
---------- Begin Simulation Statistics ----------
final_tick                                 1090712400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 177248                       # Simulator instruction rate (inst/s)
host_mem_usage                                4402740                       # Number of bytes of host memory used
host_op_rate                                   307806                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.72                       # Real time elapsed on the host
host_tick_rate                               93060908                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2077400                       # Number of instructions simulated
sim_ops                                       3607604                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001091                       # Number of seconds simulated
sim_ticks                                  1090712400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               437613                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24150                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            463270                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             239571                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          437613                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           198042                       # Number of indirect misses.
system.cpu.branchPred.lookups                  490160                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11655                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12117                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2370986                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1955508                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24232                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     345393                       # Number of branches committed
system.cpu.commit.bw_lim_events                598301                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             732                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          887601                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2077400                       # Number of instructions committed
system.cpu.commit.committedOps                3607604                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2334969                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.545033                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.722684                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1151731     49.33%     49.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       184010      7.88%     57.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       172391      7.38%     64.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       228536      9.79%     74.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       598301     25.62%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2334969                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      72844                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 9844                       # Number of function calls committed.
system.cpu.commit.int_insts                   3553437                       # Number of committed integer instructions.
system.cpu.commit.loads                        491604                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20166      0.56%      0.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2843055     78.81%     79.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2299      0.06%     79.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37816      1.05%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2834      0.08%     80.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1200      0.03%     80.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6184      0.17%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11116      0.31%     81.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12050      0.33%     81.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6479      0.18%     81.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1055      0.03%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.61% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          472566     13.10%     94.71% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         159677      4.43%     99.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19038      0.53%     99.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12069      0.33%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3607604                       # Class of committed instruction
system.cpu.commit.refs                         663350                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2077400                       # Number of Instructions Simulated
system.cpu.committedOps                       3607604                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.312594                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.312594                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         7755                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33369                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        48313                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4343                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1026114                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4711610                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   293160                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1143614                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24301                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 89638                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      575379                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2024                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      191879                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           165                       # TLB misses on write requests
system.cpu.fetch.Branches                      490160                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    244235                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2220896                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4610                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2849890                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  109                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           10                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           598                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   48602                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.179758                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             330913                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             251226                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.045148                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2576827                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.936191                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.930213                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1224139     47.51%     47.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    74584      2.89%     50.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    60396      2.34%     52.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    76980      2.99%     55.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1140728     44.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2576827                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    118542                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    64814                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    218270400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    218270400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    218270400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    218270400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    218270400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    218270000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8830400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8830000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       548800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       548800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       548800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       548800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4343600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4307600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4514000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4550800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     78238000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     78170000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     78164000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     78205600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1659971200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          149955                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28634                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   376039                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.518912                       # Inst execution rate
system.cpu.iew.exec_refs                       768976                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     191868                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  683181                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                607566                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                919                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               630                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               202386                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4495134                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                577108                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34267                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4141742                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3276                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9461                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24301                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15534                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           607                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            40295                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          235                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           84                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       115960                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        30639                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             84                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20534                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8100                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5820412                       # num instructions consuming a value
system.cpu.iew.wb_count                       4119833                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.566179                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3295395                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.510877                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4126695                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6422332                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3564879                       # number of integer regfile writes
system.cpu.ipc                               0.761850                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.761850                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             26081      0.62%      0.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3274056     78.40%     79.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2323      0.06%     79.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41828      1.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4260      0.10%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1228      0.03%     80.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6784      0.16%     80.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                14801      0.35%     80.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                13668      0.33%     81.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7032      0.17%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2005      0.05%     81.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.28% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               562941     13.48%     94.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              180857      4.33%     99.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           24469      0.59%     99.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13679      0.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4176012                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   88894                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              179020                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        85750                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             127546                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4061037                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10767997                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4034083                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5255189                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4494043                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4176012                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1091                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          887519                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18169                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            359                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1319157                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2576827                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.620602                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.667757                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1162934     45.13%     45.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              177268      6.88%     52.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              302949     11.76%     63.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              341858     13.27%     77.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              591818     22.97%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2576827                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.531480                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      244335                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           339                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             12070                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             5357                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               607566                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              202386                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1558291                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    675                       # number of misc regfile writes
system.cpu.numCycles                          2726782                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     56                       # Number of system calls
system.cpu.rename.BlockCycles                  832282                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4957851                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              256                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  47988                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   343984                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  24629                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  6397                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12106739                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4636963                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6355985                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1174019                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  72494                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24301                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                182827                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1398111                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            150756                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7370395                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19414                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                869                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    210313                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            915                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6231873                       # The number of ROB reads
system.cpu.rob.rob_writes                     9233175                       # The number of ROB writes
system.cpu.timesIdled                            1468                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18156                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          412                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          37592                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              412                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          797                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            797                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              159                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9257                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22633                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1090712400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12021                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1342                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7915                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1355                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1355                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12021                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36009                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36009                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36009                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       941952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       941952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  941952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13376                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13376    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13376                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11230791                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29060009                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1090712400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17346                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4121                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23370                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq               1106                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2090                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2090                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17346                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         7521                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49505                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   57026                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       165824                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1255808                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1421632                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10443                       # Total snoops (count)
system.l2bus.snoopTraffic                       86016                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              29877                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014058                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.117731                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29457     98.59%     98.59% # Request fanout histogram
system.l2bus.snoop_fanout::1                      420      1.41%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                29877                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20211999                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18656420                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3111999                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1090712400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1090712400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       240943                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           240943                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       240943                       # number of overall hits
system.cpu.icache.overall_hits::total          240943                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3291                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3291                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3291                       # number of overall misses
system.cpu.icache.overall_misses::total          3291                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    168255200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    168255200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    168255200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    168255200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       244234                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       244234                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       244234                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       244234                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013475                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013475                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013475                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013475                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 51125.858402                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 51125.858402                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 51125.858402                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 51125.858402                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           53                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    17.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          698                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          698                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          698                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          698                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2593                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2593                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2593                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2593                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    132855600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    132855600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    132855600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    132855600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010617                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010617                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010617                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010617                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 51236.251446                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 51236.251446                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 51236.251446                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 51236.251446                       # average overall mshr miss latency
system.cpu.icache.replacements                   2337                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       240943                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          240943                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3291                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3291                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    168255200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    168255200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       244234                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       244234                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013475                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013475                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 51125.858402                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 51125.858402                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          698                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          698                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2593                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2593                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    132855600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    132855600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010617                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010617                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 51236.251446                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51236.251446                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1090712400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1090712400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.476120                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              213118                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2337                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             91.192982                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.476120                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990141                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990141                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          157                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            491061                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           491061                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1090712400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1090712400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1090712400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       670911                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           670911                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       670911                       # number of overall hits
system.cpu.dcache.overall_hits::total          670911                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34803                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34803                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34803                       # number of overall misses
system.cpu.dcache.overall_misses::total         34803                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1686833999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1686833999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1686833999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1686833999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       705714                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       705714                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       705714                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       705714                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.049316                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.049316                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.049316                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.049316                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48468.063069                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48468.063069                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48468.063069                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48468.063069                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        27495                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               742                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.055256                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1749                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2779                       # number of writebacks
system.cpu.dcache.writebacks::total              2779                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22218                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22218                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22218                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22218                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12585                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12585                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12585                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4258                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16843                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    576995199                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    576995199                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    576995199                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    242420298                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    819415497                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017833                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017833                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017833                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023867                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45847.850536                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45847.850536                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45847.850536                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56932.902302                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48650.210592                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15819                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       501285                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          501285                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32677                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32677                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1581214000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1581214000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       533962                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       533962                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.061197                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.061197                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48389.203415                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48389.203415                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22182                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22182                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10495                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10495                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    474428000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    474428000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019655                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019655                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45205.145307                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45205.145307                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       169626                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         169626                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2126                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2126                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    105619999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    105619999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       171752                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       171752                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012378                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012378                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49680.150047                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49680.150047                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           36                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           36                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2090                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2090                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    102567199                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    102567199                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012169                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012169                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49075.214833                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49075.214833                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4258                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4258                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    242420298                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    242420298                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56932.902302                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 56932.902302                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1090712400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1090712400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           975.743549                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              633423                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15819                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.041912                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   749.168216                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   226.575332                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.731610                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.221265                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.952875                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          213                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          811                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          117                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           76                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          469                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          279                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.208008                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.791992                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1428271                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1428271                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1090712400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             775                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4982                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          922                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6679                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            775                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4982                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          922                       # number of overall hits
system.l2cache.overall_hits::total               6679                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1816                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7603                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3336                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             12755                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1816                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7603                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3336                       # number of overall misses
system.l2cache.overall_misses::total            12755                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    123209600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    519754400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    232302965                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    875266965                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    123209600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    519754400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    232302965                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    875266965                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2591                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12585                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4258                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19434                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2591                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12585                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4258                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19434                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.700888                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.604132                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.783466                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.656324                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.700888                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.604132                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.783466                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.656324                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67846.696035                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68361.751940                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69635.181355                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68621.479028                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67846.696035                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68361.751940                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69635.181355                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68621.479028                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    5                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1342                       # number of writebacks
system.l2cache.writebacks::total                 1342                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            8                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           26                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             34                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            8                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           26                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            34                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1816                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7595                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3310                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12721                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1816                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7595                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3310                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          655                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13376                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    108681600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    458752400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    205024192                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    772458192                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    108681600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    458752400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    205024192                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     38910566                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    811368758                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.700888                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.603496                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.777360                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.654574                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.700888                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.603496                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.777360                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.688278                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59846.696035                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60401.895984                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61940.843505                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60723.071457                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59846.696035                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60401.895984                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61940.843505                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59405.444275                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60658.549492                       # average overall mshr miss latency
system.l2cache.replacements                      9335                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2779                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2779                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2779                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2779                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          335                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          335                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          655                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          655                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     38910566                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     38910566                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59405.444275                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59405.444275                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          732                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              732                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1358                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1358                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     93846400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     93846400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2090                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2090                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.649761                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.649761                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69106.332842                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69106.332842                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1355                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1355                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     82948400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     82948400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.648325                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.648325                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61216.531365                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61216.531365                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          775                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4250                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          922                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5947                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1816                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6245                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3336                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11397                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    123209600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    425908000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    232302965                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    781420565                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2591                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10495                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4258                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17344                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.700888                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.595045                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.783466                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.657115                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67846.696035                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68199.839872                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69635.181355                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68563.706677                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           26                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           31                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1816                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6240                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3310                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11366                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    108681600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    375804000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    205024192                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    689509792                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.700888                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.594569                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.777360                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.655327                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59846.696035                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        60225                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61940.843505                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60664.243533                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1090712400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1090712400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3708.620325                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25305                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9335                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.710766                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    12.250564                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   286.519034                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2359.816088                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   893.186757                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   156.847881                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002991                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.069951                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.576127                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.218063                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.038293                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.905425                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1198                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2898                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           15                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          146                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1034                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          871                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1952                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.292480                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.707520                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               314095                       # Number of tag accesses
system.l2cache.tags.data_accesses              314095                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1090712400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          116224                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          486080                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       211840                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        41920                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              856064                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       116224                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         116224                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        85888                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            85888                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1816                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7595                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3310                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          655                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13376                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1342                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1342                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          106557879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          445653685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    194221685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     38433596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              784866845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     106557879                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         106557879                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        78744864                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              78744864                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        78744864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         106557879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         445653685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    194221685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     38433596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             863611709                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1112612800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                9600521                       # Simulator instruction rate (inst/s)
host_mem_usage                                4403764                       # Number of bytes of host memory used
host_op_rate                                 16646765                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.22                       # Real time elapsed on the host
host_tick_rate                               99490266                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2112435                       # Number of instructions simulated
sim_ops                                       3664155                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000022                       # Number of seconds simulated
sim_ticks                                    21900400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                14007                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2125                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             18987                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5489                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           14007                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             8518                       # Number of indirect misses.
system.cpu.branchPred.lookups                   19740                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     345                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          784                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     59976                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    26403                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              2125                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       9348                       # Number of branches committed
system.cpu.commit.bw_lim_events                  9173                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           34699                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                35035                       # Number of instructions committed
system.cpu.commit.committedOps                  56551                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        43648                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.295615                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.585647                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        21389     49.00%     49.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         7731     17.71%     66.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         3937      9.02%     75.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         1418      3.25%     78.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         9173     21.02%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        43648                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       1544                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   27                       # Number of function calls committed.
system.cpu.commit.int_insts                     56354                       # Number of committed integer instructions.
system.cpu.commit.loads                          7379                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           58      0.10%      0.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            46783     82.73%     82.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     82.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.09%     82.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.03%     82.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     82.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.06%     83.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     83.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     83.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     83.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     83.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     83.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              24      0.04%     83.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     83.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              40      0.07%     83.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     83.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              48      0.08%     83.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             24      0.04%     83.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     83.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     83.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            18      0.03%     83.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     83.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     83.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     83.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     83.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     83.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     83.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     83.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     83.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     83.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     83.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     83.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     83.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     83.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     83.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     83.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     83.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     83.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     83.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     83.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     83.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     83.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     83.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     83.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     83.28% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            7263     12.84%     96.12% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            854      1.51%     97.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          116      0.21%     97.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         1224      2.16%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             56551                       # Class of committed instruction
system.cpu.commit.refs                           9457                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       35035                       # Number of Instructions Simulated
system.cpu.committedOps                         56551                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.562752                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.562752                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           16                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            3                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           20                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 13338                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 112021                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     8668                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     26302                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   2127                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  2743                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        8133                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             9                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        2364                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                       19740                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      8210                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         41158                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   381                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          78525                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    4254                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.360541                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles               9893                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               5834                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.434220                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              53178                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.373030                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.868021                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    19299     36.29%     36.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      400      0.75%     37.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     2909      5.47%     42.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     2305      4.33%     46.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    28265     53.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                53178                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      1853                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      431                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      4448400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      4448400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      4448400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      4448400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      4448400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      4448400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        12000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        11600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         6800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         6800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         6400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         6400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        26400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        25200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        25200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        27600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1138400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1140800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1138800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1141200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       31404000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1573                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2785                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    11675                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.388705                       # Inst execution rate
system.cpu.iew.exec_refs                        10494                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       2364                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    8765                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 11659                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               164                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 3587                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               91250                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  8130                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              3145                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 76033                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      6                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   877                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   2127                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   895                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               53                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         4280                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1510                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              2                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1918                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            867                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     89961                       # num instructions consuming a value
system.cpu.iew.wb_count                         75656                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.568947                       # average fanout of values written-back
system.cpu.iew.wb_producers                     51183                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.381820                       # insts written-back per cycle
system.cpu.iew.wb_sent                          75771                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    92630                       # number of integer regfile reads
system.cpu.int_regfile_writes                   60908                       # number of integer regfile writes
system.cpu.ipc                               0.639897                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.639897                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               668      0.84%      0.84% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 66727     84.27%     85.12% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     85.12% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    59      0.07%     85.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  34      0.04%     85.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     85.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.04%     85.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     85.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     85.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     85.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     85.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     85.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   34      0.04%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     85.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   84      0.11%     85.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     85.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   77      0.10%     85.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  34      0.04%     85.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     85.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     85.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 32      0.04%     85.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     85.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     85.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     85.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     85.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     85.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     85.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     85.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     85.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     85.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     85.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     85.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     85.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     85.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     85.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     85.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     85.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     85.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     85.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     85.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     85.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     85.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     85.61% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 8453     10.68%     96.28% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1524      1.92%     98.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             188      0.24%     98.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           1232      1.56%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  79178                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    1749                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                3513                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         1718                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               2244                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  76761                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             209376                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        73938                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            123707                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      91229                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     79178                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           34699                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1355                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        45662                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         53178                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.488924                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.632006                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               24887     46.80%     46.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                5838     10.98%     57.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                4871      9.16%     66.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                6730     12.66%     79.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               10852     20.41%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           53178                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.446147                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        8210                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                26                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                3                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                11659                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                3587                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   35461                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                            54751                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    9681                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 66062                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     77                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    10688                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     36                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    10                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                270345                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 104744                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              121785                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     26476                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   3065                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   2127                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  3862                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    55722                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              2252                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           136003                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            344                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      3631                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       125725                       # The number of ROB reads
system.cpu.rob.rob_writes                      192091                       # The number of ROB writes
system.cpu.timesIdled                              20                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           94                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            3                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            188                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                3                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued           12                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified             12                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           59                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           117                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     21900400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 43                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            4                       # Transaction distribution
system.membus.trans_dist::CleanEvict               55                       # Transaction distribution
system.membus.trans_dist::ReadExReq                15                       # Transaction distribution
system.membus.trans_dist::ReadExResp               15                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            43                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          175                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          175                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    175                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         3968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         3968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    3968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                58                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      58    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  58                       # Request fanout histogram
system.membus.reqLayer2.occupancy               53998                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy             125502                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.6                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     21900400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  78                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            17                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               135                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                 17                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 16                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                16                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             78                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          180                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     282                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         2176                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         4672                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     6848                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                75                       # Total snoops (count)
system.l2bus.snoopTraffic                         256                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                169                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.017751                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.132439                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      166     98.22%     98.22% # Request fanout histogram
system.l2bus.snoop_fanout::1                        3      1.78%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  169                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               72000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                90387                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               41199                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.2                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        21900400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     21900400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         8161                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             8161                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         8161                       # number of overall hits
system.cpu.icache.overall_hits::total            8161                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           49                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             49                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           49                       # number of overall misses
system.cpu.icache.overall_misses::total            49                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      2071600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2071600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      2071600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2071600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         8210                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         8210                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         8210                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         8210                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005968                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005968                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005968                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005968                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 42277.551020                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 42277.551020                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 42277.551020                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 42277.551020                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           15                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           15                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           34                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           34                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1450000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1450000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1450000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1450000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004141                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004141                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004141                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004141                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42647.058824                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42647.058824                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42647.058824                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42647.058824                       # average overall mshr miss latency
system.cpu.icache.replacements                     34                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         8161                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            8161                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           49                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            49                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      2071600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2071600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         8210                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         8210                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005968                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005968                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 42277.551020                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 42277.551020                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           15                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           34                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1450000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1450000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004141                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004141                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42647.058824                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42647.058824                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     21900400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     21900400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 331                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                34                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              9.735294                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          207                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             16454                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            16454                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     21900400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     21900400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     21900400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        10091                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            10091                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        10091                       # number of overall hits
system.cpu.dcache.overall_hits::total           10091                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           65                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             65                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           65                       # number of overall misses
system.cpu.dcache.overall_misses::total            65                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2901200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2901200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2901200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2901200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        10156                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        10156                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        10156                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        10156                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006400                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006400                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006400                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006400                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 44633.846154                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44633.846154                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 44633.846154                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44633.846154                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 3                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           13                       # number of writebacks
system.cpu.dcache.writebacks::total                13                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           20                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           20                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           45                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           45                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           15                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           60                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      2007600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      2007600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      2007600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       299586                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      2307186                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004431                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004431                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004431                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005908                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 44613.333333                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 44613.333333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 44613.333333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 19972.400000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38453.100000                       # average overall mshr miss latency
system.cpu.dcache.replacements                     60                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         8029                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            8029                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           49                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            49                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      1831600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      1831600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         8078                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         8078                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006066                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006066                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 37379.591837                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37379.591837                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           20                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           29                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data       950800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total       950800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003590                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003590                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 32786.206897                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32786.206897                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         2062                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           2062                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           16                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           16                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      1069600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1069600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         2078                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         2078                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007700                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007700                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        66850                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        66850                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           16                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      1056800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1056800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007700                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007700                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        66050                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        66050                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           15                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           15                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       299586                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       299586                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 19972.400000                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 19972.400000                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     21900400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     21900400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                 832                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                60                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.866667                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   806.746507                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   217.253493                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.787838                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.212162                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          218                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          806                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          138                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          468                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          337                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.212891                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.787109                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             20372                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            20372                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     21900400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              14                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              19                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           12                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  45                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             14                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             19                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           12                       # number of overall hits
system.l2cache.overall_hits::total                 45                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            20                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            26                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher            3                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                49                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           20                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           26                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher            3                       # number of overall misses
system.l2cache.overall_misses::total               49                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1290800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1792000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       183199                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      3265999                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1290800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1792000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       183199                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      3265999                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           34                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           45                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           15                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              94                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           34                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           45                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           15                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             94                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.588235                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.577778                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.200000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.521277                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.588235                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.577778                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.200000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.521277                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst        64540                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68923.076923                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 61066.333333                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 66653.040816                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst        64540                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68923.076923                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 61066.333333                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 66653.040816                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              4                       # number of writebacks
system.l2cache.writebacks::total                    4                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst           20                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           26                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            2                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           20                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           26                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            2                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher           10                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           58                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1130800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      1584000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       110800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      2825600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1130800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      1584000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       110800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       589589                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      3415189                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.588235                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.577778                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.133333                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.510638                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.588235                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.577778                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.133333                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.617021                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst        56540                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60923.076923                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher        55400                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 58866.666667                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst        56540                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60923.076923                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        55400                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 58958.900000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 58882.568966                       # average overall mshr miss latency
system.l2cache.replacements                        58                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           13                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           13                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           13                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           13                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            3                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher           10                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total           10                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       589589                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       589589                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 58958.900000                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 58958.900000                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data            1                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                1                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           15                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             15                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      1027200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      1027200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           16                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           16                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.937500                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.937500                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        68480                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        68480                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           15                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           15                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       907200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       907200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.937500                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.937500                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        60480                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        60480                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           14                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           18                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           12                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           44                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           20                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           11                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           34                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1290800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data       764800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       183199                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2238799                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           34                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           29                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           15                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           78                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.588235                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.379310                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.200000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.435897                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst        64540                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 69527.272727                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 61066.333333                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 65847.029412                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           20                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           11                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            2                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           33                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1130800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       676800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       110800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      1918400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.588235                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.379310                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.133333                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.423077                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst        56540                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 61527.272727                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        55400                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58133.333333                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     21900400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     21900400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    212                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   58                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.655172                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks           35                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   926.679111                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1946.507954                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   995.152162                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   192.660773                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008545                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.226240                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.475222                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.242957                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.047036                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       1.000000                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1189                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2907                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          147                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1039                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          770                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2097                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.290283                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.709717                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1562                       # Number of tag accesses
system.l2cache.tags.data_accesses                1562                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     21900400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1280                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1664                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          128                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          640                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                3712                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1280                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          256                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              256                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               20                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               26                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            2                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher           10                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   58                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             4                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   4                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           58446421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           75980347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher      5844642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     29223211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              169494621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      58446421                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          58446421                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        11689284                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              11689284                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        11689284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          58446421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          75980347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher      5844642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     29223211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             181183905                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1339013200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 843447                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412980                       # Number of bytes of host memory used
host_op_rate                                  1505122                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     3.13                       # Real time elapsed on the host
host_tick_rate                               72438812                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2636044                       # Number of instructions simulated
sim_ops                                       4704087                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000226                       # Number of seconds simulated
sim_ticks                                   226400400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               110129                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3915                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            106910                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              51594                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          110129                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            58535                       # Number of indirect misses.
system.cpu.branchPred.lookups                  124314                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    8642                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         2903                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    601422                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   327234                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              3957                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     107650                       # Number of branches committed
system.cpu.commit.bw_lim_events                161484                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             194                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           83872                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               523609                       # Number of instructions committed
system.cpu.commit.committedOps                1039932                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       503235                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.066494                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.627399                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       135125     26.85%     26.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        83912     16.67%     43.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        58058     11.54%     55.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        64656     12.85%     67.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       161484     32.09%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       503235                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      42228                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 8027                       # Number of function calls committed.
system.cpu.commit.int_insts                   1006908                       # Number of committed integer instructions.
system.cpu.commit.loads                        136083                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         4264      0.41%      0.41% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           776828     74.70%     75.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            3794      0.36%     75.47% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              335      0.03%     75.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           1743      0.17%     75.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            336      0.03%     75.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             170      0.02%     75.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            6409      0.62%     76.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     76.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            6528      0.63%     76.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          14101      1.36%     78.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           126      0.01%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          130277     12.53%     90.86% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          86857      8.35%     99.21% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         5806      0.56%     99.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         2358      0.23%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1039932                       # Class of committed instruction
system.cpu.commit.refs                         225298                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      523609                       # Number of Instructions Simulated
system.cpu.committedOps                       1039932                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.080961                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.080961                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           85                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          212                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          377                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            19                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 40103                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                1154433                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   160074                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    317601                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   3985                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  4844                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      143942                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           124                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       92245                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             4                       # TLB misses on write requests
system.cpu.fetch.Branches                      124314                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     91928                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        364093                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   795                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         589826                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   46                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           266                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    7970                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.219636                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             158211                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              60236                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.042094                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             526607                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.226262                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.877481                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   196390     37.29%     37.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    31773      6.03%     43.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    15827      3.01%     46.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    21530      4.09%     50.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   261087     49.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               526607                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     70054                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    37072                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     54492400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     54492400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     54492400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     54492000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     54492000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     54492400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       838400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       839200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       223200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       223200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       223200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       223200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      2701200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      2768800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      2838400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      2834400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     23900800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     23922400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     23895600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     23930400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      436316000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           39394                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 4899                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   111678                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.924021                       # Inst execution rate
system.cpu.iew.exec_refs                       236070                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      92133                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   27023                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                149166                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                305                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                73                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                96037                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1123794                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                143937                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              7462                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1088998                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     73                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    16                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   3985                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   124                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             7                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            10021                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           25                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           31                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           33                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        13085                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         6822                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             31                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         4282                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            617                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1223665                       # num instructions consuming a value
system.cpu.iew.wb_count                       1086364                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.621530                       # average fanout of values written-back
system.cpu.iew.wb_producers                    760544                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.919368                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1087257                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1623515                       # number of integer regfile reads
system.cpu.int_regfile_writes                  846905                       # number of integer regfile writes
system.cpu.ipc                               0.925103                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.925103                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              5670      0.52%      0.52% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                817382     74.55%     75.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 3797      0.35%     75.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   397      0.04%     75.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1870      0.17%     75.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 362      0.03%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  204      0.02%     75.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 6651      0.61%     76.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 6634      0.61%     76.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               14138      1.29%     78.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                230      0.02%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.19% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               139756     12.75%     90.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               90270      8.23%     99.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            6289      0.57%     99.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           2807      0.26%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1096457                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   43858                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               87783                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        43434                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              47064                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1046929                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            2634036                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1042930                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1160632                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1123329                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1096457                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 465                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           83872                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              2295                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            271                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       112539                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        526607                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.082116                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.561512                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              139955     26.58%     26.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               60470     11.48%     38.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               84395     16.03%     54.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               99951     18.98%     73.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              141836     26.93%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          526607                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.937200                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       91974                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            95                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              5188                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2941                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               149166                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               96037                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  467876                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    189                       # number of misc regfile writes
system.cpu.numCycles                           566001                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      5                       # Number of system calls
system.cpu.rename.BlockCycles                   29634                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1163861                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   1487                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   163465                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    991                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   193                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               2925864                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1144578                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1272650                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    318698                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   3539                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   3985                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  6952                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   108813                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             72691                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          1715264                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3873                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                224                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      6413                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            246                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      1465555                       # The number of ROB reads
system.cpu.rob.rob_writes                     2271099                       # The number of ROB writes
system.cpu.timesIdled                            1202                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         3443                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           69                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           6884                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               69                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            1                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              1                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                3                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          634                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1303                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    226400400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                615                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           41                       # Transaction distribution
system.membus.trans_dist::CleanEvict              593                       # Transaction distribution
system.membus.trans_dist::ReadExReq                54                       # Transaction distribution
system.membus.trans_dist::ReadExResp               54                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           615                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1972                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1972                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1972                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        45440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        45440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   45440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               669                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     669    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 669                       # Request fanout histogram
system.membus.reqLayer2.occupancy              586851                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1441249                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.6                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    226400400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                3377                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           187                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              3935                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 64                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                64                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           3378                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8985                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1340                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   10325                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       191616                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        37888                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   229504                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               682                       # Total snoops (count)
system.l2bus.snoopTraffic                        2688                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               4124                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.018186                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.133641                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     4049     98.18%     98.18% # Request fanout histogram
system.l2bus.snoop_fanout::1                       75      1.82%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 4124                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              535999                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              2888343                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3594000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.6                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       226400400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    226400400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        88765                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            88765                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        88765                       # number of overall hits
system.cpu.icache.overall_hits::total           88765                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3163                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3163                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3163                       # number of overall misses
system.cpu.icache.overall_misses::total          3163                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     61954800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     61954800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     61954800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     61954800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        91928                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        91928                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        91928                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        91928                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.034407                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.034407                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.034407                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.034407                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 19587.353778                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 19587.353778                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 19587.353778                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 19587.353778                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          108                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    21.600000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          167                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          167                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          167                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          167                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2996                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2996                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2996                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2996                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     52419600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     52419600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     52419600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     52419600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.032591                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.032591                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.032591                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.032591                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 17496.528705                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 17496.528705                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 17496.528705                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 17496.528705                       # average overall mshr miss latency
system.cpu.icache.replacements                   2995                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        88765                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           88765                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3163                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3163                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     61954800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     61954800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        91928                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        91928                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.034407                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.034407                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 19587.353778                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 19587.353778                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          167                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          167                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2996                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2996                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     52419600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     52419600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.032591                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.032591                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 17496.528705                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 17496.528705                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    226400400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    226400400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              130042                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3251                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             40.000615                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           85                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            186851                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           186851                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    226400400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    226400400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    226400400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       222434                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           222434                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       222434                       # number of overall hits
system.cpu.dcache.overall_hits::total          222434                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          737                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            737                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          737                       # number of overall misses
system.cpu.dcache.overall_misses::total           737                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     33482000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     33482000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     33482000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     33482000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       223171                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       223171                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       223171                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       223171                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003302                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003302                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003302                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003302                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 45430.122117                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45430.122117                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 45430.122117                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45430.122117                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          176                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           22                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                47                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          146                       # number of writebacks
system.cpu.dcache.writebacks::total               146                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          345                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          345                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          345                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          345                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          392                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          392                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          392                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           55                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          447                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     16992000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     16992000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     16992000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3465543                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     20457543                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001757                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001757                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001757                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002003                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 43346.938776                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43346.938776                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 43346.938776                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 63009.872727                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 45766.315436                       # average overall mshr miss latency
system.cpu.dcache.replacements                    446                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       133172                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          133172                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          672                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           672                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     29498800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     29498800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       133844                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       133844                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005021                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005021                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43897.023810                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43897.023810                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          345                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          345                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          327                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          327                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     13060800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     13060800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002443                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002443                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39941.284404                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39941.284404                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        89262                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          89262                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           65                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           65                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      3983200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      3983200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        89327                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        89327                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000728                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000728                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        61280                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        61280                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           65                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           65                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      3931200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      3931200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000728                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000728                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        60480                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        60480                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           55                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           55                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      3465543                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      3465543                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 63009.872727                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 63009.872727                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    226400400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    226400400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              286531                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1470                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            194.919048                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   833.728820                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   190.271180                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.814188                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.185812                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          167                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          857                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          146                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          711                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.163086                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.836914                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            446788                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           446788                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    226400400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            2588                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             174                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            8                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                2770                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           2588                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            174                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            8                       # number of overall hits
system.l2cache.overall_hits::total               2770                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           407                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           217                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           47                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               671                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          407                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          217                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           47                       # number of overall misses
system.l2cache.overall_misses::total              671                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     27078400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     15038400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      3371149                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     45487949                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     27078400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     15038400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      3371149                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     45487949                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2995                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          391                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           55                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            3441                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2995                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          391                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           55                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           3441                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.135893                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.554987                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.854545                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.195001                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.135893                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.554987                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.854545                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.195001                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 66531.695332                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 69301.382488                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 71726.574468                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67791.280179                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 66531.695332                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 69301.382488                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 71726.574468                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67791.280179                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             41                       # number of writebacks
system.l2cache.writebacks::total                   41                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          407                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          216                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           47                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          670                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          407                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          216                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           47                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          670                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     23830400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     13254000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2995149                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     40079549                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     23830400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     13254000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2995149                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     40079549                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.135893                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.552430                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.854545                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.194711                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.135893                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.552430                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.854545                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.194711                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 58551.351351                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 61361.111111                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 63726.574468                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59820.222388                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 58551.351351                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 61361.111111                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 63726.574468                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59820.222388                       # average overall mshr miss latency
system.l2cache.replacements                       681                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          146                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          146                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          146                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          146                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           22                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           22                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data           10                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               10                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           54                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             54                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      3760800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      3760800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           64                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           64                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.843750                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.843750                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69644.444444                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69644.444444                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           54                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           54                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      3328800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      3328800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.843750                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.843750                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61644.444444                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61644.444444                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         2588                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          164                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            8                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         2760                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          407                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          163                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           47                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          617                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     27078400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     11277600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      3371149                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     41727149                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2995                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          327                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           55                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         3377                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.135893                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.498471                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.854545                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.182707                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 66531.695332                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 69187.730061                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 71726.574468                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67629.090762                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          407                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          162                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           47                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          616                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     23830400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      9925200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2995149                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     36750749                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.135893                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.495413                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.854545                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.182410                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 58551.351351                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 61266.666667                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 63726.574468                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59660.306818                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    226400400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    226400400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  19400                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4777                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 4.061126                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    38.208766                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1114.173283                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1854.151077                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   910.964116                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   178.502757                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009328                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.272015                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.452674                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.222403                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.043580                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1012                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3084                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            9                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          965                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           32                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          175                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2666                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          181                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.247070                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.752930                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                55705                       # Number of tag accesses
system.l2cache.tags.data_accesses               55705                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    226400400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           25984                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           13824                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         3008                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               42816                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        25984                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          25984                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         2624                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             2624                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              406                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              216                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           47                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  669                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            41                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  41                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          114770115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           61059963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     13286196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              189116274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     114770115                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         114770115                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        11590086                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              11590086                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        11590086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         114770115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          61059963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     13286196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             200706359                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
