All source files included in .srcs folder.
For use with Basys3 FPGA.
Outputs value of highest priority switch from 0-F onto the 7-segment display and sets the valid bit to logic 1. When no inputs are selected, the encoder sets the valid bit to logic 0, indicating that the encoded output is invalid. Higher numbered input has a higher priority.
