
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack 4.77

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: product[4]$_DFFE_PN0N_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.03    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    35    0.54    0.34    0.28    0.48 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net1 (net)
                  0.34    0.00    0.48 ^ product[4]$_DFFE_PN0N_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.48   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ product[4]$_DFFE_PN0N_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.26    0.26   library removal time
                                  0.26   data required time
-----------------------------------------------------------------------------
                                  0.26   data required time
                                 -0.48   data arrival time
-----------------------------------------------------------------------------
                                  0.22   slack (MET)


Startpoint: multiplicand[5] (input port clocked by core_clock)
Endpoint: a_reg[5]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.11    0.00    0.00    0.20 v multiplicand[5] (in)
                                         multiplicand[5] (net)
                  0.00    0.00    0.20 v _521_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.19    0.39 v _521_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _005_ (net)
                  0.07    0.00    0.39 v a_reg[5]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.39   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ a_reg[5]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.36   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: a_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.03    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    35    0.54    0.34    0.28    0.48 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net1 (net)
                  0.34    0.00    0.48 ^ a_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.48   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ a_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.05   10.05   library recovery time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -0.48   data arrival time
-----------------------------------------------------------------------------
                                  9.57   slack (MET)


Startpoint: b_reg[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: product[15]$_DFFE_PN0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ b_reg[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
    10    0.12    0.46    0.66    0.66 ^ b_reg[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         b_reg[1] (net)
                  0.46    0.00    0.66 ^ _493_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.01    0.07    0.29    0.95 v _493_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _035_ (net)
                  0.07    0.00    0.95 v _494_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.02    0.08    0.16    1.11 v _494_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _321_ (net)
                  0.08    0.00    1.11 v _672_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.02    0.16    0.35    1.47 ^ _672_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _332_ (net)
                  0.16    0.00    1.47 ^ _509_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     4    0.06    0.23    0.18    1.65 v _509_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _212_ (net)
                  0.23    0.00    1.65 v _651_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     4    0.06    0.50    0.75    2.40 ^ _651_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _267_ (net)
                  0.50    0.00    2.40 ^ _653_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.19    0.48    2.88 v _653_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _274_ (net)
                  0.19    0.00    2.88 v _654_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.18    0.55    3.43 ^ _654_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _277_ (net)
                  0.18    0.00    3.43 ^ _484_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.07    3.50 v _484_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _353_ (net)
                  0.08    0.00    3.50 v _680_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     6    0.06    0.46    0.56    4.06 ^ _680_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _356_ (net)
                  0.46    0.00    4.06 ^ _583_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.02    0.10    0.20    4.26 ^ _583_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _083_ (net)
                  0.10    0.00    4.26 ^ _584_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.02    0.24    0.11    4.37 v _584_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _084_ (net)
                  0.24    0.00    4.37 v _586_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.02    0.14    0.13    4.50 ^ _586_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _086_ (net)
                  0.14    0.00    4.50 ^ _587_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.13    0.11    4.60 v _587_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _087_ (net)
                  0.13    0.00    4.60 v _588_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.07    0.33    4.93 ^ _588_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _088_ (net)
                  0.07    0.00    4.93 ^ _589_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.16    5.09 ^ _589_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _023_ (net)
                  0.08    0.00    5.09 ^ product[15]$_DFFE_PN0N_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  5.09   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ product[15]$_DFFE_PN0N_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.14    9.86   library setup time
                                  9.86   data required time
-----------------------------------------------------------------------------
                                  9.86   data required time
                                 -5.09   data arrival time
-----------------------------------------------------------------------------
                                  4.77   slack (MET)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: a_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.03    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    35    0.54    0.34    0.28    0.48 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net1 (net)
                  0.34    0.00    0.48 ^ a_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.48   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ a_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.05   10.05   library recovery time
                                 10.05   data required time
-----------------------------------------------------------------------------
                                 10.05   data required time
                                 -0.48   data arrival time
-----------------------------------------------------------------------------
                                  9.57   slack (MET)


Startpoint: b_reg[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: product[15]$_DFFE_PN0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ b_reg[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
    10    0.12    0.46    0.66    0.66 ^ b_reg[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         b_reg[1] (net)
                  0.46    0.00    0.66 ^ _493_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.01    0.07    0.29    0.95 v _493_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _035_ (net)
                  0.07    0.00    0.95 v _494_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.02    0.08    0.16    1.11 v _494_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _321_ (net)
                  0.08    0.00    1.11 v _672_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.02    0.16    0.35    1.47 ^ _672_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _332_ (net)
                  0.16    0.00    1.47 ^ _509_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     4    0.06    0.23    0.18    1.65 v _509_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _212_ (net)
                  0.23    0.00    1.65 v _651_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     4    0.06    0.50    0.75    2.40 ^ _651_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _267_ (net)
                  0.50    0.00    2.40 ^ _653_/A (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.19    0.48    2.88 v _653_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _274_ (net)
                  0.19    0.00    2.88 v _654_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.18    0.55    3.43 ^ _654_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _277_ (net)
                  0.18    0.00    3.43 ^ _484_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.07    3.50 v _484_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _353_ (net)
                  0.08    0.00    3.50 v _680_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     6    0.06    0.46    0.56    4.06 ^ _680_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _356_ (net)
                  0.46    0.00    4.06 ^ _583_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.02    0.10    0.20    4.26 ^ _583_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _083_ (net)
                  0.10    0.00    4.26 ^ _584_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
     1    0.02    0.24    0.11    4.37 v _584_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
                                         _084_ (net)
                  0.24    0.00    4.37 v _586_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.02    0.14    0.13    4.50 ^ _586_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _086_ (net)
                  0.14    0.00    4.50 ^ _587_/B (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.13    0.11    4.60 v _587_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _087_ (net)
                  0.13    0.00    4.60 v _588_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.07    0.33    4.93 ^ _588_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _088_ (net)
                  0.07    0.00    4.93 ^ _589_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.16    5.09 ^ _589_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _023_ (net)
                  0.08    0.00    5.09 ^ product[15]$_DFFE_PN0N_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  5.09   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ product[15]$_DFFE_PN0N_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.14    9.86   library setup time
                                  9.86   data required time
-----------------------------------------------------------------------------
                                  9.86   data required time
                                 -5.09   data arrival time
-----------------------------------------------------------------------------
                                  4.77   slack (MET)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             7.37e-03   4.10e-03   2.10e-08   1.15e-02   8.9%
Combinational          7.38e-02   4.34e-02   6.63e-08   1.17e-01  91.1%
Clock                  0.00e+00   0.00e+00   2.02e-07   2.02e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.12e-02   4.75e-02   2.90e-07   1.29e-01 100.0%
                          63.1%      36.9%       0.0%
