INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vivobook/github/hw-syn-lab-final-project/final_project/final_project.srcs/sources_1/new/baudrate_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baudrate_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vivobook/github/hw-syn-lab-final-project/final_project/final_project.srcs/sources_1/new/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vivobook/github/hw-syn-lab-final-project/final_project/final_project.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vivobook/github/hw-syn-lab-final-project/final_project/final_project.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vivobook/github/hw-syn-lab-final-project/final_project/final_project.srcs/sources_1/new/vga_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_sync
INFO: [VRFC 10-311] analyzing module vga
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vivobook/github/hw-syn-lab-final-project/final_project/final_project.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vivobook/github/hw-syn-lab-final-project/final_project/final_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
