

================================================================
== Vitis HLS Report for 'Loop_OUTPUT_WRITE_proc'
================================================================
* Date:           Thu Oct  2 21:26:52 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      782|      782|  3.128 us|  3.128 us|  768|  768|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- OUTPUT_WRITE  |      780|      780|        14|          1|          1|   768|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       30|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        0|      160|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       37|     -|
|Register             |        -|      -|      140|        2|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      140|      229|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-----------------------------+-----------------------+---------+----+---+-----+-----+
    |           Instance          |         Module        | BRAM_18K| DSP| FF| LUT | URAM|
    +-----------------------------+-----------------------+---------+----+---+-----+-----+
    |sparsemux_33_4_32_1_1_U1192  |sparsemux_33_4_32_1_1  |        0|   0|  0|  160|    0|
    +-----------------------------+-----------------------+---------+----+---+-----+-----+
    |Total                        |                       |        0|   0|  0|  160|    0|
    +-----------------------------+-----------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |              Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |i_fu_390_p2                              |         +|   0|  0|  10|          10|           1|
    |ap_block_state14_pp0_stage0_iter13_grp1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io_grp1                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_378                         |       and|   0|  0|   2|           1|           1|
    |first_iter_0_fu_384_p2                   |      icmp|   0|  0|   4|          10|           1|
    |icmp_ln166_fu_494_p2                     |      icmp|   0|  0|   4|          10|          10|
    |ap_block_pp0_stage0_01001_grp1           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001                |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                            |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |Total                                    |          |   0|  0|  30|          36|          19|
    +-----------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                        |   1|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|          2|    1|          2|
    |ap_sig_allocacmp_i96_load          |  16|          2|   10|         20|
    |gmem0_blk_n_AW                     |   1|          2|    1|          2|
    |gmem0_blk_n_B                      |   1|          2|    1|          2|
    |gmem0_blk_n_W                      |   1|          2|    1|          2|
    |i96_fu_138                         |  16|          2|   10|         20|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  37|         14|   25|         50|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |first_iter_0_reg_630               |   1|   0|    1|          0|
    |i96_fu_138                         |  10|   0|   10|          0|
    |icmp_ln166_reg_719                 |   1|   0|    1|          0|
    |p_read_1_reg_625                   |  64|   0|   64|          0|
    |tmp_reg_729                        |  32|   0|   32|          0|
    |trunc_ln166_reg_634                |   4|   0|    4|          0|
    |icmp_ln166_reg_719                 |   0|   2|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 140|   2|  141|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  Loop_OUTPUT_WRITE_proc|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  Loop_OUTPUT_WRITE_proc|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  Loop_OUTPUT_WRITE_proc|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  Loop_OUTPUT_WRITE_proc|  return value|
|ap_continue             |   in|    1|  ap_ctrl_hs|  Loop_OUTPUT_WRITE_proc|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  Loop_OUTPUT_WRITE_proc|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  Loop_OUTPUT_WRITE_proc|  return value|
|m_axi_gmem0_0_AWVALID   |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_0_AWREADY   |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_0_AWADDR    |  out|   64|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_0_AWID      |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_0_AWLEN     |  out|   32|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_0_AWSIZE    |  out|    3|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_0_AWBURST   |  out|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_0_AWLOCK    |  out|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_0_AWCACHE   |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_0_AWPROT    |  out|    3|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_0_AWQOS     |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_0_AWREGION  |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_0_AWUSER    |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_0_WVALID    |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_0_WREADY    |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_0_WDATA     |  out|   32|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_0_WSTRB     |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_0_WLAST     |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_0_WID       |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_0_WUSER     |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_0_ARVALID   |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_0_ARREADY   |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_0_ARADDR    |  out|   64|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_0_ARID      |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_0_ARLEN     |  out|   32|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_0_ARSIZE    |  out|    3|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_0_ARBURST   |  out|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_0_ARLOCK    |  out|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_0_ARCACHE   |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_0_ARPROT    |  out|    3|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_0_ARQOS     |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_0_ARREGION  |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_0_ARUSER    |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_0_RVALID    |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_0_RREADY    |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_0_RDATA     |   in|   32|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_0_RLAST     |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_0_RID       |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_0_RFIFONUM  |   in|   13|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_0_RUSER     |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_0_RRESP     |   in|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_0_BVALID    |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_0_BREADY    |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_0_BRESP     |   in|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_0_BID       |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_0_BUSER     |   in|    1|       m_axi|                   gmem0|       pointer|
|p_read                  |   in|   64|     ap_none|                  p_read|        scalar|
|xb2_0_address0          |  out|    6|   ap_memory|                   xb2_0|         array|
|xb2_0_ce0               |  out|    1|   ap_memory|                   xb2_0|         array|
|xb2_0_q0                |   in|   32|   ap_memory|                   xb2_0|         array|
|xb2_1_address0          |  out|    6|   ap_memory|                   xb2_1|         array|
|xb2_1_ce0               |  out|    1|   ap_memory|                   xb2_1|         array|
|xb2_1_q0                |   in|   32|   ap_memory|                   xb2_1|         array|
|xb2_2_address0          |  out|    6|   ap_memory|                   xb2_2|         array|
|xb2_2_ce0               |  out|    1|   ap_memory|                   xb2_2|         array|
|xb2_2_q0                |   in|   32|   ap_memory|                   xb2_2|         array|
|xb2_3_address0          |  out|    6|   ap_memory|                   xb2_3|         array|
|xb2_3_ce0               |  out|    1|   ap_memory|                   xb2_3|         array|
|xb2_3_q0                |   in|   32|   ap_memory|                   xb2_3|         array|
|xb2_4_address0          |  out|    6|   ap_memory|                   xb2_4|         array|
|xb2_4_ce0               |  out|    1|   ap_memory|                   xb2_4|         array|
|xb2_4_q0                |   in|   32|   ap_memory|                   xb2_4|         array|
|xb2_5_address0          |  out|    6|   ap_memory|                   xb2_5|         array|
|xb2_5_ce0               |  out|    1|   ap_memory|                   xb2_5|         array|
|xb2_5_q0                |   in|   32|   ap_memory|                   xb2_5|         array|
|xb2_6_address0          |  out|    6|   ap_memory|                   xb2_6|         array|
|xb2_6_ce0               |  out|    1|   ap_memory|                   xb2_6|         array|
|xb2_6_q0                |   in|   32|   ap_memory|                   xb2_6|         array|
|xb2_7_address0          |  out|    6|   ap_memory|                   xb2_7|         array|
|xb2_7_ce0               |  out|    1|   ap_memory|                   xb2_7|         array|
|xb2_7_q0                |   in|   32|   ap_memory|                   xb2_7|         array|
|xb2_8_address0          |  out|    6|   ap_memory|                   xb2_8|         array|
|xb2_8_ce0               |  out|    1|   ap_memory|                   xb2_8|         array|
|xb2_8_q0                |   in|   32|   ap_memory|                   xb2_8|         array|
|xb2_9_address0          |  out|    6|   ap_memory|                   xb2_9|         array|
|xb2_9_ce0               |  out|    1|   ap_memory|                   xb2_9|         array|
|xb2_9_q0                |   in|   32|   ap_memory|                   xb2_9|         array|
|xb2_10_address0         |  out|    6|   ap_memory|                  xb2_10|         array|
|xb2_10_ce0              |  out|    1|   ap_memory|                  xb2_10|         array|
|xb2_10_q0               |   in|   32|   ap_memory|                  xb2_10|         array|
|xb2_11_address0         |  out|    6|   ap_memory|                  xb2_11|         array|
|xb2_11_ce0              |  out|    1|   ap_memory|                  xb2_11|         array|
|xb2_11_q0               |   in|   32|   ap_memory|                  xb2_11|         array|
|xb2_12_address0         |  out|    6|   ap_memory|                  xb2_12|         array|
|xb2_12_ce0              |  out|    1|   ap_memory|                  xb2_12|         array|
|xb2_12_q0               |   in|   32|   ap_memory|                  xb2_12|         array|
|xb2_13_address0         |  out|    6|   ap_memory|                  xb2_13|         array|
|xb2_13_ce0              |  out|    1|   ap_memory|                  xb2_13|         array|
|xb2_13_q0               |   in|   32|   ap_memory|                  xb2_13|         array|
|xb2_14_address0         |  out|    6|   ap_memory|                  xb2_14|         array|
|xb2_14_ce0              |  out|    1|   ap_memory|                  xb2_14|         array|
|xb2_14_q0               |   in|   32|   ap_memory|                  xb2_14|         array|
|xb2_15_address0         |  out|    6|   ap_memory|                  xb2_15|         array|
|xb2_15_ce0              |  out|    1|   ap_memory|                  xb2_15|         array|
|xb2_15_q0               |   in|   32|   ap_memory|                  xb2_15|         array|
+------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.50>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i96 = alloca i32 1"   --->   Operation 17 'alloca' 'i96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_8, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_9, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xb2_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_50, i32 0, i32 0, void @empty_99, i32 0, i32 0, void @empty_51, void @empty_52, void @empty_99, i32 16, i32 16, i32 256, i32 256, void @empty_99, void @empty_99, i32 4294967295, i32 0, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.73ns)   --->   "%p_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read" [kernel_MHSA.cpp:166->kernel_MHSA.cpp:166]   --->   Operation 35 'read' 'p_read_1' <Predicate = true> <Delay = 0.73> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 36 [1/1] (0.39ns)   --->   "%store_ln0 = store i10 0, i10 %i96"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln166 = br void %new.header" [kernel_MHSA.cpp:166->kernel_MHSA.cpp:166]   --->   Operation 37 'br' 'br_ln166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%i96_load = load i10 %i96" [kernel_MHSA.cpp:166->kernel_MHSA.cpp:166]   --->   Operation 38 'load' 'i96_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.60ns)   --->   "%first_iter_0 = icmp_eq  i10 %i96_load, i10 0" [kernel_MHSA.cpp:166->kernel_MHSA.cpp:166]   --->   Operation 39 'icmp' 'first_iter_0' <Predicate = true> <Delay = 0.60> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln166 = br i1 %first_iter_0, void %for.inc240.split.i, void %for.first.iter.for.inc240.split.i" [kernel_MHSA.cpp:166->kernel_MHSA.cpp:166]   --->   Operation 40 'br' 'br_ln166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.71ns)   --->   "%i = add i10 %i96_load, i10 1" [kernel_MHSA.cpp:166->kernel_MHSA.cpp:166]   --->   Operation 41 'add' 'i' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln166 = trunc i10 %i96_load" [kernel_MHSA.cpp:166->kernel_MHSA.cpp:166]   --->   Operation 42 'trunc' 'trunc_ln166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i6 @_ssdm_op_PartSelect.i6.i10.i32.i32, i10 %i96_load, i32 4, i32 9" [kernel_MHSA.cpp:166->kernel_MHSA.cpp:166]   --->   Operation 43 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln166 = zext i6 %lshr_ln" [kernel_MHSA.cpp:166->kernel_MHSA.cpp:166]   --->   Operation 44 'zext' 'zext_ln166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%xb2_0_addr = getelementptr i32 %xb2_0, i64 0, i64 %zext_ln166" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 45 'getelementptr' 'xb2_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%xb2_1_addr = getelementptr i32 %xb2_1, i64 0, i64 %zext_ln166" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 46 'getelementptr' 'xb2_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%xb2_2_addr = getelementptr i32 %xb2_2, i64 0, i64 %zext_ln166" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 47 'getelementptr' 'xb2_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%xb2_3_addr = getelementptr i32 %xb2_3, i64 0, i64 %zext_ln166" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 48 'getelementptr' 'xb2_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%xb2_4_addr = getelementptr i32 %xb2_4, i64 0, i64 %zext_ln166" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 49 'getelementptr' 'xb2_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%xb2_5_addr = getelementptr i32 %xb2_5, i64 0, i64 %zext_ln166" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 50 'getelementptr' 'xb2_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%xb2_6_addr = getelementptr i32 %xb2_6, i64 0, i64 %zext_ln166" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 51 'getelementptr' 'xb2_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%xb2_7_addr = getelementptr i32 %xb2_7, i64 0, i64 %zext_ln166" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 52 'getelementptr' 'xb2_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%xb2_8_addr = getelementptr i32 %xb2_8, i64 0, i64 %zext_ln166" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 53 'getelementptr' 'xb2_8_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%xb2_9_addr = getelementptr i32 %xb2_9, i64 0, i64 %zext_ln166" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 54 'getelementptr' 'xb2_9_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%xb2_10_addr = getelementptr i32 %xb2_10, i64 0, i64 %zext_ln166" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 55 'getelementptr' 'xb2_10_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%xb2_11_addr = getelementptr i32 %xb2_11, i64 0, i64 %zext_ln166" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 56 'getelementptr' 'xb2_11_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%xb2_12_addr = getelementptr i32 %xb2_12, i64 0, i64 %zext_ln166" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 57 'getelementptr' 'xb2_12_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%xb2_13_addr = getelementptr i32 %xb2_13, i64 0, i64 %zext_ln166" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 58 'getelementptr' 'xb2_13_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%xb2_14_addr = getelementptr i32 %xb2_14, i64 0, i64 %zext_ln166" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 59 'getelementptr' 'xb2_14_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%xb2_15_addr = getelementptr i32 %xb2_15, i64 0, i64 %zext_ln166" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 60 'getelementptr' 'xb2_15_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_xb2_0_load = muxlogic i6 %xb2_0_addr"   --->   Operation 61 'muxlogic' 'muxLogicRAMAddr_to_xb2_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [2/2] (0.62ns) (share mux size 2)   --->   "%xb2_0_load = load i6 %xb2_0_addr" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 62 'load' 'xb2_0_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_xb2_1_load = muxlogic i6 %xb2_1_addr"   --->   Operation 63 'muxlogic' 'muxLogicRAMAddr_to_xb2_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [2/2] (0.62ns) (share mux size 2)   --->   "%xb2_1_load = load i6 %xb2_1_addr" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 64 'load' 'xb2_1_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_xb2_2_load = muxlogic i6 %xb2_2_addr"   --->   Operation 65 'muxlogic' 'muxLogicRAMAddr_to_xb2_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [2/2] (0.62ns) (share mux size 2)   --->   "%xb2_2_load = load i6 %xb2_2_addr" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 66 'load' 'xb2_2_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_xb2_3_load = muxlogic i6 %xb2_3_addr"   --->   Operation 67 'muxlogic' 'muxLogicRAMAddr_to_xb2_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [2/2] (0.62ns) (share mux size 2)   --->   "%xb2_3_load = load i6 %xb2_3_addr" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 68 'load' 'xb2_3_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_xb2_4_load = muxlogic i6 %xb2_4_addr"   --->   Operation 69 'muxlogic' 'muxLogicRAMAddr_to_xb2_4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [2/2] (0.62ns) (share mux size 2)   --->   "%xb2_4_load = load i6 %xb2_4_addr" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 70 'load' 'xb2_4_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_xb2_5_load = muxlogic i6 %xb2_5_addr"   --->   Operation 71 'muxlogic' 'muxLogicRAMAddr_to_xb2_5_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [2/2] (0.62ns) (share mux size 2)   --->   "%xb2_5_load = load i6 %xb2_5_addr" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 72 'load' 'xb2_5_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_xb2_6_load = muxlogic i6 %xb2_6_addr"   --->   Operation 73 'muxlogic' 'muxLogicRAMAddr_to_xb2_6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [2/2] (0.62ns) (share mux size 2)   --->   "%xb2_6_load = load i6 %xb2_6_addr" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 74 'load' 'xb2_6_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_xb2_7_load = muxlogic i6 %xb2_7_addr"   --->   Operation 75 'muxlogic' 'muxLogicRAMAddr_to_xb2_7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [2/2] (0.62ns) (share mux size 2)   --->   "%xb2_7_load = load i6 %xb2_7_addr" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 76 'load' 'xb2_7_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_xb2_8_load = muxlogic i6 %xb2_8_addr"   --->   Operation 77 'muxlogic' 'muxLogicRAMAddr_to_xb2_8_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [2/2] (0.62ns) (share mux size 2)   --->   "%xb2_8_load = load i6 %xb2_8_addr" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 78 'load' 'xb2_8_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_xb2_9_load = muxlogic i6 %xb2_9_addr"   --->   Operation 79 'muxlogic' 'muxLogicRAMAddr_to_xb2_9_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [2/2] (0.62ns) (share mux size 2)   --->   "%xb2_9_load = load i6 %xb2_9_addr" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 80 'load' 'xb2_9_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_xb2_10_load = muxlogic i6 %xb2_10_addr"   --->   Operation 81 'muxlogic' 'muxLogicRAMAddr_to_xb2_10_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [2/2] (0.62ns) (share mux size 2)   --->   "%xb2_10_load = load i6 %xb2_10_addr" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 82 'load' 'xb2_10_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_xb2_11_load = muxlogic i6 %xb2_11_addr"   --->   Operation 83 'muxlogic' 'muxLogicRAMAddr_to_xb2_11_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [2/2] (0.62ns) (share mux size 2)   --->   "%xb2_11_load = load i6 %xb2_11_addr" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 84 'load' 'xb2_11_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_xb2_12_load = muxlogic i6 %xb2_12_addr"   --->   Operation 85 'muxlogic' 'muxLogicRAMAddr_to_xb2_12_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [2/2] (0.62ns) (share mux size 2)   --->   "%xb2_12_load = load i6 %xb2_12_addr" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 86 'load' 'xb2_12_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_xb2_13_load = muxlogic i6 %xb2_13_addr"   --->   Operation 87 'muxlogic' 'muxLogicRAMAddr_to_xb2_13_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [2/2] (0.62ns) (share mux size 2)   --->   "%xb2_13_load = load i6 %xb2_13_addr" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 88 'load' 'xb2_13_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_xb2_14_load = muxlogic i6 %xb2_14_addr"   --->   Operation 89 'muxlogic' 'muxLogicRAMAddr_to_xb2_14_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [2/2] (0.62ns) (share mux size 2)   --->   "%xb2_14_load = load i6 %xb2_14_addr" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 90 'load' 'xb2_14_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%muxLogicRAMAddr_to_xb2_15_load = muxlogic i6 %xb2_15_addr"   --->   Operation 91 'muxlogic' 'muxLogicRAMAddr_to_xb2_15_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [2/2] (0.62ns) (share mux size 2)   --->   "%xb2_15_load = load i6 %xb2_15_addr" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 92 'load' 'xb2_15_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_1 : Operation 93 [1/1] (0.60ns)   --->   "%icmp_ln166 = icmp_eq  i10 %i96_load, i10 767" [kernel_MHSA.cpp:166->kernel_MHSA.cpp:166]   --->   Operation 93 'icmp' 'icmp_ln166' <Predicate = true> <Delay = 0.60> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln166 = br i1 %icmp_ln166, void %new.latch.for.inc240.split.i.split, void %last.iter.for.inc240.split.i.split" [kernel_MHSA.cpp:166->kernel_MHSA.cpp:166]   --->   Operation 94 'br' 'br_ln166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.39ns)   --->   "%store_ln166 = store i10 %i, i10 %i96" [kernel_MHSA.cpp:166->kernel_MHSA.cpp:166]   --->   Operation 95 'store' 'store_ln166' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln166 = br i1 %icmp_ln166, void %new.header, void %Loop_OUTPUT_WRITE_proc.1.exit" [kernel_MHSA.cpp:166->kernel_MHSA.cpp:166]   --->   Operation 96 'br' 'br_ln166' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.67>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %p_read_1, i32 2, i32 63" [kernel_MHSA.cpp:166]   --->   Operation 97 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln166 = sext i62 %trunc_ln" [kernel_MHSA.cpp:166]   --->   Operation 98 'sext' 'sext_ln166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln166" [kernel_MHSA.cpp:166]   --->   Operation 99 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%muxLogicAXIMAddr_to_empty = muxlogic i64 %gmem0_addr"   --->   Operation 100 'muxlogic' 'muxLogicAXIMAddr_to_empty' <Predicate = (first_iter_0)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%muxLogicAXIMBurst_to_empty = muxlogic i64 768"   --->   Operation 101 'muxlogic' 'muxLogicAXIMBurst_to_empty' <Predicate = (first_iter_0)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (1.08ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %gmem0_addr, i64 768" [kernel_MHSA.cpp:166]   --->   Operation 102 'writereq' 'empty' <Predicate = (first_iter_0)> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc240.split.i"   --->   Operation 103 'br' 'br_ln0' <Predicate = (first_iter_0)> <Delay = 0.00>
ST_2 : Operation 104 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%xb2_0_load = load i6 %xb2_0_addr" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 104 'load' 'xb2_0_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 105 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%xb2_1_load = load i6 %xb2_1_addr" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 105 'load' 'xb2_1_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 106 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%xb2_2_load = load i6 %xb2_2_addr" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 106 'load' 'xb2_2_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 107 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%xb2_3_load = load i6 %xb2_3_addr" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 107 'load' 'xb2_3_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 108 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%xb2_4_load = load i6 %xb2_4_addr" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 108 'load' 'xb2_4_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 109 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%xb2_5_load = load i6 %xb2_5_addr" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 109 'load' 'xb2_5_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 110 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%xb2_6_load = load i6 %xb2_6_addr" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 110 'load' 'xb2_6_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 111 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%xb2_7_load = load i6 %xb2_7_addr" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 111 'load' 'xb2_7_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 112 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%xb2_8_load = load i6 %xb2_8_addr" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 112 'load' 'xb2_8_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 113 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%xb2_9_load = load i6 %xb2_9_addr" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 113 'load' 'xb2_9_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 114 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%xb2_10_load = load i6 %xb2_10_addr" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 114 'load' 'xb2_10_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 115 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%xb2_11_load = load i6 %xb2_11_addr" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 115 'load' 'xb2_11_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 116 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%xb2_12_load = load i6 %xb2_12_addr" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 116 'load' 'xb2_12_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 117 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%xb2_13_load = load i6 %xb2_13_addr" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 117 'load' 'xb2_13_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 118 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%xb2_14_load = load i6 %xb2_14_addr" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 118 'load' 'xb2_14_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 119 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 2)   --->   "%xb2_15_load = load i6 %xb2_15_addr" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 119 'load' 'xb2_15_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 120 [1/1] (0.79ns)   --->   "%tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16float.float.i4, i4 0, i32 %xb2_0_load, i4 1, i32 %xb2_1_load, i4 2, i32 %xb2_2_load, i4 3, i32 %xb2_3_load, i4 4, i32 %xb2_4_load, i4 5, i32 %xb2_5_load, i4 6, i32 %xb2_6_load, i4 7, i32 %xb2_7_load, i4 8, i32 %xb2_8_load, i4 9, i32 %xb2_9_load, i4 10, i32 %xb2_10_load, i4 11, i32 %xb2_11_load, i4 12, i32 %xb2_12_load, i4 13, i32 %xb2_13_load, i4 14, i32 %xb2_14_load, i4 15, i32 %xb2_15_load, i32 <undef>, i4 %trunc_ln166" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 120 'sparsemux' 'tmp' <Predicate = true> <Delay = 0.79> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.08>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%specpipeline_ln167 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_99" [kernel_MHSA.cpp:167->kernel_MHSA.cpp:166]   --->   Operation 121 'specpipeline' 'specpipeline_ln167' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%speclooptripcount_ln166 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768" [kernel_MHSA.cpp:166->kernel_MHSA.cpp:166]   --->   Operation 122 'speclooptripcount' 'speclooptripcount_ln166' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%specloopname_ln166 = specloopname void @_ssdm_op_SpecLoopName, void @empty_85" [kernel_MHSA.cpp:166->kernel_MHSA.cpp:166]   --->   Operation 123 'specloopname' 'specloopname_ln166' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%bitcast_ln168 = bitcast i32 %tmp" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 124 'bitcast' 'bitcast_ln168' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%muxLogicAXIMData_to_write_ln168 = muxlogic i32 %bitcast_ln168"   --->   Operation 125 'muxlogic' 'muxLogicAXIMData_to_write_ln168' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%muxLogicAXIMByteEnable_to_write_ln168 = muxlogic i4 15"   --->   Operation 126 'muxlogic' 'muxLogicAXIMByteEnable_to_write_ln168' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (1.08ns)   --->   "%write_ln168 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %gmem0_addr, i32 %bitcast_ln168, i4 15" [kernel_MHSA.cpp:168->kernel_MHSA.cpp:166]   --->   Operation 127 'write' 'write_ln168' <Predicate = true> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 0> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 1.08>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%muxLogicAXIMCE_to_empty_506 = muxlogic"   --->   Operation 128 'muxlogic' 'muxLogicAXIMCE_to_empty_506' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_4 : Operation 129 [11/11] (1.08ns)   --->   "%empty_506 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem0_addr" [kernel_MHSA.cpp:170]   --->   Operation 129 'writeresp' 'empty_506' <Predicate = (icmp_ln166)> <Delay = 1.08> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 130 [10/11] (2.92ns)   --->   "%empty_506 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem0_addr" [kernel_MHSA.cpp:170]   --->   Operation 130 'writeresp' 'empty_506' <Predicate = (icmp_ln166)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 131 [9/11] (2.92ns)   --->   "%empty_506 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem0_addr" [kernel_MHSA.cpp:170]   --->   Operation 131 'writeresp' 'empty_506' <Predicate = (icmp_ln166)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.92>
ST_7 : Operation 132 [8/11] (2.92ns)   --->   "%empty_506 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem0_addr" [kernel_MHSA.cpp:170]   --->   Operation 132 'writeresp' 'empty_506' <Predicate = (icmp_ln166)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.92>
ST_8 : Operation 133 [7/11] (2.92ns)   --->   "%empty_506 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem0_addr" [kernel_MHSA.cpp:170]   --->   Operation 133 'writeresp' 'empty_506' <Predicate = (icmp_ln166)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.92>
ST_9 : Operation 134 [6/11] (2.92ns)   --->   "%empty_506 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem0_addr" [kernel_MHSA.cpp:170]   --->   Operation 134 'writeresp' 'empty_506' <Predicate = (icmp_ln166)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.92>
ST_10 : Operation 135 [5/11] (2.92ns)   --->   "%empty_506 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem0_addr" [kernel_MHSA.cpp:170]   --->   Operation 135 'writeresp' 'empty_506' <Predicate = (icmp_ln166)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.92>
ST_11 : Operation 136 [4/11] (2.92ns)   --->   "%empty_506 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem0_addr" [kernel_MHSA.cpp:170]   --->   Operation 136 'writeresp' 'empty_506' <Predicate = (icmp_ln166)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.92>
ST_12 : Operation 137 [3/11] (2.92ns)   --->   "%empty_506 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem0_addr" [kernel_MHSA.cpp:170]   --->   Operation 137 'writeresp' 'empty_506' <Predicate = (icmp_ln166)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.92>
ST_13 : Operation 138 [2/11] (2.92ns)   --->   "%empty_506 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem0_addr" [kernel_MHSA.cpp:170]   --->   Operation 138 'writeresp' 'empty_506' <Predicate = (icmp_ln166)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 0.89>
ST_14 : Operation 139 [1/11] (0.89ns)   --->   "%empty_506 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem0_addr" [kernel_MHSA.cpp:170]   --->   Operation 139 'writeresp' 'empty_506' <Predicate = (icmp_ln166)> <Delay = 0.89> <CoreInst = "m_axi">   --->   Core 123 'm_axi' <Latency = 9> <II = 1> <Delay = 1.60> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln166 = br void %new.latch.for.inc240.split.i.split" [kernel_MHSA.cpp:166->kernel_MHSA.cpp:166]   --->   Operation 140 'br' 'br_ln166' <Predicate = (icmp_ln166)> <Delay = 0.00>
ST_14 : Operation 141 [1/1] (0.28ns)   --->   "%ret_ln0 = ret"   --->   Operation 141 'ret' 'ret_ln0' <Predicate = (icmp_ln166)> <Delay = 0.28>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ xb2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xb2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xb2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xb2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xb2_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xb2_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xb2_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xb2_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xb2_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xb2_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xb2_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xb2_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xb2_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xb2_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xb2_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xb2_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i96                                   (alloca           ) [ 010000000000000]
specmemcore_ln0                       (specmemcore      ) [ 000000000000000]
specmemcore_ln0                       (specmemcore      ) [ 000000000000000]
specmemcore_ln0                       (specmemcore      ) [ 000000000000000]
specmemcore_ln0                       (specmemcore      ) [ 000000000000000]
specmemcore_ln0                       (specmemcore      ) [ 000000000000000]
specmemcore_ln0                       (specmemcore      ) [ 000000000000000]
specmemcore_ln0                       (specmemcore      ) [ 000000000000000]
specmemcore_ln0                       (specmemcore      ) [ 000000000000000]
specmemcore_ln0                       (specmemcore      ) [ 000000000000000]
specmemcore_ln0                       (specmemcore      ) [ 000000000000000]
specmemcore_ln0                       (specmemcore      ) [ 000000000000000]
specmemcore_ln0                       (specmemcore      ) [ 000000000000000]
specmemcore_ln0                       (specmemcore      ) [ 000000000000000]
specmemcore_ln0                       (specmemcore      ) [ 000000000000000]
specmemcore_ln0                       (specmemcore      ) [ 000000000000000]
specmemcore_ln0                       (specmemcore      ) [ 000000000000000]
specinterface_ln0                     (specinterface    ) [ 000000000000000]
p_read_1                              (read             ) [ 011000000000000]
store_ln0                             (store            ) [ 000000000000000]
br_ln166                              (br               ) [ 000000000000000]
i96_load                              (load             ) [ 000000000000000]
first_iter_0                          (icmp             ) [ 011000000000000]
br_ln166                              (br               ) [ 000000000000000]
i                                     (add              ) [ 000000000000000]
trunc_ln166                           (trunc            ) [ 011000000000000]
lshr_ln                               (partselect       ) [ 000000000000000]
zext_ln166                            (zext             ) [ 000000000000000]
xb2_0_addr                            (getelementptr    ) [ 011000000000000]
xb2_1_addr                            (getelementptr    ) [ 011000000000000]
xb2_2_addr                            (getelementptr    ) [ 011000000000000]
xb2_3_addr                            (getelementptr    ) [ 011000000000000]
xb2_4_addr                            (getelementptr    ) [ 011000000000000]
xb2_5_addr                            (getelementptr    ) [ 011000000000000]
xb2_6_addr                            (getelementptr    ) [ 011000000000000]
xb2_7_addr                            (getelementptr    ) [ 011000000000000]
xb2_8_addr                            (getelementptr    ) [ 011000000000000]
xb2_9_addr                            (getelementptr    ) [ 011000000000000]
xb2_10_addr                           (getelementptr    ) [ 011000000000000]
xb2_11_addr                           (getelementptr    ) [ 011000000000000]
xb2_12_addr                           (getelementptr    ) [ 011000000000000]
xb2_13_addr                           (getelementptr    ) [ 011000000000000]
xb2_14_addr                           (getelementptr    ) [ 011000000000000]
xb2_15_addr                           (getelementptr    ) [ 011000000000000]
muxLogicRAMAddr_to_xb2_0_load         (muxlogic         ) [ 000000000000000]
muxLogicRAMAddr_to_xb2_1_load         (muxlogic         ) [ 000000000000000]
muxLogicRAMAddr_to_xb2_2_load         (muxlogic         ) [ 000000000000000]
muxLogicRAMAddr_to_xb2_3_load         (muxlogic         ) [ 000000000000000]
muxLogicRAMAddr_to_xb2_4_load         (muxlogic         ) [ 000000000000000]
muxLogicRAMAddr_to_xb2_5_load         (muxlogic         ) [ 000000000000000]
muxLogicRAMAddr_to_xb2_6_load         (muxlogic         ) [ 000000000000000]
muxLogicRAMAddr_to_xb2_7_load         (muxlogic         ) [ 000000000000000]
muxLogicRAMAddr_to_xb2_8_load         (muxlogic         ) [ 000000000000000]
muxLogicRAMAddr_to_xb2_9_load         (muxlogic         ) [ 000000000000000]
muxLogicRAMAddr_to_xb2_10_load        (muxlogic         ) [ 000000000000000]
muxLogicRAMAddr_to_xb2_11_load        (muxlogic         ) [ 000000000000000]
muxLogicRAMAddr_to_xb2_12_load        (muxlogic         ) [ 000000000000000]
muxLogicRAMAddr_to_xb2_13_load        (muxlogic         ) [ 000000000000000]
muxLogicRAMAddr_to_xb2_14_load        (muxlogic         ) [ 000000000000000]
muxLogicRAMAddr_to_xb2_15_load        (muxlogic         ) [ 000000000000000]
icmp_ln166                            (icmp             ) [ 011111111111111]
br_ln166                              (br               ) [ 000000000000000]
store_ln166                           (store            ) [ 000000000000000]
br_ln166                              (br               ) [ 000000000000000]
trunc_ln                              (partselect       ) [ 000000000000000]
sext_ln166                            (sext             ) [ 000000000000000]
gmem0_addr                            (getelementptr    ) [ 010111111111111]
muxLogicAXIMAddr_to_empty             (muxlogic         ) [ 000000000000000]
muxLogicAXIMBurst_to_empty            (muxlogic         ) [ 000000000000000]
empty                                 (writereq         ) [ 000000000000000]
br_ln0                                (br               ) [ 000000000000000]
xb2_0_load                            (load             ) [ 000000000000000]
xb2_1_load                            (load             ) [ 000000000000000]
xb2_2_load                            (load             ) [ 000000000000000]
xb2_3_load                            (load             ) [ 000000000000000]
xb2_4_load                            (load             ) [ 000000000000000]
xb2_5_load                            (load             ) [ 000000000000000]
xb2_6_load                            (load             ) [ 000000000000000]
xb2_7_load                            (load             ) [ 000000000000000]
xb2_8_load                            (load             ) [ 000000000000000]
xb2_9_load                            (load             ) [ 000000000000000]
xb2_10_load                           (load             ) [ 000000000000000]
xb2_11_load                           (load             ) [ 000000000000000]
xb2_12_load                           (load             ) [ 000000000000000]
xb2_13_load                           (load             ) [ 000000000000000]
xb2_14_load                           (load             ) [ 000000000000000]
xb2_15_load                           (load             ) [ 000000000000000]
tmp                                   (sparsemux        ) [ 010100000000000]
specpipeline_ln167                    (specpipeline     ) [ 000000000000000]
speclooptripcount_ln166               (speclooptripcount) [ 000000000000000]
specloopname_ln166                    (specloopname     ) [ 000000000000000]
bitcast_ln168                         (bitcast          ) [ 000000000000000]
muxLogicAXIMData_to_write_ln168       (muxlogic         ) [ 000000000000000]
muxLogicAXIMByteEnable_to_write_ln168 (muxlogic         ) [ 000000000000000]
write_ln168                           (write            ) [ 000000000000000]
muxLogicAXIMCE_to_empty_506           (muxlogic         ) [ 000000000000000]
empty_506                             (writeresp        ) [ 000000000000000]
br_ln166                              (br               ) [ 000000000000000]
ret_ln0                               (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="xb2_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xb2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="xb2_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xb2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="xb2_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xb2_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="xb2_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xb2_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="xb2_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xb2_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="xb2_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xb2_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="xb2_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xb2_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="xb2_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xb2_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="xb2_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xb2_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="xb2_9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xb2_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="xb2_10">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xb2_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="xb2_11">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xb2_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="xb2_12">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xb2_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="xb2_13">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xb2_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="xb2_14">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xb2_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="xb2_15">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xb2_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_50"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_99"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_51"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_52"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.16float.float.i4"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_85"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1004" name="i96_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i96/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="p_read_1_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="0"/>
<pin id="144" dir="0" index="1" bw="64" slack="0"/>
<pin id="145" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="xb2_0_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="6" slack="0"/>
<pin id="152" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xb2_0_addr/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="xb2_1_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="6" slack="0"/>
<pin id="159" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xb2_1_addr/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="xb2_2_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="6" slack="0"/>
<pin id="166" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xb2_2_addr/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="xb2_3_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="6" slack="0"/>
<pin id="173" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xb2_3_addr/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="xb2_4_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="6" slack="0"/>
<pin id="180" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xb2_4_addr/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="xb2_5_addr_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="6" slack="0"/>
<pin id="187" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xb2_5_addr/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="xb2_6_addr_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="6" slack="0"/>
<pin id="194" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xb2_6_addr/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="xb2_7_addr_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="6" slack="0"/>
<pin id="201" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xb2_7_addr/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="xb2_8_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="6" slack="0"/>
<pin id="208" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xb2_8_addr/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="xb2_9_addr_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="6" slack="0"/>
<pin id="215" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xb2_9_addr/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="xb2_10_addr_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="6" slack="0"/>
<pin id="222" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xb2_10_addr/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="xb2_11_addr_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="6" slack="0"/>
<pin id="229" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xb2_11_addr/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="xb2_12_addr_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="6" slack="0"/>
<pin id="236" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xb2_12_addr/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="xb2_13_addr_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="6" slack="0"/>
<pin id="243" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xb2_13_addr/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="xb2_14_addr_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="6" slack="0"/>
<pin id="250" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xb2_14_addr/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="xb2_15_addr_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="6" slack="0"/>
<pin id="257" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xb2_15_addr/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_access_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="6" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xb2_0_load/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_access_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="6" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xb2_1_load/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_access_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="6" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xb2_2_load/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_access_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="6" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xb2_3_load/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_access_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="6" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xb2_4_load/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_access_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="6" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xb2_5_load/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_access_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="6" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xb2_6_load/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_access_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="6" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xb2_7_load/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_access_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="6" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="311" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xb2_8_load/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_access_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="6" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="317" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xb2_9_load/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="grp_access_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="6" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="324" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xb2_10_load/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="grp_access_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="6" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="329" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xb2_11_load/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_access_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="6" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="335" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="336" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xb2_12_load/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_access_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="6" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="341" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="342" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xb2_13_load/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="grp_access_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="6" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="347" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="348" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xb2_14_load/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="grp_access_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="6" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="353" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="354" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xb2_15_load/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="empty_writereq_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="32" slack="0"/>
<pin id="359" dir="0" index="2" bw="11" slack="0"/>
<pin id="360" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) " fcode="writereq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="write_ln168_write_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="0" slack="0"/>
<pin id="365" dir="0" index="1" bw="32" slack="1"/>
<pin id="366" dir="0" index="2" bw="32" slack="0"/>
<pin id="367" dir="0" index="3" bw="1" slack="0"/>
<pin id="368" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln168/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="grp_writeresp_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="2"/>
<pin id="374" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writeresp(1158) " fcode="writeresp"/>
<opset="empty_506/4 "/>
</bind>
</comp>

<comp id="376" class="1004" name="store_ln0_store_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="10" slack="0"/>
<pin id="379" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="381" class="1004" name="i96_load_load_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="10" slack="0"/>
<pin id="383" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i96_load/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="first_iter_0_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="10" slack="0"/>
<pin id="386" dir="0" index="1" bw="10" slack="0"/>
<pin id="387" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="first_iter_0/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="i_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="10" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="trunc_ln166_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="10" slack="0"/>
<pin id="398" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln166/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="lshr_ln_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="6" slack="0"/>
<pin id="402" dir="0" index="1" bw="10" slack="0"/>
<pin id="403" dir="0" index="2" bw="4" slack="0"/>
<pin id="404" dir="0" index="3" bw="5" slack="0"/>
<pin id="405" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="zext_ln166_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="6" slack="0"/>
<pin id="412" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln166/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="muxLogicRAMAddr_to_xb2_0_load_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="6" slack="0"/>
<pin id="432" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_xb2_0_load/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="muxLogicRAMAddr_to_xb2_1_load_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="6" slack="0"/>
<pin id="436" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_xb2_1_load/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="muxLogicRAMAddr_to_xb2_2_load_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="6" slack="0"/>
<pin id="440" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_xb2_2_load/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="muxLogicRAMAddr_to_xb2_3_load_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="6" slack="0"/>
<pin id="444" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_xb2_3_load/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="muxLogicRAMAddr_to_xb2_4_load_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="6" slack="0"/>
<pin id="448" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_xb2_4_load/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="muxLogicRAMAddr_to_xb2_5_load_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="6" slack="0"/>
<pin id="452" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_xb2_5_load/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="muxLogicRAMAddr_to_xb2_6_load_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="6" slack="0"/>
<pin id="456" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_xb2_6_load/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="muxLogicRAMAddr_to_xb2_7_load_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="6" slack="0"/>
<pin id="460" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_xb2_7_load/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="muxLogicRAMAddr_to_xb2_8_load_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="6" slack="0"/>
<pin id="464" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_xb2_8_load/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="muxLogicRAMAddr_to_xb2_9_load_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="6" slack="0"/>
<pin id="468" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_xb2_9_load/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="muxLogicRAMAddr_to_xb2_10_load_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="6" slack="0"/>
<pin id="472" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_xb2_10_load/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="muxLogicRAMAddr_to_xb2_11_load_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="6" slack="0"/>
<pin id="476" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_xb2_11_load/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="muxLogicRAMAddr_to_xb2_12_load_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="6" slack="0"/>
<pin id="480" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_xb2_12_load/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="muxLogicRAMAddr_to_xb2_13_load_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="6" slack="0"/>
<pin id="484" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_xb2_13_load/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="muxLogicRAMAddr_to_xb2_14_load_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="6" slack="0"/>
<pin id="488" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_xb2_14_load/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="muxLogicRAMAddr_to_xb2_15_load_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="6" slack="0"/>
<pin id="492" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_xb2_15_load/1 "/>
</bind>
</comp>

<comp id="494" class="1004" name="icmp_ln166_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="10" slack="0"/>
<pin id="496" dir="0" index="1" bw="10" slack="0"/>
<pin id="497" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln166/1 "/>
</bind>
</comp>

<comp id="500" class="1004" name="store_ln166_store_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="10" slack="0"/>
<pin id="502" dir="0" index="1" bw="10" slack="0"/>
<pin id="503" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln166/1 "/>
</bind>
</comp>

<comp id="505" class="1004" name="trunc_ln_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="62" slack="0"/>
<pin id="507" dir="0" index="1" bw="64" slack="1"/>
<pin id="508" dir="0" index="2" bw="3" slack="0"/>
<pin id="509" dir="0" index="3" bw="7" slack="0"/>
<pin id="510" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="sext_ln166_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="62" slack="0"/>
<pin id="516" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln166/2 "/>
</bind>
</comp>

<comp id="518" class="1004" name="gmem0_addr_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="64" slack="0"/>
<pin id="520" dir="0" index="1" bw="64" slack="0"/>
<pin id="521" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="muxLogicAXIMAddr_to_empty_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="32" slack="0"/>
<pin id="527" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMAddr_to_empty/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="muxLogicAXIMBurst_to_empty_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="11" slack="0"/>
<pin id="531" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMBurst_to_empty/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="0"/>
<pin id="535" dir="0" index="1" bw="4" slack="0"/>
<pin id="536" dir="0" index="2" bw="32" slack="0"/>
<pin id="537" dir="0" index="3" bw="4" slack="0"/>
<pin id="538" dir="0" index="4" bw="32" slack="0"/>
<pin id="539" dir="0" index="5" bw="4" slack="0"/>
<pin id="540" dir="0" index="6" bw="32" slack="0"/>
<pin id="541" dir="0" index="7" bw="4" slack="0"/>
<pin id="542" dir="0" index="8" bw="32" slack="0"/>
<pin id="543" dir="0" index="9" bw="4" slack="0"/>
<pin id="544" dir="0" index="10" bw="32" slack="0"/>
<pin id="545" dir="0" index="11" bw="4" slack="0"/>
<pin id="546" dir="0" index="12" bw="32" slack="0"/>
<pin id="547" dir="0" index="13" bw="4" slack="0"/>
<pin id="548" dir="0" index="14" bw="32" slack="0"/>
<pin id="549" dir="0" index="15" bw="4" slack="0"/>
<pin id="550" dir="0" index="16" bw="32" slack="0"/>
<pin id="551" dir="0" index="17" bw="4" slack="0"/>
<pin id="552" dir="0" index="18" bw="32" slack="0"/>
<pin id="553" dir="0" index="19" bw="4" slack="0"/>
<pin id="554" dir="0" index="20" bw="32" slack="0"/>
<pin id="555" dir="0" index="21" bw="4" slack="0"/>
<pin id="556" dir="0" index="22" bw="32" slack="0"/>
<pin id="557" dir="0" index="23" bw="4" slack="0"/>
<pin id="558" dir="0" index="24" bw="32" slack="0"/>
<pin id="559" dir="0" index="25" bw="4" slack="0"/>
<pin id="560" dir="0" index="26" bw="32" slack="0"/>
<pin id="561" dir="0" index="27" bw="4" slack="0"/>
<pin id="562" dir="0" index="28" bw="32" slack="0"/>
<pin id="563" dir="0" index="29" bw="4" slack="0"/>
<pin id="564" dir="0" index="30" bw="32" slack="0"/>
<pin id="565" dir="0" index="31" bw="4" slack="0"/>
<pin id="566" dir="0" index="32" bw="32" slack="0"/>
<pin id="567" dir="0" index="33" bw="32" slack="0"/>
<pin id="568" dir="0" index="34" bw="4" slack="1"/>
<pin id="569" dir="1" index="35" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="604" class="1004" name="bitcast_ln168_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="1"/>
<pin id="606" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln168/3 "/>
</bind>
</comp>

<comp id="608" class="1004" name="muxLogicAXIMData_to_write_ln168_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="0"/>
<pin id="610" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMData_to_write_ln168/3 "/>
</bind>
</comp>

<comp id="612" class="1004" name="muxLogicAXIMByteEnable_to_write_ln168_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="0"/>
<pin id="614" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMByteEnable_to_write_ln168/3 "/>
</bind>
</comp>

<comp id="616" class="1004" name="muxLogicAXIMCE_to_empty_506_fu_616">
<pin_list>
<pin id="617" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAXIMCE_to_empty_506/4 "/>
</bind>
</comp>

<comp id="618" class="1005" name="i96_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="10" slack="0"/>
<pin id="620" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i96 "/>
</bind>
</comp>

<comp id="625" class="1005" name="p_read_1_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="64" slack="1"/>
<pin id="627" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="630" class="1005" name="first_iter_0_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="1"/>
<pin id="632" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="first_iter_0 "/>
</bind>
</comp>

<comp id="634" class="1005" name="trunc_ln166_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="4" slack="1"/>
<pin id="636" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln166 "/>
</bind>
</comp>

<comp id="639" class="1005" name="xb2_0_addr_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="6" slack="1"/>
<pin id="641" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="xb2_0_addr "/>
</bind>
</comp>

<comp id="644" class="1005" name="xb2_1_addr_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="6" slack="1"/>
<pin id="646" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="xb2_1_addr "/>
</bind>
</comp>

<comp id="649" class="1005" name="xb2_2_addr_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="6" slack="1"/>
<pin id="651" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="xb2_2_addr "/>
</bind>
</comp>

<comp id="654" class="1005" name="xb2_3_addr_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="6" slack="1"/>
<pin id="656" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="xb2_3_addr "/>
</bind>
</comp>

<comp id="659" class="1005" name="xb2_4_addr_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="6" slack="1"/>
<pin id="661" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="xb2_4_addr "/>
</bind>
</comp>

<comp id="664" class="1005" name="xb2_5_addr_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="6" slack="1"/>
<pin id="666" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="xb2_5_addr "/>
</bind>
</comp>

<comp id="669" class="1005" name="xb2_6_addr_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="6" slack="1"/>
<pin id="671" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="xb2_6_addr "/>
</bind>
</comp>

<comp id="674" class="1005" name="xb2_7_addr_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="6" slack="1"/>
<pin id="676" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="xb2_7_addr "/>
</bind>
</comp>

<comp id="679" class="1005" name="xb2_8_addr_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="6" slack="1"/>
<pin id="681" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="xb2_8_addr "/>
</bind>
</comp>

<comp id="684" class="1005" name="xb2_9_addr_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="6" slack="1"/>
<pin id="686" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="xb2_9_addr "/>
</bind>
</comp>

<comp id="689" class="1005" name="xb2_10_addr_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="6" slack="1"/>
<pin id="691" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="xb2_10_addr "/>
</bind>
</comp>

<comp id="694" class="1005" name="xb2_11_addr_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="6" slack="1"/>
<pin id="696" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="xb2_11_addr "/>
</bind>
</comp>

<comp id="699" class="1005" name="xb2_12_addr_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="6" slack="1"/>
<pin id="701" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="xb2_12_addr "/>
</bind>
</comp>

<comp id="704" class="1005" name="xb2_13_addr_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="6" slack="1"/>
<pin id="706" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="xb2_13_addr "/>
</bind>
</comp>

<comp id="709" class="1005" name="xb2_14_addr_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="6" slack="1"/>
<pin id="711" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="xb2_14_addr "/>
</bind>
</comp>

<comp id="714" class="1005" name="xb2_15_addr_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="6" slack="1"/>
<pin id="716" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="xb2_15_addr "/>
</bind>
</comp>

<comp id="719" class="1005" name="icmp_ln166_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="1" slack="3"/>
<pin id="721" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln166 "/>
</bind>
</comp>

<comp id="723" class="1005" name="gmem0_addr_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="1"/>
<pin id="725" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

<comp id="729" class="1005" name="tmp_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="32" slack="1"/>
<pin id="731" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="141"><net_src comp="36" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="64" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="0" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="4" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="76" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="6" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="76" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="8" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="76" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="10" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="76" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="12" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="76" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="14" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="76" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="16" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="76" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="18" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="76" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="20" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="76" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="22" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="76" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="223"><net_src comp="24" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="76" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="26" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="76" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="237"><net_src comp="28" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="76" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="30" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="76" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="251"><net_src comp="32" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="76" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="34" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="76" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="265"><net_src comp="148" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="271"><net_src comp="155" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="277"><net_src comp="162" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="283"><net_src comp="169" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="289"><net_src comp="176" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="295"><net_src comp="183" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="301"><net_src comp="190" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="307"><net_src comp="197" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="313"><net_src comp="204" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="319"><net_src comp="211" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="325"><net_src comp="218" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="331"><net_src comp="225" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="337"><net_src comp="232" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="343"><net_src comp="239" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="349"><net_src comp="246" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="355"><net_src comp="253" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="361"><net_src comp="88" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="86" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="369"><net_src comp="134" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="122" pin="0"/><net_sink comp="363" pin=3"/></net>

<net id="375"><net_src comp="136" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="380"><net_src comp="66" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="388"><net_src comp="381" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="66" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="381" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="68" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="399"><net_src comp="381" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="406"><net_src comp="70" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="381" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="408"><net_src comp="72" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="409"><net_src comp="74" pin="0"/><net_sink comp="400" pin=3"/></net>

<net id="413"><net_src comp="400" pin="4"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="415"><net_src comp="410" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="416"><net_src comp="410" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="417"><net_src comp="410" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="418"><net_src comp="410" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="419"><net_src comp="410" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="420"><net_src comp="410" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="421"><net_src comp="410" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="422"><net_src comp="410" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="423"><net_src comp="410" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="424"><net_src comp="410" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="425"><net_src comp="410" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="426"><net_src comp="410" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="427"><net_src comp="410" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="428"><net_src comp="410" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="429"><net_src comp="410" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="433"><net_src comp="148" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="155" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="162" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="169" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="176" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="183" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="190" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="197" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="204" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="211" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="218" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="225" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="481"><net_src comp="232" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="485"><net_src comp="239" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="489"><net_src comp="246" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="253" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="498"><net_src comp="381" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="78" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="390" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="511"><net_src comp="80" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="512"><net_src comp="82" pin="0"/><net_sink comp="505" pin=2"/></net>

<net id="513"><net_src comp="84" pin="0"/><net_sink comp="505" pin=3"/></net>

<net id="517"><net_src comp="505" pin="4"/><net_sink comp="514" pin=0"/></net>

<net id="522"><net_src comp="2" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="514" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="524"><net_src comp="518" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="528"><net_src comp="518" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="532"><net_src comp="86" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="570"><net_src comp="90" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="571"><net_src comp="92" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="572"><net_src comp="260" pin="3"/><net_sink comp="533" pin=2"/></net>

<net id="573"><net_src comp="94" pin="0"/><net_sink comp="533" pin=3"/></net>

<net id="574"><net_src comp="266" pin="3"/><net_sink comp="533" pin=4"/></net>

<net id="575"><net_src comp="96" pin="0"/><net_sink comp="533" pin=5"/></net>

<net id="576"><net_src comp="272" pin="3"/><net_sink comp="533" pin=6"/></net>

<net id="577"><net_src comp="98" pin="0"/><net_sink comp="533" pin=7"/></net>

<net id="578"><net_src comp="278" pin="3"/><net_sink comp="533" pin=8"/></net>

<net id="579"><net_src comp="100" pin="0"/><net_sink comp="533" pin=9"/></net>

<net id="580"><net_src comp="284" pin="3"/><net_sink comp="533" pin=10"/></net>

<net id="581"><net_src comp="102" pin="0"/><net_sink comp="533" pin=11"/></net>

<net id="582"><net_src comp="290" pin="3"/><net_sink comp="533" pin=12"/></net>

<net id="583"><net_src comp="104" pin="0"/><net_sink comp="533" pin=13"/></net>

<net id="584"><net_src comp="296" pin="3"/><net_sink comp="533" pin=14"/></net>

<net id="585"><net_src comp="106" pin="0"/><net_sink comp="533" pin=15"/></net>

<net id="586"><net_src comp="302" pin="3"/><net_sink comp="533" pin=16"/></net>

<net id="587"><net_src comp="108" pin="0"/><net_sink comp="533" pin=17"/></net>

<net id="588"><net_src comp="308" pin="3"/><net_sink comp="533" pin=18"/></net>

<net id="589"><net_src comp="110" pin="0"/><net_sink comp="533" pin=19"/></net>

<net id="590"><net_src comp="314" pin="3"/><net_sink comp="533" pin=20"/></net>

<net id="591"><net_src comp="112" pin="0"/><net_sink comp="533" pin=21"/></net>

<net id="592"><net_src comp="320" pin="3"/><net_sink comp="533" pin=22"/></net>

<net id="593"><net_src comp="114" pin="0"/><net_sink comp="533" pin=23"/></net>

<net id="594"><net_src comp="326" pin="3"/><net_sink comp="533" pin=24"/></net>

<net id="595"><net_src comp="116" pin="0"/><net_sink comp="533" pin=25"/></net>

<net id="596"><net_src comp="332" pin="3"/><net_sink comp="533" pin=26"/></net>

<net id="597"><net_src comp="118" pin="0"/><net_sink comp="533" pin=27"/></net>

<net id="598"><net_src comp="338" pin="3"/><net_sink comp="533" pin=28"/></net>

<net id="599"><net_src comp="120" pin="0"/><net_sink comp="533" pin=29"/></net>

<net id="600"><net_src comp="344" pin="3"/><net_sink comp="533" pin=30"/></net>

<net id="601"><net_src comp="122" pin="0"/><net_sink comp="533" pin=31"/></net>

<net id="602"><net_src comp="350" pin="3"/><net_sink comp="533" pin=32"/></net>

<net id="603"><net_src comp="124" pin="0"/><net_sink comp="533" pin=33"/></net>

<net id="607"><net_src comp="604" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="611"><net_src comp="604" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="615"><net_src comp="122" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="621"><net_src comp="138" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="623"><net_src comp="618" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="624"><net_src comp="618" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="628"><net_src comp="142" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="633"><net_src comp="384" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="637"><net_src comp="396" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="533" pin=34"/></net>

<net id="642"><net_src comp="148" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="647"><net_src comp="155" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="652"><net_src comp="162" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="657"><net_src comp="169" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="662"><net_src comp="176" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="667"><net_src comp="183" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="672"><net_src comp="190" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="677"><net_src comp="197" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="682"><net_src comp="204" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="687"><net_src comp="211" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="692"><net_src comp="218" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="697"><net_src comp="225" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="702"><net_src comp="232" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="707"><net_src comp="239" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="712"><net_src comp="246" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="717"><net_src comp="253" pin="3"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="722"><net_src comp="494" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="726"><net_src comp="518" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="728"><net_src comp="723" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="732"><net_src comp="533" pin="35"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="604" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {2 3 4 5 6 7 8 9 10 11 12 13 14 }
 - Input state : 
	Port: Loop_OUTPUT_WRITE_proc : p_read | {1 }
	Port: Loop_OUTPUT_WRITE_proc : gmem0 | {}
	Port: Loop_OUTPUT_WRITE_proc : xb2_0 | {1 2 }
	Port: Loop_OUTPUT_WRITE_proc : xb2_1 | {1 2 }
	Port: Loop_OUTPUT_WRITE_proc : xb2_2 | {1 2 }
	Port: Loop_OUTPUT_WRITE_proc : xb2_3 | {1 2 }
	Port: Loop_OUTPUT_WRITE_proc : xb2_4 | {1 2 }
	Port: Loop_OUTPUT_WRITE_proc : xb2_5 | {1 2 }
	Port: Loop_OUTPUT_WRITE_proc : xb2_6 | {1 2 }
	Port: Loop_OUTPUT_WRITE_proc : xb2_7 | {1 2 }
	Port: Loop_OUTPUT_WRITE_proc : xb2_8 | {1 2 }
	Port: Loop_OUTPUT_WRITE_proc : xb2_9 | {1 2 }
	Port: Loop_OUTPUT_WRITE_proc : xb2_10 | {1 2 }
	Port: Loop_OUTPUT_WRITE_proc : xb2_11 | {1 2 }
	Port: Loop_OUTPUT_WRITE_proc : xb2_12 | {1 2 }
	Port: Loop_OUTPUT_WRITE_proc : xb2_13 | {1 2 }
	Port: Loop_OUTPUT_WRITE_proc : xb2_14 | {1 2 }
	Port: Loop_OUTPUT_WRITE_proc : xb2_15 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i96_load : 1
		first_iter_0 : 2
		br_ln166 : 3
		i : 2
		trunc_ln166 : 2
		lshr_ln : 2
		zext_ln166 : 3
		xb2_0_addr : 4
		xb2_1_addr : 4
		xb2_2_addr : 4
		xb2_3_addr : 4
		xb2_4_addr : 4
		xb2_5_addr : 4
		xb2_6_addr : 4
		xb2_7_addr : 4
		xb2_8_addr : 4
		xb2_9_addr : 4
		xb2_10_addr : 4
		xb2_11_addr : 4
		xb2_12_addr : 4
		xb2_13_addr : 4
		xb2_14_addr : 4
		xb2_15_addr : 4
		muxLogicRAMAddr_to_xb2_0_load : 5
		xb2_0_load : 5
		muxLogicRAMAddr_to_xb2_1_load : 5
		xb2_1_load : 5
		muxLogicRAMAddr_to_xb2_2_load : 5
		xb2_2_load : 5
		muxLogicRAMAddr_to_xb2_3_load : 5
		xb2_3_load : 5
		muxLogicRAMAddr_to_xb2_4_load : 5
		xb2_4_load : 5
		muxLogicRAMAddr_to_xb2_5_load : 5
		xb2_5_load : 5
		muxLogicRAMAddr_to_xb2_6_load : 5
		xb2_6_load : 5
		muxLogicRAMAddr_to_xb2_7_load : 5
		xb2_7_load : 5
		muxLogicRAMAddr_to_xb2_8_load : 5
		xb2_8_load : 5
		muxLogicRAMAddr_to_xb2_9_load : 5
		xb2_9_load : 5
		muxLogicRAMAddr_to_xb2_10_load : 5
		xb2_10_load : 5
		muxLogicRAMAddr_to_xb2_11_load : 5
		xb2_11_load : 5
		muxLogicRAMAddr_to_xb2_12_load : 5
		xb2_12_load : 5
		muxLogicRAMAddr_to_xb2_13_load : 5
		xb2_13_load : 5
		muxLogicRAMAddr_to_xb2_14_load : 5
		xb2_14_load : 5
		muxLogicRAMAddr_to_xb2_15_load : 5
		xb2_15_load : 5
		icmp_ln166 : 2
		br_ln166 : 3
		store_ln166 : 3
		br_ln166 : 3
	State 2
		sext_ln166 : 1
		gmem0_addr : 2
		muxLogicAXIMAddr_to_empty : 3
		empty : 3
		tmp : 1
	State 3
		muxLogicAXIMData_to_write_ln168 : 1
		write_ln168 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|
| Operation|                Functional Unit               |    FF   |   LUT   |
|----------|----------------------------------------------|---------|---------|
| sparsemux|                  tmp_fu_533                  |    0    |   160   |
|----------|----------------------------------------------|---------|---------|
|    add   |                   i_fu_390                   |    0    |    10   |
|----------|----------------------------------------------|---------|---------|
|   icmp   |              first_iter_0_fu_384             |    0    |    4    |
|          |               icmp_ln166_fu_494              |    0    |    4    |
|----------|----------------------------------------------|---------|---------|
|   read   |             p_read_1_read_fu_142             |    0    |    0    |
|----------|----------------------------------------------|---------|---------|
| writereq |             empty_writereq_fu_356            |    0    |    0    |
|----------|----------------------------------------------|---------|---------|
|   write  |           write_ln168_write_fu_363           |    0    |    0    |
|----------|----------------------------------------------|---------|---------|
| writeresp|             grp_writeresp_fu_371             |    0    |    0    |
|----------|----------------------------------------------|---------|---------|
|   trunc  |              trunc_ln166_fu_396              |    0    |    0    |
|----------|----------------------------------------------|---------|---------|
|partselect|                lshr_ln_fu_400                |    0    |    0    |
|          |                trunc_ln_fu_505               |    0    |    0    |
|----------|----------------------------------------------|---------|---------|
|   zext   |               zext_ln166_fu_410              |    0    |    0    |
|----------|----------------------------------------------|---------|---------|
|          |     muxLogicRAMAddr_to_xb2_0_load_fu_430     |    0    |    0    |
|          |     muxLogicRAMAddr_to_xb2_1_load_fu_434     |    0    |    0    |
|          |     muxLogicRAMAddr_to_xb2_2_load_fu_438     |    0    |    0    |
|          |     muxLogicRAMAddr_to_xb2_3_load_fu_442     |    0    |    0    |
|          |     muxLogicRAMAddr_to_xb2_4_load_fu_446     |    0    |    0    |
|          |     muxLogicRAMAddr_to_xb2_5_load_fu_450     |    0    |    0    |
|          |     muxLogicRAMAddr_to_xb2_6_load_fu_454     |    0    |    0    |
|          |     muxLogicRAMAddr_to_xb2_7_load_fu_458     |    0    |    0    |
|          |     muxLogicRAMAddr_to_xb2_8_load_fu_462     |    0    |    0    |
|          |     muxLogicRAMAddr_to_xb2_9_load_fu_466     |    0    |    0    |
| muxlogic |     muxLogicRAMAddr_to_xb2_10_load_fu_470    |    0    |    0    |
|          |     muxLogicRAMAddr_to_xb2_11_load_fu_474    |    0    |    0    |
|          |     muxLogicRAMAddr_to_xb2_12_load_fu_478    |    0    |    0    |
|          |     muxLogicRAMAddr_to_xb2_13_load_fu_482    |    0    |    0    |
|          |     muxLogicRAMAddr_to_xb2_14_load_fu_486    |    0    |    0    |
|          |     muxLogicRAMAddr_to_xb2_15_load_fu_490    |    0    |    0    |
|          |       muxLogicAXIMAddr_to_empty_fu_525       |    0    |    0    |
|          |       muxLogicAXIMBurst_to_empty_fu_529      |    0    |    0    |
|          |    muxLogicAXIMData_to_write_ln168_fu_608    |    0    |    0    |
|          | muxLogicAXIMByteEnable_to_write_ln168_fu_612 |    0    |    0    |
|          |      muxLogicAXIMCE_to_empty_506_fu_616      |    0    |    0    |
|----------|----------------------------------------------|---------|---------|
|   sext   |               sext_ln166_fu_514              |    0    |    0    |
|----------|----------------------------------------------|---------|---------|
|   Total  |                                              |    0    |   178   |
|----------|----------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|first_iter_0_reg_630|    1   |
| gmem0_addr_reg_723 |   32   |
|     i96_reg_618    |   10   |
| icmp_ln166_reg_719 |    1   |
|  p_read_1_reg_625  |   64   |
|     tmp_reg_729    |   32   |
| trunc_ln166_reg_634|    4   |
| xb2_0_addr_reg_639 |    6   |
| xb2_10_addr_reg_689|    6   |
| xb2_11_addr_reg_694|    6   |
| xb2_12_addr_reg_699|    6   |
| xb2_13_addr_reg_704|    6   |
| xb2_14_addr_reg_709|    6   |
| xb2_15_addr_reg_714|    6   |
| xb2_1_addr_reg_644 |    6   |
| xb2_2_addr_reg_649 |    6   |
| xb2_3_addr_reg_654 |    6   |
| xb2_4_addr_reg_659 |    6   |
| xb2_5_addr_reg_664 |    6   |
| xb2_6_addr_reg_669 |    6   |
| xb2_7_addr_reg_674 |    6   |
| xb2_8_addr_reg_679 |    6   |
| xb2_9_addr_reg_684 |    6   |
+--------------------+--------+
|        Total       |   240  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_260 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_266 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_272 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_278 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_284 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_290 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_296 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_302 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_308 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_314 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_320 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_326 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_332 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_338 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_344 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_350 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   192  ||   5.76  ||    0    ||   128   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   178  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    0   |   128  |
|  Register |    -   |   240  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   240  |   306  |
+-----------+--------+--------+--------+
