<stg><name>add_five</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_r) nounwind, !map !0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_r) nounwind, !map !6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecIFCore(i32* %input_r, [1 x i8]* @p_str, [10 x i8]* @p_str1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecWire(i32* %output_r, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecWire(i32* %input_r, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>AXI4LiteS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %input_read = call i32 @_ssdm_op_Read.ap_none.i32P(i32* %input_r) nounwind

]]></node>
<StgValue><ssdm name="input_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %output_assign = add nsw i32 %input_read, 5

]]></node>
<StgValue><ssdm name="output_assign"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>AXI4LiteS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  call void @_ssdm_op_Write.ap_none.i32P(i32* %output_r, i32 %output_assign) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecIFCore(i32* %output_r, [1 x i8]* @p_str, [10 x i8]* @p_str1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="32">
<![CDATA[
:11  ret i32 0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="14" name="input_r" dir="0" iftype="0">
<core>AXI4LiteS</core><StgValue><ssdm name="input_r"/></StgValue>
</port>
<port id="15" name="output_r" dir="1" iftype="0">
<core>AXI4LiteS</core><StgValue><ssdm name="output_r"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="17" from="_ssdm_op_SpecBitsMap" to="stg_2" fromId="16" toId="2">
</dataflow>
<dataflow id="18" from="input_r" to="stg_2" fromId="14" toId="2">
</dataflow>
<dataflow id="19" from="_ssdm_op_SpecBitsMap" to="stg_3" fromId="16" toId="3">
</dataflow>
<dataflow id="20" from="output_r" to="stg_3" fromId="15" toId="3">
</dataflow>
<dataflow id="21" from="_ssdm_op_SpecBitsMap" to="stg_4" fromId="16" toId="4">
</dataflow>
<dataflow id="23" from="stg_22" to="stg_4" fromId="22" toId="4">
</dataflow>
<dataflow id="25" from="_ssdm_op_SpecTopModule" to="stg_5" fromId="24" toId="5">
</dataflow>
<dataflow id="27" from="str" to="stg_5" fromId="26" toId="5">
</dataflow>
<dataflow id="29" from="_ssdm_op_SpecIFCore" to="stg_6" fromId="28" toId="6">
</dataflow>
<dataflow id="30" from="input_r" to="stg_6" fromId="14" toId="6">
</dataflow>
<dataflow id="32" from="p_str" to="stg_6" fromId="31" toId="6">
</dataflow>
<dataflow id="34" from="p_str1" to="stg_6" fromId="33" toId="6">
</dataflow>
<dataflow id="35" from="p_str" to="stg_6" fromId="31" toId="6">
</dataflow>
<dataflow id="36" from="p_str" to="stg_6" fromId="31" toId="6">
</dataflow>
<dataflow id="37" from="p_str" to="stg_6" fromId="31" toId="6">
</dataflow>
<dataflow id="38" from="p_str" to="stg_6" fromId="31" toId="6">
</dataflow>
<dataflow id="40" from="_ssdm_op_SpecWire" to="stg_7" fromId="39" toId="7">
</dataflow>
<dataflow id="41" from="output_r" to="stg_7" fromId="15" toId="7">
</dataflow>
<dataflow id="43" from="p_str2" to="stg_7" fromId="42" toId="7">
</dataflow>
<dataflow id="44" from="stg_22" to="stg_7" fromId="22" toId="7">
</dataflow>
<dataflow id="45" from="stg_22" to="stg_7" fromId="22" toId="7">
</dataflow>
<dataflow id="46" from="stg_22" to="stg_7" fromId="22" toId="7">
</dataflow>
<dataflow id="47" from="stg_22" to="stg_7" fromId="22" toId="7">
</dataflow>
<dataflow id="48" from="p_str" to="stg_7" fromId="31" toId="7">
</dataflow>
<dataflow id="49" from="p_str" to="stg_7" fromId="31" toId="7">
</dataflow>
<dataflow id="50" from="p_str" to="stg_7" fromId="31" toId="7">
</dataflow>
<dataflow id="51" from="_ssdm_op_SpecWire" to="stg_8" fromId="39" toId="8">
</dataflow>
<dataflow id="52" from="input_r" to="stg_8" fromId="14" toId="8">
</dataflow>
<dataflow id="53" from="p_str2" to="stg_8" fromId="42" toId="8">
</dataflow>
<dataflow id="54" from="stg_22" to="stg_8" fromId="22" toId="8">
</dataflow>
<dataflow id="55" from="stg_22" to="stg_8" fromId="22" toId="8">
</dataflow>
<dataflow id="56" from="stg_22" to="stg_8" fromId="22" toId="8">
</dataflow>
<dataflow id="57" from="stg_22" to="stg_8" fromId="22" toId="8">
</dataflow>
<dataflow id="58" from="p_str" to="stg_8" fromId="31" toId="8">
</dataflow>
<dataflow id="59" from="p_str" to="stg_8" fromId="31" toId="8">
</dataflow>
<dataflow id="60" from="p_str" to="stg_8" fromId="31" toId="8">
</dataflow>
<dataflow id="62" from="_ssdm_op_Read.ap_none.i32P" to="input_read" fromId="61" toId="9">
</dataflow>
<dataflow id="63" from="input_r" to="input_read" fromId="14" toId="9">
</dataflow>
<dataflow id="64" from="input_read" to="output_assign" fromId="9" toId="10">
</dataflow>
<dataflow id="66" from="stg_65" to="output_assign" fromId="65" toId="10">
</dataflow>
<dataflow id="68" from="_ssdm_op_Write.ap_none.i32P" to="stg_11" fromId="67" toId="11">
</dataflow>
<dataflow id="69" from="output_r" to="stg_11" fromId="15" toId="11">
</dataflow>
<dataflow id="70" from="output_assign" to="stg_11" fromId="10" toId="11">
</dataflow>
<dataflow id="71" from="_ssdm_op_SpecIFCore" to="stg_12" fromId="28" toId="12">
</dataflow>
<dataflow id="72" from="output_r" to="stg_12" fromId="15" toId="12">
</dataflow>
<dataflow id="73" from="p_str" to="stg_12" fromId="31" toId="12">
</dataflow>
<dataflow id="74" from="p_str1" to="stg_12" fromId="33" toId="12">
</dataflow>
<dataflow id="75" from="p_str" to="stg_12" fromId="31" toId="12">
</dataflow>
<dataflow id="76" from="p_str" to="stg_12" fromId="31" toId="12">
</dataflow>
<dataflow id="77" from="p_str" to="stg_12" fromId="31" toId="12">
</dataflow>
<dataflow id="78" from="p_str" to="stg_12" fromId="31" toId="12">
</dataflow>
<dataflow id="79" from="stg_22" to="stg_13" fromId="22" toId="13">
</dataflow>
</dataflows>


</stg>
