// Seed: 4004803613
module module_0 (
    input supply0 id_0,
    input tri1 id_1
);
  assign id_3 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    output supply0 id_2,
    input supply0 id_3,
    input uwire id_4,
    input tri id_5,
    input tri0 id_6,
    output wand id_7,
    input wire id_8,
    input tri id_9,
    output logic id_10,
    output wire id_11,
    input logic id_12,
    output logic id_13,
    output wire id_14
);
  always_ff begin
    id_2 = id_5;
  end
  module_0(
      id_8, id_6
  );
  always @(posedge id_0) begin
    id_2 = id_6;
    $display(id_14++ - 1, id_6);
    id_11 = 1;
    disable id_16;
    id_10 <= id_12;
    assume (id_9);
    if (id_4) $display;
    else begin
      id_13 <= 1;
    end
  end
endmodule
