{
  "creator": "Next Generation Place and Route (Version nextpnr-0.6-25-gcbd6496d)",
  "modules": {
    "top": {
      "settings": {
        "route": "00000000000000000000000000000001",
        "router/tmg_ripup": "0 ",
        "router1/useEstimate": "1 ",
        "router1/fullCleanupReroute": "1 ",
        "router1/cleanupReroute": "1 ",
        "router1/maxIterCnt": "200",
        "place": "00000000000000000000000000000001",
        "placer1/startTemp": "1.000000",
        "placer1/budgetBased": "0 ",
        "placer1/minBelsForGridPick": "64",
        "placer1/netShareWeight": "0.000000",
        "placer1/constraintWeight": "10.000000",
        "placerHeap/cellPlacementTimeout": "8",
        "placerHeap/netShareWeight": "0.000000",
        "placerHeap/parallelRefine": "0 ",
        "pack": "00000000000000000000000000000001",
        "cst": "00000000000000000000000000000001",
        "synth": "00000000000000000000000000000001",
        "placerHeap/timingWeight": "10 ",
        "placerHeap/criticalityExponent": "2",
        "placerHeap/beta": "0.900000",
        "placerHeap/alpha": "0.100000",
        "seed": "01010011010110001001011110010011",
        "arch.type": "none",
        "arch.name": "ARCHNAME",
        "router": "router1",
        "placer": "heap",
        "auto_freq": "00000000000000000000000000000000",
        "slack_redist_iter": "00000000000000000000000000000000",
        "timing_driven": "00000000000000000000000000000001",
        "target_freq": "27000000.000000",
        "arch.enable-auto-longwires": "00000000000000000000000000000000",
        "arch.enable-globals": "00000000000000000000000000000001"
      },
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:6.1-71.10"
      },
      "ports": {
        "streamdata": {
          "direction": "input",
          "bits": [ 3877730 ]
        },
        "setseed": {
          "direction": "input",
          "bits": [ 3877729 ]
        },
        "seeddata": {
          "direction": "input",
          "bits": [ 3877728 ]
        },
        "dataout": {
          "direction": "output",
          "bits": [ 3877756, 3877753, 3877750, 3877747, 3877744, 3877741, 3877738, 3877734 ]
        },
        "datain": {
          "direction": "input",
          "bits": [ 3877797, 3877911, 3878024, 3878137, 3878250, 3878363, 1127297362, 1127428434 ]
        },
        "dataclk": {
          "direction": "input",
          "bits": [ 3877725 ]
        }
      },
      "cells": {
        "seeddatabuffer[7]_DFFE_Q_8_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C26_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878669 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878523 ]
          }
        },
        "seeddatabuffer[7]_DFFE_Q_14_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C28_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878614 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878546 ]
          }
        },
        "seeddatabuffer[7]_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C27_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878634 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878669 ]
          }
        },
        "seeddatabuffer[7]_DFFE_Q_10_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C26_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878680 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878521 ]
          }
        },
        "seeddatabuffer[7]_DFFE_Q_12_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C26_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878602 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878537 ]
          }
        },
        "seeddatabuffer[7]_DFFE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C28_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878632 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878680 ]
          }
        },
        "mylfsr_0.outputbit_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C21_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:26.35-26.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:97.5-121.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877767 ],
            "Q": [ 3877770 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877768 ]
          }
        },
        "seeddatabuffer[7]_DFFE_Q_6_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C28_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878657 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878614 ]
          }
        },
        "seeddatabuffer[7]_DFFE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C27_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878683 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878675 ]
          }
        },
        "seeddatabuffer[6]_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C24_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878523 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878558 ]
          }
        },
        "seeddatabuffer[6]_DFFE_Q_9_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C24_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878564 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878461 ]
          }
        },
        "seeddatabuffer[6]_DFFE_Q_8_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C24_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878558 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878412 ]
          }
        },
        "seeddatabuffer[6]_DFFE_Q_7_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C25_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878552 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878509 ]
          }
        },
        "seeddatabuffer[6]_DFFE_Q_6_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C26_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878546 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878503 ]
          }
        },
        "seeddatabuffer[6]_DFFE_Q_5_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C25_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878517 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878497 ]
          }
        },
        "seeddatabuffer[6]_DFFE_Q_4_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C26_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878537 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878491 ]
          }
        },
        "seeddatabuffer[6]_DFFE_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C24_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878519 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878485 ]
          }
        },
        "seeddatabuffer[6]_DFFE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C24_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878521 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878569 ]
          }
        },
        "seeddatabuffer[6]_DFFE_Q_15_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C25_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878509 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878441 ]
          }
        },
        "seeddatabuffer[6]_DFFE_Q_14_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C26_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878503 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878435 ]
          }
        },
        "seeddatabuffer[6]_DFFE_Q_13_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C26_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878497 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878406 ]
          }
        },
        "seeddatabuffer[6]_DFFE_Q_12_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C28_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878491 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878426 ]
          }
        },
        "seeddatabuffer[6]_DFFE_Q_11_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C24_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878485 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878408 ]
          }
        },
        "seeddatabuffer[6]_DFFE_Q_10_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C25_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878569 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878410 ]
          }
        },
        "seeddatabuffer[6]_DFFE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C25_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878572 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878564 ]
          }
        },
        "seeddatabuffer[5]_DFFE_Q_9_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C28_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878453 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878313 ]
          }
        },
        "mylfsr_1.outputbit_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C17_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:27.35-27.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:97.5-121.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877899 ],
            "Q": [ 3877902 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877900 ]
          }
        },
        "seeddatabuffer[5]_DFFE_Q_8_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C27_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878447 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878303 ]
          }
        },
        "seeddatabuffer[5]_DFFE_Q_6_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C28_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878435 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878392 ]
          }
        },
        "seeddatabuffer[5]_DFFE_Q_7_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C27_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878441 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878398 ]
          }
        },
        "seeddatabuffer[7]_DFFE_Q_4_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C26_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878648 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878602 ]
          }
        },
        "seeddatabuffer[3]_DFFE_Q_5_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C22_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878180 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878160 ]
          }
        },
        "seeddatabuffer[4]_DFFE_Q_7_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C24_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878340 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878348 ]
          }
        },
        "seeddatabuffer[5]_DFFE_Q_5_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C26_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878406 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878386 ]
          }
        },
        "seeddatabuffer[5]_DFFE_Q_4_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C28_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878426 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878380 ]
          }
        },
        "seeddatabuffer[5]_DFFE_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C27_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878408 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878374 ]
          }
        },
        "seeddatabuffer[5]_DFFE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C27_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878410 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878458 ]
          }
        },
        "seeddatabuffer[5]_DFFE_Q_15_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C26_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878398 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878340 ]
          }
        },
        "seeddatabuffer[5]_DFFE_Q_14_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C28_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878392 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878334 ]
          }
        },
        "seeddatabuffer[5]_DFFE_Q_13_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C27_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878386 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878297 ]
          }
        },
        "seeddatabuffer[5]_DFFE_Q_12_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C27_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878380 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878325 ]
          }
        },
        "seeddatabuffer[5]_DFFE_Q_11_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C27_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878374 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878299 ]
          }
        },
        "seeddatabuffer[5]_DFFE_Q_10_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C27_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878458 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878301 ]
          }
        },
        "seeddatabuffer[5]_DFFE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C27_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878461 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878453 ]
          }
        },
        "seeddatabuffer[5]_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C27_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878412 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878447 ]
          }
        },
        "seeddatabuffer[4]_DFFE_Q_9_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C25_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878262 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878235 ]
          }
        },
        "seeddatabuffer[4]_DFFE_Q_8_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C24_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878345 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878186 ]
          }
        },
        "seeddatabuffer[4]_DFFE_Q_6_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C25_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878334 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878291 ]
          }
        },
        "seeddatabuffer[4]_DFFE_Q_5_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C26_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878297 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878286 ]
          }
        },
        "seeddatabuffer[4]_DFFE_Q_4_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C26_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878325 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878280 ]
          }
        },
        "seeddatabuffer[4]_DFFE_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C25_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878299 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878274 ]
          }
        },
        "seeddatabuffer[4]_DFFE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C26_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878301 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878268 ]
          }
        },
        "seeddatabuffer[4]_DFFE_Q_15_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C23_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878348 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878215 ]
          }
        },
        "seeddatabuffer[4]_DFFE_Q_14_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C23_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878291 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878209 ]
          }
        },
        "seeddatabuffer[4]_DFFE_Q_13_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C24_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878286 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878180 ]
          }
        },
        "seeddatabuffer[4]_DFFE_Q_12_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C24_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878280 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878200 ]
          }
        },
        "seeddatabuffer[4]_DFFE_Q_11_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C24_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878274 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878182 ]
          }
        },
        "seeddatabuffer[4]_DFFE_Q_10_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C23_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878268 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878184 ]
          }
        },
        "seeddatabuffer[4]_DFFE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C25_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878313 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878262 ]
          }
        },
        "seeddatabuffer[4]_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C26_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878303 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878345 ]
          }
        },
        "seeddatabuffer[3]_DFFE_Q_9_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C21_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878227 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878122 ]
          }
        },
        "seeddatabuffer[3]_DFFE_Q_8_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C21_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878221 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878073 ]
          }
        },
        "seeddatabuffer[3]_DFFE_Q_7_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C23_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878215 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878172 ]
          }
        },
        "seeddatabuffer[3]_DFFE_Q_6_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C23_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878209 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878166 ]
          }
        },
        "seeddatabuffer[3]_DFFE_Q_4_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C23_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878200 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878154 ]
          }
        },
        "mylfsr_2.outputbit_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C20_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:28.35-28.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:97.5-121.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878012 ],
            "Q": [ 3878015 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878013 ]
          }
        },
        "seeddatabuffer[3]_DFFE_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C22_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878182 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878148 ]
          }
        },
        "seeddatabuffer[3]_DFFE_Q_15_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C22_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878172 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878102 ]
          }
        },
        "seeddatabuffer[3]_DFFE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C22_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878184 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878232 ]
          }
        },
        "seeddatabuffer[7]_DFFE_Q_9_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C26_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878675 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878572 ]
          }
        },
        "seeddatabuffer[1]_DFFE_Q_14_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C18_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3877940 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877870 ]
          }
        },
        "seeddatabuffer[2]_DFFE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C20_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878071 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878119 ]
          }
        },
        "seeddatabuffer[3]_DFFE_Q_14_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C21_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878166 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878096 ]
          }
        },
        "seeddatabuffer[3]_DFFE_Q_13_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C20_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878160 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878067 ]
          }
        },
        "seeddatabuffer[3]_DFFE_Q_12_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C21_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878154 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878087 ]
          }
        },
        "seeddatabuffer[3]_DFFE_Q_11_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C20_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878148 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878069 ]
          }
        },
        "seeddatabuffer[3]_DFFE_Q_10_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C20_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878232 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878071 ]
          }
        },
        "seeddatabuffer[3]_DFFE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C21_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878235 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878227 ]
          }
        },
        "seeddatabuffer[3]_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C22_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878186 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878221 ]
          }
        },
        "seeddatabuffer[2]_DFFE_Q_9_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C20_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878114 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878009 ]
          }
        },
        "seeddatabuffer[2]_DFFE_Q_8_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C20_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878108 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877960 ]
          }
        },
        "seeddatabuffer[2]_DFFE_Q_7_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C21_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878102 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878059 ]
          }
        },
        "seeddatabuffer[2]_DFFE_Q_6_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C18_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878096 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878053 ]
          }
        },
        "seeddatabuffer[2]_DFFE_Q_5_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C19_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878067 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878047 ]
          }
        },
        "seeddatabuffer[2]_DFFE_Q_4_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C17_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878087 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878041 ]
          }
        },
        "seeddatabuffer[2]_DFFE_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C19_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878069 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878035 ]
          }
        },
        "seeddatabuffer[2]_DFFE_Q_15_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C21_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878059 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877989 ]
          }
        },
        "seeddatabuffer[2]_DFFE_Q_14_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C17_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878053 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877983 ]
          }
        },
        "seeddatabuffer[2]_DFFE_Q_13_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C18_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878047 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877954 ]
          }
        },
        "seeddatabuffer[2]_DFFE_Q_12_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C18_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878041 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877974 ]
          }
        },
        "seeddatabuffer[2]_DFFE_Q_11_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C20_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878035 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877956 ]
          }
        },
        "seeddatabuffer[2]_DFFE_Q_10_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C20_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878119 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877958 ]
          }
        },
        "seeddatabuffer[2]_DFFE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C17_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878122 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878114 ]
          }
        },
        "seeddatabuffer[2]_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C19_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878073 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878108 ]
          }
        },
        "seeddatabuffer[1]_DFFE_Q_9_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C22_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878001 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877896 ]
          }
        },
        "seeddatabuffer[1]_DFFE_Q_8_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C21_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3877995 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877847 ]
          }
        },
        "seeddatabuffer[1]_DFFE_Q_7_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C21_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3877989 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877946 ]
          }
        },
        "seeddatabuffer[1]_DFFE_Q_6_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C17_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3877983 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877940 ]
          }
        },
        "seeddatabuffer[1]_DFFE_Q_5_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C19_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3877954 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877934 ]
          }
        },
        "seeddatabuffer[1]_DFFE_Q_4_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C18_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3877974 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877928 ]
          }
        },
        "seeddatabuffer[1]_DFFE_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C20_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3877956 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877922 ]
          }
        },
        "seeddatabuffer[1]_DFFE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C20_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3877958 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878006 ]
          }
        },
        "seeddatabuffer[1]_DFFE_Q_15_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C20_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3877946 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877876 ]
          }
        },
        "seeddatabuffer[1]_DFFE_Q_13_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C18_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3877934 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877841 ]
          }
        },
        "mylfsr_3.outputbit_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C23_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:29.35-29.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:97.5-121.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878125 ],
            "Q": [ 3878128 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878126 ]
          }
        },
        "seeddatabuffer[1]_DFFE_Q_12_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C18_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3877928 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877861 ]
          }
        },
        "seeddatabuffer[1]_DFFE_Q_10_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C20_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878006 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877845 ]
          }
        },
        "seeddatabuffer[1]_DFFE_Q_11_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C19_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3877922 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877843 ]
          }
        },
        "seeddatabuffer[7]_DFFE_Q_7_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C27_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878663 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878620 ]
          }
        },
        "seeddatabuffer[7]_DFFE_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C28_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878630 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878596 ]
          }
        },
        "seeddatabuffer[0]_DFFE_Q_13_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C18_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3877821 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878021 ]
          }
        },
        "seeddatabuffer[1]_DFFE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C22_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878009 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878001 ]
          }
        },
        "seeddatabuffer[1]_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C18_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3877960 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877995 ]
          }
        },
        "seeddatabuffer[7]_DFFE_Q_11_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C26_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878596 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878519 ]
          }
        },
        "seeddatabuffer[0]_DFFE_Q_9_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C21_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3877888 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878473 ]
          }
        },
        "seeddatabuffer[7]_DFFE_Q_13_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C28_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878608 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878517 ]
          }
        },
        "seeddatabuffer[0]_DFFE_Q_8_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C21_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3877882 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878584 ]
          }
        },
        "seeddatabuffer[0]_DFFE_Q_7_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C17_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3877876 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877833 ]
          }
        },
        "seeddatabuffer[0]_DFFE_Q_6_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C18_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3877870 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877827 ]
          }
        },
        "seeddatabuffer[0]_DFFE_Q_5_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C19_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3877841 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877821 ]
          }
        },
        "seeddatabuffer[0]_DFFE_Q_4_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C19_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3877861 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877815 ]
          }
        },
        "seeddatabuffer[0]_DFFE_Q_3_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C20_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3877843 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877809 ]
          }
        },
        "seeddatabuffer[0]_DFFE_Q_2_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C20_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3877845 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877893 ]
          }
        },
        "seeddatabuffer[0]_DFFE_Q_15_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C17_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3877833 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877793 ]
          }
        },
        "seeddatabuffer[0]_DFFE_Q_14_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C17_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3877827 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877908 ]
          }
        },
        "seeddatabuffer[0]_DFFE_Q_12_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C17_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3877815 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878134 ]
          }
        },
        "seeddatabuffer[0]_DFFE_Q_11_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C18_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3877809 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878247 ]
          }
        },
        "seeddatabuffer[0]_DFFE_Q_10_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C18_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3877893 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878360 ]
          }
        },
        "seeddatabuffer[0]_DFFE_Q_1_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C21_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3877896 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877888 ]
          }
        },
        "seeddatabuffer[0]_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C19_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3877847 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877882 ]
          }
        },
        "seeddatabuffer[7]_DFFE_Q_15_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C27_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878620 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878552 ]
          }
        },
        "mylfsr_4.outputbit_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C29_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:30.35-30.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:97.5-121.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878238 ],
            "Q": [ 3878241 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878239 ]
          }
        },
        "mylfsr_7.outputbit_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C29_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:33.35-33.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:97.5-121.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878575 ],
            "Q": [ 3878578 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878576 ]
          }
        },
        "mylfsr_6.outputbit_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C25_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:32.35-32.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:97.5-121.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878464 ],
            "Q": [ 3878467 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878465 ]
          }
        },
        "mylfsr_5.outputbit_DFFE_Q_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C24_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:31.35-31.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:97.5-121.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878351 ],
            "Q": [ 3878354 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878352 ]
          }
        },
        "seeddatabuffer[7]_DFFE_Q_5_DFFLC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "1010101010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C28_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:37.5-66.8|c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3878686 ],
            "Q": [ 3878628 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3878608 ]
          }
        },
        "mylfsr_6.theactualregister_DFF_Q_7_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C24_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878551 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878558 ],
            "A": [ 3878557 ]
          }
        },
        "mylfsr_6.theactualregister_DFF_Q_8_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C23_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878557 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878564 ],
            "A": [ 3878563 ]
          }
        },
        "mylfsr_6.theactualregister_DFF_Q_9_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C23_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878563 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878569 ],
            "A": [ 3878482 ]
          }
        },
        "mylfsr_6.theactualregister_DFF_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C25_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878465 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878572 ],
            "A": [ 3878479 ]
          }
        },
        "mylfsr_7.outputbit_DFFE_Q_CE_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C29_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878575 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877776 ]
          }
        },
        "mylfsr_7.outputbit_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C29_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877795 ],
            "Q": [ 3877733 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878584 ],
            "A": [ 3878578 ]
          }
        },
        "mylfsr_7.theactualregister_DFF_Q_10_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C27_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878593 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878596 ],
            "A": [ 3878595 ]
          }
        },
        "mylfsr_7.theactualregister_DFF_Q_11_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C27_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878595 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878602 ],
            "A": [ 3878601 ]
          }
        },
        "mylfsr_7.theactualregister_DFF_Q_12_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C27_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878601 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878608 ],
            "A": [ 3878607 ]
          }
        },
        "mylfsr_7.theactualregister_DFF_Q_13_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C28_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878607 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878614 ],
            "A": [ 3878613 ]
          }
        },
        "mylfsr_7.theactualregister_DFF_Q_14_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C28_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878613 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878620 ],
            "A": [ 3878619 ]
          }
        },
        "mylfsr_7.theactualregister_DFF_Q_15_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C28_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878619 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878626 ],
            "A": [ 3878625 ]
          }
        },
        "mylfsr_7.theactualregister_DFF_Q_15_D_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1001011001101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C28_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878625 ],
            "CLK": [  ],
            "D": [ 3878634 ],
            "C": [ 3878632 ],
            "B": [ 3878630 ],
            "A": [ 3878628 ]
          }
        },
        "mylfsr_7.theactualregister_DFF_Q_15_D_LUT3_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1001011001101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C29_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878626 ],
            "CLK": [  ],
            "D": [ 3878576 ],
            "C": [ 3878639 ],
            "B": [ 3878638 ],
            "A": [ 3878637 ]
          }
        },
        "mylfsr_7.theactualregister_DFF_Q_1_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C28_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878590 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878632 ],
            "A": [ 3878639 ]
          }
        },
        "mylfsr_7.theactualregister_DFF_Q_2_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C28_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878639 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878630 ],
            "A": [ 3878638 ]
          }
        },
        "mylfsr_7.theactualregister_DFF_Q_3_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C29_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878638 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878648 ],
            "A": [ 3878647 ]
          }
        },
        "mylfsr_7.theactualregister_DFF_Q_4_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C29_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878647 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878628 ],
            "A": [ 3878637 ]
          }
        },
        "mylfsr_7.theactualregister_DFF_Q_5_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C29_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878637 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878657 ],
            "A": [ 3878656 ]
          }
        },
        "mylfsr_7.theactualregister_DFF_Q_6_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C27_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878656 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878663 ],
            "A": [ 3878662 ]
          }
        },
        "mylfsr_7.theactualregister_DFF_Q_7_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C27_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878662 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878669 ],
            "A": [ 3878668 ]
          }
        },
        "mylfsr_7.theactualregister_DFF_Q_8_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C27_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878668 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878675 ],
            "A": [ 3878674 ]
          }
        },
        "mylfsr_7.theactualregister_DFF_Q_9_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C27_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878674 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878680 ],
            "A": [ 3878593 ]
          }
        },
        "mylfsr_7.theactualregister_DFF_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C29_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878576 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878683 ],
            "A": [ 3878590 ]
          }
        },
        "mylfsr_6.theactualregister_DFF_Q_6_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C24_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878545 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878552 ],
            "A": [ 3878551 ]
          }
        },
        "mylfsr_6.theactualregister_DFF_Q_5_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C24_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878526 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878546 ],
            "A": [ 3878545 ]
          }
        },
        "mylfsr_6.theactualregister_DFF_Q_4_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C24_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878536 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878517 ],
            "A": [ 3878526 ]
          }
        },
        "mylfsr_6.theactualregister_DFF_Q_3_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C24_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878527 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878537 ],
            "A": [ 3878536 ]
          }
        },
        "mylfsr_6.theactualregister_DFF_Q_2_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C23_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878528 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878519 ],
            "A": [ 3878527 ]
          }
        },
        "mylfsr_6.theactualregister_DFF_Q_1_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C25_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878479 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878521 ],
            "A": [ 3878528 ]
          }
        },
        "mylfsr_6.theactualregister_DFF_Q_15_D_LUT3_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1001011001101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C24_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878515 ],
            "CLK": [  ],
            "D": [ 3878465 ],
            "C": [ 3878528 ],
            "B": [ 3878527 ],
            "A": [ 3878526 ]
          }
        },
        "mylfsr_6.theactualregister_DFF_Q_15_D_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1001011001101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C24_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878514 ],
            "CLK": [  ],
            "D": [ 3878523 ],
            "C": [ 3878521 ],
            "B": [ 3878519 ],
            "A": [ 3878517 ]
          }
        },
        "mylfsr_6.theactualregister_DFF_Q_15_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C24_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878508 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878515 ],
            "A": [ 3878514 ]
          }
        },
        "mylfsr_6.theactualregister_DFF_Q_14_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C25_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878502 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878509 ],
            "A": [ 3878508 ]
          }
        },
        "mylfsr_6.theactualregister_DFF_Q_13_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C26_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878496 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878503 ],
            "A": [ 3878502 ]
          }
        },
        "mylfsr_6.theactualregister_DFF_Q_12_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C25_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878490 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878497 ],
            "A": [ 3878496 ]
          }
        },
        "mylfsr_6.theactualregister_DFF_Q_11_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C25_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878484 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878491 ],
            "A": [ 3878490 ]
          }
        },
        "mylfsr_6.theactualregister_DFF_Q_10_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C24_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878482 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878485 ],
            "A": [ 3878484 ]
          }
        },
        "mylfsr_6.outputbit_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C26_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877795 ],
            "Q": [ 3877737 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878473 ],
            "A": [ 3878467 ]
          }
        },
        "mylfsr_6.outputbit_DFFE_Q_CE_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C25_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878464 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877776 ]
          }
        },
        "mylfsr_5.theactualregister_DFF_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C26_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878352 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878461 ],
            "A": [ 3878368 ]
          }
        },
        "mylfsr_5.theactualregister_DFF_Q_9_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C29_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878452 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878458 ],
            "A": [ 3878371 ]
          }
        },
        "mylfsr_5.theactualregister_DFF_Q_8_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C29_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878446 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878453 ],
            "A": [ 3878452 ]
          }
        },
        "mylfsr_5.theactualregister_DFF_Q_7_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C27_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878440 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878447 ],
            "A": [ 3878446 ]
          }
        },
        "mylfsr_5.theactualregister_DFF_Q_6_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C28_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878434 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878441 ],
            "A": [ 3878440 ]
          }
        },
        "mylfsr_5.theactualregister_DFF_Q_5_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C28_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878415 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878435 ],
            "A": [ 3878434 ]
          }
        },
        "mylfsr_5.theactualregister_DFF_Q_4_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C29_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878425 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878406 ],
            "A": [ 3878415 ]
          }
        },
        "mylfsr_5.theactualregister_DFF_Q_3_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C28_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878416 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878426 ],
            "A": [ 3878425 ]
          }
        },
        "mylfsr_5.theactualregister_DFF_Q_2_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C28_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878417 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878408 ],
            "A": [ 3878416 ]
          }
        },
        "mylfsr_5.theactualregister_DFF_Q_1_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C28_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878368 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878410 ],
            "A": [ 3878417 ]
          }
        },
        "mylfsr_5.theactualregister_DFF_Q_15_D_LUT3_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1001011001101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C28_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878404 ],
            "CLK": [  ],
            "D": [ 3878352 ],
            "C": [ 3878417 ],
            "B": [ 3878416 ],
            "A": [ 3878415 ]
          }
        },
        "mylfsr_5.theactualregister_DFF_Q_15_D_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1001011001101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C27_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878403 ],
            "CLK": [  ],
            "D": [ 3878412 ],
            "C": [ 3878410 ],
            "B": [ 3878408 ],
            "A": [ 3878406 ]
          }
        },
        "mylfsr_5.theactualregister_DFF_Q_15_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C27_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878397 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878404 ],
            "A": [ 3878403 ]
          }
        },
        "mylfsr_5.theactualregister_DFF_Q_14_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C28_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878391 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878398 ],
            "A": [ 3878397 ]
          }
        },
        "mylfsr_5.theactualregister_DFF_Q_13_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C28_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878385 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878392 ],
            "A": [ 3878391 ]
          }
        },
        "mylfsr_5.theactualregister_DFF_Q_12_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C28_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878379 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878386 ],
            "A": [ 3878385 ]
          }
        },
        "mylfsr_5.theactualregister_DFF_Q_11_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C28_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878373 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878380 ],
            "A": [ 3878379 ]
          }
        },
        "mylfsr_5.theactualregister_DFF_Q_10_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C28_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878371 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878374 ],
            "A": [ 3878373 ]
          }
        },
        "mylfsr_5.outputbit_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C23_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877795 ],
            "Q": [ 3877740 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878360 ],
            "A": [ 3878354 ]
          }
        },
        "mylfsr_5.outputbit_DFFE_Q_CE_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C23_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878351 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877776 ]
          }
        },
        "mylfsr_4.theactualregister_DFF_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C25_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878253 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878348 ],
            "A": [ 3878256 ]
          }
        },
        "mylfsr_4.theactualregister_DFF_Q_9_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C25_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878339 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878345 ],
            "A": [ 3878259 ]
          }
        },
        "mylfsr_4.theactualregister_DFF_Q_8_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C25_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878333 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878340 ],
            "A": [ 3878339 ]
          }
        },
        "mylfsr_4.theactualregister_DFF_Q_7_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C26_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878306 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878334 ],
            "A": [ 3878333 ]
          }
        },
        "mylfsr_4.theactualregister_DFF_Q_6_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C26_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878324 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878297 ],
            "A": [ 3878306 ]
          }
        },
        "mylfsr_4.theactualregister_DFF_Q_5_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C26_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878307 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878325 ],
            "A": [ 3878324 ]
          }
        },
        "mylfsr_4.theactualregister_DFF_Q_4_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C28_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878308 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878299 ],
            "A": [ 3878307 ]
          }
        },
        "mylfsr_4.theactualregister_DFF_Q_3_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C27_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878312 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878301 ],
            "A": [ 3878308 ]
          }
        },
        "mylfsr_4.theactualregister_DFF_Q_2_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C27_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878239 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878313 ],
            "A": [ 3878312 ]
          }
        },
        "mylfsr_4.theactualregister_DFF_Q_1_D_LUT3_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1001011001101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C26_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878295 ],
            "CLK": [  ],
            "D": [ 3878239 ],
            "C": [ 3878308 ],
            "B": [ 3878307 ],
            "A": [ 3878306 ]
          }
        },
        "mylfsr_4.theactualregister_DFF_Q_1_D_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1001011001101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C26_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878294 ],
            "CLK": [  ],
            "D": [ 3878303 ],
            "C": [ 3878301 ],
            "B": [ 3878299 ],
            "A": [ 3878297 ]
          }
        },
        "mylfsr_4.theactualregister_DFF_Q_1_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C26_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878256 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878295 ],
            "A": [ 3878294 ]
          }
        },
        "mylfsr_4.theactualregister_DFF_Q_15_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C25_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878285 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878291 ],
            "A": [ 3878253 ]
          }
        },
        "mylfsr_4.theactualregister_DFF_Q_14_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C25_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878279 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878286 ],
            "A": [ 3878285 ]
          }
        },
        "mylfsr_4.theactualregister_DFF_Q_13_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C25_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878273 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878280 ],
            "A": [ 3878279 ]
          }
        },
        "mylfsr_4.theactualregister_DFF_Q_12_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C25_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878267 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878274 ],
            "A": [ 3878273 ]
          }
        },
        "mylfsr_4.theactualregister_DFF_Q_11_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C25_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878261 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878268 ],
            "A": [ 3878267 ]
          }
        },
        "mylfsr_4.theactualregister_DFF_Q_10_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C25_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878259 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878262 ],
            "A": [ 3878261 ]
          }
        },
        "mylfsr_4.outputbit_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C29_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877795 ],
            "Q": [ 3877743 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878247 ],
            "A": [ 3878241 ]
          }
        },
        "mylfsr_4.outputbit_DFFE_Q_CE_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C29_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878238 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877776 ]
          }
        },
        "mylfsr_3.theactualregister_DFF_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C23_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878126 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878235 ],
            "A": [ 3878142 ]
          }
        },
        "mylfsr_3.theactualregister_DFF_Q_9_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C21_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878226 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878232 ],
            "A": [ 3878145 ]
          }
        },
        "mylfsr_3.theactualregister_DFF_Q_8_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C21_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878220 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878227 ],
            "A": [ 3878226 ]
          }
        },
        "mylfsr_3.theactualregister_DFF_Q_7_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C21_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878214 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878221 ],
            "A": [ 3878220 ]
          }
        },
        "mylfsr_3.theactualregister_DFF_Q_6_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C23_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878208 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878215 ],
            "A": [ 3878214 ]
          }
        },
        "mylfsr_3.theactualregister_DFF_Q_5_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C23_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878189 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878209 ],
            "A": [ 3878208 ]
          }
        },
        "mylfsr_3.theactualregister_DFF_Q_4_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C23_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878199 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878180 ],
            "A": [ 3878189 ]
          }
        },
        "mylfsr_3.theactualregister_DFF_Q_3_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C23_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878190 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878200 ],
            "A": [ 3878199 ]
          }
        },
        "mylfsr_3.theactualregister_DFF_Q_2_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C23_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878191 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878182 ],
            "A": [ 3878190 ]
          }
        },
        "mylfsr_3.theactualregister_DFF_Q_1_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C23_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878142 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878184 ],
            "A": [ 3878191 ]
          }
        },
        "mylfsr_3.theactualregister_DFF_Q_15_D_LUT3_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1001011001101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C23_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878178 ],
            "CLK": [  ],
            "D": [ 3878126 ],
            "C": [ 3878191 ],
            "B": [ 3878190 ],
            "A": [ 3878189 ]
          }
        },
        "mylfsr_3.theactualregister_DFF_Q_15_D_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1001011001101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C22_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878177 ],
            "CLK": [  ],
            "D": [ 3878186 ],
            "C": [ 3878184 ],
            "B": [ 3878182 ],
            "A": [ 3878180 ]
          }
        },
        "mylfsr_3.theactualregister_DFF_Q_15_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C23_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878171 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878178 ],
            "A": [ 3878177 ]
          }
        },
        "mylfsr_3.theactualregister_DFF_Q_14_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C22_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878165 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878172 ],
            "A": [ 3878171 ]
          }
        },
        "mylfsr_3.theactualregister_DFF_Q_13_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C22_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878159 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878166 ],
            "A": [ 3878165 ]
          }
        },
        "mylfsr_3.theactualregister_DFF_Q_12_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C22_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878153 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878160 ],
            "A": [ 3878159 ]
          }
        },
        "mylfsr_3.theactualregister_DFF_Q_11_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C22_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878147 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878154 ],
            "A": [ 3878153 ]
          }
        },
        "mylfsr_3.theactualregister_DFF_Q_10_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C21_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878145 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878148 ],
            "A": [ 3878147 ]
          }
        },
        "mylfsr_3.outputbit_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C23_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877795 ],
            "Q": [ 3877746 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878134 ],
            "A": [ 3878128 ]
          }
        },
        "mylfsr_3.outputbit_DFFE_Q_CE_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C23_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878125 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877776 ]
          }
        },
        "mylfsr_2.theactualregister_DFF_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C19_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878013 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878122 ],
            "A": [ 3878029 ]
          }
        },
        "mylfsr_2.theactualregister_DFF_Q_9_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C18_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878113 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878119 ],
            "A": [ 3878032 ]
          }
        },
        "mylfsr_2.theactualregister_DFF_Q_8_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C18_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878107 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878114 ],
            "A": [ 3878113 ]
          }
        },
        "mylfsr_2.theactualregister_DFF_Q_7_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C19_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878101 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878108 ],
            "A": [ 3878107 ]
          }
        },
        "mylfsr_2.theactualregister_DFF_Q_6_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C19_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878095 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878102 ],
            "A": [ 3878101 ]
          }
        },
        "mylfsr_2.theactualregister_DFF_Q_5_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C19_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878076 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878096 ],
            "A": [ 3878095 ]
          }
        },
        "mylfsr_2.theactualregister_DFF_Q_4_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C19_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878086 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878067 ],
            "A": [ 3878076 ]
          }
        },
        "mylfsr_2.theactualregister_DFF_Q_3_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C19_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878077 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878087 ],
            "A": [ 3878086 ]
          }
        },
        "mylfsr_2.theactualregister_DFF_Q_2_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C19_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878078 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878069 ],
            "A": [ 3878077 ]
          }
        },
        "mylfsr_2.theactualregister_DFF_Q_1_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C19_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878029 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878071 ],
            "A": [ 3878078 ]
          }
        },
        "mylfsr_2.theactualregister_DFF_Q_15_D_LUT3_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1001011001101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C19_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878065 ],
            "CLK": [  ],
            "D": [ 3878013 ],
            "C": [ 3878078 ],
            "B": [ 3878077 ],
            "A": [ 3878076 ]
          }
        },
        "mylfsr_2.theactualregister_DFF_Q_15_D_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1001011001101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C19_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878064 ],
            "CLK": [  ],
            "D": [ 3878073 ],
            "C": [ 3878071 ],
            "B": [ 3878069 ],
            "A": [ 3878067 ]
          }
        },
        "mylfsr_2.theactualregister_DFF_Q_15_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C19_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878058 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878065 ],
            "A": [ 3878064 ]
          }
        },
        "mylfsr_2.theactualregister_DFF_Q_14_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C19_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878052 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878059 ],
            "A": [ 3878058 ]
          }
        },
        "mylfsr_2.theactualregister_DFF_Q_13_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C18_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878046 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878053 ],
            "A": [ 3878052 ]
          }
        },
        "mylfsr_2.theactualregister_DFF_Q_12_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C18_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878040 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878047 ],
            "A": [ 3878046 ]
          }
        },
        "mylfsr_2.theactualregister_DFF_Q_11_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C18_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878034 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878041 ],
            "A": [ 3878040 ]
          }
        },
        "mylfsr_2.theactualregister_DFF_Q_10_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R15C18_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878032 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878035 ],
            "A": [ 3878034 ]
          }
        },
        "mylfsr_2.outputbit_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R17C20_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877795 ],
            "Q": [ 3877749 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3878021 ],
            "A": [ 3878015 ]
          }
        },
        "mylfsr_2.outputbit_DFFE_Q_CE_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R16C20_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3878012 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877776 ]
          }
        },
        "mylfsr_1.theactualregister_DFF_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C20_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877900 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878009 ],
            "A": [ 3877916 ]
          }
        },
        "mylfsr_1.theactualregister_DFF_Q_9_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C21_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3878000 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878006 ],
            "A": [ 3877919 ]
          }
        },
        "mylfsr_1.theactualregister_DFF_Q_8_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C22_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877994 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3878001 ],
            "A": [ 3878000 ]
          }
        },
        "mylfsr_1.theactualregister_DFF_Q_7_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C21_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877988 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3877995 ],
            "A": [ 3877994 ]
          }
        },
        "mylfsr_1.theactualregister_DFF_Q_6_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C21_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877982 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3877989 ],
            "A": [ 3877988 ]
          }
        },
        "mylfsr_1.theactualregister_DFF_Q_5_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C20_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877963 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3877983 ],
            "A": [ 3877982 ]
          }
        },
        "mylfsr_1.theactualregister_DFF_Q_4_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C18_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877973 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3877954 ],
            "A": [ 3877963 ]
          }
        },
        "mylfsr_1.theactualregister_DFF_Q_3_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C19_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877964 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3877974 ],
            "A": [ 3877973 ]
          }
        },
        "mylfsr_1.theactualregister_DFF_Q_2_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C19_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877965 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3877956 ],
            "A": [ 3877964 ]
          }
        },
        "mylfsr_1.theactualregister_DFF_Q_1_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R14C20_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877916 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3877958 ],
            "A": [ 3877965 ]
          }
        },
        "mylfsr_1.theactualregister_DFF_Q_15_D_LUT3_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1001011001101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C20_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877952 ],
            "CLK": [  ],
            "D": [ 3877900 ],
            "C": [ 3877965 ],
            "B": [ 3877964 ],
            "A": [ 3877963 ]
          }
        },
        "mylfsr_1.theactualregister_DFF_Q_15_D_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1001011001101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C20_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877951 ],
            "CLK": [  ],
            "D": [ 3877960 ],
            "C": [ 3877958 ],
            "B": [ 3877956 ],
            "A": [ 3877954 ]
          }
        },
        "mylfsr_1.theactualregister_DFF_Q_15_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C20_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877945 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3877952 ],
            "A": [ 3877951 ]
          }
        },
        "mylfsr_1.theactualregister_DFF_Q_14_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C20_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877939 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3877946 ],
            "A": [ 3877945 ]
          }
        },
        "mylfsr_1.theactualregister_DFF_Q_13_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C20_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877933 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3877940 ],
            "A": [ 3877939 ]
          }
        },
        "mylfsr_1.theactualregister_DFF_Q_12_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C19_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877927 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3877934 ],
            "A": [ 3877933 ]
          }
        },
        "mylfsr_1.theactualregister_DFF_Q_11_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C21_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877921 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3877928 ],
            "A": [ 3877927 ]
          }
        },
        "mylfsr_1.theactualregister_DFF_Q_10_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C21_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877919 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3877922 ],
            "A": [ 3877921 ]
          }
        },
        "mylfsr_1.outputbit_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C17_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877795 ],
            "Q": [ 3877752 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877908 ],
            "A": [ 3877902 ]
          }
        },
        "mylfsr_1.outputbit_DFFE_Q_CE_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C17_SLICE7",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877899 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877776 ]
          }
        },
        "mylfsr_0.theactualregister_DFF_Q_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C20_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877768 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3877896 ],
            "A": [ 3877803 ]
          }
        },
        "mylfsr_0.theactualregister_DFF_Q_9_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C18_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877887 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3877893 ],
            "A": [ 3877806 ]
          }
        },
        "mylfsr_0.theactualregister_DFF_Q_8_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C20_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877881 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3877888 ],
            "A": [ 3877887 ]
          }
        },
        "mylfsr_0.theactualregister_DFF_Q_7_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C19_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877875 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3877882 ],
            "A": [ 3877881 ]
          }
        },
        "mylfsr_0.theactualregister_DFF_Q_6_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C19_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877869 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3877876 ],
            "A": [ 3877875 ]
          }
        },
        "mylfsr_0.theactualregister_DFF_Q_5_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C19_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877850 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3877870 ],
            "A": [ 3877869 ]
          }
        },
        "mylfsr_0.theactualregister_DFF_Q_4_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C18_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877860 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3877841 ],
            "A": [ 3877850 ]
          }
        },
        "mylfsr_0.theactualregister_DFF_Q_3_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C19_SLICE4",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877851 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3877861 ],
            "A": [ 3877860 ]
          }
        },
        "mylfsr_0.theactualregister_DFF_Q_2_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C19_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877852 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3877843 ],
            "A": [ 3877851 ]
          }
        },
        "mylfsr_0.theactualregister_DFF_Q_1_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C19_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877803 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3877845 ],
            "A": [ 3877852 ]
          }
        },
        "streamdata_IBUF_I$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "NET_O": "NET",
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C11_IOBA",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:12.16-12.26"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3877795 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "seeddatabuffer[0]_DFFE_Q_9_D_IBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "NET_O": "NET",
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R1C8_IOBB",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:7.22-7.28"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3878473 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "seeddata_IBUF_I$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "NET_O": "NET",
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R1C8_IOBA",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:10.16-10.24"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3878686 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "mylfsr_5.outputbit_LUT2_I0_I1_IBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "NET_O": "NET",
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C11_IOBB",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:7.22-7.28"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3878360 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "mylfsr_4.outputbit_LUT2_I0_I1_IBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "NET_O": "NET",
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C8_IOBA",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:7.22-7.28"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3878247 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "mylfsr_3.outputbit_LUT2_I0_I1_IBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "NET_O": "NET",
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C8_IOBB",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:7.22-7.28"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3878134 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "mylfsr_2.outputbit_LUT2_I0_I1_IBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "NET_O": "NET",
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C13_IOBA",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:7.22-7.28"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3878021 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "mylfsr_1.outputbit_LUT2_I0_I1_IBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "NET_O": "NET",
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C13_IOBB",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:7.22-7.28"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3877908 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "mylfsr_0.setseed_IBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "NET_O": "NET",
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R1C12_IOBB",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:11.16-11.23"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3877776 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "mylfsr_0.outputbit_LUT2_I0_I1_IBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "NET_O": "NET",
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C15_IOBA",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:7.22-7.28"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3877793 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "mylfsr_0.clk_IBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "NET_O": "NET",
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R24C47_IOBA",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:9.16-9.23"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3877759 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "dataout_OBUF_O_7$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "NET_I": "NET",
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R1C37_IOBB",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:8.22-8.29"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877755 ],
            "PAD": [  ]
          }
        },
        "dataout_OBUF_O_6$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "NET_I": "NET",
            "NET_GW9C_ALWAYS_LOW0": "GND",
            "NET_GW9C_ALWAYS_LOW1": "GND",
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R1C12_IOBA",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:8.22-8.29"
          },
          "port_directions": {
            "GW9C_ALWAYS_LOW1": "input",
            "GW9C_ALWAYS_LOW0": "input",
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "GW9C_ALWAYS_LOW1": [ 3878829 ],
            "GW9C_ALWAYS_LOW0": [ 3878829 ],
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877752 ],
            "PAD": [  ]
          }
        },
        "dataout_OBUF_O_5$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "NET_I": "NET",
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C41_IOBB",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:8.22-8.29"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877749 ],
            "PAD": [  ]
          }
        },
        "dataout_OBUF_O_4$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "NET_I": "NET",
            "NET_GW9C_ALWAYS_LOW0": "GND",
            "NET_GW9C_ALWAYS_LOW1": "GND",
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R29C41_IOBA",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:8.22-8.29"
          },
          "port_directions": {
            "GW9C_ALWAYS_LOW1": "input",
            "GW9C_ALWAYS_LOW0": "input",
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "GW9C_ALWAYS_LOW1": [ 3878829 ],
            "GW9C_ALWAYS_LOW0": [ 3878829 ],
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877746 ],
            "PAD": [  ]
          }
        },
        "dataout_OBUF_O_3$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "NET_I": "NET",
            "NET_GW9C_ALWAYS_LOW0": "GND",
            "NET_GW9C_ALWAYS_LOW1": "GND",
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R1C39_IOBA",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:8.22-8.29"
          },
          "port_directions": {
            "GW9C_ALWAYS_LOW1": "input",
            "GW9C_ALWAYS_LOW0": "input",
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "GW9C_ALWAYS_LOW1": [ 3878829 ],
            "GW9C_ALWAYS_LOW0": [ 3878829 ],
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877743 ],
            "PAD": [  ]
          }
        },
        "seeddatabuffer[0]_DFFE_Q_8_D_IBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "NET_O": "NET",
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000000",
            "INPUT_USED": "00000000000000000000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R1C38_IOBA",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:7.22-7.28"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [ 3878584 ],
            "OEN": [  ],
            "I": [  ],
            "PAD": [  ]
          }
        },
        "mylfsr_0.theactualregister_DFF_Q_15_D_LUT3_F_I0_LUT4_F_1_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1001011001101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C19_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877839 ],
            "CLK": [  ],
            "D": [ 3877768 ],
            "C": [ 3877852 ],
            "B": [ 3877851 ],
            "A": [ 3877850 ]
          }
        },
        "mylfsr_0.theactualregister_DFF_Q_15_D_LUT3_F_I0_LUT4_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "1001011001101001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C19_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877838 ],
            "CLK": [  ],
            "D": [ 3877847 ],
            "C": [ 3877845 ],
            "B": [ 3877843 ],
            "A": [ 3877841 ]
          }
        },
        "mylfsr_0.theactualregister_DFF_Q_15_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "01010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C19_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877832 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3877839 ],
            "A": [ 3877838 ]
          }
        },
        "dataout_OBUF_O_1$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "NET_I": "NET",
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R17C47_IOBB",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:8.22-8.29"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877737 ],
            "PAD": [  ]
          }
        },
        "dataout_OBUF_O_2$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "NET_I": "NET",
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R1C38_IOBB",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:8.22-8.29"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877740 ],
            "PAD": [  ]
          }
        },
        "dataout_OBUF_O$iob": {
          "hide_name": 0,
          "type": "IOB",
          "parameters": {
            "NET_I": "NET",
            "ENABLE_USED": "00000000000000000000000000000000",
            "OUTPUT_USED": "00000000000000000000000000000001",
            "INPUT_USED": "00000000000000000000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000110",
            "NEXTPNR_BEL": "R24C47_IOBB",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:8.22-8.29"
          },
          "port_directions": {
            "O": "output",
            "OEN": "input",
            "I": "input",
            "PAD": "inout"
          },
          "connections": {
            "O": [  ],
            "OEN": [  ],
            "I": [ 3877733 ],
            "PAD": [  ]
          }
        },
        "mylfsr_0.theactualregister_DFF_Q_14_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C17_SLICE0",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877826 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3877833 ],
            "A": [ 3877832 ]
          }
        },
        "mylfsr_0.theactualregister_DFF_Q_13_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C17_SLICE1",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877820 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3877827 ],
            "A": [ 3877826 ]
          }
        },
        "mylfsr_0.theactualregister_DFF_Q_12_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C17_SLICE2",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877814 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3877821 ],
            "A": [ 3877820 ]
          }
        },
        "mylfsr_0.theactualregister_DFF_Q_11_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R13C18_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877808 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3877815 ],
            "A": [ 3877814 ]
          }
        },
        "mylfsr_0.theactualregister_DFF_Q_10_D_LUT3_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R12C18_SLICE5",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [ 3877806 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [ 3877776 ],
            "B": [ 3877809 ],
            "A": [ 3877808 ]
          }
        },
        "mylfsr_0.outputbit_LUT2_I0_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFFE",
            "FF_USED": "00000000000000000000000000000001",
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C21_SLICE3",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [ 3877795 ],
            "Q": [ 3877755 ],
            "F": [  ],
            "CLK": [ 3877759 ],
            "D": [  ],
            "C": [  ],
            "B": [ 3877793 ],
            "A": [ 3877770 ]
          }
        },
        "$PACKER_VCC": {
          "hide_name": 1,
          "type": "VCC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "VCC"
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 3878831 ]
          }
        },
        "mylfsr_0.outputbit_DFFE_Q_CE_LUT1_F_LC": {
          "hide_name": 0,
          "type": "SLICE",
          "parameters": {
            "FF_TYPE": "DFF",
            "FF_USED": "00000000000000000000000000000000",
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R11C20_SLICE6",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "LSR": "input",
            "CE": "input",
            "Q": "output",
            "F": "output",
            "CLK": "input",
            "D": "input",
            "C": "input",
            "B": "input",
            "A": "input"
          },
          "connections": {
            "LSR": [  ],
            "CE": [  ],
            "Q": [  ],
            "F": [ 3877767 ],
            "CLK": [  ],
            "D": [  ],
            "C": [  ],
            "B": [  ],
            "A": [ 3877776 ]
          }
        },
        "$PACKER_GND": {
          "hide_name": 1,
          "type": "GND",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "GND"
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 3878829 ]
          }
        },
        "GSR": {
          "hide_name": 0,
          "type": "GSR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "R1C1_GSR0"
          },
          "port_directions": {
            "GSRI": "input"
          },
          "connections": {
            "GSRI": [ 3878831 ]
          }
        }
      },
      "netnames": {
        "mylfsr_6.theactualregister[7]": {
          "hide_name": 0,
          "bits": [ 3878557 ] ,
          "attributes": {
            "ROUTING": "R12C23_Q3;;1;R12C23_EW10;R12C23_Q3_EW10;1;R12C24_A4;R12C24_E111_A4;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:32.35-32.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_6 theactualregister"
          }
        },
        "seeddatabuffer[5][4]": {
          "hide_name": 0,
          "bits": [ 3878374 ] ,
          "attributes": {
            "ROUTING": "R15C27_E10;R15C27_Q2_E100;1;R15C28_S20;R15C28_E101_S200;1;R16C28_X07;R16C28_S201_X07;1;R16C28_B0;R16C28_X07_B0;1;R15C27_Q2;;1;R15C27_N22;R15C27_Q2_N220;1;R13C27_X03;R13C27_N222_X03;1;R13C27_A0;R13C27_X03_A0;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_5 seed"
          }
        },
        "mylfsr_5.theactualregister[4]": {
          "hide_name": 0,
          "bits": [ 3878373 ] ,
          "attributes": {
            "ROUTING": "R16C28_Q2;;1;R16C28_X01;R16C28_Q2_X01;1;R16C28_A0;R16C28_X01_A0;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:31.35-31.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_5 theactualregister"
          }
        },
        "mylfsr_5.theactualregister[5]": {
          "hide_name": 0,
          "bits": [ 3878371 ] ,
          "attributes": {
            "ROUTING": "R16C28_Q0;;1;R16C28_SN10;R16C28_Q0_SN10;1;R15C28_E25;R15C28_N111_E250;1;R15C29_A1;R15C29_E251_A1;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:31.35-31.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_5 theactualregister"
          }
        },
        "seeddatabuffer[7][1]": {
          "hide_name": 0,
          "bits": [ 3878614 ] ,
          "attributes": {
            "ROUTING": "R11C28_B0;R11C28_N211_B0;1;R12C28_Q1;;1;R12C28_N21;R12C28_Q1_N210;1;R11C28_A4;R11C28_N211_A4;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_7 seed"
          }
        },
        "mylfsr_5.theactualregister[14]": {
          "hide_name": 0,
          "bits": [ 3878368 ] ,
          "attributes": {
            "ROUTING": "R14C28_Q3;;1;R14C28_W23;R14C28_Q3_W230;1;R14C26_X06;R14C26_W232_X06;1;R14C26_A4;R14C26_X06_A4;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:31.35-31.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_5 theactualregister"
          }
        },
        "mylfsr_7.theactualregister[0]": {
          "hide_name": 0,
          "bits": [ 3878619 ] ,
          "attributes": {
            "ROUTING": "R11C28_Q1;;1;R11C28_N13;R11C28_Q1_N130;1;R11C28_A3;R11C28_N130_A3;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:33.35-33.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_7 theactualregister"
          }
        },
        "mylfsr_7.theactualregister[10]": {
          "hide_name": 0,
          "bits": [ 3878637 ] ,
          "attributes": {
            "ROUTING": "R12C29_X07;R12C29_Q4_X07;1;R12C29_A3;R12C29_X07_A3;1;R12C29_Q4;;1;R12C29_X03;R12C29_Q4_X03;1;R12C29_A7;R12C29_X03_A7;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:33.35-33.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_7 theactualregister"
          }
        },
        "seeddatabuffer[7][11]": {
          "hide_name": 0,
          "bits": [ 3878648 ] ,
          "attributes": {
            "ROUTING": "R12C26_Q0;;1;R12C26_E20;R12C26_Q0_E200;1;R12C28_E20;R12C28_E202_E200;1;R12C29_X01;R12C29_E201_X01;1;R12C29_B5;R12C29_X01_B5;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_7 seed"
          }
        },
        "mylfsr_5.outputbit_LUT2_I0_I1[1]": {
          "hide_name": 0,
          "bits": [ 3878360 ] ,
          "attributes": {
            "ROUTING": "R11C17_E27;R11C17_N272_E270;1;R11C19_E22;R11C19_E272_E220;1;R11C21_E22;R11C21_E222_E220;1;R11C23_X05;R11C23_E222_X05;1;R11C23_B0;R11C23_X05_B0;1;R29C11_Q6;;1;R29C11_E26;R29C11_Q6_E260;1;R29C13_E26;R29C13_E262_E260;1;R29C15_E26;R29C15_E262_E260;1;R29C17_N26;R29C17_E262_N260;1;R27C17_N26;R27C17_N262_N260;1;R25C17_N26;R25C17_N262_N260;1;R23C17_N27;R23C17_N262_N270;1;R21C17_N22;R21C17_N272_N220;1;R19C17_N22;R19C17_N222_N220;1;R17C17_N23;R17C17_N222_N230;1;R15C17_N26;R15C17_N232_N260;1;R13C17_N27;R13C17_N262_N270;1;R12C17_E27;R12C17_N271_E270;1;R12C18_A1;R12C18_E271_A1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "seeddatabuffer[6][8]": {
          "hide_name": 0,
          "bits": [ 3878552 ] ,
          "attributes": {
            "ROUTING": "R12C25_W21;R12C25_Q1_W210;1;R12C24_B1;R12C24_W211_B1;1;R12C25_Q1;;1;R12C25_E21;R12C25_Q1_E210;1;R12C27_S21;R12C27_E212_S210;1;R13C27_A5;R13C27_S211_A5;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_6 seed"
          }
        },
        "keybuffer[5]": {
          "hide_name": 0,
          "bits": [ 3878354 ] ,
          "attributes": {
            "ROUTING": "R14C24_Q1;;1;R14C24_EW10;R14C24_Q1_EW10;1;R14C23_N21;R14C23_W111_N210;1;R12C23_N24;R12C23_N212_N240;1;R11C23_X03;R11C23_N241_X03;1;R11C23_A0;R11C23_X03_A0;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "mylfsr_5 outputbit",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "mylfsr_5.theactualregister[15]": {
          "hide_name": 0,
          "bits": [ 3878352 ] ,
          "attributes": {
            "ROUTING": "R14C26_W24;R14C26_Q4_W240;1;R14C24_X03;R14C24_W242_X03;1;R14C24_A1;R14C24_X03_A1;1;R14C26_Q4;;1;R14C26_E24;R14C26_Q4_E240;1;R14C28_X07;R14C28_E242_X07;1;R14C28_D7;R14C28_X07_D7;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:31.35-31.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_5 theactualregister"
          }
        },
        "mylfsr_5.outputbit_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878351 ] ,
          "attributes": {
            "ROUTING": "R12C23_F2;;1;R12C23_E13;R12C23_F2_E130;1;R12C24_S23;R12C24_E131_S230;1;R14C24_X06;R14C24_S232_X06;1;R14C24_CE0;R14C24_X06_CE0;1"
          }
        },
        "seeddatabuffer[4][0]": {
          "hide_name": 0,
          "bits": [ 3878348 ] ,
          "attributes": {
            "ROUTING": "R14C23_S13;R14C23_Q1_S130;1;R15C23_E27;R15C23_S131_E270;1;R15C24_A3;R15C24_E271_A3;1;R14C23_Q1;;1;R14C23_E21;R14C23_Q1_E210;1;R14C25_B0;R14C25_E212_B0;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_4 seed"
          }
        },
        "seeddatabuffer[4][7]": {
          "hide_name": 0,
          "bits": [ 3878345 ] ,
          "attributes": {
            "ROUTING": "R17C25_E27;R17C25_E131_E270;1;R17C26_A1;R17C26_E271_A1;1;R17C24_Q3;;1;R17C24_E13;R17C24_Q3_E130;1;R17C25_N23;R17C25_E131_N230;1;R15C25_B3;R15C25_N232_B3;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_4 seed"
          }
        },
        "mylfsr_7.theactualregister[1]": {
          "hide_name": 0,
          "bits": [ 3878613 ] ,
          "attributes": {
            "ROUTING": "R11C28_Q3;;1;R11C28_N10;R11C28_Q3_N100;1;R11C28_A0;R11C28_N100_A0;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:33.35-33.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_7 theactualregister"
          }
        },
        "seeddatabuffer[4][8]": {
          "hide_name": 0,
          "bits": [ 3878340 ] ,
          "attributes": {
            "ROUTING": "R15C24_E13;R15C24_Q3_E130;1;R15C25_B2;R15C25_E131_B2;1;R15C24_Q3;;1;R15C24_EW10;R15C24_Q3_EW10;1;R15C25_E25;R15C25_E111_E250;1;R15C26_A0;R15C26_E251_A0;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_4 seed"
          }
        },
        "mylfsr_4.theactualregister[8]": {
          "hide_name": 0,
          "bits": [ 3878339 ] ,
          "attributes": {
            "ROUTING": "R15C25_Q3;;1;R15C25_X02;R15C25_Q3_X02;1;R15C25_A2;R15C25_X02_A2;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:30.35-30.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_4 theactualregister"
          }
        },
        "seeddatabuffer[6][9]": {
          "hide_name": 0,
          "bits": [ 3878546 ] ,
          "attributes": {
            "ROUTING": "R12C26_E25;R12C26_N111_E250;1;R12C28_A1;R12C28_E252_A1;1;R13C26_Q5;;1;R13C26_SN10;R13C26_Q5_SN10;1;R12C26_W21;R12C26_N111_W210;1;R12C24_B0;R12C24_W212_B0;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_6 seed"
          }
        },
        "seeddatabuffer[4][9]": {
          "hide_name": 0,
          "bits": [ 3878334 ] ,
          "attributes": {
            "ROUTING": "R14C26_S27;R14C26_E131_S270;1;R15C26_B5;R15C26_S271_B5;1;R14C25_Q3;;1;R14C25_E13;R14C25_Q3_E130;1;R14C26_E27;R14C26_E131_E270;1;R14C28_A4;R14C28_E272_A4;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_4 seed"
          }
        },
        "mylfsr_4.theactualregister[9]": {
          "hide_name": 0,
          "bits": [ 3878333 ] ,
          "attributes": {
            "ROUTING": "R15C25_Q2;;1;R15C25_EW10;R15C25_Q2_EW10;1;R15C26_A5;R15C26_E111_A5;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:30.35-30.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_4 theactualregister"
          }
        },
        "mylfsr_6.theactualregister[9]": {
          "hide_name": 0,
          "bits": [ 3878545 ] ,
          "attributes": {
            "ROUTING": "R12C24_Q1;;1;R12C24_X02;R12C24_Q1_X02;1;R12C24_A0;R12C24_X02_A0;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:32.35-32.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_6 theactualregister"
          }
        },
        "seeddatabuffer[7][12]": {
          "hide_name": 0,
          "bits": [ 3878630 ] ,
          "attributes": {
            "ROUTING": "R11C28_X08;R11C28_Q5_X08;1;R11C28_B7;R11C28_X08_B7;1;R11C28_Q5;;1;R11C28_SN10;R11C28_Q5_SN10;1;R12C28_B3;R12C28_S111_B3;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_7 seed"
          }
        },
        "seeddatabuffer[4][11]": {
          "hide_name": 0,
          "bits": [ 3878325 ] ,
          "attributes": {
            "ROUTING": "R15C26_EW10;R15C26_Q2_EW10;1;R15C27_A0;R15C27_E111_A0;1;R15C26_Q2;;1;R15C26_SN10;R15C26_Q2_SN10;1;R16C26_B2;R16C26_S111_B2;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_4 seed"
          }
        },
        "mylfsr_4.theactualregister[11]": {
          "hide_name": 0,
          "bits": [ 3878324 ] ,
          "attributes": {
            "ROUTING": "R16C26_Q3;;1;R16C26_N13;R16C26_Q3_N130;1;R16C26_A2;R16C26_N130_A2;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:30.35-30.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_4 theactualregister"
          }
        },
        "seeddatabuffer[7][2]": {
          "hide_name": 0,
          "bits": [ 3878608 ] ,
          "attributes": {
            "ROUTING": "R12C28_X05;R12C28_Q0_X05;1;R12C28_A5;R12C28_X05_A5;1;R12C28_Q0;;1;R12C28_W13;R12C28_Q0_W130;1;R12C27_N23;R12C27_W131_N230;1;R11C27_B1;R11C27_N231_B1;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_7 seed"
          }
        },
        "seeddatabuffer[6][11]": {
          "hide_name": 0,
          "bits": [ 3878537 ] ,
          "attributes": {
            "ROUTING": "R12C26_S13;R12C26_Q1_S130;1;R13C26_A3;R13C26_S131_A3;1;R12C26_Q1;;1;R12C26_SN10;R12C26_Q1_SN10;1;R11C26_W21;R11C26_N111_W210;1;R11C24_B5;R11C24_W212_B5;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_6 seed"
          }
        },
        "mylfsr_6.theactualregister[11]": {
          "hide_name": 0,
          "bits": [ 3878536 ] ,
          "attributes": {
            "ROUTING": "R12C24_Q5;;1;R12C24_SN20;R12C24_Q5_SN20;1;R11C24_A5;R11C24_N121_A5;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:32.35-32.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_6 theactualregister"
          }
        },
        "seeddatabuffer[4][14]": {
          "hide_name": 0,
          "bits": [ 3878313 ] ,
          "attributes": {
            "ROUTING": "R17C25_N10;R17C25_Q4_N100;1;R16C25_E24;R16C25_N101_E240;1;R16C27_X07;R16C27_E242_X07;1;R16C27_B1;R16C27_X07_B1;1;R17C25_Q4;;1;R17C25_N24;R17C25_Q4_N240;1;R15C25_E24;R15C25_N242_E240;1;R15C27_E25;R15C27_E242_E250;1;R15C28_A1;R15C28_E251_A1;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_4 seed"
          }
        },
        "mylfsr_4.theactualregister[14]": {
          "hide_name": 0,
          "bits": [ 3878312 ] ,
          "attributes": {
            "ROUTING": "R16C27_Q3;;1;R16C27_X02;R16C27_Q3_X02;1;R16C27_A1;R16C27_X02_A1;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:30.35-30.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_4 theactualregister"
          }
        },
        "mylfsr_7.theactualregister[2]": {
          "hide_name": 0,
          "bits": [ 3878607 ] ,
          "attributes": {
            "ROUTING": "R11C28_Q0;;1;R11C28_W13;R11C28_Q0_W130;1;R11C27_A1;R11C27_W131_A1;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:33.35-33.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_7 theactualregister"
          }
        },
        "mylfsr_4.theactualregister[13]": {
          "hide_name": 0,
          "bits": [ 3878308 ] ,
          "attributes": {
            "ROUTING": "R16C28_W24;R16C28_Q4_W240;1;R16C26_C0;R16C26_W242_C0;1;R16C28_Q4;;1;R16C28_W13;R16C28_Q4_W130;1;R16C27_A3;R16C27_W131_A3;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:30.35-30.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_4 theactualregister"
          }
        },
        "mylfsr_4.theactualregister[12]": {
          "hide_name": 0,
          "bits": [ 3878307 ] ,
          "attributes": {
            "ROUTING": "R16C26_S10;R16C26_Q2_S100;1;R16C26_B0;R16C26_S100_B0;1;R16C26_Q2;;1;R16C26_E22;R16C26_Q2_E220;1;R16C28_X05;R16C28_E222_X05;1;R16C28_A4;R16C28_X05_A4;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:30.35-30.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_4 theactualregister"
          }
        },
        "mylfsr_4.theactualregister[10]": {
          "hide_name": 0,
          "bits": [ 3878306 ] ,
          "attributes": {
            "ROUTING": "R16C26_A3;R16C26_S131_A3;1;R15C26_Q5;;1;R15C26_S13;R15C26_Q5_S130;1;R16C26_A0;R16C26_S131_A0;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:30.35-30.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_4 theactualregister"
          }
        },
        "seeddatabuffer[4][15]": {
          "hide_name": 0,
          "bits": [ 3878303 ] ,
          "attributes": {
            "ROUTING": "R17C26_N13;R17C26_Q1_N130;1;R16C26_D6;R16C26_N131_D6;1;R17C26_Q1;;1;R17C26_E13;R17C26_Q1_E130;1;R17C27_N23;R17C27_E131_N230;1;R16C27_A4;R16C27_N231_A4;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_4 seed"
          }
        },
        "seeddatabuffer[4][13]": {
          "hide_name": 0,
          "bits": [ 3878301 ] ,
          "attributes": {
            "ROUTING": "R16C26_X08;R16C26_Q5_X08;1;R16C26_C6;R16C26_X08_C6;1;R16C26_E13;R16C26_Q5_E130;1;R16C27_B3;R16C27_E131_B3;1;R16C26_Q5;;1;R16C26_EW10;R16C26_Q5_EW10;1;R16C27_A5;R16C27_E111_A5;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_4 seed"
          }
        },
        "seeddatabuffer[4][12]": {
          "hide_name": 0,
          "bits": [ 3878299 ] ,
          "attributes": {
            "ROUTING": "R16C25_E13;R16C25_Q3_E130;1;R16C26_B6;R16C26_E131_B6;1;R16C27_N21;R16C27_E211_N210;1;R15C27_X02;R15C27_N211_X02;1;R15C27_A2;R15C27_X02_A2;1;R16C25_Q3;;1;R16C25_EW10;R16C25_Q3_EW10;1;R16C26_E21;R16C26_E111_E210;1;R16C28_B4;R16C28_E212_B4;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_4 seed"
          }
        },
        "seeddatabuffer[4][10]": {
          "hide_name": 0,
          "bits": [ 3878297 ] ,
          "attributes": {
            "ROUTING": "R15C26_E13;R15C26_Q1_E130;1;R15C27_N23;R15C27_E131_N230;1;R14C27_A4;R14C27_N231_A4;1;R16C26_B3;R16C26_S211_B3;1;R15C26_S21;R15C26_Q1_S210;1;R15C26_Q1;;1;R15C26_S10;R15C26_Q1_S100;1;R16C26_A6;R16C26_S101_A6;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_4 seed"
          }
        },
        "mylfsr_4.theactualregister_DFF_Q_1_D_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3878295 ] ,
          "attributes": {
            "ROUTING": "R16C26_F0;;1;R16C26_X05;R16C26_F0_X05;1;R16C26_B1;R16C26_X05_B1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "mylfsr_4.theactualregister_DFF_Q_1_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878294 ] ,
          "attributes": {
            "ROUTING": "R16C26_F6;;1;R16C26_X03;R16C26_F6_X03;1;R16C26_A1;R16C26_X03_A1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "seeddatabuffer[4][1]": {
          "hide_name": 0,
          "bits": [ 3878291 ] ,
          "attributes": {
            "ROUTING": "R14C25_B1;R14C25_X05_B1;1;R14C23_Q2;;1;R14C23_E22;R14C23_Q2_E220;1;R14C25_X05;R14C25_E222_X05;1;R14C25_A3;R14C25_X05_A3;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_4 seed"
          }
        },
        "mylfsr_6.theactualregister[13]": {
          "hide_name": 0,
          "bits": [ 3878528 ] ,
          "attributes": {
            "ROUTING": "R11C23_EW10;R11C23_Q3_EW10;1;R11C24_E25;R11C24_E111_E250;1;R11C25_A5;R11C25_E251_A5;1;R11C24_C1;R11C24_E121_C1;1;R11C23_EW20;R11C23_Q3_EW20;1;R11C23_Q3;;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:32.35-32.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_6 theactualregister"
          }
        },
        "seeddatabuffer[4][2]": {
          "hide_name": 0,
          "bits": [ 3878286 ] ,
          "attributes": {
            "ROUTING": "R15C25_B1;R15C25_E231_B1;1;R15C26_A1;R15C26_X02_A1;1;R16C24_Q1;;1;R16C24_N13;R16C24_Q1_N130;1;R15C24_E23;R15C24_N131_E230;1;R15C26_X02;R15C26_E232_X02;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_4 seed"
          }
        },
        "mylfsr_4.theactualregister[2]": {
          "hide_name": 0,
          "bits": [ 3878285 ] ,
          "attributes": {
            "ROUTING": "R14C25_Q1;;1;R14C25_S13;R14C25_Q1_S130;1;R15C25_A1;R15C25_S131_A1;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:30.35-30.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_4 theactualregister"
          }
        },
        "mylfsr_6.theactualregister[12]": {
          "hide_name": 0,
          "bits": [ 3878527 ] ,
          "attributes": {
            "ROUTING": "R11C24_X04;R11C24_Q5_X04;1;R11C24_B1;R11C24_X04_B1;1;R11C24_Q5;;1;R11C24_W13;R11C24_Q5_W130;1;R11C23_A3;R11C23_W131_A3;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:32.35-32.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_6 theactualregister"
          }
        },
        "seeddatabuffer[4][3]": {
          "hide_name": 0,
          "bits": [ 3878280 ] ,
          "attributes": {
            "ROUTING": "R15C24_E25;R15C24_N111_E250;1;R15C26_A2;R15C26_E252_A2;1;R16C24_SN10;R16C24_Q4_SN10;1;R15C24_E21;R15C24_N111_E210;1;R15C25_B5;R15C25_E211_B5;1;R16C24_Q4;;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_4 seed"
          }
        },
        "mylfsr_4.theactualregister[3]": {
          "hide_name": 0,
          "bits": [ 3878279 ] ,
          "attributes": {
            "ROUTING": "R15C25_Q1;;1;R15C25_X06;R15C25_Q1_X06;1;R15C25_A5;R15C25_X06_A5;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:30.35-30.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_4 theactualregister"
          }
        },
        "mylfsr_6.theactualregister[10]": {
          "hide_name": 0,
          "bits": [ 3878526 ] ,
          "attributes": {
            "ROUTING": "R12C24_E10;R12C24_Q0_E100;1;R12C24_A5;R12C24_E100_A5;1;R12C24_Q0;;1;R12C24_SN10;R12C24_Q0_SN10;1;R11C24_A1;R11C24_N111_A1;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:32.35-32.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_6 theactualregister"
          }
        },
        "seeddatabuffer[4][4]": {
          "hide_name": 0,
          "bits": [ 3878274 ] ,
          "attributes": {
            "ROUTING": "R16C24_EW10;R16C24_Q2_EW10;1;R16C25_A3;R16C25_E111_A3;1;R16C24_Q2;;1;R16C24_E13;R16C24_Q2_E130;1;R16C25_B4;R16C25_E131_B4;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_4 seed"
          }
        },
        "mylfsr_4.theactualregister[4]": {
          "hide_name": 0,
          "bits": [ 3878273 ] ,
          "attributes": {
            "ROUTING": "R15C25_Q5;;1;R15C25_S10;R15C25_Q5_S100;1;R16C25_A4;R16C25_S101_A4;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:30.35-30.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_4 theactualregister"
          }
        },
        "seeddatabuffer[6][15]": {
          "hide_name": 0,
          "bits": [ 3878523 ] ,
          "attributes": {
            "ROUTING": "R12C24_N13;R12C24_Q2_N130;1;R11C24_D7;R11C24_N131_D7;1;R12C24_Q2;;1;R12C24_E13;R12C24_Q2_E130;1;R12C25_E27;R12C25_E131_E270;1;R12C26_A5;R12C26_E271_A5;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_6 seed"
          }
        },
        "seeddatabuffer[4][5]": {
          "hide_name": 0,
          "bits": [ 3878268 ] ,
          "attributes": {
            "ROUTING": "R16C25_X04;R16C25_E252_X04;1;R16C25_B0;R16C25_X04_B0;1;R16C23_Q5;;1;R16C23_E25;R16C23_Q5_E250;1;R16C25_E25;R16C25_E252_E250;1;R16C26_A5;R16C26_E251_A5;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_4 seed"
          }
        },
        "mylfsr_4.theactualregister[5]": {
          "hide_name": 0,
          "bits": [ 3878267 ] ,
          "attributes": {
            "ROUTING": "R16C25_Q4;;1;R16C25_X03;R16C25_Q4_X03;1;R16C25_A0;R16C25_X03_A0;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:30.35-30.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_4 theactualregister"
          }
        },
        "seeddatabuffer[6][13]": {
          "hide_name": 0,
          "bits": [ 3878521 ] ,
          "attributes": {
            "ROUTING": "R11C24_N13;R11C24_Q3_N130;1;R11C24_C7;R11C24_N130_C7;1;R11C24_E13;R11C24_Q3_E130;1;R11C25_B5;R11C25_E131_B5;1;R11C24_Q3;;1;R11C24_SN20;R11C24_Q3_SN20;1;R12C24_E22;R12C24_S121_E220;1;R12C26_X05;R12C26_E222_X05;1;R12C26_A3;R12C26_X05_A3;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_6 seed"
          }
        },
        "seeddatabuffer[4][6]": {
          "hide_name": 0,
          "bits": [ 3878262 ] ,
          "attributes": {
            "ROUTING": "R17C25_E10;R17C25_Q5_E100;1;R17C25_A4;R17C25_E100_A4;1;R17C25_Q5;;1;R17C25_N25;R17C25_Q5_N250;1;R16C25_B5;R16C25_N251_B5;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_4 seed"
          }
        },
        "mylfsr_4.theactualregister[6]": {
          "hide_name": 0,
          "bits": [ 3878261 ] ,
          "attributes": {
            "ROUTING": "R16C25_Q0;;1;R16C25_X05;R16C25_Q0_X05;1;R16C25_A5;R16C25_X05_A5;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:30.35-30.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_4 theactualregister"
          }
        },
        "mylfsr_4.theactualregister[7]": {
          "hide_name": 0,
          "bits": [ 3878259 ] ,
          "attributes": {
            "ROUTING": "R16C25_Q5;;1;R16C25_SN10;R16C25_Q5_SN10;1;R15C25_A3;R15C25_N111_A3;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:30.35-30.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_4 theactualregister"
          }
        },
        "seeddatabuffer[6][12]": {
          "hide_name": 0,
          "bits": [ 3878519 ] ,
          "attributes": {
            "ROUTING": "R11C24_X05;R11C24_Q2_X05;1;R11C24_B7;R11C24_X05_B7;1;R11C24_EW10;R11C24_Q2_EW10;1;R11C23_B3;R11C23_W111_B3;1;R11C24_Q2;;1;R11C24_E22;R11C24_Q2_E220;1;R11C26_S22;R11C26_E222_S220;1;R12C26_X07;R12C26_S221_X07;1;R12C26_A2;R12C26_X07_A2;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_6 seed"
          }
        },
        "mylfsr_4.theactualregister[0]": {
          "hide_name": 0,
          "bits": [ 3878256 ] ,
          "attributes": {
            "ROUTING": "R16C26_Q1;;1;R16C26_EW20;R16C26_Q1_EW20;1;R16C25_N26;R16C25_W121_N260;1;R14C25_X01;R14C25_N262_X01;1;R14C25_A0;R14C25_X01_A0;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:30.35-30.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_4 theactualregister"
          }
        },
        "seeddatabuffer[7][10]": {
          "hide_name": 0,
          "bits": [ 3878628 ] ,
          "attributes": {
            "ROUTING": "R12C28_E13;R12C28_Q5_E130;1;R12C29_B3;R12C29_E131_B3;1;R12C28_Q5;;1;R12C28_SN20;R12C28_Q5_SN20;1;R11C28_A7;R11C28_N121_A7;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_7 seed"
          }
        },
        "mylfsr_4.theactualregister[1]": {
          "hide_name": 0,
          "bits": [ 3878253 ] ,
          "attributes": {
            "ROUTING": "R14C25_Q0;;1;R14C25_N10;R14C25_Q0_N100;1;R14C25_A1;R14C25_N100_A1;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:30.35-30.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_4 theactualregister"
          }
        },
        "mylfsr_6.theactualregister[8]": {
          "hide_name": 0,
          "bits": [ 3878551 ] ,
          "attributes": {
            "ROUTING": "R12C24_Q4;;1;R12C24_N10;R12C24_Q4_N100;1;R12C24_A1;R12C24_N100_A1;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:32.35-32.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_6 theactualregister"
          }
        },
        "mylfsr_7.theactualregister[7]": {
          "hide_name": 0,
          "bits": [ 3878668 ] ,
          "attributes": {
            "ROUTING": "R12C27_Q4;;1;R12C27_X07;R12C27_Q4_X07;1;R12C27_A2;R12C27_X07_A2;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:33.35-33.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_7 theactualregister"
          }
        },
        "mylfsr_4.outputbit_LUT2_I0_I1[1]": {
          "hide_name": 0,
          "bits": [ 3878247 ] ,
          "attributes": {
            "ROUTING": "R12C12_E26;R12C12_N261_E260;1;R12C14_E26;R12C14_E262_E260;1;R12C16_E27;R12C16_E262_E270;1;R12C18_A0;R12C18_E272_A0;1;R29C8_F6;;1;R29C8_N26;R29C8_F6_N260;1;R27C8_N26;R27C8_N262_N260;1;R25C8_N27;R25C8_N262_N270;1;R23C8_N22;R23C8_N272_N220;1;R21C8_N22;R21C8_N222_N220;1;R19C8_N22;R19C8_N222_N220;1;R17C8_N23;R17C8_N222_N230;1;R15C8_E23;R15C8_N232_E230;1;R15C10_E23;R15C10_E232_E230;1;R15C12_N23;R15C12_E232_N230;1;R13C12_N26;R13C12_N232_N260;1;R11C12_E26;R11C12_N262_E260;1;R11C14_E26;R11C14_E262_E260;1;R11C16_E26;R11C16_E262_E260;1;R11C18_E26;R11C18_E262_E260;1;R11C20_E27;R11C20_E262_E270;1;R11C22_E27;R11C22_E272_E270;1;R11C24_E82;R11C24_E272_E820;1;R11C32_W10;R11C32_E828_W100;1;R11C31_W20;R11C31_W101_W200;1;R11C29_X01;R11C29_W202_X01;1;R11C29_B3;R11C29_X01_B3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "seeddatabuffer[6][10]": {
          "hide_name": 0,
          "bits": [ 3878517 ] ,
          "attributes": {
            "ROUTING": "R12C25_E10;R12C25_Q0_E100;1;R12C26_E24;R12C26_E101_E240;1;R12C28_X03;R12C28_E242_X03;1;R12C28_A0;R12C28_X03_A0;1;R12C25_EW10;R12C25_Q0_EW10;1;R12C24_B5;R12C24_W111_B5;1;R12C25_Q0;;1;R12C25_SN10;R12C25_Q0_SN10;1;R11C25_W25;R11C25_N111_W250;1;R11C24_A7;R11C24_W251_A7;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_6 seed"
          }
        },
        "keybuffer[4]": {
          "hide_name": 0,
          "bits": [ 3878241 ] ,
          "attributes": {
            "ROUTING": "R16C29_Q2;;1;R16C29_N22;R16C29_Q2_N220;1;R14C29_N23;R14C29_N222_N230;1;R12C29_N26;R12C29_N232_N260;1;R11C29_X05;R11C29_N261_X05;1;R11C29_A3;R11C29_X05_A3;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "mylfsr_4 outputbit",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "mylfsr_4.theactualregister[15]": {
          "hide_name": 0,
          "bits": [ 3878239 ] ,
          "attributes": {
            "ROUTING": "R16C27_EW20;R16C27_Q1_EW20;1;R16C26_D0;R16C26_W121_D0;1;R16C27_Q1;;1;R16C27_E21;R16C27_Q1_E210;1;R16C29_X02;R16C29_E212_X02;1;R16C29_A2;R16C29_X02_A2;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:30.35-30.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_4 theactualregister"
          }
        },
        "mylfsr_4.outputbit_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878238 ] ,
          "attributes": {
            "ROUTING": "R14C29_F7;;1;R14C29_S27;R14C29_F7_S270;1;R16C29_X06;R16C29_S272_X06;1;R16C29_CE1;R16C29_X06_CE1;1"
          }
        },
        "seeddatabuffer[3][14]": {
          "hide_name": 0,
          "bits": [ 3878235 ] ,
          "attributes": {
            "ROUTING": "R15C23_B3;R15C23_S250_B3;1;R15C21_Q5;;1;R15C21_E25;R15C21_Q5_E250;1;R15C23_S25;R15C23_E252_S250;1;R17C23_E25;R17C23_S252_E250;1;R17C25_A5;R17C25_E252_A5;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_3 seed"
          }
        },
        "seeddatabuffer[3][5]": {
          "hide_name": 0,
          "bits": [ 3878232 ] ,
          "attributes": {
            "ROUTING": "R16C20_E13;R16C20_Q0_E130;1;R16C21_B5;R16C21_E131_B5;1;R16C20_Q0;;1;R16C20_SN10;R16C20_Q0_SN10;1;R17C20_E21;R17C20_S111_E210;1;R17C22_X06;R17C22_E212_X06;1;R17C22_A4;R17C22_X06_A4;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_3 seed"
          }
        },
        "mylfsr_6.theactualregister_DFF_Q_15_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878514 ] ,
          "attributes": {
            "ROUTING": "R11C24_F7;;1;R11C24_A4;R11C24_F7_A4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "seeddatabuffer[3][6]": {
          "hide_name": 0,
          "bits": [ 3878227 ] ,
          "attributes": {
            "ROUTING": "R15C21_X07;R15C21_Q4_X07;1;R15C21_A5;R15C21_X07_A5;1;R15C21_Q4;;1;R15C21_SN10;R15C21_Q4_SN10;1;R16C21_B2;R16C21_S111_B2;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_3 seed"
          }
        },
        "mylfsr_3.theactualregister[6]": {
          "hide_name": 0,
          "bits": [ 3878226 ] ,
          "attributes": {
            "ROUTING": "R16C21_Q5;;1;R16C21_N13;R16C21_Q5_N130;1;R16C21_A2;R16C21_N130_A2;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:29.35-29.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_3 theactualregister"
          }
        },
        "mylfsr_7.theactualregister[3]": {
          "hide_name": 0,
          "bits": [ 3878601 ] ,
          "attributes": {
            "ROUTING": "R11C27_Q1;;1;R11C27_X02;R11C27_Q1_X02;1;R11C27_A0;R11C27_X02_A0;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:33.35-33.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_7 theactualregister"
          }
        },
        "seeddatabuffer[3][7]": {
          "hide_name": 0,
          "bits": [ 3878221 ] ,
          "attributes": {
            "ROUTING": "R15C21_S10;R15C21_Q2_S100;1;R15C21_B1;R15C21_S100_B1;1;R15C21_Q2;;1;R15C21_EW10;R15C21_Q2_EW10;1;R15C22_A3;R15C22_E111_A3;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_3 seed"
          }
        },
        "mylfsr_3.theactualregister[7]": {
          "hide_name": 0,
          "bits": [ 3878220 ] ,
          "attributes": {
            "ROUTING": "R16C21_Q2;;1;R16C21_SN10;R16C21_Q2_SN10;1;R15C21_A1;R15C21_N111_A1;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:29.35-29.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_3 theactualregister"
          }
        },
        "seeddatabuffer[6][0]": {
          "hide_name": 0,
          "bits": [ 3878509 ] ,
          "attributes": {
            "ROUTING": "R13C25_S13;R13C25_Q4_S130;1;R13C25_B2;R13C25_S130_B2;1;R13C25_Q4;;1;R13C25_SN10;R13C25_Q4_SN10;1;R12C25_A1;R12C25_N111_A1;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_6 seed"
          }
        },
        "seeddatabuffer[3][8]": {
          "hide_name": 0,
          "bits": [ 3878215 ] ,
          "attributes": {
            "ROUTING": "R14C23_X01;R14C23_Q0_X01;1;R14C23_A1;R14C23_X01_A1;1;R14C23_Q0;;1;R14C23_SN10;R14C23_Q0_SN10;1;R15C23_B2;R15C23_S111_B2;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_3 seed"
          }
        },
        "mylfsr_3.theactualregister[8]": {
          "hide_name": 0,
          "bits": [ 3878214 ] ,
          "attributes": {
            "ROUTING": "R15C21_Q1;;1;R15C21_E21;R15C21_Q1_E210;1;R15C23_N21;R15C23_E212_N210;1;R15C23_A2;R15C23_N210_A2;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:29.35-29.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_3 theactualregister"
          }
        },
        "mylfsr_6.theactualregister[0]": {
          "hide_name": 0,
          "bits": [ 3878508 ] ,
          "attributes": {
            "ROUTING": "R11C24_Q4;;1;R11C24_E10;R11C24_Q4_E100;1;R11C25_S24;R11C25_E101_S240;1;R13C25_X07;R13C25_S242_X07;1;R13C25_A2;R13C25_X07_A2;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:32.35-32.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_6 theactualregister"
          }
        },
        "seeddatabuffer[3][9]": {
          "hide_name": 0,
          "bits": [ 3878209 ] ,
          "attributes": {
            "ROUTING": "R14C23_X02;R14C23_Q3_X02;1;R14C23_A2;R14C23_X02_A2;1;R14C23_Q3;;1;R14C23_S23;R14C23_Q3_S230;1;R16C23_B2;R16C23_S232_B2;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_3 seed"
          }
        },
        "mylfsr_3.theactualregister[9]": {
          "hide_name": 0,
          "bits": [ 3878208 ] ,
          "attributes": {
            "ROUTING": "R15C23_Q2;;1;R15C23_W13;R15C23_Q2_W130;1;R15C23_S27;R15C23_W130_S270;1;R16C23_A2;R16C23_S271_A2;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:29.35-29.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_3 theactualregister"
          }
        },
        "mylfsr_7.theactualregister_DFF_Q_15_D_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3878626 ] ,
          "attributes": {
            "ROUTING": "R12C29_F7;;1;R12C29_N13;R12C29_F7_N130;1;R11C29_W23;R11C29_N131_W230;1;R11C28_B1;R11C28_W231_B1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "seeddatabuffer[6][1]": {
          "hide_name": 0,
          "bits": [ 3878503 ] ,
          "attributes": {
            "ROUTING": "R13C26_A5;R13C26_X07_A5;1;R13C26_Q4;;1;R13C26_X07;R13C26_Q4_X07;1;R13C26_B0;R13C26_X07_B0;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_6 seed"
          }
        },
        "seeddatabuffer[3][11]": {
          "hide_name": 0,
          "bits": [ 3878200 ] ,
          "attributes": {
            "ROUTING": "R16C23_X03;R16C23_Q4_X03;1;R16C23_B3;R16C23_X03_B3;1;R16C23_Q4;;1;R16C23_EW10;R16C23_Q4_EW10;1;R16C24_A4;R16C24_E111_A4;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_3 seed"
          }
        },
        "mylfsr_3.theactualregister[11]": {
          "hide_name": 0,
          "bits": [ 3878199 ] ,
          "attributes": {
            "ROUTING": "R15C23_Q1;;1;R15C23_S10;R15C23_Q1_S100;1;R16C23_E20;R16C23_S101_E200;1;R16C23_A3;R16C23_E200_A3;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:29.35-29.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_3 theactualregister"
          }
        },
        "mylfsr_6.theactualregister[1]": {
          "hide_name": 0,
          "bits": [ 3878502 ] ,
          "attributes": {
            "ROUTING": "R13C25_Q2;;1;R13C25_EW10;R13C25_Q2_EW10;1;R13C26_A0;R13C26_E111_A0;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:32.35-32.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_6 theactualregister"
          }
        },
        "seeddatabuffer[7][4]": {
          "hide_name": 0,
          "bits": [ 3878596 ] ,
          "attributes": {
            "ROUTING": "R11C27_X08;R11C27_E271_X08;1;R11C27_B5;R11C27_X08_B5;1;R12C26_Q2;;1;R12C26_N13;R12C26_Q2_N130;1;R11C26_E27;R11C26_N131_E270;1;R11C28_A5;R11C28_E272_A5;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_7 seed"
          }
        },
        "mylfsr_3.theactualregister[13]": {
          "hide_name": 0,
          "bits": [ 3878191 ] ,
          "attributes": {
            "ROUTING": "R15C23_S13;R15C23_Q0_S130;1;R16C23_A0;R16C23_S131_A0;1;R15C23_Q0;;1;R15C23_S20;R15C23_Q0_S200;1;R16C23_C6;R16C23_S201_C6;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:29.35-29.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_3 theactualregister"
          }
        },
        "mylfsr_3.theactualregister[12]": {
          "hide_name": 0,
          "bits": [ 3878190 ] ,
          "attributes": {
            "ROUTING": "R16C23_W13;R16C23_Q3_W130;1;R16C23_B6;R16C23_W130_B6;1;R16C23_Q3;;1;R16C23_N10;R16C23_Q3_N100;1;R15C23_N20;R15C23_N101_N200;1;R15C23_A0;R15C23_N200_A0;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:29.35-29.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_3 theactualregister"
          }
        },
        "mylfsr_3.theactualregister[10]": {
          "hide_name": 0,
          "bits": [ 3878189 ] ,
          "attributes": {
            "ROUTING": "R16C23_S13;R16C23_Q2_S130;1;R16C23_N25;R16C23_S130_N250;1;R15C23_A1;R15C23_N251_A1;1;R16C23_A6;R16C23_E130_A6;1;R16C23_E13;R16C23_Q2_E130;1;R16C23_Q2;;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:29.35-29.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_3 theactualregister"
          }
        },
        "seeddatabuffer[3][15]": {
          "hide_name": 0,
          "bits": [ 3878186 ] ,
          "attributes": {
            "ROUTING": "R15C22_S23;R15C22_Q3_S230;1;R17C22_E23;R17C22_S232_E230;1;R17C24_X02;R17C24_E232_X02;1;R17C24_A3;R17C24_X02_A3;1;R15C22_SN20;R15C22_Q3_SN20;1;R15C22_Q3;;1;R16C22_D2;R16C22_S121_D2;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_3 seed"
          }
        },
        "seeddatabuffer[3][13]": {
          "hide_name": 0,
          "bits": [ 3878184 ] ,
          "attributes": {
            "ROUTING": "R16C23_A5;R16C23_X07_A5;1;R16C22_E26;R16C22_N121_E260;1;R16C23_X07;R16C23_E261_X07;1;R16C23_B0;R16C23_X07_B0;1;R17C22_Q4;;1;R17C22_SN20;R17C22_Q4_SN20;1;R16C22_C2;R16C22_N121_C2;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_3 seed"
          }
        },
        "seeddatabuffer[3][12]": {
          "hide_name": 0,
          "bits": [ 3878182 ] ,
          "attributes": {
            "ROUTING": "R16C22_S13;R16C22_Q1_S130;1;R16C22_B2;R16C22_S130_B2;1;R16C22_E13;R16C22_Q1_E130;1;R16C23_N23;R16C23_E131_N230;1;R15C23_B0;R15C23_N231_B0;1;R16C22_Q1;;1;R16C22_E21;R16C22_Q1_E210;1;R16C24_X02;R16C24_E212_X02;1;R16C24_A2;R16C24_X02_A2;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_3 seed"
          }
        },
        "seeddatabuffer[3][10]": {
          "hide_name": 0,
          "bits": [ 3878180 ] ,
          "attributes": {
            "ROUTING": "R16C22_A2;R16C22_N130_A2;1;R16C22_N13;R16C22_Q0_N130;1;R15C22_E23;R15C22_N131_E230;1;R15C23_B1;R15C23_E231_B1;1;R16C22_Q0;;1;R16C22_E20;R16C22_Q0_E200;1;R16C24_X01;R16C24_E202_X01;1;R16C24_A1;R16C24_X01_A1;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_3 seed"
          }
        },
        "mylfsr_3.theactualregister_DFF_Q_15_D_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3878178 ] ,
          "attributes": {
            "ROUTING": "R16C23_F6;;1;R16C23_S10;R16C23_F6_S100;1;R16C23_B1;R16C23_S100_B1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "mylfsr_3.theactualregister_DFF_Q_15_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878177 ] ,
          "attributes": {
            "ROUTING": "R16C22_F2;;1;R16C22_EW10;R16C22_F2_EW10;1;R16C23_A1;R16C23_E111_A1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "mylfsr_6.theactualregister[2]": {
          "hide_name": 0,
          "bits": [ 3878496 ] ,
          "attributes": {
            "ROUTING": "R13C26_Q0;;1;R13C26_W13;R13C26_Q0_W130;1;R13C25_A1;R13C25_W131_A1;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:32.35-32.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_6 theactualregister"
          }
        },
        "seeddatabuffer[3][0]": {
          "hide_name": 0,
          "bits": [ 3878172 ] ,
          "attributes": {
            "ROUTING": "R14C22_X04;R14C22_Q5_X04;1;R14C22_B0;R14C22_X04_B0;1;R14C22_Q5;;1;R14C22_EW10;R14C22_Q5_EW10;1;R14C23_A0;R14C23_E111_A0;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_3 seed"
          }
        },
        "mylfsr_3.theactualregister[0]": {
          "hide_name": 0,
          "bits": [ 3878171 ] ,
          "attributes": {
            "ROUTING": "R16C23_Q1;;1;R16C23_W10;R16C23_Q1_W100;1;R16C22_N20;R16C22_W101_N200;1;R14C22_X01;R14C22_N202_X01;1;R14C22_A0;R14C22_X01_A0;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:29.35-29.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_3 theactualregister"
          }
        },
        "mylfsr_7.theactualregister[4]": {
          "hide_name": 0,
          "bits": [ 3878595 ] ,
          "attributes": {
            "ROUTING": "R11C27_Q0;;1;R11C27_X05;R11C27_Q0_X05;1;R11C27_A5;R11C27_X05_A5;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:33.35-33.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_7 theactualregister"
          }
        },
        "seeddatabuffer[3][1]": {
          "hide_name": 0,
          "bits": [ 3878166 ] ,
          "attributes": {
            "ROUTING": "R14C21_E13;R14C21_Q2_E130;1;R14C22_B2;R14C22_E131_B2;1;R14C21_Q2;;1;R14C21_E22;R14C21_Q2_E220;1;R14C23_X05;R14C23_E222_X05;1;R14C23_A3;R14C23_X05_A3;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_3 seed"
          }
        },
        "mylfsr_3.theactualregister[1]": {
          "hide_name": 0,
          "bits": [ 3878165 ] ,
          "attributes": {
            "ROUTING": "R14C22_Q0;;1;R14C22_X05;R14C22_Q0_X05;1;R14C22_A2;R14C22_X05_A2;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:29.35-29.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_3 theactualregister"
          }
        },
        "seeddatabuffer[6][3]": {
          "hide_name": 0,
          "bits": [ 3878491 ] ,
          "attributes": {
            "ROUTING": "R13C26_N20;R13C26_W202_N200;1;R12C26_X01;R12C26_N201_X01;1;R12C26_A1;R12C26_X01_A1;1;R13C28_Q0;;1;R13C28_W20;R13C28_Q0_W200;1;R13C26_W21;R13C26_W202_W210;1;R13C25_B0;R13C25_W211_B0;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_6 seed"
          }
        },
        "seeddatabuffer[3][2]": {
          "hide_name": 0,
          "bits": [ 3878160 ] ,
          "attributes": {
            "ROUTING": "R15C20_E13;R15C20_Q3_E130;1;R15C21_E23;R15C21_E131_E230;1;R15C22_B0;R15C22_E231_B0;1;R15C20_Q3;;1;R15C20_S13;R15C20_Q3_S130;1;R16C20_E27;R16C20_S131_E270;1;R16C22_A0;R16C22_E272_A0;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_3 seed"
          }
        },
        "mylfsr_3.theactualregister[2]": {
          "hide_name": 0,
          "bits": [ 3878159 ] ,
          "attributes": {
            "ROUTING": "R14C22_Q2;;1;R14C22_S13;R14C22_Q2_S130;1;R15C22_A0;R15C22_S131_A0;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:29.35-29.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_3 theactualregister"
          }
        },
        "mylfsr_6.theactualregister[3]": {
          "hide_name": 0,
          "bits": [ 3878490 ] ,
          "attributes": {
            "ROUTING": "R13C25_Q1;;1;R13C25_X02;R13C25_Q1_X02;1;R13C25_A0;R13C25_X02_A0;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:32.35-32.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_6 theactualregister"
          }
        },
        "seeddatabuffer[3][3]": {
          "hide_name": 0,
          "bits": [ 3878154 ] ,
          "attributes": {
            "ROUTING": "R16C21_EW10;R16C21_Q1_EW10;1;R16C22_E25;R16C22_E111_E250;1;R16C23_A4;R16C23_E251_A4;1;R16C21_E21;R16C21_Q1_E210;1;R16C22_B3;R16C22_E211_B3;1;R16C21_Q1;;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_3 seed"
          }
        },
        "mylfsr_3.theactualregister[3]": {
          "hide_name": 0,
          "bits": [ 3878153 ] ,
          "attributes": {
            "ROUTING": "R15C22_Q0;;1;R15C22_S13;R15C22_Q0_S130;1;R16C22_A3;R16C22_S131_A3;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:29.35-29.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_3 theactualregister"
          }
        },
        "mylfsr_7.theactualregister[5]": {
          "hide_name": 0,
          "bits": [ 3878593 ] ,
          "attributes": {
            "ROUTING": "R11C27_Q5;;1;R11C27_S13;R11C27_Q5_S130;1;R12C27_A3;R12C27_S131_A3;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:33.35-33.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_7 theactualregister"
          }
        },
        "seeddatabuffer[3][4]": {
          "hide_name": 0,
          "bits": [ 3878148 ] ,
          "attributes": {
            "ROUTING": "R16C21_X03;R16C21_E241_X03;1;R16C21_B3;R16C21_X03_B3;1;R16C20_Q4;;1;R16C20_E24;R16C20_Q4_E240;1;R16C22_X03;R16C22_E242_X03;1;R16C22_A1;R16C22_X03_A1;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_3 seed"
          }
        },
        "mylfsr_3.theactualregister[4]": {
          "hide_name": 0,
          "bits": [ 3878147 ] ,
          "attributes": {
            "ROUTING": "R16C22_Q3;;1;R16C22_W13;R16C22_Q3_W130;1;R16C21_A3;R16C21_W131_A3;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:29.35-29.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_3 theactualregister"
          }
        },
        "mylfsr_3.theactualregister[5]": {
          "hide_name": 0,
          "bits": [ 3878145 ] ,
          "attributes": {
            "ROUTING": "R16C21_Q3;;1;R16C21_X06;R16C21_Q3_X06;1;R16C21_A5;R16C21_X06_A5;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:29.35-29.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_3 theactualregister"
          }
        },
        "seeddatabuffer[6][4]": {
          "hide_name": 0,
          "bits": [ 3878485 ] ,
          "attributes": {
            "ROUTING": "R13C24_X01;R13C24_Q0_X01;1;R13C24_B2;R13C24_X01_B2;1;R13C24_Q0;;1;R13C24_N20;R13C24_Q0_N200;1;R11C24_X07;R11C24_N202_X07;1;R11C24_A2;R11C24_X07_A2;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_6 seed"
          }
        },
        "mylfsr_3.theactualregister[14]": {
          "hide_name": 0,
          "bits": [ 3878142 ] ,
          "attributes": {
            "ROUTING": "R16C23_Q0;;1;R16C23_SN10;R16C23_Q0_SN10;1;R15C23_A3;R15C23_N111_A3;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:29.35-29.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_3 theactualregister"
          }
        },
        "seeddatabuffer[6][2]": {
          "hide_name": 0,
          "bits": [ 3878497 ] ,
          "attributes": {
            "ROUTING": "R12C25_X02;R12C25_N232_X02;1;R12C25_A0;R12C25_X02_A0;1;R14C26_Q1;;1;R14C26_W13;R14C26_Q1_W130;1;R14C25_N23;R14C25_W131_N230;1;R13C25_B1;R13C25_N231_B1;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_6 seed"
          }
        },
        "mylfsr_6.theactualregister_DFF_Q_15_D_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3878515 ] ,
          "attributes": {
            "ROUTING": "R11C24_F1;;1;R11C24_B4;R11C24_F1_B4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "seeddatabuffer[7][7]": {
          "hide_name": 0,
          "bits": [ 3878669 ] ,
          "attributes": {
            "ROUTING": "R12C26_S10;R12C26_Q5_S100;1;R12C26_E21;R12C26_S100_E210;1;R12C27_B2;R12C27_E211_B2;1;R11C26_E25;R11C26_N251_E250;1;R11C27_A3;R11C27_E251_A3;1;R12C26_Q5;;1;R12C26_N25;R12C26_Q5_N250;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_7 seed"
          }
        },
        "mylfsr_3.outputbit_LUT2_I0_I1[1]": {
          "hide_name": 0,
          "bits": [ 3878134 ] ,
          "attributes": {
            "ROUTING": "R17C16_E23;R17C16_N232_E230;1;R17C18_E23;R17C18_E232_E230;1;R17C20_E26;R17C20_E232_E260;1;R17C22_E26;R17C22_E262_E260;1;R17C23_X03;R17C23_E261_X03;1;R17C23_B2;R17C23_X03_B2;1;R29C8_Q6;;1;R29C8_E26;R29C8_Q6_E260;1;R29C10_E27;R29C10_E262_E270;1;R29C12_E27;R29C12_E272_E270;1;R29C14_N27;R29C14_E272_N270;1;R27C14_N22;R27C14_N272_N220;1;R25C14_E22;R25C14_N222_E220;1;R25C16_N22;R25C16_E222_N220;1;R23C16_N22;R23C16_N222_N220;1;R21C16_N22;R21C16_N222_N220;1;R19C16_N23;R19C16_N222_N230;1;R17C16_N26;R17C16_N232_N260;1;R15C16_N27;R15C16_N262_N270;1;R14C16_E27;R14C16_N271_E270;1;R14C17_A0;R14C17_E271_A0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "mylfsr_6.theactualregister[4]": {
          "hide_name": 0,
          "bits": [ 3878484 ] ,
          "attributes": {
            "ROUTING": "R13C25_Q0;;1;R13C25_W13;R13C25_Q0_W130;1;R13C24_A2;R13C24_W131_A2;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:32.35-32.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_6 theactualregister"
          }
        },
        "keybuffer[3]": {
          "hide_name": 0,
          "bits": [ 3878128 ] ,
          "attributes": {
            "ROUTING": "R17C23_Q1;;1;R17C23_N13;R17C23_Q1_N130;1;R17C23_A2;R17C23_N130_A2;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "mylfsr_3 outputbit",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "mylfsr_3.theactualregister[15]": {
          "hide_name": 0,
          "bits": [ 3878126 ] ,
          "attributes": {
            "ROUTING": "R15C23_SN10;R15C23_Q3_SN10;1;R16C23_D6;R16C23_S111_D6;1;R15C23_Q3;;1;R15C23_S23;R15C23_Q3_S230;1;R17C23_X02;R17C23_S232_X02;1;R17C23_A1;R17C23_X02_A1;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:29.35-29.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_3 theactualregister"
          }
        },
        "mylfsr_3.outputbit_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878125 ] ,
          "attributes": {
            "ROUTING": "R16C23_F7;;1;R16C23_S27;R16C23_F7_S270;1;R17C23_X06;R17C23_S271_X06;1;R17C23_CE0;R17C23_X06_CE0;1"
          }
        },
        "seeddatabuffer[2][14]": {
          "hide_name": 0,
          "bits": [ 3878122 ] ,
          "attributes": {
            "ROUTING": "R15C19_S21;R15C19_E212_S210;1;R16C19_X08;R16C19_S211_X08;1;R16C19_B5;R16C19_X08_B5;1;R15C17_Q1;;1;R15C17_E21;R15C17_Q1_E210;1;R15C19_E21;R15C19_E212_E210;1;R15C21_X06;R15C21_E212_X06;1;R15C21_A4;R15C21_X06_A4;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_2 seed"
          }
        },
        "seeddatabuffer[2][5]": {
          "hide_name": 0,
          "bits": [ 3878119 ] ,
          "attributes": {
            "ROUTING": "R15C20_E10;R15C20_Q1_E100;1;R15C20_A5;R15C20_E100_A5;1;R15C20_Q1;;1;R15C20_W21;R15C20_Q1_W210;1;R15C18_B2;R15C18_W212_B2;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_2 seed"
          }
        },
        "mylfsr_7.theactualregister_DFF_Q_15_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878625 ] ,
          "attributes": {
            "ROUTING": "R11C28_F7;;1;R11C28_A1;R11C28_F7_A1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "seeddatabuffer[2][6]": {
          "hide_name": 0,
          "bits": [ 3878114 ] ,
          "attributes": {
            "ROUTING": "R14C18_S24;R14C18_W241_S240;1;R15C18_X03;R15C18_S241_X03;1;R15C18_B3;R15C18_X03_B3;1;R14C20_Q3;;1;R14C20_W10;R14C20_Q3_W100;1;R14C19_W24;R14C19_W101_W240;1;R14C17_S24;R14C17_W242_S240;1;R15C17_X03;R15C17_S241_X03;1;R15C17_A1;R15C17_X03_A1;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_2 seed"
          }
        },
        "mylfsr_2.theactualregister[6]": {
          "hide_name": 0,
          "bits": [ 3878113 ] ,
          "attributes": {
            "ROUTING": "R15C18_Q2;;1;R15C18_X05;R15C18_Q2_X05;1;R15C18_A3;R15C18_X05_A3;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:28.35-28.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_2 theactualregister"
          }
        },
        "mylfsr_6.theactualregister[14]": {
          "hide_name": 0,
          "bits": [ 3878479 ] ,
          "attributes": {
            "ROUTING": "R11C25_Q5;;1;R11C25_N13;R11C25_Q5_N130;1;R11C25_A2;R11C25_N130_A2;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:32.35-32.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_6 theactualregister"
          }
        },
        "seeddatabuffer[2][7]": {
          "hide_name": 0,
          "bits": [ 3878108 ] ,
          "attributes": {
            "ROUTING": "R15C20_W13;R15C20_Q4_W130;1;R15C19_A0;R15C19_W131_A0;1;R15C20_Q4;;1;R15C20_EW10;R15C20_Q4_EW10;1;R15C19_N25;R15C19_W111_N250;1;R14C19_B4;R14C19_N251_B4;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_2 seed"
          }
        },
        "mylfsr_2.theactualregister[7]": {
          "hide_name": 0,
          "bits": [ 3878107 ] ,
          "attributes": {
            "ROUTING": "R15C18_Q3;;1;R15C18_N13;R15C18_Q3_N130;1;R14C18_E27;R14C18_N131_E270;1;R14C19_A4;R14C19_E271_A4;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:28.35-28.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_2 theactualregister"
          }
        },
        "seeddatabuffer[7][3]": {
          "hide_name": 0,
          "bits": [ 3878602 ] ,
          "attributes": {
            "ROUTING": "R12C26_X02;R12C26_N231_X02;1;R12C26_A0;R12C26_X02_A0;1;R13C26_Q3;;1;R13C26_N23;R13C26_Q3_N230;1;R11C26_E23;R11C26_N232_E230;1;R11C27_B0;R11C27_E231_B0;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_7 seed"
          }
        },
        "seeddatabuffer[2][8]": {
          "hide_name": 0,
          "bits": [ 3878102 ] ,
          "attributes": {
            "ROUTING": "R14C20_W21;R14C20_W111_W210;1;R14C19_B5;R14C19_W211_B5;1;R14C22_A5;R14C22_E111_A5;1;R14C21_EW10;R14C21_Q0_EW10;1;R14C21_Q0;;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_2 seed"
          }
        },
        "mylfsr_2.theactualregister[8]": {
          "hide_name": 0,
          "bits": [ 3878101 ] ,
          "attributes": {
            "ROUTING": "R14C19_Q4;;1;R14C19_X07;R14C19_Q4_X07;1;R14C19_A5;R14C19_X07_A5;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:28.35-28.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_2 theactualregister"
          }
        },
        "seeddatabuffer[7][0]": {
          "hide_name": 0,
          "bits": [ 3878620 ] ,
          "attributes": {
            "ROUTING": "R13C27_SN10;R13C27_Q5_SN10;1;R12C27_A0;R12C27_N111_A0;1;R13C27_Q5;;1;R13C27_EW20;R13C27_Q5_EW20;1;R13C28_N22;R13C28_E121_N220;1;R11C28_X01;R11C28_N222_X01;1;R11C28_B3;R11C28_X01_B3;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_7 seed"
          }
        },
        "seeddatabuffer[2][9]": {
          "hide_name": 0,
          "bits": [ 3878096 ] ,
          "attributes": {
            "ROUTING": "R14C18_E13;R14C18_Q2_E130;1;R14C19_B2;R14C19_E131_B2;1;R14C18_Q2;;1;R14C18_E22;R14C18_Q2_E220;1;R14C20_E23;R14C20_E222_E230;1;R14C21_X02;R14C21_E231_X02;1;R14C21_A2;R14C21_X02_A2;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_2 seed"
          }
        },
        "mylfsr_2.theactualregister[9]": {
          "hide_name": 0,
          "bits": [ 3878095 ] ,
          "attributes": {
            "ROUTING": "R14C19_Q5;;1;R14C19_N13;R14C19_Q5_N130;1;R14C19_A2;R14C19_N130_A2;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:28.35-28.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_2 theactualregister"
          }
        },
        "seeddatabuffer[0]_DFFE_Q_9_D[1]": {
          "hide_name": 0,
          "bits": [ 3878473 ] ,
          "attributes": {
            "ROUTING": "R11C24_E20;R11C24_E808_E200;1;R11C26_X01;R11C26_E202_X01;1;R11C26_B4;R11C26_X01_B4;1;R1C8_Q6;;1;R1C8_E26;R1C8_Q6_E260;1;R1C10_E27;R1C10_E262_E270;1;R1C12_S27;R1C12_E272_S270;1;R3C12_S22;R3C12_S272_S220;1;R5C12_S23;R5C12_S222_S230;1;R7C12_S23;R7C12_S232_S230;1;R9C12_S23;R9C12_S232_S230;1;R11C12_E23;R11C12_S232_E230;1;R11C14_E23;R11C14_E232_E230;1;R11C16_E80;R11C16_E232_E800;1;R11C24_W23;R11C24_E808_W230;1;R11C22_W26;R11C22_W232_W260;1;R11C21_X03;R11C21_W261_X03;1;R11C21_A1;R11C21_X03_A1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "mylfsr_7.theactualregister[14]": {
          "hide_name": 0,
          "bits": [ 3878590 ] ,
          "attributes": {
            "ROUTING": "R12C28_Q2;;1;R12C28_EW10;R12C28_Q2_EW10;1;R12C29_A1;R12C29_E111_A1;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:33.35-33.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_7 theactualregister"
          }
        },
        "seeddatabuffer[2][11]": {
          "hide_name": 0,
          "bits": [ 3878087 ] ,
          "attributes": {
            "ROUTING": "R16C19_E25;R16C19_E252_E250;1;R16C21_A1;R16C21_E252_A1;1;R15C19_B3;R15C19_X04_B3;1;R16C17_Q5;;1;R16C17_E25;R16C17_Q5_E250;1;R16C19_N25;R16C19_E252_N250;1;R15C19_X04;R15C19_N251_X04;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_2 seed"
          }
        },
        "mylfsr_2.theactualregister[11]": {
          "hide_name": 0,
          "bits": [ 3878086 ] ,
          "attributes": {
            "ROUTING": "R15C19_Q5;;1;R15C19_N13;R15C19_Q5_N130;1;R15C19_A3;R15C19_N130_A3;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:28.35-28.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_2 theactualregister"
          }
        },
        "keybuffer[6]": {
          "hide_name": 0,
          "bits": [ 3878467 ] ,
          "attributes": {
            "ROUTING": "R11C25_Q1;;1;R11C25_EW10;R11C25_Q1_EW10;1;R11C26_A4;R11C26_E111_A4;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "mylfsr_6 outputbit",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "mylfsr_6.theactualregister[15]": {
          "hide_name": 0,
          "bits": [ 3878465 ] ,
          "attributes": {
            "ROUTING": "R11C25_N10;R11C25_Q2_N100;1;R11C25_A1;R11C25_N100_A1;1;R11C25_Q2;;1;R11C25_EW20;R11C25_Q2_EW20;1;R11C24_D1;R11C24_W121_D1;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:32.35-32.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_6 theactualregister"
          }
        },
        "mylfsr_2.theactualregister[13]": {
          "hide_name": 0,
          "bits": [ 3878078 ] ,
          "attributes": {
            "ROUTING": "R16C19_X05;R16C19_Q2_X05;1;R16C19_A4;R16C19_X05_A4;1;R16C19_Q2;;1;R16C19_SN10;R16C19_Q2_SN10;1;R15C19_C7;R15C19_N111_C7;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:28.35-28.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_2 theactualregister"
          }
        },
        "mylfsr_2.theactualregister[12]": {
          "hide_name": 0,
          "bits": [ 3878077 ] ,
          "attributes": {
            "ROUTING": "R15C19_W13;R15C19_Q3_W130;1;R15C19_B7;R15C19_W130_B7;1;R15C19_Q3;;1;R15C19_S23;R15C19_Q3_S230;1;R16C19_X02;R16C19_S231_X02;1;R16C19_A2;R16C19_X02_A2;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:28.35-28.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_2 theactualregister"
          }
        },
        "mylfsr_2.theactualregister[10]": {
          "hide_name": 0,
          "bits": [ 3878076 ] ,
          "attributes": {
            "ROUTING": "R15C19_A5;R15C19_S101_A5;1;R14C19_Q2;;1;R14C19_S10;R14C19_Q2_S100;1;R15C19_A7;R15C19_S101_A7;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:28.35-28.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_2 theactualregister"
          }
        },
        "seeddatabuffer[2][15]": {
          "hide_name": 0,
          "bits": [ 3878073 ] ,
          "attributes": {
            "ROUTING": "R15C19_E20;R15C19_Q0_E200;1;R15C21_E20;R15C21_E202_E200;1;R15C21_A2;R15C21_E200_A2;1;R15C19_Q0;;1;R15C19_E26;R15C19_E130_E260;1;R15C19_E13;R15C19_Q0_E130;1;R15C19_D2;R15C19_E260_D2;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_2 seed"
          }
        },
        "seeddatabuffer[2][13]": {
          "hide_name": 0,
          "bits": [ 3878071 ] ,
          "attributes": {
            "ROUTING": "R15C20_S25;R15C20_Q5_S250;1;R16C20_A0;R16C20_S251_A0;1;R15C20_W10;R15C20_Q5_W100;1;R15C19_C2;R15C19_W101_C2;1;R15C20_Q5;;1;R15C20_SN10;R15C20_Q5_SN10;1;R16C20_W21;R16C20_S111_W210;1;R16C19_B4;R16C19_W211_B4;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_2 seed"
          }
        },
        "seeddatabuffer[2][12]": {
          "hide_name": 0,
          "bits": [ 3878069 ] ,
          "attributes": {
            "ROUTING": "R16C19_S13;R16C19_Q0_S130;1;R16C19_B2;R16C19_S130_B2;1;R16C20_A4;R16C20_S200_A4;1;R16C19_E20;R16C19_Q0_E200;1;R16C20_S20;R16C20_E201_S200;1;R16C19_Q0;;1;R16C19_N13;R16C19_Q0_N130;1;R15C19_B2;R15C19_N131_B2;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_2 seed"
          }
        },
        "seeddatabuffer[2][10]": {
          "hide_name": 0,
          "bits": [ 3878067 ] ,
          "attributes": {
            "ROUTING": "R15C19_N21;R15C19_Q1_N210;1;R15C19_A2;R15C19_N210_A2;1;R15C19_W10;R15C19_Q1_W100;1;R15C19_B5;R15C19_W100_B5;1;R15C19_Q1;;1;R15C19_EW10;R15C19_Q1_EW10;1;R15C20_A3;R15C20_E111_A3;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_2 seed"
          }
        },
        "mylfsr_2.theactualregister_DFF_Q_15_D_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3878065 ] ,
          "attributes": {
            "ROUTING": "R15C19_F7;;1;R15C19_X08;R15C19_F7_X08;1;R15C19_B4;R15C19_X08_B4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "mylfsr_2.theactualregister_DFF_Q_15_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878064 ] ,
          "attributes": {
            "ROUTING": "R15C19_F2;;1;R15C19_X05;R15C19_F2_X05;1;R15C19_A4;R15C19_X05_A4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "seeddatabuffer[5][14]": {
          "hide_name": 0,
          "bits": [ 3878461 ] ,
          "attributes": {
            "ROUTING": "R14C26_X03;R14C26_W241_X03;1;R14C26_B4;R14C26_X03_B4;1;R15C27_Q5;;1;R15C27_N10;R15C27_Q5_N100;1;R14C27_W24;R14C27_N101_W240;1;R14C25_W25;R14C25_W242_W250;1;R14C24_A5;R14C24_W251_A5;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_5 seed"
          }
        },
        "seeddatabuffer[2][0]": {
          "hide_name": 0,
          "bits": [ 3878059 ] ,
          "attributes": {
            "ROUTING": "R14C21_N10;R14C21_Q1_N100;1;R14C21_A0;R14C21_N100_A0;1;R14C21_Q1;;1;R14C21_S21;R14C21_Q1_S210;1;R16C21_W21;R16C21_S212_W210;1;R16C19_B3;R16C19_W212_B3;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_2 seed"
          }
        },
        "mylfsr_2.theactualregister[0]": {
          "hide_name": 0,
          "bits": [ 3878058 ] ,
          "attributes": {
            "ROUTING": "R15C19_Q4;;1;R15C19_S13;R15C19_Q4_S130;1;R16C19_A3;R16C19_S131_A3;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:28.35-28.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_2 theactualregister"
          }
        },
        "seeddatabuffer[5][5]": {
          "hide_name": 0,
          "bits": [ 3878458 ] ,
          "attributes": {
            "ROUTING": "R15C27_N20;R15C27_N101_N200;1;R14C27_X07;R14C27_N201_X07;1;R14C27_A3;R14C27_X07_A3;1;R15C29_X07;R15C29_E242_X07;1;R15C29_B1;R15C29_X07_B1;1;R16C27_N10;R16C27_Q5_N100;1;R15C27_E24;R15C27_N101_E240;1;R16C27_Q5;;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_5 seed"
          }
        },
        "seeddatabuffer[2][1]": {
          "hide_name": 0,
          "bits": [ 3878053 ] ,
          "attributes": {
            "ROUTING": "R15C18_S21;R15C18_E111_S210;1;R16C18_B0;R16C18_S211_B0;1;R15C17_Q4;;1;R15C17_EW10;R15C17_Q4_EW10;1;R15C18_N25;R15C18_E111_N250;1;R14C18_A2;R14C18_N251_A2;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_2 seed"
          }
        },
        "mylfsr_2.theactualregister[1]": {
          "hide_name": 0,
          "bits": [ 3878052 ] ,
          "attributes": {
            "ROUTING": "R16C19_Q3;;1;R16C19_W13;R16C19_Q3_W130;1;R16C18_A0;R16C18_W131_A0;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:28.35-28.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_2 theactualregister"
          }
        },
        "mylfsr_7.theactualregister[9]": {
          "hide_name": 0,
          "bits": [ 3878656 ] ,
          "attributes": {
            "ROUTING": "R12C27_Q5;;1;R12C27_E25;R12C27_Q5_E250;1;R12C29_A4;R12C29_E252_A4;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:33.35-33.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_7 theactualregister"
          }
        },
        "seeddatabuffer[2][2]": {
          "hide_name": 0,
          "bits": [ 3878047 ] ,
          "attributes": {
            "ROUTING": "R14C18_W10;R14C18_Q3_W100;1;R14C18_B4;R14C18_W100_B4;1;R14C18_Q3;;1;R14C18_SN10;R14C18_Q3_SN10;1;R15C18_E25;R15C18_S111_E250;1;R15C19_A1;R15C19_E251_A1;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_2 seed"
          }
        },
        "mylfsr_2.theactualregister[2]": {
          "hide_name": 0,
          "bits": [ 3878046 ] ,
          "attributes": {
            "ROUTING": "R16C18_Q0;;1;R16C18_N20;R16C18_Q0_N200;1;R14C18_X07;R14C18_N202_X07;1;R14C18_A4;R14C18_X07_A4;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:28.35-28.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_2 theactualregister"
          }
        },
        "seeddatabuffer[5][6]": {
          "hide_name": 0,
          "bits": [ 3878453 ] ,
          "attributes": {
            "ROUTING": "R15C28_E13;R15C28_Q1_E130;1;R15C29_B5;R15C29_E131_B5;1;R15C28_Q1;;1;R15C28_W13;R15C28_Q1_W130;1;R15C27_A5;R15C27_W131_A5;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_5 seed"
          }
        },
        "seeddatabuffer[2][3]": {
          "hide_name": 0,
          "bits": [ 3878041 ] ,
          "attributes": {
            "ROUTING": "R15C18_S10;R15C18_Q5_S100;1;R15C18_B1;R15C18_S100_B1;1;R15C18_Q5;;1;R15C18_S13;R15C18_Q5_S130;1;R16C18_W27;R16C18_S131_W270;1;R16C17_A5;R16C17_W271_A5;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_2 seed"
          }
        },
        "mylfsr_2.theactualregister[3]": {
          "hide_name": 0,
          "bits": [ 3878040 ] ,
          "attributes": {
            "ROUTING": "R14C18_Q4;;1;R14C18_S13;R14C18_Q4_S130;1;R15C18_A1;R15C18_S131_A1;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:28.35-28.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_2 theactualregister"
          }
        },
        "mylfsr_5.theactualregister[6]": {
          "hide_name": 0,
          "bits": [ 3878452 ] ,
          "attributes": {
            "ROUTING": "R15C29_Q1;;1;R15C29_X06;R15C29_Q1_X06;1;R15C29_A5;R15C29_X06_A5;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:31.35-31.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_5 theactualregister"
          }
        },
        "seeddatabuffer[2][4]": {
          "hide_name": 0,
          "bits": [ 3878035 ] ,
          "attributes": {
            "ROUTING": "R14C20_W20;R14C20_Q0_W200;1;R14C18_S20;R14C18_W202_S200;1;R15C18_X07;R15C18_S201_X07;1;R15C18_B0;R15C18_X07_B0;1;R14C20_Q0;;1;R14C20_W13;R14C20_Q0_W130;1;R14C19_S27;R14C19_W131_S270;1;R16C19_A0;R16C19_S272_A0;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_2 seed"
          }
        },
        "mylfsr_2.theactualregister[4]": {
          "hide_name": 0,
          "bits": [ 3878034 ] ,
          "attributes": {
            "ROUTING": "R15C18_Q1;;1;R15C18_N10;R15C18_Q1_N100;1;R15C18_A0;R15C18_N100_A0;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:28.35-28.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_2 theactualregister"
          }
        },
        "mylfsr_2.theactualregister[5]": {
          "hide_name": 0,
          "bits": [ 3878032 ] ,
          "attributes": {
            "ROUTING": "R15C18_Q0;;1;R15C18_E20;R15C18_Q0_E200;1;R15C18_A2;R15C18_E200_A2;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:28.35-28.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_2 theactualregister"
          }
        },
        "seeddatabuffer[0]_DFFE_Q_8_D[1]": {
          "hide_name": 0,
          "bits": [ 3878584 ] ,
          "attributes": {
            "ROUTING": "R12C32_W22;R12C32_S221_W220;1;R12C30_W22;R12C30_W222_W220;1;R12C28_W23;R12C28_W222_W230;1;R12C26_W26;R12C26_W232_W260;1;R12C24_W27;R12C24_W262_W270;1;R12C22_W27;R12C22_W272_W270;1;R12C21_A2;R12C21_W271_A2;1;R1C38_F6;;1;R1C38_S26;R1C38_F6_S260;1;R3C38_W26;R3C38_S262_W260;1;R3C36_W27;R3C36_W262_W270;1;R3C34_S27;R3C34_W272_S270;1;R5C34_W27;R5C34_S272_W270;1;R5C32_S27;R5C32_W272_S270;1;R7C32_S27;R7C32_S272_S270;1;R9C32_S22;R9C32_S272_S220;1;R11C32_S22;R11C32_S222_S220;1;R13C32_W22;R13C32_S222_W220;1;R13C30_W23;R13C30_W222_W230;1;R13C29_B0;R13C29_W231_B0;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "mylfsr_2.theactualregister[14]": {
          "hide_name": 0,
          "bits": [ 3878029 ] ,
          "attributes": {
            "ROUTING": "R16C19_Q4;;1;R16C19_E10;R16C19_Q4_E100;1;R16C19_A5;R16C19_E100_A5;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:28.35-28.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_2 theactualregister"
          }
        },
        "mylfsr_6.outputbit_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878464 ] ,
          "attributes": {
            "ROUTING": "R11C25_F6;;1;R11C25_X07;R11C25_F6_X07;1;R11C25_CE0;R11C25_X07_CE0;1"
          }
        },
        "mylfsr_6.theactualregister[5]": {
          "hide_name": 0,
          "bits": [ 3878482 ] ,
          "attributes": {
            "ROUTING": "R13C24_Q2;;1;R13C24_W13;R13C24_Q2_W130;1;R13C23_N23;R13C23_W131_N230;1;R12C23_A5;R12C23_N231_A5;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:32.35-32.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_6 theactualregister"
          }
        },
        "mylfsr_7.theactualregister[12]": {
          "hide_name": 0,
          "bits": [ 3878638 ] ,
          "attributes": {
            "ROUTING": "R12C29_W13;R12C29_Q5_W130;1;R12C28_A3;R12C28_W131_A3;1;R12C29_Q5;;1;R12C29_X08;R12C29_Q5_X08;1;R12C29_B7;R12C29_X08_B7;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:33.35-33.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_7 theactualregister"
          }
        },
        "mylfsr_2.outputbit_LUT2_I0_I1[1]": {
          "hide_name": 0,
          "bits": [ 3878021 ] ,
          "attributes": {
            "ROUTING": "R17C17_E27;R17C17_N272_E270;1;R17C19_E27;R17C19_E272_E270;1;R17C20_X04;R17C20_E271_X04;1;R17C20_B3;R17C20_X04_B3;1;R29C13_F6;;1;R29C13_N26;R29C13_F6_N260;1;R27C13_N27;R27C13_N262_N270;1;R25C13_N22;R25C13_N272_N220;1;R23C13_N23;R23C13_N222_N230;1;R21C13_E23;R21C13_N232_E230;1;R21C15_E26;R21C15_E232_E260;1;R21C17_N26;R21C17_E262_N260;1;R19C17_N27;R19C17_N262_N270;1;R17C17_N27;R17C17_N272_N270;1;R15C17_N27;R15C17_N272_N270;1;R14C17_E27;R14C17_N271_E270;1;R14C18_A1;R14C18_E271_A1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "seeddatabuffer[5][7]": {
          "hide_name": 0,
          "bits": [ 3878447 ] ,
          "attributes": {
            "ROUTING": "R16C27_X03;R16C27_Q4_X03;1;R16C27_B2;R16C27_X03_B2;1;R16C27_Q4;;1;R16C27_SN10;R16C27_Q4_SN10;1;R15C27_A3;R15C27_N111_A3;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_5 seed"
          }
        },
        "keybuffer[2]": {
          "hide_name": 0,
          "bits": [ 3878015 ] ,
          "attributes": {
            "ROUTING": "R16C20_Q3;;1;R16C20_S13;R16C20_Q3_S130;1;R17C20_A3;R17C20_S131_A3;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "mylfsr_2 outputbit",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "mylfsr_2.theactualregister[15]": {
          "hide_name": 0,
          "bits": [ 3878013 ] ,
          "attributes": {
            "ROUTING": "R16C19_EW10;R16C19_Q5_EW10;1;R16C20_A3;R16C20_E111_A3;1;R16C19_Q5;;1;R16C19_SN20;R16C19_Q5_SN20;1;R15C19_W26;R15C19_N121_W260;1;R15C19_D7;R15C19_W260_D7;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:28.35-28.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_2 theactualregister"
          }
        },
        "mylfsr_2.outputbit_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878012 ] ,
          "attributes": {
            "ROUTING": "R16C20_F7;;1;R16C20_X08;R16C20_F7_X08;1;R16C20_CE1;R16C20_X08_CE1;1"
          }
        },
        "seeddatabuffer[1][14]": {
          "hide_name": 0,
          "bits": [ 3878009 ] ,
          "attributes": {
            "ROUTING": "R13C20_S21;R13C20_W212_S210;1;R14C20_X02;R14C20_S211_X02;1;R14C20_A3;R14C20_X02_A3;1;R13C22_W21;R13C22_S111_W210;1;R13C20_B1;R13C20_W212_B1;1;R12C22_SN10;R12C22_Q2_SN10;1;R12C22_Q2;;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_1 seed"
          }
        },
        "seeddatabuffer[1][5]": {
          "hide_name": 0,
          "bits": [ 3878006 ] ,
          "attributes": {
            "ROUTING": "R12C20_S10;R12C20_Q2_S100;1;R13C20_A5;R13C20_S101_A5;1;R12C20_Q2;;1;R12C20_E13;R12C20_Q2_E130;1;R12C21_B5;R12C21_E131_B5;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_1 seed"
          }
        },
        "seeddatabuffer[7][15]": {
          "hide_name": 0,
          "bits": [ 3878634 ] ,
          "attributes": {
            "ROUTING": "R11C27_Q3;;1;R11C27_E10;R11C27_Q3_E100;1;R11C28_D7;R11C28_E101_D7;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_7 seed"
          }
        },
        "seeddatabuffer[1][6]": {
          "hide_name": 0,
          "bits": [ 3878001 ] ,
          "attributes": {
            "ROUTING": "R13C22_SN10;R13C22_Q4_SN10;1;R12C22_A2;R12C22_N111_A2;1;R13C22_Q4;;1;R13C22_N10;R13C22_Q4_N100;1;R12C22_B4;R12C22_N101_B4;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_1 seed"
          }
        },
        "mylfsr_1.theactualregister[6]": {
          "hide_name": 0,
          "bits": [ 3878000 ] ,
          "attributes": {
            "ROUTING": "R12C21_Q5;;1;R12C21_E25;R12C21_Q5_E250;1;R12C22_A4;R12C22_E251_A4;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:27.35-27.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_1 theactualregister"
          }
        },
        "seeddatabuffer[5][8]": {
          "hide_name": 0,
          "bits": [ 3878441 ] ,
          "attributes": {
            "ROUTING": "R15C27_S13;R15C27_Q4_S130;1;R16C27_E23;R16C27_S131_E230;1;R16C28_B3;R16C28_E231_B3;1;R15C27_Q4;;1;R15C27_W24;R15C27_Q4_W240;1;R15C25_N24;R15C25_W242_N240;1;R13C25_X05;R13C25_N242_X05;1;R13C25_A4;R13C25_X05_A4;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_5 seed"
          }
        },
        "seeddatabuffer[1][7]": {
          "hide_name": 0,
          "bits": [ 3877995 ] ,
          "attributes": {
            "ROUTING": "R12C21_W10;R12C21_Q3_W100;1;R12C21_B4;R12C21_W100_B4;1;R12C21_Q3;;1;R12C21_W23;R12C21_Q3_W230;1;R12C19_W23;R12C19_W232_W230;1;R12C18_S23;R12C18_W231_S230;1;R13C18_A5;R13C18_S231_A5;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_1 seed"
          }
        },
        "mylfsr_1.theactualregister[7]": {
          "hide_name": 0,
          "bits": [ 3877994 ] ,
          "attributes": {
            "ROUTING": "R12C22_Q4;;1;R12C22_W13;R12C22_Q4_W130;1;R12C21_A4;R12C21_W131_A4;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:27.35-27.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_1 theactualregister"
          }
        },
        "mylfsr_5.theactualregister[8]": {
          "hide_name": 0,
          "bits": [ 3878440 ] ,
          "attributes": {
            "ROUTING": "R16C27_Q2;;1;R16C27_EW10;R16C27_Q2_EW10;1;R16C28_A3;R16C28_E111_A3;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:31.35-31.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_5 theactualregister"
          }
        },
        "seeddatabuffer[1][8]": {
          "hide_name": 0,
          "bits": [ 3877989 ] ,
          "attributes": {
            "ROUTING": "R13C21_B2;R13C21_S130_B2;1;R13C21_Q1;;1;R13C21_S13;R13C21_Q1_S130;1;R14C21_A1;R14C21_S131_A1;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_1 seed"
          }
        },
        "mylfsr_1.theactualregister[8]": {
          "hide_name": 0,
          "bits": [ 3877988 ] ,
          "attributes": {
            "ROUTING": "R12C21_Q4;;1;R12C21_S13;R12C21_Q4_S130;1;R13C21_A2;R13C21_S131_A2;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:27.35-27.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_1 theactualregister"
          }
        },
        "keybuffer[7]": {
          "hide_name": 0,
          "bits": [ 3878578 ] ,
          "attributes": {
            "ROUTING": "R13C29_Q2;;1;R13C29_X01;R13C29_Q2_X01;1;R13C29_A0;R13C29_X01_A0;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "mylfsr_7 outputbit",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "seeddatabuffer[1][9]": {
          "hide_name": 0,
          "bits": [ 3877983 ] ,
          "attributes": {
            "ROUTING": "R14C17_S10;R14C17_Q4_S100;1;R15C17_A4;R15C17_S101_A4;1;R14C17_Q4;;1;R14C17_SN10;R14C17_Q4_SN10;1;R13C17_E21;R13C17_N111_E210;1;R13C19_E21;R13C19_E212_E210;1;R13C20_B0;R13C20_E211_B0;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_1 seed"
          }
        },
        "mylfsr_1.theactualregister[9]": {
          "hide_name": 0,
          "bits": [ 3877982 ] ,
          "attributes": {
            "ROUTING": "R13C21_Q2;;1;R13C21_W13;R13C21_Q2_W130;1;R13C20_A0;R13C20_W131_A0;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:27.35-27.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_1 theactualregister"
          }
        },
        "seeddatabuffer[5][9]": {
          "hide_name": 0,
          "bits": [ 3878435 ] ,
          "attributes": {
            "ROUTING": "R14C28_N13;R14C28_Q5_N130;1;R13C28_W27;R13C28_N131_W270;1;R13C26_A4;R13C26_W272_A4;1;R14C28_Q5;;1;R14C28_X04;R14C28_Q5_X04;1;R14C28_B1;R14C28_X04_B1;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_5 seed"
          }
        },
        "mylfsr_5.theactualregister[9]": {
          "hide_name": 0,
          "bits": [ 3878434 ] ,
          "attributes": {
            "ROUTING": "R16C28_Q3;;1;R16C28_N23;R16C28_Q3_N230;1;R14C28_X02;R14C28_N232_X02;1;R14C28_A1;R14C28_X02_A1;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:31.35-31.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_5 theactualregister"
          }
        },
        "seeddatabuffer[1][11]": {
          "hide_name": 0,
          "bits": [ 3877974 ] ,
          "attributes": {
            "ROUTING": "R13C18_E13;R13C18_Q1_E130;1;R13C19_B5;R13C19_E131_B5;1;R13C18_Q1;;1;R13C18_S21;R13C18_Q1_S210;1;R15C18_A5;R15C18_S212_A5;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_1 seed"
          }
        },
        "mylfsr_1.theactualregister[11]": {
          "hide_name": 0,
          "bits": [ 3877973 ] ,
          "attributes": {
            "ROUTING": "R13C18_Q2;;1;R13C18_EW10;R13C18_Q2_EW10;1;R13C19_A5;R13C19_E111_A5;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:27.35-27.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_1 theactualregister"
          }
        },
        "mylfsr_7.theactualregister[15]": {
          "hide_name": 0,
          "bits": [ 3878576 ] ,
          "attributes": {
            "ROUTING": "R12C29_S13;R12C29_Q1_S130;1;R13C29_A2;R13C29_S131_A2;1;R12C29_Q1;;1;R12C29_X02;R12C29_Q1_X02;1;R12C29_D7;R12C29_X02_D7;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:33.35-33.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_7 theactualregister"
          }
        },
        "mylfsr_7.outputbit_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3878575 ] ,
          "attributes": {
            "ROUTING": "R13C29_F6;;1;R13C29_X07;R13C29_F6_X07;1;R13C29_CE1;R13C29_X07_CE1;1"
          }
        },
        "mylfsr_1.theactualregister[13]": {
          "hide_name": 0,
          "bits": [ 3877965 ] ,
          "attributes": {
            "ROUTING": "R14C19_EW10;R14C19_Q3_EW10;1;R14C20_A4;R14C20_E111_A4;1;R14C19_Q3;;1;R14C19_SN20;R14C19_Q3_SN20;1;R13C19_E26;R13C19_N121_E260;1;R13C20_C6;R13C20_E261_C6;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:27.35-27.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_1 theactualregister"
          }
        },
        "mylfsr_1.theactualregister[12]": {
          "hide_name": 0,
          "bits": [ 3877964 ] ,
          "attributes": {
            "ROUTING": "R13C19_S13;R13C19_Q5_S130;1;R14C19_A3;R14C19_S131_A3;1;R13C19_Q5;;1;R13C19_E13;R13C19_Q5_E130;1;R13C20_B6;R13C20_E131_B6;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:27.35-27.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_1 theactualregister"
          }
        },
        "mylfsr_1.theactualregister[10]": {
          "hide_name": 0,
          "bits": [ 3877963 ] ,
          "attributes": {
            "ROUTING": "R13C20_W10;R13C20_Q0_W100;1;R13C19_W24;R13C19_W101_W240;1;R13C18_X07;R13C18_W241_X07;1;R13C18_A2;R13C18_X07_A2;1;R13C20_W20;R13C20_Q0_W200;1;R13C20_A6;R13C20_W200_A6;1;R13C20_Q0;;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:27.35-27.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_1 theactualregister"
          }
        },
        "seeddatabuffer[1][15]": {
          "hide_name": 0,
          "bits": [ 3877960 ] ,
          "attributes": {
            "ROUTING": "R13C18_EW20;R13C18_Q5_EW20;1;R13C19_E22;R13C19_E121_E220;1;R13C20_D7;R13C20_E221_D7;1;R15C20_A4;R15C20_S200_A4;1;R13C18_E25;R13C18_Q5_E250;1;R15C20_S20;R15C20_S252_S200;1;R13C20_S25;R13C20_E252_S250;1;R13C18_Q5;;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_1 seed"
          }
        },
        "seeddatabuffer[1][13]": {
          "hide_name": 0,
          "bits": [ 3877958 ] ,
          "attributes": {
            "ROUTING": "R14C20_E25;R14C20_S111_E250;1;R14C20_B4;R14C20_E250_B4;1;R14C20_S25;R14C20_S111_S250;1;R15C20_A1;R15C20_S251_A1;1;R13C20_Q5;;1;R13C20_X08;R13C20_Q5_X08;1;R13C20_C7;R13C20_X08_C7;1;R13C20_SN10;R13C20_Q5_SN10;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_1 seed"
          }
        },
        "seeddatabuffer[1][12]": {
          "hide_name": 0,
          "bits": [ 3877956 ] ,
          "attributes": {
            "ROUTING": "R13C20_X07;R13C20_Q4_X07;1;R13C20_B7;R13C20_X07_B7;1;R13C20_S24;R13C20_Q4_S240;1;R14C20_X03;R14C20_S241_X03;1;R14C20_A0;R14C20_X03_A0;1;R13C20_Q4;;1;R13C20_EW10;R13C20_Q4_EW10;1;R13C19_S21;R13C19_W111_S210;1;R14C19_B3;R14C19_S211_B3;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_1 seed"
          }
        },
        "seeddatabuffer[1][10]": {
          "hide_name": 0,
          "bits": [ 3877954 ] ,
          "attributes": {
            "ROUTING": "R13C18_B2;R13C18_W111_B2;1;R13C18_S25;R13C18_W111_S250;1;R14C18_A3;R14C18_S251_A3;1;R13C19_Q1;;1;R13C19_EW10;R13C19_Q1_EW10;1;R13C20_A7;R13C20_E111_A7;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_1 seed"
          }
        },
        "mylfsr_1.theactualregister_DFF_Q_15_D_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3877952 ] ,
          "attributes": {
            "ROUTING": "R13C20_F6;;1;R13C20_X03;R13C20_F6_X03;1;R13C20_B3;R13C20_X03_B3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "mylfsr_1.theactualregister_DFF_Q_15_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3877951 ] ,
          "attributes": {
            "ROUTING": "R13C20_F7;;1;R13C20_A3;R13C20_F7_A3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "mylfsr_5.theactualregister[11]": {
          "hide_name": 0,
          "bits": [ 3878425 ] ,
          "attributes": {
            "ROUTING": "R14C29_Q0;;1;R14C29_W13;R14C29_Q0_W130;1;R14C28_A0;R14C28_W131_A0;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:31.35-31.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_5 theactualregister"
          }
        },
        "seeddatabuffer[1][0]": {
          "hide_name": 0,
          "bits": [ 3877946 ] ,
          "attributes": {
            "ROUTING": "R12C20_SN10;R12C20_Q1_SN10;1;R13C20_B2;R13C20_S111_B2;1;R12C20_Q1;;1;R12C20_EW10;R12C20_Q1_EW10;1;R12C21_S25;R12C21_E111_S250;1;R13C21_A1;R13C21_S251_A1;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_1 seed"
          }
        },
        "mylfsr_1.theactualregister[0]": {
          "hide_name": 0,
          "bits": [ 3877945 ] ,
          "attributes": {
            "ROUTING": "R13C20_Q3;;1;R13C20_X02;R13C20_Q3_X02;1;R13C20_A2;R13C20_X02_A2;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:27.35-27.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_1 theactualregister"
          }
        },
        "seeddatabuffer[6][14]": {
          "hide_name": 0,
          "bits": [ 3878572 ] ,
          "attributes": {
            "ROUTING": "R12C25_N13;R12C25_Q5_N130;1;R11C25_B2;R11C25_N131_B2;1;R12C25_Q5;;1;R12C26_A4;R12C26_E251_A4;1;R12C25_E25;R12C25_Q5_E250;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_6 seed"
          }
        },
        "seeddatabuffer[1][1]": {
          "hide_name": 0,
          "bits": [ 3877940 ] ,
          "attributes": {
            "ROUTING": "R12C18_E23;R12C18_Q3_E230;1;R12C20_B4;R12C20_E232_B4;1;R12C18_Q3;;1;R12C18_W13;R12C18_Q3_W130;1;R12C17_S23;R12C17_W131_S230;1;R14C17_A4;R14C17_S232_A4;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_1 seed"
          }
        },
        "mylfsr_1.theactualregister[1]": {
          "hide_name": 0,
          "bits": [ 3877939 ] ,
          "attributes": {
            "ROUTING": "R13C20_Q2;;1;R13C20_SN20;R13C20_Q2_SN20;1;R12C20_A4;R12C20_N121_A4;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:27.35-27.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_1 theactualregister"
          }
        },
        "seeddatabuffer[6][5]": {
          "hide_name": 0,
          "bits": [ 3878569 ] ,
          "attributes": {
            "ROUTING": "R12C25_W13;R12C25_Q3_W130;1;R12C24_N27;R12C24_W131_N270;1;R11C24_A3;R11C24_N271_A3;1;R12C25_Q3;;1;R12C25_W23;R12C25_Q3_W230;1;R12C23_B5;R12C23_W232_B5;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_6 seed"
          }
        },
        "seeddatabuffer[1][2]": {
          "hide_name": 0,
          "bits": [ 3877934 ] ,
          "attributes": {
            "ROUTING": "R12C19_S27;R12C19_E131_S270;1;R13C19_A1;R13C19_S271_A1;1;R12C18_Q2;;1;R12C18_E13;R12C18_Q2_E130;1;R12C19_S23;R12C19_E131_S230;1;R13C19_B3;R13C19_S231_B3;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_1 seed"
          }
        },
        "mylfsr_1.theactualregister[2]": {
          "hide_name": 0,
          "bits": [ 3877933 ] ,
          "attributes": {
            "ROUTING": "R12C20_Q4;;1;R12C20_S13;R12C20_Q4_S130;1;R13C20_W27;R13C20_S131_W270;1;R13C19_A3;R13C19_W271_A3;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:27.35-27.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_1 theactualregister"
          }
        },
        "mylfsr_5.theactualregister[13]": {
          "hide_name": 0,
          "bits": [ 3878417 ] ,
          "attributes": {
            "ROUTING": "R14C28_A3;R14C28_X05_A3;1;R14C28_Q2;;1;R14C28_X05;R14C28_Q2_X05;1;R14C28_C7;R14C28_X05_C7;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:31.35-31.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_5 theactualregister"
          }
        },
        "seeddatabuffer[1][3]": {
          "hide_name": 0,
          "bits": [ 3877928 ] ,
          "attributes": {
            "ROUTING": "R13C18_E24;R13C18_Q4_E240;1;R13C20_E25;R13C20_E242_E250;1;R13C21_X08;R13C21_E251_X08;1;R13C21_B5;R13C21_X08_B5;1;R13C18_Q4;;1;R13C18_N10;R13C18_Q4_N100;1;R13C18_A1;R13C18_N100_A1;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_1 seed"
          }
        },
        "mylfsr_1.theactualregister[3]": {
          "hide_name": 0,
          "bits": [ 3877927 ] ,
          "attributes": {
            "ROUTING": "R13C19_Q3;;1;R13C19_E10;R13C19_Q3_E100;1;R13C20_E20;R13C20_E101_E200;1;R13C21_X05;R13C21_E201_X05;1;R13C21_A5;R13C21_X05_A5;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:27.35-27.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_1 theactualregister"
          }
        },
        "mylfsr_5.theactualregister[12]": {
          "hide_name": 0,
          "bits": [ 3878416 ] ,
          "attributes": {
            "ROUTING": "R14C28_E20;R14C28_Q0_E200;1;R14C28_A2;R14C28_E200_A2;1;R14C28_Q0;;1;R14C28_W13;R14C28_Q0_W130;1;R14C28_B7;R14C28_W130_B7;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:31.35-31.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_5 theactualregister"
          }
        },
        "seeddatabuffer[1][4]": {
          "hide_name": 0,
          "bits": [ 3877922 ] ,
          "attributes": {
            "ROUTING": "R12C20_E23;R12C20_E131_E230;1;R12C21_B1;R12C21_E231_B1;1;R12C19_Q4;;1;R12C19_E13;R12C19_Q4_E130;1;R12C20_S23;R12C20_E131_S230;1;R13C20_A4;R13C20_S231_A4;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_1 seed"
          }
        },
        "mylfsr_1.theactualregister[4]": {
          "hide_name": 0,
          "bits": [ 3877921 ] ,
          "attributes": {
            "ROUTING": "R13C21_Q5;;1;R13C21_SN10;R13C21_Q5_SN10;1;R12C21_A1;R12C21_N111_A1;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:27.35-27.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_1 theactualregister"
          }
        },
        "mylfsr_1.theactualregister[5]": {
          "hide_name": 0,
          "bits": [ 3877919 ] ,
          "attributes": {
            "ROUTING": "R12C21_Q1;;1;R12C21_X06;R12C21_Q1_X06;1;R12C21_A5;R12C21_X06_A5;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:27.35-27.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_1 theactualregister"
          }
        },
        "mylfsr_5.theactualregister[10]": {
          "hide_name": 0,
          "bits": [ 3878415 ] ,
          "attributes": {
            "ROUTING": "R14C28_E21;R14C28_Q1_E210;1;R14C29_X02;R14C29_E211_X02;1;R14C29_A0;R14C29_X02_A0;1;R14C28_Q1;;1;R14C28_X06;R14C28_Q1_X06;1;R14C28_A7;R14C28_X06_A7;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:31.35-31.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_5 theactualregister"
          }
        },
        "mylfsr_1.theactualregister[14]": {
          "hide_name": 0,
          "bits": [ 3877916 ] ,
          "attributes": {
            "ROUTING": "R14C20_Q4;;1;R14C20_SN10;R14C20_Q4_SN10;1;R13C20_A1;R13C20_N111_A1;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:27.35-27.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_1 theactualregister"
          }
        },
        "seeddatabuffer[5][11]": {
          "hide_name": 0,
          "bits": [ 3878426 ] ,
          "attributes": {
            "ROUTING": "R15C28_SN10;R15C28_Q0_SN10;1;R14C28_W25;R14C28_N111_W250;1;R14C28_B0;R14C28_W250_B0;1;R15C28_Q0;;1;R15C28_N20;R15C28_Q0_N200;1;R13C28_X03;R13C28_N202_X03;1;R13C28_A0;R13C28_X03_A0;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_5 seed"
          }
        },
        "mylfsr_5.theactualregister[7]": {
          "hide_name": 0,
          "bits": [ 3878446 ] ,
          "attributes": {
            "ROUTING": "R15C29_Q5;;1;R15C29_W25;R15C29_Q5_W250;1;R15C27_S25;R15C27_W252_S250;1;R16C27_A2;R16C27_S251_A2;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:31.35-31.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_5 theactualregister"
          }
        },
        "mylfsr_7.theactualregister[6]": {
          "hide_name": 0,
          "bits": [ 3878674 ] ,
          "attributes": {
            "ROUTING": "R12C27_Q3;;1;R12C27_X06;R12C27_Q3_X06;1;R12C27_A4;R12C27_X06_A4;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:33.35-33.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_7 theactualregister"
          }
        },
        "mylfsr_1.outputbit_LUT2_I0_I1[1]": {
          "hide_name": 0,
          "bits": [ 3877908 ] ,
          "attributes": {
            "ROUTING": "R13C17_N25;R13C17_E251_N250;1;R12C17_B4;R12C17_N251_B4;1;R29C13_Q6;;1;R29C13_EW20;R29C13_Q6_EW20;1;R29C14_N26;R29C14_E121_N260;1;R27C14_E26;R27C14_N262_E260;1;R27C16_N26;R27C16_E262_N260;1;R25C16_N26;R25C16_N262_N260;1;R23C16_N26;R23C16_N262_N260;1;R21C16_N26;R21C16_N262_N260;1;R19C16_N26;R19C16_N262_N260;1;R17C16_N83;R17C16_N262_N830;1;R13C16_E25;R13C16_N834_E250;1;R13C17_A4;R13C17_E251_A4;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "seeddatabuffer[5][15]": {
          "hide_name": 0,
          "bits": [ 3878412 ] ,
          "attributes": {
            "ROUTING": "R14C27_W23;R14C27_N131_W230;1;R14C25_W26;R14C25_W232_W260;1;R14C24_X07;R14C24_W261_X07;1;R14C24_A2;R14C24_X07_A2;1;R14C27_D7;R14C27_N131_D7;1;R15C27_N13;R15C27_Q3_N130;1;R15C27_Q3;;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_5 seed"
          }
        },
        "keybuffer[1]": {
          "hide_name": 0,
          "bits": [ 3877902 ] ,
          "attributes": {
            "ROUTING": "R12C17_Q1;;1;R12C17_X06;R12C17_Q1_X06;1;R12C17_A4;R12C17_X06_A4;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "mylfsr_1 outputbit",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "mylfsr_1.theactualregister[15]": {
          "hide_name": 0,
          "bits": [ 3877900 ] ,
          "attributes": {
            "ROUTING": "R13C20_S13;R13C20_Q1_S130;1;R13C20_D6;R13C20_S130_D6;1;R13C20_Q1;;1;R13C20_N13;R13C20_Q1_N130;1;R12C20_W23;R12C20_N131_W230;1;R12C18_W23;R12C18_W232_W230;1;R12C17_X02;R12C17_W231_X02;1;R12C17_A1;R12C17_X02_A1;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:27.35-27.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_1 theactualregister"
          }
        },
        "mylfsr_1.outputbit_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3877899 ] ,
          "attributes": {
            "ROUTING": "R12C17_F7;;1;R12C17_X08;R12C17_F7_X08;1;R12C17_CE0;R12C17_X08_CE0;1"
          }
        },
        "seeddatabuffer[0][14]": {
          "hide_name": 0,
          "bits": [ 3877896 ] ,
          "attributes": {
            "ROUTING": "R11C22_S25;R11C22_E111_S250;1;R13C22_X06;R13C22_S252_X06;1;R13C22_A4;R13C22_X06_A4;1;R11C21_EW10;R11C21_Q0_EW10;1;R11C21_Q0;;1;R11C20_B0;R11C20_W111_B0;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_0 seed"
          }
        },
        "seeddatabuffer[0][5]": {
          "hide_name": 0,
          "bits": [ 3877893 ] ,
          "attributes": {
            "ROUTING": "R12C18_W10;R12C18_Q1_W100;1;R12C18_B4;R12C18_W100_B4;1;R12C18_Q1;;1;R12C18_E21;R12C18_Q1_E210;1;R12C20_X02;R12C20_E212_X02;1;R12C20_A0;R12C20_X02_A0;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_0 seed"
          }
        },
        "seeddatabuffer[5][12]": {
          "hide_name": 0,
          "bits": [ 3878408 ] ,
          "attributes": {
            "ROUTING": "R14C27_E26;R14C27_S121_E260;1;R14C28_X03;R14C28_E261_X03;1;R14C28_B2;R14C28_X03_B2;1;R13C27_SN20;R13C27_Q0_SN20;1;R14C27_B7;R14C27_S121_B7;1;R13C27_Q0;;1;R13C27_W13;R13C27_Q0_W130;1;R13C26_W27;R13C26_W131_W270;1;R13C24_A0;R13C24_W272_A0;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_5 seed"
          }
        },
        "seeddatabuffer[0][6]": {
          "hide_name": 0,
          "bits": [ 3877888 ] ,
          "attributes": {
            "ROUTING": "R11C21_X02;R11C21_Q1_X02;1;R11C21_A0;R11C21_X02_A0;1;R11C21_Q1;;1;R11C21_W21;R11C21_Q1_W210;1;R11C20_B5;R11C20_W211_B5;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_0 seed"
          }
        },
        "mylfsr_0.theactualregister[6]": {
          "hide_name": 0,
          "bits": [ 3877887 ] ,
          "attributes": {
            "ROUTING": "R12C18_Q4;;1;R12C18_N13;R12C18_Q4_N130;1;R11C18_E27;R11C18_N131_E270;1;R11C20_A5;R11C20_E272_A5;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:26.35-26.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_0 theactualregister"
          }
        },
        "seeddatabuffer[5][10]": {
          "hide_name": 0,
          "bits": [ 3878406 ] ,
          "attributes": {
            "ROUTING": "R14C26_X02;R14C26_Q3_X02;1;R14C26_A1;R14C26_X02_A1;1;R14C26_EW10;R14C26_Q3_EW10;1;R14C27_A7;R14C27_E111_A7;1;R14C26_Q3;;1;R14C26_E13;R14C26_Q3_E130;1;R14C27_E23;R14C27_E131_E230;1;R14C29_B0;R14C29_E232_B0;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_5 seed"
          }
        },
        "seeddatabuffer[0][7]": {
          "hide_name": 0,
          "bits": [ 3877882 ] ,
          "attributes": {
            "ROUTING": "R12C20_W25;R12C20_W111_W250;1;R12C19_A5;R12C19_W251_A5;1;R12C21_Q2;;1;R12C21_EW10;R12C21_Q2_EW10;1;R12C20_W21;R12C20_W111_W210;1;R12C19_B3;R12C19_W211_B3;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_0 seed"
          }
        },
        "mylfsr_0.theactualregister[7]": {
          "hide_name": 0,
          "bits": [ 3877881 ] ,
          "attributes": {
            "ROUTING": "R11C20_Q5;;1;R11C20_S13;R11C20_Q5_S130;1;R12C20_W27;R12C20_S131_W270;1;R12C19_A3;R12C19_W271_A3;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:26.35-26.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_0 theactualregister"
          }
        },
        "mylfsr_5.theactualregister_DFF_Q_15_D_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3878404 ] ,
          "attributes": {
            "ROUTING": "R14C28_F7;;1;R14C28_EW10;R14C28_F7_EW10;1;R14C27_B1;R14C27_W111_B1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "seeddatabuffer[0][8]": {
          "hide_name": 0,
          "bits": [ 3877876 ] ,
          "attributes": {
            "ROUTING": "R12C19_X03;R12C19_E262_X03;1;R12C19_B2;R12C19_X03_B2;1;R13C17_Q5;;1;R13C17_SN20;R13C17_Q5_SN20;1;R12C17_E26;R12C17_N121_E260;1;R12C19_E27;R12C19_E262_E270;1;R12C20_A1;R12C20_E271_A1;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_0 seed"
          }
        },
        "mylfsr_0.theactualregister[8]": {
          "hide_name": 0,
          "bits": [ 3877875 ] ,
          "attributes": {
            "ROUTING": "R12C19_Q3;;1;R12C19_N13;R12C19_Q3_N130;1;R12C19_A2;R12C19_N130_A2;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:26.35-26.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_0 theactualregister"
          }
        },
        "mylfsr_5.theactualregister_DFF_Q_15_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3878403 ] ,
          "attributes": {
            "ROUTING": "R14C27_F7;;1;R14C27_A1;R14C27_F7_A1;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "seeddatabuffer[0][9]": {
          "hide_name": 0,
          "bits": [ 3877870 ] ,
          "attributes": {
            "ROUTING": "R12C18_E25;R12C18_N111_E250;1;R12C19_N25;R12C19_E251_N250;1;R11C19_B5;R11C19_N251_B5;1;R13C18_Q0;;1;R13C18_SN10;R13C18_Q0_SN10;1;R12C18_A3;R12C18_N111_A3;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_0 seed"
          }
        },
        "mylfsr_0.theactualregister[9]": {
          "hide_name": 0,
          "bits": [ 3877869 ] ,
          "attributes": {
            "ROUTING": "R12C19_Q2;;1;R12C19_SN20;R12C19_Q2_SN20;1;R11C19_A5;R11C19_N121_A5;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:26.35-26.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_0 theactualregister"
          }
        },
        "seeddatabuffer[6][6]": {
          "hide_name": 0,
          "bits": [ 3878564 ] ,
          "attributes": {
            "ROUTING": "R12C24_W25;R12C24_N252_W250;1;R12C23_X04;R12C23_W251_X04;1;R12C23_B3;R12C23_X04_B3;1;R14C24_Q5;;1;R14C24_N25;R14C24_Q5_N250;1;R12C24_E25;R12C24_N252_E250;1;R12C25_A5;R12C25_E251_A5;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_6 seed"
          }
        },
        "seeddatabuffer[5][0]": {
          "hide_name": 0,
          "bits": [ 3878398 ] ,
          "attributes": {
            "ROUTING": "R15C27_X05;R15C27_E201_X05;1;R15C27_A4;R15C27_X05_A4;1;R15C26_Q0;;1;R15C26_E20;R15C26_Q0_E200;1;R15C28_X01;R15C28_E202_X01;1;R15C28_B5;R15C28_X01_B5;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_5 seed"
          }
        },
        "seeddatabuffer[0][11]": {
          "hide_name": 0,
          "bits": [ 3877861 ] ,
          "attributes": {
            "ROUTING": "R13C19_W13;R13C19_Q0_W130;1;R13C18_A4;R13C18_W131_A4;1;R13C19_Q0;;1;R13C19_N13;R13C19_Q0_N130;1;R12C19_N27;R12C19_N131_N270;1;R11C19_B4;R11C19_N271_B4;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_0 seed"
          }
        },
        "mylfsr_0.theactualregister[11]": {
          "hide_name": 0,
          "bits": [ 3877860 ] ,
          "attributes": {
            "ROUTING": "R11C18_Q2;;1;R11C18_EW10;R11C18_Q2_EW10;1;R11C19_A4;R11C19_E111_A4;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:26.35-26.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_0 theactualregister"
          }
        },
        "mylfsr_5.theactualregister[0]": {
          "hide_name": 0,
          "bits": [ 3878397 ] ,
          "attributes": {
            "ROUTING": "R14C27_Q1;;1;R14C27_EW10;R14C27_Q1_EW10;1;R14C28_S21;R14C28_E111_S210;1;R15C28_A5;R15C28_S211_A5;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:31.35-31.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_5 theactualregister"
          }
        },
        "mylfsr_6.theactualregister[6]": {
          "hide_name": 0,
          "bits": [ 3878563 ] ,
          "attributes": {
            "ROUTING": "R12C23_Q5;;1;R12C23_N13;R12C23_Q5_N130;1;R12C23_A3;R12C23_N130_A3;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:32.35-32.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_6 theactualregister"
          }
        },
        "mylfsr_0.theactualregister[13]": {
          "hide_name": 0,
          "bits": [ 3877852 ] ,
          "attributes": {
            "ROUTING": "R11C19_A3;R11C19_X05_A3;1;R11C19_Q0;;1;R11C19_X05;R11C19_Q0_X05;1;R11C19_C6;R11C19_X05_C6;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:26.35-26.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_0 theactualregister"
          }
        },
        "mylfsr_0.theactualregister[12]": {
          "hide_name": 0,
          "bits": [ 3877851 ] ,
          "attributes": {
            "ROUTING": "R11C19_N10;R11C19_Q4_N100;1;R11C19_A0;R11C19_N100_A0;1;R11C19_Q4;;1;R11C19_X07;R11C19_Q4_X07;1;R11C19_B6;R11C19_X07_B6;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:26.35-26.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_0 theactualregister"
          }
        },
        "mylfsr_0.theactualregister[10]": {
          "hide_name": 0,
          "bits": [ 3877850 ] ,
          "attributes": {
            "ROUTING": "R11C19_E13;R11C19_Q5_E130;1;R11C19_A6;R11C19_E130_A6;1;R11C19_Q5;;1;R11C19_W13;R11C19_Q5_W130;1;R11C18_A2;R11C18_W131_A2;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:26.35-26.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_0 theactualregister"
          }
        },
        "seeddatabuffer[0][15]": {
          "hide_name": 0,
          "bits": [ 3877847 ] ,
          "attributes": {
            "ROUTING": "R12C19_S13;R12C19_Q5_S130;1;R12C19_D6;R12C19_S130_D6;1;R12C19_Q5;;1;R12C19_E25;R12C19_Q5_E250;1;R12C21_A3;R12C21_E252_A3;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_0 seed"
          }
        },
        "seeddatabuffer[0][13]": {
          "hide_name": 0,
          "bits": [ 3877845 ] ,
          "attributes": {
            "ROUTING": "R12C20_W13;R12C20_Q0_W130;1;R12C19_N23;R12C19_W131_N230;1;R11C19_B3;R11C19_N231_B3;1;R12C20_X05;R12C20_Q0_X05;1;R12C20_A2;R12C20_X05_A2;1;R12C20_Q0;;1;R12C20_W10;R12C20_Q0_W100;1;R12C19_C6;R12C19_W101_C6;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_0 seed"
          }
        },
        "seeddatabuffer[0][12]": {
          "hide_name": 0,
          "bits": [ 3877843 ] ,
          "attributes": {
            "ROUTING": "R11C20_W23;R11C20_Q3_W230;1;R11C19_B0;R11C19_W231_B0;1;R12C19_A4;R12C19_X06_A4;1;R12C19_B6;R12C19_S271_B6;1;R11C20_Q3;;1;R12C19_X06;R12C19_S271_X06;1;R11C20_W13;R11C20_Q3_W130;1;R11C19_S27;R11C19_W131_S270;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_0 seed"
          }
        },
        "seeddatabuffer[0][10]": {
          "hide_name": 0,
          "bits": [ 3877841 ] ,
          "attributes": {
            "ROUTING": "R12C18_N23;R12C18_W131_N230;1;R11C18_B2;R11C18_N231_B2;1;R12C18_A2;R12C18_W131_A2;1;R12C19_Q0;;1;R12C19_W20;R12C19_Q0_W200;1;R12C19_A6;R12C19_W200_A6;1;R12C19_W13;R12C19_Q0_W130;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_0 seed"
          }
        },
        "mylfsr_0.theactualregister_DFF_Q_15_D_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 3877839 ] ,
          "attributes": {
            "ROUTING": "R11C19_F6;;1;R11C19_S13;R11C19_F6_S130;1;R11C19_B2;R11C19_S130_B2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "mylfsr_0.theactualregister_DFF_Q_15_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 3877838 ] ,
          "attributes": {
            "ROUTING": "R12C19_F6;;1;R12C19_SN10;R12C19_F6_SN10;1;R11C19_A2;R11C19_N111_A2;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "mylfsr_5.theactualregister[1]": {
          "hide_name": 0,
          "bits": [ 3878391 ] ,
          "attributes": {
            "ROUTING": "R15C28_Q5;;1;R15C28_N13;R15C28_Q5_N130;1;R15C28_A2;R15C28_N130_A2;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:31.35-31.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_5 theactualregister"
          }
        },
        "seeddatabuffer[0][0]": {
          "hide_name": 0,
          "bits": [ 3877833 ] ,
          "attributes": {
            "ROUTING": "R13C17_S24;R13C17_S101_S240;1;R13C17_B0;R13C17_S240_B0;1;R12C17_Q3;;1;R12C17_S10;R12C17_Q3_S100;1;R13C17_A5;R13C17_S101_A5;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_0 seed"
          }
        },
        "mylfsr_0.theactualregister[0]": {
          "hide_name": 0,
          "bits": [ 3877832 ] ,
          "attributes": {
            "ROUTING": "R11C19_Q2;;1;R11C19_S22;R11C19_Q2_S220;1;R13C19_W22;R13C19_S222_W220;1;R13C17_X01;R13C17_W222_X01;1;R13C17_A0;R13C17_X01_A0;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:26.35-26.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_0 theactualregister"
          }
        },
        "seeddatabuffer[7][13]": {
          "hide_name": 0,
          "bits": [ 3878632 ] ,
          "attributes": {
            "ROUTING": "R12C28_S13;R12C28_Q4_S130;1;R12C28_B2;R12C28_S130_B2;1;R12C28_Q4;;1;R12C28_SN10;R12C28_Q4_SN10;1;R11C28_C7;R11C28_N111_C7;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_7 seed"
          }
        },
        "seeddatabuffer[0][1]": {
          "hide_name": 0,
          "bits": [ 3877827 ] ,
          "attributes": {
            "ROUTING": "R13C17_X07;R13C17_Q4_X07;1;R13C17_B1;R13C17_X07_B1;1;R13C17_Q4;;1;R13C17_E10;R13C17_Q4_E100;1;R13C18_N20;R13C18_E101_N200;1;R13C18_A0;R13C18_N200_A0;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_0 seed"
          }
        },
        "mylfsr_0.theactualregister[1]": {
          "hide_name": 0,
          "bits": [ 3877826 ] ,
          "attributes": {
            "ROUTING": "R13C17_Q0;;1;R13C17_N10;R13C17_Q0_N100;1;R13C17_A1;R13C17_N100_A1;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:26.35-26.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_0 theactualregister"
          }
        },
        "seeddatabuffer[5][2]": {
          "hide_name": 0,
          "bits": [ 3878386 ] ,
          "attributes": {
            "ROUTING": "R14C27_W13;R14C27_Q4_W130;1;R14C26_A3;R14C26_W131_A3;1;R14C27_Q4;;1;R14C27_S13;R14C27_Q4_S130;1;R15C27_E23;R15C27_S131_E230;1;R15C28_B4;R15C28_E231_B4;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_5 seed"
          }
        },
        "seeddatabuffer[0][2]": {
          "hide_name": 0,
          "bits": [ 3877821 ] ,
          "attributes": {
            "ROUTING": "R14C19_N25;R14C19_E111_N250;1;R12C19_A0;R12C19_N252_A0;1;R14C18_Q1;;1;R14C18_EW10;R14C18_Q1_EW10;1;R14C17_N21;R14C17_W111_N210;1;R13C17_B2;R13C17_N211_B2;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_0 seed"
          }
        },
        "mylfsr_0.theactualregister[2]": {
          "hide_name": 0,
          "bits": [ 3877820 ] ,
          "attributes": {
            "ROUTING": "R13C17_Q1;;1;R13C17_N13;R13C17_Q1_N130;1;R13C17_A2;R13C17_N130_A2;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:26.35-26.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_0 theactualregister"
          }
        },
        "mylfsr_5.theactualregister[2]": {
          "hide_name": 0,
          "bits": [ 3878385 ] ,
          "attributes": {
            "ROUTING": "R15C28_Q2;;1;R15C28_X05;R15C28_Q2_X05;1;R15C28_A4;R15C28_X05_A4;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:31.35-31.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_5 theactualregister"
          }
        },
        "seeddatabuffer[0][3]": {
          "hide_name": 0,
          "bits": [ 3877815 ] ,
          "attributes": {
            "ROUTING": "R13C17_E22;R13C17_N121_E220;1;R13C19_X01;R13C19_E222_X01;1;R13C19_A0;R13C19_X01_A0;1;R14C17_Q0;;1;R14C17_SN20;R14C17_Q0_SN20;1;R13C17_E26;R13C17_N121_E260;1;R13C18_X03;R13C18_E261_X03;1;R13C18_B3;R13C18_X03_B3;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_0 seed"
          }
        },
        "mylfsr_0.theactualregister[3]": {
          "hide_name": 0,
          "bits": [ 3877814 ] ,
          "attributes": {
            "ROUTING": "R13C17_Q2;;1;R13C17_EW10;R13C17_Q2_EW10;1;R13C18_A3;R13C18_E111_A3;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:26.35-26.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_0 theactualregister"
          }
        },
        "seeddatabuffer[6][7]": {
          "hide_name": 0,
          "bits": [ 3878558 ] ,
          "attributes": {
            "ROUTING": "R12C24_X07;R12C24_N222_X07;1;R12C24_A2;R12C24_X07_A2;1;R14C24_Q2;;1;R14C24_N22;R14C24_Q2_N220;1;R12C24_X03;R12C24_N222_X03;1;R12C24_B4;R12C24_X03_B4;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_6 seed"
          }
        },
        "seeddatabuffer[0][4]": {
          "hide_name": 0,
          "bits": [ 3877809 ] ,
          "attributes": {
            "ROUTING": "R12C18_X01;R12C18_Q0_X01;1;R12C18_B5;R12C18_X01_B5;1;R12C18_Q0;;1;R12C18_N10;R12C18_Q0_N100;1;R11C18_E24;R11C18_N101_E240;1;R11C20_X07;R11C20_E242_X07;1;R11C20_A3;R11C20_X07_A3;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_0 seed"
          }
        },
        "mylfsr_0.theactualregister[4]": {
          "hide_name": 0,
          "bits": [ 3877808 ] ,
          "attributes": {
            "ROUTING": "R13C18_Q3;;1;R13C18_SN20;R13C18_Q3_SN20;1;R12C18_A5;R12C18_N121_A5;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:26.35-26.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_0 theactualregister"
          }
        },
        "mylfsr_0.theactualregister[5]": {
          "hide_name": 0,
          "bits": [ 3877806 ] ,
          "attributes": {
            "ROUTING": "R12C18_Q5;;1;R12C18_E10;R12C18_Q5_E100;1;R12C18_A4;R12C18_E100_A4;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:26.35-26.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_0 theactualregister"
          }
        },
        "seeddatabuffer[5][3]": {
          "hide_name": 0,
          "bits": [ 3878380 ] ,
          "attributes": {
            "ROUTING": "R15C27_EW10;R15C27_Q0_EW10;1;R15C28_A0;R15C28_E111_A0;1;R15C27_Q0;;1;R15C27_E13;R15C27_Q0_E130;1;R15C28_S23;R15C28_E131_S230;1;R16C28_B2;R16C28_S231_B2;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_5 seed"
          }
        },
        "mylfsr_0.theactualregister[14]": {
          "hide_name": 0,
          "bits": [ 3877803 ] ,
          "attributes": {
            "ROUTING": "R11C19_Q3;;1;R11C19_EW10;R11C19_Q3_EW10;1;R11C20_A0;R11C20_E111_A0;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:26.35-26.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_0 theactualregister"
          }
        },
        "seeddatabuffer[5][1]": {
          "hide_name": 0,
          "bits": [ 3878392 ] ,
          "attributes": {
            "ROUTING": "R14C28_E10;R14C28_Q4_E100;1;R14C28_A5;R14C28_E100_A5;1;R14C28_Q4;;1;R14C28_SN10;R14C28_Q4_SN10;1;R15C28_B2;R15C28_S111_B2;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_5 seed"
          }
        },
        "seeddatabuffer[5][13]": {
          "hide_name": 0,
          "bits": [ 3878410 ] ,
          "attributes": {
            "ROUTING": "R14C27_W10;R14C27_Q3_W100;1;R14C26_N20;R14C26_W101_N200;1;R12C26_W20;R12C26_N202_W200;1;R12C25_X05;R12C25_W201_X05;1;R12C25_A3;R12C25_X05_A3;1;R14C27_Q3;;1;R14C27_C7;R14C27_X06_C7;1;R14C27_E13;R14C27_Q3_E130;1;R14C27_X06;R14C27_Q3_X06;1;R14C28_B3;R14C28_E131_B3;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_5 seed"
          }
        },
        "seeddatabuffer[7][6]": {
          "hide_name": 0,
          "bits": [ 3878675 ] ,
          "attributes": {
            "ROUTING": "R12C26_E13;R12C26_Q4_E130;1;R12C27_B4;R12C27_E131_B4;1;R12C26_EW10;R12C26_Q4_EW10;1;R12C26_Q4;;1;R12C27_A1;R12C27_E111_A1;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_7 seed"
          }
        },
        "mylfsr_7.theactualregister[13]": {
          "hide_name": 0,
          "bits": [ 3878639 ] ,
          "attributes": {
            "ROUTING": "R12C28_N13;R12C28_Q3_N130;1;R12C28_A2;R12C28_N130_A2;1;R12C28_Q3;;1;R12C28_EW20;R12C28_Q3_EW20;1;R12C29_C7;R12C29_E121_C7;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:33.35-33.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_7 theactualregister"
          }
        },
        "streamdata_IBUF_I_O": {
          "hide_name": 0,
          "bits": [ 3877795 ] ,
          "attributes": {
            "ROUTING": "R11C21_E23;R11C21_N232_E230;1;R11C23_E26;R11C23_E232_E260;1;R11C25_E27;R11C25_E262_E270;1;R11C26_CE2;R11C26_E271_CE2;1;R13C23_E26;R13C23_N262_E260;1;R13C25_E26;R13C25_E262_E260;1;R13C27_E27;R13C27_E262_E270;1;R13C29_CE0;R13C29_E272_CE0;1;R19C20_N22;R19C20_E221_N220;1;R17C20_X05;R17C20_N222_X05;1;R17C20_CE1;R17C20_X05_CE1;1;R19C21_N22;R19C21_E222_N220;1;R17C21_N23;R17C21_N222_N230;1;R15C21_N23;R15C21_N232_N230;1;R13C21_N23;R13C21_N232_N230;1;R11C21_X08;R11C21_N232_X08;1;R11C21_CE1;R11C21_X08_CE1;1;R17C23_X08;R17C23_N232_X08;1;R17C23_CE1;R17C23_X08_CE1;1;R19C16_N27;R19C16_E271_N270;1;R17C16_N22;R17C16_N272_N220;1;R15C16_N81;R15C16_N222_N810;1;R11C16_E21;R11C16_N814_E210;1;R11C17_S21;R11C17_E211_S210;1;R12C17_CE2;R12C17_S211_CE2;1;R19C23_N23;R19C23_E232_N230;1;R17C23_N23;R17C23_N232_N230;1;R15C23_N26;R15C23_N232_N260;1;R13C23_N27;R13C23_N262_N270;1;R11C23_X06;R11C23_N272_X06;1;R11C23_CE0;R11C23_X06_CE0;1;R29C11_F6;;1;R29C11_N26;R29C11_F6_N260;1;R27C11_N26;R27C11_N262_N260;1;R25C11_E26;R25C11_N262_E260;1;R25C13_N26;R25C13_E262_N260;1;R23C13_E26;R23C13_N262_E260;1;R23C15_N26;R23C15_E262_N260;1;R21C15_N27;R21C15_N262_N270;1;R19C15_E27;R19C15_N272_E270;1;R19C17_E22;R19C17_E272_E220;1;R19C19_E22;R19C19_E222_E220;1;R19C21_E23;R19C21_E222_E230;1;R19C23_E26;R19C23_E232_E260;1;R19C25_E27;R19C25_E262_E270;1;R19C27_N27;R19C27_E272_N270;1;R17C27_E27;R17C27_N272_E270;1;R17C29_N27;R17C29_E272_N270;1;R15C29_N22;R15C29_N272_N220;1;R13C29_N22;R13C29_N222_N220;1;R11C29_X07;R11C29_N222_X07;1;R11C29_CE1;R11C29_X07_CE1;1"
          }
        },
        "mylfsr_0.outputbit_LUT2_I0_I1[1]": {
          "hide_name": 0,
          "bits": [ 3877793 ] ,
          "attributes": {
            "ROUTING": "R11C17_E22;R11C17_N222_E220;1;R11C19_E23;R11C19_E222_E230;1;R11C21_B3;R11C21_E232_B3;1;R29C15_F6;;1;R29C15_N26;R29C15_F6_N260;1;R27C15_N26;R27C15_N262_N260;1;R25C15_N27;R25C15_N262_N270;1;R23C15_N22;R23C15_N272_N220;1;R21C15_N22;R21C15_N222_N220;1;R19C15_N22;R19C15_N222_N220;1;R17C15_N22;R17C15_N222_N220;1;R15C15_E22;R15C15_N222_E220;1;R15C17_N22;R15C17_E222_N220;1;R13C17_N22;R13C17_N222_N220;1;R12C17_X07;R12C17_N221_X07;1;R12C17_A3;R12C17_X07_A3;1",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "mylfsr_5.theactualregister[3]": {
          "hide_name": 0,
          "bits": [ 3878379 ] ,
          "attributes": {
            "ROUTING": "R15C28_Q4;;1;R15C28_S13;R15C28_Q4_S130;1;R16C28_A2;R16C28_S131_A2;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:31.35-31.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_5 theactualregister"
          }
        },
        "mylfsr_0.setseed": {
          "hide_name": 0,
          "bits": [ 3877776 ] ,
          "attributes": {
            "ROUTING": "R11C22_S23;R11C22_E232_S230;1;R13C22_S26;R13C22_S232_S260;1;R15C22_C0;R15C22_S262_C0;1;R14C25_C0;R14C25_W261_C0;1;R11C24_E81;R11C24_E222_E810;1;R11C32_W21;R11C32_E818_W210;1;R11C30_W24;R11C30_W212_W240;1;R11C28_C3;R11C28_W242_C3;1;R11C21_S26;R11C21_E261_S260;1;R13C21_C2;R13C21_S262_C2;1;R11C28_S22;R11C28_E222_S220;1;R13C28_E22;R13C28_S222_E220;1;R13C29_S22;R13C29_E221_S220;1;R15C29_C5;R15C29_S222_C5;1;R16C28_C2;R16C28_E242_C2;1;R15C29_C1;R15C29_S262_C1;1;R16C25_C4;R16C25_E261_C4;1;R15C26_S24;R15C26_E824_S240;1;R16C26_W24;R16C26_S241_W240;1;R16C25_C0;R16C25_W241_C0;1;R16C26_C2;R16C26_X02_C2;1;R15C23_W22;R15C23_S222_W220;1;R15C23_C2;R15C23_W220_C2;1;R11C18_X02;R11C18_S232_X02;1;R11C18_C2;R11C18_X02_C2;1;R13C23_S22;R13C23_S222_S220;1;R11C19_C4;R11C19_X06_C4;1;R12C27_C3;R12C27_E261_C3;1;R11C30_S26;R11C30_E834_S260;1;R12C30_W26;R12C30_S261_W260;1;R12C29_C1;R12C29_W261_C1;1;R16C26_W23;R16C26_S231_W230;1;R16C26_C1;R16C26_W230_C1;1;R12C29_C5;R12C29_E261_C5;1;R12C31_W24;R12C31_W101_W240;1;R12C29_C3;R12C29_W242_C3;1;R12C29_C4;R12C29_X05_C4;1;R12C30_W10;R12C30_E838_W100;1;R12C29_W24;R12C29_W101_W240;1;R12C27_C2;R12C27_W242_C2;1;R12C26_E22;R12C26_N221_E220;1;R12C28_X01;R12C28_E222_X01;1;R12C28_C2;R12C28_X01_C2;1;R16C25_C5;R16C25_X08_C5;1;R16C27_X04;R16C27_E271_X04;1;R16C27_C3;R16C27_X04_C3;1;R13C19_X05;R13C19_S262_X05;1;R13C19_C5;R13C19_X05_C5;1;R14C22_E81;R14C22_E222_E810;1;R14C30_W22;R14C30_E818_W220;1;R14C28_N22;R14C28_W222_N220;1;R14C28_C0;R14C28_N220_C0;1;R12C21_C4;R12C21_E261_C4;1;R12C21_C5;R12C21_E261_C5;1;R15C20_E83;R15C20_E262_E830;1;R15C28_W26;R15C28_E838_W260;1;R15C26_W26;R15C26_W262_W260;1;R15C25_C2;R15C25_W261_C2;1;R15C18_C2;R15C18_W220_C2;1;R18C28_N24;R18C28_N101_N240;1;R16C28_C0;R16C28_N242_C0;1;R14C24_E27;R14C24_E262_E270;1;R14C26_E22;R14C26_E272_E220;1;R14C27_C1;R14C27_X01_C1;1;R16C22_C3;R16C22_E262_C3;1;R12C24_W20;R12C24_S201_W200;1;R12C23_X05;R12C23_W201_X05;1;R12C23_A2;R12C23_X05_A2;1;R15C24_S22;R15C24_E814_S220;1;R16C24_W22;R16C24_S221_W220;1;R16C23_N22;R16C23_W221_N220;1;R16C23_C0;R16C23_N220_C0;1;R16C19_C4;R16C19_E261_C4;1;R12C22_E83;R12C22_E262_E830;1;R14C28_E26;R14C28_E262_E260;1;R14C29_C0;R14C29_E261_C0;1;R11C19_C2;R11C19_N230_C2;1;R15C20_E81;R15C20_E222_E810;1;R15C28_W22;R15C28_E818_W220;1;R15C28_C2;R15C28_W220_C2;1;R15C24_E26;R15C24_E262_E260;1;R15C26_E27;R15C26_E262_E270;1;R15C28_X08;R15C28_E272_X08;1;R15C28_C5;R15C28_X08_C5;1;R18C28_N20;R18C28_N101_N200;1;R16C28_C4;R16C28_N202_C4;1;R16C21_X08;R16C21_S272_X08;1;R16C21_C5;R16C21_X08_C5;1;R11C30_W23;R11C30_E808_W230;1;R11C28_W23;R11C28_W232_W230;1;R11C28_C0;R11C28_W230_C0;1;R12C23_C3;R12C23_E261_C3;1;R12C19_X01;R12C19_E221_X01;1;R12C19_C2;R12C19_X01_C2;1;R11C19_C3;R11C19_X01_C3;1;R14C19_X08;R14C19_S231_X08;1;R14C19_C5;R14C19_X08_C5;1;R15C26_S22;R15C26_S222_S220;1;R16C26_W22;R16C26_S221_W220;1;R16C26_C3;R16C26_W220_C3;1;R15C26_S23;R15C26_S222_S230;1;R13C25_C1;R13C25_N220_C1;1;R12C22_C4;R12C22_E262_C4;1;R11C25_C5;R11C25_E261_C5;1;R14C25_C1;R14C25_X02_C1;1;R13C18_C3;R13C18_S262_C3;1;R13C24_S26;R13C24_S232_S260;1;R15C24_W26;R15C24_S262_W260;1;R15C23_C1;R15C23_W261_C1;1;R15C23_X02;R15C23_W211_X02;1;R15C23_C3;R15C23_X02_C3;1;R11C24_S23;R11C24_E804_S230;1;R12C24_W23;R12C24_S231_W230;1;R12C24_C1;R12C24_W230_C1;1;R16C21_C2;R16C21_S261_C2;1;R14C20_E27;R14C20_S271_E270;1;R14C22_E22;R14C22_E272_E220;1;R14C24_E22;R14C24_E222_E220;1;R14C26_X05;R14C26_E222_X05;1;R14C26_C4;R14C26_X05_C4;1;R13C23_S23;R13C23_S222_S230;1;R13C25_C0;R13C25_N220_C0;1;R15C23_C0;R15C23_N220_C0;1;R13C22_E83;R13C22_E262_E830;1;R14C25_X02;R14C25_E232_X02;1;R13C20_C0;R13C20_S262_C0;1;R14C18_X05;R14C18_S261_X05;1;R14C18_C4;R14C18_X05_C4;1;R13C24_S22;R13C24_S222_S220;1;R15C24_E22;R15C24_S222_E220;1;R15C25_C1;R15C25_N220_C1;1;R14C23_E23;R14C23_S231_E230;1;R11C30_S20;R11C30_E808_S200;1;R16C18_E27;R16C18_S271_E270;1;R16C20_A7;R16C20_E272_A7;1;R11C17_S23;R11C17_S232_S230;1;R12C17_A7;R12C17_S231_A7;1;R14C22_C2;R14C22_E262_C2;1;R13C24_W22;R13C24_S222_W220;1;R13C24_C2;R13C24_W220_C2;1;R16C18_C0;R16C18_S261_C0;1;R15C21_C1;R15C21_E261_C1;1;R15C24_S21;R15C24_E814_S210;1;R15C25_N22;R15C25_E221_N220;1;R16C24_E21;R16C24_S211_E210;1;R15C25_X08;R15C25_E271_X08;1;R16C26_X02;R16C26_E212_X02;1;R14C24_E23;R14C24_E222_E230;1;R14C28_C2;R14C28_E262_C2;1;R14C26_E26;R14C26_E232_E260;1;R11C19_N23;R11C19_E231_N230;1;R13C26_N22;R13C26_E222_N220;1;R15C24_S27;R15C24_S272_S270;1;R16C24_E27;R16C24_S271_E270;1;R11C24_C4;R11C24_S220_C4;1;R11C19_S26;R11C19_S232_S260;1;R12C19_C3;R12C19_S261_C3;1;R11C19_X01;R11C19_S222_X01;1;R11C19_C0;R11C19_X01_C0;1;R13C29_S21;R13C29_S202_S210;1;R14C29_A7;R14C29_S211_A7;1;R16C26_E24;R16C26_S241_E240;1;R15C22_E82;R15C22_E272_E820;1;R13C21_C5;R13C21_E261_C5;1;R11C22_E80;R11C22_E232_E800;1;R16C19_C3;R16C19_E261_C3;1;R15C24_S26;R15C24_E262_S260;1;R15C20_E27;R15C20_S272_E270;1;R11C28_E10;R11C28_E808_E100;1;R11C28_C1;R11C28_E100_C1;1;R15C24_E27;R15C24_S272_E270;1;R15C26_E22;R15C26_E272_E220;1;R15C19_C4;R15C19_E261_C4;1;R13C19_S26;R13C19_S262_S260;1;R16C27_C2;R16C27_S261_C2;1;R12C24_C4;R12C24_S221_C4;1;R13C24_S21;R13C24_S202_S210;1;R15C24_W21;R15C24_S212_W210;1;R15C23_S21;R15C23_W211_S210;1;R16C23_A7;R16C23_S211_A7;1;R19C28_N10;R19C28_S808_N100;1;R12C21_C1;R12C21_E261_C1;1;R11C20_E80;R11C20_E232_E800;1;R11C24_S20;R11C24_E804_S200;1;R12C24_C5;R12C24_S201_C5;1;R15C18_C0;R15C18_S262_C0;1;R12C20_X08;R12C20_S231_X08;1;R12C20_C4;R12C20_X08_C4;1;R13C25_C2;R13C25_S261_C2;1;R11C29_S20;R11C29_E101_S200;1;R11C20_C0;R11C20_X02_C0;1;R14C27_X01;R14C27_E221_X01;1;R15C27_S26;R15C27_S232_S260;1;R16C27_C1;R16C27_S261_C1;1;R15C18_W22;R15C18_S222_W220;1;R15C18_C3;R15C18_W220_C3;1;R11C27_S22;R11C27_E221_S220;1;R13C22_E27;R13C22_E262_E270;1;R13C24_S27;R13C24_E272_S270;1;R13C20_S27;R13C20_S262_S270;1;R12C28_C3;R12C28_X01_C3;1;R15C26_X05;R15C26_W222_X05;1;R13C17_C1;R13C17_S262_C1;1;R11C22_E26;R11C22_E262_E260;1;R3C17_S27;R3C17_E271_S270;1;R5C17_S27;R5C17_S272_S270;1;R7C17_S22;R7C17_S272_S220;1;R9C17_S23;R9C17_S222_S230;1;R11C17_S26;R11C17_S232_S260;1;R13C17_C0;R13C17_S262_C0;1;R9C19_S23;R9C19_S222_S230;1;R16C23_X04;R16C23_E271_X04;1;R16C23_C2;R16C23_X04_C2;1;R12C19_S22;R12C19_E221_S220;1;R13C18_E26;R13C18_S262_E260;1;R13C20_C1;R13C20_E262_C1;1;R15C20_N22;R15C20_E222_N220;1;R14C20_E22;R14C20_N221_E220;1;R14C22_N22;R14C22_E222_N220;1;R14C22_C0;R14C22_N220_C0;1;R11C25_S27;R11C25_E271_S270;1;R13C25_S22;R13C25_S272_S220;1;R15C25_S23;R15C25_S222_S230;1;R13C20_C3;R13C20_S262_C3;1;R11C20_X06;R11C20_S232_X06;1;R11C20_C5;R11C20_X06_C5;1;R12C24_E83;R12C24_E262_E830;1;R12C32_W10;R12C32_E838_W100;1;R11C20_S26;R11C20_S232_S260;1;R12C20_E26;R12C20_S261_E260;1;R12C22_E26;R12C22_E262_E260;1;R12C24_C0;R12C24_E262_C0;1;R11C19_X06;R11C19_E231_X06;1;R11C19_C5;R11C19_X06_C5;1;R12C18_X05;R12C18_S261_X05;1;R12C18_C4;R12C18_X05_C4;1;R13C17_C2;R13C17_S262_C2;1;R12C18_C5;R12C18_X05_C5;1;R15C19_C5;R15C19_E261_C5;1;R13C18_S22;R13C18_S222_S220;1;R15C18_E22;R15C18_S222_E220;1;R13C20_E26;R13C20_E262_E260;1;R11C26_E83;R11C26_E262_E830;1;R16C24_W21;R16C24_S211_W210;1;R11C28_S80;R11C28_E808_S800;1;R14C21_S27;R14C21_E271_S270;1;R13C19_X02;R13C19_S232_X02;1;R13C19_C3;R13C19_X02_C3;1;R12C27_C4;R12C27_E261_C4;1;R15C28_S22;R15C28_E222_S220;1;R15C28_C4;R15C28_S220_C4;1;R14C19_C4;R14C19_S222_C4;1;R16C26_E27;R16C26_E272_E270;1;R11C20_A6;R11C20_S232_A6;1;R11C24_S22;R11C24_E222_S220;1;R13C24_E22;R13C24_S222_E220;1;R12C22_E23;R12C22_E222_E230;1;R15C18_C1;R15C18_S262_C1;1;R14C19_C2;R14C19_S261_C2;1;R14C21_S22;R14C21_E221_S220;1;R13C20_S26;R13C20_S232_S260;1;R14C20_E26;R14C20_S261_E260;1;R14C22_E26;R14C22_E262_E260;1;R14C24_E26;R14C24_E262_E260;1;R14C25_S26;R14C25_E261_S260;1;R15C25_C3;R15C25_S261_C3;1;R7C20_S22;R7C20_E222_S220;1;R9C20_S23;R9C20_S222_S230;1;R11C20_S23;R11C20_S232_S230;1;R15C20_E26;R15C20_S262_E260;1;R12C26_E26;R12C26_E262_E260;1;R15C21_S26;R15C21_E261_S260;1;R12C20_S22;R12C20_E222_S220;1;R13C20_W22;R13C20_S221_W220;1;R13C20_C2;R13C20_W220_C2;1;R13C26_C0;R13C26_N220_C0;1;R12C30_W20;R12C30_S201_W200;1;R12C29_X05;R12C29_W201_X05;1;R11C27_C1;R11C27_N220_C1;1;R13C26_S26;R13C26_E834_S260;1;R11C18_S22;R11C18_S222_S220;1;R12C18_E22;R12C18_S221_E220;1;R12C20_E22;R12C20_E222_E220;1;R13C28_E26;R13C28_E232_E260;1;R11C20_X02;R11C20_E232_X02;1;R13C29_A6;R13C29_X03_A6;1;R12C25_S26;R12C25_E261_S260;1;R11C27_C5;R11C27_S220_C5;1;R16C20_E26;R16C20_E262_E260;1;R16C22_E27;R16C22_E262_E270;1;R15C28_S21;R15C28_E818_S210;1;R16C28_X02;R16C28_S211_X02;1;R16C28_C3;R16C28_X02_C3;1;R13C29_S26;R13C29_E261_S260;1;R16C23_X02;R16C23_W211_X02;1;R16C23_C3;R16C23_X02_C3;1;R15C22_E26;R15C22_E262_E260;1;R16C24_E26;R16C24_S261_E260;1;R16C21_C3;R16C21_E261_C3;1;R16C23_C1;R16C23_E262_C1;1;R12C24_E26;R12C24_E232_E260;1;R13C28_S22;R13C28_S222_S220;1;R14C28_W22;R14C28_S221_W220;1;R14C28_C3;R14C28_W220_C3;1;R14C26_W26;R14C26_S261_W260;1;R11C27_C0;R11C27_N220_C0;1;R15C25_C5;R15C25_X08_C5;1;R11C26_E22;R11C26_E272_E220;1;R11C27_N22;R11C27_E221_N220;1;R11C20_E23;R11C20_S232_E230;1;R11C18_E23;R11C18_S232_E230;1;R11C20_E26;R11C20_E232_E260;1;R11C23_C3;R11C23_E261_C3;1;R11C24_E27;R11C24_E262_E270;1;R15C18_S27;R15C18_S262_S270;1;R14C20_C4;R14C20_X05_C4;1;R15C26_C5;R15C26_X05_C5;1;R11C24_C5;R11C24_S220_C5;1;R9C18_S22;R9C18_S222_S220;1;R15C18_E26;R15C18_S262_E260;1;R13C26_E23;R13C26_E222_E230;1;R13C27_S23;R13C27_E231_S230;1;R13C18_S26;R13C18_S262_S260;1;R15C18_S26;R15C18_S262_S260;1;R16C18_E26;R16C18_S261_E260;1;R16C19_C5;R16C19_E261_C5;1;R7C18_S22;R7C18_S222_S220;1;R9C18_S23;R9C18_S222_S230;1;R11C18_S26;R11C18_S232_S260;1;R13C18_C2;R13C18_S262_C2;1;R11C23_S22;R11C23_E221_S220;1;R12C23_C5;R12C23_S221_C5;1;R12C27_C5;R12C27_S221_C5;1;R11C25_A6;R11C25_E271_A6;1;R15C19_X02;R15C19_S232_X02;1;R15C19_C3;R15C19_X02_C3;1;R15C21_E22;R15C21_S221_E220;1;R15C23_N22;R15C23_E222_N220;1;R14C20_X05;R14C20_S261_X05;1;R16C21_E26;R16C21_S261_E260;1;R13C26_S22;R13C26_E222_S220;1;R14C19_X01;R14C19_S222_X01;1;R14C19_C3;R14C19_X01_C3;1;R13C29_X03;R13C29_E261_X03;1;R13C25_N22;R13C25_E221_N220;1;R12C28_E26;R12C28_E262_E260;1;R7C19_S22;R7C19_E221_S220;1;R9C19_S22;R9C19_S222_S220;1;R11C19_S23;R11C19_S222_S230;1;R13C19_S23;R13C19_S232_S230;1;R15C19_S26;R15C19_S232_S260;1;R16C19_C2;R16C19_S261_C2;1;R1C12_Q6;;1;R1C12_E26;R1C12_Q6_E260;1;R1C14_E27;R1C14_E262_E270;1;R1C16_S27;R1C16_E272_S270;1;R3C16_E27;R3C16_S272_E270;1;R3C18_S27;R3C18_E272_S270;1;R5C18_S22;R5C18_S272_S220;1;R7C18_E22;R7C18_S222_E220;1;R7C20_E22;R7C20_E222_E220;1;R7C22_S22;R7C22_E222_S220;1;R9C22_S22;R9C22_S222_S220;1;R11C22_E22;R11C22_S222_E220;1;R11C25_C2;R11C25_E261_C2;1;R11C24_E26;R11C24_E262_E260;1;R14C28_C1;R14C28_N220_C1;1;R16C25_X08;R16C25_S231_X08;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "mylfsr_7 setseed"
          }
        },
        "keybuffer[0]": {
          "hide_name": 0,
          "bits": [ 3877770 ] ,
          "attributes": {
            "ROUTING": "R11C21_Q5;;1;R11C21_N13;R11C21_Q5_N130;1;R11C21_A3;R11C21_N130_A3;1",
            "force_downto": "00000000000000000000000000000001",
            "hdlname": "mylfsr_0 outputbit",
            "src": "c:\\OSS-CA~1\\bin\\../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "mylfsr_0.theactualregister[15]": {
          "hide_name": 0,
          "bits": [ 3877768 ] ,
          "attributes": {
            "ROUTING": "R11C20_EW10;R11C20_Q0_EW10;1;R11C21_A5;R11C21_E111_A5;1;R11C20_Q0;;1;R11C20_EW20;R11C20_Q0_EW20;1;R11C19_D6;R11C19_W121_D6;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:26.35-26.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_0 theactualregister"
          }
        },
        "mylfsr_0.outputbit_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 3877767 ] ,
          "attributes": {
            "ROUTING": "R11C20_F6;;1;R11C20_S10;R11C20_F6_S100;1;R11C20_E21;R11C20_S100_E210;1;R11C21_CE2;R11C21_E211_CE2;1"
          }
        },
        "mylfsr_0.clk": {
          "hide_name": 0,
          "bits": [ 3877759 ] ,
          "attributes": {
            "ROUTING": "R13C17_E24;R13C17_N241_E240;1;R13C19_CLK1;R13C19_E242_CLK1;1;R11C25_X01;R11C25_N221_X01;1;R11C25_CLK2;R11C25_X01_CLK2;1;R11C20_CLK2;R11C20_W241_CLK2;1;R13C26_N27;R13C26_W271_N270;1;R11C26_X02;R11C26_N272_X02;1;R11C26_CLK2;R11C26_X02_CLK2;1;R13C23_W82;R13C23_W272_W820;1;R13C19_N24;R13C19_W824_N240;1;R12C19_CLK0;R12C19_N241_CLK0;1;R14C25_CLK1;R14C25_X03_CLK1;1;R11C23_W22;R11C23_W222_W220;1;R11C21_X01;R11C21_W222_X01;1;R11C21_CLK1;R11C21_X01_CLK1;1;R14C20_X01;R14C20_N262_X01;1;R14C20_CLK2;R14C20_X01_CLK2;1;R15C25_CLK2;R15C25_X01_CLK2;1;R12C25_CLK0;R12C25_X03_CLK0;1;R15C19_CLK2;R15C19_X03_CLK2;1;R14C24_X01;R14C24_W221_X01;1;R14C24_CLK2;R14C24_X01_CLK2;1;R16C26_CLK2;R16C26_X01_CLK2;1;R16C22_N22;R16C22_W221_N220;1;R14C22_N23;R14C22_N222_N230;1;R12C22_X02;R12C22_N232_X02;1;R12C22_CLK1;R12C22_X02_CLK1;1;R17C25_CLK2;R17C25_X03_CLK2;1;R15C27_X04;R15C27_N271_X04;1;R15C27_CLK2;R15C27_X04_CLK2;1;R12C24_CLK0;R12C24_X01_CLK0;1;R14C23_N26;R14C23_N262_N260;1;R12C23_X03;R12C23_N262_X03;1;R12C23_CLK1;R12C23_X03_CLK1;1;R13C19_E24;R13C19_N241_E240;1;R17C24_X04;R17C24_W271_X04;1;R17C24_CLK1;R17C24_X04_CLK1;1;R13C19_X04;R13C19_N271_X04;1;R14C27_CLK2;R14C27_X03_CLK2;1;R15C21_X04;R15C21_W272_X04;1;R15C21_CLK1;R15C21_X04_CLK1;1;R15C28_CLK0;R15C28_X04_CLK0;1;R16C25_X01;R16C25_W222_X01;1;R16C25_CLK0;R16C25_X01_CLK0;1;R16C25_N27;R16C25_W272_N270;1;R15C25_X04;R15C25_N271_X04;1;R15C25_CLK0;R15C25_X04_CLK0;1;R13C23_W83;R13C23_W262_W830;1;R13C15_E26;R13C15_W838_E260;1;R13C17_E27;R13C17_E262_E270;1;R13C18_X04;R13C18_E271_X04;1;R13C18_CLK1;R13C18_X04_CLK1;1;R14C23_CLK0;R14C23_X04_CLK0;1;R16C18_N27;R16C18_W271_N270;1;R15C18_X04;R15C18_N271_X04;1;R15C18_CLK1;R15C18_X04_CLK1;1;R15C22_CLK0;R15C22_X04_CLK0;1;R13C26_CLK1;R13C26_X03_CLK1;1;R16C23_CLK1;R16C23_X01_CLK1;1;R16C27_CLK1;R16C27_X01_CLK1;1;R12C21_CLK0;R12C21_X03_CLK0;1;R14C26_CLK1;R14C26_X01_CLK1;1;R13C17_CLK2;R13C17_X02_CLK2;1;R14C18_N23;R14C18_N222_N230;1;R12C18_X04;R12C18_N232_X04;1;R12C18_CLK1;R12C18_X04_CLK1;1;R12C27_CLK1;R12C27_X03_CLK1;1;R12C29_CLK2;R12C29_X04_CLK2;1;R12C23_W22;R12C23_N222_W220;1;R12C21_W22;R12C21_W222_W220;1;R12C19_W22;R12C19_W222_W220;1;R12C17_X01;R12C17_W222_X01;1;R12C17_CLK1;R12C17_X01_CLK1;1;R12C17_CLK2;R12C17_S241_CLK2;1;R12C17_X04;R12C17_W272_X04;1;R14C21_W82;R14C21_W272_W820;1;R14C17_N24;R14C17_W824_N240;1;R12C17_E24;R12C17_N242_E240;1;R14C24_X02;R14C24_W231_X02;1;R14C24_CLK0;R14C24_X02_CLK0;1;R12C19_W27;R12C19_N272_W270;1;R11C29_X04;R11C29_N271_X04;1;R11C29_CLK1;R11C29_X04_CLK1;1;R14C28_CLK1;R14C28_X01_CLK1;1;R13C29_CLK0;R13C29_X04_CLK0;1;R15C23_X04;R15C23_W272_X04;1;R15C23_CLK1;R15C23_X04_CLK1;1;R14C29_X04;R14C29_N272_X04;1;R14C29_CLK0;R14C29_X04_CLK0;1;R16C20_N22;R16C20_W221_N220;1;R14C20_N22;R14C20_N222_N220;1;R13C20_X01;R13C20_N221_X01;1;R13C20_CLK0;R13C20_X01_CLK0;1;R13C29_X04;R13C29_N271_X04;1;R13C29_CLK1;R13C29_X04_CLK1;1;R14C24_X04;R14C24_W271_X04;1;R14C24_CLK1;R14C24_X04_CLK1;1;R15C29_CLK0;R15C29_X04_CLK0;1;R15C22_X03;R15C22_W261_X03;1;R15C22_CLK1;R15C22_X03_CLK1;1;R13C28_X02;R13C28_N231_X02;1;R13C28_CLK0;R13C28_X02_CLK0;1;R12C21_X04;R12C21_N272_X04;1;R12C21_CLK1;R12C21_X04_CLK1;1;R16C19_X01;R16C19_W222_X01;1;R16C19_CLK2;R16C19_X01_CLK2;1;R14C21_N27;R14C21_W272_N270;1;R13C21_X04;R13C21_N271_X04;1;R13C21_CLK2;R13C21_X04_CLK2;1;R12C28_CLK0;R12C28_X02_CLK0;1;R13C25_X03;R13C25_N261_X03;1;R13C25_CLK1;R13C25_X03_CLK1;1;R16C20_X04;R16C20_W271_X04;1;R16C20_CLK2;R16C20_X04_CLK2;1;R14C17_E24;R14C17_N241_E240;1;R14C18_CLK1;R14C18_E241_CLK1;1;R15C17_X02;R15C17_N231_X02;1;R15C17_CLK0;R15C17_X02_CLK0;1;R13C15_E10;R13C15_W818_E100;1;R13C16_E24;R13C16_E101_E240;1;R13C18_CLK0;R13C18_E242_CLK0;1;R13C20_CLK2;R13C20_E241_CLK2;1;R14C25_X03;R14C25_N222_X03;1;R12C21_W27;R12C21_W262_W270;1;R12C19_X04;R12C19_W272_X04;1;R15C27_CLK1;R15C27_X01_CLK1;1;R16C17_N22;R16C17_W222_N220;1;R16C19_W22;R16C19_W272_W220;1;R15C17_X01;R15C17_N221_X01;1;R15C17_CLK2;R15C17_X01_CLK2;1;R16C19_CLK0;R16C19_X03_CLK0;1;R12C20_CLK2;R12C20_N242_CLK2;1;R11C21_CLK2;R11C21_N241_CLK2;1;R11C27_W27;R11C27_W272_W270;1;R11C25_X04;R11C25_W272_X04;1;R11C25_CLK0;R11C25_X04_CLK0;1;R14C22_N26;R14C22_W261_N260;1;R12C22_X03;R12C22_N262_X03;1;R12C22_CLK2;R12C22_X03_CLK2;1;R15C26_CLK1;R15C26_X01_CLK1;1;R14C17_CLK0;R14C17_X01_CLK0;1;R14C23_X04;R14C23_W272_X04;1;R14C23_CLK1;R14C23_X04_CLK1;1;R14C27_X04;R14C27_W272_X04;1;R14C27_CLK1;R14C27_X04_CLK1;1;R16C21_N27;R16C21_W272_N270;1;R12C20_X04;R12C20_N271_X04;1;R12C20_CLK0;R12C20_X04_CLK0;1;R13C24_N27;R13C24_W271_N270;1;R11C24_X02;R11C24_N272_X02;1;R11C24_CLK2;R11C24_X02_CLK2;1;R16C27_CLK2;R16C27_X01_CLK2;1;R11C25_W22;R11C25_W222_W220;1;R12C28_X02;R12C28_N232_X02;1;R12C28_CLK2;R12C28_X02_CLK2;1;R12C24_X01;R12C24_W221_X01;1;R12C24_CLK1;R12C24_X01_CLK1;1;R12C18_CLK0;R12C18_E241_CLK0;1;R12C27_CLK2;R12C27_X03_CLK2;1;R12C23_N22;R12C23_W222_N220;1;R11C23_X01;R11C23_N221_X01;1;R11C23_CLK1;R11C23_X01_CLK1;1;R14C20_CLK0;R14C20_E241_CLK0;1;R16C23_W26;R16C23_W262_W260;1;R16C21_N26;R16C21_W262_N260;1;R14C21_W26;R14C21_N262_W260;1;R14C18_CLK2;R14C18_X04_CLK2;1;R12C29_CLK1;R12C29_X04_CLK1;1;R12C26_CLK1;R12C26_X03_CLK1;1;R12C21_N23;R12C21_N232_N230;1;R11C21_W23;R11C21_N231_W230;1;R11C19_W26;R11C19_W232_W260;1;R11C18_X03;R11C18_W261_X03;1;R11C18_CLK1;R11C18_X03_CLK1;1;R14C23_N23;R14C23_W232_N230;1;R12C23_X02;R12C23_N232_X02;1;R12C23_CLK2;R12C23_X02_CLK2;1;R16C19_N27;R16C19_W272_N270;1;R14C19_X04;R14C19_N272_X04;1;R14C19_CLK1;R14C19_X04_CLK1;1;R15C21_W26;R15C21_W262_W260;1;R15C19_X03;R15C19_W262_X03;1;R15C19_CLK1;R15C19_X03_CLK1;1;R14C23_W27;R14C23_W272_W270;1;R15C27_CLK0;R15C27_X01_CLK0;1;R16C24_CLK2;R16C24_X04_CLK2;1;R17C25_X03;R17C25_W262_X03;1;R14C20_N24;R14C20_E241_N240;1;R12C20_CLK1;R12C20_N242_CLK1;1;R15C24_X02;R15C24_W231_X02;1;R15C24_CLK1;R15C24_X02_CLK1;1;R15C26_N22;R15C26_W221_N220;1;R13C26_X03;R13C26_N222_X03;1;R13C26_CLK2;R13C26_X03_CLK2;1;R13C25_W26;R13C25_N261_W260;1;R13C23_W26;R13C23_W262_W260;1;R13C21_X03;R13C21_W262_X03;1;R13C21_CLK0;R13C21_X03_CLK0;1;R13C21_W26;R13C21_W232_W260;1;R11C27_W22;R11C27_N221_W220;1;R11C25_W23;R11C25_W222_W230;1;R11C23_X02;R11C23_W232_X02;1;R11C23_CLK0;R11C23_X02_CLK0;1;R11C19_X03;R11C19_N261_X03;1;R11C19_CLK2;R11C19_X03_CLK2;1;R12C25_W82;R12C25_W272_W820;1;R12C21_N24;R12C21_W824_N240;1;R11C21_W24;R11C21_N241_W240;1;R11C20_CLK1;R11C20_W241_CLK1;1;R12C29_N27;R12C29_N272_N270;1;R11C29_W27;R11C29_N271_W270;1;R11C27_X04;R11C27_W272_X04;1;R11C27_CLK2;R11C27_X04_CLK2;1;R13C20_N27;R13C20_W271_N270;1;R11C20_X04;R11C20_N272_X04;1;R11C20_CLK0;R11C20_X04_CLK0;1;R11C23_W27;R11C23_N271_W270;1;R11C21_W27;R11C21_W272_W270;1;R11C19_X04;R11C19_W272_X04;1;R11C19_CLK1;R11C19_X04_CLK1;1;R11C19_X02;R11C19_N272_X02;1;R16C27_CLK0;R16C27_X01_CLK0;1;R16C23_W27;R16C23_W272_W270;1;R16C21_W27;R16C21_W272_W270;1;R16C19_X04;R16C19_W272_X04;1;R16C19_CLK1;R16C19_X04_CLK1;1;R14C27_W27;R14C27_W272_W270;1;R16C24_N27;R16C24_W271_N270;1;R14C24_N27;R14C24_N272_N270;1;R12C24_N22;R12C24_N272_N220;1;R11C24_X01;R11C24_N221_X01;1;R11C24_CLK1;R11C24_X01_CLK1;1;R14C20_S24;R14C20_E241_S240;1;R15C20_W24;R15C20_S241_W240;1;R15C19_N24;R15C19_W241_N240;1;R14C19_CLK2;R14C19_N241_CLK2;1;R15C27_W27;R15C27_N271_W270;1;R15C26_X04;R15C26_W271_X04;1;R15C26_CLK0;R15C26_X04_CLK0;1;R14C18_X01;R14C18_W221_X01;1;R14C18_CLK0;R14C18_X01_CLK0;1;R16C17_N23;R16C17_W232_N230;1;R16C26_X04;R16C26_W271_X04;1;R16C26_CLK0;R16C26_X04_CLK0;1;R16C26_X01;R16C26_W221_X01;1;R16C26_CLK1;R16C26_X01_CLK1;1;R15C23_W26;R15C23_W232_W260;1;R15C21_X03;R15C21_W262_X03;1;R15C21_CLK0;R15C21_X03_CLK0;1;R15C28_CLK2;R15C28_X04_CLK2;1;R13C25_W27;R13C25_W272_W270;1;R13C23_W27;R13C23_W272_W270;1;R13C21_W27;R13C21_W272_W270;1;R13C19_W27;R13C19_W272_W270;1;R16C21_CLK0;R16C21_X01_CLK0;1;R16C25_CLK2;R16C25_X02_CLK2;1;R16C21_W26;R16C21_W262_W260;1;R13C25_X01;R13C25_W222_X01;1;R13C25_CLK2;R13C25_X01_CLK2;1;R16C23_CLK0;R16C23_X01_CLK0;1;R14C21_W22;R14C21_W222_W220;1;R14C19_W22;R14C19_W222_W220;1;R14C17_X01;R14C17_W222_X01;1;R15C25_W27;R15C25_W272_W270;1;R14C23_W82;R14C23_W272_W820;1;R14C19_N24;R14C19_W824_N240;1;R16C21_X01;R16C21_W222_X01;1;R16C21_CLK1;R16C21_X01_CLK1;1;R14C22_CLK2;R14C22_X03_CLK2;1;R14C20_N27;R14C20_W271_N270;1;R13C20_X04;R13C20_N271_X04;1;R13C20_CLK1;R13C20_X04_CLK1;1;R16C29_X04;R16C29_W272_X04;1;R16C29_CLK1;R16C29_X04_CLK1;1;R12C21_X03;R12C21_N262_X03;1;R14C24_N23;R14C24_W231_N230;1;R17C23_X04;R17C23_W272_X04;1;R17C23_CLK0;R17C23_X04_CLK0;1;R12C19_N26;R12C19_W262_N260;1;R13C26_X01;R13C26_W221_X01;1;R13C26_CLK0;R13C26_X01_CLK0;1;R14C21_X03;R14C21_W262_X03;1;R14C21_CLK0;R14C21_X03_CLK0;1;R13C19_CLK0;R13C19_X03_CLK0;1;R13C17_CLK1;R13C17_X04_CLK1;1;R13C17_X04;R13C17_W272_X04;1;R16C18_N22;R16C18_W221_N220;1;R16C25_N23;R16C25_W232_N230;1;R14C25_N26;R14C25_N232_N260;1;R12C25_X01;R12C25_N262_X01;1;R12C25_CLK2;R12C25_X01_CLK2;1;R14C26_X01;R14C26_W221_X01;1;R14C26_CLK0;R14C26_X01_CLK0;1;R12C25_X03;R12C25_N222_X03;1;R14C25_N22;R14C25_N222_N220;1;R12C25_CLK1;R12C25_X03_CLK1;1;R12C27_X03;R12C27_N222_X03;1;R16C27_W27;R16C27_W272_W270;1;R16C25_W27;R16C25_W272_W270;1;R16C24_X04;R16C24_W271_X04;1;R16C24_CLK1;R16C24_X04_CLK1;1;R14C28_N23;R14C28_N222_N230;1;R12C28_N26;R12C28_N232_N260;1;R11C28_X03;R11C28_N261_X03;1;R11C28_CLK1;R11C28_X03_CLK1;1;R13C27_W22;R13C27_W272_W220;1;R13C25_W22;R13C25_W222_W220;1;R13C23_W23;R13C23_W222_W230;1;R13C22_X02;R13C22_W231_X02;1;R13C22_CLK2;R13C22_X02_CLK2;1;R14C29_W27;R14C29_N272_W270;1;R14C27_W82;R14C27_W272_W820;1;R14C19_E24;R14C19_W828_E240;1;R14C21_CLK1;R14C21_E242_CLK1;1;R14C23_N22;R14C23_W222_N220;1;R13C23_W22;R13C23_N221_W220;1;R13C21_X01;R13C21_W222_X01;1;R13C21_CLK1;R13C21_X01_CLK1;1;R16C28_CLK2;R16C28_X04_CLK2;1;R12C27_CLK0;R12C27_X04_CLK0;1;R12C27_X04;R12C27_W272_X04;1;R13C21_W23;R13C21_N231_W230;1;R13C19_W26;R13C19_W232_W260;1;R13C17_X03;R13C17_W262_X03;1;R13C17_CLK0;R13C17_X03_CLK0;1;R13C28_N27;R13C28_W271_N270;1;R11C28_X02;R11C28_N272_X02;1;R11C28_CLK0;R11C28_X02_CLK0;1;R12C17_W10;R12C17_W828_W100;1;R12C16_N24;R12C16_W101_N240;1;R11C16_E24;R11C16_N241_E240;1;R12C17_CLK0;R12C17_X04_CLK0;1;R11C17_S24;R11C17_E241_S240;1;R16C25_W26;R16C25_W232_W260;1;R16C24_X03;R16C24_W261_X03;1;R16C24_CLK0;R16C24_X03_CLK0;1;R14C21_N26;R14C21_W262_N260;1;R11C21_X04;R11C21_N271_X04;1;R11C21_CLK0;R11C21_X04_CLK0;1;R15C21_W27;R15C21_N271_W270;1;R15C20_X04;R15C20_W271_X04;1;R16C19_W23;R16C19_W222_W230;1;R12C28_N27;R12C28_N272_N270;1;R11C28_X04;R11C28_N271_X04;1;R11C28_CLK2;R11C28_X04_CLK2;1;R16C20_CLK0;R16C20_X01_CLK0;1;R17C25_W27;R17C25_W262_W270;1;R17C23_W27;R17C23_W272_W270;1;R17C22_X04;R17C22_W271_X04;1;R17C22_CLK2;R17C22_X04_CLK2;1;R13C29_W27;R13C29_N271_W270;1;R13C27_X04;R13C27_W272_X04;1;R13C27_CLK0;R13C27_X04_CLK0;1;R12C29_X04;R12C29_N272_X04;1;R12C29_CLK0;R12C29_X04_CLK0;1;R14C25_W22;R14C25_N222_W220;1;R14C18_N22;R14C18_W221_N220;1;R14C18_X04;R14C18_W271_X04;1;R14C19_W27;R14C19_W262_W270;1;R12C18_X03;R12C18_N222_X03;1;R12C18_CLK2;R12C18_X03_CLK2;1;R14C19_N27;R14C19_W272_N270;1;R16C28_CLK0;R16C28_X04_CLK0;1;R14C27_N27;R14C27_N272_N270;1;R13C27_W27;R13C27_N271_W270;1;R13C25_X04;R13C25_W272_X04;1;R13C25_CLK0;R13C25_X04_CLK0;1;R16C25_X02;R16C25_W232_X02;1;R16C25_CLK1;R16C25_X02_CLK1;1;R11C27_CLK1;R11C27_X01_CLK1;1;R15C20_X01;R15C20_W221_X01;1;R15C20_CLK2;R15C20_X01_CLK2;1;R15C25_X01;R15C25_W222_X01;1;R16C22_X01;R16C22_W221_X01;1;R16C22_CLK0;R16C22_X01_CLK0;1;R14C29_N27;R14C29_N272_N270;1;R12C29_W27;R12C29_N272_W270;1;R12C27_W27;R12C27_W272_W270;1;R13C18_CLK2;R13C18_E242_CLK2;1;R12C25_W22;R12C25_N222_W220;1;R13C24_X02;R13C24_N231_X02;1;R12C21_W26;R12C21_W232_W260;1;R15C27_X01;R15C27_N221_X01;1;R16C21_CLK2;R16C21_X01_CLK2;1;R12C21_N27;R12C21_N262_N270;1;R12C23_W23;R12C23_W222_W230;1;R15C20_CLK0;R15C20_X04_CLK0;1;R11C25_CLK1;R11C25_X04_CLK1;1;R16C29_N27;R16C29_W272_N270;1;R15C29_X04;R15C29_N271_X04;1;R15C29_CLK2;R15C29_X04_CLK2;1;R14C28_CLK0;R14C28_X01_CLK0;1;R14C26_CLK2;R14C26_X01_CLK2;1;R12C23_W26;R12C23_W262_W260;1;R16C19_W27;R16C19_W262_W270;1;R16C22_X02;R16C22_W231_X02;1;R16C22_CLK1;R16C22_X02_CLK1;1;R14C28_N27;R14C28_N272_N270;1;R12C28_X04;R12C28_N272_X04;1;R12C28_CLK1;R12C28_X04_CLK1;1;R13C24_CLK0;R13C24_X02_CLK0;1;R17C21_W22;R17C21_W272_W220;1;R17C20_X01;R17C20_W221_X01;1;R17C20_CLK1;R17C20_X01_CLK1;1;R15C22_X04;R15C22_W271_X04;1;R12C26_CLK2;R12C26_X03_CLK2;1;R13C27_X01;R13C27_N221_X01;1;R13C27_CLK2;R13C27_X01_CLK2;1;R16C21_N23;R16C21_W232_N230;1;R15C21_X02;R15C21_N231_X02;1;R15C21_CLK2;R15C21_X02_CLK2;1;R14C26_N22;R14C26_W221_N220;1;R12C26_X03;R12C26_N222_X03;1;R12C26_CLK0;R12C26_X03_CLK0;1;R14C27_N22;R14C27_N222_N220;1;R12C27_N22;R12C27_N222_N220;1;R11C27_X01;R11C27_N221_X01;1;R11C27_CLK0;R11C27_X01_CLK0;1;R15C18_CLK0;R15C18_X01_CLK0;1;R16C27_X01;R16C27_W222_X01;1;R13C17_X02;R13C17_W232_X02;1;R16C17_X02;R16C17_W232_X02;1;R16C17_CLK2;R16C17_X02_CLK2;1;R15C25_W23;R15C25_W222_W230;1;R12C23_N27;R12C23_N272_N270;1;R14C22_X03;R14C22_W261_X03;1;R14C22_CLK0;R14C22_X03_CLK0;1;R16C28_N27;R16C28_W271_N270;1;R15C28_X04;R15C28_N271_X04;1;R15C28_CLK1;R15C28_X04_CLK1;1;R14C27_W22;R14C27_N222_W220;1;R14C25_W23;R14C25_W222_W230;1;R14C23_W26;R14C23_W232_W260;1;R14C21_W27;R14C21_W262_W270;1;R14C20_X04;R14C20_W271_X04;1;R14C20_CLK1;R14C20_X04_CLK1;1;R16C18_X01;R16C18_W221_X01;1;R16C18_CLK0;R16C18_X01_CLK0;1;R13C24_CLK1;R13C24_X02_CLK1;1;R13C23_W81;R13C23_W222_W810;1;R15C23_W27;R15C23_W272_W270;1;R15C21_W82;R15C21_W272_W820;1;R15C17_N24;R15C17_W824_N240;1;R12C19_CLK1;R12C19_X04_CLK1;1;R13C19_CLK2;R13C19_X04_CLK2;1;R12C25_N22;R12C25_N272_N220;1;R15C25_W22;R15C25_N221_W220;1;R15C23_X01;R15C23_W222_X01;1;R15C23_CLK0;R15C23_X01_CLK0;1;R12C19_X02;R12C19_N272_X02;1;R12C24_CLK2;R12C24_X04_CLK2;1;R12C24_X04;R12C24_N232_X04;1;R12C19_CLK2;R12C19_X02_CLK2;1;R16C27_N22;R16C27_W222_N220;1;R15C27_W22;R15C27_N221_W220;1;R15C26_X01;R15C26_W221_X01;1;R15C26_CLK2;R15C26_X01_CLK2;1;R16C21_W22;R16C21_W222_W220;1;R16C20_X01;R16C20_W221_X01;1;R16C20_CLK1;R16C20_X01_CLK1;1;R13C19_W23;R13C19_W222_W230;1;R12C25_W26;R12C25_N262_W260;1;R14C23_W23;R14C23_W222_W230;1;R14C22_X02;R14C22_W231_X02;1;R14C22_CLK1;R14C22_X02_CLK1;1;R16C28_X04;R16C28_W271_X04;1;R16C28_CLK1;R16C28_X04_CLK1;1;R16C27_W23;R16C27_W222_W230;1;R16C25_W23;R16C25_W232_W230;1;R16C23_W23;R16C23_W232_W230;1;R16C19_X03;R16C19_W262_X03;1;R14C25_N27;R14C25_N272_N270;1;R16C20_N26;R16C20_W261_N260;1;R15C20_X03;R15C20_N261_X03;1;R15C20_CLK1;R15C20_X03_CLK1;1;R15C21_W22;R15C21_N221_W220;1;R15C19_W22;R15C19_W222_W220;1;R15C18_X01;R15C18_W221_X01;1;R15C18_CLK2;R15C18_X01_CLK2;1;R13C21_W22;R13C21_N221_W220;1;R13C19_X03;R13C19_W262_X03;1;R14C27_X03;R14C27_N222_X03;1;R16C29_W22;R16C29_W272_W220;1;R16C28_N22;R16C28_W221_N220;1;R14C28_X01;R14C28_N222_X01;1;R14C28_CLK2;R14C28_X01_CLK2;1;R14C23_W22;R14C23_W272_W220;1;R14C21_N22;R14C21_W222_N220;1;R16C23_N26;R16C23_W262_N260;1;R14C23_N27;R14C23_N262_N270;1;R11C19_CLK0;R11C19_X02_CLK0;1;R13C19_N27;R13C19_W272_N270;1;R17C35_W27;R17C35_N271_W270;1;R17C33_W22;R17C33_W272_W220;1;R17C31_W23;R17C31_W222_W230;1;R17C29_W26;R17C29_W232_W260;1;R17C27_W26;R17C27_W262_W260;1;R17C26_X03;R17C26_W261_X03;1;R17C26_CLK0;R17C26_X03_CLK0;1;R16C23_W22;R16C23_W222_W220;1;R16C21_N22;R16C21_W222_N220;1;R14C21_N23;R14C21_N222_N230;1;R12C21_X02;R12C21_N232_X02;1;R12C21_CLK2;R12C21_X02_CLK2;1;R14C25_X04;R14C25_W272_X04;1;R14C25_W27;R14C25_W272_W270;1;R14C17_CLK2;R14C17_X01_CLK2;1;R14C25_CLK0;R14C25_X04_CLK0;1;R16C27_N27;R16C27_W272_N270;1;R14C27_X02;R14C27_N272_X02;1;R14C27_CLK0;R14C27_X02_CLK0;1;R16C25_N22;R16C25_W222_N220;1;R15C25_CLK1;R15C25_X01_CLK1;1;R17C23_CLK1;R17C23_X04_CLK1;1;R16C23_X01;R16C23_W222_X01;1;R16C23_CLK2;R16C23_X01_CLK2;1;R24C47_F6;;1;R24C47_W26;R24C47_F6_W260;1;R24C45_W26;R24C45_W262_W260;1;R24C43_W26;R24C43_W262_W260;1;R24C41_N26;R24C41_W262_N260;1;R22C41_W26;R22C41_N262_W260;1;R22C39_W26;R22C39_W262_W260;1;R22C37_W26;R22C37_W262_W260;1;R22C35_N26;R22C35_W262_N260;1;R20C35_N27;R20C35_N262_N270;1;R18C35_N27;R18C35_N272_N270;1;R16C35_W27;R16C35_N272_W270;1;R16C33_W27;R16C33_W272_W270;1;R16C31_W27;R16C31_W272_W270;1;R16C29_W27;R16C29_W272_W270;1;R16C27_W22;R16C27_W272_W220;1;R16C25_W22;R16C25_W222_W220;1;R16C23_W81;R16C23_W222_W810;1;R16C19_N22;R16C19_W814_N220;1;R15C19_X01;R15C19_N221_X01;1;R15C19_CLK0;R15C19_X01_CLK0;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:33.35-33.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:87.16-87.19",
            "hdlname": "mylfsr_7 clk"
          }
        },
        "seeddatabuffer[7][5]": {
          "hide_name": 0,
          "bits": [ 3878680 ] ,
          "attributes": {
            "ROUTING": "R12C27_B3;R12C27_E231_B3;1;R12C26_Q3;;1;R12C26_E23;R12C26_Q3_E230;1;R12C28_X06;R12C28_E232_X06;1;R12C28_A4;R12C28_X06_A4;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_7 seed"
          }
        },
        "seeddatabuffer[7][14]": {
          "hide_name": 0,
          "bits": [ 3878683 ] ,
          "attributes": {
            "ROUTING": "R12C27_Q1;;1;R12C27_EW10;R12C27_Q1_EW10;1;R12C28_E21;R12C28_E111_E210;1;R12C29_B1;R12C29_E211_B1;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_7 seed"
          }
        },
        "mylfsr_0.outputbit_LUT2_I0_F_DFFE_D_Q[0]": {
          "hide_name": 0,
          "bits": [ 3877755 ] ,
          "attributes": {
            "ROUTING": "R11C21_Q3;;1;R11C21_N23;R11C21_Q3_N230;1;R9C21_E23;R9C21_N232_E230;1;R9C23_N23;R9C23_E232_N230;1;R7C23_E23;R7C23_N232_E230;1;R7C25_E26;R7C25_E232_E260;1;R7C27_E26;R7C27_E262_E260;1;R7C29_E27;R7C29_E262_E270;1;R7C31_E22;R7C31_E272_E220;1;R7C33_E23;R7C33_E222_E230;1;R7C35_N23;R7C35_E232_N230;1;R5C35_N26;R5C35_N232_N260;1;R3C35_E26;R3C35_N262_E260;1;R3C37_N26;R3C37_E262_N260;1;R1C37_X03;R1C37_N262_X03;1;R1C37_D1;R1C37_X03_D1;1"
          }
        },
        "seeddatabuffer[7][8]": {
          "hide_name": 0,
          "bits": [ 3878663 ] ,
          "attributes": {
            "ROUTING": "R12C27_Q0;;1;R12C27_X01;R12C27_Q0_X01;1;R12C27_B5;R12C27_X01_B5;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_7 seed"
          }
        },
        "mylfsr_0.outputbit_LUT2_I0_F_DFFE_D_Q[1]": {
          "hide_name": 0,
          "bits": [ 3877752 ] ,
          "attributes": {
            "ROUTING": "R12C17_Q4;;1;R12C17_W24;R12C17_Q4_W240;1;R12C15_W24;R12C15_W242_W240;1;R12C13_N24;R12C13_W242_N240;1;R10C13_N25;R10C13_N242_N250;1;R8C13_N20;R8C13_N252_N200;1;R6C13_N21;R6C13_N202_N210;1;R4C13_N24;R4C13_N212_N240;1;R2C13_N25;R2C13_N242_N250;1;R1C13_W25;R1C13_N251_W250;1;R1C12_A0;R1C12_W251_A0;1"
          }
        },
        "seeddata_IBUF_I_O": {
          "hide_name": 0,
          "bits": [ 3878686 ] ,
          "attributes": {
            "ROUTING": "R12C26_CE1;R12C26_W211_CE1;1;R11C28_X07;R11C28_E262_X07;1;R11C28_CE2;R11C28_X07_CE2;1;R12C24_S22;R12C24_E222_S220;1;R14C24_X05;R14C24_S222_X05;1;R14C24_CE2;R14C24_X05_CE2;1;R14C23_CE0;R14C23_X06_CE0;1;R15C23_S26;R15C23_S262_S260;1;R17C23_E26;R17C23_S262_E260;1;R17C24_X07;R17C24_E261_X07;1;R17C24_CE1;R17C24_X07_CE1;1;R11C27_S26;R11C27_E261_S260;1;R12C27_X05;R12C27_S261_X05;1;R12C27_CE0;R12C27_X05_CE0;1;R17C25_CE2;R17C25_X05_CE2;1;R13C22_E23;R13C22_E232_E230;1;R13C24_S23;R13C24_E232_S230;1;R14C24_X08;R14C24_S231_X08;1;R14C24_CE1;R14C24_X08_CE1;1;R14C27_X05;R14C27_S261_X05;1;R14C27_CE1;R14C27_X05_CE1;1;R15C19_X06;R15C19_W231_X06;1;R15C19_CE0;R15C19_X06_CE0;1;R12C23_E23;R12C23_S231_E230;1;R12C25_X06;R12C25_E232_X06;1;R12C25_CE0;R12C25_X06_CE0;1;R16C27_CE2;R16C27_X06_CE2;1;R15C26_W21;R15C26_W202_W210;1;R15C25_S21;R15C25_W211_S210;1;R16C25_CE1;R16C25_S211_CE1;1;R15C20_E80;R15C20_E232_E800;1;R15C28_W20;R15C28_E808_W200;1;R12C20_CE1;R12C20_X07_CE1;1;R16C24_CE1;R16C24_X06_CE1;1;R15C28_W21;R15C28_W202_W210;1;R15C27_CE1;R15C27_W211_CE1;1;R11C24_E23;R11C24_E232_E230;1;R11C26_E26;R11C26_E232_E260;1;R11C27_X07;R11C27_E261_X07;1;R11C27_CE1;R11C27_X07_CE1;1;R13C27_CE0;R13C27_X07_CE0;1;R14C21_CE0;R14C21_X08_CE0;1;R14C25_X08;R14C25_S231_X08;1;R14C25_CE1;R14C25_X08_CE1;1;R12C25_CE2;R12C25_X08_CE2;1;R13C28_X07;R13C28_E262_X07;1;R13C28_CE0;R13C28_X07_CE0;1;R12C22_CE1;R12C22_E272_CE1;1;R13C27_X07;R13C27_E261_X07;1;R15C22_E22;R15C22_E222_E220;1;R15C24_X05;R15C24_E222_X05;1;R15C24_CE1;R15C24_X05_CE1;1;R16C24_X06;R16C24_E232_X06;1;R12C22_E22;R12C22_S221_E220;1;R12C24_X05;R12C24_E222_X05;1;R12C24_CE1;R12C24_X05_CE1;1;R14C27_E27;R14C27_S271_E270;1;R14C28_CE2;R14C28_E271_CE2;1;R13C26_E27;R13C26_E272_E270;1;R13C27_S27;R13C27_E271_S270;1;R15C27_X08;R15C27_S272_X08;1;R15C27_CE2;R15C27_X08_CE2;1;R12C26_CE0;R12C26_W211_CE0;1;R11C20_X05;R11C20_E222_X05;1;R11C20_CE1;R11C20_X05_CE1;1;R11C21_S22;R11C21_E221_S220;1;R13C21_S22;R13C21_S222_S220;1;R14C21_X07;R14C21_S221_X07;1;R14C21_CE1;R14C21_X07_CE1;1;R16C21_X05;R16C21_E221_X05;1;R16C21_CE0;R16C21_X05_CE0;1;R12C26_N21;R12C26_E818_N210;1;R11C26_E21;R11C26_N211_E210;1;R13C24_E23;R13C24_E222_E230;1;R16C20_E23;R16C20_S231_E230;1;R16C22_E23;R16C22_E232_E230;1;R16C24_E23;R16C24_E232_E230;1;R15C20_CE1;R15C20_X06_CE1;1;R11C23_S23;R11C23_E231_S230;1;R13C23_S26;R13C23_S232_S260;1;R14C22_E23;R14C22_S231_E230;1;R13C26_E26;R13C26_E232_E260;1;R14C23_X06;R14C23_E231_X06;1;R11C24_CE1;R11C24_X06_CE1;1;R14C22_CE2;R14C22_X08_CE2;1;R15C23_S22;R15C23_E221_S220;1;R17C23_E22;R17C23_S222_E220;1;R17C25_X05;R17C25_E222_X05;1;R17C20_E22;R17C20_S222_E220;1;R17C22_E22;R17C22_E222_E220;1;R17C24_E23;R17C24_E222_E230;1;R17C26_X06;R17C26_E232_X06;1;R17C26_CE0;R17C26_X06_CE0;1;R11C22_E23;R11C22_E222_E230;1;R11C24_X06;R11C24_E232_X06;1;R14C20_X08;R14C20_S231_X08;1;R14C20_CE0;R14C20_X08_CE0;1;R16C22_E22;R16C22_E222_E220;1;R16C24_X05;R16C24_E222_X05;1;R16C24_CE0;R16C24_X05_CE0;1;R12C18_CE1;R12C18_X06_CE1;1;R12C19_CE2;R12C19_X07_CE2;1;R13C20_S23;R13C20_S222_S230;1;R15C20_S26;R15C20_S232_S260;1;R16C20_X05;R16C20_S261_X05;1;R16C20_CE0;R16C20_X05_CE0;1;R13C17_S22;R13C17_E221_S220;1;R15C17_X05;R15C17_S222_X05;1;R15C17_CE2;R15C17_X05_CE2;1;R15C17_S23;R15C17_S232_S230;1;R16C17_X08;R16C17_S231_X08;1;R16C17_CE2;R16C17_X08_CE2;1;R11C22_S22;R11C22_E222_S220;1;R13C22_X07;R13C22_S222_X07;1;R13C22_CE2;R13C22_X07_CE2;1;R13C17_X06;R13C17_E231_X06;1;R13C17_CE2;R13C17_X06_CE2;1;R13C25_S27;R13C25_E271_S270;1;R14C25_E27;R14C25_S271_E270;1;R15C20_W23;R15C20_S232_W230;1;R13C26_S21;R13C26_W212_S210;1;R14C26_CE1;R14C26_S211_CE1;1;R15C26_CE1;R15C26_X07_CE1;1;R14C27_CE2;R14C27_E272_CE2;1;R16C22_X05;R16C22_E222_X05;1;R16C22_CE0;R16C22_X05_CE0;1;R14C18_E23;R14C18_S231_E230;1;R14C20_X06;R14C20_E232_X06;1;R13C19_X06;R13C19_E231_X06;1;R13C19_CE0;R13C19_X06_CE0;1;R13C21_S23;R13C21_E231_S230;1;R15C20_CE0;R15C20_X05_CE0;1;R13C22_E26;R13C22_E232_E260;1;R15C19_E22;R15C19_S222_E220;1;R15C21_X05;R15C21_E222_X05;1;R13C25_S23;R13C25_E231_S230;1;R15C25_E23;R15C25_S232_E230;1;R15C27_X06;R15C27_E232_X06;1;R15C27_CE0;R15C27_X06_CE0;1;R12C27_W21;R12C27_S211_W210;1;R15C18_X06;R15C18_S232_X06;1;R15C18_CE2;R15C18_X06_CE2;1;R13C18_X06;R13C18_E232_X06;1;R14C17_X08;R14C17_S231_X08;1;R14C17_CE2;R14C17_X08_CE2;1;R15C20_E23;R15C20_S232_E230;1;R15C21_CE1;R15C21_X05_CE1;1;R17C22_X05;R17C22_E222_X05;1;R15C20_X05;R15C20_S222_X05;1;R14C18_CE0;R14C18_X08_CE0;1;R16C23_X06;R16C23_E231_X06;1;R15C30_W21;R15C30_E818_W210;1;R15C22_CE1;R15C22_X08_CE1;1;R15C22_X08;R15C22_S232_X08;1;R15C28_CE0;R15C28_W212_CE0;1;R15C19_S22;R15C19_S222_S220;1;R16C19_X07;R16C19_S221_X07;1;R16C19_CE0;R16C19_X07_CE0;1;R12C28_CE2;R12C28_E272_CE2;1;R13C25_N23;R13C25_E231_N230;1;R15C21_X08;R15C21_S232_X08;1;R15C21_CE2;R15C21_X08_CE2;1;R15C30_W20;R15C30_E808_W200;1;R15C20_S22;R15C20_S222_S220;1;R16C20_E22;R16C20_S221_E220;1;R15C22_E80;R15C22_E232_E800;1;R13C18_CE0;R13C18_X06_CE0;1;R12C18_X06;R12C18_E232_X06;1;R12C18_CE0;R12C18_X06_CE0;1;R13C24_X05;R13C24_E222_X05;1;R13C24_CE0;R13C24_X05_CE0;1;R17C22_CE2;R17C22_X05_CE2;1;R11C20_S22;R11C20_E222_S220;1;R16C20_X07;R16C20_S221_X07;1;R15C30_W22;R15C30_E818_W220;1;R15C28_W23;R15C28_W222_W230;1;R12C26_CE2;R12C26_E272_CE2;1;R13C18_E23;R13C18_E232_E230;1;R13C26_CE2;R13C26_W212_CE2;1;R14C21_X08;R14C21_S231_X08;1;R12C18_E81;R12C18_E222_E810;1;R15C20_X06;R15C20_E232_X06;1;R15C20_CE2;R15C20_X06_CE2;1;R13C20_E81;R13C20_E222_E810;1;R14C17_CE0;R14C17_X08_CE0;1;R13C28_W21;R13C28_E818_W210;1;R13C27_CE2;R13C27_W211_CE2;1;R16C23_CE2;R16C23_X06_CE2;1;R14C20_CE1;R14C20_X06_CE1;1;R15C26_X06;R15C26_W232_X06;1;R15C26_CE0;R15C26_X06_CE0;1;R13C20_CE2;R13C20_X05_CE2;1;R13C24_E27;R13C24_E262_E270;1;R15C20_S23;R15C20_S232_S230;1;R12C20_E27;R12C20_E262_E270;1;R12C22_E27;R12C22_E272_E270;1;R12C24_E27;R12C24_E272_E270;1;R12C25_CE1;R12C25_E271_CE1;1;R13C27_S26;R13C27_E261_S260;1;R15C27_S27;R15C27_S262_S270;1;R16C27_X06;R16C27_S271_X06;1;R13C20_S22;R13C20_E222_S220;1;R13C22_E22;R13C22_S222_E220;1;R16C20_CE2;R16C20_X07_CE2;1;R12C21_CE1;R12C21_E271_CE1;1;R12C20_X07;R12C20_E262_X07;1;R12C20_CE0;R12C20_X07_CE0;1;R14C22_X08;R14C22_S231_X08;1;R13C25_X06;R13C25_E231_X06;1;R13C25_CE2;R13C25_X06_CE2;1;R11C16_E22;R11C16_S222_E220;1;R11C18_E22;R11C18_E222_E220;1;R11C20_E22;R11C20_E222_E220;1;R11C21_X05;R11C21_E221_X05;1;R11C21_CE0;R11C21_X05_CE0;1;R16C22_E80;R16C22_E232_E800;1;R16C26_N20;R16C26_E804_N200;1;R15C26_X07;R15C26_N201_X07;1;R12C23_S22;R12C23_E221_S220;1;R14C23_X07;R14C23_S222_X07;1;R14C23_CE1;R14C23_X07_CE1;1;R13C17_S23;R13C17_E231_S230;1;R15C17_X08;R15C17_S232_X08;1;R15C17_CE0;R15C17_X08_CE0;1;R13C22_S23;R13C22_E232_S230;1;R15C20_E22;R15C20_S222_E220;1;R15C22_E81;R15C22_E222_E810;1;R13C20_X05;R13C20_E222_X05;1;R16C24_CE2;R16C24_X06_CE2;1;R13C18_CE2;R13C18_X05_CE2;1;R12C26_E27;R12C26_E272_E270;1;R12C28_CE0;R12C28_E272_CE0;1;R14C26_CE0;R14C26_S211_CE0;1;R13C16_E22;R13C16_S222_E220;1;R13C18_E22;R13C18_E222_E220;1;R13C21_X06;R13C21_E231_X06;1;R13C20_E23;R13C20_E232_E230;1;R13C21_CE0;R13C21_X06_CE0;1;R11C16_S22;R11C16_S222_S220;1;R12C16_E22;R12C16_S221_E220;1;R12C17_X05;R12C17_E221_X05;1;R12C17_CE1;R12C17_X05_CE1;1;R12C16_E23;R12C16_S231_E230;1;R12C18_E26;R12C18_E232_E260;1;R12C19_X07;R12C19_E261_X07;1;R12C19_CE0;R12C19_X07_CE0;1;R15C18_E23;R15C18_S232_E230;1;R12C25_X08;R12C25_N231_X08;1;R11C27_S21;R11C27_E211_S210;1;R16C26_X06;R16C26_E232_X06;1;R16C26_CE2;R16C26_X06_CE2;1;R13C19_S22;R13C19_E221_S220;1;R13C18_X05;R13C18_E222_X05;1;R13C26_CE1;R13C26_X06_CE1;1;R13C26_X06;R13C26_E232_X06;1;R1C8_F6;;1;R1C8_S26;R1C8_F6_S260;1;R3C8_E26;R3C8_S262_E260;1;R3C10_E27;R3C10_E262_E270;1;R3C12_S27;R3C12_E272_S270;1;R5C12_S22;R5C12_S272_S220;1;R7C12_S22;R7C12_S222_S220;1;R9C12_E22;R9C12_S222_E220;1;R9C14_E22;R9C14_E222_E220;1;R9C16_S22;R9C16_E222_S220;1;R11C16_S23;R11C16_S222_S230;1;R13C16_E23;R13C16_S232_E230;1;R13C18_S23;R13C18_E232_S230;1;R14C18_X08;R14C18_S231_X08;1;R14C18_CE1;R14C18_X08_CE1;1"
          }
        },
        "mylfsr_0.outputbit_LUT2_I0_F_DFFE_D_Q[2]": {
          "hide_name": 0,
          "bits": [ 3877749 ] ,
          "attributes": {
            "ROUTING": "R17C20_Q3;;1;R17C20_S23;R17C20_Q3_S230;1;R19C20_S23;R19C20_S232_S230;1;R21C20_S26;R21C20_S232_S260;1;R23C20_S26;R23C20_S262_S260;1;R25C20_S26;R25C20_S262_S260;1;R27C20_E26;R27C20_S262_E260;1;R27C22_E26;R27C22_E262_E260;1;R27C24_E26;R27C24_E262_E260;1;R27C26_E26;R27C26_E262_E260;1;R27C28_E26;R27C28_E262_E260;1;R27C30_E27;R27C30_E262_E270;1;R27C32_S27;R27C32_E272_S270;1;R29C32_E27;R29C32_S272_E270;1;R29C34_E27;R29C34_E272_E270;1;R29C36_E22;R29C36_E272_E220;1;R29C38_E22;R29C38_E222_E220;1;R29C40_E22;R29C40_E222_E220;1;R29C41_D1;R29C41_E221_D1;1"
          }
        },
        "mylfsr_7.theactualregister[8]": {
          "hide_name": 0,
          "bits": [ 3878662 ] ,
          "attributes": {
            "ROUTING": "R12C27_Q2;;1;R12C27_E10;R12C27_Q2_E100;1;R12C27_A5;R12C27_E100_A5;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:33.35-33.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_7 theactualregister"
          }
        },
        "mylfsr_0.outputbit_LUT2_I0_F_DFFE_D_Q[3]": {
          "hide_name": 0,
          "bits": [ 3877746 ] ,
          "attributes": {
            "ROUTING": "R17C23_Q2;;1;R17C23_S22;R17C23_Q2_S220;1;R19C23_E22;R19C23_S222_E220;1;R19C25_E23;R19C25_E222_E230;1;R19C27_S23;R19C27_E232_S230;1;R21C27_S23;R21C27_S232_S230;1;R23C27_S23;R23C27_S232_S230;1;R25C27_E23;R25C27_S232_E230;1;R25C29_E26;R25C29_E232_E260;1;R25C31_S26;R25C31_E262_S260;1;R27C31_S26;R27C31_S262_S260;1;R29C31_E26;R29C31_S262_E260;1;R29C33_E26;R29C33_E262_E260;1;R29C35_E26;R29C35_E262_E260;1;R29C37_E27;R29C37_E262_E270;1;R29C39_E27;R29C39_E272_E270;1;R29C41_A0;R29C41_E272_A0;1"
          }
        },
        "mylfsr_7.theactualregister[11]": {
          "hide_name": 0,
          "bits": [ 3878647 ] ,
          "attributes": {
            "ROUTING": "R12C29_Q3;;1;R12C29_X06;R12C29_Q3_X06;1;R12C29_A5;R12C29_X06_A5;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:33.35-33.138|c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:94.16-94.33",
            "hdlname": "mylfsr_7 theactualregister"
          }
        },
        "mylfsr_0.outputbit_LUT2_I0_F_DFFE_D_Q[4]": {
          "hide_name": 0,
          "bits": [ 3877743 ] ,
          "attributes": {
            "ROUTING": "R11C29_Q3;;1;R11C29_E23;R11C29_Q3_E230;1;R11C31_N23;R11C31_E232_N230;1;R9C31_E23;R9C31_N232_E230;1;R9C33_E23;R9C33_E232_E230;1;R9C35_N23;R9C35_E232_N230;1;R7C35_E23;R7C35_N232_E230;1;R7C37_E23;R7C37_E232_E230;1;R7C39_N23;R7C39_E232_N230;1;R5C39_N26;R5C39_N232_N260;1;R3C39_N27;R3C39_N262_N270;1;R1C39_A0;R1C39_N272_A0;1"
          }
        },
        "seeddatabuffer[7][9]": {
          "hide_name": 0,
          "bits": [ 3878657 ] ,
          "attributes": {
            "ROUTING": "R11C28_Q4;;1;R11C28_EW10;R11C28_Q4_EW10;1;R11C29_S25;R11C29_E111_S250;1;R12C29_B4;R12C29_S251_B4;1",
            "src": "c:\\Users\\james\\OneDrive\\verilog\\hardware_accel\\xorlfsr\\tang_xorlfsr\\src\\top.v:17.16-17.30",
            "hdlname": "mylfsr_7 seed"
          }
        },
        "mylfsr_0.outputbit_LUT2_I0_F_DFFE_D_Q[5]": {
          "hide_name": 0,
          "bits": [ 3877740 ] ,
          "attributes": {
            "ROUTING": "R11C23_Q0;;1;R11C23_N20;R11C23_Q0_N200;1;R9C23_E20;R9C23_N202_E200;1;R9C25_E21;R9C25_E202_E210;1;R9C27_E21;R9C27_E212_E210;1;R9C29_E24;R9C29_E212_E240;1;R9C31_E25;R9C31_E242_E250;1;R9C33_E25;R9C33_E252_E250;1;R9C35_N25;R9C35_E252_N250;1;R7C35_N20;R7C35_N252_N200;1;R5C35_N20;R5C35_N202_N200;1;R3C35_N20;R3C35_N202_N200;1;R1C35_E20;R1C35_N202_E200;1;R1C37_E20;R1C37_E202_E200;1;R1C38_D1;R1C38_E201_D1;1"
          }
        },
        "$PACKER_GND_NET": {
          "hide_name": 1,
          "bits": [ 3878829 ] ,
          "attributes": {
            "ROUTING": "R29C41_S23;R29C41_VSS_S230;1;R29C41_C6;R29C41_S230_C6;1;R1C12_N27;R1C12_VSS_N270;1;R1C12_D6;R1C12_N270_D6;1;R1C12_S23;R1C12_VSS_S230;1;R1C12_C6;R1C12_S230_C6;1;R1C39_N26;R1C39_VSS_N260;1;R1C39_D6;R1C39_S261_D6;1;R29C41_S26;R29C41_VSS_S260;1;R29C41_D6;R29C41_N261_D6;1;VSS;;1;R1C39_S23;R1C39_VSS_S230;1;R1C39_C6;R1C39_S230_C6;1"
          }
        },
        "mylfsr_0.outputbit_LUT2_I0_F_DFFE_D_Q[6]": {
          "hide_name": 0,
          "bits": [ 3877737 ] ,
          "attributes": {
            "ROUTING": "R11C26_Q4;;1;R11C26_S24;R11C26_Q4_S240;1;R13C26_S24;R13C26_S242_S240;1;R15C26_E24;R15C26_S242_E240;1;R15C28_S24;R15C28_E242_S240;1;R17C28_E24;R17C28_S242_E240;1;R17C30_E24;R17C30_E242_E240;1;R17C32_E24;R17C32_E242_E240;1;R17C34_E25;R17C34_E242_E250;1;R17C36_E25;R17C36_E252_E250;1;R17C38_E20;R17C38_E252_E200;1;R17C40_E20;R17C40_E202_E200;1;R17C42_E80;R17C42_E202_E800;1;R17C45_E20;R17C45_W808_E200;1;R17C47_D1;R17C47_E202_D1;1"
          }
        },
        "$PACKER_VCC_NET": {
          "hide_name": 1,
          "bits": [ 3878831 ] ,
          "attributes": {
            "ROUTING": "VCC;;1;R1C1_N20;R1C1_VCC_N200;1;R1C1_C4;R1C1_S201_C4;1"
          }
        },
        "mylfsr_0.outputbit_LUT2_I0_F_DFFE_D_Q[7]": {
          "hide_name": 0,
          "bits": [ 3877733 ] ,
          "attributes": {
            "ROUTING": "R13C29_Q0;;1;R13C29_S20;R13C29_Q0_S200;1;R15C29_S21;R15C29_S202_S210;1;R17C29_S21;R17C29_S212_S210;1;R19C29_S21;R19C29_S212_S210;1;R21C29_S24;R21C29_S212_S240;1;R23C29_E24;R23C29_S242_E240;1;R23C31_E24;R23C31_E242_E240;1;R23C33_E25;R23C33_E242_E250;1;R23C35_E25;R23C35_E252_E250;1;R23C37_E20;R23C37_E252_E200;1;R23C39_E20;R23C39_E202_E200;1;R23C41_E20;R23C41_E202_E200;1;R23C43_E80;R23C43_E202_E800;1;R23C47_S20;R23C47_E804_S200;1;R24C47_D1;R24C47_S201_D1;1"
          }
        }
      }
    }
  }
}
