==18044== Cachegrind, a cache and branch-prediction profiler
==18044== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==18044== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==18044== Command: ./inst/amd64-linux.gcc-serial.pre/bin/vips --vips-concurrency=1 im_benchmark ./inputs/bigben_2662x5500.v output-large-date.v
==18044== 
--18044-- warning: L3 cache found, using its data for the LL simulation.
--18044-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--18044-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.015625
==18044== 
==18044== I   refs:      33,946,172,953
==18044== I1  misses:       135,290,555
==18044== LLi misses:             5,466
==18044== I1  miss rate:           0.40%
==18044== LLi miss rate:           0.00%
==18044== 
==18044== D   refs:       8,762,361,948  (7,209,195,660 rd   + 1,553,166,288 wr)
==18044== D1  misses:       661,015,106  (  561,530,792 rd   +    99,484,314 wr)
==18044== LLd misses:           128,119  (       57,537 rd   +        70,582 wr)
==18044== D1  miss rate:            7.5% (          7.8%     +           6.4%  )
==18044== LLd miss rate:            0.0% (          0.0%     +           0.0%  )
==18044== 
==18044== LL refs:          796,305,661  (  696,821,347 rd   +    99,484,314 wr)
==18044== LL misses:            133,585  (       63,003 rd   +        70,582 wr)
==18044== LL miss rate:             0.0% (          0.0%     +           0.0%  )
