*.swp
.vscode/*
target/*
transcript

FPGA/big_core/*
FPGA/*/incremental_db/*
FPGA/*/output_files/*
FPGA/*/db/*
FPGA/*/*.rpt
FPGA/*/*.summary
*.bak
!FPGA/big_core/de10_lite_big_core_top.sdc
!FPGA/big_core/de10_lite_big_core_top.sv
!FPGA/big_core/sv/*
!FPGA/big_core/mif/*
!FPGA/big_core/mafia_adc/*
!FPGA/big_core/mafia_adc.qsys
!FPGA/big_core/scripts/*
!FPGA/big_core/de10_lite_big_core.qpf
!FPGA/big_core/de10_lite_big_core.qsf
verif/cache/__pycache__
*/__pycache__/*
lotr_orig/pyterminal/src/__pycache__
lotr_orig/target/*



