Release 13.3 - xst O.76xd (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: top_cvora.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_cvora.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_cvora"
Output Format                      : NGC
Target Device                      : xc3s1500-4-fg456

---- Source Options
Top Module Name                    : top_cvora
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/genrams/genram_pkg.vhd" in Library work.
Architecture genram_pkg of Entity genram_pkg is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/genrams/memory_loader_pkg.vhd" in Library work.
WARNING:HDLParsers:3310 - "/home/mcattin/projects/general-cores/modules/genrams/memory_loader_pkg.vhd" Line 201. Function f_load_mem_from_file is not pure.  VHDL 87 allowed this; VHDL 93 requires the keyword IMPURE.
Architecture memory_loader_pkg of Entity memory_loader_pkg is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd" in Library work.
Architecture syn of Entity generic_dpram_sameclock is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/genrams/xilinx/generic_dpram_dualclock.vhd" in Library work.
Architecture syn of Entity generic_dpram_dualclock is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/genrams/xilinx/generic_dpram.vhd" in Library work.
Architecture syn of Entity generic_dpram is up to date.
Compiling vhdl file "/home/mcattin/projects/cvora/cvora_git/hdl/src/vme_pkg.vhd" in Library work.
Architecture vme_pkg of Entity vme_pkg is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/genrams/inferred_sync_fifo.vhd" in Library work.
Architecture syn of Entity inferred_sync_fifo is up to date.
Compiling vhdl file "/home/mcattin/projects/cvora/cvora_git/hdl/src/bus_interface_pkg.vhd" in Library work.
Compiling vhdl file "/home/mcattin/projects/cvora/cvora_git/hdl/src/message_pkg.vhd" in Library work.
Architecture message_pkg of Entity message_pkg is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/wishbone/wb_i2c_master/i2c_master_bit_ctrl.vhd" in Library work.
Architecture structural of Entity i2c_master_bit_ctrl is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/wishbone/wbgen2/wbgen2_pkg.vhd" in Library work.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/genrams/generic/generic_sync_fifo.vhd" in Library work.
Architecture syn of Entity generic_sync_fifo is up to date.
Compiling vhdl file "/home/mcattin/projects/cvora/cvora_git/hdl/src/cvora_pkg.vhd" in Library work.
Architecture cvora_pkg of Entity cvora_pkg is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/common/gencores_pkg.vhd" in Library work.
Architecture gencores_pkg of Entity gencores_pkg is up to date.
Compiling vhdl file "/home/mcattin/projects/cvora/cvora_git/hdl/src/rs232_rx.vhd" in Library work.
Architecture behavioral of Entity rs232_rx is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/wishbone/wishbone_pkg.vhd" in Library work.
Architecture wishbone_pkg of Entity wishbone_pkg is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/wishbone/wb_i2c_master/i2c_master_byte_ctrl.vhd" in Library work.
Architecture structural of Entity i2c_master_byte_ctrl is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/wishbone/wb_uart/simple_uart_pkg.vhd" in Library work.
Architecture uart_wbgen2_pkg of Entity uart_wbgen2_pkg is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/genrams/inferred_async_fifo.vhd" in Library work.
Architecture syn of Entity inferred_async_fifo is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/wishbone/wb_simple_pwm/simple_pwm_wbgen2_pkg.vhd" in Library work.
Architecture spwm_wbgen2_pkg of Entity spwm_wbgen2_pkg is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/platform/xilinx/wb_xilinx_fpga_loader/xloader_registers_pkg.vhd" in Library work.
Architecture xldr_wbgen2_pkg of Entity xldr_wbgen2_pkg is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/wishbone/wbgen2/wbgen2_fifo_sync.vhd" in Library work.
Architecture rtl of Entity wbgen2_fifo_sync is up to date.
Compiling vhdl file "/home/mcattin/projects/cvora/cvora_git/hdl/src/rs232_tx.vhd" in Library work.
Architecture behavioral of Entity rs232_tx is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/common/gc_extend_pulse.vhd" in Library work.
Architecture rtl of Entity gc_extend_pulse is up to date.
Compiling vhdl file "/home/mcattin/projects/cvora/cvora_git/hdl/src/sci_decoder.vhd" in Library work.
Architecture rtl of Entity sci_decoder is up to date.
Compiling vhdl file "/home/mcattin/projects/cvora/cvora_git/hdl/src/cvorb_decoder.vhd" in Library work.
Architecture rtl of Entity cvorb_decoder is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/common/gc_pulse_synchronizer.vhd" in Library work.
Architecture rtl of Entity gc_pulse_synchronizer is up to date.
Compiling vhdl file "/home/mcattin/projects/cvora/cvora_git/hdl/src/rom_mux.vhd" in Library work.
Architecture casewhen of Entity rommux is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd" in Library work.
Architecture rtl of Entity wb_slave_adapter is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/common/gc_sync_ffs.vhd" in Library work.
Architecture behavioral of Entity gc_sync_ffs is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/wishbone/wb_i2c_master/i2c_master_top.vhd" in Library work.
Architecture structural of Entity i2c_master_top is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/wishbone/wb_uart/simple_uart_wb.vhd" in Library work.
Architecture syn of Entity simple_uart_wb is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/wishbone/wb_uart/uart_baud_gen.vhd" in Library work.
Architecture behavioral of Entity uart_baud_gen is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/wishbone/wb_uart/uart_async_tx.vhd" in Library work.
Architecture behavioral of Entity uart_async_tx is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/wishbone/wb_uart/uart_async_rx.vhd" in Library work.
Architecture behavioral of Entity uart_async_rx is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/wishbone/wb_vic/vic_prio_enc.vhd" in Library work.
Architecture syn of Entity vic_prio_enc is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/wishbone/wb_vic/wb_slave_vic.vhd" in Library work.
Architecture syn of Entity wb_slave_vic is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/wishbone/wb_irq/wb_irq_pkg.vhd" in Library work.
Architecture wb_irq_pkg of Entity wb_irq_pkg is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/genrams/xilinx/generic_simple_dpram.vhd" in Library work.
Architecture syn of Entity generic_simple_dpram is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/genrams/generic/generic_async_fifo.vhd" in Library work.
Architecture syn of Entity generic_async_fifo is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/wishbone/wb_simple_pwm/simple_pwm_wb.vhd" in Library work.
Architecture syn of Entity simple_pwm_wb is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/platform/xilinx/wb_xilinx_fpga_loader/xloader_wb.vhd" in Library work.
Architecture syn of Entity xloader_wb is up to date.
Compiling vhdl file "/home/mcattin/projects/cvora/cvora_git/hdl/src/vme_interface.vhd" in Library work.
Architecture vme_intfce of Entity vme_intfce is up to date.
Compiling vhdl file "/home/mcattin/projects/cvora/cvora_git/hdl/src/bus_interface.vhd" in Library work.
Architecture comb of Entity busintcontrol is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/common/gc_frequency_meter.vhd" in Library work.
Architecture behavioral of Entity gc_frequency_meter is up to date.
Compiling vhdl file "/home/mcattin/projects/cvora/cvora_git/hdl/src/up_down_counter.vhd" in Library work.
Architecture rtl of Entity up_down_counter is up to date.
Compiling vhdl file "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" in Library work.
Architecture rtl of Entity rtm_serial_manager is up to date.
Compiling vhdl file "/home/mcattin/projects/cvora/cvora_git/hdl/src/ram_manager.vhd" in Library work.
Architecture rtl of Entity rammanager is up to date.
Compiling vhdl file "/home/mcattin/projects/cvora/cvora_git/hdl/src/dac_load_delay.vhd" in Library work.
Architecture behavioral of Entity dac_load_delay is up to date.
Compiling vhdl file "/home/mcattin/projects/cvora/cvora_git/hdl/src/bin2bcd.vhd" in Library work.
Architecture dynamic of Entity sb_to_bcd is up to date.
Compiling vhdl file "/home/mcattin/projects/cvora/cvora_git/hdl/src/message.vhd" in Library work.
Architecture behavioral of Entity message is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/common/gc_prio_encoder.vhd" in Library work.
Architecture rtl of Entity gc_prio_encoder is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/genrams/xilinx/gc_shiftreg.vhd" in Library work.
Architecture wrapper of Entity gc_shiftreg is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/wishbone/wb_async_bridge/wb_async_bridge.vhd" in Library work.
Architecture behavioral of Entity wb_async_bridge is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/wishbone/wb_onewire_master/wb_onewire_master.vhd" in Library work.
Architecture rtl of Entity wb_onewire_master is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/wishbone/wb_i2c_master/wb_i2c_master.vhd" in Library work.
Architecture rtl of Entity wb_i2c_master is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" in Library work.
Architecture behavioral of Entity wb_gpio_port is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/wishbone/wb_simple_timer/wb_tics.vhd" in Library work.
Architecture behaviour of Entity wb_tics is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" in Library work.
Architecture syn of Entity wb_simple_uart is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/wishbone/wb_vic/wb_vic.vhd" in Library work.
Architecture syn of Entity wb_vic is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/wishbone/wb_spi/wb_spi.vhd" in Library work.
Architecture rtl of Entity wb_spi is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/wishbone/wb_crossbar/sdb_rom.vhd" in Library work.
Architecture rtl of Entity sdb_rom is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/wishbone/wb_crossbar/xwb_crossbar.vhd" in Library work.
Architecture rtl of Entity xwb_crossbar is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/wishbone/wb_irq/wb_irq_slave.vhd" in Library work.
Architecture behavioral of Entity wb_irq_slave is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd" in Library work.
Architecture rtl of Entity xwb_lm32 is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/wishbone/wb_dma/xwb_dma.vhd" in Library work.
Architecture rtl of Entity xwb_dma is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/wishbone/wb_clock_crossing/xwb_clock_crossing.vhd" in Library work.
Architecture rtl of Entity xwb_clock_crossing is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/wishbone/wb_simple_pwm/wb_simple_pwm.vhd" in Library work.
Architecture behavioral of Entity wb_simple_pwm is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/platform/xilinx/wb_xilinx_fpga_loader/wb_xilinx_fpga_loader.vhd" in Library work.
Architecture behavioral of Entity wb_xilinx_fpga_loader is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/platform/xilinx/wb_xilinx_fpga_loader/xwb_xilinx_fpga_loader.vhd" in Library work.
Architecture rtl of Entity xwb_xilinx_fpga_loader is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/wishbone/wbgen2/wbgen2_fifo_async.vhd" in Library work.
Architecture rtl of Entity wbgen2_fifo_async is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/wishbone/wbgen2/wbgen2_eic.vhd" in Library work.
Architecture syn of Entity wbgen2_eic is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/wishbone/wbgen2/wbgen2_dpssram.vhd" in Library work.
Architecture syn of Entity wbgen2_dpssram is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/wishbone/wb_simple_pwm/xwb_simple_pwm.vhd" in Library work.
Architecture wrapper of Entity xwb_simple_pwm is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/wishbone/wb_spi_flash/wb_spi_flash.vhd" in Library work.
Architecture rtl of Entity wb_spi_flash is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/wishbone/wb_serial_lcd/wb_serial_lcd.vhd" in Library work.
Architecture rtl of Entity wb_serial_lcd is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/wishbone/wb_dma/xwb_streamer.vhd" in Library work.
Architecture rtl of Entity xwb_streamer is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/wishbone/wb_lm32/src/lm32_ram.vhd" in Library work.
Architecture syn of Entity lm32_ram is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/wishbone/wb_lm32/src/lm32_dp_ram.vhd" in Library work.
Architecture syn of Entity lm32_dp_ram is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/wishbone/wb_irq/wb_irq_lm32.vhd" in Library work.
Architecture rtl of Entity wb_irq_lm32 is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/wishbone/wb_irq/wb_irq_master.vhd" in Library work.
Architecture behavioral of Entity wb_irq_master is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/wishbone/wb_crossbar/xwb_sdb_crossbar.vhd" in Library work.
Architecture rtl of Entity xwb_sdb_crossbar is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/wishbone/wb_spi/xwb_spi.vhd" in Library work.
Architecture rtl of Entity xwb_spi is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/wishbone/wb_vic/xwb_vic.vhd" in Library work.
Architecture wrapper of Entity xwb_vic is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/wishbone/wb_uart/xwb_simple_uart.vhd" in Library work.
Architecture rtl of Entity xwb_simple_uart is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/wishbone/wb_simple_timer/xwb_tics.vhd" in Library work.
Architecture rtl of Entity xwb_tics is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/wishbone/wb_gpio_port/xwb_gpio_port.vhd" in Library work.
Architecture rtl of Entity xwb_gpio_port is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" in Library work.
Architecture struct of Entity xwb_dpram is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/wishbone/wb_bus_fanout/xwb_bus_fanout.vhd" in Library work.
Architecture rtl of Entity xwb_bus_fanout is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/wishbone/wb_i2c_master/xwb_i2c_master.vhd" in Library work.
Architecture rtl of Entity xwb_i2c_master is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/wishbone/wb_onewire_master/xwb_onewire_master.vhd" in Library work.
Architecture rtl of Entity xwb_onewire_master is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/wishbone/wb_async_bridge/xwb_async_bridge.vhd" in Library work.
Architecture wrapper of Entity xwb_async_bridge is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/genrams/xilinx/generic_spram.vhd" in Library work.
WARNING:HDLParsers:523 - "/home/mcattin/projects/general-cores/modules/genrams/xilinx/generic_spram.vhd" Line 60. The function f_bitstring_2_slv does not contain any return statement.
WARNING:HDLParsers:3534 - "/home/mcattin/projects/general-cores/modules/genrams/xilinx/generic_spram.vhd" Line 78. In the function f_load_from_file, not all control paths contain a return statement.
Architecture syn of Entity generic_spram is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/genrams/generic_shiftreg_fifo.vhd" in Library work.
Architecture rtl of Entity generic_shiftreg_fifo is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/common/gc_word_packer.vhd" in Library work.
Architecture rtl of Entity gc_word_packer is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/common/gc_rr_arbiter.vhd" in Library work.
Architecture rtl of Entity gc_rr_arbiter is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/common/gc_arbitrated_mux.vhd" in Library work.
Architecture rtl of Entity gc_arbitrated_mux is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/common/gc_serial_dac.vhd" in Library work.
Architecture syn of Entity gc_serial_dac is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/common/gc_reset.vhd" in Library work.
Architecture rtl of Entity gc_reset is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/common/gc_dual_pi_controller.vhd" in Library work.
Architecture behavioral of Entity gc_dual_pi_controller is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/common/gc_delay_gen.vhd" in Library work.
Architecture behavioral of Entity gc_delay_gen is up to date.
Compiling vhdl file "/home/mcattin/projects/cvora/cvora_git/hdl/src/top_cvora.vhd" in Library work.
Entity <top_cvora> compiled.
Entity <top_cvora> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/common/gc_moving_average.vhd" in Library work.
Architecture rtl of Entity gc_moving_average is up to date.
Compiling vhdl file "/home/mcattin/projects/general-cores/modules/common/gc_crc_gen.vhd" in Library work.
Architecture rtl of Entity gc_crc_gen is up to date.
Compiling verilog file "../../../../general-cores/modules/wishbone/wb_onewire_master/sockit_owm.v" in library work
Compiling verilog file "../../../../general-cores/modules/wishbone/wb_spi/spi_clgen.v" in library work
Compiling verilog include file "../../../../general-cores/modules/wishbone/wb_spi/spi_defines.v"
Compiling verilog include file "../../../../general-cores/modules/wishbone/wb_spi/timescale.v"
Module <sockit_owm> compiled
Compiling verilog file "../../../../general-cores/modules/wishbone/wb_spi/spi_shift.v" in library work
Compiling verilog include file "../../../../general-cores/modules/wishbone/wb_spi/spi_defines.v"
Compiling verilog include file "../../../../general-cores/modules/wishbone/wb_spi/timescale.v"
Module <spi_clgen> compiled
Compiling verilog file "../../../../general-cores/modules/wishbone/wb_spi/spi_top.v" in library work
Compiling verilog include file "../../../../general-cores/modules/wishbone/wb_spi/spi_defines.v"
Compiling verilog include file "../../../../general-cores/modules/wishbone/wb_spi/timescale.v"
Module <spi_shift> compiled
Compiling verilog file "../../../../general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v" in library work
Module <spi_top> compiled
Module <lm32_top_full_debug> compiled
Module <lm32_mc_arithmetic_full_debug> compiled
Module <lm32_cpu_full_debug> compiled
Module <lm32_load_store_unit_full_debug> compiled
Module <lm32_decoder_full_debug> compiled
Module <lm32_icache_full_debug> compiled
Module <lm32_dcache_full_debug> compiled
Module <lm32_debug_full_debug> compiled
Module <lm32_instruction_unit_full_debug> compiled
Module <lm32_jtag_full_debug> compiled
Module <lm32_interrupt_full_debug> compiled
Module <lm32_top_full> compiled
Module <lm32_mc_arithmetic_full> compiled
Module <lm32_cpu_full> compiled
Module <lm32_load_store_unit_full> compiled
Module <lm32_decoder_full> compiled
Module <lm32_icache_full> compiled
Module <lm32_dcache_full> compiled
Module <lm32_instruction_unit_full> compiled
Module <lm32_interrupt_full> compiled
Module <lm32_top_medium_debug> compiled
Module <lm32_mc_arithmetic_medium_debug> compiled
Module <lm32_cpu_medium_debug> compiled
Module <lm32_load_store_unit_medium_debug> compiled
Module <lm32_decoder_medium_debug> compiled
Module <lm32_icache_medium_debug> compiled
Module <lm32_debug_medium_debug> compiled
Module <lm32_instruction_unit_medium_debug> compiled
Module <lm32_jtag_medium_debug> compiled
Module <lm32_interrupt_medium_debug> compiled
Module <lm32_top_medium_icache_debug> compiled
Module <lm32_mc_arithmetic_medium_icache_debug> compiled
Module <lm32_cpu_medium_icache_debug> compiled
Module <lm32_load_store_unit_medium_icache_debug> compiled
Module <lm32_decoder_medium_icache_debug> compiled
Module <lm32_icache_medium_icache_debug> compiled
Module <lm32_debug_medium_icache_debug> compiled
Module <lm32_instruction_unit_medium_icache_debug> compiled
Module <lm32_jtag_medium_icache_debug> compiled
Module <lm32_interrupt_medium_icache_debug> compiled
Module <lm32_top_medium_icache> compiled
Module <lm32_mc_arithmetic_medium_icache> compiled
Module <lm32_cpu_medium_icache> compiled
Module <lm32_load_store_unit_medium_icache> compiled
Module <lm32_decoder_medium_icache> compiled
Module <lm32_icache_medium_icache> compiled
Module <lm32_instruction_unit_medium_icache> compiled
Module <lm32_interrupt_medium_icache> compiled
Module <lm32_top_medium> compiled
Module <lm32_mc_arithmetic_medium> compiled
Module <lm32_cpu_medium> compiled
Module <lm32_load_store_unit_medium> compiled
Module <lm32_decoder_medium> compiled
Module <lm32_instruction_unit_medium> compiled
Module <lm32_interrupt_medium> compiled
Module <lm32_top_minimal> compiled
Module <lm32_mc_arithmetic_minimal> compiled
Module <lm32_cpu_minimal> compiled
Module <lm32_load_store_unit_minimal> compiled
Module <lm32_decoder_minimal> compiled
Module <lm32_instruction_unit_minimal> compiled
Compiling verilog file "../../../../general-cores/modules/wishbone/wb_lm32/src/lm32_mc_arithmetic.v" in library work
Compiling verilog include file "../../../../general-cores/modules/wishbone/wb_lm32/src/lm32_include.v"
Module <lm32_interrupt_minimal> compiled
Compiling verilog file "../../../../general-cores/modules/wishbone/wb_lm32/src/jtag_cores.v" in library work
Module <lm32_mc_arithmetic> compiled
Compiling verilog file "../../../../general-cores/modules/wishbone/wb_lm32/src/lm32_adder.v" in library work
Compiling verilog include file "../../../../general-cores/modules/wishbone/wb_lm32/src/lm32_include.v"
Module <jtag_cores> compiled
Compiling verilog file "../../../../general-cores/modules/wishbone/wb_lm32/src/lm32_addsub.v" in library work
Compiling verilog include file "../../../../general-cores/modules/wishbone/wb_lm32/src/lm32_include.v"
Module <lm32_adder> compiled
Compiling verilog file "../../../../general-cores/modules/wishbone/wb_lm32/src/lm32_logic_op.v" in library work
Compiling verilog include file "../../../../general-cores/modules/wishbone/wb_lm32/src/lm32_include.v"
Module <lm32_addsub> compiled
Compiling verilog file "../../../../general-cores/modules/wishbone/wb_lm32/src/lm32_shifter.v" in library work
Compiling verilog include file "../../../../general-cores/modules/wishbone/wb_lm32/src/lm32_include.v"
Module <lm32_logic_op> compiled
Compiling verilog file "../../../../general-cores/modules/wishbone/wb_lm32/platform/generic/lm32_multiplier.v" in library work
Compiling verilog include file "../../../../general-cores/modules/wishbone/wb_lm32/platform/generic/../../src/lm32_include.v"
Module <lm32_shifter> compiled
Compiling verilog file "../../../../general-cores/modules/wishbone/wb_lm32/platform/generic/jtag_tap.v" in library work
Module <lm32_multiplier> compiled
Module <jtag_tap> compiled
No errors in compilation
Analysis of file <"top_cvora.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top_cvora> in library <work> (architecture <behavioral>) with generics.
	g_DEFAULT_INPUT_POL = '1'
	g_DEFAULT_IRQ_VECT = "10000110"
	g_GATEWARE_VER = "0000001000000000"
	g_LED_PULSE_WIDTH = 8000000

Analyzing hierarchy for entity <gc_sync_ffs> in library <work> (architecture <behavioral>) with generics.
	g_sync_edge = "positive"

Analyzing hierarchy for entity <Vme_intfce> in library <work> (architecture <vme_intfce>) with generics.
	AddrWidth = 24
	BaseAddrWidth = 5
	DataWidth = 32
	DirSamePolarity = '0'
	InterruptEn = '1'
	UnalignDataWidth = 8

Analyzing hierarchy for entity <BusIntControl> in library <work> (architecture <comb>).

Analyzing hierarchy for entity <gc_frequency_meter> in library <work> (architecture <behavioral>) with generics.
	g_clk_sys_freq = 40000000
	g_counter_bits = 32
	g_with_internal_timebase = false

Analyzing hierarchy for entity <up_down_counter> in library <work> (architecture <rtl>) with generics.
	g_width = 32

Analyzing hierarchy for entity <up_down_counter> in library <work> (architecture <rtl>) with generics.
	g_width = 16

Analyzing hierarchy for entity <rtm_serial_manager> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <sci_decoder> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <cvorb_decoder> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <RAMManager> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <dac_load_delay> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <gc_extend_pulse> in library <work> (architecture <rtl>) with generics.
	g_width = 8000000

Analyzing hierarchy for entity <SB_to_BCD> in library <work> (architecture <dynamic>) with generics.
	BCD_Numbers = 8
	SB_Bits = 32

Analyzing hierarchy for entity <SB_to_BCD> in library <work> (architecture <dynamic>) with generics.
	BCD_Numbers = 5
	SB_Bits = 16

Analyzing hierarchy for entity <message> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ROMMUX> in library <work> (architecture <casewhen>).

Analyzing hierarchy for entity <gc_pulse_synchronizer> in library <work> (architecture <rtl>).

Analyzing hierarchy for entity <RS232_Rx> in library <work> (architecture <behavioral>) with generics.
	BAUD_RATE = 128000
	NUMBER_OF_BIT = 9
	QUARTZFREQ = 40

Analyzing hierarchy for entity <gc_extend_pulse> in library <work> (architecture <rtl>) with generics.
	g_width = 2

Analyzing hierarchy for entity <RS232_Tx> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <top_cvora> in library <work> (Architecture <behavioral>).
	g_DEFAULT_INPUT_POL = '1'
	g_DEFAULT_IRQ_VECT = "10000110"
	g_GATEWARE_VER = "0000001000000000"
	g_LED_PULSE_WIDTH = 8000000
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <cmp_sys_clk_buf> in unit <top_cvora>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <cmp_sys_clk_buf> in unit <top_cvora>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <cmp_sys_clk_buf> in unit <top_cvora>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <cmp_sys_clk_buf> in unit <top_cvora>.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/top_cvora.vhd" line 373: Unconnected output port 'synced_o' of component 'gc_sync_ffs'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/top_cvora.vhd" line 373: Unconnected output port 'npulse_o' of component 'gc_sync_ffs'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/top_cvora.vhd" line 382: Unconnected output port 'synced_o' of component 'gc_sync_ffs'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/top_cvora.vhd" line 382: Unconnected output port 'npulse_o' of component 'gc_sync_ffs'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/top_cvora.vhd" line 391: Unconnected output port 'synced_o' of component 'gc_sync_ffs'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/top_cvora.vhd" line 391: Unconnected output port 'npulse_o' of component 'gc_sync_ffs'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/top_cvora.vhd" line 400: Unconnected output port 'synced_o' of component 'gc_sync_ffs'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/top_cvora.vhd" line 400: Unconnected output port 'npulse_o' of component 'gc_sync_ffs'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/top_cvora.vhd" line 409: Unconnected output port 'synced_o' of component 'gc_sync_ffs'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/top_cvora.vhd" line 409: Unconnected output port 'npulse_o' of component 'gc_sync_ffs'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/top_cvora.vhd" line 418: Unconnected output port 'synced_o' of component 'gc_sync_ffs'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/top_cvora.vhd" line 418: Unconnected output port 'npulse_o' of component 'gc_sync_ffs'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/top_cvora.vhd" line 427: Unconnected output port 'synced_o' of component 'gc_sync_ffs'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/top_cvora.vhd" line 427: Unconnected output port 'npulse_o' of component 'gc_sync_ffs'.
WARNING:Xst:754 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/top_cvora.vhd" line 473: Unconnected inout port 'VmeDataUnAlign' of component 'Vme_intfce'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/top_cvora.vhd" line 473: Unconnected output port 'VmeDirFloat' of component 'Vme_intfce'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/top_cvora.vhd" line 473: Unconnected output port 'VmeState' of component 'Vme_intfce'.
WARNING:Xst:790 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/top_cvora.vhd" line 734: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1432 - Contents of array <rtm_cvorb_meas_pulse_width> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <rtm_cvorb_meas_pulse_width> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/top_cvora.vhd" line 1006: Unconnected output port 'zero_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/top_cvora.vhd" line 1006: Unconnected output port 'one_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/top_cvora.vhd" line 1006: Unconnected output port 'strobe_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/top_cvora.vhd" line 1119: Unconnected output port 'RAMCS0' of component 'RAMManager'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/top_cvora.vhd" line 1119: Unconnected output port 'RAMCS1N' of component 'RAMManager'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/top_cvora.vhd" line 1119: Unconnected output port 'RAMZZ' of component 'RAMManager'.
WARNING:Xst:790 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/top_cvora.vhd" line 1156: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1432 - Contents of array <rtm_data_valid> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <rtm_data_valid> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/top_cvora.vhd" line 1224: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1432 - Contents of array <rtm_data_valid> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <rtm_data_valid> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/top_cvora.vhd" line 1225: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1432 - Contents of array <rtm_data> may be accessed with a negative index, causing simulation mismatch.
INFO:Xst:1433 - Contents of array <rtm_data> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/top_cvora.vhd" line 1315: Unconnected output port 'BCD_Ready' of component 'SB_to_BCD'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/top_cvora.vhd" line 1326: Unconnected output port 'BCD_Ready' of component 'SB_to_BCD'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/top_cvora.vhd" line 1388: Unconnected output port 'message_env' of component 'message'.
Entity <top_cvora> analyzed. Unit <top_cvora> generated.

Analyzing generic Entity <gc_sync_ffs> in library <work> (Architecture <behavioral>).
	g_sync_edge = "positive"
    Set property "shreg_extract = no" for signal <sync0>.
    Set property "shreg_extract = no" for signal <sync1>.
    Set property "shreg_extract = no" for signal <sync2>.
Entity <gc_sync_ffs> analyzed. Unit <gc_sync_ffs> generated.

Analyzing generic Entity <Vme_intfce> in library <work> (Architecture <vme_intfce>).
	AddrWidth = 24
	BaseAddrWidth = 5
	DataWidth = 32
	DirSamePolarity = '0'
	InterruptEn = '1'
	UnalignDataWidth = 8
Entity <Vme_intfce> analyzed. Unit <Vme_intfce> generated.

Analyzing Entity <BusIntControl> in library <work> (Architecture <comb>).
Entity <BusIntControl> analyzed. Unit <BusIntControl> generated.

Analyzing Entity <ROMMUX> in library <work> (Architecture <casewhen>).
Entity <ROMMUX> analyzed. Unit <ROMMUX> generated.

Analyzing generic Entity <gc_frequency_meter> in library <work> (Architecture <behavioral>).
	g_clk_sys_freq = 40000000
	g_counter_bits = 32
	g_with_internal_timebase = false
Entity <gc_frequency_meter> analyzed. Unit <gc_frequency_meter> generated.

Analyzing Entity <gc_pulse_synchronizer> in library <work> (Architecture <rtl>).
Entity <gc_pulse_synchronizer> analyzed. Unit <gc_pulse_synchronizer> generated.

Analyzing generic Entity <up_down_counter.1> in library <work> (Architecture <rtl>).
	g_width = 32
Entity <up_down_counter.1> analyzed. Unit <up_down_counter.1> generated.

Analyzing generic Entity <up_down_counter.2> in library <work> (Architecture <rtl>).
	g_width = 16
INFO:Xst:2679 - Register <overflow_o> in unit <up_down_counter.2> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <up_down_counter.2> analyzed. Unit <up_down_counter.2> generated.

Analyzing Entity <rtm_serial_manager> in library <work> (Architecture <rtl>).
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'zero_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'one_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'strobe_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'zero_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'one_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'strobe_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'zero_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'one_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'strobe_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'zero_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'one_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'strobe_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'zero_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'one_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'strobe_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'zero_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'one_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'strobe_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'zero_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'one_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'strobe_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'zero_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'one_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'strobe_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'zero_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'one_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'strobe_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'zero_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'one_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'strobe_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'zero_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'one_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'strobe_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'zero_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'one_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'strobe_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'zero_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'one_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'strobe_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'zero_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'one_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'strobe_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'zero_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'one_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'strobe_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'zero_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'one_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'strobe_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'zero_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'one_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'strobe_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'zero_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'one_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'strobe_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'zero_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'one_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'strobe_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'zero_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'one_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'strobe_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'zero_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'one_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'strobe_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'zero_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'one_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'strobe_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'zero_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'one_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'strobe_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'zero_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'one_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'strobe_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'zero_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'one_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'strobe_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'zero_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'one_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'strobe_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'zero_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'one_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'strobe_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'zero_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'one_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'strobe_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'zero_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'one_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'strobe_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'zero_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'one_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'strobe_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'zero_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'one_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'strobe_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'zero_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'one_test_o' of component 'cvorb_decoder'.
WARNING:Xst:753 - "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd" line 105: Unconnected output port 'strobe_test_o' of component 'cvorb_decoder'.
Entity <rtm_serial_manager> analyzed. Unit <rtm_serial_manager> generated.

Analyzing Entity <sci_decoder> in library <work> (Architecture <rtl>).
Entity <sci_decoder> analyzed. Unit <sci_decoder> generated.

Analyzing generic Entity <RS232_Rx> in library <work> (Architecture <behavioral>).
	BAUD_RATE = 128000
	NUMBER_OF_BIT = 9
	QUARTZFREQ = 40
Entity <RS232_Rx> analyzed. Unit <RS232_Rx> generated.

Analyzing Entity <cvorb_decoder> in library <work> (Architecture <rtl>).
Entity <cvorb_decoder> analyzed. Unit <cvorb_decoder> generated.

Analyzing Entity <RAMManager> in library <work> (Architecture <rtl>).
Entity <RAMManager> analyzed. Unit <RAMManager> generated.

Analyzing Entity <dac_load_delay> in library <work> (Architecture <behavioral>).
Entity <dac_load_delay> analyzed. Unit <dac_load_delay> generated.

Analyzing generic Entity <gc_extend_pulse.2> in library <work> (Architecture <rtl>).
	g_width = 2
Entity <gc_extend_pulse.2> analyzed. Unit <gc_extend_pulse.2> generated.

Analyzing generic Entity <gc_extend_pulse.1> in library <work> (Architecture <rtl>).
	g_width = 8000000
Entity <gc_extend_pulse.1> analyzed. Unit <gc_extend_pulse.1> generated.

Analyzing generic Entity <SB_to_BCD.1> in library <work> (Architecture <dynamic>).
	BCD_Numbers = 8
	SB_Bits = 32
Entity <SB_to_BCD.1> analyzed. Unit <SB_to_BCD.1> generated.

Analyzing generic Entity <SB_to_BCD.2> in library <work> (Architecture <dynamic>).
	BCD_Numbers = 5
	SB_Bits = 16
Entity <SB_to_BCD.2> analyzed. Unit <SB_to_BCD.2> generated.

Analyzing Entity <message> in library <work> (Architecture <behavioral>).
Entity <message> analyzed. Unit <message> generated.

Analyzing Entity <RS232_Tx> in library <work> (Architecture <behavioral>).
Entity <RS232_Tx> analyzed. Unit <RS232_Tx> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <cntr> in unit <gc_extend_pulse_2> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <gc_sync_ffs>.
    Related source file is "/home/mcattin/projects/general-cores/modules/common/gc_sync_ffs.vhd".
    Register <synced_o> equivalent to <sync2> has been removed
    Found 1-bit register for signal <ppulse_o>.
    Found 1-bit register for signal <npulse_o>.
    Found 1-bit register for signal <sync0>.
    Found 1-bit register for signal <sync1>.
    Found 1-bit register for signal <sync2>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <gc_sync_ffs> synthesized.


Synthesizing Unit <Vme_intfce>.
    Related source file is "/home/mcattin/projects/cvora/cvora_git/hdl/src/vme_interface.vhd".
WARNING:Xst:2563 - Inout <VmeDataUnAlign<0>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <VmeDataUnAlign<1>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <VmeDataUnAlign<2>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <VmeDataUnAlign<3>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <VmeDataUnAlign<4>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <VmeDataUnAlign<5>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <VmeDataUnAlign<6>> is never assigned. Tied to value Z.
WARNING:Xst:2563 - Inout <VmeDataUnAlign<7>> is never assigned. Tied to value Z.
WARNING:Xst:1780 - Signal <vmeDataUnAlignIn> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dsNVectorOld> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <current>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <current> of Case statement line 453 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <current> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <current> of Case statement line 665 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <current> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <current> of Case statement line 665 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <current> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 1-bit register for signal <vmeDtackN>.
    Found 1-bit register for signal <IntProcessed>.
    Found 4-bit register for signal <VmeState>.
    Found 32-bit register for signal <DataToMem>.
    Found 1-bit register for signal <VmeDirFloat>.
    Found 1-bit register for signal <WriteMem>.
    Found 1-bit register for signal <ReadMem>.
    Found 32-bit tristate buffer for signal <VmeData>.
    Found 7-bit register for signal <VmeIntReqN>.
    Found 1-bit tristate buffer for signal <VmeDataUnAlign<7>>.
    Found 1-bit tristate buffer for signal <VmeDataUnAlign<6>>.
    Found 1-bit tristate buffer for signal <VmeDataUnAlign<5>>.
    Found 1-bit tristate buffer for signal <VmeDataUnAlign<4>>.
    Found 1-bit tristate buffer for signal <VmeDataUnAlign<3>>.
    Found 1-bit tristate buffer for signal <VmeDataUnAlign<2>>.
    Found 1-bit tristate buffer for signal <VmeDataUnAlign<1>>.
    Found 1-bit tristate buffer for signal <VmeDataUnAlign<0>>.
    Found 19-bit register for signal <addr_in>.
    Found 19-bit adder for signal <addr_in$addsub0000>.
    Found 5-bit register for signal <am_in>.
    Found 1-bit register for signal <asN_in>.
    Found 8-bit register for signal <blkCounter>.
    Found 8-bit adder for signal <blkCounter$addsub0000>.
    Found 1-bit register for signal <blkOp>.
    Found 5-bit comparator not equal for signal <blkOp$cmp_ne0000> created at line 669.
    Found 15-bit register for signal <current>.
    Found 1-bit register for signal <daisy>.
    Found 32-bit register for signal <dataFromMem_in>.
    Found 1-bit register for signal <ds0N_in>.
    Found 1-bit register for signal <ds1N_in>.
    Found 1-bit register for signal <IackInN_in>.
    Found 1-bit register for signal <iackN_in>.
    Found 1-bit register for signal <intForMe>.
    Found 1-bit register for signal <intGo>.
    Found 1-bit register for signal <lwordN_in>.
    Found 1-bit register for signal <moduleSelected>.
    Found 5-bit comparator equal for signal <moduleSelected$cmp_eq0000> created at line 669.
    Found 8-bit comparator less for signal <nexts$cmp_lt0000> created at line 508.
    Found 1-bit register for signal <readGo>.
    Found 23-bit register for signal <VmeAddr_in>.
    Found 32-bit register for signal <vmeDataOut>.
    Found 1-bit register for signal <vmeDir_in>.
    Found 1-bit register for signal <vmeDirN_in>.
    Found 1-bit register for signal <writeGo>.
    Found 1-bit register for signal <writeN_in>.
    Summary:
	inferred 183 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred  40 Tristate(s).
Unit <Vme_intfce> synthesized.


Synthesizing Unit <up_down_counter_1>.
    Related source file is "/home/mcattin/projects/cvora/cvora_git/hdl/src/up_down_counter.vhd".
    Found 1-bit register for signal <overflow_o>.
    Found 1-bit register for signal <valid_o>.
    Found 32-bit updown counter for signal <cnt>.
    Summary:
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <up_down_counter_1> synthesized.


Synthesizing Unit <up_down_counter_2>.
    Related source file is "/home/mcattin/projects/cvora/cvora_git/hdl/src/up_down_counter.vhd".
    Found 1-bit register for signal <valid_o>.
    Found 16-bit updown counter for signal <cnt>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <up_down_counter_2> synthesized.


Synthesizing Unit <cvorb_decoder>.
    Related source file is "/home/mcattin/projects/cvora/cvora_git/hdl/src/cvorb_decoder.vhd".
    Found finite state machine <FSM_0> for signal <state2>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 14                                             |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | clk_i                     (rising_edge)        |
    | Reset              | rst_n_i                   (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit register for signal <data_o>.
    Found 1-bit register for signal <data_valid_o>.
    Found 1-bit register for signal <zero_test_o>.
    Found 1-bit register for signal <one_test_o>.
    Found 1-bit register for signal <bit_updated>.
    Found 5-bit up counter for signal <current_bit_position>.
    Found 1-bit register for signal <data_ff_neg_one>.
    Found 1-bit register for signal <data_ff_pos_one>.
    Found 1-bit register for signal <data_neg>.
    Found 16-bit register for signal <data_out_cvorb>.
    Found 1-bit register for signal <data_pos>.
    Found 8-bit comparator lessequal for signal <one_test_o$cmp_le0000> created at line 188.
    Found 8-bit register for signal <pulse_length>.
    Found 8-bit register for signal <pulse_length_counter>.
    Found 8-bit adder for signal <pulse_length_counter$addsub0000>.
    Found 3-bit register for signal <serial_data>.
    Found 16-bit register for signal <shift_register>.
    Found 8-bit comparator greater for signal <shift_register$cmp_gt0000> created at line 188.
    Found 1-bit register for signal <state1<0>>.
    Found 1-bit xor2 for signal <state1_0$xor0000> created at line 137.
    Found 1-bit register for signal <strobe>.
    Found 8-bit register for signal <timeout_delay>.
    Found 8-bit adder for signal <timeout_delay$addsub0000> created at line 211.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  85 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <cvorb_decoder> synthesized.


Synthesizing Unit <RAMManager>.
    Related source file is "/home/mcattin/projects/cvora/cvora_git/hdl/src/ram_manager.vhd".
    Found finite state machine <FSM_1> for signal <currentState>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 9                                              |
    | Inputs             | 2                                              |
    | Outputs            | 6                                              |
    | Clock              | Clk                       (rising_edge)        |
    | Reset              | RstN                      (negative)           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit tristate buffer for signal <RAMData>.
    Found 17-bit register for signal <RAMAddr>.
    Found 1-bit register for signal <RAMOEN>.
    Found 1-bit register for signal <DataFromHistoryWritten>.
    Found 1-bit register for signal <DataToContValid>.
    Found 1-bit register for signal <RAMGWN>.
    Found 17-bit register for signal <contPendingAddr>.
    Found 1-bit register for signal <contPendingRead>.
    Found 32-bit register for signal <dataToFPGA>.
    Found 17-bit register for signal <historyPendingAddr>.
    Found 32-bit register for signal <historyPendingData>.
    Found 1-bit register for signal <historyPendingWrite>.
    Found 32-bit register for signal <ramDataOut>.
    Found 1-bit register for signal <writing>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred 154 D-type flip-flop(s).
	inferred  32 Tristate(s).
Unit <RAMManager> synthesized.


Synthesizing Unit <gc_extend_pulse_1>.
    Related source file is "/home/mcattin/projects/general-cores/modules/common/gc_extend_pulse.vhd".
    Found 23-bit down counter for signal <cntr>.
    Found 1-bit register for signal <extended_int>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <gc_extend_pulse_1> synthesized.


Synthesizing Unit <SB_to_BCD_1>.
    Related source file is "/home/mcattin/projects/cvora/cvora_git/hdl/src/bin2bcd.vhd".
    Found 1-bit register for signal <BCD_Ready>.
    Found 6-bit up counter for signal <BitCounter>.
    Found 4-bit comparator greatequal for signal <GreaterThanFive_6$cmp_ge0000> created at line 183.
    Found 1-bit register for signal <Hold>.
    Found 1-bit register for signal <INIT>.
    Found 1-bit register for signal <iSB_Ready>.
    Found 1-bit register for signal <iSB_Ready2>.
    Found 1-bit xor2 for signal <MUXQ2_0$xor0000>.
    Found 1-bit xor2 for signal <MUXQ2_1$xor0000>.
    Found 1-bit xor2 for signal <MUXQ2_2$xor0000>.
    Found 1-bit xor2 for signal <MUXQ2_3$xor0000>.
    Found 1-bit xor2 for signal <MUXQ2_4$xor0000>.
    Found 1-bit xor2 for signal <MUXQ2_5$xor0000>.
    Found 1-bit xor2 for signal <MUXQ2_6$xor0000>.
    Found 1-bit xor2 for signal <MUXQ2_7$xor0000>.
    Found 4-bit comparator greatequal for signal <MUXQ3_0$cmp_ge0000> created at line 183.
    Found 4-bit comparator greatequal for signal <MUXQ3_1$cmp_ge0000> created at line 183.
    Found 4-bit comparator greatequal for signal <MUXQ3_2$cmp_ge0000> created at line 183.
    Found 4-bit comparator greatequal for signal <MUXQ3_3$cmp_ge0000> created at line 183.
    Found 4-bit comparator greatequal for signal <MUXQ3_4$cmp_ge0000> created at line 183.
    Found 4-bit comparator greatequal for signal <MUXQ3_5$cmp_ge0000> created at line 183.
    Found 4-bit comparator greatequal for signal <MUXQ3_7$cmp_ge0000> created at line 154.
    Found 8-bit register for signal <Q0>.
    Found 8-bit register for signal <Q1>.
    Found 8-bit register for signal <Q2>.
    Found 8-bit register for signal <Q3>.
    Found 32-bit register for signal <ShiftRegister>.
    Summary:
	inferred   1 Counter(s).
	inferred  69 D-type flip-flop(s).
	inferred   8 Comparator(s).
Unit <SB_to_BCD_1> synthesized.


Synthesizing Unit <SB_to_BCD_2>.
    Related source file is "/home/mcattin/projects/cvora/cvora_git/hdl/src/bin2bcd.vhd".
    Found 1-bit register for signal <BCD_Ready>.
    Found 5-bit up counter for signal <BitCounter>.
    Found 1-bit register for signal <Hold>.
    Found 1-bit register for signal <INIT>.
    Found 1-bit register for signal <iSB_Ready>.
    Found 1-bit register for signal <iSB_Ready2>.
    Found 1-bit xor2 for signal <MUXQ2_0$xor0000>.
    Found 1-bit xor2 for signal <MUXQ2_1$xor0000>.
    Found 1-bit xor2 for signal <MUXQ2_2$xor0000>.
    Found 1-bit xor2 for signal <MUXQ2_3$xor0000>.
    Found 1-bit xor2 for signal <MUXQ2_4$xor0000>.
    Found 4-bit comparator greatequal for signal <MUXQ3_0$cmp_ge0000> created at line 183.
    Found 4-bit comparator greatequal for signal <MUXQ3_1$cmp_ge0000> created at line 183.
    Found 4-bit comparator greatequal for signal <MUXQ3_2$cmp_ge0000> created at line 183.
    Found 4-bit comparator greatequal for signal <MUXQ3_3$cmp_ge0000> created at line 183.
    Found 4-bit comparator greatequal for signal <MUXQ3_4$cmp_ge0000> created at line 154.
    Found 5-bit register for signal <Q0>.
    Found 5-bit register for signal <Q1>.
    Found 5-bit register for signal <Q2>.
    Found 5-bit register for signal <Q3>.
    Found 16-bit register for signal <ShiftRegister>.
    Summary:
	inferred   1 Counter(s).
	inferred  41 D-type flip-flop(s).
	inferred   5 Comparator(s).
Unit <SB_to_BCD_2> synthesized.


Synthesizing Unit <ROMMUX>.
    Related source file is "/home/mcattin/projects/cvora/cvora_git/hdl/src/rom_mux.vhd".
    Found 19-bit comparator greatequal for signal <DataOut$cmp_ge0000>.
    Summary:
	inferred   1 Comparator(s).
Unit <ROMMUX> synthesized.


Synthesizing Unit <gc_pulse_synchronizer>.
    Related source file is "/home/mcattin/projects/general-cores/modules/common/gc_pulse_synchronizer.vhd".
    Found 1-bit register for signal <q_p_o>.
    Found 3-bit register for signal <d_in2out>.
    Found 3-bit register for signal <d_out2in>.
    Found 1-bit register for signal <d_p_d0>.
    Found 1-bit register for signal <in_ext>.
    Found 1-bit register for signal <out_ext>.
    Found 1-bit register for signal <ready>.
    Summary:
	inferred  11 D-type flip-flop(s).
Unit <gc_pulse_synchronizer> synthesized.


Synthesizing Unit <RS232_Rx>.
    Related source file is "/home/mcattin/projects/cvora/cvora_git/hdl/src/rs232_rx.vhd".
WARNING:Xst:646 - Signal <iRegister<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <Divided_Clock_Enable>.
    Found 1-bit register for signal <iReady>.
    Found 11-bit register for signal <iRegister>.
    Found 1-bit register for signal <iSerial>.
    Found 1-bit register for signal <iSerial2>.
    Found 4-bit register for signal <number_of_Bits>.
    Found 4-bit adder for signal <number_of_Bits$addsub0000> created at line 145.
    Found 9-bit register for signal <vCounter>.
    Found 9-bit adder for signal <vCounter$addsub0000> created at line 146.
    Summary:
	inferred  19 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <RS232_Rx> synthesized.


Synthesizing Unit <gc_extend_pulse_2>.
    Related source file is "/home/mcattin/projects/general-cores/modules/common/gc_extend_pulse.vhd".
    Found 1-bit register for signal <extended_int>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <gc_extend_pulse_2> synthesized.


Synthesizing Unit <RS232_Tx>.
    Related source file is "/home/mcattin/projects/cvora/cvora_git/hdl/src/rs232_tx.vhd".
    Found 1-bit register for signal <Ready>.
    Found 1-bit register for signal <divided_clock>.
    Found 10-bit register for signal <iData>.
    Found 1-bit register for signal <iReady>.
    Found 12-bit up counter for signal <vClockCounter>.
    Summary:
	inferred   1 Counter(s).
	inferred  13 D-type flip-flop(s).
Unit <RS232_Tx> synthesized.


Synthesizing Unit <BusIntControl>.
    Related source file is "/home/mcattin/projects/cvora/cvora_git/hdl/src/bus_interface.vhd".
WARNING:Xst:646 - Signal <nxSelectedPos<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <muxSelPos> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <eRegSelectedPos> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <eRamSelectedPos> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <doingOpR> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <DataToInt>.
    Found 7-bit register for signal <ContToRegs.Sel>.
    Found 1-bit register for signal <ContToMem.SelectedPos<0>>.
    Found 1-bit register for signal <OpDone>.
    Found 32-bit register for signal <dataFromIntDelayed>.
    Found 19-bit register for signal <intAddDelayed>.
    Found 1-bit register for signal <intReadDelayed>.
    Found 1-bit register for signal <intWriteDelayed>.
    Found 1-bit register for signal <RdMemFlag>.
    Summary:
	inferred  95 D-type flip-flop(s).
Unit <BusIntControl> synthesized.


Synthesizing Unit <gc_frequency_meter>.
    Related source file is "/home/mcattin/projects/general-cores/modules/common/gc_frequency_meter.vhd".
WARNING:Xst:1780 - Signal <cntr_gate> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit up counter for signal <cntr_meas>.
    Found 32-bit register for signal <freq_reg>.
    Summary:
	inferred   1 Counter(s).
	inferred  32 D-type flip-flop(s).
Unit <gc_frequency_meter> synthesized.


Synthesizing Unit <sci_decoder>.
    Related source file is "/home/mcattin/projects/cvora/cvora_git/hdl/src/sci_decoder.vhd".
WARNING:Xst:1780 - Signal <odready> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <idReady> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <iSDataIn> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <SecondByte> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <FirstByte> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 16-bit register for signal <data_o>.
    Found 1-bit register for signal <data_valid_o>.
    Summary:
	inferred  17 D-type flip-flop(s).
Unit <sci_decoder> synthesized.


Synthesizing Unit <dac_load_delay>.
    Related source file is "/home/mcattin/projects/cvora/cvora_git/hdl/src/dac_load_delay.vhd".
    Found 5-bit register for signal <pulse_d>.
    Summary:
	inferred   5 D-type flip-flop(s).
Unit <dac_load_delay> synthesized.


Synthesizing Unit <message>.
    Related source file is "/home/mcattin/projects/cvora/cvora_git/hdl/src/message.vhd".
    Register <imess<5><13>> equivalent to <imess<1><0>> has been removed
    Register <imess<5><1>> equivalent to <imess<1><0>> has been removed
    Register <imess<1><5>> equivalent to <imess<1><10>> has been removed
    Register <imess<2><0>> equivalent to <imess<1><10>> has been removed
    Register <imess<2><14>> equivalent to <imess<1><10>> has been removed
    Register <imess<2><15>> equivalent to <imess<1><10>> has been removed
    Register <imess<2><1>> equivalent to <imess<1><10>> has been removed
    Register <imess<2><5>> equivalent to <imess<1><10>> has been removed
    Register <imess<4><3>> equivalent to <imess<1><10>> has been removed
    Register <imess<5><10>> equivalent to <imess<1><10>> has been removed
    Register <imess<5><12>> equivalent to <imess<1><10>> has been removed
    Register <imess<5><4>> equivalent to <imess<1><10>> has been removed
    Register <imess<1><14>> equivalent to <imess<1><11>> has been removed
    Register <imess<1><15>> equivalent to <imess<1><11>> has been removed
    Register <imess<2><10>> equivalent to <imess<1><11>> has been removed
    Register <imess<2><11>> equivalent to <imess<1><11>> has been removed
    Register <imess<2><12>> equivalent to <imess<1><11>> has been removed
    Register <imess<2><13>> equivalent to <imess<1><11>> has been removed
    Register <imess<2><6>> equivalent to <imess<1><11>> has been removed
    Register <imess<4><9>> equivalent to <imess<1><13>> has been removed
    Register <imess<2><16>> equivalent to <imess<1><16>> has been removed
    Register <imess<3><16>> equivalent to <imess<1><16>> has been removed
    Register <imess<4><16>> equivalent to <imess<1><16>> has been removed
    Register <imess<5><16>> equivalent to <imess<1><16>> has been removed
    Register <imess<2><17>> equivalent to <imess<1><17>> has been removed
    Register <imess<3><17>> equivalent to <imess<1><17>> has been removed
    Register <imess<4><17>> equivalent to <imess<1><17>> has been removed
    Register <imess<5><17>> equivalent to <imess<1><17>> has been removed
    Register <imess<1><6>> equivalent to <imess<1><1>> has been removed
    Register <imess<2><3>> equivalent to <imess<1><4>> has been removed
    Register <imess<5><0>> equivalent to <imess<1><4>> has been removed
    Register <imess<2><4>> equivalent to <imess<1><9>> has been removed
    Register <imess<4><2>> equivalent to <imess<1><9>> has been removed
    Register <imess<5><3>> equivalent to <imess<1><9>> has been removed
    Register <imess<5><11>> equivalent to <imess<2><7>> has been removed
    Register <imess<5><15>> equivalent to <imess<4><13>> has been removed
    Found 3-bit up counter for signal <iindex>.
    Found 40-bit register for signal <imess<1><0:4>>.
    Found 56-bit register for signal <imess<1><7:13>>.
    Found 16-bit register for signal <imess<1><16:17>>.
    Found 8-bit register for signal <imess<2><2>>.
    Found 24-bit register for signal <imess<2><7:9>>.
    Found 128-bit register for signal <imess<3><0:15>>.
    Found 16-bit register for signal <imess<4><0:1>>.
    Found 40-bit register for signal <imess<4><4:8>>.
    Found 48-bit register for signal <imess<4><10:15>>.
    Found 8-bit register for signal <imess<5><2>>.
    Found 40-bit register for signal <imess<5><5:9>>.
    Found 8-bit register for signal <imess<5><14>>.
    Found 5-bit register for signal <jindex>.
    Found 5-bit adder for signal <jindex$addsub0000> created at line 104.
    Found 1-bit register for signal <message_stop>.
    Found 8-bit register for signal <rs232_Data>.
    Found 1-bit register for signal <rs232_Data_Ready>.
    Found 1-bit register for signal <rs232_ReadyB>.
    Summary:
	inferred   1 Counter(s).
	inferred 448 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <message> synthesized.


Synthesizing Unit <rtm_serial_manager>.
    Related source file is "/home/mcattin/projects/cvora/cvora_git/hdl/src/rtm_serial_manager.vhd".
    Using one-hot encoding for signal <fsm_state>.
    Found 1-bit register for signal <ram_data_valid_o>.
    Found 32-bit register for signal <ram_data_o>.
    Found 1-bit register for signal <ram_overflow_o>.
    Found 5-bit register for signal <current_channel>.
    Found 5-bit adder for signal <current_channel$addsub0000> created at line 272.
    Found 512-bit register for signal <data_buffer>.
    Found 16-bit 31-to-1 multiplexer for signal <data_buffer$mux0000> created at line 254.
    Found 2-bit 31-to-1 multiplexer for signal <fsm_next_state$mux0006> created at line 182.
    Found 12-bit register for signal <fsm_state>.
    Found 17-bit register for signal <ram_addr>.
    Found 17-bit adder for signal <ram_addr$addsub0000> created at line 269.
    Found 16-bit 32-to-1 multiplexer for signal <ram_data_o$varindex0000> created at line 254.
    Found 32-bit 4-to-1 multiplexer for signal <rtm_channel_en>.
    Found 32-bit 4-to-1 multiplexer for signal <rtm_data_valid>.
INFO:Xst:738 - HDL ADVISOR - 512 flip-flops were inferred for signal <data_buffer>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 568 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred  98 Multiplexer(s).
Unit <rtm_serial_manager> synthesized.


Synthesizing Unit <top_cvora>.
    Related source file is "/home/mcattin/projects/cvora/cvora_git/hdl/src/top_cvora.vhd".
WARNING:Xst:647 - Input <rs232_rx_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <vme_rst_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <mode_select_sw_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <module_addr_i<5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <vme_am_i<2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <vme_intreq_n<7:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <vme_intreq_n<1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <start_p_d<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cvorb_zero_test> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cvorb_strobe_test> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cvorb_one_test> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <contToRegs.Sel<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <contToRegs.Sel<1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <contToRegs.Rd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <contToMem.Wr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <contToMem.Data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <contToMem.Add<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clk_freq_reg_wren> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <OpFinishedOut> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 16x104-bit ROM for signal <mode$rom0000>.
    Found 16-bit register for signal <dac1_data_o>.
    Found 16-bit register for signal <dac2_data_o>.
    Found 4-bit tristate buffer for signal <ram_data_par_o>.
    Found 1-bit 32-to-1 multiplexer for signal <$varindex0000> created at line 1156.
    Found 16-bit 32-to-1 multiplexer for signal <$varindex0001> created at line 1225.
    Found 8-bit 32-to-1 multiplexer for signal <$varindex0002> created at line 734.
    Found 32-bit register for signal <channel_en>.
    Found 5-bit register for signal <channel_select_reg>.
    Found 32-bit register for signal <clock_freq>.
    Found 1-bit register for signal <clock_freq_valid_d>.
    Found 1-bit register for signal <clock_freq_wd>.
    Found 3-bit register for signal <clock_p_d>.
    Found 8-bit register for signal <cvorb_pulse_width_thres>.
    Found 1-bit register for signal <data_acq_en>.
    Found 1-bit register for signal <input_polarity>.
    Found 16-bit register for signal <inter_acq_time>.
    Found 16-bit register for signal <inter_acq_time_cnt>.
    Found 16-bit adder for signal <inter_acq_time_cnt$addsub0000> created at line 808.
    Found 1-bit register for signal <irq_en>.
    Found 8-bit register for signal <irq_vector>.
    Found 4-bit register for signal <mode>.
    Found 1-bit register for signal <module_en>.
    Found 32-bit register for signal <parallel_data>.
    Found 27-bit up counter for signal <pps_cnt>.
    Found 1-bit register for signal <pps_p>.
    Found 17-bit register for signal <ram_rd_addr>.
    Found 1-bit register for signal <ram_wr>.
    Found 17-bit register for signal <ram_wr_addr_cnt>.
    Found 17-bit adder for signal <ram_wr_addr_cnt$addsub0000> created at line 1090.
    Found 32-bit register for signal <ram_wr_data>.
    Found 1-bit register for signal <ram_wr_overflow>.
    Found 32-bit register for signal <rtm_data_d>.
    Found 32-bit register for signal <rtm_data_d2>.
    Found 4-bit register for signal <start_p_d>.
    Found 5-bit register for signal <strobe_p_d>.
    Found 1-bit register for signal <sw_reset_p>.
    Found 1-bit register for signal <sw_start_p>.
    Found 1-bit register for signal <sw_stop_p>.
    Found 1-bit register for signal <UserIntReqN>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred 332 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred  25 Multiplexer(s).
	inferred   4 Tristate(s).
Unit <top_cvora> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x104-bit ROM                                        : 1
# Adders/Subtractors                                   : 143
 16-bit adder                                          : 1
 17-bit adder                                          : 2
 19-bit adder                                          : 1
 4-bit adder                                           : 34
 5-bit adder                                           : 2
 8-bit adder                                           : 69
 9-bit adder                                           : 34
# Counters                                             : 47
 12-bit up counter                                     : 1
 16-bit updown counter                                 : 2
 23-bit down counter                                   : 4
 27-bit up counter                                     : 1
 3-bit up counter                                      : 1
 32-bit up counter                                     : 1
 32-bit updown counter                                 : 1
 5-bit up counter                                      : 35
 6-bit up counter                                      : 1
# Registers                                            : 1758
 1-bit register                                        : 1283
 10-bit register                                       : 1
 11-bit register                                       : 34
 12-bit register                                       : 1
 15-bit register                                       : 1
 16-bit register                                       : 138
 17-bit register                                       : 6
 19-bit register                                       : 2
 23-bit register                                       : 1
 3-bit register                                        : 37
 32-bit register                                       : 16
 4-bit register                                        : 37
 5-bit register                                        : 7
 7-bit register                                        : 1
 8-bit register                                        : 159
 9-bit register                                        : 34
# Comparators                                          : 85
 19-bit comparator greatequal                          : 1
 4-bit comparator greatequal                           : 13
 5-bit comparator equal                                : 1
 5-bit comparator not equal                            : 1
 8-bit comparator greater                              : 34
 8-bit comparator less                                 : 1
 8-bit comparator lessequal                            : 34
# Multiplexers                                         : 8
 1-bit 32-to-1 multiplexer                             : 1
 16-bit 31-to-1 multiplexer                            : 1
 16-bit 32-to-1 multiplexer                            : 2
 2-bit 31-to-1 multiplexer                             : 1
 32-bit 4-to-1 multiplexer                             : 2
 8-bit 32-to-1 multiplexer                             : 1
# Tristates                                            : 14
 1-bit tristate buffer                                 : 12
 32-bit tristate buffer                                : 2
# Xors                                                 : 47
 1-bit xor2                                            : 47

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <cmp_ram_manager/currentState/FSM> on signal <currentState[1:7]> with one-hot encoding.
---------------------------
 State         | Encoding
---------------------------
 idle          | 0000001
 contread      | 0000010
 contwait      | 0001000
 contdatavalid | 0010000
 historywrite1 | 0000100
 historywrite2 | 0100000
 historywrite3 | 1000000
---------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[0].cmp_rtm_cvorb_decoder/state2/FSM> on signal <state2[1:2]> with user encoding.
Optimizing FSM <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[1].cmp_rtm_cvorb_decoder/state2/FSM> on signal <state2[1:2]> with user encoding.
Optimizing FSM <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[2].cmp_rtm_cvorb_decoder/state2/FSM> on signal <state2[1:2]> with user encoding.
Optimizing FSM <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[3].cmp_rtm_cvorb_decoder/state2/FSM> on signal <state2[1:2]> with user encoding.
Optimizing FSM <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[4].cmp_rtm_cvorb_decoder/state2/FSM> on signal <state2[1:2]> with user encoding.
Optimizing FSM <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[5].cmp_rtm_cvorb_decoder/state2/FSM> on signal <state2[1:2]> with user encoding.
Optimizing FSM <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[6].cmp_rtm_cvorb_decoder/state2/FSM> on signal <state2[1:2]> with user encoding.
Optimizing FSM <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[7].cmp_rtm_cvorb_decoder/state2/FSM> on signal <state2[1:2]> with user encoding.
Optimizing FSM <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[8].cmp_rtm_cvorb_decoder/state2/FSM> on signal <state2[1:2]> with user encoding.
Optimizing FSM <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[9].cmp_rtm_cvorb_decoder/state2/FSM> on signal <state2[1:2]> with user encoding.
Optimizing FSM <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[10].cmp_rtm_cvorb_decoder/state2/FSM> on signal <state2[1:2]> with user encoding.
Optimizing FSM <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[11].cmp_rtm_cvorb_decoder/state2/FSM> on signal <state2[1:2]> with user encoding.
Optimizing FSM <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[12].cmp_rtm_cvorb_decoder/state2/FSM> on signal <state2[1:2]> with user encoding.
Optimizing FSM <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[13].cmp_rtm_cvorb_decoder/state2/FSM> on signal <state2[1:2]> with user encoding.
Optimizing FSM <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[14].cmp_rtm_cvorb_decoder/state2/FSM> on signal <state2[1:2]> with user encoding.
Optimizing FSM <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[15].cmp_rtm_cvorb_decoder/state2/FSM> on signal <state2[1:2]> with user encoding.
Optimizing FSM <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[16].cmp_rtm_cvorb_decoder/state2/FSM> on signal <state2[1:2]> with user encoding.
Optimizing FSM <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[17].cmp_rtm_cvorb_decoder/state2/FSM> on signal <state2[1:2]> with user encoding.
Optimizing FSM <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[18].cmp_rtm_cvorb_decoder/state2/FSM> on signal <state2[1:2]> with user encoding.
Optimizing FSM <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[19].cmp_rtm_cvorb_decoder/state2/FSM> on signal <state2[1:2]> with user encoding.
Optimizing FSM <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[20].cmp_rtm_cvorb_decoder/state2/FSM> on signal <state2[1:2]> with user encoding.
Optimizing FSM <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[21].cmp_rtm_cvorb_decoder/state2/FSM> on signal <state2[1:2]> with user encoding.
Optimizing FSM <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[22].cmp_rtm_cvorb_decoder/state2/FSM> on signal <state2[1:2]> with user encoding.
Optimizing FSM <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[23].cmp_rtm_cvorb_decoder/state2/FSM> on signal <state2[1:2]> with user encoding.
Optimizing FSM <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[24].cmp_rtm_cvorb_decoder/state2/FSM> on signal <state2[1:2]> with user encoding.
Optimizing FSM <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[25].cmp_rtm_cvorb_decoder/state2/FSM> on signal <state2[1:2]> with user encoding.
Optimizing FSM <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[26].cmp_rtm_cvorb_decoder/state2/FSM> on signal <state2[1:2]> with user encoding.
Optimizing FSM <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[27].cmp_rtm_cvorb_decoder/state2/FSM> on signal <state2[1:2]> with user encoding.
Optimizing FSM <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[28].cmp_rtm_cvorb_decoder/state2/FSM> on signal <state2[1:2]> with user encoding.
Optimizing FSM <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[29].cmp_rtm_cvorb_decoder/state2/FSM> on signal <state2[1:2]> with user encoding.
Optimizing FSM <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[30].cmp_rtm_cvorb_decoder/state2/FSM> on signal <state2[1:2]> with user encoding.
Optimizing FSM <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[31].cmp_rtm_cvorb_decoder/state2/FSM> on signal <state2[1:2]> with user encoding.
Optimizing FSM <cmp_fp_cvorb_decoder1/state2/FSM> on signal <state2[1:2]> with user encoding.
Optimizing FSM <cmp_fp_cvorb_decoder2/state2/FSM> on signal <state2[1:2]> with user encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 00
 wait_bit | 01
 output   | 10
----------------------
INFO:Xst:2261 - The FF/Latch <imess<4>_0_0> in Unit <cmp_message> is equivalent to the following 108 FFs/Latches, which will be removed : <imess<4>_0_3> <imess<4>_0_4> <imess<4>_0_5> <imess<4>_0_7> <imess<4>_1_1> <imess<4>_1_2> <imess<4>_1_3> <imess<4>_1_6> <imess<4>_1_7> <imess<4>_13_2> <imess<4>_13_4> <imess<4>_13_7> <imess<1>_0_2> <imess<1>_0_3> <imess<1>_0_4> <imess<1>_0_5> <imess<1>_0_7> <imess<4>_14_0> <imess<4>_14_1> <imess<4>_14_2> <imess<4>_14_4> <imess<4>_14_5> <imess<4>_14_7> <imess<4>_15_0> <imess<4>_15_2> <imess<4>_15_7> <imess<5>_2_1> <imess<5>_2_2> <imess<5>_2_3> <imess<5>_2_5> <imess<5>_2_7> <imess<1>_1_0> <imess<1>_1_3> <imess<1>_1_5> <imess<1>_1_7> <imess<1>_2_4> <imess<1>_2_5> <imess<1>_2_7> <imess<1>_3_0> <imess<1>_3_2> <imess<1>_3_3> <imess<1>_3_5> <imess<1>_3_7> <imess<1>_4_1> <imess<1>_4_2> <imess<1>_4_3> <imess<1>_4_4> <imess<1>_4_5> <imess<1>_4_7> <imess<5>_14_0> <imess<5>_14_1> <imess<5>_14_4> <imess<5>_14_7> <imess<1>_7_1> <imess<1>_7_3> <imess<1>_7_4> <imess<1>_7_7> <imess<1>_8_0>
   <imess<1>_8_2> <imess<1>_8_3> <imess<1>_8_7> <imess<2>_2_0> <imess<2>_2_2> <imess<2>_2_3> <imess<2>_2_4> <imess<2>_2_5> <imess<2>_2_7> <imess<1>_9_0> <imess<1>_9_2> <imess<1>_9_6> <imess<1>_9_7> <imess<1>_10_0> <imess<1>_10_1> <imess<1>_10_2> <imess<1>_10_3> <imess<1>_10_4> <imess<1>_10_6> <imess<1>_10_7> <imess<1>_11_0> <imess<1>_11_1> <imess<1>_11_2> <imess<1>_11_3> <imess<1>_11_6> <imess<1>_11_7> <imess<1>_12_0> <imess<1>_12_2> <imess<1>_12_3> <imess<1>_12_6> <imess<1>_12_7> <imess<1>_13_0> <imess<1>_13_4> <imess<1>_13_6> <imess<1>_13_7> <imess<2>_7_0> <imess<2>_7_1> <imess<2>_7_2> <imess<2>_7_7> <imess<1>_16_1> <imess<1>_16_4> <imess<1>_16_5> <imess<1>_16_6> <imess<1>_16_7> <imess<1>_17_0> <imess<1>_17_2> <imess<1>_17_4> <imess<1>_17_5> <imess<1>_17_6> <imess<1>_17_7> 
INFO:Xst:2261 - The FF/Latch <imess<4>_0_1> in Unit <cmp_message> is equivalent to the following 74 FFs/Latches, which will be removed : <imess<4>_0_2> <imess<4>_0_6> <imess<4>_1_0> <imess<4>_1_4> <imess<4>_1_5> <imess<4>_13_0> <imess<4>_13_1> <imess<4>_13_3> <imess<4>_13_5> <imess<4>_13_6> <imess<1>_0_0> <imess<1>_0_1> <imess<1>_0_6> <imess<4>_14_3> <imess<4>_14_6> <imess<4>_15_1> <imess<4>_15_3> <imess<4>_15_4> <imess<4>_15_5> <imess<4>_15_6> <imess<5>_2_0> <imess<5>_2_4> <imess<5>_2_6> <imess<1>_1_1> <imess<1>_1_2> <imess<1>_1_4> <imess<1>_1_6> <imess<1>_2_0> <imess<1>_2_1> <imess<1>_2_2> <imess<1>_2_3> <imess<1>_2_6> <imess<1>_3_1> <imess<1>_3_4> <imess<1>_3_6> <imess<1>_4_0> <imess<1>_4_6> <imess<5>_14_2> <imess<5>_14_3> <imess<5>_14_5> <imess<5>_14_6> <imess<1>_7_0> <imess<1>_7_2> <imess<1>_7_5> <imess<1>_7_6> <imess<1>_8_1> <imess<1>_8_4> <imess<1>_8_5> <imess<1>_8_6> <imess<2>_2_1> <imess<2>_2_6> <imess<1>_9_1> <imess<1>_9_3> <imess<1>_9_4> <imess<1>_9_5> <imess<1>_10_5> <imess<1>_11_4>
   <imess<1>_11_5> <imess<1>_12_1> <imess<1>_12_4> <imess<1>_12_5> <imess<1>_13_1> <imess<1>_13_2> <imess<1>_13_3> <imess<1>_13_5> <imess<2>_7_3> <imess<2>_7_4> <imess<2>_7_5> <imess<2>_7_6> <imess<1>_16_0> <imess<1>_16_2> <imess<1>_16_3> <imess<1>_17_1> <imess<1>_17_3> 
WARNING:Xst:1710 - FF/Latch <imess<5>_7_7> (without init value) has a constant value of 0 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<5>_7_6> (without init value) has a constant value of 0 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<5>_7_5> (without init value) has a constant value of 1 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<5>_7_4> (without init value) has a constant value of 1 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<5>_6_7> (without init value) has a constant value of 0 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<5>_6_6> (without init value) has a constant value of 0 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<5>_6_5> (without init value) has a constant value of 1 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<5>_6_4> (without init value) has a constant value of 1 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<5>_5_7> (without init value) has a constant value of 0 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<5>_5_6> (without init value) has a constant value of 0 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<5>_5_5> (without init value) has a constant value of 1 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<5>_5_4> (without init value) has a constant value of 1 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<4>_8_7> (without init value) has a constant value of 0 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<4>_8_6> (without init value) has a constant value of 0 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<4>_8_5> (without init value) has a constant value of 1 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<4>_8_4> (without init value) has a constant value of 1 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<4>_12_7> (without init value) has a constant value of 0 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<4>_12_6> (without init value) has a constant value of 0 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<4>_12_5> (without init value) has a constant value of 1 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <channel_select_reg_0> (without init value) has a constant value of 0 in block <top_cvora>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<2>_9_7> (without init value) has a constant value of 0 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<2>_9_6> (without init value) has a constant value of 0 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<2>_9_5> (without init value) has a constant value of 1 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<2>_9_4> (without init value) has a constant value of 1 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<2>_9_2> (without init value) has a constant value of 0 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<2>_9_1> (without init value) has a constant value of 0 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<2>_9_0> (without init value) has a constant value of 0 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<2>_8_7> (without init value) has a constant value of 0 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<2>_8_6> (without init value) has a constant value of 0 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<2>_8_5> (without init value) has a constant value of 1 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<2>_8_4> (without init value) has a constant value of 1 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<5>_9_7> (without init value) has a constant value of 0 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<5>_9_6> (without init value) has a constant value of 0 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<5>_9_5> (without init value) has a constant value of 1 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<5>_9_4> (without init value) has a constant value of 1 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<5>_8_7> (without init value) has a constant value of 0 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<5>_8_6> (without init value) has a constant value of 0 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<5>_8_5> (without init value) has a constant value of 1 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<5>_8_4> (without init value) has a constant value of 1 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<4>_5_4> (without init value) has a constant value of 1 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<4>_4_7> (without init value) has a constant value of 0 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<4>_4_6> (without init value) has a constant value of 0 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<4>_4_5> (without init value) has a constant value of 1 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<4>_4_4> (without init value) has a constant value of 1 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<3>_15_7> (without init value) has a constant value of 0 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<3>_15_4> (without init value) has a constant value of 0 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<3>_15_3> (without init value) has a constant value of 0 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<3>_15_2> (without init value) has a constant value of 0 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<3>_15_0> (without init value) has a constant value of 0 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<3>_14_7> (without init value) has a constant value of 0 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<3>_14_3> (without init value) has a constant value of 0 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<3>_14_1> (without init value) has a constant value of 0 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<3>_14_0> (without init value) has a constant value of 0 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<4>_0_1> (without init value) has a constant value of 1 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<4>_0_0> (without init value) has a constant value of 0 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<3>_13_7> (without init value) has a constant value of 0 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<3>_13_3> (without init value) has a constant value of 0 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<3>_13_2> (without init value) has a constant value of 0 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<4>_12_4> (without init value) has a constant value of 1 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<4>_7_7> (without init value) has a constant value of 0 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<4>_7_6> (without init value) has a constant value of 0 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<4>_7_5> (without init value) has a constant value of 1 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<4>_7_4> (without init value) has a constant value of 1 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<4>_11_7> (without init value) has a constant value of 0 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<4>_11_6> (without init value) has a constant value of 0 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<4>_11_5> (without init value) has a constant value of 1 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<4>_11_4> (without init value) has a constant value of 1 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<4>_6_7> (without init value) has a constant value of 0 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<4>_6_6> (without init value) has a constant value of 0 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<4>_6_5> (without init value) has a constant value of 1 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<4>_6_4> (without init value) has a constant value of 1 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<4>_10_7> (without init value) has a constant value of 0 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<4>_10_6> (without init value) has a constant value of 0 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<4>_10_5> (without init value) has a constant value of 1 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<4>_10_4> (without init value) has a constant value of 1 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<4>_5_7> (without init value) has a constant value of 0 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<4>_5_6> (without init value) has a constant value of 0 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <imess<4>_5_5> (without init value) has a constant value of 1 in block <cmp_message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <VmeIntReqN_1> of sequential type is unconnected in block <cmp_vme_interface>.
WARNING:Xst:2677 - Node <VmeIntReqN_3> of sequential type is unconnected in block <cmp_vme_interface>.
WARNING:Xst:2677 - Node <VmeIntReqN_4> of sequential type is unconnected in block <cmp_vme_interface>.
WARNING:Xst:2677 - Node <VmeIntReqN_5> of sequential type is unconnected in block <cmp_vme_interface>.
WARNING:Xst:2677 - Node <VmeIntReqN_6> of sequential type is unconnected in block <cmp_vme_interface>.
WARNING:Xst:2677 - Node <VmeIntReqN_7> of sequential type is unconnected in block <cmp_vme_interface>.
WARNING:Xst:2677 - Node <intAddDelayed_0> of sequential type is unconnected in block <cmp_bus_interface_controller>.
WARNING:Xst:2677 - Node <intAddDelayed_1> of sequential type is unconnected in block <cmp_bus_interface_controller>.
WARNING:Xst:2677 - Node <iRegister_0> of sequential type is unconnected in block <cmp_sci_rx>.
WARNING:Xst:2677 - Node <iRegister_0> of sequential type is unconnected in block <cmp_sci_rx>.
WARNING:Xst:2677 - Node <iRegister_0> of sequential type is unconnected in block <cmp_sci_rx>.
WARNING:Xst:2677 - Node <iRegister_0> of sequential type is unconnected in block <cmp_sci_rx>.
WARNING:Xst:2677 - Node <iRegister_0> of sequential type is unconnected in block <cmp_sci_rx>.
WARNING:Xst:2677 - Node <iRegister_0> of sequential type is unconnected in block <cmp_sci_rx>.
WARNING:Xst:2677 - Node <iRegister_0> of sequential type is unconnected in block <cmp_sci_rx>.
WARNING:Xst:2677 - Node <iRegister_0> of sequential type is unconnected in block <cmp_sci_rx>.
WARNING:Xst:2677 - Node <iRegister_0> of sequential type is unconnected in block <cmp_sci_rx>.
WARNING:Xst:2677 - Node <iRegister_0> of sequential type is unconnected in block <cmp_sci_rx>.
WARNING:Xst:2677 - Node <iRegister_0> of sequential type is unconnected in block <cmp_sci_rx>.
WARNING:Xst:2677 - Node <iRegister_0> of sequential type is unconnected in block <cmp_sci_rx>.
WARNING:Xst:2677 - Node <iRegister_0> of sequential type is unconnected in block <cmp_sci_rx>.
WARNING:Xst:2677 - Node <iRegister_0> of sequential type is unconnected in block <cmp_sci_rx>.
WARNING:Xst:2677 - Node <iRegister_0> of sequential type is unconnected in block <cmp_sci_rx>.
WARNING:Xst:2677 - Node <iRegister_0> of sequential type is unconnected in block <cmp_sci_rx>.
WARNING:Xst:2677 - Node <iRegister_0> of sequential type is unconnected in block <cmp_sci_rx>.
WARNING:Xst:2677 - Node <iRegister_0> of sequential type is unconnected in block <cmp_sci_rx>.
WARNING:Xst:2677 - Node <iRegister_0> of sequential type is unconnected in block <cmp_sci_rx>.
WARNING:Xst:2677 - Node <iRegister_0> of sequential type is unconnected in block <cmp_sci_rx>.
WARNING:Xst:2677 - Node <iRegister_0> of sequential type is unconnected in block <cmp_sci_rx>.
WARNING:Xst:2677 - Node <iRegister_0> of sequential type is unconnected in block <cmp_sci_rx>.
WARNING:Xst:2677 - Node <iRegister_0> of sequential type is unconnected in block <cmp_sci_rx>.
WARNING:Xst:2677 - Node <iRegister_0> of sequential type is unconnected in block <cmp_sci_rx>.
WARNING:Xst:2677 - Node <iRegister_0> of sequential type is unconnected in block <cmp_sci_rx>.
WARNING:Xst:2677 - Node <iRegister_0> of sequential type is unconnected in block <cmp_sci_rx>.
WARNING:Xst:2677 - Node <iRegister_0> of sequential type is unconnected in block <cmp_sci_rx>.
WARNING:Xst:2677 - Node <iRegister_0> of sequential type is unconnected in block <cmp_sci_rx>.
WARNING:Xst:2677 - Node <iRegister_0> of sequential type is unconnected in block <cmp_sci_rx>.
WARNING:Xst:2677 - Node <iRegister_0> of sequential type is unconnected in block <cmp_sci_rx>.
WARNING:Xst:2677 - Node <iRegister_0> of sequential type is unconnected in block <cmp_sci_rx>.
WARNING:Xst:2677 - Node <iRegister_0> of sequential type is unconnected in block <cmp_sci_rx>.
WARNING:Xst:2677 - Node <iRegister_0> of sequential type is unconnected in block <cmp_sci_rx>.
WARNING:Xst:2677 - Node <iRegister_0> of sequential type is unconnected in block <cmp_sci_rx>.
WARNING:Xst:2677 - Node <start_p_d_3> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2404 -  FFs/Latches <imess<4>_0<7:7>> (without init value) have a constant value of 0 in block <message>.
WARNING:Xst:2404 -  FFs/Latches <imess<4>_1<7:6>> (without init value) have a constant value of 0 in block <message>.
WARNING:Xst:2404 -  FFs/Latches <imess<4>_13<7:7>> (without init value) have a constant value of 0 in block <message>.
WARNING:Xst:2404 -  FFs/Latches <imess<4>_15<7:7>> (without init value) have a constant value of 0 in block <message>.
WARNING:Xst:2404 -  FFs/Latches <imess<4>_14<7:7>> (without init value) have a constant value of 0 in block <message>.
WARNING:Xst:2404 -  FFs/Latches <imess<1>_0<7:7>> (without init value) have a constant value of 0 in block <message>.
WARNING:Xst:2404 -  FFs/Latches <imess<5>_2<7:7>> (without init value) have a constant value of 0 in block <message>.
WARNING:Xst:2404 -  FFs/Latches <imess<1>_1<7:7>> (without init value) have a constant value of 0 in block <message>.
WARNING:Xst:2404 -  FFs/Latches <imess<1>_2<7:7>> (without init value) have a constant value of 0 in block <message>.
WARNING:Xst:2404 -  FFs/Latches <imess<1>_3<7:7>> (without init value) have a constant value of 0 in block <message>.
WARNING:Xst:2404 -  FFs/Latches <imess<1>_4<7:7>> (without init value) have a constant value of 0 in block <message>.
WARNING:Xst:2404 -  FFs/Latches <imess<5>_14<7:7>> (without init value) have a constant value of 0 in block <message>.
WARNING:Xst:2404 -  FFs/Latches <imess<1>_7<7:7>> (without init value) have a constant value of 0 in block <message>.
WARNING:Xst:2404 -  FFs/Latches <imess<1>_8<7:7>> (without init value) have a constant value of 0 in block <message>.
WARNING:Xst:2404 -  FFs/Latches <imess<1>_10<7:6>> (without init value) have a constant value of 0 in block <message>.
WARNING:Xst:2404 -  FFs/Latches <imess<1>_9<7:6>> (without init value) have a constant value of 0 in block <message>.
WARNING:Xst:2404 -  FFs/Latches <imess<2>_2<7:7>> (without init value) have a constant value of 0 in block <message>.
WARNING:Xst:2404 -  FFs/Latches <imess<1>_11<7:6>> (without init value) have a constant value of 0 in block <message>.
WARNING:Xst:2404 -  FFs/Latches <imess<1>_12<7:6>> (without init value) have a constant value of 0 in block <message>.
WARNING:Xst:2404 -  FFs/Latches <imess<1>_13<7:6>> (without init value) have a constant value of 0 in block <message>.
WARNING:Xst:2404 -  FFs/Latches <imess<2>_7<7:7>> (without init value) have a constant value of 0 in block <message>.
WARNING:Xst:2404 -  FFs/Latches <imess<1>_16<7:4>> (without init value) have a constant value of 0 in block <message>.
WARNING:Xst:2404 -  FFs/Latches <imess<1>_17<7:4>> (without init value) have a constant value of 0 in block <message>.
WARNING:Xst:2677 - Node <iRegister_0> of sequential type is unconnected in block <RS232_Rx>.
WARNING:Xst:2677 - Node <start_p_d_3> of sequential type is unconnected in block <top_cvora>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# ROMs                                                 : 1
 16x104-bit ROM                                        : 1
# Adders/Subtractors                                   : 143
 16-bit adder                                          : 1
 17-bit adder                                          : 2
 19-bit adder                                          : 1
 4-bit adder                                           : 34
 5-bit adder                                           : 2
 8-bit adder                                           : 69
 9-bit adder                                           : 34
# Counters                                             : 47
 12-bit up counter                                     : 1
 16-bit updown counter                                 : 2
 23-bit down counter                                   : 4
 27-bit up counter                                     : 1
 3-bit up counter                                      : 1
 32-bit up counter                                     : 1
 32-bit updown counter                                 : 1
 5-bit up counter                                      : 35
 6-bit up counter                                      : 1
# Registers                                            : 6386
 Flip-Flops                                            : 6386
# Comparators                                          : 85
 19-bit comparator greatequal                          : 1
 4-bit comparator greatequal                           : 13
 5-bit comparator equal                                : 1
 5-bit comparator not equal                            : 1
 8-bit comparator greater                              : 34
 8-bit comparator less                                 : 1
 8-bit comparator lessequal                            : 34
# Multiplexers                                         : 38
 1-bit 31-to-1 multiplexer                             : 16
 1-bit 32-to-1 multiplexer                             : 17
 16-bit 32-to-1 multiplexer                            : 1
 2-bit 31-to-1 multiplexer                             : 1
 32-bit 4-to-1 multiplexer                             : 2
 8-bit 32-to-1 multiplexer                             : 1
# Xors                                                 : 47
 1-bit xor2                                            : 47

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <imess<1>_8_4> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_8_5> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_8_6> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_10_0> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_10_1> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_10_2> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_10_3> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_10_4> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_10_5> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_9_0> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_9_1> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_9_2> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_9_3> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_9_4> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_9_5> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<2>_2_0> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<2>_2_1> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<2>_2_2> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_4_6> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<5>_14_0> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<5>_14_1> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<5>_14_2> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<5>_14_3> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<5>_14_4> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<5>_14_5> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<5>_14_6> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_7_0> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_7_1> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_7_2> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_7_3> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_7_4> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_7_5> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_7_6> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_8_0> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_8_1> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_8_2> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_8_3> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_13_3> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_13_4> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_13_5> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<2>_7_0> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<2>_7_1> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<2>_7_2> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<2>_7_3> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<2>_7_4> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<2>_7_5> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<2>_7_6> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_16_0> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_16_1> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_16_2> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_16_3> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_17_0> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_17_1> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_17_2> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_17_3> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<2>_2_3> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<2>_2_4> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<2>_2_5> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<2>_2_6> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_11_0> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_11_1> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_11_2> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_11_3> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_11_4> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_11_5> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_12_0> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_12_1> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_12_2> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_12_3> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_12_4> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_12_5> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_13_0> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_13_1> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_13_2> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<4>_13_6> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<4>_15_0> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<4>_15_1> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<4>_15_2> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<4>_15_3> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<4>_15_4> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<4>_15_5> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<4>_15_6> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<4>_14_0> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<4>_14_1> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<4>_14_2> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<4>_14_3> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<4>_14_4> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<4>_14_5> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<4>_14_6> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_0_0> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_0_1> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_0_2> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<4>_0_0> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<4>_0_1> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<4>_0_2> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<4>_0_3> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<4>_0_4> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<4>_0_5> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<4>_0_6> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<4>_1_0> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<4>_1_1> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<4>_1_2> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<4>_1_3> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<4>_1_4> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<4>_1_5> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<4>_13_0> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<4>_13_1> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<4>_13_2> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<4>_13_3> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<4>_13_4> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<4>_13_5> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_1_1> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_1_2> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_1_3> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_1_4> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_1_5> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_1_6> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_3_0> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_3_1> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_3_2> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_3_3> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_3_4> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_3_5> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_3_6> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_4_0> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_4_1> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_4_2> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_4_3> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_4_4> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_4_5> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_0_3> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_0_4> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_0_5> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_0_6> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_2_0> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_2_1> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_2_2> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_2_3> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_2_4> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_2_5> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_2_6> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<5>_2_0> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<5>_2_1> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<5>_2_2> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<5>_2_3> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<5>_2_4> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<5>_2_5> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<5>_2_6> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<1>_1_0> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <channel_select_reg_0> (without init value) has a constant value of 0 in block <top_cvora>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <imess<3>_14_5> in Unit <message> is equivalent to the following 2 FFs/Latches, which will be removed : <imess<3>_13_5> <imess<3>_15_5> 
INFO:Xst:2261 - The FF/Latch <imess<3>_14_2> in Unit <message> is equivalent to the following 8 FFs/Latches, which will be removed : <imess<3>_14_4> <imess<3>_14_6> <imess<3>_13_0> <imess<3>_13_1> <imess<3>_13_4> <imess<3>_13_6> <imess<3>_15_1> <imess<3>_15_6> 
INFO:Xst:2261 - The FF/Latch <imess<3>_14_0> in Unit <message> is equivalent to the following 44 FFs/Latches, which will be removed : <imess<3>_14_1> <imess<3>_14_3> <imess<3>_14_7> <imess<3>_13_2> <imess<3>_13_3> <imess<3>_13_7> <imess<3>_15_0> <imess<3>_15_2> <imess<3>_15_3> <imess<3>_15_4> <imess<3>_15_7> <imess<4>_4_6> <imess<4>_4_7> <imess<4>_5_6> <imess<4>_5_7> <imess<4>_10_6> <imess<4>_10_7> <imess<4>_6_6> <imess<4>_6_7> <imess<4>_11_6> <imess<4>_11_7> <imess<4>_7_6> <imess<4>_7_7> <imess<4>_12_6> <imess<4>_12_7> <imess<4>_8_6> <imess<4>_8_7> <imess<5>_5_6> <imess<5>_5_7> <imess<5>_6_6> <imess<5>_6_7> <imess<5>_7_6> <imess<5>_7_7> <imess<5>_9_6> <imess<5>_9_7> <imess<5>_8_6> <imess<5>_8_7> <imess<2>_8_6> <imess<2>_8_7> <imess<2>_9_0> <imess<2>_9_1> <imess<2>_9_2> <imess<2>_9_6> <imess<2>_9_7> 
INFO:Xst:2261 - The FF/Latch <imess<4>_4_4> in Unit <message> is equivalent to the following 29 FFs/Latches, which will be removed : <imess<4>_4_5> <imess<4>_5_4> <imess<4>_5_5> <imess<4>_10_4> <imess<4>_10_5> <imess<4>_6_4> <imess<4>_6_5> <imess<4>_11_4> <imess<4>_11_5> <imess<4>_7_4> <imess<4>_7_5> <imess<4>_12_4> <imess<4>_12_5> <imess<4>_8_4> <imess<4>_8_5> <imess<5>_5_4> <imess<5>_5_5> <imess<5>_6_4> <imess<5>_6_5> <imess<5>_7_4> <imess<5>_7_5> <imess<5>_9_4> <imess<5>_9_5> <imess<5>_8_4> <imess<5>_8_5> <imess<2>_8_4> <imess<2>_8_5> <imess<2>_9_4> <imess<2>_9_5> 
WARNING:Xst:1710 - FF/Latch <imess<3>_14_0> (without init value) has a constant value of 0 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <imess<4>_4_4> (without init value) has a constant value of 1 in block <message>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <addr_in_0> (without init value) has a constant value of 0 in block <Vme_intfce>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <current_channel_0> has a constant value of 0 in block <rtm_serial_manager>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <cmp_vme_interface/VmeIntReqN_7> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_vme_interface/VmeIntReqN_6> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_vme_interface/VmeIntReqN_5> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_vme_interface/VmeIntReqN_4> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_vme_interface/VmeIntReqN_3> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_vme_interface/VmeIntReqN_1> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_vme_interface/VmeDirFloat> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_vme_interface/VmeState_3> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_vme_interface/VmeState_2> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_vme_interface/VmeState_1> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_vme_interface/VmeState_0> of sequential type is unconnected in block <top_cvora>.

Optimizing unit <top_cvora> ...

Optimizing unit <gc_sync_ffs> ...

Optimizing unit <up_down_counter_1> ...

Optimizing unit <up_down_counter_2> ...

Optimizing unit <cvorb_decoder> ...

Optimizing unit <gc_extend_pulse_1> ...

Optimizing unit <SB_to_BCD_1> ...

Optimizing unit <SB_to_BCD_2> ...

Optimizing unit <ROMMUX> ...

Optimizing unit <gc_pulse_synchronizer> ...

Optimizing unit <RS232_Tx> ...

Optimizing unit <RS232_Rx> ...

Optimizing unit <BusIntControl> ...

Optimizing unit <gc_frequency_meter> ...

Optimizing unit <message> ...

Optimizing unit <sci_decoder> ...

Optimizing unit <rtm_serial_manager> ...
WARNING:Xst:1710 - FF/Latch <cmp_message/rs232_Data_7> (without init value) has a constant value of 0 in block <top_cvora>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_message/imess<3>_4_3> (without init value) has a constant value of 0 in block <top_cvora>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_message/imess<3>_4_7> (without init value) has a constant value of 0 in block <top_cvora>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_message/imess<3>_6_7> (without init value) has a constant value of 0 in block <top_cvora>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_message/imess<3>_5_7> (without init value) has a constant value of 0 in block <top_cvora>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_message/imess<3>_10_7> (without init value) has a constant value of 0 in block <top_cvora>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_message/imess<3>_7_3> (without init value) has a constant value of 0 in block <top_cvora>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_message/imess<3>_7_7> (without init value) has a constant value of 0 in block <top_cvora>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_message/imess<3>_11_0> (without init value) has a constant value of 0 in block <top_cvora>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_message/imess<3>_11_7> (without init value) has a constant value of 0 in block <top_cvora>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_message/imess<3>_8_7> (without init value) has a constant value of 0 in block <top_cvora>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_message/imess<3>_12_3> (without init value) has a constant value of 0 in block <top_cvora>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_message/imess<3>_12_7> (without init value) has a constant value of 0 in block <top_cvora>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_message/imess<3>_9_7> (without init value) has a constant value of 0 in block <top_cvora>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_message/imess<3>_0_1> (without init value) has a constant value of 1 in block <top_cvora>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_message/imess<3>_0_3> (without init value) has a constant value of 0 in block <top_cvora>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_message/imess<3>_0_5> (without init value) has a constant value of 0 in block <top_cvora>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_message/imess<3>_0_6> (without init value) has a constant value of 1 in block <top_cvora>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_message/imess<3>_0_7> (without init value) has a constant value of 0 in block <top_cvora>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_message/imess<3>_1_5> (without init value) has a constant value of 0 in block <top_cvora>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_message/imess<3>_1_6> (without init value) has a constant value of 1 in block <top_cvora>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_message/imess<3>_1_7> (without init value) has a constant value of 0 in block <top_cvora>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_message/imess<3>_2_7> (without init value) has a constant value of 0 in block <top_cvora>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_message/imess<3>_3_4> (without init value) has a constant value of 0 in block <top_cvora>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <cmp_message/imess<3>_3_7> (without init value) has a constant value of 0 in block <top_cvora>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <cmp_reset_sync/npulse_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_strobe_sync/npulse_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_bdown_sync/npulse_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_bup_sync/npulse_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_stop_sync/npulse_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_start_sync/npulse_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_clock_sync/npulse_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_fp_cvorb_decoder2/zero_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_fp_cvorb_decoder2/one_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_fp_cvorb_decoder1/zero_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_fp_cvorb_decoder1/one_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_clk_freq_slv2bcd/BCD_Ready> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_inter_acq_time/BCD_Ready> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_bus_interface_controller/ContToRegs.Sel_4> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_bus_interface_controller/ContToRegs.Sel_1> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_bus_interface_controller/intReadDelayed> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_bus_interface_controller/intAddDelayed_1> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_bus_interface_controller/intAddDelayed_0> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[0].cmp_rtm_cvorb_decoder/one_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[0].cmp_rtm_cvorb_decoder/zero_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[1].cmp_rtm_cvorb_decoder/one_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[1].cmp_rtm_cvorb_decoder/zero_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[2].cmp_rtm_cvorb_decoder/one_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[2].cmp_rtm_cvorb_decoder/zero_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[3].cmp_rtm_cvorb_decoder/one_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[3].cmp_rtm_cvorb_decoder/zero_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[4].cmp_rtm_cvorb_decoder/one_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[4].cmp_rtm_cvorb_decoder/zero_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[5].cmp_rtm_cvorb_decoder/one_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[5].cmp_rtm_cvorb_decoder/zero_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[6].cmp_rtm_cvorb_decoder/one_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[6].cmp_rtm_cvorb_decoder/zero_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[7].cmp_rtm_cvorb_decoder/one_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[7].cmp_rtm_cvorb_decoder/zero_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[8].cmp_rtm_cvorb_decoder/one_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[8].cmp_rtm_cvorb_decoder/zero_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[9].cmp_rtm_cvorb_decoder/one_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[9].cmp_rtm_cvorb_decoder/zero_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[10].cmp_rtm_cvorb_decoder/one_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[10].cmp_rtm_cvorb_decoder/zero_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[11].cmp_rtm_cvorb_decoder/one_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[11].cmp_rtm_cvorb_decoder/zero_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[12].cmp_rtm_cvorb_decoder/one_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[12].cmp_rtm_cvorb_decoder/zero_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[13].cmp_rtm_cvorb_decoder/one_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[13].cmp_rtm_cvorb_decoder/zero_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[14].cmp_rtm_cvorb_decoder/one_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[14].cmp_rtm_cvorb_decoder/zero_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[15].cmp_rtm_cvorb_decoder/one_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[15].cmp_rtm_cvorb_decoder/zero_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[16].cmp_rtm_cvorb_decoder/one_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[16].cmp_rtm_cvorb_decoder/zero_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[17].cmp_rtm_cvorb_decoder/one_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[17].cmp_rtm_cvorb_decoder/zero_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[18].cmp_rtm_cvorb_decoder/one_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[18].cmp_rtm_cvorb_decoder/zero_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[19].cmp_rtm_cvorb_decoder/one_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[19].cmp_rtm_cvorb_decoder/zero_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[20].cmp_rtm_cvorb_decoder/one_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[20].cmp_rtm_cvorb_decoder/zero_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[21].cmp_rtm_cvorb_decoder/one_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[21].cmp_rtm_cvorb_decoder/zero_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[22].cmp_rtm_cvorb_decoder/one_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[22].cmp_rtm_cvorb_decoder/zero_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[23].cmp_rtm_cvorb_decoder/one_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[23].cmp_rtm_cvorb_decoder/zero_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[24].cmp_rtm_cvorb_decoder/one_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[24].cmp_rtm_cvorb_decoder/zero_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[25].cmp_rtm_cvorb_decoder/one_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[25].cmp_rtm_cvorb_decoder/zero_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[26].cmp_rtm_cvorb_decoder/one_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[26].cmp_rtm_cvorb_decoder/zero_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[27].cmp_rtm_cvorb_decoder/one_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[27].cmp_rtm_cvorb_decoder/zero_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[28].cmp_rtm_cvorb_decoder/one_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[28].cmp_rtm_cvorb_decoder/zero_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[29].cmp_rtm_cvorb_decoder/one_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[29].cmp_rtm_cvorb_decoder/zero_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[30].cmp_rtm_cvorb_decoder/one_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[30].cmp_rtm_cvorb_decoder/zero_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[31].cmp_rtm_cvorb_decoder/one_test_o> of sequential type is unconnected in block <top_cvora>.
WARNING:Xst:2677 - Node <cmp_rtm_serial_manager/l_rtm_cvorb_decoders[31].cmp_rtm_cvorb_decoder/zero_test_o> of sequential type is unconnected in block <top_cvora>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <cmp_message/imess<3>_8_2> in Unit <top_cvora> is equivalent to the following 2 FFs/Latches, which will be removed : <cmp_message/imess<3>_11_3> <cmp_message/imess<3>_7_0> 
INFO:Xst:2261 - The FF/Latch <cmp_message/imess<3>_12_0> in Unit <top_cvora> is equivalent to the following FF/Latch, which will be removed : <cmp_message/imess<3>_7_2> 
INFO:Xst:2261 - The FF/Latch <cmp_message/imess<3>_2_0> in Unit <top_cvora> is equivalent to the following 2 FFs/Latches, which will be removed : <cmp_message/imess<3>_0_4> <cmp_message/imess<3>_6_6> 
INFO:Xst:2261 - The FF/Latch <cmp_message/imess<3>_5_5> in Unit <top_cvora> is equivalent to the following FF/Latch, which will be removed : <cmp_message/imess<3>_6_5> 
INFO:Xst:2261 - The FF/Latch <cmp_message/imess<3>_12_4> in Unit <top_cvora> is equivalent to the following FF/Latch, which will be removed : <cmp_message/imess<3>_5_3> 
INFO:Xst:2261 - The FF/Latch <cmp_message/imess<3>_1_3> in Unit <top_cvora> is equivalent to the following 3 FFs/Latches, which will be removed : <cmp_message/imess<3>_1_1> <cmp_message/imess<3>_0_0> <cmp_message/imess<3>_4_5> 
INFO:Xst:2261 - The FF/Latch <cmp_message/imess<3>_3_6> in Unit <top_cvora> is equivalent to the following FF/Latch, which will be removed : <cmp_message/imess<3>_3_0> 
INFO:Xst:2261 - The FF/Latch <cmp_message/imess<3>_3_5> in Unit <top_cvora> is equivalent to the following FF/Latch, which will be removed : <cmp_message/imess<3>_2_2> 
INFO:Xst:2261 - The FF/Latch <cmp_message/imess<3>_3_1> in Unit <top_cvora> is equivalent to the following 2 FFs/Latches, which will be removed : <cmp_message/imess<3>_2_5> <cmp_message/imess<3>_0_2> 
INFO:Xst:2261 - The FF/Latch <cmp_message/imess<3>_2_6> in Unit <top_cvora> is equivalent to the following FF/Latch, which will be removed : <cmp_message/imess<3>_1_2> 
INFO:Xst:2261 - The FF/Latch <cmp_message/imess<3>_2_1> in Unit <top_cvora> is equivalent to the following 2 FFs/Latches, which will be removed : <cmp_message/imess<3>_1_0> <cmp_message/imess<3>_12_2> 
INFO:Xst:2261 - The FF/Latch <cmp_message/imess<3>_12_1> in Unit <top_cvora> is equivalent to the following FF/Latch, which will be removed : <cmp_message/imess<3>_11_4> 
INFO:Xst:2261 - The FF/Latch <cmp_message/imess<3>_9_6> in Unit <top_cvora> is equivalent to the following 2 FFs/Latches, which will be removed : <cmp_message/imess<3>_10_6> <cmp_message/imess<3>_10_0> 
INFO:Xst:2261 - The FF/Latch <cmp_clk_freq_slv2bcd/iSB_Ready> in Unit <top_cvora> is equivalent to the following FF/Latch, which will be removed : <cmp_clk_freq_meter/U_Sync_Gate/d_p_d0> 
Found area constraint ratio of 100 (+ 5) on block top_cvora, actual ratio is 42.
FlipFlop mode_0 has been replicated 1 time(s)
FlipFlop mode_1 has been replicated 1 time(s)
FlipFlop mode_2 has been replicated 1 time(s)
FlipFlop mode_3 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <top_cvora> :
	Found 4-bit shift register for signal <cmp_dac2_load/pulse_d_4>.
	Found 4-bit shift register for signal <cmp_dac1_load/pulse_d_4>.
	Found 2-bit shift register for signal <cmp_fp_sci_decoder2/cmp_sci_rx/iRegister_9>.
	Found 2-bit shift register for signal <cmp_fp_sci_decoder1/cmp_sci_rx/iRegister_9>.
	Found 2-bit shift register for signal <cmp_rtm_serial_manager/l_rtm_sci_decoders[0].cmp_rtm_sci_decoder/cmp_sci_rx/iRegister_9>.
	Found 2-bit shift register for signal <cmp_rtm_serial_manager/l_rtm_sci_decoders[1].cmp_rtm_sci_decoder/cmp_sci_rx/iRegister_9>.
	Found 2-bit shift register for signal <cmp_rtm_serial_manager/l_rtm_sci_decoders[2].cmp_rtm_sci_decoder/cmp_sci_rx/iRegister_9>.
	Found 2-bit shift register for signal <cmp_rtm_serial_manager/l_rtm_sci_decoders[3].cmp_rtm_sci_decoder/cmp_sci_rx/iRegister_9>.
	Found 2-bit shift register for signal <cmp_rtm_serial_manager/l_rtm_sci_decoders[4].cmp_rtm_sci_decoder/cmp_sci_rx/iRegister_9>.
	Found 2-bit shift register for signal <cmp_rtm_serial_manager/l_rtm_sci_decoders[5].cmp_rtm_sci_decoder/cmp_sci_rx/iRegister_9>.
	Found 2-bit shift register for signal <cmp_rtm_serial_manager/l_rtm_sci_decoders[6].cmp_rtm_sci_decoder/cmp_sci_rx/iRegister_9>.
	Found 2-bit shift register for signal <cmp_rtm_serial_manager/l_rtm_sci_decoders[7].cmp_rtm_sci_decoder/cmp_sci_rx/iRegister_9>.
	Found 2-bit shift register for signal <cmp_rtm_serial_manager/l_rtm_sci_decoders[8].cmp_rtm_sci_decoder/cmp_sci_rx/iRegister_9>.
	Found 2-bit shift register for signal <cmp_rtm_serial_manager/l_rtm_sci_decoders[9].cmp_rtm_sci_decoder/cmp_sci_rx/iRegister_9>.
	Found 2-bit shift register for signal <cmp_rtm_serial_manager/l_rtm_sci_decoders[10].cmp_rtm_sci_decoder/cmp_sci_rx/iRegister_9>.
	Found 2-bit shift register for signal <cmp_rtm_serial_manager/l_rtm_sci_decoders[11].cmp_rtm_sci_decoder/cmp_sci_rx/iRegister_9>.
	Found 2-bit shift register for signal <cmp_rtm_serial_manager/l_rtm_sci_decoders[12].cmp_rtm_sci_decoder/cmp_sci_rx/iRegister_9>.
	Found 2-bit shift register for signal <cmp_rtm_serial_manager/l_rtm_sci_decoders[13].cmp_rtm_sci_decoder/cmp_sci_rx/iRegister_9>.
	Found 2-bit shift register for signal <cmp_rtm_serial_manager/l_rtm_sci_decoders[14].cmp_rtm_sci_decoder/cmp_sci_rx/iRegister_9>.
	Found 2-bit shift register for signal <cmp_rtm_serial_manager/l_rtm_sci_decoders[15].cmp_rtm_sci_decoder/cmp_sci_rx/iRegister_9>.
	Found 2-bit shift register for signal <cmp_rtm_serial_manager/l_rtm_sci_decoders[16].cmp_rtm_sci_decoder/cmp_sci_rx/iRegister_9>.
	Found 2-bit shift register for signal <cmp_rtm_serial_manager/l_rtm_sci_decoders[17].cmp_rtm_sci_decoder/cmp_sci_rx/iRegister_9>.
	Found 2-bit shift register for signal <cmp_rtm_serial_manager/l_rtm_sci_decoders[18].cmp_rtm_sci_decoder/cmp_sci_rx/iRegister_9>.
	Found 2-bit shift register for signal <cmp_rtm_serial_manager/l_rtm_sci_decoders[19].cmp_rtm_sci_decoder/cmp_sci_rx/iRegister_9>.
	Found 2-bit shift register for signal <cmp_rtm_serial_manager/l_rtm_sci_decoders[20].cmp_rtm_sci_decoder/cmp_sci_rx/iRegister_9>.
	Found 2-bit shift register for signal <cmp_rtm_serial_manager/l_rtm_sci_decoders[21].cmp_rtm_sci_decoder/cmp_sci_rx/iRegister_9>.
	Found 2-bit shift register for signal <cmp_rtm_serial_manager/l_rtm_sci_decoders[22].cmp_rtm_sci_decoder/cmp_sci_rx/iRegister_9>.
	Found 2-bit shift register for signal <cmp_rtm_serial_manager/l_rtm_sci_decoders[23].cmp_rtm_sci_decoder/cmp_sci_rx/iRegister_9>.
	Found 2-bit shift register for signal <cmp_rtm_serial_manager/l_rtm_sci_decoders[24].cmp_rtm_sci_decoder/cmp_sci_rx/iRegister_9>.
	Found 2-bit shift register for signal <cmp_rtm_serial_manager/l_rtm_sci_decoders[25].cmp_rtm_sci_decoder/cmp_sci_rx/iRegister_9>.
	Found 2-bit shift register for signal <cmp_rtm_serial_manager/l_rtm_sci_decoders[26].cmp_rtm_sci_decoder/cmp_sci_rx/iRegister_9>.
	Found 2-bit shift register for signal <cmp_rtm_serial_manager/l_rtm_sci_decoders[27].cmp_rtm_sci_decoder/cmp_sci_rx/iRegister_9>.
	Found 2-bit shift register for signal <cmp_rtm_serial_manager/l_rtm_sci_decoders[28].cmp_rtm_sci_decoder/cmp_sci_rx/iRegister_9>.
	Found 2-bit shift register for signal <cmp_rtm_serial_manager/l_rtm_sci_decoders[29].cmp_rtm_sci_decoder/cmp_sci_rx/iRegister_9>.
	Found 2-bit shift register for signal <cmp_rtm_serial_manager/l_rtm_sci_decoders[30].cmp_rtm_sci_decoder/cmp_sci_rx/iRegister_9>.
	Found 2-bit shift register for signal <cmp_rtm_serial_manager/l_rtm_sci_decoders[31].cmp_rtm_sci_decoder/cmp_sci_rx/iRegister_9>.
Unit <top_cvora> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 6424
 Flip-Flops                                            : 6424
# Shift Registers                                      : 36
 2-bit shift register                                  : 34
 4-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top_cvora.ngr
Top Level Output File Name         : top_cvora
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 243

Cell Usage :
# BELS                             : 10721
#      GND                         : 1
#      INV                         : 34
#      LUT1                        : 818
#      LUT2                        : 833
#      LUT2_D                      : 6
#      LUT2_L                      : 6
#      LUT3                        : 2003
#      LUT3_D                      : 12
#      LUT3_L                      : 15
#      LUT4                        : 3810
#      LUT4_D                      : 581
#      LUT4_L                      : 145
#      MULT_AND                    : 61
#      MUXCY                       : 848
#      MUXF5                       : 668
#      MUXF6                       : 186
#      MUXF7                       : 93
#      MUXF8                       : 34
#      VCC                         : 1
#      XORCY                       : 566
# FlipFlops/Latches                : 6465
#      FD                          : 73
#      FDC                         : 1080
#      FDC_1                       : 34
#      FDCE                        : 4513
#      FDE                         : 436
#      FDE_1                       : 119
#      FDP                         : 149
#      FDPE                        : 18
#      FDR                         : 34
#      FDRSE                       : 2
#      FDS                         : 6
#      FDSE                        : 1
# Shift Registers                  : 36
#      SRL16                       : 2
#      SRL16E                      : 34
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 236
#      IBUF                        : 84
#      IBUFG                       : 1
#      IOBUF                       : 64
#      OBUF                        : 83
#      OBUFT                       : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1500fg456-4 

 Number of Slices:                     5588  out of  13312    41%  
 Number of Slice Flip Flops:           6465  out of  26624    24%  
 Number of 4 input LUTs:               8299  out of  26624    31%  
    Number used as logic:              8263
    Number used as Shift registers:      36
 Number of IOs:                         243
 Number of bonded IOBs:                 236  out of    333    70%  
 Number of GCLKs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
sys_clk_i                          | IBUFG+BUFG             | 6432  |
cmp_clock_sync/ppulse_o1           | BUFG                   | 69    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------+
Control Signal                                                        | Buffer(FF name)                                                                                   | Load  |
----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------+
cmp_up_cnt2/rst_n_i_inv1_INV_0_1(cmp_up_cnt2/rst_n_i_inv1_INV_0_1:O)  | NONE(UserIntReqN)                                                                                 | 484   |
cmp_up_cnt2/rst_n_i_inv1_INV_0_10(cmp_up_cnt2/rst_n_i_inv1_INV_0_10:O)| NONE(cmp_rtm_serial_manager/data_buffer_1_6)                                                      | 484   |
cmp_up_cnt2/rst_n_i_inv1_INV_0_4(cmp_up_cnt2/rst_n_i_inv1_INV_0_4:O)  | NONE(cmp_rtm_serial_manager/l_rtm_cvorb_decoders[6].cmp_rtm_cvorb_decoder/pulse_length_5)         | 484   |
cmp_up_cnt2/rst_n_i_inv1_INV_0_5(cmp_up_cnt2/rst_n_i_inv1_INV_0_5:O)  | NONE(cmp_rtm_serial_manager/l_rtm_cvorb_decoders[30].cmp_rtm_cvorb_decoder/data_o_13)             | 484   |
cmp_up_cnt2/rst_n_i_inv1_INV_0_6(cmp_up_cnt2/rst_n_i_inv1_INV_0_6:O)  | NONE(cmp_rtm_serial_manager/l_rtm_cvorb_decoders[25].cmp_rtm_cvorb_decoder/shift_register_2)      | 484   |
cmp_up_cnt2/rst_n_i_inv1_INV_0_7(cmp_up_cnt2/rst_n_i_inv1_INV_0_7:O)  | NONE(cmp_rtm_serial_manager/l_rtm_cvorb_decoders[20].cmp_rtm_cvorb_decoder/data_out_cvorb_5)      | 484   |
cmp_up_cnt2/rst_n_i_inv1_INV_0_8(cmp_up_cnt2/rst_n_i_inv1_INV_0_8:O)  | NONE(cmp_rtm_serial_manager/l_rtm_cvorb_decoders[16].cmp_rtm_cvorb_decoder/current_bit_position_1)| 484   |
cmp_up_cnt2/rst_n_i_inv1_INV_0_9(cmp_up_cnt2/rst_n_i_inv1_INV_0_9:O)  | NONE(cmp_rtm_serial_manager/l_rtm_cvorb_decoders[10].cmp_rtm_cvorb_decoder/pulse_length_counter_7)| 484   |
cmp_up_cnt2/rst_n_i_inv1_INV_0_2(cmp_up_cnt2/rst_n_i_inv1_INV_0_2:O)  | NONE(cmp_rtm_serial_manager/l_rtm_sci_decoders[27].cmp_rtm_sci_decoder/cmp_sci_rx/vCounter_1)     | 483   |
cmp_up_cnt2/rst_n_i_inv1_INV_0_3(cmp_up_cnt2/rst_n_i_inv1_INV_0_3:O)  | NONE(cmp_rtm_serial_manager/l_rtm_sci_decoders[14].cmp_rtm_sci_decoder/cmp_sci_rx/iSerial)        | 483   |
cmp_bdown_sync/rst_n_i_inv(cmp_up_cnt2/rst_n_i_inv1_INV_0:O)          | NONE(channel_en_0)                                                                                | 481   |
cmp_up_cnt2/rst_n_i_inv1_INV_0_11(cmp_up_cnt2/rst_n_i_inv1_INV_0_11:O)| NONE(cmp_fp_cvorb_decoder2/serial_data_0)                                                         | 475   |
----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 14.716ns (Maximum Frequency: 67.952MHz)
   Minimum input arrival time before clock: 8.791ns
   Maximum output required time after clock: 15.291ns
   Maximum combinational path delay: 9.095ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clk_i'
  Clock period: 14.716ns (frequency: 67.952MHz)
  Total number of paths / destination ports: 118007 / 11450
-------------------------------------------------------------------------
Delay:               14.716ns (Levels of Logic = 9)
  Source:            mode_2 (FF)
  Destination:       dac1_data_o_9 (FF)
  Source Clock:      sys_clk_i rising
  Destination Clock: sys_clk_i rising

  Data Path: mode_2 to dac1_data_o_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            95   0.720   2.553  mode_2 (mode_2)
     LUT3_D:I0->O         31   0.551   1.873  cmp_rtm_serial_manager/rtm_cvorb_channel_en_cmp_eq000011_1 (cmp_rtm_serial_manager/rtm_cvorb_channel_en_cmp_eq000011)
     LUT4_D:I3->O         17   0.551   1.540  cmp_rtm_serial_manager/Mmux_rtm_data_valid621 (rtm_data_valid<8>)
     LUT3:I1->O            1   0.551   0.000  Mmux__varindex0000_71 (Mmux__varindex0000_71)
     MUXF5:I0->O           1   0.360   0.000  Mmux__varindex0000_5_f5_0 (Mmux__varindex0000_5_f51)
     MUXF6:I1->O           1   0.342   0.000  Mmux__varindex0000_4_f6 (Mmux__varindex0000_4_f6)
     MUXF7:I0->O          18   0.342   1.612  Mmux__varindex0000_2_f7 (_varindex0000)
     LUT3:I1->O            1   0.551   0.869  dac1_data_o_mux0000<9>22 (dac1_data_o_mux0000<9>22)
     LUT4:I2->O            1   0.551   0.996  dac1_data_o_mux0000<9>25 (dac1_data_o_mux0000<9>25)
     LUT3:I1->O            1   0.551   0.000  dac1_data_o_mux0000<9>39 (dac1_data_o_mux0000<9>)
     FDCE:D                    0.203          dac1_data_o_9
    ----------------------------------------
    Total                     14.716ns (5.273ns logic, 9.443ns route)
                                       (35.8% logic, 64.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cmp_clock_sync/ppulse_o1'
  Clock period: 7.205ns (frequency: 138.790MHz)
  Total number of paths / destination ports: 1157 / 100
-------------------------------------------------------------------------
Delay:               7.205ns (Levels of Logic = 33)
  Source:            cmp_clk_freq_meter/U_Sync_Gate/q_p_o (FF)
  Destination:       cmp_clk_freq_meter/cntr_meas_31 (FF)
  Source Clock:      cmp_clock_sync/ppulse_o1 rising
  Destination Clock: cmp_clock_sync/ppulse_o1 rising

  Data Path: cmp_clk_freq_meter/U_Sync_Gate/q_p_o to cmp_clk_freq_meter/cntr_meas_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             65   0.720   2.042  cmp_clk_freq_meter/U_Sync_Gate/q_p_o (cmp_clk_freq_meter/U_Sync_Gate/q_p_o)
     INV:I->O              1   0.551   0.801  cmp_clk_freq_meter/gate_pulse_synced_inv1_INV_0 (cmp_clk_freq_meter/gate_pulse_synced_inv)
     MUXCY:CI->O           1   0.064   0.000  cmp_clk_freq_meter/Mcount_cntr_meas_cy<0> (cmp_clk_freq_meter/Mcount_cntr_meas_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  cmp_clk_freq_meter/Mcount_cntr_meas_cy<1> (cmp_clk_freq_meter/Mcount_cntr_meas_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  cmp_clk_freq_meter/Mcount_cntr_meas_cy<2> (cmp_clk_freq_meter/Mcount_cntr_meas_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  cmp_clk_freq_meter/Mcount_cntr_meas_cy<3> (cmp_clk_freq_meter/Mcount_cntr_meas_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  cmp_clk_freq_meter/Mcount_cntr_meas_cy<4> (cmp_clk_freq_meter/Mcount_cntr_meas_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  cmp_clk_freq_meter/Mcount_cntr_meas_cy<5> (cmp_clk_freq_meter/Mcount_cntr_meas_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  cmp_clk_freq_meter/Mcount_cntr_meas_cy<6> (cmp_clk_freq_meter/Mcount_cntr_meas_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  cmp_clk_freq_meter/Mcount_cntr_meas_cy<7> (cmp_clk_freq_meter/Mcount_cntr_meas_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  cmp_clk_freq_meter/Mcount_cntr_meas_cy<8> (cmp_clk_freq_meter/Mcount_cntr_meas_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  cmp_clk_freq_meter/Mcount_cntr_meas_cy<9> (cmp_clk_freq_meter/Mcount_cntr_meas_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  cmp_clk_freq_meter/Mcount_cntr_meas_cy<10> (cmp_clk_freq_meter/Mcount_cntr_meas_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  cmp_clk_freq_meter/Mcount_cntr_meas_cy<11> (cmp_clk_freq_meter/Mcount_cntr_meas_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  cmp_clk_freq_meter/Mcount_cntr_meas_cy<12> (cmp_clk_freq_meter/Mcount_cntr_meas_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  cmp_clk_freq_meter/Mcount_cntr_meas_cy<13> (cmp_clk_freq_meter/Mcount_cntr_meas_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  cmp_clk_freq_meter/Mcount_cntr_meas_cy<14> (cmp_clk_freq_meter/Mcount_cntr_meas_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  cmp_clk_freq_meter/Mcount_cntr_meas_cy<15> (cmp_clk_freq_meter/Mcount_cntr_meas_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  cmp_clk_freq_meter/Mcount_cntr_meas_cy<16> (cmp_clk_freq_meter/Mcount_cntr_meas_cy<16>)
     MUXCY:CI->O           1   0.064   0.000  cmp_clk_freq_meter/Mcount_cntr_meas_cy<17> (cmp_clk_freq_meter/Mcount_cntr_meas_cy<17>)
     MUXCY:CI->O           1   0.064   0.000  cmp_clk_freq_meter/Mcount_cntr_meas_cy<18> (cmp_clk_freq_meter/Mcount_cntr_meas_cy<18>)
     MUXCY:CI->O           1   0.064   0.000  cmp_clk_freq_meter/Mcount_cntr_meas_cy<19> (cmp_clk_freq_meter/Mcount_cntr_meas_cy<19>)
     MUXCY:CI->O           1   0.064   0.000  cmp_clk_freq_meter/Mcount_cntr_meas_cy<20> (cmp_clk_freq_meter/Mcount_cntr_meas_cy<20>)
     MUXCY:CI->O           1   0.064   0.000  cmp_clk_freq_meter/Mcount_cntr_meas_cy<21> (cmp_clk_freq_meter/Mcount_cntr_meas_cy<21>)
     MUXCY:CI->O           1   0.064   0.000  cmp_clk_freq_meter/Mcount_cntr_meas_cy<22> (cmp_clk_freq_meter/Mcount_cntr_meas_cy<22>)
     MUXCY:CI->O           1   0.064   0.000  cmp_clk_freq_meter/Mcount_cntr_meas_cy<23> (cmp_clk_freq_meter/Mcount_cntr_meas_cy<23>)
     MUXCY:CI->O           1   0.064   0.000  cmp_clk_freq_meter/Mcount_cntr_meas_cy<24> (cmp_clk_freq_meter/Mcount_cntr_meas_cy<24>)
     MUXCY:CI->O           1   0.064   0.000  cmp_clk_freq_meter/Mcount_cntr_meas_cy<25> (cmp_clk_freq_meter/Mcount_cntr_meas_cy<25>)
     MUXCY:CI->O           1   0.064   0.000  cmp_clk_freq_meter/Mcount_cntr_meas_cy<26> (cmp_clk_freq_meter/Mcount_cntr_meas_cy<26>)
     MUXCY:CI->O           1   0.064   0.000  cmp_clk_freq_meter/Mcount_cntr_meas_cy<27> (cmp_clk_freq_meter/Mcount_cntr_meas_cy<27>)
     MUXCY:CI->O           1   0.064   0.000  cmp_clk_freq_meter/Mcount_cntr_meas_cy<28> (cmp_clk_freq_meter/Mcount_cntr_meas_cy<28>)
     MUXCY:CI->O           1   0.064   0.000  cmp_clk_freq_meter/Mcount_cntr_meas_cy<29> (cmp_clk_freq_meter/Mcount_cntr_meas_cy<29>)
     MUXCY:CI->O           0   0.064   0.000  cmp_clk_freq_meter/Mcount_cntr_meas_cy<30> (cmp_clk_freq_meter/Mcount_cntr_meas_cy<30>)
     XORCY:CI->O           1   0.904   0.000  cmp_clk_freq_meter/Mcount_cntr_meas_xor<31> (cmp_clk_freq_meter/Mcount_cntr_meas31)
     FDC:D                     0.203          cmp_clk_freq_meter/cntr_meas_31
    ----------------------------------------
    Total                      7.205ns (4.362ns logic, 2.843ns route)
                                       (60.5% logic, 39.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clk_i'
  Total number of paths / destination ports: 677 / 663
-------------------------------------------------------------------------
Offset:              8.791ns (Levels of Logic = 2)
  Source:            sys_rst_n_a_i (PAD)
  Destination:       cmp_ram_manager/currentState_FSM_FFd3 (FF)
  Destination Clock: sys_clk_i rising

  Data Path: sys_rst_n_a_i to cmp_ram_manager/currentState_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            49   0.821   1.950  sys_rst_n_a_i_IBUF (sys_rst_n_a_i_IBUF)
     INV:I->O            484   0.551   4.442  cmp_up_cnt2/rst_n_i_inv1_INV_0_11 (cmp_up_cnt2/rst_n_i_inv1_INV_0_11)
     FDRSE:R                   1.026          cmp_ram_manager/historyPendingWrite
    ----------------------------------------
    Total                      8.791ns (2.398ns logic, 6.393ns route)
                                       (27.3% logic, 72.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clk_i'
  Total number of paths / destination ports: 250 / 135
-------------------------------------------------------------------------
Offset:              15.291ns (Levels of Logic = 9)
  Source:            cmp_vme_interface/addr_in_5 (FF)
  Destination:       fp_led_o<4> (PAD)
  Source Clock:      sys_clk_i rising

  Data Path: cmp_vme_interface/addr_in_5 to fp_led_o<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.720   1.260  cmp_vme_interface/addr_in_5 (cmp_vme_interface/addr_in_5)
     LUT1:I0->O            1   0.551   0.000  cmp_bus_interface_controller/UROMMUX/Mcompar_DataOut_cmp_ge0000_cy<0>_rt (cmp_bus_interface_controller/UROMMUX/Mcompar_DataOut_cmp_ge0000_cy<0>_rt)
     MUXCY:S->O            1   0.500   0.000  cmp_bus_interface_controller/UROMMUX/Mcompar_DataOut_cmp_ge0000_cy<0> (cmp_bus_interface_controller/UROMMUX/Mcompar_DataOut_cmp_ge0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  cmp_bus_interface_controller/UROMMUX/Mcompar_DataOut_cmp_ge0000_cy<1> (cmp_bus_interface_controller/UROMMUX/Mcompar_DataOut_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  cmp_bus_interface_controller/UROMMUX/Mcompar_DataOut_cmp_ge0000_cy<2> (cmp_bus_interface_controller/UROMMUX/Mcompar_DataOut_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  cmp_bus_interface_controller/UROMMUX/Mcompar_DataOut_cmp_ge0000_cy<3> (cmp_bus_interface_controller/UROMMUX/Mcompar_DataOut_cmp_ge0000_cy<3>)
     MUXCY:CI->O          34   0.281   2.060  cmp_bus_interface_controller/UROMMUX/Mcompar_DataOut_cmp_ge0000_cy<4> (cmp_bus_interface_controller/nxSelectedPos<9>)
     LUT4:I1->O           30   0.551   2.181  cmp_bus_interface_controller/UROMMUX/Done26 (cmp_bus_interface_controller/iOpDone)
     LUT4:I0->O            1   0.551   0.801  cmp_monoastable_read_led/extended_o1 (fp_led_o_4_OBUF)
     OBUF:I->O                 5.644          fp_led_o_4_OBUF (fp_led_o<4>)
    ----------------------------------------
    Total                     15.291ns (8.990ns logic, 6.301ns route)
                                       (58.8% logic, 41.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               9.095ns (Levels of Logic = 3)
  Source:            sys_clk_i (PAD)
  Destination:       ram_clk_o (PAD)

  Data Path: sys_clk_i to ram_clk_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUFG:I->O            2   1.222   0.877  cmp_sys_clk_buf (sys_clk1)
     INV:I->O              1   0.551   0.801  ram_clk_o1_INV_0 (ram_clk_o_OBUF)
     OBUF:I->O                 5.644          ram_clk_o_OBUF (ram_clk_o)
    ----------------------------------------
    Total                      9.095ns (7.417ns logic, 1.678ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================


Total REAL time to Xst completion: 64.00 secs
Total CPU time to Xst completion: 62.91 secs
 
--> 


Total memory usage is 265076 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  588 (   0 filtered)
Number of infos    :   35 (   0 filtered)

