{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639391301799 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639391301804 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 13 18:28:21 2021 " "Processing started: Mon Dec 13 18:28:21 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639391301804 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1639391301804 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ov5640_sdram_vga -c ov5640_sdram_vga " "Command: quartus_sta ov5640_sdram_vga -c ov5640_sdram_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1639391301805 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1639391301896 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1639391303124 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1639391303124 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639391303189 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639391303189 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_a9r1 " "Entity dcfifo_a9r1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe8\|dffe9a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe8\|dffe9a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639391303907 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe5\|dffe6a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe5\|dffe6a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639391303907 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1639391303907 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_n8r1 " "Entity dcfifo_n8r1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639391303907 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1639391303907 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1639391303907 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1639391303907 ""}
{ "Info" "ISTA_SDC_FOUND" "ov5640_sdram_vga.sdc " "Reading SDC File: 'ov5640_sdram_vga.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1639391303915 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_sdram_vga.sdc 49 u_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin pin " "Ignored filter at ov5640_sdram_vga.sdc(49): u_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin could not be matched with a pin" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303916 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_sdram_vga.sdc 49 u_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] pin " "Ignored filter at ov5640_sdram_vga.sdc(49): u_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] could not be matched with a pin" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303916 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock ov5640_sdram_vga.sdc 49 Argument <targets> is an empty collection " "Ignored create_generated_clock at ov5640_sdram_vga.sdc(49): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{u_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} -source \[get_pins \{u_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\}\] -duty_cycle 50/1 -multiply_by 24 -divide_by 2 -master_clock \{clk\} \[get_pins \{u_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}\]  " "create_generated_clock -name \{u_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} -source \[get_pins \{u_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\}\] -duty_cycle 50/1 -multiply_by 24 -divide_by 2 -master_clock \{clk\} \[get_pins \{u_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}\] " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391303917 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 49 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303917 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock ov5640_sdram_vga.sdc 49 Argument -source is an empty collection " "Ignored create_generated_clock at ov5640_sdram_vga.sdc(49): Argument -source is an empty collection" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303917 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_sdram_vga.sdc 50 u_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\] pin " "Ignored filter at ov5640_sdram_vga.sdc(50): u_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\] could not be matched with a pin" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303917 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_sdram_vga.sdc 50 u_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at ov5640_sdram_vga.sdc(50): u_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303917 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock ov5640_sdram_vga.sdc 50 Argument <targets> is an empty collection " "Ignored create_generated_clock at ov5640_sdram_vga.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{u_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} -source \[get_pins \{u_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 25 -master_clock \{u_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \[get_pins \{u_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}\]  " "create_generated_clock -name \{u_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} -source \[get_pins \{u_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 25 -master_clock \{u_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \[get_pins \{u_pll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}\] " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391303917 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 50 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303917 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock ov5640_sdram_vga.sdc 50 Argument -source is an empty collection " "Ignored create_generated_clock at ov5640_sdram_vga.sdc(50): Argument -source is an empty collection" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303918 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_sdram_vga.sdc 51 u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|vco0ph\[0\] pin " "Ignored filter at ov5640_sdram_vga.sdc(51): u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|vco0ph\[0\] could not be matched with a pin" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303918 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_sdram_vga.sdc 51 u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at ov5640_sdram_vga.sdc(51): u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303918 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock ov5640_sdram_vga.sdc 51 Argument <targets> is an empty collection " "Ignored create_generated_clock at ov5640_sdram_vga.sdc(51): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} -source \[get_pins \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 3 -master_clock \{u_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \[get_pins \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\]  " "create_generated_clock -name \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\} -source \[get_pins \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 3 -master_clock \{u_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \[get_pins \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391303918 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 51 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303918 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock ov5640_sdram_vga.sdc 51 Argument -source is an empty collection " "Ignored create_generated_clock at ov5640_sdram_vga.sdc(51): Argument -source is an empty collection" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303918 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_sdram_vga.sdc 52 u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|vco0ph\[0\] pin " "Ignored filter at ov5640_sdram_vga.sdc(52): u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|vco0ph\[0\] could not be matched with a pin" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303918 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_sdram_vga.sdc 52 u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at ov5640_sdram_vga.sdc(52): u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303918 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock ov5640_sdram_vga.sdc 52 Argument <targets> is an empty collection " "Ignored create_generated_clock at ov5640_sdram_vga.sdc(52): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\} -source \[get_pins \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 8 -master_clock \{u_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \[get_pins \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\]  " "create_generated_clock -name \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\} -source \[get_pins \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\}\] -duty_cycle 50/1 -multiply_by 1 -divide_by 8 -master_clock \{u_pll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \[get_pins \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391303919 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 52 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303919 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock ov5640_sdram_vga.sdc 52 Argument -source is an empty collection " "Ignored create_generated_clock at ov5640_sdram_vga.sdc(52): Argument -source is an empty collection" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303919 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_sdram_vga.sdc 69 u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at ov5640_sdram_vga.sdc(69): u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303919 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 69 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(69): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\]  0.190   " "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\]  0.190  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391303919 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303919 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 70 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(70): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\]  0.190   " "set_clock_uncertainty -rise_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\]  0.190  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391303919 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303919 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 75 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(75): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\]  0.190   " "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\]  0.190  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391303920 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303920 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 76 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(76): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\]  0.190   " "set_clock_uncertainty -fall_from \[get_clocks \{cmos_pclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\]  0.190  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391303920 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303920 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_sdram_vga.sdc 77 u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at ov5640_sdram_vga.sdc(77): u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303920 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 77 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(77): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391303920 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303920 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 77 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(77): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303920 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 78 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(78): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391303920 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303920 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 78 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(78): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303921 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 79 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(79): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391303921 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303921 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 79 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(79): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303921 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 80 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(80): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391303921 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303921 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 80 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(80): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303921 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 81 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(81): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391303921 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303921 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 81 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(81): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303921 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 82 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(82): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391303922 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303922 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 82 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(82): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303922 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 83 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(83): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391303922 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303922 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 83 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(83): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303922 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 84 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(84): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391303922 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303922 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 84 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(84): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303922 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 85 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(85): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391303922 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303922 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 85 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(85): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303922 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 86 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(86): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391303923 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303923 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 86 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(86): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303923 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 87 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(87): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391303923 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303923 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 87 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(87): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303923 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 88 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(88): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391303923 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303923 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 88 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(88): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303923 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 89 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(89): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391303923 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303923 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 89 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(89): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303924 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 90 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(90): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391303924 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303924 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 90 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(90): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303924 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 91 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(91): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391303924 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303924 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 91 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(91): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303924 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 92 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(92): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391303924 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303924 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 92 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(92): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303924 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 93 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(93): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{cmos_pclk\}\]  0.190   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{cmos_pclk\}\]  0.190  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391303924 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303924 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 94 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(94): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{cmos_pclk\}\]  0.190   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{cmos_pclk\}\]  0.190  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391303925 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303925 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 95 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(95): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391303925 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303925 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 95 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(95): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303925 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 96 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(96): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391303925 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303925 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 96 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(96): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303925 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 97 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(97): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391303925 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303925 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 97 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(97): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303926 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 98 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(98): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391303926 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303926 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 98 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(98): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303926 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 99 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(99): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391303926 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303926 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 99 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(99): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303926 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 100 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(100): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391303926 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303926 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 100 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(100): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303927 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 101 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(101): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391303927 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303927 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 101 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(101): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303927 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 102 Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(102): Argument -rise_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -rise_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391303927 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303927 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 102 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(102): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303927 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 103 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(103): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{cmos_pclk\}\]  0.190   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{cmos_pclk\}\]  0.190  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391303927 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303927 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 104 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(104): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{cmos_pclk\}\]  0.190   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{cmos_pclk\}\]  0.190  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391303927 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303927 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 105 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(105): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391303928 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303928 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 105 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(105): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303928 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 106 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(106): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391303928 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303928 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 106 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(106): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303928 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 107 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(107): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391303928 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303928 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 107 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(107): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303928 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 108 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(108): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391303928 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303928 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 108 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(108): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303929 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 109 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(109): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391303929 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303929 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 109 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(109): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303929 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 110 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(110): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391303929 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303929 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 110 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(110): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303929 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 111 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(111): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -setup 0.080  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 111 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391303929 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303929 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 111 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(111): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303929 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 112 Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(112): Argument -fall_from with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060   " "set_clock_uncertainty -fall_from \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] -hold 0.060  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391303929 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303929 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 112 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(112): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll2~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303930 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 115 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(115): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\]  0.190   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\]  0.190  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391303930 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303930 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 116 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(116): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\]  0.190   " "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\]  0.190  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391303930 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303930 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 123 Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(123): Argument -rise_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\]  0.190   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\]  0.190  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 123 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391303930 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 123 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303930 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty ov5640_sdram_vga.sdc 124 Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements " "Ignored set_clock_uncertainty at ov5640_sdram_vga.sdc(124): Argument -fall_to with value \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\]  0.190   " "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{u_pll\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}\]  0.190  " {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 124 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391303931 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303931 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_sdram_vga.sdc 155 *ws_dgrp\|dffpipe_ue9:dffpipe9\|dffe10a* keeper " "Ignored filter at ov5640_sdram_vga.sdc(155): *ws_dgrp\|dffpipe_ue9:dffpipe9\|dffe10a* could not be matched with a keeper" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 155 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303931 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ov5640_sdram_vga.sdc 155 Argument <to> is an empty collection " "Ignored set_false_path at ov5640_sdram_vga.sdc(155): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_ue9:dffpipe9\|dffe10a*\}\] " "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_ue9:dffpipe9\|dffe10a*\}\]" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 155 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391303931 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 155 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303931 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_sdram_vga.sdc 156 *rs_dgwp\|dffpipe_te9:dffpipe6\|dffe7a* keeper " "Ignored filter at ov5640_sdram_vga.sdc(156): *rs_dgwp\|dffpipe_te9:dffpipe6\|dffe7a* could not be matched with a keeper" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 156 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303931 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ov5640_sdram_vga.sdc 156 Argument <to> is an empty collection " "Ignored set_false_path at ov5640_sdram_vga.sdc(156): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_te9:dffpipe6\|dffe7a*\}\] " "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_te9:dffpipe6\|dffe7a*\}\]" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 156 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391303932 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 156 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303932 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_sdram_vga.sdc 157 *ws_dgrp\|dffpipe_se9:dffpipe16\|dffe17a* keeper " "Ignored filter at ov5640_sdram_vga.sdc(157): *ws_dgrp\|dffpipe_se9:dffpipe16\|dffe17a* could not be matched with a keeper" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 157 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303932 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ov5640_sdram_vga.sdc 157 Argument <to> is an empty collection " "Ignored set_false_path at ov5640_sdram_vga.sdc(157): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_se9:dffpipe16\|dffe17a*\}\] " "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_se9:dffpipe16\|dffe17a*\}\]" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 157 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391303932 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 157 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303932 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ov5640_sdram_vga.sdc 158 *rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a* keeper " "Ignored filter at ov5640_sdram_vga.sdc(158): *rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a* could not be matched with a keeper" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 158 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303932 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path ov5640_sdram_vga.sdc 158 Argument <to> is an empty collection " "Ignored set_false_path at ov5640_sdram_vga.sdc(158): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a*\}\] " "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a*\}\]" {  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 158 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1639391303932 ""}  } { { "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" "" { Text "E:/FPGA_DEMO/de10_demo/ov5640_sdram_vga/prj/ov5640_sdram_vga.sdc" 158 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1639391303932 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_pll0\|pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u_pll0\|pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639391303941 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_pll0\|pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u_pll0\|pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639391303941 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_pll0\|pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u_pll0\|pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639391303941 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639391303941 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639391303941 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639391303941 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1639391303941 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_b\[0\] rising clk fall max " "Port \"vga_b\[0\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639391303944 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_b\[0\] rising clk fall min " "Port \"vga_b\[0\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639391303944 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_b\[1\] rising clk fall max " "Port \"vga_b\[1\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639391303944 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_b\[1\] rising clk fall min " "Port \"vga_b\[1\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639391303944 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_b\[2\] rising clk fall max " "Port \"vga_b\[2\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639391303944 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_b\[2\] rising clk fall min " "Port \"vga_b\[2\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639391303944 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_b\[3\] rising clk fall max " "Port \"vga_b\[3\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639391303944 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_b\[3\] rising clk fall min " "Port \"vga_b\[3\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639391303944 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_b\[4\] rising clk fall max " "Port \"vga_b\[4\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639391303944 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_b\[4\] rising clk fall min " "Port \"vga_b\[4\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639391303944 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_b\[5\] rising clk fall max " "Port \"vga_b\[5\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639391303944 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_b\[5\] rising clk fall min " "Port \"vga_b\[5\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639391303944 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_b\[6\] rising clk fall max " "Port \"vga_b\[6\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639391303944 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_b\[6\] rising clk fall min " "Port \"vga_b\[6\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639391303944 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_b\[7\] rising clk fall max " "Port \"vga_b\[7\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639391303944 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_b\[7\] rising clk fall min " "Port \"vga_b\[7\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639391303944 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_clk rising clk fall max " "Port \"vga_clk\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639391303944 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_clk rising clk fall min " "Port \"vga_clk\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639391303944 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_g\[0\] rising clk fall max " "Port \"vga_g\[0\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639391303944 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_g\[0\] rising clk fall min " "Port \"vga_g\[0\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639391303944 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_g\[1\] rising clk fall max " "Port \"vga_g\[1\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639391303944 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_g\[1\] rising clk fall min " "Port \"vga_g\[1\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639391303944 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_g\[2\] rising clk fall max " "Port \"vga_g\[2\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639391303944 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_g\[2\] rising clk fall min " "Port \"vga_g\[2\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639391303944 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_g\[3\] rising clk fall max " "Port \"vga_g\[3\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639391303944 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_g\[3\] rising clk fall min " "Port \"vga_g\[3\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639391303944 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_g\[4\] rising clk fall max " "Port \"vga_g\[4\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639391303944 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_g\[4\] rising clk fall min " "Port \"vga_g\[4\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639391303944 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_g\[5\] rising clk fall max " "Port \"vga_g\[5\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639391303944 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_g\[5\] rising clk fall min " "Port \"vga_g\[5\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639391303944 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_g\[6\] rising clk fall max " "Port \"vga_g\[6\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639391303944 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_g\[6\] rising clk fall min " "Port \"vga_g\[6\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639391303944 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_g\[7\] rising clk fall max " "Port \"vga_g\[7\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639391303944 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_g\[7\] rising clk fall min " "Port \"vga_g\[7\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639391303944 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_r\[0\] rising clk fall max " "Port \"vga_r\[0\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639391303944 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_r\[0\] rising clk fall min " "Port \"vga_r\[0\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639391303945 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_r\[1\] rising clk fall max " "Port \"vga_r\[1\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639391303945 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_r\[1\] rising clk fall min " "Port \"vga_r\[1\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639391303945 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_r\[2\] rising clk fall max " "Port \"vga_r\[2\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639391303945 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_r\[2\] rising clk fall min " "Port \"vga_r\[2\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639391303945 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_r\[3\] rising clk fall max " "Port \"vga_r\[3\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639391303945 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_r\[3\] rising clk fall min " "Port \"vga_r\[3\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639391303945 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_r\[4\] rising clk fall max " "Port \"vga_r\[4\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639391303945 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_r\[4\] rising clk fall min " "Port \"vga_r\[4\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639391303945 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_r\[5\] rising clk fall max " "Port \"vga_r\[5\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639391303945 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_r\[5\] rising clk fall min " "Port \"vga_r\[5\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639391303945 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_r\[6\] rising clk fall max " "Port \"vga_r\[6\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639391303945 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_r\[6\] rising clk fall min " "Port \"vga_r\[6\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639391303945 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_r\[7\] rising clk fall max " "Port \"vga_r\[7\]\" relative to the rising edge of clock \"clk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639391303945 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output vga_r\[7\] rising clk fall min " "Port \"vga_r\[7\]\" relative to the rising edge of clock \"clk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1639391303945 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1639391303954 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll0\|pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll0\|pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1639391303956 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1639391303956 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639391303956 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk (Rise) clk (Rise) 0.170 0.250 " "Setup clock transfer from clk (Rise) to clk (Rise) has uncertainty 0.170 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1639391303957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk (Rise) clk (Rise) 0.060 0.250 " "Hold clock transfer from clk (Rise) to clk (Rise) has uncertainty 0.060 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1639391303957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk (Fall) clk (Rise) 0.170 0.250 " "Setup clock transfer from clk (Fall) to clk (Rise) has uncertainty 0.170 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1639391303957 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk (Fall) clk (Rise) 0.060 0.250 " "Hold clock transfer from clk (Fall) to clk (Rise) has uncertainty 0.060 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1639391303957 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1639391303957 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1639391303958 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1639391303968 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1639391304004 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1639391304004 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.845 " "Worst-case setup slack is -12.845" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391304006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391304006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.845             -31.980 clk  " "  -12.845             -31.980 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391304006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.560               0.000 cmos_pclk  " "    6.560               0.000 cmos_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391304006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639391304006 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.368 " "Worst-case hold slack is 0.368" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391304012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391304012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 clk  " "    0.368               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391304012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.371               0.000 cmos_pclk  " "    0.371               0.000 cmos_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391304012 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639391304012 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.563 " "Worst-case recovery slack is 15.563" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391304016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391304016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.563               0.000 clk  " "   15.563               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391304016 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639391304016 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.160 " "Worst-case removal slack is 1.160" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391304019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391304019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.160               0.000 clk  " "    1.160               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391304019 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639391304019 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.807 " "Worst-case minimum pulse width slack is 4.807" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391304022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391304022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.807               0.000 cmos_pclk  " "    4.807               0.000 cmos_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391304022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.886               0.000 clk  " "    8.886               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391304022 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639391304022 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 60 synchronizer chains. " "Report Metastability: Found 60 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639391304040 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639391304040 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 60 " "Number of Synchronizer Chains Found: 60" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639391304040 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639391304040 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.133 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.133" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639391304040 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.993 ns " "Worst Case Available Settling Time: 18.993 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639391304040 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639391304040 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639391304040 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639391304040 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639391304040 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639391304040 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639391304040 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1639391304043 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1639391304086 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1639391306492 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_pll0\|pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u_pll0\|pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639391306648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_pll0\|pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u_pll0\|pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639391306648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_pll0\|pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u_pll0\|pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639391306648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639391306648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639391306648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639391306648 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1639391306648 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1639391306648 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll0\|pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll0\|pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1639391306648 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1639391306648 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639391306648 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk (Rise) clk (Rise) 0.170 0.250 " "Setup clock transfer from clk (Rise) to clk (Rise) has uncertainty 0.170 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1639391306649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk (Rise) clk (Rise) 0.060 0.250 " "Hold clock transfer from clk (Rise) to clk (Rise) has uncertainty 0.060 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1639391306649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk (Fall) clk (Rise) 0.170 0.250 " "Setup clock transfer from clk (Fall) to clk (Rise) has uncertainty 0.170 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1639391306649 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk (Fall) clk (Rise) 0.060 0.250 " "Hold clock transfer from clk (Fall) to clk (Rise) has uncertainty 0.060 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1639391306649 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1639391306649 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1639391306667 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1639391306667 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.575 " "Worst-case setup slack is -12.575" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391306668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391306668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.575             -26.849 clk  " "  -12.575             -26.849 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391306668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.484               0.000 cmos_pclk  " "    6.484               0.000 cmos_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391306668 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639391306668 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.347 " "Worst-case hold slack is 0.347" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391306675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391306675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 cmos_pclk  " "    0.347               0.000 cmos_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391306675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 clk  " "    0.384               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391306675 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639391306675 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.800 " "Worst-case recovery slack is 15.800" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391306678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391306678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.800               0.000 clk  " "   15.800               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391306678 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639391306678 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.152 " "Worst-case removal slack is 1.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391306682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391306682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.152               0.000 clk  " "    1.152               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391306682 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639391306682 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.772 " "Worst-case minimum pulse width slack is 4.772" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391306684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391306684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.772               0.000 cmos_pclk  " "    4.772               0.000 cmos_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391306684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.912               0.000 clk  " "    8.912               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391306684 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639391306684 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 60 synchronizer chains. " "Report Metastability: Found 60 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639391306696 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639391306696 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 60 " "Number of Synchronizer Chains Found: 60" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639391306696 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639391306696 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.133 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.133" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639391306696 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.868 ns " "Worst Case Available Settling Time: 18.868 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639391306696 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639391306696 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639391306696 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639391306696 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639391306696 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639391306696 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639391306696 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1639391306700 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1639391306983 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1639391309150 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_pll0\|pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u_pll0\|pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639391309290 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_pll0\|pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u_pll0\|pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639391309290 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_pll0\|pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u_pll0\|pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639391309290 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639391309290 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639391309290 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639391309290 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1639391309290 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1639391309291 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll0\|pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll0\|pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1639391309291 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1639391309291 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639391309291 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk (Rise) clk (Rise) 0.170 0.250 " "Setup clock transfer from clk (Rise) to clk (Rise) has uncertainty 0.170 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1639391309291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk (Rise) clk (Rise) 0.060 0.250 " "Hold clock transfer from clk (Rise) to clk (Rise) has uncertainty 0.060 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1639391309291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk (Fall) clk (Rise) 0.170 0.250 " "Setup clock transfer from clk (Fall) to clk (Rise) has uncertainty 0.170 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1639391309291 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk (Fall) clk (Rise) 0.060 0.250 " "Hold clock transfer from clk (Fall) to clk (Rise) has uncertainty 0.060 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1639391309291 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1639391309291 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1639391309299 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1639391309299 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.037 " "Worst-case setup slack is -8.037" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391309302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391309302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.037              -8.037 clk  " "   -8.037              -8.037 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391309302 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.838               0.000 cmos_pclk  " "    8.838               0.000 cmos_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391309302 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639391309302 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391309309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391309309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 clk  " "    0.180               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391309309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 cmos_pclk  " "    0.182               0.000 cmos_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391309309 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639391309309 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.137 " "Worst-case recovery slack is 17.137" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391309313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391309313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.137               0.000 clk  " "   17.137               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391309313 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639391309313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.050 " "Worst-case removal slack is 1.050" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391309316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391309316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.050               0.000 clk  " "    1.050               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391309316 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639391309316 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.309 " "Worst-case minimum pulse width slack is 4.309" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391309319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391309319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.309               0.000 cmos_pclk  " "    4.309               0.000 cmos_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391309319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.496               0.000 clk  " "    8.496               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391309319 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639391309319 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 60 synchronizer chains. " "Report Metastability: Found 60 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639391309342 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639391309342 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 60 " "Number of Synchronizer Chains Found: 60" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639391309342 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639391309342 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.133 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.133" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639391309342 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 21.172 ns " "Worst Case Available Settling Time: 21.172 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639391309342 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639391309342 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639391309342 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639391309342 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639391309342 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639391309342 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639391309342 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1639391309348 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_pll0\|pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u_pll0\|pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639391309672 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_pll0\|pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u_pll0\|pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639391309672 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_pll0\|pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u_pll0\|pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639391309672 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639391309672 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639391309672 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1639391309672 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1639391309672 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1639391309673 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll0\|pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll0\|pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1639391309675 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll1\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1639391309675 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639391309675 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk (Rise) clk (Rise) 0.170 0.250 " "Setup clock transfer from clk (Rise) to clk (Rise) has uncertainty 0.170 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1639391309675 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk (Rise) clk (Rise) 0.060 0.250 " "Hold clock transfer from clk (Rise) to clk (Rise) has uncertainty 0.060 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1639391309675 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clk (Fall) clk (Rise) 0.170 0.250 " "Setup clock transfer from clk (Fall) to clk (Rise) has uncertainty 0.170 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1639391309675 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold clk (Fall) clk (Rise) 0.060 0.250 " "Hold clock transfer from clk (Fall) to clk (Rise) has uncertainty 0.060 that is less than the recommended uncertainty 0.250" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1639391309675 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1639391309675 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1639391309690 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1639391309690 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.788 " "Worst-case setup slack is -7.788" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391309693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391309693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.788              -7.788 clk  " "   -7.788              -7.788 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391309693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.152               0.000 cmos_pclk  " "    9.152               0.000 cmos_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391309693 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639391309693 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.170 " "Worst-case hold slack is 0.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391309704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391309704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 clk  " "    0.170               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391309704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 cmos_pclk  " "    0.171               0.000 cmos_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391309704 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639391309704 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.488 " "Worst-case recovery slack is 17.488" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391309710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391309710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.488               0.000 clk  " "   17.488               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391309710 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639391309710 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.829 " "Worst-case removal slack is 0.829" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391309716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391309716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.829               0.000 clk  " "    0.829               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391309716 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639391309716 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.256 " "Worst-case minimum pulse width slack is 4.256" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391309720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391309720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.256               0.000 cmos_pclk  " "    4.256               0.000 cmos_pclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391309720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.452               0.000 clk  " "    8.452               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639391309720 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639391309720 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 60 synchronizer chains. " "Report Metastability: Found 60 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639391309744 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639391309744 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 60 " "Number of Synchronizer Chains Found: 60" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639391309744 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639391309744 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.133 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.133" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639391309744 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 21.368 ns " "Worst Case Available Settling Time: 21.368 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639391309744 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639391309744 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639391309744 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639391309744 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639391309744 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1639391309744 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639391309744 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1639391312009 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1639391312013 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 169 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 169 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5238 " "Peak virtual memory: 5238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639391312089 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 13 18:28:32 2021 " "Processing ended: Mon Dec 13 18:28:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639391312089 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639391312089 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639391312089 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1639391312089 ""}
