Riviera-PRO 2020.04.130.7729(Linux64) 2022-05-05 01:43:41

Elaboration top modules:
Verilog Module                round_robin_arbiter


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Verilog Module          | Library | Info | Compiler Version      | Compilation Options
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
round_robin_arbiter     | work    |      | 2020.04.130 (Linux64) | -timescale 1ns/1ns +incdir+/usr/share/Riviera-PRO/vlib/uvm-1800.2-2017/src -l uvm_1800_2_2017
fixed_arb               | work    |      | 2020.04.130 (Linux64) | -timescale 1ns/1ns +incdir+/usr/share/Riviera-PRO/vlib/uvm-1800.2-2017/src -l uvm_1800_2_2017
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Library                 | Comment
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
work                    | None
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Simulation Options: asim +access+r


The performance of simulation is reduced. Version EDU Edition
