;redcode
;assert 1
	SPL 0, #2
	CMP -207, <-122
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-30
	ADD 270, 40
	JMN 200, -10
	SUB -7, <-121
	SUB 730, <0
	SUB -790, 0
	SUB -790, 0
	SLT #270, 0
	SUB -7, <-121
	SUB @0, @3
	SUB -7, <-121
	CMP 121, 101
	SUB 0, -100
	SLT @70, @502
	SUB -100, -600
	SUB -7, <-121
	SUB -100, -600
	ADD <0, -140
	SUB @127, 104
	SUB 20, -800
	SUB -100, -600
	SUB 0, -100
	SUB 0, -100
	JMN 200, -10
	SUB -790, 0
	JMP @-12, #300
	SUB -7, <-121
	SUB -790, 0
	JMP 0, #3
	SLT @-127, 100
	SUB -790, 0
	SUB <121, 106
	ADD <121, 106
	SUB @127, 106
	SUB -7, @-121
	SUB @-127, 100
	SUB @-127, 100
	ADD #12, @200
	DJN 210, -60
	SUB -7, <-121
	SPL 0, #2
	JMP 0, #-100
	DJN 210, 60
	SPL 0, #2
	MOV -1, <-30
	SPL 0, #2
