Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  9 09:31:14 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.980        0.000                      0                 1551        0.102        0.000                      0                 1551       54.305        0.000                       0                   575  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               8.980        0.000                      0                 1547        0.102        0.000                      0                 1547       54.305        0.000                       0                   575  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  106.099        0.000                      0                    4        0.759        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        8.980ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.980ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.821ns  (logic 60.391ns (59.311%)  route 41.430ns (40.689%))
  Logic Levels:           321  (CARRY4=286 LUT2=2 LUT3=24 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 116.035 - 111.111 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.638     5.222    sm/clk_IBUF_BUFG
    SLICE_X61Y47         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDRE (Prop_fdre_C_Q)         0.456     5.678 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=127, routed)         1.768     7.447    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X51Y41         LUT6 (Prop_lut6_I1_O)        0.124     7.571 r  sm/ram_reg_i_153/O
                         net (fo=1, routed)           0.000     7.571    sm/ram_reg_i_153_n_0
    SLICE_X51Y41         MUXF7 (Prop_muxf7_I0_O)      0.212     7.783 r  sm/ram_reg_i_135/O
                         net (fo=1, routed)           0.859     8.641    sm/ram_reg_i_135_n_0
    SLICE_X51Y41         LUT5 (Prop_lut5_I4_O)        0.329     8.970 r  sm/ram_reg_i_119/O
                         net (fo=74, routed)          1.396    10.367    L_reg/M_sm_ra1[0]
    SLICE_X64Y37         LUT6 (Prop_lut6_I4_O)        0.327    10.694 r  L_reg/D_registers_q[7][31]_i_101/O
                         net (fo=2, routed)           1.148    11.842    L_reg/D_registers_q[7][31]_i_101_n_0
    SLICE_X61Y28         LUT3 (Prop_lut3_I0_O)        0.150    11.992 r  L_reg/D_registers_q[7][31]_i_70/O
                         net (fo=5, routed)           0.587    12.578    sm/M_alum_a[31]
    SLICE_X63Y30         LUT2 (Prop_lut2_I1_O)        0.326    12.904 r  sm/D_registers_q[7][31]_i_193/O
                         net (fo=1, routed)           0.000    12.904    alum/S[0]
    SLICE_X63Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.436 r  alum/D_registers_q_reg[7][31]_i_184/CO[3]
                         net (fo=1, routed)           0.000    13.436    alum/D_registers_q_reg[7][31]_i_184_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.550 r  alum/D_registers_q_reg[7][31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    13.550    alum/D_registers_q_reg[7][31]_i_179_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.664 r  alum/D_registers_q_reg[7][31]_i_174/CO[3]
                         net (fo=1, routed)           0.000    13.664    alum/D_registers_q_reg[7][31]_i_174_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.778 r  alum/D_registers_q_reg[7][31]_i_169/CO[3]
                         net (fo=1, routed)           0.000    13.778    alum/D_registers_q_reg[7][31]_i_169_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.892 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    13.892    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.006 r  alum/D_registers_q_reg[7][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000    14.006    alum/D_registers_q_reg[7][31]_i_146_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.120 r  alum/D_registers_q_reg[7][31]_i_116/CO[3]
                         net (fo=1, routed)           0.000    14.120    alum/D_registers_q_reg[7][31]_i_116_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.234 r  alum/D_registers_q_reg[7][31]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.234    alum/D_registers_q_reg[7][31]_i_78_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.505 r  alum/D_registers_q_reg[7][31]_i_35/CO[0]
                         net (fo=37, routed)          0.832    15.337    alum/data2[31]
    SLICE_X62Y30         LUT3 (Prop_lut3_I0_O)        0.373    15.710 r  alum/D_registers_q[7][29]_i_86/O
                         net (fo=1, routed)           0.000    15.710    alum/D_registers_q[7][29]_i_86_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.260 r  alum/D_registers_q_reg[7][29]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.260    alum/D_registers_q_reg[7][29]_i_72_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.374 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.374    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.488 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.488    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.602 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.602    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.716 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.716    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.830 r  alum/D_registers_q_reg[7][29]_i_22/CO[3]
                         net (fo=1, routed)           0.000    16.830    alum/D_registers_q_reg[7][29]_i_22_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.944 r  alum/D_registers_q_reg[7][29]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.944    alum/D_registers_q_reg[7][29]_i_12_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.058 r  alum/D_registers_q_reg[7][29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.058    alum/D_registers_q_reg[7][29]_i_8_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.215 r  alum/D_registers_q_reg[7][30]_i_18/CO[1]
                         net (fo=36, routed)          0.982    18.198    alum/data2[30]
    SLICE_X61Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    18.983 r  alum/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    18.983    alum/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.097 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.097    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.211 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.211    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.325 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.325    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.439 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.439    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.553 r  alum/D_registers_q_reg[7][29]_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.553    alum/D_registers_q_reg[7][29]_i_21_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.667 r  alum/D_registers_q_reg[7][29]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.667    alum/D_registers_q_reg[7][29]_i_11_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.781 r  alum/D_registers_q_reg[7][29]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.781    alum/D_registers_q_reg[7][29]_i_7_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.938 r  alum/D_registers_q_reg[7][29]_i_4/CO[1]
                         net (fo=36, routed)          0.903    20.841    alum/data2[29]
    SLICE_X59Y32         LUT3 (Prop_lut3_I0_O)        0.329    21.170 r  alum/D_registers_q[7][28]_i_125/O
                         net (fo=1, routed)           0.000    21.170    alum/D_registers_q[7][28]_i_125_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.720 r  alum/D_registers_q_reg[7][28]_i_111/CO[3]
                         net (fo=1, routed)           0.000    21.720    alum/D_registers_q_reg[7][28]_i_111_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.834 r  alum/D_registers_q_reg[7][28]_i_97/CO[3]
                         net (fo=1, routed)           0.000    21.834    alum/D_registers_q_reg[7][28]_i_97_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.948 r  alum/D_registers_q_reg[7][28]_i_85/CO[3]
                         net (fo=1, routed)           0.000    21.948    alum/D_registers_q_reg[7][28]_i_85_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.062 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.062    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.176 r  alum/D_registers_q_reg[7][28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.176    alum/D_registers_q_reg[7][28]_i_66_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.290 r  alum/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    22.290    alum/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.404 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.404    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X59Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.518 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.518    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.675 r  alum/D_registers_q_reg[7][28]_i_5/CO[1]
                         net (fo=36, routed)          0.855    23.530    alum/data2[28]
    SLICE_X58Y32         LUT3 (Prop_lut3_I0_O)        0.329    23.859 r  alum/D_registers_q[7][27]_i_47/O
                         net (fo=1, routed)           0.000    23.859    alum/D_registers_q[7][27]_i_47_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.409 r  alum/D_registers_q_reg[7][27]_i_40/CO[3]
                         net (fo=1, routed)           0.000    24.409    alum/D_registers_q_reg[7][27]_i_40_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.523 r  alum/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.523    alum/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.637 r  alum/D_registers_q_reg[7][27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.637    alum/D_registers_q_reg[7][27]_i_30_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.751 r  alum/D_registers_q_reg[7][27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.751    alum/D_registers_q_reg[7][27]_i_25_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.865 r  alum/D_registers_q_reg[7][27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.865    alum/D_registers_q_reg[7][27]_i_20_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.979 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.979    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.093 r  alum/D_registers_q_reg[7][27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.093    alum/D_registers_q_reg[7][27]_i_10_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.207 r  alum/D_registers_q_reg[7][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    25.207    alum/D_registers_q_reg[7][27]_i_7_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.364 r  alum/D_registers_q_reg[7][27]_i_4/CO[1]
                         net (fo=36, routed)          1.066    26.430    alum/data2[27]
    SLICE_X57Y32         LUT3 (Prop_lut3_I0_O)        0.329    26.759 r  alum/D_registers_q[7][26]_i_87/O
                         net (fo=1, routed)           0.000    26.759    alum/D_registers_q[7][26]_i_87_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.309 r  alum/D_registers_q_reg[7][26]_i_75/CO[3]
                         net (fo=1, routed)           0.000    27.309    alum/D_registers_q_reg[7][26]_i_75_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.423 r  alum/D_registers_q_reg[7][26]_i_68/CO[3]
                         net (fo=1, routed)           0.000    27.423    alum/D_registers_q_reg[7][26]_i_68_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.537 r  alum/D_registers_q_reg[7][26]_i_58/CO[3]
                         net (fo=1, routed)           0.000    27.537    alum/D_registers_q_reg[7][26]_i_58_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.651 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    27.651    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.765 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    27.765    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.879 r  alum/D_registers_q_reg[7][26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.879    alum/D_registers_q_reg[7][26]_i_25_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.993 r  alum/D_registers_q_reg[7][26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.993    alum/D_registers_q_reg[7][26]_i_14_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.107 r  alum/D_registers_q_reg[7][26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.107    alum/D_registers_q_reg[7][26]_i_8_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.264 r  alum/D_registers_q_reg[7][26]_i_4/CO[1]
                         net (fo=36, routed)          1.001    29.265    alum/data2[26]
    SLICE_X53Y32         LUT3 (Prop_lut3_I0_O)        0.329    29.594 r  alum/D_registers_q[7][25]_i_81/O
                         net (fo=1, routed)           0.000    29.594    alum/D_registers_q[7][25]_i_81_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.144 r  alum/D_registers_q_reg[7][25]_i_72/CO[3]
                         net (fo=1, routed)           0.000    30.144    alum/D_registers_q_reg[7][25]_i_72_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.258 r  alum/D_registers_q_reg[7][25]_i_62/CO[3]
                         net (fo=1, routed)           0.000    30.258    alum/D_registers_q_reg[7][25]_i_62_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.372 r  alum/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.372    alum/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.486 r  alum/D_registers_q_reg[7][25]_i_45/CO[3]
                         net (fo=1, routed)           0.000    30.486    alum/D_registers_q_reg[7][25]_i_45_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.600 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.600    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.714 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.714    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.828 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.828    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.942 r  alum/D_registers_q_reg[7][25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.942    alum/D_registers_q_reg[7][25]_i_8_n_0
    SLICE_X53Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.099 r  alum/D_registers_q_reg[7][25]_i_4/CO[1]
                         net (fo=36, routed)          1.283    32.382    alum/data2[25]
    SLICE_X56Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    33.182 r  alum/D_registers_q_reg[7][24]_i_118/CO[3]
                         net (fo=1, routed)           0.000    33.182    alum/D_registers_q_reg[7][24]_i_118_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.299 r  alum/D_registers_q_reg[7][24]_i_103/CO[3]
                         net (fo=1, routed)           0.000    33.299    alum/D_registers_q_reg[7][24]_i_103_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.416 r  alum/D_registers_q_reg[7][24]_i_91/CO[3]
                         net (fo=1, routed)           0.000    33.416    alum/D_registers_q_reg[7][24]_i_91_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.533 r  alum/D_registers_q_reg[7][24]_i_79/CO[3]
                         net (fo=1, routed)           0.000    33.533    alum/D_registers_q_reg[7][24]_i_79_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.650 r  alum/D_registers_q_reg[7][24]_i_64/CO[3]
                         net (fo=1, routed)           0.000    33.650    alum/D_registers_q_reg[7][24]_i_64_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.767 r  alum/D_registers_q_reg[7][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.767    alum/D_registers_q_reg[7][24]_i_48_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.884 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.884    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.001 r  alum/D_registers_q_reg[7][24]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.001    alum/D_registers_q_reg[7][24]_i_12_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.158 r  alum/D_registers_q_reg[7][24]_i_5/CO[1]
                         net (fo=36, routed)          0.791    34.949    alum/data2[24]
    SLICE_X55Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    35.737 r  alum/D_registers_q_reg[7][23]_i_40/CO[3]
                         net (fo=1, routed)           0.000    35.737    alum/D_registers_q_reg[7][23]_i_40_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.851 r  alum/D_registers_q_reg[7][23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.851    alum/D_registers_q_reg[7][23]_i_35_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.965 r  alum/D_registers_q_reg[7][23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.965    alum/D_registers_q_reg[7][23]_i_30_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.079 r  alum/D_registers_q_reg[7][23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.079    alum/D_registers_q_reg[7][23]_i_25_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.193 r  alum/D_registers_q_reg[7][23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.193    alum/D_registers_q_reg[7][23]_i_20_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.307 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.307    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.421 r  alum/D_registers_q_reg[7][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.421    alum/D_registers_q_reg[7][23]_i_10_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.535 r  alum/D_registers_q_reg[7][23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    36.535    alum/D_registers_q_reg[7][23]_i_7_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.692 r  alum/D_registers_q_reg[7][23]_i_4/CO[1]
                         net (fo=36, routed)          1.148    37.839    alum/data2[23]
    SLICE_X51Y31         LUT3 (Prop_lut3_I0_O)        0.329    38.168 r  alum/D_registers_q[7][22]_i_78/O
                         net (fo=1, routed)           0.000    38.168    alum/D_registers_q[7][22]_i_78_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.718 r  alum/D_registers_q_reg[7][22]_i_68/CO[3]
                         net (fo=1, routed)           0.000    38.718    alum/D_registers_q_reg[7][22]_i_68_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.832 r  alum/D_registers_q_reg[7][22]_i_58/CO[3]
                         net (fo=1, routed)           0.000    38.832    alum/D_registers_q_reg[7][22]_i_58_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.946 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.946    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.060 r  alum/D_registers_q_reg[7][22]_i_39/CO[3]
                         net (fo=1, routed)           0.000    39.060    alum/D_registers_q_reg[7][22]_i_39_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.174 r  alum/D_registers_q_reg[7][22]_i_26/CO[3]
                         net (fo=1, routed)           0.000    39.174    alum/D_registers_q_reg[7][22]_i_26_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.288 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.288    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.402 r  alum/D_registers_q_reg[7][22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    39.402    alum/D_registers_q_reg[7][22]_i_8_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.559 r  alum/D_registers_q_reg[7][22]_i_4/CO[1]
                         net (fo=36, routed)          1.050    40.609    alum/data2[22]
    SLICE_X50Y28         LUT3 (Prop_lut3_I0_O)        0.329    40.938 r  alum/D_registers_q[7][21]_i_86/O
                         net (fo=1, routed)           0.000    40.938    alum/D_registers_q[7][21]_i_86_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.471 r  alum/D_registers_q_reg[7][21]_i_77/CO[3]
                         net (fo=1, routed)           0.000    41.471    alum/D_registers_q_reg[7][21]_i_77_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.588 r  alum/D_registers_q_reg[7][21]_i_67/CO[3]
                         net (fo=1, routed)           0.000    41.588    alum/D_registers_q_reg[7][21]_i_67_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.705 r  alum/D_registers_q_reg[7][21]_i_57/CO[3]
                         net (fo=1, routed)           0.000    41.705    alum/D_registers_q_reg[7][21]_i_57_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.822 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    41.822    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.939 r  alum/D_registers_q_reg[7][21]_i_39/CO[3]
                         net (fo=1, routed)           0.000    41.939    alum/D_registers_q_reg[7][21]_i_39_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.056 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    42.056    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.173 r  alum/D_registers_q_reg[7][21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.173    alum/D_registers_q_reg[7][21]_i_13_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.290 r  alum/D_registers_q_reg[7][21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    42.290    alum/D_registers_q_reg[7][21]_i_8_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.447 r  alum/D_registers_q_reg[7][21]_i_4/CO[1]
                         net (fo=36, routed)          0.957    43.404    alum/data2[21]
    SLICE_X48Y28         LUT3 (Prop_lut3_I0_O)        0.332    43.736 r  alum/D_registers_q[7][20]_i_88/O
                         net (fo=1, routed)           0.000    43.736    alum/D_registers_q[7][20]_i_88_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.286 r  alum/D_registers_q_reg[7][20]_i_79/CO[3]
                         net (fo=1, routed)           0.000    44.286    alum/D_registers_q_reg[7][20]_i_79_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.400 r  alum/D_registers_q_reg[7][20]_i_69/CO[3]
                         net (fo=1, routed)           0.000    44.400    alum/D_registers_q_reg[7][20]_i_69_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.514 r  alum/D_registers_q_reg[7][20]_i_59/CO[3]
                         net (fo=1, routed)           0.000    44.514    alum/D_registers_q_reg[7][20]_i_59_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.628 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    44.628    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.742 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    44.742    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.856 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    44.856    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.970 r  alum/D_registers_q_reg[7][20]_i_21/CO[3]
                         net (fo=1, routed)           0.000    44.970    alum/D_registers_q_reg[7][20]_i_21_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.084 r  alum/D_registers_q_reg[7][20]_i_11/CO[3]
                         net (fo=1, routed)           0.000    45.084    alum/D_registers_q_reg[7][20]_i_11_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.241 r  alum/D_registers_q_reg[7][20]_i_5/CO[1]
                         net (fo=36, routed)          1.186    46.427    alum/data2[20]
    SLICE_X46Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    47.227 r  alum/D_registers_q_reg[7][19]_i_116/CO[3]
                         net (fo=1, routed)           0.000    47.227    alum/D_registers_q_reg[7][19]_i_116_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.344 r  alum/D_registers_q_reg[7][19]_i_104/CO[3]
                         net (fo=1, routed)           0.000    47.344    alum/D_registers_q_reg[7][19]_i_104_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.461 r  alum/D_registers_q_reg[7][19]_i_92/CO[3]
                         net (fo=1, routed)           0.000    47.461    alum/D_registers_q_reg[7][19]_i_92_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.578 r  alum/D_registers_q_reg[7][19]_i_77/CO[3]
                         net (fo=1, routed)           0.000    47.578    alum/D_registers_q_reg[7][19]_i_77_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.695 r  alum/D_registers_q_reg[7][19]_i_65/CO[3]
                         net (fo=1, routed)           0.000    47.695    alum/D_registers_q_reg[7][19]_i_65_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.812 r  alum/D_registers_q_reg[7][19]_i_51/CO[3]
                         net (fo=1, routed)           0.000    47.812    alum/D_registers_q_reg[7][19]_i_51_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.929 r  alum/D_registers_q_reg[7][19]_i_34/CO[3]
                         net (fo=1, routed)           0.000    47.929    alum/D_registers_q_reg[7][19]_i_34_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.046 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.046    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.203 r  alum/D_registers_q_reg[7][19]_i_5/CO[1]
                         net (fo=36, routed)          0.937    49.140    alum/data2[19]
    SLICE_X45Y27         LUT3 (Prop_lut3_I0_O)        0.332    49.472 r  alum/D_registers_q[7][18]_i_47/O
                         net (fo=1, routed)           0.000    49.472    alum/D_registers_q[7][18]_i_47_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.022 r  alum/D_registers_q_reg[7][18]_i_40/CO[3]
                         net (fo=1, routed)           0.000    50.022    alum/D_registers_q_reg[7][18]_i_40_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.136 r  alum/D_registers_q_reg[7][18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    50.136    alum/D_registers_q_reg[7][18]_i_35_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.250 r  alum/D_registers_q_reg[7][18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    50.250    alum/D_registers_q_reg[7][18]_i_30_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.364 r  alum/D_registers_q_reg[7][18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.364    alum/D_registers_q_reg[7][18]_i_25_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.478 r  alum/D_registers_q_reg[7][18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    50.478    alum/D_registers_q_reg[7][18]_i_20_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.592 r  alum/D_registers_q_reg[7][18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    50.592    alum/D_registers_q_reg[7][18]_i_15_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.706 r  alum/D_registers_q_reg[7][18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.706    alum/D_registers_q_reg[7][18]_i_10_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.820 r  alum/D_registers_q_reg[7][18]_i_7/CO[3]
                         net (fo=1, routed)           0.000    50.820    alum/D_registers_q_reg[7][18]_i_7_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.977 r  alum/D_registers_q_reg[7][18]_i_4/CO[1]
                         net (fo=36, routed)          1.142    52.120    alum/data2[18]
    SLICE_X43Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    52.905 r  alum/D_registers_q_reg[7][17]_i_78/CO[3]
                         net (fo=1, routed)           0.000    52.905    alum/D_registers_q_reg[7][17]_i_78_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.019 r  alum/D_registers_q_reg[7][17]_i_68/CO[3]
                         net (fo=1, routed)           0.000    53.019    alum/D_registers_q_reg[7][17]_i_68_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.133 r  alum/D_registers_q_reg[7][17]_i_58/CO[3]
                         net (fo=1, routed)           0.000    53.133    alum/D_registers_q_reg[7][17]_i_58_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.247 r  alum/D_registers_q_reg[7][17]_i_51/CO[3]
                         net (fo=1, routed)           0.000    53.247    alum/D_registers_q_reg[7][17]_i_51_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.361 r  alum/D_registers_q_reg[7][17]_i_39/CO[3]
                         net (fo=1, routed)           0.000    53.361    alum/D_registers_q_reg[7][17]_i_39_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.475 r  alum/D_registers_q_reg[7][17]_i_26/CO[3]
                         net (fo=1, routed)           0.000    53.475    alum/D_registers_q_reg[7][17]_i_26_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.589 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.589    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.703 r  alum/D_registers_q_reg[7][17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    53.703    alum/D_registers_q_reg[7][17]_i_8_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.860 r  alum/D_registers_q_reg[7][17]_i_4/CO[1]
                         net (fo=36, routed)          0.903    54.762    alum/data2[17]
    SLICE_X41Y27         LUT3 (Prop_lut3_I0_O)        0.329    55.091 r  alum/D_registers_q[7][16]_i_86/O
                         net (fo=1, routed)           0.000    55.091    alum/D_registers_q[7][16]_i_86_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.641 r  alum/D_registers_q_reg[7][16]_i_74/CO[3]
                         net (fo=1, routed)           0.000    55.641    alum/D_registers_q_reg[7][16]_i_74_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.755 r  alum/D_registers_q_reg[7][16]_i_64/CO[3]
                         net (fo=1, routed)           0.000    55.755    alum/D_registers_q_reg[7][16]_i_64_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.869 r  alum/D_registers_q_reg[7][16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    55.869    alum/D_registers_q_reg[7][16]_i_57_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.983 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    55.983    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.097 r  alum/D_registers_q_reg[7][16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    56.097    alum/D_registers_q_reg[7][16]_i_36_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.211 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.211    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.325 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.325    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.439 r  alum/D_registers_q_reg[7][16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    56.439    alum/D_registers_q_reg[7][16]_i_8_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.596 r  alum/D_registers_q_reg[7][16]_i_4/CO[1]
                         net (fo=36, routed)          0.913    57.510    alum/data2[16]
    SLICE_X37Y27         LUT3 (Prop_lut3_I0_O)        0.329    57.839 r  alum/D_registers_q[7][15]_i_94/O
                         net (fo=1, routed)           0.000    57.839    alum/D_registers_q[7][15]_i_94_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.389 r  alum/D_registers_q_reg[7][15]_i_82/CO[3]
                         net (fo=1, routed)           0.000    58.389    alum/D_registers_q_reg[7][15]_i_82_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.503 r  alum/D_registers_q_reg[7][15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    58.503    alum/D_registers_q_reg[7][15]_i_72_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.617 r  alum/D_registers_q_reg[7][15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    58.617    alum/D_registers_q_reg[7][15]_i_65_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.731 r  alum/D_registers_q_reg[7][15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    58.731    alum/D_registers_q_reg[7][15]_i_55_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.845 r  alum/D_registers_q_reg[7][15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.845    alum/D_registers_q_reg[7][15]_i_45_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.959 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    58.959    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.073 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.073    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.187 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.187    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.344 r  alum/D_registers_q_reg[7][15]_i_5/CO[1]
                         net (fo=36, routed)          1.080    60.423    alum/data2[15]
    SLICE_X39Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    61.208 r  alum/D_registers_q_reg[7][14]_i_100/CO[3]
                         net (fo=1, routed)           0.000    61.208    alum/D_registers_q_reg[7][14]_i_100_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.322 r  alum/D_registers_q_reg[7][14]_i_88/CO[3]
                         net (fo=1, routed)           0.000    61.322    alum/D_registers_q_reg[7][14]_i_88_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.436 r  alum/D_registers_q_reg[7][14]_i_73/CO[3]
                         net (fo=1, routed)           0.000    61.436    alum/D_registers_q_reg[7][14]_i_73_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.550 r  alum/D_registers_q_reg[7][14]_i_61/CO[3]
                         net (fo=1, routed)           0.000    61.550    alum/D_registers_q_reg[7][14]_i_61_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.664 r  alum/D_registers_q_reg[7][14]_i_49/CO[3]
                         net (fo=1, routed)           0.000    61.664    alum/D_registers_q_reg[7][14]_i_49_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.778 r  alum/D_registers_q_reg[7][14]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.778    alum/D_registers_q_reg[7][14]_i_36_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.892 r  alum/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    61.892    alum/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.006 r  alum/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    62.006    alum/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.163 r  alum/D_registers_q_reg[7][14]_i_5/CO[1]
                         net (fo=36, routed)          0.898    63.061    alum/data2[14]
    SLICE_X38Y26         LUT3 (Prop_lut3_I0_O)        0.329    63.390 r  alum/D_registers_q[7][13]_i_53/O
                         net (fo=1, routed)           0.000    63.390    alum/D_registers_q[7][13]_i_53_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.923 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    63.923    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.040 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.040    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.157 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    64.157    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.274 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.274    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.391 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    64.391    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.508 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.508    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.625 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    64.625    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.742 r  alum/D_registers_q_reg[7][13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    64.742    alum/D_registers_q_reg[7][13]_i_10_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.899 r  alum/D_registers_q_reg[7][13]_i_5/CO[1]
                         net (fo=36, routed)          0.958    65.857    alum/data2[13]
    SLICE_X40Y26         LUT3 (Prop_lut3_I0_O)        0.332    66.189 r  alum/D_registers_q[7][12]_i_82/O
                         net (fo=1, routed)           0.000    66.189    alum/D_registers_q[7][12]_i_82_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.739 r  alum/D_registers_q_reg[7][12]_i_75/CO[3]
                         net (fo=1, routed)           0.000    66.739    alum/D_registers_q_reg[7][12]_i_75_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.853 r  alum/D_registers_q_reg[7][12]_i_65/CO[3]
                         net (fo=1, routed)           0.000    66.853    alum/D_registers_q_reg[7][12]_i_65_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.967 r  alum/D_registers_q_reg[7][12]_i_58/CO[3]
                         net (fo=1, routed)           0.000    66.967    alum/D_registers_q_reg[7][12]_i_58_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.081 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.081    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.195 r  alum/D_registers_q_reg[7][12]_i_36/CO[3]
                         net (fo=1, routed)           0.000    67.195    alum/D_registers_q_reg[7][12]_i_36_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.309 r  alum/D_registers_q_reg[7][12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    67.309    alum/D_registers_q_reg[7][12]_i_24_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.423 r  alum/D_registers_q_reg[7][12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.423    alum/D_registers_q_reg[7][12]_i_12_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.537 r  alum/D_registers_q_reg[7][12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    67.537    alum/D_registers_q_reg[7][12]_i_7_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.694 r  alum/D_registers_q_reg[7][12]_i_5/CO[1]
                         net (fo=36, routed)          0.909    68.603    alum/data2[12]
    SLICE_X42Y26         LUT3 (Prop_lut3_I0_O)        0.329    68.932 r  alum/D_registers_q[7][11]_i_81/O
                         net (fo=1, routed)           0.000    68.932    alum/D_registers_q[7][11]_i_81_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.465 r  alum/D_registers_q_reg[7][11]_i_74/CO[3]
                         net (fo=1, routed)           0.000    69.465    alum/D_registers_q_reg[7][11]_i_74_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.582 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    69.582    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.699 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    69.699    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.816 r  alum/D_registers_q_reg[7][11]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.816    alum/D_registers_q_reg[7][11]_i_48_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.933 r  alum/D_registers_q_reg[7][11]_i_39/CO[3]
                         net (fo=1, routed)           0.000    69.933    alum/D_registers_q_reg[7][11]_i_39_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.050 r  alum/D_registers_q_reg[7][11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    70.050    alum/D_registers_q_reg[7][11]_i_27_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.167 r  alum/D_registers_q_reg[7][11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    70.167    alum/D_registers_q_reg[7][11]_i_16_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.284 r  alum/D_registers_q_reg[7][11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    70.284    alum/D_registers_q_reg[7][11]_i_10_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.441 r  alum/D_registers_q_reg[7][11]_i_5/CO[1]
                         net (fo=36, routed)          0.907    71.348    alum/data2[11]
    SLICE_X44Y26         LUT3 (Prop_lut3_I0_O)        0.332    71.680 r  alum/D_registers_q[7][10]_i_73/O
                         net (fo=1, routed)           0.000    71.680    alum/D_registers_q[7][10]_i_73_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.230 r  alum/D_registers_q_reg[7][10]_i_66/CO[3]
                         net (fo=1, routed)           0.000    72.230    alum/D_registers_q_reg[7][10]_i_66_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.344 r  alum/D_registers_q_reg[7][10]_i_61/CO[3]
                         net (fo=1, routed)           0.000    72.344    alum/D_registers_q_reg[7][10]_i_61_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.458 r  alum/D_registers_q_reg[7][10]_i_56/CO[3]
                         net (fo=1, routed)           0.000    72.458    alum/D_registers_q_reg[7][10]_i_56_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.572 r  alum/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    72.572    alum/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.686 r  alum/D_registers_q_reg[7][10]_i_39/CO[3]
                         net (fo=1, routed)           0.000    72.686    alum/D_registers_q_reg[7][10]_i_39_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.800 r  alum/D_registers_q_reg[7][10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    72.800    alum/D_registers_q_reg[7][10]_i_27_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.914 r  alum/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    72.914    alum/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.028 r  alum/D_registers_q_reg[7][10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    73.028    alum/D_registers_q_reg[7][10]_i_8_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.185 r  alum/D_registers_q_reg[7][10]_i_5/CO[1]
                         net (fo=36, routed)          1.260    74.444    alum/data2[10]
    SLICE_X47Y24         LUT3 (Prop_lut3_I0_O)        0.329    74.773 r  alum/D_registers_q[7][9]_i_66/O
                         net (fo=1, routed)           0.000    74.773    alum/D_registers_q[7][9]_i_66_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    75.174 r  alum/D_registers_q_reg[7][9]_i_60/CO[3]
                         net (fo=1, routed)           0.009    75.183    alum/D_registers_q_reg[7][9]_i_60_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.297 r  alum/D_registers_q_reg[7][9]_i_55/CO[3]
                         net (fo=1, routed)           0.000    75.297    alum/D_registers_q_reg[7][9]_i_55_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.411 r  alum/D_registers_q_reg[7][9]_i_49/CO[3]
                         net (fo=1, routed)           0.000    75.411    alum/D_registers_q_reg[7][9]_i_49_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.525 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    75.525    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.639 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    75.639    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.753 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.753    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.867 r  alum/D_registers_q_reg[7][9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    75.867    alum/D_registers_q_reg[7][9]_i_11_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.024 r  alum/D_registers_q_reg[7][9]_i_5/CO[1]
                         net (fo=36, routed)          0.526    76.551    alum/data2[9]
    SLICE_X47Y32         LUT3 (Prop_lut3_I0_O)        0.329    76.880 r  alum/D_registers_q[7][8]_i_74/O
                         net (fo=1, routed)           0.000    76.880    alum/D_registers_q[7][8]_i_74_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.430 r  alum/D_registers_q_reg[7][8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    77.430    alum/D_registers_q_reg[7][8]_i_67_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.544 r  alum/D_registers_q_reg[7][8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    77.544    alum/D_registers_q_reg[7][8]_i_62_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.658 r  alum/D_registers_q_reg[7][8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    77.658    alum/D_registers_q_reg[7][8]_i_57_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.772 r  alum/D_registers_q_reg[7][8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    77.772    alum/D_registers_q_reg[7][8]_i_52_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.886 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    77.886    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.000 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.000    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.114 r  alum/D_registers_q_reg[7][8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    78.114    alum/D_registers_q_reg[7][8]_i_22_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.228 r  alum/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    78.228    alum/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.385 r  alum/D_registers_q_reg[7][8]_i_5/CO[1]
                         net (fo=36, routed)          1.310    79.695    alum/data2[8]
    SLICE_X49Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    80.480 r  alum/D_registers_q_reg[7][7]_i_62/CO[3]
                         net (fo=1, routed)           0.000    80.480    alum/D_registers_q_reg[7][7]_i_62_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.594 r  alum/D_registers_q_reg[7][7]_i_57/CO[3]
                         net (fo=1, routed)           0.000    80.594    alum/D_registers_q_reg[7][7]_i_57_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.708 r  alum/D_registers_q_reg[7][7]_i_52/CO[3]
                         net (fo=1, routed)           0.000    80.708    alum/D_registers_q_reg[7][7]_i_52_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.822 r  alum/D_registers_q_reg[7][7]_i_47/CO[3]
                         net (fo=1, routed)           0.000    80.822    alum/D_registers_q_reg[7][7]_i_47_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.936 r  alum/D_registers_q_reg[7][7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    80.936    alum/D_registers_q_reg[7][7]_i_42_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.050 r  alum/D_registers_q_reg[7][7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.050    alum/D_registers_q_reg[7][7]_i_32_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.164 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.164    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.278 r  alum/D_registers_q_reg[7][7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    81.278    alum/D_registers_q_reg[7][7]_i_10_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.435 r  alum/D_registers_q_reg[7][7]_i_5/CO[1]
                         net (fo=36, routed)          0.921    82.355    alum/data2[7]
    SLICE_X52Y29         LUT3 (Prop_lut3_I0_O)        0.329    82.684 r  alum/D_registers_q[7][6]_i_47/O
                         net (fo=1, routed)           0.000    82.684    alum/D_registers_q[7][6]_i_47_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.217 r  alum/D_registers_q_reg[7][6]_i_40/CO[3]
                         net (fo=1, routed)           0.000    83.217    alum/D_registers_q_reg[7][6]_i_40_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.334 r  alum/D_registers_q_reg[7][6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    83.334    alum/D_registers_q_reg[7][6]_i_35_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.451 r  alum/D_registers_q_reg[7][6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    83.451    alum/D_registers_q_reg[7][6]_i_30_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.568 r  alum/D_registers_q_reg[7][6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.568    alum/D_registers_q_reg[7][6]_i_25_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.685 r  alum/D_registers_q_reg[7][6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.685    alum/D_registers_q_reg[7][6]_i_20_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.802 r  alum/D_registers_q_reg[7][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    83.802    alum/D_registers_q_reg[7][6]_i_15_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.919 r  alum/D_registers_q_reg[7][6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    83.919    alum/D_registers_q_reg[7][6]_i_10_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.036 r  alum/D_registers_q_reg[7][6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    84.036    alum/D_registers_q_reg[7][6]_i_7_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.193 r  alum/D_registers_q_reg[7][6]_i_5/CO[1]
                         net (fo=36, routed)          1.063    85.256    alum/data2[6]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.332    85.588 r  alum/D_registers_q[7][5]_i_60/O
                         net (fo=1, routed)           0.000    85.588    alum/D_registers_q[7][5]_i_60_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.121 r  alum/D_registers_q_reg[7][5]_i_53/CO[3]
                         net (fo=1, routed)           0.000    86.121    alum/D_registers_q_reg[7][5]_i_53_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.238 r  alum/D_registers_q_reg[7][5]_i_48/CO[3]
                         net (fo=1, routed)           0.000    86.238    alum/D_registers_q_reg[7][5]_i_48_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.355 r  alum/D_registers_q_reg[7][5]_i_43/CO[3]
                         net (fo=1, routed)           0.000    86.355    alum/D_registers_q_reg[7][5]_i_43_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.472 r  alum/D_registers_q_reg[7][5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    86.472    alum/D_registers_q_reg[7][5]_i_38_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.589 r  alum/D_registers_q_reg[7][5]_i_33/CO[3]
                         net (fo=1, routed)           0.000    86.589    alum/D_registers_q_reg[7][5]_i_33_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.706 r  alum/D_registers_q_reg[7][5]_i_27/CO[3]
                         net (fo=1, routed)           0.000    86.706    alum/D_registers_q_reg[7][5]_i_27_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.823 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.823    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.940 r  alum/D_registers_q_reg[7][5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    86.940    alum/D_registers_q_reg[7][5]_i_10_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.097 r  alum/D_registers_q_reg[7][5]_i_5/CO[1]
                         net (fo=36, routed)          1.134    88.231    alum/data2[5]
    SLICE_X55Y23         LUT3 (Prop_lut3_I0_O)        0.332    88.563 r  alum/D_registers_q[7][4]_i_52/O
                         net (fo=1, routed)           0.000    88.563    alum/D_registers_q[7][4]_i_52_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.113 r  alum/D_registers_q_reg[7][4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    89.113    alum/D_registers_q_reg[7][4]_i_45_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.227 r  alum/D_registers_q_reg[7][4]_i_40/CO[3]
                         net (fo=1, routed)           0.009    89.236    alum/D_registers_q_reg[7][4]_i_40_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.350 r  alum/D_registers_q_reg[7][4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    89.350    alum/D_registers_q_reg[7][4]_i_35_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.464 r  alum/D_registers_q_reg[7][4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    89.464    alum/D_registers_q_reg[7][4]_i_30_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.578 r  alum/D_registers_q_reg[7][4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    89.578    alum/D_registers_q_reg[7][4]_i_25_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.692 r  alum/D_registers_q_reg[7][4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.692    alum/D_registers_q_reg[7][4]_i_20_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.806 r  alum/D_registers_q_reg[7][4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    89.806    alum/D_registers_q_reg[7][4]_i_12_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.920 r  alum/D_registers_q_reg[7][4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    89.920    alum/D_registers_q_reg[7][4]_i_7_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.077 r  alum/D_registers_q_reg[7][4]_i_5/CO[1]
                         net (fo=36, routed)          0.925    91.002    alum/data2[4]
    SLICE_X53Y23         LUT3 (Prop_lut3_I0_O)        0.329    91.331 r  alum/D_registers_q[7][3]_i_60/O
                         net (fo=1, routed)           0.000    91.331    alum/D_registers_q[7][3]_i_60_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.881 r  alum/D_registers_q_reg[7][3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    91.881    alum/D_registers_q_reg[7][3]_i_53_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.995 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.009    92.004    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.118 r  alum/D_registers_q_reg[7][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    92.118    alum/D_registers_q_reg[7][3]_i_43_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.232 r  alum/D_registers_q_reg[7][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    92.232    alum/D_registers_q_reg[7][3]_i_38_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.346 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.346    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.460 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    92.460    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.574 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.574    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.688 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.688    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.845 r  alum/D_registers_q_reg[7][3]_i_5/CO[1]
                         net (fo=36, routed)          1.023    93.868    alum/data2[3]
    SLICE_X57Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    94.653 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    94.653    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.767 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.009    94.776    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.890 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    94.890    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.004 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.004    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.118 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.118    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.232 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.232    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.346 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.346    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.460 r  alum/D_registers_q_reg[7][2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    95.460    alum/D_registers_q_reg[7][2]_i_8_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.617 r  alum/D_registers_q_reg[7][2]_i_5/CO[1]
                         net (fo=36, routed)          1.020    96.637    alum/data2[2]
    SLICE_X58Y23         LUT3 (Prop_lut3_I0_O)        0.329    96.966 r  alum/D_registers_q[7][1]_i_47/O
                         net (fo=1, routed)           0.000    96.966    alum/D_registers_q[7][1]_i_47_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.516 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    97.516    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.630 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.009    97.639    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.753 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    97.753    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.867 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    97.867    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.981 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    97.981    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.095 r  alum/D_registers_q_reg[7][1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.095    alum/D_registers_q_reg[7][1]_i_15_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.209 r  alum/D_registers_q_reg[7][1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.209    alum/D_registers_q_reg[7][1]_i_10_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.323 r  alum/D_registers_q_reg[7][1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    98.323    alum/D_registers_q_reg[7][1]_i_7_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.480 r  alum/D_registers_q_reg[7][1]_i_6/CO[1]
                         net (fo=36, routed)          0.973    99.453    alum/data2[1]
    SLICE_X60Y25         LUT3 (Prop_lut3_I0_O)        0.329    99.782 r  alum/D_registers_q[7][0]_i_79/O
                         net (fo=1, routed)           0.000    99.782    alum/D_registers_q[7][0]_i_79_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.315 r  alum/D_registers_q_reg[7][0]_i_72/CO[3]
                         net (fo=1, routed)           0.000   100.315    alum/D_registers_q_reg[7][0]_i_72_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.432 r  alum/D_registers_q_reg[7][0]_i_67/CO[3]
                         net (fo=1, routed)           0.000   100.432    alum/D_registers_q_reg[7][0]_i_67_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.549 r  alum/D_registers_q_reg[7][0]_i_62/CO[3]
                         net (fo=1, routed)           0.000   100.549    alum/D_registers_q_reg[7][0]_i_62_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.666 r  alum/D_registers_q_reg[7][0]_i_57/CO[3]
                         net (fo=1, routed)           0.000   100.666    alum/D_registers_q_reg[7][0]_i_57_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.783 r  alum/D_registers_q_reg[7][0]_i_52/CO[3]
                         net (fo=1, routed)           0.000   100.783    alum/D_registers_q_reg[7][0]_i_52_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.900 r  alum/D_registers_q_reg[7][0]_i_47/CO[3]
                         net (fo=1, routed)           0.000   100.900    alum/D_registers_q_reg[7][0]_i_47_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.017 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.017    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.134 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.134    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.291 f  alum/D_registers_q_reg[7][0]_i_10/CO[1]
                         net (fo=1, routed)           0.662   101.952    sm/data2[0]
    SLICE_X56Y35         LUT6 (Prop_lut6_I4_O)        0.332   102.284 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.657   102.941    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124   103.065 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          0.875   103.940    sm/M_alum_out[0]
    SLICE_X57Y47         LUT2 (Prop_lut2_I0_O)        0.124   104.064 f  sm/D_states_q[4]_i_11/O
                         net (fo=4, routed)           0.464   104.529    sm/D_states_q[4]_i_11_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I3_O)        0.124   104.653 f  sm/D_states_q[4]_i_6/O
                         net (fo=1, routed)           0.263   104.916    sm/D_states_q[4]_i_6_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I2_O)        0.124   105.040 r  sm/D_states_q[4]_i_2/O
                         net (fo=3, routed)           1.376   106.416    sm/D_states_q[4]_i_2_n_0
    SLICE_X61Y47         LUT5 (Prop_lut5_I0_O)        0.152   106.568 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.475   107.043    sm/D_states_d__0[4]
    SLICE_X61Y47         FDRE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.519   116.035    sm/clk_IBUF_BUFG
    SLICE_X61Y47         FDRE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.298   116.333    
                         clock uncertainty           -0.035   116.298    
    SLICE_X61Y47         FDRE (Setup_fdre_C_D)       -0.275   116.023    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.023    
                         arrival time                        -107.043    
  -------------------------------------------------------------------
                         slack                                  8.980    

Slack (MET) :             9.022ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.890ns  (logic 60.487ns (59.365%)  route 41.403ns (40.635%))
  Logic Levels:           322  (CARRY4=286 LUT2=2 LUT3=25 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 115.958 - 111.111 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.638     5.222    sm/clk_IBUF_BUFG
    SLICE_X61Y47         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDRE (Prop_fdre_C_Q)         0.456     5.678 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=127, routed)         1.768     7.447    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X51Y41         LUT6 (Prop_lut6_I1_O)        0.124     7.571 r  sm/ram_reg_i_153/O
                         net (fo=1, routed)           0.000     7.571    sm/ram_reg_i_153_n_0
    SLICE_X51Y41         MUXF7 (Prop_muxf7_I0_O)      0.212     7.783 r  sm/ram_reg_i_135/O
                         net (fo=1, routed)           0.859     8.641    sm/ram_reg_i_135_n_0
    SLICE_X51Y41         LUT5 (Prop_lut5_I4_O)        0.329     8.970 r  sm/ram_reg_i_119/O
                         net (fo=74, routed)          1.396    10.367    L_reg/M_sm_ra1[0]
    SLICE_X64Y37         LUT6 (Prop_lut6_I4_O)        0.327    10.694 r  L_reg/D_registers_q[7][31]_i_101/O
                         net (fo=2, routed)           1.148    11.842    L_reg/D_registers_q[7][31]_i_101_n_0
    SLICE_X61Y28         LUT3 (Prop_lut3_I0_O)        0.150    11.992 r  L_reg/D_registers_q[7][31]_i_70/O
                         net (fo=5, routed)           0.587    12.578    sm/M_alum_a[31]
    SLICE_X63Y30         LUT2 (Prop_lut2_I1_O)        0.326    12.904 r  sm/D_registers_q[7][31]_i_193/O
                         net (fo=1, routed)           0.000    12.904    alum/S[0]
    SLICE_X63Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.436 r  alum/D_registers_q_reg[7][31]_i_184/CO[3]
                         net (fo=1, routed)           0.000    13.436    alum/D_registers_q_reg[7][31]_i_184_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.550 r  alum/D_registers_q_reg[7][31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    13.550    alum/D_registers_q_reg[7][31]_i_179_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.664 r  alum/D_registers_q_reg[7][31]_i_174/CO[3]
                         net (fo=1, routed)           0.000    13.664    alum/D_registers_q_reg[7][31]_i_174_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.778 r  alum/D_registers_q_reg[7][31]_i_169/CO[3]
                         net (fo=1, routed)           0.000    13.778    alum/D_registers_q_reg[7][31]_i_169_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.892 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    13.892    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.006 r  alum/D_registers_q_reg[7][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000    14.006    alum/D_registers_q_reg[7][31]_i_146_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.120 r  alum/D_registers_q_reg[7][31]_i_116/CO[3]
                         net (fo=1, routed)           0.000    14.120    alum/D_registers_q_reg[7][31]_i_116_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.234 r  alum/D_registers_q_reg[7][31]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.234    alum/D_registers_q_reg[7][31]_i_78_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.505 r  alum/D_registers_q_reg[7][31]_i_35/CO[0]
                         net (fo=37, routed)          0.832    15.337    alum/data2[31]
    SLICE_X62Y30         LUT3 (Prop_lut3_I0_O)        0.373    15.710 r  alum/D_registers_q[7][29]_i_86/O
                         net (fo=1, routed)           0.000    15.710    alum/D_registers_q[7][29]_i_86_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.260 r  alum/D_registers_q_reg[7][29]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.260    alum/D_registers_q_reg[7][29]_i_72_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.374 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.374    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.488 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.488    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.602 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.602    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.716 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.716    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.830 r  alum/D_registers_q_reg[7][29]_i_22/CO[3]
                         net (fo=1, routed)           0.000    16.830    alum/D_registers_q_reg[7][29]_i_22_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.944 r  alum/D_registers_q_reg[7][29]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.944    alum/D_registers_q_reg[7][29]_i_12_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.058 r  alum/D_registers_q_reg[7][29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.058    alum/D_registers_q_reg[7][29]_i_8_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.215 r  alum/D_registers_q_reg[7][30]_i_18/CO[1]
                         net (fo=36, routed)          0.982    18.198    alum/data2[30]
    SLICE_X61Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    18.983 r  alum/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    18.983    alum/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.097 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.097    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.211 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.211    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.325 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.325    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.439 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.439    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.553 r  alum/D_registers_q_reg[7][29]_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.553    alum/D_registers_q_reg[7][29]_i_21_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.667 r  alum/D_registers_q_reg[7][29]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.667    alum/D_registers_q_reg[7][29]_i_11_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.781 r  alum/D_registers_q_reg[7][29]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.781    alum/D_registers_q_reg[7][29]_i_7_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.938 r  alum/D_registers_q_reg[7][29]_i_4/CO[1]
                         net (fo=36, routed)          0.903    20.841    alum/data2[29]
    SLICE_X59Y32         LUT3 (Prop_lut3_I0_O)        0.329    21.170 r  alum/D_registers_q[7][28]_i_125/O
                         net (fo=1, routed)           0.000    21.170    alum/D_registers_q[7][28]_i_125_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.720 r  alum/D_registers_q_reg[7][28]_i_111/CO[3]
                         net (fo=1, routed)           0.000    21.720    alum/D_registers_q_reg[7][28]_i_111_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.834 r  alum/D_registers_q_reg[7][28]_i_97/CO[3]
                         net (fo=1, routed)           0.000    21.834    alum/D_registers_q_reg[7][28]_i_97_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.948 r  alum/D_registers_q_reg[7][28]_i_85/CO[3]
                         net (fo=1, routed)           0.000    21.948    alum/D_registers_q_reg[7][28]_i_85_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.062 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.062    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.176 r  alum/D_registers_q_reg[7][28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.176    alum/D_registers_q_reg[7][28]_i_66_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.290 r  alum/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    22.290    alum/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.404 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.404    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X59Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.518 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.518    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.675 r  alum/D_registers_q_reg[7][28]_i_5/CO[1]
                         net (fo=36, routed)          0.855    23.530    alum/data2[28]
    SLICE_X58Y32         LUT3 (Prop_lut3_I0_O)        0.329    23.859 r  alum/D_registers_q[7][27]_i_47/O
                         net (fo=1, routed)           0.000    23.859    alum/D_registers_q[7][27]_i_47_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.409 r  alum/D_registers_q_reg[7][27]_i_40/CO[3]
                         net (fo=1, routed)           0.000    24.409    alum/D_registers_q_reg[7][27]_i_40_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.523 r  alum/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.523    alum/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.637 r  alum/D_registers_q_reg[7][27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.637    alum/D_registers_q_reg[7][27]_i_30_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.751 r  alum/D_registers_q_reg[7][27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.751    alum/D_registers_q_reg[7][27]_i_25_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.865 r  alum/D_registers_q_reg[7][27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.865    alum/D_registers_q_reg[7][27]_i_20_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.979 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.979    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.093 r  alum/D_registers_q_reg[7][27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.093    alum/D_registers_q_reg[7][27]_i_10_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.207 r  alum/D_registers_q_reg[7][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    25.207    alum/D_registers_q_reg[7][27]_i_7_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.364 r  alum/D_registers_q_reg[7][27]_i_4/CO[1]
                         net (fo=36, routed)          1.066    26.430    alum/data2[27]
    SLICE_X57Y32         LUT3 (Prop_lut3_I0_O)        0.329    26.759 r  alum/D_registers_q[7][26]_i_87/O
                         net (fo=1, routed)           0.000    26.759    alum/D_registers_q[7][26]_i_87_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.309 r  alum/D_registers_q_reg[7][26]_i_75/CO[3]
                         net (fo=1, routed)           0.000    27.309    alum/D_registers_q_reg[7][26]_i_75_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.423 r  alum/D_registers_q_reg[7][26]_i_68/CO[3]
                         net (fo=1, routed)           0.000    27.423    alum/D_registers_q_reg[7][26]_i_68_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.537 r  alum/D_registers_q_reg[7][26]_i_58/CO[3]
                         net (fo=1, routed)           0.000    27.537    alum/D_registers_q_reg[7][26]_i_58_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.651 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    27.651    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.765 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    27.765    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.879 r  alum/D_registers_q_reg[7][26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.879    alum/D_registers_q_reg[7][26]_i_25_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.993 r  alum/D_registers_q_reg[7][26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.993    alum/D_registers_q_reg[7][26]_i_14_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.107 r  alum/D_registers_q_reg[7][26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.107    alum/D_registers_q_reg[7][26]_i_8_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.264 r  alum/D_registers_q_reg[7][26]_i_4/CO[1]
                         net (fo=36, routed)          1.001    29.265    alum/data2[26]
    SLICE_X53Y32         LUT3 (Prop_lut3_I0_O)        0.329    29.594 r  alum/D_registers_q[7][25]_i_81/O
                         net (fo=1, routed)           0.000    29.594    alum/D_registers_q[7][25]_i_81_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.144 r  alum/D_registers_q_reg[7][25]_i_72/CO[3]
                         net (fo=1, routed)           0.000    30.144    alum/D_registers_q_reg[7][25]_i_72_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.258 r  alum/D_registers_q_reg[7][25]_i_62/CO[3]
                         net (fo=1, routed)           0.000    30.258    alum/D_registers_q_reg[7][25]_i_62_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.372 r  alum/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.372    alum/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.486 r  alum/D_registers_q_reg[7][25]_i_45/CO[3]
                         net (fo=1, routed)           0.000    30.486    alum/D_registers_q_reg[7][25]_i_45_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.600 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.600    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.714 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.714    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.828 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.828    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.942 r  alum/D_registers_q_reg[7][25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.942    alum/D_registers_q_reg[7][25]_i_8_n_0
    SLICE_X53Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.099 r  alum/D_registers_q_reg[7][25]_i_4/CO[1]
                         net (fo=36, routed)          1.283    32.382    alum/data2[25]
    SLICE_X56Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    33.182 r  alum/D_registers_q_reg[7][24]_i_118/CO[3]
                         net (fo=1, routed)           0.000    33.182    alum/D_registers_q_reg[7][24]_i_118_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.299 r  alum/D_registers_q_reg[7][24]_i_103/CO[3]
                         net (fo=1, routed)           0.000    33.299    alum/D_registers_q_reg[7][24]_i_103_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.416 r  alum/D_registers_q_reg[7][24]_i_91/CO[3]
                         net (fo=1, routed)           0.000    33.416    alum/D_registers_q_reg[7][24]_i_91_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.533 r  alum/D_registers_q_reg[7][24]_i_79/CO[3]
                         net (fo=1, routed)           0.000    33.533    alum/D_registers_q_reg[7][24]_i_79_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.650 r  alum/D_registers_q_reg[7][24]_i_64/CO[3]
                         net (fo=1, routed)           0.000    33.650    alum/D_registers_q_reg[7][24]_i_64_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.767 r  alum/D_registers_q_reg[7][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.767    alum/D_registers_q_reg[7][24]_i_48_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.884 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.884    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.001 r  alum/D_registers_q_reg[7][24]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.001    alum/D_registers_q_reg[7][24]_i_12_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.158 r  alum/D_registers_q_reg[7][24]_i_5/CO[1]
                         net (fo=36, routed)          0.791    34.949    alum/data2[24]
    SLICE_X55Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    35.737 r  alum/D_registers_q_reg[7][23]_i_40/CO[3]
                         net (fo=1, routed)           0.000    35.737    alum/D_registers_q_reg[7][23]_i_40_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.851 r  alum/D_registers_q_reg[7][23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.851    alum/D_registers_q_reg[7][23]_i_35_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.965 r  alum/D_registers_q_reg[7][23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.965    alum/D_registers_q_reg[7][23]_i_30_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.079 r  alum/D_registers_q_reg[7][23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.079    alum/D_registers_q_reg[7][23]_i_25_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.193 r  alum/D_registers_q_reg[7][23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.193    alum/D_registers_q_reg[7][23]_i_20_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.307 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.307    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.421 r  alum/D_registers_q_reg[7][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.421    alum/D_registers_q_reg[7][23]_i_10_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.535 r  alum/D_registers_q_reg[7][23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    36.535    alum/D_registers_q_reg[7][23]_i_7_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.692 r  alum/D_registers_q_reg[7][23]_i_4/CO[1]
                         net (fo=36, routed)          1.148    37.839    alum/data2[23]
    SLICE_X51Y31         LUT3 (Prop_lut3_I0_O)        0.329    38.168 r  alum/D_registers_q[7][22]_i_78/O
                         net (fo=1, routed)           0.000    38.168    alum/D_registers_q[7][22]_i_78_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.718 r  alum/D_registers_q_reg[7][22]_i_68/CO[3]
                         net (fo=1, routed)           0.000    38.718    alum/D_registers_q_reg[7][22]_i_68_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.832 r  alum/D_registers_q_reg[7][22]_i_58/CO[3]
                         net (fo=1, routed)           0.000    38.832    alum/D_registers_q_reg[7][22]_i_58_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.946 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.946    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.060 r  alum/D_registers_q_reg[7][22]_i_39/CO[3]
                         net (fo=1, routed)           0.000    39.060    alum/D_registers_q_reg[7][22]_i_39_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.174 r  alum/D_registers_q_reg[7][22]_i_26/CO[3]
                         net (fo=1, routed)           0.000    39.174    alum/D_registers_q_reg[7][22]_i_26_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.288 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.288    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.402 r  alum/D_registers_q_reg[7][22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    39.402    alum/D_registers_q_reg[7][22]_i_8_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.559 r  alum/D_registers_q_reg[7][22]_i_4/CO[1]
                         net (fo=36, routed)          1.050    40.609    alum/data2[22]
    SLICE_X50Y28         LUT3 (Prop_lut3_I0_O)        0.329    40.938 r  alum/D_registers_q[7][21]_i_86/O
                         net (fo=1, routed)           0.000    40.938    alum/D_registers_q[7][21]_i_86_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.471 r  alum/D_registers_q_reg[7][21]_i_77/CO[3]
                         net (fo=1, routed)           0.000    41.471    alum/D_registers_q_reg[7][21]_i_77_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.588 r  alum/D_registers_q_reg[7][21]_i_67/CO[3]
                         net (fo=1, routed)           0.000    41.588    alum/D_registers_q_reg[7][21]_i_67_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.705 r  alum/D_registers_q_reg[7][21]_i_57/CO[3]
                         net (fo=1, routed)           0.000    41.705    alum/D_registers_q_reg[7][21]_i_57_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.822 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    41.822    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.939 r  alum/D_registers_q_reg[7][21]_i_39/CO[3]
                         net (fo=1, routed)           0.000    41.939    alum/D_registers_q_reg[7][21]_i_39_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.056 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    42.056    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.173 r  alum/D_registers_q_reg[7][21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.173    alum/D_registers_q_reg[7][21]_i_13_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.290 r  alum/D_registers_q_reg[7][21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    42.290    alum/D_registers_q_reg[7][21]_i_8_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.447 r  alum/D_registers_q_reg[7][21]_i_4/CO[1]
                         net (fo=36, routed)          0.957    43.404    alum/data2[21]
    SLICE_X48Y28         LUT3 (Prop_lut3_I0_O)        0.332    43.736 r  alum/D_registers_q[7][20]_i_88/O
                         net (fo=1, routed)           0.000    43.736    alum/D_registers_q[7][20]_i_88_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.286 r  alum/D_registers_q_reg[7][20]_i_79/CO[3]
                         net (fo=1, routed)           0.000    44.286    alum/D_registers_q_reg[7][20]_i_79_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.400 r  alum/D_registers_q_reg[7][20]_i_69/CO[3]
                         net (fo=1, routed)           0.000    44.400    alum/D_registers_q_reg[7][20]_i_69_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.514 r  alum/D_registers_q_reg[7][20]_i_59/CO[3]
                         net (fo=1, routed)           0.000    44.514    alum/D_registers_q_reg[7][20]_i_59_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.628 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    44.628    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.742 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    44.742    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.856 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    44.856    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.970 r  alum/D_registers_q_reg[7][20]_i_21/CO[3]
                         net (fo=1, routed)           0.000    44.970    alum/D_registers_q_reg[7][20]_i_21_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.084 r  alum/D_registers_q_reg[7][20]_i_11/CO[3]
                         net (fo=1, routed)           0.000    45.084    alum/D_registers_q_reg[7][20]_i_11_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.241 r  alum/D_registers_q_reg[7][20]_i_5/CO[1]
                         net (fo=36, routed)          1.186    46.427    alum/data2[20]
    SLICE_X46Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    47.227 r  alum/D_registers_q_reg[7][19]_i_116/CO[3]
                         net (fo=1, routed)           0.000    47.227    alum/D_registers_q_reg[7][19]_i_116_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.344 r  alum/D_registers_q_reg[7][19]_i_104/CO[3]
                         net (fo=1, routed)           0.000    47.344    alum/D_registers_q_reg[7][19]_i_104_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.461 r  alum/D_registers_q_reg[7][19]_i_92/CO[3]
                         net (fo=1, routed)           0.000    47.461    alum/D_registers_q_reg[7][19]_i_92_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.578 r  alum/D_registers_q_reg[7][19]_i_77/CO[3]
                         net (fo=1, routed)           0.000    47.578    alum/D_registers_q_reg[7][19]_i_77_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.695 r  alum/D_registers_q_reg[7][19]_i_65/CO[3]
                         net (fo=1, routed)           0.000    47.695    alum/D_registers_q_reg[7][19]_i_65_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.812 r  alum/D_registers_q_reg[7][19]_i_51/CO[3]
                         net (fo=1, routed)           0.000    47.812    alum/D_registers_q_reg[7][19]_i_51_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.929 r  alum/D_registers_q_reg[7][19]_i_34/CO[3]
                         net (fo=1, routed)           0.000    47.929    alum/D_registers_q_reg[7][19]_i_34_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.046 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.046    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.203 r  alum/D_registers_q_reg[7][19]_i_5/CO[1]
                         net (fo=36, routed)          0.937    49.140    alum/data2[19]
    SLICE_X45Y27         LUT3 (Prop_lut3_I0_O)        0.332    49.472 r  alum/D_registers_q[7][18]_i_47/O
                         net (fo=1, routed)           0.000    49.472    alum/D_registers_q[7][18]_i_47_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.022 r  alum/D_registers_q_reg[7][18]_i_40/CO[3]
                         net (fo=1, routed)           0.000    50.022    alum/D_registers_q_reg[7][18]_i_40_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.136 r  alum/D_registers_q_reg[7][18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    50.136    alum/D_registers_q_reg[7][18]_i_35_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.250 r  alum/D_registers_q_reg[7][18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    50.250    alum/D_registers_q_reg[7][18]_i_30_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.364 r  alum/D_registers_q_reg[7][18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.364    alum/D_registers_q_reg[7][18]_i_25_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.478 r  alum/D_registers_q_reg[7][18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    50.478    alum/D_registers_q_reg[7][18]_i_20_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.592 r  alum/D_registers_q_reg[7][18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    50.592    alum/D_registers_q_reg[7][18]_i_15_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.706 r  alum/D_registers_q_reg[7][18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.706    alum/D_registers_q_reg[7][18]_i_10_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.820 r  alum/D_registers_q_reg[7][18]_i_7/CO[3]
                         net (fo=1, routed)           0.000    50.820    alum/D_registers_q_reg[7][18]_i_7_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.977 r  alum/D_registers_q_reg[7][18]_i_4/CO[1]
                         net (fo=36, routed)          1.142    52.120    alum/data2[18]
    SLICE_X43Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    52.905 r  alum/D_registers_q_reg[7][17]_i_78/CO[3]
                         net (fo=1, routed)           0.000    52.905    alum/D_registers_q_reg[7][17]_i_78_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.019 r  alum/D_registers_q_reg[7][17]_i_68/CO[3]
                         net (fo=1, routed)           0.000    53.019    alum/D_registers_q_reg[7][17]_i_68_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.133 r  alum/D_registers_q_reg[7][17]_i_58/CO[3]
                         net (fo=1, routed)           0.000    53.133    alum/D_registers_q_reg[7][17]_i_58_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.247 r  alum/D_registers_q_reg[7][17]_i_51/CO[3]
                         net (fo=1, routed)           0.000    53.247    alum/D_registers_q_reg[7][17]_i_51_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.361 r  alum/D_registers_q_reg[7][17]_i_39/CO[3]
                         net (fo=1, routed)           0.000    53.361    alum/D_registers_q_reg[7][17]_i_39_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.475 r  alum/D_registers_q_reg[7][17]_i_26/CO[3]
                         net (fo=1, routed)           0.000    53.475    alum/D_registers_q_reg[7][17]_i_26_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.589 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.589    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.703 r  alum/D_registers_q_reg[7][17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    53.703    alum/D_registers_q_reg[7][17]_i_8_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.860 r  alum/D_registers_q_reg[7][17]_i_4/CO[1]
                         net (fo=36, routed)          0.903    54.762    alum/data2[17]
    SLICE_X41Y27         LUT3 (Prop_lut3_I0_O)        0.329    55.091 r  alum/D_registers_q[7][16]_i_86/O
                         net (fo=1, routed)           0.000    55.091    alum/D_registers_q[7][16]_i_86_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.641 r  alum/D_registers_q_reg[7][16]_i_74/CO[3]
                         net (fo=1, routed)           0.000    55.641    alum/D_registers_q_reg[7][16]_i_74_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.755 r  alum/D_registers_q_reg[7][16]_i_64/CO[3]
                         net (fo=1, routed)           0.000    55.755    alum/D_registers_q_reg[7][16]_i_64_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.869 r  alum/D_registers_q_reg[7][16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    55.869    alum/D_registers_q_reg[7][16]_i_57_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.983 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    55.983    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.097 r  alum/D_registers_q_reg[7][16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    56.097    alum/D_registers_q_reg[7][16]_i_36_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.211 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.211    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.325 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.325    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.439 r  alum/D_registers_q_reg[7][16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    56.439    alum/D_registers_q_reg[7][16]_i_8_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.596 r  alum/D_registers_q_reg[7][16]_i_4/CO[1]
                         net (fo=36, routed)          0.913    57.510    alum/data2[16]
    SLICE_X37Y27         LUT3 (Prop_lut3_I0_O)        0.329    57.839 r  alum/D_registers_q[7][15]_i_94/O
                         net (fo=1, routed)           0.000    57.839    alum/D_registers_q[7][15]_i_94_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.389 r  alum/D_registers_q_reg[7][15]_i_82/CO[3]
                         net (fo=1, routed)           0.000    58.389    alum/D_registers_q_reg[7][15]_i_82_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.503 r  alum/D_registers_q_reg[7][15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    58.503    alum/D_registers_q_reg[7][15]_i_72_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.617 r  alum/D_registers_q_reg[7][15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    58.617    alum/D_registers_q_reg[7][15]_i_65_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.731 r  alum/D_registers_q_reg[7][15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    58.731    alum/D_registers_q_reg[7][15]_i_55_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.845 r  alum/D_registers_q_reg[7][15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.845    alum/D_registers_q_reg[7][15]_i_45_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.959 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    58.959    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.073 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.073    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.187 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.187    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.344 r  alum/D_registers_q_reg[7][15]_i_5/CO[1]
                         net (fo=36, routed)          1.080    60.423    alum/data2[15]
    SLICE_X39Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    61.208 r  alum/D_registers_q_reg[7][14]_i_100/CO[3]
                         net (fo=1, routed)           0.000    61.208    alum/D_registers_q_reg[7][14]_i_100_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.322 r  alum/D_registers_q_reg[7][14]_i_88/CO[3]
                         net (fo=1, routed)           0.000    61.322    alum/D_registers_q_reg[7][14]_i_88_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.436 r  alum/D_registers_q_reg[7][14]_i_73/CO[3]
                         net (fo=1, routed)           0.000    61.436    alum/D_registers_q_reg[7][14]_i_73_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.550 r  alum/D_registers_q_reg[7][14]_i_61/CO[3]
                         net (fo=1, routed)           0.000    61.550    alum/D_registers_q_reg[7][14]_i_61_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.664 r  alum/D_registers_q_reg[7][14]_i_49/CO[3]
                         net (fo=1, routed)           0.000    61.664    alum/D_registers_q_reg[7][14]_i_49_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.778 r  alum/D_registers_q_reg[7][14]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.778    alum/D_registers_q_reg[7][14]_i_36_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.892 r  alum/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    61.892    alum/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.006 r  alum/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    62.006    alum/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.163 r  alum/D_registers_q_reg[7][14]_i_5/CO[1]
                         net (fo=36, routed)          0.898    63.061    alum/data2[14]
    SLICE_X38Y26         LUT3 (Prop_lut3_I0_O)        0.329    63.390 r  alum/D_registers_q[7][13]_i_53/O
                         net (fo=1, routed)           0.000    63.390    alum/D_registers_q[7][13]_i_53_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.923 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    63.923    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.040 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.040    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.157 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    64.157    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.274 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.274    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.391 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    64.391    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.508 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.508    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.625 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    64.625    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.742 r  alum/D_registers_q_reg[7][13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    64.742    alum/D_registers_q_reg[7][13]_i_10_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.899 r  alum/D_registers_q_reg[7][13]_i_5/CO[1]
                         net (fo=36, routed)          0.958    65.857    alum/data2[13]
    SLICE_X40Y26         LUT3 (Prop_lut3_I0_O)        0.332    66.189 r  alum/D_registers_q[7][12]_i_82/O
                         net (fo=1, routed)           0.000    66.189    alum/D_registers_q[7][12]_i_82_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.739 r  alum/D_registers_q_reg[7][12]_i_75/CO[3]
                         net (fo=1, routed)           0.000    66.739    alum/D_registers_q_reg[7][12]_i_75_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.853 r  alum/D_registers_q_reg[7][12]_i_65/CO[3]
                         net (fo=1, routed)           0.000    66.853    alum/D_registers_q_reg[7][12]_i_65_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.967 r  alum/D_registers_q_reg[7][12]_i_58/CO[3]
                         net (fo=1, routed)           0.000    66.967    alum/D_registers_q_reg[7][12]_i_58_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.081 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.081    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.195 r  alum/D_registers_q_reg[7][12]_i_36/CO[3]
                         net (fo=1, routed)           0.000    67.195    alum/D_registers_q_reg[7][12]_i_36_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.309 r  alum/D_registers_q_reg[7][12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    67.309    alum/D_registers_q_reg[7][12]_i_24_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.423 r  alum/D_registers_q_reg[7][12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.423    alum/D_registers_q_reg[7][12]_i_12_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.537 r  alum/D_registers_q_reg[7][12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    67.537    alum/D_registers_q_reg[7][12]_i_7_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.694 r  alum/D_registers_q_reg[7][12]_i_5/CO[1]
                         net (fo=36, routed)          0.909    68.603    alum/data2[12]
    SLICE_X42Y26         LUT3 (Prop_lut3_I0_O)        0.329    68.932 r  alum/D_registers_q[7][11]_i_81/O
                         net (fo=1, routed)           0.000    68.932    alum/D_registers_q[7][11]_i_81_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.465 r  alum/D_registers_q_reg[7][11]_i_74/CO[3]
                         net (fo=1, routed)           0.000    69.465    alum/D_registers_q_reg[7][11]_i_74_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.582 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    69.582    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.699 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    69.699    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.816 r  alum/D_registers_q_reg[7][11]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.816    alum/D_registers_q_reg[7][11]_i_48_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.933 r  alum/D_registers_q_reg[7][11]_i_39/CO[3]
                         net (fo=1, routed)           0.000    69.933    alum/D_registers_q_reg[7][11]_i_39_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.050 r  alum/D_registers_q_reg[7][11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    70.050    alum/D_registers_q_reg[7][11]_i_27_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.167 r  alum/D_registers_q_reg[7][11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    70.167    alum/D_registers_q_reg[7][11]_i_16_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.284 r  alum/D_registers_q_reg[7][11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    70.284    alum/D_registers_q_reg[7][11]_i_10_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.441 r  alum/D_registers_q_reg[7][11]_i_5/CO[1]
                         net (fo=36, routed)          0.907    71.348    alum/data2[11]
    SLICE_X44Y26         LUT3 (Prop_lut3_I0_O)        0.332    71.680 r  alum/D_registers_q[7][10]_i_73/O
                         net (fo=1, routed)           0.000    71.680    alum/D_registers_q[7][10]_i_73_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.230 r  alum/D_registers_q_reg[7][10]_i_66/CO[3]
                         net (fo=1, routed)           0.000    72.230    alum/D_registers_q_reg[7][10]_i_66_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.344 r  alum/D_registers_q_reg[7][10]_i_61/CO[3]
                         net (fo=1, routed)           0.000    72.344    alum/D_registers_q_reg[7][10]_i_61_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.458 r  alum/D_registers_q_reg[7][10]_i_56/CO[3]
                         net (fo=1, routed)           0.000    72.458    alum/D_registers_q_reg[7][10]_i_56_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.572 r  alum/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    72.572    alum/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.686 r  alum/D_registers_q_reg[7][10]_i_39/CO[3]
                         net (fo=1, routed)           0.000    72.686    alum/D_registers_q_reg[7][10]_i_39_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.800 r  alum/D_registers_q_reg[7][10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    72.800    alum/D_registers_q_reg[7][10]_i_27_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.914 r  alum/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    72.914    alum/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.028 r  alum/D_registers_q_reg[7][10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    73.028    alum/D_registers_q_reg[7][10]_i_8_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.185 r  alum/D_registers_q_reg[7][10]_i_5/CO[1]
                         net (fo=36, routed)          1.260    74.444    alum/data2[10]
    SLICE_X47Y24         LUT3 (Prop_lut3_I0_O)        0.329    74.773 r  alum/D_registers_q[7][9]_i_66/O
                         net (fo=1, routed)           0.000    74.773    alum/D_registers_q[7][9]_i_66_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    75.174 r  alum/D_registers_q_reg[7][9]_i_60/CO[3]
                         net (fo=1, routed)           0.009    75.183    alum/D_registers_q_reg[7][9]_i_60_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.297 r  alum/D_registers_q_reg[7][9]_i_55/CO[3]
                         net (fo=1, routed)           0.000    75.297    alum/D_registers_q_reg[7][9]_i_55_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.411 r  alum/D_registers_q_reg[7][9]_i_49/CO[3]
                         net (fo=1, routed)           0.000    75.411    alum/D_registers_q_reg[7][9]_i_49_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.525 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    75.525    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.639 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    75.639    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.753 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.753    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.867 r  alum/D_registers_q_reg[7][9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    75.867    alum/D_registers_q_reg[7][9]_i_11_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.024 r  alum/D_registers_q_reg[7][9]_i_5/CO[1]
                         net (fo=36, routed)          0.526    76.551    alum/data2[9]
    SLICE_X47Y32         LUT3 (Prop_lut3_I0_O)        0.329    76.880 r  alum/D_registers_q[7][8]_i_74/O
                         net (fo=1, routed)           0.000    76.880    alum/D_registers_q[7][8]_i_74_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.430 r  alum/D_registers_q_reg[7][8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    77.430    alum/D_registers_q_reg[7][8]_i_67_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.544 r  alum/D_registers_q_reg[7][8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    77.544    alum/D_registers_q_reg[7][8]_i_62_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.658 r  alum/D_registers_q_reg[7][8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    77.658    alum/D_registers_q_reg[7][8]_i_57_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.772 r  alum/D_registers_q_reg[7][8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    77.772    alum/D_registers_q_reg[7][8]_i_52_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.886 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    77.886    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.000 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.000    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.114 r  alum/D_registers_q_reg[7][8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    78.114    alum/D_registers_q_reg[7][8]_i_22_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.228 r  alum/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    78.228    alum/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.385 r  alum/D_registers_q_reg[7][8]_i_5/CO[1]
                         net (fo=36, routed)          1.310    79.695    alum/data2[8]
    SLICE_X49Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    80.480 r  alum/D_registers_q_reg[7][7]_i_62/CO[3]
                         net (fo=1, routed)           0.000    80.480    alum/D_registers_q_reg[7][7]_i_62_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.594 r  alum/D_registers_q_reg[7][7]_i_57/CO[3]
                         net (fo=1, routed)           0.000    80.594    alum/D_registers_q_reg[7][7]_i_57_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.708 r  alum/D_registers_q_reg[7][7]_i_52/CO[3]
                         net (fo=1, routed)           0.000    80.708    alum/D_registers_q_reg[7][7]_i_52_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.822 r  alum/D_registers_q_reg[7][7]_i_47/CO[3]
                         net (fo=1, routed)           0.000    80.822    alum/D_registers_q_reg[7][7]_i_47_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.936 r  alum/D_registers_q_reg[7][7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    80.936    alum/D_registers_q_reg[7][7]_i_42_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.050 r  alum/D_registers_q_reg[7][7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.050    alum/D_registers_q_reg[7][7]_i_32_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.164 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.164    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.278 r  alum/D_registers_q_reg[7][7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    81.278    alum/D_registers_q_reg[7][7]_i_10_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.435 r  alum/D_registers_q_reg[7][7]_i_5/CO[1]
                         net (fo=36, routed)          0.921    82.355    alum/data2[7]
    SLICE_X52Y29         LUT3 (Prop_lut3_I0_O)        0.329    82.684 r  alum/D_registers_q[7][6]_i_47/O
                         net (fo=1, routed)           0.000    82.684    alum/D_registers_q[7][6]_i_47_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.217 r  alum/D_registers_q_reg[7][6]_i_40/CO[3]
                         net (fo=1, routed)           0.000    83.217    alum/D_registers_q_reg[7][6]_i_40_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.334 r  alum/D_registers_q_reg[7][6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    83.334    alum/D_registers_q_reg[7][6]_i_35_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.451 r  alum/D_registers_q_reg[7][6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    83.451    alum/D_registers_q_reg[7][6]_i_30_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.568 r  alum/D_registers_q_reg[7][6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.568    alum/D_registers_q_reg[7][6]_i_25_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.685 r  alum/D_registers_q_reg[7][6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.685    alum/D_registers_q_reg[7][6]_i_20_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.802 r  alum/D_registers_q_reg[7][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    83.802    alum/D_registers_q_reg[7][6]_i_15_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.919 r  alum/D_registers_q_reg[7][6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    83.919    alum/D_registers_q_reg[7][6]_i_10_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.036 r  alum/D_registers_q_reg[7][6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    84.036    alum/D_registers_q_reg[7][6]_i_7_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.193 r  alum/D_registers_q_reg[7][6]_i_5/CO[1]
                         net (fo=36, routed)          1.063    85.256    alum/data2[6]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.332    85.588 r  alum/D_registers_q[7][5]_i_60/O
                         net (fo=1, routed)           0.000    85.588    alum/D_registers_q[7][5]_i_60_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.121 r  alum/D_registers_q_reg[7][5]_i_53/CO[3]
                         net (fo=1, routed)           0.000    86.121    alum/D_registers_q_reg[7][5]_i_53_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.238 r  alum/D_registers_q_reg[7][5]_i_48/CO[3]
                         net (fo=1, routed)           0.000    86.238    alum/D_registers_q_reg[7][5]_i_48_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.355 r  alum/D_registers_q_reg[7][5]_i_43/CO[3]
                         net (fo=1, routed)           0.000    86.355    alum/D_registers_q_reg[7][5]_i_43_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.472 r  alum/D_registers_q_reg[7][5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    86.472    alum/D_registers_q_reg[7][5]_i_38_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.589 r  alum/D_registers_q_reg[7][5]_i_33/CO[3]
                         net (fo=1, routed)           0.000    86.589    alum/D_registers_q_reg[7][5]_i_33_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.706 r  alum/D_registers_q_reg[7][5]_i_27/CO[3]
                         net (fo=1, routed)           0.000    86.706    alum/D_registers_q_reg[7][5]_i_27_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.823 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.823    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.940 r  alum/D_registers_q_reg[7][5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    86.940    alum/D_registers_q_reg[7][5]_i_10_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.097 r  alum/D_registers_q_reg[7][5]_i_5/CO[1]
                         net (fo=36, routed)          1.134    88.231    alum/data2[5]
    SLICE_X55Y23         LUT3 (Prop_lut3_I0_O)        0.332    88.563 r  alum/D_registers_q[7][4]_i_52/O
                         net (fo=1, routed)           0.000    88.563    alum/D_registers_q[7][4]_i_52_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.113 r  alum/D_registers_q_reg[7][4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    89.113    alum/D_registers_q_reg[7][4]_i_45_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.227 r  alum/D_registers_q_reg[7][4]_i_40/CO[3]
                         net (fo=1, routed)           0.009    89.236    alum/D_registers_q_reg[7][4]_i_40_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.350 r  alum/D_registers_q_reg[7][4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    89.350    alum/D_registers_q_reg[7][4]_i_35_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.464 r  alum/D_registers_q_reg[7][4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    89.464    alum/D_registers_q_reg[7][4]_i_30_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.578 r  alum/D_registers_q_reg[7][4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    89.578    alum/D_registers_q_reg[7][4]_i_25_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.692 r  alum/D_registers_q_reg[7][4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.692    alum/D_registers_q_reg[7][4]_i_20_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.806 r  alum/D_registers_q_reg[7][4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    89.806    alum/D_registers_q_reg[7][4]_i_12_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.920 r  alum/D_registers_q_reg[7][4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    89.920    alum/D_registers_q_reg[7][4]_i_7_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.077 r  alum/D_registers_q_reg[7][4]_i_5/CO[1]
                         net (fo=36, routed)          0.925    91.002    alum/data2[4]
    SLICE_X53Y23         LUT3 (Prop_lut3_I0_O)        0.329    91.331 r  alum/D_registers_q[7][3]_i_60/O
                         net (fo=1, routed)           0.000    91.331    alum/D_registers_q[7][3]_i_60_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.881 r  alum/D_registers_q_reg[7][3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    91.881    alum/D_registers_q_reg[7][3]_i_53_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.995 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.009    92.004    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.118 r  alum/D_registers_q_reg[7][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    92.118    alum/D_registers_q_reg[7][3]_i_43_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.232 r  alum/D_registers_q_reg[7][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    92.232    alum/D_registers_q_reg[7][3]_i_38_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.346 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.346    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.460 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    92.460    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.574 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.574    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.688 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.688    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.845 r  alum/D_registers_q_reg[7][3]_i_5/CO[1]
                         net (fo=36, routed)          1.023    93.868    alum/data2[3]
    SLICE_X57Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    94.653 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    94.653    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.767 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.009    94.776    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.890 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    94.890    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.004 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.004    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.118 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.118    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.232 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.232    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.346 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.346    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.460 r  alum/D_registers_q_reg[7][2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    95.460    alum/D_registers_q_reg[7][2]_i_8_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.617 r  alum/D_registers_q_reg[7][2]_i_5/CO[1]
                         net (fo=36, routed)          1.020    96.637    alum/data2[2]
    SLICE_X58Y23         LUT3 (Prop_lut3_I0_O)        0.329    96.966 r  alum/D_registers_q[7][1]_i_47/O
                         net (fo=1, routed)           0.000    96.966    alum/D_registers_q[7][1]_i_47_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.516 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    97.516    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.630 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.009    97.639    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.753 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    97.753    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.867 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    97.867    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.981 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    97.981    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.095 r  alum/D_registers_q_reg[7][1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.095    alum/D_registers_q_reg[7][1]_i_15_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.209 r  alum/D_registers_q_reg[7][1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.209    alum/D_registers_q_reg[7][1]_i_10_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.323 r  alum/D_registers_q_reg[7][1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    98.323    alum/D_registers_q_reg[7][1]_i_7_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.480 r  alum/D_registers_q_reg[7][1]_i_6/CO[1]
                         net (fo=36, routed)          0.973    99.453    alum/data2[1]
    SLICE_X60Y25         LUT3 (Prop_lut3_I0_O)        0.329    99.782 r  alum/D_registers_q[7][0]_i_79/O
                         net (fo=1, routed)           0.000    99.782    alum/D_registers_q[7][0]_i_79_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.315 r  alum/D_registers_q_reg[7][0]_i_72/CO[3]
                         net (fo=1, routed)           0.000   100.315    alum/D_registers_q_reg[7][0]_i_72_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.432 r  alum/D_registers_q_reg[7][0]_i_67/CO[3]
                         net (fo=1, routed)           0.000   100.432    alum/D_registers_q_reg[7][0]_i_67_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.549 r  alum/D_registers_q_reg[7][0]_i_62/CO[3]
                         net (fo=1, routed)           0.000   100.549    alum/D_registers_q_reg[7][0]_i_62_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.666 r  alum/D_registers_q_reg[7][0]_i_57/CO[3]
                         net (fo=1, routed)           0.000   100.666    alum/D_registers_q_reg[7][0]_i_57_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.783 r  alum/D_registers_q_reg[7][0]_i_52/CO[3]
                         net (fo=1, routed)           0.000   100.783    alum/D_registers_q_reg[7][0]_i_52_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.900 r  alum/D_registers_q_reg[7][0]_i_47/CO[3]
                         net (fo=1, routed)           0.000   100.900    alum/D_registers_q_reg[7][0]_i_47_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.017 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.017    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.134 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.134    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.291 f  alum/D_registers_q_reg[7][0]_i_10/CO[1]
                         net (fo=1, routed)           0.662   101.952    sm/data2[0]
    SLICE_X56Y35         LUT6 (Prop_lut6_I4_O)        0.332   102.284 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.657   102.941    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124   103.065 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          0.869   103.934    sm/M_alum_out[0]
    SLICE_X56Y46         LUT2 (Prop_lut2_I1_O)        0.124   104.058 r  sm/D_states_q[3]_i_25/O
                         net (fo=6, routed)           0.740   104.798    sm/D_states_q[3]_i_25_n_0
    SLICE_X57Y50         LUT3 (Prop_lut3_I2_O)        0.124   104.922 f  sm/D_states_q[0]_i_32/O
                         net (fo=1, routed)           0.431   105.353    sm/D_states_q[0]_i_32_n_0
    SLICE_X57Y51         LUT5 (Prop_lut5_I0_O)        0.124   105.477 r  sm/D_states_q[0]_i_13/O
                         net (fo=1, routed)           0.582   106.059    sm/D_states_q[0]_i_13_n_0
    SLICE_X58Y51         LUT6 (Prop_lut6_I3_O)        0.124   106.183 r  sm/D_states_q[0]_i_3/O
                         net (fo=4, routed)           0.805   106.988    sm/D_states_q[0]_i_3_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I1_O)        0.124   107.112 r  sm/D_states_q[0]_i_1/O
                         net (fo=1, routed)           0.000   107.112    sm/D_states_d__0[0]
    SLICE_X53Y50         FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.443   115.958    sm/clk_IBUF_BUFG
    SLICE_X53Y50         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.179   116.138    
                         clock uncertainty           -0.035   116.102    
    SLICE_X53Y50         FDSE (Setup_fdse_C_D)        0.032   116.134    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        116.134    
                         arrival time                        -107.112    
  -------------------------------------------------------------------
                         slack                                  9.022    

Slack (MET) :             9.026ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.885ns  (logic 60.487ns (59.368%)  route 41.398ns (40.632%))
  Logic Levels:           322  (CARRY4=286 LUT2=2 LUT3=25 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 115.958 - 111.111 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.638     5.222    sm/clk_IBUF_BUFG
    SLICE_X61Y47         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDRE (Prop_fdre_C_Q)         0.456     5.678 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=127, routed)         1.768     7.447    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X51Y41         LUT6 (Prop_lut6_I1_O)        0.124     7.571 r  sm/ram_reg_i_153/O
                         net (fo=1, routed)           0.000     7.571    sm/ram_reg_i_153_n_0
    SLICE_X51Y41         MUXF7 (Prop_muxf7_I0_O)      0.212     7.783 r  sm/ram_reg_i_135/O
                         net (fo=1, routed)           0.859     8.641    sm/ram_reg_i_135_n_0
    SLICE_X51Y41         LUT5 (Prop_lut5_I4_O)        0.329     8.970 r  sm/ram_reg_i_119/O
                         net (fo=74, routed)          1.396    10.367    L_reg/M_sm_ra1[0]
    SLICE_X64Y37         LUT6 (Prop_lut6_I4_O)        0.327    10.694 r  L_reg/D_registers_q[7][31]_i_101/O
                         net (fo=2, routed)           1.148    11.842    L_reg/D_registers_q[7][31]_i_101_n_0
    SLICE_X61Y28         LUT3 (Prop_lut3_I0_O)        0.150    11.992 r  L_reg/D_registers_q[7][31]_i_70/O
                         net (fo=5, routed)           0.587    12.578    sm/M_alum_a[31]
    SLICE_X63Y30         LUT2 (Prop_lut2_I1_O)        0.326    12.904 r  sm/D_registers_q[7][31]_i_193/O
                         net (fo=1, routed)           0.000    12.904    alum/S[0]
    SLICE_X63Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.436 r  alum/D_registers_q_reg[7][31]_i_184/CO[3]
                         net (fo=1, routed)           0.000    13.436    alum/D_registers_q_reg[7][31]_i_184_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.550 r  alum/D_registers_q_reg[7][31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    13.550    alum/D_registers_q_reg[7][31]_i_179_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.664 r  alum/D_registers_q_reg[7][31]_i_174/CO[3]
                         net (fo=1, routed)           0.000    13.664    alum/D_registers_q_reg[7][31]_i_174_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.778 r  alum/D_registers_q_reg[7][31]_i_169/CO[3]
                         net (fo=1, routed)           0.000    13.778    alum/D_registers_q_reg[7][31]_i_169_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.892 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    13.892    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.006 r  alum/D_registers_q_reg[7][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000    14.006    alum/D_registers_q_reg[7][31]_i_146_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.120 r  alum/D_registers_q_reg[7][31]_i_116/CO[3]
                         net (fo=1, routed)           0.000    14.120    alum/D_registers_q_reg[7][31]_i_116_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.234 r  alum/D_registers_q_reg[7][31]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.234    alum/D_registers_q_reg[7][31]_i_78_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.505 r  alum/D_registers_q_reg[7][31]_i_35/CO[0]
                         net (fo=37, routed)          0.832    15.337    alum/data2[31]
    SLICE_X62Y30         LUT3 (Prop_lut3_I0_O)        0.373    15.710 r  alum/D_registers_q[7][29]_i_86/O
                         net (fo=1, routed)           0.000    15.710    alum/D_registers_q[7][29]_i_86_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.260 r  alum/D_registers_q_reg[7][29]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.260    alum/D_registers_q_reg[7][29]_i_72_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.374 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.374    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.488 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.488    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.602 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.602    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.716 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.716    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.830 r  alum/D_registers_q_reg[7][29]_i_22/CO[3]
                         net (fo=1, routed)           0.000    16.830    alum/D_registers_q_reg[7][29]_i_22_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.944 r  alum/D_registers_q_reg[7][29]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.944    alum/D_registers_q_reg[7][29]_i_12_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.058 r  alum/D_registers_q_reg[7][29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.058    alum/D_registers_q_reg[7][29]_i_8_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.215 r  alum/D_registers_q_reg[7][30]_i_18/CO[1]
                         net (fo=36, routed)          0.982    18.198    alum/data2[30]
    SLICE_X61Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    18.983 r  alum/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    18.983    alum/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.097 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.097    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.211 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.211    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.325 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.325    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.439 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.439    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.553 r  alum/D_registers_q_reg[7][29]_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.553    alum/D_registers_q_reg[7][29]_i_21_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.667 r  alum/D_registers_q_reg[7][29]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.667    alum/D_registers_q_reg[7][29]_i_11_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.781 r  alum/D_registers_q_reg[7][29]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.781    alum/D_registers_q_reg[7][29]_i_7_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.938 r  alum/D_registers_q_reg[7][29]_i_4/CO[1]
                         net (fo=36, routed)          0.903    20.841    alum/data2[29]
    SLICE_X59Y32         LUT3 (Prop_lut3_I0_O)        0.329    21.170 r  alum/D_registers_q[7][28]_i_125/O
                         net (fo=1, routed)           0.000    21.170    alum/D_registers_q[7][28]_i_125_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.720 r  alum/D_registers_q_reg[7][28]_i_111/CO[3]
                         net (fo=1, routed)           0.000    21.720    alum/D_registers_q_reg[7][28]_i_111_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.834 r  alum/D_registers_q_reg[7][28]_i_97/CO[3]
                         net (fo=1, routed)           0.000    21.834    alum/D_registers_q_reg[7][28]_i_97_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.948 r  alum/D_registers_q_reg[7][28]_i_85/CO[3]
                         net (fo=1, routed)           0.000    21.948    alum/D_registers_q_reg[7][28]_i_85_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.062 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.062    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.176 r  alum/D_registers_q_reg[7][28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.176    alum/D_registers_q_reg[7][28]_i_66_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.290 r  alum/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    22.290    alum/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.404 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.404    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X59Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.518 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.518    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.675 r  alum/D_registers_q_reg[7][28]_i_5/CO[1]
                         net (fo=36, routed)          0.855    23.530    alum/data2[28]
    SLICE_X58Y32         LUT3 (Prop_lut3_I0_O)        0.329    23.859 r  alum/D_registers_q[7][27]_i_47/O
                         net (fo=1, routed)           0.000    23.859    alum/D_registers_q[7][27]_i_47_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.409 r  alum/D_registers_q_reg[7][27]_i_40/CO[3]
                         net (fo=1, routed)           0.000    24.409    alum/D_registers_q_reg[7][27]_i_40_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.523 r  alum/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.523    alum/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.637 r  alum/D_registers_q_reg[7][27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.637    alum/D_registers_q_reg[7][27]_i_30_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.751 r  alum/D_registers_q_reg[7][27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.751    alum/D_registers_q_reg[7][27]_i_25_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.865 r  alum/D_registers_q_reg[7][27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.865    alum/D_registers_q_reg[7][27]_i_20_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.979 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.979    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.093 r  alum/D_registers_q_reg[7][27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.093    alum/D_registers_q_reg[7][27]_i_10_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.207 r  alum/D_registers_q_reg[7][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    25.207    alum/D_registers_q_reg[7][27]_i_7_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.364 r  alum/D_registers_q_reg[7][27]_i_4/CO[1]
                         net (fo=36, routed)          1.066    26.430    alum/data2[27]
    SLICE_X57Y32         LUT3 (Prop_lut3_I0_O)        0.329    26.759 r  alum/D_registers_q[7][26]_i_87/O
                         net (fo=1, routed)           0.000    26.759    alum/D_registers_q[7][26]_i_87_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.309 r  alum/D_registers_q_reg[7][26]_i_75/CO[3]
                         net (fo=1, routed)           0.000    27.309    alum/D_registers_q_reg[7][26]_i_75_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.423 r  alum/D_registers_q_reg[7][26]_i_68/CO[3]
                         net (fo=1, routed)           0.000    27.423    alum/D_registers_q_reg[7][26]_i_68_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.537 r  alum/D_registers_q_reg[7][26]_i_58/CO[3]
                         net (fo=1, routed)           0.000    27.537    alum/D_registers_q_reg[7][26]_i_58_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.651 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    27.651    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.765 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    27.765    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.879 r  alum/D_registers_q_reg[7][26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.879    alum/D_registers_q_reg[7][26]_i_25_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.993 r  alum/D_registers_q_reg[7][26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.993    alum/D_registers_q_reg[7][26]_i_14_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.107 r  alum/D_registers_q_reg[7][26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.107    alum/D_registers_q_reg[7][26]_i_8_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.264 r  alum/D_registers_q_reg[7][26]_i_4/CO[1]
                         net (fo=36, routed)          1.001    29.265    alum/data2[26]
    SLICE_X53Y32         LUT3 (Prop_lut3_I0_O)        0.329    29.594 r  alum/D_registers_q[7][25]_i_81/O
                         net (fo=1, routed)           0.000    29.594    alum/D_registers_q[7][25]_i_81_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.144 r  alum/D_registers_q_reg[7][25]_i_72/CO[3]
                         net (fo=1, routed)           0.000    30.144    alum/D_registers_q_reg[7][25]_i_72_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.258 r  alum/D_registers_q_reg[7][25]_i_62/CO[3]
                         net (fo=1, routed)           0.000    30.258    alum/D_registers_q_reg[7][25]_i_62_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.372 r  alum/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.372    alum/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.486 r  alum/D_registers_q_reg[7][25]_i_45/CO[3]
                         net (fo=1, routed)           0.000    30.486    alum/D_registers_q_reg[7][25]_i_45_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.600 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.600    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.714 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.714    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.828 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.828    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.942 r  alum/D_registers_q_reg[7][25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.942    alum/D_registers_q_reg[7][25]_i_8_n_0
    SLICE_X53Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.099 r  alum/D_registers_q_reg[7][25]_i_4/CO[1]
                         net (fo=36, routed)          1.283    32.382    alum/data2[25]
    SLICE_X56Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    33.182 r  alum/D_registers_q_reg[7][24]_i_118/CO[3]
                         net (fo=1, routed)           0.000    33.182    alum/D_registers_q_reg[7][24]_i_118_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.299 r  alum/D_registers_q_reg[7][24]_i_103/CO[3]
                         net (fo=1, routed)           0.000    33.299    alum/D_registers_q_reg[7][24]_i_103_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.416 r  alum/D_registers_q_reg[7][24]_i_91/CO[3]
                         net (fo=1, routed)           0.000    33.416    alum/D_registers_q_reg[7][24]_i_91_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.533 r  alum/D_registers_q_reg[7][24]_i_79/CO[3]
                         net (fo=1, routed)           0.000    33.533    alum/D_registers_q_reg[7][24]_i_79_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.650 r  alum/D_registers_q_reg[7][24]_i_64/CO[3]
                         net (fo=1, routed)           0.000    33.650    alum/D_registers_q_reg[7][24]_i_64_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.767 r  alum/D_registers_q_reg[7][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.767    alum/D_registers_q_reg[7][24]_i_48_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.884 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.884    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.001 r  alum/D_registers_q_reg[7][24]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.001    alum/D_registers_q_reg[7][24]_i_12_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.158 r  alum/D_registers_q_reg[7][24]_i_5/CO[1]
                         net (fo=36, routed)          0.791    34.949    alum/data2[24]
    SLICE_X55Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    35.737 r  alum/D_registers_q_reg[7][23]_i_40/CO[3]
                         net (fo=1, routed)           0.000    35.737    alum/D_registers_q_reg[7][23]_i_40_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.851 r  alum/D_registers_q_reg[7][23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.851    alum/D_registers_q_reg[7][23]_i_35_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.965 r  alum/D_registers_q_reg[7][23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.965    alum/D_registers_q_reg[7][23]_i_30_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.079 r  alum/D_registers_q_reg[7][23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.079    alum/D_registers_q_reg[7][23]_i_25_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.193 r  alum/D_registers_q_reg[7][23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.193    alum/D_registers_q_reg[7][23]_i_20_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.307 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.307    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.421 r  alum/D_registers_q_reg[7][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.421    alum/D_registers_q_reg[7][23]_i_10_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.535 r  alum/D_registers_q_reg[7][23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    36.535    alum/D_registers_q_reg[7][23]_i_7_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.692 r  alum/D_registers_q_reg[7][23]_i_4/CO[1]
                         net (fo=36, routed)          1.148    37.839    alum/data2[23]
    SLICE_X51Y31         LUT3 (Prop_lut3_I0_O)        0.329    38.168 r  alum/D_registers_q[7][22]_i_78/O
                         net (fo=1, routed)           0.000    38.168    alum/D_registers_q[7][22]_i_78_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.718 r  alum/D_registers_q_reg[7][22]_i_68/CO[3]
                         net (fo=1, routed)           0.000    38.718    alum/D_registers_q_reg[7][22]_i_68_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.832 r  alum/D_registers_q_reg[7][22]_i_58/CO[3]
                         net (fo=1, routed)           0.000    38.832    alum/D_registers_q_reg[7][22]_i_58_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.946 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.946    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.060 r  alum/D_registers_q_reg[7][22]_i_39/CO[3]
                         net (fo=1, routed)           0.000    39.060    alum/D_registers_q_reg[7][22]_i_39_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.174 r  alum/D_registers_q_reg[7][22]_i_26/CO[3]
                         net (fo=1, routed)           0.000    39.174    alum/D_registers_q_reg[7][22]_i_26_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.288 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.288    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.402 r  alum/D_registers_q_reg[7][22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    39.402    alum/D_registers_q_reg[7][22]_i_8_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.559 r  alum/D_registers_q_reg[7][22]_i_4/CO[1]
                         net (fo=36, routed)          1.050    40.609    alum/data2[22]
    SLICE_X50Y28         LUT3 (Prop_lut3_I0_O)        0.329    40.938 r  alum/D_registers_q[7][21]_i_86/O
                         net (fo=1, routed)           0.000    40.938    alum/D_registers_q[7][21]_i_86_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.471 r  alum/D_registers_q_reg[7][21]_i_77/CO[3]
                         net (fo=1, routed)           0.000    41.471    alum/D_registers_q_reg[7][21]_i_77_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.588 r  alum/D_registers_q_reg[7][21]_i_67/CO[3]
                         net (fo=1, routed)           0.000    41.588    alum/D_registers_q_reg[7][21]_i_67_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.705 r  alum/D_registers_q_reg[7][21]_i_57/CO[3]
                         net (fo=1, routed)           0.000    41.705    alum/D_registers_q_reg[7][21]_i_57_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.822 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    41.822    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.939 r  alum/D_registers_q_reg[7][21]_i_39/CO[3]
                         net (fo=1, routed)           0.000    41.939    alum/D_registers_q_reg[7][21]_i_39_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.056 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    42.056    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.173 r  alum/D_registers_q_reg[7][21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.173    alum/D_registers_q_reg[7][21]_i_13_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.290 r  alum/D_registers_q_reg[7][21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    42.290    alum/D_registers_q_reg[7][21]_i_8_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.447 r  alum/D_registers_q_reg[7][21]_i_4/CO[1]
                         net (fo=36, routed)          0.957    43.404    alum/data2[21]
    SLICE_X48Y28         LUT3 (Prop_lut3_I0_O)        0.332    43.736 r  alum/D_registers_q[7][20]_i_88/O
                         net (fo=1, routed)           0.000    43.736    alum/D_registers_q[7][20]_i_88_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.286 r  alum/D_registers_q_reg[7][20]_i_79/CO[3]
                         net (fo=1, routed)           0.000    44.286    alum/D_registers_q_reg[7][20]_i_79_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.400 r  alum/D_registers_q_reg[7][20]_i_69/CO[3]
                         net (fo=1, routed)           0.000    44.400    alum/D_registers_q_reg[7][20]_i_69_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.514 r  alum/D_registers_q_reg[7][20]_i_59/CO[3]
                         net (fo=1, routed)           0.000    44.514    alum/D_registers_q_reg[7][20]_i_59_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.628 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    44.628    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.742 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    44.742    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.856 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    44.856    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.970 r  alum/D_registers_q_reg[7][20]_i_21/CO[3]
                         net (fo=1, routed)           0.000    44.970    alum/D_registers_q_reg[7][20]_i_21_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.084 r  alum/D_registers_q_reg[7][20]_i_11/CO[3]
                         net (fo=1, routed)           0.000    45.084    alum/D_registers_q_reg[7][20]_i_11_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.241 r  alum/D_registers_q_reg[7][20]_i_5/CO[1]
                         net (fo=36, routed)          1.186    46.427    alum/data2[20]
    SLICE_X46Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    47.227 r  alum/D_registers_q_reg[7][19]_i_116/CO[3]
                         net (fo=1, routed)           0.000    47.227    alum/D_registers_q_reg[7][19]_i_116_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.344 r  alum/D_registers_q_reg[7][19]_i_104/CO[3]
                         net (fo=1, routed)           0.000    47.344    alum/D_registers_q_reg[7][19]_i_104_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.461 r  alum/D_registers_q_reg[7][19]_i_92/CO[3]
                         net (fo=1, routed)           0.000    47.461    alum/D_registers_q_reg[7][19]_i_92_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.578 r  alum/D_registers_q_reg[7][19]_i_77/CO[3]
                         net (fo=1, routed)           0.000    47.578    alum/D_registers_q_reg[7][19]_i_77_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.695 r  alum/D_registers_q_reg[7][19]_i_65/CO[3]
                         net (fo=1, routed)           0.000    47.695    alum/D_registers_q_reg[7][19]_i_65_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.812 r  alum/D_registers_q_reg[7][19]_i_51/CO[3]
                         net (fo=1, routed)           0.000    47.812    alum/D_registers_q_reg[7][19]_i_51_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.929 r  alum/D_registers_q_reg[7][19]_i_34/CO[3]
                         net (fo=1, routed)           0.000    47.929    alum/D_registers_q_reg[7][19]_i_34_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.046 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.046    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.203 r  alum/D_registers_q_reg[7][19]_i_5/CO[1]
                         net (fo=36, routed)          0.937    49.140    alum/data2[19]
    SLICE_X45Y27         LUT3 (Prop_lut3_I0_O)        0.332    49.472 r  alum/D_registers_q[7][18]_i_47/O
                         net (fo=1, routed)           0.000    49.472    alum/D_registers_q[7][18]_i_47_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.022 r  alum/D_registers_q_reg[7][18]_i_40/CO[3]
                         net (fo=1, routed)           0.000    50.022    alum/D_registers_q_reg[7][18]_i_40_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.136 r  alum/D_registers_q_reg[7][18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    50.136    alum/D_registers_q_reg[7][18]_i_35_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.250 r  alum/D_registers_q_reg[7][18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    50.250    alum/D_registers_q_reg[7][18]_i_30_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.364 r  alum/D_registers_q_reg[7][18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.364    alum/D_registers_q_reg[7][18]_i_25_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.478 r  alum/D_registers_q_reg[7][18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    50.478    alum/D_registers_q_reg[7][18]_i_20_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.592 r  alum/D_registers_q_reg[7][18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    50.592    alum/D_registers_q_reg[7][18]_i_15_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.706 r  alum/D_registers_q_reg[7][18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.706    alum/D_registers_q_reg[7][18]_i_10_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.820 r  alum/D_registers_q_reg[7][18]_i_7/CO[3]
                         net (fo=1, routed)           0.000    50.820    alum/D_registers_q_reg[7][18]_i_7_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.977 r  alum/D_registers_q_reg[7][18]_i_4/CO[1]
                         net (fo=36, routed)          1.142    52.120    alum/data2[18]
    SLICE_X43Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    52.905 r  alum/D_registers_q_reg[7][17]_i_78/CO[3]
                         net (fo=1, routed)           0.000    52.905    alum/D_registers_q_reg[7][17]_i_78_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.019 r  alum/D_registers_q_reg[7][17]_i_68/CO[3]
                         net (fo=1, routed)           0.000    53.019    alum/D_registers_q_reg[7][17]_i_68_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.133 r  alum/D_registers_q_reg[7][17]_i_58/CO[3]
                         net (fo=1, routed)           0.000    53.133    alum/D_registers_q_reg[7][17]_i_58_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.247 r  alum/D_registers_q_reg[7][17]_i_51/CO[3]
                         net (fo=1, routed)           0.000    53.247    alum/D_registers_q_reg[7][17]_i_51_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.361 r  alum/D_registers_q_reg[7][17]_i_39/CO[3]
                         net (fo=1, routed)           0.000    53.361    alum/D_registers_q_reg[7][17]_i_39_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.475 r  alum/D_registers_q_reg[7][17]_i_26/CO[3]
                         net (fo=1, routed)           0.000    53.475    alum/D_registers_q_reg[7][17]_i_26_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.589 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.589    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.703 r  alum/D_registers_q_reg[7][17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    53.703    alum/D_registers_q_reg[7][17]_i_8_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.860 r  alum/D_registers_q_reg[7][17]_i_4/CO[1]
                         net (fo=36, routed)          0.903    54.762    alum/data2[17]
    SLICE_X41Y27         LUT3 (Prop_lut3_I0_O)        0.329    55.091 r  alum/D_registers_q[7][16]_i_86/O
                         net (fo=1, routed)           0.000    55.091    alum/D_registers_q[7][16]_i_86_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.641 r  alum/D_registers_q_reg[7][16]_i_74/CO[3]
                         net (fo=1, routed)           0.000    55.641    alum/D_registers_q_reg[7][16]_i_74_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.755 r  alum/D_registers_q_reg[7][16]_i_64/CO[3]
                         net (fo=1, routed)           0.000    55.755    alum/D_registers_q_reg[7][16]_i_64_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.869 r  alum/D_registers_q_reg[7][16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    55.869    alum/D_registers_q_reg[7][16]_i_57_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.983 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    55.983    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.097 r  alum/D_registers_q_reg[7][16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    56.097    alum/D_registers_q_reg[7][16]_i_36_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.211 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.211    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.325 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.325    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.439 r  alum/D_registers_q_reg[7][16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    56.439    alum/D_registers_q_reg[7][16]_i_8_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.596 r  alum/D_registers_q_reg[7][16]_i_4/CO[1]
                         net (fo=36, routed)          0.913    57.510    alum/data2[16]
    SLICE_X37Y27         LUT3 (Prop_lut3_I0_O)        0.329    57.839 r  alum/D_registers_q[7][15]_i_94/O
                         net (fo=1, routed)           0.000    57.839    alum/D_registers_q[7][15]_i_94_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.389 r  alum/D_registers_q_reg[7][15]_i_82/CO[3]
                         net (fo=1, routed)           0.000    58.389    alum/D_registers_q_reg[7][15]_i_82_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.503 r  alum/D_registers_q_reg[7][15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    58.503    alum/D_registers_q_reg[7][15]_i_72_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.617 r  alum/D_registers_q_reg[7][15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    58.617    alum/D_registers_q_reg[7][15]_i_65_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.731 r  alum/D_registers_q_reg[7][15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    58.731    alum/D_registers_q_reg[7][15]_i_55_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.845 r  alum/D_registers_q_reg[7][15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.845    alum/D_registers_q_reg[7][15]_i_45_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.959 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    58.959    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.073 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.073    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.187 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.187    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.344 r  alum/D_registers_q_reg[7][15]_i_5/CO[1]
                         net (fo=36, routed)          1.080    60.423    alum/data2[15]
    SLICE_X39Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    61.208 r  alum/D_registers_q_reg[7][14]_i_100/CO[3]
                         net (fo=1, routed)           0.000    61.208    alum/D_registers_q_reg[7][14]_i_100_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.322 r  alum/D_registers_q_reg[7][14]_i_88/CO[3]
                         net (fo=1, routed)           0.000    61.322    alum/D_registers_q_reg[7][14]_i_88_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.436 r  alum/D_registers_q_reg[7][14]_i_73/CO[3]
                         net (fo=1, routed)           0.000    61.436    alum/D_registers_q_reg[7][14]_i_73_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.550 r  alum/D_registers_q_reg[7][14]_i_61/CO[3]
                         net (fo=1, routed)           0.000    61.550    alum/D_registers_q_reg[7][14]_i_61_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.664 r  alum/D_registers_q_reg[7][14]_i_49/CO[3]
                         net (fo=1, routed)           0.000    61.664    alum/D_registers_q_reg[7][14]_i_49_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.778 r  alum/D_registers_q_reg[7][14]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.778    alum/D_registers_q_reg[7][14]_i_36_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.892 r  alum/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    61.892    alum/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.006 r  alum/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    62.006    alum/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.163 r  alum/D_registers_q_reg[7][14]_i_5/CO[1]
                         net (fo=36, routed)          0.898    63.061    alum/data2[14]
    SLICE_X38Y26         LUT3 (Prop_lut3_I0_O)        0.329    63.390 r  alum/D_registers_q[7][13]_i_53/O
                         net (fo=1, routed)           0.000    63.390    alum/D_registers_q[7][13]_i_53_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.923 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    63.923    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.040 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.040    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.157 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    64.157    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.274 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.274    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.391 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    64.391    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.508 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.508    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.625 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    64.625    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.742 r  alum/D_registers_q_reg[7][13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    64.742    alum/D_registers_q_reg[7][13]_i_10_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.899 r  alum/D_registers_q_reg[7][13]_i_5/CO[1]
                         net (fo=36, routed)          0.958    65.857    alum/data2[13]
    SLICE_X40Y26         LUT3 (Prop_lut3_I0_O)        0.332    66.189 r  alum/D_registers_q[7][12]_i_82/O
                         net (fo=1, routed)           0.000    66.189    alum/D_registers_q[7][12]_i_82_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.739 r  alum/D_registers_q_reg[7][12]_i_75/CO[3]
                         net (fo=1, routed)           0.000    66.739    alum/D_registers_q_reg[7][12]_i_75_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.853 r  alum/D_registers_q_reg[7][12]_i_65/CO[3]
                         net (fo=1, routed)           0.000    66.853    alum/D_registers_q_reg[7][12]_i_65_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.967 r  alum/D_registers_q_reg[7][12]_i_58/CO[3]
                         net (fo=1, routed)           0.000    66.967    alum/D_registers_q_reg[7][12]_i_58_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.081 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.081    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.195 r  alum/D_registers_q_reg[7][12]_i_36/CO[3]
                         net (fo=1, routed)           0.000    67.195    alum/D_registers_q_reg[7][12]_i_36_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.309 r  alum/D_registers_q_reg[7][12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    67.309    alum/D_registers_q_reg[7][12]_i_24_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.423 r  alum/D_registers_q_reg[7][12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.423    alum/D_registers_q_reg[7][12]_i_12_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.537 r  alum/D_registers_q_reg[7][12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    67.537    alum/D_registers_q_reg[7][12]_i_7_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.694 r  alum/D_registers_q_reg[7][12]_i_5/CO[1]
                         net (fo=36, routed)          0.909    68.603    alum/data2[12]
    SLICE_X42Y26         LUT3 (Prop_lut3_I0_O)        0.329    68.932 r  alum/D_registers_q[7][11]_i_81/O
                         net (fo=1, routed)           0.000    68.932    alum/D_registers_q[7][11]_i_81_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.465 r  alum/D_registers_q_reg[7][11]_i_74/CO[3]
                         net (fo=1, routed)           0.000    69.465    alum/D_registers_q_reg[7][11]_i_74_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.582 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    69.582    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.699 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    69.699    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.816 r  alum/D_registers_q_reg[7][11]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.816    alum/D_registers_q_reg[7][11]_i_48_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.933 r  alum/D_registers_q_reg[7][11]_i_39/CO[3]
                         net (fo=1, routed)           0.000    69.933    alum/D_registers_q_reg[7][11]_i_39_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.050 r  alum/D_registers_q_reg[7][11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    70.050    alum/D_registers_q_reg[7][11]_i_27_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.167 r  alum/D_registers_q_reg[7][11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    70.167    alum/D_registers_q_reg[7][11]_i_16_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.284 r  alum/D_registers_q_reg[7][11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    70.284    alum/D_registers_q_reg[7][11]_i_10_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.441 r  alum/D_registers_q_reg[7][11]_i_5/CO[1]
                         net (fo=36, routed)          0.907    71.348    alum/data2[11]
    SLICE_X44Y26         LUT3 (Prop_lut3_I0_O)        0.332    71.680 r  alum/D_registers_q[7][10]_i_73/O
                         net (fo=1, routed)           0.000    71.680    alum/D_registers_q[7][10]_i_73_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.230 r  alum/D_registers_q_reg[7][10]_i_66/CO[3]
                         net (fo=1, routed)           0.000    72.230    alum/D_registers_q_reg[7][10]_i_66_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.344 r  alum/D_registers_q_reg[7][10]_i_61/CO[3]
                         net (fo=1, routed)           0.000    72.344    alum/D_registers_q_reg[7][10]_i_61_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.458 r  alum/D_registers_q_reg[7][10]_i_56/CO[3]
                         net (fo=1, routed)           0.000    72.458    alum/D_registers_q_reg[7][10]_i_56_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.572 r  alum/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    72.572    alum/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.686 r  alum/D_registers_q_reg[7][10]_i_39/CO[3]
                         net (fo=1, routed)           0.000    72.686    alum/D_registers_q_reg[7][10]_i_39_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.800 r  alum/D_registers_q_reg[7][10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    72.800    alum/D_registers_q_reg[7][10]_i_27_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.914 r  alum/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    72.914    alum/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.028 r  alum/D_registers_q_reg[7][10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    73.028    alum/D_registers_q_reg[7][10]_i_8_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.185 r  alum/D_registers_q_reg[7][10]_i_5/CO[1]
                         net (fo=36, routed)          1.260    74.444    alum/data2[10]
    SLICE_X47Y24         LUT3 (Prop_lut3_I0_O)        0.329    74.773 r  alum/D_registers_q[7][9]_i_66/O
                         net (fo=1, routed)           0.000    74.773    alum/D_registers_q[7][9]_i_66_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    75.174 r  alum/D_registers_q_reg[7][9]_i_60/CO[3]
                         net (fo=1, routed)           0.009    75.183    alum/D_registers_q_reg[7][9]_i_60_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.297 r  alum/D_registers_q_reg[7][9]_i_55/CO[3]
                         net (fo=1, routed)           0.000    75.297    alum/D_registers_q_reg[7][9]_i_55_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.411 r  alum/D_registers_q_reg[7][9]_i_49/CO[3]
                         net (fo=1, routed)           0.000    75.411    alum/D_registers_q_reg[7][9]_i_49_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.525 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    75.525    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.639 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    75.639    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.753 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.753    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.867 r  alum/D_registers_q_reg[7][9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    75.867    alum/D_registers_q_reg[7][9]_i_11_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.024 r  alum/D_registers_q_reg[7][9]_i_5/CO[1]
                         net (fo=36, routed)          0.526    76.551    alum/data2[9]
    SLICE_X47Y32         LUT3 (Prop_lut3_I0_O)        0.329    76.880 r  alum/D_registers_q[7][8]_i_74/O
                         net (fo=1, routed)           0.000    76.880    alum/D_registers_q[7][8]_i_74_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.430 r  alum/D_registers_q_reg[7][8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    77.430    alum/D_registers_q_reg[7][8]_i_67_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.544 r  alum/D_registers_q_reg[7][8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    77.544    alum/D_registers_q_reg[7][8]_i_62_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.658 r  alum/D_registers_q_reg[7][8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    77.658    alum/D_registers_q_reg[7][8]_i_57_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.772 r  alum/D_registers_q_reg[7][8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    77.772    alum/D_registers_q_reg[7][8]_i_52_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.886 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    77.886    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.000 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.000    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.114 r  alum/D_registers_q_reg[7][8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    78.114    alum/D_registers_q_reg[7][8]_i_22_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.228 r  alum/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    78.228    alum/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.385 r  alum/D_registers_q_reg[7][8]_i_5/CO[1]
                         net (fo=36, routed)          1.310    79.695    alum/data2[8]
    SLICE_X49Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    80.480 r  alum/D_registers_q_reg[7][7]_i_62/CO[3]
                         net (fo=1, routed)           0.000    80.480    alum/D_registers_q_reg[7][7]_i_62_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.594 r  alum/D_registers_q_reg[7][7]_i_57/CO[3]
                         net (fo=1, routed)           0.000    80.594    alum/D_registers_q_reg[7][7]_i_57_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.708 r  alum/D_registers_q_reg[7][7]_i_52/CO[3]
                         net (fo=1, routed)           0.000    80.708    alum/D_registers_q_reg[7][7]_i_52_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.822 r  alum/D_registers_q_reg[7][7]_i_47/CO[3]
                         net (fo=1, routed)           0.000    80.822    alum/D_registers_q_reg[7][7]_i_47_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.936 r  alum/D_registers_q_reg[7][7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    80.936    alum/D_registers_q_reg[7][7]_i_42_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.050 r  alum/D_registers_q_reg[7][7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.050    alum/D_registers_q_reg[7][7]_i_32_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.164 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.164    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.278 r  alum/D_registers_q_reg[7][7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    81.278    alum/D_registers_q_reg[7][7]_i_10_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.435 r  alum/D_registers_q_reg[7][7]_i_5/CO[1]
                         net (fo=36, routed)          0.921    82.355    alum/data2[7]
    SLICE_X52Y29         LUT3 (Prop_lut3_I0_O)        0.329    82.684 r  alum/D_registers_q[7][6]_i_47/O
                         net (fo=1, routed)           0.000    82.684    alum/D_registers_q[7][6]_i_47_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.217 r  alum/D_registers_q_reg[7][6]_i_40/CO[3]
                         net (fo=1, routed)           0.000    83.217    alum/D_registers_q_reg[7][6]_i_40_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.334 r  alum/D_registers_q_reg[7][6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    83.334    alum/D_registers_q_reg[7][6]_i_35_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.451 r  alum/D_registers_q_reg[7][6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    83.451    alum/D_registers_q_reg[7][6]_i_30_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.568 r  alum/D_registers_q_reg[7][6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.568    alum/D_registers_q_reg[7][6]_i_25_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.685 r  alum/D_registers_q_reg[7][6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.685    alum/D_registers_q_reg[7][6]_i_20_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.802 r  alum/D_registers_q_reg[7][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    83.802    alum/D_registers_q_reg[7][6]_i_15_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.919 r  alum/D_registers_q_reg[7][6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    83.919    alum/D_registers_q_reg[7][6]_i_10_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.036 r  alum/D_registers_q_reg[7][6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    84.036    alum/D_registers_q_reg[7][6]_i_7_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.193 r  alum/D_registers_q_reg[7][6]_i_5/CO[1]
                         net (fo=36, routed)          1.063    85.256    alum/data2[6]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.332    85.588 r  alum/D_registers_q[7][5]_i_60/O
                         net (fo=1, routed)           0.000    85.588    alum/D_registers_q[7][5]_i_60_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.121 r  alum/D_registers_q_reg[7][5]_i_53/CO[3]
                         net (fo=1, routed)           0.000    86.121    alum/D_registers_q_reg[7][5]_i_53_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.238 r  alum/D_registers_q_reg[7][5]_i_48/CO[3]
                         net (fo=1, routed)           0.000    86.238    alum/D_registers_q_reg[7][5]_i_48_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.355 r  alum/D_registers_q_reg[7][5]_i_43/CO[3]
                         net (fo=1, routed)           0.000    86.355    alum/D_registers_q_reg[7][5]_i_43_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.472 r  alum/D_registers_q_reg[7][5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    86.472    alum/D_registers_q_reg[7][5]_i_38_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.589 r  alum/D_registers_q_reg[7][5]_i_33/CO[3]
                         net (fo=1, routed)           0.000    86.589    alum/D_registers_q_reg[7][5]_i_33_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.706 r  alum/D_registers_q_reg[7][5]_i_27/CO[3]
                         net (fo=1, routed)           0.000    86.706    alum/D_registers_q_reg[7][5]_i_27_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.823 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.823    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.940 r  alum/D_registers_q_reg[7][5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    86.940    alum/D_registers_q_reg[7][5]_i_10_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.097 r  alum/D_registers_q_reg[7][5]_i_5/CO[1]
                         net (fo=36, routed)          1.134    88.231    alum/data2[5]
    SLICE_X55Y23         LUT3 (Prop_lut3_I0_O)        0.332    88.563 r  alum/D_registers_q[7][4]_i_52/O
                         net (fo=1, routed)           0.000    88.563    alum/D_registers_q[7][4]_i_52_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.113 r  alum/D_registers_q_reg[7][4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    89.113    alum/D_registers_q_reg[7][4]_i_45_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.227 r  alum/D_registers_q_reg[7][4]_i_40/CO[3]
                         net (fo=1, routed)           0.009    89.236    alum/D_registers_q_reg[7][4]_i_40_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.350 r  alum/D_registers_q_reg[7][4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    89.350    alum/D_registers_q_reg[7][4]_i_35_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.464 r  alum/D_registers_q_reg[7][4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    89.464    alum/D_registers_q_reg[7][4]_i_30_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.578 r  alum/D_registers_q_reg[7][4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    89.578    alum/D_registers_q_reg[7][4]_i_25_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.692 r  alum/D_registers_q_reg[7][4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.692    alum/D_registers_q_reg[7][4]_i_20_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.806 r  alum/D_registers_q_reg[7][4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    89.806    alum/D_registers_q_reg[7][4]_i_12_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.920 r  alum/D_registers_q_reg[7][4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    89.920    alum/D_registers_q_reg[7][4]_i_7_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.077 r  alum/D_registers_q_reg[7][4]_i_5/CO[1]
                         net (fo=36, routed)          0.925    91.002    alum/data2[4]
    SLICE_X53Y23         LUT3 (Prop_lut3_I0_O)        0.329    91.331 r  alum/D_registers_q[7][3]_i_60/O
                         net (fo=1, routed)           0.000    91.331    alum/D_registers_q[7][3]_i_60_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.881 r  alum/D_registers_q_reg[7][3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    91.881    alum/D_registers_q_reg[7][3]_i_53_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.995 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.009    92.004    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.118 r  alum/D_registers_q_reg[7][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    92.118    alum/D_registers_q_reg[7][3]_i_43_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.232 r  alum/D_registers_q_reg[7][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    92.232    alum/D_registers_q_reg[7][3]_i_38_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.346 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.346    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.460 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    92.460    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.574 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.574    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.688 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.688    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.845 r  alum/D_registers_q_reg[7][3]_i_5/CO[1]
                         net (fo=36, routed)          1.023    93.868    alum/data2[3]
    SLICE_X57Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    94.653 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    94.653    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.767 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.009    94.776    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.890 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    94.890    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.004 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.004    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.118 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.118    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.232 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.232    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.346 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.346    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.460 r  alum/D_registers_q_reg[7][2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    95.460    alum/D_registers_q_reg[7][2]_i_8_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.617 r  alum/D_registers_q_reg[7][2]_i_5/CO[1]
                         net (fo=36, routed)          1.020    96.637    alum/data2[2]
    SLICE_X58Y23         LUT3 (Prop_lut3_I0_O)        0.329    96.966 r  alum/D_registers_q[7][1]_i_47/O
                         net (fo=1, routed)           0.000    96.966    alum/D_registers_q[7][1]_i_47_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.516 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    97.516    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.630 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.009    97.639    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.753 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    97.753    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.867 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    97.867    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.981 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    97.981    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.095 r  alum/D_registers_q_reg[7][1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.095    alum/D_registers_q_reg[7][1]_i_15_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.209 r  alum/D_registers_q_reg[7][1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.209    alum/D_registers_q_reg[7][1]_i_10_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.323 r  alum/D_registers_q_reg[7][1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    98.323    alum/D_registers_q_reg[7][1]_i_7_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.480 r  alum/D_registers_q_reg[7][1]_i_6/CO[1]
                         net (fo=36, routed)          0.973    99.453    alum/data2[1]
    SLICE_X60Y25         LUT3 (Prop_lut3_I0_O)        0.329    99.782 r  alum/D_registers_q[7][0]_i_79/O
                         net (fo=1, routed)           0.000    99.782    alum/D_registers_q[7][0]_i_79_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.315 r  alum/D_registers_q_reg[7][0]_i_72/CO[3]
                         net (fo=1, routed)           0.000   100.315    alum/D_registers_q_reg[7][0]_i_72_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.432 r  alum/D_registers_q_reg[7][0]_i_67/CO[3]
                         net (fo=1, routed)           0.000   100.432    alum/D_registers_q_reg[7][0]_i_67_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.549 r  alum/D_registers_q_reg[7][0]_i_62/CO[3]
                         net (fo=1, routed)           0.000   100.549    alum/D_registers_q_reg[7][0]_i_62_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.666 r  alum/D_registers_q_reg[7][0]_i_57/CO[3]
                         net (fo=1, routed)           0.000   100.666    alum/D_registers_q_reg[7][0]_i_57_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.783 r  alum/D_registers_q_reg[7][0]_i_52/CO[3]
                         net (fo=1, routed)           0.000   100.783    alum/D_registers_q_reg[7][0]_i_52_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.900 r  alum/D_registers_q_reg[7][0]_i_47/CO[3]
                         net (fo=1, routed)           0.000   100.900    alum/D_registers_q_reg[7][0]_i_47_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.017 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.017    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.134 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.134    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.291 f  alum/D_registers_q_reg[7][0]_i_10/CO[1]
                         net (fo=1, routed)           0.662   101.952    sm/data2[0]
    SLICE_X56Y35         LUT6 (Prop_lut6_I4_O)        0.332   102.284 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.657   102.941    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124   103.065 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          0.869   103.934    sm/M_alum_out[0]
    SLICE_X56Y46         LUT2 (Prop_lut2_I1_O)        0.124   104.058 r  sm/D_states_q[3]_i_25/O
                         net (fo=6, routed)           0.740   104.798    sm/D_states_q[3]_i_25_n_0
    SLICE_X57Y50         LUT3 (Prop_lut3_I2_O)        0.124   104.922 f  sm/D_states_q[0]_i_32/O
                         net (fo=1, routed)           0.431   105.353    sm/D_states_q[0]_i_32_n_0
    SLICE_X57Y51         LUT5 (Prop_lut5_I0_O)        0.124   105.477 r  sm/D_states_q[0]_i_13/O
                         net (fo=1, routed)           0.582   106.059    sm/D_states_q[0]_i_13_n_0
    SLICE_X58Y51         LUT6 (Prop_lut6_I3_O)        0.124   106.183 r  sm/D_states_q[0]_i_3/O
                         net (fo=4, routed)           0.800   106.983    sm/D_states_q[0]_i_3_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I1_O)        0.124   107.107 r  sm/D_states_q[0]_rep_i_1/O
                         net (fo=1, routed)           0.000   107.107    sm/D_states_q[0]_rep_i_1_n_0
    SLICE_X53Y50         FDSE                                         r  sm/D_states_q_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.443   115.958    sm/clk_IBUF_BUFG
    SLICE_X53Y50         FDSE                                         r  sm/D_states_q_reg[0]_rep/C
                         clock pessimism              0.179   116.138    
                         clock uncertainty           -0.035   116.102    
    SLICE_X53Y50         FDSE (Setup_fdse_C_D)        0.031   116.133    sm/D_states_q_reg[0]_rep
  -------------------------------------------------------------------
                         required time                        116.133    
                         arrival time                        -107.107    
  -------------------------------------------------------------------
                         slack                                  9.026    

Slack (MET) :             9.044ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.867ns  (logic 60.487ns (59.378%)  route 41.380ns (40.622%))
  Logic Levels:           322  (CARRY4=286 LUT2=3 LUT3=24 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 115.958 - 111.111 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.638     5.222    sm/clk_IBUF_BUFG
    SLICE_X61Y47         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDRE (Prop_fdre_C_Q)         0.456     5.678 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=127, routed)         1.768     7.447    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X51Y41         LUT6 (Prop_lut6_I1_O)        0.124     7.571 r  sm/ram_reg_i_153/O
                         net (fo=1, routed)           0.000     7.571    sm/ram_reg_i_153_n_0
    SLICE_X51Y41         MUXF7 (Prop_muxf7_I0_O)      0.212     7.783 r  sm/ram_reg_i_135/O
                         net (fo=1, routed)           0.859     8.641    sm/ram_reg_i_135_n_0
    SLICE_X51Y41         LUT5 (Prop_lut5_I4_O)        0.329     8.970 r  sm/ram_reg_i_119/O
                         net (fo=74, routed)          1.396    10.367    L_reg/M_sm_ra1[0]
    SLICE_X64Y37         LUT6 (Prop_lut6_I4_O)        0.327    10.694 r  L_reg/D_registers_q[7][31]_i_101/O
                         net (fo=2, routed)           1.148    11.842    L_reg/D_registers_q[7][31]_i_101_n_0
    SLICE_X61Y28         LUT3 (Prop_lut3_I0_O)        0.150    11.992 r  L_reg/D_registers_q[7][31]_i_70/O
                         net (fo=5, routed)           0.587    12.578    sm/M_alum_a[31]
    SLICE_X63Y30         LUT2 (Prop_lut2_I1_O)        0.326    12.904 r  sm/D_registers_q[7][31]_i_193/O
                         net (fo=1, routed)           0.000    12.904    alum/S[0]
    SLICE_X63Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.436 r  alum/D_registers_q_reg[7][31]_i_184/CO[3]
                         net (fo=1, routed)           0.000    13.436    alum/D_registers_q_reg[7][31]_i_184_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.550 r  alum/D_registers_q_reg[7][31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    13.550    alum/D_registers_q_reg[7][31]_i_179_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.664 r  alum/D_registers_q_reg[7][31]_i_174/CO[3]
                         net (fo=1, routed)           0.000    13.664    alum/D_registers_q_reg[7][31]_i_174_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.778 r  alum/D_registers_q_reg[7][31]_i_169/CO[3]
                         net (fo=1, routed)           0.000    13.778    alum/D_registers_q_reg[7][31]_i_169_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.892 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    13.892    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.006 r  alum/D_registers_q_reg[7][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000    14.006    alum/D_registers_q_reg[7][31]_i_146_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.120 r  alum/D_registers_q_reg[7][31]_i_116/CO[3]
                         net (fo=1, routed)           0.000    14.120    alum/D_registers_q_reg[7][31]_i_116_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.234 r  alum/D_registers_q_reg[7][31]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.234    alum/D_registers_q_reg[7][31]_i_78_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.505 r  alum/D_registers_q_reg[7][31]_i_35/CO[0]
                         net (fo=37, routed)          0.832    15.337    alum/data2[31]
    SLICE_X62Y30         LUT3 (Prop_lut3_I0_O)        0.373    15.710 r  alum/D_registers_q[7][29]_i_86/O
                         net (fo=1, routed)           0.000    15.710    alum/D_registers_q[7][29]_i_86_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.260 r  alum/D_registers_q_reg[7][29]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.260    alum/D_registers_q_reg[7][29]_i_72_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.374 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.374    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.488 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.488    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.602 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.602    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.716 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.716    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.830 r  alum/D_registers_q_reg[7][29]_i_22/CO[3]
                         net (fo=1, routed)           0.000    16.830    alum/D_registers_q_reg[7][29]_i_22_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.944 r  alum/D_registers_q_reg[7][29]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.944    alum/D_registers_q_reg[7][29]_i_12_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.058 r  alum/D_registers_q_reg[7][29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.058    alum/D_registers_q_reg[7][29]_i_8_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.215 r  alum/D_registers_q_reg[7][30]_i_18/CO[1]
                         net (fo=36, routed)          0.982    18.198    alum/data2[30]
    SLICE_X61Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    18.983 r  alum/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    18.983    alum/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.097 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.097    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.211 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.211    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.325 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.325    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.439 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.439    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.553 r  alum/D_registers_q_reg[7][29]_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.553    alum/D_registers_q_reg[7][29]_i_21_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.667 r  alum/D_registers_q_reg[7][29]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.667    alum/D_registers_q_reg[7][29]_i_11_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.781 r  alum/D_registers_q_reg[7][29]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.781    alum/D_registers_q_reg[7][29]_i_7_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.938 r  alum/D_registers_q_reg[7][29]_i_4/CO[1]
                         net (fo=36, routed)          0.903    20.841    alum/data2[29]
    SLICE_X59Y32         LUT3 (Prop_lut3_I0_O)        0.329    21.170 r  alum/D_registers_q[7][28]_i_125/O
                         net (fo=1, routed)           0.000    21.170    alum/D_registers_q[7][28]_i_125_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.720 r  alum/D_registers_q_reg[7][28]_i_111/CO[3]
                         net (fo=1, routed)           0.000    21.720    alum/D_registers_q_reg[7][28]_i_111_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.834 r  alum/D_registers_q_reg[7][28]_i_97/CO[3]
                         net (fo=1, routed)           0.000    21.834    alum/D_registers_q_reg[7][28]_i_97_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.948 r  alum/D_registers_q_reg[7][28]_i_85/CO[3]
                         net (fo=1, routed)           0.000    21.948    alum/D_registers_q_reg[7][28]_i_85_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.062 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.062    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.176 r  alum/D_registers_q_reg[7][28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.176    alum/D_registers_q_reg[7][28]_i_66_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.290 r  alum/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    22.290    alum/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.404 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.404    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X59Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.518 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.518    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.675 r  alum/D_registers_q_reg[7][28]_i_5/CO[1]
                         net (fo=36, routed)          0.855    23.530    alum/data2[28]
    SLICE_X58Y32         LUT3 (Prop_lut3_I0_O)        0.329    23.859 r  alum/D_registers_q[7][27]_i_47/O
                         net (fo=1, routed)           0.000    23.859    alum/D_registers_q[7][27]_i_47_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.409 r  alum/D_registers_q_reg[7][27]_i_40/CO[3]
                         net (fo=1, routed)           0.000    24.409    alum/D_registers_q_reg[7][27]_i_40_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.523 r  alum/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.523    alum/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.637 r  alum/D_registers_q_reg[7][27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.637    alum/D_registers_q_reg[7][27]_i_30_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.751 r  alum/D_registers_q_reg[7][27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.751    alum/D_registers_q_reg[7][27]_i_25_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.865 r  alum/D_registers_q_reg[7][27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.865    alum/D_registers_q_reg[7][27]_i_20_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.979 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.979    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.093 r  alum/D_registers_q_reg[7][27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.093    alum/D_registers_q_reg[7][27]_i_10_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.207 r  alum/D_registers_q_reg[7][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    25.207    alum/D_registers_q_reg[7][27]_i_7_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.364 r  alum/D_registers_q_reg[7][27]_i_4/CO[1]
                         net (fo=36, routed)          1.066    26.430    alum/data2[27]
    SLICE_X57Y32         LUT3 (Prop_lut3_I0_O)        0.329    26.759 r  alum/D_registers_q[7][26]_i_87/O
                         net (fo=1, routed)           0.000    26.759    alum/D_registers_q[7][26]_i_87_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.309 r  alum/D_registers_q_reg[7][26]_i_75/CO[3]
                         net (fo=1, routed)           0.000    27.309    alum/D_registers_q_reg[7][26]_i_75_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.423 r  alum/D_registers_q_reg[7][26]_i_68/CO[3]
                         net (fo=1, routed)           0.000    27.423    alum/D_registers_q_reg[7][26]_i_68_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.537 r  alum/D_registers_q_reg[7][26]_i_58/CO[3]
                         net (fo=1, routed)           0.000    27.537    alum/D_registers_q_reg[7][26]_i_58_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.651 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    27.651    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.765 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    27.765    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.879 r  alum/D_registers_q_reg[7][26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.879    alum/D_registers_q_reg[7][26]_i_25_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.993 r  alum/D_registers_q_reg[7][26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.993    alum/D_registers_q_reg[7][26]_i_14_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.107 r  alum/D_registers_q_reg[7][26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.107    alum/D_registers_q_reg[7][26]_i_8_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.264 r  alum/D_registers_q_reg[7][26]_i_4/CO[1]
                         net (fo=36, routed)          1.001    29.265    alum/data2[26]
    SLICE_X53Y32         LUT3 (Prop_lut3_I0_O)        0.329    29.594 r  alum/D_registers_q[7][25]_i_81/O
                         net (fo=1, routed)           0.000    29.594    alum/D_registers_q[7][25]_i_81_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.144 r  alum/D_registers_q_reg[7][25]_i_72/CO[3]
                         net (fo=1, routed)           0.000    30.144    alum/D_registers_q_reg[7][25]_i_72_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.258 r  alum/D_registers_q_reg[7][25]_i_62/CO[3]
                         net (fo=1, routed)           0.000    30.258    alum/D_registers_q_reg[7][25]_i_62_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.372 r  alum/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.372    alum/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.486 r  alum/D_registers_q_reg[7][25]_i_45/CO[3]
                         net (fo=1, routed)           0.000    30.486    alum/D_registers_q_reg[7][25]_i_45_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.600 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.600    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.714 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.714    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.828 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.828    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.942 r  alum/D_registers_q_reg[7][25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.942    alum/D_registers_q_reg[7][25]_i_8_n_0
    SLICE_X53Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.099 r  alum/D_registers_q_reg[7][25]_i_4/CO[1]
                         net (fo=36, routed)          1.283    32.382    alum/data2[25]
    SLICE_X56Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    33.182 r  alum/D_registers_q_reg[7][24]_i_118/CO[3]
                         net (fo=1, routed)           0.000    33.182    alum/D_registers_q_reg[7][24]_i_118_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.299 r  alum/D_registers_q_reg[7][24]_i_103/CO[3]
                         net (fo=1, routed)           0.000    33.299    alum/D_registers_q_reg[7][24]_i_103_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.416 r  alum/D_registers_q_reg[7][24]_i_91/CO[3]
                         net (fo=1, routed)           0.000    33.416    alum/D_registers_q_reg[7][24]_i_91_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.533 r  alum/D_registers_q_reg[7][24]_i_79/CO[3]
                         net (fo=1, routed)           0.000    33.533    alum/D_registers_q_reg[7][24]_i_79_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.650 r  alum/D_registers_q_reg[7][24]_i_64/CO[3]
                         net (fo=1, routed)           0.000    33.650    alum/D_registers_q_reg[7][24]_i_64_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.767 r  alum/D_registers_q_reg[7][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.767    alum/D_registers_q_reg[7][24]_i_48_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.884 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.884    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.001 r  alum/D_registers_q_reg[7][24]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.001    alum/D_registers_q_reg[7][24]_i_12_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.158 r  alum/D_registers_q_reg[7][24]_i_5/CO[1]
                         net (fo=36, routed)          0.791    34.949    alum/data2[24]
    SLICE_X55Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    35.737 r  alum/D_registers_q_reg[7][23]_i_40/CO[3]
                         net (fo=1, routed)           0.000    35.737    alum/D_registers_q_reg[7][23]_i_40_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.851 r  alum/D_registers_q_reg[7][23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.851    alum/D_registers_q_reg[7][23]_i_35_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.965 r  alum/D_registers_q_reg[7][23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.965    alum/D_registers_q_reg[7][23]_i_30_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.079 r  alum/D_registers_q_reg[7][23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.079    alum/D_registers_q_reg[7][23]_i_25_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.193 r  alum/D_registers_q_reg[7][23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.193    alum/D_registers_q_reg[7][23]_i_20_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.307 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.307    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.421 r  alum/D_registers_q_reg[7][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.421    alum/D_registers_q_reg[7][23]_i_10_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.535 r  alum/D_registers_q_reg[7][23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    36.535    alum/D_registers_q_reg[7][23]_i_7_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.692 r  alum/D_registers_q_reg[7][23]_i_4/CO[1]
                         net (fo=36, routed)          1.148    37.839    alum/data2[23]
    SLICE_X51Y31         LUT3 (Prop_lut3_I0_O)        0.329    38.168 r  alum/D_registers_q[7][22]_i_78/O
                         net (fo=1, routed)           0.000    38.168    alum/D_registers_q[7][22]_i_78_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.718 r  alum/D_registers_q_reg[7][22]_i_68/CO[3]
                         net (fo=1, routed)           0.000    38.718    alum/D_registers_q_reg[7][22]_i_68_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.832 r  alum/D_registers_q_reg[7][22]_i_58/CO[3]
                         net (fo=1, routed)           0.000    38.832    alum/D_registers_q_reg[7][22]_i_58_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.946 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.946    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.060 r  alum/D_registers_q_reg[7][22]_i_39/CO[3]
                         net (fo=1, routed)           0.000    39.060    alum/D_registers_q_reg[7][22]_i_39_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.174 r  alum/D_registers_q_reg[7][22]_i_26/CO[3]
                         net (fo=1, routed)           0.000    39.174    alum/D_registers_q_reg[7][22]_i_26_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.288 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.288    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.402 r  alum/D_registers_q_reg[7][22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    39.402    alum/D_registers_q_reg[7][22]_i_8_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.559 r  alum/D_registers_q_reg[7][22]_i_4/CO[1]
                         net (fo=36, routed)          1.050    40.609    alum/data2[22]
    SLICE_X50Y28         LUT3 (Prop_lut3_I0_O)        0.329    40.938 r  alum/D_registers_q[7][21]_i_86/O
                         net (fo=1, routed)           0.000    40.938    alum/D_registers_q[7][21]_i_86_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.471 r  alum/D_registers_q_reg[7][21]_i_77/CO[3]
                         net (fo=1, routed)           0.000    41.471    alum/D_registers_q_reg[7][21]_i_77_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.588 r  alum/D_registers_q_reg[7][21]_i_67/CO[3]
                         net (fo=1, routed)           0.000    41.588    alum/D_registers_q_reg[7][21]_i_67_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.705 r  alum/D_registers_q_reg[7][21]_i_57/CO[3]
                         net (fo=1, routed)           0.000    41.705    alum/D_registers_q_reg[7][21]_i_57_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.822 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    41.822    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.939 r  alum/D_registers_q_reg[7][21]_i_39/CO[3]
                         net (fo=1, routed)           0.000    41.939    alum/D_registers_q_reg[7][21]_i_39_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.056 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    42.056    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.173 r  alum/D_registers_q_reg[7][21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.173    alum/D_registers_q_reg[7][21]_i_13_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.290 r  alum/D_registers_q_reg[7][21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    42.290    alum/D_registers_q_reg[7][21]_i_8_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.447 r  alum/D_registers_q_reg[7][21]_i_4/CO[1]
                         net (fo=36, routed)          0.957    43.404    alum/data2[21]
    SLICE_X48Y28         LUT3 (Prop_lut3_I0_O)        0.332    43.736 r  alum/D_registers_q[7][20]_i_88/O
                         net (fo=1, routed)           0.000    43.736    alum/D_registers_q[7][20]_i_88_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.286 r  alum/D_registers_q_reg[7][20]_i_79/CO[3]
                         net (fo=1, routed)           0.000    44.286    alum/D_registers_q_reg[7][20]_i_79_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.400 r  alum/D_registers_q_reg[7][20]_i_69/CO[3]
                         net (fo=1, routed)           0.000    44.400    alum/D_registers_q_reg[7][20]_i_69_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.514 r  alum/D_registers_q_reg[7][20]_i_59/CO[3]
                         net (fo=1, routed)           0.000    44.514    alum/D_registers_q_reg[7][20]_i_59_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.628 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    44.628    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.742 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    44.742    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.856 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    44.856    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.970 r  alum/D_registers_q_reg[7][20]_i_21/CO[3]
                         net (fo=1, routed)           0.000    44.970    alum/D_registers_q_reg[7][20]_i_21_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.084 r  alum/D_registers_q_reg[7][20]_i_11/CO[3]
                         net (fo=1, routed)           0.000    45.084    alum/D_registers_q_reg[7][20]_i_11_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.241 r  alum/D_registers_q_reg[7][20]_i_5/CO[1]
                         net (fo=36, routed)          1.186    46.427    alum/data2[20]
    SLICE_X46Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    47.227 r  alum/D_registers_q_reg[7][19]_i_116/CO[3]
                         net (fo=1, routed)           0.000    47.227    alum/D_registers_q_reg[7][19]_i_116_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.344 r  alum/D_registers_q_reg[7][19]_i_104/CO[3]
                         net (fo=1, routed)           0.000    47.344    alum/D_registers_q_reg[7][19]_i_104_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.461 r  alum/D_registers_q_reg[7][19]_i_92/CO[3]
                         net (fo=1, routed)           0.000    47.461    alum/D_registers_q_reg[7][19]_i_92_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.578 r  alum/D_registers_q_reg[7][19]_i_77/CO[3]
                         net (fo=1, routed)           0.000    47.578    alum/D_registers_q_reg[7][19]_i_77_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.695 r  alum/D_registers_q_reg[7][19]_i_65/CO[3]
                         net (fo=1, routed)           0.000    47.695    alum/D_registers_q_reg[7][19]_i_65_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.812 r  alum/D_registers_q_reg[7][19]_i_51/CO[3]
                         net (fo=1, routed)           0.000    47.812    alum/D_registers_q_reg[7][19]_i_51_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.929 r  alum/D_registers_q_reg[7][19]_i_34/CO[3]
                         net (fo=1, routed)           0.000    47.929    alum/D_registers_q_reg[7][19]_i_34_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.046 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.046    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.203 r  alum/D_registers_q_reg[7][19]_i_5/CO[1]
                         net (fo=36, routed)          0.937    49.140    alum/data2[19]
    SLICE_X45Y27         LUT3 (Prop_lut3_I0_O)        0.332    49.472 r  alum/D_registers_q[7][18]_i_47/O
                         net (fo=1, routed)           0.000    49.472    alum/D_registers_q[7][18]_i_47_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.022 r  alum/D_registers_q_reg[7][18]_i_40/CO[3]
                         net (fo=1, routed)           0.000    50.022    alum/D_registers_q_reg[7][18]_i_40_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.136 r  alum/D_registers_q_reg[7][18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    50.136    alum/D_registers_q_reg[7][18]_i_35_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.250 r  alum/D_registers_q_reg[7][18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    50.250    alum/D_registers_q_reg[7][18]_i_30_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.364 r  alum/D_registers_q_reg[7][18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.364    alum/D_registers_q_reg[7][18]_i_25_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.478 r  alum/D_registers_q_reg[7][18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    50.478    alum/D_registers_q_reg[7][18]_i_20_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.592 r  alum/D_registers_q_reg[7][18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    50.592    alum/D_registers_q_reg[7][18]_i_15_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.706 r  alum/D_registers_q_reg[7][18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.706    alum/D_registers_q_reg[7][18]_i_10_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.820 r  alum/D_registers_q_reg[7][18]_i_7/CO[3]
                         net (fo=1, routed)           0.000    50.820    alum/D_registers_q_reg[7][18]_i_7_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.977 r  alum/D_registers_q_reg[7][18]_i_4/CO[1]
                         net (fo=36, routed)          1.142    52.120    alum/data2[18]
    SLICE_X43Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    52.905 r  alum/D_registers_q_reg[7][17]_i_78/CO[3]
                         net (fo=1, routed)           0.000    52.905    alum/D_registers_q_reg[7][17]_i_78_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.019 r  alum/D_registers_q_reg[7][17]_i_68/CO[3]
                         net (fo=1, routed)           0.000    53.019    alum/D_registers_q_reg[7][17]_i_68_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.133 r  alum/D_registers_q_reg[7][17]_i_58/CO[3]
                         net (fo=1, routed)           0.000    53.133    alum/D_registers_q_reg[7][17]_i_58_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.247 r  alum/D_registers_q_reg[7][17]_i_51/CO[3]
                         net (fo=1, routed)           0.000    53.247    alum/D_registers_q_reg[7][17]_i_51_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.361 r  alum/D_registers_q_reg[7][17]_i_39/CO[3]
                         net (fo=1, routed)           0.000    53.361    alum/D_registers_q_reg[7][17]_i_39_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.475 r  alum/D_registers_q_reg[7][17]_i_26/CO[3]
                         net (fo=1, routed)           0.000    53.475    alum/D_registers_q_reg[7][17]_i_26_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.589 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.589    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.703 r  alum/D_registers_q_reg[7][17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    53.703    alum/D_registers_q_reg[7][17]_i_8_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.860 r  alum/D_registers_q_reg[7][17]_i_4/CO[1]
                         net (fo=36, routed)          0.903    54.762    alum/data2[17]
    SLICE_X41Y27         LUT3 (Prop_lut3_I0_O)        0.329    55.091 r  alum/D_registers_q[7][16]_i_86/O
                         net (fo=1, routed)           0.000    55.091    alum/D_registers_q[7][16]_i_86_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.641 r  alum/D_registers_q_reg[7][16]_i_74/CO[3]
                         net (fo=1, routed)           0.000    55.641    alum/D_registers_q_reg[7][16]_i_74_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.755 r  alum/D_registers_q_reg[7][16]_i_64/CO[3]
                         net (fo=1, routed)           0.000    55.755    alum/D_registers_q_reg[7][16]_i_64_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.869 r  alum/D_registers_q_reg[7][16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    55.869    alum/D_registers_q_reg[7][16]_i_57_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.983 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    55.983    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.097 r  alum/D_registers_q_reg[7][16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    56.097    alum/D_registers_q_reg[7][16]_i_36_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.211 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.211    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.325 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.325    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.439 r  alum/D_registers_q_reg[7][16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    56.439    alum/D_registers_q_reg[7][16]_i_8_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.596 r  alum/D_registers_q_reg[7][16]_i_4/CO[1]
                         net (fo=36, routed)          0.913    57.510    alum/data2[16]
    SLICE_X37Y27         LUT3 (Prop_lut3_I0_O)        0.329    57.839 r  alum/D_registers_q[7][15]_i_94/O
                         net (fo=1, routed)           0.000    57.839    alum/D_registers_q[7][15]_i_94_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.389 r  alum/D_registers_q_reg[7][15]_i_82/CO[3]
                         net (fo=1, routed)           0.000    58.389    alum/D_registers_q_reg[7][15]_i_82_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.503 r  alum/D_registers_q_reg[7][15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    58.503    alum/D_registers_q_reg[7][15]_i_72_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.617 r  alum/D_registers_q_reg[7][15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    58.617    alum/D_registers_q_reg[7][15]_i_65_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.731 r  alum/D_registers_q_reg[7][15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    58.731    alum/D_registers_q_reg[7][15]_i_55_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.845 r  alum/D_registers_q_reg[7][15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.845    alum/D_registers_q_reg[7][15]_i_45_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.959 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    58.959    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.073 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.073    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.187 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.187    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.344 r  alum/D_registers_q_reg[7][15]_i_5/CO[1]
                         net (fo=36, routed)          1.080    60.423    alum/data2[15]
    SLICE_X39Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    61.208 r  alum/D_registers_q_reg[7][14]_i_100/CO[3]
                         net (fo=1, routed)           0.000    61.208    alum/D_registers_q_reg[7][14]_i_100_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.322 r  alum/D_registers_q_reg[7][14]_i_88/CO[3]
                         net (fo=1, routed)           0.000    61.322    alum/D_registers_q_reg[7][14]_i_88_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.436 r  alum/D_registers_q_reg[7][14]_i_73/CO[3]
                         net (fo=1, routed)           0.000    61.436    alum/D_registers_q_reg[7][14]_i_73_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.550 r  alum/D_registers_q_reg[7][14]_i_61/CO[3]
                         net (fo=1, routed)           0.000    61.550    alum/D_registers_q_reg[7][14]_i_61_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.664 r  alum/D_registers_q_reg[7][14]_i_49/CO[3]
                         net (fo=1, routed)           0.000    61.664    alum/D_registers_q_reg[7][14]_i_49_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.778 r  alum/D_registers_q_reg[7][14]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.778    alum/D_registers_q_reg[7][14]_i_36_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.892 r  alum/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    61.892    alum/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.006 r  alum/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    62.006    alum/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.163 r  alum/D_registers_q_reg[7][14]_i_5/CO[1]
                         net (fo=36, routed)          0.898    63.061    alum/data2[14]
    SLICE_X38Y26         LUT3 (Prop_lut3_I0_O)        0.329    63.390 r  alum/D_registers_q[7][13]_i_53/O
                         net (fo=1, routed)           0.000    63.390    alum/D_registers_q[7][13]_i_53_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.923 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    63.923    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.040 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.040    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.157 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    64.157    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.274 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.274    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.391 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    64.391    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.508 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.508    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.625 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    64.625    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.742 r  alum/D_registers_q_reg[7][13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    64.742    alum/D_registers_q_reg[7][13]_i_10_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.899 r  alum/D_registers_q_reg[7][13]_i_5/CO[1]
                         net (fo=36, routed)          0.958    65.857    alum/data2[13]
    SLICE_X40Y26         LUT3 (Prop_lut3_I0_O)        0.332    66.189 r  alum/D_registers_q[7][12]_i_82/O
                         net (fo=1, routed)           0.000    66.189    alum/D_registers_q[7][12]_i_82_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.739 r  alum/D_registers_q_reg[7][12]_i_75/CO[3]
                         net (fo=1, routed)           0.000    66.739    alum/D_registers_q_reg[7][12]_i_75_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.853 r  alum/D_registers_q_reg[7][12]_i_65/CO[3]
                         net (fo=1, routed)           0.000    66.853    alum/D_registers_q_reg[7][12]_i_65_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.967 r  alum/D_registers_q_reg[7][12]_i_58/CO[3]
                         net (fo=1, routed)           0.000    66.967    alum/D_registers_q_reg[7][12]_i_58_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.081 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.081    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.195 r  alum/D_registers_q_reg[7][12]_i_36/CO[3]
                         net (fo=1, routed)           0.000    67.195    alum/D_registers_q_reg[7][12]_i_36_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.309 r  alum/D_registers_q_reg[7][12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    67.309    alum/D_registers_q_reg[7][12]_i_24_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.423 r  alum/D_registers_q_reg[7][12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.423    alum/D_registers_q_reg[7][12]_i_12_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.537 r  alum/D_registers_q_reg[7][12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    67.537    alum/D_registers_q_reg[7][12]_i_7_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.694 r  alum/D_registers_q_reg[7][12]_i_5/CO[1]
                         net (fo=36, routed)          0.909    68.603    alum/data2[12]
    SLICE_X42Y26         LUT3 (Prop_lut3_I0_O)        0.329    68.932 r  alum/D_registers_q[7][11]_i_81/O
                         net (fo=1, routed)           0.000    68.932    alum/D_registers_q[7][11]_i_81_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.465 r  alum/D_registers_q_reg[7][11]_i_74/CO[3]
                         net (fo=1, routed)           0.000    69.465    alum/D_registers_q_reg[7][11]_i_74_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.582 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    69.582    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.699 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    69.699    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.816 r  alum/D_registers_q_reg[7][11]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.816    alum/D_registers_q_reg[7][11]_i_48_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.933 r  alum/D_registers_q_reg[7][11]_i_39/CO[3]
                         net (fo=1, routed)           0.000    69.933    alum/D_registers_q_reg[7][11]_i_39_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.050 r  alum/D_registers_q_reg[7][11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    70.050    alum/D_registers_q_reg[7][11]_i_27_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.167 r  alum/D_registers_q_reg[7][11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    70.167    alum/D_registers_q_reg[7][11]_i_16_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.284 r  alum/D_registers_q_reg[7][11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    70.284    alum/D_registers_q_reg[7][11]_i_10_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.441 r  alum/D_registers_q_reg[7][11]_i_5/CO[1]
                         net (fo=36, routed)          0.907    71.348    alum/data2[11]
    SLICE_X44Y26         LUT3 (Prop_lut3_I0_O)        0.332    71.680 r  alum/D_registers_q[7][10]_i_73/O
                         net (fo=1, routed)           0.000    71.680    alum/D_registers_q[7][10]_i_73_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.230 r  alum/D_registers_q_reg[7][10]_i_66/CO[3]
                         net (fo=1, routed)           0.000    72.230    alum/D_registers_q_reg[7][10]_i_66_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.344 r  alum/D_registers_q_reg[7][10]_i_61/CO[3]
                         net (fo=1, routed)           0.000    72.344    alum/D_registers_q_reg[7][10]_i_61_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.458 r  alum/D_registers_q_reg[7][10]_i_56/CO[3]
                         net (fo=1, routed)           0.000    72.458    alum/D_registers_q_reg[7][10]_i_56_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.572 r  alum/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    72.572    alum/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.686 r  alum/D_registers_q_reg[7][10]_i_39/CO[3]
                         net (fo=1, routed)           0.000    72.686    alum/D_registers_q_reg[7][10]_i_39_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.800 r  alum/D_registers_q_reg[7][10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    72.800    alum/D_registers_q_reg[7][10]_i_27_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.914 r  alum/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    72.914    alum/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.028 r  alum/D_registers_q_reg[7][10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    73.028    alum/D_registers_q_reg[7][10]_i_8_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.185 r  alum/D_registers_q_reg[7][10]_i_5/CO[1]
                         net (fo=36, routed)          1.260    74.444    alum/data2[10]
    SLICE_X47Y24         LUT3 (Prop_lut3_I0_O)        0.329    74.773 r  alum/D_registers_q[7][9]_i_66/O
                         net (fo=1, routed)           0.000    74.773    alum/D_registers_q[7][9]_i_66_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    75.174 r  alum/D_registers_q_reg[7][9]_i_60/CO[3]
                         net (fo=1, routed)           0.009    75.183    alum/D_registers_q_reg[7][9]_i_60_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.297 r  alum/D_registers_q_reg[7][9]_i_55/CO[3]
                         net (fo=1, routed)           0.000    75.297    alum/D_registers_q_reg[7][9]_i_55_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.411 r  alum/D_registers_q_reg[7][9]_i_49/CO[3]
                         net (fo=1, routed)           0.000    75.411    alum/D_registers_q_reg[7][9]_i_49_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.525 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    75.525    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.639 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    75.639    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.753 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.753    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.867 r  alum/D_registers_q_reg[7][9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    75.867    alum/D_registers_q_reg[7][9]_i_11_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.024 r  alum/D_registers_q_reg[7][9]_i_5/CO[1]
                         net (fo=36, routed)          0.526    76.551    alum/data2[9]
    SLICE_X47Y32         LUT3 (Prop_lut3_I0_O)        0.329    76.880 r  alum/D_registers_q[7][8]_i_74/O
                         net (fo=1, routed)           0.000    76.880    alum/D_registers_q[7][8]_i_74_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.430 r  alum/D_registers_q_reg[7][8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    77.430    alum/D_registers_q_reg[7][8]_i_67_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.544 r  alum/D_registers_q_reg[7][8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    77.544    alum/D_registers_q_reg[7][8]_i_62_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.658 r  alum/D_registers_q_reg[7][8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    77.658    alum/D_registers_q_reg[7][8]_i_57_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.772 r  alum/D_registers_q_reg[7][8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    77.772    alum/D_registers_q_reg[7][8]_i_52_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.886 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    77.886    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.000 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.000    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.114 r  alum/D_registers_q_reg[7][8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    78.114    alum/D_registers_q_reg[7][8]_i_22_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.228 r  alum/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    78.228    alum/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.385 r  alum/D_registers_q_reg[7][8]_i_5/CO[1]
                         net (fo=36, routed)          1.310    79.695    alum/data2[8]
    SLICE_X49Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    80.480 r  alum/D_registers_q_reg[7][7]_i_62/CO[3]
                         net (fo=1, routed)           0.000    80.480    alum/D_registers_q_reg[7][7]_i_62_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.594 r  alum/D_registers_q_reg[7][7]_i_57/CO[3]
                         net (fo=1, routed)           0.000    80.594    alum/D_registers_q_reg[7][7]_i_57_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.708 r  alum/D_registers_q_reg[7][7]_i_52/CO[3]
                         net (fo=1, routed)           0.000    80.708    alum/D_registers_q_reg[7][7]_i_52_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.822 r  alum/D_registers_q_reg[7][7]_i_47/CO[3]
                         net (fo=1, routed)           0.000    80.822    alum/D_registers_q_reg[7][7]_i_47_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.936 r  alum/D_registers_q_reg[7][7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    80.936    alum/D_registers_q_reg[7][7]_i_42_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.050 r  alum/D_registers_q_reg[7][7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.050    alum/D_registers_q_reg[7][7]_i_32_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.164 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.164    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.278 r  alum/D_registers_q_reg[7][7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    81.278    alum/D_registers_q_reg[7][7]_i_10_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.435 r  alum/D_registers_q_reg[7][7]_i_5/CO[1]
                         net (fo=36, routed)          0.921    82.355    alum/data2[7]
    SLICE_X52Y29         LUT3 (Prop_lut3_I0_O)        0.329    82.684 r  alum/D_registers_q[7][6]_i_47/O
                         net (fo=1, routed)           0.000    82.684    alum/D_registers_q[7][6]_i_47_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.217 r  alum/D_registers_q_reg[7][6]_i_40/CO[3]
                         net (fo=1, routed)           0.000    83.217    alum/D_registers_q_reg[7][6]_i_40_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.334 r  alum/D_registers_q_reg[7][6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    83.334    alum/D_registers_q_reg[7][6]_i_35_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.451 r  alum/D_registers_q_reg[7][6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    83.451    alum/D_registers_q_reg[7][6]_i_30_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.568 r  alum/D_registers_q_reg[7][6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.568    alum/D_registers_q_reg[7][6]_i_25_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.685 r  alum/D_registers_q_reg[7][6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.685    alum/D_registers_q_reg[7][6]_i_20_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.802 r  alum/D_registers_q_reg[7][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    83.802    alum/D_registers_q_reg[7][6]_i_15_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.919 r  alum/D_registers_q_reg[7][6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    83.919    alum/D_registers_q_reg[7][6]_i_10_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.036 r  alum/D_registers_q_reg[7][6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    84.036    alum/D_registers_q_reg[7][6]_i_7_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.193 r  alum/D_registers_q_reg[7][6]_i_5/CO[1]
                         net (fo=36, routed)          1.063    85.256    alum/data2[6]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.332    85.588 r  alum/D_registers_q[7][5]_i_60/O
                         net (fo=1, routed)           0.000    85.588    alum/D_registers_q[7][5]_i_60_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.121 r  alum/D_registers_q_reg[7][5]_i_53/CO[3]
                         net (fo=1, routed)           0.000    86.121    alum/D_registers_q_reg[7][5]_i_53_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.238 r  alum/D_registers_q_reg[7][5]_i_48/CO[3]
                         net (fo=1, routed)           0.000    86.238    alum/D_registers_q_reg[7][5]_i_48_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.355 r  alum/D_registers_q_reg[7][5]_i_43/CO[3]
                         net (fo=1, routed)           0.000    86.355    alum/D_registers_q_reg[7][5]_i_43_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.472 r  alum/D_registers_q_reg[7][5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    86.472    alum/D_registers_q_reg[7][5]_i_38_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.589 r  alum/D_registers_q_reg[7][5]_i_33/CO[3]
                         net (fo=1, routed)           0.000    86.589    alum/D_registers_q_reg[7][5]_i_33_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.706 r  alum/D_registers_q_reg[7][5]_i_27/CO[3]
                         net (fo=1, routed)           0.000    86.706    alum/D_registers_q_reg[7][5]_i_27_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.823 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.823    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.940 r  alum/D_registers_q_reg[7][5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    86.940    alum/D_registers_q_reg[7][5]_i_10_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.097 r  alum/D_registers_q_reg[7][5]_i_5/CO[1]
                         net (fo=36, routed)          1.134    88.231    alum/data2[5]
    SLICE_X55Y23         LUT3 (Prop_lut3_I0_O)        0.332    88.563 r  alum/D_registers_q[7][4]_i_52/O
                         net (fo=1, routed)           0.000    88.563    alum/D_registers_q[7][4]_i_52_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.113 r  alum/D_registers_q_reg[7][4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    89.113    alum/D_registers_q_reg[7][4]_i_45_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.227 r  alum/D_registers_q_reg[7][4]_i_40/CO[3]
                         net (fo=1, routed)           0.009    89.236    alum/D_registers_q_reg[7][4]_i_40_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.350 r  alum/D_registers_q_reg[7][4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    89.350    alum/D_registers_q_reg[7][4]_i_35_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.464 r  alum/D_registers_q_reg[7][4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    89.464    alum/D_registers_q_reg[7][4]_i_30_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.578 r  alum/D_registers_q_reg[7][4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    89.578    alum/D_registers_q_reg[7][4]_i_25_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.692 r  alum/D_registers_q_reg[7][4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.692    alum/D_registers_q_reg[7][4]_i_20_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.806 r  alum/D_registers_q_reg[7][4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    89.806    alum/D_registers_q_reg[7][4]_i_12_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.920 r  alum/D_registers_q_reg[7][4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    89.920    alum/D_registers_q_reg[7][4]_i_7_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.077 r  alum/D_registers_q_reg[7][4]_i_5/CO[1]
                         net (fo=36, routed)          0.925    91.002    alum/data2[4]
    SLICE_X53Y23         LUT3 (Prop_lut3_I0_O)        0.329    91.331 r  alum/D_registers_q[7][3]_i_60/O
                         net (fo=1, routed)           0.000    91.331    alum/D_registers_q[7][3]_i_60_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.881 r  alum/D_registers_q_reg[7][3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    91.881    alum/D_registers_q_reg[7][3]_i_53_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.995 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.009    92.004    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.118 r  alum/D_registers_q_reg[7][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    92.118    alum/D_registers_q_reg[7][3]_i_43_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.232 r  alum/D_registers_q_reg[7][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    92.232    alum/D_registers_q_reg[7][3]_i_38_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.346 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.346    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.460 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    92.460    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.574 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.574    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.688 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.688    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.845 r  alum/D_registers_q_reg[7][3]_i_5/CO[1]
                         net (fo=36, routed)          1.023    93.868    alum/data2[3]
    SLICE_X57Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    94.653 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    94.653    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.767 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.009    94.776    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.890 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    94.890    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.004 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.004    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.118 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.118    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.232 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.232    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.346 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.346    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.460 r  alum/D_registers_q_reg[7][2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    95.460    alum/D_registers_q_reg[7][2]_i_8_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.617 r  alum/D_registers_q_reg[7][2]_i_5/CO[1]
                         net (fo=36, routed)          1.020    96.637    alum/data2[2]
    SLICE_X58Y23         LUT3 (Prop_lut3_I0_O)        0.329    96.966 r  alum/D_registers_q[7][1]_i_47/O
                         net (fo=1, routed)           0.000    96.966    alum/D_registers_q[7][1]_i_47_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.516 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    97.516    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.630 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.009    97.639    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.753 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    97.753    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.867 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    97.867    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.981 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    97.981    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.095 r  alum/D_registers_q_reg[7][1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.095    alum/D_registers_q_reg[7][1]_i_15_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.209 r  alum/D_registers_q_reg[7][1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.209    alum/D_registers_q_reg[7][1]_i_10_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.323 r  alum/D_registers_q_reg[7][1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    98.323    alum/D_registers_q_reg[7][1]_i_7_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.480 r  alum/D_registers_q_reg[7][1]_i_6/CO[1]
                         net (fo=36, routed)          0.973    99.453    alum/data2[1]
    SLICE_X60Y25         LUT3 (Prop_lut3_I0_O)        0.329    99.782 r  alum/D_registers_q[7][0]_i_79/O
                         net (fo=1, routed)           0.000    99.782    alum/D_registers_q[7][0]_i_79_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.315 r  alum/D_registers_q_reg[7][0]_i_72/CO[3]
                         net (fo=1, routed)           0.000   100.315    alum/D_registers_q_reg[7][0]_i_72_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.432 r  alum/D_registers_q_reg[7][0]_i_67/CO[3]
                         net (fo=1, routed)           0.000   100.432    alum/D_registers_q_reg[7][0]_i_67_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.549 r  alum/D_registers_q_reg[7][0]_i_62/CO[3]
                         net (fo=1, routed)           0.000   100.549    alum/D_registers_q_reg[7][0]_i_62_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.666 r  alum/D_registers_q_reg[7][0]_i_57/CO[3]
                         net (fo=1, routed)           0.000   100.666    alum/D_registers_q_reg[7][0]_i_57_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.783 r  alum/D_registers_q_reg[7][0]_i_52/CO[3]
                         net (fo=1, routed)           0.000   100.783    alum/D_registers_q_reg[7][0]_i_52_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.900 r  alum/D_registers_q_reg[7][0]_i_47/CO[3]
                         net (fo=1, routed)           0.000   100.900    alum/D_registers_q_reg[7][0]_i_47_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.017 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.017    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.134 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.134    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.291 r  alum/D_registers_q_reg[7][0]_i_10/CO[1]
                         net (fo=1, routed)           0.662   101.952    sm/data2[0]
    SLICE_X56Y35         LUT6 (Prop_lut6_I4_O)        0.332   102.284 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.657   102.941    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124   103.065 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          0.875   103.940    sm/M_alum_out[0]
    SLICE_X57Y47         LUT2 (Prop_lut2_I0_O)        0.124   104.064 r  sm/D_states_q[4]_i_11/O
                         net (fo=4, routed)           0.587   104.652    sm/D_states_q[4]_i_11_n_0
    SLICE_X55Y49         LUT2 (Prop_lut2_I1_O)        0.124   104.776 f  sm/D_states_q[0]_i_24/O
                         net (fo=3, routed)           0.687   105.463    sm/D_states_q[0]_i_24_n_0
    SLICE_X54Y49         LUT6 (Prop_lut6_I3_O)        0.124   105.587 r  sm/D_states_q[0]_i_8/O
                         net (fo=1, routed)           0.590   106.177    sm/D_states_q[0]_i_8_n_0
    SLICE_X50Y49         LUT6 (Prop_lut6_I1_O)        0.124   106.301 r  sm/D_states_q[0]_i_2/O
                         net (fo=4, routed)           0.664   106.965    sm/D_states_q[0]_i_2_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I0_O)        0.124   107.089 r  sm/D_states_q[0]_rep__1_i_1/O
                         net (fo=1, routed)           0.000   107.089    sm/D_states_q[0]_rep__1_i_1_n_0
    SLICE_X53Y50         FDSE                                         r  sm/D_states_q_reg[0]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.443   115.958    sm/clk_IBUF_BUFG
    SLICE_X53Y50         FDSE                                         r  sm/D_states_q_reg[0]_rep__1/C
                         clock pessimism              0.179   116.138    
                         clock uncertainty           -0.035   116.102    
    SLICE_X53Y50         FDSE (Setup_fdse_C_D)        0.031   116.133    sm/D_states_q_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                        116.133    
                         arrival time                        -107.089    
  -------------------------------------------------------------------
                         slack                                  9.044    

Slack (MET) :             9.140ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.764ns  (logic 60.593ns (59.543%)  route 41.171ns (40.457%))
  Logic Levels:           321  (CARRY4=286 LUT2=1 LUT3=24 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 115.969 - 111.111 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.638     5.222    sm/clk_IBUF_BUFG
    SLICE_X61Y47         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDRE (Prop_fdre_C_Q)         0.456     5.678 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=127, routed)         1.768     7.447    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X51Y41         LUT6 (Prop_lut6_I1_O)        0.124     7.571 r  sm/ram_reg_i_153/O
                         net (fo=1, routed)           0.000     7.571    sm/ram_reg_i_153_n_0
    SLICE_X51Y41         MUXF7 (Prop_muxf7_I0_O)      0.212     7.783 r  sm/ram_reg_i_135/O
                         net (fo=1, routed)           0.859     8.641    sm/ram_reg_i_135_n_0
    SLICE_X51Y41         LUT5 (Prop_lut5_I4_O)        0.329     8.970 r  sm/ram_reg_i_119/O
                         net (fo=74, routed)          1.396    10.367    L_reg/M_sm_ra1[0]
    SLICE_X64Y37         LUT6 (Prop_lut6_I4_O)        0.327    10.694 r  L_reg/D_registers_q[7][31]_i_101/O
                         net (fo=2, routed)           1.148    11.842    L_reg/D_registers_q[7][31]_i_101_n_0
    SLICE_X61Y28         LUT3 (Prop_lut3_I0_O)        0.150    11.992 r  L_reg/D_registers_q[7][31]_i_70/O
                         net (fo=5, routed)           0.587    12.578    sm/M_alum_a[31]
    SLICE_X63Y30         LUT2 (Prop_lut2_I1_O)        0.326    12.904 r  sm/D_registers_q[7][31]_i_193/O
                         net (fo=1, routed)           0.000    12.904    alum/S[0]
    SLICE_X63Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.436 r  alum/D_registers_q_reg[7][31]_i_184/CO[3]
                         net (fo=1, routed)           0.000    13.436    alum/D_registers_q_reg[7][31]_i_184_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.550 r  alum/D_registers_q_reg[7][31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    13.550    alum/D_registers_q_reg[7][31]_i_179_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.664 r  alum/D_registers_q_reg[7][31]_i_174/CO[3]
                         net (fo=1, routed)           0.000    13.664    alum/D_registers_q_reg[7][31]_i_174_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.778 r  alum/D_registers_q_reg[7][31]_i_169/CO[3]
                         net (fo=1, routed)           0.000    13.778    alum/D_registers_q_reg[7][31]_i_169_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.892 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    13.892    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.006 r  alum/D_registers_q_reg[7][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000    14.006    alum/D_registers_q_reg[7][31]_i_146_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.120 r  alum/D_registers_q_reg[7][31]_i_116/CO[3]
                         net (fo=1, routed)           0.000    14.120    alum/D_registers_q_reg[7][31]_i_116_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.234 r  alum/D_registers_q_reg[7][31]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.234    alum/D_registers_q_reg[7][31]_i_78_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.505 r  alum/D_registers_q_reg[7][31]_i_35/CO[0]
                         net (fo=37, routed)          0.832    15.337    alum/data2[31]
    SLICE_X62Y30         LUT3 (Prop_lut3_I0_O)        0.373    15.710 r  alum/D_registers_q[7][29]_i_86/O
                         net (fo=1, routed)           0.000    15.710    alum/D_registers_q[7][29]_i_86_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.260 r  alum/D_registers_q_reg[7][29]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.260    alum/D_registers_q_reg[7][29]_i_72_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.374 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.374    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.488 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.488    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.602 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.602    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.716 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.716    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.830 r  alum/D_registers_q_reg[7][29]_i_22/CO[3]
                         net (fo=1, routed)           0.000    16.830    alum/D_registers_q_reg[7][29]_i_22_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.944 r  alum/D_registers_q_reg[7][29]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.944    alum/D_registers_q_reg[7][29]_i_12_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.058 r  alum/D_registers_q_reg[7][29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.058    alum/D_registers_q_reg[7][29]_i_8_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.215 r  alum/D_registers_q_reg[7][30]_i_18/CO[1]
                         net (fo=36, routed)          0.982    18.198    alum/data2[30]
    SLICE_X61Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    18.983 r  alum/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    18.983    alum/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.097 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.097    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.211 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.211    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.325 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.325    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.439 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.439    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.553 r  alum/D_registers_q_reg[7][29]_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.553    alum/D_registers_q_reg[7][29]_i_21_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.667 r  alum/D_registers_q_reg[7][29]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.667    alum/D_registers_q_reg[7][29]_i_11_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.781 r  alum/D_registers_q_reg[7][29]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.781    alum/D_registers_q_reg[7][29]_i_7_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.938 r  alum/D_registers_q_reg[7][29]_i_4/CO[1]
                         net (fo=36, routed)          0.903    20.841    alum/data2[29]
    SLICE_X59Y32         LUT3 (Prop_lut3_I0_O)        0.329    21.170 r  alum/D_registers_q[7][28]_i_125/O
                         net (fo=1, routed)           0.000    21.170    alum/D_registers_q[7][28]_i_125_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.720 r  alum/D_registers_q_reg[7][28]_i_111/CO[3]
                         net (fo=1, routed)           0.000    21.720    alum/D_registers_q_reg[7][28]_i_111_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.834 r  alum/D_registers_q_reg[7][28]_i_97/CO[3]
                         net (fo=1, routed)           0.000    21.834    alum/D_registers_q_reg[7][28]_i_97_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.948 r  alum/D_registers_q_reg[7][28]_i_85/CO[3]
                         net (fo=1, routed)           0.000    21.948    alum/D_registers_q_reg[7][28]_i_85_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.062 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.062    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.176 r  alum/D_registers_q_reg[7][28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.176    alum/D_registers_q_reg[7][28]_i_66_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.290 r  alum/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    22.290    alum/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.404 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.404    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X59Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.518 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.518    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.675 r  alum/D_registers_q_reg[7][28]_i_5/CO[1]
                         net (fo=36, routed)          0.855    23.530    alum/data2[28]
    SLICE_X58Y32         LUT3 (Prop_lut3_I0_O)        0.329    23.859 r  alum/D_registers_q[7][27]_i_47/O
                         net (fo=1, routed)           0.000    23.859    alum/D_registers_q[7][27]_i_47_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.409 r  alum/D_registers_q_reg[7][27]_i_40/CO[3]
                         net (fo=1, routed)           0.000    24.409    alum/D_registers_q_reg[7][27]_i_40_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.523 r  alum/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.523    alum/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.637 r  alum/D_registers_q_reg[7][27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.637    alum/D_registers_q_reg[7][27]_i_30_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.751 r  alum/D_registers_q_reg[7][27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.751    alum/D_registers_q_reg[7][27]_i_25_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.865 r  alum/D_registers_q_reg[7][27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.865    alum/D_registers_q_reg[7][27]_i_20_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.979 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.979    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.093 r  alum/D_registers_q_reg[7][27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.093    alum/D_registers_q_reg[7][27]_i_10_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.207 r  alum/D_registers_q_reg[7][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    25.207    alum/D_registers_q_reg[7][27]_i_7_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.364 r  alum/D_registers_q_reg[7][27]_i_4/CO[1]
                         net (fo=36, routed)          1.066    26.430    alum/data2[27]
    SLICE_X57Y32         LUT3 (Prop_lut3_I0_O)        0.329    26.759 r  alum/D_registers_q[7][26]_i_87/O
                         net (fo=1, routed)           0.000    26.759    alum/D_registers_q[7][26]_i_87_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.309 r  alum/D_registers_q_reg[7][26]_i_75/CO[3]
                         net (fo=1, routed)           0.000    27.309    alum/D_registers_q_reg[7][26]_i_75_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.423 r  alum/D_registers_q_reg[7][26]_i_68/CO[3]
                         net (fo=1, routed)           0.000    27.423    alum/D_registers_q_reg[7][26]_i_68_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.537 r  alum/D_registers_q_reg[7][26]_i_58/CO[3]
                         net (fo=1, routed)           0.000    27.537    alum/D_registers_q_reg[7][26]_i_58_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.651 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    27.651    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.765 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    27.765    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.879 r  alum/D_registers_q_reg[7][26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.879    alum/D_registers_q_reg[7][26]_i_25_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.993 r  alum/D_registers_q_reg[7][26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.993    alum/D_registers_q_reg[7][26]_i_14_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.107 r  alum/D_registers_q_reg[7][26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.107    alum/D_registers_q_reg[7][26]_i_8_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.264 r  alum/D_registers_q_reg[7][26]_i_4/CO[1]
                         net (fo=36, routed)          1.001    29.265    alum/data2[26]
    SLICE_X53Y32         LUT3 (Prop_lut3_I0_O)        0.329    29.594 r  alum/D_registers_q[7][25]_i_81/O
                         net (fo=1, routed)           0.000    29.594    alum/D_registers_q[7][25]_i_81_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.144 r  alum/D_registers_q_reg[7][25]_i_72/CO[3]
                         net (fo=1, routed)           0.000    30.144    alum/D_registers_q_reg[7][25]_i_72_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.258 r  alum/D_registers_q_reg[7][25]_i_62/CO[3]
                         net (fo=1, routed)           0.000    30.258    alum/D_registers_q_reg[7][25]_i_62_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.372 r  alum/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.372    alum/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.486 r  alum/D_registers_q_reg[7][25]_i_45/CO[3]
                         net (fo=1, routed)           0.000    30.486    alum/D_registers_q_reg[7][25]_i_45_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.600 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.600    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.714 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.714    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.828 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.828    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.942 r  alum/D_registers_q_reg[7][25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.942    alum/D_registers_q_reg[7][25]_i_8_n_0
    SLICE_X53Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.099 r  alum/D_registers_q_reg[7][25]_i_4/CO[1]
                         net (fo=36, routed)          1.283    32.382    alum/data2[25]
    SLICE_X56Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    33.182 r  alum/D_registers_q_reg[7][24]_i_118/CO[3]
                         net (fo=1, routed)           0.000    33.182    alum/D_registers_q_reg[7][24]_i_118_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.299 r  alum/D_registers_q_reg[7][24]_i_103/CO[3]
                         net (fo=1, routed)           0.000    33.299    alum/D_registers_q_reg[7][24]_i_103_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.416 r  alum/D_registers_q_reg[7][24]_i_91/CO[3]
                         net (fo=1, routed)           0.000    33.416    alum/D_registers_q_reg[7][24]_i_91_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.533 r  alum/D_registers_q_reg[7][24]_i_79/CO[3]
                         net (fo=1, routed)           0.000    33.533    alum/D_registers_q_reg[7][24]_i_79_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.650 r  alum/D_registers_q_reg[7][24]_i_64/CO[3]
                         net (fo=1, routed)           0.000    33.650    alum/D_registers_q_reg[7][24]_i_64_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.767 r  alum/D_registers_q_reg[7][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.767    alum/D_registers_q_reg[7][24]_i_48_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.884 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.884    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.001 r  alum/D_registers_q_reg[7][24]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.001    alum/D_registers_q_reg[7][24]_i_12_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.158 r  alum/D_registers_q_reg[7][24]_i_5/CO[1]
                         net (fo=36, routed)          0.791    34.949    alum/data2[24]
    SLICE_X55Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    35.737 r  alum/D_registers_q_reg[7][23]_i_40/CO[3]
                         net (fo=1, routed)           0.000    35.737    alum/D_registers_q_reg[7][23]_i_40_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.851 r  alum/D_registers_q_reg[7][23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.851    alum/D_registers_q_reg[7][23]_i_35_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.965 r  alum/D_registers_q_reg[7][23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.965    alum/D_registers_q_reg[7][23]_i_30_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.079 r  alum/D_registers_q_reg[7][23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.079    alum/D_registers_q_reg[7][23]_i_25_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.193 r  alum/D_registers_q_reg[7][23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.193    alum/D_registers_q_reg[7][23]_i_20_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.307 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.307    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.421 r  alum/D_registers_q_reg[7][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.421    alum/D_registers_q_reg[7][23]_i_10_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.535 r  alum/D_registers_q_reg[7][23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    36.535    alum/D_registers_q_reg[7][23]_i_7_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.692 r  alum/D_registers_q_reg[7][23]_i_4/CO[1]
                         net (fo=36, routed)          1.148    37.839    alum/data2[23]
    SLICE_X51Y31         LUT3 (Prop_lut3_I0_O)        0.329    38.168 r  alum/D_registers_q[7][22]_i_78/O
                         net (fo=1, routed)           0.000    38.168    alum/D_registers_q[7][22]_i_78_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.718 r  alum/D_registers_q_reg[7][22]_i_68/CO[3]
                         net (fo=1, routed)           0.000    38.718    alum/D_registers_q_reg[7][22]_i_68_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.832 r  alum/D_registers_q_reg[7][22]_i_58/CO[3]
                         net (fo=1, routed)           0.000    38.832    alum/D_registers_q_reg[7][22]_i_58_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.946 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.946    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.060 r  alum/D_registers_q_reg[7][22]_i_39/CO[3]
                         net (fo=1, routed)           0.000    39.060    alum/D_registers_q_reg[7][22]_i_39_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.174 r  alum/D_registers_q_reg[7][22]_i_26/CO[3]
                         net (fo=1, routed)           0.000    39.174    alum/D_registers_q_reg[7][22]_i_26_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.288 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.288    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.402 r  alum/D_registers_q_reg[7][22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    39.402    alum/D_registers_q_reg[7][22]_i_8_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.559 r  alum/D_registers_q_reg[7][22]_i_4/CO[1]
                         net (fo=36, routed)          1.050    40.609    alum/data2[22]
    SLICE_X50Y28         LUT3 (Prop_lut3_I0_O)        0.329    40.938 r  alum/D_registers_q[7][21]_i_86/O
                         net (fo=1, routed)           0.000    40.938    alum/D_registers_q[7][21]_i_86_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.471 r  alum/D_registers_q_reg[7][21]_i_77/CO[3]
                         net (fo=1, routed)           0.000    41.471    alum/D_registers_q_reg[7][21]_i_77_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.588 r  alum/D_registers_q_reg[7][21]_i_67/CO[3]
                         net (fo=1, routed)           0.000    41.588    alum/D_registers_q_reg[7][21]_i_67_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.705 r  alum/D_registers_q_reg[7][21]_i_57/CO[3]
                         net (fo=1, routed)           0.000    41.705    alum/D_registers_q_reg[7][21]_i_57_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.822 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    41.822    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.939 r  alum/D_registers_q_reg[7][21]_i_39/CO[3]
                         net (fo=1, routed)           0.000    41.939    alum/D_registers_q_reg[7][21]_i_39_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.056 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    42.056    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.173 r  alum/D_registers_q_reg[7][21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.173    alum/D_registers_q_reg[7][21]_i_13_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.290 r  alum/D_registers_q_reg[7][21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    42.290    alum/D_registers_q_reg[7][21]_i_8_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.447 r  alum/D_registers_q_reg[7][21]_i_4/CO[1]
                         net (fo=36, routed)          0.957    43.404    alum/data2[21]
    SLICE_X48Y28         LUT3 (Prop_lut3_I0_O)        0.332    43.736 r  alum/D_registers_q[7][20]_i_88/O
                         net (fo=1, routed)           0.000    43.736    alum/D_registers_q[7][20]_i_88_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.286 r  alum/D_registers_q_reg[7][20]_i_79/CO[3]
                         net (fo=1, routed)           0.000    44.286    alum/D_registers_q_reg[7][20]_i_79_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.400 r  alum/D_registers_q_reg[7][20]_i_69/CO[3]
                         net (fo=1, routed)           0.000    44.400    alum/D_registers_q_reg[7][20]_i_69_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.514 r  alum/D_registers_q_reg[7][20]_i_59/CO[3]
                         net (fo=1, routed)           0.000    44.514    alum/D_registers_q_reg[7][20]_i_59_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.628 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    44.628    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.742 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    44.742    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.856 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    44.856    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.970 r  alum/D_registers_q_reg[7][20]_i_21/CO[3]
                         net (fo=1, routed)           0.000    44.970    alum/D_registers_q_reg[7][20]_i_21_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.084 r  alum/D_registers_q_reg[7][20]_i_11/CO[3]
                         net (fo=1, routed)           0.000    45.084    alum/D_registers_q_reg[7][20]_i_11_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.241 r  alum/D_registers_q_reg[7][20]_i_5/CO[1]
                         net (fo=36, routed)          1.186    46.427    alum/data2[20]
    SLICE_X46Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    47.227 r  alum/D_registers_q_reg[7][19]_i_116/CO[3]
                         net (fo=1, routed)           0.000    47.227    alum/D_registers_q_reg[7][19]_i_116_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.344 r  alum/D_registers_q_reg[7][19]_i_104/CO[3]
                         net (fo=1, routed)           0.000    47.344    alum/D_registers_q_reg[7][19]_i_104_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.461 r  alum/D_registers_q_reg[7][19]_i_92/CO[3]
                         net (fo=1, routed)           0.000    47.461    alum/D_registers_q_reg[7][19]_i_92_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.578 r  alum/D_registers_q_reg[7][19]_i_77/CO[3]
                         net (fo=1, routed)           0.000    47.578    alum/D_registers_q_reg[7][19]_i_77_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.695 r  alum/D_registers_q_reg[7][19]_i_65/CO[3]
                         net (fo=1, routed)           0.000    47.695    alum/D_registers_q_reg[7][19]_i_65_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.812 r  alum/D_registers_q_reg[7][19]_i_51/CO[3]
                         net (fo=1, routed)           0.000    47.812    alum/D_registers_q_reg[7][19]_i_51_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.929 r  alum/D_registers_q_reg[7][19]_i_34/CO[3]
                         net (fo=1, routed)           0.000    47.929    alum/D_registers_q_reg[7][19]_i_34_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.046 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.046    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.203 r  alum/D_registers_q_reg[7][19]_i_5/CO[1]
                         net (fo=36, routed)          0.937    49.140    alum/data2[19]
    SLICE_X45Y27         LUT3 (Prop_lut3_I0_O)        0.332    49.472 r  alum/D_registers_q[7][18]_i_47/O
                         net (fo=1, routed)           0.000    49.472    alum/D_registers_q[7][18]_i_47_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.022 r  alum/D_registers_q_reg[7][18]_i_40/CO[3]
                         net (fo=1, routed)           0.000    50.022    alum/D_registers_q_reg[7][18]_i_40_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.136 r  alum/D_registers_q_reg[7][18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    50.136    alum/D_registers_q_reg[7][18]_i_35_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.250 r  alum/D_registers_q_reg[7][18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    50.250    alum/D_registers_q_reg[7][18]_i_30_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.364 r  alum/D_registers_q_reg[7][18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.364    alum/D_registers_q_reg[7][18]_i_25_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.478 r  alum/D_registers_q_reg[7][18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    50.478    alum/D_registers_q_reg[7][18]_i_20_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.592 r  alum/D_registers_q_reg[7][18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    50.592    alum/D_registers_q_reg[7][18]_i_15_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.706 r  alum/D_registers_q_reg[7][18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.706    alum/D_registers_q_reg[7][18]_i_10_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.820 r  alum/D_registers_q_reg[7][18]_i_7/CO[3]
                         net (fo=1, routed)           0.000    50.820    alum/D_registers_q_reg[7][18]_i_7_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.977 r  alum/D_registers_q_reg[7][18]_i_4/CO[1]
                         net (fo=36, routed)          1.142    52.120    alum/data2[18]
    SLICE_X43Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    52.905 r  alum/D_registers_q_reg[7][17]_i_78/CO[3]
                         net (fo=1, routed)           0.000    52.905    alum/D_registers_q_reg[7][17]_i_78_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.019 r  alum/D_registers_q_reg[7][17]_i_68/CO[3]
                         net (fo=1, routed)           0.000    53.019    alum/D_registers_q_reg[7][17]_i_68_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.133 r  alum/D_registers_q_reg[7][17]_i_58/CO[3]
                         net (fo=1, routed)           0.000    53.133    alum/D_registers_q_reg[7][17]_i_58_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.247 r  alum/D_registers_q_reg[7][17]_i_51/CO[3]
                         net (fo=1, routed)           0.000    53.247    alum/D_registers_q_reg[7][17]_i_51_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.361 r  alum/D_registers_q_reg[7][17]_i_39/CO[3]
                         net (fo=1, routed)           0.000    53.361    alum/D_registers_q_reg[7][17]_i_39_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.475 r  alum/D_registers_q_reg[7][17]_i_26/CO[3]
                         net (fo=1, routed)           0.000    53.475    alum/D_registers_q_reg[7][17]_i_26_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.589 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.589    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.703 r  alum/D_registers_q_reg[7][17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    53.703    alum/D_registers_q_reg[7][17]_i_8_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.860 r  alum/D_registers_q_reg[7][17]_i_4/CO[1]
                         net (fo=36, routed)          0.903    54.762    alum/data2[17]
    SLICE_X41Y27         LUT3 (Prop_lut3_I0_O)        0.329    55.091 r  alum/D_registers_q[7][16]_i_86/O
                         net (fo=1, routed)           0.000    55.091    alum/D_registers_q[7][16]_i_86_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.641 r  alum/D_registers_q_reg[7][16]_i_74/CO[3]
                         net (fo=1, routed)           0.000    55.641    alum/D_registers_q_reg[7][16]_i_74_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.755 r  alum/D_registers_q_reg[7][16]_i_64/CO[3]
                         net (fo=1, routed)           0.000    55.755    alum/D_registers_q_reg[7][16]_i_64_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.869 r  alum/D_registers_q_reg[7][16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    55.869    alum/D_registers_q_reg[7][16]_i_57_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.983 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    55.983    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.097 r  alum/D_registers_q_reg[7][16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    56.097    alum/D_registers_q_reg[7][16]_i_36_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.211 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.211    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.325 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.325    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.439 r  alum/D_registers_q_reg[7][16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    56.439    alum/D_registers_q_reg[7][16]_i_8_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.596 r  alum/D_registers_q_reg[7][16]_i_4/CO[1]
                         net (fo=36, routed)          0.913    57.510    alum/data2[16]
    SLICE_X37Y27         LUT3 (Prop_lut3_I0_O)        0.329    57.839 r  alum/D_registers_q[7][15]_i_94/O
                         net (fo=1, routed)           0.000    57.839    alum/D_registers_q[7][15]_i_94_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.389 r  alum/D_registers_q_reg[7][15]_i_82/CO[3]
                         net (fo=1, routed)           0.000    58.389    alum/D_registers_q_reg[7][15]_i_82_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.503 r  alum/D_registers_q_reg[7][15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    58.503    alum/D_registers_q_reg[7][15]_i_72_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.617 r  alum/D_registers_q_reg[7][15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    58.617    alum/D_registers_q_reg[7][15]_i_65_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.731 r  alum/D_registers_q_reg[7][15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    58.731    alum/D_registers_q_reg[7][15]_i_55_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.845 r  alum/D_registers_q_reg[7][15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.845    alum/D_registers_q_reg[7][15]_i_45_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.959 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    58.959    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.073 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.073    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.187 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.187    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.344 r  alum/D_registers_q_reg[7][15]_i_5/CO[1]
                         net (fo=36, routed)          1.080    60.423    alum/data2[15]
    SLICE_X39Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    61.208 r  alum/D_registers_q_reg[7][14]_i_100/CO[3]
                         net (fo=1, routed)           0.000    61.208    alum/D_registers_q_reg[7][14]_i_100_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.322 r  alum/D_registers_q_reg[7][14]_i_88/CO[3]
                         net (fo=1, routed)           0.000    61.322    alum/D_registers_q_reg[7][14]_i_88_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.436 r  alum/D_registers_q_reg[7][14]_i_73/CO[3]
                         net (fo=1, routed)           0.000    61.436    alum/D_registers_q_reg[7][14]_i_73_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.550 r  alum/D_registers_q_reg[7][14]_i_61/CO[3]
                         net (fo=1, routed)           0.000    61.550    alum/D_registers_q_reg[7][14]_i_61_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.664 r  alum/D_registers_q_reg[7][14]_i_49/CO[3]
                         net (fo=1, routed)           0.000    61.664    alum/D_registers_q_reg[7][14]_i_49_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.778 r  alum/D_registers_q_reg[7][14]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.778    alum/D_registers_q_reg[7][14]_i_36_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.892 r  alum/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    61.892    alum/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.006 r  alum/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    62.006    alum/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.163 r  alum/D_registers_q_reg[7][14]_i_5/CO[1]
                         net (fo=36, routed)          0.898    63.061    alum/data2[14]
    SLICE_X38Y26         LUT3 (Prop_lut3_I0_O)        0.329    63.390 r  alum/D_registers_q[7][13]_i_53/O
                         net (fo=1, routed)           0.000    63.390    alum/D_registers_q[7][13]_i_53_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.923 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    63.923    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.040 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.040    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.157 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    64.157    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.274 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.274    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.391 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    64.391    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.508 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.508    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.625 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    64.625    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.742 r  alum/D_registers_q_reg[7][13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    64.742    alum/D_registers_q_reg[7][13]_i_10_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.899 r  alum/D_registers_q_reg[7][13]_i_5/CO[1]
                         net (fo=36, routed)          0.958    65.857    alum/data2[13]
    SLICE_X40Y26         LUT3 (Prop_lut3_I0_O)        0.332    66.189 r  alum/D_registers_q[7][12]_i_82/O
                         net (fo=1, routed)           0.000    66.189    alum/D_registers_q[7][12]_i_82_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.739 r  alum/D_registers_q_reg[7][12]_i_75/CO[3]
                         net (fo=1, routed)           0.000    66.739    alum/D_registers_q_reg[7][12]_i_75_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.853 r  alum/D_registers_q_reg[7][12]_i_65/CO[3]
                         net (fo=1, routed)           0.000    66.853    alum/D_registers_q_reg[7][12]_i_65_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.967 r  alum/D_registers_q_reg[7][12]_i_58/CO[3]
                         net (fo=1, routed)           0.000    66.967    alum/D_registers_q_reg[7][12]_i_58_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.081 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.081    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.195 r  alum/D_registers_q_reg[7][12]_i_36/CO[3]
                         net (fo=1, routed)           0.000    67.195    alum/D_registers_q_reg[7][12]_i_36_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.309 r  alum/D_registers_q_reg[7][12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    67.309    alum/D_registers_q_reg[7][12]_i_24_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.423 r  alum/D_registers_q_reg[7][12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.423    alum/D_registers_q_reg[7][12]_i_12_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.537 r  alum/D_registers_q_reg[7][12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    67.537    alum/D_registers_q_reg[7][12]_i_7_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.694 r  alum/D_registers_q_reg[7][12]_i_5/CO[1]
                         net (fo=36, routed)          0.909    68.603    alum/data2[12]
    SLICE_X42Y26         LUT3 (Prop_lut3_I0_O)        0.329    68.932 r  alum/D_registers_q[7][11]_i_81/O
                         net (fo=1, routed)           0.000    68.932    alum/D_registers_q[7][11]_i_81_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.465 r  alum/D_registers_q_reg[7][11]_i_74/CO[3]
                         net (fo=1, routed)           0.000    69.465    alum/D_registers_q_reg[7][11]_i_74_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.582 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    69.582    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.699 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    69.699    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.816 r  alum/D_registers_q_reg[7][11]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.816    alum/D_registers_q_reg[7][11]_i_48_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.933 r  alum/D_registers_q_reg[7][11]_i_39/CO[3]
                         net (fo=1, routed)           0.000    69.933    alum/D_registers_q_reg[7][11]_i_39_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.050 r  alum/D_registers_q_reg[7][11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    70.050    alum/D_registers_q_reg[7][11]_i_27_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.167 r  alum/D_registers_q_reg[7][11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    70.167    alum/D_registers_q_reg[7][11]_i_16_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.284 r  alum/D_registers_q_reg[7][11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    70.284    alum/D_registers_q_reg[7][11]_i_10_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.441 r  alum/D_registers_q_reg[7][11]_i_5/CO[1]
                         net (fo=36, routed)          0.907    71.348    alum/data2[11]
    SLICE_X44Y26         LUT3 (Prop_lut3_I0_O)        0.332    71.680 r  alum/D_registers_q[7][10]_i_73/O
                         net (fo=1, routed)           0.000    71.680    alum/D_registers_q[7][10]_i_73_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.230 r  alum/D_registers_q_reg[7][10]_i_66/CO[3]
                         net (fo=1, routed)           0.000    72.230    alum/D_registers_q_reg[7][10]_i_66_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.344 r  alum/D_registers_q_reg[7][10]_i_61/CO[3]
                         net (fo=1, routed)           0.000    72.344    alum/D_registers_q_reg[7][10]_i_61_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.458 r  alum/D_registers_q_reg[7][10]_i_56/CO[3]
                         net (fo=1, routed)           0.000    72.458    alum/D_registers_q_reg[7][10]_i_56_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.572 r  alum/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    72.572    alum/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.686 r  alum/D_registers_q_reg[7][10]_i_39/CO[3]
                         net (fo=1, routed)           0.000    72.686    alum/D_registers_q_reg[7][10]_i_39_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.800 r  alum/D_registers_q_reg[7][10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    72.800    alum/D_registers_q_reg[7][10]_i_27_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.914 r  alum/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    72.914    alum/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.028 r  alum/D_registers_q_reg[7][10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    73.028    alum/D_registers_q_reg[7][10]_i_8_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.185 r  alum/D_registers_q_reg[7][10]_i_5/CO[1]
                         net (fo=36, routed)          1.260    74.444    alum/data2[10]
    SLICE_X47Y24         LUT3 (Prop_lut3_I0_O)        0.329    74.773 r  alum/D_registers_q[7][9]_i_66/O
                         net (fo=1, routed)           0.000    74.773    alum/D_registers_q[7][9]_i_66_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    75.174 r  alum/D_registers_q_reg[7][9]_i_60/CO[3]
                         net (fo=1, routed)           0.009    75.183    alum/D_registers_q_reg[7][9]_i_60_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.297 r  alum/D_registers_q_reg[7][9]_i_55/CO[3]
                         net (fo=1, routed)           0.000    75.297    alum/D_registers_q_reg[7][9]_i_55_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.411 r  alum/D_registers_q_reg[7][9]_i_49/CO[3]
                         net (fo=1, routed)           0.000    75.411    alum/D_registers_q_reg[7][9]_i_49_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.525 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    75.525    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.639 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    75.639    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.753 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.753    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.867 r  alum/D_registers_q_reg[7][9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    75.867    alum/D_registers_q_reg[7][9]_i_11_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.024 r  alum/D_registers_q_reg[7][9]_i_5/CO[1]
                         net (fo=36, routed)          0.526    76.551    alum/data2[9]
    SLICE_X47Y32         LUT3 (Prop_lut3_I0_O)        0.329    76.880 r  alum/D_registers_q[7][8]_i_74/O
                         net (fo=1, routed)           0.000    76.880    alum/D_registers_q[7][8]_i_74_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.430 r  alum/D_registers_q_reg[7][8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    77.430    alum/D_registers_q_reg[7][8]_i_67_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.544 r  alum/D_registers_q_reg[7][8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    77.544    alum/D_registers_q_reg[7][8]_i_62_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.658 r  alum/D_registers_q_reg[7][8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    77.658    alum/D_registers_q_reg[7][8]_i_57_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.772 r  alum/D_registers_q_reg[7][8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    77.772    alum/D_registers_q_reg[7][8]_i_52_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.886 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    77.886    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.000 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.000    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.114 r  alum/D_registers_q_reg[7][8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    78.114    alum/D_registers_q_reg[7][8]_i_22_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.228 r  alum/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    78.228    alum/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.385 r  alum/D_registers_q_reg[7][8]_i_5/CO[1]
                         net (fo=36, routed)          1.310    79.695    alum/data2[8]
    SLICE_X49Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    80.480 r  alum/D_registers_q_reg[7][7]_i_62/CO[3]
                         net (fo=1, routed)           0.000    80.480    alum/D_registers_q_reg[7][7]_i_62_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.594 r  alum/D_registers_q_reg[7][7]_i_57/CO[3]
                         net (fo=1, routed)           0.000    80.594    alum/D_registers_q_reg[7][7]_i_57_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.708 r  alum/D_registers_q_reg[7][7]_i_52/CO[3]
                         net (fo=1, routed)           0.000    80.708    alum/D_registers_q_reg[7][7]_i_52_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.822 r  alum/D_registers_q_reg[7][7]_i_47/CO[3]
                         net (fo=1, routed)           0.000    80.822    alum/D_registers_q_reg[7][7]_i_47_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.936 r  alum/D_registers_q_reg[7][7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    80.936    alum/D_registers_q_reg[7][7]_i_42_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.050 r  alum/D_registers_q_reg[7][7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.050    alum/D_registers_q_reg[7][7]_i_32_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.164 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.164    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.278 r  alum/D_registers_q_reg[7][7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    81.278    alum/D_registers_q_reg[7][7]_i_10_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.435 r  alum/D_registers_q_reg[7][7]_i_5/CO[1]
                         net (fo=36, routed)          0.921    82.355    alum/data2[7]
    SLICE_X52Y29         LUT3 (Prop_lut3_I0_O)        0.329    82.684 r  alum/D_registers_q[7][6]_i_47/O
                         net (fo=1, routed)           0.000    82.684    alum/D_registers_q[7][6]_i_47_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.217 r  alum/D_registers_q_reg[7][6]_i_40/CO[3]
                         net (fo=1, routed)           0.000    83.217    alum/D_registers_q_reg[7][6]_i_40_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.334 r  alum/D_registers_q_reg[7][6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    83.334    alum/D_registers_q_reg[7][6]_i_35_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.451 r  alum/D_registers_q_reg[7][6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    83.451    alum/D_registers_q_reg[7][6]_i_30_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.568 r  alum/D_registers_q_reg[7][6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.568    alum/D_registers_q_reg[7][6]_i_25_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.685 r  alum/D_registers_q_reg[7][6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.685    alum/D_registers_q_reg[7][6]_i_20_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.802 r  alum/D_registers_q_reg[7][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    83.802    alum/D_registers_q_reg[7][6]_i_15_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.919 r  alum/D_registers_q_reg[7][6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    83.919    alum/D_registers_q_reg[7][6]_i_10_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.036 r  alum/D_registers_q_reg[7][6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    84.036    alum/D_registers_q_reg[7][6]_i_7_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.193 r  alum/D_registers_q_reg[7][6]_i_5/CO[1]
                         net (fo=36, routed)          1.063    85.256    alum/data2[6]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.332    85.588 r  alum/D_registers_q[7][5]_i_60/O
                         net (fo=1, routed)           0.000    85.588    alum/D_registers_q[7][5]_i_60_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.121 r  alum/D_registers_q_reg[7][5]_i_53/CO[3]
                         net (fo=1, routed)           0.000    86.121    alum/D_registers_q_reg[7][5]_i_53_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.238 r  alum/D_registers_q_reg[7][5]_i_48/CO[3]
                         net (fo=1, routed)           0.000    86.238    alum/D_registers_q_reg[7][5]_i_48_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.355 r  alum/D_registers_q_reg[7][5]_i_43/CO[3]
                         net (fo=1, routed)           0.000    86.355    alum/D_registers_q_reg[7][5]_i_43_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.472 r  alum/D_registers_q_reg[7][5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    86.472    alum/D_registers_q_reg[7][5]_i_38_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.589 r  alum/D_registers_q_reg[7][5]_i_33/CO[3]
                         net (fo=1, routed)           0.000    86.589    alum/D_registers_q_reg[7][5]_i_33_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.706 r  alum/D_registers_q_reg[7][5]_i_27/CO[3]
                         net (fo=1, routed)           0.000    86.706    alum/D_registers_q_reg[7][5]_i_27_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.823 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.823    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.940 r  alum/D_registers_q_reg[7][5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    86.940    alum/D_registers_q_reg[7][5]_i_10_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.097 r  alum/D_registers_q_reg[7][5]_i_5/CO[1]
                         net (fo=36, routed)          1.134    88.231    alum/data2[5]
    SLICE_X55Y23         LUT3 (Prop_lut3_I0_O)        0.332    88.563 r  alum/D_registers_q[7][4]_i_52/O
                         net (fo=1, routed)           0.000    88.563    alum/D_registers_q[7][4]_i_52_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.113 r  alum/D_registers_q_reg[7][4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    89.113    alum/D_registers_q_reg[7][4]_i_45_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.227 r  alum/D_registers_q_reg[7][4]_i_40/CO[3]
                         net (fo=1, routed)           0.009    89.236    alum/D_registers_q_reg[7][4]_i_40_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.350 r  alum/D_registers_q_reg[7][4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    89.350    alum/D_registers_q_reg[7][4]_i_35_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.464 r  alum/D_registers_q_reg[7][4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    89.464    alum/D_registers_q_reg[7][4]_i_30_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.578 r  alum/D_registers_q_reg[7][4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    89.578    alum/D_registers_q_reg[7][4]_i_25_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.692 r  alum/D_registers_q_reg[7][4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.692    alum/D_registers_q_reg[7][4]_i_20_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.806 r  alum/D_registers_q_reg[7][4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    89.806    alum/D_registers_q_reg[7][4]_i_12_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.920 r  alum/D_registers_q_reg[7][4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    89.920    alum/D_registers_q_reg[7][4]_i_7_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.077 r  alum/D_registers_q_reg[7][4]_i_5/CO[1]
                         net (fo=36, routed)          0.925    91.002    alum/data2[4]
    SLICE_X53Y23         LUT3 (Prop_lut3_I0_O)        0.329    91.331 r  alum/D_registers_q[7][3]_i_60/O
                         net (fo=1, routed)           0.000    91.331    alum/D_registers_q[7][3]_i_60_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.881 r  alum/D_registers_q_reg[7][3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    91.881    alum/D_registers_q_reg[7][3]_i_53_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.995 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.009    92.004    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.118 r  alum/D_registers_q_reg[7][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    92.118    alum/D_registers_q_reg[7][3]_i_43_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.232 r  alum/D_registers_q_reg[7][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    92.232    alum/D_registers_q_reg[7][3]_i_38_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.346 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.346    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.460 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    92.460    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.574 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.574    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.688 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.688    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.845 r  alum/D_registers_q_reg[7][3]_i_5/CO[1]
                         net (fo=36, routed)          1.023    93.868    alum/data2[3]
    SLICE_X57Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    94.653 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    94.653    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.767 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.009    94.776    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.890 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    94.890    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.004 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.004    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.118 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.118    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.232 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.232    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.346 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.346    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.460 r  alum/D_registers_q_reg[7][2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    95.460    alum/D_registers_q_reg[7][2]_i_8_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.617 r  alum/D_registers_q_reg[7][2]_i_5/CO[1]
                         net (fo=36, routed)          1.020    96.637    alum/data2[2]
    SLICE_X58Y23         LUT3 (Prop_lut3_I0_O)        0.329    96.966 r  alum/D_registers_q[7][1]_i_47/O
                         net (fo=1, routed)           0.000    96.966    alum/D_registers_q[7][1]_i_47_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.516 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    97.516    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.630 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.009    97.639    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.753 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    97.753    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.867 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    97.867    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.981 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    97.981    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.095 r  alum/D_registers_q_reg[7][1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.095    alum/D_registers_q_reg[7][1]_i_15_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.209 r  alum/D_registers_q_reg[7][1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.209    alum/D_registers_q_reg[7][1]_i_10_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.323 r  alum/D_registers_q_reg[7][1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    98.323    alum/D_registers_q_reg[7][1]_i_7_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.480 r  alum/D_registers_q_reg[7][1]_i_6/CO[1]
                         net (fo=36, routed)          0.973    99.453    alum/data2[1]
    SLICE_X60Y25         LUT3 (Prop_lut3_I0_O)        0.329    99.782 r  alum/D_registers_q[7][0]_i_79/O
                         net (fo=1, routed)           0.000    99.782    alum/D_registers_q[7][0]_i_79_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.315 r  alum/D_registers_q_reg[7][0]_i_72/CO[3]
                         net (fo=1, routed)           0.000   100.315    alum/D_registers_q_reg[7][0]_i_72_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.432 r  alum/D_registers_q_reg[7][0]_i_67/CO[3]
                         net (fo=1, routed)           0.000   100.432    alum/D_registers_q_reg[7][0]_i_67_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.549 r  alum/D_registers_q_reg[7][0]_i_62/CO[3]
                         net (fo=1, routed)           0.000   100.549    alum/D_registers_q_reg[7][0]_i_62_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.666 r  alum/D_registers_q_reg[7][0]_i_57/CO[3]
                         net (fo=1, routed)           0.000   100.666    alum/D_registers_q_reg[7][0]_i_57_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.783 r  alum/D_registers_q_reg[7][0]_i_52/CO[3]
                         net (fo=1, routed)           0.000   100.783    alum/D_registers_q_reg[7][0]_i_52_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.900 r  alum/D_registers_q_reg[7][0]_i_47/CO[3]
                         net (fo=1, routed)           0.000   100.900    alum/D_registers_q_reg[7][0]_i_47_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.017 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.017    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.134 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.134    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.291 f  alum/D_registers_q_reg[7][0]_i_10/CO[1]
                         net (fo=1, routed)           0.662   101.952    sm/data2[0]
    SLICE_X56Y35         LUT6 (Prop_lut6_I4_O)        0.332   102.284 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.657   102.941    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124   103.065 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          1.065   104.130    sm/M_alum_out[0]
    SLICE_X56Y47         LUT5 (Prop_lut5_I0_O)        0.150   104.280 f  sm/D_states_q[2]_i_16/O
                         net (fo=2, routed)           0.463   104.743    sm/D_states_q[2]_i_16_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I0_O)        0.328   105.071 r  sm/D_states_q[1]_i_17/O
                         net (fo=1, routed)           0.689   105.761    sm/D_states_q[1]_i_17_n_0
    SLICE_X56Y50         LUT6 (Prop_lut6_I2_O)        0.124   105.885 r  sm/D_states_q[1]_i_5/O
                         net (fo=1, routed)           0.457   106.342    sm/D_states_q[1]_i_5_n_0
    SLICE_X55Y49         LUT6 (Prop_lut6_I5_O)        0.124   106.466 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.520   106.986    sm/D_states_d__0[1]
    SLICE_X55Y48         FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.453   115.969    sm/clk_IBUF_BUFG
    SLICE_X55Y48         FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.259   116.228    
                         clock uncertainty           -0.035   116.193    
    SLICE_X55Y48         FDRE (Setup_fdre_C_D)       -0.067   116.126    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.126    
                         arrival time                        -106.986    
  -------------------------------------------------------------------
                         slack                                  9.140    

Slack (MET) :             9.183ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.527ns  (logic 60.665ns (59.753%)  route 40.862ns (40.247%))
  Logic Levels:           323  (CARRY4=286 LUT2=3 LUT3=24 LUT5=1 LUT6=6 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 115.970 - 111.111 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.638     5.222    sm/clk_IBUF_BUFG
    SLICE_X61Y47         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDRE (Prop_fdre_C_Q)         0.456     5.678 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=127, routed)         1.768     7.447    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X51Y41         LUT6 (Prop_lut6_I1_O)        0.124     7.571 r  sm/ram_reg_i_153/O
                         net (fo=1, routed)           0.000     7.571    sm/ram_reg_i_153_n_0
    SLICE_X51Y41         MUXF7 (Prop_muxf7_I0_O)      0.212     7.783 r  sm/ram_reg_i_135/O
                         net (fo=1, routed)           0.859     8.641    sm/ram_reg_i_135_n_0
    SLICE_X51Y41         LUT5 (Prop_lut5_I4_O)        0.329     8.970 r  sm/ram_reg_i_119/O
                         net (fo=74, routed)          1.396    10.367    L_reg/M_sm_ra1[0]
    SLICE_X64Y37         LUT6 (Prop_lut6_I4_O)        0.327    10.694 r  L_reg/D_registers_q[7][31]_i_101/O
                         net (fo=2, routed)           1.148    11.842    L_reg/D_registers_q[7][31]_i_101_n_0
    SLICE_X61Y28         LUT3 (Prop_lut3_I0_O)        0.150    11.992 r  L_reg/D_registers_q[7][31]_i_70/O
                         net (fo=5, routed)           0.587    12.578    sm/M_alum_a[31]
    SLICE_X63Y30         LUT2 (Prop_lut2_I1_O)        0.326    12.904 r  sm/D_registers_q[7][31]_i_193/O
                         net (fo=1, routed)           0.000    12.904    alum/S[0]
    SLICE_X63Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.436 r  alum/D_registers_q_reg[7][31]_i_184/CO[3]
                         net (fo=1, routed)           0.000    13.436    alum/D_registers_q_reg[7][31]_i_184_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.550 r  alum/D_registers_q_reg[7][31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    13.550    alum/D_registers_q_reg[7][31]_i_179_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.664 r  alum/D_registers_q_reg[7][31]_i_174/CO[3]
                         net (fo=1, routed)           0.000    13.664    alum/D_registers_q_reg[7][31]_i_174_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.778 r  alum/D_registers_q_reg[7][31]_i_169/CO[3]
                         net (fo=1, routed)           0.000    13.778    alum/D_registers_q_reg[7][31]_i_169_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.892 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    13.892    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.006 r  alum/D_registers_q_reg[7][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000    14.006    alum/D_registers_q_reg[7][31]_i_146_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.120 r  alum/D_registers_q_reg[7][31]_i_116/CO[3]
                         net (fo=1, routed)           0.000    14.120    alum/D_registers_q_reg[7][31]_i_116_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.234 r  alum/D_registers_q_reg[7][31]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.234    alum/D_registers_q_reg[7][31]_i_78_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.505 r  alum/D_registers_q_reg[7][31]_i_35/CO[0]
                         net (fo=37, routed)          0.832    15.337    alum/data2[31]
    SLICE_X62Y30         LUT3 (Prop_lut3_I0_O)        0.373    15.710 r  alum/D_registers_q[7][29]_i_86/O
                         net (fo=1, routed)           0.000    15.710    alum/D_registers_q[7][29]_i_86_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.260 r  alum/D_registers_q_reg[7][29]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.260    alum/D_registers_q_reg[7][29]_i_72_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.374 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.374    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.488 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.488    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.602 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.602    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.716 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.716    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.830 r  alum/D_registers_q_reg[7][29]_i_22/CO[3]
                         net (fo=1, routed)           0.000    16.830    alum/D_registers_q_reg[7][29]_i_22_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.944 r  alum/D_registers_q_reg[7][29]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.944    alum/D_registers_q_reg[7][29]_i_12_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.058 r  alum/D_registers_q_reg[7][29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.058    alum/D_registers_q_reg[7][29]_i_8_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.215 r  alum/D_registers_q_reg[7][30]_i_18/CO[1]
                         net (fo=36, routed)          0.982    18.198    alum/data2[30]
    SLICE_X61Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    18.983 r  alum/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    18.983    alum/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.097 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.097    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.211 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.211    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.325 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.325    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.439 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.439    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.553 r  alum/D_registers_q_reg[7][29]_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.553    alum/D_registers_q_reg[7][29]_i_21_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.667 r  alum/D_registers_q_reg[7][29]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.667    alum/D_registers_q_reg[7][29]_i_11_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.781 r  alum/D_registers_q_reg[7][29]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.781    alum/D_registers_q_reg[7][29]_i_7_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.938 r  alum/D_registers_q_reg[7][29]_i_4/CO[1]
                         net (fo=36, routed)          0.903    20.841    alum/data2[29]
    SLICE_X59Y32         LUT3 (Prop_lut3_I0_O)        0.329    21.170 r  alum/D_registers_q[7][28]_i_125/O
                         net (fo=1, routed)           0.000    21.170    alum/D_registers_q[7][28]_i_125_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.720 r  alum/D_registers_q_reg[7][28]_i_111/CO[3]
                         net (fo=1, routed)           0.000    21.720    alum/D_registers_q_reg[7][28]_i_111_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.834 r  alum/D_registers_q_reg[7][28]_i_97/CO[3]
                         net (fo=1, routed)           0.000    21.834    alum/D_registers_q_reg[7][28]_i_97_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.948 r  alum/D_registers_q_reg[7][28]_i_85/CO[3]
                         net (fo=1, routed)           0.000    21.948    alum/D_registers_q_reg[7][28]_i_85_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.062 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.062    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.176 r  alum/D_registers_q_reg[7][28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.176    alum/D_registers_q_reg[7][28]_i_66_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.290 r  alum/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    22.290    alum/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.404 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.404    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X59Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.518 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.518    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.675 r  alum/D_registers_q_reg[7][28]_i_5/CO[1]
                         net (fo=36, routed)          0.855    23.530    alum/data2[28]
    SLICE_X58Y32         LUT3 (Prop_lut3_I0_O)        0.329    23.859 r  alum/D_registers_q[7][27]_i_47/O
                         net (fo=1, routed)           0.000    23.859    alum/D_registers_q[7][27]_i_47_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.409 r  alum/D_registers_q_reg[7][27]_i_40/CO[3]
                         net (fo=1, routed)           0.000    24.409    alum/D_registers_q_reg[7][27]_i_40_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.523 r  alum/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.523    alum/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.637 r  alum/D_registers_q_reg[7][27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.637    alum/D_registers_q_reg[7][27]_i_30_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.751 r  alum/D_registers_q_reg[7][27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.751    alum/D_registers_q_reg[7][27]_i_25_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.865 r  alum/D_registers_q_reg[7][27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.865    alum/D_registers_q_reg[7][27]_i_20_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.979 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.979    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.093 r  alum/D_registers_q_reg[7][27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.093    alum/D_registers_q_reg[7][27]_i_10_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.207 r  alum/D_registers_q_reg[7][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    25.207    alum/D_registers_q_reg[7][27]_i_7_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.364 r  alum/D_registers_q_reg[7][27]_i_4/CO[1]
                         net (fo=36, routed)          1.066    26.430    alum/data2[27]
    SLICE_X57Y32         LUT3 (Prop_lut3_I0_O)        0.329    26.759 r  alum/D_registers_q[7][26]_i_87/O
                         net (fo=1, routed)           0.000    26.759    alum/D_registers_q[7][26]_i_87_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.309 r  alum/D_registers_q_reg[7][26]_i_75/CO[3]
                         net (fo=1, routed)           0.000    27.309    alum/D_registers_q_reg[7][26]_i_75_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.423 r  alum/D_registers_q_reg[7][26]_i_68/CO[3]
                         net (fo=1, routed)           0.000    27.423    alum/D_registers_q_reg[7][26]_i_68_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.537 r  alum/D_registers_q_reg[7][26]_i_58/CO[3]
                         net (fo=1, routed)           0.000    27.537    alum/D_registers_q_reg[7][26]_i_58_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.651 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    27.651    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.765 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    27.765    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.879 r  alum/D_registers_q_reg[7][26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.879    alum/D_registers_q_reg[7][26]_i_25_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.993 r  alum/D_registers_q_reg[7][26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.993    alum/D_registers_q_reg[7][26]_i_14_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.107 r  alum/D_registers_q_reg[7][26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.107    alum/D_registers_q_reg[7][26]_i_8_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.264 r  alum/D_registers_q_reg[7][26]_i_4/CO[1]
                         net (fo=36, routed)          1.001    29.265    alum/data2[26]
    SLICE_X53Y32         LUT3 (Prop_lut3_I0_O)        0.329    29.594 r  alum/D_registers_q[7][25]_i_81/O
                         net (fo=1, routed)           0.000    29.594    alum/D_registers_q[7][25]_i_81_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.144 r  alum/D_registers_q_reg[7][25]_i_72/CO[3]
                         net (fo=1, routed)           0.000    30.144    alum/D_registers_q_reg[7][25]_i_72_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.258 r  alum/D_registers_q_reg[7][25]_i_62/CO[3]
                         net (fo=1, routed)           0.000    30.258    alum/D_registers_q_reg[7][25]_i_62_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.372 r  alum/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.372    alum/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.486 r  alum/D_registers_q_reg[7][25]_i_45/CO[3]
                         net (fo=1, routed)           0.000    30.486    alum/D_registers_q_reg[7][25]_i_45_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.600 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.600    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.714 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.714    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.828 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.828    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.942 r  alum/D_registers_q_reg[7][25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.942    alum/D_registers_q_reg[7][25]_i_8_n_0
    SLICE_X53Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.099 r  alum/D_registers_q_reg[7][25]_i_4/CO[1]
                         net (fo=36, routed)          1.283    32.382    alum/data2[25]
    SLICE_X56Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    33.182 r  alum/D_registers_q_reg[7][24]_i_118/CO[3]
                         net (fo=1, routed)           0.000    33.182    alum/D_registers_q_reg[7][24]_i_118_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.299 r  alum/D_registers_q_reg[7][24]_i_103/CO[3]
                         net (fo=1, routed)           0.000    33.299    alum/D_registers_q_reg[7][24]_i_103_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.416 r  alum/D_registers_q_reg[7][24]_i_91/CO[3]
                         net (fo=1, routed)           0.000    33.416    alum/D_registers_q_reg[7][24]_i_91_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.533 r  alum/D_registers_q_reg[7][24]_i_79/CO[3]
                         net (fo=1, routed)           0.000    33.533    alum/D_registers_q_reg[7][24]_i_79_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.650 r  alum/D_registers_q_reg[7][24]_i_64/CO[3]
                         net (fo=1, routed)           0.000    33.650    alum/D_registers_q_reg[7][24]_i_64_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.767 r  alum/D_registers_q_reg[7][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.767    alum/D_registers_q_reg[7][24]_i_48_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.884 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.884    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.001 r  alum/D_registers_q_reg[7][24]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.001    alum/D_registers_q_reg[7][24]_i_12_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.158 r  alum/D_registers_q_reg[7][24]_i_5/CO[1]
                         net (fo=36, routed)          0.791    34.949    alum/data2[24]
    SLICE_X55Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    35.737 r  alum/D_registers_q_reg[7][23]_i_40/CO[3]
                         net (fo=1, routed)           0.000    35.737    alum/D_registers_q_reg[7][23]_i_40_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.851 r  alum/D_registers_q_reg[7][23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.851    alum/D_registers_q_reg[7][23]_i_35_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.965 r  alum/D_registers_q_reg[7][23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.965    alum/D_registers_q_reg[7][23]_i_30_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.079 r  alum/D_registers_q_reg[7][23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.079    alum/D_registers_q_reg[7][23]_i_25_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.193 r  alum/D_registers_q_reg[7][23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.193    alum/D_registers_q_reg[7][23]_i_20_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.307 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.307    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.421 r  alum/D_registers_q_reg[7][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.421    alum/D_registers_q_reg[7][23]_i_10_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.535 r  alum/D_registers_q_reg[7][23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    36.535    alum/D_registers_q_reg[7][23]_i_7_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.692 r  alum/D_registers_q_reg[7][23]_i_4/CO[1]
                         net (fo=36, routed)          1.148    37.839    alum/data2[23]
    SLICE_X51Y31         LUT3 (Prop_lut3_I0_O)        0.329    38.168 r  alum/D_registers_q[7][22]_i_78/O
                         net (fo=1, routed)           0.000    38.168    alum/D_registers_q[7][22]_i_78_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.718 r  alum/D_registers_q_reg[7][22]_i_68/CO[3]
                         net (fo=1, routed)           0.000    38.718    alum/D_registers_q_reg[7][22]_i_68_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.832 r  alum/D_registers_q_reg[7][22]_i_58/CO[3]
                         net (fo=1, routed)           0.000    38.832    alum/D_registers_q_reg[7][22]_i_58_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.946 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.946    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.060 r  alum/D_registers_q_reg[7][22]_i_39/CO[3]
                         net (fo=1, routed)           0.000    39.060    alum/D_registers_q_reg[7][22]_i_39_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.174 r  alum/D_registers_q_reg[7][22]_i_26/CO[3]
                         net (fo=1, routed)           0.000    39.174    alum/D_registers_q_reg[7][22]_i_26_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.288 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.288    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.402 r  alum/D_registers_q_reg[7][22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    39.402    alum/D_registers_q_reg[7][22]_i_8_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.559 r  alum/D_registers_q_reg[7][22]_i_4/CO[1]
                         net (fo=36, routed)          1.050    40.609    alum/data2[22]
    SLICE_X50Y28         LUT3 (Prop_lut3_I0_O)        0.329    40.938 r  alum/D_registers_q[7][21]_i_86/O
                         net (fo=1, routed)           0.000    40.938    alum/D_registers_q[7][21]_i_86_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.471 r  alum/D_registers_q_reg[7][21]_i_77/CO[3]
                         net (fo=1, routed)           0.000    41.471    alum/D_registers_q_reg[7][21]_i_77_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.588 r  alum/D_registers_q_reg[7][21]_i_67/CO[3]
                         net (fo=1, routed)           0.000    41.588    alum/D_registers_q_reg[7][21]_i_67_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.705 r  alum/D_registers_q_reg[7][21]_i_57/CO[3]
                         net (fo=1, routed)           0.000    41.705    alum/D_registers_q_reg[7][21]_i_57_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.822 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    41.822    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.939 r  alum/D_registers_q_reg[7][21]_i_39/CO[3]
                         net (fo=1, routed)           0.000    41.939    alum/D_registers_q_reg[7][21]_i_39_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.056 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    42.056    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.173 r  alum/D_registers_q_reg[7][21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.173    alum/D_registers_q_reg[7][21]_i_13_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.290 r  alum/D_registers_q_reg[7][21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    42.290    alum/D_registers_q_reg[7][21]_i_8_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.447 r  alum/D_registers_q_reg[7][21]_i_4/CO[1]
                         net (fo=36, routed)          0.957    43.404    alum/data2[21]
    SLICE_X48Y28         LUT3 (Prop_lut3_I0_O)        0.332    43.736 r  alum/D_registers_q[7][20]_i_88/O
                         net (fo=1, routed)           0.000    43.736    alum/D_registers_q[7][20]_i_88_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.286 r  alum/D_registers_q_reg[7][20]_i_79/CO[3]
                         net (fo=1, routed)           0.000    44.286    alum/D_registers_q_reg[7][20]_i_79_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.400 r  alum/D_registers_q_reg[7][20]_i_69/CO[3]
                         net (fo=1, routed)           0.000    44.400    alum/D_registers_q_reg[7][20]_i_69_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.514 r  alum/D_registers_q_reg[7][20]_i_59/CO[3]
                         net (fo=1, routed)           0.000    44.514    alum/D_registers_q_reg[7][20]_i_59_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.628 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    44.628    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.742 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    44.742    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.856 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    44.856    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.970 r  alum/D_registers_q_reg[7][20]_i_21/CO[3]
                         net (fo=1, routed)           0.000    44.970    alum/D_registers_q_reg[7][20]_i_21_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.084 r  alum/D_registers_q_reg[7][20]_i_11/CO[3]
                         net (fo=1, routed)           0.000    45.084    alum/D_registers_q_reg[7][20]_i_11_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.241 r  alum/D_registers_q_reg[7][20]_i_5/CO[1]
                         net (fo=36, routed)          1.186    46.427    alum/data2[20]
    SLICE_X46Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    47.227 r  alum/D_registers_q_reg[7][19]_i_116/CO[3]
                         net (fo=1, routed)           0.000    47.227    alum/D_registers_q_reg[7][19]_i_116_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.344 r  alum/D_registers_q_reg[7][19]_i_104/CO[3]
                         net (fo=1, routed)           0.000    47.344    alum/D_registers_q_reg[7][19]_i_104_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.461 r  alum/D_registers_q_reg[7][19]_i_92/CO[3]
                         net (fo=1, routed)           0.000    47.461    alum/D_registers_q_reg[7][19]_i_92_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.578 r  alum/D_registers_q_reg[7][19]_i_77/CO[3]
                         net (fo=1, routed)           0.000    47.578    alum/D_registers_q_reg[7][19]_i_77_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.695 r  alum/D_registers_q_reg[7][19]_i_65/CO[3]
                         net (fo=1, routed)           0.000    47.695    alum/D_registers_q_reg[7][19]_i_65_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.812 r  alum/D_registers_q_reg[7][19]_i_51/CO[3]
                         net (fo=1, routed)           0.000    47.812    alum/D_registers_q_reg[7][19]_i_51_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.929 r  alum/D_registers_q_reg[7][19]_i_34/CO[3]
                         net (fo=1, routed)           0.000    47.929    alum/D_registers_q_reg[7][19]_i_34_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.046 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.046    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.203 r  alum/D_registers_q_reg[7][19]_i_5/CO[1]
                         net (fo=36, routed)          0.937    49.140    alum/data2[19]
    SLICE_X45Y27         LUT3 (Prop_lut3_I0_O)        0.332    49.472 r  alum/D_registers_q[7][18]_i_47/O
                         net (fo=1, routed)           0.000    49.472    alum/D_registers_q[7][18]_i_47_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.022 r  alum/D_registers_q_reg[7][18]_i_40/CO[3]
                         net (fo=1, routed)           0.000    50.022    alum/D_registers_q_reg[7][18]_i_40_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.136 r  alum/D_registers_q_reg[7][18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    50.136    alum/D_registers_q_reg[7][18]_i_35_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.250 r  alum/D_registers_q_reg[7][18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    50.250    alum/D_registers_q_reg[7][18]_i_30_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.364 r  alum/D_registers_q_reg[7][18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.364    alum/D_registers_q_reg[7][18]_i_25_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.478 r  alum/D_registers_q_reg[7][18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    50.478    alum/D_registers_q_reg[7][18]_i_20_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.592 r  alum/D_registers_q_reg[7][18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    50.592    alum/D_registers_q_reg[7][18]_i_15_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.706 r  alum/D_registers_q_reg[7][18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.706    alum/D_registers_q_reg[7][18]_i_10_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.820 r  alum/D_registers_q_reg[7][18]_i_7/CO[3]
                         net (fo=1, routed)           0.000    50.820    alum/D_registers_q_reg[7][18]_i_7_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.977 r  alum/D_registers_q_reg[7][18]_i_4/CO[1]
                         net (fo=36, routed)          1.142    52.120    alum/data2[18]
    SLICE_X43Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    52.905 r  alum/D_registers_q_reg[7][17]_i_78/CO[3]
                         net (fo=1, routed)           0.000    52.905    alum/D_registers_q_reg[7][17]_i_78_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.019 r  alum/D_registers_q_reg[7][17]_i_68/CO[3]
                         net (fo=1, routed)           0.000    53.019    alum/D_registers_q_reg[7][17]_i_68_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.133 r  alum/D_registers_q_reg[7][17]_i_58/CO[3]
                         net (fo=1, routed)           0.000    53.133    alum/D_registers_q_reg[7][17]_i_58_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.247 r  alum/D_registers_q_reg[7][17]_i_51/CO[3]
                         net (fo=1, routed)           0.000    53.247    alum/D_registers_q_reg[7][17]_i_51_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.361 r  alum/D_registers_q_reg[7][17]_i_39/CO[3]
                         net (fo=1, routed)           0.000    53.361    alum/D_registers_q_reg[7][17]_i_39_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.475 r  alum/D_registers_q_reg[7][17]_i_26/CO[3]
                         net (fo=1, routed)           0.000    53.475    alum/D_registers_q_reg[7][17]_i_26_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.589 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.589    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.703 r  alum/D_registers_q_reg[7][17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    53.703    alum/D_registers_q_reg[7][17]_i_8_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.860 r  alum/D_registers_q_reg[7][17]_i_4/CO[1]
                         net (fo=36, routed)          0.903    54.762    alum/data2[17]
    SLICE_X41Y27         LUT3 (Prop_lut3_I0_O)        0.329    55.091 r  alum/D_registers_q[7][16]_i_86/O
                         net (fo=1, routed)           0.000    55.091    alum/D_registers_q[7][16]_i_86_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.641 r  alum/D_registers_q_reg[7][16]_i_74/CO[3]
                         net (fo=1, routed)           0.000    55.641    alum/D_registers_q_reg[7][16]_i_74_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.755 r  alum/D_registers_q_reg[7][16]_i_64/CO[3]
                         net (fo=1, routed)           0.000    55.755    alum/D_registers_q_reg[7][16]_i_64_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.869 r  alum/D_registers_q_reg[7][16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    55.869    alum/D_registers_q_reg[7][16]_i_57_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.983 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    55.983    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.097 r  alum/D_registers_q_reg[7][16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    56.097    alum/D_registers_q_reg[7][16]_i_36_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.211 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.211    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.325 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.325    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.439 r  alum/D_registers_q_reg[7][16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    56.439    alum/D_registers_q_reg[7][16]_i_8_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.596 r  alum/D_registers_q_reg[7][16]_i_4/CO[1]
                         net (fo=36, routed)          0.913    57.510    alum/data2[16]
    SLICE_X37Y27         LUT3 (Prop_lut3_I0_O)        0.329    57.839 r  alum/D_registers_q[7][15]_i_94/O
                         net (fo=1, routed)           0.000    57.839    alum/D_registers_q[7][15]_i_94_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.389 r  alum/D_registers_q_reg[7][15]_i_82/CO[3]
                         net (fo=1, routed)           0.000    58.389    alum/D_registers_q_reg[7][15]_i_82_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.503 r  alum/D_registers_q_reg[7][15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    58.503    alum/D_registers_q_reg[7][15]_i_72_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.617 r  alum/D_registers_q_reg[7][15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    58.617    alum/D_registers_q_reg[7][15]_i_65_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.731 r  alum/D_registers_q_reg[7][15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    58.731    alum/D_registers_q_reg[7][15]_i_55_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.845 r  alum/D_registers_q_reg[7][15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.845    alum/D_registers_q_reg[7][15]_i_45_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.959 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    58.959    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.073 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.073    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.187 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.187    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.344 r  alum/D_registers_q_reg[7][15]_i_5/CO[1]
                         net (fo=36, routed)          1.080    60.423    alum/data2[15]
    SLICE_X39Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    61.208 r  alum/D_registers_q_reg[7][14]_i_100/CO[3]
                         net (fo=1, routed)           0.000    61.208    alum/D_registers_q_reg[7][14]_i_100_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.322 r  alum/D_registers_q_reg[7][14]_i_88/CO[3]
                         net (fo=1, routed)           0.000    61.322    alum/D_registers_q_reg[7][14]_i_88_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.436 r  alum/D_registers_q_reg[7][14]_i_73/CO[3]
                         net (fo=1, routed)           0.000    61.436    alum/D_registers_q_reg[7][14]_i_73_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.550 r  alum/D_registers_q_reg[7][14]_i_61/CO[3]
                         net (fo=1, routed)           0.000    61.550    alum/D_registers_q_reg[7][14]_i_61_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.664 r  alum/D_registers_q_reg[7][14]_i_49/CO[3]
                         net (fo=1, routed)           0.000    61.664    alum/D_registers_q_reg[7][14]_i_49_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.778 r  alum/D_registers_q_reg[7][14]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.778    alum/D_registers_q_reg[7][14]_i_36_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.892 r  alum/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    61.892    alum/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.006 r  alum/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    62.006    alum/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.163 r  alum/D_registers_q_reg[7][14]_i_5/CO[1]
                         net (fo=36, routed)          0.898    63.061    alum/data2[14]
    SLICE_X38Y26         LUT3 (Prop_lut3_I0_O)        0.329    63.390 r  alum/D_registers_q[7][13]_i_53/O
                         net (fo=1, routed)           0.000    63.390    alum/D_registers_q[7][13]_i_53_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.923 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    63.923    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.040 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.040    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.157 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    64.157    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.274 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.274    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.391 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    64.391    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.508 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.508    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.625 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    64.625    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.742 r  alum/D_registers_q_reg[7][13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    64.742    alum/D_registers_q_reg[7][13]_i_10_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.899 r  alum/D_registers_q_reg[7][13]_i_5/CO[1]
                         net (fo=36, routed)          0.958    65.857    alum/data2[13]
    SLICE_X40Y26         LUT3 (Prop_lut3_I0_O)        0.332    66.189 r  alum/D_registers_q[7][12]_i_82/O
                         net (fo=1, routed)           0.000    66.189    alum/D_registers_q[7][12]_i_82_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.739 r  alum/D_registers_q_reg[7][12]_i_75/CO[3]
                         net (fo=1, routed)           0.000    66.739    alum/D_registers_q_reg[7][12]_i_75_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.853 r  alum/D_registers_q_reg[7][12]_i_65/CO[3]
                         net (fo=1, routed)           0.000    66.853    alum/D_registers_q_reg[7][12]_i_65_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.967 r  alum/D_registers_q_reg[7][12]_i_58/CO[3]
                         net (fo=1, routed)           0.000    66.967    alum/D_registers_q_reg[7][12]_i_58_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.081 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.081    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.195 r  alum/D_registers_q_reg[7][12]_i_36/CO[3]
                         net (fo=1, routed)           0.000    67.195    alum/D_registers_q_reg[7][12]_i_36_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.309 r  alum/D_registers_q_reg[7][12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    67.309    alum/D_registers_q_reg[7][12]_i_24_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.423 r  alum/D_registers_q_reg[7][12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.423    alum/D_registers_q_reg[7][12]_i_12_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.537 r  alum/D_registers_q_reg[7][12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    67.537    alum/D_registers_q_reg[7][12]_i_7_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.694 r  alum/D_registers_q_reg[7][12]_i_5/CO[1]
                         net (fo=36, routed)          0.909    68.603    alum/data2[12]
    SLICE_X42Y26         LUT3 (Prop_lut3_I0_O)        0.329    68.932 r  alum/D_registers_q[7][11]_i_81/O
                         net (fo=1, routed)           0.000    68.932    alum/D_registers_q[7][11]_i_81_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.465 r  alum/D_registers_q_reg[7][11]_i_74/CO[3]
                         net (fo=1, routed)           0.000    69.465    alum/D_registers_q_reg[7][11]_i_74_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.582 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    69.582    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.699 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    69.699    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.816 r  alum/D_registers_q_reg[7][11]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.816    alum/D_registers_q_reg[7][11]_i_48_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.933 r  alum/D_registers_q_reg[7][11]_i_39/CO[3]
                         net (fo=1, routed)           0.000    69.933    alum/D_registers_q_reg[7][11]_i_39_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.050 r  alum/D_registers_q_reg[7][11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    70.050    alum/D_registers_q_reg[7][11]_i_27_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.167 r  alum/D_registers_q_reg[7][11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    70.167    alum/D_registers_q_reg[7][11]_i_16_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.284 r  alum/D_registers_q_reg[7][11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    70.284    alum/D_registers_q_reg[7][11]_i_10_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.441 r  alum/D_registers_q_reg[7][11]_i_5/CO[1]
                         net (fo=36, routed)          0.907    71.348    alum/data2[11]
    SLICE_X44Y26         LUT3 (Prop_lut3_I0_O)        0.332    71.680 r  alum/D_registers_q[7][10]_i_73/O
                         net (fo=1, routed)           0.000    71.680    alum/D_registers_q[7][10]_i_73_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.230 r  alum/D_registers_q_reg[7][10]_i_66/CO[3]
                         net (fo=1, routed)           0.000    72.230    alum/D_registers_q_reg[7][10]_i_66_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.344 r  alum/D_registers_q_reg[7][10]_i_61/CO[3]
                         net (fo=1, routed)           0.000    72.344    alum/D_registers_q_reg[7][10]_i_61_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.458 r  alum/D_registers_q_reg[7][10]_i_56/CO[3]
                         net (fo=1, routed)           0.000    72.458    alum/D_registers_q_reg[7][10]_i_56_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.572 r  alum/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    72.572    alum/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.686 r  alum/D_registers_q_reg[7][10]_i_39/CO[3]
                         net (fo=1, routed)           0.000    72.686    alum/D_registers_q_reg[7][10]_i_39_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.800 r  alum/D_registers_q_reg[7][10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    72.800    alum/D_registers_q_reg[7][10]_i_27_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.914 r  alum/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    72.914    alum/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.028 r  alum/D_registers_q_reg[7][10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    73.028    alum/D_registers_q_reg[7][10]_i_8_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.185 r  alum/D_registers_q_reg[7][10]_i_5/CO[1]
                         net (fo=36, routed)          1.260    74.444    alum/data2[10]
    SLICE_X47Y24         LUT3 (Prop_lut3_I0_O)        0.329    74.773 r  alum/D_registers_q[7][9]_i_66/O
                         net (fo=1, routed)           0.000    74.773    alum/D_registers_q[7][9]_i_66_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    75.174 r  alum/D_registers_q_reg[7][9]_i_60/CO[3]
                         net (fo=1, routed)           0.009    75.183    alum/D_registers_q_reg[7][9]_i_60_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.297 r  alum/D_registers_q_reg[7][9]_i_55/CO[3]
                         net (fo=1, routed)           0.000    75.297    alum/D_registers_q_reg[7][9]_i_55_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.411 r  alum/D_registers_q_reg[7][9]_i_49/CO[3]
                         net (fo=1, routed)           0.000    75.411    alum/D_registers_q_reg[7][9]_i_49_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.525 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    75.525    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.639 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    75.639    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.753 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.753    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.867 r  alum/D_registers_q_reg[7][9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    75.867    alum/D_registers_q_reg[7][9]_i_11_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.024 r  alum/D_registers_q_reg[7][9]_i_5/CO[1]
                         net (fo=36, routed)          0.526    76.551    alum/data2[9]
    SLICE_X47Y32         LUT3 (Prop_lut3_I0_O)        0.329    76.880 r  alum/D_registers_q[7][8]_i_74/O
                         net (fo=1, routed)           0.000    76.880    alum/D_registers_q[7][8]_i_74_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.430 r  alum/D_registers_q_reg[7][8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    77.430    alum/D_registers_q_reg[7][8]_i_67_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.544 r  alum/D_registers_q_reg[7][8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    77.544    alum/D_registers_q_reg[7][8]_i_62_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.658 r  alum/D_registers_q_reg[7][8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    77.658    alum/D_registers_q_reg[7][8]_i_57_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.772 r  alum/D_registers_q_reg[7][8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    77.772    alum/D_registers_q_reg[7][8]_i_52_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.886 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    77.886    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.000 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.000    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.114 r  alum/D_registers_q_reg[7][8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    78.114    alum/D_registers_q_reg[7][8]_i_22_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.228 r  alum/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    78.228    alum/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.385 r  alum/D_registers_q_reg[7][8]_i_5/CO[1]
                         net (fo=36, routed)          1.310    79.695    alum/data2[8]
    SLICE_X49Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    80.480 r  alum/D_registers_q_reg[7][7]_i_62/CO[3]
                         net (fo=1, routed)           0.000    80.480    alum/D_registers_q_reg[7][7]_i_62_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.594 r  alum/D_registers_q_reg[7][7]_i_57/CO[3]
                         net (fo=1, routed)           0.000    80.594    alum/D_registers_q_reg[7][7]_i_57_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.708 r  alum/D_registers_q_reg[7][7]_i_52/CO[3]
                         net (fo=1, routed)           0.000    80.708    alum/D_registers_q_reg[7][7]_i_52_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.822 r  alum/D_registers_q_reg[7][7]_i_47/CO[3]
                         net (fo=1, routed)           0.000    80.822    alum/D_registers_q_reg[7][7]_i_47_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.936 r  alum/D_registers_q_reg[7][7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    80.936    alum/D_registers_q_reg[7][7]_i_42_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.050 r  alum/D_registers_q_reg[7][7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.050    alum/D_registers_q_reg[7][7]_i_32_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.164 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.164    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.278 r  alum/D_registers_q_reg[7][7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    81.278    alum/D_registers_q_reg[7][7]_i_10_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.435 r  alum/D_registers_q_reg[7][7]_i_5/CO[1]
                         net (fo=36, routed)          0.921    82.355    alum/data2[7]
    SLICE_X52Y29         LUT3 (Prop_lut3_I0_O)        0.329    82.684 r  alum/D_registers_q[7][6]_i_47/O
                         net (fo=1, routed)           0.000    82.684    alum/D_registers_q[7][6]_i_47_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.217 r  alum/D_registers_q_reg[7][6]_i_40/CO[3]
                         net (fo=1, routed)           0.000    83.217    alum/D_registers_q_reg[7][6]_i_40_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.334 r  alum/D_registers_q_reg[7][6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    83.334    alum/D_registers_q_reg[7][6]_i_35_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.451 r  alum/D_registers_q_reg[7][6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    83.451    alum/D_registers_q_reg[7][6]_i_30_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.568 r  alum/D_registers_q_reg[7][6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.568    alum/D_registers_q_reg[7][6]_i_25_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.685 r  alum/D_registers_q_reg[7][6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.685    alum/D_registers_q_reg[7][6]_i_20_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.802 r  alum/D_registers_q_reg[7][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    83.802    alum/D_registers_q_reg[7][6]_i_15_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.919 r  alum/D_registers_q_reg[7][6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    83.919    alum/D_registers_q_reg[7][6]_i_10_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.036 r  alum/D_registers_q_reg[7][6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    84.036    alum/D_registers_q_reg[7][6]_i_7_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.193 r  alum/D_registers_q_reg[7][6]_i_5/CO[1]
                         net (fo=36, routed)          1.063    85.256    alum/data2[6]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.332    85.588 r  alum/D_registers_q[7][5]_i_60/O
                         net (fo=1, routed)           0.000    85.588    alum/D_registers_q[7][5]_i_60_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.121 r  alum/D_registers_q_reg[7][5]_i_53/CO[3]
                         net (fo=1, routed)           0.000    86.121    alum/D_registers_q_reg[7][5]_i_53_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.238 r  alum/D_registers_q_reg[7][5]_i_48/CO[3]
                         net (fo=1, routed)           0.000    86.238    alum/D_registers_q_reg[7][5]_i_48_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.355 r  alum/D_registers_q_reg[7][5]_i_43/CO[3]
                         net (fo=1, routed)           0.000    86.355    alum/D_registers_q_reg[7][5]_i_43_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.472 r  alum/D_registers_q_reg[7][5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    86.472    alum/D_registers_q_reg[7][5]_i_38_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.589 r  alum/D_registers_q_reg[7][5]_i_33/CO[3]
                         net (fo=1, routed)           0.000    86.589    alum/D_registers_q_reg[7][5]_i_33_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.706 r  alum/D_registers_q_reg[7][5]_i_27/CO[3]
                         net (fo=1, routed)           0.000    86.706    alum/D_registers_q_reg[7][5]_i_27_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.823 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.823    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.940 r  alum/D_registers_q_reg[7][5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    86.940    alum/D_registers_q_reg[7][5]_i_10_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.097 r  alum/D_registers_q_reg[7][5]_i_5/CO[1]
                         net (fo=36, routed)          1.134    88.231    alum/data2[5]
    SLICE_X55Y23         LUT3 (Prop_lut3_I0_O)        0.332    88.563 r  alum/D_registers_q[7][4]_i_52/O
                         net (fo=1, routed)           0.000    88.563    alum/D_registers_q[7][4]_i_52_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.113 r  alum/D_registers_q_reg[7][4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    89.113    alum/D_registers_q_reg[7][4]_i_45_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.227 r  alum/D_registers_q_reg[7][4]_i_40/CO[3]
                         net (fo=1, routed)           0.009    89.236    alum/D_registers_q_reg[7][4]_i_40_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.350 r  alum/D_registers_q_reg[7][4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    89.350    alum/D_registers_q_reg[7][4]_i_35_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.464 r  alum/D_registers_q_reg[7][4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    89.464    alum/D_registers_q_reg[7][4]_i_30_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.578 r  alum/D_registers_q_reg[7][4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    89.578    alum/D_registers_q_reg[7][4]_i_25_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.692 r  alum/D_registers_q_reg[7][4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.692    alum/D_registers_q_reg[7][4]_i_20_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.806 r  alum/D_registers_q_reg[7][4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    89.806    alum/D_registers_q_reg[7][4]_i_12_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.920 r  alum/D_registers_q_reg[7][4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    89.920    alum/D_registers_q_reg[7][4]_i_7_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.077 r  alum/D_registers_q_reg[7][4]_i_5/CO[1]
                         net (fo=36, routed)          0.925    91.002    alum/data2[4]
    SLICE_X53Y23         LUT3 (Prop_lut3_I0_O)        0.329    91.331 r  alum/D_registers_q[7][3]_i_60/O
                         net (fo=1, routed)           0.000    91.331    alum/D_registers_q[7][3]_i_60_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.881 r  alum/D_registers_q_reg[7][3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    91.881    alum/D_registers_q_reg[7][3]_i_53_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.995 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.009    92.004    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.118 r  alum/D_registers_q_reg[7][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    92.118    alum/D_registers_q_reg[7][3]_i_43_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.232 r  alum/D_registers_q_reg[7][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    92.232    alum/D_registers_q_reg[7][3]_i_38_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.346 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.346    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.460 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    92.460    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.574 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.574    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.688 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.688    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.845 r  alum/D_registers_q_reg[7][3]_i_5/CO[1]
                         net (fo=36, routed)          1.023    93.868    alum/data2[3]
    SLICE_X57Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    94.653 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    94.653    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.767 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.009    94.776    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.890 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    94.890    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.004 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.004    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.118 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.118    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.232 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.232    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.346 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.346    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.460 r  alum/D_registers_q_reg[7][2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    95.460    alum/D_registers_q_reg[7][2]_i_8_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.617 r  alum/D_registers_q_reg[7][2]_i_5/CO[1]
                         net (fo=36, routed)          1.020    96.637    alum/data2[2]
    SLICE_X58Y23         LUT3 (Prop_lut3_I0_O)        0.329    96.966 r  alum/D_registers_q[7][1]_i_47/O
                         net (fo=1, routed)           0.000    96.966    alum/D_registers_q[7][1]_i_47_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.516 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    97.516    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.630 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.009    97.639    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.753 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    97.753    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.867 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    97.867    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.981 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    97.981    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.095 r  alum/D_registers_q_reg[7][1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.095    alum/D_registers_q_reg[7][1]_i_15_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.209 r  alum/D_registers_q_reg[7][1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.209    alum/D_registers_q_reg[7][1]_i_10_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.323 r  alum/D_registers_q_reg[7][1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    98.323    alum/D_registers_q_reg[7][1]_i_7_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.480 r  alum/D_registers_q_reg[7][1]_i_6/CO[1]
                         net (fo=36, routed)          0.973    99.453    alum/data2[1]
    SLICE_X60Y25         LUT3 (Prop_lut3_I0_O)        0.329    99.782 r  alum/D_registers_q[7][0]_i_79/O
                         net (fo=1, routed)           0.000    99.782    alum/D_registers_q[7][0]_i_79_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.315 r  alum/D_registers_q_reg[7][0]_i_72/CO[3]
                         net (fo=1, routed)           0.000   100.315    alum/D_registers_q_reg[7][0]_i_72_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.432 r  alum/D_registers_q_reg[7][0]_i_67/CO[3]
                         net (fo=1, routed)           0.000   100.432    alum/D_registers_q_reg[7][0]_i_67_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.549 r  alum/D_registers_q_reg[7][0]_i_62/CO[3]
                         net (fo=1, routed)           0.000   100.549    alum/D_registers_q_reg[7][0]_i_62_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.666 r  alum/D_registers_q_reg[7][0]_i_57/CO[3]
                         net (fo=1, routed)           0.000   100.666    alum/D_registers_q_reg[7][0]_i_57_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.783 r  alum/D_registers_q_reg[7][0]_i_52/CO[3]
                         net (fo=1, routed)           0.000   100.783    alum/D_registers_q_reg[7][0]_i_52_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.900 r  alum/D_registers_q_reg[7][0]_i_47/CO[3]
                         net (fo=1, routed)           0.000   100.900    alum/D_registers_q_reg[7][0]_i_47_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.017 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.017    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.134 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.134    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.291 r  alum/D_registers_q_reg[7][0]_i_10/CO[1]
                         net (fo=1, routed)           0.662   101.952    sm/data2[0]
    SLICE_X56Y35         LUT6 (Prop_lut6_I4_O)        0.332   102.284 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.657   102.941    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124   103.065 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          0.875   103.940    sm/M_alum_out[0]
    SLICE_X57Y47         LUT2 (Prop_lut2_I0_O)        0.124   104.064 r  sm/D_states_q[4]_i_11/O
                         net (fo=4, routed)           0.587   104.652    sm/D_states_q[4]_i_11_n_0
    SLICE_X55Y49         LUT2 (Prop_lut2_I1_O)        0.124   104.776 f  sm/D_states_q[0]_i_24/O
                         net (fo=3, routed)           0.423   105.199    sm/D_states_q[0]_i_24_n_0
    SLICE_X55Y49         LUT6 (Prop_lut6_I3_O)        0.124   105.323 r  sm/D_states_q[2]_i_22/O
                         net (fo=1, routed)           0.451   105.773    sm/D_states_q[2]_i_22_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I4_O)        0.124   105.897 r  sm/D_states_q[2]_i_7/O
                         net (fo=1, routed)           0.000   105.897    sm/D_states_q[2]_i_7_n_0
    SLICE_X56Y48         MUXF7 (Prop_muxf7_I1_O)      0.214   106.111 r  sm/D_states_q_reg[2]_i_3/O
                         net (fo=1, routed)           0.000   106.111    sm/D_states_q_reg[2]_i_3_n_0
    SLICE_X56Y48         MUXF8 (Prop_muxf8_I1_O)      0.088   106.199 r  sm/D_states_q_reg[2]_i_1/O
                         net (fo=4, routed)           0.550   106.749    sm/D_states_d__0[2]
    SLICE_X57Y48         FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.454   115.970    sm/clk_IBUF_BUFG
    SLICE_X57Y48         FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.259   116.229    
                         clock uncertainty           -0.035   116.194    
    SLICE_X57Y48         FDRE (Setup_fdre_C_D)       -0.262   115.932    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.932    
                         arrival time                        -106.749    
  -------------------------------------------------------------------
                         slack                                  9.183    

Slack (MET) :             9.183ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.565ns  (logic 60.665ns (59.730%)  route 40.900ns (40.270%))
  Logic Levels:           323  (CARRY4=286 LUT2=3 LUT3=24 LUT5=1 LUT6=6 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 115.970 - 111.111 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.638     5.222    sm/clk_IBUF_BUFG
    SLICE_X61Y47         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDRE (Prop_fdre_C_Q)         0.456     5.678 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=127, routed)         1.768     7.447    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X51Y41         LUT6 (Prop_lut6_I1_O)        0.124     7.571 r  sm/ram_reg_i_153/O
                         net (fo=1, routed)           0.000     7.571    sm/ram_reg_i_153_n_0
    SLICE_X51Y41         MUXF7 (Prop_muxf7_I0_O)      0.212     7.783 r  sm/ram_reg_i_135/O
                         net (fo=1, routed)           0.859     8.641    sm/ram_reg_i_135_n_0
    SLICE_X51Y41         LUT5 (Prop_lut5_I4_O)        0.329     8.970 r  sm/ram_reg_i_119/O
                         net (fo=74, routed)          1.396    10.367    L_reg/M_sm_ra1[0]
    SLICE_X64Y37         LUT6 (Prop_lut6_I4_O)        0.327    10.694 r  L_reg/D_registers_q[7][31]_i_101/O
                         net (fo=2, routed)           1.148    11.842    L_reg/D_registers_q[7][31]_i_101_n_0
    SLICE_X61Y28         LUT3 (Prop_lut3_I0_O)        0.150    11.992 r  L_reg/D_registers_q[7][31]_i_70/O
                         net (fo=5, routed)           0.587    12.578    sm/M_alum_a[31]
    SLICE_X63Y30         LUT2 (Prop_lut2_I1_O)        0.326    12.904 r  sm/D_registers_q[7][31]_i_193/O
                         net (fo=1, routed)           0.000    12.904    alum/S[0]
    SLICE_X63Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.436 r  alum/D_registers_q_reg[7][31]_i_184/CO[3]
                         net (fo=1, routed)           0.000    13.436    alum/D_registers_q_reg[7][31]_i_184_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.550 r  alum/D_registers_q_reg[7][31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    13.550    alum/D_registers_q_reg[7][31]_i_179_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.664 r  alum/D_registers_q_reg[7][31]_i_174/CO[3]
                         net (fo=1, routed)           0.000    13.664    alum/D_registers_q_reg[7][31]_i_174_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.778 r  alum/D_registers_q_reg[7][31]_i_169/CO[3]
                         net (fo=1, routed)           0.000    13.778    alum/D_registers_q_reg[7][31]_i_169_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.892 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    13.892    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.006 r  alum/D_registers_q_reg[7][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000    14.006    alum/D_registers_q_reg[7][31]_i_146_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.120 r  alum/D_registers_q_reg[7][31]_i_116/CO[3]
                         net (fo=1, routed)           0.000    14.120    alum/D_registers_q_reg[7][31]_i_116_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.234 r  alum/D_registers_q_reg[7][31]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.234    alum/D_registers_q_reg[7][31]_i_78_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.505 r  alum/D_registers_q_reg[7][31]_i_35/CO[0]
                         net (fo=37, routed)          0.832    15.337    alum/data2[31]
    SLICE_X62Y30         LUT3 (Prop_lut3_I0_O)        0.373    15.710 r  alum/D_registers_q[7][29]_i_86/O
                         net (fo=1, routed)           0.000    15.710    alum/D_registers_q[7][29]_i_86_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.260 r  alum/D_registers_q_reg[7][29]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.260    alum/D_registers_q_reg[7][29]_i_72_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.374 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.374    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.488 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.488    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.602 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.602    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.716 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.716    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.830 r  alum/D_registers_q_reg[7][29]_i_22/CO[3]
                         net (fo=1, routed)           0.000    16.830    alum/D_registers_q_reg[7][29]_i_22_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.944 r  alum/D_registers_q_reg[7][29]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.944    alum/D_registers_q_reg[7][29]_i_12_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.058 r  alum/D_registers_q_reg[7][29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.058    alum/D_registers_q_reg[7][29]_i_8_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.215 r  alum/D_registers_q_reg[7][30]_i_18/CO[1]
                         net (fo=36, routed)          0.982    18.198    alum/data2[30]
    SLICE_X61Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    18.983 r  alum/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    18.983    alum/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.097 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.097    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.211 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.211    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.325 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.325    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.439 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.439    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.553 r  alum/D_registers_q_reg[7][29]_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.553    alum/D_registers_q_reg[7][29]_i_21_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.667 r  alum/D_registers_q_reg[7][29]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.667    alum/D_registers_q_reg[7][29]_i_11_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.781 r  alum/D_registers_q_reg[7][29]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.781    alum/D_registers_q_reg[7][29]_i_7_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.938 r  alum/D_registers_q_reg[7][29]_i_4/CO[1]
                         net (fo=36, routed)          0.903    20.841    alum/data2[29]
    SLICE_X59Y32         LUT3 (Prop_lut3_I0_O)        0.329    21.170 r  alum/D_registers_q[7][28]_i_125/O
                         net (fo=1, routed)           0.000    21.170    alum/D_registers_q[7][28]_i_125_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.720 r  alum/D_registers_q_reg[7][28]_i_111/CO[3]
                         net (fo=1, routed)           0.000    21.720    alum/D_registers_q_reg[7][28]_i_111_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.834 r  alum/D_registers_q_reg[7][28]_i_97/CO[3]
                         net (fo=1, routed)           0.000    21.834    alum/D_registers_q_reg[7][28]_i_97_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.948 r  alum/D_registers_q_reg[7][28]_i_85/CO[3]
                         net (fo=1, routed)           0.000    21.948    alum/D_registers_q_reg[7][28]_i_85_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.062 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.062    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.176 r  alum/D_registers_q_reg[7][28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.176    alum/D_registers_q_reg[7][28]_i_66_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.290 r  alum/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    22.290    alum/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.404 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.404    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X59Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.518 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.518    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.675 r  alum/D_registers_q_reg[7][28]_i_5/CO[1]
                         net (fo=36, routed)          0.855    23.530    alum/data2[28]
    SLICE_X58Y32         LUT3 (Prop_lut3_I0_O)        0.329    23.859 r  alum/D_registers_q[7][27]_i_47/O
                         net (fo=1, routed)           0.000    23.859    alum/D_registers_q[7][27]_i_47_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.409 r  alum/D_registers_q_reg[7][27]_i_40/CO[3]
                         net (fo=1, routed)           0.000    24.409    alum/D_registers_q_reg[7][27]_i_40_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.523 r  alum/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.523    alum/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.637 r  alum/D_registers_q_reg[7][27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.637    alum/D_registers_q_reg[7][27]_i_30_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.751 r  alum/D_registers_q_reg[7][27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.751    alum/D_registers_q_reg[7][27]_i_25_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.865 r  alum/D_registers_q_reg[7][27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.865    alum/D_registers_q_reg[7][27]_i_20_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.979 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.979    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.093 r  alum/D_registers_q_reg[7][27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.093    alum/D_registers_q_reg[7][27]_i_10_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.207 r  alum/D_registers_q_reg[7][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    25.207    alum/D_registers_q_reg[7][27]_i_7_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.364 r  alum/D_registers_q_reg[7][27]_i_4/CO[1]
                         net (fo=36, routed)          1.066    26.430    alum/data2[27]
    SLICE_X57Y32         LUT3 (Prop_lut3_I0_O)        0.329    26.759 r  alum/D_registers_q[7][26]_i_87/O
                         net (fo=1, routed)           0.000    26.759    alum/D_registers_q[7][26]_i_87_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.309 r  alum/D_registers_q_reg[7][26]_i_75/CO[3]
                         net (fo=1, routed)           0.000    27.309    alum/D_registers_q_reg[7][26]_i_75_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.423 r  alum/D_registers_q_reg[7][26]_i_68/CO[3]
                         net (fo=1, routed)           0.000    27.423    alum/D_registers_q_reg[7][26]_i_68_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.537 r  alum/D_registers_q_reg[7][26]_i_58/CO[3]
                         net (fo=1, routed)           0.000    27.537    alum/D_registers_q_reg[7][26]_i_58_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.651 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    27.651    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.765 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    27.765    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.879 r  alum/D_registers_q_reg[7][26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.879    alum/D_registers_q_reg[7][26]_i_25_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.993 r  alum/D_registers_q_reg[7][26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.993    alum/D_registers_q_reg[7][26]_i_14_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.107 r  alum/D_registers_q_reg[7][26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.107    alum/D_registers_q_reg[7][26]_i_8_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.264 r  alum/D_registers_q_reg[7][26]_i_4/CO[1]
                         net (fo=36, routed)          1.001    29.265    alum/data2[26]
    SLICE_X53Y32         LUT3 (Prop_lut3_I0_O)        0.329    29.594 r  alum/D_registers_q[7][25]_i_81/O
                         net (fo=1, routed)           0.000    29.594    alum/D_registers_q[7][25]_i_81_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.144 r  alum/D_registers_q_reg[7][25]_i_72/CO[3]
                         net (fo=1, routed)           0.000    30.144    alum/D_registers_q_reg[7][25]_i_72_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.258 r  alum/D_registers_q_reg[7][25]_i_62/CO[3]
                         net (fo=1, routed)           0.000    30.258    alum/D_registers_q_reg[7][25]_i_62_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.372 r  alum/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.372    alum/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.486 r  alum/D_registers_q_reg[7][25]_i_45/CO[3]
                         net (fo=1, routed)           0.000    30.486    alum/D_registers_q_reg[7][25]_i_45_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.600 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.600    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.714 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.714    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.828 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.828    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.942 r  alum/D_registers_q_reg[7][25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.942    alum/D_registers_q_reg[7][25]_i_8_n_0
    SLICE_X53Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.099 r  alum/D_registers_q_reg[7][25]_i_4/CO[1]
                         net (fo=36, routed)          1.283    32.382    alum/data2[25]
    SLICE_X56Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    33.182 r  alum/D_registers_q_reg[7][24]_i_118/CO[3]
                         net (fo=1, routed)           0.000    33.182    alum/D_registers_q_reg[7][24]_i_118_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.299 r  alum/D_registers_q_reg[7][24]_i_103/CO[3]
                         net (fo=1, routed)           0.000    33.299    alum/D_registers_q_reg[7][24]_i_103_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.416 r  alum/D_registers_q_reg[7][24]_i_91/CO[3]
                         net (fo=1, routed)           0.000    33.416    alum/D_registers_q_reg[7][24]_i_91_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.533 r  alum/D_registers_q_reg[7][24]_i_79/CO[3]
                         net (fo=1, routed)           0.000    33.533    alum/D_registers_q_reg[7][24]_i_79_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.650 r  alum/D_registers_q_reg[7][24]_i_64/CO[3]
                         net (fo=1, routed)           0.000    33.650    alum/D_registers_q_reg[7][24]_i_64_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.767 r  alum/D_registers_q_reg[7][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.767    alum/D_registers_q_reg[7][24]_i_48_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.884 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.884    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.001 r  alum/D_registers_q_reg[7][24]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.001    alum/D_registers_q_reg[7][24]_i_12_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.158 r  alum/D_registers_q_reg[7][24]_i_5/CO[1]
                         net (fo=36, routed)          0.791    34.949    alum/data2[24]
    SLICE_X55Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    35.737 r  alum/D_registers_q_reg[7][23]_i_40/CO[3]
                         net (fo=1, routed)           0.000    35.737    alum/D_registers_q_reg[7][23]_i_40_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.851 r  alum/D_registers_q_reg[7][23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.851    alum/D_registers_q_reg[7][23]_i_35_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.965 r  alum/D_registers_q_reg[7][23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.965    alum/D_registers_q_reg[7][23]_i_30_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.079 r  alum/D_registers_q_reg[7][23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.079    alum/D_registers_q_reg[7][23]_i_25_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.193 r  alum/D_registers_q_reg[7][23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.193    alum/D_registers_q_reg[7][23]_i_20_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.307 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.307    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.421 r  alum/D_registers_q_reg[7][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.421    alum/D_registers_q_reg[7][23]_i_10_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.535 r  alum/D_registers_q_reg[7][23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    36.535    alum/D_registers_q_reg[7][23]_i_7_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.692 r  alum/D_registers_q_reg[7][23]_i_4/CO[1]
                         net (fo=36, routed)          1.148    37.839    alum/data2[23]
    SLICE_X51Y31         LUT3 (Prop_lut3_I0_O)        0.329    38.168 r  alum/D_registers_q[7][22]_i_78/O
                         net (fo=1, routed)           0.000    38.168    alum/D_registers_q[7][22]_i_78_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.718 r  alum/D_registers_q_reg[7][22]_i_68/CO[3]
                         net (fo=1, routed)           0.000    38.718    alum/D_registers_q_reg[7][22]_i_68_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.832 r  alum/D_registers_q_reg[7][22]_i_58/CO[3]
                         net (fo=1, routed)           0.000    38.832    alum/D_registers_q_reg[7][22]_i_58_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.946 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.946    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.060 r  alum/D_registers_q_reg[7][22]_i_39/CO[3]
                         net (fo=1, routed)           0.000    39.060    alum/D_registers_q_reg[7][22]_i_39_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.174 r  alum/D_registers_q_reg[7][22]_i_26/CO[3]
                         net (fo=1, routed)           0.000    39.174    alum/D_registers_q_reg[7][22]_i_26_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.288 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.288    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.402 r  alum/D_registers_q_reg[7][22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    39.402    alum/D_registers_q_reg[7][22]_i_8_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.559 r  alum/D_registers_q_reg[7][22]_i_4/CO[1]
                         net (fo=36, routed)          1.050    40.609    alum/data2[22]
    SLICE_X50Y28         LUT3 (Prop_lut3_I0_O)        0.329    40.938 r  alum/D_registers_q[7][21]_i_86/O
                         net (fo=1, routed)           0.000    40.938    alum/D_registers_q[7][21]_i_86_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.471 r  alum/D_registers_q_reg[7][21]_i_77/CO[3]
                         net (fo=1, routed)           0.000    41.471    alum/D_registers_q_reg[7][21]_i_77_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.588 r  alum/D_registers_q_reg[7][21]_i_67/CO[3]
                         net (fo=1, routed)           0.000    41.588    alum/D_registers_q_reg[7][21]_i_67_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.705 r  alum/D_registers_q_reg[7][21]_i_57/CO[3]
                         net (fo=1, routed)           0.000    41.705    alum/D_registers_q_reg[7][21]_i_57_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.822 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    41.822    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.939 r  alum/D_registers_q_reg[7][21]_i_39/CO[3]
                         net (fo=1, routed)           0.000    41.939    alum/D_registers_q_reg[7][21]_i_39_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.056 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    42.056    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.173 r  alum/D_registers_q_reg[7][21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.173    alum/D_registers_q_reg[7][21]_i_13_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.290 r  alum/D_registers_q_reg[7][21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    42.290    alum/D_registers_q_reg[7][21]_i_8_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.447 r  alum/D_registers_q_reg[7][21]_i_4/CO[1]
                         net (fo=36, routed)          0.957    43.404    alum/data2[21]
    SLICE_X48Y28         LUT3 (Prop_lut3_I0_O)        0.332    43.736 r  alum/D_registers_q[7][20]_i_88/O
                         net (fo=1, routed)           0.000    43.736    alum/D_registers_q[7][20]_i_88_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.286 r  alum/D_registers_q_reg[7][20]_i_79/CO[3]
                         net (fo=1, routed)           0.000    44.286    alum/D_registers_q_reg[7][20]_i_79_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.400 r  alum/D_registers_q_reg[7][20]_i_69/CO[3]
                         net (fo=1, routed)           0.000    44.400    alum/D_registers_q_reg[7][20]_i_69_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.514 r  alum/D_registers_q_reg[7][20]_i_59/CO[3]
                         net (fo=1, routed)           0.000    44.514    alum/D_registers_q_reg[7][20]_i_59_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.628 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    44.628    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.742 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    44.742    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.856 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    44.856    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.970 r  alum/D_registers_q_reg[7][20]_i_21/CO[3]
                         net (fo=1, routed)           0.000    44.970    alum/D_registers_q_reg[7][20]_i_21_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.084 r  alum/D_registers_q_reg[7][20]_i_11/CO[3]
                         net (fo=1, routed)           0.000    45.084    alum/D_registers_q_reg[7][20]_i_11_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.241 r  alum/D_registers_q_reg[7][20]_i_5/CO[1]
                         net (fo=36, routed)          1.186    46.427    alum/data2[20]
    SLICE_X46Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    47.227 r  alum/D_registers_q_reg[7][19]_i_116/CO[3]
                         net (fo=1, routed)           0.000    47.227    alum/D_registers_q_reg[7][19]_i_116_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.344 r  alum/D_registers_q_reg[7][19]_i_104/CO[3]
                         net (fo=1, routed)           0.000    47.344    alum/D_registers_q_reg[7][19]_i_104_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.461 r  alum/D_registers_q_reg[7][19]_i_92/CO[3]
                         net (fo=1, routed)           0.000    47.461    alum/D_registers_q_reg[7][19]_i_92_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.578 r  alum/D_registers_q_reg[7][19]_i_77/CO[3]
                         net (fo=1, routed)           0.000    47.578    alum/D_registers_q_reg[7][19]_i_77_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.695 r  alum/D_registers_q_reg[7][19]_i_65/CO[3]
                         net (fo=1, routed)           0.000    47.695    alum/D_registers_q_reg[7][19]_i_65_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.812 r  alum/D_registers_q_reg[7][19]_i_51/CO[3]
                         net (fo=1, routed)           0.000    47.812    alum/D_registers_q_reg[7][19]_i_51_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.929 r  alum/D_registers_q_reg[7][19]_i_34/CO[3]
                         net (fo=1, routed)           0.000    47.929    alum/D_registers_q_reg[7][19]_i_34_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.046 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.046    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.203 r  alum/D_registers_q_reg[7][19]_i_5/CO[1]
                         net (fo=36, routed)          0.937    49.140    alum/data2[19]
    SLICE_X45Y27         LUT3 (Prop_lut3_I0_O)        0.332    49.472 r  alum/D_registers_q[7][18]_i_47/O
                         net (fo=1, routed)           0.000    49.472    alum/D_registers_q[7][18]_i_47_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.022 r  alum/D_registers_q_reg[7][18]_i_40/CO[3]
                         net (fo=1, routed)           0.000    50.022    alum/D_registers_q_reg[7][18]_i_40_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.136 r  alum/D_registers_q_reg[7][18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    50.136    alum/D_registers_q_reg[7][18]_i_35_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.250 r  alum/D_registers_q_reg[7][18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    50.250    alum/D_registers_q_reg[7][18]_i_30_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.364 r  alum/D_registers_q_reg[7][18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.364    alum/D_registers_q_reg[7][18]_i_25_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.478 r  alum/D_registers_q_reg[7][18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    50.478    alum/D_registers_q_reg[7][18]_i_20_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.592 r  alum/D_registers_q_reg[7][18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    50.592    alum/D_registers_q_reg[7][18]_i_15_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.706 r  alum/D_registers_q_reg[7][18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.706    alum/D_registers_q_reg[7][18]_i_10_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.820 r  alum/D_registers_q_reg[7][18]_i_7/CO[3]
                         net (fo=1, routed)           0.000    50.820    alum/D_registers_q_reg[7][18]_i_7_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.977 r  alum/D_registers_q_reg[7][18]_i_4/CO[1]
                         net (fo=36, routed)          1.142    52.120    alum/data2[18]
    SLICE_X43Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    52.905 r  alum/D_registers_q_reg[7][17]_i_78/CO[3]
                         net (fo=1, routed)           0.000    52.905    alum/D_registers_q_reg[7][17]_i_78_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.019 r  alum/D_registers_q_reg[7][17]_i_68/CO[3]
                         net (fo=1, routed)           0.000    53.019    alum/D_registers_q_reg[7][17]_i_68_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.133 r  alum/D_registers_q_reg[7][17]_i_58/CO[3]
                         net (fo=1, routed)           0.000    53.133    alum/D_registers_q_reg[7][17]_i_58_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.247 r  alum/D_registers_q_reg[7][17]_i_51/CO[3]
                         net (fo=1, routed)           0.000    53.247    alum/D_registers_q_reg[7][17]_i_51_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.361 r  alum/D_registers_q_reg[7][17]_i_39/CO[3]
                         net (fo=1, routed)           0.000    53.361    alum/D_registers_q_reg[7][17]_i_39_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.475 r  alum/D_registers_q_reg[7][17]_i_26/CO[3]
                         net (fo=1, routed)           0.000    53.475    alum/D_registers_q_reg[7][17]_i_26_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.589 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.589    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.703 r  alum/D_registers_q_reg[7][17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    53.703    alum/D_registers_q_reg[7][17]_i_8_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.860 r  alum/D_registers_q_reg[7][17]_i_4/CO[1]
                         net (fo=36, routed)          0.903    54.762    alum/data2[17]
    SLICE_X41Y27         LUT3 (Prop_lut3_I0_O)        0.329    55.091 r  alum/D_registers_q[7][16]_i_86/O
                         net (fo=1, routed)           0.000    55.091    alum/D_registers_q[7][16]_i_86_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.641 r  alum/D_registers_q_reg[7][16]_i_74/CO[3]
                         net (fo=1, routed)           0.000    55.641    alum/D_registers_q_reg[7][16]_i_74_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.755 r  alum/D_registers_q_reg[7][16]_i_64/CO[3]
                         net (fo=1, routed)           0.000    55.755    alum/D_registers_q_reg[7][16]_i_64_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.869 r  alum/D_registers_q_reg[7][16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    55.869    alum/D_registers_q_reg[7][16]_i_57_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.983 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    55.983    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.097 r  alum/D_registers_q_reg[7][16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    56.097    alum/D_registers_q_reg[7][16]_i_36_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.211 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.211    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.325 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.325    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.439 r  alum/D_registers_q_reg[7][16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    56.439    alum/D_registers_q_reg[7][16]_i_8_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.596 r  alum/D_registers_q_reg[7][16]_i_4/CO[1]
                         net (fo=36, routed)          0.913    57.510    alum/data2[16]
    SLICE_X37Y27         LUT3 (Prop_lut3_I0_O)        0.329    57.839 r  alum/D_registers_q[7][15]_i_94/O
                         net (fo=1, routed)           0.000    57.839    alum/D_registers_q[7][15]_i_94_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.389 r  alum/D_registers_q_reg[7][15]_i_82/CO[3]
                         net (fo=1, routed)           0.000    58.389    alum/D_registers_q_reg[7][15]_i_82_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.503 r  alum/D_registers_q_reg[7][15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    58.503    alum/D_registers_q_reg[7][15]_i_72_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.617 r  alum/D_registers_q_reg[7][15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    58.617    alum/D_registers_q_reg[7][15]_i_65_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.731 r  alum/D_registers_q_reg[7][15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    58.731    alum/D_registers_q_reg[7][15]_i_55_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.845 r  alum/D_registers_q_reg[7][15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.845    alum/D_registers_q_reg[7][15]_i_45_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.959 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    58.959    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.073 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.073    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.187 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.187    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.344 r  alum/D_registers_q_reg[7][15]_i_5/CO[1]
                         net (fo=36, routed)          1.080    60.423    alum/data2[15]
    SLICE_X39Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    61.208 r  alum/D_registers_q_reg[7][14]_i_100/CO[3]
                         net (fo=1, routed)           0.000    61.208    alum/D_registers_q_reg[7][14]_i_100_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.322 r  alum/D_registers_q_reg[7][14]_i_88/CO[3]
                         net (fo=1, routed)           0.000    61.322    alum/D_registers_q_reg[7][14]_i_88_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.436 r  alum/D_registers_q_reg[7][14]_i_73/CO[3]
                         net (fo=1, routed)           0.000    61.436    alum/D_registers_q_reg[7][14]_i_73_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.550 r  alum/D_registers_q_reg[7][14]_i_61/CO[3]
                         net (fo=1, routed)           0.000    61.550    alum/D_registers_q_reg[7][14]_i_61_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.664 r  alum/D_registers_q_reg[7][14]_i_49/CO[3]
                         net (fo=1, routed)           0.000    61.664    alum/D_registers_q_reg[7][14]_i_49_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.778 r  alum/D_registers_q_reg[7][14]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.778    alum/D_registers_q_reg[7][14]_i_36_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.892 r  alum/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    61.892    alum/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.006 r  alum/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    62.006    alum/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.163 r  alum/D_registers_q_reg[7][14]_i_5/CO[1]
                         net (fo=36, routed)          0.898    63.061    alum/data2[14]
    SLICE_X38Y26         LUT3 (Prop_lut3_I0_O)        0.329    63.390 r  alum/D_registers_q[7][13]_i_53/O
                         net (fo=1, routed)           0.000    63.390    alum/D_registers_q[7][13]_i_53_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.923 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    63.923    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.040 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.040    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.157 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    64.157    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.274 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.274    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.391 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    64.391    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.508 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.508    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.625 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    64.625    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.742 r  alum/D_registers_q_reg[7][13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    64.742    alum/D_registers_q_reg[7][13]_i_10_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.899 r  alum/D_registers_q_reg[7][13]_i_5/CO[1]
                         net (fo=36, routed)          0.958    65.857    alum/data2[13]
    SLICE_X40Y26         LUT3 (Prop_lut3_I0_O)        0.332    66.189 r  alum/D_registers_q[7][12]_i_82/O
                         net (fo=1, routed)           0.000    66.189    alum/D_registers_q[7][12]_i_82_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.739 r  alum/D_registers_q_reg[7][12]_i_75/CO[3]
                         net (fo=1, routed)           0.000    66.739    alum/D_registers_q_reg[7][12]_i_75_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.853 r  alum/D_registers_q_reg[7][12]_i_65/CO[3]
                         net (fo=1, routed)           0.000    66.853    alum/D_registers_q_reg[7][12]_i_65_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.967 r  alum/D_registers_q_reg[7][12]_i_58/CO[3]
                         net (fo=1, routed)           0.000    66.967    alum/D_registers_q_reg[7][12]_i_58_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.081 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.081    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.195 r  alum/D_registers_q_reg[7][12]_i_36/CO[3]
                         net (fo=1, routed)           0.000    67.195    alum/D_registers_q_reg[7][12]_i_36_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.309 r  alum/D_registers_q_reg[7][12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    67.309    alum/D_registers_q_reg[7][12]_i_24_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.423 r  alum/D_registers_q_reg[7][12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.423    alum/D_registers_q_reg[7][12]_i_12_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.537 r  alum/D_registers_q_reg[7][12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    67.537    alum/D_registers_q_reg[7][12]_i_7_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.694 r  alum/D_registers_q_reg[7][12]_i_5/CO[1]
                         net (fo=36, routed)          0.909    68.603    alum/data2[12]
    SLICE_X42Y26         LUT3 (Prop_lut3_I0_O)        0.329    68.932 r  alum/D_registers_q[7][11]_i_81/O
                         net (fo=1, routed)           0.000    68.932    alum/D_registers_q[7][11]_i_81_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.465 r  alum/D_registers_q_reg[7][11]_i_74/CO[3]
                         net (fo=1, routed)           0.000    69.465    alum/D_registers_q_reg[7][11]_i_74_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.582 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    69.582    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.699 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    69.699    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.816 r  alum/D_registers_q_reg[7][11]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.816    alum/D_registers_q_reg[7][11]_i_48_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.933 r  alum/D_registers_q_reg[7][11]_i_39/CO[3]
                         net (fo=1, routed)           0.000    69.933    alum/D_registers_q_reg[7][11]_i_39_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.050 r  alum/D_registers_q_reg[7][11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    70.050    alum/D_registers_q_reg[7][11]_i_27_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.167 r  alum/D_registers_q_reg[7][11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    70.167    alum/D_registers_q_reg[7][11]_i_16_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.284 r  alum/D_registers_q_reg[7][11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    70.284    alum/D_registers_q_reg[7][11]_i_10_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.441 r  alum/D_registers_q_reg[7][11]_i_5/CO[1]
                         net (fo=36, routed)          0.907    71.348    alum/data2[11]
    SLICE_X44Y26         LUT3 (Prop_lut3_I0_O)        0.332    71.680 r  alum/D_registers_q[7][10]_i_73/O
                         net (fo=1, routed)           0.000    71.680    alum/D_registers_q[7][10]_i_73_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.230 r  alum/D_registers_q_reg[7][10]_i_66/CO[3]
                         net (fo=1, routed)           0.000    72.230    alum/D_registers_q_reg[7][10]_i_66_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.344 r  alum/D_registers_q_reg[7][10]_i_61/CO[3]
                         net (fo=1, routed)           0.000    72.344    alum/D_registers_q_reg[7][10]_i_61_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.458 r  alum/D_registers_q_reg[7][10]_i_56/CO[3]
                         net (fo=1, routed)           0.000    72.458    alum/D_registers_q_reg[7][10]_i_56_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.572 r  alum/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    72.572    alum/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.686 r  alum/D_registers_q_reg[7][10]_i_39/CO[3]
                         net (fo=1, routed)           0.000    72.686    alum/D_registers_q_reg[7][10]_i_39_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.800 r  alum/D_registers_q_reg[7][10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    72.800    alum/D_registers_q_reg[7][10]_i_27_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.914 r  alum/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    72.914    alum/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.028 r  alum/D_registers_q_reg[7][10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    73.028    alum/D_registers_q_reg[7][10]_i_8_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.185 r  alum/D_registers_q_reg[7][10]_i_5/CO[1]
                         net (fo=36, routed)          1.260    74.444    alum/data2[10]
    SLICE_X47Y24         LUT3 (Prop_lut3_I0_O)        0.329    74.773 r  alum/D_registers_q[7][9]_i_66/O
                         net (fo=1, routed)           0.000    74.773    alum/D_registers_q[7][9]_i_66_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    75.174 r  alum/D_registers_q_reg[7][9]_i_60/CO[3]
                         net (fo=1, routed)           0.009    75.183    alum/D_registers_q_reg[7][9]_i_60_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.297 r  alum/D_registers_q_reg[7][9]_i_55/CO[3]
                         net (fo=1, routed)           0.000    75.297    alum/D_registers_q_reg[7][9]_i_55_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.411 r  alum/D_registers_q_reg[7][9]_i_49/CO[3]
                         net (fo=1, routed)           0.000    75.411    alum/D_registers_q_reg[7][9]_i_49_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.525 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    75.525    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.639 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    75.639    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.753 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.753    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.867 r  alum/D_registers_q_reg[7][9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    75.867    alum/D_registers_q_reg[7][9]_i_11_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.024 r  alum/D_registers_q_reg[7][9]_i_5/CO[1]
                         net (fo=36, routed)          0.526    76.551    alum/data2[9]
    SLICE_X47Y32         LUT3 (Prop_lut3_I0_O)        0.329    76.880 r  alum/D_registers_q[7][8]_i_74/O
                         net (fo=1, routed)           0.000    76.880    alum/D_registers_q[7][8]_i_74_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.430 r  alum/D_registers_q_reg[7][8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    77.430    alum/D_registers_q_reg[7][8]_i_67_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.544 r  alum/D_registers_q_reg[7][8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    77.544    alum/D_registers_q_reg[7][8]_i_62_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.658 r  alum/D_registers_q_reg[7][8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    77.658    alum/D_registers_q_reg[7][8]_i_57_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.772 r  alum/D_registers_q_reg[7][8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    77.772    alum/D_registers_q_reg[7][8]_i_52_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.886 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    77.886    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.000 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.000    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.114 r  alum/D_registers_q_reg[7][8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    78.114    alum/D_registers_q_reg[7][8]_i_22_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.228 r  alum/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    78.228    alum/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.385 r  alum/D_registers_q_reg[7][8]_i_5/CO[1]
                         net (fo=36, routed)          1.310    79.695    alum/data2[8]
    SLICE_X49Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    80.480 r  alum/D_registers_q_reg[7][7]_i_62/CO[3]
                         net (fo=1, routed)           0.000    80.480    alum/D_registers_q_reg[7][7]_i_62_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.594 r  alum/D_registers_q_reg[7][7]_i_57/CO[3]
                         net (fo=1, routed)           0.000    80.594    alum/D_registers_q_reg[7][7]_i_57_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.708 r  alum/D_registers_q_reg[7][7]_i_52/CO[3]
                         net (fo=1, routed)           0.000    80.708    alum/D_registers_q_reg[7][7]_i_52_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.822 r  alum/D_registers_q_reg[7][7]_i_47/CO[3]
                         net (fo=1, routed)           0.000    80.822    alum/D_registers_q_reg[7][7]_i_47_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.936 r  alum/D_registers_q_reg[7][7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    80.936    alum/D_registers_q_reg[7][7]_i_42_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.050 r  alum/D_registers_q_reg[7][7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.050    alum/D_registers_q_reg[7][7]_i_32_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.164 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.164    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.278 r  alum/D_registers_q_reg[7][7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    81.278    alum/D_registers_q_reg[7][7]_i_10_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.435 r  alum/D_registers_q_reg[7][7]_i_5/CO[1]
                         net (fo=36, routed)          0.921    82.355    alum/data2[7]
    SLICE_X52Y29         LUT3 (Prop_lut3_I0_O)        0.329    82.684 r  alum/D_registers_q[7][6]_i_47/O
                         net (fo=1, routed)           0.000    82.684    alum/D_registers_q[7][6]_i_47_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.217 r  alum/D_registers_q_reg[7][6]_i_40/CO[3]
                         net (fo=1, routed)           0.000    83.217    alum/D_registers_q_reg[7][6]_i_40_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.334 r  alum/D_registers_q_reg[7][6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    83.334    alum/D_registers_q_reg[7][6]_i_35_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.451 r  alum/D_registers_q_reg[7][6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    83.451    alum/D_registers_q_reg[7][6]_i_30_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.568 r  alum/D_registers_q_reg[7][6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.568    alum/D_registers_q_reg[7][6]_i_25_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.685 r  alum/D_registers_q_reg[7][6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.685    alum/D_registers_q_reg[7][6]_i_20_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.802 r  alum/D_registers_q_reg[7][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    83.802    alum/D_registers_q_reg[7][6]_i_15_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.919 r  alum/D_registers_q_reg[7][6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    83.919    alum/D_registers_q_reg[7][6]_i_10_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.036 r  alum/D_registers_q_reg[7][6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    84.036    alum/D_registers_q_reg[7][6]_i_7_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.193 r  alum/D_registers_q_reg[7][6]_i_5/CO[1]
                         net (fo=36, routed)          1.063    85.256    alum/data2[6]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.332    85.588 r  alum/D_registers_q[7][5]_i_60/O
                         net (fo=1, routed)           0.000    85.588    alum/D_registers_q[7][5]_i_60_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.121 r  alum/D_registers_q_reg[7][5]_i_53/CO[3]
                         net (fo=1, routed)           0.000    86.121    alum/D_registers_q_reg[7][5]_i_53_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.238 r  alum/D_registers_q_reg[7][5]_i_48/CO[3]
                         net (fo=1, routed)           0.000    86.238    alum/D_registers_q_reg[7][5]_i_48_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.355 r  alum/D_registers_q_reg[7][5]_i_43/CO[3]
                         net (fo=1, routed)           0.000    86.355    alum/D_registers_q_reg[7][5]_i_43_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.472 r  alum/D_registers_q_reg[7][5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    86.472    alum/D_registers_q_reg[7][5]_i_38_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.589 r  alum/D_registers_q_reg[7][5]_i_33/CO[3]
                         net (fo=1, routed)           0.000    86.589    alum/D_registers_q_reg[7][5]_i_33_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.706 r  alum/D_registers_q_reg[7][5]_i_27/CO[3]
                         net (fo=1, routed)           0.000    86.706    alum/D_registers_q_reg[7][5]_i_27_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.823 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.823    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.940 r  alum/D_registers_q_reg[7][5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    86.940    alum/D_registers_q_reg[7][5]_i_10_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.097 r  alum/D_registers_q_reg[7][5]_i_5/CO[1]
                         net (fo=36, routed)          1.134    88.231    alum/data2[5]
    SLICE_X55Y23         LUT3 (Prop_lut3_I0_O)        0.332    88.563 r  alum/D_registers_q[7][4]_i_52/O
                         net (fo=1, routed)           0.000    88.563    alum/D_registers_q[7][4]_i_52_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.113 r  alum/D_registers_q_reg[7][4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    89.113    alum/D_registers_q_reg[7][4]_i_45_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.227 r  alum/D_registers_q_reg[7][4]_i_40/CO[3]
                         net (fo=1, routed)           0.009    89.236    alum/D_registers_q_reg[7][4]_i_40_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.350 r  alum/D_registers_q_reg[7][4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    89.350    alum/D_registers_q_reg[7][4]_i_35_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.464 r  alum/D_registers_q_reg[7][4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    89.464    alum/D_registers_q_reg[7][4]_i_30_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.578 r  alum/D_registers_q_reg[7][4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    89.578    alum/D_registers_q_reg[7][4]_i_25_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.692 r  alum/D_registers_q_reg[7][4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.692    alum/D_registers_q_reg[7][4]_i_20_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.806 r  alum/D_registers_q_reg[7][4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    89.806    alum/D_registers_q_reg[7][4]_i_12_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.920 r  alum/D_registers_q_reg[7][4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    89.920    alum/D_registers_q_reg[7][4]_i_7_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.077 r  alum/D_registers_q_reg[7][4]_i_5/CO[1]
                         net (fo=36, routed)          0.925    91.002    alum/data2[4]
    SLICE_X53Y23         LUT3 (Prop_lut3_I0_O)        0.329    91.331 r  alum/D_registers_q[7][3]_i_60/O
                         net (fo=1, routed)           0.000    91.331    alum/D_registers_q[7][3]_i_60_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.881 r  alum/D_registers_q_reg[7][3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    91.881    alum/D_registers_q_reg[7][3]_i_53_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.995 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.009    92.004    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.118 r  alum/D_registers_q_reg[7][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    92.118    alum/D_registers_q_reg[7][3]_i_43_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.232 r  alum/D_registers_q_reg[7][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    92.232    alum/D_registers_q_reg[7][3]_i_38_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.346 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.346    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.460 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    92.460    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.574 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.574    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.688 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.688    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.845 r  alum/D_registers_q_reg[7][3]_i_5/CO[1]
                         net (fo=36, routed)          1.023    93.868    alum/data2[3]
    SLICE_X57Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    94.653 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    94.653    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.767 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.009    94.776    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.890 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    94.890    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.004 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.004    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.118 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.118    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.232 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.232    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.346 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.346    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.460 r  alum/D_registers_q_reg[7][2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    95.460    alum/D_registers_q_reg[7][2]_i_8_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.617 r  alum/D_registers_q_reg[7][2]_i_5/CO[1]
                         net (fo=36, routed)          1.020    96.637    alum/data2[2]
    SLICE_X58Y23         LUT3 (Prop_lut3_I0_O)        0.329    96.966 r  alum/D_registers_q[7][1]_i_47/O
                         net (fo=1, routed)           0.000    96.966    alum/D_registers_q[7][1]_i_47_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.516 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    97.516    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.630 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.009    97.639    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.753 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    97.753    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.867 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    97.867    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.981 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    97.981    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.095 r  alum/D_registers_q_reg[7][1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.095    alum/D_registers_q_reg[7][1]_i_15_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.209 r  alum/D_registers_q_reg[7][1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.209    alum/D_registers_q_reg[7][1]_i_10_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.323 r  alum/D_registers_q_reg[7][1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    98.323    alum/D_registers_q_reg[7][1]_i_7_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.480 r  alum/D_registers_q_reg[7][1]_i_6/CO[1]
                         net (fo=36, routed)          0.973    99.453    alum/data2[1]
    SLICE_X60Y25         LUT3 (Prop_lut3_I0_O)        0.329    99.782 r  alum/D_registers_q[7][0]_i_79/O
                         net (fo=1, routed)           0.000    99.782    alum/D_registers_q[7][0]_i_79_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.315 r  alum/D_registers_q_reg[7][0]_i_72/CO[3]
                         net (fo=1, routed)           0.000   100.315    alum/D_registers_q_reg[7][0]_i_72_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.432 r  alum/D_registers_q_reg[7][0]_i_67/CO[3]
                         net (fo=1, routed)           0.000   100.432    alum/D_registers_q_reg[7][0]_i_67_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.549 r  alum/D_registers_q_reg[7][0]_i_62/CO[3]
                         net (fo=1, routed)           0.000   100.549    alum/D_registers_q_reg[7][0]_i_62_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.666 r  alum/D_registers_q_reg[7][0]_i_57/CO[3]
                         net (fo=1, routed)           0.000   100.666    alum/D_registers_q_reg[7][0]_i_57_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.783 r  alum/D_registers_q_reg[7][0]_i_52/CO[3]
                         net (fo=1, routed)           0.000   100.783    alum/D_registers_q_reg[7][0]_i_52_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.900 r  alum/D_registers_q_reg[7][0]_i_47/CO[3]
                         net (fo=1, routed)           0.000   100.900    alum/D_registers_q_reg[7][0]_i_47_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.017 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.017    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.134 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.134    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.291 r  alum/D_registers_q_reg[7][0]_i_10/CO[1]
                         net (fo=1, routed)           0.662   101.952    sm/data2[0]
    SLICE_X56Y35         LUT6 (Prop_lut6_I4_O)        0.332   102.284 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.657   102.941    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124   103.065 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          0.875   103.940    sm/M_alum_out[0]
    SLICE_X57Y47         LUT2 (Prop_lut2_I0_O)        0.124   104.064 r  sm/D_states_q[4]_i_11/O
                         net (fo=4, routed)           0.587   104.652    sm/D_states_q[4]_i_11_n_0
    SLICE_X55Y49         LUT2 (Prop_lut2_I1_O)        0.124   104.776 f  sm/D_states_q[0]_i_24/O
                         net (fo=3, routed)           0.423   105.199    sm/D_states_q[0]_i_24_n_0
    SLICE_X55Y49         LUT6 (Prop_lut6_I3_O)        0.124   105.323 r  sm/D_states_q[2]_i_22/O
                         net (fo=1, routed)           0.451   105.773    sm/D_states_q[2]_i_22_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I4_O)        0.124   105.897 r  sm/D_states_q[2]_i_7/O
                         net (fo=1, routed)           0.000   105.897    sm/D_states_q[2]_i_7_n_0
    SLICE_X56Y48         MUXF7 (Prop_muxf7_I1_O)      0.214   106.111 r  sm/D_states_q_reg[2]_i_3/O
                         net (fo=1, routed)           0.000   106.111    sm/D_states_q_reg[2]_i_3_n_0
    SLICE_X56Y48         MUXF8 (Prop_muxf8_I1_O)      0.088   106.199 r  sm/D_states_q_reg[2]_i_1/O
                         net (fo=4, routed)           0.588   106.788    sm/D_states_d__0[2]
    SLICE_X56Y48         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.454   115.970    sm/clk_IBUF_BUFG
    SLICE_X56Y48         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.259   116.229    
                         clock uncertainty           -0.035   116.194    
    SLICE_X56Y48         FDRE (Setup_fdre_C_D)       -0.223   115.971    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                        115.971    
                         arrival time                        -106.788    
  -------------------------------------------------------------------
                         slack                                  9.183    

Slack (MET) :             9.220ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.689ns  (logic 60.487ns (59.482%)  route 41.202ns (40.518%))
  Logic Levels:           322  (CARRY4=286 LUT2=2 LUT3=25 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 115.958 - 111.111 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.638     5.222    sm/clk_IBUF_BUFG
    SLICE_X61Y47         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDRE (Prop_fdre_C_Q)         0.456     5.678 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=127, routed)         1.768     7.447    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X51Y41         LUT6 (Prop_lut6_I1_O)        0.124     7.571 r  sm/ram_reg_i_153/O
                         net (fo=1, routed)           0.000     7.571    sm/ram_reg_i_153_n_0
    SLICE_X51Y41         MUXF7 (Prop_muxf7_I0_O)      0.212     7.783 r  sm/ram_reg_i_135/O
                         net (fo=1, routed)           0.859     8.641    sm/ram_reg_i_135_n_0
    SLICE_X51Y41         LUT5 (Prop_lut5_I4_O)        0.329     8.970 r  sm/ram_reg_i_119/O
                         net (fo=74, routed)          1.396    10.367    L_reg/M_sm_ra1[0]
    SLICE_X64Y37         LUT6 (Prop_lut6_I4_O)        0.327    10.694 r  L_reg/D_registers_q[7][31]_i_101/O
                         net (fo=2, routed)           1.148    11.842    L_reg/D_registers_q[7][31]_i_101_n_0
    SLICE_X61Y28         LUT3 (Prop_lut3_I0_O)        0.150    11.992 r  L_reg/D_registers_q[7][31]_i_70/O
                         net (fo=5, routed)           0.587    12.578    sm/M_alum_a[31]
    SLICE_X63Y30         LUT2 (Prop_lut2_I1_O)        0.326    12.904 r  sm/D_registers_q[7][31]_i_193/O
                         net (fo=1, routed)           0.000    12.904    alum/S[0]
    SLICE_X63Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.436 r  alum/D_registers_q_reg[7][31]_i_184/CO[3]
                         net (fo=1, routed)           0.000    13.436    alum/D_registers_q_reg[7][31]_i_184_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.550 r  alum/D_registers_q_reg[7][31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    13.550    alum/D_registers_q_reg[7][31]_i_179_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.664 r  alum/D_registers_q_reg[7][31]_i_174/CO[3]
                         net (fo=1, routed)           0.000    13.664    alum/D_registers_q_reg[7][31]_i_174_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.778 r  alum/D_registers_q_reg[7][31]_i_169/CO[3]
                         net (fo=1, routed)           0.000    13.778    alum/D_registers_q_reg[7][31]_i_169_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.892 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    13.892    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.006 r  alum/D_registers_q_reg[7][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000    14.006    alum/D_registers_q_reg[7][31]_i_146_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.120 r  alum/D_registers_q_reg[7][31]_i_116/CO[3]
                         net (fo=1, routed)           0.000    14.120    alum/D_registers_q_reg[7][31]_i_116_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.234 r  alum/D_registers_q_reg[7][31]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.234    alum/D_registers_q_reg[7][31]_i_78_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.505 r  alum/D_registers_q_reg[7][31]_i_35/CO[0]
                         net (fo=37, routed)          0.832    15.337    alum/data2[31]
    SLICE_X62Y30         LUT3 (Prop_lut3_I0_O)        0.373    15.710 r  alum/D_registers_q[7][29]_i_86/O
                         net (fo=1, routed)           0.000    15.710    alum/D_registers_q[7][29]_i_86_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.260 r  alum/D_registers_q_reg[7][29]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.260    alum/D_registers_q_reg[7][29]_i_72_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.374 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.374    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.488 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.488    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.602 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.602    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.716 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.716    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.830 r  alum/D_registers_q_reg[7][29]_i_22/CO[3]
                         net (fo=1, routed)           0.000    16.830    alum/D_registers_q_reg[7][29]_i_22_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.944 r  alum/D_registers_q_reg[7][29]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.944    alum/D_registers_q_reg[7][29]_i_12_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.058 r  alum/D_registers_q_reg[7][29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.058    alum/D_registers_q_reg[7][29]_i_8_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.215 r  alum/D_registers_q_reg[7][30]_i_18/CO[1]
                         net (fo=36, routed)          0.982    18.198    alum/data2[30]
    SLICE_X61Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    18.983 r  alum/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    18.983    alum/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.097 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.097    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.211 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.211    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.325 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.325    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.439 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.439    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.553 r  alum/D_registers_q_reg[7][29]_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.553    alum/D_registers_q_reg[7][29]_i_21_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.667 r  alum/D_registers_q_reg[7][29]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.667    alum/D_registers_q_reg[7][29]_i_11_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.781 r  alum/D_registers_q_reg[7][29]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.781    alum/D_registers_q_reg[7][29]_i_7_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.938 r  alum/D_registers_q_reg[7][29]_i_4/CO[1]
                         net (fo=36, routed)          0.903    20.841    alum/data2[29]
    SLICE_X59Y32         LUT3 (Prop_lut3_I0_O)        0.329    21.170 r  alum/D_registers_q[7][28]_i_125/O
                         net (fo=1, routed)           0.000    21.170    alum/D_registers_q[7][28]_i_125_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.720 r  alum/D_registers_q_reg[7][28]_i_111/CO[3]
                         net (fo=1, routed)           0.000    21.720    alum/D_registers_q_reg[7][28]_i_111_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.834 r  alum/D_registers_q_reg[7][28]_i_97/CO[3]
                         net (fo=1, routed)           0.000    21.834    alum/D_registers_q_reg[7][28]_i_97_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.948 r  alum/D_registers_q_reg[7][28]_i_85/CO[3]
                         net (fo=1, routed)           0.000    21.948    alum/D_registers_q_reg[7][28]_i_85_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.062 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.062    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.176 r  alum/D_registers_q_reg[7][28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.176    alum/D_registers_q_reg[7][28]_i_66_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.290 r  alum/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    22.290    alum/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.404 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.404    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X59Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.518 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.518    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.675 r  alum/D_registers_q_reg[7][28]_i_5/CO[1]
                         net (fo=36, routed)          0.855    23.530    alum/data2[28]
    SLICE_X58Y32         LUT3 (Prop_lut3_I0_O)        0.329    23.859 r  alum/D_registers_q[7][27]_i_47/O
                         net (fo=1, routed)           0.000    23.859    alum/D_registers_q[7][27]_i_47_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.409 r  alum/D_registers_q_reg[7][27]_i_40/CO[3]
                         net (fo=1, routed)           0.000    24.409    alum/D_registers_q_reg[7][27]_i_40_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.523 r  alum/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.523    alum/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.637 r  alum/D_registers_q_reg[7][27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.637    alum/D_registers_q_reg[7][27]_i_30_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.751 r  alum/D_registers_q_reg[7][27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.751    alum/D_registers_q_reg[7][27]_i_25_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.865 r  alum/D_registers_q_reg[7][27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.865    alum/D_registers_q_reg[7][27]_i_20_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.979 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.979    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.093 r  alum/D_registers_q_reg[7][27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.093    alum/D_registers_q_reg[7][27]_i_10_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.207 r  alum/D_registers_q_reg[7][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    25.207    alum/D_registers_q_reg[7][27]_i_7_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.364 r  alum/D_registers_q_reg[7][27]_i_4/CO[1]
                         net (fo=36, routed)          1.066    26.430    alum/data2[27]
    SLICE_X57Y32         LUT3 (Prop_lut3_I0_O)        0.329    26.759 r  alum/D_registers_q[7][26]_i_87/O
                         net (fo=1, routed)           0.000    26.759    alum/D_registers_q[7][26]_i_87_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.309 r  alum/D_registers_q_reg[7][26]_i_75/CO[3]
                         net (fo=1, routed)           0.000    27.309    alum/D_registers_q_reg[7][26]_i_75_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.423 r  alum/D_registers_q_reg[7][26]_i_68/CO[3]
                         net (fo=1, routed)           0.000    27.423    alum/D_registers_q_reg[7][26]_i_68_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.537 r  alum/D_registers_q_reg[7][26]_i_58/CO[3]
                         net (fo=1, routed)           0.000    27.537    alum/D_registers_q_reg[7][26]_i_58_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.651 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    27.651    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.765 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    27.765    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.879 r  alum/D_registers_q_reg[7][26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.879    alum/D_registers_q_reg[7][26]_i_25_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.993 r  alum/D_registers_q_reg[7][26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.993    alum/D_registers_q_reg[7][26]_i_14_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.107 r  alum/D_registers_q_reg[7][26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.107    alum/D_registers_q_reg[7][26]_i_8_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.264 r  alum/D_registers_q_reg[7][26]_i_4/CO[1]
                         net (fo=36, routed)          1.001    29.265    alum/data2[26]
    SLICE_X53Y32         LUT3 (Prop_lut3_I0_O)        0.329    29.594 r  alum/D_registers_q[7][25]_i_81/O
                         net (fo=1, routed)           0.000    29.594    alum/D_registers_q[7][25]_i_81_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.144 r  alum/D_registers_q_reg[7][25]_i_72/CO[3]
                         net (fo=1, routed)           0.000    30.144    alum/D_registers_q_reg[7][25]_i_72_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.258 r  alum/D_registers_q_reg[7][25]_i_62/CO[3]
                         net (fo=1, routed)           0.000    30.258    alum/D_registers_q_reg[7][25]_i_62_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.372 r  alum/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.372    alum/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.486 r  alum/D_registers_q_reg[7][25]_i_45/CO[3]
                         net (fo=1, routed)           0.000    30.486    alum/D_registers_q_reg[7][25]_i_45_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.600 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.600    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.714 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.714    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.828 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.828    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.942 r  alum/D_registers_q_reg[7][25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.942    alum/D_registers_q_reg[7][25]_i_8_n_0
    SLICE_X53Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.099 r  alum/D_registers_q_reg[7][25]_i_4/CO[1]
                         net (fo=36, routed)          1.283    32.382    alum/data2[25]
    SLICE_X56Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    33.182 r  alum/D_registers_q_reg[7][24]_i_118/CO[3]
                         net (fo=1, routed)           0.000    33.182    alum/D_registers_q_reg[7][24]_i_118_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.299 r  alum/D_registers_q_reg[7][24]_i_103/CO[3]
                         net (fo=1, routed)           0.000    33.299    alum/D_registers_q_reg[7][24]_i_103_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.416 r  alum/D_registers_q_reg[7][24]_i_91/CO[3]
                         net (fo=1, routed)           0.000    33.416    alum/D_registers_q_reg[7][24]_i_91_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.533 r  alum/D_registers_q_reg[7][24]_i_79/CO[3]
                         net (fo=1, routed)           0.000    33.533    alum/D_registers_q_reg[7][24]_i_79_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.650 r  alum/D_registers_q_reg[7][24]_i_64/CO[3]
                         net (fo=1, routed)           0.000    33.650    alum/D_registers_q_reg[7][24]_i_64_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.767 r  alum/D_registers_q_reg[7][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.767    alum/D_registers_q_reg[7][24]_i_48_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.884 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.884    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.001 r  alum/D_registers_q_reg[7][24]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.001    alum/D_registers_q_reg[7][24]_i_12_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.158 r  alum/D_registers_q_reg[7][24]_i_5/CO[1]
                         net (fo=36, routed)          0.791    34.949    alum/data2[24]
    SLICE_X55Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    35.737 r  alum/D_registers_q_reg[7][23]_i_40/CO[3]
                         net (fo=1, routed)           0.000    35.737    alum/D_registers_q_reg[7][23]_i_40_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.851 r  alum/D_registers_q_reg[7][23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.851    alum/D_registers_q_reg[7][23]_i_35_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.965 r  alum/D_registers_q_reg[7][23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.965    alum/D_registers_q_reg[7][23]_i_30_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.079 r  alum/D_registers_q_reg[7][23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.079    alum/D_registers_q_reg[7][23]_i_25_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.193 r  alum/D_registers_q_reg[7][23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.193    alum/D_registers_q_reg[7][23]_i_20_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.307 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.307    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.421 r  alum/D_registers_q_reg[7][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.421    alum/D_registers_q_reg[7][23]_i_10_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.535 r  alum/D_registers_q_reg[7][23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    36.535    alum/D_registers_q_reg[7][23]_i_7_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.692 r  alum/D_registers_q_reg[7][23]_i_4/CO[1]
                         net (fo=36, routed)          1.148    37.839    alum/data2[23]
    SLICE_X51Y31         LUT3 (Prop_lut3_I0_O)        0.329    38.168 r  alum/D_registers_q[7][22]_i_78/O
                         net (fo=1, routed)           0.000    38.168    alum/D_registers_q[7][22]_i_78_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.718 r  alum/D_registers_q_reg[7][22]_i_68/CO[3]
                         net (fo=1, routed)           0.000    38.718    alum/D_registers_q_reg[7][22]_i_68_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.832 r  alum/D_registers_q_reg[7][22]_i_58/CO[3]
                         net (fo=1, routed)           0.000    38.832    alum/D_registers_q_reg[7][22]_i_58_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.946 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.946    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.060 r  alum/D_registers_q_reg[7][22]_i_39/CO[3]
                         net (fo=1, routed)           0.000    39.060    alum/D_registers_q_reg[7][22]_i_39_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.174 r  alum/D_registers_q_reg[7][22]_i_26/CO[3]
                         net (fo=1, routed)           0.000    39.174    alum/D_registers_q_reg[7][22]_i_26_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.288 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.288    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.402 r  alum/D_registers_q_reg[7][22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    39.402    alum/D_registers_q_reg[7][22]_i_8_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.559 r  alum/D_registers_q_reg[7][22]_i_4/CO[1]
                         net (fo=36, routed)          1.050    40.609    alum/data2[22]
    SLICE_X50Y28         LUT3 (Prop_lut3_I0_O)        0.329    40.938 r  alum/D_registers_q[7][21]_i_86/O
                         net (fo=1, routed)           0.000    40.938    alum/D_registers_q[7][21]_i_86_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.471 r  alum/D_registers_q_reg[7][21]_i_77/CO[3]
                         net (fo=1, routed)           0.000    41.471    alum/D_registers_q_reg[7][21]_i_77_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.588 r  alum/D_registers_q_reg[7][21]_i_67/CO[3]
                         net (fo=1, routed)           0.000    41.588    alum/D_registers_q_reg[7][21]_i_67_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.705 r  alum/D_registers_q_reg[7][21]_i_57/CO[3]
                         net (fo=1, routed)           0.000    41.705    alum/D_registers_q_reg[7][21]_i_57_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.822 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    41.822    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.939 r  alum/D_registers_q_reg[7][21]_i_39/CO[3]
                         net (fo=1, routed)           0.000    41.939    alum/D_registers_q_reg[7][21]_i_39_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.056 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    42.056    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.173 r  alum/D_registers_q_reg[7][21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.173    alum/D_registers_q_reg[7][21]_i_13_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.290 r  alum/D_registers_q_reg[7][21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    42.290    alum/D_registers_q_reg[7][21]_i_8_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.447 r  alum/D_registers_q_reg[7][21]_i_4/CO[1]
                         net (fo=36, routed)          0.957    43.404    alum/data2[21]
    SLICE_X48Y28         LUT3 (Prop_lut3_I0_O)        0.332    43.736 r  alum/D_registers_q[7][20]_i_88/O
                         net (fo=1, routed)           0.000    43.736    alum/D_registers_q[7][20]_i_88_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.286 r  alum/D_registers_q_reg[7][20]_i_79/CO[3]
                         net (fo=1, routed)           0.000    44.286    alum/D_registers_q_reg[7][20]_i_79_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.400 r  alum/D_registers_q_reg[7][20]_i_69/CO[3]
                         net (fo=1, routed)           0.000    44.400    alum/D_registers_q_reg[7][20]_i_69_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.514 r  alum/D_registers_q_reg[7][20]_i_59/CO[3]
                         net (fo=1, routed)           0.000    44.514    alum/D_registers_q_reg[7][20]_i_59_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.628 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    44.628    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.742 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    44.742    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.856 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    44.856    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.970 r  alum/D_registers_q_reg[7][20]_i_21/CO[3]
                         net (fo=1, routed)           0.000    44.970    alum/D_registers_q_reg[7][20]_i_21_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.084 r  alum/D_registers_q_reg[7][20]_i_11/CO[3]
                         net (fo=1, routed)           0.000    45.084    alum/D_registers_q_reg[7][20]_i_11_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.241 r  alum/D_registers_q_reg[7][20]_i_5/CO[1]
                         net (fo=36, routed)          1.186    46.427    alum/data2[20]
    SLICE_X46Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    47.227 r  alum/D_registers_q_reg[7][19]_i_116/CO[3]
                         net (fo=1, routed)           0.000    47.227    alum/D_registers_q_reg[7][19]_i_116_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.344 r  alum/D_registers_q_reg[7][19]_i_104/CO[3]
                         net (fo=1, routed)           0.000    47.344    alum/D_registers_q_reg[7][19]_i_104_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.461 r  alum/D_registers_q_reg[7][19]_i_92/CO[3]
                         net (fo=1, routed)           0.000    47.461    alum/D_registers_q_reg[7][19]_i_92_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.578 r  alum/D_registers_q_reg[7][19]_i_77/CO[3]
                         net (fo=1, routed)           0.000    47.578    alum/D_registers_q_reg[7][19]_i_77_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.695 r  alum/D_registers_q_reg[7][19]_i_65/CO[3]
                         net (fo=1, routed)           0.000    47.695    alum/D_registers_q_reg[7][19]_i_65_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.812 r  alum/D_registers_q_reg[7][19]_i_51/CO[3]
                         net (fo=1, routed)           0.000    47.812    alum/D_registers_q_reg[7][19]_i_51_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.929 r  alum/D_registers_q_reg[7][19]_i_34/CO[3]
                         net (fo=1, routed)           0.000    47.929    alum/D_registers_q_reg[7][19]_i_34_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.046 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.046    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.203 r  alum/D_registers_q_reg[7][19]_i_5/CO[1]
                         net (fo=36, routed)          0.937    49.140    alum/data2[19]
    SLICE_X45Y27         LUT3 (Prop_lut3_I0_O)        0.332    49.472 r  alum/D_registers_q[7][18]_i_47/O
                         net (fo=1, routed)           0.000    49.472    alum/D_registers_q[7][18]_i_47_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.022 r  alum/D_registers_q_reg[7][18]_i_40/CO[3]
                         net (fo=1, routed)           0.000    50.022    alum/D_registers_q_reg[7][18]_i_40_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.136 r  alum/D_registers_q_reg[7][18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    50.136    alum/D_registers_q_reg[7][18]_i_35_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.250 r  alum/D_registers_q_reg[7][18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    50.250    alum/D_registers_q_reg[7][18]_i_30_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.364 r  alum/D_registers_q_reg[7][18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.364    alum/D_registers_q_reg[7][18]_i_25_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.478 r  alum/D_registers_q_reg[7][18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    50.478    alum/D_registers_q_reg[7][18]_i_20_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.592 r  alum/D_registers_q_reg[7][18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    50.592    alum/D_registers_q_reg[7][18]_i_15_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.706 r  alum/D_registers_q_reg[7][18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.706    alum/D_registers_q_reg[7][18]_i_10_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.820 r  alum/D_registers_q_reg[7][18]_i_7/CO[3]
                         net (fo=1, routed)           0.000    50.820    alum/D_registers_q_reg[7][18]_i_7_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.977 r  alum/D_registers_q_reg[7][18]_i_4/CO[1]
                         net (fo=36, routed)          1.142    52.120    alum/data2[18]
    SLICE_X43Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    52.905 r  alum/D_registers_q_reg[7][17]_i_78/CO[3]
                         net (fo=1, routed)           0.000    52.905    alum/D_registers_q_reg[7][17]_i_78_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.019 r  alum/D_registers_q_reg[7][17]_i_68/CO[3]
                         net (fo=1, routed)           0.000    53.019    alum/D_registers_q_reg[7][17]_i_68_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.133 r  alum/D_registers_q_reg[7][17]_i_58/CO[3]
                         net (fo=1, routed)           0.000    53.133    alum/D_registers_q_reg[7][17]_i_58_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.247 r  alum/D_registers_q_reg[7][17]_i_51/CO[3]
                         net (fo=1, routed)           0.000    53.247    alum/D_registers_q_reg[7][17]_i_51_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.361 r  alum/D_registers_q_reg[7][17]_i_39/CO[3]
                         net (fo=1, routed)           0.000    53.361    alum/D_registers_q_reg[7][17]_i_39_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.475 r  alum/D_registers_q_reg[7][17]_i_26/CO[3]
                         net (fo=1, routed)           0.000    53.475    alum/D_registers_q_reg[7][17]_i_26_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.589 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.589    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.703 r  alum/D_registers_q_reg[7][17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    53.703    alum/D_registers_q_reg[7][17]_i_8_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.860 r  alum/D_registers_q_reg[7][17]_i_4/CO[1]
                         net (fo=36, routed)          0.903    54.762    alum/data2[17]
    SLICE_X41Y27         LUT3 (Prop_lut3_I0_O)        0.329    55.091 r  alum/D_registers_q[7][16]_i_86/O
                         net (fo=1, routed)           0.000    55.091    alum/D_registers_q[7][16]_i_86_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.641 r  alum/D_registers_q_reg[7][16]_i_74/CO[3]
                         net (fo=1, routed)           0.000    55.641    alum/D_registers_q_reg[7][16]_i_74_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.755 r  alum/D_registers_q_reg[7][16]_i_64/CO[3]
                         net (fo=1, routed)           0.000    55.755    alum/D_registers_q_reg[7][16]_i_64_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.869 r  alum/D_registers_q_reg[7][16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    55.869    alum/D_registers_q_reg[7][16]_i_57_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.983 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    55.983    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.097 r  alum/D_registers_q_reg[7][16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    56.097    alum/D_registers_q_reg[7][16]_i_36_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.211 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.211    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.325 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.325    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.439 r  alum/D_registers_q_reg[7][16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    56.439    alum/D_registers_q_reg[7][16]_i_8_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.596 r  alum/D_registers_q_reg[7][16]_i_4/CO[1]
                         net (fo=36, routed)          0.913    57.510    alum/data2[16]
    SLICE_X37Y27         LUT3 (Prop_lut3_I0_O)        0.329    57.839 r  alum/D_registers_q[7][15]_i_94/O
                         net (fo=1, routed)           0.000    57.839    alum/D_registers_q[7][15]_i_94_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.389 r  alum/D_registers_q_reg[7][15]_i_82/CO[3]
                         net (fo=1, routed)           0.000    58.389    alum/D_registers_q_reg[7][15]_i_82_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.503 r  alum/D_registers_q_reg[7][15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    58.503    alum/D_registers_q_reg[7][15]_i_72_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.617 r  alum/D_registers_q_reg[7][15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    58.617    alum/D_registers_q_reg[7][15]_i_65_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.731 r  alum/D_registers_q_reg[7][15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    58.731    alum/D_registers_q_reg[7][15]_i_55_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.845 r  alum/D_registers_q_reg[7][15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.845    alum/D_registers_q_reg[7][15]_i_45_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.959 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    58.959    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.073 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.073    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.187 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.187    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.344 r  alum/D_registers_q_reg[7][15]_i_5/CO[1]
                         net (fo=36, routed)          1.080    60.423    alum/data2[15]
    SLICE_X39Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    61.208 r  alum/D_registers_q_reg[7][14]_i_100/CO[3]
                         net (fo=1, routed)           0.000    61.208    alum/D_registers_q_reg[7][14]_i_100_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.322 r  alum/D_registers_q_reg[7][14]_i_88/CO[3]
                         net (fo=1, routed)           0.000    61.322    alum/D_registers_q_reg[7][14]_i_88_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.436 r  alum/D_registers_q_reg[7][14]_i_73/CO[3]
                         net (fo=1, routed)           0.000    61.436    alum/D_registers_q_reg[7][14]_i_73_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.550 r  alum/D_registers_q_reg[7][14]_i_61/CO[3]
                         net (fo=1, routed)           0.000    61.550    alum/D_registers_q_reg[7][14]_i_61_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.664 r  alum/D_registers_q_reg[7][14]_i_49/CO[3]
                         net (fo=1, routed)           0.000    61.664    alum/D_registers_q_reg[7][14]_i_49_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.778 r  alum/D_registers_q_reg[7][14]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.778    alum/D_registers_q_reg[7][14]_i_36_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.892 r  alum/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    61.892    alum/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.006 r  alum/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    62.006    alum/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.163 r  alum/D_registers_q_reg[7][14]_i_5/CO[1]
                         net (fo=36, routed)          0.898    63.061    alum/data2[14]
    SLICE_X38Y26         LUT3 (Prop_lut3_I0_O)        0.329    63.390 r  alum/D_registers_q[7][13]_i_53/O
                         net (fo=1, routed)           0.000    63.390    alum/D_registers_q[7][13]_i_53_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.923 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    63.923    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.040 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.040    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.157 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    64.157    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.274 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.274    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.391 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    64.391    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.508 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.508    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.625 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    64.625    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.742 r  alum/D_registers_q_reg[7][13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    64.742    alum/D_registers_q_reg[7][13]_i_10_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.899 r  alum/D_registers_q_reg[7][13]_i_5/CO[1]
                         net (fo=36, routed)          0.958    65.857    alum/data2[13]
    SLICE_X40Y26         LUT3 (Prop_lut3_I0_O)        0.332    66.189 r  alum/D_registers_q[7][12]_i_82/O
                         net (fo=1, routed)           0.000    66.189    alum/D_registers_q[7][12]_i_82_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.739 r  alum/D_registers_q_reg[7][12]_i_75/CO[3]
                         net (fo=1, routed)           0.000    66.739    alum/D_registers_q_reg[7][12]_i_75_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.853 r  alum/D_registers_q_reg[7][12]_i_65/CO[3]
                         net (fo=1, routed)           0.000    66.853    alum/D_registers_q_reg[7][12]_i_65_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.967 r  alum/D_registers_q_reg[7][12]_i_58/CO[3]
                         net (fo=1, routed)           0.000    66.967    alum/D_registers_q_reg[7][12]_i_58_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.081 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.081    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.195 r  alum/D_registers_q_reg[7][12]_i_36/CO[3]
                         net (fo=1, routed)           0.000    67.195    alum/D_registers_q_reg[7][12]_i_36_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.309 r  alum/D_registers_q_reg[7][12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    67.309    alum/D_registers_q_reg[7][12]_i_24_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.423 r  alum/D_registers_q_reg[7][12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.423    alum/D_registers_q_reg[7][12]_i_12_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.537 r  alum/D_registers_q_reg[7][12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    67.537    alum/D_registers_q_reg[7][12]_i_7_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.694 r  alum/D_registers_q_reg[7][12]_i_5/CO[1]
                         net (fo=36, routed)          0.909    68.603    alum/data2[12]
    SLICE_X42Y26         LUT3 (Prop_lut3_I0_O)        0.329    68.932 r  alum/D_registers_q[7][11]_i_81/O
                         net (fo=1, routed)           0.000    68.932    alum/D_registers_q[7][11]_i_81_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.465 r  alum/D_registers_q_reg[7][11]_i_74/CO[3]
                         net (fo=1, routed)           0.000    69.465    alum/D_registers_q_reg[7][11]_i_74_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.582 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    69.582    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.699 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    69.699    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.816 r  alum/D_registers_q_reg[7][11]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.816    alum/D_registers_q_reg[7][11]_i_48_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.933 r  alum/D_registers_q_reg[7][11]_i_39/CO[3]
                         net (fo=1, routed)           0.000    69.933    alum/D_registers_q_reg[7][11]_i_39_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.050 r  alum/D_registers_q_reg[7][11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    70.050    alum/D_registers_q_reg[7][11]_i_27_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.167 r  alum/D_registers_q_reg[7][11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    70.167    alum/D_registers_q_reg[7][11]_i_16_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.284 r  alum/D_registers_q_reg[7][11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    70.284    alum/D_registers_q_reg[7][11]_i_10_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.441 r  alum/D_registers_q_reg[7][11]_i_5/CO[1]
                         net (fo=36, routed)          0.907    71.348    alum/data2[11]
    SLICE_X44Y26         LUT3 (Prop_lut3_I0_O)        0.332    71.680 r  alum/D_registers_q[7][10]_i_73/O
                         net (fo=1, routed)           0.000    71.680    alum/D_registers_q[7][10]_i_73_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.230 r  alum/D_registers_q_reg[7][10]_i_66/CO[3]
                         net (fo=1, routed)           0.000    72.230    alum/D_registers_q_reg[7][10]_i_66_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.344 r  alum/D_registers_q_reg[7][10]_i_61/CO[3]
                         net (fo=1, routed)           0.000    72.344    alum/D_registers_q_reg[7][10]_i_61_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.458 r  alum/D_registers_q_reg[7][10]_i_56/CO[3]
                         net (fo=1, routed)           0.000    72.458    alum/D_registers_q_reg[7][10]_i_56_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.572 r  alum/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    72.572    alum/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.686 r  alum/D_registers_q_reg[7][10]_i_39/CO[3]
                         net (fo=1, routed)           0.000    72.686    alum/D_registers_q_reg[7][10]_i_39_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.800 r  alum/D_registers_q_reg[7][10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    72.800    alum/D_registers_q_reg[7][10]_i_27_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.914 r  alum/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    72.914    alum/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.028 r  alum/D_registers_q_reg[7][10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    73.028    alum/D_registers_q_reg[7][10]_i_8_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.185 r  alum/D_registers_q_reg[7][10]_i_5/CO[1]
                         net (fo=36, routed)          1.260    74.444    alum/data2[10]
    SLICE_X47Y24         LUT3 (Prop_lut3_I0_O)        0.329    74.773 r  alum/D_registers_q[7][9]_i_66/O
                         net (fo=1, routed)           0.000    74.773    alum/D_registers_q[7][9]_i_66_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    75.174 r  alum/D_registers_q_reg[7][9]_i_60/CO[3]
                         net (fo=1, routed)           0.009    75.183    alum/D_registers_q_reg[7][9]_i_60_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.297 r  alum/D_registers_q_reg[7][9]_i_55/CO[3]
                         net (fo=1, routed)           0.000    75.297    alum/D_registers_q_reg[7][9]_i_55_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.411 r  alum/D_registers_q_reg[7][9]_i_49/CO[3]
                         net (fo=1, routed)           0.000    75.411    alum/D_registers_q_reg[7][9]_i_49_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.525 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    75.525    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.639 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    75.639    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.753 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.753    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.867 r  alum/D_registers_q_reg[7][9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    75.867    alum/D_registers_q_reg[7][9]_i_11_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.024 r  alum/D_registers_q_reg[7][9]_i_5/CO[1]
                         net (fo=36, routed)          0.526    76.551    alum/data2[9]
    SLICE_X47Y32         LUT3 (Prop_lut3_I0_O)        0.329    76.880 r  alum/D_registers_q[7][8]_i_74/O
                         net (fo=1, routed)           0.000    76.880    alum/D_registers_q[7][8]_i_74_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.430 r  alum/D_registers_q_reg[7][8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    77.430    alum/D_registers_q_reg[7][8]_i_67_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.544 r  alum/D_registers_q_reg[7][8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    77.544    alum/D_registers_q_reg[7][8]_i_62_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.658 r  alum/D_registers_q_reg[7][8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    77.658    alum/D_registers_q_reg[7][8]_i_57_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.772 r  alum/D_registers_q_reg[7][8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    77.772    alum/D_registers_q_reg[7][8]_i_52_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.886 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    77.886    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.000 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.000    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.114 r  alum/D_registers_q_reg[7][8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    78.114    alum/D_registers_q_reg[7][8]_i_22_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.228 r  alum/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    78.228    alum/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.385 r  alum/D_registers_q_reg[7][8]_i_5/CO[1]
                         net (fo=36, routed)          1.310    79.695    alum/data2[8]
    SLICE_X49Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    80.480 r  alum/D_registers_q_reg[7][7]_i_62/CO[3]
                         net (fo=1, routed)           0.000    80.480    alum/D_registers_q_reg[7][7]_i_62_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.594 r  alum/D_registers_q_reg[7][7]_i_57/CO[3]
                         net (fo=1, routed)           0.000    80.594    alum/D_registers_q_reg[7][7]_i_57_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.708 r  alum/D_registers_q_reg[7][7]_i_52/CO[3]
                         net (fo=1, routed)           0.000    80.708    alum/D_registers_q_reg[7][7]_i_52_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.822 r  alum/D_registers_q_reg[7][7]_i_47/CO[3]
                         net (fo=1, routed)           0.000    80.822    alum/D_registers_q_reg[7][7]_i_47_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.936 r  alum/D_registers_q_reg[7][7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    80.936    alum/D_registers_q_reg[7][7]_i_42_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.050 r  alum/D_registers_q_reg[7][7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.050    alum/D_registers_q_reg[7][7]_i_32_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.164 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.164    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.278 r  alum/D_registers_q_reg[7][7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    81.278    alum/D_registers_q_reg[7][7]_i_10_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.435 r  alum/D_registers_q_reg[7][7]_i_5/CO[1]
                         net (fo=36, routed)          0.921    82.355    alum/data2[7]
    SLICE_X52Y29         LUT3 (Prop_lut3_I0_O)        0.329    82.684 r  alum/D_registers_q[7][6]_i_47/O
                         net (fo=1, routed)           0.000    82.684    alum/D_registers_q[7][6]_i_47_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.217 r  alum/D_registers_q_reg[7][6]_i_40/CO[3]
                         net (fo=1, routed)           0.000    83.217    alum/D_registers_q_reg[7][6]_i_40_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.334 r  alum/D_registers_q_reg[7][6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    83.334    alum/D_registers_q_reg[7][6]_i_35_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.451 r  alum/D_registers_q_reg[7][6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    83.451    alum/D_registers_q_reg[7][6]_i_30_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.568 r  alum/D_registers_q_reg[7][6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.568    alum/D_registers_q_reg[7][6]_i_25_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.685 r  alum/D_registers_q_reg[7][6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.685    alum/D_registers_q_reg[7][6]_i_20_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.802 r  alum/D_registers_q_reg[7][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    83.802    alum/D_registers_q_reg[7][6]_i_15_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.919 r  alum/D_registers_q_reg[7][6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    83.919    alum/D_registers_q_reg[7][6]_i_10_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.036 r  alum/D_registers_q_reg[7][6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    84.036    alum/D_registers_q_reg[7][6]_i_7_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.193 r  alum/D_registers_q_reg[7][6]_i_5/CO[1]
                         net (fo=36, routed)          1.063    85.256    alum/data2[6]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.332    85.588 r  alum/D_registers_q[7][5]_i_60/O
                         net (fo=1, routed)           0.000    85.588    alum/D_registers_q[7][5]_i_60_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.121 r  alum/D_registers_q_reg[7][5]_i_53/CO[3]
                         net (fo=1, routed)           0.000    86.121    alum/D_registers_q_reg[7][5]_i_53_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.238 r  alum/D_registers_q_reg[7][5]_i_48/CO[3]
                         net (fo=1, routed)           0.000    86.238    alum/D_registers_q_reg[7][5]_i_48_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.355 r  alum/D_registers_q_reg[7][5]_i_43/CO[3]
                         net (fo=1, routed)           0.000    86.355    alum/D_registers_q_reg[7][5]_i_43_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.472 r  alum/D_registers_q_reg[7][5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    86.472    alum/D_registers_q_reg[7][5]_i_38_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.589 r  alum/D_registers_q_reg[7][5]_i_33/CO[3]
                         net (fo=1, routed)           0.000    86.589    alum/D_registers_q_reg[7][5]_i_33_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.706 r  alum/D_registers_q_reg[7][5]_i_27/CO[3]
                         net (fo=1, routed)           0.000    86.706    alum/D_registers_q_reg[7][5]_i_27_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.823 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.823    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.940 r  alum/D_registers_q_reg[7][5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    86.940    alum/D_registers_q_reg[7][5]_i_10_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.097 r  alum/D_registers_q_reg[7][5]_i_5/CO[1]
                         net (fo=36, routed)          1.134    88.231    alum/data2[5]
    SLICE_X55Y23         LUT3 (Prop_lut3_I0_O)        0.332    88.563 r  alum/D_registers_q[7][4]_i_52/O
                         net (fo=1, routed)           0.000    88.563    alum/D_registers_q[7][4]_i_52_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.113 r  alum/D_registers_q_reg[7][4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    89.113    alum/D_registers_q_reg[7][4]_i_45_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.227 r  alum/D_registers_q_reg[7][4]_i_40/CO[3]
                         net (fo=1, routed)           0.009    89.236    alum/D_registers_q_reg[7][4]_i_40_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.350 r  alum/D_registers_q_reg[7][4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    89.350    alum/D_registers_q_reg[7][4]_i_35_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.464 r  alum/D_registers_q_reg[7][4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    89.464    alum/D_registers_q_reg[7][4]_i_30_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.578 r  alum/D_registers_q_reg[7][4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    89.578    alum/D_registers_q_reg[7][4]_i_25_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.692 r  alum/D_registers_q_reg[7][4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.692    alum/D_registers_q_reg[7][4]_i_20_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.806 r  alum/D_registers_q_reg[7][4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    89.806    alum/D_registers_q_reg[7][4]_i_12_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.920 r  alum/D_registers_q_reg[7][4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    89.920    alum/D_registers_q_reg[7][4]_i_7_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.077 r  alum/D_registers_q_reg[7][4]_i_5/CO[1]
                         net (fo=36, routed)          0.925    91.002    alum/data2[4]
    SLICE_X53Y23         LUT3 (Prop_lut3_I0_O)        0.329    91.331 r  alum/D_registers_q[7][3]_i_60/O
                         net (fo=1, routed)           0.000    91.331    alum/D_registers_q[7][3]_i_60_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.881 r  alum/D_registers_q_reg[7][3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    91.881    alum/D_registers_q_reg[7][3]_i_53_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.995 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.009    92.004    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.118 r  alum/D_registers_q_reg[7][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    92.118    alum/D_registers_q_reg[7][3]_i_43_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.232 r  alum/D_registers_q_reg[7][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    92.232    alum/D_registers_q_reg[7][3]_i_38_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.346 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.346    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.460 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    92.460    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.574 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.574    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.688 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.688    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.845 r  alum/D_registers_q_reg[7][3]_i_5/CO[1]
                         net (fo=36, routed)          1.023    93.868    alum/data2[3]
    SLICE_X57Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    94.653 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    94.653    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.767 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.009    94.776    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.890 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    94.890    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.004 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.004    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.118 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.118    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.232 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.232    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.346 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.346    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.460 r  alum/D_registers_q_reg[7][2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    95.460    alum/D_registers_q_reg[7][2]_i_8_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.617 r  alum/D_registers_q_reg[7][2]_i_5/CO[1]
                         net (fo=36, routed)          1.020    96.637    alum/data2[2]
    SLICE_X58Y23         LUT3 (Prop_lut3_I0_O)        0.329    96.966 r  alum/D_registers_q[7][1]_i_47/O
                         net (fo=1, routed)           0.000    96.966    alum/D_registers_q[7][1]_i_47_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.516 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    97.516    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.630 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.009    97.639    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.753 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    97.753    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.867 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    97.867    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.981 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    97.981    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.095 r  alum/D_registers_q_reg[7][1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.095    alum/D_registers_q_reg[7][1]_i_15_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.209 r  alum/D_registers_q_reg[7][1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.209    alum/D_registers_q_reg[7][1]_i_10_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.323 r  alum/D_registers_q_reg[7][1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    98.323    alum/D_registers_q_reg[7][1]_i_7_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.480 r  alum/D_registers_q_reg[7][1]_i_6/CO[1]
                         net (fo=36, routed)          0.973    99.453    alum/data2[1]
    SLICE_X60Y25         LUT3 (Prop_lut3_I0_O)        0.329    99.782 r  alum/D_registers_q[7][0]_i_79/O
                         net (fo=1, routed)           0.000    99.782    alum/D_registers_q[7][0]_i_79_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.315 r  alum/D_registers_q_reg[7][0]_i_72/CO[3]
                         net (fo=1, routed)           0.000   100.315    alum/D_registers_q_reg[7][0]_i_72_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.432 r  alum/D_registers_q_reg[7][0]_i_67/CO[3]
                         net (fo=1, routed)           0.000   100.432    alum/D_registers_q_reg[7][0]_i_67_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.549 r  alum/D_registers_q_reg[7][0]_i_62/CO[3]
                         net (fo=1, routed)           0.000   100.549    alum/D_registers_q_reg[7][0]_i_62_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.666 r  alum/D_registers_q_reg[7][0]_i_57/CO[3]
                         net (fo=1, routed)           0.000   100.666    alum/D_registers_q_reg[7][0]_i_57_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.783 r  alum/D_registers_q_reg[7][0]_i_52/CO[3]
                         net (fo=1, routed)           0.000   100.783    alum/D_registers_q_reg[7][0]_i_52_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.900 r  alum/D_registers_q_reg[7][0]_i_47/CO[3]
                         net (fo=1, routed)           0.000   100.900    alum/D_registers_q_reg[7][0]_i_47_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.017 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.017    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.134 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.134    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.291 f  alum/D_registers_q_reg[7][0]_i_10/CO[1]
                         net (fo=1, routed)           0.662   101.952    sm/data2[0]
    SLICE_X56Y35         LUT6 (Prop_lut6_I4_O)        0.332   102.284 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.657   102.941    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124   103.065 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          0.869   103.934    sm/M_alum_out[0]
    SLICE_X56Y46         LUT2 (Prop_lut2_I1_O)        0.124   104.058 r  sm/D_states_q[3]_i_25/O
                         net (fo=6, routed)           0.740   104.798    sm/D_states_q[3]_i_25_n_0
    SLICE_X57Y50         LUT3 (Prop_lut3_I2_O)        0.124   104.922 f  sm/D_states_q[0]_i_32/O
                         net (fo=1, routed)           0.431   105.353    sm/D_states_q[0]_i_32_n_0
    SLICE_X57Y51         LUT5 (Prop_lut5_I0_O)        0.124   105.477 r  sm/D_states_q[0]_i_13/O
                         net (fo=1, routed)           0.582   106.059    sm/D_states_q[0]_i_13_n_0
    SLICE_X58Y51         LUT6 (Prop_lut6_I3_O)        0.124   106.183 r  sm/D_states_q[0]_i_3/O
                         net (fo=4, routed)           0.604   106.787    sm/D_states_q[0]_i_3_n_0
    SLICE_X53Y50         LUT6 (Prop_lut6_I1_O)        0.124   106.911 r  sm/D_states_q[0]_rep__0_i_1/O
                         net (fo=1, routed)           0.000   106.911    sm/D_states_q[0]_rep__0_i_1_n_0
    SLICE_X53Y50         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.443   115.958    sm/clk_IBUF_BUFG
    SLICE_X53Y50         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
                         clock pessimism              0.179   116.138    
                         clock uncertainty           -0.035   116.102    
    SLICE_X53Y50         FDSE (Setup_fdse_C_D)        0.029   116.131    sm/D_states_q_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                        116.131    
                         arrival time                        -106.911    
  -------------------------------------------------------------------
                         slack                                  9.220    

Slack (MET) :             9.262ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.530ns  (logic 60.392ns (59.482%)  route 41.138ns (40.518%))
  Logic Levels:           321  (CARRY4=286 LUT2=2 LUT3=24 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 116.035 - 111.111 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.638     5.222    sm/clk_IBUF_BUFG
    SLICE_X61Y47         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDRE (Prop_fdre_C_Q)         0.456     5.678 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=127, routed)         1.768     7.447    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X51Y41         LUT6 (Prop_lut6_I1_O)        0.124     7.571 r  sm/ram_reg_i_153/O
                         net (fo=1, routed)           0.000     7.571    sm/ram_reg_i_153_n_0
    SLICE_X51Y41         MUXF7 (Prop_muxf7_I0_O)      0.212     7.783 r  sm/ram_reg_i_135/O
                         net (fo=1, routed)           0.859     8.641    sm/ram_reg_i_135_n_0
    SLICE_X51Y41         LUT5 (Prop_lut5_I4_O)        0.329     8.970 r  sm/ram_reg_i_119/O
                         net (fo=74, routed)          1.396    10.367    L_reg/M_sm_ra1[0]
    SLICE_X64Y37         LUT6 (Prop_lut6_I4_O)        0.327    10.694 r  L_reg/D_registers_q[7][31]_i_101/O
                         net (fo=2, routed)           1.148    11.842    L_reg/D_registers_q[7][31]_i_101_n_0
    SLICE_X61Y28         LUT3 (Prop_lut3_I0_O)        0.150    11.992 r  L_reg/D_registers_q[7][31]_i_70/O
                         net (fo=5, routed)           0.587    12.578    sm/M_alum_a[31]
    SLICE_X63Y30         LUT2 (Prop_lut2_I1_O)        0.326    12.904 r  sm/D_registers_q[7][31]_i_193/O
                         net (fo=1, routed)           0.000    12.904    alum/S[0]
    SLICE_X63Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.436 r  alum/D_registers_q_reg[7][31]_i_184/CO[3]
                         net (fo=1, routed)           0.000    13.436    alum/D_registers_q_reg[7][31]_i_184_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.550 r  alum/D_registers_q_reg[7][31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    13.550    alum/D_registers_q_reg[7][31]_i_179_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.664 r  alum/D_registers_q_reg[7][31]_i_174/CO[3]
                         net (fo=1, routed)           0.000    13.664    alum/D_registers_q_reg[7][31]_i_174_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.778 r  alum/D_registers_q_reg[7][31]_i_169/CO[3]
                         net (fo=1, routed)           0.000    13.778    alum/D_registers_q_reg[7][31]_i_169_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.892 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    13.892    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.006 r  alum/D_registers_q_reg[7][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000    14.006    alum/D_registers_q_reg[7][31]_i_146_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.120 r  alum/D_registers_q_reg[7][31]_i_116/CO[3]
                         net (fo=1, routed)           0.000    14.120    alum/D_registers_q_reg[7][31]_i_116_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.234 r  alum/D_registers_q_reg[7][31]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.234    alum/D_registers_q_reg[7][31]_i_78_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.505 r  alum/D_registers_q_reg[7][31]_i_35/CO[0]
                         net (fo=37, routed)          0.832    15.337    alum/data2[31]
    SLICE_X62Y30         LUT3 (Prop_lut3_I0_O)        0.373    15.710 r  alum/D_registers_q[7][29]_i_86/O
                         net (fo=1, routed)           0.000    15.710    alum/D_registers_q[7][29]_i_86_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.260 r  alum/D_registers_q_reg[7][29]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.260    alum/D_registers_q_reg[7][29]_i_72_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.374 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.374    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.488 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.488    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.602 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.602    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.716 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.716    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.830 r  alum/D_registers_q_reg[7][29]_i_22/CO[3]
                         net (fo=1, routed)           0.000    16.830    alum/D_registers_q_reg[7][29]_i_22_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.944 r  alum/D_registers_q_reg[7][29]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.944    alum/D_registers_q_reg[7][29]_i_12_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.058 r  alum/D_registers_q_reg[7][29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.058    alum/D_registers_q_reg[7][29]_i_8_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.215 r  alum/D_registers_q_reg[7][30]_i_18/CO[1]
                         net (fo=36, routed)          0.982    18.198    alum/data2[30]
    SLICE_X61Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    18.983 r  alum/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    18.983    alum/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.097 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.097    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.211 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.211    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.325 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.325    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.439 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.439    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.553 r  alum/D_registers_q_reg[7][29]_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.553    alum/D_registers_q_reg[7][29]_i_21_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.667 r  alum/D_registers_q_reg[7][29]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.667    alum/D_registers_q_reg[7][29]_i_11_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.781 r  alum/D_registers_q_reg[7][29]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.781    alum/D_registers_q_reg[7][29]_i_7_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.938 r  alum/D_registers_q_reg[7][29]_i_4/CO[1]
                         net (fo=36, routed)          0.903    20.841    alum/data2[29]
    SLICE_X59Y32         LUT3 (Prop_lut3_I0_O)        0.329    21.170 r  alum/D_registers_q[7][28]_i_125/O
                         net (fo=1, routed)           0.000    21.170    alum/D_registers_q[7][28]_i_125_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.720 r  alum/D_registers_q_reg[7][28]_i_111/CO[3]
                         net (fo=1, routed)           0.000    21.720    alum/D_registers_q_reg[7][28]_i_111_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.834 r  alum/D_registers_q_reg[7][28]_i_97/CO[3]
                         net (fo=1, routed)           0.000    21.834    alum/D_registers_q_reg[7][28]_i_97_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.948 r  alum/D_registers_q_reg[7][28]_i_85/CO[3]
                         net (fo=1, routed)           0.000    21.948    alum/D_registers_q_reg[7][28]_i_85_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.062 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.062    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.176 r  alum/D_registers_q_reg[7][28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.176    alum/D_registers_q_reg[7][28]_i_66_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.290 r  alum/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    22.290    alum/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.404 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.404    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X59Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.518 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.518    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.675 r  alum/D_registers_q_reg[7][28]_i_5/CO[1]
                         net (fo=36, routed)          0.855    23.530    alum/data2[28]
    SLICE_X58Y32         LUT3 (Prop_lut3_I0_O)        0.329    23.859 r  alum/D_registers_q[7][27]_i_47/O
                         net (fo=1, routed)           0.000    23.859    alum/D_registers_q[7][27]_i_47_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.409 r  alum/D_registers_q_reg[7][27]_i_40/CO[3]
                         net (fo=1, routed)           0.000    24.409    alum/D_registers_q_reg[7][27]_i_40_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.523 r  alum/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.523    alum/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.637 r  alum/D_registers_q_reg[7][27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.637    alum/D_registers_q_reg[7][27]_i_30_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.751 r  alum/D_registers_q_reg[7][27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.751    alum/D_registers_q_reg[7][27]_i_25_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.865 r  alum/D_registers_q_reg[7][27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.865    alum/D_registers_q_reg[7][27]_i_20_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.979 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.979    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.093 r  alum/D_registers_q_reg[7][27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.093    alum/D_registers_q_reg[7][27]_i_10_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.207 r  alum/D_registers_q_reg[7][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    25.207    alum/D_registers_q_reg[7][27]_i_7_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.364 r  alum/D_registers_q_reg[7][27]_i_4/CO[1]
                         net (fo=36, routed)          1.066    26.430    alum/data2[27]
    SLICE_X57Y32         LUT3 (Prop_lut3_I0_O)        0.329    26.759 r  alum/D_registers_q[7][26]_i_87/O
                         net (fo=1, routed)           0.000    26.759    alum/D_registers_q[7][26]_i_87_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.309 r  alum/D_registers_q_reg[7][26]_i_75/CO[3]
                         net (fo=1, routed)           0.000    27.309    alum/D_registers_q_reg[7][26]_i_75_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.423 r  alum/D_registers_q_reg[7][26]_i_68/CO[3]
                         net (fo=1, routed)           0.000    27.423    alum/D_registers_q_reg[7][26]_i_68_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.537 r  alum/D_registers_q_reg[7][26]_i_58/CO[3]
                         net (fo=1, routed)           0.000    27.537    alum/D_registers_q_reg[7][26]_i_58_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.651 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    27.651    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.765 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    27.765    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.879 r  alum/D_registers_q_reg[7][26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.879    alum/D_registers_q_reg[7][26]_i_25_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.993 r  alum/D_registers_q_reg[7][26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.993    alum/D_registers_q_reg[7][26]_i_14_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.107 r  alum/D_registers_q_reg[7][26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.107    alum/D_registers_q_reg[7][26]_i_8_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.264 r  alum/D_registers_q_reg[7][26]_i_4/CO[1]
                         net (fo=36, routed)          1.001    29.265    alum/data2[26]
    SLICE_X53Y32         LUT3 (Prop_lut3_I0_O)        0.329    29.594 r  alum/D_registers_q[7][25]_i_81/O
                         net (fo=1, routed)           0.000    29.594    alum/D_registers_q[7][25]_i_81_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.144 r  alum/D_registers_q_reg[7][25]_i_72/CO[3]
                         net (fo=1, routed)           0.000    30.144    alum/D_registers_q_reg[7][25]_i_72_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.258 r  alum/D_registers_q_reg[7][25]_i_62/CO[3]
                         net (fo=1, routed)           0.000    30.258    alum/D_registers_q_reg[7][25]_i_62_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.372 r  alum/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.372    alum/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.486 r  alum/D_registers_q_reg[7][25]_i_45/CO[3]
                         net (fo=1, routed)           0.000    30.486    alum/D_registers_q_reg[7][25]_i_45_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.600 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.600    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.714 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.714    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.828 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.828    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.942 r  alum/D_registers_q_reg[7][25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.942    alum/D_registers_q_reg[7][25]_i_8_n_0
    SLICE_X53Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.099 r  alum/D_registers_q_reg[7][25]_i_4/CO[1]
                         net (fo=36, routed)          1.283    32.382    alum/data2[25]
    SLICE_X56Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    33.182 r  alum/D_registers_q_reg[7][24]_i_118/CO[3]
                         net (fo=1, routed)           0.000    33.182    alum/D_registers_q_reg[7][24]_i_118_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.299 r  alum/D_registers_q_reg[7][24]_i_103/CO[3]
                         net (fo=1, routed)           0.000    33.299    alum/D_registers_q_reg[7][24]_i_103_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.416 r  alum/D_registers_q_reg[7][24]_i_91/CO[3]
                         net (fo=1, routed)           0.000    33.416    alum/D_registers_q_reg[7][24]_i_91_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.533 r  alum/D_registers_q_reg[7][24]_i_79/CO[3]
                         net (fo=1, routed)           0.000    33.533    alum/D_registers_q_reg[7][24]_i_79_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.650 r  alum/D_registers_q_reg[7][24]_i_64/CO[3]
                         net (fo=1, routed)           0.000    33.650    alum/D_registers_q_reg[7][24]_i_64_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.767 r  alum/D_registers_q_reg[7][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.767    alum/D_registers_q_reg[7][24]_i_48_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.884 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.884    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.001 r  alum/D_registers_q_reg[7][24]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.001    alum/D_registers_q_reg[7][24]_i_12_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.158 r  alum/D_registers_q_reg[7][24]_i_5/CO[1]
                         net (fo=36, routed)          0.791    34.949    alum/data2[24]
    SLICE_X55Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    35.737 r  alum/D_registers_q_reg[7][23]_i_40/CO[3]
                         net (fo=1, routed)           0.000    35.737    alum/D_registers_q_reg[7][23]_i_40_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.851 r  alum/D_registers_q_reg[7][23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.851    alum/D_registers_q_reg[7][23]_i_35_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.965 r  alum/D_registers_q_reg[7][23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.965    alum/D_registers_q_reg[7][23]_i_30_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.079 r  alum/D_registers_q_reg[7][23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.079    alum/D_registers_q_reg[7][23]_i_25_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.193 r  alum/D_registers_q_reg[7][23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.193    alum/D_registers_q_reg[7][23]_i_20_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.307 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.307    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.421 r  alum/D_registers_q_reg[7][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.421    alum/D_registers_q_reg[7][23]_i_10_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.535 r  alum/D_registers_q_reg[7][23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    36.535    alum/D_registers_q_reg[7][23]_i_7_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.692 r  alum/D_registers_q_reg[7][23]_i_4/CO[1]
                         net (fo=36, routed)          1.148    37.839    alum/data2[23]
    SLICE_X51Y31         LUT3 (Prop_lut3_I0_O)        0.329    38.168 r  alum/D_registers_q[7][22]_i_78/O
                         net (fo=1, routed)           0.000    38.168    alum/D_registers_q[7][22]_i_78_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.718 r  alum/D_registers_q_reg[7][22]_i_68/CO[3]
                         net (fo=1, routed)           0.000    38.718    alum/D_registers_q_reg[7][22]_i_68_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.832 r  alum/D_registers_q_reg[7][22]_i_58/CO[3]
                         net (fo=1, routed)           0.000    38.832    alum/D_registers_q_reg[7][22]_i_58_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.946 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.946    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.060 r  alum/D_registers_q_reg[7][22]_i_39/CO[3]
                         net (fo=1, routed)           0.000    39.060    alum/D_registers_q_reg[7][22]_i_39_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.174 r  alum/D_registers_q_reg[7][22]_i_26/CO[3]
                         net (fo=1, routed)           0.000    39.174    alum/D_registers_q_reg[7][22]_i_26_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.288 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.288    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.402 r  alum/D_registers_q_reg[7][22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    39.402    alum/D_registers_q_reg[7][22]_i_8_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.559 r  alum/D_registers_q_reg[7][22]_i_4/CO[1]
                         net (fo=36, routed)          1.050    40.609    alum/data2[22]
    SLICE_X50Y28         LUT3 (Prop_lut3_I0_O)        0.329    40.938 r  alum/D_registers_q[7][21]_i_86/O
                         net (fo=1, routed)           0.000    40.938    alum/D_registers_q[7][21]_i_86_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.471 r  alum/D_registers_q_reg[7][21]_i_77/CO[3]
                         net (fo=1, routed)           0.000    41.471    alum/D_registers_q_reg[7][21]_i_77_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.588 r  alum/D_registers_q_reg[7][21]_i_67/CO[3]
                         net (fo=1, routed)           0.000    41.588    alum/D_registers_q_reg[7][21]_i_67_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.705 r  alum/D_registers_q_reg[7][21]_i_57/CO[3]
                         net (fo=1, routed)           0.000    41.705    alum/D_registers_q_reg[7][21]_i_57_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.822 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    41.822    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.939 r  alum/D_registers_q_reg[7][21]_i_39/CO[3]
                         net (fo=1, routed)           0.000    41.939    alum/D_registers_q_reg[7][21]_i_39_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.056 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    42.056    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.173 r  alum/D_registers_q_reg[7][21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.173    alum/D_registers_q_reg[7][21]_i_13_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.290 r  alum/D_registers_q_reg[7][21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    42.290    alum/D_registers_q_reg[7][21]_i_8_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.447 r  alum/D_registers_q_reg[7][21]_i_4/CO[1]
                         net (fo=36, routed)          0.957    43.404    alum/data2[21]
    SLICE_X48Y28         LUT3 (Prop_lut3_I0_O)        0.332    43.736 r  alum/D_registers_q[7][20]_i_88/O
                         net (fo=1, routed)           0.000    43.736    alum/D_registers_q[7][20]_i_88_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.286 r  alum/D_registers_q_reg[7][20]_i_79/CO[3]
                         net (fo=1, routed)           0.000    44.286    alum/D_registers_q_reg[7][20]_i_79_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.400 r  alum/D_registers_q_reg[7][20]_i_69/CO[3]
                         net (fo=1, routed)           0.000    44.400    alum/D_registers_q_reg[7][20]_i_69_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.514 r  alum/D_registers_q_reg[7][20]_i_59/CO[3]
                         net (fo=1, routed)           0.000    44.514    alum/D_registers_q_reg[7][20]_i_59_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.628 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    44.628    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.742 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    44.742    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.856 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    44.856    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.970 r  alum/D_registers_q_reg[7][20]_i_21/CO[3]
                         net (fo=1, routed)           0.000    44.970    alum/D_registers_q_reg[7][20]_i_21_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.084 r  alum/D_registers_q_reg[7][20]_i_11/CO[3]
                         net (fo=1, routed)           0.000    45.084    alum/D_registers_q_reg[7][20]_i_11_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.241 r  alum/D_registers_q_reg[7][20]_i_5/CO[1]
                         net (fo=36, routed)          1.186    46.427    alum/data2[20]
    SLICE_X46Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    47.227 r  alum/D_registers_q_reg[7][19]_i_116/CO[3]
                         net (fo=1, routed)           0.000    47.227    alum/D_registers_q_reg[7][19]_i_116_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.344 r  alum/D_registers_q_reg[7][19]_i_104/CO[3]
                         net (fo=1, routed)           0.000    47.344    alum/D_registers_q_reg[7][19]_i_104_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.461 r  alum/D_registers_q_reg[7][19]_i_92/CO[3]
                         net (fo=1, routed)           0.000    47.461    alum/D_registers_q_reg[7][19]_i_92_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.578 r  alum/D_registers_q_reg[7][19]_i_77/CO[3]
                         net (fo=1, routed)           0.000    47.578    alum/D_registers_q_reg[7][19]_i_77_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.695 r  alum/D_registers_q_reg[7][19]_i_65/CO[3]
                         net (fo=1, routed)           0.000    47.695    alum/D_registers_q_reg[7][19]_i_65_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.812 r  alum/D_registers_q_reg[7][19]_i_51/CO[3]
                         net (fo=1, routed)           0.000    47.812    alum/D_registers_q_reg[7][19]_i_51_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.929 r  alum/D_registers_q_reg[7][19]_i_34/CO[3]
                         net (fo=1, routed)           0.000    47.929    alum/D_registers_q_reg[7][19]_i_34_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.046 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.046    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.203 r  alum/D_registers_q_reg[7][19]_i_5/CO[1]
                         net (fo=36, routed)          0.937    49.140    alum/data2[19]
    SLICE_X45Y27         LUT3 (Prop_lut3_I0_O)        0.332    49.472 r  alum/D_registers_q[7][18]_i_47/O
                         net (fo=1, routed)           0.000    49.472    alum/D_registers_q[7][18]_i_47_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.022 r  alum/D_registers_q_reg[7][18]_i_40/CO[3]
                         net (fo=1, routed)           0.000    50.022    alum/D_registers_q_reg[7][18]_i_40_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.136 r  alum/D_registers_q_reg[7][18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    50.136    alum/D_registers_q_reg[7][18]_i_35_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.250 r  alum/D_registers_q_reg[7][18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    50.250    alum/D_registers_q_reg[7][18]_i_30_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.364 r  alum/D_registers_q_reg[7][18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.364    alum/D_registers_q_reg[7][18]_i_25_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.478 r  alum/D_registers_q_reg[7][18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    50.478    alum/D_registers_q_reg[7][18]_i_20_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.592 r  alum/D_registers_q_reg[7][18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    50.592    alum/D_registers_q_reg[7][18]_i_15_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.706 r  alum/D_registers_q_reg[7][18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.706    alum/D_registers_q_reg[7][18]_i_10_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.820 r  alum/D_registers_q_reg[7][18]_i_7/CO[3]
                         net (fo=1, routed)           0.000    50.820    alum/D_registers_q_reg[7][18]_i_7_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.977 r  alum/D_registers_q_reg[7][18]_i_4/CO[1]
                         net (fo=36, routed)          1.142    52.120    alum/data2[18]
    SLICE_X43Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    52.905 r  alum/D_registers_q_reg[7][17]_i_78/CO[3]
                         net (fo=1, routed)           0.000    52.905    alum/D_registers_q_reg[7][17]_i_78_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.019 r  alum/D_registers_q_reg[7][17]_i_68/CO[3]
                         net (fo=1, routed)           0.000    53.019    alum/D_registers_q_reg[7][17]_i_68_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.133 r  alum/D_registers_q_reg[7][17]_i_58/CO[3]
                         net (fo=1, routed)           0.000    53.133    alum/D_registers_q_reg[7][17]_i_58_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.247 r  alum/D_registers_q_reg[7][17]_i_51/CO[3]
                         net (fo=1, routed)           0.000    53.247    alum/D_registers_q_reg[7][17]_i_51_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.361 r  alum/D_registers_q_reg[7][17]_i_39/CO[3]
                         net (fo=1, routed)           0.000    53.361    alum/D_registers_q_reg[7][17]_i_39_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.475 r  alum/D_registers_q_reg[7][17]_i_26/CO[3]
                         net (fo=1, routed)           0.000    53.475    alum/D_registers_q_reg[7][17]_i_26_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.589 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.589    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.703 r  alum/D_registers_q_reg[7][17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    53.703    alum/D_registers_q_reg[7][17]_i_8_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.860 r  alum/D_registers_q_reg[7][17]_i_4/CO[1]
                         net (fo=36, routed)          0.903    54.762    alum/data2[17]
    SLICE_X41Y27         LUT3 (Prop_lut3_I0_O)        0.329    55.091 r  alum/D_registers_q[7][16]_i_86/O
                         net (fo=1, routed)           0.000    55.091    alum/D_registers_q[7][16]_i_86_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.641 r  alum/D_registers_q_reg[7][16]_i_74/CO[3]
                         net (fo=1, routed)           0.000    55.641    alum/D_registers_q_reg[7][16]_i_74_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.755 r  alum/D_registers_q_reg[7][16]_i_64/CO[3]
                         net (fo=1, routed)           0.000    55.755    alum/D_registers_q_reg[7][16]_i_64_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.869 r  alum/D_registers_q_reg[7][16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    55.869    alum/D_registers_q_reg[7][16]_i_57_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.983 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    55.983    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.097 r  alum/D_registers_q_reg[7][16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    56.097    alum/D_registers_q_reg[7][16]_i_36_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.211 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.211    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.325 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.325    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.439 r  alum/D_registers_q_reg[7][16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    56.439    alum/D_registers_q_reg[7][16]_i_8_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.596 r  alum/D_registers_q_reg[7][16]_i_4/CO[1]
                         net (fo=36, routed)          0.913    57.510    alum/data2[16]
    SLICE_X37Y27         LUT3 (Prop_lut3_I0_O)        0.329    57.839 r  alum/D_registers_q[7][15]_i_94/O
                         net (fo=1, routed)           0.000    57.839    alum/D_registers_q[7][15]_i_94_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.389 r  alum/D_registers_q_reg[7][15]_i_82/CO[3]
                         net (fo=1, routed)           0.000    58.389    alum/D_registers_q_reg[7][15]_i_82_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.503 r  alum/D_registers_q_reg[7][15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    58.503    alum/D_registers_q_reg[7][15]_i_72_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.617 r  alum/D_registers_q_reg[7][15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    58.617    alum/D_registers_q_reg[7][15]_i_65_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.731 r  alum/D_registers_q_reg[7][15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    58.731    alum/D_registers_q_reg[7][15]_i_55_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.845 r  alum/D_registers_q_reg[7][15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.845    alum/D_registers_q_reg[7][15]_i_45_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.959 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    58.959    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.073 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.073    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.187 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.187    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.344 r  alum/D_registers_q_reg[7][15]_i_5/CO[1]
                         net (fo=36, routed)          1.080    60.423    alum/data2[15]
    SLICE_X39Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    61.208 r  alum/D_registers_q_reg[7][14]_i_100/CO[3]
                         net (fo=1, routed)           0.000    61.208    alum/D_registers_q_reg[7][14]_i_100_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.322 r  alum/D_registers_q_reg[7][14]_i_88/CO[3]
                         net (fo=1, routed)           0.000    61.322    alum/D_registers_q_reg[7][14]_i_88_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.436 r  alum/D_registers_q_reg[7][14]_i_73/CO[3]
                         net (fo=1, routed)           0.000    61.436    alum/D_registers_q_reg[7][14]_i_73_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.550 r  alum/D_registers_q_reg[7][14]_i_61/CO[3]
                         net (fo=1, routed)           0.000    61.550    alum/D_registers_q_reg[7][14]_i_61_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.664 r  alum/D_registers_q_reg[7][14]_i_49/CO[3]
                         net (fo=1, routed)           0.000    61.664    alum/D_registers_q_reg[7][14]_i_49_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.778 r  alum/D_registers_q_reg[7][14]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.778    alum/D_registers_q_reg[7][14]_i_36_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.892 r  alum/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    61.892    alum/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.006 r  alum/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    62.006    alum/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.163 r  alum/D_registers_q_reg[7][14]_i_5/CO[1]
                         net (fo=36, routed)          0.898    63.061    alum/data2[14]
    SLICE_X38Y26         LUT3 (Prop_lut3_I0_O)        0.329    63.390 r  alum/D_registers_q[7][13]_i_53/O
                         net (fo=1, routed)           0.000    63.390    alum/D_registers_q[7][13]_i_53_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.923 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    63.923    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.040 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.040    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.157 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    64.157    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.274 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.274    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.391 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    64.391    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.508 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.508    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.625 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    64.625    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.742 r  alum/D_registers_q_reg[7][13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    64.742    alum/D_registers_q_reg[7][13]_i_10_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.899 r  alum/D_registers_q_reg[7][13]_i_5/CO[1]
                         net (fo=36, routed)          0.958    65.857    alum/data2[13]
    SLICE_X40Y26         LUT3 (Prop_lut3_I0_O)        0.332    66.189 r  alum/D_registers_q[7][12]_i_82/O
                         net (fo=1, routed)           0.000    66.189    alum/D_registers_q[7][12]_i_82_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.739 r  alum/D_registers_q_reg[7][12]_i_75/CO[3]
                         net (fo=1, routed)           0.000    66.739    alum/D_registers_q_reg[7][12]_i_75_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.853 r  alum/D_registers_q_reg[7][12]_i_65/CO[3]
                         net (fo=1, routed)           0.000    66.853    alum/D_registers_q_reg[7][12]_i_65_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.967 r  alum/D_registers_q_reg[7][12]_i_58/CO[3]
                         net (fo=1, routed)           0.000    66.967    alum/D_registers_q_reg[7][12]_i_58_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.081 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.081    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.195 r  alum/D_registers_q_reg[7][12]_i_36/CO[3]
                         net (fo=1, routed)           0.000    67.195    alum/D_registers_q_reg[7][12]_i_36_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.309 r  alum/D_registers_q_reg[7][12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    67.309    alum/D_registers_q_reg[7][12]_i_24_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.423 r  alum/D_registers_q_reg[7][12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.423    alum/D_registers_q_reg[7][12]_i_12_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.537 r  alum/D_registers_q_reg[7][12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    67.537    alum/D_registers_q_reg[7][12]_i_7_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.694 r  alum/D_registers_q_reg[7][12]_i_5/CO[1]
                         net (fo=36, routed)          0.909    68.603    alum/data2[12]
    SLICE_X42Y26         LUT3 (Prop_lut3_I0_O)        0.329    68.932 r  alum/D_registers_q[7][11]_i_81/O
                         net (fo=1, routed)           0.000    68.932    alum/D_registers_q[7][11]_i_81_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.465 r  alum/D_registers_q_reg[7][11]_i_74/CO[3]
                         net (fo=1, routed)           0.000    69.465    alum/D_registers_q_reg[7][11]_i_74_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.582 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    69.582    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.699 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    69.699    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.816 r  alum/D_registers_q_reg[7][11]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.816    alum/D_registers_q_reg[7][11]_i_48_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.933 r  alum/D_registers_q_reg[7][11]_i_39/CO[3]
                         net (fo=1, routed)           0.000    69.933    alum/D_registers_q_reg[7][11]_i_39_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.050 r  alum/D_registers_q_reg[7][11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    70.050    alum/D_registers_q_reg[7][11]_i_27_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.167 r  alum/D_registers_q_reg[7][11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    70.167    alum/D_registers_q_reg[7][11]_i_16_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.284 r  alum/D_registers_q_reg[7][11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    70.284    alum/D_registers_q_reg[7][11]_i_10_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.441 r  alum/D_registers_q_reg[7][11]_i_5/CO[1]
                         net (fo=36, routed)          0.907    71.348    alum/data2[11]
    SLICE_X44Y26         LUT3 (Prop_lut3_I0_O)        0.332    71.680 r  alum/D_registers_q[7][10]_i_73/O
                         net (fo=1, routed)           0.000    71.680    alum/D_registers_q[7][10]_i_73_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.230 r  alum/D_registers_q_reg[7][10]_i_66/CO[3]
                         net (fo=1, routed)           0.000    72.230    alum/D_registers_q_reg[7][10]_i_66_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.344 r  alum/D_registers_q_reg[7][10]_i_61/CO[3]
                         net (fo=1, routed)           0.000    72.344    alum/D_registers_q_reg[7][10]_i_61_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.458 r  alum/D_registers_q_reg[7][10]_i_56/CO[3]
                         net (fo=1, routed)           0.000    72.458    alum/D_registers_q_reg[7][10]_i_56_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.572 r  alum/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    72.572    alum/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.686 r  alum/D_registers_q_reg[7][10]_i_39/CO[3]
                         net (fo=1, routed)           0.000    72.686    alum/D_registers_q_reg[7][10]_i_39_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.800 r  alum/D_registers_q_reg[7][10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    72.800    alum/D_registers_q_reg[7][10]_i_27_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.914 r  alum/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    72.914    alum/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.028 r  alum/D_registers_q_reg[7][10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    73.028    alum/D_registers_q_reg[7][10]_i_8_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.185 r  alum/D_registers_q_reg[7][10]_i_5/CO[1]
                         net (fo=36, routed)          1.260    74.444    alum/data2[10]
    SLICE_X47Y24         LUT3 (Prop_lut3_I0_O)        0.329    74.773 r  alum/D_registers_q[7][9]_i_66/O
                         net (fo=1, routed)           0.000    74.773    alum/D_registers_q[7][9]_i_66_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    75.174 r  alum/D_registers_q_reg[7][9]_i_60/CO[3]
                         net (fo=1, routed)           0.009    75.183    alum/D_registers_q_reg[7][9]_i_60_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.297 r  alum/D_registers_q_reg[7][9]_i_55/CO[3]
                         net (fo=1, routed)           0.000    75.297    alum/D_registers_q_reg[7][9]_i_55_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.411 r  alum/D_registers_q_reg[7][9]_i_49/CO[3]
                         net (fo=1, routed)           0.000    75.411    alum/D_registers_q_reg[7][9]_i_49_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.525 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    75.525    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.639 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    75.639    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.753 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.753    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.867 r  alum/D_registers_q_reg[7][9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    75.867    alum/D_registers_q_reg[7][9]_i_11_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.024 r  alum/D_registers_q_reg[7][9]_i_5/CO[1]
                         net (fo=36, routed)          0.526    76.551    alum/data2[9]
    SLICE_X47Y32         LUT3 (Prop_lut3_I0_O)        0.329    76.880 r  alum/D_registers_q[7][8]_i_74/O
                         net (fo=1, routed)           0.000    76.880    alum/D_registers_q[7][8]_i_74_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.430 r  alum/D_registers_q_reg[7][8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    77.430    alum/D_registers_q_reg[7][8]_i_67_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.544 r  alum/D_registers_q_reg[7][8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    77.544    alum/D_registers_q_reg[7][8]_i_62_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.658 r  alum/D_registers_q_reg[7][8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    77.658    alum/D_registers_q_reg[7][8]_i_57_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.772 r  alum/D_registers_q_reg[7][8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    77.772    alum/D_registers_q_reg[7][8]_i_52_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.886 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    77.886    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.000 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.000    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.114 r  alum/D_registers_q_reg[7][8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    78.114    alum/D_registers_q_reg[7][8]_i_22_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.228 r  alum/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    78.228    alum/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.385 r  alum/D_registers_q_reg[7][8]_i_5/CO[1]
                         net (fo=36, routed)          1.310    79.695    alum/data2[8]
    SLICE_X49Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    80.480 r  alum/D_registers_q_reg[7][7]_i_62/CO[3]
                         net (fo=1, routed)           0.000    80.480    alum/D_registers_q_reg[7][7]_i_62_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.594 r  alum/D_registers_q_reg[7][7]_i_57/CO[3]
                         net (fo=1, routed)           0.000    80.594    alum/D_registers_q_reg[7][7]_i_57_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.708 r  alum/D_registers_q_reg[7][7]_i_52/CO[3]
                         net (fo=1, routed)           0.000    80.708    alum/D_registers_q_reg[7][7]_i_52_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.822 r  alum/D_registers_q_reg[7][7]_i_47/CO[3]
                         net (fo=1, routed)           0.000    80.822    alum/D_registers_q_reg[7][7]_i_47_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.936 r  alum/D_registers_q_reg[7][7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    80.936    alum/D_registers_q_reg[7][7]_i_42_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.050 r  alum/D_registers_q_reg[7][7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.050    alum/D_registers_q_reg[7][7]_i_32_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.164 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.164    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.278 r  alum/D_registers_q_reg[7][7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    81.278    alum/D_registers_q_reg[7][7]_i_10_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.435 r  alum/D_registers_q_reg[7][7]_i_5/CO[1]
                         net (fo=36, routed)          0.921    82.355    alum/data2[7]
    SLICE_X52Y29         LUT3 (Prop_lut3_I0_O)        0.329    82.684 r  alum/D_registers_q[7][6]_i_47/O
                         net (fo=1, routed)           0.000    82.684    alum/D_registers_q[7][6]_i_47_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.217 r  alum/D_registers_q_reg[7][6]_i_40/CO[3]
                         net (fo=1, routed)           0.000    83.217    alum/D_registers_q_reg[7][6]_i_40_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.334 r  alum/D_registers_q_reg[7][6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    83.334    alum/D_registers_q_reg[7][6]_i_35_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.451 r  alum/D_registers_q_reg[7][6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    83.451    alum/D_registers_q_reg[7][6]_i_30_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.568 r  alum/D_registers_q_reg[7][6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.568    alum/D_registers_q_reg[7][6]_i_25_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.685 r  alum/D_registers_q_reg[7][6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.685    alum/D_registers_q_reg[7][6]_i_20_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.802 r  alum/D_registers_q_reg[7][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    83.802    alum/D_registers_q_reg[7][6]_i_15_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.919 r  alum/D_registers_q_reg[7][6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    83.919    alum/D_registers_q_reg[7][6]_i_10_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.036 r  alum/D_registers_q_reg[7][6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    84.036    alum/D_registers_q_reg[7][6]_i_7_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.193 r  alum/D_registers_q_reg[7][6]_i_5/CO[1]
                         net (fo=36, routed)          1.063    85.256    alum/data2[6]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.332    85.588 r  alum/D_registers_q[7][5]_i_60/O
                         net (fo=1, routed)           0.000    85.588    alum/D_registers_q[7][5]_i_60_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.121 r  alum/D_registers_q_reg[7][5]_i_53/CO[3]
                         net (fo=1, routed)           0.000    86.121    alum/D_registers_q_reg[7][5]_i_53_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.238 r  alum/D_registers_q_reg[7][5]_i_48/CO[3]
                         net (fo=1, routed)           0.000    86.238    alum/D_registers_q_reg[7][5]_i_48_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.355 r  alum/D_registers_q_reg[7][5]_i_43/CO[3]
                         net (fo=1, routed)           0.000    86.355    alum/D_registers_q_reg[7][5]_i_43_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.472 r  alum/D_registers_q_reg[7][5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    86.472    alum/D_registers_q_reg[7][5]_i_38_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.589 r  alum/D_registers_q_reg[7][5]_i_33/CO[3]
                         net (fo=1, routed)           0.000    86.589    alum/D_registers_q_reg[7][5]_i_33_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.706 r  alum/D_registers_q_reg[7][5]_i_27/CO[3]
                         net (fo=1, routed)           0.000    86.706    alum/D_registers_q_reg[7][5]_i_27_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.823 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.823    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.940 r  alum/D_registers_q_reg[7][5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    86.940    alum/D_registers_q_reg[7][5]_i_10_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.097 r  alum/D_registers_q_reg[7][5]_i_5/CO[1]
                         net (fo=36, routed)          1.134    88.231    alum/data2[5]
    SLICE_X55Y23         LUT3 (Prop_lut3_I0_O)        0.332    88.563 r  alum/D_registers_q[7][4]_i_52/O
                         net (fo=1, routed)           0.000    88.563    alum/D_registers_q[7][4]_i_52_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.113 r  alum/D_registers_q_reg[7][4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    89.113    alum/D_registers_q_reg[7][4]_i_45_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.227 r  alum/D_registers_q_reg[7][4]_i_40/CO[3]
                         net (fo=1, routed)           0.009    89.236    alum/D_registers_q_reg[7][4]_i_40_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.350 r  alum/D_registers_q_reg[7][4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    89.350    alum/D_registers_q_reg[7][4]_i_35_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.464 r  alum/D_registers_q_reg[7][4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    89.464    alum/D_registers_q_reg[7][4]_i_30_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.578 r  alum/D_registers_q_reg[7][4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    89.578    alum/D_registers_q_reg[7][4]_i_25_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.692 r  alum/D_registers_q_reg[7][4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.692    alum/D_registers_q_reg[7][4]_i_20_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.806 r  alum/D_registers_q_reg[7][4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    89.806    alum/D_registers_q_reg[7][4]_i_12_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.920 r  alum/D_registers_q_reg[7][4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    89.920    alum/D_registers_q_reg[7][4]_i_7_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.077 r  alum/D_registers_q_reg[7][4]_i_5/CO[1]
                         net (fo=36, routed)          0.925    91.002    alum/data2[4]
    SLICE_X53Y23         LUT3 (Prop_lut3_I0_O)        0.329    91.331 r  alum/D_registers_q[7][3]_i_60/O
                         net (fo=1, routed)           0.000    91.331    alum/D_registers_q[7][3]_i_60_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.881 r  alum/D_registers_q_reg[7][3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    91.881    alum/D_registers_q_reg[7][3]_i_53_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.995 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.009    92.004    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.118 r  alum/D_registers_q_reg[7][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    92.118    alum/D_registers_q_reg[7][3]_i_43_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.232 r  alum/D_registers_q_reg[7][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    92.232    alum/D_registers_q_reg[7][3]_i_38_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.346 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.346    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.460 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    92.460    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.574 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.574    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.688 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.688    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.845 r  alum/D_registers_q_reg[7][3]_i_5/CO[1]
                         net (fo=36, routed)          1.023    93.868    alum/data2[3]
    SLICE_X57Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    94.653 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    94.653    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.767 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.009    94.776    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.890 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    94.890    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.004 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.004    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.118 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.118    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.232 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.232    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.346 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.346    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.460 r  alum/D_registers_q_reg[7][2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    95.460    alum/D_registers_q_reg[7][2]_i_8_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.617 r  alum/D_registers_q_reg[7][2]_i_5/CO[1]
                         net (fo=36, routed)          1.020    96.637    alum/data2[2]
    SLICE_X58Y23         LUT3 (Prop_lut3_I0_O)        0.329    96.966 r  alum/D_registers_q[7][1]_i_47/O
                         net (fo=1, routed)           0.000    96.966    alum/D_registers_q[7][1]_i_47_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.516 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    97.516    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.630 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.009    97.639    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.753 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    97.753    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.867 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    97.867    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.981 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    97.981    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.095 r  alum/D_registers_q_reg[7][1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.095    alum/D_registers_q_reg[7][1]_i_15_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.209 r  alum/D_registers_q_reg[7][1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.209    alum/D_registers_q_reg[7][1]_i_10_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.323 r  alum/D_registers_q_reg[7][1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    98.323    alum/D_registers_q_reg[7][1]_i_7_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.480 r  alum/D_registers_q_reg[7][1]_i_6/CO[1]
                         net (fo=36, routed)          0.973    99.453    alum/data2[1]
    SLICE_X60Y25         LUT3 (Prop_lut3_I0_O)        0.329    99.782 r  alum/D_registers_q[7][0]_i_79/O
                         net (fo=1, routed)           0.000    99.782    alum/D_registers_q[7][0]_i_79_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.315 r  alum/D_registers_q_reg[7][0]_i_72/CO[3]
                         net (fo=1, routed)           0.000   100.315    alum/D_registers_q_reg[7][0]_i_72_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.432 r  alum/D_registers_q_reg[7][0]_i_67/CO[3]
                         net (fo=1, routed)           0.000   100.432    alum/D_registers_q_reg[7][0]_i_67_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.549 r  alum/D_registers_q_reg[7][0]_i_62/CO[3]
                         net (fo=1, routed)           0.000   100.549    alum/D_registers_q_reg[7][0]_i_62_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.666 r  alum/D_registers_q_reg[7][0]_i_57/CO[3]
                         net (fo=1, routed)           0.000   100.666    alum/D_registers_q_reg[7][0]_i_57_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.783 r  alum/D_registers_q_reg[7][0]_i_52/CO[3]
                         net (fo=1, routed)           0.000   100.783    alum/D_registers_q_reg[7][0]_i_52_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.900 r  alum/D_registers_q_reg[7][0]_i_47/CO[3]
                         net (fo=1, routed)           0.000   100.900    alum/D_registers_q_reg[7][0]_i_47_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.017 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.017    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.134 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.134    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.291 f  alum/D_registers_q_reg[7][0]_i_10/CO[1]
                         net (fo=1, routed)           0.662   101.952    sm/data2[0]
    SLICE_X56Y35         LUT6 (Prop_lut6_I4_O)        0.332   102.284 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.657   102.941    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124   103.065 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          0.875   103.940    sm/M_alum_out[0]
    SLICE_X57Y47         LUT2 (Prop_lut2_I0_O)        0.124   104.064 f  sm/D_states_q[4]_i_11/O
                         net (fo=4, routed)           0.464   104.529    sm/D_states_q[4]_i_11_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I3_O)        0.124   104.653 f  sm/D_states_q[4]_i_6/O
                         net (fo=1, routed)           0.263   104.916    sm/D_states_q[4]_i_6_n_0
    SLICE_X55Y48         LUT6 (Prop_lut6_I2_O)        0.124   105.040 r  sm/D_states_q[4]_i_2/O
                         net (fo=3, routed)           1.036   106.076    sm/D_states_q[4]_i_2_n_0
    SLICE_X61Y47         LUT5 (Prop_lut5_I0_O)        0.153   106.229 r  sm/D_states_q[4]_rep_i_1/O
                         net (fo=1, routed)           0.524   106.752    sm/D_states_q[4]_rep_i_1_n_0
    SLICE_X61Y47         FDRE                                         r  sm/D_states_q_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.519   116.035    sm/clk_IBUF_BUFG
    SLICE_X61Y47         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
                         clock pessimism              0.298   116.333    
                         clock uncertainty           -0.035   116.298    
    SLICE_X61Y47         FDRE (Setup_fdre_C_D)       -0.284   116.014    sm/D_states_q_reg[4]_rep
  -------------------------------------------------------------------
                         required time                        116.014    
                         arrival time                        -106.752    
  -------------------------------------------------------------------
                         slack                                  9.262    

Slack (MET) :             9.268ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.477ns  (logic 60.665ns (59.782%)  route 40.813ns (40.218%))
  Logic Levels:           323  (CARRY4=286 LUT2=3 LUT3=24 LUT5=1 LUT6=6 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 115.970 - 111.111 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.638     5.222    sm/clk_IBUF_BUFG
    SLICE_X61Y47         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y47         FDRE (Prop_fdre_C_Q)         0.456     5.678 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=127, routed)         1.768     7.447    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X51Y41         LUT6 (Prop_lut6_I1_O)        0.124     7.571 r  sm/ram_reg_i_153/O
                         net (fo=1, routed)           0.000     7.571    sm/ram_reg_i_153_n_0
    SLICE_X51Y41         MUXF7 (Prop_muxf7_I0_O)      0.212     7.783 r  sm/ram_reg_i_135/O
                         net (fo=1, routed)           0.859     8.641    sm/ram_reg_i_135_n_0
    SLICE_X51Y41         LUT5 (Prop_lut5_I4_O)        0.329     8.970 r  sm/ram_reg_i_119/O
                         net (fo=74, routed)          1.396    10.367    L_reg/M_sm_ra1[0]
    SLICE_X64Y37         LUT6 (Prop_lut6_I4_O)        0.327    10.694 r  L_reg/D_registers_q[7][31]_i_101/O
                         net (fo=2, routed)           1.148    11.842    L_reg/D_registers_q[7][31]_i_101_n_0
    SLICE_X61Y28         LUT3 (Prop_lut3_I0_O)        0.150    11.992 r  L_reg/D_registers_q[7][31]_i_70/O
                         net (fo=5, routed)           0.587    12.578    sm/M_alum_a[31]
    SLICE_X63Y30         LUT2 (Prop_lut2_I1_O)        0.326    12.904 r  sm/D_registers_q[7][31]_i_193/O
                         net (fo=1, routed)           0.000    12.904    alum/S[0]
    SLICE_X63Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.436 r  alum/D_registers_q_reg[7][31]_i_184/CO[3]
                         net (fo=1, routed)           0.000    13.436    alum/D_registers_q_reg[7][31]_i_184_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.550 r  alum/D_registers_q_reg[7][31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    13.550    alum/D_registers_q_reg[7][31]_i_179_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.664 r  alum/D_registers_q_reg[7][31]_i_174/CO[3]
                         net (fo=1, routed)           0.000    13.664    alum/D_registers_q_reg[7][31]_i_174_n_0
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.778 r  alum/D_registers_q_reg[7][31]_i_169/CO[3]
                         net (fo=1, routed)           0.000    13.778    alum/D_registers_q_reg[7][31]_i_169_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.892 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    13.892    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.006 r  alum/D_registers_q_reg[7][31]_i_146/CO[3]
                         net (fo=1, routed)           0.000    14.006    alum/D_registers_q_reg[7][31]_i_146_n_0
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.120 r  alum/D_registers_q_reg[7][31]_i_116/CO[3]
                         net (fo=1, routed)           0.000    14.120    alum/D_registers_q_reg[7][31]_i_116_n_0
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.234 r  alum/D_registers_q_reg[7][31]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.234    alum/D_registers_q_reg[7][31]_i_78_n_0
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.505 r  alum/D_registers_q_reg[7][31]_i_35/CO[0]
                         net (fo=37, routed)          0.832    15.337    alum/data2[31]
    SLICE_X62Y30         LUT3 (Prop_lut3_I0_O)        0.373    15.710 r  alum/D_registers_q[7][29]_i_86/O
                         net (fo=1, routed)           0.000    15.710    alum/D_registers_q[7][29]_i_86_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.260 r  alum/D_registers_q_reg[7][29]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.260    alum/D_registers_q_reg[7][29]_i_72_n_0
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.374 r  alum/D_registers_q_reg[7][29]_i_62/CO[3]
                         net (fo=1, routed)           0.000    16.374    alum/D_registers_q_reg[7][29]_i_62_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.488 r  alum/D_registers_q_reg[7][29]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.488    alum/D_registers_q_reg[7][29]_i_52_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.602 r  alum/D_registers_q_reg[7][29]_i_42/CO[3]
                         net (fo=1, routed)           0.000    16.602    alum/D_registers_q_reg[7][29]_i_42_n_0
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.716 r  alum/D_registers_q_reg[7][29]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.716    alum/D_registers_q_reg[7][29]_i_32_n_0
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.830 r  alum/D_registers_q_reg[7][29]_i_22/CO[3]
                         net (fo=1, routed)           0.000    16.830    alum/D_registers_q_reg[7][29]_i_22_n_0
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.944 r  alum/D_registers_q_reg[7][29]_i_12/CO[3]
                         net (fo=1, routed)           0.000    16.944    alum/D_registers_q_reg[7][29]_i_12_n_0
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.058 r  alum/D_registers_q_reg[7][29]_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.058    alum/D_registers_q_reg[7][29]_i_8_n_0
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.215 r  alum/D_registers_q_reg[7][30]_i_18/CO[1]
                         net (fo=36, routed)          0.982    18.198    alum/data2[30]
    SLICE_X61Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    18.983 r  alum/D_registers_q_reg[7][29]_i_71/CO[3]
                         net (fo=1, routed)           0.000    18.983    alum/D_registers_q_reg[7][29]_i_71_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.097 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.097    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.211 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    19.211    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.325 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    19.325    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.439 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.439    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.553 r  alum/D_registers_q_reg[7][29]_i_21/CO[3]
                         net (fo=1, routed)           0.000    19.553    alum/D_registers_q_reg[7][29]_i_21_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.667 r  alum/D_registers_q_reg[7][29]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.667    alum/D_registers_q_reg[7][29]_i_11_n_0
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.781 r  alum/D_registers_q_reg[7][29]_i_7/CO[3]
                         net (fo=1, routed)           0.000    19.781    alum/D_registers_q_reg[7][29]_i_7_n_0
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.938 r  alum/D_registers_q_reg[7][29]_i_4/CO[1]
                         net (fo=36, routed)          0.903    20.841    alum/data2[29]
    SLICE_X59Y32         LUT3 (Prop_lut3_I0_O)        0.329    21.170 r  alum/D_registers_q[7][28]_i_125/O
                         net (fo=1, routed)           0.000    21.170    alum/D_registers_q[7][28]_i_125_n_0
    SLICE_X59Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.720 r  alum/D_registers_q_reg[7][28]_i_111/CO[3]
                         net (fo=1, routed)           0.000    21.720    alum/D_registers_q_reg[7][28]_i_111_n_0
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.834 r  alum/D_registers_q_reg[7][28]_i_97/CO[3]
                         net (fo=1, routed)           0.000    21.834    alum/D_registers_q_reg[7][28]_i_97_n_0
    SLICE_X59Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.948 r  alum/D_registers_q_reg[7][28]_i_85/CO[3]
                         net (fo=1, routed)           0.000    21.948    alum/D_registers_q_reg[7][28]_i_85_n_0
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.062 r  alum/D_registers_q_reg[7][28]_i_76/CO[3]
                         net (fo=1, routed)           0.000    22.062    alum/D_registers_q_reg[7][28]_i_76_n_0
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.176 r  alum/D_registers_q_reg[7][28]_i_66/CO[3]
                         net (fo=1, routed)           0.000    22.176    alum/D_registers_q_reg[7][28]_i_66_n_0
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.290 r  alum/D_registers_q_reg[7][28]_i_48/CO[3]
                         net (fo=1, routed)           0.000    22.290    alum/D_registers_q_reg[7][28]_i_48_n_0
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.404 r  alum/D_registers_q_reg[7][28]_i_31/CO[3]
                         net (fo=1, routed)           0.000    22.404    alum/D_registers_q_reg[7][28]_i_31_n_0
    SLICE_X59Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.518 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.518    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.675 r  alum/D_registers_q_reg[7][28]_i_5/CO[1]
                         net (fo=36, routed)          0.855    23.530    alum/data2[28]
    SLICE_X58Y32         LUT3 (Prop_lut3_I0_O)        0.329    23.859 r  alum/D_registers_q[7][27]_i_47/O
                         net (fo=1, routed)           0.000    23.859    alum/D_registers_q[7][27]_i_47_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.409 r  alum/D_registers_q_reg[7][27]_i_40/CO[3]
                         net (fo=1, routed)           0.000    24.409    alum/D_registers_q_reg[7][27]_i_40_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.523 r  alum/D_registers_q_reg[7][27]_i_35/CO[3]
                         net (fo=1, routed)           0.000    24.523    alum/D_registers_q_reg[7][27]_i_35_n_0
    SLICE_X58Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.637 r  alum/D_registers_q_reg[7][27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    24.637    alum/D_registers_q_reg[7][27]_i_30_n_0
    SLICE_X58Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.751 r  alum/D_registers_q_reg[7][27]_i_25/CO[3]
                         net (fo=1, routed)           0.000    24.751    alum/D_registers_q_reg[7][27]_i_25_n_0
    SLICE_X58Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.865 r  alum/D_registers_q_reg[7][27]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.865    alum/D_registers_q_reg[7][27]_i_20_n_0
    SLICE_X58Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.979 r  alum/D_registers_q_reg[7][27]_i_15/CO[3]
                         net (fo=1, routed)           0.000    24.979    alum/D_registers_q_reg[7][27]_i_15_n_0
    SLICE_X58Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.093 r  alum/D_registers_q_reg[7][27]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.093    alum/D_registers_q_reg[7][27]_i_10_n_0
    SLICE_X58Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.207 r  alum/D_registers_q_reg[7][27]_i_7/CO[3]
                         net (fo=1, routed)           0.000    25.207    alum/D_registers_q_reg[7][27]_i_7_n_0
    SLICE_X58Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.364 r  alum/D_registers_q_reg[7][27]_i_4/CO[1]
                         net (fo=36, routed)          1.066    26.430    alum/data2[27]
    SLICE_X57Y32         LUT3 (Prop_lut3_I0_O)        0.329    26.759 r  alum/D_registers_q[7][26]_i_87/O
                         net (fo=1, routed)           0.000    26.759    alum/D_registers_q[7][26]_i_87_n_0
    SLICE_X57Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.309 r  alum/D_registers_q_reg[7][26]_i_75/CO[3]
                         net (fo=1, routed)           0.000    27.309    alum/D_registers_q_reg[7][26]_i_75_n_0
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.423 r  alum/D_registers_q_reg[7][26]_i_68/CO[3]
                         net (fo=1, routed)           0.000    27.423    alum/D_registers_q_reg[7][26]_i_68_n_0
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.537 r  alum/D_registers_q_reg[7][26]_i_58/CO[3]
                         net (fo=1, routed)           0.000    27.537    alum/D_registers_q_reg[7][26]_i_58_n_0
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.651 r  alum/D_registers_q_reg[7][26]_i_48/CO[3]
                         net (fo=1, routed)           0.000    27.651    alum/D_registers_q_reg[7][26]_i_48_n_0
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.765 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    27.765    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.879 r  alum/D_registers_q_reg[7][26]_i_25/CO[3]
                         net (fo=1, routed)           0.000    27.879    alum/D_registers_q_reg[7][26]_i_25_n_0
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.993 r  alum/D_registers_q_reg[7][26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.993    alum/D_registers_q_reg[7][26]_i_14_n_0
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.107 r  alum/D_registers_q_reg[7][26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.107    alum/D_registers_q_reg[7][26]_i_8_n_0
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.264 r  alum/D_registers_q_reg[7][26]_i_4/CO[1]
                         net (fo=36, routed)          1.001    29.265    alum/data2[26]
    SLICE_X53Y32         LUT3 (Prop_lut3_I0_O)        0.329    29.594 r  alum/D_registers_q[7][25]_i_81/O
                         net (fo=1, routed)           0.000    29.594    alum/D_registers_q[7][25]_i_81_n_0
    SLICE_X53Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.144 r  alum/D_registers_q_reg[7][25]_i_72/CO[3]
                         net (fo=1, routed)           0.000    30.144    alum/D_registers_q_reg[7][25]_i_72_n_0
    SLICE_X53Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.258 r  alum/D_registers_q_reg[7][25]_i_62/CO[3]
                         net (fo=1, routed)           0.000    30.258    alum/D_registers_q_reg[7][25]_i_62_n_0
    SLICE_X53Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.372 r  alum/D_registers_q_reg[7][25]_i_52/CO[3]
                         net (fo=1, routed)           0.000    30.372    alum/D_registers_q_reg[7][25]_i_52_n_0
    SLICE_X53Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.486 r  alum/D_registers_q_reg[7][25]_i_45/CO[3]
                         net (fo=1, routed)           0.000    30.486    alum/D_registers_q_reg[7][25]_i_45_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.600 r  alum/D_registers_q_reg[7][25]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.600    alum/D_registers_q_reg[7][25]_i_37_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.714 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    30.714    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.828 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    30.828    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.942 r  alum/D_registers_q_reg[7][25]_i_8/CO[3]
                         net (fo=1, routed)           0.000    30.942    alum/D_registers_q_reg[7][25]_i_8_n_0
    SLICE_X53Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.099 r  alum/D_registers_q_reg[7][25]_i_4/CO[1]
                         net (fo=36, routed)          1.283    32.382    alum/data2[25]
    SLICE_X56Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    33.182 r  alum/D_registers_q_reg[7][24]_i_118/CO[3]
                         net (fo=1, routed)           0.000    33.182    alum/D_registers_q_reg[7][24]_i_118_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.299 r  alum/D_registers_q_reg[7][24]_i_103/CO[3]
                         net (fo=1, routed)           0.000    33.299    alum/D_registers_q_reg[7][24]_i_103_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.416 r  alum/D_registers_q_reg[7][24]_i_91/CO[3]
                         net (fo=1, routed)           0.000    33.416    alum/D_registers_q_reg[7][24]_i_91_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.533 r  alum/D_registers_q_reg[7][24]_i_79/CO[3]
                         net (fo=1, routed)           0.000    33.533    alum/D_registers_q_reg[7][24]_i_79_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.650 r  alum/D_registers_q_reg[7][24]_i_64/CO[3]
                         net (fo=1, routed)           0.000    33.650    alum/D_registers_q_reg[7][24]_i_64_n_0
    SLICE_X56Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.767 r  alum/D_registers_q_reg[7][24]_i_48/CO[3]
                         net (fo=1, routed)           0.000    33.767    alum/D_registers_q_reg[7][24]_i_48_n_0
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.884 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.884    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.001 r  alum/D_registers_q_reg[7][24]_i_12/CO[3]
                         net (fo=1, routed)           0.000    34.001    alum/D_registers_q_reg[7][24]_i_12_n_0
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.158 r  alum/D_registers_q_reg[7][24]_i_5/CO[1]
                         net (fo=36, routed)          0.791    34.949    alum/data2[24]
    SLICE_X55Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    35.737 r  alum/D_registers_q_reg[7][23]_i_40/CO[3]
                         net (fo=1, routed)           0.000    35.737    alum/D_registers_q_reg[7][23]_i_40_n_0
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.851 r  alum/D_registers_q_reg[7][23]_i_35/CO[3]
                         net (fo=1, routed)           0.000    35.851    alum/D_registers_q_reg[7][23]_i_35_n_0
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.965 r  alum/D_registers_q_reg[7][23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    35.965    alum/D_registers_q_reg[7][23]_i_30_n_0
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.079 r  alum/D_registers_q_reg[7][23]_i_25/CO[3]
                         net (fo=1, routed)           0.000    36.079    alum/D_registers_q_reg[7][23]_i_25_n_0
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.193 r  alum/D_registers_q_reg[7][23]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.193    alum/D_registers_q_reg[7][23]_i_20_n_0
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.307 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.307    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.421 r  alum/D_registers_q_reg[7][23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.421    alum/D_registers_q_reg[7][23]_i_10_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.535 r  alum/D_registers_q_reg[7][23]_i_7/CO[3]
                         net (fo=1, routed)           0.000    36.535    alum/D_registers_q_reg[7][23]_i_7_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.692 r  alum/D_registers_q_reg[7][23]_i_4/CO[1]
                         net (fo=36, routed)          1.148    37.839    alum/data2[23]
    SLICE_X51Y31         LUT3 (Prop_lut3_I0_O)        0.329    38.168 r  alum/D_registers_q[7][22]_i_78/O
                         net (fo=1, routed)           0.000    38.168    alum/D_registers_q[7][22]_i_78_n_0
    SLICE_X51Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.718 r  alum/D_registers_q_reg[7][22]_i_68/CO[3]
                         net (fo=1, routed)           0.000    38.718    alum/D_registers_q_reg[7][22]_i_68_n_0
    SLICE_X51Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.832 r  alum/D_registers_q_reg[7][22]_i_58/CO[3]
                         net (fo=1, routed)           0.000    38.832    alum/D_registers_q_reg[7][22]_i_58_n_0
    SLICE_X51Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.946 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    38.946    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.060 r  alum/D_registers_q_reg[7][22]_i_39/CO[3]
                         net (fo=1, routed)           0.000    39.060    alum/D_registers_q_reg[7][22]_i_39_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.174 r  alum/D_registers_q_reg[7][22]_i_26/CO[3]
                         net (fo=1, routed)           0.000    39.174    alum/D_registers_q_reg[7][22]_i_26_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.288 r  alum/D_registers_q_reg[7][22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.288    alum/D_registers_q_reg[7][22]_i_14_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.402 r  alum/D_registers_q_reg[7][22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    39.402    alum/D_registers_q_reg[7][22]_i_8_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.559 r  alum/D_registers_q_reg[7][22]_i_4/CO[1]
                         net (fo=36, routed)          1.050    40.609    alum/data2[22]
    SLICE_X50Y28         LUT3 (Prop_lut3_I0_O)        0.329    40.938 r  alum/D_registers_q[7][21]_i_86/O
                         net (fo=1, routed)           0.000    40.938    alum/D_registers_q[7][21]_i_86_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.471 r  alum/D_registers_q_reg[7][21]_i_77/CO[3]
                         net (fo=1, routed)           0.000    41.471    alum/D_registers_q_reg[7][21]_i_77_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.588 r  alum/D_registers_q_reg[7][21]_i_67/CO[3]
                         net (fo=1, routed)           0.000    41.588    alum/D_registers_q_reg[7][21]_i_67_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.705 r  alum/D_registers_q_reg[7][21]_i_57/CO[3]
                         net (fo=1, routed)           0.000    41.705    alum/D_registers_q_reg[7][21]_i_57_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.822 r  alum/D_registers_q_reg[7][21]_i_50/CO[3]
                         net (fo=1, routed)           0.000    41.822    alum/D_registers_q_reg[7][21]_i_50_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.939 r  alum/D_registers_q_reg[7][21]_i_39/CO[3]
                         net (fo=1, routed)           0.000    41.939    alum/D_registers_q_reg[7][21]_i_39_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.056 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    42.056    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.173 r  alum/D_registers_q_reg[7][21]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.173    alum/D_registers_q_reg[7][21]_i_13_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.290 r  alum/D_registers_q_reg[7][21]_i_8/CO[3]
                         net (fo=1, routed)           0.000    42.290    alum/D_registers_q_reg[7][21]_i_8_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.447 r  alum/D_registers_q_reg[7][21]_i_4/CO[1]
                         net (fo=36, routed)          0.957    43.404    alum/data2[21]
    SLICE_X48Y28         LUT3 (Prop_lut3_I0_O)        0.332    43.736 r  alum/D_registers_q[7][20]_i_88/O
                         net (fo=1, routed)           0.000    43.736    alum/D_registers_q[7][20]_i_88_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.286 r  alum/D_registers_q_reg[7][20]_i_79/CO[3]
                         net (fo=1, routed)           0.000    44.286    alum/D_registers_q_reg[7][20]_i_79_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.400 r  alum/D_registers_q_reg[7][20]_i_69/CO[3]
                         net (fo=1, routed)           0.000    44.400    alum/D_registers_q_reg[7][20]_i_69_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.514 r  alum/D_registers_q_reg[7][20]_i_59/CO[3]
                         net (fo=1, routed)           0.000    44.514    alum/D_registers_q_reg[7][20]_i_59_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.628 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    44.628    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X48Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.742 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    44.742    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X48Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.856 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    44.856    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.970 r  alum/D_registers_q_reg[7][20]_i_21/CO[3]
                         net (fo=1, routed)           0.000    44.970    alum/D_registers_q_reg[7][20]_i_21_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.084 r  alum/D_registers_q_reg[7][20]_i_11/CO[3]
                         net (fo=1, routed)           0.000    45.084    alum/D_registers_q_reg[7][20]_i_11_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.241 r  alum/D_registers_q_reg[7][20]_i_5/CO[1]
                         net (fo=36, routed)          1.186    46.427    alum/data2[20]
    SLICE_X46Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    47.227 r  alum/D_registers_q_reg[7][19]_i_116/CO[3]
                         net (fo=1, routed)           0.000    47.227    alum/D_registers_q_reg[7][19]_i_116_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.344 r  alum/D_registers_q_reg[7][19]_i_104/CO[3]
                         net (fo=1, routed)           0.000    47.344    alum/D_registers_q_reg[7][19]_i_104_n_0
    SLICE_X46Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.461 r  alum/D_registers_q_reg[7][19]_i_92/CO[3]
                         net (fo=1, routed)           0.000    47.461    alum/D_registers_q_reg[7][19]_i_92_n_0
    SLICE_X46Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.578 r  alum/D_registers_q_reg[7][19]_i_77/CO[3]
                         net (fo=1, routed)           0.000    47.578    alum/D_registers_q_reg[7][19]_i_77_n_0
    SLICE_X46Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.695 r  alum/D_registers_q_reg[7][19]_i_65/CO[3]
                         net (fo=1, routed)           0.000    47.695    alum/D_registers_q_reg[7][19]_i_65_n_0
    SLICE_X46Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.812 r  alum/D_registers_q_reg[7][19]_i_51/CO[3]
                         net (fo=1, routed)           0.000    47.812    alum/D_registers_q_reg[7][19]_i_51_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.929 r  alum/D_registers_q_reg[7][19]_i_34/CO[3]
                         net (fo=1, routed)           0.000    47.929    alum/D_registers_q_reg[7][19]_i_34_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.046 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.046    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.203 r  alum/D_registers_q_reg[7][19]_i_5/CO[1]
                         net (fo=36, routed)          0.937    49.140    alum/data2[19]
    SLICE_X45Y27         LUT3 (Prop_lut3_I0_O)        0.332    49.472 r  alum/D_registers_q[7][18]_i_47/O
                         net (fo=1, routed)           0.000    49.472    alum/D_registers_q[7][18]_i_47_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.022 r  alum/D_registers_q_reg[7][18]_i_40/CO[3]
                         net (fo=1, routed)           0.000    50.022    alum/D_registers_q_reg[7][18]_i_40_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.136 r  alum/D_registers_q_reg[7][18]_i_35/CO[3]
                         net (fo=1, routed)           0.000    50.136    alum/D_registers_q_reg[7][18]_i_35_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.250 r  alum/D_registers_q_reg[7][18]_i_30/CO[3]
                         net (fo=1, routed)           0.000    50.250    alum/D_registers_q_reg[7][18]_i_30_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.364 r  alum/D_registers_q_reg[7][18]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.364    alum/D_registers_q_reg[7][18]_i_25_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.478 r  alum/D_registers_q_reg[7][18]_i_20/CO[3]
                         net (fo=1, routed)           0.000    50.478    alum/D_registers_q_reg[7][18]_i_20_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.592 r  alum/D_registers_q_reg[7][18]_i_15/CO[3]
                         net (fo=1, routed)           0.000    50.592    alum/D_registers_q_reg[7][18]_i_15_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.706 r  alum/D_registers_q_reg[7][18]_i_10/CO[3]
                         net (fo=1, routed)           0.000    50.706    alum/D_registers_q_reg[7][18]_i_10_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.820 r  alum/D_registers_q_reg[7][18]_i_7/CO[3]
                         net (fo=1, routed)           0.000    50.820    alum/D_registers_q_reg[7][18]_i_7_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.977 r  alum/D_registers_q_reg[7][18]_i_4/CO[1]
                         net (fo=36, routed)          1.142    52.120    alum/data2[18]
    SLICE_X43Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    52.905 r  alum/D_registers_q_reg[7][17]_i_78/CO[3]
                         net (fo=1, routed)           0.000    52.905    alum/D_registers_q_reg[7][17]_i_78_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.019 r  alum/D_registers_q_reg[7][17]_i_68/CO[3]
                         net (fo=1, routed)           0.000    53.019    alum/D_registers_q_reg[7][17]_i_68_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.133 r  alum/D_registers_q_reg[7][17]_i_58/CO[3]
                         net (fo=1, routed)           0.000    53.133    alum/D_registers_q_reg[7][17]_i_58_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.247 r  alum/D_registers_q_reg[7][17]_i_51/CO[3]
                         net (fo=1, routed)           0.000    53.247    alum/D_registers_q_reg[7][17]_i_51_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.361 r  alum/D_registers_q_reg[7][17]_i_39/CO[3]
                         net (fo=1, routed)           0.000    53.361    alum/D_registers_q_reg[7][17]_i_39_n_0
    SLICE_X43Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.475 r  alum/D_registers_q_reg[7][17]_i_26/CO[3]
                         net (fo=1, routed)           0.000    53.475    alum/D_registers_q_reg[7][17]_i_26_n_0
    SLICE_X43Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.589 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.589    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X43Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.703 r  alum/D_registers_q_reg[7][17]_i_8/CO[3]
                         net (fo=1, routed)           0.000    53.703    alum/D_registers_q_reg[7][17]_i_8_n_0
    SLICE_X43Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.860 r  alum/D_registers_q_reg[7][17]_i_4/CO[1]
                         net (fo=36, routed)          0.903    54.762    alum/data2[17]
    SLICE_X41Y27         LUT3 (Prop_lut3_I0_O)        0.329    55.091 r  alum/D_registers_q[7][16]_i_86/O
                         net (fo=1, routed)           0.000    55.091    alum/D_registers_q[7][16]_i_86_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.641 r  alum/D_registers_q_reg[7][16]_i_74/CO[3]
                         net (fo=1, routed)           0.000    55.641    alum/D_registers_q_reg[7][16]_i_74_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.755 r  alum/D_registers_q_reg[7][16]_i_64/CO[3]
                         net (fo=1, routed)           0.000    55.755    alum/D_registers_q_reg[7][16]_i_64_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.869 r  alum/D_registers_q_reg[7][16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    55.869    alum/D_registers_q_reg[7][16]_i_57_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.983 r  alum/D_registers_q_reg[7][16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    55.983    alum/D_registers_q_reg[7][16]_i_47_n_0
    SLICE_X41Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.097 r  alum/D_registers_q_reg[7][16]_i_36/CO[3]
                         net (fo=1, routed)           0.000    56.097    alum/D_registers_q_reg[7][16]_i_36_n_0
    SLICE_X41Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.211 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    56.211    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X41Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.325 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    56.325    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X41Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.439 r  alum/D_registers_q_reg[7][16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    56.439    alum/D_registers_q_reg[7][16]_i_8_n_0
    SLICE_X41Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.596 r  alum/D_registers_q_reg[7][16]_i_4/CO[1]
                         net (fo=36, routed)          0.913    57.510    alum/data2[16]
    SLICE_X37Y27         LUT3 (Prop_lut3_I0_O)        0.329    57.839 r  alum/D_registers_q[7][15]_i_94/O
                         net (fo=1, routed)           0.000    57.839    alum/D_registers_q[7][15]_i_94_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.389 r  alum/D_registers_q_reg[7][15]_i_82/CO[3]
                         net (fo=1, routed)           0.000    58.389    alum/D_registers_q_reg[7][15]_i_82_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.503 r  alum/D_registers_q_reg[7][15]_i_72/CO[3]
                         net (fo=1, routed)           0.000    58.503    alum/D_registers_q_reg[7][15]_i_72_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.617 r  alum/D_registers_q_reg[7][15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    58.617    alum/D_registers_q_reg[7][15]_i_65_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.731 r  alum/D_registers_q_reg[7][15]_i_55/CO[3]
                         net (fo=1, routed)           0.000    58.731    alum/D_registers_q_reg[7][15]_i_55_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.845 r  alum/D_registers_q_reg[7][15]_i_45/CO[3]
                         net (fo=1, routed)           0.000    58.845    alum/D_registers_q_reg[7][15]_i_45_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.959 r  alum/D_registers_q_reg[7][15]_i_37/CO[3]
                         net (fo=1, routed)           0.000    58.959    alum/D_registers_q_reg[7][15]_i_37_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.073 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.073    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.187 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.187    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.344 r  alum/D_registers_q_reg[7][15]_i_5/CO[1]
                         net (fo=36, routed)          1.080    60.423    alum/data2[15]
    SLICE_X39Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    61.208 r  alum/D_registers_q_reg[7][14]_i_100/CO[3]
                         net (fo=1, routed)           0.000    61.208    alum/D_registers_q_reg[7][14]_i_100_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.322 r  alum/D_registers_q_reg[7][14]_i_88/CO[3]
                         net (fo=1, routed)           0.000    61.322    alum/D_registers_q_reg[7][14]_i_88_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.436 r  alum/D_registers_q_reg[7][14]_i_73/CO[3]
                         net (fo=1, routed)           0.000    61.436    alum/D_registers_q_reg[7][14]_i_73_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.550 r  alum/D_registers_q_reg[7][14]_i_61/CO[3]
                         net (fo=1, routed)           0.000    61.550    alum/D_registers_q_reg[7][14]_i_61_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.664 r  alum/D_registers_q_reg[7][14]_i_49/CO[3]
                         net (fo=1, routed)           0.000    61.664    alum/D_registers_q_reg[7][14]_i_49_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.778 r  alum/D_registers_q_reg[7][14]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.778    alum/D_registers_q_reg[7][14]_i_36_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.892 r  alum/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    61.892    alum/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.006 r  alum/D_registers_q_reg[7][14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    62.006    alum/D_registers_q_reg[7][14]_i_9_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.163 r  alum/D_registers_q_reg[7][14]_i_5/CO[1]
                         net (fo=36, routed)          0.898    63.061    alum/data2[14]
    SLICE_X38Y26         LUT3 (Prop_lut3_I0_O)        0.329    63.390 r  alum/D_registers_q[7][13]_i_53/O
                         net (fo=1, routed)           0.000    63.390    alum/D_registers_q[7][13]_i_53_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.923 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    63.923    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.040 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.040    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.157 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    64.157    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.274 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.274    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.391 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    64.391    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.508 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    64.508    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.625 r  alum/D_registers_q_reg[7][13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    64.625    alum/D_registers_q_reg[7][13]_i_16_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.742 r  alum/D_registers_q_reg[7][13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    64.742    alum/D_registers_q_reg[7][13]_i_10_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.899 r  alum/D_registers_q_reg[7][13]_i_5/CO[1]
                         net (fo=36, routed)          0.958    65.857    alum/data2[13]
    SLICE_X40Y26         LUT3 (Prop_lut3_I0_O)        0.332    66.189 r  alum/D_registers_q[7][12]_i_82/O
                         net (fo=1, routed)           0.000    66.189    alum/D_registers_q[7][12]_i_82_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.739 r  alum/D_registers_q_reg[7][12]_i_75/CO[3]
                         net (fo=1, routed)           0.000    66.739    alum/D_registers_q_reg[7][12]_i_75_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.853 r  alum/D_registers_q_reg[7][12]_i_65/CO[3]
                         net (fo=1, routed)           0.000    66.853    alum/D_registers_q_reg[7][12]_i_65_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.967 r  alum/D_registers_q_reg[7][12]_i_58/CO[3]
                         net (fo=1, routed)           0.000    66.967    alum/D_registers_q_reg[7][12]_i_58_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.081 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    67.081    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.195 r  alum/D_registers_q_reg[7][12]_i_36/CO[3]
                         net (fo=1, routed)           0.000    67.195    alum/D_registers_q_reg[7][12]_i_36_n_0
    SLICE_X40Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.309 r  alum/D_registers_q_reg[7][12]_i_24/CO[3]
                         net (fo=1, routed)           0.000    67.309    alum/D_registers_q_reg[7][12]_i_24_n_0
    SLICE_X40Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.423 r  alum/D_registers_q_reg[7][12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.423    alum/D_registers_q_reg[7][12]_i_12_n_0
    SLICE_X40Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.537 r  alum/D_registers_q_reg[7][12]_i_7/CO[3]
                         net (fo=1, routed)           0.000    67.537    alum/D_registers_q_reg[7][12]_i_7_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.694 r  alum/D_registers_q_reg[7][12]_i_5/CO[1]
                         net (fo=36, routed)          0.909    68.603    alum/data2[12]
    SLICE_X42Y26         LUT3 (Prop_lut3_I0_O)        0.329    68.932 r  alum/D_registers_q[7][11]_i_81/O
                         net (fo=1, routed)           0.000    68.932    alum/D_registers_q[7][11]_i_81_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.465 r  alum/D_registers_q_reg[7][11]_i_74/CO[3]
                         net (fo=1, routed)           0.000    69.465    alum/D_registers_q_reg[7][11]_i_74_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.582 r  alum/D_registers_q_reg[7][11]_i_68/CO[3]
                         net (fo=1, routed)           0.000    69.582    alum/D_registers_q_reg[7][11]_i_68_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.699 r  alum/D_registers_q_reg[7][11]_i_58/CO[3]
                         net (fo=1, routed)           0.000    69.699    alum/D_registers_q_reg[7][11]_i_58_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.816 r  alum/D_registers_q_reg[7][11]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.816    alum/D_registers_q_reg[7][11]_i_48_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.933 r  alum/D_registers_q_reg[7][11]_i_39/CO[3]
                         net (fo=1, routed)           0.000    69.933    alum/D_registers_q_reg[7][11]_i_39_n_0
    SLICE_X42Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.050 r  alum/D_registers_q_reg[7][11]_i_27/CO[3]
                         net (fo=1, routed)           0.000    70.050    alum/D_registers_q_reg[7][11]_i_27_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.167 r  alum/D_registers_q_reg[7][11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    70.167    alum/D_registers_q_reg[7][11]_i_16_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.284 r  alum/D_registers_q_reg[7][11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    70.284    alum/D_registers_q_reg[7][11]_i_10_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.441 r  alum/D_registers_q_reg[7][11]_i_5/CO[1]
                         net (fo=36, routed)          0.907    71.348    alum/data2[11]
    SLICE_X44Y26         LUT3 (Prop_lut3_I0_O)        0.332    71.680 r  alum/D_registers_q[7][10]_i_73/O
                         net (fo=1, routed)           0.000    71.680    alum/D_registers_q[7][10]_i_73_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.230 r  alum/D_registers_q_reg[7][10]_i_66/CO[3]
                         net (fo=1, routed)           0.000    72.230    alum/D_registers_q_reg[7][10]_i_66_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.344 r  alum/D_registers_q_reg[7][10]_i_61/CO[3]
                         net (fo=1, routed)           0.000    72.344    alum/D_registers_q_reg[7][10]_i_61_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.458 r  alum/D_registers_q_reg[7][10]_i_56/CO[3]
                         net (fo=1, routed)           0.000    72.458    alum/D_registers_q_reg[7][10]_i_56_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.572 r  alum/D_registers_q_reg[7][10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    72.572    alum/D_registers_q_reg[7][10]_i_46_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.686 r  alum/D_registers_q_reg[7][10]_i_39/CO[3]
                         net (fo=1, routed)           0.000    72.686    alum/D_registers_q_reg[7][10]_i_39_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.800 r  alum/D_registers_q_reg[7][10]_i_27/CO[3]
                         net (fo=1, routed)           0.000    72.800    alum/D_registers_q_reg[7][10]_i_27_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.914 r  alum/D_registers_q_reg[7][10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    72.914    alum/D_registers_q_reg[7][10]_i_15_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.028 r  alum/D_registers_q_reg[7][10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    73.028    alum/D_registers_q_reg[7][10]_i_8_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.185 r  alum/D_registers_q_reg[7][10]_i_5/CO[1]
                         net (fo=36, routed)          1.260    74.444    alum/data2[10]
    SLICE_X47Y24         LUT3 (Prop_lut3_I0_O)        0.329    74.773 r  alum/D_registers_q[7][9]_i_66/O
                         net (fo=1, routed)           0.000    74.773    alum/D_registers_q[7][9]_i_66_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    75.174 r  alum/D_registers_q_reg[7][9]_i_60/CO[3]
                         net (fo=1, routed)           0.009    75.183    alum/D_registers_q_reg[7][9]_i_60_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.297 r  alum/D_registers_q_reg[7][9]_i_55/CO[3]
                         net (fo=1, routed)           0.000    75.297    alum/D_registers_q_reg[7][9]_i_55_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.411 r  alum/D_registers_q_reg[7][9]_i_49/CO[3]
                         net (fo=1, routed)           0.000    75.411    alum/D_registers_q_reg[7][9]_i_49_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.525 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    75.525    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.639 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    75.639    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.753 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    75.753    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.867 r  alum/D_registers_q_reg[7][9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    75.867    alum/D_registers_q_reg[7][9]_i_11_n_0
    SLICE_X47Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.024 r  alum/D_registers_q_reg[7][9]_i_5/CO[1]
                         net (fo=36, routed)          0.526    76.551    alum/data2[9]
    SLICE_X47Y32         LUT3 (Prop_lut3_I0_O)        0.329    76.880 r  alum/D_registers_q[7][8]_i_74/O
                         net (fo=1, routed)           0.000    76.880    alum/D_registers_q[7][8]_i_74_n_0
    SLICE_X47Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.430 r  alum/D_registers_q_reg[7][8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    77.430    alum/D_registers_q_reg[7][8]_i_67_n_0
    SLICE_X47Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.544 r  alum/D_registers_q_reg[7][8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    77.544    alum/D_registers_q_reg[7][8]_i_62_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.658 r  alum/D_registers_q_reg[7][8]_i_57/CO[3]
                         net (fo=1, routed)           0.000    77.658    alum/D_registers_q_reg[7][8]_i_57_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.772 r  alum/D_registers_q_reg[7][8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    77.772    alum/D_registers_q_reg[7][8]_i_52_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.886 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    77.886    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.000 r  alum/D_registers_q_reg[7][8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    78.000    alum/D_registers_q_reg[7][8]_i_30_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.114 r  alum/D_registers_q_reg[7][8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    78.114    alum/D_registers_q_reg[7][8]_i_22_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.228 r  alum/D_registers_q_reg[7][8]_i_9/CO[3]
                         net (fo=1, routed)           0.000    78.228    alum/D_registers_q_reg[7][8]_i_9_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.385 r  alum/D_registers_q_reg[7][8]_i_5/CO[1]
                         net (fo=36, routed)          1.310    79.695    alum/data2[8]
    SLICE_X49Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    80.480 r  alum/D_registers_q_reg[7][7]_i_62/CO[3]
                         net (fo=1, routed)           0.000    80.480    alum/D_registers_q_reg[7][7]_i_62_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.594 r  alum/D_registers_q_reg[7][7]_i_57/CO[3]
                         net (fo=1, routed)           0.000    80.594    alum/D_registers_q_reg[7][7]_i_57_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.708 r  alum/D_registers_q_reg[7][7]_i_52/CO[3]
                         net (fo=1, routed)           0.000    80.708    alum/D_registers_q_reg[7][7]_i_52_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.822 r  alum/D_registers_q_reg[7][7]_i_47/CO[3]
                         net (fo=1, routed)           0.000    80.822    alum/D_registers_q_reg[7][7]_i_47_n_0
    SLICE_X49Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.936 r  alum/D_registers_q_reg[7][7]_i_42/CO[3]
                         net (fo=1, routed)           0.000    80.936    alum/D_registers_q_reg[7][7]_i_42_n_0
    SLICE_X49Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.050 r  alum/D_registers_q_reg[7][7]_i_32/CO[3]
                         net (fo=1, routed)           0.000    81.050    alum/D_registers_q_reg[7][7]_i_32_n_0
    SLICE_X49Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.164 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.164    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X49Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.278 r  alum/D_registers_q_reg[7][7]_i_10/CO[3]
                         net (fo=1, routed)           0.000    81.278    alum/D_registers_q_reg[7][7]_i_10_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.435 r  alum/D_registers_q_reg[7][7]_i_5/CO[1]
                         net (fo=36, routed)          0.921    82.355    alum/data2[7]
    SLICE_X52Y29         LUT3 (Prop_lut3_I0_O)        0.329    82.684 r  alum/D_registers_q[7][6]_i_47/O
                         net (fo=1, routed)           0.000    82.684    alum/D_registers_q[7][6]_i_47_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    83.217 r  alum/D_registers_q_reg[7][6]_i_40/CO[3]
                         net (fo=1, routed)           0.000    83.217    alum/D_registers_q_reg[7][6]_i_40_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.334 r  alum/D_registers_q_reg[7][6]_i_35/CO[3]
                         net (fo=1, routed)           0.000    83.334    alum/D_registers_q_reg[7][6]_i_35_n_0
    SLICE_X52Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.451 r  alum/D_registers_q_reg[7][6]_i_30/CO[3]
                         net (fo=1, routed)           0.000    83.451    alum/D_registers_q_reg[7][6]_i_30_n_0
    SLICE_X52Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.568 r  alum/D_registers_q_reg[7][6]_i_25/CO[3]
                         net (fo=1, routed)           0.000    83.568    alum/D_registers_q_reg[7][6]_i_25_n_0
    SLICE_X52Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.685 r  alum/D_registers_q_reg[7][6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    83.685    alum/D_registers_q_reg[7][6]_i_20_n_0
    SLICE_X52Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.802 r  alum/D_registers_q_reg[7][6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    83.802    alum/D_registers_q_reg[7][6]_i_15_n_0
    SLICE_X52Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.919 r  alum/D_registers_q_reg[7][6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    83.919    alum/D_registers_q_reg[7][6]_i_10_n_0
    SLICE_X52Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.036 r  alum/D_registers_q_reg[7][6]_i_7/CO[3]
                         net (fo=1, routed)           0.000    84.036    alum/D_registers_q_reg[7][6]_i_7_n_0
    SLICE_X52Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.193 r  alum/D_registers_q_reg[7][6]_i_5/CO[1]
                         net (fo=36, routed)          1.063    85.256    alum/data2[6]
    SLICE_X54Y27         LUT3 (Prop_lut3_I0_O)        0.332    85.588 r  alum/D_registers_q[7][5]_i_60/O
                         net (fo=1, routed)           0.000    85.588    alum/D_registers_q[7][5]_i_60_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.121 r  alum/D_registers_q_reg[7][5]_i_53/CO[3]
                         net (fo=1, routed)           0.000    86.121    alum/D_registers_q_reg[7][5]_i_53_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.238 r  alum/D_registers_q_reg[7][5]_i_48/CO[3]
                         net (fo=1, routed)           0.000    86.238    alum/D_registers_q_reg[7][5]_i_48_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.355 r  alum/D_registers_q_reg[7][5]_i_43/CO[3]
                         net (fo=1, routed)           0.000    86.355    alum/D_registers_q_reg[7][5]_i_43_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.472 r  alum/D_registers_q_reg[7][5]_i_38/CO[3]
                         net (fo=1, routed)           0.000    86.472    alum/D_registers_q_reg[7][5]_i_38_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.589 r  alum/D_registers_q_reg[7][5]_i_33/CO[3]
                         net (fo=1, routed)           0.000    86.589    alum/D_registers_q_reg[7][5]_i_33_n_0
    SLICE_X54Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.706 r  alum/D_registers_q_reg[7][5]_i_27/CO[3]
                         net (fo=1, routed)           0.000    86.706    alum/D_registers_q_reg[7][5]_i_27_n_0
    SLICE_X54Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.823 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    86.823    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X54Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.940 r  alum/D_registers_q_reg[7][5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    86.940    alum/D_registers_q_reg[7][5]_i_10_n_0
    SLICE_X54Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.097 r  alum/D_registers_q_reg[7][5]_i_5/CO[1]
                         net (fo=36, routed)          1.134    88.231    alum/data2[5]
    SLICE_X55Y23         LUT3 (Prop_lut3_I0_O)        0.332    88.563 r  alum/D_registers_q[7][4]_i_52/O
                         net (fo=1, routed)           0.000    88.563    alum/D_registers_q[7][4]_i_52_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    89.113 r  alum/D_registers_q_reg[7][4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    89.113    alum/D_registers_q_reg[7][4]_i_45_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.227 r  alum/D_registers_q_reg[7][4]_i_40/CO[3]
                         net (fo=1, routed)           0.009    89.236    alum/D_registers_q_reg[7][4]_i_40_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.350 r  alum/D_registers_q_reg[7][4]_i_35/CO[3]
                         net (fo=1, routed)           0.000    89.350    alum/D_registers_q_reg[7][4]_i_35_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.464 r  alum/D_registers_q_reg[7][4]_i_30/CO[3]
                         net (fo=1, routed)           0.000    89.464    alum/D_registers_q_reg[7][4]_i_30_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.578 r  alum/D_registers_q_reg[7][4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    89.578    alum/D_registers_q_reg[7][4]_i_25_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.692 r  alum/D_registers_q_reg[7][4]_i_20/CO[3]
                         net (fo=1, routed)           0.000    89.692    alum/D_registers_q_reg[7][4]_i_20_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.806 r  alum/D_registers_q_reg[7][4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    89.806    alum/D_registers_q_reg[7][4]_i_12_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.920 r  alum/D_registers_q_reg[7][4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    89.920    alum/D_registers_q_reg[7][4]_i_7_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.077 r  alum/D_registers_q_reg[7][4]_i_5/CO[1]
                         net (fo=36, routed)          0.925    91.002    alum/data2[4]
    SLICE_X53Y23         LUT3 (Prop_lut3_I0_O)        0.329    91.331 r  alum/D_registers_q[7][3]_i_60/O
                         net (fo=1, routed)           0.000    91.331    alum/D_registers_q[7][3]_i_60_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    91.881 r  alum/D_registers_q_reg[7][3]_i_53/CO[3]
                         net (fo=1, routed)           0.000    91.881    alum/D_registers_q_reg[7][3]_i_53_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.995 r  alum/D_registers_q_reg[7][3]_i_48/CO[3]
                         net (fo=1, routed)           0.009    92.004    alum/D_registers_q_reg[7][3]_i_48_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.118 r  alum/D_registers_q_reg[7][3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    92.118    alum/D_registers_q_reg[7][3]_i_43_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.232 r  alum/D_registers_q_reg[7][3]_i_38/CO[3]
                         net (fo=1, routed)           0.000    92.232    alum/D_registers_q_reg[7][3]_i_38_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.346 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    92.346    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.460 r  alum/D_registers_q_reg[7][3]_i_25/CO[3]
                         net (fo=1, routed)           0.000    92.460    alum/D_registers_q_reg[7][3]_i_25_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.574 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.574    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.688 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    92.688    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.845 r  alum/D_registers_q_reg[7][3]_i_5/CO[1]
                         net (fo=36, routed)          1.023    93.868    alum/data2[3]
    SLICE_X57Y23         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    94.653 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    94.653    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.767 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.009    94.776    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X57Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.890 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    94.890    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X57Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.004 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.004    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X57Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.118 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.118    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X57Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.232 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.232    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X57Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.346 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    95.346    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.460 r  alum/D_registers_q_reg[7][2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    95.460    alum/D_registers_q_reg[7][2]_i_8_n_0
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.617 r  alum/D_registers_q_reg[7][2]_i_5/CO[1]
                         net (fo=36, routed)          1.020    96.637    alum/data2[2]
    SLICE_X58Y23         LUT3 (Prop_lut3_I0_O)        0.329    96.966 r  alum/D_registers_q[7][1]_i_47/O
                         net (fo=1, routed)           0.000    96.966    alum/D_registers_q[7][1]_i_47_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.516 r  alum/D_registers_q_reg[7][1]_i_40/CO[3]
                         net (fo=1, routed)           0.000    97.516    alum/D_registers_q_reg[7][1]_i_40_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.630 r  alum/D_registers_q_reg[7][1]_i_35/CO[3]
                         net (fo=1, routed)           0.009    97.639    alum/D_registers_q_reg[7][1]_i_35_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.753 r  alum/D_registers_q_reg[7][1]_i_30/CO[3]
                         net (fo=1, routed)           0.000    97.753    alum/D_registers_q_reg[7][1]_i_30_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.867 r  alum/D_registers_q_reg[7][1]_i_25/CO[3]
                         net (fo=1, routed)           0.000    97.867    alum/D_registers_q_reg[7][1]_i_25_n_0
    SLICE_X58Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.981 r  alum/D_registers_q_reg[7][1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    97.981    alum/D_registers_q_reg[7][1]_i_20_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.095 r  alum/D_registers_q_reg[7][1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.095    alum/D_registers_q_reg[7][1]_i_15_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.209 r  alum/D_registers_q_reg[7][1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    98.209    alum/D_registers_q_reg[7][1]_i_10_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.323 r  alum/D_registers_q_reg[7][1]_i_7/CO[3]
                         net (fo=1, routed)           0.000    98.323    alum/D_registers_q_reg[7][1]_i_7_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.480 r  alum/D_registers_q_reg[7][1]_i_6/CO[1]
                         net (fo=36, routed)          0.973    99.453    alum/data2[1]
    SLICE_X60Y25         LUT3 (Prop_lut3_I0_O)        0.329    99.782 r  alum/D_registers_q[7][0]_i_79/O
                         net (fo=1, routed)           0.000    99.782    alum/D_registers_q[7][0]_i_79_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   100.315 r  alum/D_registers_q_reg[7][0]_i_72/CO[3]
                         net (fo=1, routed)           0.000   100.315    alum/D_registers_q_reg[7][0]_i_72_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.432 r  alum/D_registers_q_reg[7][0]_i_67/CO[3]
                         net (fo=1, routed)           0.000   100.432    alum/D_registers_q_reg[7][0]_i_67_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.549 r  alum/D_registers_q_reg[7][0]_i_62/CO[3]
                         net (fo=1, routed)           0.000   100.549    alum/D_registers_q_reg[7][0]_i_62_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.666 r  alum/D_registers_q_reg[7][0]_i_57/CO[3]
                         net (fo=1, routed)           0.000   100.666    alum/D_registers_q_reg[7][0]_i_57_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.783 r  alum/D_registers_q_reg[7][0]_i_52/CO[3]
                         net (fo=1, routed)           0.000   100.783    alum/D_registers_q_reg[7][0]_i_52_n_0
    SLICE_X60Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.900 r  alum/D_registers_q_reg[7][0]_i_47/CO[3]
                         net (fo=1, routed)           0.000   100.900    alum/D_registers_q_reg[7][0]_i_47_n_0
    SLICE_X60Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.017 r  alum/D_registers_q_reg[7][0]_i_40/CO[3]
                         net (fo=1, routed)           0.000   101.017    alum/D_registers_q_reg[7][0]_i_40_n_0
    SLICE_X60Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   101.134 r  alum/D_registers_q_reg[7][0]_i_20/CO[3]
                         net (fo=1, routed)           0.000   101.134    alum/D_registers_q_reg[7][0]_i_20_n_0
    SLICE_X60Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.291 r  alum/D_registers_q_reg[7][0]_i_10/CO[1]
                         net (fo=1, routed)           0.662   101.952    sm/data2[0]
    SLICE_X56Y35         LUT6 (Prop_lut6_I4_O)        0.332   102.284 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=1, routed)           0.657   102.941    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X56Y39         LUT6 (Prop_lut6_I0_O)        0.124   103.065 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=16, routed)          0.875   103.940    sm/M_alum_out[0]
    SLICE_X57Y47         LUT2 (Prop_lut2_I0_O)        0.124   104.064 r  sm/D_states_q[4]_i_11/O
                         net (fo=4, routed)           0.587   104.652    sm/D_states_q[4]_i_11_n_0
    SLICE_X55Y49         LUT2 (Prop_lut2_I1_O)        0.124   104.776 f  sm/D_states_q[0]_i_24/O
                         net (fo=3, routed)           0.423   105.199    sm/D_states_q[0]_i_24_n_0
    SLICE_X55Y49         LUT6 (Prop_lut6_I3_O)        0.124   105.323 r  sm/D_states_q[2]_i_22/O
                         net (fo=1, routed)           0.451   105.773    sm/D_states_q[2]_i_22_n_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I4_O)        0.124   105.897 r  sm/D_states_q[2]_i_7/O
                         net (fo=1, routed)           0.000   105.897    sm/D_states_q[2]_i_7_n_0
    SLICE_X56Y48         MUXF7 (Prop_muxf7_I1_O)      0.214   106.111 r  sm/D_states_q_reg[2]_i_3/O
                         net (fo=1, routed)           0.000   106.111    sm/D_states_q_reg[2]_i_3_n_0
    SLICE_X56Y48         MUXF8 (Prop_muxf8_I1_O)      0.088   106.199 r  sm/D_states_q_reg[2]_i_1/O
                         net (fo=4, routed)           0.500   106.700    sm/D_states_d__0[2]
    SLICE_X56Y47         FDRE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.454   115.970    sm/clk_IBUF_BUFG
    SLICE_X56Y47         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.259   116.229    
                         clock uncertainty           -0.035   116.194    
    SLICE_X56Y47         FDRE (Setup_fdre_C_D)       -0.226   115.968    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        115.968    
                         arrival time                        -106.700    
  -------------------------------------------------------------------
                         slack                                  9.268    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 forLoop_idx_0_977148929[1].cond_butt_dirs/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_977148929[1].cond_butt_dirs/D_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.596     1.540    forLoop_idx_0_977148929[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X65Y49         FDRE                                         r  forLoop_idx_0_977148929[1].cond_butt_dirs/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  forLoop_idx_0_977148929[1].cond_butt_dirs/D_ctr_q_reg[3]/Q
                         net (fo=3, routed)           0.120     1.801    forLoop_idx_0_977148929[1].cond_butt_dirs/D_ctr_q_reg[3]
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.961 r  forLoop_idx_0_977148929[1].cond_butt_dirs/D_ctr_q_reg[0]_i_3__1/CO[3]
                         net (fo=1, routed)           0.001     1.962    forLoop_idx_0_977148929[1].cond_butt_dirs/D_ctr_q_reg[0]_i_3__1_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.016 r  forLoop_idx_0_977148929[1].cond_butt_dirs/D_ctr_q_reg[4]_i_1__5/O[0]
                         net (fo=1, routed)           0.000     2.016    forLoop_idx_0_977148929[1].cond_butt_dirs/D_ctr_q_reg[4]_i_1__5_n_7
    SLICE_X65Y50         FDRE                                         r  forLoop_idx_0_977148929[1].cond_butt_dirs/D_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.864     2.054    forLoop_idx_0_977148929[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X65Y50         FDRE                                         r  forLoop_idx_0_977148929[1].cond_butt_dirs/D_ctr_q_reg[4]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X65Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    forLoop_idx_0_977148929[1].cond_butt_dirs/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 forLoop_idx_0_977148929[1].cond_butt_dirs/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_977148929[1].cond_butt_dirs/D_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.596     1.540    forLoop_idx_0_977148929[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X65Y49         FDRE                                         r  forLoop_idx_0_977148929[1].cond_butt_dirs/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  forLoop_idx_0_977148929[1].cond_butt_dirs/D_ctr_q_reg[3]/Q
                         net (fo=3, routed)           0.120     1.801    forLoop_idx_0_977148929[1].cond_butt_dirs/D_ctr_q_reg[3]
    SLICE_X65Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.961 r  forLoop_idx_0_977148929[1].cond_butt_dirs/D_ctr_q_reg[0]_i_3__1/CO[3]
                         net (fo=1, routed)           0.001     1.962    forLoop_idx_0_977148929[1].cond_butt_dirs/D_ctr_q_reg[0]_i_3__1_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.027 r  forLoop_idx_0_977148929[1].cond_butt_dirs/D_ctr_q_reg[4]_i_1__5/O[2]
                         net (fo=1, routed)           0.000     2.027    forLoop_idx_0_977148929[1].cond_butt_dirs/D_ctr_q_reg[4]_i_1__5_n_5
    SLICE_X65Y50         FDRE                                         r  forLoop_idx_0_977148929[1].cond_butt_dirs/D_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.864     2.054    forLoop_idx_0_977148929[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X65Y50         FDRE                                         r  forLoop_idx_0_977148929[1].cond_butt_dirs/D_ctr_q_reg[6]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X65Y50         FDRE (Hold_fdre_C_D)         0.105     1.914    forLoop_idx_0_977148929[1].cond_butt_dirs/D_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_debug_dff_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.210%)  route 0.216ns (56.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.594     1.538    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y52         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDPE (Prop_fdpe_C_Q)         0.164     1.702 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=328, routed)         0.216     1.917    sm/io_led_OBUF[6]
    SLICE_X63Y47         FDRE                                         r  sm/D_debug_dff_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.867     2.057    sm/clk_IBUF_BUFG
    SLICE_X63Y47         FDRE                                         r  sm/D_debug_dff_q_reg[3]/C
                         clock pessimism             -0.246     1.811    
    SLICE_X63Y47         FDRE (Hold_fdre_C_R)        -0.018     1.793    sm/D_debug_dff_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.883%)  route 0.331ns (70.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.565     1.509    sr2/clk_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.331     1.981    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X50Y50         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.835     2.025    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X50Y50         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.546    
    SLICE_X50Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.856    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.883%)  route 0.331ns (70.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.565     1.509    sr2/clk_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.331     1.981    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X50Y50         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.835     2.025    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X50Y50         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.546    
    SLICE_X50Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.856    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.883%)  route 0.331ns (70.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.565     1.509    sr2/clk_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.331     1.981    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X50Y50         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.835     2.025    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X50Y50         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.546    
    SLICE_X50Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.856    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.883%)  route 0.331ns (70.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.565     1.509    sr2/clk_IBUF_BUFG
    SLICE_X49Y50         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.331     1.981    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X50Y50         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.835     2.025    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X50Y50         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.546    
    SLICE_X50Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.856    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_debug_dff_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.720%)  route 0.220ns (57.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.594     1.538    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y52         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDPE (Prop_fdpe_C_Q)         0.164     1.702 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=328, routed)         0.220     1.922    sm/io_led_OBUF[6]
    SLICE_X62Y47         FDRE                                         r  sm/D_debug_dff_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.867     2.057    sm/clk_IBUF_BUFG
    SLICE_X62Y47         FDRE                                         r  sm/D_debug_dff_q_reg[5]/C
                         clock pessimism             -0.246     1.811    
    SLICE_X62Y47         FDRE (Hold_fdre_C_R)        -0.018     1.793    sm/D_debug_dff_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.952%)  route 0.315ns (69.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.565     1.509    sr3/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.315     1.964    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y50         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.835     2.025    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y50         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.525    
    SLICE_X52Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.835    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.952%)  route 0.315ns (69.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.565     1.509    sr3/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.315     1.964    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y50         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.835     2.025    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y50         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.525    
    SLICE_X52Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.835    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y16   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y17   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X59Y28   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X62Y22   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X62Y21   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X62Y21   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X62Y21   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X64Y25   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X61Y24   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X50Y49   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X50Y49   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X50Y49   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X50Y49   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X50Y49   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X50Y49   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X50Y49   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X50Y49   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X50Y50   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X50Y50   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X50Y49   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X50Y49   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X50Y49   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X50Y49   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X50Y49   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X50Y49   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X50Y49   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X50Y49   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X50Y50   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X50Y50   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      106.099ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.759ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             106.099ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.578ns  (logic 0.704ns (15.377%)  route 3.874ns (84.623%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 115.969 - 111.111 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.572     5.156    sm/clk_IBUF_BUFG
    SLICE_X57Y47         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  sm/D_states_q_reg[3]_rep__1/Q
                         net (fo=88, routed)          1.635     7.248    sm/D_states_q_reg[3]_rep__1_n_0
    SLICE_X63Y48         LUT2 (Prop_lut2_I0_O)        0.124     7.372 r  sm/D_stage_q[3]_i_2/O
                         net (fo=6, routed)           1.640     9.012    sm/D_stage_q[3]_i_2_n_0
    SLICE_X53Y48         LUT6 (Prop_lut6_I1_O)        0.124     9.136 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.599     9.735    fifo_reset_cond/AS[0]
    SLICE_X53Y48         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.453   115.969    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X53Y48         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259   116.228    
                         clock uncertainty           -0.035   116.193    
    SLICE_X53Y48         FDPE (Recov_fdpe_C_PRE)     -0.359   115.834    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.834    
                         arrival time                          -9.735    
  -------------------------------------------------------------------
                         slack                                106.099    

Slack (MET) :             106.099ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.578ns  (logic 0.704ns (15.377%)  route 3.874ns (84.623%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 115.969 - 111.111 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.572     5.156    sm/clk_IBUF_BUFG
    SLICE_X57Y47         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  sm/D_states_q_reg[3]_rep__1/Q
                         net (fo=88, routed)          1.635     7.248    sm/D_states_q_reg[3]_rep__1_n_0
    SLICE_X63Y48         LUT2 (Prop_lut2_I0_O)        0.124     7.372 r  sm/D_stage_q[3]_i_2/O
                         net (fo=6, routed)           1.640     9.012    sm/D_stage_q[3]_i_2_n_0
    SLICE_X53Y48         LUT6 (Prop_lut6_I1_O)        0.124     9.136 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.599     9.735    fifo_reset_cond/AS[0]
    SLICE_X53Y48         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.453   115.969    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X53Y48         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259   116.228    
                         clock uncertainty           -0.035   116.193    
    SLICE_X53Y48         FDPE (Recov_fdpe_C_PRE)     -0.359   115.834    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.834    
                         arrival time                          -9.735    
  -------------------------------------------------------------------
                         slack                                106.099    

Slack (MET) :             106.099ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.578ns  (logic 0.704ns (15.377%)  route 3.874ns (84.623%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 115.969 - 111.111 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.572     5.156    sm/clk_IBUF_BUFG
    SLICE_X57Y47         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  sm/D_states_q_reg[3]_rep__1/Q
                         net (fo=88, routed)          1.635     7.248    sm/D_states_q_reg[3]_rep__1_n_0
    SLICE_X63Y48         LUT2 (Prop_lut2_I0_O)        0.124     7.372 r  sm/D_stage_q[3]_i_2/O
                         net (fo=6, routed)           1.640     9.012    sm/D_stage_q[3]_i_2_n_0
    SLICE_X53Y48         LUT6 (Prop_lut6_I1_O)        0.124     9.136 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.599     9.735    fifo_reset_cond/AS[0]
    SLICE_X53Y48         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.453   115.969    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X53Y48         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259   116.228    
                         clock uncertainty           -0.035   116.193    
    SLICE_X53Y48         FDPE (Recov_fdpe_C_PRE)     -0.359   115.834    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.834    
                         arrival time                          -9.735    
  -------------------------------------------------------------------
                         slack                                106.099    

Slack (MET) :             106.099ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.578ns  (logic 0.704ns (15.377%)  route 3.874ns (84.623%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 115.969 - 111.111 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.572     5.156    sm/clk_IBUF_BUFG
    SLICE_X57Y47         FDRE                                         r  sm/D_states_q_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  sm/D_states_q_reg[3]_rep__1/Q
                         net (fo=88, routed)          1.635     7.248    sm/D_states_q_reg[3]_rep__1_n_0
    SLICE_X63Y48         LUT2 (Prop_lut2_I0_O)        0.124     7.372 r  sm/D_stage_q[3]_i_2/O
                         net (fo=6, routed)           1.640     9.012    sm/D_stage_q[3]_i_2_n_0
    SLICE_X53Y48         LUT6 (Prop_lut6_I1_O)        0.124     9.136 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.599     9.735    fifo_reset_cond/AS[0]
    SLICE_X53Y48         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.453   115.969    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X53Y48         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259   116.228    
                         clock uncertainty           -0.035   116.193    
    SLICE_X53Y48         FDPE (Recov_fdpe_C_PRE)     -0.359   115.834    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.834    
                         arrival time                          -9.735    
  -------------------------------------------------------------------
                         slack                                106.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.209ns (29.905%)  route 0.490ns (70.095%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.569     1.513    sm/clk_IBUF_BUFG
    SLICE_X56Y47         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y47         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=88, routed)          0.294     1.971    sm/D_states_q_reg[2]_rep_0
    SLICE_X53Y48         LUT6 (Prop_lut6_I4_O)        0.045     2.016 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.196     2.212    fifo_reset_cond/AS[0]
    SLICE_X53Y48         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.838     2.028    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X53Y48         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.548    
    SLICE_X53Y48         FDPE (Remov_fdpe_C_PRE)     -0.095     1.453    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.209ns (29.905%)  route 0.490ns (70.095%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.569     1.513    sm/clk_IBUF_BUFG
    SLICE_X56Y47         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y47         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=88, routed)          0.294     1.971    sm/D_states_q_reg[2]_rep_0
    SLICE_X53Y48         LUT6 (Prop_lut6_I4_O)        0.045     2.016 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.196     2.212    fifo_reset_cond/AS[0]
    SLICE_X53Y48         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.838     2.028    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X53Y48         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.548    
    SLICE_X53Y48         FDPE (Remov_fdpe_C_PRE)     -0.095     1.453    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.209ns (29.905%)  route 0.490ns (70.095%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.569     1.513    sm/clk_IBUF_BUFG
    SLICE_X56Y47         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y47         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=88, routed)          0.294     1.971    sm/D_states_q_reg[2]_rep_0
    SLICE_X53Y48         LUT6 (Prop_lut6_I4_O)        0.045     2.016 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.196     2.212    fifo_reset_cond/AS[0]
    SLICE_X53Y48         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.838     2.028    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X53Y48         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.548    
    SLICE_X53Y48         FDPE (Remov_fdpe_C_PRE)     -0.095     1.453    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.209ns (29.905%)  route 0.490ns (70.095%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.569     1.513    sm/clk_IBUF_BUFG
    SLICE_X56Y47         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y47         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=88, routed)          0.294     1.971    sm/D_states_q_reg[2]_rep_0
    SLICE_X53Y48         LUT6 (Prop_lut6_I4_O)        0.045     2.016 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.196     2.212    fifo_reset_cond/AS[0]
    SLICE_X53Y48         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.838     2.028    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X53Y48         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.548    
    SLICE_X53Y48         FDPE (Remov_fdpe_C_PRE)     -0.095     1.453    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.759    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.303ns  (logic 11.550ns (30.964%)  route 25.753ns (69.036%))
  Logic Levels:           31  (CARRY4=7 LUT2=1 LUT3=4 LUT4=4 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.624     5.208    L_reg/clk_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDRE (Prop_fdre_C_Q)         0.419     5.627 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.431     7.059    L_reg/M_sm_timer[8]
    SLICE_X54Y12         LUT3 (Prop_lut3_I1_O)        0.325     7.384 r  L_reg/i__carry_i_14__4/O
                         net (fo=2, routed)           0.792     8.175    L_reg/i__carry_i_14__4_n_0
    SLICE_X55Y11         LUT6 (Prop_lut6_I2_O)        0.331     8.506 f  L_reg/L_78115f43_remainder0_carry_i_16__1/O
                         net (fo=3, routed)           0.971     9.477    L_reg/L_78115f43_remainder0_carry_i_16__1_n_0
    SLICE_X54Y12         LUT3 (Prop_lut3_I0_O)        0.152     9.629 f  L_reg/L_78115f43_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.947    10.576    L_reg/L_78115f43_remainder0_carry_i_19__1_n_0
    SLICE_X54Y11         LUT5 (Prop_lut5_I3_O)        0.372    10.948 r  L_reg/L_78115f43_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.989    11.937    L_reg/L_78115f43_remainder0_carry_i_10__1_n_0
    SLICE_X53Y9          LUT4 (Prop_lut4_I1_O)        0.328    12.265 r  L_reg/L_78115f43_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.265    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X53Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.815 r  timerseg_driver/decimal_renderer/L_78115f43_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.815    timerseg_driver/decimal_renderer/L_78115f43_remainder0_carry_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.037 r  timerseg_driver/decimal_renderer/L_78115f43_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.992    14.029    L_reg/L_78115f43_remainder0_3[4]
    SLICE_X51Y10         LUT3 (Prop_lut3_I0_O)        0.327    14.356 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.835    15.191    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X48Y9          LUT6 (Prop_lut6_I4_O)        0.326    15.517 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.492    16.009    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X49Y9          LUT5 (Prop_lut5_I3_O)        0.150    16.159 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.206    17.365    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.354    17.719 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.941    18.660    L_reg/i__carry_i_19__3_n_0
    SLICE_X51Y8          LUT4 (Prop_lut4_I1_O)        0.326    18.986 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.821    19.808    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X51Y9          LUT4 (Prop_lut4_I3_O)        0.124    19.932 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.636    20.567    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_0[2]
    SLICE_X50Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    20.971 r  timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.971    timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.210 r  timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.974    22.184    L_reg/L_78115f43_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X51Y7          LUT5 (Prop_lut5_I1_O)        0.301    22.485 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    22.919    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X51Y7          LUT5 (Prop_lut5_I0_O)        0.124    23.043 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.882    23.924    timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__0/i__carry__0_0
    SLICE_X48Y7          LUT2 (Prop_lut2_I0_O)        0.124    24.048 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.832    24.880    L_reg/i__carry_i_13__3_0
    SLICE_X51Y6          LUT5 (Prop_lut5_I1_O)        0.124    25.004 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.820    25.824    L_reg/i__carry_i_18__3_n_0
    SLICE_X48Y6          LUT6 (Prop_lut6_I5_O)        0.124    25.948 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           1.109    27.057    L_reg/i__carry_i_13__3_n_0
    SLICE_X51Y4          LUT3 (Prop_lut3_I1_O)        0.154    27.211 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.538    27.749    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X50Y4          LUT5 (Prop_lut5_I0_O)        0.327    28.076 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.076    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X50Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.609 r  timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.609    timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__1/i__carry_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.726 r  timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.726    timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.041 r  timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.864    29.904    timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X51Y6          LUT6 (Prop_lut6_I0_O)        0.307    30.211 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.808    31.019    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X51Y5          LUT6 (Prop_lut6_I1_O)        0.124    31.143 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.946    32.089    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X52Y6          LUT6 (Prop_lut6_I2_O)        0.124    32.213 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.701    32.914    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X53Y6          LUT6 (Prop_lut6_I5_O)        0.124    33.038 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.198    34.236    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X56Y11         LUT4 (Prop_lut4_I0_O)        0.124    34.360 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.596    38.956    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    42.512 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    42.512    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.290ns  (logic 11.784ns (31.600%)  route 25.506ns (68.400%))
  Logic Levels:           31  (CARRY4=7 LUT2=1 LUT3=5 LUT4=4 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.624     5.208    L_reg/clk_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDRE (Prop_fdre_C_Q)         0.419     5.627 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.431     7.059    L_reg/M_sm_timer[8]
    SLICE_X54Y12         LUT3 (Prop_lut3_I1_O)        0.325     7.384 r  L_reg/i__carry_i_14__4/O
                         net (fo=2, routed)           0.792     8.175    L_reg/i__carry_i_14__4_n_0
    SLICE_X55Y11         LUT6 (Prop_lut6_I2_O)        0.331     8.506 f  L_reg/L_78115f43_remainder0_carry_i_16__1/O
                         net (fo=3, routed)           0.971     9.477    L_reg/L_78115f43_remainder0_carry_i_16__1_n_0
    SLICE_X54Y12         LUT3 (Prop_lut3_I0_O)        0.152     9.629 f  L_reg/L_78115f43_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.947    10.576    L_reg/L_78115f43_remainder0_carry_i_19__1_n_0
    SLICE_X54Y11         LUT5 (Prop_lut5_I3_O)        0.372    10.948 r  L_reg/L_78115f43_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.989    11.937    L_reg/L_78115f43_remainder0_carry_i_10__1_n_0
    SLICE_X53Y9          LUT4 (Prop_lut4_I1_O)        0.328    12.265 r  L_reg/L_78115f43_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.265    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X53Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.815 r  timerseg_driver/decimal_renderer/L_78115f43_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.815    timerseg_driver/decimal_renderer/L_78115f43_remainder0_carry_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.037 r  timerseg_driver/decimal_renderer/L_78115f43_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.992    14.029    L_reg/L_78115f43_remainder0_3[4]
    SLICE_X51Y10         LUT3 (Prop_lut3_I0_O)        0.327    14.356 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.835    15.191    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X48Y9          LUT6 (Prop_lut6_I4_O)        0.326    15.517 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.492    16.009    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X49Y9          LUT5 (Prop_lut5_I3_O)        0.150    16.159 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.206    17.365    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.354    17.719 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.941    18.660    L_reg/i__carry_i_19__3_n_0
    SLICE_X51Y8          LUT4 (Prop_lut4_I1_O)        0.326    18.986 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.821    19.808    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X51Y9          LUT4 (Prop_lut4_I3_O)        0.124    19.932 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.636    20.567    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_0[2]
    SLICE_X50Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    20.971 r  timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.971    timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.210 r  timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.974    22.184    L_reg/L_78115f43_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X51Y7          LUT5 (Prop_lut5_I1_O)        0.301    22.485 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    22.919    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X51Y7          LUT5 (Prop_lut5_I0_O)        0.124    23.043 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.882    23.924    timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__0/i__carry__0_0
    SLICE_X48Y7          LUT2 (Prop_lut2_I0_O)        0.124    24.048 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.832    24.880    L_reg/i__carry_i_13__3_0
    SLICE_X51Y6          LUT5 (Prop_lut5_I1_O)        0.124    25.004 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.820    25.824    L_reg/i__carry_i_18__3_n_0
    SLICE_X48Y6          LUT6 (Prop_lut6_I5_O)        0.124    25.948 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           1.109    27.057    L_reg/i__carry_i_13__3_n_0
    SLICE_X51Y4          LUT3 (Prop_lut3_I1_O)        0.154    27.211 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.538    27.749    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X50Y4          LUT5 (Prop_lut5_I0_O)        0.327    28.076 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.076    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X50Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.609 r  timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.609    timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__1/i__carry_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.726 r  timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.726    timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.041 r  timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.864    29.904    timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X51Y6          LUT6 (Prop_lut6_I0_O)        0.307    30.211 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.808    31.019    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X51Y5          LUT6 (Prop_lut6_I1_O)        0.124    31.143 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.960    32.103    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X52Y6          LUT3 (Prop_lut3_I1_O)        0.124    32.227 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.602    32.829    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X52Y7          LUT6 (Prop_lut6_I4_O)        0.124    32.953 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.206    34.159    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X56Y11         LUT4 (Prop_lut4_I0_O)        0.150    34.309 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.426    38.736    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.763    42.498 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    42.498    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.279ns  (logic 11.796ns (31.642%)  route 25.483ns (68.358%))
  Logic Levels:           31  (CARRY4=7 LUT2=1 LUT3=5 LUT4=4 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.624     5.208    L_reg/clk_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDRE (Prop_fdre_C_Q)         0.419     5.627 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.431     7.059    L_reg/M_sm_timer[8]
    SLICE_X54Y12         LUT3 (Prop_lut3_I1_O)        0.325     7.384 r  L_reg/i__carry_i_14__4/O
                         net (fo=2, routed)           0.792     8.175    L_reg/i__carry_i_14__4_n_0
    SLICE_X55Y11         LUT6 (Prop_lut6_I2_O)        0.331     8.506 f  L_reg/L_78115f43_remainder0_carry_i_16__1/O
                         net (fo=3, routed)           0.971     9.477    L_reg/L_78115f43_remainder0_carry_i_16__1_n_0
    SLICE_X54Y12         LUT3 (Prop_lut3_I0_O)        0.152     9.629 f  L_reg/L_78115f43_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.947    10.576    L_reg/L_78115f43_remainder0_carry_i_19__1_n_0
    SLICE_X54Y11         LUT5 (Prop_lut5_I3_O)        0.372    10.948 r  L_reg/L_78115f43_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.989    11.937    L_reg/L_78115f43_remainder0_carry_i_10__1_n_0
    SLICE_X53Y9          LUT4 (Prop_lut4_I1_O)        0.328    12.265 r  L_reg/L_78115f43_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.265    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X53Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.815 r  timerseg_driver/decimal_renderer/L_78115f43_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.815    timerseg_driver/decimal_renderer/L_78115f43_remainder0_carry_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.037 r  timerseg_driver/decimal_renderer/L_78115f43_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.992    14.029    L_reg/L_78115f43_remainder0_3[4]
    SLICE_X51Y10         LUT3 (Prop_lut3_I0_O)        0.327    14.356 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.835    15.191    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X48Y9          LUT6 (Prop_lut6_I4_O)        0.326    15.517 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.492    16.009    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X49Y9          LUT5 (Prop_lut5_I3_O)        0.150    16.159 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.206    17.365    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.354    17.719 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.941    18.660    L_reg/i__carry_i_19__3_n_0
    SLICE_X51Y8          LUT4 (Prop_lut4_I1_O)        0.326    18.986 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.821    19.808    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X51Y9          LUT4 (Prop_lut4_I3_O)        0.124    19.932 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.636    20.567    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_0[2]
    SLICE_X50Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    20.971 r  timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.971    timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.210 r  timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.974    22.184    L_reg/L_78115f43_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X51Y7          LUT5 (Prop_lut5_I1_O)        0.301    22.485 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    22.919    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X51Y7          LUT5 (Prop_lut5_I0_O)        0.124    23.043 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.882    23.924    timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__0/i__carry__0_0
    SLICE_X48Y7          LUT2 (Prop_lut2_I0_O)        0.124    24.048 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.832    24.880    L_reg/i__carry_i_13__3_0
    SLICE_X51Y6          LUT5 (Prop_lut5_I1_O)        0.124    25.004 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.820    25.824    L_reg/i__carry_i_18__3_n_0
    SLICE_X48Y6          LUT6 (Prop_lut6_I5_O)        0.124    25.948 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           1.109    27.057    L_reg/i__carry_i_13__3_n_0
    SLICE_X51Y4          LUT3 (Prop_lut3_I1_O)        0.154    27.211 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.538    27.749    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X50Y4          LUT5 (Prop_lut5_I0_O)        0.327    28.076 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.076    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X50Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.609 r  timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.609    timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__1/i__carry_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.726 r  timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.726    timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.041 r  timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.864    29.904    timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X51Y6          LUT6 (Prop_lut6_I0_O)        0.307    30.211 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.808    31.019    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X51Y5          LUT6 (Prop_lut6_I1_O)        0.124    31.143 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.960    32.103    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X52Y6          LUT3 (Prop_lut3_I1_O)        0.124    32.227 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.602    32.829    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X52Y7          LUT6 (Prop_lut6_I4_O)        0.124    32.953 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.196    34.149    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X56Y11         LUT4 (Prop_lut4_I1_O)        0.152    34.301 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.413    38.715    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.773    42.487 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.487    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.950ns  (logic 11.548ns (31.254%)  route 25.401ns (68.746%))
  Logic Levels:           31  (CARRY4=7 LUT2=1 LUT3=5 LUT4=3 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.624     5.208    L_reg/clk_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDRE (Prop_fdre_C_Q)         0.419     5.627 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.431     7.059    L_reg/M_sm_timer[8]
    SLICE_X54Y12         LUT3 (Prop_lut3_I1_O)        0.325     7.384 r  L_reg/i__carry_i_14__4/O
                         net (fo=2, routed)           0.792     8.175    L_reg/i__carry_i_14__4_n_0
    SLICE_X55Y11         LUT6 (Prop_lut6_I2_O)        0.331     8.506 f  L_reg/L_78115f43_remainder0_carry_i_16__1/O
                         net (fo=3, routed)           0.971     9.477    L_reg/L_78115f43_remainder0_carry_i_16__1_n_0
    SLICE_X54Y12         LUT3 (Prop_lut3_I0_O)        0.152     9.629 f  L_reg/L_78115f43_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.947    10.576    L_reg/L_78115f43_remainder0_carry_i_19__1_n_0
    SLICE_X54Y11         LUT5 (Prop_lut5_I3_O)        0.372    10.948 r  L_reg/L_78115f43_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.989    11.937    L_reg/L_78115f43_remainder0_carry_i_10__1_n_0
    SLICE_X53Y9          LUT4 (Prop_lut4_I1_O)        0.328    12.265 r  L_reg/L_78115f43_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.265    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X53Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.815 r  timerseg_driver/decimal_renderer/L_78115f43_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.815    timerseg_driver/decimal_renderer/L_78115f43_remainder0_carry_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.037 r  timerseg_driver/decimal_renderer/L_78115f43_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.992    14.029    L_reg/L_78115f43_remainder0_3[4]
    SLICE_X51Y10         LUT3 (Prop_lut3_I0_O)        0.327    14.356 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.835    15.191    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X48Y9          LUT6 (Prop_lut6_I4_O)        0.326    15.517 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.492    16.009    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X49Y9          LUT5 (Prop_lut5_I3_O)        0.150    16.159 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.206    17.365    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.354    17.719 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.941    18.660    L_reg/i__carry_i_19__3_n_0
    SLICE_X51Y8          LUT4 (Prop_lut4_I1_O)        0.326    18.986 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.821    19.808    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X51Y9          LUT4 (Prop_lut4_I3_O)        0.124    19.932 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.636    20.567    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_0[2]
    SLICE_X50Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    20.971 r  timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.971    timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.210 r  timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.974    22.184    L_reg/L_78115f43_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X51Y7          LUT5 (Prop_lut5_I1_O)        0.301    22.485 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    22.919    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X51Y7          LUT5 (Prop_lut5_I0_O)        0.124    23.043 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.882    23.924    timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__0/i__carry__0_0
    SLICE_X48Y7          LUT2 (Prop_lut2_I0_O)        0.124    24.048 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.832    24.880    L_reg/i__carry_i_13__3_0
    SLICE_X51Y6          LUT5 (Prop_lut5_I1_O)        0.124    25.004 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.820    25.824    L_reg/i__carry_i_18__3_n_0
    SLICE_X48Y6          LUT6 (Prop_lut6_I5_O)        0.124    25.948 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           1.109    27.057    L_reg/i__carry_i_13__3_n_0
    SLICE_X51Y4          LUT3 (Prop_lut3_I1_O)        0.154    27.211 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.538    27.749    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X50Y4          LUT5 (Prop_lut5_I0_O)        0.327    28.076 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.076    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X50Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.609 r  timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.609    timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__1/i__carry_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.726 r  timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.726    timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.041 r  timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.864    29.904    timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X51Y6          LUT6 (Prop_lut6_I0_O)        0.307    30.211 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.808    31.019    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X51Y5          LUT6 (Prop_lut6_I1_O)        0.124    31.143 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.946    32.089    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X52Y6          LUT6 (Prop_lut6_I2_O)        0.124    32.213 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.701    32.914    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X53Y6          LUT6 (Prop_lut6_I5_O)        0.124    33.038 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.092    34.130    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X56Y11         LUT3 (Prop_lut3_I0_O)        0.124    34.254 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.351    38.605    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    42.158 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    42.158    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.869ns  (logic 11.546ns (31.316%)  route 25.323ns (68.684%))
  Logic Levels:           31  (CARRY4=7 LUT2=1 LUT3=5 LUT4=4 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.624     5.208    L_reg/clk_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDRE (Prop_fdre_C_Q)         0.419     5.627 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.431     7.059    L_reg/M_sm_timer[8]
    SLICE_X54Y12         LUT3 (Prop_lut3_I1_O)        0.325     7.384 r  L_reg/i__carry_i_14__4/O
                         net (fo=2, routed)           0.792     8.175    L_reg/i__carry_i_14__4_n_0
    SLICE_X55Y11         LUT6 (Prop_lut6_I2_O)        0.331     8.506 f  L_reg/L_78115f43_remainder0_carry_i_16__1/O
                         net (fo=3, routed)           0.971     9.477    L_reg/L_78115f43_remainder0_carry_i_16__1_n_0
    SLICE_X54Y12         LUT3 (Prop_lut3_I0_O)        0.152     9.629 f  L_reg/L_78115f43_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.947    10.576    L_reg/L_78115f43_remainder0_carry_i_19__1_n_0
    SLICE_X54Y11         LUT5 (Prop_lut5_I3_O)        0.372    10.948 r  L_reg/L_78115f43_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.989    11.937    L_reg/L_78115f43_remainder0_carry_i_10__1_n_0
    SLICE_X53Y9          LUT4 (Prop_lut4_I1_O)        0.328    12.265 r  L_reg/L_78115f43_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.265    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X53Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.815 r  timerseg_driver/decimal_renderer/L_78115f43_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.815    timerseg_driver/decimal_renderer/L_78115f43_remainder0_carry_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.037 r  timerseg_driver/decimal_renderer/L_78115f43_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.992    14.029    L_reg/L_78115f43_remainder0_3[4]
    SLICE_X51Y10         LUT3 (Prop_lut3_I0_O)        0.327    14.356 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.835    15.191    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X48Y9          LUT6 (Prop_lut6_I4_O)        0.326    15.517 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.492    16.009    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X49Y9          LUT5 (Prop_lut5_I3_O)        0.150    16.159 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.206    17.365    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.354    17.719 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.941    18.660    L_reg/i__carry_i_19__3_n_0
    SLICE_X51Y8          LUT4 (Prop_lut4_I1_O)        0.326    18.986 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.821    19.808    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X51Y9          LUT4 (Prop_lut4_I3_O)        0.124    19.932 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.636    20.567    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_0[2]
    SLICE_X50Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    20.971 r  timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.971    timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.210 r  timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.974    22.184    L_reg/L_78115f43_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X51Y7          LUT5 (Prop_lut5_I1_O)        0.301    22.485 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    22.919    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X51Y7          LUT5 (Prop_lut5_I0_O)        0.124    23.043 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.882    23.924    timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__0/i__carry__0_0
    SLICE_X48Y7          LUT2 (Prop_lut2_I0_O)        0.124    24.048 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.832    24.880    L_reg/i__carry_i_13__3_0
    SLICE_X51Y6          LUT5 (Prop_lut5_I1_O)        0.124    25.004 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.820    25.824    L_reg/i__carry_i_18__3_n_0
    SLICE_X48Y6          LUT6 (Prop_lut6_I5_O)        0.124    25.948 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           1.109    27.057    L_reg/i__carry_i_13__3_n_0
    SLICE_X51Y4          LUT3 (Prop_lut3_I1_O)        0.154    27.211 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.538    27.749    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X50Y4          LUT5 (Prop_lut5_I0_O)        0.327    28.076 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.076    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X50Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.609 r  timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.609    timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__1/i__carry_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.726 r  timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.726    timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.041 r  timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.864    29.904    timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X51Y6          LUT6 (Prop_lut6_I0_O)        0.307    30.211 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.808    31.019    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X51Y5          LUT6 (Prop_lut6_I1_O)        0.124    31.143 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.960    32.103    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X52Y6          LUT3 (Prop_lut3_I1_O)        0.124    32.227 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.602    32.829    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X52Y7          LUT6 (Prop_lut6_I4_O)        0.124    32.953 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.206    34.159    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X56Y11         LUT4 (Prop_lut4_I1_O)        0.124    34.283 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           4.243    38.526    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    42.077 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    42.077    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.836ns  (logic 11.539ns (31.326%)  route 25.296ns (68.674%))
  Logic Levels:           31  (CARRY4=7 LUT2=1 LUT3=5 LUT4=4 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.624     5.208    L_reg/clk_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDRE (Prop_fdre_C_Q)         0.419     5.627 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.431     7.059    L_reg/M_sm_timer[8]
    SLICE_X54Y12         LUT3 (Prop_lut3_I1_O)        0.325     7.384 r  L_reg/i__carry_i_14__4/O
                         net (fo=2, routed)           0.792     8.175    L_reg/i__carry_i_14__4_n_0
    SLICE_X55Y11         LUT6 (Prop_lut6_I2_O)        0.331     8.506 f  L_reg/L_78115f43_remainder0_carry_i_16__1/O
                         net (fo=3, routed)           0.971     9.477    L_reg/L_78115f43_remainder0_carry_i_16__1_n_0
    SLICE_X54Y12         LUT3 (Prop_lut3_I0_O)        0.152     9.629 f  L_reg/L_78115f43_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.947    10.576    L_reg/L_78115f43_remainder0_carry_i_19__1_n_0
    SLICE_X54Y11         LUT5 (Prop_lut5_I3_O)        0.372    10.948 r  L_reg/L_78115f43_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.989    11.937    L_reg/L_78115f43_remainder0_carry_i_10__1_n_0
    SLICE_X53Y9          LUT4 (Prop_lut4_I1_O)        0.328    12.265 r  L_reg/L_78115f43_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.265    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X53Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.815 r  timerseg_driver/decimal_renderer/L_78115f43_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.815    timerseg_driver/decimal_renderer/L_78115f43_remainder0_carry_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.037 r  timerseg_driver/decimal_renderer/L_78115f43_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.992    14.029    L_reg/L_78115f43_remainder0_3[4]
    SLICE_X51Y10         LUT3 (Prop_lut3_I0_O)        0.327    14.356 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.835    15.191    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X48Y9          LUT6 (Prop_lut6_I4_O)        0.326    15.517 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.492    16.009    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X49Y9          LUT5 (Prop_lut5_I3_O)        0.150    16.159 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.206    17.365    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.354    17.719 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.941    18.660    L_reg/i__carry_i_19__3_n_0
    SLICE_X51Y8          LUT4 (Prop_lut4_I1_O)        0.326    18.986 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.821    19.808    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X51Y9          LUT4 (Prop_lut4_I3_O)        0.124    19.932 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.636    20.567    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_0[2]
    SLICE_X50Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    20.971 r  timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.971    timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.210 r  timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.974    22.184    L_reg/L_78115f43_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X51Y7          LUT5 (Prop_lut5_I1_O)        0.301    22.485 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    22.919    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X51Y7          LUT5 (Prop_lut5_I0_O)        0.124    23.043 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.882    23.924    timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__0/i__carry__0_0
    SLICE_X48Y7          LUT2 (Prop_lut2_I0_O)        0.124    24.048 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.832    24.880    L_reg/i__carry_i_13__3_0
    SLICE_X51Y6          LUT5 (Prop_lut5_I1_O)        0.124    25.004 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.820    25.824    L_reg/i__carry_i_18__3_n_0
    SLICE_X48Y6          LUT6 (Prop_lut6_I5_O)        0.124    25.948 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           1.109    27.057    L_reg/i__carry_i_13__3_n_0
    SLICE_X51Y4          LUT3 (Prop_lut3_I1_O)        0.154    27.211 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.538    27.749    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X50Y4          LUT5 (Prop_lut5_I0_O)        0.327    28.076 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.076    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X50Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.609 r  timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.609    timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__1/i__carry_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.726 r  timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.726    timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.041 r  timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.864    29.904    timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X51Y6          LUT6 (Prop_lut6_I0_O)        0.307    30.211 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.808    31.019    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X51Y5          LUT6 (Prop_lut6_I1_O)        0.124    31.143 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.960    32.103    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X52Y6          LUT3 (Prop_lut3_I1_O)        0.124    32.227 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.602    32.829    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X52Y7          LUT6 (Prop_lut6_I4_O)        0.124    32.953 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.196    34.149    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X56Y11         LUT4 (Prop_lut4_I2_O)        0.124    34.273 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.226    38.500    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    42.044 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    42.044    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.381ns  (logic 11.778ns (32.376%)  route 24.602ns (67.624%))
  Logic Levels:           31  (CARRY4=7 LUT2=1 LUT3=4 LUT4=4 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.624     5.208    L_reg/clk_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDRE (Prop_fdre_C_Q)         0.419     5.627 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.431     7.059    L_reg/M_sm_timer[8]
    SLICE_X54Y12         LUT3 (Prop_lut3_I1_O)        0.325     7.384 r  L_reg/i__carry_i_14__4/O
                         net (fo=2, routed)           0.792     8.175    L_reg/i__carry_i_14__4_n_0
    SLICE_X55Y11         LUT6 (Prop_lut6_I2_O)        0.331     8.506 f  L_reg/L_78115f43_remainder0_carry_i_16__1/O
                         net (fo=3, routed)           0.971     9.477    L_reg/L_78115f43_remainder0_carry_i_16__1_n_0
    SLICE_X54Y12         LUT3 (Prop_lut3_I0_O)        0.152     9.629 f  L_reg/L_78115f43_remainder0_carry_i_19__1/O
                         net (fo=2, routed)           0.947    10.576    L_reg/L_78115f43_remainder0_carry_i_19__1_n_0
    SLICE_X54Y11         LUT5 (Prop_lut5_I3_O)        0.372    10.948 r  L_reg/L_78115f43_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.989    11.937    L_reg/L_78115f43_remainder0_carry_i_10__1_n_0
    SLICE_X53Y9          LUT4 (Prop_lut4_I1_O)        0.328    12.265 r  L_reg/L_78115f43_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.265    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X53Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.815 r  timerseg_driver/decimal_renderer/L_78115f43_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.815    timerseg_driver/decimal_renderer/L_78115f43_remainder0_carry_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.037 r  timerseg_driver/decimal_renderer/L_78115f43_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.992    14.029    L_reg/L_78115f43_remainder0_3[4]
    SLICE_X51Y10         LUT3 (Prop_lut3_I0_O)        0.327    14.356 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.835    15.191    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X48Y9          LUT6 (Prop_lut6_I4_O)        0.326    15.517 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.492    16.009    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X49Y9          LUT5 (Prop_lut5_I3_O)        0.150    16.159 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           1.206    17.365    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X51Y9          LUT5 (Prop_lut5_I4_O)        0.354    17.719 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.941    18.660    L_reg/i__carry_i_19__3_n_0
    SLICE_X51Y8          LUT4 (Prop_lut4_I1_O)        0.326    18.986 f  L_reg/i__carry__0_i_11__3/O
                         net (fo=2, routed)           0.821    19.808    L_reg/i__carry__0_i_11__3_n_0
    SLICE_X51Y9          LUT4 (Prop_lut4_I3_O)        0.124    19.932 r  L_reg/i__carry__0_i_2__3/O
                         net (fo=2, routed)           0.636    20.567    timerseg_driver/decimal_renderer/i__carry__0_i_9__3_0[2]
    SLICE_X50Y9          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    20.971 r  timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.971    timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.210 r  timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.974    22.184    L_reg/L_78115f43_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X51Y7          LUT5 (Prop_lut5_I1_O)        0.301    22.485 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    22.919    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X51Y7          LUT5 (Prop_lut5_I0_O)        0.124    23.043 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.882    23.924    timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__0/i__carry__0_0
    SLICE_X48Y7          LUT2 (Prop_lut2_I0_O)        0.124    24.048 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.832    24.880    L_reg/i__carry_i_13__3_0
    SLICE_X51Y6          LUT5 (Prop_lut5_I1_O)        0.124    25.004 r  L_reg/i__carry_i_18__3/O
                         net (fo=2, routed)           0.820    25.824    L_reg/i__carry_i_18__3_n_0
    SLICE_X48Y6          LUT6 (Prop_lut6_I5_O)        0.124    25.948 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           1.109    27.057    L_reg/i__carry_i_13__3_n_0
    SLICE_X51Y4          LUT3 (Prop_lut3_I1_O)        0.154    27.211 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.538    27.749    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X50Y4          LUT5 (Prop_lut5_I0_O)        0.327    28.076 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.076    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X50Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.609 r  timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.609    timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__1/i__carry_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.726 r  timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.726    timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X50Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.041 f  timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.864    29.904    timerseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X51Y6          LUT6 (Prop_lut6_I0_O)        0.307    30.211 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.808    31.019    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X51Y5          LUT6 (Prop_lut6_I1_O)        0.124    31.143 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.946    32.089    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X52Y6          LUT6 (Prop_lut6_I2_O)        0.124    32.213 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.701    32.914    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X53Y6          LUT6 (Prop_lut6_I5_O)        0.124    33.038 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.198    34.236    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X56Y11         LUT4 (Prop_lut4_I0_O)        0.153    34.389 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.445    37.834    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.754    41.589 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.589    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.367ns  (logic 11.592ns (31.874%)  route 24.775ns (68.126%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=5 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.625     5.209    L_reg/clk_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.419     5.628 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          1.412     7.040    L_reg/M_sm_pac[8]
    SLICE_X63Y14         LUT5 (Prop_lut5_I1_O)        0.297     7.337 r  L_reg/L_78115f43_remainder0_carry__1_i_8/O
                         net (fo=1, routed)           0.665     8.003    L_reg/L_78115f43_remainder0_carry__1_i_8_n_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.127 f  L_reg/L_78115f43_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           1.017     9.143    L_reg/L_78115f43_remainder0_carry__1_i_7_n_0
    SLICE_X63Y13         LUT3 (Prop_lut3_I2_O)        0.152     9.295 f  L_reg/L_78115f43_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.726    10.022    L_reg/L_78115f43_remainder0_carry_i_20_n_0
    SLICE_X63Y12         LUT5 (Prop_lut5_I4_O)        0.320    10.342 r  L_reg/L_78115f43_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.881    11.223    L_reg/L_78115f43_remainder0_carry_i_10_n_0
    SLICE_X62Y12         LUT2 (Prop_lut2_I1_O)        0.326    11.549 r  L_reg/L_78115f43_remainder0_carry_i_7/O
                         net (fo=1, routed)           0.000    11.549    aseg_driver/decimal_renderer/i__carry_i_6__2[0]
    SLICE_X62Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.081 r  aseg_driver/decimal_renderer/L_78115f43_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.081    aseg_driver/decimal_renderer/L_78115f43_remainder0_carry_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.195 r  aseg_driver/decimal_renderer/L_78115f43_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.195    aseg_driver/decimal_renderer/L_78115f43_remainder0_carry__0_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.529 f  aseg_driver/decimal_renderer/L_78115f43_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.036    13.565    L_reg/L_78115f43_remainder0[9]
    SLICE_X60Y11         LUT5 (Prop_lut5_I1_O)        0.303    13.868 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.825    14.692    L_reg/i__carry__1_i_10_n_0
    SLICE_X62Y11         LUT4 (Prop_lut4_I0_O)        0.124    14.816 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.671    15.487    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X62Y10         LUT6 (Prop_lut6_I0_O)        0.124    15.611 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.733    16.344    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X63Y10         LUT3 (Prop_lut3_I2_O)        0.152    16.496 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.685    17.180    L_reg/i__carry_i_20__0_n_0
    SLICE_X63Y10         LUT3 (Prop_lut3_I1_O)        0.360    17.540 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.010    18.551    L_reg/i__carry_i_11_n_0
    SLICE_X61Y8          LUT2 (Prop_lut2_I1_O)        0.326    18.877 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.471    19.348    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X61Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.855 r  aseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.855    aseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.969 r  aseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.969    aseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.191 f  aseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.878    21.069    L_reg/L_78115f43_remainder0_inferred__1/i__carry__2[0]
    SLICE_X60Y11         LUT5 (Prop_lut5_I2_O)        0.299    21.368 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           1.096    22.464    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X61Y8          LUT5 (Prop_lut5_I0_O)        0.124    22.588 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.200    23.789    aseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__0/i__carry__0_0
    SLICE_X59Y7          LUT2 (Prop_lut2_I0_O)        0.124    23.913 f  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.141    25.054    L_reg/i__carry_i_13_0
    SLICE_X60Y5          LUT6 (Prop_lut6_I0_O)        0.124    25.178 f  L_reg/i__carry_i_24/O
                         net (fo=1, routed)           0.810    25.988    L_reg/i__carry_i_24_n_0
    SLICE_X60Y6          LUT6 (Prop_lut6_I4_O)        0.124    26.112 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.827    26.939    L_reg/i__carry_i_13_n_0
    SLICE_X61Y7          LUT3 (Prop_lut3_I1_O)        0.154    27.093 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.538    27.631    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X60Y7          LUT5 (Prop_lut5_I0_O)        0.327    27.958 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.958    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.491 r  aseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.491    aseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.608 r  aseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.608    aseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.827 f  aseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.802    29.628    aseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X59Y9          LUT6 (Prop_lut6_I1_O)        0.295    29.923 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.799    30.722    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y8          LUT6 (Prop_lut6_I1_O)        0.124    30.846 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.800    31.647    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y8          LUT3 (Prop_lut3_I1_O)        0.124    31.771 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.951    32.721    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X64Y9          LUT6 (Prop_lut6_I3_O)        0.124    32.845 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.692    33.538    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y9          LUT4 (Prop_lut4_I2_O)        0.150    33.688 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.109    37.796    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.780    41.576 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.576    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.699ns  (logic 11.354ns (31.805%)  route 24.345ns (68.195%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=5 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.625     5.209    L_reg/clk_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.419     5.628 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          1.412     7.040    L_reg/M_sm_pac[8]
    SLICE_X63Y14         LUT5 (Prop_lut5_I1_O)        0.297     7.337 r  L_reg/L_78115f43_remainder0_carry__1_i_8/O
                         net (fo=1, routed)           0.665     8.003    L_reg/L_78115f43_remainder0_carry__1_i_8_n_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.127 f  L_reg/L_78115f43_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           1.017     9.143    L_reg/L_78115f43_remainder0_carry__1_i_7_n_0
    SLICE_X63Y13         LUT3 (Prop_lut3_I2_O)        0.152     9.295 f  L_reg/L_78115f43_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.726    10.022    L_reg/L_78115f43_remainder0_carry_i_20_n_0
    SLICE_X63Y12         LUT5 (Prop_lut5_I4_O)        0.320    10.342 r  L_reg/L_78115f43_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.881    11.223    L_reg/L_78115f43_remainder0_carry_i_10_n_0
    SLICE_X62Y12         LUT2 (Prop_lut2_I1_O)        0.326    11.549 r  L_reg/L_78115f43_remainder0_carry_i_7/O
                         net (fo=1, routed)           0.000    11.549    aseg_driver/decimal_renderer/i__carry_i_6__2[0]
    SLICE_X62Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.081 r  aseg_driver/decimal_renderer/L_78115f43_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.081    aseg_driver/decimal_renderer/L_78115f43_remainder0_carry_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.195 r  aseg_driver/decimal_renderer/L_78115f43_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.195    aseg_driver/decimal_renderer/L_78115f43_remainder0_carry__0_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.529 f  aseg_driver/decimal_renderer/L_78115f43_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.036    13.565    L_reg/L_78115f43_remainder0[9]
    SLICE_X60Y11         LUT5 (Prop_lut5_I1_O)        0.303    13.868 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.825    14.692    L_reg/i__carry__1_i_10_n_0
    SLICE_X62Y11         LUT4 (Prop_lut4_I0_O)        0.124    14.816 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.671    15.487    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X62Y10         LUT6 (Prop_lut6_I0_O)        0.124    15.611 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.733    16.344    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X63Y10         LUT3 (Prop_lut3_I2_O)        0.152    16.496 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.685    17.180    L_reg/i__carry_i_20__0_n_0
    SLICE_X63Y10         LUT3 (Prop_lut3_I1_O)        0.360    17.540 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.010    18.551    L_reg/i__carry_i_11_n_0
    SLICE_X61Y8          LUT2 (Prop_lut2_I1_O)        0.326    18.877 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.471    19.348    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X61Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.855 r  aseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.855    aseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.969 r  aseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.969    aseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.191 f  aseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.878    21.069    L_reg/L_78115f43_remainder0_inferred__1/i__carry__2[0]
    SLICE_X60Y11         LUT5 (Prop_lut5_I2_O)        0.299    21.368 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           1.096    22.464    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X61Y8          LUT5 (Prop_lut5_I0_O)        0.124    22.588 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.200    23.789    aseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__0/i__carry__0_0
    SLICE_X59Y7          LUT2 (Prop_lut2_I0_O)        0.124    23.913 f  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.141    25.054    L_reg/i__carry_i_13_0
    SLICE_X60Y5          LUT6 (Prop_lut6_I0_O)        0.124    25.178 f  L_reg/i__carry_i_24/O
                         net (fo=1, routed)           0.810    25.988    L_reg/i__carry_i_24_n_0
    SLICE_X60Y6          LUT6 (Prop_lut6_I4_O)        0.124    26.112 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.827    26.939    L_reg/i__carry_i_13_n_0
    SLICE_X61Y7          LUT3 (Prop_lut3_I1_O)        0.154    27.093 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.538    27.631    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X60Y7          LUT5 (Prop_lut5_I0_O)        0.327    27.958 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.958    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.491 r  aseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.491    aseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.608 r  aseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.608    aseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.827 f  aseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.802    29.628    aseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X59Y9          LUT6 (Prop_lut6_I1_O)        0.295    29.923 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.799    30.722    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y8          LUT6 (Prop_lut6_I1_O)        0.124    30.846 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.800    31.647    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y8          LUT3 (Prop_lut3_I1_O)        0.124    31.771 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.951    32.721    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X64Y9          LUT6 (Prop_lut6_I3_O)        0.124    32.845 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.692    33.538    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y9          LUT4 (Prop_lut4_I0_O)        0.124    33.662 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.679    37.340    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    40.908 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.908    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.681ns  (logic 11.359ns (31.836%)  route 24.322ns (68.164%))
  Logic Levels:           33  (CARRY4=9 LUT2=3 LUT3=6 LUT4=1 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.625     5.209    L_reg/clk_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.419     5.628 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          1.412     7.040    L_reg/M_sm_pac[8]
    SLICE_X63Y14         LUT5 (Prop_lut5_I1_O)        0.297     7.337 r  L_reg/L_78115f43_remainder0_carry__1_i_8/O
                         net (fo=1, routed)           0.665     8.003    L_reg/L_78115f43_remainder0_carry__1_i_8_n_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.127 f  L_reg/L_78115f43_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           1.017     9.143    L_reg/L_78115f43_remainder0_carry__1_i_7_n_0
    SLICE_X63Y13         LUT3 (Prop_lut3_I2_O)        0.152     9.295 f  L_reg/L_78115f43_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.726    10.022    L_reg/L_78115f43_remainder0_carry_i_20_n_0
    SLICE_X63Y12         LUT5 (Prop_lut5_I4_O)        0.320    10.342 r  L_reg/L_78115f43_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.881    11.223    L_reg/L_78115f43_remainder0_carry_i_10_n_0
    SLICE_X62Y12         LUT2 (Prop_lut2_I1_O)        0.326    11.549 r  L_reg/L_78115f43_remainder0_carry_i_7/O
                         net (fo=1, routed)           0.000    11.549    aseg_driver/decimal_renderer/i__carry_i_6__2[0]
    SLICE_X62Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.081 r  aseg_driver/decimal_renderer/L_78115f43_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.081    aseg_driver/decimal_renderer/L_78115f43_remainder0_carry_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.195 r  aseg_driver/decimal_renderer/L_78115f43_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.195    aseg_driver/decimal_renderer/L_78115f43_remainder0_carry__0_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.529 f  aseg_driver/decimal_renderer/L_78115f43_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.036    13.565    L_reg/L_78115f43_remainder0[9]
    SLICE_X60Y11         LUT5 (Prop_lut5_I1_O)        0.303    13.868 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.825    14.692    L_reg/i__carry__1_i_10_n_0
    SLICE_X62Y11         LUT4 (Prop_lut4_I0_O)        0.124    14.816 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.671    15.487    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X62Y10         LUT6 (Prop_lut6_I0_O)        0.124    15.611 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.733    16.344    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X63Y10         LUT3 (Prop_lut3_I2_O)        0.152    16.496 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.685    17.180    L_reg/i__carry_i_20__0_n_0
    SLICE_X63Y10         LUT3 (Prop_lut3_I1_O)        0.360    17.540 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.010    18.551    L_reg/i__carry_i_11_n_0
    SLICE_X61Y8          LUT2 (Prop_lut2_I1_O)        0.326    18.877 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.471    19.348    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X61Y9          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    19.855 r  aseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.855    aseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__0/i__carry_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.969 r  aseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.969    aseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.191 f  aseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.878    21.069    L_reg/L_78115f43_remainder0_inferred__1/i__carry__2[0]
    SLICE_X60Y11         LUT5 (Prop_lut5_I2_O)        0.299    21.368 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           1.096    22.464    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X61Y8          LUT5 (Prop_lut5_I0_O)        0.124    22.588 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.200    23.789    aseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__0/i__carry__0_0
    SLICE_X59Y7          LUT2 (Prop_lut2_I0_O)        0.124    23.913 f  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.141    25.054    L_reg/i__carry_i_13_0
    SLICE_X60Y5          LUT6 (Prop_lut6_I0_O)        0.124    25.178 f  L_reg/i__carry_i_24/O
                         net (fo=1, routed)           0.810    25.988    L_reg/i__carry_i_24_n_0
    SLICE_X60Y6          LUT6 (Prop_lut6_I4_O)        0.124    26.112 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.827    26.939    L_reg/i__carry_i_13_n_0
    SLICE_X61Y7          LUT3 (Prop_lut3_I1_O)        0.154    27.093 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.538    27.631    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X60Y7          LUT5 (Prop_lut5_I0_O)        0.327    27.958 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.958    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X60Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.491 r  aseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.491    aseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__1/i__carry_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.608 r  aseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.608    aseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    28.827 r  aseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.802    29.628    aseg_driver/decimal_renderer/L_78115f43_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X59Y9          LUT6 (Prop_lut6_I1_O)        0.295    29.923 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.799    30.722    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X61Y8          LUT6 (Prop_lut6_I1_O)        0.124    30.846 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.800    31.647    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X62Y8          LUT3 (Prop_lut3_I1_O)        0.124    31.771 r  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.937    32.707    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X64Y9          LUT6 (Prop_lut6_I4_O)        0.124    32.831 r  L_reg/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.656    33.487    L_reg/aseg_OBUF[10]_inst_i_3_n_0
    SLICE_X65Y9          LUT3 (Prop_lut3_I1_O)        0.124    33.611 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.706    37.317    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    40.890 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.890    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.761ns  (logic 1.433ns (81.391%)  route 0.328ns (18.609%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.594     1.538    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y52         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y52         FDPE (Prop_fdpe_C_Q)         0.148     1.686 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.328     2.013    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.285     3.299 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.299    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1931086172[0].cond_butt_sel_desel/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.950ns  (logic 1.421ns (72.835%)  route 0.530ns (27.165%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.594     1.538    forLoop_idx_0_1931086172[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y52         FDRE                                         r  forLoop_idx_0_1931086172[0].cond_butt_sel_desel/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  forLoop_idx_0_1931086172[0].cond_butt_sel_desel/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.120     1.799    forLoop_idx_0_1931086172[0].cond_butt_sel_desel/D_ctr_q_reg[0]
    SLICE_X62Y52         LUT4 (Prop_lut4_I1_O)        0.045     1.844 r  forLoop_idx_0_1931086172[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=22, routed)          0.410     2.254    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.488 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.488    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.373ns (67.984%)  route 0.646ns (32.016%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.567     1.511    display/clk_IBUF_BUFG
    SLICE_X50Y47         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.646     2.321    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.530 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.530    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1931086172[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.054ns  (logic 1.483ns (72.209%)  route 0.571ns (27.791%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.593     1.537    forLoop_idx_0_1931086172[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y55         FDRE                                         r  forLoop_idx_0_1931086172[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  forLoop_idx_0_1931086172[1].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.121     1.822    forLoop_idx_0_1931086172[1].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X62Y55         LUT6 (Prop_lut6_I5_O)        0.045     1.867 r  forLoop_idx_0_1931086172[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.059     1.927    forLoop_idx_0_1931086172[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3_n_0
    SLICE_X62Y55         LUT4 (Prop_lut4_I3_O)        0.045     1.972 r  forLoop_idx_0_1931086172[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=11, routed)          0.390     2.362    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.591 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.591    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_977148929[3].cond_butt_dirs/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.112ns  (logic 1.432ns (67.801%)  route 0.680ns (32.199%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.592     1.536    forLoop_idx_0_977148929[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X60Y55         FDRE                                         r  forLoop_idx_0_977148929[3].cond_butt_dirs/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  forLoop_idx_0_977148929[3].cond_butt_dirs/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.246     1.946    forLoop_idx_0_977148929[3].cond_butt_dirs/D_ctr_q_reg[0]
    SLICE_X61Y55         LUT4 (Prop_lut4_I1_O)        0.045     1.991 r  forLoop_idx_0_977148929[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           0.434     2.425    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.648 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.648    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_977148929[2].cond_butt_dirs/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.199ns  (logic 1.408ns (64.051%)  route 0.790ns (35.949%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.566     1.510    forLoop_idx_0_977148929[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X57Y55         FDRE                                         r  forLoop_idx_0_977148929[2].cond_butt_dirs/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  forLoop_idx_0_977148929[2].cond_butt_dirs/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.217     1.868    forLoop_idx_0_977148929[2].cond_butt_dirs/D_ctr_q_reg[0]
    SLICE_X56Y55         LUT4 (Prop_lut4_I1_O)        0.045     1.913 r  forLoop_idx_0_977148929[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_1/O
                         net (fo=14, routed)          0.573     2.486    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.709 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.709    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_977148929[1].cond_butt_dirs/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.186ns  (logic 1.413ns (64.628%)  route 0.773ns (35.372%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.596     1.540    forLoop_idx_0_977148929[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X65Y49         FDRE                                         r  forLoop_idx_0_977148929[1].cond_butt_dirs/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  forLoop_idx_0_977148929[1].cond_butt_dirs/D_ctr_q_reg[0]/Q
                         net (fo=3, routed)           0.162     1.843    forLoop_idx_0_977148929[1].cond_butt_dirs/D_ctr_q_reg[0]
    SLICE_X64Y50         LUT4 (Prop_lut4_I1_O)        0.045     1.888 r  forLoop_idx_0_977148929[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_1/O
                         net (fo=11, routed)          0.611     2.499    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.725 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.725    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.215ns  (logic 1.454ns (65.645%)  route 0.761ns (34.355%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.586     1.530    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     1.694 f  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.310     2.004    bseg_driver/ctr/S[0]
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.045     2.049 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.451     2.500    bseg_OBUF[11]
    T3                   OBUF (Prop_obuf_I_O)         1.245     3.744 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.744    bseg[11]
    T3                                                                r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.236ns  (logic 1.456ns (65.132%)  route 0.780ns (34.868%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.586     1.530    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     1.694 f  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.312     2.006    bseg_driver/ctr/S[0]
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.045     2.051 r  bseg_driver/ctr/bseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.468     2.518    bseg_OBUF[7]
    T2                   OBUF (Prop_obuf_I_O)         1.247     3.765 r  bseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.765    bseg[7]
    T2                                                                r  bseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.248ns  (logic 1.492ns (66.375%)  route 0.756ns (33.625%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.586     1.530    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     1.694 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=19, routed)          0.312     2.006    bseg_driver/ctr/S[0]
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.043     2.049 r  bseg_driver/ctr/bseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.444     2.492    bseg_OBUF[8]
    P5                   OBUF (Prop_obuf_I_O)         1.285     3.777 r  bseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.777    bseg[8]
    P5                                                                r  bseg[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_977148929[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.670ns  (logic 1.490ns (31.896%)  route 3.181ns (68.104%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           3.181     4.670    forLoop_idx_0_977148929[2].cond_butt_dirs/sync/D[0]
    SLICE_X56Y53         FDRE                                         r  forLoop_idx_0_977148929[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.443     4.847    forLoop_idx_0_977148929[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y53         FDRE                                         r  forLoop_idx_0_977148929[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_977148929[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.670ns  (logic 1.488ns (31.852%)  route 3.183ns (68.148%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           3.183     4.670    forLoop_idx_0_977148929[3].cond_butt_dirs/sync/D[0]
    SLICE_X56Y53         FDRE                                         r  forLoop_idx_0_977148929[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.443     4.847    forLoop_idx_0_977148929[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y53         FDRE                                         r  forLoop_idx_0_977148929[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_977148929[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.588ns  (logic 1.502ns (32.744%)  route 3.086ns (67.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           3.086     4.588    forLoop_idx_0_977148929[0].cond_butt_dirs/sync/D[0]
    SLICE_X57Y53         FDRE                                         r  forLoop_idx_0_977148929[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.443     4.847    forLoop_idx_0_977148929[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X57Y53         FDRE                                         r  forLoop_idx_0_977148929[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_977148929[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.536ns  (logic 1.500ns (33.066%)  route 3.036ns (66.934%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           3.036     4.536    forLoop_idx_0_977148929[1].cond_butt_dirs/sync/D[0]
    SLICE_X57Y51         FDRE                                         r  forLoop_idx_0_977148929[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.444     4.848    forLoop_idx_0_977148929[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X57Y51         FDRE                                         r  forLoop_idx_0_977148929[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.068ns  (logic 1.493ns (36.712%)  route 2.574ns (63.288%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.574     4.068    cond_butt_next_play/sync/D[0]
    SLICE_X49Y49         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.452     4.857    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X49Y49         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.180ns  (logic 1.496ns (47.031%)  route 1.684ns (52.969%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.684     3.180    reset_cond/AS[0]
    SLICE_X64Y52         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.510     4.914    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y52         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.180ns  (logic 1.496ns (47.031%)  route 1.684ns (52.969%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.684     3.180    reset_cond/AS[0]
    SLICE_X64Y52         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.510     4.914    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y52         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.180ns  (logic 1.496ns (47.031%)  route 1.684ns (52.969%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.684     3.180    reset_cond/AS[0]
    SLICE_X64Y52         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.510     4.914    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y52         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.180ns  (logic 1.496ns (47.031%)  route 1.684ns (52.969%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.684     3.180    reset_cond/AS[0]
    SLICE_X64Y52         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.510     4.914    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y52         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.180ns  (logic 1.496ns (47.031%)  route 1.684ns (52.969%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.684     3.180    reset_cond/AS[0]
    SLICE_X64Y52         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         1.510     4.914    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y52         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1931086172[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.741ns  (logic 0.230ns (31.050%)  route 0.511ns (68.950%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.511     0.741    forLoop_idx_0_1931086172[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_1931086172[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.862     2.052    forLoop_idx_0_1931086172[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_1931086172[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1931086172[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.769ns  (logic 0.236ns (30.663%)  route 0.533ns (69.337%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.533     0.769    forLoop_idx_0_1931086172[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_1931086172[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.862     2.052    forLoop_idx_0_1931086172[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y58         FDRE                                         r  forLoop_idx_0_1931086172[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.913ns  (logic 0.263ns (28.844%)  route 0.649ns (71.156%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.649     0.913    reset_cond/AS[0]
    SLICE_X64Y52         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.864     2.054    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y52         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.913ns  (logic 0.263ns (28.844%)  route 0.649ns (71.156%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.649     0.913    reset_cond/AS[0]
    SLICE_X64Y52         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.864     2.054    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y52         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.913ns  (logic 0.263ns (28.844%)  route 0.649ns (71.156%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.649     0.913    reset_cond/AS[0]
    SLICE_X64Y52         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.864     2.054    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y52         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.913ns  (logic 0.263ns (28.844%)  route 0.649ns (71.156%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.649     0.913    reset_cond/AS[0]
    SLICE_X64Y52         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.864     2.054    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y52         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.913ns  (logic 0.263ns (28.844%)  route 0.649ns (71.156%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.649     0.913    reset_cond/AS[0]
    SLICE_X64Y52         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.864     2.054    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y52         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.362ns  (logic 0.261ns (19.176%)  route 1.100ns (80.824%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.100     1.362    cond_butt_next_play/sync/D[0]
    SLICE_X49Y49         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.837     2.027    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X49Y49         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_977148929[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.667ns  (logic 0.268ns (16.053%)  route 1.399ns (83.947%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.399     1.667    forLoop_idx_0_977148929[1].cond_butt_dirs/sync/D[0]
    SLICE_X57Y51         FDRE                                         r  forLoop_idx_0_977148929[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.835     2.025    forLoop_idx_0_977148929[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X57Y51         FDRE                                         r  forLoop_idx_0_977148929[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_977148929[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.701ns  (logic 0.255ns (15.009%)  route 1.446ns (84.991%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.446     1.701    forLoop_idx_0_977148929[3].cond_butt_dirs/sync/D[0]
    SLICE_X56Y53         FDRE                                         r  forLoop_idx_0_977148929[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=574, routed)         0.834     2.024    forLoop_idx_0_977148929[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y53         FDRE                                         r  forLoop_idx_0_977148929[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





