{/home/student/Desktop/ArchOrd/Week2: Alu/template-20180926/template/vhdl/multiplexer.vhd} {1 {vcom -work work -2002 -explicit -stats=none {/home/student/Desktop/ArchOrd/Week2: Alu/template-20180926/template/vhdl/multiplexer.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity multiplexer
-- Compiling architecture synth of multiplexer

} {} {}} {/home/student/Desktop/ArchOrd/Week2: Alu/template-20180926/template/testbench/tb_logic_unit.vhd} {1 {vcom -work work -2002 -explicit -stats=none {/home/student/Desktop/ArchOrd/Week2: Alu/template-20180926/template/testbench/tb_ALU.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity tb_ALU
-- Compiling architecture bench of tb_ALU
-- Loading entity ALU

} {} {}} {/home/student/Desktop/ArchOrd/Week2: Alu/template-20180926/template/testbench/tb_ALU.vhd} {1 {vcom -work work -2002 -explicit -stats=none {/home/student/Desktop/ArchOrd/Week2: Alu/template-20180926/template/testbench/tb_ALU.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity tb_ALU
-- Compiling architecture bench of tb_ALU
-- Loading entity ALU

} {} {}} {/home/student/Desktop/ArchOrd/Week2: Alu/template-20180926/template/vhdl/logic_unit.vhd} {1 {vcom -work work -2002 -explicit -stats=none {/home/student/Desktop/ArchOrd/Week2: Alu/template-20180926/template/vhdl/logic_unit.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity logic_unit
-- Compiling architecture synth of logic_unit

} {} {}} {/home/student/Desktop/ArchOrd/Week2: Alu/template-20180926/template/vhdl/shift_unit.vhd} {1 {vcom -work work -2002 -explicit -stats=none {/home/student/Desktop/ArchOrd/Week2: Alu/template-20180926/template/vhdl/shift_unit.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity shift_unit
-- Compiling architecture synth of shift_unit

} {} {}} {/home/student/Desktop/ArchOrd/Week2: Alu/template-20180926/template/vhdl/ALU.vhd} {1 {vcom -work work -2002 -explicit -stats=none {/home/student/Desktop/ArchOrd/Week2: Alu/template-20180926/template/vhdl/ALU.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity ALU
-- Compiling architecture bdf_type of ALU

} {} {}} {/home/student/Desktop/ArchOrd/Week2: Alu/template-20180926/template/vhdl/add_sub.vhd} {1 {vcom -work work -2002 -explicit -stats=none {/home/student/Desktop/ArchOrd/Week2: Alu/template-20180926/template/vhdl/add_sub.vhd}
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity add_sub
-- Compiling architecture synth of add_sub

} {} {}}
