// Seed: 1022768373
module module_0 #(
    parameter id_2 = 32'd49
) ();
  parameter id_1 = 1;
  wire _id_2;
  logic [1 : -1] id_3 = -1'h0 == id_2;
  logic [-1 : id_2] id_4;
  ;
  logic id_5;
  ;
endmodule
module module_1 #(
    parameter id_12 = 32'd92
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  output wire id_20;
  output wire id_19;
  module_0 modCall_1 ();
  output wire id_18;
  inout wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire _id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  output logic [7:0] id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_5[id_12] = id_9;
  assign id_7 = {-1, ~-1, -1, id_4};
endmodule
