#include "cpu.h"
#include "mmu.h"
#include "ppu.h"
#include <map>

typedef uint8_t		u8;
typedef uint16_t	u16;
typedef uint32_t	u32;

Registers regs;

void resetCPU(u16 reset_vector) {
	regs.PC = reset_vector;
	regs.resetStackPointer();
	printf("Reset CPU, starting at PC: %x\n", regs.PC);
}


//		Helper

//	8-bit / 16-bit wide Y-Index templates (getter / setter)
void pushToStack(u8 val) {
	regs.setSP(regs.getSP() - 1);
	writeToMem(val, regs.getSP() + 1, 0);
}
void pushToStack(u16 val) {
	regs.setSP(regs.getSP() - 2);
	writeToMem(val >> 8, regs.getSP() + 2, 0);
	writeToMem(val & 0xff, regs.getSP() + 1, 0);
}
u8 pullFromStack() {
	u8 val = readFromMem(regs.getSP() + 1, 0);
	regs.setSP(regs.getSP() + 1);
	return val;
}
//	return P as readable string
string byteToBinaryString(u8 val) {

	//	alpha representation (bsnes-like)
	string s = "";
	s += regs.P.getNegative() ? "N" : "n";
	s += regs.P.getOverflow() ? "V" : "v";
	if (regs.P.getEmulation()) {
		s += "1";
		s += regs.P.getBreak() ? "B" : "b";
	}
	else {
		s += regs.P.getAccuMemSize() ? "M" : "m";
		s += regs.P.getIndexSize() ? "X" : "x";
	}
	s += regs.P.getDecimal() ? "D" : "d";
	s += regs.P.getIRQDisable() ? "I" : "i";
	s += regs.P.getZero() ? "Z" : "z";
	s += regs.P.getCarry() ? "C" : "c";

	//	binary representation
	/*string s = "";
	for (u8 i = 0; i < 8; i++) {
		s += to_string((val >> (7 - i)) & 1);
	}*/
	return s;
}


//		Instructions

//	set interrupt disable flag
u8 SEI() {
	regs.P.setIRQDisable(1);
	regs.PC += 1;
	return 2;
}

//	clear carry
u8 CLC() {
	regs.P.setCarry(0);
	regs.PC += 1;
	return 2;
}

//	exchange carry and emulation flags
u8 XCE() {
	u8 tmp = regs.P.getCarry();
	regs.P.setCarry(regs.P.getEmulation());
	regs.P.setEmulation(tmp);
	if (tmp == 0) {	//	if emulation mode
		regs.P.setAccuMemSize(1);
		regs.P.setIndexSize(1, &regs);
	}
	regs.PC += 1;
	return 2;
}

//	push program bank register to stack
u8 PHK() {
	pushToStack(regs.getProgramBankRegister());
	regs.PC += 1;
	return 3;
}

//	pull data bank register from stack
u8 PLB() {
	regs.setDataBankRegister(pullFromStack());
	if (regs.P.getEmulation()) {
		regs.P.setAccuMemSize(1);
		regs.P.setIndexSize(1, &regs);
	}
	regs.P.setNegative((regs.getDataBankRegister() & 0x80) == 0x80 );
	regs.P.setZero(regs.getDataBankRegister() == 0x00);
	regs.PC += 1;
	return 4;
}

//	reset status bits (reset all bits set in the immediate value)
u8 REP() {
	u8 v = readFromMem(regs.PC+1);
	u8 N = regs.P.getNegative() & ~((v >> 7) & 1);
	u8 V = regs.P.getOverflow() & ~((v >> 6) & 1);
	u8 M = regs.P.getAccuMemSize() & ~((v >> 5) & 1);
	u8 X = regs.P.getIndexSize() & ~((v >> 4) & 1);
	u8 B = regs.P.getBreak() & ~((v >> 4) & 1);
	u8 D = regs.P.getDecimal() & ~((v >> 3) & 1);
	u8 I = regs.P.getIRQDisable() & ~((v >> 2) & 1);
	u8 Z = regs.P.getZero() & ~((v >> 1) & 1);

	regs.P.setNegative(N);
	regs.P.setOverflow(V);
	if (!regs.P.getEmulation()) {
		regs.P.setAccuMemSize(M);
		regs.P.setIndexSize(X, &regs);
	}
	else {
		regs.P.setBreak(B);
		regs.P.setAccuMemSize(1);
		regs.P.setIndexSize(1, &regs);
	}
	regs.P.setDecimal(D);
	regs.P.setIRQDisable(I);
	regs.P.setZero(Z);

	regs.PC += 2;
	return 3;
}

//	Load X-Register from memory
u8 LDX(u8 (*f)() ) {
	if (regs.P.getEmulation()) {
		u8 lo = f();
		regs.setX(lo);
	}
	else {
		u8 lo = f();
		u8 hi = f();
		regs.setX((u16)((hi << 8) | lo));
	}
	regs.P.setZero(regs.getX() == 0);
	regs.P.setNegative(regs.getX() >> (7 + ((1 - regs.P.getAccuMemSize()) * 8)) );
	regs.PC++;
	return 2;
}

//	Transfer X to SP
u8 TXS() {
	if (regs.P.getEmulation()) {
		regs.setSP(0x100 | (regs.getX() & 0xff));
	} 
	else {
		regs.setSP(regs.getX());
	}
	regs.P.setZero(regs.getX() == 0);
	regs.P.setNegative(regs.getX() >> (7 + ((1 - regs.P.getAccuMemSize()) * 8)));
	regs.PC++;
	return 2;
}

//	Load accumulator from memory
u8 LDA(u8 (*f)()) {
	if (regs.P.getEmulation()) {
		u8 lo = f();
		regs.setAccumulator(lo);
	}
	else {
		u8 lo = f();
		u8 hi = f();
		regs.setAccumulator((u16)((hi << 8) | lo));
	}
	regs.P.setZero(regs.getAccumulator() == 0);
	regs.P.setNegative(regs.getAccumulator() >> (7 + ((1 - regs.P.getAccuMemSize()) * 8)));
	regs.PC++;
	return 2;
}



//		Addressing modes

u8 ADDR_getImmediate() {
	regs.PC++;
	return (u8) readFromMem(regs.PC);
}


u8 stepCPU() {
	string flags = byteToBinaryString(regs.P.getByte());
	printf("Op: %02x PC : 0x%04x A: 0x%04x X: 0x%04x Y: 0x%04x SP: 0x%04x D: 0x%04x DB: 0x%02x P: %s (0x%02x) Emu: %s\n", readFromMem(regs.PC, 0), regs.PC, regs.getAccumulator(), regs.getX(), regs.getY<u16>(), regs.getSP(), regs.getDirectPageRegister(), regs.getDataBankRegister(), flags.c_str(), regs.P.getByte(), regs.P.getEmulation() ? "true" : "false");
	switch (readFromMem(regs.PC)) {

	case 0x18:	return CLC(); break;

	case 0x4b:	return PHK(); break;

	case 0x78:	return SEI(); break;

	case 0x9a:	return TXS(); break;

	case 0xa2:	return LDX(ADDR_getImmediate); break;

	case 0xa9:	return LDA(ADDR_getImmediate); break;

	case 0xab:	return PLB(); break;

	case 0xc2:	return REP(); break;
			
	case 0xfb:	return XCE(); break;

		default:
			printf("ERROR! Unimplemented opcode 0x%02x at address 0x%04x !\n", readFromMem(regs.PC), regs.PC);
			std::exit(1);
			break;
	}
	
	return 0;
}