Start time: 00:49:29 on Sep 02,2016
qverilog -f 7-01_run.f 
-- Compiling module dataflow
-- Compiling module test
-- Compiling module top

Top level modules:
	top
# vsim -lib work top -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim-64
# //  Version 10.5 win64 Feb 13 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.top(fast)
# run -all
# At   10ns: a=4  b=2  c=6  factor=3:  EXPECT: out = 12, ACTUAL: 12  OK
# At   30ns: a=2  b=12  c=0  factor=1:  EXPECT: out = 14, ACTUAL: 14  OK
# At   50ns: a=7  b=12  c=9  factor=3:  EXPECT: out = 0, ACTUAL: 0  OK
# ** Note: $finish    : 7-01_testbench.sv(32)
#    Time: 60 ns  Iteration: 1  Instance: /top/test
# End time: 00:49:30 on Sep 02,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
