// Seed: 1740220375
module module_0 (
    output tri  id_0,
    input  wire id_1,
    input  tri  id_2,
    input  tri0 id_3,
    input  wand id_4,
    output tri0 id_5,
    output tri1 id_6,
    input  wand id_7
);
  wire id_9;
  assign id_5 = id_7;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1,
    output wire id_2,
    input uwire id_3,
    input uwire id_4,
    input uwire id_5,
    input uwire id_6,
    input supply0 id_7,
    input wire id_8,
    input wand id_9
    , id_12,
    input wand id_10
);
  uwire id_13;
  assign id_2 = id_1;
  wire id_14;
  wire id_15;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_4,
      id_4,
      id_9,
      id_2,
      id_2,
      id_4
  );
endmodule
