$date
	Sat Oct 22 23:29:49 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#74199
b10 !
1"
#74202
b10 &
b10 %
1$
#74203
0"
#74206
b1 &
1#
b1 %
#74210
b0 &
b0 %
0#
0$
#1030149
b11 !
1"
#1030150
b11 &
b11 %
1$
#1030151
0"
#1030154
b1010 &
b1010 %
#1030158
b101 &
b101 %
#1030162
b10000 &
b10000 %
#1030166
b1000 &
b1000 %
#1030170
b100 &
b100 %
#1030174
b10 &
b10 %
#1030178
b1 &
b1 %
1#
#1030182
b0 &
0#
b0 %
0$
#2042924
b101 !
1"
#2042926
b101 &
b101 %
1$
#2042927
0"
#2042930
b10000 &
b10000 %
#2042934
b1000 &
b1000 %
#2042938
b100 &
b100 %
#2042942
b10 &
b10 %
#2042946
b1 &
b1 %
1#
#2042950
b0 &
0#
b0 %
0$
#4500012
