<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.5"/>
<title>VeriPy: Class Members - Functions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">VeriPy
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li class="current"><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
  <div id="navrow3" class="tabs2">
    <ul class="tablist">
      <li><a href="functions.html"><span>All</span></a></li>
      <li class="current"><a href="functions_func.html"><span>Functions</span></a></li>
      <li><a href="functions_vars.html"><span>Variables</span></a></li>
    </ul>
  </div>
  <div id="navrow4" class="tabs3">
    <ul class="tablist">
      <li><a href="#index__"><span>_</span></a></li>
      <li><a href="#index_a"><span>a</span></a></li>
      <li><a href="#index_b"><span>b</span></a></li>
      <li><a href="#index_c"><span>c</span></a></li>
      <li><a href="#index_d"><span>d</span></a></li>
      <li><a href="#index_e"><span>e</span></a></li>
      <li><a href="#index_f"><span>f</span></a></li>
      <li><a href="#index_g"><span>g</span></a></li>
      <li><a href="#index_h"><span>h</span></a></li>
      <li><a href="#index_l"><span>l</span></a></li>
      <li><a href="#index_n"><span>n</span></a></li>
      <li><a href="#index_p"><span>p</span></a></li>
      <li><a href="#index_r"><span>r</span></a></li>
      <li><a href="#index_s"><span>s</span></a></li>
      <li><a href="#index_t"><span>t</span></a></li>
      <li><a href="#index_u"><span>u</span></a></li>
      <li><a href="#index_v"><span>v</span></a></li>
      <li><a href="#index_w"><span>w</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="contents">
&#160;

<h3><a class="anchor" id="index__"></a>- _ -</h3><ul>
<li>__delattr__()
: <a class="el" href="classfb__utils_1_1CustomOrderedDict.html#a10a2c8eaad27d604efcab62d8a21f4b0">fb_utils.CustomOrderedDict</a>
, <a class="el" href="classsrc_1_1fb__utils_1_1CustomOrderedDict.html#af9ab225f6b826341ea3df338127da156">src.fb_utils.CustomOrderedDict</a>
</li>
<li>__getattr__()
: <a class="el" href="classsrc_1_1fb__utils_1_1CustomOrderedDict.html#a90bf7568abbbac635c05e873d19ffe1c">src.fb_utils.CustomOrderedDict</a>
, <a class="el" href="classfb__utils_1_1CustomOrderedDict.html#a198a41b0e78b5b3601747d6a463842cc">fb_utils.CustomOrderedDict</a>
</li>
<li>__init__()
: <a class="el" href="classverilog__generator_1_1FeedthroughPort.html#a7cf6834ae2da6dc67e70627eef8a7ed7">verilog_generator.FeedthroughPort</a>
, <a class="el" href="classverilog__generator_1_1VerilogInterface.html#afec521101bc96b24509c3da885dbe6d2">verilog_generator.VerilogInterface</a>
, <a class="el" href="classverilog__generator_1_1Port.html#a7b2609c751eda67a2a7e35d8f57d75fd">verilog_generator.Port</a>
, <a class="el" href="classverilog__generator_1_1ModuleInstance.html#ab314879688c8ae0a377288d3d25cc084">verilog_generator.ModuleInstance</a>
, <a class="el" href="classsrc_1_1codegen_1_1codegen.html#a398aadb5efcb770f3a620377176f30e8">src.codegen.codegen</a>
, <a class="el" href="classverilog__generator_1_1ClockResetPort.html#ad17226c115ee1037bebf401898c8f4b8">verilog_generator.ClockResetPort</a>
, <a class="el" href="classsrc_1_1memgen_1_1memgen.html#a7de963343399c0a1da1cc0289f647616">src.memgen.memgen</a>
, <a class="el" href="classsrc_1_1spec__flow_1_1spec__flow.html#a6757af660d640f3b5d56d8e50fec66a6">src.spec_flow.spec_flow</a>
, <a class="el" href="classverilog__generator_1_1AXIPort.html#a361d2bda856fc56834185a84a380cda4">verilog_generator.AXIPort</a>
, <a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a5841508e2d8cfccaebfe162fe72e4d03">src.verilog_parser.verilog_parser</a>
</li>
<li>__invert__()
: <a class="el" href="classverilog__generator_1_1ClockResetPort.html#a9d0fdc46490486651eeb7ee5fb3329a1">verilog_generator.ClockResetPort</a>
, <a class="el" href="classverilog__generator_1_1Port.html#acedd4bff848ca18e07a04923fe9efba8">verilog_generator.Port</a>
</li>
<li>__iter__()
: <a class="el" href="classverilog__generator_1_1VerilogInterface.html#a6c6c6fffc35a157d28d4837c2a35b4c0">verilog_generator.VerilogInterface</a>
</li>
<li>__len__()
: <a class="el" href="classverilog__generator_1_1VerilogInterface.html#af8cd8dcedcb63d370443c6aeb982a56f">verilog_generator.VerilogInterface</a>
</li>
<li>__repr__()
: <a class="el" href="classverilog__generator_1_1VerilogInterface.html#ac1d0383d88782b4c1239d670c02c22ce">verilog_generator.VerilogInterface</a>
, <a class="el" href="classverilog__generator_1_1Port.html#a5987469ac2f49188cad0e77d288fdebe">verilog_generator.Port</a>
</li>
<li>__setattr__()
: <a class="el" href="classsrc_1_1fb__utils_1_1CustomOrderedDict.html#ac3246f459fdeadfbafe71d12a57f3046">src.fb_utils.CustomOrderedDict</a>
, <a class="el" href="classfb__utils_1_1CustomOrderedDict.html#af91ffee0e17db9870195943378bb5418">fb_utils.CustomOrderedDict</a>
</li>
<li>__str__()
: <a class="el" href="classverilog__generator_1_1VerilogInterface.html#a1da1b0be5eff7ebdff98b56bd022a6e2">verilog_generator.VerilogInterface</a>
, <a class="el" href="classverilog__generator_1_1Port.html#ad3d21f70d7e366a31ad6fc97dbd2468e">verilog_generator.Port</a>
, <a class="el" href="classverilog__generator_1_1ModuleInstance.html#ae290870fa5dabc7b578727c72942b5d0">verilog_generator.ModuleInstance</a>
</li>
</ul>


<h3><a class="anchor" id="index_a"></a>- a -</h3><ul>
<li>add_clkrst()
: <a class="el" href="classverilog__generator_1_1VerilogInterface.html#a0e6f19b927b07a6f7a8d920912c12367">verilog_generator.VerilogInterface</a>
</li>
<li>add_port()
: <a class="el" href="classverilog__generator_1_1VerilogInterface.html#ad8989e91521cee4a99187bacc5ecdf8d">verilog_generator.VerilogInterface</a>
</li>
<li>add_ports()
: <a class="el" href="classverilog__generator_1_1VerilogInterface.html#a9ef2832a883e35b29e075dda52f1e999">verilog_generator.VerilogInterface</a>
</li>
<li>array_str()
: <a class="el" href="classverilog__generator_1_1Port.html#a543bcf22497b1223689dfa71ed628136">verilog_generator.Port</a>
</li>
</ul>


<h3><a class="anchor" id="index_b"></a>- b -</h3><ul>
<li>binding_typedef()
: <a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#ae54a1ce303f44299d7ba906d1354e7d1">src.verilog_parser.verilog_parser</a>
</li>
</ul>


<h3><a class="anchor" id="index_c"></a>- c -</h3><ul>
<li>calAddress()
: <a class="el" href="classsrc_1_1memgen_1_1memgen.html#a6f7e14a1fe185e74d38ca270caf88ee8">src.memgen.memgen</a>
</li>
<li>calculatePhysicalMem_Vendor()
: <a class="el" href="classsrc_1_1memgen_1_1memgen.html#ad5ad0e7fc45c4104106e0783bec573b8">src.memgen.memgen</a>
</li>
<li>check_for_bracket()
: <a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a2266112da05de7273c1f91d5a3148d51">src.verilog_parser.verilog_parser</a>
</li>
<li>check_if_parsing_needed()
: <a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a922d64b3c8d19d0833a91fe5dfaedc23">src.verilog_parser.verilog_parser</a>
</li>
<li>check_Infra()
: <a class="el" href="classsrc_1_1memgen_1_1memgen.html#a52cc0d75e69156fabc2972122f7ff354">src.memgen.memgen</a>
</li>
<li>clear_ram_info()
: <a class="el" href="classsrc_1_1memgen_1_1memgen.html#a4a06eabd91deb240804cf489adfef402">src.memgen.memgen</a>
</li>
<li>clog2()
: <a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a6a35e0559edeb8429687caa189b15fe5">src.verilog_parser.verilog_parser</a>
, <a class="el" href="classsrc_1_1memgen_1_1memgen.html#a5c68d51994ac1234a8c5fa363d0985db">src.memgen.memgen</a>
</li>
<li>combinationSum()
: <a class="el" href="classsrc_1_1memgen_1_1memgen.html#a17569312d1ee937a621654d64d932660">src.memgen.memgen</a>
</li>
</ul>


<h3><a class="anchor" id="index_d"></a>- d -</h3><ul>
<li>dbg()
: <a class="el" href="classsrc_1_1codegen_1_1codegen.html#a60ca6e690218d7156d86b764bbb610a4">src.codegen.codegen</a>
, <a class="el" href="classsrc_1_1spec__flow_1_1spec__flow.html#a756d1f4e2d357867a3080c7aa9c41af8">src.spec_flow.spec_flow</a>
, <a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a9458eb4df7beb0eda268a69b82f6e379">src.verilog_parser.verilog_parser</a>
</li>
<li>dbg_store()
: <a class="el" href="classsrc_1_1codegen_1_1codegen.html#a8c0c108747245b54d7db81573b81dceb">src.codegen.codegen</a>
, <a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#acb8bc8dd21dc57dd3562f02efc76b7be">src.verilog_parser.verilog_parser</a>
</li>
<li>dec_to_bin()
: <a class="el" href="classsrc_1_1memgen_1_1memgen.html#a14c92664e7866134e7b35c8b830db31b">src.memgen.memgen</a>
</li>
<li>dec_to_bin_non_pow_two()
: <a class="el" href="classsrc_1_1memgen_1_1memgen.html#a3abc8de39d5a2750d21ec2a671659668">src.memgen.memgen</a>
</li>
<li>defineWrapperName()
: <a class="el" href="classsrc_1_1memgen_1_1memgen.html#a898a00fab84a18619c5d38e084711a47">src.memgen.memgen</a>
</li>
<li>depth_wise_banking()
: <a class="el" href="classsrc_1_1memgen_1_1memgen.html#ab1f8515e2a080b96150edc513847c218">src.memgen.memgen</a>
</li>
<li>dict_get_max_key()
: <a class="el" href="classsrc_1_1memgen_1_1memgen.html#ac4211ad91cd714a45689cd37f3ff9541">src.memgen.memgen</a>
</li>
<li>dict_keys_str_to_int()
: <a class="el" href="classsrc_1_1memgen_1_1memgen.html#a3492959db07f3a55e9af72e14d418561">src.memgen.memgen</a>
</li>
<li>display_instance()
: <a class="el" href="classverilog__generator_1_1ModuleInstance.html#a274511dfdc1d18b39cfdd41f7e823e3c">verilog_generator.ModuleInstance</a>
</li>
<li>display_logic()
: <a class="el" href="classverilog__generator_1_1Port.html#a642131cb676f34f6001fae56e586d132">verilog_generator.Port</a>
</li>
<li>display_port()
: <a class="el" href="classverilog__generator_1_1Port.html#aabb16d350aad41501088c31cdafb74cf">verilog_generator.Port</a>
</li>
</ul>


<h3><a class="anchor" id="index_e"></a>- e -</h3><ul>
<li>ecc_print()
: <a class="el" href="classsrc_1_1memgen_1_1memgen.html#aa4a6fef91792ea2e69afe31f45d4ce56">src.memgen.memgen</a>
</li>
<li>enums_proc()
: <a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a1df1568e05ae1717e28010a4a7019be2">src.verilog_parser.verilog_parser</a>
</li>
</ul>


<h3><a class="anchor" id="index_f"></a>- f -</h3><ul>
<li>find_in_files()
: <a class="el" href="classsrc_1_1codegen_1_1codegen.html#abdabc0d5fbdb726bcf0aa04efaf7e1b9">src.codegen.codegen</a>
, <a class="el" href="classsrc_1_1spec__flow_1_1spec__flow.html#ab092eab2cfdda30353475676e0e22a4d">src.spec_flow.spec_flow</a>
, <a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a7fed4bff4433384050175e0753d61a00">src.verilog_parser.verilog_parser</a>
</li>
<li>find_manual_submod()
: <a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#ae00350e04e9bc19aa31e843c571361d2">src.verilog_parser.verilog_parser</a>
</li>
<li>flip_direction()
: <a class="el" href="classverilog__generator_1_1Port.html#a71569971a55c6a770c57f90a7a0a07b4">verilog_generator.Port</a>
</li>
<li>flop()
: <a class="el" href="classsrc_1_1codegen_1_1codegen.html#acea965b006a0586d8da7aa4ab53081ea">src.codegen.codegen</a>
</li>
<li>fsm()
: <a class="el" href="classsrc_1_1codegen_1_1codegen.html#af5b1063b6e2fc66994261e2a33cfeb14">src.codegen.codegen</a>
</li>
</ul>


<h3><a class="anchor" id="index_g"></a>- g -</h3><ul>
<li>generate_code()
: <a class="el" href="classsrc_1_1codegen_1_1codegen.html#a1407f81e5ffd9c6d084791bc865efad8">src.codegen.codegen</a>
</li>
<li>get_change()
: <a class="el" href="classsrc_1_1memgen_1_1memgen.html#aba3df88ebd9d333ec40ec608381ef4c2">src.memgen.memgen</a>
</li>
<li>get_dollar_bits_val()
: <a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a188246bedacf825272b491e14d8c2ba3">src.verilog_parser.verilog_parser</a>
</li>
<li>get_hash_defval()
: <a class="el" href="classsrc_1_1codegen_1_1codegen.html#a44f570694e36b5ea23f568e01496623c">src.codegen.codegen</a>
</li>
<li>get_module_definition()
: <a class="el" href="classsrc_1_1spec__flow_1_1spec__flow.html#aca22fae70d0e3b3fa84853a03216bba8">src.spec_flow.spec_flow</a>
</li>
<li>get_param()
: <a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#ac38cf01d9a31f8d653941b74dbe7cfa2">src.verilog_parser.verilog_parser</a>
</li>
<li>get_ports()
: <a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a27b563239157cc0e3e8b41ae3b141280">src.verilog_parser.verilog_parser</a>
</li>
<li>get_tick_defval()
: <a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#aae3b515116fb91e32af6fc95c796cc2c">src.verilog_parser.verilog_parser</a>
</li>
</ul>


<h3><a class="anchor" id="index_h"></a>- h -</h3><ul>
<li>hash_def_getval()
: <a class="el" href="classsrc_1_1codegen_1_1codegen.html#ad1009199bc34ca1ebdee4724aaa4e9f5">src.codegen.codegen</a>
</li>
<li>hash_def_proc()
: <a class="el" href="classsrc_1_1codegen_1_1codegen.html#afee64e2ab5666640bdb2f9646b17ec06">src.codegen.codegen</a>
</li>
<li>hash_ifdef_proc()
: <a class="el" href="classsrc_1_1codegen_1_1codegen.html#aed488c2ca235a59f579579f10e6ae427">src.codegen.codegen</a>
</li>
</ul>


<h3><a class="anchor" id="index_l"></a>- l -</h3><ul>
<li>load_hash_include_file()
: <a class="el" href="classsrc_1_1codegen_1_1codegen.html#a60aaf97546f41a1f135ef50cf1554df9">src.codegen.codegen</a>
</li>
<li>load_import_or_include_file()
: <a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a74ba467aaa37c811d43ec9a3d91d6fdf">src.verilog_parser.verilog_parser</a>
</li>
<li>loadConfigVendor()
: <a class="el" href="classsrc_1_1memgen_1_1memgen.html#a818f3def00ab9bf245592e5132d75866">src.memgen.memgen</a>
</li>
</ul>


<h3><a class="anchor" id="index_n"></a>- n -</h3><ul>
<li>name()
: <a class="el" href="classverilog__generator_1_1Port.html#a4c73cf8c4d9e342315e3e16d6903b492">verilog_generator.Port</a>
, <a class="el" href="classverilog__generator_1_1AXIPort.html#af08a76ecfd4a6978c60888ef47f39309">verilog_generator.AXIPort</a>
</li>
<li>nearest_2_pow()
: <a class="el" href="classsrc_1_1memgen_1_1memgen.html#ae8ef06bfdc2ef00f80e90d3e10f22044">src.memgen.memgen</a>
</li>
<li>nextPowerOf2()
: <a class="el" href="classsrc_1_1memgen_1_1memgen.html#ab48b4c7d0d0487fef1ffe02cab6ef992">src.memgen.memgen</a>
</li>
</ul>


<h3><a class="anchor" id="index_p"></a>- p -</h3><ul>
<li>param_proc()
: <a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#aedc7d876db9e8de117176e47d47242e4">src.verilog_parser.verilog_parser</a>
</li>
<li>parse_assignments()
: <a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a7837590371670e9004e352a113fe1f6c">src.verilog_parser.verilog_parser</a>
</li>
<li>parse_case_expression()
: <a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#ab19b03c5107d2fd791943e2be1406f7c">src.verilog_parser.verilog_parser</a>
</li>
<li>parse_conditions()
: <a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a8f7f47527e55b31f7ab1df9ec367a4b2">src.verilog_parser.verilog_parser</a>
</li>
<li>parse_ios()
: <a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#afc2edb01505646fb4767d3d3beef78b7">src.verilog_parser.verilog_parser</a>
</li>
<li>parse_reg_wire_logic()
: <a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a5061b79dd42f4941f315596484034eb6">src.verilog_parser.verilog_parser</a>
</li>
<li>parse_signal()
: <a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a7e91de6d83fd6e012fef8cf42b886a34">src.verilog_parser.verilog_parser</a>
</li>
<li>parse_struct_union()
: <a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a1d1e764b68f2b25dcbcb8e8f80c5d297">src.verilog_parser.verilog_parser</a>
</li>
<li>parse_verilog()
: <a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a2ed049ecaa016db28e68c585938be4a9">src.verilog_parser.verilog_parser</a>
</li>
<li>pipe()
: <a class="el" href="classsrc_1_1codegen_1_1codegen.html#a53e8215ac19c4923e57f2a5dc40f127d">src.codegen.codegen</a>
</li>
<li>port_name()
: <a class="el" href="classverilog__generator_1_1Port.html#a8b2b98d9a590fe243267303755fa6bd2">verilog_generator.Port</a>
, <a class="el" href="classverilog__generator_1_1ClockResetPort.html#a3d1d318dec4561a26841184f897d08b3">verilog_generator.ClockResetPort</a>
, <a class="el" href="classverilog__generator_1_1AXIPort.html#ae3017dd2386c7e09cbf6b79a569bf471">verilog_generator.AXIPort</a>
, <a class="el" href="classverilog__generator_1_1FeedthroughPort.html#aaeaf2973a00aaf3d06525b2e9a508197">verilog_generator.FeedthroughPort</a>
</li>
<li>print_addr()
: <a class="el" href="classsrc_1_1memgen_1_1memgen.html#a98a4ea268cbe53f59170f287e379df36">src.memgen.memgen</a>
</li>
<li>print_beh_mem()
: <a class="el" href="classsrc_1_1memgen_1_1memgen.html#a620aae8495d4a4c1693b25afa04bfb38">src.memgen.memgen</a>
</li>
<li>print_beh_mem_xilinx()
: <a class="el" href="classsrc_1_1memgen_1_1memgen.html#a1d26ce2d4e6891997f96151beda1c58c">src.memgen.memgen</a>
</li>
<li>print_bwe()
: <a class="el" href="classsrc_1_1memgen_1_1memgen.html#aba70ea09aaabea6636aa293d8731edb1">src.memgen.memgen</a>
</li>
<li>print_depth_bank_addr()
: <a class="el" href="classsrc_1_1memgen_1_1memgen.html#acf1ef06d533606d3d8368a9ef23ebe08">src.memgen.memgen</a>
</li>
<li>print_depth_bank_case()
: <a class="el" href="classsrc_1_1memgen_1_1memgen.html#ac7ee56340a023be9ae829d1e4fe917c9">src.memgen.memgen</a>
</li>
<li>print_depth_bank_cs()
: <a class="el" href="classsrc_1_1memgen_1_1memgen.html#a1d9cab314fa8e36abab8324e96c4ace4">src.memgen.memgen</a>
</li>
<li>print_depth_bank_read_en()
: <a class="el" href="classsrc_1_1memgen_1_1memgen.html#a33834e054837c6f2cf8e9eeb6c903dcb">src.memgen.memgen</a>
</li>
<li>print_depth_bank_read_en_pow_of_two()
: <a class="el" href="classsrc_1_1memgen_1_1memgen.html#a738be59c66fc3976b061930b6931785a">src.memgen.memgen</a>
</li>
<li>print_din()
: <a class="el" href="classsrc_1_1memgen_1_1memgen.html#a8bcce980b2baf6f40fe2381b34f039d7">src.memgen.memgen</a>
</li>
<li>print_dout()
: <a class="el" href="classsrc_1_1memgen_1_1memgen.html#ad6500b5cdbd02e2745e0dad992820598">src.memgen.memgen</a>
</li>
<li>print_mem_banking()
: <a class="el" href="classsrc_1_1memgen_1_1memgen.html#ad8caee8ce927069b88cc26adc0febe20">src.memgen.memgen</a>
</li>
<li>print_phy_mem_banking()
: <a class="el" href="classsrc_1_1memgen_1_1memgen.html#a2e4ee24c3137e71421df4a8b7d51af1e">src.memgen.memgen</a>
</li>
<li>print_physical_mem_vendor()
: <a class="el" href="classsrc_1_1memgen_1_1memgen.html#ae69455398cb7b2848fa7b0b3f14075fb">src.memgen.memgen</a>
</li>
</ul>


<h3><a class="anchor" id="index_r"></a>- r -</h3><ul>
<li>remove_outside_sqbrackets()
: <a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a4c232a34556813fb83cf4e14170e243e">src.verilog_parser.verilog_parser</a>
</li>
<li>replace_clog2()
: <a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a21984185944e7ca6cab073280d7ee249">src.verilog_parser.verilog_parser</a>
</li>
<li>return_sram()
: <a class="el" href="classsrc_1_1memgen_1_1memgen.html#aa0050e0a22252f7e384c119e070bce1b">src.memgen.memgen</a>
</li>
<li>return_sram_hls_2p()
: <a class="el" href="classsrc_1_1memgen_1_1memgen.html#a0155d00d4ada5fe01f7e8f202520a9af">src.memgen.memgen</a>
</li>
<li>return_sram_loop_1p()
: <a class="el" href="classsrc_1_1memgen_1_1memgen.html#aa784a313753daafd9746d6f755088de1">src.memgen.memgen</a>
</li>
<li>return_sram_loop_2p()
: <a class="el" href="classsrc_1_1memgen_1_1memgen.html#a0c424c632cd5d84fba52dd21758fca6a">src.memgen.memgen</a>
</li>
<li>return_wrapper_name()
: <a class="el" href="classsrc_1_1memgen_1_1memgen.html#a85176e62c531437610d2f4ff78c88658">src.memgen.memgen</a>
</li>
<li>returnInstance()
: <a class="el" href="classsrc_1_1memgen_1_1memgen.html#a5bc41fbea19d110a3d33b24e31c865a2">src.memgen.memgen</a>
</li>
<li>returnPhymem()
: <a class="el" href="classsrc_1_1memgen_1_1memgen.html#a0681965be20a0062d3eaadcdba9bb905">src.memgen.memgen</a>
</li>
<li>returnWrapperName()
: <a class="el" href="classsrc_1_1memgen_1_1memgen.html#a60c412b6a298453b689fdb4ff0c0a472">src.memgen.memgen</a>
</li>
</ul>


<h3><a class="anchor" id="index_s"></a>- s -</h3><ul>
<li>select_phy_mem_frm_lst()
: <a class="el" href="classsrc_1_1memgen_1_1memgen.html#a79209eb604ffe3390382b49cb4e39d80">src.memgen.memgen</a>
</li>
<li>set_connection()
: <a class="el" href="classverilog__generator_1_1ModuleInstance.html#a053b462cf392a7f6e18f112e5f53d995">verilog_generator.ModuleInstance</a>
</li>
<li>set_ecc()
: <a class="el" href="classsrc_1_1memgen_1_1memgen.html#a5b0f6e19af17c1fef0fdbc80b42780d6">src.memgen.memgen</a>
</li>
<li>set_hls()
: <a class="el" href="classsrc_1_1memgen_1_1memgen.html#a5434e927cb6ffcee455f4e6f2b6aee80">src.memgen.memgen</a>
</li>
<li>set_interface()
: <a class="el" href="classverilog__generator_1_1ModuleInstance.html#a028854e251636532ed0b6ab297db2429">verilog_generator.ModuleInstance</a>
</li>
<li>set_loop()
: <a class="el" href="classsrc_1_1memgen_1_1memgen.html#ac81cebfb8db386d77f32fba4913136e0">src.memgen.memgen</a>
</li>
<li>set_phy_info()
: <a class="el" href="classsrc_1_1memgen_1_1memgen.html#a95874f3bac553f3962d6694167af1c2b">src.memgen.memgen</a>
</li>
<li>set_physical_conn()
: <a class="el" href="classverilog__generator_1_1Port.html#a178f35dae82ee7c28c186523a2686bd7">verilog_generator.Port</a>
</li>
<li>set_ram_info()
: <a class="el" href="classsrc_1_1memgen_1_1memgen.html#a3bd23b70912a87590aa3d9b2e788b454">src.memgen.memgen</a>
</li>
<li>set_vendor()
: <a class="el" href="classsrc_1_1memgen_1_1memgen.html#a0e317dd8bee490fa2825c529059981ce">src.memgen.memgen</a>
</li>
<li>split_on_word_boundary()
: <a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a2cce56162afd3054e1a50c226c90e9ee">src.verilog_parser.verilog_parser</a>
, <a class="el" href="classsrc_1_1codegen_1_1codegen.html#a32c2b7a8fa27ff898939f71249f3226a">src.codegen.codegen</a>
</li>
<li>sub_tick_ifdef_proc()
: <a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a2ac6051f26cee8fc4890f94fa32fa287">src.verilog_parser.verilog_parser</a>
</li>
<li>SumTheList()
: <a class="el" href="classsrc_1_1memgen_1_1memgen.html#ab289fce647c895e9e682a2dd1f0c7e2d">src.memgen.memgen</a>
</li>
</ul>


<h3><a class="anchor" id="index_t"></a>- t -</h3><ul>
<li>tabulate_logics()
: <a class="el" href="classverilog__generator_1_1VerilogInterface.html#acd51229da1a1e00603beed3963fad0fd">verilog_generator.VerilogInterface</a>
</li>
<li>tabulate_ports()
: <a class="el" href="classverilog__generator_1_1VerilogInterface.html#acd55bbb4e88b34ffac2d47fd838d1a8d">verilog_generator.VerilogInterface</a>
</li>
<li>tick_def_proc()
: <a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#adbfb593949354e4adfba57e620f37e48">src.verilog_parser.verilog_parser</a>
</li>
<li>tick_ifdef_proc()
: <a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a04495de1d32401dd5b7d8b112f171411">src.verilog_parser.verilog_parser</a>
</li>
<li>tickdef_param_getval()
: <a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a335ab7ed6e9f856a7df251dd34725762">src.verilog_parser.verilog_parser</a>
</li>
</ul>


<h3><a class="anchor" id="index_u"></a>- u -</h3><ul>
<li>update_bitdef()
: <a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#aa66877c2836dbc313769721d74b86d78">src.verilog_parser.verilog_parser</a>
</li>
<li>update_typedef_regs()
: <a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a72fe0b75d740cfef1a00add06ab7e0f3">src.verilog_parser.verilog_parser</a>
</li>
<li>update_wire_reg_signal_lists()
: <a class="el" href="classsrc_1_1verilog__parser_1_1verilog__parser.html#a6c20c3d036a8846c2d2b398857809799">src.verilog_parser.verilog_parser</a>
</li>
</ul>


<h3><a class="anchor" id="index_v"></a>- v -</h3><ul>
<li>verilog_write()
: <a class="el" href="classsrc_1_1memgen_1_1memgen.html#ae6487f93777c02fee32b31a454624dbb">src.memgen.memgen</a>
</li>
</ul>


<h3><a class="anchor" id="index_w"></a>- w -</h3><ul>
<li>width_physical_mem_vendor()
: <a class="el" href="classsrc_1_1memgen_1_1memgen.html#ac45810e93bb638826e8c38fbc9c1de39">src.memgen.memgen</a>
</li>
<li>width_str()
: <a class="el" href="classverilog__generator_1_1Port.html#a135b3a72ead7190ec7904431a0c493ec">verilog_generator.Port</a>
</li>
<li>wire_name()
: <a class="el" href="classverilog__generator_1_1FeedthroughPort.html#af97681b3a72f75e91b9c4f25ad185509">verilog_generator.FeedthroughPort</a>
, <a class="el" href="classverilog__generator_1_1ClockResetPort.html#a3a7abd08703934df6bec96f8e8690142">verilog_generator.ClockResetPort</a>
, <a class="el" href="classverilog__generator_1_1Port.html#ac99dae90da0d5a3d99e91955bad1cf86">verilog_generator.Port</a>
</li>
<li>write_flop_version()
: <a class="el" href="classsrc_1_1memgen_1_1memgen.html#a0c78a65b6070a2534fcc073d7a21609f">src.memgen.memgen</a>
</li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.5
</small></address>
</body>
</html>
