--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml xillyctr.twx xillyctr.ncd -o xillyctr.twr xillyctr.pcf
-ucf top.ucf

Design file:              xillyctr.ncd
Physical constraint file: xillyctr.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2013-03-26, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "pcie_ref_clk" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 298 paths analyzed, 66 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.152ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r (SLICE_X61Y92.CE), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_2 (FF)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.078ns (Levels of Logic = 3)
  Clock Path Skew:      -0.039ns (0.439 - 0.478)
  Source Clock:         XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 0.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_2 to XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y84.CQ      Tcko                  0.471   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<3>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_2
    SLICE_X56Y83.A1      net (fanout=2)        0.887   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<2>
    SLICE_X56Y83.A       Tilo                  0.094   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/time_elapsed
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000_SW0
    SLICE_X56Y86.A4      net (fanout=1)        0.674   N8
    SLICE_X56Y86.A       Tilo                  0.094   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X56Y86.B1      net (fanout=2)        0.887   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X56Y86.B       Tilo                  0.094   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or00001
    SLICE_X61Y92.CE      net (fanout=2)        0.648   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000
    SLICE_X61Y92.CLK     Tceck                 0.229   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r
    -------------------------------------------------  ---------------------------
    Total                                      4.078ns (0.982ns logic, 3.096ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_6 (FF)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.986ns (Levels of Logic = 3)
  Clock Path Skew:      -0.035ns (0.439 - 0.474)
  Source Clock:         XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 0.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_6 to XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y85.CQ      Tcko                  0.471   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<7>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_6
    SLICE_X56Y83.A2      net (fanout=2)        0.795   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<6>
    SLICE_X56Y83.A       Tilo                  0.094   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/time_elapsed
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000_SW0
    SLICE_X56Y86.A4      net (fanout=1)        0.674   N8
    SLICE_X56Y86.A       Tilo                  0.094   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X56Y86.B1      net (fanout=2)        0.887   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X56Y86.B       Tilo                  0.094   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or00001
    SLICE_X61Y92.CE      net (fanout=2)        0.648   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000
    SLICE_X61Y92.CLK     Tceck                 0.229   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r
    -------------------------------------------------  ---------------------------
    Total                                      3.986ns (0.982ns logic, 3.004ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7 (FF)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.595ns (Levels of Logic = 3)
  Clock Path Skew:      -0.035ns (0.439 - 0.474)
  Source Clock:         XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 0.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7 to XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y85.DQ      Tcko                  0.471   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<7>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7
    SLICE_X56Y83.A5      net (fanout=2)        0.404   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<7>
    SLICE_X56Y83.A       Tilo                  0.094   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/time_elapsed
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000_SW0
    SLICE_X56Y86.A4      net (fanout=1)        0.674   N8
    SLICE_X56Y86.A       Tilo                  0.094   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X56Y86.B1      net (fanout=2)        0.887   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X56Y86.B       Tilo                  0.094   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or00001
    SLICE_X61Y92.CE      net (fanout=2)        0.648   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000
    SLICE_X61Y92.CLK     Tceck                 0.229   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r
    -------------------------------------------------  ---------------------------
    Total                                      3.595ns (0.982ns logic, 2.613ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_4 (SLICE_X57Y85.CE), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_2 (FF)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.880ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.135 - 0.149)
  Source Clock:         XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 0.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_2 to XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y84.CQ      Tcko                  0.471   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<3>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_2
    SLICE_X56Y83.A1      net (fanout=2)        0.887   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<2>
    SLICE_X56Y83.A       Tilo                  0.094   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/time_elapsed
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000_SW0
    SLICE_X56Y86.A4      net (fanout=1)        0.674   N8
    SLICE_X56Y86.A       Tilo                  0.094   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X56Y86.B1      net (fanout=2)        0.887   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X56Y86.BMUX    Tilo                  0.249   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_not00011
    SLICE_X57Y85.CE      net (fanout=2)        0.295   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_not0001
    SLICE_X57Y85.CLK     Tceck                 0.229   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0<7>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_4
    -------------------------------------------------  ---------------------------
    Total                                      3.880ns (1.137ns logic, 2.743ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_6 (FF)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.788ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.135 - 0.145)
  Source Clock:         XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 0.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_6 to XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y85.CQ      Tcko                  0.471   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<7>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_6
    SLICE_X56Y83.A2      net (fanout=2)        0.795   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<6>
    SLICE_X56Y83.A       Tilo                  0.094   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/time_elapsed
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000_SW0
    SLICE_X56Y86.A4      net (fanout=1)        0.674   N8
    SLICE_X56Y86.A       Tilo                  0.094   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X56Y86.B1      net (fanout=2)        0.887   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X56Y86.BMUX    Tilo                  0.249   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_not00011
    SLICE_X57Y85.CE      net (fanout=2)        0.295   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_not0001
    SLICE_X57Y85.CLK     Tceck                 0.229   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0<7>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_4
    -------------------------------------------------  ---------------------------
    Total                                      3.788ns (1.137ns logic, 2.651ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7 (FF)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.397ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.135 - 0.145)
  Source Clock:         XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 0.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7 to XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y85.DQ      Tcko                  0.471   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<7>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7
    SLICE_X56Y83.A5      net (fanout=2)        0.404   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<7>
    SLICE_X56Y83.A       Tilo                  0.094   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/time_elapsed
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000_SW0
    SLICE_X56Y86.A4      net (fanout=1)        0.674   N8
    SLICE_X56Y86.A       Tilo                  0.094   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X56Y86.B1      net (fanout=2)        0.887   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X56Y86.BMUX    Tilo                  0.249   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_not00011
    SLICE_X57Y85.CE      net (fanout=2)        0.295   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_not0001
    SLICE_X57Y85.CLK     Tceck                 0.229   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0<7>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_4
    -------------------------------------------------  ---------------------------
    Total                                      3.397ns (1.137ns logic, 2.260ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_5 (SLICE_X57Y85.CE), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_2 (FF)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.880ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.135 - 0.149)
  Source Clock:         XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 0.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_2 to XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y84.CQ      Tcko                  0.471   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<3>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_2
    SLICE_X56Y83.A1      net (fanout=2)        0.887   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<2>
    SLICE_X56Y83.A       Tilo                  0.094   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/time_elapsed
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000_SW0
    SLICE_X56Y86.A4      net (fanout=1)        0.674   N8
    SLICE_X56Y86.A       Tilo                  0.094   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X56Y86.B1      net (fanout=2)        0.887   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X56Y86.BMUX    Tilo                  0.249   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_not00011
    SLICE_X57Y85.CE      net (fanout=2)        0.295   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_not0001
    SLICE_X57Y85.CLK     Tceck                 0.229   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0<7>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_5
    -------------------------------------------------  ---------------------------
    Total                                      3.880ns (1.137ns logic, 2.743ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_6 (FF)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.788ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.135 - 0.145)
  Source Clock:         XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 0.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_6 to XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y85.CQ      Tcko                  0.471   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<7>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_6
    SLICE_X56Y83.A2      net (fanout=2)        0.795   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<6>
    SLICE_X56Y83.A       Tilo                  0.094   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/time_elapsed
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000_SW0
    SLICE_X56Y86.A4      net (fanout=1)        0.674   N8
    SLICE_X56Y86.A       Tilo                  0.094   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X56Y86.B1      net (fanout=2)        0.887   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X56Y86.BMUX    Tilo                  0.249   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_not00011
    SLICE_X57Y85.CE      net (fanout=2)        0.295   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_not0001
    SLICE_X57Y85.CLK     Tceck                 0.229   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0<7>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_5
    -------------------------------------------------  ---------------------------
    Total                                      3.788ns (1.137ns logic, 2.651ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7 (FF)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.397ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.135 - 0.145)
  Source Clock:         XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 0.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7 to XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y85.DQ      Tcko                  0.471   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<7>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8_7
    SLICE_X56Y83.A5      net (fanout=2)        0.404   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_15_8<7>
    SLICE_X56Y83.A       Tilo                  0.094   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/time_elapsed
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000_SW0
    SLICE_X56Y86.A4      net (fanout=1)        0.674   N8
    SLICE_X56Y86.A       Tilo                  0.094   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X56Y86.B1      net (fanout=2)        0.887   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_cmp_eq0000
    SLICE_X56Y86.BMUX    Tilo                  0.249   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/pll_locked_out_r_or0000
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_not00011
    SLICE_X57Y85.CE      net (fanout=2)        0.295   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_not0001
    SLICE_X57Y85.CLK     Tceck                 0.229   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0<7>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_5
    -------------------------------------------------  ---------------------------
    Total                                      3.397ns (1.137ns logic, 2.260ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Hold Paths: NET "pcie_ref_clk" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_0 (SLICE_X57Y84.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.676ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_0 (FF)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.676ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 10.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_0 to XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y84.AQ      Tcko                  0.414   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0<3>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_0
    SLICE_X57Y84.A4      net (fanout=2)        0.333   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0<0>
    SLICE_X57Y84.CLK     Tah         (-Th)     0.071   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0<3>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/Mcount_lock_wait_cntr_7_0_lut<0>_INV_0
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/Mcount_lock_wait_cntr_7_0_cy<3>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_0
    -------------------------------------------------  ---------------------------
    Total                                      0.676ns (0.343ns logic, 0.333ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_4 (SLICE_X57Y85.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.676ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_4 (FF)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.676ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 10.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_4 to XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y85.AQ      Tcko                  0.414   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0<7>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_4
    SLICE_X57Y85.A4      net (fanout=2)        0.333   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0<4>
    SLICE_X57Y85.CLK     Tah         (-Th)     0.071   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0<7>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0<4>_rt
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/Mcount_lock_wait_cntr_7_0_xor<7>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_4
    -------------------------------------------------  ---------------------------
    Total                                      0.676ns (0.343ns logic, 0.333ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_3 (SLICE_X57Y84.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.684ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_3 (FF)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.684ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 10.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_3 to XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y84.DQ      Tcko                  0.414   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0<3>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_3
    SLICE_X57Y84.D4      net (fanout=2)        0.337   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0<3>
    SLICE_X57Y84.CLK     Tah         (-Th)     0.067   XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0<3>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0<3>_rt
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/Mcount_lock_wait_cntr_7_0_cy<3>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/lock_wait_cntr_7_0_3
    -------------------------------------------------  ---------------------------
    Total                                      0.684ns (0.347ns logic, 0.337ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "pcie_ref_clk" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i/CLKIN1
  Logical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN1
  Clock network: XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i/CLKIN1
  Logical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN1
  Clock network: XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/bufg2/I0
  Logical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/bufg2/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/clkout0" derived from  NET 
"pcie_ref_clk" PERIOD = 10 ns HIGH 50%;  divided by 2.50 to 4 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1352 paths analyzed, 815 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAMB36_X3Y9.ADDRAL12), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.866ns (Levels of Logic = 0)
  Clock Path Skew:      -0.032ns (1.496 - 1.528)
  Source Clock:         XLXI_37/pcie/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep to XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBRADD6 Tpcicko_DLRETRY       0.524   XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep
                                                         XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y9.ADDRAL12   net (fanout=2)        2.995   XLXI_37/pcie/pcie_ep0/pcie_blk/mim_dll_bradd<6>
    RAMB36_X3Y9.CLKARDCLKL Trcck_ADDR            0.347   XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                         XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.866ns (0.871ns logic, 2.995ns route)
                                                         (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAMB36_X3Y12.DIADIL2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.685ns (Levels of Logic = 0)
  Clock Path Skew:      -0.211ns (1.415 - 1.626)
  Source Clock:         XLXI_37/pcie/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep to XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y0.MIMRXBWDATA36 Tpcicko_RXRAM         0.672   XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep
                                                          XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y12.DIADIL2    net (fanout=1)        2.671   XLXI_37/pcie/pcie_ep0/pcie_blk/mim_rx_bwdata<36>
    RAMB36_X3Y12.CLKARDCLKL Trdck_DIA             0.342   XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
                                                          XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst
    ----------------------------------------------------  ---------------------------
    Total                                         3.685ns (1.014ns logic, 2.671ns route)
                                                          (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAMB36_X3Y9.ADDRBU12), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.854ns (Levels of Logic = 0)
  Clock Path Skew:      -0.042ns (1.486 - 1.528)
  Source Clock:         XLXI_37/pcie/pcie_ep0/core_clk rising at 0.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.075ns

  Clock Uncertainty:          0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.131ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep to XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y0.MIMDLLBWADD6 Tpcicko_DLRETRY       0.482   XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep
                                                         XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep
    RAMB36_X3Y9.ADDRBU12   net (fanout=2)        3.025   XLXI_37/pcie/pcie_ep0/pcie_blk/mim_dll_bwadd<6>
    RAMB36_X3Y9.CLKBWRCLKU Trcck_ADDR            0.347   XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
                                                         XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst
    ---------------------------------------------------  ---------------------------
    Total                                        3.854ns (0.829ns logic, 3.025ns route)
                                                         (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/clkout0" derived from
 NET "pcie_ref_clk" PERIOD = 10 ns HIGH 50%;
 divided by 2.50 to 4 nS  

--------------------------------------------------------------------------------

Paths for end point XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i (GTP_DUAL_X0Y2.TXDATA05), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.124ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_data5 (FF)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i (HSIO)
  Requirement:          0.000ns
  Data Path Delay:      0.367ns (Levels of Logic = 0)
  Clock Path Skew:      0.243ns (1.603 - 1.360)
  Source Clock:         XLXI_37/pcie/pcie_ep0/core_clk rising at 4.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_data5 to XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X107Y66.BQ         Tcko                  0.414   XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_tx_data_reg<7>
                                                           XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_data5
    GTP_DUAL_X0Y2.TXDATA05   net (fanout=1)        1.880   XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_tx_data_reg<5>
    GTP_DUAL_X0Y2.TXUSRCLK20 Tgtpckc_TXDATA(-Th)     1.927   XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i
                                                           XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i
    -----------------------------------------------------  ---------------------------
    Total                                          0.367ns (-1.513ns logic, 1.880ns route)
                                                           (-412.3% logic, 512.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i (GTP_DUAL_X0Y2.TXDATA00), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.136ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_data0 (FF)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i (HSIO)
  Requirement:          0.000ns
  Data Path Delay:      0.354ns (Levels of Logic = 0)
  Clock Path Skew:      0.218ns (1.603 - 1.385)
  Source Clock:         XLXI_37/pcie/pcie_ep0/core_clk rising at 4.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_data0 to XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X106Y66.AQ         Tcko                  0.414   XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_tx_data_reg<3>
                                                           XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_data0
    GTP_DUAL_X0Y2.TXDATA00   net (fanout=1)        1.867   XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_tx_data_reg<0>
    GTP_DUAL_X0Y2.TXUSRCLK20 Tgtpckc_TXDATA(-Th)     1.927   XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i
                                                           XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i
    -----------------------------------------------------  ---------------------------
    Total                                          0.354ns (-1.513ns logic, 1.867ns route)
                                                           (-427.4% logic, 527.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i (GTP_DUAL_X0Y2.TXDETECTRX0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.236ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_detect_rx_loopback (FF)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i (HSIO)
  Requirement:          0.000ns
  Data Path Delay:      0.484ns (Levels of Logic = 0)
  Clock Path Skew:      0.248ns (1.603 - 1.355)
  Source Clock:         XLXI_37/pcie/pcie_ep0/core_clk rising at 4.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/core_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_detect_rx_loopback to XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X107Y67.CQ          Tcko                  0.414   XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_tx_compliance_reg<0>
                                                            XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/flop[0].tx_detect_rx_loopback
    GTP_DUAL_X0Y2.TXDETECTRX0 net (fanout=1)        1.997   XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_tx_detect_rx_loopback_reg<0>
    GTP_DUAL_X0Y2.TXUSRCLK20  Tgtpckc_PCI (-Th)     1.927   XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i
                                                            XLXI_37/pcie/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i
    ------------------------------------------------------  ---------------------------
    Total                                           0.484ns (-1.513ns logic, 1.997ns route)
                                                            (-312.6% logic, 412.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/clkout0" derived from
 NET "pcie_ref_clk" PERIOD = 10 ns HIGH 50%;
 divided by 2.50 to 4 nS  

--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_CORECLK)
  Physical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLK
  Logical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLK
  Location pin: PCIE_X0Y0.CRMCORECLK
  Clock network: XLXI_37/pcie/pcie_ep0/core_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_CORECLK)
  Physical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLKDLO
  Logical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLKDLO
  Location pin: PCIE_X0Y0.CRMCORECLKDLO
  Clock network: XLXI_37/pcie/pcie_ep0/core_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_CORECLK)
  Physical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLKRXO
  Logical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLKRXO
  Location pin: PCIE_X0Y0.CRMCORECLKRXO
  Clock network: XLXI_37/pcie/pcie_ep0/core_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/clkout1" derived from  NET 
"pcie_ref_clk" PERIOD = 10 ns HIGH 50%;  multiplied by 1.60 to 16 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 149901 paths analyzed, 24332 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.432ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_37/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_0 (SLICE_X102Y70.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.649ns (Levels of Logic = 1)
  Clock Path Skew:      -0.449ns (3.470 - 3.919)
  Source Clock:         XLXI_37/pcie/pcie_ep0/core_clk rising at 12.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/user_clk rising at 16.000ns
  Clock Uncertainty:    0.213ns

  Clock Uncertainty:          0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep to XLXI_37/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_0
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    PCIE_X0Y0.L0DLLERRORVECTOR0 Tpcicko_CFG           1.763   XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep
                                                              XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X102Y70.A6            net (fanout=2)        0.860   XLXI_37/pcie/pcie_ep0/fe_l0_dll_error_vector<0>
    SLICE_X102Y70.CLK           Tas                   0.026   XLXI_37/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d<3>
                                                              XLXI_37/pcie/pcie_ep0/extend_clk/l0_dll_error_vector_retime_0_or00001
                                                              XLXI_37/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/l0_dll_error_vector_d_0
    --------------------------------------------------------  ---------------------------
    Total                                             2.649ns (1.789ns logic, 0.860ns route)
                                                              (67.5% logic, 32.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_37/pcie/pcie_ep0/pcie_blk/use_reset_logic.reset_i/crmpwrsoftresetn_d (SLICE_X104Y62.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.760ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk/use_reset_logic.reset_i/crmpwrsoftresetn_d (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.583ns (Levels of Logic = 0)
  Clock Path Skew:      -0.444ns (3.475 - 3.919)
  Source Clock:         XLXI_37/pcie/pcie_ep0/core_clk rising at 12.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/user_clk rising at 16.000ns
  Clock Uncertainty:    0.213ns

  Clock Uncertainty:          0.213ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep to XLXI_37/pcie/pcie_ep0/pcie_blk/use_reset_logic.reset_i/crmpwrsoftresetn_d
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    PCIE_X0Y0.CRMPWRSOFTRESETN Tpcicko_CRM           1.310   XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep
                                                             XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep
    SLICE_X104Y62.DX           net (fanout=2)        1.278   XLXI_37/pcie/pcie_ep0/pcie_blk/crm_pwr_soft_reset_n
    SLICE_X104Y62.CLK          Tdick                -0.005   XLXI_37/pcie/pcie_ep0/pcie_blk/use_reset_logic.reset_i/crmpwrsoftresetn_d
                                                             XLXI_37/pcie/pcie_ep0/pcie_blk/use_reset_logic.reset_i/crmpwrsoftresetn_d
    -------------------------------------------------------  ---------------------------
    Total                                            2.583ns (1.305ns logic, 1.278ns route)
                                                             (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_22/xf1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X2Y10.DIPADIPL0), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_16/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          XLXI_22/xf1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.826ns (Levels of Logic = 2)
  Clock Path Skew:      -0.297ns (1.383 - 1.680)
  Source Clock:         XLXI_37/pcie/pcie_ep0/user_clk rising at 0.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/user_clk falling at 8.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_16/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP to XLXI_22/xf1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y9.DOPBDOPL0   Trcko_DOPB_NC         2.180   XLXI_16/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          XLXI_16/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X25Y51.A5         net (fanout=1)        1.279   XLXI_16/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb5<8>
    SLICE_X25Y51.A          Tilo                  0.094   XLXI_16/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
                                                          XLXI_16/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_mux<15>1
    SLICE_X25Y51.B6         net (fanout=1)        0.135   XLXN_29<31>
    SLICE_X25Y51.B          Tilo                  0.094   XLXI_16/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
                                                          XLXI_20/Data_Out<31>1
    RAMB36_X2Y10.DIPADIPL0  net (fanout=4)        2.702   XLXN_94<31>
    RAMB36_X2Y10.CLKARDCLKL Trdck_DIPA            0.342   XLXI_22/xf1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          XLXI_22/xf1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         6.826ns (2.710ns logic, 4.116ns route)
                                                          (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_16/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          XLXI_22/xf1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.826ns (Levels of Logic = 2)
  Clock Path Skew:      -0.287ns (1.393 - 1.680)
  Source Clock:         XLXI_37/pcie/pcie_ep0/user_clk rising at 0.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/user_clk falling at 8.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_16/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP to XLXI_22/xf1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y9.DOPBDOPL0   Trcko_DOPB_NC         2.180   XLXI_16/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          XLXI_16/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X25Y51.A5         net (fanout=1)        1.279   XLXI_16/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb5<8>
    SLICE_X25Y51.A          Tilo                  0.094   XLXI_16/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
                                                          XLXI_16/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_mux<15>1
    SLICE_X25Y51.B6         net (fanout=1)        0.135   XLXN_29<31>
    SLICE_X25Y51.B          Tilo                  0.094   XLXI_16/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
                                                          XLXI_20/Data_Out<31>1
    RAMB36_X2Y10.DIPADIPL0  net (fanout=4)        2.702   XLXN_94<31>
    RAMB36_X2Y10.CLKARDCLKU Trdck_DIPA            0.342   XLXI_22/xf1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          XLXI_22/xf1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         6.826ns (2.710ns logic, 4.116ns route)
                                                          (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_16/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Destination:          XLXI_22/xf1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.790ns (Levels of Logic = 2)
  Clock Path Skew:      -0.312ns (1.383 - 1.695)
  Source Clock:         XLXI_37/pcie/pcie_ep0/user_clk rising at 0.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/user_clk falling at 8.000ns
  Clock Uncertainty:    0.093ns

  Clock Uncertainty:          0.093ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.172ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: XLXI_16/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP to XLXI_22/xf1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X0Y8.DOPBDOPL0   Trcko_DOPB_NC         2.180   XLXI_16/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          XLXI_16/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    SLICE_X25Y51.A6         net (fanout=1)        1.243   XLXI_16/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ram_doutb6<8>
    SLICE_X25Y51.A          Tilo                  0.094   XLXI_16/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
                                                          XLXI_16/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout_mux<15>1
    SLICE_X25Y51.B6         net (fanout=1)        0.135   XLXN_29<31>
    SLICE_X25Y51.B          Tilo                  0.094   XLXI_16/f1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
                                                          XLXI_20/Data_Out<31>1
    RAMB36_X2Y10.DIPADIPL0  net (fanout=4)        2.702   XLXN_94<31>
    RAMB36_X2Y10.CLKARDCLKL Trdck_DIPA            0.342   XLXI_22/xf1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          XLXI_22/xf1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         6.790ns (2.710ns logic, 4.080ns route)
                                                          (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/clkout1" derived from
 NET "pcie_ref_clk" PERIOD = 10 ns HIGH 50%;
 multiplied by 1.60 to 16 nS  

--------------------------------------------------------------------------------

Paths for end point XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep (PCIE_X0Y0.MGMTADDR3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.045ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_addr_3 (FF)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.340ns (Levels of Logic = 0)
  Clock Path Skew:      0.295ns (1.657 - 1.362)
  Source Clock:         XLXI_37/pcie/pcie_ep0/user_clk rising at 16.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/user_clk rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_addr_3 to XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y75.AQ     Tcko                  0.414   XLXI_37/pcie/pcie_ep0/mgmt_addr<4>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_addr_3
    PCIE_X0Y0.MGMTADDR3  net (fanout=1)        1.731   XLXI_37/pcie/pcie_ep0/mgmt_addr<3>
    PCIE_X0Y0.CRMUSERCLK Tpcickc_MGMT(-Th)     1.805   XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep
    -------------------------------------------------  ---------------------------
    Total                                      0.340ns (-1.391ns logic, 1.731ns route)
                                                       (-409.1% logic, 509.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep (PCIE_X0Y0.MGMTADDR5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_addr_5 (FF)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.364ns (Levels of Logic = 0)
  Clock Path Skew:      0.295ns (1.657 - 1.362)
  Source Clock:         XLXI_37/pcie/pcie_ep0/user_clk rising at 16.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/user_clk rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_addr_5 to XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y75.BQ     Tcko                  0.433   XLXI_37/pcie/pcie_ep0/mgmt_addr<6>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk_if/cf_bridge/management_interface/mgmt_addr_5
    PCIE_X0Y0.MGMTADDR5  net (fanout=1)        1.749   XLXI_37/pcie/pcie_ep0/mgmt_addr<5>
    PCIE_X0Y0.CRMUSERCLK Tpcickc_MGMT(-Th)     1.818   XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep
    -------------------------------------------------  ---------------------------
    Total                                      0.364ns (-1.385ns logic, 1.749ns route)
                                                       (-380.5% logic, 480.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep (PCIE_X0Y0.LLKTXDATA42), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.084ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_37/pcie/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_42 (FF)
  Destination:          XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.227ns (Levels of Logic = 0)
  Clock Path Skew:      0.143ns (0.820 - 0.677)
  Source Clock:         XLXI_37/pcie/pcie_ep0/user_clk rising at 16.000ns
  Destination Clock:    XLXI_37/pcie/pcie_ep0/user_clk rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_37/pcie/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_42 to XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y46.CQ     Tcko                  0.414   XLXI_37/pcie/pcie_ep0/llk_tx_data<43>
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk_if/ll_bridge/tx_bridge/tx_bridge/td_q3_42
    PCIE_X0Y0.LLKTXDATA42net (fanout=1)        1.689   XLXI_37/pcie/pcie_ep0/llk_tx_data<42>
    PCIE_X0Y0.CRMUSERCLK Tpcickd_LLK (-Th)     1.876   XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep
                                                       XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep
    -------------------------------------------------  ---------------------------
    Total                                      0.227ns (-1.462ns logic, 1.689ns route)
                                                       (-644.1% logic, 744.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/clkout1" derived from
 NET "pcie_ref_clk" PERIOD = 10 ns HIGH 50%;
 multiplied by 1.60 to 16 nS  

--------------------------------------------------------------------------------
Slack: 8.000ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 8.000ns (125.000MHz) (Tpciper_USERCLK)
  Physical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLK
  Logical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLK
  Location pin: PCIE_X0Y0.CRMUSERCLK
  Clock network: XLXI_37/pcie/pcie_ep0/user_clk
--------------------------------------------------------------------------------
Slack: 8.000ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 8.000ns (125.000MHz) (Tpciper_USERCLK)
  Physical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLKRXO
  Logical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLKRXO
  Location pin: PCIE_X0Y0.CRMUSERCLKRXO
  Clock network: XLXI_37/pcie/pcie_ep0/user_clk
--------------------------------------------------------------------------------
Slack: 8.000ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 8.000ns (125.000MHz) (Tpciper_USERCLK)
  Physical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLKTXO
  Logical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLKTXO
  Location pin: PCIE_X0Y0.CRMUSERCLKTXO
  Clock network: XLXI_37/pcie/pcie_ep0/user_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MGTCLK = PERIOD TIMEGRP "MGTCLK" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_MGTCLK = PERIOD TIMEGRP "MGTCLK" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.334ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.666ns (600.240MHz) (Tpllper_CLKOUT)
  Physical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i/CLKOUT0
  Logical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i/CLKOUT0
  Location pin: PLL_ADV_X0Y5.CLKOUT0
  Clock network: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/clkout0
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i/CLKIN1
  Logical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN1
  Clock network: XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tdcmpw_CLKIN_100_150)
  Physical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i/CLKIN1
  Logical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/clocking_i/use_pll.pll_adv_i/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN1
  Clock network: XLXI_37/pcie/pcie_ep0/REFCLK_OUT_bufg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XLXI_37_pcie_pcie_ep0_pcie_blk_clocking_i_clkout0 = 
PERIOD TIMEGRP         "XLXI_37_pcie_pcie_ep0_pcie_blk_clocking_i_clkout0" 
TS_MGTCLK * 2.5         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XLXI_37_pcie_pcie_ep0_pcie_blk_clocking_i_clkout0 = PERIOD TIMEGRP
        "XLXI_37_pcie_pcie_ep0_pcie_blk_clocking_i_clkout0" TS_MGTCLK * 2.5
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_CORECLK)
  Physical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLK
  Logical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLK
  Location pin: PCIE_X0Y0.CRMCORECLK
  Clock network: XLXI_37/pcie/pcie_ep0/core_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_CORECLK)
  Physical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLKDLO
  Logical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLKDLO
  Location pin: PCIE_X0Y0.CRMCORECLKDLO
  Clock network: XLXI_37/pcie/pcie_ep0/core_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_CORECLK)
  Physical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLKRXO
  Logical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLKRXO
  Location pin: PCIE_X0Y0.CRMCORECLKRXO
  Clock network: XLXI_37/pcie/pcie_ep0/core_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_XLXI_37_pcie_pcie_ep0_pcie_blk_clocking_i_clkout1 = 
PERIOD TIMEGRP         "XLXI_37_pcie_pcie_ep0_pcie_blk_clocking_i_clkout1" 
TS_MGTCLK * 0.625         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_XLXI_37_pcie_pcie_ep0_pcie_blk_clocking_i_clkout1 = PERIOD TIMEGRP
        "XLXI_37_pcie_pcie_ep0_pcie_blk_clocking_i_clkout1" TS_MGTCLK * 0.625
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.000ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 8.000ns (125.000MHz) (Tpciper_USERCLK)
  Physical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLK
  Logical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLK
  Location pin: PCIE_X0Y0.CRMUSERCLK
  Clock network: XLXI_37/pcie/pcie_ep0/user_clk
--------------------------------------------------------------------------------
Slack: 8.000ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 8.000ns (125.000MHz) (Tpciper_USERCLK)
  Physical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLKRXO
  Logical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLKRXO
  Location pin: PCIE_X0Y0.CRMUSERCLKRXO
  Clock network: XLXI_37/pcie/pcie_ep0/user_clk
--------------------------------------------------------------------------------
Slack: 8.000ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 8.000ns (125.000MHz) (Tpciper_USERCLK)
  Physical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLKTXO
  Logical resource: XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLKTXO
  Location pin: PCIE_X0Y0.CRMUSERCLKTXO
  Clock network: XLXI_37/pcie/pcie_ep0/user_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Pin to Pin Skew Constraint;

 3 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------
Slack:                  0.163ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.650ns
  Arrival 1:            3.919ns XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLK
  Arrival 2:            3.645ns XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLK
  Clock Uncertainty:    0.213ns

--------------------------------------------------------------------------------
Slack:                  0.163ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.650ns
  Arrival 1:            3.918ns XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLKTXO
  Arrival 2:            3.644ns XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLKTXO
  Clock Uncertainty:    0.213ns

--------------------------------------------------------------------------------
Slack:                  0.165ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.650ns
  Arrival 1:            3.888ns XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMCORECLKRXO
  Arrival 2:            3.616ns XLXI_37/pcie/pcie_ep0/pcie_blk/pcie_ep/CRMUSERCLKRXO
  Clock Uncertainty:    0.213ns

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for pcie_ref_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|pcie_ref_clk                   |     10.000ns|      4.152ns|     10.000ns|            0|            0|          298|       151253|
| XLXI_37/pcie/pcie_ep0/pcie_blk|      4.000ns|      4.000ns|          N/A|            0|            0|         1352|            0|
| /clocking_i/clkout0           |             |             |             |             |             |             |             |
| XLXI_37/pcie/pcie_ep0/pcie_blk|     16.000ns|     14.432ns|          N/A|            0|            0|       149901|            0|
| /clocking_i/clkout1           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_MGTCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_MGTCLK                      |     10.000ns|      4.000ns|     10.000ns|            0|            0|            0|            0|
| TS_XLXI_37_pcie_pcie_ep0_pcie_|      4.000ns|      4.000ns|          N/A|            0|            0|            0|            0|
| blk_clocking_i_clkout0        |             |             |             |             |             |             |             |
| TS_XLXI_37_pcie_pcie_ep0_pcie_|     16.000ns|      8.000ns|          N/A|            0|            0|            0|            0|
| blk_clocking_i_clkout1        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock PCIE_REFCLK_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PCIE_REFCLK_N  |   11.828|    4.847|    7.216|    6.146|
PCIE_REFCLK_P  |   11.828|    4.847|    7.216|    6.146|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock PCIE_REFCLK_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
PCIE_REFCLK_N  |   11.828|    4.847|    7.216|    6.146|
PCIE_REFCLK_P  |   11.828|    4.847|    7.216|    6.146|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 151551 paths, 0 nets, and 28140 connections

Design statistics:
   Minimum period:  14.432ns{1}   (Maximum frequency:  69.290MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 27 13:23:33 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 547 MB



