In mode: all_dft...
  Pre-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
Warning: insert_dft does not perform synthesis optimization in DC-Topographical mode. Run incremental compile to reoptimize the design after insert_dft. (TESTXG-58)
  ...basic checks...
  ...basic sequential cell checks...
  	...checking for scan equivalents...
  ...checking vector rules...
  ...checking pre-dft rules...

-----------------------------------------------------------------
Begin Modeling violations...

Warning: Cell i_stap_dfxsecure_plugin/dfxsecure_feature_lch_reg_2 (LHCNQD1BWP240H11P57PDSVT) is not scannable. (TEST-126)
Information: Cells with this violation : i_stap_dfxsecure_plugin/dfxsecure_feature_lch_reg_0, i_stap_dfxsecure_plugin/dfxsecure_feature_lch_reg_1, i_stap_dfxsecure_plugin/dfxsecure_feature_lch_reg_2, i_stap_dfxsecure_plugin/dfxsecure_feature_lch_reg_3. (TEST-283)

Modeling violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
Begin Pre-DFT violations...

 Warning: Clock input CPN of DFF i_stap_fsm/stap_fsm_shift_ir_neg_reg was not controlled. (D1-1)
 Warning: Clock input CP of DFF i_stap_fsm/tms_bit_reg_3 was not controlled. (D1-2)
 Warning: Clock input CP of DFF i_stap_fsm/tms_bit_reg_2 was not controlled. (D1-3)
 Warning: Clock input CP of DFF i_stap_fsm/state_ps_reg_5 was not controlled. (D1-4)
 Warning: Clock input CP of DFF i_stap_fsm/state_ps_reg_1 was not controlled. (D1-5)
 Warning: Clock input CP of DFF i_stap_fsm/tms_bit_reg_0 was not controlled. (D1-6)
 Warning: Clock input CP of DFF i_stap_fsm/tms_bit_reg_1 was not controlled. (D1-7)
 Warning: Clock input CP of DFF i_stap_fsm/state_ps_reg_6 was not controlled. (D1-8)
 Warning: Clock input CP of DFF i_stap_fsm/state_ps_reg_13 was not controlled. (D1-9)
 Warning: Clock input CP of DFF i_stap_fsm/state_ps_reg_2 was not controlled. (D1-10)
 Warning: Clock input CP of DFF i_stap_fsm/state_ps_reg_8 was not controlled. (D1-11)
 Warning: Clock input CP of DFF i_stap_fsm/state_ps_reg_14 was not controlled. (D1-12)
 Warning: Clock input CP of DFF i_stap_fsm/state_ps_reg_12 was not controlled. (D1-13)
 Warning: Clock input CP of DFF i_stap_fsm/state_ps_reg_9 was not controlled. (D1-14)
 Warning: Clock input CP of DFF i_stap_fsm/state_ps_reg_10 was not controlled. (D1-15)
 Warning: Clock input CP of DFF i_stap_fsm/state_ps_reg_7 was not controlled. (D1-16)
 Warning: Clock input CP of DFF i_stap_fsm/state_ps_reg_4 was not controlled. (D1-17)
 Warning: Clock input CP of DFF i_stap_fsm/state_ps_reg_11 was not controlled. (D1-18)
 Warning: Clock input CP of DFF i_stap_fsm/state_ps_reg_3 was not controlled. (D1-19)
 Warning: Clock input CP of DFF i_stap_fsm/state_ps_reg_15 was not controlled. (D1-20)
 Warning: Clock input CP of DFF i_stap_fsm/state_ps_reg_0 was not controlled. (D1-21)
 Warning: Clock input CP of DFF i_stap_irreg/shift_reg_reg_7 was not controlled. (D1-22)
 Warning: Clock input CPN of DFF i_stap_irreg/stap_irreg_ireg_reg_0 was not controlled. (D1-23)
 Warning: Clock input CPN of DFF i_stap_irreg/stap_irreg_ireg_reg_6 was not controlled. (D1-24)
 Warning: Clock input CPN of DFF i_stap_irreg/stap_irreg_ireg_reg_4 was not controlled. (D1-25)
 Warning: Clock input CPN of DFF i_stap_irreg/stap_irreg_ireg_reg_7 was not controlled. (D1-26)
 Warning: Clock input CPN of DFF i_stap_irreg/stap_irreg_ireg_reg_3 was not controlled. (D1-27)
 Warning: Clock input CPN of DFF i_stap_irreg/stap_irreg_ireg_reg_1 was not controlled. (D1-28)
 Warning: Clock input CPN of DFF i_stap_irreg/stap_irreg_ireg_reg_2 was not controlled. (D1-29)
 Warning: Clock input CPN of DFF i_stap_irreg/stap_irreg_ireg_reg_5 was not controlled. (D1-30)
 Warning: Clock input CP of DFF i_stap_irreg/shift_reg_reg_0 was not controlled. (D1-31)
 Warning: Clock input CP of DFF i_stap_irreg/auto_vector_shift_reg_reg_1_2ndsig_shift_reg_reg_2_2ndsig_shift_reg_reg_3_2ndsig_shift_reg_reg_4 was not controlled. (D1-32)
 Warning: Clock input CP of DFF i_stap_irreg/auto_vector_shift_reg_reg_5_2ndsig_shift_reg_reg_6 was not controlled. (D1-33)
 Warning: Clock input CPN of DFF i_stap_irdecoder/stap_irdecoder_drselect_reg_2 was not controlled. (D1-34)
 Warning: Clock input CPN of DFF i_stap_irdecoder/stap_irdecoder_drselect_reg_3 was not controlled. (D1-35)
 Warning: Clock input CPN of DFF i_stap_irdecoder/stap_irdecoder_drselect_reg_0 was not controlled. (D1-36)
 Warning: Clock input CPN of DFF i_stap_irdecoder/stap_irdecoder_drselect_reg_1 was not controlled. (D1-37)
 Warning: Clock input CP of DFF i_stap_drreg/reset_pulse1_reg was not controlled. (D1-38)
 Warning: Clock input CP of DFF i_stap_drreg/slvidcode_reg_reg_0 was not controlled. (D1-39)
 Warning: Clock input CP of DFF i_stap_drreg/slvidcode_reg_reg_31 was not controlled. (D1-40)
 Warning: Clock input CP of DFF i_stap_drreg/reset_pulse0_reg was not controlled. (D1-41)
 Warning: Clock input CP of DFF i_stap_drreg/bypass_reg_reg was not controlled. (D1-42)
 Warning: Clock input CP of DFF i_stap_drreg/auto_vector_slvidcode_reg_reg_1_2ndsig_slvidcode_reg_reg_2_2ndsig_slvidcode_reg_reg_3_2ndsig_slvidcode_reg_reg_4 was not controlled. (D1-43)
 Warning: Clock input CP of DFF i_stap_drreg/auto_vector_slvidcode_reg_reg_5_2ndsig_slvidcode_reg_reg_6_2ndsig_slvidcode_reg_reg_7_2ndsig_slvidcode_reg_reg_8 was not controlled. (D1-44)
 Warning: Clock input CP of DFF i_stap_drreg/auto_vector_slvidcode_reg_reg_9_2ndsig_slvidcode_reg_reg_10_2ndsig_slvidcode_reg_reg_11_2ndsig_slvidcode_reg_reg_12 was not controlled. (D1-45)
 Warning: Clock input CP of DFF i_stap_drreg/auto_vector_slvidcode_reg_reg_13_2ndsig_slvidcode_reg_reg_14_2ndsig_slvidcode_reg_reg_15_2ndsig_slvidcode_reg_reg_16 was not controlled. (D1-46)
 Warning: Clock input CP of DFF i_stap_drreg/auto_vector_slvidcode_reg_reg_17_2ndsig_slvidcode_reg_reg_18_2ndsig_slvidcode_reg_reg_19_2ndsig_slvidcode_reg_reg_20 was not controlled. (D1-47)
 Warning: Clock input CP of DFF i_stap_drreg/auto_vector_slvidcode_reg_reg_21_2ndsig_slvidcode_reg_reg_22_2ndsig_slvidcode_reg_reg_23_2ndsig_slvidcode_reg_reg_24 was not controlled. (D1-48)
 Warning: Clock input CP of DFF i_stap_drreg/auto_vector_slvidcode_reg_reg_25_2ndsig_slvidcode_reg_reg_26_2ndsig_slvidcode_reg_reg_27_2ndsig_slvidcode_reg_reg_28 was not controlled. (D1-49)
 Warning: Clock input CP of DFF i_stap_drreg/auto_vector_slvidcode_reg_reg_29_2ndsig_slvidcode_reg_reg_30 was not controlled. (D1-50)
 Warning: Clock input CPN of DFF i_stap_tdomux/stap_mux_tdo_int_reg was not controlled. (D1-51)
 Warning: Clock input CPN of DFF i_stap_tdomux/stap_tdomux_tdoen_reg was not controlled. (D1-52)
 Warning: Clock input CP of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcomp/cmp_sticky_fail_lo_reg was not controlled. (D1-53)
 Warning: Clock input CP of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcomp/cmp_sticky_fail_hi_reg was not controlled. (D1-54)
 Warning: Clock input CP of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcomp/auto_vector_serial_windowreg_reg_0_2ndsig_serial_windowreg_reg_1_2ndsig_serial_windowreg_reg_2_2ndsig_serial_windowreg_reg_3 was not controlled. (D1-55)
 Warning: Clock input CP of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcomp/auto_vector_serial_windowreg_reg_4_2ndsig_serial_windowreg_reg_5_2ndsig_serial_windowreg_reg_6_2ndsig_serial_windowreg_reg_7 was not controlled. (D1-56)
 Warning: Clock input CP of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcomp/auto_vector_serial_windowreg_reg_8_2ndsig_serial_windowreg_reg_9 was not controlled. (D1-57)
 Warning: Clock input CP of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcomp/auto_vector_cmp_firstfail_cnt_reg_0_2ndsig_cmp_firstfail_cnt_reg_1_2ndsig_cmp_firstfail_cnt_reg_2_2ndsig_cmp_firstfail_cnt_reg_3 was not controlled. (D1-58)
 Warning: Clock input CP of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcomp/auto_vector_cmp_firstfail_cnt_reg_4_2ndsig_cmp_firstfail_cnt_reg_5_2ndsig_cmp_firstfail_cnt_reg_6_2ndsig_cmp_firstfail_cnt_reg_7 was not controlled. (D1-59)
 Warning: Clock input CPN of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_0 was not controlled. (D1-60)
 Warning: Clock input CPN of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_1 was not controlled. (D1-61)
 Warning: Clock input CPN of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_11 was not controlled. (D1-62)
 Warning: Clock input CPN of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_12 was not controlled. (D1-63)
 Warning: Clock input CP of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_42 was not controlled. (D1-64)
 Warning: Clock input CP of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_24 was not controlled. (D1-65)
 Warning: Clock input CPN of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_2 was not controlled. (D1-66)
 Warning: Clock input CPN of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_5 was not controlled. (D1-67)
 Warning: Clock input CPN of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_3 was not controlled. (D1-68)
 Warning: Clock input CPN of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_10 was not controlled. (D1-69)
 Warning: Clock input CPN of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_8 was not controlled. (D1-70)
 Warning: Clock input CPN of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_13 was not controlled. (D1-71)
 Warning: Clock input CPN of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_23 was not controlled. (D1-72)
 Warning: Clock input CPN of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_22 was not controlled. (D1-73)
 Warning: Clock input CPN of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_9 was not controlled. (D1-74)
 Warning: Clock input CPN of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_33 was not controlled. (D1-75)
 Warning: Clock input CPN of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_21 was not controlled. (D1-76)
 Warning: Clock input CPN of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_6 was not controlled. (D1-77)
 Warning: Clock input CPN of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_17 was not controlled. (D1-78)
 Warning: Clock input CPN of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_19 was not controlled. (D1-79)
 Warning: Clock input CPN of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_18 was not controlled. (D1-80)
 Warning: Clock input CPN of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_35 was not controlled. (D1-81)
 Warning: Clock input CPN of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_24 was not controlled. (D1-82)
 Warning: Clock input CPN of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_25 was not controlled. (D1-83)
 Warning: Clock input CPN of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_36 was not controlled. (D1-84)
 Warning: Clock input CPN of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_20 was not controlled. (D1-85)
 Warning: Clock input CPN of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_26 was not controlled. (D1-86)
 Warning: Clock input CPN of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_34 was not controlled. (D1-87)
 Warning: Clock input CPN of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_31 was not controlled. (D1-88)
 Warning: Clock input CPN of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_4 was not controlled. (D1-89)
 Warning: Clock input CPN of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_30 was not controlled. (D1-90)
 Warning: Clock input CPN of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_28 was not controlled. (D1-91)
 Warning: Clock input CPN of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_29 was not controlled. (D1-92)
 Warning: Clock input CPN of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_41 was not controlled. (D1-93)
 Warning: Clock input CPN of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_27 was not controlled. (D1-94)
 Warning: Clock input CPN of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_37 was not controlled. (D1-95)
 Warning: Clock input CPN of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_39 was not controlled. (D1-96)
 Warning: Clock input CPN of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_42 was not controlled. (D1-97)
 Warning: Clock input CPN of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_40 was not controlled. (D1-98)
 Warning: Clock input CPN of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_38 was not controlled. (D1-99)
 Warning: Clock input CPN of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_32 was not controlled. (D1-100)
 Warning: Clock input CPN of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_15 was not controlled. (D1-101)
 Warning: Clock input CPN of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_7 was not controlled. (D1-102)
 Warning: Clock input CPN of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_14 was not controlled. (D1-103)
 Warning: Clock input CPN of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_16 was not controlled. (D1-104)
 Warning: Clock input CP of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_serialdata_reg_1_2ndsig_serialdata_reg_20_2ndsig_serialdata_reg_21_2ndsig_serialdata_reg_22 was not controlled. (D1-105)
 Warning: Clock input CP of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_serialdata_reg_23_2ndsig_serialdata_reg_24_2ndsig_serialdata_reg_25_2ndsig_serialdata_reg_26 was not controlled. (D1-106)
 Warning: Clock input CP of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_serialdata_reg_27_2ndsig_serialdata_reg_28_2ndsig_serialdata_reg_29_2ndsig_serialdata_reg_30 was not controlled. (D1-107)
 Warning: Clock input CP of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_serialdata_reg_31_2ndsig_statusdata_reg_17_2ndsig_statusdata_reg_18_2ndsig_statusdata_reg_19 was not controlled. (D1-108)
 Warning: Clock input CP of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_statusdata_reg_20_2ndsig_statusdata_reg_21_2ndsig_statusdata_reg_22_2ndsig_statusdata_reg_23 was not controlled. (D1-109)
 Warning: Clock input CP of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_serialdata_reg_8_2ndsig_serialdata_reg_9_2ndsig_serialdata_reg_10_2ndsig_serialdata_reg_11 was not controlled. (D1-110)
 Warning: Clock input CP of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_serialdata_reg_13_2ndsig_serialdata_reg_14_2ndsig_serialdata_reg_15_2ndsig_serialdata_reg_16 was not controlled. (D1-111)
 Warning: Clock input CP of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_serialdata_reg_17_2ndsig_serialdata_reg_18_2ndsig_serialdata_reg_19_2ndsig_statusdata_reg_14 was not controlled. (D1-112)
 Warning: Clock input CP of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_statusdata_reg_15_2ndsig_statusdata_reg_16 was not controlled. (D1-113)
 Warning: Clock input CP of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_serialdata_reg_0_2ndsig_serialdata_reg_2_2ndsig_serialdata_reg_3_2ndsig_serialdata_reg_4 was not controlled. (D1-114)
 Warning: Clock input CP of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_serialdata_reg_5_2ndsig_serialdata_reg_6_2ndsig_serialdata_reg_7_2ndsig_serialdata_reg_12 was not controlled. (D1-115)
 Warning: Clock input CP of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_statusdata_reg_0_2ndsig_statusdata_reg_1_2ndsig_statusdata_reg_2_2ndsig_statusdata_reg_3 was not controlled. (D1-116)
 Warning: Clock input CP of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_statusdata_reg_4_2ndsig_statusdata_reg_5_2ndsig_statusdata_reg_6_2ndsig_statusdata_reg_7 was not controlled. (D1-117)
 Warning: Clock input CP of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_statusdata_reg_8_2ndsig_statusdata_reg_9_2ndsig_statusdata_reg_10_2ndsig_statusdata_reg_11 was not controlled. (D1-118)
 Warning: Clock input CP of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_statusdata_reg_12_2ndsig_statusdata_reg_13 was not controlled. (D1-119)
 Warning: Clock input CP of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_serialdata_reg_32_2ndsig_serialdata_reg_33_2ndsig_serialdata_reg_34_2ndsig_serialdata_reg_35 was not controlled. (D1-120)
 Warning: Clock input CP of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_serialdata_reg_36_2ndsig_serialdata_reg_37_2ndsig_serialdata_reg_38_2ndsig_serialdata_reg_39 was not controlled. (D1-121)
 Warning: Clock input CP of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_serialdata_reg_40_2ndsig_serialdata_reg_41_2ndsig_serialdata_reg_42_2ndsig_statusdata_reg_25 was not controlled. (D1-122)
 Warning: Clock input CP of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_statusdata_reg_26_2ndsig_statusdata_reg_27_2ndsig_statusdata_reg_28_2ndsig_statusdata_reg_29 was not controlled. (D1-123)
 Warning: Clock input CP of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_statusdata_reg_30_2ndsig_statusdata_reg_31_2ndsig_statusdata_reg_32_2ndsig_statusdata_reg_33 was not controlled. (D1-124)
 Warning: Clock input CP of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_statusdata_reg_34_2ndsig_statusdata_reg_35_2ndsig_statusdata_reg_36_2ndsig_statusdata_reg_37 was not controlled. (D1-125)
 Warning: Clock input CP of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_statusdata_reg_38_2ndsig_statusdata_reg_39_2ndsig_statusdata_reg_40_2ndsig_statusdata_reg_41 was not controlled. (D1-126)
 Warning: Set input SDN of DFF i_stap_fsm/state_ps_reg_0 was not controlled. (D2-1)
 Warning: Set input SDN of DFF i_stap_irreg/stap_irreg_ireg_reg_3 was not controlled. (D2-2)
 Warning: Set input SDN of DFF i_stap_irreg/stap_irreg_ireg_reg_2 was not controlled. (D2-3)
 Warning: Set input SDN of DFF i_stap_irreg/shift_reg_reg_0 was not controlled. (D2-4)
 Warning: Set input SDN of DFF i_stap_irdecoder/stap_irdecoder_drselect_reg_1 was not controlled. (D2-5)
 Warning: Set input SDN of DFF i_stap_drreg/slvidcode_reg_reg_0 was not controlled. (D2-6)
 Warning: Reset input CD of DFF i_stap_fsm/stap_fsm_shift_ir_neg_reg was not controlled. (D3-1)
 Warning: Reset input CD of DFF i_stap_fsm/tms_bit_reg_3 was not controlled. (D3-2)
 Warning: Reset input CD of DFF i_stap_fsm/tms_bit_reg_2 was not controlled. (D3-3)
 Warning: Reset input CD of DFF i_stap_fsm/state_ps_reg_5 was not controlled. (D3-4)
 Warning: Reset input CD of DFF i_stap_fsm/state_ps_reg_1 was not controlled. (D3-5)
 Warning: Reset input CD of DFF i_stap_fsm/tms_bit_reg_0 was not controlled. (D3-6)
 Warning: Reset input CD of DFF i_stap_fsm/tms_bit_reg_1 was not controlled. (D3-7)
 Warning: Reset input CD of DFF i_stap_fsm/state_ps_reg_6 was not controlled. (D3-8)
 Warning: Reset input CD of DFF i_stap_fsm/state_ps_reg_13 was not controlled. (D3-9)
 Warning: Reset input CD of DFF i_stap_fsm/state_ps_reg_2 was not controlled. (D3-10)
 Warning: Reset input CD of DFF i_stap_fsm/state_ps_reg_8 was not controlled. (D3-11)
 Warning: Reset input CD of DFF i_stap_fsm/state_ps_reg_14 was not controlled. (D3-12)
 Warning: Reset input CD of DFF i_stap_fsm/state_ps_reg_12 was not controlled. (D3-13)
 Warning: Reset input CD of DFF i_stap_fsm/state_ps_reg_9 was not controlled. (D3-14)
 Warning: Reset input CD of DFF i_stap_fsm/state_ps_reg_10 was not controlled. (D3-15)
 Warning: Reset input CD of DFF i_stap_fsm/state_ps_reg_7 was not controlled. (D3-16)
 Warning: Reset input CD of DFF i_stap_fsm/state_ps_reg_4 was not controlled. (D3-17)
 Warning: Reset input CD of DFF i_stap_fsm/state_ps_reg_11 was not controlled. (D3-18)
 Warning: Reset input CD of DFF i_stap_fsm/state_ps_reg_3 was not controlled. (D3-19)
 Warning: Reset input CD of DFF i_stap_fsm/state_ps_reg_15 was not controlled. (D3-20)
 Warning: Reset input CD of DFF i_stap_irreg/shift_reg_reg_7 was not controlled. (D3-21)
 Warning: Reset input CD of DFF i_stap_irreg/stap_irreg_ireg_reg_0 was not controlled. (D3-22)
 Warning: Reset input CD of DFF i_stap_irreg/stap_irreg_ireg_reg_6 was not controlled. (D3-23)
 Warning: Reset input CD of DFF i_stap_irreg/stap_irreg_ireg_reg_4 was not controlled. (D3-24)
 Warning: Reset input CD of DFF i_stap_irreg/stap_irreg_ireg_reg_7 was not controlled. (D3-25)
 Warning: Reset input CD of DFF i_stap_irreg/stap_irreg_ireg_reg_1 was not controlled. (D3-26)
 Warning: Reset input CD of DFF i_stap_irreg/stap_irreg_ireg_reg_5 was not controlled. (D3-27)
 Warning: Reset input CD of DFF i_stap_irreg/auto_vector_shift_reg_reg_1_2ndsig_shift_reg_reg_2_2ndsig_shift_reg_reg_3_2ndsig_shift_reg_reg_4 was not controlled. (D3-28)
 Warning: Reset input CD of DFF i_stap_irreg/auto_vector_shift_reg_reg_5_2ndsig_shift_reg_reg_6 was not controlled. (D3-29)
 Warning: Reset input CD of DFF i_stap_irdecoder/stap_irdecoder_drselect_reg_2 was not controlled. (D3-30)
 Warning: Reset input CD of DFF i_stap_irdecoder/stap_irdecoder_drselect_reg_3 was not controlled. (D3-31)
 Warning: Reset input CD of DFF i_stap_irdecoder/stap_irdecoder_drselect_reg_0 was not controlled. (D3-32)
 Warning: Reset input CD of DFF i_stap_drreg/reset_pulse1_reg was not controlled. (D3-33)
 Warning: Reset input CD of DFF i_stap_drreg/slvidcode_reg_reg_31 was not controlled. (D3-34)
 Warning: Reset input CD of DFF i_stap_drreg/reset_pulse0_reg was not controlled. (D3-35)
 Warning: Reset input CD of DFF i_stap_drreg/bypass_reg_reg was not controlled. (D3-36)
 Warning: Reset input CD of DFF i_stap_drreg/auto_vector_slvidcode_reg_reg_1_2ndsig_slvidcode_reg_reg_2_2ndsig_slvidcode_reg_reg_3_2ndsig_slvidcode_reg_reg_4 was not controlled. (D3-37)
 Warning: Reset input CD of DFF i_stap_drreg/auto_vector_slvidcode_reg_reg_5_2ndsig_slvidcode_reg_reg_6_2ndsig_slvidcode_reg_reg_7_2ndsig_slvidcode_reg_reg_8 was not controlled. (D3-38)
 Warning: Reset input CD of DFF i_stap_drreg/auto_vector_slvidcode_reg_reg_9_2ndsig_slvidcode_reg_reg_10_2ndsig_slvidcode_reg_reg_11_2ndsig_slvidcode_reg_reg_12 was not controlled. (D3-39)
 Warning: Reset input CD of DFF i_stap_drreg/auto_vector_slvidcode_reg_reg_13_2ndsig_slvidcode_reg_reg_14_2ndsig_slvidcode_reg_reg_15_2ndsig_slvidcode_reg_reg_16 was not controlled. (D3-40)
 Warning: Reset input CD of DFF i_stap_drreg/auto_vector_slvidcode_reg_reg_17_2ndsig_slvidcode_reg_reg_18_2ndsig_slvidcode_reg_reg_19_2ndsig_slvidcode_reg_reg_20 was not controlled. (D3-41)
 Warning: Reset input CD of DFF i_stap_drreg/auto_vector_slvidcode_reg_reg_21_2ndsig_slvidcode_reg_reg_22_2ndsig_slvidcode_reg_reg_23_2ndsig_slvidcode_reg_reg_24 was not controlled. (D3-42)
 Warning: Reset input CD of DFF i_stap_drreg/auto_vector_slvidcode_reg_reg_25_2ndsig_slvidcode_reg_reg_26_2ndsig_slvidcode_reg_reg_27_2ndsig_slvidcode_reg_reg_28 was not controlled. (D3-43)
 Warning: Reset input CD of DFF i_stap_drreg/auto_vector_slvidcode_reg_reg_29_2ndsig_slvidcode_reg_reg_30 was not controlled. (D3-44)
 Warning: Reset input CD of DFF i_stap_tdomux/stap_mux_tdo_int_reg was not controlled. (D3-45)
 Warning: Reset input CD of DFF i_stap_tdomux/stap_tdomux_tdoen_reg was not controlled. (D3-46)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcomp/cmp_sticky_fail_lo_reg was not controlled. (D3-47)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcomp/cmp_sticky_fail_hi_reg was not controlled. (D3-48)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcomp/auto_vector_serial_windowreg_reg_0_2ndsig_serial_windowreg_reg_1_2ndsig_serial_windowreg_reg_2_2ndsig_serial_windowreg_reg_3 was not controlled. (D3-49)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcomp/auto_vector_serial_windowreg_reg_4_2ndsig_serial_windowreg_reg_5_2ndsig_serial_windowreg_reg_6_2ndsig_serial_windowreg_reg_7 was not controlled. (D3-50)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcomp/auto_vector_serial_windowreg_reg_8_2ndsig_serial_windowreg_reg_9 was not controlled. (D3-51)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcomp/auto_vector_cmp_firstfail_cnt_reg_0_2ndsig_cmp_firstfail_cnt_reg_1_2ndsig_cmp_firstfail_cnt_reg_2_2ndsig_cmp_firstfail_cnt_reg_3 was not controlled. (D3-52)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcomp/auto_vector_cmp_firstfail_cnt_reg_4_2ndsig_cmp_firstfail_cnt_reg_5_2ndsig_cmp_firstfail_cnt_reg_6_2ndsig_cmp_firstfail_cnt_reg_7 was not controlled. (D3-53)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_0 was not controlled. (D3-54)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_1 was not controlled. (D3-55)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_11 was not controlled. (D3-56)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_12 was not controlled. (D3-57)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_42 was not controlled. (D3-58)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_24 was not controlled. (D3-59)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_2 was not controlled. (D3-60)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_5 was not controlled. (D3-61)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_3 was not controlled. (D3-62)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_10 was not controlled. (D3-63)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_8 was not controlled. (D3-64)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_13 was not controlled. (D3-65)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_23 was not controlled. (D3-66)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_22 was not controlled. (D3-67)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_9 was not controlled. (D3-68)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_33 was not controlled. (D3-69)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_21 was not controlled. (D3-70)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_6 was not controlled. (D3-71)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_17 was not controlled. (D3-72)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_19 was not controlled. (D3-73)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_18 was not controlled. (D3-74)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_35 was not controlled. (D3-75)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_24 was not controlled. (D3-76)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_25 was not controlled. (D3-77)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_36 was not controlled. (D3-78)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_20 was not controlled. (D3-79)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_26 was not controlled. (D3-80)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_34 was not controlled. (D3-81)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_31 was not controlled. (D3-82)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_4 was not controlled. (D3-83)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_30 was not controlled. (D3-84)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_28 was not controlled. (D3-85)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_29 was not controlled. (D3-86)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_41 was not controlled. (D3-87)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_27 was not controlled. (D3-88)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_37 was not controlled. (D3-89)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_39 was not controlled. (D3-90)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_42 was not controlled. (D3-91)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_40 was not controlled. (D3-92)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_38 was not controlled. (D3-93)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_32 was not controlled. (D3-94)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_15 was not controlled. (D3-95)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_7 was not controlled. (D3-96)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_14 was not controlled. (D3-97)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_16 was not controlled. (D3-98)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_serialdata_reg_1_2ndsig_serialdata_reg_20_2ndsig_serialdata_reg_21_2ndsig_serialdata_reg_22 was not controlled. (D3-99)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_serialdata_reg_23_2ndsig_serialdata_reg_24_2ndsig_serialdata_reg_25_2ndsig_serialdata_reg_26 was not controlled. (D3-100)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_serialdata_reg_27_2ndsig_serialdata_reg_28_2ndsig_serialdata_reg_29_2ndsig_serialdata_reg_30 was not controlled. (D3-101)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_serialdata_reg_31_2ndsig_statusdata_reg_17_2ndsig_statusdata_reg_18_2ndsig_statusdata_reg_19 was not controlled. (D3-102)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_statusdata_reg_20_2ndsig_statusdata_reg_21_2ndsig_statusdata_reg_22_2ndsig_statusdata_reg_23 was not controlled. (D3-103)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_serialdata_reg_8_2ndsig_serialdata_reg_9_2ndsig_serialdata_reg_10_2ndsig_serialdata_reg_11 was not controlled. (D3-104)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_serialdata_reg_13_2ndsig_serialdata_reg_14_2ndsig_serialdata_reg_15_2ndsig_serialdata_reg_16 was not controlled. (D3-105)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_serialdata_reg_17_2ndsig_serialdata_reg_18_2ndsig_serialdata_reg_19_2ndsig_statusdata_reg_14 was not controlled. (D3-106)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_statusdata_reg_15_2ndsig_statusdata_reg_16 was not controlled. (D3-107)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_serialdata_reg_0_2ndsig_serialdata_reg_2_2ndsig_serialdata_reg_3_2ndsig_serialdata_reg_4 was not controlled. (D3-108)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_serialdata_reg_5_2ndsig_serialdata_reg_6_2ndsig_serialdata_reg_7_2ndsig_serialdata_reg_12 was not controlled. (D3-109)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_statusdata_reg_0_2ndsig_statusdata_reg_1_2ndsig_statusdata_reg_2_2ndsig_statusdata_reg_3 was not controlled. (D3-110)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_statusdata_reg_4_2ndsig_statusdata_reg_5_2ndsig_statusdata_reg_6_2ndsig_statusdata_reg_7 was not controlled. (D3-111)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_statusdata_reg_8_2ndsig_statusdata_reg_9_2ndsig_statusdata_reg_10_2ndsig_statusdata_reg_11 was not controlled. (D3-112)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_statusdata_reg_12_2ndsig_statusdata_reg_13 was not controlled. (D3-113)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_serialdata_reg_32_2ndsig_serialdata_reg_33_2ndsig_serialdata_reg_34_2ndsig_serialdata_reg_35 was not controlled. (D3-114)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_serialdata_reg_36_2ndsig_serialdata_reg_37_2ndsig_serialdata_reg_38_2ndsig_serialdata_reg_39 was not controlled. (D3-115)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_serialdata_reg_40_2ndsig_serialdata_reg_41_2ndsig_serialdata_reg_42_2ndsig_statusdata_reg_25 was not controlled. (D3-116)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_statusdata_reg_26_2ndsig_statusdata_reg_27_2ndsig_statusdata_reg_28_2ndsig_statusdata_reg_29 was not controlled. (D3-117)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_statusdata_reg_30_2ndsig_statusdata_reg_31_2ndsig_statusdata_reg_32_2ndsig_statusdata_reg_33 was not controlled. (D3-118)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_statusdata_reg_34_2ndsig_statusdata_reg_35_2ndsig_statusdata_reg_36_2ndsig_statusdata_reg_37 was not controlled. (D3-119)
 Warning: Reset input CD of DFF generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_statusdata_reg_38_2ndsig_statusdata_reg_39_2ndsig_statusdata_reg_40_2ndsig_statusdata_reg_41 was not controlled. (D3-120)
 Warning: Reset input CDN of DLAT i_stap_dfxsecure_plugin/dfxsecure_feature_lch_reg_2 was not controlled. (D6-1)
 Warning: Reset input CDN of DLAT i_stap_dfxsecure_plugin/dfxsecure_feature_lch_reg_3 was not controlled. (D6-2)
 Warning: Reset input CDN of DLAT i_stap_dfxsecure_plugin/dfxsecure_feature_lch_reg_0 was not controlled. (D6-3)
 Warning: Reset input CDN of DLAT i_stap_dfxsecure_plugin/dfxsecure_feature_lch_reg_1 was not controlled. (D6-4)
Warning: Clock gating cell i_stap_irreg/clk_gate_shift_reg_reg_7 has unconnected test pin. (TEST-130)
Information: Cells with this violation : generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcomp/clk_gate_cmp_firstfail_cnt_reg_7, generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcomp/clk_gate_serial_windowreg_reg_9, generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/clk_gate_ml, generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/clk_gate_pdata_regval_reg_11, generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/clk_gate_pdata_regval_reg_42, generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/clk_gate_serialdata_reg_42, i_stap_drreg/clk_gate_slvidcode_reg_reg_31, i_stap_irreg/clk_gate_shift_reg_reg_7, i_stap_irreg/clk_gate_stap_irreg_ireg_reg_7. (TEST-283)

Pre-DFT violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
Begin Derived violations...

Warning: All cells in multibit i_stap_irreg/phys_mb_0 are violated because multibit cell i_stap_irreg/shift_reg_reg_7 is previously violated. (TEST-600)
Warning: All cells in multibit i_stap_drreg/phys_mb_1 are violated because multibit cell i_stap_drreg/slvidcode_reg_reg_31 is previously violated. (TEST-600)
Warning: All cells in multibit generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/phys_mb_7 are violated because multibit cell generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_42 is previously violated. (TEST-600)
Warning: All cells in multibit generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/phys_mb_4 are violated because multibit cell generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_24 is previously violated. (TEST-600)

Derived violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
  DRC Report

  Total violations: 273

-----------------------------------------------------------------

4 MODELING VIOLATIONS
     4 Cell is not scannable violations (TEST-126)

265 PRE-DFT VIOLATIONS
   126 Uncontrollable clock input of flip-flop violations (D1)
     6 DFF set/reset line not controlled violations (D2)
   120 DFF set/reset line not controlled violations (D3)
     4 DLAT set/reset line not controlled violations (D6)
     9 Test pin of clock gating cell is unconnected violations (TEST-130)

4 DERIVED VIOLATIONS
     4 Multibit is violated violations (TEST-600)


Warning: Violations occurred during test design rule checking. (TEST-124)

-----------------------------------------------------------------
  Sequential Cell Report

  139 out of 139 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITH VIOLATIONS
      * 130 cells have test design rule violations
         i_stap_dfxsecure_plugin/dfxsecure_feature_lch_reg_2
         i_stap_dfxsecure_plugin/dfxsecure_feature_lch_reg_3
         i_stap_dfxsecure_plugin/dfxsecure_feature_lch_reg_0
         i_stap_dfxsecure_plugin/dfxsecure_feature_lch_reg_1
         i_stap_fsm/stap_fsm_shift_ir_neg_reg
         i_stap_fsm/tms_bit_reg_3
         i_stap_fsm/tms_bit_reg_2
         i_stap_fsm/state_ps_reg_5
         i_stap_fsm/state_ps_reg_1
         i_stap_fsm/tms_bit_reg_0
         i_stap_fsm/tms_bit_reg_1
         i_stap_fsm/state_ps_reg_6
         i_stap_fsm/state_ps_reg_13
         i_stap_fsm/state_ps_reg_2
         i_stap_fsm/state_ps_reg_8
         i_stap_fsm/state_ps_reg_14
         i_stap_fsm/state_ps_reg_12
         i_stap_fsm/state_ps_reg_9
         i_stap_fsm/state_ps_reg_10
         i_stap_fsm/state_ps_reg_7
         i_stap_fsm/state_ps_reg_4
         i_stap_fsm/state_ps_reg_11
         i_stap_fsm/state_ps_reg_3
         i_stap_fsm/state_ps_reg_15
         i_stap_fsm/state_ps_reg_0
         i_stap_irreg/shift_reg_reg_7
         i_stap_irreg/stap_irreg_ireg_reg_0
         i_stap_irreg/stap_irreg_ireg_reg_6
         i_stap_irreg/stap_irreg_ireg_reg_4
         i_stap_irreg/stap_irreg_ireg_reg_7
         i_stap_irreg/stap_irreg_ireg_reg_3
         i_stap_irreg/stap_irreg_ireg_reg_1
         i_stap_irreg/stap_irreg_ireg_reg_2
         i_stap_irreg/stap_irreg_ireg_reg_5
         i_stap_irreg/shift_reg_reg_0
         i_stap_irreg/auto_vector_shift_reg_reg_1_2ndsig_shift_reg_reg_2_2ndsig_shift_reg_reg_3_2ndsig_shift_reg_reg_4
         i_stap_irreg/auto_vector_shift_reg_reg_5_2ndsig_shift_reg_reg_6
         i_stap_irdecoder/stap_irdecoder_drselect_reg_2
         i_stap_irdecoder/stap_irdecoder_drselect_reg_3
         i_stap_irdecoder/stap_irdecoder_drselect_reg_0
         i_stap_irdecoder/stap_irdecoder_drselect_reg_1
         i_stap_drreg/reset_pulse1_reg
         i_stap_drreg/slvidcode_reg_reg_0
         i_stap_drreg/slvidcode_reg_reg_31
         i_stap_drreg/reset_pulse0_reg
         i_stap_drreg/bypass_reg_reg
         i_stap_drreg/auto_vector_slvidcode_reg_reg_1_2ndsig_slvidcode_reg_reg_2_2ndsig_slvidcode_reg_reg_3_2ndsig_slvidcode_reg_reg_4
         i_stap_drreg/auto_vector_slvidcode_reg_reg_5_2ndsig_slvidcode_reg_reg_6_2ndsig_slvidcode_reg_reg_7_2ndsig_slvidcode_reg_reg_8
         i_stap_drreg/auto_vector_slvidcode_reg_reg_9_2ndsig_slvidcode_reg_reg_10_2ndsig_slvidcode_reg_reg_11_2ndsig_slvidcode_reg_reg_12
         i_stap_drreg/auto_vector_slvidcode_reg_reg_13_2ndsig_slvidcode_reg_reg_14_2ndsig_slvidcode_reg_reg_15_2ndsig_slvidcode_reg_reg_16
         i_stap_drreg/auto_vector_slvidcode_reg_reg_17_2ndsig_slvidcode_reg_reg_18_2ndsig_slvidcode_reg_reg_19_2ndsig_slvidcode_reg_reg_20
         i_stap_drreg/auto_vector_slvidcode_reg_reg_21_2ndsig_slvidcode_reg_reg_22_2ndsig_slvidcode_reg_reg_23_2ndsig_slvidcode_reg_reg_24
         i_stap_drreg/auto_vector_slvidcode_reg_reg_25_2ndsig_slvidcode_reg_reg_26_2ndsig_slvidcode_reg_reg_27_2ndsig_slvidcode_reg_reg_28
         i_stap_drreg/auto_vector_slvidcode_reg_reg_29_2ndsig_slvidcode_reg_reg_30
         i_stap_tdomux/stap_mux_tdo_int_reg
         i_stap_tdomux/stap_tdomux_tdoen_reg
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcomp/cmp_sticky_fail_lo_reg
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcomp/cmp_sticky_fail_hi_reg
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcomp/auto_vector_serial_windowreg_reg_0_2ndsig_serial_windowreg_reg_1_2ndsig_serial_windowreg_reg_2_2ndsig_serial_windowreg_reg_3
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcomp/auto_vector_serial_windowreg_reg_4_2ndsig_serial_windowreg_reg_5_2ndsig_serial_windowreg_reg_6_2ndsig_serial_windowreg_reg_7
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcomp/auto_vector_serial_windowreg_reg_8_2ndsig_serial_windowreg_reg_9
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcomp/auto_vector_cmp_firstfail_cnt_reg_0_2ndsig_cmp_firstfail_cnt_reg_1_2ndsig_cmp_firstfail_cnt_reg_2_2ndsig_cmp_firstfail_cnt_reg_3
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcomp/auto_vector_cmp_firstfail_cnt_reg_4_2ndsig_cmp_firstfail_cnt_reg_5_2ndsig_cmp_firstfail_cnt_reg_6_2ndsig_cmp_firstfail_cnt_reg_7
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_0
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_1
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_11
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_12
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_42
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_24
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_2
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_5
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_3
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_10
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_8
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_13
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_23
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_22
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_9
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_33
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_21
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_6
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_17
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_19
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_18
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_35
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_24
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_25
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_36
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_20
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_26
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_34
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_31
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_4
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_30
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_28
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_29
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_41
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_27
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_37
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_39
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_42
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_40
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_38
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_32
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_15
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_7
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_14
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_16
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_serialdata_reg_1_2ndsig_serialdata_reg_20_2ndsig_serialdata_reg_21_2ndsig_serialdata_reg_22
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_serialdata_reg_23_2ndsig_serialdata_reg_24_2ndsig_serialdata_reg_25_2ndsig_serialdata_reg_26
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_serialdata_reg_27_2ndsig_serialdata_reg_28_2ndsig_serialdata_reg_29_2ndsig_serialdata_reg_30
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_serialdata_reg_31_2ndsig_statusdata_reg_17_2ndsig_statusdata_reg_18_2ndsig_statusdata_reg_19
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_statusdata_reg_20_2ndsig_statusdata_reg_21_2ndsig_statusdata_reg_22_2ndsig_statusdata_reg_23
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_serialdata_reg_8_2ndsig_serialdata_reg_9_2ndsig_serialdata_reg_10_2ndsig_serialdata_reg_11
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_serialdata_reg_13_2ndsig_serialdata_reg_14_2ndsig_serialdata_reg_15_2ndsig_serialdata_reg_16
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_serialdata_reg_17_2ndsig_serialdata_reg_18_2ndsig_serialdata_reg_19_2ndsig_statusdata_reg_14
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_statusdata_reg_15_2ndsig_statusdata_reg_16
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_serialdata_reg_0_2ndsig_serialdata_reg_2_2ndsig_serialdata_reg_3_2ndsig_serialdata_reg_4
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_serialdata_reg_5_2ndsig_serialdata_reg_6_2ndsig_serialdata_reg_7_2ndsig_serialdata_reg_12
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_statusdata_reg_0_2ndsig_statusdata_reg_1_2ndsig_statusdata_reg_2_2ndsig_statusdata_reg_3
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_statusdata_reg_4_2ndsig_statusdata_reg_5_2ndsig_statusdata_reg_6_2ndsig_statusdata_reg_7
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_statusdata_reg_8_2ndsig_statusdata_reg_9_2ndsig_statusdata_reg_10_2ndsig_statusdata_reg_11
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_statusdata_reg_12_2ndsig_statusdata_reg_13
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_serialdata_reg_32_2ndsig_serialdata_reg_33_2ndsig_serialdata_reg_34_2ndsig_serialdata_reg_35
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_serialdata_reg_36_2ndsig_serialdata_reg_37_2ndsig_serialdata_reg_38_2ndsig_serialdata_reg_39
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_serialdata_reg_40_2ndsig_serialdata_reg_41_2ndsig_serialdata_reg_42_2ndsig_statusdata_reg_25
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_statusdata_reg_26_2ndsig_statusdata_reg_27_2ndsig_statusdata_reg_28_2ndsig_statusdata_reg_29
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_statusdata_reg_30_2ndsig_statusdata_reg_31_2ndsig_statusdata_reg_32_2ndsig_statusdata_reg_33
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_statusdata_reg_34_2ndsig_statusdata_reg_35_2ndsig_statusdata_reg_36_2ndsig_statusdata_reg_37
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/auto_vector_statusdata_reg_38_2ndsig_statusdata_reg_39_2ndsig_statusdata_reg_40_2ndsig_statusdata_reg_41
      *   9 cells are clock gating cells
         i_stap_irreg/clk_gate_shift_reg_reg_7/latch
         i_stap_irreg/clk_gate_stap_irreg_ireg_reg_7/latch
         i_stap_drreg/clk_gate_slvidcode_reg_reg_31/latch
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcomp/clk_gate_serial_windowreg_reg_9/latch
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcomp/clk_gate_cmp_firstfail_cnt_reg_7/latch
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/clk_gate_serialdata_reg_42/latch
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/clk_gate_pdata_regval_reg_42/latch
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/clk_gate_pdata_regval_reg_11/latch
         generate_stap_swcomp_rtdr.i_stap_swcomp_rtdr/i_stap_tapswcompreg/clk_gate_ml/latch

....Inferring feed-through connections....
Information: Test design rule checking completed. (TEST-123)
1
