
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.231570                       # Number of seconds simulated
sim_ticks                                231569810000                       # Number of ticks simulated
final_tick                               231569810000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  54582                       # Simulator instruction rate (inst/s)
host_op_rate                                    87294                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               44993251                       # Simulator tick rate (ticks/s)
host_mem_usage                                4698808                       # Number of bytes of host memory used
host_seconds                                  5146.77                       # Real time elapsed on the host
sim_insts                                   280922318                       # Number of instructions simulated
sim_ops                                     449282947                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 231569810000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          166144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        16134720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16300864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       166144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        166144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      8582592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8582592                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             2596                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           252105                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              254701                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        134103                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             134103                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             717468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           69675404                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              70392872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        717468                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           717468                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        37062655                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             37062655                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        37062655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            717468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          69675404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            107455527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      254702                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     134103                       # Number of write requests accepted
system.mem_ctrls.readBursts                    254702                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   134103                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               16292288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8580160                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16300928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8582592                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    135                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    13                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             17256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            17637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            18737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            18014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9624                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  231569794500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                254702                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               134103                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  212172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   35224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5179                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1979                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       116119                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    214.182485                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   125.819379                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   272.597839                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        66320     57.11%     57.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        22178     19.10%     76.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7494      6.45%     82.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4109      3.54%     86.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3357      2.89%     89.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2228      1.92%     91.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1863      1.60%     92.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1736      1.50%     94.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6834      5.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       116119                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8107                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.177871                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.097444                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    363.147425                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         8103     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            3      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8107                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8107                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.536943                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.512175                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.926199                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5967     73.60%     73.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              159      1.96%     75.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1769     21.82%     97.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              195      2.41%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               15      0.19%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8107                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   6683583500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             11456714750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1272835000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     26254.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45004.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        70.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        37.05                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     70.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     37.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.84                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      12.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   174449                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   98055                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.53                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.13                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     595593.66                       # Average gap between requests
system.mem_ctrls.pageHitRate                    70.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                400603980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                212914680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               804378120                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              318461760                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         8861264880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           4211349810                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            336386880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     28500505020                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     11452631040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      31739033220                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            86841548040                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            375.012391                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         221449043750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    475707500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    3757042000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 129123760750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  29824328250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    5888016750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  62500954750                       # Time in different power states
system.mem_ctrls_1.actEnergy                428542800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                227756925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              1013223120                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              381357540                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         9657838320.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           4779578250                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            366074880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     31150338120                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     12301155360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      29553314640                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            89863919715                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            388.064056                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         220124977000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    491432750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    4094716000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 119778011500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  32034260250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    6858569500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  68312820000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 231569810000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups               132700499                       # Number of BP lookups
system.cpu.branchPred.condPredicted         132700499                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           8550117                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             98707244                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 6902495                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              94205                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups        98707244                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits           73386300                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses         25320944                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted      2420157                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 231569810000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    46982953                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    25762072                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        141337                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        496039                       # TLB misses on write requests
system.cpu.dtb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 231569810000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 231569810000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    73109392                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           935                       # TLB misses on write requests
system.cpu.itb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.workload.numSyscalls                    47                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    231569810000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        463139621                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           76646562                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      771672718                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   132700499                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           80288795                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     377773067                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                17101844                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  753                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          4893                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          528                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  73108617                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes               1414651                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          462976739                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.675301                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.404649                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                258133595     55.76%     55.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 16833119      3.64%     59.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 14974055      3.23%     62.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  7230574      1.56%     64.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 11845722      2.56%     66.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                 13548629      2.93%     69.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                 24104007      5.21%     74.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                 20077123      4.34%     79.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 96229915     20.79%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            462976739                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.286524                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.666177                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 54716740                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             245247049                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 112981344                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              41480684                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                8550922                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts             1106000762                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                8550922                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 73107739                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               124197298                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4940                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 132083758                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles             125032082                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts             1063056507                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                695834                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents              103819152                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                5982284                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               14025817                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents                1                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands          1480907247                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            2556712892                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups       1545833234                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           5313815                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             639719368                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                841187879                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                175                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            191                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 217465596                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads            100919441                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            41435453                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1080945                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1036222                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  994222718                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 991                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 812532709                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued          41811924                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined       544940761                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    932280223                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            872                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     462976739                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.755018                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.024135                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           180451868     38.98%     38.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            86849068     18.76%     57.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            66523509     14.37%     72.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            36377436      7.86%     79.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            31757124      6.86%     86.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            27499640      5.94%     92.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            19642730      4.24%     97.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             9881673      2.13%     99.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             3993691      0.86%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       462976739                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 4262953     96.17%     96.17% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     96.17% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     96.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  3210      0.07%     96.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     96.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     96.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     96.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     96.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     96.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     96.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     96.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     96.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     96.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     96.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     96.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     96.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     96.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     96.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     96.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     96.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     96.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     96.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     96.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     96.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     96.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     96.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     96.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     96.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     96.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     96.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     96.25% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  64141      1.45%     97.69% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  3065      0.07%     97.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             87003      1.96%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            12171      0.27%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass          11961173      1.47%      1.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             646500016     79.57%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                18710      0.00%     81.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                280168      0.03%     81.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1478568      0.18%     81.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  26      0.00%     81.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     81.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     81.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     81.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     81.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     81.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     81.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     81.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.26% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            124708891     15.35%     96.61% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            26098523      3.21%     99.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1172670      0.14%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         313964      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              812532709                       # Type of FU issued
system.cpu.iq.rate                           1.754401                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     4432543                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.005455                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         2126644919                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes        1535349133                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    713369270                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             7641705                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            3815506                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      3037592                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              801206848                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 3797231                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.instsSetReady                 854344633                       # Number of instructions added to ready list
system.cpu.iq.instsStalledBeforeSetReady            0                       # Number of instructions stalled before being added to ready list
system.cpu.iew.lsq.thread0.forwLoads           721657                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.taintedforwLoads            0                       # Number of tainted loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     53995624                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          169                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores     23566379                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          406                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         41325                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.specBuffHits             0                       # Number of times an access hits in speculative buffer
system.cpu.iew.lsq.thread0.specBuffMisses            0                       # Number of times an access misses in speculative buffer
system.cpu.iew.lsq.thread0.numValidates             0                       # Number of validates sent to cache
system.cpu.iew.lsq.thread0.numExposes               0                       # Number of exposes sent to cache
system.cpu.iew.lsq.thread0.numConvertedExposes            0                       # Number of exposes converted from validation
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                8550922                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                85782601                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles              11827925                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           994223709                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            339044                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts             100919441                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             41435453                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                405                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 900715                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents              10197803                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            169                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        3794316                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      5554827                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              9349143                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             716480256                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              46964100                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          19313292                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     72718540                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 66961074                       # Number of branches executed
system.cpu.iew.exec_stores                   25754440                       # Number of stores executed
system.cpu.iew.exec_rate                     1.547007                       # Inst execution rate
system.cpu.iew.wb_sent                      716440233                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     716406862                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 553684118                       # num instructions producing a value
system.cpu.iew.wb_consumers                 883554933                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.546849                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.626655                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts       544948703                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             119                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           8550806                       # The number of times a branch was mispredicted
system.cpu.commit.memoryViolations                115                       # The number of times a memory operation(load) has violation
system.cpu.commit.stalledBranchMispredicts            0                       # The number of times a branch misprediction is stalled(STT)
system.cpu.commit.stalledMemoryViolations            0                       # The number of times a memory violation is stalled(STT)
system.cpu.commit.loadHitInvalidations              0                       # The number of times a load hits a invalidation
system.cpu.commit.loadHitExternalEvictions            0                       # The number of times a load hits an external invalidation
system.cpu.commit.loadValidationFails               0                       # The number of times a load fails validation
system.cpu.commit.validationStalls                  0                       # The number of ticks the commit is stalled due to waiting for validation responses
system.cpu.commit.committed_per_cycle::samples    388261916                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.157165                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.747223                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    195652241     50.39%     50.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     92200443     23.75%     74.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     37187859      9.58%     83.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     29665625      7.64%     91.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      8169527      2.10%     93.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5     11495518      2.96%     96.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1849272      0.48%     96.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      3872867      1.00%     97.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      8168564      2.10%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    388261916                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            280922318                       # Number of instructions committed
system.cpu.commit.committedOps              449282947                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       64792891                       # Number of memory references committed
system.cpu.commit.loads                      46923817                       # Number of loads committed
system.cpu.commit.membars                          48                       # Number of memory barriers committed
system.cpu.commit.branches                   46149131                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    3021630                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 442458290                       # Number of committed integer instructions.
system.cpu.commit.function_calls              3778660                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      4651881      1.04%      1.04% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        378118308     84.16%     85.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           18363      0.00%     85.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           263428      0.06%     85.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        1438076      0.32%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.58% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        46382214     10.32%     95.90% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       17556682      3.91%     99.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       541603      0.12%     99.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       312392      0.07%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         449282947                       # Class of committed instruction
system.cpu.commit.bw_lim_events               8168564                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                   1374325002                       # The number of ROB reads
system.cpu.rob.rob_writes                  2063542240                       # The number of ROB writes
system.cpu.timesIdled                            1444                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          162882                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   280922318                       # Number of Instructions Simulated
system.cpu.committedOps                     449282947                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.648639                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.648639                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.606561                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.606561                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                868839671                       # number of integer regfile reads
system.cpu.int_regfile_writes               610384420                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   5029123                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2723251                       # number of floating regfile writes
system.cpu.cc_regfile_reads                 339582875                       # number of cc regfile reads
system.cpu.cc_regfile_writes                352667683                       # number of cc regfile writes
system.cpu.misc_regfile_reads               234056942                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 231569810000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           1630036                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1020.256392                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            61698143                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1630036                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             37.850786                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1020.256392                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.996344                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996344                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          335                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          599                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         129823238                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        129823238                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 231569810000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     44418064                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        44418064                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     17451218                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       17451218                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      61869282                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         61869282                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     61869282                       # number of overall hits
system.cpu.dcache.overall_hits::total        61869282                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1801685                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1801685                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       425122                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       425122                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      2226807                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2226807                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2226807                       # number of overall misses
system.cpu.dcache.overall_misses::total       2226807                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  58870547500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  58870547500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  15163263388                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15163263388                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  74033810888                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  74033810888                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  74033810888                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  74033810888                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     46219749                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     46219749                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     17876340                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     17876340                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     64096089                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     64096089                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     64096089                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     64096089                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.038981                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038981                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.023781                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023781                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.034742                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034742                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.034742                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.034742                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 32675.272037                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32675.272037                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 35668.027973                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 35668.027973                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 33246.622131                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33246.622131                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 33246.622131                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33246.622131                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       483591                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              6444                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    75.045158                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1338425                       # number of writebacks
system.cpu.dcache.writebacks::total           1338425                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       595742                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       595742                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       595746                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       595746                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       595746                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       595746                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1205943                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1205943                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       425118                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       425118                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1631061                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1631061                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1631061                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1631061                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  26504826500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  26504826500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  14737791388                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14737791388                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  41242617888                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  41242617888                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  41242617888                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  41242617888                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.026092                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.026092                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.023781                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023781                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.025447                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.025447                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.025447                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.025447                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 21978.506861                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21978.506861                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 34667.530869                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 34667.530869                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 25285.760550                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25285.760550                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 25285.760550                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25285.760550                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 231569810000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 231569810000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 231569810000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              3776                       # number of replacements
system.cpu.icache.tags.tagsinuse           507.974442                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            56351371                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3776                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14923.562235                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   507.974442                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.992138                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.992138                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          146                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          278                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         146221520                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        146221520                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 231569810000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     73103466                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        73103466                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      73103466                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         73103466                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     73103466                       # number of overall hits
system.cpu.icache.overall_hits::total        73103466                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         5150                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5150                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         5150                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5150                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         5150                       # number of overall misses
system.cpu.icache.overall_misses::total          5150                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    326467499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    326467499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    326467499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    326467499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    326467499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    326467499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     73108616                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     73108616                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     73108616                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     73108616                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     73108616                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     73108616                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000070                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000070                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000070                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000070                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000070                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000070                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 63391.747379                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 63391.747379                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 63391.747379                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 63391.747379                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 63391.747379                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 63391.747379                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2747                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                37                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    74.243243                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         3776                       # number of writebacks
system.cpu.icache.writebacks::total              3776                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          860                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          860                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          860                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          860                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          860                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          860                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         4290                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4290                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         4290                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4290                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         4290                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4290                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    271315999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    271315999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    271315999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    271315999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    271315999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    271315999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000059                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000059                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000059                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000059                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000059                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000059                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 63243.822611                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63243.822611                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 63243.822611                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63243.822611                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 63243.822611                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63243.822611                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 231569810000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 231569810000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 231569810000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    223172                       # number of replacements
system.l2.tags.tagsinuse                 24802.301745                       # Cycle average of tags in use
system.l2.tags.total_refs                     1749705                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    223172                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.840164                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       81.679557                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        798.053433                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      23922.568756                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.002493                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.024355                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.730059                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.756906                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          173                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          162                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          588                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        31844                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  26409212                       # Number of tag accesses
system.l2.tags.data_accesses                 26409212                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 231569810000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1338425                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1338425                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         3774                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3774                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                 1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data             318007                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                318007                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            1690                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1690                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1060948                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1060948                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  1690                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1378955                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1380645                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 1690                       # number of overall hits
system.l2.overall_hits::cpu.data              1378955                       # number of overall hits
system.l2.overall_hits::total                 1380645                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           107112                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              107112                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          2598                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2598                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       144993                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          144993                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                2598                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              252105                       # number of demand (read+write) misses
system.l2.demand_misses::total                 254703                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               2598                       # number of overall misses
system.l2.overall_misses::cpu.data             252105                       # number of overall misses
system.l2.overall_misses::total                254703                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  10715866500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10715866500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    247003500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    247003500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  13518755000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  13518755000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     247003500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   24234621500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      24481625000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    247003500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  24234621500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     24481625000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1338425                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1338425                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         3774                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3774                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         425119                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            425119                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         4288                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4288                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1205941                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1205941                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              4288                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1631060                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1635348                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             4288                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1631060                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1635348                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.251958                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.251958                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.605877                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.605877                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.120232                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.120232                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.605877                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.154565                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.155749                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.605877                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.154565                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.155749                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 100043.566547                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100043.566547                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 95074.480370                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95074.480370                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 93237.294214                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93237.294214                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 95074.480370                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 96129.079154                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96118.322124                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 95074.480370                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 96129.079154                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96118.322124                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               134103                       # number of writebacks
system.l2.writebacks::total                    134103                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       107112                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         107112                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         2598                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2598                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       144993                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       144993                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           2598                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         252105                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            254703                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          2598                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        252105                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           254703                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   9644746500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9644746500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    221043500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    221043500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  12068825000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  12068825000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    221043500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  21713571500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  21934615000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    221043500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  21713571500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  21934615000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.251958                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.251958                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.605877                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.605877                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.120232                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.120232                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.605877                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.154565                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.155749                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.605877                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.154565                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.155749                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 90043.566547                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90043.566547                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 85082.178599                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85082.178599                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 83237.294214                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83237.294214                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 85082.178599                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 86129.079154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86118.400647                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 85082.178599                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 86129.079154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86118.400647                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        476451                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       221749                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 231569810000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             147589                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       134103                       # Transaction distribution
system.membus.trans_dist::CleanEvict            87646                       # Transaction distribution
system.membus.trans_dist::ReadExReq            107112                       # Transaction distribution
system.membus.trans_dist::ReadExResp           107112                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        147590                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       731152                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       731152                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 731152                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     24883456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     24883456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24883456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            254702                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  254702    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              254702                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1070285000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1360514500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      3269163                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1633813                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1424                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1424                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 231569810000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1210229                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1472528                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3776                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          380680                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           425119                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          425119                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4290                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1205941                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        12352                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4892158                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4904510                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       515968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    190047040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              190563008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          223174                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8582720                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1858523                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000767                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.027689                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1857097     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1426      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1858523                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2976782500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           6433996                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2446592995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
