<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="src/read_romcode.cpp:41:20" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 1024 has been inferred" OldID="for.inc.load.4," ID="romcodeseq" BundleName="BUS0" VarName="romcode" LoopLoc="src/read_romcode.cpp:41:20" LoopName="VITIS_LOOP_41_1" ParentFunc="read_romcode(int*, int*, int*, int)" Length="1024" Direction="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="src/read_romcode.cpp:47:20" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 1024 has been inferred" OldID="for.inc14.store.6," ID="romcode_to_PSseq" BundleName="BUS1" VarName="romcode_to_PS" LoopLoc="src/read_romcode.cpp:47:20" LoopName="VITIS_LOOP_47_2" ParentFunc="read_romcode(int*, int*, int*, int)" Length="1024" Direction="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="src/read_romcode.cpp:41:20" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="romcodeseq" BundleName="BUS0" VarName="romcode" LoopLoc="src/read_romcode.cpp:41:20" LoopName="VITIS_LOOP_41_1" ParentFunc="read_romcode(int*, int*, int*, int)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="src/read_romcode.cpp:47:20" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" ID="romcode_to_PSseq" BundleName="BUS1" VarName="romcode_to_PS" LoopLoc="src/read_romcode.cpp:47:20" LoopName="VITIS_LOOP_47_2" ParentFunc="read_romcode(int*, int*, int*, int)"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="src/read_romcode.cpp:41:20" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 1024 and bit width 32 in loop 'VITIS_LOOP_41_1' has been inferred on bundle 'BUS0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="BUS0" LoopLoc="src/read_romcode.cpp:41:20" LoopName="VITIS_LOOP_41_1" Length="1024" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="src/read_romcode.cpp:47:20" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 1024 and bit width 32 in loop 'VITIS_LOOP_47_2' has been inferred on bundle 'BUS1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="BUS1" LoopLoc="src/read_romcode.cpp:47:20" LoopName="VITIS_LOOP_47_2" Length="1024" Width="32" Direction="write"/>
</VitisHLS:BurstInfo>

