Determining the location of the ModelSim executable...

Using: c:/intelfpga_lite/22.1std/questa_fse/win64/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both Questa Intel FPGA Edition and ModelSim executables are available, Questa Intel FPGA Edition will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off top_level_design -c top_level_design --vector_source="C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/Waveform.vwf" --testbench_file="C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/simulation/qsim/Waveform.vwf.vht"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Copyright (C) 2022  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Tue Nov 29 04:21:18 2022
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off top_level_design -c top_level_design --vector_source="C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/Waveform.vwf" --testbench_file="C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/simulation/qsim/Waveform.vwf.vht"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

put pin "ALU_result_out[12]" in vector source file when writing test bench files

5): Ignoring output pin "leftshift28_out[24]" in vector source file when writing test bench files

r source file when writing test bench files

or source file when writing test bench files

iles

ng (201005): Ignoring output pin "rd1_out[5]" in vector source file when writing test bench files

ce file when writing test bench files

): Ignoring output pin "signextend_out[7]" in vector source file when writing test bench files

ench files

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/simulation/qsim/" top_level_design -c top_level_design

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Copyright (C) 2022  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Tue Nov 29 04:21:19 2022
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/simulation/qsim/" top_level_design -c top_level_design
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file top_level_design.vho in folder "C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4660 megabytes
    Info: Processing ended: Tue Nov 29 04:21:19 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/simulation/qsim/top_level_design.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

c:/intelfpga_lite/22.1std/questa_fse/win64//vsim -c -do top_level_design.do

Reading pref.tcl


# 2021.2


# do top_level_design.do

# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1

# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021

# Start time: 04:21:20 on Nov 29,2022
# vcom -work work top_level_design.vho 

# -- Loading package STANDARD

# -- Loading package TEXTIO

# -- Loading package std_logic_1164

# -- Loading package VITAL_Timing

# -- Loading package VITAL_Primitives

# -- Loading package cyclone10lp_atom_pack

# -- Loading package cyclone10lp_components

# -- Compiling entity hard_block

# -- Compiling architecture structure of hard_block

# -- Loading package dffeas_pack

# -- Loading package altera_primitives_components
# -- Compiling entity top_level_design

# -- Compiling architecture structure of top_level_design

# End time: 04:21:20 on Nov 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021

# Start time: 04:21:20 on Nov 29,2022
# vcom -work work Waveform.vwf.vht 

# -- Loading package STANDARD

# -- Loading package TEXTIO

# -- Loading package std_logic_1164

# -- Compiling entity top_level_design_vhd_vec_tst

# -- Compiling architecture top_level_design_arch of top_level_design_vhd_vec_tst

# End time: 04:21:20 on Nov 29,2022, Elapsed time: 0:00:00

# Errors: 0, Warnings: 0

# vsim -vopt -c -t 1ps -L cyclone10lp -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.top_level_design_vhd_vec_tst 
# Start time: 04:21:20 on Nov 29,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //

# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.top_level_design_vhd_vec_tst(top_level_design_arch)#1
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading cyclone10lp.cyclone10lp_atom_pack(body)
# Loading cyclone10lp.cyclone10lp_components
# Loading work.top_level_design(structure)#1
# Loading ieee.std_logic_arith(body)
# Loading cyclone10lp.cyclone10lp_io_obuf(arch)#1
# Loading cyclone10lp.cyclone10lp_io_ibuf(arch)#1
# Loading cyclone10lp.cyclone10lp_clkctrl(vital_clkctrl)#1
# Loading cyclone10lp.cyclone10lp_ena_reg(behave)#1
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#1
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#2
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#3
# Loading cyclone10lp.cyclone10lp_ram_block(block_arch)#1
# Loading cyclone10lp.cyclone10lp_ram_register(reg_arch)#1
# Loading cyclone10lp.cyclone10lp_ram_register(reg_arch)#2
# Loading cyclone10lp.cyclone10lp_ram_register(reg_arch)#3
# Loading cyclone10lp.cyclone10lp_ram_register(reg_arch)#4
# Loading cyclone10lp.cyclone10lp_ram_register(reg_arch)#5
# Loading cyclone10lp.cyclone10lp_ram_pulse_generator(pgen_arch)#1
# Loading cyclone10lp.cyclone10lp_ram_register(reg_arch)#15
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#4
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#5
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#6
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#7
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#8
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#9
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#10
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#11
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#12
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#13
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#14
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#15
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#16
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#17
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#18
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#19
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#20
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#21
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#22
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#23
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#24
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#25
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#26
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#27
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#28
# Loading cyclone10lp.cyclone10lp_ram_block(block_arch)#2
# Loading cyclone10lp.cyclone10lp_ram_register(reg_arch)#7
# Loading cyclone10lp.cyclone10lp_ram_register(reg_arch)#8
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#29
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#30
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#31
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#32
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#33
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#34
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#35
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#36
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#37
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#38
# Loading cyclone10lp.cyclone10lp_ram_block(block_arch)#3
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#39
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#40
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#41
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#42
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#43
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#44
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#45
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#46
# Loading cyclone10lp.cyclone10lp_ram_block(block_arch)#4
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#47
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#48
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#49
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#50
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#51
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#52
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#53
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#54
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#55
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#56
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#57
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#58
# Loading altera.dffeas(vital_dffeas)#1
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#59
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#60
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#61
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#62
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#63
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#64
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#65
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#66
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#67
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#68
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#69
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#70
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#71
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#72
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#73
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#74
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#75
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#76
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#77
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#78
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#79
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#80
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#81
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#82
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#83
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#84
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#85
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#86
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#87
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#88
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#89
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#90
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#91
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#92
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#93
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#94
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#95
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#96
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#97
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#98
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#99
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#100
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#101
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#102
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#103
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#104
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#105
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#106
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#107
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#108
# Loading cyclone10lp.cyclone10lp_lcell_comb(vital_lcell_comb)#109

# after#36

# End time: 04:21:22 on Nov 29,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/Waveform.vwf...

Reading C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/simulation/qsim/top_level_design.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to C:/Users/Ahmad Aziz/Data/Kuliah/semester 5/prak_arsikom/EL3111_5_20221125_13220034/1_Lab/tugas_1/simulation/qsim/top_level_design_20221129042122.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.