<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="C:/Users/S243372/Dropbox/Workspaces/Projects_FPGA/high_speed_uart/high_speed_uart_tb_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="high_speed_uart_tb" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="20" />
   <wvobject fp_name="/high_speed_uart_tb/rx_byte" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">rx_byte[7:0]</obj_property>
      <obj_property name="ObjectShortName">rx_byte[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/high_speed_uart_tb/ready" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ready</obj_property>
      <obj_property name="ObjectShortName">ready</obj_property>
   </wvobject>
   <wvobject fp_name="/high_speed_uart_tb/frame_err" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">frame_err</obj_property>
      <obj_property name="ObjectShortName">frame_err</obj_property>
   </wvobject>
   <wvobject fp_name="/high_speed_uart_tb/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/high_speed_uart_tb/rst" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/high_speed_uart_tb/uut/sample_clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">sample_clk</obj_property>
      <obj_property name="ObjectShortName">sample_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/high_speed_uart_tb/rx" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rx</obj_property>
      <obj_property name="ObjectShortName">rx</obj_property>
   </wvobject>
   <wvobject fp_name="/high_speed_uart_tb/uut/rx_bit" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rx_bit</obj_property>
      <obj_property name="ObjectShortName">rx_bit</obj_property>
   </wvobject>
   <wvobject fp_name="/high_speed_uart_tb/uut/rx_edge" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rx_edge</obj_property>
      <obj_property name="ObjectShortName">rx_edge</obj_property>
   </wvobject>
   <wvobject fp_name="/high_speed_uart_tb/uut/sample_counter" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">sample_counter[7:0]</obj_property>
      <obj_property name="ObjectShortName">sample_counter[7:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/high_speed_uart_tb/uut/rx_state" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">rx_state[2:0]</obj_property>
      <obj_property name="ObjectShortName">rx_state[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/high_speed_uart_tb/uut/bit_counter" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">bit_counter[2:0]</obj_property>
      <obj_property name="ObjectShortName">bit_counter[2:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/high_speed_uart_tb/tx_byte" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">tx_byte[7:0]</obj_property>
      <obj_property name="ObjectShortName">tx_byte[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/high_speed_uart_tb/uut/tx_copy" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">tx_copy[7:0]</obj_property>
      <obj_property name="ObjectShortName">tx_copy[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/high_speed_uart_tb/tx_ready" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">tx_ready</obj_property>
      <obj_property name="ObjectShortName">tx_ready</obj_property>
   </wvobject>
   <wvobject fp_name="/high_speed_uart_tb/uut/tx_state" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">tx_state[2:0]</obj_property>
      <obj_property name="ObjectShortName">tx_state[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/high_speed_uart_tb/uut/tx_counter" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">tx_counter[3:0]</obj_property>
      <obj_property name="ObjectShortName">tx_counter[3:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/high_speed_uart_tb/uut/tx_bit_counter" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">tx_bit_counter[2:0]</obj_property>
      <obj_property name="ObjectShortName">tx_bit_counter[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/high_speed_uart_tb/tx" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">tx</obj_property>
      <obj_property name="ObjectShortName">tx</obj_property>
   </wvobject>
   <wvobject fp_name="/high_speed_uart_tb/tx_out" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">tx_out[7:0]</obj_property>
      <obj_property name="ObjectShortName">tx_out[7:0]</obj_property>
   </wvobject>
</wave_config>
