
Interface_Master.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004f9c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000244  080050ac  080050ac  000150ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080052f0  080052f0  000152f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080052f4  080052f4  000152f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000080  20000000  080052f8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00001064  20000080  08005378  00020080  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  200010e4  08005378  000210e4  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001768b  00000000  00000000  000200a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00003d13  00000000  00000000  00037734  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_loc    0000dc8b  00000000  00000000  0003b447  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001238  00000000  00000000  000490d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001100  00000000  00000000  0004a30a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0001ac43  00000000  00000000  0004b40a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001bdb6  00000000  00000000  0006604d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00090595  00000000  00000000  00081e03  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000050  00000000  00000000  00112398  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00003630  00000000  00000000  001123e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000080 	.word	0x20000080
 800012c:	00000000 	.word	0x00000000
 8000130:	08005094 	.word	0x08005094

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000084 	.word	0x20000084
 800014c:	08005094 	.word	0x08005094

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_fmul>:
 8000160:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000164:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000168:	bf1e      	ittt	ne
 800016a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800016e:	ea92 0f0c 	teqne	r2, ip
 8000172:	ea93 0f0c 	teqne	r3, ip
 8000176:	d06f      	beq.n	8000258 <__aeabi_fmul+0xf8>
 8000178:	441a      	add	r2, r3
 800017a:	ea80 0c01 	eor.w	ip, r0, r1
 800017e:	0240      	lsls	r0, r0, #9
 8000180:	bf18      	it	ne
 8000182:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000186:	d01e      	beq.n	80001c6 <__aeabi_fmul+0x66>
 8000188:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800018c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000190:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000194:	fba0 3101 	umull	r3, r1, r0, r1
 8000198:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 800019c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80001a0:	bf3e      	ittt	cc
 80001a2:	0049      	lslcc	r1, r1, #1
 80001a4:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80001a8:	005b      	lslcc	r3, r3, #1
 80001aa:	ea40 0001 	orr.w	r0, r0, r1
 80001ae:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80001b2:	2afd      	cmp	r2, #253	; 0xfd
 80001b4:	d81d      	bhi.n	80001f2 <__aeabi_fmul+0x92>
 80001b6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80001ba:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001be:	bf08      	it	eq
 80001c0:	f020 0001 	biceq.w	r0, r0, #1
 80001c4:	4770      	bx	lr
 80001c6:	f090 0f00 	teq	r0, #0
 80001ca:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80001ce:	bf08      	it	eq
 80001d0:	0249      	lsleq	r1, r1, #9
 80001d2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80001d6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80001da:	3a7f      	subs	r2, #127	; 0x7f
 80001dc:	bfc2      	ittt	gt
 80001de:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80001e2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80001e6:	4770      	bxgt	lr
 80001e8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80001ec:	f04f 0300 	mov.w	r3, #0
 80001f0:	3a01      	subs	r2, #1
 80001f2:	dc5d      	bgt.n	80002b0 <__aeabi_fmul+0x150>
 80001f4:	f112 0f19 	cmn.w	r2, #25
 80001f8:	bfdc      	itt	le
 80001fa:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 80001fe:	4770      	bxle	lr
 8000200:	f1c2 0200 	rsb	r2, r2, #0
 8000204:	0041      	lsls	r1, r0, #1
 8000206:	fa21 f102 	lsr.w	r1, r1, r2
 800020a:	f1c2 0220 	rsb	r2, r2, #32
 800020e:	fa00 fc02 	lsl.w	ip, r0, r2
 8000212:	ea5f 0031 	movs.w	r0, r1, rrx
 8000216:	f140 0000 	adc.w	r0, r0, #0
 800021a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800021e:	bf08      	it	eq
 8000220:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000224:	4770      	bx	lr
 8000226:	f092 0f00 	teq	r2, #0
 800022a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800022e:	bf02      	ittt	eq
 8000230:	0040      	lsleq	r0, r0, #1
 8000232:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000236:	3a01      	subeq	r2, #1
 8000238:	d0f9      	beq.n	800022e <__aeabi_fmul+0xce>
 800023a:	ea40 000c 	orr.w	r0, r0, ip
 800023e:	f093 0f00 	teq	r3, #0
 8000242:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000246:	bf02      	ittt	eq
 8000248:	0049      	lsleq	r1, r1, #1
 800024a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800024e:	3b01      	subeq	r3, #1
 8000250:	d0f9      	beq.n	8000246 <__aeabi_fmul+0xe6>
 8000252:	ea41 010c 	orr.w	r1, r1, ip
 8000256:	e78f      	b.n	8000178 <__aeabi_fmul+0x18>
 8000258:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800025c:	ea92 0f0c 	teq	r2, ip
 8000260:	bf18      	it	ne
 8000262:	ea93 0f0c 	teqne	r3, ip
 8000266:	d00a      	beq.n	800027e <__aeabi_fmul+0x11e>
 8000268:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800026c:	bf18      	it	ne
 800026e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000272:	d1d8      	bne.n	8000226 <__aeabi_fmul+0xc6>
 8000274:	ea80 0001 	eor.w	r0, r0, r1
 8000278:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f090 0f00 	teq	r0, #0
 8000282:	bf17      	itett	ne
 8000284:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000288:	4608      	moveq	r0, r1
 800028a:	f091 0f00 	teqne	r1, #0
 800028e:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000292:	d014      	beq.n	80002be <__aeabi_fmul+0x15e>
 8000294:	ea92 0f0c 	teq	r2, ip
 8000298:	d101      	bne.n	800029e <__aeabi_fmul+0x13e>
 800029a:	0242      	lsls	r2, r0, #9
 800029c:	d10f      	bne.n	80002be <__aeabi_fmul+0x15e>
 800029e:	ea93 0f0c 	teq	r3, ip
 80002a2:	d103      	bne.n	80002ac <__aeabi_fmul+0x14c>
 80002a4:	024b      	lsls	r3, r1, #9
 80002a6:	bf18      	it	ne
 80002a8:	4608      	movne	r0, r1
 80002aa:	d108      	bne.n	80002be <__aeabi_fmul+0x15e>
 80002ac:	ea80 0001 	eor.w	r0, r0, r1
 80002b0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80002b4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80002b8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002bc:	4770      	bx	lr
 80002be:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80002c2:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80002c6:	4770      	bx	lr

080002c8 <__aeabi_drsub>:
 80002c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002cc:	e002      	b.n	80002d4 <__adddf3>
 80002ce:	bf00      	nop

080002d0 <__aeabi_dsub>:
 80002d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002d4 <__adddf3>:
 80002d4:	b530      	push	{r4, r5, lr}
 80002d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002de:	ea94 0f05 	teq	r4, r5
 80002e2:	bf08      	it	eq
 80002e4:	ea90 0f02 	teqeq	r0, r2
 80002e8:	bf1f      	itttt	ne
 80002ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002fa:	f000 80e2 	beq.w	80004c2 <__adddf3+0x1ee>
 80002fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000302:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000306:	bfb8      	it	lt
 8000308:	426d      	neglt	r5, r5
 800030a:	dd0c      	ble.n	8000326 <__adddf3+0x52>
 800030c:	442c      	add	r4, r5
 800030e:	ea80 0202 	eor.w	r2, r0, r2
 8000312:	ea81 0303 	eor.w	r3, r1, r3
 8000316:	ea82 0000 	eor.w	r0, r2, r0
 800031a:	ea83 0101 	eor.w	r1, r3, r1
 800031e:	ea80 0202 	eor.w	r2, r0, r2
 8000322:	ea81 0303 	eor.w	r3, r1, r3
 8000326:	2d36      	cmp	r5, #54	; 0x36
 8000328:	bf88      	it	hi
 800032a:	bd30      	pophi	{r4, r5, pc}
 800032c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000330:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000334:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000338:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800033c:	d002      	beq.n	8000344 <__adddf3+0x70>
 800033e:	4240      	negs	r0, r0
 8000340:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000344:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000348:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800034c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000350:	d002      	beq.n	8000358 <__adddf3+0x84>
 8000352:	4252      	negs	r2, r2
 8000354:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000358:	ea94 0f05 	teq	r4, r5
 800035c:	f000 80a7 	beq.w	80004ae <__adddf3+0x1da>
 8000360:	f1a4 0401 	sub.w	r4, r4, #1
 8000364:	f1d5 0e20 	rsbs	lr, r5, #32
 8000368:	db0d      	blt.n	8000386 <__adddf3+0xb2>
 800036a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800036e:	fa22 f205 	lsr.w	r2, r2, r5
 8000372:	1880      	adds	r0, r0, r2
 8000374:	f141 0100 	adc.w	r1, r1, #0
 8000378:	fa03 f20e 	lsl.w	r2, r3, lr
 800037c:	1880      	adds	r0, r0, r2
 800037e:	fa43 f305 	asr.w	r3, r3, r5
 8000382:	4159      	adcs	r1, r3
 8000384:	e00e      	b.n	80003a4 <__adddf3+0xd0>
 8000386:	f1a5 0520 	sub.w	r5, r5, #32
 800038a:	f10e 0e20 	add.w	lr, lr, #32
 800038e:	2a01      	cmp	r2, #1
 8000390:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000394:	bf28      	it	cs
 8000396:	f04c 0c02 	orrcs.w	ip, ip, #2
 800039a:	fa43 f305 	asr.w	r3, r3, r5
 800039e:	18c0      	adds	r0, r0, r3
 80003a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a8:	d507      	bpl.n	80003ba <__adddf3+0xe6>
 80003aa:	f04f 0e00 	mov.w	lr, #0
 80003ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80003b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80003ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003be:	d31b      	bcc.n	80003f8 <__adddf3+0x124>
 80003c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003c4:	d30c      	bcc.n	80003e0 <__adddf3+0x10c>
 80003c6:	0849      	lsrs	r1, r1, #1
 80003c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80003cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d0:	f104 0401 	add.w	r4, r4, #1
 80003d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003dc:	f080 809a 	bcs.w	8000514 <__adddf3+0x240>
 80003e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003e4:	bf08      	it	eq
 80003e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003ea:	f150 0000 	adcs.w	r0, r0, #0
 80003ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003f2:	ea41 0105 	orr.w	r1, r1, r5
 80003f6:	bd30      	pop	{r4, r5, pc}
 80003f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003fc:	4140      	adcs	r0, r0
 80003fe:	eb41 0101 	adc.w	r1, r1, r1
 8000402:	3c01      	subs	r4, #1
 8000404:	bf28      	it	cs
 8000406:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800040a:	d2e9      	bcs.n	80003e0 <__adddf3+0x10c>
 800040c:	f091 0f00 	teq	r1, #0
 8000410:	bf04      	itt	eq
 8000412:	4601      	moveq	r1, r0
 8000414:	2000      	moveq	r0, #0
 8000416:	fab1 f381 	clz	r3, r1
 800041a:	bf08      	it	eq
 800041c:	3320      	addeq	r3, #32
 800041e:	f1a3 030b 	sub.w	r3, r3, #11
 8000422:	f1b3 0220 	subs.w	r2, r3, #32
 8000426:	da0c      	bge.n	8000442 <__adddf3+0x16e>
 8000428:	320c      	adds	r2, #12
 800042a:	dd08      	ble.n	800043e <__adddf3+0x16a>
 800042c:	f102 0c14 	add.w	ip, r2, #20
 8000430:	f1c2 020c 	rsb	r2, r2, #12
 8000434:	fa01 f00c 	lsl.w	r0, r1, ip
 8000438:	fa21 f102 	lsr.w	r1, r1, r2
 800043c:	e00c      	b.n	8000458 <__adddf3+0x184>
 800043e:	f102 0214 	add.w	r2, r2, #20
 8000442:	bfd8      	it	le
 8000444:	f1c2 0c20 	rsble	ip, r2, #32
 8000448:	fa01 f102 	lsl.w	r1, r1, r2
 800044c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000450:	bfdc      	itt	le
 8000452:	ea41 010c 	orrle.w	r1, r1, ip
 8000456:	4090      	lslle	r0, r2
 8000458:	1ae4      	subs	r4, r4, r3
 800045a:	bfa2      	ittt	ge
 800045c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000460:	4329      	orrge	r1, r5
 8000462:	bd30      	popge	{r4, r5, pc}
 8000464:	ea6f 0404 	mvn.w	r4, r4
 8000468:	3c1f      	subs	r4, #31
 800046a:	da1c      	bge.n	80004a6 <__adddf3+0x1d2>
 800046c:	340c      	adds	r4, #12
 800046e:	dc0e      	bgt.n	800048e <__adddf3+0x1ba>
 8000470:	f104 0414 	add.w	r4, r4, #20
 8000474:	f1c4 0220 	rsb	r2, r4, #32
 8000478:	fa20 f004 	lsr.w	r0, r0, r4
 800047c:	fa01 f302 	lsl.w	r3, r1, r2
 8000480:	ea40 0003 	orr.w	r0, r0, r3
 8000484:	fa21 f304 	lsr.w	r3, r1, r4
 8000488:	ea45 0103 	orr.w	r1, r5, r3
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	f1c4 040c 	rsb	r4, r4, #12
 8000492:	f1c4 0220 	rsb	r2, r4, #32
 8000496:	fa20 f002 	lsr.w	r0, r0, r2
 800049a:	fa01 f304 	lsl.w	r3, r1, r4
 800049e:	ea40 0003 	orr.w	r0, r0, r3
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	fa21 f004 	lsr.w	r0, r1, r4
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	f094 0f00 	teq	r4, #0
 80004b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004b6:	bf06      	itte	eq
 80004b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004bc:	3401      	addeq	r4, #1
 80004be:	3d01      	subne	r5, #1
 80004c0:	e74e      	b.n	8000360 <__adddf3+0x8c>
 80004c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004c6:	bf18      	it	ne
 80004c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004cc:	d029      	beq.n	8000522 <__adddf3+0x24e>
 80004ce:	ea94 0f05 	teq	r4, r5
 80004d2:	bf08      	it	eq
 80004d4:	ea90 0f02 	teqeq	r0, r2
 80004d8:	d005      	beq.n	80004e6 <__adddf3+0x212>
 80004da:	ea54 0c00 	orrs.w	ip, r4, r0
 80004de:	bf04      	itt	eq
 80004e0:	4619      	moveq	r1, r3
 80004e2:	4610      	moveq	r0, r2
 80004e4:	bd30      	pop	{r4, r5, pc}
 80004e6:	ea91 0f03 	teq	r1, r3
 80004ea:	bf1e      	ittt	ne
 80004ec:	2100      	movne	r1, #0
 80004ee:	2000      	movne	r0, #0
 80004f0:	bd30      	popne	{r4, r5, pc}
 80004f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004f6:	d105      	bne.n	8000504 <__adddf3+0x230>
 80004f8:	0040      	lsls	r0, r0, #1
 80004fa:	4149      	adcs	r1, r1
 80004fc:	bf28      	it	cs
 80004fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000502:	bd30      	pop	{r4, r5, pc}
 8000504:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000508:	bf3c      	itt	cc
 800050a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800050e:	bd30      	popcc	{r4, r5, pc}
 8000510:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000514:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000518:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800051c:	f04f 0000 	mov.w	r0, #0
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000526:	bf1a      	itte	ne
 8000528:	4619      	movne	r1, r3
 800052a:	4610      	movne	r0, r2
 800052c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000530:	bf1c      	itt	ne
 8000532:	460b      	movne	r3, r1
 8000534:	4602      	movne	r2, r0
 8000536:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800053a:	bf06      	itte	eq
 800053c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000540:	ea91 0f03 	teqeq	r1, r3
 8000544:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	bf00      	nop

0800054c <__aeabi_ui2d>:
 800054c:	f090 0f00 	teq	r0, #0
 8000550:	bf04      	itt	eq
 8000552:	2100      	moveq	r1, #0
 8000554:	4770      	bxeq	lr
 8000556:	b530      	push	{r4, r5, lr}
 8000558:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800055c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000560:	f04f 0500 	mov.w	r5, #0
 8000564:	f04f 0100 	mov.w	r1, #0
 8000568:	e750      	b.n	800040c <__adddf3+0x138>
 800056a:	bf00      	nop

0800056c <__aeabi_i2d>:
 800056c:	f090 0f00 	teq	r0, #0
 8000570:	bf04      	itt	eq
 8000572:	2100      	moveq	r1, #0
 8000574:	4770      	bxeq	lr
 8000576:	b530      	push	{r4, r5, lr}
 8000578:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800057c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000580:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000584:	bf48      	it	mi
 8000586:	4240      	negmi	r0, r0
 8000588:	f04f 0100 	mov.w	r1, #0
 800058c:	e73e      	b.n	800040c <__adddf3+0x138>
 800058e:	bf00      	nop

08000590 <__aeabi_f2d>:
 8000590:	0042      	lsls	r2, r0, #1
 8000592:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000596:	ea4f 0131 	mov.w	r1, r1, rrx
 800059a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800059e:	bf1f      	itttt	ne
 80005a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005ac:	4770      	bxne	lr
 80005ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005b2:	bf08      	it	eq
 80005b4:	4770      	bxeq	lr
 80005b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005ba:	bf04      	itt	eq
 80005bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c0:	4770      	bxeq	lr
 80005c2:	b530      	push	{r4, r5, lr}
 80005c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d0:	e71c      	b.n	800040c <__adddf3+0x138>
 80005d2:	bf00      	nop

080005d4 <__aeabi_ul2d>:
 80005d4:	ea50 0201 	orrs.w	r2, r0, r1
 80005d8:	bf08      	it	eq
 80005da:	4770      	bxeq	lr
 80005dc:	b530      	push	{r4, r5, lr}
 80005de:	f04f 0500 	mov.w	r5, #0
 80005e2:	e00a      	b.n	80005fa <__aeabi_l2d+0x16>

080005e4 <__aeabi_l2d>:
 80005e4:	ea50 0201 	orrs.w	r2, r0, r1
 80005e8:	bf08      	it	eq
 80005ea:	4770      	bxeq	lr
 80005ec:	b530      	push	{r4, r5, lr}
 80005ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005f2:	d502      	bpl.n	80005fa <__aeabi_l2d+0x16>
 80005f4:	4240      	negs	r0, r0
 80005f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000602:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000606:	f43f aed8 	beq.w	80003ba <__adddf3+0xe6>
 800060a:	f04f 0203 	mov.w	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000622:	f1c2 0320 	rsb	r3, r2, #32
 8000626:	fa00 fc03 	lsl.w	ip, r0, r3
 800062a:	fa20 f002 	lsr.w	r0, r0, r2
 800062e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000632:	ea40 000e 	orr.w	r0, r0, lr
 8000636:	fa21 f102 	lsr.w	r1, r1, r2
 800063a:	4414      	add	r4, r2
 800063c:	e6bd      	b.n	80003ba <__adddf3+0xe6>
 800063e:	bf00      	nop

08000640 <__aeabi_dmul>:
 8000640:	b570      	push	{r4, r5, r6, lr}
 8000642:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000646:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800064a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800064e:	bf1d      	ittte	ne
 8000650:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000654:	ea94 0f0c 	teqne	r4, ip
 8000658:	ea95 0f0c 	teqne	r5, ip
 800065c:	f000 f8de 	bleq	800081c <__aeabi_dmul+0x1dc>
 8000660:	442c      	add	r4, r5
 8000662:	ea81 0603 	eor.w	r6, r1, r3
 8000666:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800066a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800066e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000672:	bf18      	it	ne
 8000674:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000678:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800067c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000680:	d038      	beq.n	80006f4 <__aeabi_dmul+0xb4>
 8000682:	fba0 ce02 	umull	ip, lr, r0, r2
 8000686:	f04f 0500 	mov.w	r5, #0
 800068a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800068e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000692:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000696:	f04f 0600 	mov.w	r6, #0
 800069a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800069e:	f09c 0f00 	teq	ip, #0
 80006a2:	bf18      	it	ne
 80006a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006b4:	d204      	bcs.n	80006c0 <__aeabi_dmul+0x80>
 80006b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006ba:	416d      	adcs	r5, r5
 80006bc:	eb46 0606 	adc.w	r6, r6, r6
 80006c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d8:	bf88      	it	hi
 80006da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006de:	d81e      	bhi.n	800071e <__aeabi_dmul+0xde>
 80006e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006e4:	bf08      	it	eq
 80006e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006ea:	f150 0000 	adcs.w	r0, r0, #0
 80006ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f8:	ea46 0101 	orr.w	r1, r6, r1
 80006fc:	ea40 0002 	orr.w	r0, r0, r2
 8000700:	ea81 0103 	eor.w	r1, r1, r3
 8000704:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000708:	bfc2      	ittt	gt
 800070a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800070e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000712:	bd70      	popgt	{r4, r5, r6, pc}
 8000714:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000718:	f04f 0e00 	mov.w	lr, #0
 800071c:	3c01      	subs	r4, #1
 800071e:	f300 80ab 	bgt.w	8000878 <__aeabi_dmul+0x238>
 8000722:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000726:	bfde      	ittt	le
 8000728:	2000      	movle	r0, #0
 800072a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800072e:	bd70      	pople	{r4, r5, r6, pc}
 8000730:	f1c4 0400 	rsb	r4, r4, #0
 8000734:	3c20      	subs	r4, #32
 8000736:	da35      	bge.n	80007a4 <__aeabi_dmul+0x164>
 8000738:	340c      	adds	r4, #12
 800073a:	dc1b      	bgt.n	8000774 <__aeabi_dmul+0x134>
 800073c:	f104 0414 	add.w	r4, r4, #20
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f305 	lsl.w	r3, r0, r5
 8000748:	fa20 f004 	lsr.w	r0, r0, r4
 800074c:	fa01 f205 	lsl.w	r2, r1, r5
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000758:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800075c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000760:	fa21 f604 	lsr.w	r6, r1, r4
 8000764:	eb42 0106 	adc.w	r1, r2, r6
 8000768:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800076c:	bf08      	it	eq
 800076e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000772:	bd70      	pop	{r4, r5, r6, pc}
 8000774:	f1c4 040c 	rsb	r4, r4, #12
 8000778:	f1c4 0520 	rsb	r5, r4, #32
 800077c:	fa00 f304 	lsl.w	r3, r0, r4
 8000780:	fa20 f005 	lsr.w	r0, r0, r5
 8000784:	fa01 f204 	lsl.w	r2, r1, r4
 8000788:	ea40 0002 	orr.w	r0, r0, r2
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000790:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000794:	f141 0100 	adc.w	r1, r1, #0
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f1c4 0520 	rsb	r5, r4, #32
 80007a8:	fa00 f205 	lsl.w	r2, r0, r5
 80007ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b0:	fa20 f304 	lsr.w	r3, r0, r4
 80007b4:	fa01 f205 	lsl.w	r2, r1, r5
 80007b8:	ea43 0302 	orr.w	r3, r3, r2
 80007bc:	fa21 f004 	lsr.w	r0, r1, r4
 80007c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007c4:	fa21 f204 	lsr.w	r2, r1, r4
 80007c8:	ea20 0002 	bic.w	r0, r0, r2
 80007cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007d4:	bf08      	it	eq
 80007d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007da:	bd70      	pop	{r4, r5, r6, pc}
 80007dc:	f094 0f00 	teq	r4, #0
 80007e0:	d10f      	bne.n	8000802 <__aeabi_dmul+0x1c2>
 80007e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007e6:	0040      	lsls	r0, r0, #1
 80007e8:	eb41 0101 	adc.w	r1, r1, r1
 80007ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f0:	bf08      	it	eq
 80007f2:	3c01      	subeq	r4, #1
 80007f4:	d0f7      	beq.n	80007e6 <__aeabi_dmul+0x1a6>
 80007f6:	ea41 0106 	orr.w	r1, r1, r6
 80007fa:	f095 0f00 	teq	r5, #0
 80007fe:	bf18      	it	ne
 8000800:	4770      	bxne	lr
 8000802:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000806:	0052      	lsls	r2, r2, #1
 8000808:	eb43 0303 	adc.w	r3, r3, r3
 800080c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000810:	bf08      	it	eq
 8000812:	3d01      	subeq	r5, #1
 8000814:	d0f7      	beq.n	8000806 <__aeabi_dmul+0x1c6>
 8000816:	ea43 0306 	orr.w	r3, r3, r6
 800081a:	4770      	bx	lr
 800081c:	ea94 0f0c 	teq	r4, ip
 8000820:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000824:	bf18      	it	ne
 8000826:	ea95 0f0c 	teqne	r5, ip
 800082a:	d00c      	beq.n	8000846 <__aeabi_dmul+0x206>
 800082c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000830:	bf18      	it	ne
 8000832:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000836:	d1d1      	bne.n	80007dc <__aeabi_dmul+0x19c>
 8000838:	ea81 0103 	eor.w	r1, r1, r3
 800083c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000840:	f04f 0000 	mov.w	r0, #0
 8000844:	bd70      	pop	{r4, r5, r6, pc}
 8000846:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800084a:	bf06      	itte	eq
 800084c:	4610      	moveq	r0, r2
 800084e:	4619      	moveq	r1, r3
 8000850:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000854:	d019      	beq.n	800088a <__aeabi_dmul+0x24a>
 8000856:	ea94 0f0c 	teq	r4, ip
 800085a:	d102      	bne.n	8000862 <__aeabi_dmul+0x222>
 800085c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000860:	d113      	bne.n	800088a <__aeabi_dmul+0x24a>
 8000862:	ea95 0f0c 	teq	r5, ip
 8000866:	d105      	bne.n	8000874 <__aeabi_dmul+0x234>
 8000868:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800086c:	bf1c      	itt	ne
 800086e:	4610      	movne	r0, r2
 8000870:	4619      	movne	r1, r3
 8000872:	d10a      	bne.n	800088a <__aeabi_dmul+0x24a>
 8000874:	ea81 0103 	eor.w	r1, r1, r3
 8000878:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800087c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000880:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000884:	f04f 0000 	mov.w	r0, #0
 8000888:	bd70      	pop	{r4, r5, r6, pc}
 800088a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800088e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000892:	bd70      	pop	{r4, r5, r6, pc}

08000894 <__aeabi_ddiv>:
 8000894:	b570      	push	{r4, r5, r6, lr}
 8000896:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800089a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800089e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008a2:	bf1d      	ittte	ne
 80008a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a8:	ea94 0f0c 	teqne	r4, ip
 80008ac:	ea95 0f0c 	teqne	r5, ip
 80008b0:	f000 f8a7 	bleq	8000a02 <__aeabi_ddiv+0x16e>
 80008b4:	eba4 0405 	sub.w	r4, r4, r5
 80008b8:	ea81 0e03 	eor.w	lr, r1, r3
 80008bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008c4:	f000 8088 	beq.w	80009d8 <__aeabi_ddiv+0x144>
 80008c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008ec:	429d      	cmp	r5, r3
 80008ee:	bf08      	it	eq
 80008f0:	4296      	cmpeq	r6, r2
 80008f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008fa:	d202      	bcs.n	8000902 <__aeabi_ddiv+0x6e>
 80008fc:	085b      	lsrs	r3, r3, #1
 80008fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000902:	1ab6      	subs	r6, r6, r2
 8000904:	eb65 0503 	sbc.w	r5, r5, r3
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000912:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 000c 	orrcs.w	r0, r0, ip
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000970:	ea55 0e06 	orrs.w	lr, r5, r6
 8000974:	d018      	beq.n	80009a8 <__aeabi_ddiv+0x114>
 8000976:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800097a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800097e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000982:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000986:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800098a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800098e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000992:	d1c0      	bne.n	8000916 <__aeabi_ddiv+0x82>
 8000994:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000998:	d10b      	bne.n	80009b2 <__aeabi_ddiv+0x11e>
 800099a:	ea41 0100 	orr.w	r1, r1, r0
 800099e:	f04f 0000 	mov.w	r0, #0
 80009a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009a6:	e7b6      	b.n	8000916 <__aeabi_ddiv+0x82>
 80009a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009ac:	bf04      	itt	eq
 80009ae:	4301      	orreq	r1, r0
 80009b0:	2000      	moveq	r0, #0
 80009b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009b6:	bf88      	it	hi
 80009b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009bc:	f63f aeaf 	bhi.w	800071e <__aeabi_dmul+0xde>
 80009c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009c4:	bf04      	itt	eq
 80009c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009ce:	f150 0000 	adcs.w	r0, r0, #0
 80009d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	pop	{r4, r5, r6, pc}
 80009d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009e4:	bfc2      	ittt	gt
 80009e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	popgt	{r4, r5, r6, pc}
 80009f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009f4:	f04f 0e00 	mov.w	lr, #0
 80009f8:	3c01      	subs	r4, #1
 80009fa:	e690      	b.n	800071e <__aeabi_dmul+0xde>
 80009fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000a00:	e68d      	b.n	800071e <__aeabi_dmul+0xde>
 8000a02:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a06:	ea94 0f0c 	teq	r4, ip
 8000a0a:	bf08      	it	eq
 8000a0c:	ea95 0f0c 	teqeq	r5, ip
 8000a10:	f43f af3b 	beq.w	800088a <__aeabi_dmul+0x24a>
 8000a14:	ea94 0f0c 	teq	r4, ip
 8000a18:	d10a      	bne.n	8000a30 <__aeabi_ddiv+0x19c>
 8000a1a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a1e:	f47f af34 	bne.w	800088a <__aeabi_dmul+0x24a>
 8000a22:	ea95 0f0c 	teq	r5, ip
 8000a26:	f47f af25 	bne.w	8000874 <__aeabi_dmul+0x234>
 8000a2a:	4610      	mov	r0, r2
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	e72c      	b.n	800088a <__aeabi_dmul+0x24a>
 8000a30:	ea95 0f0c 	teq	r5, ip
 8000a34:	d106      	bne.n	8000a44 <__aeabi_ddiv+0x1b0>
 8000a36:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a3a:	f43f aefd 	beq.w	8000838 <__aeabi_dmul+0x1f8>
 8000a3e:	4610      	mov	r0, r2
 8000a40:	4619      	mov	r1, r3
 8000a42:	e722      	b.n	800088a <__aeabi_dmul+0x24a>
 8000a44:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a48:	bf18      	it	ne
 8000a4a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a4e:	f47f aec5 	bne.w	80007dc <__aeabi_dmul+0x19c>
 8000a52:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a56:	f47f af0d 	bne.w	8000874 <__aeabi_dmul+0x234>
 8000a5a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a5e:	f47f aeeb 	bne.w	8000838 <__aeabi_dmul+0x1f8>
 8000a62:	e712      	b.n	800088a <__aeabi_dmul+0x24a>

08000a64 <__aeabi_d2uiz>:
 8000a64:	004a      	lsls	r2, r1, #1
 8000a66:	d211      	bcs.n	8000a8c <__aeabi_d2uiz+0x28>
 8000a68:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a6c:	d211      	bcs.n	8000a92 <__aeabi_d2uiz+0x2e>
 8000a6e:	d50d      	bpl.n	8000a8c <__aeabi_d2uiz+0x28>
 8000a70:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a74:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a78:	d40e      	bmi.n	8000a98 <__aeabi_d2uiz+0x34>
 8000a7a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a7e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a82:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a86:	fa23 f002 	lsr.w	r0, r3, r2
 8000a8a:	4770      	bx	lr
 8000a8c:	f04f 0000 	mov.w	r0, #0
 8000a90:	4770      	bx	lr
 8000a92:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a96:	d102      	bne.n	8000a9e <__aeabi_d2uiz+0x3a>
 8000a98:	f04f 30ff 	mov.w	r0, #4294967295
 8000a9c:	4770      	bx	lr
 8000a9e:	f04f 0000 	mov.w	r0, #0
 8000aa2:	4770      	bx	lr

08000aa4 <__aeabi_d2f>:
 8000aa4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000aac:	bf24      	itt	cs
 8000aae:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ab2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ab6:	d90d      	bls.n	8000ad4 <__aeabi_d2f+0x30>
 8000ab8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000abc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ac0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ac4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ac8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000acc:	bf08      	it	eq
 8000ace:	f020 0001 	biceq.w	r0, r0, #1
 8000ad2:	4770      	bx	lr
 8000ad4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000ad8:	d121      	bne.n	8000b1e <__aeabi_d2f+0x7a>
 8000ada:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ade:	bfbc      	itt	lt
 8000ae0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ae4:	4770      	bxlt	lr
 8000ae6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000aea:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000aee:	f1c2 0218 	rsb	r2, r2, #24
 8000af2:	f1c2 0c20 	rsb	ip, r2, #32
 8000af6:	fa10 f30c 	lsls.w	r3, r0, ip
 8000afa:	fa20 f002 	lsr.w	r0, r0, r2
 8000afe:	bf18      	it	ne
 8000b00:	f040 0001 	orrne.w	r0, r0, #1
 8000b04:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b08:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b0c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b10:	ea40 000c 	orr.w	r0, r0, ip
 8000b14:	fa23 f302 	lsr.w	r3, r3, r2
 8000b18:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b1c:	e7cc      	b.n	8000ab8 <__aeabi_d2f+0x14>
 8000b1e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b22:	d107      	bne.n	8000b34 <__aeabi_d2f+0x90>
 8000b24:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b28:	bf1e      	ittt	ne
 8000b2a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b2e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b32:	4770      	bxne	lr
 8000b34:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b38:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b3c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b40:	4770      	bx	lr
 8000b42:	bf00      	nop

08000b44 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b44:	b510      	push	{r4, lr}
 8000b46:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b48:	4b0e      	ldr	r3, [pc, #56]	; (8000b84 <HAL_InitTick+0x40>)
 8000b4a:	7818      	ldrb	r0, [r3, #0]
 8000b4c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b50:	fbb3 f3f0 	udiv	r3, r3, r0
 8000b54:	4a0c      	ldr	r2, [pc, #48]	; (8000b88 <HAL_InitTick+0x44>)
 8000b56:	6810      	ldr	r0, [r2, #0]
 8000b58:	fbb0 f0f3 	udiv	r0, r0, r3
 8000b5c:	f000 fc20 	bl	80013a0 <HAL_SYSTICK_Config>
 8000b60:	b968      	cbnz	r0, 8000b7e <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b62:	2c0f      	cmp	r4, #15
 8000b64:	d901      	bls.n	8000b6a <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 8000b66:	2001      	movs	r0, #1
 8000b68:	e00a      	b.n	8000b80 <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	4621      	mov	r1, r4
 8000b6e:	f04f 30ff 	mov.w	r0, #4294967295
 8000b72:	f000 fbcf 	bl	8001314 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b76:	4b03      	ldr	r3, [pc, #12]	; (8000b84 <HAL_InitTick+0x40>)
 8000b78:	605c      	str	r4, [r3, #4]
  }

  /* Return function status */
  return HAL_OK;
 8000b7a:	2000      	movs	r0, #0
 8000b7c:	e000      	b.n	8000b80 <HAL_InitTick+0x3c>
    return HAL_ERROR;
 8000b7e:	2001      	movs	r0, #1
}
 8000b80:	bd10      	pop	{r4, pc}
 8000b82:	bf00      	nop
 8000b84:	20000000 	.word	0x20000000
 8000b88:	20000014 	.word	0x20000014

08000b8c <HAL_Init>:
{
 8000b8c:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b8e:	4a07      	ldr	r2, [pc, #28]	; (8000bac <HAL_Init+0x20>)
 8000b90:	6813      	ldr	r3, [r2, #0]
 8000b92:	f043 0310 	orr.w	r3, r3, #16
 8000b96:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b98:	2003      	movs	r0, #3
 8000b9a:	f000 fba9 	bl	80012f0 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b9e:	2000      	movs	r0, #0
 8000ba0:	f7ff ffd0 	bl	8000b44 <HAL_InitTick>
  HAL_MspInit();
 8000ba4:	f003 f888 	bl	8003cb8 <HAL_MspInit>
}
 8000ba8:	2000      	movs	r0, #0
 8000baa:	bd08      	pop	{r3, pc}
 8000bac:	40022000 	.word	0x40022000

08000bb0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000bb0:	4a03      	ldr	r2, [pc, #12]	; (8000bc0 <HAL_IncTick+0x10>)
 8000bb2:	6811      	ldr	r1, [r2, #0]
 8000bb4:	4b03      	ldr	r3, [pc, #12]	; (8000bc4 <HAL_IncTick+0x14>)
 8000bb6:	781b      	ldrb	r3, [r3, #0]
 8000bb8:	440b      	add	r3, r1
 8000bba:	6013      	str	r3, [r2, #0]
}
 8000bbc:	4770      	bx	lr
 8000bbe:	bf00      	nop
 8000bc0:	2000009c 	.word	0x2000009c
 8000bc4:	20000000 	.word	0x20000000

08000bc8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000bc8:	4b01      	ldr	r3, [pc, #4]	; (8000bd0 <HAL_GetTick+0x8>)
 8000bca:	6818      	ldr	r0, [r3, #0]
}
 8000bcc:	4770      	bx	lr
 8000bce:	bf00      	nop
 8000bd0:	2000009c 	.word	0x2000009c

08000bd4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000bd4:	b538      	push	{r3, r4, r5, lr}
 8000bd6:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000bd8:	f7ff fff6 	bl	8000bc8 <HAL_GetTick>
 8000bdc:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000bde:	f1b4 3fff 	cmp.w	r4, #4294967295
 8000be2:	d002      	beq.n	8000bea <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 8000be4:	4b04      	ldr	r3, [pc, #16]	; (8000bf8 <HAL_Delay+0x24>)
 8000be6:	781b      	ldrb	r3, [r3, #0]
 8000be8:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000bea:	f7ff ffed 	bl	8000bc8 <HAL_GetTick>
 8000bee:	1b40      	subs	r0, r0, r5
 8000bf0:	42a0      	cmp	r0, r4
 8000bf2:	d3fa      	bcc.n	8000bea <HAL_Delay+0x16>
  {
  }
}
 8000bf4:	bd38      	pop	{r3, r4, r5, pc}
 8000bf6:	bf00      	nop
 8000bf8:	20000000 	.word	0x20000000

08000bfc <HAL_CAN_Init>:
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000bfc:	2800      	cmp	r0, #0
 8000bfe:	f000 80a1 	beq.w	8000d44 <HAL_CAN_Init+0x148>
{
 8000c02:	b538      	push	{r3, r4, r5, lr}
 8000c04:	4604      	mov	r4, r0
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000c06:	f890 3020 	ldrb.w	r3, [r0, #32]
 8000c0a:	b1d3      	cbz	r3, 8000c42 <HAL_CAN_Init+0x46>
    HAL_CAN_MspInit(hcan);
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000c0c:	6822      	ldr	r2, [r4, #0]
 8000c0e:	6813      	ldr	r3, [r2, #0]
 8000c10:	f043 0301 	orr.w	r3, r3, #1
 8000c14:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000c16:	f7ff ffd7 	bl	8000bc8 <HAL_GetTick>
 8000c1a:	4605      	mov	r5, r0

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000c1c:	6823      	ldr	r3, [r4, #0]
 8000c1e:	685a      	ldr	r2, [r3, #4]
 8000c20:	f012 0f01 	tst.w	r2, #1
 8000c24:	d110      	bne.n	8000c48 <HAL_CAN_Init+0x4c>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000c26:	f7ff ffcf 	bl	8000bc8 <HAL_GetTick>
 8000c2a:	1b40      	subs	r0, r0, r5
 8000c2c:	280a      	cmp	r0, #10
 8000c2e:	d9f5      	bls.n	8000c1c <HAL_CAN_Init+0x20>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000c30:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000c32:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c36:	6263      	str	r3, [r4, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000c38:	2305      	movs	r3, #5
 8000c3a:	f884 3020 	strb.w	r3, [r4, #32]

      return HAL_ERROR;
 8000c3e:	2001      	movs	r0, #1
  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;

  /* Return function status */
  return HAL_OK;
}
 8000c40:	bd38      	pop	{r3, r4, r5, pc}
    HAL_CAN_MspInit(hcan);
 8000c42:	f002 faa3 	bl	800318c <HAL_CAN_MspInit>
 8000c46:	e7e1      	b.n	8000c0c <HAL_CAN_Init+0x10>
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000c48:	681a      	ldr	r2, [r3, #0]
 8000c4a:	f022 0202 	bic.w	r2, r2, #2
 8000c4e:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 8000c50:	f7ff ffba 	bl	8000bc8 <HAL_GetTick>
 8000c54:	4605      	mov	r5, r0
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000c56:	6823      	ldr	r3, [r4, #0]
 8000c58:	685a      	ldr	r2, [r3, #4]
 8000c5a:	f012 0f02 	tst.w	r2, #2
 8000c5e:	d00d      	beq.n	8000c7c <HAL_CAN_Init+0x80>
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000c60:	f7ff ffb2 	bl	8000bc8 <HAL_GetTick>
 8000c64:	1b40      	subs	r0, r0, r5
 8000c66:	280a      	cmp	r0, #10
 8000c68:	d9f5      	bls.n	8000c56 <HAL_CAN_Init+0x5a>
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000c6a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000c6c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c70:	6263      	str	r3, [r4, #36]	; 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 8000c72:	2305      	movs	r3, #5
 8000c74:	f884 3020 	strb.w	r3, [r4, #32]
      return HAL_ERROR;
 8000c78:	2001      	movs	r0, #1
 8000c7a:	e7e1      	b.n	8000c40 <HAL_CAN_Init+0x44>
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000c7c:	7e22      	ldrb	r2, [r4, #24]
 8000c7e:	2a01      	cmp	r2, #1
 8000c80:	d03d      	beq.n	8000cfe <HAL_CAN_Init+0x102>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000c82:	681a      	ldr	r2, [r3, #0]
 8000c84:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000c88:	601a      	str	r2, [r3, #0]
  if (hcan->Init.AutoBusOff == ENABLE)
 8000c8a:	7e63      	ldrb	r3, [r4, #25]
 8000c8c:	2b01      	cmp	r3, #1
 8000c8e:	d03b      	beq.n	8000d08 <HAL_CAN_Init+0x10c>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000c90:	6822      	ldr	r2, [r4, #0]
 8000c92:	6813      	ldr	r3, [r2, #0]
 8000c94:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000c98:	6013      	str	r3, [r2, #0]
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000c9a:	7ea3      	ldrb	r3, [r4, #26]
 8000c9c:	2b01      	cmp	r3, #1
 8000c9e:	d039      	beq.n	8000d14 <HAL_CAN_Init+0x118>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000ca0:	6822      	ldr	r2, [r4, #0]
 8000ca2:	6813      	ldr	r3, [r2, #0]
 8000ca4:	f023 0320 	bic.w	r3, r3, #32
 8000ca8:	6013      	str	r3, [r2, #0]
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000caa:	7ee3      	ldrb	r3, [r4, #27]
 8000cac:	2b01      	cmp	r3, #1
 8000cae:	d037      	beq.n	8000d20 <HAL_CAN_Init+0x124>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000cb0:	6822      	ldr	r2, [r4, #0]
 8000cb2:	6813      	ldr	r3, [r2, #0]
 8000cb4:	f043 0310 	orr.w	r3, r3, #16
 8000cb8:	6013      	str	r3, [r2, #0]
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000cba:	7f23      	ldrb	r3, [r4, #28]
 8000cbc:	2b01      	cmp	r3, #1
 8000cbe:	d035      	beq.n	8000d2c <HAL_CAN_Init+0x130>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000cc0:	6822      	ldr	r2, [r4, #0]
 8000cc2:	6813      	ldr	r3, [r2, #0]
 8000cc4:	f023 0308 	bic.w	r3, r3, #8
 8000cc8:	6013      	str	r3, [r2, #0]
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000cca:	7f63      	ldrb	r3, [r4, #29]
 8000ccc:	2b01      	cmp	r3, #1
 8000cce:	d033      	beq.n	8000d38 <HAL_CAN_Init+0x13c>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000cd0:	6822      	ldr	r2, [r4, #0]
 8000cd2:	6813      	ldr	r3, [r2, #0]
 8000cd4:	f023 0304 	bic.w	r3, r3, #4
 8000cd8:	6013      	str	r3, [r2, #0]
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000cda:	68a3      	ldr	r3, [r4, #8]
 8000cdc:	68e2      	ldr	r2, [r4, #12]
 8000cde:	4313      	orrs	r3, r2
 8000ce0:	6922      	ldr	r2, [r4, #16]
 8000ce2:	4313      	orrs	r3, r2
 8000ce4:	6962      	ldr	r2, [r4, #20]
 8000ce6:	4313      	orrs	r3, r2
 8000ce8:	6862      	ldr	r2, [r4, #4]
 8000cea:	3a01      	subs	r2, #1
 8000cec:	6821      	ldr	r1, [r4, #0]
 8000cee:	4313      	orrs	r3, r2
 8000cf0:	61cb      	str	r3, [r1, #28]
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000cf2:	2000      	movs	r0, #0
 8000cf4:	6260      	str	r0, [r4, #36]	; 0x24
  hcan->State = HAL_CAN_STATE_READY;
 8000cf6:	2301      	movs	r3, #1
 8000cf8:	f884 3020 	strb.w	r3, [r4, #32]
  return HAL_OK;
 8000cfc:	e7a0      	b.n	8000c40 <HAL_CAN_Init+0x44>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000cfe:	681a      	ldr	r2, [r3, #0]
 8000d00:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000d04:	601a      	str	r2, [r3, #0]
 8000d06:	e7c0      	b.n	8000c8a <HAL_CAN_Init+0x8e>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000d08:	6822      	ldr	r2, [r4, #0]
 8000d0a:	6813      	ldr	r3, [r2, #0]
 8000d0c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000d10:	6013      	str	r3, [r2, #0]
 8000d12:	e7c2      	b.n	8000c9a <HAL_CAN_Init+0x9e>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000d14:	6822      	ldr	r2, [r4, #0]
 8000d16:	6813      	ldr	r3, [r2, #0]
 8000d18:	f043 0320 	orr.w	r3, r3, #32
 8000d1c:	6013      	str	r3, [r2, #0]
 8000d1e:	e7c4      	b.n	8000caa <HAL_CAN_Init+0xae>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000d20:	6822      	ldr	r2, [r4, #0]
 8000d22:	6813      	ldr	r3, [r2, #0]
 8000d24:	f023 0310 	bic.w	r3, r3, #16
 8000d28:	6013      	str	r3, [r2, #0]
 8000d2a:	e7c6      	b.n	8000cba <HAL_CAN_Init+0xbe>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000d2c:	6822      	ldr	r2, [r4, #0]
 8000d2e:	6813      	ldr	r3, [r2, #0]
 8000d30:	f043 0308 	orr.w	r3, r3, #8
 8000d34:	6013      	str	r3, [r2, #0]
 8000d36:	e7c8      	b.n	8000cca <HAL_CAN_Init+0xce>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000d38:	6822      	ldr	r2, [r4, #0]
 8000d3a:	6813      	ldr	r3, [r2, #0]
 8000d3c:	f043 0304 	orr.w	r3, r3, #4
 8000d40:	6013      	str	r3, [r2, #0]
 8000d42:	e7ca      	b.n	8000cda <HAL_CAN_Init+0xde>
    return HAL_ERROR;
 8000d44:	2001      	movs	r0, #1
}
 8000d46:	4770      	bx	lr

08000d48 <HAL_CAN_ConfigFilter>:
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8000d48:	6802      	ldr	r2, [r0, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000d4a:	f890 3020 	ldrb.w	r3, [r0, #32]

  if ((state == HAL_CAN_STATE_READY) ||
 8000d4e:	3b01      	subs	r3, #1
 8000d50:	b2db      	uxtb	r3, r3
 8000d52:	2b01      	cmp	r3, #1
 8000d54:	d905      	bls.n	8000d62 <HAL_CAN_ConfigFilter+0x1a>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000d56:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000d58:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000d5c:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8000d5e:	2001      	movs	r0, #1
  }
}
 8000d60:	4770      	bx	lr
{
 8000d62:	b510      	push	{r4, lr}
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000d64:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
 8000d68:	f043 0301 	orr.w	r3, r3, #1
 8000d6c:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8000d70:	694b      	ldr	r3, [r1, #20]
 8000d72:	f003 031f 	and.w	r3, r3, #31
 8000d76:	2001      	movs	r0, #1
 8000d78:	fa00 f303 	lsl.w	r3, r0, r3
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8000d7c:	f8d2 021c 	ldr.w	r0, [r2, #540]	; 0x21c
 8000d80:	ea6f 0c03 	mvn.w	ip, r3
 8000d84:	ea20 0003 	bic.w	r0, r0, r3
 8000d88:	f8c2 021c 	str.w	r0, [r2, #540]	; 0x21c
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8000d8c:	69c8      	ldr	r0, [r1, #28]
 8000d8e:	b9c0      	cbnz	r0, 8000dc2 <HAL_CAN_ConfigFilter+0x7a>
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8000d90:	f8d2 020c 	ldr.w	r0, [r2, #524]	; 0x20c
 8000d94:	ea0c 0000 	and.w	r0, ip, r0
 8000d98:	f8c2 020c 	str.w	r0, [r2, #524]	; 0x20c
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000d9c:	888c      	ldrh	r4, [r1, #4]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000d9e:	6948      	ldr	r0, [r1, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000da0:	f8d1 e00c 	ldr.w	lr, [r1, #12]
 8000da4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000da8:	3048      	adds	r0, #72	; 0x48
 8000daa:	f842 4030 	str.w	r4, [r2, r0, lsl #3]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8000dae:	880c      	ldrh	r4, [r1, #0]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000db0:	6948      	ldr	r0, [r1, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000db2:	f8d1 e008 	ldr.w	lr, [r1, #8]
 8000db6:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000dba:	3048      	adds	r0, #72	; 0x48
 8000dbc:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 8000dc0:	6044      	str	r4, [r0, #4]
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8000dc2:	69c8      	ldr	r0, [r1, #28]
 8000dc4:	2801      	cmp	r0, #1
 8000dc6:	d01a      	beq.n	8000dfe <HAL_CAN_ConfigFilter+0xb6>
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8000dc8:	6988      	ldr	r0, [r1, #24]
 8000dca:	bb88      	cbnz	r0, 8000e30 <HAL_CAN_ConfigFilter+0xe8>
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8000dcc:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8000dd0:	ea0c 0000 	and.w	r0, ip, r0
 8000dd4:	f8c2 0204 	str.w	r0, [r2, #516]	; 0x204
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8000dd8:	6908      	ldr	r0, [r1, #16]
 8000dda:	bb78      	cbnz	r0, 8000e3c <HAL_CAN_ConfigFilter+0xf4>
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8000ddc:	f8d2 0214 	ldr.w	r0, [r2, #532]	; 0x214
 8000de0:	ea0c 0000 	and.w	r0, ip, r0
 8000de4:	f8c2 0214 	str.w	r0, [r2, #532]	; 0x214
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8000de8:	6a09      	ldr	r1, [r1, #32]
 8000dea:	2901      	cmp	r1, #1
 8000dec:	d02c      	beq.n	8000e48 <HAL_CAN_ConfigFilter+0x100>
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000dee:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
 8000df2:	f023 0301 	bic.w	r3, r3, #1
 8000df6:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
    return HAL_OK;
 8000dfa:	2000      	movs	r0, #0
}
 8000dfc:	bd10      	pop	{r4, pc}
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8000dfe:	f8d2 020c 	ldr.w	r0, [r2, #524]	; 0x20c
 8000e02:	4318      	orrs	r0, r3
 8000e04:	f8c2 020c 	str.w	r0, [r2, #524]	; 0x20c
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000e08:	888c      	ldrh	r4, [r1, #4]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000e0a:	6948      	ldr	r0, [r1, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000e0c:	f8d1 e000 	ldr.w	lr, [r1]
 8000e10:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000e14:	3048      	adds	r0, #72	; 0x48
 8000e16:	f842 4030 	str.w	r4, [r2, r0, lsl #3]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8000e1a:	898c      	ldrh	r4, [r1, #12]
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000e1c:	6948      	ldr	r0, [r1, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000e1e:	f8d1 e008 	ldr.w	lr, [r1, #8]
 8000e22:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000e26:	3048      	adds	r0, #72	; 0x48
 8000e28:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 8000e2c:	6044      	str	r4, [r0, #4]
 8000e2e:	e7cb      	b.n	8000dc8 <HAL_CAN_ConfigFilter+0x80>
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8000e30:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8000e34:	4318      	orrs	r0, r3
 8000e36:	f8c2 0204 	str.w	r0, [r2, #516]	; 0x204
 8000e3a:	e7cd      	b.n	8000dd8 <HAL_CAN_ConfigFilter+0x90>
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8000e3c:	f8d2 0214 	ldr.w	r0, [r2, #532]	; 0x214
 8000e40:	4318      	orrs	r0, r3
 8000e42:	f8c2 0214 	str.w	r0, [r2, #532]	; 0x214
 8000e46:	e7cf      	b.n	8000de8 <HAL_CAN_ConfigFilter+0xa0>
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8000e48:	f8d2 121c 	ldr.w	r1, [r2, #540]	; 0x21c
 8000e4c:	430b      	orrs	r3, r1
 8000e4e:	f8c2 321c 	str.w	r3, [r2, #540]	; 0x21c
 8000e52:	e7cc      	b.n	8000dee <HAL_CAN_ConfigFilter+0xa6>

08000e54 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8000e54:	b570      	push	{r4, r5, r6, lr}
 8000e56:	4604      	mov	r4, r0
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8000e58:	f890 5020 	ldrb.w	r5, [r0, #32]
 8000e5c:	b2ed      	uxtb	r5, r5
 8000e5e:	2d01      	cmp	r5, #1
 8000e60:	d006      	beq.n	8000e70 <HAL_CAN_Start+0x1c>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8000e62:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000e64:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000e68:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8000e6a:	2501      	movs	r5, #1
  }
}
 8000e6c:	4628      	mov	r0, r5
 8000e6e:	bd70      	pop	{r4, r5, r6, pc}
    hcan->State = HAL_CAN_STATE_LISTENING;
 8000e70:	2302      	movs	r3, #2
 8000e72:	f880 3020 	strb.w	r3, [r0, #32]
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000e76:	6802      	ldr	r2, [r0, #0]
 8000e78:	6813      	ldr	r3, [r2, #0]
 8000e7a:	f023 0301 	bic.w	r3, r3, #1
 8000e7e:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8000e80:	f7ff fea2 	bl	8000bc8 <HAL_GetTick>
 8000e84:	4606      	mov	r6, r0
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000e86:	6823      	ldr	r3, [r4, #0]
 8000e88:	685b      	ldr	r3, [r3, #4]
 8000e8a:	f013 0f01 	tst.w	r3, #1
 8000e8e:	d00c      	beq.n	8000eaa <HAL_CAN_Start+0x56>
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000e90:	f7ff fe9a 	bl	8000bc8 <HAL_GetTick>
 8000e94:	1b83      	subs	r3, r0, r6
 8000e96:	2b0a      	cmp	r3, #10
 8000e98:	d9f5      	bls.n	8000e86 <HAL_CAN_Start+0x32>
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000e9a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000e9c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ea0:	6263      	str	r3, [r4, #36]	; 0x24
        hcan->State = HAL_CAN_STATE_ERROR;
 8000ea2:	2305      	movs	r3, #5
 8000ea4:	f884 3020 	strb.w	r3, [r4, #32]
        return HAL_ERROR;
 8000ea8:	e7e0      	b.n	8000e6c <HAL_CAN_Start+0x18>
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000eaa:	2500      	movs	r5, #0
 8000eac:	6265      	str	r5, [r4, #36]	; 0x24
    return HAL_OK;
 8000eae:	e7dd      	b.n	8000e6c <HAL_CAN_Start+0x18>

08000eb0 <HAL_CAN_Stop>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Stop(CAN_HandleTypeDef *hcan)
{
 8000eb0:	b538      	push	{r3, r4, r5, lr}
 8000eb2:	4604      	mov	r4, r0
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_LISTENING)
 8000eb4:	f890 3020 	ldrb.w	r3, [r0, #32]
 8000eb8:	b2db      	uxtb	r3, r3
 8000eba:	2b02      	cmp	r3, #2
 8000ebc:	d005      	beq.n	8000eca <HAL_CAN_Stop+0x1a>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_STARTED;
 8000ebe:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000ec0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000ec4:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8000ec6:	2001      	movs	r0, #1
  }
}
 8000ec8:	bd38      	pop	{r3, r4, r5, pc}
    SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000eca:	6802      	ldr	r2, [r0, #0]
 8000ecc:	6813      	ldr	r3, [r2, #0]
 8000ece:	f043 0301 	orr.w	r3, r3, #1
 8000ed2:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8000ed4:	f7ff fe78 	bl	8000bc8 <HAL_GetTick>
 8000ed8:	4605      	mov	r5, r0
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000eda:	6823      	ldr	r3, [r4, #0]
 8000edc:	685a      	ldr	r2, [r3, #4]
 8000ede:	f012 0f01 	tst.w	r2, #1
 8000ee2:	d10d      	bne.n	8000f00 <HAL_CAN_Stop+0x50>
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000ee4:	f7ff fe70 	bl	8000bc8 <HAL_GetTick>
 8000ee8:	1b43      	subs	r3, r0, r5
 8000eea:	2b0a      	cmp	r3, #10
 8000eec:	d9f5      	bls.n	8000eda <HAL_CAN_Stop+0x2a>
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000eee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000ef0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ef4:	6263      	str	r3, [r4, #36]	; 0x24
        hcan->State = HAL_CAN_STATE_ERROR;
 8000ef6:	2305      	movs	r3, #5
 8000ef8:	f884 3020 	strb.w	r3, [r4, #32]
        return HAL_ERROR;
 8000efc:	2001      	movs	r0, #1
 8000efe:	e7e3      	b.n	8000ec8 <HAL_CAN_Stop+0x18>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000f00:	681a      	ldr	r2, [r3, #0]
 8000f02:	f022 0202 	bic.w	r2, r2, #2
 8000f06:	601a      	str	r2, [r3, #0]
    hcan->State = HAL_CAN_STATE_READY;
 8000f08:	2301      	movs	r3, #1
 8000f0a:	f884 3020 	strb.w	r3, [r4, #32]
    return HAL_OK;
 8000f0e:	2000      	movs	r0, #0
 8000f10:	e7da      	b.n	8000ec8 <HAL_CAN_Stop+0x18>

08000f12 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
  HAL_CAN_StateTypeDef state = hcan->State;
 8000f12:	f890 c020 	ldrb.w	ip, [r0, #32]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8000f16:	f10c 3cff 	add.w	ip, ip, #4294967295
 8000f1a:	fa5f fc8c 	uxtb.w	ip, ip
 8000f1e:	f1bc 0f01 	cmp.w	ip, #1
 8000f22:	f200 809b 	bhi.w	800105c <HAL_CAN_GetRxMessage+0x14a>
{
 8000f26:	b410      	push	{r4}
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8000f28:	b951      	cbnz	r1, 8000f40 <HAL_CAN_GetRxMessage+0x2e>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8000f2a:	6804      	ldr	r4, [r0, #0]
 8000f2c:	68e4      	ldr	r4, [r4, #12]
 8000f2e:	f014 0f03 	tst.w	r4, #3
 8000f32:	d110      	bne.n	8000f56 <HAL_CAN_GetRxMessage+0x44>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000f34:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000f36:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000f3a:	6243      	str	r3, [r0, #36]	; 0x24

        return HAL_ERROR;
 8000f3c:	2001      	movs	r0, #1
 8000f3e:	e07b      	b.n	8001038 <HAL_CAN_GetRxMessage+0x126>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8000f40:	6804      	ldr	r4, [r0, #0]
 8000f42:	6924      	ldr	r4, [r4, #16]
 8000f44:	f014 0f03 	tst.w	r4, #3
 8000f48:	d105      	bne.n	8000f56 <HAL_CAN_GetRxMessage+0x44>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000f4a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8000f4c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000f50:	6243      	str	r3, [r0, #36]	; 0x24

        return HAL_ERROR;
 8000f52:	2001      	movs	r0, #1
 8000f54:	e070      	b.n	8001038 <HAL_CAN_GetRxMessage+0x126>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8000f56:	f101 041b 	add.w	r4, r1, #27
 8000f5a:	0124      	lsls	r4, r4, #4
 8000f5c:	f8d0 c000 	ldr.w	ip, [r0]
 8000f60:	f85c 4004 	ldr.w	r4, [ip, r4]
 8000f64:	f004 0404 	and.w	r4, r4, #4
 8000f68:	6094      	str	r4, [r2, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8000f6a:	2c00      	cmp	r4, #0
 8000f6c:	d166      	bne.n	800103c <HAL_CAN_GetRxMessage+0x12a>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8000f6e:	f101 041b 	add.w	r4, r1, #27
 8000f72:	0124      	lsls	r4, r4, #4
 8000f74:	f8d0 c000 	ldr.w	ip, [r0]
 8000f78:	f85c 4004 	ldr.w	r4, [ip, r4]
 8000f7c:	0d64      	lsrs	r4, r4, #21
 8000f7e:	6014      	str	r4, [r2, #0]
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8000f80:	6804      	ldr	r4, [r0, #0]
 8000f82:	f101 0c1b 	add.w	ip, r1, #27
 8000f86:	ea4f 1c0c 	mov.w	ip, ip, lsl #4
 8000f8a:	f854 400c 	ldr.w	r4, [r4, ip]
 8000f8e:	f004 0402 	and.w	r4, r4, #2
 8000f92:	60d4      	str	r4, [r2, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8000f94:	6804      	ldr	r4, [r0, #0]
 8000f96:	4464      	add	r4, ip
 8000f98:	6864      	ldr	r4, [r4, #4]
 8000f9a:	f004 040f 	and.w	r4, r4, #15
 8000f9e:	6114      	str	r4, [r2, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8000fa0:	6804      	ldr	r4, [r0, #0]
 8000fa2:	4464      	add	r4, ip
 8000fa4:	6864      	ldr	r4, [r4, #4]
 8000fa6:	f3c4 2407 	ubfx	r4, r4, #8, #8
 8000faa:	6194      	str	r4, [r2, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8000fac:	6804      	ldr	r4, [r0, #0]
 8000fae:	4464      	add	r4, ip
 8000fb0:	6864      	ldr	r4, [r4, #4]
 8000fb2:	0c24      	lsrs	r4, r4, #16
 8000fb4:	6154      	str	r4, [r2, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8000fb6:	6802      	ldr	r2, [r0, #0]
 8000fb8:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8000fbc:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 8000fc0:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8000fc2:	6802      	ldr	r2, [r0, #0]
 8000fc4:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8000fc8:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 8000fcc:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8000fd0:	705a      	strb	r2, [r3, #1]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8000fd2:	6802      	ldr	r2, [r0, #0]
 8000fd4:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8000fd8:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 8000fdc:	f3c2 4207 	ubfx	r2, r2, #16, #8
 8000fe0:	709a      	strb	r2, [r3, #2]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8000fe2:	6802      	ldr	r2, [r0, #0]
 8000fe4:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8000fe8:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 8000fec:	0e12      	lsrs	r2, r2, #24
 8000fee:	70da      	strb	r2, [r3, #3]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8000ff0:	6802      	ldr	r2, [r0, #0]
 8000ff2:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8000ff6:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8000ffa:	711a      	strb	r2, [r3, #4]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8000ffc:	6802      	ldr	r2, [r0, #0]
 8000ffe:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8001002:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8001006:	f3c2 2207 	ubfx	r2, r2, #8, #8
 800100a:	715a      	strb	r2, [r3, #5]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800100c:	6802      	ldr	r2, [r0, #0]
 800100e:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8001012:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8001016:	f3c2 4207 	ubfx	r2, r2, #16, #8
 800101a:	719a      	strb	r2, [r3, #6]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800101c:	6802      	ldr	r2, [r0, #0]
 800101e:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8001022:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8001026:	0e12      	lsrs	r2, r2, #24
 8001028:	71da      	strb	r2, [r3, #7]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800102a:	b989      	cbnz	r1, 8001050 <HAL_CAN_GetRxMessage+0x13e>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800102c:	6802      	ldr	r2, [r0, #0]
 800102e:	68d3      	ldr	r3, [r2, #12]
 8001030:	f043 0320 	orr.w	r3, r3, #32
 8001034:	60d3      	str	r3, [r2, #12]
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
    }

    /* Return function status */
    return HAL_OK;
 8001036:	2000      	movs	r0, #0
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;

    return HAL_ERROR;
  }
}
 8001038:	bc10      	pop	{r4}
 800103a:	4770      	bx	lr
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800103c:	f101 041b 	add.w	r4, r1, #27
 8001040:	0124      	lsls	r4, r4, #4
 8001042:	f8d0 c000 	ldr.w	ip, [r0]
 8001046:	f85c 4004 	ldr.w	r4, [ip, r4]
 800104a:	08e4      	lsrs	r4, r4, #3
 800104c:	6054      	str	r4, [r2, #4]
 800104e:	e797      	b.n	8000f80 <HAL_CAN_GetRxMessage+0x6e>
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001050:	6802      	ldr	r2, [r0, #0]
 8001052:	6913      	ldr	r3, [r2, #16]
 8001054:	f043 0320 	orr.w	r3, r3, #32
 8001058:	6113      	str	r3, [r2, #16]
 800105a:	e7ec      	b.n	8001036 <HAL_CAN_GetRxMessage+0x124>
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800105c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800105e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001062:	6243      	str	r3, [r0, #36]	; 0x24
    return HAL_ERROR;
 8001064:	2001      	movs	r0, #1
}
 8001066:	4770      	bx	lr

08001068 <HAL_CAN_ActivateNotification>:
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
  HAL_CAN_StateTypeDef state = hcan->State;
 8001068:	f890 3020 	ldrb.w	r3, [r0, #32]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800106c:	3b01      	subs	r3, #1
 800106e:	b2db      	uxtb	r3, r3
 8001070:	2b01      	cmp	r3, #1
 8001072:	d905      	bls.n	8001080 <HAL_CAN_ActivateNotification+0x18>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001074:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001076:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800107a:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 800107c:	2001      	movs	r0, #1
  }
}
 800107e:	4770      	bx	lr
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001080:	6802      	ldr	r2, [r0, #0]
 8001082:	6953      	ldr	r3, [r2, #20]
 8001084:	4319      	orrs	r1, r3
 8001086:	6151      	str	r1, [r2, #20]
    return HAL_OK;
 8001088:	2000      	movs	r0, #0
 800108a:	4770      	bx	lr

0800108c <HAL_CAN_TxMailbox0CompleteCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800108c:	4770      	bx	lr

0800108e <HAL_CAN_TxMailbox1CompleteCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 800108e:	4770      	bx	lr

08001090 <HAL_CAN_TxMailbox2CompleteCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8001090:	4770      	bx	lr

08001092 <HAL_CAN_TxMailbox0AbortCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8001092:	4770      	bx	lr

08001094 <HAL_CAN_TxMailbox1AbortCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8001094:	4770      	bx	lr

08001096 <HAL_CAN_TxMailbox2AbortCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8001096:	4770      	bx	lr

08001098 <HAL_CAN_RxFifo0MsgPendingCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8001098:	4770      	bx	lr

0800109a <HAL_CAN_RxFifo0FullCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800109a:	4770      	bx	lr

0800109c <HAL_CAN_RxFifo1MsgPendingCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800109c:	4770      	bx	lr

0800109e <HAL_CAN_RxFifo1FullCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800109e:	4770      	bx	lr

080010a0 <HAL_CAN_SleepCallback>:
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80010a0:	4770      	bx	lr

080010a2 <HAL_CAN_WakeUpFromRxMsgCallback>:

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80010a2:	4770      	bx	lr

080010a4 <HAL_CAN_ErrorCallback>:
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80010a4:	4770      	bx	lr

080010a6 <HAL_CAN_IRQHandler>:
{
 80010a6:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80010aa:	4605      	mov	r5, r0
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80010ac:	6803      	ldr	r3, [r0, #0]
 80010ae:	695c      	ldr	r4, [r3, #20]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80010b0:	f8d3 8004 	ldr.w	r8, [r3, #4]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80010b4:	689f      	ldr	r7, [r3, #8]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80010b6:	f8d3 b00c 	ldr.w	fp, [r3, #12]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80010ba:	f8d3 a010 	ldr.w	sl, [r3, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80010be:	f8d3 9018 	ldr.w	r9, [r3, #24]
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80010c2:	f014 0601 	ands.w	r6, r4, #1
 80010c6:	d03b      	beq.n	8001140 <HAL_CAN_IRQHandler+0x9a>
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80010c8:	f017 0601 	ands.w	r6, r7, #1
 80010cc:	d016      	beq.n	80010fc <HAL_CAN_IRQHandler+0x56>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80010ce:	2201      	movs	r2, #1
 80010d0:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80010d2:	f017 0f02 	tst.w	r7, #2
 80010d6:	d108      	bne.n	80010ea <HAL_CAN_IRQHandler+0x44>
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80010d8:	f017 0f04 	tst.w	r7, #4
 80010dc:	d10c      	bne.n	80010f8 <HAL_CAN_IRQHandler+0x52>
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80010de:	f017 0608 	ands.w	r6, r7, #8
 80010e2:	d006      	beq.n	80010f2 <HAL_CAN_IRQHandler+0x4c>
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80010e4:	f44f 5680 	mov.w	r6, #4096	; 0x1000
 80010e8:	e008      	b.n	80010fc <HAL_CAN_IRQHandler+0x56>
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80010ea:	f7ff ffcf 	bl	800108c <HAL_CAN_TxMailbox0CompleteCallback>
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80010ee:	2600      	movs	r6, #0
 80010f0:	e004      	b.n	80010fc <HAL_CAN_IRQHandler+0x56>
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80010f2:	f7ff ffce 	bl	8001092 <HAL_CAN_TxMailbox0AbortCallback>
 80010f6:	e001      	b.n	80010fc <HAL_CAN_IRQHandler+0x56>
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80010f8:	f44f 6600 	mov.w	r6, #2048	; 0x800
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80010fc:	f417 7f80 	tst.w	r7, #256	; 0x100
 8001100:	d00d      	beq.n	800111e <HAL_CAN_IRQHandler+0x78>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001102:	682b      	ldr	r3, [r5, #0]
 8001104:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001108:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800110a:	f417 7f00 	tst.w	r7, #512	; 0x200
 800110e:	f040 8086 	bne.w	800121e <HAL_CAN_IRQHandler+0x178>
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8001112:	f417 6f80 	tst.w	r7, #1024	; 0x400
 8001116:	f000 8086 	beq.w	8001226 <HAL_CAN_IRQHandler+0x180>
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800111a:	f446 5600 	orr.w	r6, r6, #8192	; 0x2000
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800111e:	f417 3f80 	tst.w	r7, #65536	; 0x10000
 8001122:	d00d      	beq.n	8001140 <HAL_CAN_IRQHandler+0x9a>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001124:	682b      	ldr	r3, [r5, #0]
 8001126:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800112a:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800112c:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 8001130:	f040 8083 	bne.w	800123a <HAL_CAN_IRQHandler+0x194>
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001134:	f417 2f80 	tst.w	r7, #262144	; 0x40000
 8001138:	f000 8083 	beq.w	8001242 <HAL_CAN_IRQHandler+0x19c>
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800113c:	f446 4600 	orr.w	r6, r6, #32768	; 0x8000
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8001140:	f014 0f08 	tst.w	r4, #8
 8001144:	d007      	beq.n	8001156 <HAL_CAN_IRQHandler+0xb0>
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8001146:	f01b 0f10 	tst.w	fp, #16
 800114a:	d004      	beq.n	8001156 <HAL_CAN_IRQHandler+0xb0>
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 800114c:	f446 7600 	orr.w	r6, r6, #512	; 0x200
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8001150:	682b      	ldr	r3, [r5, #0]
 8001152:	2210      	movs	r2, #16
 8001154:	60da      	str	r2, [r3, #12]
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001156:	f014 0f04 	tst.w	r4, #4
 800115a:	d002      	beq.n	8001162 <HAL_CAN_IRQHandler+0xbc>
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800115c:	f01b 0f08 	tst.w	fp, #8
 8001160:	d179      	bne.n	8001256 <HAL_CAN_IRQHandler+0x1b0>
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8001162:	f014 0f02 	tst.w	r4, #2
 8001166:	d004      	beq.n	8001172 <HAL_CAN_IRQHandler+0xcc>
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001168:	682b      	ldr	r3, [r5, #0]
 800116a:	68db      	ldr	r3, [r3, #12]
 800116c:	f013 0f03 	tst.w	r3, #3
 8001170:	d178      	bne.n	8001264 <HAL_CAN_IRQHandler+0x1be>
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8001172:	f014 0f40 	tst.w	r4, #64	; 0x40
 8001176:	d007      	beq.n	8001188 <HAL_CAN_IRQHandler+0xe2>
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001178:	f01a 0f10 	tst.w	sl, #16
 800117c:	d004      	beq.n	8001188 <HAL_CAN_IRQHandler+0xe2>
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800117e:	f446 6680 	orr.w	r6, r6, #1024	; 0x400
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001182:	682b      	ldr	r3, [r5, #0]
 8001184:	2210      	movs	r2, #16
 8001186:	611a      	str	r2, [r3, #16]
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001188:	f014 0f20 	tst.w	r4, #32
 800118c:	d002      	beq.n	8001194 <HAL_CAN_IRQHandler+0xee>
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800118e:	f01a 0f08 	tst.w	sl, #8
 8001192:	d16b      	bne.n	800126c <HAL_CAN_IRQHandler+0x1c6>
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8001194:	f014 0f10 	tst.w	r4, #16
 8001198:	d004      	beq.n	80011a4 <HAL_CAN_IRQHandler+0xfe>
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800119a:	682b      	ldr	r3, [r5, #0]
 800119c:	691b      	ldr	r3, [r3, #16]
 800119e:	f013 0f03 	tst.w	r3, #3
 80011a2:	d16a      	bne.n	800127a <HAL_CAN_IRQHandler+0x1d4>
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80011a4:	f414 3f00 	tst.w	r4, #131072	; 0x20000
 80011a8:	d002      	beq.n	80011b0 <HAL_CAN_IRQHandler+0x10a>
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80011aa:	f018 0f10 	tst.w	r8, #16
 80011ae:	d168      	bne.n	8001282 <HAL_CAN_IRQHandler+0x1dc>
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80011b0:	f414 3f80 	tst.w	r4, #65536	; 0x10000
 80011b4:	d002      	beq.n	80011bc <HAL_CAN_IRQHandler+0x116>
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80011b6:	f018 0f08 	tst.w	r8, #8
 80011ba:	d169      	bne.n	8001290 <HAL_CAN_IRQHandler+0x1ea>
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80011bc:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 80011c0:	d07a      	beq.n	80012b8 <HAL_CAN_IRQHandler+0x212>
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80011c2:	f018 0f04 	tst.w	r8, #4
 80011c6:	d074      	beq.n	80012b2 <HAL_CAN_IRQHandler+0x20c>
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80011c8:	f414 7f80 	tst.w	r4, #256	; 0x100
 80011cc:	d004      	beq.n	80011d8 <HAL_CAN_IRQHandler+0x132>
 80011ce:	f019 0f01 	tst.w	r9, #1
 80011d2:	d001      	beq.n	80011d8 <HAL_CAN_IRQHandler+0x132>
        errorcode |= HAL_CAN_ERROR_EWG;
 80011d4:	f046 0601 	orr.w	r6, r6, #1
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80011d8:	f414 7f00 	tst.w	r4, #512	; 0x200
 80011dc:	d004      	beq.n	80011e8 <HAL_CAN_IRQHandler+0x142>
 80011de:	f019 0f02 	tst.w	r9, #2
 80011e2:	d001      	beq.n	80011e8 <HAL_CAN_IRQHandler+0x142>
        errorcode |= HAL_CAN_ERROR_EPV;
 80011e4:	f046 0602 	orr.w	r6, r6, #2
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80011e8:	f414 6f80 	tst.w	r4, #1024	; 0x400
 80011ec:	d004      	beq.n	80011f8 <HAL_CAN_IRQHandler+0x152>
 80011ee:	f019 0f04 	tst.w	r9, #4
 80011f2:	d001      	beq.n	80011f8 <HAL_CAN_IRQHandler+0x152>
        errorcode |= HAL_CAN_ERROR_BOF;
 80011f4:	f046 0604 	orr.w	r6, r6, #4
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80011f8:	f414 6f00 	tst.w	r4, #2048	; 0x800
 80011fc:	d059      	beq.n	80012b2 <HAL_CAN_IRQHandler+0x20c>
 80011fe:	f019 0970 	ands.w	r9, r9, #112	; 0x70
 8001202:	d056      	beq.n	80012b2 <HAL_CAN_IRQHandler+0x20c>
        switch (esrflags & CAN_ESR_LEC)
 8001204:	f1b9 0f40 	cmp.w	r9, #64	; 0x40
 8001208:	d065      	beq.n	80012d6 <HAL_CAN_IRQHandler+0x230>
 800120a:	d858      	bhi.n	80012be <HAL_CAN_IRQHandler+0x218>
 800120c:	f1b9 0f20 	cmp.w	r9, #32
 8001210:	d05e      	beq.n	80012d0 <HAL_CAN_IRQHandler+0x22a>
 8001212:	f1b9 0f30 	cmp.w	r9, #48	; 0x30
 8001216:	d142      	bne.n	800129e <HAL_CAN_IRQHandler+0x1f8>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001218:	f046 0620 	orr.w	r6, r6, #32
            break;
 800121c:	e044      	b.n	80012a8 <HAL_CAN_IRQHandler+0x202>
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800121e:	4628      	mov	r0, r5
 8001220:	f7ff ff35 	bl	800108e <HAL_CAN_TxMailbox1CompleteCallback>
 8001224:	e77b      	b.n	800111e <HAL_CAN_IRQHandler+0x78>
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001226:	f417 6f00 	tst.w	r7, #2048	; 0x800
 800122a:	d002      	beq.n	8001232 <HAL_CAN_IRQHandler+0x18c>
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800122c:	f446 4680 	orr.w	r6, r6, #16384	; 0x4000
 8001230:	e775      	b.n	800111e <HAL_CAN_IRQHandler+0x78>
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001232:	4628      	mov	r0, r5
 8001234:	f7ff ff2e 	bl	8001094 <HAL_CAN_TxMailbox1AbortCallback>
 8001238:	e771      	b.n	800111e <HAL_CAN_IRQHandler+0x78>
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800123a:	4628      	mov	r0, r5
 800123c:	f7ff ff28 	bl	8001090 <HAL_CAN_TxMailbox2CompleteCallback>
 8001240:	e77e      	b.n	8001140 <HAL_CAN_IRQHandler+0x9a>
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8001242:	f417 2f00 	tst.w	r7, #524288	; 0x80000
 8001246:	d002      	beq.n	800124e <HAL_CAN_IRQHandler+0x1a8>
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001248:	f446 3680 	orr.w	r6, r6, #65536	; 0x10000
 800124c:	e778      	b.n	8001140 <HAL_CAN_IRQHandler+0x9a>
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800124e:	4628      	mov	r0, r5
 8001250:	f7ff ff21 	bl	8001096 <HAL_CAN_TxMailbox2AbortCallback>
 8001254:	e774      	b.n	8001140 <HAL_CAN_IRQHandler+0x9a>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001256:	682b      	ldr	r3, [r5, #0]
 8001258:	2208      	movs	r2, #8
 800125a:	60da      	str	r2, [r3, #12]
      HAL_CAN_RxFifo0FullCallback(hcan);
 800125c:	4628      	mov	r0, r5
 800125e:	f7ff ff1c 	bl	800109a <HAL_CAN_RxFifo0FullCallback>
 8001262:	e77e      	b.n	8001162 <HAL_CAN_IRQHandler+0xbc>
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8001264:	4628      	mov	r0, r5
 8001266:	f7ff ff17 	bl	8001098 <HAL_CAN_RxFifo0MsgPendingCallback>
 800126a:	e782      	b.n	8001172 <HAL_CAN_IRQHandler+0xcc>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800126c:	682b      	ldr	r3, [r5, #0]
 800126e:	2208      	movs	r2, #8
 8001270:	611a      	str	r2, [r3, #16]
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001272:	4628      	mov	r0, r5
 8001274:	f7ff ff13 	bl	800109e <HAL_CAN_RxFifo1FullCallback>
 8001278:	e78c      	b.n	8001194 <HAL_CAN_IRQHandler+0xee>
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800127a:	4628      	mov	r0, r5
 800127c:	f7ff ff0e 	bl	800109c <HAL_CAN_RxFifo1MsgPendingCallback>
 8001280:	e790      	b.n	80011a4 <HAL_CAN_IRQHandler+0xfe>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8001282:	682b      	ldr	r3, [r5, #0]
 8001284:	2210      	movs	r2, #16
 8001286:	605a      	str	r2, [r3, #4]
      HAL_CAN_SleepCallback(hcan);
 8001288:	4628      	mov	r0, r5
 800128a:	f7ff ff09 	bl	80010a0 <HAL_CAN_SleepCallback>
 800128e:	e78f      	b.n	80011b0 <HAL_CAN_IRQHandler+0x10a>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8001290:	682b      	ldr	r3, [r5, #0]
 8001292:	2208      	movs	r2, #8
 8001294:	605a      	str	r2, [r3, #4]
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8001296:	4628      	mov	r0, r5
 8001298:	f7ff ff03 	bl	80010a2 <HAL_CAN_WakeUpFromRxMsgCallback>
 800129c:	e78e      	b.n	80011bc <HAL_CAN_IRQHandler+0x116>
        switch (esrflags & CAN_ESR_LEC)
 800129e:	f1b9 0f10 	cmp.w	r9, #16
 80012a2:	d101      	bne.n	80012a8 <HAL_CAN_IRQHandler+0x202>
            errorcode |= HAL_CAN_ERROR_STF;
 80012a4:	f046 0608 	orr.w	r6, r6, #8
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80012a8:	682a      	ldr	r2, [r5, #0]
 80012aa:	6993      	ldr	r3, [r2, #24]
 80012ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80012b0:	6193      	str	r3, [r2, #24]
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80012b2:	682b      	ldr	r3, [r5, #0]
 80012b4:	2204      	movs	r2, #4
 80012b6:	605a      	str	r2, [r3, #4]
  if (errorcode != HAL_CAN_ERROR_NONE)
 80012b8:	b99e      	cbnz	r6, 80012e2 <HAL_CAN_IRQHandler+0x23c>
}
 80012ba:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        switch (esrflags & CAN_ESR_LEC)
 80012be:	f1b9 0f50 	cmp.w	r9, #80	; 0x50
 80012c2:	d00b      	beq.n	80012dc <HAL_CAN_IRQHandler+0x236>
 80012c4:	f1b9 0f60 	cmp.w	r9, #96	; 0x60
 80012c8:	d1ee      	bne.n	80012a8 <HAL_CAN_IRQHandler+0x202>
            errorcode |= HAL_CAN_ERROR_CRC;
 80012ca:	f446 7680 	orr.w	r6, r6, #256	; 0x100
            break;
 80012ce:	e7eb      	b.n	80012a8 <HAL_CAN_IRQHandler+0x202>
            errorcode |= HAL_CAN_ERROR_FOR;
 80012d0:	f046 0610 	orr.w	r6, r6, #16
            break;
 80012d4:	e7e8      	b.n	80012a8 <HAL_CAN_IRQHandler+0x202>
            errorcode |= HAL_CAN_ERROR_BR;
 80012d6:	f046 0640 	orr.w	r6, r6, #64	; 0x40
            break;
 80012da:	e7e5      	b.n	80012a8 <HAL_CAN_IRQHandler+0x202>
            errorcode |= HAL_CAN_ERROR_BD;
 80012dc:	f046 0680 	orr.w	r6, r6, #128	; 0x80
            break;
 80012e0:	e7e2      	b.n	80012a8 <HAL_CAN_IRQHandler+0x202>
    hcan->ErrorCode |= errorcode;
 80012e2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80012e4:	431e      	orrs	r6, r3
 80012e6:	626e      	str	r6, [r5, #36]	; 0x24
    HAL_CAN_ErrorCallback(hcan);
 80012e8:	4628      	mov	r0, r5
 80012ea:	f7ff fedb 	bl	80010a4 <HAL_CAN_ErrorCallback>
}
 80012ee:	e7e4      	b.n	80012ba <HAL_CAN_IRQHandler+0x214>

080012f0 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012f0:	4a07      	ldr	r2, [pc, #28]	; (8001310 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80012f2:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012f4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80012f8:	041b      	lsls	r3, r3, #16
 80012fa:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80012fc:	0200      	lsls	r0, r0, #8
 80012fe:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001302:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8001304:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001308:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 800130c:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800130e:	4770      	bx	lr
 8001310:	e000ed00 	.word	0xe000ed00

08001314 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001314:	b500      	push	{lr}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001316:	4b19      	ldr	r3, [pc, #100]	; (800137c <HAL_NVIC_SetPriority+0x68>)
 8001318:	68db      	ldr	r3, [r3, #12]
 800131a:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800131e:	f1c3 0c07 	rsb	ip, r3, #7
 8001322:	f1bc 0f04 	cmp.w	ip, #4
 8001326:	bf28      	it	cs
 8001328:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800132c:	f103 0e04 	add.w	lr, r3, #4
 8001330:	f1be 0f06 	cmp.w	lr, #6
 8001334:	d918      	bls.n	8001368 <HAL_NVIC_SetPriority+0x54>
 8001336:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001338:	f04f 3eff 	mov.w	lr, #4294967295
 800133c:	fa0e fc0c 	lsl.w	ip, lr, ip
 8001340:	ea21 010c 	bic.w	r1, r1, ip
 8001344:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001346:	fa0e f303 	lsl.w	r3, lr, r3
 800134a:	ea22 0303 	bic.w	r3, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800134e:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 8001350:	2800      	cmp	r0, #0
 8001352:	db0b      	blt.n	800136c <HAL_NVIC_SetPriority+0x58>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001354:	0109      	lsls	r1, r1, #4
 8001356:	b2c9      	uxtb	r1, r1
 8001358:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 800135c:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8001360:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001364:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001368:	2300      	movs	r3, #0
 800136a:	e7e5      	b.n	8001338 <HAL_NVIC_SetPriority+0x24>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800136c:	f000 000f 	and.w	r0, r0, #15
 8001370:	0109      	lsls	r1, r1, #4
 8001372:	b2c9      	uxtb	r1, r1
 8001374:	4b02      	ldr	r3, [pc, #8]	; (8001380 <HAL_NVIC_SetPriority+0x6c>)
 8001376:	5419      	strb	r1, [r3, r0]
 8001378:	e7f4      	b.n	8001364 <HAL_NVIC_SetPriority+0x50>
 800137a:	bf00      	nop
 800137c:	e000ed00 	.word	0xe000ed00
 8001380:	e000ed14 	.word	0xe000ed14

08001384 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001384:	2800      	cmp	r0, #0
 8001386:	db07      	blt.n	8001398 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001388:	f000 021f 	and.w	r2, r0, #31
 800138c:	0940      	lsrs	r0, r0, #5
 800138e:	2301      	movs	r3, #1
 8001390:	4093      	lsls	r3, r2
 8001392:	4a02      	ldr	r2, [pc, #8]	; (800139c <HAL_NVIC_EnableIRQ+0x18>)
 8001394:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001398:	4770      	bx	lr
 800139a:	bf00      	nop
 800139c:	e000e100 	.word	0xe000e100

080013a0 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80013a0:	3801      	subs	r0, #1
 80013a2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80013a6:	d20b      	bcs.n	80013c0 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80013a8:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80013ac:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013ae:	4a05      	ldr	r2, [pc, #20]	; (80013c4 <HAL_SYSTICK_Config+0x24>)
 80013b0:	21f0      	movs	r1, #240	; 0xf0
 80013b2:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013b6:	2000      	movs	r0, #0
 80013b8:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013ba:	2207      	movs	r2, #7
 80013bc:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80013be:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80013c0:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80013c2:	4770      	bx	lr
 80013c4:	e000ed00 	.word	0xe000ed00

080013c8 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80013c8:	b430      	push	{r4, r5}
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80013ca:	2401      	movs	r4, #1
 80013cc:	6c05      	ldr	r5, [r0, #64]	; 0x40
 80013ce:	40ac      	lsls	r4, r5
 80013d0:	6bc5      	ldr	r5, [r0, #60]	; 0x3c
 80013d2:	606c      	str	r4, [r5, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80013d4:	6804      	ldr	r4, [r0, #0]
 80013d6:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80013d8:	6843      	ldr	r3, [r0, #4]
 80013da:	2b10      	cmp	r3, #16
 80013dc:	d005      	beq.n	80013ea <DMA_SetConfig+0x22>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 80013de:	6803      	ldr	r3, [r0, #0]
 80013e0:	6099      	str	r1, [r3, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 80013e2:	6803      	ldr	r3, [r0, #0]
 80013e4:	60da      	str	r2, [r3, #12]
  }
}
 80013e6:	bc30      	pop	{r4, r5}
 80013e8:	4770      	bx	lr
    hdma->Instance->CPAR = DstAddress;
 80013ea:	6803      	ldr	r3, [r0, #0]
 80013ec:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 80013ee:	6803      	ldr	r3, [r0, #0]
 80013f0:	60d9      	str	r1, [r3, #12]
 80013f2:	e7f8      	b.n	80013e6 <DMA_SetConfig+0x1e>

080013f4 <HAL_DMA_Init>:
  if(hdma == NULL)
 80013f4:	b360      	cbz	r0, 8001450 <HAL_DMA_Init+0x5c>
{
 80013f6:	b410      	push	{r4}
 80013f8:	4602      	mov	r2, r0
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80013fa:	6801      	ldr	r1, [r0, #0]
 80013fc:	4b15      	ldr	r3, [pc, #84]	; (8001454 <HAL_DMA_Init+0x60>)
 80013fe:	440b      	add	r3, r1
 8001400:	4815      	ldr	r0, [pc, #84]	; (8001458 <HAL_DMA_Init+0x64>)
 8001402:	fba0 0303 	umull	r0, r3, r0, r3
 8001406:	091b      	lsrs	r3, r3, #4
 8001408:	009b      	lsls	r3, r3, #2
 800140a:	6413      	str	r3, [r2, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800140c:	4b13      	ldr	r3, [pc, #76]	; (800145c <HAL_DMA_Init+0x68>)
 800140e:	63d3      	str	r3, [r2, #60]	; 0x3c
  hdma->State = HAL_DMA_STATE_BUSY;
 8001410:	2302      	movs	r3, #2
 8001412:	f882 3021 	strb.w	r3, [r2, #33]	; 0x21
  tmp = hdma->Instance->CCR;
 8001416:	6808      	ldr	r0, [r1, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001418:	f420 507f 	bic.w	r0, r0, #16320	; 0x3fc0
 800141c:	f020 0030 	bic.w	r0, r0, #48	; 0x30
  tmp |=  hdma->Init.Direction        |
 8001420:	6853      	ldr	r3, [r2, #4]
 8001422:	6894      	ldr	r4, [r2, #8]
 8001424:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001426:	68d4      	ldr	r4, [r2, #12]
 8001428:	4323      	orrs	r3, r4
 800142a:	6914      	ldr	r4, [r2, #16]
 800142c:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800142e:	6954      	ldr	r4, [r2, #20]
 8001430:	4323      	orrs	r3, r4
 8001432:	6994      	ldr	r4, [r2, #24]
 8001434:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 8001436:	69d4      	ldr	r4, [r2, #28]
 8001438:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 800143a:	4303      	orrs	r3, r0
  hdma->Instance->CCR = tmp;
 800143c:	600b      	str	r3, [r1, #0]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800143e:	2000      	movs	r0, #0
 8001440:	6390      	str	r0, [r2, #56]	; 0x38
  hdma->State = HAL_DMA_STATE_READY;
 8001442:	2301      	movs	r3, #1
 8001444:	f882 3021 	strb.w	r3, [r2, #33]	; 0x21
  hdma->Lock = HAL_UNLOCKED;
 8001448:	f882 0020 	strb.w	r0, [r2, #32]
}
 800144c:	bc10      	pop	{r4}
 800144e:	4770      	bx	lr
    return HAL_ERROR;
 8001450:	2001      	movs	r0, #1
}
 8001452:	4770      	bx	lr
 8001454:	bffdfff8 	.word	0xbffdfff8
 8001458:	cccccccd 	.word	0xcccccccd
 800145c:	40020000 	.word	0x40020000

08001460 <HAL_DMA_Start_IT>:
{
 8001460:	b538      	push	{r3, r4, r5, lr}
 8001462:	4604      	mov	r4, r0
  __HAL_LOCK(hdma);
 8001464:	f890 0020 	ldrb.w	r0, [r0, #32]
 8001468:	2801      	cmp	r0, #1
 800146a:	d031      	beq.n	80014d0 <HAL_DMA_Start_IT+0x70>
 800146c:	2001      	movs	r0, #1
 800146e:	f884 0020 	strb.w	r0, [r4, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 8001472:	f894 0021 	ldrb.w	r0, [r4, #33]	; 0x21
 8001476:	2801      	cmp	r0, #1
 8001478:	d004      	beq.n	8001484 <HAL_DMA_Start_IT+0x24>
    __HAL_UNLOCK(hdma); 
 800147a:	2300      	movs	r3, #0
 800147c:	f884 3020 	strb.w	r3, [r4, #32]
    status = HAL_BUSY;
 8001480:	2002      	movs	r0, #2
}
 8001482:	bd38      	pop	{r3, r4, r5, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8001484:	2002      	movs	r0, #2
 8001486:	f884 0021 	strb.w	r0, [r4, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800148a:	2000      	movs	r0, #0
 800148c:	63a0      	str	r0, [r4, #56]	; 0x38
    __HAL_DMA_DISABLE(hdma);
 800148e:	6825      	ldr	r5, [r4, #0]
 8001490:	6828      	ldr	r0, [r5, #0]
 8001492:	f020 0001 	bic.w	r0, r0, #1
 8001496:	6028      	str	r0, [r5, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001498:	4620      	mov	r0, r4
 800149a:	f7ff ff95 	bl	80013c8 <DMA_SetConfig>
    if(NULL != hdma->XferHalfCpltCallback)
 800149e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80014a0:	b15b      	cbz	r3, 80014ba <HAL_DMA_Start_IT+0x5a>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80014a2:	6822      	ldr	r2, [r4, #0]
 80014a4:	6813      	ldr	r3, [r2, #0]
 80014a6:	f043 030e 	orr.w	r3, r3, #14
 80014aa:	6013      	str	r3, [r2, #0]
    __HAL_DMA_ENABLE(hdma);
 80014ac:	6822      	ldr	r2, [r4, #0]
 80014ae:	6813      	ldr	r3, [r2, #0]
 80014b0:	f043 0301 	orr.w	r3, r3, #1
 80014b4:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80014b6:	2000      	movs	r0, #0
 80014b8:	e7e3      	b.n	8001482 <HAL_DMA_Start_IT+0x22>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80014ba:	6822      	ldr	r2, [r4, #0]
 80014bc:	6813      	ldr	r3, [r2, #0]
 80014be:	f023 0304 	bic.w	r3, r3, #4
 80014c2:	6013      	str	r3, [r2, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80014c4:	6822      	ldr	r2, [r4, #0]
 80014c6:	6813      	ldr	r3, [r2, #0]
 80014c8:	f043 030a 	orr.w	r3, r3, #10
 80014cc:	6013      	str	r3, [r2, #0]
 80014ce:	e7ed      	b.n	80014ac <HAL_DMA_Start_IT+0x4c>
  __HAL_LOCK(hdma);
 80014d0:	2002      	movs	r0, #2
 80014d2:	e7d6      	b.n	8001482 <HAL_DMA_Start_IT+0x22>

080014d4 <HAL_DMA_Abort>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80014d4:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 80014d8:	2b02      	cmp	r3, #2
 80014da:	d006      	beq.n	80014ea <HAL_DMA_Abort+0x16>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80014dc:	2304      	movs	r3, #4
 80014de:	6383      	str	r3, [r0, #56]	; 0x38
    __HAL_UNLOCK(hdma);
 80014e0:	2300      	movs	r3, #0
 80014e2:	f880 3020 	strb.w	r3, [r0, #32]
    return HAL_ERROR;
 80014e6:	2001      	movs	r0, #1
 80014e8:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80014ea:	6802      	ldr	r2, [r0, #0]
 80014ec:	6813      	ldr	r3, [r2, #0]
 80014ee:	f023 030e 	bic.w	r3, r3, #14
 80014f2:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 80014f4:	6802      	ldr	r2, [r0, #0]
 80014f6:	6813      	ldr	r3, [r2, #0]
 80014f8:	f023 0301 	bic.w	r3, r3, #1
 80014fc:	6013      	str	r3, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80014fe:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001500:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8001502:	2201      	movs	r2, #1
 8001504:	fa02 f303 	lsl.w	r3, r2, r3
 8001508:	604b      	str	r3, [r1, #4]
  hdma->State = HAL_DMA_STATE_READY;
 800150a:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
  __HAL_UNLOCK(hdma);      
 800150e:	2300      	movs	r3, #0
 8001510:	f880 3020 	strb.w	r3, [r0, #32]
  return status; 
 8001514:	4618      	mov	r0, r3
}
 8001516:	4770      	bx	lr

08001518 <HAL_DMA_Abort_IT>:
{  
 8001518:	b508      	push	{r3, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800151a:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 800151e:	2b02      	cmp	r3, #2
 8001520:	d003      	beq.n	800152a <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001522:	2304      	movs	r3, #4
 8001524:	6383      	str	r3, [r0, #56]	; 0x38
    status = HAL_ERROR;
 8001526:	2001      	movs	r0, #1
}
 8001528:	bd08      	pop	{r3, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800152a:	6802      	ldr	r2, [r0, #0]
 800152c:	6813      	ldr	r3, [r2, #0]
 800152e:	f023 030e 	bic.w	r3, r3, #14
 8001532:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8001534:	6802      	ldr	r2, [r0, #0]
 8001536:	6813      	ldr	r3, [r2, #0]
 8001538:	f023 0301 	bic.w	r3, r3, #1
 800153c:	6013      	str	r3, [r2, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800153e:	6803      	ldr	r3, [r0, #0]
 8001540:	4a19      	ldr	r2, [pc, #100]	; (80015a8 <HAL_DMA_Abort_IT+0x90>)
 8001542:	4293      	cmp	r3, r2
 8001544:	d014      	beq.n	8001570 <HAL_DMA_Abort_IT+0x58>
 8001546:	3214      	adds	r2, #20
 8001548:	4293      	cmp	r3, r2
 800154a:	d01f      	beq.n	800158c <HAL_DMA_Abort_IT+0x74>
 800154c:	3214      	adds	r2, #20
 800154e:	4293      	cmp	r3, r2
 8001550:	d01e      	beq.n	8001590 <HAL_DMA_Abort_IT+0x78>
 8001552:	3214      	adds	r2, #20
 8001554:	4293      	cmp	r3, r2
 8001556:	d01e      	beq.n	8001596 <HAL_DMA_Abort_IT+0x7e>
 8001558:	3214      	adds	r2, #20
 800155a:	4293      	cmp	r3, r2
 800155c:	d01e      	beq.n	800159c <HAL_DMA_Abort_IT+0x84>
 800155e:	3214      	adds	r2, #20
 8001560:	4293      	cmp	r3, r2
 8001562:	d002      	beq.n	800156a <HAL_DMA_Abort_IT+0x52>
 8001564:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001568:	e003      	b.n	8001572 <HAL_DMA_Abort_IT+0x5a>
 800156a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800156e:	e000      	b.n	8001572 <HAL_DMA_Abort_IT+0x5a>
 8001570:	2201      	movs	r2, #1
 8001572:	4b0e      	ldr	r3, [pc, #56]	; (80015ac <HAL_DMA_Abort_IT+0x94>)
 8001574:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8001576:	2301      	movs	r3, #1
 8001578:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 800157c:	2300      	movs	r3, #0
 800157e:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 8001582:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001584:	b16b      	cbz	r3, 80015a2 <HAL_DMA_Abort_IT+0x8a>
      hdma->XferAbortCallback(hdma);
 8001586:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8001588:	2000      	movs	r0, #0
 800158a:	e7cd      	b.n	8001528 <HAL_DMA_Abort_IT+0x10>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800158c:	2210      	movs	r2, #16
 800158e:	e7f0      	b.n	8001572 <HAL_DMA_Abort_IT+0x5a>
 8001590:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001594:	e7ed      	b.n	8001572 <HAL_DMA_Abort_IT+0x5a>
 8001596:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800159a:	e7ea      	b.n	8001572 <HAL_DMA_Abort_IT+0x5a>
 800159c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80015a0:	e7e7      	b.n	8001572 <HAL_DMA_Abort_IT+0x5a>
  HAL_StatusTypeDef status = HAL_OK;
 80015a2:	2000      	movs	r0, #0
 80015a4:	e7c0      	b.n	8001528 <HAL_DMA_Abort_IT+0x10>
 80015a6:	bf00      	nop
 80015a8:	40020008 	.word	0x40020008
 80015ac:	40020000 	.word	0x40020000

080015b0 <HAL_DMA_IRQHandler>:
{
 80015b0:	b538      	push	{r3, r4, r5, lr}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80015b2:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 80015b4:	681a      	ldr	r2, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80015b6:	6804      	ldr	r4, [r0, #0]
 80015b8:	6825      	ldr	r5, [r4, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80015ba:	6c01      	ldr	r1, [r0, #64]	; 0x40
 80015bc:	2304      	movs	r3, #4
 80015be:	408b      	lsls	r3, r1
 80015c0:	4213      	tst	r3, r2
 80015c2:	d035      	beq.n	8001630 <HAL_DMA_IRQHandler+0x80>
 80015c4:	f015 0f04 	tst.w	r5, #4
 80015c8:	d032      	beq.n	8001630 <HAL_DMA_IRQHandler+0x80>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80015ca:	6823      	ldr	r3, [r4, #0]
 80015cc:	f013 0f20 	tst.w	r3, #32
 80015d0:	d103      	bne.n	80015da <HAL_DMA_IRQHandler+0x2a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80015d2:	6823      	ldr	r3, [r4, #0]
 80015d4:	f023 0304 	bic.w	r3, r3, #4
 80015d8:	6023      	str	r3, [r4, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80015da:	6803      	ldr	r3, [r0, #0]
 80015dc:	4a43      	ldr	r2, [pc, #268]	; (80016ec <HAL_DMA_IRQHandler+0x13c>)
 80015de:	4293      	cmp	r3, r2
 80015e0:	d014      	beq.n	800160c <HAL_DMA_IRQHandler+0x5c>
 80015e2:	3214      	adds	r2, #20
 80015e4:	4293      	cmp	r3, r2
 80015e6:	d018      	beq.n	800161a <HAL_DMA_IRQHandler+0x6a>
 80015e8:	3214      	adds	r2, #20
 80015ea:	4293      	cmp	r3, r2
 80015ec:	d017      	beq.n	800161e <HAL_DMA_IRQHandler+0x6e>
 80015ee:	3214      	adds	r2, #20
 80015f0:	4293      	cmp	r3, r2
 80015f2:	d017      	beq.n	8001624 <HAL_DMA_IRQHandler+0x74>
 80015f4:	3214      	adds	r2, #20
 80015f6:	4293      	cmp	r3, r2
 80015f8:	d017      	beq.n	800162a <HAL_DMA_IRQHandler+0x7a>
 80015fa:	3214      	adds	r2, #20
 80015fc:	4293      	cmp	r3, r2
 80015fe:	d002      	beq.n	8001606 <HAL_DMA_IRQHandler+0x56>
 8001600:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001604:	e003      	b.n	800160e <HAL_DMA_IRQHandler+0x5e>
 8001606:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 800160a:	e000      	b.n	800160e <HAL_DMA_IRQHandler+0x5e>
 800160c:	2204      	movs	r2, #4
 800160e:	4b38      	ldr	r3, [pc, #224]	; (80016f0 <HAL_DMA_IRQHandler+0x140>)
 8001610:	605a      	str	r2, [r3, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 8001612:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8001614:	b103      	cbz	r3, 8001618 <HAL_DMA_IRQHandler+0x68>
      hdma->XferHalfCpltCallback(hdma);
 8001616:	4798      	blx	r3
}
 8001618:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800161a:	2240      	movs	r2, #64	; 0x40
 800161c:	e7f7      	b.n	800160e <HAL_DMA_IRQHandler+0x5e>
 800161e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001622:	e7f4      	b.n	800160e <HAL_DMA_IRQHandler+0x5e>
 8001624:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001628:	e7f1      	b.n	800160e <HAL_DMA_IRQHandler+0x5e>
 800162a:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800162e:	e7ee      	b.n	800160e <HAL_DMA_IRQHandler+0x5e>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001630:	2302      	movs	r3, #2
 8001632:	408b      	lsls	r3, r1
 8001634:	4213      	tst	r3, r2
 8001636:	d03c      	beq.n	80016b2 <HAL_DMA_IRQHandler+0x102>
 8001638:	f015 0f02 	tst.w	r5, #2
 800163c:	d039      	beq.n	80016b2 <HAL_DMA_IRQHandler+0x102>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800163e:	6823      	ldr	r3, [r4, #0]
 8001640:	f013 0f20 	tst.w	r3, #32
 8001644:	d106      	bne.n	8001654 <HAL_DMA_IRQHandler+0xa4>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001646:	6823      	ldr	r3, [r4, #0]
 8001648:	f023 030a 	bic.w	r3, r3, #10
 800164c:	6023      	str	r3, [r4, #0]
      hdma->State = HAL_DMA_STATE_READY;
 800164e:	2301      	movs	r3, #1
 8001650:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001654:	6803      	ldr	r3, [r0, #0]
 8001656:	4a25      	ldr	r2, [pc, #148]	; (80016ec <HAL_DMA_IRQHandler+0x13c>)
 8001658:	4293      	cmp	r3, r2
 800165a:	d014      	beq.n	8001686 <HAL_DMA_IRQHandler+0xd6>
 800165c:	3214      	adds	r2, #20
 800165e:	4293      	cmp	r3, r2
 8001660:	d01c      	beq.n	800169c <HAL_DMA_IRQHandler+0xec>
 8001662:	3214      	adds	r2, #20
 8001664:	4293      	cmp	r3, r2
 8001666:	d01b      	beq.n	80016a0 <HAL_DMA_IRQHandler+0xf0>
 8001668:	3214      	adds	r2, #20
 800166a:	4293      	cmp	r3, r2
 800166c:	d01b      	beq.n	80016a6 <HAL_DMA_IRQHandler+0xf6>
 800166e:	3214      	adds	r2, #20
 8001670:	4293      	cmp	r3, r2
 8001672:	d01b      	beq.n	80016ac <HAL_DMA_IRQHandler+0xfc>
 8001674:	3214      	adds	r2, #20
 8001676:	4293      	cmp	r3, r2
 8001678:	d002      	beq.n	8001680 <HAL_DMA_IRQHandler+0xd0>
 800167a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800167e:	e003      	b.n	8001688 <HAL_DMA_IRQHandler+0xd8>
 8001680:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001684:	e000      	b.n	8001688 <HAL_DMA_IRQHandler+0xd8>
 8001686:	2202      	movs	r2, #2
 8001688:	4b19      	ldr	r3, [pc, #100]	; (80016f0 <HAL_DMA_IRQHandler+0x140>)
 800168a:	605a      	str	r2, [r3, #4]
    __HAL_UNLOCK(hdma);
 800168c:	2300      	movs	r3, #0
 800168e:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 8001692:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001694:	2b00      	cmp	r3, #0
 8001696:	d0bf      	beq.n	8001618 <HAL_DMA_IRQHandler+0x68>
      hdma->XferCpltCallback(hdma);
 8001698:	4798      	blx	r3
 800169a:	e7bd      	b.n	8001618 <HAL_DMA_IRQHandler+0x68>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800169c:	2220      	movs	r2, #32
 800169e:	e7f3      	b.n	8001688 <HAL_DMA_IRQHandler+0xd8>
 80016a0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80016a4:	e7f0      	b.n	8001688 <HAL_DMA_IRQHandler+0xd8>
 80016a6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80016aa:	e7ed      	b.n	8001688 <HAL_DMA_IRQHandler+0xd8>
 80016ac:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80016b0:	e7ea      	b.n	8001688 <HAL_DMA_IRQHandler+0xd8>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80016b2:	2308      	movs	r3, #8
 80016b4:	fa03 f101 	lsl.w	r1, r3, r1
 80016b8:	4211      	tst	r1, r2
 80016ba:	d0ad      	beq.n	8001618 <HAL_DMA_IRQHandler+0x68>
 80016bc:	f015 0f08 	tst.w	r5, #8
 80016c0:	d0aa      	beq.n	8001618 <HAL_DMA_IRQHandler+0x68>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80016c2:	6823      	ldr	r3, [r4, #0]
 80016c4:	f023 030e 	bic.w	r3, r3, #14
 80016c8:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80016ca:	6c02      	ldr	r2, [r0, #64]	; 0x40
 80016cc:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 80016ce:	2301      	movs	r3, #1
 80016d0:	fa03 f202 	lsl.w	r2, r3, r2
 80016d4:	604a      	str	r2, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80016d6:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 80016d8:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 80016dc:	2300      	movs	r3, #0
 80016de:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 80016e2:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d097      	beq.n	8001618 <HAL_DMA_IRQHandler+0x68>
      hdma->XferErrorCallback(hdma);
 80016e8:	4798      	blx	r3
  return;
 80016ea:	e795      	b.n	8001618 <HAL_DMA_IRQHandler+0x68>
 80016ec:	40020008 	.word	0x40020008
 80016f0:	40020000 	.word	0x40020000

080016f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80016f4:	b570      	push	{r4, r5, r6, lr}
 80016f6:	b082      	sub	sp, #8
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80016f8:	2400      	movs	r4, #0
  uint32_t position = 0x00u;
 80016fa:	46a4      	mov	ip, r4
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80016fc:	e0a6      	b.n	800184c <HAL_GPIO_Init+0x158>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80016fe:	4d80      	ldr	r5, [pc, #512]	; (8001900 <HAL_GPIO_Init+0x20c>)
 8001700:	42aa      	cmp	r2, r5
 8001702:	d010      	beq.n	8001726 <HAL_GPIO_Init+0x32>
 8001704:	d907      	bls.n	8001716 <HAL_GPIO_Init+0x22>
 8001706:	4d7f      	ldr	r5, [pc, #508]	; (8001904 <HAL_GPIO_Init+0x210>)
 8001708:	42aa      	cmp	r2, r5
 800170a:	d00c      	beq.n	8001726 <HAL_GPIO_Init+0x32>
 800170c:	f505 3580 	add.w	r5, r5, #65536	; 0x10000
 8001710:	42aa      	cmp	r2, r5
 8001712:	d008      	beq.n	8001726 <HAL_GPIO_Init+0x32>
 8001714:	e013      	b.n	800173e <HAL_GPIO_Init+0x4a>
 8001716:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800171a:	42aa      	cmp	r2, r5
 800171c:	d003      	beq.n	8001726 <HAL_GPIO_Init+0x32>
 800171e:	f505 2570 	add.w	r5, r5, #983040	; 0xf0000
 8001722:	42aa      	cmp	r2, r5
 8001724:	d107      	bne.n	8001736 <HAL_GPIO_Init+0x42>
        case GPIO_MODE_EVT_RISING:
        case GPIO_MODE_EVT_FALLING:
        case GPIO_MODE_EVT_RISING_FALLING:
          /* Check the GPIO pull parameter */
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001726:	688a      	ldr	r2, [r1, #8]
 8001728:	2a00      	cmp	r2, #0
 800172a:	d058      	beq.n	80017de <HAL_GPIO_Init+0xea>
          {
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
          }
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800172c:	2a01      	cmp	r2, #1
 800172e:	d051      	beq.n	80017d4 <HAL_GPIO_Init+0xe0>
          else /* GPIO_PULLDOWN */
          {
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;

            /* Reset the corresponding ODR bit */
            GPIOx->BRR = ioposition;
 8001730:	6143      	str	r3, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001732:	2408      	movs	r4, #8
 8001734:	e003      	b.n	800173e <HAL_GPIO_Init+0x4a>
      switch (GPIO_Init->Mode)
 8001736:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800173a:	42aa      	cmp	r2, r5
 800173c:	d0f3      	beq.n	8001726 <HAL_GPIO_Init+0x32>
          break;
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800173e:	f1be 0fff 	cmp.w	lr, #255	; 0xff
 8001742:	d84e      	bhi.n	80017e2 <HAL_GPIO_Init+0xee>
 8001744:	4606      	mov	r6, r0
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001746:	f1be 0fff 	cmp.w	lr, #255	; 0xff
 800174a:	d84c      	bhi.n	80017e6 <HAL_GPIO_Init+0xf2>
 800174c:	ea4f 028c 	mov.w	r2, ip, lsl #2

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001750:	6833      	ldr	r3, [r6, #0]
 8001752:	250f      	movs	r5, #15
 8001754:	4095      	lsls	r5, r2
 8001756:	ea23 0305 	bic.w	r3, r3, r5
 800175a:	fa04 f202 	lsl.w	r2, r4, r2
 800175e:	4313      	orrs	r3, r2
 8001760:	6033      	str	r3, [r6, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001762:	684b      	ldr	r3, [r1, #4]
 8001764:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8001768:	d06e      	beq.n	8001848 <HAL_GPIO_Init+0x154>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800176a:	4b67      	ldr	r3, [pc, #412]	; (8001908 <HAL_GPIO_Init+0x214>)
 800176c:	699a      	ldr	r2, [r3, #24]
 800176e:	f042 0201 	orr.w	r2, r2, #1
 8001772:	619a      	str	r2, [r3, #24]
 8001774:	699b      	ldr	r3, [r3, #24]
 8001776:	f003 0301 	and.w	r3, r3, #1
 800177a:	9301      	str	r3, [sp, #4]
 800177c:	9b01      	ldr	r3, [sp, #4]
        temp = AFIO->EXTICR[position >> 2u];
 800177e:	ea4f 029c 	mov.w	r2, ip, lsr #2
 8001782:	1c95      	adds	r5, r2, #2
 8001784:	4b61      	ldr	r3, [pc, #388]	; (800190c <HAL_GPIO_Init+0x218>)
 8001786:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800178a:	f00c 0303 	and.w	r3, ip, #3
 800178e:	009d      	lsls	r5, r3, #2
 8001790:	230f      	movs	r3, #15
 8001792:	40ab      	lsls	r3, r5
 8001794:	ea26 0603 	bic.w	r6, r6, r3
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001798:	4b5d      	ldr	r3, [pc, #372]	; (8001910 <HAL_GPIO_Init+0x21c>)
 800179a:	4298      	cmp	r0, r3
 800179c:	d029      	beq.n	80017f2 <HAL_GPIO_Init+0xfe>
 800179e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80017a2:	4298      	cmp	r0, r3
 80017a4:	f000 808e 	beq.w	80018c4 <HAL_GPIO_Init+0x1d0>
 80017a8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80017ac:	4298      	cmp	r0, r3
 80017ae:	f000 808b 	beq.w	80018c8 <HAL_GPIO_Init+0x1d4>
 80017b2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80017b6:	4298      	cmp	r0, r3
 80017b8:	d019      	beq.n	80017ee <HAL_GPIO_Init+0xfa>
 80017ba:	2304      	movs	r3, #4
 80017bc:	e01a      	b.n	80017f4 <HAL_GPIO_Init+0x100>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80017be:	68cc      	ldr	r4, [r1, #12]
          break;
 80017c0:	e7bd      	b.n	800173e <HAL_GPIO_Init+0x4a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80017c2:	68cc      	ldr	r4, [r1, #12]
 80017c4:	3404      	adds	r4, #4
          break;
 80017c6:	e7ba      	b.n	800173e <HAL_GPIO_Init+0x4a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80017c8:	68cc      	ldr	r4, [r1, #12]
 80017ca:	3408      	adds	r4, #8
          break;
 80017cc:	e7b7      	b.n	800173e <HAL_GPIO_Init+0x4a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80017ce:	68cc      	ldr	r4, [r1, #12]
 80017d0:	340c      	adds	r4, #12
          break;
 80017d2:	e7b4      	b.n	800173e <HAL_GPIO_Init+0x4a>
            GPIOx->BSRR = ioposition;
 80017d4:	6103      	str	r3, [r0, #16]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80017d6:	2408      	movs	r4, #8
 80017d8:	e7b1      	b.n	800173e <HAL_GPIO_Init+0x4a>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80017da:	2400      	movs	r4, #0
 80017dc:	e7af      	b.n	800173e <HAL_GPIO_Init+0x4a>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80017de:	2404      	movs	r4, #4
 80017e0:	e7ad      	b.n	800173e <HAL_GPIO_Init+0x4a>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80017e2:	1d06      	adds	r6, r0, #4
 80017e4:	e7af      	b.n	8001746 <HAL_GPIO_Init+0x52>
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80017e6:	f1ac 0208 	sub.w	r2, ip, #8
 80017ea:	0092      	lsls	r2, r2, #2
 80017ec:	e7b0      	b.n	8001750 <HAL_GPIO_Init+0x5c>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80017ee:	2303      	movs	r3, #3
 80017f0:	e000      	b.n	80017f4 <HAL_GPIO_Init+0x100>
 80017f2:	2300      	movs	r3, #0
 80017f4:	40ab      	lsls	r3, r5
 80017f6:	4333      	orrs	r3, r6
        AFIO->EXTICR[position >> 2u] = temp;
 80017f8:	3202      	adds	r2, #2
 80017fa:	4d44      	ldr	r5, [pc, #272]	; (800190c <HAL_GPIO_Init+0x218>)
 80017fc:	f845 3022 	str.w	r3, [r5, r2, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001800:	684b      	ldr	r3, [r1, #4]
 8001802:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8001806:	d061      	beq.n	80018cc <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001808:	4a42      	ldr	r2, [pc, #264]	; (8001914 <HAL_GPIO_Init+0x220>)
 800180a:	6813      	ldr	r3, [r2, #0]
 800180c:	ea43 030e 	orr.w	r3, r3, lr
 8001810:	6013      	str	r3, [r2, #0]
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001812:	684b      	ldr	r3, [r1, #4]
 8001814:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001818:	d05e      	beq.n	80018d8 <HAL_GPIO_Init+0x1e4>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800181a:	4a3e      	ldr	r2, [pc, #248]	; (8001914 <HAL_GPIO_Init+0x220>)
 800181c:	6853      	ldr	r3, [r2, #4]
 800181e:	ea43 030e 	orr.w	r3, r3, lr
 8001822:	6053      	str	r3, [r2, #4]
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001824:	684b      	ldr	r3, [r1, #4]
 8001826:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800182a:	d05b      	beq.n	80018e4 <HAL_GPIO_Init+0x1f0>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800182c:	4a39      	ldr	r2, [pc, #228]	; (8001914 <HAL_GPIO_Init+0x220>)
 800182e:	6893      	ldr	r3, [r2, #8]
 8001830:	ea43 030e 	orr.w	r3, r3, lr
 8001834:	6093      	str	r3, [r2, #8]
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001836:	684b      	ldr	r3, [r1, #4]
 8001838:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 800183c:	d058      	beq.n	80018f0 <HAL_GPIO_Init+0x1fc>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800183e:	4a35      	ldr	r2, [pc, #212]	; (8001914 <HAL_GPIO_Init+0x220>)
 8001840:	68d3      	ldr	r3, [r2, #12]
 8001842:	ea43 030e 	orr.w	r3, r3, lr
 8001846:	60d3      	str	r3, [r2, #12]
          CLEAR_BIT(EXTI->FTSR, iocurrent);
        }
      }
    }

	position++;
 8001848:	f10c 0c01 	add.w	ip, ip, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800184c:	680a      	ldr	r2, [r1, #0]
 800184e:	fa32 f30c 	lsrs.w	r3, r2, ip
 8001852:	d053      	beq.n	80018fc <HAL_GPIO_Init+0x208>
    ioposition = (0x01uL << position);
 8001854:	2301      	movs	r3, #1
 8001856:	fa03 f30c 	lsl.w	r3, r3, ip
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800185a:	ea02 0e03 	and.w	lr, r2, r3
    if (iocurrent == ioposition)
 800185e:	ea33 0202 	bics.w	r2, r3, r2
 8001862:	d1f1      	bne.n	8001848 <HAL_GPIO_Init+0x154>
      switch (GPIO_Init->Mode)
 8001864:	684a      	ldr	r2, [r1, #4]
 8001866:	2a12      	cmp	r2, #18
 8001868:	f63f af49 	bhi.w	80016fe <HAL_GPIO_Init+0xa>
 800186c:	2a12      	cmp	r2, #18
 800186e:	f63f af66 	bhi.w	800173e <HAL_GPIO_Init+0x4a>
 8001872:	a501      	add	r5, pc, #4	; (adr r5, 8001878 <HAL_GPIO_Init+0x184>)
 8001874:	f855 f022 	ldr.w	pc, [r5, r2, lsl #2]
 8001878:	08001727 	.word	0x08001727
 800187c:	080017bf 	.word	0x080017bf
 8001880:	080017c9 	.word	0x080017c9
 8001884:	080017db 	.word	0x080017db
 8001888:	0800173f 	.word	0x0800173f
 800188c:	0800173f 	.word	0x0800173f
 8001890:	0800173f 	.word	0x0800173f
 8001894:	0800173f 	.word	0x0800173f
 8001898:	0800173f 	.word	0x0800173f
 800189c:	0800173f 	.word	0x0800173f
 80018a0:	0800173f 	.word	0x0800173f
 80018a4:	0800173f 	.word	0x0800173f
 80018a8:	0800173f 	.word	0x0800173f
 80018ac:	0800173f 	.word	0x0800173f
 80018b0:	0800173f 	.word	0x0800173f
 80018b4:	0800173f 	.word	0x0800173f
 80018b8:	0800173f 	.word	0x0800173f
 80018bc:	080017c3 	.word	0x080017c3
 80018c0:	080017cf 	.word	0x080017cf
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80018c4:	2301      	movs	r3, #1
 80018c6:	e795      	b.n	80017f4 <HAL_GPIO_Init+0x100>
 80018c8:	2302      	movs	r3, #2
 80018ca:	e793      	b.n	80017f4 <HAL_GPIO_Init+0x100>
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80018cc:	4a11      	ldr	r2, [pc, #68]	; (8001914 <HAL_GPIO_Init+0x220>)
 80018ce:	6813      	ldr	r3, [r2, #0]
 80018d0:	ea23 030e 	bic.w	r3, r3, lr
 80018d4:	6013      	str	r3, [r2, #0]
 80018d6:	e79c      	b.n	8001812 <HAL_GPIO_Init+0x11e>
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80018d8:	4a0e      	ldr	r2, [pc, #56]	; (8001914 <HAL_GPIO_Init+0x220>)
 80018da:	6853      	ldr	r3, [r2, #4]
 80018dc:	ea23 030e 	bic.w	r3, r3, lr
 80018e0:	6053      	str	r3, [r2, #4]
 80018e2:	e79f      	b.n	8001824 <HAL_GPIO_Init+0x130>
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80018e4:	4a0b      	ldr	r2, [pc, #44]	; (8001914 <HAL_GPIO_Init+0x220>)
 80018e6:	6893      	ldr	r3, [r2, #8]
 80018e8:	ea23 030e 	bic.w	r3, r3, lr
 80018ec:	6093      	str	r3, [r2, #8]
 80018ee:	e7a2      	b.n	8001836 <HAL_GPIO_Init+0x142>
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80018f0:	4a08      	ldr	r2, [pc, #32]	; (8001914 <HAL_GPIO_Init+0x220>)
 80018f2:	68d3      	ldr	r3, [r2, #12]
 80018f4:	ea23 030e 	bic.w	r3, r3, lr
 80018f8:	60d3      	str	r3, [r2, #12]
 80018fa:	e7a5      	b.n	8001848 <HAL_GPIO_Init+0x154>
  }
}
 80018fc:	b002      	add	sp, #8
 80018fe:	bd70      	pop	{r4, r5, r6, pc}
 8001900:	10220000 	.word	0x10220000
 8001904:	10310000 	.word	0x10310000
 8001908:	40021000 	.word	0x40021000
 800190c:	40010000 	.word	0x40010000
 8001910:	40010800 	.word	0x40010800
 8001914:	40010400 	.word	0x40010400

08001918 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001918:	6883      	ldr	r3, [r0, #8]
 800191a:	4219      	tst	r1, r3
 800191c:	d001      	beq.n	8001922 <HAL_GPIO_ReadPin+0xa>
  {
    bitstatus = GPIO_PIN_SET;
 800191e:	2001      	movs	r0, #1
 8001920:	4770      	bx	lr
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001922:	2000      	movs	r0, #0
  }
  return bitstatus;
}
 8001924:	4770      	bx	lr

08001926 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001926:	b10a      	cbz	r2, 800192c <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001928:	6101      	str	r1, [r0, #16]
 800192a:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800192c:	0409      	lsls	r1, r1, #16
 800192e:	6101      	str	r1, [r0, #16]
  }
}
 8001930:	4770      	bx	lr

08001932 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001932:	68c3      	ldr	r3, [r0, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001934:	ea01 0203 	and.w	r2, r1, r3
 8001938:	ea21 0103 	bic.w	r1, r1, r3
 800193c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8001940:	6101      	str	r1, [r0, #16]
}
 8001942:	4770      	bx	lr

08001944 <HAL_IWDG_Init>:
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8001944:	b340      	cbz	r0, 8001998 <HAL_IWDG_Init+0x54>
{
 8001946:	b538      	push	{r3, r4, r5, lr}
 8001948:	4604      	mov	r4, r0
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 800194a:	6803      	ldr	r3, [r0, #0]
 800194c:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8001950:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8001952:	6803      	ldr	r3, [r0, #0]
 8001954:	f245 5255 	movw	r2, #21845	; 0x5555
 8001958:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 800195a:	6803      	ldr	r3, [r0, #0]
 800195c:	6842      	ldr	r2, [r0, #4]
 800195e:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8001960:	6803      	ldr	r3, [r0, #0]
 8001962:	6882      	ldr	r2, [r0, #8]
 8001964:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8001966:	f7ff f92f 	bl	8000bc8 <HAL_GetTick>
 800196a:	4605      	mov	r5, r0

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800196c:	6823      	ldr	r3, [r4, #0]
 800196e:	68da      	ldr	r2, [r3, #12]
 8001970:	f012 0f03 	tst.w	r2, #3
 8001974:	d00b      	beq.n	800198e <HAL_IWDG_Init+0x4a>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8001976:	f7ff f927 	bl	8000bc8 <HAL_GetTick>
 800197a:	1b40      	subs	r0, r0, r5
 800197c:	2827      	cmp	r0, #39	; 0x27
 800197e:	d9f5      	bls.n	800196c <HAL_IWDG_Init+0x28>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8001980:	6823      	ldr	r3, [r4, #0]
 8001982:	68db      	ldr	r3, [r3, #12]
 8001984:	f013 0f03 	tst.w	r3, #3
 8001988:	d0f0      	beq.n	800196c <HAL_IWDG_Init+0x28>
      {
        return HAL_TIMEOUT;
 800198a:	2003      	movs	r0, #3
 800198c:	e003      	b.n	8001996 <HAL_IWDG_Init+0x52>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800198e:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8001992:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8001994:	2000      	movs	r0, #0
}
 8001996:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8001998:	2001      	movs	r0, #1
}
 800199a:	4770      	bx	lr

0800199c <HAL_IWDG_Refresh>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800199c:	6803      	ldr	r3, [r0, #0]
 800199e:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 80019a2:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
}
 80019a4:	2000      	movs	r0, #0
 80019a6:	4770      	bx	lr

080019a8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80019a8:	b082      	sub	sp, #8
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80019aa:	4b08      	ldr	r3, [pc, #32]	; (80019cc <RCC_Delay+0x24>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	4a08      	ldr	r2, [pc, #32]	; (80019d0 <RCC_Delay+0x28>)
 80019b0:	fba2 2303 	umull	r2, r3, r2, r3
 80019b4:	0a5b      	lsrs	r3, r3, #9
 80019b6:	fb00 f303 	mul.w	r3, r0, r3
 80019ba:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 80019bc:	bf00      	nop
  }
  while (Delay --);
 80019be:	9b01      	ldr	r3, [sp, #4]
 80019c0:	1e5a      	subs	r2, r3, #1
 80019c2:	9201      	str	r2, [sp, #4]
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d1f9      	bne.n	80019bc <RCC_Delay+0x14>
}
 80019c8:	b002      	add	sp, #8
 80019ca:	4770      	bx	lr
 80019cc:	20000014 	.word	0x20000014
 80019d0:	10624dd3 	.word	0x10624dd3

080019d4 <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 80019d4:	2800      	cmp	r0, #0
 80019d6:	f000 81f1 	beq.w	8001dbc <HAL_RCC_OscConfig+0x3e8>
{
 80019da:	b570      	push	{r4, r5, r6, lr}
 80019dc:	b082      	sub	sp, #8
 80019de:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019e0:	6803      	ldr	r3, [r0, #0]
 80019e2:	f013 0f01 	tst.w	r3, #1
 80019e6:	d02c      	beq.n	8001a42 <HAL_RCC_OscConfig+0x6e>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80019e8:	4b99      	ldr	r3, [pc, #612]	; (8001c50 <HAL_RCC_OscConfig+0x27c>)
 80019ea:	685b      	ldr	r3, [r3, #4]
 80019ec:	f003 030c 	and.w	r3, r3, #12
 80019f0:	2b04      	cmp	r3, #4
 80019f2:	d01d      	beq.n	8001a30 <HAL_RCC_OscConfig+0x5c>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80019f4:	4b96      	ldr	r3, [pc, #600]	; (8001c50 <HAL_RCC_OscConfig+0x27c>)
 80019f6:	685b      	ldr	r3, [r3, #4]
 80019f8:	f003 030c 	and.w	r3, r3, #12
 80019fc:	2b08      	cmp	r3, #8
 80019fe:	d012      	beq.n	8001a26 <HAL_RCC_OscConfig+0x52>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a00:	6863      	ldr	r3, [r4, #4]
 8001a02:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a06:	d041      	beq.n	8001a8c <HAL_RCC_OscConfig+0xb8>
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d155      	bne.n	8001ab8 <HAL_RCC_OscConfig+0xe4>
 8001a0c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001a10:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8001a14:	681a      	ldr	r2, [r3, #0]
 8001a16:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001a1a:	601a      	str	r2, [r3, #0]
 8001a1c:	681a      	ldr	r2, [r3, #0]
 8001a1e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001a22:	601a      	str	r2, [r3, #0]
 8001a24:	e037      	b.n	8001a96 <HAL_RCC_OscConfig+0xc2>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001a26:	4b8a      	ldr	r3, [pc, #552]	; (8001c50 <HAL_RCC_OscConfig+0x27c>)
 8001a28:	685b      	ldr	r3, [r3, #4]
 8001a2a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8001a2e:	d0e7      	beq.n	8001a00 <HAL_RCC_OscConfig+0x2c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a30:	4b87      	ldr	r3, [pc, #540]	; (8001c50 <HAL_RCC_OscConfig+0x27c>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001a38:	d003      	beq.n	8001a42 <HAL_RCC_OscConfig+0x6e>
 8001a3a:	6863      	ldr	r3, [r4, #4]
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	f000 81bf 	beq.w	8001dc0 <HAL_RCC_OscConfig+0x3ec>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a42:	6823      	ldr	r3, [r4, #0]
 8001a44:	f013 0f02 	tst.w	r3, #2
 8001a48:	d075      	beq.n	8001b36 <HAL_RCC_OscConfig+0x162>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001a4a:	4b81      	ldr	r3, [pc, #516]	; (8001c50 <HAL_RCC_OscConfig+0x27c>)
 8001a4c:	685b      	ldr	r3, [r3, #4]
 8001a4e:	f013 0f0c 	tst.w	r3, #12
 8001a52:	d05f      	beq.n	8001b14 <HAL_RCC_OscConfig+0x140>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001a54:	4b7e      	ldr	r3, [pc, #504]	; (8001c50 <HAL_RCC_OscConfig+0x27c>)
 8001a56:	685b      	ldr	r3, [r3, #4]
 8001a58:	f003 030c 	and.w	r3, r3, #12
 8001a5c:	2b08      	cmp	r3, #8
 8001a5e:	d054      	beq.n	8001b0a <HAL_RCC_OscConfig+0x136>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001a60:	6923      	ldr	r3, [r4, #16]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	f000 808a 	beq.w	8001b7c <HAL_RCC_OscConfig+0x1a8>
        __HAL_RCC_HSI_ENABLE();
 8001a68:	4b7a      	ldr	r3, [pc, #488]	; (8001c54 <HAL_RCC_OscConfig+0x280>)
 8001a6a:	2201      	movs	r2, #1
 8001a6c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001a6e:	f7ff f8ab 	bl	8000bc8 <HAL_GetTick>
 8001a72:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a74:	4b76      	ldr	r3, [pc, #472]	; (8001c50 <HAL_RCC_OscConfig+0x27c>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	f013 0f02 	tst.w	r3, #2
 8001a7c:	d175      	bne.n	8001b6a <HAL_RCC_OscConfig+0x196>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a7e:	f7ff f8a3 	bl	8000bc8 <HAL_GetTick>
 8001a82:	1b40      	subs	r0, r0, r5
 8001a84:	2802      	cmp	r0, #2
 8001a86:	d9f5      	bls.n	8001a74 <HAL_RCC_OscConfig+0xa0>
            return HAL_TIMEOUT;
 8001a88:	2003      	movs	r0, #3
 8001a8a:	e19e      	b.n	8001dca <HAL_RCC_OscConfig+0x3f6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a8c:	4a70      	ldr	r2, [pc, #448]	; (8001c50 <HAL_RCC_OscConfig+0x27c>)
 8001a8e:	6813      	ldr	r3, [r2, #0]
 8001a90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a94:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001a96:	6863      	ldr	r3, [r4, #4]
 8001a98:	b343      	cbz	r3, 8001aec <HAL_RCC_OscConfig+0x118>
        tickstart = HAL_GetTick();
 8001a9a:	f7ff f895 	bl	8000bc8 <HAL_GetTick>
 8001a9e:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001aa0:	4b6b      	ldr	r3, [pc, #428]	; (8001c50 <HAL_RCC_OscConfig+0x27c>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001aa8:	d1cb      	bne.n	8001a42 <HAL_RCC_OscConfig+0x6e>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001aaa:	f7ff f88d 	bl	8000bc8 <HAL_GetTick>
 8001aae:	1b40      	subs	r0, r0, r5
 8001ab0:	2864      	cmp	r0, #100	; 0x64
 8001ab2:	d9f5      	bls.n	8001aa0 <HAL_RCC_OscConfig+0xcc>
            return HAL_TIMEOUT;
 8001ab4:	2003      	movs	r0, #3
 8001ab6:	e188      	b.n	8001dca <HAL_RCC_OscConfig+0x3f6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ab8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001abc:	d009      	beq.n	8001ad2 <HAL_RCC_OscConfig+0xfe>
 8001abe:	4b64      	ldr	r3, [pc, #400]	; (8001c50 <HAL_RCC_OscConfig+0x27c>)
 8001ac0:	681a      	ldr	r2, [r3, #0]
 8001ac2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001ac6:	601a      	str	r2, [r3, #0]
 8001ac8:	681a      	ldr	r2, [r3, #0]
 8001aca:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001ace:	601a      	str	r2, [r3, #0]
 8001ad0:	e7e1      	b.n	8001a96 <HAL_RCC_OscConfig+0xc2>
 8001ad2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001ad6:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8001ada:	681a      	ldr	r2, [r3, #0]
 8001adc:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8001ae0:	601a      	str	r2, [r3, #0]
 8001ae2:	681a      	ldr	r2, [r3, #0]
 8001ae4:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001ae8:	601a      	str	r2, [r3, #0]
 8001aea:	e7d4      	b.n	8001a96 <HAL_RCC_OscConfig+0xc2>
        tickstart = HAL_GetTick();
 8001aec:	f7ff f86c 	bl	8000bc8 <HAL_GetTick>
 8001af0:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001af2:	4b57      	ldr	r3, [pc, #348]	; (8001c50 <HAL_RCC_OscConfig+0x27c>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001afa:	d0a2      	beq.n	8001a42 <HAL_RCC_OscConfig+0x6e>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001afc:	f7ff f864 	bl	8000bc8 <HAL_GetTick>
 8001b00:	1b40      	subs	r0, r0, r5
 8001b02:	2864      	cmp	r0, #100	; 0x64
 8001b04:	d9f5      	bls.n	8001af2 <HAL_RCC_OscConfig+0x11e>
            return HAL_TIMEOUT;
 8001b06:	2003      	movs	r0, #3
 8001b08:	e15f      	b.n	8001dca <HAL_RCC_OscConfig+0x3f6>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001b0a:	4b51      	ldr	r3, [pc, #324]	; (8001c50 <HAL_RCC_OscConfig+0x27c>)
 8001b0c:	685b      	ldr	r3, [r3, #4]
 8001b0e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8001b12:	d1a5      	bne.n	8001a60 <HAL_RCC_OscConfig+0x8c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b14:	4b4e      	ldr	r3, [pc, #312]	; (8001c50 <HAL_RCC_OscConfig+0x27c>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	f013 0f02 	tst.w	r3, #2
 8001b1c:	d003      	beq.n	8001b26 <HAL_RCC_OscConfig+0x152>
 8001b1e:	6923      	ldr	r3, [r4, #16]
 8001b20:	2b01      	cmp	r3, #1
 8001b22:	f040 814f 	bne.w	8001dc4 <HAL_RCC_OscConfig+0x3f0>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b26:	4a4a      	ldr	r2, [pc, #296]	; (8001c50 <HAL_RCC_OscConfig+0x27c>)
 8001b28:	6813      	ldr	r3, [r2, #0]
 8001b2a:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001b2e:	6961      	ldr	r1, [r4, #20]
 8001b30:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001b34:	6013      	str	r3, [r2, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b36:	6823      	ldr	r3, [r4, #0]
 8001b38:	f013 0f08 	tst.w	r3, #8
 8001b3c:	d033      	beq.n	8001ba6 <HAL_RCC_OscConfig+0x1d2>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001b3e:	69a3      	ldr	r3, [r4, #24]
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d05c      	beq.n	8001bfe <HAL_RCC_OscConfig+0x22a>
      __HAL_RCC_LSI_ENABLE();
 8001b44:	4b43      	ldr	r3, [pc, #268]	; (8001c54 <HAL_RCC_OscConfig+0x280>)
 8001b46:	2201      	movs	r2, #1
 8001b48:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
      tickstart = HAL_GetTick();
 8001b4c:	f7ff f83c 	bl	8000bc8 <HAL_GetTick>
 8001b50:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b52:	4b3f      	ldr	r3, [pc, #252]	; (8001c50 <HAL_RCC_OscConfig+0x27c>)
 8001b54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b56:	f013 0f02 	tst.w	r3, #2
 8001b5a:	d121      	bne.n	8001ba0 <HAL_RCC_OscConfig+0x1cc>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b5c:	f7ff f834 	bl	8000bc8 <HAL_GetTick>
 8001b60:	1b40      	subs	r0, r0, r5
 8001b62:	2802      	cmp	r0, #2
 8001b64:	d9f5      	bls.n	8001b52 <HAL_RCC_OscConfig+0x17e>
          return HAL_TIMEOUT;
 8001b66:	2003      	movs	r0, #3
 8001b68:	e12f      	b.n	8001dca <HAL_RCC_OscConfig+0x3f6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b6a:	4a39      	ldr	r2, [pc, #228]	; (8001c50 <HAL_RCC_OscConfig+0x27c>)
 8001b6c:	6813      	ldr	r3, [r2, #0]
 8001b6e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001b72:	6961      	ldr	r1, [r4, #20]
 8001b74:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001b78:	6013      	str	r3, [r2, #0]
 8001b7a:	e7dc      	b.n	8001b36 <HAL_RCC_OscConfig+0x162>
        __HAL_RCC_HSI_DISABLE();
 8001b7c:	4b35      	ldr	r3, [pc, #212]	; (8001c54 <HAL_RCC_OscConfig+0x280>)
 8001b7e:	2200      	movs	r2, #0
 8001b80:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001b82:	f7ff f821 	bl	8000bc8 <HAL_GetTick>
 8001b86:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b88:	4b31      	ldr	r3, [pc, #196]	; (8001c50 <HAL_RCC_OscConfig+0x27c>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f013 0f02 	tst.w	r3, #2
 8001b90:	d0d1      	beq.n	8001b36 <HAL_RCC_OscConfig+0x162>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001b92:	f7ff f819 	bl	8000bc8 <HAL_GetTick>
 8001b96:	1b40      	subs	r0, r0, r5
 8001b98:	2802      	cmp	r0, #2
 8001b9a:	d9f5      	bls.n	8001b88 <HAL_RCC_OscConfig+0x1b4>
            return HAL_TIMEOUT;
 8001b9c:	2003      	movs	r0, #3
 8001b9e:	e114      	b.n	8001dca <HAL_RCC_OscConfig+0x3f6>
      RCC_Delay(1);
 8001ba0:	2001      	movs	r0, #1
 8001ba2:	f7ff ff01 	bl	80019a8 <RCC_Delay>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ba6:	6823      	ldr	r3, [r4, #0]
 8001ba8:	f013 0f04 	tst.w	r3, #4
 8001bac:	f000 8096 	beq.w	8001cdc <HAL_RCC_OscConfig+0x308>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001bb0:	4b27      	ldr	r3, [pc, #156]	; (8001c50 <HAL_RCC_OscConfig+0x27c>)
 8001bb2:	69db      	ldr	r3, [r3, #28]
 8001bb4:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8001bb8:	d134      	bne.n	8001c24 <HAL_RCC_OscConfig+0x250>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001bba:	4b25      	ldr	r3, [pc, #148]	; (8001c50 <HAL_RCC_OscConfig+0x27c>)
 8001bbc:	69da      	ldr	r2, [r3, #28]
 8001bbe:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001bc2:	61da      	str	r2, [r3, #28]
 8001bc4:	69db      	ldr	r3, [r3, #28]
 8001bc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bca:	9301      	str	r3, [sp, #4]
 8001bcc:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001bce:	2501      	movs	r5, #1
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bd0:	4b21      	ldr	r3, [pc, #132]	; (8001c58 <HAL_RCC_OscConfig+0x284>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001bd8:	d026      	beq.n	8001c28 <HAL_RCC_OscConfig+0x254>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001bda:	68e3      	ldr	r3, [r4, #12]
 8001bdc:	2b01      	cmp	r3, #1
 8001bde:	d03d      	beq.n	8001c5c <HAL_RCC_OscConfig+0x288>
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d153      	bne.n	8001c8c <HAL_RCC_OscConfig+0x2b8>
 8001be4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001be8:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8001bec:	6a1a      	ldr	r2, [r3, #32]
 8001bee:	f022 0201 	bic.w	r2, r2, #1
 8001bf2:	621a      	str	r2, [r3, #32]
 8001bf4:	6a1a      	ldr	r2, [r3, #32]
 8001bf6:	f022 0204 	bic.w	r2, r2, #4
 8001bfa:	621a      	str	r2, [r3, #32]
 8001bfc:	e033      	b.n	8001c66 <HAL_RCC_OscConfig+0x292>
      __HAL_RCC_LSI_DISABLE();
 8001bfe:	4b15      	ldr	r3, [pc, #84]	; (8001c54 <HAL_RCC_OscConfig+0x280>)
 8001c00:	2200      	movs	r2, #0
 8001c02:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
      tickstart = HAL_GetTick();
 8001c06:	f7fe ffdf 	bl	8000bc8 <HAL_GetTick>
 8001c0a:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c0c:	4b10      	ldr	r3, [pc, #64]	; (8001c50 <HAL_RCC_OscConfig+0x27c>)
 8001c0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c10:	f013 0f02 	tst.w	r3, #2
 8001c14:	d0c7      	beq.n	8001ba6 <HAL_RCC_OscConfig+0x1d2>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c16:	f7fe ffd7 	bl	8000bc8 <HAL_GetTick>
 8001c1a:	1b40      	subs	r0, r0, r5
 8001c1c:	2802      	cmp	r0, #2
 8001c1e:	d9f5      	bls.n	8001c0c <HAL_RCC_OscConfig+0x238>
          return HAL_TIMEOUT;
 8001c20:	2003      	movs	r0, #3
 8001c22:	e0d2      	b.n	8001dca <HAL_RCC_OscConfig+0x3f6>
    FlagStatus       pwrclkchanged = RESET;
 8001c24:	2500      	movs	r5, #0
 8001c26:	e7d3      	b.n	8001bd0 <HAL_RCC_OscConfig+0x1fc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c28:	4a0b      	ldr	r2, [pc, #44]	; (8001c58 <HAL_RCC_OscConfig+0x284>)
 8001c2a:	6813      	ldr	r3, [r2, #0]
 8001c2c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c30:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8001c32:	f7fe ffc9 	bl	8000bc8 <HAL_GetTick>
 8001c36:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c38:	4b07      	ldr	r3, [pc, #28]	; (8001c58 <HAL_RCC_OscConfig+0x284>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001c40:	d1cb      	bne.n	8001bda <HAL_RCC_OscConfig+0x206>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c42:	f7fe ffc1 	bl	8000bc8 <HAL_GetTick>
 8001c46:	1b80      	subs	r0, r0, r6
 8001c48:	2864      	cmp	r0, #100	; 0x64
 8001c4a:	d9f5      	bls.n	8001c38 <HAL_RCC_OscConfig+0x264>
          return HAL_TIMEOUT;
 8001c4c:	2003      	movs	r0, #3
 8001c4e:	e0bc      	b.n	8001dca <HAL_RCC_OscConfig+0x3f6>
 8001c50:	40021000 	.word	0x40021000
 8001c54:	42420000 	.word	0x42420000
 8001c58:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c5c:	4a5f      	ldr	r2, [pc, #380]	; (8001ddc <HAL_RCC_OscConfig+0x408>)
 8001c5e:	6a13      	ldr	r3, [r2, #32]
 8001c60:	f043 0301 	orr.w	r3, r3, #1
 8001c64:	6213      	str	r3, [r2, #32]
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001c66:	68e3      	ldr	r3, [r4, #12]
 8001c68:	b333      	cbz	r3, 8001cb8 <HAL_RCC_OscConfig+0x2e4>
      tickstart = HAL_GetTick();
 8001c6a:	f7fe ffad 	bl	8000bc8 <HAL_GetTick>
 8001c6e:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c70:	4b5a      	ldr	r3, [pc, #360]	; (8001ddc <HAL_RCC_OscConfig+0x408>)
 8001c72:	6a1b      	ldr	r3, [r3, #32]
 8001c74:	f013 0f02 	tst.w	r3, #2
 8001c78:	d12f      	bne.n	8001cda <HAL_RCC_OscConfig+0x306>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c7a:	f7fe ffa5 	bl	8000bc8 <HAL_GetTick>
 8001c7e:	1b80      	subs	r0, r0, r6
 8001c80:	f241 3388 	movw	r3, #5000	; 0x1388
 8001c84:	4298      	cmp	r0, r3
 8001c86:	d9f3      	bls.n	8001c70 <HAL_RCC_OscConfig+0x29c>
          return HAL_TIMEOUT;
 8001c88:	2003      	movs	r0, #3
 8001c8a:	e09e      	b.n	8001dca <HAL_RCC_OscConfig+0x3f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c8c:	2b05      	cmp	r3, #5
 8001c8e:	d009      	beq.n	8001ca4 <HAL_RCC_OscConfig+0x2d0>
 8001c90:	4b52      	ldr	r3, [pc, #328]	; (8001ddc <HAL_RCC_OscConfig+0x408>)
 8001c92:	6a1a      	ldr	r2, [r3, #32]
 8001c94:	f022 0201 	bic.w	r2, r2, #1
 8001c98:	621a      	str	r2, [r3, #32]
 8001c9a:	6a1a      	ldr	r2, [r3, #32]
 8001c9c:	f022 0204 	bic.w	r2, r2, #4
 8001ca0:	621a      	str	r2, [r3, #32]
 8001ca2:	e7e0      	b.n	8001c66 <HAL_RCC_OscConfig+0x292>
 8001ca4:	4b4d      	ldr	r3, [pc, #308]	; (8001ddc <HAL_RCC_OscConfig+0x408>)
 8001ca6:	6a1a      	ldr	r2, [r3, #32]
 8001ca8:	f042 0204 	orr.w	r2, r2, #4
 8001cac:	621a      	str	r2, [r3, #32]
 8001cae:	6a1a      	ldr	r2, [r3, #32]
 8001cb0:	f042 0201 	orr.w	r2, r2, #1
 8001cb4:	621a      	str	r2, [r3, #32]
 8001cb6:	e7d6      	b.n	8001c66 <HAL_RCC_OscConfig+0x292>
      tickstart = HAL_GetTick();
 8001cb8:	f7fe ff86 	bl	8000bc8 <HAL_GetTick>
 8001cbc:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001cbe:	4b47      	ldr	r3, [pc, #284]	; (8001ddc <HAL_RCC_OscConfig+0x408>)
 8001cc0:	6a1b      	ldr	r3, [r3, #32]
 8001cc2:	f013 0f02 	tst.w	r3, #2
 8001cc6:	d008      	beq.n	8001cda <HAL_RCC_OscConfig+0x306>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001cc8:	f7fe ff7e 	bl	8000bc8 <HAL_GetTick>
 8001ccc:	1b80      	subs	r0, r0, r6
 8001cce:	f241 3388 	movw	r3, #5000	; 0x1388
 8001cd2:	4298      	cmp	r0, r3
 8001cd4:	d9f3      	bls.n	8001cbe <HAL_RCC_OscConfig+0x2ea>
          return HAL_TIMEOUT;
 8001cd6:	2003      	movs	r0, #3
 8001cd8:	e077      	b.n	8001dca <HAL_RCC_OscConfig+0x3f6>
    if (pwrclkchanged == SET)
 8001cda:	b9e5      	cbnz	r5, 8001d16 <HAL_RCC_OscConfig+0x342>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001cdc:	69e3      	ldr	r3, [r4, #28]
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d072      	beq.n	8001dc8 <HAL_RCC_OscConfig+0x3f4>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ce2:	4a3e      	ldr	r2, [pc, #248]	; (8001ddc <HAL_RCC_OscConfig+0x408>)
 8001ce4:	6852      	ldr	r2, [r2, #4]
 8001ce6:	f002 020c 	and.w	r2, r2, #12
 8001cea:	2a08      	cmp	r2, #8
 8001cec:	d056      	beq.n	8001d9c <HAL_RCC_OscConfig+0x3c8>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001cee:	2b02      	cmp	r3, #2
 8001cf0:	d017      	beq.n	8001d22 <HAL_RCC_OscConfig+0x34e>
        __HAL_RCC_PLL_DISABLE();
 8001cf2:	4b3b      	ldr	r3, [pc, #236]	; (8001de0 <HAL_RCC_OscConfig+0x40c>)
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	661a      	str	r2, [r3, #96]	; 0x60
        tickstart = HAL_GetTick();
 8001cf8:	f7fe ff66 	bl	8000bc8 <HAL_GetTick>
 8001cfc:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001cfe:	4b37      	ldr	r3, [pc, #220]	; (8001ddc <HAL_RCC_OscConfig+0x408>)
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001d06:	d047      	beq.n	8001d98 <HAL_RCC_OscConfig+0x3c4>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d08:	f7fe ff5e 	bl	8000bc8 <HAL_GetTick>
 8001d0c:	1b00      	subs	r0, r0, r4
 8001d0e:	2802      	cmp	r0, #2
 8001d10:	d9f5      	bls.n	8001cfe <HAL_RCC_OscConfig+0x32a>
            return HAL_TIMEOUT;
 8001d12:	2003      	movs	r0, #3
 8001d14:	e059      	b.n	8001dca <HAL_RCC_OscConfig+0x3f6>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d16:	4a31      	ldr	r2, [pc, #196]	; (8001ddc <HAL_RCC_OscConfig+0x408>)
 8001d18:	69d3      	ldr	r3, [r2, #28]
 8001d1a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d1e:	61d3      	str	r3, [r2, #28]
 8001d20:	e7dc      	b.n	8001cdc <HAL_RCC_OscConfig+0x308>
        __HAL_RCC_PLL_DISABLE();
 8001d22:	4b2f      	ldr	r3, [pc, #188]	; (8001de0 <HAL_RCC_OscConfig+0x40c>)
 8001d24:	2200      	movs	r2, #0
 8001d26:	661a      	str	r2, [r3, #96]	; 0x60
        tickstart = HAL_GetTick();
 8001d28:	f7fe ff4e 	bl	8000bc8 <HAL_GetTick>
 8001d2c:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d2e:	4b2b      	ldr	r3, [pc, #172]	; (8001ddc <HAL_RCC_OscConfig+0x408>)
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001d36:	d006      	beq.n	8001d46 <HAL_RCC_OscConfig+0x372>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d38:	f7fe ff46 	bl	8000bc8 <HAL_GetTick>
 8001d3c:	1b40      	subs	r0, r0, r5
 8001d3e:	2802      	cmp	r0, #2
 8001d40:	d9f5      	bls.n	8001d2e <HAL_RCC_OscConfig+0x35a>
            return HAL_TIMEOUT;
 8001d42:	2003      	movs	r0, #3
 8001d44:	e041      	b.n	8001dca <HAL_RCC_OscConfig+0x3f6>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001d46:	6a23      	ldr	r3, [r4, #32]
 8001d48:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d4c:	d01a      	beq.n	8001d84 <HAL_RCC_OscConfig+0x3b0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d4e:	4923      	ldr	r1, [pc, #140]	; (8001ddc <HAL_RCC_OscConfig+0x408>)
 8001d50:	684b      	ldr	r3, [r1, #4]
 8001d52:	f423 1374 	bic.w	r3, r3, #3997696	; 0x3d0000
 8001d56:	6a22      	ldr	r2, [r4, #32]
 8001d58:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8001d5a:	4302      	orrs	r2, r0
 8001d5c:	4313      	orrs	r3, r2
 8001d5e:	604b      	str	r3, [r1, #4]
        __HAL_RCC_PLL_ENABLE();
 8001d60:	4b1f      	ldr	r3, [pc, #124]	; (8001de0 <HAL_RCC_OscConfig+0x40c>)
 8001d62:	2201      	movs	r2, #1
 8001d64:	661a      	str	r2, [r3, #96]	; 0x60
        tickstart = HAL_GetTick();
 8001d66:	f7fe ff2f 	bl	8000bc8 <HAL_GetTick>
 8001d6a:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d6c:	4b1b      	ldr	r3, [pc, #108]	; (8001ddc <HAL_RCC_OscConfig+0x408>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001d74:	d10e      	bne.n	8001d94 <HAL_RCC_OscConfig+0x3c0>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d76:	f7fe ff27 	bl	8000bc8 <HAL_GetTick>
 8001d7a:	1b00      	subs	r0, r0, r4
 8001d7c:	2802      	cmp	r0, #2
 8001d7e:	d9f5      	bls.n	8001d6c <HAL_RCC_OscConfig+0x398>
            return HAL_TIMEOUT;
 8001d80:	2003      	movs	r0, #3
 8001d82:	e022      	b.n	8001dca <HAL_RCC_OscConfig+0x3f6>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001d84:	4a15      	ldr	r2, [pc, #84]	; (8001ddc <HAL_RCC_OscConfig+0x408>)
 8001d86:	6853      	ldr	r3, [r2, #4]
 8001d88:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8001d8c:	68a1      	ldr	r1, [r4, #8]
 8001d8e:	430b      	orrs	r3, r1
 8001d90:	6053      	str	r3, [r2, #4]
 8001d92:	e7dc      	b.n	8001d4e <HAL_RCC_OscConfig+0x37a>
  return HAL_OK;
 8001d94:	2000      	movs	r0, #0
 8001d96:	e018      	b.n	8001dca <HAL_RCC_OscConfig+0x3f6>
 8001d98:	2000      	movs	r0, #0
 8001d9a:	e016      	b.n	8001dca <HAL_RCC_OscConfig+0x3f6>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d9c:	2b01      	cmp	r3, #1
 8001d9e:	d016      	beq.n	8001dce <HAL_RCC_OscConfig+0x3fa>
        pll_config = RCC->CFGR;
 8001da0:	4b0e      	ldr	r3, [pc, #56]	; (8001ddc <HAL_RCC_OscConfig+0x408>)
 8001da2:	685b      	ldr	r3, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001da4:	f403 3180 	and.w	r1, r3, #65536	; 0x10000
 8001da8:	6a22      	ldr	r2, [r4, #32]
 8001daa:	4291      	cmp	r1, r2
 8001dac:	d111      	bne.n	8001dd2 <HAL_RCC_OscConfig+0x3fe>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001dae:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001db2:	6a62      	ldr	r2, [r4, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001db4:	4293      	cmp	r3, r2
 8001db6:	d10e      	bne.n	8001dd6 <HAL_RCC_OscConfig+0x402>
  return HAL_OK;
 8001db8:	2000      	movs	r0, #0
 8001dba:	e006      	b.n	8001dca <HAL_RCC_OscConfig+0x3f6>
    return HAL_ERROR;
 8001dbc:	2001      	movs	r0, #1
}
 8001dbe:	4770      	bx	lr
        return HAL_ERROR;
 8001dc0:	2001      	movs	r0, #1
 8001dc2:	e002      	b.n	8001dca <HAL_RCC_OscConfig+0x3f6>
        return HAL_ERROR;
 8001dc4:	2001      	movs	r0, #1
 8001dc6:	e000      	b.n	8001dca <HAL_RCC_OscConfig+0x3f6>
  return HAL_OK;
 8001dc8:	2000      	movs	r0, #0
}
 8001dca:	b002      	add	sp, #8
 8001dcc:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8001dce:	2001      	movs	r0, #1
 8001dd0:	e7fb      	b.n	8001dca <HAL_RCC_OscConfig+0x3f6>
          return HAL_ERROR;
 8001dd2:	2001      	movs	r0, #1
 8001dd4:	e7f9      	b.n	8001dca <HAL_RCC_OscConfig+0x3f6>
 8001dd6:	2001      	movs	r0, #1
 8001dd8:	e7f7      	b.n	8001dca <HAL_RCC_OscConfig+0x3f6>
 8001dda:	bf00      	nop
 8001ddc:	40021000 	.word	0x40021000
 8001de0:	42420000 	.word	0x42420000

08001de4 <HAL_RCC_GetSysClockFreq>:
{
 8001de4:	b086      	sub	sp, #24
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001de6:	4b17      	ldr	r3, [pc, #92]	; (8001e44 <HAL_RCC_GetSysClockFreq+0x60>)
 8001de8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001dea:	f10d 0c18 	add.w	ip, sp, #24
 8001dee:	e90c 000f 	stmdb	ip, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001df2:	f240 2301 	movw	r3, #513	; 0x201
 8001df6:	f8ad 3004 	strh.w	r3, [sp, #4]
  tmpreg = RCC->CFGR;
 8001dfa:	4b13      	ldr	r3, [pc, #76]	; (8001e48 <HAL_RCC_GetSysClockFreq+0x64>)
 8001dfc:	685b      	ldr	r3, [r3, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8001dfe:	f003 020c 	and.w	r2, r3, #12
 8001e02:	2a08      	cmp	r2, #8
 8001e04:	d002      	beq.n	8001e0c <HAL_RCC_GetSysClockFreq+0x28>
      sysclockfreq = HSE_VALUE;
 8001e06:	4811      	ldr	r0, [pc, #68]	; (8001e4c <HAL_RCC_GetSysClockFreq+0x68>)
}
 8001e08:	b006      	add	sp, #24
 8001e0a:	4770      	bx	lr
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001e0c:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8001e10:	3218      	adds	r2, #24
 8001e12:	446a      	add	r2, sp
 8001e14:	f812 0c10 	ldrb.w	r0, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001e18:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8001e1c:	d00d      	beq.n	8001e3a <HAL_RCC_GetSysClockFreq+0x56>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001e1e:	4b0a      	ldr	r3, [pc, #40]	; (8001e48 <HAL_RCC_GetSysClockFreq+0x64>)
 8001e20:	685b      	ldr	r3, [r3, #4]
 8001e22:	f3c3 4340 	ubfx	r3, r3, #17, #1
 8001e26:	3318      	adds	r3, #24
 8001e28:	446b      	add	r3, sp
 8001e2a:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001e2e:	4a07      	ldr	r2, [pc, #28]	; (8001e4c <HAL_RCC_GetSysClockFreq+0x68>)
 8001e30:	fb02 f000 	mul.w	r0, r2, r0
 8001e34:	fbb0 f0f3 	udiv	r0, r0, r3
 8001e38:	e7e6      	b.n	8001e08 <HAL_RCC_GetSysClockFreq+0x24>
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001e3a:	4b05      	ldr	r3, [pc, #20]	; (8001e50 <HAL_RCC_GetSysClockFreq+0x6c>)
 8001e3c:	fb03 f000 	mul.w	r0, r3, r0
 8001e40:	e7e2      	b.n	8001e08 <HAL_RCC_GetSysClockFreq+0x24>
 8001e42:	bf00      	nop
 8001e44:	080050d4 	.word	0x080050d4
 8001e48:	40021000 	.word	0x40021000
 8001e4c:	007a1200 	.word	0x007a1200
 8001e50:	003d0900 	.word	0x003d0900

08001e54 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8001e54:	2800      	cmp	r0, #0
 8001e56:	f000 80a0 	beq.w	8001f9a <HAL_RCC_ClockConfig+0x146>
{
 8001e5a:	b570      	push	{r4, r5, r6, lr}
 8001e5c:	460d      	mov	r5, r1
 8001e5e:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001e60:	4b52      	ldr	r3, [pc, #328]	; (8001fac <HAL_RCC_ClockConfig+0x158>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f003 0307 	and.w	r3, r3, #7
 8001e68:	428b      	cmp	r3, r1
 8001e6a:	d20b      	bcs.n	8001e84 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e6c:	4a4f      	ldr	r2, [pc, #316]	; (8001fac <HAL_RCC_ClockConfig+0x158>)
 8001e6e:	6813      	ldr	r3, [r2, #0]
 8001e70:	f023 0307 	bic.w	r3, r3, #7
 8001e74:	430b      	orrs	r3, r1
 8001e76:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e78:	6813      	ldr	r3, [r2, #0]
 8001e7a:	f003 0307 	and.w	r3, r3, #7
 8001e7e:	428b      	cmp	r3, r1
 8001e80:	f040 808d 	bne.w	8001f9e <HAL_RCC_ClockConfig+0x14a>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e84:	6823      	ldr	r3, [r4, #0]
 8001e86:	f013 0f02 	tst.w	r3, #2
 8001e8a:	d017      	beq.n	8001ebc <HAL_RCC_ClockConfig+0x68>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e8c:	f013 0f04 	tst.w	r3, #4
 8001e90:	d004      	beq.n	8001e9c <HAL_RCC_ClockConfig+0x48>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001e92:	4a47      	ldr	r2, [pc, #284]	; (8001fb0 <HAL_RCC_ClockConfig+0x15c>)
 8001e94:	6853      	ldr	r3, [r2, #4]
 8001e96:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001e9a:	6053      	str	r3, [r2, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e9c:	6823      	ldr	r3, [r4, #0]
 8001e9e:	f013 0f08 	tst.w	r3, #8
 8001ea2:	d004      	beq.n	8001eae <HAL_RCC_ClockConfig+0x5a>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001ea4:	4a42      	ldr	r2, [pc, #264]	; (8001fb0 <HAL_RCC_ClockConfig+0x15c>)
 8001ea6:	6853      	ldr	r3, [r2, #4]
 8001ea8:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001eac:	6053      	str	r3, [r2, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001eae:	4a40      	ldr	r2, [pc, #256]	; (8001fb0 <HAL_RCC_ClockConfig+0x15c>)
 8001eb0:	6853      	ldr	r3, [r2, #4]
 8001eb2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001eb6:	68a1      	ldr	r1, [r4, #8]
 8001eb8:	430b      	orrs	r3, r1
 8001eba:	6053      	str	r3, [r2, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ebc:	6823      	ldr	r3, [r4, #0]
 8001ebe:	f013 0f01 	tst.w	r3, #1
 8001ec2:	d031      	beq.n	8001f28 <HAL_RCC_ClockConfig+0xd4>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ec4:	6863      	ldr	r3, [r4, #4]
 8001ec6:	2b01      	cmp	r3, #1
 8001ec8:	d020      	beq.n	8001f0c <HAL_RCC_ClockConfig+0xb8>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001eca:	2b02      	cmp	r3, #2
 8001ecc:	d025      	beq.n	8001f1a <HAL_RCC_ClockConfig+0xc6>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ece:	4a38      	ldr	r2, [pc, #224]	; (8001fb0 <HAL_RCC_ClockConfig+0x15c>)
 8001ed0:	6812      	ldr	r2, [r2, #0]
 8001ed2:	f012 0f02 	tst.w	r2, #2
 8001ed6:	d064      	beq.n	8001fa2 <HAL_RCC_ClockConfig+0x14e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001ed8:	4935      	ldr	r1, [pc, #212]	; (8001fb0 <HAL_RCC_ClockConfig+0x15c>)
 8001eda:	684a      	ldr	r2, [r1, #4]
 8001edc:	f022 0203 	bic.w	r2, r2, #3
 8001ee0:	4313      	orrs	r3, r2
 8001ee2:	604b      	str	r3, [r1, #4]
    tickstart = HAL_GetTick();
 8001ee4:	f7fe fe70 	bl	8000bc8 <HAL_GetTick>
 8001ee8:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001eea:	4b31      	ldr	r3, [pc, #196]	; (8001fb0 <HAL_RCC_ClockConfig+0x15c>)
 8001eec:	685b      	ldr	r3, [r3, #4]
 8001eee:	f003 030c 	and.w	r3, r3, #12
 8001ef2:	6862      	ldr	r2, [r4, #4]
 8001ef4:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001ef8:	d016      	beq.n	8001f28 <HAL_RCC_ClockConfig+0xd4>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001efa:	f7fe fe65 	bl	8000bc8 <HAL_GetTick>
 8001efe:	1b80      	subs	r0, r0, r6
 8001f00:	f241 3388 	movw	r3, #5000	; 0x1388
 8001f04:	4298      	cmp	r0, r3
 8001f06:	d9f0      	bls.n	8001eea <HAL_RCC_ClockConfig+0x96>
        return HAL_TIMEOUT;
 8001f08:	2003      	movs	r0, #3
 8001f0a:	e045      	b.n	8001f98 <HAL_RCC_ClockConfig+0x144>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f0c:	4a28      	ldr	r2, [pc, #160]	; (8001fb0 <HAL_RCC_ClockConfig+0x15c>)
 8001f0e:	6812      	ldr	r2, [r2, #0]
 8001f10:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8001f14:	d1e0      	bne.n	8001ed8 <HAL_RCC_ClockConfig+0x84>
        return HAL_ERROR;
 8001f16:	2001      	movs	r0, #1
 8001f18:	e03e      	b.n	8001f98 <HAL_RCC_ClockConfig+0x144>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f1a:	4a25      	ldr	r2, [pc, #148]	; (8001fb0 <HAL_RCC_ClockConfig+0x15c>)
 8001f1c:	6812      	ldr	r2, [r2, #0]
 8001f1e:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8001f22:	d1d9      	bne.n	8001ed8 <HAL_RCC_ClockConfig+0x84>
        return HAL_ERROR;
 8001f24:	2001      	movs	r0, #1
 8001f26:	e037      	b.n	8001f98 <HAL_RCC_ClockConfig+0x144>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001f28:	4b20      	ldr	r3, [pc, #128]	; (8001fac <HAL_RCC_ClockConfig+0x158>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f003 0307 	and.w	r3, r3, #7
 8001f30:	42ab      	cmp	r3, r5
 8001f32:	d90a      	bls.n	8001f4a <HAL_RCC_ClockConfig+0xf6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f34:	4a1d      	ldr	r2, [pc, #116]	; (8001fac <HAL_RCC_ClockConfig+0x158>)
 8001f36:	6813      	ldr	r3, [r2, #0]
 8001f38:	f023 0307 	bic.w	r3, r3, #7
 8001f3c:	432b      	orrs	r3, r5
 8001f3e:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f40:	6813      	ldr	r3, [r2, #0]
 8001f42:	f003 0307 	and.w	r3, r3, #7
 8001f46:	42ab      	cmp	r3, r5
 8001f48:	d12d      	bne.n	8001fa6 <HAL_RCC_ClockConfig+0x152>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f4a:	6823      	ldr	r3, [r4, #0]
 8001f4c:	f013 0f04 	tst.w	r3, #4
 8001f50:	d006      	beq.n	8001f60 <HAL_RCC_ClockConfig+0x10c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f52:	4a17      	ldr	r2, [pc, #92]	; (8001fb0 <HAL_RCC_ClockConfig+0x15c>)
 8001f54:	6853      	ldr	r3, [r2, #4]
 8001f56:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001f5a:	68e1      	ldr	r1, [r4, #12]
 8001f5c:	430b      	orrs	r3, r1
 8001f5e:	6053      	str	r3, [r2, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f60:	6823      	ldr	r3, [r4, #0]
 8001f62:	f013 0f08 	tst.w	r3, #8
 8001f66:	d007      	beq.n	8001f78 <HAL_RCC_ClockConfig+0x124>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001f68:	4a11      	ldr	r2, [pc, #68]	; (8001fb0 <HAL_RCC_ClockConfig+0x15c>)
 8001f6a:	6853      	ldr	r3, [r2, #4]
 8001f6c:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001f70:	6921      	ldr	r1, [r4, #16]
 8001f72:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001f76:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001f78:	f7ff ff34 	bl	8001de4 <HAL_RCC_GetSysClockFreq>
 8001f7c:	4b0c      	ldr	r3, [pc, #48]	; (8001fb0 <HAL_RCC_ClockConfig+0x15c>)
 8001f7e:	685b      	ldr	r3, [r3, #4]
 8001f80:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001f84:	4a0b      	ldr	r2, [pc, #44]	; (8001fb4 <HAL_RCC_ClockConfig+0x160>)
 8001f86:	5cd3      	ldrb	r3, [r2, r3]
 8001f88:	40d8      	lsrs	r0, r3
 8001f8a:	4b0b      	ldr	r3, [pc, #44]	; (8001fb8 <HAL_RCC_ClockConfig+0x164>)
 8001f8c:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8001f8e:	4b0b      	ldr	r3, [pc, #44]	; (8001fbc <HAL_RCC_ClockConfig+0x168>)
 8001f90:	6818      	ldr	r0, [r3, #0]
 8001f92:	f7fe fdd7 	bl	8000b44 <HAL_InitTick>
  return HAL_OK;
 8001f96:	2000      	movs	r0, #0
}
 8001f98:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8001f9a:	2001      	movs	r0, #1
}
 8001f9c:	4770      	bx	lr
    return HAL_ERROR;
 8001f9e:	2001      	movs	r0, #1
 8001fa0:	e7fa      	b.n	8001f98 <HAL_RCC_ClockConfig+0x144>
        return HAL_ERROR;
 8001fa2:	2001      	movs	r0, #1
 8001fa4:	e7f8      	b.n	8001f98 <HAL_RCC_ClockConfig+0x144>
    return HAL_ERROR;
 8001fa6:	2001      	movs	r0, #1
 8001fa8:	e7f6      	b.n	8001f98 <HAL_RCC_ClockConfig+0x144>
 8001faa:	bf00      	nop
 8001fac:	40022000 	.word	0x40022000
 8001fb0:	40021000 	.word	0x40021000
 8001fb4:	080050ac 	.word	0x080050ac
 8001fb8:	20000014 	.word	0x20000014
 8001fbc:	20000004 	.word	0x20000004

08001fc0 <HAL_RCC_GetHCLKFreq>:
}
 8001fc0:	4b01      	ldr	r3, [pc, #4]	; (8001fc8 <HAL_RCC_GetHCLKFreq+0x8>)
 8001fc2:	6818      	ldr	r0, [r3, #0]
 8001fc4:	4770      	bx	lr
 8001fc6:	bf00      	nop
 8001fc8:	20000014 	.word	0x20000014

08001fcc <HAL_RCC_GetPCLK1Freq>:
{
 8001fcc:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001fce:	f7ff fff7 	bl	8001fc0 <HAL_RCC_GetHCLKFreq>
 8001fd2:	4b04      	ldr	r3, [pc, #16]	; (8001fe4 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001fd4:	685b      	ldr	r3, [r3, #4]
 8001fd6:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8001fda:	4a03      	ldr	r2, [pc, #12]	; (8001fe8 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001fdc:	5cd3      	ldrb	r3, [r2, r3]
}
 8001fde:	40d8      	lsrs	r0, r3
 8001fe0:	bd08      	pop	{r3, pc}
 8001fe2:	bf00      	nop
 8001fe4:	40021000 	.word	0x40021000
 8001fe8:	080050bc 	.word	0x080050bc

08001fec <HAL_RCC_GetPCLK2Freq>:
{
 8001fec:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001fee:	f7ff ffe7 	bl	8001fc0 <HAL_RCC_GetHCLKFreq>
 8001ff2:	4b04      	ldr	r3, [pc, #16]	; (8002004 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001ff4:	685b      	ldr	r3, [r3, #4]
 8001ff6:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8001ffa:	4a03      	ldr	r2, [pc, #12]	; (8002008 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001ffc:	5cd3      	ldrb	r3, [r2, r3]
}
 8001ffe:	40d8      	lsrs	r0, r3
 8002000:	bd08      	pop	{r3, pc}
 8002002:	bf00      	nop
 8002004:	40021000 	.word	0x40021000
 8002008:	080050bc 	.word	0x080050bc

0800200c <HAL_SPI_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800200c:	2800      	cmp	r0, #0
 800200e:	d056      	beq.n	80020be <HAL_SPI_Init+0xb2>
{
 8002010:	b510      	push	{r4, lr}
 8002012:	4604      	mov	r4, r0
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002014:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002016:	b933      	cbnz	r3, 8002026 <HAL_SPI_Init+0x1a>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002018:	6843      	ldr	r3, [r0, #4]
 800201a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800201e:	d005      	beq.n	800202c <HAL_SPI_Init+0x20>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002020:	2300      	movs	r3, #0
 8002022:	61c3      	str	r3, [r0, #28]
 8002024:	e002      	b.n	800202c <HAL_SPI_Init+0x20>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002026:	2300      	movs	r3, #0
 8002028:	6103      	str	r3, [r0, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800202a:	6143      	str	r3, [r0, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800202c:	2300      	movs	r3, #0
 800202e:	62a3      	str	r3, [r4, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002030:	f894 3051 	ldrb.w	r3, [r4, #81]	; 0x51
 8002034:	2b00      	cmp	r3, #0
 8002036:	d03c      	beq.n	80020b2 <HAL_SPI_Init+0xa6>
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002038:	2302      	movs	r3, #2
 800203a:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800203e:	6822      	ldr	r2, [r4, #0]
 8002040:	6813      	ldr	r3, [r2, #0]
 8002042:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002046:	6013      	str	r3, [r2, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002048:	6863      	ldr	r3, [r4, #4]
 800204a:	f403 7382 	and.w	r3, r3, #260	; 0x104
 800204e:	68a2      	ldr	r2, [r4, #8]
 8002050:	f402 4204 	and.w	r2, r2, #33792	; 0x8400
 8002054:	4313      	orrs	r3, r2
 8002056:	68e2      	ldr	r2, [r4, #12]
 8002058:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 800205c:	4313      	orrs	r3, r2
 800205e:	6922      	ldr	r2, [r4, #16]
 8002060:	f002 0202 	and.w	r2, r2, #2
 8002064:	4313      	orrs	r3, r2
 8002066:	6962      	ldr	r2, [r4, #20]
 8002068:	f002 0201 	and.w	r2, r2, #1
 800206c:	4313      	orrs	r3, r2
 800206e:	69a2      	ldr	r2, [r4, #24]
 8002070:	f402 7200 	and.w	r2, r2, #512	; 0x200
 8002074:	4313      	orrs	r3, r2
 8002076:	69e2      	ldr	r2, [r4, #28]
 8002078:	f002 0238 	and.w	r2, r2, #56	; 0x38
 800207c:	4313      	orrs	r3, r2
 800207e:	6a22      	ldr	r2, [r4, #32]
 8002080:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8002084:	4313      	orrs	r3, r2
 8002086:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8002088:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 800208c:	6821      	ldr	r1, [r4, #0]
 800208e:	4313      	orrs	r3, r2
 8002090:	600b      	str	r3, [r1, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8002092:	8b63      	ldrh	r3, [r4, #26]
 8002094:	6822      	ldr	r2, [r4, #0]
 8002096:	f003 0304 	and.w	r3, r3, #4
 800209a:	6053      	str	r3, [r2, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800209c:	6822      	ldr	r2, [r4, #0]
 800209e:	69d3      	ldr	r3, [r2, #28]
 80020a0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80020a4:	61d3      	str	r3, [r2, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80020a6:	2000      	movs	r0, #0
 80020a8:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80020aa:	2301      	movs	r3, #1
 80020ac:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51

  return HAL_OK;
}
 80020b0:	bd10      	pop	{r4, pc}
    hspi->Lock = HAL_UNLOCKED;
 80020b2:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 80020b6:	4620      	mov	r0, r4
 80020b8:	f001 fdc4 	bl	8003c44 <HAL_SPI_MspInit>
 80020bc:	e7bc      	b.n	8002038 <HAL_SPI_Init+0x2c>
    return HAL_ERROR;
 80020be:	2001      	movs	r0, #1
}
 80020c0:	4770      	bx	lr

080020c2 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80020c2:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80020c4:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80020c6:	6a04      	ldr	r4, [r0, #32]
 80020c8:	f024 0401 	bic.w	r4, r4, #1
 80020cc:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80020ce:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80020d0:	f024 0cf0 	bic.w	ip, r4, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80020d4:	ea4c 1202 	orr.w	r2, ip, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80020d8:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 80020dc:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80020de:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80020e0:	6203      	str	r3, [r0, #32]
}
 80020e2:	bc10      	pop	{r4}
 80020e4:	4770      	bx	lr

080020e6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80020e6:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80020e8:	6a04      	ldr	r4, [r0, #32]
 80020ea:	f024 0410 	bic.w	r4, r4, #16
 80020ee:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80020f0:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 80020f2:	6a03      	ldr	r3, [r0, #32]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80020f4:	f424 4c70 	bic.w	ip, r4, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80020f8:	ea4c 3202 	orr.w	r2, ip, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80020fc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8002100:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002104:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8002106:	6203      	str	r3, [r0, #32]
}
 8002108:	bc10      	pop	{r4}
 800210a:	4770      	bx	lr

0800210c <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800210c:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800210e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002112:	430b      	orrs	r3, r1
 8002114:	f043 0307 	orr.w	r3, r3, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002118:	6083      	str	r3, [r0, #8]
}
 800211a:	4770      	bx	lr

0800211c <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 800211c:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800211e:	4a1b      	ldr	r2, [pc, #108]	; (800218c <TIM_Base_SetConfig+0x70>)
 8002120:	4290      	cmp	r0, r2
 8002122:	d00a      	beq.n	800213a <TIM_Base_SetConfig+0x1e>
 8002124:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002128:	d007      	beq.n	800213a <TIM_Base_SetConfig+0x1e>
 800212a:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800212e:	4290      	cmp	r0, r2
 8002130:	d003      	beq.n	800213a <TIM_Base_SetConfig+0x1e>
 8002132:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002136:	4290      	cmp	r0, r2
 8002138:	d103      	bne.n	8002142 <TIM_Base_SetConfig+0x26>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800213a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800213e:	684a      	ldr	r2, [r1, #4]
 8002140:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002142:	4a12      	ldr	r2, [pc, #72]	; (800218c <TIM_Base_SetConfig+0x70>)
 8002144:	4290      	cmp	r0, r2
 8002146:	d00a      	beq.n	800215e <TIM_Base_SetConfig+0x42>
 8002148:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800214c:	d007      	beq.n	800215e <TIM_Base_SetConfig+0x42>
 800214e:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8002152:	4290      	cmp	r0, r2
 8002154:	d003      	beq.n	800215e <TIM_Base_SetConfig+0x42>
 8002156:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800215a:	4290      	cmp	r0, r2
 800215c:	d103      	bne.n	8002166 <TIM_Base_SetConfig+0x4a>
    tmpcr1 &= ~TIM_CR1_CKD;
 800215e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002162:	68ca      	ldr	r2, [r1, #12]
 8002164:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002166:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800216a:	694a      	ldr	r2, [r1, #20]
 800216c:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 800216e:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002170:	688b      	ldr	r3, [r1, #8]
 8002172:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8002174:	680b      	ldr	r3, [r1, #0]
 8002176:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002178:	4b04      	ldr	r3, [pc, #16]	; (800218c <TIM_Base_SetConfig+0x70>)
 800217a:	4298      	cmp	r0, r3
 800217c:	d002      	beq.n	8002184 <TIM_Base_SetConfig+0x68>
  TIMx->EGR = TIM_EGR_UG;
 800217e:	2301      	movs	r3, #1
 8002180:	6143      	str	r3, [r0, #20]
}
 8002182:	4770      	bx	lr
    TIMx->RCR = Structure->RepetitionCounter;
 8002184:	690b      	ldr	r3, [r1, #16]
 8002186:	6303      	str	r3, [r0, #48]	; 0x30
 8002188:	e7f9      	b.n	800217e <TIM_Base_SetConfig+0x62>
 800218a:	bf00      	nop
 800218c:	40012c00 	.word	0x40012c00

08002190 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8002190:	b340      	cbz	r0, 80021e4 <HAL_TIM_Base_Init+0x54>
{
 8002192:	b510      	push	{r4, lr}
 8002194:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8002196:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800219a:	b1f3      	cbz	r3, 80021da <HAL_TIM_Base_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 800219c:	2302      	movs	r3, #2
 800219e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80021a2:	4621      	mov	r1, r4
 80021a4:	f851 0b04 	ldr.w	r0, [r1], #4
 80021a8:	f7ff ffb8 	bl	800211c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80021ac:	2301      	movs	r3, #1
 80021ae:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80021b2:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 80021b6:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 80021ba:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80021be:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80021c2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80021c6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80021ca:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80021ce:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 80021d2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80021d6:	2000      	movs	r0, #0
}
 80021d8:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80021da:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80021de:	f002 f815 	bl	800420c <HAL_TIM_Base_MspInit>
 80021e2:	e7db      	b.n	800219c <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 80021e4:	2001      	movs	r0, #1
}
 80021e6:	4770      	bx	lr

080021e8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80021e8:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80021ea:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80021ec:	f424 4c7f 	bic.w	ip, r4, #65280	; 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80021f0:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 80021f4:	430a      	orrs	r2, r1
 80021f6:	ea42 020c 	orr.w	r2, r2, ip

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80021fa:	6082      	str	r2, [r0, #8]
}
 80021fc:	bc10      	pop	{r4}
 80021fe:	4770      	bx	lr

08002200 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8002200:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002204:	2b01      	cmp	r3, #1
 8002206:	d066      	beq.n	80022d6 <HAL_TIM_ConfigClockSource+0xd6>
{
 8002208:	b510      	push	{r4, lr}
 800220a:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 800220c:	2301      	movs	r3, #1
 800220e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8002212:	2302      	movs	r3, #2
 8002214:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8002218:	6802      	ldr	r2, [r0, #0]
 800221a:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800221c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002220:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8002224:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8002226:	680b      	ldr	r3, [r1, #0]
 8002228:	2b60      	cmp	r3, #96	; 0x60
 800222a:	d040      	beq.n	80022ae <HAL_TIM_ConfigClockSource+0xae>
 800222c:	d822      	bhi.n	8002274 <HAL_TIM_ConfigClockSource+0x74>
 800222e:	2b40      	cmp	r3, #64	; 0x40
 8002230:	d047      	beq.n	80022c2 <HAL_TIM_ConfigClockSource+0xc2>
 8002232:	d90b      	bls.n	800224c <HAL_TIM_ConfigClockSource+0x4c>
 8002234:	2b50      	cmp	r3, #80	; 0x50
 8002236:	d10e      	bne.n	8002256 <HAL_TIM_ConfigClockSource+0x56>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002238:	68ca      	ldr	r2, [r1, #12]
 800223a:	6849      	ldr	r1, [r1, #4]
 800223c:	6800      	ldr	r0, [r0, #0]
 800223e:	f7ff ff40 	bl	80020c2 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002242:	2150      	movs	r1, #80	; 0x50
 8002244:	6820      	ldr	r0, [r4, #0]
 8002246:	f7ff ff61 	bl	800210c <TIM_ITRx_SetConfig>
      break;
 800224a:	e004      	b.n	8002256 <HAL_TIM_ConfigClockSource+0x56>
  switch (sClockSourceConfig->ClockSource)
 800224c:	2b20      	cmp	r3, #32
 800224e:	d00c      	beq.n	800226a <HAL_TIM_ConfigClockSource+0x6a>
 8002250:	d908      	bls.n	8002264 <HAL_TIM_ConfigClockSource+0x64>
 8002252:	2b30      	cmp	r3, #48	; 0x30
 8002254:	d009      	beq.n	800226a <HAL_TIM_ConfigClockSource+0x6a>
  htim->State = HAL_TIM_STATE_READY;
 8002256:	2301      	movs	r3, #1
 8002258:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800225c:	2000      	movs	r0, #0
 800225e:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8002262:	bd10      	pop	{r4, pc}
  switch (sClockSourceConfig->ClockSource)
 8002264:	b10b      	cbz	r3, 800226a <HAL_TIM_ConfigClockSource+0x6a>
 8002266:	2b10      	cmp	r3, #16
 8002268:	d1f5      	bne.n	8002256 <HAL_TIM_ConfigClockSource+0x56>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800226a:	4619      	mov	r1, r3
 800226c:	6820      	ldr	r0, [r4, #0]
 800226e:	f7ff ff4d 	bl	800210c <TIM_ITRx_SetConfig>
        break;
 8002272:	e7f0      	b.n	8002256 <HAL_TIM_ConfigClockSource+0x56>
  switch (sClockSourceConfig->ClockSource)
 8002274:	2b70      	cmp	r3, #112	; 0x70
 8002276:	d00e      	beq.n	8002296 <HAL_TIM_ConfigClockSource+0x96>
 8002278:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800227c:	d1eb      	bne.n	8002256 <HAL_TIM_ConfigClockSource+0x56>
      TIM_ETR_SetConfig(htim->Instance,
 800227e:	68cb      	ldr	r3, [r1, #12]
 8002280:	684a      	ldr	r2, [r1, #4]
 8002282:	6889      	ldr	r1, [r1, #8]
 8002284:	6800      	ldr	r0, [r0, #0]
 8002286:	f7ff ffaf 	bl	80021e8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800228a:	6822      	ldr	r2, [r4, #0]
 800228c:	6893      	ldr	r3, [r2, #8]
 800228e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002292:	6093      	str	r3, [r2, #8]
      break;
 8002294:	e7df      	b.n	8002256 <HAL_TIM_ConfigClockSource+0x56>
      TIM_ETR_SetConfig(htim->Instance,
 8002296:	68cb      	ldr	r3, [r1, #12]
 8002298:	684a      	ldr	r2, [r1, #4]
 800229a:	6889      	ldr	r1, [r1, #8]
 800229c:	6800      	ldr	r0, [r0, #0]
 800229e:	f7ff ffa3 	bl	80021e8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80022a2:	6822      	ldr	r2, [r4, #0]
 80022a4:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80022a6:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 80022aa:	6093      	str	r3, [r2, #8]
      break;
 80022ac:	e7d3      	b.n	8002256 <HAL_TIM_ConfigClockSource+0x56>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80022ae:	68ca      	ldr	r2, [r1, #12]
 80022b0:	6849      	ldr	r1, [r1, #4]
 80022b2:	6800      	ldr	r0, [r0, #0]
 80022b4:	f7ff ff17 	bl	80020e6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80022b8:	2160      	movs	r1, #96	; 0x60
 80022ba:	6820      	ldr	r0, [r4, #0]
 80022bc:	f7ff ff26 	bl	800210c <TIM_ITRx_SetConfig>
      break;
 80022c0:	e7c9      	b.n	8002256 <HAL_TIM_ConfigClockSource+0x56>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80022c2:	68ca      	ldr	r2, [r1, #12]
 80022c4:	6849      	ldr	r1, [r1, #4]
 80022c6:	6800      	ldr	r0, [r0, #0]
 80022c8:	f7ff fefb 	bl	80020c2 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80022cc:	2140      	movs	r1, #64	; 0x40
 80022ce:	6820      	ldr	r0, [r4, #0]
 80022d0:	f7ff ff1c 	bl	800210c <TIM_ITRx_SetConfig>
      break;
 80022d4:	e7bf      	b.n	8002256 <HAL_TIM_ConfigClockSource+0x56>
  __HAL_LOCK(htim);
 80022d6:	2002      	movs	r0, #2
}
 80022d8:	4770      	bx	lr
	...

080022dc <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80022dc:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80022e0:	2b01      	cmp	r3, #1
 80022e2:	d02c      	beq.n	800233e <HAL_TIMEx_MasterConfigSynchronization+0x62>
{
 80022e4:	b410      	push	{r4}
  __HAL_LOCK(htim);
 80022e6:	2301      	movs	r3, #1
 80022e8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80022ec:	2302      	movs	r3, #2
 80022ee:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80022f2:	6803      	ldr	r3, [r0, #0]
 80022f4:	685a      	ldr	r2, [r3, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80022f6:	689c      	ldr	r4, [r3, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80022f8:	f022 0c70 	bic.w	ip, r2, #112	; 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80022fc:	680a      	ldr	r2, [r1, #0]
 80022fe:	ea42 020c 	orr.w	r2, r2, ip

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002302:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002304:	6803      	ldr	r3, [r0, #0]
 8002306:	4a0f      	ldr	r2, [pc, #60]	; (8002344 <HAL_TIMEx_MasterConfigSynchronization+0x68>)
 8002308:	4293      	cmp	r3, r2
 800230a:	d00a      	beq.n	8002322 <HAL_TIMEx_MasterConfigSynchronization+0x46>
 800230c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002310:	d007      	beq.n	8002322 <HAL_TIMEx_MasterConfigSynchronization+0x46>
 8002312:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8002316:	4293      	cmp	r3, r2
 8002318:	d003      	beq.n	8002322 <HAL_TIMEx_MasterConfigSynchronization+0x46>
 800231a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800231e:	4293      	cmp	r3, r2
 8002320:	d104      	bne.n	800232c <HAL_TIMEx_MasterConfigSynchronization+0x50>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002322:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002326:	684a      	ldr	r2, [r1, #4]
 8002328:	4314      	orrs	r4, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800232a:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800232c:	2301      	movs	r3, #1
 800232e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002332:	2300      	movs	r3, #0
 8002334:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 8002338:	4618      	mov	r0, r3
}
 800233a:	bc10      	pop	{r4}
 800233c:	4770      	bx	lr
  __HAL_LOCK(htim);
 800233e:	2002      	movs	r0, #2
}
 8002340:	4770      	bx	lr
 8002342:	bf00      	nop
 8002344:	40012c00 	.word	0x40012c00

08002348 <UART_EndTxTransfer>:
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8002348:	6802      	ldr	r2, [r0, #0]
 800234a:	68d3      	ldr	r3, [r2, #12]
 800234c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8002350:	60d3      	str	r3, [r2, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002352:	2320      	movs	r3, #32
 8002354:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
}
 8002358:	4770      	bx	lr

0800235a <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800235a:	6802      	ldr	r2, [r0, #0]
 800235c:	68d3      	ldr	r3, [r2, #12]
 800235e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002362:	60d3      	str	r3, [r2, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002364:	6802      	ldr	r2, [r0, #0]
 8002366:	6953      	ldr	r3, [r2, #20]
 8002368:	f023 0301 	bic.w	r3, r3, #1
 800236c:	6153      	str	r3, [r2, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800236e:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8002370:	2b01      	cmp	r3, #1
 8002372:	d005      	beq.n	8002380 <UART_EndRxTransfer+0x26>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002374:	2320      	movs	r3, #32
 8002376:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800237a:	2300      	movs	r3, #0
 800237c:	6303      	str	r3, [r0, #48]	; 0x30
}
 800237e:	4770      	bx	lr
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002380:	6802      	ldr	r2, [r0, #0]
 8002382:	68d3      	ldr	r3, [r2, #12]
 8002384:	f023 0310 	bic.w	r3, r3, #16
 8002388:	60d3      	str	r3, [r2, #12]
 800238a:	e7f3      	b.n	8002374 <UART_EndRxTransfer+0x1a>

0800238c <UART_Transmit_IT>:
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800238c:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002390:	b2db      	uxtb	r3, r3
 8002392:	2b21      	cmp	r3, #33	; 0x21
 8002394:	d001      	beq.n	800239a <UART_Transmit_IT+0xe>
    }
    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8002396:	2002      	movs	r0, #2
  }
}
 8002398:	4770      	bx	lr
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800239a:	6883      	ldr	r3, [r0, #8]
 800239c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80023a0:	d017      	beq.n	80023d2 <UART_Transmit_IT+0x46>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80023a2:	6a03      	ldr	r3, [r0, #32]
 80023a4:	1c5a      	adds	r2, r3, #1
 80023a6:	6202      	str	r2, [r0, #32]
 80023a8:	781a      	ldrb	r2, [r3, #0]
 80023aa:	6803      	ldr	r3, [r0, #0]
 80023ac:	605a      	str	r2, [r3, #4]
    if (--huart->TxXferCount == 0U)
 80023ae:	8cc3      	ldrh	r3, [r0, #38]	; 0x26
 80023b0:	b29b      	uxth	r3, r3
 80023b2:	3b01      	subs	r3, #1
 80023b4:	b29b      	uxth	r3, r3
 80023b6:	84c3      	strh	r3, [r0, #38]	; 0x26
 80023b8:	b94b      	cbnz	r3, 80023ce <UART_Transmit_IT+0x42>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80023ba:	6802      	ldr	r2, [r0, #0]
 80023bc:	68d3      	ldr	r3, [r2, #12]
 80023be:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80023c2:	60d3      	str	r3, [r2, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80023c4:	6802      	ldr	r2, [r0, #0]
 80023c6:	68d3      	ldr	r3, [r2, #12]
 80023c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80023cc:	60d3      	str	r3, [r2, #12]
    return HAL_OK;
 80023ce:	2000      	movs	r0, #0
 80023d0:	4770      	bx	lr
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80023d2:	6903      	ldr	r3, [r0, #16]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d1e4      	bne.n	80023a2 <UART_Transmit_IT+0x16>
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80023d8:	6a03      	ldr	r3, [r0, #32]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80023da:	881b      	ldrh	r3, [r3, #0]
 80023dc:	6802      	ldr	r2, [r0, #0]
 80023de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80023e2:	6053      	str	r3, [r2, #4]
      huart->pTxBuffPtr += 2U;
 80023e4:	6a03      	ldr	r3, [r0, #32]
 80023e6:	3302      	adds	r3, #2
 80023e8:	6203      	str	r3, [r0, #32]
 80023ea:	e7e0      	b.n	80023ae <UART_Transmit_IT+0x22>

080023ec <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80023ec:	b510      	push	{r4, lr}
 80023ee:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80023f0:	6802      	ldr	r2, [r0, #0]
 80023f2:	6913      	ldr	r3, [r2, #16]
 80023f4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80023f8:	68c1      	ldr	r1, [r0, #12]
 80023fa:	430b      	orrs	r3, r1
 80023fc:	6113      	str	r3, [r2, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80023fe:	6883      	ldr	r3, [r0, #8]
 8002400:	6902      	ldr	r2, [r0, #16]
 8002402:	4313      	orrs	r3, r2
 8002404:	6942      	ldr	r2, [r0, #20]
 8002406:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR1,
 8002408:	6801      	ldr	r1, [r0, #0]
 800240a:	68cb      	ldr	r3, [r1, #12]
 800240c:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002410:	f023 030c 	bic.w	r3, r3, #12
 8002414:	4313      	orrs	r3, r2
 8002416:	60cb      	str	r3, [r1, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002418:	6802      	ldr	r2, [r0, #0]
 800241a:	6953      	ldr	r3, [r2, #20]
 800241c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002420:	6981      	ldr	r1, [r0, #24]
 8002422:	430b      	orrs	r3, r1
 8002424:	6153      	str	r3, [r2, #20]


  if(huart->Instance == USART1)
 8002426:	6802      	ldr	r2, [r0, #0]
 8002428:	4b13      	ldr	r3, [pc, #76]	; (8002478 <UART_SetConfig+0x8c>)
 800242a:	429a      	cmp	r2, r3
 800242c:	d020      	beq.n	8002470 <UART_SetConfig+0x84>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800242e:	f7ff fdcd 	bl	8001fcc <HAL_RCC_GetPCLK1Freq>
 8002432:	4602      	mov	r2, r0
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002434:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8002438:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800243c:	6863      	ldr	r3, [r4, #4]
 800243e:	009b      	lsls	r3, r3, #2
 8002440:	fbb2 f2f3 	udiv	r2, r2, r3
 8002444:	480d      	ldr	r0, [pc, #52]	; (800247c <UART_SetConfig+0x90>)
 8002446:	fba0 3102 	umull	r3, r1, r0, r2
 800244a:	0949      	lsrs	r1, r1, #5
 800244c:	2364      	movs	r3, #100	; 0x64
 800244e:	fb03 2311 	mls	r3, r3, r1, r2
 8002452:	011b      	lsls	r3, r3, #4
 8002454:	3332      	adds	r3, #50	; 0x32
 8002456:	fba0 2303 	umull	r2, r3, r0, r3
 800245a:	095b      	lsrs	r3, r3, #5
 800245c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002460:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8002464:	f003 030f 	and.w	r3, r3, #15
 8002468:	6821      	ldr	r1, [r4, #0]
 800246a:	4413      	add	r3, r2
 800246c:	608b      	str	r3, [r1, #8]
#endif /* USART_CR1_OVER8 */
}
 800246e:	bd10      	pop	{r4, pc}
    pclk = HAL_RCC_GetPCLK2Freq();
 8002470:	f7ff fdbc 	bl	8001fec <HAL_RCC_GetPCLK2Freq>
 8002474:	4602      	mov	r2, r0
 8002476:	e7dd      	b.n	8002434 <UART_SetConfig+0x48>
 8002478:	40013800 	.word	0x40013800
 800247c:	51eb851f 	.word	0x51eb851f

08002480 <UART_WaitOnFlagUntilTimeout>:
{
 8002480:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002484:	4605      	mov	r5, r0
 8002486:	460f      	mov	r7, r1
 8002488:	4616      	mov	r6, r2
 800248a:	4699      	mov	r9, r3
 800248c:	f8dd 8020 	ldr.w	r8, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002490:	682c      	ldr	r4, [r5, #0]
 8002492:	6824      	ldr	r4, [r4, #0]
 8002494:	ea37 0304 	bics.w	r3, r7, r4
 8002498:	bf0c      	ite	eq
 800249a:	f04f 0c01 	moveq.w	ip, #1
 800249e:	f04f 0c00 	movne.w	ip, #0
 80024a2:	45b4      	cmp	ip, r6
 80024a4:	d11f      	bne.n	80024e6 <UART_WaitOnFlagUntilTimeout+0x66>
    if (Timeout != HAL_MAX_DELAY)
 80024a6:	f1b8 3fff 	cmp.w	r8, #4294967295
 80024aa:	d0f1      	beq.n	8002490 <UART_WaitOnFlagUntilTimeout+0x10>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80024ac:	f1b8 0f00 	cmp.w	r8, #0
 80024b0:	d005      	beq.n	80024be <UART_WaitOnFlagUntilTimeout+0x3e>
 80024b2:	f7fe fb89 	bl	8000bc8 <HAL_GetTick>
 80024b6:	eba0 0009 	sub.w	r0, r0, r9
 80024ba:	4540      	cmp	r0, r8
 80024bc:	d9e8      	bls.n	8002490 <UART_WaitOnFlagUntilTimeout+0x10>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80024be:	682a      	ldr	r2, [r5, #0]
 80024c0:	68d3      	ldr	r3, [r2, #12]
 80024c2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80024c6:	60d3      	str	r3, [r2, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80024c8:	682a      	ldr	r2, [r5, #0]
 80024ca:	6953      	ldr	r3, [r2, #20]
 80024cc:	f023 0301 	bic.w	r3, r3, #1
 80024d0:	6153      	str	r3, [r2, #20]
        huart->gState  = HAL_UART_STATE_READY;
 80024d2:	2320      	movs	r3, #32
 80024d4:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80024d8:	f885 303e 	strb.w	r3, [r5, #62]	; 0x3e
        __HAL_UNLOCK(huart);
 80024dc:	2300      	movs	r3, #0
 80024de:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
        return HAL_TIMEOUT;
 80024e2:	2003      	movs	r0, #3
 80024e4:	e000      	b.n	80024e8 <UART_WaitOnFlagUntilTimeout+0x68>
  return HAL_OK;
 80024e6:	2000      	movs	r0, #0
}
 80024e8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

080024ec <HAL_UART_Init>:
  if (huart == NULL)
 80024ec:	b358      	cbz	r0, 8002546 <HAL_UART_Init+0x5a>
{
 80024ee:	b510      	push	{r4, lr}
 80024f0:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 80024f2:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80024f6:	b30b      	cbz	r3, 800253c <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 80024f8:	2324      	movs	r3, #36	; 0x24
 80024fa:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UART_DISABLE(huart);
 80024fe:	6822      	ldr	r2, [r4, #0]
 8002500:	68d3      	ldr	r3, [r2, #12]
 8002502:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002506:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8002508:	4620      	mov	r0, r4
 800250a:	f7ff ff6f 	bl	80023ec <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800250e:	6822      	ldr	r2, [r4, #0]
 8002510:	6913      	ldr	r3, [r2, #16]
 8002512:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8002516:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002518:	6822      	ldr	r2, [r4, #0]
 800251a:	6953      	ldr	r3, [r2, #20]
 800251c:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8002520:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 8002522:	6822      	ldr	r2, [r4, #0]
 8002524:	68d3      	ldr	r3, [r2, #12]
 8002526:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800252a:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800252c:	2000      	movs	r0, #0
 800252e:	6420      	str	r0, [r4, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002530:	2320      	movs	r3, #32
 8002532:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002536:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
}
 800253a:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 800253c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_UART_MspInit(huart);
 8002540:	f001 feb0 	bl	80042a4 <HAL_UART_MspInit>
 8002544:	e7d8      	b.n	80024f8 <HAL_UART_Init+0xc>
    return HAL_ERROR;
 8002546:	2001      	movs	r0, #1
}
 8002548:	4770      	bx	lr

0800254a <HAL_UART_Transmit>:
{
 800254a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800254e:	b082      	sub	sp, #8
 8002550:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8002552:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002556:	b2db      	uxtb	r3, r3
 8002558:	2b20      	cmp	r3, #32
 800255a:	d154      	bne.n	8002606 <HAL_UART_Transmit+0xbc>
 800255c:	4604      	mov	r4, r0
 800255e:	460d      	mov	r5, r1
 8002560:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 8002562:	2900      	cmp	r1, #0
 8002564:	d053      	beq.n	800260e <HAL_UART_Transmit+0xc4>
 8002566:	2a00      	cmp	r2, #0
 8002568:	d053      	beq.n	8002612 <HAL_UART_Transmit+0xc8>
    __HAL_LOCK(huart);
 800256a:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800256e:	2b01      	cmp	r3, #1
 8002570:	d051      	beq.n	8002616 <HAL_UART_Transmit+0xcc>
 8002572:	2301      	movs	r3, #1
 8002574:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002578:	2300      	movs	r3, #0
 800257a:	6403      	str	r3, [r0, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800257c:	2321      	movs	r3, #33	; 0x21
 800257e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    tickstart = HAL_GetTick();
 8002582:	f7fe fb21 	bl	8000bc8 <HAL_GetTick>
 8002586:	4607      	mov	r7, r0
    huart->TxXferSize = Size;
 8002588:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    huart->TxXferCount = Size;
 800258c:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002590:	68a3      	ldr	r3, [r4, #8]
 8002592:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002596:	d005      	beq.n	80025a4 <HAL_UART_Transmit+0x5a>
      pdata16bits = NULL;
 8002598:	f04f 0800 	mov.w	r8, #0
    __HAL_UNLOCK(huart);
 800259c:	2300      	movs	r3, #0
 800259e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    while (huart->TxXferCount > 0U)
 80025a2:	e012      	b.n	80025ca <HAL_UART_Transmit+0x80>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80025a4:	6923      	ldr	r3, [r4, #16]
 80025a6:	b113      	cbz	r3, 80025ae <HAL_UART_Transmit+0x64>
      pdata16bits = NULL;
 80025a8:	f04f 0800 	mov.w	r8, #0
 80025ac:	e7f6      	b.n	800259c <HAL_UART_Transmit+0x52>
      pdata16bits = (uint16_t *) pData;
 80025ae:	46a8      	mov	r8, r5
      pdata8bits  = NULL;
 80025b0:	2500      	movs	r5, #0
 80025b2:	e7f3      	b.n	800259c <HAL_UART_Transmit+0x52>
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80025b4:	f838 3b02 	ldrh.w	r3, [r8], #2
 80025b8:	6822      	ldr	r2, [r4, #0]
 80025ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80025be:	6053      	str	r3, [r2, #4]
      huart->TxXferCount--;
 80025c0:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 80025c2:	b292      	uxth	r2, r2
 80025c4:	3a01      	subs	r2, #1
 80025c6:	b292      	uxth	r2, r2
 80025c8:	84e2      	strh	r2, [r4, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80025ca:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 80025cc:	b29b      	uxth	r3, r3
 80025ce:	b173      	cbz	r3, 80025ee <HAL_UART_Transmit+0xa4>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80025d0:	9600      	str	r6, [sp, #0]
 80025d2:	463b      	mov	r3, r7
 80025d4:	2200      	movs	r2, #0
 80025d6:	2180      	movs	r1, #128	; 0x80
 80025d8:	4620      	mov	r0, r4
 80025da:	f7ff ff51 	bl	8002480 <UART_WaitOnFlagUntilTimeout>
 80025de:	b9e0      	cbnz	r0, 800261a <HAL_UART_Transmit+0xd0>
      if (pdata8bits == NULL)
 80025e0:	2d00      	cmp	r5, #0
 80025e2:	d0e7      	beq.n	80025b4 <HAL_UART_Transmit+0x6a>
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80025e4:	f815 2b01 	ldrb.w	r2, [r5], #1
 80025e8:	6823      	ldr	r3, [r4, #0]
 80025ea:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80025ec:	e7e8      	b.n	80025c0 <HAL_UART_Transmit+0x76>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80025ee:	9600      	str	r6, [sp, #0]
 80025f0:	463b      	mov	r3, r7
 80025f2:	2200      	movs	r2, #0
 80025f4:	2140      	movs	r1, #64	; 0x40
 80025f6:	4620      	mov	r0, r4
 80025f8:	f7ff ff42 	bl	8002480 <UART_WaitOnFlagUntilTimeout>
 80025fc:	b978      	cbnz	r0, 800261e <HAL_UART_Transmit+0xd4>
    huart->gState = HAL_UART_STATE_READY;
 80025fe:	2320      	movs	r3, #32
 8002600:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    return HAL_OK;
 8002604:	e000      	b.n	8002608 <HAL_UART_Transmit+0xbe>
    return HAL_BUSY;
 8002606:	2002      	movs	r0, #2
}
 8002608:	b002      	add	sp, #8
 800260a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return  HAL_ERROR;
 800260e:	2001      	movs	r0, #1
 8002610:	e7fa      	b.n	8002608 <HAL_UART_Transmit+0xbe>
 8002612:	2001      	movs	r0, #1
 8002614:	e7f8      	b.n	8002608 <HAL_UART_Transmit+0xbe>
    __HAL_LOCK(huart);
 8002616:	2002      	movs	r0, #2
 8002618:	e7f6      	b.n	8002608 <HAL_UART_Transmit+0xbe>
        return HAL_TIMEOUT;
 800261a:	2003      	movs	r0, #3
 800261c:	e7f4      	b.n	8002608 <HAL_UART_Transmit+0xbe>
      return HAL_TIMEOUT;
 800261e:	2003      	movs	r0, #3
 8002620:	e7f2      	b.n	8002608 <HAL_UART_Transmit+0xbe>

08002622 <HAL_UART_TxCpltCallback>:
}
 8002622:	4770      	bx	lr

08002624 <UART_EndTransmit_IT>:
{
 8002624:	b508      	push	{r3, lr}
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002626:	6801      	ldr	r1, [r0, #0]
 8002628:	68ca      	ldr	r2, [r1, #12]
 800262a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800262e:	60ca      	str	r2, [r1, #12]
  huart->gState = HAL_UART_STATE_READY;
 8002630:	2220      	movs	r2, #32
 8002632:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  HAL_UART_TxCpltCallback(huart);
 8002636:	f7ff fff4 	bl	8002622 <HAL_UART_TxCpltCallback>
}
 800263a:	2000      	movs	r0, #0
 800263c:	bd08      	pop	{r3, pc}

0800263e <HAL_UART_RxCpltCallback>:
}
 800263e:	4770      	bx	lr

08002640 <HAL_UART_RxHalfCpltCallback>:
}
 8002640:	4770      	bx	lr

08002642 <HAL_UART_ErrorCallback>:
}
 8002642:	4770      	bx	lr

08002644 <UART_DMAError>:
{
 8002644:	b510      	push	{r4, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002646:	6a44      	ldr	r4, [r0, #36]	; 0x24
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8002648:	6823      	ldr	r3, [r4, #0]
 800264a:	695a      	ldr	r2, [r3, #20]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800264c:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8002650:	b2db      	uxtb	r3, r3
 8002652:	2b21      	cmp	r3, #33	; 0x21
 8002654:	d010      	beq.n	8002678 <UART_DMAError+0x34>
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002656:	6823      	ldr	r3, [r4, #0]
 8002658:	695a      	ldr	r2, [r3, #20]
 800265a:	f002 0240 	and.w	r2, r2, #64	; 0x40
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800265e:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 8002662:	b2db      	uxtb	r3, r3
 8002664:	2b22      	cmp	r3, #34	; 0x22
 8002666:	d011      	beq.n	800268c <UART_DMAError+0x48>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8002668:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800266a:	f043 0310 	orr.w	r3, r3, #16
 800266e:	6423      	str	r3, [r4, #64]	; 0x40
  HAL_UART_ErrorCallback(huart);
 8002670:	4620      	mov	r0, r4
 8002672:	f7ff ffe6 	bl	8002642 <HAL_UART_ErrorCallback>
}
 8002676:	bd10      	pop	{r4, pc}
 8002678:	f002 0280 	and.w	r2, r2, #128	; 0x80
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800267c:	2a00      	cmp	r2, #0
 800267e:	d0ea      	beq.n	8002656 <UART_DMAError+0x12>
    huart->TxXferCount = 0x00U;
 8002680:	2300      	movs	r3, #0
 8002682:	84e3      	strh	r3, [r4, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8002684:	4620      	mov	r0, r4
 8002686:	f7ff fe5f 	bl	8002348 <UART_EndTxTransfer>
 800268a:	e7e4      	b.n	8002656 <UART_DMAError+0x12>
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800268c:	2a00      	cmp	r2, #0
 800268e:	d0eb      	beq.n	8002668 <UART_DMAError+0x24>
    huart->RxXferCount = 0x00U;
 8002690:	2300      	movs	r3, #0
 8002692:	85e3      	strh	r3, [r4, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8002694:	4620      	mov	r0, r4
 8002696:	f7ff fe60 	bl	800235a <UART_EndRxTransfer>
 800269a:	e7e5      	b.n	8002668 <UART_DMAError+0x24>

0800269c <UART_DMAAbortOnError>:
{
 800269c:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800269e:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 80026a0:	2300      	movs	r3, #0
 80026a2:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80026a4:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 80026a6:	f7ff ffcc 	bl	8002642 <HAL_UART_ErrorCallback>
}
 80026aa:	bd08      	pop	{r3, pc}

080026ac <UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80026ac:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 80026b0:	b2db      	uxtb	r3, r3
 80026b2:	2b22      	cmp	r3, #34	; 0x22
 80026b4:	d160      	bne.n	8002778 <UART_Receive_IT+0xcc>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80026b6:	6883      	ldr	r3, [r0, #8]
 80026b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80026bc:	d046      	beq.n	800274c <UART_Receive_IT+0xa0>
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80026be:	6a82      	ldr	r2, [r0, #40]	; 0x28
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80026c0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80026c4:	d004      	beq.n	80026d0 <UART_Receive_IT+0x24>
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d14d      	bne.n	8002766 <UART_Receive_IT+0xba>
 80026ca:	6903      	ldr	r3, [r0, #16]
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d14a      	bne.n	8002766 <UART_Receive_IT+0xba>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80026d0:	6803      	ldr	r3, [r0, #0]
 80026d2:	685b      	ldr	r3, [r3, #4]
 80026d4:	7013      	strb	r3, [r2, #0]
      huart->pRxBuffPtr += 1U;
 80026d6:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80026d8:	3301      	adds	r3, #1
 80026da:	6283      	str	r3, [r0, #40]	; 0x28
    if (--huart->RxXferCount == 0U)
 80026dc:	8dc3      	ldrh	r3, [r0, #46]	; 0x2e
 80026de:	b29b      	uxth	r3, r3
 80026e0:	3b01      	subs	r3, #1
 80026e2:	b29b      	uxth	r3, r3
 80026e4:	85c3      	strh	r3, [r0, #46]	; 0x2e
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d148      	bne.n	800277c <UART_Receive_IT+0xd0>
{
 80026ea:	b500      	push	{lr}
 80026ec:	b083      	sub	sp, #12
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80026ee:	6802      	ldr	r2, [r0, #0]
 80026f0:	68d3      	ldr	r3, [r2, #12]
 80026f2:	f023 0320 	bic.w	r3, r3, #32
 80026f6:	60d3      	str	r3, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80026f8:	6802      	ldr	r2, [r0, #0]
 80026fa:	68d3      	ldr	r3, [r2, #12]
 80026fc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002700:	60d3      	str	r3, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002702:	6802      	ldr	r2, [r0, #0]
 8002704:	6953      	ldr	r3, [r2, #20]
 8002706:	f023 0301 	bic.w	r3, r3, #1
 800270a:	6153      	str	r3, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 800270c:	2320      	movs	r3, #32
 800270e:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002712:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8002714:	2b01      	cmp	r3, #1
 8002716:	d12c      	bne.n	8002772 <UART_Receive_IT+0xc6>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002718:	2300      	movs	r3, #0
 800271a:	6303      	str	r3, [r0, #48]	; 0x30
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800271c:	6802      	ldr	r2, [r0, #0]
 800271e:	68d3      	ldr	r3, [r2, #12]
 8002720:	f023 0310 	bic.w	r3, r3, #16
 8002724:	60d3      	str	r3, [r2, #12]
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002726:	6803      	ldr	r3, [r0, #0]
 8002728:	681a      	ldr	r2, [r3, #0]
 800272a:	f012 0f10 	tst.w	r2, #16
 800272e:	d006      	beq.n	800273e <UART_Receive_IT+0x92>
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002730:	2200      	movs	r2, #0
 8002732:	9201      	str	r2, [sp, #4]
 8002734:	681a      	ldr	r2, [r3, #0]
 8002736:	9201      	str	r2, [sp, #4]
 8002738:	685b      	ldr	r3, [r3, #4]
 800273a:	9301      	str	r3, [sp, #4]
 800273c:	9b01      	ldr	r3, [sp, #4]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800273e:	8d81      	ldrh	r1, [r0, #44]	; 0x2c
 8002740:	f000 f9c8 	bl	8002ad4 <HAL_UARTEx_RxEventCallback>
      return HAL_OK;
 8002744:	2000      	movs	r0, #0
}
 8002746:	b003      	add	sp, #12
 8002748:	f85d fb04 	ldr.w	pc, [sp], #4
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800274c:	6902      	ldr	r2, [r0, #16]
 800274e:	2a00      	cmp	r2, #0
 8002750:	d1b5      	bne.n	80026be <UART_Receive_IT+0x12>
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002752:	6a82      	ldr	r2, [r0, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002754:	6803      	ldr	r3, [r0, #0]
 8002756:	685b      	ldr	r3, [r3, #4]
 8002758:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800275c:	8013      	strh	r3, [r2, #0]
      huart->pRxBuffPtr += 2U;
 800275e:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8002760:	3302      	adds	r3, #2
 8002762:	6283      	str	r3, [r0, #40]	; 0x28
 8002764:	e7ba      	b.n	80026dc <UART_Receive_IT+0x30>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002766:	6803      	ldr	r3, [r0, #0]
 8002768:	685b      	ldr	r3, [r3, #4]
 800276a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800276e:	7013      	strb	r3, [r2, #0]
 8002770:	e7b1      	b.n	80026d6 <UART_Receive_IT+0x2a>
       HAL_UART_RxCpltCallback(huart);
 8002772:	f7ff ff64 	bl	800263e <HAL_UART_RxCpltCallback>
 8002776:	e7e5      	b.n	8002744 <UART_Receive_IT+0x98>
    return HAL_BUSY;
 8002778:	2002      	movs	r0, #2
 800277a:	4770      	bx	lr
    return HAL_OK;
 800277c:	2000      	movs	r0, #0
}
 800277e:	4770      	bx	lr

08002780 <HAL_UART_IRQHandler>:
{
 8002780:	b530      	push	{r4, r5, lr}
 8002782:	b083      	sub	sp, #12
 8002784:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002786:	6802      	ldr	r2, [r0, #0]
 8002788:	6813      	ldr	r3, [r2, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800278a:	68d0      	ldr	r0, [r2, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800278c:	6951      	ldr	r1, [r2, #20]
  if (errorflags == RESET)
 800278e:	f013 050f 	ands.w	r5, r3, #15
 8002792:	d105      	bne.n	80027a0 <HAL_UART_IRQHandler+0x20>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002794:	f013 0f20 	tst.w	r3, #32
 8002798:	d002      	beq.n	80027a0 <HAL_UART_IRQHandler+0x20>
 800279a:	f010 0f20 	tst.w	r0, #32
 800279e:	d119      	bne.n	80027d4 <HAL_UART_IRQHandler+0x54>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80027a0:	b12d      	cbz	r5, 80027ae <HAL_UART_IRQHandler+0x2e>
 80027a2:	f011 0101 	ands.w	r1, r1, #1
 80027a6:	d119      	bne.n	80027dc <HAL_UART_IRQHandler+0x5c>
 80027a8:	f410 7f90 	tst.w	r0, #288	; 0x120
 80027ac:	d116      	bne.n	80027dc <HAL_UART_IRQHandler+0x5c>
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80027ae:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80027b0:	2901      	cmp	r1, #1
 80027b2:	d075      	beq.n	80028a0 <HAL_UART_IRQHandler+0x120>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80027b4:	f013 0f80 	tst.w	r3, #128	; 0x80
 80027b8:	d003      	beq.n	80027c2 <HAL_UART_IRQHandler+0x42>
 80027ba:	f010 0f80 	tst.w	r0, #128	; 0x80
 80027be:	f040 80d7 	bne.w	8002970 <HAL_UART_IRQHandler+0x1f0>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80027c2:	f013 0f40 	tst.w	r3, #64	; 0x40
 80027c6:	d003      	beq.n	80027d0 <HAL_UART_IRQHandler+0x50>
 80027c8:	f010 0f40 	tst.w	r0, #64	; 0x40
 80027cc:	f040 80d4 	bne.w	8002978 <HAL_UART_IRQHandler+0x1f8>
}
 80027d0:	b003      	add	sp, #12
 80027d2:	bd30      	pop	{r4, r5, pc}
      UART_Receive_IT(huart);
 80027d4:	4620      	mov	r0, r4
 80027d6:	f7ff ff69 	bl	80026ac <UART_Receive_IT>
      return;
 80027da:	e7f9      	b.n	80027d0 <HAL_UART_IRQHandler+0x50>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80027dc:	f013 0f01 	tst.w	r3, #1
 80027e0:	d006      	beq.n	80027f0 <HAL_UART_IRQHandler+0x70>
 80027e2:	f410 7f80 	tst.w	r0, #256	; 0x100
 80027e6:	d003      	beq.n	80027f0 <HAL_UART_IRQHandler+0x70>
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80027e8:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80027ea:	f042 0201 	orr.w	r2, r2, #1
 80027ee:	6422      	str	r2, [r4, #64]	; 0x40
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80027f0:	f013 0f04 	tst.w	r3, #4
 80027f4:	d004      	beq.n	8002800 <HAL_UART_IRQHandler+0x80>
 80027f6:	b119      	cbz	r1, 8002800 <HAL_UART_IRQHandler+0x80>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80027f8:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80027fa:	f042 0202 	orr.w	r2, r2, #2
 80027fe:	6422      	str	r2, [r4, #64]	; 0x40
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002800:	f013 0f02 	tst.w	r3, #2
 8002804:	d004      	beq.n	8002810 <HAL_UART_IRQHandler+0x90>
 8002806:	b119      	cbz	r1, 8002810 <HAL_UART_IRQHandler+0x90>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002808:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800280a:	f042 0204 	orr.w	r2, r2, #4
 800280e:	6422      	str	r2, [r4, #64]	; 0x40
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8002810:	f013 0f08 	tst.w	r3, #8
 8002814:	d007      	beq.n	8002826 <HAL_UART_IRQHandler+0xa6>
 8002816:	f010 0f20 	tst.w	r0, #32
 800281a:	d100      	bne.n	800281e <HAL_UART_IRQHandler+0x9e>
 800281c:	b119      	cbz	r1, 8002826 <HAL_UART_IRQHandler+0xa6>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800281e:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002820:	f042 0208 	orr.w	r2, r2, #8
 8002824:	6422      	str	r2, [r4, #64]	; 0x40
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002826:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002828:	2a00      	cmp	r2, #0
 800282a:	d0d1      	beq.n	80027d0 <HAL_UART_IRQHandler+0x50>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800282c:	f013 0f20 	tst.w	r3, #32
 8002830:	d002      	beq.n	8002838 <HAL_UART_IRQHandler+0xb8>
 8002832:	f010 0f20 	tst.w	r0, #32
 8002836:	d121      	bne.n	800287c <HAL_UART_IRQHandler+0xfc>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002838:	6823      	ldr	r3, [r4, #0]
 800283a:	695b      	ldr	r3, [r3, #20]
 800283c:	f003 0340 	and.w	r3, r3, #64	; 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002840:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002842:	f012 0f08 	tst.w	r2, #8
 8002846:	d100      	bne.n	800284a <HAL_UART_IRQHandler+0xca>
 8002848:	b323      	cbz	r3, 8002894 <HAL_UART_IRQHandler+0x114>
        UART_EndRxTransfer(huart);
 800284a:	4620      	mov	r0, r4
 800284c:	f7ff fd85 	bl	800235a <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002850:	6823      	ldr	r3, [r4, #0]
 8002852:	695a      	ldr	r2, [r3, #20]
 8002854:	f012 0f40 	tst.w	r2, #64	; 0x40
 8002858:	d018      	beq.n	800288c <HAL_UART_IRQHandler+0x10c>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800285a:	695a      	ldr	r2, [r3, #20]
 800285c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002860:	615a      	str	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8002862:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002864:	b173      	cbz	r3, 8002884 <HAL_UART_IRQHandler+0x104>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002866:	4a46      	ldr	r2, [pc, #280]	; (8002980 <HAL_UART_IRQHandler+0x200>)
 8002868:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800286a:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800286c:	f7fe fe54 	bl	8001518 <HAL_DMA_Abort_IT>
 8002870:	2800      	cmp	r0, #0
 8002872:	d0ad      	beq.n	80027d0 <HAL_UART_IRQHandler+0x50>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002874:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8002876:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002878:	4798      	blx	r3
 800287a:	e7a9      	b.n	80027d0 <HAL_UART_IRQHandler+0x50>
        UART_Receive_IT(huart);
 800287c:	4620      	mov	r0, r4
 800287e:	f7ff ff15 	bl	80026ac <UART_Receive_IT>
 8002882:	e7d9      	b.n	8002838 <HAL_UART_IRQHandler+0xb8>
            HAL_UART_ErrorCallback(huart);
 8002884:	4620      	mov	r0, r4
 8002886:	f7ff fedc 	bl	8002642 <HAL_UART_ErrorCallback>
 800288a:	e7a1      	b.n	80027d0 <HAL_UART_IRQHandler+0x50>
          HAL_UART_ErrorCallback(huart);
 800288c:	4620      	mov	r0, r4
 800288e:	f7ff fed8 	bl	8002642 <HAL_UART_ErrorCallback>
 8002892:	e79d      	b.n	80027d0 <HAL_UART_IRQHandler+0x50>
        HAL_UART_ErrorCallback(huart);
 8002894:	4620      	mov	r0, r4
 8002896:	f7ff fed4 	bl	8002642 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800289a:	2300      	movs	r3, #0
 800289c:	6423      	str	r3, [r4, #64]	; 0x40
    return;
 800289e:	e797      	b.n	80027d0 <HAL_UART_IRQHandler+0x50>
      &&((isrflags & USART_SR_IDLE) != 0U)
 80028a0:	f013 0f10 	tst.w	r3, #16
 80028a4:	d086      	beq.n	80027b4 <HAL_UART_IRQHandler+0x34>
      &&((cr1its & USART_SR_IDLE) != 0U))
 80028a6:	f010 0f10 	tst.w	r0, #16
 80028aa:	d083      	beq.n	80027b4 <HAL_UART_IRQHandler+0x34>
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80028ac:	2300      	movs	r3, #0
 80028ae:	9301      	str	r3, [sp, #4]
 80028b0:	6813      	ldr	r3, [r2, #0]
 80028b2:	9301      	str	r3, [sp, #4]
 80028b4:	6853      	ldr	r3, [r2, #4]
 80028b6:	9301      	str	r3, [sp, #4]
 80028b8:	9b01      	ldr	r3, [sp, #4]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80028ba:	6953      	ldr	r3, [r2, #20]
 80028bc:	f013 0f40 	tst.w	r3, #64	; 0x40
 80028c0:	d032      	beq.n	8002928 <HAL_UART_IRQHandler+0x1a8>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80028c2:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80028c4:	680b      	ldr	r3, [r1, #0]
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	b29b      	uxth	r3, r3
      if (  (nb_remaining_rx_data > 0U)
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d080      	beq.n	80027d0 <HAL_UART_IRQHandler+0x50>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80028ce:	8da0      	ldrh	r0, [r4, #44]	; 0x2c
 80028d0:	4298      	cmp	r0, r3
 80028d2:	f67f af7d 	bls.w	80027d0 <HAL_UART_IRQHandler+0x50>
        huart->RxXferCount = nb_remaining_rx_data;
 80028d6:	85e3      	strh	r3, [r4, #46]	; 0x2e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80028d8:	698b      	ldr	r3, [r1, #24]
 80028da:	2b20      	cmp	r3, #32
 80028dc:	d108      	bne.n	80028f0 <HAL_UART_IRQHandler+0x170>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80028de:	8da1      	ldrh	r1, [r4, #44]	; 0x2c
 80028e0:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
 80028e2:	b29b      	uxth	r3, r3
 80028e4:	1ac9      	subs	r1, r1, r3
 80028e6:	b289      	uxth	r1, r1
 80028e8:	4620      	mov	r0, r4
 80028ea:	f000 f8f3 	bl	8002ad4 <HAL_UARTEx_RxEventCallback>
      return;
 80028ee:	e76f      	b.n	80027d0 <HAL_UART_IRQHandler+0x50>
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80028f0:	68d3      	ldr	r3, [r2, #12]
 80028f2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80028f6:	60d3      	str	r3, [r2, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80028f8:	6822      	ldr	r2, [r4, #0]
 80028fa:	6953      	ldr	r3, [r2, #20]
 80028fc:	f023 0301 	bic.w	r3, r3, #1
 8002900:	6153      	str	r3, [r2, #20]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002902:	6822      	ldr	r2, [r4, #0]
 8002904:	6953      	ldr	r3, [r2, #20]
 8002906:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800290a:	6153      	str	r3, [r2, #20]
          huart->RxState = HAL_UART_STATE_READY;
 800290c:	2320      	movs	r3, #32
 800290e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002912:	2300      	movs	r3, #0
 8002914:	6323      	str	r3, [r4, #48]	; 0x30
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002916:	6822      	ldr	r2, [r4, #0]
 8002918:	68d3      	ldr	r3, [r2, #12]
 800291a:	f023 0310 	bic.w	r3, r3, #16
 800291e:	60d3      	str	r3, [r2, #12]
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002920:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8002922:	f7fe fdd7 	bl	80014d4 <HAL_DMA_Abort>
 8002926:	e7da      	b.n	80028de <HAL_UART_IRQHandler+0x15e>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002928:	8da1      	ldrh	r1, [r4, #44]	; 0x2c
 800292a:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
 800292c:	b29b      	uxth	r3, r3
 800292e:	1ac9      	subs	r1, r1, r3
 8002930:	b289      	uxth	r1, r1
      if (  (huart->RxXferCount > 0U)
 8002932:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
 8002934:	b29b      	uxth	r3, r3
 8002936:	2b00      	cmp	r3, #0
 8002938:	f43f af4a 	beq.w	80027d0 <HAL_UART_IRQHandler+0x50>
          &&(nb_rx_data > 0U) )
 800293c:	2900      	cmp	r1, #0
 800293e:	f43f af47 	beq.w	80027d0 <HAL_UART_IRQHandler+0x50>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002942:	68d3      	ldr	r3, [r2, #12]
 8002944:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002948:	60d3      	str	r3, [r2, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800294a:	6822      	ldr	r2, [r4, #0]
 800294c:	6953      	ldr	r3, [r2, #20]
 800294e:	f023 0301 	bic.w	r3, r3, #1
 8002952:	6153      	str	r3, [r2, #20]
        huart->RxState = HAL_UART_STATE_READY;
 8002954:	2320      	movs	r3, #32
 8002956:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800295a:	2300      	movs	r3, #0
 800295c:	6323      	str	r3, [r4, #48]	; 0x30
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800295e:	6822      	ldr	r2, [r4, #0]
 8002960:	68d3      	ldr	r3, [r2, #12]
 8002962:	f023 0310 	bic.w	r3, r3, #16
 8002966:	60d3      	str	r3, [r2, #12]
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002968:	4620      	mov	r0, r4
 800296a:	f000 f8b3 	bl	8002ad4 <HAL_UARTEx_RxEventCallback>
      return;
 800296e:	e72f      	b.n	80027d0 <HAL_UART_IRQHandler+0x50>
    UART_Transmit_IT(huart);
 8002970:	4620      	mov	r0, r4
 8002972:	f7ff fd0b 	bl	800238c <UART_Transmit_IT>
    return;
 8002976:	e72b      	b.n	80027d0 <HAL_UART_IRQHandler+0x50>
    UART_EndTransmit_IT(huart);
 8002978:	4620      	mov	r0, r4
 800297a:	f7ff fe53 	bl	8002624 <UART_EndTransmit_IT>
    return;
 800297e:	e727      	b.n	80027d0 <HAL_UART_IRQHandler+0x50>
 8002980:	0800269d 	.word	0x0800269d

08002984 <UART_DMARxHalfCplt>:
{
 8002984:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002986:	6a40      	ldr	r0, [r0, #36]	; 0x24
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002988:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800298a:	2b01      	cmp	r3, #1
 800298c:	d002      	beq.n	8002994 <UART_DMARxHalfCplt+0x10>
    HAL_UART_RxHalfCpltCallback(huart);
 800298e:	f7ff fe57 	bl	8002640 <HAL_UART_RxHalfCpltCallback>
}
 8002992:	bd08      	pop	{r3, pc}
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 8002994:	8d81      	ldrh	r1, [r0, #44]	; 0x2c
 8002996:	0849      	lsrs	r1, r1, #1
 8002998:	f000 f89c 	bl	8002ad4 <HAL_UARTEx_RxEventCallback>
 800299c:	e7f9      	b.n	8002992 <UART_DMARxHalfCplt+0xe>

0800299e <UART_DMAReceiveCplt>:
{
 800299e:	b508      	push	{r3, lr}
 80029a0:	4603      	mov	r3, r0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80029a2:	6a40      	ldr	r0, [r0, #36]	; 0x24
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f013 0f20 	tst.w	r3, #32
 80029ac:	d116      	bne.n	80029dc <UART_DMAReceiveCplt+0x3e>
    huart->RxXferCount = 0U;
 80029ae:	2300      	movs	r3, #0
 80029b0:	85c3      	strh	r3, [r0, #46]	; 0x2e
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80029b2:	6802      	ldr	r2, [r0, #0]
 80029b4:	68d3      	ldr	r3, [r2, #12]
 80029b6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80029ba:	60d3      	str	r3, [r2, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80029bc:	6802      	ldr	r2, [r0, #0]
 80029be:	6953      	ldr	r3, [r2, #20]
 80029c0:	f023 0301 	bic.w	r3, r3, #1
 80029c4:	6153      	str	r3, [r2, #20]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80029c6:	6802      	ldr	r2, [r0, #0]
 80029c8:	6953      	ldr	r3, [r2, #20]
 80029ca:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80029ce:	6153      	str	r3, [r2, #20]
    huart->RxState = HAL_UART_STATE_READY;
 80029d0:	2320      	movs	r3, #32
 80029d2:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80029d6:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80029d8:	2b01      	cmp	r3, #1
 80029da:	d005      	beq.n	80029e8 <UART_DMAReceiveCplt+0x4a>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80029dc:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80029de:	2b01      	cmp	r3, #1
 80029e0:	d008      	beq.n	80029f4 <UART_DMAReceiveCplt+0x56>
    HAL_UART_RxCpltCallback(huart);
 80029e2:	f7ff fe2c 	bl	800263e <HAL_UART_RxCpltCallback>
}
 80029e6:	bd08      	pop	{r3, pc}
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80029e8:	6802      	ldr	r2, [r0, #0]
 80029ea:	68d3      	ldr	r3, [r2, #12]
 80029ec:	f023 0310 	bic.w	r3, r3, #16
 80029f0:	60d3      	str	r3, [r2, #12]
 80029f2:	e7f3      	b.n	80029dc <UART_DMAReceiveCplt+0x3e>
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80029f4:	8d81      	ldrh	r1, [r0, #44]	; 0x2c
 80029f6:	f000 f86d 	bl	8002ad4 <HAL_UARTEx_RxEventCallback>
 80029fa:	e7f4      	b.n	80029e6 <UART_DMAReceiveCplt+0x48>

080029fc <UART_Start_Receive_DMA>:
{
 80029fc:	b530      	push	{r4, r5, lr}
 80029fe:	b083      	sub	sp, #12
 8002a00:	4604      	mov	r4, r0
 8002a02:	4613      	mov	r3, r2
  huart->pRxBuffPtr = pData;
 8002a04:	6281      	str	r1, [r0, #40]	; 0x28
  huart->RxXferSize = Size;
 8002a06:	8582      	strh	r2, [r0, #44]	; 0x2c
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a08:	2500      	movs	r5, #0
 8002a0a:	6405      	str	r5, [r0, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002a0c:	2222      	movs	r2, #34	; 0x22
 8002a0e:	f880 203e 	strb.w	r2, [r0, #62]	; 0x3e
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8002a12:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8002a14:	4814      	ldr	r0, [pc, #80]	; (8002a68 <UART_Start_Receive_DMA+0x6c>)
 8002a16:	6290      	str	r0, [r2, #40]	; 0x28
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8002a18:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8002a1a:	4814      	ldr	r0, [pc, #80]	; (8002a6c <UART_Start_Receive_DMA+0x70>)
 8002a1c:	62d0      	str	r0, [r2, #44]	; 0x2c
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8002a1e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8002a20:	4813      	ldr	r0, [pc, #76]	; (8002a70 <UART_Start_Receive_DMA+0x74>)
 8002a22:	6310      	str	r0, [r2, #48]	; 0x30
  huart->hdmarx->XferAbortCallback = NULL;
 8002a24:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8002a26:	6355      	str	r5, [r2, #52]	; 0x34
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8002a28:	6820      	ldr	r0, [r4, #0]
 8002a2a:	460a      	mov	r2, r1
 8002a2c:	1d01      	adds	r1, r0, #4
 8002a2e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8002a30:	f7fe fd16 	bl	8001460 <HAL_DMA_Start_IT>
  __HAL_UART_CLEAR_OREFLAG(huart);
 8002a34:	9501      	str	r5, [sp, #4]
 8002a36:	6823      	ldr	r3, [r4, #0]
 8002a38:	681a      	ldr	r2, [r3, #0]
 8002a3a:	9201      	str	r2, [sp, #4]
 8002a3c:	685a      	ldr	r2, [r3, #4]
 8002a3e:	9201      	str	r2, [sp, #4]
 8002a40:	9a01      	ldr	r2, [sp, #4]
  __HAL_UNLOCK(huart);
 8002a42:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002a46:	68da      	ldr	r2, [r3, #12]
 8002a48:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002a4c:	60da      	str	r2, [r3, #12]
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a4e:	6822      	ldr	r2, [r4, #0]
 8002a50:	6953      	ldr	r3, [r2, #20]
 8002a52:	f043 0301 	orr.w	r3, r3, #1
 8002a56:	6153      	str	r3, [r2, #20]
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002a58:	6822      	ldr	r2, [r4, #0]
 8002a5a:	6953      	ldr	r3, [r2, #20]
 8002a5c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002a60:	6153      	str	r3, [r2, #20]
}
 8002a62:	4628      	mov	r0, r5
 8002a64:	b003      	add	sp, #12
 8002a66:	bd30      	pop	{r4, r5, pc}
 8002a68:	0800299f 	.word	0x0800299f
 8002a6c:	08002985 	.word	0x08002985
 8002a70:	08002645 	.word	0x08002645

08002a74 <HAL_UARTEx_ReceiveToIdle_DMA>:
  if (huart->RxState == HAL_UART_STATE_READY)
 8002a74:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8002a78:	b2db      	uxtb	r3, r3
 8002a7a:	2b20      	cmp	r3, #32
 8002a7c:	d121      	bne.n	8002ac2 <HAL_UARTEx_ReceiveToIdle_DMA+0x4e>
{
 8002a7e:	b510      	push	{r4, lr}
 8002a80:	b082      	sub	sp, #8
 8002a82:	4604      	mov	r4, r0
    if ((pData == NULL) || (Size == 0U))
 8002a84:	b1f9      	cbz	r1, 8002ac6 <HAL_UARTEx_ReceiveToIdle_DMA+0x52>
 8002a86:	b302      	cbz	r2, 8002aca <HAL_UARTEx_ReceiveToIdle_DMA+0x56>
    __HAL_LOCK(huart);
 8002a88:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002a8c:	2b01      	cmp	r3, #1
 8002a8e:	d01f      	beq.n	8002ad0 <HAL_UARTEx_ReceiveToIdle_DMA+0x5c>
 8002a90:	2301      	movs	r3, #1
 8002a92:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8002a96:	6303      	str	r3, [r0, #48]	; 0x30
    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8002a98:	f7ff ffb0 	bl	80029fc <UART_Start_Receive_DMA>
    if (status == HAL_OK)
 8002a9c:	b9b0      	cbnz	r0, 8002acc <HAL_UARTEx_ReceiveToIdle_DMA+0x58>
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002a9e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002aa0:	2b01      	cmp	r3, #1
 8002aa2:	d001      	beq.n	8002aa8 <HAL_UARTEx_ReceiveToIdle_DMA+0x34>
        status = HAL_ERROR;
 8002aa4:	2001      	movs	r0, #1
    return status;
 8002aa6:	e011      	b.n	8002acc <HAL_UARTEx_ReceiveToIdle_DMA+0x58>
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	9301      	str	r3, [sp, #4]
 8002aac:	6823      	ldr	r3, [r4, #0]
 8002aae:	681a      	ldr	r2, [r3, #0]
 8002ab0:	9201      	str	r2, [sp, #4]
 8002ab2:	685a      	ldr	r2, [r3, #4]
 8002ab4:	9201      	str	r2, [sp, #4]
 8002ab6:	9a01      	ldr	r2, [sp, #4]
        SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002ab8:	68da      	ldr	r2, [r3, #12]
 8002aba:	f042 0210 	orr.w	r2, r2, #16
 8002abe:	60da      	str	r2, [r3, #12]
 8002ac0:	e004      	b.n	8002acc <HAL_UARTEx_ReceiveToIdle_DMA+0x58>
    return HAL_BUSY;
 8002ac2:	2002      	movs	r0, #2
}
 8002ac4:	4770      	bx	lr
      return HAL_ERROR;
 8002ac6:	2001      	movs	r0, #1
 8002ac8:	e000      	b.n	8002acc <HAL_UARTEx_ReceiveToIdle_DMA+0x58>
 8002aca:	2001      	movs	r0, #1
}
 8002acc:	b002      	add	sp, #8
 8002ace:	bd10      	pop	{r4, pc}
    __HAL_LOCK(huart);
 8002ad0:	2002      	movs	r0, #2
 8002ad2:	e7fb      	b.n	8002acc <HAL_UARTEx_ReceiveToIdle_DMA+0x58>

08002ad4 <HAL_UARTEx_RxEventCallback>:
 * @param
 * @param
 * @retval ***NONE***
 */

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8002ad4:	b510      	push	{r4, lr}
 8002ad6:	4604      	mov	r4, r0
	/* Prevent unused argument(s) compilation warning */
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_4);
 8002ad8:	2110      	movs	r1, #16
 8002ada:	480e      	ldr	r0, [pc, #56]	; (8002b14 <HAL_UARTEx_RxEventCallback+0x40>)
 8002adc:	f7fe ff29 	bl	8001932 <HAL_GPIO_TogglePin>
	if (huart->Instance == USART2) {
 8002ae0:	6822      	ldr	r2, [r4, #0]
 8002ae2:	4b0d      	ldr	r3, [pc, #52]	; (8002b18 <HAL_UARTEx_RxEventCallback+0x44>)
 8002ae4:	429a      	cmp	r2, r3
 8002ae6:	d004      	beq.n	8002af2 <HAL_UARTEx_RxEventCallback+0x1e>
		USART3_Message_Received();
		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, DMA_RX_Buffer_2,
				DMA_RX_BUFFER_SIZE);
	}
	if (huart->Instance == USART3) {
 8002ae8:	6822      	ldr	r2, [r4, #0]
 8002aea:	4b0c      	ldr	r3, [pc, #48]	; (8002b1c <HAL_UARTEx_RxEventCallback+0x48>)
 8002aec:	429a      	cmp	r2, r3
 8002aee:	d008      	beq.n	8002b02 <HAL_UARTEx_RxEventCallback+0x2e>
		uart2MessageReceived();
		HAL_UARTEx_ReceiveToIdle_DMA(&huart3, DMA_RX_Buffer_3,
				DMA_RX_BUFFER_SIZE);
	}
}
 8002af0:	bd10      	pop	{r4, pc}
		USART3_Message_Received();
 8002af2:	f000 fc83 	bl	80033fc <USART3_Message_Received>
		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, DMA_RX_Buffer_2,
 8002af6:	2280      	movs	r2, #128	; 0x80
 8002af8:	4909      	ldr	r1, [pc, #36]	; (8002b20 <HAL_UARTEx_RxEventCallback+0x4c>)
 8002afa:	480a      	ldr	r0, [pc, #40]	; (8002b24 <HAL_UARTEx_RxEventCallback+0x50>)
 8002afc:	f7ff ffba 	bl	8002a74 <HAL_UARTEx_ReceiveToIdle_DMA>
 8002b00:	e7f2      	b.n	8002ae8 <HAL_UARTEx_RxEventCallback+0x14>
		uart2MessageReceived();
 8002b02:	f001 f9ad 	bl	8003e60 <uart2MessageReceived>
		HAL_UARTEx_ReceiveToIdle_DMA(&huart3, DMA_RX_Buffer_3,
 8002b06:	2280      	movs	r2, #128	; 0x80
 8002b08:	4907      	ldr	r1, [pc, #28]	; (8002b28 <HAL_UARTEx_RxEventCallback+0x54>)
 8002b0a:	4808      	ldr	r0, [pc, #32]	; (8002b2c <HAL_UARTEx_RxEventCallback+0x58>)
 8002b0c:	f7ff ffb2 	bl	8002a74 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8002b10:	e7ee      	b.n	8002af0 <HAL_UARTEx_RxEventCallback+0x1c>
 8002b12:	bf00      	nop
 8002b14:	40010800 	.word	0x40010800
 8002b18:	40004400 	.word	0x40004400
 8002b1c:	40004800 	.word	0x40004800
 8002b20:	200000a0 	.word	0x200000a0
 8002b24:	20000f74 	.word	0x20000f74
 8002b28:	20000120 	.word	0x20000120
 8002b2c:	20000fb8 	.word	0x20000fb8

08002b30 <USART_Init>:
 * @brief
 * @param
 * @param
 * @retval ***NONE***
 */
void USART_Init(void) {
 8002b30:	b510      	push	{r4, lr}
	HAL_UARTEx_ReceiveToIdle_DMA(&huart3, DMA_RX_Buffer_3, DMA_RX_BUFFER_SIZE);
 8002b32:	4c06      	ldr	r4, [pc, #24]	; (8002b4c <USART_Init+0x1c>)
 8002b34:	2280      	movs	r2, #128	; 0x80
 8002b36:	18a1      	adds	r1, r4, r2
 8002b38:	4805      	ldr	r0, [pc, #20]	; (8002b50 <USART_Init+0x20>)
 8002b3a:	f7ff ff9b 	bl	8002a74 <HAL_UARTEx_ReceiveToIdle_DMA>
	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, DMA_RX_Buffer_2, DMA_RX_BUFFER_SIZE);
 8002b3e:	2280      	movs	r2, #128	; 0x80
 8002b40:	4621      	mov	r1, r4
 8002b42:	4804      	ldr	r0, [pc, #16]	; (8002b54 <USART_Init+0x24>)
 8002b44:	f7ff ff96 	bl	8002a74 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 8002b48:	bd10      	pop	{r4, pc}
 8002b4a:	bf00      	nop
 8002b4c:	200000a0 	.word	0x200000a0
 8002b50:	20000fb8 	.word	0x20000fb8
 8002b54:	20000f74 	.word	0x20000f74

08002b58 <ECU_erro_bin_to_int>:

extern CanIdData_t can_vector[CAN_IDS_NUMBER];
extern int8_t FLAG_MSG;

uint8_t ECU_erro_bin_to_int() {
	for (int8_t i = 15; i >= 0; i--) {
 8002b58:	230f      	movs	r3, #15
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	db0b      	blt.n	8002b76 <ECU_erro_bin_to_int+0x1e>
		if ((can_vector[ID_control_torque_motor].word_0 >> i) == 1) {
 8002b5e:	4a07      	ldr	r2, [pc, #28]	; (8002b7c <ECU_erro_bin_to_int+0x24>)
 8002b60:	f8b2 2270 	ldrh.w	r2, [r2, #624]	; 0x270
 8002b64:	411a      	asrs	r2, r3
 8002b66:	2a01      	cmp	r2, #1
 8002b68:	d002      	beq.n	8002b70 <ECU_erro_bin_to_int+0x18>
	for (int8_t i = 15; i >= 0; i--) {
 8002b6a:	3b01      	subs	r3, #1
 8002b6c:	b25b      	sxtb	r3, r3
 8002b6e:	e7f4      	b.n	8002b5a <ECU_erro_bin_to_int+0x2>
			return i + 1;
 8002b70:	3301      	adds	r3, #1
 8002b72:	b2d8      	uxtb	r0, r3
 8002b74:	4770      	bx	lr
		}
	}
	return 0;
 8002b76:	2000      	movs	r0, #0
}
 8002b78:	4770      	bx	lr
 8002b7a:	bf00      	nop
 8002b7c:	200001b4 	.word	0x200001b4

08002b80 <BMS_erro_bin_to_int>:

uint8_t BMS_erro_bin_to_int() {
	for (int8_t i = 8; i >= 0; i--)
 8002b80:	2308      	movs	r3, #8
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	db0b      	blt.n	8002b9e <BMS_erro_bin_to_int+0x1e>
		if ((can_vector[ID_safety_bms].word_1) >> i == 1)
 8002b86:	4a07      	ldr	r2, [pc, #28]	; (8002ba4 <BMS_erro_bin_to_int+0x24>)
 8002b88:	f8b2 271a 	ldrh.w	r2, [r2, #1818]	; 0x71a
 8002b8c:	411a      	asrs	r2, r3
 8002b8e:	2a01      	cmp	r2, #1
 8002b90:	d002      	beq.n	8002b98 <BMS_erro_bin_to_int+0x18>
	for (int8_t i = 8; i >= 0; i--)
 8002b92:	3b01      	subs	r3, #1
 8002b94:	b25b      	sxtb	r3, r3
 8002b96:	e7f4      	b.n	8002b82 <BMS_erro_bin_to_int+0x2>
			return i + 1;
 8002b98:	3301      	adds	r3, #1
 8002b9a:	b2d8      	uxtb	r0, r3
 8002b9c:	4770      	bx	lr
	return 0;
 8002b9e:	2000      	movs	r0, #0
}
 8002ba0:	4770      	bx	lr
 8002ba2:	bf00      	nop
 8002ba4:	200001b4 	.word	0x200001b4

08002ba8 <INVERSOR_flag>:

uint16_t INVERSOR_flag() {
	uint16_t FALHA = 0;
	uint16_t ALARME = 0;

	if (can_vector[ID_control_state_l_inv].word_1
 8002ba8:	4b09      	ldr	r3, [pc, #36]	; (8002bd0 <INVERSOR_flag+0x28>)
 8002baa:	f8b3 22c2 	ldrh.w	r2, [r3, #706]	; 0x2c2
			> can_vector[ID_control_state_r_inv].word_1)
 8002bae:	f8b3 0312 	ldrh.w	r0, [r3, #786]	; 0x312
	if (can_vector[ID_control_state_l_inv].word_1
 8002bb2:	4282      	cmp	r2, r0
 8002bb4:	d900      	bls.n	8002bb8 <INVERSOR_flag+0x10>
		FALHA = can_vector[ID_control_state_l_inv].word_1;
 8002bb6:	4610      	mov	r0, r2
	else
		FALHA = can_vector[ID_control_state_r_inv].word_1;

	if (can_vector[ID_control_state_l_inv].word_2
 8002bb8:	4b05      	ldr	r3, [pc, #20]	; (8002bd0 <INVERSOR_flag+0x28>)
 8002bba:	f8b3 22c4 	ldrh.w	r2, [r3, #708]	; 0x2c4
			> can_vector[ID_control_state_r_inv].word_2)
 8002bbe:	f8b3 3314 	ldrh.w	r3, [r3, #788]	; 0x314
	if (can_vector[ID_control_state_l_inv].word_2
 8002bc2:	429a      	cmp	r2, r3
 8002bc4:	d900      	bls.n	8002bc8 <INVERSOR_flag+0x20>
		ALARME = can_vector[ID_control_state_l_inv].word_2;
 8002bc6:	4613      	mov	r3, r2
	else
		ALARME = can_vector[ID_control_state_r_inv].word_2;

	if (FALHA != 0)
 8002bc8:	b900      	cbnz	r0, 8002bcc <INVERSOR_flag+0x24>
		return FALHA;
	else if (ALARME != 0)
		return ALARME;
 8002bca:	4618      	mov	r0, r3
	return 0;
}
 8002bcc:	4770      	bx	lr
 8002bce:	bf00      	nop
 8002bd0:	200001b4 	.word	0x200001b4

08002bd4 <FAILURE_IT>:

void FAILURE_IT() {
 8002bd4:	b510      	push	{r4, lr}
	/*Verify if have an control flag error during 1s*/
	ERRO_CONTROLE = _ERRO_CONTROLE;
 8002bd6:	f7ff ffbf 	bl	8002b58 <ECU_erro_bin_to_int>
 8002bda:	4c1f      	ldr	r4, [pc, #124]	; (8002c58 <FAILURE_IT+0x84>)
 8002bdc:	8020      	strh	r0, [r4, #0]
	ERRO_INVERSOR = _ERRO_INVERSOR;
 8002bde:	f7ff ffe3 	bl	8002ba8 <INVERSOR_flag>
 8002be2:	8060      	strh	r0, [r4, #2]
	ERRO_SEGURANCA = _ERRO_SEGURANCA;
 8002be4:	f7ff ffcc 	bl	8002b80 <BMS_erro_bin_to_int>
 8002be8:	80a0      	strh	r0, [r4, #4]

	switch (actual_erro) {
 8002bea:	79a3      	ldrb	r3, [r4, #6]
 8002bec:	2b03      	cmp	r3, #3
 8002bee:	f200 822c 	bhi.w	800304a <FAILURE_IT+0x476>
 8002bf2:	e8df f013 	tbh	[pc, r3, lsl #1]
 8002bf6:	0004      	.short	0x0004
 8002bf8:	01f40039 	.word	0x01f40039
 8002bfc:	020f      	.short	0x020f
	case CONTROLE:
		ERRO = _ERRO_CONTROLE;
 8002bfe:	f7ff ffab 	bl	8002b58 <ECU_erro_bin_to_int>
 8002c02:	4b15      	ldr	r3, [pc, #84]	; (8002c58 <FAILURE_IT+0x84>)
 8002c04:	8118      	strh	r0, [r3, #8]

		if (timer_wait_ms(flagsTimeout, CONTROLE_flags_timer))
 8002c06:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8002c0a:	68d8      	ldr	r0, [r3, #12]
 8002c0c:	f000 fa5e 	bl	80030cc <timer_wait_ms>
 8002c10:	b110      	cbz	r0, 8002c18 <FAILURE_IT+0x44>
			ERRO = 0;
 8002c12:	4b11      	ldr	r3, [pc, #68]	; (8002c58 <FAILURE_IT+0x84>)
 8002c14:	2200      	movs	r2, #0
 8002c16:	811a      	strh	r2, [r3, #8]

		switch (ERRO) {
 8002c18:	4b0f      	ldr	r3, [pc, #60]	; (8002c58 <FAILURE_IT+0x84>)
 8002c1a:	891b      	ldrh	r3, [r3, #8]
 8002c1c:	3b01      	subs	r3, #1
 8002c1e:	2b09      	cmp	r3, #9
 8002c20:	d81c      	bhi.n	8002c5c <FAILURE_IT+0x88>
 8002c22:	e8df f003 	tbb	[pc, r3]
 8002c26:	0905      	.short	0x0905
 8002c28:	1b1b1b1b 	.word	0x1b1b1b1b
 8002c2c:	15110d1b 	.word	0x15110d1b
		case 1:
			FLAG_POP_UP = 1;
 8002c30:	4b09      	ldr	r3, [pc, #36]	; (8002c58 <FAILURE_IT+0x84>)
 8002c32:	2201      	movs	r2, #1
 8002c34:	741a      	strb	r2, [r3, #16]
			return;
 8002c36:	e208      	b.n	800304a <FAILURE_IT+0x476>
		case 2:
			FLAG_POP_UP = 2;
 8002c38:	4b07      	ldr	r3, [pc, #28]	; (8002c58 <FAILURE_IT+0x84>)
 8002c3a:	2202      	movs	r2, #2
 8002c3c:	741a      	strb	r2, [r3, #16]
			return;
 8002c3e:	e204      	b.n	800304a <FAILURE_IT+0x476>
		case 8:
			FLAG_POP_UP = 46;
 8002c40:	4b05      	ldr	r3, [pc, #20]	; (8002c58 <FAILURE_IT+0x84>)
 8002c42:	222e      	movs	r2, #46	; 0x2e
 8002c44:	741a      	strb	r2, [r3, #16]
			return;
 8002c46:	e200      	b.n	800304a <FAILURE_IT+0x476>
		case 9:
			FLAG_POP_UP = 47;
 8002c48:	4b03      	ldr	r3, [pc, #12]	; (8002c58 <FAILURE_IT+0x84>)
 8002c4a:	222f      	movs	r2, #47	; 0x2f
 8002c4c:	741a      	strb	r2, [r3, #16]
			return;
 8002c4e:	e1fc      	b.n	800304a <FAILURE_IT+0x476>
		case 10:
			FLAG_POP_UP = 48;
 8002c50:	4b01      	ldr	r3, [pc, #4]	; (8002c58 <FAILURE_IT+0x84>)
 8002c52:	2230      	movs	r2, #48	; 0x30
 8002c54:	741a      	strb	r2, [r3, #16]
			return;
 8002c56:	e1f8      	b.n	800304a <FAILURE_IT+0x476>
 8002c58:	200001a0 	.word	0x200001a0
		default:
			actual_erro = INVERSOR;
 8002c5c:	487b      	ldr	r0, [pc, #492]	; (8002e4c <FAILURE_IT+0x278>)
 8002c5e:	2301      	movs	r3, #1
 8002c60:	7183      	strb	r3, [r0, #6]
			timer_restart(&flagsTimeout);
 8002c62:	300c      	adds	r0, #12
 8002c64:	f000 fa3e 	bl	80030e4 <timer_restart>
		}
	case INVERSOR:
		/*Verify if have an control flag status during 1s*/
		ERRO = _ERRO_INVERSOR;
 8002c68:	f7ff ff9e 	bl	8002ba8 <INVERSOR_flag>
 8002c6c:	4b77      	ldr	r3, [pc, #476]	; (8002e4c <FAILURE_IT+0x278>)
 8002c6e:	8118      	strh	r0, [r3, #8]

		if (timer_wait_ms(flagsTimeout, CONTROLE_flags_timer))
 8002c70:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8002c74:	68d8      	ldr	r0, [r3, #12]
 8002c76:	f000 fa29 	bl	80030cc <timer_wait_ms>
 8002c7a:	b110      	cbz	r0, 8002c82 <FAILURE_IT+0xae>
			ERRO = 0;
 8002c7c:	4b73      	ldr	r3, [pc, #460]	; (8002e4c <FAILURE_IT+0x278>)
 8002c7e:	2200      	movs	r2, #0
 8002c80:	811a      	strh	r2, [r3, #8]

		switch (ERRO) {
 8002c82:	4b72      	ldr	r3, [pc, #456]	; (8002e4c <FAILURE_IT+0x278>)
 8002c84:	891b      	ldrh	r3, [r3, #8]
 8002c86:	2beb      	cmp	r3, #235	; 0xeb
 8002c88:	f200 80e2 	bhi.w	8002e50 <FAILURE_IT+0x27c>
 8002c8c:	2b15      	cmp	r3, #21
 8002c8e:	f0c0 81a0 	bcc.w	8002fd2 <FAILURE_IT+0x3fe>
 8002c92:	3b15      	subs	r3, #21
 8002c94:	2bd6      	cmp	r3, #214	; 0xd6
 8002c96:	f200 819c 	bhi.w	8002fd2 <FAILURE_IT+0x3fe>
 8002c9a:	e8df f013 	tbh	[pc, r3, lsl #1]
 8002c9e:	012a      	.short	0x012a
 8002ca0:	019a012e 	.word	0x019a012e
 8002ca4:	019a019a 	.word	0x019a019a
 8002ca8:	019a019a 	.word	0x019a019a
 8002cac:	019a019a 	.word	0x019a019a
 8002cb0:	019a0132 	.word	0x019a0132
 8002cb4:	019a019a 	.word	0x019a019a
 8002cb8:	019a0136 	.word	0x019a0136
 8002cbc:	019a019a 	.word	0x019a019a
 8002cc0:	019a013a 	.word	0x019a013a
 8002cc4:	019a019a 	.word	0x019a019a
 8002cc8:	019a019a 	.word	0x019a019a
 8002ccc:	019a019a 	.word	0x019a019a
 8002cd0:	00f200ee 	.word	0x00f200ee
 8002cd4:	019a013e 	.word	0x019a013e
 8002cd8:	014200f6 	.word	0x014200f6
 8002cdc:	019a019a 	.word	0x019a019a
 8002ce0:	019a019a 	.word	0x019a019a
 8002ce4:	019a019a 	.word	0x019a019a
 8002ce8:	019a019a 	.word	0x019a019a
 8002cec:	019a019a 	.word	0x019a019a
 8002cf0:	019a019a 	.word	0x019a019a
 8002cf4:	019a019a 	.word	0x019a019a
 8002cf8:	0146019a 	.word	0x0146019a
 8002cfc:	019a019a 	.word	0x019a019a
 8002d00:	014a019a 	.word	0x014a019a
 8002d04:	019a014e 	.word	0x019a014e
 8002d08:	019a019a 	.word	0x019a019a
 8002d0c:	019a019a 	.word	0x019a019a
 8002d10:	01560152 	.word	0x01560152
 8002d14:	019a015a 	.word	0x019a015a
 8002d18:	019a019a 	.word	0x019a019a
 8002d1c:	019a015e 	.word	0x019a015e
 8002d20:	019a019a 	.word	0x019a019a
 8002d24:	019a019a 	.word	0x019a019a
 8002d28:	016200fa 	.word	0x016200fa
 8002d2c:	019a019a 	.word	0x019a019a
 8002d30:	019a019a 	.word	0x019a019a
 8002d34:	019a019a 	.word	0x019a019a
 8002d38:	016600fe 	.word	0x016600fe
 8002d3c:	019a019a 	.word	0x019a019a
 8002d40:	019a019a 	.word	0x019a019a
 8002d44:	019a019a 	.word	0x019a019a
 8002d48:	019a019a 	.word	0x019a019a
 8002d4c:	019a019a 	.word	0x019a019a
 8002d50:	019a0102 	.word	0x019a0102
 8002d54:	019a019a 	.word	0x019a019a
 8002d58:	019a019a 	.word	0x019a019a
 8002d5c:	019a019a 	.word	0x019a019a
 8002d60:	019a019a 	.word	0x019a019a
 8002d64:	019a019a 	.word	0x019a019a
 8002d68:	019a019a 	.word	0x019a019a
 8002d6c:	019a019a 	.word	0x019a019a
 8002d70:	019a019a 	.word	0x019a019a
 8002d74:	019a0106 	.word	0x019a0106
 8002d78:	019a019a 	.word	0x019a019a
 8002d7c:	010a019a 	.word	0x010a019a
 8002d80:	0112010e 	.word	0x0112010e
 8002d84:	019a0116 	.word	0x019a0116
 8002d88:	019a019a 	.word	0x019a019a
 8002d8c:	019a019a 	.word	0x019a019a
 8002d90:	019a019a 	.word	0x019a019a
 8002d94:	019a019a 	.word	0x019a019a
 8002d98:	019a019a 	.word	0x019a019a
 8002d9c:	019a019a 	.word	0x019a019a
 8002da0:	019a016a 	.word	0x019a016a
 8002da4:	016e011a 	.word	0x016e011a
 8002da8:	019a019a 	.word	0x019a019a
 8002dac:	01760172 	.word	0x01760172
 8002db0:	019a017a 	.word	0x019a017a
 8002db4:	019a019a 	.word	0x019a019a
 8002db8:	019a019a 	.word	0x019a019a
 8002dbc:	019a019a 	.word	0x019a019a
 8002dc0:	019a019a 	.word	0x019a019a
 8002dc4:	019a019a 	.word	0x019a019a
 8002dc8:	019a019a 	.word	0x019a019a
 8002dcc:	019a019a 	.word	0x019a019a
 8002dd0:	019a019a 	.word	0x019a019a
 8002dd4:	019a019a 	.word	0x019a019a
 8002dd8:	019a019a 	.word	0x019a019a
 8002ddc:	019a019a 	.word	0x019a019a
 8002de0:	0182017e 	.word	0x0182017e
 8002de4:	0186019a 	.word	0x0186019a
 8002de8:	019a019a 	.word	0x019a019a
 8002dec:	019a019a 	.word	0x019a019a
 8002df0:	019a019a 	.word	0x019a019a
 8002df4:	019a019a 	.word	0x019a019a
 8002df8:	019a019a 	.word	0x019a019a
 8002dfc:	019a019a 	.word	0x019a019a
 8002e00:	019a019a 	.word	0x019a019a
 8002e04:	019a019a 	.word	0x019a019a
 8002e08:	019a019a 	.word	0x019a019a
 8002e0c:	019a019a 	.word	0x019a019a
 8002e10:	019a019a 	.word	0x019a019a
 8002e14:	019a019a 	.word	0x019a019a
 8002e18:	019a019a 	.word	0x019a019a
 8002e1c:	019a019a 	.word	0x019a019a
 8002e20:	019a019a 	.word	0x019a019a
 8002e24:	019a019a 	.word	0x019a019a
 8002e28:	019a019a 	.word	0x019a019a
 8002e2c:	019a019a 	.word	0x019a019a
 8002e30:	019a019a 	.word	0x019a019a
 8002e34:	019a019a 	.word	0x019a019a
 8002e38:	019a019a 	.word	0x019a019a
 8002e3c:	019a018a 	.word	0x019a018a
 8002e40:	019a019a 	.word	0x019a019a
 8002e44:	019a019a 	.word	0x019a019a
 8002e48:	0192018e 	.word	0x0192018e
 8002e4c:	200001a0 	.word	0x200001a0
 8002e50:	f5b3 7f32 	cmp.w	r3, #712	; 0x2c8
 8002e54:	f080 80bd 	bcs.w	8002fd2 <FAILURE_IT+0x3fe>
 8002e58:	f240 22be 	movw	r2, #702	; 0x2be
 8002e5c:	4293      	cmp	r3, r2
 8002e5e:	f0c0 80b8 	bcc.w	8002fd2 <FAILURE_IT+0x3fe>
 8002e62:	f2a3 23be 	subw	r3, r3, #702	; 0x2be
 8002e66:	2b09      	cmp	r3, #9
 8002e68:	f200 80b3 	bhi.w	8002fd2 <FAILURE_IT+0x3fe>
 8002e6c:	e8df f003 	tbb	[pc, r3]
 8002e70:	b139b135 	.word	0xb139b135
 8002e74:	b1b1b13d 	.word	0xb1b1b13d
 8002e78:	adb1      	.short	0xadb1
		case 46:
			FLAG_POP_UP = 3;
 8002e7a:	4b7a      	ldr	r3, [pc, #488]	; (8003064 <FAILURE_IT+0x490>)
 8002e7c:	2203      	movs	r2, #3
 8002e7e:	741a      	strb	r2, [r3, #16]
			return;
 8002e80:	e0e3      	b.n	800304a <FAILURE_IT+0x476>
		case 47:
			FLAG_POP_UP = 4;
 8002e82:	4b78      	ldr	r3, [pc, #480]	; (8003064 <FAILURE_IT+0x490>)
 8002e84:	2204      	movs	r2, #4
 8002e86:	741a      	strb	r2, [r3, #16]
			return;
 8002e88:	e0df      	b.n	800304a <FAILURE_IT+0x476>
		case 50:
			FLAG_POP_UP = 5;
 8002e8a:	4b76      	ldr	r3, [pc, #472]	; (8003064 <FAILURE_IT+0x490>)
 8002e8c:	2205      	movs	r2, #5
 8002e8e:	741a      	strb	r2, [r3, #16]
			return;
 8002e90:	e0db      	b.n	800304a <FAILURE_IT+0x476>
		case 90:
			FLAG_POP_UP = 6;
 8002e92:	4b74      	ldr	r3, [pc, #464]	; (8003064 <FAILURE_IT+0x490>)
 8002e94:	2206      	movs	r2, #6
 8002e96:	741a      	strb	r2, [r3, #16]
			return;
 8002e98:	e0d7      	b.n	800304a <FAILURE_IT+0x476>
		case 98:
			FLAG_POP_UP = 7;
 8002e9a:	4b72      	ldr	r3, [pc, #456]	; (8003064 <FAILURE_IT+0x490>)
 8002e9c:	2207      	movs	r2, #7
 8002e9e:	741a      	strb	r2, [r3, #16]
			return;
 8002ea0:	e0d3      	b.n	800304a <FAILURE_IT+0x476>
		case 110:
			FLAG_POP_UP = 8;
 8002ea2:	4b70      	ldr	r3, [pc, #448]	; (8003064 <FAILURE_IT+0x490>)
 8002ea4:	2208      	movs	r2, #8
 8002ea6:	741a      	strb	r2, [r3, #16]
			return;
 8002ea8:	e0cf      	b.n	800304a <FAILURE_IT+0x476>
		case 128:
			FLAG_POP_UP = 9;
 8002eaa:	4b6e      	ldr	r3, [pc, #440]	; (8003064 <FAILURE_IT+0x490>)
 8002eac:	2209      	movs	r2, #9
 8002eae:	741a      	strb	r2, [r3, #16]
			return;
 8002eb0:	e0cb      	b.n	800304a <FAILURE_IT+0x476>
		case 133:
			FLAG_POP_UP = 10;
 8002eb2:	4b6c      	ldr	r3, [pc, #432]	; (8003064 <FAILURE_IT+0x490>)
 8002eb4:	220a      	movs	r2, #10
 8002eb6:	741a      	strb	r2, [r3, #16]
			return;
 8002eb8:	e0c7      	b.n	800304a <FAILURE_IT+0x476>
		case 134:
			FLAG_POP_UP = 11;
 8002eba:	4b6a      	ldr	r3, [pc, #424]	; (8003064 <FAILURE_IT+0x490>)
 8002ebc:	220b      	movs	r2, #11
 8002ebe:	741a      	strb	r2, [r3, #16]
			return;
 8002ec0:	e0c3      	b.n	800304a <FAILURE_IT+0x476>
		case 135:
			FLAG_POP_UP = 12;
 8002ec2:	4b68      	ldr	r3, [pc, #416]	; (8003064 <FAILURE_IT+0x490>)
 8002ec4:	220c      	movs	r2, #12
 8002ec6:	741a      	strb	r2, [r3, #16]
			return;
 8002ec8:	e0bf      	b.n	800304a <FAILURE_IT+0x476>
		case 136:
			FLAG_POP_UP = 13;
 8002eca:	4b66      	ldr	r3, [pc, #408]	; (8003064 <FAILURE_IT+0x490>)
 8002ecc:	220d      	movs	r2, #13
 8002ece:	741a      	strb	r2, [r3, #16]
			return;
 8002ed0:	e0bb      	b.n	800304a <FAILURE_IT+0x476>
		case 152:
			FLAG_POP_UP = 14;
 8002ed2:	4b64      	ldr	r3, [pc, #400]	; (8003064 <FAILURE_IT+0x490>)
 8002ed4:	220e      	movs	r2, #14
 8002ed6:	741a      	strb	r2, [r3, #16]
			return;
 8002ed8:	e0b7      	b.n	800304a <FAILURE_IT+0x476>
		case 702:
			FLAG_POP_UP = 15;
 8002eda:	4b62      	ldr	r3, [pc, #392]	; (8003064 <FAILURE_IT+0x490>)
 8002edc:	220f      	movs	r2, #15
 8002ede:	741a      	strb	r2, [r3, #16]
			return;
 8002ee0:	e0b3      	b.n	800304a <FAILURE_IT+0x476>
		case 704:
			FLAG_POP_UP = 16;
 8002ee2:	4b60      	ldr	r3, [pc, #384]	; (8003064 <FAILURE_IT+0x490>)
 8002ee4:	2210      	movs	r2, #16
 8002ee6:	741a      	strb	r2, [r3, #16]
			return;
 8002ee8:	e0af      	b.n	800304a <FAILURE_IT+0x476>
		case 706:
			FLAG_POP_UP = 17;
 8002eea:	4b5e      	ldr	r3, [pc, #376]	; (8003064 <FAILURE_IT+0x490>)
 8002eec:	2211      	movs	r2, #17
 8002eee:	741a      	strb	r2, [r3, #16]
			return;
 8002ef0:	e0ab      	b.n	800304a <FAILURE_IT+0x476>
		case 21:
			FLAG_POP_UP = 18;
 8002ef2:	4b5c      	ldr	r3, [pc, #368]	; (8003064 <FAILURE_IT+0x490>)
 8002ef4:	2212      	movs	r2, #18
 8002ef6:	741a      	strb	r2, [r3, #16]
			return;
 8002ef8:	e0a7      	b.n	800304a <FAILURE_IT+0x476>
		case 22:
			FLAG_POP_UP = 19;
 8002efa:	4b5a      	ldr	r3, [pc, #360]	; (8003064 <FAILURE_IT+0x490>)
 8002efc:	2213      	movs	r2, #19
 8002efe:	741a      	strb	r2, [r3, #16]
			return;
 8002f00:	e0a3      	b.n	800304a <FAILURE_IT+0x476>
		case 30:
			FLAG_POP_UP = 20;
 8002f02:	4b58      	ldr	r3, [pc, #352]	; (8003064 <FAILURE_IT+0x490>)
 8002f04:	2214      	movs	r2, #20
 8002f06:	741a      	strb	r2, [r3, #16]
			return;
 8002f08:	e09f      	b.n	800304a <FAILURE_IT+0x476>
		case 34:
			FLAG_POP_UP = 21;
 8002f0a:	4b56      	ldr	r3, [pc, #344]	; (8003064 <FAILURE_IT+0x490>)
 8002f0c:	2215      	movs	r2, #21
 8002f0e:	741a      	strb	r2, [r3, #16]
			return;
 8002f10:	e09b      	b.n	800304a <FAILURE_IT+0x476>
		case 38:
			FLAG_POP_UP = 22;
 8002f12:	4b54      	ldr	r3, [pc, #336]	; (8003064 <FAILURE_IT+0x490>)
 8002f14:	2216      	movs	r2, #22
 8002f16:	741a      	strb	r2, [r3, #16]
			return;
 8002f18:	e097      	b.n	800304a <FAILURE_IT+0x476>
		case 48:
			FLAG_POP_UP = 23;
 8002f1a:	4b52      	ldr	r3, [pc, #328]	; (8003064 <FAILURE_IT+0x490>)
 8002f1c:	2217      	movs	r2, #23
 8002f1e:	741a      	strb	r2, [r3, #16]
			return;
 8002f20:	e093      	b.n	800304a <FAILURE_IT+0x476>
		case 51:
			FLAG_POP_UP = 24;
 8002f22:	4b50      	ldr	r3, [pc, #320]	; (8003064 <FAILURE_IT+0x490>)
 8002f24:	2218      	movs	r2, #24
 8002f26:	741a      	strb	r2, [r3, #16]
			return;
 8002f28:	e08f      	b.n	800304a <FAILURE_IT+0x476>
		case 67:
			FLAG_POP_UP = 25;
 8002f2a:	4b4e      	ldr	r3, [pc, #312]	; (8003064 <FAILURE_IT+0x490>)
 8002f2c:	2219      	movs	r2, #25
 8002f2e:	741a      	strb	r2, [r3, #16]
			return;
 8002f30:	e08b      	b.n	800304a <FAILURE_IT+0x476>
		case 71:
			FLAG_POP_UP = 26;
 8002f32:	4b4c      	ldr	r3, [pc, #304]	; (8003064 <FAILURE_IT+0x490>)
 8002f34:	221a      	movs	r2, #26
 8002f36:	741a      	strb	r2, [r3, #16]
			return;
 8002f38:	e087      	b.n	800304a <FAILURE_IT+0x476>
		case 72:
			FLAG_POP_UP = 27;
 8002f3a:	4b4a      	ldr	r3, [pc, #296]	; (8003064 <FAILURE_IT+0x490>)
 8002f3c:	221b      	movs	r2, #27
 8002f3e:	741a      	strb	r2, [r3, #16]
			return;
 8002f40:	e083      	b.n	800304a <FAILURE_IT+0x476>
		case 78:
			FLAG_POP_UP = 28;
 8002f42:	4b48      	ldr	r3, [pc, #288]	; (8003064 <FAILURE_IT+0x490>)
 8002f44:	221c      	movs	r2, #28
 8002f46:	741a      	strb	r2, [r3, #16]
			return;
 8002f48:	e07f      	b.n	800304a <FAILURE_IT+0x476>
		case 79:
			FLAG_POP_UP = 29;
 8002f4a:	4b46      	ldr	r3, [pc, #280]	; (8003064 <FAILURE_IT+0x490>)
 8002f4c:	221d      	movs	r2, #29
 8002f4e:	741a      	strb	r2, [r3, #16]
			return;
 8002f50:	e07b      	b.n	800304a <FAILURE_IT+0x476>
		case 80:
			FLAG_POP_UP = 30;
 8002f52:	4b44      	ldr	r3, [pc, #272]	; (8003064 <FAILURE_IT+0x490>)
 8002f54:	221e      	movs	r2, #30
 8002f56:	741a      	strb	r2, [r3, #16]
			return;
 8002f58:	e077      	b.n	800304a <FAILURE_IT+0x476>
		case 84:
			FLAG_POP_UP = 31;
 8002f5a:	4b42      	ldr	r3, [pc, #264]	; (8003064 <FAILURE_IT+0x490>)
 8002f5c:	221f      	movs	r2, #31
 8002f5e:	741a      	strb	r2, [r3, #16]
			return;
 8002f60:	e073      	b.n	800304a <FAILURE_IT+0x476>
		case 91:
			FLAG_POP_UP = 32;
 8002f62:	4b40      	ldr	r3, [pc, #256]	; (8003064 <FAILURE_IT+0x490>)
 8002f64:	2220      	movs	r2, #32
 8002f66:	741a      	strb	r2, [r3, #16]
			return;
 8002f68:	e06f      	b.n	800304a <FAILURE_IT+0x476>
		case 99:
			FLAG_POP_UP = 33;
 8002f6a:	4b3e      	ldr	r3, [pc, #248]	; (8003064 <FAILURE_IT+0x490>)
 8002f6c:	2221      	movs	r2, #33	; 0x21
 8002f6e:	741a      	strb	r2, [r3, #16]
			return;
 8002f70:	e06b      	b.n	800304a <FAILURE_IT+0x476>
		case 150:
			FLAG_POP_UP = 34;
 8002f72:	4b3c      	ldr	r3, [pc, #240]	; (8003064 <FAILURE_IT+0x490>)
 8002f74:	2222      	movs	r2, #34	; 0x22
 8002f76:	741a      	strb	r2, [r3, #16]
			return;
 8002f78:	e067      	b.n	800304a <FAILURE_IT+0x476>
		case 153:
			FLAG_POP_UP = 35;
 8002f7a:	4b3a      	ldr	r3, [pc, #232]	; (8003064 <FAILURE_IT+0x490>)
 8002f7c:	2223      	movs	r2, #35	; 0x23
 8002f7e:	741a      	strb	r2, [r3, #16]
			return;
 8002f80:	e063      	b.n	800304a <FAILURE_IT+0x476>
		case 156:
			FLAG_POP_UP = 36;
 8002f82:	4b38      	ldr	r3, [pc, #224]	; (8003064 <FAILURE_IT+0x490>)
 8002f84:	2224      	movs	r2, #36	; 0x24
 8002f86:	741a      	strb	r2, [r3, #16]
			return;
 8002f88:	e05f      	b.n	800304a <FAILURE_IT+0x476>
		case 157:
			FLAG_POP_UP = 37;
 8002f8a:	4b36      	ldr	r3, [pc, #216]	; (8003064 <FAILURE_IT+0x490>)
 8002f8c:	2225      	movs	r2, #37	; 0x25
 8002f8e:	741a      	strb	r2, [r3, #16]
			return;
 8002f90:	e05b      	b.n	800304a <FAILURE_IT+0x476>
		case 158:
			FLAG_POP_UP = 38;
 8002f92:	4b34      	ldr	r3, [pc, #208]	; (8003064 <FAILURE_IT+0x490>)
 8002f94:	2226      	movs	r2, #38	; 0x26
 8002f96:	741a      	strb	r2, [r3, #16]
			return;
 8002f98:	e057      	b.n	800304a <FAILURE_IT+0x476>
		case 182:
			FLAG_POP_UP = 39;
 8002f9a:	4b32      	ldr	r3, [pc, #200]	; (8003064 <FAILURE_IT+0x490>)
 8002f9c:	2227      	movs	r2, #39	; 0x27
 8002f9e:	741a      	strb	r2, [r3, #16]
			return;
 8002fa0:	e053      	b.n	800304a <FAILURE_IT+0x476>
		case 183:
			FLAG_POP_UP = 40;
 8002fa2:	4b30      	ldr	r3, [pc, #192]	; (8003064 <FAILURE_IT+0x490>)
 8002fa4:	2228      	movs	r2, #40	; 0x28
 8002fa6:	741a      	strb	r2, [r3, #16]
			return;
 8002fa8:	e04f      	b.n	800304a <FAILURE_IT+0x476>
		case 185:
			FLAG_POP_UP = 41;
 8002faa:	4b2e      	ldr	r3, [pc, #184]	; (8003064 <FAILURE_IT+0x490>)
 8002fac:	2229      	movs	r2, #41	; 0x29
 8002fae:	741a      	strb	r2, [r3, #16]
			return;
 8002fb0:	e04b      	b.n	800304a <FAILURE_IT+0x476>
		case 228:
			FLAG_POP_UP = 42;
 8002fb2:	4b2c      	ldr	r3, [pc, #176]	; (8003064 <FAILURE_IT+0x490>)
 8002fb4:	222a      	movs	r2, #42	; 0x2a
 8002fb6:	741a      	strb	r2, [r3, #16]
			return;
 8002fb8:	e047      	b.n	800304a <FAILURE_IT+0x476>
		case 234:
			FLAG_POP_UP = 43;
 8002fba:	4b2a      	ldr	r3, [pc, #168]	; (8003064 <FAILURE_IT+0x490>)
 8002fbc:	222b      	movs	r2, #43	; 0x2b
 8002fbe:	741a      	strb	r2, [r3, #16]
			return;
 8002fc0:	e043      	b.n	800304a <FAILURE_IT+0x476>
		case 235:
			FLAG_POP_UP = 44;
 8002fc2:	4b28      	ldr	r3, [pc, #160]	; (8003064 <FAILURE_IT+0x490>)
 8002fc4:	222c      	movs	r2, #44	; 0x2c
 8002fc6:	741a      	strb	r2, [r3, #16]
			return;
 8002fc8:	e03f      	b.n	800304a <FAILURE_IT+0x476>
		case 711:
			FLAG_POP_UP = 45;
 8002fca:	4b26      	ldr	r3, [pc, #152]	; (8003064 <FAILURE_IT+0x490>)
 8002fcc:	222d      	movs	r2, #45	; 0x2d
 8002fce:	741a      	strb	r2, [r3, #16]
			return;
 8002fd0:	e03b      	b.n	800304a <FAILURE_IT+0x476>
		default:
			actual_erro = SEGURANCA;
 8002fd2:	4824      	ldr	r0, [pc, #144]	; (8003064 <FAILURE_IT+0x490>)
 8002fd4:	2302      	movs	r3, #2
 8002fd6:	7183      	strb	r3, [r0, #6]
			timer_restart(&flagsTimeout);
 8002fd8:	300c      	adds	r0, #12
 8002fda:	f000 f883 	bl	80030e4 <timer_restart>
		}
	case SEGURANCA:
		/*Verify if have an security flag error during 1s after control*/
		ERRO = _ERRO_SEGURANCA;
 8002fde:	f7ff fdcf 	bl	8002b80 <BMS_erro_bin_to_int>
 8002fe2:	4b20      	ldr	r3, [pc, #128]	; (8003064 <FAILURE_IT+0x490>)
 8002fe4:	8118      	strh	r0, [r3, #8]

		if (timer_wait_ms(flagsTimeout, CONTROLE_flags_timer))
 8002fe6:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8002fea:	68d8      	ldr	r0, [r3, #12]
 8002fec:	f000 f86e 	bl	80030cc <timer_wait_ms>
 8002ff0:	b110      	cbz	r0, 8002ff8 <FAILURE_IT+0x424>
			ERRO = 0;
 8002ff2:	4b1c      	ldr	r3, [pc, #112]	; (8003064 <FAILURE_IT+0x490>)
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	811a      	strh	r2, [r3, #8]

		switch (ERRO) {
 8002ff8:	4b1a      	ldr	r3, [pc, #104]	; (8003064 <FAILURE_IT+0x490>)
 8002ffa:	891b      	ldrh	r3, [r3, #8]
 8002ffc:	2b02      	cmp	r3, #2
 8002ffe:	d029      	beq.n	8003054 <FAILURE_IT+0x480>
 8003000:	2b03      	cmp	r3, #3
 8003002:	d02b      	beq.n	800305c <FAILURE_IT+0x488>
 8003004:	2b01      	cmp	r3, #1
 8003006:	d021      	beq.n	800304c <FAILURE_IT+0x478>
			return;
		case 3:
			FLAG_POP_UP = 51;
			return;
		default:
			actual_erro = DEFAULT;
 8003008:	4816      	ldr	r0, [pc, #88]	; (8003064 <FAILURE_IT+0x490>)
 800300a:	2303      	movs	r3, #3
 800300c:	7183      	strb	r3, [r0, #6]
			timer_restart(&flagsTimeout);
 800300e:	300c      	adds	r0, #12
 8003010:	f000 f868 	bl	80030e4 <timer_restart>
		}
	case DEFAULT:
		/*If don't have error, flags error return to 0 */
		if (_ERRO_CONTROLE == 0 && _ERRO_INVERSOR == 0 && _ERRO_SEGURANCA == 0)
 8003014:	f7ff fda0 	bl	8002b58 <ECU_erro_bin_to_int>
 8003018:	b940      	cbnz	r0, 800302c <FAILURE_IT+0x458>
 800301a:	f7ff fdc5 	bl	8002ba8 <INVERSOR_flag>
 800301e:	b928      	cbnz	r0, 800302c <FAILURE_IT+0x458>
 8003020:	f7ff fdae 	bl	8002b80 <BMS_erro_bin_to_int>
 8003024:	b910      	cbnz	r0, 800302c <FAILURE_IT+0x458>
			FLAG_POP_UP = 0;
 8003026:	4b0f      	ldr	r3, [pc, #60]	; (8003064 <FAILURE_IT+0x490>)
 8003028:	2200      	movs	r2, #0
 800302a:	741a      	strb	r2, [r3, #16]

		/*If don't have error, displays message flags*/
		if (FLAG_POP_UP == 0)
 800302c:	4b0d      	ldr	r3, [pc, #52]	; (8003064 <FAILURE_IT+0x490>)
 800302e:	f993 3010 	ldrsb.w	r3, [r3, #16]
 8003032:	b923      	cbnz	r3, 800303e <FAILURE_IT+0x46a>
			FLAG_POP_UP = -FLAG_MSG; //massages are negative because of the organization of IDS in Nextion
 8003034:	4b0c      	ldr	r3, [pc, #48]	; (8003068 <FAILURE_IT+0x494>)
 8003036:	781b      	ldrb	r3, [r3, #0]
 8003038:	425b      	negs	r3, r3
 800303a:	4a0a      	ldr	r2, [pc, #40]	; (8003064 <FAILURE_IT+0x490>)
 800303c:	7413      	strb	r3, [r2, #16]

		actual_erro = CONTROLE;
 800303e:	4809      	ldr	r0, [pc, #36]	; (8003064 <FAILURE_IT+0x490>)
 8003040:	2300      	movs	r3, #0
 8003042:	7183      	strb	r3, [r0, #6]
		timer_restart(&flagsTimeout);
 8003044:	300c      	adds	r0, #12
 8003046:	f000 f84d 	bl	80030e4 <timer_restart>
	}
}
 800304a:	bd10      	pop	{r4, pc}
			FLAG_POP_UP = 49;
 800304c:	4b05      	ldr	r3, [pc, #20]	; (8003064 <FAILURE_IT+0x490>)
 800304e:	2231      	movs	r2, #49	; 0x31
 8003050:	741a      	strb	r2, [r3, #16]
			return;
 8003052:	e7fa      	b.n	800304a <FAILURE_IT+0x476>
			FLAG_POP_UP = 50;
 8003054:	4b03      	ldr	r3, [pc, #12]	; (8003064 <FAILURE_IT+0x490>)
 8003056:	2232      	movs	r2, #50	; 0x32
 8003058:	741a      	strb	r2, [r3, #16]
			return;
 800305a:	e7f6      	b.n	800304a <FAILURE_IT+0x476>
			FLAG_POP_UP = 51;
 800305c:	4b01      	ldr	r3, [pc, #4]	; (8003064 <FAILURE_IT+0x490>)
 800305e:	2233      	movs	r2, #51	; 0x33
 8003060:	741a      	strb	r2, [r3, #16]
			return;
 8003062:	e7f2      	b.n	800304a <FAILURE_IT+0x476>
 8003064:	200001a0 	.word	0x200001a0
 8003068:	20000f22 	.word	0x20000f22

0800306c <interfaceInit>:
/* Auxiliar Variables */
int auxiliar = 0;
uint8_t vet_aux[128];
/* Functions */

void interfaceInit(void) {
 800306c:	b508      	push	{r3, lr}
	HAL_Delay(100);
 800306e:	2064      	movs	r0, #100	; 0x64
 8003070:	f7fd fdb0 	bl	8000bd4 <HAL_Delay>

	USART_Init();
 8003074:	f7ff fd5c 	bl	8002b30 <USART_Init>

	nexInit();
 8003078:	f000 fcf6 	bl	8003a68 <nexInit>

	NEXTION_Init();
 800307c:	f000 fa28 	bl	80034d0 <NEXTION_Init>

	/* Global timer variables init */
}
 8003080:	bd08      	pop	{r3, pc}
	...

08003084 <canMessageReceived>:

	va_end(argList);
}

void canMessageReceived(uint16_t id, uint8_t *data) {
	if (id > CAN_IDS_NUMBER - 1)
 8003084:	f5b0 7fb4 	cmp.w	r0, #360	; 0x168
 8003088:	d20b      	bcs.n	80030a2 <canMessageReceived+0x1e>
		return;
	uint16_t *data_word = (uint16_t*) data;
	can_vector[id].word_0 = data_word[0];
 800308a:	880a      	ldrh	r2, [r1, #0]
 800308c:	4b05      	ldr	r3, [pc, #20]	; (80030a4 <canMessageReceived+0x20>)
 800308e:	f823 2030 	strh.w	r2, [r3, r0, lsl #3]
	can_vector[id].word_1 = data_word[1];
 8003092:	884a      	ldrh	r2, [r1, #2]
 8003094:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8003098:	8042      	strh	r2, [r0, #2]
	can_vector[id].word_2 = data_word[2];
 800309a:	888b      	ldrh	r3, [r1, #4]
 800309c:	8083      	strh	r3, [r0, #4]
	can_vector[id].word_3 = data_word[3];
 800309e:	88cb      	ldrh	r3, [r1, #6]
 80030a0:	80c3      	strh	r3, [r0, #6]
}
 80030a2:	4770      	bx	lr
 80030a4:	200001b4 	.word	0x200001b4

080030a8 <blinkLed3>:

void blinkLed2(void) {
	HAL_GPIO_TogglePin(LED_2_GPIO_Port, LED_2_Pin);
} /* Debug Led 2 */

void blinkLed3(void) {
 80030a8:	b508      	push	{r3, lr}
	HAL_GPIO_TogglePin(LED_3_GPIO_Port, LED_3_Pin);
 80030aa:	2110      	movs	r1, #16
 80030ac:	4801      	ldr	r0, [pc, #4]	; (80030b4 <blinkLed3+0xc>)
 80030ae:	f7fe fc40 	bl	8001932 <HAL_GPIO_TogglePin>
} /* Debug Led 3 */
 80030b2:	bd08      	pop	{r3, pc}
 80030b4:	40010800 	.word	0x40010800

080030b8 <timerAtualization>:

void timerAtualization(void) {
 80030b8:	b508      	push	{r3, lr}
	actualTimer = HAL_GetTick();
 80030ba:	f7fd fd85 	bl	8000bc8 <HAL_GetTick>
 80030be:	4b02      	ldr	r3, [pc, #8]	; (80030c8 <timerAtualization+0x10>)
 80030c0:	f8c3 0b40 	str.w	r0, [r3, #2880]	; 0xb40
}
 80030c4:	bd08      	pop	{r3, pc}
 80030c6:	bf00      	nop
 80030c8:	200001b4 	.word	0x200001b4

080030cc <timer_wait_ms>:
	// if(auxiliar == 100) auxiliar = 0;
}

//timer_handler - BMS

uint8_t timer_wait_ms(uint32_t timer_start, uint32_t delay) {
 80030cc:	b538      	push	{r3, r4, r5, lr}
 80030ce:	4605      	mov	r5, r0
 80030d0:	460c      	mov	r4, r1
	const uint32_t current_time = HAL_GetTick();
 80030d2:	f7fd fd79 	bl	8000bc8 <HAL_GetTick>
	if ((current_time - timer_start) >= delay) {
 80030d6:	1b40      	subs	r0, r0, r5
 80030d8:	42a0      	cmp	r0, r4
 80030da:	d201      	bcs.n	80030e0 <timer_wait_ms+0x14>
		return 1;
	}
	return 0;
 80030dc:	2000      	movs	r0, #0
}
 80030de:	bd38      	pop	{r3, r4, r5, pc}
		return 1;
 80030e0:	2001      	movs	r0, #1
 80030e2:	e7fc      	b.n	80030de <timer_wait_ms+0x12>

080030e4 <timer_restart>:
void timer_restart(uint32_t *timer_to_restart) {
 80030e4:	b510      	push	{r4, lr}
 80030e6:	4604      	mov	r4, r0
	*timer_to_restart = HAL_GetTick();
 80030e8:	f7fd fd6e 	bl	8000bc8 <HAL_GetTick>
 80030ec:	6020      	str	r0, [r4, #0]
}
 80030ee:	bd10      	pop	{r4, pc}

080030f0 <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 80030f0:	b508      	push	{r3, lr}
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 80030f2:	4824      	ldr	r0, [pc, #144]	; (8003184 <MX_CAN_Init+0x94>)
 80030f4:	4b24      	ldr	r3, [pc, #144]	; (8003188 <MX_CAN_Init+0x98>)
 80030f6:	6003      	str	r3, [r0, #0]
  hcan.Init.Prescaler = 9;
 80030f8:	2309      	movs	r3, #9
 80030fa:	6043      	str	r3, [r0, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 80030fc:	2300      	movs	r3, #0
 80030fe:	6083      	str	r3, [r0, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8003100:	60c3      	str	r3, [r0, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_6TQ;
 8003102:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
 8003106:	6102      	str	r2, [r0, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 8003108:	6143      	str	r3, [r0, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 800310a:	7603      	strb	r3, [r0, #24]
  hcan.Init.AutoBusOff = DISABLE;
 800310c:	7643      	strb	r3, [r0, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 800310e:	7683      	strb	r3, [r0, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8003110:	76c3      	strb	r3, [r0, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8003112:	7703      	strb	r3, [r0, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8003114:	7743      	strb	r3, [r0, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8003116:	f7fd fd71 	bl	8000bfc <HAL_CAN_Init>
 800311a:	bb30      	cbnz	r0, 800316a <MX_CAN_Init+0x7a>
  {
    Error_Handler();
  }
  /* USER CODE BEGIN CAN_Init 2 */
	sFilterConfig.FilterBank = 0;
 800311c:	4819      	ldr	r0, [pc, #100]	; (8003184 <MX_CAN_Init+0x94>)
 800311e:	2300      	movs	r3, #0
 8003120:	63c3      	str	r3, [r0, #60]	; 0x3c
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8003122:	6403      	str	r3, [r0, #64]	; 0x40
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8003124:	2201      	movs	r2, #1
 8003126:	6442      	str	r2, [r0, #68]	; 0x44
	sFilterConfig.FilterIdHigh = 0x0000;
 8003128:	6283      	str	r3, [r0, #40]	; 0x28
	sFilterConfig.FilterIdLow = 0x0000;
 800312a:	62c3      	str	r3, [r0, #44]	; 0x2c
	sFilterConfig.FilterMaskIdHigh = 0x0000;
 800312c:	6303      	str	r3, [r0, #48]	; 0x30
	sFilterConfig.FilterMaskIdLow = 0x0000;
 800312e:	6343      	str	r3, [r0, #52]	; 0x34
	sFilterConfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8003130:	6383      	str	r3, [r0, #56]	; 0x38
	sFilterConfig.FilterActivation = ENABLE;
 8003132:	6482      	str	r2, [r0, #72]	; 0x48
	sFilterConfig.SlaveStartFilterBank = 14;
 8003134:	230e      	movs	r3, #14
 8003136:	64c3      	str	r3, [r0, #76]	; 0x4c
	if (HAL_CAN_ConfigFilter(&hcan, &sFilterConfig) != HAL_OK) {
 8003138:	f100 0128 	add.w	r1, r0, #40	; 0x28
 800313c:	f7fd fe04 	bl	8000d48 <HAL_CAN_ConfigFilter>
 8003140:	b9b0      	cbnz	r0, 8003170 <MX_CAN_Init+0x80>
		/* Filter configuration Error */
		Error_Handler();
	}

	if (HAL_CAN_Start(&hcan) != HAL_OK) {
 8003142:	4810      	ldr	r0, [pc, #64]	; (8003184 <MX_CAN_Init+0x94>)
 8003144:	f7fd fe86 	bl	8000e54 <HAL_CAN_Start>
 8003148:	b9a8      	cbnz	r0, 8003176 <MX_CAN_Init+0x86>
		/* Start Error */
		Error_Handler();
	}
	if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING)
 800314a:	2102      	movs	r1, #2
 800314c:	480d      	ldr	r0, [pc, #52]	; (8003184 <MX_CAN_Init+0x94>)
 800314e:	f7fd ff8b 	bl	8001068 <HAL_CAN_ActivateNotification>
 8003152:	b998      	cbnz	r0, 800317c <MX_CAN_Init+0x8c>
			!= HAL_OK) {
		/* Notification Error */
		Error_Handler();
	}

	TxHeader.ExtId = 0x01;
 8003154:	4b0b      	ldr	r3, [pc, #44]	; (8003184 <MX_CAN_Init+0x94>)
 8003156:	2201      	movs	r2, #1
 8003158:	655a      	str	r2, [r3, #84]	; 0x54
	TxHeader.RTR = CAN_RTR_DATA;
 800315a:	2200      	movs	r2, #0
 800315c:	65da      	str	r2, [r3, #92]	; 0x5c
	TxHeader.IDE = CAN_ID_STD;
 800315e:	659a      	str	r2, [r3, #88]	; 0x58
	TxHeader.DLC = 8;
 8003160:	2108      	movs	r1, #8
 8003162:	6619      	str	r1, [r3, #96]	; 0x60
	TxHeader.TransmitGlobalTime = DISABLE;
 8003164:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64

  /* USER CODE END CAN_Init 2 */

}
 8003168:	bd08      	pop	{r3, pc}
    Error_Handler();
 800316a:	f000 fc5f 	bl	8003a2c <Error_Handler>
 800316e:	e7d5      	b.n	800311c <MX_CAN_Init+0x2c>
		Error_Handler();
 8003170:	f000 fc5c 	bl	8003a2c <Error_Handler>
 8003174:	e7e5      	b.n	8003142 <MX_CAN_Init+0x52>
		Error_Handler();
 8003176:	f000 fc59 	bl	8003a2c <Error_Handler>
 800317a:	e7e6      	b.n	800314a <MX_CAN_Init+0x5a>
		Error_Handler();
 800317c:	f000 fc56 	bl	8003a2c <Error_Handler>
 8003180:	e7e8      	b.n	8003154 <MX_CAN_Init+0x64>
 8003182:	bf00      	nop
 8003184:	20000d7c 	.word	0x20000d7c
 8003188:	40006400 	.word	0x40006400

0800318c <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 800318c:	b510      	push	{r4, lr}
 800318e:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003190:	2300      	movs	r3, #0
 8003192:	9302      	str	r3, [sp, #8]
 8003194:	9303      	str	r3, [sp, #12]
 8003196:	9304      	str	r3, [sp, #16]
 8003198:	9305      	str	r3, [sp, #20]
  if(canHandle->Instance==CAN1)
 800319a:	6802      	ldr	r2, [r0, #0]
 800319c:	4b22      	ldr	r3, [pc, #136]	; (8003228 <HAL_CAN_MspInit+0x9c>)
 800319e:	429a      	cmp	r2, r3
 80031a0:	d001      	beq.n	80031a6 <HAL_CAN_MspInit+0x1a>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 80031a2:	b006      	add	sp, #24
 80031a4:	bd10      	pop	{r4, pc}
    __HAL_RCC_CAN1_CLK_ENABLE();
 80031a6:	f503 33d6 	add.w	r3, r3, #109568	; 0x1ac00
 80031aa:	69da      	ldr	r2, [r3, #28]
 80031ac:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 80031b0:	61da      	str	r2, [r3, #28]
 80031b2:	69da      	ldr	r2, [r3, #28]
 80031b4:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 80031b8:	9200      	str	r2, [sp, #0]
 80031ba:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80031bc:	699a      	ldr	r2, [r3, #24]
 80031be:	f042 0208 	orr.w	r2, r2, #8
 80031c2:	619a      	str	r2, [r3, #24]
 80031c4:	699b      	ldr	r3, [r3, #24]
 80031c6:	f003 0308 	and.w	r3, r3, #8
 80031ca:	9301      	str	r3, [sp, #4]
 80031cc:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80031ce:	f44f 7380 	mov.w	r3, #256	; 0x100
 80031d2:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031d4:	4c15      	ldr	r4, [pc, #84]	; (800322c <HAL_CAN_MspInit+0xa0>)
 80031d6:	a902      	add	r1, sp, #8
 80031d8:	4620      	mov	r0, r4
 80031da:	f7fe fa8b 	bl	80016f4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80031de:	f44f 7300 	mov.w	r3, #512	; 0x200
 80031e2:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031e4:	2302      	movs	r3, #2
 80031e6:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80031e8:	2303      	movs	r3, #3
 80031ea:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031ec:	a902      	add	r1, sp, #8
 80031ee:	4620      	mov	r0, r4
 80031f0:	f7fe fa80 	bl	80016f4 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_CAN1_2();
 80031f4:	4a0e      	ldr	r2, [pc, #56]	; (8003230 <HAL_CAN_MspInit+0xa4>)
 80031f6:	6853      	ldr	r3, [r2, #4]
 80031f8:	f423 43c0 	bic.w	r3, r3, #24576	; 0x6000
 80031fc:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8003200:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003204:	6053      	str	r3, [r2, #4]
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8003206:	2200      	movs	r2, #0
 8003208:	4611      	mov	r1, r2
 800320a:	2014      	movs	r0, #20
 800320c:	f7fe f882 	bl	8001314 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8003210:	2014      	movs	r0, #20
 8003212:	f7fe f8b7 	bl	8001384 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8003216:	2200      	movs	r2, #0
 8003218:	4611      	mov	r1, r2
 800321a:	2015      	movs	r0, #21
 800321c:	f7fe f87a 	bl	8001314 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8003220:	2015      	movs	r0, #21
 8003222:	f7fe f8af 	bl	8001384 <HAL_NVIC_EnableIRQ>
}
 8003226:	e7bc      	b.n	80031a2 <HAL_CAN_MspInit+0x16>
 8003228:	40006400 	.word	0x40006400
 800322c:	40010c00 	.word	0x40010c00
 8003230:	40010000 	.word	0x40010000

08003234 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8003234:	b500      	push	{lr}
 8003236:	b083      	sub	sp, #12

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003238:	4b12      	ldr	r3, [pc, #72]	; (8003284 <MX_DMA_Init+0x50>)
 800323a:	695a      	ldr	r2, [r3, #20]
 800323c:	f042 0201 	orr.w	r2, r2, #1
 8003240:	615a      	str	r2, [r3, #20]
 8003242:	695b      	ldr	r3, [r3, #20]
 8003244:	f003 0301 	and.w	r3, r3, #1
 8003248:	9301      	str	r3, [sp, #4]
 800324a:	9b01      	ldr	r3, [sp, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800324c:	2200      	movs	r2, #0
 800324e:	4611      	mov	r1, r2
 8003250:	200c      	movs	r0, #12
 8003252:	f7fe f85f 	bl	8001314 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8003256:	200c      	movs	r0, #12
 8003258:	f7fe f894 	bl	8001384 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 800325c:	2200      	movs	r2, #0
 800325e:	4611      	mov	r1, r2
 8003260:	200d      	movs	r0, #13
 8003262:	f7fe f857 	bl	8001314 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8003266:	200d      	movs	r0, #13
 8003268:	f7fe f88c 	bl	8001384 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 800326c:	2200      	movs	r2, #0
 800326e:	4611      	mov	r1, r2
 8003270:	2010      	movs	r0, #16
 8003272:	f7fe f84f 	bl	8001314 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8003276:	2010      	movs	r0, #16
 8003278:	f7fe f884 	bl	8001384 <HAL_NVIC_EnableIRQ>

}
 800327c:	b003      	add	sp, #12
 800327e:	f85d fb04 	ldr.w	pc, [sp], #4
 8003282:	bf00      	nop
 8003284:	40021000 	.word	0x40021000

08003288 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003288:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800328c:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800328e:	2400      	movs	r4, #0
 8003290:	9404      	str	r4, [sp, #16]
 8003292:	9405      	str	r4, [sp, #20]
 8003294:	9406      	str	r4, [sp, #24]
 8003296:	9407      	str	r4, [sp, #28]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003298:	4b30      	ldr	r3, [pc, #192]	; (800335c <MX_GPIO_Init+0xd4>)
 800329a:	699a      	ldr	r2, [r3, #24]
 800329c:	f042 0210 	orr.w	r2, r2, #16
 80032a0:	619a      	str	r2, [r3, #24]
 80032a2:	699a      	ldr	r2, [r3, #24]
 80032a4:	f002 0210 	and.w	r2, r2, #16
 80032a8:	9200      	str	r2, [sp, #0]
 80032aa:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80032ac:	699a      	ldr	r2, [r3, #24]
 80032ae:	f042 0220 	orr.w	r2, r2, #32
 80032b2:	619a      	str	r2, [r3, #24]
 80032b4:	699a      	ldr	r2, [r3, #24]
 80032b6:	f002 0220 	and.w	r2, r2, #32
 80032ba:	9201      	str	r2, [sp, #4]
 80032bc:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80032be:	699a      	ldr	r2, [r3, #24]
 80032c0:	f042 0204 	orr.w	r2, r2, #4
 80032c4:	619a      	str	r2, [r3, #24]
 80032c6:	699a      	ldr	r2, [r3, #24]
 80032c8:	f002 0204 	and.w	r2, r2, #4
 80032cc:	9202      	str	r2, [sp, #8]
 80032ce:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80032d0:	699a      	ldr	r2, [r3, #24]
 80032d2:	f042 0208 	orr.w	r2, r2, #8
 80032d6:	619a      	str	r2, [r3, #24]
 80032d8:	699b      	ldr	r3, [r3, #24]
 80032da:	f003 0308 	and.w	r3, r3, #8
 80032de:	9303      	str	r3, [sp, #12]
 80032e0:	9b03      	ldr	r3, [sp, #12]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80032e2:	f8df 907c 	ldr.w	r9, [pc, #124]	; 8003360 <MX_GPIO_Init+0xd8>
 80032e6:	4622      	mov	r2, r4
 80032e8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80032ec:	4648      	mov	r0, r9
 80032ee:	f7fe fb1a 	bl	8001926 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_1_Pin|LED_2_Pin|LED_3_Pin, GPIO_PIN_RESET);
 80032f2:	f8df 8070 	ldr.w	r8, [pc, #112]	; 8003364 <MX_GPIO_Init+0xdc>
 80032f6:	4622      	mov	r2, r4
 80032f8:	2113      	movs	r1, #19
 80032fa:	4640      	mov	r0, r8
 80032fc:	f7fe fb13 	bl	8001926 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SSEL_XBee_GPIO_Port, SSEL_XBee_Pin, GPIO_PIN_RESET);
 8003300:	4e19      	ldr	r6, [pc, #100]	; (8003368 <MX_GPIO_Init+0xe0>)
 8003302:	4622      	mov	r2, r4
 8003304:	2101      	movs	r1, #1
 8003306:	4630      	mov	r0, r6
 8003308:	f7fe fb0d 	bl	8001926 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 800330c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003310:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003312:	2501      	movs	r5, #1
 8003314:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003316:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003318:	2702      	movs	r7, #2
 800331a:	9707      	str	r7, [sp, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800331c:	a904      	add	r1, sp, #16
 800331e:	4648      	mov	r0, r9
 8003320:	f7fe f9e8 	bl	80016f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = LED_1_Pin|LED_2_Pin|LED_3_Pin;
 8003324:	2313      	movs	r3, #19
 8003326:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003328:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800332a:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800332c:	9707      	str	r7, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800332e:	a904      	add	r1, sp, #16
 8003330:	4640      	mov	r0, r8
 8003332:	f7fe f9df 	bl	80016f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SSEL_XBee_Pin;
 8003336:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003338:	9505      	str	r5, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800333a:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800333c:	9707      	str	r7, [sp, #28]
  HAL_GPIO_Init(SSEL_XBee_GPIO_Port, &GPIO_InitStruct);
 800333e:	a904      	add	r1, sp, #16
 8003340:	4630      	mov	r0, r6
 8003342:	f7fe f9d7 	bl	80016f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003346:	2340      	movs	r3, #64	; 0x40
 8003348:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800334a:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800334c:	9506      	str	r5, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800334e:	a904      	add	r1, sp, #16
 8003350:	4630      	mov	r0, r6
 8003352:	f7fe f9cf 	bl	80016f4 <HAL_GPIO_Init>

}
 8003356:	b009      	add	sp, #36	; 0x24
 8003358:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800335c:	40021000 	.word	0x40021000
 8003360:	40011000 	.word	0x40011000
 8003364:	40010800 	.word	0x40010800
 8003368:	40010c00 	.word	0x40010c00

0800336c <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 800336c:	b508      	push	{r3, lr}
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 800336e:	4807      	ldr	r0, [pc, #28]	; (800338c <MX_IWDG_Init+0x20>)
 8003370:	4b07      	ldr	r3, [pc, #28]	; (8003390 <MX_IWDG_Init+0x24>)
 8003372:	6003      	str	r3, [r0, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_32;
 8003374:	2303      	movs	r3, #3
 8003376:	6043      	str	r3, [r0, #4]
  hiwdg.Init.Reload = 150;
 8003378:	2396      	movs	r3, #150	; 0x96
 800337a:	6083      	str	r3, [r0, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 800337c:	f7fe fae2 	bl	8001944 <HAL_IWDG_Init>
 8003380:	b900      	cbnz	r0, 8003384 <MX_IWDG_Init+0x18>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8003382:	bd08      	pop	{r3, pc}
    Error_Handler();
 8003384:	f000 fb52 	bl	8003a2c <Error_Handler>
}
 8003388:	e7fb      	b.n	8003382 <MX_IWDG_Init+0x16>
 800338a:	bf00      	nop
 800338c:	20000e14 	.word	0x20000e14
 8003390:	40003000 	.word	0x40003000
 8003394:	00000000 	.word	0x00000000

08003398 <RPM_To_KMH_speed>:
 Page 4: Alert area
 */

/* Dash Functions: */

uint8_t RPM_To_KMH_speed() {
 8003398:	b508      	push	{r3, lr}
	float speed = (can_vector[ID_control_speed_l_motor].word_0
 800339a:	4b17      	ldr	r3, [pc, #92]	; (80033f8 <RPM_To_KMH_speed+0x60>)
 800339c:	f8b3 02a8 	ldrh.w	r0, [r3, #680]	; 0x2a8
			+ can_vector[ID_control_speed_r_motor].word_0) / 8.89;
 80033a0:	f8b3 32f8 	ldrh.w	r3, [r3, #760]	; 0x2f8
 80033a4:	4418      	add	r0, r3
 80033a6:	f7fd f8e1 	bl	800056c <__aeabi_i2d>
 80033aa:	a30d      	add	r3, pc, #52	; (adr r3, 80033e0 <RPM_To_KMH_speed+0x48>)
 80033ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033b0:	f7fd fa70 	bl	8000894 <__aeabi_ddiv>
	float speed = (can_vector[ID_control_speed_l_motor].word_0
 80033b4:	f7fd fb76 	bl	8000aa4 <__aeabi_d2f>
	speed = speed / 2;
 80033b8:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80033bc:	f7fc fed0 	bl	8000160 <__aeabi_fmul>
	return 0.1885 * speed * 0.52;
 80033c0:	f7fd f8e6 	bl	8000590 <__aeabi_f2d>
 80033c4:	a308      	add	r3, pc, #32	; (adr r3, 80033e8 <RPM_To_KMH_speed+0x50>)
 80033c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033ca:	f7fd f939 	bl	8000640 <__aeabi_dmul>
 80033ce:	a308      	add	r3, pc, #32	; (adr r3, 80033f0 <RPM_To_KMH_speed+0x58>)
 80033d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033d4:	f7fd f934 	bl	8000640 <__aeabi_dmul>
 80033d8:	f7fd fb44 	bl	8000a64 <__aeabi_d2uiz>
}
 80033dc:	b2c0      	uxtb	r0, r0
 80033de:	bd08      	pop	{r3, pc}
 80033e0:	147ae148 	.word	0x147ae148
 80033e4:	4021c7ae 	.word	0x4021c7ae
 80033e8:	9ba5e354 	.word	0x9ba5e354
 80033ec:	3fc820c4 	.word	0x3fc820c4
 80033f0:	0a3d70a4 	.word	0x0a3d70a4
 80033f4:	3fe0a3d7 	.word	0x3fe0a3d7
 80033f8:	200001b4 	.word	0x200001b4

080033fc <USART3_Message_Received>:

void USART3_Message_Received(void) {
 80033fc:	b538      	push	{r3, r4, r5, lr}

	/*Verify if the message is to change the nextion page */
	memcpy(NEXTION_UART_BUFFER, DMA_RX_Buffer_3, DMA_RX_BUFFER_SIZE_NEXTION);
 80033fe:	4d16      	ldr	r5, [pc, #88]	; (8003458 <USART3_Message_Received+0x5c>)
 8003400:	4c16      	ldr	r4, [pc, #88]	; (800345c <USART3_Message_Received+0x60>)
 8003402:	46ac      	mov	ip, r5
 8003404:	6820      	ldr	r0, [r4, #0]
 8003406:	6861      	ldr	r1, [r4, #4]
 8003408:	68a2      	ldr	r2, [r4, #8]
 800340a:	68e3      	ldr	r3, [r4, #12]
 800340c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8003410:	6920      	ldr	r0, [r4, #16]
 8003412:	6961      	ldr	r1, [r4, #20]
 8003414:	69a2      	ldr	r2, [r4, #24]
 8003416:	69e3      	ldr	r3, [r4, #28]
 8003418:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}

	if (NEXTION_UART_BUFFER[0] == DISPLAY_CURRENT_PAGE_COMMAND) {
 800341c:	782b      	ldrb	r3, [r5, #0]
 800341e:	2b66      	cmp	r3, #102	; 0x66
 8003420:	d00f      	beq.n	8003442 <USART3_Message_Received+0x46>
		pageMessageReceived = 1;
		actual_page = (NextionPage_e) NEXTION_UART_BUFFER[1];
	}
	if (PAGE != actual_page && NEXTION_STATE != 0)
 8003422:	4b0d      	ldr	r3, [pc, #52]	; (8003458 <USART3_Message_Received+0x5c>)
 8003424:	f893 0022 	ldrb.w	r0, [r3, #34]	; 0x22
 8003428:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800342c:	4298      	cmp	r0, r3
 800342e:	d003      	beq.n	8003438 <USART3_Message_Received+0x3c>
 8003430:	4b09      	ldr	r3, [pc, #36]	; (8003458 <USART3_Message_Received+0x5c>)
 8003432:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8003436:	b95b      	cbnz	r3, 8003450 <USART3_Message_Received+0x54>
		NexPageShow(PAGE);
	timer_actual_nextion = HAL_GetTick();
 8003438:	f7fd fbc6 	bl	8000bc8 <HAL_GetTick>
 800343c:	4b06      	ldr	r3, [pc, #24]	; (8003458 <USART3_Message_Received+0x5c>)
 800343e:	6258      	str	r0, [r3, #36]	; 0x24
}
 8003440:	bd38      	pop	{r3, r4, r5, pc}
		pageMessageReceived = 1;
 8003442:	2201      	movs	r2, #1
 8003444:	f885 2020 	strb.w	r2, [r5, #32]
		actual_page = (NextionPage_e) NEXTION_UART_BUFFER[1];
 8003448:	786a      	ldrb	r2, [r5, #1]
 800344a:	f885 2021 	strb.w	r2, [r5, #33]	; 0x21
 800344e:	e7e8      	b.n	8003422 <USART3_Message_Received+0x26>
		NexPageShow(PAGE);
 8003450:	f000 fb18 	bl	8003a84 <NexPageShow>
 8003454:	e7f0      	b.n	8003438 <USART3_Message_Received+0x3c>
 8003456:	bf00      	nop
 8003458:	20000e20 	.word	0x20000e20
 800345c:	20000120 	.word	0x20000120

08003460 <NEXTION_BusOff_Verify>:

void NEXTION_BusOff_Verify() {
 8003460:	b508      	push	{r3, lr}
	if (CAN_STATE == 1 && previus_MODO_FLAG == 0) {
 8003462:	4b16      	ldr	r3, [pc, #88]	; (80034bc <NEXTION_BusOff_Verify+0x5c>)
 8003464:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003468:	2b01      	cmp	r3, #1
 800346a:	d010      	beq.n	800348e <NEXTION_BusOff_Verify+0x2e>
		previus_MODO_FLAG = MODO_FLAG;}

	if (HAL_GetTick() - timer_actual_nextion > 400) {
 800346c:	f7fd fbac 	bl	8000bc8 <HAL_GetTick>
 8003470:	4b12      	ldr	r3, [pc, #72]	; (80034bc <NEXTION_BusOff_Verify+0x5c>)
 8003472:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003474:	1ac0      	subs	r0, r0, r3
 8003476:	f5b0 7fc8 	cmp.w	r0, #400	; 0x190
 800347a:	d814      	bhi.n	80034a6 <NEXTION_BusOff_Verify+0x46>
		HAL_UARTEx_ReceiveToIdle_DMA(&huart3, DMA_RX_Buffer_3, DMA_RX_BUFFER_SIZE);}

	if (HAL_GetTick() - timer_actual_nextion > 2000) {
 800347c:	f7fd fba4 	bl	8000bc8 <HAL_GetTick>
 8003480:	4b0e      	ldr	r3, [pc, #56]	; (80034bc <NEXTION_BusOff_Verify+0x5c>)
 8003482:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003484:	1ac0      	subs	r0, r0, r3
 8003486:	f5b0 6ffa 	cmp.w	r0, #2000	; 0x7d0
 800348a:	d812      	bhi.n	80034b2 <NEXTION_BusOff_Verify+0x52>
		HAL_CAN_Stop(&hcan);}
}
 800348c:	bd08      	pop	{r3, pc}
	if (CAN_STATE == 1 && previus_MODO_FLAG == 0) {
 800348e:	4b0b      	ldr	r3, [pc, #44]	; (80034bc <NEXTION_BusOff_Verify+0x5c>)
 8003490:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003494:	2b00      	cmp	r3, #0
 8003496:	d1e9      	bne.n	800346c <NEXTION_BusOff_Verify+0xc>
		previus_MODO_FLAG = MODO_FLAG;}
 8003498:	4b09      	ldr	r3, [pc, #36]	; (80034c0 <NEXTION_BusOff_Verify+0x60>)
 800349a:	f8b3 2268 	ldrh.w	r2, [r3, #616]	; 0x268
 800349e:	4b07      	ldr	r3, [pc, #28]	; (80034bc <NEXTION_BusOff_Verify+0x5c>)
 80034a0:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
 80034a4:	e7e2      	b.n	800346c <NEXTION_BusOff_Verify+0xc>
		HAL_UARTEx_ReceiveToIdle_DMA(&huart3, DMA_RX_Buffer_3, DMA_RX_BUFFER_SIZE);}
 80034a6:	2280      	movs	r2, #128	; 0x80
 80034a8:	4906      	ldr	r1, [pc, #24]	; (80034c4 <NEXTION_BusOff_Verify+0x64>)
 80034aa:	4807      	ldr	r0, [pc, #28]	; (80034c8 <NEXTION_BusOff_Verify+0x68>)
 80034ac:	f7ff fae2 	bl	8002a74 <HAL_UARTEx_ReceiveToIdle_DMA>
 80034b0:	e7e4      	b.n	800347c <NEXTION_BusOff_Verify+0x1c>
		HAL_CAN_Stop(&hcan);}
 80034b2:	4806      	ldr	r0, [pc, #24]	; (80034cc <NEXTION_BusOff_Verify+0x6c>)
 80034b4:	f7fd fcfc 	bl	8000eb0 <HAL_CAN_Stop>
}
 80034b8:	e7e8      	b.n	800348c <NEXTION_BusOff_Verify+0x2c>
 80034ba:	bf00      	nop
 80034bc:	20000e20 	.word	0x20000e20
 80034c0:	200001b4 	.word	0x200001b4
 80034c4:	20000120 	.word	0x20000120
 80034c8:	20000fb8 	.word	0x20000fb8
 80034cc:	20000d7c 	.word	0x20000d7c

080034d0 <NEXTION_Init>:

void NEXTION_Init() {
 80034d0:	b510      	push	{r4, lr}
	pageMessageReceived = 0;
 80034d2:	4c22      	ldr	r4, [pc, #136]	; (800355c <NEXTION_Init+0x8c>)
 80034d4:	2300      	movs	r3, #0
 80034d6:	f884 3020 	strb.w	r3, [r4, #32]
	sendCommand("sendme");
 80034da:	4821      	ldr	r0, [pc, #132]	; (8003560 <NEXTION_Init+0x90>)
 80034dc:	f000 faa8 	bl	8003a30 <sendCommand>

	if (CAN_STATE == 0) {
 80034e0:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 80034e4:	b1d3      	cbz	r3, 800351c <NEXTION_Init+0x4c>
		NexVariableSetValue(1, !CAN_STATE);
	}

	timer_restart(&pageTimeout);
 80034e6:	481f      	ldr	r0, [pc, #124]	; (8003564 <NEXTION_Init+0x94>)
 80034e8:	f7ff fdfc 	bl	80030e4 <timer_restart>

	/*Recept the page value and reset state of can*/
	while (!pageMessageReceived) {
 80034ec:	4b1b      	ldr	r3, [pc, #108]	; (800355c <NEXTION_Init+0x8c>)
 80034ee:	f893 3020 	ldrb.w	r3, [r3, #32]
 80034f2:	b9c3      	cbnz	r3, 8003526 <NEXTION_Init+0x56>
		NEXTION_BusOff_Verify();
 80034f4:	f7ff ffb4 	bl	8003460 <NEXTION_BusOff_Verify>
		if (timer_wait_ms(pageTimeout, 50)) {
 80034f8:	2132      	movs	r1, #50	; 0x32
 80034fa:	4b18      	ldr	r3, [pc, #96]	; (800355c <NEXTION_Init+0x8c>)
 80034fc:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80034fe:	f7ff fde5 	bl	80030cc <timer_wait_ms>
 8003502:	2800      	cmp	r0, #0
 8003504:	d0f2      	beq.n	80034ec <NEXTION_Init+0x1c>
			sendCommand("sendme");
 8003506:	4816      	ldr	r0, [pc, #88]	; (8003560 <NEXTION_Init+0x90>)
 8003508:	f000 fa92 	bl	8003a30 <sendCommand>
			pageMessageReceived = 0;
 800350c:	4813      	ldr	r0, [pc, #76]	; (800355c <NEXTION_Init+0x8c>)
 800350e:	2300      	movs	r3, #0
 8003510:	f880 3020 	strb.w	r3, [r0, #32]
			timer_restart(&pageTimeout);
 8003514:	302c      	adds	r0, #44	; 0x2c
 8003516:	f7ff fde5 	bl	80030e4 <timer_restart>
 800351a:	e7e7      	b.n	80034ec <NEXTION_Init+0x1c>
		NexVariableSetValue(1, !CAN_STATE);
 800351c:	2101      	movs	r1, #1
 800351e:	4608      	mov	r0, r1
 8003520:	f000 fb56 	bl	8003bd0 <NexVariableSetValue>
 8003524:	e7df      	b.n	80034e6 <NEXTION_Init+0x16>
		}
	}
	if (actual_page != PAGE1 && CAN_STATE == 0)
 8003526:	4b0d      	ldr	r3, [pc, #52]	; (800355c <NEXTION_Init+0x8c>)
 8003528:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800352c:	2b01      	cmp	r3, #1
 800352e:	d003      	beq.n	8003538 <NEXTION_Init+0x68>
 8003530:	4b0a      	ldr	r3, [pc, #40]	; (800355c <NEXTION_Init+0x8c>)
 8003532:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003536:	b163      	cbz	r3, 8003552 <NEXTION_Init+0x82>
		NexPageShow(1);
	PAGE = actual_page;
 8003538:	4b08      	ldr	r3, [pc, #32]	; (800355c <NEXTION_Init+0x8c>)
 800353a:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 800353e:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	previus_page = PAGE;
 8003542:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	NEXTION_STATE++;
 8003546:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 800354a:	3201      	adds	r2, #1
 800354c:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
}
 8003550:	bd10      	pop	{r4, pc}
		NexPageShow(1);
 8003552:	2001      	movs	r0, #1
 8003554:	f000 fa96 	bl	8003a84 <NexPageShow>
 8003558:	e7ee      	b.n	8003538 <NEXTION_Init+0x68>
 800355a:	bf00      	nop
 800355c:	20000e20 	.word	0x20000e20
 8003560:	080050e8 	.word	0x080050e8
 8003564:	20000e4c 	.word	0x20000e4c

08003568 <AIR_IT>:
		previus_page = PAGE;
	return 0;
}

void AIR_IT() {
	switch (AIR_FLAG) {
 8003568:	4b0e      	ldr	r3, [pc, #56]	; (80035a4 <AIR_IT+0x3c>)
 800356a:	f8b3 371c 	ldrh.w	r3, [r3, #1820]	; 0x71c
 800356e:	b143      	cbz	r3, 8003582 <AIR_IT+0x1a>
 8003570:	2b01      	cmp	r3, #1
 8003572:	d00d      	beq.n	8003590 <AIR_IT+0x28>
		break;
		case 1:
		strcpy(AIR, "ABERTO");
		break;
		default:
		strcpy(AIR, "FALHA");
 8003574:	4b0c      	ldr	r3, [pc, #48]	; (80035a8 <AIR_IT+0x40>)
 8003576:	4a0d      	ldr	r2, [pc, #52]	; (80035ac <AIR_IT+0x44>)
 8003578:	e892 0003 	ldmia.w	r2, {r0, r1}
 800357c:	6358      	str	r0, [r3, #52]	; 0x34
 800357e:	8719      	strh	r1, [r3, #56]	; 0x38
		break;
	}
}
 8003580:	4770      	bx	lr
		strcpy(AIR, "FECHADO");
 8003582:	4b0b      	ldr	r3, [pc, #44]	; (80035b0 <AIR_IT+0x48>)
 8003584:	4a0b      	ldr	r2, [pc, #44]	; (80035b4 <AIR_IT+0x4c>)
 8003586:	e892 0003 	ldmia.w	r2, {r0, r1}
 800358a:	e883 0003 	stmia.w	r3, {r0, r1}
		break;
 800358e:	4770      	bx	lr
		strcpy(AIR, "ABERTO");
 8003590:	4b05      	ldr	r3, [pc, #20]	; (80035a8 <AIR_IT+0x40>)
 8003592:	4a09      	ldr	r2, [pc, #36]	; (80035b8 <AIR_IT+0x50>)
 8003594:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003598:	6358      	str	r0, [r3, #52]	; 0x34
 800359a:	8719      	strh	r1, [r3, #56]	; 0x38
 800359c:	0c09      	lsrs	r1, r1, #16
 800359e:	f883 103a 	strb.w	r1, [r3, #58]	; 0x3a
		break;
 80035a2:	4770      	bx	lr
 80035a4:	200001b4 	.word	0x200001b4
 80035a8:	20000e20 	.word	0x20000e20
 80035ac:	08005100 	.word	0x08005100
 80035b0:	20000e54 	.word	0x20000e54
 80035b4:	080050f0 	.word	0x080050f0
 80035b8:	080050f8 	.word	0x080050f8

080035bc <PAGE_IT>:

/*Get and modify actual page*/
void PAGE_IT() {
 80035bc:	b508      	push	{r3, lr}
	pageMessageReceived = 0;
 80035be:	4b0f      	ldr	r3, [pc, #60]	; (80035fc <PAGE_IT+0x40>)
 80035c0:	2200      	movs	r2, #0
 80035c2:	f883 2020 	strb.w	r2, [r3, #32]
	//initializes a timer to count response time

	if (previus_page > PAGE2)
 80035c6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80035ca:	2b02      	cmp	r3, #2
 80035cc:	d903      	bls.n	80035d6 <PAGE_IT+0x1a>
		PAGE = PAGE1;
 80035ce:	4b0b      	ldr	r3, [pc, #44]	; (80035fc <PAGE_IT+0x40>)
 80035d0:	2201      	movs	r2, #1
 80035d2:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	if (actual_page != PAGE) { //if the page does not match, it will send a command to switch the page
 80035d6:	4b09      	ldr	r3, [pc, #36]	; (80035fc <PAGE_IT+0x40>)
 80035d8:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 80035dc:	f893 0022 	ldrb.w	r0, [r3, #34]	; 0x22
 80035e0:	4282      	cmp	r2, r0
 80035e2:	d103      	bne.n	80035ec <PAGE_IT+0x30>
		NexPageShow(PAGE);
		actual_page = PAGE;
	}

	sendCommand("sendme"); // send command to get the page
 80035e4:	4806      	ldr	r0, [pc, #24]	; (8003600 <PAGE_IT+0x44>)
 80035e6:	f000 fa23 	bl	8003a30 <sendCommand>
	//		if (timer_wait_ms(pageTimeout, 50)) { //if the page does not match, it will send a command to switch the page
	//			pageMessageReceived = 0;
	//			return;
	//		}
	//	}
}
 80035ea:	bd08      	pop	{r3, pc}
		NexPageShow(PAGE);
 80035ec:	f000 fa4a 	bl	8003a84 <NexPageShow>
		actual_page = PAGE;
 80035f0:	4b02      	ldr	r3, [pc, #8]	; (80035fc <PAGE_IT+0x40>)
 80035f2:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 80035f6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
 80035fa:	e7f3      	b.n	80035e4 <PAGE_IT+0x28>
 80035fc:	20000e20 	.word	0x20000e20
 8003600:	080050e8 	.word	0x080050e8

08003604 <MODO_IT>:
uint8_t MODO_IT() {
 8003604:	b510      	push	{r4, lr}
	switch (MODO_FLAG) {
 8003606:	4b39      	ldr	r3, [pc, #228]	; (80036ec <MODO_IT+0xe8>)
 8003608:	f8b3 3268 	ldrh.w	r3, [r3, #616]	; 0x268
 800360c:	1e5a      	subs	r2, r3, #1
 800360e:	2a03      	cmp	r2, #3
 8003610:	d82f      	bhi.n	8003672 <MODO_IT+0x6e>
 8003612:	e8df f002 	tbb	[pc, r2]
 8003616:	1902      	.short	0x1902
 8003618:	2822      	.short	0x2822
		strcpy(MODO, "Enduro");
 800361a:	4a35      	ldr	r2, [pc, #212]	; (80036f0 <MODO_IT+0xec>)
 800361c:	4935      	ldr	r1, [pc, #212]	; (80036f4 <MODO_IT+0xf0>)
 800361e:	c903      	ldmia	r1, {r0, r1}
 8003620:	6410      	str	r0, [r2, #64]	; 0x40
 8003622:	f8a2 1044 	strh.w	r1, [r2, #68]	; 0x44
 8003626:	0c09      	lsrs	r1, r1, #16
 8003628:	f882 1046 	strb.w	r1, [r2, #70]	; 0x46
	if (previus_MODO_FLAG != MODO_FLAG && previus_MODO_FLAG != 0)
 800362c:	4a30      	ldr	r2, [pc, #192]	; (80036f0 <MODO_IT+0xec>)
 800362e:	f892 2029 	ldrb.w	r2, [r2, #41]	; 0x29
 8003632:	b291      	uxth	r1, r2
 8003634:	428b      	cmp	r3, r1
 8003636:	d000      	beq.n	800363a <MODO_IT+0x36>
 8003638:	bb0a      	cbnz	r2, 800367e <MODO_IT+0x7a>
		previus_page = PAGE;
 800363a:	4b2d      	ldr	r3, [pc, #180]	; (80036f0 <MODO_IT+0xec>)
 800363c:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8003640:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	return 0;
 8003644:	2000      	movs	r0, #0
}
 8003646:	bd10      	pop	{r4, pc}
		strcpy(MODO, "Aceleracao");
 8003648:	4a2b      	ldr	r2, [pc, #172]	; (80036f8 <MODO_IT+0xf4>)
 800364a:	4c2c      	ldr	r4, [pc, #176]	; (80036fc <MODO_IT+0xf8>)
 800364c:	ca07      	ldmia	r2, {r0, r1, r2}
 800364e:	c403      	stmia	r4!, {r0, r1}
 8003650:	f824 2b02 	strh.w	r2, [r4], #2
 8003654:	0c12      	lsrs	r2, r2, #16
 8003656:	7022      	strb	r2, [r4, #0]
		break;
 8003658:	e7e8      	b.n	800362c <MODO_IT+0x28>
		strcpy(MODO, "Skidpad");
 800365a:	4a28      	ldr	r2, [pc, #160]	; (80036fc <MODO_IT+0xf8>)
 800365c:	4928      	ldr	r1, [pc, #160]	; (8003700 <MODO_IT+0xfc>)
 800365e:	c903      	ldmia	r1, {r0, r1}
 8003660:	e882 0003 	stmia.w	r2, {r0, r1}
		break;
 8003664:	e7e2      	b.n	800362c <MODO_IT+0x28>
		strcpy(MODO, "Autocross");
 8003666:	4a27      	ldr	r2, [pc, #156]	; (8003704 <MODO_IT+0x100>)
 8003668:	4c24      	ldr	r4, [pc, #144]	; (80036fc <MODO_IT+0xf8>)
 800366a:	ca07      	ldmia	r2, {r0, r1, r2}
 800366c:	c403      	stmia	r4!, {r0, r1}
 800366e:	8022      	strh	r2, [r4, #0]
		break;
 8003670:	e7dc      	b.n	800362c <MODO_IT+0x28>
		strcpy(MODO, "FAILURE");
 8003672:	4a22      	ldr	r2, [pc, #136]	; (80036fc <MODO_IT+0xf8>)
 8003674:	4924      	ldr	r1, [pc, #144]	; (8003708 <MODO_IT+0x104>)
 8003676:	c903      	ldmia	r1, {r0, r1}
 8003678:	e882 0003 	stmia.w	r2, {r0, r1}
		break;
 800367c:	e7d6      	b.n	800362c <MODO_IT+0x28>
		if (previus_page_saved == 0) {
 800367e:	4b1c      	ldr	r3, [pc, #112]	; (80036f0 <MODO_IT+0xec>)
 8003680:	f893 304b 	ldrb.w	r3, [r3, #75]	; 0x4b
 8003684:	b1a3      	cbz	r3, 80036b0 <MODO_IT+0xac>
		PAGE = PAGE4;
 8003686:	4c1a      	ldr	r4, [pc, #104]	; (80036f0 <MODO_IT+0xec>)
 8003688:	2304      	movs	r3, #4
 800368a:	f884 3022 	strb.w	r3, [r4, #34]	; 0x22
		PAGE_IT();
 800368e:	f7ff ff95 	bl	80035bc <PAGE_IT>
		NexPictureSetPic(0, 106 + MODO_FLAG);
 8003692:	4b16      	ldr	r3, [pc, #88]	; (80036ec <MODO_IT+0xe8>)
 8003694:	f8b3 1268 	ldrh.w	r1, [r3, #616]	; 0x268
 8003698:	316a      	adds	r1, #106	; 0x6a
 800369a:	2000      	movs	r0, #0
 800369c:	f000 fa80 	bl	8003ba0 <NexPictureSetPic>
		if(timer_wait_ms(modoTimeout, 2000))
 80036a0:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 80036a4:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 80036a6:	f7ff fd11 	bl	80030cc <timer_wait_ms>
 80036aa:	b980      	cbnz	r0, 80036ce <MODO_IT+0xca>
		return 1;
 80036ac:	2001      	movs	r0, #1
 80036ae:	e7ca      	b.n	8003646 <MODO_IT+0x42>
			timer_restart(&modoTimeout);
 80036b0:	4c0f      	ldr	r4, [pc, #60]	; (80036f0 <MODO_IT+0xec>)
 80036b2:	f104 004c 	add.w	r0, r4, #76	; 0x4c
 80036b6:	f7ff fd15 	bl	80030e4 <timer_restart>
			previus_page = PAGE;
 80036ba:	f894 3022 	ldrb.w	r3, [r4, #34]	; 0x22
 80036be:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
			previus_page_saved++;
 80036c2:	f894 304b 	ldrb.w	r3, [r4, #75]	; 0x4b
 80036c6:	3301      	adds	r3, #1
 80036c8:	f884 304b 	strb.w	r3, [r4, #75]	; 0x4b
 80036cc:	e7db      	b.n	8003686 <MODO_IT+0x82>
			previus_MODO_FLAG = MODO_FLAG;
 80036ce:	4b07      	ldr	r3, [pc, #28]	; (80036ec <MODO_IT+0xe8>)
 80036d0:	f8b3 2268 	ldrh.w	r2, [r3, #616]	; 0x268
 80036d4:	f884 2029 	strb.w	r2, [r4, #41]	; 0x29
			PAGE = previus_page;
 80036d8:	f894 2030 	ldrb.w	r2, [r4, #48]	; 0x30
 80036dc:	f884 2022 	strb.w	r2, [r4, #34]	; 0x22
			previus_page_saved = 0;
 80036e0:	2200      	movs	r2, #0
 80036e2:	f884 204b 	strb.w	r2, [r4, #75]	; 0x4b
			PAGE_IT();
 80036e6:	f7ff ff69 	bl	80035bc <PAGE_IT>
 80036ea:	e7df      	b.n	80036ac <MODO_IT+0xa8>
 80036ec:	200001b4 	.word	0x200001b4
 80036f0:	20000e20 	.word	0x20000e20
 80036f4:	08005108 	.word	0x08005108
 80036f8:	0800512c 	.word	0x0800512c
 80036fc:	20000e60 	.word	0x20000e60
 8003700:	08005110 	.word	0x08005110
 8003704:	08005118 	.word	0x08005118
 8003708:	08005124 	.word	0x08005124

0800370c <BOTAO_IT>:
//		PAGE = PAGE1;
//	else
//		PAGE++;
//	return;
//}
void BOTAO_IT() {
 800370c:	b510      	push	{r4, lr}

	if (BOTAO_STATE == 0 && last_state == 0) {
 800370e:	2140      	movs	r1, #64	; 0x40
 8003710:	481f      	ldr	r0, [pc, #124]	; (8003790 <BOTAO_IT+0x84>)
 8003712:	f7fe f901 	bl	8001918 <HAL_GPIO_ReadPin>
 8003716:	b918      	cbnz	r0, 8003720 <BOTAO_IT+0x14>
 8003718:	4b1e      	ldr	r3, [pc, #120]	; (8003794 <BOTAO_IT+0x88>)
 800371a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800371e:	b14b      	cbz	r3, 8003734 <BOTAO_IT+0x28>
			if (PAGE == PAGE2)
				PAGE = PAGE1;
			else
				PAGE++;
		}
	} else if (BOTAO_STATE != 0 && last_state != 0) {
 8003720:	2140      	movs	r1, #64	; 0x40
 8003722:	481b      	ldr	r0, [pc, #108]	; (8003790 <BOTAO_IT+0x84>)
 8003724:	f7fe f8f8 	bl	8001918 <HAL_GPIO_ReadPin>
 8003728:	b118      	cbz	r0, 8003732 <BOTAO_IT+0x26>
 800372a:	4b1a      	ldr	r3, [pc, #104]	; (8003794 <BOTAO_IT+0x88>)
 800372c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003730:	bb23      	cbnz	r3, 800377c <BOTAO_IT+0x70>
		timer_restart(&botaoTimeout);
		last_state = 0;
	}
}
 8003732:	bd10      	pop	{r4, pc}
		if (timer_wait_ms(botaoTimeout, 50)) {
 8003734:	2132      	movs	r1, #50	; 0x32
 8003736:	4b17      	ldr	r3, [pc, #92]	; (8003794 <BOTAO_IT+0x88>)
 8003738:	6d58      	ldr	r0, [r3, #84]	; 0x54
 800373a:	f7ff fcc7 	bl	80030cc <timer_wait_ms>
 800373e:	2800      	cmp	r0, #0
 8003740:	d0f7      	beq.n	8003732 <BOTAO_IT+0x26>
			last_state++;
 8003742:	4a14      	ldr	r2, [pc, #80]	; (8003794 <BOTAO_IT+0x88>)
 8003744:	f892 3050 	ldrb.w	r3, [r2, #80]	; 0x50
 8003748:	3301      	adds	r3, #1
 800374a:	f882 3050 	strb.w	r3, [r2, #80]	; 0x50
			if (FLAG_MSG != 0) {
 800374e:	4b12      	ldr	r3, [pc, #72]	; (8003798 <BOTAO_IT+0x8c>)
 8003750:	f993 3000 	ldrsb.w	r3, [r3]
 8003754:	b94b      	cbnz	r3, 800376a <BOTAO_IT+0x5e>
			if (PAGE == PAGE2)
 8003756:	4b0f      	ldr	r3, [pc, #60]	; (8003794 <BOTAO_IT+0x88>)
 8003758:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 800375c:	2b02      	cmp	r3, #2
 800375e:	d008      	beq.n	8003772 <BOTAO_IT+0x66>
				PAGE++;
 8003760:	3301      	adds	r3, #1
 8003762:	4a0c      	ldr	r2, [pc, #48]	; (8003794 <BOTAO_IT+0x88>)
 8003764:	f882 3022 	strb.w	r3, [r2, #34]	; 0x22
 8003768:	e7e3      	b.n	8003732 <BOTAO_IT+0x26>
				FLAG_MSG = 0;
 800376a:	4b0b      	ldr	r3, [pc, #44]	; (8003798 <BOTAO_IT+0x8c>)
 800376c:	2200      	movs	r2, #0
 800376e:	701a      	strb	r2, [r3, #0]
				return;
 8003770:	e7df      	b.n	8003732 <BOTAO_IT+0x26>
				PAGE = PAGE1;
 8003772:	4b08      	ldr	r3, [pc, #32]	; (8003794 <BOTAO_IT+0x88>)
 8003774:	2201      	movs	r2, #1
 8003776:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
 800377a:	e7da      	b.n	8003732 <BOTAO_IT+0x26>
		timer_restart(&botaoTimeout);
 800377c:	4c05      	ldr	r4, [pc, #20]	; (8003794 <BOTAO_IT+0x88>)
 800377e:	f104 0054 	add.w	r0, r4, #84	; 0x54
 8003782:	f7ff fcaf 	bl	80030e4 <timer_restart>
		last_state = 0;
 8003786:	2300      	movs	r3, #0
 8003788:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
 800378c:	e7d1      	b.n	8003732 <BOTAO_IT+0x26>
 800378e:	bf00      	nop
 8003790:	40010c00 	.word	0x40010c00
 8003794:	20000e20 	.word	0x20000e20
 8003798:	20000f22 	.word	0x20000f22

0800379c <NEXTION>:
void NEXTION(void) {
 800379c:	b510      	push	{r4, lr}
	if (timer_wait_ms(updateTimer, 0)) {
 800379e:	2100      	movs	r1, #0
 80037a0:	4b74      	ldr	r3, [pc, #464]	; (8003974 <NEXTION+0x1d8>)
 80037a2:	6d98      	ldr	r0, [r3, #88]	; 0x58
 80037a4:	f7ff fc92 	bl	80030cc <timer_wait_ms>
 80037a8:	b1c8      	cbz	r0, 80037de <NEXTION+0x42>
		if (can_vector[ID_control_torque_motor].word_1 == 0) {
 80037aa:	4b73      	ldr	r3, [pc, #460]	; (8003978 <NEXTION+0x1dc>)
 80037ac:	f8b3 3272 	ldrh.w	r3, [r3, #626]	; 0x272
 80037b0:	b1b3      	cbz	r3, 80037e0 <NEXTION+0x44>
			PAGE = PAGE1;
 80037b2:	4b70      	ldr	r3, [pc, #448]	; (8003974 <NEXTION+0x1d8>)
 80037b4:	2201      	movs	r2, #1
 80037b6:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		FAILURE_IT();
 80037ba:	f7ff fa0b 	bl	8002bd4 <FAILURE_IT>
		if (can_vector[ID_control_torque_motor].word_1 == 0) {
 80037be:	4b6e      	ldr	r3, [pc, #440]	; (8003978 <NEXTION+0x1dc>)
 80037c0:	f8b3 3272 	ldrh.w	r3, [r3, #626]	; 0x272
 80037c4:	b1ab      	cbz	r3, 80037f2 <NEXTION+0x56>
		PAGE_IT();
 80037c6:	f7ff fef9 	bl	80035bc <PAGE_IT>
		switch (actual_page) {
 80037ca:	4b6a      	ldr	r3, [pc, #424]	; (8003974 <NEXTION+0x1d8>)
 80037cc:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80037d0:	2b01      	cmp	r3, #1
 80037d2:	d013      	beq.n	80037fc <NEXTION+0x60>
 80037d4:	2b02      	cmp	r3, #2
 80037d6:	d07f      	beq.n	80038d8 <NEXTION+0x13c>
		timer_restart(&updateTimer);
 80037d8:	4868      	ldr	r0, [pc, #416]	; (800397c <NEXTION+0x1e0>)
 80037da:	f7ff fc83 	bl	80030e4 <timer_restart>
}
 80037de:	bd10      	pop	{r4, pc}
			if (MODO_IT() == 1) {
 80037e0:	f7ff ff10 	bl	8003604 <MODO_IT>
 80037e4:	2801      	cmp	r0, #1
 80037e6:	d1e8      	bne.n	80037ba <NEXTION+0x1e>
				timer_actual_nextion = HAL_GetTick();
 80037e8:	f7fd f9ee 	bl	8000bc8 <HAL_GetTick>
 80037ec:	4b61      	ldr	r3, [pc, #388]	; (8003974 <NEXTION+0x1d8>)
 80037ee:	6258      	str	r0, [r3, #36]	; 0x24
				return;
 80037f0:	e7f5      	b.n	80037de <NEXTION+0x42>
			AIR_IT();
 80037f2:	f7ff feb9 	bl	8003568 <AIR_IT>
			BOTAO_IT();
 80037f6:	f7ff ff89 	bl	800370c <BOTAO_IT>
 80037fa:	e7e4      	b.n	80037c6 <NEXTION+0x2a>
			if (CAN_STATE) {
 80037fc:	4b5d      	ldr	r3, [pc, #372]	; (8003974 <NEXTION+0x1d8>)
 80037fe:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003802:	b94b      	cbnz	r3, 8003818 <NEXTION+0x7c>
			NexVariableSetValue(1, !CAN_STATE);
 8003804:	4b5b      	ldr	r3, [pc, #364]	; (8003974 <NEXTION+0x1d8>)
 8003806:	f893 1028 	ldrb.w	r1, [r3, #40]	; 0x28
 800380a:	fab1 f181 	clz	r1, r1
 800380e:	0949      	lsrs	r1, r1, #5
 8003810:	2001      	movs	r0, #1
 8003812:	f000 f9dd 	bl	8003bd0 <NexVariableSetValue>
			break;
 8003816:	e7df      	b.n	80037d8 <NEXTION+0x3c>
				NexPictureSetPic(1, 54 + FLAG_POP_UP);
 8003818:	4b59      	ldr	r3, [pc, #356]	; (8003980 <NEXTION+0x1e4>)
 800381a:	f993 1000 	ldrsb.w	r1, [r3]
 800381e:	3136      	adds	r1, #54	; 0x36
 8003820:	2001      	movs	r0, #1
 8003822:	f000 f9bd 	bl	8003ba0 <NexPictureSetPic>
				NexNumberSetValue(0, VELOCIDADE);
 8003826:	f7ff fdb7 	bl	8003398 <RPM_To_KMH_speed>
 800382a:	4601      	mov	r1, r0
 800382c:	2000      	movs	r0, #0
 800382e:	f000 f987 	bl	8003b40 <NexNumberSetValue>
				NexNumberSetValue(1, TORQUE*10);
 8003832:	4c51      	ldr	r4, [pc, #324]	; (8003978 <NEXTION+0x1dc>)
 8003834:	f8b4 126a 	ldrh.w	r1, [r4, #618]	; 0x26a
 8003838:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800383c:	0049      	lsls	r1, r1, #1
 800383e:	2001      	movs	r0, #1
 8003840:	f000 f97e 	bl	8003b40 <NexNumberSetValue>
				NexNumberSetValue(2, CARGA);
 8003844:	f8b4 1730 	ldrh.w	r1, [r4, #1840]	; 0x730
 8003848:	2002      	movs	r0, #2
 800384a:	f000 f979 	bl	8003b40 <NexNumberSetValue>
				NexXfloatSetValue(0, TENSAO/100);
 800384e:	f8b4 1712 	ldrh.w	r1, [r4, #1810]	; 0x712
 8003852:	4b4c      	ldr	r3, [pc, #304]	; (8003984 <NEXTION+0x1e8>)
 8003854:	fba3 3101 	umull	r3, r1, r3, r1
 8003858:	0949      	lsrs	r1, r1, #5
 800385a:	2000      	movs	r0, #0
 800385c:	f000 f988 	bl	8003b70 <NexXfloatSetValue>
				NexXfloatSetValue(1, HODOM/10);
 8003860:	f8b4 126e 	ldrh.w	r1, [r4, #622]	; 0x26e
 8003864:	4b48      	ldr	r3, [pc, #288]	; (8003988 <NEXTION+0x1ec>)
 8003866:	fba3 3101 	umull	r3, r1, r3, r1
 800386a:	08c9      	lsrs	r1, r1, #3
 800386c:	2001      	movs	r0, #1
 800386e:	f000 f97f 	bl	8003b70 <NexXfloatSetValue>
				NexXfloatSetValue(2, TEMPERATURA);
 8003872:	f8b4 1716 	ldrh.w	r1, [r4, #1814]	; 0x716
 8003876:	2002      	movs	r0, #2
 8003878:	f000 f97a 	bl	8003b70 <NexXfloatSetValue>
				NexTextSetText(0, MODO);
 800387c:	4943      	ldr	r1, [pc, #268]	; (800398c <NEXTION+0x1f0>)
 800387e:	2000      	movs	r0, #0
 8003880:	f000 f916 	bl	8003ab0 <NexTextSetText>
				switch (MODO_FLAG) {
 8003884:	f8b4 3268 	ldrh.w	r3, [r4, #616]	; 0x268
 8003888:	3b01      	subs	r3, #1
 800388a:	2b03      	cmp	r3, #3
 800388c:	d81e      	bhi.n	80038cc <NEXTION+0x130>
 800388e:	e8df f003 	tbb	[pc, r3]
 8003892:	0c02      	.short	0x0c02
 8003894:	1812      	.short	0x1812
					NexTextSetColor(0, VERDE);
 8003896:	f44f 61fc 	mov.w	r1, #2016	; 0x7e0
 800389a:	2000      	movs	r0, #0
 800389c:	f000 f936 	bl	8003b0c <NexTextSetColor>
				NexTextSetText(1, BRAKE);
 80038a0:	493b      	ldr	r1, [pc, #236]	; (8003990 <NEXTION+0x1f4>)
 80038a2:	2001      	movs	r0, #1
 80038a4:	f000 f904 	bl	8003ab0 <NexTextSetText>
 80038a8:	e7ac      	b.n	8003804 <NEXTION+0x68>
					NexTextSetColor(0, MARGENTA);
 80038aa:	f64f 0118 	movw	r1, #63512	; 0xf818
 80038ae:	2000      	movs	r0, #0
 80038b0:	f000 f92c 	bl	8003b0c <NexTextSetColor>
					break;
 80038b4:	e7f4      	b.n	80038a0 <NEXTION+0x104>
					NexTextSetColor(0, AZUL_CLARO);
 80038b6:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80038ba:	2000      	movs	r0, #0
 80038bc:	f000 f926 	bl	8003b0c <NexTextSetColor>
					break;
 80038c0:	e7ee      	b.n	80038a0 <NEXTION+0x104>
					NexTextSetColor(0, AZUL_ESCURO);
 80038c2:	2115      	movs	r1, #21
 80038c4:	2000      	movs	r0, #0
 80038c6:	f000 f921 	bl	8003b0c <NexTextSetColor>
					break;
 80038ca:	e7e9      	b.n	80038a0 <NEXTION+0x104>
					NexTextSetColor(0, VERMELHO);
 80038cc:	f44f 4178 	mov.w	r1, #63488	; 0xf800
 80038d0:	2000      	movs	r0, #0
 80038d2:	f000 f91b 	bl	8003b0c <NexTextSetColor>
					break;
 80038d6:	e7e3      	b.n	80038a0 <NEXTION+0x104>
			NexXfloatSetValue(3, HODOM/10);
 80038d8:	4c27      	ldr	r4, [pc, #156]	; (8003978 <NEXTION+0x1dc>)
 80038da:	f8b4 126e 	ldrh.w	r1, [r4, #622]	; 0x26e
 80038de:	4b2a      	ldr	r3, [pc, #168]	; (8003988 <NEXTION+0x1ec>)
 80038e0:	fba3 3101 	umull	r3, r1, r3, r1
 80038e4:	08c9      	lsrs	r1, r1, #3
 80038e6:	2003      	movs	r0, #3
 80038e8:	f000 f942 	bl	8003b70 <NexXfloatSetValue>
			NexXfloatSetValue(4, TEMPERATURA);
 80038ec:	f8b4 1716 	ldrh.w	r1, [r4, #1814]	; 0x716
 80038f0:	2004      	movs	r0, #4
 80038f2:	f000 f93d 	bl	8003b70 <NexXfloatSetValue>
			NexTextSetText(0, MODO);
 80038f6:	4925      	ldr	r1, [pc, #148]	; (800398c <NEXTION+0x1f0>)
 80038f8:	2000      	movs	r0, #0
 80038fa:	f000 f8d9 	bl	8003ab0 <NexTextSetText>
			switch (MODO_FLAG) {
 80038fe:	f8b4 3268 	ldrh.w	r3, [r4, #616]	; 0x268
 8003902:	3b01      	subs	r3, #1
 8003904:	2b03      	cmp	r3, #3
 8003906:	d828      	bhi.n	800395a <NEXTION+0x1be>
 8003908:	e8df f003 	tbb	[pc, r3]
 800390c:	221c1602 	.word	0x221c1602
				NexTextSetColor(0, VERDE);
 8003910:	f44f 61fc 	mov.w	r1, #2016	; 0x7e0
 8003914:	2000      	movs	r0, #0
 8003916:	f000 f8f9 	bl	8003b0c <NexTextSetColor>
			NexTextSetText(3, AIR);
 800391a:	491e      	ldr	r1, [pc, #120]	; (8003994 <NEXTION+0x1f8>)
 800391c:	2003      	movs	r0, #3
 800391e:	f000 f8c7 	bl	8003ab0 <NexTextSetText>
			if (AIR_FLAG != 1)
 8003922:	4b15      	ldr	r3, [pc, #84]	; (8003978 <NEXTION+0x1dc>)
 8003924:	f8b3 371c 	ldrh.w	r3, [r3, #1820]	; 0x71c
 8003928:	2b01      	cmp	r3, #1
 800392a:	d01c      	beq.n	8003966 <NEXTION+0x1ca>
			NexTextSetColor(3, VERMELHO);
 800392c:	f44f 4178 	mov.w	r1, #63488	; 0xf800
 8003930:	2003      	movs	r0, #3
 8003932:	f000 f8eb 	bl	8003b0c <NexTextSetColor>
 8003936:	e74f      	b.n	80037d8 <NEXTION+0x3c>
				NexTextSetColor(0, MARGENTA);
 8003938:	f64f 0118 	movw	r1, #63512	; 0xf818
 800393c:	2000      	movs	r0, #0
 800393e:	f000 f8e5 	bl	8003b0c <NexTextSetColor>
				break;
 8003942:	e7ea      	b.n	800391a <NEXTION+0x17e>
				NexTextSetColor(0, AZUL_CLARO);
 8003944:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8003948:	2000      	movs	r0, #0
 800394a:	f000 f8df 	bl	8003b0c <NexTextSetColor>
				break;
 800394e:	e7e4      	b.n	800391a <NEXTION+0x17e>
				NexTextSetColor(0, AZUL_ESCURO);
 8003950:	2115      	movs	r1, #21
 8003952:	2000      	movs	r0, #0
 8003954:	f000 f8da 	bl	8003b0c <NexTextSetColor>
				break;
 8003958:	e7df      	b.n	800391a <NEXTION+0x17e>
				NexTextSetColor(0, VERMELHO);
 800395a:	f44f 4178 	mov.w	r1, #63488	; 0xf800
 800395e:	2000      	movs	r0, #0
 8003960:	f000 f8d4 	bl	8003b0c <NexTextSetColor>
				break;
 8003964:	e7d9      	b.n	800391a <NEXTION+0x17e>
			NexTextSetColor(3, VERDE);
 8003966:	f44f 61fc 	mov.w	r1, #2016	; 0x7e0
 800396a:	2003      	movs	r0, #3
 800396c:	f000 f8ce 	bl	8003b0c <NexTextSetColor>
 8003970:	e732      	b.n	80037d8 <NEXTION+0x3c>
 8003972:	bf00      	nop
 8003974:	20000e20 	.word	0x20000e20
 8003978:	200001b4 	.word	0x200001b4
 800397c:	20000e78 	.word	0x20000e78
 8003980:	200001b0 	.word	0x200001b0
 8003984:	51eb851f 	.word	0x51eb851f
 8003988:	cccccccd 	.word	0xcccccccd
 800398c:	20000e60 	.word	0x20000e60
 8003990:	20000008 	.word	0x20000008
 8003994:	20000e54 	.word	0x20000e54

08003998 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003998:	b530      	push	{r4, r5, lr}
 800399a:	b091      	sub	sp, #68	; 0x44
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800399c:	2228      	movs	r2, #40	; 0x28
 800399e:	2100      	movs	r1, #0
 80039a0:	a806      	add	r0, sp, #24
 80039a2:	f000 fee7 	bl	8004774 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80039a6:	2400      	movs	r4, #0
 80039a8:	9401      	str	r4, [sp, #4]
 80039aa:	9402      	str	r4, [sp, #8]
 80039ac:	9403      	str	r4, [sp, #12]
 80039ae:	9404      	str	r4, [sp, #16]
 80039b0:	9405      	str	r4, [sp, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80039b2:	2309      	movs	r3, #9
 80039b4:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80039b6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80039ba:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80039bc:	2201      	movs	r2, #1
 80039be:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80039c0:	920c      	str	r2, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80039c2:	2502      	movs	r5, #2
 80039c4:	950d      	str	r5, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80039c6:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80039c8:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80039cc:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80039ce:	a806      	add	r0, sp, #24
 80039d0:	f7fe f800 	bl	80019d4 <HAL_RCC_OscConfig>
    Error_Handler();
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80039d4:	230f      	movs	r3, #15
 80039d6:	9301      	str	r3, [sp, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80039d8:	9502      	str	r5, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80039da:	9403      	str	r4, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80039dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80039e0:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80039e2:	9405      	str	r4, [sp, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80039e4:	4629      	mov	r1, r5
 80039e6:	a801      	add	r0, sp, #4
 80039e8:	f7fe fa34 	bl	8001e54 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 80039ec:	b011      	add	sp, #68	; 0x44
 80039ee:	bd30      	pop	{r4, r5, pc}

080039f0 <main>:
{
 80039f0:	b508      	push	{r3, lr}
  HAL_Init();
 80039f2:	f7fd f8cb 	bl	8000b8c <HAL_Init>
  SystemClock_Config();
 80039f6:	f7ff ffcf 	bl	8003998 <SystemClock_Config>
  MX_GPIO_Init();
 80039fa:	f7ff fc45 	bl	8003288 <MX_GPIO_Init>
  MX_DMA_Init();
 80039fe:	f7ff fc19 	bl	8003234 <MX_DMA_Init>
  MX_CAN_Init();
 8003a02:	f7ff fb75 	bl	80030f0 <MX_CAN_Init>
  MX_SPI1_Init();
 8003a06:	f000 f8fb 	bl	8003c00 <MX_SPI1_Init>
  MX_TIM3_Init();
 8003a0a:	f000 fbc9 	bl	80041a0 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8003a0e:	f000 fc13 	bl	8004238 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8003a12:	f000 fc2b 	bl	800426c <MX_USART3_UART_Init>
  MX_IWDG_Init();
 8003a16:	f7ff fca9 	bl	800336c <MX_IWDG_Init>
	interfaceInit();
 8003a1a:	f7ff fb27 	bl	800306c <interfaceInit>
		TELEMETRY();
 8003a1e:	f000 fb6b 	bl	80040f8 <TELEMETRY>
		NEXTION();
 8003a22:	f7ff febb 	bl	800379c <NEXTION>
		timerAtualization();
 8003a26:	f7ff fb47 	bl	80030b8 <timerAtualization>
	while (1) {
 8003a2a:	e7f8      	b.n	8003a1e <main+0x2e>

08003a2c <Error_Handler>:
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
  /* USER CODE END Error_Handler_Debug */
}
 8003a2c:	4770      	bx	lr
	...

08003a30 <sendCommand>:
#define NEX_RET_INVALID_OPERATION            (0x1B)

char ENDTERMS[]={255,255,255};

void sendCommand(const char* cmd)
{
 8003a30:	b538      	push	{r3, r4, r5, lr}
 8003a32:	4604      	mov	r4, r0
   
//   while (__HAL_UART_GET_FLAG (&huart3, UART_FLAG_RXNE))
//   {
//      huart3.Instance->DR;
//   }
   HAL_UART_Transmit(&huart3, (uint8_t*) cmd, strlen (cmd), 100);
 8003a34:	f7fc fb8c 	bl	8000150 <strlen>
 8003a38:	4d06      	ldr	r5, [pc, #24]	; (8003a54 <sendCommand+0x24>)
 8003a3a:	2364      	movs	r3, #100	; 0x64
 8003a3c:	b282      	uxth	r2, r0
 8003a3e:	4621      	mov	r1, r4
 8003a40:	4628      	mov	r0, r5
 8003a42:	f7fe fd82 	bl	800254a <HAL_UART_Transmit>
   HAL_UART_Transmit (&huart3, (uint8_t*)&ENDTERMS, 3, 100);
 8003a46:	2364      	movs	r3, #100	; 0x64
 8003a48:	2203      	movs	r2, #3
 8003a4a:	4903      	ldr	r1, [pc, #12]	; (8003a58 <sendCommand+0x28>)
 8003a4c:	4628      	mov	r0, r5
 8003a4e:	f7fe fd7c 	bl	800254a <HAL_UART_Transmit>
}
 8003a52:	bd38      	pop	{r3, r4, r5, pc}
 8003a54:	20000fb8 	.word	0x20000fb8
 8003a58:	20000010 	.word	0x20000010

08003a5c <recvRetCommandFinished>:

int recvRetCommandFinished(void)
{
 8003a5c:	b082      	sub	sp, #8
   
   int ret=0;
   uint8_t temp[4]={0};
 8003a5e:	2000      	movs	r0, #0
 8003a60:	9001      	str	r0, [sp, #4]
   {
      ret=1;
   }

   return ret;
}
 8003a62:	b002      	add	sp, #8
 8003a64:	4770      	bx	lr
	...

08003a68 <nexInit>:
   strncpy (buffer, temp, pointer);
   return ret;
}

int nexInit(void)
{
 8003a68:	b508      	push	{r3, lr}
   int ret1=0;
   
   sendCommand ("");
 8003a6a:	4804      	ldr	r0, [pc, #16]	; (8003a7c <nexInit+0x14>)
 8003a6c:	f7ff ffe0 	bl	8003a30 <sendCommand>
   sendCommand ("bkcmd=1");
 8003a70:	4803      	ldr	r0, [pc, #12]	; (8003a80 <nexInit+0x18>)
 8003a72:	f7ff ffdd 	bl	8003a30 <sendCommand>
   ret1=recvRetCommandFinished  ()  ;
 8003a76:	f7ff fff1 	bl	8003a5c <recvRetCommandFinished>
//   sendCommand ("page 0");
//   ret2=recvRetCommandFinished  ()  ;
//   return ret1&&ret2;
   return ret1;
}
 8003a7a:	bd08      	pop	{r3, pc}
 8003a7c:	080050e4 	.word	0x080050e4
 8003a80:	08005138 	.word	0x08005138

08003a84 <NexPageShow>:

int NexPageShow(int Page)
{
 8003a84:	b500      	push	{lr}
 8003a86:	b085      	sub	sp, #20
 8003a88:	4602      	mov	r2, r0
   char buffer[10]={0};
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	9301      	str	r3, [sp, #4]
 8003a8e:	9302      	str	r3, [sp, #8]
 8003a90:	f8ad 300c 	strh.w	r3, [sp, #12]
   sprintf (buffer, "page %d", Page);
 8003a94:	4905      	ldr	r1, [pc, #20]	; (8003aac <NexPageShow+0x28>)
 8003a96:	a801      	add	r0, sp, #4
 8003a98:	f000 fe74 	bl	8004784 <siprintf>
   sendCommand (buffer);
 8003a9c:	a801      	add	r0, sp, #4
 8003a9e:	f7ff ffc7 	bl	8003a30 <sendCommand>
   return recvRetCommandFinished ();
 8003aa2:	f7ff ffdb 	bl	8003a5c <recvRetCommandFinished>
}
 8003aa6:	b005      	add	sp, #20
 8003aa8:	f85d fb04 	ldr.w	pc, [sp], #4
 8003aac:	08005140 	.word	0x08005140

08003ab0 <NexTextSetText>:

int NexTextSetText(int Text,const char *buffer)
{
 8003ab0:	b570      	push	{r4, r5, r6, lr}
 8003ab2:	b098      	sub	sp, #96	; 0x60
 8003ab4:	4606      	mov	r6, r0
 8003ab6:	460d      	mov	r5, r1
   char cmd[50]={0}, buff[40]={0};
 8003ab8:	2400      	movs	r4, #0
 8003aba:	940b      	str	r4, [sp, #44]	; 0x2c
 8003abc:	222e      	movs	r2, #46	; 0x2e
 8003abe:	4621      	mov	r1, r4
 8003ac0:	a80c      	add	r0, sp, #48	; 0x30
 8003ac2:	f000 fe57 	bl	8004774 <memset>
 8003ac6:	9401      	str	r4, [sp, #4]
 8003ac8:	2224      	movs	r2, #36	; 0x24
 8003aca:	4621      	mov	r1, r4
 8003acc:	a802      	add	r0, sp, #8
 8003ace:	f000 fe51 	bl	8004774 <memset>
   for (int i=0; i<20; i++) buff[i]=buffer[i];
 8003ad2:	4623      	mov	r3, r4
 8003ad4:	e008      	b.n	8003ae8 <NexTextSetText+0x38>
 8003ad6:	f815 c003 	ldrb.w	ip, [r5, r3]
 8003ada:	f103 0260 	add.w	r2, r3, #96	; 0x60
 8003ade:	eb0d 0402 	add.w	r4, sp, r2
 8003ae2:	f804 cc5c 	strb.w	ip, [r4, #-92]
 8003ae6:	3301      	adds	r3, #1
 8003ae8:	2b13      	cmp	r3, #19
 8003aea:	ddf4      	ble.n	8003ad6 <NexTextSetText+0x26>
   sprintf (cmd, "t%d.txt=\"%s\"",  Text,  buff);
 8003aec:	ab01      	add	r3, sp, #4
 8003aee:	4632      	mov	r2, r6
 8003af0:	4905      	ldr	r1, [pc, #20]	; (8003b08 <NexTextSetText+0x58>)
 8003af2:	a80b      	add	r0, sp, #44	; 0x2c
 8003af4:	f000 fe46 	bl	8004784 <siprintf>
   sendCommand (cmd);
 8003af8:	a80b      	add	r0, sp, #44	; 0x2c
 8003afa:	f7ff ff99 	bl	8003a30 <sendCommand>
   return recvRetCommandFinished ();
 8003afe:	f7ff ffad 	bl	8003a5c <recvRetCommandFinished>
}
 8003b02:	b018      	add	sp, #96	; 0x60
 8003b04:	bd70      	pop	{r4, r5, r6, pc}
 8003b06:	bf00      	nop
 8003b08:	08005148 	.word	0x08005148

08003b0c <NexTextSetColor>:

int NexTextSetColor(int Text,int Color)
{
 8003b0c:	b530      	push	{r4, r5, lr}
 8003b0e:	b08f      	sub	sp, #60	; 0x3c
 8003b10:	4604      	mov	r4, r0
 8003b12:	460d      	mov	r5, r1
   char cmd[50]={0};
 8003b14:	2100      	movs	r1, #0
 8003b16:	9101      	str	r1, [sp, #4]
 8003b18:	222e      	movs	r2, #46	; 0x2e
 8003b1a:	a802      	add	r0, sp, #8
 8003b1c:	f000 fe2a 	bl	8004774 <memset>
   sprintf (cmd, "t%d.pco=%d",  Text,  Color);
 8003b20:	462b      	mov	r3, r5
 8003b22:	4622      	mov	r2, r4
 8003b24:	4905      	ldr	r1, [pc, #20]	; (8003b3c <NexTextSetColor+0x30>)
 8003b26:	a801      	add	r0, sp, #4
 8003b28:	f000 fe2c 	bl	8004784 <siprintf>
   sendCommand (cmd);
 8003b2c:	a801      	add	r0, sp, #4
 8003b2e:	f7ff ff7f 	bl	8003a30 <sendCommand>
   return recvRetCommandFinished ();
 8003b32:	f7ff ff93 	bl	8003a5c <recvRetCommandFinished>
}
 8003b36:	b00f      	add	sp, #60	; 0x3c
 8003b38:	bd30      	pop	{r4, r5, pc}
 8003b3a:	bf00      	nop
 8003b3c:	08005158 	.word	0x08005158

08003b40 <NexNumberSetValue>:
   sendCommand (cmd);
   return recvRetString (buffer, len);
}

int NexNumberSetValue(int Number, int value)
{
 8003b40:	b510      	push	{r4, lr}
 8003b42:	b084      	sub	sp, #16
 8003b44:	4602      	mov	r2, r0
 8003b46:	460b      	mov	r3, r1
   char cmd[15]={0};
 8003b48:	2400      	movs	r4, #0
 8003b4a:	9400      	str	r4, [sp, #0]
 8003b4c:	9401      	str	r4, [sp, #4]
 8003b4e:	9402      	str	r4, [sp, #8]
 8003b50:	f8cd 400b 	str.w	r4, [sp, #11]
   sprintf (cmd, "n%d.val=%d", Number, value) ;
 8003b54:	4905      	ldr	r1, [pc, #20]	; (8003b6c <NexNumberSetValue+0x2c>)
 8003b56:	4668      	mov	r0, sp
 8003b58:	f000 fe14 	bl	8004784 <siprintf>
   sendCommand (cmd);
 8003b5c:	4668      	mov	r0, sp
 8003b5e:	f7ff ff67 	bl	8003a30 <sendCommand>
   return recvRetCommandFinished ();
 8003b62:	f7ff ff7b 	bl	8003a5c <recvRetCommandFinished>
}
 8003b66:	b004      	add	sp, #16
 8003b68:	bd10      	pop	{r4, pc}
 8003b6a:	bf00      	nop
 8003b6c:	08005170 	.word	0x08005170

08003b70 <NexXfloatSetValue>:
   sendCommand (cmd);
   return recvRetNumber ();
}

int NexXfloatSetValue(int Number, int value)
{
 8003b70:	b510      	push	{r4, lr}
 8003b72:	b084      	sub	sp, #16
 8003b74:	4602      	mov	r2, r0
 8003b76:	460b      	mov	r3, r1
   char cmd[15]={0};
 8003b78:	2400      	movs	r4, #0
 8003b7a:	9400      	str	r4, [sp, #0]
 8003b7c:	9401      	str	r4, [sp, #4]
 8003b7e:	9402      	str	r4, [sp, #8]
 8003b80:	f8cd 400b 	str.w	r4, [sp, #11]
   sprintf (cmd, "x%d.val=%d", Number, value) ;
 8003b84:	4905      	ldr	r1, [pc, #20]	; (8003b9c <NexXfloatSetValue+0x2c>)
 8003b86:	4668      	mov	r0, sp
 8003b88:	f000 fdfc 	bl	8004784 <siprintf>
   sendCommand (cmd);
 8003b8c:	4668      	mov	r0, sp
 8003b8e:	f7ff ff4f 	bl	8003a30 <sendCommand>
   return recvRetCommandFinished ();
 8003b92:	f7ff ff63 	bl	8003a5c <recvRetCommandFinished>
}
 8003b96:	b004      	add	sp, #16
 8003b98:	bd10      	pop	{r4, pc}
 8003b9a:	bf00      	nop
 8003b9c:	08005188 	.word	0x08005188

08003ba0 <NexPictureSetPic>:

int NexPictureSetPic(int pic, int value)
{
 8003ba0:	b510      	push	{r4, lr}
 8003ba2:	b084      	sub	sp, #16
 8003ba4:	4602      	mov	r2, r0
 8003ba6:	460b      	mov	r3, r1
   char cmd[15]={0};
 8003ba8:	2400      	movs	r4, #0
 8003baa:	9400      	str	r4, [sp, #0]
 8003bac:	9401      	str	r4, [sp, #4]
 8003bae:	9402      	str	r4, [sp, #8]
 8003bb0:	f8cd 400b 	str.w	r4, [sp, #11]
   sprintf (cmd, "p%d.pic=%d", pic, value);
 8003bb4:	4905      	ldr	r1, [pc, #20]	; (8003bcc <NexPictureSetPic+0x2c>)
 8003bb6:	4668      	mov	r0, sp
 8003bb8:	f000 fde4 	bl	8004784 <siprintf>
   sendCommand (cmd);
 8003bbc:	4668      	mov	r0, sp
 8003bbe:	f7ff ff37 	bl	8003a30 <sendCommand>
   return recvRetCommandFinished ();
 8003bc2:	f7ff ff4b 	bl	8003a5c <recvRetCommandFinished>
}
 8003bc6:	b004      	add	sp, #16
 8003bc8:	bd10      	pop	{r4, pc}
 8003bca:	bf00      	nop
 8003bcc:	08005194 	.word	0x08005194

08003bd0 <NexVariableSetValue>:
   sendCommand (cmd);
   return recvRetNumber ();
}

int NexVariableSetValue(int Variable,int value )
{
 8003bd0:	b510      	push	{r4, lr}
 8003bd2:	b084      	sub	sp, #16
 8003bd4:	4602      	mov	r2, r0
 8003bd6:	460b      	mov	r3, r1
   char cmd[15]={0};
 8003bd8:	2400      	movs	r4, #0
 8003bda:	9400      	str	r4, [sp, #0]
 8003bdc:	9401      	str	r4, [sp, #4]
 8003bde:	9402      	str	r4, [sp, #8]
 8003be0:	f8cd 400b 	str.w	r4, [sp, #11]
   sprintf (cmd,"va%d.val=%d",Variable,value) ;
 8003be4:	4905      	ldr	r1, [pc, #20]	; (8003bfc <NexVariableSetValue+0x2c>)
 8003be6:	4668      	mov	r0, sp
 8003be8:	f000 fdcc 	bl	8004784 <siprintf>
   sendCommand (cmd);
 8003bec:	4668      	mov	r0, sp
 8003bee:	f7ff ff1f 	bl	8003a30 <sendCommand>
   return recvRetCommandFinished ();
 8003bf2:	f7ff ff33 	bl	8003a5c <recvRetCommandFinished>
}
 8003bf6:	b004      	add	sp, #16
 8003bf8:	bd10      	pop	{r4, pc}
 8003bfa:	bf00      	nop
 8003bfc:	08005268 	.word	0x08005268

08003c00 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8003c00:	b508      	push	{r3, lr}
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8003c02:	480e      	ldr	r0, [pc, #56]	; (8003c3c <MX_SPI1_Init+0x3c>)
 8003c04:	4b0e      	ldr	r3, [pc, #56]	; (8003c40 <MX_SPI1_Init+0x40>)
 8003c06:	6003      	str	r3, [r0, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003c08:	f44f 7382 	mov.w	r3, #260	; 0x104
 8003c0c:	6043      	str	r3, [r0, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003c0e:	2300      	movs	r3, #0
 8003c10:	6083      	str	r3, [r0, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003c12:	60c3      	str	r3, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003c14:	6103      	str	r3, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003c16:	6143      	str	r3, [r0, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003c18:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003c1c:	6182      	str	r2, [r0, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8003c1e:	2208      	movs	r2, #8
 8003c20:	61c2      	str	r2, [r0, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003c22:	6203      	str	r3, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003c24:	6243      	str	r3, [r0, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003c26:	6283      	str	r3, [r0, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8003c28:	230a      	movs	r3, #10
 8003c2a:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003c2c:	f7fe f9ee 	bl	800200c <HAL_SPI_Init>
 8003c30:	b900      	cbnz	r0, 8003c34 <MX_SPI1_Init+0x34>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003c32:	bd08      	pop	{r3, pc}
    Error_Handler();
 8003c34:	f7ff fefa 	bl	8003a2c <Error_Handler>
}
 8003c38:	e7fb      	b.n	8003c32 <MX_SPI1_Init+0x32>
 8003c3a:	bf00      	nop
 8003c3c:	20000e84 	.word	0x20000e84
 8003c40:	40013000 	.word	0x40013000

08003c44 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003c44:	b510      	push	{r4, lr}
 8003c46:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c48:	2300      	movs	r3, #0
 8003c4a:	9302      	str	r3, [sp, #8]
 8003c4c:	9303      	str	r3, [sp, #12]
 8003c4e:	9304      	str	r3, [sp, #16]
 8003c50:	9305      	str	r3, [sp, #20]
  if(spiHandle->Instance==SPI1)
 8003c52:	6802      	ldr	r2, [r0, #0]
 8003c54:	4b16      	ldr	r3, [pc, #88]	; (8003cb0 <HAL_SPI_MspInit+0x6c>)
 8003c56:	429a      	cmp	r2, r3
 8003c58:	d001      	beq.n	8003c5e <HAL_SPI_MspInit+0x1a>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8003c5a:	b006      	add	sp, #24
 8003c5c:	bd10      	pop	{r4, pc}
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003c5e:	f503 4360 	add.w	r3, r3, #57344	; 0xe000
 8003c62:	699a      	ldr	r2, [r3, #24]
 8003c64:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003c68:	619a      	str	r2, [r3, #24]
 8003c6a:	699a      	ldr	r2, [r3, #24]
 8003c6c:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8003c70:	9200      	str	r2, [sp, #0]
 8003c72:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c74:	699a      	ldr	r2, [r3, #24]
 8003c76:	f042 0204 	orr.w	r2, r2, #4
 8003c7a:	619a      	str	r2, [r3, #24]
 8003c7c:	699b      	ldr	r3, [r3, #24]
 8003c7e:	f003 0304 	and.w	r3, r3, #4
 8003c82:	9301      	str	r3, [sp, #4]
 8003c84:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = SCK_XBee_Pin|MOSI_XBee_Pin;
 8003c86:	23a0      	movs	r3, #160	; 0xa0
 8003c88:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c8a:	2302      	movs	r3, #2
 8003c8c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003c8e:	2303      	movs	r3, #3
 8003c90:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c92:	4c08      	ldr	r4, [pc, #32]	; (8003cb4 <HAL_SPI_MspInit+0x70>)
 8003c94:	a902      	add	r1, sp, #8
 8003c96:	4620      	mov	r0, r4
 8003c98:	f7fd fd2c 	bl	80016f4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = MISO_XBee_Pin;
 8003c9c:	2340      	movs	r3, #64	; 0x40
 8003c9e:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ca4:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(MISO_XBee_GPIO_Port, &GPIO_InitStruct);
 8003ca6:	a902      	add	r1, sp, #8
 8003ca8:	4620      	mov	r0, r4
 8003caa:	f7fd fd23 	bl	80016f4 <HAL_GPIO_Init>
}
 8003cae:	e7d4      	b.n	8003c5a <HAL_SPI_MspInit+0x16>
 8003cb0:	40013000 	.word	0x40013000
 8003cb4:	40010800 	.word	0x40010800

08003cb8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003cb8:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8003cba:	4b0e      	ldr	r3, [pc, #56]	; (8003cf4 <HAL_MspInit+0x3c>)
 8003cbc:	699a      	ldr	r2, [r3, #24]
 8003cbe:	f042 0201 	orr.w	r2, r2, #1
 8003cc2:	619a      	str	r2, [r3, #24]
 8003cc4:	699a      	ldr	r2, [r3, #24]
 8003cc6:	f002 0201 	and.w	r2, r2, #1
 8003cca:	9200      	str	r2, [sp, #0]
 8003ccc:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003cce:	69da      	ldr	r2, [r3, #28]
 8003cd0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003cd4:	61da      	str	r2, [r3, #28]
 8003cd6:	69db      	ldr	r3, [r3, #28]
 8003cd8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003cdc:	9301      	str	r3, [sp, #4]
 8003cde:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8003ce0:	4a05      	ldr	r2, [pc, #20]	; (8003cf8 <HAL_MspInit+0x40>)
 8003ce2:	6853      	ldr	r3, [r2, #4]
 8003ce4:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8003ce8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003cec:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003cee:	b002      	add	sp, #8
 8003cf0:	4770      	bx	lr
 8003cf2:	bf00      	nop
 8003cf4:	40021000 	.word	0x40021000
 8003cf8:	40010000 	.word	0x40010000

08003cfc <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003cfc:	4770      	bx	lr

08003cfe <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003cfe:	e7fe      	b.n	8003cfe <HardFault_Handler>

08003d00 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003d00:	e7fe      	b.n	8003d00 <MemManage_Handler>

08003d02 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003d02:	e7fe      	b.n	8003d02 <BusFault_Handler>

08003d04 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003d04:	e7fe      	b.n	8003d04 <UsageFault_Handler>

08003d06 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003d06:	4770      	bx	lr

08003d08 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003d08:	4770      	bx	lr

08003d0a <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003d0a:	4770      	bx	lr

08003d0c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003d0c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003d0e:	f7fc ff4f 	bl	8000bb0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003d12:	bd08      	pop	{r3, pc}

08003d14 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8003d14:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8003d16:	4802      	ldr	r0, [pc, #8]	; (8003d20 <DMA1_Channel2_IRQHandler+0xc>)
 8003d18:	f7fd fc4a 	bl	80015b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8003d1c:	bd08      	pop	{r3, pc}
 8003d1e:	bf00      	nop
 8003d20:	20001084 	.word	0x20001084

08003d24 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8003d24:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8003d26:	4802      	ldr	r0, [pc, #8]	; (8003d30 <DMA1_Channel3_IRQHandler+0xc>)
 8003d28:	f7fd fc42 	bl	80015b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8003d2c:	bd08      	pop	{r3, pc}
 8003d2e:	bf00      	nop
 8003d30:	20001040 	.word	0x20001040

08003d34 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8003d34:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8003d36:	4802      	ldr	r0, [pc, #8]	; (8003d40 <DMA1_Channel6_IRQHandler+0xc>)
 8003d38:	f7fd fc3a 	bl	80015b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8003d3c:	bd08      	pop	{r3, pc}
 8003d3e:	bf00      	nop
 8003d40:	20000ffc 	.word	0x20000ffc

08003d44 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8003d44:	b538      	push	{r3, r4, r5, lr}
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8003d46:	4816      	ldr	r0, [pc, #88]	; (8003da0 <USB_LP_CAN1_RX0_IRQHandler+0x5c>)
 8003d48:	f7fd f9ad 	bl	80010a6 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */
	if (HAL_GetTick() - timer_actual > 30) {
 8003d4c:	f7fc ff3c 	bl	8000bc8 <HAL_GetTick>
 8003d50:	4b14      	ldr	r3, [pc, #80]	; (8003da4 <USB_LP_CAN1_RX0_IRQHandler+0x60>)
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	1ac0      	subs	r0, r0, r3
 8003d56:	281e      	cmp	r0, #30
 8003d58:	d818      	bhi.n	8003d8c <USB_LP_CAN1_RX0_IRQHandler+0x48>
		HAL_GPIO_TogglePin(LED_1_GPIO_Port, LED_1_Pin);
		timer_actual = HAL_GetTick();
	}

	if (CAN_STATE == 0) {
 8003d5a:	4b13      	ldr	r3, [pc, #76]	; (8003da8 <USB_LP_CAN1_RX0_IRQHandler+0x64>)
 8003d5c:	781b      	ldrb	r3, [r3, #0]
 8003d5e:	b92b      	cbnz	r3, 8003d6c <USB_LP_CAN1_RX0_IRQHandler+0x28>
		CAN_STATE = 1;
 8003d60:	4b11      	ldr	r3, [pc, #68]	; (8003da8 <USB_LP_CAN1_RX0_IRQHandler+0x64>)
 8003d62:	2201      	movs	r2, #1
 8003d64:	701a      	strb	r2, [r3, #0]
		FLAG_POP_UP = 0;
 8003d66:	4b11      	ldr	r3, [pc, #68]	; (8003dac <USB_LP_CAN1_RX0_IRQHandler+0x68>)
 8003d68:	2200      	movs	r2, #0
 8003d6a:	701a      	strb	r2, [r3, #0]
	}
	HAL_CAN_GetRxMessage(&hcan, CAN_RX_FIFO0, &RxHeader, RxData);
 8003d6c:	4d10      	ldr	r5, [pc, #64]	; (8003db0 <USB_LP_CAN1_RX0_IRQHandler+0x6c>)
 8003d6e:	4c11      	ldr	r4, [pc, #68]	; (8003db4 <USB_LP_CAN1_RX0_IRQHandler+0x70>)
 8003d70:	462b      	mov	r3, r5
 8003d72:	4622      	mov	r2, r4
 8003d74:	2100      	movs	r1, #0
 8003d76:	480a      	ldr	r0, [pc, #40]	; (8003da0 <USB_LP_CAN1_RX0_IRQHandler+0x5c>)
 8003d78:	f7fd f8cb 	bl	8000f12 <HAL_CAN_GetRxMessage>
	canMessageReceived(RxHeader.StdId, RxData);
 8003d7c:	4629      	mov	r1, r5
 8003d7e:	8820      	ldrh	r0, [r4, #0]
 8003d80:	f7ff f980 	bl	8003084 <canMessageReceived>
		HAL_IWDG_Refresh(&hiwdg);
 8003d84:	480c      	ldr	r0, [pc, #48]	; (8003db8 <USB_LP_CAN1_RX0_IRQHandler+0x74>)
 8003d86:	f7fd fe09 	bl	800199c <HAL_IWDG_Refresh>

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8003d8a:	bd38      	pop	{r3, r4, r5, pc}
		HAL_GPIO_TogglePin(LED_1_GPIO_Port, LED_1_Pin);
 8003d8c:	2101      	movs	r1, #1
 8003d8e:	480b      	ldr	r0, [pc, #44]	; (8003dbc <USB_LP_CAN1_RX0_IRQHandler+0x78>)
 8003d90:	f7fd fdcf 	bl	8001932 <HAL_GPIO_TogglePin>
		timer_actual = HAL_GetTick();
 8003d94:	f7fc ff18 	bl	8000bc8 <HAL_GetTick>
 8003d98:	4b02      	ldr	r3, [pc, #8]	; (8003da4 <USB_LP_CAN1_RX0_IRQHandler+0x60>)
 8003d9a:	6018      	str	r0, [r3, #0]
 8003d9c:	e7dd      	b.n	8003d5a <USB_LP_CAN1_RX0_IRQHandler+0x16>
 8003d9e:	bf00      	nop
 8003da0:	20000d7c 	.word	0x20000d7c
 8003da4:	20000edc 	.word	0x20000edc
 8003da8:	20000e48 	.word	0x20000e48
 8003dac:	200001b0 	.word	0x200001b0
 8003db0:	20000de8 	.word	0x20000de8
 8003db4:	20000df8 	.word	0x20000df8
 8003db8:	20000e14 	.word	0x20000e14
 8003dbc:	40010800 	.word	0x40010800

08003dc0 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8003dc0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8003dc2:	4802      	ldr	r0, [pc, #8]	; (8003dcc <CAN1_RX1_IRQHandler+0xc>)
 8003dc4:	f7fd f96f 	bl	80010a6 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8003dc8:	bd08      	pop	{r3, pc}
 8003dca:	bf00      	nop
 8003dcc:	20000d7c 	.word	0x20000d7c

08003dd0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003dd0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003dd2:	4803      	ldr	r0, [pc, #12]	; (8003de0 <USART2_IRQHandler+0x10>)
 8003dd4:	f7fe fcd4 	bl	8002780 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */
//	USART_IrqHandler(&huart2, &hdma_usart2_rx);
	uart2MessageReceived();
 8003dd8:	f000 f842 	bl	8003e60 <uart2MessageReceived>

  /* USER CODE END USART2_IRQn 1 */
}
 8003ddc:	bd08      	pop	{r3, pc}
 8003dde:	bf00      	nop
 8003de0:	20000f74 	.word	0x20000f74

08003de4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8003de4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8003de6:	4802      	ldr	r0, [pc, #8]	; (8003df0 <USART3_IRQHandler+0xc>)
 8003de8:	f7fe fcca 	bl	8002780 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8003dec:	bd08      	pop	{r3, pc}
 8003dee:	bf00      	nop
 8003df0:	20000fb8 	.word	0x20000fb8

08003df4 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8003df4:	4b0f      	ldr	r3, [pc, #60]	; (8003e34 <SystemInit+0x40>)
 8003df6:	681a      	ldr	r2, [r3, #0]
 8003df8:	f042 0201 	orr.w	r2, r2, #1
 8003dfc:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8003dfe:	6859      	ldr	r1, [r3, #4]
 8003e00:	4a0d      	ldr	r2, [pc, #52]	; (8003e38 <SystemInit+0x44>)
 8003e02:	400a      	ands	r2, r1
 8003e04:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8003e06:	681a      	ldr	r2, [r3, #0]
 8003e08:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8003e0c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003e10:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003e12:	681a      	ldr	r2, [r3, #0]
 8003e14:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003e18:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8003e1a:	685a      	ldr	r2, [r3, #4]
 8003e1c:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8003e20:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8003e22:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8003e26:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8003e28:	4b04      	ldr	r3, [pc, #16]	; (8003e3c <SystemInit+0x48>)
 8003e2a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003e2e:	609a      	str	r2, [r3, #8]
#endif 
}
 8003e30:	4770      	bx	lr
 8003e32:	bf00      	nop
 8003e34:	40021000 	.word	0x40021000
 8003e38:	f8ff0000 	.word	0xf8ff0000
 8003e3c:	e000ed00 	.word	0xe000ed00

08003e40 <compareString>:

/* Telemetry variables */
uint8_t _real_clock_received = 0;

uint8_t compareString(uint8_t *first, uint8_t *second, uint16_t len) {
	while (*first == *second) {
 8003e40:	e001      	b.n	8003e46 <compareString+0x6>

		len--;
		if (len == 0)
			return 1; /* Same strings */

		first++;
 8003e42:	3001      	adds	r0, #1
		second++;
 8003e44:	3101      	adds	r1, #1
	while (*first == *second) {
 8003e46:	f890 c000 	ldrb.w	ip, [r0]
 8003e4a:	780b      	ldrb	r3, [r1, #0]
 8003e4c:	459c      	cmp	ip, r3
 8003e4e:	d105      	bne.n	8003e5c <compareString+0x1c>
		len--;
 8003e50:	3a01      	subs	r2, #1
 8003e52:	b292      	uxth	r2, r2
		if (len == 0)
 8003e54:	2a00      	cmp	r2, #0
 8003e56:	d1f4      	bne.n	8003e42 <compareString+0x2>
			return 1; /* Same strings */
 8003e58:	2001      	movs	r0, #1
	}

	return 0;
}
 8003e5a:	4770      	bx	lr
	return 0;
 8003e5c:	2000      	movs	r0, #0
 8003e5e:	4770      	bx	lr

08003e60 <uart2MessageReceived>:

void uart2MessageReceived(void) {
 8003e60:	b538      	push	{r3, r4, r5, lr}
	 Receive options: 0x40
	 Receive data: 0x?? 0x?? 0x?? 0x?? ... ... maximum 255 bytes
	 Checksum: 0x??
	 */

	memcpy(XBEE_UART_BUFFER, DMA_RX_Buffer_3, DMA_RX_BUFFER_SIZE_XBEE);
 8003e62:	4c18      	ldr	r4, [pc, #96]	; (8003ec4 <uart2MessageReceived+0x64>)
 8003e64:	4d18      	ldr	r5, [pc, #96]	; (8003ec8 <uart2MessageReceived+0x68>)
 8003e66:	f104 0e40 	add.w	lr, r4, #64	; 0x40
 8003e6a:	46ac      	mov	ip, r5
 8003e6c:	6820      	ldr	r0, [r4, #0]
 8003e6e:	6861      	ldr	r1, [r4, #4]
 8003e70:	68a2      	ldr	r2, [r4, #8]
 8003e72:	68e3      	ldr	r3, [r4, #12]
 8003e74:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8003e78:	3410      	adds	r4, #16
 8003e7a:	4665      	mov	r5, ip
 8003e7c:	4574      	cmp	r4, lr
 8003e7e:	d1f4      	bne.n	8003e6a <uart2MessageReceived+0xa>

	if (XBEE_UART_BUFFER[3] != 0x90)
 8003e80:	4b11      	ldr	r3, [pc, #68]	; (8003ec8 <uart2MessageReceived+0x68>)
 8003e82:	78db      	ldrb	r3, [r3, #3]
 8003e84:	2b90      	cmp	r3, #144	; 0x90
 8003e86:	d108      	bne.n	8003e9a <uart2MessageReceived+0x3a>
		return; /* If the message received != "Receive Packet" */

	return_status = compareString(XBEE_UART_BUFFER + 15, ping_request, 4); /* Comparing if the received message is the xbee ping request */
 8003e88:	2204      	movs	r2, #4
 8003e8a:	4910      	ldr	r1, [pc, #64]	; (8003ecc <uart2MessageReceived+0x6c>)
 8003e8c:	4810      	ldr	r0, [pc, #64]	; (8003ed0 <uart2MessageReceived+0x70>)
 8003e8e:	f7ff ffd7 	bl	8003e40 <compareString>
	if (return_status)
 8003e92:	b910      	cbnz	r0, 8003e9a <uart2MessageReceived+0x3a>
		return;
	if (mode == BYTES_API) {
 8003e94:	4b0f      	ldr	r3, [pc, #60]	; (8003ed4 <uart2MessageReceived+0x74>)
 8003e96:	781b      	ldrb	r3, [r3, #0]
 8003e98:	b103      	cbz	r3, 8003e9c <uart2MessageReceived+0x3c>

		FLAG_MSG = XBEE_UART_BUFFER[15];
	}
//	for (uint8_t i = 0; i < DMA_RX_BUFFER_SIZE_NEXTION; i++)
//		XBEE_UART_BUFFER[i] = 0;
}
 8003e9a:	bd38      	pop	{r3, r4, r5, pc}
		blinkLed3();
 8003e9c:	f7ff f904 	bl	80030a8 <blinkLed3>
		api_length = XBEE_UART_BUFFER[1] << 8;
 8003ea0:	4a09      	ldr	r2, [pc, #36]	; (8003ec8 <uart2MessageReceived+0x68>)
 8003ea2:	7853      	ldrb	r3, [r2, #1]
 8003ea4:	021b      	lsls	r3, r3, #8
 8003ea6:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
		api_length += XBEE_UART_BUFFER[2];
 8003eaa:	7891      	ldrb	r1, [r2, #2]
 8003eac:	440b      	add	r3, r1
 8003eae:	b29b      	uxth	r3, r3
 8003eb0:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
		if (api_length > 255)
 8003eb4:	2bff      	cmp	r3, #255	; 0xff
 8003eb6:	d8f0      	bhi.n	8003e9a <uart2MessageReceived+0x3a>
		FLAG_MSG = XBEE_UART_BUFFER[15];
 8003eb8:	4613      	mov	r3, r2
 8003eba:	f992 200f 	ldrsb.w	r2, [r2, #15]
 8003ebe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003ec2:	e7ea      	b.n	8003e9a <uart2MessageReceived+0x3a>
 8003ec4:	20000120 	.word	0x20000120
 8003ec8:	20000ee0 	.word	0x20000ee0
 8003ecc:	08005294 	.word	0x08005294
 8003ed0:	20000eef 	.word	0x20000eef
 8003ed4:	200010cc 	.word	0x200010cc

08003ed8 <xbeePACKS_1>:

void xbeePACKS_1(void) {
 8003ed8:	b510      	push	{r4, lr}
 8003eda:	b082      	sub	sp, #8
	/*Pack 1*/
	for (int i = ID_safety_pack1_1; i <= ID_safety_pack1_5; i++)
 8003edc:	f240 142d 	movw	r4, #301	; 0x12d
 8003ee0:	e00c      	b.n	8003efc <xbeePACKS_1+0x24>
		xbeeSend(i, can_vector[i].word_0, can_vector[i].word_1,
 8003ee2:	4909      	ldr	r1, [pc, #36]	; (8003f08 <xbeePACKS_1+0x30>)
 8003ee4:	eb01 02c4 	add.w	r2, r1, r4, lsl #3
				can_vector[i].word_2, can_vector[i].word_3);
 8003ee8:	88d3      	ldrh	r3, [r2, #6]
		xbeeSend(i, can_vector[i].word_0, can_vector[i].word_1,
 8003eea:	9300      	str	r3, [sp, #0]
 8003eec:	8893      	ldrh	r3, [r2, #4]
 8003eee:	8852      	ldrh	r2, [r2, #2]
 8003ef0:	f831 1034 	ldrh.w	r1, [r1, r4, lsl #3]
 8003ef4:	4620      	mov	r0, r4
 8003ef6:	f000 fb7b 	bl	80045f0 <xbeeSend>
	for (int i = ID_safety_pack1_1; i <= ID_safety_pack1_5; i++)
 8003efa:	3401      	adds	r4, #1
 8003efc:	f5b4 7f99 	cmp.w	r4, #306	; 0x132
 8003f00:	dbef      	blt.n	8003ee2 <xbeePACKS_1+0xa>
}
 8003f02:	b002      	add	sp, #8
 8003f04:	bd10      	pop	{r4, pc}
 8003f06:	bf00      	nop
 8003f08:	200001b4 	.word	0x200001b4

08003f0c <xbeePACKS_2>:

void xbeePACKS_2(void) {
 8003f0c:	b510      	push	{r4, lr}
 8003f0e:	b082      	sub	sp, #8
	/*Pack 2*/
	for (int i = ID_safety_pack2_1; i <= ID_safety_pack2_5; i++)
 8003f10:	f44f 7499 	mov.w	r4, #306	; 0x132
 8003f14:	e00c      	b.n	8003f30 <xbeePACKS_2+0x24>
		xbeeSend(i, can_vector[i].word_0, can_vector[i].word_1,
 8003f16:	4909      	ldr	r1, [pc, #36]	; (8003f3c <xbeePACKS_2+0x30>)
 8003f18:	eb01 02c4 	add.w	r2, r1, r4, lsl #3
				can_vector[i].word_2, can_vector[i].word_3);
 8003f1c:	88d3      	ldrh	r3, [r2, #6]
		xbeeSend(i, can_vector[i].word_0, can_vector[i].word_1,
 8003f1e:	9300      	str	r3, [sp, #0]
 8003f20:	8893      	ldrh	r3, [r2, #4]
 8003f22:	8852      	ldrh	r2, [r2, #2]
 8003f24:	f831 1034 	ldrh.w	r1, [r1, r4, lsl #3]
 8003f28:	4620      	mov	r0, r4
 8003f2a:	f000 fb61 	bl	80045f0 <xbeeSend>
	for (int i = ID_safety_pack2_1; i <= ID_safety_pack2_5; i++)
 8003f2e:	3401      	adds	r4, #1
 8003f30:	f5b4 7f9b 	cmp.w	r4, #310	; 0x136
 8003f34:	ddef      	ble.n	8003f16 <xbeePACKS_2+0xa>
}
 8003f36:	b002      	add	sp, #8
 8003f38:	bd10      	pop	{r4, pc}
 8003f3a:	bf00      	nop
 8003f3c:	200001b4 	.word	0x200001b4

08003f40 <xbeePACKS_3>:

void xbeePACKS_3(void) {
 8003f40:	b510      	push	{r4, lr}
 8003f42:	b082      	sub	sp, #8
	/*Pack 3*/
	for (int i = ID_safety_pack3_1; i <= ID_safety_pack3_5; i++)
 8003f44:	f240 1437 	movw	r4, #311	; 0x137
 8003f48:	e00c      	b.n	8003f64 <xbeePACKS_3+0x24>
		xbeeSend(i, can_vector[i].word_0, can_vector[i].word_1,
 8003f4a:	4909      	ldr	r1, [pc, #36]	; (8003f70 <xbeePACKS_3+0x30>)
 8003f4c:	eb01 02c4 	add.w	r2, r1, r4, lsl #3
				can_vector[i].word_2, can_vector[i].word_3);
 8003f50:	88d3      	ldrh	r3, [r2, #6]
		xbeeSend(i, can_vector[i].word_0, can_vector[i].word_1,
 8003f52:	9300      	str	r3, [sp, #0]
 8003f54:	8893      	ldrh	r3, [r2, #4]
 8003f56:	8852      	ldrh	r2, [r2, #2]
 8003f58:	f831 1034 	ldrh.w	r1, [r1, r4, lsl #3]
 8003f5c:	4620      	mov	r0, r4
 8003f5e:	f000 fb47 	bl	80045f0 <xbeeSend>
	for (int i = ID_safety_pack3_1; i <= ID_safety_pack3_5; i++)
 8003f62:	3401      	adds	r4, #1
 8003f64:	f5b4 7f9e 	cmp.w	r4, #316	; 0x13c
 8003f68:	dbef      	blt.n	8003f4a <xbeePACKS_3+0xa>
}
 8003f6a:	b002      	add	sp, #8
 8003f6c:	bd10      	pop	{r4, pc}
 8003f6e:	bf00      	nop
 8003f70:	200001b4 	.word	0x200001b4

08003f74 <xbeePACKS_4>:

void xbeePACKS_4(void) {
 8003f74:	b510      	push	{r4, lr}
 8003f76:	b082      	sub	sp, #8
	/*Pack 4*/
	for (int i = ID_safety_pack4_1; i <= ID_safety_pack4_5; i++)
 8003f78:	f44f 749e 	mov.w	r4, #316	; 0x13c
 8003f7c:	e00c      	b.n	8003f98 <xbeePACKS_4+0x24>
		xbeeSend(i, can_vector[i].word_0, can_vector[i].word_1,
 8003f7e:	4909      	ldr	r1, [pc, #36]	; (8003fa4 <xbeePACKS_4+0x30>)
 8003f80:	eb01 02c4 	add.w	r2, r1, r4, lsl #3
				can_vector[i].word_2, can_vector[i].word_3);
 8003f84:	88d3      	ldrh	r3, [r2, #6]
		xbeeSend(i, can_vector[i].word_0, can_vector[i].word_1,
 8003f86:	9300      	str	r3, [sp, #0]
 8003f88:	8893      	ldrh	r3, [r2, #4]
 8003f8a:	8852      	ldrh	r2, [r2, #2]
 8003f8c:	f831 1034 	ldrh.w	r1, [r1, r4, lsl #3]
 8003f90:	4620      	mov	r0, r4
 8003f92:	f000 fb2d 	bl	80045f0 <xbeeSend>
	for (int i = ID_safety_pack4_1; i <= ID_safety_pack4_5; i++)
 8003f96:	3401      	adds	r4, #1
 8003f98:	f5b4 7fa0 	cmp.w	r4, #320	; 0x140
 8003f9c:	ddef      	ble.n	8003f7e <xbeePACKS_4+0xa>
}
 8003f9e:	b002      	add	sp, #8
 8003fa0:	bd10      	pop	{r4, pc}
 8003fa2:	bf00      	nop
 8003fa4:	200001b4 	.word	0x200001b4

08003fa8 <xbeeGERAL>:

void xbeeGERAL(void) {
 8003fa8:	b530      	push	{r4, r5, lr}
 8003faa:	b083      	sub	sp, #12
	/*GERAL*/
	xbeeSend(ID_safety_voltage, can_vector[ID_safety_voltage].word_0,
 8003fac:	4c25      	ldr	r4, [pc, #148]	; (8004044 <xbeeGERAL+0x9c>)
			can_vector[ID_safety_voltage].word_1, 0,
			can_vector[ID_safety_voltage].word_3);
 8003fae:	f8b4 3716 	ldrh.w	r3, [r4, #1814]	; 0x716
	xbeeSend(ID_safety_voltage, can_vector[ID_safety_voltage].word_0,
 8003fb2:	9300      	str	r3, [sp, #0]
 8003fb4:	2300      	movs	r3, #0
 8003fb6:	f8b4 2712 	ldrh.w	r2, [r4, #1810]	; 0x712
 8003fba:	f8b4 1710 	ldrh.w	r1, [r4, #1808]	; 0x710
 8003fbe:	20e2      	movs	r0, #226	; 0xe2
 8003fc0:	f000 fb16 	bl	80045f0 <xbeeSend>

	xbeeSend(ID_safety_bms, can_vector[ID_safety_bms].word_0, _ERRO_SEGURANCA,
 8003fc4:	f8b4 5718 	ldrh.w	r5, [r4, #1816]	; 0x718
 8003fc8:	f7fe fdda 	bl	8002b80 <BMS_erro_bin_to_int>
 8003fcc:	4602      	mov	r2, r0
			can_vector[ID_safety_bms].word_2, can_vector[ID_safety_bms].word_3);
 8003fce:	f8b4 371e 	ldrh.w	r3, [r4, #1822]	; 0x71e
	xbeeSend(ID_safety_bms, can_vector[ID_safety_bms].word_0, _ERRO_SEGURANCA,
 8003fd2:	9300      	str	r3, [sp, #0]
 8003fd4:	f8b4 371c 	ldrh.w	r3, [r4, #1820]	; 0x71c
 8003fd8:	4629      	mov	r1, r5
 8003fda:	20e3      	movs	r0, #227	; 0xe3
 8003fdc:	f000 fb08 	bl	80045f0 <xbeeSend>

	xbeeSend(ID_safety_current, 0, can_vector[ID_safety_current].word_1, 0,
			can_vector[ID_safety_current].word_3);
 8003fe0:	f8b4 3736 	ldrh.w	r3, [r4, #1846]	; 0x736
	xbeeSend(ID_safety_current, 0, can_vector[ID_safety_current].word_1, 0,
 8003fe4:	9300      	str	r3, [sp, #0]
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	f8b4 2732 	ldrh.w	r2, [r4, #1842]	; 0x732
 8003fec:	4619      	mov	r1, r3
 8003fee:	20e6      	movs	r0, #230	; 0xe6
 8003ff0:	f000 fafe 	bl	80045f0 <xbeeSend>

	xbeeSend(ID_safety_charge, can_vector[ID_safety_charge].word_0, 0, 0,
			can_vector[ID_safety_charge].word_3);
 8003ff4:	f8b4 3736 	ldrh.w	r3, [r4, #1846]	; 0x736
	xbeeSend(ID_safety_charge, can_vector[ID_safety_charge].word_0, 0, 0,
 8003ff8:	9300      	str	r3, [sp, #0]
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	461a      	mov	r2, r3
 8003ffe:	f8b4 1730 	ldrh.w	r1, [r4, #1840]	; 0x730
 8004002:	20e6      	movs	r0, #230	; 0xe6
 8004004:	f000 faf4 	bl	80045f0 <xbeeSend>

	xbeeSend(ID_safety_soc, can_vector[ID_safety_soc].word_0, 0, 0, 0);
 8004008:	2500      	movs	r5, #0
 800400a:	9500      	str	r5, [sp, #0]
 800400c:	462b      	mov	r3, r5
 800400e:	462a      	mov	r2, r5
 8004010:	f8b4 1740 	ldrh.w	r1, [r4, #1856]	; 0x740
 8004014:	20e8      	movs	r0, #232	; 0xe8
 8004016:	f000 faeb 	bl	80045f0 <xbeeSend>

	xbeeSend(ID_control_speed_l_motor,
 800401a:	9500      	str	r5, [sp, #0]
 800401c:	462b      	mov	r3, r5
 800401e:	f8b4 22aa 	ldrh.w	r2, [r4, #682]	; 0x2aa
 8004022:	f8b4 12a8 	ldrh.w	r1, [r4, #680]	; 0x2a8
 8004026:	2055      	movs	r0, #85	; 0x55
 8004028:	f000 fae2 	bl	80045f0 <xbeeSend>
			can_vector[ID_control_speed_l_motor].word_0,
			can_vector[ID_control_speed_l_motor].word_1, 0, 0);

	xbeeSend(ID_control_speed_r_motor,
 800402c:	9500      	str	r5, [sp, #0]
 800402e:	462b      	mov	r3, r5
 8004030:	f8b4 22fa 	ldrh.w	r2, [r4, #762]	; 0x2fa
 8004034:	f8b4 12f8 	ldrh.w	r1, [r4, #760]	; 0x2f8
 8004038:	205f      	movs	r0, #95	; 0x5f
 800403a:	f000 fad9 	bl	80045f0 <xbeeSend>
			can_vector[ID_control_speed_r_motor].word_0,
			can_vector[ID_control_speed_r_motor].word_1, 0, 0);
}
 800403e:	b003      	add	sp, #12
 8004040:	bd30      	pop	{r4, r5, pc}
 8004042:	bf00      	nop
 8004044:	200001b4 	.word	0x200001b4

08004048 <xbeeCONTROLE>:

void xbeeCONTROLE(void) {
 8004048:	b530      	push	{r4, r5, lr}
 800404a:	b083      	sub	sp, #12
	/*CONTROLE*/
	xbeeSend(ID_control_accelerometer,
			can_vector[ID_control_accelerometer].word_0,
 800404c:	4c29      	ldr	r4, [pc, #164]	; (80040f4 <xbeeCONTROLE+0xac>)
	xbeeSend(ID_control_accelerometer,
 800404e:	2500      	movs	r5, #0
 8004050:	9500      	str	r5, [sp, #0]
 8004052:	f8b4 391c 	ldrh.w	r3, [r4, #2332]	; 0x91c
 8004056:	f8b4 291a 	ldrh.w	r2, [r4, #2330]	; 0x91a
 800405a:	f8b4 1918 	ldrh.w	r1, [r4, #2328]	; 0x918
 800405e:	f240 1023 	movw	r0, #291	; 0x123
 8004062:	f000 fac5 	bl	80045f0 <xbeeSend>
			can_vector[ID_control_accelerometer].word_1,
			can_vector[ID_control_accelerometer].word_2, 0);

	xbeeSend(ID_control_gyroscopic,
 8004066:	9500      	str	r5, [sp, #0]
 8004068:	f8b4 3924 	ldrh.w	r3, [r4, #2340]	; 0x924
 800406c:	f8b4 2922 	ldrh.w	r2, [r4, #2338]	; 0x922
 8004070:	f8b4 1920 	ldrh.w	r1, [r4, #2336]	; 0x920
 8004074:	f44f 7092 	mov.w	r0, #292	; 0x124
 8004078:	f000 faba 	bl	80045f0 <xbeeSend>
				can_vector[ID_control_gyroscopic].word_2, 0);

	xbeeSend(ID_control_speed_average, 0,
			can_vector[ID_control_speed_average].word_1,
			can_vector[ID_control_speed_average].word_2,
			can_vector[ID_control_speed_average].word_3);
 800407c:	f8b4 3266 	ldrh.w	r3, [r4, #614]	; 0x266
	xbeeSend(ID_control_speed_average, 0,
 8004080:	9300      	str	r3, [sp, #0]
 8004082:	f8b4 3264 	ldrh.w	r3, [r4, #612]	; 0x264
 8004086:	f8b4 2262 	ldrh.w	r2, [r4, #610]	; 0x262
 800408a:	4629      	mov	r1, r5
 800408c:	204c      	movs	r0, #76	; 0x4c
 800408e:	f000 faaf 	bl	80045f0 <xbeeSend>

	xbeeSend(ID_control_hodometer, can_vector[ID_control_hodometer].word_0,
			can_vector[ID_control_hodometer].word_1,
			can_vector[ID_control_hodometer].word_2,
			can_vector[ID_control_hodometer].word_3);
 8004092:	f8b4 326e 	ldrh.w	r3, [r4, #622]	; 0x26e
	xbeeSend(ID_control_hodometer, can_vector[ID_control_hodometer].word_0,
 8004096:	9300      	str	r3, [sp, #0]
 8004098:	f8b4 326c 	ldrh.w	r3, [r4, #620]	; 0x26c
 800409c:	f8b4 226a 	ldrh.w	r2, [r4, #618]	; 0x26a
 80040a0:	f8b4 1268 	ldrh.w	r1, [r4, #616]	; 0x268
 80040a4:	204d      	movs	r0, #77	; 0x4d
 80040a6:	f000 faa3 	bl	80045f0 <xbeeSend>

	xbeeSend(ID_control_torque_motor, _ERRO_CONTROLE, _ERRO_INVERSOR, 0, 0);
 80040aa:	f7fe fd55 	bl	8002b58 <ECU_erro_bin_to_int>
 80040ae:	4601      	mov	r1, r0
 80040b0:	9500      	str	r5, [sp, #0]
 80040b2:	462b      	mov	r3, r5
 80040b4:	f8b4 2272 	ldrh.w	r2, [r4, #626]	; 0x272
 80040b8:	204e      	movs	r0, #78	; 0x4e
 80040ba:	f000 fa99 	bl	80045f0 <xbeeSend>

	xbeeSend(ID_control_speed_wheel, can_vector[ID_control_speed_wheel].word_0,
			can_vector[ID_control_speed_wheel].word_1,
			can_vector[ID_control_speed_wheel].word_2,
			can_vector[ID_control_speed_wheel].word_3);
 80040be:	f8b4 327e 	ldrh.w	r3, [r4, #638]	; 0x27e
	xbeeSend(ID_control_speed_wheel, can_vector[ID_control_speed_wheel].word_0,
 80040c2:	9300      	str	r3, [sp, #0]
 80040c4:	f8b4 327c 	ldrh.w	r3, [r4, #636]	; 0x27c
 80040c8:	f8b4 227a 	ldrh.w	r2, [r4, #634]	; 0x27a
 80040cc:	f8b4 1278 	ldrh.w	r1, [r4, #632]	; 0x278
 80040d0:	204f      	movs	r0, #79	; 0x4f
 80040d2:	f000 fa8d 	bl	80045f0 <xbeeSend>

	xbeeSend(ID_acquisition_brake, can_vector[ID_acquisition_brake].word_0,
				can_vector[ID_acquisition_brake].word_1,
				can_vector[ID_acquisition_brake].word_2,
				can_vector[ID_acquisition_brake].word_3);
 80040d6:	f8b4 34c6 	ldrh.w	r3, [r4, #1222]	; 0x4c6
	xbeeSend(ID_acquisition_brake, can_vector[ID_acquisition_brake].word_0,
 80040da:	9300      	str	r3, [sp, #0]
 80040dc:	f8b4 34c4 	ldrh.w	r3, [r4, #1220]	; 0x4c4
 80040e0:	f8b4 24c2 	ldrh.w	r2, [r4, #1218]	; 0x4c2
 80040e4:	f8b4 14c0 	ldrh.w	r1, [r4, #1216]	; 0x4c0
 80040e8:	2098      	movs	r0, #152	; 0x98
 80040ea:	f000 fa81 	bl	80045f0 <xbeeSend>
}
 80040ee:	b003      	add	sp, #12
 80040f0:	bd30      	pop	{r4, r5, pc}
 80040f2:	bf00      	nop
 80040f4:	200001b4 	.word	0x200001b4

080040f8 <TELEMETRY>:

void TELEMETRY() {
 80040f8:	b508      	push	{r3, lr}
	switch (INFORMACAO) {
 80040fa:	4b26      	ldr	r3, [pc, #152]	; (8004194 <TELEMETRY+0x9c>)
 80040fc:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004100:	b18b      	cbz	r3, 8004126 <TELEMETRY+0x2e>
 8004102:	2b01      	cmp	r3, #1
 8004104:	d016      	beq.n	8004134 <TELEMETRY+0x3c>
		xbeeCONTROLE();
		INFORMACAO = PACKS;
		break;

	default:
		if (timer_wait_ms(informacaoTimeout, PACKS_Timer))
 8004106:	f640 11c4 	movw	r1, #2500	; 0x9c4
 800410a:	4b22      	ldr	r3, [pc, #136]	; (8004194 <TELEMETRY+0x9c>)
 800410c:	6c58      	ldr	r0, [r3, #68]	; 0x44
 800410e:	f7fe ffdd 	bl	80030cc <timer_wait_ms>
 8004112:	b1f0      	cbz	r0, 8004152 <TELEMETRY+0x5a>
			switch (PACK) {
 8004114:	4b20      	ldr	r3, [pc, #128]	; (8004198 <TELEMETRY+0xa0>)
 8004116:	781b      	ldrb	r3, [r3, #0]
 8004118:	3b03      	subs	r3, #3
 800411a:	2b03      	cmp	r3, #3
 800411c:	d819      	bhi.n	8004152 <TELEMETRY+0x5a>
 800411e:	e8df f003 	tbb	[pc, r3]
 8004122:	1d10      	.short	0x1d10
 8004124:	2f26      	.short	0x2f26
		xbeeGERAL();
 8004126:	f7ff ff3f 	bl	8003fa8 <xbeeGERAL>
		INFORMACAO = CONTROL;
 800412a:	4b1a      	ldr	r3, [pc, #104]	; (8004194 <TELEMETRY+0x9c>)
 800412c:	2201      	movs	r2, #1
 800412e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
		break;
 8004132:	e012      	b.n	800415a <TELEMETRY+0x62>
		xbeeCONTROLE();
 8004134:	f7ff ff88 	bl	8004048 <xbeeCONTROLE>
		INFORMACAO = PACKS;
 8004138:	4b16      	ldr	r3, [pc, #88]	; (8004194 <TELEMETRY+0x9c>)
 800413a:	2202      	movs	r2, #2
 800413c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
		break;
 8004140:	e00b      	b.n	800415a <TELEMETRY+0x62>
			case PACKS1:
				xbeePACKS_1();
 8004142:	f7ff fec9 	bl	8003ed8 <xbeePACKS_1>
				PACK = PACKS2;
 8004146:	4b14      	ldr	r3, [pc, #80]	; (8004198 <TELEMETRY+0xa0>)
 8004148:	2204      	movs	r2, #4
 800414a:	701a      	strb	r2, [r3, #0]
				timer_restart(&informacaoTimeout);
 800414c:	4813      	ldr	r0, [pc, #76]	; (800419c <TELEMETRY+0xa4>)
 800414e:	f7fe ffc9 	bl	80030e4 <timer_restart>
			case PACKS4:
				xbeePACKS_4();
				PACK = PACKS1;
				timer_restart(&informacaoTimeout);
			}
		INFORMACAO = GERAL;
 8004152:	4b10      	ldr	r3, [pc, #64]	; (8004194 <TELEMETRY+0x9c>)
 8004154:	2200      	movs	r2, #0
 8004156:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
		break;
	}
}
 800415a:	bd08      	pop	{r3, pc}
				xbeePACKS_2();
 800415c:	f7ff fed6 	bl	8003f0c <xbeePACKS_2>
				PACK = PACKS3;
 8004160:	4b0d      	ldr	r3, [pc, #52]	; (8004198 <TELEMETRY+0xa0>)
 8004162:	2205      	movs	r2, #5
 8004164:	701a      	strb	r2, [r3, #0]
				timer_restart(&informacaoTimeout);
 8004166:	480d      	ldr	r0, [pc, #52]	; (800419c <TELEMETRY+0xa4>)
 8004168:	f7fe ffbc 	bl	80030e4 <timer_restart>
				break;
 800416c:	e7f1      	b.n	8004152 <TELEMETRY+0x5a>
				xbeePACKS_3();
 800416e:	f7ff fee7 	bl	8003f40 <xbeePACKS_3>
				PACK = PACKS4;
 8004172:	4b09      	ldr	r3, [pc, #36]	; (8004198 <TELEMETRY+0xa0>)
 8004174:	2206      	movs	r2, #6
 8004176:	701a      	strb	r2, [r3, #0]
				timer_restart(&informacaoTimeout);
 8004178:	4808      	ldr	r0, [pc, #32]	; (800419c <TELEMETRY+0xa4>)
 800417a:	f7fe ffb3 	bl	80030e4 <timer_restart>
				break;
 800417e:	e7e8      	b.n	8004152 <TELEMETRY+0x5a>
				xbeePACKS_4();
 8004180:	f7ff fef8 	bl	8003f74 <xbeePACKS_4>
				PACK = PACKS1;
 8004184:	4b04      	ldr	r3, [pc, #16]	; (8004198 <TELEMETRY+0xa0>)
 8004186:	2203      	movs	r2, #3
 8004188:	701a      	strb	r2, [r3, #0]
				timer_restart(&informacaoTimeout);
 800418a:	4804      	ldr	r0, [pc, #16]	; (800419c <TELEMETRY+0xa4>)
 800418c:	f7fe ffaa 	bl	80030e4 <timer_restart>
 8004190:	e7df      	b.n	8004152 <TELEMETRY+0x5a>
 8004192:	bf00      	nop
 8004194:	20000ee0 	.word	0x20000ee0
 8004198:	20000018 	.word	0x20000018
 800419c:	20000f24 	.word	0x20000f24

080041a0 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80041a0:	b500      	push	{lr}
 80041a2:	b087      	sub	sp, #28

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80041a4:	2300      	movs	r3, #0
 80041a6:	9302      	str	r3, [sp, #8]
 80041a8:	9303      	str	r3, [sp, #12]
 80041aa:	9304      	str	r3, [sp, #16]
 80041ac:	9305      	str	r3, [sp, #20]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80041ae:	9300      	str	r3, [sp, #0]
 80041b0:	9301      	str	r3, [sp, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80041b2:	4814      	ldr	r0, [pc, #80]	; (8004204 <MX_TIM3_Init+0x64>)
 80041b4:	4a14      	ldr	r2, [pc, #80]	; (8004208 <MX_TIM3_Init+0x68>)
 80041b6:	6002      	str	r2, [r0, #0]
  htim3.Init.Prescaler = 0;
 80041b8:	6043      	str	r3, [r0, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80041ba:	6083      	str	r3, [r0, #8]
  htim3.Init.Period = 65535;
 80041bc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80041c0:	60c2      	str	r2, [r0, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80041c2:	6103      	str	r3, [r0, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80041c4:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80041c6:	f7fd ffe3 	bl	8002190 <HAL_TIM_Base_Init>
 80041ca:	b990      	cbnz	r0, 80041f2 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80041cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80041d0:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80041d2:	a902      	add	r1, sp, #8
 80041d4:	480b      	ldr	r0, [pc, #44]	; (8004204 <MX_TIM3_Init+0x64>)
 80041d6:	f7fe f813 	bl	8002200 <HAL_TIM_ConfigClockSource>
 80041da:	b968      	cbnz	r0, 80041f8 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80041dc:	2300      	movs	r3, #0
 80041de:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80041e0:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80041e2:	4669      	mov	r1, sp
 80041e4:	4807      	ldr	r0, [pc, #28]	; (8004204 <MX_TIM3_Init+0x64>)
 80041e6:	f7fe f879 	bl	80022dc <HAL_TIMEx_MasterConfigSynchronization>
 80041ea:	b940      	cbnz	r0, 80041fe <MX_TIM3_Init+0x5e>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80041ec:	b007      	add	sp, #28
 80041ee:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80041f2:	f7ff fc1b 	bl	8003a2c <Error_Handler>
 80041f6:	e7e9      	b.n	80041cc <MX_TIM3_Init+0x2c>
    Error_Handler();
 80041f8:	f7ff fc18 	bl	8003a2c <Error_Handler>
 80041fc:	e7ee      	b.n	80041dc <MX_TIM3_Init+0x3c>
    Error_Handler();
 80041fe:	f7ff fc15 	bl	8003a2c <Error_Handler>
}
 8004202:	e7f3      	b.n	80041ec <MX_TIM3_Init+0x4c>
 8004204:	20000f2c 	.word	0x20000f2c
 8004208:	40000400 	.word	0x40000400

0800420c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM3)
 800420c:	6802      	ldr	r2, [r0, #0]
 800420e:	4b09      	ldr	r3, [pc, #36]	; (8004234 <HAL_TIM_Base_MspInit+0x28>)
 8004210:	429a      	cmp	r2, r3
 8004212:	d000      	beq.n	8004216 <HAL_TIM_Base_MspInit+0xa>
 8004214:	4770      	bx	lr
{
 8004216:	b082      	sub	sp, #8
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004218:	f503 3303 	add.w	r3, r3, #134144	; 0x20c00
 800421c:	69da      	ldr	r2, [r3, #28]
 800421e:	f042 0202 	orr.w	r2, r2, #2
 8004222:	61da      	str	r2, [r3, #28]
 8004224:	69db      	ldr	r3, [r3, #28]
 8004226:	f003 0302 	and.w	r3, r3, #2
 800422a:	9301      	str	r3, [sp, #4]
 800422c:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800422e:	b002      	add	sp, #8
 8004230:	4770      	bx	lr
 8004232:	bf00      	nop
 8004234:	40000400 	.word	0x40000400

08004238 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8004238:	b508      	push	{r3, lr}
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800423a:	480a      	ldr	r0, [pc, #40]	; (8004264 <MX_USART2_UART_Init+0x2c>)
 800423c:	4b0a      	ldr	r3, [pc, #40]	; (8004268 <MX_USART2_UART_Init+0x30>)
 800423e:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 115200;
 8004240:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8004244:	6043      	str	r3, [r0, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004246:	2300      	movs	r3, #0
 8004248:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800424a:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800424c:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800424e:	220c      	movs	r2, #12
 8004250:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004252:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004254:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004256:	f7fe f949 	bl	80024ec <HAL_UART_Init>
 800425a:	b900      	cbnz	r0, 800425e <MX_USART2_UART_Init+0x26>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800425c:	bd08      	pop	{r3, pc}
    Error_Handler();
 800425e:	f7ff fbe5 	bl	8003a2c <Error_Handler>
}
 8004262:	e7fb      	b.n	800425c <MX_USART2_UART_Init+0x24>
 8004264:	20000f74 	.word	0x20000f74
 8004268:	40004400 	.word	0x40004400

0800426c <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800426c:	b508      	push	{r3, lr}
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800426e:	480b      	ldr	r0, [pc, #44]	; (800429c <MX_USART3_UART_Init+0x30>)
 8004270:	4b0b      	ldr	r3, [pc, #44]	; (80042a0 <MX_USART3_UART_Init+0x34>)
 8004272:	6443      	str	r3, [r0, #68]	; 0x44
  huart3.Init.BaudRate = 115200;
 8004274:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8004278:	6483      	str	r3, [r0, #72]	; 0x48
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800427a:	2300      	movs	r3, #0
 800427c:	64c3      	str	r3, [r0, #76]	; 0x4c
  huart3.Init.StopBits = UART_STOPBITS_1;
 800427e:	6503      	str	r3, [r0, #80]	; 0x50
  huart3.Init.Parity = UART_PARITY_NONE;
 8004280:	6543      	str	r3, [r0, #84]	; 0x54
  huart3.Init.Mode = UART_MODE_TX_RX;
 8004282:	220c      	movs	r2, #12
 8004284:	6582      	str	r2, [r0, #88]	; 0x58
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004286:	65c3      	str	r3, [r0, #92]	; 0x5c
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8004288:	6603      	str	r3, [r0, #96]	; 0x60
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800428a:	3044      	adds	r0, #68	; 0x44
 800428c:	f7fe f92e 	bl	80024ec <HAL_UART_Init>
 8004290:	b900      	cbnz	r0, 8004294 <MX_USART3_UART_Init+0x28>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8004292:	bd08      	pop	{r3, pc}
    Error_Handler();
 8004294:	f7ff fbca 	bl	8003a2c <Error_Handler>
}
 8004298:	e7fb      	b.n	8004292 <MX_USART3_UART_Init+0x26>
 800429a:	bf00      	nop
 800429c:	20000f74 	.word	0x20000f74
 80042a0:	40004800 	.word	0x40004800

080042a4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80042a4:	b570      	push	{r4, r5, r6, lr}
 80042a6:	b088      	sub	sp, #32
 80042a8:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042aa:	2300      	movs	r3, #0
 80042ac:	9304      	str	r3, [sp, #16]
 80042ae:	9305      	str	r3, [sp, #20]
 80042b0:	9306      	str	r3, [sp, #24]
 80042b2:	9307      	str	r3, [sp, #28]
  if(uartHandle->Instance==USART2)
 80042b4:	6803      	ldr	r3, [r0, #0]
 80042b6:	4a67      	ldr	r2, [pc, #412]	; (8004454 <HAL_UART_MspInit+0x1b0>)
 80042b8:	4293      	cmp	r3, r2
 80042ba:	d004      	beq.n	80042c6 <HAL_UART_MspInit+0x22>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
  else if(uartHandle->Instance==USART3)
 80042bc:	4a66      	ldr	r2, [pc, #408]	; (8004458 <HAL_UART_MspInit+0x1b4>)
 80042be:	4293      	cmp	r3, r2
 80042c0:	d051      	beq.n	8004366 <HAL_UART_MspInit+0xc2>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80042c2:	b008      	add	sp, #32
 80042c4:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_USART2_CLK_ENABLE();
 80042c6:	4b65      	ldr	r3, [pc, #404]	; (800445c <HAL_UART_MspInit+0x1b8>)
 80042c8:	69da      	ldr	r2, [r3, #28]
 80042ca:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80042ce:	61da      	str	r2, [r3, #28]
 80042d0:	69da      	ldr	r2, [r3, #28]
 80042d2:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 80042d6:	9200      	str	r2, [sp, #0]
 80042d8:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80042da:	699a      	ldr	r2, [r3, #24]
 80042dc:	f042 0204 	orr.w	r2, r2, #4
 80042e0:	619a      	str	r2, [r3, #24]
 80042e2:	699b      	ldr	r3, [r3, #24]
 80042e4:	f003 0304 	and.w	r3, r3, #4
 80042e8:	9301      	str	r3, [sp, #4]
 80042ea:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = USART2_TX_XBee_Pin;
 80042ec:	2304      	movs	r3, #4
 80042ee:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042f0:	2302      	movs	r3, #2
 80042f2:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80042f4:	2303      	movs	r3, #3
 80042f6:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(USART2_TX_XBee_GPIO_Port, &GPIO_InitStruct);
 80042f8:	4e59      	ldr	r6, [pc, #356]	; (8004460 <HAL_UART_MspInit+0x1bc>)
 80042fa:	a904      	add	r1, sp, #16
 80042fc:	4630      	mov	r0, r6
 80042fe:	f7fd f9f9 	bl	80016f4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = USART2_RX_XBee_Pin;
 8004302:	2308      	movs	r3, #8
 8004304:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004306:	2500      	movs	r5, #0
 8004308:	9505      	str	r5, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800430a:	9506      	str	r5, [sp, #24]
    HAL_GPIO_Init(USART2_RX_XBee_GPIO_Port, &GPIO_InitStruct);
 800430c:	a904      	add	r1, sp, #16
 800430e:	4630      	mov	r0, r6
 8004310:	f7fd f9f0 	bl	80016f4 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8004314:	4853      	ldr	r0, [pc, #332]	; (8004464 <HAL_UART_MspInit+0x1c0>)
 8004316:	4b54      	ldr	r3, [pc, #336]	; (8004468 <HAL_UART_MspInit+0x1c4>)
 8004318:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800431c:	f8c0 508c 	str.w	r5, [r0, #140]	; 0x8c
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004320:	f8c0 5090 	str.w	r5, [r0, #144]	; 0x90
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004324:	2380      	movs	r3, #128	; 0x80
 8004326:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800432a:	f8c0 5098 	str.w	r5, [r0, #152]	; 0x98
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800432e:	f8c0 509c 	str.w	r5, [r0, #156]	; 0x9c
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8004332:	f8c0 50a0 	str.w	r5, [r0, #160]	; 0xa0
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004336:	f8c0 50a4 	str.w	r5, [r0, #164]	; 0xa4
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800433a:	3088      	adds	r0, #136	; 0x88
 800433c:	f7fd f85a 	bl	80013f4 <HAL_DMA_Init>
 8004340:	b970      	cbnz	r0, 8004360 <HAL_UART_MspInit+0xbc>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8004342:	4b48      	ldr	r3, [pc, #288]	; (8004464 <HAL_UART_MspInit+0x1c0>)
 8004344:	f103 0288 	add.w	r2, r3, #136	; 0x88
 8004348:	63a2      	str	r2, [r4, #56]	; 0x38
 800434a:	f8c3 40ac 	str.w	r4, [r3, #172]	; 0xac
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800434e:	2200      	movs	r2, #0
 8004350:	4611      	mov	r1, r2
 8004352:	2026      	movs	r0, #38	; 0x26
 8004354:	f7fc ffde 	bl	8001314 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004358:	2026      	movs	r0, #38	; 0x26
 800435a:	f7fd f813 	bl	8001384 <HAL_NVIC_EnableIRQ>
 800435e:	e7b0      	b.n	80042c2 <HAL_UART_MspInit+0x1e>
      Error_Handler();
 8004360:	f7ff fb64 	bl	8003a2c <Error_Handler>
 8004364:	e7ed      	b.n	8004342 <HAL_UART_MspInit+0x9e>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004366:	4b3d      	ldr	r3, [pc, #244]	; (800445c <HAL_UART_MspInit+0x1b8>)
 8004368:	69da      	ldr	r2, [r3, #28]
 800436a:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800436e:	61da      	str	r2, [r3, #28]
 8004370:	69da      	ldr	r2, [r3, #28]
 8004372:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8004376:	9202      	str	r2, [sp, #8]
 8004378:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800437a:	699a      	ldr	r2, [r3, #24]
 800437c:	f042 0208 	orr.w	r2, r2, #8
 8004380:	619a      	str	r2, [r3, #24]
 8004382:	699b      	ldr	r3, [r3, #24]
 8004384:	f003 0308 	and.w	r3, r3, #8
 8004388:	9303      	str	r3, [sp, #12]
 800438a:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = USART3_TX_LCD_Pin;
 800438c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004390:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004392:	2302      	movs	r3, #2
 8004394:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004396:	2303      	movs	r3, #3
 8004398:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(USART3_TX_LCD_GPIO_Port, &GPIO_InitStruct);
 800439a:	4e34      	ldr	r6, [pc, #208]	; (800446c <HAL_UART_MspInit+0x1c8>)
 800439c:	a904      	add	r1, sp, #16
 800439e:	4630      	mov	r0, r6
 80043a0:	f7fd f9a8 	bl	80016f4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = USART3_RX_LCD_Pin;
 80043a4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80043a8:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80043aa:	2500      	movs	r5, #0
 80043ac:	9505      	str	r5, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043ae:	9506      	str	r5, [sp, #24]
    HAL_GPIO_Init(USART3_RX_LCD_GPIO_Port, &GPIO_InitStruct);
 80043b0:	a904      	add	r1, sp, #16
 80043b2:	4630      	mov	r0, r6
 80043b4:	f7fd f99e 	bl	80016f4 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Channel3;
 80043b8:	482a      	ldr	r0, [pc, #168]	; (8004464 <HAL_UART_MspInit+0x1c0>)
 80043ba:	4b2d      	ldr	r3, [pc, #180]	; (8004470 <HAL_UART_MspInit+0x1cc>)
 80043bc:	f8c0 30cc 	str.w	r3, [r0, #204]	; 0xcc
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80043c0:	f8c0 50d0 	str.w	r5, [r0, #208]	; 0xd0
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80043c4:	f8c0 50d4 	str.w	r5, [r0, #212]	; 0xd4
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80043c8:	2380      	movs	r3, #128	; 0x80
 80043ca:	f8c0 30d8 	str.w	r3, [r0, #216]	; 0xd8
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80043ce:	f8c0 50dc 	str.w	r5, [r0, #220]	; 0xdc
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80043d2:	f8c0 50e0 	str.w	r5, [r0, #224]	; 0xe0
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 80043d6:	f8c0 50e4 	str.w	r5, [r0, #228]	; 0xe4
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80043da:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80043de:	f8c0 30e8 	str.w	r3, [r0, #232]	; 0xe8
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80043e2:	30cc      	adds	r0, #204	; 0xcc
 80043e4:	f7fd f806 	bl	80013f4 <HAL_DMA_Init>
 80043e8:	bb68      	cbnz	r0, 8004446 <HAL_UART_MspInit+0x1a2>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 80043ea:	481e      	ldr	r0, [pc, #120]	; (8004464 <HAL_UART_MspInit+0x1c0>)
 80043ec:	f100 03cc 	add.w	r3, r0, #204	; 0xcc
 80043f0:	63a3      	str	r3, [r4, #56]	; 0x38
 80043f2:	f8c0 40f0 	str.w	r4, [r0, #240]	; 0xf0
    hdma_usart3_tx.Instance = DMA1_Channel2;
 80043f6:	4b1f      	ldr	r3, [pc, #124]	; (8004474 <HAL_UART_MspInit+0x1d0>)
 80043f8:	f8c0 3110 	str.w	r3, [r0, #272]	; 0x110
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80043fc:	2310      	movs	r3, #16
 80043fe:	f8c0 3114 	str.w	r3, [r0, #276]	; 0x114
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004402:	2300      	movs	r3, #0
 8004404:	f8c0 3118 	str.w	r3, [r0, #280]	; 0x118
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004408:	2280      	movs	r2, #128	; 0x80
 800440a:	f8c0 211c 	str.w	r2, [r0, #284]	; 0x11c
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800440e:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004412:	f8c0 3124 	str.w	r3, [r0, #292]	; 0x124
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8004416:	f8c0 3128 	str.w	r3, [r0, #296]	; 0x128
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 800441a:	f8c0 312c 	str.w	r3, [r0, #300]	; 0x12c
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 800441e:	f500 7088 	add.w	r0, r0, #272	; 0x110
 8004422:	f7fc ffe7 	bl	80013f4 <HAL_DMA_Init>
 8004426:	b988      	cbnz	r0, 800444c <HAL_UART_MspInit+0x1a8>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8004428:	4b0e      	ldr	r3, [pc, #56]	; (8004464 <HAL_UART_MspInit+0x1c0>)
 800442a:	f503 7288 	add.w	r2, r3, #272	; 0x110
 800442e:	6362      	str	r2, [r4, #52]	; 0x34
 8004430:	f8c3 4134 	str.w	r4, [r3, #308]	; 0x134
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8004434:	2200      	movs	r2, #0
 8004436:	4611      	mov	r1, r2
 8004438:	2027      	movs	r0, #39	; 0x27
 800443a:	f7fc ff6b 	bl	8001314 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800443e:	2027      	movs	r0, #39	; 0x27
 8004440:	f7fc ffa0 	bl	8001384 <HAL_NVIC_EnableIRQ>
}
 8004444:	e73d      	b.n	80042c2 <HAL_UART_MspInit+0x1e>
      Error_Handler();
 8004446:	f7ff faf1 	bl	8003a2c <Error_Handler>
 800444a:	e7ce      	b.n	80043ea <HAL_UART_MspInit+0x146>
      Error_Handler();
 800444c:	f7ff faee 	bl	8003a2c <Error_Handler>
 8004450:	e7ea      	b.n	8004428 <HAL_UART_MspInit+0x184>
 8004452:	bf00      	nop
 8004454:	40004400 	.word	0x40004400
 8004458:	40004800 	.word	0x40004800
 800445c:	40021000 	.word	0x40021000
 8004460:	40010800 	.word	0x40010800
 8004464:	20000f74 	.word	0x20000f74
 8004468:	4002006c 	.word	0x4002006c
 800446c:	40010c00 	.word	0x40010c00
 8004470:	40020030 	.word	0x40020030
 8004474:	4002001c 	.word	0x4002001c

08004478 <xbeeApiModeSend>:
#include "xbee.h"

SendMode_e mode = BYTES_API;
uint32_t timer_actual_uart = 0;

uint8_t xbeeApiModeSend(char *xbeeBuffer, int buff_size) {
 8004478:	b5f0      	push	{r4, r5, r6, r7, lr}
 800447a:	b089      	sub	sp, #36	; 0x24
 800447c:	4605      	mov	r5, r0
 800447e:	460c      	mov	r4, r1
	/*Send chars through UART (Max 255 chars)*/
	/*Frame with specified address*/
	unsigned  char api_start = '\x7E';
 8004480:	237e      	movs	r3, #126	; 0x7e
 8004482:	f88d 301f 	strb.w	r3, [sp, #31]
	unsigned char api_frame_type = '\x10';
 8004486:	2310      	movs	r3, #16
 8004488:	f88d 301e 	strb.w	r3, [sp, #30]
	unsigned char api_frame_id = '\x00'; /* No response is requested */
 800448c:	2700      	movs	r7, #0
 800448e:	f88d 701d 	strb.w	r7, [sp, #29]
	unsigned char api_dest_address_64b[9] = "\x00\x00\x00\x00\x00\x00\xFF\xFF";
 8004492:	4e53      	ldr	r6, [pc, #332]	; (80045e0 <xbeeApiModeSend+0x168>)
 8004494:	ab05      	add	r3, sp, #20
 8004496:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 800449a:	c303      	stmia	r3!, {r0, r1}
 800449c:	701a      	strb	r2, [r3, #0]
	unsigned char api_dest_address_16b[3] = "\x00\x00";
 800449e:	68f3      	ldr	r3, [r6, #12]
 80044a0:	f8ad 3010 	strh.w	r3, [sp, #16]
 80044a4:	0c1b      	lsrs	r3, r3, #16
 80044a6:	f88d 3012 	strb.w	r3, [sp, #18]
	unsigned char api_broad_radius = '\x00';
 80044aa:	f88d 700f 	strb.w	r7, [sp, #15]
	unsigned char api_options = '\x40';
 80044ae:	2340      	movs	r3, #64	; 0x40
 80044b0:	f88d 300e 	strb.w	r3, [sp, #14]

	/*Aux variables*/
	int i, length_0;

	/*If the buff size is larger than 255, return 'fail'*/
	if (buff_size > 255)
 80044b4:	2cff      	cmp	r4, #255	; 0xff
 80044b6:	f300 8091 	bgt.w	80045dc <xbeeApiModeSend+0x164>
		return 0;
	length = buff_size + 14; /*The frame length is 14 bytes + msg size*/
 80044ba:	f104 060e 	add.w	r6, r4, #14

	/*Checksum calc step by step*/
	checksum = api_frame_type + api_frame_id; /*Sum 'type' and 'ID'*/
 80044be:	2310      	movs	r3, #16
 80044c0:	9302      	str	r3, [sp, #8]
	for (i = 0; i < 8; i++)
 80044c2:	463b      	mov	r3, r7
 80044c4:	e008      	b.n	80044d8 <xbeeApiModeSend+0x60>
		checksum += api_dest_address_64b[i]; /*Sum the 64b address*/
 80044c6:	f103 0220 	add.w	r2, r3, #32
 80044ca:	446a      	add	r2, sp
 80044cc:	f812 1c0c 	ldrb.w	r1, [r2, #-12]
 80044d0:	9a02      	ldr	r2, [sp, #8]
 80044d2:	440a      	add	r2, r1
 80044d4:	9202      	str	r2, [sp, #8]
	for (i = 0; i < 8; i++)
 80044d6:	3301      	adds	r3, #1
 80044d8:	2b07      	cmp	r3, #7
 80044da:	ddf4      	ble.n	80044c6 <xbeeApiModeSend+0x4e>
	for (i = 0; i < 2; i++)
 80044dc:	2300      	movs	r3, #0
 80044de:	e008      	b.n	80044f2 <xbeeApiModeSend+0x7a>
		checksum += api_dest_address_16b[i]; /*Sum the 16b address*/
 80044e0:	f103 0220 	add.w	r2, r3, #32
 80044e4:	446a      	add	r2, sp
 80044e6:	f812 1c10 	ldrb.w	r1, [r2, #-16]
 80044ea:	9a02      	ldr	r2, [sp, #8]
 80044ec:	440a      	add	r2, r1
 80044ee:	9202      	str	r2, [sp, #8]
	for (i = 0; i < 2; i++)
 80044f0:	3301      	adds	r3, #1
 80044f2:	2b01      	cmp	r3, #1
 80044f4:	ddf4      	ble.n	80044e0 <xbeeApiModeSend+0x68>
	checksum += api_broad_radius + api_options; /*Sum 'BroadcastRadius' and 'options'*/
 80044f6:	9b02      	ldr	r3, [sp, #8]
 80044f8:	3340      	adds	r3, #64	; 0x40
 80044fa:	9302      	str	r3, [sp, #8]
	for (i = 0; i < buff_size; i++)
 80044fc:	2300      	movs	r3, #0
 80044fe:	e004      	b.n	800450a <xbeeApiModeSend+0x92>
		checksum += (int) xbeeBuffer[i]; /*Sum the message*/
 8004500:	5ce9      	ldrb	r1, [r5, r3]
 8004502:	9a02      	ldr	r2, [sp, #8]
 8004504:	440a      	add	r2, r1
 8004506:	9202      	str	r2, [sp, #8]
	for (i = 0; i < buff_size; i++)
 8004508:	3301      	adds	r3, #1
 800450a:	42a3      	cmp	r3, r4
 800450c:	dbf8      	blt.n	8004500 <xbeeApiModeSend+0x88>
	checksum = checksum & 0xFF; /*keep only the lowest 8 bits*/
 800450e:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8004512:	9302      	str	r3, [sp, #8]
	checksum = 255 - checksum; /*Negate it and get checksum*/
 8004514:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 8004518:	9302      	str	r3, [sp, #8]


	/*Send message to ALL ID's*/

	HAL_UART_Transmit(&huart2, &api_start, 1, 100); /*Send 'start*/
 800451a:	4f32      	ldr	r7, [pc, #200]	; (80045e4 <xbeeApiModeSend+0x16c>)
 800451c:	2364      	movs	r3, #100	; 0x64
 800451e:	2201      	movs	r2, #1
 8004520:	f10d 011f 	add.w	r1, sp, #31
 8004524:	4638      	mov	r0, r7
 8004526:	f7fe f810 	bl	800254a <HAL_UART_Transmit>
	length_0 = 0xFF00 & length;
 800452a:	f406 437f 	and.w	r3, r6, #65280	; 0xff00
 800452e:	9301      	str	r3, [sp, #4]
	HAL_UART_Transmit(&huart2, &length_0, 1, 100); /*Send 'length' first byte*/
 8004530:	2364      	movs	r3, #100	; 0x64
 8004532:	2201      	movs	r2, #1
 8004534:	a901      	add	r1, sp, #4
 8004536:	4638      	mov	r0, r7
 8004538:	f7fe f807 	bl	800254a <HAL_UART_Transmit>
	length_0 = 0xFF & length;
 800453c:	b2f6      	uxtb	r6, r6
 800453e:	9601      	str	r6, [sp, #4]
	HAL_UART_Transmit(&huart2, &length_0, 1, 100); /*Send 'length' second byte*/
 8004540:	2364      	movs	r3, #100	; 0x64
 8004542:	2201      	movs	r2, #1
 8004544:	a901      	add	r1, sp, #4
 8004546:	4638      	mov	r0, r7
 8004548:	f7fd ffff 	bl	800254a <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, &api_frame_type, 1, 100); /*Send 'freme type'*/
 800454c:	2364      	movs	r3, #100	; 0x64
 800454e:	2201      	movs	r2, #1
 8004550:	f10d 011e 	add.w	r1, sp, #30
 8004554:	4638      	mov	r0, r7
 8004556:	f7fd fff8 	bl	800254a <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, &api_frame_id, 1, 100); /*Send 'freme id'*/
 800455a:	2364      	movs	r3, #100	; 0x64
 800455c:	2201      	movs	r2, #1
 800455e:	f10d 011d 	add.w	r1, sp, #29
 8004562:	4638      	mov	r0, r7
 8004564:	f7fd fff1 	bl	800254a <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, api_dest_address_64b, 8, 100); /*Send '64b address'*/
 8004568:	2364      	movs	r3, #100	; 0x64
 800456a:	2208      	movs	r2, #8
 800456c:	a905      	add	r1, sp, #20
 800456e:	4638      	mov	r0, r7
 8004570:	f7fd ffeb 	bl	800254a <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, api_dest_address_16b, 2, 100); /*Send '16b address'*/
 8004574:	2364      	movs	r3, #100	; 0x64
 8004576:	2202      	movs	r2, #2
 8004578:	a904      	add	r1, sp, #16
 800457a:	4638      	mov	r0, r7
 800457c:	f7fd ffe5 	bl	800254a <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, &api_broad_radius, 1, 100); /*Send 'freme type'*/
 8004580:	2364      	movs	r3, #100	; 0x64
 8004582:	2201      	movs	r2, #1
 8004584:	f10d 010f 	add.w	r1, sp, #15
 8004588:	4638      	mov	r0, r7
 800458a:	f7fd ffde 	bl	800254a <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, &api_options, 1, 100); /*Send 'options'*/
 800458e:	2364      	movs	r3, #100	; 0x64
 8004590:	2201      	movs	r2, #1
 8004592:	f10d 010e 	add.w	r1, sp, #14
 8004596:	4638      	mov	r0, r7
 8004598:	f7fd ffd7 	bl	800254a <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, xbeeBuffer, buff_size, 100); /*Send the message*/
 800459c:	2364      	movs	r3, #100	; 0x64
 800459e:	b2a2      	uxth	r2, r4
 80045a0:	4629      	mov	r1, r5
 80045a2:	4638      	mov	r0, r7
 80045a4:	f7fd ffd1 	bl	800254a <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, &checksum, 1, 100); /*Send 'checksum'*/
 80045a8:	2364      	movs	r3, #100	; 0x64
 80045aa:	2201      	movs	r2, #1
 80045ac:	a902      	add	r1, sp, #8
 80045ae:	4638      	mov	r0, r7
 80045b0:	f7fd ffcb 	bl	800254a <HAL_UART_Transmit>

	/*Reflesh the whatchDog*/

	if (HAL_GetTick() - timer_actual_uart > 60) {
 80045b4:	f7fc fb08 	bl	8000bc8 <HAL_GetTick>
 80045b8:	4b0b      	ldr	r3, [pc, #44]	; (80045e8 <xbeeApiModeSend+0x170>)
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	1ac0      	subs	r0, r0, r3
 80045be:	283c      	cmp	r0, #60	; 0x3c
 80045c0:	d802      	bhi.n	80045c8 <xbeeApiModeSend+0x150>
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_1);
		timer_actual_uart = HAL_GetTick();
	}
	return 1; /*Return 'success'*/
 80045c2:	2001      	movs	r0, #1
}
 80045c4:	b009      	add	sp, #36	; 0x24
 80045c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_1);
 80045c8:	2102      	movs	r1, #2
 80045ca:	4808      	ldr	r0, [pc, #32]	; (80045ec <xbeeApiModeSend+0x174>)
 80045cc:	f7fd f9b1 	bl	8001932 <HAL_GPIO_TogglePin>
		timer_actual_uart = HAL_GetTick();
 80045d0:	f7fc fafa 	bl	8000bc8 <HAL_GetTick>
 80045d4:	4b04      	ldr	r3, [pc, #16]	; (80045e8 <xbeeApiModeSend+0x170>)
 80045d6:	6018      	str	r0, [r3, #0]
	return 1; /*Return 'success'*/
 80045d8:	2001      	movs	r0, #1
 80045da:	e7f3      	b.n	80045c4 <xbeeApiModeSend+0x14c>
		return 0;
 80045dc:	2000      	movs	r0, #0
 80045de:	e7f1      	b.n	80045c4 <xbeeApiModeSend+0x14c>
 80045e0:	080050c4 	.word	0x080050c4
 80045e4:	20000f74 	.word	0x20000f74
 80045e8:	200010c8 	.word	0x200010c8
 80045ec:	40010800 	.word	0x40010800

080045f0 <xbeeSend>:

void xbeeSend(int id, ...) {
 80045f0:	b40f      	push	{r0, r1, r2, r3}
 80045f2:	b500      	push	{lr}
 80045f4:	b0a9      	sub	sp, #164	; 0xa4
 80045f6:	ab2a      	add	r3, sp, #168	; 0xa8
 80045f8:	f853 2b04 	ldr.w	r2, [r3], #4
	va_list args;
	va_start(args, id);
 80045fc:	9327      	str	r3, [sp, #156]	; 0x9c

	uint16_t data_word[4];

	for (int i = 0; i < 4; i++) {
 80045fe:	2300      	movs	r3, #0
 8004600:	e009      	b.n	8004616 <xbeeSend+0x26>
		data_word[i] = (uint16_t) va_arg(args, int);
 8004602:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8004604:	1d08      	adds	r0, r1, #4
 8004606:	9027      	str	r0, [sp, #156]	; 0x9c
 8004608:	8808      	ldrh	r0, [r1, #0]
 800460a:	a928      	add	r1, sp, #160	; 0xa0
 800460c:	eb01 0143 	add.w	r1, r1, r3, lsl #1
 8004610:	f821 0c0c 	strh.w	r0, [r1, #-12]
	for (int i = 0; i < 4; i++) {
 8004614:	3301      	adds	r3, #1
 8004616:	2b03      	cmp	r3, #3
 8004618:	ddf3      	ble.n	8004602 <xbeeSend+0x12>
	}
	va_end(args);

	uint8_t xbeeBuffer[128];
	int len;
	switch (mode) {
 800461a:	4b2d      	ldr	r3, [pc, #180]	; (80046d0 <xbeeSend+0xe0>)
 800461c:	791b      	ldrb	r3, [r3, #4]
 800461e:	2b03      	cmp	r3, #3
 8004620:	d812      	bhi.n	8004648 <xbeeSend+0x58>
 8004622:	e8df f003 	tbb	[pc, r3]
 8004626:	1602      	.short	0x1602
 8004628:	402a      	.short	0x402a
	case BYTES_API:
		xbeeBuffer[0] = (id);
 800462a:	f88d 2014 	strb.w	r2, [sp, #20]
		xbeeBuffer[1] = (id >> 8);
 800462e:	1212      	asrs	r2, r2, #8
 8004630:	f88d 2015 	strb.w	r2, [sp, #21]
		memcpy(xbeeBuffer + 2, data_word, 8);
 8004634:	ab25      	add	r3, sp, #148	; 0x94
 8004636:	cb03      	ldmia	r3!, {r0, r1}
 8004638:	f8cd 0016 	str.w	r0, [sp, #22]
 800463c:	f8cd 101a 	str.w	r1, [sp, #26]
		len = 10;
		xbeeApiModeSend(xbeeBuffer, len);
 8004640:	210a      	movs	r1, #10
 8004642:	a805      	add	r0, sp, #20
 8004644:	f7ff ff18 	bl	8004478 <xbeeApiModeSend>
		memcpy(xbeeBuffer + 10, '\n', 1);
		HAL_UART_Transmit(&huart2, xbeeBuffer, 11, 100);
	}

//	HAL_Delay(DELAY_XBEE);
}
 8004648:	b029      	add	sp, #164	; 0xa4
 800464a:	f85d eb04 	ldr.w	lr, [sp], #4
 800464e:	b004      	add	sp, #16
 8004650:	4770      	bx	lr
				data_word[1], data_word[2], data_word[3]);
 8004652:	f8bd 3096 	ldrh.w	r3, [sp, #150]	; 0x96
 8004656:	f8bd 1098 	ldrh.w	r1, [sp, #152]	; 0x98
 800465a:	f8bd 009a 	ldrh.w	r0, [sp, #154]	; 0x9a
		len = sprintf(xbeeBuffer, "%u\t%u\t%u\t%u\t%u", id, data_word[0],
 800465e:	9002      	str	r0, [sp, #8]
 8004660:	9101      	str	r1, [sp, #4]
 8004662:	9300      	str	r3, [sp, #0]
 8004664:	f8bd 3094 	ldrh.w	r3, [sp, #148]	; 0x94
 8004668:	491a      	ldr	r1, [pc, #104]	; (80046d4 <xbeeSend+0xe4>)
 800466a:	a805      	add	r0, sp, #20
 800466c:	f000 f88a 	bl	8004784 <siprintf>
 8004670:	4601      	mov	r1, r0
		xbeeApiModeSend(xbeeBuffer, len);
 8004672:	a805      	add	r0, sp, #20
 8004674:	f7ff ff00 	bl	8004478 <xbeeApiModeSend>
		break;
 8004678:	e7e6      	b.n	8004648 <xbeeSend+0x58>
				data_word[1], data_word[2], data_word[3]);
 800467a:	f8bd 3096 	ldrh.w	r3, [sp, #150]	; 0x96
 800467e:	f8bd 1098 	ldrh.w	r1, [sp, #152]	; 0x98
 8004682:	f8bd 009a 	ldrh.w	r0, [sp, #154]	; 0x9a
		len = sprintf(xbeeBuffer, "%u\t%u\t%u\t%u\t%u\n", id, data_word[0],
 8004686:	9002      	str	r0, [sp, #8]
 8004688:	9101      	str	r1, [sp, #4]
 800468a:	9300      	str	r3, [sp, #0]
 800468c:	f8bd 3094 	ldrh.w	r3, [sp, #148]	; 0x94
 8004690:	4911      	ldr	r1, [pc, #68]	; (80046d8 <xbeeSend+0xe8>)
 8004692:	a805      	add	r0, sp, #20
 8004694:	f000 f876 	bl	8004784 <siprintf>
		HAL_UART_Transmit(&huart2, xbeeBuffer, len, 100);
 8004698:	2364      	movs	r3, #100	; 0x64
 800469a:	b282      	uxth	r2, r0
 800469c:	a905      	add	r1, sp, #20
 800469e:	480f      	ldr	r0, [pc, #60]	; (80046dc <xbeeSend+0xec>)
 80046a0:	f7fd ff53 	bl	800254a <HAL_UART_Transmit>
		break;
 80046a4:	e7d0      	b.n	8004648 <xbeeSend+0x58>
		memcpy(xbeeBuffer, id, sizeof(uint16_t));
 80046a6:	8813      	ldrh	r3, [r2, #0]
 80046a8:	f8ad 3014 	strh.w	r3, [sp, #20]
		memcpy(xbeeBuffer + 2, data_word, sizeof(uint16_t) * 4);
 80046ac:	ab25      	add	r3, sp, #148	; 0x94
 80046ae:	cb03      	ldmia	r3!, {r0, r1}
 80046b0:	f8cd 0016 	str.w	r0, [sp, #22]
 80046b4:	f8cd 101a 	str.w	r1, [sp, #26]
		memcpy(xbeeBuffer + 10, '\n', 1);
 80046b8:	2300      	movs	r3, #0
 80046ba:	7a9b      	ldrb	r3, [r3, #10]
 80046bc:	f88d 301e 	strb.w	r3, [sp, #30]
		HAL_UART_Transmit(&huart2, xbeeBuffer, 11, 100);
 80046c0:	2364      	movs	r3, #100	; 0x64
 80046c2:	220b      	movs	r2, #11
 80046c4:	a905      	add	r1, sp, #20
 80046c6:	4805      	ldr	r0, [pc, #20]	; (80046dc <xbeeSend+0xec>)
 80046c8:	f7fd ff3f 	bl	800254a <HAL_UART_Transmit>
}
 80046cc:	e7bc      	b.n	8004648 <xbeeSend+0x58>
 80046ce:	bf00      	nop
 80046d0:	200010c8 	.word	0x200010c8
 80046d4:	0800529c 	.word	0x0800529c
 80046d8:	080052ac 	.word	0x080052ac
 80046dc:	20000f74 	.word	0x20000f74

080046e0 <Reset_Handler>:
 80046e0:	2100      	movs	r1, #0
 80046e2:	e003      	b.n	80046ec <LoopCopyDataInit>

080046e4 <CopyDataInit>:
 80046e4:	4b0b      	ldr	r3, [pc, #44]	; (8004714 <LoopFillZerobss+0x14>)
 80046e6:	585b      	ldr	r3, [r3, r1]
 80046e8:	5043      	str	r3, [r0, r1]
 80046ea:	3104      	adds	r1, #4

080046ec <LoopCopyDataInit>:
 80046ec:	480a      	ldr	r0, [pc, #40]	; (8004718 <LoopFillZerobss+0x18>)
 80046ee:	4b0b      	ldr	r3, [pc, #44]	; (800471c <LoopFillZerobss+0x1c>)
 80046f0:	1842      	adds	r2, r0, r1
 80046f2:	429a      	cmp	r2, r3
 80046f4:	d3f6      	bcc.n	80046e4 <CopyDataInit>
 80046f6:	4a0a      	ldr	r2, [pc, #40]	; (8004720 <LoopFillZerobss+0x20>)
 80046f8:	e002      	b.n	8004700 <LoopFillZerobss>

080046fa <FillZerobss>:
 80046fa:	2300      	movs	r3, #0
 80046fc:	f842 3b04 	str.w	r3, [r2], #4

08004700 <LoopFillZerobss>:
 8004700:	4b08      	ldr	r3, [pc, #32]	; (8004724 <LoopFillZerobss+0x24>)
 8004702:	429a      	cmp	r2, r3
 8004704:	d3f9      	bcc.n	80046fa <FillZerobss>
 8004706:	f7ff fb75 	bl	8003df4 <SystemInit>
 800470a:	f000 f80f 	bl	800472c <__libc_init_array>
 800470e:	f7ff f96f 	bl	80039f0 <main>
 8004712:	4770      	bx	lr
 8004714:	080052f8 	.word	0x080052f8
 8004718:	20000000 	.word	0x20000000
 800471c:	20000080 	.word	0x20000080
 8004720:	20000080 	.word	0x20000080
 8004724:	200010e4 	.word	0x200010e4

08004728 <ADC1_2_IRQHandler>:
 8004728:	e7fe      	b.n	8004728 <ADC1_2_IRQHandler>
	...

0800472c <__libc_init_array>:
 800472c:	b570      	push	{r4, r5, r6, lr}
 800472e:	2600      	movs	r6, #0
 8004730:	4d0c      	ldr	r5, [pc, #48]	; (8004764 <__libc_init_array+0x38>)
 8004732:	4c0d      	ldr	r4, [pc, #52]	; (8004768 <__libc_init_array+0x3c>)
 8004734:	1b64      	subs	r4, r4, r5
 8004736:	10a4      	asrs	r4, r4, #2
 8004738:	42a6      	cmp	r6, r4
 800473a:	d109      	bne.n	8004750 <__libc_init_array+0x24>
 800473c:	f000 fcaa 	bl	8005094 <_init>
 8004740:	2600      	movs	r6, #0
 8004742:	4d0a      	ldr	r5, [pc, #40]	; (800476c <__libc_init_array+0x40>)
 8004744:	4c0a      	ldr	r4, [pc, #40]	; (8004770 <__libc_init_array+0x44>)
 8004746:	1b64      	subs	r4, r4, r5
 8004748:	10a4      	asrs	r4, r4, #2
 800474a:	42a6      	cmp	r6, r4
 800474c:	d105      	bne.n	800475a <__libc_init_array+0x2e>
 800474e:	bd70      	pop	{r4, r5, r6, pc}
 8004750:	f855 3b04 	ldr.w	r3, [r5], #4
 8004754:	4798      	blx	r3
 8004756:	3601      	adds	r6, #1
 8004758:	e7ee      	b.n	8004738 <__libc_init_array+0xc>
 800475a:	f855 3b04 	ldr.w	r3, [r5], #4
 800475e:	4798      	blx	r3
 8004760:	3601      	adds	r6, #1
 8004762:	e7f2      	b.n	800474a <__libc_init_array+0x1e>
 8004764:	080052f0 	.word	0x080052f0
 8004768:	080052f0 	.word	0x080052f0
 800476c:	080052f0 	.word	0x080052f0
 8004770:	080052f4 	.word	0x080052f4

08004774 <memset>:
 8004774:	4603      	mov	r3, r0
 8004776:	4402      	add	r2, r0
 8004778:	4293      	cmp	r3, r2
 800477a:	d100      	bne.n	800477e <memset+0xa>
 800477c:	4770      	bx	lr
 800477e:	f803 1b01 	strb.w	r1, [r3], #1
 8004782:	e7f9      	b.n	8004778 <memset+0x4>

08004784 <siprintf>:
 8004784:	b40e      	push	{r1, r2, r3}
 8004786:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800478a:	b500      	push	{lr}
 800478c:	b09c      	sub	sp, #112	; 0x70
 800478e:	ab1d      	add	r3, sp, #116	; 0x74
 8004790:	9002      	str	r0, [sp, #8]
 8004792:	9006      	str	r0, [sp, #24]
 8004794:	9107      	str	r1, [sp, #28]
 8004796:	9104      	str	r1, [sp, #16]
 8004798:	4808      	ldr	r0, [pc, #32]	; (80047bc <siprintf+0x38>)
 800479a:	4909      	ldr	r1, [pc, #36]	; (80047c0 <siprintf+0x3c>)
 800479c:	f853 2b04 	ldr.w	r2, [r3], #4
 80047a0:	9105      	str	r1, [sp, #20]
 80047a2:	6800      	ldr	r0, [r0, #0]
 80047a4:	a902      	add	r1, sp, #8
 80047a6:	9301      	str	r3, [sp, #4]
 80047a8:	f000 f868 	bl	800487c <_svfiprintf_r>
 80047ac:	2200      	movs	r2, #0
 80047ae:	9b02      	ldr	r3, [sp, #8]
 80047b0:	701a      	strb	r2, [r3, #0]
 80047b2:	b01c      	add	sp, #112	; 0x70
 80047b4:	f85d eb04 	ldr.w	lr, [sp], #4
 80047b8:	b003      	add	sp, #12
 80047ba:	4770      	bx	lr
 80047bc:	2000001c 	.word	0x2000001c
 80047c0:	ffff0208 	.word	0xffff0208

080047c4 <__ssputs_r>:
 80047c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80047c8:	688e      	ldr	r6, [r1, #8]
 80047ca:	4682      	mov	sl, r0
 80047cc:	429e      	cmp	r6, r3
 80047ce:	460c      	mov	r4, r1
 80047d0:	4690      	mov	r8, r2
 80047d2:	461f      	mov	r7, r3
 80047d4:	d838      	bhi.n	8004848 <__ssputs_r+0x84>
 80047d6:	898a      	ldrh	r2, [r1, #12]
 80047d8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80047dc:	d032      	beq.n	8004844 <__ssputs_r+0x80>
 80047de:	6825      	ldr	r5, [r4, #0]
 80047e0:	6909      	ldr	r1, [r1, #16]
 80047e2:	3301      	adds	r3, #1
 80047e4:	eba5 0901 	sub.w	r9, r5, r1
 80047e8:	6965      	ldr	r5, [r4, #20]
 80047ea:	444b      	add	r3, r9
 80047ec:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80047f0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80047f4:	106d      	asrs	r5, r5, #1
 80047f6:	429d      	cmp	r5, r3
 80047f8:	bf38      	it	cc
 80047fa:	461d      	movcc	r5, r3
 80047fc:	0553      	lsls	r3, r2, #21
 80047fe:	d531      	bpl.n	8004864 <__ssputs_r+0xa0>
 8004800:	4629      	mov	r1, r5
 8004802:	f000 fb6f 	bl	8004ee4 <_malloc_r>
 8004806:	4606      	mov	r6, r0
 8004808:	b950      	cbnz	r0, 8004820 <__ssputs_r+0x5c>
 800480a:	230c      	movs	r3, #12
 800480c:	f04f 30ff 	mov.w	r0, #4294967295
 8004810:	f8ca 3000 	str.w	r3, [sl]
 8004814:	89a3      	ldrh	r3, [r4, #12]
 8004816:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800481a:	81a3      	strh	r3, [r4, #12]
 800481c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004820:	464a      	mov	r2, r9
 8004822:	6921      	ldr	r1, [r4, #16]
 8004824:	f000 face 	bl	8004dc4 <memcpy>
 8004828:	89a3      	ldrh	r3, [r4, #12]
 800482a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800482e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004832:	81a3      	strh	r3, [r4, #12]
 8004834:	6126      	str	r6, [r4, #16]
 8004836:	444e      	add	r6, r9
 8004838:	6026      	str	r6, [r4, #0]
 800483a:	463e      	mov	r6, r7
 800483c:	6165      	str	r5, [r4, #20]
 800483e:	eba5 0509 	sub.w	r5, r5, r9
 8004842:	60a5      	str	r5, [r4, #8]
 8004844:	42be      	cmp	r6, r7
 8004846:	d900      	bls.n	800484a <__ssputs_r+0x86>
 8004848:	463e      	mov	r6, r7
 800484a:	4632      	mov	r2, r6
 800484c:	4641      	mov	r1, r8
 800484e:	6820      	ldr	r0, [r4, #0]
 8004850:	f000 fac6 	bl	8004de0 <memmove>
 8004854:	68a3      	ldr	r3, [r4, #8]
 8004856:	2000      	movs	r0, #0
 8004858:	1b9b      	subs	r3, r3, r6
 800485a:	60a3      	str	r3, [r4, #8]
 800485c:	6823      	ldr	r3, [r4, #0]
 800485e:	4433      	add	r3, r6
 8004860:	6023      	str	r3, [r4, #0]
 8004862:	e7db      	b.n	800481c <__ssputs_r+0x58>
 8004864:	462a      	mov	r2, r5
 8004866:	f000 fbb1 	bl	8004fcc <_realloc_r>
 800486a:	4606      	mov	r6, r0
 800486c:	2800      	cmp	r0, #0
 800486e:	d1e1      	bne.n	8004834 <__ssputs_r+0x70>
 8004870:	4650      	mov	r0, sl
 8004872:	6921      	ldr	r1, [r4, #16]
 8004874:	f000 face 	bl	8004e14 <_free_r>
 8004878:	e7c7      	b.n	800480a <__ssputs_r+0x46>
	...

0800487c <_svfiprintf_r>:
 800487c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004880:	4698      	mov	r8, r3
 8004882:	898b      	ldrh	r3, [r1, #12]
 8004884:	4607      	mov	r7, r0
 8004886:	061b      	lsls	r3, r3, #24
 8004888:	460d      	mov	r5, r1
 800488a:	4614      	mov	r4, r2
 800488c:	b09d      	sub	sp, #116	; 0x74
 800488e:	d50e      	bpl.n	80048ae <_svfiprintf_r+0x32>
 8004890:	690b      	ldr	r3, [r1, #16]
 8004892:	b963      	cbnz	r3, 80048ae <_svfiprintf_r+0x32>
 8004894:	2140      	movs	r1, #64	; 0x40
 8004896:	f000 fb25 	bl	8004ee4 <_malloc_r>
 800489a:	6028      	str	r0, [r5, #0]
 800489c:	6128      	str	r0, [r5, #16]
 800489e:	b920      	cbnz	r0, 80048aa <_svfiprintf_r+0x2e>
 80048a0:	230c      	movs	r3, #12
 80048a2:	603b      	str	r3, [r7, #0]
 80048a4:	f04f 30ff 	mov.w	r0, #4294967295
 80048a8:	e0d1      	b.n	8004a4e <_svfiprintf_r+0x1d2>
 80048aa:	2340      	movs	r3, #64	; 0x40
 80048ac:	616b      	str	r3, [r5, #20]
 80048ae:	2300      	movs	r3, #0
 80048b0:	9309      	str	r3, [sp, #36]	; 0x24
 80048b2:	2320      	movs	r3, #32
 80048b4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80048b8:	2330      	movs	r3, #48	; 0x30
 80048ba:	f04f 0901 	mov.w	r9, #1
 80048be:	f8cd 800c 	str.w	r8, [sp, #12]
 80048c2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8004a68 <_svfiprintf_r+0x1ec>
 80048c6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80048ca:	4623      	mov	r3, r4
 80048cc:	469a      	mov	sl, r3
 80048ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 80048d2:	b10a      	cbz	r2, 80048d8 <_svfiprintf_r+0x5c>
 80048d4:	2a25      	cmp	r2, #37	; 0x25
 80048d6:	d1f9      	bne.n	80048cc <_svfiprintf_r+0x50>
 80048d8:	ebba 0b04 	subs.w	fp, sl, r4
 80048dc:	d00b      	beq.n	80048f6 <_svfiprintf_r+0x7a>
 80048de:	465b      	mov	r3, fp
 80048e0:	4622      	mov	r2, r4
 80048e2:	4629      	mov	r1, r5
 80048e4:	4638      	mov	r0, r7
 80048e6:	f7ff ff6d 	bl	80047c4 <__ssputs_r>
 80048ea:	3001      	adds	r0, #1
 80048ec:	f000 80aa 	beq.w	8004a44 <_svfiprintf_r+0x1c8>
 80048f0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80048f2:	445a      	add	r2, fp
 80048f4:	9209      	str	r2, [sp, #36]	; 0x24
 80048f6:	f89a 3000 	ldrb.w	r3, [sl]
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	f000 80a2 	beq.w	8004a44 <_svfiprintf_r+0x1c8>
 8004900:	2300      	movs	r3, #0
 8004902:	f04f 32ff 	mov.w	r2, #4294967295
 8004906:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800490a:	f10a 0a01 	add.w	sl, sl, #1
 800490e:	9304      	str	r3, [sp, #16]
 8004910:	9307      	str	r3, [sp, #28]
 8004912:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004916:	931a      	str	r3, [sp, #104]	; 0x68
 8004918:	4654      	mov	r4, sl
 800491a:	2205      	movs	r2, #5
 800491c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004920:	4851      	ldr	r0, [pc, #324]	; (8004a68 <_svfiprintf_r+0x1ec>)
 8004922:	f000 fa41 	bl	8004da8 <memchr>
 8004926:	9a04      	ldr	r2, [sp, #16]
 8004928:	b9d8      	cbnz	r0, 8004962 <_svfiprintf_r+0xe6>
 800492a:	06d0      	lsls	r0, r2, #27
 800492c:	bf44      	itt	mi
 800492e:	2320      	movmi	r3, #32
 8004930:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004934:	0711      	lsls	r1, r2, #28
 8004936:	bf44      	itt	mi
 8004938:	232b      	movmi	r3, #43	; 0x2b
 800493a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800493e:	f89a 3000 	ldrb.w	r3, [sl]
 8004942:	2b2a      	cmp	r3, #42	; 0x2a
 8004944:	d015      	beq.n	8004972 <_svfiprintf_r+0xf6>
 8004946:	4654      	mov	r4, sl
 8004948:	2000      	movs	r0, #0
 800494a:	f04f 0c0a 	mov.w	ip, #10
 800494e:	9a07      	ldr	r2, [sp, #28]
 8004950:	4621      	mov	r1, r4
 8004952:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004956:	3b30      	subs	r3, #48	; 0x30
 8004958:	2b09      	cmp	r3, #9
 800495a:	d94e      	bls.n	80049fa <_svfiprintf_r+0x17e>
 800495c:	b1b0      	cbz	r0, 800498c <_svfiprintf_r+0x110>
 800495e:	9207      	str	r2, [sp, #28]
 8004960:	e014      	b.n	800498c <_svfiprintf_r+0x110>
 8004962:	eba0 0308 	sub.w	r3, r0, r8
 8004966:	fa09 f303 	lsl.w	r3, r9, r3
 800496a:	4313      	orrs	r3, r2
 800496c:	46a2      	mov	sl, r4
 800496e:	9304      	str	r3, [sp, #16]
 8004970:	e7d2      	b.n	8004918 <_svfiprintf_r+0x9c>
 8004972:	9b03      	ldr	r3, [sp, #12]
 8004974:	1d19      	adds	r1, r3, #4
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	9103      	str	r1, [sp, #12]
 800497a:	2b00      	cmp	r3, #0
 800497c:	bfbb      	ittet	lt
 800497e:	425b      	neglt	r3, r3
 8004980:	f042 0202 	orrlt.w	r2, r2, #2
 8004984:	9307      	strge	r3, [sp, #28]
 8004986:	9307      	strlt	r3, [sp, #28]
 8004988:	bfb8      	it	lt
 800498a:	9204      	strlt	r2, [sp, #16]
 800498c:	7823      	ldrb	r3, [r4, #0]
 800498e:	2b2e      	cmp	r3, #46	; 0x2e
 8004990:	d10c      	bne.n	80049ac <_svfiprintf_r+0x130>
 8004992:	7863      	ldrb	r3, [r4, #1]
 8004994:	2b2a      	cmp	r3, #42	; 0x2a
 8004996:	d135      	bne.n	8004a04 <_svfiprintf_r+0x188>
 8004998:	9b03      	ldr	r3, [sp, #12]
 800499a:	3402      	adds	r4, #2
 800499c:	1d1a      	adds	r2, r3, #4
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	9203      	str	r2, [sp, #12]
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	bfb8      	it	lt
 80049a6:	f04f 33ff 	movlt.w	r3, #4294967295
 80049aa:	9305      	str	r3, [sp, #20]
 80049ac:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8004a6c <_svfiprintf_r+0x1f0>
 80049b0:	2203      	movs	r2, #3
 80049b2:	4650      	mov	r0, sl
 80049b4:	7821      	ldrb	r1, [r4, #0]
 80049b6:	f000 f9f7 	bl	8004da8 <memchr>
 80049ba:	b140      	cbz	r0, 80049ce <_svfiprintf_r+0x152>
 80049bc:	2340      	movs	r3, #64	; 0x40
 80049be:	eba0 000a 	sub.w	r0, r0, sl
 80049c2:	fa03 f000 	lsl.w	r0, r3, r0
 80049c6:	9b04      	ldr	r3, [sp, #16]
 80049c8:	3401      	adds	r4, #1
 80049ca:	4303      	orrs	r3, r0
 80049cc:	9304      	str	r3, [sp, #16]
 80049ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80049d2:	2206      	movs	r2, #6
 80049d4:	4826      	ldr	r0, [pc, #152]	; (8004a70 <_svfiprintf_r+0x1f4>)
 80049d6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80049da:	f000 f9e5 	bl	8004da8 <memchr>
 80049de:	2800      	cmp	r0, #0
 80049e0:	d038      	beq.n	8004a54 <_svfiprintf_r+0x1d8>
 80049e2:	4b24      	ldr	r3, [pc, #144]	; (8004a74 <_svfiprintf_r+0x1f8>)
 80049e4:	bb1b      	cbnz	r3, 8004a2e <_svfiprintf_r+0x1b2>
 80049e6:	9b03      	ldr	r3, [sp, #12]
 80049e8:	3307      	adds	r3, #7
 80049ea:	f023 0307 	bic.w	r3, r3, #7
 80049ee:	3308      	adds	r3, #8
 80049f0:	9303      	str	r3, [sp, #12]
 80049f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80049f4:	4433      	add	r3, r6
 80049f6:	9309      	str	r3, [sp, #36]	; 0x24
 80049f8:	e767      	b.n	80048ca <_svfiprintf_r+0x4e>
 80049fa:	460c      	mov	r4, r1
 80049fc:	2001      	movs	r0, #1
 80049fe:	fb0c 3202 	mla	r2, ip, r2, r3
 8004a02:	e7a5      	b.n	8004950 <_svfiprintf_r+0xd4>
 8004a04:	2300      	movs	r3, #0
 8004a06:	f04f 0c0a 	mov.w	ip, #10
 8004a0a:	4619      	mov	r1, r3
 8004a0c:	3401      	adds	r4, #1
 8004a0e:	9305      	str	r3, [sp, #20]
 8004a10:	4620      	mov	r0, r4
 8004a12:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004a16:	3a30      	subs	r2, #48	; 0x30
 8004a18:	2a09      	cmp	r2, #9
 8004a1a:	d903      	bls.n	8004a24 <_svfiprintf_r+0x1a8>
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d0c5      	beq.n	80049ac <_svfiprintf_r+0x130>
 8004a20:	9105      	str	r1, [sp, #20]
 8004a22:	e7c3      	b.n	80049ac <_svfiprintf_r+0x130>
 8004a24:	4604      	mov	r4, r0
 8004a26:	2301      	movs	r3, #1
 8004a28:	fb0c 2101 	mla	r1, ip, r1, r2
 8004a2c:	e7f0      	b.n	8004a10 <_svfiprintf_r+0x194>
 8004a2e:	ab03      	add	r3, sp, #12
 8004a30:	9300      	str	r3, [sp, #0]
 8004a32:	462a      	mov	r2, r5
 8004a34:	4638      	mov	r0, r7
 8004a36:	4b10      	ldr	r3, [pc, #64]	; (8004a78 <_svfiprintf_r+0x1fc>)
 8004a38:	a904      	add	r1, sp, #16
 8004a3a:	f3af 8000 	nop.w
 8004a3e:	1c42      	adds	r2, r0, #1
 8004a40:	4606      	mov	r6, r0
 8004a42:	d1d6      	bne.n	80049f2 <_svfiprintf_r+0x176>
 8004a44:	89ab      	ldrh	r3, [r5, #12]
 8004a46:	065b      	lsls	r3, r3, #25
 8004a48:	f53f af2c 	bmi.w	80048a4 <_svfiprintf_r+0x28>
 8004a4c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004a4e:	b01d      	add	sp, #116	; 0x74
 8004a50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a54:	ab03      	add	r3, sp, #12
 8004a56:	9300      	str	r3, [sp, #0]
 8004a58:	462a      	mov	r2, r5
 8004a5a:	4638      	mov	r0, r7
 8004a5c:	4b06      	ldr	r3, [pc, #24]	; (8004a78 <_svfiprintf_r+0x1fc>)
 8004a5e:	a904      	add	r1, sp, #16
 8004a60:	f000 f87c 	bl	8004b5c <_printf_i>
 8004a64:	e7eb      	b.n	8004a3e <_svfiprintf_r+0x1c2>
 8004a66:	bf00      	nop
 8004a68:	080052bc 	.word	0x080052bc
 8004a6c:	080052c2 	.word	0x080052c2
 8004a70:	080052c6 	.word	0x080052c6
 8004a74:	00000000 	.word	0x00000000
 8004a78:	080047c5 	.word	0x080047c5

08004a7c <_printf_common>:
 8004a7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004a80:	4616      	mov	r6, r2
 8004a82:	4699      	mov	r9, r3
 8004a84:	688a      	ldr	r2, [r1, #8]
 8004a86:	690b      	ldr	r3, [r1, #16]
 8004a88:	4607      	mov	r7, r0
 8004a8a:	4293      	cmp	r3, r2
 8004a8c:	bfb8      	it	lt
 8004a8e:	4613      	movlt	r3, r2
 8004a90:	6033      	str	r3, [r6, #0]
 8004a92:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004a96:	460c      	mov	r4, r1
 8004a98:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004a9c:	b10a      	cbz	r2, 8004aa2 <_printf_common+0x26>
 8004a9e:	3301      	adds	r3, #1
 8004aa0:	6033      	str	r3, [r6, #0]
 8004aa2:	6823      	ldr	r3, [r4, #0]
 8004aa4:	0699      	lsls	r1, r3, #26
 8004aa6:	bf42      	ittt	mi
 8004aa8:	6833      	ldrmi	r3, [r6, #0]
 8004aaa:	3302      	addmi	r3, #2
 8004aac:	6033      	strmi	r3, [r6, #0]
 8004aae:	6825      	ldr	r5, [r4, #0]
 8004ab0:	f015 0506 	ands.w	r5, r5, #6
 8004ab4:	d106      	bne.n	8004ac4 <_printf_common+0x48>
 8004ab6:	f104 0a19 	add.w	sl, r4, #25
 8004aba:	68e3      	ldr	r3, [r4, #12]
 8004abc:	6832      	ldr	r2, [r6, #0]
 8004abe:	1a9b      	subs	r3, r3, r2
 8004ac0:	42ab      	cmp	r3, r5
 8004ac2:	dc28      	bgt.n	8004b16 <_printf_common+0x9a>
 8004ac4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004ac8:	1e13      	subs	r3, r2, #0
 8004aca:	6822      	ldr	r2, [r4, #0]
 8004acc:	bf18      	it	ne
 8004ace:	2301      	movne	r3, #1
 8004ad0:	0692      	lsls	r2, r2, #26
 8004ad2:	d42d      	bmi.n	8004b30 <_printf_common+0xb4>
 8004ad4:	4649      	mov	r1, r9
 8004ad6:	4638      	mov	r0, r7
 8004ad8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004adc:	47c0      	blx	r8
 8004ade:	3001      	adds	r0, #1
 8004ae0:	d020      	beq.n	8004b24 <_printf_common+0xa8>
 8004ae2:	6823      	ldr	r3, [r4, #0]
 8004ae4:	68e5      	ldr	r5, [r4, #12]
 8004ae6:	f003 0306 	and.w	r3, r3, #6
 8004aea:	2b04      	cmp	r3, #4
 8004aec:	bf18      	it	ne
 8004aee:	2500      	movne	r5, #0
 8004af0:	6832      	ldr	r2, [r6, #0]
 8004af2:	f04f 0600 	mov.w	r6, #0
 8004af6:	68a3      	ldr	r3, [r4, #8]
 8004af8:	bf08      	it	eq
 8004afa:	1aad      	subeq	r5, r5, r2
 8004afc:	6922      	ldr	r2, [r4, #16]
 8004afe:	bf08      	it	eq
 8004b00:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004b04:	4293      	cmp	r3, r2
 8004b06:	bfc4      	itt	gt
 8004b08:	1a9b      	subgt	r3, r3, r2
 8004b0a:	18ed      	addgt	r5, r5, r3
 8004b0c:	341a      	adds	r4, #26
 8004b0e:	42b5      	cmp	r5, r6
 8004b10:	d11a      	bne.n	8004b48 <_printf_common+0xcc>
 8004b12:	2000      	movs	r0, #0
 8004b14:	e008      	b.n	8004b28 <_printf_common+0xac>
 8004b16:	2301      	movs	r3, #1
 8004b18:	4652      	mov	r2, sl
 8004b1a:	4649      	mov	r1, r9
 8004b1c:	4638      	mov	r0, r7
 8004b1e:	47c0      	blx	r8
 8004b20:	3001      	adds	r0, #1
 8004b22:	d103      	bne.n	8004b2c <_printf_common+0xb0>
 8004b24:	f04f 30ff 	mov.w	r0, #4294967295
 8004b28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b2c:	3501      	adds	r5, #1
 8004b2e:	e7c4      	b.n	8004aba <_printf_common+0x3e>
 8004b30:	2030      	movs	r0, #48	; 0x30
 8004b32:	18e1      	adds	r1, r4, r3
 8004b34:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004b38:	1c5a      	adds	r2, r3, #1
 8004b3a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004b3e:	4422      	add	r2, r4
 8004b40:	3302      	adds	r3, #2
 8004b42:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004b46:	e7c5      	b.n	8004ad4 <_printf_common+0x58>
 8004b48:	2301      	movs	r3, #1
 8004b4a:	4622      	mov	r2, r4
 8004b4c:	4649      	mov	r1, r9
 8004b4e:	4638      	mov	r0, r7
 8004b50:	47c0      	blx	r8
 8004b52:	3001      	adds	r0, #1
 8004b54:	d0e6      	beq.n	8004b24 <_printf_common+0xa8>
 8004b56:	3601      	adds	r6, #1
 8004b58:	e7d9      	b.n	8004b0e <_printf_common+0x92>
	...

08004b5c <_printf_i>:
 8004b5c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004b60:	7e0f      	ldrb	r7, [r1, #24]
 8004b62:	4691      	mov	r9, r2
 8004b64:	2f78      	cmp	r7, #120	; 0x78
 8004b66:	4680      	mov	r8, r0
 8004b68:	460c      	mov	r4, r1
 8004b6a:	469a      	mov	sl, r3
 8004b6c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004b6e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004b72:	d807      	bhi.n	8004b84 <_printf_i+0x28>
 8004b74:	2f62      	cmp	r7, #98	; 0x62
 8004b76:	d80a      	bhi.n	8004b8e <_printf_i+0x32>
 8004b78:	2f00      	cmp	r7, #0
 8004b7a:	f000 80d9 	beq.w	8004d30 <_printf_i+0x1d4>
 8004b7e:	2f58      	cmp	r7, #88	; 0x58
 8004b80:	f000 80a4 	beq.w	8004ccc <_printf_i+0x170>
 8004b84:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004b88:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004b8c:	e03a      	b.n	8004c04 <_printf_i+0xa8>
 8004b8e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004b92:	2b15      	cmp	r3, #21
 8004b94:	d8f6      	bhi.n	8004b84 <_printf_i+0x28>
 8004b96:	a101      	add	r1, pc, #4	; (adr r1, 8004b9c <_printf_i+0x40>)
 8004b98:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004b9c:	08004bf5 	.word	0x08004bf5
 8004ba0:	08004c09 	.word	0x08004c09
 8004ba4:	08004b85 	.word	0x08004b85
 8004ba8:	08004b85 	.word	0x08004b85
 8004bac:	08004b85 	.word	0x08004b85
 8004bb0:	08004b85 	.word	0x08004b85
 8004bb4:	08004c09 	.word	0x08004c09
 8004bb8:	08004b85 	.word	0x08004b85
 8004bbc:	08004b85 	.word	0x08004b85
 8004bc0:	08004b85 	.word	0x08004b85
 8004bc4:	08004b85 	.word	0x08004b85
 8004bc8:	08004d17 	.word	0x08004d17
 8004bcc:	08004c39 	.word	0x08004c39
 8004bd0:	08004cf9 	.word	0x08004cf9
 8004bd4:	08004b85 	.word	0x08004b85
 8004bd8:	08004b85 	.word	0x08004b85
 8004bdc:	08004d39 	.word	0x08004d39
 8004be0:	08004b85 	.word	0x08004b85
 8004be4:	08004c39 	.word	0x08004c39
 8004be8:	08004b85 	.word	0x08004b85
 8004bec:	08004b85 	.word	0x08004b85
 8004bf0:	08004d01 	.word	0x08004d01
 8004bf4:	682b      	ldr	r3, [r5, #0]
 8004bf6:	1d1a      	adds	r2, r3, #4
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	602a      	str	r2, [r5, #0]
 8004bfc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004c00:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004c04:	2301      	movs	r3, #1
 8004c06:	e0a4      	b.n	8004d52 <_printf_i+0x1f6>
 8004c08:	6820      	ldr	r0, [r4, #0]
 8004c0a:	6829      	ldr	r1, [r5, #0]
 8004c0c:	0606      	lsls	r6, r0, #24
 8004c0e:	f101 0304 	add.w	r3, r1, #4
 8004c12:	d50a      	bpl.n	8004c2a <_printf_i+0xce>
 8004c14:	680e      	ldr	r6, [r1, #0]
 8004c16:	602b      	str	r3, [r5, #0]
 8004c18:	2e00      	cmp	r6, #0
 8004c1a:	da03      	bge.n	8004c24 <_printf_i+0xc8>
 8004c1c:	232d      	movs	r3, #45	; 0x2d
 8004c1e:	4276      	negs	r6, r6
 8004c20:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004c24:	230a      	movs	r3, #10
 8004c26:	485e      	ldr	r0, [pc, #376]	; (8004da0 <_printf_i+0x244>)
 8004c28:	e019      	b.n	8004c5e <_printf_i+0x102>
 8004c2a:	680e      	ldr	r6, [r1, #0]
 8004c2c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004c30:	602b      	str	r3, [r5, #0]
 8004c32:	bf18      	it	ne
 8004c34:	b236      	sxthne	r6, r6
 8004c36:	e7ef      	b.n	8004c18 <_printf_i+0xbc>
 8004c38:	682b      	ldr	r3, [r5, #0]
 8004c3a:	6820      	ldr	r0, [r4, #0]
 8004c3c:	1d19      	adds	r1, r3, #4
 8004c3e:	6029      	str	r1, [r5, #0]
 8004c40:	0601      	lsls	r1, r0, #24
 8004c42:	d501      	bpl.n	8004c48 <_printf_i+0xec>
 8004c44:	681e      	ldr	r6, [r3, #0]
 8004c46:	e002      	b.n	8004c4e <_printf_i+0xf2>
 8004c48:	0646      	lsls	r6, r0, #25
 8004c4a:	d5fb      	bpl.n	8004c44 <_printf_i+0xe8>
 8004c4c:	881e      	ldrh	r6, [r3, #0]
 8004c4e:	2f6f      	cmp	r7, #111	; 0x6f
 8004c50:	bf0c      	ite	eq
 8004c52:	2308      	moveq	r3, #8
 8004c54:	230a      	movne	r3, #10
 8004c56:	4852      	ldr	r0, [pc, #328]	; (8004da0 <_printf_i+0x244>)
 8004c58:	2100      	movs	r1, #0
 8004c5a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004c5e:	6865      	ldr	r5, [r4, #4]
 8004c60:	2d00      	cmp	r5, #0
 8004c62:	bfa8      	it	ge
 8004c64:	6821      	ldrge	r1, [r4, #0]
 8004c66:	60a5      	str	r5, [r4, #8]
 8004c68:	bfa4      	itt	ge
 8004c6a:	f021 0104 	bicge.w	r1, r1, #4
 8004c6e:	6021      	strge	r1, [r4, #0]
 8004c70:	b90e      	cbnz	r6, 8004c76 <_printf_i+0x11a>
 8004c72:	2d00      	cmp	r5, #0
 8004c74:	d04d      	beq.n	8004d12 <_printf_i+0x1b6>
 8004c76:	4615      	mov	r5, r2
 8004c78:	fbb6 f1f3 	udiv	r1, r6, r3
 8004c7c:	fb03 6711 	mls	r7, r3, r1, r6
 8004c80:	5dc7      	ldrb	r7, [r0, r7]
 8004c82:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004c86:	4637      	mov	r7, r6
 8004c88:	42bb      	cmp	r3, r7
 8004c8a:	460e      	mov	r6, r1
 8004c8c:	d9f4      	bls.n	8004c78 <_printf_i+0x11c>
 8004c8e:	2b08      	cmp	r3, #8
 8004c90:	d10b      	bne.n	8004caa <_printf_i+0x14e>
 8004c92:	6823      	ldr	r3, [r4, #0]
 8004c94:	07de      	lsls	r6, r3, #31
 8004c96:	d508      	bpl.n	8004caa <_printf_i+0x14e>
 8004c98:	6923      	ldr	r3, [r4, #16]
 8004c9a:	6861      	ldr	r1, [r4, #4]
 8004c9c:	4299      	cmp	r1, r3
 8004c9e:	bfde      	ittt	le
 8004ca0:	2330      	movle	r3, #48	; 0x30
 8004ca2:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004ca6:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004caa:	1b52      	subs	r2, r2, r5
 8004cac:	6122      	str	r2, [r4, #16]
 8004cae:	464b      	mov	r3, r9
 8004cb0:	4621      	mov	r1, r4
 8004cb2:	4640      	mov	r0, r8
 8004cb4:	f8cd a000 	str.w	sl, [sp]
 8004cb8:	aa03      	add	r2, sp, #12
 8004cba:	f7ff fedf 	bl	8004a7c <_printf_common>
 8004cbe:	3001      	adds	r0, #1
 8004cc0:	d14c      	bne.n	8004d5c <_printf_i+0x200>
 8004cc2:	f04f 30ff 	mov.w	r0, #4294967295
 8004cc6:	b004      	add	sp, #16
 8004cc8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ccc:	4834      	ldr	r0, [pc, #208]	; (8004da0 <_printf_i+0x244>)
 8004cce:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004cd2:	6829      	ldr	r1, [r5, #0]
 8004cd4:	6823      	ldr	r3, [r4, #0]
 8004cd6:	f851 6b04 	ldr.w	r6, [r1], #4
 8004cda:	6029      	str	r1, [r5, #0]
 8004cdc:	061d      	lsls	r5, r3, #24
 8004cde:	d514      	bpl.n	8004d0a <_printf_i+0x1ae>
 8004ce0:	07df      	lsls	r7, r3, #31
 8004ce2:	bf44      	itt	mi
 8004ce4:	f043 0320 	orrmi.w	r3, r3, #32
 8004ce8:	6023      	strmi	r3, [r4, #0]
 8004cea:	b91e      	cbnz	r6, 8004cf4 <_printf_i+0x198>
 8004cec:	6823      	ldr	r3, [r4, #0]
 8004cee:	f023 0320 	bic.w	r3, r3, #32
 8004cf2:	6023      	str	r3, [r4, #0]
 8004cf4:	2310      	movs	r3, #16
 8004cf6:	e7af      	b.n	8004c58 <_printf_i+0xfc>
 8004cf8:	6823      	ldr	r3, [r4, #0]
 8004cfa:	f043 0320 	orr.w	r3, r3, #32
 8004cfe:	6023      	str	r3, [r4, #0]
 8004d00:	2378      	movs	r3, #120	; 0x78
 8004d02:	4828      	ldr	r0, [pc, #160]	; (8004da4 <_printf_i+0x248>)
 8004d04:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004d08:	e7e3      	b.n	8004cd2 <_printf_i+0x176>
 8004d0a:	0659      	lsls	r1, r3, #25
 8004d0c:	bf48      	it	mi
 8004d0e:	b2b6      	uxthmi	r6, r6
 8004d10:	e7e6      	b.n	8004ce0 <_printf_i+0x184>
 8004d12:	4615      	mov	r5, r2
 8004d14:	e7bb      	b.n	8004c8e <_printf_i+0x132>
 8004d16:	682b      	ldr	r3, [r5, #0]
 8004d18:	6826      	ldr	r6, [r4, #0]
 8004d1a:	1d18      	adds	r0, r3, #4
 8004d1c:	6961      	ldr	r1, [r4, #20]
 8004d1e:	6028      	str	r0, [r5, #0]
 8004d20:	0635      	lsls	r5, r6, #24
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	d501      	bpl.n	8004d2a <_printf_i+0x1ce>
 8004d26:	6019      	str	r1, [r3, #0]
 8004d28:	e002      	b.n	8004d30 <_printf_i+0x1d4>
 8004d2a:	0670      	lsls	r0, r6, #25
 8004d2c:	d5fb      	bpl.n	8004d26 <_printf_i+0x1ca>
 8004d2e:	8019      	strh	r1, [r3, #0]
 8004d30:	2300      	movs	r3, #0
 8004d32:	4615      	mov	r5, r2
 8004d34:	6123      	str	r3, [r4, #16]
 8004d36:	e7ba      	b.n	8004cae <_printf_i+0x152>
 8004d38:	682b      	ldr	r3, [r5, #0]
 8004d3a:	2100      	movs	r1, #0
 8004d3c:	1d1a      	adds	r2, r3, #4
 8004d3e:	602a      	str	r2, [r5, #0]
 8004d40:	681d      	ldr	r5, [r3, #0]
 8004d42:	6862      	ldr	r2, [r4, #4]
 8004d44:	4628      	mov	r0, r5
 8004d46:	f000 f82f 	bl	8004da8 <memchr>
 8004d4a:	b108      	cbz	r0, 8004d50 <_printf_i+0x1f4>
 8004d4c:	1b40      	subs	r0, r0, r5
 8004d4e:	6060      	str	r0, [r4, #4]
 8004d50:	6863      	ldr	r3, [r4, #4]
 8004d52:	6123      	str	r3, [r4, #16]
 8004d54:	2300      	movs	r3, #0
 8004d56:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004d5a:	e7a8      	b.n	8004cae <_printf_i+0x152>
 8004d5c:	462a      	mov	r2, r5
 8004d5e:	4649      	mov	r1, r9
 8004d60:	4640      	mov	r0, r8
 8004d62:	6923      	ldr	r3, [r4, #16]
 8004d64:	47d0      	blx	sl
 8004d66:	3001      	adds	r0, #1
 8004d68:	d0ab      	beq.n	8004cc2 <_printf_i+0x166>
 8004d6a:	6823      	ldr	r3, [r4, #0]
 8004d6c:	079b      	lsls	r3, r3, #30
 8004d6e:	d413      	bmi.n	8004d98 <_printf_i+0x23c>
 8004d70:	68e0      	ldr	r0, [r4, #12]
 8004d72:	9b03      	ldr	r3, [sp, #12]
 8004d74:	4298      	cmp	r0, r3
 8004d76:	bfb8      	it	lt
 8004d78:	4618      	movlt	r0, r3
 8004d7a:	e7a4      	b.n	8004cc6 <_printf_i+0x16a>
 8004d7c:	2301      	movs	r3, #1
 8004d7e:	4632      	mov	r2, r6
 8004d80:	4649      	mov	r1, r9
 8004d82:	4640      	mov	r0, r8
 8004d84:	47d0      	blx	sl
 8004d86:	3001      	adds	r0, #1
 8004d88:	d09b      	beq.n	8004cc2 <_printf_i+0x166>
 8004d8a:	3501      	adds	r5, #1
 8004d8c:	68e3      	ldr	r3, [r4, #12]
 8004d8e:	9903      	ldr	r1, [sp, #12]
 8004d90:	1a5b      	subs	r3, r3, r1
 8004d92:	42ab      	cmp	r3, r5
 8004d94:	dcf2      	bgt.n	8004d7c <_printf_i+0x220>
 8004d96:	e7eb      	b.n	8004d70 <_printf_i+0x214>
 8004d98:	2500      	movs	r5, #0
 8004d9a:	f104 0619 	add.w	r6, r4, #25
 8004d9e:	e7f5      	b.n	8004d8c <_printf_i+0x230>
 8004da0:	080052cd 	.word	0x080052cd
 8004da4:	080052de 	.word	0x080052de

08004da8 <memchr>:
 8004da8:	4603      	mov	r3, r0
 8004daa:	b510      	push	{r4, lr}
 8004dac:	b2c9      	uxtb	r1, r1
 8004dae:	4402      	add	r2, r0
 8004db0:	4293      	cmp	r3, r2
 8004db2:	4618      	mov	r0, r3
 8004db4:	d101      	bne.n	8004dba <memchr+0x12>
 8004db6:	2000      	movs	r0, #0
 8004db8:	e003      	b.n	8004dc2 <memchr+0x1a>
 8004dba:	7804      	ldrb	r4, [r0, #0]
 8004dbc:	3301      	adds	r3, #1
 8004dbe:	428c      	cmp	r4, r1
 8004dc0:	d1f6      	bne.n	8004db0 <memchr+0x8>
 8004dc2:	bd10      	pop	{r4, pc}

08004dc4 <memcpy>:
 8004dc4:	440a      	add	r2, r1
 8004dc6:	4291      	cmp	r1, r2
 8004dc8:	f100 33ff 	add.w	r3, r0, #4294967295
 8004dcc:	d100      	bne.n	8004dd0 <memcpy+0xc>
 8004dce:	4770      	bx	lr
 8004dd0:	b510      	push	{r4, lr}
 8004dd2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004dd6:	4291      	cmp	r1, r2
 8004dd8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004ddc:	d1f9      	bne.n	8004dd2 <memcpy+0xe>
 8004dde:	bd10      	pop	{r4, pc}

08004de0 <memmove>:
 8004de0:	4288      	cmp	r0, r1
 8004de2:	b510      	push	{r4, lr}
 8004de4:	eb01 0402 	add.w	r4, r1, r2
 8004de8:	d902      	bls.n	8004df0 <memmove+0x10>
 8004dea:	4284      	cmp	r4, r0
 8004dec:	4623      	mov	r3, r4
 8004dee:	d807      	bhi.n	8004e00 <memmove+0x20>
 8004df0:	1e43      	subs	r3, r0, #1
 8004df2:	42a1      	cmp	r1, r4
 8004df4:	d008      	beq.n	8004e08 <memmove+0x28>
 8004df6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004dfa:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004dfe:	e7f8      	b.n	8004df2 <memmove+0x12>
 8004e00:	4601      	mov	r1, r0
 8004e02:	4402      	add	r2, r0
 8004e04:	428a      	cmp	r2, r1
 8004e06:	d100      	bne.n	8004e0a <memmove+0x2a>
 8004e08:	bd10      	pop	{r4, pc}
 8004e0a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004e0e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004e12:	e7f7      	b.n	8004e04 <memmove+0x24>

08004e14 <_free_r>:
 8004e14:	b538      	push	{r3, r4, r5, lr}
 8004e16:	4605      	mov	r5, r0
 8004e18:	2900      	cmp	r1, #0
 8004e1a:	d040      	beq.n	8004e9e <_free_r+0x8a>
 8004e1c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004e20:	1f0c      	subs	r4, r1, #4
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	bfb8      	it	lt
 8004e26:	18e4      	addlt	r4, r4, r3
 8004e28:	f000 f910 	bl	800504c <__malloc_lock>
 8004e2c:	4a1c      	ldr	r2, [pc, #112]	; (8004ea0 <_free_r+0x8c>)
 8004e2e:	6813      	ldr	r3, [r2, #0]
 8004e30:	b933      	cbnz	r3, 8004e40 <_free_r+0x2c>
 8004e32:	6063      	str	r3, [r4, #4]
 8004e34:	6014      	str	r4, [r2, #0]
 8004e36:	4628      	mov	r0, r5
 8004e38:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004e3c:	f000 b90c 	b.w	8005058 <__malloc_unlock>
 8004e40:	42a3      	cmp	r3, r4
 8004e42:	d908      	bls.n	8004e56 <_free_r+0x42>
 8004e44:	6820      	ldr	r0, [r4, #0]
 8004e46:	1821      	adds	r1, r4, r0
 8004e48:	428b      	cmp	r3, r1
 8004e4a:	bf01      	itttt	eq
 8004e4c:	6819      	ldreq	r1, [r3, #0]
 8004e4e:	685b      	ldreq	r3, [r3, #4]
 8004e50:	1809      	addeq	r1, r1, r0
 8004e52:	6021      	streq	r1, [r4, #0]
 8004e54:	e7ed      	b.n	8004e32 <_free_r+0x1e>
 8004e56:	461a      	mov	r2, r3
 8004e58:	685b      	ldr	r3, [r3, #4]
 8004e5a:	b10b      	cbz	r3, 8004e60 <_free_r+0x4c>
 8004e5c:	42a3      	cmp	r3, r4
 8004e5e:	d9fa      	bls.n	8004e56 <_free_r+0x42>
 8004e60:	6811      	ldr	r1, [r2, #0]
 8004e62:	1850      	adds	r0, r2, r1
 8004e64:	42a0      	cmp	r0, r4
 8004e66:	d10b      	bne.n	8004e80 <_free_r+0x6c>
 8004e68:	6820      	ldr	r0, [r4, #0]
 8004e6a:	4401      	add	r1, r0
 8004e6c:	1850      	adds	r0, r2, r1
 8004e6e:	4283      	cmp	r3, r0
 8004e70:	6011      	str	r1, [r2, #0]
 8004e72:	d1e0      	bne.n	8004e36 <_free_r+0x22>
 8004e74:	6818      	ldr	r0, [r3, #0]
 8004e76:	685b      	ldr	r3, [r3, #4]
 8004e78:	4401      	add	r1, r0
 8004e7a:	6011      	str	r1, [r2, #0]
 8004e7c:	6053      	str	r3, [r2, #4]
 8004e7e:	e7da      	b.n	8004e36 <_free_r+0x22>
 8004e80:	d902      	bls.n	8004e88 <_free_r+0x74>
 8004e82:	230c      	movs	r3, #12
 8004e84:	602b      	str	r3, [r5, #0]
 8004e86:	e7d6      	b.n	8004e36 <_free_r+0x22>
 8004e88:	6820      	ldr	r0, [r4, #0]
 8004e8a:	1821      	adds	r1, r4, r0
 8004e8c:	428b      	cmp	r3, r1
 8004e8e:	bf01      	itttt	eq
 8004e90:	6819      	ldreq	r1, [r3, #0]
 8004e92:	685b      	ldreq	r3, [r3, #4]
 8004e94:	1809      	addeq	r1, r1, r0
 8004e96:	6021      	streq	r1, [r4, #0]
 8004e98:	6063      	str	r3, [r4, #4]
 8004e9a:	6054      	str	r4, [r2, #4]
 8004e9c:	e7cb      	b.n	8004e36 <_free_r+0x22>
 8004e9e:	bd38      	pop	{r3, r4, r5, pc}
 8004ea0:	200010d0 	.word	0x200010d0

08004ea4 <sbrk_aligned>:
 8004ea4:	b570      	push	{r4, r5, r6, lr}
 8004ea6:	4e0e      	ldr	r6, [pc, #56]	; (8004ee0 <sbrk_aligned+0x3c>)
 8004ea8:	460c      	mov	r4, r1
 8004eaa:	6831      	ldr	r1, [r6, #0]
 8004eac:	4605      	mov	r5, r0
 8004eae:	b911      	cbnz	r1, 8004eb6 <sbrk_aligned+0x12>
 8004eb0:	f000 f8bc 	bl	800502c <_sbrk_r>
 8004eb4:	6030      	str	r0, [r6, #0]
 8004eb6:	4621      	mov	r1, r4
 8004eb8:	4628      	mov	r0, r5
 8004eba:	f000 f8b7 	bl	800502c <_sbrk_r>
 8004ebe:	1c43      	adds	r3, r0, #1
 8004ec0:	d00a      	beq.n	8004ed8 <sbrk_aligned+0x34>
 8004ec2:	1cc4      	adds	r4, r0, #3
 8004ec4:	f024 0403 	bic.w	r4, r4, #3
 8004ec8:	42a0      	cmp	r0, r4
 8004eca:	d007      	beq.n	8004edc <sbrk_aligned+0x38>
 8004ecc:	1a21      	subs	r1, r4, r0
 8004ece:	4628      	mov	r0, r5
 8004ed0:	f000 f8ac 	bl	800502c <_sbrk_r>
 8004ed4:	3001      	adds	r0, #1
 8004ed6:	d101      	bne.n	8004edc <sbrk_aligned+0x38>
 8004ed8:	f04f 34ff 	mov.w	r4, #4294967295
 8004edc:	4620      	mov	r0, r4
 8004ede:	bd70      	pop	{r4, r5, r6, pc}
 8004ee0:	200010d4 	.word	0x200010d4

08004ee4 <_malloc_r>:
 8004ee4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004ee8:	1ccd      	adds	r5, r1, #3
 8004eea:	f025 0503 	bic.w	r5, r5, #3
 8004eee:	3508      	adds	r5, #8
 8004ef0:	2d0c      	cmp	r5, #12
 8004ef2:	bf38      	it	cc
 8004ef4:	250c      	movcc	r5, #12
 8004ef6:	2d00      	cmp	r5, #0
 8004ef8:	4607      	mov	r7, r0
 8004efa:	db01      	blt.n	8004f00 <_malloc_r+0x1c>
 8004efc:	42a9      	cmp	r1, r5
 8004efe:	d905      	bls.n	8004f0c <_malloc_r+0x28>
 8004f00:	230c      	movs	r3, #12
 8004f02:	2600      	movs	r6, #0
 8004f04:	603b      	str	r3, [r7, #0]
 8004f06:	4630      	mov	r0, r6
 8004f08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004f0c:	4e2e      	ldr	r6, [pc, #184]	; (8004fc8 <_malloc_r+0xe4>)
 8004f0e:	f000 f89d 	bl	800504c <__malloc_lock>
 8004f12:	6833      	ldr	r3, [r6, #0]
 8004f14:	461c      	mov	r4, r3
 8004f16:	bb34      	cbnz	r4, 8004f66 <_malloc_r+0x82>
 8004f18:	4629      	mov	r1, r5
 8004f1a:	4638      	mov	r0, r7
 8004f1c:	f7ff ffc2 	bl	8004ea4 <sbrk_aligned>
 8004f20:	1c43      	adds	r3, r0, #1
 8004f22:	4604      	mov	r4, r0
 8004f24:	d14d      	bne.n	8004fc2 <_malloc_r+0xde>
 8004f26:	6834      	ldr	r4, [r6, #0]
 8004f28:	4626      	mov	r6, r4
 8004f2a:	2e00      	cmp	r6, #0
 8004f2c:	d140      	bne.n	8004fb0 <_malloc_r+0xcc>
 8004f2e:	6823      	ldr	r3, [r4, #0]
 8004f30:	4631      	mov	r1, r6
 8004f32:	4638      	mov	r0, r7
 8004f34:	eb04 0803 	add.w	r8, r4, r3
 8004f38:	f000 f878 	bl	800502c <_sbrk_r>
 8004f3c:	4580      	cmp	r8, r0
 8004f3e:	d13a      	bne.n	8004fb6 <_malloc_r+0xd2>
 8004f40:	6821      	ldr	r1, [r4, #0]
 8004f42:	3503      	adds	r5, #3
 8004f44:	1a6d      	subs	r5, r5, r1
 8004f46:	f025 0503 	bic.w	r5, r5, #3
 8004f4a:	3508      	adds	r5, #8
 8004f4c:	2d0c      	cmp	r5, #12
 8004f4e:	bf38      	it	cc
 8004f50:	250c      	movcc	r5, #12
 8004f52:	4638      	mov	r0, r7
 8004f54:	4629      	mov	r1, r5
 8004f56:	f7ff ffa5 	bl	8004ea4 <sbrk_aligned>
 8004f5a:	3001      	adds	r0, #1
 8004f5c:	d02b      	beq.n	8004fb6 <_malloc_r+0xd2>
 8004f5e:	6823      	ldr	r3, [r4, #0]
 8004f60:	442b      	add	r3, r5
 8004f62:	6023      	str	r3, [r4, #0]
 8004f64:	e00e      	b.n	8004f84 <_malloc_r+0xa0>
 8004f66:	6822      	ldr	r2, [r4, #0]
 8004f68:	1b52      	subs	r2, r2, r5
 8004f6a:	d41e      	bmi.n	8004faa <_malloc_r+0xc6>
 8004f6c:	2a0b      	cmp	r2, #11
 8004f6e:	d916      	bls.n	8004f9e <_malloc_r+0xba>
 8004f70:	1961      	adds	r1, r4, r5
 8004f72:	42a3      	cmp	r3, r4
 8004f74:	6025      	str	r5, [r4, #0]
 8004f76:	bf18      	it	ne
 8004f78:	6059      	strne	r1, [r3, #4]
 8004f7a:	6863      	ldr	r3, [r4, #4]
 8004f7c:	bf08      	it	eq
 8004f7e:	6031      	streq	r1, [r6, #0]
 8004f80:	5162      	str	r2, [r4, r5]
 8004f82:	604b      	str	r3, [r1, #4]
 8004f84:	4638      	mov	r0, r7
 8004f86:	f104 060b 	add.w	r6, r4, #11
 8004f8a:	f000 f865 	bl	8005058 <__malloc_unlock>
 8004f8e:	f026 0607 	bic.w	r6, r6, #7
 8004f92:	1d23      	adds	r3, r4, #4
 8004f94:	1af2      	subs	r2, r6, r3
 8004f96:	d0b6      	beq.n	8004f06 <_malloc_r+0x22>
 8004f98:	1b9b      	subs	r3, r3, r6
 8004f9a:	50a3      	str	r3, [r4, r2]
 8004f9c:	e7b3      	b.n	8004f06 <_malloc_r+0x22>
 8004f9e:	6862      	ldr	r2, [r4, #4]
 8004fa0:	42a3      	cmp	r3, r4
 8004fa2:	bf0c      	ite	eq
 8004fa4:	6032      	streq	r2, [r6, #0]
 8004fa6:	605a      	strne	r2, [r3, #4]
 8004fa8:	e7ec      	b.n	8004f84 <_malloc_r+0xa0>
 8004faa:	4623      	mov	r3, r4
 8004fac:	6864      	ldr	r4, [r4, #4]
 8004fae:	e7b2      	b.n	8004f16 <_malloc_r+0x32>
 8004fb0:	4634      	mov	r4, r6
 8004fb2:	6876      	ldr	r6, [r6, #4]
 8004fb4:	e7b9      	b.n	8004f2a <_malloc_r+0x46>
 8004fb6:	230c      	movs	r3, #12
 8004fb8:	4638      	mov	r0, r7
 8004fba:	603b      	str	r3, [r7, #0]
 8004fbc:	f000 f84c 	bl	8005058 <__malloc_unlock>
 8004fc0:	e7a1      	b.n	8004f06 <_malloc_r+0x22>
 8004fc2:	6025      	str	r5, [r4, #0]
 8004fc4:	e7de      	b.n	8004f84 <_malloc_r+0xa0>
 8004fc6:	bf00      	nop
 8004fc8:	200010d0 	.word	0x200010d0

08004fcc <_realloc_r>:
 8004fcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004fd0:	4680      	mov	r8, r0
 8004fd2:	4614      	mov	r4, r2
 8004fd4:	460e      	mov	r6, r1
 8004fd6:	b921      	cbnz	r1, 8004fe2 <_realloc_r+0x16>
 8004fd8:	4611      	mov	r1, r2
 8004fda:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004fde:	f7ff bf81 	b.w	8004ee4 <_malloc_r>
 8004fe2:	b92a      	cbnz	r2, 8004ff0 <_realloc_r+0x24>
 8004fe4:	f7ff ff16 	bl	8004e14 <_free_r>
 8004fe8:	4625      	mov	r5, r4
 8004fea:	4628      	mov	r0, r5
 8004fec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004ff0:	f000 f838 	bl	8005064 <_malloc_usable_size_r>
 8004ff4:	4284      	cmp	r4, r0
 8004ff6:	4607      	mov	r7, r0
 8004ff8:	d802      	bhi.n	8005000 <_realloc_r+0x34>
 8004ffa:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004ffe:	d812      	bhi.n	8005026 <_realloc_r+0x5a>
 8005000:	4621      	mov	r1, r4
 8005002:	4640      	mov	r0, r8
 8005004:	f7ff ff6e 	bl	8004ee4 <_malloc_r>
 8005008:	4605      	mov	r5, r0
 800500a:	2800      	cmp	r0, #0
 800500c:	d0ed      	beq.n	8004fea <_realloc_r+0x1e>
 800500e:	42bc      	cmp	r4, r7
 8005010:	4622      	mov	r2, r4
 8005012:	4631      	mov	r1, r6
 8005014:	bf28      	it	cs
 8005016:	463a      	movcs	r2, r7
 8005018:	f7ff fed4 	bl	8004dc4 <memcpy>
 800501c:	4631      	mov	r1, r6
 800501e:	4640      	mov	r0, r8
 8005020:	f7ff fef8 	bl	8004e14 <_free_r>
 8005024:	e7e1      	b.n	8004fea <_realloc_r+0x1e>
 8005026:	4635      	mov	r5, r6
 8005028:	e7df      	b.n	8004fea <_realloc_r+0x1e>
	...

0800502c <_sbrk_r>:
 800502c:	b538      	push	{r3, r4, r5, lr}
 800502e:	2300      	movs	r3, #0
 8005030:	4d05      	ldr	r5, [pc, #20]	; (8005048 <_sbrk_r+0x1c>)
 8005032:	4604      	mov	r4, r0
 8005034:	4608      	mov	r0, r1
 8005036:	602b      	str	r3, [r5, #0]
 8005038:	f000 f81e 	bl	8005078 <_sbrk>
 800503c:	1c43      	adds	r3, r0, #1
 800503e:	d102      	bne.n	8005046 <_sbrk_r+0x1a>
 8005040:	682b      	ldr	r3, [r5, #0]
 8005042:	b103      	cbz	r3, 8005046 <_sbrk_r+0x1a>
 8005044:	6023      	str	r3, [r4, #0]
 8005046:	bd38      	pop	{r3, r4, r5, pc}
 8005048:	200010d8 	.word	0x200010d8

0800504c <__malloc_lock>:
 800504c:	4801      	ldr	r0, [pc, #4]	; (8005054 <__malloc_lock+0x8>)
 800504e:	f000 b811 	b.w	8005074 <__retarget_lock_acquire_recursive>
 8005052:	bf00      	nop
 8005054:	200010dc 	.word	0x200010dc

08005058 <__malloc_unlock>:
 8005058:	4801      	ldr	r0, [pc, #4]	; (8005060 <__malloc_unlock+0x8>)
 800505a:	f000 b80c 	b.w	8005076 <__retarget_lock_release_recursive>
 800505e:	bf00      	nop
 8005060:	200010dc 	.word	0x200010dc

08005064 <_malloc_usable_size_r>:
 8005064:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005068:	1f18      	subs	r0, r3, #4
 800506a:	2b00      	cmp	r3, #0
 800506c:	bfbc      	itt	lt
 800506e:	580b      	ldrlt	r3, [r1, r0]
 8005070:	18c0      	addlt	r0, r0, r3
 8005072:	4770      	bx	lr

08005074 <__retarget_lock_acquire_recursive>:
 8005074:	4770      	bx	lr

08005076 <__retarget_lock_release_recursive>:
 8005076:	4770      	bx	lr

08005078 <_sbrk>:
 8005078:	4a04      	ldr	r2, [pc, #16]	; (800508c <_sbrk+0x14>)
 800507a:	4603      	mov	r3, r0
 800507c:	6811      	ldr	r1, [r2, #0]
 800507e:	b909      	cbnz	r1, 8005084 <_sbrk+0xc>
 8005080:	4903      	ldr	r1, [pc, #12]	; (8005090 <_sbrk+0x18>)
 8005082:	6011      	str	r1, [r2, #0]
 8005084:	6810      	ldr	r0, [r2, #0]
 8005086:	4403      	add	r3, r0
 8005088:	6013      	str	r3, [r2, #0]
 800508a:	4770      	bx	lr
 800508c:	200010e0 	.word	0x200010e0
 8005090:	200010e8 	.word	0x200010e8

08005094 <_init>:
 8005094:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005096:	bf00      	nop
 8005098:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800509a:	bc08      	pop	{r3}
 800509c:	469e      	mov	lr, r3
 800509e:	4770      	bx	lr

080050a0 <_fini>:
 80050a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050a2:	bf00      	nop
 80050a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80050a6:	bc08      	pop	{r3}
 80050a8:	469e      	mov	lr, r3
 80050aa:	4770      	bx	lr
