Line number: 
[4348, 4384]
Comment: 
The block is configuring and using an OSERDES2 block, which is a serializer module commonly used in FPGA designs. The serializer receives parallel data, which it converts to a serial data stream at the output, by using a clocking system. This particular block is set up with a data width of 2 (indicating it serializes 2-bit parallel data into a serial stream) and is running in master mode. It makes use of an external clock `ioclk0` and a reset signal `int_sys_rst`. Input data is taken from `ras_90` and the serialized output is provided on `ioi_ras`. Other setup signals like `IOCE`, `OCE`, `TCE` are hardwired to '1' and `TRAIN` to '0'.