$date
	Thu Feb 24 01:16:50 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 32 ! instruction [31:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module fetch_inst $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 32 $ instruction [31:0] $end
$var reg 32 % pc [31:0] $end
$scope module inst_mem $end
$var wire 32 & pc [31:0] $end
$var wire 1 # reset $end
$var wire 32 ' instruction [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100101000000001100110011 '
b0 &
b0 %
b100101000000001100110011 $
1#
1"
b100101000000001100110011 !
$end
#10
0"
0#
#20
b1000001001110010000001110110011 !
b1000001001110010000001110110011 $
b1000001001110010000001110110011 '
b100 %
b100 &
1"
#30
0"
#40
b11010110100000001010110011 !
b11010110100000001010110011 $
b11010110100000001010110011 '
b1000 %
b1000 &
1"
#50
0"
#60
b1011110110100111000110011 !
b1011110110100111000110011 $
b1011110110100111000110011 '
b1100 %
b1100 &
1"
#70
0"
#80
b1100111000001111010110011 !
b1100111000001111010110011 $
b1100111000001111010110011 '
b10000 %
b10000 &
1"
#90
0"
#100
b1101111010101111100110011 !
b1101111010101111100110011 $
b1101111010101111100110011 '
b10100 %
b10100 &
1"
#110
0"
#120
b110101100111111110110011 !
b110101100111111110110011 $
b110101100111111110110011 '
b11000 %
b11000 &
1"
#130
b100101000000001100110011 !
b100101000000001100110011 $
b100101000000001100110011 '
b0 %
b0 &
0"
1#
#140
1"
#150
0"
#160
1"
#170
0"
#180
b1000001001110010000001110110011 !
b1000001001110010000001110110011 $
b1000001001110010000001110110011 '
b100 %
b100 &
1"
0#
#190
0"
#200
b11010110100000001010110011 !
b11010110100000001010110011 $
b11010110100000001010110011 '
b1000 %
b1000 &
1"
