// Seed: 2225593099
module module_0;
  assign id_1[1] = id_1;
endmodule
module module_1 (
    input tri1 id_0
    , id_12,
    input tri0 id_1,
    input wand id_2,
    input wire id_3,
    output tri1 id_4
    , id_13,
    output tri0 id_5,
    input supply0 id_6,
    output tri1 id_7,
    input supply1 id_8,
    input supply1 id_9,
    output supply1 id_10
);
  wire id_14;
  wire id_15;
  module_0();
endmodule
module module_2 (
    output tri0 id_0
    , id_15,
    input supply1 id_1,
    input wand id_2,
    output wire id_3,
    input uwire id_4,
    output wor id_5,
    input uwire id_6,
    input wand id_7,
    input supply1 id_8,
    inout supply1 id_9,
    input tri id_10,
    output tri id_11
    , id_16,
    input uwire id_12,
    input wire id_13
);
  wor  id_17 = 1;
  wire id_18;
  module_0();
endmodule
