<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.5"/>
<title>mathengine: xmetile_strm.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">mathengine
   </div>
   <div id="projectbrief">Xilinx SDK Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Overview</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="globals.html"><span>APIs</span></a></li>
      <li><a href="files.html"><span>File&#160;List</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('xmetile__strm_8h.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">xmetile_strm.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Overview</h2>
<div class="textblock"><p>Header file for stream switch configuration. </p>
<pre>
MODIFICATION HISTORY:</pre><pre>Ver   Who     Date     Changes
</p>
<hr/>
<p>
1.0  Naresh  04/06/2018  Initial creation
1.1  Naresh  07/11/2018  Updated copyright info
1.2  Hyun    10/03/2018  Added the event port select function
1.3  Hyun    10/08/2018  Added the offset for shim trace slave port
</pre> </div><table class="memberdecls">
<tr class="memitem:a91872bf0961e4317f7fcc28b07e87b0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xmetile__strm_8h.html#a91872bf0961e4317f7fcc28b07e87b0c">XMETILE_STRSW_MPORT_CFGPKT</a>(TileInstPtr, Master, DropHdr, Msk, Arbiter)</td></tr>
<tr class="memdesc:a91872bf0961e4317f7fcc28b07e87b0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to frame the configuration word for the Master port.  <a href="#a91872bf0961e4317f7fcc28b07e87b0c">More...</a><br/></td></tr>
<tr class="separator:a91872bf0961e4317f7fcc28b07e87b0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad98be7e2f17c53195aec131603e950fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xmetile__strm_8h.html#ad98be7e2f17c53195aec131603e950fc">XMETILE_STRSW_SLVSLOT_CFG</a>(TileInstPtr, Slave, SlotIdx, SlotId,SlotMask, SlotEnable, SlotMsel, SlotArbiter)</td></tr>
<tr class="memdesc:ad98be7e2f17c53195aec131603e950fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to frame the configuration word for the slave port slot register.  <a href="#ad98be7e2f17c53195aec131603e950fc">More...</a><br/></td></tr>
<tr class="separator:ad98be7e2f17c53195aec131603e950fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12d74c6bb6321cf2076eeaf40bc818d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xmetile__strm_8h.html#a12d74c6bb6321cf2076eeaf40bc818d7">XMETILE_STRSW_SPORT_CORE</a>(TileInstPtr, Idx)&#160;&#160;&#160;(XMETILE_TILESTRSW_SPORT_CORE_OFF + Idx)</td></tr>
<tr class="memdesc:a12d74c6bb6321cf2076eeaf40bc818d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to compute the ID value of stream switch slave port-Core.  <a href="#a12d74c6bb6321cf2076eeaf40bc818d7">More...</a><br/></td></tr>
<tr class="separator:a12d74c6bb6321cf2076eeaf40bc818d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a895ba12929df77728bcf250bf4ffdc9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xmetile__strm_8h.html#a895ba12929df77728bcf250bf4ffdc9d">XMETILE_STRSW_SPORT_DMA</a>(TileInstPtr, Idx)&#160;&#160;&#160;(XMETILE_TILESTRSW_SPORT_DMA_OFF + Idx)</td></tr>
<tr class="memdesc:a895ba12929df77728bcf250bf4ffdc9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to compute the ID value of stream switch slave port-DMA.  <a href="#a895ba12929df77728bcf250bf4ffdc9d">More...</a><br/></td></tr>
<tr class="separator:a895ba12929df77728bcf250bf4ffdc9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5adc335dfb2cf78012382b572cbcf38f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xmetile__strm_8h.html#a5adc335dfb2cf78012382b572cbcf38f">XMETILE_STRSW_SPORT_CTRL</a>(TileInstPtr, Idx)</td></tr>
<tr class="memdesc:a5adc335dfb2cf78012382b572cbcf38f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to compute the ID value of stream switch slave port-Ctrl.  <a href="#a5adc335dfb2cf78012382b572cbcf38f">More...</a><br/></td></tr>
<tr class="separator:a5adc335dfb2cf78012382b572cbcf38f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbd2df9b49455b2a3e1f3053ec38e057"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xmetile__strm_8h.html#afbd2df9b49455b2a3e1f3053ec38e057">XMETILE_STRSW_SPORT_FIFO</a>(TileInstPtr, Idx)</td></tr>
<tr class="memdesc:afbd2df9b49455b2a3e1f3053ec38e057"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to compute the ID value of stream switch slave port-FIFO.  <a href="#afbd2df9b49455b2a3e1f3053ec38e057">More...</a><br/></td></tr>
<tr class="separator:afbd2df9b49455b2a3e1f3053ec38e057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f8c88854b49971134fb381647140734"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xmetile__strm_8h.html#a8f8c88854b49971134fb381647140734">XMETILE_STRSW_SPORT_SOUTH</a>(TileInstPtr, Idx)</td></tr>
<tr class="memdesc:a8f8c88854b49971134fb381647140734"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to compute the ID value of stream switch slave port-South.  <a href="#a8f8c88854b49971134fb381647140734">More...</a><br/></td></tr>
<tr class="separator:a8f8c88854b49971134fb381647140734"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7babdc2a299b4b3d5cc6c14ebc77f15d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xmetile__strm_8h.html#a7babdc2a299b4b3d5cc6c14ebc77f15d">XMETILE_STRSW_SPORT_WEST</a>(TileInstPtr, Idx)</td></tr>
<tr class="memdesc:a7babdc2a299b4b3d5cc6c14ebc77f15d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to compute the ID value of stream switch slave port-West.  <a href="#a7babdc2a299b4b3d5cc6c14ebc77f15d">More...</a><br/></td></tr>
<tr class="separator:a7babdc2a299b4b3d5cc6c14ebc77f15d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cdb69fd4727e8ce0b3c0c716d6c0ac6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xmetile__strm_8h.html#a1cdb69fd4727e8ce0b3c0c716d6c0ac6">XMETILE_STRSW_SPORT_NORTH</a>(TileInstPtr, Idx)</td></tr>
<tr class="memdesc:a1cdb69fd4727e8ce0b3c0c716d6c0ac6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to compute the ID value of stream switch slave port-North.  <a href="#a1cdb69fd4727e8ce0b3c0c716d6c0ac6">More...</a><br/></td></tr>
<tr class="separator:a1cdb69fd4727e8ce0b3c0c716d6c0ac6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35f295b8a81f3edd49c308a24eee4d20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xmetile__strm_8h.html#a35f295b8a81f3edd49c308a24eee4d20">XMETILE_STRSW_SPORT_EAST</a>(TileInstPtr, Idx)</td></tr>
<tr class="memdesc:a35f295b8a81f3edd49c308a24eee4d20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to compute the ID value of stream switch slave port-East.  <a href="#a35f295b8a81f3edd49c308a24eee4d20">More...</a><br/></td></tr>
<tr class="separator:a35f295b8a81f3edd49c308a24eee4d20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a934aa13550310c41dc9a557cde2fc03b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xmetile__strm_8h.html#a934aa13550310c41dc9a557cde2fc03b">XMETILE_STRSW_SPORT_TRACE</a>(TileInstPtr, Idx)</td></tr>
<tr class="memdesc:a934aa13550310c41dc9a557cde2fc03b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to compute the ID value of stream switch slave port-Trace.  <a href="#a934aa13550310c41dc9a557cde2fc03b">More...</a><br/></td></tr>
<tr class="separator:a934aa13550310c41dc9a557cde2fc03b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73d841a25fffa96672b0d35d88a74620"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xmetile__strm_8h.html#a73d841a25fffa96672b0d35d88a74620">XMETILE_STRSW_MPORT_CORE</a>(TileInstPtr, Idx)&#160;&#160;&#160;(XMETILE_TILESTRSW_MPORT_CORE_OFF + Idx)</td></tr>
<tr class="memdesc:a73d841a25fffa96672b0d35d88a74620"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to compute the ID value of stream switch master port-Core.  <a href="#a73d841a25fffa96672b0d35d88a74620">More...</a><br/></td></tr>
<tr class="separator:a73d841a25fffa96672b0d35d88a74620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab60061c451b0af994307a62adbef344"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xmetile__strm_8h.html#aab60061c451b0af994307a62adbef344">XMETILE_STRSW_MPORT_DMA</a>(TileInstPtr, Idx)&#160;&#160;&#160;(XMETILE_TILESTRSW_MPORT_DMA_OFF + Idx)</td></tr>
<tr class="memdesc:aab60061c451b0af994307a62adbef344"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to compute the ID value of stream switch master port-DMA.  <a href="#aab60061c451b0af994307a62adbef344">More...</a><br/></td></tr>
<tr class="separator:aab60061c451b0af994307a62adbef344"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adca315dca41f2da9f7a1730e9ab3a3c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xmetile__strm_8h.html#adca315dca41f2da9f7a1730e9ab3a3c8">XMETILE_STRSW_MPORT_CTRL</a>(TileInstPtr, Idx)</td></tr>
<tr class="memdesc:adca315dca41f2da9f7a1730e9ab3a3c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to compute the ID value of stream switch master port-Ctrl.  <a href="#adca315dca41f2da9f7a1730e9ab3a3c8">More...</a><br/></td></tr>
<tr class="separator:adca315dca41f2da9f7a1730e9ab3a3c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84c6dbbf6d1e27531d2e9c3202d3cfdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xmetile__strm_8h.html#a84c6dbbf6d1e27531d2e9c3202d3cfdd">XMETILE_STRSW_MPORT_FIFO</a>(TileInstPtr, Idx)</td></tr>
<tr class="memdesc:a84c6dbbf6d1e27531d2e9c3202d3cfdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to compute the ID value of stream switch master port-FIFO.  <a href="#a84c6dbbf6d1e27531d2e9c3202d3cfdd">More...</a><br/></td></tr>
<tr class="separator:a84c6dbbf6d1e27531d2e9c3202d3cfdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ed47cf2033a7989900ba6bea6f73954"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xmetile__strm_8h.html#a8ed47cf2033a7989900ba6bea6f73954">XMETILE_STRSW_MPORT_SOUTH</a>(TileInstPtr, Idx)</td></tr>
<tr class="memdesc:a8ed47cf2033a7989900ba6bea6f73954"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to compute the ID value of stream switch master port-South.  <a href="#a8ed47cf2033a7989900ba6bea6f73954">More...</a><br/></td></tr>
<tr class="separator:a8ed47cf2033a7989900ba6bea6f73954"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54a10f3d8527f8057249d0eb6badec47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xmetile__strm_8h.html#a54a10f3d8527f8057249d0eb6badec47">XMETILE_STRSW_MPORT_WEST</a>(TileInstPtr, Idx)</td></tr>
<tr class="memdesc:a54a10f3d8527f8057249d0eb6badec47"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to compute the ID value of stream switch master port-West.  <a href="#a54a10f3d8527f8057249d0eb6badec47">More...</a><br/></td></tr>
<tr class="separator:a54a10f3d8527f8057249d0eb6badec47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2552c21276b9910398175c23c4d78d9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xmetile__strm_8h.html#a2552c21276b9910398175c23c4d78d9f">XMETILE_STRSW_MPORT_NORTH</a>(TileInstPtr, Idx)</td></tr>
<tr class="memdesc:a2552c21276b9910398175c23c4d78d9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to compute the ID value of stream switch master port-North.  <a href="#a2552c21276b9910398175c23c4d78d9f">More...</a><br/></td></tr>
<tr class="separator:a2552c21276b9910398175c23c4d78d9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7755789964618b3d288791edc7e666ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xmetile__strm_8h.html#a7755789964618b3d288791edc7e666ee">XMETILE_STRSW_MPORT_EAST</a>(TileInstPtr, Idx)</td></tr>
<tr class="memdesc:a7755789964618b3d288791edc7e666ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to compute the ID value of stream switch master port-East.  <a href="#a7755789964618b3d288791edc7e666ee">More...</a><br/></td></tr>
<tr class="separator:a7755789964618b3d288791edc7e666ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaed77a61bfb4755b111e55ab8ebb472e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xmetile__strm_8h.html#aaed77a61bfb4755b111e55ab8ebb472e">XMETILE_STRSW_MPORT_TRACE</a>(TileInstPtr, Idx)&#160;&#160;&#160;(XMETILE_TILESTRSW_MPORT_TRACE_OFF + Idx)</td></tr>
<tr class="memdesc:aaed77a61bfb4755b111e55ab8ebb472e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to compute the ID value of stream switch master port-Trace.  <a href="#aaed77a61bfb4755b111e55ab8ebb472e">More...</a><br/></td></tr>
<tr class="separator:aaed77a61bfb4755b111e55ab8ebb472e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a912354b9ef7cedafc5dce5d781501e25"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xmetile__strm_8h.html#a912354b9ef7cedafc5dce5d781501e25">XMeTile_StrmConnectCct</a> (<a class="el" href="struct_x_me_gbl___tile.html">XMeGbl_Tile</a> *TileInstPtr, u8 Slave, u8 Master, u8 SlvEnable)</td></tr>
<tr class="memdesc:a912354b9ef7cedafc5dce5d781501e25"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API is used to connect the selected master port to the specified slave port of the stream switch.  <a href="#a912354b9ef7cedafc5dce5d781501e25">More...</a><br/></td></tr>
<tr class="separator:a912354b9ef7cedafc5dce5d781501e25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99c5405b7dd0929d5d77afc2c238970a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xmetile__strm_8h.html#a99c5405b7dd0929d5d77afc2c238970a">XMeTile_StrmConfigMstr</a> (<a class="el" href="struct_x_me_gbl___tile.html">XMeGbl_Tile</a> *TileInstPtr, u8 Master, u8 Enable, u8 PktEnable, u8 Config)</td></tr>
<tr class="memdesc:a99c5405b7dd0929d5d77afc2c238970a"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API is used to configure the selected master port of the stream switch in the corresponding tile as per the parameters.  <a href="#a99c5405b7dd0929d5d77afc2c238970a">More...</a><br/></td></tr>
<tr class="separator:a99c5405b7dd0929d5d77afc2c238970a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d6a8c9e144d5626a5c776921f32bcf4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xmetile__strm_8h.html#a7d6a8c9e144d5626a5c776921f32bcf4">XMeTile_StrmConfigSlv</a> (<a class="el" href="struct_x_me_gbl___tile.html">XMeGbl_Tile</a> *TileInstPtr, u8 Slave, u8 Enable, u8 PktEnable)</td></tr>
<tr class="memdesc:a7d6a8c9e144d5626a5c776921f32bcf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API is used to configure the selected slave port of the stream switch in the corresponding tile.  <a href="#a7d6a8c9e144d5626a5c776921f32bcf4">More...</a><br/></td></tr>
<tr class="separator:a7d6a8c9e144d5626a5c776921f32bcf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84a4f2cc989fd3febdb56323aed70b08"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xmetile__strm_8h.html#a84a4f2cc989fd3febdb56323aed70b08">XMeTile_StrmConfigSlvSlot</a> (<a class="el" href="struct_x_me_gbl___tile.html">XMeGbl_Tile</a> *TileInstPtr, u8 Slave, u8 Slot, u8 Enable, u32 RegVal)</td></tr>
<tr class="memdesc:a84a4f2cc989fd3febdb56323aed70b08"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API is used to configure the selected slot of the slave port in the stream switch of the corresponding tile.  <a href="#a84a4f2cc989fd3febdb56323aed70b08">More...</a><br/></td></tr>
<tr class="separator:a84a4f2cc989fd3febdb56323aed70b08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34bbe97991242a4058e89a2079d712d5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xmetile__strm_8h.html#a34bbe97991242a4058e89a2079d712d5">XMeTile_ShimStrmMuxConfig</a> (<a class="el" href="struct_x_me_gbl___tile.html">XMeGbl_Tile</a> *TileInstPtr, u32 Port, u32 Input)</td></tr>
<tr class="memdesc:a34bbe97991242a4058e89a2079d712d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API sets up the mux configuraiton for Shim.  <a href="#a34bbe97991242a4058e89a2079d712d5">More...</a><br/></td></tr>
<tr class="separator:a34bbe97991242a4058e89a2079d712d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac76b907bf4620864dd1e5d8fe970b448"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xmetile__strm_8h.html#ac76b907bf4620864dd1e5d8fe970b448">XMeTile_ShimStrmDemuxConfig</a> (<a class="el" href="struct_x_me_gbl___tile.html">XMeGbl_Tile</a> *TileInstPtr, u32 Port, u32 Output)</td></tr>
<tr class="memdesc:ac76b907bf4620864dd1e5d8fe970b448"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API sets up the mux configuraiton for Shim DMA.  <a href="#ac76b907bf4620864dd1e5d8fe970b448">More...</a><br/></td></tr>
<tr class="separator:ac76b907bf4620864dd1e5d8fe970b448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72a12d2b11d82cf03243558c07fe9ee2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xmetile__strm_8h.html#a72a12d2b11d82cf03243558c07fe9ee2">XMeTile_StrmEventPortSelect</a> (<a class="el" href="struct_x_me_gbl___tile.html">XMeGbl_Tile</a> *TileInstPtr, u8 Port, u8 Master, u8 Id)</td></tr>
<tr class="memdesc:a72a12d2b11d82cf03243558c07fe9ee2"><td class="mdescLeft">&#160;</td><td class="mdescRight">This API sets up the event port in stream switch.  <a href="#a72a12d2b11d82cf03243558c07fe9ee2">More...</a><br/></td></tr>
<tr class="separator:a72a12d2b11d82cf03243558c07fe9ee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="a91872bf0961e4317f7fcc28b07e87b0c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMETILE_STRSW_MPORT_CFGPKT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">TileInstPtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Master, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">DropHdr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Msk, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Arbiter&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">({                                                                              \</div>
<div class="line">        XMeGbl_RegStrmMstr *TmpPtr;                                             \</div>
<div class="line">        TmpPtr = (TileInstPtr-&gt;TileType == XMEGBL_TILE_TYPE_METILE)?            \</div>
<div class="line">                        &amp;TileStrmMstr[Master]:&amp;ShimStrmMstr[Master];            \</div>
<div class="line">        (XMe_SetField(DropHdr, TmpPtr-&gt;DrpHdr.Lsb, TmpPtr-&gt;DrpHdr.Mask) |      \</div>
<div class="line">        ((u32)Msk &lt;&lt; XMETILE_STRSW_MPORT_PKTMSEL_SHIFT) |                       \</div>
<div class="line">        ((u32)Arbiter &lt;&lt; XMETILE_STRSW_MPORT_PKTARB_SHIFT));                    \</div>
<div class="line">})</div>
</div><!-- fragment -->
<p>Macro to frame the configuration word for the Master port. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TileInstPtr</td><td>- Pointer to the Tile instance. </td></tr>
    <tr><td class="paramname">Master</td><td>- Master port ID value. </td></tr>
    <tr><td class="paramname">DropHdr</td><td>- Drop header on packet. </td></tr>
    <tr><td class="paramname">Msk</td><td>- Mask to be used on packet ID. </td></tr>
    <tr><td class="paramname">Arbiter</td><td>- Arbiter to use when packet matches.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>Referenced by <a class="el" href="xsock__clitest_8c.html#a0ddf1224851353fc92bfbff6f499fa97">main()</a>.</p>

</div>
</div>
<a class="anchor" id="a73d841a25fffa96672b0d35d88a74620"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMETILE_STRSW_MPORT_CORE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">TileInstPtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Idx&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(XMETILE_TILESTRSW_MPORT_CORE_OFF + Idx)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to compute the ID value of stream switch master port-Core. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TileInstPtr</td><td>- Tile instance pointer. </td></tr>
    <tr><td class="paramname">Idx</td><td>- Index value.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="adca315dca41f2da9f7a1730e9ab3a3c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMETILE_STRSW_MPORT_CTRL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">TileInstPtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Idx&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(TileInstPtr-&gt;TileType == XMEGBL_TILE_TYPE_METILE)?             \</div>
<div class="line">                (XMETILE_TILESTRSW_MPORT_CTRL_OFF + Idx):                       \</div>
<div class="line">                (XMETILE_SHIMSTRSW_MPORT_CTRL_OFF + Idx)</div>
</div><!-- fragment -->
<p>Macro to compute the ID value of stream switch master port-Ctrl. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TileInstPtr</td><td>- Tile instance pointer. </td></tr>
    <tr><td class="paramname">Idx</td><td>- Index value.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>Referenced by <a class="el" href="xsock__clitest_8c.html#a0ddf1224851353fc92bfbff6f499fa97">main()</a>.</p>

</div>
</div>
<a class="anchor" id="aab60061c451b0af994307a62adbef344"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMETILE_STRSW_MPORT_DMA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">TileInstPtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Idx&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(XMETILE_TILESTRSW_MPORT_DMA_OFF + Idx)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to compute the ID value of stream switch master port-DMA. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TileInstPtr</td><td>- Tile instance pointer. </td></tr>
    <tr><td class="paramname">Idx</td><td>- Index value.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>Referenced by <a class="el" href="xsock__clitest_8c.html#a0ddf1224851353fc92bfbff6f499fa97">main()</a>.</p>

</div>
</div>
<a class="anchor" id="a7755789964618b3d288791edc7e666ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMETILE_STRSW_MPORT_EAST</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">TileInstPtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Idx&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(TileInstPtr-&gt;TileType == XMEGBL_TILE_TYPE_METILE)?             \</div>
<div class="line">                (XMETILE_TILESTRSW_MPORT_EAST_OFF + Idx):                       \</div>
<div class="line">                (XMETILE_SHIMSTRSW_MPORT_EAST_OFF + Idx)</div>
</div><!-- fragment -->
<p>Macro to compute the ID value of stream switch master port-East. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TileInstPtr</td><td>- Tile instance pointer. </td></tr>
    <tr><td class="paramname">Idx</td><td>- Index value.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="a84c6dbbf6d1e27531d2e9c3202d3cfdd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMETILE_STRSW_MPORT_FIFO</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">TileInstPtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Idx&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(TileInstPtr-&gt;TileType == XMEGBL_TILE_TYPE_METILE)?             \</div>
<div class="line">                (XMETILE_TILESTRSW_MPORT_FIFO_OFF + Idx):                       \</div>
<div class="line">                (XMETILE_SHIMSTRSW_MPORT_FIFO_OFF + Idx)</div>
</div><!-- fragment -->
<p>Macro to compute the ID value of stream switch master port-FIFO. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TileInstPtr</td><td>- Tile instance pointer. </td></tr>
    <tr><td class="paramname">Idx</td><td>- Index value.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="a2552c21276b9910398175c23c4d78d9f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMETILE_STRSW_MPORT_NORTH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">TileInstPtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Idx&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(TileInstPtr-&gt;TileType == XMEGBL_TILE_TYPE_METILE)?             \</div>
<div class="line">                (XMETILE_TILESTRSW_MPORT_NORTH_OFF + Idx):                      \</div>
<div class="line">                (XMETILE_SHIMSTRSW_MPORT_NORTH_OFF + Idx)</div>
</div><!-- fragment -->
<p>Macro to compute the ID value of stream switch master port-North. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TileInstPtr</td><td>- Tile instance pointer. </td></tr>
    <tr><td class="paramname">Idx</td><td>- Index value.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>Referenced by <a class="el" href="xsock__clitest_8c.html#a0ddf1224851353fc92bfbff6f499fa97">main()</a>.</p>

</div>
</div>
<a class="anchor" id="a8ed47cf2033a7989900ba6bea6f73954"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMETILE_STRSW_MPORT_SOUTH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">TileInstPtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Idx&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(TileInstPtr-&gt;TileType == XMEGBL_TILE_TYPE_METILE)?             \</div>
<div class="line">                (XMETILE_TILESTRSW_MPORT_SOUTH_OFF + Idx):                      \</div>
<div class="line">                (XMETILE_SHIMSTRSW_MPORT_SOUTH_OFF + Idx)</div>
</div><!-- fragment -->
<p>Macro to compute the ID value of stream switch master port-South. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TileInstPtr</td><td>- Tile instance pointer. </td></tr>
    <tr><td class="paramname">Idx</td><td>- Index value.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>Referenced by <a class="el" href="xsock__clitest_8c.html#a0ddf1224851353fc92bfbff6f499fa97">main()</a>.</p>

</div>
</div>
<a class="anchor" id="aaed77a61bfb4755b111e55ab8ebb472e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMETILE_STRSW_MPORT_TRACE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">TileInstPtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Idx&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(XMETILE_TILESTRSW_MPORT_TRACE_OFF + Idx)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to compute the ID value of stream switch master port-Trace. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TileInstPtr</td><td>- Tile instance pointer. </td></tr>
    <tr><td class="paramname">Idx</td><td>- Index value.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="a54a10f3d8527f8057249d0eb6badec47"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMETILE_STRSW_MPORT_WEST</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">TileInstPtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Idx&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(TileInstPtr-&gt;TileType == XMEGBL_TILE_TYPE_METILE)?             \</div>
<div class="line">                (XMETILE_TILESTRSW_MPORT_WEST_OFF + Idx):                       \</div>
<div class="line">                (XMETILE_SHIMSTRSW_MPORT_WEST_OFF + Idx)</div>
</div><!-- fragment -->
<p>Macro to compute the ID value of stream switch master port-West. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TileInstPtr</td><td>- Tile instance pointer. </td></tr>
    <tr><td class="paramname">Idx</td><td>- Index value.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="ad98be7e2f17c53195aec131603e950fc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMETILE_STRSW_SLVSLOT_CFG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">TileInstPtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Slave, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">SlotIdx, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">SlotId, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">SlotMask, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">SlotEnable, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">SlotMsel, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">SlotArbiter&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">({                                                                              \</div>
<div class="line">        XMeGbl_RegStrmSlot *TmpPtr;                                            \</div>
<div class="line">        TmpPtr = ((TileInstPtr-&gt;TileType == XMEGBL_TILE_TYPE_METILE)?          \</div>
<div class="line">                &amp;TileStrmSlot[XMETILE_STRSW_SPORT_NUMSLOTS*Slave + SlotIdx]:    \</div>
<div class="line">                &amp;ShimStrmSlot[XMETILE_STRSW_SPORT_NUMSLOTS*Slave + SlotIdx]);   \</div>
<div class="line">        (XMe_SetField(SlotId, TmpPtr-&gt;Id.Lsb, TmpPtr-&gt;Id.Mask) |        \</div>
<div class="line">        XMe_SetField(SlotMask, TmpPtr-&gt;Mask.Lsb, TmpPtr-&gt;Mask.Mask) |         \</div>
<div class="line">        XMe_SetField(SlotEnable, TmpPtr-&gt;En.Lsb, TmpPtr-&gt;En.Mask) |           \</div>
<div class="line">        XMe_SetField(SlotMsel, TmpPtr-&gt;Msel.Lsb, TmpPtr-&gt;Msel.Mask) |         \</div>
<div class="line">        XMe_SetField(SlotArbiter, TmpPtr-&gt;Arb.Lsb, TmpPtr-&gt;Arb.Mask));        \</div>
<div class="line">})</div>
</div><!-- fragment -->
<p>Macro to frame the configuration word for the slave port slot register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TileInstPtr</td><td>- Pointer to the Tile instance. </td></tr>
    <tr><td class="paramname">Slave</td><td>- Slave port ID value. </td></tr>
    <tr><td class="paramname">SlotIdx</td><td>- Slave slot ID value, ranging from 0-3. </td></tr>
    <tr><td class="paramname">SlotId</td><td>- Slot ID value. </td></tr>
    <tr><td class="paramname">SlotMask</td><td>- Slot mask value. </td></tr>
    <tr><td class="paramname">SlotEnable</td><td>- Slot enable (1-Enable,0-Disable). </td></tr>
    <tr><td class="paramname">SlotMsel</td><td>- master select. </td></tr>
    <tr><td class="paramname">SlotArbiter</td><td>- Arbiter to use.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>Referenced by <a class="el" href="xsock__clitest_8c.html#a0ddf1224851353fc92bfbff6f499fa97">main()</a>.</p>

</div>
</div>
<a class="anchor" id="a12d74c6bb6321cf2076eeaf40bc818d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMETILE_STRSW_SPORT_CORE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">TileInstPtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Idx&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(XMETILE_TILESTRSW_SPORT_CORE_OFF + Idx)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to compute the ID value of stream switch slave port-Core. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TileInstPtr</td><td>- Tile instance pointer. </td></tr>
    <tr><td class="paramname">Idx</td><td>- Index value.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="a5adc335dfb2cf78012382b572cbcf38f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMETILE_STRSW_SPORT_CTRL</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">TileInstPtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Idx&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(TileInstPtr-&gt;TileType == XMEGBL_TILE_TYPE_METILE)?             \</div>
<div class="line">                (XMETILE_TILESTRSW_SPORT_CTRL_OFF + Idx):                       \</div>
<div class="line">                (XMETILE_SHIMSTRSW_SPORT_CTRL_OFF + Idx)</div>
</div><!-- fragment -->
<p>Macro to compute the ID value of stream switch slave port-Ctrl. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TileInstPtr</td><td>- Tile instance pointer. </td></tr>
    <tr><td class="paramname">Idx</td><td>- Index value.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="a895ba12929df77728bcf250bf4ffdc9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMETILE_STRSW_SPORT_DMA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">TileInstPtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Idx&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(XMETILE_TILESTRSW_SPORT_DMA_OFF + Idx)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to compute the ID value of stream switch slave port-DMA. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TileInstPtr</td><td>- Tile instance pointer. </td></tr>
    <tr><td class="paramname">Idx</td><td>- Index value.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>Referenced by <a class="el" href="xsock__clitest_8c.html#a0ddf1224851353fc92bfbff6f499fa97">main()</a>.</p>

</div>
</div>
<a class="anchor" id="a35f295b8a81f3edd49c308a24eee4d20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMETILE_STRSW_SPORT_EAST</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">TileInstPtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Idx&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(TileInstPtr-&gt;TileType == XMEGBL_TILE_TYPE_METILE)?             \</div>
<div class="line">                (XMETILE_TILESTRSW_SPORT_EAST_OFF + Idx):                       \</div>
<div class="line">                (XMETILE_SHIMSTRSW_SPORT_EAST_OFF + Idx)</div>
</div><!-- fragment -->
<p>Macro to compute the ID value of stream switch slave port-East. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TileInstPtr</td><td>- Tile instance pointer. </td></tr>
    <tr><td class="paramname">Idx</td><td>- Index value.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="afbd2df9b49455b2a3e1f3053ec38e057"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMETILE_STRSW_SPORT_FIFO</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">TileInstPtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Idx&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(TileInstPtr-&gt;TileType == XMEGBL_TILE_TYPE_METILE)?             \</div>
<div class="line">                (XMETILE_TILESTRSW_SPORT_FIFO_OFF + Idx):                       \</div>
<div class="line">                (XMETILE_SHIMSTRSW_SPORT_FIFO_OFF + Idx)</div>
</div><!-- fragment -->
<p>Macro to compute the ID value of stream switch slave port-FIFO. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TileInstPtr</td><td>- Tile instance pointer. </td></tr>
    <tr><td class="paramname">Idx</td><td>- Index value.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="a1cdb69fd4727e8ce0b3c0c716d6c0ac6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMETILE_STRSW_SPORT_NORTH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">TileInstPtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Idx&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(TileInstPtr-&gt;TileType == XMEGBL_TILE_TYPE_METILE)?             \</div>
<div class="line">                (XMETILE_TILESTRSW_SPORT_NORTH_OFF + Idx):                      \</div>
<div class="line">                (XMETILE_SHIMSTRSW_SPORT_NORTH_OFF + Idx)</div>
</div><!-- fragment -->
<p>Macro to compute the ID value of stream switch slave port-North. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TileInstPtr</td><td>- Tile instance pointer. </td></tr>
    <tr><td class="paramname">Idx</td><td>- Index value.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>Referenced by <a class="el" href="xsock__clitest_8c.html#a0ddf1224851353fc92bfbff6f499fa97">main()</a>.</p>

</div>
</div>
<a class="anchor" id="a8f8c88854b49971134fb381647140734"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMETILE_STRSW_SPORT_SOUTH</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">TileInstPtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Idx&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(TileInstPtr-&gt;TileType == XMEGBL_TILE_TYPE_METILE)?             \</div>
<div class="line">                (XMETILE_TILESTRSW_SPORT_SOUTH_OFF + Idx):                      \</div>
<div class="line">                (XMETILE_SHIMSTRSW_SPORT_SOUTH_OFF + Idx)</div>
</div><!-- fragment -->
<p>Macro to compute the ID value of stream switch slave port-South. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TileInstPtr</td><td>- Tile instance pointer. </td></tr>
    <tr><td class="paramname">Idx</td><td>- Index value.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>Referenced by <a class="el" href="xsock__clitest_8c.html#a0ddf1224851353fc92bfbff6f499fa97">main()</a>.</p>

</div>
</div>
<a class="anchor" id="a934aa13550310c41dc9a557cde2fc03b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMETILE_STRSW_SPORT_TRACE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">TileInstPtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Idx&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(TileInstPtr-&gt;TileType == XMEGBL_TILE_TYPE_METILE)?             \</div>
<div class="line">                (XMETILE_TILESTRSW_SPORT_TRACE_OFF + Idx):                      \</div>
<div class="line">                (XMETILE_SHIMSTRSW_SPORT_TRACE_OFF + Idx)</div>
</div><!-- fragment -->
<p>Macro to compute the ID value of stream switch slave port-Trace. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TileInstPtr</td><td>- Tile instance pointer. </td></tr>
    <tr><td class="paramname">Idx</td><td>- Index value.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="a7babdc2a299b4b3d5cc6c14ebc77f15d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XMETILE_STRSW_SPORT_WEST</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">TileInstPtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Idx&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(TileInstPtr-&gt;TileType == XMEGBL_TILE_TYPE_METILE)?             \</div>
<div class="line">                (XMETILE_TILESTRSW_SPORT_WEST_OFF + Idx):                       \</div>
<div class="line">                (XMETILE_SHIMSTRSW_SPORT_WEST_OFF + Idx)</div>
</div><!-- fragment -->
<p>Macro to compute the ID value of stream switch slave port-West. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TileInstPtr</td><td>- Tile instance pointer. </td></tr>
    <tr><td class="paramname">Idx</td><td>- Index value.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="ac76b907bf4620864dd1e5d8fe970b448"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XMeTile_ShimStrmDemuxConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_me_gbl___tile.html">XMeGbl_Tile</a> *&#160;</td>
          <td class="paramname"><em>TileInstPtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Output</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API sets up the mux configuraiton for Shim DMA. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TileInstPtr</td><td>- Pointer to the Tile instance. </td></tr>
    <tr><td class="paramname">Port,:</td><td>Should be one of XMETILE_SHIM_STRM_DEM_SOUTH2, XMETILE_SHIM_STRM_DEM_SOUTH3, XMETILE_SHIM_STRM_DEM_SOUTH4, or XMETILE_SHIM_STRM_DEM_SOUTH5 </td></tr>
    <tr><td class="paramname">Output,:</td><td>Should be one of XMETILE_SHIM_STRM_DEM_PL, XMETILE_SHIM_STRM_DEM_DMA, or XMETILE_SHIM_STRM_DEM_NOC.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_me_gbl___reg_shim_dem_cfg.html#a2ca243610af6b0428257bb18a5802190">XMeGbl_RegShimDemCfg::CtrlOff</a>, <a class="el" href="struct_x_me_gbl___reg_fld_attr.html#a92658385a988bc2e12956067bf2f1d46">XMeGbl_RegFldAttr::Lsb</a>, <a class="el" href="struct_x_me_gbl___reg_fld_attr.html#a253576080c8dd0de4a3ed4c988417af8">XMeGbl_RegFldAttr::Mask</a>, <a class="el" href="struct_x_me_gbl___reg_shim_dem_cfg.html#a23ef37fb54b395d6526dbf40af787037">XMeGbl_RegShimDemCfg::Port</a>, <a class="el" href="struct_x_me_gbl___tile.html#a90766b8cbdb9eea472a757e9d1aeab3c">XMeGbl_Tile::TileAddr</a>, and <a class="el" href="struct_x_me_gbl___tile.html#aa525fbc8f60b1531f762b9305314db7d">XMeGbl_Tile::TileType</a>.</p>

</div>
</div>
<a class="anchor" id="a34bbe97991242a4058e89a2079d712d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XMeTile_ShimStrmMuxConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_me_gbl___tile.html">XMeGbl_Tile</a> *&#160;</td>
          <td class="paramname"><em>TileInstPtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>Input</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API sets up the mux configuraiton for Shim. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TileInstPtr</td><td>- Pointer to the Tile instance. </td></tr>
    <tr><td class="paramname">Port,:</td><td>Should be one of XMETILE_SHIM_STRM_MUX_SOUTH2, XMETILE_SHIM_STRM_MUX_SOUTH3, XMETILE_SHIM_STRM_MUX_SOUTH6, or XMETILE_SHIM_STRM_MUX_SOUTH7 </td></tr>
    <tr><td class="paramname">Input,:</td><td>Should be one of XMETILE_SHIM_STRM_MUX_PL, XMETILE_SHIM_STRM_MUX_DMA, or XMETILE_SHIM_STRM_MUX_NOC.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_me_gbl___reg_shim_mux_cfg.html#acf18bfbd5e5b9b6dbb3b39ae3081928f">XMeGbl_RegShimMuxCfg::CtrlOff</a>, <a class="el" href="struct_x_me_gbl___reg_fld_attr.html#a92658385a988bc2e12956067bf2f1d46">XMeGbl_RegFldAttr::Lsb</a>, <a class="el" href="struct_x_me_gbl___reg_fld_attr.html#a253576080c8dd0de4a3ed4c988417af8">XMeGbl_RegFldAttr::Mask</a>, <a class="el" href="struct_x_me_gbl___reg_shim_mux_cfg.html#ae6f8b866870e2cbac7d69cd9f48eaa92">XMeGbl_RegShimMuxCfg::Port</a>, <a class="el" href="struct_x_me_gbl___tile.html#a90766b8cbdb9eea472a757e9d1aeab3c">XMeGbl_Tile::TileAddr</a>, and <a class="el" href="struct_x_me_gbl___tile.html#aa525fbc8f60b1531f762b9305314db7d">XMeGbl_Tile::TileType</a>.</p>

</div>
</div>
<a class="anchor" id="a99c5405b7dd0929d5d77afc2c238970a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XMeTile_StrmConfigMstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_me_gbl___tile.html">XMeGbl_Tile</a> *&#160;</td>
          <td class="paramname"><em>TileInstPtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>Master</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>Enable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>PktEnable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>Config</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API is used to configure the selected master port of the stream switch in the corresponding tile as per the parameters. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TileInstPtr</td><td>- Pointer to the Tile instance. </td></tr>
    <tr><td class="paramname">Master</td><td>- Master port ID value. </td></tr>
    <tr><td class="paramname">Enable</td><td>- Enable/Disable the master port (1-Enable,0-Disable).</td></tr>
    <tr><td class="paramname">PktEnable</td><td>- Enable/Disable the packet switching mode (1-Enable,0-Disable).</td></tr>
    <tr><td class="paramname">Config</td><td>- Config value to be used for circuit/packet sw. Applicable only when Enable==1. Bit encoding when PktEnable==1: 7-Drop header on packet, 6:3-Mask, 2:0-Arbiter Bit encoding when PktEnable==0: 7:5-Rsvd, 4:0-Slave port ID to which the master port need to connect to Use the macro "xmetile_strm.c::XMETILE_STRSW_MPORT_CFGPKT()" to frame the 8-bit Config.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_me_gbl___reg_strm_mstr.html#a3ec4e4cdff17e26e60fef03a871f0c99">XMeGbl_RegStrmMstr::Config</a>, <a class="el" href="struct_x_me_gbl___reg_strm_mstr.html#af81860b72b9bd5c3ae46c73e4e7a64aa">XMeGbl_RegStrmMstr::DrpHdr</a>, <a class="el" href="struct_x_me_gbl___reg_fld_attr.html#a92658385a988bc2e12956067bf2f1d46">XMeGbl_RegFldAttr::Lsb</a>, <a class="el" href="struct_x_me_gbl___reg_fld_attr.html#a253576080c8dd0de4a3ed4c988417af8">XMeGbl_RegFldAttr::Mask</a>, <a class="el" href="struct_x_me_gbl___reg_strm_mstr.html#a808d418683a6733c36342ae3662a2679">XMeGbl_RegStrmMstr::MstrEn</a>, <a class="el" href="struct_x_me_gbl___reg_strm_mstr.html#a7726df337739911b72bdc0f490069a2b">XMeGbl_RegStrmMstr::PktEn</a>, <a class="el" href="struct_x_me_gbl___reg_strm_mstr.html#a2ea0f1a2ff1d38beb1564a67e5299695">XMeGbl_RegStrmMstr::RegOff</a>, <a class="el" href="struct_x_me_gbl___tile.html#a90766b8cbdb9eea472a757e9d1aeab3c">XMeGbl_Tile::TileAddr</a>, and <a class="el" href="struct_x_me_gbl___tile.html#aa525fbc8f60b1531f762b9305314db7d">XMeGbl_Tile::TileType</a>.</p>

<p>Referenced by <a class="el" href="xsock__clitest_8c.html#a0ddf1224851353fc92bfbff6f499fa97">main()</a>, and <a class="el" href="xmetile__strm_8h.html#a912354b9ef7cedafc5dce5d781501e25">XMeTile_StrmConnectCct()</a>.</p>

</div>
</div>
<a class="anchor" id="a7d6a8c9e144d5626a5c776921f32bcf4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XMeTile_StrmConfigSlv </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_me_gbl___tile.html">XMeGbl_Tile</a> *&#160;</td>
          <td class="paramname"><em>TileInstPtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>Slave</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>Enable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>PktEnable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API is used to configure the selected slave port of the stream switch in the corresponding tile. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TileInstPtr</td><td>- Pointer to the Tile instance. </td></tr>
    <tr><td class="paramname">Slave</td><td>- Slave port ID value. </td></tr>
    <tr><td class="paramname">Enable</td><td>- Enable/Disable the slave port (1-Enable,0-Disable). </td></tr>
    <tr><td class="paramname">PktEnable</td><td>- Enable/Disable the packet switching mode (1-Enable,0-Disable).</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_me_gbl___reg_fld_attr.html#a92658385a988bc2e12956067bf2f1d46">XMeGbl_RegFldAttr::Lsb</a>, <a class="el" href="struct_x_me_gbl___reg_fld_attr.html#a253576080c8dd0de4a3ed4c988417af8">XMeGbl_RegFldAttr::Mask</a>, <a class="el" href="struct_x_me_gbl___reg_strm_slv.html#a09b8db2f42106848fa9ac81da74bb163">XMeGbl_RegStrmSlv::PktEn</a>, <a class="el" href="struct_x_me_gbl___reg_strm_slv.html#ad2f123f0591e4ce3ebe01d27a1ab2f92">XMeGbl_RegStrmSlv::RegOff</a>, <a class="el" href="struct_x_me_gbl___reg_strm_slv.html#afd86ec16f7fbd76bcda65ade19cdc87e">XMeGbl_RegStrmSlv::SlvEn</a>, <a class="el" href="struct_x_me_gbl___tile.html#a90766b8cbdb9eea472a757e9d1aeab3c">XMeGbl_Tile::TileAddr</a>, and <a class="el" href="struct_x_me_gbl___tile.html#aa525fbc8f60b1531f762b9305314db7d">XMeGbl_Tile::TileType</a>.</p>

<p>Referenced by <a class="el" href="xsock__clitest_8c.html#a0ddf1224851353fc92bfbff6f499fa97">main()</a>, and <a class="el" href="xmetile__strm_8h.html#a912354b9ef7cedafc5dce5d781501e25">XMeTile_StrmConnectCct()</a>.</p>

</div>
</div>
<a class="anchor" id="a84a4f2cc989fd3febdb56323aed70b08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XMeTile_StrmConfigSlvSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_me_gbl___tile.html">XMeGbl_Tile</a> *&#160;</td>
          <td class="paramname"><em>TileInstPtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>Slave</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>Slot</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>Enable</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u32&#160;</td>
          <td class="paramname"><em>RegVal</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API is used to configure the selected slot of the slave port in the stream switch of the corresponding tile. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TileInstPtr</td><td>- Pointer to the Tile instance. </td></tr>
    <tr><td class="paramname">Slave</td><td>- Slave port ID value. </td></tr>
    <tr><td class="paramname">Slot</td><td>- Slave slot ID value, ranging from 0-3. </td></tr>
    <tr><td class="paramname">Enable</td><td>- Enable/Disable the slave slot (1-Enable,0-Disable).</td></tr>
    <tr><td class="paramname">RegVal</td><td>- Config value to be used for the slot. Applicable only when Enable==1, else set to 0. Bit encoding : 31:21-Rsvd, 28:24-Slot ID, 23:21-Rsvd, 20:16-ID mask, 15:6-Rsvd, 5:4-Master select/msel, 3-Rsvd, 2:0-Arbiter to use. Use the macro "xmetile_strm.c::XMETILE_STRSW_SLVSLOT_CFG()" to frame the 32-bit RegVal.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_me_gbl___reg_strm_slot.html#a66fb70119187300e25607148558b1a9a">XMeGbl_RegStrmSlot::En</a>, <a class="el" href="struct_x_me_gbl___reg_fld_attr.html#a92658385a988bc2e12956067bf2f1d46">XMeGbl_RegFldAttr::Lsb</a>, <a class="el" href="struct_x_me_gbl___reg_fld_attr.html#a253576080c8dd0de4a3ed4c988417af8">XMeGbl_RegFldAttr::Mask</a>, <a class="el" href="struct_x_me_gbl___reg_strm_slot.html#a73e7fcb9e328c06dfc4a0573300c0f49">XMeGbl_RegStrmSlot::RegOff</a>, <a class="el" href="struct_x_me_gbl___tile.html#a90766b8cbdb9eea472a757e9d1aeab3c">XMeGbl_Tile::TileAddr</a>, and <a class="el" href="struct_x_me_gbl___tile.html#aa525fbc8f60b1531f762b9305314db7d">XMeGbl_Tile::TileType</a>.</p>

<p>Referenced by <a class="el" href="xsock__clitest_8c.html#a0ddf1224851353fc92bfbff6f499fa97">main()</a>.</p>

</div>
</div>
<a class="anchor" id="a912354b9ef7cedafc5dce5d781501e25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XMeTile_StrmConnectCct </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_me_gbl___tile.html">XMeGbl_Tile</a> *&#160;</td>
          <td class="paramname"><em>TileInstPtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>Slave</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>Master</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>SlvEnable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API is used to connect the selected master port to the specified slave port of the stream switch. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TileInstPtr</td><td>- Pointer to the Tile instance. </td></tr>
    <tr><td class="paramname">Slave</td><td>- slave port ID value. </td></tr>
    <tr><td class="paramname">Master</td><td>- Master port ID value. </td></tr>
    <tr><td class="paramname">SlvEnable</td><td>- Enable/Disable the slave port (1-Enable,0-Disable).</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="xmetile__strm_8c.html#a99c5405b7dd0929d5d77afc2c238970a">XMeTile_StrmConfigMstr()</a>, and <a class="el" href="xmetile__strm_8c.html#a7d6a8c9e144d5626a5c776921f32bcf4">XMeTile_StrmConfigSlv()</a>.</p>

<p>Referenced by <a class="el" href="xsock__clitest_8c.html#a0ddf1224851353fc92bfbff6f499fa97">main()</a>.</p>

</div>
</div>
<a class="anchor" id="a72a12d2b11d82cf03243558c07fe9ee2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XMeTile_StrmEventPortSelect </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_x_me_gbl___tile.html">XMeGbl_Tile</a> *&#160;</td>
          <td class="paramname"><em>TileInstPtr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>Port</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>Master</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&#160;</td>
          <td class="paramname"><em>Id</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This API sets up the event port in stream switch. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">TileInstPtr</td><td>- Pointer to the Tile instance. </td></tr>
    <tr><td class="paramname">Port,:</td><td>Port number. 0 to 7. </td></tr>
    <tr><td class="paramname">Master,:</td><td>1 for master. 0 for slave. </td></tr>
    <tr><td class="paramname">Id,:</td><td>Port ID for event generation</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>None. </dd></dl>

<p>References <a class="el" href="struct_x_me_gbl___reg_fld_attr.html#a92658385a988bc2e12956067bf2f1d46">XMeGbl_RegFldAttr::Lsb</a>, <a class="el" href="struct_x_me_gbl___reg_fld_attr.html#a253576080c8dd0de4a3ed4c988417af8">XMeGbl_RegFldAttr::Mask</a>, <a class="el" href="struct_x_me_gbl___reg_strm_evt_port.html#aaf5ad55a35b0e4625060242da2ac5869">XMeGbl_RegStrmEvtPort::MstrSlv</a>, <a class="el" href="struct_x_me_gbl___reg_strm_evt_port.html#ac9e439f375cacce9cfb7e6909aa6843c">XMeGbl_RegStrmEvtPort::Port</a>, <a class="el" href="struct_x_me_gbl___reg_strm_evt_port.html#a4a0ed616b0b2b43b78d1bf42d4c9b4ff">XMeGbl_RegStrmEvtPort::RegOff</a>, <a class="el" href="struct_x_me_gbl___tile.html#a90766b8cbdb9eea472a757e9d1aeab3c">XMeGbl_Tile::TileAddr</a>, and <a class="el" href="struct_x_me_gbl___tile.html#aa525fbc8f60b1531f762b9305314db7d">XMeGbl_Tile::TileType</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Copyright &copy; 2015 Xilinx Inc. All rights reserved.</li>
  </ul>
</div>
</body>
</html>
