#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55c5bd50e1a0 .scope module, "testbench" "testbench" 2 6;
 .timescale 0 0;
v0x55c5bd534e80_0 .net "CLK", 0 0, v0x55c5bd5347b0_0;  1 drivers
v0x55c5bd534f40_0 .net "DATA_A", 31 0, v0x55c5bd534850_0;  1 drivers
v0x55c5bd535000_0 .net "DATA_B", 31 0, v0x55c5bd534910_0;  1 drivers
v0x55c5bd5350d0_0 .net "RESET_L", 0 0, v0x55c5bd5349b0_0;  1 drivers
v0x55c5bd535170_0 .net "SEL", 3 0, v0x55c5bd534a50_0;  1 drivers
v0x55c5bd535230_0 .net "sel_A", 11 0, v0x55c5bd534b10_0;  1 drivers
v0x55c5bd535320_0 .net "sel_B", 11 0, v0x55c5bd534c10_0;  1 drivers
v0x55c5bd535410_0 .net "temp", 15 0, L_0x55c5bd5357c0;  1 drivers
S_0x55c5bd511260 .scope module, "pog" "selector4" 2 23, 3 5 0, S_0x55c5bd50e1a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "temp"
    .port_info 1 /INPUT 32 "DATA_A"
    .port_info 2 /INPUT 32 "DATA_B"
    .port_info 3 /INPUT 12 "sel_A"
    .port_info 4 /INPUT 12 "sel_B"
    .port_info 5 /INPUT 4 "SEL"
    .port_info 6 /INPUT 1 "RESET_L"
    .port_info 7 /INPUT 1 "CLK"
v0x55c5bd533c70_0 .net "CLK", 0 0, v0x55c5bd5347b0_0;  alias, 1 drivers
v0x55c5bd533d30_0 .net "DATA_A", 31 0, v0x55c5bd534850_0;  alias, 1 drivers
v0x55c5bd533df0_0 .net "DATA_B", 31 0, v0x55c5bd534910_0;  alias, 1 drivers
v0x55c5bd533e90 .array "NIBBLE_OUT", 0 3;
v0x55c5bd533e90_0 .net v0x55c5bd533e90 0, 3 0, v0x55c5bd52ff10_0; 1 drivers
v0x55c5bd533e90_1 .net v0x55c5bd533e90 1, 3 0, v0x55c5bd531070_0; 1 drivers
v0x55c5bd533e90_2 .net v0x55c5bd533e90 2, 3 0, v0x55c5bd5322e0_0; 1 drivers
v0x55c5bd533e90_3 .net v0x55c5bd533e90 3, 3 0, v0x55c5bd5334d0_0; 1 drivers
v0x55c5bd533f80_0 .net "RESET_L", 0 0, v0x55c5bd5349b0_0;  alias, 1 drivers
v0x55c5bd5340b0_0 .net "SEL", 3 0, v0x55c5bd534a50_0;  alias, 1 drivers
v0x55c5bd534150_0 .net "sel_A", 11 0, v0x55c5bd534b10_0;  alias, 1 drivers
v0x55c5bd5341f0_0 .net "sel_B", 11 0, v0x55c5bd534c10_0;  alias, 1 drivers
v0x55c5bd5342d0_0 .net "temp", 15 0, L_0x55c5bd5357c0;  alias, 1 drivers
L_0x55c5bd5357c0 .concat8 [ 4 4 4 4], L_0x55c5bd535520, L_0x55c5bd535600, L_0x55c5bd5356e0, L_0x55c5bd535950;
L_0x55c5bd535aa0 .part v0x55c5bd534b10_0, 0, 3;
L_0x55c5bd535b40 .part v0x55c5bd534c10_0, 0, 3;
L_0x55c5bd535be0 .part v0x55c5bd534a50_0, 0, 1;
L_0x55c5bd535cb0 .part v0x55c5bd534b10_0, 3, 3;
L_0x55c5bd535de0 .part v0x55c5bd534c10_0, 3, 3;
L_0x55c5bd535f50 .part v0x55c5bd534a50_0, 1, 1;
L_0x55c5bd536080 .part v0x55c5bd534b10_0, 6, 3;
L_0x55c5bd536170 .part v0x55c5bd534c10_0, 6, 3;
L_0x55c5bd536240 .part v0x55c5bd534a50_0, 2, 1;
L_0x55c5bd536370 .part v0x55c5bd534b10_0, 9, 3;
L_0x55c5bd536440 .part v0x55c5bd534c10_0, 9, 3;
L_0x55c5bd536580 .part v0x55c5bd534a50_0, 3, 1;
S_0x55c5bd5113e0 .scope generate, "outs[0]" "outs[0]" 3 18, 3 18 0, S_0x55c5bd511260;
 .timescale 0 0;
P_0x55c5bd50a330 .param/l "k" 0 3 18, +C4<00>;
L_0x55c5bd535520 .functor BUFZ 4, v0x55c5bd52ff10_0, C4<0000>, C4<0000>, C4<0000>;
v0x55c5bd50f8f0_0 .net *"_s2", 3 0, L_0x55c5bd535520;  1 drivers
S_0x55c5bd52ed60 .scope generate, "outs[1]" "outs[1]" 3 18, 3 18 0, S_0x55c5bd511260;
 .timescale 0 0;
P_0x55c5bd507f00 .param/l "k" 0 3 18, +C4<01>;
L_0x55c5bd535600 .functor BUFZ 4, v0x55c5bd531070_0, C4<0000>, C4<0000>, C4<0000>;
v0x55c5bd50fad0_0 .net *"_s2", 3 0, L_0x55c5bd535600;  1 drivers
S_0x55c5bd52efd0 .scope generate, "outs[2]" "outs[2]" 3 18, 3 18 0, S_0x55c5bd511260;
 .timescale 0 0;
P_0x55c5bd52f1c0 .param/l "k" 0 3 18, +C4<010>;
L_0x55c5bd5356e0 .functor BUFZ 4, v0x55c5bd5322e0_0, C4<0000>, C4<0000>, C4<0000>;
v0x55c5bd50fcb0_0 .net *"_s2", 3 0, L_0x55c5bd5356e0;  1 drivers
S_0x55c5bd52f2c0 .scope generate, "outs[3]" "outs[3]" 3 18, 3 18 0, S_0x55c5bd511260;
 .timescale 0 0;
P_0x55c5bd52f4b0 .param/l "k" 0 3 18, +C4<011>;
L_0x55c5bd535950 .functor BUFZ 4, v0x55c5bd5334d0_0, C4<0000>, C4<0000>, C4<0000>;
v0x55c5bd50fe90_0 .net *"_s2", 3 0, L_0x55c5bd535950;  1 drivers
S_0x55c5bd52f5d0 .scope generate, "selectores[0]" "selectores[0]" 3 26, 3 26 0, S_0x55c5bd511260;
 .timescale 0 0;
P_0x55c5bd52f810 .param/l "i" 0 3 26, +C4<00>;
S_0x55c5bd52f8f0 .scope module, "seli" "selector" 3 28, 4 1 0, S_0x55c5bd52f5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "dataA"
    .port_info 1 /INPUT 32 "dataB"
    .port_info 2 /INPUT 3 "selA"
    .port_info 3 /INPUT 3 "selB"
    .port_info 4 /INPUT 1 "sel"
    .port_info 5 /INPUT 1 "reset_L"
    .port_info 6 /INPUT 1 "clk"
    .port_info 7 /OUTPUT 4 "nibbleOut"
v0x55c5bd50bdb0_0 .net "clk", 0 0, v0x55c5bd5347b0_0;  alias, 1 drivers
v0x55c5bd509980_0 .net "dataA", 31 0, v0x55c5bd534850_0;  alias, 1 drivers
v0x55c5bd507520_0 .net "dataB", 31 0, v0x55c5bd534910_0;  alias, 1 drivers
v0x55c5bd52fd00_0 .var "nibbleA", 3 0;
v0x55c5bd52fde0_0 .var "nibbleB", 3 0;
v0x55c5bd52ff10_0 .var "nibbleOut", 3 0;
v0x55c5bd52fff0_0 .net "reset_L", 0 0, v0x55c5bd5349b0_0;  alias, 1 drivers
v0x55c5bd5300b0_0 .net "sel", 0 0, L_0x55c5bd535be0;  1 drivers
v0x55c5bd530170_0 .net "selA", 2 0, L_0x55c5bd535aa0;  1 drivers
v0x55c5bd530250_0 .net "selB", 2 0, L_0x55c5bd535b40;  1 drivers
v0x55c5bd530330_0 .var "tempA", 3 0;
v0x55c5bd530410_0 .var "tempB", 3 0;
v0x55c5bd5304f0_0 .var "tempOut", 3 0;
E_0x55c5bd510910/0 .event edge, v0x55c5bd530170_0, v0x55c5bd509980_0, v0x55c5bd530250_0, v0x55c5bd507520_0;
E_0x55c5bd510910/1 .event edge, v0x55c5bd5300b0_0, v0x55c5bd530410_0, v0x55c5bd530330_0;
E_0x55c5bd510910 .event/or E_0x55c5bd510910/0, E_0x55c5bd510910/1;
E_0x55c5bd510280 .event posedge, v0x55c5bd50bdb0_0;
S_0x55c5bd5306d0 .scope generate, "selectores[1]" "selectores[1]" 3 26, 3 26 0, S_0x55c5bd511260;
 .timescale 0 0;
P_0x55c5bd530870 .param/l "i" 0 3 26, +C4<01>;
S_0x55c5bd530950 .scope module, "seli" "selector" 3 28, 4 1 0, S_0x55c5bd5306d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "dataA"
    .port_info 1 /INPUT 32 "dataB"
    .port_info 2 /INPUT 3 "selA"
    .port_info 3 /INPUT 3 "selB"
    .port_info 4 /INPUT 1 "sel"
    .port_info 5 /INPUT 1 "reset_L"
    .port_info 6 /INPUT 1 "clk"
    .port_info 7 /OUTPUT 4 "nibbleOut"
v0x55c5bd530ca0_0 .net "clk", 0 0, v0x55c5bd5347b0_0;  alias, 1 drivers
v0x55c5bd530d60_0 .net "dataA", 31 0, v0x55c5bd534850_0;  alias, 1 drivers
v0x55c5bd530e00_0 .net "dataB", 31 0, v0x55c5bd534910_0;  alias, 1 drivers
v0x55c5bd530ea0_0 .var "nibbleA", 3 0;
v0x55c5bd530f40_0 .var "nibbleB", 3 0;
v0x55c5bd531070_0 .var "nibbleOut", 3 0;
v0x55c5bd531150_0 .net "reset_L", 0 0, v0x55c5bd5349b0_0;  alias, 1 drivers
v0x55c5bd5311f0_0 .net "sel", 0 0, L_0x55c5bd535f50;  1 drivers
v0x55c5bd531290_0 .net "selA", 2 0, L_0x55c5bd535cb0;  1 drivers
v0x55c5bd531370_0 .net "selB", 2 0, L_0x55c5bd535de0;  1 drivers
v0x55c5bd531450_0 .var "tempA", 3 0;
v0x55c5bd531530_0 .var "tempB", 3 0;
v0x55c5bd531610_0 .var "tempOut", 3 0;
E_0x55c5bd510b40/0 .event edge, v0x55c5bd531290_0, v0x55c5bd509980_0, v0x55c5bd531370_0, v0x55c5bd507520_0;
E_0x55c5bd510b40/1 .event edge, v0x55c5bd5311f0_0, v0x55c5bd531530_0, v0x55c5bd531450_0;
E_0x55c5bd510b40 .event/or E_0x55c5bd510b40/0, E_0x55c5bd510b40/1;
S_0x55c5bd5317f0 .scope generate, "selectores[2]" "selectores[2]" 3 26, 3 26 0, S_0x55c5bd511260;
 .timescale 0 0;
P_0x55c5bd531990 .param/l "i" 0 3 26, +C4<010>;
S_0x55c5bd531a70 .scope module, "seli" "selector" 3 28, 4 1 0, S_0x55c5bd5317f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "dataA"
    .port_info 1 /INPUT 32 "dataB"
    .port_info 2 /INPUT 3 "selA"
    .port_info 3 /INPUT 3 "selB"
    .port_info 4 /INPUT 1 "sel"
    .port_info 5 /INPUT 1 "reset_L"
    .port_info 6 /INPUT 1 "clk"
    .port_info 7 /OUTPUT 4 "nibbleOut"
v0x55c5bd531dc0_0 .net "clk", 0 0, v0x55c5bd5347b0_0;  alias, 1 drivers
v0x55c5bd531ed0_0 .net "dataA", 31 0, v0x55c5bd534850_0;  alias, 1 drivers
v0x55c5bd531fe0_0 .net "dataB", 31 0, v0x55c5bd534910_0;  alias, 1 drivers
v0x55c5bd5320d0_0 .var "nibbleA", 3 0;
v0x55c5bd5321b0_0 .var "nibbleB", 3 0;
v0x55c5bd5322e0_0 .var "nibbleOut", 3 0;
v0x55c5bd5323c0_0 .net "reset_L", 0 0, v0x55c5bd5349b0_0;  alias, 1 drivers
v0x55c5bd5324b0_0 .net "sel", 0 0, L_0x55c5bd536240;  1 drivers
v0x55c5bd532570_0 .net "selA", 2 0, L_0x55c5bd536080;  1 drivers
v0x55c5bd532650_0 .net "selB", 2 0, L_0x55c5bd536170;  1 drivers
v0x55c5bd532730_0 .var "tempA", 3 0;
v0x55c5bd532810_0 .var "tempB", 3 0;
v0x55c5bd5328f0_0 .var "tempOut", 3 0;
E_0x55c5bd510800/0 .event edge, v0x55c5bd532570_0, v0x55c5bd509980_0, v0x55c5bd532650_0, v0x55c5bd507520_0;
E_0x55c5bd510800/1 .event edge, v0x55c5bd5324b0_0, v0x55c5bd532810_0, v0x55c5bd532730_0;
E_0x55c5bd510800 .event/or E_0x55c5bd510800/0, E_0x55c5bd510800/1;
S_0x55c5bd532ad0 .scope generate, "selectores[3]" "selectores[3]" 3 26, 3 26 0, S_0x55c5bd511260;
 .timescale 0 0;
P_0x55c5bd532c70 .param/l "i" 0 3 26, +C4<011>;
S_0x55c5bd532d50 .scope module, "seli" "selector" 3 28, 4 1 0, S_0x55c5bd532ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "dataA"
    .port_info 1 /INPUT 32 "dataB"
    .port_info 2 /INPUT 3 "selA"
    .port_info 3 /INPUT 3 "selB"
    .port_info 4 /INPUT 1 "sel"
    .port_info 5 /INPUT 1 "reset_L"
    .port_info 6 /INPUT 1 "clk"
    .port_info 7 /OUTPUT 4 "nibbleOut"
v0x55c5bd5330a0_0 .net "clk", 0 0, v0x55c5bd5347b0_0;  alias, 1 drivers
v0x55c5bd533160_0 .net "dataA", 31 0, v0x55c5bd534850_0;  alias, 1 drivers
v0x55c5bd533220_0 .net "dataB", 31 0, v0x55c5bd534910_0;  alias, 1 drivers
v0x55c5bd5332c0_0 .var "nibbleA", 3 0;
v0x55c5bd5333a0_0 .var "nibbleB", 3 0;
v0x55c5bd5334d0_0 .var "nibbleOut", 3 0;
v0x55c5bd5335b0_0 .net "reset_L", 0 0, v0x55c5bd5349b0_0;  alias, 1 drivers
v0x55c5bd533650_0 .net "sel", 0 0, L_0x55c5bd536580;  1 drivers
v0x55c5bd533710_0 .net "selA", 2 0, L_0x55c5bd536370;  1 drivers
v0x55c5bd5337f0_0 .net "selB", 2 0, L_0x55c5bd536440;  1 drivers
v0x55c5bd5338d0_0 .var "tempA", 3 0;
v0x55c5bd5339b0_0 .var "tempB", 3 0;
v0x55c5bd533a90_0 .var "tempOut", 3 0;
E_0x55c5bd510840/0 .event edge, v0x55c5bd533710_0, v0x55c5bd509980_0, v0x55c5bd5337f0_0, v0x55c5bd507520_0;
E_0x55c5bd510840/1 .event edge, v0x55c5bd533650_0, v0x55c5bd5339b0_0, v0x55c5bd5338d0_0;
E_0x55c5bd510840 .event/or E_0x55c5bd510840/0, E_0x55c5bd510840/1;
S_0x55c5bd534540 .scope module, "prob" "prob" 2 36, 5 1 0, S_0x55c5bd50e1a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "CLK"
    .port_info 1 /OUTPUT 32 "DATA_A"
    .port_info 2 /OUTPUT 32 "DATA_B"
    .port_info 3 /OUTPUT 12 "sel_A"
    .port_info 4 /OUTPUT 12 "sel_B"
    .port_info 5 /OUTPUT 4 "SEL"
    .port_info 6 /OUTPUT 1 "RESET_L"
    .port_info 7 /INPUT 16 "temp"
v0x55c5bd5347b0_0 .var "CLK", 0 0;
v0x55c5bd534850_0 .var "DATA_A", 31 0;
v0x55c5bd534910_0 .var "DATA_B", 31 0;
v0x55c5bd5349b0_0 .var "RESET_L", 0 0;
v0x55c5bd534a50_0 .var "SEL", 3 0;
v0x55c5bd534b10_0 .var "sel_A", 11 0;
v0x55c5bd534c10_0 .var "sel_B", 11 0;
v0x55c5bd534d10_0 .net "temp", 15 0, L_0x55c5bd5357c0;  alias, 1 drivers
    .scope S_0x55c5bd52f8f0;
T_0 ;
    %wait E_0x55c5bd510280;
    %load/vec4 v0x55c5bd52fff0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c5bd52ff10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c5bd52fd00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c5bd52fde0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55c5bd530330_0;
    %assign/vec4 v0x55c5bd52fd00_0, 0;
    %load/vec4 v0x55c5bd530410_0;
    %assign/vec4 v0x55c5bd52fde0_0, 0;
    %load/vec4 v0x55c5bd5304f0_0;
    %assign/vec4 v0x55c5bd52ff10_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55c5bd52f8f0;
T_1 ;
    %wait E_0x55c5bd510910;
    %load/vec4 v0x55c5bd509980_0;
    %load/vec4 v0x55c5bd530170_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %store/vec4 v0x55c5bd530330_0, 0, 4;
    %load/vec4 v0x55c5bd507520_0;
    %load/vec4 v0x55c5bd530250_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %store/vec4 v0x55c5bd530410_0, 0, 4;
    %load/vec4 v0x55c5bd5300b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.0, 8;
    %load/vec4 v0x55c5bd530410_0;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v0x55c5bd530330_0;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %store/vec4 v0x55c5bd5304f0_0, 0, 4;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55c5bd530950;
T_2 ;
    %wait E_0x55c5bd510280;
    %load/vec4 v0x55c5bd531150_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c5bd531070_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c5bd530ea0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c5bd530f40_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55c5bd531450_0;
    %assign/vec4 v0x55c5bd530ea0_0, 0;
    %load/vec4 v0x55c5bd531530_0;
    %assign/vec4 v0x55c5bd530f40_0, 0;
    %load/vec4 v0x55c5bd531610_0;
    %assign/vec4 v0x55c5bd531070_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55c5bd530950;
T_3 ;
    %wait E_0x55c5bd510b40;
    %load/vec4 v0x55c5bd530d60_0;
    %load/vec4 v0x55c5bd531290_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %store/vec4 v0x55c5bd531450_0, 0, 4;
    %load/vec4 v0x55c5bd530e00_0;
    %load/vec4 v0x55c5bd531370_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %store/vec4 v0x55c5bd531530_0, 0, 4;
    %load/vec4 v0x55c5bd5311f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.0, 8;
    %load/vec4 v0x55c5bd531530_0;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %load/vec4 v0x55c5bd531450_0;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %store/vec4 v0x55c5bd531610_0, 0, 4;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55c5bd531a70;
T_4 ;
    %wait E_0x55c5bd510280;
    %load/vec4 v0x55c5bd5323c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c5bd5322e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c5bd5320d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c5bd5321b0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55c5bd532730_0;
    %assign/vec4 v0x55c5bd5320d0_0, 0;
    %load/vec4 v0x55c5bd532810_0;
    %assign/vec4 v0x55c5bd5321b0_0, 0;
    %load/vec4 v0x55c5bd5328f0_0;
    %assign/vec4 v0x55c5bd5322e0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55c5bd531a70;
T_5 ;
    %wait E_0x55c5bd510800;
    %load/vec4 v0x55c5bd531ed0_0;
    %load/vec4 v0x55c5bd532570_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %store/vec4 v0x55c5bd532730_0, 0, 4;
    %load/vec4 v0x55c5bd531fe0_0;
    %load/vec4 v0x55c5bd532650_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %store/vec4 v0x55c5bd532810_0, 0, 4;
    %load/vec4 v0x55c5bd5324b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.0, 8;
    %load/vec4 v0x55c5bd532810_0;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %load/vec4 v0x55c5bd532730_0;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %store/vec4 v0x55c5bd5328f0_0, 0, 4;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55c5bd532d50;
T_6 ;
    %wait E_0x55c5bd510280;
    %load/vec4 v0x55c5bd5335b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c5bd5334d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c5bd5332c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c5bd5333a0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55c5bd5338d0_0;
    %assign/vec4 v0x55c5bd5332c0_0, 0;
    %load/vec4 v0x55c5bd5339b0_0;
    %assign/vec4 v0x55c5bd5333a0_0, 0;
    %load/vec4 v0x55c5bd533a90_0;
    %assign/vec4 v0x55c5bd5334d0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55c5bd532d50;
T_7 ;
    %wait E_0x55c5bd510840;
    %load/vec4 v0x55c5bd533160_0;
    %load/vec4 v0x55c5bd533710_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %store/vec4 v0x55c5bd5338d0_0, 0, 4;
    %load/vec4 v0x55c5bd533220_0;
    %load/vec4 v0x55c5bd5337f0_0;
    %pad/u 32;
    %muli 4, 0, 32;
    %part/u 4;
    %store/vec4 v0x55c5bd5339b0_0, 0, 4;
    %load/vec4 v0x55c5bd533650_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.0, 8;
    %load/vec4 v0x55c5bd5339b0_0;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %load/vec4 v0x55c5bd5338d0_0;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %store/vec4 v0x55c5bd533a90_0, 0, 4;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55c5bd534540;
T_8 ;
    %vpi_call 5 12 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 5 13 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 93;
    %split/vec4 1;
    %assign/vec4 v0x55c5bd5349b0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0x55c5bd534a50_0, 0;
    %split/vec4 12;
    %assign/vec4 v0x55c5bd534c10_0, 0;
    %split/vec4 12;
    %assign/vec4 v0x55c5bd534b10_0, 0;
    %split/vec4 32;
    %assign/vec4 v0x55c5bd534910_0, 0;
    %assign/vec4 v0x55c5bd534850_0, 0;
    %wait E_0x55c5bd510280;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c5bd5349b0_0, 0;
    %wait E_0x55c5bd510280;
    %pushi/vec4 4095, 0, 32;
    %assign/vec4 v0x55c5bd534850_0, 0;
    %pushi/vec4 43981, 0, 32;
    %assign/vec4 v0x55c5bd534910_0, 0;
    %pushi/vec4 1, 0, 12;
    %assign/vec4 v0x55c5bd534b10_0, 0;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55c5bd534c10_0, 4, 5;
    %pushi/vec4 1, 0, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55c5bd534c10_0, 4, 5;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55c5bd534c10_0, 4, 5;
    %pushi/vec4 3, 0, 3;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55c5bd534c10_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55c5bd534a50_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55c5bd534a50_0, 4, 5;
    %wait E_0x55c5bd510280;
    %wait E_0x55c5bd510280;
    %wait E_0x55c5bd510280;
    %wait E_0x55c5bd510280;
    %wait E_0x55c5bd510280;
    %vpi_call 5 33 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x55c5bd534540;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c5bd5347b0_0, 0;
    %end;
    .thread T_9;
    .scope S_0x55c5bd534540;
T_10 ;
    %delay 2, 0;
    %load/vec4 v0x55c5bd5347b0_0;
    %inv;
    %assign/vec4 v0x55c5bd5347b0_0, 0;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./selector4.v";
    "./selector.v";
    "./prob.v";
