-- This file is generated by automatic tools.
library ieee;
use ieee.std_logic_1164.all;
use work.eecs361.all;
use work.eecs361_gates.all;

entity datapath_test is
end datapath_test;

architecture behavioral of datapath_test is
signal clk,reset: std_logic;
constant clk_period :time :=10 ns;
begin
	da: data_path port map(clk=>clk, reset=>reset);
	clk_gen:process    
	begin        
    	wait for clk_period/2;    
    	clk<='1';      
    	wait for clk_period/2;    
    	clk<='0';    
  	end process; 

	test_bench:process
	begin
		reset<='1';
		wait for 30 ns;
		reset<='0';
		wait;
	end process;
end behavioral;