	; Module start
	.compiler_version	"TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler v1.1r8 Build 22011964"
	.compiler_invocation	"ctc -f cc6384a --dep-file=Level_02_Interfaces/AdapterLite/IF_Display_UpdateClock.d -c99 --fp-model=3cflnrSTz -D__CPU__=tc37x -D__CPU_TC37X__ --core=tc1.6.2 --fp-model=+float -D__CPU__=tc37x -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_02_Interfaces -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_02_Interfaces\\\\AdapterLite -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_02_Interfaces\\\\Interface_Libraries -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_02_Interfaces\\\\TC375_IntVectorTable_CPU0 -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_03_OS -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_03_OS\\\\FreeRTOS -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_03_OS\\\\FreeRTOS\\\\include -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_03_OS\\\\FreeRTOS\\\\portable -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_03_OS\\\\FreeRTOS\\\\portable\\\\GCC -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_03_OS\\\\FreeRTOS\\\\portable\\\\GCC\\\\TC3 -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_03_OS\\\\FreeRTOS\\\\portable\\\\Tasking -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_03_OS\\\\FreeRTOS\\\\portable\\\\Tasking\\\\TC3 -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_04_HAL -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_04_HAL\\\\HAL_Libraries -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_04_HAL\\\\TC375_CAN -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_04_HAL\\\\TC375_DMA -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_04_HAL\\\\TC375_GPT12 -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_04_HAL\\\\TC375_SCU -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Configurations -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\Infra -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\Infra\\\\Platform -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\Infra\\\\Platform\\\\Tricore -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\Infra\\\\Platform\\\\Tricore\\\\Compilers -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\Infra\\\\Sfr -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\Infra\\\\Sfr\\\\TC37A -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\Infra\\\\Sfr\\\\TC37A\\\\_Reg -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\Infra\\\\Ssw -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\Infra\\\\Ssw\\\\TC37A -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\Infra\\\\Ssw\\\\TC37A\\\\Tricore -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\Service -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\Service\\\\CpuGeneric -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\Service\\\\CpuGeneric\\\\If -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\Service\\\\CpuGeneric\\\\If\\\\Ccu6If -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\Service\\\\CpuGeneric\\\\StdIf -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\Service\\\\CpuGeneric\\\\SysSe -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\Service\\\\CpuGeneric\\\\SysSe\\\\Bsp -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\Service\\\\CpuGeneric\\\\SysSe\\\\Comm -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\Service\\\\CpuGeneric\\\\SysSe\\\\General -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\Service\\\\CpuGeneric\\\\SysSe\\\\Time -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\Service\\\\CpuGeneric\\\\_Utilities -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Asclin -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Asclin\\\\Asc -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Asclin\\\\Lin -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Asclin\\\\Spi -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Asclin\\\\Std -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Can -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Can\\\\Can -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Can\\\\Std -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Ccu6 -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Ccu6\\\\Icu -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Ccu6\\\\PwmBc -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Ccu6\\\\PwmHl -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Ccu6\\\\Std -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Ccu6\\\\TPwm -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Ccu6\\\\Timer -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Ccu6\\\\TimerWithTrigger -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Convctrl -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Convctrl\\\\Std -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Cpu -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Cpu\\\\Irq -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Cpu\\\\Std -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Cpu\\\\Trap -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Dma -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Dma\\\\Dma -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Dma\\\\Std -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Edsadc -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Edsadc\\\\Edsadc -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Edsadc\\\\Std -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Evadc -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Evadc\\\\Adc -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Evadc\\\\Std -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Fce -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Fce\\\\Crc -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Fce\\\\Std -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Flash -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Flash\\\\Std -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Geth -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Geth\\\\Eth -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Geth\\\\Std -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Gpt12 -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Gpt12\\\\IncrEnc -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Gpt12\\\\Std -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\I2c -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\I2c\\\\I2c -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\I2c\\\\Std -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Iom -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Iom\\\\Driver -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Iom\\\\Iom -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Iom\\\\Std -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Mtu -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Mtu\\\\Std -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Pms -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Pms\\\\Std -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Port -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Port\\\\Io -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Port\\\\Std -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Qspi -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Qspi\\\\SpiMaster -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Qspi\\\\SpiSlave -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Qspi\\\\Std -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Scu -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Scu\\\\Std -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Smu -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Smu\\\\Smu -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Smu\\\\Std -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Src -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Src\\\\Std -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Stm -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Stm\\\\Std -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\Stm\\\\Timer -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\_Impl -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\_Lib -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\_Lib\\\\DataHandling -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\_Lib\\\\InternalMux -IC:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\\\Level_Libraries\\\\iLLD\\\\TC37A\\\\Tricore\\\\_PinMap -g3 -w544 -w557 -t2 --language=+volatile -N0 -O0 -Y0 -Z0 --compact-max-size=200 --misrac-version=2012 -o Level_02_Interfaces/AdapterLite/IF_Display_UpdateClock.src ../Level_02_Interfaces/AdapterLite/IF_Display_UpdateClock.c"
	.compiler_name		"ctc"
	;source	'../Level_02_Interfaces/AdapterLite/IF_Display_UpdateClock.c'

	
$TC162
	
	.sdecl	'.text.IF_Display_UpdateClock.Func_Display_Update_Clock_init',code,cluster('Func_Display_Update_Clock_init')
	.sect	'.text.IF_Display_UpdateClock.Func_Display_Update_Clock_init'
	.align	2
	
	.global	Func_Display_Update_Clock_init
; Function Func_Display_Update_Clock_init
.L15:
Func_Display_Update_Clock_init:	.type	func
	call	Func_GPT12_T2_init
.L38:
	jne	d2,#0,.L2
.L52:
	mov	d4,#0
	call	Func_GPT12_T2_set_value
.L2:
	jne	d2,#0,.L3
.L53:
	call	Func_TC375_SRN_GPT12_T2_init
.L3:
	jne	d2,#0,.L4
.L54:
	call	Func_DMA_Module_init
.L4:
	jne	d2,#0,.L5
.L55:
	call	Func_DMA_Ch0_init
.L5:
	jne	d2,#0,.L6
.L56:
	mov	d2,#0
.L39:
	j	.L7
.L6:
	mov	d2,#1
.L40:
	j	.L8
.L8:
.L7:
	ret
.L33:
	
__Func_Display_Update_Clock_init_function_end:
	.size	Func_Display_Update_Clock_init,__Func_Display_Update_Clock_init_function_end-Func_Display_Update_Clock_init
.L26:
	; End of function
	
	.sdecl	'.text.IF_Display_UpdateClock.Func_Display_Update_Clock_start',code,cluster('Func_Display_Update_Clock_start')
	.sect	'.text.IF_Display_UpdateClock.Func_Display_Update_Clock_start'
	.align	2
	
	.global	Func_Display_Update_Clock_start
; Function Func_Display_Update_Clock_start
.L17:
Func_Display_Update_Clock_start:	.type	func
	call	Func_TC375_SRN_GPT12_T2_enable
.L41:
	jne	d2,#0,.L9
.L61:
	call	Func_GPT12_T2_start
.L9:
	jne	d2,#0,.L10
.L62:
	call	Func_DMA_Ch0_start
.L10:
	jne	d2,#0,.L11
.L63:
	mov	d2,#0
.L42:
	j	.L12
.L11:
	mov	d2,#1
.L43:
	j	.L13
.L13:
.L12:
	ret
.L36:
	
__Func_Display_Update_Clock_start_function_end:
	.size	Func_Display_Update_Clock_start,__Func_Display_Update_Clock_start_function_end-Func_Display_Update_Clock_start
.L31:
	; End of function
	
	.calls	'Func_Display_Update_Clock_init','Func_GPT12_T2_init'
	.calls	'Func_Display_Update_Clock_init','Func_GPT12_T2_set_value'
	.calls	'Func_Display_Update_Clock_init','Func_TC375_SRN_GPT12_T2_init'
	.calls	'Func_Display_Update_Clock_init','Func_DMA_Module_init'
	.calls	'Func_Display_Update_Clock_init','Func_DMA_Ch0_init'
	.calls	'Func_Display_Update_Clock_start','Func_TC375_SRN_GPT12_T2_enable'
	.calls	'Func_Display_Update_Clock_start','Func_GPT12_T2_start'
	.calls	'Func_Display_Update_Clock_start','Func_DMA_Ch0_start'
	.calls	'Func_Display_Update_Clock_init','',0
	.extern	Func_GPT12_T2_init
	.extern	Func_GPT12_T2_start
	.extern	Func_GPT12_T2_set_value
	.extern	Func_TC375_SRN_GPT12_T2_init
	.extern	Func_TC375_SRN_GPT12_T2_enable
	.extern	Func_DMA_Module_init
	.extern	Func_DMA_Ch0_init
	.extern	Func_DMA_Ch0_start
	.calls	'Func_Display_Update_Clock_start','',0
	.sdecl	'.debug_info',debug
	.sect	'.debug_info'
.L19:
	.word	842
	.half	3
	.word	.L20
	.byte	4
.L18:
	.byte	1
	.byte	'../Level_02_Interfaces/AdapterLite/IF_Display_UpdateClock.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'C:\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\AURIX_Practice_07_Display-by-DMA\\TriCore Debug (TASKING)\\',0
	.byte	12,1
	.word	.L21
.L34:
	.byte	2
	.byte	'_HAL_Return_Type',0,2,67,14,1,3
	.byte	'HAL_E_OK',0,0,3
	.byte	'HAL_E_NOT_OK',0,1,0,4
	.byte	'Func_GPT12_T2_init',0,1,82,24
	.word	308
	.byte	1,1,1,1,4
	.byte	'Func_GPT12_T2_start',0,1,83,24
	.word	308
	.byte	1,1,1,1,5
	.byte	'unsigned short int',0,2,7,6
	.byte	'Func_GPT12_T2_set_value',0,1,84,24
	.word	308
	.byte	1,1,1,1,7
	.byte	'timer_value',0,1,84,56
	.word	420
	.byte	0,4
	.byte	'Func_TC375_SRN_GPT12_T2_init',0,1,86,24
	.word	308
	.byte	1,1,1,1,4
	.byte	'Func_TC375_SRN_GPT12_T2_enable',0,1,87,24
	.word	308
	.byte	1,1,1,1,4
	.byte	'Func_DMA_Module_init',0,1,89,24
	.word	308
	.byte	1,1,1,1,4
	.byte	'Func_DMA_Ch0_init',0,1,90,24
	.word	308
	.byte	1,1,1,1,4
	.byte	'Func_DMA_Ch0_start',0,1,91,24
	.word	308
	.byte	1,1,1,1
.L32:
	.byte	2
	.byte	'_L02_Return_Type',0,3,66,14,1,3
	.byte	'L02_E_OK',0,0,3
	.byte	'L02_E_NOT_OK',0,1,0,8,1,9
	.word	726
	.byte	10
	.byte	'__codeptr',0,1,1,1
	.word	728
	.byte	5
	.byte	'unsigned char',0,1,8,10
	.byte	'uint8',0,4,108,29
	.word	751
	.byte	10
	.byte	'uint16',0,4,112,29
	.word	420
	.byte	10
	.byte	'HAL_Return_Type',0,2,71,3
	.word	308
	.byte	10
	.byte	'L02_Return_Type',0,3,70,3
	.word	677
	.byte	0
	.sdecl	'.debug_abbrev',debug
	.sect	'.debug_abbrev'
.L20:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,16,6,0,0,2,4,1,3,8,58,15,59,15,57,15,11,15,0,0,3,40,0,3,8,28,13,0
	.byte	0,4,46,0,3,8,58,15,59,15,57,15,73,19,54,15,39,12,63,12,60,12,0,0,5,36,0,3,8,11,15,62,15,0,0,6,46,1,3,8
	.byte	58,15,59,15,57,15,73,19,54,15,39,12,63,12,60,12,0,0,7,5,0,3,8,58,15,59,15,57,15,73,19,0,0,8,21,0,54,15
	.byte	0,0,9,15,0,73,19,0,0,10,22,0,3,8,58,15,59,15,57,15,73,19,0,0,0
	.sdecl	'.debug_line',debug
	.sect	'.debug_line'
.L21:
	.word	.L45-.L44
.L44:
	.half	3
	.word	.L47-.L46
.L46:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'../Level_02_Interfaces/AdapterLite/IF_Display_UpdateClock.c',0,0,0,0
	.byte	'C:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\Level_04_HAL\\HAL_Libraries\\HAL_Return_Types.h',0
	.byte	0,0,0
	.byte	'C:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\Level_02_Interfaces\\Interface_Libraries\\L02_Return_Types.h',0
	.byte	0,0,0
	.byte	'C:\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\\\AURIX_Practice_07_Display-by-DMA\\Level_Libraries\\iLLD\\TC37A\\Tricore\\Cpu\\Std\\Platform_Types.h',0
	.byte	0,0,0,0
.L47:
.L45:
	.sdecl	'.debug_pubnames',debug
	.sect	'.debug_pubnames'
	.word	227
	.half	2
	.word	.L19,846,357
	.byte	'Func_GPT12_T2_init',0
	.word	388
	.byte	'Func_GPT12_T2_start',0
	.word	442
	.byte	'Func_GPT12_T2_set_value',0
	.word	499
	.byte	'Func_TC375_SRN_GPT12_T2_init',0
	.word	540
	.byte	'Func_TC375_SRN_GPT12_T2_enable',0
	.word	583
	.byte	'Func_DMA_Module_init',0
	.word	616
	.byte	'Func_DMA_Ch0_init',0
	.word	646
	.byte	'Func_DMA_Ch0_start',0
	.word	0
	.sdecl	'.debug_info',debug,cluster('Func_Display_Update_Clock_init')
	.sect	'.debug_info'
.L22:
	.word	396
	.half	3
	.word	.L23
	.byte	4,1
	.byte	'../Level_02_Interfaces/AdapterLite/IF_Display_UpdateClock.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'C:\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\AURIX_Practice_07_Display-by-DMA\\TriCore Debug (TASKING)\\',0
	.byte	12,1
	.word	.L25,.L24
	.byte	2
	.word	.L18
	.byte	3
	.byte	'Func_Display_Update_Clock_init',0,1,113,17
	.word	.L32
	.byte	1,1,1
	.word	.L15,.L33,.L14
	.byte	4
	.word	.L15,.L33
	.byte	5
	.byte	'tmp1',0,1,115,21
	.word	.L34,.L35
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Func_Display_Update_Clock_init')
	.sect	'.debug_abbrev'
.L23:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Func_Display_Update_Clock_init')
	.sect	'.debug_line'
.L24:
	.word	.L49-.L48
.L48:
	.half	3
	.word	.L51-.L50
.L50:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'../Level_02_Interfaces/AdapterLite/IF_Display_UpdateClock.c',0,0,0,0,0
.L51:
	.byte	5,30,7,0,5,2
	.word	.L15
	.byte	3,245,0,1,5,5,9
	.half	.L38-.L15
	.byte	3,2,1,5,40,7,9
	.half	.L52-.L38
	.byte	3,3,1,5,5,9
	.half	.L2-.L52
	.byte	3,3,1,5,44,7,9
	.half	.L53-.L2
	.byte	3,3,1,5,5,9
	.half	.L3-.L53
	.byte	3,3,1,5,37,7,9
	.half	.L54-.L3
	.byte	3,2,1,5,5,9
	.half	.L4-.L54
	.byte	3,3,1,5,34,7,9
	.half	.L55-.L4
	.byte	3,2,1,5,5,9
	.half	.L5-.L55
	.byte	3,3,1,5,16,7,9
	.half	.L56-.L5
	.byte	3,2,1,5,9,9
	.half	.L39-.L56
	.byte	1,5,12,9
	.half	.L6-.L39
	.byte	3,4,1,5,5,9
	.half	.L40-.L6
	.byte	1,5,1,9
	.half	.L7-.L40
	.byte	3,2,1,7,9
	.half	.L26-.L7
	.byte	0,1,1
.L49:
	.sdecl	'.debug_ranges',debug,cluster('Func_Display_Update_Clock_init')
	.sect	'.debug_ranges'
.L25:
	.word	-1,.L15,0,.L26-.L15,0,0
	.sdecl	'.debug_pubnames',debug
	.sect	'.debug_pubnames'
	.word	49
	.half	2
	.word	.L22,400,317
	.byte	'Func_Display_Update_Clock_init',0
	.word	0
	.sdecl	'.debug_info',debug,cluster('Func_Display_Update_Clock_start')
	.sect	'.debug_info'
.L27:
	.word	399
	.half	3
	.word	.L28
	.byte	4,1
	.byte	'../Level_02_Interfaces/AdapterLite/IF_Display_UpdateClock.c',0
	.byte	'TASKING VX-toolset for AURIX Development Studio (non-commercial): C compiler',0
	.byte	'C:\\WS_AURIX_Practice_07_Display-by-DMA_Solution_1\\WS_AURIX_Practice_07_Display-by-DMA_Solution\\AURIX_Practice_07_Display-by-DMA\\TriCore Debug (TASKING)\\',0
	.byte	12,1
	.word	.L30,.L29
	.byte	2
	.word	.L18
	.byte	3
	.byte	'Func_Display_Update_Clock_start',0,1,161,1,17
	.word	.L32
	.byte	1,1,1
	.word	.L17,.L36,.L16
	.byte	4
	.word	.L17,.L36
	.byte	5
	.byte	'tmp1',0,1,163,1,21
	.word	.L34,.L37
	.byte	0,0,0
	.sdecl	'.debug_abbrev',debug,cluster('Func_Display_Update_Clock_start')
	.sect	'.debug_abbrev'
.L28:
	.byte	1,17,1,3,8,37,8,27,8,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73,16
	.byte	54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.sdecl	'.debug_line',debug,cluster('Func_Display_Update_Clock_start')
	.sect	'.debug_line'
.L29:
	.word	.L58-.L57
.L57:
	.half	3
	.word	.L60-.L59
.L59:
	.byte	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.byte	'../Level_02_Interfaces/AdapterLite/IF_Display_UpdateClock.c',0,0,0,0,0
.L60:
	.byte	5,42,7,0,5,2
	.word	.L17
	.byte	3,165,1,1,5,5,9
	.half	.L41-.L17
	.byte	3,2,1,5,31,7,9
	.half	.L61-.L41
	.byte	3,3,1,5,5,9
	.half	.L9-.L61
	.byte	3,3,1,5,34,7,9
	.half	.L62-.L9
	.byte	3,2,1,5,5,9
	.half	.L10-.L62
	.byte	3,3,1,5,16,7,9
	.half	.L63-.L10
	.byte	3,2,1,5,9,9
	.half	.L42-.L63
	.byte	1,5,12,9
	.half	.L11-.L42
	.byte	3,4,1,5,5,9
	.half	.L43-.L11
	.byte	1,5,1,9
	.half	.L12-.L43
	.byte	3,2,1,7,9
	.half	.L31-.L12
	.byte	0,1,1
.L58:
	.sdecl	'.debug_ranges',debug,cluster('Func_Display_Update_Clock_start')
	.sect	'.debug_ranges'
.L30:
	.word	-1,.L17,0,.L31-.L17,0,0
	.sdecl	'.debug_pubnames',debug
	.sect	'.debug_pubnames'
	.word	50
	.half	2
	.word	.L27,403,317
	.byte	'Func_Display_Update_Clock_start',0
	.word	0
	.sdecl	'.debug_loc',debug,cluster('Func_Display_Update_Clock_init')
	.sect	'.debug_loc'
.L14:
	.word	-1,.L15,0,.L33-.L15
	.half	2
	.byte	138,0
	.word	0,0
.L35:
	.word	-1,.L15,.L38-.L15,.L39-.L15
	.half	1
	.byte	82
	.word	.L6-.L15,.L40-.L15
	.half	1
	.byte	82
	.word	0,0
	.sdecl	'.debug_loc',debug,cluster('Func_Display_Update_Clock_start')
	.sect	'.debug_loc'
.L16:
	.word	-1,.L17,0,.L36-.L17
	.half	2
	.byte	138,0
	.word	0,0
.L37:
	.word	-1,.L17,.L41-.L17,.L42-.L17
	.half	1
	.byte	82
	.word	.L11-.L17,.L43-.L17
	.half	1
	.byte	82
	.word	0,0
	.sdecl	'.debug_frame',debug
	.sect	'.debug_frame'
.L64:
	.word	48
	.word	-1
	.byte	3,0,2,1,27,12,26,0,8,26,8,27,8,30,8,29,8,28,8,16,8,17,8,24,8,25,8,31,8,32,8,33,8,34,8,35,8,36,8,37,8,38
	.byte	8,39
	.sdecl	'.debug_frame',debug,cluster('Func_Display_Update_Clock_init')
	.sect	'.debug_frame'
	.word	12
	.word	.L64,.L15,.L33-.L15
	.sdecl	'.debug_frame',debug,cluster('Func_Display_Update_Clock_start')
	.sect	'.debug_frame'
	.word	12
	.word	.L64,.L17,.L36-.L17
	; Module end
