Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Dec 10 12:56:06 2018
| Host         : SISLAB-55 running 64-bit major release  (build 9200)
| Command      : report_methodology -file system_top_methodology_drc_routed.rpt -rpx system_top_methodology_drc_routed.rpx
| Design       : system_top
| Device       : xc7a200tfbg676-2
| Speed File   : -2
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 91
+-----------+----------+----------------------------------------------------+------------+
| Rule      | Severity | Description                                        | Violations |
+-----------+----------+----------------------------------------------------+------------+
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain    | 24         |
| TIMING-4  | Warning  | Invalid primary clock redefinition on a clock tree | 1          |
| TIMING-9  | Warning  | Unknown CDC Logic                                  | 1          |
| TIMING-10 | Warning  | Missing property on synchronizer                   | 1          |
| TIMING-18 | Warning  | Missing input or output delay                      | 63         |
| TIMING-27 | Warning  | Invalid primary clock on hierarchical pin          | 1          |
+-----------+----------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDCE cell i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst4_reg in site SLICE_X25Y59 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDCE cell i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/sync_axi_rx_rstn_rx_clk/async_rst4_reg in site SLICE_X36Y67 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/sync_axi_rx_rstn_rx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDCE cell i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/sync_glbl_rstn_rx_clk/async_rst4_reg in site SLICE_X35Y67 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/sync_glbl_rstn_rx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDCE cell i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/sync_glbl_rstn_tx_clk/async_rst4_reg in site SLICE_X22Y60 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/sync_glbl_rstn_tx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDCE cell i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/sync_tx_axi_rstn_tx_clk/async_rst4_reg in site SLICE_X20Y60 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/sync_tx_axi_rstn_tx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDCE cell i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/d_count_run_m3_reg in site SLICE_X12Y71 is part of a synchronized register chain that is suboptimally placed as the load FDCE cell i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_clock_mon/up_count_running_m1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDPE cell i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/async_rst4_reg in site SLICE_X21Y60 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDPE cell i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/sync_int_rx_rst_mgmt_rx_clk/async_rst4_reg in site SLICE_X33Y68 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/sync_int_rx_rst_mgmt_rx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDPE cell i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/async_rst4_reg in site SLICE_X27Y64 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDPE cell i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/sync_stats_reset/async_rst4_reg in site SLICE_X43Y56 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/sync_stats_reset/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#11 Warning
Suboptimally placed synchronized register chain  
The FDPE cell i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg in site SLICE_X47Y44 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell i_system_wrapper/system_i/axi_mem_interconnect/s05_couplers/s05_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.garst_sync[1].arst_sync_inst/Q_reg_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#12 Warning
Suboptimally placed synchronized register chain  
The FDRE cell i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/sync_rst0_reg in site SLICE_X21Y61 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#13 Warning
Suboptimally placed synchronized register chain  
The FDRE cell i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/sync_rst0_reg in site SLICE_X25Y60 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#14 Warning
Suboptimally placed synchronized register chain  
The FDRE cell i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/stats_block.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/sync_rst0_reg in site SLICE_X48Y70 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/stats_block.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#15 Warning
Suboptimally placed synchronized register chain  
The FDRE cell i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/sync_rst0_reg in site SLICE_X57Y66 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#16 Warning
Suboptimally placed synchronized register chain  
The FDRE cell i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/sync_rst0_reg in site SLICE_X51Y65 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#17 Warning
Suboptimally placed synchronized register chain  
The FDRE cell i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/sync_rst0_reg in site SLICE_X47Y52 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#18 Warning
Suboptimally placed synchronized register chain  
The FDRE cell i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/sync_axi_rx_rstn_rx_clk/sync_rst0_reg in site SLICE_X36Y68 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/sync_axi_rx_rstn_rx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#19 Warning
Suboptimally placed synchronized register chain  
The FDRE cell i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/sync_glbl_rstn_rx_clk/sync_rst0_reg in site SLICE_X35Y68 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/sync_glbl_rstn_rx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#20 Warning
Suboptimally placed synchronized register chain  
The FDRE cell i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/sync_glbl_rstn_tx_clk/sync_rst0_reg in site SLICE_X22Y61 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/sync_glbl_rstn_tx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#21 Warning
Suboptimally placed synchronized register chain  
The FDRE cell i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/sync_int_rx_rst_mgmt_rx_clk/sync_rst0_reg in site SLICE_X33Y69 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/sync_int_rx_rst_mgmt_rx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#22 Warning
Suboptimally placed synchronized register chain  
The FDRE cell i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/sync_rst0_reg in site SLICE_X27Y65 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#23 Warning
Suboptimally placed synchronized register chain  
The FDRE cell i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/sync_stats_reset/sync_rst0_reg in site SLICE_X43Y57 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/sync_stats_reset/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#24 Warning
Suboptimally placed synchronized register chain  
The FDRE cell i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/sync_tx_axi_rstn_tx_clk/sync_rst0_reg in site SLICE_X20Y61 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_55cd_eth_mac_0_core/sync_tx_axi_rstn_tx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-4#1 Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock i_system_wrapper/system_i/sys_ethernet_clkgen/inst/clk_in1 is defined downstream of clock mmcm_clkout0 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-10#1 Warning
Missing property on synchronizer  
One or more logic synchronizer has been detected between 2 clock domains but the synchronizer does not have the property ASYNC_REG defined on one or both registers. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on gpio_bd[0] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on gpio_bd[10] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on gpio_bd[11] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on gpio_bd[12] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on gpio_bd[1] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on gpio_bd[2] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on gpio_bd[3] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on gpio_bd[4] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on gpio_bd[5] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on gpio_bd[6] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on gpio_bd[7] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on gpio_bd[8] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on gpio_bd[9] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on gpio_lcd[0] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on gpio_lcd[1] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on gpio_lcd[2] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on gpio_lcd[3] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on gpio_lcd[4] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on gpio_lcd[5] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on gpio_lcd[6] relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on iic_scl relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on iic_sda relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on phy_mdio relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on sys_rst relative to clock(s) VIRTUAL_clk_pll_i sys_clk_p 
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on uart_sin relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on ddr3_reset_n relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on hdmi_data[0] relative to clock(s) VIRTUAL_mmcm_clk_0_s 
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on hdmi_data[10] relative to clock(s) VIRTUAL_mmcm_clk_0_s 
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on hdmi_data[11] relative to clock(s) VIRTUAL_mmcm_clk_0_s 
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on hdmi_data[12] relative to clock(s) VIRTUAL_mmcm_clk_0_s 
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on hdmi_data[13] relative to clock(s) VIRTUAL_mmcm_clk_0_s 
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on hdmi_data[14] relative to clock(s) VIRTUAL_mmcm_clk_0_s 
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on hdmi_data[15] relative to clock(s) VIRTUAL_mmcm_clk_0_s 
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on hdmi_data[16] relative to clock(s) VIRTUAL_mmcm_clk_0_s 
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on hdmi_data[17] relative to clock(s) VIRTUAL_mmcm_clk_0_s 
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on hdmi_data[18] relative to clock(s) VIRTUAL_mmcm_clk_0_s 
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on hdmi_data[19] relative to clock(s) VIRTUAL_mmcm_clk_0_s 
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on hdmi_data[1] relative to clock(s) VIRTUAL_mmcm_clk_0_s 
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on hdmi_data[20] relative to clock(s) VIRTUAL_mmcm_clk_0_s 
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on hdmi_data[21] relative to clock(s) VIRTUAL_mmcm_clk_0_s 
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on hdmi_data[22] relative to clock(s) VIRTUAL_mmcm_clk_0_s 
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on hdmi_data[23] relative to clock(s) VIRTUAL_mmcm_clk_0_s 
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on hdmi_data[2] relative to clock(s) VIRTUAL_mmcm_clk_0_s 
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on hdmi_data[3] relative to clock(s) VIRTUAL_mmcm_clk_0_s 
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on hdmi_data[4] relative to clock(s) VIRTUAL_mmcm_clk_0_s 
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on hdmi_data[5] relative to clock(s) VIRTUAL_mmcm_clk_0_s 
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on hdmi_data[6] relative to clock(s) VIRTUAL_mmcm_clk_0_s 
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on hdmi_data[7] relative to clock(s) VIRTUAL_mmcm_clk_0_s 
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on hdmi_data[8] relative to clock(s) VIRTUAL_mmcm_clk_0_s 
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on hdmi_data[9] relative to clock(s) VIRTUAL_mmcm_clk_0_s 
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on hdmi_data_e relative to clock(s) VIRTUAL_mmcm_clk_0_s 
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on hdmi_hsync relative to clock(s) VIRTUAL_mmcm_clk_0_s 
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on hdmi_out_clk relative to clock(s) VIRTUAL_mmcm_clk_0_s 
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on hdmi_vsync relative to clock(s) VIRTUAL_mmcm_clk_0_s 
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An output delay is missing on phy_mdc relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An output delay is missing on phy_reset_n relative to clock(s) i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst_rgmii_rx_clk 
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An output delay is missing on phy_tx_ctrl relative to clock(s) i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst_rgmii_rx_clk 
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An output delay is missing on phy_tx_data[0] relative to clock(s) i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst_rgmii_rx_clk 
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An output delay is missing on phy_tx_data[1] relative to clock(s) i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst_rgmii_rx_clk 
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An output delay is missing on phy_tx_data[2] relative to clock(s) i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst_rgmii_rx_clk 
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An output delay is missing on phy_tx_data[3] relative to clock(s) i_system_wrapper/system_i/axi_ethernet/inst/eth_mac/inst_rgmii_rx_clk 
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An output delay is missing on spdif relative to clock(s) VIRTUAL_clk_out1_system_sys_audio_clkgen_0 
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An output delay is missing on uart_sout relative to clock(s) VIRTUAL_clk_pll_i 
Related violations: <none>

TIMING-27#1 Warning
Invalid primary clock on hierarchical pin  
A primary clock i_system_wrapper/system_i/sys_ethernet_clkgen/inst/clk_in1 is created on an inappropriate internal pin i_system_wrapper/system_i/sys_ethernet_clkgen/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>


