
istflow -prj "C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/prj/top.rvl" -design "iphone7_mipi_v3_impl1.rvp" 
-- all messages logged in file C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/prj/impl1/reveal_error.log
-- Analyzing Verilog file 'C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/mipi/mipi_rx/mipi_rx.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/mipi/mipi_rx/mipi_rx_dphy_rx.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/mipi/mipi_rx/mipi_rx_dphy_wrapper.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/mipi/mipi_rx/mipi_rx_capture_ctrl_bb.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/mipi/mipi_rx/mipi_rx_dphy_rx_wrap_bb.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/mipi/mipi_rx/mipi_rx_rx_global_ctrl_bb.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/mipi/mipi_rx/mipi_rx_soft_dphy_rx_bb.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/mipi/mipi.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/src/top.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/ddr/ddr_output/ddr_output.v' (VERI-1482)
-- Analyzing Verilog file 'C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/ddr/ddr.v' (VERI-1482)
C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/src/top.v(1): INFO: compiling module 'top' (VERI-1018)
C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/src/top.v(79): INFO: elaborating module 'top' (VERI-9000)
C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/mipi/mipi.v(71): INFO: elaborating module 'mipi_uniq_1' (VERI-9000)
C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/ddr/ddr_output/ddr_output.v(245): INFO: elaborating module 'ddr_output_uniq_1' (VERI-9000)
C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/mipi/mipi_rx/mipi_rx.v(218): INFO: elaborating module 'mipi_rx_uniq_1' (VERI-9000)
C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/mipi/mipi_rx/mipi_rx_dphy_rx.v(455): INFO: elaborating module 'mipi_rx_dphy_rx_uniq_1' (VERI-9000)
C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/mipi/mipi_rx/mipi_rx_dphy_wrapper.v(486): INFO: elaborating module 'mipi_rx_dphy_wrapper_uniq_1' (VERI-9000)
C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/src/top.v(79): INFO: elaborating module 'top' (VERI-9000)
C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/mipi/mipi.v(71): INFO: elaborating module 'mipi_uniq_1' (VERI-9000)
C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/ddr/ddr_output/ddr_output.v(245): INFO: elaborating module 'ddr_output_uniq_1' (VERI-9000)
C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/mipi/mipi_rx/mipi_rx.v(218): INFO: elaborating module 'mipi_rx_uniq_1' (VERI-9000)
C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/mipi/mipi_rx/mipi_rx_dphy_rx.v(455): INFO: elaborating module 'mipi_rx_dphy_rx_uniq_1' (VERI-9000)
C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/mipi/mipi_rx/mipi_rx_dphy_wrapper.v(486): INFO: elaborating module 'mipi_rx_dphy_wrapper_uniq_1' (VERI-9000)
C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/mipi/mipi_rx/mipi_rx_dphy_rx.v(388): WARNING: actual bit length 1 differs from formal bit length 2 for port 'lp_hs_state_clk_o' (VERI-1330)
C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/mipi/mipi_rx/mipi_rx.v(215): WARNING: port 'd0_p_i' remains unconnected for this instance (VERI-1927)
Copyright (c) 2001-2013 Lattice Semiconductor Corporation. All rights reserved.
Check Reveal Inserter settings...
    <postMsg mid="2120344" type="Info"    dynamic="1" navigation="0" arg0="10"  />
    <postMsg mid="2120346" type="Info"    dynamic="1" navigation="0" arg0="0"  />
Design Rule Check PASSED.
Finished checking Reveal Inserter settings.
Generating core template(s)...
Parameters loaded ok.
No optional files required.
IP template generation completed ok.

Finished running Tcl command: "C:/lscc/diamond/3.14/tcltk/bin/tclsh" "C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/prj/impl1/reveal_workspace/tmpreveal/top_generate.tcl".
all messages logged in file C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/prj/impl1/reveal_error.log
(VERI-1482) Analyzing Verilog file 'C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/prj/impl1/reveal_workspace/top/top_la0_bb.v'
all messages logged in file C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/prj/impl1/reveal_error.log
(VERI-1482) Analyzing Verilog file 'C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/prj/impl1/reveal_workspace/tmpreveal/top_reveal_coretop.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/mipi/mipi_rx/mipi_rx.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/mipi/mipi_rx/mipi_rx_dphy_rx.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/mipi/mipi_rx/mipi_rx_dphy_wrapper.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/mipi/mipi_rx/mipi_rx_capture_ctrl_bb.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/mipi/mipi_rx/mipi_rx_dphy_rx_wrap_bb.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/mipi/mipi_rx/mipi_rx_rx_global_ctrl_bb.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/mipi/mipi_rx/mipi_rx_soft_dphy_rx_bb.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/mipi/mipi.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/src/top.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/ddr/ddr_output/ddr_output.v'
(VERI-1482) Analyzing Verilog file 'C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/ddr/ddr.v'
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/src/top.v(1,8-1,11) (VERI-1018) compiling module &apos;top&apos;" arg1="C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/src/top.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/src/top.v(1,1-79,10) (VERI-9000) elaborating module &apos;top&apos;" arg1="C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/src/top.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/mipi/mipi.v(11,1-71,10) (VERI-9000) elaborating module &apos;mipi_uniq_1&apos;" arg1="C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/mipi/mipi.v" arg2="11"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/ddr/ddr_output/ddr_output.v(8,1-245,10) (VERI-9000) elaborating module &apos;ddr_output_uniq_1&apos;" arg1="C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/ddr/ddr_output/ddr_output.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/mipi/mipi_rx/mipi_rx.v(8,1-218,10) (VERI-9000) elaborating module &apos;mipi_rx_uniq_1&apos;" arg1="C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/mipi/mipi_rx/mipi_rx.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/mipi/mipi_rx/mipi_rx_dphy_rx.v(53,1-455,10) (VERI-9000) elaborating module &apos;mipi_rx_dphy_rx_uniq_1&apos;" arg1="C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/mipi/mipi_rx/mipi_rx_dphy_rx.v" arg2="53"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/mipi/mipi_rx/mipi_rx_dphy_wrapper.v(75,1-486,10) (VERI-9000) elaborating module &apos;mipi_rx_dphy_wrapper_uniq_1&apos;" arg1="C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/mipi/mipi_rx/mipi_rx_dphy_wrapper.v" arg2="75"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/src/top.v(1,1-79,10) (VERI-9000) elaborating module &apos;top&apos;" arg1="C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/src/top.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/mipi/mipi.v(11,1-71,10) (VERI-9000) elaborating module &apos;mipi_uniq_1&apos;" arg1="C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/mipi/mipi.v" arg2="11"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/ddr/ddr_output/ddr_output.v(8,1-245,10) (VERI-9000) elaborating module &apos;ddr_output_uniq_1&apos;" arg1="C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/ddr/ddr_output/ddr_output.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/mipi/mipi_rx/mipi_rx.v(8,1-218,10) (VERI-9000) elaborating module &apos;mipi_rx_uniq_1&apos;" arg1="C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/mipi/mipi_rx/mipi_rx.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/mipi/mipi_rx/mipi_rx_dphy_rx.v(53,1-455,10) (VERI-9000) elaborating module &apos;mipi_rx_dphy_rx_uniq_1&apos;" arg1="C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/mipi/mipi_rx/mipi_rx_dphy_rx.v" arg2="53"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/mipi/mipi_rx/mipi_rx_dphy_wrapper.v(75,1-486,10) (VERI-9000) elaborating module &apos;mipi_rx_dphy_wrapper_uniq_1&apos;" arg1="C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/mipi/mipi_rx/mipi_rx_dphy_wrapper.v" arg2="75"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/mipi/mipi_rx/mipi_rx.v(143,1-215,3) (VERI-1927) port &apos;d0_p_i&apos; remains unconnected for this instance" arg1="C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/mipi/mipi_rx/mipi_rx.v" arg2="143"  />
(VERI-1491) Pretty printing all design elements in library 'work' to file 'C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/prj/impl1/reveal_workspace/tmpreveal/top_rvl.v'
Lpf file 'C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/prj/iphone7_mipi_v3.lpf' is updated.

synthesis -f "iphone7_mipi_v3_impl1_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.14.0.75.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
Tue Jul 22 00:50:50 2025


Command Line:  synthesis -f iphone7_mipi_v3_impl1_lattice.synproj -gui -msgset C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/prj/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is LIFMD.
The -s option is 6.
The -t option is CKFBGA80.
The -d option is LIF-MD6000.
Using package CKFBGA80.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : LIFMD

### Device  : LIF-MD6000

### Package : CKFBGA80

### Speed   : 6

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Timing
Top-level module name = top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.14/ispfpga/sn5w00/data (searchpath added)
-p C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/prj/impl1 (searchpath added)
-p C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/prj (searchpath added)
-p C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/mipi/mipi_rx (searchpath added)
-p C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/prj/impl1/reveal_workspace/top (searchpath added)
Key file = C:/lscc/diamond/3.14/module/reveal/document/reveal_test.dat
File C:/lscc/diamond/3.14/module/reveal/src/ertl/ertl.v is encrypted

File C:/lscc/diamond/3.14/module/reveal/src/rvl_j2w_module/rvl_j2w_module.v is encrypted

File C:/lscc/diamond/3.14/module/reveal/src/ertl/JTAG_SOFT.v is encrypted

Verilog design file = C:/lscc/diamond/3.14/cae_library/synthesis/verilog/pmi_def.v
Verilog design file = C:/lscc/diamond/3.14/module/reveal/src/ertl/ertl.v
Verilog design file = C:/lscc/diamond/3.14/module/reveal/src/rvl_j2w_module/rvl_j2w_module.v
Verilog design file = C:/lscc/diamond/3.14/module/reveal/src/rvl_j2w_module/wb2sci.v
Verilog design file = C:/lscc/diamond/3.14/module/reveal/src/ertl/JTAG_SOFT.v
Verilog design file = C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/prj/impl1/reveal_workspace/tmpreveal/top_la0_trig_gen.v
Verilog design file = C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/prj/impl1/reveal_workspace/tmpreveal/top_la0_gen.v
Verilog design file = C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/prj/impl1/reveal_workspace/tmpreveal/top_rvl.v
NGD file = iphone7_mipi_v3_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Analyzing Verilog file C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/lifmd.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/lscc/diamond/3.14/cae_library/synthesis/verilog/pmi_def.v. VERI-1482
Analyzing Verilog file c:/lscc/diamond/3.14/module/reveal/src/rvl_j2w_module/wb2sci.v. VERI-1482
Analyzing Verilog file c:/users/rui/desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/prj/impl1/reveal_workspace/tmpreveal/top_la0_trig_gen.v. VERI-1482
Analyzing Verilog file c:/users/rui/desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/prj/impl1/reveal_workspace/tmpreveal/top_la0_gen.v. VERI-1482
Analyzing Verilog file c:/users/rui/desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/prj/impl1/reveal_workspace/tmpreveal/top_rvl.v. VERI-1482
Analyzing Verilog file .__ydixd0.v. VERI-1482
Top module name (Verilog): top
Last elaborated design is top()
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/sn5w00/data/sn5wlib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'sn5w6000.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.38.
Top-level module name = top.
    <postMsg mid="35001716" type="Warning" dynamic="1" navigation="0" arg0="OFE1P3BX"  />
    <postMsg mid="35001716" type="Warning" dynamic="1" navigation="0" arg0="OFE1P3DX"  />
    <postMsg mid="35001716" type="Warning" dynamic="1" navigation="0" arg0="OFE1P3IX"  />
    <postMsg mid="35001716" type="Warning" dynamic="1" navigation="0" arg0="OFE1P3JX"  />
    <postMsg mid="35001716" type="Warning" dynamic="1" navigation="0" arg0="ROM16X1"  />
    <postMsg mid="35001716" type="Warning" dynamic="1" navigation="0" arg0="ROM32X1"  />
    <postMsg mid="35001716" type="Warning" dynamic="1" navigation="0" arg0="ROM64X1"  />
    <postMsg mid="35001716" type="Warning" dynamic="1" navigation="0" arg0="ROM128X1"  />
    <postMsg mid="35001716" type="Warning" dynamic="1" navigation="0" arg0="ROM256X1"  />
    <postMsg mid="35931002" type="Warning" dynamic="2" navigation="2" arg0="c:/users/rui/desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/prj/impl1/reveal_workspace/tmpreveal/top_rvl.v(2009): " arg1="ref_dt_i[5]" arg2="c:/users/rui/desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/prj/impl1/reveal_workspace/tmpreveal/top_rvl.v" arg3="2009"  />
    <postMsg mid="35001537" type="Warning" dynamic="2" navigation="0" arg0="OB" arg1="O"  />
    <postMsg mid="35001537" type="Warning" dynamic="2" navigation="0" arg0="OB" arg1="O"  />
    <postMsg mid="35001537" type="Warning" dynamic="2" navigation="0" arg0="OB" arg1="O"  />
    <postMsg mid="35001537" type="Warning" dynamic="2" navigation="0" arg0="OB" arg1="O"  />
    <postMsg mid="35001537" type="Warning" dynamic="2" navigation="0" arg0="OB" arg1="O"  />
    <postMsg mid="35001537" type="Warning" dynamic="2" navigation="0" arg0="OB" arg1="O"  />
    <postMsg mid="35001537" type="Warning" dynamic="2" navigation="0" arg0="OB" arg1="O"  />
    <postMsg mid="35001537" type="Warning" dynamic="2" navigation="0" arg0="OB" arg1="O"  />
    <postMsg mid="35001537" type="Warning" dynamic="2" navigation="0" arg0="OB" arg1="O"  />
    <postMsg mid="35001537" type="Warning" dynamic="2" navigation="0" arg0="OB" arg1="O"  />
    <postMsg mid="35001537" type="Warning" dynamic="2" navigation="0" arg0="OB" arg1="O"  />
    <postMsg mid="35001537" type="Warning" dynamic="2" navigation="0" arg0="OB" arg1="O"  />
    <postMsg mid="35001537" type="Warning" dynamic="2" navigation="0" arg0="OB" arg1="O"  />
    <postMsg mid="35001537" type="Warning" dynamic="2" navigation="0" arg0="OB" arg1="O"  />
    <postMsg mid="35001537" type="Warning" dynamic="2" navigation="0" arg0="OB" arg1="O"  />
    <postMsg mid="35001537" type="Warning" dynamic="2" navigation="0" arg0="OB" arg1="O"  />
    <postMsg mid="35001537" type="Warning" dynamic="2" navigation="0" arg0="OB" arg1="O"  />
    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\top_reveal_coretop_instance/JTAG_SOFT_inst_0/jtag_cntl_inst/j_tap/state" arg1="one-hot"  />
original encoding -> new encoding (one-hot encoding)

 0000 -> 0000000000000001

 0001 -> 0000000000000010

 0010 -> 0000000000000100

 0011 -> 0000000000001000

 0100 -> 0000000000010000

 0101 -> 0000000000100000

 0110 -> 0000000001000000

 0111 -> 0000000010000000

 1000 -> 0000000100000000

 1001 -> 0000001000000000

 1010 -> 0000010000000000

 1011 -> 0000100000000000

 1100 -> 0001000000000000

 1101 -> 0010000000000000

 1110 -> 0100000000000000

 1111 -> 1000000000000000




    <postMsg mid="35001537" type="Warning" dynamic="2" navigation="0" arg0="OB" arg1="O"  />
    <postMsg mid="35001537" type="Warning" dynamic="2" navigation="0" arg0="OB" arg1="O"  />
    <postMsg mid="35001537" type="Warning" dynamic="2" navigation="0" arg0="OB" arg1="O"  />
    <postMsg mid="35001537" type="Warning" dynamic="2" navigation="0" arg0="OB" arg1="O"  />
    <postMsg mid="35001537" type="Warning" dynamic="2" navigation="0" arg0="OB" arg1="O"  />
    <postMsg mid="35001537" type="Warning" dynamic="2" navigation="0" arg0="OB" arg1="O"  />
    <postMsg mid="35001537" type="Warning" dynamic="2" navigation="0" arg0="OB" arg1="O"  />
    <postMsg mid="35001537" type="Warning" dynamic="2" navigation="0" arg0="OB" arg1="O"  />
    <postMsg mid="35001537" type="Warning" dynamic="2" navigation="0" arg0="OB" arg1="O"  />
    <postMsg mid="35001537" type="Warning" dynamic="2" navigation="0" arg0="OB" arg1="O"  />
    <postMsg mid="35001537" type="Warning" dynamic="2" navigation="0" arg0="OB" arg1="O"  />
    <postMsg mid="35001537" type="Warning" dynamic="2" navigation="0" arg0="OB" arg1="O"  />
    <postMsg mid="35001537" type="Warning" dynamic="2" navigation="0" arg0="OB" arg1="O"  />
    <postMsg mid="35001537" type="Warning" dynamic="2" navigation="0" arg0="OB" arg1="O"  />
    <postMsg mid="35001537" type="Warning" dynamic="2" navigation="0" arg0="OB" arg1="O"  />
    <postMsg mid="35001537" type="Warning" dynamic="2" navigation="0" arg0="OB" arg1="O"  />
    <postMsg mid="35001537" type="Warning" dynamic="2" navigation="0" arg0="OB" arg1="O"  />
    <postMsg mid="35001537" type="Warning" dynamic="2" navigation="0" arg0="OB" arg1="O"  />
    <postMsg mid="35001537" type="Warning" dynamic="2" navigation="0" arg0="OBZ" arg1="O"  />
    <postMsg mid="35001263" type="Warning" dynamic="1" navigation="0" arg0="mipi_rx_clk_n_i"  />
    <postMsg mid="35001263" type="Warning" dynamic="1" navigation="0" arg0="mipi_rx_clk_p_i"  />
    <postMsg mid="35001263" type="Warning" dynamic="1" navigation="0" arg0="mipi_rx_d0_n_io"  />
    <postMsg mid="35001263" type="Warning" dynamic="1" navigation="0" arg0="mipi_rx_d0_p_io"  />
    <postMsg mid="35001263" type="Warning" dynamic="1" navigation="0" arg0="mipi_rx_d1_n_i"  />
    <postMsg mid="35001263" type="Warning" dynamic="1" navigation="0" arg0="mipi_rx_d1_p_i"  />
    <postMsg mid="35001263" type="Warning" dynamic="1" navigation="0" arg0="ddr_output_clk"  />
    <postMsg mid="35001263" type="Warning" dynamic="1" navigation="0" arg0="ddr_data_out[16]"  />
    <postMsg mid="35001263" type="Warning" dynamic="1" navigation="0" arg0="ddr_data_out[15]"  />
    <postMsg mid="35001263" type="Warning" dynamic="1" navigation="0" arg0="ddr_data_out[14]"  />
    <postMsg mid="35001263" type="Warning" dynamic="1" navigation="0" arg0="ddr_data_out[13]"  />
    <postMsg mid="35001263" type="Warning" dynamic="1" navigation="0" arg0="ddr_data_out[12]"  />
    <postMsg mid="35001263" type="Warning" dynamic="1" navigation="0" arg0="ddr_data_out[11]"  />
    <postMsg mid="35001263" type="Warning" dynamic="1" navigation="0" arg0="ddr_data_out[10]"  />
    <postMsg mid="35001263" type="Warning" dynamic="1" navigation="0" arg0="ddr_data_out[9]"  />
    <postMsg mid="35001263" type="Warning" dynamic="1" navigation="0" arg0="ddr_data_out[8]"  />
    <postMsg mid="35001263" type="Warning" dynamic="1" navigation="0" arg0="ddr_data_out[7]"  />
    <postMsg mid="35001263" type="Warning" dynamic="1" navigation="0" arg0="ddr_data_out[6]"  />
    <postMsg mid="35001263" type="Warning" dynamic="1" navigation="0" arg0="ddr_data_out[5]"  />
    <postMsg mid="35001263" type="Warning" dynamic="1" navigation="0" arg0="ddr_data_out[4]"  />
    <postMsg mid="35001263" type="Warning" dynamic="1" navigation="0" arg0="ddr_data_out[3]"  />
    <postMsg mid="35001263" type="Warning" dynamic="1" navigation="0" arg0="ddr_data_out[2]"  />
    <postMsg mid="35001263" type="Warning" dynamic="1" navigation="0" arg0="ddr_data_out[1]"  />
    <postMsg mid="35001263" type="Warning" dynamic="1" navigation="0" arg0="ddr_data_out[0]"  />
    <postMsg mid="35001263" type="Warning" dynamic="1" navigation="0" arg0="JTAG_TDO"  />
    <postMsg mid="35001263" type="Warning" dynamic="1" navigation="0" arg0="JTAG_TCK"  />
    <postMsg mid="35001263" type="Warning" dynamic="1" navigation="0" arg0="JTAG_TMS"  />
    <postMsg mid="35001263" type="Warning" dynamic="1" navigation="0" arg0="JTAG_TDI"  />
Loading NGO design 'C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/mipi/mipi_rx/mipi_rx_dphy_rx_wrap.ngo'...
Loading NGO design 'C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/mipi/mipi_rx/pmi_fifo_dcelar151105125125123232104c3636.ngo'...
Loading NGO design 'C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/mipi/mipi_rx/pmi_fifollr1304416b8506c3.ngo'...
Loading NGO design 'C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/mipi/mipi_rx/mipi_rx_rx_global_ctrl.ngo'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/data/neoprims.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/data/neomacro.ngl'...
Duplicate register/latch removal. \top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_i0_i12 is a one-to-one match with \top_reveal_coretop_instance/top_la0_inst_0/tm_u/rd_dout_tm_i0_i14.
Applying 200.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
top_prim.v file will not be written because encrypted design file is being used

Results of NGD DRC are available in top_drc.log.
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/sn5w00/data/sn5wlib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/or5g00/data/orc5glib.ngl'...
Loading NGO design 'lngotmp/pmi_ram_dplbnonesadr1121121164d4da.ngo'...
Loading NGO design 'lngotmp/pmi_ram_dplbnonesadr33112048331120481218f65e.ngo'...
Loading NGO design 'C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/mipi/mipi_rx/mipi_rx_rx_global_ctrl.ngo'...
Loading NGO design 'C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/mipi/mipi_rx/mipi_rx_dphy_rx_wrap.ngo'...
Loading NGO design 'C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/mipi/mipi_rx/pmi_fifo_dcelar151105125125123232104c3636.ngo'...
Loading NGO design 'C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/ip/mipi/mipi_rx/pmi_fifollr1304416b8506c3.ngo'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="clk_c" arg2="clk_c"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="top_reveal_coretop_instance/n112" arg2="top_reveal_coretop_instance/n112"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="top_reveal_coretop_instance/jupdate[0]" arg2="top_reveal_coretop_instance/jupdate[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="top_reveal_coretop_instance/n110" arg2="top_reveal_coretop_instance/n110"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="top_reveal_coretop_instance/n117" arg2="top_reveal_coretop_instance/n117"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mipi_rx/mipi_rx_inst/dphy_rx_inst/lp_clk_rx_p" arg2="mipi_rx/mipi_rx_inst/dphy_rx_inst/lp_clk_rx_p"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mipi_rx/mipi_rx_inst/dphy_rx_inst/lp_clk_rx_n" arg2="mipi_rx/mipi_rx_inst/dphy_rx_inst/lp_clk_rx_n"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mipi_rx/mipi_rx_inst/dphy_rx_inst/lp_d2_rx_p_o" arg2="mipi_rx/mipi_rx_inst/dphy_rx_inst/lp_d2_rx_p_o"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mipi_rx/mipi_rx_inst/dphy_rx_inst/lp_d2_rx_n_o" arg2="mipi_rx/mipi_rx_inst/dphy_rx_inst/lp_d2_rx_n_o"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mipi_rx/mipi_rx_inst/dphy_rx_inst/lp_d3_rx_p_o" arg2="mipi_rx/mipi_rx_inst/dphy_rx_inst/lp_d3_rx_p_o"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mipi_rx/mipi_rx_inst/dphy_rx_inst/lp_d3_rx_n_o" arg2="mipi_rx/mipi_rx_inst/dphy_rx_inst/lp_d3_rx_n_o"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mipi_rx/mipi_rx_inst/dphy_rx_inst/d_sot_det_w[3]" arg2="mipi_rx/mipi_rx_inst/dphy_rx_inst/d_sot_det_w[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mipi_rx/mipi_rx_inst/dphy_rx_inst/d_sot_det_w[2]" arg2="mipi_rx/mipi_rx_inst/dphy_rx_inst/d_sot_det_w[2]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mipi_rx/mipi_rx_inst/dphy_rx_inst/d_sot_det_w[1]" arg2="mipi_rx/mipi_rx_inst/dphy_rx_inst/d_sot_det_w[1]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mipi_rx/mipi_rx_inst/dphy_rx_inst/d_sot_det_w[0]" arg2="mipi_rx/mipi_rx_inst/dphy_rx_inst/d_sot_det_w[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mipi_rx/mipi_rx_inst/dphy_rx_inst/d_sote_det_w[3]" arg2="mipi_rx/mipi_rx_inst/dphy_rx_inst/d_sote_det_w[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mipi_rx/mipi_rx_inst/dphy_rx_inst/d_sote_det_w[2]" arg2="mipi_rx/mipi_rx_inst/dphy_rx_inst/d_sote_det_w[2]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mipi_rx/mipi_rx_inst/dphy_rx_inst/d_sote_det_w[1]" arg2="mipi_rx/mipi_rx_inst/dphy_rx_inst/d_sote_det_w[1]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mipi_rx/mipi_rx_inst/dphy_rx_inst/d_sote_det_w[0]" arg2="mipi_rx/mipi_rx_inst/dphy_rx_inst/d_sote_det_w[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mipi_rx/mipi_rx_inst/dphy_rx_inst/bd2_w[15]" arg2="mipi_rx/mipi_rx_inst/dphy_rx_inst/bd2_w[15]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mipi_rx/mipi_rx_inst/dphy_rx_inst/bd2_w[14]" arg2="mipi_rx/mipi_rx_inst/dphy_rx_inst/bd2_w[14]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mipi_rx/mipi_rx_inst/dphy_rx_inst/bd2_w[13]" arg2="mipi_rx/mipi_rx_inst/dphy_rx_inst/bd2_w[13]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mipi_rx/mipi_rx_inst/dphy_rx_inst/bd2_w[12]" arg2="mipi_rx/mipi_rx_inst/dphy_rx_inst/bd2_w[12]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mipi_rx/mipi_rx_inst/dphy_rx_inst/bd2_w[11]" arg2="mipi_rx/mipi_rx_inst/dphy_rx_inst/bd2_w[11]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mipi_rx/mipi_rx_inst/dphy_rx_inst/bd2_w[10]" arg2="mipi_rx/mipi_rx_inst/dphy_rx_inst/bd2_w[10]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mipi_rx/mipi_rx_inst/dphy_rx_inst/bd2_w[9]" arg2="mipi_rx/mipi_rx_inst/dphy_rx_inst/bd2_w[9]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mipi_rx/mipi_rx_inst/dphy_rx_inst/bd2_w[8]" arg2="mipi_rx/mipi_rx_inst/dphy_rx_inst/bd2_w[8]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mipi_rx/mipi_rx_inst/dphy_rx_inst/bd2_w[7]" arg2="mipi_rx/mipi_rx_inst/dphy_rx_inst/bd2_w[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mipi_rx/mipi_rx_inst/dphy_rx_inst/bd2_w[6]" arg2="mipi_rx/mipi_rx_inst/dphy_rx_inst/bd2_w[6]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mipi_rx/mipi_rx_inst/dphy_rx_inst/bd2_w[5]" arg2="mipi_rx/mipi_rx_inst/dphy_rx_inst/bd2_w[5]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mipi_rx/mipi_rx_inst/dphy_rx_inst/bd2_w[4]" arg2="mipi_rx/mipi_rx_inst/dphy_rx_inst/bd2_w[4]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mipi_rx/mipi_rx_inst/dphy_rx_inst/bd2_w[3]" arg2="mipi_rx/mipi_rx_inst/dphy_rx_inst/bd2_w[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mipi_rx/mipi_rx_inst/dphy_rx_inst/bd2_w[2]" arg2="mipi_rx/mipi_rx_inst/dphy_rx_inst/bd2_w[2]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mipi_rx/mipi_rx_inst/dphy_rx_inst/bd2_w[1]" arg2="mipi_rx/mipi_rx_inst/dphy_rx_inst/bd2_w[1]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mipi_rx/mipi_rx_inst/dphy_rx_inst/bd2_w[0]" arg2="mipi_rx/mipi_rx_inst/dphy_rx_inst/bd2_w[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mipi_rx/mipi_rx_inst/dphy_rx_inst/bd3_w[15]" arg2="mipi_rx/mipi_rx_inst/dphy_rx_inst/bd3_w[15]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mipi_rx/mipi_rx_inst/dphy_rx_inst/bd3_w[14]" arg2="mipi_rx/mipi_rx_inst/dphy_rx_inst/bd3_w[14]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mipi_rx/mipi_rx_inst/dphy_rx_inst/bd3_w[13]" arg2="mipi_rx/mipi_rx_inst/dphy_rx_inst/bd3_w[13]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mipi_rx/mipi_rx_inst/dphy_rx_inst/bd3_w[12]" arg2="mipi_rx/mipi_rx_inst/dphy_rx_inst/bd3_w[12]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mipi_rx/mipi_rx_inst/dphy_rx_inst/bd3_w[11]" arg2="mipi_rx/mipi_rx_inst/dphy_rx_inst/bd3_w[11]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mipi_rx/mipi_rx_inst/dphy_rx_inst/bd3_w[10]" arg2="mipi_rx/mipi_rx_inst/dphy_rx_inst/bd3_w[10]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mipi_rx/mipi_rx_inst/dphy_rx_inst/bd3_w[9]" arg2="mipi_rx/mipi_rx_inst/dphy_rx_inst/bd3_w[9]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mipi_rx/mipi_rx_inst/dphy_rx_inst/bd3_w[8]" arg2="mipi_rx/mipi_rx_inst/dphy_rx_inst/bd3_w[8]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mipi_rx/mipi_rx_inst/dphy_rx_inst/bd3_w[7]" arg2="mipi_rx/mipi_rx_inst/dphy_rx_inst/bd3_w[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mipi_rx/mipi_rx_inst/dphy_rx_inst/bd3_w[6]" arg2="mipi_rx/mipi_rx_inst/dphy_rx_inst/bd3_w[6]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mipi_rx/mipi_rx_inst/dphy_rx_inst/bd3_w[5]" arg2="mipi_rx/mipi_rx_inst/dphy_rx_inst/bd3_w[5]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mipi_rx/mipi_rx_inst/dphy_rx_inst/bd3_w[4]" arg2="mipi_rx/mipi_rx_inst/dphy_rx_inst/bd3_w[4]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mipi_rx/mipi_rx_inst/dphy_rx_inst/bd3_w[3]" arg2="mipi_rx/mipi_rx_inst/dphy_rx_inst/bd3_w[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mipi_rx/mipi_rx_inst/dphy_rx_inst/bd3_w[2]" arg2="mipi_rx/mipi_rx_inst/dphy_rx_inst/bd3_w[2]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mipi_rx/mipi_rx_inst/dphy_rx_inst/bd3_w[1]" arg2="mipi_rx/mipi_rx_inst/dphy_rx_inst/bd3_w[1]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mipi_rx/mipi_rx_inst/dphy_rx_inst/bd3_w[0]" arg2="mipi_rx/mipi_rx_inst/dphy_rx_inst/bd3_w[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mipi_rx/mipi_rx_inst/dphy_rx_inst/rx_global_ctrl_inst/term_d1_en_o" arg2="mipi_rx/mipi_rx_inst/dphy_rx_inst/rx_global_ctrl_inst/term_d1_en_o"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mipi_rx/mipi_rx_inst/dphy_rx_inst/rx_global_ctrl_inst/hs_d1_en_o" arg2="mipi_rx/mipi_rx_inst/dphy_rx_inst/rx_global_ctrl_inst/hs_d1_en_o"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mipi_rx/mipi_rx_inst/dphy_rx_inst/rx_global_ctrl_inst/lp_hs_state_d_o[1]" arg2="mipi_rx/mipi_rx_inst/dphy_rx_inst/rx_global_ctrl_inst/lp_hs_state_d_o[1]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="mipi_rx/mipi_rx_inst/dphy_rx_inst/rx_global_ctrl_inst/lp_hs_state_d_o[0]" arg2="mipi_rx/mipi_rx_inst/dphy_rx_inst/rx_global_ctrl_inst/lp_hs_state_d_o[0]"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="55"  />

Design Results:
   2375 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file iphone7_mipi_v3_impl1.ngd.

################### Begin Area Report (top)######################
Number of register bits => 442 of 6047 (7 % )
CCU2C => 37
FD1P3AX => 18
FD1P3BX => 40
FD1P3DX => 287
FD1S3AX => 1
FD1S3BX => 2
FD1S3DX => 94
GSR => 1
IB => 5
INV => 2
L6MUX21 => 1
LUT4 => 580
MIPIDPHYA => 1
OB => 18
OBZ => 1
ODDRX1F => 18
PFUMX => 30
pmi_ram_dpLbnonesadr1121121164d4da => 1
pmi_ram_dpLbnonesadr33112048331120481218f65e => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 4
  Net : mipi_rx/mipi_rx_inst/dphy_rx_inst/u_dphy_wrapper/byte_hs_clk, loads : 214
  Net : jtck[0], loads : 36
  Net : mipi_rx/mipi_rx_inst/dphy_rx_inst/u_dphy_wrapper/mipi_rx_clk_p_i, loads : 1
  Net : mipi_rx/mipi_rx_inst/dphy_rx_inst/u_dphy_wrapper/mipi_rx_clk_n_i, loads : 1
Clock Enable Nets
Number of Clock Enables: 47
Top 10 highest fanout Clock Enables:
  Net : top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtck_N_45_enable_30, loads : 44
  Net : top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtck_N_45_enable_72, loads : 35
  Net : top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtck_N_45_enable_144, loads : 29
  Net : top_reveal_coretop_instance/top_la0_inst_0/tm_u/sample_en_d, loads : 18
  Net : top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtck_N_45_enable_160, loads : 16
  Net : top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/jtck_N_45_enable_167, loads : 16
  Net : top_reveal_coretop_instance/top_la0_inst_0/tm_u/clk[0]_N_keep_enable_40, loads : 14
  Net : top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout_int_32__N_901, loads : 12
  Net : top_reveal_coretop_instance/top_la0_inst_0/tm_u/clk[0]_N_keep_enable_90, loads : 11
  Net : top_reveal_coretop_instance/top_la0_inst_0/tm_u/clk[0]_N_keep_enable_27, loads : 11
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : top_reveal_coretop_instance/jtck_N_45, loads : 212
  Net : top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/jrstn_N_43, loads : 207
  Net : top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/reset_rvl_n, loads : 177
  Net : top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtck_N_45_enable_30, loads : 56
  Net : top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr[0], loads : 54
  Net : top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/n8758, loads : 51
  Net : top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/addr[1], loads : 49
  Net : top_reveal_coretop_instance/top_la0_inst_0/tm_u/armed, loads : 39
  Net : top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/n13, loads : 36
  Net : top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtck_N_45_enable_72, loads : 35
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets byte_hs_clk]             |  200.000 MHz|  126.711 MHz|     6 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets jtck[0]]                 |  200.000 MHz|   36.635 MHz|    11 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.


Peak Memory Usage: 91.910  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.094  secs
--------------------------------------------------------------

map -a "LIFMD" -p LIF-MD6000 -t CKFBGA80 -s 6 -oc Industrial   "iphone7_mipi_v3_impl1.ngd" -o "iphone7_mipi_v3_impl1_map.ncd" -pr "iphone7_mipi_v3_impl1.prf" -mp "iphone7_mipi_v3_impl1.mrp" -lpf "C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/prj/impl1/iphone7_mipi_v3_impl1.lpf" -lpf "C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/prj/iphone7_mipi_v3.lpf"             
map:  version Diamond (64-bit) 3.14.0.75.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: iphone7_mipi_v3_impl1.ngd
   Picdevice="LIF-MD6000"

   Pictype="CKFBGA80"

   Picspeed=6

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LIF-MD6000CKFBGA80, Performance used: 6.

Loading device for application map from file 'sn5w6000.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.38.
Running general design DRC...

Removing unused logic...

Optimizing...

307 CCU2 constant inputs absorbed.

    <postMsg mid="51001030" type="Warning" dynamic="1" navigation="0" arg0="mipi_rx/mipi_rx_inst/dphy_rx_inst/dphy_rx_wrap_inst/dsi_rx/LANE_ALIGN_ON.l_align/reset_fifo_r"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/pmi_ram_dpLIFMDbinarynonespeedasyncdisablereg112112/pmi_ram_dpLbnonesadr1121121164d4da_0_0_0"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="top_reveal_coretop_instance/top_la0_inst_0/tm_u/pmi_ram_dpLIFMDbinarynonespeedasyncdisablereg3311204833112048/pmi_ram_dpLbnonesadr33112048331120481218f65e_1_3_0"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="top_reveal_coretop_instance/top_la0_inst_0/tm_u/pmi_ram_dpLIFMDbinarynonespeedasyncdisablereg3311204833112048/pmi_ram_dpLbnonesadr33112048331120481218f65e_0_0_7"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="top_reveal_coretop_instance/top_la0_inst_0/tm_u/pmi_ram_dpLIFMDbinarynonespeedasyncdisablereg3311204833112048/pmi_ram_dpLbnonesadr33112048331120481218f65e_0_1_6"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="top_reveal_coretop_instance/top_la0_inst_0/tm_u/pmi_ram_dpLIFMDbinarynonespeedasyncdisablereg3311204833112048/pmi_ram_dpLbnonesadr33112048331120481218f65e_0_2_5"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="top_reveal_coretop_instance/top_la0_inst_0/tm_u/pmi_ram_dpLIFMDbinarynonespeedasyncdisablereg3311204833112048/pmi_ram_dpLbnonesadr33112048331120481218f65e_0_3_4"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="top_reveal_coretop_instance/top_la0_inst_0/tm_u/pmi_ram_dpLIFMDbinarynonespeedasyncdisablereg3311204833112048/pmi_ram_dpLbnonesadr33112048331120481218f65e_1_0_3"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="top_reveal_coretop_instance/top_la0_inst_0/tm_u/pmi_ram_dpLIFMDbinarynonespeedasyncdisablereg3311204833112048/pmi_ram_dpLbnonesadr33112048331120481218f65e_1_1_2"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="top_reveal_coretop_instance/top_la0_inst_0/tm_u/pmi_ram_dpLIFMDbinarynonespeedasyncdisablereg3311204833112048/pmi_ram_dpLbnonesadr33112048331120481218f65e_1_2_1"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="mipi_rx/mipi_rx_inst/dphy_rx_inst/dphy_rx_wrap_inst/dsi_rx/RX_FIFO_ON.u_rx_fifo/rx_fifo_single.rx_fifo_single_inst/pmi_genpmi_fifo_dcLIFMDasyncreg151105125125123232/pdp_ram_0_1_0"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="mipi_rx/mipi_rx_inst/dphy_rx_inst/dphy_rx_wrap_inst/dsi_rx/RX_FIFO_ON.u_rx_fifo/rx_fifo_single.rx_fifo_single_inst/pmi_genpmi_fifo_dcLIFMDasyncreg151105125125123232/pdp_ram_0_0_1"  />



Design Summary:
   Number of registers:    798 out of  6047 (13%)
      PFU registers:          798 out of  5936 (13%)
      PIO registers:            0 out of   111 (0%)
   Number of SLICEs:      1024 out of  2968 (35%)
      SLICEs as Logic/ROM:   1000 out of  2968 (34%)
      SLICEs as RAM:           24 out of  2226 (1%)
      SLICEs as Carry:        121 out of  2968 (4%)
   Number of LUT4s:        1463 out of  5936 (25%)
      Number used as logic LUTs:        1173
      Number used as distributed RAM:    48
      Number used as ripple logic:      242
      Number used as shift registers:     0
   Number of PIO sites used: 23 out of 37 (62%)
   Number of IDDR/ODDR/TDDR cells used: 18 out of 111 (16%)
      Number of IDDR cells:   0
      Number of ODDR cells:  18
      Number of TDDR cells:   0
   Number of PIO using at least one IDDR/ODDR/TDDR: 18 (0 differential)
      Number of PIO using IDDR only:        0 (0 differential)
      Number of PIO using ODDR only:       18 (0 differential)
      Number of PIO using TDDR only:        0 (0 differential)
      Number of PIO using IDDR/ODDR:        0 (0 differential)
      Number of PIO using IDDR/TDDR:        0 (0 differential)
      Number of PIO using ODDR/TDDR:        0 (0 differential)
      Number of PIO using IDDR/ODDR/TDDR:   0 (0 differential)
   Number of block RAMs:  11 out of 20 (55%)
   Number of GSRs:  1 out of 1 (100%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   DTR used :   No
   Number of Power Management Unit (PMU):  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 2 (0%)
   Number of Dynamic Bank Controller (BCLVDSOB):  0 out of 2 (0%)
   Number of DCC:  0 out of 14 (0%)
   Number of DCS:  0 out of 1 (0%)
   Number of PLLs:  0 out of 1 (0%)
   Number of DDRDLLs:  0 out of 2 (0%)
   Number of CLKDIV:  0 out of 4 (0%)
   Number of ECLKSYNC:  0 out of 4 (0%)
   Number of MIPIDPHY:  1 out of 2 (50%)
   Number of I2C:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  5
     Net jtck[0]: 163 loads, 21 rising, 142 falling (Driver: PIO JTAG_TCK )
     Net byte_hs_clk: 344 loads, 344 rising, 0 falling (Driver: mipi_rx/mipi_rx_inst/dphy_rx_inst/u_dphy_wrapper/MIXEL.mixel_dphy )
     Net mipi_rx/mipi_rx_inst/dphy_rx_inst/mipi_rx_clk_byte_o: 32 loads, 32 rising, 0 falling (Driver: mipi_rx/mipi_rx_inst/dphy_rx_inst/u_dphy_wrapper/MIXEL.mixel_dphy )
     Net mipi_rx_clk_n_i: 0 loads, 0 rising, 0 falling (No Driver)
     Net mipi_rx_clk_p_i: 0 loads, 0 rising, 0 falling (No Driver)
   Number of Clock Enables:  59
     Net top_reveal_coretop_instance/jtck_N_45_enable_40: 9 loads, 9 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/op_code_2__N_445: 3 loads, 3 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/clk[0]_N_keep_enable_117: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/tu_0/clk[0]_N_keep_enable_118: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/jtck_N_45_enable_167: 8 loads, 8 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/wen_N_298: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/jtck_N_45_enable_30: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/clk[0]_N_keep_enable_111: 8 loads, 8 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/clk[0]_N_keep_enable_16: 2 loads, 2 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/te_0/clk[0]_N_keep_enable_114: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/clk[0]_N_keep_enable_8: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/clk[0]_N_keep_enable_95: 2 loads, 2 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/reg0_read_N_750: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/trig_u/tcnt_0/clk[0]_N_keep_enable_96: 2 loads, 2 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/clk[0]_N_keep_enable_70: 6 loads, 6 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/clk[0]_N_keep_enable_27: 6 loads, 6 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/jtck_N_45_enable_104: 17 loads, 17 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/clk[0]_N_keep_enable_40: 8 loads, 8 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/clk[0]_N_keep_enable_50: 6 loads, 6 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/trace_dout_int_32__N_901: 6 loads, 6 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/clk[0]_N_keep_enable_60: 6 loads, 6 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/clk[0]_N_keep_enable_80: 6 loads, 6 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/clk[0]_N_keep_enable_90: 6 loads, 6 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/sample_en_d: 5 loads, 5 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/clk[0]_N_keep_enable_112: 2 loads, 2 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/clk[0]_N_keep_enable_13: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/clk[0]_N_keep_enable_17: 2 loads, 2 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/clk[0]_N_keep_enable_92: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/clk[0]_N_keep_enable_93: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/clk[0]_N_keep_enable_94: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/clk[0]_N_keep_enable_115: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/clk[0]_N_keep_enable_116: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtck_N_45_enable_72: 19 loads, 19 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtck_N_45_enable_144: 22 loads, 22 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtck_N_45_enable_160: 8 loads, 8 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtck_N_45_enable_166: 4 loads, 4 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtck_N_45_enable_26: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtck_N_45_enable_28: 2 loads, 2 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtck_N_45_enable_31: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtck_N_45_enable_110: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/jtck_N_45_enable_145: 5 loads, 5 LSLICEs
     Net top_reveal_coretop_instance/JTAG_SOFT_inst_0/ShiftIR: 4 loads, 4 LSLICEs
     Net top_reveal_coretop_instance/JTAG_SOFT_inst_0/jtag_cntl_inst/tlreset: 1 loads, 1 LSLICEs
     Net top_reveal_coretop_instance/JTAG_SOFT_inst_0/jtag_cntl_inst/j_reg/instr_cap_upir: 4 loads, 4 LSLICEs
     Net mipi_rx/mipi_rx_inst/dphy_rx_inst/rx_global_ctrl_inst/rx_global_ctrl/clk_byte_fr_i_enable_1: 1 loads, 1 LSLICEs
     Net mipi_rx/mipi_rx_inst/dphy_rx_inst/term_d0_en_w: 2 loads, 0 LSLICEs
     Net mipi_rx/mipi_rx_inst/dphy_rx_inst/rx_global_ctrl_inst/rx_global_ctrl/lp_hs_ctrl_d0/lp11_ncr: 1 loads, 1 LSLICEs
     Net mipi_rx/mipi_rx_inst/dphy_rx_inst/dphy_rx_wrap_inst/dsi_rx/WORD_ALIGN_ON.w_align/clk_byte_fr_i_enable_13: 2 loads, 2 LSLICEs
     Net mipi_rx/mipi_rx_inst/dphy_rx_inst/dphy_rx_wrap_inst/dsi_rx/WORD_ALIGN_ON.w_align/clk_byte_fr_i_enable_18: 2 loads, 2 LSLICEs
     Net mipi_rx/mipi_rx_inst/dphy_rx_inst/dphy_rx_wrap_inst/dsi_rx/RX_FIFO_ON.u_rx_fifo/rx_fifo_single.rx_fifo_single_inst/clk_byte_fr_i_enable_14: 5 loads, 5 LSLICEs
     Net mipi_rx/mipi_rx_inst/dphy_rx_inst/dphy_rx_wrap_inst/dsi_rx/RX_FIFO_ON.u_rx_fifo/rx_fifo_single.rx_fifo_single_inst/pmi_genpmi_fifo_dcLIFMDasyncreg151105125125123232/wren_i: 17 loads, 15 LSLICEs
     Net mipi_rx/mipi_rx_inst/dphy_rx_inst/dphy_rx_wrap_inst/dsi_rx/RX_FIFO_ON.u_rx_fifo/rx_fifo_single.rx_fifo_single_inst/pmi_genpmi_fifo_dcLIFMDasyncreg151105125125123232/rden_i: 20 loads, 20 LSLICEs
     Net mipi_rx/mipi_rx_inst/dphy_rx_inst/dphy_rx_wrap_inst/dsi_rx/LANE_ALIGN_ON.l_align/pmi_genpmi_fifoLIFMDreg1304416/rden_i: 9 loads, 9 LSLICEs
     Net mipi_rx/mipi_rx_inst/dphy_rx_inst/dphy_rx_wrap_inst/dsi_rx/LANE_ALIGN_ON.l_align/pmi_genpmi_fifoLIFMDreg1304416/wren_i: 1 loads, 1 LSLICEs
     Net mipi_rx/mipi_rx_inst/dphy_rx_inst/dphy_rx_wrap_inst/dsi_rx/LANE_ALIGN_ON.l_align/pmi_genpmi_fifoLIFMDreg1304416/fcnt_en: 2 loads, 2 LSLICEs
     Net mipi_rx/mipi_rx_inst/dphy_rx_inst/dphy_rx_wrap_inst/dsi_rx/LANE_ALIGN_ON.l_align/pmi_genpmi_fifoLIFMDreg1304416_18/rden_i: 9 loads, 9 LSLICEs
     Net mipi_rx/mipi_rx_inst/dphy_rx_inst/dphy_rx_wrap_inst/dsi_rx/LANE_ALIGN_ON.l_align/pmi_genpmi_fifoLIFMDreg1304416_18/wren_i: 1 loads, 1 LSLICEs
     Net mipi_rx/mipi_rx_inst/dphy_rx_inst/dphy_rx_wrap_inst/dsi_rx/LANE_ALIGN_ON.l_align/pmi_genpmi_fifoLIFMDreg1304416_18/fcnt_en: 2 loads, 2 LSLICEs
     Net mipi_rx/mipi_rx_inst/dphy_rx_inst/u_dphy_wrapper/d_sot_det_o_3__N_5: 2 loads, 0 LSLICEs
   Number of local set/reset loads for net mipi_rx/mipi_rx_inst/dphy_rx_inst/dphy_rx_wrap_inst/dsi_rx/LANE_ALIGN_ON.l_align/reset_fifo_r merged into GSR:  82
   Number of LSRs:  4
     Net rst_n_c: 28 loads, 10 LSLICEs
     Net top_reveal_coretop_instance/JTAG_SOFT_inst_0/jtag_cntl_inst/tlreset: 128 loads, 128 LSLICEs
     Net mipi_rx/mipi_rx_inst/dphy_rx_inst/rx_global_ctrl_inst/rx_global_ctrl/lp_hs_ctrl_d0/lp11_reset_n: 1 loads, 1 LSLICEs
     Net mipi_rx/mipi_rx_inst/dphy_rx_inst/rx_global_ctrl_inst/rx_global_ctrl/lp_hs_ctrl_d0/hs_entry: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net top_reveal_coretop_instance/JTAG_SOFT_inst_0/jtag_cntl_inst/tlreset: 129 loads
     Net top_reveal_coretop_instance/top_la0_inst_0/jtck_N_45_enable_30: 57 loads
     Net top_reveal_coretop_instance/top_la0_inst_0/addr[0]: 55 loads
     Net addr[1]: 52 loads
     Net top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/n8758: 51 loads
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/armed: 39 loads
     Net top_reveal_coretop_instance/top_la0_inst_0/jtag_int_u/n13: 36 loads
     Net addr_15: 35 loads
     Net jshift_d1: 33 loads
     Net top_reveal_coretop_instance/top_la0_inst_0/tm_u/pmi_ram_dpLIFMDbinarynonespeedasyncdisablereg3311204833112048/raddr10_ff2: 33 loads
 

   Number of warnings:  12
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 69 MB

Dumping design to file iphone7_mipi_v3_impl1_map.ncd.

ncd2vdb "iphone7_mipi_v3_impl1_map.ncd" ".vdbs/iphone7_mipi_v3_impl1_map.vdb"

Loading device for application ncd2vdb from file 'sn5w6000.nph' in environment: C:/lscc/diamond/3.14/ispfpga.

mpartrce -p "iphone7_mipi_v3_impl1.p2t" -f "iphone7_mipi_v3_impl1.p3t" -tf "iphone7_mipi_v3_impl1.pt" "iphone7_mipi_v3_impl1_map.ncd" "iphone7_mipi_v3_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "iphone7_mipi_v3_impl1_map.ncd"
Tue Jul 22 00:50:54 2025

PAR: Place And Route Diamond (64-bit) 3.14.0.75.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/prj/promote.xml -exp parUseNBR=1:parCDP=auto:parCDR=1:parPathBased=OFF:SLVS_MIPI_LVCMOS_OUTPUT=0 iphone7_mipi_v3_impl1_map.ncd iphone7_mipi_v3_impl1.dir/5_1.ncd iphone7_mipi_v3_impl1.prf
Preference file: iphone7_mipi_v3_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file iphone7_mipi_v3_impl1_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LIF-MD6000
Package:     CKFBGA80
Performance: 6
Loading device for application par from file 'sn5w6000.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.38.
Performance Hardware Data Status:   Final          Version 41.1.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)      23/39           58% used
                     23/37           62% bonded
   IOLOGIC           18/39           46% used

   SLICE           1024/2968         34% used

   GSR                1/1           100% used
   EBR               11/20           55% used
   MIPIDPHY           1/2            50% used
   ABPIO              6/20           30% used


Number of Signals: 2410
Number of Connections: 6706

Pin Constraint Summary:
   23 out of 23 pins locked (100% locked).

The following 3 signals are selected to use the primary clock routing resources:
    mipi_rx/mipi_rx_inst/dphy_rx_inst/mipi_rx_clk_byte_o (driver: mipi_rx/mipi_rx_inst/dphy_rx_inst/u_dphy_wrapper/MIXEL.mixel_dphy, clk/ce/sr load #: 32/0/0)
    byte_hs_clk (driver: mipi_rx/mipi_rx_inst/dphy_rx_inst/u_dphy_wrapper/MIXEL.mixel_dphy, clk/ce/sr load #: 344/0/0)
    jtck[0] (driver: JTAG_TCK, clk/ce/sr load #: 163/0/0)


Signal mipi_rx/mipi_rx_inst/dphy_rx_inst/dphy_rx_wrap_inst/dsi_rx/LANE_ALIGN_ON.l_align/reset_fifo_r is selected as Global Set/Reset.
Starting Placer Phase 0.
............
Finished Placer Phase 0.  REAL time: 0 secs 

Starting Placer Phase 1.
.........................
Placer score = 356329.
Finished Placer Phase 1.  REAL time: 4 secs 

Starting Placer Phase 2.
.
Placer score =  353422
Finished Placer Phase 2.  REAL time: 4 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 1 out of 6 (16%)
  GR_PCLK    : 0 out of 2 (0%)
  PLL        : 0 out of 1 (0%)
  DCS        : 0 out of 1 (0%)
  DCC        : 0 out of 14 (0%)
  CLKDIV     : 0 out of 4 (0%)
  MIPIDPHY   : 1 out of 2 (50%)

Quadrant TL Clocks:

Quadrant TR Clocks:

Quadrant BL Clocks:

Quadrant BR Clocks:

Edge Clocks:

  No edge clock selected.


--------------- End of Clock Report ---------------


_
I/O Usage Summary (final):
   23 out of 39 (59.0%) PIO sites used.
   23 out of 37 (62.2%) bonded PIO sites used.
   Number of PIO comps: 23; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+------------+------------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+----------------+------------+------------+------------+
| 0        | 2 / 7 ( 28%)   | 2.5V       | -          | -          |
| 1        | 14 / 14 (100%) | 2.5V       | -          | -          |
| 2        | 7 / 16 ( 43%)  | 2.5V       | -          | -          |
+----------+----------------+------------+------------+------------+

Total placer CPU time: 4 secs 

Dumping design to file iphone7_mipi_v3_impl1.dir/5_1.ncd.

0 connections routed; 6706 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 5 secs 

Start NBR router at 00:50:59 07/22/25

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 00:50:59 07/22/25

Start NBR section for initial routing at 00:50:59 07/22/25
Level 1, iteration 1
0(0.00%) conflict; 5505(82.09%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 8.256ns/0.000ns; real time: 5 secs 
Level 2, iteration 1
1(0.00%) conflict; 5501(82.03%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 8.346ns/0.000ns; real time: 5 secs 
Level 3, iteration 1
1(0.00%) conflict; 5498(81.99%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 8.567ns/0.000ns; real time: 5 secs 
Level 4, iteration 1
156(0.05%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 8.760ns/0.000ns; real time: 6 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 00:51:00 07/22/25
Level 4, iteration 1
58(0.02%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 8.752ns/0.000ns; real time: 6 secs 
Level 4, iteration 2
23(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 8.752ns/0.000ns; real time: 6 secs 
Level 4, iteration 3
8(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 8.752ns/0.000ns; real time: 6 secs 
Level 4, iteration 4
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 8.752ns/0.000ns; real time: 6 secs 
Level 4, iteration 5
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 8.752ns/0.000ns; real time: 6 secs 
Level 4, iteration 6
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 8.752ns/0.000ns; real time: 6 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 00:51:00 07/22/25
Level 4, iteration 0
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<hold >: 0.013ns/0.000ns; real time: 6 secs 
Level 4, iteration 0
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 4.621ns/0.000ns; real time: 6 secs 
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 4.621ns/0.000ns; real time: 6 secs 

Start NBR section for re-routing at 00:51:01 07/22/25
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 4.641ns/0.000ns; real time: 7 secs 

Start NBR section for post-routing at 00:51:01 07/22/25

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 8.752ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 7 secs 
Total REAL time: 7 secs 
Completely routed.
End of route.  6706 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file iphone7_mipi_v3_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 8.752
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.018
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 7 secs 
Total REAL time to completion: 7 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "iphone7_mipi_v3_impl1.pt" -o "iphone7_mipi_v3_impl1.twr" "iphone7_mipi_v3_impl1.ncd" "iphone7_mipi_v3_impl1.prf"
trce:  version Diamond (64-bit) 3.14.0.75.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file iphone7_mipi_v3_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LIF-MD6000
Package:     CKFBGA80
Performance: 6
Loading device for application trce from file 'sn5w6000.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.38.
Performance Hardware Data Status:   Final          Version 41.1.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.14.0.75.2
Tue Jul 22 00:51:02 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o iphone7_mipi_v3_impl1.twr -gui -msgset C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/prj/promote.xml iphone7_mipi_v3_impl1.ncd iphone7_mipi_v3_impl1.prf 
Design file:     iphone7_mipi_v3_impl1.ncd
Preference file: iphone7_mipi_v3_impl1.prf
Device,speed:    LIF-MD6000,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 480 paths, 1 nets, and 4239 connections (63.21% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.14.0.75.2
Tue Jul 22 00:51:02 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o iphone7_mipi_v3_impl1.twr -gui -msgset C:/Users/rui/Desktop/iphone_screen/crosslink_fpga_mipi_prj/iphone7_mipi_v3/prj/promote.xml iphone7_mipi_v3_impl1.ncd iphone7_mipi_v3_impl1.prf 
Design file:     iphone7_mipi_v3_impl1.ncd
Preference file: iphone7_mipi_v3_impl1.prf
Device,speed:    LIF-MD6000,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 480 paths, 1 nets, and 4239 connections (63.21% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 68 MB

