<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>STM32LIB: Class List</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32LIB
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li class="current"><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">Class List</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock">Here are the classes, structs, unions and interfaces with brief descriptions:</div><div class="directory">
<div class="levels">[detail level <span onclick="javascript:toggleLevel(1);">1</span><span onclick="javascript:toggleLevel(2);">2</span><span onclick="javascript:toggleLevel(3);">3</span><span onclick="javascript:toggleLevel(4);">4</span>]</div><table class="directory">
<tr id="row_0_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_0_" class="arrow" onclick="toggleFolder('0_')">&#9660;</span><span class="icona"><span class="icon">N</span></span><a class="el" href="namespacecreate__reg.html" target="_self">create_reg</a></td><td class="desc"></td></tr>
<tr id="row_0_0_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="classcreate__reg_1_1__chip.html" target="_self">_chip</a></td><td class="desc"></td></tr>
<tr id="row_0_1_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="classcreate__reg_1_1__field.html" target="_self">_field</a></td><td class="desc"></td></tr>
<tr id="row_0_2_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="classcreate__reg_1_1___peripheral.html" target="_self">_Peripheral</a></td><td class="desc"></td></tr>
<tr id="row_0_3_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="classcreate__reg_1_1__register.html" target="_self">_register</a></td><td class="desc"></td></tr>
<tr id="row_1_"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_1_" class="arrow" onclick="toggleFolder('1_')">&#9660;</span><span class="icona"><span class="icon">N</span></span><a class="el" href="namespacefastdelegate.html" target="_self">fastdelegate</a></td><td class="desc"></td></tr>
<tr id="row_1_0_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_1_0_" class="arrow" onclick="toggleFolder('1_0_')">&#9660;</span><span class="icona"><span class="icon">N</span></span><a class="el" href="namespacefastdelegate_1_1detail.html" target="_self">detail</a></td><td class="desc"></td></tr>
<tr id="row_1_0_0_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="classfastdelegate_1_1detail_1_1_closure_ptr.html" target="_self">ClosurePtr</a></td><td class="desc"></td></tr>
<tr id="row_1_0_1_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structfastdelegate_1_1detail_1_1_default_void_to_void.html" target="_self">DefaultVoidToVoid</a></td><td class="desc"></td></tr>
<tr id="row_1_0_2_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structfastdelegate_1_1detail_1_1_default_void_to_void_3_01_default_void_01_4.html" target="_self">DefaultVoidToVoid&lt; DefaultVoid &gt;</a></td><td class="desc"></td></tr>
<tr id="row_1_0_3_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="unionfastdelegate_1_1detail_1_1horrible__union.html" target="_self">horrible_union</a></td><td class="desc"></td></tr>
<tr id="row_1_0_4_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structfastdelegate_1_1detail_1_1_simplify_mem_func.html" target="_self">SimplifyMemFunc</a></td><td class="desc"></td></tr>
<tr id="row_1_0_5_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structfastdelegate_1_1detail_1_1_simplify_mem_func_3_01_s_i_n_g_l_e___m_e_m_f_u_n_c_p_t_r___s_i_z_e_01_4.html" target="_self">SimplifyMemFunc&lt; SINGLE_MEMFUNCPTR_SIZE &gt;</a></td><td class="desc"></td></tr>
<tr id="row_1_0_6_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structfastdelegate_1_1detail_1_1_void_to_default_void.html" target="_self">VoidToDefaultVoid</a></td><td class="desc"></td></tr>
<tr id="row_1_0_7_" class="even"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structfastdelegate_1_1detail_1_1_void_to_default_void_3_01void_01_4.html" target="_self">VoidToDefaultVoid&lt; void &gt;</a></td><td class="desc"></td></tr>
<tr id="row_1_1_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="classfastdelegate_1_1_delegate_memento.html" target="_self">DelegateMemento</a></td><td class="desc"></td></tr>
<tr id="row_1_2_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_1_2_" class="arrow" onclick="toggleFolder('1_2_')">&#9660;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="classfastdelegate_1_1_fast_delegate0.html" target="_self">FastDelegate0</a></td><td class="desc"></td></tr>
<tr id="row_1_2_0_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structfastdelegate_1_1_fast_delegate0_1_1_safe_bool_struct.html" target="_self">SafeBoolStruct</a></td><td class="desc"></td></tr>
<tr id="row_1_3_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_1_3_" class="arrow" onclick="toggleFolder('1_3_')">&#9660;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="classfastdelegate_1_1_fast_delegate1.html" target="_self">FastDelegate1</a></td><td class="desc"></td></tr>
<tr id="row_1_3_0_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structfastdelegate_1_1_fast_delegate1_1_1_safe_bool_struct.html" target="_self">SafeBoolStruct</a></td><td class="desc"></td></tr>
<tr id="row_1_4_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_1_4_" class="arrow" onclick="toggleFolder('1_4_')">&#9660;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="classfastdelegate_1_1_fast_delegate2.html" target="_self">FastDelegate2</a></td><td class="desc"></td></tr>
<tr id="row_1_4_0_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structfastdelegate_1_1_fast_delegate2_1_1_safe_bool_struct.html" target="_self">SafeBoolStruct</a></td><td class="desc"></td></tr>
<tr id="row_1_5_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_1_5_" class="arrow" onclick="toggleFolder('1_5_')">&#9660;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="classfastdelegate_1_1_fast_delegate3.html" target="_self">FastDelegate3</a></td><td class="desc"></td></tr>
<tr id="row_1_5_0_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structfastdelegate_1_1_fast_delegate3_1_1_safe_bool_struct.html" target="_self">SafeBoolStruct</a></td><td class="desc"></td></tr>
<tr id="row_1_6_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_1_6_" class="arrow" onclick="toggleFolder('1_6_')">&#9660;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="classfastdelegate_1_1_fast_delegate4.html" target="_self">FastDelegate4</a></td><td class="desc"></td></tr>
<tr id="row_1_6_0_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structfastdelegate_1_1_fast_delegate4_1_1_safe_bool_struct.html" target="_self">SafeBoolStruct</a></td><td class="desc"></td></tr>
<tr id="row_1_7_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_1_7_" class="arrow" onclick="toggleFolder('1_7_')">&#9660;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="classfastdelegate_1_1_fast_delegate5.html" target="_self">FastDelegate5</a></td><td class="desc"></td></tr>
<tr id="row_1_7_0_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structfastdelegate_1_1_fast_delegate5_1_1_safe_bool_struct.html" target="_self">SafeBoolStruct</a></td><td class="desc"></td></tr>
<tr id="row_1_8_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_1_8_" class="arrow" onclick="toggleFolder('1_8_')">&#9660;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="classfastdelegate_1_1_fast_delegate6.html" target="_self">FastDelegate6</a></td><td class="desc"></td></tr>
<tr id="row_1_8_0_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structfastdelegate_1_1_fast_delegate6_1_1_safe_bool_struct.html" target="_self">SafeBoolStruct</a></td><td class="desc"></td></tr>
<tr id="row_1_9_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_1_9_" class="arrow" onclick="toggleFolder('1_9_')">&#9660;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="classfastdelegate_1_1_fast_delegate7.html" target="_self">FastDelegate7</a></td><td class="desc"></td></tr>
<tr id="row_1_9_0_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structfastdelegate_1_1_fast_delegate7_1_1_safe_bool_struct.html" target="_self">SafeBoolStruct</a></td><td class="desc"></td></tr>
<tr id="row_1_10_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_1_10_" class="arrow" onclick="toggleFolder('1_10_')">&#9660;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="classfastdelegate_1_1_fast_delegate8.html" target="_self">FastDelegate8</a></td><td class="desc"></td></tr>
<tr id="row_1_10_0_"><td class="entry"><span style="width:48px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structfastdelegate_1_1_fast_delegate8_1_1_safe_bool_struct.html" target="_self">SafeBoolStruct</a></td><td class="desc"></td></tr>
<tr id="row_2_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_2_" class="arrow" onclick="toggleFolder('2_')">&#9660;</span><span class="icona"><span class="icon">N</span></span><a class="el" href="namespace_s_t_m32_l_i_b.html" target="_self">STM32LIB</a></td><td class="desc">A STM32F0xx library to ease the programming </td></tr>
<tr id="row_2_0_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span id="arr_2_0_" class="arrow" onclick="toggleFolder('2_0_')">&#9660;</span><span class="icona"><span class="icon">N</span></span><a class="el" href="namespace_s_t_m32_l_i_b_1_1reg.html" target="_self">reg</a></td><td class="desc"></td></tr>
<tr id="row_2_0_0_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_2_0_0_" class="arrow" onclick="toggleFolder('2_0_0_')">&#9658;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_a_d_c.html" target="_self">ADC</a></td><td class="desc">Analog-to-digital converter </td></tr>
<tr id="row_2_0_0_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_a_d_c_1_1_c_c_r.html" target="_self">CCR</a></td><td class="desc">Common configuration register </td></tr>
<tr id="row_2_0_0_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_a_d_c_1_1_c_f_g_r1.html" target="_self">CFGR1</a></td><td class="desc">Configuration register 1 </td></tr>
<tr id="row_2_0_0_2_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_a_d_c_1_1_c_f_g_r2.html" target="_self">CFGR2</a></td><td class="desc">Configuration register 2 </td></tr>
<tr id="row_2_0_0_3_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_a_d_c_1_1_c_h_s_e_l_r.html" target="_self">CHSELR</a></td><td class="desc">Channel selection register </td></tr>
<tr id="row_2_0_0_4_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_a_d_c_1_1_c_r.html" target="_self">CR</a></td><td class="desc">Control register </td></tr>
<tr id="row_2_0_0_5_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_a_d_c_1_1_d_r.html" target="_self">DR</a></td><td class="desc">Data register </td></tr>
<tr id="row_2_0_0_6_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_a_d_c_1_1_i_e_r.html" target="_self">IER</a></td><td class="desc">Interrupt enable register </td></tr>
<tr id="row_2_0_0_7_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_a_d_c_1_1_i_s_r.html" target="_self">ISR</a></td><td class="desc">Interrupt and status register </td></tr>
<tr id="row_2_0_0_8_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_a_d_c_1_1_t_r.html" target="_self">TR</a></td><td class="desc">Watchdog threshold register </td></tr>
<tr id="row_2_0_1_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_2_0_1_" class="arrow" onclick="toggleFolder('2_0_1_')">&#9658;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_c_r_c.html" target="_self">CRC</a></td><td class="desc">Cyclic redundancy check calculation unit </td></tr>
<tr id="row_2_0_1_0_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_c_r_c_1_1_c_r.html" target="_self">CR</a></td><td class="desc">Control register </td></tr>
<tr id="row_2_0_2_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_2_0_2_" class="arrow" onclick="toggleFolder('2_0_2_')">&#9658;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_b_g_m_c_u.html" target="_self">DBGMCU</a></td><td class="desc">Debug support </td></tr>
<tr id="row_2_0_2_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_b_g_m_c_u_1_1_a_p_b_h_f_z.html" target="_self">APBHFZ</a></td><td class="desc">APB High Freeze Register </td></tr>
<tr id="row_2_0_2_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_b_g_m_c_u_1_1_a_p_b_l_f_z.html" target="_self">APBLFZ</a></td><td class="desc">APB Low Freeze Register </td></tr>
<tr id="row_2_0_2_2_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_b_g_m_c_u_1_1_c_r.html" target="_self">CR</a></td><td class="desc">Debug MCU Configuration Register </td></tr>
<tr id="row_2_0_2_3_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_b_g_m_c_u_1_1_i_d_c_o_d_e.html" target="_self">IDCODE</a></td><td class="desc">MCU Device ID Code Register </td></tr>
<tr id="row_2_0_3_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_2_0_3_" class="arrow" onclick="toggleFolder('2_0_3_')">&#9658;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" target="_self">DMA</a></td><td class="desc"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> controller </td></tr>
<tr id="row_2_0_3_0_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r1.html" target="_self">CCR1</a></td><td class="desc"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> channel configuration register (DMA_CCR) </td></tr>
<tr id="row_2_0_3_1_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r2.html" target="_self">CCR2</a></td><td class="desc"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> channel configuration register (DMA_CCR) </td></tr>
<tr id="row_2_0_3_2_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r3.html" target="_self">CCR3</a></td><td class="desc"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> channel configuration register (DMA_CCR) </td></tr>
<tr id="row_2_0_3_3_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r4.html" target="_self">CCR4</a></td><td class="desc"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> channel configuration register (DMA_CCR) </td></tr>
<tr id="row_2_0_3_4_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r5.html" target="_self">CCR5</a></td><td class="desc"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> channel configuration register (DMA_CCR) </td></tr>
<tr id="row_2_0_3_5_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r6.html" target="_self">CCR6</a></td><td class="desc"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> channel configuration register (DMA_CCR) </td></tr>
<tr id="row_2_0_3_6_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_c_r7.html" target="_self">CCR7</a></td><td class="desc"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> channel configuration register (DMA_CCR) </td></tr>
<tr id="row_2_0_3_7_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_m_a_r1.html" target="_self">CMAR1</a></td><td class="desc"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> channel 1 memory address register </td></tr>
<tr id="row_2_0_3_8_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_m_a_r2.html" target="_self">CMAR2</a></td><td class="desc"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> channel 2 memory address register </td></tr>
<tr id="row_2_0_3_9_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_m_a_r3.html" target="_self">CMAR3</a></td><td class="desc"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> channel 3 memory address register </td></tr>
<tr id="row_2_0_3_10_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_m_a_r4.html" target="_self">CMAR4</a></td><td class="desc"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> channel 4 memory address register </td></tr>
<tr id="row_2_0_3_11_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_m_a_r5.html" target="_self">CMAR5</a></td><td class="desc"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> channel 5 memory address register </td></tr>
<tr id="row_2_0_3_12_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_m_a_r6.html" target="_self">CMAR6</a></td><td class="desc"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> channel 6 memory address register </td></tr>
<tr id="row_2_0_3_13_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_m_a_r7.html" target="_self">CMAR7</a></td><td class="desc"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> channel 7 memory address register </td></tr>
<tr id="row_2_0_3_14_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_n_d_t_r1.html" target="_self">CNDTR1</a></td><td class="desc"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> channel 1 number of data register </td></tr>
<tr id="row_2_0_3_15_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_n_d_t_r2.html" target="_self">CNDTR2</a></td><td class="desc"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> channel 2 number of data register </td></tr>
<tr id="row_2_0_3_16_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_n_d_t_r3.html" target="_self">CNDTR3</a></td><td class="desc"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> channel 3 number of data register </td></tr>
<tr id="row_2_0_3_17_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_n_d_t_r4.html" target="_self">CNDTR4</a></td><td class="desc"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> channel 4 number of data register </td></tr>
<tr id="row_2_0_3_18_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_n_d_t_r5.html" target="_self">CNDTR5</a></td><td class="desc"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> channel 5 number of data register </td></tr>
<tr id="row_2_0_3_19_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_n_d_t_r6.html" target="_self">CNDTR6</a></td><td class="desc"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> channel 6 number of data register </td></tr>
<tr id="row_2_0_3_20_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_n_d_t_r7.html" target="_self">CNDTR7</a></td><td class="desc"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> channel 7 number of data register </td></tr>
<tr id="row_2_0_3_21_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_p_a_r1.html" target="_self">CPAR1</a></td><td class="desc"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> channel 1 peripheral address register </td></tr>
<tr id="row_2_0_3_22_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_p_a_r2.html" target="_self">CPAR2</a></td><td class="desc"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> channel 2 peripheral address register </td></tr>
<tr id="row_2_0_3_23_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_p_a_r3.html" target="_self">CPAR3</a></td><td class="desc"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> channel 3 peripheral address register </td></tr>
<tr id="row_2_0_3_24_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_p_a_r4.html" target="_self">CPAR4</a></td><td class="desc"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> channel 4 peripheral address register </td></tr>
<tr id="row_2_0_3_25_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_p_a_r5.html" target="_self">CPAR5</a></td><td class="desc"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> channel 5 peripheral address register </td></tr>
<tr id="row_2_0_3_26_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_p_a_r6.html" target="_self">CPAR6</a></td><td class="desc"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> channel 6 peripheral address register </td></tr>
<tr id="row_2_0_3_27_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_c_p_a_r7.html" target="_self">CPAR7</a></td><td class="desc"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> channel 7 peripheral address register </td></tr>
<tr id="row_2_0_3_28_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_f_c_r.html" target="_self">IFCR</a></td><td class="desc"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> interrupt flag clear register (DMA_IFCR) </td></tr>
<tr id="row_2_0_3_29_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a_1_1_i_s_r.html" target="_self">ISR</a></td><td class="desc"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> interrupt status register (DMA_ISR) </td></tr>
<tr id="row_2_0_4_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_2_0_4_" class="arrow" onclick="toggleFolder('2_0_4_')">&#9658;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_e_x_t_i.html" target="_self">EXTI</a></td><td class="desc">External interrupt/event controller </td></tr>
<tr id="row_2_0_4_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_e_x_t_i_1_1_e_m_r.html" target="_self">EMR</a></td><td class="desc">Event mask register (EXTI_EMR) </td></tr>
<tr id="row_2_0_4_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_e_x_t_i_1_1_f_t_s_r.html" target="_self">FTSR</a></td><td class="desc">Falling Trigger selection register (EXTI_FTSR) </td></tr>
<tr id="row_2_0_4_2_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_e_x_t_i_1_1_i_m_r.html" target="_self">IMR</a></td><td class="desc">Interrupt mask register (EXTI_IMR) </td></tr>
<tr id="row_2_0_4_3_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_e_x_t_i_1_1_p_r.html" target="_self">PR</a></td><td class="desc">Pending register (EXTI_PR) </td></tr>
<tr id="row_2_0_4_4_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_e_x_t_i_1_1_r_t_s_r.html" target="_self">RTSR</a></td><td class="desc">Rising Trigger selection register (EXTI_RTSR) </td></tr>
<tr id="row_2_0_4_5_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_e_x_t_i_1_1_s_w_i_e_r.html" target="_self">SWIER</a></td><td class="desc">Software interrupt event register (EXTI_SWIER) </td></tr>
<tr id="row_2_0_5_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_2_0_5_" class="arrow" onclick="toggleFolder('2_0_5_')">&#9658;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_flash.html" target="_self">Flash</a></td><td class="desc"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_flash.html" title="Flash. ">Flash</a> </td></tr>
<tr id="row_2_0_5_0_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_flash_1_1_a_c_r.html" target="_self">ACR</a></td><td class="desc"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_flash.html" title="Flash. ">Flash</a> access control register </td></tr>
<tr id="row_2_0_5_1_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_flash_1_1_a_r.html" target="_self">AR</a></td><td class="desc"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_flash.html" title="Flash. ">Flash</a> address register </td></tr>
<tr id="row_2_0_5_2_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_flash_1_1_c_r.html" target="_self">CR</a></td><td class="desc"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_flash.html" title="Flash. ">Flash</a> control register </td></tr>
<tr id="row_2_0_5_3_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_flash_1_1_k_e_y_r.html" target="_self">KEYR</a></td><td class="desc"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_flash.html" title="Flash. ">Flash</a> key register </td></tr>
<tr id="row_2_0_5_4_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_flash_1_1_o_b_r.html" target="_self">OBR</a></td><td class="desc">Option byte register </td></tr>
<tr id="row_2_0_5_5_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_flash_1_1_s_r.html" target="_self">SR</a></td><td class="desc"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_flash.html" title="Flash. ">Flash</a> status register </td></tr>
<tr id="row_2_0_5_6_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_flash_1_1_w_r_p_r.html" target="_self">WRPR</a></td><td class="desc">Write protection register </td></tr>
<tr id="row_2_0_6_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_2_0_6_" class="arrow" onclick="toggleFolder('2_0_6_')">&#9658;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a.html" target="_self">GPIOA</a></td><td class="desc">General-purpose I/Os </td></tr>
<tr id="row_2_0_6_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_a_f_r_h.html" target="_self">AFRH</a></td><td class="desc"><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> alternate function high register </td></tr>
<tr id="row_2_0_6_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_a_f_r_l.html" target="_self">AFRL</a></td><td class="desc"><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> alternate function low register </td></tr>
<tr id="row_2_0_6_2_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_r_r.html" target="_self">BRR</a></td><td class="desc">Port bit reset register </td></tr>
<tr id="row_2_0_6_3_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_b_s_r_r.html" target="_self">BSRR</a></td><td class="desc"><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> port bit set/reset register </td></tr>
<tr id="row_2_0_6_4_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_i_d_r.html" target="_self">IDR</a></td><td class="desc"><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> port input data register </td></tr>
<tr id="row_2_0_6_5_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_l_c_k_r.html" target="_self">LCKR</a></td><td class="desc"><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> port configuration lock register </td></tr>
<tr id="row_2_0_6_6_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_m_o_d_e_r.html" target="_self">MODER</a></td><td class="desc"><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> port mode register </td></tr>
<tr id="row_2_0_6_7_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_o_d_r.html" target="_self">ODR</a></td><td class="desc"><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> port output data register </td></tr>
<tr id="row_2_0_6_8_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_o_s_p_e_e_d_r.html" target="_self">OSPEEDR</a></td><td class="desc"><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> port output speed register </td></tr>
<tr id="row_2_0_6_9_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_o_t_y_p_e_r.html" target="_self">OTYPER</a></td><td class="desc"><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> port output type register </td></tr>
<tr id="row_2_0_6_10_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_a_1_1_p_u_p_d_r.html" target="_self">PUPDR</a></td><td class="desc"><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> port pull-up/pull-down register </td></tr>
<tr id="row_2_0_7_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_2_0_7_" class="arrow" onclick="toggleFolder('2_0_7_')">&#9658;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b.html" target="_self">GPIOB</a></td><td class="desc">General-purpose I/Os BasedOn:<a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f.html" title="General-purpose I/Os. ">GPIOF</a> </td></tr>
<tr id="row_2_0_7_0_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_a_f_r_h.html" target="_self">AFRH</a></td><td class="desc"><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> alternate function high register </td></tr>
<tr id="row_2_0_7_1_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_a_f_r_l.html" target="_self">AFRL</a></td><td class="desc"><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> alternate function low register </td></tr>
<tr id="row_2_0_7_2_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_r_r.html" target="_self">BRR</a></td><td class="desc">Port bit reset register </td></tr>
<tr id="row_2_0_7_3_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_b_s_r_r.html" target="_self">BSRR</a></td><td class="desc"><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> port bit set/reset register </td></tr>
<tr id="row_2_0_7_4_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_i_d_r.html" target="_self">IDR</a></td><td class="desc"><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> port input data register </td></tr>
<tr id="row_2_0_7_5_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_l_c_k_r.html" target="_self">LCKR</a></td><td class="desc"><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> port configuration lock register </td></tr>
<tr id="row_2_0_7_6_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_m_o_d_e_r.html" target="_self">MODER</a></td><td class="desc"><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> port mode register </td></tr>
<tr id="row_2_0_7_7_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_d_r.html" target="_self">ODR</a></td><td class="desc"><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> port output data register </td></tr>
<tr id="row_2_0_7_8_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_s_p_e_e_d_r.html" target="_self">OSPEEDR</a></td><td class="desc"><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> port output speed register </td></tr>
<tr id="row_2_0_7_9_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_o_t_y_p_e_r.html" target="_self">OTYPER</a></td><td class="desc"><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> port output type register </td></tr>
<tr id="row_2_0_7_10_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_b_1_1_p_u_p_d_r.html" target="_self">PUPDR</a></td><td class="desc"><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> port pull-up/pull-down register </td></tr>
<tr id="row_2_0_8_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_2_0_8_" class="arrow" onclick="toggleFolder('2_0_8_')">&#9658;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c.html" target="_self">GPIOC</a></td><td class="desc">General-purpose I/Os BasedOn:<a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f.html" title="General-purpose I/Os. ">GPIOF</a> </td></tr>
<tr id="row_2_0_8_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_a_f_r_h.html" target="_self">AFRH</a></td><td class="desc"><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> alternate function high register </td></tr>
<tr id="row_2_0_8_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_a_f_r_l.html" target="_self">AFRL</a></td><td class="desc"><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> alternate function low register </td></tr>
<tr id="row_2_0_8_2_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_r_r.html" target="_self">BRR</a></td><td class="desc">Port bit reset register </td></tr>
<tr id="row_2_0_8_3_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_b_s_r_r.html" target="_self">BSRR</a></td><td class="desc"><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> port bit set/reset register </td></tr>
<tr id="row_2_0_8_4_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_i_d_r.html" target="_self">IDR</a></td><td class="desc"><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> port input data register </td></tr>
<tr id="row_2_0_8_5_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_l_c_k_r.html" target="_self">LCKR</a></td><td class="desc"><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> port configuration lock register </td></tr>
<tr id="row_2_0_8_6_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_m_o_d_e_r.html" target="_self">MODER</a></td><td class="desc"><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> port mode register </td></tr>
<tr id="row_2_0_8_7_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_o_d_r.html" target="_self">ODR</a></td><td class="desc"><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> port output data register </td></tr>
<tr id="row_2_0_8_8_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_o_s_p_e_e_d_r.html" target="_self">OSPEEDR</a></td><td class="desc"><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> port output speed register </td></tr>
<tr id="row_2_0_8_9_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_o_t_y_p_e_r.html" target="_self">OTYPER</a></td><td class="desc"><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> port output type register </td></tr>
<tr id="row_2_0_8_10_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_c_1_1_p_u_p_d_r.html" target="_self">PUPDR</a></td><td class="desc"><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> port pull-up/pull-down register </td></tr>
<tr id="row_2_0_9_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_2_0_9_" class="arrow" onclick="toggleFolder('2_0_9_')">&#9658;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d.html" target="_self">GPIOD</a></td><td class="desc">General-purpose I/Os BasedOn:<a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f.html" title="General-purpose I/Os. ">GPIOF</a> </td></tr>
<tr id="row_2_0_9_0_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_a_f_r_h.html" target="_self">AFRH</a></td><td class="desc"><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> alternate function high register </td></tr>
<tr id="row_2_0_9_1_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_a_f_r_l.html" target="_self">AFRL</a></td><td class="desc"><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> alternate function low register </td></tr>
<tr id="row_2_0_9_2_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_r_r.html" target="_self">BRR</a></td><td class="desc">Port bit reset register </td></tr>
<tr id="row_2_0_9_3_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_b_s_r_r.html" target="_self">BSRR</a></td><td class="desc"><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> port bit set/reset register </td></tr>
<tr id="row_2_0_9_4_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_i_d_r.html" target="_self">IDR</a></td><td class="desc"><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> port input data register </td></tr>
<tr id="row_2_0_9_5_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_l_c_k_r.html" target="_self">LCKR</a></td><td class="desc"><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> port configuration lock register </td></tr>
<tr id="row_2_0_9_6_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_m_o_d_e_r.html" target="_self">MODER</a></td><td class="desc"><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> port mode register </td></tr>
<tr id="row_2_0_9_7_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_d_r.html" target="_self">ODR</a></td><td class="desc"><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> port output data register </td></tr>
<tr id="row_2_0_9_8_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_s_p_e_e_d_r.html" target="_self">OSPEEDR</a></td><td class="desc"><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> port output speed register </td></tr>
<tr id="row_2_0_9_9_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_o_t_y_p_e_r.html" target="_self">OTYPER</a></td><td class="desc"><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> port output type register </td></tr>
<tr id="row_2_0_9_10_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_d_1_1_p_u_p_d_r.html" target="_self">PUPDR</a></td><td class="desc"><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> port pull-up/pull-down register </td></tr>
<tr id="row_2_0_10_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_2_0_10_" class="arrow" onclick="toggleFolder('2_0_10_')">&#9658;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f.html" target="_self">GPIOF</a></td><td class="desc">General-purpose I/Os </td></tr>
<tr id="row_2_0_10_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_a_f_r_h.html" target="_self">AFRH</a></td><td class="desc"><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> alternate function high register </td></tr>
<tr id="row_2_0_10_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_a_f_r_l.html" target="_self">AFRL</a></td><td class="desc"><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> alternate function low register </td></tr>
<tr id="row_2_0_10_2_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_r_r.html" target="_self">BRR</a></td><td class="desc">Port bit reset register </td></tr>
<tr id="row_2_0_10_3_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_b_s_r_r.html" target="_self">BSRR</a></td><td class="desc"><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> port bit set/reset register </td></tr>
<tr id="row_2_0_10_4_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_i_d_r.html" target="_self">IDR</a></td><td class="desc"><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> port input data register </td></tr>
<tr id="row_2_0_10_5_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_l_c_k_r.html" target="_self">LCKR</a></td><td class="desc"><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> port configuration lock register </td></tr>
<tr id="row_2_0_10_6_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_m_o_d_e_r.html" target="_self">MODER</a></td><td class="desc"><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> port mode register </td></tr>
<tr id="row_2_0_10_7_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_o_d_r.html" target="_self">ODR</a></td><td class="desc"><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> port output data register </td></tr>
<tr id="row_2_0_10_8_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_o_s_p_e_e_d_r.html" target="_self">OSPEEDR</a></td><td class="desc"><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> port output speed register </td></tr>
<tr id="row_2_0_10_9_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_o_t_y_p_e_r.html" target="_self">OTYPER</a></td><td class="desc"><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> port output type register </td></tr>
<tr id="row_2_0_10_10_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_g_p_i_o_f_1_1_p_u_p_d_r.html" target="_self">PUPDR</a></td><td class="desc"><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> port pull-up/pull-down register </td></tr>
<tr id="row_2_0_11_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_2_0_11_" class="arrow" onclick="toggleFolder('2_0_11_')">&#9658;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1.html" target="_self">I2C1</a></td><td class="desc">Inter-integrated circuit </td></tr>
<tr id="row_2_0_11_0_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r1.html" target="_self">CR1</a></td><td class="desc">Control register 1 </td></tr>
<tr id="row_2_0_11_1_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_c_r2.html" target="_self">CR2</a></td><td class="desc">Control register 2 </td></tr>
<tr id="row_2_0_11_2_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_i_c_r.html" target="_self">ICR</a></td><td class="desc">Interrupt clear register </td></tr>
<tr id="row_2_0_11_3_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_i_s_r.html" target="_self">ISR</a></td><td class="desc">Interrupt and Status register </td></tr>
<tr id="row_2_0_11_4_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_o_a_r1.html" target="_self">OAR1</a></td><td class="desc">Own address register 1 </td></tr>
<tr id="row_2_0_11_5_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_o_a_r2.html" target="_self">OAR2</a></td><td class="desc">Own address register 2 </td></tr>
<tr id="row_2_0_11_6_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_p_e_c_r.html" target="_self">PECR</a></td><td class="desc">PEC register </td></tr>
<tr id="row_2_0_11_7_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_r_x_d_r.html" target="_self">RXDR</a></td><td class="desc">Receive data register </td></tr>
<tr id="row_2_0_11_8_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_t_i_m_e_o_u_t_r.html" target="_self">TIMEOUTR</a></td><td class="desc">Status register 1 </td></tr>
<tr id="row_2_0_11_9_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_t_i_m_i_n_g_r.html" target="_self">TIMINGR</a></td><td class="desc">Timing register </td></tr>
<tr id="row_2_0_11_10_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1_1_1_t_x_d_r.html" target="_self">TXDR</a></td><td class="desc">Transmit data register </td></tr>
<tr id="row_2_0_12_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_2_0_12_" class="arrow" onclick="toggleFolder('2_0_12_')">&#9658;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c2.html" target="_self">I2C2</a></td><td class="desc">Inter-integrated circuit BasedOn:<a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c1.html" title="Inter-integrated circuit. ">I2C1</a> </td></tr>
<tr id="row_2_0_12_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c2_1_1_c_r1.html" target="_self">CR1</a></td><td class="desc">Control register 1 </td></tr>
<tr id="row_2_0_12_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c2_1_1_c_r2.html" target="_self">CR2</a></td><td class="desc">Control register 2 </td></tr>
<tr id="row_2_0_12_2_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c2_1_1_i_c_r.html" target="_self">ICR</a></td><td class="desc">Interrupt clear register </td></tr>
<tr id="row_2_0_12_3_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c2_1_1_i_s_r.html" target="_self">ISR</a></td><td class="desc">Interrupt and Status register </td></tr>
<tr id="row_2_0_12_4_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c2_1_1_o_a_r1.html" target="_self">OAR1</a></td><td class="desc">Own address register 1 </td></tr>
<tr id="row_2_0_12_5_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c2_1_1_o_a_r2.html" target="_self">OAR2</a></td><td class="desc">Own address register 2 </td></tr>
<tr id="row_2_0_12_6_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c2_1_1_p_e_c_r.html" target="_self">PECR</a></td><td class="desc">PEC register </td></tr>
<tr id="row_2_0_12_7_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c2_1_1_r_x_d_r.html" target="_self">RXDR</a></td><td class="desc">Receive data register </td></tr>
<tr id="row_2_0_12_8_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c2_1_1_t_i_m_e_o_u_t_r.html" target="_self">TIMEOUTR</a></td><td class="desc">Status register 1 </td></tr>
<tr id="row_2_0_12_9_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c2_1_1_t_i_m_i_n_g_r.html" target="_self">TIMINGR</a></td><td class="desc">Timing register </td></tr>
<tr id="row_2_0_12_10_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i2_c2_1_1_t_x_d_r.html" target="_self">TXDR</a></td><td class="desc">Transmit data register </td></tr>
<tr id="row_2_0_13_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_2_0_13_" class="arrow" onclick="toggleFolder('2_0_13_')">&#9658;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i_w_d_g.html" target="_self">IWDG</a></td><td class="desc">Independent watchdog </td></tr>
<tr id="row_2_0_13_0_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i_w_d_g_1_1_k_r.html" target="_self">KR</a></td><td class="desc">Key register </td></tr>
<tr id="row_2_0_13_1_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i_w_d_g_1_1_r_l_r.html" target="_self">RLR</a></td><td class="desc">Reload register </td></tr>
<tr id="row_2_0_13_2_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i_w_d_g_1_1_s_r.html" target="_self">SR</a></td><td class="desc">Status register </td></tr>
<tr id="row_2_0_13_3_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_i_w_d_g_1_1_w_i_n_r.html" target="_self">WINR</a></td><td class="desc">Window register </td></tr>
<tr id="row_2_0_14_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_2_0_14_" class="arrow" onclick="toggleFolder('2_0_14_')">&#9658;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_n_v_i_c.html" target="_self">NVIC</a></td><td class="desc">Nested Vectored Interrupt Controller </td></tr>
<tr id="row_2_0_14_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_n_v_i_c_1_1_i_c_e_r.html" target="_self">ICER</a></td><td class="desc">Interrupt Clear Enable Register </td></tr>
<tr id="row_2_0_14_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_n_v_i_c_1_1_i_c_p_r.html" target="_self">ICPR</a></td><td class="desc">Interrupt Clear-Pending Register </td></tr>
<tr id="row_2_0_14_2_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_n_v_i_c_1_1_i_p_r0.html" target="_self">IPR0</a></td><td class="desc">Interrupt Priority Register 0 </td></tr>
<tr id="row_2_0_14_3_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_n_v_i_c_1_1_i_p_r1.html" target="_self">IPR1</a></td><td class="desc">Interrupt Priority Register 1 </td></tr>
<tr id="row_2_0_14_4_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_n_v_i_c_1_1_i_p_r2.html" target="_self">IPR2</a></td><td class="desc">Interrupt Priority Register 2 </td></tr>
<tr id="row_2_0_14_5_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_n_v_i_c_1_1_i_p_r3.html" target="_self">IPR3</a></td><td class="desc">Interrupt Priority Register 3 </td></tr>
<tr id="row_2_0_14_6_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_n_v_i_c_1_1_i_p_r4.html" target="_self">IPR4</a></td><td class="desc">Interrupt Priority Register 4 </td></tr>
<tr id="row_2_0_14_7_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_n_v_i_c_1_1_i_p_r5.html" target="_self">IPR5</a></td><td class="desc">Interrupt Priority Register 5 </td></tr>
<tr id="row_2_0_14_8_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_n_v_i_c_1_1_i_p_r6.html" target="_self">IPR6</a></td><td class="desc">Interrupt Priority Register 6 </td></tr>
<tr id="row_2_0_14_9_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_n_v_i_c_1_1_i_p_r7.html" target="_self">IPR7</a></td><td class="desc">Interrupt Priority Register 7 </td></tr>
<tr id="row_2_0_14_10_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_n_v_i_c_1_1_i_s_e_r.html" target="_self">ISER</a></td><td class="desc">Interrupt Set Enable Register </td></tr>
<tr id="row_2_0_14_11_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_n_v_i_c_1_1_i_s_p_r.html" target="_self">ISPR</a></td><td class="desc">Interrupt Set-Pending Register </td></tr>
<tr id="row_2_0_15_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_2_0_15_" class="arrow" onclick="toggleFolder('2_0_15_')">&#9658;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_p_w_r.html" target="_self">PWR</a></td><td class="desc">Power control </td></tr>
<tr id="row_2_0_15_0_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_p_w_r_1_1_c_r.html" target="_self">CR</a></td><td class="desc">Power control register </td></tr>
<tr id="row_2_0_15_1_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_p_w_r_1_1_c_s_r.html" target="_self">CSR</a></td><td class="desc">Power control/status register </td></tr>
<tr id="row_2_0_16_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_2_0_16_" class="arrow" onclick="toggleFolder('2_0_16_')">&#9658;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c.html" target="_self">RCC</a></td><td class="desc">Reset and clock control </td></tr>
<tr id="row_2_0_16_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_a_h_b_e_n_r.html" target="_self">AHBENR</a></td><td class="desc">AHB Peripheral Clock enable register (RCC_AHBENR) </td></tr>
<tr id="row_2_0_16_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_a_h_b_r_s_t_r.html" target="_self">AHBRSTR</a></td><td class="desc">AHB peripheral reset register </td></tr>
<tr id="row_2_0_16_2_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_a_p_b1_e_n_r.html" target="_self">APB1ENR</a></td><td class="desc">APB1 peripheral clock enable register (RCC_APB1ENR) </td></tr>
<tr id="row_2_0_16_3_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_a_p_b1_r_s_t_r.html" target="_self">APB1RSTR</a></td><td class="desc">APB1 peripheral reset register (RCC_APB1RSTR) </td></tr>
<tr id="row_2_0_16_4_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_a_p_b2_e_n_r.html" target="_self">APB2ENR</a></td><td class="desc">APB2 peripheral clock enable register (RCC_APB2ENR) </td></tr>
<tr id="row_2_0_16_5_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_a_p_b2_r_s_t_r.html" target="_self">APB2RSTR</a></td><td class="desc">APB2 peripheral reset register (RCC_APB2RSTR) </td></tr>
<tr id="row_2_0_16_6_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_b_d_c_r.html" target="_self">BDCR</a></td><td class="desc">Backup domain control register (RCC_BDCR) </td></tr>
<tr id="row_2_0_16_7_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_f_g_r.html" target="_self">CFGR</a></td><td class="desc">Clock configuration register (RCC_CFGR) </td></tr>
<tr id="row_2_0_16_8_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_f_g_r2.html" target="_self">CFGR2</a></td><td class="desc">Clock configuration register 2 </td></tr>
<tr id="row_2_0_16_9_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_f_g_r3.html" target="_self">CFGR3</a></td><td class="desc">Clock configuration register 3 </td></tr>
<tr id="row_2_0_16_10_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_i_r.html" target="_self">CIR</a></td><td class="desc">Clock interrupt register (RCC_CIR) </td></tr>
<tr id="row_2_0_16_11_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_r.html" target="_self">CR</a></td><td class="desc">Clock control register </td></tr>
<tr id="row_2_0_16_12_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_r2.html" target="_self">CR2</a></td><td class="desc">Clock control register 2 </td></tr>
<tr id="row_2_0_16_13_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_c_c_1_1_c_s_r.html" target="_self">CSR</a></td><td class="desc">Control/status register (RCC_CSR) </td></tr>
<tr id="row_2_0_17_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_2_0_17_" class="arrow" onclick="toggleFolder('2_0_17_')">&#9658;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_t_c.html" target="_self">RTC</a></td><td class="desc">Real-time clock </td></tr>
<tr id="row_2_0_17_0_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_t_c_1_1_a_l_r_m_a_r.html" target="_self">ALRMAR</a></td><td class="desc">Alarm A register </td></tr>
<tr id="row_2_0_17_1_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_t_c_1_1_a_l_r_m_a_s_s_r.html" target="_self">ALRMASSR</a></td><td class="desc">Alarm A sub second register </td></tr>
<tr id="row_2_0_17_2_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_t_c_1_1_b_k_p0_r.html" target="_self">BKP0R</a></td><td class="desc">Backup register </td></tr>
<tr id="row_2_0_17_3_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_t_c_1_1_b_k_p1_r.html" target="_self">BKP1R</a></td><td class="desc">Backup register </td></tr>
<tr id="row_2_0_17_4_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_t_c_1_1_b_k_p2_r.html" target="_self">BKP2R</a></td><td class="desc">Backup register </td></tr>
<tr id="row_2_0_17_5_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_t_c_1_1_b_k_p3_r.html" target="_self">BKP3R</a></td><td class="desc">Backup register </td></tr>
<tr id="row_2_0_17_6_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_t_c_1_1_b_k_p4_r.html" target="_self">BKP4R</a></td><td class="desc">Backup register </td></tr>
<tr id="row_2_0_17_7_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_t_c_1_1_c_a_l_r.html" target="_self">CALR</a></td><td class="desc">Calibration register </td></tr>
<tr id="row_2_0_17_8_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_t_c_1_1_c_r.html" target="_self">CR</a></td><td class="desc">Control register </td></tr>
<tr id="row_2_0_17_9_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_t_c_1_1_d_r.html" target="_self">DR</a></td><td class="desc">Date register </td></tr>
<tr id="row_2_0_17_10_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_t_c_1_1_i_s_r.html" target="_self">ISR</a></td><td class="desc">Initialization and status register </td></tr>
<tr id="row_2_0_17_11_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_t_c_1_1_p_r_e_r.html" target="_self">PRER</a></td><td class="desc">Prescaler register </td></tr>
<tr id="row_2_0_17_12_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_t_c_1_1_s_h_i_f_t_r.html" target="_self">SHIFTR</a></td><td class="desc">Shift control register </td></tr>
<tr id="row_2_0_17_13_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_t_c_1_1_s_s_r.html" target="_self">SSR</a></td><td class="desc">Sub second register </td></tr>
<tr id="row_2_0_17_14_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_t_c_1_1_t_a_f_c_r.html" target="_self">TAFCR</a></td><td class="desc">Tamper and alternate function configuration register </td></tr>
<tr id="row_2_0_17_15_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_t_c_1_1_t_r.html" target="_self">TR</a></td><td class="desc">Time register </td></tr>
<tr id="row_2_0_17_16_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_t_c_1_1_t_s_d_r.html" target="_self">TSDR</a></td><td class="desc">Timestamp date register </td></tr>
<tr id="row_2_0_17_17_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_t_c_1_1_t_s_s_s_r.html" target="_self">TSSSR</a></td><td class="desc">Time-stamp sub second register </td></tr>
<tr id="row_2_0_17_18_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_t_c_1_1_t_s_t_r.html" target="_self">TSTR</a></td><td class="desc">Timestamp time register </td></tr>
<tr id="row_2_0_17_19_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_r_t_c_1_1_w_p_r.html" target="_self">WPR</a></td><td class="desc">Write protection register </td></tr>
<tr id="row_2_0_18_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_2_0_18_" class="arrow" onclick="toggleFolder('2_0_18_')">&#9658;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1.html" target="_self">SPI1</a></td><td class="desc">Serial peripheral interface </td></tr>
<tr id="row_2_0_18_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_c_r1.html" target="_self">CR1</a></td><td class="desc">Control register 1 </td></tr>
<tr id="row_2_0_18_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_c_r2.html" target="_self">CR2</a></td><td class="desc">Control register 2 </td></tr>
<tr id="row_2_0_18_2_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_c_r_c_p_r.html" target="_self">CRCPR</a></td><td class="desc"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_c_r_c.html" title="cyclic redundancy check calculation unit ">CRC</a> polynomial register </td></tr>
<tr id="row_2_0_18_3_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_i2_s_c_f_g_r.html" target="_self">I2SCFGR</a></td><td class="desc">I2S configuration register </td></tr>
<tr id="row_2_0_18_4_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_i2_s_p_r.html" target="_self">I2SPR</a></td><td class="desc">I2S prescaler register </td></tr>
<tr id="row_2_0_18_5_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_r_x_c_r_c_r.html" target="_self">RXCRCR</a></td><td class="desc">RX <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_c_r_c.html" title="cyclic redundancy check calculation unit ">CRC</a> register </td></tr>
<tr id="row_2_0_18_6_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_s_r.html" target="_self">SR</a></td><td class="desc">Status register </td></tr>
<tr id="row_2_0_18_7_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1_1_1_t_x_c_r_c_r.html" target="_self">TXCRCR</a></td><td class="desc">TX <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_c_r_c.html" title="cyclic redundancy check calculation unit ">CRC</a> register </td></tr>
<tr id="row_2_0_19_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_2_0_19_" class="arrow" onclick="toggleFolder('2_0_19_')">&#9658;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i2.html" target="_self">SPI2</a></td><td class="desc">Serial peripheral interface BasedOn:<a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i1.html" title="Serial peripheral interface. ">SPI1</a> </td></tr>
<tr id="row_2_0_19_0_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i2_1_1_c_r1.html" target="_self">CR1</a></td><td class="desc">Control register 1 </td></tr>
<tr id="row_2_0_19_1_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i2_1_1_c_r2.html" target="_self">CR2</a></td><td class="desc">Control register 2 </td></tr>
<tr id="row_2_0_19_2_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i2_1_1_c_r_c_p_r.html" target="_self">CRCPR</a></td><td class="desc"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_c_r_c.html" title="cyclic redundancy check calculation unit ">CRC</a> polynomial register </td></tr>
<tr id="row_2_0_19_3_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i2_1_1_i2_s_c_f_g_r.html" target="_self">I2SCFGR</a></td><td class="desc">I2S configuration register </td></tr>
<tr id="row_2_0_19_4_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i2_1_1_i2_s_p_r.html" target="_self">I2SPR</a></td><td class="desc">I2S prescaler register </td></tr>
<tr id="row_2_0_19_5_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i2_1_1_r_x_c_r_c_r.html" target="_self">RXCRCR</a></td><td class="desc">RX <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_c_r_c.html" title="cyclic redundancy check calculation unit ">CRC</a> register </td></tr>
<tr id="row_2_0_19_6_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i2_1_1_s_r.html" target="_self">SR</a></td><td class="desc">Status register </td></tr>
<tr id="row_2_0_19_7_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_p_i2_1_1_t_x_c_r_c_r.html" target="_self">TXCRCR</a></td><td class="desc">TX <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_c_r_c.html" title="cyclic redundancy check calculation unit ">CRC</a> register </td></tr>
<tr id="row_2_0_20_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_2_0_20_" class="arrow" onclick="toggleFolder('2_0_20_')">&#9658;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_y_s_c_f_g.html" target="_self">SYSCFG</a></td><td class="desc">System configuration controller </td></tr>
<tr id="row_2_0_20_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_y_s_c_f_g_1_1_c_f_g_r1.html" target="_self">CFGR1</a></td><td class="desc">Configuration register 1 </td></tr>
<tr id="row_2_0_20_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_y_s_c_f_g_1_1_c_f_g_r2.html" target="_self">CFGR2</a></td><td class="desc">Configuration register 2 </td></tr>
<tr id="row_2_0_20_2_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_y_s_c_f_g_1_1_e_x_t_i_c_r1.html" target="_self">EXTICR1</a></td><td class="desc">External interrupt configuration register 1 </td></tr>
<tr id="row_2_0_20_3_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_y_s_c_f_g_1_1_e_x_t_i_c_r2.html" target="_self">EXTICR2</a></td><td class="desc">External interrupt configuration register 2 </td></tr>
<tr id="row_2_0_20_4_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_y_s_c_f_g_1_1_e_x_t_i_c_r3.html" target="_self">EXTICR3</a></td><td class="desc">External interrupt configuration register 3 </td></tr>
<tr id="row_2_0_20_5_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_s_y_s_c_f_g_1_1_e_x_t_i_c_r4.html" target="_self">EXTICR4</a></td><td class="desc">External interrupt configuration register 4 </td></tr>
<tr id="row_2_0_21_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_2_0_21_" class="arrow" onclick="toggleFolder('2_0_21_')">&#9658;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1.html" target="_self">TIM1</a></td><td class="desc">Advanced-timers </td></tr>
<tr id="row_2_0_21_0_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_b_d_t_r.html" target="_self">BDTR</a></td><td class="desc">Break and dead-time register </td></tr>
<tr id="row_2_0_21_1_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_c_c_e_r.html" target="_self">CCER</a></td><td class="desc">Capture/compare enable register </td></tr>
<tr id="row_2_0_21_2_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_c_c_m_r1___input.html" target="_self">CCMR1_Input</a></td><td class="desc">Capture/compare mode register 1 (input mode) </td></tr>
<tr id="row_2_0_21_3_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_c_c_m_r1___output.html" target="_self">CCMR1_Output</a></td><td class="desc">Capture/compare mode register (output mode) </td></tr>
<tr id="row_2_0_21_4_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_c_c_m_r2___input.html" target="_self">CCMR2_Input</a></td><td class="desc">Capture/compare mode register 2 (input mode) </td></tr>
<tr id="row_2_0_21_5_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_c_c_m_r2___output.html" target="_self">CCMR2_Output</a></td><td class="desc">Capture/compare mode register (output mode) </td></tr>
<tr id="row_2_0_21_6_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_c_r1.html" target="_self">CR1</a></td><td class="desc">Control register 1 </td></tr>
<tr id="row_2_0_21_7_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_c_r2.html" target="_self">CR2</a></td><td class="desc">Control register 2 </td></tr>
<tr id="row_2_0_21_8_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_d_c_r.html" target="_self">DCR</a></td><td class="desc"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> control register </td></tr>
<tr id="row_2_0_21_9_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_d_i_e_r.html" target="_self">DIER</a></td><td class="desc">DMA/Interrupt enable register </td></tr>
<tr id="row_2_0_21_10_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_d_m_a_r.html" target="_self">DMAR</a></td><td class="desc"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> address for full transfer </td></tr>
<tr id="row_2_0_21_11_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_e_g_r.html" target="_self">EGR</a></td><td class="desc">Event generation register </td></tr>
<tr id="row_2_0_21_12_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_r_c_r.html" target="_self">RCR</a></td><td class="desc">Repetition counter register </td></tr>
<tr id="row_2_0_21_13_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_s_m_c_r.html" target="_self">SMCR</a></td><td class="desc">Slave mode control register </td></tr>
<tr id="row_2_0_21_14_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m1_1_1_s_r.html" target="_self">SR</a></td><td class="desc">Status register </td></tr>
<tr id="row_2_0_22_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_2_0_22_" class="arrow" onclick="toggleFolder('2_0_22_')">&#9658;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m14.html" target="_self">TIM14</a></td><td class="desc">General-purpose-timers </td></tr>
<tr id="row_2_0_22_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m14_1_1_c_c_e_r.html" target="_self">CCER</a></td><td class="desc">Capture/compare enable register </td></tr>
<tr id="row_2_0_22_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m14_1_1_c_c_m_r1___input.html" target="_self">CCMR1_Input</a></td><td class="desc">Capture/compare mode register (input mode) </td></tr>
<tr id="row_2_0_22_2_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m14_1_1_c_c_m_r1___output.html" target="_self">CCMR1_Output</a></td><td class="desc">Capture/compare mode register (output mode) </td></tr>
<tr id="row_2_0_22_3_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m14_1_1_c_r1.html" target="_self">CR1</a></td><td class="desc">Control register 1 </td></tr>
<tr id="row_2_0_22_4_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m14_1_1_d_i_e_r.html" target="_self">DIER</a></td><td class="desc">DMA/Interrupt enable register </td></tr>
<tr id="row_2_0_22_5_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m14_1_1_e_g_r.html" target="_self">EGR</a></td><td class="desc">Event generation register </td></tr>
<tr id="row_2_0_22_6_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m14_1_1_o_r.html" target="_self">OR</a></td><td class="desc">Option register </td></tr>
<tr id="row_2_0_22_7_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m14_1_1_s_r.html" target="_self">SR</a></td><td class="desc">Status register </td></tr>
<tr id="row_2_0_23_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_2_0_23_" class="arrow" onclick="toggleFolder('2_0_23_')">&#9658;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m15.html" target="_self">TIM15</a></td><td class="desc">General-purpose-timers </td></tr>
<tr id="row_2_0_23_0_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m15_1_1_b_d_t_r.html" target="_self">BDTR</a></td><td class="desc">Break and dead-time register </td></tr>
<tr id="row_2_0_23_1_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m15_1_1_c_c_e_r.html" target="_self">CCER</a></td><td class="desc">Capture/compare enable register </td></tr>
<tr id="row_2_0_23_2_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m15_1_1_c_c_m_r1___input.html" target="_self">CCMR1_Input</a></td><td class="desc">Capture/compare mode register 1 (input mode) </td></tr>
<tr id="row_2_0_23_3_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m15_1_1_c_c_m_r1___output.html" target="_self">CCMR1_Output</a></td><td class="desc">Capture/compare mode register (output mode) </td></tr>
<tr id="row_2_0_23_4_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m15_1_1_c_r1.html" target="_self">CR1</a></td><td class="desc">Control register 1 </td></tr>
<tr id="row_2_0_23_5_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m15_1_1_c_r2.html" target="_self">CR2</a></td><td class="desc">Control register 2 </td></tr>
<tr id="row_2_0_23_6_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m15_1_1_d_c_r.html" target="_self">DCR</a></td><td class="desc"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> control register </td></tr>
<tr id="row_2_0_23_7_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m15_1_1_d_i_e_r.html" target="_self">DIER</a></td><td class="desc">DMA/Interrupt enable register </td></tr>
<tr id="row_2_0_23_8_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m15_1_1_d_m_a_r.html" target="_self">DMAR</a></td><td class="desc"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> address for full transfer </td></tr>
<tr id="row_2_0_23_9_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m15_1_1_e_g_r.html" target="_self">EGR</a></td><td class="desc">Event generation register </td></tr>
<tr id="row_2_0_23_10_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m15_1_1_r_c_r.html" target="_self">RCR</a></td><td class="desc">Repetition counter register </td></tr>
<tr id="row_2_0_23_11_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m15_1_1_s_m_c_r.html" target="_self">SMCR</a></td><td class="desc">Slave mode control register </td></tr>
<tr id="row_2_0_23_12_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m15_1_1_s_r.html" target="_self">SR</a></td><td class="desc">Status register </td></tr>
<tr id="row_2_0_24_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_2_0_24_" class="arrow" onclick="toggleFolder('2_0_24_')">&#9658;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m16.html" target="_self">TIM16</a></td><td class="desc">General-purpose-timers </td></tr>
<tr id="row_2_0_24_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m16_1_1_b_d_t_r.html" target="_self">BDTR</a></td><td class="desc">Break and dead-time register </td></tr>
<tr id="row_2_0_24_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m16_1_1_c_c_e_r.html" target="_self">CCER</a></td><td class="desc">Capture/compare enable register </td></tr>
<tr id="row_2_0_24_2_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m16_1_1_c_c_m_r1___input.html" target="_self">CCMR1_Input</a></td><td class="desc">Capture/compare mode register 1 (input mode) </td></tr>
<tr id="row_2_0_24_3_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m16_1_1_c_c_m_r1___output.html" target="_self">CCMR1_Output</a></td><td class="desc">Capture/compare mode register (output mode) </td></tr>
<tr id="row_2_0_24_4_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m16_1_1_c_r1.html" target="_self">CR1</a></td><td class="desc">Control register 1 </td></tr>
<tr id="row_2_0_24_5_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m16_1_1_c_r2.html" target="_self">CR2</a></td><td class="desc">Control register 2 </td></tr>
<tr id="row_2_0_24_6_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m16_1_1_d_c_r.html" target="_self">DCR</a></td><td class="desc"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> control register </td></tr>
<tr id="row_2_0_24_7_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m16_1_1_d_i_e_r.html" target="_self">DIER</a></td><td class="desc">DMA/Interrupt enable register </td></tr>
<tr id="row_2_0_24_8_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m16_1_1_d_m_a_r.html" target="_self">DMAR</a></td><td class="desc"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> address for full transfer </td></tr>
<tr id="row_2_0_24_9_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m16_1_1_e_g_r.html" target="_self">EGR</a></td><td class="desc">Event generation register </td></tr>
<tr id="row_2_0_24_10_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m16_1_1_r_c_r.html" target="_self">RCR</a></td><td class="desc">Repetition counter register </td></tr>
<tr id="row_2_0_24_11_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m16_1_1_s_r.html" target="_self">SR</a></td><td class="desc">Status register </td></tr>
<tr id="row_2_0_25_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_2_0_25_" class="arrow" onclick="toggleFolder('2_0_25_')">&#9658;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m17.html" target="_self">TIM17</a></td><td class="desc">General-purpose-timers BasedOn:<a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m16.html" title="General-purpose-timers. ">TIM16</a> </td></tr>
<tr id="row_2_0_25_0_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m17_1_1_b_d_t_r.html" target="_self">BDTR</a></td><td class="desc">Break and dead-time register </td></tr>
<tr id="row_2_0_25_1_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m17_1_1_c_c_e_r.html" target="_self">CCER</a></td><td class="desc">Capture/compare enable register </td></tr>
<tr id="row_2_0_25_2_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m17_1_1_c_c_m_r1___input.html" target="_self">CCMR1_Input</a></td><td class="desc">Capture/compare mode register 1 (input mode) </td></tr>
<tr id="row_2_0_25_3_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m17_1_1_c_c_m_r1___output.html" target="_self">CCMR1_Output</a></td><td class="desc">Capture/compare mode register (output mode) </td></tr>
<tr id="row_2_0_25_4_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m17_1_1_c_r1.html" target="_self">CR1</a></td><td class="desc">Control register 1 </td></tr>
<tr id="row_2_0_25_5_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m17_1_1_c_r2.html" target="_self">CR2</a></td><td class="desc">Control register 2 </td></tr>
<tr id="row_2_0_25_6_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m17_1_1_d_c_r.html" target="_self">DCR</a></td><td class="desc"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> control register </td></tr>
<tr id="row_2_0_25_7_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m17_1_1_d_i_e_r.html" target="_self">DIER</a></td><td class="desc">DMA/Interrupt enable register </td></tr>
<tr id="row_2_0_25_8_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m17_1_1_d_m_a_r.html" target="_self">DMAR</a></td><td class="desc"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> address for full transfer </td></tr>
<tr id="row_2_0_25_9_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m17_1_1_e_g_r.html" target="_self">EGR</a></td><td class="desc">Event generation register </td></tr>
<tr id="row_2_0_25_10_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m17_1_1_r_c_r.html" target="_self">RCR</a></td><td class="desc">Repetition counter register </td></tr>
<tr id="row_2_0_25_11_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m17_1_1_s_r.html" target="_self">SR</a></td><td class="desc">Status register </td></tr>
<tr id="row_2_0_26_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_2_0_26_" class="arrow" onclick="toggleFolder('2_0_26_')">&#9658;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m3.html" target="_self">TIM3</a></td><td class="desc">General-purpose-timers </td></tr>
<tr id="row_2_0_26_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m3_1_1_a_r_r.html" target="_self">ARR</a></td><td class="desc">Auto-reload register </td></tr>
<tr id="row_2_0_26_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m3_1_1_c_c_e_r.html" target="_self">CCER</a></td><td class="desc">Capture/compare enable register </td></tr>
<tr id="row_2_0_26_2_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m3_1_1_c_c_m_r1___input.html" target="_self">CCMR1_Input</a></td><td class="desc">Capture/compare mode register 1 (input mode) </td></tr>
<tr id="row_2_0_26_3_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m3_1_1_c_c_m_r1___output.html" target="_self">CCMR1_Output</a></td><td class="desc">Capture/compare mode register 1 (output mode) </td></tr>
<tr id="row_2_0_26_4_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m3_1_1_c_c_m_r2___input.html" target="_self">CCMR2_Input</a></td><td class="desc">Capture/compare mode register 2 (input mode) </td></tr>
<tr id="row_2_0_26_5_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m3_1_1_c_c_m_r2___output.html" target="_self">CCMR2_Output</a></td><td class="desc">Capture/compare mode register 2 (output mode) </td></tr>
<tr id="row_2_0_26_6_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m3_1_1_c_c_r1.html" target="_self">CCR1</a></td><td class="desc">Capture/compare register 1 </td></tr>
<tr id="row_2_0_26_7_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m3_1_1_c_c_r2.html" target="_self">CCR2</a></td><td class="desc">Capture/compare register 2 </td></tr>
<tr id="row_2_0_26_8_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m3_1_1_c_c_r3.html" target="_self">CCR3</a></td><td class="desc">Capture/compare register 3 </td></tr>
<tr id="row_2_0_26_9_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m3_1_1_c_c_r4.html" target="_self">CCR4</a></td><td class="desc">Capture/compare register 4 </td></tr>
<tr id="row_2_0_26_10_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m3_1_1_c_n_t.html" target="_self">CNT</a></td><td class="desc">Counter </td></tr>
<tr id="row_2_0_26_11_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m3_1_1_c_r1.html" target="_self">CR1</a></td><td class="desc">Control register 1 </td></tr>
<tr id="row_2_0_26_12_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m3_1_1_c_r2.html" target="_self">CR2</a></td><td class="desc">Control register 2 </td></tr>
<tr id="row_2_0_26_13_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m3_1_1_d_c_r.html" target="_self">DCR</a></td><td class="desc"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> control register </td></tr>
<tr id="row_2_0_26_14_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m3_1_1_d_i_e_r.html" target="_self">DIER</a></td><td class="desc">DMA/Interrupt enable register </td></tr>
<tr id="row_2_0_26_15_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m3_1_1_e_g_r.html" target="_self">EGR</a></td><td class="desc">Event generation register </td></tr>
<tr id="row_2_0_26_16_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m3_1_1_s_m_c_r.html" target="_self">SMCR</a></td><td class="desc">Slave mode control register </td></tr>
<tr id="row_2_0_26_17_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m3_1_1_s_r.html" target="_self">SR</a></td><td class="desc">Status register </td></tr>
<tr id="row_2_0_27_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_2_0_27_" class="arrow" onclick="toggleFolder('2_0_27_')">&#9658;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m6.html" target="_self">TIM6</a></td><td class="desc">Basic-timers </td></tr>
<tr id="row_2_0_27_0_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m6_1_1_c_r1.html" target="_self">CR1</a></td><td class="desc">Control register 1 </td></tr>
<tr id="row_2_0_27_1_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m6_1_1_c_r2.html" target="_self">CR2</a></td><td class="desc">Control register 2 </td></tr>
<tr id="row_2_0_27_2_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m6_1_1_d_i_e_r.html" target="_self">DIER</a></td><td class="desc">DMA/Interrupt enable register </td></tr>
<tr id="row_2_0_27_3_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m6_1_1_e_g_r.html" target="_self">EGR</a></td><td class="desc">Event generation register </td></tr>
<tr id="row_2_0_27_4_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_t_i_m6_1_1_s_r.html" target="_self">SR</a></td><td class="desc">Status register </td></tr>
<tr id="row_2_0_28_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_2_0_28_" class="arrow" onclick="toggleFolder('2_0_28_')">&#9658;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1.html" target="_self">USART1</a></td><td class="desc">Universal synchronous asynchronous receiver transmitter </td></tr>
<tr id="row_2_0_28_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_b_r_r.html" target="_self">BRR</a></td><td class="desc">Baud rate register </td></tr>
<tr id="row_2_0_28_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r1.html" target="_self">CR1</a></td><td class="desc">Control register 1 </td></tr>
<tr id="row_2_0_28_2_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r2.html" target="_self">CR2</a></td><td class="desc">Control register 2 </td></tr>
<tr id="row_2_0_28_3_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r3.html" target="_self">CR3</a></td><td class="desc">Control register 3 </td></tr>
<tr id="row_2_0_28_4_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_g_t_p_r.html" target="_self">GTPR</a></td><td class="desc">Guard time and prescaler register </td></tr>
<tr id="row_2_0_28_5_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_i_c_r.html" target="_self">ICR</a></td><td class="desc">Interrupt flag clear register </td></tr>
<tr id="row_2_0_28_6_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_i_s_r.html" target="_self">ISR</a></td><td class="desc">Interrupt &amp; status register </td></tr>
<tr id="row_2_0_28_7_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_r_q_r.html" target="_self">RQR</a></td><td class="desc">Request register </td></tr>
<tr id="row_2_0_28_8_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_r_t_o_r.html" target="_self">RTOR</a></td><td class="desc">Receiver timeout register </td></tr>
<tr id="row_2_0_29_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_2_0_29_" class="arrow" onclick="toggleFolder('2_0_29_')">&#9658;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2.html" target="_self">USART2</a></td><td class="desc">Universal synchronous asynchronous receiver transmitter BasedOn:<a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1.html" title="Universal synchronous asynchronous receiver transmitter. ">USART1</a> </td></tr>
<tr id="row_2_0_29_0_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_b_r_r.html" target="_self">BRR</a></td><td class="desc">Baud rate register </td></tr>
<tr id="row_2_0_29_1_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r1.html" target="_self">CR1</a></td><td class="desc">Control register 1 </td></tr>
<tr id="row_2_0_29_2_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r2.html" target="_self">CR2</a></td><td class="desc">Control register 2 </td></tr>
<tr id="row_2_0_29_3_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r3.html" target="_self">CR3</a></td><td class="desc">Control register 3 </td></tr>
<tr id="row_2_0_29_4_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_g_t_p_r.html" target="_self">GTPR</a></td><td class="desc">Guard time and prescaler register </td></tr>
<tr id="row_2_0_29_5_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_i_c_r.html" target="_self">ICR</a></td><td class="desc">Interrupt flag clear register </td></tr>
<tr id="row_2_0_29_6_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_i_s_r.html" target="_self">ISR</a></td><td class="desc">Interrupt &amp; status register </td></tr>
<tr id="row_2_0_29_7_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_r_q_r.html" target="_self">RQR</a></td><td class="desc">Request register </td></tr>
<tr id="row_2_0_29_8_" class="even" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_r_t_o_r.html" target="_self">RTOR</a></td><td class="desc">Receiver timeout register </td></tr>
<tr id="row_2_0_30_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span id="arr_2_0_30_" class="arrow" onclick="toggleFolder('2_0_30_')">&#9658;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_w_w_d_g.html" target="_self">WWDG</a></td><td class="desc">Window watchdog </td></tr>
<tr id="row_2_0_30_0_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_w_w_d_g_1_1_c_f_r.html" target="_self">CFR</a></td><td class="desc">Configuration register </td></tr>
<tr id="row_2_0_30_1_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_w_w_d_g_1_1_c_r.html" target="_self">CR</a></td><td class="desc">Control register </td></tr>
<tr id="row_2_0_30_2_" style="display:none;"><td class="entry"><span style="width:64px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_w_w_d_g_1_1_s_r.html" target="_self">SR</a></td><td class="desc">Status register </td></tr>
<tr id="row_2_1_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" target="_self">GPIO</a></td><td class="desc"><a class="el" href="class_s_t_m32_l_i_b_1_1_g_p_i_o.html" title="GPIO Access class. ">GPIO</a> Access class </td></tr>
<tr id="row_2_2_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="class_s_t_m32_l_i_b_1_1_t_i_m_e_r.html" target="_self">TIMER</a></td><td class="desc"><a class="el" href="class_s_t_m32_l_i_b_1_1_t_i_m_e_r.html" title="TIMER class. ">TIMER</a> class </td></tr>
<tr id="row_2_3_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="class_s_t_m32_l_i_b_1_1_w_a_i_t.html" target="_self">WAIT</a></td><td class="desc">The class that implements the active waiting pause </td></tr>
<tr id="row_3_" class="even"><td class="entry"><span style="width:0px;display:inline-block;">&#160;</span><span id="arr_3_" class="arrow" onclick="toggleFolder('3_')">&#9660;</span><span class="icona"><span class="icon">N</span></span><a class="el" href="namespacewink.html" target="_self">wink</a></td><td class="desc"></td></tr>
<tr id="row_3_0_"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structwink_1_1signal.html" target="_self">signal</a></td><td class="desc"></td></tr>
<tr id="row_3_1_" class="even"><td class="entry"><span style="width:32px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structwink_1_1slot.html" target="_self">slot</a></td><td class="desc">Describes a slot that may be added to a signal, or used stand-alone for a call-back </td></tr>
<tr id="row_4_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structgenerate__mask__t.html" target="_self">generate_mask_t</a></td><td class="desc"></td></tr>
<tr id="row_5_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structgenerate__unshifted__mask__t.html" target="_self">generate_unshifted_mask_t</a></td><td class="desc"></td></tr>
<tr id="row_6_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structgenerate__unshifted__mask__t_3_010_01_4.html" target="_self">generate_unshifted_mask_t&lt; 0 &gt;</a></td><td class="desc"></td></tr>
<tr id="row_7_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structreg__t.html" target="_self">reg_t</a></td><td class="desc"></td></tr>
<tr id="row_8_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structro__t.html" target="_self">ro_t</a></td><td class="desc"></td></tr>
<tr id="row_9_" class="even"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structrw__t.html" target="_self">rw_t</a></td><td class="desc"></td></tr>
<tr id="row_10_"><td class="entry"><span style="width:16px;display:inline-block;">&#160;</span><span class="icona"><span class="icon">C</span></span><a class="el" href="structwo__t.html" target="_self">wo_t</a></td><td class="desc"></td></tr>
</table>
</div><!-- directory -->
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Jun 13 2015 17:24:17 for STM32LIB by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
