ARM GAS  C:\Users\ZULEIG~1\AppData\Local\Temp\ccvGQT63.s 			page 1


   1              		.cpu cortex-m0
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f0xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/stm32f0xx_hal_msp.c"
  18              		.section	.text.HAL_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_MspInit
  21              		.syntax unified
  22              		.code	16
  23              		.thumb_func
  25              	HAL_MspInit:
  26              	.LFB343:
   1:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f0xx_hal_msp.c **** /**
   3:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f0xx_hal_msp.c ****   * @file         stm32f0xx_hal_msp.c
   5:Core/Src/stm32f0xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f0xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f0xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f0xx_hal_msp.c ****   *
  10:Core/Src/stm32f0xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32f0xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f0xx_hal_msp.c ****   *
  13:Core/Src/stm32f0xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f0xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f0xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f0xx_hal_msp.c ****   *
  17:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f0xx_hal_msp.c ****   */
  19:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f0xx_hal_msp.c **** 
  21:Core/Src/stm32f0xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f0xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f0xx_hal_msp.c **** 
  25:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f0xx_hal_msp.c **** 
  27:Core/Src/stm32f0xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f0xx_hal_msp.c **** 
  30:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END TD */
  31:Core/Src/stm32f0xx_hal_msp.c **** 
  32:Core/Src/stm32f0xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  C:\Users\ZULEIG~1\AppData\Local\Temp\ccvGQT63.s 			page 2


  33:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f0xx_hal_msp.c **** 
  35:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f0xx_hal_msp.c **** 
  37:Core/Src/stm32f0xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f0xx_hal_msp.c **** 
  40:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f0xx_hal_msp.c **** 
  42:Core/Src/stm32f0xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f0xx_hal_msp.c **** 
  45:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f0xx_hal_msp.c **** 
  47:Core/Src/stm32f0xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f0xx_hal_msp.c **** 
  50:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f0xx_hal_msp.c **** 
  52:Core/Src/stm32f0xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f0xx_hal_msp.c **** 
  55:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f0xx_hal_msp.c **** 
  57:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f0xx_hal_msp.c **** 
  59:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f0xx_hal_msp.c **** /**
  61:Core/Src/stm32f0xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32f0xx_hal_msp.c ****   */
  63:Core/Src/stm32f0xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32f0xx_hal_msp.c **** {
  27              		.loc 1 64 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              		.cfi_def_cfa_offset 8
  65:Core/Src/stm32f0xx_hal_msp.c **** 
  66:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f0xx_hal_msp.c **** 
  68:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f0xx_hal_msp.c **** 
  70:Core/Src/stm32f0xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  34              		.loc 1 70 3 view .LVU1
  35              	.LBB2:
  36              		.loc 1 70 3 view .LVU2
  37              		.loc 1 70 3 view .LVU3
  38 0002 0A4B     		ldr	r3, .L2
  39 0004 9969     		ldr	r1, [r3, #24]
  40 0006 0122     		movs	r2, #1
  41 0008 1143     		orrs	r1, r2
  42 000a 9961     		str	r1, [r3, #24]
  43              		.loc 1 70 3 view .LVU4
  44 000c 9969     		ldr	r1, [r3, #24]
  45 000e 0A40     		ands	r2, r1
ARM GAS  C:\Users\ZULEIG~1\AppData\Local\Temp\ccvGQT63.s 			page 3


  46 0010 0092     		str	r2, [sp]
  47              		.loc 1 70 3 view .LVU5
  48 0012 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f0xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 71 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 71 3 view .LVU8
  54              		.loc 1 71 3 view .LVU9
  55 0014 DA69     		ldr	r2, [r3, #28]
  56 0016 8021     		movs	r1, #128
  57 0018 4905     		lsls	r1, r1, #21
  58 001a 0A43     		orrs	r2, r1
  59 001c DA61     		str	r2, [r3, #28]
  60              		.loc 1 71 3 view .LVU10
  61 001e DB69     		ldr	r3, [r3, #28]
  62 0020 0B40     		ands	r3, r1
  63 0022 0193     		str	r3, [sp, #4]
  64              		.loc 1 71 3 view .LVU11
  65 0024 019B     		ldr	r3, [sp, #4]
  66              	.LBE3:
  67              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f0xx_hal_msp.c **** 
  73:Core/Src/stm32f0xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f0xx_hal_msp.c **** 
  75:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  76:Core/Src/stm32f0xx_hal_msp.c **** 
  77:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  78:Core/Src/stm32f0xx_hal_msp.c **** }
  68              		.loc 1 78 1 is_stmt 0 view .LVU13
  69 0026 02B0     		add	sp, sp, #8
  70              		@ sp needed
  71 0028 7047     		bx	lr
  72              	.L3:
  73 002a C046     		.align	2
  74              	.L2:
  75 002c 00100240 		.word	1073876992
  76              		.cfi_endproc
  77              	.LFE343:
  79              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  80              		.align	1
  81              		.global	HAL_TIM_Base_MspInit
  82              		.syntax unified
  83              		.code	16
  84              		.thumb_func
  86              	HAL_TIM_Base_MspInit:
  87              	.LVL0:
  88              	.LFB344:
  79:Core/Src/stm32f0xx_hal_msp.c **** 
  80:Core/Src/stm32f0xx_hal_msp.c **** /**
  81:Core/Src/stm32f0xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
  82:Core/Src/stm32f0xx_hal_msp.c **** * This function configures the hardware resources used in this example
  83:Core/Src/stm32f0xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
  84:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
  85:Core/Src/stm32f0xx_hal_msp.c **** */
  86:Core/Src/stm32f0xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
ARM GAS  C:\Users\ZULEIG~1\AppData\Local\Temp\ccvGQT63.s 			page 4


  87:Core/Src/stm32f0xx_hal_msp.c **** {
  89              		.loc 1 87 1 is_stmt 1 view -0
  90              		.cfi_startproc
  91              		@ args = 0, pretend = 0, frame = 8
  92              		@ frame_needed = 0, uses_anonymous_args = 0
  93              		@ link register save eliminated.
  94              		.loc 1 87 1 is_stmt 0 view .LVU15
  95 0000 82B0     		sub	sp, sp, #8
  96              		.cfi_def_cfa_offset 8
  88:Core/Src/stm32f0xx_hal_msp.c ****   if(htim_base->Instance==TIM16)
  97              		.loc 1 88 3 is_stmt 1 view .LVU16
  98              		.loc 1 88 15 is_stmt 0 view .LVU17
  99 0002 0268     		ldr	r2, [r0]
 100              		.loc 1 88 5 view .LVU18
 101 0004 074B     		ldr	r3, .L7
 102 0006 9A42     		cmp	r2, r3
 103 0008 01D0     		beq	.L6
 104              	.L4:
  89:Core/Src/stm32f0xx_hal_msp.c ****   {
  90:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 0 */
  91:Core/Src/stm32f0xx_hal_msp.c **** 
  92:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM16_MspInit 0 */
  93:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
  94:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM16_CLK_ENABLE();
  95:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
  96:Core/Src/stm32f0xx_hal_msp.c **** 
  97:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM16_MspInit 1 */
  98:Core/Src/stm32f0xx_hal_msp.c ****   }
  99:Core/Src/stm32f0xx_hal_msp.c **** 
 100:Core/Src/stm32f0xx_hal_msp.c **** }
 105              		.loc 1 100 1 view .LVU19
 106 000a 02B0     		add	sp, sp, #8
 107              		@ sp needed
 108 000c 7047     		bx	lr
 109              	.L6:
  94:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 110              		.loc 1 94 5 is_stmt 1 view .LVU20
 111              	.LBB4:
  94:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 112              		.loc 1 94 5 view .LVU21
  94:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 113              		.loc 1 94 5 view .LVU22
 114 000e 064B     		ldr	r3, .L7+4
 115 0010 9A69     		ldr	r2, [r3, #24]
 116 0012 8021     		movs	r1, #128
 117 0014 8902     		lsls	r1, r1, #10
 118 0016 0A43     		orrs	r2, r1
 119 0018 9A61     		str	r2, [r3, #24]
  94:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 120              		.loc 1 94 5 view .LVU23
 121 001a 9B69     		ldr	r3, [r3, #24]
 122 001c 0B40     		ands	r3, r1
 123 001e 0193     		str	r3, [sp, #4]
  94:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 124              		.loc 1 94 5 view .LVU24
 125 0020 019B     		ldr	r3, [sp, #4]
 126              	.LBE4:
ARM GAS  C:\Users\ZULEIG~1\AppData\Local\Temp\ccvGQT63.s 			page 5


  94:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 127              		.loc 1 94 5 discriminator 1 view .LVU25
 128              		.loc 1 100 1 is_stmt 0 view .LVU26
 129 0022 F2E7     		b	.L4
 130              	.L8:
 131              		.align	2
 132              	.L7:
 133 0024 00440140 		.word	1073824768
 134 0028 00100240 		.word	1073876992
 135              		.cfi_endproc
 136              	.LFE344:
 138              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 139              		.align	1
 140              		.global	HAL_TIM_Base_MspDeInit
 141              		.syntax unified
 142              		.code	16
 143              		.thumb_func
 145              	HAL_TIM_Base_MspDeInit:
 146              	.LVL1:
 147              	.LFB345:
 101:Core/Src/stm32f0xx_hal_msp.c **** 
 102:Core/Src/stm32f0xx_hal_msp.c **** /**
 103:Core/Src/stm32f0xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 104:Core/Src/stm32f0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 105:Core/Src/stm32f0xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 106:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 107:Core/Src/stm32f0xx_hal_msp.c **** */
 108:Core/Src/stm32f0xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 109:Core/Src/stm32f0xx_hal_msp.c **** {
 148              		.loc 1 109 1 is_stmt 1 view -0
 149              		.cfi_startproc
 150              		@ args = 0, pretend = 0, frame = 0
 151              		@ frame_needed = 0, uses_anonymous_args = 0
 152              		@ link register save eliminated.
 110:Core/Src/stm32f0xx_hal_msp.c ****   if(htim_base->Instance==TIM16)
 153              		.loc 1 110 3 view .LVU28
 154              		.loc 1 110 15 is_stmt 0 view .LVU29
 155 0000 0268     		ldr	r2, [r0]
 156              		.loc 1 110 5 view .LVU30
 157 0002 054B     		ldr	r3, .L12
 158 0004 9A42     		cmp	r2, r3
 159 0006 00D0     		beq	.L11
 160              	.L9:
 111:Core/Src/stm32f0xx_hal_msp.c ****   {
 112:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 0 */
 113:Core/Src/stm32f0xx_hal_msp.c **** 
 114:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM16_MspDeInit 0 */
 115:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 116:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM16_CLK_DISABLE();
 117:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 1 */
 118:Core/Src/stm32f0xx_hal_msp.c **** 
 119:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM16_MspDeInit 1 */
 120:Core/Src/stm32f0xx_hal_msp.c ****   }
 121:Core/Src/stm32f0xx_hal_msp.c **** 
 122:Core/Src/stm32f0xx_hal_msp.c **** }
 161              		.loc 1 122 1 view .LVU31
 162              		@ sp needed
ARM GAS  C:\Users\ZULEIG~1\AppData\Local\Temp\ccvGQT63.s 			page 6


 163 0008 7047     		bx	lr
 164              	.L11:
 116:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 1 */
 165              		.loc 1 116 5 is_stmt 1 view .LVU32
 166 000a 044A     		ldr	r2, .L12+4
 167 000c 9369     		ldr	r3, [r2, #24]
 168 000e 0449     		ldr	r1, .L12+8
 169 0010 0B40     		ands	r3, r1
 170 0012 9361     		str	r3, [r2, #24]
 171              		.loc 1 122 1 is_stmt 0 view .LVU33
 172 0014 F8E7     		b	.L9
 173              	.L13:
 174 0016 C046     		.align	2
 175              	.L12:
 176 0018 00440140 		.word	1073824768
 177 001c 00100240 		.word	1073876992
 178 0020 FFFFFDFF 		.word	-131073
 179              		.cfi_endproc
 180              	.LFE345:
 182              		.text
 183              	.Letext0:
 184              		.file 2 "C:/Users/Zuleigha Patel/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpa
 185              		.file 3 "C:/Users/Zuleigha Patel/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpa
 186              		.file 4 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f051x8.h"
 187              		.file 5 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 188              		.file 6 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
 189              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim.h"
 190              		.file 8 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_ll_dma.h"
ARM GAS  C:\Users\ZULEIG~1\AppData\Local\Temp\ccvGQT63.s 			page 7


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f0xx_hal_msp.c
C:\Users\ZULEIG~1\AppData\Local\Temp\ccvGQT63.s:19     .text.HAL_MspInit:00000000 $t
C:\Users\ZULEIG~1\AppData\Local\Temp\ccvGQT63.s:25     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\ZULEIG~1\AppData\Local\Temp\ccvGQT63.s:75     .text.HAL_MspInit:0000002c $d
C:\Users\ZULEIG~1\AppData\Local\Temp\ccvGQT63.s:80     .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\ZULEIG~1\AppData\Local\Temp\ccvGQT63.s:86     .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\ZULEIG~1\AppData\Local\Temp\ccvGQT63.s:133    .text.HAL_TIM_Base_MspInit:00000024 $d
C:\Users\ZULEIG~1\AppData\Local\Temp\ccvGQT63.s:139    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\ZULEIG~1\AppData\Local\Temp\ccvGQT63.s:145    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\ZULEIG~1\AppData\Local\Temp\ccvGQT63.s:176    .text.HAL_TIM_Base_MspDeInit:00000018 $d

NO UNDEFINED SYMBOLS
