
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.017351                       # Number of seconds simulated
sim_ticks                                 17350833000                       # Number of ticks simulated
final_tick                                17350833000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  51359                       # Simulator instruction rate (inst/s)
host_op_rate                                    79590                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              159757519                       # Simulator tick rate (ticks/s)
host_mem_usage                                 661124                       # Number of bytes of host memory used
host_seconds                                   108.61                       # Real time elapsed on the host
sim_insts                                     5577907                       # Number of instructions simulated
sim_ops                                       8644101                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  17350833000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           52288                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data        30022080                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total            30074368                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        52288                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          52288                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        30336                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            30336                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              817                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data           469095                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total               469912                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks           474                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                 474                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            3013573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data         1730296177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total             1733309749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       3013573                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           3013573                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         1748389                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               1748389                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         1748389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           3013573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data        1730296177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total            1735058138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples       948.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      1634.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples    938182.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000019000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000081271000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds            57                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds            57                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState              1251158                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                 866                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                       469912                       # Number of read requests accepted
system.mem_ctrl.writeReqs                         474                       # Number of write requests accepted
system.mem_ctrl.readBursts                     939824                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                       948                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                30074112                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                      256                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                    29408                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                 30074368                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                 30336                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0              58688                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1              58692                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2              58822                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3              58624                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4              59066                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5              58524                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6              58912                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7              58930                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8              58392                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9              58644                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10             59006                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11             58720                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12             59018                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13             58534                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14             58520                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15             58724                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                 30                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                 42                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 62                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                 46                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                 64                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                 88                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                 72                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                 80                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                 26                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                 44                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                78                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                84                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                60                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                56                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                49                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                38                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    17350479000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                 939824                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                   948                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    98656                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                   102663                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                   161293                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                   161964                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                   133988                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                   133471                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                    75961                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                    71803                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        9                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        6                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                      26                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                      47                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                      51                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                      58                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                      58                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                      60                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                      60                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                      59                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                      60                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                      59                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                      58                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                      58                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                      57                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                      60                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                      61                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                      60                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                      31                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples       467213                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean      64.431563                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean     64.133348                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev      9.745126                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-63           2163      0.46%      0.46% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::64-127       461933     98.87%     99.33% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-191         2760      0.59%     99.92% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::192-255          131      0.03%     99.95% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-319           61      0.01%     99.96% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::320-383           20      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-447           30      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::448-511           18      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-575           97      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total        467213                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples           57                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean      299.614035                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     167.932640                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     815.665236                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-255             48     84.21%     84.21% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-511            6     10.53%     94.74% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::768-1023            1      1.75%     96.49% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1024-1279            1      1.75%     98.25% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::6144-6399            1      1.75%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total             57                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples           57                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.122807                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.114772                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.536862                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                54     94.74%     94.74% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 2      3.51%     98.25% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                 1      1.75%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total             57                       # Writes before turning the bus around for reads
system.mem_ctrl.masterReadBytes::.cpu.inst        52288                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data     30021824                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks        29408                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 3013572.893013263587                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 1730281422.223359584808                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 1694904.215837937081                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1634                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data       938190                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks          948                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     75591500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data  62530396000                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks   5074463000                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     46261.63                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     66650.03                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks   5352809.07                       # Per-master write average memory access latency
system.mem_ctrl.totQLat                   44749483500                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat              62605987500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                  3759264000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      47615.15                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     4000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 66615.15                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                       1733.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          1.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                    1733.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       1.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                        8000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                         21.69                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                     21.67                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.02                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        6.21                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       28.59                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                    472956                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                      562                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  50.32                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 59.28                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                       36885.62                       # Average gap between requests
system.mem_ctrl.pageHitRate                     50.33                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                         0                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                         0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                        0                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy                     0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy                     0                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                     0                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy                0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy                0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy                 0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy                       0                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower                      0                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            3213435000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       7093000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF     1161160000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF             0                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN      1525500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT    12969081000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN   3211973500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  17350833000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  531012                       # Number of BP lookups
system.cpu.branchPred.condPredicted            531012                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2814                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               527748                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1427                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                357                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          527748                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             508135                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            19613                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1861                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17350833000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     3716763                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       13390                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        439020                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            74                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  17350833000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  17350833000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       17774                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           134                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     17350833000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         17350834                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              43204                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5659889                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      531012                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             509562                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      17261999                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    5744                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        129                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   32                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           560                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     17715                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1190                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           17308841                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.508247                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.834898                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 15763153     91.07%     91.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   285772      1.65%     92.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    81899      0.47%     93.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    84069      0.49%     93.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    58126      0.34%     94.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    56755      0.33%     94.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    84786      0.49%     94.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    83851      0.48%     95.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   810430      4.68%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             17308841                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.030604                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.326203                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   324901                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              15880404                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    462702                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                637962                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   2872                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                8773276                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   2872                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   520449                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                14720638                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3077                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    677844                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1383961                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                8762452                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents               1042781                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   8623                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   1021                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  19112                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            16314348                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              20168733                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         13397601                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             11967                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              16177462                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   136886                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 94                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             67                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4645035                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               535023                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               16366                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               888                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              580                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    8742488                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  84                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  11895401                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               681                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           98470                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       142684                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             57                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      17308841                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.687244                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.353677                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            12324575     71.20%     71.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2080050     12.02%     83.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              936679      5.41%     88.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              666191      3.85%     92.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              771828      4.46%     96.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              393026      2.27%     99.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               86979      0.50%     99.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               27000      0.16%     99.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               22513      0.13%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        17308841                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    4501      0.99%      0.99% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.99% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%      0.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     16      0.00%      0.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     22      0.00%      0.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     3      0.00%      1.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      1.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      1.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      1.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      1.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      1.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      1.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      1.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      1.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      1.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      1.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      1.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      1.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      1.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      1.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      1.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      1.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      1.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      1.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      1.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      1.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      1.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      1.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 451320     98.90%     99.90% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   411      0.09%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                14      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               31      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              2279      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8156915     68.57%     68.59% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   25      0.00%     68.59% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1149      0.01%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 151      0.00%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  380      0.00%     68.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  794      0.01%     68.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     68.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  949      0.01%     68.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 581      0.00%     68.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                225      0.00%     68.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.63% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3716579     31.24%     99.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               13465      0.11%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1474      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            429      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               11895401                       # Type of FU issued
system.cpu.iq.rate                           0.685581                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      456319                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.038361                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           41546391                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           8830673                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      8694575                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               10252                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              10406                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         4579                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               12344306                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    5135                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2331                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        14750                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           41                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         6608                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked       3187201                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   2872                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   50381                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  3965                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             8742572                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               161                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                535023                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                16366                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 62                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    674                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  3061                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             41                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            719                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2883                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3602                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              11889774                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               3716736                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              5627                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      3730123                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   518702                       # Number of branches executed
system.cpu.iew.exec_stores                      13387                       # Number of stores executed
system.cpu.iew.exec_rate                     0.685257                       # Inst execution rate
system.cpu.iew.wb_sent                        8700560                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       8699154                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   7053212                       # num instructions producing a value
system.cpu.iew.wb_consumers                  11956010                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.501368                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.589930                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           98511                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              2843                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     17293813                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.499838                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.879075                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     15776310     91.23%     91.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       474903      2.75%     93.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        17937      0.10%     94.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         8051      0.05%     94.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         3386      0.02%     94.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         2463      0.01%     94.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          981      0.01%     94.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          830      0.00%     94.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1008952      5.83%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     17293813                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5577907                       # Number of instructions committed
system.cpu.commit.committedOps                8644101                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         530031                       # Number of memory references committed
system.cpu.commit.loads                        520273                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     515040                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       3004                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   8641214                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  588                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1155      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8109862     93.82%     93.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     93.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.01%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.01%     93.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.01%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          519611      6.01%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           9422      0.11%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          662      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          336      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           8644101                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1008952                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     25027473                       # The number of ROB reads
system.cpu.rob.rob_writes                    17500416                       # The number of ROB writes
system.cpu.timesIdled                             585                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           41993                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5577907                       # Number of Instructions Simulated
system.cpu.committedOps                       8644101                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.110635                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.110635                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.321478                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.321478                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 19664261                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8164978                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      7167                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3769                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   5102115                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8068933                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 4772464                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17350833000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.617166                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              532267                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            499978                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.064581                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            245000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.617166                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998505                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998505                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          139                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1573132                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1573132                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  17350833000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data        22998                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           22998                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data         9291                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           9291                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data        32289                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            32289                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        32289                       # number of overall hits
system.cpu.dcache.overall_hits::total           32289                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       503821                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        503821                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          467                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          467                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       504288                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         504288                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       504288                       # number of overall misses
system.cpu.dcache.overall_misses::total        504288                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  69166634000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  69166634000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     52839000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     52839000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  69219473000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  69219473000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  69219473000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  69219473000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       526819                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       526819                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data         9758                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         9758                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       536577                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       536577                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       536577                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       536577                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.956346                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.956346                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.047858                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.047858                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.939824                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.939824                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.939824                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.939824                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 137284.142582                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 137284.142582                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 113145.610278                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 113145.610278                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 137261.788898                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 137261.788898                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 137261.788898                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 137261.788898                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     16211731                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            498158                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.543352                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          712                       # number of writebacks
system.cpu.dcache.writebacks::total               712                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4304                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4304                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         4310                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4310                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4310                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4310                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       499517                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       499517                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          461                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          461                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       499978                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       499978                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       499978                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       499978                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  67774564000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  67774564000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     51469000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     51469000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  67826033000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  67826033000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  67826033000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  67826033000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.948176                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.948176                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.047243                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.047243                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.931792                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.931792                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.931792                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.931792                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 135680.195068                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 135680.195068                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 111646.420824                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 111646.420824                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 135658.034954                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 135658.034954                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 135658.034954                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 135658.034954                       # average overall mshr miss latency
system.cpu.dcache.replacements                 499722                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  17350833000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.726159                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               17404                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1023                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             17.012708                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            112000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.726159                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998930                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998930                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          197                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             36453                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            36453                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  17350833000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst        16381                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           16381                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst        16381                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            16381                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        16381                       # number of overall hits
system.cpu.icache.overall_hits::total           16381                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1334                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1334                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1334                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1334                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1334                       # number of overall misses
system.cpu.icache.overall_misses::total          1334                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    131516998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    131516998                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    131516998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    131516998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    131516998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    131516998                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        17715                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        17715                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst        17715                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        17715                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        17715                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        17715                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.075303                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.075303                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.075303                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.075303                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.075303                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.075303                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 98588.454273                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 98588.454273                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 98588.454273                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 98588.454273                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 98588.454273                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 98588.454273                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          238                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    39.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          311                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          311                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          311                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          311                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          311                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          311                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1023                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1023                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1023                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1023                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1023                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1023                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    105043998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    105043998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    105043998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    105043998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    105043998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    105043998                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.057748                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.057748                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.057748                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.057748                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.057748                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.057748                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 102682.304985                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 102682.304985                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 102682.304985                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 102682.304985                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 102682.304985                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 102682.304985                       # average overall mshr miss latency
system.cpu.icache.replacements                    767                       # number of replacements
system.l2bus.snoop_filter.tot_requests        1001490                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests       500490                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops              256                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops          256                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  17350833000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp              500540                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          1186                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict            965119                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                461                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               461                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq         500540                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2813                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1499678                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                 1502491                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        65472                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side     32044160                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                 32109632                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                            465816                       # Total snoops (count)
system.l2bus.snoopTraffic                       30336                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples             966817                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000273                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.016522                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                   966553     99.97%     99.97% # Request fanout histogram
system.l2bus.snoop_fanout::1                      264      0.03%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total               966817                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy           1002914000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                5.8                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3071997                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy          1499934000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               8.6                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  17350833000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             4058.098069                       # Cycle average of tags in use
system.l2cache.tags.total_refs                1001424                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs               469912                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.131088                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                91000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst    10.498594                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  4047.599474                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.002563                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.988183                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.990747                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          208                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1         2405                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1483                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              8481776                       # Number of tag accesses
system.l2cache.tags.data_accesses             8481776                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  17350833000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks          712                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          712                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data           42                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               42                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst          206                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        30841                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        31047                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst             206                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           30883                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               31089                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            206                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          30883                       # number of overall hits
system.l2cache.overall_hits::total              31089                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          419                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            419                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          817                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data       468676                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total       469493                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           817                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data        469095                       # number of demand (read+write) misses
system.l2cache.demand_misses::total            469912                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          817                       # number of overall misses
system.l2cache.overall_misses::.cpu.data       469095                       # number of overall misses
system.l2cache.overall_misses::total           469912                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     49145000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     49145000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     97616000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data  65622575000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total  65720191000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     97616000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data  65671720000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  65769336000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     97616000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data  65671720000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  65769336000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks          712                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          712                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data          461                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          461                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1023                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data       499517                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       500540                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         1023                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data       499978                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          501001                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1023                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data       499978                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         501001                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.908894                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.908894                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.798631                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.938258                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.937973                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.798631                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.938231                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.937946                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.798631                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.938231                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.937946                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 117291.169451                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 117291.169451                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 119481.028152                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 140016.930673                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 139981.194608                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 119481.028152                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 139996.631812                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 139960.962904                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 119481.028152                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 139996.631812                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 139960.962904                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks            474                       # number of writebacks
system.l2cache.writebacks::total                  474                       # number of writebacks
system.l2cache.CleanEvict_mshr_misses::.writebacks           59                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           59                       # number of CleanEvict MSHR misses
system.l2cache.ReadExReq_mshr_misses::.cpu.data          419                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          419                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          817                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data       468676                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total       469493                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          817                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data       469095                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total       469912                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          817                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data       469095                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total       469912                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     40765000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     40765000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     81276000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data  56249055000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total  56330331000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     81276000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data  56289820000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  56371096000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     81276000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data  56289820000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  56371096000                       # number of overall MSHR miss cycles
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.908894                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.908894                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.798631                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.938258                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.937973                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.798631                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.938231                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.937946                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.798631                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.938231                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.937946                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 97291.169451                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 97291.169451                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 99481.028152                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 120016.930673                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 119981.194608                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 99481.028152                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 119996.631812                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 119960.962904                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 99481.028152                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 119996.631812                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 119960.962904                       # average overall mshr miss latency
system.l2cache.replacements                    465816                       # number of replacements
system.membus.snoop_filter.tot_requests        935530                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       465618                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  17350833000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             469493                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          474                       # Transaction distribution
system.membus.trans_dist::CleanEvict           465144                       # Transaction distribution
system.membus.trans_dist::ReadExReq               419                       # Transaction distribution
system.membus.trans_dist::ReadExResp              419                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        469493                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port      1405442                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total      1405442                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1405442                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port     30104704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total     30104704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                30104704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            469912                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  469912    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              469912                       # Request fanout histogram
system.membus.reqLayer2.occupancy           937426000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.4                       # Layer utilization (%)
system.membus.respLayer0.occupancy         2349988500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization             13.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
