// Seed: 1946597257
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  always_ff while (id_2 == 1 || 1 || 1 == 1) #0;
  logic [7:0] id_4;
  id_5 :
  assert property (@(posedge 1) id_5)
  else $display(id_4[1] && id_1);
  wire id_6;
  assign id_5 = "" ? id_1 : 1;
  wire id_7;
  always @(1'h0) begin
    if (1'h0) begin
      assume (id_2.id_7);
    end
  end
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  genvar id_3;
  always @(*) {1'b0 ^ 1, 1'b0} -= 1 == id_1;
  module_0(
      id_3, id_2, id_2
  );
  wire id_4;
  assign id_2 = id_1;
endmodule
