{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618107933333 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618107933336 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 10 20:25:33 2021 " "Processing started: Sat Apr 10 20:25:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618107933336 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618107933336 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DSPModem -c modem_testbench " "Command: quartus_map --read_settings_files=on --write_settings_files=off DSPModem -c modem_testbench" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618107933336 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1618107934201 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1618107934201 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "switch_led_emulator.qsys " "Elaborating Platform Designer system entity \"switch_led_emulator.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618107943678 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.10.20:25:47 Progress: Loading DSPModem/switch_led_emulator.qsys " "2021.04.10.20:25:47 Progress: Loading DSPModem/switch_led_emulator.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618107947664 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.10.20:25:48 Progress: Reading input file " "2021.04.10.20:25:48 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618107948041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.10.20:25:48 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 18.1\] " "2021.04.10.20:25:48 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618107948101 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "In_system_sources_probes_0: Used altera_in_system_sources_probes 20.1 (instead of 18.1) " "In_system_sources_probes_0: Used altera_in_system_sources_probes 20.1 (instead of 18.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618107948344 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.10.20:25:48 Progress: Parameterizing module in_system_sources_probes_0 " "2021.04.10.20:25:48 Progress: Parameterizing module in_system_sources_probes_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618107948344 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.10.20:25:48 Progress: Building connections " "2021.04.10.20:25:48 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618107948351 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.10.20:25:48 Progress: Parameterizing connections " "2021.04.10.20:25:48 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618107948352 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.10.20:25:48 Progress: Validating " "2021.04.10.20:25:48 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618107948381 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.10.20:25:49 Progress: Done reading input file " "2021.04.10.20:25:49 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618107949155 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch_led_emulator: Generating switch_led_emulator \"switch_led_emulator\" for QUARTUS_SYNTH " "Switch_led_emulator: Generating switch_led_emulator \"switch_led_emulator\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618107950170 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_system_sources_probes_0: \"switch_led_emulator\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\" " "In_system_sources_probes_0: \"switch_led_emulator\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618107950362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch_led_emulator: Done \"switch_led_emulator\" with 2 modules, 2 files " "Switch_led_emulator: Done \"switch_led_emulator\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618107950367 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "switch_led_emulator.qsys " "Finished elaborating Platform Designer system entity \"switch_led_emulator.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618107951037 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "key_emulator.qsys " "Elaborating Platform Designer system entity \"key_emulator.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618107951064 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.10.20:25:54 Progress: Loading DSPModem/key_emulator.qsys " "2021.04.10.20:25:54 Progress: Loading DSPModem/key_emulator.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618107954954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.10.20:25:55 Progress: Reading input file " "2021.04.10.20:25:55 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618107955313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.10.20:25:55 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 18.1\] " "2021.04.10.20:25:55 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618107955359 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "In_system_sources_probes_0: Used altera_in_system_sources_probes 20.1 (instead of 18.1) " "In_system_sources_probes_0: Used altera_in_system_sources_probes 20.1 (instead of 18.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618107955593 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.10.20:25:55 Progress: Parameterizing module in_system_sources_probes_0 " "2021.04.10.20:25:55 Progress: Parameterizing module in_system_sources_probes_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618107955593 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.10.20:25:55 Progress: Building connections " "2021.04.10.20:25:55 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618107955597 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.10.20:25:55 Progress: Parameterizing connections " "2021.04.10.20:25:55 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618107955598 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.10.20:25:55 Progress: Validating " "2021.04.10.20:25:55 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618107955623 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.04.10.20:25:56 Progress: Done reading input file " "2021.04.10.20:25:56 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618107956307 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key_emulator: Generating key_emulator \"key_emulator\" for QUARTUS_SYNTH " "Key_emulator: Generating key_emulator \"key_emulator\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618107957256 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_system_sources_probes_0: \"key_emulator\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\" " "In_system_sources_probes_0: \"key_emulator\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618107957422 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key_emulator: Done \"key_emulator\" with 2 modules, 2 files " "Key_emulator: Done \"key_emulator\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618107957427 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "key_emulator.qsys " "Finished elaborating Platform Designer system entity \"key_emulator.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618107958158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "KeyCCT.v 1 1 " "Found 1 design units, including 1 entities, in source file KeyCCT.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeyCCT " "Found entity 1: KeyCCT" {  } { { "KeyCCT.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/KeyCCT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618107958200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618107958200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upsampler.v 1 1 " "Found 1 design units, including 1 entities, in source file upsampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 upsampler " "Found entity 1: upsampler" {  } { { "upsampler.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/upsampler.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618107958209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618107958209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmitter " "Found entity 1: transmitter" {  } { { "transmitter.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618107958217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618107958217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slicer.v 1 1 " "Found 1 design units, including 1 entities, in source file slicer.v" { { "Info" "ISGN_ENTITY_NAME" "1 slicer " "Found entity 1: slicer" {  } { { "slicer.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/slicer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618107958225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618107958225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reference_measure.v 1 1 " "Found 1 design units, including 1 entities, in source file reference_measure.v" { { "Info" "ISGN_ENTITY_NAME" "1 reference_measure " "Found entity 1: reference_measure" {  } { { "reference_measure.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/reference_measure.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618107958234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618107958234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 receiver " "Found entity 1: receiver" {  } { { "receiver.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/receiver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618107958240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618107958240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps_filter_practical.v 1 1 " "Found 1 design units, including 1 entities, in source file ps_filter_practical.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps_filter_practical " "Found entity 1: ps_filter_practical" {  } { { "ps_filter_practical.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/ps_filter_practical.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618107958249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618107958249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modem_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file modem_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 modem_testbench " "Found entity 1: modem_testbench" {  } { { "modem_testbench.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/modem_testbench.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618107958257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618107958257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matched_filter_grm011.v 2 2 " "Found 2 design units, including 2 entities, in source file matched_filter_grm011.v" { { "Info" "ISGN_ENTITY_NAME" "1 shared_multiplier " "Found entity 1: shared_multiplier" {  } { { "matched_filter_grm011.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/matched_filter_grm011.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618107958266 ""} { "Info" "ISGN_ENTITY_NAME" "2 matched_filter_grm011 " "Found entity 2: matched_filter_grm011" {  } { { "matched_filter_grm011.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/matched_filter_grm011.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618107958266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618107958266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr_short.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr_short.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr_short " "Found entity 1: lfsr_short" {  } { { "lfsr_short.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/lfsr_short.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618107958275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618107958275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mapper.v 1 1 " "Found 1 design units, including 1 entities, in source file mapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 mapper " "Found entity 1: mapper" {  } { { "mapper.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/mapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618107958292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618107958292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "lfsr.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/lfsr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618107958300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618107958300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_port_rom_awgn.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_port_rom_awgn.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_rom_awgn " "Found entity 1: dual_port_rom_awgn" {  } { { "dual_port_rom_awgn.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/dual_port_rom_awgn.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618107958308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618107958308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "downsampler.v 1 1 " "Found 1 design units, including 1 entities, in source file downsampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 downsampler " "Found entity 1: downsampler" {  } { { "downsampler.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/downsampler.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618107958316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618107958316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_enable_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_enable_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_enable_gen " "Found entity 1: clk_enable_gen" {  } { { "clk_enable_gen.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/clk_enable_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618107958324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618107958324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "channel.v 1 1 " "Found 1 design units, including 1 entities, in source file channel.v" { { "Info" "ISGN_ENTITY_NAME" "1 channel " "Found entity 1: channel" {  } { { "channel.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/channel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618107958331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618107958331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "awgn_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file awgn_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 awgn_generator " "Found entity 1: awgn_generator" {  } { { "awgn_generator.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/awgn_generator.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618107958340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618107958340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/switch_led_emulator/submodules/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/switch_led_emulator/submodules/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "db/ip/switch_led_emulator/submodules/altsource_probe_top.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/db/ip/switch_led_emulator/submodules/altsource_probe_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618107958349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618107958349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/switch_led_emulator/switch_led_emulator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/switch_led_emulator/switch_led_emulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 switch_led_emulator " "Found entity 1: switch_led_emulator" {  } { { "db/ip/switch_led_emulator/switch_led_emulator.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/db/ip/switch_led_emulator/switch_led_emulator.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618107958356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618107958356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/key_emulator/key_emulator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/key_emulator/key_emulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_emulator " "Found entity 1: key_emulator" {  } { { "db/ip/key_emulator/key_emulator.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/db/ip/key_emulator/key_emulator.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618107958364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618107958364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/key_emulator/submodules/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/key_emulator/submodules/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "db/ip/key_emulator/submodules/altsource_probe_top.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/db/ip/key_emulator/submodules/altsource_probe_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618107958373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618107958373 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SW transmitter.v(11) " "Verilog HDL error at transmitter.v(11): object \"SW\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "transmitter.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/transmitter.v" 11 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1618107958403 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SW transmitter.v(12) " "Verilog HDL error at transmitter.v(12): object \"SW\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "transmitter.v" "" { Text "/home/grm011/engr-ece/School/DSPModem/transmitter.v" 12 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1618107958403 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "546 " "Peak virtual memory: 546 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618107958594 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 10 20:25:58 2021 " "Processing ended: Sat Apr 10 20:25:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618107958594 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618107958594 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618107958594 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1618107958594 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1618107958767 ""}
