
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/2022.1/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/xilinx/2022.1/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'nz264' on host 'en-ec-zhang-24.coecis.cornell.edu' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Wed Nov 15 15:57:32 EST 2023
INFO: [HLS 200-10] In directory '/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1'
Sourcing Tcl script 'run.tcl'
INFO: [HLS 200-1510] Running: open_project out.prj -reset 
INFO: [HLS 200-10] Opening and resetting project '/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj'.
WARNING: [HLS 200-40] No /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/solution1.aps file found.
INFO: [HLS 200-1510] Running: open_solution -reset solution1 -flow_target vivado 
INFO: [HLS 200-10] Creating and opening solution '/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/solution1.aps file found.
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_top kernel_atax 
INFO: [HLS 200-1510] Running: add_files kernel.cpp 
INFO: [HLS 200-10] Adding design file 'kernel.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp -cflags -std=gnu++0x 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Opening solution '/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1'.
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: create_clock -name ap_clk -period 2.5 
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 2.5ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 456.180 MB.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.16 seconds. CPU system time: 1.65 seconds. Elapsed time: 21.06 seconds; current allocated memory: 456.180 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'l_n' (kernel.cpp:62:10) in function 'stage_N' partially with a factor of 41 (kernel.cpp:52:0)
INFO: [HLS 214-188] Unrolling loop 'l_m' (kernel.cpp:30:10) in function 'stage_M' partially with a factor of 39 (kernel.cpp:20:0)
INFO: [HLS 214-248] Applying array_partition to 'v2': Cyclic partitioning with factor 39 on dimension 1. (kernel.cpp:23:8)
INFO: [HLS 214-248] Applying array_partition to 'v20': Cyclic partitioning with factor 39 on dimension 1. (kernel.cpp:80:0)
INFO: [HLS 214-248] Applying array_partition to 'v21': Cyclic partitioning with factor 41 on dimension 2. (kernel.cpp:80:0)
INFO: [HLS 214-248] Applying array_partition to 'v23': Cyclic partitioning with factor 41 on dimension 1. (kernel.cpp:80:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.74 seconds. CPU system time: 0.55 seconds. Elapsed time: 4.48 seconds; current allocated memory: 456.180 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 456.180 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 456.180 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 456.180 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_57_1' (/opt/xilinx/2022.1/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'stage_N' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_25_1' (kernel.cpp:25) in function 'stage_M' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_2' (kernel.cpp:42) in function 'stage_M' automatically.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'kernel_atax' (kernel.cpp:75:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
Resolution: For help on HLS 200-786 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-786.html
INFO: [XFORM 203-712] Applying dataflow to function 'kernel_atax' (kernel.cpp:75:1), detected/extracted 2 process function(s): 
	 'stage_M'
	 'stage_N'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 520.180 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_n_0_k' (kernel.cpp:61:23) in function 'stage_N'.
INFO: [XFORM 203-541] Flattening a loop nest 'l_S_m_0_r' (kernel.cpp:29:23) in function 'stage_M'.
INFO: [HLS 200-472] Inferring partial write operation for 'v11' (kernel.cpp:58:13)
INFO: [HLS 200-472] Inferring partial write operation for 'v2' (kernel.cpp:26:12)
INFO: [HLS 200-472] Inferring partial write operation for 'v2' (kernel.cpp:38:13)
WARNING: [HLS 200-1449] Process stage_N has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 584.180 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_atax' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stage_M_Pipeline_VITIS_LOOP_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_25_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.5 seconds; current allocated memory: 584.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 584.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stage_M_Pipeline_l_S_m_0_r_l_m' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln33_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln33) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'l_S_m_0_r_l_m'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 22, loop 'l_S_m_0_r_l_m'
WARNING: [HLS 200-871] Estimated clock period (2.231ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.675ns, effective delay budget: 1.825ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'stage_M_Pipeline_l_S_m_0_r_l_m' consists of the following:	'load' operation ('v8', kernel.cpp:36) on array 'v2' [199]  (0.699 ns)
	'fadd' operation ('v9', kernel.cpp:37) [200]  (1.53 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.21 seconds; current allocated memory: 584.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.98 seconds. CPU system time: 0 seconds. Elapsed time: 1.01 seconds; current allocated memory: 584.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stage_M_Pipeline_VITIS_LOOP_42_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_42_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.26 seconds; current allocated memory: 584.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 584.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stage_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 584.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 584.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stage_N_Pipeline_VITIS_LOOP_57_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_57_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_57_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 584.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 584.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stage_N_Pipeline_l_S_n_0_k_l_n' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln65) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'l_S_n_0_k_l_n'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, loop 'l_S_n_0_k_l_n'
WARNING: [HLS 200-871] Estimated clock period (2.231ns) exceeds the target (target clock period: 2.5ns, clock uncertainty: 0.675ns, effective delay budget: 1.825ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'stage_N_Pipeline_l_S_n_0_k_l_n' consists of the following:	'load' operation ('v23_0_load', kernel.cpp:68) on array 'v23_0' [248]  (0.699 ns)
	'fadd' operation ('v19', kernel.cpp:69) [250]  (1.53 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.09 seconds. CPU system time: 0 seconds. Elapsed time: 1.14 seconds; current allocated memory: 584.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.05 seconds; current allocated memory: 584.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'stage_N' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.24 seconds; current allocated memory: 584.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 584.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_atax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 584.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 584.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stage_M_Pipeline_VITIS_LOOP_25_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stage_M_Pipeline_VITIS_LOOP_25_1' pipeline 'VITIS_LOOP_25_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'stage_M_Pipeline_VITIS_LOOP_25_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.22 seconds. CPU system time: 0 seconds. Elapsed time: 1.24 seconds; current allocated memory: 584.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stage_M_Pipeline_l_S_m_0_r_l_m' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stage_M_Pipeline_l_S_m_0_r_l_m' pipeline 'l_S_m_0_r_l_m' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_8_no_dsp_1': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_6_max_dsp_1': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_9ns_9ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_9ns_10ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stage_M_Pipeline_l_S_m_0_r_l_m'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.37 seconds; current allocated memory: 584.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stage_M_Pipeline_VITIS_LOOP_42_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stage_M_Pipeline_VITIS_LOOP_42_2' pipeline 'VITIS_LOOP_42_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_399_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stage_M_Pipeline_VITIS_LOOP_42_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.15 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.26 seconds; current allocated memory: 584.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stage_M' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'stage_M'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.47 seconds; current allocated memory: 584.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stage_N_Pipeline_VITIS_LOOP_57_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stage_N_Pipeline_VITIS_LOOP_57_1' pipeline 'VITIS_LOOP_57_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'stage_N_Pipeline_VITIS_LOOP_57_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.51 seconds; current allocated memory: 584.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stage_N_Pipeline_l_S_n_0_k_l_n' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'stage_N_Pipeline_l_S_n_0_k_l_n' pipeline 'l_S_n_0_k_l_n' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_8_no_dsp_1': 41 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_6_max_dsp_1': 41 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_9ns_10ns_19_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'stage_N_Pipeline_l_S_n_0_k_l_n'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 648.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'stage_N' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'stage_N'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.14 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.25 seconds; current allocated memory: 648.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_atax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v20_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v21_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_32' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_33' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_34' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_35' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_36' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_37' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_38' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_39' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_atax/v23_40' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_atax' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_atax'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.95 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.43 seconds; current allocated memory: 648.180 MB.
INFO: [RTMG 210-278] Implementing memory 'kernel_atax_stage_M_v2_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_atax_stage_N_v11_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'out_Ax_fifo_U(kernel_atax_fifo_w32_d390_A)' using Vivado Default RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.68 seconds. CPU system time: 0.13 seconds. Elapsed time: 3.25 seconds; current allocated memory: 648.180 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 25.41 seconds. CPU system time: 0.1 seconds. Elapsed time: 25.65 seconds; current allocated memory: 712.180 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_atax.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_atax.
INFO: [HLS 200-789] **** Estimated Fmax: 448.23 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 70.93 seconds. CPU system time: 2.86 seconds. Elapsed time: 76.23 seconds; current allocated memory: 256.000 MB.
INFO: [HLS 200-1510] Running: export_design -flow impl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1_ip'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed Nov 15 16:01:42 2023...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl
# source ./settings.tcl
## set top_module kernel_atax
## set language verilog
## set family virtexuplushbm
## set device xcu280
## set package -fsvh2892
## set speed -2L-e
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false ;
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "2.500"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set ip_vlnv xilinx.com:hls:kernel_atax:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl 1
# set impl_props {}
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project out.prj
# dict set report_options hls_solution solution1
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options bindmodules {kernel_atax_flow_control_loop_pipe_sequential_init kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1 kernel_atax_fmul_32ns_32ns_32_6_max_dsp_1 kernel_atax_mul_mul_9ns_10ns_19_4_1 kernel_atax_mac_muladd_4ns_9ns_9ns_13_4_1 kernel_atax_mux_399_32_1_1 kernel_atax_stage_M_v2_RAM_AUTO_1R1W kernel_atax_stage_N_v11_RAM_AUTO_1R1W kernel_atax_fifo_w32_d390_A}
# dict set report_options max_module_depth 7
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
# create_bd_design $bd_design_name
Wrote  : </work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { [llength $bd_clk_ports] && $target_clk_freq_hz ne "" } { 
#   set_property CONFIG.FREQ_HZ $target_clk_freq_hz $bd_clk_ports 
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
WARNING: [BD 5-233] No interface ports matched 'get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}'
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
Wrote  : </work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
Verilog Output written to : /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3150.387 ; gain = 72.027 ; free physical = 176182 ; free virtual = 675326
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2023-11-15 16:02:23 EST
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Nov 15 16:02:23 2023] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Wed Nov 15 16:02:23 2023] Launched synth_1...
Run output will be captured here: /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.runs/synth_1/runme.log
[Wed Nov 15 16:02:23 2023] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
Command: synth_design -top bd_0_wrapper -part xcu280-fsvh2892-2L-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 64142
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3758.891 ; gain = 332.812 ; free physical = 167362 ; free virtual = 667479
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-63980-zhang-24.ece.cornell.edu/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-63980-zhang-24.ece.cornell.edu/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3850.812 ; gain = 424.734 ; free physical = 168362 ; free virtual = 668485
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3868.613 ; gain = 442.535 ; free physical = 168425 ; free virtual = 668547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3868.613 ; gain = 442.535 ; free physical = 168424 ; free virtual = 668546
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3868.617 ; gain = 0.000 ; free physical = 168405 ; free virtual = 668529
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/kernel_atax.xdc]
Finished Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/kernel_atax.xdc]
Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3971.273 ; gain = 0.000 ; free physical = 168217 ; free virtual = 668353
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3971.273 ; gain = 0.000 ; free physical = 168214 ; free virtual = 668350
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3971.273 ; gain = 545.195 ; free physical = 168302 ; free virtual = 668439
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu280-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3971.273 ; gain = 545.195 ; free physical = 168302 ; free virtual = 668439
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3971.273 ; gain = 545.195 ; free physical = 168302 ; free virtual = 668439
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3971.273 ; gain = 545.195 ; free physical = 168289 ; free virtual = 668428
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3971.273 ; gain = 545.195 ; free physical = 168263 ; free virtual = 668409
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 4270.766 ; gain = 844.688 ; free physical = 167533 ; free virtual = 667694
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 4277.758 ; gain = 851.680 ; free physical = 167527 ; free virtual = 667688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 4297.797 ; gain = 871.719 ; free physical = 167519 ; free virtual = 667680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 4303.738 ; gain = 877.660 ; free physical = 167511 ; free virtual = 667679
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 4303.738 ; gain = 877.660 ; free physical = 167511 ; free virtual = 667679
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 4303.738 ; gain = 877.660 ; free physical = 167511 ; free virtual = 667679
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 4303.738 ; gain = 877.660 ; free physical = 167511 ; free virtual = 667679
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 4303.738 ; gain = 877.660 ; free physical = 167511 ; free virtual = 667679
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 4303.738 ; gain = 877.660 ; free physical = 167511 ; free virtual = 667679
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 4303.738 ; gain = 877.660 ; free physical = 167511 ; free virtual = 667679
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 4303.738 ; gain = 775.000 ; free physical = 167545 ; free virtual = 667713
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 4303.742 ; gain = 877.660 ; free physical = 167545 ; free virtual = 667713
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4303.742 ; gain = 0.000 ; free physical = 167625 ; free virtual = 667793
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4408.289 ; gain = 0.000 ; free physical = 167495 ; free virtual = 667664
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: d11b74f5
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 4408.289 ; gain = 1400.484 ; free physical = 167700 ; free virtual = 667870
INFO: [Common 17-1381] The checkpoint '/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 15 16:09:25 2023...
[Wed Nov 15 16:09:37 2023] synth_1 finished
wait_on_runs: Time (s): cpu = 00:06:12 ; elapsed = 00:07:13 . Memory (MB): peak = 3150.387 ; gain = 0.000 ; free physical = 170196 ; free virtual = 670380
TIMESTAMP: HLS-REPORT: synthesis open_run: 2023-11-15 16:09:37 EST
INFO: HLS-REPORT: Opening synthesis design database: open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcu280-fsvh2892-2L-e
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Project 1-454] Reading design checkpoint '/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3828.609 ; gain = 0.000 ; free physical = 168805 ; free virtual = 668988
INFO: [Netlist 29-17] Analyzing 3649 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/kernel_atax.xdc]
Finished Parsing XDC File [/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/kernel_atax.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4199.887 ; gain = 0.000 ; free physical = 168400 ; free virtual = 668583
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1491 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 240 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 1248 instances

open_run: Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 4199.887 ; gain = 1049.500 ; free physical = 168401 ; free virtual = 668584
TIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2023-11-15 16:10:21 EST
INFO: HLS-REPORT: Running report: report_utilization -file ./report/kernel_atax_utilization_synth.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 7 -file ./report/kernel_atax_utilization_hierarchical_synth.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/kernel_atax_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:01:29 ; elapsed = 00:00:52 . Memory (MB): peak = 5925.316 ; gain = 1725.430 ; free physical = 166951 ; free virtual = 667134
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/kernel_atax_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/kernel_atax_design_analysis_synth.rpt
INFO: [Implflow 30-839]  
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/kernel_atax_failfast_synth.rpt
 -I- design metrics completed in 4 seconds
 -I- DONT_TOUCH metric completed in 1 seconds
 -I- MARK_DEBUG metric completed in 1 seconds
 -I- utilization metrics completed in 3 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 9 seconds
 -I- average fanout metrics completed in 18 seconds (0 modules)
 -I- non-FD high fanout nets completed in 8 seconds
 -I- path budgeting metrics completed in 9 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xcu280-fsvh2892-2L-e                                                                    |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 3.10%  | OK     |
#  | FD                                                        | 50%       | 1.71%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.58%  | OK     |
#  | CARRY8                                                    | 25%       | 1.04%  | OK     |
#  | MUXF7                                                     | 15%       | 0.05%  | OK     |
#  | DSP                                                       | 80%       | 2.69%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.05%  | OK     |
#  | URAM                                                      | 80%       | 0.00%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 1.37%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 24444     | 463    | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/report/kernel_atax_failfast_synth.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 53 seconds
TIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2023-11-15 16:12:13 EST
TIMESTAMP: HLS-REPORT: synth extract_util_hier: 2023-11-15 16:12:13 EST
TIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2023-11-15 16:12:13 EST
TIMESTAMP: HLS-REPORT: synth get_timing_paths: 2023-11-15 16:12:14 EST
TIMESTAMP: HLS-REPORT: synth process timing paths: 2023-11-15 16:12:14 EST
TIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2023-11-15 16:12:14 EST
TIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2023-11-15 16:12:14 EST
HLS EXTRACTION: synth area_totals:  0 1303680 2607360 9024 4032 0 960
HLS EXTRACTION: synth area_current: 0 40390 44548 243 2 0 984 0 0 0
HLS EXTRACTION: synth resources_dict: AVAIL_LUT 1303680 LUT 40390 AVAIL_FF 2607360 FF 44548 AVAIL_DSP 9024 DSP 243 AVAIL_BRAM 4032 BRAM 2 AVAIL_URAM 960 URAM 0 LATCH 0 SRL 984 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/report/vivado_syn.xml
INFO: HLS-REPORT: generated /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/report/verilog/kernel_atax_export.rpt


Implementation tool: Xilinx Vivado v.2022.1.2
Project:             out.prj
Solution:            solution1
Device target:       xcu280-fsvh2892-2L-e
Report date:         Wed Nov 15 16:12:14 EST 2023

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:          40390
FF:           44548
DSP:            243
BRAM:             2
URAM:             0
LATCH:            0
SRL:            984
CLB:              0

#=== Final timing ===
CP required:                     2.500
CP achieved post-synthesis:      1.569
Timing met

TIMESTAMP: HLS-REPORT: synthesis end: 2023-11-15 16:12:14 EST
# if { $has_impl } {
#   # launch run impl
#   if { [llength $impl_props] } {
#     set_property -dict $impl_props [get_runs impl_1]
#   }
#   launch_runs impl_1
#   wait_on_run impl_1
#   # impl reports
#   hls_vivado_reports_impl impl_1 $report_options
# }
INFO: [Timing 38-480] Writing timing data to binary archive.
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Wed Nov 15 16:12:36 2023] Launched impl_1...
Run output will be captured here: /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 7729.754 ; gain = 48.023 ; free physical = 166248 ; free virtual = 666472
[Wed Nov 15 16:12:36 2023] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3642.926 ; gain = 1.992 ; free physical = 164053 ; free virtual = 664304
INFO: [Netlist 29-17] Analyzing 3649 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4594.562 ; gain = 0.000 ; free physical = 163234 ; free virtual = 663485
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1491 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 240 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 1248 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2022.1.2 (64-bit) build 3605665
open_checkpoint: Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 4594.562 ; gain = 1592.723 ; free physical = 163234 ; free virtual = 663485
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:42 ; elapsed = 00:00:39 . Memory (MB): peak = 4658.590 ; gain = 64.027 ; free physical = 162853 ; free virtual = 663191

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 8e98a6f3

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.37 . Memory (MB): peak = 4658.590 ; gain = 0.000 ; free physical = 162798 ; free virtual = 663136

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U40/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U40/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U41/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U41/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U42/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U42/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U43/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U43/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U44/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U44/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U45/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U45/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U46/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U46/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U47/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U47/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U48/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U48/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U49/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U49/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U50/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U50/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U51/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U51/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U52/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U52/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U53/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U53/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U54/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U54/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U55/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U55/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U56/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U56/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U57/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U57/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U58/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U58/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U59/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U59/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U60/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U60/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U61/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U61/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U62/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U62/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U63/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U63/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U64/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U64/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U65/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U65/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U66/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U66/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U67/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U67/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U68/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U68/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U69/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U69/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U70/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U70/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U71/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U71/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U72/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U72/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U73/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U73/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U74/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U74/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U75/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U75/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U76/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U76/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U77/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U77/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U78/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_M_U0/grp_stage_M_Pipeline_l_S_m_0_r_l_m_fu_342/fadd_32ns_32ns_32_8_no_dsp_1_U78/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U289/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U289/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U290/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U290/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U291/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U291/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U292/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U292/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U293/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U293/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U294/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U294/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U295/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U295/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U296/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U296/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U297/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U297/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U298/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U298/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U299/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U299/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U300/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U300/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U301/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U301/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U302/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U302/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U303/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U303/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U304/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U304/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U305/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U305/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U306/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U306/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U307/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U307/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U308/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U308/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U309/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U309/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U310/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U310/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U311/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U311/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U312/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U312/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U313/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U313/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U314/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U314/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U315/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U315/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U316/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U316/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U317/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U317/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U318/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U318/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U319/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U319/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U320/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U320/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U321/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U321/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U322/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U322/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U323/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U323/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U324/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U324/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U325/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U325/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U326/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U326/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U327/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U327/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U328/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U328/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U329/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__6 into driver instance bd_0_i/hls_inst/inst/stage_N_U0/grp_stage_N_Pipeline_l_S_n_0_k_l_n_fu_198/fadd_32ns_32ns_32_8_no_dsp_1_U329/kernel_atax_fadd_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ENCODE[0].MUX_0/OP_DEL/i_pipe/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4, which resulted in an inversion of 19 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10274ae48

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 4811.711 ; gain = 0.004 ; free physical = 162654 ; free virtual = 662994
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 160 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1090795cd

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 4811.711 ; gain = 0.004 ; free physical = 162674 ; free virtual = 663014
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 320 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: cdc76f0e

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 4811.711 ; gain = 0.004 ; free physical = 162647 ; free virtual = 663016
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1520 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: cdc76f0e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 4811.711 ; gain = 0.004 ; free physical = 162660 ; free virtual = 663029
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: cdc76f0e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 4811.711 ; gain = 0.004 ; free physical = 162701 ; free virtual = 663070
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: cdc76f0e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 4811.711 ; gain = 0.004 ; free physical = 162700 ; free virtual = 663069
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |             160  |                                              0  |
|  Constant propagation         |               0  |             320  |                                              0  |
|  Sweep                        |               0  |            1520  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.18 . Memory (MB): peak = 4811.711 ; gain = 0.000 ; free physical = 162705 ; free virtual = 663075
Ending Logic Optimization Task | Checksum: b09f5643

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 4811.711 ; gain = 0.004 ; free physical = 162705 ; free virtual = 663075

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: b09f5643

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.5 . Memory (MB): peak = 5684.984 ; gain = 0.000 ; free physical = 162370 ; free virtual = 662752
Ending Power Optimization Task | Checksum: b09f5643

Time (s): cpu = 00:01:03 ; elapsed = 00:00:24 . Memory (MB): peak = 5684.984 ; gain = 873.273 ; free physical = 162440 ; free virtual = 662829

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: b09f5643

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5684.984 ; gain = 0.000 ; free physical = 162439 ; free virtual = 662829

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5684.984 ; gain = 0.000 ; free physical = 162435 ; free virtual = 662829
Ending Netlist Obfuscation Task | Checksum: b09f5643

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5684.984 ; gain = 0.000 ; free physical = 162435 ; free virtual = 662829
INFO: [Common 17-83] Releasing license: Implementation
116 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:14 ; elapsed = 00:01:25 . Memory (MB): peak = 5684.984 ; gain = 1090.422 ; free physical = 162431 ; free virtual = 662829
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:56 ; elapsed = 00:00:26 . Memory (MB): peak = 5684.996 ; gain = 0.012 ; free physical = 162120 ; free virtual = 662604
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:08:20 ; elapsed = 00:04:24 . Memory (MB): peak = 6203.324 ; gain = 518.328 ; free physical = 159765 ; free virtual = 660475
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 6203.324 ; gain = 0.000 ; free physical = 159670 ; free virtual = 660392
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 778fe697

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 6203.324 ; gain = 0.000 ; free physical = 159671 ; free virtual = 660392
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 6203.324 ; gain = 0.000 ; free physical = 159670 ; free virtual = 660392

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 63f11913

Time (s): cpu = 00:05:55 ; elapsed = 00:03:27 . Memory (MB): peak = 6203.324 ; gain = 0.000 ; free physical = 155956 ; free virtual = 656729

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1118a32c7

Time (s): cpu = 00:07:07 ; elapsed = 00:04:18 . Memory (MB): peak = 6683.988 ; gain = 480.664 ; free physical = 155580 ; free virtual = 656374

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1118a32c7

Time (s): cpu = 00:07:07 ; elapsed = 00:04:18 . Memory (MB): peak = 6683.988 ; gain = 480.664 ; free physical = 155578 ; free virtual = 656373
Phase 1 Placer Initialization | Checksum: 1118a32c7

Time (s): cpu = 00:07:07 ; elapsed = 00:04:18 . Memory (MB): peak = 6683.988 ; gain = 480.664 ; free physical = 155549 ; free virtual = 656344

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 6c3938b5

Time (s): cpu = 00:07:46 ; elapsed = 00:04:35 . Memory (MB): peak = 6683.988 ; gain = 480.664 ; free physical = 154981 ; free virtual = 655776

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 6c3938b5

Time (s): cpu = 00:07:46 ; elapsed = 00:04:36 . Memory (MB): peak = 6683.988 ; gain = 480.664 ; free physical = 154951 ; free virtual = 655747

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 6c3938b5

Time (s): cpu = 00:07:57 ; elapsed = 00:04:41 . Memory (MB): peak = 7269.152 ; gain = 1065.828 ; free physical = 154424 ; free virtual = 655220

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 15f05afda

Time (s): cpu = 00:08:03 ; elapsed = 00:04:43 . Memory (MB): peak = 7301.164 ; gain = 1097.840 ; free physical = 154282 ; free virtual = 655077

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 15f05afda

Time (s): cpu = 00:08:03 ; elapsed = 00:04:43 . Memory (MB): peak = 7301.164 ; gain = 1097.840 ; free physical = 154281 ; free virtual = 655076
Phase 2.1.1 Partition Driven Placement | Checksum: 15f05afda

Time (s): cpu = 00:08:03 ; elapsed = 00:04:43 . Memory (MB): peak = 7301.164 ; gain = 1097.840 ; free physical = 154291 ; free virtual = 655086
Phase 2.1 Floorplanning | Checksum: 15f05afda

Time (s): cpu = 00:08:03 ; elapsed = 00:04:43 . Memory (MB): peak = 7301.164 ; gain = 1097.840 ; free physical = 154287 ; free virtual = 655082

Phase 2.2 Physical Synthesis After Floorplan
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 7301.164 ; gain = 0.000 ; free physical = 154265 ; free virtual = 655060

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                         |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------
|  PSIP Post Floorplan SLR Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis After Floorplan | Checksum: 15f05afda

Time (s): cpu = 00:08:04 ; elapsed = 00:04:44 . Memory (MB): peak = 7301.164 ; gain = 1097.840 ; free physical = 154264 ; free virtual = 655060

Phase 2.3 Update Timing before SLR Path Opt
Phase 2.3 Update Timing before SLR Path Opt | Checksum: 15f05afda

Time (s): cpu = 00:08:04 ; elapsed = 00:04:44 . Memory (MB): peak = 7301.164 ; gain = 1097.840 ; free physical = 154263 ; free virtual = 655058

Phase 2.4 Post-Processing in Floorplanning
Phase 2.4 Post-Processing in Floorplanning | Checksum: a2ed2ceb

Time (s): cpu = 00:08:04 ; elapsed = 00:04:44 . Memory (MB): peak = 7301.164 ; gain = 1097.840 ; free physical = 154252 ; free virtual = 655047

Phase 2.5 Global Placement Core

Phase 2.5.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 4688 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 2030 nets or LUTs. Breaked 0 LUT, combined 2030 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 10 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 4 nets.  Re-placed 17 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 17 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 7951.594 ; gain = 0.000 ; free physical = 149301 ; free virtual = 650115
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 7951.594 ; gain = 0.000 ; free physical = 149334 ; free virtual = 650149
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 7951.594 ; gain = 0.000 ; free physical = 149400 ; free virtual = 650215

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |           2030  |                  2030  |           0  |           1  |  00:00:03  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     4  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:02  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            1  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            1  |           2030  |                  2035  |           0  |          10  |  00:00:06  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.1 Physical Synthesis In Placer | Checksum: 13420e715

Time (s): cpu = 00:11:15 ; elapsed = 00:06:19 . Memory (MB): peak = 7951.594 ; gain = 1748.270 ; free physical = 149487 ; free virtual = 650302
Phase 2.5 Global Placement Core | Checksum: 17cb2209b

Time (s): cpu = 00:11:47 ; elapsed = 00:06:34 . Memory (MB): peak = 7951.594 ; gain = 1748.270 ; free physical = 149311 ; free virtual = 650126
Phase 2 Global Placement | Checksum: 17cb2209b

Time (s): cpu = 00:11:47 ; elapsed = 00:06:34 . Memory (MB): peak = 7951.594 ; gain = 1748.270 ; free physical = 149355 ; free virtual = 650170

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 131885d90

Time (s): cpu = 00:12:04 ; elapsed = 00:06:43 . Memory (MB): peak = 7951.594 ; gain = 1748.270 ; free physical = 149165 ; free virtual = 649980

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e984082e

Time (s): cpu = 00:12:15 ; elapsed = 00:06:47 . Memory (MB): peak = 7951.594 ; gain = 1748.270 ; free physical = 149083 ; free virtual = 649898

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1082cfeea

Time (s): cpu = 00:12:45 ; elapsed = 00:06:58 . Memory (MB): peak = 7951.594 ; gain = 1748.270 ; free physical = 148969 ; free virtual = 649784

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 1eecd0b88

Time (s): cpu = 00:12:46 ; elapsed = 00:06:58 . Memory (MB): peak = 7951.594 ; gain = 1748.270 ; free physical = 148957 ; free virtual = 649772

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 1c8006b3c

Time (s): cpu = 00:12:54 ; elapsed = 00:07:04 . Memory (MB): peak = 7951.594 ; gain = 1748.270 ; free physical = 148768 ; free virtual = 649583
Phase 3.3.3 Slice Area Swap | Checksum: 164d621b4

Time (s): cpu = 00:12:57 ; elapsed = 00:07:07 . Memory (MB): peak = 7951.594 ; gain = 1748.270 ; free physical = 148720 ; free virtual = 649535
Phase 3.3 Small Shape DP | Checksum: 74e7b65f

Time (s): cpu = 00:13:12 ; elapsed = 00:07:11 . Memory (MB): peak = 7951.594 ; gain = 1748.270 ; free physical = 148739 ; free virtual = 649554

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 8f3d71a1

Time (s): cpu = 00:13:15 ; elapsed = 00:07:15 . Memory (MB): peak = 7951.594 ; gain = 1748.270 ; free physical = 148663 ; free virtual = 649478

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 13079ce1c

Time (s): cpu = 00:13:17 ; elapsed = 00:07:17 . Memory (MB): peak = 7951.594 ; gain = 1748.270 ; free physical = 148609 ; free virtual = 649424
Phase 3 Detail Placement | Checksum: 13079ce1c

Time (s): cpu = 00:13:17 ; elapsed = 00:07:17 . Memory (MB): peak = 7951.594 ; gain = 1748.270 ; free physical = 148605 ; free virtual = 649420

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 193368738

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.276 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 184429eaa

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 7951.594 ; gain = 0.000 ; free physical = 148173 ; free virtual = 648988
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 20eb350be

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 7951.594 ; gain = 0.000 ; free physical = 148104 ; free virtual = 648919
Phase 4.1.1.1 BUFG Insertion | Checksum: 193368738

Time (s): cpu = 00:14:35 ; elapsed = 00:07:43 . Memory (MB): peak = 7951.594 ; gain = 1748.270 ; free physical = 148097 ; free virtual = 648912

Phase 4.1.1.2 BUFG Replication
INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.2 BUFG Replication | Checksum: 193368738

Time (s): cpu = 00:14:36 ; elapsed = 00:07:44 . Memory (MB): peak = 7951.594 ; gain = 1748.270 ; free physical = 148058 ; free virtual = 648873

Phase 4.1.1.3 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.501. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Post Placement Timing Optimization | Checksum: 1860e2c04

Time (s): cpu = 00:14:46 ; elapsed = 00:07:51 . Memory (MB): peak = 7951.594 ; gain = 1748.270 ; free physical = 147731 ; free virtual = 648546

Phase 4.1.1.4 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=0.501. For the most accurate timing information please run report_timing.
Phase 4.1.1.4 Replication | Checksum: 1860e2c04

Time (s): cpu = 00:14:47 ; elapsed = 00:07:52 . Memory (MB): peak = 7951.594 ; gain = 1748.270 ; free physical = 147684 ; free virtual = 648499

Time (s): cpu = 00:14:47 ; elapsed = 00:07:52 . Memory (MB): peak = 7951.594 ; gain = 1748.270 ; free physical = 147686 ; free virtual = 648501
Phase 4.1 Post Commit Optimization | Checksum: 1860e2c04

Time (s): cpu = 00:14:47 ; elapsed = 00:07:53 . Memory (MB): peak = 7951.594 ; gain = 1748.270 ; free physical = 147670 ; free virtual = 648485

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1860e2c04

Time (s): cpu = 00:15:22 ; elapsed = 00:08:22 . Memory (MB): peak = 8023.266 ; gain = 1819.941 ; free physical = 147213 ; free virtual = 648028

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1860e2c04

Time (s): cpu = 00:15:22 ; elapsed = 00:08:23 . Memory (MB): peak = 8023.266 ; gain = 1819.941 ; free physical = 147214 ; free virtual = 648028
Phase 4.3 Placer Reporting | Checksum: 1860e2c04

Time (s): cpu = 00:15:23 ; elapsed = 00:08:23 . Memory (MB): peak = 8023.266 ; gain = 1819.941 ; free physical = 147199 ; free virtual = 648013

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 8023.266 ; gain = 0.000 ; free physical = 147212 ; free virtual = 648027

Time (s): cpu = 00:15:23 ; elapsed = 00:08:23 . Memory (MB): peak = 8023.266 ; gain = 1819.941 ; free physical = 147212 ; free virtual = 648027
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 21db46cdd

Time (s): cpu = 00:15:24 ; elapsed = 00:08:24 . Memory (MB): peak = 8023.266 ; gain = 1819.941 ; free physical = 147215 ; free virtual = 648029
Ending Placer Task | Checksum: 17a2bfa02

Time (s): cpu = 00:15:24 ; elapsed = 00:08:24 . Memory (MB): peak = 8023.266 ; gain = 1819.941 ; free physical = 147215 ; free virtual = 648030
INFO: [Common 17-83] Releasing license: Implementation
161 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:21:22 ; elapsed = 00:12:09 . Memory (MB): peak = 8023.266 ; gain = 1819.941 ; free physical = 147915 ; free virtual = 648730
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 8023.266 ; gain = 0.000 ; free physical = 147671 ; free virtual = 648703
INFO: [Common 17-1381] The checkpoint '/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 8023.266 ; gain = 0.000 ; free physical = 147072 ; free virtual = 647887
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.51 . Memory (MB): peak = 8023.266 ; gain = 0.000 ; free physical = 146950 ; free virtual = 647766
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.18 . Memory (MB): peak = 8023.266 ; gain = 0.000 ; free physical = 146752 ; free virtual = 647568
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
170 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:09 . Memory (MB): peak = 8023.266 ; gain = 0.000 ; free physical = 145756 ; free virtual = 646572
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 8023.266 ; gain = 0.000 ; free physical = 144951 ; free virtual = 645984
INFO: [Common 17-1381] The checkpoint '/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:32 ; elapsed = 00:00:20 . Memory (MB): peak = 8023.266 ; gain = 0.000 ; free physical = 143722 ; free virtual = 644564
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu280'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: c1cad0b5 ConstDB: 0 ShapeSum: b861294d RouteDB: 0
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 8023.270 ; gain = 0.000 ; free physical = 145811 ; free virtual = 646672
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_6_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_6_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_6_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_6_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_6_q0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_6_q0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_6_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_6_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_6_q0[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_6_q0[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_6_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_6_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_6_q0[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_6_q0[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_6_q0[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_6_q0[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_6_q0[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_6_q0[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_6_q0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_6_q0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_6_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_6_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_6_q0[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_6_q0[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_6_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_6_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_4_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_4_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_4_q0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_4_q0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_4_q0[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_4_q0[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_4_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_4_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_4_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_4_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_4_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_4_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_4_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_4_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_4_q0[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_4_q0[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_4_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_4_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_4_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_4_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_4_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_4_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_4_q0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_4_q0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_4_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_4_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_4_q0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_4_q0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_4_q0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_4_q0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_4_q0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_4_q0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_4_q0[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_4_q0[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_4_q0[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_4_q0[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_7_q0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_7_q0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_7_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_7_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_7_q0[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_7_q0[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_7_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_7_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_7_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_7_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_7_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_7_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_7_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_7_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_7_q0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_7_q0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_7_q0[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_7_q0[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_7_q0[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_7_q0[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_7_q0[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_7_q0[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_7_q0[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_7_q0[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_7_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_7_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_7_q0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_7_q0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_7_q0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_7_q0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_7_q0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_7_q0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_7_q0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_7_q0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_6_q0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_6_q0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_6_q0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_6_q0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_6_q0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_6_q0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_6_q0[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_6_q0[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_6_q0[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_6_q0[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_6_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_6_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_6_q0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_6_q0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_6_q0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_6_q0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_6_q0[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_6_q0[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_6_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_6_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_6_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_6_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_6_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_6_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_6_q0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_6_q0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_4_q0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_4_q0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_4_q0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_4_q0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_4_q0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_4_q0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_4_q0[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_4_q0[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_4_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_4_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_7_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_7_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_7_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_7_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_7_q0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_7_q0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_7_q0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_7_q0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_7_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_7_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_7_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_7_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_7_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_7_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_7_q0[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_7_q0[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_6_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_6_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_6_q0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_6_q0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_7_q0[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_7_q0[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_7_q0[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_7_q0[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_4_q0[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_4_q0[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_4_q0[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_4_q0[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_4_q0[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_4_q0[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_4_q0[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_4_q0[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_4_q0[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_4_q0[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_9_q0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_9_q0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_9_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_9_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_14_q0[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_14_q0[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_7_q0[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_7_q0[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_7_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_7_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_7_q0[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_7_q0[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_14_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_14_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_7_q0[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_7_q0[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_7_q0[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_7_q0[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_6_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_6_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_6_q0[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_6_q0[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_6_q0[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_6_q0[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_0_q0[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_0_q0[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_0_q0[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_0_q0[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_4_q0[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_4_q0[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "v20_4_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "v20_4_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Post Restoration Checksum: NetGraph: 263c6015 NumContArr: 45d22e16 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 6c0e8e2b

Time (s): cpu = 00:00:43 ; elapsed = 00:00:18 . Memory (MB): peak = 8023.270 ; gain = 0.000 ; free physical = 145231 ; free virtual = 646093

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 6c0e8e2b

Time (s): cpu = 00:00:44 ; elapsed = 00:00:18 . Memory (MB): peak = 8023.270 ; gain = 0.000 ; free physical = 145062 ; free virtual = 645924

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 6c0e8e2b

Time (s): cpu = 00:00:44 ; elapsed = 00:00:19 . Memory (MB): peak = 8023.270 ; gain = 0.000 ; free physical = 145059 ; free virtual = 645921

Phase 2.3 Global Clock Net Routing
Phase 2.3 Global Clock Net Routing | Checksum: 6c0e8e2b

Time (s): cpu = 00:00:53 ; elapsed = 00:00:21 . Memory (MB): peak = 8023.270 ; gain = 0.000 ; free physical = 145012 ; free virtual = 645874

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 135ecc160

Time (s): cpu = 00:01:13 ; elapsed = 00:00:28 . Memory (MB): peak = 8023.270 ; gain = 0.000 ; free physical = 143784 ; free virtual = 644646
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.595  | TNS=0.000  | WHS=0.018  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 77300
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 68684
  Number of Partially Routed Nets     = 8616
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 16aa42fad

Time (s): cpu = 00:02:02 ; elapsed = 00:00:44 . Memory (MB): peak = 8023.270 ; gain = 0.000 ; free physical = 142943 ; free virtual = 643811

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 16aa42fad

Time (s): cpu = 00:02:03 ; elapsed = 00:00:44 . Memory (MB): peak = 8023.270 ; gain = 0.000 ; free physical = 142949 ; free virtual = 643816
Phase 3 Initial Routing | Checksum: 16fcb3716

Time (s): cpu = 00:02:35 ; elapsed = 00:00:56 . Memory (MB): peak = 8023.270 ; gain = 0.000 ; free physical = 142612 ; free virtual = 643480

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 15101
 Number of Nodes with overlaps = 1283
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.068  | TNS=0.000  | WHS=0.034  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1da91d5d3

Time (s): cpu = 00:04:39 ; elapsed = 00:01:46 . Memory (MB): peak = 8023.270 ; gain = 0.000 ; free physical = 140393 ; free virtual = 641273

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1aace80dc

Time (s): cpu = 00:04:40 ; elapsed = 00:01:47 . Memory (MB): peak = 8023.270 ; gain = 0.000 ; free physical = 140386 ; free virtual = 641266
Phase 4 Rip-up And Reroute | Checksum: 1aace80dc

Time (s): cpu = 00:04:40 ; elapsed = 00:01:47 . Memory (MB): peak = 8023.270 ; gain = 0.000 ; free physical = 140391 ; free virtual = 641270

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1aace80dc

Time (s): cpu = 00:04:41 ; elapsed = 00:01:47 . Memory (MB): peak = 8023.270 ; gain = 0.000 ; free physical = 140384 ; free virtual = 641263

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1aace80dc

Time (s): cpu = 00:04:41 ; elapsed = 00:01:48 . Memory (MB): peak = 8023.270 ; gain = 0.000 ; free physical = 140375 ; free virtual = 641255
Phase 5 Delay and Skew Optimization | Checksum: 1aace80dc

Time (s): cpu = 00:04:42 ; elapsed = 00:01:48 . Memory (MB): peak = 8023.270 ; gain = 0.000 ; free physical = 140357 ; free virtual = 641237

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a756f474

Time (s): cpu = 00:05:02 ; elapsed = 00:01:54 . Memory (MB): peak = 8023.270 ; gain = 0.000 ; free physical = 140227 ; free virtual = 641106
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.068  | TNS=0.000  | WHS=0.034  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a756f474

Time (s): cpu = 00:05:02 ; elapsed = 00:01:54 . Memory (MB): peak = 8023.270 ; gain = 0.000 ; free physical = 140155 ; free virtual = 641035
Phase 6 Post Hold Fix | Checksum: 1a756f474

Time (s): cpu = 00:05:02 ; elapsed = 00:01:55 . Memory (MB): peak = 8023.270 ; gain = 0.000 ; free physical = 140141 ; free virtual = 641021

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.507438 %
  Global Horizontal Routing Utilization  = 0.624253 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1db3e7440

Time (s): cpu = 00:05:07 ; elapsed = 00:01:56 . Memory (MB): peak = 8023.270 ; gain = 0.000 ; free physical = 140038 ; free virtual = 640917

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1db3e7440

Time (s): cpu = 00:05:08 ; elapsed = 00:01:57 . Memory (MB): peak = 8023.270 ; gain = 0.000 ; free physical = 140078 ; free virtual = 640957

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1db3e7440

Time (s): cpu = 00:05:15 ; elapsed = 00:02:02 . Memory (MB): peak = 8023.270 ; gain = 0.000 ; free physical = 140042 ; free virtual = 640922

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 1db3e7440

Time (s): cpu = 00:05:15 ; elapsed = 00:02:03 . Memory (MB): peak = 8023.270 ; gain = 0.000 ; free physical = 140060 ; free virtual = 640939

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.068  | TNS=0.000  | WHS=0.034  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 1db3e7440

Time (s): cpu = 00:05:23 ; elapsed = 00:02:04 . Memory (MB): peak = 8023.270 ; gain = 0.000 ; free physical = 140057 ; free virtual = 640937
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:05:23 ; elapsed = 00:02:05 . Memory (MB): peak = 8023.270 ; gain = 0.000 ; free physical = 140343 ; free virtual = 641222

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
185 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:12:25 ; elapsed = 00:06:16 . Memory (MB): peak = 8023.270 ; gain = 0.004 ; free physical = 140342 ; free virtual = 641222
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 8023.270 ; gain = 0.000 ; free physical = 139907 ; free virtual = 641017
report_design_analysis: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 8023.270 ; gain = 0.000 ; free physical = 138692 ; free virtual = 639822
INFO: [Common 17-1381] The checkpoint '/work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:51 ; elapsed = 00:00:29 . Memory (MB): peak = 8023.270 ; gain = 0.000 ; free physical = 138097 ; free virtual = 638978
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:09:17 ; elapsed = 00:04:27 . Memory (MB): peak = 8031.270 ; gain = 8.000 ; free physical = 123868 ; free virtual = 628706
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:46 ; elapsed = 00:00:13 . Memory (MB): peak = 8031.273 ; gain = 0.004 ; free physical = 123577 ; free virtual = 628717
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
197 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:59 ; elapsed = 00:00:21 . Memory (MB): peak = 8055.281 ; gain = 24.008 ; free physical = 123390 ; free virtual = 627872
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 8055.281 ; gain = 0.000 ; free physical = 123197 ; free virtual = 627132
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Nov 15 16:45:01 2023...
[Wed Nov 15 16:45:17 2023] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:32:41 . Memory (MB): peak = 7729.754 ; gain = 0.000 ; free physical = 128172 ; free virtual = 632067
TIMESTAMP: HLS-REPORT: implementation open_run: 2023-11-15 16:45:17 EST
INFO: HLS-REPORT: Opening implementation design database: open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 7729.754 ; gain = 0.000 ; free physical = 127803 ; free virtual = 631739
INFO: [Netlist 29-17] Analyzing 3569 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 7745.770 ; gain = 0.000 ; free physical = 126996 ; free virtual = 630867
Restored from archive | CPU: 4.020000 secs | Memory: 96.819489 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 7745.770 ; gain = 0.000 ; free physical = 127024 ; free virtual = 630896
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 7745.770 ; gain = 0.000 ; free physical = 127064 ; free virtual = 630883
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1491 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 240 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 1248 instances

open_run: Time (s): cpu = 00:00:35 ; elapsed = 00:00:31 . Memory (MB): peak = 7745.770 ; gain = 16.016 ; free physical = 127052 ; free virtual = 630871
TIMESTAMP: HLS-REPORT: implementation generate_reports_vivado: 2023-11-15 16:45:48 EST
INFO: HLS-REPORT: Running report: report_utilization -file ./report/kernel_atax_utilization_routed.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 7 -file ./report/kernel_atax_utilization_hierarchical_routed.rpt
report_utilization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7745.770 ; gain = 0.000 ; free physical = 127125 ; free virtual = 630940
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/kernel_atax_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:35 ; elapsed = 00:00:09 . Memory (MB): peak = 7745.770 ; gain = 0.000 ; free physical = 126858 ; free virtual = 630644
INFO: HLS-REPORT: Running report: report_route_status -file ./report/kernel_atax_status_routed.rpt
report_route_status: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 7801.785 ; gain = 56.016 ; free physical = 126855 ; free virtual = 630618
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/kernel_atax_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/kernel_atax_design_analysis_routed.rpt
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report impl -file ./report/kernel_atax_failfast_routed.rpt
 -I- design metrics completed in 3 seconds
 -I- DONT_TOUCH metric completed in 1 seconds
 -I- MARK_DEBUG metric completed in 1 seconds
 -I- utilization metrics completed in 6 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 8 seconds
 -I- average fanout metrics completed in 18 seconds (0 modules)
 -I- non-FD high fanout nets completed in 7 seconds
 -I- path budgeting metrics completed in 6 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | impl_1                                                                                  |
#  | xcu280-fsvh2892-2L-e                                                                    |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 2.83%  | OK     |
#  | FD                                                        | 50%       | 1.68%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 0.42%  | OK     |
#  | CARRY8                                                    | 25%       | 1.04%  | OK     |
#  | MUXF7                                                     | 15%       | 0.04%  | OK     |
#  | DSP                                                       | 80%       | 2.69%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 0.05%  | OK     |
#  | URAM                                                      | 80%       | 0.00%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 1.37%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 24444     | 463    | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/report/kernel_atax_failfast_routed.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 50 seconds
TIMESTAMP: HLS-REPORT: implementation gen_data_dict_vivado: 2023-11-15 16:47:09 EST
TIMESTAMP: HLS-REPORT: impl extract_util_hier: 2023-11-15 16:47:09 EST
TIMESTAMP: HLS-REPORT: impl get_cell_hier_data: 2023-11-15 16:47:09 EST
TIMESTAMP: HLS-REPORT: impl get_timing_paths: 2023-11-15 16:47:09 EST
TIMESTAMP: HLS-REPORT: impl process timing paths: 2023-11-15 16:47:10 EST
TIMESTAMP: HLS-REPORT: impl get_all_vv_rpt_files: 2023-11-15 16:47:10 EST
TIMESTAMP: HLS-REPORT: implementation write_reports_vivado: 2023-11-15 16:47:10 EST
HLS EXTRACTION: impl area_totals:  0 1303680 2607360 9024 4032 162960 960
HLS EXTRACTION: impl area_current: 0 36839 43909 243 2 0 984 7365 0 0
HLS EXTRACTION: impl resources_dict: AVAIL_LUT 1303680 LUT 36839 AVAIL_FF 2607360 FF 43909 AVAIL_DSP 9024 DSP 243 AVAIL_BRAM 4032 BRAM 2 AVAIL_URAM 960 URAM 0 LATCH 0 SRL 984 AVAIL_CLB 162960 CLB 7365
INFO: HLS-REPORT: generated /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/verilog/report/vivado_impl.xml
INFO: HLS-REPORT: generated /work/shared/users/phd/nz264/pldi/polybench/allo/atax/atax_ii_1/out.prj/solution1/impl/report/verilog/kernel_atax_export.rpt


Implementation tool: Xilinx Vivado v.2022.1.2
Project:             out.prj
Solution:            solution1
Device target:       xcu280-fsvh2892-2L-e
Report date:         Wed Nov 15 16:47:10 EST 2023

#=== Post-Implementation Resource usage ===
SLICE:            0
LUT:          36839
FF:           43909
DSP:            243
BRAM:             2
URAM:             0
LATCH:            0
SRL:            984
CLB:           7365

#=== Final timing ===
CP required:                     2.500
CP achieved post-synthesis:      1.569
CP achieved post-implementation: 2.432
Timing met

TIMESTAMP: HLS-REPORT: implementation end: 2023-11-15 16:47:10 EST
INFO: HLS-REPORT: impl run complete: worst setup slack (WNS)=0.067974, worst hold slack (WHS)=0.033683, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
# hls_vivado_reports_finalize $report_options
TIMESTAMP: HLS-REPORT: all reports complete: 2023-11-15 16:47:10 EST
INFO: [Common 17-206] Exiting Vivado at Wed Nov 15 16:47:10 2023...
INFO: [HLS 200-802] Generated output file out.prj/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 993.97 seconds. CPU system time: 145.93 seconds. Elapsed time: 2923.4 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 1069.31 seconds. Total CPU system time: 150.55 seconds. Total elapsed time: 3005.13 seconds; peak allocated memory: 712.180 MB.
INFO: [Common 17-206] Exiting vitis_hls at Wed Nov 15 16:47:37 2023...
