// Seed: 929095948
module module_0 (
    input logic id_0,
    input id_1,
    output id_2,
    output id_3,
    output id_4,
    input id_5,
    input id_6
);
  assign #id_7 id_3 = 1;
endmodule
module module_1;
  assign id_2 = id_6;
endmodule
