# Day 2:
## Intro to .lib file:
* Based on process, voltage and temperature the libraries are present.
* Process- Variation during fabrication, Voltgae- Variation in voltage, Temperature- Variation in temperature.

**Generating netlist for Hierarchial synthesis which includes submodules 1 and 2**
<img width="752" alt="Screenshot 2025-05-16 at 2 58 01 PM" src="https://github.com/user-attachments/assets/3a1d547e-a09c-466d-b6e0-341340170b31" />
<img width="752" alt="Screenshot 2025-05-16 at 3 02 18 PM" src="https://github.com/user-attachments/assets/b5c95329-3699-4306-a230-c30290c57fbd" />
<img width="752" alt="Screenshot 2025-05-16 at 3 05 00 PM" src="https://github.com/user-attachments/assets/fd3946bd-73c5-4895-9c40-61fc068df15e" />

**Flat Synthesis**
<img width="752" alt="Screenshot 2025-05-16 at 3 15 38 PM" src="https://github.com/user-attachments/assets/43fbc43d-b955-4120-9a33-36465bcd0284" />
<img width="752" alt="Screenshot 2025-05-16 at 3 16 56 PM" src="https://github.com/user-attachments/assets/9dfa9b96-dba6-487a-8a8b-4871a893ce70" />

**DFF in Asynchronous reset simulation results**
<img width="752" alt="Screenshot 2025-05-18 at 12 33 29 PM" src="https://github.com/user-attachments/assets/812756e2-19e4-450d-b67c-40e9d34c7b65" />
