<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Final_Project.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="FFinal.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="FFinal.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="FFinal.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="FFinal.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FFinal.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="FFinal.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="FFinal.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="FFinal.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FFinal_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Register_Test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="final_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="final_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="final_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1653923619" xil_pn:in_ck="3844174809374674085" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1653923619">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALU_Test.v"/>
      <outfile xil_pn:name="Control_Unit.v"/>
      <outfile xil_pn:name="Control_Unit_Test.v"/>
      <outfile xil_pn:name="DataMemory.v"/>
      <outfile xil_pn:name="IMEM.v"/>
      <outfile xil_pn:name="IMEM_test.v"/>
      <outfile xil_pn:name="Mux_ALUSrc.v"/>
      <outfile xil_pn:name="Mux_MemtoReg.v"/>
      <outfile xil_pn:name="Mux_RegDst.v"/>
      <outfile xil_pn:name="Mux_branch.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="Register.v"/>
      <outfile xil_pn:name="Register_Test.v"/>
      <outfile xil_pn:name="Sign_Extend.v"/>
      <outfile xil_pn:name="final.v"/>
      <outfile xil_pn:name="final_test.v"/>
      <outfile xil_pn:name="hex7Segment.v"/>
      <outfile xil_pn:name="microprocessor.v"/>
    </transform>
    <transform xil_pn:end_ts="1653923495" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7136919942752178080" xil_pn:start_ts="1653923495">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653923495" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5316364721357237784" xil_pn:start_ts="1653923495">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653923362" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-8118023185450400280" xil_pn:start_ts="1653923362">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653923619" xil_pn:in_ck="3844174809374674085" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1653923619">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALU_Test.v"/>
      <outfile xil_pn:name="Control_Unit.v"/>
      <outfile xil_pn:name="Control_Unit_Test.v"/>
      <outfile xil_pn:name="DataMemory.v"/>
      <outfile xil_pn:name="IMEM.v"/>
      <outfile xil_pn:name="IMEM_test.v"/>
      <outfile xil_pn:name="Mux_ALUSrc.v"/>
      <outfile xil_pn:name="Mux_MemtoReg.v"/>
      <outfile xil_pn:name="Mux_RegDst.v"/>
      <outfile xil_pn:name="Mux_branch.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="Register.v"/>
      <outfile xil_pn:name="Register_Test.v"/>
      <outfile xil_pn:name="Sign_Extend.v"/>
      <outfile xil_pn:name="final.v"/>
      <outfile xil_pn:name="final_test.v"/>
      <outfile xil_pn:name="hex7Segment.v"/>
      <outfile xil_pn:name="microprocessor.v"/>
    </transform>
    <transform xil_pn:end_ts="1653923622" xil_pn:in_ck="3844174809374674085" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7444762188399261539" xil_pn:start_ts="1653923619">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="final_test_beh.prj"/>
      <outfile xil_pn:name="final_test_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1653923622" xil_pn:in_ck="-3069291762118274293" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="9108284645939041280" xil_pn:start_ts="1653923622">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="final_test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1653923473" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-2203131623728330257" xil_pn:start_ts="1653923473">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653923473" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-8118023185450400280" xil_pn:start_ts="1653923473">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653923473" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1653923473">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653923473" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3839451277882377415" xil_pn:start_ts="1653923473">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653923473" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-8398597996547286649" xil_pn:start_ts="1653923473">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653923473" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="884738126502013362" xil_pn:start_ts="1653923473">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1653923614" xil_pn:in_ck="3232575002403914269" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-7946315808855183239" xil_pn:start_ts="1653923606">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="FFinal.lso"/>
      <outfile xil_pn:name="FFinal.ngc"/>
      <outfile xil_pn:name="FFinal.ngr"/>
      <outfile xil_pn:name="FFinal.prj"/>
      <outfile xil_pn:name="FFinal.stx"/>
      <outfile xil_pn:name="FFinal.syr"/>
      <outfile xil_pn:name="FFinal.xst"/>
      <outfile xil_pn:name="FFinal_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
