// Seed: 1620439758
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5;
  assign module_1.id_93 = 0;
  wire id_6;
endmodule
module module_1;
  assign id_18 = id_63;
  reg id_86;
  assign id_33 = 1;
  final begin : LABEL_0
    id_86 = #1 1;
  end
  module_0 modCall_1 (
      id_18,
      id_33,
      id_33,
      id_18
  );
  assign id_20 = 1;
  assign id_33 = id_24 + 1;
  assign id_37 = id_33;
  assign id_56 = (1);
  wire id_87;
  wire id_88;
  assign id_81 = id_2;
  always @(id_14) id_3 = id_26;
  wire id_89;
  assign id_46[1] = id_12;
  specify
    (id_90 *> id_91) = 1;
    (posedge id_92 => (id_93 +: id_26)) = (id_42, 1  : id_11[1] : id_51);
    $width(negedge id_94, 1);
  endspecify
endmodule
