<?xml version="1.0"?>
<tool_log>
	<message>
		<code_num>1037</code_num>
		<severity>NOTE</severity>
		<message_text>Characterizing multiplexors up to 32 bits by 64 inputs.</message_text>
		<phase>sched</phase>
		<order>28</order>
	</message>
	<message>
		<code_num>852</code_num>
		<severity>NOTE</severity>
		<message_text>Created memory wrapper ROM_9X9</message_text>
		<source_path>../Gaussian_Blur.cpp</source_path>
		<source_line>60</source_line>
		<phase>sched</phase>
		<order>29</order>
	</message>
	<resource>
		<res_id>46</res_id>
		<opcode>52</opcode>
		<latency>0</latency>
		<delay>0.2665</delay>
		<module_name>Gaussian_Blur_Add2u2Mul2i3u2_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(b * 3ULL + a)</label>
		<unit_area>25.6500</unit_area>
		<comb_area>25.6500</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>72</res_id>
		<opcode>78</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>Gaussian_Blur_ROM_9X9_filter</module_name>
		<resource_kind>ROM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>49</res_id>
		<opcode>55</opcode>
		<latency>0</latency>
		<delay>0.7475</delay>
		<module_name>Gaussian_Blur_Add2Mul2s9u8s9_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(c + b * a)</label>
		<unit_area>382.5441</unit_area>
		<comb_area>382.5441</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>47</res_id>
		<opcode>53</opcode>
		<latency>0</latency>
		<delay>0.0708</delay>
		<module_name>Gaussian_Blur_Add2i1u2_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>5.4720</unit_area>
		<comb_area>5.4720</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>48</res_id>
		<opcode>54</opcode>
		<latency>0</latency>
		<delay>0.0360</delay>
		<module_name>Gaussian_Blur_Lti3u2_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>&lt;</label>
		<unit_area>5.2497</unit_area>
		<comb_area>5.2497</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>43</res_id>
		<opcode>49</opcode>
		<latency>0</latency>
		<delay>0.5932</delay>
		<module_name>Gaussian_Blur_AbsAdd3s9s9s9_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(/*ABS*/((sc_int&lt;11&gt; )( ((c + b) + a) ))&lt;0?(sc_uint&lt;11&gt; )-(( ((c + b) + a) )):(
sc_uint&lt;11&gt; )(( ((c + b) + a) )))</label>
		<unit_area>353.6964</unit_area>
		<comb_area>353.6964</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>51</res_id>
		<opcode>57</opcode>
		<latency>0</latency>
		<delay>1.7961</delay>
		<module_name>Gaussian_Blur_Div_11U_18_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>/</label>
		<unit_area>145.3500</unit_area>
		<comb_area>145.3500</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>50</res_id>
		<opcode>56</opcode>
		<latency>0</latency>
		<delay>0.3851</delay>
		<module_name>Gaussian_Blur_R10_10Add3s9s9s9_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>((c + b) + a)</label>
		<unit_area>109.7820</unit_area>
		<comb_area>109.7820</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>65</res_id>
		<opcode>71</opcode>
		<latency>0</latency>
		<delay>0.2248</delay>
		<module_name>Gaussian_Blur_Minus_11U_11S_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>-</label>
		<unit_area>70.5888</unit_area>
		<comb_area>70.5888</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>66</res_id>
		<opcode>72</opcode>
		<latency>0</latency>
		<delay>0.0600</delay>
		<module_name>Gaussian_Blur_N_Mux_11_2_20_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>129.2247</unit_area>
		<comb_area>129.2247</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>do_filter</thread>
		<source_loc>
			<id>5191</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13986,13993,14000</sub_loc>
		</source_loc>
		<source_loc>
			<id>5678</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14702,14707,5191</sub_loc>
		</source_loc>
		<op>
			<id>5679</id>
			<opcode>52</opcode>
			<source_loc>14702,14707,5191</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5708</id>
			<opcode>78</opcode>
			<source_loc>13986,13993,14000</source_loc>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>5682</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2343,2289</sub_loc>
		</source_loc>
		<op>
			<id>5685</id>
			<opcode>55</opcode>
			<source_loc>2343,2289</source_loc>
			<port>
				<name>in3</name>
				<datatype W="9">sc_int</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>5686</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2344,2297</sub_loc>
		</source_loc>
		<op>
			<id>5687</id>
			<opcode>55</opcode>
			<source_loc>2344,2297</source_loc>
			<port>
				<name>in3</name>
				<datatype W="9">sc_int</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>5688</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2345,2305</sub_loc>
		</source_loc>
		<op>
			<id>5690</id>
			<opcode>55</opcode>
			<source_loc>2345,2305</source_loc>
			<port>
				<name>in3</name>
				<datatype W="9">sc_int</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>5691</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2307</sub_loc>
		</source_loc>
		<op>
			<id>5692</id>
			<opcode>53</opcode>
			<source_loc>2307</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>5693</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2254,2253</sub_loc>
		</source_loc>
		<op>
			<id>5694</id>
			<opcode>54</opcode>
			<source_loc>2254,2253</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>5695</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2310</sub_loc>
		</source_loc>
		<op>
			<id>5696</id>
			<opcode>53</opcode>
			<source_loc>2310</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>5698</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2249,2248</sub_loc>
		</source_loc>
		<op>
			<id>5699</id>
			<opcode>54</opcode>
			<source_loc>2249,2248</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>5700</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2322,2320,2318</sub_loc>
		</source_loc>
		<op>
			<id>5701</id>
			<opcode>49</opcode>
			<source_loc>2322,2320,2318</source_loc>
			<port>
				<name>in3</name>
				<datatype W="9">sc_int</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="9">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>5702</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2322,2321</sub_loc>
		</source_loc>
		<op>
			<id>5703</id>
			<opcode>57</opcode>
			<source_loc>2322,2321</source_loc>
			<port>
				<name>in1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>5704</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2320,2318</sub_loc>
		</source_loc>
		<op>
			<id>5705</id>
			<opcode>56</opcode>
			<source_loc>2320,2318</source_loc>
			<port>
				<name>in3</name>
				<datatype W="9">sc_int</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="9">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5706</id>
			<opcode>71</opcode>
			<source_loc>2322</source_loc>
			<port>
				<name>in1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>5707</id>
			<opcode>72</opcode>
			<source_loc>2322</source_loc>
			<port>
				<name>in3</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="11">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_int</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>67</res_id>
		<opcode>73</opcode>
		<latency>0</latency>
		<delay>0.1016</delay>
		<module_name>Gaussian_Blur_gen_busy_r_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<unit_area>17.7840</unit_area>
		<comb_area>17.7840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_busy</thread>
		<op>
			<id>5711</id>
			<opcode>73</opcode>
			<source_loc>10292,10291,10290,10289,14713,10321,10322,10323,10325,10324,5740,10319,10352,10355,10354,10353,10351,10364,10365,10367,10366</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>52</res_id>
		<opcode>58</opcode>
		<latency>0</latency>
		<delay>0.0600</delay>
		<module_name>Gaussian_Blur_N_Muxb_1_2_17_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>MUX(2)</label>
		<unit_area>11.7477</unit_area>
		<comb_area>11.7477</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_unvalidated_req</thread>
		<op>
			<id>5712</id>
			<opcode>58</opcode>
			<source_loc>14715</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>68</res_id>
		<opcode>74</opcode>
		<latency>0</latency>
		<delay>0.0456</delay>
		<module_name>Gaussian_Blur_And_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&amp;</label>
		<unit_area>8.8920</unit_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_do_stall_reg_full</thread>
		<op>
			<id>5713</id>
			<opcode>74</opcode>
			<source_loc>9405</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_do_reg_vld</thread>
		<op>
			<id>5714</id>
			<opcode>58</opcode>
			<source_loc>14716</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>69</res_id>
		<opcode>75</opcode>
		<latency>0</latency>
		<delay>0.0515</delay>
		<module_name>Gaussian_Blur_Or_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>|</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_vld</thread>
		<op>
			<id>5715</id>
			<opcode>75</opcode>
			<source_loc>8254</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_unacked_req</thread>
	</pm_ops>
	<pm_ops>
		<thread>gen_stalling</thread>
		<op>
			<id>5716</id>
			<opcode>74</opcode>
			<source_loc>7758</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>70</res_id>
		<opcode>76</opcode>
		<latency>0</latency>
		<delay>0.0708</delay>
		<module_name>Gaussian_Blur_Xor_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>^</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_active</thread>
		<op>
			<id>5717</id>
			<opcode>76</opcode>
			<source_loc>7607</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_prev_trig_reg</thread>
	</pm_ops>
	<resource>
		<res_id>71</res_id>
		<opcode>77</opcode>
		<latency>0</latency>
		<delay>0.0194</delay>
		<module_name>Gaussian_Blur_Not_1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>!</label>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_next_trig_reg</thread>
		<op>
			<id>5718</id>
			<opcode>77</opcode>
			<source_loc>6959</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<phase_complete>pm</phase_complete>
	<message>
		<code_num>815</code_num>
		<severity>NOTE</severity>
		<message_text>The memory has 9 more words than the array can use.</message_text>
		<phase>sched</phase>
		<order>33</order>
	</message>
	<message>
		<code_num>2588</code_num>
		<severity>WARNING</severity>
		<message_text>The HLS_SET_OUTPUT_OPTIONS directive has been applied to non-output 'i_rgb.m_use_stall_reg_ip' and will be ignored.
</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>1701</source_line>
		<phase>sched</phase>
		<order>2</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;i_rgb.data&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>494</source_line>
		<phase>sched</phase>
		<order>3</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;i_rgb.vld&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>493</source_line>
		<phase>sched</phase>
		<order>4</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;i_rst&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>../Gaussian_Blur.h</source_path>
		<source_line>15</source_line>
		<phase>sched</phase>
		<order>5</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;o_result.busy&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>4307</source_line>
		<phase>sched</phase>
		<order>6</order>
	</message>
	<sched_order>
		<thread>gen_prev_trig_reg</thread>
		<value>1</value>
	</sched_order>
	<sched_order>
		<thread>gen_active</thread>
		<value>2</value>
	</sched_order>
	<sched_order>
		<thread>gen_vld</thread>
		<value>3</value>
	</sched_order>
	<sched_order>
		<thread>gen_next_trig_reg</thread>
		<value>4</value>
	</sched_order>
	<sched_order>
		<thread>gen_unvalidated_req</thread>
		<value>5</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_stall_reg_full</thread>
		<value>6</value>
	</sched_order>
	<sched_order>
		<thread>do_filter</thread>
		<value>7</value>
	</sched_order>
	<sched_order>
		<thread>gen_stalling</thread>
		<value>8</value>
	</sched_order>
	<sched_order>
		<thread>gen_unacked_req</thread>
		<value>9</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_reg_vld</thread>
		<value>10</value>
	</sched_order>
	<sched_order>
		<thread>gen_busy</thread>
		<value>11</value>
	</sched_order>
	<source_loc>
		<id>5719</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>7594</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr</path>
		<name>pre_sched</name>
		<thread>gen_prev_trig_reg</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_prev_trig_reg</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_prev_trig_reg</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_prev_trig_reg</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_prev_trig_reg</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_prev_trig_reg</thread>
		<io_op>
			<id>5720</id>
			<source_loc>7591</source_loc>
			<order>1</order>
			<sig_name>o_result_m_req_m_prev_trig_req</sig_name>
			<label>o_result.m_req.m_prev_trig_req:o_result_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>0</id>
				<op_kind>output</op_kind>
				<object>o_result_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5721</id>
			<source_loc>7595</source_loc>
			<order>2</order>
			<sig_name>o_result_m_req_m_trig_req</sig_name>
			<label>o_result.m_req.m_trig_req:o_result_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1</id>
				<op_kind>input</op_kind>
				<object>o_result_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5722</id>
			<source_loc>5719</source_loc>
			<order>3</order>
			<sig_name>o_result_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:o_result_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>2</id>
				<op_kind>output</op_kind>
				<object>o_result_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr</path>
		<name>post_sched</name>
		<thread>gen_prev_trig_reg</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_prev_trig_reg</thread>
		<timing_path>
			<name>gen_prev_trig_reg_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
				<state>11</state>
				<source_loc>5722</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
				<state>11</state>
				<source_loc>5721</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
				<state>5</state>
				<source_loc>5720</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_prev_trig_reg</thread>
		<timing_path>
			<name>gen_prev_trig_reg_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_prev_trig_reg</thread>
		<reg_op>
			<id>5726</id>
			<source_loc>5720</source_loc>
			<name>o_result_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>o_result_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>0</id>
				<op_kind>reg</op_kind>
				<object>o_result_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5727</id>
			<source_loc>5722</source_loc>
			<name>o_result_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_result_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>2</id>
				<op_kind>reg</op_kind>
				<object>o_result_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5697</source_loc>
		<loop>
			<id>59</id>
			<thread>gen_prev_trig_reg</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1339</source_line>
			<source_loc>14239</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>59</id>
			<thread>gen_prev_trig_reg</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5753</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5728</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>7599,7599</sub_loc>
	</source_loc>
	<source_loc>
		<id>5729</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>12999</opcode>
		<sub_loc>7599,7599</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.1</path>
		<name>pre_sched</name>
		<thread>gen_active</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_active</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_active</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_active</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_active</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_active</thread>
		<io_op>
			<id>5732</id>
			<source_loc>7605</source_loc>
			<order>1</order>
			<sig_name>o_result_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>3</id>
				<op_kind>input</op_kind>
				<object>o_result_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5733</id>
			<source_loc>7606</source_loc>
			<order>2</order>
			<sig_name>o_result_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:o_result_m_req_m_prev_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>4</id>
				<op_kind>input</op_kind>
				<object>o_result_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5734</id>
			<source_loc>5717</source_loc>
			<order>3</order>
			<instance_name>Gaussian_Blur_Xor_1Ux1U_1U_1_1</instance_name>
			<opcode>76</opcode>
			<label>^</label>
			<op>
				<id>5</id>
				<op_kind>xor</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5735</id>
			<source_loc>5729</source_loc>
			<order>4</order>
			<sig_name>o_result_m_req_active_s</sig_name>
			<label>o_result.m_req_active:o_result_m_req_active_s:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>6</id>
				<op_kind>output</op_kind>
				<object>o_result_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2503000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.1</path>
		<name>post_sched</name>
		<thread>gen_active</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_active</thread>
		<timing_path>
			<name>gen_active_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
				<state>3</state>
				<source_loc>5733</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>5735</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>5732</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>5735</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
				<state>3</state>
				<source_loc>5733</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>5732</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_active</thread>
		<timing_path>
			<name>gen_active_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0708</delay>
				<instance_name>Gaussian_Blur_Xor_1Ux1U_1U_1_1</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_active_s</port_name>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0708</delay>
				<instance_name>Gaussian_Blur_Xor_1Ux1U_1U_1_1</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_active_s</port_name>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_active</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_active</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5697</source_loc>
		<loop>
			<id>56</id>
			<thread>gen_active</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1328</source_line>
			<source_loc>14238</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_active</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>56</id>
			<thread>gen_active</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5752</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5738</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>8251,8251</sub_loc>
	</source_loc>
	<source_loc>
		<id>5739</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>12920</opcode>
		<sub_loc>8251,8251</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.2</path>
		<name>pre_sched</name>
		<thread>gen_vld</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_vld</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_vld</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_vld</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>40</res_id>
		<opcode>46</opcode>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>Gaussian_Blur_Or_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>|</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_vld</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_vld</thread>
		<io_op>
			<id>5758</id>
			<source_loc>8252</source_loc>
			<order>1</order>
			<sig_name>o_result_m_unacked_req</sig_name>
			<label>o_result.m_unacked_req:o_result_m_unacked_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>9</id>
				<op_kind>input</op_kind>
				<object>o_result_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5759</id>
			<source_loc>8253</source_loc>
			<order>2</order>
			<sig_name>o_result_m_req_active_s</sig_name>
			<label>m_req_active:o_result_m_req_active_s:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>10</id>
				<op_kind>input</op_kind>
				<object>o_result_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5760</id>
			<source_loc>5715</source_loc>
			<order>3</order>
			<instance_name>Gaussian_Blur_Or_1Ux1U_1U_4_2</instance_name>
			<opcode>75</opcode>
			<label>|</label>
			<op>
				<id>11</id>
				<op_kind>or</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2363000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5761</id>
			<source_loc>5739</source_loc>
			<order>4</order>
			<sig_name>o_result_vld</sig_name>
			<label>o_result.vld:o_result_vld:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>12</id>
				<op_kind>output</op_kind>
				<object>o_result_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3018000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.2</path>
		<name>post_sched</name>
		<thread>gen_vld</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_vld</thread>
		<timing_path>
			<name>gen_vld_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8152</delay>
				<port_name>o_result_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>5759</source_loc>
			</path_node>
			<delay>9.8152</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1848</delay>
				<port_name>o_result_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>5759</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_vld</port_name>
				<state>3</state>
				<source_loc>5761</source_loc>
			</path_node>
			<delay>0.3018</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_unacked_req</port_name>
				<state>3</state>
				<source_loc>5758</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_vld</port_name>
				<state>3</state>
				<source_loc>5761</source_loc>
			</path_node>
			<delay>0.2310</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_unacked_req</port_name>
				<state>3</state>
				<source_loc>5758</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_vld</thread>
		<timing_path>
			<name>gen_vld_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8152</delay>
				<port_name>o_result_m_req_active_s</port_name>
			</path_node>
			<delay>9.8152</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1848</delay>
				<port_name>o_result_m_req_active_s</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0696</delay>
				<instance_name>Gaussian_Blur_Or_1Ux1U_1U_4_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_vld</port_name>
			</path_node>
			<delay>0.3199</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_unacked_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0696</delay>
				<instance_name>Gaussian_Blur_Or_1Ux1U_1U_4_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_vld</port_name>
			</path_node>
			<delay>0.2491</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_unacked_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_vld</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_vld</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5697</source_loc>
		<loop>
			<id>47</id>
			<thread>gen_vld</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5139</source_line>
			<source_loc>14234</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_vld</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>47</id>
			<thread>gen_vld</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5747</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5767</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>6957,6957</sub_loc>
	</source_loc>
	<source_loc>
		<id>5768</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>12978</opcode>
		<sub_loc>6957,6957</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.3</path>
		<name>pre_sched</name>
		<thread>gen_next_trig_reg</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_next_trig_reg</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_next_trig_reg</thread>
		<value>2</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_next_trig_reg</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_next_trig_reg</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_next_trig_reg</thread>
		<io_op>
			<id>5770</id>
			<source_loc>6958</source_loc>
			<order>1</order>
			<sig_name>o_result_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>15</id>
				<op_kind>input</op_kind>
				<object>o_result_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5771</id>
			<source_loc>5718</source_loc>
			<order>2</order>
			<instance_name>Gaussian_Blur_Not_1U_1U_1_3</instance_name>
			<opcode>77</opcode>
			<label>!</label>
			<op>
				<id>16</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5772</id>
			<source_loc>5768</source_loc>
			<order>3</order>
			<sig_name>o_result_m_req_m_next_trig_req</sig_name>
			<label>o_result.m_req.m_next_trig_req:o_result_m_req_m_next_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>17</id>
				<op_kind>output</op_kind>
				<object>o_result_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.3</path>
		<name>post_sched</name>
		<thread>gen_next_trig_reg</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_next_trig_reg</thread>
		<timing_path>
			<name>gen_next_trig_reg_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
				<state>2</state>
				<source_loc>5770</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0194</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_next_trig_req</port_name>
				<state>2</state>
				<source_loc>5772</source_loc>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
				<state>2</state>
				<source_loc>5770</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_next_trig_reg</thread>
		<timing_path>
			<name>gen_next_trig_reg_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_next_trig_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0194</delay>
				<instance_name>Gaussian_Blur_Not_1U_1U_1_3</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_next_trig_req</port_name>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_next_trig_reg</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_next_trig_reg</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5697</source_loc>
		<loop>
			<id>64</id>
			<thread>gen_next_trig_reg</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1365</source_line>
			<source_loc>14241</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>64</id>
			<thread>gen_next_trig_reg</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5755</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5775</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>10245,10245</sub_loc>
	</source_loc>
	<source_loc>
		<id>5776</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>12981</opcode>
		<sub_loc>10245,10245</sub_loc>
	</source_loc>
	<source_loc>
		<id>5778</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14456</sub_loc>
	</source_loc>
	<source_loc>
		<id>5777</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14456</sub_loc>
	</source_loc>
	<source_loc>
		<id>5780</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10245</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.4</path>
		<name>pre_sched</name>
		<thread>gen_unvalidated_req</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unvalidated_req</thread>
		<value>7</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unvalidated_req</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unvalidated_req</thread>
		<value>11</value>
	</intrinsic_muxing>
	<resource>
		<res_id>11</res_id>
		<opcode>11</opcode>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>Gaussian_Blur_N_Muxb_1_2_17_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>MUX(2)</label>
		<unit_area>2.3940</unit_area>
		<comb_area>2.3940</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_unvalidated_req</thread>
		<op>
			<id>5790</id>
			<opcode>11</opcode>
			<source_loc>14715</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_unvalidated_req</thread>
		<io_op>
			<id>5783</id>
			<source_loc>10217</source_loc>
			<order>1</order>
			<sig_name>i_rgb_m_unvalidated_req</sig_name>
			<label>i_rgb.m_unvalidated_req:i_rgb_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>19</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5784</id>
			<source_loc>14456</source_loc>
			<order>2</order>
			<sig_name>i_rgb_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_rgb_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>20</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5785</id>
			<source_loc>5780</source_loc>
			<order>3</order>
			<sig_name>gen_unvalidated_req_i_rgb_m_unvalidated_req_next</sig_name>
			<label>i_rgb.m_unvalidated_req:gen_unvalidated_req_i_rgb_m_unvalidated_req_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>21</id>
				<op_kind>output</op_kind>
				<object>gen_unvalidated_req_i_rgb_m_unvalidated_req_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5786</id>
			<source_loc>10231</source_loc>
			<order>4</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>i_rgb.m_busy_req_0:i_rgb_m_busy_req_0:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>22</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5787</id>
			<source_loc>10242</source_loc>
			<order>5</order>
			<sig_name>i_rgb_vld</sig_name>
			<label>i_rgb.vld:i_rgb_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>23</id>
				<op_kind>input</op_kind>
				<object>i_rgb_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5788</id>
			<source_loc>5712</source_loc>
			<order>6</order>
			<instance_name>Gaussian_Blur_N_Muxb_1_2_17_4_4</instance_name>
			<opcode>11</opcode>
			<label>MUX(2)</label>
			<op>
				<id>24</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2040000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5789</id>
			<source_loc>5776</source_loc>
			<order>7</order>
			<sig_name>i_rgb_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_rgb_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>25</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2695000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.4</path>
		<name>post_sched</name>
		<thread>gen_unvalidated_req</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unvalidated_req</thread>
		<timing_path>
			<name>gen_unvalidated_req_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_vld</port_name>
				<state>13</state>
				<source_loc>5787</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
				<state>13</state>
				<source_loc>5786</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>10</state>
				<source_loc>10245</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>13</state>
				<source_loc>5789</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>9</state>
				<source_loc>5779</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>7</state>
				<source_loc>5783</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_unvalidated_req</thread>
		<timing_path>
			<name>gen_unvalidated_req_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unvalidated_req</thread>
		<reg_op>
			<id>5797</id>
			<source_loc>5783</source_loc>
			<name>i_rgb_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_m_unvalidated_req</instance_name>
			<op>
				<id>19</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5798</id>
			<source_loc>5789</source_loc>
			<name>i_rgb_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_rgb_m_unvalidated_req</instance_name>
			<op>
				<id>25</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unvalidated_req</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5697</source_loc>
		<loop>
			<id>31</id>
			<thread>gen_unvalidated_req</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1807</source_line>
			<source_loc>14228</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unvalidated_req</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>31</id>
			<thread>gen_unvalidated_req</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5741</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5800</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>9402,9402</sub_loc>
	</source_loc>
	<source_loc>
		<id>5801</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>12961</opcode>
		<sub_loc>9402,9402</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.5</path>
		<name>pre_sched</name>
		<thread>gen_do_stall_reg_full</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_stall_reg_full</thread>
		<value>5</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_stall_reg_full</thread>
		<value>4</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_stall_reg_full</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>39</res_id>
		<opcode>45</opcode>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>Gaussian_Blur_And_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&amp;</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_do_stall_reg_full</thread>
		<op>
			<id>5809</id>
			<opcode>45</opcode>
			<source_loc>9405</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_stall_reg_full</thread>
		<io_op>
			<id>5804</id>
			<source_loc>9395</source_loc>
			<order>1</order>
			<sig_name>i_rgb_m_stall_reg_full</sig_name>
			<label>i_rgb.m_stall_reg_full:i_rgb_m_stall_reg_full:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>29</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_stall_reg_full</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5805</id>
			<source_loc>9403</source_loc>
			<order>2</order>
			<sig_name>i_rgb_m_data_is_valid</sig_name>
			<label>i_rgb.m_data_is_valid:i_rgb_m_data_is_valid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>30</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5806</id>
			<source_loc>9404</source_loc>
			<order>3</order>
			<sig_name>i_rgb_m_stalling</sig_name>
			<label>i_rgb.m_stalling:i_rgb_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>31</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5807</id>
			<source_loc>5713</source_loc>
			<order>4</order>
			<instance_name>Gaussian_Blur_And_1Ux1U_1U_4_5</instance_name>
			<opcode>45</opcode>
			<label>&amp;</label>
			<op>
				<id>32</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1854000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5808</id>
			<source_loc>5801</source_loc>
			<order>5</order>
			<sig_name>i_rgb_m_stall_reg_full</sig_name>
			<label>m_stall_reg_full:i_rgb_m_stall_reg_full:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>33</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_stall_reg_full</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2509000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.5</path>
		<name>post_sched</name>
		<thread>gen_do_stall_reg_full</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_stall_reg_full</thread>
		<timing_path>
			<name>gen_do_stall_reg_full_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_stalling</port_name>
				<state>11</state>
				<source_loc>5806</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
				<state>11</state>
				<source_loc>5805</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_stall_reg_full</port_name>
				<state>11</state>
				<source_loc>5808</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_stall_reg_full</port_name>
				<state>5</state>
				<source_loc>5804</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_do_stall_reg_full</thread>
		<timing_path>
			<name>gen_do_stall_reg_full_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_stalling</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_stall_reg_full</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_stall_reg_full</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_stall_reg_full</thread>
		<reg_op>
			<id>5815</id>
			<source_loc>5804</source_loc>
			<name>i_rgb_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_m_stall_reg_full</instance_name>
			<op>
				<id>29</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_stall_reg_full</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5816</id>
			<source_loc>5808</source_loc>
			<name>i_rgb_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_rgb_m_stall_reg_full</instance_name>
			<op>
				<id>33</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_stall_reg_full</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_full</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5697</source_loc>
		<loop>
			<id>39</id>
			<thread>gen_do_stall_reg_full</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1839</source_line>
			<source_loc>14231</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_full</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>39</id>
			<thread>gen_do_stall_reg_full</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5744</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>5216</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14111,11065</sub_loc>
	</source_loc>
	<source_loc>
		<id>5217</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14115,11076</sub_loc>
	</source_loc>
	<source_loc>
		<id>5218</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14116,11110</sub_loc>
	</source_loc>
	<source_loc>
		<id>5840</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>985,2288</sub_loc>
	</source_loc>
	<source_loc>
		<id>5864</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>985,2335</sub_loc>
	</source_loc>
	<source_loc>
		<id>5866</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5864</sub_loc>
	</source_loc>
	<source_loc>
		<id>5865</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5864</sub_loc>
	</source_loc>
	<source_loc>
		<id>974</id>
		<loc_kind>DECL</loc_kind>
		<label>red</label>
		<file_id>2</file_id>
		<line>31</line>
		<col>20</col>
	</source_loc>
	<source_loc>
		<id>1958</id>
		<loc_kind>OP</loc_kind>
		<file_id>1</file_id>
		<line>43</line>
		<col>5</col>
	</source_loc>
	<source_loc>
		<id>5220</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>974,1958</sub_loc>
	</source_loc>
	<source_loc>
		<id>975</id>
		<loc_kind>DECL</loc_kind>
		<label>green</label>
		<file_id>2</file_id>
		<line>32</line>
		<col>20</col>
	</source_loc>
	<source_loc>
		<id>1960</id>
		<loc_kind>OP</loc_kind>
		<file_id>1</file_id>
		<line>43</line>
		<col>14</col>
	</source_loc>
	<source_loc>
		<id>5221</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>975,1960</sub_loc>
	</source_loc>
	<source_loc>
		<id>976</id>
		<loc_kind>DECL</loc_kind>
		<label>blue</label>
		<file_id>2</file_id>
		<line>33</line>
		<col>20</col>
	</source_loc>
	<source_loc>
		<id>1962</id>
		<loc_kind>OP</loc_kind>
		<file_id>1</file_id>
		<line>43</line>
		<col>25</col>
	</source_loc>
	<source_loc>
		<id>5222</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>976,1962</sub_loc>
	</source_loc>
	<source_loc>
		<id>5844</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>974,2311</sub_loc>
	</source_loc>
	<source_loc>
		<id>5846</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5844</sub_loc>
	</source_loc>
	<source_loc>
		<id>5845</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5844</sub_loc>
	</source_loc>
	<source_loc>
		<id>5848</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>975,2311</sub_loc>
	</source_loc>
	<source_loc>
		<id>5850</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5848</sub_loc>
	</source_loc>
	<source_loc>
		<id>5849</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5848</sub_loc>
	</source_loc>
	<source_loc>
		<id>5852</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>976,2311</sub_loc>
	</source_loc>
	<source_loc>
		<id>5854</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5852</sub_loc>
	</source_loc>
	<source_loc>
		<id>5853</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5852</sub_loc>
	</source_loc>
	<source_loc>
		<id>5856</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2221,2309</sub_loc>
	</source_loc>
	<source_loc>
		<id>5858</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5856</sub_loc>
	</source_loc>
	<source_loc>
		<id>5857</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5856</sub_loc>
	</source_loc>
	<source_loc>
		<id>5860</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>985,2311</sub_loc>
	</source_loc>
	<source_loc>
		<id>5862</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5860</sub_loc>
	</source_loc>
	<source_loc>
		<id>5861</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5860</sub_loc>
	</source_loc>
	<source_loc>
		<id>1989</id>
		<loc_kind>OP</loc_kind>
		<file_id>1</file_id>
		<line>60</line>
		<col>9</col>
	</source_loc>
	<source_loc>
		<id>5824</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>974,1989</sub_loc>
	</source_loc>
	<source_loc>
		<id>5826</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5824</sub_loc>
	</source_loc>
	<source_loc>
		<id>5825</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5824</sub_loc>
	</source_loc>
	<source_loc>
		<id>1996</id>
		<loc_kind>OP</loc_kind>
		<file_id>1</file_id>
		<line>61</line>
		<col>9</col>
	</source_loc>
	<source_loc>
		<id>5828</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>975,1996</sub_loc>
	</source_loc>
	<source_loc>
		<id>5830</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5828</sub_loc>
	</source_loc>
	<source_loc>
		<id>5829</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5828</sub_loc>
	</source_loc>
	<source_loc>
		<id>2003</id>
		<loc_kind>OP</loc_kind>
		<file_id>1</file_id>
		<line>62</line>
		<col>9</col>
	</source_loc>
	<source_loc>
		<id>5832</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>976,2003</sub_loc>
	</source_loc>
	<source_loc>
		<id>5834</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5832</sub_loc>
	</source_loc>
	<source_loc>
		<id>5833</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5832</sub_loc>
	</source_loc>
	<source_loc>
		<id>5836</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2222,2306</sub_loc>
	</source_loc>
	<source_loc>
		<id>5838</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5836</sub_loc>
	</source_loc>
	<source_loc>
		<id>5837</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5836</sub_loc>
	</source_loc>
	<source_loc>
		<id>5842</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5840</sub_loc>
	</source_loc>
	<source_loc>
		<id>5841</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>5840</sub_loc>
	</source_loc>
	<source_loc>
		<id>5224</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14111,11187</sub_loc>
	</source_loc>
	<source_loc>
		<id>5818</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>4186,14275</sub_loc>
	</source_loc>
	<source_loc>
		<id>5819</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>972,5818</sub_loc>
	</source_loc>
	<source_loc>
		<id>5226</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2347,14275</sub_loc>
	</source_loc>
	<source_loc>
		<id>5228</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14111,11276</sub_loc>
	</source_loc>
	<source_loc>
		<id>5213</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>979,11331</sub_loc>
	</source_loc>
	<source_loc>
		<id>5219</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>982,11565</sub_loc>
	</source_loc>
	<source_loc>
		<id>5820</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3510,11584</sub_loc>
	</source_loc>
	<source_loc>
		<id>5821</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>973,5820</sub_loc>
	</source_loc>
	<source_loc>
		<id>5238</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>14116,11585</sub_loc>
	</source_loc>
	<source_loc>
		<id>5822</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>4968,14383</sub_loc>
	</source_loc>
	<source_loc>
		<id>5823</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>973,5822</sub_loc>
	</source_loc>
	<source_loc>
		<id>5240</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2347,14383</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.6</path>
		<name>pre_sched</name>
		<thread>do_filter</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>do_filter</thread>
		<value>45</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>do_filter</thread>
		<value>29</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>do_filter</thread>
		<value>129</value>
	</intrinsic_muxing>
	<resource>
		<res_id>5</res_id>
		<opcode>5</opcode>
		<latency>0</latency>
		<delay>0.1066</delay>
		<module_name>Gaussian_Blur_Add2i1u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>3.4200</unit_area>
		<comb_area>3.4200</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>4</res_id>
		<opcode>4</opcode>
		<latency>0</latency>
		<delay>0.3875</delay>
		<module_name>Gaussian_Blur_Add2u2Mul2i3u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(b * 3ULL + a)</label>
		<unit_area>17.7840</unit_area>
		<comb_area>17.7840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>7</res_id>
		<opcode>7</opcode>
		<latency>0</latency>
		<delay>1.1744</delay>
		<module_name>Gaussian_Blur_Add2Mul2s9u8s9_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(c + b * a)</label>
		<unit_area>282.4920</unit_area>
		<comb_area>282.4920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>6</res_id>
		<opcode>6</opcode>
		<latency>0</latency>
		<delay>0.0482</delay>
		<module_name>Gaussian_Blur_Lti3u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>&lt;</label>
		<unit_area>1.0260</unit_area>
		<comb_area>1.0260</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>1</res_id>
		<opcode>1</opcode>
		<latency>0</latency>
		<delay>1.3892</delay>
		<module_name>Gaussian_Blur_AbsAdd3s9s9s9_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(/*ABS*/((sc_int&lt;11&gt; )( ((c + b) + a) ))&lt;0?(sc_uint&lt;11&gt; )-(( ((c + b) + a) )):(
sc_uint&lt;11&gt; )(( ((c + b) + a) )))</label>
		<unit_area>160.3980</unit_area>
		<comb_area>160.3980</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>10</res_id>
		<opcode>10</opcode>
		<latency>0</latency>
		<delay>2.1745</delay>
		<module_name>Gaussian_Blur_Div_11U_18_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>/</label>
		<unit_area>106.7040</unit_area>
		<comb_area>106.7040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>8</res_id>
		<opcode>8</opcode>
		<latency>0</latency>
		<delay>0.7160</delay>
		<module_name>Gaussian_Blur_R10_10Add3s9s9s9_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>((c + b) + a)</label>
		<unit_area>75.5820</unit_area>
		<comb_area>75.5820</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>36</res_id>
		<opcode>42</opcode>
		<latency>0</latency>
		<delay>0.6950</delay>
		<module_name>Gaussian_Blur_Minus_11U_11S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>-</label>
		<unit_area>43.0920</unit_area>
		<comb_area>43.0920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>37</res_id>
		<opcode>43</opcode>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>Gaussian_Blur_N_Mux_11_2_20_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>26.3340</unit_area>
		<comb_area>26.3340</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>do_filter</thread>
		<op>
			<id>5917</id>
			<opcode>7</opcode>
			<source_loc>2343,2289</source_loc>
			<port>
				<name>in3</name>
				<datatype W="9">sc_int</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>5919</id>
			<opcode>7</opcode>
			<source_loc>2344,2297</source_loc>
			<port>
				<name>in3</name>
				<datatype W="9">sc_int</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>5921</id>
			<opcode>7</opcode>
			<source_loc>2345,2305</source_loc>
			<port>
				<name>in3</name>
				<datatype W="9">sc_int</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>5923</id>
			<opcode>1</opcode>
			<source_loc>2322,2320,2318</source_loc>
			<port>
				<name>in3</name>
				<datatype W="9">sc_int</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="9">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>5925</id>
			<opcode>43</opcode>
			<source_loc>2322</source_loc>
			<port>
				<name>in3</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="11">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_int</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>do_filter</thread>
		<io_op>
			<id>5872</id>
			<source_loc>5216</source_loc>
			<order>1</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>36</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>7</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5873</id>
			<source_loc>5217</source_loc>
			<order>2</order>
			<sig_name>i_rgb_m_stalling</sig_name>
			<label>m_stalling:i_rgb_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>37</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_stalling</object>
			</op>
			<cycle_id>7</cycle_id>
			<chain_time>0.1469000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5874</id>
			<source_loc>5218</source_loc>
			<order>3</order>
			<sig_name>o_result_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>38</id>
				<op_kind>output</op_kind>
				<object>o_result_m_req_m_trig_req</object>
			</op>
			<cycle_id>7</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>5875</id>
			<source_loc>5864</source_loc>
			<order>4</order>
			<sig_name>filter</sig_name>
			<label>filter:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="9">sc_int</datatype>
			</datatype>
			<op>
				<id>39</id>
				<op_kind>wire</op_kind>
				<object>filter</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5879</id>
			<source_loc>13946</source_loc>
			<order>5</order>
			<sig_name>v</sig_name>
			<label>v:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>43</id>
				<op_kind>wire</op_kind>
				<object>v</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5876</id>
			<source_loc>5220</source_loc>
			<order>6</order>
			<sig_name>red</sig_name>
			<label>red:wire</label>
			<datatype W="9">sc_int</datatype>
			<op>
				<id>40</id>
				<op_kind>wire</op_kind>
				<object>red</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5877</id>
			<source_loc>5221</source_loc>
			<order>7</order>
			<sig_name>green</sig_name>
			<label>green:wire</label>
			<datatype W="9">sc_int</datatype>
			<op>
				<id>41</id>
				<op_kind>wire</op_kind>
				<object>green</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5878</id>
			<source_loc>5222</source_loc>
			<order>8</order>
			<sig_name>blue</sig_name>
			<label>blue:wire</label>
			<datatype W="9">sc_int</datatype>
			<op>
				<id>42</id>
				<op_kind>wire</op_kind>
				<object>blue</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5927</id>
			<source_loc>5846</source_loc>
			<order>9</order>
			<sig_name>lp_ctrl</sig_name>
			<label>red:lp_ctrl:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>81</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5880</id>
			<source_loc>5844</source_loc>
			<order>10</order>
			<sig_name>red</sig_name>
			<label>red:wire</label>
			<datatype W="9">sc_int</datatype>
			<op>
				<id>44</id>
				<op_kind>wire</op_kind>
				<object>red</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>18</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5881</id>
			<source_loc>5848</source_loc>
			<order>11</order>
			<sig_name>green</sig_name>
			<label>green:wire</label>
			<datatype W="9">sc_int</datatype>
			<op>
				<id>45</id>
				<op_kind>wire</op_kind>
				<object>green</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>18</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5882</id>
			<source_loc>5852</source_loc>
			<order>12</order>
			<sig_name>blue</sig_name>
			<label>blue:wire</label>
			<datatype W="9">sc_int</datatype>
			<op>
				<id>46</id>
				<op_kind>wire</op_kind>
				<object>blue</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>18</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5883</id>
			<source_loc>5856</source_loc>
			<order>13</order>
			<sig_name>v_u0</sig_name>
			<label>v:v_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>47</id>
				<op_kind>wire</op_kind>
				<object>v_u0</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>18</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5884</id>
			<source_loc>5860</source_loc>
			<order>14</order>
			<sig_name>filter</sig_name>
			<label>filter:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="9">sc_int</datatype>
			</datatype>
			<op>
				<id>48</id>
				<op_kind>wire</op_kind>
				<object>filter</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>18</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5885</id>
			<source_loc>13948</source_loc>
			<order>15</order>
			<sig_name>u</sig_name>
			<label>u:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>49</id>
				<op_kind>wire</op_kind>
				<object>u</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>18</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>5904</id>
			<source_loc>5696</source_loc>
			<order>16</order>
			<instance_name>Gaussian_Blur_Add2i1u2_4_6</instance_name>
			<opcode>53</opcode>
			<label>+</label>
			<op>
				<id>68</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>18</cycle_id>
			<chain_time>0.1423000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>5929</id>
			<source_loc>5826</source_loc>
			<order>17</order>
			<sig_name>lp_ctrl_0</sig_name>
			<label>red:lp_ctrl_0:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>83</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>18</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5886</id>
			<source_loc>5824</source_loc>
			<order>18</order>
			<sig_name>red_u0</sig_name>
			<label>red:red_u0:wire</label>
			<datatype W="9">sc_int</datatype>
			<op>
				<id>50</id>
				<op_kind>wire</op_kind>
				<object>red_u0</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>18</cycle_id>
			<chain_time>0.1330000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5887</id>
			<source_loc>5828</source_loc>
			<order>19</order>
			<sig_name>green_u0</sig_name>
			<label>green:green_u0:wire</label>
			<datatype W="9">sc_int</datatype>
			<op>
				<id>51</id>
				<op_kind>wire</op_kind>
				<object>green_u0</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>18</cycle_id>
			<chain_time>0.1330000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5888</id>
			<source_loc>5832</source_loc>
			<order>20</order>
			<sig_name>blue_u0</sig_name>
			<label>blue:blue_u0:wire</label>
			<datatype W="9">sc_int</datatype>
			<op>
				<id>52</id>
				<op_kind>wire</op_kind>
				<object>blue_u0</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>18</cycle_id>
			<chain_time>0.1330000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5889</id>
			<source_loc>5836</source_loc>
			<order>21</order>
			<sig_name>u_u0</sig_name>
			<label>u:u_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>53</id>
				<op_kind>wire</op_kind>
				<object>u_u0</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>18</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5890</id>
			<source_loc>5840</source_loc>
			<order>22</order>
			<sig_name>filter</sig_name>
			<label>filter:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="9">sc_int</datatype>
			</datatype>
			<op>
				<id>54</id>
				<op_kind>wire</op_kind>
				<object>filter</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>18</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>5896</id>
			<source_loc>5679</source_loc>
			<order>23</order>
			<instance_name>Gaussian_Blur_Add2u2Mul2i3u2_4_7</instance_name>
			<opcode>52</opcode>
			<label>
b*3 + a			</label>
			<op>
				<id>60</id>
				<op_kind>add</op_kind>
				<in_widths>2 2</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>18</cycle_id>
			<chain_time>0.3380000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5901</id>
			<source_loc>5692</source_loc>
			<order>24</order>
			<instance_name>Gaussian_Blur_Add2i1u2_4_8</instance_name>
			<opcode>53</opcode>
			<label>+</label>
			<op>
				<id>65</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>18</cycle_id>
			<chain_time>0.1423000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5891</id>
			<source_loc>5224</source_loc>
			<order>25</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>55</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>5</cycle_id>
			<cycle_id>18</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5892</id>
			<source_loc>5819</source_loc>
			<order>26</order>
			<sig_name>i_rgb_m_data_is_invalid</sig_name>
			<label>i_rgb.m_data_is_invalid:i_rgb_m_data_is_invalid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>56</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_data_is_invalid</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5893</id>
			<source_loc>5226</source_loc>
			<order>27</order>
			<sig_name>stall0</sig_name>
			<label>do_filter:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>57</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5897</id>
			<source_loc>5708</source_loc>
			<order>28</order>
			<instance_name>filter</instance_name>
			<opcode>78</opcode>
			<label>filter:read</label>
			<op>
				<id>61</id>
				<op_kind>array_read</op_kind>
				<object>filter</object>
				<in_widths>4 1</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<fifo_required/>
			<chain_time>0.4035000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>5894</id>
			<source_loc>5228</source_loc>
			<order>29</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>58</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5895</id>
			<source_loc>5213</source_loc>
			<order>30</order>
			<sig_name>i_rgb_data</sig_name>
			<label>i_rgb.data:i_rgb_data:read</label>
			<datatype W="25">sc_int</datatype>
			<input_read/>
			<op>
				<id>59</id>
				<op_kind>input</op_kind>
				<object>i_rgb_data</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>5898</id>
			<source_loc>5685</source_loc>
			<order>31</order>
			<instance_name>Gaussian_Blur_Add2Mul2s9u8s9_4_9</instance_name>
			<opcode>7</opcode>
			<label>
c + b*a			</label>
			<op>
				<id>62</id>
				<op_kind>add</op_kind>
				<in_widths>9 24 9</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>1.2884000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5899</id>
			<source_loc>5687</source_loc>
			<order>32</order>
			<instance_name>Gaussian_Blur_Add2Mul2s9u8s9_4_9</instance_name>
			<opcode>7</opcode>
			<label>
c + b*a			</label>
			<op>
				<id>63</id>
				<op_kind>add</op_kind>
				<in_widths>9 24 9</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>1.2884000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5902</id>
			<source_loc>5694</source_loc>
			<order>33</order>
			<instance_name>Gaussian_Blur_Lti3u2_4_11</instance_name>
			<opcode>54</opcode>
			<label>&lt;</label>
			<op>
				<id>66</id>
				<op_kind>lt</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>18</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>5900</id>
			<source_loc>5690</source_loc>
			<order>34</order>
			<instance_name>Gaussian_Blur_Add2Mul2s9u8s9_4_9</instance_name>
			<opcode>7</opcode>
			<label>
c + b*a			</label>
			<op>
				<id>64</id>
				<op_kind>add</op_kind>
				<in_widths>9 24 9</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>18</cycle_id>
			<chain_time>1.2884000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>5930</id>
			<source_loc>5825</source_loc>
			<order>35</order>
			<sig_name>lp_ctrl_0</sig_name>
			<label>red:lp_ctrl_0:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>84</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_0</object>
			</op>
			<cycle_id>18</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>5905</id>
			<source_loc>5699</source_loc>
			<order>36</order>
			<instance_name>Gaussian_Blur_Lti3u2_4_13</instance_name>
			<opcode>54</opcode>
			<label>&lt;</label>
			<op>
				<id>69</id>
				<op_kind>lt</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>18</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>5907</id>
			<source_loc>5701</source_loc>
			<order>37</order>
			<instance_name>Gaussian_Blur_AbsAdd3s9s9s9_4_14</instance_name>
			<opcode>1</opcode>
			<label>
ABS(c + b + a)			</label>
			<op>
				<id>71</id>
				<op_kind>wire</op_kind>
				<in_widths>9 9 9</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>18</cycle_id>
			<chain_time>2.6776000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5908</id>
			<source_loc>5703</source_loc>
			<order>38</order>
			<instance_name>Gaussian_Blur_Div_11U_18_4_15</instance_name>
			<opcode>57</opcode>
			<label>/</label>
			<op>
				<id>72</id>
				<op_kind>div</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>18</cycle_id>
			<chain_time>4.4737000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5909</id>
			<source_loc>5705</source_loc>
			<order>39</order>
			<instance_name>Gaussian_Blur_R10_10Add3s9s9s9_4_16</instance_name>
			<opcode>56</opcode>
			<label>
c + b + a			</label>
			<op>
				<id>73</id>
				<op_kind>wire</op_kind>
				<in_widths>9 9 9</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>18</cycle_id>
			<chain_time>1.6735000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5910</id>
			<source_loc>5706</source_loc>
			<order>40</order>
			<instance_name>Gaussian_Blur_Minus_11U_11S_4_17</instance_name>
			<opcode>71</opcode>
			<label>-</label>
			<op>
				<id>74</id>
				<op_kind>uminus</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>18</cycle_id>
			<chain_time>4.6985000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>5911</id>
			<source_loc>5707</source_loc>
			<order>41</order>
			<instance_name>Gaussian_Blur_N_Mux_11_2_20_4_18</instance_name>
			<opcode>43</opcode>
			<label>MUX(2)</label>
			<op>
				<id>75</id>
				<op_kind>mux</op_kind>
				<in_widths>11 11 1</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>18</cycle_id>
			<chain_time>4.7885000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>5928</id>
			<source_loc>5845</source_loc>
			<order>42</order>
			<sig_name>lp_ctrl</sig_name>
			<label>red:lp_ctrl:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>82</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl</object>
			</op>
			<cycle_id>18</cycle_id>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>5912</id>
			<source_loc>5219</source_loc>
			<order>43</order>
			<sig_name>o_result_data</sig_name>
			<label>o_result.data:o_result_data:write</label>
			<datatype W="32">sc_int</datatype>
			<output_write/>
			<op>
				<id>76</id>
				<op_kind>output</op_kind>
				<object>o_result_data</object>
			</op>
			<cycle_id>18</cycle_id>
			<chain_time>4.8540000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5913</id>
			<source_loc>5821</source_loc>
			<order>44</order>
			<sig_name>o_result_m_req_m_next_trig_req</sig_name>
			<label>m_next_trig_req:o_result_m_req_m_next_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>77</id>
				<op_kind>input</op_kind>
				<object>o_result_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>18</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5914</id>
			<source_loc>5238</source_loc>
			<order>45</order>
			<sig_name>o_result_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>78</id>
				<op_kind>output</op_kind>
				<object>o_result_m_req_m_trig_req</object>
			</op>
			<cycle_id>18</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5915</id>
			<source_loc>5823</source_loc>
			<order>46</order>
			<sig_name>o_result_m_stalling</sig_name>
			<label>o_result.m_stalling:o_result_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>79</id>
				<op_kind>input</op_kind>
				<object>o_result_m_stalling</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>5916</id>
			<source_loc>5240</source_loc>
			<order>47</order>
			<sig_name>stall0</sig_name>
			<label>do_filter::get:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>80</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>5903</id>
			<source_loc>14321</source_loc>
			<order>48</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>67</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>18</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>5906</id>
			<source_loc>14328</source_loc>
			<order>49</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>70</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>18</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.6</path>
		<name>post_sched</name>
		<thread>do_filter</thread>
	</cdfg>
	<timing_paths>
		<thread>do_filter</thread>
		<timing_path>
			<name>do_filter_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8666</delay>
				<port_name>o_result_m_req_m_next_trig_req</port_name>
				<state>19</state>
				<source_loc>5913</source_loc>
			</path_node>
			<delay>9.8666</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_m_stalling</port_name>
				<state>21</state>
				<source_loc>5915</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
				<state>9</state>
				<source_loc>5892</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.1744</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.3892</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.7961</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.2248</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.8540</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.1744</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.3892</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.7961</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.2248</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.8540</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.1744</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.3892</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.7961</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.2248</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.8540</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.1744</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.3892</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.7961</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.6292</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.1744</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.3892</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.7961</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.6292</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.1744</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.3892</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.7961</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.6292</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.3892</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.7961</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.2248</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>3.6796</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>do_filter</thread>
		<timing_path>
			<name>do_filter_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8666</delay>
				<port_name>o_result_m_req_m_next_trig_req</port_name>
			</path_node>
			<delay>9.8666</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_m_stalling</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1560</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.1744</delay>
				<instance_name>Gaussian_Blur_Add2Mul2s9u8s9_4_9</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.3892</delay>
				<instance_name>Gaussian_Blur_AbsAdd3s9s9s9_4_14</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.1745</delay>
				<instance_name>Gaussian_Blur_Div_11U_18_4_15</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.6950</delay>
				<instance_name>Gaussian_Blur_Minus_11U_11S_4_17</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0900</delay>
				<instance_name>Gaussian_Blur_N_Mux_11_2_20_4_18</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>5.9752</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1229</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.1744</delay>
				<instance_name>Gaussian_Blur_Add2Mul2s9u8s9_4_9</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.3892</delay>
				<instance_name>Gaussian_Blur_AbsAdd3s9s9s9_4_14</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.1745</delay>
				<instance_name>Gaussian_Blur_Div_11U_18_4_15</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.6950</delay>
				<instance_name>Gaussian_Blur_Minus_11U_11S_4_17</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0900</delay>
				<instance_name>Gaussian_Blur_N_Mux_11_2_20_4_18</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>5.9422</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1229</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.1744</delay>
				<instance_name>Gaussian_Blur_Add2Mul2s9u8s9_4_9</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.3892</delay>
				<instance_name>Gaussian_Blur_AbsAdd3s9s9s9_4_14</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.1745</delay>
				<instance_name>Gaussian_Blur_Div_11U_18_4_15</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.6950</delay>
				<instance_name>Gaussian_Blur_Minus_11U_11S_4_17</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0900</delay>
				<instance_name>Gaussian_Blur_N_Mux_11_2_20_4_18</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>5.9422</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.1744</delay>
				<instance_name>Gaussian_Blur_Add2Mul2s9u8s9_4_9</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.3892</delay>
				<instance_name>Gaussian_Blur_AbsAdd3s9s9s9_4_14</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.1745</delay>
				<instance_name>Gaussian_Blur_Div_11U_18_4_15</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.6950</delay>
				<instance_name>Gaussian_Blur_Minus_11U_11S_4_17</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0900</delay>
				<instance_name>Gaussian_Blur_N_Mux_11_2_20_4_18</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>5.9359</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.1744</delay>
				<instance_name>Gaussian_Blur_Add2Mul2s9u8s9_4_9</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.3892</delay>
				<instance_name>Gaussian_Blur_AbsAdd3s9s9s9_4_14</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.1745</delay>
				<instance_name>Gaussian_Blur_Div_11U_18_4_15</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.6950</delay>
				<instance_name>Gaussian_Blur_Minus_11U_11S_4_17</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0900</delay>
				<instance_name>Gaussian_Blur_N_Mux_11_2_20_4_18</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>5.9359</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>3</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.1744</delay>
				<instance_name>Gaussian_Blur_Add2Mul2s9u8s9_4_9</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.3892</delay>
				<instance_name>Gaussian_Blur_AbsAdd3s9s9s9_4_14</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.1745</delay>
				<instance_name>Gaussian_Blur_Div_11U_18_4_15</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.6950</delay>
				<instance_name>Gaussian_Blur_Minus_11U_11S_4_17</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0900</delay>
				<instance_name>Gaussian_Blur_N_Mux_11_2_20_4_18</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>5.9359</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.1744</delay>
				<instance_name>Gaussian_Blur_Add2Mul2s9u8s9_4_9</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.3892</delay>
				<instance_name>Gaussian_Blur_AbsAdd3s9s9s9_4_14</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.1745</delay>
				<instance_name>Gaussian_Blur_Div_11U_18_4_15</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.6950</delay>
				<instance_name>Gaussian_Blur_Minus_11U_11S_4_17</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0900</delay>
				<instance_name>Gaussian_Blur_N_Mux_11_2_20_4_18</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1167</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>5.8808</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>do_filter</thread>
		<timing_path>
			<name>do_filter_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>4.8540</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.1744</delay>
				<source_loc>5900</source_loc>
				<state>14</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.3892</delay>
				<source_loc>5907</source_loc>
				<state>16</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.7961</delay>
				<source_loc>5908</source_loc>
				<state>16</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.2248</delay>
				<source_loc>5910</source_loc>
				<state>16</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
				<source_loc>5911</source_loc>
				<state>16</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<source_loc>5912</source_loc>
				<state>19</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_2</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>1.3539</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<source_loc>5895</source_loc>
				<state>12</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.1744</delay>
				<source_loc>5898</source_loc>
				<state>12</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_3</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>1.3539</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
				<source_loc>5897</source_loc>
				<state>9</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.1744</delay>
				<source_loc>5898</source_loc>
				<state>12</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_4</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>1.3539</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.1744</delay>
				<source_loc>5899</source_loc>
				<state>13</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_5</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>0.3935</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0000</delay>
				<source_loc>5879</source_loc>
				<state>4</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>5883</source_loc>
				<state>5</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.2665</delay>
				<source_loc>5896</source_loc>
				<state>6</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>5897</source_loc>
				<state>9</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_6</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>0.3935</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0000</delay>
				<source_loc>5885</source_loc>
				<state>5</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>5889</source_loc>
				<state>6</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.2665</delay>
				<source_loc>5896</source_loc>
				<state>6</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>5897</source_loc>
				<state>9</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_7</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>0.1989</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1334</delay>
				<source_loc>5913</source_loc>
				<state>19</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<source_loc>5914</source_loc>
				<state>19</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_8</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>0.2155</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0360</delay>
				<source_loc>5902</source_loc>
				<state>14</state>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<source_loc>5903</source_loc>
				<state>0</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_9</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>0.2155</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0360</delay>
				<source_loc>5905</source_loc>
				<state>16</state>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<source_loc>5906</source_loc>
				<state>0</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_10</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter</thread>
			<delay>0.1140</delay>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<source_loc>5892</source_loc>
				<state>9</state>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<source_loc>5893</source_loc>
				<state>9</state>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>do_filter</thread>
		<reg_op>
			<id>5935</id>
			<source_loc>5872</source_loc>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>1,5,18</livein>
			<liveout>1,5,18</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_m_busy_req_0</instance_name>
			<op>
				<id>36</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5936</id>
			<source_loc>5891</source_loc>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,5,18</livein>
			<liveout>1,5,18</liveout>
			<reg_deffed>1,5,18</reg_deffed>
			<instance_name>i_rgb_m_busy_req_0</instance_name>
			<op>
				<id>55</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5937</id>
			<source_loc>5894</source_loc>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>2,3,18</livein>
			<liveout>2,3</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>i_rgb_m_busy_req_0</instance_name>
			<op>
				<id>58</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5939</id>
			<source_loc>5895</source_loc>
			<name>u_g_n_492</name>
			<datatype W="24">sc_int</datatype>
			<livein>3,18</livein>
			<liveout>2,3,18</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>o_result_data</instance_name>
			<op>
				<id>59</id>
				<op_kind>reg</op_kind>
				<object>o_result_data</object>
			</op>
			<reg_purpose>input</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5940</id>
			<source_loc>5912</source_loc>
			<name>o_result_data</name>
			<datatype W="32">sc_int</datatype>
			<livein>4,18</livein>
			<liveout>18</liveout>
			<reg_deffed>18</reg_deffed>
			<instance_name>o_result_data</instance_name>
			<op>
				<id>76</id>
				<op_kind>reg</op_kind>
				<object>o_result_data</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5942</id>
			<source_loc>5874</source_loc>
			<name>o_result_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1,2,5,18</livein>
			<liveout>1,5,18</liveout>
			<reg_deffed/>
			<instance_name>o_result_m_req_m_trig_req</instance_name>
			<op>
				<id>38</id>
				<op_kind>reg</op_kind>
				<object>o_result_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5943</id>
			<source_loc>5914</source_loc>
			<name>o_result_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>4,5,18</livein>
			<liveout>4,18</liveout>
			<reg_deffed>18</reg_deffed>
			<instance_name>o_result_m_req_m_trig_req</instance_name>
			<op>
				<id>78</id>
				<op_kind>reg</op_kind>
				<object>o_result_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>5945</id>
			<source_loc>5883</source_loc>
			<name>v_u0</name>
			<datatype W="2">sc_uint</datatype>
			<livein>1,2,3,5,18</livein>
			<liveout>1,2,3,5,18</liveout>
			<reg_deffed>1,5,18</reg_deffed>
			<instance_name>s_reg_13</instance_name>
			<op>
				<id>47</id>
				<op_kind>reg</op_kind>
				<object>s_reg_13</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5947</id>
			<source_loc>5904</source_loc>
			<name>v_mi5</name>
			<datatype W="2">sc_uint</datatype>
			<livein>1,2,3,5,18</livein>
			<liveout>1,2,3,5,18</liveout>
			<reg_deffed>1,5,18</reg_deffed>
			<instance_name>s_reg_14</instance_name>
			<op>
				<id>68</id>
				<op_kind>reg</op_kind>
				<object>s_reg_14</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5949</id>
			<source_loc>5886</source_loc>
			<name>red_u0</name>
			<datatype W="9">sc_int</datatype>
			<livein>1,2,5,18</livein>
			<liveout>1,2,5,18</liveout>
			<reg_deffed>1,5,18</reg_deffed>
			<instance_name>s_reg_15</instance_name>
			<op>
				<id>50</id>
				<op_kind>reg</op_kind>
				<object>s_reg_15</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5950</id>
			<source_loc>5898</source_loc>
			<name>red_mi12</name>
			<datatype W="9">sc_int</datatype>
			<livein>1,3,5,18</livein>
			<liveout>1,2,3,5,18</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>s_reg_15</instance_name>
			<op>
				<id>62</id>
				<op_kind>reg</op_kind>
				<object>s_reg_15</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5952</id>
			<source_loc>5887</source_loc>
			<name>green_u0</name>
			<datatype W="9">sc_int</datatype>
			<livein>1,2,3,5,18</livein>
			<liveout>1,2,5,18</liveout>
			<reg_deffed>1,5,18</reg_deffed>
			<instance_name>s_reg_16</instance_name>
			<op>
				<id>51</id>
				<op_kind>reg</op_kind>
				<object>s_reg_16</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5953</id>
			<source_loc>5899</source_loc>
			<name>green_mi13</name>
			<datatype W="9">sc_int</datatype>
			<livein>1,5,18</livein>
			<liveout>1,3,5,18</liveout>
			<reg_deffed>3</reg_deffed>
			<instance_name>s_reg_16</instance_name>
			<op>
				<id>63</id>
				<op_kind>reg</op_kind>
				<object>s_reg_16</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5955</id>
			<source_loc>5888</source_loc>
			<name>blue_u0</name>
			<datatype W="9">sc_int</datatype>
			<livein>1,2,3,5,18</livein>
			<liveout>1,2,3,5,18</liveout>
			<reg_deffed>1,5,18</reg_deffed>
			<instance_name>s_reg_17</instance_name>
			<op>
				<id>52</id>
				<op_kind>reg</op_kind>
				<object>s_reg_17</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5957</id>
			<source_loc>5901</source_loc>
			<name>u_mi6</name>
			<datatype W="2">sc_uint</datatype>
			<livein>1,2,3,5,18</livein>
			<liveout>1,2,3,5,18</liveout>
			<reg_deffed>1,5,18</reg_deffed>
			<instance_name>s_reg_18</instance_name>
			<op>
				<id>65</id>
				<op_kind>reg</op_kind>
				<object>s_reg_18</object>
			</op>
		</reg_op>
		<reg_op>
			<id>5959</id>
			<source_loc>5897</source_loc>
			<name>filter_ut3pv</name>
			<datatype W="9">sc_int</datatype>
			<livein>2,3,18</livein>
			<liveout>2,3,18</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>s_reg_19</instance_name>
			<op>
				<id>61</id>
				<op_kind>reg</op_kind>
				<object>s_reg_19</object>
			</op>
		</reg_op>
	</reg_ops>
	<resource>
		<res_id>25</res_id>
		<opcode>31</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>ROM_9X9</module_name>
		<resource_kind>ROM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<loop>
		<id>1</id>
		<thread>do_filter</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5697</source_loc>
		<loop>
			<id>26</id>
			<thread>do_filter</thread>
			<source_path>../Gaussian_Blur.cpp</source_path>
			<source_line>41</source_line>
			<source_loc>2335</source_loc>
			<start_cycle>1</start_cycle>
			<max_path>5</max_path>
			<latency>29</latency>
			<loop>
				<id>18</id>
				<thread>do_filter</thread>
				<loop_iterations>3</loop_iterations>
				<source_path>../Gaussian_Blur.cpp</source_path>
				<source_line>44</source_line>
				<source_loc>2311</source_loc>
				<start_cycle>0</start_cycle>
				<max_path>3</max_path>
				<latency>27</latency>
				<loop>
					<id>17</id>
					<thread>do_filter</thread>
					<loop_iterations>3</loop_iterations>
					<source_path>../Gaussian_Blur.cpp</source_path>
					<source_line>45</source_line>
					<source_loc>2308</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>3</max_path>
					<latency>27</latency>
				</loop>
			</loop>
		</loop>
	</loop>
	<latency>
		<name>lat01</name>
		<constr_id>29</constr_id>
		<min>0</min>
		<max>3</max>
		<value>3</value>
		<source_loc>2281</source_loc>
		<source_path>../Gaussian_Blur.cpp</source_path>
		<source_line>59</source_line>
		<thread>do_filter</thread>
	</latency>
	<cycle_slack>0.0000</cycle_slack>
	<cycle_time>10.0000</cycle_time>
	<loop>
		<id>1</id>
		<thread>do_filter</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<cycle>
			<cycle_id>1</cycle_id>
			<cyn_protocol/>
			<source_loc>2236</source_loc>
			<start_cycle>0</start_cycle>
			<latency>1</latency>
		</cycle>
		<loop>
			<id>26</id>
			<thread>do_filter</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>4</cycle_id>
				<cyn_protocol/>
				<source_loc>11616</source_loc>
				<start_cycle>3</start_cycle>
				<latency>29</latency>
			</cycle>
			<cycle>
				<cycle_id>5</cycle_id>
				<cyn_protocol/>
				<source_loc>2333</source_loc>
				<start_cycle>4</start_cycle>
				<latency>30</latency>
			</cycle>
			<loop>
				<id>18</id>
				<thread>do_filter</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<loop>
					<id>17</id>
					<thread>do_filter</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>2</cycle_id>
						<cyn_protocol/>
						<source_loc>11246</source_loc>
						<start_cycle>0</start_cycle>
						<latency>10</latency>
					</cycle>
					<cycle>
						<cycle_id>3</cycle_id>
						<cyn_protocol/>
						<source_loc>2266</source_loc>
						<start_cycle>1</start_cycle>
						<latency>19</latency>
					</cycle>
					<cycle>
						<cycle_id>18</cycle_id>
						<start_cycle>2</start_cycle>
						<latency>28</latency>
					</cycle>
				</loop>
			</loop>
		</loop>
	</loop>
	<optim_nodes>
		<thread>gen_fifo_addr</thread>
		<value>301</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_addr</thread>
		<value>152</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_addr</thread>
		<value>161</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_addr</thread>
		<value>161</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_addr</thread>
		<value>161</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_addr</thread>
		<value>150</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_addr</thread>
		<value>126</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_addr</thread>
		<value>123</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_addr</thread>
		<value>121</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_addr</thread>
		<value>117</value>
	</optim_nodes>
	<message>
		<code_num>494</code_num>
		<severity>NOTE</severity>
		<message_text>Created dpopt part for &quot;gen_fifo_addr&quot;.</message_text>
		<source_path>../Gaussian_Blur.cpp</source_path>
		<source_line>60</source_line>
		<phase>sched</phase>
		<order>34</order>
	</message>
	<optim_nodes>
		<thread>gen_fifo_addr</thread>
		<value>94</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_addr</thread>
		<value>82</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_addr</thread>
		<value>73</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_addr</thread>
		<value>73</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_addr</thread>
		<value>73</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_out</thread>
		<value>100</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_out</thread>
		<value>58</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_out</thread>
		<value>52</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_out</thread>
		<value>71</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_out</thread>
		<value>68</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_out</thread>
		<value>68</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_out</thread>
		<value>68</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_out</thread>
		<value>48</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_out</thread>
		<value>45</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_out</thread>
		<value>44</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_out</thread>
		<value>42</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_out</thread>
		<value>40</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_out</thread>
		<value>37</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_out</thread>
		<value>37</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_out</thread>
		<value>37</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_data</thread>
		<value>39</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_data</thread>
		<value>58</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_data</thread>
		<value>58</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_data</thread>
		<value>58</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_data</thread>
		<value>43</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_data</thread>
		<value>42</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_data</thread>
		<value>40</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_data</thread>
		<value>40</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_data</thread>
		<value>37</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_data</thread>
		<value>37</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_data</thread>
		<value>37</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_active_0</thread>
		<value>125</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_active_0</thread>
		<value>54</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_active_0</thread>
		<value>60</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_active_0</thread>
		<value>57</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_active_0</thread>
		<value>57</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_active_0</thread>
		<value>57</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_active_0</thread>
		<value>50</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_active_0</thread>
		<value>50</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_in_vld</thread>
		<value>71</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_in_vld</thread>
		<value>34</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_in_vld</thread>
		<value>28</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_in_vld</thread>
		<value>34</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_in_vld</thread>
		<value>31</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_in_vld</thread>
		<value>31</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_in_vld</thread>
		<value>31</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_in_vld</thread>
		<value>28</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_in_vld</thread>
		<value>28</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_in</thread>
		<value>70</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_in</thread>
		<value>34</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_in</thread>
		<value>28</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_in</thread>
		<value>34</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_in</thread>
		<value>31</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_in</thread>
		<value>31</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_in</thread>
		<value>31</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_in</thread>
		<value>28</value>
	</optim_nodes>
	<optim_nodes>
		<thread>gen_fifo_in</thread>
		<value>28</value>
	</optim_nodes>
	<source_loc>
		<id>5938</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>5912,5939,5940</sub_loc>
	</source_loc>
	<source_loc>
		<id>5992</id>
		<loc_kind>OP</loc_kind>
		<label>ifgen</label>
	</source_loc>
	<source_loc>
		<id>5993</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>5992,5959</sub_loc>
	</source_loc>
	<source_loc>
		<id>6020</id>
		<loc_kind>OP</loc_kind>
		<label>r_busy</label>
		<file_id>1</file_id>
		<line>60</line>
		<col>33</col>
	</source_loc>
	<source_loc>
		<id>6021</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>5993,6020</sub_loc>
	</source_loc>
	<source_loc>
		<id>6040</id>
		<loc_kind>OP</loc_kind>
		<label>stall_fifo_1_stall_fifo_din</label>
		<file_id>1</file_id>
		<line>60</line>
		<col>33</col>
	</source_loc>
	<source_loc>
		<id>6041</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>5993,6040</sub_loc>
	</source_loc>
	<source_loc>
		<id>6036</id>
		<loc_kind>OP</loc_kind>
		<label>read_start</label>
		<file_id>1</file_id>
		<line>60</line>
		<col>33</col>
	</source_loc>
	<source_loc>
		<id>6037</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>5993,6036</sub_loc>
	</source_loc>
	<source_loc>
		<id>5724</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>14116,5721,5732,5770,5874,5914</sub_loc>
	</source_loc>
	<source_loc>
		<id>5941</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>5724,5942,5943</sub_loc>
	</source_loc>
	<source_loc>
		<id>5813</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>14115,5806,5873</sub_loc>
	</source_loc>
	<source_loc>
		<id>5794</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>14111,5786,5872,5891,5894</sub_loc>
	</source_loc>
	<source_loc>
		<id>5934</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>5794,5935,5936,5937</sub_loc>
	</source_loc>
	<source_loc>
		<id>5932</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>14133,5915</sub_loc>
	</source_loc>
	<source_loc>
		<id>5773</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>14145,5772,5913</sub_loc>
	</source_loc>
	<source_loc>
		<id>6016</id>
		<loc_kind>OP</loc_kind>
		<label>stall_fifo_1_r_data</label>
		<file_id>1</file_id>
		<line>60</line>
		<col>33</col>
	</source_loc>
	<source_loc>
		<id>6017</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>5993,6016</sub_loc>
	</source_loc>
	<source_loc>
		<id>5931</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>14125,5892</sub_loc>
	</source_loc>
	<thread>
		<name>do_filter</name>
		<source_loc>2347</source_loc>
		<stall>stall0</stall>
		<reset>
			<name>i_rst</name>
			<polarity>0</polarity>
		</reset>
		<clock>i_clk</clock>
		<out_sig>
			<name>o_result_data</name>
			<source_loc>5938</source_loc>
			<datatype>32,1</datatype>
		</out_sig>
		<out_sig>
			<name>r_busy</name>
			<source_loc>6021</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<out_sig>
			<name>stall_fifo_1_stall_fifo_din</name>
			<source_loc>6041</source_loc>
			<datatype>9,1</datatype>
		</out_sig>
		<out_sig>
			<name>read_start</name>
			<source_loc>6037</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<out_sig>
			<name>filter_in1</name>
			<source_loc>14702</source_loc>
			<datatype>4,0</datatype>
		</out_sig>
		<out_sig>
			<name>o_result_m_req_m_trig_req</name>
			<source_loc>5941</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<out_sig>
			<name>i_rgb_m_stalling</name>
			<source_loc>5813</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<out_sig>
			<name>i_rgb_m_busy_req_0</name>
			<source_loc>5934</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<in_sig>
			<name>o_result_m_stalling</name>
			<source_loc>5932</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>o_result_m_req_m_next_trig_req</name>
			<source_loc>5773</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_rgb_data</name>
			<source_loc>5895</source_loc>
			<datatype>25,1</datatype>
		</in_sig>
		<in_sig>
			<name>stall_fifo_1_r_data</name>
			<source_loc>6017</source_loc>
			<datatype>9,1</datatype>
		</in_sig>
		<in_sig>
			<name>i_rgb_m_data_is_invalid</name>
			<source_loc>5931</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_clk</name>
			<source_loc>970</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_rst</name>
			<source_loc>971</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
	</thread>
	<source_loc>
		<id>6024</id>
		<loc_kind>OP</loc_kind>
		<label>fifo_dsel</label>
		<file_id>1</file_id>
		<line>60</line>
		<col>33</col>
	</source_loc>
	<source_loc>
		<id>6025</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>5993,6024</sub_loc>
	</source_loc>
	<source_loc>
		<id>6022</id>
		<loc_kind>OP</loc_kind>
		<label>w_vld</label>
		<file_id>1</file_id>
		<line>60</line>
		<col>33</col>
	</source_loc>
	<source_loc>
		<id>6023</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>5993,6022</sub_loc>
	</source_loc>
	<thread>
		<name>gen_fifo_addr</name>
		<source_loc>5993</source_loc>
		<reset>
			<name>i_rst</name>
			<polarity>0</polarity>
		</reset>
		<clock>i_clk</clock>
		<out_sig>
			<name>fifo_dsel</name>
			<source_loc>6025</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<in_sig>
			<name>i_clk</name>
			<source_loc>970</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>w_vld</name>
			<source_loc>6023</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>r_busy</name>
			<source_loc>6021</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_rst</name>
			<source_loc>971</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
	</thread>
	<source_loc>
		<id>6026</id>
		<loc_kind>OP</loc_kind>
		<label>stall_fifo_1_stall_fifo_1_0</label>
		<file_id>1</file_id>
		<line>60</line>
		<col>33</col>
	</source_loc>
	<source_loc>
		<id>6027</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>5993,6026</sub_loc>
	</source_loc>
	<source_loc>
		<id>6018</id>
		<loc_kind>OP</loc_kind>
		<label>stall_fifo_1_w_data</label>
		<file_id>1</file_id>
		<line>60</line>
		<col>33</col>
	</source_loc>
	<source_loc>
		<id>6019</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>5993,6018</sub_loc>
	</source_loc>
	<thread>
		<name>gen_fifo_out</name>
		<source_loc>5993</source_loc>
		<async/>
		<out_sig>
			<name>stall_fifo_1_r_data</name>
			<source_loc>6017</source_loc>
			<datatype>9,1</datatype>
		</out_sig>
		<in_sig>
			<name>stall_fifo_1_stall_fifo_1_0</name>
			<source_loc>6027</source_loc>
			<datatype>9,1</datatype>
		</in_sig>
		<in_sig>
			<name>stall_fifo_1_w_data</name>
			<source_loc>6019</source_loc>
			<datatype>9,1</datatype>
		</in_sig>
		<in_sig>
			<name>fifo_dsel</name>
			<source_loc>6025</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
	</thread>
	<thread>
		<name>gen_fifo_data</name>
		<source_loc>5993</source_loc>
		<clock>i_clk</clock>
		<out_sig>
			<name>stall_fifo_1_stall_fifo_1_0</name>
			<source_loc>6027</source_loc>
			<datatype>9,1</datatype>
		</out_sig>
		<in_sig>
			<name>i_clk</name>
			<source_loc>970</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>stall_fifo_1_w_data</name>
			<source_loc>6019</source_loc>
			<datatype>9,1</datatype>
		</in_sig>
		<in_sig>
			<name>w_vld</name>
			<source_loc>6023</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
	</thread>
	<source_loc>
		<id>6038</id>
		<loc_kind>OP</loc_kind>
		<label>active_0</label>
		<file_id>1</file_id>
		<line>60</line>
		<col>33</col>
	</source_loc>
	<source_loc>
		<id>6039</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>5993,6038</sub_loc>
	</source_loc>
	<thread>
		<name>gen_active_0</name>
		<source_loc>5993</source_loc>
		<reset>
			<name>i_rst</name>
			<polarity>0</polarity>
		</reset>
		<clock>i_clk</clock>
		<out_sig>
			<name>active_0</name>
			<source_loc>6039</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<in_sig>
			<name>i_clk</name>
			<source_loc>970</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>read_start</name>
			<source_loc>6037</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_rst</name>
			<source_loc>971</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
	</thread>
	<thread>
		<name>gen_in_vld</name>
		<source_loc>5993</source_loc>
		<async/>
		<out_sig>
			<name>w_vld</name>
			<source_loc>6023</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<in_sig>
			<name>active_0</name>
			<source_loc>6039</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
	</thread>
	<thread>
		<name>gen_fifo_in</name>
		<source_loc>5993</source_loc>
		<async/>
		<out_sig>
			<name>stall_fifo_1_w_data</name>
			<source_loc>6019</source_loc>
			<datatype>9,1</datatype>
		</out_sig>
		<in_sig>
			<name>stall_fifo_1_stall_fifo_din</name>
			<source_loc>6041</source_loc>
			<datatype>9,1</datatype>
		</in_sig>
	</thread>
	<source_loc>
		<id>5812</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>14126,5805</sub_loc>
	</source_loc>
	<source_loc>
		<id>5811</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>14128,5804,5808</sub_loc>
	</source_loc>
	<source_loc>
		<id>5814</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>5811,5815,5816</sub_loc>
	</source_loc>
	<source_loc>
		<id>5792</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>14148,5783,5784,5789</sub_loc>
	</source_loc>
	<source_loc>
		<id>5796</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>5792,5797,5798</sub_loc>
	</source_loc>
	<source_loc>
		<id>5795</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>978,5787</sub_loc>
	</source_loc>
	<thread>
		<name>gen_busy</name>
		<source_loc>14227</source_loc>
		<async/>
		<out_sig>
			<name>i_rgb_m_data_is_invalid</name>
			<source_loc>5931</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<out_sig>
			<name>i_rgb_m_data_is_valid</name>
			<source_loc>5812</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<out_sig>
			<name>i_rgb_busy</name>
			<source_loc>977</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<out_sig>
			<name>i_rgb_m_busy_internal</name>
			<source_loc>14150</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<in_sig>
			<name>i_rgb_m_stall_reg_full</name>
			<source_loc>5814</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_rgb_m_vld_reg</name>
			<source_loc>14147</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_rgb_m_unvalidated_req</name>
			<source_loc>5796</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_rgb_m_busy_req_0</name>
			<source_loc>5934</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_rgb_vld</name>
			<source_loc>5795</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
	</thread>
	<thread>
		<name>gen_unvalidated_req</name>
		<source_loc>14228</source_loc>
		<reset>
			<name>i_rst</name>
			<polarity>0</polarity>
		</reset>
		<clock>i_clk</clock>
		<out_sig>
			<name>i_rgb_m_unvalidated_req</name>
			<source_loc>5796</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<in_sig>
			<name>i_clk</name>
			<source_loc>970</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_rgb_vld</name>
			<source_loc>5795</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_rgb_m_busy_req_0</name>
			<source_loc>5934</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_rst</name>
			<source_loc>971</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
	</thread>
	<thread>
		<name>gen_do_stall_reg_full</name>
		<source_loc>14231</source_loc>
		<reset>
			<name>i_rst</name>
			<polarity>0</polarity>
		</reset>
		<clock>i_clk</clock>
		<out_sig>
			<name>i_rgb_m_stall_reg_full</name>
			<source_loc>5814</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<in_sig>
			<name>i_clk</name>
			<source_loc>970</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_rgb_m_stalling</name>
			<source_loc>5813</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_rgb_m_data_is_valid</name>
			<source_loc>5812</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_rst</name>
			<source_loc>971</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
	</thread>
	<thread>
		<name>gen_do_reg_vld</name>
		<source_loc>14233</source_loc>
		<reset>
			<name>i_rst</name>
			<polarity>0</polarity>
		</reset>
		<clock>i_clk</clock>
		<out_sig>
			<name>i_rgb_m_vld_reg</name>
			<source_loc>14147</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<in_sig>
			<name>i_clk</name>
			<source_loc>970</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_rgb_vld</name>
			<source_loc>5795</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_rgb_m_busy_internal</name>
			<source_loc>14150</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_rst</name>
			<source_loc>971</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
	</thread>
	<source_loc>
		<id>5763</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>981,5761</sub_loc>
	</source_loc>
	<source_loc>
		<id>5736</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>14166,5735,5759</sub_loc>
	</source_loc>
	<source_loc>
		<id>5762</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>14167,5758</sub_loc>
	</source_loc>
	<thread>
		<name>gen_vld</name>
		<source_loc>14234</source_loc>
		<async/>
		<out_sig>
			<name>o_result_vld</name>
			<source_loc>5763</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<in_sig>
			<name>o_result_m_req_active_s</name>
			<source_loc>5736</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>o_result_m_unacked_req</name>
			<source_loc>5762</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
	</thread>
	<thread>
		<name>gen_unacked_req</name>
		<source_loc>14235</source_loc>
		<reset>
			<name>i_rst</name>
			<polarity>0</polarity>
		</reset>
		<clock>i_clk</clock>
		<out_sig>
			<name>o_result_m_unacked_req</name>
			<source_loc>5762</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<in_sig>
			<name>i_clk</name>
			<source_loc>970</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>o_result_m_stalling</name>
			<source_loc>5932</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_rst</name>
			<source_loc>971</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
	</thread>
	<thread>
		<name>gen_stalling</name>
		<source_loc>14236</source_loc>
		<async/>
		<out_sig>
			<name>o_result_m_stalling</name>
			<source_loc>5932</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<in_sig>
			<name>o_result_busy</name>
			<source_loc>980</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>o_result_vld</name>
			<source_loc>5763</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
	</thread>
	<source_loc>
		<id>5723</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>14183,5720,5722</sub_loc>
	</source_loc>
	<source_loc>
		<id>5725</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>5723,5726,5727,5733</sub_loc>
	</source_loc>
	<thread>
		<name>gen_active</name>
		<source_loc>14238</source_loc>
		<async/>
		<out_sig>
			<name>o_result_m_req_active_s</name>
			<source_loc>5736</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<in_sig>
			<name>o_result_m_req_m_prev_trig_req</name>
			<source_loc>5725</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>o_result_m_req_m_trig_req</name>
			<source_loc>5941</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
	</thread>
	<thread>
		<name>gen_prev_trig_reg</name>
		<source_loc>14239</source_loc>
		<reset>
			<name>i_rst</name>
			<polarity>0</polarity>
		</reset>
		<clock>i_clk</clock>
		<out_sig>
			<name>o_result_m_req_m_prev_trig_req</name>
			<source_loc>5725</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<in_sig>
			<name>i_clk</name>
			<source_loc>970</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>o_result_m_req_m_trig_req</name>
			<source_loc>5941</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
		<in_sig>
			<name>i_rst</name>
			<source_loc>971</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
	</thread>
	<thread>
		<name>gen_next_trig_reg</name>
		<source_loc>14241</source_loc>
		<async/>
		<out_sig>
			<name>o_result_m_req_m_next_trig_req</name>
			<source_loc>5773</source_loc>
			<datatype>1,0</datatype>
		</out_sig>
		<in_sig>
			<name>o_result_m_req_m_trig_req</name>
			<source_loc>5941</source_loc>
			<datatype>1,0</datatype>
		</in_sig>
	</thread>
	<source_loc>
		<id>6204</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>7757</sub_loc>
	</source_loc>
	<source_loc>
		<id>6202</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>7755,7755</sub_loc>
	</source_loc>
	<source_loc>
		<id>6203</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>12966</opcode>
		<sub_loc>7755,7755</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.7</path>
		<name>pre_sched</name>
		<thread>gen_stalling</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_stalling</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_stalling</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_stalling</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_stalling</thread>
		<op>
			<id>6210</id>
			<opcode>45</opcode>
			<source_loc>7758</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_stalling</thread>
		<io_op>
			<id>6206</id>
			<source_loc>6204</source_loc>
			<order>1</order>
			<sig_name>gen_stalling_o_result_vld_prev</sig_name>
			<label>o_result.vld:gen_stalling_o_result_vld_prev:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>139</id>
				<op_kind>output</op_kind>
				<object>gen_stalling_o_result_vld_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2544000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6207</id>
			<source_loc>7756</source_loc>
			<order>2</order>
			<sig_name>o_result_busy</sig_name>
			<label>o_result.busy:o_result_busy:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>140</id>
				<op_kind>input</op_kind>
				<object>o_result_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>6208</id>
			<source_loc>5716</source_loc>
			<order>3</order>
			<instance_name>Gaussian_Blur_And_1Ux1U_1U_4_19</instance_name>
			<opcode>45</opcode>
			<label>&amp;</label>
			<op>
				<id>141</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1854000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>6209</id>
			<source_loc>6203</source_loc>
			<order>4</order>
			<sig_name>o_result_m_stalling</sig_name>
			<label>m_stalling:o_result_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>142</id>
				<op_kind>output</op_kind>
				<object>o_result_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2509000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.7</path>
		<name>post_sched</name>
		<thread>gen_stalling</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_stalling</thread>
		<timing_path>
			<name>gen_stalling_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7456</delay>
				<port_name>o_result_vld</port_name>
				<state>4</state>
				<source_loc>7757</source_loc>
			</path_node>
			<delay>9.7456</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_busy</port_name>
				<state>5</state>
				<source_loc>6207</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2544</delay>
				<port_name>o_result_vld</port_name>
				<state>4</state>
				<source_loc>7757</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_stalling</port_name>
				<state>5</state>
				<source_loc>6209</source_loc>
			</path_node>
			<delay>0.3913</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_busy</port_name>
				<state>5</state>
				<source_loc>6207</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_stalling</port_name>
				<state>5</state>
				<source_loc>6209</source_loc>
			</path_node>
			<delay>0.2509</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_stalling</thread>
		<timing_path>
			<name>gen_stalling_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7456</delay>
				<port_name>o_result_vld</port_name>
			</path_node>
			<delay>9.7456</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_busy</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2544</delay>
				<port_name>o_result_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>Gaussian_Blur_And_1Ux1U_1U_4_19</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_stalling</port_name>
			</path_node>
			<delay>0.3913</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_busy</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>Gaussian_Blur_And_1Ux1U_1U_4_19</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_stalling</port_name>
			</path_node>
			<delay>0.2509</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_stalling</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_stalling</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5697</source_loc>
		<loop>
			<id>52</id>
			<thread>gen_stalling</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5166</source_line>
			<source_loc>14236</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_stalling</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>52</id>
			<thread>gen_stalling</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5749</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>6216</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>8239</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.8</path>
		<name>pre_sched</name>
		<thread>gen_unacked_req</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unacked_req</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unacked_req</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unacked_req</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_unacked_req</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_unacked_req</thread>
		<io_op>
			<id>6217</id>
			<source_loc>8232</source_loc>
			<order>1</order>
			<sig_name>o_result_m_unacked_req</sig_name>
			<label>m_unacked_req:o_result_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>145</id>
				<op_kind>output</op_kind>
				<object>o_result_m_unacked_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6218</id>
			<source_loc>8240</source_loc>
			<order>2</order>
			<sig_name>o_result_m_stalling</sig_name>
			<label>m_stalling:o_result_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>146</id>
				<op_kind>input</op_kind>
				<object>o_result_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6219</id>
			<source_loc>6216</source_loc>
			<order>3</order>
			<sig_name>o_result_m_unacked_req</sig_name>
			<label>m_unacked_req:o_result_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>147</id>
				<op_kind>output</op_kind>
				<object>o_result_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.8</path>
		<name>post_sched</name>
		<thread>gen_unacked_req</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unacked_req</thread>
		<timing_path>
			<name>gen_unacked_req_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_unacked_req</port_name>
				<state>11</state>
				<source_loc>6219</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_stalling</port_name>
				<state>11</state>
				<source_loc>6218</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_unacked_req</port_name>
				<state>5</state>
				<source_loc>6217</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_unacked_req</thread>
		<timing_path>
			<name>gen_unacked_req_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_stalling</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_unacked_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_unacked_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unacked_req</thread>
		<reg_op>
			<id>6222</id>
			<source_loc>6217</source_loc>
			<name>o_result_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>o_result_m_unacked_req</instance_name>
			<op>
				<id>145</id>
				<op_kind>reg</op_kind>
				<object>o_result_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>6223</id>
			<source_loc>6219</source_loc>
			<name>o_result_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_result_m_unacked_req</instance_name>
			<op>
				<id>147</id>
				<op_kind>reg</op_kind>
				<object>o_result_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5697</source_loc>
		<loop>
			<id>50</id>
			<thread>gen_unacked_req</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5150</source_line>
			<source_loc>14235</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>50</id>
			<thread>gen_unacked_req</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5748</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>6224</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>8738,8738</sub_loc>
	</source_loc>
	<source_loc>
		<id>6225</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>12980</opcode>
		<sub_loc>8738,8738</sub_loc>
	</source_loc>
	<source_loc>
		<id>6227</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14598</sub_loc>
	</source_loc>
	<source_loc>
		<id>6226</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14598</sub_loc>
	</source_loc>
	<source_loc>
		<id>6229</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>8738</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.9</path>
		<name>pre_sched</name>
		<thread>gen_do_reg_vld</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_reg_vld</thread>
		<value>7</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_reg_vld</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_reg_vld</thread>
		<value>11</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_do_reg_vld</thread>
		<op>
			<id>6240</id>
			<opcode>11</opcode>
			<source_loc>14716</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_reg_vld</thread>
		<io_op>
			<id>6233</id>
			<source_loc>8728</source_loc>
			<order>1</order>
			<sig_name>i_rgb_m_vld_reg</sig_name>
			<label>i_rgb.m_vld_reg:i_rgb_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>148</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_vld_reg</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6234</id>
			<source_loc>14598</source_loc>
			<order>2</order>
			<sig_name>i_rgb_m_vld_reg</sig_name>
			<label>m_vld_reg:i_rgb_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>149</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_vld_reg</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6235</id>
			<source_loc>6229</source_loc>
			<order>3</order>
			<sig_name>gen_do_reg_vld_i_rgb_m_vld_reg_next</sig_name>
			<label>i_rgb.m_vld_reg:gen_do_reg_vld_i_rgb_m_vld_reg_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>150</id>
				<op_kind>output</op_kind>
				<object>gen_do_reg_vld_i_rgb_m_vld_reg_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6236</id>
			<source_loc>8735</source_loc>
			<order>4</order>
			<sig_name>i_rgb_m_busy_internal</sig_name>
			<label>i_rgb.m_busy_internal:i_rgb_m_busy_internal:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>151</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_busy_internal</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6237</id>
			<source_loc>8739</source_loc>
			<order>5</order>
			<sig_name>i_rgb_vld</sig_name>
			<label>vld:i_rgb_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>152</id>
				<op_kind>input</op_kind>
				<object>i_rgb_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>6238</id>
			<source_loc>5714</source_loc>
			<order>6</order>
			<instance_name>Gaussian_Blur_N_Muxb_1_2_17_4_20</instance_name>
			<opcode>11</opcode>
			<label>MUX(2)</label>
			<op>
				<id>153</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2040000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>6239</id>
			<source_loc>6225</source_loc>
			<order>7</order>
			<sig_name>i_rgb_m_vld_reg</sig_name>
			<label>m_vld_reg:i_rgb_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>154</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_vld_reg</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2695000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.9</path>
		<name>post_sched</name>
		<thread>gen_do_reg_vld</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_reg_vld</thread>
		<timing_path>
			<name>gen_do_reg_vld_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
				<state>13</state>
				<source_loc>6236</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_vld</port_name>
				<state>13</state>
				<source_loc>6237</source_loc>
			</path_node>
			<delay>0.1555</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
				<state>10</state>
				<source_loc>8738</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
				<state>13</state>
				<source_loc>6239</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
				<state>9</state>
				<source_loc>6228</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
				<state>7</state>
				<source_loc>6233</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_do_reg_vld</thread>
		<timing_path>
			<name>gen_do_reg_vld_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<delay>0.1555</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_reg_vld</thread>
		<reg_op>
			<id>6247</id>
			<source_loc>6233</source_loc>
			<name>i_rgb_m_vld_reg</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_m_vld_reg</instance_name>
			<op>
				<id>148</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_vld_reg</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>6248</id>
			<source_loc>6239</source_loc>
			<name>i_rgb_m_vld_reg</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_rgb_m_vld_reg</instance_name>
			<op>
				<id>154</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_vld_reg</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_reg_vld</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5697</source_loc>
		<loop>
			<id>45</id>
			<thread>gen_do_reg_vld</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1887</source_line>
			<source_loc>14233</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_reg_vld</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>45</id>
			<thread>gen_do_reg_vld</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5746</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>6253</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10365</sub_loc>
	</source_loc>
	<source_loc>
		<id>6254</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>10365</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.10</path>
		<name>pre_sched</name>
		<thread>gen_busy</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_busy</thread>
		<value>11</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_busy</thread>
		<value>10</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_busy</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>38</res_id>
		<opcode>44</opcode>
		<latency>0</latency>
		<delay>0.1649</delay>
		<module_name>Gaussian_Blur_gen_busy_r_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_busy</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_busy</thread>
		<io_op>
			<id>6255</id>
			<source_loc>14713</source_loc>
			<order>1</order>
			<sig_name>i_rgb_vld</sig_name>
			<label>vld:i_rgb_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>158</id>
				<op_kind>input</op_kind>
				<object>i_rgb_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6256</id>
			<source_loc>10322</source_loc>
			<order>2</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>159</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6257</id>
			<source_loc>10323</source_loc>
			<order>3</order>
			<sig_name>i_rgb_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_rgb_m_unvalidated_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>160</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>6258</id>
			<source_loc>5711</source_loc>
			<order>4</order>
			<instance_name>Gaussian_Blur_gen_busy_r_4_21</instance_name>
			<opcode>73</opcode>
			<label>dpopt(gen_busy_r)</label>
			<op>
				<id>161</id>
				<op_kind>dpopt</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>6259</id>
			<source_loc>10321</source_loc>
			<order>5</order>
			<sig_name>gnew_req</sig_name>
			<label>i_rgb.gen_busy::new_req:gnew_req:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>162</id>
				<op_kind>wire</op_kind>
				<object>gnew_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>6260</id>
			<source_loc>10352</source_loc>
			<order>6</order>
			<sig_name>gdiv</sig_name>
			<label>i_rgb.gen_busy::div:gdiv:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>163</id>
				<op_kind>wire</op_kind>
				<object>gdiv</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>6261</id>
			<source_loc>6253</source_loc>
			<order>7</order>
			<sig_name>gen_busy_i_rgb_m_data_is_invalid_next</sig_name>
			<label>i_rgb.m_data_is_invalid:gen_busy_i_rgb_m_data_is_invalid_next:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>164</id>
				<op_kind>wire</op_kind>
				<object>gen_busy_i_rgb_m_data_is_invalid_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>6262</id>
			<source_loc>10339</source_loc>
			<order>8</order>
			<sig_name>i_rgb_m_busy_internal</sig_name>
			<label>m_busy_internal:i_rgb_m_busy_internal:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>165</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_internal</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3711000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6263</id>
			<source_loc>10342</source_loc>
			<order>9</order>
			<sig_name>i_rgb_busy</sig_name>
			<label>i_rgb.busy:i_rgb_busy:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>166</id>
				<op_kind>output</op_kind>
				<object>i_rgb_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2811000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6264</id>
			<source_loc>10362</source_loc>
			<order>10</order>
			<sig_name>i_rgb_m_data_is_valid</sig_name>
			<label>m_data_is_valid:i_rgb_m_data_is_valid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>167</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3525000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6265</id>
			<source_loc>6254</source_loc>
			<order>11</order>
			<sig_name>i_rgb_m_data_is_invalid</sig_name>
			<label>m_data_is_invalid:i_rgb_m_data_is_invalid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>168</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_data_is_invalid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2811000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.10</path>
		<name>post_sched</name>
		<thread>gen_busy</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_busy</thread>
		<timing_path>
			<name>gen_busy_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
				<state>6</state>
				<source_loc>6255</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
				<state>7</state>
				<source_loc>6262</source_loc>
			</path_node>
			<delay>0.3711</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>6256</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
				<state>7</state>
				<source_loc>6262</source_loc>
			</path_node>
			<delay>0.3711</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>6257</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
				<state>7</state>
				<source_loc>6262</source_loc>
			</path_node>
			<delay>0.3711</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
				<state>6</state>
				<source_loc>6255</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>6264</source_loc>
			</path_node>
			<delay>0.3525</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>6256</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>6264</source_loc>
			</path_node>
			<delay>0.3525</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>6257</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>6264</source_loc>
			</path_node>
			<delay>0.3525</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
				<state>6</state>
				<source_loc>6255</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
				<state>7</state>
				<source_loc>6265</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>6256</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
				<state>7</state>
				<source_loc>6265</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>6257</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
				<state>7</state>
				<source_loc>6265</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
				<state>6</state>
				<source_loc>6255</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_busy</port_name>
				<state>7</state>
				<source_loc>6263</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_busy</thread>
		<timing_path>
			<name>gen_busy_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>Gaussian_Blur_gen_busy_r_4_21</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
			</path_node>
			<delay>0.4344</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>Gaussian_Blur_gen_busy_r_4_21</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
			</path_node>
			<delay>0.4344</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>Gaussian_Blur_gen_busy_r_4_21</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
			</path_node>
			<delay>0.4344</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>Gaussian_Blur_gen_busy_r_4_21</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
			</path_node>
			<delay>0.4158</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>Gaussian_Blur_gen_busy_r_4_21</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
			</path_node>
			<delay>0.4158</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>Gaussian_Blur_gen_busy_r_4_21</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
			</path_node>
			<delay>0.4158</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>Gaussian_Blur_gen_busy_r_4_21</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>Gaussian_Blur_gen_busy_r_4_21</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>Gaussian_Blur_gen_busy_r_4_21</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>Gaussian_Blur_gen_busy_r_4_21</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_busy</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_busy</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_busy</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>5697</source_loc>
		<loop>
			<id>28</id>
			<thread>gen_busy</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1733</source_line>
			<source_loc>14227</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_busy</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>28</id>
			<thread>gen_busy</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5740</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>6092</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>loop</loc_map_kind>
		<opcode>68</opcode>
		<sub_loc>5993</sub_loc>
	</source_loc>
	<source_loc>
		<id>6286</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>78</opcode>
		<sub_loc>5993</sub_loc>
	</source_loc>
	<source_loc>
		<id>6277</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>6092</sub_loc>
	</source_loc>
	<source_loc>
		<id>6276</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>6092</sub_loc>
	</source_loc>
	<source_loc>
		<id>6279</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>78</opcode>
		<sub_loc>5993</sub_loc>
	</source_loc>
	<source_loc>
		<id>6274</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>5897,5993</sub_loc>
	</source_loc>
	<source_loc>
		<id>6275</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>985,6274</sub_loc>
	</source_loc>
	<source_loc>
		<id>6086</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>cond</loc_map_kind>
		<opcode>3317</opcode>
		<sub_loc>5993</sub_loc>
	</source_loc>
	<source_loc>
		<id>6085</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>cond</loc_map_kind>
		<opcode>3315</opcode>
		<sub_loc>5993</sub_loc>
	</source_loc>
	<source_loc>
		<id>6171</id>
		<loc_kind>COMPOUND</loc_kind>
		<sub_loc>6086,6085,5993</sub_loc>
	</source_loc>
	<source_loc>
		<id>6170</id>
		<loc_kind>COMPOUND</loc_kind>
		<sub_loc>6085,5993</sub_loc>
	</source_loc>
	<source_loc>
		<id>6172</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>5993,6171,6170,6085</sub_loc>
	</source_loc>
	<source_loc>
		<id>6199</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>81</opcode>
		<sub_loc>5993,6171,6170,6085</sub_loc>
	</source_loc>
	<source_loc>
		<id>6283</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>5897,5993</sub_loc>
	</source_loc>
	<source_loc>
		<id>6284</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>985,6283</sub_loc>
	</source_loc>
	<source_loc>
		<id>6280</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>5897,5993</sub_loc>
	</source_loc>
	<source_loc>
		<id>6281</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>985,6280</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.11</path>
		<name>pre_sched</name>
		<thread>gen_fifo_addr</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_fifo_addr</thread>
		<value>8</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_fifo_addr</thread>
		<value>7</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_fifo_addr</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>73</res_id>
		<opcode>79</opcode>
		<latency>0</latency>
		<delay>0.2258</delay>
		<module_name>Gaussian_Blur_gen_fifo_addr_alt0_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<unit_area>8.5500</unit_area>
		<comb_area>8.5500</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>75</res_id>
		<opcode>81</opcode>
		<latency>0</latency>
		<delay>0.1352</delay>
		<module_name>Gaussian_Blur_gen_fifo_addr_alt0_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<unit_area>16.5357</unit_area>
		<comb_area>16.5357</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_fifo_addr</thread>
		<op>
			<id>6295</id>
			<opcode>79</opcode>
			<source_loc>5993,6171,6170,6085</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in4</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in5</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_fifo_addr</thread>
		<io_op>
			<id>6287</id>
			<source_loc>5993</source_loc>
			<order>1</order>
			<sig_name>fifo_dsel</sig_name>
			<label>ifgen.fifo_dsel:fifo_dsel:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>172</id>
				<op_kind>output</op_kind>
				<object>fifo_dsel</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6288</id>
			<source_loc>6092</source_loc>
			<order>2</order>
			<sig_name>fifo_dsel</sig_name>
			<label>fifo_dsel:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>173</id>
				<op_kind>output</op_kind>
				<object>fifo_dsel</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6289</id>
			<source_loc>6279</source_loc>
			<order>3</order>
			<sig_name>gen_fifo_addr_fifo_dsel_next</sig_name>
			<label>ifgen.fifo_dsel:gen_fifo_addr_fifo_dsel_next:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>174</id>
				<op_kind>output</op_kind>
				<object>gen_fifo_addr_fifo_dsel_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6290</id>
			<source_loc>6281</source_loc>
			<order>4</order>
			<sig_name>r_busy</sig_name>
			<label>ifgen.r_busy:r_busy:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>175</id>
				<op_kind>input</op_kind>
				<object>r_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6291</id>
			<source_loc>6284</source_loc>
			<order>5</order>
			<sig_name>w_vld</sig_name>
			<label>ifgen.w_vld:w_vld:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>176</id>
				<op_kind>input</op_kind>
				<object>w_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6292</id>
			<source_loc>6275</source_loc>
			<order>6</order>
			<sig_name>fifo_dsel_1</sig_name>
			<label>ifgen.fifo_dsel:fifo_dsel_1:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>177</id>
				<op_kind>output</op_kind>
				<object>fifo_dsel_1</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>6293</id>
			<source_loc>6199</source_loc>
			<order>7</order>
			<instance_name>Gaussian_Blur_gen_fifo_addr_alt0_4_22</instance_name>
			<opcode>79</opcode>
			<label>dpopt(gen_fifo_addr_alt0)</label>
			<op>
				<id>178</id>
				<op_kind>dpopt</op_kind>
				<in_widths>1 1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3398000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>6294</id>
			<source_loc>6286</source_loc>
			<order>8</order>
			<sig_name>fifo_dsel</sig_name>
			<label>fifo_dsel:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>179</id>
				<op_kind>output</op_kind>
				<object>fifo_dsel</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.4053000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.11</path>
		<name>post_sched</name>
		<thread>gen_fifo_addr</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_fifo_addr</thread>
		<timing_path>
			<name>gen_fifo_addr_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_fifo_addr</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>w_vld</port_name>
				<state>4</state>
				<source_loc>6291</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_addr_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_fifo_addr</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>r_busy</port_name>
				<state>4</state>
				<source_loc>6290</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_addr_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_fifo_addr</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_dsel</port_name>
				<state>4</state>
				<source_loc>6275</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_addr_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_fifo_addr</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_dsel</port_name>
				<state>4</state>
				<source_loc>5993</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_addr_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_fifo_addr</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_dsel</port_name>
				<state>4</state>
				<source_loc>6294</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_addr_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_fifo_addr</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_dsel</port_name>
				<state>3</state>
				<source_loc>6278</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_addr_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_fifo_addr</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_dsel</port_name>
				<state>1</state>
				<source_loc>6287</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_fifo_addr</thread>
		<timing_path>
			<name>gen_fifo_addr_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_fifo_addr</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>w_vld</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_addr_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_fifo_addr</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>r_busy</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_addr_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_fifo_addr</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_dsel</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_addr_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_fifo_addr</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_dsel</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_addr_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_fifo_addr</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_dsel</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_addr_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_fifo_addr</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_dsel</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_addr_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_fifo_addr</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_dsel</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_fifo_addr</thread>
		<reg_op>
			<id>6303</id>
			<source_loc>6287</source_loc>
			<name>fifo_dsel</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>fifo_dsel</instance_name>
			<op>
				<id>172</id>
				<op_kind>reg</op_kind>
				<object>fifo_dsel</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>6304</id>
			<source_loc>6294</source_loc>
			<name>fifo_dsel</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>fifo_dsel</instance_name>
			<op>
				<id>179</id>
				<op_kind>reg</op_kind>
				<object>fifo_dsel</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>66</id>
		<thread>gen_fifo_addr</thread>
		<source_path>../Gaussian_Blur.cpp</source_path>
		<source_line>60</source_line>
		<source_loc>5993</source_loc>
		<loop>
			<id>68</id>
			<thread>gen_fifo_addr</thread>
			<source_path>../Gaussian_Blur.cpp</source_path>
			<source_line>60</source_line>
			<source_loc>5993</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>66</id>
		<thread>gen_fifo_addr</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>68</id>
			<thread>gen_fifo_addr</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5993</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>6106</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>cond</loc_map_kind>
		<opcode>3403</opcode>
		<sub_loc>5993</sub_loc>
	</source_loc>
	<source_loc>
		<id>6173</id>
		<loc_kind>COMPOUND</loc_kind>
		<sub_loc>6106,5993</sub_loc>
	</source_loc>
	<source_loc>
		<id>6200</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>82</opcode>
		<sub_loc>6173</sub_loc>
	</source_loc>
	<source_loc>
		<id>6306</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>6017,6017</sub_loc>
	</source_loc>
	<source_loc>
		<id>6307</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>14613</opcode>
		<sub_loc>6017,6017</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.12</path>
		<name>pre_sched</name>
		<thread>gen_fifo_out</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_fifo_out</thread>
		<value>5</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_fifo_out</thread>
		<value>4</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_fifo_out</thread>
		<value>105</value>
	</intrinsic_muxing>
	<resource>
		<res_id>76</res_id>
		<opcode>82</opcode>
		<latency>0</latency>
		<delay>0.0600</delay>
		<module_name>Gaussian_Blur_N_Mux_9_2_21_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>105.7293</unit_area>
		<comb_area>105.7293</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_fifo_out</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_fifo_out</thread>
		<io_op>
			<id>6311</id>
			<source_loc>5993</source_loc>
			<order>1</order>
			<sig_name>fifo_dsel</sig_name>
			<label>fifo_dsel:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>185</id>
				<op_kind>input</op_kind>
				<object>fifo_dsel</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6312</id>
			<source_loc>6019</source_loc>
			<order>2</order>
			<sig_name>stall_fifo_1_w_data</sig_name>
			<label>ifgen.stall_fifo_1_w_data:stall_fifo_1_w_data:read</label>
			<datatype W="9">sc_int</datatype>
			<input_read/>
			<op>
				<id>186</id>
				<op_kind>input</op_kind>
				<object>stall_fifo_1_w_data</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6313</id>
			<source_loc>6027</source_loc>
			<order>3</order>
			<sig_name>stall_fifo_1_stall_fifo_1_0</sig_name>
			<label>ifgen.stall_fifo_1_stall_fifo_1_0:stall_fifo_1_stall_fifo_1_0:read</label>
			<datatype W="9">sc_int</datatype>
			<input_read/>
			<op>
				<id>187</id>
				<op_kind>input</op_kind>
				<object>stall_fifo_1_stall_fifo_1_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>6314</id>
			<source_loc>6200</source_loc>
			<order>4</order>
			<instance_name>Gaussian_Blur_N_Mux_9_2_21_1_23</instance_name>
			<opcode>82</opcode>
			<label>MUX(2)</label>
			<op>
				<id>188</id>
				<op_kind>mux</op_kind>
				<in_widths>9 9 1</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1740000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>6315</id>
			<source_loc>6307</source_loc>
			<order>5</order>
			<sig_name>stall_fifo_1_r_data</sig_name>
			<label>ifgen.stall_fifo_1_r_data:stall_fifo_1_r_data:write</label>
			<datatype W="9">sc_int</datatype>
			<output_write/>
			<op>
				<id>189</id>
				<op_kind>output</op_kind>
				<object>stall_fifo_1_r_data</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2395000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.12</path>
		<name>post_sched</name>
		<thread>gen_fifo_out</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_fifo_out</thread>
		<timing_path>
			<name>gen_fifo_out_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_fifo_out</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>stall_fifo_1_w_data</port_name>
				<state>2</state>
				<source_loc>6312</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_out_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_fifo_out</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>fifo_dsel</port_name>
				<state>2</state>
				<source_loc>6311</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>stall_fifo_1_r_data</port_name>
				<state>2</state>
				<source_loc>6315</source_loc>
			</path_node>
			<delay>0.2395</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_out_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_fifo_out</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>stall_fifo_1_stall_fifo_1_0</port_name>
				<state>2</state>
				<source_loc>6313</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>stall_fifo_1_r_data</port_name>
				<state>2</state>
				<source_loc>6315</source_loc>
			</path_node>
			<delay>0.2395</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_out_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_fifo_out</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>stall_fifo_1_w_data</port_name>
				<state>2</state>
				<source_loc>6312</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0600</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>stall_fifo_1_r_data</port_name>
				<state>2</state>
				<source_loc>6315</source_loc>
			</path_node>
			<delay>0.2395</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_out_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_fifo_out</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>stall_fifo_1_stall_fifo_1_0</port_name>
				<state>2</state>
				<source_loc>6313</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_out_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_fifo_out</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_dsel</port_name>
				<state>2</state>
				<source_loc>6311</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_fifo_out</thread>
		<timing_path>
			<name>gen_fifo_out_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_fifo_out</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>stall_fifo_1_w_data</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_out_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_fifo_out</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>fifo_dsel</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0600</delay>
				<instance_name>Gaussian_Blur_N_Mux_9_2_21_1_23</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>stall_fifo_1_r_data</port_name>
			</path_node>
			<delay>0.2395</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_out_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_fifo_out</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>stall_fifo_1_stall_fifo_1_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0600</delay>
				<instance_name>Gaussian_Blur_N_Mux_9_2_21_1_23</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>stall_fifo_1_r_data</port_name>
			</path_node>
			<delay>0.2395</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_out_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_fifo_out</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>stall_fifo_1_w_data</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0600</delay>
				<instance_name>Gaussian_Blur_N_Mux_9_2_21_1_23</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>stall_fifo_1_r_data</port_name>
			</path_node>
			<delay>0.2395</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_out_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_fifo_out</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>stall_fifo_1_stall_fifo_1_0</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_out_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_fifo_out</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>fifo_dsel</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_fifo_out</thread>
	</reg_ops>
	<loop>
		<id>70</id>
		<thread>gen_fifo_out</thread>
		<source_path>../Gaussian_Blur.cpp</source_path>
		<source_line>60</source_line>
		<source_loc>5993</source_loc>
		<loop>
			<id>71</id>
			<thread>gen_fifo_out</thread>
			<source_path>../Gaussian_Blur.cpp</source_path>
			<source_line>60</source_line>
			<source_loc>5993</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>70</id>
		<thread>gen_fifo_out</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>71</id>
			<thread>gen_fifo_out</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5993</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>6317</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>6027,6027</sub_loc>
	</source_loc>
	<source_loc>
		<id>6318</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>14618</opcode>
		<sub_loc>6027,6027</sub_loc>
	</source_loc>
	<source_loc>
		<id>6122</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>loop</loc_map_kind>
		<opcode>74</opcode>
		<sub_loc>5993</sub_loc>
	</source_loc>
	<source_loc>
		<id>6320</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>6122</sub_loc>
	</source_loc>
	<source_loc>
		<id>6319</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>6122</sub_loc>
	</source_loc>
	<source_loc>
		<id>6121</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>cond</loc_map_kind>
		<opcode>3429</opcode>
		<sub_loc>5993</sub_loc>
	</source_loc>
	<source_loc>
		<id>6174</id>
		<loc_kind>COMPOUND</loc_kind>
		<sub_loc>6121,5993</sub_loc>
	</source_loc>
	<source_loc>
		<id>6201</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>82</opcode>
		<sub_loc>6174</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.13</path>
		<name>pre_sched</name>
		<thread>gen_fifo_data</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_fifo_data</thread>
		<value>6</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_fifo_data</thread>
		<value>5</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_fifo_data</thread>
		<value>105</value>
	</intrinsic_muxing>
	<resource>
		<res_id>74</res_id>
		<opcode>80</opcode>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>Gaussian_Blur_N_Mux_9_2_21_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>21.5460</unit_area>
		<comb_area>21.5460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_fifo_data</thread>
		<op>
			<id>6331</id>
			<opcode>80</opcode>
			<source_loc>6174</source_loc>
			<port>
				<name>in3</name>
				<datatype W="9">sc_int</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="9">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_int</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_fifo_data</thread>
		<io_op>
			<id>6325</id>
			<source_loc>6122</source_loc>
			<order>1</order>
			<sig_name>stall_fifo_1_stall_fifo_1_0</sig_name>
			<label>ifgen.stall_fifo_1_stall_fifo_1_0.stall_fifo_1_stall_fifo_1_0:stall_fifo_1_stall_fifo_1_0:write</label>
			<datatype W="9">sc_int</datatype>
			<output_write/>
			<op>
				<id>193</id>
				<op_kind>output</op_kind>
				<object>stall_fifo_1_stall_fifo_1_0</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6327</id>
			<source_loc>5993</source_loc>
			<order>2</order>
			<sig_name>w_vld</sig_name>
			<label>w_vld:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>195</id>
				<op_kind>input</op_kind>
				<object>w_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6326</id>
			<source_loc>6027</source_loc>
			<order>3</order>
			<sig_name>gen_fifo_data_stall_fifo_1_stall_fifo_1_0_next</sig_name>
			<label>ifgen.stall_fifo_1_stall_fifo_1_0.stall_fifo_1_stall_fifo_1_0:gen_fifo_data_stall_fifo_1_stall_fifo_1_0_next:write</label>
			<datatype W="9">sc_int</datatype>
			<op>
				<id>194</id>
				<op_kind>output</op_kind>
				<object>gen_fifo_data_stall_fifo_1_stall_fifo_1_0_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6328</id>
			<source_loc>6019</source_loc>
			<order>4</order>
			<sig_name>stall_fifo_1_w_data</sig_name>
			<label>ifgen.stall_fifo_1_stall_fifo_1_0.stall_fifo_1_w_data:stall_fifo_1_w_data:read</label>
			<datatype W="9">sc_int</datatype>
			<input_read/>
			<op>
				<id>196</id>
				<op_kind>input</op_kind>
				<object>stall_fifo_1_w_data</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>6329</id>
			<source_loc>6201</source_loc>
			<order>5</order>
			<instance_name>Gaussian_Blur_N_Mux_9_2_21_4_24</instance_name>
			<opcode>80</opcode>
			<label>MUX(2)</label>
			<op>
				<id>197</id>
				<op_kind>mux</op_kind>
				<in_widths>9 9 1</in_widths>
				<out_widths>9</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2040000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>6330</id>
			<source_loc>6318</source_loc>
			<order>6</order>
			<sig_name>stall_fifo_1_stall_fifo_1_0</sig_name>
			<label>ifgen.stall_fifo_1_stall_fifo_1_0.stall_fifo_1_stall_fifo_1_0:stall_fifo_1_stall_fifo_1_0:write</label>
			<datatype W="9">sc_int</datatype>
			<output_write/>
			<op>
				<id>198</id>
				<op_kind>output</op_kind>
				<object>stall_fifo_1_stall_fifo_1_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2695000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.13</path>
		<name>post_sched</name>
		<thread>gen_fifo_data</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_fifo_data</thread>
		<timing_path>
			<name>gen_fifo_data_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_fifo_data</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2913</delay>
				<port_name>w_vld</port_name>
				<state>2</state>
				<source_loc>6327</source_loc>
			</path_node>
			<delay>0.2913</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_data_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_fifo_data</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1255</delay>
				<port_name>stall_fifo_1_w_data</port_name>
				<state>2</state>
				<source_loc>6328</source_loc>
			</path_node>
			<delay>0.1255</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_data_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_fifo_data</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>stall_fifo_1_stall_fifo_1_0</port_name>
				<state>2</state>
				<source_loc>6027</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_data_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_fifo_data</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>stall_fifo_1_stall_fifo_1_0</port_name>
				<state>2</state>
				<source_loc>6330</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_data_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_fifo_data</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>stall_fifo_1_stall_fifo_1_0</port_name>
				<state>1</state>
				<source_loc>6321</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_fifo_data</thread>
		<timing_path>
			<name>gen_fifo_data_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_fifo_data</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2913</delay>
				<port_name>w_vld</port_name>
			</path_node>
			<delay>0.2913</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_data_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_fifo_data</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1255</delay>
				<port_name>stall_fifo_1_w_data</port_name>
			</path_node>
			<delay>0.1255</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_data_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_fifo_data</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>stall_fifo_1_stall_fifo_1_0</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_data_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_fifo_data</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>stall_fifo_1_stall_fifo_1_0</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_data_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_fifo_data</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>stall_fifo_1_stall_fifo_1_0</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_fifo_data</thread>
		<reg_op>
			<id>6336</id>
			<source_loc>6330</source_loc>
			<name>stall_fifo_1_stall_fifo_1_0</name>
			<datatype W="9">sc_int</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>stall_fifo_1_stall_fifo_1_0</instance_name>
			<op>
				<id>198</id>
				<op_kind>reg</op_kind>
				<object>stall_fifo_1_stall_fifo_1_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>73</id>
		<thread>gen_fifo_data</thread>
		<source_path>../Gaussian_Blur.cpp</source_path>
		<source_line>60</source_line>
		<source_loc>5993</source_loc>
		<loop>
			<id>74</id>
			<thread>gen_fifo_data</thread>
			<source_path>../Gaussian_Blur.cpp</source_path>
			<source_line>60</source_line>
			<source_loc>5993</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>73</id>
		<thread>gen_fifo_data</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>74</id>
			<thread>gen_fifo_data</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5993</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>6338</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>5897,5993</sub_loc>
	</source_loc>
	<source_loc>
		<id>6339</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>985,6338</sub_loc>
	</source_loc>
	<source_loc>
		<id>6341</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>78</opcode>
		<sub_loc>5993</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.14</path>
		<name>pre_sched</name>
		<thread>gen_active_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_active_0</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_active_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_active_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_active_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_active_0</thread>
		<io_op>
			<id>6343</id>
			<source_loc>5993</source_loc>
			<order>1</order>
			<sig_name>active_0</sig_name>
			<label>ifgen.stall_fifo_1_stall_fifo_1_0.active_0:active_0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>202</id>
				<op_kind>output</op_kind>
				<object>active_0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6349</id>
			<source_loc>6339</source_loc>
			<order>2</order>
			<sig_name>read_start</sig_name>
			<label>ifgen.stall_fifo_1_stall_fifo_1_0.read_start:read_start:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>203</id>
				<op_kind>input</op_kind>
				<object>read_start</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6350</id>
			<source_loc>6341</source_loc>
			<order>3</order>
			<sig_name>active_0</sig_name>
			<label>active_0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>204</id>
				<op_kind>output</op_kind>
				<object>active_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.14</path>
		<name>post_sched</name>
		<thread>gen_active_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_active_0</thread>
		<timing_path>
			<name>gen_active_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>read_start</port_name>
				<state>4</state>
				<source_loc>6349</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>active_0</port_name>
				<state>4</state>
				<source_loc>6350</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>active_0</port_name>
				<state>1</state>
				<source_loc>6343</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_active_0</thread>
		<timing_path>
			<name>gen_active_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>read_start</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>active_0</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>active_0</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_active_0</thread>
		<reg_op>
			<id>6354</id>
			<source_loc>6343</source_loc>
			<name>active_0</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>active_0</instance_name>
			<op>
				<id>202</id>
				<op_kind>reg</op_kind>
				<object>active_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>6355</id>
			<source_loc>6350</source_loc>
			<name>active_0</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>active_0</instance_name>
			<op>
				<id>204</id>
				<op_kind>reg</op_kind>
				<object>active_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>76</id>
		<thread>gen_active_0</thread>
		<source_path>../Gaussian_Blur.cpp</source_path>
		<source_line>60</source_line>
		<source_loc>5993</source_loc>
		<loop>
			<id>77</id>
			<thread>gen_active_0</thread>
			<source_path>../Gaussian_Blur.cpp</source_path>
			<source_line>60</source_line>
			<source_loc>5993</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>76</id>
		<thread>gen_active_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>77</id>
			<thread>gen_active_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5993</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>6357</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>78</opcode>
		<sub_loc>5993</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.15</path>
		<name>pre_sched</name>
		<thread>gen_in_vld</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_in_vld</thread>
		<value>2</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_in_vld</thread>
		<value>2</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_in_vld</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_in_vld</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_in_vld</thread>
		<io_op>
			<id>6358</id>
			<source_loc>5993</source_loc>
			<order>1</order>
			<sig_name>active_0</sig_name>
			<label>active_0:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>205</id>
				<op_kind>input</op_kind>
				<object>active_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6359</id>
			<source_loc>6357</source_loc>
			<order>2</order>
			<sig_name>w_vld</sig_name>
			<label>w_vld:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>206</id>
				<op_kind>output</op_kind>
				<object>w_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.4053000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.15</path>
		<name>post_sched</name>
		<thread>gen_in_vld</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_in_vld</thread>
		<timing_path>
			<name>gen_in_vld_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_in_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>active_0</port_name>
				<state>2</state>
				<source_loc>6358</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2913</delay>
				<port_name>w_vld</port_name>
				<state>2</state>
				<source_loc>6359</source_loc>
			</path_node>
			<delay>0.4053</delay>
		</timing_path>
		<timing_path>
			<name>gen_in_vld_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_in_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>active_0</port_name>
				<state>2</state>
				<source_loc>6358</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_in_vld</thread>
		<timing_path>
			<name>gen_in_vld_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_in_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>active_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2913</delay>
				<port_name>w_vld</port_name>
			</path_node>
			<delay>0.4053</delay>
		</timing_path>
		<timing_path>
			<name>gen_in_vld_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_in_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>active_0</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_in_vld</thread>
	</reg_ops>
	<loop>
		<id>79</id>
		<thread>gen_in_vld</thread>
		<source_path>../Gaussian_Blur.cpp</source_path>
		<source_line>60</source_line>
		<source_loc>5993</source_loc>
		<loop>
			<id>80</id>
			<thread>gen_in_vld</thread>
			<source_path>../Gaussian_Blur.cpp</source_path>
			<source_line>60</source_line>
			<source_loc>5993</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>79</id>
		<thread>gen_in_vld</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>80</id>
			<thread>gen_in_vld</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5993</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>6361</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>78</opcode>
		<sub_loc>5993</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.16</path>
		<name>pre_sched</name>
		<thread>gen_fifo_in</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_fifo_in</thread>
		<value>2</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_fifo_in</thread>
		<value>2</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_fifo_in</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_fifo_in</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_fifo_in</thread>
		<io_op>
			<id>6362</id>
			<source_loc>5993</source_loc>
			<order>1</order>
			<sig_name>stall_fifo_1_stall_fifo_din</sig_name>
			<label>ifgen.stall_fifo_1_stall_fifo_1_0.stall_fifo_1_stall_fifo_din:stall_fifo_1_stall_fifo_din:read</label>
			<datatype W="9">sc_int</datatype>
			<input_read/>
			<op>
				<id>207</id>
				<op_kind>input</op_kind>
				<object>stall_fifo_1_stall_fifo_din</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>6363</id>
			<source_loc>6361</source_loc>
			<order>2</order>
			<sig_name>stall_fifo_1_w_data</sig_name>
			<label>ifgen.stall_fifo_1_stall_fifo_1_0.stall_fifo_1_w_data:stall_fifo_1_w_data:write</label>
			<datatype W="9">sc_int</datatype>
			<output_write/>
			<op>
				<id>208</id>
				<op_kind>output</op_kind>
				<object>stall_fifo_1_w_data</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2695000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.16</path>
		<name>post_sched</name>
		<thread>gen_fifo_in</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_fifo_in</thread>
		<timing_path>
			<name>gen_fifo_in_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_fifo_in</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>stall_fifo_1_stall_fifo_din</port_name>
				<state>2</state>
				<source_loc>6362</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_in_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_fifo_in</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>stall_fifo_1_stall_fifo_din</port_name>
				<state>2</state>
				<source_loc>6362</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>stall_fifo_1_w_data</port_name>
				<state>2</state>
				<source_loc>6363</source_loc>
			</path_node>
			<delay>0.2695</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_fifo_in</thread>
		<timing_path>
			<name>gen_fifo_in_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_fifo_in</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>stall_fifo_1_stall_fifo_din</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_fifo_in_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_fifo_in</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>stall_fifo_1_stall_fifo_din</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>stall_fifo_1_w_data</port_name>
			</path_node>
			<delay>0.2695</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_fifo_in</thread>
	</reg_ops>
	<loop>
		<id>82</id>
		<thread>gen_fifo_in</thread>
		<source_path>../Gaussian_Blur.cpp</source_path>
		<source_line>60</source_line>
		<source_loc>5993</source_loc>
		<loop>
			<id>83</id>
			<thread>gen_fifo_in</thread>
			<source_path>../Gaussian_Blur.cpp</source_path>
			<source_line>60</source_line>
			<source_loc>5993</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>82</id>
		<thread>gen_fifo_in</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>83</id>
			<thread>gen_fifo_in</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>5993</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<snapshot>
		<path>bdr/sched.snapshot.bdr</path>
		<name>sched</name>
	</snapshot>
	<stable_time>
		<name>i_rgb_m_stalling</name>
		<time> 9.863</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_busy_req_0</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_data</name>
		<time> 0.114</time>
	</stable_time>
	<input_delay>
		<name>i_rgb_data</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>o_result_m_req_m_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_result_data</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_data_is_invalid</name>
		<time> 9.934</time>
	</stable_time>
	<stable_time>
		<name>o_result_m_req_m_next_trig_req</name>
		<time> 0.133</time>
	</stable_time>
	<stable_time>
		<name>o_result_m_stalling</name>
		<time> 9.934</time>
	</stable_time>
	<stable_time>
		<name>i_rst</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_vld</name>
		<time> 9.743</time>
	</stable_time>
	<input_delay>
		<name>i_rgb_vld</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>i_rgb_m_unvalidated_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_busy_internal</name>
		<time> 9.845</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_busy</name>
		<time> 0.279</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_data_is_valid</name>
		<time> 9.863</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_stall_reg_full</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_vld_reg</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_result_m_unacked_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_result_m_req_active_s</name>
		<time> 0.185</time>
	</stable_time>
	<stable_time>
		<name>o_result_vld</name>
		<time> 0.254</time>
	</stable_time>
	<stable_time>
		<name>o_result_busy</name>
		<time> 9.863</time>
	</stable_time>
	<input_delay>
		<name>o_result_busy</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>o_result_m_req_m_prev_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>read_start</name>
		<time> 9.934</time>
	</stable_time>
	<stable_time>
		<name>r_busy</name>
		<time> 9.709</time>
	</stable_time>
	<stable_time>
		<name>stall_fifo_1_w_data</name>
		<time> 9.845</time>
	</stable_time>
	<stable_time>
		<name>stall_fifo_1_r_data</name>
		<time> 0.174</time>
	</stable_time>
	<stable_time>
		<name>stall_fifo_1_stall_fifo_din</name>
		<time> 9.845</time>
	</stable_time>
	<stable_time>
		<name>fifo_dsel</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>stall_fifo_1_stall_fifo_1_0</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>active_0</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>w_vld</name>
		<time> 9.709</time>
	</stable_time>
	<phase_complete>sched</phase_complete>
	<phase_summary>
		<phase_complete>sched</phase_complete>
		<summary>Scheduling and allocation complete: 17 threads, 126 ops.</summary>
	</phase_summary>
</tool_log>
