#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Oct 25 13:27:50 2020
# Process ID: 1452
# Current directory: E:/Vivado Projects/ECE 3300/BCDCounterParallelLoad
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent30708 E:\Vivado Projects\ECE 3300\BCDCounterParallelLoad\project_1.xpr
# Log file: E:/Vivado Projects/ECE 3300/BCDCounterParallelLoad/vivado.log
# Journal file: E:/Vivado Projects/ECE 3300/BCDCounterParallelLoad\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/Vivado Projects/ECE 3300/BCDCounterParallelLoad/project_1.xpr}
INFO: [Project 1-313] Project file moved from 'E:/Vivado Projects/ECE 3300L/project_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 734.391 ; gain = 99.078
update_compile_order -fileset sources_1
WARNING: [Common 17-9] Error reading message records.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Oct 25 13:30:15 2020...
d/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simmy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado Projects/ECE 3300/BCDCounterParallelLoad/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simmy_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado Projects/ECE 3300/BCDCounterParallelLoad/project_1.srcs/sources_1/new/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-311] analyzing module Counter1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado Projects/ECE 3300/BCDCounterParallelLoad/project_1.srcs/sim_1/new/simmy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simmy
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado Projects/ECE 3300/BCDCounterParallelLoad/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado Projects/ECE 3300/BCDCounterParallelLoad/project_1.sim/sim_1/behav/xsim'
"xelab -wto 96c7b1e07aec48f8a57cc3b88c1f5db4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simmy_behav xil_defaultlib.simmy xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 96c7b1e07aec48f8a57cc3b88c1f5db4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simmy_behav xil_defaultlib.simmy xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BCDCounter
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.simmy
Compiling module xil_defaultlib.glbl
Built simulation snapshot simmy_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado Projects/ECE 3300/BCDCounterParallelLoad/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simmy_behav -key {Behavioral:sim_1:Functional:simmy} -tclbatch {simmy.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source simmy.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simmy_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 809.734 ; gain = 15.879
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Vivado Projects/ECE 3300/BCDCounterParallelLoad/project_1.runs/synth_1

launch_runs synth_1 -jobs 4
[Sun Oct 25 13:29:21 2020] Launched synth_1...
Run output will be captured here: E:/Vivado Projects/ECE 3300/BCDCounterParallelLoad/project_1.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Vivado Projects/ECE 3300/BCDCounterParallelLoad/project_1.runs/synth_1

launch_runs synth_1 -jobs 4
[Sun Oct 25 13:29:45 2020] Launched synth_1...
Run output will be captured here: E:/Vivado Projects/ECE 3300/BCDCounterParallelLoad/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Oct 25 13:30:19 2020] Launched synth_1...
Run output will be captured here: E:/Vivado Projects/ECE 3300/BCDCounterParallelLoad/project_1.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado Projects/ECE 3300/BCDCounterParallelLoad/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simmy' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado Projects/ECE 3300/BCDCounterParallelLoad/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj simmy_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado Projects/ECE 3300/BCDCounterParallelLoad/project_1.srcs/sources_1/new/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-311] analyzing module BCDCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado Projects/ECE 3300/BCDCounterParallelLoad/project_1.srcs/sim_1/new/simmy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simmy
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado Projects/ECE 3300/BCDCounterParallelLoad/project_1.sim/sim_1/behav/xsim'
"xelab -wto 96c7b1e07aec48f8a57cc3b88c1f5db4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simmy_behav xil_defaultlib.simmy xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 96c7b1e07aec48f8a57cc3b88c1f5db4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simmy_behav xil_defaultlib.simmy xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BCDCounter
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.simmy
Compiling module xil_defaultlib.glbl
Built simulation snapshot simmy_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado Projects/ECE 3300/BCDCounterParallelLoad/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simmy_behav -key {Behavioral:sim_1:Functional:simmy} -tclbatch {simmy.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source simmy.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simmy_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 844.137 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Oct 25 13:31:54 2020...
