--------------------------------------------------------------------------------
Release 12.4 Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
C:/vmware-shared/ece453/l3/iseconfig/filter.filter -intstyle ise -v 3 -s 4 -n 3
-fastpaths -xml ece453_top_level.twx ece453_top_level.ncd -o
ece453_top_level.twr ece453_top_level.pcf

Design file:              ece453_top_level.ncd
Physical constraint file: ece453_top_level.pcf
Device,package,speed:     xc3s1500,fg676,-4 (PRODUCTION 1.39 2010-11-18)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock FPGA_CLK1
--------------+------------+------------+------------------+--------+
              |Max Setup to|Max Hold to |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
DIP_SW<0>     |    8.677(R)|   -3.739(R)|FPGA_CLK1_BUFGP   |   0.000|
DIP_SW<1>     |    7.771(R)|   -4.702(R)|FPGA_CLK1_BUFGP   |   0.000|
DIP_SW<2>     |    7.228(R)|   -3.804(R)|FPGA_CLK1_BUFGP   |   0.000|
DIP_SW<3>     |    7.120(R)|   -3.265(R)|FPGA_CLK1_BUFGP   |   0.000|
DIP_SW<4>     |    8.217(R)|   -4.895(R)|FPGA_CLK1_BUFGP   |   0.000|
DIP_SW<5>     |    6.927(R)|   -4.060(R)|FPGA_CLK1_BUFGP   |   0.000|
DIP_SW<6>     |    7.620(R)|   -4.661(R)|FPGA_CLK1_BUFGP   |   0.000|
DIP_SW<7>     |    8.194(R)|   -4.359(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<0>      |    1.224(R)|   -0.169(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<1>      |    0.921(R)|    0.080(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<2>      |    2.335(R)|   -1.061(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<3>      |    2.505(R)|   -1.207(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<4>      |    2.107(R)|   -0.881(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<5>      |    0.369(R)|    0.533(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<6>      |    0.407(R)|    0.503(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<7>      |    1.093(R)|   -0.046(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<8>      |    0.414(R)|    0.495(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<9>      |    0.863(R)|    0.098(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<10>     |    0.100(R)|    0.722(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<11>     |    0.136(R)|    0.693(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<12>     |    0.821(R)|    0.125(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<13>     |    0.814(R)|    0.134(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<14>     |    0.074(R)|    0.752(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<15>     |    0.767(R)|    0.183(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<16>     |    0.432(R)|    0.459(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<17>     |    0.093(R)|    0.730(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<18>     |    0.144(R)|    0.670(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<19>     |    0.467(R)|    0.418(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<20>     |    0.481(R)|    0.411(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<21>     |    0.773(R)|    0.205(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<22>     |    0.435(R)|    0.456(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_A<23>     |    0.041(R)|    0.791(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_CPLD_AS   |    1.695(R)|   -0.538(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_CPLD_BE0_B|    1.707(R)|   -0.552(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_CPLD_BE1_B|    1.441(R)|   -0.362(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_CPLD_BE2_B|    1.678(R)|   -0.564(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_CPLD_BE3_B|    1.827(R)|   -0.671(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_CPLD_RS5_B|    2.208(R)|   -0.964(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_CPLD_WS5_B|    1.564(R)|   -0.445(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<0>      |    1.782(R)|   -0.632(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<1>      |    1.391(R)|   -0.311(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<2>      |    2.041(R)|   -0.845(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<3>      |    1.033(R)|   -0.020(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<4>      |    1.250(R)|   -0.204(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<5>      |    1.064(R)|   -0.056(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<6>      |    1.672(R)|   -0.553(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<7>      |    1.894(R)|   -0.743(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<8>      |    2.097(R)|   -0.910(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<9>      |    2.529(R)|   -1.218(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<10>     |    1.795(R)|   -0.647(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<11>     |    1.417(R)|   -0.341(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<12>     |    1.777(R)|   -0.625(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<13>     |    1.725(R)|   -0.593(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<14>     |    1.820(R)|   -0.655(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<15>     |    1.431(R)|   -0.325(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<16>     |    1.415(R)|   -0.327(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<17>     |    0.794(R)|    0.174(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<18>     |    0.792(R)|    0.168(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<19>     |    0.596(R)|    0.324(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<20>     |    0.449(R)|    0.458(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<21>     |    0.610(R)|    0.308(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<22>     |    0.832(R)|    0.121(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<23>     |    0.777(R)|    0.185(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<24>     |    0.512(R)|    0.377(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<25>     |    1.182(R)|   -0.172(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<26>     |    0.868(R)|    0.077(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<27>     |    0.867(R)|    0.086(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<28>     |    0.818(R)|    0.150(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<29>     |    0.829(R)|    0.125(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<30>     |    0.821(R)|    0.140(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<31>     |    0.616(R)|    0.301(R)|FPGA_CLK1_BUFGP   |   0.000|
--------------+------------+------------+------------------+--------+

Clock FPGA_CLK1 to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
MZB_D<0>    |   14.056(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<1>    |   14.713(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<2>    |   14.357(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<3>    |   15.066(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<4>    |   13.369(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<5>    |   14.732(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<6>    |   14.563(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<7>    |   15.385(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<8>    |   14.519(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<9>    |   15.721(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<10>   |   15.250(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<11>   |   16.009(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<12>   |   16.038(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<13>   |   16.416(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<14>   |   16.332(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<15>   |   16.768(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<16>   |   14.255(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<17>   |   14.918(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<18>   |   14.255(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<19>   |   13.854(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<20>   |   13.873(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<21>   |   15.253(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<22>   |   14.558(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<23>   |   14.090(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<24>   |   14.559(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<25>   |   14.082(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<26>   |   14.825(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<27>   |   15.212(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<28>   |   15.213(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<29>   |   15.952(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<30>   |   15.535(R)|FPGA_CLK1_BUFGP   |   0.000|
MZB_D<31>   |   16.331(R)|FPGA_CLK1_BUFGP   |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock FPGA_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
FPGA_CLK1      |   19.912|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Feb 15 20:38:20 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 180 MB



