StdLib = [
    '#',
    '# StdLib for psMCU.',
    '# Contains Register addresses and bit indexes.',
    '#',
    '',
    '# #######################################',
    '# ########## System Registers ###########',
    '# #######################################',
    '',
    '# ############### SYS1 ##################',
    '@define SYS1           0x100    # (R/W) System Register 1.',
    '',
    '# Bits:',
    '@define S1_SHFT_IN     0        # [0]    (R/W) Bit that is shifted in while shifting.',
    '@define S1_C           1        # [1]    (R) ALU Carry in/out bit.',
    '@define S1_HC          2        # [2]    (R) ALU Half-carry out bit.',
    '@define S1_OVF         3        # [3]    (R) ALU Overflow flag.',
    '                                # [4..7] (R) Reserved. Always Reads 0.',
    '',
    '# Shifts and Masks:',
    '@define S1_SHFT_IN_S   0        # SHFT_IN field shift.',
    '@define S1_SHFT_IN_M   0x1      # SHFT_IN field mask.',
    '',
    '@define S1_C_S         1        # C field shift.',
    '@define S1_C_M         0x2      # C field mask.',
    '',
    '@define S1_HC_S        2        # HC field shift.',
    '@define S1_HC_M        0x4      # HC field mask.',
    '',
    '@define S1_OVF_S       3        # OVF field shift.',
    '@define S1_OVF_M       0x8      # OVF field mask.',
    '',
    '# ############### SYS2 ##################',
    '@define SYS2           0x101    # (R/W) System Register 2.',
    '',
    '# Bits:',
    '                                # [0..3] (R/W) RAM Page.',
    '                                # [4..6] (R) Clock Frequency.',
    '                                # [7] (R) Reserved. Always Reads 0.',
    '',
    '# Shifts and Masks:',
    '@define S2_PAGE_S      0        # PAGE field shift.',
    '@define S2_PAGE_M      0xf      # PAGE field mask.',
    '',
    '@define S2_FREQ_S      4        # FREQ field shift.',
    '@define S2_FREQ_M      0x70     # FREQ field shift.',
    '',
    '# ############### SYS3 ##################',
    '@define SYS3           0x102    # (R/W) System Register 3',
    '',
    '# Bits:',
    '@define S3_INT_EN      0        # [0]    (R/W) Interrupt Enable bit.',
    '@define S3_INT_BTN_F   1        # [1]    (R/W) Button Interrupt flag.',
    '@define S3_A0          2        # [2]    (R) Reads 1 if A==0. 0 Otherwise.',
    '@define S3_B0          3        # [3]    (R) Reads 1 if B==0. 0 Otherwise.',
    '@define S3_AB          4        # [4]    (R) Reads 1 if A==B. 0 Otherwise.',
    '@define S3_AgreaterB   5        # [5]    (R) Reads 1 if A>B. 0 Otherwise.',
    '@define S3_BlessA      5        # (Alias)',
    '@define S3_BgreaterA   6        # [6]    (R) Reads 1 if A<B. 0 Otherwise.',
    '@define S3_AlessB      6        # (Alias)',
    '                                # [6..7] (R) Reserved. Always Reads 0.	',
    '',
    '# Shifts and Masks:',
    '@define S3_INT_EN_S    0        # INT_EN field shift.',
    '@define S3_INT_EN_M    1        # INT_EN field mask.',
    '',
    '@define S3_INT_BTN_F_S 1        # INT_BTN_F field shift.',
    '@define S3_INT_BTN_F_M 0x2      # INT_BTN_F field mask.',
]
