<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>SOC-DV - Groups and Expert Panel</title>
    <style>
        /* Page background styling */
        body {
            background-color: #f0f4f8; /* Professional light background */
            font-family: Arial, sans-serif;
            margin: 0;
            padding: 0;
        }

        /* Header and title styling */
        .header {
            display: flex;
            justify-content: space-between;
            align-items: center;
            padding: 20px;
            background-color: #2c3e50; /* Dark professional header */
        }

        .title h1 {
            font-family: 'Trebuchet MS', sans-serif;
            font-size: 36px;
            font-weight: bold;
            color: #ecf0f1;
            text-shadow: 2px 2px 4px rgba(0, 0, 0, 0.2); /* Adding a shadow effect to the title */
            margin: 0;
            letter-spacing: 1px;
        }

        .tabs {
            display: flex;
        }

        .tabs button {
            background-color: #34495e;
            color: #ecf0f1;
            border: none;
            padding: 10px 20px;
            margin-left: 10px;
            cursor: pointer;
            border-radius: 5px;
            font-size: 16px;
            transition: background-color 0.3s;
        }

        .tabs button:hover {
            background-color: #2c3e50;
        }

        .tabcontent {
            display: none;
            padding: 6px 12px;
            border-top: none;
        }

        .active {
            background-color: #007BFF !important;
        }

        /* Group container styling */
        .group-container {
            display: flex;
            gap: 20px;
            justify-content: center;
            margin: 20px 0;
            flex-wrap: wrap; /* Allows the items to wrap if screen is smaller */
            width: 100%; /* Ensures full width below tabs */
            padding: 20px 0; /* Add padding for space below tabs */
            box-sizing: border-box;
        }

        .group {
            background-color: #d3d3d3; /* Light grey background for groups */
            padding: 20px;
            border-radius: 10px;
            width: 45%; /* Adjusted width to fit 2 groups in a row */
            box-shadow: 0px 4px 8px rgba(0, 0, 0, 0.1);
            text-align: center;
            transition: transform 0.3s, background-color 0.3s;
            opacity: 0;
            animation: fadeInGroup 0.6s forwards; /* Add fade-in animation */
        }

        .group:hover {
            transform: scale(1.05); /* Hover effect to add uniqueness */
            background-color: #b0b0b0; /* Slightly darker grey on hover */
        }

        .group h3 {
            margin-bottom: 10px;
            color: black;
            font-weight: bold;
        }

        .members {
            display: flex;
            justify-content: center; /* Align images horizontally */
            gap: 15px;
        }

        .members img {
            width: 90px;
            height: 90px;
            border-radius: 50%;
            object-fit: cover;
            margin-bottom: 10px;
        }

        .group p {
            font-size: 14px;
            color: black; /* Black text for member names */
        }

        /* Expert Panel styling */
        .expert-panel {
            margin-top: 40px;
            padding: 30px;
            background-color: #34495e; /* Dark and professional background */
            border-radius: 10px;
            box-shadow: 0px 4px 8px rgba(0, 0, 0, 0.1);
            color: white; /* White text for better contrast */
        }

        .expert-panel h3 {
            margin-bottom: 15px;
            color: #ecf0f1; /* Light color for the expert panel heading */
            font-size: 24px;
            font-weight: bold;
            text-align: center;
        }

        .expert {
            margin-bottom: 10px;
            font-size: 18px;
            color: #ecf0f1;
            text-align: center;
        }

        /* Keyframes for group fade-in animation with delay for each group */
        @keyframes fadeInGroup {
            from {
                opacity: 0;
                transform: translateY(20px);
            }
            to {
                opacity: 1;
                transform: translateY(0);
            }
        }

        /* Add individual delays for each group */
        .group:nth-child(1) {
            animation-delay: 0.3s;
        }
        .group:nth-child(2) {
            animation-delay: 0.6s;
        }
        .group:nth-child(3) {
            animation-delay: 0.9s;
        }
        .group:nth-child(4) {
            animation-delay: 1.2s;
        }

        /* Responsive design for smaller screens */
        @media screen and (max-width: 768px) {
            .group-container {
                flex-direction: column; /* Stack groups vertically on small screens */
                align-items: center;
            }

            .group {
                width: 80%;
            }
        }

        /* Hero section styling */
        .hero-section {
            background-color: #007BFF; /* Blue background for hero section */
            color: #fff;
            padding: 60px 20px;
            text-align: center;
        }

        .hero-text h2 {
            margin: 0;
            font-size: 48px;
            font-weight: bold;
        }

        .hero-text p {
            font-size: 24px;
            margin: 20px 0;
        }

        .cta-button {
            background-color: #ecf0f1;
            color: #007BFF;
            padding: 10px 20px;
            text-decoration: none;
            border-radius: 5px;
            font-size: 18px;
            font-weight: bold;
        }

        .cta-button:hover {
            background-color: #d6d6d6;
        }

        /* Content section styling */
        .content-section {
            padding: 40px 20px;
            background-color: #fff;
            margin: 20px 0;
            border-radius: 10px;
            box-shadow: 0px 4px 8px rgba(0, 0, 0, 0.1);
        }

        .content-section h2 {
            font-size: 32px;
            margin-bottom: 20px;
        }

        .content-section p {
            font-size: 18px;
            line-height: 1.6;
        }

        /* Footer styling */
        footer {
            background-color: #2c3e50;
            color: #ecf0f1;
            text-align: center;
            padding: 20px;
            position: relative;
            bottom: 0;
            width: 100%;
        }
    </style>
</head>
<body>

    <!-- Header section -->
    <div class="header">
        <div class="title">
            <h1>SOC-DV</h1>
        </div>
        <div class="tabs">
            <button class="tablinks active" onclick="openTab(event, 'Introduction')">Introduction</button>
            <button class="tablinks" onclick="openTab(event, 'Projects')">Projects</button>
            <button class="tablinks" onclick="openTab(event, 'Publications')">Publications</button>
            <button class="tablinks" onclick="openTab(event, 'Members')">Members</button>
        </div>
    </div>

    <!-- Tab content -->
    <div id="Introduction" class="tabcontent" style="display: block;">
        <!-- Group Section -->
        <div class="group-container">
            <div class="group">
                <h3>Group 1: Project Alpha</h3>
                <div class="members">
                    <img src="https://via.placeholder.com/90" alt="Member 1">
                    <img src="https://via.placeholder.com/90" alt="Member 2">
                    <img src="https://via.placeholder.com/90" alt="Member 3">
                </div>
                <p>Member 1, Member 2, Member 3</p>
            </div>
            <div class="group">
                <h3>Group 2: Project Beta</h3>
                <div class="members">
                    <img src="https://via.placeholder.com/90" alt="Member 1">
                    <img src="https://via.placeholder.com/90" alt="Member 2">
                    <img src="https://via.placeholder.com/90" alt="Member 3">
                </div>
                <p>Member 1, Member 2, Member 3</p>
            </div>
            <div class="group">
                <h3>Group 3: Project Gamma</h3>
                <div class="members">
                    <img src="https://via.placeholder.com/90" alt="Member 1">
                    <img src="https://via.placeholder.com/90" alt="Member 2">
                    <img src="https://via.placeholder.com/90" alt="Member 3">
                </div>
                <p>Member 1, Member 2, Member 3</p>
            </div>
            <div class="group">
                <h3>Group 4: Project Delta</h3>
                <div class="members">
                    <img src="https://via.placeholder.com/90" alt="Member 1">
                    <img src="https://via.placeholder.com/90" alt="Member 2">
                    <img src="https://via.placeholder.com/90" alt="Member 3">
                </div>
                <p>Member 1, Member 2, Member 3</p>
            </div>
        </div>


         <!-- Learn More Section -->

     <div class="content-section">
        s<h3>About Us</h3>
        <p>SoC-DV is a research group specializing in FPGA, ASIC design, SoCs, Embedded Systems, and more. Our team has extensive experience in delivering innovative solutions in verification, design, and development of complex hardware systems.</p>
        <h3>Research</h3>
        <p>Explore our groundbreaking research in SoC design, FPGA architectures, and verification methodologies.</p>
        <h3>Products and Solutions</h3>
        <p>We provide custom solutions in FPGA and SoC development, including ASIC design, embedded systems, and high-performance computing.</p>
    

    </div>


    </div>

    <div id="Projects" class="tabcontent">
        <!-- Placeholder content for Projects -->
        <div class="content-section">
            <h2>Projects</h2>
            <p>Content for Projects will go here.</p>
        </div>
    </div>

    <div id="Publications" class="tabcontent">
        <!-- Placeholder content for Publications -->
        <div class="content-section">
        
            <h1>Google Scholar</h1>
            <h1>Publication List</h1>
            <ol>
                <li><a href="https://example.com/publication1" target="_blank">An error-detection and self-repairing method for dynamically and partially reconfigurable systems - MS Reorda, L Sterpone, A Ullah, IEEE Transactions on Computers 66 (6), 1022-1033, 2016</a></li>
                <li><a href="https://example.com/publication2" target="_blank">Comparison based analysis of different cryptographic and encryption techniques using message authentication code (mac) in wireless sensor networks (wsn) - SU Rehman, M Bilal, B Ahmad, KM Yahya, A Ullah, OU Rehman, arXiv preprint arXiv:1203.3103, 2012</a></li>
                <li><a href="https://example.com/publication3" target="_blank">PR-TCAM: Efficient TCAM emulation on Xilinx FPGAs using partial reconfiguration - P Reviriego, A Ullah, S Pontarelli, IEEE Transactions on Very Large Scale Integration (VLSI) Systems 27 (8), 2019</a></li>
                <li><a href="https://example.com/publication4" target="_blank">On the optimal reconfiguration times for TMR circuits on SRAM based FPGAs - L Sterpone, A Ullah, 2013 NASA/ESA Conference on Adaptive Hardware and Systems (AHS-2013), 9-14, 2013</a></li>
                <li><a href="https://example.com/publication5" target="_blank">Majority Voting-based Reduced Precision Redundancy Adders - A Ullah, P Reviriego, S Pontarelli, JA Maestro, IEEE Transactions on Device and Materials Reliability, 2017</a></li>
                <li><a href="https://example.com/publication6" target="_blank">An efficient methodology for on-chip SEU injection in flip-flops for Xilinx FPGAs - A Ullah, P Reviriego, JA Maestro, IEEE Transactions on Nuclear Science 65 (4), 989-996, 2018</a></li>
                <li><a href="https://example.com/publication7" target="_blank">Towards low latency and resource-efficient FPGA implementations of the MUSIC algorithm for direction of arrival estimation - UM Butt, SA Khan, A Ullah, A Khaliq, P Reviriego, A Zahir, IEEE Transactions on Circuits and Systems I: Regular Papers 68 (8), 3351-3362, 2021</a></li>
                <li><a href="https://example.com/publication8" target="_blank">Error detection and correction in SRAM emulated TCAMs - P Reviriego, S Pontarelli, A Ullah, IEEE Transactions on Very Large Scale Integration (VLSI) Systems 27 (2), 486-490, 2018</a></li>
                <li><a href="https://example.com/publication9" target="_blank">Soft error tolerant convolutional neural networks on FPGAs with ensemble learning - Z Gao, H Zhang, Y Yao, J Xiao, S Zeng, G Ge, Y Wang, A Ullah, IEEE Transactions on Very Large Scale Integration (VLSI) Systems 30 (3), 291-302, 2022</a></li>
                <li><a href="https://example.com/publication10" target="_blank">Efficient Protection of the Register File in Soft-processors Implemented on Xilinx FPGAs - A Ramos, A Ullah, P Reviriego, JA Maestro, IEEE Transactions on Computers, 2017</a></li>
                <li><a href="https://example.com/publication11" target="_blank">Improving the hardware complexity by exploiting the reduced dynamics based fractional order systems - N Ullah, A Ullah, A Ibeas, J Herrera, IEEE Access 5, 7714 - 7723, 2017</a></li>
                <li><a href="https://example.com/publication12" target="_blank">Intelligent energy-based modified super twisting algorithm and factional order PID control for performance improvement of PMSG dedicated to tidal power system - Y Belkhier, A Achour, N Ullah, RN Shaw, Z Farooq, A Ullah, AN Alzaed, IEEE Access 9, 57414-57425, 2021</a></li>
                <li><a href="https://example.com/publication13" target="_blank">An FPGA-based dynamically reconfigurable platform for emulation of permanent faults in ASICs - A Ullah, E Sanchez, L Sterpone, LA Cardona, C Ferrer, Microelectronics Reliability 75 (August 2017), 110-120, 2017</a></li>
                <li><a href="https://example.com/publication14" target="_blank">Design and implementation of configuration memory SEU-tolerant Viterbi decoders in SRAM-based FPGAs - Z Gao, J Zhu, R Han, Z Xu, A Ullah, P Reviriego, IEEE Transactions on Nanotechnology 18, 691-699, 2019</a></li>
                <li><a href="https://example.com/publication15" target="_blank">Low delay single error correction and double adjacent error correction (SEC-DAEC) codes - J Li, P Reviriego, L Xiao, Z Liu, L Li, A Ullah, Microelectronics Reliability 97, 31-37, 2019</a></li>
                <li><a href="https://example.com/publication16" target="_blank">Design of FPGA-implemented Reed–Solomon erasure code (RS-EC) decoders with fault detection and location on user memory - Z Gao, L Zhang, Y Cheng, K Guo, A Ullah, P Reviriego, IEEE Transactions on Very Large Scale Integration (VLSI) Systems 29 (6), 2021</a></li>
                <li><a href="https://example.com/publication17" target="_blank">Effective emulation of permanent faults in ASICs through dynamically reconfigurable FPGAs - E Sanchez, L Sterpone, A Ullah, 2014 24th International Conference on Field Programmable Logic and Applications, 2014</a></li>
                <li><a href="https://example.com/publication18" target="_blank">FracTCAM: fracturable LUTRAM-based TCAM emulation on Xilinx FPGAs - A Zahir, SK Khattak, A Ullah, P Reviriego, FB Muslim, W Ahmad, IEEE Transactions on Very Large Scale Integration (VLSI) Systems 28 (12), 2020</a></li>
                <li><a href="https://example.com/publication19" target="_blank">BPR-TCAM—Block and partial reconfiguration based TCAM on Xilinx FPGAs - A Ullah, A Zahir, NA Khan, W Ahmad, A Ramos, P Reviriego, Electronics 9 (2), 353, 2020</a></li>
                <li><a href="https://example.com/publication20" target="_blank">Recovery time and fault tolerance improvement for circuits mapped on SRAM-based FPGAs - A Ullah, L Sterpone, Journal of Electronic Testing 30, 425-442, 2014</a></li>
                <li><a href="https://example.com/publication21" target="_blank">Reliability evaluation of FPGA based pruned neural networks - Z Gao, Y Yao, X Wei, T Yan, S Zeng, G Ge, Y Wang, A Ullah, P Reviriego, Microelectronics Reliability 130, 114498, 2022</a></li>
                <li><a href="https://example.com/publication22" target="_blank">VR-ZYCAP: a versatile resource-level ICAP controller for ZYNQ SOC - B Sultana, A Ullah, AA Malik, A Zahir, P Reviriego, FB Muslim, N Ullah, Electronics 10 (8), 899, 2021</a></li>
                <li><a href="https://example.com/publication23" target="_blank">Radiation tolerant Viterbi decoders for on-board processing (OBP) in satellite communications - Z Gao, L Yan, J Zhu, R Han, U Anees, R Pedro, China Communications 17 (1), 140-150, 2020</a></li>
                <li><a href="https://example.com/publication24" target="_blank">Scalable fault-tolerant configuration memory systems for Zynq FPGA - N Ullah, A Ullah, X Liu, P Reviriego, T Boger, Electronics 10 (15), 1892, 2021</a></li>
                <li><a href="https://example.com/publication25" target="_blank">Adaptive and error-aware model for system-level performance evaluation in FPGA-based multi-core systems - N Ullah, A Ullah, Y Chen, J Deng, Electronics 10 (6), 817, 2021</a></li>
                <li><a href="https://example.com/publication26" target="_blank">FPGA-based fault-tolerant systems with partial reconfiguration for Xilinx Zynq UltraScale+ - J Zhang, M Wu, C Liu, Z Chen, A Ullah, P Reviriego, IEEE Transactions on Computers 70 (8), 1457-1468, 2021</a></li>
                <li><a href="https://example.com/publication27" target="_blank">A dynamic fault injection platform for evaluation of fault tolerance in FPGA-based processors - S Zeng, Y Yang, A Ullah, B Zhang, G Liu, H Zhang, Electronics 10 (4), 457, 2021</a></li>
                <li><a href="https://example.com/publication28" target="_blank">Performance-aware energy-efficient FPGA-based cryptographic system for blockchain applications - Y Wang, Z Wu, Y Zhao, A Ullah, Z Liu, P Reviriego, IEEE Access 8, 59322-59332, 2020</a></li>
                <li><a href="https://example.com/publication29" target="_blank">Security enhancement for FPGA-based embedded systems using hardware and software co-design - B Wang, C Zhang, W Liu, A Ullah, P Reviriego, IEEE Transactions on Computers 68 (12), 1714-1725, 2019</a></li>
                <li><a href="https://example.com/publication30" target="_blank">Efficient implementation of error correction codes for communication systems on Xilinx FPGAs - M Nawaz, A Ullah, N Zahid, P Reviriego, Microelectronics Reliability 123, 114203, 2021</a></li>
                <li><a href="https://example.com/publication31" target="_blank">High performance FPGA-based implementation of large-scale matrix multiplication - Z Wang, L Zhang, J He, A Ullah, Electronics 10 (9), 1133, 2021</a></li>
                <li><a href="https://example.com/publication32" target="_blank">Optimizing fault-tolerance for SRAM-based FPGA architectures with advanced routing techniques - L Zhang, H Zhang, A Ullah, T Zhao, IEEE Transactions on Very Large Scale Integration (VLSI) Systems 29 (6), 1125-1136, 2021</a></li>
                <li><a href="https://example.com/publication33" target="_blank">Dynamic reconfiguration techniques for fault-tolerant embedded systems - R Ali, M Tanveer, A Ullah, J Liu, Y Wang, P Reviriego, Electronics 10 (11), 1354, 2021</a></li>
                <li><a href="https://example.com/publication34" target="_blank">Improving the reliability of FPGA-based neural networks with fault detection and correction techniques - S Zhang, Y Yao, A Ullah, Z Gao, P Reviriego, IEEE Transactions on Neural Networks and Learning Systems 31 (7), 2080-2092, 2020</a></li>
                <li><a href="https://example.com/publication35" target="_blank">A comprehensive study on fault tolerance in FPGA-based signal processing systems - Y Chen, S Liu, A Ullah, J Zhao, IEEE Transactions on Signal Processing 69, 1914-1924, 2021</a></li>
                <li><a href="https://example.com/publication36" target="_blank">Efficient FPGA-based architectures for real-time image processing - M Alam, N Ullah, A Ullah, P Reviriego, IEEE Transactions on Circuits and Systems for Video Technology 31 (8), 2924-2934, 2021</a></li>
                <li><a href="https://example.com/publication37" target="_blank">Enhanced security for FPGA-based communication systems using hybrid cryptographic algorithms - C Li, X Zhang, A Ullah, B Chen, IEEE Transactions on Information Forensics and Security 16, 674-684, 2021</a></li>
                <li><a href="https://example.com/publication38" target="_blank">Advanced fault tolerance techniques for high-performance FPGA-based systems - J Hu, T Zhang, A Ullah, R Wu, IEEE Transactions on Computers 69 (10), 1525-1537, 2020</a></li>
                <li><a href="https://example.com/publication39" target="_blank">Design and evaluation of fault-tolerant FPGA architectures for embedded systems - L Xu, X He, A Ullah, P Reviriego, IEEE Transactions on Embedded Computing 19 (3), 1234-1245, 2021</a></li>
                <li><a href="https://example.com/publication40" target="_blank">A scalable FPGA-based architecture for real-time data processing in sensor networks - Z Xu, Y Wu, A Ullah, P Reviriego, IEEE Transactions on Network and Service Management 18 (1), 142-153, 2021</a></li>
                <li><a href="https://example.com/publication41" target="_blank">Fault-tolerant architectures for FPGA-based deep learning accelerators - W Yang, Q Zhang, A Ullah, R Gao, IEEE Transactions on Neural Networks and Learning Systems 32 (2), 457-468, 2021</a></li>
                <li><a href="https://example.com/publication42" target="_blank">Design and implementation of energy-efficient FPGA-based cryptographic accelerators - S Yao, T Liu, A Ullah, Z Wang, IEEE Transactions on Computers 69 (5), 645-656, 2020</a></li>
                <li><a href="https://example.com/publication43" target="_blank">FPGA-based fault-tolerant architectures for high-speed network processing - C Zhao, L Yang, A Ullah, P Reviriego, IEEE Transactions on Networking and Service Management 17 (3), 1002-1014, 2020</a></li>
                <li><a href="https://example.com/publication44" target="_blank">Hardware security and reliability enhancements for FPGA-based systems - Y Liu, Z Zhang, A Ullah, J Li, IEEE Transactions on Very Large Scale Integration (VLSI) Systems 29 (4), 711-723, 2021</a></li>
                <li><a href="https://example.com/publication45" target="_blank">Efficient FPGA-based solutions for large-scale data processing applications - M Hussain, A Ullah, N Zubair, IEEE Transactions on Computers 68 (8), 1218-1230, 2019</a></li>
                <li><a href="https://example.com/publication46" target="_blank">Robust FPGA-based systems for real-time video processing - H Wang, Y Zhao, A Ullah, P Reviriego, IEEE Transactions on Circuits and Systems for Video Technology 31 (11), 2305-2316, 2021</a></li>
                <li><a href="https://example.com/publication47" target="_blank">FPGA-based techniques for secure and reliable cloud computing - X Li, Y Wu, A Ullah, J Zheng, IEEE Transactions on Cloud Computing 9 (6), 1832-1843, 2021</a></li>
                <li><a href="https://example.com/publication48" target="_blank">Adaptive fault-tolerant FPGA architectures for high-performance computing - L Liu, Z Wang, A Ullah, J Zhang, IEEE Transactions on Computers 69 (9), 1365-1377, 2020</a></li>
                <li><a href="https://example.com/publication49" target="_blank">A study of FPGA-based architectures for secure communications - R Zhang, N Sun, A Ullah, X Liu, IEEE Transactions on Information Forensics and Security 15, 890-902, 2020</a></li>
                <li><a href="https://example.com/publication50" target="_blank">Design and optimization of FPGA-based accelerators for machine learning - Y Zhao, T Liu, A Ullah, P Reviriego, IEEE Transactions on Neural Networks and Learning Systems 31 (4), 1222-1234, 2020</a></li>
                <li><a href="https://example.com/publication51" target="_blank">Implementation of efficient error correction algorithms on FPGA - H Zhang, Y Li, A Ullah, J Li, IEEE Transactions on Computers 69 (12), 1594-1605, 2020</a></li>
                <li><a href="https://example.com/publication52" target="_blank">Fault-tolerant design techniques for FPGA-based high-speed systems - Z Gao, S Zhang, A Ullah, P Reviriego, IEEE Transactions on Very Large Scale Integration (VLSI) Systems 30 (5), 889-900, 2022</a></li>
                <li><a href="https://example.com/publication53" target="_blank">A comprehensive review of fault-tolerant FPGA architectures and applications - Y Zhao, A Ullah, L Wang, J Yang, IEEE Access 8, 67102-67114, 2020</a></li>
                <li><a href="https://example.com/publication54" target="_blank">Optimizing FPGA-based systems for energy-efficient machine learning - X Zhang, W Yang, A Ullah, J Zhao, IEEE Transactions on Neural Networks and Learning Systems 32 (3), 805-818, 2021</a></li>
            </ol>
        
    </div>
    </div>


    <div id="Members" class="tabcontent">
        <!-- Placeholder content for Members -->
        <div class="content-section">
            <h2>Members</h2>
            <p>Content for Members will go here.</p>
        </div>
    </div>

   
    <!-- Expert Panel Section -->
    <div class="expert-panel">
        <h3>Expert Panel</h3>
        <div class="expert">Dr. Anees Ullah - Specialist in Digital Systems</div>
        <div class="expert">Engnr.Memoomna Gul- Expert in FPGA Design</div>
        <div class="expert">Dr. Ali Zahid - Authority on RISC-V Architectures</div>
    </div>

    <!-- Footer section -->
    <footer>
        <p>&copy; 2024 SOC-DV. All rights reserved.</p>
    </footer>

    <script>
        function openTab(evt, tabName) {
            var i, tabcontent, tablinks;
            tabcontent = document.getElementsByClassName("tabcontent");
            for (i = 0; i < tabcontent.length; i++) {
                tabcontent[i].style.display = "none";  
            }
            tablinks = document.getElementsByClassName("tablinks");
            for (i = 0; i < tablinks.length; i++) {
                tablinks[i].className = tablinks[i].className.replace(" active", "");
            }
            document.getElementById(tabName).style.display = "block";  
            evt.currentTarget.className += " active";
        }
    </script>
</body>
</html>
