// Seed: 2457475542
module module_0;
endmodule
module module_1 (
    input wire id_0,
    output supply0 id_1,
    output tri1 id_2,
    input wor id_3,
    output tri0 id_4,
    input wire id_5,
    input wire id_6
    , id_9,
    input wand id_7
);
  assign id_1 = 1 ** id_0;
  module_0 modCall_1 ();
  assign id_2 = 1;
endmodule
module module_2 #(
    parameter id_12 = 32'd77
) (
    input wor id_0,
    input wire id_1,
    input uwire id_2,
    output wor id_3,
    output supply0 id_4,
    output supply0 id_5,
    input wand id_6,
    output logic id_7,
    output wand id_8,
    input wand id_9,
    input tri0 id_10,
    input wand id_11,
    input supply1 _id_12,
    output tri id_13,
    input wand id_14,
    input wor id_15,
    input wand id_16,
    input wor id_17,
    input tri1 id_18,
    input tri id_19,
    input tri1 id_20
);
  logic [-1 : 1] id_22;
  ;
  tri [-1 : id_12] id_23, id_24;
  assign id_24 = 1;
  module_0 modCall_1 ();
  parameter id_25 = 1;
  always @(id_19) id_7 = -1;
endmodule
