G5PLACER_32_64_BIT_EXT=64
DESIGN=DRM2_top
DESDIR=E:\alicetof\firmware\DRM2_rev2.0\DRM2_Zvtwelfth_fw\designer\DRM2_top
FAM=IGLOO2
DIE=PA4MGL7500
PACKAGE=fg676
SPEED=-1
VOLTAGE=1.2
TEMPR=COM
VOLTR=COM
VCCI_1.2_VOLTR=COM
VCCI_1.5_VOLTR=COM
VCCI_1.8_VOLTR=COM
VCCI_2.5_VOLTR=COM
VCCI_3.3_VOLTR=COM
PDC_IMPORT_HARDERROR=1
RGB_COUNT=8
LAYOUT_MODE=TIMING_DRIVEN
INCREMENTAL_MODE=OFF
PA4GDEV_IOFF_COMBINING=1
PA4_LAYOUT_HIGH_EFFORT_MODE=1
PA5_LAYOUT_HIGH_EFFORT_MODE=1
PDPR=0
PA4_PHYS_OPT_MODE=0
PA5_PHYS_OPT_MODE=0
PA4_LAYOUT_SEQ_OPT_MODE=0
PA5_LAYOUT_SEQ_OPT_MODE=0
RANDOM_SEED=28
NETLIST_TYPE=EDIF
MINDELAYG4_REPAIR=0
MINDELAYG5_REPAIR=0
LAYOUT_STATE=NOT_VALID
PDC_FILE=E:\alicetof\firmware\DRM2_rev2.0\DRM2_Zvtwelfth_fw\constraint\io\pinout_DRM2.pdc,,E:\alicetof\firmware\DRM2_rev2.0\DRM2_Zvtwelfth_fw\constraint\fp\DRM2_top_derived_constraints.pdc,,E:\alicetof\firmware\DRM2_rev2.0\DRM2_Zvtwelfth_fw\constraint\fp\GBTXtest_main.fp.pdc,,
USE_CONSTRAINT_FLOW=1
TARGET_DEVICES_FOR_MIGRATION='PA4MGL7500 '
RESTRICTPROBEPINS=0
RESTRICTSPIPINS=0
