# Benchmark "shift_reg_break_dv" written by ABC on Sun Jul 13 20:25:50 2025
.model shift_reg_break_dv
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins_valid outs_ready
.outputs ins_ready outs[0] outs[1] outs[2] outs[3] outs[4] outs[5] outs[6] \
 outs[7] outs[8] outs_valid

.latch        n50 Memory[0][0]  2
.latch        n55 Memory[0][1]  2
.latch        n60 Memory[0][2]  2
.latch        n65 Memory[0][3]  2
.latch        n70 Memory[0][4]  2
.latch        n75 Memory[0][5]  2
.latch        n80 Memory[0][6]  2
.latch        n85 Memory[0][7]  2
.latch        n90 Memory[0][8]  2
.latch        n95 Memory[1][0]  2
.latch       n100 Memory[1][1]  2
.latch       n105 Memory[1][2]  2
.latch       n110 Memory[1][3]  2
.latch       n115 Memory[1][4]  2
.latch       n120 Memory[1][5]  2
.latch       n125 Memory[1][6]  2
.latch       n130 Memory[1][7]  2
.latch       n135 Memory[1][8]  2
.latch       n140 Memory[2][0]  2
.latch       n145 Memory[2][1]  2
.latch       n150 Memory[2][2]  2
.latch       n155 Memory[2][3]  2
.latch       n160 Memory[2][4]  2
.latch       n165 Memory[2][5]  2
.latch       n170 Memory[2][6]  2
.latch       n175 Memory[2][7]  2
.latch       n180 Memory[2][8]  2
.latch       n185 control.valid_reg[0]  2
.latch       n190 control.valid_reg[1]  2
.latch       n195 control.valid_reg[2]  2

.names outs_ready control.valid_reg[2] ins_ready
01 0
.names Memory[0][0] ins_ready new_n116
10 1
.names ins[0] ins_ready new_n117
11 1
.names new_n116 new_n117 n50
00 0
.names Memory[0][1] ins_ready new_n119
10 1
.names ins[1] ins_ready new_n120_1
11 1
.names new_n119 new_n120_1 n55
00 0
.names Memory[0][2] ins_ready new_n122
10 1
.names ins[2] ins_ready new_n123
11 1
.names new_n122 new_n123 n60
00 0
.names Memory[0][3] ins_ready new_n125_1
10 1
.names ins[3] ins_ready new_n126
11 1
.names new_n125_1 new_n126 n65
00 0
.names Memory[0][4] ins_ready new_n128
10 1
.names ins[4] ins_ready new_n129
11 1
.names new_n128 new_n129 n70
00 0
.names Memory[0][5] ins_ready new_n131
10 1
.names ins[5] ins_ready new_n132
11 1
.names new_n131 new_n132 n75
00 0
.names Memory[0][6] ins_ready new_n134
10 1
.names ins[6] ins_ready new_n135_1
11 1
.names new_n134 new_n135_1 n80
00 0
.names Memory[0][7] ins_ready new_n137
10 1
.names ins[7] ins_ready new_n138
11 1
.names new_n137 new_n138 n85
00 0
.names Memory[0][8] ins_ready new_n140_1
10 1
.names ins[8] ins_ready new_n141
11 1
.names new_n140_1 new_n141 n90
00 0
.names Memory[1][0] ins_ready new_n143
10 1
.names Memory[0][0] ins_ready new_n144
11 1
.names new_n143 new_n144 n95
00 0
.names Memory[1][1] ins_ready new_n146
10 1
.names Memory[0][1] ins_ready new_n147
11 1
.names new_n146 new_n147 n100
00 0
.names Memory[1][2] ins_ready new_n149
10 1
.names Memory[0][2] ins_ready new_n150_1
11 1
.names new_n149 new_n150_1 n105
00 0
.names Memory[1][3] ins_ready new_n152
10 1
.names Memory[0][3] ins_ready new_n153
11 1
.names new_n152 new_n153 n110
00 0
.names Memory[1][4] ins_ready new_n155_1
10 1
.names Memory[0][4] ins_ready new_n156
11 1
.names new_n155_1 new_n156 n115
00 0
.names Memory[1][5] ins_ready new_n158
10 1
.names Memory[0][5] ins_ready new_n159
11 1
.names new_n158 new_n159 n120
00 0
.names Memory[1][6] ins_ready new_n161
10 1
.names Memory[0][6] ins_ready new_n162
11 1
.names new_n161 new_n162 n125
00 0
.names Memory[1][7] ins_ready new_n164
10 1
.names Memory[0][7] ins_ready new_n165_1
11 1
.names new_n164 new_n165_1 n130
00 0
.names Memory[1][8] ins_ready new_n167
10 1
.names Memory[0][8] ins_ready new_n168
11 1
.names new_n167 new_n168 n135
00 0
.names Memory[2][0] ins_ready new_n170_1
10 1
.names Memory[1][0] ins_ready new_n171
11 1
.names new_n170_1 new_n171 n140
00 0
.names Memory[2][1] ins_ready new_n173
10 1
.names Memory[1][1] ins_ready new_n174
11 1
.names new_n173 new_n174 n145
00 0
.names Memory[2][2] ins_ready new_n176
10 1
.names Memory[1][2] ins_ready new_n177
11 1
.names new_n176 new_n177 n150
00 0
.names Memory[2][3] ins_ready new_n179
10 1
.names Memory[1][3] ins_ready new_n180_1
11 1
.names new_n179 new_n180_1 n155
00 0
.names Memory[2][4] ins_ready new_n182
10 1
.names Memory[1][4] ins_ready new_n183
11 1
.names new_n182 new_n183 n160
00 0
.names Memory[2][5] ins_ready new_n185_1
10 1
.names Memory[1][5] ins_ready new_n186
11 1
.names new_n185_1 new_n186 n165
00 0
.names Memory[2][6] ins_ready new_n188
10 1
.names Memory[1][6] ins_ready new_n189
11 1
.names new_n188 new_n189 n170
00 0
.names Memory[2][7] ins_ready new_n191
10 1
.names Memory[1][7] ins_ready new_n192
11 1
.names new_n191 new_n192 n175
00 0
.names Memory[2][8] ins_ready new_n194
10 1
.names Memory[1][8] ins_ready new_n195_1
11 1
.names new_n194 new_n195_1 n180
00 0
.names control.valid_reg[0] ins_ready new_n197
10 1
.names ins_valid ins_ready new_n198
11 1
.names new_n197 new_n198 new_n199
00 1
.names rst new_n199 n185
00 1
.names control.valid_reg[1] ins_ready new_n201
10 1
.names control.valid_reg[0] ins_ready new_n202
11 1
.names new_n201 new_n202 new_n203
00 1
.names rst new_n203 n190
00 1
.names control.valid_reg[1] ins_ready new_n205
01 1
.names rst new_n205 n195
00 1
.names Memory[2][0] outs[0]
1 1
.names Memory[2][1] outs[1]
1 1
.names Memory[2][2] outs[2]
1 1
.names Memory[2][3] outs[3]
1 1
.names Memory[2][4] outs[4]
1 1
.names Memory[2][5] outs[5]
1 1
.names Memory[2][6] outs[6]
1 1
.names Memory[2][7] outs[7]
1 1
.names Memory[2][8] outs[8]
1 1
.names control.valid_reg[2] outs_valid
1 1
.end
