--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

e:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
E:/Stack/iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
Stack.twx Stack.ncd -o Stack.twr Stack.pcf

Design file:              Stack.ncd
Physical constraint file: Stack.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
pop         |    0.145(R)|      FAST  |    2.095(R)|      SLOW  |clk_BUFGP         |   0.000|
rstn        |    0.414(R)|      FAST  |    1.830(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock push
------------+------------+------------+------------+------------+----------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                      | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)     | Phase  |
------------+------------+------------+------------+------------+----------------------+--------+
din<0>      |   -0.317(F)|      FAST  |    1.684(F)|      SLOW  |push_index[2]_AND_22_o|   0.000|
            |   -0.311(F)|      FAST  |    1.810(F)|      SLOW  |push_index[2]_AND_26_o|   0.000|
            |   -0.176(F)|      FAST  |    1.431(F)|      SLOW  |push_index[2]_AND_30_o|   0.000|
            |   -0.094(F)|      FAST  |    1.213(F)|      SLOW  |push_index[2]_AND_34_o|   0.000|
            |   -0.107(F)|      FAST  |    1.260(F)|      SLOW  |push_index[2]_AND_38_o|   0.000|
din<1>      |   -0.327(F)|      FAST  |    1.687(F)|      SLOW  |push_index[2]_AND_22_o|   0.000|
            |   -0.318(F)|      FAST  |    1.814(F)|      SLOW  |push_index[2]_AND_26_o|   0.000|
            |   -0.053(F)|      FAST  |    1.248(F)|      SLOW  |push_index[2]_AND_30_o|   0.000|
            |   -0.042(F)|      FAST  |    1.133(F)|      SLOW  |push_index[2]_AND_34_o|   0.000|
            |    0.018(F)|      FAST  |    1.094(F)|      SLOW  |push_index[2]_AND_38_o|   0.000|
din<2>      |   -0.342(F)|      FAST  |    1.754(F)|      SLOW  |push_index[2]_AND_22_o|   0.000|
            |   -0.341(F)|      FAST  |    1.879(F)|      SLOW  |push_index[2]_AND_26_o|   0.000|
            |   -0.295(F)|      FAST  |    1.621(F)|      SLOW  |push_index[2]_AND_30_o|   0.000|
            |   -0.149(F)|      FAST  |    1.307(F)|      SLOW  |push_index[2]_AND_34_o|   0.000|
            |   -0.137(F)|      FAST  |    1.354(F)|      SLOW  |push_index[2]_AND_38_o|   0.000|
din<3>      |   -0.395(F)|      FAST  |    1.817(F)|      SLOW  |push_index[2]_AND_22_o|   0.000|
            |   -0.391(F)|      FAST  |    1.940(F)|      SLOW  |push_index[2]_AND_26_o|   0.000|
            |   -0.253(F)|      FAST  |    1.562(F)|      SLOW  |push_index[2]_AND_30_o|   0.000|
            |   -0.173(F)|      FAST  |    1.346(F)|      SLOW  |push_index[2]_AND_34_o|   0.000|
            |   -0.185(F)|      FAST  |    1.391(F)|      SLOW  |push_index[2]_AND_38_o|   0.000|
pop         |    0.362(R)|      SLOW  |    1.034(R)|      SLOW  |push_full_AND_1_o     |   0.000|
------------+------------+------------+------------+------------+----------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
dout<0>     |         6.363(R)|      SLOW  |         2.777(R)|      FAST  |clk_BUFGP         |   0.000|
dout<1>     |         6.358(R)|      SLOW  |         2.773(R)|      FAST  |clk_BUFGP         |   0.000|
dout<2>     |         6.382(R)|      SLOW  |         2.796(R)|      FAST  |clk_BUFGP         |   0.000|
dout<3>     |         6.362(R)|      SLOW  |         2.776(R)|      FAST  |clk_BUFGP         |   0.000|
empty       |         8.515(R)|      SLOW  |         3.509(R)|      FAST  |clk_BUFGP         |   0.000|
full        |         8.581(R)|      SLOW  |         3.588(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.329|         |         |         |
push           |    1.968|    0.111|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock push
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.286|         |         |         |
push           |         |    2.868|         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Feb 13 23:47:44 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4950 MB



