{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1573339726957 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573339726957 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 09 22:48:46 2019 " "Processing started: Sat Nov 09 22:48:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573339726957 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1573339726957 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PC_RAM -c PC_RAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off PC_RAM -c PC_RAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1573339726957 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1573339727189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myfiles/courses/vhdlcourse/lectures/programcounterlab/mux_2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /myfiles/courses/vhdlcourse/lectures/programcounterlab/mux_2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_2_1-behavioral " "Found design unit 1: MUX_2_1-behavioral" {  } { { "../ProgramCounterLAB/MUX_2_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/MUX_2_1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573339727527 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_2_1 " "Found entity 1: MUX_2_1" {  } { { "../ProgramCounterLAB/MUX_2_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/MUX_2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573339727527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573339727527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myfiles/courses/vhdlcourse/lectures/programcounterlab/dff_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /myfiles/courses/vhdlcourse/lectures/programcounterlab/dff_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFF_8-Behavioral " "Found design unit 1: DFF_8-Behavioral" {  } { { "../ProgramCounterLAB/DFF_8.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/DFF_8.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573339727533 ""} { "Info" "ISGN_ENTITY_NAME" "1 DFF_8 " "Found entity 1: DFF_8" {  } { { "../ProgramCounterLAB/DFF_8.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/DFF_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573339727533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573339727533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myfiles/courses/vhdlcourse/lectures/programcounterlab/dff_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /myfiles/courses/vhdlcourse/lectures/programcounterlab/dff_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFF_1-Behavioral " "Found design unit 1: DFF_1-Behavioral" {  } { { "../ProgramCounterLAB/DFF_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/DFF_1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573339727535 ""} { "Info" "ISGN_ENTITY_NAME" "1 DFF_1 " "Found entity 1: DFF_1" {  } { { "../ProgramCounterLAB/DFF_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/DFF_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573339727535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573339727535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myfiles/courses/vhdlcourse/lectures/memory/altdpram0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /myfiles/courses/vhdlcourse/lectures/memory/altdpram0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altdpram0-SYN " "Found design unit 1: altdpram0-SYN" {  } { { "../Memory/altdpram0.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/Memory/altdpram0.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573339727538 ""} { "Info" "ISGN_ENTITY_NAME" "1 altdpram0 " "Found entity 1: altdpram0" {  } { { "../Memory/altdpram0.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/Memory/altdpram0.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573339727538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573339727538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myfiles/courses/vhdlcourse/lectures/programcounterlab/programcountertoplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /myfiles/courses/vhdlcourse/lectures/programcounterlab/programcountertoplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProgramCounterTopLevel-behavioral " "Found design unit 1: ProgramCounterTopLevel-behavioral" {  } { { "../ProgramCounterLAB/ProgramCounterTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/ProgramCounterTopLevel.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573339727540 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounterTopLevel " "Found entity 1: ProgramCounterTopLevel" {  } { { "../ProgramCounterLAB/ProgramCounterTopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/ProgramCounterTopLevel.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573339727540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573339727540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myfiles/courses/vhdlcourse/lectures/memory/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /myfiles/courses/vhdlcourse/lectures/memory/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-bdf_type " "Found design unit 1: RAM-bdf_type" {  } { { "../Memory/RAM.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/Memory/RAM.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573339727542 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../Memory/RAM.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/Memory/RAM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573339727542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573339727542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myfiles/courses/vhdlcourse/lectures/toplevelio_pkg/toplevelio_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /myfiles/courses/vhdlcourse/lectures/toplevelio_pkg/toplevelio_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevelIO_pkg " "Found design unit 1: TopLevelIO_pkg" {  } { { "../TopLevelIO_pkg/TopLevelIO_pkg.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/TopLevelIO_pkg/TopLevelIO_pkg.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573339727544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573339727544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_ram_toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc_ram_toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_RAM_TopLevel-behavioral " "Found design unit 1: PC_RAM_TopLevel-behavioral" {  } { { "PC_RAM_TopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/PC_RAM_TopLevel.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573339727547 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_RAM_TopLevel " "Found entity 1: PC_RAM_TopLevel" {  } { { "PC_RAM_TopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/PC_RAM_TopLevel.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573339727547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573339727547 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PC_RAM_TopLevel " "Elaborating entity \"PC_RAM_TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1573339727579 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DATA_PC_RAM PC_RAM_TopLevel.vhd(21) " "VHDL Signal Declaration warning at PC_RAM_TopLevel.vhd(21): used implicit default value for signal \"DATA_PC_RAM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "PC_RAM_TopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/PC_RAM_TopLevel.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1573339727580 "|PC_RAM_TopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM_1 " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM_1\"" {  } { { "PC_RAM_TopLevel.vhd" "RAM_1" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/PC_RAM_TopLevel.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573339727581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram0 RAM:RAM_1\|altdpram0:b2v_inst " "Elaborating entity \"altdpram0\" for hierarchy \"RAM:RAM_1\|altdpram0:b2v_inst\"" {  } { { "../Memory/RAM.vhd" "b2v_inst" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/Memory/RAM.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573339727582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:RAM_1\|altdpram0:b2v_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:RAM_1\|altdpram0:b2v_inst\|altsyncram:altsyncram_component\"" {  } { { "../Memory/altdpram0.vhd" "altsyncram_component" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/Memory/altdpram0.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573339727628 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:RAM_1\|altdpram0:b2v_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:RAM_1\|altdpram0:b2v_inst\|altsyncram:altsyncram_component\"" {  } { { "../Memory/altdpram0.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/Memory/altdpram0.vhd" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573339727672 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:RAM_1\|altdpram0:b2v_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:RAM_1\|altdpram0:b2v_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573339727672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573339727672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573339727672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573339727672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573339727672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573339727672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573339727672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573339727672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573339727672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573339727672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573339727672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573339727672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573339727672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M512 " "Parameter \"ram_block_type\" = \"M512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573339727672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573339727672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573339727672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573339727672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573339727672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573339727672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573339727672 ""}  } { { "../Memory/altdpram0.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/Memory/altdpram0.vhd" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1573339727672 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone IV E does not have M512 blocks -- using available memory blocks " "Assertion warning: Device family Cyclone IV E does not have M512 blocks -- using available memory blocks" {  } { { "db/altsyncram_l6q1.tdf" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/db/altsyncram_l6q1.tdf" 323 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1573339727736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l6q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l6q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l6q1 " "Found entity 1: altsyncram_l6q1" {  } { { "db/altsyncram_l6q1.tdf" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/db/altsyncram_l6q1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573339727736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573339727736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l6q1 RAM:RAM_1\|altdpram0:b2v_inst\|altsyncram:altsyncram_component\|altsyncram_l6q1:auto_generated " "Elaborating entity \"altsyncram_l6q1\" for hierarchy \"RAM:RAM_1\|altdpram0:b2v_inst\|altsyncram:altsyncram_component\|altsyncram_l6q1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programfile/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573339727737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounterTopLevel ProgramCounterTopLevel:PC " "Elaborating entity \"ProgramCounterTopLevel\" for hierarchy \"ProgramCounterTopLevel:PC\"" {  } { { "PC_RAM_TopLevel.vhd" "PC" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/PC_RAM_TopLevel.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573339727760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF_1 ProgramCounterTopLevel:PC\|DFF_1:\\GenerateDFFs:0:DFFn " "Elaborating entity \"DFF_1\" for hierarchy \"ProgramCounterTopLevel:PC\|DFF_1:\\GenerateDFFs:0:DFFn\"" {  } { { "../ProgramCounterLAB/ProgramCounterTopLevel.vhd" "\\GenerateDFFs:0:DFFn" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/ProgramCounterTopLevel.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573339727762 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RST DFF_1.vhd(19) " "VHDL Process Statement warning at DFF_1.vhd(19): signal \"RST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ProgramCounterLAB/DFF_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/DFF_1.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1573339727762 "|PC_RAM_TopLevel|ProgramCounterTopLevel:PC|DFF_1:GenerateDFFs:0:DFFn"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2_1 ProgramCounterTopLevel:PC\|MUX_2_1:\\GenerateDMUX:0:DMUX " "Elaborating entity \"MUX_2_1\" for hierarchy \"ProgramCounterTopLevel:PC\|MUX_2_1:\\GenerateDMUX:0:DMUX\"" {  } { { "../ProgramCounterLAB/ProgramCounterTopLevel.vhd" "\\GenerateDMUX:0:DMUX" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/ProgramCounterTopLevel.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1573339727778 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ProgramCounterTopLevel:PC\|MUX_2_1:CMUX1\|Selector0~0 " "Found clock multiplexer ProgramCounterTopLevel:PC\|MUX_2_1:CMUX1\|Selector0~0" {  } { { "../ProgramCounterLAB/MUX_2_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/MUX_2_1.vhd" 19 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1573339727995 "|PC_RAM_TopLevel|ProgramCounterTopLevel:PC|MUX_2_1:CMUX1|Selector0~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ProgramCounterTopLevel:PC\|MUX_2_1:\\GenerateCMUX:1:CMUX\|Selector0~0 " "Found clock multiplexer ProgramCounterTopLevel:PC\|MUX_2_1:\\GenerateCMUX:1:CMUX\|Selector0~0" {  } { { "../ProgramCounterLAB/MUX_2_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/MUX_2_1.vhd" 19 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1573339727995 "|PC_RAM_TopLevel|ProgramCounterTopLevel:PC|MUX_2_1:GenerateCMUX:1:CMUX|Selector0~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ProgramCounterTopLevel:PC\|MUX_2_1:\\GenerateCMUX:2:CMUX\|Selector0~0 " "Found clock multiplexer ProgramCounterTopLevel:PC\|MUX_2_1:\\GenerateCMUX:2:CMUX\|Selector0~0" {  } { { "../ProgramCounterLAB/MUX_2_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/MUX_2_1.vhd" 19 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1573339727995 "|PC_RAM_TopLevel|ProgramCounterTopLevel:PC|MUX_2_1:GenerateCMUX:2:CMUX|Selector0~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ProgramCounterTopLevel:PC\|MUX_2_1:\\GenerateCMUX:3:CMUX\|Selector0~0 " "Found clock multiplexer ProgramCounterTopLevel:PC\|MUX_2_1:\\GenerateCMUX:3:CMUX\|Selector0~0" {  } { { "../ProgramCounterLAB/MUX_2_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/MUX_2_1.vhd" 19 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1573339727995 "|PC_RAM_TopLevel|ProgramCounterTopLevel:PC|MUX_2_1:GenerateCMUX:3:CMUX|Selector0~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ProgramCounterTopLevel:PC\|MUX_2_1:\\GenerateCMUX:4:CMUX\|Selector0~0 " "Found clock multiplexer ProgramCounterTopLevel:PC\|MUX_2_1:\\GenerateCMUX:4:CMUX\|Selector0~0" {  } { { "../ProgramCounterLAB/MUX_2_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/MUX_2_1.vhd" 19 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1573339727995 "|PC_RAM_TopLevel|ProgramCounterTopLevel:PC|MUX_2_1:GenerateCMUX:4:CMUX|Selector0~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1573339727995 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1573339728392 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1573339728700 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573339728700 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "61 " "Implemented 61 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1573339728760 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1573339728760 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1573339728760 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1573339728760 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1573339728760 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4673 " "Peak virtual memory: 4673 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573339728792 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 09 22:48:48 2019 " "Processing ended: Sat Nov 09 22:48:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573339728792 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573339728792 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573339728792 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573339728792 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1573339730350 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573339730351 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 09 22:48:50 2019 " "Processing started: Sat Nov 09 22:48:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573339730351 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1573339730351 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PC_RAM -c PC_RAM " "Command: quartus_fit --read_settings_files=off --write_settings_files=off PC_RAM -c PC_RAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1573339730351 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1573339730409 ""}
{ "Info" "0" "" "Project  = PC_RAM" {  } {  } 0 0 "Project  = PC_RAM" 0 0 "Fitter" 0 0 1573339730410 ""}
{ "Info" "0" "" "Revision = PC_RAM" {  } {  } 0 0 "Revision = PC_RAM" 0 0 "Fitter" 0 0 1573339730410 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1573339730468 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PC_RAM EP4CE30F29I7 " "Selected device EP4CE30F29I7 for design \"PC_RAM\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1573339730473 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1573339730521 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1573339730522 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1573339730522 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1573339730610 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1573339730619 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1573339730867 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1573339730867 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1573339730867 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1573339730867 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1573339730867 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1573339730867 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1573339730867 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29C7 " "Device EP4CE115F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1573339730867 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1573339730867 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1573339730867 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/" { { 0 { 0 ""} 0 278 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1573339730867 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/" { { 0 { 0 ""} 0 280 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1573339730867 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/" { { 0 { 0 ""} 0 282 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1573339730867 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/" { { 0 { 0 ""} 0 284 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1573339730867 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/" { { 0 { 0 ""} 0 286 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1573339730867 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1573339730867 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1573339730869 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1573339730870 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "37 37 " "No exact pin location assignment(s) for 37 pins of 37 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_PC.PC_COUNT_OUT\[0\] " "Pin o_PC.PC_COUNT_OUT\[0\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { o_PC.PC_COUNT_OUT[0] } } } { "PC_RAM_TopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/PC_RAM_TopLevel.vhd" 12 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_PC.PC_COUNT_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573339732077 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_PC.PC_COUNT_OUT\[1\] " "Pin o_PC.PC_COUNT_OUT\[1\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { o_PC.PC_COUNT_OUT[1] } } } { "PC_RAM_TopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/PC_RAM_TopLevel.vhd" 12 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_PC.PC_COUNT_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573339732077 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_PC.PC_COUNT_OUT\[2\] " "Pin o_PC.PC_COUNT_OUT\[2\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { o_PC.PC_COUNT_OUT[2] } } } { "PC_RAM_TopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/PC_RAM_TopLevel.vhd" 12 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_PC.PC_COUNT_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573339732077 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_PC.PC_COUNT_OUT\[3\] " "Pin o_PC.PC_COUNT_OUT\[3\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { o_PC.PC_COUNT_OUT[3] } } } { "PC_RAM_TopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/PC_RAM_TopLevel.vhd" 12 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_PC.PC_COUNT_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573339732077 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_PC.PC_COUNT_OUT\[4\] " "Pin o_PC.PC_COUNT_OUT\[4\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { o_PC.PC_COUNT_OUT[4] } } } { "PC_RAM_TopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/PC_RAM_TopLevel.vhd" 12 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_PC.PC_COUNT_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573339732077 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_DATA_OUT\[0\] " "Pin RAM_DATA_OUT\[0\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { RAM_DATA_OUT[0] } } } { "PC_RAM_TopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/PC_RAM_TopLevel.vhd" 13 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_DATA_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573339732077 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_DATA_OUT\[1\] " "Pin RAM_DATA_OUT\[1\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { RAM_DATA_OUT[1] } } } { "PC_RAM_TopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/PC_RAM_TopLevel.vhd" 13 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_DATA_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573339732077 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_DATA_OUT\[2\] " "Pin RAM_DATA_OUT\[2\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { RAM_DATA_OUT[2] } } } { "PC_RAM_TopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/PC_RAM_TopLevel.vhd" 13 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_DATA_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573339732077 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_DATA_OUT\[3\] " "Pin RAM_DATA_OUT\[3\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { RAM_DATA_OUT[3] } } } { "PC_RAM_TopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/PC_RAM_TopLevel.vhd" 13 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_DATA_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573339732077 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_DATA_OUT\[4\] " "Pin RAM_DATA_OUT\[4\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { RAM_DATA_OUT[4] } } } { "PC_RAM_TopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/PC_RAM_TopLevel.vhd" 13 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_DATA_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573339732077 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_DATA_OUT\[5\] " "Pin RAM_DATA_OUT\[5\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { RAM_DATA_OUT[5] } } } { "PC_RAM_TopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/PC_RAM_TopLevel.vhd" 13 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_DATA_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573339732077 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_DATA_OUT\[6\] " "Pin RAM_DATA_OUT\[6\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { RAM_DATA_OUT[6] } } } { "PC_RAM_TopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/PC_RAM_TopLevel.vhd" 13 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_DATA_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573339732077 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_DATA_OUT\[7\] " "Pin RAM_DATA_OUT\[7\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { RAM_DATA_OUT[7] } } } { "PC_RAM_TopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/PC_RAM_TopLevel.vhd" 13 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_DATA_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573339732077 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_PC.PC_DATA_IN\[0\] " "Pin i_PC.PC_DATA_IN\[0\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { i_PC.PC_DATA_IN[0] } } } { "PC_RAM_TopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/PC_RAM_TopLevel.vhd" 11 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_PC.PC_DATA_IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573339732077 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_PC.Load " "Pin i_PC.Load not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { i_PC.Load } } } { "PC_RAM_TopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/PC_RAM_TopLevel.vhd" 11 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_PC.Load } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573339732077 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_PC.RESET " "Pin i_PC.RESET not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { i_PC.RESET } } } { "PC_RAM_TopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/PC_RAM_TopLevel.vhd" 11 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_PC.RESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573339732077 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_PC.PC_DATA_IN\[1\] " "Pin i_PC.PC_DATA_IN\[1\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { i_PC.PC_DATA_IN[1] } } } { "PC_RAM_TopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/PC_RAM_TopLevel.vhd" 11 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_PC.PC_DATA_IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573339732077 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_PC.PC_DATA_IN\[2\] " "Pin i_PC.PC_DATA_IN\[2\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { i_PC.PC_DATA_IN[2] } } } { "PC_RAM_TopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/PC_RAM_TopLevel.vhd" 11 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_PC.PC_DATA_IN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573339732077 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_PC.PC_DATA_IN\[3\] " "Pin i_PC.PC_DATA_IN\[3\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { i_PC.PC_DATA_IN[3] } } } { "PC_RAM_TopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/PC_RAM_TopLevel.vhd" 11 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_PC.PC_DATA_IN[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573339732077 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_PC.PC_DATA_IN\[4\] " "Pin i_PC.PC_DATA_IN\[4\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { i_PC.PC_DATA_IN[4] } } } { "PC_RAM_TopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/PC_RAM_TopLevel.vhd" 11 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_PC.PC_DATA_IN[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573339732077 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_WREN " "Pin RAM_WREN not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { RAM_WREN } } } { "PC_RAM_TopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/PC_RAM_TopLevel.vhd" 8 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_WREN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573339732077 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clk " "Pin Clk not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { Clk } } } { "PC_RAM_TopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/PC_RAM_TopLevel.vhd" 8 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573339732077 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_DATA_IN\[0\] " "Pin RAM_DATA_IN\[0\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { RAM_DATA_IN[0] } } } { "PC_RAM_TopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/PC_RAM_TopLevel.vhd" 9 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_DATA_IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573339732077 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_WR_ADR\[0\] " "Pin RAM_WR_ADR\[0\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { RAM_WR_ADR[0] } } } { "PC_RAM_TopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/PC_RAM_TopLevel.vhd" 10 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_WR_ADR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573339732077 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_WR_ADR\[1\] " "Pin RAM_WR_ADR\[1\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { RAM_WR_ADR[1] } } } { "PC_RAM_TopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/PC_RAM_TopLevel.vhd" 10 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_WR_ADR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573339732077 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_WR_ADR\[2\] " "Pin RAM_WR_ADR\[2\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { RAM_WR_ADR[2] } } } { "PC_RAM_TopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/PC_RAM_TopLevel.vhd" 10 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_WR_ADR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573339732077 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_WR_ADR\[3\] " "Pin RAM_WR_ADR\[3\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { RAM_WR_ADR[3] } } } { "PC_RAM_TopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/PC_RAM_TopLevel.vhd" 10 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_WR_ADR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573339732077 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_WR_ADR\[4\] " "Pin RAM_WR_ADR\[4\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { RAM_WR_ADR[4] } } } { "PC_RAM_TopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/PC_RAM_TopLevel.vhd" 10 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_WR_ADR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573339732077 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_DATA_IN\[1\] " "Pin RAM_DATA_IN\[1\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { RAM_DATA_IN[1] } } } { "PC_RAM_TopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/PC_RAM_TopLevel.vhd" 9 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_DATA_IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573339732077 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_DATA_IN\[2\] " "Pin RAM_DATA_IN\[2\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { RAM_DATA_IN[2] } } } { "PC_RAM_TopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/PC_RAM_TopLevel.vhd" 9 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_DATA_IN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573339732077 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_DATA_IN\[3\] " "Pin RAM_DATA_IN\[3\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { RAM_DATA_IN[3] } } } { "PC_RAM_TopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/PC_RAM_TopLevel.vhd" 9 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_DATA_IN[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573339732077 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_DATA_IN\[4\] " "Pin RAM_DATA_IN\[4\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { RAM_DATA_IN[4] } } } { "PC_RAM_TopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/PC_RAM_TopLevel.vhd" 9 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_DATA_IN[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573339732077 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_DATA_IN\[5\] " "Pin RAM_DATA_IN\[5\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { RAM_DATA_IN[5] } } } { "PC_RAM_TopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/PC_RAM_TopLevel.vhd" 9 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_DATA_IN[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573339732077 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_DATA_IN\[6\] " "Pin RAM_DATA_IN\[6\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { RAM_DATA_IN[6] } } } { "PC_RAM_TopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/PC_RAM_TopLevel.vhd" 9 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_DATA_IN[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573339732077 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_DATA_IN\[7\] " "Pin RAM_DATA_IN\[7\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { RAM_DATA_IN[7] } } } { "PC_RAM_TopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/PC_RAM_TopLevel.vhd" 9 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_DATA_IN[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573339732077 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_PC.Write_Data " "Pin i_PC.Write_Data not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { i_PC.Write_Data } } } { "PC_RAM_TopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/PC_RAM_TopLevel.vhd" 11 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_PC.Write_Data } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573339732077 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_PC.Count " "Pin i_PC.Count not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { i_PC.Count } } } { "PC_RAM_TopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/PC_RAM_TopLevel.vhd" 11 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_PC.Count } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573339732077 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1573339732077 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PC_RAM.sdc " "Synopsys Design Constraints File file not found: 'PC_RAM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1573339732272 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1573339732272 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC\|CMUX1\|Selector0  from: datac  to: combout " "Cell: PC\|CMUX1\|Selector0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1573339732273 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC\|\\GenerateCMUX:1:CMUX\|Selector0  from: datac  to: combout " "Cell: PC\|\\GenerateCMUX:1:CMUX\|Selector0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1573339732273 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC\|\\GenerateCMUX:2:CMUX\|Selector0  from: datac  to: combout " "Cell: PC\|\\GenerateCMUX:2:CMUX\|Selector0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1573339732273 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC\|\\GenerateCMUX:3:CMUX\|Selector0  from: datac  to: combout " "Cell: PC\|\\GenerateCMUX:3:CMUX\|Selector0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1573339732273 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC\|\\GenerateCMUX:4:CMUX\|Selector0  from: datac  to: combout " "Cell: PC\|\\GenerateCMUX:4:CMUX\|Selector0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1573339732273 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1573339732273 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1573339732274 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1573339732274 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1573339732274 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node Clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1573339732296 ""}  } { { "PC_RAM_TopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/PC_RAM_TopLevel.vhd" 8 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/" { { 0 { 0 ""} 0 260 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573339732296 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ProgramCounterTopLevel:PC\|MUX_2_1:\\GenerateCMUX:4:CMUX\|Selector0  " "Automatically promoted node ProgramCounterTopLevel:PC\|MUX_2_1:\\GenerateCMUX:4:CMUX\|Selector0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1573339732296 ""}  } { { "../ProgramCounterLAB/MUX_2_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/MUX_2_1.vhd" 19 -1 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ProgramCounterTopLevel:PC|MUX_2_1:\GenerateCMUX:4:CMUX|Selector0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/" { { 0 { 0 ""} 0 95 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573339732296 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_PC.RESET~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node i_PC.RESET~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1573339732296 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ProgramCounterTopLevel:PC\|DFF_1:\\GenerateDFFs:0:DFFn\|QN~0 " "Destination node ProgramCounterTopLevel:PC\|DFF_1:\\GenerateDFFs:0:DFFn\|QN~0" {  } { { "../ProgramCounterLAB/DFF_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/DFF_1.vhd" 10 -1 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ProgramCounterTopLevel:PC|DFF_1:\GenerateDFFs:0:DFFn|QN~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/" { { 0 { 0 ""} 0 121 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1573339732296 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ProgramCounterTopLevel:PC\|DFF_1:\\GenerateDFFs:1:DFFn\|QN~0 " "Destination node ProgramCounterTopLevel:PC\|DFF_1:\\GenerateDFFs:1:DFFn\|QN~0" {  } { { "../ProgramCounterLAB/DFF_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/DFF_1.vhd" 10 -1 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ProgramCounterTopLevel:PC|DFF_1:\GenerateDFFs:1:DFFn|QN~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/" { { 0 { 0 ""} 0 122 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1573339732296 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ProgramCounterTopLevel:PC\|DFF_1:\\GenerateDFFs:2:DFFn\|QN~0 " "Destination node ProgramCounterTopLevel:PC\|DFF_1:\\GenerateDFFs:2:DFFn\|QN~0" {  } { { "../ProgramCounterLAB/DFF_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/DFF_1.vhd" 10 -1 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ProgramCounterTopLevel:PC|DFF_1:\GenerateDFFs:2:DFFn|QN~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/" { { 0 { 0 ""} 0 123 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1573339732296 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ProgramCounterTopLevel:PC\|DFF_1:\\GenerateDFFs:3:DFFn\|QN~0 " "Destination node ProgramCounterTopLevel:PC\|DFF_1:\\GenerateDFFs:3:DFFn\|QN~0" {  } { { "../ProgramCounterLAB/DFF_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/DFF_1.vhd" 10 -1 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ProgramCounterTopLevel:PC|DFF_1:\GenerateDFFs:3:DFFn|QN~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/" { { 0 { 0 ""} 0 124 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1573339732296 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ProgramCounterTopLevel:PC\|DFF_1:\\GenerateDFFs:4:DFFn\|QN~0 " "Destination node ProgramCounterTopLevel:PC\|DFF_1:\\GenerateDFFs:4:DFFn\|QN~0" {  } { { "../ProgramCounterLAB/DFF_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/DFF_1.vhd" 10 -1 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ProgramCounterTopLevel:PC|DFF_1:\GenerateDFFs:4:DFFn|QN~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/" { { 0 { 0 ""} 0 125 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1573339732296 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1573339732296 ""}  } { { "PC_RAM_TopLevel.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/PC_RAM_TopLevel.vhd" 11 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_PC.RESET~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/" { { 0 { 0 ""} 0 254 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573339732296 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1573339732596 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1573339732597 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1573339732597 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1573339732598 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1573339732598 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1573339732599 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1573339732599 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1573339732599 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1573339732608 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1573339732608 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1573339732608 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "35 unused 2.5V 22 13 0 " "Number of I/O pins in group: 35 (unused VREF, 2.5V VCCIO, 22 input, 13 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1573339732610 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1573339732610 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1573339732610 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 54 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  54 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573339732612 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 72 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573339732612 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 65 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573339732612 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 67 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  67 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573339732612 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 71 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573339732612 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 64 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573339732612 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 67 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  67 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573339732612 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 66 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  66 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573339732612 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1573339732612 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1573339732612 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573339732650 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1573339734744 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573339734830 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1573339734837 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1573339735851 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573339735851 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1573339736195 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y33 X33_Y43 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y33 to location X33_Y43" {  } { { "loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y33 to location X33_Y43"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y33 to location X33_Y43"} 22 33 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1573339737240 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1573339737240 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573339737675 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1573339737676 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1573339737676 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1573339737686 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1573339737750 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1573339737947 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1573339738013 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1573339738266 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573339738777 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/output_files/PC_RAM.fit.smsg " "Generated suppressed messages file D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/output_files/PC_RAM.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1573339739868 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5009 " "Peak virtual memory: 5009 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573339740312 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 09 22:49:00 2019 " "Processing ended: Sat Nov 09 22:49:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573339740312 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573339740312 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573339740312 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1573339740312 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1573339741736 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573339741737 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 09 22:49:01 2019 " "Processing started: Sat Nov 09 22:49:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573339741737 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1573339741737 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off PC_RAM -c PC_RAM " "Command: quartus_asm --read_settings_files=off --write_settings_files=off PC_RAM -c PC_RAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1573339741737 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1573339743013 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1573339743065 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4605 " "Peak virtual memory: 4605 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573339743530 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 09 22:49:03 2019 " "Processing ended: Sat Nov 09 22:49:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573339743530 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573339743530 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573339743530 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1573339743530 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1573339744116 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1573339745033 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573339745034 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 09 22:49:04 2019 " "Processing started: Sat Nov 09 22:49:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573339745034 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1573339745034 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta PC_RAM -c PC_RAM " "Command: quartus_sta PC_RAM -c PC_RAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1573339745034 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1573339745095 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1573339745219 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1573339745219 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1573339745267 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1573339745267 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PC_RAM.sdc " "Synopsys Design Constraints File file not found: 'PC_RAM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1573339745494 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1573339745495 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clk Clk " "create_clock -period 1.000 -name Clk Clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1573339745495 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_PC.Count i_PC.Count " "create_clock -period 1.000 -name i_PC.Count i_PC.Count" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1573339745495 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_PC.Load i_PC.Load " "create_clock -period 1.000 -name i_PC.Load i_PC.Load" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1573339745495 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1573339745495 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC\|CMUX1\|Selector0  from: datad  to: combout " "Cell: PC\|CMUX1\|Selector0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1573339745675 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC\|\\GenerateCMUX:1:CMUX\|Selector0  from: dataa  to: combout " "Cell: PC\|\\GenerateCMUX:1:CMUX\|Selector0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1573339745675 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC\|\\GenerateCMUX:2:CMUX\|Selector0  from: datad  to: combout " "Cell: PC\|\\GenerateCMUX:2:CMUX\|Selector0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1573339745675 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC\|\\GenerateCMUX:3:CMUX\|Selector0  from: datac  to: combout " "Cell: PC\|\\GenerateCMUX:3:CMUX\|Selector0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1573339745675 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC\|\\GenerateCMUX:4:CMUX\|Selector0  from: datac  to: combout " "Cell: PC\|\\GenerateCMUX:4:CMUX\|Selector0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1573339745675 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1573339745675 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1573339745676 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1573339745677 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1573339745677 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Quartus II" 0 0 1573339745688 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1573339745699 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1573339745699 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.226 " "Worst-case setup slack is -2.226" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573339745704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573339745704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.226             -17.808 Clk  " "   -2.226             -17.808 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573339745704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.493              -3.389 i_PC.Load  " "   -0.493              -3.389 i_PC.Load " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573339745704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.387              -0.387 i_PC.Count  " "   -0.387              -0.387 i_PC.Count " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573339745704 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1573339745704 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.508 " "Worst-case hold slack is -0.508" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573339745710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573339745710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.508              -0.508 i_PC.Count  " "   -0.508              -0.508 i_PC.Count " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573339745710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.421              -2.334 i_PC.Load  " "   -0.421              -2.334 i_PC.Load " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573339745710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.767               0.000 Clk  " "    2.767               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573339745710 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1573339745710 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1573339745716 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1573339745722 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573339745727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573339745727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -35.520 Clk  " "   -3.000             -35.520 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573339745727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -15.850 i_PC.Load  " "   -3.000             -15.850 i_PC.Load " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573339745727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.570 i_PC.Count  " "   -3.000              -5.570 i_PC.Count " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573339745727 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1573339745727 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Quartus II" 0 0 1573339745811 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1573339745831 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1573339746115 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC\|CMUX1\|Selector0  from: datad  to: combout " "Cell: PC\|CMUX1\|Selector0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1573339746195 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC\|\\GenerateCMUX:1:CMUX\|Selector0  from: dataa  to: combout " "Cell: PC\|\\GenerateCMUX:1:CMUX\|Selector0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1573339746195 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC\|\\GenerateCMUX:2:CMUX\|Selector0  from: datad  to: combout " "Cell: PC\|\\GenerateCMUX:2:CMUX\|Selector0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1573339746195 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC\|\\GenerateCMUX:3:CMUX\|Selector0  from: datac  to: combout " "Cell: PC\|\\GenerateCMUX:3:CMUX\|Selector0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1573339746195 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC\|\\GenerateCMUX:4:CMUX\|Selector0  from: datac  to: combout " "Cell: PC\|\\GenerateCMUX:4:CMUX\|Selector0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1573339746195 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1573339746195 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1573339746195 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1573339746208 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1573339746208 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.821 " "Worst-case setup slack is -1.821" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573339746216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573339746216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.821             -14.568 Clk  " "   -1.821             -14.568 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573339746216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.231              -1.680 i_PC.Load  " "   -0.231              -1.680 i_PC.Load " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573339746216 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.010              -0.010 i_PC.Count  " "   -0.010              -0.010 i_PC.Count " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573339746216 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1573339746216 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.483 " "Worst-case hold slack is -0.483" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573339746224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573339746224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.483              -0.577 i_PC.Count  " "   -0.483              -0.577 i_PC.Count " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573339746224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.379              -2.325 i_PC.Load  " "   -0.379              -2.325 i_PC.Load " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573339746224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.424               0.000 Clk  " "    2.424               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573339746224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1573339746224 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1573339746232 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1573339746239 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573339746246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573339746246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -34.788 Clk  " "   -3.000             -34.788 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573339746246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -15.850 i_PC.Load  " "   -3.000             -15.850 i_PC.Load " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573339746246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.570 i_PC.Count  " "   -3.000              -5.570 i_PC.Count " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573339746246 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1573339746246 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Quartus II" 0 0 1573339746338 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC\|CMUX1\|Selector0  from: datad  to: combout " "Cell: PC\|CMUX1\|Selector0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1573339746511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC\|\\GenerateCMUX:1:CMUX\|Selector0  from: dataa  to: combout " "Cell: PC\|\\GenerateCMUX:1:CMUX\|Selector0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1573339746511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC\|\\GenerateCMUX:2:CMUX\|Selector0  from: datad  to: combout " "Cell: PC\|\\GenerateCMUX:2:CMUX\|Selector0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1573339746511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC\|\\GenerateCMUX:3:CMUX\|Selector0  from: datac  to: combout " "Cell: PC\|\\GenerateCMUX:3:CMUX\|Selector0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1573339746511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: PC\|\\GenerateCMUX:4:CMUX\|Selector0  from: datac  to: combout " "Cell: PC\|\\GenerateCMUX:4:CMUX\|Selector0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1573339746511 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1573339746511 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1573339746512 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1573339746513 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1573339746513 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.391 " "Worst-case setup slack is -0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573339746521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573339746521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.391              -0.891 i_PC.Load  " "   -0.391              -0.891 i_PC.Load " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573339746521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.351              -0.351 i_PC.Count  " "   -0.351              -0.351 i_PC.Count " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573339746521 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.272              -2.176 Clk  " "   -0.272              -2.176 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573339746521 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1573339746521 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.244 " "Worst-case hold slack is -0.244" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573339746529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573339746529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.244              -0.244 i_PC.Count  " "   -0.244              -0.244 i_PC.Count " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573339746529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.218              -1.261 i_PC.Load  " "   -0.218              -1.261 i_PC.Load " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573339746529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.022               0.000 Clk  " "    1.022               0.000 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573339746529 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1573339746529 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1573339746537 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1573339746545 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573339746552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573339746552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -16.373 Clk  " "   -3.000             -16.373 Clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573339746552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -14.022 i_PC.Load  " "   -3.000             -14.022 i_PC.Load " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573339746552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.220 i_PC.Count  " "   -3.000              -5.220 i_PC.Count " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1573339746552 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1573339746552 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1573339747017 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1573339747017 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4657 " "Peak virtual memory: 4657 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573339747118 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 09 22:49:07 2019 " "Processing ended: Sat Nov 09 22:49:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573339747118 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573339747118 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573339747118 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573339747118 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1573339748595 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573339748596 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 09 22:49:08 2019 " "Processing started: Sat Nov 09 22:49:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573339748596 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1573339748596 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off PC_RAM -c PC_RAM " "Command: quartus_eda --read_settings_files=off --write_settings_files=off PC_RAM -c PC_RAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1573339748596 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PC_RAM_7_1200mv_100c_slow.vho D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/simulation/modelsim/ simulation " "Generated file PC_RAM_7_1200mv_100c_slow.vho in folder \"D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1573339748934 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PC_RAM_7_1200mv_-40c_slow.vho D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/simulation/modelsim/ simulation " "Generated file PC_RAM_7_1200mv_-40c_slow.vho in folder \"D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1573339748970 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PC_RAM_min_1200mv_-40c_fast.vho D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/simulation/modelsim/ simulation " "Generated file PC_RAM_min_1200mv_-40c_fast.vho in folder \"D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1573339749000 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PC_RAM.vho D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/simulation/modelsim/ simulation " "Generated file PC_RAM.vho in folder \"D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1573339749032 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PC_RAM_7_1200mv_100c_vhd_slow.sdo D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/simulation/modelsim/ simulation " "Generated file PC_RAM_7_1200mv_100c_vhd_slow.sdo in folder \"D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1573339749066 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PC_RAM_7_1200mv_-40c_vhd_slow.sdo D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/simulation/modelsim/ simulation " "Generated file PC_RAM_7_1200mv_-40c_vhd_slow.sdo in folder \"D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1573339749099 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PC_RAM_min_1200mv_-40c_vhd_fast.sdo D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/simulation/modelsim/ simulation " "Generated file PC_RAM_min_1200mv_-40c_vhd_fast.sdo in folder \"D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1573339749131 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PC_RAM_vhd.sdo D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/simulation/modelsim/ simulation " "Generated file PC_RAM_vhd.sdo in folder \"D:/MyFiles/Courses/VHDLcourse/Lectures/PC_RAM/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1573339749163 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4552 " "Peak virtual memory: 4552 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573339749239 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 09 22:49:09 2019 " "Processing ended: Sat Nov 09 22:49:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573339749239 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573339749239 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573339749239 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573339749239 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 20 s " "Quartus II Full Compilation was successful. 0 errors, 20 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573339749843 ""}
