#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat Apr  5 18:35:15 2025
# Process ID: 31896
# Current directory: X:/1-Projiect/2-FPGA/CPU_Final/CPU_design
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent34548 X:\1-Projiect\2-FPGA\CPU_Final\CPU_design\CPU.xpr
# Log file: X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/vivado.log
# Journal file: X:/1-Projiect/2-FPGA/CPU_Final/CPU_design\vivado.jou
# Running On: SaverZY, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 24, Host memory: 68446 MB
#-----------------------------------------------------------
start_gui
open_project X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.srcs/sources_1/Pipeline_1.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.srcs/sources_1/Pipeline_final.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.srcs/sources_1/ROM_DATA.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.srcs/sources_1/TEST_0.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.srcs/sources_1/TEST_1.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.srcs/sources_1/test0.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.srcs/sources_1/test1.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.srcs/sources_1/test2.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.srcs/sources_1/test3.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.srcs/sources_1/test4.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.srcs/sources_1/test5.coe] -no_script -reset -force -quiet
remove_files  {X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.srcs/sources_1/Pipeline_1.coe X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.srcs/sources_1/Pipeline_final.coe X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.srcs/sources_1/ROM_DATA.coe X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.srcs/sources_1/TEST_0.coe X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.srcs/sources_1/TEST_1.coe X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.srcs/sources_1/test0.coe X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.srcs/sources_1/test1.coe X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.srcs/sources_1/test2.coe X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.srcs/sources_1/test3.coe X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.srcs/sources_1/test4.coe X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.srcs/sources_1/test5.coe}
export_ip_user_files -of_objects  [get_files X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.srcs/sources_1/Pipeline_0.coe] -no_script -reset -force -quiet
remove_files  X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.srcs/sources_1/Pipeline_0.coe
set_property CONFIG.Coe_File {X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.srcs/sources_1/Pipeline_final.coe} [get_ips Memory]
generate_target all [get_files  X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.srcs/sources_1/ip/Memory/Memory.xci]
catch { config_ip_cache -export [get_ips -all Memory] }
catch { [ delete_ip_run [get_ips -all Memory] ] }
export_ip_user_files -of_objects [get_files X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.srcs/sources_1/ip/Memory/Memory.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.srcs/sources_1/ip/Memory/Memory.xci]
export_simulation -of_objects [get_files X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.srcs/sources_1/ip/Memory/Memory.xci] -directory X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.ip_user_files/sim_scripts -ip_user_files_dir X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.ip_user_files -ipstatic_source_dir X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.cache/compile_simlib/modelsim} {questa=X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.cache/compile_simlib/questa} {riviera=X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.cache/compile_simlib/riviera} {activehdl=X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.srcs/sources_1/ip/Control_Memory/Control_Memory.xci]
set_property CONFIG.Coe_File {X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.srcs/sources_1/Pipeline1.coe} [get_ips Memory]
generate_target all [get_files  X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.srcs/sources_1/ip/Memory/Memory.xci]
catch { config_ip_cache -export [get_ips -all Memory] }
export_ip_user_files -of_objects [get_files X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.srcs/sources_1/ip/Memory/Memory.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.srcs/sources_1/ip/Memory/Memory.xci]
launch_runs Memory_synth_1 -jobs 16
wait_on_run Memory_synth_1
export_simulation -of_objects [get_files X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.srcs/sources_1/ip/Memory/Memory.xci] -directory X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.ip_user_files/sim_scripts -ip_user_files_dir X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.ip_user_files -ipstatic_source_dir X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.cache/compile_simlib/modelsim} {questa=X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.cache/compile_simlib/questa} {riviera=X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.cache/compile_simlib/riviera} {activehdl=X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.srcs/sources_1/ip/Control_Memory/Control_Memory.xci]
set_property CONFIG.Coe_File {X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.srcs/sources_1/ROM_DATA.coe} [get_ips Control_Memory]
generate_target all [get_files  X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.srcs/sources_1/ip/Control_Memory/Control_Memory.xci]
catch { config_ip_cache -export [get_ips -all Control_Memory] }
catch { [ delete_ip_run [get_ips -all Control_Memory] ] }
export_ip_user_files -of_objects [get_files X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.srcs/sources_1/ip/Control_Memory/Control_Memory.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.srcs/sources_1/ip/Control_Memory/Control_Memory.xci]
export_simulation -of_objects [get_files X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.srcs/sources_1/ip/Control_Memory/Control_Memory.xci] -directory X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.ip_user_files/sim_scripts -ip_user_files_dir X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.ip_user_files -ipstatic_source_dir X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.cache/compile_simlib/modelsim} {questa=X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.cache/compile_simlib/questa} {riviera=X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.cache/compile_simlib/riviera} {activehdl=X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property CONFIG.Coe_File {X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.srcs/sources_1/Pipeline_final.coe} [get_ips Memory]
generate_target all [get_files  X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.srcs/sources_1/ip/Memory/Memory.xci]
catch { config_ip_cache -export [get_ips -all Memory] }
catch { [ delete_ip_run [get_ips -all Memory] ] }
export_ip_user_files -of_objects [get_files X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.srcs/sources_1/ip/Memory/Memory.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.srcs/sources_1/ip/Memory/Memory.xci]
export_simulation -of_objects [get_files X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.srcs/sources_1/ip/Memory/Memory.xci] -directory X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.ip_user_files/sim_scripts -ip_user_files_dir X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.ip_user_files -ipstatic_source_dir X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.cache/compile_simlib/modelsim} {questa=X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.cache/compile_simlib/questa} {riviera=X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.cache/compile_simlib/riviera} {activehdl=X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/top_sim_behav.wcfg
source top_sim.tcl
run 30 us
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
close_sim
set_property CONFIG.Coe_File {X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.srcs/sources_1/Pipeline1.coe} [get_ips Memory]
generate_target all [get_files  X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.srcs/sources_1/ip/Memory/Memory.xci]
catch { config_ip_cache -export [get_ips -all Memory] }
export_ip_user_files -of_objects [get_files X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.srcs/sources_1/ip/Memory/Memory.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.srcs/sources_1/ip/Memory/Memory.xci]
export_simulation -of_objects [get_files X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.srcs/sources_1/ip/Memory/Memory.xci] -directory X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.ip_user_files/sim_scripts -ip_user_files_dir X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.ip_user_files -ipstatic_source_dir X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.cache/compile_simlib/modelsim} {questa=X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.cache/compile_simlib/questa} {riviera=X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.cache/compile_simlib/riviera} {activehdl=X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
set_property CONFIG.Coe_File {X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.srcs/sources_1/Pipeline2.coe} [get_ips Memory]
generate_target all [get_files  X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.srcs/sources_1/ip/Memory/Memory.xci]
catch { config_ip_cache -export [get_ips -all Memory] }
export_ip_user_files -of_objects [get_files X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.srcs/sources_1/ip/Memory/Memory.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.srcs/sources_1/ip/Memory/Memory.xci]
launch_runs Memory_synth_1 -jobs 16
wait_on_run Memory_synth_1
export_simulation -of_objects [get_files X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.srcs/sources_1/ip/Memory/Memory.xci] -directory X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.ip_user_files/sim_scripts -ip_user_files_dir X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.ip_user_files -ipstatic_source_dir X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.cache/compile_simlib/modelsim} {questa=X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.cache/compile_simlib/questa} {riviera=X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.cache/compile_simlib/riviera} {activehdl=X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
set_property CONFIG.Coe_File {X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.srcs/sources_1/Pipeline3.coe} [get_ips Memory]
generate_target all [get_files  X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.srcs/sources_1/ip/Memory/Memory.xci]
catch { config_ip_cache -export [get_ips -all Memory] }
export_ip_user_files -of_objects [get_files X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.srcs/sources_1/ip/Memory/Memory.xci] -no_script -sync -force -quiet
reset_run Memory_synth_1
launch_runs Memory_synth_1 -jobs 16
wait_on_run Memory_synth_1
export_simulation -of_objects [get_files X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.srcs/sources_1/ip/Memory/Memory.xci] -directory X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.ip_user_files/sim_scripts -ip_user_files_dir X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.ip_user_files -ipstatic_source_dir X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.cache/compile_simlib/modelsim} {questa=X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.cache/compile_simlib/questa} {riviera=X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.cache/compile_simlib/riviera} {activehdl=X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/CPU.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
launch_simulation
open_wave_config X:/1-Projiect/2-FPGA/CPU_Final/CPU_design/top_sim_behav.wcfg
source top_sim.tcl
run 5 us
close_sim
