
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000586                       # Number of seconds simulated
sim_ticks                                   586288000                       # Number of ticks simulated
final_tick                                  586288000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 123270                       # Simulator instruction rate (inst/s)
host_op_rate                                   239734                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               40009684                       # Simulator tick rate (ticks/s)
host_mem_usage                                 450292                       # Number of bytes of host memory used
host_seconds                                    14.65                       # Real time elapsed on the host
sim_insts                                     1806354                       # Number of instructions simulated
sim_ops                                       3512977                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    586288000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         101376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         223360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             324736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       101376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        101376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        22528                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           22528                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1584                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3490                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5074                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          352                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                352                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         172911607                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         380973174                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             553884780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    172911607                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        172911607                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       38424801                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             38424801                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       38424801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        172911607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        380973174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            592309582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1406.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1515.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3485.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000338040500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           85                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           85                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               11202                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1302                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5075                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1421                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5075                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1421                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 320000                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4800                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   88704                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  324800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                90944                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     75                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    15                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                92                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                38                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                62                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               53                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               62                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               42                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     586286000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5075                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1421                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3058                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     463                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1181                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    343.519052                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   205.252233                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   342.146265                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          378     32.01%     32.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          297     25.15%     57.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          115      9.74%     66.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           72      6.10%     72.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           53      4.49%     77.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           55      4.66%     82.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           26      2.20%     84.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           23      1.95%     86.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          162     13.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1181                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           85                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      58.776471                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.517680                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    108.731690                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             57     67.06%     67.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            12     14.12%     81.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             8      9.41%     90.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            1      1.18%     91.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      1.18%     92.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      1.18%     94.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      1.18%     95.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            2      2.35%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      1.18%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      1.18%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            85                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           85                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.305882                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.290241                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.740391                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               72     84.71%     84.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      1.18%     85.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               11     12.94%     98.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      1.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            85                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        96960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       223040                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        88704                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 165379472.204786717892                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 380427366.754905402660                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 151297655.759626656771                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1585                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3490                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1421                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     59789250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    122157000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  14063700250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     37721.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35002.01                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9897044.51                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     88196250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               181946250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   25000000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17639.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36389.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       545.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       151.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    553.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    155.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.18                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.45                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.04                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4141                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1050                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.68                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      90253.39                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  5562060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2933535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                21727020                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                4656240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         32575920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             46628850                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1374720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       120957420                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        19313760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         42889140                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              298618665                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            509.337842                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            480261250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1963000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      13780000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    164899750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     50296000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      90089500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    265259750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2970240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1548360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                13965840                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2578680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         30732000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             46815240                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1872960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       102955110                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        24867840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         48483240                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              276789510                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            472.105023                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            478761500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3054000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      13000000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    188209000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     64762750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      91472500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    225789750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    586288000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  210032                       # Number of BP lookups
system.cpu.branchPred.condPredicted            210032                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             10789                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                78849                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   24545                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                293                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           78849                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              75268                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3581                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1508                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    586288000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      691171                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      123678                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1853                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           138                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    586288000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    586288000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      216023                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           292                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       586288000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1172577                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             257620                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2136012                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      210032                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              99813                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        819761                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   21870                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  116                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1568                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          106                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          673                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    215839                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3200                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1090779                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.777623                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.674223                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   474800     43.53%     43.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     7679      0.70%     44.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    44059      4.04%     48.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    39855      3.65%     51.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    12260      1.12%     53.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    60170      5.52%     58.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    14159      1.30%     59.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    32030      2.94%     62.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   405767     37.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1090779                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.179120                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.821639                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   235322                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                257905                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    570086                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 16531                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  10935                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                4019942                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  10935                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   245838                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  145338                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5660                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    574112                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                108896                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                3968891                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2887                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  13341                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  15690                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  78008                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             4557031                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               8821886                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          3926131                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           2803048                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4018181                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   538850                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                181                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            135                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     66716                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               695211                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              131117                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             38576                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            11471                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    3880922                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 292                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   3762954                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              3835                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          368236                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       540060                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            228                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1090779                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.449786                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.832365                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              305640     28.02%     28.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               54487      5.00%     33.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               91812      8.42%     41.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               91891      8.42%     49.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              122449     11.23%     61.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              115808     10.62%     71.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              105263      9.65%     81.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               78676      7.21%     88.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              124753     11.44%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1090779                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   14963     11.63%     11.63% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     11.63% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     11.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   124      0.10%     11.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     11.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     11.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     11.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     11.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     11.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     11.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     11.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     11.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     11.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     14      0.01%     11.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     11.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     11      0.01%     11.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    45      0.03%     11.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     11.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     11.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    4      0.00%     11.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     11.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     11.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             59361     46.13%     57.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     57.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     57.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     57.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     57.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     57.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            48620     37.79%     95.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     95.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     95.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     95.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     95.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     95.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     95.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     95.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     95.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     95.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     95.70% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1183      0.92%     96.62% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   671      0.52%     97.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              3632      2.82%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               45      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              9068      0.24%      0.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1730480     45.99%     46.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 9077      0.24%     46.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1609      0.04%     46.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              430101     11.43%     57.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     57.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     57.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     57.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     57.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     57.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     57.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     57.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  725      0.02%     57.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     57.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                19655      0.52%     58.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     58.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1964      0.05%     58.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              297310      7.90%     66.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     66.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                953      0.03%     66.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          236004      6.27%     72.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            8021      0.21%     72.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         208000      5.53%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.48% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               247421      6.58%     85.05% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               99341      2.64%     87.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          437508     11.63%     99.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          25653      0.68%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3762954                       # Type of FU issued
system.cpu.iq.rate                           3.209132                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      128673                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.034195                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            4538842                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2180270                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1676699                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             4210353                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2069246                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2044658                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1720621                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2161938                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           108015                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        53401                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           70                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        14349                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1010                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           619                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  10935                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   96707                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  4520                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             3881214                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1050                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                695211                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               131117                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                181                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    663                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  3457                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             70                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           1821                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        12611                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                14432                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               3740217                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                679014                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             22737                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       802682                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   156171                       # Number of branches executed
system.cpu.iew.exec_stores                     123668                       # Number of stores executed
system.cpu.iew.exec_rate                     3.189741                       # Inst execution rate
system.cpu.iew.wb_sent                        3728518                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       3721357                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2473459                       # num instructions producing a value
system.cpu.iew.wb_consumers                   3880678                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.173657                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.637378                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          368282                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             10884                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1033612                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.398739                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.164644                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       318118     30.78%     30.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       104711     10.13%     40.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        91301      8.83%     49.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        48196      4.66%     54.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        98569      9.54%     63.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        44788      4.33%     68.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        55959      5.41%     73.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        48654      4.71%     78.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       223316     21.61%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1033612                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1806354                       # Number of instructions committed
system.cpu.commit.committedOps                3512977                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         758578                       # Number of memory references committed
system.cpu.commit.loads                        641810                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     139849                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2038362                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1930655                       # Number of committed integer instructions.
system.cpu.commit.function_calls                24884                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         3161      0.09%      0.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1543213     43.93%     44.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            9047      0.26%     44.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.04%     44.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         428154     12.19%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     56.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     56.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           18745      0.53%     57.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     57.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.03%     57.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         296724      8.45%     65.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     65.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     65.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.01%     65.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     65.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     65.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       236000      6.72%     72.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         8000      0.23%     72.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       208000      5.92%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          208572      5.94%     84.34% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          91286      2.60%     86.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       433238     12.33%     99.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        25482      0.73%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3512977                       # Class of committed instruction
system.cpu.commit.bw_lim_events                223316                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      4691555                       # The number of ROB reads
system.cpu.rob.rob_writes                     7820766                       # The number of ROB writes
system.cpu.timesIdled                             788                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           81798                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1806354                       # Number of Instructions Simulated
system.cpu.committedOps                       3512977                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.649140                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.649140                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.540499                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.540499                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3535663                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1432626                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   2780834                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2018921                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    662615                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   804383                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1128787                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    586288000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1996.678984                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               64398                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               568                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            113.376761                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1996.678984                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.487470                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.487470                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2922                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         2894                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.713379                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1396550                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1396550                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    586288000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       565203                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          565203                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       115729                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         115729                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       680932                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           680932                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       680932                       # number of overall hits
system.cpu.dcache.overall_hits::total          680932                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        14555                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14555                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1043                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1043                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        15598                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          15598                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        15598                       # number of overall misses
system.cpu.dcache.overall_misses::total         15598                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    798375500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    798375500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     69200000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     69200000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    867575500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    867575500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    867575500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    867575500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       579758                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       579758                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       116772                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       116772                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       696530                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       696530                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       696530                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       696530                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.025105                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.025105                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008932                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008932                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.022394                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.022394                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.022394                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.022394                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 54852.318791                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54852.318791                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 66347.075743                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66347.075743                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55620.944993                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55620.944993                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 55620.944993                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55620.944993                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        13169                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           15                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               192                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    68.588542                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     7.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          352                       # number of writebacks
system.cpu.dcache.writebacks::total               352                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12102                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12102                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        12108                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12108                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        12108                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12108                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2453                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2453                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1037                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1037                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         3490                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3490                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3490                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3490                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    165159500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    165159500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     67571500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     67571500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    232731000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    232731000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    232731000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    232731000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004231                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004231                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008881                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008881                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005011                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005011                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005011                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005011                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67329.596413                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67329.596413                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65160.559306                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65160.559306                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66685.100287                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66685.100287                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66685.100287                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66685.100287                       # average overall mshr miss latency
system.cpu.dcache.replacements                    568                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    586288000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           491.124720                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               85297                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1072                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             79.568097                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   491.124720                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.959228                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.959228                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          387                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            433260                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           433260                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    586288000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       213560                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          213560                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       213560                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           213560                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       213560                       # number of overall hits
system.cpu.icache.overall_hits::total          213560                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2278                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2278                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2278                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2278                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2278                       # number of overall misses
system.cpu.icache.overall_misses::total          2278                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    144541998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    144541998                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    144541998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    144541998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    144541998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    144541998                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       215838                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       215838                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       215838                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       215838                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       215838                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       215838                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010554                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010554                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010554                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010554                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010554                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010554                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 63451.272169                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 63451.272169                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 63451.272169                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 63451.272169                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 63451.272169                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 63451.272169                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2327                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                34                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    68.441176                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets            5                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1072                       # number of writebacks
system.cpu.icache.writebacks::total              1072                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          693                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          693                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          693                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          693                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          693                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          693                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1585                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1585                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1585                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1585                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1585                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1585                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    110422498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    110422498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    110422498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    110422498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    110422498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    110422498                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007343                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007343                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007343                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007343                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007343                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007343                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 69667.191167                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69667.191167                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 69667.191167                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69667.191167                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 69667.191167                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69667.191167                       # average overall mshr miss latency
system.cpu.icache.replacements                   1072                       # number of replacements
system.membus.snoop_filter.tot_requests          6715                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1645                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    586288000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4037                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          352                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1072                       # Transaction distribution
system.membus.trans_dist::CleanEvict              216                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1037                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1037                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1585                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2453                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4241                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4241                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         7548                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         7548                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  11789                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       169984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       169984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       245888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       245888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  415872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5075                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001576                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.039676                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5067     99.84%     99.84% # Request fanout histogram
system.membus.snoop_fanout::1                       8      0.16%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                5075                       # Request fanout histogram
system.membus.reqLayer2.occupancy            13308500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8377748                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy           18406750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
