/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [31:0] _00_;
  wire [9:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [13:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [13:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [14:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_30z;
  wire celloutsig_0_33z;
  wire [3:0] celloutsig_0_34z;
  wire [3:0] celloutsig_0_3z;
  wire [7:0] celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [12:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [21:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire [25:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = ~((celloutsig_1_3z | celloutsig_1_3z) & celloutsig_1_1z[10]);
  assign celloutsig_1_8z = ~((celloutsig_1_0z | celloutsig_1_7z[11]) & celloutsig_1_5z);
  assign celloutsig_1_14z = ~((celloutsig_1_4z | celloutsig_1_4z) & celloutsig_1_10z[2]);
  assign celloutsig_0_11z = ~((celloutsig_0_4z[6] | celloutsig_0_4z[2]) & celloutsig_0_3z[3]);
  assign celloutsig_0_1z = ~((in_data[14] | in_data[4]) & celloutsig_0_0z[6]);
  assign celloutsig_0_12z = ~((celloutsig_0_3z[0] | celloutsig_0_3z[0]) & celloutsig_0_0z[8]);
  assign celloutsig_0_17z = ~((celloutsig_0_15z | celloutsig_0_16z[13]) & celloutsig_0_1z);
  assign celloutsig_0_20z = ~((celloutsig_0_13z[5] | celloutsig_0_1z) & celloutsig_0_4z[6]);
  assign celloutsig_0_2z = ~((celloutsig_0_1z | celloutsig_0_1z) & celloutsig_0_1z);
  assign celloutsig_0_33z = celloutsig_0_18z[10] ^ celloutsig_0_4z[7];
  assign celloutsig_1_0z = in_data[144] ^ in_data[100];
  assign celloutsig_1_19z = celloutsig_1_0z ^ celloutsig_1_4z;
  assign celloutsig_0_6z = celloutsig_0_0z[8] ^ in_data[58];
  assign celloutsig_0_25z = celloutsig_0_15z ^ celloutsig_0_3z[0];
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 32'd0;
    else _00_ <= { celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_0_0z = in_data[19:10] * in_data[42:33];
  assign celloutsig_0_3z = { celloutsig_0_0z[6], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z } * in_data[94:91];
  assign celloutsig_1_6z = { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z } * in_data[173:165];
  assign celloutsig_1_7z = { celloutsig_1_1z[14:0], celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_4z } * { in_data[178:163], celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_1_10z = { celloutsig_1_7z[9:7], celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_0z } * { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_1_11z = celloutsig_1_6z[7:3] * celloutsig_1_1z[15:11];
  assign celloutsig_0_4z = { celloutsig_0_0z[8:2], celloutsig_0_1z } * { celloutsig_0_0z[7:1], celloutsig_0_1z };
  assign celloutsig_0_9z = _00_[31:19] * in_data[87:75];
  assign celloutsig_0_16z = { celloutsig_0_5z[4:1], celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_15z } * { in_data[94:90], celloutsig_0_4z, celloutsig_0_11z };
  assign celloutsig_0_18z = { celloutsig_0_5z[5:0], celloutsig_0_4z } * { celloutsig_0_9z, celloutsig_0_1z };
  assign celloutsig_0_21z = { in_data[39:26], celloutsig_0_20z } * { celloutsig_0_0z[8:2], celloutsig_0_5z, celloutsig_0_17z };
  assign celloutsig_0_30z = { celloutsig_0_21z[6:3], celloutsig_0_27z, celloutsig_0_25z } * { celloutsig_0_7z, celloutsig_0_20z, celloutsig_0_26z, celloutsig_0_15z, celloutsig_0_27z, celloutsig_0_15z };
  assign celloutsig_1_3z = celloutsig_1_0z !== celloutsig_1_2z[0];
  assign celloutsig_1_5z = { celloutsig_1_1z[19:15], celloutsig_1_2z, celloutsig_1_2z } !== { in_data[165:164], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_18z = { celloutsig_1_12z, celloutsig_1_14z, celloutsig_1_6z, celloutsig_1_11z } !== in_data[156:137];
  assign celloutsig_0_7z = { celloutsig_0_5z[4:0], celloutsig_0_5z, celloutsig_0_6z } !== { celloutsig_0_4z[7:3], celloutsig_0_4z };
  assign celloutsig_0_14z = { celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_2z } !== { in_data[89:80], celloutsig_0_11z };
  assign celloutsig_0_15z = { celloutsig_0_9z[1:0], celloutsig_0_12z, celloutsig_0_1z } !== celloutsig_0_4z[7:4];
  assign celloutsig_0_22z = { celloutsig_0_21z[1:0], celloutsig_0_14z } !== { celloutsig_0_13z[2], celloutsig_0_2z, celloutsig_0_20z };
  assign celloutsig_0_26z = { _00_[11:10], celloutsig_0_17z } !== { celloutsig_0_21z[14], celloutsig_0_22z, celloutsig_0_7z };
  assign celloutsig_0_27z = { celloutsig_0_0z[6:4], celloutsig_0_17z, celloutsig_0_22z } !== { celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_34z = ~ celloutsig_0_30z[3:0];
  assign celloutsig_1_1z = ~ in_data[190:169];
  assign celloutsig_1_2z = ~ in_data[118:115];
  assign celloutsig_1_12z = ~ { celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_5z = ~ celloutsig_0_0z[8:2];
  assign celloutsig_0_13z = ~ celloutsig_0_9z[10:4];
  assign { out_data[128], out_data[96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_33z, celloutsig_0_34z };
endmodule
