#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55f5bcf2ae60 .scope module, "toptop_tb" "toptop_tb" 2 14;
 .timescale 0 0;
P_0x55f5bcf220f0 .param/l "tck" 0 2 16, +C4<00000000000000000000000000001010>;
v0x55f5bcf717c0_0 .var "clock", 0 0;
v0x55f5bcf71880_0 .var "enable", 0 0;
v0x55f5bcf71940_0 .var/i "i", 31 0;
v0x55f5bcf719e0_0 .net/s "i_OFDM", 15 0, v0x55f5bcf6abe0_0;  1 drivers
v0x55f5bcf71af0_0 .var "mod_switch", 0 0;
v0x55f5bcf71be0_0 .net/s "out_i", 15 0, L_0x55f5bcf14c20;  1 drivers
v0x55f5bcf71ca0_0 .net/s "out_q", 15 0, L_0x55f5bcefb4c0;  1 drivers
v0x55f5bcf71d40_0 .var/i "outfile", 31 0;
v0x55f5bcf71e00_0 .var/i "outfile1", 31 0;
v0x55f5bcf71f70_0 .net/s "q_OFDM", 15 0, v0x55f5bcf6b320_0;  1 drivers
v0x55f5bcf72030_0 .var "ready_in", 0 0;
v0x55f5bcf720d0_0 .var "reset", 0 0;
v0x55f5bcf72170_0 .net "sop", 0 0, v0x55f5bcf6b880_0;  1 drivers
S_0x55f5bcf41400 .scope module, "top_inst" "toptop" 2 29, 3 10 0, S_0x55f5bcf2ae60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 1 "ready_in"
    .port_info 4 /INPUT 1 "mod_switch"
    .port_info 5 /OUTPUT 16 "I_OFDM"
    .port_info 6 /OUTPUT 16 "Q_OFDM"
    .port_info 7 /OUTPUT 1 "sop"
    .port_info 8 /OUTPUT 16 "out_q"
    .port_info 9 /OUTPUT 16 "out_i"
L_0x55f5bcf20b90 .functor AND 1, v0x55f5bcf6b580_0, v0x55f5bcf6ff20_0, C4<1>, C4<1>;
L_0x55f5bcf14c20 .functor BUFZ 16, v0x55f5bcf6fba0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x55f5bcefb4c0 .functor BUFZ 16, v0x55f5bcf6fd00_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55f5bcf702d0_0 .net "Bit_wire", 3 0, v0x55f5bcf6c7a0_0;  1 drivers
v0x55f5bcf703b0_0 .net/s "I_OFDM", 15 0, v0x55f5bcf6abe0_0;  alias, 1 drivers
v0x55f5bcf70470_0 .net/s "Q_OFDM", 15 0, v0x55f5bcf6b320_0;  alias, 1 drivers
v0x55f5bcf70570_0 .net "clock", 0 0, v0x55f5bcf717c0_0;  1 drivers
v0x55f5bcf70610_0 .net "count_index", 10 0, v0x55f5bcf45800_0;  1 drivers
v0x55f5bcf70750_0 .net "enable", 0 0, v0x55f5bcf71880_0;  1 drivers
v0x55f5bcf707f0_0 .net "index_pilot", 0 0, v0x55f5bcf6ee60_0;  1 drivers
v0x55f5bcf708e0_0 .net "mod_switch", 0 0, v0x55f5bcf71af0_0;  1 drivers
v0x55f5bcf70980_0 .net/s "out_i", 15 0, L_0x55f5bcf14c20;  alias, 1 drivers
v0x55f5bcf70ad0_0 .net/s "out_q", 15 0, L_0x55f5bcefb4c0;  alias, 1 drivers
v0x55f5bcf70bb0_0 .net "ready_in", 0 0, v0x55f5bcf72030_0;  1 drivers
v0x55f5bcf70c50_0 .net "ready_in1", 0 0, L_0x55f5bcf20b90;  1 drivers
v0x55f5bcf70cf0_0 .net "ready_in2", 0 0, v0x55f5bcf6ff20_0;  1 drivers
v0x55f5bcf70d90_0 .net "ready_in3", 0 0, v0x55f5bcf6b580_0;  1 drivers
v0x55f5bcf70e30_0 .net "ready_in4", 0 0, v0x55f5bcf6b4c0_0;  1 drivers
v0x55f5bcf70f20_0 .net "ready_out_pilots", 0 0, v0x55f5bcf6b640_0;  1 drivers
v0x55f5bcf71010_0 .net "reset", 0 0, v0x55f5bcf720d0_0;  1 drivers
v0x55f5bcf710b0_0 .net/s "s1", 15 0, v0x55f5bcf6fba0_0;  1 drivers
v0x55f5bcf711a0_0 .net/s "s2", 15 0, v0x55f5bcf6fd00_0;  1 drivers
v0x55f5bcf71290_0 .net "sign_pilot", 0 0, v0x55f5bcf6f100_0;  1 drivers
v0x55f5bcf71380_0 .net "sop", 0 0, v0x55f5bcf6b880_0;  alias, 1 drivers
v0x55f5bcf71420_0 .net "valid_pilot", 0 0, v0x55f5bcf6f260_0;  1 drivers
v0x55f5bcf71510_0 .net "valid_qam", 0 0, v0x55f5bcf70060_0;  1 drivers
v0x55f5bcf71600_0 .net "valid_rom", 0 0, v0x55f5bcf6cd50_0;  1 drivers
S_0x55f5bcf2b040 .scope module, "OFDM_preambule1" "OFDM_preambule" 3 50, 4 10 0, S_0x55f5bcf41400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "en"
    .port_info 2 /INPUT 1 "res"
    .port_info 3 /INPUT 1 "valid_qam"
    .port_info 4 /INPUT 1 "ready_in"
    .port_info 5 /INPUT 1 "valid_pilot"
    .port_info 6 /INPUT 16 "i"
    .port_info 7 /INPUT 16 "q"
    .port_info 8 /INPUT 1 "index_pilot"
    .port_info 9 /INPUT 1 "sign_pilot"
    .port_info 10 /OUTPUT 11 "count"
    .port_info 11 /OUTPUT 1 "ready_out_ROM"
    .port_info 12 /OUTPUT 1 "ready_out_QAM"
    .port_info 13 /OUTPUT 1 "ready_out_pilots"
    .port_info 14 /OUTPUT 1 "valid_OFDM"
    .port_info 15 /OUTPUT 16 "i_OFDM"
    .port_info 16 /OUTPUT 16 "q_OFDM"
    .port_info 17 /OUTPUT 1 "sop"
P_0x55f5bcf4cc90 .param/l "Num_Carrier" 0 4 12, +C4<0000000000000000000000000000000000000000000000000000001100111000>;
P_0x55f5bcf4ccd0 .param/l "OFDM_SIZE" 0 4 11, +C4<0000000000000000000000000000000000000000000000000000010000000000>;
v0x55f5bcf434b0_0 .var "Left_index", 10 0;
v0x55f5bcf442c0_0 .var "Right_index", 10 0;
v0x55f5bcf44360_0 .net "clk", 0 0, v0x55f5bcf717c0_0;  alias, 1 drivers
v0x55f5bcf45800_0 .var "count", 10 0;
v0x55f5bcf458d0_0 .net "en", 0 0, v0x55f5bcf71880_0;  alias, 1 drivers
v0x55f5bcf09330_0 .net/s "i", 15 0, v0x55f5bcf6fba0_0;  alias, 1 drivers
v0x55f5bcf6abe0_0 .var/s "i_OFDM", 15 0;
v0x55f5bcf6acc0_0 .var "indexCarrier", 0 0;
v0x55f5bcf6ad80_0 .net "index_pilot", 0 0, v0x55f5bcf6ee60_0;  alias, 1 drivers
v0x55f5bcf6ae40_0 .var "mid_ofdm", 10 0;
v0x55f5bcf6af20_0 .var "pilot1", 0 0;
v0x55f5bcf6afe0_0 .var "pilot2", 0 0;
v0x55f5bcf6b0a0_0 .var "pilot3", 0 0;
v0x55f5bcf6b160_0 .var/s "pilot_value", 15 0;
v0x55f5bcf6b240_0 .net/s "q", 15 0, v0x55f5bcf6fd00_0;  alias, 1 drivers
v0x55f5bcf6b320_0 .var/s "q_OFDM", 15 0;
v0x55f5bcf6b400_0 .net "ready_in", 0 0, v0x55f5bcf72030_0;  alias, 1 drivers
v0x55f5bcf6b4c0_0 .var "ready_out_QAM", 0 0;
v0x55f5bcf6b580_0 .var "ready_out_ROM", 0 0;
v0x55f5bcf6b640_0 .var "ready_out_pilots", 0 0;
v0x55f5bcf6b700_0 .net "res", 0 0, v0x55f5bcf720d0_0;  alias, 1 drivers
v0x55f5bcf6b7c0_0 .net "sign_pilot", 0 0, v0x55f5bcf6f100_0;  alias, 1 drivers
v0x55f5bcf6b880_0 .var "sop", 0 0;
v0x55f5bcf6b940_0 .var "valid_OFDM", 0 0;
v0x55f5bcf6ba00_0 .net "valid_pilot", 0 0, v0x55f5bcf6f260_0;  alias, 1 drivers
v0x55f5bcf6bac0_0 .net "valid_qam", 0 0, v0x55f5bcf70060_0;  alias, 1 drivers
E_0x55f5bcf06c30 .event posedge, v0x55f5bcf6b700_0, v0x55f5bcf44360_0;
S_0x55f5bcf6be60 .scope module, "build_rom1" "build_rom" 3 26, 5 12 0, S_0x55f5bcf41400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 1 "ready_in"
    .port_info 4 /INPUT 1 "mod_switch"
    .port_info 5 /INPUT 1 "sop"
    .port_info 6 /OUTPUT 4 "Bit_ROM"
    .port_info 7 /OUTPUT 1 "valid_rom"
    .port_info 8 /OUTPUT 1 "valid_count"
P_0x55f5bcf6c000 .param/l "ADDR_WIDTH" 0 5 13, +C4<00000000000000000000000000001011>;
v0x55f5bcf6dae0_0 .net "Bit_ROM", 3 0, v0x55f5bcf6c7a0_0;  alias, 1 drivers
v0x55f5bcf6dbf0_0 .net "addr1", 10 0, v0x55f5bcf6d300_0;  1 drivers
v0x55f5bcf6dc90_0 .net "clock", 0 0, v0x55f5bcf717c0_0;  alias, 1 drivers
v0x55f5bcf6dd30_0 .net "enable", 0 0, v0x55f5bcf71880_0;  alias, 1 drivers
v0x55f5bcf6ddd0_0 .net "mod_switch", 0 0, v0x55f5bcf71af0_0;  alias, 1 drivers
v0x55f5bcf6df10_0 .net "ready", 0 0, L_0x55f5bcf1a8c0;  1 drivers
v0x55f5bcf6e000_0 .net "ready_in", 0 0, L_0x55f5bcf20b90;  alias, 1 drivers
v0x55f5bcf6e0a0_0 .net "reset", 0 0, v0x55f5bcf720d0_0;  alias, 1 drivers
v0x55f5bcf6e140_0 .net "sop", 0 0, v0x55f5bcf6b880_0;  alias, 1 drivers
v0x55f5bcf6e270_0 .net "valid_count", 0 0, v0x55f5bcf6d9b0_0;  1 drivers
v0x55f5bcf6e360_0 .net "valid_rom", 0 0, v0x55f5bcf6cd50_0;  alias, 1 drivers
S_0x55f5bcf6c1d0 .scope module, "ROM1" "ROM" 5 32, 6 10 0, S_0x55f5bcf6be60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "en"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 1 "ready_in"
    .port_info 4 /INPUT 1 "mod_switch"
    .port_info 5 /INPUT 11 "addr"
    .port_info 6 /INPUT 1 "valid_count"
    .port_info 7 /OUTPUT 4 "idata"
    .port_info 8 /OUTPUT 1 "ready_out"
    .port_info 9 /OUTPUT 1 "valid_rom"
P_0x55f5bcf4cd20 .param/l "ADDR_WIDTH" 0 6 11, +C4<00000000000000000000000000001011>;
P_0x55f5bcf4cd60 .param/l "DATA_WIDTH" 0 6 11, +C4<00000000000000000000000000000010>;
L_0x55f5bcf1a8c0 .functor BUFZ 1, L_0x55f5bcf20b90, C4<0>, C4<0>, C4<0>;
v0x55f5bcf433b0_0 .net "addr", 10 0, v0x55f5bcf6d300_0;  alias, 1 drivers
v0x55f5bcf6c5e0_0 .net "clk", 0 0, v0x55f5bcf717c0_0;  alias, 1 drivers
v0x55f5bcf6c6a0_0 .net "en", 0 0, v0x55f5bcf71880_0;  alias, 1 drivers
v0x55f5bcf6c7a0_0 .var "idata", 3 0;
v0x55f5bcf6c840_0 .net "mod_switch", 0 0, v0x55f5bcf71af0_0;  alias, 1 drivers
v0x55f5bcf6c930_0 .net "ready_in", 0 0, L_0x55f5bcf20b90;  alias, 1 drivers
v0x55f5bcf6c9d0_0 .net "ready_out", 0 0, L_0x55f5bcf1a8c0;  alias, 1 drivers
v0x55f5bcf6ca90_0 .net "reset", 0 0, v0x55f5bcf720d0_0;  alias, 1 drivers
v0x55f5bcf6cb30 .array "rom", 0 2047, 1 0;
v0x55f5bcf6cbd0_0 .var "switch", 0 0;
v0x55f5bcf6cc90_0 .net "valid_count", 0 0, v0x55f5bcf6d9b0_0;  alias, 1 drivers
v0x55f5bcf6cd50_0 .var "valid_rom", 0 0;
E_0x55f5bcf07c40 .event posedge, v0x55f5bcf6b700_0;
S_0x55f5bcf6cf50 .scope module, "counter_rom_preambule1" "counter_rom_preambule" 5 22, 7 10 0, S_0x55f5bcf6be60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "en"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /INPUT 1 "ready_in"
    .port_info 4 /INPUT 1 "mod_switch"
    .port_info 5 /INPUT 1 "sop"
    .port_info 6 /OUTPUT 11 "addr"
    .port_info 7 /OUTPUT 1 "valid_count"
P_0x55f5bcf6d0f0 .param/l "ADDR_WIDTH" 0 7 11, +C4<00000000000000000000000000001011>;
v0x55f5bcf6d300_0 .var "addr", 10 0;
v0x55f5bcf6d410_0 .net "clk", 0 0, v0x55f5bcf717c0_0;  alias, 1 drivers
v0x55f5bcf6d500_0 .net "en", 0 0, v0x55f5bcf71880_0;  alias, 1 drivers
v0x55f5bcf6d5f0_0 .net "mod_switch", 0 0, v0x55f5bcf71af0_0;  alias, 1 drivers
v0x55f5bcf6d690_0 .net "ready_in", 0 0, L_0x55f5bcf1a8c0;  alias, 1 drivers
v0x55f5bcf6d780_0 .net "reset", 0 0, v0x55f5bcf720d0_0;  alias, 1 drivers
v0x55f5bcf6d870_0 .net "sop", 0 0, v0x55f5bcf6b880_0;  alias, 1 drivers
v0x55f5bcf6d910_0 .var "switch", 0 0;
v0x55f5bcf6d9b0_0 .var "valid_count", 0 0;
E_0x55f5bcf092f0 .event edge, v0x55f5bcf6b700_0, v0x55f5bcf44360_0;
S_0x55f5bcf6e510 .scope module, "pilots1" "pilots" 3 69, 8 10 0, S_0x55f5bcf41400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "en"
    .port_info 2 /INPUT 1 "res"
    .port_info 3 /INPUT 1 "ready_in"
    .port_info 4 /INPUT 11 "count_index"
    .port_info 5 /OUTPUT 1 "valid_pilot"
    .port_info 6 /OUTPUT 1 "index_pilot"
    .port_info 7 /OUTPUT 1 "sign_pilot"
P_0x55f5bcf6e690 .param/l "ADDR_WIDTH_INDEX" 0 8 11, +C4<00000000000000000000000000001010>;
P_0x55f5bcf6e6d0 .param/l "ADDR_WIDTH_VALUE" 0 8 11, +C4<00000000000000000000000001010000>;
P_0x55f5bcf6e710 .param/l "DATA_WIDTH" 0 8 11, +C4<00000000000000000000000000000001>;
v0x55f5bcf6ea30_0 .net "clk", 0 0, v0x55f5bcf717c0_0;  alias, 1 drivers
v0x55f5bcf6ead0_0 .net "count_index", 10 0, v0x55f5bcf45800_0;  alias, 1 drivers
v0x55f5bcf6ebc0_0 .var "count_value", 6 0;
v0x55f5bcf6ec90_0 .net "en", 0 0, v0x55f5bcf71880_0;  alias, 1 drivers
v0x55f5bcf6edc0 .array "index", 0 1024, 0 0;
v0x55f5bcf6ee60_0 .var "index_pilot", 0 0;
v0x55f5bcf6ef00_0 .net "ready_in", 0 0, v0x55f5bcf6b640_0;  alias, 1 drivers
v0x55f5bcf6efd0_0 .net "res", 0 0, v0x55f5bcf720d0_0;  alias, 1 drivers
v0x55f5bcf6f100_0 .var "sign_pilot", 0 0;
v0x55f5bcf6f260_0 .var "valid_pilot", 0 0;
v0x55f5bcf6f330 .array "value", 0 80, 0 0;
S_0x55f5bcf6f450 .scope module, "qam1" "qam" 3 38, 9 12 0, S_0x55f5bcf41400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "res"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /INPUT 1 "ready_in"
    .port_info 4 /INPUT 1 "valid_rom"
    .port_info 5 /INPUT 4 "idata"
    .port_info 6 /OUTPUT 1 "ready_out"
    .port_info 7 /OUTPUT 1 "valid_qam"
    .port_info 8 /OUTPUT 16 "i"
    .port_info 9 /OUTPUT 16 "q"
v0x55f5bcf6f6d0_0 .net "clk", 0 0, v0x55f5bcf717c0_0;  alias, 1 drivers
v0x55f5bcf6f790_0 .net "en", 0 0, v0x55f5bcf71880_0;  alias, 1 drivers
v0x55f5bcf6f850_0 .var "error", 0 0;
v0x55f5bcf6f920_0 .var "grid", 14 0;
v0x55f5bcf6f9e0_0 .var "grid_value1", 14 0;
v0x55f5bcf6fac0_0 .var "grid_value2", 14 0;
v0x55f5bcf6fba0_0 .var/s "i", 15 0;
v0x55f5bcf6fc60_0 .net "idata", 3 0, v0x55f5bcf6c7a0_0;  alias, 1 drivers
v0x55f5bcf6fd00_0 .var/s "q", 15 0;
v0x55f5bcf6fe50_0 .net "ready_in", 0 0, v0x55f5bcf6b4c0_0;  alias, 1 drivers
v0x55f5bcf6ff20_0 .var "ready_out", 0 0;
v0x55f5bcf6ffc0_0 .net "res", 0 0, v0x55f5bcf720d0_0;  alias, 1 drivers
v0x55f5bcf70060_0 .var "valid_qam", 0 0;
v0x55f5bcf70130_0 .net "valid_rom", 0 0, v0x55f5bcf6cd50_0;  alias, 1 drivers
    .scope S_0x55f5bcf6cf50;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5bcf6d910_0, 0, 1;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x55f5bcf6d300_0, 0, 11;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5bcf6d9b0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x55f5bcf6cf50;
T_1 ;
    %wait E_0x55f5bcf07c40;
    %load/vec4 v0x55f5bcf6d5f0_0;
    %assign/vec4 v0x55f5bcf6d910_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55f5bcf6cf50;
T_2 ;
    %wait E_0x55f5bcf092f0;
    %load/vec4 v0x55f5bcf6d780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5bcf6d9b0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55f5bcf6d500_0;
    %load/vec4 v0x55f5bcf6d690_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_2.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.3, 8;
T_2.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.3, 8;
 ; End of false expr.
    %blend;
T_2.3;
    %assign/vec4 v0x55f5bcf6d9b0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55f5bcf6cf50;
T_3 ;
    %wait E_0x55f5bcf06c30;
    %load/vec4 v0x55f5bcf6d780_0;
    %flag_set/vec4 8;
    %load/vec4 v0x55f5bcf6d870_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_3.0, 9;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x55f5bcf6d300_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55f5bcf6d500_0;
    %load/vec4 v0x55f5bcf6d690_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55f5bcf6d910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %load/vec4 v0x55f5bcf6d300_0;
    %cmpi/e 1647, 0, 11;
    %jmp/0xz  T_3.8, 4;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x55f5bcf6d300_0, 0;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0x55f5bcf6d300_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x55f5bcf6d300_0, 0;
T_3.9 ;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x55f5bcf6d300_0;
    %cmpi/e 1647, 0, 11;
    %jmp/0xz  T_3.10, 4;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x55f5bcf6d300_0, 0;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0x55f5bcf6d300_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x55f5bcf6d300_0, 0;
T_3.11 ;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x55f5bcf6d300_0;
    %cmpi/e 1646, 0, 11;
    %jmp/0xz  T_3.12, 4;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x55f5bcf6d300_0, 0;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0x55f5bcf6d300_0;
    %addi 2, 0, 11;
    %assign/vec4 v0x55f5bcf6d300_0, 0;
T_3.13 ;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55f5bcf6c1d0;
T_4 ;
    %vpi_call 6 29 "$readmemb", "buf_data.txt", v0x55f5bcf6cb30 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5bcf6cd50_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f5bcf6c7a0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5bcf6cbd0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x55f5bcf6c1d0;
T_5 ;
    %wait E_0x55f5bcf07c40;
    %load/vec4 v0x55f5bcf6c840_0;
    %assign/vec4 v0x55f5bcf6cbd0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55f5bcf6c1d0;
T_6 ;
    %wait E_0x55f5bcf06c30;
    %load/vec4 v0x55f5bcf6ca90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55f5bcf6c7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5bcf6cd50_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55f5bcf6c6a0_0;
    %load/vec4 v0x55f5bcf6c930_0;
    %and;
    %load/vec4 v0x55f5bcf6cc90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5bcf6cd50_0, 0;
    %load/vec4 v0x55f5bcf6cbd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %load/vec4 v0x55f5bcf433b0_0;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v0x55f5bcf6cb30, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f5bcf6c7a0_0, 4, 5;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v0x55f5bcf433b0_0;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v0x55f5bcf6cb30, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f5bcf6c7a0_0, 4, 5;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v0x55f5bcf433b0_0;
    %pad/u 12;
    %addi 1, 0, 12;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v0x55f5bcf6cb30, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f5bcf6c7a0_0, 4, 5;
    %load/vec4 v0x55f5bcf433b0_0;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v0x55f5bcf6cb30, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f5bcf6c7a0_0, 4, 5;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5bcf6cd50_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55f5bcf6f450;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5bcf6f850_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55f5bcf6fba0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55f5bcf6fd00_0, 0, 16;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0x55f5bcf6f920_0, 0, 15;
    %load/vec4 v0x55f5bcf6f920_0;
    %inv;
    %store/vec4 v0x55f5bcf6f920_0, 0, 15;
    %load/vec4 v0x55f5bcf6f920_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x55f5bcf6f920_0, 0, 15;
    %load/vec4 v0x55f5bcf6f920_0;
    %store/vec4 v0x55f5bcf6f9e0_0, 0, 15;
    %load/vec4 v0x55f5bcf6f9e0_0;
    %load/vec4 v0x55f5bcf6f920_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x55f5bcf6fac0_0, 0, 15;
    %end;
    .thread T_7;
    .scope S_0x55f5bcf6f450;
T_8 ;
    %wait E_0x55f5bcf06c30;
    %load/vec4 v0x55f5bcf6ffc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5bcf70060_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f5bcf6fba0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f5bcf6fd00_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55f5bcf6f790_0;
    %load/vec4 v0x55f5bcf6fe50_0;
    %and;
    %load/vec4 v0x55f5bcf70130_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5bcf70060_0, 0;
    %load/vec4 v0x55f5bcf6fc60_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_8.4, 8;
    %load/vec4 v0x55f5bcf6fc60_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x55f5bcf6fc60_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %jmp/0 T_8.6, 9;
    %load/vec4 v0x55f5bcf6f9e0_0;
    %jmp/1 T_8.7, 9;
T_8.6 ; End of true expr.
    %load/vec4 v0x55f5bcf6fac0_0;
    %jmp/0 T_8.7, 9;
 ; End of false expr.
    %blend;
T_8.7;
    %inv;
    %addi 1, 0, 15;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_8.5, 8;
T_8.4 ; End of true expr.
    %load/vec4 v0x55f5bcf6fc60_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x55f5bcf6fc60_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %jmp/0 T_8.8, 9;
    %load/vec4 v0x55f5bcf6f9e0_0;
    %jmp/1 T_8.9, 9;
T_8.8 ; End of true expr.
    %load/vec4 v0x55f5bcf6fac0_0;
    %jmp/0 T_8.9, 9;
 ; End of false expr.
    %blend;
T_8.9;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_8.5, 8;
 ; End of false expr.
    %blend;
T_8.5;
    %assign/vec4 v0x55f5bcf6fba0_0, 0;
    %load/vec4 v0x55f5bcf6fc60_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_8.10, 8;
    %load/vec4 v0x55f5bcf6fc60_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x55f5bcf6fc60_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 9;
    %jmp/0 T_8.12, 9;
    %load/vec4 v0x55f5bcf6f9e0_0;
    %jmp/1 T_8.13, 9;
T_8.12 ; End of true expr.
    %load/vec4 v0x55f5bcf6fac0_0;
    %jmp/0 T_8.13, 9;
 ; End of false expr.
    %blend;
T_8.13;
    %inv;
    %addi 1, 0, 15;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_8.11, 8;
T_8.10 ; End of true expr.
    %load/vec4 v0x55f5bcf6fc60_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x55f5bcf6fc60_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 9;
    %jmp/0 T_8.14, 9;
    %load/vec4 v0x55f5bcf6f9e0_0;
    %jmp/1 T_8.15, 9;
T_8.14 ; End of true expr.
    %load/vec4 v0x55f5bcf6fac0_0;
    %jmp/0 T_8.15, 9;
 ; End of false expr.
    %blend;
T_8.15;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_8.11, 8;
 ; End of false expr.
    %blend;
T_8.11;
    %assign/vec4 v0x55f5bcf6fd00_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5bcf70060_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55f5bcf6f450;
T_9 ;
    %wait E_0x55f5bcf06c30;
    %load/vec4 v0x55f5bcf6ffc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5bcf6f850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5bcf6ff20_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55f5bcf6f850_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.2, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_9.3, 8;
T_9.2 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_9.3, 8;
 ; End of false expr.
    %blend;
T_9.3;
    %pad/s 1;
    %assign/vec4 v0x55f5bcf6ff20_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55f5bcf2b040;
T_10 ;
    %pushi/vec4 32767, 0, 16;
    %store/vec4 v0x55f5bcf6b160_0, 0, 16;
    %end;
    .thread T_10;
    .scope S_0x55f5bcf2b040;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5bcf6b940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5bcf6b880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5bcf6acc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5bcf6b580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5bcf6b4c0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55f5bcf6abe0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55f5bcf6b320_0, 0, 16;
    %pushi/vec4 511, 0, 11;
    %store/vec4 v0x55f5bcf6ae40_0, 0, 11;
    %load/vec4 v0x55f5bcf6ae40_0;
    %pad/u 64;
    %subi 412, 0, 64;
    %pad/u 11;
    %store/vec4 v0x55f5bcf434b0_0, 0, 11;
    %load/vec4 v0x55f5bcf6ae40_0;
    %pad/u 64;
    %addi 412, 0, 64;
    %pad/u 11;
    %store/vec4 v0x55f5bcf442c0_0, 0, 11;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x55f5bcf45800_0, 0, 11;
    %end;
    .thread T_11;
    .scope S_0x55f5bcf2b040;
T_12 ;
    %wait E_0x55f5bcf06c30;
    %load/vec4 v0x55f5bcf6b700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5bcf6af20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5bcf6afe0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55f5bcf6ad80_0;
    %assign/vec4 v0x55f5bcf6af20_0, 0;
    %load/vec4 v0x55f5bcf6af20_0;
    %assign/vec4 v0x55f5bcf6afe0_0, 0;
    %load/vec4 v0x55f5bcf6afe0_0;
    %assign/vec4 v0x55f5bcf6b0a0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55f5bcf2b040;
T_13 ;
    %wait E_0x55f5bcf06c30;
    %load/vec4 v0x55f5bcf6b700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x55f5bcf45800_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55f5bcf458d0_0;
    %load/vec4 v0x55f5bcf6b400_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x55f5bcf45800_0;
    %cmpi/e 1023, 0, 11;
    %jmp/0xz  T_13.4, 4;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x55f5bcf45800_0, 0;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0x55f5bcf45800_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x55f5bcf45800_0, 0;
T_13.5 ;
    %load/vec4 v0x55f5bcf45800_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.7, 8;
T_13.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.7, 8;
 ; End of false expr.
    %blend;
T_13.7;
    %pad/s 1;
    %assign/vec4 v0x55f5bcf6b880_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55f5bcf2b040;
T_14 ;
    %wait E_0x55f5bcf06c30;
    %load/vec4 v0x55f5bcf6b700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f5bcf6abe0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55f5bcf6b320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5bcf6b940_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55f5bcf458d0_0;
    %load/vec4 v0x55f5bcf6b400_0;
    %and;
    %load/vec4 v0x55f5bcf6ba00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5bcf6b940_0, 0;
    %load/vec4 v0x55f5bcf6b0a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.4, 8;
    %load/vec4 v0x55f5bcf6b7c0_0;
    %flag_set/vec4 9;
    %jmp/0 T_14.6, 9;
    %load/vec4 v0x55f5bcf6b160_0;
    %inv;
    %addi 1, 0, 16;
    %jmp/1 T_14.7, 9;
T_14.6 ; End of true expr.
    %load/vec4 v0x55f5bcf6b160_0;
    %jmp/0 T_14.7, 9;
 ; End of false expr.
    %blend;
T_14.7;
    %jmp/1 T_14.5, 8;
T_14.4 ; End of true expr.
    %load/vec4 v0x55f5bcf6acc0_0;
    %load/vec4 v0x55f5bcf6bac0_0;
    %and;
    %flag_set/vec4 9;
    %jmp/0 T_14.8, 9;
    %load/vec4 v0x55f5bcf09330_0;
    %jmp/1 T_14.9, 9;
T_14.8 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_14.9, 9;
 ; End of false expr.
    %blend;
T_14.9;
    %jmp/0 T_14.5, 8;
 ; End of false expr.
    %blend;
T_14.5;
    %assign/vec4 v0x55f5bcf6abe0_0, 0;
    %load/vec4 v0x55f5bcf6b0a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_14.11, 8;
T_14.10 ; End of true expr.
    %load/vec4 v0x55f5bcf6acc0_0;
    %load/vec4 v0x55f5bcf6bac0_0;
    %and;
    %flag_set/vec4 9;
    %jmp/0 T_14.12, 9;
    %load/vec4 v0x55f5bcf6b240_0;
    %jmp/1 T_14.13, 9;
T_14.12 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_14.13, 9;
 ; End of false expr.
    %blend;
T_14.13;
    %jmp/0 T_14.11, 8;
 ; End of false expr.
    %blend;
T_14.11;
    %assign/vec4 v0x55f5bcf6b320_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5bcf6b940_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55f5bcf2b040;
T_15 ;
    %wait E_0x55f5bcf06c30;
    %load/vec4 v0x55f5bcf6b700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5bcf6b580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5bcf6b4c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5bcf6b640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5bcf6acc0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x55f5bcf458d0_0;
    %load/vec4 v0x55f5bcf6b400_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5bcf6b640_0, 0;
    %load/vec4 v0x55f5bcf6ad80_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.4, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_15.5, 8;
T_15.4 ; End of true expr.
    %load/vec4 v0x55f5bcf45800_0;
    %load/vec4 v0x55f5bcf434b0_0;
    %subi 2, 0, 11;
    %cmp/u;
    %flag_mov 9, 5;
    %load/vec4 v0x55f5bcf45800_0;
    %load/vec4 v0x55f5bcf6ae40_0;
    %subi 3, 0, 11;
    %cmp/e;
    %flag_or 4, 9;
    %flag_mov 9, 4;
    %load/vec4 v0x55f5bcf442c0_0;
    %subi 2, 0, 11;
    %load/vec4 v0x55f5bcf45800_0;
    %cmp/u;
    %flag_or 5, 9;
    %flag_mov 9, 5;
    %jmp/0 T_15.6, 9;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_15.7, 9;
T_15.6 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_15.7, 9;
 ; End of false expr.
    %blend;
T_15.7;
    %jmp/0 T_15.5, 8;
 ; End of false expr.
    %blend;
T_15.5;
    %assign/vec4 v0x55f5bcf6b580_0, 0;
    %load/vec4 v0x55f5bcf45800_0;
    %load/vec4 v0x55f5bcf434b0_0;
    %subi 1, 0, 11;
    %cmp/u;
    %flag_mov 8, 5;
    %load/vec4 v0x55f5bcf45800_0;
    %load/vec4 v0x55f5bcf6ae40_0;
    %subi 1, 0, 11;
    %cmp/e;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f5bcf442c0_0;
    %subi 1, 0, 11;
    %load/vec4 v0x55f5bcf45800_0;
    %cmp/u;
    %flag_or 5, 8;
    %flag_mov 8, 5;
    %jmp/0 T_15.8, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_15.9, 8;
T_15.8 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_15.9, 8;
 ; End of false expr.
    %blend;
T_15.9;
    %assign/vec4 v0x55f5bcf6b4c0_0, 0;
    %load/vec4 v0x55f5bcf45800_0;
    %load/vec4 v0x55f5bcf434b0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %load/vec4 v0x55f5bcf45800_0;
    %load/vec4 v0x55f5bcf6ae40_0;
    %cmp/e;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x55f5bcf442c0_0;
    %load/vec4 v0x55f5bcf45800_0;
    %cmp/u;
    %flag_or 5, 8;
    %flag_mov 8, 5;
    %jmp/0 T_15.10, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_15.11, 8;
T_15.10 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_15.11, 8;
 ; End of false expr.
    %blend;
T_15.11;
    %assign/vec4 v0x55f5bcf6acc0_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55f5bcf6e510;
T_16 ;
    %vpi_call 8 29 "$readmemb", "index.txt", v0x55f5bcf6edc0 {0 0 0};
    %vpi_call 8 30 "$readmemb", "value.txt", v0x55f5bcf6f330 {0 0 0};
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x55f5bcf6ebc0_0, 0, 7;
    %end;
    .thread T_16;
    .scope S_0x55f5bcf6e510;
T_17 ;
    %wait E_0x55f5bcf06c30;
    %load/vec4 v0x55f5bcf6efd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x55f5bcf6ebc0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x55f5bcf6ec90_0;
    %load/vec4 v0x55f5bcf6ef00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x55f5bcf6ebc0_0;
    %cmpi/e 80, 0, 7;
    %flag_mov 8, 4;
    %load/vec4 v0x55f5bcf6ead0_0;
    %cmpi/e 1023, 0, 11;
    %flag_or 4, 8;
    %jmp/0xz  T_17.4, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x55f5bcf6ebc0_0, 0;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0x55f5bcf6ee60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x55f5bcf6ebc0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x55f5bcf6ebc0_0, 0;
T_17.6 ;
T_17.5 ;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55f5bcf6e510;
T_18 ;
    %wait E_0x55f5bcf06c30;
    %load/vec4 v0x55f5bcf6efd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5bcf6ee60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5bcf6f100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5bcf6f260_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x55f5bcf6ec90_0;
    %load/vec4 v0x55f5bcf6ef00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5bcf6f260_0, 0;
    %load/vec4 v0x55f5bcf6ead0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x55f5bcf6edc0, 4;
    %assign/vec4 v0x55f5bcf6ee60_0, 0;
    %load/vec4 v0x55f5bcf6ebc0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x55f5bcf6f330, 4;
    %assign/vec4 v0x55f5bcf6f100_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5bcf6f260_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x55f5bcf2ae60;
T_19 ;
    %vpi_func 2 34 "$fopen" 32, "OFDM_Symbol.txt" {0 0 0};
    %store/vec4 v0x55f5bcf71d40_0, 0, 32;
    %vpi_func 2 35 "$fopen" 32, "data_Symbol.txt" {0 0 0};
    %store/vec4 v0x55f5bcf71e00_0, 0, 32;
    %vpi_call 2 39 "$dumpfile", "toptop.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55f5bcf2ae60 {0 0 0};
    %vpi_call 2 41 "$monitor", "%b", v0x55f5bcf717c0_0, v0x55f5bcf71880_0, v0x55f5bcf720d0_0, v0x55f5bcf72030_0, v0x55f5bcf71af0_0, v0x55f5bcf719e0_0, v0x55f5bcf71f70_0, v0x55f5bcf72170_0, v0x55f5bcf71ca0_0, v0x55f5bcf71be0_0 {0 0 0};
    %end;
    .thread T_19;
    .scope S_0x55f5bcf2ae60;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5bcf717c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5bcf71880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5bcf720d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5bcf72030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f5bcf71af0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f5bcf71880_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f5bcf720d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5bcf720d0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f5bcf72030_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x55f5bcf2ae60;
T_21 ;
    %delay 22000, 0;
    %vpi_call 2 60 "$fclose", v0x55f5bcf71d40_0 {0 0 0};
    %vpi_call 2 61 "$fclose", v0x55f5bcf71e00_0 {0 0 0};
    %delay 1, 0;
    %vpi_call 2 62 "$finish" {0 0 0};
    %end;
    .thread T_21;
    .scope S_0x55f5bcf2ae60;
T_22 ;
    %delay 5, 0;
    %load/vec4 v0x55f5bcf717c0_0;
    %inv;
    %assign/vec4 v0x55f5bcf717c0_0, 0;
    %jmp T_22;
    .thread T_22;
    .scope S_0x55f5bcf2ae60;
T_23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f5bcf71940_0, 0, 32;
    %end;
    .thread T_23;
    .scope S_0x55f5bcf2ae60;
T_24 ;
    %delay 2, 0;
T_24.0 ;
    %load/vec4 v0x55f5bcf71940_0;
    %cmpi/s 2000, 0, 32;
    %jmp/0xz T_24.1, 5;
    %vpi_call 2 73 "$fdisplay", v0x55f5bcf71d40_0, "%d", v0x55f5bcf719e0_0, "\011", v0x55f5bcf71f70_0, "\011", v0x55f5bcf72170_0 {0 0 0};
    %vpi_call 2 74 "$fdisplay", v0x55f5bcf71e00_0, "%d", v0x55f5bcf71be0_0, "\011", v0x55f5bcf71ca0_0, "\011" {0 0 0};
    %delay 10, 0;
    %load/vec4 v0x55f5bcf71940_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55f5bcf71940_0, 0, 32;
    %jmp T_24.0;
T_24.1 ;
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "toptop_tb.v";
    "toptop.v";
    "OFDM_preambule.v";
    "build_rom.v";
    "ROM.v";
    "counter_rom_preambule.v";
    "pilots.v";
    "qam.v";
