/*
 * Copyright (c) 2024 Kosstraz/Bama
 * Licensed under the MIT License.
*/

#ifndef NSL_SIMDPLATFORM_H
#define NSL_SIMDPLATFORM_H

# if defined(__x86_64__) || defined(__amd64__) 							// ifAMD/Intel/ARM
#  define INTEL
#  if defined(__MMX__)	// ifMMX
#   define MMX
#  endif				// endMMX

#  if defined(__SSE4_2__)	// ifSSE
#   define SSE4_2
#  endif
#  if defined(__SSE4_1__)
#   define SSE4_1
#  endif
#  if defined(__SSSE3__)
#   define SSSE3
#  endif
#  if defined(__SSE3__)
#   define SSE3
#  endif
#  if defined(__SSE2__)
#   define SSE2
#  endif
#  if defined(__SSE__)
#   define SSE
#  endif					// endSSE

#  if defined(__AVX512VL__)		// ifAVX
#   define AVX512VL
#  endif
#  if defined(__AVX512BW__)
#   define AVX512BW
#  endif
#  if defined(__AVX512DQ__)
#   define AVX512DQ
#  endif
#  if defined(__AVX512CD__)
#   define AVX512CD
#  endif
#  if defined(__AVX512F__)
#   define AVX512F
#  endif
#  if defined(__AVX2__)
#   define AVX2
#  endif
#  if defined(__AVX__)
#   define AVX
#  endif						// endAVX

#  if defined(__FMA__)	// ifFMA
#   define FMA
#  endif				// endFMA

#  if defined(__INTEL_COMPILER_USE_SVML__)
#   define SVML
#  endif

# elif defined(__arm__) || defined(__ARM__) || defined(__aarch64__)
#  define ARM
#  if defined(__ARM_NEON__)
#   define NEON
#  endif
# elif defined(__riscv)
#  define RISCVPROC
#  if defined(__riscv_vector)
#   define RISCVSIMD
#  endif
# endif																	// endAMD/Intel/ARM

# include <mmintrin.h>	// MMX
# include <xmmintrin.h>	// SSE
# include <emmintrin.h>	// SSE2
# include <pmmintrin.h>	// SSE3
# include <tmmintrin.h>	// SSSE3
# include <smmintrin.h>	// SSE4.1
# include <nmmintrin.h>	// SSE4.2
# include <immintrin.h>	// AVX + AVX2 + FMA

typedef __m128i	int128;
typedef __m256i	int256;
typedef __m512i	int512;

typedef __m128	float128;
typedef __m256	float256;
typedef __m512	float512;

typedef __m128d	double128;
typedef __m256d	double256;
typedef __m512d	double512;

extern void	NSLprint_compatibleSIMD();

#endif
