Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Apr  9 16:38:31 2024
| Host         : Lenovo-Jochem running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file blockdesign_wrapper_timing_summary_routed.rpt -pb blockdesign_wrapper_timing_summary_routed.pb -rpx blockdesign_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : blockdesign_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     31          
TIMING-18  Warning           Missing input or output delay   8           
TIMING-20  Warning           Non-clocked latch               3           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (43)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (65)
5. checking no_input_delay (5)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (43)
-------------------------
 There are 31 register/latch pins with no clock driven by root clock pin: blockdesign_i/filter_sterretje/clk_divider_0/U0/clk_o_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (65)
-------------------------------------------------
 There are 65 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.541        0.000                      0                 2545        0.052        0.000                      0                 2545        4.020        0.000                       0                  1226  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.541        0.000                      0                 2540        0.052        0.000                      0                 2540        4.020        0.000                       0                  1226  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               7.518        0.000                      0                    5        0.406        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.541ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.541ns  (required time - arrival time)
  Source:                 blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.363ns  (logic 2.361ns (37.106%)  route 4.002ns (62.894%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 12.875 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.845     3.139    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X37Y100        FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.456     3.595 f  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=36, routed)          0.783     4.378    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X36Y100        LUT2 (Prop_lut2_I1_O)        0.124     4.502 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.759     5.261    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X31Y105        LUT6 (Prop_lut6_I0_O)        0.124     5.385 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.740     6.125    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X27Y104        LUT3 (Prop_lut3_I2_O)        0.118     6.243 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.911     7.154    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y99         LUT4 (Prop_lut4_I3_O)        0.326     7.480 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.480    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.030 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.031    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.145 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.145    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.367 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.808     9.175    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X27Y101        LUT3 (Prop_lut3_I0_O)        0.327     9.502 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     9.502    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X27Y101        FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.696    12.875    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y101        FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.247    13.122    
                         clock uncertainty           -0.154    12.968    
    SLICE_X27Y101        FDRE (Setup_fdre_C_D)        0.075    13.043    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         13.043    
                         arrival time                          -9.502    
  -------------------------------------------------------------------
                         slack                                  3.541    

Slack (MET) :             3.566ns  (required time - arrival time)
  Source:                 blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.046ns  (logic 2.120ns (35.067%)  route 3.926ns (64.933%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.845     3.139    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X37Y100        FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.456     3.595 f  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=36, routed)          0.783     4.378    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X36Y100        LUT2 (Prop_lut2_I1_O)        0.124     4.502 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.759     5.261    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X31Y105        LUT6 (Prop_lut6_I0_O)        0.124     5.385 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.740     6.125    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X27Y104        LUT3 (Prop_lut3_I2_O)        0.118     6.243 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.911     7.154    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y99         LUT4 (Prop_lut4_I3_O)        0.326     7.480 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.480    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.120 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.733     8.853    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X27Y99         LUT3 (Prop_lut3_I0_O)        0.332     9.185 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     9.185    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X27Y99         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.522    12.701    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y99         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.129    12.830    
                         clock uncertainty           -0.154    12.676    
    SLICE_X27Y99         FDRE (Setup_fdre_C_D)        0.075    12.751    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.751    
                         arrival time                          -9.185    
  -------------------------------------------------------------------
                         slack                                  3.566    

Slack (MET) :             3.568ns  (required time - arrival time)
  Source:                 blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.336ns  (logic 2.477ns (39.096%)  route 3.859ns (60.904%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 12.875 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.845     3.139    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X37Y100        FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.456     3.595 f  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=36, routed)          0.783     4.378    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X36Y100        LUT2 (Prop_lut2_I1_O)        0.124     4.502 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.759     5.261    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X31Y105        LUT6 (Prop_lut6_I0_O)        0.124     5.385 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.740     6.125    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X27Y104        LUT3 (Prop_lut3_I2_O)        0.118     6.243 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.911     7.154    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y99         LUT4 (Prop_lut4_I3_O)        0.326     7.480 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.480    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.030 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.031    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.145 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.145    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.479 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.665     9.144    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X27Y101        LUT3 (Prop_lut3_I0_O)        0.331     9.475 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.475    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X27Y101        FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.696    12.875    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y101        FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.247    13.122    
                         clock uncertainty           -0.154    12.968    
    SLICE_X27Y101        FDRE (Setup_fdre_C_D)        0.075    13.043    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         13.043    
                         arrival time                          -9.475    
  -------------------------------------------------------------------
                         slack                                  3.568    

Slack (MET) :             3.595ns  (required time - arrival time)
  Source:                 blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.309ns  (logic 2.343ns (37.137%)  route 3.966ns (62.863%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 12.875 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.845     3.139    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X37Y100        FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.456     3.595 f  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=36, routed)          0.783     4.378    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X36Y100        LUT2 (Prop_lut2_I1_O)        0.124     4.502 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.759     5.261    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X31Y105        LUT6 (Prop_lut6_I0_O)        0.124     5.385 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.740     6.125    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X27Y104        LUT3 (Prop_lut3_I2_O)        0.118     6.243 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.911     7.154    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y99         LUT4 (Prop_lut4_I3_O)        0.326     7.480 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.480    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.030 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.031    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.344 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.772     9.116    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X27Y100        LUT3 (Prop_lut3_I0_O)        0.332     9.448 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     9.448    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X27Y100        FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.696    12.875    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y100        FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.247    13.122    
                         clock uncertainty           -0.154    12.968    
    SLICE_X27Y100        FDRE (Setup_fdre_C_D)        0.075    13.043    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         13.043    
                         arrival time                          -9.448    
  -------------------------------------------------------------------
                         slack                                  3.595    

Slack (MET) :             3.742ns  (required time - arrival time)
  Source:                 blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.116ns  (logic 2.353ns (38.471%)  route 3.763ns (61.529%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 12.875 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.845     3.139    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X37Y100        FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.456     3.595 f  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=36, routed)          0.783     4.378    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X36Y100        LUT2 (Prop_lut2_I1_O)        0.124     4.502 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.759     5.261    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X31Y105        LUT6 (Prop_lut6_I0_O)        0.124     5.385 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.740     6.125    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X27Y104        LUT3 (Prop_lut3_I2_O)        0.118     6.243 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.911     7.154    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y99         LUT4 (Prop_lut4_I3_O)        0.326     7.480 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.480    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.030 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.031    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.145 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.145    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.384 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.570     8.953    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]
    SLICE_X27Y101        LUT3 (Prop_lut3_I0_O)        0.302     9.255 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1/O
                         net (fo=1, routed)           0.000     9.255    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[10]
    SLICE_X27Y101        FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.696    12.875    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y101        FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.247    13.122    
                         clock uncertainty           -0.154    12.968    
    SLICE_X27Y101        FDRE (Setup_fdre_C_D)        0.029    12.997    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         12.997    
                         arrival time                          -9.255    
  -------------------------------------------------------------------
                         slack                                  3.742    

Slack (MET) :             3.771ns  (required time - arrival time)
  Source:                 blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.089ns  (logic 2.335ns (38.348%)  route 3.754ns (61.652%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 12.875 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.845     3.139    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X37Y100        FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.456     3.595 f  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=36, routed)          0.783     4.378    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X36Y100        LUT2 (Prop_lut2_I1_O)        0.124     4.502 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.759     5.261    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X31Y105        LUT6 (Prop_lut6_I0_O)        0.124     5.385 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.740     6.125    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X27Y104        LUT3 (Prop_lut3_I2_O)        0.118     6.243 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.911     7.154    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y99         LUT4 (Prop_lut4_I3_O)        0.326     7.480 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.480    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.030 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.031    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.365 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.560     8.925    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X27Y100        LUT3 (Prop_lut3_I0_O)        0.303     9.228 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     9.228    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X27Y100        FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.696    12.875    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y100        FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.247    13.122    
                         clock uncertainty           -0.154    12.968    
    SLICE_X27Y100        FDRE (Setup_fdre_C_D)        0.031    12.999    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.999    
                         arrival time                          -9.228    
  -------------------------------------------------------------------
                         slack                                  3.771    

Slack (MET) :             3.797ns  (required time - arrival time)
  Source:                 blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.107ns  (logic 2.265ns (37.087%)  route 3.842ns (62.913%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 12.875 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.845     3.139    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X37Y100        FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.456     3.595 f  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=36, routed)          0.783     4.378    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X36Y100        LUT2 (Prop_lut2_I1_O)        0.124     4.502 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.759     5.261    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X31Y105        LUT6 (Prop_lut6_I0_O)        0.124     5.385 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.740     6.125    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X27Y104        LUT3 (Prop_lut3_I2_O)        0.118     6.243 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.911     7.154    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y99         LUT4 (Prop_lut4_I3_O)        0.326     7.480 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.480    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.030 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.031    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.270 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.649     8.918    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X27Y100        LUT3 (Prop_lut3_I0_O)        0.328     9.246 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     9.246    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X27Y100        FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.696    12.875    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y100        FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.247    13.122    
                         clock uncertainty           -0.154    12.968    
    SLICE_X27Y100        FDRE (Setup_fdre_C_D)        0.075    13.043    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         13.043    
                         arrival time                          -9.246    
  -------------------------------------------------------------------
                         slack                                  3.797    

Slack (MET) :             3.818ns  (required time - arrival time)
  Source:                 blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.042ns  (logic 2.431ns (40.237%)  route 3.611ns (59.763%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 12.875 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.845     3.139    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X37Y100        FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.456     3.595 f  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=36, routed)          0.783     4.378    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X36Y100        LUT2 (Prop_lut2_I1_O)        0.124     4.502 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.759     5.261    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X31Y105        LUT6 (Prop_lut6_I0_O)        0.124     5.385 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.740     6.125    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X27Y104        LUT3 (Prop_lut3_I2_O)        0.118     6.243 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.911     7.154    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y99         LUT4 (Prop_lut4_I3_O)        0.326     7.480 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.480    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.030 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.031    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.145 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.145    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X29Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.458 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.417     8.875    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X27Y101        LUT3 (Prop_lut3_I0_O)        0.306     9.181 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     9.181    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X27Y101        FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.696    12.875    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y101        FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.247    13.122    
                         clock uncertainty           -0.154    12.968    
    SLICE_X27Y101        FDRE (Setup_fdre_C_D)        0.031    12.999    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.999    
                         arrival time                          -9.181    
  -------------------------------------------------------------------
                         slack                                  3.818    

Slack (MET) :             3.825ns  (required time - arrival time)
  Source:                 blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.033ns  (logic 2.219ns (36.783%)  route 3.814ns (63.217%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 12.875 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.845     3.139    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X37Y100        FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.456     3.595 f  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=36, routed)          0.783     4.378    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X36Y100        LUT2 (Prop_lut2_I1_O)        0.124     4.502 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.759     5.261    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X31Y105        LUT6 (Prop_lut6_I0_O)        0.124     5.385 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.740     6.125    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X27Y104        LUT3 (Prop_lut3_I2_O)        0.118     6.243 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.911     7.154    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y99         LUT4 (Prop_lut4_I3_O)        0.326     7.480 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.480    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.030 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.031    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.253 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.620     8.873    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X27Y100        LUT3 (Prop_lut3_I0_O)        0.299     9.172 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000     9.172    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X27Y100        FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.696    12.875    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y100        FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.247    13.122    
                         clock uncertainty           -0.154    12.968    
    SLICE_X27Y100        FDRE (Setup_fdre_C_D)        0.029    12.997    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.997    
                         arrival time                          -9.172    
  -------------------------------------------------------------------
                         slack                                  3.825    

Slack (MET) :             3.862ns  (required time - arrival time)
  Source:                 blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.750ns  (logic 1.901ns (33.061%)  route 3.849ns (66.939%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.845     3.139    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X37Y100        FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.456     3.595 f  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=36, routed)          0.783     4.378    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X36Y100        LUT2 (Prop_lut2_I1_O)        0.124     4.502 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=3, routed)           0.759     5.261    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X31Y105        LUT6 (Prop_lut6_I0_O)        0.124     5.385 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.740     6.125    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X27Y104        LUT3 (Prop_lut3_I2_O)        0.118     6.243 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.907     7.150    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y99         LUT4 (Prop_lut4_I3_O)        0.326     7.476 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.476    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    SLICE_X29Y99         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.900 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.660     8.560    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]
    SLICE_X27Y99         LUT3 (Prop_lut3_I0_O)        0.329     8.889 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]_i_1/O
                         net (fo=1, routed)           0.000     8.889    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[1]
    SLICE_X27Y99         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.522    12.701    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y99         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
                         clock pessimism              0.129    12.830    
                         clock uncertainty           -0.154    12.676    
    SLICE_X27Y99         FDRE (Setup_fdre_C_D)        0.075    12.751    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]
  -------------------------------------------------------------------
                         required time                         12.751    
                         arrival time                          -8.889    
  -------------------------------------------------------------------
                         slack                                  3.862    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 blockdesign_i/connection_embedded/status_led_RnM/U0/ip2bus_data_i_D1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/status_led_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.571%)  route 0.162ns (53.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.639     0.975    blockdesign_i/connection_embedded/status_led_RnM/U0/s_axi_aclk
    SLICE_X43Y100        FDRE                                         r  blockdesign_i/connection_embedded/status_led_RnM/U0/ip2bus_data_i_D1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  blockdesign_i/connection_embedded/status_led_RnM/U0/ip2bus_data_i_D1_reg[29]/Q
                         net (fo=1, routed)           0.162     1.278    blockdesign_i/connection_embedded/status_led_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[2]
    SLICE_X40Y99         FDRE                                         r  blockdesign_i/connection_embedded/status_led_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.825     1.191    blockdesign_i/connection_embedded/status_led_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X40Y99         FDRE                                         r  blockdesign_i/connection_embedded/status_led_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X40Y99         FDRE (Hold_fdre_C_D)         0.070     1.226    blockdesign_i/connection_embedded/status_led_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.557     0.893    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y91         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.110     1.144    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X34Y91         SRLC32E                                      r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.824     1.190    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y91         SRLC32E                                      r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.284     0.906    
    SLICE_X34Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.089    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/ip2bus_data_i_D1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.857%)  route 0.173ns (55.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.641     0.977    blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/s_axi_aclk
    SLICE_X33Y100        FDRE                                         r  blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/ip2bus_data_i_D1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/ip2bus_data_i_D1_reg[7]/Q
                         net (fo=1, routed)           0.173     1.291    blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[24]
    SLICE_X33Y98         FDRE                                         r  blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.826     1.192    blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y98         FDRE                                         r  blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X33Y98         FDRE (Hold_fdre_C_D)         0.075     1.232    blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.231ns (45.534%)  route 0.276ns (54.466%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.557     0.893    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y99         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]/Q
                         net (fo=2, routed)           0.172     1.205    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/Q[0]
    SLICE_X36Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.250 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_ready_d[1]_i_3/O
                         net (fo=2, routed)           0.105     1.355    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[1]_0
    SLICE_X39Y100        LUT3 (Prop_lut3_I2_O)        0.045     1.400 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d[1]_i_1/O
                         net (fo=1, routed)           0.000     1.400    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d[1]_i_1_n_0
    SLICE_X39Y100        FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.911     1.277    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/aclk
    SLICE_X39Y100        FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[1]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X39Y100        FDRE (Hold_fdre_C_D)         0.092     1.334    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[14].reg1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.657%)  route 0.173ns (51.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.641     0.977    blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/gpio_core_1/s_axi_aclk
    SLICE_X32Y100        FDRE                                         r  blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[14]/Q
                         net (fo=1, routed)           0.173     1.314    blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/gpio_core_1/gpio_io_o[17]
    SLICE_X32Y99         FDRE                                         r  blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[14].reg1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.826     1.192    blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/gpio_core_1/s_axi_aclk
    SLICE_X32Y99         FDRE                                         r  blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[14].reg1_reg[14]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X32Y99         FDRE (Hold_fdre_C_D)         0.076     1.233    blockdesign_i/connection_embedded/rsa_encrypted_char_RnM/U0/gpio_core_1/Not_Dual.ALLOUT_ND.READ_REG_GEN[14].reg1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.227ns (56.150%)  route 0.177ns (43.850%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.639     0.975    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X37Y100        FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.128     1.103 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[4]/Q
                         net (fo=4, routed)           0.177     1.280    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/Q[0]
    SLICE_X38Y98         LUT5 (Prop_lut5_I4_O)        0.099     1.379 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_i_1/O
                         net (fo=1, routed)           0.000     1.379    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_i_1_n_0
    SLICE_X38Y98         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.825     1.191    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aclk
    SLICE_X38Y98         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/C
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y98         FDRE (Hold_fdre_C_D)         0.120     1.276    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.658     0.994    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X31Y103        FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y103        FDRE (Prop_fdre_C_Q)         0.141     1.135 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/Q
                         net (fo=1, routed)           0.052     1.187    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][7]
    SLICE_X30Y103        LUT6 (Prop_lut6_I2_O)        0.045     1.232 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap[7]_i_1/O
                         net (fo=1, routed)           0.000     1.232    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_1[7]
    SLICE_X30Y103        FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.930     1.296    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X30Y103        FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/C
                         clock pessimism             -0.289     1.007    
    SLICE_X30Y103        FDRE (Hold_fdre_C_D)         0.121     1.128    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.499%)  route 0.113ns (44.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.559     0.895    blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y97         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/Q
                         net (fo=1, routed)           0.113     1.149    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[22]
    SLICE_X34Y96         SRLC32E                                      r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.825     1.191    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y96         SRLC32E                                      r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
                         clock pessimism             -0.264     0.927    
    SLICE_X34Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.044    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.070%)  route 0.115ns (44.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.576     0.912    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y93         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.115     1.168    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[10]
    SLICE_X26Y93         SRLC32E                                      r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.843     1.209    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y93         SRLC32E                                      r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.062    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.574     0.910    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X31Y88         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/Q
                         net (fo=1, routed)           0.054     1.105    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11][2]
    SLICE_X30Y88         LUT6 (Prop_lut6_I1_O)        0.045     1.150 r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.150    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_1[2]
    SLICE_X30Y88         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.842     1.208    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X30Y88         FDRE                                         r  blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/C
                         clock pessimism             -0.285     0.923    
    SLICE_X30Y88         FDRE (Hold_fdre_C_D)         0.121     1.044    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y92    blockdesign_i/DeBounce_0/U0/count_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y94    blockdesign_i/DeBounce_0/U0/count_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y94    blockdesign_i/DeBounce_0/U0/count_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y94    blockdesign_i/DeBounce_0/U0/count_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y95    blockdesign_i/DeBounce_0/U0/count_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y95    blockdesign_i/DeBounce_0/U0/count_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y95    blockdesign_i/DeBounce_0/U0/count_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y95    blockdesign_i/DeBounce_0/U0/count_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y96    blockdesign_i/DeBounce_0/U0/count_reg[17]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y105   blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y105   blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y105   blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X42Y105   blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    blockdesign_i/connection_embedded/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.518ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.406ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.518ns  (required time - arrival time)
  Source:                 blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/DeBounce_0/U0/data_out_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.616ns  (logic 0.456ns (28.213%)  route 1.160ns (71.787%))
  Logic Levels:           0  
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.843     3.137    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y103        FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y103        FDRE (Prop_fdre_C_Q)         0.456     3.593 f  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=20, routed)          1.160     4.753    blockdesign_i/DeBounce_0/U0/Reset
    SLICE_X45Y92         FDPE                                         f  blockdesign_i/DeBounce_0/U0/data_out_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.477    12.656    blockdesign_i/DeBounce_0/U0/clk
    SLICE_X45Y92         FDPE                                         r  blockdesign_i/DeBounce_0/U0/data_out_reg[0]/C
                         clock pessimism              0.129    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X45Y92         FDPE (Recov_fdpe_C_PRE)     -0.359    12.272    blockdesign_i/DeBounce_0/U0/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         12.272    
                         arrival time                          -4.753    
  -------------------------------------------------------------------
                         slack                                  7.518    

Slack (MET) :             7.518ns  (required time - arrival time)
  Source:                 blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/DeBounce_0/U0/data_out_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.616ns  (logic 0.456ns (28.213%)  route 1.160ns (71.787%))
  Logic Levels:           0  
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.843     3.137    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y103        FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y103        FDRE (Prop_fdre_C_Q)         0.456     3.593 f  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=20, routed)          1.160     4.753    blockdesign_i/DeBounce_0/U0/Reset
    SLICE_X45Y92         FDPE                                         f  blockdesign_i/DeBounce_0/U0/data_out_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.477    12.656    blockdesign_i/DeBounce_0/U0/clk
    SLICE_X45Y92         FDPE                                         r  blockdesign_i/DeBounce_0/U0/data_out_reg[1]/C
                         clock pessimism              0.129    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X45Y92         FDPE (Recov_fdpe_C_PRE)     -0.359    12.272    blockdesign_i/DeBounce_0/U0/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         12.272    
                         arrival time                          -4.753    
  -------------------------------------------------------------------
                         slack                                  7.518    

Slack (MET) :             7.518ns  (required time - arrival time)
  Source:                 blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/DeBounce_0/U0/data_out_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.616ns  (logic 0.456ns (28.213%)  route 1.160ns (71.787%))
  Logic Levels:           0  
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.843     3.137    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y103        FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y103        FDRE (Prop_fdre_C_Q)         0.456     3.593 f  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=20, routed)          1.160     4.753    blockdesign_i/DeBounce_0/U0/Reset
    SLICE_X45Y92         FDPE                                         f  blockdesign_i/DeBounce_0/U0/data_out_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.477    12.656    blockdesign_i/DeBounce_0/U0/clk
    SLICE_X45Y92         FDPE                                         r  blockdesign_i/DeBounce_0/U0/data_out_reg[2]/C
                         clock pessimism              0.129    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X45Y92         FDPE (Recov_fdpe_C_PRE)     -0.359    12.272    blockdesign_i/DeBounce_0/U0/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         12.272    
                         arrival time                          -4.753    
  -------------------------------------------------------------------
                         slack                                  7.518    

Slack (MET) :             7.518ns  (required time - arrival time)
  Source:                 blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/DeBounce_0/U0/data_out_reg[3]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.616ns  (logic 0.456ns (28.213%)  route 1.160ns (71.787%))
  Logic Levels:           0  
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.843     3.137    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y103        FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y103        FDRE (Prop_fdre_C_Q)         0.456     3.593 f  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=20, routed)          1.160     4.753    blockdesign_i/DeBounce_0/U0/Reset
    SLICE_X45Y92         FDPE                                         f  blockdesign_i/DeBounce_0/U0/data_out_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.477    12.656    blockdesign_i/DeBounce_0/U0/clk
    SLICE_X45Y92         FDPE                                         r  blockdesign_i/DeBounce_0/U0/data_out_reg[3]/C
                         clock pessimism              0.129    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X45Y92         FDPE (Recov_fdpe_C_PRE)     -0.359    12.272    blockdesign_i/DeBounce_0/U0/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         12.272    
                         arrival time                          -4.753    
  -------------------------------------------------------------------
                         slack                                  7.518    

Slack (MET) :             7.797ns  (required time - arrival time)
  Source:                 blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/DeBounce_0/U0/state_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.378ns  (logic 0.456ns (33.091%)  route 0.922ns (66.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.843     3.137    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y103        FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y103        FDRE (Prop_fdre_C_Q)         0.456     3.593 f  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=20, routed)          0.922     4.515    blockdesign_i/DeBounce_0/U0/Reset
    SLICE_X46Y92         FDCE                                         f  blockdesign_i/DeBounce_0/U0/state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.477    12.656    blockdesign_i/DeBounce_0/U0/clk
    SLICE_X46Y92         FDCE                                         r  blockdesign_i/DeBounce_0/U0/state_reg/C
                         clock pessimism              0.129    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X46Y92         FDCE (Recov_fdce_C_CLR)     -0.319    12.312    blockdesign_i/DeBounce_0/U0/state_reg
  -------------------------------------------------------------------
                         required time                         12.312    
                         arrival time                          -4.515    
  -------------------------------------------------------------------
                         slack                                  7.797    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/DeBounce_0/U0/state_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.141ns (27.166%)  route 0.378ns (72.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.638     0.974    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y103        FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 f  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=20, routed)          0.378     1.493    blockdesign_i/DeBounce_0/U0/Reset
    SLICE_X46Y92         FDCE                                         f  blockdesign_i/DeBounce_0/U0/state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.823     1.189    blockdesign_i/DeBounce_0/U0/clk
    SLICE_X46Y92         FDCE                                         r  blockdesign_i/DeBounce_0/U0/state_reg/C
                         clock pessimism             -0.035     1.154    
    SLICE_X46Y92         FDCE (Remov_fdce_C_CLR)     -0.067     1.087    blockdesign_i/DeBounce_0/U0/state_reg
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/DeBounce_0/U0/data_out_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.141ns (24.091%)  route 0.444ns (75.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.638     0.974    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y103        FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 f  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=20, routed)          0.444     1.559    blockdesign_i/DeBounce_0/U0/Reset
    SLICE_X45Y92         FDPE                                         f  blockdesign_i/DeBounce_0/U0/data_out_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.823     1.189    blockdesign_i/DeBounce_0/U0/clk
    SLICE_X45Y92         FDPE                                         r  blockdesign_i/DeBounce_0/U0/data_out_reg[0]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X45Y92         FDPE (Remov_fdpe_C_PRE)     -0.095     1.059    blockdesign_i/DeBounce_0/U0/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.559    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/DeBounce_0/U0/data_out_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.141ns (24.091%)  route 0.444ns (75.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.638     0.974    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y103        FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 f  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=20, routed)          0.444     1.559    blockdesign_i/DeBounce_0/U0/Reset
    SLICE_X45Y92         FDPE                                         f  blockdesign_i/DeBounce_0/U0/data_out_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.823     1.189    blockdesign_i/DeBounce_0/U0/clk
    SLICE_X45Y92         FDPE                                         r  blockdesign_i/DeBounce_0/U0/data_out_reg[1]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X45Y92         FDPE (Remov_fdpe_C_PRE)     -0.095     1.059    blockdesign_i/DeBounce_0/U0/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.559    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/DeBounce_0/U0/data_out_reg[2]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.141ns (24.091%)  route 0.444ns (75.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.638     0.974    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y103        FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 f  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=20, routed)          0.444     1.559    blockdesign_i/DeBounce_0/U0/Reset
    SLICE_X45Y92         FDPE                                         f  blockdesign_i/DeBounce_0/U0/data_out_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.823     1.189    blockdesign_i/DeBounce_0/U0/clk
    SLICE_X45Y92         FDPE                                         r  blockdesign_i/DeBounce_0/U0/data_out_reg[2]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X45Y92         FDPE (Remov_fdpe_C_PRE)     -0.095     1.059    blockdesign_i/DeBounce_0/U0/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.559    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/DeBounce_0/U0/data_out_reg[3]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.141ns (24.091%)  route 0.444ns (75.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.638     0.974    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y103        FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 f  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=20, routed)          0.444     1.559    blockdesign_i/DeBounce_0/U0/Reset
    SLICE_X45Y92         FDPE                                         f  blockdesign_i/DeBounce_0/U0/data_out_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.823     1.189    blockdesign_i/DeBounce_0/U0/clk
    SLICE_X45Y92         FDPE                                         r  blockdesign_i/DeBounce_0/U0/data_out_reg[3]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X45Y92         FDPE (Remov_fdpe_C_PRE)     -0.095     1.059    blockdesign_i/DeBounce_0/U0/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.559    
  -------------------------------------------------------------------
                         slack                                  0.500    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.098ns  (logic 1.508ns (29.574%)  route 3.590ns (70.426%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  reset_in_IBUF_inst/O
                         net (fo=1, routed)           3.590     5.098    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/aux_reset_in
    SLICE_X44Y105        FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.652     2.831    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X44Y105        FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/connection_embedded/transmit_keys_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.584ns  (logic 2.740ns (59.771%)  route 1.844ns (40.229%))
  Logic Levels:           10  (CARRY4=7 FDRE=1 LUT2=2)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[3]/C
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[3]/Q
                         net (fo=4, routed)           0.886     1.342    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[3]
    SLICE_X42Y90         LUT2 (Prop_lut2_I0_O)        0.124     1.466 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.466    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1_carry__0_i_4_n_0
    SLICE_X42Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.979 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.979    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1_carry__0_n_0
    SLICE_X42Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.096 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.096    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1_carry__1_n_0
    SLICE_X42Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.213 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.213    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1_carry__2_n_0
    SLICE_X42Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.330 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.330    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1_carry__3_n_0
    SLICE_X42Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.447 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.447    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1_carry__4_n_0
    SLICE_X42Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.770 f  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1_carry__5/O[1]
                         net (fo=2, routed)           0.958     3.728    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete1[27]
    SLICE_X41Y94         LUT2 (Prop_lut2_I1_O)        0.306     4.034 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     4.034    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete0_carry__2_i_7_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.584 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.584    blockdesign_i/connection_embedded/transmit_keys_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X41Y94         FDRE                                         r  blockdesign_i/connection_embedded/transmit_keys_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.479     2.658    blockdesign_i/connection_embedded/transmit_keys_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X41Y94         FDRE                                         r  blockdesign_i/connection_embedded/transmit_keys_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.140ns  (logic 0.124ns (5.796%)  route 2.016ns (94.204%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.016     2.016    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X44Y103        LUT1 (Prop_lut1_I0_O)        0.124     2.140 r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.140    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X44Y103        FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.652     2.831    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X44Y103        FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/connection_embedded/transmit_keys_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.682ns  (logic 0.419ns (61.479%)  route 0.263ns (38.521%))
  Logic Levels:           5  (CARRY4=4 FDRE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]/C
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]/Q
                         net (fo=5, routed)           0.263     0.404    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]
    SLICE_X41Y91         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     0.565 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.565    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete0_carry_n_0
    SLICE_X41Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.604 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.604    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete0_carry__0_n_0
    SLICE_X41Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.643 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.643    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete0_carry__1_n_0
    SLICE_X41Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.682 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_complete0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.682    blockdesign_i/connection_embedded/transmit_keys_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X41Y94         FDRE                                         r  blockdesign_i/connection_embedded/transmit_keys_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.824     1.190    blockdesign_i/connection_embedded/transmit_keys_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X41Y94         FDRE                                         r  blockdesign_i/connection_embedded/transmit_keys_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.870ns  (logic 0.045ns (5.175%)  route 0.825ns (94.825%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.825     0.825    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X44Y103        LUT1 (Prop_lut1_I0_O)        0.045     0.870 r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.870    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X44Y103        FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.910     1.276    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X44Y103        FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.918ns  (logic 0.275ns (14.344%)  route 1.643ns (85.656%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  reset_in_IBUF_inst/O
                         net (fo=1, routed)           1.643     1.918    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/aux_reset_in
    SLICE_X44Y105        FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.910     1.276    blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X44Y105        FDRE                                         r  blockdesign_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/DeBounce_0/U0/data_out_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.932ns  (logic 0.419ns (44.959%)  route 0.513ns (55.041%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.650     2.944    blockdesign_i/DeBounce_0/U0/clk
    SLICE_X45Y92         FDPE                                         r  blockdesign_i/DeBounce_0/U0/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDPE (Prop_fdpe_C_Q)         0.419     3.363 r  blockdesign_i/DeBounce_0/U0/data_out_reg[2]/Q
                         net (fo=2, routed)           0.513     3.876    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X44Y92         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.477     2.656    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X44Y92         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 blockdesign_i/DeBounce_0/U0/data_out_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.902ns  (logic 0.456ns (50.544%)  route 0.446ns (49.456%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.650     2.944    blockdesign_i/DeBounce_0/U0/clk
    SLICE_X45Y92         FDPE                                         r  blockdesign_i/DeBounce_0/U0/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDPE (Prop_fdpe_C_Q)         0.456     3.400 r  blockdesign_i/DeBounce_0/U0/data_out_reg[0]/Q
                         net (fo=2, routed)           0.446     3.846    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X45Y93         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.478     2.657    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X45Y93         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 blockdesign_i/DeBounce_0/U0/data_out_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.763ns  (logic 0.456ns (59.759%)  route 0.307ns (40.241%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.650     2.944    blockdesign_i/DeBounce_0/U0/clk
    SLICE_X45Y92         FDPE                                         r  blockdesign_i/DeBounce_0/U0/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDPE (Prop_fdpe_C_Q)         0.456     3.400 r  blockdesign_i/DeBounce_0/U0/data_out_reg[1]/Q
                         net (fo=2, routed)           0.307     3.707    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X45Y93         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.478     2.657    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X45Y93         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 blockdesign_i/DeBounce_0/U0/data_out_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.762ns  (logic 0.456ns (59.880%)  route 0.306ns (40.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.650     2.944    blockdesign_i/DeBounce_0/U0/clk
    SLICE_X45Y92         FDPE                                         r  blockdesign_i/DeBounce_0/U0/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDPE (Prop_fdpe_C_Q)         0.456     3.400 r  blockdesign_i/DeBounce_0/U0/data_out_reg[3]/Q
                         net (fo=2, routed)           0.306     3.706    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X45Y94         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.478     2.657    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X45Y94         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/DeBounce_0/U0/data_out_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.216%)  route 0.119ns (45.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.555     0.891    blockdesign_i/DeBounce_0/U0/clk
    SLICE_X45Y92         FDPE                                         r  blockdesign_i/DeBounce_0/U0/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDPE (Prop_fdpe_C_Q)         0.141     1.032 r  blockdesign_i/DeBounce_0/U0/data_out_reg[1]/Q
                         net (fo=2, routed)           0.119     1.151    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X45Y93         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.824     1.190    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X45Y93         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 blockdesign_i/DeBounce_0/U0/data_out_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.711%)  route 0.122ns (46.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.555     0.891    blockdesign_i/DeBounce_0/U0/clk
    SLICE_X45Y92         FDPE                                         r  blockdesign_i/DeBounce_0/U0/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDPE (Prop_fdpe_C_Q)         0.141     1.032 r  blockdesign_i/DeBounce_0/U0/data_out_reg[3]/Q
                         net (fo=2, routed)           0.122     1.153    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X45Y94         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.824     1.190    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X45Y94         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 blockdesign_i/DeBounce_0/U0/data_out_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.022%)  route 0.172ns (54.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.555     0.891    blockdesign_i/DeBounce_0/U0/clk
    SLICE_X45Y92         FDPE                                         r  blockdesign_i/DeBounce_0/U0/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDPE (Prop_fdpe_C_Q)         0.141     1.032 r  blockdesign_i/DeBounce_0/U0/data_out_reg[0]/Q
                         net (fo=2, routed)           0.172     1.204    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X45Y93         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.824     1.190    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X45Y93         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 blockdesign_i/DeBounce_0/U0/data_out_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.128ns (40.257%)  route 0.190ns (59.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.555     0.891    blockdesign_i/DeBounce_0/U0/clk
    SLICE_X45Y92         FDPE                                         r  blockdesign_i/DeBounce_0/U0/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDPE (Prop_fdpe_C_Q)         0.128     1.019 r  blockdesign_i/DeBounce_0/U0/data_out_reg[2]/Q
                         net (fo=2, routed)           0.190     1.209    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X44Y92         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.823     1.189    blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X44Y92         FDRE                                         r  blockdesign_i/connection_embedded/rsa_input_value_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/keypad_0/U0/Row_1_reg/G
                            (positive level-sensitive latch)
  Destination:            Row_1_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.633ns  (logic 4.295ns (49.748%)  route 4.338ns (50.252%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         LDCE                         0.000     0.000 r  blockdesign_i/keypad_0/U0/Row_1_reg/G
    SLICE_X49Y90         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  blockdesign_i/keypad_0/U0/Row_1_reg/Q
                         net (fo=1, routed)           4.338     5.099    Row_1_0_OBUF
    R16                  OBUF (Prop_obuf_I_O)         3.534     8.633 r  Row_1_0_OBUF_inst/O
                         net (fo=0)                   0.000     8.633    Row_1_0
    R16                                                               r  Row_1_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/keypad_0/U0/Row_0_reg/G
                            (positive level-sensitive latch)
  Destination:            Row_0_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.353ns  (logic 4.394ns (52.602%)  route 3.959ns (47.398%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         LDCE                         0.000     0.000 r  blockdesign_i/keypad_0/U0/Row_0_reg/G
    SLICE_X49Y90         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  blockdesign_i/keypad_0/U0/Row_0_reg/Q
                         net (fo=1, routed)           3.959     4.720    Row_0_0_OBUF
    V15                  OBUF (Prop_obuf_I_O)         3.633     8.353 r  Row_0_0_OBUF_inst/O
                         net (fo=0)                   0.000     8.353    Row_0_0
    V15                                                               r  Row_0_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/keypad_0/U0/Row_2_reg/G
                            (positive level-sensitive latch)
  Destination:            Row_2_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.900ns  (logic 4.385ns (55.503%)  route 3.515ns (44.497%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         LDCE                         0.000     0.000 r  blockdesign_i/keypad_0/U0/Row_2_reg/G
    SLICE_X49Y90         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  blockdesign_i/keypad_0/U0/Row_2_reg/Q
                         net (fo=1, routed)           3.515     4.276    Row_2_0_OBUF
    U13                  OBUF (Prop_obuf_I_O)         3.624     7.900 r  Row_2_0_OBUF_inst/O
                         net (fo=0)                   0.000     7.900    Row_2_0
    U13                                                               r  Row_2_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.662ns  (logic 2.148ns (80.687%)  route 0.514ns (19.313%))
  Logic Levels:           9  (CARRY4=8 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/C
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/Q
                         net (fo=4, routed)           0.514     0.970    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]
    SLICE_X43Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.644 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.644    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]_i_2_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.758 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.758    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]_i_1_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.872 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.872    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]_i_1_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.986 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.986    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.100 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.100    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]_i_1_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.214 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.214    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.328 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.328    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]_i_1_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.662 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.662    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]_i_1_n_6
    SLICE_X43Y96         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.567ns  (logic 2.053ns (79.973%)  route 0.514ns (20.027%))
  Logic Levels:           9  (CARRY4=8 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/C
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/Q
                         net (fo=4, routed)           0.514     0.970    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]
    SLICE_X43Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.644 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.644    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]_i_2_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.758 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.758    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]_i_1_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.872 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.872    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]_i_1_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.986 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.986    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.100 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.100    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]_i_1_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.214 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.214    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.328 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.328    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]_i_1_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.567 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.567    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]_i_1_n_5
    SLICE_X43Y96         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.551ns  (logic 2.037ns (79.847%)  route 0.514ns (20.153%))
  Logic Levels:           9  (CARRY4=8 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/C
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/Q
                         net (fo=4, routed)           0.514     0.970    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]
    SLICE_X43Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.644 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.644    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]_i_2_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.758 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.758    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]_i_1_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.872 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.872    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]_i_1_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.986 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.986    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.100 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.100    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]_i_1_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.214 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.214    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.328 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.328    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]_i_1_n_0
    SLICE_X43Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.551 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.551    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]_i_1_n_7
    SLICE_X43Y96         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.548ns  (logic 2.034ns (79.823%)  route 0.514ns (20.177%))
  Logic Levels:           8  (CARRY4=7 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/C
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/Q
                         net (fo=4, routed)           0.514     0.970    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]
    SLICE_X43Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.644 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.644    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]_i_2_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.758 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.758    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]_i_1_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.872 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.872    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]_i_1_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.986 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.986    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.100 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.100    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]_i_1_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.214 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.214    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.548 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.548    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]_i_1_n_6
    SLICE_X43Y95         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.527ns  (logic 2.013ns (79.656%)  route 0.514ns (20.344%))
  Logic Levels:           8  (CARRY4=7 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/C
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/Q
                         net (fo=4, routed)           0.514     0.970    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]
    SLICE_X43Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.644 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.644    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]_i_2_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.758 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.758    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]_i_1_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.872 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.872    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]_i_1_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.986 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.986    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.100 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.100    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]_i_1_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.214 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.214    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.527 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.527    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]_i_1_n_4
    SLICE_X43Y95         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.453ns  (logic 1.939ns (79.042%)  route 0.514ns (20.958%))
  Logic Levels:           8  (CARRY4=7 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/C
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/Q
                         net (fo=4, routed)           0.514     0.970    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]
    SLICE_X43Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.644 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.644    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]_i_2_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.758 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.758    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]_i_1_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.872 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.872    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]_i_1_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.986 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.986    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.100 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.100    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]_i_1_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.214 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.214    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.453 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.453    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]_i_1_n_5
    SLICE_X43Y95         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.437ns  (logic 1.923ns (78.904%)  route 0.514ns (21.096%))
  Logic Levels:           8  (CARRY4=7 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/C
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]/Q
                         net (fo=4, routed)           0.514     0.970    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[1]
    SLICE_X43Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.644 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.644    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]_i_2_n_0
    SLICE_X43Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.758 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.758    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]_i_1_n_0
    SLICE_X43Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.872 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.872    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]_i_1_n_0
    SLICE_X43Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.986 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.986    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1_n_0
    SLICE_X43Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.100 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.100    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]_i_1_n_0
    SLICE_X43Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.214 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.214    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1_n_0
    SLICE_X43Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.437 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.437    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]_i_1_n_7
    SLICE_X43Y95         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[30]/C
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[30]/Q
                         net (fo=2, routed)           0.120     0.261    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[30]
    SLICE_X43Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.372 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.372    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]_i_1_n_5
    SLICE_X43Y96         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.249ns (65.456%)  route 0.131ns (34.544%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[11]/C
    SLICE_X43Y91         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[11]/Q
                         net (fo=4, routed)           0.131     0.272    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[11]
    SLICE_X43Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.380 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.380    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]_i_1_n_4
    SLICE_X43Y91         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.249ns (65.456%)  route 0.131ns (34.544%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[15]/C
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[15]/Q
                         net (fo=4, routed)           0.131     0.272    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[15]
    SLICE_X43Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.380 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.380    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1_n_4
    SLICE_X43Y92         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.249ns (65.456%)  route 0.131ns (34.544%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[19]/C
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[19]/Q
                         net (fo=4, routed)           0.131     0.272    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[19]
    SLICE_X43Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.380 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.380    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]_i_1_n_4
    SLICE_X43Y93         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.249ns (65.456%)  route 0.131ns (34.544%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[23]/C
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[23]/Q
                         net (fo=4, routed)           0.131     0.272    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[23]
    SLICE_X43Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.380 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.380    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[20]_i_1_n_4
    SLICE_X43Y94         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.249ns (65.456%)  route 0.131ns (34.544%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[27]/C
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[27]/Q
                         net (fo=4, routed)           0.131     0.272    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[27]
    SLICE_X43Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.380 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.380    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]_i_1_n_4
    SLICE_X43Y95         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.249ns (65.456%)  route 0.131ns (34.544%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[3]/C
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[3]/Q
                         net (fo=4, routed)           0.131     0.272    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[3]
    SLICE_X43Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.380 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.380    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[0]_i_2_n_4
    SLICE_X43Y89         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.249ns (65.456%)  route 0.131ns (34.544%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[7]/C
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[7]/Q
                         net (fo=4, routed)           0.131     0.272    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[7]
    SLICE_X43Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.380 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.380    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]_i_1_n_4
    SLICE_X43Y90         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.256ns (66.595%)  route 0.128ns (33.405%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]/C
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]/Q
                         net (fo=3, routed)           0.128     0.269    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]
    SLICE_X43Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.384 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.384    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]_i_1_n_7
    SLICE_X43Y96         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.256ns (65.093%)  route 0.137ns (34.907%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE                         0.000     0.000 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]/C
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]/Q
                         net (fo=4, routed)           0.137     0.278    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]
    SLICE_X43Y92         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.393 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.393    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]_i_1_n_7
    SLICE_X43Y92         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.181ns  (logic 4.018ns (43.768%)  route 5.163ns (56.232%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.652     2.946    blockdesign_i/connection_embedded/status_led_RnM/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y99         FDRE                                         r  blockdesign_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  blockdesign_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           5.163     8.627    status_led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.500    12.127 r  status_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.127    status_led[2]
    G14                                                               r  status_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.963ns  (logic 4.113ns (51.652%)  route 3.850ns (48.348%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.652     2.946    blockdesign_i/connection_embedded/status_led_RnM/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y99         FDRE                                         r  blockdesign_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  blockdesign_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=3, routed)           3.850     7.314    status_led_OBUF[1]
    L14                  OBUF (Prop_obuf_I_O)         3.595    10.909 r  status_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.909    status_led[1]
    L14                                                               r  status_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.933ns  (logic 4.101ns (51.691%)  route 3.832ns (48.309%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.652     2.946    blockdesign_i/connection_embedded/status_led_RnM/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y99         FDRE                                         r  blockdesign_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y99         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  blockdesign_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=3, routed)           3.832     7.296    status_led_OBUF[0]
    M15                  OBUF (Prop_obuf_I_O)         3.583    10.879 r  status_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.879    status_led[0]
    M15                                                               r  status_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/DeBounce_0/U0/data_out_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.575ns  (logic 0.704ns (19.695%)  route 2.871ns (80.305%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.650     2.944    blockdesign_i/DeBounce_0/U0/clk
    SLICE_X45Y92         FDPE                                         r  blockdesign_i/DeBounce_0/U0/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDPE (Prop_fdpe_C_Q)         0.456     3.400 f  blockdesign_i/DeBounce_0/U0/data_out_reg[1]/Q
                         net (fo=2, routed)           0.697     4.097    blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Op1[1]
    SLICE_X45Y92         LUT4 (Prop_lut4_I0_O)        0.124     4.221 f  blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Res0/O
                         net (fo=1, routed)           0.648     4.868    blockdesign_i/filter_sterretje/hold_detector_0/U0/value_in
    SLICE_X44Y92         LUT2 (Prop_lut2_I1_O)        0.124     4.992 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1/O
                         net (fo=31, routed)          1.526     6.519    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1_n_0
    SLICE_X43Y95         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/DeBounce_0/U0/data_out_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[25]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.575ns  (logic 0.704ns (19.695%)  route 2.871ns (80.305%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.650     2.944    blockdesign_i/DeBounce_0/U0/clk
    SLICE_X45Y92         FDPE                                         r  blockdesign_i/DeBounce_0/U0/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDPE (Prop_fdpe_C_Q)         0.456     3.400 f  blockdesign_i/DeBounce_0/U0/data_out_reg[1]/Q
                         net (fo=2, routed)           0.697     4.097    blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Op1[1]
    SLICE_X45Y92         LUT4 (Prop_lut4_I0_O)        0.124     4.221 f  blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Res0/O
                         net (fo=1, routed)           0.648     4.868    blockdesign_i/filter_sterretje/hold_detector_0/U0/value_in
    SLICE_X44Y92         LUT2 (Prop_lut2_I1_O)        0.124     4.992 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1/O
                         net (fo=31, routed)          1.526     6.519    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1_n_0
    SLICE_X43Y95         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/DeBounce_0/U0/data_out_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[26]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.575ns  (logic 0.704ns (19.695%)  route 2.871ns (80.305%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.650     2.944    blockdesign_i/DeBounce_0/U0/clk
    SLICE_X45Y92         FDPE                                         r  blockdesign_i/DeBounce_0/U0/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDPE (Prop_fdpe_C_Q)         0.456     3.400 f  blockdesign_i/DeBounce_0/U0/data_out_reg[1]/Q
                         net (fo=2, routed)           0.697     4.097    blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Op1[1]
    SLICE_X45Y92         LUT4 (Prop_lut4_I0_O)        0.124     4.221 f  blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Res0/O
                         net (fo=1, routed)           0.648     4.868    blockdesign_i/filter_sterretje/hold_detector_0/U0/value_in
    SLICE_X44Y92         LUT2 (Prop_lut2_I1_O)        0.124     4.992 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1/O
                         net (fo=31, routed)          1.526     6.519    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1_n_0
    SLICE_X43Y95         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/DeBounce_0/U0/data_out_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[27]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.575ns  (logic 0.704ns (19.695%)  route 2.871ns (80.305%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.650     2.944    blockdesign_i/DeBounce_0/U0/clk
    SLICE_X45Y92         FDPE                                         r  blockdesign_i/DeBounce_0/U0/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDPE (Prop_fdpe_C_Q)         0.456     3.400 f  blockdesign_i/DeBounce_0/U0/data_out_reg[1]/Q
                         net (fo=2, routed)           0.697     4.097    blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Op1[1]
    SLICE_X45Y92         LUT4 (Prop_lut4_I0_O)        0.124     4.221 f  blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Res0/O
                         net (fo=1, routed)           0.648     4.868    blockdesign_i/filter_sterretje/hold_detector_0/U0/value_in
    SLICE_X44Y92         LUT2 (Prop_lut2_I1_O)        0.124     4.992 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1/O
                         net (fo=31, routed)          1.526     6.519    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1_n_0
    SLICE_X43Y95         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/DeBounce_0/U0/data_out_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.152ns  (logic 0.704ns (22.333%)  route 2.448ns (77.667%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.650     2.944    blockdesign_i/DeBounce_0/U0/clk
    SLICE_X45Y92         FDPE                                         r  blockdesign_i/DeBounce_0/U0/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDPE (Prop_fdpe_C_Q)         0.456     3.400 f  blockdesign_i/DeBounce_0/U0/data_out_reg[1]/Q
                         net (fo=2, routed)           0.697     4.097    blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Op1[1]
    SLICE_X45Y92         LUT4 (Prop_lut4_I0_O)        0.124     4.221 f  blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Res0/O
                         net (fo=1, routed)           0.648     4.868    blockdesign_i/filter_sterretje/hold_detector_0/U0/value_in
    SLICE_X44Y92         LUT2 (Prop_lut2_I1_O)        0.124     4.992 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1/O
                         net (fo=31, routed)          1.104     6.096    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1_n_0
    SLICE_X43Y91         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/DeBounce_0/U0/data_out_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[11]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.152ns  (logic 0.704ns (22.333%)  route 2.448ns (77.667%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.650     2.944    blockdesign_i/DeBounce_0/U0/clk
    SLICE_X45Y92         FDPE                                         r  blockdesign_i/DeBounce_0/U0/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDPE (Prop_fdpe_C_Q)         0.456     3.400 f  blockdesign_i/DeBounce_0/U0/data_out_reg[1]/Q
                         net (fo=2, routed)           0.697     4.097    blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Op1[1]
    SLICE_X45Y92         LUT4 (Prop_lut4_I0_O)        0.124     4.221 f  blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Res0/O
                         net (fo=1, routed)           0.648     4.868    blockdesign_i/filter_sterretje/hold_detector_0/U0/value_in
    SLICE_X44Y92         LUT2 (Prop_lut2_I1_O)        0.124     4.992 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1/O
                         net (fo=31, routed)          1.104     6.096    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1_n_0
    SLICE_X43Y91         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/DeBounce_0/U0/data_out_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.152ns  (logic 0.704ns (22.333%)  route 2.448ns (77.667%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.650     2.944    blockdesign_i/DeBounce_0/U0/clk
    SLICE_X45Y92         FDPE                                         r  blockdesign_i/DeBounce_0/U0/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDPE (Prop_fdpe_C_Q)         0.456     3.400 f  blockdesign_i/DeBounce_0/U0/data_out_reg[1]/Q
                         net (fo=2, routed)           0.697     4.097    blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Op1[1]
    SLICE_X45Y92         LUT4 (Prop_lut4_I0_O)        0.124     4.221 f  blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Res0/O
                         net (fo=1, routed)           0.648     4.868    blockdesign_i/filter_sterretje/hold_detector_0/U0/value_in
    SLICE_X44Y92         LUT2 (Prop_lut2_I1_O)        0.124     4.992 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1/O
                         net (fo=31, routed)          1.104     6.096    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1_n_0
    SLICE_X43Y91         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/keypad_0/U0/Row_0_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.186ns (50.351%)  route 0.183ns (49.649%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.554     0.890    blockdesign_i/keypad_0/U0/clk
    SLICE_X48Y90         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/Q
                         net (fo=22, routed)          0.183     1.214    blockdesign_i/keypad_0/U0/state[1]
    SLICE_X49Y90         LUT4 (Prop_lut4_I1_O)        0.045     1.259 r  blockdesign_i/keypad_0/U0/Row_0_reg_i_1/O
                         net (fo=1, routed)           0.000     1.259    blockdesign_i/keypad_0/U0/Row_0_reg_i_1_n_0
    SLICE_X49Y90         LDCE                                         r  blockdesign_i/keypad_0/U0/Row_0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/keypad_0/U0/Row_1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.186ns (50.351%)  route 0.183ns (49.649%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.554     0.890    blockdesign_i/keypad_0/U0/clk
    SLICE_X48Y90         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/Q
                         net (fo=22, routed)          0.183     1.214    blockdesign_i/keypad_0/U0/state[1]
    SLICE_X49Y90         LUT4 (Prop_lut4_I2_O)        0.045     1.259 r  blockdesign_i/keypad_0/U0/Row_1_reg_i_1/O
                         net (fo=1, routed)           0.000     1.259    blockdesign_i/keypad_0/U0/Row_1_reg_i_1_n_0
    SLICE_X49Y90         LDCE                                         r  blockdesign_i/keypad_0/U0/Row_1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/keypad_0/U0/Row_2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.489ns  (logic 0.186ns (38.041%)  route 0.303ns (61.959%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.554     0.890    blockdesign_i/keypad_0/U0/clk
    SLICE_X48Y90         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.141     1.031 f  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/Q
                         net (fo=22, routed)          0.183     1.214    blockdesign_i/keypad_0/U0/state[1]
    SLICE_X49Y90         LUT3 (Prop_lut3_I1_O)        0.045     1.259 r  blockdesign_i/keypad_0/U0/Row_2_reg_i_1/O
                         net (fo=1, routed)           0.120     1.379    blockdesign_i/keypad_0/U0/Row_2_reg_i_1_n_0
    SLICE_X49Y90         LDCE                                         r  blockdesign_i/keypad_0/U0/Row_2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/DeBounce_0/U0/data_out_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.844ns  (logic 0.231ns (27.361%)  route 0.613ns (72.639%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.555     0.891    blockdesign_i/DeBounce_0/U0/clk
    SLICE_X45Y92         FDPE                                         r  blockdesign_i/DeBounce_0/U0/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDPE (Prop_fdpe_C_Q)         0.141     1.032 f  blockdesign_i/DeBounce_0/U0/data_out_reg[0]/Q
                         net (fo=2, routed)           0.148     1.180    blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Op1[0]
    SLICE_X45Y92         LUT4 (Prop_lut4_I1_O)        0.045     1.225 f  blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Res0/O
                         net (fo=1, routed)           0.225     1.450    blockdesign_i/filter_sterretje/hold_detector_0/U0/value_in
    SLICE_X44Y92         LUT2 (Prop_lut2_I1_O)        0.045     1.495 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1/O
                         net (fo=31, routed)          0.240     1.735    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1_n_0
    SLICE_X43Y93         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/DeBounce_0/U0/data_out_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[17]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.844ns  (logic 0.231ns (27.361%)  route 0.613ns (72.639%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.555     0.891    blockdesign_i/DeBounce_0/U0/clk
    SLICE_X45Y92         FDPE                                         r  blockdesign_i/DeBounce_0/U0/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDPE (Prop_fdpe_C_Q)         0.141     1.032 f  blockdesign_i/DeBounce_0/U0/data_out_reg[0]/Q
                         net (fo=2, routed)           0.148     1.180    blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Op1[0]
    SLICE_X45Y92         LUT4 (Prop_lut4_I1_O)        0.045     1.225 f  blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Res0/O
                         net (fo=1, routed)           0.225     1.450    blockdesign_i/filter_sterretje/hold_detector_0/U0/value_in
    SLICE_X44Y92         LUT2 (Prop_lut2_I1_O)        0.045     1.495 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1/O
                         net (fo=31, routed)          0.240     1.735    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1_n_0
    SLICE_X43Y93         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/DeBounce_0/U0/data_out_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[18]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.844ns  (logic 0.231ns (27.361%)  route 0.613ns (72.639%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.555     0.891    blockdesign_i/DeBounce_0/U0/clk
    SLICE_X45Y92         FDPE                                         r  blockdesign_i/DeBounce_0/U0/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDPE (Prop_fdpe_C_Q)         0.141     1.032 f  blockdesign_i/DeBounce_0/U0/data_out_reg[0]/Q
                         net (fo=2, routed)           0.148     1.180    blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Op1[0]
    SLICE_X45Y92         LUT4 (Prop_lut4_I1_O)        0.045     1.225 f  blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Res0/O
                         net (fo=1, routed)           0.225     1.450    blockdesign_i/filter_sterretje/hold_detector_0/U0/value_in
    SLICE_X44Y92         LUT2 (Prop_lut2_I1_O)        0.045     1.495 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1/O
                         net (fo=31, routed)          0.240     1.735    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1_n_0
    SLICE_X43Y93         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/DeBounce_0/U0/data_out_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[19]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.844ns  (logic 0.231ns (27.361%)  route 0.613ns (72.639%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.555     0.891    blockdesign_i/DeBounce_0/U0/clk
    SLICE_X45Y92         FDPE                                         r  blockdesign_i/DeBounce_0/U0/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDPE (Prop_fdpe_C_Q)         0.141     1.032 f  blockdesign_i/DeBounce_0/U0/data_out_reg[0]/Q
                         net (fo=2, routed)           0.148     1.180    blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Op1[0]
    SLICE_X45Y92         LUT4 (Prop_lut4_I1_O)        0.045     1.225 f  blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Res0/O
                         net (fo=1, routed)           0.225     1.450    blockdesign_i/filter_sterretje/hold_detector_0/U0/value_in
    SLICE_X44Y92         LUT2 (Prop_lut2_I1_O)        0.045     1.495 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1/O
                         net (fo=31, routed)          0.240     1.735    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1_n_0
    SLICE_X43Y93         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/DeBounce_0/U0/data_out_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.857ns  (logic 0.231ns (26.944%)  route 0.626ns (73.056%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.555     0.891    blockdesign_i/DeBounce_0/U0/clk
    SLICE_X45Y92         FDPE                                         r  blockdesign_i/DeBounce_0/U0/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDPE (Prop_fdpe_C_Q)         0.141     1.032 f  blockdesign_i/DeBounce_0/U0/data_out_reg[0]/Q
                         net (fo=2, routed)           0.148     1.180    blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Op1[0]
    SLICE_X45Y92         LUT4 (Prop_lut4_I1_O)        0.045     1.225 f  blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Res0/O
                         net (fo=1, routed)           0.225     1.450    blockdesign_i/filter_sterretje/hold_detector_0/U0/value_in
    SLICE_X44Y92         LUT2 (Prop_lut2_I1_O)        0.045     1.495 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1/O
                         net (fo=31, routed)          0.253     1.748    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1_n_0
    SLICE_X43Y90         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/DeBounce_0/U0/data_out_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[5]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.857ns  (logic 0.231ns (26.944%)  route 0.626ns (73.056%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.555     0.891    blockdesign_i/DeBounce_0/U0/clk
    SLICE_X45Y92         FDPE                                         r  blockdesign_i/DeBounce_0/U0/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDPE (Prop_fdpe_C_Q)         0.141     1.032 f  blockdesign_i/DeBounce_0/U0/data_out_reg[0]/Q
                         net (fo=2, routed)           0.148     1.180    blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Op1[0]
    SLICE_X45Y92         LUT4 (Prop_lut4_I1_O)        0.045     1.225 f  blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Res0/O
                         net (fo=1, routed)           0.225     1.450    blockdesign_i/filter_sterretje/hold_detector_0/U0/value_in
    SLICE_X44Y92         LUT2 (Prop_lut2_I1_O)        0.045     1.495 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1/O
                         net (fo=31, routed)          0.253     1.748    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1_n_0
    SLICE_X43Y90         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blockdesign_i/DeBounce_0/U0/data_out_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[6]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.857ns  (logic 0.231ns (26.944%)  route 0.626ns (73.056%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.555     0.891    blockdesign_i/DeBounce_0/U0/clk
    SLICE_X45Y92         FDPE                                         r  blockdesign_i/DeBounce_0/U0/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDPE (Prop_fdpe_C_Q)         0.141     1.032 f  blockdesign_i/DeBounce_0/U0/data_out_reg[0]/Q
                         net (fo=2, routed)           0.148     1.180    blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Op1[0]
    SLICE_X45Y92         LUT4 (Prop_lut4_I1_O)        0.045     1.225 f  blockdesign_i/filter_sterretje/util_reduced_logic_0/inst/Res0/O
                         net (fo=1, routed)           0.225     1.450    blockdesign_i/filter_sterretje/hold_detector_0/U0/value_in
    SLICE_X44Y92         LUT2 (Prop_lut2_I1_O)        0.045     1.495 r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1/O
                         net (fo=31, routed)          0.253     1.748    blockdesign_i/filter_sterretje/hold_detector_0/U0/counter[0]_i_1_n_0
    SLICE_X43Y90         FDRE                                         r  blockdesign_i/filter_sterretje/hold_detector_0/U0/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Col_2_0
                            (input port)
  Destination:            blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.057ns  (logic 1.819ns (30.029%)  route 4.238ns (69.971%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 f  Col_2_0 (IN)
                         net (fo=0)                   0.000     0.000    Col_2_0
    U12                  IBUF (Prop_ibuf_I_O)         1.571     1.571 f  Col_2_0_IBUF_inst/O
                         net (fo=11, routed)          3.573     5.144    blockdesign_i/keypad_0/U0/Col_2
    SLICE_X49Y92         LUT6 (Prop_lut6_I3_O)        0.124     5.268 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[0]_i_4/O
                         net (fo=1, routed)           0.665     5.933    blockdesign_i/keypad_0/U0/FSM_sequential_state[0]_i_4_n_0
    SLICE_X49Y92         LUT5 (Prop_lut5_I4_O)        0.124     6.057 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.057    blockdesign_i/keypad_0/U0/FSM_sequential_state[0]_i_1_n_0
    SLICE_X49Y92         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.476     2.655    blockdesign_i/keypad_0/U0/clk
    SLICE_X49Y92         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 Col_3_0
                            (input port)
  Destination:            blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.634ns  (logic 1.818ns (32.271%)  route 3.816ns (67.729%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 f  Col_3_0 (IN)
                         net (fo=0)                   0.000     0.000    Col_3_0
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 f  Col_3_0_IBUF_inst/O
                         net (fo=8, routed)           3.372     4.942    blockdesign_i/keypad_0/U0/Col_3
    SLICE_X48Y91         LUT6 (Prop_lut6_I2_O)        0.124     5.066 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[3]_i_3/O
                         net (fo=1, routed)           0.444     5.510    blockdesign_i/keypad_0/U0/FSM_sequential_state[3]_i_3_n_0
    SLICE_X48Y91         LUT6 (Prop_lut6_I3_O)        0.124     5.634 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000     5.634    blockdesign_i/keypad_0/U0/FSM_sequential_state[3]_i_2_n_0
    SLICE_X48Y91         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.476     2.655    blockdesign_i/keypad_0/U0/clk
    SLICE_X48Y91         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/C

Slack:                    inf
  Source:                 Col_1_0
                            (input port)
  Destination:            blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.511ns  (logic 2.002ns (36.319%)  route 3.510ns (63.681%))
  Logic Levels:           4  (IBUF=1 LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        2.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  Col_1_0 (IN)
                         net (fo=0)                   0.000     0.000    Col_1_0
    T14                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  Col_1_0_IBUF_inst/O
                         net (fo=13, routed)          3.510     5.038    blockdesign_i/keypad_0/U0/Col_1
    SLICE_X49Y91         LUT5 (Prop_lut5_I0_O)        0.124     5.162 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[2]_i_5/O
                         net (fo=1, routed)           0.000     5.162    blockdesign_i/keypad_0/U0/FSM_sequential_state[2]_i_5_n_0
    SLICE_X49Y91         MUXF7 (Prop_muxf7_I1_O)      0.245     5.407 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]_i_2/O
                         net (fo=1, routed)           0.000     5.407    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]_i_2_n_0
    SLICE_X49Y91         MUXF8 (Prop_muxf8_I0_O)      0.104     5.511 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     5.511    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]_i_1_n_0
    SLICE_X49Y91         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.476     2.655    blockdesign_i/keypad_0/U0/clk
    SLICE_X49Y91         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 Col_2_0
                            (input port)
  Destination:            blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.448ns  (logic 2.044ns (37.510%)  route 3.405ns (62.490%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        2.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  Col_2_0 (IN)
                         net (fo=0)                   0.000     0.000    Col_2_0
    U12                  IBUF (Prop_ibuf_I_O)         1.571     1.571 r  Col_2_0_IBUF_inst/O
                         net (fo=11, routed)          3.405     4.975    blockdesign_i/keypad_0/U0/Col_2
    SLICE_X48Y90         LUT6 (Prop_lut6_I0_O)        0.124     5.099 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.000     5.099    blockdesign_i/keypad_0/U0/FSM_sequential_state[1]_i_5_n_0
    SLICE_X48Y90         MUXF7 (Prop_muxf7_I1_O)      0.245     5.344 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=1, routed)           0.000     5.344    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X48Y90         MUXF8 (Prop_muxf8_I0_O)      0.104     5.448 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     5.448    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]_i_1_n_0
    SLICE_X48Y90         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        1.475     2.654    blockdesign_i/keypad_0/U0/clk
    SLICE_X48Y90         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Col_0_0
                            (input port)
  Destination:            blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.766ns  (logic 0.417ns (23.605%)  route 1.349ns (76.395%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        1.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 f  Col_0_0 (IN)
                         net (fo=0)                   0.000     0.000    Col_0_0
    T15                  IBUF (Prop_ibuf_I_O)         0.291     0.291 f  Col_0_0_IBUF_inst/O
                         net (fo=11, routed)          1.349     1.640    blockdesign_i/keypad_0/U0/Col_0
    SLICE_X48Y90         LUT6 (Prop_lut6_I4_O)        0.045     1.685 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.000     1.685    blockdesign_i/keypad_0/U0/FSM_sequential_state[1]_i_6_n_0
    SLICE_X48Y90         MUXF7 (Prop_muxf7_I0_O)      0.062     1.747 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]_i_3/O
                         net (fo=1, routed)           0.000     1.747    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X48Y90         MUXF8 (Prop_muxf8_I1_O)      0.019     1.766 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.766    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]_i_1_n_0
    SLICE_X48Y90         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.823     1.189    blockdesign_i/keypad_0/U0/clk
    SLICE_X48Y90         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 Col_1_0
                            (input port)
  Destination:            blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.851ns  (logic 0.435ns (23.500%)  route 1.416ns (76.500%))
  Logic Levels:           4  (IBUF=1 LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        1.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  Col_1_0 (IN)
                         net (fo=0)                   0.000     0.000    Col_1_0
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  Col_1_0_IBUF_inst/O
                         net (fo=13, routed)          1.416     1.712    blockdesign_i/keypad_0/U0/Col_1
    SLICE_X49Y91         LUT5 (Prop_lut5_I2_O)        0.045     1.757 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[2]_i_4/O
                         net (fo=1, routed)           0.000     1.757    blockdesign_i/keypad_0/U0/FSM_sequential_state[2]_i_4_n_0
    SLICE_X49Y91         MUXF7 (Prop_muxf7_I0_O)      0.071     1.828 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]_i_2/O
                         net (fo=1, routed)           0.000     1.828    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]_i_2_n_0
    SLICE_X49Y91         MUXF8 (Prop_muxf8_I0_O)      0.023     1.851 r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.851    blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]_i_1_n_0
    SLICE_X49Y91         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.823     1.189    blockdesign_i/keypad_0/U0/clk
    SLICE_X49Y91         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 Col_3_0
                            (input port)
  Destination:            blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.852ns  (logic 0.427ns (23.055%)  route 1.425ns (76.945%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 f  Col_3_0 (IN)
                         net (fo=0)                   0.000     0.000    Col_3_0
    V13                  IBUF (Prop_ibuf_I_O)         0.337     0.337 f  Col_3_0_IBUF_inst/O
                         net (fo=8, routed)           1.374     1.711    blockdesign_i/keypad_0/U0/Col_3
    SLICE_X49Y92         LUT6 (Prop_lut6_I0_O)        0.045     1.756 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[0]_i_3/O
                         net (fo=1, routed)           0.051     1.807    blockdesign_i/keypad_0/U0/FSM_sequential_state[0]_i_3_n_0
    SLICE_X49Y92         LUT5 (Prop_lut5_I2_O)        0.045     1.852 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.852    blockdesign_i/keypad_0/U0/FSM_sequential_state[0]_i_1_n_0
    SLICE_X49Y92         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.823     1.189    blockdesign_i/keypad_0/U0/clk
    SLICE_X49Y92         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 Col_1_0
                            (input port)
  Destination:            blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.981ns  (logic 0.386ns (19.487%)  route 1.595ns (80.513%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  Col_1_0 (IN)
                         net (fo=0)                   0.000     0.000    Col_1_0
    T14                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  Col_1_0_IBUF_inst/O
                         net (fo=13, routed)          1.536     1.832    blockdesign_i/keypad_0/U0/Col_1
    SLICE_X48Y91         LUT5 (Prop_lut5_I2_O)        0.045     1.877 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[3]_i_4/O
                         net (fo=1, routed)           0.059     1.936    blockdesign_i/keypad_0/U0/FSM_sequential_state[3]_i_4_n_0
    SLICE_X48Y91         LUT6 (Prop_lut6_I5_O)        0.045     1.981 r  blockdesign_i/keypad_0/U0/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000     1.981    blockdesign_i/keypad_0/U0/FSM_sequential_state[3]_i_2_n_0
    SLICE_X48Y91         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blockdesign_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blockdesign_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blockdesign_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1226, routed)        0.823     1.189    blockdesign_i/keypad_0/U0/clk
    SLICE_X48Y91         FDRE                                         r  blockdesign_i/keypad_0/U0/FSM_sequential_state_reg[3]/C





