Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Apr 10 20:18:24 2024
| Host         : LAPTOP-RCMTCCBQ running 64-bit major release  (build 9200)
| Command      : report_methodology -file timer32_methodology_drc_routed.rpt -pb timer32_methodology_drc_routed.pb -rpx timer32_methodology_drc_routed.rpx
| Design       : timer32
| Device       : xc7a12ticsg325-1L
| Speed File   : -1L
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 230
+-----------+------------------+--------------------------------+------------+
| Rule      | Severity         | Description                    | Violations |
+-----------+------------------+--------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell    | 99         |
| LUTAR-1   | Warning          | LUT drives async reset alert   | 66         |
| TIMING-20 | Warning          | Non-clocked latch              | 64         |
| LATCH-1   | Advisory         | Existing latches in the design | 1          |
+-----------+------------------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin PR_dout_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin PR_dout_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin PR_dout_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin PR_dout_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin PR_dout_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin PR_dout_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin PR_dout_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin PR_dout_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin PR_dout_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin PR_dout_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin PR_dout_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin PR_dout_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin PR_dout_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin PR_dout_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin PR_dout_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin PR_dout_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin PR_dout_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin PR_dout_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin PR_dout_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin PR_dout_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin PR_dout_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin PR_dout_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin PR_dout_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin PR_dout_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin PR_dout_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin PR_dout_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin PR_dout_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin PR_dout_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin PR_dout_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin PR_dout_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin PR_dout_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin PR_dout_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin TMR_dout_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin TMR_dout_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin TMR_dout_reg[10]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin TMR_dout_reg[10]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin TMR_dout_reg[11]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin TMR_dout_reg[11]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin TMR_dout_reg[12]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin TMR_dout_reg[12]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin TMR_dout_reg[13]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Critical Warning
Non-clocked sequential cell  
The clock pin TMR_dout_reg[13]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Critical Warning
Non-clocked sequential cell  
The clock pin TMR_dout_reg[14]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Critical Warning
Non-clocked sequential cell  
The clock pin TMR_dout_reg[14]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Critical Warning
Non-clocked sequential cell  
The clock pin TMR_dout_reg[15]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Critical Warning
Non-clocked sequential cell  
The clock pin TMR_dout_reg[15]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Critical Warning
Non-clocked sequential cell  
The clock pin TMR_dout_reg[16]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Critical Warning
Non-clocked sequential cell  
The clock pin TMR_dout_reg[16]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Critical Warning
Non-clocked sequential cell  
The clock pin TMR_dout_reg[17]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Critical Warning
Non-clocked sequential cell  
The clock pin TMR_dout_reg[17]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Critical Warning
Non-clocked sequential cell  
The clock pin TMR_dout_reg[18]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Critical Warning
Non-clocked sequential cell  
The clock pin TMR_dout_reg[18]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Critical Warning
Non-clocked sequential cell  
The clock pin TMR_dout_reg[19]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Critical Warning
Non-clocked sequential cell  
The clock pin TMR_dout_reg[19]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Critical Warning
Non-clocked sequential cell  
The clock pin TMR_dout_reg[1]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Critical Warning
Non-clocked sequential cell  
The clock pin TMR_dout_reg[1]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Critical Warning
Non-clocked sequential cell  
The clock pin TMR_dout_reg[20]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Critical Warning
Non-clocked sequential cell  
The clock pin TMR_dout_reg[20]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Critical Warning
Non-clocked sequential cell  
The clock pin TMR_dout_reg[21]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Critical Warning
Non-clocked sequential cell  
The clock pin TMR_dout_reg[21]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Critical Warning
Non-clocked sequential cell  
The clock pin TMR_dout_reg[22]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Critical Warning
Non-clocked sequential cell  
The clock pin TMR_dout_reg[22]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Critical Warning
Non-clocked sequential cell  
The clock pin TMR_dout_reg[23]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#64 Critical Warning
Non-clocked sequential cell  
The clock pin TMR_dout_reg[23]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#65 Critical Warning
Non-clocked sequential cell  
The clock pin TMR_dout_reg[24]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#66 Critical Warning
Non-clocked sequential cell  
The clock pin TMR_dout_reg[24]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#67 Critical Warning
Non-clocked sequential cell  
The clock pin TMR_dout_reg[25]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#68 Critical Warning
Non-clocked sequential cell  
The clock pin TMR_dout_reg[25]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#69 Critical Warning
Non-clocked sequential cell  
The clock pin TMR_dout_reg[26]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#70 Critical Warning
Non-clocked sequential cell  
The clock pin TMR_dout_reg[26]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#71 Critical Warning
Non-clocked sequential cell  
The clock pin TMR_dout_reg[27]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#72 Critical Warning
Non-clocked sequential cell  
The clock pin TMR_dout_reg[27]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#73 Critical Warning
Non-clocked sequential cell  
The clock pin TMR_dout_reg[28]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#74 Critical Warning
Non-clocked sequential cell  
The clock pin TMR_dout_reg[28]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#75 Critical Warning
Non-clocked sequential cell  
The clock pin TMR_dout_reg[29]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#76 Critical Warning
Non-clocked sequential cell  
The clock pin TMR_dout_reg[29]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#77 Critical Warning
Non-clocked sequential cell  
The clock pin TMR_dout_reg[2]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#78 Critical Warning
Non-clocked sequential cell  
The clock pin TMR_dout_reg[2]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#79 Critical Warning
Non-clocked sequential cell  
The clock pin TMR_dout_reg[30]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#80 Critical Warning
Non-clocked sequential cell  
The clock pin TMR_dout_reg[30]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#81 Critical Warning
Non-clocked sequential cell  
The clock pin TMR_dout_reg[31]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#82 Critical Warning
Non-clocked sequential cell  
The clock pin TMR_dout_reg[31]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#83 Critical Warning
Non-clocked sequential cell  
The clock pin TMR_dout_reg[3]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#84 Critical Warning
Non-clocked sequential cell  
The clock pin TMR_dout_reg[3]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#85 Critical Warning
Non-clocked sequential cell  
The clock pin TMR_dout_reg[4]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#86 Critical Warning
Non-clocked sequential cell  
The clock pin TMR_dout_reg[4]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#87 Critical Warning
Non-clocked sequential cell  
The clock pin TMR_dout_reg[5]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#88 Critical Warning
Non-clocked sequential cell  
The clock pin TMR_dout_reg[5]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#89 Critical Warning
Non-clocked sequential cell  
The clock pin TMR_dout_reg[6]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#90 Critical Warning
Non-clocked sequential cell  
The clock pin TMR_dout_reg[6]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#91 Critical Warning
Non-clocked sequential cell  
The clock pin TMR_dout_reg[7]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#92 Critical Warning
Non-clocked sequential cell  
The clock pin TMR_dout_reg[7]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#93 Critical Warning
Non-clocked sequential cell  
The clock pin TMR_dout_reg[8]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#94 Critical Warning
Non-clocked sequential cell  
The clock pin TMR_dout_reg[8]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#95 Critical Warning
Non-clocked sequential cell  
The clock pin TMR_dout_reg[9]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#96 Critical Warning
Non-clocked sequential cell  
The clock pin TMR_dout_reg[9]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#97 Critical Warning
Non-clocked sequential cell  
The clock pin timer_en_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#98 Critical Warning
Non-clocked sequential cell  
The clock pin tmr_flag_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#99 Critical Warning
Non-clocked sequential cell  
The clock pin toggle_reg/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell PR_dout[31]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PR_dout_reg[25]/CLR, PR_dout_reg[26]/CLR, PR_dout_reg[27]/CLR,
PR_dout_reg[28]/CLR, PR_dout_reg[29]/CLR, PR_dout_reg[2]/PRE,
PR_dout_reg[30]/CLR, PR_dout_reg[31]/CLR, PR_dout_reg[3]/PRE,
PR_dout_reg[4]/CLR, PR_dout_reg[5]/CLR, PR_dout_reg[6]/CLR,
PR_dout_reg[7]/CLR, PR_dout_reg[8]/CLR, PR_dout_reg[9]/CLR
 (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell TMR_dout_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMR_dout_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell TMR_dout_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMR_dout_reg[0]_C/CLR, TMR_dout_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell TMR_dout_reg[10]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMR_dout_reg[10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell TMR_dout_reg[10]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMR_dout_reg[10]_C/CLR, TMR_dout_reg[10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell TMR_dout_reg[11]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMR_dout_reg[11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell TMR_dout_reg[11]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMR_dout_reg[11]_C/CLR, TMR_dout_reg[11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell TMR_dout_reg[12]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMR_dout_reg[12]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell TMR_dout_reg[12]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMR_dout_reg[12]_C/CLR, TMR_dout_reg[12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell TMR_dout_reg[13]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMR_dout_reg[13]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell TMR_dout_reg[13]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMR_dout_reg[13]_C/CLR, TMR_dout_reg[13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell TMR_dout_reg[14]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMR_dout_reg[14]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell TMR_dout_reg[14]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMR_dout_reg[14]_C/CLR, TMR_dout_reg[14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell TMR_dout_reg[15]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMR_dout_reg[15]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell TMR_dout_reg[15]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMR_dout_reg[15]_C/CLR, TMR_dout_reg[15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell TMR_dout_reg[16]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMR_dout_reg[16]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell TMR_dout_reg[16]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMR_dout_reg[16]_C/CLR, TMR_dout_reg[16]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell TMR_dout_reg[17]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMR_dout_reg[17]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell TMR_dout_reg[17]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMR_dout_reg[17]_C/CLR, TMR_dout_reg[17]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell TMR_dout_reg[18]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMR_dout_reg[18]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell TMR_dout_reg[18]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMR_dout_reg[18]_C/CLR, TMR_dout_reg[18]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell TMR_dout_reg[19]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMR_dout_reg[19]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell TMR_dout_reg[19]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMR_dout_reg[19]_C/CLR, TMR_dout_reg[19]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell TMR_dout_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMR_dout_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#25 Warning
LUT drives async reset alert  
LUT cell TMR_dout_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMR_dout_reg[1]_C/CLR, TMR_dout_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#26 Warning
LUT drives async reset alert  
LUT cell TMR_dout_reg[20]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMR_dout_reg[20]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#27 Warning
LUT drives async reset alert  
LUT cell TMR_dout_reg[20]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMR_dout_reg[20]_C/CLR, TMR_dout_reg[20]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#28 Warning
LUT drives async reset alert  
LUT cell TMR_dout_reg[21]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMR_dout_reg[21]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#29 Warning
LUT drives async reset alert  
LUT cell TMR_dout_reg[21]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMR_dout_reg[21]_C/CLR, TMR_dout_reg[21]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#30 Warning
LUT drives async reset alert  
LUT cell TMR_dout_reg[22]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMR_dout_reg[22]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#31 Warning
LUT drives async reset alert  
LUT cell TMR_dout_reg[22]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMR_dout_reg[22]_C/CLR, TMR_dout_reg[22]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#32 Warning
LUT drives async reset alert  
LUT cell TMR_dout_reg[23]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMR_dout_reg[23]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#33 Warning
LUT drives async reset alert  
LUT cell TMR_dout_reg[23]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMR_dout_reg[23]_C/CLR, TMR_dout_reg[23]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#34 Warning
LUT drives async reset alert  
LUT cell TMR_dout_reg[24]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMR_dout_reg[24]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#35 Warning
LUT drives async reset alert  
LUT cell TMR_dout_reg[24]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMR_dout_reg[24]_C/CLR, TMR_dout_reg[24]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#36 Warning
LUT drives async reset alert  
LUT cell TMR_dout_reg[25]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMR_dout_reg[25]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#37 Warning
LUT drives async reset alert  
LUT cell TMR_dout_reg[25]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMR_dout_reg[25]_C/CLR, TMR_dout_reg[25]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#38 Warning
LUT drives async reset alert  
LUT cell TMR_dout_reg[26]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMR_dout_reg[26]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#39 Warning
LUT drives async reset alert  
LUT cell TMR_dout_reg[26]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMR_dout_reg[26]_C/CLR, TMR_dout_reg[26]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#40 Warning
LUT drives async reset alert  
LUT cell TMR_dout_reg[27]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMR_dout_reg[27]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#41 Warning
LUT drives async reset alert  
LUT cell TMR_dout_reg[27]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMR_dout_reg[27]_C/CLR, TMR_dout_reg[27]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#42 Warning
LUT drives async reset alert  
LUT cell TMR_dout_reg[28]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMR_dout_reg[28]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#43 Warning
LUT drives async reset alert  
LUT cell TMR_dout_reg[28]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMR_dout_reg[28]_C/CLR, TMR_dout_reg[28]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#44 Warning
LUT drives async reset alert  
LUT cell TMR_dout_reg[29]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMR_dout_reg[29]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#45 Warning
LUT drives async reset alert  
LUT cell TMR_dout_reg[29]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMR_dout_reg[29]_C/CLR, TMR_dout_reg[29]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#46 Warning
LUT drives async reset alert  
LUT cell TMR_dout_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMR_dout_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#47 Warning
LUT drives async reset alert  
LUT cell TMR_dout_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMR_dout_reg[2]_C/CLR, TMR_dout_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#48 Warning
LUT drives async reset alert  
LUT cell TMR_dout_reg[30]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMR_dout_reg[30]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#49 Warning
LUT drives async reset alert  
LUT cell TMR_dout_reg[30]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMR_dout_reg[30]_C/CLR, TMR_dout_reg[30]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#50 Warning
LUT drives async reset alert  
LUT cell TMR_dout_reg[31]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMR_dout_reg[31]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#51 Warning
LUT drives async reset alert  
LUT cell TMR_dout_reg[31]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMR_dout_reg[31]_C/CLR, TMR_dout_reg[31]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#52 Warning
LUT drives async reset alert  
LUT cell TMR_dout_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMR_dout_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#53 Warning
LUT drives async reset alert  
LUT cell TMR_dout_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMR_dout_reg[3]_C/CLR, TMR_dout_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#54 Warning
LUT drives async reset alert  
LUT cell TMR_dout_reg[4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMR_dout_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#55 Warning
LUT drives async reset alert  
LUT cell TMR_dout_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMR_dout_reg[4]_C/CLR, TMR_dout_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#56 Warning
LUT drives async reset alert  
LUT cell TMR_dout_reg[5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMR_dout_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#57 Warning
LUT drives async reset alert  
LUT cell TMR_dout_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMR_dout_reg[5]_C/CLR, TMR_dout_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#58 Warning
LUT drives async reset alert  
LUT cell TMR_dout_reg[6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMR_dout_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#59 Warning
LUT drives async reset alert  
LUT cell TMR_dout_reg[6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMR_dout_reg[6]_C/CLR, TMR_dout_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#60 Warning
LUT drives async reset alert  
LUT cell TMR_dout_reg[7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMR_dout_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#61 Warning
LUT drives async reset alert  
LUT cell TMR_dout_reg[7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMR_dout_reg[7]_C/CLR, TMR_dout_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#62 Warning
LUT drives async reset alert  
LUT cell TMR_dout_reg[8]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMR_dout_reg[8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#63 Warning
LUT drives async reset alert  
LUT cell TMR_dout_reg[8]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMR_dout_reg[8]_C/CLR, TMR_dout_reg[8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#64 Warning
LUT drives async reset alert  
LUT cell TMR_dout_reg[9]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMR_dout_reg[9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#65 Warning
LUT drives async reset alert  
LUT cell TMR_dout_reg[9]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) TMR_dout_reg[9]_C/CLR, TMR_dout_reg[9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#66 Warning
LUT drives async reset alert  
LUT cell timer_en_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) timer_en_reg/CLR, tmr_flag_reg/CLR, toggle_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch TMR_dout_reg[0]_LDC cannot be properly analyzed as its control pin TMR_dout_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch TMR_dout_reg[10]_LDC cannot be properly analyzed as its control pin TMR_dout_reg[10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch TMR_dout_reg[11]_LDC cannot be properly analyzed as its control pin TMR_dout_reg[11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch TMR_dout_reg[12]_LDC cannot be properly analyzed as its control pin TMR_dout_reg[12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch TMR_dout_reg[13]_LDC cannot be properly analyzed as its control pin TMR_dout_reg[13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch TMR_dout_reg[14]_LDC cannot be properly analyzed as its control pin TMR_dout_reg[14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch TMR_dout_reg[15]_LDC cannot be properly analyzed as its control pin TMR_dout_reg[15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch TMR_dout_reg[16]_LDC cannot be properly analyzed as its control pin TMR_dout_reg[16]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch TMR_dout_reg[17]_LDC cannot be properly analyzed as its control pin TMR_dout_reg[17]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch TMR_dout_reg[18]_LDC cannot be properly analyzed as its control pin TMR_dout_reg[18]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch TMR_dout_reg[19]_LDC cannot be properly analyzed as its control pin TMR_dout_reg[19]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch TMR_dout_reg[1]_LDC cannot be properly analyzed as its control pin TMR_dout_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch TMR_dout_reg[20]_LDC cannot be properly analyzed as its control pin TMR_dout_reg[20]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch TMR_dout_reg[21]_LDC cannot be properly analyzed as its control pin TMR_dout_reg[21]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch TMR_dout_reg[22]_LDC cannot be properly analyzed as its control pin TMR_dout_reg[22]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch TMR_dout_reg[23]_LDC cannot be properly analyzed as its control pin TMR_dout_reg[23]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch TMR_dout_reg[24]_LDC cannot be properly analyzed as its control pin TMR_dout_reg[24]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch TMR_dout_reg[25]_LDC cannot be properly analyzed as its control pin TMR_dout_reg[25]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch TMR_dout_reg[26]_LDC cannot be properly analyzed as its control pin TMR_dout_reg[26]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch TMR_dout_reg[27]_LDC cannot be properly analyzed as its control pin TMR_dout_reg[27]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch TMR_dout_reg[28]_LDC cannot be properly analyzed as its control pin TMR_dout_reg[28]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch TMR_dout_reg[29]_LDC cannot be properly analyzed as its control pin TMR_dout_reg[29]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch TMR_dout_reg[2]_LDC cannot be properly analyzed as its control pin TMR_dout_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch TMR_dout_reg[30]_LDC cannot be properly analyzed as its control pin TMR_dout_reg[30]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch TMR_dout_reg[31]_LDC cannot be properly analyzed as its control pin TMR_dout_reg[31]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch TMR_dout_reg[3]_LDC cannot be properly analyzed as its control pin TMR_dout_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch TMR_dout_reg[4]_LDC cannot be properly analyzed as its control pin TMR_dout_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch TMR_dout_reg[5]_LDC cannot be properly analyzed as its control pin TMR_dout_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch TMR_dout_reg[6]_LDC cannot be properly analyzed as its control pin TMR_dout_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch TMR_dout_reg[7]_LDC cannot be properly analyzed as its control pin TMR_dout_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch TMR_dout_reg[8]_LDC cannot be properly analyzed as its control pin TMR_dout_reg[8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch TMR_dout_reg[9]_LDC cannot be properly analyzed as its control pin TMR_dout_reg[9]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch dout_reg[0] cannot be properly analyzed as its control pin dout_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch dout_reg[10] cannot be properly analyzed as its control pin dout_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch dout_reg[11] cannot be properly analyzed as its control pin dout_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch dout_reg[12] cannot be properly analyzed as its control pin dout_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch dout_reg[13] cannot be properly analyzed as its control pin dout_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#38 Warning
Non-clocked latch  
The latch dout_reg[14] cannot be properly analyzed as its control pin dout_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#39 Warning
Non-clocked latch  
The latch dout_reg[15] cannot be properly analyzed as its control pin dout_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#40 Warning
Non-clocked latch  
The latch dout_reg[16] cannot be properly analyzed as its control pin dout_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#41 Warning
Non-clocked latch  
The latch dout_reg[17] cannot be properly analyzed as its control pin dout_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#42 Warning
Non-clocked latch  
The latch dout_reg[18] cannot be properly analyzed as its control pin dout_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#43 Warning
Non-clocked latch  
The latch dout_reg[19] cannot be properly analyzed as its control pin dout_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#44 Warning
Non-clocked latch  
The latch dout_reg[1] cannot be properly analyzed as its control pin dout_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#45 Warning
Non-clocked latch  
The latch dout_reg[20] cannot be properly analyzed as its control pin dout_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#46 Warning
Non-clocked latch  
The latch dout_reg[21] cannot be properly analyzed as its control pin dout_reg[21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#47 Warning
Non-clocked latch  
The latch dout_reg[22] cannot be properly analyzed as its control pin dout_reg[22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#48 Warning
Non-clocked latch  
The latch dout_reg[23] cannot be properly analyzed as its control pin dout_reg[23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#49 Warning
Non-clocked latch  
The latch dout_reg[24] cannot be properly analyzed as its control pin dout_reg[24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#50 Warning
Non-clocked latch  
The latch dout_reg[25] cannot be properly analyzed as its control pin dout_reg[25]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#51 Warning
Non-clocked latch  
The latch dout_reg[26] cannot be properly analyzed as its control pin dout_reg[26]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#52 Warning
Non-clocked latch  
The latch dout_reg[27] cannot be properly analyzed as its control pin dout_reg[27]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#53 Warning
Non-clocked latch  
The latch dout_reg[28] cannot be properly analyzed as its control pin dout_reg[28]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#54 Warning
Non-clocked latch  
The latch dout_reg[29] cannot be properly analyzed as its control pin dout_reg[29]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#55 Warning
Non-clocked latch  
The latch dout_reg[2] cannot be properly analyzed as its control pin dout_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#56 Warning
Non-clocked latch  
The latch dout_reg[30] cannot be properly analyzed as its control pin dout_reg[30]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#57 Warning
Non-clocked latch  
The latch dout_reg[31] cannot be properly analyzed as its control pin dout_reg[31]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#58 Warning
Non-clocked latch  
The latch dout_reg[3] cannot be properly analyzed as its control pin dout_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#59 Warning
Non-clocked latch  
The latch dout_reg[4] cannot be properly analyzed as its control pin dout_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#60 Warning
Non-clocked latch  
The latch dout_reg[5] cannot be properly analyzed as its control pin dout_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#61 Warning
Non-clocked latch  
The latch dout_reg[6] cannot be properly analyzed as its control pin dout_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#62 Warning
Non-clocked latch  
The latch dout_reg[7] cannot be properly analyzed as its control pin dout_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#63 Warning
Non-clocked latch  
The latch dout_reg[8] cannot be properly analyzed as its control pin dout_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#64 Warning
Non-clocked latch  
The latch dout_reg[9] cannot be properly analyzed as its control pin dout_reg[9]/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 64 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


