// Seed: 1542739002
module module_0 (
    input  uwire id_0,
    output tri1  id_1
);
  wire id_3;
endmodule
module module_1 (
    output logic id_0,
    input tri id_1,
    output wire id_2,
    input supply1 id_3,
    input supply0 id_4,
    input supply1 id_5,
    output supply1 id_6,
    output wire id_7,
    input tri1 id_8,
    output supply1 id_9,
    input wand id_10,
    input tri id_11,
    output tri0 id_12,
    input uwire id_13,
    output wor id_14,
    output tri1 id_15,
    output tri id_16,
    input uwire id_17,
    output wand id_18
);
  wire id_20;
  wire id_21;
  initial begin
    id_0 <= 1;
  end
  module_0(
      id_17, id_15
  );
  wire id_22;
  wire id_23;
  always @(posedge 1) #1;
endmodule
