\doxysection{Peripheral\+\_\+registers\+\_\+structures}
\label{group___peripheral__registers__structures}\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \textbf{ ADC\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Analog to Digital Converter. \end{DoxyCompactList}\item 
struct \textbf{ ADC\+\_\+\+Common\+\_\+\+Type\+Def}
\item 
struct \textbf{ FDCAN\+\_\+\+Global\+Type\+Def}
\begin{DoxyCompactList}\small\item\em FD Controller Area Network. \end{DoxyCompactList}\item 
struct \textbf{ FDCAN\+\_\+\+Config\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em FD Controller Area Network Configuration. \end{DoxyCompactList}\item 
struct \textbf{ COMP\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Comparator. \end{DoxyCompactList}\item 
struct \textbf{ CRC\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em CRC calculation unit. \end{DoxyCompactList}\item 
struct \textbf{ CRS\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Clock Recovery System. \end{DoxyCompactList}\item 
struct \textbf{ DAC\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Digital to Analog Converter. \end{DoxyCompactList}\item 
struct \textbf{ DBGMCU\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Debug MCU. \end{DoxyCompactList}\item 
struct \textbf{ DMA\+\_\+\+Channel\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em DMA Controller. \end{DoxyCompactList}\item 
struct \textbf{ DMA\+\_\+\+Type\+Def}
\item 
struct \textbf{ DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em DMA Multiplexer. \end{DoxyCompactList}\item 
struct \textbf{ DMAMUX\+\_\+\+Channel\+Status\+\_\+\+Type\+Def}
\item 
struct \textbf{ DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}
\item 
struct \textbf{ DMAMUX\+\_\+\+Request\+Gen\+Status\+\_\+\+Type\+Def}
\item 
struct \textbf{ EXTI\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em External Interrupt/\+Event Controller. \end{DoxyCompactList}\item 
struct \textbf{ FLASH\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em FLASH Registers. \end{DoxyCompactList}\item 
struct \textbf{ FMAC\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em FMAC. \end{DoxyCompactList}\item 
struct \textbf{ FMC\+\_\+\+Bank1\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Flexible Memory Controller. \end{DoxyCompactList}\item 
struct \textbf{ FMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Flexible Memory Controller Bank1E. \end{DoxyCompactList}\item 
struct \textbf{ FMC\+\_\+\+Bank3\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Flexible Memory Controller Bank3. \end{DoxyCompactList}\item 
struct \textbf{ GPIO\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em General Purpose I/O. \end{DoxyCompactList}\item 
struct \textbf{ I2\+C\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Inter-\/integrated Circuit Interface. \end{DoxyCompactList}\item 
struct \textbf{ IWDG\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Independent WATCHDOG. \end{DoxyCompactList}\item 
struct \textbf{ LPTIM\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em LPTIMER. \end{DoxyCompactList}\item 
struct \textbf{ OPAMP\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Operational Amplifier (OPAMP) \end{DoxyCompactList}\item 
struct \textbf{ PWR\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Power Control. \end{DoxyCompactList}\item 
struct \textbf{ QUADSPI\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em QUAD Serial Peripheral Interface. \end{DoxyCompactList}\item 
struct \textbf{ RCC\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Reset and Clock Control. \end{DoxyCompactList}\item 
struct \textbf{ RTC\+\_\+\+Type\+Def}
\item 
struct \textbf{ TAMP\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Tamper and backup registers. \end{DoxyCompactList}\item 
struct \textbf{ SAI\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Serial Audio Interface. \end{DoxyCompactList}\item 
struct \textbf{ SAI\+\_\+\+Block\+\_\+\+Type\+Def}
\item 
struct \textbf{ SPI\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Serial Peripheral Interface. \end{DoxyCompactList}\item 
struct \textbf{ SYSCFG\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em System configuration controller. \end{DoxyCompactList}\item 
struct \textbf{ TIM\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em TIM. \end{DoxyCompactList}\item 
struct \textbf{ USART\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Universal Synchronous Asynchronous Receiver Transmitter. \end{DoxyCompactList}\item 
struct \textbf{ USB\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Universal Serial Bus Full Speed Device. \end{DoxyCompactList}\item 
struct \textbf{ VREFBUF\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em VREFBUF. \end{DoxyCompactList}\item 
struct \textbf{ WWDG\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em Window WATCHDOG. \end{DoxyCompactList}\item 
struct \textbf{ RNG\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em RNG. \end{DoxyCompactList}\item 
struct \textbf{ CORDIC\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em CORDIC. \end{DoxyCompactList}\item 
struct \textbf{ UCPD\+\_\+\+Type\+Def}
\begin{DoxyCompactList}\small\item\em UCPD. \end{DoxyCompactList}\item 
struct \textbf{ HRTIM\+\_\+\+Master\+\_\+\+Type\+Def}
\item 
struct \textbf{ HRTIM\+\_\+\+Timerx\+\_\+\+Type\+Def}
\item 
struct \textbf{ HRTIM\+\_\+\+Common\+\_\+\+Type\+Def}
\item 
struct \textbf{ HRTIM\+\_\+\+Type\+Def}
\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ RTC\+\_\+\+TAMP\+\_\+\+INT\+\_\+6\+\_\+\+SUPPORT}
\begin{DoxyCompactList}\small\item\em Real-\/\+Time Clock. \end{DoxyCompactList}\item 
\#define \textbf{ RTC\+\_\+\+TAMP\+\_\+\+INT\+\_\+\+NB}~4u
\item 
\#define \textbf{ RTC\+\_\+\+TAMP\+\_\+\+NB}~3u
\item 
\#define \textbf{ RTC\+\_\+\+BACKUP\+\_\+\+NB}~32u
\item 
\#define \textbf{ c7amba\+\_\+hrtim1\+\_\+v2\+\_\+0}
\begin{DoxyCompactList}\small\item\em High resolution Timer (HRTIM) \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\label{group___peripheral__registers__structures_ga201501c47567e8286fad934d4d0c71a7}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!c7amba\_hrtim1\_v2\_0@{c7amba\_hrtim1\_v2\_0}}
\index{c7amba\_hrtim1\_v2\_0@{c7amba\_hrtim1\_v2\_0}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{c7amba\_hrtim1\_v2\_0}
{\footnotesize\ttfamily \#define c7amba\+\_\+hrtim1\+\_\+v2\+\_\+0}



High resolution Timer (HRTIM) 



Definition at line \textbf{ 1022} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__registers__structures_gad20e9db91e94c57a943054850e29af8c}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!RTC\_BACKUP\_NB@{RTC\_BACKUP\_NB}}
\index{RTC\_BACKUP\_NB@{RTC\_BACKUP\_NB}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{RTC\_BACKUP\_NB}
{\footnotesize\ttfamily \#define RTC\+\_\+\+BACKUP\+\_\+\+NB~32u}



Definition at line \textbf{ 718} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__registers__structures_gaedd178daad5b492a1779b11c5ebeaa9a}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!RTC\_TAMP\_INT\_6\_SUPPORT@{RTC\_TAMP\_INT\_6\_SUPPORT}}
\index{RTC\_TAMP\_INT\_6\_SUPPORT@{RTC\_TAMP\_INT\_6\_SUPPORT}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{RTC\_TAMP\_INT\_6\_SUPPORT}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TAMP\+\_\+\+INT\+\_\+6\+\_\+\+SUPPORT}



Real-\/\+Time Clock. 



Definition at line \textbf{ 714} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__registers__structures_ga010cf4b8ad8231efe3941d24a6993fca}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!RTC\_TAMP\_INT\_NB@{RTC\_TAMP\_INT\_NB}}
\index{RTC\_TAMP\_INT\_NB@{RTC\_TAMP\_INT\_NB}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{RTC\_TAMP\_INT\_NB}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TAMP\+\_\+\+INT\+\_\+\+NB~4u}



Definition at line \textbf{ 715} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{group___peripheral__registers__structures_ga7a292396d5855d39672fe4aec8d58c6b}} 
\index{Peripheral\_registers\_structures@{Peripheral\_registers\_structures}!RTC\_TAMP\_NB@{RTC\_TAMP\_NB}}
\index{RTC\_TAMP\_NB@{RTC\_TAMP\_NB}!Peripheral\_registers\_structures@{Peripheral\_registers\_structures}}
\doxysubsubsection{RTC\_TAMP\_NB}
{\footnotesize\ttfamily \#define RTC\+\_\+\+TAMP\+\_\+\+NB~3u}



Definition at line \textbf{ 717} of file \textbf{ stm32g474xx.\+h}.

