Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Thu Oct 12 16:16:41 2017
| Host         : hallertau.andrew.cmu.edu running 64-bit Red Hat Enterprise Linux Server release 7.4 (Maipo)
| Command      : report_control_sets -verbose -file base_mb_wrapper_control_sets_placed.rpt
| Design       : base_mb_wrapper
| Device       : xc7vx485t
-------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   106 |
| Unused register locations in slices containing registers |   360 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             222 |           93 |
| No           | No                    | Yes                    |              29 |            6 |
| No           | Yes                   | No                     |             279 |           98 |
| Yes          | No                    | No                     |             223 |           74 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |             552 |          180 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                        Clock Signal                        |                                                                                             Enable Signal                                                                                             |                                                                              Set/Reset Signal                                                                              | Slice Load Count | Bel Load Count |
+------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                     | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_rst                                                      |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                       | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.New_Carry_MUXCY/Using_FPGA.Native_0                                                              |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                       | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MSR_Rst                                                                                                     |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                       | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__108_n_0  |                1 |              1 |
|  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                       | base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_reset                                                                                                                    |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                       | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__107_n_0        |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                       | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__65_n_0 |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                       | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/capture_1                                                               |                1 |              1 |
| ~base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                       | base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                        |                1 |              1 |
|  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                     | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_rst                                                     |                1 |              1 |
|  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                     | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg_n_0                               |                1 |              1 |
|  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                     | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg_n_0                                               |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MTSMSR_Write                                                                                                                           | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |                1 |              1 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/axi_iic_1/U0/X_IIC/WRITE_FIFO_I/p_3_in                                                                                                                                                      | base_mb_i/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                   |                1 |              1 |
| ~base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                      | base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                          |                1 |              1 |
|  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En                                                                                     | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear                                                       |                1 |              2 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/axi_iic_1/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                     |                                                                                                                                                                            |                1 |              2 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/OF_PipeRun                                                                                               | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |                1 |              3 |
|  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                       |                                                                                                                                                                            |                2 |              3 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                 | base_mb_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                         |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/FSM_sequential_scl_state[3]_i_2_n_0                                                                                                                        | base_mb_i/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                         |                4 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                       | base_mb_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                           |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__1_n_0                                                                                                                                 | base_mb_i/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                         |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/axi_iic_1/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists                                                                                                                                              | base_mb_i/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                   |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                             | base_mb_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                            |                1 |              4 |
|  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | base_mb_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                | base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                    |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/axi_iic_1/U0/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[0].FDRE_I_0                                                                                                                              | base_mb_i/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                   |                1 |              4 |
|  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                     |                                                                                                                                                                            |                2 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                   |                                                                                                                                                                            |                2 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                   | base_mb_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                              |                2 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                       | base_mb_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                      |                1 |              4 |
| ~base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         |                                                                                                                                                                                                       | base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                    |                1 |              4 |
|  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | base_mb_i/mdm_1/U0/MDM_Core_I1/p_0_out                                                                                                                                                                | base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                    |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                       | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/R                                                                              |                2 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/axi_iic_1/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                               | base_mb_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                            |                1 |              4 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                       | base_mb_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                            |                2 |              5 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                            | base_mb_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                            |                1 |              5 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                        | base_mb_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                      |                1 |              6 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                       | base_mb_i/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                   |                3 |              6 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                       | base_mb_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                 |                1 |              6 |
|  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.sample_1_reg[10][0]                                                                                       |                                                                                                                                                                            |                1 |              6 |
|  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                |                                                                                                                                                                            |                1 |              6 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                       | base_mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                        |                2 |              6 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                       | base_mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                        |                3 |              6 |
|  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.count_reg[5]_0[0]                                                                                                                     |                                                                                                                                                                            |                2 |              6 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                             | base_mb_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                            |                2 |              7 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                       | base_mb_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                        |                5 |              7 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/BITCNT/E[0]                                                                                                                                                | base_mb_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/state0                                                                                                                          |                2 |              7 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                              | base_mb_i/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                         |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                | base_mb_i/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                         |                1 |              8 |
|  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc |                                                                                                                                                                            |                7 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                            | base_mb_i/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                         |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/axi_iic_1/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                       | base_mb_i/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                   |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                      | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/Using_FPGA.Native_0                                                            |                2 |              8 |
|  base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1_reg[7]_0[0]                                                                                                                   |                                                                                                                                                                            |                1 |              8 |
|  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                            |                                                                                                                                                                            |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/axi_iic_1/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                          |                                                                                                                                                                            |                1 |              8 |
| ~base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE         | base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                            |                                                                                                                                                                            |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/axi_iic_1/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                           |                                                                                                                                                                            |                1 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                        | base_mb_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                            |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                      |                                                                                                                                                                            |                1 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                          | base_mb_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                         |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                            |                                                                                                                                                                            |                1 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                       | base_mb_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLOUT_ND.READ_REG_GEN[0].GPIO_DBus_i_reg[24]                                                |                1 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                       | base_mb_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                         |                4 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[7]_i_1_n_0                                                                                                                   | base_mb_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                              |                2 |              8 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                             | base_mb_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                            |                4 |             10 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                              | base_mb_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                        |                5 |             10 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                   | base_mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                            |                3 |             10 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                             | base_mb_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                            |                4 |             10 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                             | base_mb_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                            |                4 |             10 |
|  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | base_mb_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                    |                                                                                                                                                                            |                4 |             10 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                             | base_mb_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                            |                3 |             10 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                             | base_mb_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                            |                3 |             10 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                             | base_mb_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                            |                5 |             10 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1_n_0                                                                                                                                    | base_mb_i/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                         |                2 |             10 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                             | base_mb_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                            |                3 |             10 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/axi_iic_1/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1__0_n_0                                                                                                                              | base_mb_i/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                         |                2 |             10 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                             | base_mb_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                            |                5 |             10 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                            |                                                                                                                                                                            |                4 |             11 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                      | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |                4 |             11 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                         | base_mb_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                        |                3 |             11 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                           |                                                                                                                                                                            |                6 |             12 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                       | base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                               |                6 |             13 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                             | base_mb_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                              |                3 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[0].SRL16E_I/E[0]                                                                                    | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |                5 |             16 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                       | base_mb_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                              |                5 |             19 |
|  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                       | base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                                                            |                3 |             23 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                | base_mb_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                        |                8 |             24 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                       | base_mb_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                            |                8 |             25 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                     | base_mb_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                               |                9 |             26 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/PC_Write                                                                                                  | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               13 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/OF_PipeRun                                                                                               |                                                                                                                                                                            |                8 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                      |                                                                                                                                                                            |               16 |             32 |
|  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK                                                                                  |                                                                                                                                                                            |                8 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/data_rd_reg_reg[0]                                       | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               12 |             32 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                       | base_mb_i/axi_iic_1/U0/X_IIC/REG_INTERFACE_I/SR[0]                                                                                                                         |               15 |             40 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                       | base_mb_i/axi_iic_1/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                            |               12 |             42 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/new_request                                                                                                 | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               16 |             44 |
|  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 | base_mb_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Capture_0                                                                                                                                                       |                                                                                                                                                                            |               16 |             46 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.clean_iReady_MuxCY/IReady                                                                                                   |                                                                                                                                                                            |               17 |             64 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                       | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               22 |             71 |
|  base_mb_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_31 |                                                                                                                                                                                                       |                                                                                                                                                                            |               32 |             80 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                      | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               27 |             93 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         | base_mb_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Reg_Write                                                  |                                                                                                                                                                            |               32 |            128 |
|  base_mb_i/clk_wiz_1/inst/clk_out1                         |                                                                                                                                                                                                       |                                                                                                                                                                            |               64 |            154 |
+------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    15 |
| 2      |                     2 |
| 3      |                     2 |
| 4      |                    16 |
| 5      |                     2 |
| 6      |                     8 |
| 7      |                     3 |
| 8      |                    18 |
| 10     |                    13 |
| 11     |                     3 |
| 12     |                     1 |
| 13     |                     1 |
| 16+    |                    22 |
+--------+-----------------------+


