
## GENEYS2 1-Lane CHS-ARA by mp/chs-ara
Bit-1:	<cheshire_top_xilinx_v1_genesys2.bit>
BOARD:	GENESYS2
PROJECT: CHESHIRE-ARA
FORK: MP-17
BRANCH: mp/chs-ara
CONFIG: unsupported 1-Lane (128 VLEN)
MODS: bug fixes, vga BW, dispatcheer-illegal-cast-4 lines and 1-Lane fixes
NOTES:  Try with mp-17 or MaistoV fork images. Prints no UART-but CHECK

## VCU128 default, all clean bit by mp-17
Bit-2:	<filename.bit>
BOARD:
PROJECT:
FORK:
BRANCH:
CONFIG:
MODS:
NOTES:

## VCU128 default, all clean bit by PR160
Bit-2:	<filename.bit>
BOARD:
PROJECT:
FORK:
BRANCH:
CONFIG:
MODS:
NOTES:

## VCU118 default, all clean bit, PR160, m.rostami-pull
Bit-2:	<filename.bit>
BOARD:
PROJECT:
FORK:
BRANCH:
CONFIG:
MODS:
NOTES:

## GENESYS2 mp-17 1-Lane, with UART-verbose bootrom
Bit-2:	<filename.bit>
BOARD:
PROJECT:
FORK:
BRANCH:
CONFIG:
MODS:
NOTES:
