

================================================================
== Vitis HLS Report for 'MatStream2AxiStream_2_s'
================================================================
* Date:           Sun Jul 21 20:36:52 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        xf_cv_subtract
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.609 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2073606|  2073606|  20.736 ms|  20.736 ms|  2073606|  2073606|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------+----------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+-----------------------------------------------+
        |                                                                    |                                                          |  Latency (cycles) |   Latency (absolute)  |      Interval     |                    Pipeline                   |
        |                              Instance                              |                          Module                          |   min   |   max   |    min    |    max    |   min   |   max   |                      Type                     |
        +--------------------------------------------------------------------+----------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+-----------------------------------------------+
        |grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_39  |MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol  |  2073604|  2073604|  20.736 ms|  20.736 ms|  2073601|  2073601|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +--------------------------------------------------------------------+----------------------------------------------------------+---------+---------+-----------+-----------+---------+---------+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     18|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     162|    581|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     65|    -|
|Register         |        -|    -|       5|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     167|    664|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------+----------------------------------------------------------+---------+----+-----+-----+-----+
    |                              Instance                              |                          Module                          | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------------------------------+----------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_39  |MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol  |        0|   0|  162|  581|    0|
    +--------------------------------------------------------------------+----------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                               |                                                          |        0|   0|  162|  581|    0|
    +--------------------------------------------------------------------+----------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |ap_block_state3       |       and|   0|  0|   2|           1|           1|
    |icmp_ln1340_fu_56_p2  |      icmp|   0|  0|  14|           6|           1|
    |ap_block_state1       |        or|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  18|           8|           3|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  20|          4|    1|          4|
    |ap_done              |   9|          2|    1|          2|
    |imgOutput_data_read  |   9|          2|    1|          2|
    |ldata_blk_n          |   9|          2|    1|          2|
    |ldata_din            |   9|          2|   32|         64|
    |ldata_write          |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                |  65|         14|   37|         76|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                       Name                                      | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                        |  3|   0|    3|          0|
    |ap_done_reg                                                                      |  1|   0|    1|          0|
    |grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_39_ap_start_reg  |  1|   0|    1|          0|
    +---------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                            |  5|   0|    5|          0|
    +---------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  MatStream2AxiStream<2>|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  MatStream2AxiStream<2>|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  MatStream2AxiStream<2>|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  MatStream2AxiStream<2>|  return value|
|ap_continue                    |   in|    1|  ap_ctrl_hs|  MatStream2AxiStream<2>|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  MatStream2AxiStream<2>|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  MatStream2AxiStream<2>|  return value|
|imgOutput_data_dout            |   in|   24|     ap_fifo|          imgOutput_data|       pointer|
|imgOutput_data_num_data_valid  |   in|    3|     ap_fifo|          imgOutput_data|       pointer|
|imgOutput_data_fifo_cap        |   in|    3|     ap_fifo|          imgOutput_data|       pointer|
|imgOutput_data_empty_n         |   in|    1|     ap_fifo|          imgOutput_data|       pointer|
|imgOutput_data_read            |  out|    1|     ap_fifo|          imgOutput_data|       pointer|
|ldata_din                      |  out|   32|     ap_fifo|                   ldata|       pointer|
|ldata_num_data_valid           |   in|    3|     ap_fifo|                   ldata|       pointer|
|ldata_fifo_cap                 |   in|    3|     ap_fifo|                   ldata|       pointer|
|ldata_full_n                   |   in|    1|     ap_fifo|                   ldata|       pointer|
|ldata_write                    |  out|    1|     ap_fifo|                   ldata|       pointer|
+-------------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%filled_1_loc = alloca i64 1"   --->   Operation 4 'alloca' 'filled_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%localbuffer_1_loc = alloca i64 1"   --->   Operation 5 'alloca' 'localbuffer_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 6 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [2/2] (0.00ns)   --->   "%call_ln0 = call void @MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol, i24 %imgOutput_data, i32 %ldata, i32 %localbuffer_1_loc, i6 %filled_1_loc"   --->   Operation 7 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 8 [1/2] (0.00ns)   --->   "%call_ln0 = call void @MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol, i24 %imgOutput_data, i32 %ldata, i32 %localbuffer_1_loc, i6 %filled_1_loc"   --->   Operation 8 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 5.45>
ST_3 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %imgOutput_data, void @empty_2, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ldata, void @empty_2, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%localbuffer_1_loc_load = load i32 %localbuffer_1_loc"   --->   Operation 11 'load' 'localbuffer_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%filled_1_loc_load = load i6 %filled_1_loc"   --->   Operation 12 'load' 'filled_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%empty_53 = wait i32 @_ssdm_op_Wait"   --->   Operation 13 'wait' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (1.82ns)   --->   "%icmp_ln1340 = icmp_eq  i6 %filled_1_loc_load, i6 0" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1340]   --->   Operation 14 'icmp' 'icmp_ln1340' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln1340 = br i1 %icmp_ln1340, void %if.then40, void %if.end41" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1340]   --->   Operation 15 'br' 'br_ln1340' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (3.63ns)   --->   "%write_ln1341 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %ldata, i32 %localbuffer_1_loc_load" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1341]   --->   Operation 16 'write' 'write_ln1341' <Predicate = (!icmp_ln1340)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln1342 = br void %if.end41" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1342]   --->   Operation 17 'br' 'br_ln1342' <Predicate = (!icmp_ln1340)> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%ret_ln1343 = ret" [D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1343]   --->   Operation 18 'ret' 'ret_ln1343' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ imgOutput_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ldata]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
filled_1_loc           (alloca       ) [ 0111]
localbuffer_1_loc      (alloca       ) [ 0111]
empty                  (wait         ) [ 0000]
call_ln0               (call         ) [ 0000]
specinterface_ln0      (specinterface) [ 0000]
specinterface_ln0      (specinterface) [ 0000]
localbuffer_1_loc_load (load         ) [ 0000]
filled_1_loc_load      (load         ) [ 0000]
empty_53               (wait         ) [ 0000]
icmp_ln1340            (icmp         ) [ 0001]
br_ln1340              (br           ) [ 0000]
write_ln1341           (write        ) [ 0000]
br_ln1342              (br           ) [ 0000]
ret_ln1343             (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="imgOutput_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgOutput_data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ldata">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ldata"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="24" class="1004" name="filled_1_loc_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="1" slack="0"/>
<pin id="26" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="filled_1_loc/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="localbuffer_1_loc_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="1" slack="0"/>
<pin id="30" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="localbuffer_1_loc/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="write_ln1341_write_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="0" slack="0"/>
<pin id="34" dir="0" index="1" bw="32" slack="0"/>
<pin id="35" dir="0" index="2" bw="32" slack="0"/>
<pin id="36" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1341/3 "/>
</bind>
</comp>

<comp id="39" class="1004" name="grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_39">
<pin_list>
<pin id="40" dir="0" index="0" bw="0" slack="0"/>
<pin id="41" dir="0" index="1" bw="24" slack="0"/>
<pin id="42" dir="0" index="2" bw="32" slack="0"/>
<pin id="43" dir="0" index="3" bw="32" slack="0"/>
<pin id="44" dir="0" index="4" bw="6" slack="0"/>
<pin id="45" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="49" class="1004" name="localbuffer_1_loc_load_load_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="32" slack="2"/>
<pin id="51" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="localbuffer_1_loc_load/3 "/>
</bind>
</comp>

<comp id="53" class="1004" name="filled_1_loc_load_load_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="6" slack="2"/>
<pin id="55" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filled_1_loc_load/3 "/>
</bind>
</comp>

<comp id="56" class="1004" name="icmp_ln1340_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="6" slack="0"/>
<pin id="58" dir="0" index="1" bw="6" slack="0"/>
<pin id="59" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1340/3 "/>
</bind>
</comp>

<comp id="62" class="1005" name="filled_1_loc_reg_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="6" slack="0"/>
<pin id="64" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="filled_1_loc "/>
</bind>
</comp>

<comp id="68" class="1005" name="localbuffer_1_loc_reg_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="localbuffer_1_loc "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="27"><net_src comp="4" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="31"><net_src comp="4" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="37"><net_src comp="22" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="38"><net_src comp="2" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="46"><net_src comp="8" pin="0"/><net_sink comp="39" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="39" pin=1"/></net>

<net id="48"><net_src comp="2" pin="0"/><net_sink comp="39" pin=2"/></net>

<net id="52"><net_src comp="49" pin="1"/><net_sink comp="32" pin=2"/></net>

<net id="60"><net_src comp="53" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="20" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="65"><net_src comp="24" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="66"><net_src comp="62" pin="1"/><net_sink comp="39" pin=4"/></net>

<net id="67"><net_src comp="62" pin="1"/><net_sink comp="53" pin=0"/></net>

<net id="71"><net_src comp="28" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="72"><net_src comp="68" pin="1"/><net_sink comp="39" pin=3"/></net>

<net id="73"><net_src comp="68" pin="1"/><net_sink comp="49" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: imgOutput_data | {}
	Port: ldata | {1 2 3 }
 - Input state : 
	Port: MatStream2AxiStream<2> : imgOutput_data | {1 2 }
	Port: MatStream2AxiStream<2> : ldata | {}
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
		icmp_ln1340 : 1
		br_ln1340 : 2
		write_ln1341 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------------------|---------|---------|
| Operation|                           Functional Unit                          |    FF   |   LUT   |
|----------|--------------------------------------------------------------------|---------|---------|
|   call   | grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_39 |   162   |   388   |
|----------|--------------------------------------------------------------------|---------|---------|
|   icmp   |                          icmp_ln1340_fu_56                         |    0    |    14   |
|----------|--------------------------------------------------------------------|---------|---------|
|   write  |                      write_ln1341_write_fu_32                      |    0    |    0    |
|----------|--------------------------------------------------------------------|---------|---------|
|   Total  |                                                                    |   162   |   402   |
|----------|--------------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   filled_1_loc_reg_62  |    6   |
|localbuffer_1_loc_reg_68|   32   |
+------------------------+--------+
|          Total         |   38   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   162  |   402  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   38   |    -   |
+-----------+--------+--------+
|   Total   |   200  |   402  |
+-----------+--------+--------+
