
*** Running vivado
    with args -log e1_Count_consec_ones.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source e1_Count_consec_ones.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source e1_Count_consec_ones.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 319.508 ; gain = 75.840
Command: synth_design -top e1_Count_consec_ones -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 108 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 430.637 ; gain = 98.250
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'e1_Count_consec_ones' [D:/aulas/cr/projects/p04/p04.srcs/sources_1/new/e1_Count_consec_ones.vhd:15]
WARNING: [Synth 8-614] signal 'vector' is read in the process but is not in the sensitivity list [D:/aulas/cr/projects/p04/p04.srcs/sources_1/new/e1_Count_consec_ones.vhd:32]
WARNING: [Synth 8-614] signal 'n_max' is read in the process but is not in the sensitivity list [D:/aulas/cr/projects/p04/p04.srcs/sources_1/new/e1_Count_consec_ones.vhd:32]
WARNING: [Synth 8-614] signal 'max' is read in the process but is not in the sensitivity list [D:/aulas/cr/projects/p04/p04.srcs/sources_1/new/e1_Count_consec_ones.vhd:32]
WARNING: [Synth 8-3848] Net idx in module/entity e1_Count_consec_ones does not have driver. [D:/aulas/cr/projects/p04/p04.srcs/sources_1/new/e1_Count_consec_ones.vhd:19]
WARNING: [Synth 8-3848] Net seg in module/entity e1_Count_consec_ones does not have driver. [D:/aulas/cr/projects/p04/p04.srcs/sources_1/new/e1_Count_consec_ones.vhd:10]
WARNING: [Synth 8-3848] Net an in module/entity e1_Count_consec_ones does not have driver. [D:/aulas/cr/projects/p04/p04.srcs/sources_1/new/e1_Count_consec_ones.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'e1_Count_consec_ones' (1#1) [D:/aulas/cr/projects/p04/p04.srcs/sources_1/new/e1_Count_consec_ones.vhd:15]
WARNING: [Synth 8-3331] design e1_Count_consec_ones has unconnected port seg[6]
WARNING: [Synth 8-3331] design e1_Count_consec_ones has unconnected port seg[5]
WARNING: [Synth 8-3331] design e1_Count_consec_ones has unconnected port seg[4]
WARNING: [Synth 8-3331] design e1_Count_consec_ones has unconnected port seg[3]
WARNING: [Synth 8-3331] design e1_Count_consec_ones has unconnected port seg[2]
WARNING: [Synth 8-3331] design e1_Count_consec_ones has unconnected port seg[1]
WARNING: [Synth 8-3331] design e1_Count_consec_ones has unconnected port seg[0]
WARNING: [Synth 8-3331] design e1_Count_consec_ones has unconnected port an[7]
WARNING: [Synth 8-3331] design e1_Count_consec_ones has unconnected port an[6]
WARNING: [Synth 8-3331] design e1_Count_consec_ones has unconnected port an[5]
WARNING: [Synth 8-3331] design e1_Count_consec_ones has unconnected port an[4]
WARNING: [Synth 8-3331] design e1_Count_consec_ones has unconnected port an[3]
WARNING: [Synth 8-3331] design e1_Count_consec_ones has unconnected port an[2]
WARNING: [Synth 8-3331] design e1_Count_consec_ones has unconnected port an[1]
WARNING: [Synth 8-3331] design e1_Count_consec_ones has unconnected port an[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 487.121 ; gain = 154.734
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 487.121 ; gain = 154.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 487.121 ; gain = 154.734
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/aulas/cr/projects/p04/p04.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc]
Finished Parsing XDC File [D:/aulas/cr/projects/p04/p04.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 792.949 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 792.949 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.124 . Memory (MB): peak = 794.281 ; gain = 1.332
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 794.281 ; gain = 461.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 794.281 ; gain = 461.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 794.281 ; gain = 461.895
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'e1_Count_consec_ones'
INFO: [Synth 8-5545] ROM "n_max" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "max" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vector" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "NS" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "NS" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NS" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'led_reg' [D:/aulas/cr/projects/p04/p04.srcs/sources_1/new/e1_Count_consec_ones.vhd:69]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_NS_reg' [D:/aulas/cr/projects/p04/p04.srcs/sources_1/new/e1_Count_consec_ones.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_NS_reg' [D:/aulas/cr/projects/p04/p04.srcs/sources_1/new/e1_Count_consec_ones.vhd:27]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                               00 |                               00
                checking |                               01 |                               01
                    ones |                               10 |                               10
                  finish |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'sequential' in module 'e1_Count_consec_ones'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_NS_reg' [D:/aulas/cr/projects/p04/p04.srcs/sources_1/new/e1_Count_consec_ones.vhd:27]
WARNING: [Synth 8-327] inferring latch for variable 'max_reg' [D:/aulas/cr/projects/p04/p04.srcs/sources_1/new/e1_Count_consec_ones.vhd:60]
WARNING: [Synth 8-327] inferring latch for variable 'vector_reg' [D:/aulas/cr/projects/p04/p04.srcs/sources_1/new/e1_Count_consec_ones.vhd:37]
WARNING: [Synth 8-327] inferring latch for variable 'n_max_reg' [D:/aulas/cr/projects/p04/p04.srcs/sources_1/new/e1_Count_consec_ones.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 794.281 ; gain = 461.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module e1_Count_consec_ones 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design e1_Count_consec_ones has unconnected port seg[6]
WARNING: [Synth 8-3331] design e1_Count_consec_ones has unconnected port seg[5]
WARNING: [Synth 8-3331] design e1_Count_consec_ones has unconnected port seg[4]
WARNING: [Synth 8-3331] design e1_Count_consec_ones has unconnected port seg[3]
WARNING: [Synth 8-3331] design e1_Count_consec_ones has unconnected port seg[2]
WARNING: [Synth 8-3331] design e1_Count_consec_ones has unconnected port seg[1]
WARNING: [Synth 8-3331] design e1_Count_consec_ones has unconnected port seg[0]
WARNING: [Synth 8-3331] design e1_Count_consec_ones has unconnected port an[7]
WARNING: [Synth 8-3331] design e1_Count_consec_ones has unconnected port an[6]
WARNING: [Synth 8-3331] design e1_Count_consec_ones has unconnected port an[5]
WARNING: [Synth 8-3331] design e1_Count_consec_ones has unconnected port an[4]
WARNING: [Synth 8-3331] design e1_Count_consec_ones has unconnected port an[3]
WARNING: [Synth 8-3331] design e1_Count_consec_ones has unconnected port an[2]
WARNING: [Synth 8-3331] design e1_Count_consec_ones has unconnected port an[1]
WARNING: [Synth 8-3331] design e1_Count_consec_ones has unconnected port an[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 794.281 ; gain = 461.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 820.816 ; gain = 488.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 820.965 ; gain = 488.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 831.262 ; gain = 498.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 831.262 ; gain = 498.875
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 831.262 ; gain = 498.875
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 831.262 ; gain = 498.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 831.262 ; gain = 498.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 831.262 ; gain = 498.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 831.262 ; gain = 498.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |    14|
|3     |LUT2   |    35|
|4     |LUT3   |     4|
|5     |LUT4   |    33|
|6     |LUT6   |     5|
|7     |FDRE   |     2|
|8     |LD     |    98|
|9     |IBUF   |    17|
|10    |OBUF   |    16|
|11    |OBUFT  |    15|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   242|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 831.262 ; gain = 498.875
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:32 . Memory (MB): peak = 831.262 ; gain = 191.715
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:44 . Memory (MB): peak = 831.262 ; gain = 498.875
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 112 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 842.762 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 98 instances were transformed.
  LD => LDCE: 98 instances

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 44 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:49 . Memory (MB): peak = 842.762 ; gain = 523.254
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 842.762 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/aulas/cr/projects/p04/p04.runs/synth_1/e1_Count_consec_ones.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file e1_Count_consec_ones_utilization_synth.rpt -pb e1_Count_consec_ones_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 25 23:49:14 2019...
