Reading timing models for corner nom_tt_025C_1v80…
Reading timing library for the 'nom_tt_025C_1v80' corner at '/root/eda/pdk/sky130B/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading macro netlist at '/root/eda/caravel_user_project_openlane_2/verilog/gl/TOP_digital.v'…
Reading top-level netlist at '/root/eda/caravel_user_project_openlane_2/openlane/user_project_wrapper/runs/23_10_12_11_54/02-yosys-synthesis/user_project_wrapper.nl.v'…
Linking design 'user_project_wrapper' from netlist…
Warning: /root/eda/caravel_user_project_openlane_2/verilog/gl/TOP_digital.v line 5741, module sky130_fd_sc_hd__tapvpwrvgnd_1 not found. Creating black box for TAP_644.
Warning: /root/eda/caravel_user_project_openlane_2/verilog/gl/TOP_digital.v line 32440, module sky130_ef_sc_hd__decap_12 not found. Creating black box for FILLER_0_0_3.
Warning: /root/eda/caravel_user_project_openlane_2/verilog/gl/TOP_digital.v line 32448, module sky130_fd_sc_hd__fill_1 not found. Creating black box for FILLER_0_0_27.
Warning: /root/eda/caravel_user_project_openlane_2/verilog/gl/TOP_digital.v line 32488, module sky130_fd_sc_hd__fill_2 not found. Creating black box for FILLER_0_0_110.
Reading design constraints file at '/root/eda/caravel_user_project_openlane_2/openlane/user_project_wrapper/base_user_project_wrapper.sdc'…
[INFO]: Creating clock {clk} for port wb_clk_i with period: 25
[INFO]: Setting clock uncertainity to: 0.25
[INFO]: Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO]: Setting maximum transition to: 1.5
[INFO]: Setting maximum fanout to: 10
[INFO]: Setting timing derate to: 0 %
[INFO]: Setting clock latency range: 4.65 : 5.57
[INFO]: Setting clock transition: 0.61
Reading 'TOP_digital' parasitics for the 'nom_tt_025C_1v80' corner at '/root/eda/caravel_user_project_openlane_2/spef/multicorner/user_proj_example.nom.spef'…
Error: corner.tcl line 44, path instance 'TOP_digital' not found.
