Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Mar 31 13:57:46 2020
| Host         : PC-2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Processor_Components_Top_timing_summary_routed.rpt -rpx Processor_Components_Top_timing_summary_routed.rpx
| Design       : Processor_Components_Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.211        0.000                      0                  293        0.120        0.000                      0                  293        4.500        0.000                       0                   192  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.211        0.000                      0                  293        0.120        0.000                      0                  293        4.500        0.000                       0                   192  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.211ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.211ns  (required time - arrival time)
  Source:                 regfile/reg_array_reg[7][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/reg_array_reg[6][7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.429ns  (logic 2.618ns (35.239%)  route 4.811ns (64.761%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.712     5.315    regfile/CLK
    SLICE_X3Y79          FDCE                                         r  regfile/reg_array_reg[7][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDCE (Prop_fdce_C_Q)         0.456     5.771 r  regfile/reg_array_reg[7][3]/Q
                         net (fo=2, routed)           1.317     7.088    regfile/reg_array_reg[7][3]
    SLICE_X7Y78          LUT6 (Prop_lut6_I0_O)        0.124     7.212 r  regfile/result0_carry_i_9/O
                         net (fo=3, routed)           1.123     8.335    regfile/result0_carry_i_9_n_0
    SLICE_X3Y76          LUT3 (Prop_lut3_I0_O)        0.154     8.489 r  regfile/result0_carry_i_17/O
                         net (fo=6, routed)           0.883     9.372    regfile/A[3]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.327     9.699 r  regfile/LED_OBUF[1]_inst_i_17/O
                         net (fo=1, routed)           0.000     9.699    regfile/LED_OBUF[1]_inst_i_17_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.100 r  regfile/LED_OBUF[1]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.100    regfile/LED_OBUF[1]_inst_i_4_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.413 r  regfile/LED_OBUF[1]_inst_i_3/O[3]
                         net (fo=1, routed)           0.307    10.720    regfile/data0[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I5_O)        0.306    11.026 r  regfile/LED_OBUF[0]_inst_i_11/O
                         net (fo=1, routed)           0.000    11.026    regfile/LED_OBUF[0]_inst_i_11_n_0
    SLICE_X5Y78          MUXF7 (Prop_muxf7_I0_O)      0.212    11.238 r  regfile/LED_OBUF[0]_inst_i_4/O
                         net (fo=3, routed)           0.602    11.840    db2/result__55[7]
    SLICE_X7Y78          LUT4 (Prop_lut4_I1_O)        0.325    12.165 r  db2/reg_array[1][7]_i_2/O
                         net (fo=8, routed)           0.579    12.744    regfile/D[7]
    SLICE_X7Y79          FDCE                                         r  regfile/reg_array_reg[6][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.592    15.015    regfile/CLK
    SLICE_X7Y79          FDCE                                         r  regfile/reg_array_reg[6][7]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X7Y79          FDCE (Setup_fdce_C_D)       -0.283    14.955    regfile/reg_array_reg[6][7]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                         -12.744    
  -------------------------------------------------------------------
                         slack                                  2.211    

Slack (MET) :             2.223ns  (required time - arrival time)
  Source:                 regfile/reg_array_reg[7][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/reg_array_reg[4][7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.470ns  (logic 2.618ns (35.048%)  route 4.852ns (64.952%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.712     5.315    regfile/CLK
    SLICE_X3Y79          FDCE                                         r  regfile/reg_array_reg[7][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDCE (Prop_fdce_C_Q)         0.456     5.771 r  regfile/reg_array_reg[7][3]/Q
                         net (fo=2, routed)           1.317     7.088    regfile/reg_array_reg[7][3]
    SLICE_X7Y78          LUT6 (Prop_lut6_I0_O)        0.124     7.212 r  regfile/result0_carry_i_9/O
                         net (fo=3, routed)           1.123     8.335    regfile/result0_carry_i_9_n_0
    SLICE_X3Y76          LUT3 (Prop_lut3_I0_O)        0.154     8.489 r  regfile/result0_carry_i_17/O
                         net (fo=6, routed)           0.883     9.372    regfile/A[3]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.327     9.699 r  regfile/LED_OBUF[1]_inst_i_17/O
                         net (fo=1, routed)           0.000     9.699    regfile/LED_OBUF[1]_inst_i_17_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.100 r  regfile/LED_OBUF[1]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.100    regfile/LED_OBUF[1]_inst_i_4_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.413 r  regfile/LED_OBUF[1]_inst_i_3/O[3]
                         net (fo=1, routed)           0.307    10.720    regfile/data0[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I5_O)        0.306    11.026 r  regfile/LED_OBUF[0]_inst_i_11/O
                         net (fo=1, routed)           0.000    11.026    regfile/LED_OBUF[0]_inst_i_11_n_0
    SLICE_X5Y78          MUXF7 (Prop_muxf7_I0_O)      0.212    11.238 r  regfile/LED_OBUF[0]_inst_i_4/O
                         net (fo=3, routed)           0.602    11.840    db2/result__55[7]
    SLICE_X7Y78          LUT4 (Prop_lut4_I1_O)        0.325    12.165 r  db2/reg_array[1][7]_i_2/O
                         net (fo=8, routed)           0.619    12.785    regfile/D[7]
    SLICE_X6Y78          FDCE                                         r  regfile/reg_array_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.591    15.014    regfile/CLK
    SLICE_X6Y78          FDCE                                         r  regfile/reg_array_reg[4][7]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X6Y78          FDCE (Setup_fdce_C_D)       -0.230    15.007    regfile/reg_array_reg[4][7]
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                         -12.785    
  -------------------------------------------------------------------
                         slack                                  2.223    

Slack (MET) :             2.225ns  (required time - arrival time)
  Source:                 regfile/reg_array_reg[7][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/reg_array_reg[7][7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.429ns  (logic 2.618ns (35.239%)  route 4.811ns (64.761%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.712     5.315    regfile/CLK
    SLICE_X3Y79          FDCE                                         r  regfile/reg_array_reg[7][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDCE (Prop_fdce_C_Q)         0.456     5.771 r  regfile/reg_array_reg[7][3]/Q
                         net (fo=2, routed)           1.317     7.088    regfile/reg_array_reg[7][3]
    SLICE_X7Y78          LUT6 (Prop_lut6_I0_O)        0.124     7.212 r  regfile/result0_carry_i_9/O
                         net (fo=3, routed)           1.123     8.335    regfile/result0_carry_i_9_n_0
    SLICE_X3Y76          LUT3 (Prop_lut3_I0_O)        0.154     8.489 r  regfile/result0_carry_i_17/O
                         net (fo=6, routed)           0.883     9.372    regfile/A[3]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.327     9.699 r  regfile/LED_OBUF[1]_inst_i_17/O
                         net (fo=1, routed)           0.000     9.699    regfile/LED_OBUF[1]_inst_i_17_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.100 r  regfile/LED_OBUF[1]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.100    regfile/LED_OBUF[1]_inst_i_4_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.413 r  regfile/LED_OBUF[1]_inst_i_3/O[3]
                         net (fo=1, routed)           0.307    10.720    regfile/data0[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I5_O)        0.306    11.026 r  regfile/LED_OBUF[0]_inst_i_11/O
                         net (fo=1, routed)           0.000    11.026    regfile/LED_OBUF[0]_inst_i_11_n_0
    SLICE_X5Y78          MUXF7 (Prop_muxf7_I0_O)      0.212    11.238 r  regfile/LED_OBUF[0]_inst_i_4/O
                         net (fo=3, routed)           0.602    11.840    db2/result__55[7]
    SLICE_X7Y78          LUT4 (Prop_lut4_I1_O)        0.325    12.165 r  db2/reg_array[1][7]_i_2/O
                         net (fo=8, routed)           0.579    12.744    regfile/D[7]
    SLICE_X7Y80          FDCE                                         r  regfile/reg_array_reg[7][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.592    15.015    regfile/CLK
    SLICE_X7Y80          FDCE                                         r  regfile/reg_array_reg[7][7]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X7Y80          FDCE (Setup_fdce_C_D)       -0.269    14.969    regfile/reg_array_reg[7][7]
  -------------------------------------------------------------------
                         required time                         14.969    
                         arrival time                         -12.744    
  -------------------------------------------------------------------
                         slack                                  2.225    

Slack (MET) :             2.239ns  (required time - arrival time)
  Source:                 regfile/reg_array_reg[7][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/reg_array_reg[0][7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.442ns  (logic 2.618ns (35.180%)  route 4.824ns (64.820%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.712     5.315    regfile/CLK
    SLICE_X3Y79          FDCE                                         r  regfile/reg_array_reg[7][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDCE (Prop_fdce_C_Q)         0.456     5.771 r  regfile/reg_array_reg[7][3]/Q
                         net (fo=2, routed)           1.317     7.088    regfile/reg_array_reg[7][3]
    SLICE_X7Y78          LUT6 (Prop_lut6_I0_O)        0.124     7.212 r  regfile/result0_carry_i_9/O
                         net (fo=3, routed)           1.123     8.335    regfile/result0_carry_i_9_n_0
    SLICE_X3Y76          LUT3 (Prop_lut3_I0_O)        0.154     8.489 r  regfile/result0_carry_i_17/O
                         net (fo=6, routed)           0.883     9.372    regfile/A[3]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.327     9.699 r  regfile/LED_OBUF[1]_inst_i_17/O
                         net (fo=1, routed)           0.000     9.699    regfile/LED_OBUF[1]_inst_i_17_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.100 r  regfile/LED_OBUF[1]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.100    regfile/LED_OBUF[1]_inst_i_4_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.413 r  regfile/LED_OBUF[1]_inst_i_3/O[3]
                         net (fo=1, routed)           0.307    10.720    regfile/data0[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I5_O)        0.306    11.026 r  regfile/LED_OBUF[0]_inst_i_11/O
                         net (fo=1, routed)           0.000    11.026    regfile/LED_OBUF[0]_inst_i_11_n_0
    SLICE_X5Y78          MUXF7 (Prop_muxf7_I0_O)      0.212    11.238 r  regfile/LED_OBUF[0]_inst_i_4/O
                         net (fo=3, routed)           0.602    11.840    db2/result__55[7]
    SLICE_X7Y78          LUT4 (Prop_lut4_I1_O)        0.325    12.165 r  db2/reg_array[1][7]_i_2/O
                         net (fo=8, routed)           0.591    12.756    regfile/D[7]
    SLICE_X3Y78          FDCE                                         r  regfile/reg_array_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.593    15.016    regfile/CLK
    SLICE_X3Y78          FDCE                                         r  regfile/reg_array_reg[0][7]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X3Y78          FDCE (Setup_fdce_C_D)       -0.260    14.995    regfile/reg_array_reg[0][7]
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                         -12.756    
  -------------------------------------------------------------------
                         slack                                  2.239    

Slack (MET) :             2.265ns  (required time - arrival time)
  Source:                 regfile/reg_array_reg[7][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/reg_array_reg[3][7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.398ns  (logic 2.618ns (35.388%)  route 4.780ns (64.612%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.712     5.315    regfile/CLK
    SLICE_X3Y79          FDCE                                         r  regfile/reg_array_reg[7][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDCE (Prop_fdce_C_Q)         0.456     5.771 r  regfile/reg_array_reg[7][3]/Q
                         net (fo=2, routed)           1.317     7.088    regfile/reg_array_reg[7][3]
    SLICE_X7Y78          LUT6 (Prop_lut6_I0_O)        0.124     7.212 r  regfile/result0_carry_i_9/O
                         net (fo=3, routed)           1.123     8.335    regfile/result0_carry_i_9_n_0
    SLICE_X3Y76          LUT3 (Prop_lut3_I0_O)        0.154     8.489 r  regfile/result0_carry_i_17/O
                         net (fo=6, routed)           0.883     9.372    regfile/A[3]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.327     9.699 r  regfile/LED_OBUF[1]_inst_i_17/O
                         net (fo=1, routed)           0.000     9.699    regfile/LED_OBUF[1]_inst_i_17_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.100 r  regfile/LED_OBUF[1]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.100    regfile/LED_OBUF[1]_inst_i_4_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.413 r  regfile/LED_OBUF[1]_inst_i_3/O[3]
                         net (fo=1, routed)           0.307    10.720    regfile/data0[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I5_O)        0.306    11.026 r  regfile/LED_OBUF[0]_inst_i_11/O
                         net (fo=1, routed)           0.000    11.026    regfile/LED_OBUF[0]_inst_i_11_n_0
    SLICE_X5Y78          MUXF7 (Prop_muxf7_I0_O)      0.212    11.238 r  regfile/LED_OBUF[0]_inst_i_4/O
                         net (fo=3, routed)           0.602    11.840    db2/result__55[7]
    SLICE_X7Y78          LUT4 (Prop_lut4_I1_O)        0.325    12.165 r  db2/reg_array[1][7]_i_2/O
                         net (fo=8, routed)           0.547    12.713    regfile/D[7]
    SLICE_X5Y78          FDCE                                         r  regfile/reg_array_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.591    15.014    regfile/CLK
    SLICE_X5Y78          FDCE                                         r  regfile/reg_array_reg[3][7]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X5Y78          FDCE (Setup_fdce_C_D)       -0.260    14.977    regfile/reg_array_reg[3][7]
  -------------------------------------------------------------------
                         required time                         14.977    
                         arrival time                         -12.713    
  -------------------------------------------------------------------
                         slack                                  2.265    

Slack (MET) :             2.272ns  (required time - arrival time)
  Source:                 regfile/reg_array_reg[7][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/reg_array_reg[2][4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.595ns  (logic 2.462ns (32.417%)  route 5.133ns (67.583%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.712     5.315    regfile/CLK
    SLICE_X3Y79          FDCE                                         r  regfile/reg_array_reg[7][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDCE (Prop_fdce_C_Q)         0.456     5.771 r  regfile/reg_array_reg[7][3]/Q
                         net (fo=2, routed)           1.317     7.088    regfile/reg_array_reg[7][3]
    SLICE_X7Y78          LUT6 (Prop_lut6_I0_O)        0.124     7.212 r  regfile/result0_carry_i_9/O
                         net (fo=3, routed)           1.123     8.335    regfile/result0_carry_i_9_n_0
    SLICE_X3Y76          LUT3 (Prop_lut3_I0_O)        0.154     8.489 r  regfile/result0_carry_i_17/O
                         net (fo=6, routed)           0.712     9.201    regfile/A[3]
    SLICE_X2Y76          LUT2 (Prop_lut2_I0_O)        0.327     9.528 r  regfile/result0_carry_i_5/O
                         net (fo=1, routed)           0.000     9.528    alu/S[3]
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.904 r  alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.904    alu/result0_carry_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.123 r  alu/result0_carry__0/O[0]
                         net (fo=1, routed)           0.710    10.833    regfile/data1[4]
    SLICE_X0Y78          LUT6 (Prop_lut6_I3_O)        0.295    11.128 r  regfile/LED_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.000    11.128    regfile/LED_OBUF[0]_inst_i_7_n_0
    SLICE_X0Y78          MUXF7 (Prop_muxf7_I0_O)      0.212    11.340 r  regfile/LED_OBUF[0]_inst_i_2/O
                         net (fo=3, routed)           0.472    11.812    db2/result__55[4]
    SLICE_X0Y78          LUT4 (Prop_lut4_I1_O)        0.299    12.111 r  db2/reg_array[1][4]_i_1/O
                         net (fo=8, routed)           0.798    12.910    regfile/D[4]
    SLICE_X3Y76          FDCE                                         r  regfile/reg_array_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.590    15.013    regfile/CLK
    SLICE_X3Y76          FDCE                                         r  regfile/reg_array_reg[2][4]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X3Y76          FDCE (Setup_fdce_C_D)       -0.071    15.181    regfile/reg_array_reg[2][4]
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                         -12.910    
  -------------------------------------------------------------------
                         slack                                  2.272    

Slack (MET) :             2.308ns  (required time - arrival time)
  Source:                 regfile/reg_array_reg[7][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/reg_array_reg[6][5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.544ns  (logic 2.577ns (34.159%)  route 4.967ns (65.841%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.712     5.315    regfile/CLK
    SLICE_X3Y79          FDCE                                         r  regfile/reg_array_reg[7][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDCE (Prop_fdce_C_Q)         0.456     5.771 r  regfile/reg_array_reg[7][3]/Q
                         net (fo=2, routed)           1.317     7.088    regfile/reg_array_reg[7][3]
    SLICE_X7Y78          LUT6 (Prop_lut6_I0_O)        0.124     7.212 r  regfile/result0_carry_i_9/O
                         net (fo=3, routed)           1.123     8.335    regfile/result0_carry_i_9_n_0
    SLICE_X3Y76          LUT3 (Prop_lut3_I0_O)        0.154     8.489 r  regfile/result0_carry_i_17/O
                         net (fo=6, routed)           0.712     9.201    regfile/A[3]
    SLICE_X2Y76          LUT2 (Prop_lut2_I0_O)        0.327     9.528 r  regfile/result0_carry_i_5/O
                         net (fo=1, routed)           0.000     9.528    alu/S[3]
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.904 r  alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.904    alu/result0_carry_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.227 r  alu/result0_carry__0/O[1]
                         net (fo=1, routed)           0.550    10.777    regfile/data1[5]
    SLICE_X3Y79          LUT6 (Prop_lut6_I3_O)        0.306    11.083 r  regfile/LED_OBUF[0]_inst_i_9/O
                         net (fo=1, routed)           0.000    11.083    regfile/LED_OBUF[0]_inst_i_9_n_0
    SLICE_X3Y79          MUXF7 (Prop_muxf7_I0_O)      0.212    11.295 r  regfile/LED_OBUF[0]_inst_i_3/O
                         net (fo=3, routed)           0.465    11.760    db2/result__55[5]
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.299    12.059 r  db2/reg_array[1][5]_i_1/O
                         net (fo=8, routed)           0.800    12.859    regfile/D[5]
    SLICE_X7Y76          FDCE                                         r  regfile/reg_array_reg[6][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.588    15.011    regfile/CLK
    SLICE_X7Y76          FDCE                                         r  regfile/reg_array_reg[6][5]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X7Y76          FDCE (Setup_fdce_C_D)       -0.067    15.167    regfile/reg_array_reg[6][5]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                         -12.859    
  -------------------------------------------------------------------
                         slack                                  2.308    

Slack (MET) :             2.359ns  (required time - arrival time)
  Source:                 regfile/reg_array_reg[7][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/reg_array_reg[5][7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.281ns  (logic 2.618ns (35.959%)  route 4.663ns (64.041%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.712     5.315    regfile/CLK
    SLICE_X3Y79          FDCE                                         r  regfile/reg_array_reg[7][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDCE (Prop_fdce_C_Q)         0.456     5.771 r  regfile/reg_array_reg[7][3]/Q
                         net (fo=2, routed)           1.317     7.088    regfile/reg_array_reg[7][3]
    SLICE_X7Y78          LUT6 (Prop_lut6_I0_O)        0.124     7.212 r  regfile/result0_carry_i_9/O
                         net (fo=3, routed)           1.123     8.335    regfile/result0_carry_i_9_n_0
    SLICE_X3Y76          LUT3 (Prop_lut3_I0_O)        0.154     8.489 r  regfile/result0_carry_i_17/O
                         net (fo=6, routed)           0.883     9.372    regfile/A[3]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.327     9.699 r  regfile/LED_OBUF[1]_inst_i_17/O
                         net (fo=1, routed)           0.000     9.699    regfile/LED_OBUF[1]_inst_i_17_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.100 r  regfile/LED_OBUF[1]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.100    regfile/LED_OBUF[1]_inst_i_4_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.413 r  regfile/LED_OBUF[1]_inst_i_3/O[3]
                         net (fo=1, routed)           0.307    10.720    regfile/data0[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I5_O)        0.306    11.026 r  regfile/LED_OBUF[0]_inst_i_11/O
                         net (fo=1, routed)           0.000    11.026    regfile/LED_OBUF[0]_inst_i_11_n_0
    SLICE_X5Y78          MUXF7 (Prop_muxf7_I0_O)      0.212    11.238 r  regfile/LED_OBUF[0]_inst_i_4/O
                         net (fo=3, routed)           0.602    11.840    db2/result__55[7]
    SLICE_X7Y78          LUT4 (Prop_lut4_I1_O)        0.325    12.165 r  db2/reg_array[1][7]_i_2/O
                         net (fo=8, routed)           0.430    12.595    regfile/D[7]
    SLICE_X7Y78          FDCE                                         r  regfile/reg_array_reg[5][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.591    15.014    regfile/CLK
    SLICE_X7Y78          FDCE                                         r  regfile/reg_array_reg[5][7]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X7Y78          FDCE (Setup_fdce_C_D)       -0.283    14.954    regfile/reg_array_reg[5][7]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -12.595    
  -------------------------------------------------------------------
                         slack                                  2.359    

Slack (MET) :             2.361ns  (required time - arrival time)
  Source:                 regfile/reg_array_reg[7][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/reg_array_reg[5][4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.480ns  (logic 2.462ns (32.913%)  route 5.018ns (67.087%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.712     5.315    regfile/CLK
    SLICE_X3Y79          FDCE                                         r  regfile/reg_array_reg[7][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDCE (Prop_fdce_C_Q)         0.456     5.771 r  regfile/reg_array_reg[7][3]/Q
                         net (fo=2, routed)           1.317     7.088    regfile/reg_array_reg[7][3]
    SLICE_X7Y78          LUT6 (Prop_lut6_I0_O)        0.124     7.212 r  regfile/result0_carry_i_9/O
                         net (fo=3, routed)           1.123     8.335    regfile/result0_carry_i_9_n_0
    SLICE_X3Y76          LUT3 (Prop_lut3_I0_O)        0.154     8.489 r  regfile/result0_carry_i_17/O
                         net (fo=6, routed)           0.712     9.201    regfile/A[3]
    SLICE_X2Y76          LUT2 (Prop_lut2_I0_O)        0.327     9.528 r  regfile/result0_carry_i_5/O
                         net (fo=1, routed)           0.000     9.528    alu/S[3]
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.904 r  alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.904    alu/result0_carry_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.123 r  alu/result0_carry__0/O[0]
                         net (fo=1, routed)           0.710    10.833    regfile/data1[4]
    SLICE_X0Y78          LUT6 (Prop_lut6_I3_O)        0.295    11.128 r  regfile/LED_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.000    11.128    regfile/LED_OBUF[0]_inst_i_7_n_0
    SLICE_X0Y78          MUXF7 (Prop_muxf7_I0_O)      0.212    11.340 r  regfile/LED_OBUF[0]_inst_i_2/O
                         net (fo=3, routed)           0.472    11.812    db2/result__55[4]
    SLICE_X0Y78          LUT4 (Prop_lut4_I1_O)        0.299    12.111 r  db2/reg_array[1][4]_i_1/O
                         net (fo=8, routed)           0.684    12.795    regfile/D[4]
    SLICE_X4Y78          FDCE                                         r  regfile/reg_array_reg[5][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.591    15.014    regfile/CLK
    SLICE_X4Y78          FDCE                                         r  regfile/reg_array_reg[5][4]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X4Y78          FDCE (Setup_fdce_C_D)       -0.081    15.156    regfile/reg_array_reg[5][4]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -12.795    
  -------------------------------------------------------------------
                         slack                                  2.361    

Slack (MET) :             2.400ns  (required time - arrival time)
  Source:                 regfile/reg_array_reg[7][3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile/reg_array_reg[1][7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.240ns  (logic 2.618ns (36.159%)  route 4.622ns (63.841%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.712     5.315    regfile/CLK
    SLICE_X3Y79          FDCE                                         r  regfile/reg_array_reg[7][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDCE (Prop_fdce_C_Q)         0.456     5.771 r  regfile/reg_array_reg[7][3]/Q
                         net (fo=2, routed)           1.317     7.088    regfile/reg_array_reg[7][3]
    SLICE_X7Y78          LUT6 (Prop_lut6_I0_O)        0.124     7.212 r  regfile/result0_carry_i_9/O
                         net (fo=3, routed)           1.123     8.335    regfile/result0_carry_i_9_n_0
    SLICE_X3Y76          LUT3 (Prop_lut3_I0_O)        0.154     8.489 r  regfile/result0_carry_i_17/O
                         net (fo=6, routed)           0.883     9.372    regfile/A[3]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.327     9.699 r  regfile/LED_OBUF[1]_inst_i_17/O
                         net (fo=1, routed)           0.000     9.699    regfile/LED_OBUF[1]_inst_i_17_n_0
    SLICE_X4Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.100 r  regfile/LED_OBUF[1]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.100    regfile/LED_OBUF[1]_inst_i_4_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.413 r  regfile/LED_OBUF[1]_inst_i_3/O[3]
                         net (fo=1, routed)           0.307    10.720    regfile/data0[7]
    SLICE_X5Y78          LUT6 (Prop_lut6_I5_O)        0.306    11.026 r  regfile/LED_OBUF[0]_inst_i_11/O
                         net (fo=1, routed)           0.000    11.026    regfile/LED_OBUF[0]_inst_i_11_n_0
    SLICE_X5Y78          MUXF7 (Prop_muxf7_I0_O)      0.212    11.238 r  regfile/LED_OBUF[0]_inst_i_4/O
                         net (fo=3, routed)           0.602    11.840    db2/result__55[7]
    SLICE_X7Y78          LUT4 (Prop_lut4_I1_O)        0.325    12.165 r  db2/reg_array[1][7]_i_2/O
                         net (fo=8, routed)           0.390    12.555    regfile/D[7]
    SLICE_X5Y79          FDCE                                         r  regfile/reg_array_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         1.592    15.015    regfile/CLK
    SLICE_X5Y79          FDCE                                         r  regfile/reg_array_reg[1][7]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X5Y79          FDCE (Setup_fdce_C_D)       -0.283    14.955    regfile/reg_array_reg[1][7]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                         -12.555    
  -------------------------------------------------------------------
                         slack                                  2.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 db2/q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/q1_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.517%)  route 0.067ns (26.483%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.591     1.510    db2/CLK
    SLICE_X3Y75          FDCE                                         r  db2/q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  db2/q_reg_reg[7]/Q
                         net (fo=2, routed)           0.067     1.718    db2/q_reg_reg_n_0_[7]
    SLICE_X2Y75          LUT6 (Prop_lut6_I2_O)        0.045     1.763 r  db2/q1_i_1/O
                         net (fo=1, routed)           0.000     1.763    db2/q1_i_1_n_0
    SLICE_X2Y75          FDCE                                         r  db2/q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.861     2.026    db2/CLK
    SLICE_X2Y75          FDCE                                         r  db2/q1_reg/C
                         clock pessimism             -0.502     1.523    
    SLICE_X2Y75          FDCE (Hold_fdce_C_D)         0.120     1.643    db2/q1_reg
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 db1/q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/q1_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.765%)  route 0.066ns (26.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.597     1.516    db1/CLK
    SLICE_X4Y82          FDCE                                         r  db1/q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  db1/q_reg_reg[7]/Q
                         net (fo=2, routed)           0.066     1.723    db1/q_reg[7]
    SLICE_X5Y82          LUT6 (Prop_lut6_I2_O)        0.045     1.768 r  db1/q1_i_1/O
                         net (fo=1, routed)           0.000     1.768    db1/db
    SLICE_X5Y82          FDCE                                         r  db1/q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.866     2.031    db1/CLK
    SLICE_X5Y82          FDCE                                         r  db1/q1_reg/C
                         clock pessimism             -0.501     1.529    
    SLICE_X5Y82          FDCE (Hold_fdce_C_D)         0.091     1.620    db1/q1_reg
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 db3/q_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db3/q1_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.994%)  route 0.124ns (40.006%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.563     1.482    db3/CLK
    SLICE_X9Y76          FDCE                                         r  db3/q_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDCE (Prop_fdce_C_Q)         0.141     1.623 r  db3/q_reg_reg[8]/Q
                         net (fo=2, routed)           0.124     1.747    db3/q_reg_reg_n_0_[8]
    SLICE_X10Y76         LUT6 (Prop_lut6_I1_O)        0.045     1.792 r  db3/q1_i_1/O
                         net (fo=1, routed)           0.000     1.792    db3/q1_i_1_n_0
    SLICE_X10Y76         FDCE                                         r  db3/q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.831     1.996    db3/CLK
    SLICE_X10Y76         FDCE                                         r  db3/q1_reg/C
                         clock pessimism             -0.479     1.516    
    SLICE_X10Y76         FDCE (Hold_fdce_C_D)         0.120     1.636    db3/q1_reg
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 db2/q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.166%)  route 0.140ns (49.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.591     1.510    db2/CLK
    SLICE_X3Y75          FDCE                                         r  db2/q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  db2/q_reg_reg[5]/Q
                         net (fo=2, routed)           0.140     1.791    db2/q_reg_reg_n_0_[5]
    SLICE_X1Y74          FDCE                                         r  db2/q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.861     2.026    db2/CLK
    SLICE_X1Y74          FDCE                                         r  db2/q_reg_reg[4]/C
                         clock pessimism             -0.479     1.546    
    SLICE_X1Y74          FDCE (Hold_fdce_C_D)         0.075     1.621    db2/q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 db1/q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.867%)  route 0.131ns (48.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.597     1.516    db1/CLK
    SLICE_X4Y82          FDCE                                         r  db1/q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDCE (Prop_fdce_C_Q)         0.141     1.657 r  db1/q_reg_reg[5]/Q
                         net (fo=2, routed)           0.131     1.788    db1/q_reg[5]
    SLICE_X5Y81          FDCE                                         r  db1/q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.865     2.030    db1/CLK
    SLICE_X5Y81          FDCE                                         r  db1/q_reg_reg[4]/C
                         clock pessimism             -0.500     1.529    
    SLICE_X5Y81          FDCE (Hold_fdce_C_D)         0.072     1.601    db1/q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 db3/q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db3/q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.325%)  route 0.157ns (52.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.563     1.482    db3/CLK
    SLICE_X9Y76          FDCE                                         r  db3/q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDCE (Prop_fdce_C_Q)         0.141     1.623 r  db3/q_reg_reg[5]/Q
                         net (fo=2, routed)           0.157     1.780    db3/q_reg_reg_n_0_[5]
    SLICE_X8Y74          FDCE                                         r  db3/q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.830     1.995    db3/CLK
    SLICE_X8Y74          FDCE                                         r  db3/q_reg_reg[4]/C
                         clock pessimism             -0.479     1.515    
    SLICE_X8Y74          FDCE (Hold_fdce_C_D)         0.059     1.574    db3/q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 db1/q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db1/q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.229%)  route 0.185ns (56.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.596     1.515    db1/CLK
    SLICE_X5Y81          FDCE                                         r  db1/q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  db1/q_reg_reg[1]/Q
                         net (fo=2, routed)           0.185     1.841    db1/q_reg[1]
    SLICE_X4Y81          FDCE                                         r  db1/q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.865     2.030    db1/CLK
    SLICE_X4Y81          FDCE                                         r  db1/q_reg_reg[0]/C
                         clock pessimism             -0.501     1.528    
    SLICE_X4Y81          FDCE (Hold_fdce_C_D)         0.070     1.598    db1/q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 ssg/anode_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssg/anode_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.589%)  route 0.175ns (55.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.595     1.514    ssg/CLK
    SLICE_X4Y80          FDPE                                         r  ssg/anode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDPE (Prop_fdpe_C_Q)         0.141     1.655 r  ssg/anode_reg[6]/Q
                         net (fo=2, routed)           0.175     1.831    ssg/anode_reg[0]_0[6]
    SLICE_X4Y80          FDPE                                         r  ssg/anode_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.864     2.029    ssg/CLK
    SLICE_X4Y80          FDPE                                         r  ssg/anode_reg[7]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X4Y80          FDPE (Hold_fdpe_C_D)         0.061     1.575    ssg/anode_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 db2/q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.868%)  route 0.188ns (57.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.591     1.510    db2/CLK
    SLICE_X1Y74          FDCE                                         r  db2/q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  db2/q_reg_reg[3]/Q
                         net (fo=2, routed)           0.188     1.839    db2/q_reg_reg_n_0_[3]
    SLICE_X1Y74          FDCE                                         r  db2/q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.861     2.026    db2/CLK
    SLICE_X1Y74          FDCE                                         r  db2/q_reg_reg[2]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X1Y74          FDCE (Hold_fdce_C_D)         0.070     1.580    db2/q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 db2/q_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db2/q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.868%)  route 0.188ns (57.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.591     1.510    db2/CLK
    SLICE_X3Y75          FDCE                                         r  db2/q_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  db2/q_reg_reg[8]/Q
                         net (fo=2, routed)           0.188     1.839    db2/q_reg_reg_n_0_[8]
    SLICE_X3Y75          FDCE                                         r  db2/q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=191, routed)         0.861     2.026    db2/CLK
    SLICE_X3Y75          FDCE                                         r  db2/q_reg_reg[7]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X3Y75          FDCE (Hold_fdce_C_D)         0.070     1.580    db2/q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y81     db1/q_pulse_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y81     db1/q_pulse_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y82     db1/q_pulse_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y82     db1/q_pulse_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y82     db1/q_pulse_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y82     db1/q_pulse_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y83     db1/q_pulse_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y79     db1/q_pulse_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y79     db1/q_pulse_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y73     db3/q_pulse_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y73     db3/q_pulse_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y73     db3/q_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y73     db3/q_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y73     db3/q_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y73     db3/q_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     regfile/reg_array_reg[2][0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     regfile/reg_array_reg[2][1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     regfile/reg_array_reg[2][5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     regfile/reg_array_reg[4][1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y82     db1/q_pulse_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y82     db1/q_pulse_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y82     db1/q_pulse_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y82     db1/q_pulse_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     ssg/q_pulse_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     ssg/q_pulse_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     ssg/q_pulse_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     ssg/q_pulse_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     ssg/q_pulse_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     ssg/q_pulse_reg[7]/C



