// Seed: 3845448265
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_3;
  wire id_4;
  wire id_5;
  assign id_5 = id_1;
  id_6(
      .id_0(id_1),
      .id_1(id_1),
      .id_2(id_5.id_4),
      .id_3(1),
      .id_4(id_4),
      .id_5((1)),
      .id_6(id_3),
      .id_7(id_5),
      .id_8(1),
      .id_9(id_3),
      .id_10(id_5)
  );
  wire id_7;
endmodule
module module_1 #(
    parameter id_13 = 32'd38
) (
    id_1,
    id_2,
    id_3#(
        .id_4 ((1)),
        .id_5 (1 && 1),
        .id_6 (id_7),
        .id_8 (1),
        .id_9 (id_10),
        .id_11(id_12[1][1][_id_13])
    ),
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37
);
  input wire id_27;
  inout wire id_26;
  inout wire id_25;
  output wire id_24;
  input wire id_23;
  output wire id_22;
  inout wire id_21;
  output wire id_20;
  output wire id_19;
  input wire id_18;
  inout wire id_17;
  output wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire _id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_21[1] = (1);
  assign id_28 = (1);
  initial id_16 <= 1 !== 1;
  module_0(
      id_37, id_26, id_25
  );
endmodule
