# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do pipeline_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {D:/Aca - Fakultet/IR4/IR4VLSI/Projekat/WIP/Pipeline/PCreg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PCreg
# -- Compiling architecture pcreg_arch of PCreg
# 
vsim work.pcreg
# vsim work.pcreg 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.pcreg(pcreg_arch)
add wave -position end  sim:/pcreg/clk
add wave -position end  sim:/pcreg/load
add wave -position end  sim:/pcreg/inc
add wave -position end  sim:/pcreg/reset
add wave -position end  sim:/pcreg/data_in
add wave -position end  sim:/pcreg/data_out
restart
run
vsim rtl_work.pcreg
# vsim rtl_work.pcreg 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading rtl_work.pcreg(pcreg_arch)
add wave -position end  sim:/pcreg/clk
add wave -position end  sim:/pcreg/load
add wave -position end  sim:/pcreg/inc
add wave -position end  sim:/pcreg/reset
add wave -position end  sim:/pcreg/data_in
add wave -position end  sim:/pcreg/data_out
run
restart
run
add wave -position end  sim:/pcreg/clk
add wave -position end  sim:/pcreg/load
add wave -position end  sim:/pcreg/inc
add wave -position end  sim:/pcreg/reset
add wave -position end  sim:/pcreg/data_in
add wave -position end  sim:/pcreg/data_out
