<ICD>
 <SystemReset name="" value=""/>
 <Module name="Arbiter_st_Mchn" DesignLang="Verilog" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="623">
  <ModuleVariant name="Arbiter_st_Mchn" CheckerModule="">
   <Property name="line_0" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="637">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_0"/>
     <AEPEncoding>
      <AEPNode lineType="ALWAYS" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_1" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="638">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_1"/>
     <AEPEncoding>
      <AEPNode lineType="CASEITEM" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_2" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="639">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_2" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_2"/>
     <AEPEncoding>
      <AEPNode lineType="CASEITEM" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_3" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="640">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_3" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_3"/>
     <AEPEncoding>
      <AEPNode lineType="CASEITEM" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_4" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="641">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_4" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_4"/>
     <AEPEncoding>
      <AEPNode lineType="CASEITEM" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.prll_cntrl.arb_st_mchn" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="623">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
    <Property name="line_3"/>
    <Property name="line_4"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.prll_cntrl.arb_st_mchn" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="623">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
    <Property name="line_3"/>
    <Property name="line_4"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.prll_cntrl.arb_st_mchn" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="623">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
    <Property name="line_3"/>
    <Property name="line_4"/>
   </VariantInstance>
  </ModuleVariant>
 </Module>
 <Module name="Counter_arb" DesignLang="Verilog" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="512">
  <ModuleVariant name="Counter_arb" CheckerModule="">
   <Property name="condition_0" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="522">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_0"/>
     <AEPEncoding>
      <AEPNode expr="(count == (mx_cnt - 1))" conditionId="0" vector="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_1" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="522">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_1"/>
     <AEPEncoding>
      <AEPNode expr="(count == (mx_cnt - 1))" conditionId="0" vector="1"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_0" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="519">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_0"/>
     <AEPEncoding>
      <AEPNode lineType="ALWAYS" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_1" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="520">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_1"/>
     <AEPEncoding>
      <AEPNode lineType="IF" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_2" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="522">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_2" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_2"/>
     <AEPEncoding>
      <AEPNode lineType="ELSE" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_3" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="523">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_3" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_3"/>
     <AEPEncoding>
      <AEPNode lineType="IF" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_4" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="525">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_4" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_4"/>
     <AEPEncoding>
      <AEPNode lineType="ELSE" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.prll_cntrl.arb_cntr" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="512">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
    <Property name="line_3"/>
    <Property name="line_4"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.prll_cntrl.arb_cntr" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="512">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
    <Property name="line_3"/>
    <Property name="line_4"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.prll_cntrl.arb_cntr" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="512">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
    <Property name="line_3"/>
    <Property name="line_4"/>
   </VariantInstance>
  </ModuleVariant>
 </Module>
 <Module name="dff_async_rst" DesignLang="Verilog" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
  <ModuleVariant name="dff_async_rst" CheckerModule="">
   <Property name="line_0" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="13">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_0"/>
     <AEPEncoding>
      <AEPNode lineType="ALWAYS" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_1" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="14">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_1"/>
     <AEPEncoding>
      <AEPNode lineType="IF" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_2" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="16">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_2" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_2"/>
     <AEPEncoding>
      <AEPNode lineType="ELSE" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[0].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[10].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[11].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[12].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[13].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[14].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[15].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[16].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[17].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[18].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[19].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[1].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[20].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[21].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[22].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[23].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[24].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[25].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[26].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[27].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[28].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[29].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[2].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[30].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[31].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[32].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[33].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[34].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[35].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[36].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[37].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[38].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[39].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[3].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[40].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[41].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[42].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[43].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[44].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[45].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[46].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[47].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[48].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[49].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[4].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[50].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[51].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[52].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[53].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[54].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[55].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[56].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[57].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[58].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[59].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[5].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[60].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[61].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[62].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[63].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[64].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[6].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[7].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[8].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[0]._dp2_.D_reg.bit_[9].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[0].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[10].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[11].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[12].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[13].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[14].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[15].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[16].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[17].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[18].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[19].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[1].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[20].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[21].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[22].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[23].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[24].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[25].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[26].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[27].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[28].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[29].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[2].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[30].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[31].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[32].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[33].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[34].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[35].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[36].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[37].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[38].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[39].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[3].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[40].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[41].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[42].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[43].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[44].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[45].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[46].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[47].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[48].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[49].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[4].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[50].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[51].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[52].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[53].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[54].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[55].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[56].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[57].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[58].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[59].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[5].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[60].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[61].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[62].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[63].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[64].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[6].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[7].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[8].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[1]._dp3_.D_reg.bit_[9].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[0].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[10].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[11].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[12].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[13].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[14].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[15].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[16].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[17].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[18].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[19].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[1].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[20].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[21].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[22].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[23].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[24].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[25].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[26].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[27].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[28].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[29].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[2].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[30].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[31].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[32].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[33].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[34].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[35].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[36].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[37].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[38].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[39].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[3].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[40].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[41].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[42].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[43].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[44].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[45].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[46].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[47].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[48].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[49].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[4].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[50].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[51].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[52].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[53].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[54].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[55].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[56].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[57].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[58].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[59].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[5].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[60].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[61].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[62].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[63].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[64].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[6].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[7].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[8].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc._dp_[2]._dp3_.D_reg.bit_[9].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[0].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[10].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[11].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[12].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[13].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[14].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[15].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[16].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[17].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[18].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[19].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[1].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[20].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[21].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[22].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[23].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[24].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[25].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[26].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[27].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[28].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[29].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[2].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[30].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[31].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[32].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[33].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[34].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[35].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[36].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[37].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[38].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[39].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[3].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[40].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[41].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[42].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[43].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[44].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[45].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[46].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[47].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[48].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[49].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[4].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[50].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[51].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[52].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[53].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[54].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[55].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[56].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[57].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[58].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[59].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[5].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[60].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[61].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[62].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[63].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[64].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[6].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[7].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[8].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[0]._dp2_.D_reg.bit_[9].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[0].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[10].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[11].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[12].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[13].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[14].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[15].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[16].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[17].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[18].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[19].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[1].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[20].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[21].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[22].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[23].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[24].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[25].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[26].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[27].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[28].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[29].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[2].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[30].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[31].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[32].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[33].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[34].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[35].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[36].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[37].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[38].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[39].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[3].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[40].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[41].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[42].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[43].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[44].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[45].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[46].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[47].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[48].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[49].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[4].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[50].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[51].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[52].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[53].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[54].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[55].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[56].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[57].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[58].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[59].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[5].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[60].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[61].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[62].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[63].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[64].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[6].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[7].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[8].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi._dp_[1]._dp3_.D_reg.bit_[9].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[0].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[10].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[11].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[12].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[13].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[14].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[15].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[16].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[17].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[18].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[19].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[1].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[20].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[21].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[22].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[23].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[24].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[25].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[26].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[27].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[28].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[29].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[2].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[30].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[31].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[32].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[33].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[34].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[35].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[36].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[37].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[38].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[39].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[3].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[40].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[41].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[42].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[43].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[44].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[45].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[46].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[47].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[48].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[49].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[4].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[50].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[51].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[52].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[53].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[54].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[55].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[56].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[57].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[58].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[59].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[5].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[60].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[61].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[62].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[63].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[64].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[6].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[7].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[8].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[0]._dp2_.D_reg.bit_[9].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[0].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[10].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[11].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[12].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[13].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[14].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[15].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[16].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[17].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[18].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[19].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[1].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[20].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[21].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[22].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[23].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[24].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[25].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[26].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[27].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[28].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[29].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[2].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[30].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[31].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[32].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[33].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[34].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[35].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[36].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[37].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[38].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[39].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[3].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[40].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[41].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[42].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[43].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[44].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[45].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[46].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[47].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[48].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[49].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[4].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[50].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[51].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[52].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[53].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[54].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[55].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[56].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[57].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[58].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[59].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[5].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[60].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[61].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[62].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[63].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[64].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[6].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[7].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[8].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart._dp_[1]._dp3_.D_reg.bit_[9].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[0].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[10].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[11].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[12].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[13].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[14].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[15].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[16].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[17].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[18].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[19].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[1].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[20].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[21].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[22].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[23].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[24].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[25].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[26].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[27].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[28].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[29].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[2].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[30].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[31].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[32].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[33].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[34].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[35].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[36].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[37].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[38].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[39].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[3].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[40].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[41].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[42].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[43].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[44].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[45].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[46].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[47].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[48].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[49].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[4].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[50].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[51].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[52].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[53].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[54].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[55].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[56].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[57].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[58].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[59].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[5].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[60].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[61].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[62].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[63].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[64].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[6].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[7].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[8].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[0]._dp2_.D_reg.bit_[9].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[0].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[10].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[11].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[12].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[13].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[14].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[15].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[16].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[17].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[18].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[19].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[1].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[20].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[21].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[22].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[23].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[24].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[25].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[26].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[27].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[28].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[29].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[2].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[30].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[31].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[32].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[33].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[34].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[35].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[36].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[37].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[38].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[39].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[3].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[40].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[41].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[42].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[43].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[44].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[45].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[46].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[47].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[48].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[49].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[4].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[50].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[51].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[52].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[53].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[54].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[55].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[56].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[57].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[58].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[59].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[5].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[60].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[61].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[62].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[63].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[64].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[6].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[7].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[8].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[1]._dp3_.D_reg.bit_[9].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[0].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[10].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[11].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[12].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[13].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[14].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[15].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[16].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[17].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[18].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[19].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[1].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[20].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[21].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[22].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[23].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[24].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[25].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[26].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[27].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[28].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[29].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[2].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[30].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[31].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[32].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[33].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[34].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[35].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[36].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[37].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[38].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[39].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[3].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[40].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[41].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[42].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[43].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[44].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[45].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[46].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[47].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[48].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[49].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[4].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[50].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[51].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[52].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[53].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[54].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[55].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[56].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[57].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[58].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[59].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[5].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[60].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[61].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[62].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[63].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[64].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[6].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[7].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[8].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc._dp_[2]._dp3_.D_reg.bit_[9].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[0].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[10].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[11].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[12].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[13].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[14].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[15].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[16].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[17].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[18].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[19].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[1].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[20].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[21].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[22].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[23].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[24].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[25].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[26].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[27].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[28].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[29].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[2].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[30].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[31].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[32].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[33].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[34].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[35].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[36].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[37].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[38].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[39].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[3].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[40].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[41].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[42].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[43].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[44].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[45].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[46].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[47].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[48].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[49].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[4].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[50].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[51].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[52].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[53].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[54].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[55].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[56].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[57].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[58].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[59].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[5].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[60].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[61].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[62].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[63].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[64].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[6].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[7].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[8].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[0]._dp2_.D_reg.bit_[9].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[0].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[10].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[11].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[12].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[13].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[14].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[15].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[16].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[17].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[18].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[19].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[1].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[20].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[21].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[22].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[23].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[24].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[25].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[26].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[27].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[28].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[29].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[2].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[30].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[31].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[32].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[33].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[34].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[35].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[36].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[37].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[38].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[39].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[3].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[40].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[41].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[42].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[43].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[44].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[45].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[46].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[47].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[48].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[49].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[4].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[50].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[51].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[52].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[53].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[54].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[55].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[56].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[57].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[58].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[59].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[5].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[60].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[61].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[62].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[63].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[64].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[6].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[7].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[8].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi._dp_[1]._dp3_.D_reg.bit_[9].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[0].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[10].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[11].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[12].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[13].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[14].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[15].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[16].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[17].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[18].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[19].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[1].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[20].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[21].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[22].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[23].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[24].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[25].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[26].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[27].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[28].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[29].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[2].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[30].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[31].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[32].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[33].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[34].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[35].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[36].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[37].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[38].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[39].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[3].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[40].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[41].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[42].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[43].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[44].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[45].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[46].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[47].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[48].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[49].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[4].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[50].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[51].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[52].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[53].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[54].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[55].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[56].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[57].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[58].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[59].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[5].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[60].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[61].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[62].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[63].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[64].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[6].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[7].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[8].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[0]._dp2_.D_reg.bit_[9].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[0].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[10].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[11].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[12].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[13].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[14].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[15].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[16].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[17].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[18].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[19].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[1].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[20].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[21].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[22].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[23].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[24].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[25].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[26].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[27].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[28].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[29].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[2].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[30].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[31].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[32].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[33].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[34].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[35].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[36].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[37].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[38].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[39].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[3].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[40].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[41].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[42].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[43].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[44].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[45].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[46].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[47].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[48].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[49].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[4].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[50].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[51].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[52].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[53].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[54].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[55].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[56].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[57].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[58].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[59].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[5].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[60].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[61].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[62].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[63].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[64].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[6].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[7].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[8].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart._dp_[1]._dp3_.D_reg.bit_[9].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_rd.bit_[0].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_rd.bit_[10].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_rd.bit_[11].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_rd.bit_[12].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_rd.bit_[13].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_rd.bit_[14].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_rd.bit_[15].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_rd.bit_[16].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_rd.bit_[17].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_rd.bit_[18].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_rd.bit_[19].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_rd.bit_[1].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_rd.bit_[20].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_rd.bit_[21].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_rd.bit_[22].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_rd.bit_[23].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_rd.bit_[24].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_rd.bit_[25].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_rd.bit_[26].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_rd.bit_[27].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_rd.bit_[28].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_rd.bit_[29].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_rd.bit_[2].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_rd.bit_[30].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_rd.bit_[31].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_rd.bit_[32].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_rd.bit_[33].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_rd.bit_[34].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_rd.bit_[35].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_rd.bit_[36].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_rd.bit_[37].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_rd.bit_[38].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_rd.bit_[39].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_rd.bit_[3].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_rd.bit_[40].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_rd.bit_[41].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_rd.bit_[42].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_rd.bit_[43].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_rd.bit_[44].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_rd.bit_[45].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_rd.bit_[46].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_rd.bit_[47].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_rd.bit_[48].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_rd.bit_[49].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_rd.bit_[4].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_rd.bit_[50].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_rd.bit_[51].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_rd.bit_[52].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_rd.bit_[53].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_rd.bit_[54].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_rd.bit_[55].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_rd.bit_[56].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_rd.bit_[57].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_rd.bit_[58].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_rd.bit_[59].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_rd.bit_[5].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_rd.bit_[60].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_rd.bit_[61].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_rd.bit_[62].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_rd.bit_[63].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_rd.bit_[64].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_rd.bit_[6].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_rd.bit_[7].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_rd.bit_[8].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_rd.bit_[9].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_wt.bit_[0].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_wt.bit_[10].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_wt.bit_[11].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_wt.bit_[12].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_wt.bit_[13].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_wt.bit_[14].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_wt.bit_[15].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_wt.bit_[16].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_wt.bit_[17].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_wt.bit_[18].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_wt.bit_[19].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_wt.bit_[1].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_wt.bit_[20].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_wt.bit_[21].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_wt.bit_[22].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_wt.bit_[23].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_wt.bit_[24].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_wt.bit_[25].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_wt.bit_[26].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_wt.bit_[27].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_wt.bit_[28].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_wt.bit_[29].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_wt.bit_[2].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_wt.bit_[30].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_wt.bit_[31].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_wt.bit_[32].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_wt.bit_[33].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_wt.bit_[34].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_wt.bit_[35].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_wt.bit_[36].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_wt.bit_[37].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_wt.bit_[38].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_wt.bit_[39].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_wt.bit_[3].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_wt.bit_[40].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_wt.bit_[41].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_wt.bit_[42].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_wt.bit_[43].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_wt.bit_[44].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_wt.bit_[45].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_wt.bit_[46].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_wt.bit_[47].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_wt.bit_[48].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_wt.bit_[49].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_wt.bit_[4].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_wt.bit_[50].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_wt.bit_[51].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_wt.bit_[52].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_wt.bit_[53].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_wt.bit_[54].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_wt.bit_[55].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_wt.bit_[56].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_wt.bit_[57].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_wt.bit_[58].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_wt.bit_[59].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_wt.bit_[5].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_wt.bit_[60].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_wt.bit_[61].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_wt.bit_[62].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_wt.bit_[63].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_wt.bit_[64].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_wt.bit_[6].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_wt.bit_[7].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_wt.bit_[8].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.D_reg_wt.bit_[9].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.prll_cntrl.arb_st_mchn.st0" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.prll_cntrl.bs_grnt_dly" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.prll_cntrl.rd_st_mchn.st_flop_0" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.prll_cntrl.rd_st_mchn.st_flop_1" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.prll_cntrl.rd_st_mchn.st_flop_2" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.prll_cntrl.wt_st_mchn.st_flop_0" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.prll_cntrl.wt_st_mchn.st_flop_1" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.prll_cntrl.wt_st_mchn.st_flop_2" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_rd.bit_[0].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_rd.bit_[10].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_rd.bit_[11].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_rd.bit_[12].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_rd.bit_[13].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_rd.bit_[14].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_rd.bit_[15].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_rd.bit_[16].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_rd.bit_[17].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_rd.bit_[18].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_rd.bit_[19].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_rd.bit_[1].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_rd.bit_[20].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_rd.bit_[21].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_rd.bit_[22].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_rd.bit_[23].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_rd.bit_[24].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_rd.bit_[25].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_rd.bit_[26].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_rd.bit_[27].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_rd.bit_[28].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_rd.bit_[29].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_rd.bit_[2].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_rd.bit_[30].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_rd.bit_[31].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_rd.bit_[32].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_rd.bit_[33].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_rd.bit_[34].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_rd.bit_[35].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_rd.bit_[36].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_rd.bit_[37].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_rd.bit_[38].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_rd.bit_[39].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_rd.bit_[3].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_rd.bit_[40].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_rd.bit_[41].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_rd.bit_[42].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_rd.bit_[43].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_rd.bit_[44].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_rd.bit_[45].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_rd.bit_[46].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_rd.bit_[47].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_rd.bit_[48].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_rd.bit_[49].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_rd.bit_[4].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_rd.bit_[50].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_rd.bit_[51].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_rd.bit_[52].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_rd.bit_[53].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_rd.bit_[54].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_rd.bit_[55].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_rd.bit_[56].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_rd.bit_[57].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_rd.bit_[58].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_rd.bit_[59].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_rd.bit_[5].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_rd.bit_[60].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_rd.bit_[61].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_rd.bit_[62].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_rd.bit_[63].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_rd.bit_[64].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_rd.bit_[6].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_rd.bit_[7].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_rd.bit_[8].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_rd.bit_[9].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_wt.bit_[0].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_wt.bit_[10].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_wt.bit_[11].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_wt.bit_[12].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_wt.bit_[13].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_wt.bit_[14].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_wt.bit_[15].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_wt.bit_[16].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_wt.bit_[17].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_wt.bit_[18].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_wt.bit_[19].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_wt.bit_[1].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_wt.bit_[20].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_wt.bit_[21].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_wt.bit_[22].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_wt.bit_[23].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_wt.bit_[24].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_wt.bit_[25].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_wt.bit_[26].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_wt.bit_[27].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_wt.bit_[28].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_wt.bit_[29].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_wt.bit_[2].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_wt.bit_[30].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_wt.bit_[31].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_wt.bit_[32].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_wt.bit_[33].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_wt.bit_[34].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_wt.bit_[35].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_wt.bit_[36].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_wt.bit_[37].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_wt.bit_[38].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_wt.bit_[39].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_wt.bit_[3].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_wt.bit_[40].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_wt.bit_[41].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_wt.bit_[42].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_wt.bit_[43].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_wt.bit_[44].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_wt.bit_[45].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_wt.bit_[46].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_wt.bit_[47].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_wt.bit_[48].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_wt.bit_[49].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_wt.bit_[4].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_wt.bit_[50].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_wt.bit_[51].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_wt.bit_[52].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_wt.bit_[53].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_wt.bit_[54].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_wt.bit_[55].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_wt.bit_[56].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_wt.bit_[57].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_wt.bit_[58].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_wt.bit_[59].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_wt.bit_[5].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_wt.bit_[60].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_wt.bit_[61].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_wt.bit_[62].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_wt.bit_[63].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_wt.bit_[64].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_wt.bit_[6].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_wt.bit_[7].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_wt.bit_[8].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.D_reg_wt.bit_[9].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.prll_cntrl.arb_st_mchn.st0" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.prll_cntrl.bs_grnt_dly" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.prll_cntrl.rd_st_mchn.st_flop_0" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.prll_cntrl.rd_st_mchn.st_flop_1" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.prll_cntrl.rd_st_mchn.st_flop_2" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.prll_cntrl.wt_st_mchn.st_flop_0" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.prll_cntrl.wt_st_mchn.st_flop_1" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.prll_cntrl.wt_st_mchn.st_flop_2" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_rd.bit_[0].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_rd.bit_[10].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_rd.bit_[11].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_rd.bit_[12].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_rd.bit_[13].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_rd.bit_[14].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_rd.bit_[15].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_rd.bit_[16].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_rd.bit_[17].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_rd.bit_[18].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_rd.bit_[19].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_rd.bit_[1].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_rd.bit_[20].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_rd.bit_[21].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_rd.bit_[22].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_rd.bit_[23].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_rd.bit_[24].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_rd.bit_[25].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_rd.bit_[26].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_rd.bit_[27].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_rd.bit_[28].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_rd.bit_[29].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_rd.bit_[2].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_rd.bit_[30].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_rd.bit_[31].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_rd.bit_[32].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_rd.bit_[33].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_rd.bit_[34].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_rd.bit_[35].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_rd.bit_[36].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_rd.bit_[37].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_rd.bit_[38].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_rd.bit_[39].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_rd.bit_[3].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_rd.bit_[40].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_rd.bit_[41].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_rd.bit_[42].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_rd.bit_[43].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_rd.bit_[44].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_rd.bit_[45].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_rd.bit_[46].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_rd.bit_[47].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_rd.bit_[48].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_rd.bit_[49].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_rd.bit_[4].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_rd.bit_[50].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_rd.bit_[51].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_rd.bit_[52].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_rd.bit_[53].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_rd.bit_[54].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_rd.bit_[55].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_rd.bit_[56].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_rd.bit_[57].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_rd.bit_[58].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_rd.bit_[59].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_rd.bit_[5].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_rd.bit_[60].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_rd.bit_[61].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_rd.bit_[62].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_rd.bit_[63].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_rd.bit_[64].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_rd.bit_[6].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_rd.bit_[7].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_rd.bit_[8].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_rd.bit_[9].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_wt.bit_[0].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_wt.bit_[10].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_wt.bit_[11].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_wt.bit_[12].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_wt.bit_[13].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_wt.bit_[14].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_wt.bit_[15].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_wt.bit_[16].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_wt.bit_[17].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_wt.bit_[18].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_wt.bit_[19].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_wt.bit_[1].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_wt.bit_[20].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_wt.bit_[21].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_wt.bit_[22].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_wt.bit_[23].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_wt.bit_[24].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_wt.bit_[25].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_wt.bit_[26].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_wt.bit_[27].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_wt.bit_[28].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_wt.bit_[29].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_wt.bit_[2].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_wt.bit_[30].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_wt.bit_[31].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_wt.bit_[32].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_wt.bit_[33].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_wt.bit_[34].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_wt.bit_[35].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_wt.bit_[36].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_wt.bit_[37].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_wt.bit_[38].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_wt.bit_[39].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_wt.bit_[3].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_wt.bit_[40].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_wt.bit_[41].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_wt.bit_[42].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_wt.bit_[43].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_wt.bit_[44].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_wt.bit_[45].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_wt.bit_[46].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_wt.bit_[47].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_wt.bit_[48].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_wt.bit_[49].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_wt.bit_[4].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_wt.bit_[50].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_wt.bit_[51].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_wt.bit_[52].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_wt.bit_[53].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_wt.bit_[54].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_wt.bit_[55].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_wt.bit_[56].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_wt.bit_[57].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_wt.bit_[58].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_wt.bit_[59].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_wt.bit_[5].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_wt.bit_[60].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_wt.bit_[61].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_wt.bit_[62].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_wt.bit_[63].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_wt.bit_[64].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_wt.bit_[6].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_wt.bit_[7].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_wt.bit_[8].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.D_reg_wt.bit_[9].prll_regstr_" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.prll_cntrl.arb_st_mchn.st0" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.prll_cntrl.bs_grnt_dly" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.prll_cntrl.rd_st_mchn.st_flop_0" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.prll_cntrl.rd_st_mchn.st_flop_1" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.prll_cntrl.rd_st_mchn.st_flop_2" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.prll_cntrl.wt_st_mchn.st_flop_0" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.prll_cntrl.wt_st_mchn.st_flop_1" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.prll_cntrl.wt_st_mchn.st_flop_2" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="6">
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
   </VariantInstance>
  </ModuleVariant>
 </Module>
 <Module name="fifo_flops_no_full" DesignLang="Verilog" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="238">
  <ModuleVariant name="fifo_flops_no_full_0000" CheckerModule="">
   <Property name="condition_0" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="255">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_13_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_13_0"/>
     <AEPEncoding>
      <AEPNode expr="(((~clk)) &amp; push)" conditionId="0" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_1" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="255">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_13_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_13_1"/>
     <AEPEncoding>
      <AEPNode expr="(((~clk)) &amp; push)" conditionId="0" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_2" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="255">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_13_2" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_13_2"/>
     <AEPEncoding>
      <AEPNode expr="(((~clk)) &amp; push)" conditionId="0" vector="11"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_3" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="263">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_7_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_7_0"/>
     <AEPEncoding>
      <AEPNode expr="((count == (0 + 1)) ? q[0] : ({bits {1'b0}}))" conditionId="0" vector="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_4" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="263">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_7_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_7_1"/>
     <AEPEncoding>
      <AEPNode expr="((count == (0 + 1)) ? q[0] : ({bits {1'b0}}))" conditionId="0" vector="1"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_5" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="263">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_6_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_6_0"/>
     <AEPEncoding>
      <AEPNode expr="(count == (0 + 1))" conditionId="1" vector="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_6" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="263">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_6_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_6_1"/>
     <AEPEncoding>
      <AEPNode expr="(count == (0 + 1))" conditionId="1" vector="1"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_7" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="268">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_9_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_9_0"/>
     <AEPEncoding>
      <AEPNode expr="((count == (1 + 1)) ? q[1] : ({bits {1'b0}}))" conditionId="0" vector="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_8" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="268">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_9_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_9_1"/>
     <AEPEncoding>
      <AEPNode expr="((count == (1 + 1)) ? q[1] : ({bits {1'b0}}))" conditionId="0" vector="1"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_9" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="268">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_8_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_8_0"/>
     <AEPEncoding>
      <AEPNode expr="(count == (1 + 1))" conditionId="1" vector="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_10" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="268">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_8_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_8_1"/>
     <AEPEncoding>
      <AEPNode expr="(count == (1 + 1))" conditionId="1" vector="1"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_11" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="268">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_11_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_11_0"/>
     <AEPEncoding>
      <AEPNode expr="((count == (2 + 1)) ? q[2] : ({bits {1'b0}}))" conditionId="2" vector="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_12" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="268">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_11_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_11_1"/>
     <AEPEncoding>
      <AEPNode expr="((count == (2 + 1)) ? q[2] : ({bits {1'b0}}))" conditionId="2" vector="1"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_13" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="268">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_10_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_10_0"/>
     <AEPEncoding>
      <AEPNode expr="(count == (2 + 1))" conditionId="3" vector="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_14" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="268">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_10_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_10_1"/>
     <AEPEncoding>
      <AEPNode expr="(count == (2 + 1))" conditionId="3" vector="1"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_15" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_194" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_194"/>
     <AEPEncoding>
      <AEPNode expr="BIT 64 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="1" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_16" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_193" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_193"/>
     <AEPEncoding>
      <AEPNode expr="BIT 64 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="1" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_17" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_192" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_192"/>
     <AEPEncoding>
      <AEPNode expr="BIT 64 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="1" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_18" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_191" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_191"/>
     <AEPEncoding>
      <AEPNode expr="BIT 63 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="2" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_19" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_190" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_190"/>
     <AEPEncoding>
      <AEPNode expr="BIT 63 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="2" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_20" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_189" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_189"/>
     <AEPEncoding>
      <AEPNode expr="BIT 63 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="2" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_21" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_188" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_188"/>
     <AEPEncoding>
      <AEPNode expr="BIT 62 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="3" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_22" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_187" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_187"/>
     <AEPEncoding>
      <AEPNode expr="BIT 62 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="3" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_23" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_186" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_186"/>
     <AEPEncoding>
      <AEPNode expr="BIT 62 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="3" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_24" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_185" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_185"/>
     <AEPEncoding>
      <AEPNode expr="BIT 61 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="4" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_25" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_184" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_184"/>
     <AEPEncoding>
      <AEPNode expr="BIT 61 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="4" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_26" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_183" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_183"/>
     <AEPEncoding>
      <AEPNode expr="BIT 61 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="4" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_27" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_182" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_182"/>
     <AEPEncoding>
      <AEPNode expr="BIT 60 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="5" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_28" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_181" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_181"/>
     <AEPEncoding>
      <AEPNode expr="BIT 60 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="5" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_29" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_180" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_180"/>
     <AEPEncoding>
      <AEPNode expr="BIT 60 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="5" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_30" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_179" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_179"/>
     <AEPEncoding>
      <AEPNode expr="BIT 59 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="6" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_31" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_178" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_178"/>
     <AEPEncoding>
      <AEPNode expr="BIT 59 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="6" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_32" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_177" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_177"/>
     <AEPEncoding>
      <AEPNode expr="BIT 59 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="6" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_33" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_176" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_176"/>
     <AEPEncoding>
      <AEPNode expr="BIT 58 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="7" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_34" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_175" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_175"/>
     <AEPEncoding>
      <AEPNode expr="BIT 58 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="7" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_35" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_174" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_174"/>
     <AEPEncoding>
      <AEPNode expr="BIT 58 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="7" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_36" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_173" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_173"/>
     <AEPEncoding>
      <AEPNode expr="BIT 57 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="8" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_37" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_172" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_172"/>
     <AEPEncoding>
      <AEPNode expr="BIT 57 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="8" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_38" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_171" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_171"/>
     <AEPEncoding>
      <AEPNode expr="BIT 57 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="8" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_39" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_170" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_170"/>
     <AEPEncoding>
      <AEPNode expr="BIT 56 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="9" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_40" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_169" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_169"/>
     <AEPEncoding>
      <AEPNode expr="BIT 56 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="9" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_41" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_168" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_168"/>
     <AEPEncoding>
      <AEPNode expr="BIT 56 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="9" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_42" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_167" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_167"/>
     <AEPEncoding>
      <AEPNode expr="BIT 55 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="10" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_43" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_166" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_166"/>
     <AEPEncoding>
      <AEPNode expr="BIT 55 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="10" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_44" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_165" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_165"/>
     <AEPEncoding>
      <AEPNode expr="BIT 55 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="10" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_45" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_164" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_164"/>
     <AEPEncoding>
      <AEPNode expr="BIT 54 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="11" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_46" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_163" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_163"/>
     <AEPEncoding>
      <AEPNode expr="BIT 54 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="11" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_47" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_162" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_162"/>
     <AEPEncoding>
      <AEPNode expr="BIT 54 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="11" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_48" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_161" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_161"/>
     <AEPEncoding>
      <AEPNode expr="BIT 53 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="12" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_49" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_160" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_160"/>
     <AEPEncoding>
      <AEPNode expr="BIT 53 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="12" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_50" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_159" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_159"/>
     <AEPEncoding>
      <AEPNode expr="BIT 53 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="12" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_51" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_158" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_158"/>
     <AEPEncoding>
      <AEPNode expr="BIT 52 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="13" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_52" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_157" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_157"/>
     <AEPEncoding>
      <AEPNode expr="BIT 52 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="13" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_53" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_156" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_156"/>
     <AEPEncoding>
      <AEPNode expr="BIT 52 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="13" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_54" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_155" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_155"/>
     <AEPEncoding>
      <AEPNode expr="BIT 51 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="14" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_55" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_154" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_154"/>
     <AEPEncoding>
      <AEPNode expr="BIT 51 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="14" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_56" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_153" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_153"/>
     <AEPEncoding>
      <AEPNode expr="BIT 51 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="14" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_57" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_152" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_152"/>
     <AEPEncoding>
      <AEPNode expr="BIT 50 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="15" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_58" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_151" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_151"/>
     <AEPEncoding>
      <AEPNode expr="BIT 50 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="15" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_59" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_150" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_150"/>
     <AEPEncoding>
      <AEPNode expr="BIT 50 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="15" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_60" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_149" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_149"/>
     <AEPEncoding>
      <AEPNode expr="BIT 49 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="16" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_61" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_148" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_148"/>
     <AEPEncoding>
      <AEPNode expr="BIT 49 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="16" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_62" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_147" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_147"/>
     <AEPEncoding>
      <AEPNode expr="BIT 49 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="16" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_63" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_146" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_146"/>
     <AEPEncoding>
      <AEPNode expr="BIT 48 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="17" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_64" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_145" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_145"/>
     <AEPEncoding>
      <AEPNode expr="BIT 48 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="17" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_65" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_144" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_144"/>
     <AEPEncoding>
      <AEPNode expr="BIT 48 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="17" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_66" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_143" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_143"/>
     <AEPEncoding>
      <AEPNode expr="BIT 47 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="18" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_67" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_142" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_142"/>
     <AEPEncoding>
      <AEPNode expr="BIT 47 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="18" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_68" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_141" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_141"/>
     <AEPEncoding>
      <AEPNode expr="BIT 47 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="18" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_69" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_140" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_140"/>
     <AEPEncoding>
      <AEPNode expr="BIT 46 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="19" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_70" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_139" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_139"/>
     <AEPEncoding>
      <AEPNode expr="BIT 46 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="19" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_71" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_138" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_138"/>
     <AEPEncoding>
      <AEPNode expr="BIT 46 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="19" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_72" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_137" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_137"/>
     <AEPEncoding>
      <AEPNode expr="BIT 45 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="20" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_73" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_136" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_136"/>
     <AEPEncoding>
      <AEPNode expr="BIT 45 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="20" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_74" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_135" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_135"/>
     <AEPEncoding>
      <AEPNode expr="BIT 45 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="20" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_75" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_134" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_134"/>
     <AEPEncoding>
      <AEPNode expr="BIT 44 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="21" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_76" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_133" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_133"/>
     <AEPEncoding>
      <AEPNode expr="BIT 44 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="21" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_77" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_132" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_132"/>
     <AEPEncoding>
      <AEPNode expr="BIT 44 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="21" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_78" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_131" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_131"/>
     <AEPEncoding>
      <AEPNode expr="BIT 43 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="22" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_79" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_130" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_130"/>
     <AEPEncoding>
      <AEPNode expr="BIT 43 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="22" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_80" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_129" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_129"/>
     <AEPEncoding>
      <AEPNode expr="BIT 43 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="22" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_81" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_128" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_128"/>
     <AEPEncoding>
      <AEPNode expr="BIT 42 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="23" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_82" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_127" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_127"/>
     <AEPEncoding>
      <AEPNode expr="BIT 42 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="23" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_83" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_126" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_126"/>
     <AEPEncoding>
      <AEPNode expr="BIT 42 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="23" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_84" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_125" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_125"/>
     <AEPEncoding>
      <AEPNode expr="BIT 41 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="24" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_85" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_124" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_124"/>
     <AEPEncoding>
      <AEPNode expr="BIT 41 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="24" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_86" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_123" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_123"/>
     <AEPEncoding>
      <AEPNode expr="BIT 41 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="24" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_87" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_122" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_122"/>
     <AEPEncoding>
      <AEPNode expr="BIT 40 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="25" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_88" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_121" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_121"/>
     <AEPEncoding>
      <AEPNode expr="BIT 40 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="25" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_89" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_120" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_120"/>
     <AEPEncoding>
      <AEPNode expr="BIT 40 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="25" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_90" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_119" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_119"/>
     <AEPEncoding>
      <AEPNode expr="BIT 39 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="26" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_91" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_118" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_118"/>
     <AEPEncoding>
      <AEPNode expr="BIT 39 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="26" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_92" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_117" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_117"/>
     <AEPEncoding>
      <AEPNode expr="BIT 39 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="26" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_93" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_116" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_116"/>
     <AEPEncoding>
      <AEPNode expr="BIT 38 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="27" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_94" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_115" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_115"/>
     <AEPEncoding>
      <AEPNode expr="BIT 38 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="27" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_95" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_114" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_114"/>
     <AEPEncoding>
      <AEPNode expr="BIT 38 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="27" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_96" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_113" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_113"/>
     <AEPEncoding>
      <AEPNode expr="BIT 37 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="28" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_97" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_112" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_112"/>
     <AEPEncoding>
      <AEPNode expr="BIT 37 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="28" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_98" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_111" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_111"/>
     <AEPEncoding>
      <AEPNode expr="BIT 37 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="28" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_99" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_110" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_110"/>
     <AEPEncoding>
      <AEPNode expr="BIT 36 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="29" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_100" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_109" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_109"/>
     <AEPEncoding>
      <AEPNode expr="BIT 36 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="29" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_101" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_108" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_108"/>
     <AEPEncoding>
      <AEPNode expr="BIT 36 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="29" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_102" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_107" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_107"/>
     <AEPEncoding>
      <AEPNode expr="BIT 35 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="30" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_103" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_106" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_106"/>
     <AEPEncoding>
      <AEPNode expr="BIT 35 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="30" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_104" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_105" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_105"/>
     <AEPEncoding>
      <AEPNode expr="BIT 35 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="30" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_105" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_104" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_104"/>
     <AEPEncoding>
      <AEPNode expr="BIT 34 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="31" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_106" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_103" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_103"/>
     <AEPEncoding>
      <AEPNode expr="BIT 34 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="31" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_107" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_102" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_102"/>
     <AEPEncoding>
      <AEPNode expr="BIT 34 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="31" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_108" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_101" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_101"/>
     <AEPEncoding>
      <AEPNode expr="BIT 33 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="32" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_109" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_100" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_100"/>
     <AEPEncoding>
      <AEPNode expr="BIT 33 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="32" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_110" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_99" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_99"/>
     <AEPEncoding>
      <AEPNode expr="BIT 33 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="32" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_111" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_98" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_98"/>
     <AEPEncoding>
      <AEPNode expr="BIT 32 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="33" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_112" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_97" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_97"/>
     <AEPEncoding>
      <AEPNode expr="BIT 32 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="33" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_113" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_96" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_96"/>
     <AEPEncoding>
      <AEPNode expr="BIT 32 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="33" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_114" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_95" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_95"/>
     <AEPEncoding>
      <AEPNode expr="BIT 31 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="34" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_115" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_94" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_94"/>
     <AEPEncoding>
      <AEPNode expr="BIT 31 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="34" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_116" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_93" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_93"/>
     <AEPEncoding>
      <AEPNode expr="BIT 31 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="34" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_117" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_92" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_92"/>
     <AEPEncoding>
      <AEPNode expr="BIT 30 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="35" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_118" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_91" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_91"/>
     <AEPEncoding>
      <AEPNode expr="BIT 30 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="35" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_119" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_90" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_90"/>
     <AEPEncoding>
      <AEPNode expr="BIT 30 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="35" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_120" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_89" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_89"/>
     <AEPEncoding>
      <AEPNode expr="BIT 29 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="36" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_121" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_88" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_88"/>
     <AEPEncoding>
      <AEPNode expr="BIT 29 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="36" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_122" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_87" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_87"/>
     <AEPEncoding>
      <AEPNode expr="BIT 29 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="36" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_123" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_86" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_86"/>
     <AEPEncoding>
      <AEPNode expr="BIT 28 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="37" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_124" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_85" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_85"/>
     <AEPEncoding>
      <AEPNode expr="BIT 28 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="37" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_125" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_84" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_84"/>
     <AEPEncoding>
      <AEPNode expr="BIT 28 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="37" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_126" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_83" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_83"/>
     <AEPEncoding>
      <AEPNode expr="BIT 27 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="38" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_127" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_82" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_82"/>
     <AEPEncoding>
      <AEPNode expr="BIT 27 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="38" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_128" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_81" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_81"/>
     <AEPEncoding>
      <AEPNode expr="BIT 27 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="38" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_129" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_80" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_80"/>
     <AEPEncoding>
      <AEPNode expr="BIT 26 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="39" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_130" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_79" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_79"/>
     <AEPEncoding>
      <AEPNode expr="BIT 26 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="39" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_131" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_78" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_78"/>
     <AEPEncoding>
      <AEPNode expr="BIT 26 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="39" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_132" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_77" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_77"/>
     <AEPEncoding>
      <AEPNode expr="BIT 25 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="40" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_133" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_76" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_76"/>
     <AEPEncoding>
      <AEPNode expr="BIT 25 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="40" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_134" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_75" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_75"/>
     <AEPEncoding>
      <AEPNode expr="BIT 25 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="40" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_135" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_74" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_74"/>
     <AEPEncoding>
      <AEPNode expr="BIT 24 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="41" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_136" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_73" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_73"/>
     <AEPEncoding>
      <AEPNode expr="BIT 24 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="41" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_137" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_72" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_72"/>
     <AEPEncoding>
      <AEPNode expr="BIT 24 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="41" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_138" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_71" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_71"/>
     <AEPEncoding>
      <AEPNode expr="BIT 23 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="42" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_139" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_70" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_70"/>
     <AEPEncoding>
      <AEPNode expr="BIT 23 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="42" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_140" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_69" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_69"/>
     <AEPEncoding>
      <AEPNode expr="BIT 23 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="42" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_141" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_68" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_68"/>
     <AEPEncoding>
      <AEPNode expr="BIT 22 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="43" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_142" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_67" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_67"/>
     <AEPEncoding>
      <AEPNode expr="BIT 22 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="43" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_143" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_66" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_66"/>
     <AEPEncoding>
      <AEPNode expr="BIT 22 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="43" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_144" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_65" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_65"/>
     <AEPEncoding>
      <AEPNode expr="BIT 21 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="44" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_145" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_64" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_64"/>
     <AEPEncoding>
      <AEPNode expr="BIT 21 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="44" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_146" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_63" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_63"/>
     <AEPEncoding>
      <AEPNode expr="BIT 21 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="44" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_147" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_62" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_62"/>
     <AEPEncoding>
      <AEPNode expr="BIT 20 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="45" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_148" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_61" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_61"/>
     <AEPEncoding>
      <AEPNode expr="BIT 20 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="45" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_149" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_60" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_60"/>
     <AEPEncoding>
      <AEPNode expr="BIT 20 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="45" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_150" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_59" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_59"/>
     <AEPEncoding>
      <AEPNode expr="BIT 19 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="46" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_151" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_58" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_58"/>
     <AEPEncoding>
      <AEPNode expr="BIT 19 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="46" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_152" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_57" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_57"/>
     <AEPEncoding>
      <AEPNode expr="BIT 19 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="46" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_153" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_56" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_56"/>
     <AEPEncoding>
      <AEPNode expr="BIT 18 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="47" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_154" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_55" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_55"/>
     <AEPEncoding>
      <AEPNode expr="BIT 18 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="47" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_155" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_54" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_54"/>
     <AEPEncoding>
      <AEPNode expr="BIT 18 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="47" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_156" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_53" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_53"/>
     <AEPEncoding>
      <AEPNode expr="BIT 17 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="48" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_157" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_52" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_52"/>
     <AEPEncoding>
      <AEPNode expr="BIT 17 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="48" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_158" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_51" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_51"/>
     <AEPEncoding>
      <AEPNode expr="BIT 17 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="48" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_159" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_50" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_50"/>
     <AEPEncoding>
      <AEPNode expr="BIT 16 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="49" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_160" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_49" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_49"/>
     <AEPEncoding>
      <AEPNode expr="BIT 16 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="49" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_161" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_48" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_48"/>
     <AEPEncoding>
      <AEPNode expr="BIT 16 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="49" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_162" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_47" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_47"/>
     <AEPEncoding>
      <AEPNode expr="BIT 15 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="50" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_163" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_46" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_46"/>
     <AEPEncoding>
      <AEPNode expr="BIT 15 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="50" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_164" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_45" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_45"/>
     <AEPEncoding>
      <AEPNode expr="BIT 15 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="50" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_165" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_44" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_44"/>
     <AEPEncoding>
      <AEPNode expr="BIT 14 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="51" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_166" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_43" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_43"/>
     <AEPEncoding>
      <AEPNode expr="BIT 14 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="51" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_167" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_42" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_42"/>
     <AEPEncoding>
      <AEPNode expr="BIT 14 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="51" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_168" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_41" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_41"/>
     <AEPEncoding>
      <AEPNode expr="BIT 13 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="52" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_169" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_40" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_40"/>
     <AEPEncoding>
      <AEPNode expr="BIT 13 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="52" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_170" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_39" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_39"/>
     <AEPEncoding>
      <AEPNode expr="BIT 13 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="52" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_171" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_38" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_38"/>
     <AEPEncoding>
      <AEPNode expr="BIT 12 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="53" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_172" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_37" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_37"/>
     <AEPEncoding>
      <AEPNode expr="BIT 12 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="53" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_173" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_36" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_36"/>
     <AEPEncoding>
      <AEPNode expr="BIT 12 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="53" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_174" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_35" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_35"/>
     <AEPEncoding>
      <AEPNode expr="BIT 11 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="54" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_175" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_34" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_34"/>
     <AEPEncoding>
      <AEPNode expr="BIT 11 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="54" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_176" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_33" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_33"/>
     <AEPEncoding>
      <AEPNode expr="BIT 11 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="54" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_177" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_32" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_32"/>
     <AEPEncoding>
      <AEPNode expr="BIT 10 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="55" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_178" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_31" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_31"/>
     <AEPEncoding>
      <AEPNode expr="BIT 10 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="55" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_179" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_30" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_30"/>
     <AEPEncoding>
      <AEPNode expr="BIT 10 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="55" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_180" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_29" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_29"/>
     <AEPEncoding>
      <AEPNode expr="BIT 9 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="56" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_181" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_28" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_28"/>
     <AEPEncoding>
      <AEPNode expr="BIT 9 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="56" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_182" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_27" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_27"/>
     <AEPEncoding>
      <AEPNode expr="BIT 9 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="56" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_183" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_26" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_26"/>
     <AEPEncoding>
      <AEPNode expr="BIT 8 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="57" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_184" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_25" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_25"/>
     <AEPEncoding>
      <AEPNode expr="BIT 8 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="57" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_185" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_24" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_24"/>
     <AEPEncoding>
      <AEPNode expr="BIT 8 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="57" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_186" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_23" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_23"/>
     <AEPEncoding>
      <AEPNode expr="BIT 7 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="58" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_187" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_22" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_22"/>
     <AEPEncoding>
      <AEPNode expr="BIT 7 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="58" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_188" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_21" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_21"/>
     <AEPEncoding>
      <AEPNode expr="BIT 7 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="58" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_189" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_20" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_20"/>
     <AEPEncoding>
      <AEPNode expr="BIT 6 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="59" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_190" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_19" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_19"/>
     <AEPEncoding>
      <AEPNode expr="BIT 6 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="59" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_191" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_18" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_18"/>
     <AEPEncoding>
      <AEPNode expr="BIT 6 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="59" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_192" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_17" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_17"/>
     <AEPEncoding>
      <AEPNode expr="BIT 5 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="60" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_193" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_16" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_16"/>
     <AEPEncoding>
      <AEPNode expr="BIT 5 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="60" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_194" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_15" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_15"/>
     <AEPEncoding>
      <AEPNode expr="BIT 5 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="60" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_195" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_14" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_14"/>
     <AEPEncoding>
      <AEPNode expr="BIT 4 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="61" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_196" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_13" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_13"/>
     <AEPEncoding>
      <AEPNode expr="BIT 4 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="61" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_197" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_12" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_12"/>
     <AEPEncoding>
      <AEPNode expr="BIT 4 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="61" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_198" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_11" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_11"/>
     <AEPEncoding>
      <AEPNode expr="BIT 3 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="62" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_199" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_10" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_10"/>
     <AEPEncoding>
      <AEPNode expr="BIT 3 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="62" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_200" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_9" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_9"/>
     <AEPEncoding>
      <AEPNode expr="BIT 3 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="62" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_201" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_8" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_8"/>
     <AEPEncoding>
      <AEPNode expr="BIT 2 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="63" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_202" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_7" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_7"/>
     <AEPEncoding>
      <AEPNode expr="BIT 2 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="63" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_203" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_6" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_6"/>
     <AEPEncoding>
      <AEPNode expr="BIT 2 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="63" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_204" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_5" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_5"/>
     <AEPEncoding>
      <AEPNode expr="BIT 1 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="64" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_205" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_4" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_4"/>
     <AEPEncoding>
      <AEPNode expr="BIT 1 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="64" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_206" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_3" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_3"/>
     <AEPEncoding>
      <AEPNode expr="BIT 1 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="64" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_207" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_2" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_2"/>
     <AEPEncoding>
      <AEPNode expr="BIT 0 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="65" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_208" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_1"/>
     <AEPEncoding>
      <AEPNode expr="BIT 0 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="65" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_209" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_0"/>
     <AEPEncoding>
      <AEPNode expr="BIT 0 of (aux_mux[0] | aux_mux_or[(0 + 1)])" conditionId="65" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_210" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_194" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_194"/>
     <AEPEncoding>
      <AEPNode expr="BIT 64 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="1" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_211" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_193" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_193"/>
     <AEPEncoding>
      <AEPNode expr="BIT 64 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="1" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_212" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_192" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_192"/>
     <AEPEncoding>
      <AEPNode expr="BIT 64 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="1" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_213" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_191" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_191"/>
     <AEPEncoding>
      <AEPNode expr="BIT 63 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="2" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_214" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_190" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_190"/>
     <AEPEncoding>
      <AEPNode expr="BIT 63 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="2" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_215" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_189" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_189"/>
     <AEPEncoding>
      <AEPNode expr="BIT 63 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="2" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_216" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_188" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_188"/>
     <AEPEncoding>
      <AEPNode expr="BIT 62 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="3" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_217" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_187" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_187"/>
     <AEPEncoding>
      <AEPNode expr="BIT 62 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="3" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_218" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_186" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_186"/>
     <AEPEncoding>
      <AEPNode expr="BIT 62 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="3" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_219" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_185" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_185"/>
     <AEPEncoding>
      <AEPNode expr="BIT 61 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="4" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_220" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_184" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_184"/>
     <AEPEncoding>
      <AEPNode expr="BIT 61 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="4" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_221" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_183" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_183"/>
     <AEPEncoding>
      <AEPNode expr="BIT 61 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="4" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_222" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_182" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_182"/>
     <AEPEncoding>
      <AEPNode expr="BIT 60 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="5" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_223" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_181" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_181"/>
     <AEPEncoding>
      <AEPNode expr="BIT 60 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="5" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_224" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_180" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_180"/>
     <AEPEncoding>
      <AEPNode expr="BIT 60 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="5" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_225" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_179" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_179"/>
     <AEPEncoding>
      <AEPNode expr="BIT 59 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="6" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_226" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_178" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_178"/>
     <AEPEncoding>
      <AEPNode expr="BIT 59 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="6" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_227" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_177" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_177"/>
     <AEPEncoding>
      <AEPNode expr="BIT 59 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="6" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_228" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_176" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_176"/>
     <AEPEncoding>
      <AEPNode expr="BIT 58 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="7" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_229" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_175" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_175"/>
     <AEPEncoding>
      <AEPNode expr="BIT 58 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="7" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_230" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_174" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_174"/>
     <AEPEncoding>
      <AEPNode expr="BIT 58 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="7" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_231" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_173" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_173"/>
     <AEPEncoding>
      <AEPNode expr="BIT 57 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="8" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_232" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_172" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_172"/>
     <AEPEncoding>
      <AEPNode expr="BIT 57 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="8" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_233" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_171" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_171"/>
     <AEPEncoding>
      <AEPNode expr="BIT 57 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="8" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_234" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_170" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_170"/>
     <AEPEncoding>
      <AEPNode expr="BIT 56 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="9" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_235" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_169" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_169"/>
     <AEPEncoding>
      <AEPNode expr="BIT 56 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="9" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_236" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_168" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_168"/>
     <AEPEncoding>
      <AEPNode expr="BIT 56 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="9" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_237" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_167" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_167"/>
     <AEPEncoding>
      <AEPNode expr="BIT 55 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="10" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_238" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_166" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_166"/>
     <AEPEncoding>
      <AEPNode expr="BIT 55 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="10" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_239" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_165" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_165"/>
     <AEPEncoding>
      <AEPNode expr="BIT 55 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="10" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_240" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_164" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_164"/>
     <AEPEncoding>
      <AEPNode expr="BIT 54 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="11" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_241" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_163" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_163"/>
     <AEPEncoding>
      <AEPNode expr="BIT 54 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="11" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_242" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_162" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_162"/>
     <AEPEncoding>
      <AEPNode expr="BIT 54 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="11" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_243" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_161" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_161"/>
     <AEPEncoding>
      <AEPNode expr="BIT 53 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="12" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_244" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_160" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_160"/>
     <AEPEncoding>
      <AEPNode expr="BIT 53 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="12" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_245" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_159" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_159"/>
     <AEPEncoding>
      <AEPNode expr="BIT 53 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="12" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_246" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_158" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_158"/>
     <AEPEncoding>
      <AEPNode expr="BIT 52 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="13" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_247" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_157" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_157"/>
     <AEPEncoding>
      <AEPNode expr="BIT 52 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="13" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_248" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_156" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_156"/>
     <AEPEncoding>
      <AEPNode expr="BIT 52 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="13" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_249" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_155" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_155"/>
     <AEPEncoding>
      <AEPNode expr="BIT 51 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="14" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_250" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_154" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_154"/>
     <AEPEncoding>
      <AEPNode expr="BIT 51 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="14" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_251" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_153" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_153"/>
     <AEPEncoding>
      <AEPNode expr="BIT 51 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="14" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_252" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_152" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_152"/>
     <AEPEncoding>
      <AEPNode expr="BIT 50 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="15" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_253" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_151" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_151"/>
     <AEPEncoding>
      <AEPNode expr="BIT 50 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="15" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_254" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_150" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_150"/>
     <AEPEncoding>
      <AEPNode expr="BIT 50 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="15" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_255" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_149" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_149"/>
     <AEPEncoding>
      <AEPNode expr="BIT 49 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="16" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_256" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_148" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_148"/>
     <AEPEncoding>
      <AEPNode expr="BIT 49 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="16" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_257" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_147" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_147"/>
     <AEPEncoding>
      <AEPNode expr="BIT 49 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="16" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_258" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_146" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_146"/>
     <AEPEncoding>
      <AEPNode expr="BIT 48 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="17" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_259" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_145" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_145"/>
     <AEPEncoding>
      <AEPNode expr="BIT 48 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="17" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_260" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_144" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_144"/>
     <AEPEncoding>
      <AEPNode expr="BIT 48 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="17" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_261" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_143" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_143"/>
     <AEPEncoding>
      <AEPNode expr="BIT 47 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="18" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_262" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_142" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_142"/>
     <AEPEncoding>
      <AEPNode expr="BIT 47 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="18" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_263" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_141" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_141"/>
     <AEPEncoding>
      <AEPNode expr="BIT 47 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="18" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_264" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_140" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_140"/>
     <AEPEncoding>
      <AEPNode expr="BIT 46 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="19" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_265" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_139" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_139"/>
     <AEPEncoding>
      <AEPNode expr="BIT 46 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="19" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_266" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_138" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_138"/>
     <AEPEncoding>
      <AEPNode expr="BIT 46 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="19" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_267" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_137" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_137"/>
     <AEPEncoding>
      <AEPNode expr="BIT 45 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="20" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_268" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_136" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_136"/>
     <AEPEncoding>
      <AEPNode expr="BIT 45 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="20" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_269" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_135" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_135"/>
     <AEPEncoding>
      <AEPNode expr="BIT 45 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="20" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_270" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_134" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_134"/>
     <AEPEncoding>
      <AEPNode expr="BIT 44 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="21" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_271" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_133" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_133"/>
     <AEPEncoding>
      <AEPNode expr="BIT 44 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="21" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_272" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_132" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_132"/>
     <AEPEncoding>
      <AEPNode expr="BIT 44 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="21" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_273" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_131" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_131"/>
     <AEPEncoding>
      <AEPNode expr="BIT 43 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="22" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_274" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_130" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_130"/>
     <AEPEncoding>
      <AEPNode expr="BIT 43 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="22" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_275" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_129" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_129"/>
     <AEPEncoding>
      <AEPNode expr="BIT 43 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="22" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_276" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_128" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_128"/>
     <AEPEncoding>
      <AEPNode expr="BIT 42 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="23" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_277" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_127" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_127"/>
     <AEPEncoding>
      <AEPNode expr="BIT 42 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="23" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_278" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_126" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_126"/>
     <AEPEncoding>
      <AEPNode expr="BIT 42 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="23" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_279" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_125" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_125"/>
     <AEPEncoding>
      <AEPNode expr="BIT 41 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="24" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_280" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_124" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_124"/>
     <AEPEncoding>
      <AEPNode expr="BIT 41 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="24" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_281" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_123" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_123"/>
     <AEPEncoding>
      <AEPNode expr="BIT 41 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="24" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_282" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_122" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_122"/>
     <AEPEncoding>
      <AEPNode expr="BIT 40 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="25" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_283" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_121" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_121"/>
     <AEPEncoding>
      <AEPNode expr="BIT 40 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="25" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_284" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_120" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_120"/>
     <AEPEncoding>
      <AEPNode expr="BIT 40 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="25" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_285" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_119" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_119"/>
     <AEPEncoding>
      <AEPNode expr="BIT 39 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="26" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_286" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_118" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_118"/>
     <AEPEncoding>
      <AEPNode expr="BIT 39 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="26" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_287" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_117" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_117"/>
     <AEPEncoding>
      <AEPNode expr="BIT 39 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="26" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_288" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_116" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_116"/>
     <AEPEncoding>
      <AEPNode expr="BIT 38 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="27" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_289" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_115" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_115"/>
     <AEPEncoding>
      <AEPNode expr="BIT 38 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="27" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_290" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_114" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_114"/>
     <AEPEncoding>
      <AEPNode expr="BIT 38 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="27" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_291" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_113" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_113"/>
     <AEPEncoding>
      <AEPNode expr="BIT 37 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="28" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_292" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_112" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_112"/>
     <AEPEncoding>
      <AEPNode expr="BIT 37 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="28" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_293" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_111" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_111"/>
     <AEPEncoding>
      <AEPNode expr="BIT 37 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="28" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_294" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_110" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_110"/>
     <AEPEncoding>
      <AEPNode expr="BIT 36 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="29" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_295" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_109" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_109"/>
     <AEPEncoding>
      <AEPNode expr="BIT 36 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="29" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_296" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_108" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_108"/>
     <AEPEncoding>
      <AEPNode expr="BIT 36 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="29" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_297" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_107" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_107"/>
     <AEPEncoding>
      <AEPNode expr="BIT 35 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="30" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_298" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_106" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_106"/>
     <AEPEncoding>
      <AEPNode expr="BIT 35 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="30" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_299" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_105" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_105"/>
     <AEPEncoding>
      <AEPNode expr="BIT 35 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="30" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_300" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_104" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_104"/>
     <AEPEncoding>
      <AEPNode expr="BIT 34 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="31" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_301" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_103" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_103"/>
     <AEPEncoding>
      <AEPNode expr="BIT 34 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="31" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_302" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_102" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_102"/>
     <AEPEncoding>
      <AEPNode expr="BIT 34 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="31" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_303" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_101" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_101"/>
     <AEPEncoding>
      <AEPNode expr="BIT 33 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="32" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_304" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_100" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_100"/>
     <AEPEncoding>
      <AEPNode expr="BIT 33 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="32" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_305" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_99" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_99"/>
     <AEPEncoding>
      <AEPNode expr="BIT 33 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="32" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_306" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_98" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_98"/>
     <AEPEncoding>
      <AEPNode expr="BIT 32 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="33" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_307" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_97" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_97"/>
     <AEPEncoding>
      <AEPNode expr="BIT 32 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="33" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_308" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_96" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_96"/>
     <AEPEncoding>
      <AEPNode expr="BIT 32 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="33" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_309" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_95" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_95"/>
     <AEPEncoding>
      <AEPNode expr="BIT 31 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="34" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_310" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_94" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_94"/>
     <AEPEncoding>
      <AEPNode expr="BIT 31 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="34" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_311" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_93" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_93"/>
     <AEPEncoding>
      <AEPNode expr="BIT 31 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="34" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_312" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_92" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_92"/>
     <AEPEncoding>
      <AEPNode expr="BIT 30 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="35" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_313" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_91" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_91"/>
     <AEPEncoding>
      <AEPNode expr="BIT 30 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="35" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_314" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_90" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_90"/>
     <AEPEncoding>
      <AEPNode expr="BIT 30 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="35" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_315" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_89" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_89"/>
     <AEPEncoding>
      <AEPNode expr="BIT 29 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="36" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_316" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_88" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_88"/>
     <AEPEncoding>
      <AEPNode expr="BIT 29 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="36" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_317" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_87" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_87"/>
     <AEPEncoding>
      <AEPNode expr="BIT 29 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="36" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_318" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_86" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_86"/>
     <AEPEncoding>
      <AEPNode expr="BIT 28 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="37" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_319" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_85" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_85"/>
     <AEPEncoding>
      <AEPNode expr="BIT 28 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="37" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_320" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_84" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_84"/>
     <AEPEncoding>
      <AEPNode expr="BIT 28 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="37" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_321" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_83" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_83"/>
     <AEPEncoding>
      <AEPNode expr="BIT 27 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="38" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_322" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_82" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_82"/>
     <AEPEncoding>
      <AEPNode expr="BIT 27 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="38" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_323" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_81" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_81"/>
     <AEPEncoding>
      <AEPNode expr="BIT 27 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="38" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_324" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_80" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_80"/>
     <AEPEncoding>
      <AEPNode expr="BIT 26 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="39" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_325" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_79" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_79"/>
     <AEPEncoding>
      <AEPNode expr="BIT 26 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="39" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_326" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_78" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_78"/>
     <AEPEncoding>
      <AEPNode expr="BIT 26 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="39" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_327" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_77" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_77"/>
     <AEPEncoding>
      <AEPNode expr="BIT 25 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="40" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_328" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_76" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_76"/>
     <AEPEncoding>
      <AEPNode expr="BIT 25 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="40" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_329" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_75" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_75"/>
     <AEPEncoding>
      <AEPNode expr="BIT 25 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="40" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_330" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_74" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_74"/>
     <AEPEncoding>
      <AEPNode expr="BIT 24 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="41" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_331" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_73" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_73"/>
     <AEPEncoding>
      <AEPNode expr="BIT 24 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="41" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_332" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_72" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_72"/>
     <AEPEncoding>
      <AEPNode expr="BIT 24 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="41" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_333" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_71" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_71"/>
     <AEPEncoding>
      <AEPNode expr="BIT 23 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="42" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_334" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_70" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_70"/>
     <AEPEncoding>
      <AEPNode expr="BIT 23 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="42" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_335" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_69" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_69"/>
     <AEPEncoding>
      <AEPNode expr="BIT 23 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="42" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_336" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_68" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_68"/>
     <AEPEncoding>
      <AEPNode expr="BIT 22 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="43" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_337" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_67" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_67"/>
     <AEPEncoding>
      <AEPNode expr="BIT 22 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="43" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_338" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_66" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_66"/>
     <AEPEncoding>
      <AEPNode expr="BIT 22 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="43" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_339" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_65" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_65"/>
     <AEPEncoding>
      <AEPNode expr="BIT 21 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="44" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_340" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_64" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_64"/>
     <AEPEncoding>
      <AEPNode expr="BIT 21 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="44" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_341" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_63" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_63"/>
     <AEPEncoding>
      <AEPNode expr="BIT 21 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="44" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_342" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_62" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_62"/>
     <AEPEncoding>
      <AEPNode expr="BIT 20 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="45" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_343" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_61" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_61"/>
     <AEPEncoding>
      <AEPNode expr="BIT 20 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="45" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_344" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_60" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_60"/>
     <AEPEncoding>
      <AEPNode expr="BIT 20 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="45" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_345" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_59" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_59"/>
     <AEPEncoding>
      <AEPNode expr="BIT 19 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="46" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_346" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_58" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_58"/>
     <AEPEncoding>
      <AEPNode expr="BIT 19 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="46" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_347" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_57" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_57"/>
     <AEPEncoding>
      <AEPNode expr="BIT 19 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="46" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_348" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_56" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_56"/>
     <AEPEncoding>
      <AEPNode expr="BIT 18 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="47" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_349" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_55" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_55"/>
     <AEPEncoding>
      <AEPNode expr="BIT 18 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="47" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_350" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_54" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_54"/>
     <AEPEncoding>
      <AEPNode expr="BIT 18 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="47" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_351" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_53" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_53"/>
     <AEPEncoding>
      <AEPNode expr="BIT 17 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="48" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_352" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_52" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_52"/>
     <AEPEncoding>
      <AEPNode expr="BIT 17 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="48" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_353" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_51" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_51"/>
     <AEPEncoding>
      <AEPNode expr="BIT 17 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="48" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_354" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_50" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_50"/>
     <AEPEncoding>
      <AEPNode expr="BIT 16 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="49" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_355" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_49" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_49"/>
     <AEPEncoding>
      <AEPNode expr="BIT 16 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="49" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_356" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_48" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_48"/>
     <AEPEncoding>
      <AEPNode expr="BIT 16 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="49" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_357" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_47" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_47"/>
     <AEPEncoding>
      <AEPNode expr="BIT 15 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="50" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_358" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_46" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_46"/>
     <AEPEncoding>
      <AEPNode expr="BIT 15 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="50" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_359" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_45" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_45"/>
     <AEPEncoding>
      <AEPNode expr="BIT 15 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="50" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_360" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_44" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_44"/>
     <AEPEncoding>
      <AEPNode expr="BIT 14 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="51" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_361" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_43" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_43"/>
     <AEPEncoding>
      <AEPNode expr="BIT 14 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="51" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_362" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_42" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_42"/>
     <AEPEncoding>
      <AEPNode expr="BIT 14 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="51" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_363" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_41" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_41"/>
     <AEPEncoding>
      <AEPNode expr="BIT 13 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="52" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_364" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_40" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_40"/>
     <AEPEncoding>
      <AEPNode expr="BIT 13 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="52" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_365" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_39" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_39"/>
     <AEPEncoding>
      <AEPNode expr="BIT 13 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="52" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_366" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_38" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_38"/>
     <AEPEncoding>
      <AEPNode expr="BIT 12 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="53" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_367" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_37" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_37"/>
     <AEPEncoding>
      <AEPNode expr="BIT 12 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="53" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_368" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_36" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_36"/>
     <AEPEncoding>
      <AEPNode expr="BIT 12 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="53" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_369" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_35" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_35"/>
     <AEPEncoding>
      <AEPNode expr="BIT 11 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="54" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_370" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_34" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_34"/>
     <AEPEncoding>
      <AEPNode expr="BIT 11 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="54" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_371" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_33" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_33"/>
     <AEPEncoding>
      <AEPNode expr="BIT 11 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="54" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_372" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_32" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_32"/>
     <AEPEncoding>
      <AEPNode expr="BIT 10 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="55" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_373" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_31" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_31"/>
     <AEPEncoding>
      <AEPNode expr="BIT 10 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="55" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_374" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_30" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_30"/>
     <AEPEncoding>
      <AEPNode expr="BIT 10 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="55" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_375" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_29" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_29"/>
     <AEPEncoding>
      <AEPNode expr="BIT 9 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="56" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_376" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_28" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_28"/>
     <AEPEncoding>
      <AEPNode expr="BIT 9 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="56" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_377" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_27" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_27"/>
     <AEPEncoding>
      <AEPNode expr="BIT 9 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="56" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_378" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_26" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_26"/>
     <AEPEncoding>
      <AEPNode expr="BIT 8 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="57" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_379" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_25" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_25"/>
     <AEPEncoding>
      <AEPNode expr="BIT 8 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="57" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_380" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_24" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_24"/>
     <AEPEncoding>
      <AEPNode expr="BIT 8 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="57" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_381" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_23" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_23"/>
     <AEPEncoding>
      <AEPNode expr="BIT 7 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="58" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_382" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_22" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_22"/>
     <AEPEncoding>
      <AEPNode expr="BIT 7 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="58" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_383" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_21" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_21"/>
     <AEPEncoding>
      <AEPNode expr="BIT 7 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="58" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_384" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_20" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_20"/>
     <AEPEncoding>
      <AEPNode expr="BIT 6 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="59" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_385" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_19" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_19"/>
     <AEPEncoding>
      <AEPNode expr="BIT 6 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="59" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_386" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_18" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_18"/>
     <AEPEncoding>
      <AEPNode expr="BIT 6 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="59" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_387" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_17" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_17"/>
     <AEPEncoding>
      <AEPNode expr="BIT 5 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="60" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_388" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_16" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_16"/>
     <AEPEncoding>
      <AEPNode expr="BIT 5 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="60" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_389" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_15" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_15"/>
     <AEPEncoding>
      <AEPNode expr="BIT 5 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="60" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_390" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_14" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_14"/>
     <AEPEncoding>
      <AEPNode expr="BIT 4 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="61" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_391" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_13" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_13"/>
     <AEPEncoding>
      <AEPNode expr="BIT 4 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="61" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_392" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_12" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_12"/>
     <AEPEncoding>
      <AEPNode expr="BIT 4 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="61" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_393" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_11" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_11"/>
     <AEPEncoding>
      <AEPNode expr="BIT 3 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="62" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_394" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_10" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_10"/>
     <AEPEncoding>
      <AEPNode expr="BIT 3 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="62" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_395" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_9" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_9"/>
     <AEPEncoding>
      <AEPNode expr="BIT 3 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="62" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_396" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_8" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_8"/>
     <AEPEncoding>
      <AEPNode expr="BIT 2 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="63" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_397" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_7" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_7"/>
     <AEPEncoding>
      <AEPNode expr="BIT 2 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="63" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_398" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_6" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_6"/>
     <AEPEncoding>
      <AEPNode expr="BIT 2 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="63" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_399" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_5" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_5"/>
     <AEPEncoding>
      <AEPNode expr="BIT 1 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="64" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_400" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_4" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_4"/>
     <AEPEncoding>
      <AEPNode expr="BIT 1 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="64" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_401" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_3" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_3"/>
     <AEPEncoding>
      <AEPNode expr="BIT 1 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="64" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_402" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_2" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_2"/>
     <AEPEncoding>
      <AEPNode expr="BIT 0 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="65" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_403" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_1"/>
     <AEPEncoding>
      <AEPNode expr="BIT 0 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="65" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_404" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_0"/>
     <AEPEncoding>
      <AEPNode expr="BIT 0 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="65" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_405" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="291">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_2_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_2_0"/>
     <AEPEncoding>
      <AEPNode expr="(count == 3'b0)" conditionId="0" vector="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_406" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="291">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_2_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_2_1"/>
     <AEPEncoding>
      <AEPNode expr="(count == 3'b0)" conditionId="0" vector="1"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_407" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="298">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_3_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_3_0"/>
     <AEPEncoding>
      <AEPNode expr="(count == depth)" conditionId="0" vector="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_408" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="298">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_3_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_3_1"/>
     <AEPEncoding>
      <AEPNode expr="(count == depth)" conditionId="0" vector="1"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_409" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="306">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_5_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_5_0"/>
     <AEPEncoding>
      <AEPNode expr="((count == 3'b0) ? ({1'b0}) : ({1'b1}))" conditionId="0" vector="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_410" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="306">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_5_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_5_1"/>
     <AEPEncoding>
      <AEPNode expr="((count == 3'b0) ? ({1'b0}) : ({1'b1}))" conditionId="0" vector="1"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_411" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="306">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_4_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_4_0"/>
     <AEPEncoding>
      <AEPNode expr="(count == 3'b0)" conditionId="1" vector="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_412" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="306">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_4_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_4_1"/>
     <AEPEncoding>
      <AEPNode expr="(count == 3'b0)" conditionId="1" vector="1"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_0" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="263">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_15" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_15"/>
     <AEPEncoding>
      <AEPNode lineType="ALWAYS" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_1" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="268">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_16" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_16"/>
     <AEPEncoding>
      <AEPNode lineType="ALWAYS" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_2" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="268">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_17" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_17"/>
     <AEPEncoding>
      <AEPNode lineType="ALWAYS" statementId="1"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_3" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="277">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_18" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_18"/>
     <AEPEncoding>
      <AEPNode lineType="ALWAYS" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_4" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_0"/>
     <AEPEncoding>
      <AEPNode lineType="ALWAYS" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_5" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="288">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_1"/>
     <AEPEncoding>
      <AEPNode lineType="ALWAYS" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_6" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="289">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_2" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_2"/>
     <AEPEncoding>
      <AEPNode lineType="CASEITEM" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_7" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="291">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_3" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_3"/>
     <AEPEncoding>
      <AEPNode lineType="CASEITEM" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_8" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="292">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_4" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_4"/>
     <AEPEncoding>
      <AEPNode lineType="IF" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_9" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="294">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_5" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_5"/>
     <AEPEncoding>
      <AEPNode lineType="ELSE" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_10" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="298">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_6" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_6"/>
     <AEPEncoding>
      <AEPNode lineType="CASEITEM" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_11" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="299">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_7" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_7"/>
     <AEPEncoding>
      <AEPNode lineType="IF" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_12" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="301">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_8" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_8"/>
     <AEPEncoding>
      <AEPNode lineType="ELSE" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_13" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="304">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_9" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_9"/>
     <AEPEncoding>
      <AEPNode lineType="CASEITEM" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_14" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="306">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_11" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_11"/>
     <AEPEncoding>
      <AEPNode lineType="AFTER_BRANCH" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_15" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="309">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_12" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_12"/>
     <AEPEncoding>
      <AEPNode lineType="ALWAYS" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_16" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="310">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_13" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_13"/>
     <AEPEncoding>
      <AEPNode lineType="IF" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_17" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="312">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_14" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_14"/>
     <AEPEncoding>
      <AEPNode lineType="ELSE" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <VariantInstance name="tec_riscv_bus.fifo_in_mbc" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="238">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
    <Property name="condition_2"/>
    <Property name="condition_3"/>
    <Property name="condition_4"/>
    <Property name="condition_5"/>
    <Property name="condition_6"/>
    <Property name="condition_7"/>
    <Property name="condition_8"/>
    <Property name="condition_9"/>
    <Property name="condition_10"/>
    <Property name="condition_11"/>
    <Property name="condition_12"/>
    <Property name="condition_13"/>
    <Property name="condition_14"/>
    <Property name="condition_15"/>
    <Property name="condition_16"/>
    <Property name="condition_17"/>
    <Property name="condition_18"/>
    <Property name="condition_19"/>
    <Property name="condition_20"/>
    <Property name="condition_21"/>
    <Property name="condition_22"/>
    <Property name="condition_23"/>
    <Property name="condition_24"/>
    <Property name="condition_25"/>
    <Property name="condition_26"/>
    <Property name="condition_27"/>
    <Property name="condition_28"/>
    <Property name="condition_29"/>
    <Property name="condition_30"/>
    <Property name="condition_31"/>
    <Property name="condition_32"/>
    <Property name="condition_33"/>
    <Property name="condition_34"/>
    <Property name="condition_35"/>
    <Property name="condition_36"/>
    <Property name="condition_37"/>
    <Property name="condition_38"/>
    <Property name="condition_39"/>
    <Property name="condition_40"/>
    <Property name="condition_41"/>
    <Property name="condition_42"/>
    <Property name="condition_43"/>
    <Property name="condition_44"/>
    <Property name="condition_45"/>
    <Property name="condition_46"/>
    <Property name="condition_47"/>
    <Property name="condition_48"/>
    <Property name="condition_49"/>
    <Property name="condition_50"/>
    <Property name="condition_51"/>
    <Property name="condition_52"/>
    <Property name="condition_53"/>
    <Property name="condition_54"/>
    <Property name="condition_55"/>
    <Property name="condition_56"/>
    <Property name="condition_57"/>
    <Property name="condition_58"/>
    <Property name="condition_59"/>
    <Property name="condition_60"/>
    <Property name="condition_61"/>
    <Property name="condition_62"/>
    <Property name="condition_63"/>
    <Property name="condition_64"/>
    <Property name="condition_65"/>
    <Property name="condition_66"/>
    <Property name="condition_67"/>
    <Property name="condition_68"/>
    <Property name="condition_69"/>
    <Property name="condition_70"/>
    <Property name="condition_71"/>
    <Property name="condition_72"/>
    <Property name="condition_73"/>
    <Property name="condition_74"/>
    <Property name="condition_75"/>
    <Property name="condition_76"/>
    <Property name="condition_77"/>
    <Property name="condition_78"/>
    <Property name="condition_79"/>
    <Property name="condition_80"/>
    <Property name="condition_81"/>
    <Property name="condition_82"/>
    <Property name="condition_83"/>
    <Property name="condition_84"/>
    <Property name="condition_85"/>
    <Property name="condition_86"/>
    <Property name="condition_87"/>
    <Property name="condition_88"/>
    <Property name="condition_89"/>
    <Property name="condition_90"/>
    <Property name="condition_91"/>
    <Property name="condition_92"/>
    <Property name="condition_93"/>
    <Property name="condition_94"/>
    <Property name="condition_95"/>
    <Property name="condition_96"/>
    <Property name="condition_97"/>
    <Property name="condition_98"/>
    <Property name="condition_99"/>
    <Property name="condition_100"/>
    <Property name="condition_101"/>
    <Property name="condition_102"/>
    <Property name="condition_103"/>
    <Property name="condition_104"/>
    <Property name="condition_105"/>
    <Property name="condition_106"/>
    <Property name="condition_107"/>
    <Property name="condition_108"/>
    <Property name="condition_109"/>
    <Property name="condition_110"/>
    <Property name="condition_111"/>
    <Property name="condition_112"/>
    <Property name="condition_113"/>
    <Property name="condition_114"/>
    <Property name="condition_115"/>
    <Property name="condition_116"/>
    <Property name="condition_117"/>
    <Property name="condition_118"/>
    <Property name="condition_119"/>
    <Property name="condition_120"/>
    <Property name="condition_121"/>
    <Property name="condition_122"/>
    <Property name="condition_123"/>
    <Property name="condition_124"/>
    <Property name="condition_125"/>
    <Property name="condition_126"/>
    <Property name="condition_127"/>
    <Property name="condition_128"/>
    <Property name="condition_129"/>
    <Property name="condition_130"/>
    <Property name="condition_131"/>
    <Property name="condition_132"/>
    <Property name="condition_133"/>
    <Property name="condition_134"/>
    <Property name="condition_135"/>
    <Property name="condition_136"/>
    <Property name="condition_137"/>
    <Property name="condition_138"/>
    <Property name="condition_139"/>
    <Property name="condition_140"/>
    <Property name="condition_141"/>
    <Property name="condition_142"/>
    <Property name="condition_143"/>
    <Property name="condition_144"/>
    <Property name="condition_145"/>
    <Property name="condition_146"/>
    <Property name="condition_147"/>
    <Property name="condition_148"/>
    <Property name="condition_149"/>
    <Property name="condition_150"/>
    <Property name="condition_151"/>
    <Property name="condition_152"/>
    <Property name="condition_153"/>
    <Property name="condition_154"/>
    <Property name="condition_155"/>
    <Property name="condition_156"/>
    <Property name="condition_157"/>
    <Property name="condition_158"/>
    <Property name="condition_159"/>
    <Property name="condition_160"/>
    <Property name="condition_161"/>
    <Property name="condition_162"/>
    <Property name="condition_163"/>
    <Property name="condition_164"/>
    <Property name="condition_165"/>
    <Property name="condition_166"/>
    <Property name="condition_167"/>
    <Property name="condition_168"/>
    <Property name="condition_169"/>
    <Property name="condition_170"/>
    <Property name="condition_171"/>
    <Property name="condition_172"/>
    <Property name="condition_173"/>
    <Property name="condition_174"/>
    <Property name="condition_175"/>
    <Property name="condition_176"/>
    <Property name="condition_177"/>
    <Property name="condition_178"/>
    <Property name="condition_179"/>
    <Property name="condition_180"/>
    <Property name="condition_181"/>
    <Property name="condition_182"/>
    <Property name="condition_183"/>
    <Property name="condition_184"/>
    <Property name="condition_185"/>
    <Property name="condition_186"/>
    <Property name="condition_187"/>
    <Property name="condition_188"/>
    <Property name="condition_189"/>
    <Property name="condition_190"/>
    <Property name="condition_191"/>
    <Property name="condition_192"/>
    <Property name="condition_193"/>
    <Property name="condition_194"/>
    <Property name="condition_195"/>
    <Property name="condition_196"/>
    <Property name="condition_197"/>
    <Property name="condition_198"/>
    <Property name="condition_199"/>
    <Property name="condition_200"/>
    <Property name="condition_201"/>
    <Property name="condition_202"/>
    <Property name="condition_203"/>
    <Property name="condition_204"/>
    <Property name="condition_205"/>
    <Property name="condition_206"/>
    <Property name="condition_207"/>
    <Property name="condition_208"/>
    <Property name="condition_209"/>
    <Property name="condition_210"/>
    <Property name="condition_211"/>
    <Property name="condition_212"/>
    <Property name="condition_213"/>
    <Property name="condition_214"/>
    <Property name="condition_215"/>
    <Property name="condition_216"/>
    <Property name="condition_217"/>
    <Property name="condition_218"/>
    <Property name="condition_219"/>
    <Property name="condition_220"/>
    <Property name="condition_221"/>
    <Property name="condition_222"/>
    <Property name="condition_223"/>
    <Property name="condition_224"/>
    <Property name="condition_225"/>
    <Property name="condition_226"/>
    <Property name="condition_227"/>
    <Property name="condition_228"/>
    <Property name="condition_229"/>
    <Property name="condition_230"/>
    <Property name="condition_231"/>
    <Property name="condition_232"/>
    <Property name="condition_233"/>
    <Property name="condition_234"/>
    <Property name="condition_235"/>
    <Property name="condition_236"/>
    <Property name="condition_237"/>
    <Property name="condition_238"/>
    <Property name="condition_239"/>
    <Property name="condition_240"/>
    <Property name="condition_241"/>
    <Property name="condition_242"/>
    <Property name="condition_243"/>
    <Property name="condition_244"/>
    <Property name="condition_245"/>
    <Property name="condition_246"/>
    <Property name="condition_247"/>
    <Property name="condition_248"/>
    <Property name="condition_249"/>
    <Property name="condition_250"/>
    <Property name="condition_251"/>
    <Property name="condition_252"/>
    <Property name="condition_253"/>
    <Property name="condition_254"/>
    <Property name="condition_255"/>
    <Property name="condition_256"/>
    <Property name="condition_257"/>
    <Property name="condition_258"/>
    <Property name="condition_259"/>
    <Property name="condition_260"/>
    <Property name="condition_261"/>
    <Property name="condition_262"/>
    <Property name="condition_263"/>
    <Property name="condition_264"/>
    <Property name="condition_265"/>
    <Property name="condition_266"/>
    <Property name="condition_267"/>
    <Property name="condition_268"/>
    <Property name="condition_269"/>
    <Property name="condition_270"/>
    <Property name="condition_271"/>
    <Property name="condition_272"/>
    <Property name="condition_273"/>
    <Property name="condition_274"/>
    <Property name="condition_275"/>
    <Property name="condition_276"/>
    <Property name="condition_277"/>
    <Property name="condition_278"/>
    <Property name="condition_279"/>
    <Property name="condition_280"/>
    <Property name="condition_281"/>
    <Property name="condition_282"/>
    <Property name="condition_283"/>
    <Property name="condition_284"/>
    <Property name="condition_285"/>
    <Property name="condition_286"/>
    <Property name="condition_287"/>
    <Property name="condition_288"/>
    <Property name="condition_289"/>
    <Property name="condition_290"/>
    <Property name="condition_291"/>
    <Property name="condition_292"/>
    <Property name="condition_293"/>
    <Property name="condition_294"/>
    <Property name="condition_295"/>
    <Property name="condition_296"/>
    <Property name="condition_297"/>
    <Property name="condition_298"/>
    <Property name="condition_299"/>
    <Property name="condition_300"/>
    <Property name="condition_301"/>
    <Property name="condition_302"/>
    <Property name="condition_303"/>
    <Property name="condition_304"/>
    <Property name="condition_305"/>
    <Property name="condition_306"/>
    <Property name="condition_307"/>
    <Property name="condition_308"/>
    <Property name="condition_309"/>
    <Property name="condition_310"/>
    <Property name="condition_311"/>
    <Property name="condition_312"/>
    <Property name="condition_313"/>
    <Property name="condition_314"/>
    <Property name="condition_315"/>
    <Property name="condition_316"/>
    <Property name="condition_317"/>
    <Property name="condition_318"/>
    <Property name="condition_319"/>
    <Property name="condition_320"/>
    <Property name="condition_321"/>
    <Property name="condition_322"/>
    <Property name="condition_323"/>
    <Property name="condition_324"/>
    <Property name="condition_325"/>
    <Property name="condition_326"/>
    <Property name="condition_327"/>
    <Property name="condition_328"/>
    <Property name="condition_329"/>
    <Property name="condition_330"/>
    <Property name="condition_331"/>
    <Property name="condition_332"/>
    <Property name="condition_333"/>
    <Property name="condition_334"/>
    <Property name="condition_335"/>
    <Property name="condition_336"/>
    <Property name="condition_337"/>
    <Property name="condition_338"/>
    <Property name="condition_339"/>
    <Property name="condition_340"/>
    <Property name="condition_341"/>
    <Property name="condition_342"/>
    <Property name="condition_343"/>
    <Property name="condition_344"/>
    <Property name="condition_345"/>
    <Property name="condition_346"/>
    <Property name="condition_347"/>
    <Property name="condition_348"/>
    <Property name="condition_349"/>
    <Property name="condition_350"/>
    <Property name="condition_351"/>
    <Property name="condition_352"/>
    <Property name="condition_353"/>
    <Property name="condition_354"/>
    <Property name="condition_355"/>
    <Property name="condition_356"/>
    <Property name="condition_357"/>
    <Property name="condition_358"/>
    <Property name="condition_359"/>
    <Property name="condition_360"/>
    <Property name="condition_361"/>
    <Property name="condition_362"/>
    <Property name="condition_363"/>
    <Property name="condition_364"/>
    <Property name="condition_365"/>
    <Property name="condition_366"/>
    <Property name="condition_367"/>
    <Property name="condition_368"/>
    <Property name="condition_369"/>
    <Property name="condition_370"/>
    <Property name="condition_371"/>
    <Property name="condition_372"/>
    <Property name="condition_373"/>
    <Property name="condition_374"/>
    <Property name="condition_375"/>
    <Property name="condition_376"/>
    <Property name="condition_377"/>
    <Property name="condition_378"/>
    <Property name="condition_379"/>
    <Property name="condition_380"/>
    <Property name="condition_381"/>
    <Property name="condition_382"/>
    <Property name="condition_383"/>
    <Property name="condition_384"/>
    <Property name="condition_385"/>
    <Property name="condition_386"/>
    <Property name="condition_387"/>
    <Property name="condition_388"/>
    <Property name="condition_389"/>
    <Property name="condition_390"/>
    <Property name="condition_391"/>
    <Property name="condition_392"/>
    <Property name="condition_393"/>
    <Property name="condition_394"/>
    <Property name="condition_395"/>
    <Property name="condition_396"/>
    <Property name="condition_397"/>
    <Property name="condition_398"/>
    <Property name="condition_399"/>
    <Property name="condition_400"/>
    <Property name="condition_401"/>
    <Property name="condition_402"/>
    <Property name="condition_403"/>
    <Property name="condition_404"/>
    <Property name="condition_405"/>
    <Property name="condition_406"/>
    <Property name="condition_407"/>
    <Property name="condition_408"/>
    <Property name="condition_409"/>
    <Property name="condition_410"/>
    <Property name="condition_411"/>
    <Property name="condition_412"/>
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
    <Property name="line_3"/>
    <Property name="line_4"/>
    <Property name="line_5"/>
    <Property name="line_6"/>
    <Property name="line_7"/>
    <Property name="line_8"/>
    <Property name="line_9"/>
    <Property name="line_10"/>
    <Property name="line_11"/>
    <Property name="line_12"/>
    <Property name="line_13"/>
    <Property name="line_14"/>
    <Property name="line_15"/>
    <Property name="line_16"/>
    <Property name="line_17"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_mbc" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="238">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
    <Property name="condition_2"/>
    <Property name="condition_3"/>
    <Property name="condition_4"/>
    <Property name="condition_5"/>
    <Property name="condition_6"/>
    <Property name="condition_7"/>
    <Property name="condition_8"/>
    <Property name="condition_9"/>
    <Property name="condition_10"/>
    <Property name="condition_11"/>
    <Property name="condition_12"/>
    <Property name="condition_13"/>
    <Property name="condition_14"/>
    <Property name="condition_15"/>
    <Property name="condition_16"/>
    <Property name="condition_17"/>
    <Property name="condition_18"/>
    <Property name="condition_19"/>
    <Property name="condition_20"/>
    <Property name="condition_21"/>
    <Property name="condition_22"/>
    <Property name="condition_23"/>
    <Property name="condition_24"/>
    <Property name="condition_25"/>
    <Property name="condition_26"/>
    <Property name="condition_27"/>
    <Property name="condition_28"/>
    <Property name="condition_29"/>
    <Property name="condition_30"/>
    <Property name="condition_31"/>
    <Property name="condition_32"/>
    <Property name="condition_33"/>
    <Property name="condition_34"/>
    <Property name="condition_35"/>
    <Property name="condition_36"/>
    <Property name="condition_37"/>
    <Property name="condition_38"/>
    <Property name="condition_39"/>
    <Property name="condition_40"/>
    <Property name="condition_41"/>
    <Property name="condition_42"/>
    <Property name="condition_43"/>
    <Property name="condition_44"/>
    <Property name="condition_45"/>
    <Property name="condition_46"/>
    <Property name="condition_47"/>
    <Property name="condition_48"/>
    <Property name="condition_49"/>
    <Property name="condition_50"/>
    <Property name="condition_51"/>
    <Property name="condition_52"/>
    <Property name="condition_53"/>
    <Property name="condition_54"/>
    <Property name="condition_55"/>
    <Property name="condition_56"/>
    <Property name="condition_57"/>
    <Property name="condition_58"/>
    <Property name="condition_59"/>
    <Property name="condition_60"/>
    <Property name="condition_61"/>
    <Property name="condition_62"/>
    <Property name="condition_63"/>
    <Property name="condition_64"/>
    <Property name="condition_65"/>
    <Property name="condition_66"/>
    <Property name="condition_67"/>
    <Property name="condition_68"/>
    <Property name="condition_69"/>
    <Property name="condition_70"/>
    <Property name="condition_71"/>
    <Property name="condition_72"/>
    <Property name="condition_73"/>
    <Property name="condition_74"/>
    <Property name="condition_75"/>
    <Property name="condition_76"/>
    <Property name="condition_77"/>
    <Property name="condition_78"/>
    <Property name="condition_79"/>
    <Property name="condition_80"/>
    <Property name="condition_81"/>
    <Property name="condition_82"/>
    <Property name="condition_83"/>
    <Property name="condition_84"/>
    <Property name="condition_85"/>
    <Property name="condition_86"/>
    <Property name="condition_87"/>
    <Property name="condition_88"/>
    <Property name="condition_89"/>
    <Property name="condition_90"/>
    <Property name="condition_91"/>
    <Property name="condition_92"/>
    <Property name="condition_93"/>
    <Property name="condition_94"/>
    <Property name="condition_95"/>
    <Property name="condition_96"/>
    <Property name="condition_97"/>
    <Property name="condition_98"/>
    <Property name="condition_99"/>
    <Property name="condition_100"/>
    <Property name="condition_101"/>
    <Property name="condition_102"/>
    <Property name="condition_103"/>
    <Property name="condition_104"/>
    <Property name="condition_105"/>
    <Property name="condition_106"/>
    <Property name="condition_107"/>
    <Property name="condition_108"/>
    <Property name="condition_109"/>
    <Property name="condition_110"/>
    <Property name="condition_111"/>
    <Property name="condition_112"/>
    <Property name="condition_113"/>
    <Property name="condition_114"/>
    <Property name="condition_115"/>
    <Property name="condition_116"/>
    <Property name="condition_117"/>
    <Property name="condition_118"/>
    <Property name="condition_119"/>
    <Property name="condition_120"/>
    <Property name="condition_121"/>
    <Property name="condition_122"/>
    <Property name="condition_123"/>
    <Property name="condition_124"/>
    <Property name="condition_125"/>
    <Property name="condition_126"/>
    <Property name="condition_127"/>
    <Property name="condition_128"/>
    <Property name="condition_129"/>
    <Property name="condition_130"/>
    <Property name="condition_131"/>
    <Property name="condition_132"/>
    <Property name="condition_133"/>
    <Property name="condition_134"/>
    <Property name="condition_135"/>
    <Property name="condition_136"/>
    <Property name="condition_137"/>
    <Property name="condition_138"/>
    <Property name="condition_139"/>
    <Property name="condition_140"/>
    <Property name="condition_141"/>
    <Property name="condition_142"/>
    <Property name="condition_143"/>
    <Property name="condition_144"/>
    <Property name="condition_145"/>
    <Property name="condition_146"/>
    <Property name="condition_147"/>
    <Property name="condition_148"/>
    <Property name="condition_149"/>
    <Property name="condition_150"/>
    <Property name="condition_151"/>
    <Property name="condition_152"/>
    <Property name="condition_153"/>
    <Property name="condition_154"/>
    <Property name="condition_155"/>
    <Property name="condition_156"/>
    <Property name="condition_157"/>
    <Property name="condition_158"/>
    <Property name="condition_159"/>
    <Property name="condition_160"/>
    <Property name="condition_161"/>
    <Property name="condition_162"/>
    <Property name="condition_163"/>
    <Property name="condition_164"/>
    <Property name="condition_165"/>
    <Property name="condition_166"/>
    <Property name="condition_167"/>
    <Property name="condition_168"/>
    <Property name="condition_169"/>
    <Property name="condition_170"/>
    <Property name="condition_171"/>
    <Property name="condition_172"/>
    <Property name="condition_173"/>
    <Property name="condition_174"/>
    <Property name="condition_175"/>
    <Property name="condition_176"/>
    <Property name="condition_177"/>
    <Property name="condition_178"/>
    <Property name="condition_179"/>
    <Property name="condition_180"/>
    <Property name="condition_181"/>
    <Property name="condition_182"/>
    <Property name="condition_183"/>
    <Property name="condition_184"/>
    <Property name="condition_185"/>
    <Property name="condition_186"/>
    <Property name="condition_187"/>
    <Property name="condition_188"/>
    <Property name="condition_189"/>
    <Property name="condition_190"/>
    <Property name="condition_191"/>
    <Property name="condition_192"/>
    <Property name="condition_193"/>
    <Property name="condition_194"/>
    <Property name="condition_195"/>
    <Property name="condition_196"/>
    <Property name="condition_197"/>
    <Property name="condition_198"/>
    <Property name="condition_199"/>
    <Property name="condition_200"/>
    <Property name="condition_201"/>
    <Property name="condition_202"/>
    <Property name="condition_203"/>
    <Property name="condition_204"/>
    <Property name="condition_205"/>
    <Property name="condition_206"/>
    <Property name="condition_207"/>
    <Property name="condition_208"/>
    <Property name="condition_209"/>
    <Property name="condition_210"/>
    <Property name="condition_211"/>
    <Property name="condition_212"/>
    <Property name="condition_213"/>
    <Property name="condition_214"/>
    <Property name="condition_215"/>
    <Property name="condition_216"/>
    <Property name="condition_217"/>
    <Property name="condition_218"/>
    <Property name="condition_219"/>
    <Property name="condition_220"/>
    <Property name="condition_221"/>
    <Property name="condition_222"/>
    <Property name="condition_223"/>
    <Property name="condition_224"/>
    <Property name="condition_225"/>
    <Property name="condition_226"/>
    <Property name="condition_227"/>
    <Property name="condition_228"/>
    <Property name="condition_229"/>
    <Property name="condition_230"/>
    <Property name="condition_231"/>
    <Property name="condition_232"/>
    <Property name="condition_233"/>
    <Property name="condition_234"/>
    <Property name="condition_235"/>
    <Property name="condition_236"/>
    <Property name="condition_237"/>
    <Property name="condition_238"/>
    <Property name="condition_239"/>
    <Property name="condition_240"/>
    <Property name="condition_241"/>
    <Property name="condition_242"/>
    <Property name="condition_243"/>
    <Property name="condition_244"/>
    <Property name="condition_245"/>
    <Property name="condition_246"/>
    <Property name="condition_247"/>
    <Property name="condition_248"/>
    <Property name="condition_249"/>
    <Property name="condition_250"/>
    <Property name="condition_251"/>
    <Property name="condition_252"/>
    <Property name="condition_253"/>
    <Property name="condition_254"/>
    <Property name="condition_255"/>
    <Property name="condition_256"/>
    <Property name="condition_257"/>
    <Property name="condition_258"/>
    <Property name="condition_259"/>
    <Property name="condition_260"/>
    <Property name="condition_261"/>
    <Property name="condition_262"/>
    <Property name="condition_263"/>
    <Property name="condition_264"/>
    <Property name="condition_265"/>
    <Property name="condition_266"/>
    <Property name="condition_267"/>
    <Property name="condition_268"/>
    <Property name="condition_269"/>
    <Property name="condition_270"/>
    <Property name="condition_271"/>
    <Property name="condition_272"/>
    <Property name="condition_273"/>
    <Property name="condition_274"/>
    <Property name="condition_275"/>
    <Property name="condition_276"/>
    <Property name="condition_277"/>
    <Property name="condition_278"/>
    <Property name="condition_279"/>
    <Property name="condition_280"/>
    <Property name="condition_281"/>
    <Property name="condition_282"/>
    <Property name="condition_283"/>
    <Property name="condition_284"/>
    <Property name="condition_285"/>
    <Property name="condition_286"/>
    <Property name="condition_287"/>
    <Property name="condition_288"/>
    <Property name="condition_289"/>
    <Property name="condition_290"/>
    <Property name="condition_291"/>
    <Property name="condition_292"/>
    <Property name="condition_293"/>
    <Property name="condition_294"/>
    <Property name="condition_295"/>
    <Property name="condition_296"/>
    <Property name="condition_297"/>
    <Property name="condition_298"/>
    <Property name="condition_299"/>
    <Property name="condition_300"/>
    <Property name="condition_301"/>
    <Property name="condition_302"/>
    <Property name="condition_303"/>
    <Property name="condition_304"/>
    <Property name="condition_305"/>
    <Property name="condition_306"/>
    <Property name="condition_307"/>
    <Property name="condition_308"/>
    <Property name="condition_309"/>
    <Property name="condition_310"/>
    <Property name="condition_311"/>
    <Property name="condition_312"/>
    <Property name="condition_313"/>
    <Property name="condition_314"/>
    <Property name="condition_315"/>
    <Property name="condition_316"/>
    <Property name="condition_317"/>
    <Property name="condition_318"/>
    <Property name="condition_319"/>
    <Property name="condition_320"/>
    <Property name="condition_321"/>
    <Property name="condition_322"/>
    <Property name="condition_323"/>
    <Property name="condition_324"/>
    <Property name="condition_325"/>
    <Property name="condition_326"/>
    <Property name="condition_327"/>
    <Property name="condition_328"/>
    <Property name="condition_329"/>
    <Property name="condition_330"/>
    <Property name="condition_331"/>
    <Property name="condition_332"/>
    <Property name="condition_333"/>
    <Property name="condition_334"/>
    <Property name="condition_335"/>
    <Property name="condition_336"/>
    <Property name="condition_337"/>
    <Property name="condition_338"/>
    <Property name="condition_339"/>
    <Property name="condition_340"/>
    <Property name="condition_341"/>
    <Property name="condition_342"/>
    <Property name="condition_343"/>
    <Property name="condition_344"/>
    <Property name="condition_345"/>
    <Property name="condition_346"/>
    <Property name="condition_347"/>
    <Property name="condition_348"/>
    <Property name="condition_349"/>
    <Property name="condition_350"/>
    <Property name="condition_351"/>
    <Property name="condition_352"/>
    <Property name="condition_353"/>
    <Property name="condition_354"/>
    <Property name="condition_355"/>
    <Property name="condition_356"/>
    <Property name="condition_357"/>
    <Property name="condition_358"/>
    <Property name="condition_359"/>
    <Property name="condition_360"/>
    <Property name="condition_361"/>
    <Property name="condition_362"/>
    <Property name="condition_363"/>
    <Property name="condition_364"/>
    <Property name="condition_365"/>
    <Property name="condition_366"/>
    <Property name="condition_367"/>
    <Property name="condition_368"/>
    <Property name="condition_369"/>
    <Property name="condition_370"/>
    <Property name="condition_371"/>
    <Property name="condition_372"/>
    <Property name="condition_373"/>
    <Property name="condition_374"/>
    <Property name="condition_375"/>
    <Property name="condition_376"/>
    <Property name="condition_377"/>
    <Property name="condition_378"/>
    <Property name="condition_379"/>
    <Property name="condition_380"/>
    <Property name="condition_381"/>
    <Property name="condition_382"/>
    <Property name="condition_383"/>
    <Property name="condition_384"/>
    <Property name="condition_385"/>
    <Property name="condition_386"/>
    <Property name="condition_387"/>
    <Property name="condition_388"/>
    <Property name="condition_389"/>
    <Property name="condition_390"/>
    <Property name="condition_391"/>
    <Property name="condition_392"/>
    <Property name="condition_393"/>
    <Property name="condition_394"/>
    <Property name="condition_395"/>
    <Property name="condition_396"/>
    <Property name="condition_397"/>
    <Property name="condition_398"/>
    <Property name="condition_399"/>
    <Property name="condition_400"/>
    <Property name="condition_401"/>
    <Property name="condition_402"/>
    <Property name="condition_403"/>
    <Property name="condition_404"/>
    <Property name="condition_405"/>
    <Property name="condition_406"/>
    <Property name="condition_407"/>
    <Property name="condition_408"/>
    <Property name="condition_409"/>
    <Property name="condition_410"/>
    <Property name="condition_411"/>
    <Property name="condition_412"/>
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
    <Property name="line_3"/>
    <Property name="line_4"/>
    <Property name="line_5"/>
    <Property name="line_6"/>
    <Property name="line_7"/>
    <Property name="line_8"/>
    <Property name="line_9"/>
    <Property name="line_10"/>
    <Property name="line_11"/>
    <Property name="line_12"/>
    <Property name="line_13"/>
    <Property name="line_14"/>
    <Property name="line_15"/>
    <Property name="line_16"/>
    <Property name="line_17"/>
   </VariantInstance>
  </ModuleVariant>
  <ModuleVariant name="fifo_flops_no_full_0001" CheckerModule="">
   <Property name="condition_0" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="255">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_10_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_10_0"/>
     <AEPEncoding>
      <AEPNode expr="(((~clk)) &amp; push)" conditionId="0" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_1" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="255">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_10_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_10_1"/>
     <AEPEncoding>
      <AEPNode expr="(((~clk)) &amp; push)" conditionId="0" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_2" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="255">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_10_2" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_10_2"/>
     <AEPEncoding>
      <AEPNode expr="(((~clk)) &amp; push)" conditionId="0" vector="11"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_3" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="263">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_7_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_7_0"/>
     <AEPEncoding>
      <AEPNode expr="((count == (0 + 1)) ? q[0] : ({bits {1'b0}}))" conditionId="0" vector="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_4" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="263">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_7_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_7_1"/>
     <AEPEncoding>
      <AEPNode expr="((count == (0 + 1)) ? q[0] : ({bits {1'b0}}))" conditionId="0" vector="1"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_5" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="263">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_6_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_6_0"/>
     <AEPEncoding>
      <AEPNode expr="(count == (0 + 1))" conditionId="1" vector="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_6" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="263">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_6_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_6_1"/>
     <AEPEncoding>
      <AEPNode expr="(count == (0 + 1))" conditionId="1" vector="1"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_7" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="268">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_9_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_9_0"/>
     <AEPEncoding>
      <AEPNode expr="((count == (1 + 1)) ? q[1] : ({bits {1'b0}}))" conditionId="0" vector="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_8" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="268">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_9_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_9_1"/>
     <AEPEncoding>
      <AEPNode expr="((count == (1 + 1)) ? q[1] : ({bits {1'b0}}))" conditionId="0" vector="1"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_9" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="268">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_8_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_8_0"/>
     <AEPEncoding>
      <AEPNode expr="(count == (1 + 1))" conditionId="1" vector="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_10" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="268">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_8_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_8_1"/>
     <AEPEncoding>
      <AEPNode expr="(count == (1 + 1))" conditionId="1" vector="1"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_11" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_194" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_194"/>
     <AEPEncoding>
      <AEPNode expr="BIT 64 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="1" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_12" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_193" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_193"/>
     <AEPEncoding>
      <AEPNode expr="BIT 64 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="1" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_13" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_192" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_192"/>
     <AEPEncoding>
      <AEPNode expr="BIT 64 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="1" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_14" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_191" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_191"/>
     <AEPEncoding>
      <AEPNode expr="BIT 63 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="2" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_15" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_190" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_190"/>
     <AEPEncoding>
      <AEPNode expr="BIT 63 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="2" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_16" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_189" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_189"/>
     <AEPEncoding>
      <AEPNode expr="BIT 63 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="2" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_17" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_188" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_188"/>
     <AEPEncoding>
      <AEPNode expr="BIT 62 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="3" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_18" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_187" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_187"/>
     <AEPEncoding>
      <AEPNode expr="BIT 62 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="3" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_19" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_186" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_186"/>
     <AEPEncoding>
      <AEPNode expr="BIT 62 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="3" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_20" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_185" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_185"/>
     <AEPEncoding>
      <AEPNode expr="BIT 61 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="4" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_21" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_184" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_184"/>
     <AEPEncoding>
      <AEPNode expr="BIT 61 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="4" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_22" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_183" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_183"/>
     <AEPEncoding>
      <AEPNode expr="BIT 61 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="4" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_23" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_182" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_182"/>
     <AEPEncoding>
      <AEPNode expr="BIT 60 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="5" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_24" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_181" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_181"/>
     <AEPEncoding>
      <AEPNode expr="BIT 60 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="5" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_25" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_180" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_180"/>
     <AEPEncoding>
      <AEPNode expr="BIT 60 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="5" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_26" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_179" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_179"/>
     <AEPEncoding>
      <AEPNode expr="BIT 59 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="6" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_27" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_178" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_178"/>
     <AEPEncoding>
      <AEPNode expr="BIT 59 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="6" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_28" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_177" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_177"/>
     <AEPEncoding>
      <AEPNode expr="BIT 59 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="6" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_29" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_176" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_176"/>
     <AEPEncoding>
      <AEPNode expr="BIT 58 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="7" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_30" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_175" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_175"/>
     <AEPEncoding>
      <AEPNode expr="BIT 58 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="7" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_31" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_174" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_174"/>
     <AEPEncoding>
      <AEPNode expr="BIT 58 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="7" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_32" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_173" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_173"/>
     <AEPEncoding>
      <AEPNode expr="BIT 57 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="8" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_33" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_172" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_172"/>
     <AEPEncoding>
      <AEPNode expr="BIT 57 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="8" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_34" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_171" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_171"/>
     <AEPEncoding>
      <AEPNode expr="BIT 57 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="8" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_35" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_170" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_170"/>
     <AEPEncoding>
      <AEPNode expr="BIT 56 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="9" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_36" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_169" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_169"/>
     <AEPEncoding>
      <AEPNode expr="BIT 56 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="9" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_37" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_168" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_168"/>
     <AEPEncoding>
      <AEPNode expr="BIT 56 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="9" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_38" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_167" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_167"/>
     <AEPEncoding>
      <AEPNode expr="BIT 55 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="10" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_39" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_166" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_166"/>
     <AEPEncoding>
      <AEPNode expr="BIT 55 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="10" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_40" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_165" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_165"/>
     <AEPEncoding>
      <AEPNode expr="BIT 55 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="10" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_41" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_164" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_164"/>
     <AEPEncoding>
      <AEPNode expr="BIT 54 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="11" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_42" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_163" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_163"/>
     <AEPEncoding>
      <AEPNode expr="BIT 54 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="11" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_43" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_162" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_162"/>
     <AEPEncoding>
      <AEPNode expr="BIT 54 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="11" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_44" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_161" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_161"/>
     <AEPEncoding>
      <AEPNode expr="BIT 53 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="12" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_45" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_160" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_160"/>
     <AEPEncoding>
      <AEPNode expr="BIT 53 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="12" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_46" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_159" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_159"/>
     <AEPEncoding>
      <AEPNode expr="BIT 53 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="12" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_47" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_158" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_158"/>
     <AEPEncoding>
      <AEPNode expr="BIT 52 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="13" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_48" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_157" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_157"/>
     <AEPEncoding>
      <AEPNode expr="BIT 52 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="13" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_49" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_156" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_156"/>
     <AEPEncoding>
      <AEPNode expr="BIT 52 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="13" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_50" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_155" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_155"/>
     <AEPEncoding>
      <AEPNode expr="BIT 51 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="14" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_51" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_154" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_154"/>
     <AEPEncoding>
      <AEPNode expr="BIT 51 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="14" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_52" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_153" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_153"/>
     <AEPEncoding>
      <AEPNode expr="BIT 51 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="14" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_53" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_152" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_152"/>
     <AEPEncoding>
      <AEPNode expr="BIT 50 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="15" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_54" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_151" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_151"/>
     <AEPEncoding>
      <AEPNode expr="BIT 50 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="15" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_55" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_150" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_150"/>
     <AEPEncoding>
      <AEPNode expr="BIT 50 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="15" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_56" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_149" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_149"/>
     <AEPEncoding>
      <AEPNode expr="BIT 49 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="16" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_57" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_148" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_148"/>
     <AEPEncoding>
      <AEPNode expr="BIT 49 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="16" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_58" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_147" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_147"/>
     <AEPEncoding>
      <AEPNode expr="BIT 49 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="16" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_59" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_146" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_146"/>
     <AEPEncoding>
      <AEPNode expr="BIT 48 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="17" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_60" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_145" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_145"/>
     <AEPEncoding>
      <AEPNode expr="BIT 48 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="17" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_61" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_144" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_144"/>
     <AEPEncoding>
      <AEPNode expr="BIT 48 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="17" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_62" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_143" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_143"/>
     <AEPEncoding>
      <AEPNode expr="BIT 47 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="18" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_63" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_142" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_142"/>
     <AEPEncoding>
      <AEPNode expr="BIT 47 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="18" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_64" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_141" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_141"/>
     <AEPEncoding>
      <AEPNode expr="BIT 47 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="18" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_65" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_140" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_140"/>
     <AEPEncoding>
      <AEPNode expr="BIT 46 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="19" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_66" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_139" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_139"/>
     <AEPEncoding>
      <AEPNode expr="BIT 46 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="19" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_67" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_138" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_138"/>
     <AEPEncoding>
      <AEPNode expr="BIT 46 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="19" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_68" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_137" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_137"/>
     <AEPEncoding>
      <AEPNode expr="BIT 45 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="20" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_69" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_136" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_136"/>
     <AEPEncoding>
      <AEPNode expr="BIT 45 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="20" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_70" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_135" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_135"/>
     <AEPEncoding>
      <AEPNode expr="BIT 45 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="20" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_71" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_134" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_134"/>
     <AEPEncoding>
      <AEPNode expr="BIT 44 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="21" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_72" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_133" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_133"/>
     <AEPEncoding>
      <AEPNode expr="BIT 44 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="21" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_73" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_132" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_132"/>
     <AEPEncoding>
      <AEPNode expr="BIT 44 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="21" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_74" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_131" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_131"/>
     <AEPEncoding>
      <AEPNode expr="BIT 43 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="22" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_75" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_130" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_130"/>
     <AEPEncoding>
      <AEPNode expr="BIT 43 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="22" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_76" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_129" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_129"/>
     <AEPEncoding>
      <AEPNode expr="BIT 43 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="22" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_77" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_128" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_128"/>
     <AEPEncoding>
      <AEPNode expr="BIT 42 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="23" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_78" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_127" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_127"/>
     <AEPEncoding>
      <AEPNode expr="BIT 42 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="23" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_79" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_126" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_126"/>
     <AEPEncoding>
      <AEPNode expr="BIT 42 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="23" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_80" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_125" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_125"/>
     <AEPEncoding>
      <AEPNode expr="BIT 41 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="24" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_81" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_124" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_124"/>
     <AEPEncoding>
      <AEPNode expr="BIT 41 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="24" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_82" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_123" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_123"/>
     <AEPEncoding>
      <AEPNode expr="BIT 41 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="24" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_83" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_122" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_122"/>
     <AEPEncoding>
      <AEPNode expr="BIT 40 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="25" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_84" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_121" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_121"/>
     <AEPEncoding>
      <AEPNode expr="BIT 40 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="25" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_85" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_120" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_120"/>
     <AEPEncoding>
      <AEPNode expr="BIT 40 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="25" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_86" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_119" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_119"/>
     <AEPEncoding>
      <AEPNode expr="BIT 39 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="26" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_87" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_118" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_118"/>
     <AEPEncoding>
      <AEPNode expr="BIT 39 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="26" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_88" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_117" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_117"/>
     <AEPEncoding>
      <AEPNode expr="BIT 39 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="26" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_89" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_116" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_116"/>
     <AEPEncoding>
      <AEPNode expr="BIT 38 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="27" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_90" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_115" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_115"/>
     <AEPEncoding>
      <AEPNode expr="BIT 38 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="27" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_91" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_114" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_114"/>
     <AEPEncoding>
      <AEPNode expr="BIT 38 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="27" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_92" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_113" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_113"/>
     <AEPEncoding>
      <AEPNode expr="BIT 37 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="28" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_93" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_112" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_112"/>
     <AEPEncoding>
      <AEPNode expr="BIT 37 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="28" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_94" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_111" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_111"/>
     <AEPEncoding>
      <AEPNode expr="BIT 37 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="28" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_95" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_110" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_110"/>
     <AEPEncoding>
      <AEPNode expr="BIT 36 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="29" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_96" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_109" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_109"/>
     <AEPEncoding>
      <AEPNode expr="BIT 36 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="29" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_97" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_108" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_108"/>
     <AEPEncoding>
      <AEPNode expr="BIT 36 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="29" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_98" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_107" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_107"/>
     <AEPEncoding>
      <AEPNode expr="BIT 35 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="30" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_99" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_106" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_106"/>
     <AEPEncoding>
      <AEPNode expr="BIT 35 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="30" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_100" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_105" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_105"/>
     <AEPEncoding>
      <AEPNode expr="BIT 35 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="30" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_101" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_104" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_104"/>
     <AEPEncoding>
      <AEPNode expr="BIT 34 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="31" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_102" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_103" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_103"/>
     <AEPEncoding>
      <AEPNode expr="BIT 34 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="31" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_103" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_102" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_102"/>
     <AEPEncoding>
      <AEPNode expr="BIT 34 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="31" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_104" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_101" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_101"/>
     <AEPEncoding>
      <AEPNode expr="BIT 33 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="32" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_105" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_100" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_100"/>
     <AEPEncoding>
      <AEPNode expr="BIT 33 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="32" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_106" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_99" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_99"/>
     <AEPEncoding>
      <AEPNode expr="BIT 33 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="32" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_107" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_98" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_98"/>
     <AEPEncoding>
      <AEPNode expr="BIT 32 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="33" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_108" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_97" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_97"/>
     <AEPEncoding>
      <AEPNode expr="BIT 32 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="33" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_109" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_96" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_96"/>
     <AEPEncoding>
      <AEPNode expr="BIT 32 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="33" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_110" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_95" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_95"/>
     <AEPEncoding>
      <AEPNode expr="BIT 31 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="34" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_111" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_94" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_94"/>
     <AEPEncoding>
      <AEPNode expr="BIT 31 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="34" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_112" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_93" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_93"/>
     <AEPEncoding>
      <AEPNode expr="BIT 31 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="34" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_113" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_92" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_92"/>
     <AEPEncoding>
      <AEPNode expr="BIT 30 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="35" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_114" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_91" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_91"/>
     <AEPEncoding>
      <AEPNode expr="BIT 30 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="35" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_115" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_90" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_90"/>
     <AEPEncoding>
      <AEPNode expr="BIT 30 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="35" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_116" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_89" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_89"/>
     <AEPEncoding>
      <AEPNode expr="BIT 29 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="36" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_117" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_88" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_88"/>
     <AEPEncoding>
      <AEPNode expr="BIT 29 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="36" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_118" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_87" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_87"/>
     <AEPEncoding>
      <AEPNode expr="BIT 29 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="36" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_119" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_86" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_86"/>
     <AEPEncoding>
      <AEPNode expr="BIT 28 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="37" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_120" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_85" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_85"/>
     <AEPEncoding>
      <AEPNode expr="BIT 28 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="37" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_121" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_84" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_84"/>
     <AEPEncoding>
      <AEPNode expr="BIT 28 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="37" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_122" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_83" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_83"/>
     <AEPEncoding>
      <AEPNode expr="BIT 27 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="38" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_123" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_82" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_82"/>
     <AEPEncoding>
      <AEPNode expr="BIT 27 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="38" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_124" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_81" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_81"/>
     <AEPEncoding>
      <AEPNode expr="BIT 27 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="38" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_125" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_80" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_80"/>
     <AEPEncoding>
      <AEPNode expr="BIT 26 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="39" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_126" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_79" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_79"/>
     <AEPEncoding>
      <AEPNode expr="BIT 26 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="39" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_127" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_78" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_78"/>
     <AEPEncoding>
      <AEPNode expr="BIT 26 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="39" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_128" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_77" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_77"/>
     <AEPEncoding>
      <AEPNode expr="BIT 25 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="40" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_129" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_76" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_76"/>
     <AEPEncoding>
      <AEPNode expr="BIT 25 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="40" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_130" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_75" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_75"/>
     <AEPEncoding>
      <AEPNode expr="BIT 25 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="40" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_131" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_74" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_74"/>
     <AEPEncoding>
      <AEPNode expr="BIT 24 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="41" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_132" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_73" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_73"/>
     <AEPEncoding>
      <AEPNode expr="BIT 24 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="41" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_133" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_72" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_72"/>
     <AEPEncoding>
      <AEPNode expr="BIT 24 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="41" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_134" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_71" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_71"/>
     <AEPEncoding>
      <AEPNode expr="BIT 23 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="42" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_135" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_70" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_70"/>
     <AEPEncoding>
      <AEPNode expr="BIT 23 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="42" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_136" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_69" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_69"/>
     <AEPEncoding>
      <AEPNode expr="BIT 23 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="42" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_137" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_68" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_68"/>
     <AEPEncoding>
      <AEPNode expr="BIT 22 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="43" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_138" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_67" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_67"/>
     <AEPEncoding>
      <AEPNode expr="BIT 22 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="43" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_139" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_66" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_66"/>
     <AEPEncoding>
      <AEPNode expr="BIT 22 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="43" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_140" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_65" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_65"/>
     <AEPEncoding>
      <AEPNode expr="BIT 21 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="44" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_141" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_64" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_64"/>
     <AEPEncoding>
      <AEPNode expr="BIT 21 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="44" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_142" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_63" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_63"/>
     <AEPEncoding>
      <AEPNode expr="BIT 21 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="44" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_143" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_62" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_62"/>
     <AEPEncoding>
      <AEPNode expr="BIT 20 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="45" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_144" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_61" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_61"/>
     <AEPEncoding>
      <AEPNode expr="BIT 20 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="45" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_145" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_60" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_60"/>
     <AEPEncoding>
      <AEPNode expr="BIT 20 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="45" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_146" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_59" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_59"/>
     <AEPEncoding>
      <AEPNode expr="BIT 19 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="46" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_147" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_58" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_58"/>
     <AEPEncoding>
      <AEPNode expr="BIT 19 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="46" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_148" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_57" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_57"/>
     <AEPEncoding>
      <AEPNode expr="BIT 19 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="46" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_149" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_56" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_56"/>
     <AEPEncoding>
      <AEPNode expr="BIT 18 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="47" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_150" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_55" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_55"/>
     <AEPEncoding>
      <AEPNode expr="BIT 18 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="47" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_151" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_54" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_54"/>
     <AEPEncoding>
      <AEPNode expr="BIT 18 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="47" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_152" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_53" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_53"/>
     <AEPEncoding>
      <AEPNode expr="BIT 17 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="48" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_153" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_52" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_52"/>
     <AEPEncoding>
      <AEPNode expr="BIT 17 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="48" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_154" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_51" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_51"/>
     <AEPEncoding>
      <AEPNode expr="BIT 17 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="48" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_155" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_50" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_50"/>
     <AEPEncoding>
      <AEPNode expr="BIT 16 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="49" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_156" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_49" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_49"/>
     <AEPEncoding>
      <AEPNode expr="BIT 16 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="49" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_157" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_48" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_48"/>
     <AEPEncoding>
      <AEPNode expr="BIT 16 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="49" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_158" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_47" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_47"/>
     <AEPEncoding>
      <AEPNode expr="BIT 15 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="50" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_159" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_46" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_46"/>
     <AEPEncoding>
      <AEPNode expr="BIT 15 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="50" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_160" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_45" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_45"/>
     <AEPEncoding>
      <AEPNode expr="BIT 15 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="50" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_161" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_44" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_44"/>
     <AEPEncoding>
      <AEPNode expr="BIT 14 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="51" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_162" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_43" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_43"/>
     <AEPEncoding>
      <AEPNode expr="BIT 14 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="51" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_163" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_42" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_42"/>
     <AEPEncoding>
      <AEPNode expr="BIT 14 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="51" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_164" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_41" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_41"/>
     <AEPEncoding>
      <AEPNode expr="BIT 13 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="52" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_165" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_40" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_40"/>
     <AEPEncoding>
      <AEPNode expr="BIT 13 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="52" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_166" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_39" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_39"/>
     <AEPEncoding>
      <AEPNode expr="BIT 13 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="52" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_167" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_38" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_38"/>
     <AEPEncoding>
      <AEPNode expr="BIT 12 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="53" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_168" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_37" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_37"/>
     <AEPEncoding>
      <AEPNode expr="BIT 12 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="53" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_169" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_36" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_36"/>
     <AEPEncoding>
      <AEPNode expr="BIT 12 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="53" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_170" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_35" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_35"/>
     <AEPEncoding>
      <AEPNode expr="BIT 11 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="54" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_171" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_34" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_34"/>
     <AEPEncoding>
      <AEPNode expr="BIT 11 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="54" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_172" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_33" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_33"/>
     <AEPEncoding>
      <AEPNode expr="BIT 11 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="54" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_173" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_32" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_32"/>
     <AEPEncoding>
      <AEPNode expr="BIT 10 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="55" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_174" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_31" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_31"/>
     <AEPEncoding>
      <AEPNode expr="BIT 10 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="55" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_175" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_30" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_30"/>
     <AEPEncoding>
      <AEPNode expr="BIT 10 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="55" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_176" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_29" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_29"/>
     <AEPEncoding>
      <AEPNode expr="BIT 9 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="56" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_177" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_28" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_28"/>
     <AEPEncoding>
      <AEPNode expr="BIT 9 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="56" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_178" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_27" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_27"/>
     <AEPEncoding>
      <AEPNode expr="BIT 9 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="56" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_179" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_26" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_26"/>
     <AEPEncoding>
      <AEPNode expr="BIT 8 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="57" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_180" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_25" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_25"/>
     <AEPEncoding>
      <AEPNode expr="BIT 8 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="57" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_181" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_24" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_24"/>
     <AEPEncoding>
      <AEPNode expr="BIT 8 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="57" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_182" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_23" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_23"/>
     <AEPEncoding>
      <AEPNode expr="BIT 7 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="58" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_183" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_22" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_22"/>
     <AEPEncoding>
      <AEPNode expr="BIT 7 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="58" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_184" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_21" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_21"/>
     <AEPEncoding>
      <AEPNode expr="BIT 7 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="58" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_185" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_20" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_20"/>
     <AEPEncoding>
      <AEPNode expr="BIT 6 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="59" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_186" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_19" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_19"/>
     <AEPEncoding>
      <AEPNode expr="BIT 6 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="59" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_187" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_18" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_18"/>
     <AEPEncoding>
      <AEPNode expr="BIT 6 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="59" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_188" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_17" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_17"/>
     <AEPEncoding>
      <AEPNode expr="BIT 5 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="60" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_189" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_16" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_16"/>
     <AEPEncoding>
      <AEPNode expr="BIT 5 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="60" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_190" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_15" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_15"/>
     <AEPEncoding>
      <AEPNode expr="BIT 5 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="60" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_191" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_14" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_14"/>
     <AEPEncoding>
      <AEPNode expr="BIT 4 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="61" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_192" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_13" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_13"/>
     <AEPEncoding>
      <AEPNode expr="BIT 4 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="61" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_193" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_12" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_12"/>
     <AEPEncoding>
      <AEPNode expr="BIT 4 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="61" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_194" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_11" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_11"/>
     <AEPEncoding>
      <AEPNode expr="BIT 3 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="62" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_195" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_10" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_10"/>
     <AEPEncoding>
      <AEPNode expr="BIT 3 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="62" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_196" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_9" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_9"/>
     <AEPEncoding>
      <AEPNode expr="BIT 3 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="62" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_197" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_8" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_8"/>
     <AEPEncoding>
      <AEPNode expr="BIT 2 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="63" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_198" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_7" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_7"/>
     <AEPEncoding>
      <AEPNode expr="BIT 2 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="63" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_199" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_6" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_6"/>
     <AEPEncoding>
      <AEPNode expr="BIT 2 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="63" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_200" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_5" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_5"/>
     <AEPEncoding>
      <AEPNode expr="BIT 1 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="64" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_201" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_4" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_4"/>
     <AEPEncoding>
      <AEPNode expr="BIT 1 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="64" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_202" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_3" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_3"/>
     <AEPEncoding>
      <AEPNode expr="BIT 1 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="64" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_203" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_2" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_2"/>
     <AEPEncoding>
      <AEPNode expr="BIT 0 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="65" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_204" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_1"/>
     <AEPEncoding>
      <AEPNode expr="BIT 0 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="65" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_205" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_0"/>
     <AEPEncoding>
      <AEPNode expr="BIT 0 of (aux_mux[(depth - 1)] | aux_mux[(depth - 2)])" conditionId="65" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_206" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="291">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_2_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_2_0"/>
     <AEPEncoding>
      <AEPNode expr="(count == 2'b0)" conditionId="0" vector="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_207" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="291">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_2_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_2_1"/>
     <AEPEncoding>
      <AEPNode expr="(count == 2'b0)" conditionId="0" vector="1"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_208" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="298">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_3_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_3_0"/>
     <AEPEncoding>
      <AEPNode expr="(count == depth)" conditionId="0" vector="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_209" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="298">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_3_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_3_1"/>
     <AEPEncoding>
      <AEPNode expr="(count == depth)" conditionId="0" vector="1"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_210" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="306">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_5_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_5_0"/>
     <AEPEncoding>
      <AEPNode expr="((count == 2'b0) ? ({1'b0}) : ({1'b1}))" conditionId="0" vector="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_211" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="306">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_5_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_5_1"/>
     <AEPEncoding>
      <AEPNode expr="((count == 2'b0) ? ({1'b0}) : ({1'b1}))" conditionId="0" vector="1"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_212" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="306">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_4_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_4_0"/>
     <AEPEncoding>
      <AEPNode expr="(count == 2'b0)" conditionId="1" vector="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_213" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="306">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_4_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_4_1"/>
     <AEPEncoding>
      <AEPNode expr="(count == 2'b0)" conditionId="1" vector="1"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_0" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="263">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_15" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_15"/>
     <AEPEncoding>
      <AEPNode lineType="ALWAYS" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_1" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="268">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_16" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_16"/>
     <AEPEncoding>
      <AEPNode lineType="ALWAYS" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_2" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="283">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_0"/>
     <AEPEncoding>
      <AEPNode lineType="ALWAYS" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_3" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="288">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_1"/>
     <AEPEncoding>
      <AEPNode lineType="ALWAYS" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_4" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="289">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_2" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_2"/>
     <AEPEncoding>
      <AEPNode lineType="CASEITEM" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_5" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="291">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_3" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_3"/>
     <AEPEncoding>
      <AEPNode lineType="CASEITEM" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_6" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="292">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_4" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_4"/>
     <AEPEncoding>
      <AEPNode lineType="IF" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_7" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="294">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_5" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_5"/>
     <AEPEncoding>
      <AEPNode lineType="ELSE" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_8" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="298">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_6" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_6"/>
     <AEPEncoding>
      <AEPNode lineType="CASEITEM" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_9" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="299">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_7" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_7"/>
     <AEPEncoding>
      <AEPNode lineType="IF" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_10" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="301">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_8" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_8"/>
     <AEPEncoding>
      <AEPNode lineType="ELSE" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_11" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="304">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_9" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_9"/>
     <AEPEncoding>
      <AEPNode lineType="CASEITEM" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_12" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="306">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_11" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_11"/>
     <AEPEncoding>
      <AEPNode lineType="AFTER_BRANCH" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_13" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="309">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_12" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_12"/>
     <AEPEncoding>
      <AEPNode lineType="ALWAYS" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_14" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="310">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_13" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_13"/>
     <AEPEncoding>
      <AEPNode lineType="IF" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_15" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="312">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_14" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_14"/>
     <AEPEncoding>
      <AEPNode lineType="ELSE" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <VariantInstance name="tec_riscv_bus.fifo_in_spi" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="238">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
    <Property name="condition_2"/>
    <Property name="condition_3"/>
    <Property name="condition_4"/>
    <Property name="condition_5"/>
    <Property name="condition_6"/>
    <Property name="condition_7"/>
    <Property name="condition_8"/>
    <Property name="condition_9"/>
    <Property name="condition_10"/>
    <Property name="condition_11"/>
    <Property name="condition_12"/>
    <Property name="condition_13"/>
    <Property name="condition_14"/>
    <Property name="condition_15"/>
    <Property name="condition_16"/>
    <Property name="condition_17"/>
    <Property name="condition_18"/>
    <Property name="condition_19"/>
    <Property name="condition_20"/>
    <Property name="condition_21"/>
    <Property name="condition_22"/>
    <Property name="condition_23"/>
    <Property name="condition_24"/>
    <Property name="condition_25"/>
    <Property name="condition_26"/>
    <Property name="condition_27"/>
    <Property name="condition_28"/>
    <Property name="condition_29"/>
    <Property name="condition_30"/>
    <Property name="condition_31"/>
    <Property name="condition_32"/>
    <Property name="condition_33"/>
    <Property name="condition_34"/>
    <Property name="condition_35"/>
    <Property name="condition_36"/>
    <Property name="condition_37"/>
    <Property name="condition_38"/>
    <Property name="condition_39"/>
    <Property name="condition_40"/>
    <Property name="condition_41"/>
    <Property name="condition_42"/>
    <Property name="condition_43"/>
    <Property name="condition_44"/>
    <Property name="condition_45"/>
    <Property name="condition_46"/>
    <Property name="condition_47"/>
    <Property name="condition_48"/>
    <Property name="condition_49"/>
    <Property name="condition_50"/>
    <Property name="condition_51"/>
    <Property name="condition_52"/>
    <Property name="condition_53"/>
    <Property name="condition_54"/>
    <Property name="condition_55"/>
    <Property name="condition_56"/>
    <Property name="condition_57"/>
    <Property name="condition_58"/>
    <Property name="condition_59"/>
    <Property name="condition_60"/>
    <Property name="condition_61"/>
    <Property name="condition_62"/>
    <Property name="condition_63"/>
    <Property name="condition_64"/>
    <Property name="condition_65"/>
    <Property name="condition_66"/>
    <Property name="condition_67"/>
    <Property name="condition_68"/>
    <Property name="condition_69"/>
    <Property name="condition_70"/>
    <Property name="condition_71"/>
    <Property name="condition_72"/>
    <Property name="condition_73"/>
    <Property name="condition_74"/>
    <Property name="condition_75"/>
    <Property name="condition_76"/>
    <Property name="condition_77"/>
    <Property name="condition_78"/>
    <Property name="condition_79"/>
    <Property name="condition_80"/>
    <Property name="condition_81"/>
    <Property name="condition_82"/>
    <Property name="condition_83"/>
    <Property name="condition_84"/>
    <Property name="condition_85"/>
    <Property name="condition_86"/>
    <Property name="condition_87"/>
    <Property name="condition_88"/>
    <Property name="condition_89"/>
    <Property name="condition_90"/>
    <Property name="condition_91"/>
    <Property name="condition_92"/>
    <Property name="condition_93"/>
    <Property name="condition_94"/>
    <Property name="condition_95"/>
    <Property name="condition_96"/>
    <Property name="condition_97"/>
    <Property name="condition_98"/>
    <Property name="condition_99"/>
    <Property name="condition_100"/>
    <Property name="condition_101"/>
    <Property name="condition_102"/>
    <Property name="condition_103"/>
    <Property name="condition_104"/>
    <Property name="condition_105"/>
    <Property name="condition_106"/>
    <Property name="condition_107"/>
    <Property name="condition_108"/>
    <Property name="condition_109"/>
    <Property name="condition_110"/>
    <Property name="condition_111"/>
    <Property name="condition_112"/>
    <Property name="condition_113"/>
    <Property name="condition_114"/>
    <Property name="condition_115"/>
    <Property name="condition_116"/>
    <Property name="condition_117"/>
    <Property name="condition_118"/>
    <Property name="condition_119"/>
    <Property name="condition_120"/>
    <Property name="condition_121"/>
    <Property name="condition_122"/>
    <Property name="condition_123"/>
    <Property name="condition_124"/>
    <Property name="condition_125"/>
    <Property name="condition_126"/>
    <Property name="condition_127"/>
    <Property name="condition_128"/>
    <Property name="condition_129"/>
    <Property name="condition_130"/>
    <Property name="condition_131"/>
    <Property name="condition_132"/>
    <Property name="condition_133"/>
    <Property name="condition_134"/>
    <Property name="condition_135"/>
    <Property name="condition_136"/>
    <Property name="condition_137"/>
    <Property name="condition_138"/>
    <Property name="condition_139"/>
    <Property name="condition_140"/>
    <Property name="condition_141"/>
    <Property name="condition_142"/>
    <Property name="condition_143"/>
    <Property name="condition_144"/>
    <Property name="condition_145"/>
    <Property name="condition_146"/>
    <Property name="condition_147"/>
    <Property name="condition_148"/>
    <Property name="condition_149"/>
    <Property name="condition_150"/>
    <Property name="condition_151"/>
    <Property name="condition_152"/>
    <Property name="condition_153"/>
    <Property name="condition_154"/>
    <Property name="condition_155"/>
    <Property name="condition_156"/>
    <Property name="condition_157"/>
    <Property name="condition_158"/>
    <Property name="condition_159"/>
    <Property name="condition_160"/>
    <Property name="condition_161"/>
    <Property name="condition_162"/>
    <Property name="condition_163"/>
    <Property name="condition_164"/>
    <Property name="condition_165"/>
    <Property name="condition_166"/>
    <Property name="condition_167"/>
    <Property name="condition_168"/>
    <Property name="condition_169"/>
    <Property name="condition_170"/>
    <Property name="condition_171"/>
    <Property name="condition_172"/>
    <Property name="condition_173"/>
    <Property name="condition_174"/>
    <Property name="condition_175"/>
    <Property name="condition_176"/>
    <Property name="condition_177"/>
    <Property name="condition_178"/>
    <Property name="condition_179"/>
    <Property name="condition_180"/>
    <Property name="condition_181"/>
    <Property name="condition_182"/>
    <Property name="condition_183"/>
    <Property name="condition_184"/>
    <Property name="condition_185"/>
    <Property name="condition_186"/>
    <Property name="condition_187"/>
    <Property name="condition_188"/>
    <Property name="condition_189"/>
    <Property name="condition_190"/>
    <Property name="condition_191"/>
    <Property name="condition_192"/>
    <Property name="condition_193"/>
    <Property name="condition_194"/>
    <Property name="condition_195"/>
    <Property name="condition_196"/>
    <Property name="condition_197"/>
    <Property name="condition_198"/>
    <Property name="condition_199"/>
    <Property name="condition_200"/>
    <Property name="condition_201"/>
    <Property name="condition_202"/>
    <Property name="condition_203"/>
    <Property name="condition_204"/>
    <Property name="condition_205"/>
    <Property name="condition_206"/>
    <Property name="condition_207"/>
    <Property name="condition_208"/>
    <Property name="condition_209"/>
    <Property name="condition_210"/>
    <Property name="condition_211"/>
    <Property name="condition_212"/>
    <Property name="condition_213"/>
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
    <Property name="line_3"/>
    <Property name="line_4"/>
    <Property name="line_5"/>
    <Property name="line_6"/>
    <Property name="line_7"/>
    <Property name="line_8"/>
    <Property name="line_9"/>
    <Property name="line_10"/>
    <Property name="line_11"/>
    <Property name="line_12"/>
    <Property name="line_13"/>
    <Property name="line_14"/>
    <Property name="line_15"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_in_uart" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="238">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
    <Property name="condition_2"/>
    <Property name="condition_3"/>
    <Property name="condition_4"/>
    <Property name="condition_5"/>
    <Property name="condition_6"/>
    <Property name="condition_7"/>
    <Property name="condition_8"/>
    <Property name="condition_9"/>
    <Property name="condition_10"/>
    <Property name="condition_11"/>
    <Property name="condition_12"/>
    <Property name="condition_13"/>
    <Property name="condition_14"/>
    <Property name="condition_15"/>
    <Property name="condition_16"/>
    <Property name="condition_17"/>
    <Property name="condition_18"/>
    <Property name="condition_19"/>
    <Property name="condition_20"/>
    <Property name="condition_21"/>
    <Property name="condition_22"/>
    <Property name="condition_23"/>
    <Property name="condition_24"/>
    <Property name="condition_25"/>
    <Property name="condition_26"/>
    <Property name="condition_27"/>
    <Property name="condition_28"/>
    <Property name="condition_29"/>
    <Property name="condition_30"/>
    <Property name="condition_31"/>
    <Property name="condition_32"/>
    <Property name="condition_33"/>
    <Property name="condition_34"/>
    <Property name="condition_35"/>
    <Property name="condition_36"/>
    <Property name="condition_37"/>
    <Property name="condition_38"/>
    <Property name="condition_39"/>
    <Property name="condition_40"/>
    <Property name="condition_41"/>
    <Property name="condition_42"/>
    <Property name="condition_43"/>
    <Property name="condition_44"/>
    <Property name="condition_45"/>
    <Property name="condition_46"/>
    <Property name="condition_47"/>
    <Property name="condition_48"/>
    <Property name="condition_49"/>
    <Property name="condition_50"/>
    <Property name="condition_51"/>
    <Property name="condition_52"/>
    <Property name="condition_53"/>
    <Property name="condition_54"/>
    <Property name="condition_55"/>
    <Property name="condition_56"/>
    <Property name="condition_57"/>
    <Property name="condition_58"/>
    <Property name="condition_59"/>
    <Property name="condition_60"/>
    <Property name="condition_61"/>
    <Property name="condition_62"/>
    <Property name="condition_63"/>
    <Property name="condition_64"/>
    <Property name="condition_65"/>
    <Property name="condition_66"/>
    <Property name="condition_67"/>
    <Property name="condition_68"/>
    <Property name="condition_69"/>
    <Property name="condition_70"/>
    <Property name="condition_71"/>
    <Property name="condition_72"/>
    <Property name="condition_73"/>
    <Property name="condition_74"/>
    <Property name="condition_75"/>
    <Property name="condition_76"/>
    <Property name="condition_77"/>
    <Property name="condition_78"/>
    <Property name="condition_79"/>
    <Property name="condition_80"/>
    <Property name="condition_81"/>
    <Property name="condition_82"/>
    <Property name="condition_83"/>
    <Property name="condition_84"/>
    <Property name="condition_85"/>
    <Property name="condition_86"/>
    <Property name="condition_87"/>
    <Property name="condition_88"/>
    <Property name="condition_89"/>
    <Property name="condition_90"/>
    <Property name="condition_91"/>
    <Property name="condition_92"/>
    <Property name="condition_93"/>
    <Property name="condition_94"/>
    <Property name="condition_95"/>
    <Property name="condition_96"/>
    <Property name="condition_97"/>
    <Property name="condition_98"/>
    <Property name="condition_99"/>
    <Property name="condition_100"/>
    <Property name="condition_101"/>
    <Property name="condition_102"/>
    <Property name="condition_103"/>
    <Property name="condition_104"/>
    <Property name="condition_105"/>
    <Property name="condition_106"/>
    <Property name="condition_107"/>
    <Property name="condition_108"/>
    <Property name="condition_109"/>
    <Property name="condition_110"/>
    <Property name="condition_111"/>
    <Property name="condition_112"/>
    <Property name="condition_113"/>
    <Property name="condition_114"/>
    <Property name="condition_115"/>
    <Property name="condition_116"/>
    <Property name="condition_117"/>
    <Property name="condition_118"/>
    <Property name="condition_119"/>
    <Property name="condition_120"/>
    <Property name="condition_121"/>
    <Property name="condition_122"/>
    <Property name="condition_123"/>
    <Property name="condition_124"/>
    <Property name="condition_125"/>
    <Property name="condition_126"/>
    <Property name="condition_127"/>
    <Property name="condition_128"/>
    <Property name="condition_129"/>
    <Property name="condition_130"/>
    <Property name="condition_131"/>
    <Property name="condition_132"/>
    <Property name="condition_133"/>
    <Property name="condition_134"/>
    <Property name="condition_135"/>
    <Property name="condition_136"/>
    <Property name="condition_137"/>
    <Property name="condition_138"/>
    <Property name="condition_139"/>
    <Property name="condition_140"/>
    <Property name="condition_141"/>
    <Property name="condition_142"/>
    <Property name="condition_143"/>
    <Property name="condition_144"/>
    <Property name="condition_145"/>
    <Property name="condition_146"/>
    <Property name="condition_147"/>
    <Property name="condition_148"/>
    <Property name="condition_149"/>
    <Property name="condition_150"/>
    <Property name="condition_151"/>
    <Property name="condition_152"/>
    <Property name="condition_153"/>
    <Property name="condition_154"/>
    <Property name="condition_155"/>
    <Property name="condition_156"/>
    <Property name="condition_157"/>
    <Property name="condition_158"/>
    <Property name="condition_159"/>
    <Property name="condition_160"/>
    <Property name="condition_161"/>
    <Property name="condition_162"/>
    <Property name="condition_163"/>
    <Property name="condition_164"/>
    <Property name="condition_165"/>
    <Property name="condition_166"/>
    <Property name="condition_167"/>
    <Property name="condition_168"/>
    <Property name="condition_169"/>
    <Property name="condition_170"/>
    <Property name="condition_171"/>
    <Property name="condition_172"/>
    <Property name="condition_173"/>
    <Property name="condition_174"/>
    <Property name="condition_175"/>
    <Property name="condition_176"/>
    <Property name="condition_177"/>
    <Property name="condition_178"/>
    <Property name="condition_179"/>
    <Property name="condition_180"/>
    <Property name="condition_181"/>
    <Property name="condition_182"/>
    <Property name="condition_183"/>
    <Property name="condition_184"/>
    <Property name="condition_185"/>
    <Property name="condition_186"/>
    <Property name="condition_187"/>
    <Property name="condition_188"/>
    <Property name="condition_189"/>
    <Property name="condition_190"/>
    <Property name="condition_191"/>
    <Property name="condition_192"/>
    <Property name="condition_193"/>
    <Property name="condition_194"/>
    <Property name="condition_195"/>
    <Property name="condition_196"/>
    <Property name="condition_197"/>
    <Property name="condition_198"/>
    <Property name="condition_199"/>
    <Property name="condition_200"/>
    <Property name="condition_201"/>
    <Property name="condition_202"/>
    <Property name="condition_203"/>
    <Property name="condition_204"/>
    <Property name="condition_205"/>
    <Property name="condition_206"/>
    <Property name="condition_207"/>
    <Property name="condition_208"/>
    <Property name="condition_209"/>
    <Property name="condition_210"/>
    <Property name="condition_211"/>
    <Property name="condition_212"/>
    <Property name="condition_213"/>
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
    <Property name="line_3"/>
    <Property name="line_4"/>
    <Property name="line_5"/>
    <Property name="line_6"/>
    <Property name="line_7"/>
    <Property name="line_8"/>
    <Property name="line_9"/>
    <Property name="line_10"/>
    <Property name="line_11"/>
    <Property name="line_12"/>
    <Property name="line_13"/>
    <Property name="line_14"/>
    <Property name="line_15"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_spi" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="238">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
    <Property name="condition_2"/>
    <Property name="condition_3"/>
    <Property name="condition_4"/>
    <Property name="condition_5"/>
    <Property name="condition_6"/>
    <Property name="condition_7"/>
    <Property name="condition_8"/>
    <Property name="condition_9"/>
    <Property name="condition_10"/>
    <Property name="condition_11"/>
    <Property name="condition_12"/>
    <Property name="condition_13"/>
    <Property name="condition_14"/>
    <Property name="condition_15"/>
    <Property name="condition_16"/>
    <Property name="condition_17"/>
    <Property name="condition_18"/>
    <Property name="condition_19"/>
    <Property name="condition_20"/>
    <Property name="condition_21"/>
    <Property name="condition_22"/>
    <Property name="condition_23"/>
    <Property name="condition_24"/>
    <Property name="condition_25"/>
    <Property name="condition_26"/>
    <Property name="condition_27"/>
    <Property name="condition_28"/>
    <Property name="condition_29"/>
    <Property name="condition_30"/>
    <Property name="condition_31"/>
    <Property name="condition_32"/>
    <Property name="condition_33"/>
    <Property name="condition_34"/>
    <Property name="condition_35"/>
    <Property name="condition_36"/>
    <Property name="condition_37"/>
    <Property name="condition_38"/>
    <Property name="condition_39"/>
    <Property name="condition_40"/>
    <Property name="condition_41"/>
    <Property name="condition_42"/>
    <Property name="condition_43"/>
    <Property name="condition_44"/>
    <Property name="condition_45"/>
    <Property name="condition_46"/>
    <Property name="condition_47"/>
    <Property name="condition_48"/>
    <Property name="condition_49"/>
    <Property name="condition_50"/>
    <Property name="condition_51"/>
    <Property name="condition_52"/>
    <Property name="condition_53"/>
    <Property name="condition_54"/>
    <Property name="condition_55"/>
    <Property name="condition_56"/>
    <Property name="condition_57"/>
    <Property name="condition_58"/>
    <Property name="condition_59"/>
    <Property name="condition_60"/>
    <Property name="condition_61"/>
    <Property name="condition_62"/>
    <Property name="condition_63"/>
    <Property name="condition_64"/>
    <Property name="condition_65"/>
    <Property name="condition_66"/>
    <Property name="condition_67"/>
    <Property name="condition_68"/>
    <Property name="condition_69"/>
    <Property name="condition_70"/>
    <Property name="condition_71"/>
    <Property name="condition_72"/>
    <Property name="condition_73"/>
    <Property name="condition_74"/>
    <Property name="condition_75"/>
    <Property name="condition_76"/>
    <Property name="condition_77"/>
    <Property name="condition_78"/>
    <Property name="condition_79"/>
    <Property name="condition_80"/>
    <Property name="condition_81"/>
    <Property name="condition_82"/>
    <Property name="condition_83"/>
    <Property name="condition_84"/>
    <Property name="condition_85"/>
    <Property name="condition_86"/>
    <Property name="condition_87"/>
    <Property name="condition_88"/>
    <Property name="condition_89"/>
    <Property name="condition_90"/>
    <Property name="condition_91"/>
    <Property name="condition_92"/>
    <Property name="condition_93"/>
    <Property name="condition_94"/>
    <Property name="condition_95"/>
    <Property name="condition_96"/>
    <Property name="condition_97"/>
    <Property name="condition_98"/>
    <Property name="condition_99"/>
    <Property name="condition_100"/>
    <Property name="condition_101"/>
    <Property name="condition_102"/>
    <Property name="condition_103"/>
    <Property name="condition_104"/>
    <Property name="condition_105"/>
    <Property name="condition_106"/>
    <Property name="condition_107"/>
    <Property name="condition_108"/>
    <Property name="condition_109"/>
    <Property name="condition_110"/>
    <Property name="condition_111"/>
    <Property name="condition_112"/>
    <Property name="condition_113"/>
    <Property name="condition_114"/>
    <Property name="condition_115"/>
    <Property name="condition_116"/>
    <Property name="condition_117"/>
    <Property name="condition_118"/>
    <Property name="condition_119"/>
    <Property name="condition_120"/>
    <Property name="condition_121"/>
    <Property name="condition_122"/>
    <Property name="condition_123"/>
    <Property name="condition_124"/>
    <Property name="condition_125"/>
    <Property name="condition_126"/>
    <Property name="condition_127"/>
    <Property name="condition_128"/>
    <Property name="condition_129"/>
    <Property name="condition_130"/>
    <Property name="condition_131"/>
    <Property name="condition_132"/>
    <Property name="condition_133"/>
    <Property name="condition_134"/>
    <Property name="condition_135"/>
    <Property name="condition_136"/>
    <Property name="condition_137"/>
    <Property name="condition_138"/>
    <Property name="condition_139"/>
    <Property name="condition_140"/>
    <Property name="condition_141"/>
    <Property name="condition_142"/>
    <Property name="condition_143"/>
    <Property name="condition_144"/>
    <Property name="condition_145"/>
    <Property name="condition_146"/>
    <Property name="condition_147"/>
    <Property name="condition_148"/>
    <Property name="condition_149"/>
    <Property name="condition_150"/>
    <Property name="condition_151"/>
    <Property name="condition_152"/>
    <Property name="condition_153"/>
    <Property name="condition_154"/>
    <Property name="condition_155"/>
    <Property name="condition_156"/>
    <Property name="condition_157"/>
    <Property name="condition_158"/>
    <Property name="condition_159"/>
    <Property name="condition_160"/>
    <Property name="condition_161"/>
    <Property name="condition_162"/>
    <Property name="condition_163"/>
    <Property name="condition_164"/>
    <Property name="condition_165"/>
    <Property name="condition_166"/>
    <Property name="condition_167"/>
    <Property name="condition_168"/>
    <Property name="condition_169"/>
    <Property name="condition_170"/>
    <Property name="condition_171"/>
    <Property name="condition_172"/>
    <Property name="condition_173"/>
    <Property name="condition_174"/>
    <Property name="condition_175"/>
    <Property name="condition_176"/>
    <Property name="condition_177"/>
    <Property name="condition_178"/>
    <Property name="condition_179"/>
    <Property name="condition_180"/>
    <Property name="condition_181"/>
    <Property name="condition_182"/>
    <Property name="condition_183"/>
    <Property name="condition_184"/>
    <Property name="condition_185"/>
    <Property name="condition_186"/>
    <Property name="condition_187"/>
    <Property name="condition_188"/>
    <Property name="condition_189"/>
    <Property name="condition_190"/>
    <Property name="condition_191"/>
    <Property name="condition_192"/>
    <Property name="condition_193"/>
    <Property name="condition_194"/>
    <Property name="condition_195"/>
    <Property name="condition_196"/>
    <Property name="condition_197"/>
    <Property name="condition_198"/>
    <Property name="condition_199"/>
    <Property name="condition_200"/>
    <Property name="condition_201"/>
    <Property name="condition_202"/>
    <Property name="condition_203"/>
    <Property name="condition_204"/>
    <Property name="condition_205"/>
    <Property name="condition_206"/>
    <Property name="condition_207"/>
    <Property name="condition_208"/>
    <Property name="condition_209"/>
    <Property name="condition_210"/>
    <Property name="condition_211"/>
    <Property name="condition_212"/>
    <Property name="condition_213"/>
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
    <Property name="line_3"/>
    <Property name="line_4"/>
    <Property name="line_5"/>
    <Property name="line_6"/>
    <Property name="line_7"/>
    <Property name="line_8"/>
    <Property name="line_9"/>
    <Property name="line_10"/>
    <Property name="line_11"/>
    <Property name="line_12"/>
    <Property name="line_13"/>
    <Property name="line_14"/>
    <Property name="line_15"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.fifo_out_uart" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../FIFO_Latches/fifo.sv" LineNo="238">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
    <Property name="condition_2"/>
    <Property name="condition_3"/>
    <Property name="condition_4"/>
    <Property name="condition_5"/>
    <Property name="condition_6"/>
    <Property name="condition_7"/>
    <Property name="condition_8"/>
    <Property name="condition_9"/>
    <Property name="condition_10"/>
    <Property name="condition_11"/>
    <Property name="condition_12"/>
    <Property name="condition_13"/>
    <Property name="condition_14"/>
    <Property name="condition_15"/>
    <Property name="condition_16"/>
    <Property name="condition_17"/>
    <Property name="condition_18"/>
    <Property name="condition_19"/>
    <Property name="condition_20"/>
    <Property name="condition_21"/>
    <Property name="condition_22"/>
    <Property name="condition_23"/>
    <Property name="condition_24"/>
    <Property name="condition_25"/>
    <Property name="condition_26"/>
    <Property name="condition_27"/>
    <Property name="condition_28"/>
    <Property name="condition_29"/>
    <Property name="condition_30"/>
    <Property name="condition_31"/>
    <Property name="condition_32"/>
    <Property name="condition_33"/>
    <Property name="condition_34"/>
    <Property name="condition_35"/>
    <Property name="condition_36"/>
    <Property name="condition_37"/>
    <Property name="condition_38"/>
    <Property name="condition_39"/>
    <Property name="condition_40"/>
    <Property name="condition_41"/>
    <Property name="condition_42"/>
    <Property name="condition_43"/>
    <Property name="condition_44"/>
    <Property name="condition_45"/>
    <Property name="condition_46"/>
    <Property name="condition_47"/>
    <Property name="condition_48"/>
    <Property name="condition_49"/>
    <Property name="condition_50"/>
    <Property name="condition_51"/>
    <Property name="condition_52"/>
    <Property name="condition_53"/>
    <Property name="condition_54"/>
    <Property name="condition_55"/>
    <Property name="condition_56"/>
    <Property name="condition_57"/>
    <Property name="condition_58"/>
    <Property name="condition_59"/>
    <Property name="condition_60"/>
    <Property name="condition_61"/>
    <Property name="condition_62"/>
    <Property name="condition_63"/>
    <Property name="condition_64"/>
    <Property name="condition_65"/>
    <Property name="condition_66"/>
    <Property name="condition_67"/>
    <Property name="condition_68"/>
    <Property name="condition_69"/>
    <Property name="condition_70"/>
    <Property name="condition_71"/>
    <Property name="condition_72"/>
    <Property name="condition_73"/>
    <Property name="condition_74"/>
    <Property name="condition_75"/>
    <Property name="condition_76"/>
    <Property name="condition_77"/>
    <Property name="condition_78"/>
    <Property name="condition_79"/>
    <Property name="condition_80"/>
    <Property name="condition_81"/>
    <Property name="condition_82"/>
    <Property name="condition_83"/>
    <Property name="condition_84"/>
    <Property name="condition_85"/>
    <Property name="condition_86"/>
    <Property name="condition_87"/>
    <Property name="condition_88"/>
    <Property name="condition_89"/>
    <Property name="condition_90"/>
    <Property name="condition_91"/>
    <Property name="condition_92"/>
    <Property name="condition_93"/>
    <Property name="condition_94"/>
    <Property name="condition_95"/>
    <Property name="condition_96"/>
    <Property name="condition_97"/>
    <Property name="condition_98"/>
    <Property name="condition_99"/>
    <Property name="condition_100"/>
    <Property name="condition_101"/>
    <Property name="condition_102"/>
    <Property name="condition_103"/>
    <Property name="condition_104"/>
    <Property name="condition_105"/>
    <Property name="condition_106"/>
    <Property name="condition_107"/>
    <Property name="condition_108"/>
    <Property name="condition_109"/>
    <Property name="condition_110"/>
    <Property name="condition_111"/>
    <Property name="condition_112"/>
    <Property name="condition_113"/>
    <Property name="condition_114"/>
    <Property name="condition_115"/>
    <Property name="condition_116"/>
    <Property name="condition_117"/>
    <Property name="condition_118"/>
    <Property name="condition_119"/>
    <Property name="condition_120"/>
    <Property name="condition_121"/>
    <Property name="condition_122"/>
    <Property name="condition_123"/>
    <Property name="condition_124"/>
    <Property name="condition_125"/>
    <Property name="condition_126"/>
    <Property name="condition_127"/>
    <Property name="condition_128"/>
    <Property name="condition_129"/>
    <Property name="condition_130"/>
    <Property name="condition_131"/>
    <Property name="condition_132"/>
    <Property name="condition_133"/>
    <Property name="condition_134"/>
    <Property name="condition_135"/>
    <Property name="condition_136"/>
    <Property name="condition_137"/>
    <Property name="condition_138"/>
    <Property name="condition_139"/>
    <Property name="condition_140"/>
    <Property name="condition_141"/>
    <Property name="condition_142"/>
    <Property name="condition_143"/>
    <Property name="condition_144"/>
    <Property name="condition_145"/>
    <Property name="condition_146"/>
    <Property name="condition_147"/>
    <Property name="condition_148"/>
    <Property name="condition_149"/>
    <Property name="condition_150"/>
    <Property name="condition_151"/>
    <Property name="condition_152"/>
    <Property name="condition_153"/>
    <Property name="condition_154"/>
    <Property name="condition_155"/>
    <Property name="condition_156"/>
    <Property name="condition_157"/>
    <Property name="condition_158"/>
    <Property name="condition_159"/>
    <Property name="condition_160"/>
    <Property name="condition_161"/>
    <Property name="condition_162"/>
    <Property name="condition_163"/>
    <Property name="condition_164"/>
    <Property name="condition_165"/>
    <Property name="condition_166"/>
    <Property name="condition_167"/>
    <Property name="condition_168"/>
    <Property name="condition_169"/>
    <Property name="condition_170"/>
    <Property name="condition_171"/>
    <Property name="condition_172"/>
    <Property name="condition_173"/>
    <Property name="condition_174"/>
    <Property name="condition_175"/>
    <Property name="condition_176"/>
    <Property name="condition_177"/>
    <Property name="condition_178"/>
    <Property name="condition_179"/>
    <Property name="condition_180"/>
    <Property name="condition_181"/>
    <Property name="condition_182"/>
    <Property name="condition_183"/>
    <Property name="condition_184"/>
    <Property name="condition_185"/>
    <Property name="condition_186"/>
    <Property name="condition_187"/>
    <Property name="condition_188"/>
    <Property name="condition_189"/>
    <Property name="condition_190"/>
    <Property name="condition_191"/>
    <Property name="condition_192"/>
    <Property name="condition_193"/>
    <Property name="condition_194"/>
    <Property name="condition_195"/>
    <Property name="condition_196"/>
    <Property name="condition_197"/>
    <Property name="condition_198"/>
    <Property name="condition_199"/>
    <Property name="condition_200"/>
    <Property name="condition_201"/>
    <Property name="condition_202"/>
    <Property name="condition_203"/>
    <Property name="condition_204"/>
    <Property name="condition_205"/>
    <Property name="condition_206"/>
    <Property name="condition_207"/>
    <Property name="condition_208"/>
    <Property name="condition_209"/>
    <Property name="condition_210"/>
    <Property name="condition_211"/>
    <Property name="condition_212"/>
    <Property name="condition_213"/>
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
    <Property name="line_3"/>
    <Property name="line_4"/>
    <Property name="line_5"/>
    <Property name="line_6"/>
    <Property name="line_7"/>
    <Property name="line_8"/>
    <Property name="line_9"/>
    <Property name="line_10"/>
    <Property name="line_11"/>
    <Property name="line_12"/>
    <Property name="line_13"/>
    <Property name="line_14"/>
    <Property name="line_15"/>
   </VariantInstance>
  </ModuleVariant>
 </Module>
 <Module name="prll_bs_ntrfs_riscv" DesignLang="Verilog" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="59">
  <ModuleVariant name="prll_bs_ntrfs_riscv_0000" CheckerModule="">
   <Property name="condition_0" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="100">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_0"/>
     <AEPEncoding>
      <AEPNode expr="(((~bs_grnt)) &amp;&amp; wrt)" conditionId="0" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_1" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="100">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_1"/>
     <AEPEncoding>
      <AEPNode expr="(((~bs_grnt)) &amp;&amp; wrt)" conditionId="0" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_2" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="100">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_2" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_2"/>
     <AEPEncoding>
      <AEPNode expr="(((~bs_grnt)) &amp;&amp; wrt)" conditionId="0" vector="11"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_0" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="100">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_0"/>
     <AEPEncoding>
      <AEPNode lineType="ALWAYS" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="59">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
    <Property name="condition_2"/>
    <Property name="line_0"/>
   </VariantInstance>
  </ModuleVariant>
  <ModuleVariant name="prll_bs_ntrfs_riscv_0000_0000" CheckerModule="">
   <Property name="condition_0" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="100">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_0"/>
     <AEPEncoding>
      <AEPNode expr="(((~bs_grnt)) &amp;&amp; wrt)" conditionId="0" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_1" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="100">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_1"/>
     <AEPEncoding>
      <AEPNode expr="(((~bs_grnt)) &amp;&amp; wrt)" conditionId="0" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_2" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="100">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_2" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_2"/>
     <AEPEncoding>
      <AEPNode expr="(((~bs_grnt)) &amp;&amp; wrt)" conditionId="0" vector="11"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_0" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="100">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_0"/>
     <AEPEncoding>
      <AEPNode lineType="ALWAYS" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="59">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
    <Property name="condition_2"/>
    <Property name="line_0"/>
   </VariantInstance>
  </ModuleVariant>
  <ModuleVariant name="prll_bs_ntrfs_riscv_0000_0001" CheckerModule="">
   <Property name="condition_0" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="100">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_0"/>
     <AEPEncoding>
      <AEPNode expr="(((~bs_grnt)) &amp;&amp; wrt)" conditionId="0" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_1" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="100">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_1"/>
     <AEPEncoding>
      <AEPNode expr="(((~bs_grnt)) &amp;&amp; wrt)" conditionId="0" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_2" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="100">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_2" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_2"/>
     <AEPEncoding>
      <AEPNode expr="(((~bs_grnt)) &amp;&amp; wrt)" conditionId="0" vector="11"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_0" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="100">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_0"/>
     <AEPEncoding>
      <AEPNode lineType="ALWAYS" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="59">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
    <Property name="condition_2"/>
    <Property name="line_0"/>
   </VariantInstance>
  </ModuleVariant>
 </Module>
 <Module name="prll_intrfs_cntrl_riscv" DesignLang="Verilog" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="6">
  <ModuleVariant name="prll_intrfs_cntrl_riscv" CheckerModule="">
   <Property name="condition_0" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="45">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_0"/>
     <AEPEncoding>
      <AEPNode expr="(rdi &amp;&amp; bs_grnt)" conditionId="0" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_1" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="45">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_1"/>
     <AEPEncoding>
      <AEPNode expr="(rdi &amp;&amp; bs_grnt)" conditionId="0" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_2" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="45">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_2" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_2"/>
     <AEPEncoding>
      <AEPNode expr="(rdi &amp;&amp; bs_grnt)" conditionId="0" vector="11"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_3" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="46">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_2_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_2_0"/>
     <AEPEncoding>
      <AEPNode expr="(s_ds_w ? pndng : wt_flg)" conditionId="0" vector="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_4" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="46">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_2_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_2_1"/>
     <AEPEncoding>
      <AEPNode expr="(s_ds_w ? pndng : wt_flg)" conditionId="0" vector="1"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_5" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="47">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_3_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_3_0"/>
     <AEPEncoding>
      <AEPNode expr="(trn_chng_nthng_t_snd || rst_w)" conditionId="0" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_6" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="47">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_3_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_3_1"/>
     <AEPEncoding>
      <AEPNode expr="(trn_chng_nthng_t_snd || rst_w)" conditionId="0" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_7" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="47">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_3_2" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_3_2"/>
     <AEPEncoding>
      <AEPNode expr="(trn_chng_nthng_t_snd || rst_w)" conditionId="0" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_8" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="48">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_4_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_4_0"/>
     <AEPEncoding>
      <AEPNode expr="(wrt &amp;&amp; ((~bs_grnt)))" conditionId="0" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_9" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="48">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_4_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_4_1"/>
     <AEPEncoding>
      <AEPNode expr="(wrt &amp;&amp; ((~bs_grnt)))" conditionId="0" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_10" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="48">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_4_2" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_4_2"/>
     <AEPEncoding>
      <AEPNode expr="(wrt &amp;&amp; ((~bs_grnt)))" conditionId="0" vector="11"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_11" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="49">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_8_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_8_0"/>
     <AEPEncoding>
      <AEPNode expr="(((D_in == id) || (D_in == bdcst)) ? ({1'b1}) : ({1'b0}))" conditionId="0" vector="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_12" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="49">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_8_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_8_1"/>
     <AEPEncoding>
      <AEPNode expr="(((D_in == id) || (D_in == bdcst)) ? ({1'b1}) : ({1'b0}))" conditionId="0" vector="1"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_13" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="49">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_7_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_7_0"/>
     <AEPEncoding>
      <AEPNode expr="((D_in == id) || (D_in == bdcst))" conditionId="1" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_14" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="49">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_7_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_7_1"/>
     <AEPEncoding>
      <AEPNode expr="((D_in == id) || (D_in == bdcst))" conditionId="1" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_15" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="49">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_7_2" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_7_2"/>
     <AEPEncoding>
      <AEPNode expr="((D_in == id) || (D_in == bdcst))" conditionId="1" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_16" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="49">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_5_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_5_0"/>
     <AEPEncoding>
      <AEPNode expr="(D_in == id)" conditionId="2" vector="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_17" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="49">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_5_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_5_1"/>
     <AEPEncoding>
      <AEPNode expr="(D_in == id)" conditionId="2" vector="1"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_18" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="49">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_6_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_6_0"/>
     <AEPEncoding>
      <AEPNode expr="(D_in == bdcst)" conditionId="3" vector="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_19" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="49">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_6_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_6_1"/>
     <AEPEncoding>
      <AEPNode expr="(D_in == bdcst)" conditionId="3" vector="1"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_20" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="50">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_9_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_9_0"/>
     <AEPEncoding>
      <AEPNode expr="(s_ds_r ? sv_flg : rd_flg)" conditionId="0" vector="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_21" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="50">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_9_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_9_1"/>
     <AEPEncoding>
      <AEPNode expr="(s_ds_r ? sv_flg : rd_flg)" conditionId="0" vector="1"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_22" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="51">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_11_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_11_0"/>
     <AEPEncoding>
      <AEPNode expr="((cnt_rbtr == id) ? ({1'b1}) : ({1'b0}))" conditionId="0" vector="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_23" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="51">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_11_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_11_1"/>
     <AEPEncoding>
      <AEPNode expr="((cnt_rbtr == id) ? ({1'b1}) : ({1'b0}))" conditionId="0" vector="1"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_24" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="51">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_10_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_10_0"/>
     <AEPEncoding>
      <AEPNode expr="(cnt_rbtr == id)" conditionId="1" vector="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_25" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="51">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_10_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_10_1"/>
     <AEPEncoding>
      <AEPNode expr="(cnt_rbtr == id)" conditionId="1" vector="1"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_26" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="52">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_0"/>
     <AEPEncoding>
      <AEPNode expr="(bs_grnt &amp;&amp; ((~bs_rqst)))" conditionId="0" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_27" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="52">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_1"/>
     <AEPEncoding>
      <AEPNode expr="(bs_grnt &amp;&amp; ((~bs_rqst)))" conditionId="0" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_28" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="52">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_2" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_2"/>
     <AEPEncoding>
      <AEPNode expr="(bs_grnt &amp;&amp; ((~bs_rqst)))" conditionId="0" vector="11"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_0" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="45">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_0"/>
     <AEPEncoding>
      <AEPNode lineType="ALWAYS" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.prll_cntrl" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="6">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
    <Property name="condition_2"/>
    <Property name="condition_3"/>
    <Property name="condition_4"/>
    <Property name="condition_5"/>
    <Property name="condition_6"/>
    <Property name="condition_7"/>
    <Property name="condition_8"/>
    <Property name="condition_9"/>
    <Property name="condition_10"/>
    <Property name="condition_11"/>
    <Property name="condition_12"/>
    <Property name="condition_13"/>
    <Property name="condition_14"/>
    <Property name="condition_15"/>
    <Property name="condition_16"/>
    <Property name="condition_17"/>
    <Property name="condition_18"/>
    <Property name="condition_19"/>
    <Property name="condition_20"/>
    <Property name="condition_21"/>
    <Property name="condition_22"/>
    <Property name="condition_23"/>
    <Property name="condition_24"/>
    <Property name="condition_25"/>
    <Property name="condition_26"/>
    <Property name="condition_27"/>
    <Property name="condition_28"/>
    <Property name="line_0"/>
   </VariantInstance>
  </ModuleVariant>
  <ModuleVariant name="prll_intrfs_cntrl_riscv_0000" CheckerModule="">
   <Property name="condition_0" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="45">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_0"/>
     <AEPEncoding>
      <AEPNode expr="(rdi &amp;&amp; bs_grnt)" conditionId="0" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_1" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="45">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_1"/>
     <AEPEncoding>
      <AEPNode expr="(rdi &amp;&amp; bs_grnt)" conditionId="0" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_2" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="45">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_2" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_2"/>
     <AEPEncoding>
      <AEPNode expr="(rdi &amp;&amp; bs_grnt)" conditionId="0" vector="11"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_3" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="46">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_2_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_2_0"/>
     <AEPEncoding>
      <AEPNode expr="(s_ds_w ? pndng : wt_flg)" conditionId="0" vector="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_4" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="46">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_2_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_2_1"/>
     <AEPEncoding>
      <AEPNode expr="(s_ds_w ? pndng : wt_flg)" conditionId="0" vector="1"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_5" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="47">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_3_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_3_0"/>
     <AEPEncoding>
      <AEPNode expr="(trn_chng_nthng_t_snd || rst_w)" conditionId="0" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_6" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="47">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_3_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_3_1"/>
     <AEPEncoding>
      <AEPNode expr="(trn_chng_nthng_t_snd || rst_w)" conditionId="0" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_7" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="47">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_3_2" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_3_2"/>
     <AEPEncoding>
      <AEPNode expr="(trn_chng_nthng_t_snd || rst_w)" conditionId="0" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_8" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="48">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_4_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_4_0"/>
     <AEPEncoding>
      <AEPNode expr="(wrt &amp;&amp; ((~bs_grnt)))" conditionId="0" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_9" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="48">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_4_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_4_1"/>
     <AEPEncoding>
      <AEPNode expr="(wrt &amp;&amp; ((~bs_grnt)))" conditionId="0" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_10" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="48">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_4_2" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_4_2"/>
     <AEPEncoding>
      <AEPNode expr="(wrt &amp;&amp; ((~bs_grnt)))" conditionId="0" vector="11"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_11" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="49">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_8_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_8_0"/>
     <AEPEncoding>
      <AEPNode expr="(((D_in == id) || (D_in == bdcst)) ? ({1'b1}) : ({1'b0}))" conditionId="0" vector="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_12" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="49">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_8_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_8_1"/>
     <AEPEncoding>
      <AEPNode expr="(((D_in == id) || (D_in == bdcst)) ? ({1'b1}) : ({1'b0}))" conditionId="0" vector="1"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_13" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="49">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_7_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_7_0"/>
     <AEPEncoding>
      <AEPNode expr="((D_in == id) || (D_in == bdcst))" conditionId="1" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_14" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="49">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_7_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_7_1"/>
     <AEPEncoding>
      <AEPNode expr="((D_in == id) || (D_in == bdcst))" conditionId="1" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_15" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="49">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_7_2" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_7_2"/>
     <AEPEncoding>
      <AEPNode expr="((D_in == id) || (D_in == bdcst))" conditionId="1" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_16" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="49">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_5_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_5_0"/>
     <AEPEncoding>
      <AEPNode expr="(D_in == id)" conditionId="2" vector="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_17" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="49">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_5_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_5_1"/>
     <AEPEncoding>
      <AEPNode expr="(D_in == id)" conditionId="2" vector="1"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_18" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="49">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_6_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_6_0"/>
     <AEPEncoding>
      <AEPNode expr="(D_in == bdcst)" conditionId="3" vector="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_19" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="49">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_6_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_6_1"/>
     <AEPEncoding>
      <AEPNode expr="(D_in == bdcst)" conditionId="3" vector="1"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_20" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="50">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_9_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_9_0"/>
     <AEPEncoding>
      <AEPNode expr="(s_ds_r ? sv_flg : rd_flg)" conditionId="0" vector="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_21" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="50">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_9_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_9_1"/>
     <AEPEncoding>
      <AEPNode expr="(s_ds_r ? sv_flg : rd_flg)" conditionId="0" vector="1"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_22" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="51">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_11_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_11_0"/>
     <AEPEncoding>
      <AEPNode expr="((cnt_rbtr == id) ? ({1'b1}) : ({1'b0}))" conditionId="0" vector="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_23" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="51">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_11_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_11_1"/>
     <AEPEncoding>
      <AEPNode expr="((cnt_rbtr == id) ? ({1'b1}) : ({1'b0}))" conditionId="0" vector="1"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_24" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="51">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_10_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_10_0"/>
     <AEPEncoding>
      <AEPNode expr="(cnt_rbtr == id)" conditionId="1" vector="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_25" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="51">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_10_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_10_1"/>
     <AEPEncoding>
      <AEPNode expr="(cnt_rbtr == id)" conditionId="1" vector="1"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_26" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="52">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_0"/>
     <AEPEncoding>
      <AEPNode expr="(bs_grnt &amp;&amp; ((~bs_rqst)))" conditionId="0" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_27" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="52">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_1"/>
     <AEPEncoding>
      <AEPNode expr="(bs_grnt &amp;&amp; ((~bs_rqst)))" conditionId="0" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_28" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="52">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_2" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_2"/>
     <AEPEncoding>
      <AEPNode expr="(bs_grnt &amp;&amp; ((~bs_rqst)))" conditionId="0" vector="11"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_0" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="45">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_0"/>
     <AEPEncoding>
      <AEPNode lineType="ALWAYS" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.prll_cntrl" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="6">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
    <Property name="condition_2"/>
    <Property name="condition_3"/>
    <Property name="condition_4"/>
    <Property name="condition_5"/>
    <Property name="condition_6"/>
    <Property name="condition_7"/>
    <Property name="condition_8"/>
    <Property name="condition_9"/>
    <Property name="condition_10"/>
    <Property name="condition_11"/>
    <Property name="condition_12"/>
    <Property name="condition_13"/>
    <Property name="condition_14"/>
    <Property name="condition_15"/>
    <Property name="condition_16"/>
    <Property name="condition_17"/>
    <Property name="condition_18"/>
    <Property name="condition_19"/>
    <Property name="condition_20"/>
    <Property name="condition_21"/>
    <Property name="condition_22"/>
    <Property name="condition_23"/>
    <Property name="condition_24"/>
    <Property name="condition_25"/>
    <Property name="condition_26"/>
    <Property name="condition_27"/>
    <Property name="condition_28"/>
    <Property name="line_0"/>
   </VariantInstance>
  </ModuleVariant>
  <ModuleVariant name="prll_intrfs_cntrl_riscv_0001" CheckerModule="">
   <Property name="condition_0" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="45">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_0"/>
     <AEPEncoding>
      <AEPNode expr="(rdi &amp;&amp; bs_grnt)" conditionId="0" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_1" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="45">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_1"/>
     <AEPEncoding>
      <AEPNode expr="(rdi &amp;&amp; bs_grnt)" conditionId="0" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_2" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="45">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_2" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_2"/>
     <AEPEncoding>
      <AEPNode expr="(rdi &amp;&amp; bs_grnt)" conditionId="0" vector="11"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_3" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="46">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_2_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_2_0"/>
     <AEPEncoding>
      <AEPNode expr="(s_ds_w ? pndng : wt_flg)" conditionId="0" vector="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_4" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="46">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_2_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_2_1"/>
     <AEPEncoding>
      <AEPNode expr="(s_ds_w ? pndng : wt_flg)" conditionId="0" vector="1"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_5" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="47">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_3_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_3_0"/>
     <AEPEncoding>
      <AEPNode expr="(trn_chng_nthng_t_snd || rst_w)" conditionId="0" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_6" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="47">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_3_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_3_1"/>
     <AEPEncoding>
      <AEPNode expr="(trn_chng_nthng_t_snd || rst_w)" conditionId="0" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_7" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="47">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_3_2" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_3_2"/>
     <AEPEncoding>
      <AEPNode expr="(trn_chng_nthng_t_snd || rst_w)" conditionId="0" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_8" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="48">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_4_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_4_0"/>
     <AEPEncoding>
      <AEPNode expr="(wrt &amp;&amp; ((~bs_grnt)))" conditionId="0" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_9" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="48">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_4_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_4_1"/>
     <AEPEncoding>
      <AEPNode expr="(wrt &amp;&amp; ((~bs_grnt)))" conditionId="0" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_10" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="48">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_4_2" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_4_2"/>
     <AEPEncoding>
      <AEPNode expr="(wrt &amp;&amp; ((~bs_grnt)))" conditionId="0" vector="11"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_11" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="49">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_8_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_8_0"/>
     <AEPEncoding>
      <AEPNode expr="(((D_in == id) || (D_in == bdcst)) ? ({1'b1}) : ({1'b0}))" conditionId="0" vector="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_12" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="49">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_8_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_8_1"/>
     <AEPEncoding>
      <AEPNode expr="(((D_in == id) || (D_in == bdcst)) ? ({1'b1}) : ({1'b0}))" conditionId="0" vector="1"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_13" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="49">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_7_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_7_0"/>
     <AEPEncoding>
      <AEPNode expr="((D_in == id) || (D_in == bdcst))" conditionId="1" vector="00"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_14" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="49">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_7_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_7_1"/>
     <AEPEncoding>
      <AEPNode expr="((D_in == id) || (D_in == bdcst))" conditionId="1" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_15" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="49">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_7_2" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_7_2"/>
     <AEPEncoding>
      <AEPNode expr="((D_in == id) || (D_in == bdcst))" conditionId="1" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_16" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="49">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_5_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_5_0"/>
     <AEPEncoding>
      <AEPNode expr="(D_in == id)" conditionId="2" vector="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_17" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="49">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_5_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_5_1"/>
     <AEPEncoding>
      <AEPNode expr="(D_in == id)" conditionId="2" vector="1"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_18" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="49">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_6_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_6_0"/>
     <AEPEncoding>
      <AEPNode expr="(D_in == bdcst)" conditionId="3" vector="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_19" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="49">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_6_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_6_1"/>
     <AEPEncoding>
      <AEPNode expr="(D_in == bdcst)" conditionId="3" vector="1"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_20" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="50">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_9_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_9_0"/>
     <AEPEncoding>
      <AEPNode expr="(s_ds_r ? sv_flg : rd_flg)" conditionId="0" vector="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_21" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="50">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_9_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_9_1"/>
     <AEPEncoding>
      <AEPNode expr="(s_ds_r ? sv_flg : rd_flg)" conditionId="0" vector="1"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_22" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="51">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_11_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_11_0"/>
     <AEPEncoding>
      <AEPNode expr="((cnt_rbtr == id) ? ({1'b1}) : ({1'b0}))" conditionId="0" vector="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_23" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="51">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_11_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_11_1"/>
     <AEPEncoding>
      <AEPNode expr="((cnt_rbtr == id) ? ({1'b1}) : ({1'b0}))" conditionId="0" vector="1"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_24" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="51">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_10_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_10_0"/>
     <AEPEncoding>
      <AEPNode expr="(cnt_rbtr == id)" conditionId="1" vector="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_25" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="51">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_10_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_10_1"/>
     <AEPEncoding>
      <AEPNode expr="(cnt_rbtr == id)" conditionId="1" vector="1"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_26" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="52">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_0"/>
     <AEPEncoding>
      <AEPNode expr="(bs_grnt &amp;&amp; ((~bs_rqst)))" conditionId="0" vector="01"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_27" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="52">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_1"/>
     <AEPEncoding>
      <AEPNode expr="(bs_grnt &amp;&amp; ((~bs_rqst)))" conditionId="0" vector="10"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_28" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="52">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_2" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_2"/>
     <AEPEncoding>
      <AEPNode expr="(bs_grnt &amp;&amp; ((~bs_rqst)))" conditionId="0" vector="11"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_0" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="45">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_0"/>
     <AEPEncoding>
      <AEPNode lineType="ALWAYS" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.prll_cntrl" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/Bus_Micro.sv" LineNo="6">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
    <Property name="condition_2"/>
    <Property name="condition_3"/>
    <Property name="condition_4"/>
    <Property name="condition_5"/>
    <Property name="condition_6"/>
    <Property name="condition_7"/>
    <Property name="condition_8"/>
    <Property name="condition_9"/>
    <Property name="condition_10"/>
    <Property name="condition_11"/>
    <Property name="condition_12"/>
    <Property name="condition_13"/>
    <Property name="condition_14"/>
    <Property name="condition_15"/>
    <Property name="condition_16"/>
    <Property name="condition_17"/>
    <Property name="condition_18"/>
    <Property name="condition_19"/>
    <Property name="condition_20"/>
    <Property name="condition_21"/>
    <Property name="condition_22"/>
    <Property name="condition_23"/>
    <Property name="condition_24"/>
    <Property name="condition_25"/>
    <Property name="condition_26"/>
    <Property name="condition_27"/>
    <Property name="condition_28"/>
    <Property name="line_0"/>
   </VariantInstance>
  </ModuleVariant>
 </Module>
 <Module name="prll_rd_st_mchn" DesignLang="Verilog" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="896">
  <ModuleVariant name="prll_rd_st_mchn" CheckerModule="">
   <Property name="condition_0" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="927">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_2_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_2_0"/>
     <AEPEncoding>
      <AEPNode expr="((st == 3'h7) ? ({1'b1}) : ({1'b0}))" conditionId="0" vector="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_1" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="927">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_2_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_2_1"/>
     <AEPEncoding>
      <AEPNode expr="((st == 3'h7) ? ({1'b1}) : ({1'b0}))" conditionId="0" vector="1"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_2" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="927">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_0"/>
     <AEPEncoding>
      <AEPNode expr="(st == 3'h7)" conditionId="1" vector="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_3" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="927">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_1"/>
     <AEPEncoding>
      <AEPNode expr="(st == 3'h7)" conditionId="1" vector="1"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_4" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="928">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_4_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_4_0"/>
     <AEPEncoding>
      <AEPNode expr="((st == 3'b0) ? ({1'b1}) : ({1'b0}))" conditionId="0" vector="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_5" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="928">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_4_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_4_1"/>
     <AEPEncoding>
      <AEPNode expr="((st == 3'b0) ? ({1'b1}) : ({1'b0}))" conditionId="0" vector="1"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_6" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="928">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_3_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_3_0"/>
     <AEPEncoding>
      <AEPNode expr="(st == 3'b0)" conditionId="1" vector="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_7" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="928">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_3_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_3_1"/>
     <AEPEncoding>
      <AEPNode expr="(st == 3'b0)" conditionId="1" vector="1"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_8" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="929">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_6_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_6_0"/>
     <AEPEncoding>
      <AEPNode expr="((st == 3'b1) ? ({1'b1}) : ({1'b0}))" conditionId="0" vector="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_9" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="929">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_6_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_6_1"/>
     <AEPEncoding>
      <AEPNode expr="((st == 3'b1) ? ({1'b1}) : ({1'b0}))" conditionId="0" vector="1"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_10" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="929">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_5_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_5_0"/>
     <AEPEncoding>
      <AEPNode expr="(st == 3'b1)" conditionId="1" vector="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_11" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="929">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_5_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_5_1"/>
     <AEPEncoding>
      <AEPNode expr="(st == 3'b1)" conditionId="1" vector="1"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_12" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="930">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_8_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_8_0"/>
     <AEPEncoding>
      <AEPNode expr="((st == 3'h3) ? ({1'b1}) : ({1'b0}))" conditionId="0" vector="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_13" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="930">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_8_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_8_1"/>
     <AEPEncoding>
      <AEPNode expr="((st == 3'h3) ? ({1'b1}) : ({1'b0}))" conditionId="0" vector="1"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_14" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="930">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_7_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_7_0"/>
     <AEPEncoding>
      <AEPNode expr="(st == 3'h3)" conditionId="1" vector="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_15" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="930">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_7_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_7_1"/>
     <AEPEncoding>
      <AEPNode expr="(st == 3'h3)" conditionId="1" vector="1"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_0" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="913">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_0"/>
     <AEPEncoding>
      <AEPNode lineType="ALWAYS" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_1" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="914">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_1"/>
     <AEPEncoding>
      <AEPNode lineType="CASEITEM" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_2" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="915">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_2" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_2"/>
     <AEPEncoding>
      <AEPNode lineType="CASEITEM" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_3" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="916">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_3" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_3"/>
     <AEPEncoding>
      <AEPNode lineType="CASEITEM" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_4" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="917">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_4" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_4"/>
     <AEPEncoding>
      <AEPNode lineType="CASEITEM" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_5" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="918">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_5" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_5"/>
     <AEPEncoding>
      <AEPNode lineType="CASEITEM" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_6" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="919">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_6" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_6"/>
     <AEPEncoding>
      <AEPNode lineType="CASEITEM" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_7" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="920">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_7" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_7"/>
     <AEPEncoding>
      <AEPNode lineType="CASEITEM" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_8" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="921">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_8" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_8"/>
     <AEPEncoding>
      <AEPNode lineType="CASEITEM" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_9" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="922">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_9" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_9"/>
     <AEPEncoding>
      <AEPNode lineType="CASEITEM" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_10" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="923">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_10" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_10"/>
     <AEPEncoding>
      <AEPNode lineType="CASEITEM" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_11" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="924">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_11" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_11"/>
     <AEPEncoding>
      <AEPNode lineType="CASEITEM" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_12" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="927">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_12" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_12"/>
     <AEPEncoding>
      <AEPNode lineType="AFTER_BRANCH" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.prll_cntrl.rd_st_mchn" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="896">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
    <Property name="condition_2"/>
    <Property name="condition_3"/>
    <Property name="condition_4"/>
    <Property name="condition_5"/>
    <Property name="condition_6"/>
    <Property name="condition_7"/>
    <Property name="condition_8"/>
    <Property name="condition_9"/>
    <Property name="condition_10"/>
    <Property name="condition_11"/>
    <Property name="condition_12"/>
    <Property name="condition_13"/>
    <Property name="condition_14"/>
    <Property name="condition_15"/>
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
    <Property name="line_3"/>
    <Property name="line_4"/>
    <Property name="line_5"/>
    <Property name="line_6"/>
    <Property name="line_7"/>
    <Property name="line_8"/>
    <Property name="line_9"/>
    <Property name="line_10"/>
    <Property name="line_11"/>
    <Property name="line_12"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.prll_cntrl.rd_st_mchn" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="896">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
    <Property name="condition_2"/>
    <Property name="condition_3"/>
    <Property name="condition_4"/>
    <Property name="condition_5"/>
    <Property name="condition_6"/>
    <Property name="condition_7"/>
    <Property name="condition_8"/>
    <Property name="condition_9"/>
    <Property name="condition_10"/>
    <Property name="condition_11"/>
    <Property name="condition_12"/>
    <Property name="condition_13"/>
    <Property name="condition_14"/>
    <Property name="condition_15"/>
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
    <Property name="line_3"/>
    <Property name="line_4"/>
    <Property name="line_5"/>
    <Property name="line_6"/>
    <Property name="line_7"/>
    <Property name="line_8"/>
    <Property name="line_9"/>
    <Property name="line_10"/>
    <Property name="line_11"/>
    <Property name="line_12"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.prll_cntrl.rd_st_mchn" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="896">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
    <Property name="condition_2"/>
    <Property name="condition_3"/>
    <Property name="condition_4"/>
    <Property name="condition_5"/>
    <Property name="condition_6"/>
    <Property name="condition_7"/>
    <Property name="condition_8"/>
    <Property name="condition_9"/>
    <Property name="condition_10"/>
    <Property name="condition_11"/>
    <Property name="condition_12"/>
    <Property name="condition_13"/>
    <Property name="condition_14"/>
    <Property name="condition_15"/>
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
    <Property name="line_3"/>
    <Property name="line_4"/>
    <Property name="line_5"/>
    <Property name="line_6"/>
    <Property name="line_7"/>
    <Property name="line_8"/>
    <Property name="line_9"/>
    <Property name="line_10"/>
    <Property name="line_11"/>
    <Property name="line_12"/>
   </VariantInstance>
  </ModuleVariant>
 </Module>
 <Module name="prll_wt_st_mchn" DesignLang="Verilog" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="940">
  <ModuleVariant name="prll_wt_st_mchn" CheckerModule="">
   <Property name="condition_0" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="976">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_2_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_2_0"/>
     <AEPEncoding>
      <AEPNode expr="((st == 3'h7) ? ({1'b1}) : ({1'b0}))" conditionId="0" vector="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_1" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="976">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_2_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_2_1"/>
     <AEPEncoding>
      <AEPNode expr="((st == 3'h7) ? ({1'b1}) : ({1'b0}))" conditionId="0" vector="1"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_2" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="976">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_0"/>
     <AEPEncoding>
      <AEPNode expr="(st == 3'h7)" conditionId="1" vector="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_3" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="976">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_1"/>
     <AEPEncoding>
      <AEPNode expr="(st == 3'h7)" conditionId="1" vector="1"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_4" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="977">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_4_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_4_0"/>
     <AEPEncoding>
      <AEPNode expr="((st == 3'b0) ? ({1'b1}) : ({1'b0}))" conditionId="0" vector="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_5" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="977">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_4_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_4_1"/>
     <AEPEncoding>
      <AEPNode expr="((st == 3'b0) ? ({1'b1}) : ({1'b0}))" conditionId="0" vector="1"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_6" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="977">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_3_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_3_0"/>
     <AEPEncoding>
      <AEPNode expr="(st == 3'b0)" conditionId="1" vector="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_7" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="977">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_3_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_3_1"/>
     <AEPEncoding>
      <AEPNode expr="(st == 3'b0)" conditionId="1" vector="1"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_8" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="978">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_6_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_6_0"/>
     <AEPEncoding>
      <AEPNode expr="((st == 3'b1) ? ({1'b1}) : ({1'b0}))" conditionId="0" vector="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_9" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="978">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_6_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_6_1"/>
     <AEPEncoding>
      <AEPNode expr="((st == 3'b1) ? ({1'b1}) : ({1'b0}))" conditionId="0" vector="1"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_10" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="978">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_5_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_5_0"/>
     <AEPEncoding>
      <AEPNode expr="(st == 3'b1)" conditionId="1" vector="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_11" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="978">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_5_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_5_1"/>
     <AEPEncoding>
      <AEPNode expr="(st == 3'b1)" conditionId="1" vector="1"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_12" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="979">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_8_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_8_0"/>
     <AEPEncoding>
      <AEPNode expr="((st == 3'h4) ? ({1'b1}) : ({1'b0}))" conditionId="0" vector="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_13" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="979">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_8_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_8_1"/>
     <AEPEncoding>
      <AEPNode expr="((st == 3'h4) ? ({1'b1}) : ({1'b0}))" conditionId="0" vector="1"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_14" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="979">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_7_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_7_0"/>
     <AEPEncoding>
      <AEPNode expr="(st == 3'h4)" conditionId="1" vector="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_15" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="979">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_7_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_7_1"/>
     <AEPEncoding>
      <AEPNode expr="(st == 3'h4)" conditionId="1" vector="1"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_16" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="980">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_13_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_13_0"/>
     <AEPEncoding>
      <AEPNode expr="(((st == 3'h4) || (st == 3'h5) || (st == 3'h7)) ? ({1'b1}) : ({1'b0}))" conditionId="0" vector="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_17" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="980">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_13_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_13_1"/>
     <AEPEncoding>
      <AEPNode expr="(((st == 3'h4) || (st == 3'h5) || (st == 3'h7)) ? ({1'b1}) : ({1'b0}))" conditionId="0" vector="1"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_18" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="980">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_0"/>
     <AEPEncoding>
      <AEPNode expr="((st == 3'h4) || (st == 3'h5) || (st == 3'h7))" conditionId="1" vector="000"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_19" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="980">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_1"/>
     <AEPEncoding>
      <AEPNode expr="((st == 3'h4) || (st == 3'h5) || (st == 3'h7))" conditionId="1" vector="001"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_20" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="980">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_2" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_2"/>
     <AEPEncoding>
      <AEPNode expr="((st == 3'h4) || (st == 3'h5) || (st == 3'h7))" conditionId="1" vector="010"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_21" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="980">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_12_3" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_12_3"/>
     <AEPEncoding>
      <AEPNode expr="((st == 3'h4) || (st == 3'h5) || (st == 3'h7))" conditionId="1" vector="100"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_22" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="980">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_9_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_9_0"/>
     <AEPEncoding>
      <AEPNode expr="(st == 3'h4)" conditionId="2" vector="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_23" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="980">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_9_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_9_1"/>
     <AEPEncoding>
      <AEPNode expr="(st == 3'h4)" conditionId="2" vector="1"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_24" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="980">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_10_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_10_0"/>
     <AEPEncoding>
      <AEPNode expr="(st == 3'h5)" conditionId="3" vector="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_25" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="980">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_10_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_10_1"/>
     <AEPEncoding>
      <AEPNode expr="(st == 3'h5)" conditionId="3" vector="1"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_26" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="980">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_11_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_11_0"/>
     <AEPEncoding>
      <AEPNode expr="(st == 3'h7)" conditionId="4" vector="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_27" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="980">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_11_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_11_1"/>
     <AEPEncoding>
      <AEPNode expr="(st == 3'h7)" conditionId="4" vector="1"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_28" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="981">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_15_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_15_0"/>
     <AEPEncoding>
      <AEPNode expr="((st == 3'h3) ? ({1'b1}) : ({1'b0}))" conditionId="0" vector="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_29" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="981">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_15_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_15_1"/>
     <AEPEncoding>
      <AEPNode expr="((st == 3'h3) ? ({1'b1}) : ({1'b0}))" conditionId="0" vector="1"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_30" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="981">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_14_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_14_0"/>
     <AEPEncoding>
      <AEPNode expr="(st == 3'h3)" conditionId="1" vector="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_31" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="981">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_14_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_14_1"/>
     <AEPEncoding>
      <AEPNode expr="(st == 3'h3)" conditionId="1" vector="1"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_0" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="960">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_0"/>
     <AEPEncoding>
      <AEPNode lineType="ALWAYS" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_1" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="961">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_1"/>
     <AEPEncoding>
      <AEPNode lineType="CASEITEM" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_2" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="962">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_2" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_2"/>
     <AEPEncoding>
      <AEPNode lineType="CASEITEM" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_3" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="963">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_3" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_3"/>
     <AEPEncoding>
      <AEPNode lineType="CASEITEM" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_4" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="964">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_4" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_4"/>
     <AEPEncoding>
      <AEPNode lineType="CASEITEM" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_5" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="965">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_5" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_5"/>
     <AEPEncoding>
      <AEPNode lineType="CASEITEM" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_6" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="966">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_6" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_6"/>
     <AEPEncoding>
      <AEPNode lineType="CASEITEM" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_7" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="967">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_7" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_7"/>
     <AEPEncoding>
      <AEPNode lineType="CASEITEM" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_8" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="968">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_8" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_8"/>
     <AEPEncoding>
      <AEPNode lineType="CASEITEM" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_9" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="969">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_9" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_9"/>
     <AEPEncoding>
      <AEPNode lineType="CASEITEM" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_10" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="970">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_10" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_10"/>
     <AEPEncoding>
      <AEPNode lineType="CASEITEM" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_11" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="971">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_11" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_11"/>
     <AEPEncoding>
      <AEPNode lineType="CASEITEM" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_12" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="972">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_12" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_12"/>
     <AEPEncoding>
      <AEPNode lineType="CASEITEM" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_13" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="973">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_13" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_13"/>
     <AEPEncoding>
      <AEPNode lineType="CASEITEM" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="line_14" type="line" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="976">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cb_14" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cb_14"/>
     <AEPEncoding>
      <AEPNode lineType="AFTER_BRANCH" statementId="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.prll_cntrl.wt_st_mchn" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="940">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
    <Property name="condition_2"/>
    <Property name="condition_3"/>
    <Property name="condition_4"/>
    <Property name="condition_5"/>
    <Property name="condition_6"/>
    <Property name="condition_7"/>
    <Property name="condition_8"/>
    <Property name="condition_9"/>
    <Property name="condition_10"/>
    <Property name="condition_11"/>
    <Property name="condition_12"/>
    <Property name="condition_13"/>
    <Property name="condition_14"/>
    <Property name="condition_15"/>
    <Property name="condition_16"/>
    <Property name="condition_17"/>
    <Property name="condition_18"/>
    <Property name="condition_19"/>
    <Property name="condition_20"/>
    <Property name="condition_21"/>
    <Property name="condition_22"/>
    <Property name="condition_23"/>
    <Property name="condition_24"/>
    <Property name="condition_25"/>
    <Property name="condition_26"/>
    <Property name="condition_27"/>
    <Property name="condition_28"/>
    <Property name="condition_29"/>
    <Property name="condition_30"/>
    <Property name="condition_31"/>
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
    <Property name="line_3"/>
    <Property name="line_4"/>
    <Property name="line_5"/>
    <Property name="line_6"/>
    <Property name="line_7"/>
    <Property name="line_8"/>
    <Property name="line_9"/>
    <Property name="line_10"/>
    <Property name="line_11"/>
    <Property name="line_12"/>
    <Property name="line_13"/>
    <Property name="line_14"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.prll_cntrl.wt_st_mchn" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="940">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
    <Property name="condition_2"/>
    <Property name="condition_3"/>
    <Property name="condition_4"/>
    <Property name="condition_5"/>
    <Property name="condition_6"/>
    <Property name="condition_7"/>
    <Property name="condition_8"/>
    <Property name="condition_9"/>
    <Property name="condition_10"/>
    <Property name="condition_11"/>
    <Property name="condition_12"/>
    <Property name="condition_13"/>
    <Property name="condition_14"/>
    <Property name="condition_15"/>
    <Property name="condition_16"/>
    <Property name="condition_17"/>
    <Property name="condition_18"/>
    <Property name="condition_19"/>
    <Property name="condition_20"/>
    <Property name="condition_21"/>
    <Property name="condition_22"/>
    <Property name="condition_23"/>
    <Property name="condition_24"/>
    <Property name="condition_25"/>
    <Property name="condition_26"/>
    <Property name="condition_27"/>
    <Property name="condition_28"/>
    <Property name="condition_29"/>
    <Property name="condition_30"/>
    <Property name="condition_31"/>
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
    <Property name="line_3"/>
    <Property name="line_4"/>
    <Property name="line_5"/>
    <Property name="line_6"/>
    <Property name="line_7"/>
    <Property name="line_8"/>
    <Property name="line_9"/>
    <Property name="line_10"/>
    <Property name="line_11"/>
    <Property name="line_12"/>
    <Property name="line_13"/>
    <Property name="line_14"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.prll_cntrl.wt_st_mchn" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="940">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
    <Property name="condition_2"/>
    <Property name="condition_3"/>
    <Property name="condition_4"/>
    <Property name="condition_5"/>
    <Property name="condition_6"/>
    <Property name="condition_7"/>
    <Property name="condition_8"/>
    <Property name="condition_9"/>
    <Property name="condition_10"/>
    <Property name="condition_11"/>
    <Property name="condition_12"/>
    <Property name="condition_13"/>
    <Property name="condition_14"/>
    <Property name="condition_15"/>
    <Property name="condition_16"/>
    <Property name="condition_17"/>
    <Property name="condition_18"/>
    <Property name="condition_19"/>
    <Property name="condition_20"/>
    <Property name="condition_21"/>
    <Property name="condition_22"/>
    <Property name="condition_23"/>
    <Property name="condition_24"/>
    <Property name="condition_25"/>
    <Property name="condition_26"/>
    <Property name="condition_27"/>
    <Property name="condition_28"/>
    <Property name="condition_29"/>
    <Property name="condition_30"/>
    <Property name="condition_31"/>
    <Property name="line_0"/>
    <Property name="line_1"/>
    <Property name="line_2"/>
    <Property name="line_3"/>
    <Property name="line_4"/>
    <Property name="line_5"/>
    <Property name="line_6"/>
    <Property name="line_7"/>
    <Property name="line_8"/>
    <Property name="line_9"/>
    <Property name="line_10"/>
    <Property name="line_11"/>
    <Property name="line_12"/>
    <Property name="line_13"/>
    <Property name="line_14"/>
   </VariantInstance>
  </ModuleVariant>
 </Module>
 <Module name="tri_buf" DesignLang="Verilog" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
  <ModuleVariant name="tri_buf" CheckerModule="">
   <Property name="condition_0" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="17">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_0" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_0"/>
     <AEPEncoding>
      <AEPNode expr="(en ? a : 1'bz)" conditionId="0" vector="0"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <Property name="condition_1" type="condition" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="17">
    <RegInitializations>
     <RegInitialization signal="vsi_cm_cond_1_1" rhs="1'b0"/>
    </RegInitializations>
    <PropertyEncoding type="">
     <EndedSignal signal="vsi_cm_cond_1_1"/>
     <AEPEncoding>
      <AEPNode expr="(en ? a : 1'bz)" conditionId="0" vector="1"/>
     </AEPEncoding>
    </PropertyEncoding>
   </Property>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.bit_[0].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.bit_[10].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.bit_[11].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.bit_[12].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.bit_[13].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.bit_[14].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.bit_[15].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.bit_[16].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.bit_[17].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.bit_[18].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.bit_[19].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.bit_[1].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.bit_[20].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.bit_[21].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.bit_[22].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.bit_[23].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.bit_[24].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.bit_[25].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.bit_[26].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.bit_[27].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.bit_[28].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.bit_[29].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.bit_[2].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.bit_[30].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.bit_[31].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.bit_[32].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.bit_[33].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.bit_[34].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.bit_[35].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.bit_[36].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.bit_[37].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.bit_[38].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.bit_[39].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.bit_[3].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.bit_[40].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.bit_[41].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.bit_[42].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.bit_[43].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.bit_[44].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.bit_[45].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.bit_[46].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.bit_[47].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.bit_[48].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.bit_[49].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.bit_[4].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.bit_[50].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.bit_[51].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.bit_[52].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.bit_[53].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.bit_[54].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.bit_[55].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.bit_[56].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.bit_[57].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.bit_[58].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.bit_[59].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.bit_[5].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.bit_[60].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.bit_[61].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.bit_[62].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.bit_[63].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.bit_[64].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.bit_[6].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.bit_[7].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.bit_[8].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.bit_[9].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.prll_cntrl.trn_chng_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.mbc_bs_ntrfs.prll_cntrl.wrt_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.bit_[0].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.bit_[10].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.bit_[11].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.bit_[12].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.bit_[13].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.bit_[14].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.bit_[15].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.bit_[16].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.bit_[17].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.bit_[18].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.bit_[19].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.bit_[1].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.bit_[20].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.bit_[21].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.bit_[22].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.bit_[23].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.bit_[24].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.bit_[25].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.bit_[26].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.bit_[27].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.bit_[28].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.bit_[29].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.bit_[2].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.bit_[30].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.bit_[31].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.bit_[32].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.bit_[33].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.bit_[34].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.bit_[35].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.bit_[36].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.bit_[37].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.bit_[38].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.bit_[39].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.bit_[3].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.bit_[40].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.bit_[41].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.bit_[42].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.bit_[43].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.bit_[44].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.bit_[45].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.bit_[46].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.bit_[47].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.bit_[48].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.bit_[49].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.bit_[4].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.bit_[50].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.bit_[51].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.bit_[52].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.bit_[53].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.bit_[54].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.bit_[55].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.bit_[56].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.bit_[57].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.bit_[58].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.bit_[59].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.bit_[5].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.bit_[60].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.bit_[61].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.bit_[62].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.bit_[63].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.bit_[64].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.bit_[6].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.bit_[7].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.bit_[8].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.bit_[9].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.prll_cntrl.trn_chng_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.spi_bs_ntrfs.prll_cntrl.wrt_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.bit_[0].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.bit_[10].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.bit_[11].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.bit_[12].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.bit_[13].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.bit_[14].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.bit_[15].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.bit_[16].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.bit_[17].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.bit_[18].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.bit_[19].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.bit_[1].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.bit_[20].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.bit_[21].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.bit_[22].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.bit_[23].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.bit_[24].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.bit_[25].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.bit_[26].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.bit_[27].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.bit_[28].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.bit_[29].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.bit_[2].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.bit_[30].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.bit_[31].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.bit_[32].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.bit_[33].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.bit_[34].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.bit_[35].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.bit_[36].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.bit_[37].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.bit_[38].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.bit_[39].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.bit_[3].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.bit_[40].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.bit_[41].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.bit_[42].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.bit_[43].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.bit_[44].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.bit_[45].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.bit_[46].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.bit_[47].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.bit_[48].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.bit_[49].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.bit_[4].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.bit_[50].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.bit_[51].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.bit_[52].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.bit_[53].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.bit_[54].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.bit_[55].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.bit_[56].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.bit_[57].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.bit_[58].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.bit_[59].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.bit_[5].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.bit_[60].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.bit_[61].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.bit_[62].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.bit_[63].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.bit_[64].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.bit_[6].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.bit_[7].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.bit_[8].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.bit_[9].bus_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.prll_cntrl.trn_chng_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
   <VariantInstance name="tec_riscv_bus.uart_bs_ntrfs.prll_cntrl.wrt_buf" FileName="/mnt/vol_NFS_Zener/WD_ESPEC/rmolina/riscv_test_regression/Verificacion_RISCV_TEC/TEC_RISCV/BUS_Micro/../BUS_Micro/Bus_Micro_lib.sv" LineNo="10">
    <Property name="condition_0"/>
    <Property name="condition_1"/>
   </VariantInstance>
  </ModuleVariant>
 </Module>
</ICD>
