// Seed: 246782887
module module_0 (
    input tri1 id_0,
    input supply1 id_1
);
  wire id_3, id_4;
  wire [1 : 1  /  (  1  )  *  (  -1  -  1 'b0 )] id_5, id_6, id_7;
endmodule
module module_1 (
    output tri id_0,
    input tri1 id_1,
    output supply1 id_2,
    output supply1 id_3,
    input wire id_4
);
  assign id_0 = 1'b0;
  and primCall (id_3, id_4, id_1);
  module_0 modCall_1 (
      id_4,
      id_4
  );
  logic id_6;
endmodule
module module_2 (
    inout tri0 id_0,
    output supply0 id_1
);
  logic [7:0][-1 'b0 : 1 'b0] id_3;
  nor primCall (id_1, id_3, id_0);
  assign id_3 = id_3[-1];
  module_0 modCall_1 (
      id_0,
      id_0
  );
endmodule
