#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Jun 10 04:46:48 2021
# Process ID: 6416
# Current directory: F:/Intro to computer archeticture/Project/16bit
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15908 F:\Intro to computer archeticture\Project\16bit\16bit.xpr
# Log file: F:/Intro to computer archeticture/Project/16bit/vivado.log
# Journal file: F:/Intro to computer archeticture/Project/16bit\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {F:/Intro to computer archeticture/Project/16bit/16bit.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:34 ; elapsed = 00:00:15 . Memory (MB): peak = 811.777 ; gain = 68.762
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Intro to computer archeticture/Project/16bit/16bit.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'finalmodule' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Intro to computer archeticture/Project/16bit/16bit.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj finalmodule_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Intro to computer archeticture/Project/16bit/16bit.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto d6a8d0067f6a43dba4d036f5427a30b9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot finalmodule_behav xil_defaultlib.finalmodule xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [F:/Intro to computer archeticture/Project/16bit/16bit.srcs/sources_1/new/finalmodule.sv:40]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Ci [F:/Intro to computer archeticture/Project/16bit/16bit.srcs/sources_1/new/finalmodule.sv:49]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port P [F:/Intro to computer archeticture/Project/16bit/16bit.srcs/sources_1/new/recovery.sv:20]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port P [F:/Intro to computer archeticture/Project/16bit/16bit.srcs/sources_1/new/recovery.sv:21]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port P [F:/Intro to computer archeticture/Project/16bit/16bit.srcs/sources_1/new/recovery.sv:22]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port P [F:/Intro to computer archeticture/Project/16bit/16bit.srcs/sources_1/new/recovery.sv:23]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Intro to computer archeticture/Project/16bit/16bit.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "finalmodule_behav -key {Behavioral:sim_1:Functional:finalmodule} -tclbatch {finalmodule.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source finalmodule.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'finalmodule_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 860.266 ; gain = 22.676
close_sim
