// Seed: 1563579917
module module_0;
  wire id_1;
  ;
  assign module_1.id_15 = 0;
endmodule
module module_1 (
    output wand id_0,
    output wire id_1,
    output supply1 id_2,
    input supply1 id_3,
    input tri id_4,
    input supply1 id_5,
    input uwire id_6,
    output uwire id_7,
    output logic id_8,
    input supply1 id_9,
    input tri1 id_10,
    input supply1 id_11,
    output wor id_12,
    input tri1 id_13,
    output tri1 id_14,
    input wand id_15,
    output tri id_16,
    input supply0 id_17
);
  always @(id_11) begin : LABEL_0
    $unsigned(35);
    ;
    id_8 <= id_13;
  end
  always @(posedge 1'b0 or id_17) begin : LABEL_1
    do begin : LABEL_2
      deassign id_8;
    end while (-1);
  end
  module_0 modCall_1 ();
endmodule
