==27553== Cachegrind, a cache and branch-prediction profiler
==27553== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==27553== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==27553== Command: ./mser .
==27553== 
--27553-- warning: L3 cache found, using its data for the LL simulation.
--27553-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--27553-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
LRU cache replacement will be used
==27553== 
==27553== Process terminating with default action of signal 15 (SIGTERM)
==27553==    at 0x10CB1A: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27553==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27553== 
==27553== I   refs:      2,028,008,928
==27553== I1  misses:            1,335
==27553== LLi misses:            1,203
==27553== I1  miss rate:          0.00%
==27553== LLi miss rate:          0.00%
==27553== 
==27553== D   refs:        830,571,574  (562,056,904 rd   + 268,514,670 wr)
==27553== D1  misses:        4,377,174  (  2,930,586 rd   +   1,446,588 wr)
==27553== LLd misses:        1,218,601  (    140,687 rd   +   1,077,914 wr)
==27553== D1  miss rate:           0.5% (        0.5%     +         0.5%  )
==27553== LLd miss rate:           0.1% (        0.0%     +         0.4%  )
==27553== 
==27553== LL refs:           4,378,509  (  2,931,921 rd   +   1,446,588 wr)
==27553== LL misses:         1,219,804  (    141,890 rd   +   1,077,914 wr)
==27553== LL miss rate:            0.0% (        0.0%     +         0.4%  )
