<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `/home/chyyuu/.cargo/registry/src/github.com-1ecc6299db9ec823/x86_64-0.13.6/src/registers/control.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>control.rs - source</title><link rel="stylesheet" type="text/css" href="../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../light.css"  id="themeStyle"><link rel="stylesheet" type="text/css" href="../../../dark.css" disabled ><link rel="stylesheet" type="text/css" href="../../../ayu.css" disabled ><script id="default-settings"></script><script src="../../../storage.js"></script><noscript><link rel="stylesheet" href="../../../noscript.css"></noscript><link rel="icon" type="image/svg+xml" href="../../../favicon.svg">
<link rel="alternate icon" type="image/png" href="../../../favicon-16x16.png">
<link rel="alternate icon" type="image/png" href="../../../favicon-32x32.png"><style type="text/css">#crate-search{background-image:url("../../../down-arrow.svg");}</style></head><body class="rustdoc source"><!--[if lte IE 8]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu" role="button">&#9776;</div><a href='../../../x86_64/index.html'><div class='logo-container rust-logo'><img src='../../../rust-logo.png' alt='logo'></div></a></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu"><img src="../../../brush.svg" width="18" alt="Pick another theme!"></button><div id="theme-choices" role="menu"></div></div><script src="../../../theme.js"></script><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><button type="button" class="help-button">?</button>
                <a id="settings-menu" href="../../../settings.html"><img src="../../../wheel.svg" width="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><pre class="line-numbers"><span id="1">  1</span>
<span id="2">  2</span>
<span id="3">  3</span>
<span id="4">  4</span>
<span id="5">  5</span>
<span id="6">  6</span>
<span id="7">  7</span>
<span id="8">  8</span>
<span id="9">  9</span>
<span id="10"> 10</span>
<span id="11"> 11</span>
<span id="12"> 12</span>
<span id="13"> 13</span>
<span id="14"> 14</span>
<span id="15"> 15</span>
<span id="16"> 16</span>
<span id="17"> 17</span>
<span id="18"> 18</span>
<span id="19"> 19</span>
<span id="20"> 20</span>
<span id="21"> 21</span>
<span id="22"> 22</span>
<span id="23"> 23</span>
<span id="24"> 24</span>
<span id="25"> 25</span>
<span id="26"> 26</span>
<span id="27"> 27</span>
<span id="28"> 28</span>
<span id="29"> 29</span>
<span id="30"> 30</span>
<span id="31"> 31</span>
<span id="32"> 32</span>
<span id="33"> 33</span>
<span id="34"> 34</span>
<span id="35"> 35</span>
<span id="36"> 36</span>
<span id="37"> 37</span>
<span id="38"> 38</span>
<span id="39"> 39</span>
<span id="40"> 40</span>
<span id="41"> 41</span>
<span id="42"> 42</span>
<span id="43"> 43</span>
<span id="44"> 44</span>
<span id="45"> 45</span>
<span id="46"> 46</span>
<span id="47"> 47</span>
<span id="48"> 48</span>
<span id="49"> 49</span>
<span id="50"> 50</span>
<span id="51"> 51</span>
<span id="52"> 52</span>
<span id="53"> 53</span>
<span id="54"> 54</span>
<span id="55"> 55</span>
<span id="56"> 56</span>
<span id="57"> 57</span>
<span id="58"> 58</span>
<span id="59"> 59</span>
<span id="60"> 60</span>
<span id="61"> 61</span>
<span id="62"> 62</span>
<span id="63"> 63</span>
<span id="64"> 64</span>
<span id="65"> 65</span>
<span id="66"> 66</span>
<span id="67"> 67</span>
<span id="68"> 68</span>
<span id="69"> 69</span>
<span id="70"> 70</span>
<span id="71"> 71</span>
<span id="72"> 72</span>
<span id="73"> 73</span>
<span id="74"> 74</span>
<span id="75"> 75</span>
<span id="76"> 76</span>
<span id="77"> 77</span>
<span id="78"> 78</span>
<span id="79"> 79</span>
<span id="80"> 80</span>
<span id="81"> 81</span>
<span id="82"> 82</span>
<span id="83"> 83</span>
<span id="84"> 84</span>
<span id="85"> 85</span>
<span id="86"> 86</span>
<span id="87"> 87</span>
<span id="88"> 88</span>
<span id="89"> 89</span>
<span id="90"> 90</span>
<span id="91"> 91</span>
<span id="92"> 92</span>
<span id="93"> 93</span>
<span id="94"> 94</span>
<span id="95"> 95</span>
<span id="96"> 96</span>
<span id="97"> 97</span>
<span id="98"> 98</span>
<span id="99"> 99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
<span id="228">228</span>
<span id="229">229</span>
<span id="230">230</span>
<span id="231">231</span>
<span id="232">232</span>
<span id="233">233</span>
<span id="234">234</span>
<span id="235">235</span>
<span id="236">236</span>
<span id="237">237</span>
<span id="238">238</span>
<span id="239">239</span>
<span id="240">240</span>
<span id="241">241</span>
<span id="242">242</span>
<span id="243">243</span>
<span id="244">244</span>
<span id="245">245</span>
<span id="246">246</span>
<span id="247">247</span>
<span id="248">248</span>
<span id="249">249</span>
<span id="250">250</span>
<span id="251">251</span>
<span id="252">252</span>
<span id="253">253</span>
<span id="254">254</span>
<span id="255">255</span>
<span id="256">256</span>
<span id="257">257</span>
<span id="258">258</span>
<span id="259">259</span>
<span id="260">260</span>
<span id="261">261</span>
<span id="262">262</span>
<span id="263">263</span>
<span id="264">264</span>
<span id="265">265</span>
<span id="266">266</span>
<span id="267">267</span>
<span id="268">268</span>
<span id="269">269</span>
<span id="270">270</span>
<span id="271">271</span>
<span id="272">272</span>
<span id="273">273</span>
<span id="274">274</span>
<span id="275">275</span>
<span id="276">276</span>
<span id="277">277</span>
<span id="278">278</span>
<span id="279">279</span>
<span id="280">280</span>
<span id="281">281</span>
<span id="282">282</span>
<span id="283">283</span>
<span id="284">284</span>
<span id="285">285</span>
<span id="286">286</span>
<span id="287">287</span>
<span id="288">288</span>
<span id="289">289</span>
<span id="290">290</span>
<span id="291">291</span>
<span id="292">292</span>
<span id="293">293</span>
<span id="294">294</span>
<span id="295">295</span>
<span id="296">296</span>
<span id="297">297</span>
<span id="298">298</span>
<span id="299">299</span>
<span id="300">300</span>
<span id="301">301</span>
<span id="302">302</span>
<span id="303">303</span>
<span id="304">304</span>
<span id="305">305</span>
<span id="306">306</span>
<span id="307">307</span>
<span id="308">308</span>
<span id="309">309</span>
<span id="310">310</span>
<span id="311">311</span>
<span id="312">312</span>
<span id="313">313</span>
<span id="314">314</span>
<span id="315">315</span>
<span id="316">316</span>
<span id="317">317</span>
<span id="318">318</span>
<span id="319">319</span>
<span id="320">320</span>
<span id="321">321</span>
<span id="322">322</span>
<span id="323">323</span>
<span id="324">324</span>
<span id="325">325</span>
<span id="326">326</span>
<span id="327">327</span>
<span id="328">328</span>
<span id="329">329</span>
<span id="330">330</span>
<span id="331">331</span>
<span id="332">332</span>
<span id="333">333</span>
<span id="334">334</span>
<span id="335">335</span>
<span id="336">336</span>
<span id="337">337</span>
<span id="338">338</span>
<span id="339">339</span>
<span id="340">340</span>
<span id="341">341</span>
<span id="342">342</span>
<span id="343">343</span>
<span id="344">344</span>
<span id="345">345</span>
<span id="346">346</span>
<span id="347">347</span>
<span id="348">348</span>
<span id="349">349</span>
<span id="350">350</span>
<span id="351">351</span>
<span id="352">352</span>
<span id="353">353</span>
<span id="354">354</span>
<span id="355">355</span>
<span id="356">356</span>
<span id="357">357</span>
<span id="358">358</span>
<span id="359">359</span>
<span id="360">360</span>
<span id="361">361</span>
<span id="362">362</span>
<span id="363">363</span>
<span id="364">364</span>
<span id="365">365</span>
<span id="366">366</span>
<span id="367">367</span>
<span id="368">368</span>
<span id="369">369</span>
<span id="370">370</span>
<span id="371">371</span>
<span id="372">372</span>
<span id="373">373</span>
<span id="374">374</span>
<span id="375">375</span>
<span id="376">376</span>
<span id="377">377</span>
<span id="378">378</span>
<span id="379">379</span>
<span id="380">380</span>
<span id="381">381</span>
<span id="382">382</span>
<span id="383">383</span>
<span id="384">384</span>
<span id="385">385</span>
<span id="386">386</span>
<span id="387">387</span>
</pre><div class="example-wrap"><pre class="rust ">
<span class="doccomment">//! Functions to read and write control registers.</span>

<span class="kw">pub</span> <span class="kw">use</span> <span class="kw">super</span>::<span class="ident">model_specific</span>::{<span class="ident">Efer</span>, <span class="ident">EferFlags</span>};

<span class="kw">use</span> <span class="ident">bitflags</span>::<span class="ident">bitflags</span>;

<span class="doccomment">/// Various control flags modifying the basic operation of the CPU.</span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Debug</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">Cr0</span>;

<span class="macro">bitflags</span><span class="macro">!</span> {
    <span class="doccomment">/// Configuration flags of the Cr0 register.</span>
    <span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">Cr0Flags</span>: <span class="ident">u64</span> {
        <span class="doccomment">/// Enables protected mode.</span>
        <span class="kw">const</span> <span class="ident">PROTECTED_MODE_ENABLE</span> <span class="op">=</span> <span class="number">1</span>;
        <span class="doccomment">/// Enables monitoring of the coprocessor, typical for x87 instructions.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// Controls together with the `TASK_SWITCHED` flag whether a `wait` or `fwait`</span>
        <span class="doccomment">/// instruction should cause a device-not-available exception.</span>
        <span class="kw">const</span> <span class="ident">MONITOR_COPROCESSOR</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">1</span>;
        <span class="doccomment">/// Force all x87 and MMX instructions to cause an exception.</span>
        <span class="kw">const</span> <span class="ident">EMULATE_COPROCESSOR</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">2</span>;
        <span class="doccomment">/// Automatically set to 1 on _hardware_ task switch.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// This flags allows lazily saving x87/MMX/SSE instructions on hardware context switches.</span>
        <span class="kw">const</span> <span class="ident">TASK_SWITCHED</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">3</span>;
        <span class="doccomment">/// Enables the native error reporting mechanism for x87 FPU errors.</span>
        <span class="kw">const</span> <span class="ident">NUMERIC_ERROR</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">5</span>;
        <span class="doccomment">/// Controls whether supervisor-level writes to read-only pages are inhibited.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// When set, it is not possible to write to read-only pages from ring 0.</span>
        <span class="kw">const</span> <span class="ident">WRITE_PROTECT</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">16</span>;
        <span class="doccomment">/// Enables automatic alignment checking.</span>
        <span class="kw">const</span> <span class="ident">ALIGNMENT_MASK</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">18</span>;
        <span class="doccomment">/// Ignored. Used to control write-back/write-through cache strategy on older CPUs.</span>
        <span class="kw">const</span> <span class="ident">NOT_WRITE_THROUGH</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">29</span>;
        <span class="doccomment">/// Disables internal caches (only for some cases).</span>
        <span class="kw">const</span> <span class="ident">CACHE_DISABLE</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">30</span>;
        <span class="doccomment">/// Enables page translation.</span>
        <span class="kw">const</span> <span class="ident">PAGING</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">31</span>;
    }
}

<span class="doccomment">/// Contains the Page Fault Linear Address (PFLA).</span>
<span class="doccomment">///</span>
<span class="doccomment">/// When page fault occurs, the CPU sets this register to the accessed address.</span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Debug</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">Cr2</span>;

<span class="doccomment">/// Contains the physical address of the level 4 page table.</span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Debug</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">Cr3</span>;

<span class="macro">bitflags</span><span class="macro">!</span> {
    <span class="doccomment">/// Controls cache settings for the level 4 page table.</span>
    <span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">Cr3Flags</span>: <span class="ident">u64</span> {
        <span class="doccomment">/// Use a writethrough cache policy for the P4 table (else a writeback policy is used).</span>
        <span class="kw">const</span> <span class="ident">PAGE_LEVEL_WRITETHROUGH</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">3</span>;
        <span class="doccomment">/// Disable caching for the P4 table.</span>
        <span class="kw">const</span> <span class="ident">PAGE_LEVEL_CACHE_DISABLE</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">4</span>;
    }
}

<span class="doccomment">/// Various control flags modifying the basic operation of the CPU while in protected mode.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// Note: The documention for the individual fields is taken from the AMD64 and Intel x86_64</span>
<span class="doccomment">/// manuals.</span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Debug</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">Cr4</span>;

<span class="macro">bitflags</span><span class="macro">!</span> {
    <span class="doccomment">/// Controls cache settings for the level 4 page table.</span>
    <span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">Cr4Flags</span>: <span class="ident">u64</span> {
        <span class="doccomment">/// Enables hardware-supported performance enhancements for software running in</span>
        <span class="doccomment">/// virtual-8086 mode.</span>
        <span class="kw">const</span> <span class="ident">VIRTUAL_8086_MODE_EXTENSIONS</span> <span class="op">=</span> <span class="number">1</span>;
        <span class="doccomment">/// Enables support for protected-mode virtual interrupts.</span>
        <span class="kw">const</span> <span class="ident">PROTECTED_MODE_VIRTUAL_INTERRUPTS</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">1</span>;
        <span class="doccomment">/// When set, only privilege-level 0 can execute the RDTSC or RDTSCP instructions.</span>
        <span class="kw">const</span> <span class="ident">TIMESTAMP_DISABLE</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">2</span>;
        <span class="doccomment">/// Enables I/O breakpoint capability and enforces treatment of DR4 and DR5 registers</span>
        <span class="doccomment">/// as reserved.</span>
        <span class="kw">const</span> <span class="ident">DEBUGGING_EXTENSIONS</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">3</span>;
        <span class="doccomment">/// Enables the use of 4MB physical frames; ignored in long mode.</span>
        <span class="kw">const</span> <span class="ident">PAGE_SIZE_EXTENSION</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">4</span>;
        <span class="doccomment">/// Enables physical address extension and 2MB physical frames; required in long mode.</span>
        <span class="kw">const</span> <span class="ident">PHYSICAL_ADDRESS_EXTENSION</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">5</span>;
        <span class="doccomment">/// Enables the machine-check exception mechanism.</span>
        <span class="kw">const</span> <span class="ident">MACHINE_CHECK_EXCEPTION</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">6</span>;
        <span class="doccomment">/// Enables the global-page mechanism, which allows to make page translations global</span>
        <span class="doccomment">/// to all processes.</span>
        <span class="kw">const</span> <span class="ident">PAGE_GLOBAL</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">7</span>;
        <span class="doccomment">/// Allows software running at any privilege level to use the RDPMC instruction.</span>
        <span class="kw">const</span> <span class="ident">PERFORMANCE_MONITOR_COUNTER</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">8</span>;
        <span class="doccomment">/// Enable the use of legacy SSE instructions; allows using FXSAVE/FXRSTOR for saving</span>
        <span class="doccomment">/// processor state of 128-bit media instructions.</span>
        <span class="kw">const</span> <span class="ident">OSFXSR</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">9</span>;
        <span class="doccomment">/// Enables the SIMD floating-point exception (#XF) for handling unmasked 256-bit and</span>
        <span class="doccomment">/// 128-bit media floating-point errors.</span>
        <span class="kw">const</span> <span class="ident">OSXMMEXCPT_ENABLE</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">10</span>;
        <span class="doccomment">/// Prevents the execution of the SGDT, SIDT, SLDT, SMSW, and STR instructions by</span>
        <span class="doccomment">/// user-mode software.</span>
        <span class="kw">const</span> <span class="ident">USER_MODE_INSTRUCTION_PREVENTION</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">11</span>;
        <span class="doccomment">/// Enables 5-level paging on supported CPUs.</span>
        <span class="kw">const</span> <span class="ident">L5_PAGING</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">12</span>;
        <span class="doccomment">/// Enables VMX insturctions.</span>
        <span class="kw">const</span> <span class="ident">VIRTUAL_MACHINE_EXTENSIONS</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">13</span>;
        <span class="doccomment">/// Enables SMX instructions.</span>
        <span class="kw">const</span> <span class="ident">SAFER_MODE_EXTENSIONS</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">14</span>;
        <span class="doccomment">/// Enables software running in 64-bit mode at any privilege level to read and write</span>
        <span class="doccomment">/// the FS.base and GS.base hidden segment register state.</span>
        <span class="kw">const</span> <span class="ident">FSGSBASE</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">16</span>;
        <span class="doccomment">/// Enables process-context identifiers (PCIDs).</span>
        <span class="kw">const</span> <span class="ident">PCID</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">17</span>;
        <span class="doccomment">/// Enables extendet processor state management instructions, including XGETBV and XSAVE.</span>
        <span class="kw">const</span> <span class="ident">OSXSAVE</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">18</span>;
        <span class="doccomment">/// Prevents the execution of instructions that reside in pages accessible by user-mode</span>
        <span class="doccomment">/// software when the processor is in supervisor-mode.</span>
        <span class="kw">const</span> <span class="ident">SUPERVISOR_MODE_EXECUTION_PROTECTION</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">20</span>;
        <span class="doccomment">/// Enables restrictions for supervisor-mode software when reading data from user-mode</span>
        <span class="doccomment">/// pages.</span>
        <span class="kw">const</span> <span class="ident">SUPERVISOR_MODE_ACCESS_PREVENTION</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">21</span>;
        <span class="doccomment">/// Enables 4-level paging to associate each linear address with a protection key.</span>
        <span class="kw">const</span> <span class="ident">PROTECTION_KEY</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">22</span>;
    }
}

<span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;instructions&quot;</span>)]</span>
<span class="kw">mod</span> <span class="ident">x86_64</span> {
    <span class="kw">use</span> <span class="kw">super</span>::<span class="kw-2">*</span>;
    <span class="kw">use</span> <span class="kw">crate</span>::{<span class="ident">instructions</span>::<span class="ident">tlb</span>::<span class="ident">Pcid</span>, <span class="ident">structures</span>::<span class="ident">paging</span>::<span class="ident">PhysFrame</span>, <span class="ident">PhysAddr</span>, <span class="ident">VirtAddr</span>};

    <span class="kw">impl</span> <span class="ident">Cr0</span> {
        <span class="doccomment">/// Read the current set of CR0 flags.</span>
        <span class="attribute">#[<span class="ident">inline</span>]</span>
        <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">read</span>() <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Cr0Flags</span> {
            <span class="ident">Cr0Flags</span>::<span class="ident">from_bits_truncate</span>(<span class="self">Self</span>::<span class="ident">read_raw</span>())
        }

        <span class="doccomment">/// Read the current raw CR0 value.</span>
        <span class="attribute">#[<span class="ident">inline</span>]</span>
        <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">read_raw</span>() <span class="op">-</span><span class="op">&gt;</span> <span class="ident">u64</span> {
            <span class="kw">let</span> <span class="ident">value</span>: <span class="ident">u64</span>;

            <span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;inline_asm&quot;</span>)]</span>
            <span class="kw">unsafe</span> {
                <span class="macro">asm</span><span class="macro">!</span>(<span class="string">&quot;mov {}, cr0&quot;</span>, <span class="ident">out</span>(<span class="ident">reg</span>) <span class="ident">value</span>, <span class="ident">options</span>(<span class="ident">nomem</span>));
            }

            <span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">not</span>(<span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;inline_asm&quot;</span>))]</span>
            <span class="kw">unsafe</span> {
                <span class="ident">value</span> <span class="op">=</span> <span class="kw">crate</span>::<span class="ident">asm</span>::<span class="ident">x86_64_asm_read_cr0</span>();
            }

            <span class="ident">value</span>
        }

        <span class="doccomment">/// Write CR0 flags.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// Preserves the value of reserved fields.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// ## Safety</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// This function is unsafe because it&#39;s possible to violate memory</span>
        <span class="doccomment">/// safety through it, e.g. by disabling paging.</span>
        <span class="attribute">#[<span class="ident">inline</span>]</span>
        <span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">write</span>(<span class="ident">flags</span>: <span class="ident">Cr0Flags</span>) {
            <span class="kw">let</span> <span class="ident">old_value</span> <span class="op">=</span> <span class="self">Self</span>::<span class="ident">read_raw</span>();
            <span class="kw">let</span> <span class="ident">reserved</span> <span class="op">=</span> <span class="ident">old_value</span> <span class="op">&amp;</span> <span class="op">!</span>(<span class="ident">Cr0Flags</span>::<span class="ident">all</span>().<span class="ident">bits</span>());
            <span class="kw">let</span> <span class="ident">new_value</span> <span class="op">=</span> <span class="ident">reserved</span> <span class="op">|</span> <span class="ident">flags</span>.<span class="ident">bits</span>();

            <span class="self">Self</span>::<span class="ident">write_raw</span>(<span class="ident">new_value</span>);
        }

        <span class="doccomment">/// Write raw CR0 flags.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// Does _not_ preserve any values, including reserved fields.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// ## Safety</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// This function is unsafe because it&#39;s possible to violate memory</span>
        <span class="doccomment">/// safety through it, e.g. by disabling paging.</span>
        <span class="attribute">#[<span class="ident">inline</span>]</span>
        <span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">write_raw</span>(<span class="ident">value</span>: <span class="ident">u64</span>) {
            <span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;inline_asm&quot;</span>)]</span>
            <span class="macro">asm</span><span class="macro">!</span>(<span class="string">&quot;mov cr0, {}&quot;</span>, <span class="kw">in</span>(<span class="ident">reg</span>) <span class="ident">value</span>, <span class="ident">options</span>(<span class="ident">nostack</span>));

            <span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">not</span>(<span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;inline_asm&quot;</span>))]</span>
            <span class="kw">crate</span>::<span class="ident">asm</span>::<span class="ident">x86_64_asm_write_cr0</span>(<span class="ident">value</span>);
        }

        <span class="doccomment">/// Updates CR0 flags.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// Preserves the value of reserved fields.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// ## Safety</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// This function is unsafe because it&#39;s possible to violate memory</span>
        <span class="doccomment">/// safety through it, e.g. by disabling paging.</span>
        <span class="attribute">#[<span class="ident">inline</span>]</span>
        <span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">update</span><span class="op">&lt;</span><span class="ident">F</span><span class="op">&gt;</span>(<span class="ident">f</span>: <span class="ident">F</span>)
        <span class="kw">where</span>
            <span class="ident">F</span>: <span class="ident">FnOnce</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">Cr0Flags</span>),
        {
            <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">flags</span> <span class="op">=</span> <span class="self">Self</span>::<span class="ident">read</span>();
            <span class="ident">f</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">flags</span>);
            <span class="self">Self</span>::<span class="ident">write</span>(<span class="ident">flags</span>);
        }
    }

    <span class="kw">impl</span> <span class="ident">Cr2</span> {
        <span class="doccomment">/// Read the current page fault linear address from the CR2 register.</span>
        <span class="attribute">#[<span class="ident">inline</span>]</span>
        <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">read</span>() <span class="op">-</span><span class="op">&gt;</span> <span class="ident">VirtAddr</span> {
            <span class="kw">let</span> <span class="ident">value</span>: <span class="ident">u64</span>;

            <span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;inline_asm&quot;</span>)]</span>
            <span class="kw">unsafe</span> {
                <span class="macro">asm</span><span class="macro">!</span>(<span class="string">&quot;mov {}, cr2&quot;</span>, <span class="ident">out</span>(<span class="ident">reg</span>) <span class="ident">value</span>, <span class="ident">options</span>(<span class="ident">nomem</span>));
            }

            <span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">not</span>(<span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;inline_asm&quot;</span>))]</span>
            <span class="kw">unsafe</span> {
                <span class="ident">value</span> <span class="op">=</span> <span class="kw">crate</span>::<span class="ident">asm</span>::<span class="ident">x86_64_asm_read_cr2</span>();
            }

            <span class="ident">VirtAddr</span>::<span class="ident">new</span>(<span class="ident">value</span>)
        }
    }

    <span class="kw">impl</span> <span class="ident">Cr3</span> {
        <span class="doccomment">/// Read the current P4 table address from the CR3 register.</span>
        <span class="attribute">#[<span class="ident">inline</span>]</span>
        <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">read</span>() <span class="op">-</span><span class="op">&gt;</span> (<span class="ident">PhysFrame</span>, <span class="ident">Cr3Flags</span>) {
            <span class="kw">let</span> (<span class="ident">frame</span>, <span class="ident">value</span>) <span class="op">=</span> <span class="ident">Cr3</span>::<span class="ident">read_raw</span>();
            <span class="kw">let</span> <span class="ident">flags</span> <span class="op">=</span> <span class="ident">Cr3Flags</span>::<span class="ident">from_bits_truncate</span>(<span class="ident">value</span>.<span class="ident">into</span>());
            (<span class="ident">frame</span>, <span class="ident">flags</span>)
        }

        <span class="doccomment">/// Read the current P4 table address from the CR3 register</span>
        <span class="attribute">#[<span class="ident">inline</span>]</span>
        <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">read_raw</span>() <span class="op">-</span><span class="op">&gt;</span> (<span class="ident">PhysFrame</span>, <span class="ident">u16</span>) {
            <span class="kw">let</span> <span class="ident">value</span>: <span class="ident">u64</span>;

            <span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;inline_asm&quot;</span>)]</span>
            <span class="kw">unsafe</span> {
                <span class="macro">asm</span><span class="macro">!</span>(<span class="string">&quot;mov {}, cr3&quot;</span>, <span class="ident">out</span>(<span class="ident">reg</span>) <span class="ident">value</span>, <span class="ident">options</span>(<span class="ident">nomem</span>));
            }

            <span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">not</span>(<span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;inline_asm&quot;</span>))]</span>
            <span class="kw">unsafe</span> {
                <span class="ident">value</span> <span class="op">=</span> <span class="kw">crate</span>::<span class="ident">asm</span>::<span class="ident">x86_64_asm_read_cr3</span>();
            }

            <span class="kw">let</span> <span class="ident">addr</span> <span class="op">=</span> <span class="ident">PhysAddr</span>::<span class="ident">new</span>(<span class="ident">value</span> <span class="op">&amp;</span> <span class="number">0x_000f_ffff_ffff_f000</span>);
            <span class="kw">let</span> <span class="ident">frame</span> <span class="op">=</span> <span class="ident">PhysFrame</span>::<span class="ident">containing_address</span>(<span class="ident">addr</span>);
            (<span class="ident">frame</span>, (<span class="ident">value</span> <span class="op">&amp;</span> <span class="number">0xFFF</span>) <span class="kw">as</span> <span class="ident">u16</span>)
        }

        <span class="doccomment">/// Read the current P4 table address from the CR3 register along with PCID.</span>
        <span class="doccomment">/// The correct functioning of this requires CR4.PCIDE = 1.</span>
        <span class="doccomment">/// See [`Cr4Flags::PCID`]</span>
        <span class="attribute">#[<span class="ident">inline</span>]</span>
        <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">read_pcid</span>() <span class="op">-</span><span class="op">&gt;</span> (<span class="ident">PhysFrame</span>, <span class="ident">Pcid</span>) {
            <span class="kw">let</span> (<span class="ident">frame</span>, <span class="ident">value</span>) <span class="op">=</span> <span class="ident">Cr3</span>::<span class="ident">read_raw</span>();
            (<span class="ident">frame</span>, <span class="ident">Pcid</span>::<span class="ident">new</span>(<span class="ident">value</span> <span class="kw">as</span> <span class="ident">u16</span>).<span class="ident">unwrap</span>())
        }

        <span class="doccomment">/// Write a new P4 table address into the CR3 register.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// ## Safety</span>
        <span class="doccomment">/// Changing the level 4 page table is unsafe, because it&#39;s possible to violate memory safety by</span>
        <span class="doccomment">/// changing the page mapping.</span>
        <span class="attribute">#[<span class="ident">inline</span>]</span>
        <span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">write</span>(<span class="ident">frame</span>: <span class="ident">PhysFrame</span>, <span class="ident">flags</span>: <span class="ident">Cr3Flags</span>) {
            <span class="ident">Cr3</span>::<span class="ident">write_raw</span>(<span class="ident">frame</span>, <span class="ident">flags</span>.<span class="ident">bits</span>() <span class="kw">as</span> <span class="ident">u16</span>);
        }

        <span class="doccomment">/// Write a new P4 table address into the CR3 register.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// ## Safety</span>
        <span class="doccomment">/// Changing the level 4 page table is unsafe, because it&#39;s possible to violate memory safety by</span>
        <span class="doccomment">/// changing the page mapping.</span>
        <span class="doccomment">/// [`Cr4Flags::PCID`] must be set before calling this method.</span>
        <span class="attribute">#[<span class="ident">inline</span>]</span>
        <span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">write_pcid</span>(<span class="ident">frame</span>: <span class="ident">PhysFrame</span>, <span class="ident">pcid</span>: <span class="ident">Pcid</span>) {
            <span class="ident">Cr3</span>::<span class="ident">write_raw</span>(<span class="ident">frame</span>, <span class="ident">pcid</span>.<span class="ident">value</span>());
        }

        <span class="doccomment">/// Write a new P4 table address into the CR3 register.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// ## Safety</span>
        <span class="doccomment">/// Changing the level 4 page table is unsafe, because it&#39;s possible to violate memory safety by</span>
        <span class="doccomment">/// changing the page mapping.</span>
        <span class="attribute">#[<span class="ident">inline</span>]</span>
        <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">write_raw</span>(<span class="ident">frame</span>: <span class="ident">PhysFrame</span>, <span class="ident">val</span>: <span class="ident">u16</span>) {
            <span class="kw">let</span> <span class="ident">addr</span> <span class="op">=</span> <span class="ident">frame</span>.<span class="ident">start_address</span>();
            <span class="kw">let</span> <span class="ident">value</span> <span class="op">=</span> <span class="ident">addr</span>.<span class="ident">as_u64</span>() <span class="op">|</span> <span class="ident">val</span> <span class="kw">as</span> <span class="ident">u64</span>;

            <span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;inline_asm&quot;</span>)]</span>
            <span class="macro">asm</span><span class="macro">!</span>(<span class="string">&quot;mov cr3, {}&quot;</span>, <span class="kw">in</span>(<span class="ident">reg</span>) <span class="ident">value</span>, <span class="ident">options</span>(<span class="ident">nostack</span>));

            <span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">not</span>(<span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;inline_asm&quot;</span>))]</span>
            <span class="kw">crate</span>::<span class="ident">asm</span>::<span class="ident">x86_64_asm_write_cr3</span>(<span class="ident">value</span>)
        }
    }

    <span class="kw">impl</span> <span class="ident">Cr4</span> {
        <span class="doccomment">/// Read the current set of CR4 flags.</span>
        <span class="attribute">#[<span class="ident">inline</span>]</span>
        <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">read</span>() <span class="op">-</span><span class="op">&gt;</span> <span class="ident">Cr4Flags</span> {
            <span class="ident">Cr4Flags</span>::<span class="ident">from_bits_truncate</span>(<span class="self">Self</span>::<span class="ident">read_raw</span>())
        }

        <span class="doccomment">/// Read the current raw CR4 value.</span>
        <span class="attribute">#[<span class="ident">inline</span>]</span>
        <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">read_raw</span>() <span class="op">-</span><span class="op">&gt;</span> <span class="ident">u64</span> {
            <span class="kw">let</span> <span class="ident">value</span>: <span class="ident">u64</span>;

            <span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;inline_asm&quot;</span>)]</span>
            <span class="kw">unsafe</span> {
                <span class="macro">asm</span><span class="macro">!</span>(<span class="string">&quot;mov {}, cr4&quot;</span>, <span class="ident">out</span>(<span class="ident">reg</span>) <span class="ident">value</span>, <span class="ident">options</span>(<span class="ident">nostack</span>));
            }

            <span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">not</span>(<span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;inline_asm&quot;</span>))]</span>
            <span class="kw">unsafe</span> {
                <span class="ident">value</span> <span class="op">=</span> <span class="kw">crate</span>::<span class="ident">asm</span>::<span class="ident">x86_64_asm_read_cr4</span>();
            }

            <span class="ident">value</span>
        }

        <span class="doccomment">/// Write CR4 flags.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// Preserves the value of reserved fields.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// ## Safety</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// This function is unsafe because it&#39;s possible to violate memory</span>
        <span class="doccomment">/// safety through it, e.g. by overwriting the physical address extension</span>
        <span class="doccomment">/// flag.</span>
        <span class="attribute">#[<span class="ident">inline</span>]</span>
        <span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">write</span>(<span class="ident">flags</span>: <span class="ident">Cr4Flags</span>) {
            <span class="kw">let</span> <span class="ident">old_value</span> <span class="op">=</span> <span class="self">Self</span>::<span class="ident">read_raw</span>();
            <span class="kw">let</span> <span class="ident">reserved</span> <span class="op">=</span> <span class="ident">old_value</span> <span class="op">&amp;</span> <span class="op">!</span>(<span class="ident">Cr4Flags</span>::<span class="ident">all</span>().<span class="ident">bits</span>());
            <span class="kw">let</span> <span class="ident">new_value</span> <span class="op">=</span> <span class="ident">reserved</span> <span class="op">|</span> <span class="ident">flags</span>.<span class="ident">bits</span>();

            <span class="self">Self</span>::<span class="ident">write_raw</span>(<span class="ident">new_value</span>);
        }

        <span class="doccomment">/// Write raw CR4 flags.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// Does _not_ preserve any values, including reserved fields.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// ## Safety</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// This function is unsafe because it&#39;s possible to violate memory</span>
        <span class="doccomment">/// safety through it, e.g. by overwriting the physical address extension</span>
        <span class="doccomment">/// flag.</span>
        <span class="attribute">#[<span class="ident">inline</span>]</span>
        <span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">write_raw</span>(<span class="ident">value</span>: <span class="ident">u64</span>) {
            <span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;inline_asm&quot;</span>)]</span>
            <span class="macro">asm</span><span class="macro">!</span>(<span class="string">&quot;mov cr4, {}&quot;</span>, <span class="kw">in</span>(<span class="ident">reg</span>) <span class="ident">value</span>, <span class="ident">options</span>(<span class="ident">nostack</span>));

            <span class="attribute">#[<span class="ident">cfg</span>(<span class="ident">not</span>(<span class="ident">feature</span> <span class="op">=</span> <span class="string">&quot;inline_asm&quot;</span>))]</span>
            <span class="kw">crate</span>::<span class="ident">asm</span>::<span class="ident">x86_64_asm_write_cr4</span>(<span class="ident">value</span>);
        }

        <span class="doccomment">/// Updates CR4 flags.</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// Preserves the value of reserved fields.</span>
        <span class="doccomment">/// ## Safety</span>
        <span class="doccomment">///</span>
        <span class="doccomment">/// This function is unsafe because it&#39;s possible to violate memory</span>
        <span class="doccomment">/// safety through it, e.g. by overwriting the physical address extension</span>
        <span class="doccomment">/// flag.</span>
        <span class="attribute">#[<span class="ident">inline</span>]</span>
        <span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">update</span><span class="op">&lt;</span><span class="ident">F</span><span class="op">&gt;</span>(<span class="ident">f</span>: <span class="ident">F</span>)
        <span class="kw">where</span>
            <span class="ident">F</span>: <span class="ident">FnOnce</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">Cr4Flags</span>),
        {
            <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">flags</span> <span class="op">=</span> <span class="self">Self</span>::<span class="ident">read</span>();
            <span class="ident">f</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">flags</span>);
            <span class="self">Self</span>::<span class="ident">write</span>(<span class="ident">flags</span>);
        }
    }
}
</pre></div>
</section><section id="search" class="content hidden"></section><section class="footer"></section><div id="rustdoc-vars" data-root-path="../../../" data-current-crate="x86_64"></div>
    <script src="../../../main.js"></script><script src="../../../source-script.js"></script><script src="../../../source-files.js"></script><script defer src="../../../search-index.js"></script></body></html>