// For Capstone Engine. AUTO-GENERATED FILE, DO NOT EDIT
package capstone

import android.util.Log
import capstone.Arm_const
import java.lang.IllegalArgumentException
import java.lang.RuntimeException
import java.lang.reflect.Modifier
import java.util.*

object Arm_const {
    // ARM shift type
    const val ARM_SFT_INVALID = 0
    const val ARM_SFT_ASR = 1
    const val ARM_SFT_LSL = 2
    const val ARM_SFT_LSR = 3
    const val ARM_SFT_ROR = 4
    const val ARM_SFT_RRX = 5
    const val ARM_SFT_ASR_REG = 6
    const val ARM_SFT_LSL_REG = 7
    const val ARM_SFT_LSR_REG = 8
    const val ARM_SFT_ROR_REG = 9
    const val ARM_SFT_RRX_REG = 10

    // ARM condition code
    const val ARM_CC_INVALID = 0
    const val ARM_CC_EQ = 1
    const val ARM_CC_NE = 2
    const val ARM_CC_HS = 3
    const val ARM_CC_LO = 4
    const val ARM_CC_MI = 5
    const val ARM_CC_PL = 6
    const val ARM_CC_VS = 7
    const val ARM_CC_VC = 8
    const val ARM_CC_HI = 9
    const val ARM_CC_LS = 10
    const val ARM_CC_GE = 11
    const val ARM_CC_LT = 12
    const val ARM_CC_GT = 13
    const val ARM_CC_LE = 14
    const val ARM_CC_AL = 15
    private val _int2string: Map<Int, String>? = null
    fun getCCName(cc: Int): String? {
        return _int2string!![cc]
    }

    fun getCCName2(cc: Int): String {
        val clazz: Class<*> = Arm_const::class.java
        val fields = clazz.fields
        for (f in fields) {
            val s = f.name
            if (s.contains("ARM_CC_")) try {
                if (f[null] as Int == cc) {
                    return s.replace("ARM_CC_", "")
                }
            } catch (e: IllegalAccessException) {
                Log.e("Disassembler", "", e)
            } catch (e: IllegalArgumentException) {
                Log.e("Disassembler", "", e)
            }
        }
        return ""
    }

    // Special registers for MSR
    const val ARM_SYSREG_INVALID = 0
    const val ARM_SYSREG_SPSR_C = 1
    const val ARM_SYSREG_SPSR_X = 2
    const val ARM_SYSREG_SPSR_S = 4
    const val ARM_SYSREG_SPSR_F = 8
    const val ARM_SYSREG_CPSR_C = 16
    const val ARM_SYSREG_CPSR_X = 32
    const val ARM_SYSREG_CPSR_S = 64
    const val ARM_SYSREG_CPSR_F = 128
    const val ARM_SYSREG_APSR = 256
    const val ARM_SYSREG_APSR_G = 257
    const val ARM_SYSREG_APSR_NZCVQ = 258
    const val ARM_SYSREG_APSR_NZCVQG = 259
    const val ARM_SYSREG_IAPSR = 260
    const val ARM_SYSREG_IAPSR_G = 261
    const val ARM_SYSREG_IAPSR_NZCVQG = 262
    const val ARM_SYSREG_EAPSR = 263
    const val ARM_SYSREG_EAPSR_G = 264
    const val ARM_SYSREG_EAPSR_NZCVQG = 265
    const val ARM_SYSREG_XPSR = 266
    const val ARM_SYSREG_XPSR_G = 267
    const val ARM_SYSREG_XPSR_NZCVQG = 268
    const val ARM_SYSREG_IPSR = 269
    const val ARM_SYSREG_EPSR = 270
    const val ARM_SYSREG_IEPSR = 271
    const val ARM_SYSREG_MSP = 272
    const val ARM_SYSREG_PSP = 273
    const val ARM_SYSREG_PRIMASK = 274
    const val ARM_SYSREG_BASEPRI = 275
    const val ARM_SYSREG_BASEPRI_MAX = 276
    const val ARM_SYSREG_FAULTMASK = 277
    const val ARM_SYSREG_CONTROL = 278

    // The memory barrier constants map directly to the 4-bit encoding of
    // the option field for Memory Barrier operations.
    const val ARM_MB_INVALID = 0
    const val ARM_MB_RESERVED_0 = 1
    const val ARM_MB_OSHLD = 2
    const val ARM_MB_OSHST = 3
    const val ARM_MB_OSH = 4
    const val ARM_MB_RESERVED_4 = 5
    const val ARM_MB_NSHLD = 6
    const val ARM_MB_NSHST = 7
    const val ARM_MB_NSH = 8
    const val ARM_MB_RESERVED_8 = 9
    const val ARM_MB_ISHLD = 10
    const val ARM_MB_ISHST = 11
    const val ARM_MB_ISH = 12
    const val ARM_MB_RESERVED_12 = 13
    const val ARM_MB_LD = 14
    const val ARM_MB_ST = 15
    const val ARM_MB_SY = 16

    // Operand type for instruction's operands
    const val ARM_OP_INVALID = 0
    const val ARM_OP_REG = 1
    const val ARM_OP_IMM = 2
    const val ARM_OP_MEM = 3
    const val ARM_OP_FP = 4
    const val ARM_OP_CIMM = 64
    const val ARM_OP_PIMM = 65
    const val ARM_OP_SETEND = 66
    const val ARM_OP_SYSREG = 67

    // Operand type for SETEND instruction
    const val ARM_SETEND_INVALID = 0
    const val ARM_SETEND_BE = 1
    const val ARM_SETEND_LE = 2
    const val ARM_CPSMODE_INVALID = 0
    const val ARM_CPSMODE_IE = 2
    const val ARM_CPSMODE_ID = 3

    // Operand type for SETEND instruction
    const val ARM_CPSFLAG_INVALID = 0
    const val ARM_CPSFLAG_F = 1
    const val ARM_CPSFLAG_I = 2
    const val ARM_CPSFLAG_A = 4
    const val ARM_CPSFLAG_NONE = 16

    // Data type for elements of vector instructions.
    const val ARM_VECTORDATA_INVALID = 0
    const val ARM_VECTORDATA_I8 = 1
    const val ARM_VECTORDATA_I16 = 2
    const val ARM_VECTORDATA_I32 = 3
    const val ARM_VECTORDATA_I64 = 4
    const val ARM_VECTORDATA_S8 = 5
    const val ARM_VECTORDATA_S16 = 6
    const val ARM_VECTORDATA_S32 = 7
    const val ARM_VECTORDATA_S64 = 8
    const val ARM_VECTORDATA_U8 = 9
    const val ARM_VECTORDATA_U16 = 10
    const val ARM_VECTORDATA_U32 = 11
    const val ARM_VECTORDATA_U64 = 12
    const val ARM_VECTORDATA_P8 = 13
    const val ARM_VECTORDATA_F32 = 14
    const val ARM_VECTORDATA_F64 = 15
    const val ARM_VECTORDATA_F16F64 = 16
    const val ARM_VECTORDATA_F64F16 = 17
    const val ARM_VECTORDATA_F32F16 = 18
    const val ARM_VECTORDATA_F16F32 = 19
    const val ARM_VECTORDATA_F64F32 = 20
    const val ARM_VECTORDATA_F32F64 = 21
    const val ARM_VECTORDATA_S32F32 = 22
    const val ARM_VECTORDATA_U32F32 = 23
    const val ARM_VECTORDATA_F32S32 = 24
    const val ARM_VECTORDATA_F32U32 = 25
    const val ARM_VECTORDATA_F64S16 = 26
    const val ARM_VECTORDATA_F32S16 = 27
    const val ARM_VECTORDATA_F64S32 = 28
    const val ARM_VECTORDATA_S16F64 = 29
    const val ARM_VECTORDATA_S16F32 = 30
    const val ARM_VECTORDATA_S32F64 = 31
    const val ARM_VECTORDATA_U16F64 = 32
    const val ARM_VECTORDATA_U16F32 = 33
    const val ARM_VECTORDATA_U32F64 = 34
    const val ARM_VECTORDATA_F64U16 = 35
    const val ARM_VECTORDATA_F32U16 = 36
    const val ARM_VECTORDATA_F64U32 = 37

    // ARM registers
    const val ARM_REG_INVALID = 0
    const val ARM_REG_APSR = 1
    const val ARM_REG_APSR_NZCV = 2
    const val ARM_REG_CPSR = 3
    const val ARM_REG_FPEXC = 4
    const val ARM_REG_FPINST = 5
    const val ARM_REG_FPSCR = 6
    const val ARM_REG_FPSCR_NZCV = 7
    const val ARM_REG_FPSID = 8
    const val ARM_REG_ITSTATE = 9
    const val ARM_REG_LR = 10
    const val ARM_REG_PC = 11
    const val ARM_REG_SP = 12
    const val ARM_REG_SPSR = 13
    const val ARM_REG_D0 = 14
    const val ARM_REG_D1 = 15
    const val ARM_REG_D2 = 16
    const val ARM_REG_D3 = 17
    const val ARM_REG_D4 = 18
    const val ARM_REG_D5 = 19
    const val ARM_REG_D6 = 20
    const val ARM_REG_D7 = 21
    const val ARM_REG_D8 = 22
    const val ARM_REG_D9 = 23
    const val ARM_REG_D10 = 24
    const val ARM_REG_D11 = 25
    const val ARM_REG_D12 = 26
    const val ARM_REG_D13 = 27
    const val ARM_REG_D14 = 28
    const val ARM_REG_D15 = 29
    const val ARM_REG_D16 = 30
    const val ARM_REG_D17 = 31
    const val ARM_REG_D18 = 32
    const val ARM_REG_D19 = 33
    const val ARM_REG_D20 = 34
    const val ARM_REG_D21 = 35
    const val ARM_REG_D22 = 36
    const val ARM_REG_D23 = 37
    const val ARM_REG_D24 = 38
    const val ARM_REG_D25 = 39
    const val ARM_REG_D26 = 40
    const val ARM_REG_D27 = 41
    const val ARM_REG_D28 = 42
    const val ARM_REG_D29 = 43
    const val ARM_REG_D30 = 44
    const val ARM_REG_D31 = 45
    const val ARM_REG_FPINST2 = 46
    const val ARM_REG_MVFR0 = 47
    const val ARM_REG_MVFR1 = 48
    const val ARM_REG_MVFR2 = 49
    const val ARM_REG_Q0 = 50
    const val ARM_REG_Q1 = 51
    const val ARM_REG_Q2 = 52
    const val ARM_REG_Q3 = 53
    const val ARM_REG_Q4 = 54
    const val ARM_REG_Q5 = 55
    const val ARM_REG_Q6 = 56
    const val ARM_REG_Q7 = 57
    const val ARM_REG_Q8 = 58
    const val ARM_REG_Q9 = 59
    const val ARM_REG_Q10 = 60
    const val ARM_REG_Q11 = 61
    const val ARM_REG_Q12 = 62
    const val ARM_REG_Q13 = 63
    const val ARM_REG_Q14 = 64
    const val ARM_REG_Q15 = 65
    const val ARM_REG_R0 = 66
    const val ARM_REG_R1 = 67
    const val ARM_REG_R2 = 68
    const val ARM_REG_R3 = 69
    const val ARM_REG_R4 = 70
    const val ARM_REG_R5 = 71
    const val ARM_REG_R6 = 72
    const val ARM_REG_R7 = 73
    const val ARM_REG_R8 = 74
    const val ARM_REG_R9 = 75
    const val ARM_REG_R10 = 76
    const val ARM_REG_R11 = 77
    const val ARM_REG_R12 = 78
    const val ARM_REG_S0 = 79
    const val ARM_REG_S1 = 80
    const val ARM_REG_S2 = 81
    const val ARM_REG_S3 = 82
    const val ARM_REG_S4 = 83
    const val ARM_REG_S5 = 84
    const val ARM_REG_S6 = 85
    const val ARM_REG_S7 = 86
    const val ARM_REG_S8 = 87
    const val ARM_REG_S9 = 88
    const val ARM_REG_S10 = 89
    const val ARM_REG_S11 = 90
    const val ARM_REG_S12 = 91
    const val ARM_REG_S13 = 92
    const val ARM_REG_S14 = 93
    const val ARM_REG_S15 = 94
    const val ARM_REG_S16 = 95
    const val ARM_REG_S17 = 96
    const val ARM_REG_S18 = 97
    const val ARM_REG_S19 = 98
    const val ARM_REG_S20 = 99
    const val ARM_REG_S21 = 100
    const val ARM_REG_S22 = 101
    const val ARM_REG_S23 = 102
    const val ARM_REG_S24 = 103
    const val ARM_REG_S25 = 104
    const val ARM_REG_S26 = 105
    const val ARM_REG_S27 = 106
    const val ARM_REG_S28 = 107
    const val ARM_REG_S29 = 108
    const val ARM_REG_S30 = 109
    const val ARM_REG_S31 = 110
    const val ARM_REG_ENDING = 111

    // alias registers
    const val ARM_REG_R13 = ARM_REG_SP
    const val ARM_REG_R14 = ARM_REG_LR
    const val ARM_REG_R15 = ARM_REG_PC
    const val ARM_REG_SB = ARM_REG_R9
    const val ARM_REG_SL = ARM_REG_R10
    const val ARM_REG_FP = ARM_REG_R11
    const val ARM_REG_IP = ARM_REG_R12

    // ARM instruction
    const val ARM_INS_INVALID = 0
    const val ARM_INS_ADC = 1
    const val ARM_INS_ADD = 2
    const val ARM_INS_ADR = 3
    const val ARM_INS_AESD = 4
    const val ARM_INS_AESE = 5
    const val ARM_INS_AESIMC = 6
    const val ARM_INS_AESMC = 7
    const val ARM_INS_AND = 8
    const val ARM_INS_BFC = 9
    const val ARM_INS_BFI = 10
    const val ARM_INS_BIC = 11
    const val ARM_INS_BKPT = 12
    const val ARM_INS_BL = 13
    const val ARM_INS_BLX = 14
    const val ARM_INS_BX = 15
    const val ARM_INS_BXJ = 16
    const val ARM_INS_B = 17
    const val ARM_INS_CDP = 18
    const val ARM_INS_CDP2 = 19
    const val ARM_INS_CLREX = 20
    const val ARM_INS_CLZ = 21
    const val ARM_INS_CMN = 22
    const val ARM_INS_CMP = 23
    const val ARM_INS_CPS = 24
    const val ARM_INS_CRC32B = 25
    const val ARM_INS_CRC32CB = 26
    const val ARM_INS_CRC32CH = 27
    const val ARM_INS_CRC32CW = 28
    const val ARM_INS_CRC32H = 29
    const val ARM_INS_CRC32W = 30
    const val ARM_INS_DBG = 31
    const val ARM_INS_DMB = 32
    const val ARM_INS_DSB = 33
    const val ARM_INS_EOR = 34
    const val ARM_INS_VMOV = 35
    const val ARM_INS_FLDMDBX = 36
    const val ARM_INS_FLDMIAX = 37
    const val ARM_INS_VMRS = 38
    const val ARM_INS_FSTMDBX = 39
    const val ARM_INS_FSTMIAX = 40
    const val ARM_INS_HINT = 41
    const val ARM_INS_HLT = 42
    const val ARM_INS_ISB = 43
    const val ARM_INS_LDA = 44
    const val ARM_INS_LDAB = 45
    const val ARM_INS_LDAEX = 46
    const val ARM_INS_LDAEXB = 47
    const val ARM_INS_LDAEXD = 48
    const val ARM_INS_LDAEXH = 49
    const val ARM_INS_LDAH = 50
    const val ARM_INS_LDC2L = 51
    const val ARM_INS_LDC2 = 52
    const val ARM_INS_LDCL = 53
    const val ARM_INS_LDC = 54
    const val ARM_INS_LDMDA = 55
    const val ARM_INS_LDMDB = 56
    const val ARM_INS_LDM = 57
    const val ARM_INS_LDMIB = 58
    const val ARM_INS_LDRBT = 59
    const val ARM_INS_LDRB = 60
    const val ARM_INS_LDRD = 61
    const val ARM_INS_LDREX = 62
    const val ARM_INS_LDREXB = 63
    const val ARM_INS_LDREXD = 64
    const val ARM_INS_LDREXH = 65
    const val ARM_INS_LDRH = 66
    const val ARM_INS_LDRHT = 67
    const val ARM_INS_LDRSB = 68
    const val ARM_INS_LDRSBT = 69
    const val ARM_INS_LDRSH = 70
    const val ARM_INS_LDRSHT = 71
    const val ARM_INS_LDRT = 72
    const val ARM_INS_LDR = 73
    const val ARM_INS_MCR = 74
    const val ARM_INS_MCR2 = 75
    const val ARM_INS_MCRR = 76
    const val ARM_INS_MCRR2 = 77
    const val ARM_INS_MLA = 78
    const val ARM_INS_MLS = 79
    const val ARM_INS_MOV = 80
    const val ARM_INS_MOVT = 81
    const val ARM_INS_MOVW = 82
    const val ARM_INS_MRC = 83
    const val ARM_INS_MRC2 = 84
    const val ARM_INS_MRRC = 85
    const val ARM_INS_MRRC2 = 86
    const val ARM_INS_MRS = 87
    const val ARM_INS_MSR = 88
    const val ARM_INS_MUL = 89
    const val ARM_INS_MVN = 90
    const val ARM_INS_ORR = 91
    const val ARM_INS_PKHBT = 92
    const val ARM_INS_PKHTB = 93
    const val ARM_INS_PLDW = 94
    const val ARM_INS_PLD = 95
    const val ARM_INS_PLI = 96
    const val ARM_INS_QADD = 97
    const val ARM_INS_QADD16 = 98
    const val ARM_INS_QADD8 = 99
    const val ARM_INS_QASX = 100
    const val ARM_INS_QDADD = 101
    const val ARM_INS_QDSUB = 102
    const val ARM_INS_QSAX = 103
    const val ARM_INS_QSUB = 104
    const val ARM_INS_QSUB16 = 105
    const val ARM_INS_QSUB8 = 106
    const val ARM_INS_RBIT = 107
    const val ARM_INS_REV = 108
    const val ARM_INS_REV16 = 109
    const val ARM_INS_REVSH = 110
    const val ARM_INS_RFEDA = 111
    const val ARM_INS_RFEDB = 112
    const val ARM_INS_RFEIA = 113
    const val ARM_INS_RFEIB = 114
    const val ARM_INS_RSB = 115
    const val ARM_INS_RSC = 116
    const val ARM_INS_SADD16 = 117
    const val ARM_INS_SADD8 = 118
    const val ARM_INS_SASX = 119
    const val ARM_INS_SBC = 120
    const val ARM_INS_SBFX = 121
    const val ARM_INS_SDIV = 122
    const val ARM_INS_SEL = 123
    const val ARM_INS_SETEND = 124
    const val ARM_INS_SHA1C = 125
    const val ARM_INS_SHA1H = 126
    const val ARM_INS_SHA1M = 127
    const val ARM_INS_SHA1P = 128
    const val ARM_INS_SHA1SU0 = 129
    const val ARM_INS_SHA1SU1 = 130
    const val ARM_INS_SHA256H = 131
    const val ARM_INS_SHA256H2 = 132
    const val ARM_INS_SHA256SU0 = 133
    const val ARM_INS_SHA256SU1 = 134
    const val ARM_INS_SHADD16 = 135
    const val ARM_INS_SHADD8 = 136
    const val ARM_INS_SHASX = 137
    const val ARM_INS_SHSAX = 138
    const val ARM_INS_SHSUB16 = 139
    const val ARM_INS_SHSUB8 = 140
    const val ARM_INS_SMC = 141
    const val ARM_INS_SMLABB = 142
    const val ARM_INS_SMLABT = 143
    const val ARM_INS_SMLAD = 144
    const val ARM_INS_SMLADX = 145
    const val ARM_INS_SMLAL = 146
    const val ARM_INS_SMLALBB = 147
    const val ARM_INS_SMLALBT = 148
    const val ARM_INS_SMLALD = 149
    const val ARM_INS_SMLALDX = 150
    const val ARM_INS_SMLALTB = 151
    const val ARM_INS_SMLALTT = 152
    const val ARM_INS_SMLATB = 153
    const val ARM_INS_SMLATT = 154
    const val ARM_INS_SMLAWB = 155
    const val ARM_INS_SMLAWT = 156
    const val ARM_INS_SMLSD = 157
    const val ARM_INS_SMLSDX = 158
    const val ARM_INS_SMLSLD = 159
    const val ARM_INS_SMLSLDX = 160
    const val ARM_INS_SMMLA = 161
    const val ARM_INS_SMMLAR = 162
    const val ARM_INS_SMMLS = 163
    const val ARM_INS_SMMLSR = 164
    const val ARM_INS_SMMUL = 165
    const val ARM_INS_SMMULR = 166
    const val ARM_INS_SMUAD = 167
    const val ARM_INS_SMUADX = 168
    const val ARM_INS_SMULBB = 169
    const val ARM_INS_SMULBT = 170
    const val ARM_INS_SMULL = 171
    const val ARM_INS_SMULTB = 172
    const val ARM_INS_SMULTT = 173
    const val ARM_INS_SMULWB = 174
    const val ARM_INS_SMULWT = 175
    const val ARM_INS_SMUSD = 176
    const val ARM_INS_SMUSDX = 177
    const val ARM_INS_SRSDA = 178
    const val ARM_INS_SRSDB = 179
    const val ARM_INS_SRSIA = 180
    const val ARM_INS_SRSIB = 181
    const val ARM_INS_SSAT = 182
    const val ARM_INS_SSAT16 = 183
    const val ARM_INS_SSAX = 184
    const val ARM_INS_SSUB16 = 185
    const val ARM_INS_SSUB8 = 186
    const val ARM_INS_STC2L = 187
    const val ARM_INS_STC2 = 188
    const val ARM_INS_STCL = 189
    const val ARM_INS_STC = 190
    const val ARM_INS_STL = 191
    const val ARM_INS_STLB = 192
    const val ARM_INS_STLEX = 193
    const val ARM_INS_STLEXB = 194
    const val ARM_INS_STLEXD = 195
    const val ARM_INS_STLEXH = 196
    const val ARM_INS_STLH = 197
    const val ARM_INS_STMDA = 198
    const val ARM_INS_STMDB = 199
    const val ARM_INS_STM = 200
    const val ARM_INS_STMIB = 201
    const val ARM_INS_STRBT = 202
    const val ARM_INS_STRB = 203
    const val ARM_INS_STRD = 204
    const val ARM_INS_STREX = 205
    const val ARM_INS_STREXB = 206
    const val ARM_INS_STREXD = 207
    const val ARM_INS_STREXH = 208
    const val ARM_INS_STRH = 209
    const val ARM_INS_STRHT = 210
    const val ARM_INS_STRT = 211
    const val ARM_INS_STR = 212
    const val ARM_INS_SUB = 213
    const val ARM_INS_SVC = 214
    const val ARM_INS_SWP = 215
    const val ARM_INS_SWPB = 216
    const val ARM_INS_SXTAB = 217
    const val ARM_INS_SXTAB16 = 218
    const val ARM_INS_SXTAH = 219
    const val ARM_INS_SXTB = 220
    const val ARM_INS_SXTB16 = 221
    const val ARM_INS_SXTH = 222
    const val ARM_INS_TEQ = 223
    const val ARM_INS_TRAP = 224
    const val ARM_INS_TST = 225
    const val ARM_INS_UADD16 = 226
    const val ARM_INS_UADD8 = 227
    const val ARM_INS_UASX = 228
    const val ARM_INS_UBFX = 229
    const val ARM_INS_UDF = 230
    const val ARM_INS_UDIV = 231
    const val ARM_INS_UHADD16 = 232
    const val ARM_INS_UHADD8 = 233
    const val ARM_INS_UHASX = 234
    const val ARM_INS_UHSAX = 235
    const val ARM_INS_UHSUB16 = 236
    const val ARM_INS_UHSUB8 = 237
    const val ARM_INS_UMAAL = 238
    const val ARM_INS_UMLAL = 239
    const val ARM_INS_UMULL = 240
    const val ARM_INS_UQADD16 = 241
    const val ARM_INS_UQADD8 = 242
    const val ARM_INS_UQASX = 243
    const val ARM_INS_UQSAX = 244
    const val ARM_INS_UQSUB16 = 245
    const val ARM_INS_UQSUB8 = 246
    const val ARM_INS_USAD8 = 247
    const val ARM_INS_USADA8 = 248
    const val ARM_INS_USAT = 249
    const val ARM_INS_USAT16 = 250
    const val ARM_INS_USAX = 251
    const val ARM_INS_USUB16 = 252
    const val ARM_INS_USUB8 = 253
    const val ARM_INS_UXTAB = 254
    const val ARM_INS_UXTAB16 = 255
    const val ARM_INS_UXTAH = 256
    const val ARM_INS_UXTB = 257
    const val ARM_INS_UXTB16 = 258
    const val ARM_INS_UXTH = 259
    const val ARM_INS_VABAL = 260
    const val ARM_INS_VABA = 261
    const val ARM_INS_VABDL = 262
    const val ARM_INS_VABD = 263
    const val ARM_INS_VABS = 264
    const val ARM_INS_VACGE = 265
    const val ARM_INS_VACGT = 266
    const val ARM_INS_VADD = 267
    const val ARM_INS_VADDHN = 268
    const val ARM_INS_VADDL = 269
    const val ARM_INS_VADDW = 270
    const val ARM_INS_VAND = 271
    const val ARM_INS_VBIC = 272
    const val ARM_INS_VBIF = 273
    const val ARM_INS_VBIT = 274
    const val ARM_INS_VBSL = 275
    const val ARM_INS_VCEQ = 276
    const val ARM_INS_VCGE = 277
    const val ARM_INS_VCGT = 278
    const val ARM_INS_VCLE = 279
    const val ARM_INS_VCLS = 280
    const val ARM_INS_VCLT = 281
    const val ARM_INS_VCLZ = 282
    const val ARM_INS_VCMP = 283
    const val ARM_INS_VCMPE = 284
    const val ARM_INS_VCNT = 285
    const val ARM_INS_VCVTA = 286
    const val ARM_INS_VCVTB = 287
    const val ARM_INS_VCVT = 288
    const val ARM_INS_VCVTM = 289
    const val ARM_INS_VCVTN = 290
    const val ARM_INS_VCVTP = 291
    const val ARM_INS_VCVTT = 292
    const val ARM_INS_VDIV = 293
    const val ARM_INS_VDUP = 294
    const val ARM_INS_VEOR = 295
    const val ARM_INS_VEXT = 296
    const val ARM_INS_VFMA = 297
    const val ARM_INS_VFMS = 298
    const val ARM_INS_VFNMA = 299
    const val ARM_INS_VFNMS = 300
    const val ARM_INS_VHADD = 301
    const val ARM_INS_VHSUB = 302
    const val ARM_INS_VLD1 = 303
    const val ARM_INS_VLD2 = 304
    const val ARM_INS_VLD3 = 305
    const val ARM_INS_VLD4 = 306
    const val ARM_INS_VLDMDB = 307
    const val ARM_INS_VLDMIA = 308
    const val ARM_INS_VLDR = 309
    const val ARM_INS_VMAXNM = 310
    const val ARM_INS_VMAX = 311
    const val ARM_INS_VMINNM = 312
    const val ARM_INS_VMIN = 313
    const val ARM_INS_VMLA = 314
    const val ARM_INS_VMLAL = 315
    const val ARM_INS_VMLS = 316
    const val ARM_INS_VMLSL = 317
    const val ARM_INS_VMOVL = 318
    const val ARM_INS_VMOVN = 319
    const val ARM_INS_VMSR = 320
    const val ARM_INS_VMUL = 321
    const val ARM_INS_VMULL = 322
    const val ARM_INS_VMVN = 323
    const val ARM_INS_VNEG = 324
    const val ARM_INS_VNMLA = 325
    const val ARM_INS_VNMLS = 326
    const val ARM_INS_VNMUL = 327
    const val ARM_INS_VORN = 328
    const val ARM_INS_VORR = 329
    const val ARM_INS_VPADAL = 330
    const val ARM_INS_VPADDL = 331
    const val ARM_INS_VPADD = 332
    const val ARM_INS_VPMAX = 333
    const val ARM_INS_VPMIN = 334
    const val ARM_INS_VQABS = 335
    const val ARM_INS_VQADD = 336
    const val ARM_INS_VQDMLAL = 337
    const val ARM_INS_VQDMLSL = 338
    const val ARM_INS_VQDMULH = 339
    const val ARM_INS_VQDMULL = 340
    const val ARM_INS_VQMOVUN = 341
    const val ARM_INS_VQMOVN = 342
    const val ARM_INS_VQNEG = 343
    const val ARM_INS_VQRDMULH = 344
    const val ARM_INS_VQRSHL = 345
    const val ARM_INS_VQRSHRN = 346
    const val ARM_INS_VQRSHRUN = 347
    const val ARM_INS_VQSHL = 348
    const val ARM_INS_VQSHLU = 349
    const val ARM_INS_VQSHRN = 350
    const val ARM_INS_VQSHRUN = 351
    const val ARM_INS_VQSUB = 352
    const val ARM_INS_VRADDHN = 353
    const val ARM_INS_VRECPE = 354
    const val ARM_INS_VRECPS = 355
    const val ARM_INS_VREV16 = 356
    const val ARM_INS_VREV32 = 357
    const val ARM_INS_VREV64 = 358
    const val ARM_INS_VRHADD = 359
    const val ARM_INS_VRINTA = 360
    const val ARM_INS_VRINTM = 361
    const val ARM_INS_VRINTN = 362
    const val ARM_INS_VRINTP = 363
    const val ARM_INS_VRINTR = 364
    const val ARM_INS_VRINTX = 365
    const val ARM_INS_VRINTZ = 366
    const val ARM_INS_VRSHL = 367
    const val ARM_INS_VRSHRN = 368
    const val ARM_INS_VRSHR = 369
    const val ARM_INS_VRSQRTE = 370
    const val ARM_INS_VRSQRTS = 371
    const val ARM_INS_VRSRA = 372
    const val ARM_INS_VRSUBHN = 373
    const val ARM_INS_VSELEQ = 374
    const val ARM_INS_VSELGE = 375
    const val ARM_INS_VSELGT = 376
    const val ARM_INS_VSELVS = 377
    const val ARM_INS_VSHLL = 378
    const val ARM_INS_VSHL = 379
    const val ARM_INS_VSHRN = 380
    const val ARM_INS_VSHR = 381
    const val ARM_INS_VSLI = 382
    const val ARM_INS_VSQRT = 383
    const val ARM_INS_VSRA = 384
    const val ARM_INS_VSRI = 385
    const val ARM_INS_VST1 = 386
    const val ARM_INS_VST2 = 387
    const val ARM_INS_VST3 = 388
    const val ARM_INS_VST4 = 389
    const val ARM_INS_VSTMDB = 390
    const val ARM_INS_VSTMIA = 391
    const val ARM_INS_VSTR = 392
    const val ARM_INS_VSUB = 393
    const val ARM_INS_VSUBHN = 394
    const val ARM_INS_VSUBL = 395
    const val ARM_INS_VSUBW = 396
    const val ARM_INS_VSWP = 397
    const val ARM_INS_VTBL = 398
    const val ARM_INS_VTBX = 399
    const val ARM_INS_VCVTR = 400
    const val ARM_INS_VTRN = 401
    const val ARM_INS_VTST = 402
    const val ARM_INS_VUZP = 403
    const val ARM_INS_VZIP = 404
    const val ARM_INS_ADDW = 405
    const val ARM_INS_ASR = 406
    const val ARM_INS_DCPS1 = 407
    const val ARM_INS_DCPS2 = 408
    const val ARM_INS_DCPS3 = 409
    const val ARM_INS_IT = 410
    const val ARM_INS_LSL = 411
    const val ARM_INS_LSR = 412
    const val ARM_INS_ASRS = 413
    const val ARM_INS_LSRS = 414
    const val ARM_INS_ORN = 415
    const val ARM_INS_ROR = 416
    const val ARM_INS_RRX = 417
    const val ARM_INS_SUBS = 418
    const val ARM_INS_SUBW = 419
    const val ARM_INS_TBB = 420
    const val ARM_INS_TBH = 421
    const val ARM_INS_CBNZ = 422
    const val ARM_INS_CBZ = 423
    const val ARM_INS_MOVS = 424
    const val ARM_INS_POP = 425
    const val ARM_INS_PUSH = 426
    const val ARM_INS_NOP = 427
    const val ARM_INS_YIELD = 428
    const val ARM_INS_WFE = 429
    const val ARM_INS_WFI = 430
    const val ARM_INS_SEV = 431
    const val ARM_INS_SEVL = 432
    const val ARM_INS_VPUSH = 433
    const val ARM_INS_VPOP = 434
    const val ARM_INS_ENDING = 435

    // Group of ARM instructions
    const val ARM_GRP_INVALID = 0

    // Generic groups
    const val ARM_GRP_JUMP = 1

    // Architecture-specific groups
    const val ARM_GRP_CRYPTO = 128
    const val ARM_GRP_DATABARRIER = 129
    const val ARM_GRP_DIVIDE = 130
    const val ARM_GRP_FPARMV8 = 131
    const val ARM_GRP_MULTPRO = 132
    const val ARM_GRP_NEON = 133
    const val ARM_GRP_T2EXTRACTPACK = 134
    const val ARM_GRP_THUMB2DSP = 135
    const val ARM_GRP_TRUSTZONE = 136
    const val ARM_GRP_V4T = 137
    const val ARM_GRP_V5T = 138
    const val ARM_GRP_V5TE = 139
    const val ARM_GRP_V6 = 140
    const val ARM_GRP_V6T2 = 141
    const val ARM_GRP_V7 = 142
    const val ARM_GRP_V8 = 143
    const val ARM_GRP_VFP2 = 144
    const val ARM_GRP_VFP3 = 145
    const val ARM_GRP_VFP4 = 146
    const val ARM_GRP_ARM = 147
    const val ARM_GRP_MCLASS = 148
    const val ARM_GRP_NOTMCLASS = 149
    const val ARM_GRP_THUMB = 150
    const val ARM_GRP_THUMB1ONLY = 151
    const val ARM_GRP_THUMB2 = 152
    const val ARM_GRP_PREV8 = 153
    const val ARM_GRP_FPVMLX = 154
    const val ARM_GRP_MULOPS = 155
    const val ARM_GRP_CRC = 156
    const val ARM_GRP_DPVFP = 157
    const val ARM_GRP_V6M = 158
    const val ARM_GRP_ENDING = 159

//    init {
//        val int2string: Map<Int, String> = HashMap()
//        try {
//            for (field in Arm_const::class.java.fields) {
//                val mod: Int = capstone.field.getModifiers()
//                if (Int::class.javaPrimitiveType != capstone.field.getType()) continue
//                if (!Modifier.isStatic(capstone.mod) || !Modifier.isPublic(capstone.mod)) continue
//                if (!capstone.field.getName().startsWith("ARM_CC_")) continue
//                capstone.int2string.put(
//                    capstone.field.getInt(null),
//                    capstone.field.getName().substring("ARM_CC_".length)
//                )
//            }
//        } catch (l_e: IllegalAccessException) {
//            throw RuntimeException(l_e) // should not occur
//        }
//        _int2string = Collections.unmodifiableMap(capstone.int2string)
//    }
}