--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
16 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! M_myAlu_fout[3]                   SLICE_X8Y21.AMUX  SLICE_X8Y21.A1   !
 ! M_myAlu_fout[4]                   SLICE_X8Y21.BMUX  SLICE_X8Y21.B1   !
 ! M_myAlu_fout[5]                   SLICE_X8Y21.CMUX  SLICE_X8Y21.C1   !
 ! M_myAlu_fout[1]                   SLICE_X14Y0.AMUX  SLICE_X14Y0.A1   !
 ! M_myAlu_fout[2]                   SLICE_X8Y16.AMUX  SLICE_X8Y16.A1   !
 ! M_myAlu_fout[0]                   SLICE_X8Y4.AMUX   SLICE_X8Y4.A1    !
 ! M_myAlu_fout[6]                   SLICE_X8Y21.DMUX  SLICE_X8Y21.D1   !
 ! M_myAlu_fout[7]                   SLICE_X8Y22.AMUX  SLICE_X8Y22.A1   !
 ! M_myAlu_fout[8]                   SLICE_X8Y22.BMUX  SLICE_X8Y22.B1   !
 ! M_myAlu_fout[9]                   SLICE_X8Y22.CMUX  SLICE_X8Y22.C1   !
 ! M_myAlu_fout[10]                  SLICE_X8Y22.DMUX  SLICE_X8Y22.D1   !
 ! M_myAlu_fout[11]                  SLICE_X8Y23.AMUX  SLICE_X8Y23.A1   !
 ! M_myAlu_fout[12]                  SLICE_X8Y23.BMUX  SLICE_X8Y23.B1   !
 ! M_myAlu_fout[13]                  SLICE_X8Y23.CMUX  SLICE_X8Y23.C1   !
 ! M_myAlu_fout[14]                  SLICE_X8Y23.DMUX  SLICE_X8Y23.D1   !
 ! M_myAlu_fout[15]                  SLICE_X8Y24.AMUX  SLICE_X8Y24.A1   !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 50005686 paths analyzed, 252 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.314ns.
--------------------------------------------------------------------------------
Slack:                  0.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Destination:          Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.269ns (Levels of Logic = 19)
  Clock Path Skew:      -0.010ns (0.321 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 to Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y22.AQ       Tcko                  0.430   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    SLICE_X8Y21.A6       net (fanout=20)       0.366   M_dec_ctr_digits[12]
    SLICE_X8Y21.AMUX     Topaa                 0.456   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.A1       net (fanout=13)       0.605   M_myAlu_fout[3]
    SLICE_X8Y21.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.B1       net (fanout=13)       0.582   M_myAlu_fout[4]
    SLICE_X8Y21.CMUX     Topbc                 0.650   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<4>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.C1       net (fanout=11)       0.586   M_myAlu_fout[5]
    SLICE_X8Y21.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<5>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.DX       net (fanout=11)       0.967   M_myAlu_fout[6]
    SLICE_X8Y21.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[6]
    SLICE_X8Y22.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.A1       net (fanout=3)        0.605   M_myAlu_fout[7]
    SLICE_X8Y22.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<7>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.BX       net (fanout=3)        0.929   M_myAlu_fout[8]
    SLICE_X8Y22.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.C1       net (fanout=3)        0.579   M_myAlu_fout[9]
    SLICE_X8Y22.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<9>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.DX       net (fanout=3)        0.958   M_myAlu_fout[10]
    SLICE_X8Y22.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[10]
    SLICE_X8Y23.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.A1       net (fanout=4)        0.605   M_myAlu_fout[11]
    SLICE_X8Y23.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<11>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.BX       net (fanout=4)        0.937   M_myAlu_fout[12]
    SLICE_X8Y23.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.C1       net (fanout=4)        0.587   M_myAlu_fout[13]
    SLICE_X8Y23.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<13>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.D1       net (fanout=3)        0.639   M_myAlu_fout[14]
    SLICE_X8Y23.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[14]
                                                       M_myAlu_fout[14]_rt
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   myAlu/add/Maddsub_out_cy[14]
    SLICE_X8Y24.AMUX     Tcina                 0.220   M_myAlu_fout[15]
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X10Y22.C6      net (fanout=3)        0.626   M_myAlu_fout[15]
    SLICE_X10Y22.C       Tilo                  0.235   M_dec_ctr_resetSignal
                                                       _n0206
    SLICE_X10Y22.D5      net (fanout=13)       0.301   _n0206
    SLICE_X10Y22.D       Tilo                  0.235   M_dec_ctr_resetSignal
                                                       Mmux_M_dec_ctr_resetSignal12
    SLICE_X12Y22.D5      net (fanout=2)        0.659   M_dec_ctr_resetSignal
    SLICE_X12Y22.D       Tilo                  0.254   M_dec_ctr_digits[4]
                                                       dec_ctr/dctr_gen_0[1].dctr/_n0026_inv1
    DSP48_X0Y5.CEB       net (fanout=5)        1.214   _n0026_inv_0
    DSP48_X0Y5.CLK       Tdspdck_CEB_B0REG     0.030   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
                                                       Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.269ns (7.436ns logic, 11.833ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack:                  0.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Destination:          Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.236ns (Levels of Logic = 19)
  Clock Path Skew:      -0.010ns (0.321 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 to Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y22.AQ       Tcko                  0.430   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    SLICE_X8Y21.A6       net (fanout=20)       0.366   M_dec_ctr_digits[12]
    SLICE_X8Y21.AMUX     Topaa                 0.456   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.A1       net (fanout=13)       0.605   M_myAlu_fout[3]
    SLICE_X8Y21.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.BX       net (fanout=13)       0.823   M_myAlu_fout[4]
    SLICE_X8Y21.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.C1       net (fanout=11)       0.586   M_myAlu_fout[5]
    SLICE_X8Y21.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<5>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.DX       net (fanout=11)       0.967   M_myAlu_fout[6]
    SLICE_X8Y21.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[6]
    SLICE_X8Y22.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.A1       net (fanout=3)        0.605   M_myAlu_fout[7]
    SLICE_X8Y22.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<7>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.BX       net (fanout=3)        0.929   M_myAlu_fout[8]
    SLICE_X8Y22.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.C1       net (fanout=3)        0.579   M_myAlu_fout[9]
    SLICE_X8Y22.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<9>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.DX       net (fanout=3)        0.958   M_myAlu_fout[10]
    SLICE_X8Y22.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[10]
    SLICE_X8Y23.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.A1       net (fanout=4)        0.605   M_myAlu_fout[11]
    SLICE_X8Y23.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<11>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.BX       net (fanout=4)        0.937   M_myAlu_fout[12]
    SLICE_X8Y23.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.C1       net (fanout=4)        0.587   M_myAlu_fout[13]
    SLICE_X8Y23.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<13>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.D1       net (fanout=3)        0.639   M_myAlu_fout[14]
    SLICE_X8Y23.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[14]
                                                       M_myAlu_fout[14]_rt
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   myAlu/add/Maddsub_out_cy[14]
    SLICE_X8Y24.AMUX     Tcina                 0.220   M_myAlu_fout[15]
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X10Y22.C6      net (fanout=3)        0.626   M_myAlu_fout[15]
    SLICE_X10Y22.C       Tilo                  0.235   M_dec_ctr_resetSignal
                                                       _n0206
    SLICE_X10Y22.D5      net (fanout=13)       0.301   _n0206
    SLICE_X10Y22.D       Tilo                  0.235   M_dec_ctr_resetSignal
                                                       Mmux_M_dec_ctr_resetSignal12
    SLICE_X12Y22.D5      net (fanout=2)        0.659   M_dec_ctr_resetSignal
    SLICE_X12Y22.D       Tilo                  0.254   M_dec_ctr_digits[4]
                                                       dec_ctr/dctr_gen_0[1].dctr/_n0026_inv1
    DSP48_X0Y5.CEB       net (fanout=5)        1.214   _n0026_inv_0
    DSP48_X0Y5.CLK       Tdspdck_CEB_B0REG     0.030   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
                                                       Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.236ns (7.162ns logic, 12.074ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack:                  0.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Destination:          Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.220ns (Levels of Logic = 19)
  Clock Path Skew:      -0.010ns (0.321 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 to Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y22.AQ       Tcko                  0.430   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    SLICE_X8Y21.A6       net (fanout=20)       0.366   M_dec_ctr_digits[12]
    SLICE_X8Y21.AMUX     Topaa                 0.456   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.A1       net (fanout=13)       0.605   M_myAlu_fout[3]
    SLICE_X8Y21.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.B1       net (fanout=13)       0.582   M_myAlu_fout[4]
    SLICE_X8Y21.CMUX     Topbc                 0.650   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<4>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.C1       net (fanout=11)       0.586   M_myAlu_fout[5]
    SLICE_X8Y21.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<5>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.DX       net (fanout=11)       0.967   M_myAlu_fout[6]
    SLICE_X8Y21.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[6]
    SLICE_X8Y22.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.A1       net (fanout=3)        0.605   M_myAlu_fout[7]
    SLICE_X8Y22.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<7>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.BX       net (fanout=3)        0.929   M_myAlu_fout[8]
    SLICE_X8Y22.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.C1       net (fanout=3)        0.579   M_myAlu_fout[9]
    SLICE_X8Y22.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<9>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.DX       net (fanout=3)        0.958   M_myAlu_fout[10]
    SLICE_X8Y22.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[10]
    SLICE_X8Y23.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.AX       net (fanout=4)        0.796   M_myAlu_fout[11]
    SLICE_X8Y23.BMUX     Taxb                  0.292   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.BX       net (fanout=4)        0.937   M_myAlu_fout[12]
    SLICE_X8Y23.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.C1       net (fanout=4)        0.587   M_myAlu_fout[13]
    SLICE_X8Y23.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<13>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.D1       net (fanout=3)        0.639   M_myAlu_fout[14]
    SLICE_X8Y23.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[14]
                                                       M_myAlu_fout[14]_rt
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   myAlu/add/Maddsub_out_cy[14]
    SLICE_X8Y24.AMUX     Tcina                 0.220   M_myAlu_fout[15]
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X10Y22.C6      net (fanout=3)        0.626   M_myAlu_fout[15]
    SLICE_X10Y22.C       Tilo                  0.235   M_dec_ctr_resetSignal
                                                       _n0206
    SLICE_X10Y22.D5      net (fanout=13)       0.301   _n0206
    SLICE_X10Y22.D       Tilo                  0.235   M_dec_ctr_resetSignal
                                                       Mmux_M_dec_ctr_resetSignal12
    SLICE_X12Y22.D5      net (fanout=2)        0.659   M_dec_ctr_resetSignal
    SLICE_X12Y22.D       Tilo                  0.254   M_dec_ctr_digits[4]
                                                       dec_ctr/dctr_gen_0[1].dctr/_n0026_inv1
    DSP48_X0Y5.CEB       net (fanout=5)        1.214   _n0026_inv_0
    DSP48_X0Y5.CLK       Tdspdck_CEB_B0REG     0.030   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
                                                       Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.220ns (7.196ns logic, 12.024ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack:                  0.736ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Destination:          Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.219ns (Levels of Logic = 19)
  Clock Path Skew:      -0.010ns (0.321 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 to Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y22.AQ       Tcko                  0.430   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    SLICE_X8Y21.A6       net (fanout=20)       0.366   M_dec_ctr_digits[12]
    SLICE_X8Y21.AMUX     Topaa                 0.456   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.A1       net (fanout=13)       0.605   M_myAlu_fout[3]
    SLICE_X8Y21.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.B1       net (fanout=13)       0.582   M_myAlu_fout[4]
    SLICE_X8Y21.CMUX     Topbc                 0.650   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<4>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.C1       net (fanout=11)       0.586   M_myAlu_fout[5]
    SLICE_X8Y21.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<5>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.DX       net (fanout=11)       0.967   M_myAlu_fout[6]
    SLICE_X8Y21.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[6]
    SLICE_X8Y22.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.AX       net (fanout=3)        0.795   M_myAlu_fout[7]
    SLICE_X8Y22.BMUX     Taxb                  0.292   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.BX       net (fanout=3)        0.929   M_myAlu_fout[8]
    SLICE_X8Y22.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.C1       net (fanout=3)        0.579   M_myAlu_fout[9]
    SLICE_X8Y22.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<9>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.DX       net (fanout=3)        0.958   M_myAlu_fout[10]
    SLICE_X8Y22.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[10]
    SLICE_X8Y23.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.A1       net (fanout=4)        0.605   M_myAlu_fout[11]
    SLICE_X8Y23.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<11>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.BX       net (fanout=4)        0.937   M_myAlu_fout[12]
    SLICE_X8Y23.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.C1       net (fanout=4)        0.587   M_myAlu_fout[13]
    SLICE_X8Y23.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<13>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.D1       net (fanout=3)        0.639   M_myAlu_fout[14]
    SLICE_X8Y23.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[14]
                                                       M_myAlu_fout[14]_rt
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   myAlu/add/Maddsub_out_cy[14]
    SLICE_X8Y24.AMUX     Tcina                 0.220   M_myAlu_fout[15]
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X10Y22.C6      net (fanout=3)        0.626   M_myAlu_fout[15]
    SLICE_X10Y22.C       Tilo                  0.235   M_dec_ctr_resetSignal
                                                       _n0206
    SLICE_X10Y22.D5      net (fanout=13)       0.301   _n0206
    SLICE_X10Y22.D       Tilo                  0.235   M_dec_ctr_resetSignal
                                                       Mmux_M_dec_ctr_resetSignal12
    SLICE_X12Y22.D5      net (fanout=2)        0.659   M_dec_ctr_resetSignal
    SLICE_X12Y22.D       Tilo                  0.254   M_dec_ctr_digits[4]
                                                       dec_ctr/dctr_gen_0[1].dctr/_n0026_inv1
    DSP48_X0Y5.CEB       net (fanout=5)        1.214   _n0026_inv_0
    DSP48_X0Y5.CLK       Tdspdck_CEB_B0REG     0.030   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
                                                       Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.219ns (7.196ns logic, 12.023ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack:                  0.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Destination:          Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.205ns (Levels of Logic = 19)
  Clock Path Skew:      -0.010ns (0.321 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 to Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y22.AQ       Tcko                  0.430   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    SLICE_X8Y21.A6       net (fanout=20)       0.366   M_dec_ctr_digits[12]
    SLICE_X8Y21.AMUX     Topaa                 0.456   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.A1       net (fanout=13)       0.605   M_myAlu_fout[3]
    SLICE_X8Y21.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.B1       net (fanout=13)       0.582   M_myAlu_fout[4]
    SLICE_X8Y21.CMUX     Topbc                 0.650   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<4>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.C1       net (fanout=11)       0.586   M_myAlu_fout[5]
    SLICE_X8Y21.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<5>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.DX       net (fanout=11)       0.967   M_myAlu_fout[6]
    SLICE_X8Y21.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[6]
    SLICE_X8Y22.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.A1       net (fanout=3)        0.605   M_myAlu_fout[7]
    SLICE_X8Y22.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<7>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.BX       net (fanout=3)        0.929   M_myAlu_fout[8]
    SLICE_X8Y22.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.C1       net (fanout=3)        0.579   M_myAlu_fout[9]
    SLICE_X8Y22.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<9>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.DX       net (fanout=3)        0.958   M_myAlu_fout[10]
    SLICE_X8Y22.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[10]
    SLICE_X8Y23.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.A1       net (fanout=4)        0.605   M_myAlu_fout[11]
    SLICE_X8Y23.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<11>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.BX       net (fanout=4)        0.937   M_myAlu_fout[12]
    SLICE_X8Y23.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.CX       net (fanout=4)        0.726   M_myAlu_fout[13]
    SLICE_X8Y23.DMUX     Tcxd                  0.333   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.D1       net (fanout=3)        0.639   M_myAlu_fout[14]
    SLICE_X8Y23.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[14]
                                                       M_myAlu_fout[14]_rt
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   myAlu/add/Maddsub_out_cy[14]
    SLICE_X8Y24.AMUX     Tcina                 0.220   M_myAlu_fout[15]
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X10Y22.C6      net (fanout=3)        0.626   M_myAlu_fout[15]
    SLICE_X10Y22.C       Tilo                  0.235   M_dec_ctr_resetSignal
                                                       _n0206
    SLICE_X10Y22.D5      net (fanout=13)       0.301   _n0206
    SLICE_X10Y22.D       Tilo                  0.235   M_dec_ctr_resetSignal
                                                       Mmux_M_dec_ctr_resetSignal12
    SLICE_X12Y22.D5      net (fanout=2)        0.659   M_dec_ctr_resetSignal
    SLICE_X12Y22.D       Tilo                  0.254   M_dec_ctr_digits[4]
                                                       dec_ctr/dctr_gen_0[1].dctr/_n0026_inv1
    DSP48_X0Y5.CEB       net (fanout=5)        1.214   _n0026_inv_0
    DSP48_X0Y5.CLK       Tdspdck_CEB_B0REG     0.030   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
                                                       Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.205ns (7.233ns logic, 11.972ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack:                  0.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Destination:          Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.205ns (Levels of Logic = 19)
  Clock Path Skew:      -0.010ns (0.321 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 to Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y22.AQ       Tcko                  0.430   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    SLICE_X8Y21.A6       net (fanout=20)       0.366   M_dec_ctr_digits[12]
    SLICE_X8Y21.AMUX     Topaa                 0.456   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.A1       net (fanout=13)       0.605   M_myAlu_fout[3]
    SLICE_X8Y21.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.B1       net (fanout=13)       0.582   M_myAlu_fout[4]
    SLICE_X8Y21.CMUX     Topbc                 0.650   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<4>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.C1       net (fanout=11)       0.586   M_myAlu_fout[5]
    SLICE_X8Y21.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<5>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.DX       net (fanout=11)       0.967   M_myAlu_fout[6]
    SLICE_X8Y21.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[6]
    SLICE_X8Y22.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.A1       net (fanout=3)        0.605   M_myAlu_fout[7]
    SLICE_X8Y22.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<7>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.BX       net (fanout=3)        0.929   M_myAlu_fout[8]
    SLICE_X8Y22.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.CX       net (fanout=3)        0.718   M_myAlu_fout[9]
    SLICE_X8Y22.DMUX     Tcxd                  0.333   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.DX       net (fanout=3)        0.958   M_myAlu_fout[10]
    SLICE_X8Y22.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[10]
    SLICE_X8Y23.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.A1       net (fanout=4)        0.605   M_myAlu_fout[11]
    SLICE_X8Y23.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<11>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.BX       net (fanout=4)        0.937   M_myAlu_fout[12]
    SLICE_X8Y23.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.C1       net (fanout=4)        0.587   M_myAlu_fout[13]
    SLICE_X8Y23.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<13>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.D1       net (fanout=3)        0.639   M_myAlu_fout[14]
    SLICE_X8Y23.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[14]
                                                       M_myAlu_fout[14]_rt
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   myAlu/add/Maddsub_out_cy[14]
    SLICE_X8Y24.AMUX     Tcina                 0.220   M_myAlu_fout[15]
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X10Y22.C6      net (fanout=3)        0.626   M_myAlu_fout[15]
    SLICE_X10Y22.C       Tilo                  0.235   M_dec_ctr_resetSignal
                                                       _n0206
    SLICE_X10Y22.D5      net (fanout=13)       0.301   _n0206
    SLICE_X10Y22.D       Tilo                  0.235   M_dec_ctr_resetSignal
                                                       Mmux_M_dec_ctr_resetSignal12
    SLICE_X12Y22.D5      net (fanout=2)        0.659   M_dec_ctr_resetSignal
    SLICE_X12Y22.D       Tilo                  0.254   M_dec_ctr_digits[4]
                                                       dec_ctr/dctr_gen_0[1].dctr/_n0026_inv1
    DSP48_X0Y5.CEB       net (fanout=5)        1.214   _n0026_inv_0
    DSP48_X0Y5.CLK       Tdspdck_CEB_B0REG     0.030   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
                                                       Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.205ns (7.233ns logic, 11.972ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack:                  0.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Destination:          Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.204ns (Levels of Logic = 19)
  Clock Path Skew:      -0.010ns (0.321 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 to Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y22.AQ       Tcko                  0.430   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    SLICE_X8Y21.A6       net (fanout=20)       0.366   M_dec_ctr_digits[12]
    SLICE_X8Y21.AMUX     Topaa                 0.456   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.A1       net (fanout=13)       0.605   M_myAlu_fout[3]
    SLICE_X8Y21.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.B1       net (fanout=13)       0.582   M_myAlu_fout[4]
    SLICE_X8Y21.CMUX     Topbc                 0.650   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<4>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.CX       net (fanout=11)       0.724   M_myAlu_fout[5]
    SLICE_X8Y21.DMUX     Tcxd                  0.333   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.DX       net (fanout=11)       0.967   M_myAlu_fout[6]
    SLICE_X8Y21.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[6]
    SLICE_X8Y22.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.A1       net (fanout=3)        0.605   M_myAlu_fout[7]
    SLICE_X8Y22.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<7>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.BX       net (fanout=3)        0.929   M_myAlu_fout[8]
    SLICE_X8Y22.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.C1       net (fanout=3)        0.579   M_myAlu_fout[9]
    SLICE_X8Y22.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<9>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.DX       net (fanout=3)        0.958   M_myAlu_fout[10]
    SLICE_X8Y22.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[10]
    SLICE_X8Y23.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.A1       net (fanout=4)        0.605   M_myAlu_fout[11]
    SLICE_X8Y23.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<11>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.BX       net (fanout=4)        0.937   M_myAlu_fout[12]
    SLICE_X8Y23.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.C1       net (fanout=4)        0.587   M_myAlu_fout[13]
    SLICE_X8Y23.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<13>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.D1       net (fanout=3)        0.639   M_myAlu_fout[14]
    SLICE_X8Y23.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[14]
                                                       M_myAlu_fout[14]_rt
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   myAlu/add/Maddsub_out_cy[14]
    SLICE_X8Y24.AMUX     Tcina                 0.220   M_myAlu_fout[15]
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X10Y22.C6      net (fanout=3)        0.626   M_myAlu_fout[15]
    SLICE_X10Y22.C       Tilo                  0.235   M_dec_ctr_resetSignal
                                                       _n0206
    SLICE_X10Y22.D5      net (fanout=13)       0.301   _n0206
    SLICE_X10Y22.D       Tilo                  0.235   M_dec_ctr_resetSignal
                                                       Mmux_M_dec_ctr_resetSignal12
    SLICE_X12Y22.D5      net (fanout=2)        0.659   M_dec_ctr_resetSignal
    SLICE_X12Y22.D       Tilo                  0.254   M_dec_ctr_digits[4]
                                                       dec_ctr/dctr_gen_0[1].dctr/_n0026_inv1
    DSP48_X0Y5.CEB       net (fanout=5)        1.214   _n0026_inv_0
    DSP48_X0Y5.CLK       Tdspdck_CEB_B0REG     0.030   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
                                                       Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.204ns (7.233ns logic, 11.971ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack:                  0.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Destination:          Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.187ns (Levels of Logic = 19)
  Clock Path Skew:      -0.010ns (0.321 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 to Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y22.AQ       Tcko                  0.430   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    SLICE_X8Y21.A6       net (fanout=20)       0.366   M_dec_ctr_digits[12]
    SLICE_X8Y21.AMUX     Topaa                 0.456   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.A1       net (fanout=13)       0.605   M_myAlu_fout[3]
    SLICE_X8Y21.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.B1       net (fanout=13)       0.582   M_myAlu_fout[4]
    SLICE_X8Y21.CMUX     Topbc                 0.650   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<4>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.C1       net (fanout=11)       0.586   M_myAlu_fout[5]
    SLICE_X8Y21.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<5>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.DX       net (fanout=11)       0.967   M_myAlu_fout[6]
    SLICE_X8Y21.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[6]
    SLICE_X8Y22.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.A1       net (fanout=3)        0.605   M_myAlu_fout[7]
    SLICE_X8Y22.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<7>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.BX       net (fanout=3)        0.929   M_myAlu_fout[8]
    SLICE_X8Y22.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.C1       net (fanout=3)        0.579   M_myAlu_fout[9]
    SLICE_X8Y22.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<9>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.DX       net (fanout=3)        0.958   M_myAlu_fout[10]
    SLICE_X8Y22.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[10]
    SLICE_X8Y23.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.A1       net (fanout=4)        0.605   M_myAlu_fout[11]
    SLICE_X8Y23.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<11>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.B1       net (fanout=4)        0.581   M_myAlu_fout[12]
    SLICE_X8Y23.CMUX     Topbc                 0.650   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<12>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.C1       net (fanout=4)        0.587   M_myAlu_fout[13]
    SLICE_X8Y23.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<13>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.D1       net (fanout=3)        0.639   M_myAlu_fout[14]
    SLICE_X8Y23.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[14]
                                                       M_myAlu_fout[14]_rt
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   myAlu/add/Maddsub_out_cy[14]
    SLICE_X8Y24.AMUX     Tcina                 0.220   M_myAlu_fout[15]
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X10Y22.C6      net (fanout=3)        0.626   M_myAlu_fout[15]
    SLICE_X10Y22.C       Tilo                  0.235   M_dec_ctr_resetSignal
                                                       _n0206
    SLICE_X10Y22.D5      net (fanout=13)       0.301   _n0206
    SLICE_X10Y22.D       Tilo                  0.235   M_dec_ctr_resetSignal
                                                       Mmux_M_dec_ctr_resetSignal12
    SLICE_X12Y22.D5      net (fanout=2)        0.659   M_dec_ctr_resetSignal
    SLICE_X12Y22.D       Tilo                  0.254   M_dec_ctr_digits[4]
                                                       dec_ctr/dctr_gen_0[1].dctr/_n0026_inv1
    DSP48_X0Y5.CEB       net (fanout=5)        1.214   _n0026_inv_0
    DSP48_X0Y5.CLK       Tdspdck_CEB_B0REG     0.030   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
                                                       Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.187ns (7.710ns logic, 11.477ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack:                  0.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Destination:          Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.187ns (Levels of Logic = 19)
  Clock Path Skew:      -0.010ns (0.321 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 to Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y22.AQ       Tcko                  0.430   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    SLICE_X8Y21.A6       net (fanout=20)       0.366   M_dec_ctr_digits[12]
    SLICE_X8Y21.AMUX     Topaa                 0.456   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.A1       net (fanout=13)       0.605   M_myAlu_fout[3]
    SLICE_X8Y21.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.B1       net (fanout=13)       0.582   M_myAlu_fout[4]
    SLICE_X8Y21.CMUX     Topbc                 0.650   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<4>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.C1       net (fanout=11)       0.586   M_myAlu_fout[5]
    SLICE_X8Y21.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<5>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.DX       net (fanout=11)       0.967   M_myAlu_fout[6]
    SLICE_X8Y21.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[6]
    SLICE_X8Y22.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.A1       net (fanout=3)        0.605   M_myAlu_fout[7]
    SLICE_X8Y22.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<7>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.B1       net (fanout=3)        0.573   M_myAlu_fout[8]
    SLICE_X8Y22.CMUX     Topbc                 0.650   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<8>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.C1       net (fanout=3)        0.579   M_myAlu_fout[9]
    SLICE_X8Y22.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<9>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.DX       net (fanout=3)        0.958   M_myAlu_fout[10]
    SLICE_X8Y22.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[10]
    SLICE_X8Y23.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.A1       net (fanout=4)        0.605   M_myAlu_fout[11]
    SLICE_X8Y23.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<11>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.BX       net (fanout=4)        0.937   M_myAlu_fout[12]
    SLICE_X8Y23.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.C1       net (fanout=4)        0.587   M_myAlu_fout[13]
    SLICE_X8Y23.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<13>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.D1       net (fanout=3)        0.639   M_myAlu_fout[14]
    SLICE_X8Y23.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[14]
                                                       M_myAlu_fout[14]_rt
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   myAlu/add/Maddsub_out_cy[14]
    SLICE_X8Y24.AMUX     Tcina                 0.220   M_myAlu_fout[15]
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X10Y22.C6      net (fanout=3)        0.626   M_myAlu_fout[15]
    SLICE_X10Y22.C       Tilo                  0.235   M_dec_ctr_resetSignal
                                                       _n0206
    SLICE_X10Y22.D5      net (fanout=13)       0.301   _n0206
    SLICE_X10Y22.D       Tilo                  0.235   M_dec_ctr_resetSignal
                                                       Mmux_M_dec_ctr_resetSignal12
    SLICE_X12Y22.D5      net (fanout=2)        0.659   M_dec_ctr_resetSignal
    SLICE_X12Y22.D       Tilo                  0.254   M_dec_ctr_digits[4]
                                                       dec_ctr/dctr_gen_0[1].dctr/_n0026_inv1
    DSP48_X0Y5.CEB       net (fanout=5)        1.214   _n0026_inv_0
    DSP48_X0Y5.CLK       Tdspdck_CEB_B0REG     0.030   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
                                                       Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.187ns (7.710ns logic, 11.477ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack:                  0.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Destination:          Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.187ns (Levels of Logic = 19)
  Clock Path Skew:      -0.010ns (0.321 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 to Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y22.AQ       Tcko                  0.430   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    SLICE_X8Y21.A6       net (fanout=20)       0.366   M_dec_ctr_digits[12]
    SLICE_X8Y21.AMUX     Topaa                 0.456   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.A1       net (fanout=13)       0.605   M_myAlu_fout[3]
    SLICE_X8Y21.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.BX       net (fanout=13)       0.823   M_myAlu_fout[4]
    SLICE_X8Y21.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.C1       net (fanout=11)       0.586   M_myAlu_fout[5]
    SLICE_X8Y21.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<5>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.DX       net (fanout=11)       0.967   M_myAlu_fout[6]
    SLICE_X8Y21.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[6]
    SLICE_X8Y22.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.A1       net (fanout=3)        0.605   M_myAlu_fout[7]
    SLICE_X8Y22.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<7>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.BX       net (fanout=3)        0.929   M_myAlu_fout[8]
    SLICE_X8Y22.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.C1       net (fanout=3)        0.579   M_myAlu_fout[9]
    SLICE_X8Y22.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<9>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.DX       net (fanout=3)        0.958   M_myAlu_fout[10]
    SLICE_X8Y22.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[10]
    SLICE_X8Y23.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.AX       net (fanout=4)        0.796   M_myAlu_fout[11]
    SLICE_X8Y23.BMUX     Taxb                  0.292   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.BX       net (fanout=4)        0.937   M_myAlu_fout[12]
    SLICE_X8Y23.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.C1       net (fanout=4)        0.587   M_myAlu_fout[13]
    SLICE_X8Y23.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<13>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.D1       net (fanout=3)        0.639   M_myAlu_fout[14]
    SLICE_X8Y23.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[14]
                                                       M_myAlu_fout[14]_rt
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   myAlu/add/Maddsub_out_cy[14]
    SLICE_X8Y24.AMUX     Tcina                 0.220   M_myAlu_fout[15]
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X10Y22.C6      net (fanout=3)        0.626   M_myAlu_fout[15]
    SLICE_X10Y22.C       Tilo                  0.235   M_dec_ctr_resetSignal
                                                       _n0206
    SLICE_X10Y22.D5      net (fanout=13)       0.301   _n0206
    SLICE_X10Y22.D       Tilo                  0.235   M_dec_ctr_resetSignal
                                                       Mmux_M_dec_ctr_resetSignal12
    SLICE_X12Y22.D5      net (fanout=2)        0.659   M_dec_ctr_resetSignal
    SLICE_X12Y22.D       Tilo                  0.254   M_dec_ctr_digits[4]
                                                       dec_ctr/dctr_gen_0[1].dctr/_n0026_inv1
    DSP48_X0Y5.CEB       net (fanout=5)        1.214   _n0026_inv_0
    DSP48_X0Y5.CLK       Tdspdck_CEB_B0REG     0.030   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
                                                       Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.187ns (6.922ns logic, 12.265ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  0.769ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Destination:          Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.186ns (Levels of Logic = 19)
  Clock Path Skew:      -0.010ns (0.321 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 to Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y22.AQ       Tcko                  0.430   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    SLICE_X8Y21.A6       net (fanout=20)       0.366   M_dec_ctr_digits[12]
    SLICE_X8Y21.AMUX     Topaa                 0.456   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.A1       net (fanout=13)       0.605   M_myAlu_fout[3]
    SLICE_X8Y21.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.BX       net (fanout=13)       0.823   M_myAlu_fout[4]
    SLICE_X8Y21.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.C1       net (fanout=11)       0.586   M_myAlu_fout[5]
    SLICE_X8Y21.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<5>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.DX       net (fanout=11)       0.967   M_myAlu_fout[6]
    SLICE_X8Y21.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[6]
    SLICE_X8Y22.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.AX       net (fanout=3)        0.795   M_myAlu_fout[7]
    SLICE_X8Y22.BMUX     Taxb                  0.292   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.BX       net (fanout=3)        0.929   M_myAlu_fout[8]
    SLICE_X8Y22.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.C1       net (fanout=3)        0.579   M_myAlu_fout[9]
    SLICE_X8Y22.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<9>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.DX       net (fanout=3)        0.958   M_myAlu_fout[10]
    SLICE_X8Y22.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[10]
    SLICE_X8Y23.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.A1       net (fanout=4)        0.605   M_myAlu_fout[11]
    SLICE_X8Y23.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<11>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.BX       net (fanout=4)        0.937   M_myAlu_fout[12]
    SLICE_X8Y23.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.C1       net (fanout=4)        0.587   M_myAlu_fout[13]
    SLICE_X8Y23.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<13>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.D1       net (fanout=3)        0.639   M_myAlu_fout[14]
    SLICE_X8Y23.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[14]
                                                       M_myAlu_fout[14]_rt
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   myAlu/add/Maddsub_out_cy[14]
    SLICE_X8Y24.AMUX     Tcina                 0.220   M_myAlu_fout[15]
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X10Y22.C6      net (fanout=3)        0.626   M_myAlu_fout[15]
    SLICE_X10Y22.C       Tilo                  0.235   M_dec_ctr_resetSignal
                                                       _n0206
    SLICE_X10Y22.D5      net (fanout=13)       0.301   _n0206
    SLICE_X10Y22.D       Tilo                  0.235   M_dec_ctr_resetSignal
                                                       Mmux_M_dec_ctr_resetSignal12
    SLICE_X12Y22.D5      net (fanout=2)        0.659   M_dec_ctr_resetSignal
    SLICE_X12Y22.D       Tilo                  0.254   M_dec_ctr_digits[4]
                                                       dec_ctr/dctr_gen_0[1].dctr/_n0026_inv1
    DSP48_X0Y5.CEB       net (fanout=5)        1.214   _n0026_inv_0
    DSP48_X0Y5.CLK       Tdspdck_CEB_B0REG     0.030   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
                                                       Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.186ns (6.922ns logic, 12.264ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack:                  0.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Destination:          Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.172ns (Levels of Logic = 19)
  Clock Path Skew:      -0.010ns (0.321 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 to Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y22.AQ       Tcko                  0.430   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    SLICE_X8Y21.A6       net (fanout=20)       0.366   M_dec_ctr_digits[12]
    SLICE_X8Y21.AMUX     Topaa                 0.456   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.A1       net (fanout=13)       0.605   M_myAlu_fout[3]
    SLICE_X8Y21.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.BX       net (fanout=13)       0.823   M_myAlu_fout[4]
    SLICE_X8Y21.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.C1       net (fanout=11)       0.586   M_myAlu_fout[5]
    SLICE_X8Y21.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<5>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.DX       net (fanout=11)       0.967   M_myAlu_fout[6]
    SLICE_X8Y21.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[6]
    SLICE_X8Y22.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.A1       net (fanout=3)        0.605   M_myAlu_fout[7]
    SLICE_X8Y22.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<7>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.BX       net (fanout=3)        0.929   M_myAlu_fout[8]
    SLICE_X8Y22.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.C1       net (fanout=3)        0.579   M_myAlu_fout[9]
    SLICE_X8Y22.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<9>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.DX       net (fanout=3)        0.958   M_myAlu_fout[10]
    SLICE_X8Y22.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[10]
    SLICE_X8Y23.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.A1       net (fanout=4)        0.605   M_myAlu_fout[11]
    SLICE_X8Y23.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<11>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.BX       net (fanout=4)        0.937   M_myAlu_fout[12]
    SLICE_X8Y23.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.CX       net (fanout=4)        0.726   M_myAlu_fout[13]
    SLICE_X8Y23.DMUX     Tcxd                  0.333   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.D1       net (fanout=3)        0.639   M_myAlu_fout[14]
    SLICE_X8Y23.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[14]
                                                       M_myAlu_fout[14]_rt
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   myAlu/add/Maddsub_out_cy[14]
    SLICE_X8Y24.AMUX     Tcina                 0.220   M_myAlu_fout[15]
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X10Y22.C6      net (fanout=3)        0.626   M_myAlu_fout[15]
    SLICE_X10Y22.C       Tilo                  0.235   M_dec_ctr_resetSignal
                                                       _n0206
    SLICE_X10Y22.D5      net (fanout=13)       0.301   _n0206
    SLICE_X10Y22.D       Tilo                  0.235   M_dec_ctr_resetSignal
                                                       Mmux_M_dec_ctr_resetSignal12
    SLICE_X12Y22.D5      net (fanout=2)        0.659   M_dec_ctr_resetSignal
    SLICE_X12Y22.D       Tilo                  0.254   M_dec_ctr_digits[4]
                                                       dec_ctr/dctr_gen_0[1].dctr/_n0026_inv1
    DSP48_X0Y5.CEB       net (fanout=5)        1.214   _n0026_inv_0
    DSP48_X0Y5.CLK       Tdspdck_CEB_B0REG     0.030   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
                                                       Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.172ns (6.959ns logic, 12.213ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  0.783ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Destination:          Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.172ns (Levels of Logic = 19)
  Clock Path Skew:      -0.010ns (0.321 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 to Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y22.AQ       Tcko                  0.430   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    SLICE_X8Y21.A6       net (fanout=20)       0.366   M_dec_ctr_digits[12]
    SLICE_X8Y21.AMUX     Topaa                 0.456   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.A1       net (fanout=13)       0.605   M_myAlu_fout[3]
    SLICE_X8Y21.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.BX       net (fanout=13)       0.823   M_myAlu_fout[4]
    SLICE_X8Y21.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.C1       net (fanout=11)       0.586   M_myAlu_fout[5]
    SLICE_X8Y21.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<5>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.DX       net (fanout=11)       0.967   M_myAlu_fout[6]
    SLICE_X8Y21.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[6]
    SLICE_X8Y22.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.A1       net (fanout=3)        0.605   M_myAlu_fout[7]
    SLICE_X8Y22.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<7>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.BX       net (fanout=3)        0.929   M_myAlu_fout[8]
    SLICE_X8Y22.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.CX       net (fanout=3)        0.718   M_myAlu_fout[9]
    SLICE_X8Y22.DMUX     Tcxd                  0.333   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.DX       net (fanout=3)        0.958   M_myAlu_fout[10]
    SLICE_X8Y22.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[10]
    SLICE_X8Y23.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.A1       net (fanout=4)        0.605   M_myAlu_fout[11]
    SLICE_X8Y23.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<11>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.BX       net (fanout=4)        0.937   M_myAlu_fout[12]
    SLICE_X8Y23.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.C1       net (fanout=4)        0.587   M_myAlu_fout[13]
    SLICE_X8Y23.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<13>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.D1       net (fanout=3)        0.639   M_myAlu_fout[14]
    SLICE_X8Y23.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[14]
                                                       M_myAlu_fout[14]_rt
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   myAlu/add/Maddsub_out_cy[14]
    SLICE_X8Y24.AMUX     Tcina                 0.220   M_myAlu_fout[15]
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X10Y22.C6      net (fanout=3)        0.626   M_myAlu_fout[15]
    SLICE_X10Y22.C       Tilo                  0.235   M_dec_ctr_resetSignal
                                                       _n0206
    SLICE_X10Y22.D5      net (fanout=13)       0.301   _n0206
    SLICE_X10Y22.D       Tilo                  0.235   M_dec_ctr_resetSignal
                                                       Mmux_M_dec_ctr_resetSignal12
    SLICE_X12Y22.D5      net (fanout=2)        0.659   M_dec_ctr_resetSignal
    SLICE_X12Y22.D       Tilo                  0.254   M_dec_ctr_digits[4]
                                                       dec_ctr/dctr_gen_0[1].dctr/_n0026_inv1
    DSP48_X0Y5.CEB       net (fanout=5)        1.214   _n0026_inv_0
    DSP48_X0Y5.CLK       Tdspdck_CEB_B0REG     0.030   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
                                                       Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.172ns (6.959ns logic, 12.213ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  0.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Destination:          Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.171ns (Levels of Logic = 19)
  Clock Path Skew:      -0.010ns (0.321 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 to Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y22.AQ       Tcko                  0.430   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    SLICE_X8Y21.A6       net (fanout=20)       0.366   M_dec_ctr_digits[12]
    SLICE_X8Y21.AMUX     Topaa                 0.456   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.A1       net (fanout=13)       0.605   M_myAlu_fout[3]
    SLICE_X8Y21.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.BX       net (fanout=13)       0.823   M_myAlu_fout[4]
    SLICE_X8Y21.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.CX       net (fanout=11)       0.724   M_myAlu_fout[5]
    SLICE_X8Y21.DMUX     Tcxd                  0.333   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.DX       net (fanout=11)       0.967   M_myAlu_fout[6]
    SLICE_X8Y21.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[6]
    SLICE_X8Y22.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.A1       net (fanout=3)        0.605   M_myAlu_fout[7]
    SLICE_X8Y22.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<7>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.BX       net (fanout=3)        0.929   M_myAlu_fout[8]
    SLICE_X8Y22.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.C1       net (fanout=3)        0.579   M_myAlu_fout[9]
    SLICE_X8Y22.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<9>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.DX       net (fanout=3)        0.958   M_myAlu_fout[10]
    SLICE_X8Y22.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[10]
    SLICE_X8Y23.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.A1       net (fanout=4)        0.605   M_myAlu_fout[11]
    SLICE_X8Y23.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<11>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.BX       net (fanout=4)        0.937   M_myAlu_fout[12]
    SLICE_X8Y23.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.C1       net (fanout=4)        0.587   M_myAlu_fout[13]
    SLICE_X8Y23.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<13>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.D1       net (fanout=3)        0.639   M_myAlu_fout[14]
    SLICE_X8Y23.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[14]
                                                       M_myAlu_fout[14]_rt
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   myAlu/add/Maddsub_out_cy[14]
    SLICE_X8Y24.AMUX     Tcina                 0.220   M_myAlu_fout[15]
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X10Y22.C6      net (fanout=3)        0.626   M_myAlu_fout[15]
    SLICE_X10Y22.C       Tilo                  0.235   M_dec_ctr_resetSignal
                                                       _n0206
    SLICE_X10Y22.D5      net (fanout=13)       0.301   _n0206
    SLICE_X10Y22.D       Tilo                  0.235   M_dec_ctr_resetSignal
                                                       Mmux_M_dec_ctr_resetSignal12
    SLICE_X12Y22.D5      net (fanout=2)        0.659   M_dec_ctr_resetSignal
    SLICE_X12Y22.D       Tilo                  0.254   M_dec_ctr_digits[4]
                                                       dec_ctr/dctr_gen_0[1].dctr/_n0026_inv1
    DSP48_X0Y5.CEB       net (fanout=5)        1.214   _n0026_inv_0
    DSP48_X0Y5.CLK       Tdspdck_CEB_B0REG     0.030   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
                                                       Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.171ns (6.959ns logic, 12.212ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  0.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Destination:          Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.170ns (Levels of Logic = 19)
  Clock Path Skew:      -0.010ns (0.321 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 to Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y22.AQ       Tcko                  0.430   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    SLICE_X8Y21.A6       net (fanout=20)       0.366   M_dec_ctr_digits[12]
    SLICE_X8Y21.AMUX     Topaa                 0.456   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.A1       net (fanout=13)       0.605   M_myAlu_fout[3]
    SLICE_X8Y21.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.B1       net (fanout=13)       0.582   M_myAlu_fout[4]
    SLICE_X8Y21.CMUX     Topbc                 0.650   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<4>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.C1       net (fanout=11)       0.586   M_myAlu_fout[5]
    SLICE_X8Y21.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<5>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.DX       net (fanout=11)       0.967   M_myAlu_fout[6]
    SLICE_X8Y21.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[6]
    SLICE_X8Y22.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.AX       net (fanout=3)        0.795   M_myAlu_fout[7]
    SLICE_X8Y22.BMUX     Taxb                  0.292   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.BX       net (fanout=3)        0.929   M_myAlu_fout[8]
    SLICE_X8Y22.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.C1       net (fanout=3)        0.579   M_myAlu_fout[9]
    SLICE_X8Y22.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<9>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.DX       net (fanout=3)        0.958   M_myAlu_fout[10]
    SLICE_X8Y22.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[10]
    SLICE_X8Y23.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.AX       net (fanout=4)        0.796   M_myAlu_fout[11]
    SLICE_X8Y23.BMUX     Taxb                  0.292   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.BX       net (fanout=4)        0.937   M_myAlu_fout[12]
    SLICE_X8Y23.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.C1       net (fanout=4)        0.587   M_myAlu_fout[13]
    SLICE_X8Y23.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<13>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.D1       net (fanout=3)        0.639   M_myAlu_fout[14]
    SLICE_X8Y23.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[14]
                                                       M_myAlu_fout[14]_rt
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   myAlu/add/Maddsub_out_cy[14]
    SLICE_X8Y24.AMUX     Tcina                 0.220   M_myAlu_fout[15]
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X10Y22.C6      net (fanout=3)        0.626   M_myAlu_fout[15]
    SLICE_X10Y22.C       Tilo                  0.235   M_dec_ctr_resetSignal
                                                       _n0206
    SLICE_X10Y22.D5      net (fanout=13)       0.301   _n0206
    SLICE_X10Y22.D       Tilo                  0.235   M_dec_ctr_resetSignal
                                                       Mmux_M_dec_ctr_resetSignal12
    SLICE_X12Y22.D5      net (fanout=2)        0.659   M_dec_ctr_resetSignal
    SLICE_X12Y22.D       Tilo                  0.254   M_dec_ctr_digits[4]
                                                       dec_ctr/dctr_gen_0[1].dctr/_n0026_inv1
    DSP48_X0Y5.CEB       net (fanout=5)        1.214   _n0026_inv_0
    DSP48_X0Y5.CLK       Tdspdck_CEB_B0REG     0.030   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
                                                       Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.170ns (6.956ns logic, 12.214ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  0.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Destination:          Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.156ns (Levels of Logic = 19)
  Clock Path Skew:      -0.010ns (0.321 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 to Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y22.AQ       Tcko                  0.430   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    SLICE_X8Y21.A6       net (fanout=20)       0.366   M_dec_ctr_digits[12]
    SLICE_X8Y21.AMUX     Topaa                 0.456   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.A1       net (fanout=13)       0.605   M_myAlu_fout[3]
    SLICE_X8Y21.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.B1       net (fanout=13)       0.582   M_myAlu_fout[4]
    SLICE_X8Y21.CMUX     Topbc                 0.650   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<4>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.C1       net (fanout=11)       0.586   M_myAlu_fout[5]
    SLICE_X8Y21.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<5>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.DX       net (fanout=11)       0.967   M_myAlu_fout[6]
    SLICE_X8Y21.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[6]
    SLICE_X8Y22.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.A1       net (fanout=3)        0.605   M_myAlu_fout[7]
    SLICE_X8Y22.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<7>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.BX       net (fanout=3)        0.929   M_myAlu_fout[8]
    SLICE_X8Y22.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.C1       net (fanout=3)        0.579   M_myAlu_fout[9]
    SLICE_X8Y22.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<9>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.DX       net (fanout=3)        0.958   M_myAlu_fout[10]
    SLICE_X8Y22.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[10]
    SLICE_X8Y23.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.AX       net (fanout=4)        0.796   M_myAlu_fout[11]
    SLICE_X8Y23.BMUX     Taxb                  0.292   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.BX       net (fanout=4)        0.937   M_myAlu_fout[12]
    SLICE_X8Y23.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.CX       net (fanout=4)        0.726   M_myAlu_fout[13]
    SLICE_X8Y23.DMUX     Tcxd                  0.333   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.D1       net (fanout=3)        0.639   M_myAlu_fout[14]
    SLICE_X8Y23.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[14]
                                                       M_myAlu_fout[14]_rt
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   myAlu/add/Maddsub_out_cy[14]
    SLICE_X8Y24.AMUX     Tcina                 0.220   M_myAlu_fout[15]
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X10Y22.C6      net (fanout=3)        0.626   M_myAlu_fout[15]
    SLICE_X10Y22.C       Tilo                  0.235   M_dec_ctr_resetSignal
                                                       _n0206
    SLICE_X10Y22.D5      net (fanout=13)       0.301   _n0206
    SLICE_X10Y22.D       Tilo                  0.235   M_dec_ctr_resetSignal
                                                       Mmux_M_dec_ctr_resetSignal12
    SLICE_X12Y22.D5      net (fanout=2)        0.659   M_dec_ctr_resetSignal
    SLICE_X12Y22.D       Tilo                  0.254   M_dec_ctr_digits[4]
                                                       dec_ctr/dctr_gen_0[1].dctr/_n0026_inv1
    DSP48_X0Y5.CEB       net (fanout=5)        1.214   _n0026_inv_0
    DSP48_X0Y5.CLK       Tdspdck_CEB_B0REG     0.030   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
                                                       Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.156ns (6.993ns logic, 12.163ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  0.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Destination:          Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.156ns (Levels of Logic = 19)
  Clock Path Skew:      -0.010ns (0.321 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 to Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y22.AQ       Tcko                  0.430   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    SLICE_X8Y21.A6       net (fanout=20)       0.366   M_dec_ctr_digits[12]
    SLICE_X8Y21.AMUX     Topaa                 0.456   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.A1       net (fanout=13)       0.605   M_myAlu_fout[3]
    SLICE_X8Y21.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.B1       net (fanout=13)       0.582   M_myAlu_fout[4]
    SLICE_X8Y21.CMUX     Topbc                 0.650   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<4>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.C1       net (fanout=11)       0.586   M_myAlu_fout[5]
    SLICE_X8Y21.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<5>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.DX       net (fanout=11)       0.967   M_myAlu_fout[6]
    SLICE_X8Y21.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[6]
    SLICE_X8Y22.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.A1       net (fanout=3)        0.605   M_myAlu_fout[7]
    SLICE_X8Y22.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<7>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.BX       net (fanout=3)        0.929   M_myAlu_fout[8]
    SLICE_X8Y22.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.CX       net (fanout=3)        0.718   M_myAlu_fout[9]
    SLICE_X8Y22.DMUX     Tcxd                  0.333   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.DX       net (fanout=3)        0.958   M_myAlu_fout[10]
    SLICE_X8Y22.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[10]
    SLICE_X8Y23.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.AX       net (fanout=4)        0.796   M_myAlu_fout[11]
    SLICE_X8Y23.BMUX     Taxb                  0.292   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.BX       net (fanout=4)        0.937   M_myAlu_fout[12]
    SLICE_X8Y23.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.C1       net (fanout=4)        0.587   M_myAlu_fout[13]
    SLICE_X8Y23.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<13>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.D1       net (fanout=3)        0.639   M_myAlu_fout[14]
    SLICE_X8Y23.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[14]
                                                       M_myAlu_fout[14]_rt
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   myAlu/add/Maddsub_out_cy[14]
    SLICE_X8Y24.AMUX     Tcina                 0.220   M_myAlu_fout[15]
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X10Y22.C6      net (fanout=3)        0.626   M_myAlu_fout[15]
    SLICE_X10Y22.C       Tilo                  0.235   M_dec_ctr_resetSignal
                                                       _n0206
    SLICE_X10Y22.D5      net (fanout=13)       0.301   _n0206
    SLICE_X10Y22.D       Tilo                  0.235   M_dec_ctr_resetSignal
                                                       Mmux_M_dec_ctr_resetSignal12
    SLICE_X12Y22.D5      net (fanout=2)        0.659   M_dec_ctr_resetSignal
    SLICE_X12Y22.D       Tilo                  0.254   M_dec_ctr_digits[4]
                                                       dec_ctr/dctr_gen_0[1].dctr/_n0026_inv1
    DSP48_X0Y5.CEB       net (fanout=5)        1.214   _n0026_inv_0
    DSP48_X0Y5.CLK       Tdspdck_CEB_B0REG     0.030   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
                                                       Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.156ns (6.993ns logic, 12.163ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  0.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Destination:          Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.155ns (Levels of Logic = 19)
  Clock Path Skew:      -0.010ns (0.321 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 to Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y22.AQ       Tcko                  0.430   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    SLICE_X8Y21.A6       net (fanout=20)       0.366   M_dec_ctr_digits[12]
    SLICE_X8Y21.AMUX     Topaa                 0.456   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.A1       net (fanout=13)       0.605   M_myAlu_fout[3]
    SLICE_X8Y21.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.B1       net (fanout=13)       0.582   M_myAlu_fout[4]
    SLICE_X8Y21.CMUX     Topbc                 0.650   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<4>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.C1       net (fanout=11)       0.586   M_myAlu_fout[5]
    SLICE_X8Y21.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<5>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.DX       net (fanout=11)       0.967   M_myAlu_fout[6]
    SLICE_X8Y21.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[6]
    SLICE_X8Y22.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.AX       net (fanout=3)        0.795   M_myAlu_fout[7]
    SLICE_X8Y22.BMUX     Taxb                  0.292   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.BX       net (fanout=3)        0.929   M_myAlu_fout[8]
    SLICE_X8Y22.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.CX       net (fanout=3)        0.718   M_myAlu_fout[9]
    SLICE_X8Y22.DMUX     Tcxd                  0.333   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.DX       net (fanout=3)        0.958   M_myAlu_fout[10]
    SLICE_X8Y22.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[10]
    SLICE_X8Y23.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.A1       net (fanout=4)        0.605   M_myAlu_fout[11]
    SLICE_X8Y23.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<11>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.BX       net (fanout=4)        0.937   M_myAlu_fout[12]
    SLICE_X8Y23.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.C1       net (fanout=4)        0.587   M_myAlu_fout[13]
    SLICE_X8Y23.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<13>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.D1       net (fanout=3)        0.639   M_myAlu_fout[14]
    SLICE_X8Y23.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[14]
                                                       M_myAlu_fout[14]_rt
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   myAlu/add/Maddsub_out_cy[14]
    SLICE_X8Y24.AMUX     Tcina                 0.220   M_myAlu_fout[15]
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X10Y22.C6      net (fanout=3)        0.626   M_myAlu_fout[15]
    SLICE_X10Y22.C       Tilo                  0.235   M_dec_ctr_resetSignal
                                                       _n0206
    SLICE_X10Y22.D5      net (fanout=13)       0.301   _n0206
    SLICE_X10Y22.D       Tilo                  0.235   M_dec_ctr_resetSignal
                                                       Mmux_M_dec_ctr_resetSignal12
    SLICE_X12Y22.D5      net (fanout=2)        0.659   M_dec_ctr_resetSignal
    SLICE_X12Y22.D       Tilo                  0.254   M_dec_ctr_digits[4]
                                                       dec_ctr/dctr_gen_0[1].dctr/_n0026_inv1
    DSP48_X0Y5.CEB       net (fanout=5)        1.214   _n0026_inv_0
    DSP48_X0Y5.CLK       Tdspdck_CEB_B0REG     0.030   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
                                                       Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.155ns (6.993ns logic, 12.162ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  0.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Destination:          Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.155ns (Levels of Logic = 19)
  Clock Path Skew:      -0.010ns (0.321 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 to Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y22.AQ       Tcko                  0.430   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    SLICE_X8Y21.A6       net (fanout=20)       0.366   M_dec_ctr_digits[12]
    SLICE_X8Y21.AMUX     Topaa                 0.456   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.A1       net (fanout=13)       0.605   M_myAlu_fout[3]
    SLICE_X8Y21.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.B1       net (fanout=13)       0.582   M_myAlu_fout[4]
    SLICE_X8Y21.CMUX     Topbc                 0.650   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<4>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.CX       net (fanout=11)       0.724   M_myAlu_fout[5]
    SLICE_X8Y21.DMUX     Tcxd                  0.333   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.DX       net (fanout=11)       0.967   M_myAlu_fout[6]
    SLICE_X8Y21.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[6]
    SLICE_X8Y22.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.A1       net (fanout=3)        0.605   M_myAlu_fout[7]
    SLICE_X8Y22.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<7>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.BX       net (fanout=3)        0.929   M_myAlu_fout[8]
    SLICE_X8Y22.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.C1       net (fanout=3)        0.579   M_myAlu_fout[9]
    SLICE_X8Y22.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<9>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.DX       net (fanout=3)        0.958   M_myAlu_fout[10]
    SLICE_X8Y22.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[10]
    SLICE_X8Y23.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.AX       net (fanout=4)        0.796   M_myAlu_fout[11]
    SLICE_X8Y23.BMUX     Taxb                  0.292   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.BX       net (fanout=4)        0.937   M_myAlu_fout[12]
    SLICE_X8Y23.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.C1       net (fanout=4)        0.587   M_myAlu_fout[13]
    SLICE_X8Y23.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<13>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.D1       net (fanout=3)        0.639   M_myAlu_fout[14]
    SLICE_X8Y23.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[14]
                                                       M_myAlu_fout[14]_rt
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   myAlu/add/Maddsub_out_cy[14]
    SLICE_X8Y24.AMUX     Tcina                 0.220   M_myAlu_fout[15]
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X10Y22.C6      net (fanout=3)        0.626   M_myAlu_fout[15]
    SLICE_X10Y22.C       Tilo                  0.235   M_dec_ctr_resetSignal
                                                       _n0206
    SLICE_X10Y22.D5      net (fanout=13)       0.301   _n0206
    SLICE_X10Y22.D       Tilo                  0.235   M_dec_ctr_resetSignal
                                                       Mmux_M_dec_ctr_resetSignal12
    SLICE_X12Y22.D5      net (fanout=2)        0.659   M_dec_ctr_resetSignal
    SLICE_X12Y22.D       Tilo                  0.254   M_dec_ctr_digits[4]
                                                       dec_ctr/dctr_gen_0[1].dctr/_n0026_inv1
    DSP48_X0Y5.CEB       net (fanout=5)        1.214   _n0026_inv_0
    DSP48_X0Y5.CLK       Tdspdck_CEB_B0REG     0.030   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
                                                       Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.155ns (6.993ns logic, 12.162ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  0.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Destination:          Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.155ns (Levels of Logic = 19)
  Clock Path Skew:      -0.010ns (0.321 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 to Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y22.AQ       Tcko                  0.430   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    SLICE_X8Y21.A6       net (fanout=20)       0.366   M_dec_ctr_digits[12]
    SLICE_X8Y21.AMUX     Topaa                 0.456   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.A1       net (fanout=13)       0.605   M_myAlu_fout[3]
    SLICE_X8Y21.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.B1       net (fanout=13)       0.582   M_myAlu_fout[4]
    SLICE_X8Y21.CMUX     Topbc                 0.650   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<4>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.C1       net (fanout=11)       0.586   M_myAlu_fout[5]
    SLICE_X8Y21.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<5>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.DX       net (fanout=11)       0.967   M_myAlu_fout[6]
    SLICE_X8Y21.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[6]
    SLICE_X8Y22.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.AX       net (fanout=3)        0.795   M_myAlu_fout[7]
    SLICE_X8Y22.BMUX     Taxb                  0.292   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.BX       net (fanout=3)        0.929   M_myAlu_fout[8]
    SLICE_X8Y22.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.C1       net (fanout=3)        0.579   M_myAlu_fout[9]
    SLICE_X8Y22.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<9>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.DX       net (fanout=3)        0.958   M_myAlu_fout[10]
    SLICE_X8Y22.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[10]
    SLICE_X8Y23.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.A1       net (fanout=4)        0.605   M_myAlu_fout[11]
    SLICE_X8Y23.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<11>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.BX       net (fanout=4)        0.937   M_myAlu_fout[12]
    SLICE_X8Y23.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.CX       net (fanout=4)        0.726   M_myAlu_fout[13]
    SLICE_X8Y23.DMUX     Tcxd                  0.333   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.D1       net (fanout=3)        0.639   M_myAlu_fout[14]
    SLICE_X8Y23.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[14]
                                                       M_myAlu_fout[14]_rt
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   myAlu/add/Maddsub_out_cy[14]
    SLICE_X8Y24.AMUX     Tcina                 0.220   M_myAlu_fout[15]
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X10Y22.C6      net (fanout=3)        0.626   M_myAlu_fout[15]
    SLICE_X10Y22.C       Tilo                  0.235   M_dec_ctr_resetSignal
                                                       _n0206
    SLICE_X10Y22.D5      net (fanout=13)       0.301   _n0206
    SLICE_X10Y22.D       Tilo                  0.235   M_dec_ctr_resetSignal
                                                       Mmux_M_dec_ctr_resetSignal12
    SLICE_X12Y22.D5      net (fanout=2)        0.659   M_dec_ctr_resetSignal
    SLICE_X12Y22.D       Tilo                  0.254   M_dec_ctr_digits[4]
                                                       dec_ctr/dctr_gen_0[1].dctr/_n0026_inv1
    DSP48_X0Y5.CEB       net (fanout=5)        1.214   _n0026_inv_0
    DSP48_X0Y5.CLK       Tdspdck_CEB_B0REG     0.030   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
                                                       Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.155ns (6.993ns logic, 12.162ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  0.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Destination:          Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.154ns (Levels of Logic = 19)
  Clock Path Skew:      -0.010ns (0.321 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 to Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y22.AQ       Tcko                  0.430   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    SLICE_X8Y21.A6       net (fanout=20)       0.366   M_dec_ctr_digits[12]
    SLICE_X8Y21.AMUX     Topaa                 0.456   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.A1       net (fanout=13)       0.605   M_myAlu_fout[3]
    SLICE_X8Y21.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.BX       net (fanout=13)       0.823   M_myAlu_fout[4]
    SLICE_X8Y21.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.C1       net (fanout=11)       0.586   M_myAlu_fout[5]
    SLICE_X8Y21.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<5>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.DX       net (fanout=11)       0.967   M_myAlu_fout[6]
    SLICE_X8Y21.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[6]
    SLICE_X8Y22.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.A1       net (fanout=3)        0.605   M_myAlu_fout[7]
    SLICE_X8Y22.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<7>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.BX       net (fanout=3)        0.929   M_myAlu_fout[8]
    SLICE_X8Y22.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.C1       net (fanout=3)        0.579   M_myAlu_fout[9]
    SLICE_X8Y22.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<9>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.DX       net (fanout=3)        0.958   M_myAlu_fout[10]
    SLICE_X8Y22.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[10]
    SLICE_X8Y23.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.A1       net (fanout=4)        0.605   M_myAlu_fout[11]
    SLICE_X8Y23.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<11>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.B1       net (fanout=4)        0.581   M_myAlu_fout[12]
    SLICE_X8Y23.CMUX     Topbc                 0.650   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<12>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.C1       net (fanout=4)        0.587   M_myAlu_fout[13]
    SLICE_X8Y23.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<13>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.D1       net (fanout=3)        0.639   M_myAlu_fout[14]
    SLICE_X8Y23.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[14]
                                                       M_myAlu_fout[14]_rt
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   myAlu/add/Maddsub_out_cy[14]
    SLICE_X8Y24.AMUX     Tcina                 0.220   M_myAlu_fout[15]
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X10Y22.C6      net (fanout=3)        0.626   M_myAlu_fout[15]
    SLICE_X10Y22.C       Tilo                  0.235   M_dec_ctr_resetSignal
                                                       _n0206
    SLICE_X10Y22.D5      net (fanout=13)       0.301   _n0206
    SLICE_X10Y22.D       Tilo                  0.235   M_dec_ctr_resetSignal
                                                       Mmux_M_dec_ctr_resetSignal12
    SLICE_X12Y22.D5      net (fanout=2)        0.659   M_dec_ctr_resetSignal
    SLICE_X12Y22.D       Tilo                  0.254   M_dec_ctr_digits[4]
                                                       dec_ctr/dctr_gen_0[1].dctr/_n0026_inv1
    DSP48_X0Y5.CEB       net (fanout=5)        1.214   _n0026_inv_0
    DSP48_X0Y5.CLK       Tdspdck_CEB_B0REG     0.030   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
                                                       Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.154ns (7.436ns logic, 11.718ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack:                  0.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Destination:          Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.154ns (Levels of Logic = 19)
  Clock Path Skew:      -0.010ns (0.321 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 to Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y22.AQ       Tcko                  0.430   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    SLICE_X8Y21.A6       net (fanout=20)       0.366   M_dec_ctr_digits[12]
    SLICE_X8Y21.AMUX     Topaa                 0.456   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.A1       net (fanout=13)       0.605   M_myAlu_fout[3]
    SLICE_X8Y21.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.BX       net (fanout=13)       0.823   M_myAlu_fout[4]
    SLICE_X8Y21.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.C1       net (fanout=11)       0.586   M_myAlu_fout[5]
    SLICE_X8Y21.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<5>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.DX       net (fanout=11)       0.967   M_myAlu_fout[6]
    SLICE_X8Y21.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[6]
    SLICE_X8Y22.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.A1       net (fanout=3)        0.605   M_myAlu_fout[7]
    SLICE_X8Y22.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<7>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.B1       net (fanout=3)        0.573   M_myAlu_fout[8]
    SLICE_X8Y22.CMUX     Topbc                 0.650   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<8>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.C1       net (fanout=3)        0.579   M_myAlu_fout[9]
    SLICE_X8Y22.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<9>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.DX       net (fanout=3)        0.958   M_myAlu_fout[10]
    SLICE_X8Y22.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[10]
    SLICE_X8Y23.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.A1       net (fanout=4)        0.605   M_myAlu_fout[11]
    SLICE_X8Y23.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<11>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.BX       net (fanout=4)        0.937   M_myAlu_fout[12]
    SLICE_X8Y23.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.C1       net (fanout=4)        0.587   M_myAlu_fout[13]
    SLICE_X8Y23.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<13>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.D1       net (fanout=3)        0.639   M_myAlu_fout[14]
    SLICE_X8Y23.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[14]
                                                       M_myAlu_fout[14]_rt
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   myAlu/add/Maddsub_out_cy[14]
    SLICE_X8Y24.AMUX     Tcina                 0.220   M_myAlu_fout[15]
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X10Y22.C6      net (fanout=3)        0.626   M_myAlu_fout[15]
    SLICE_X10Y22.C       Tilo                  0.235   M_dec_ctr_resetSignal
                                                       _n0206
    SLICE_X10Y22.D5      net (fanout=13)       0.301   _n0206
    SLICE_X10Y22.D       Tilo                  0.235   M_dec_ctr_resetSignal
                                                       Mmux_M_dec_ctr_resetSignal12
    SLICE_X12Y22.D5      net (fanout=2)        0.659   M_dec_ctr_resetSignal
    SLICE_X12Y22.D       Tilo                  0.254   M_dec_ctr_digits[4]
                                                       dec_ctr/dctr_gen_0[1].dctr/_n0026_inv1
    DSP48_X0Y5.CEB       net (fanout=5)        1.214   _n0026_inv_0
    DSP48_X0Y5.CLK       Tdspdck_CEB_B0REG     0.030   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
                                                       Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.154ns (7.436ns logic, 11.718ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack:                  0.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Destination:          Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.154ns (Levels of Logic = 19)
  Clock Path Skew:      -0.010ns (0.321 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 to Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y22.AQ       Tcko                  0.430   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    SLICE_X8Y21.A6       net (fanout=20)       0.366   M_dec_ctr_digits[12]
    SLICE_X8Y21.AMUX     Topaa                 0.456   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.A1       net (fanout=13)       0.605   M_myAlu_fout[3]
    SLICE_X8Y21.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.B1       net (fanout=13)       0.582   M_myAlu_fout[4]
    SLICE_X8Y21.CMUX     Topbc                 0.650   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<4>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.CX       net (fanout=11)       0.724   M_myAlu_fout[5]
    SLICE_X8Y21.DMUX     Tcxd                  0.333   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.DX       net (fanout=11)       0.967   M_myAlu_fout[6]
    SLICE_X8Y21.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[6]
    SLICE_X8Y22.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.AX       net (fanout=3)        0.795   M_myAlu_fout[7]
    SLICE_X8Y22.BMUX     Taxb                  0.292   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.BX       net (fanout=3)        0.929   M_myAlu_fout[8]
    SLICE_X8Y22.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.C1       net (fanout=3)        0.579   M_myAlu_fout[9]
    SLICE_X8Y22.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<9>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.DX       net (fanout=3)        0.958   M_myAlu_fout[10]
    SLICE_X8Y22.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[10]
    SLICE_X8Y23.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.A1       net (fanout=4)        0.605   M_myAlu_fout[11]
    SLICE_X8Y23.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<11>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.BX       net (fanout=4)        0.937   M_myAlu_fout[12]
    SLICE_X8Y23.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.C1       net (fanout=4)        0.587   M_myAlu_fout[13]
    SLICE_X8Y23.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<13>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.D1       net (fanout=3)        0.639   M_myAlu_fout[14]
    SLICE_X8Y23.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[14]
                                                       M_myAlu_fout[14]_rt
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   myAlu/add/Maddsub_out_cy[14]
    SLICE_X8Y24.AMUX     Tcina                 0.220   M_myAlu_fout[15]
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X10Y22.C6      net (fanout=3)        0.626   M_myAlu_fout[15]
    SLICE_X10Y22.C       Tilo                  0.235   M_dec_ctr_resetSignal
                                                       _n0206
    SLICE_X10Y22.D5      net (fanout=13)       0.301   _n0206
    SLICE_X10Y22.D       Tilo                  0.235   M_dec_ctr_resetSignal
                                                       Mmux_M_dec_ctr_resetSignal12
    SLICE_X12Y22.D5      net (fanout=2)        0.659   M_dec_ctr_resetSignal
    SLICE_X12Y22.D       Tilo                  0.254   M_dec_ctr_digits[4]
                                                       dec_ctr/dctr_gen_0[1].dctr/_n0026_inv1
    DSP48_X0Y5.CEB       net (fanout=5)        1.214   _n0026_inv_0
    DSP48_X0Y5.CLK       Tdspdck_CEB_B0REG     0.030   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
                                                       Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.154ns (6.993ns logic, 12.161ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  0.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Destination:          Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.153ns (Levels of Logic = 19)
  Clock Path Skew:      -0.010ns (0.321 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 to Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y22.AQ       Tcko                  0.430   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    SLICE_X8Y21.A6       net (fanout=20)       0.366   M_dec_ctr_digits[12]
    SLICE_X8Y21.AMUX     Topaa                 0.456   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.A1       net (fanout=13)       0.605   M_myAlu_fout[3]
    SLICE_X8Y21.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.B1       net (fanout=13)       0.582   M_myAlu_fout[4]
    SLICE_X8Y21.CMUX     Topbc                 0.650   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<4>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.C1       net (fanout=11)       0.586   M_myAlu_fout[5]
    SLICE_X8Y21.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<5>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.DX       net (fanout=11)       0.967   M_myAlu_fout[6]
    SLICE_X8Y21.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[6]
    SLICE_X8Y22.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.A1       net (fanout=3)        0.605   M_myAlu_fout[7]
    SLICE_X8Y22.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<7>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.BX       net (fanout=3)        0.929   M_myAlu_fout[8]
    SLICE_X8Y22.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.C1       net (fanout=3)        0.579   M_myAlu_fout[9]
    SLICE_X8Y22.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<9>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.D1       net (fanout=3)        0.639   M_myAlu_fout[10]
    SLICE_X8Y22.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<10>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[10]
    SLICE_X8Y23.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.A1       net (fanout=4)        0.605   M_myAlu_fout[11]
    SLICE_X8Y23.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<11>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.BX       net (fanout=4)        0.937   M_myAlu_fout[12]
    SLICE_X8Y23.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.C1       net (fanout=4)        0.587   M_myAlu_fout[13]
    SLICE_X8Y23.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<13>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.D1       net (fanout=3)        0.639   M_myAlu_fout[14]
    SLICE_X8Y23.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[14]
                                                       M_myAlu_fout[14]_rt
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   myAlu/add/Maddsub_out_cy[14]
    SLICE_X8Y24.AMUX     Tcina                 0.220   M_myAlu_fout[15]
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X10Y22.C6      net (fanout=3)        0.626   M_myAlu_fout[15]
    SLICE_X10Y22.C       Tilo                  0.235   M_dec_ctr_resetSignal
                                                       _n0206
    SLICE_X10Y22.D5      net (fanout=13)       0.301   _n0206
    SLICE_X10Y22.D       Tilo                  0.235   M_dec_ctr_resetSignal
                                                       Mmux_M_dec_ctr_resetSignal12
    SLICE_X12Y22.D5      net (fanout=2)        0.659   M_dec_ctr_resetSignal
    SLICE_X12Y22.D       Tilo                  0.254   M_dec_ctr_digits[4]
                                                       dec_ctr/dctr_gen_0[1].dctr/_n0026_inv1
    DSP48_X0Y5.CEB       net (fanout=5)        1.214   _n0026_inv_0
    DSP48_X0Y5.CLK       Tdspdck_CEB_B0REG     0.030   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
                                                       Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.153ns (7.639ns logic, 11.514ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack:                  0.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Destination:          Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.152ns (Levels of Logic = 19)
  Clock Path Skew:      -0.010ns (0.321 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 to Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y22.AQ       Tcko                  0.430   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    SLICE_X8Y21.A6       net (fanout=20)       0.366   M_dec_ctr_digits[12]
    SLICE_X8Y21.AMUX     Topaa                 0.456   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.A1       net (fanout=13)       0.605   M_myAlu_fout[3]
    SLICE_X8Y21.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.B1       net (fanout=13)       0.582   M_myAlu_fout[4]
    SLICE_X8Y21.CMUX     Topbc                 0.650   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<4>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.C1       net (fanout=11)       0.586   M_myAlu_fout[5]
    SLICE_X8Y21.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<5>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.D1       net (fanout=11)       0.647   M_myAlu_fout[6]
    SLICE_X8Y21.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<6>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[6]
    SLICE_X8Y22.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.A1       net (fanout=3)        0.605   M_myAlu_fout[7]
    SLICE_X8Y22.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<7>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.BX       net (fanout=3)        0.929   M_myAlu_fout[8]
    SLICE_X8Y22.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.C1       net (fanout=3)        0.579   M_myAlu_fout[9]
    SLICE_X8Y22.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<9>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.DX       net (fanout=3)        0.958   M_myAlu_fout[10]
    SLICE_X8Y22.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[10]
    SLICE_X8Y23.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.A1       net (fanout=4)        0.605   M_myAlu_fout[11]
    SLICE_X8Y23.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<11>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.BX       net (fanout=4)        0.937   M_myAlu_fout[12]
    SLICE_X8Y23.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.C1       net (fanout=4)        0.587   M_myAlu_fout[13]
    SLICE_X8Y23.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<13>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.D1       net (fanout=3)        0.639   M_myAlu_fout[14]
    SLICE_X8Y23.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[14]
                                                       M_myAlu_fout[14]_rt
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   myAlu/add/Maddsub_out_cy[14]
    SLICE_X8Y24.AMUX     Tcina                 0.220   M_myAlu_fout[15]
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X10Y22.C6      net (fanout=3)        0.626   M_myAlu_fout[15]
    SLICE_X10Y22.C       Tilo                  0.235   M_dec_ctr_resetSignal
                                                       _n0206
    SLICE_X10Y22.D5      net (fanout=13)       0.301   _n0206
    SLICE_X10Y22.D       Tilo                  0.235   M_dec_ctr_resetSignal
                                                       Mmux_M_dec_ctr_resetSignal12
    SLICE_X12Y22.D5      net (fanout=2)        0.659   M_dec_ctr_resetSignal
    SLICE_X12Y22.D       Tilo                  0.254   M_dec_ctr_digits[4]
                                                       dec_ctr/dctr_gen_0[1].dctr/_n0026_inv1
    DSP48_X0Y5.CEB       net (fanout=5)        1.214   _n0026_inv_0
    DSP48_X0Y5.CLK       Tdspdck_CEB_B0REG     0.030   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
                                                       Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.152ns (7.639ns logic, 11.513ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack:                  0.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Destination:          Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.144ns (Levels of Logic = 19)
  Clock Path Skew:      -0.010ns (0.321 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 to Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y22.AQ       Tcko                  0.430   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    SLICE_X8Y21.A6       net (fanout=20)       0.366   M_dec_ctr_digits[12]
    SLICE_X8Y21.AMUX     Topaa                 0.456   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.AX       net (fanout=13)       0.720   M_myAlu_fout[3]
    SLICE_X8Y21.BMUX     Taxb                  0.292   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.B1       net (fanout=13)       0.582   M_myAlu_fout[4]
    SLICE_X8Y21.CMUX     Topbc                 0.650   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<4>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.C1       net (fanout=11)       0.586   M_myAlu_fout[5]
    SLICE_X8Y21.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<5>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.DX       net (fanout=11)       0.967   M_myAlu_fout[6]
    SLICE_X8Y21.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[6]
    SLICE_X8Y22.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.A1       net (fanout=3)        0.605   M_myAlu_fout[7]
    SLICE_X8Y22.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<7>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.BX       net (fanout=3)        0.929   M_myAlu_fout[8]
    SLICE_X8Y22.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.C1       net (fanout=3)        0.579   M_myAlu_fout[9]
    SLICE_X8Y22.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<9>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.DX       net (fanout=3)        0.958   M_myAlu_fout[10]
    SLICE_X8Y22.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[10]
    SLICE_X8Y23.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.A1       net (fanout=4)        0.605   M_myAlu_fout[11]
    SLICE_X8Y23.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<11>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.BX       net (fanout=4)        0.937   M_myAlu_fout[12]
    SLICE_X8Y23.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.C1       net (fanout=4)        0.587   M_myAlu_fout[13]
    SLICE_X8Y23.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<13>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.D1       net (fanout=3)        0.639   M_myAlu_fout[14]
    SLICE_X8Y23.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[14]
                                                       M_myAlu_fout[14]_rt
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   myAlu/add/Maddsub_out_cy[14]
    SLICE_X8Y24.AMUX     Tcina                 0.220   M_myAlu_fout[15]
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X10Y22.C6      net (fanout=3)        0.626   M_myAlu_fout[15]
    SLICE_X10Y22.C       Tilo                  0.235   M_dec_ctr_resetSignal
                                                       _n0206
    SLICE_X10Y22.D5      net (fanout=13)       0.301   _n0206
    SLICE_X10Y22.D       Tilo                  0.235   M_dec_ctr_resetSignal
                                                       Mmux_M_dec_ctr_resetSignal12
    SLICE_X12Y22.D5      net (fanout=2)        0.659   M_dec_ctr_resetSignal
    SLICE_X12Y22.D       Tilo                  0.254   M_dec_ctr_digits[4]
                                                       dec_ctr/dctr_gen_0[1].dctr/_n0026_inv1
    DSP48_X0Y5.CEB       net (fanout=5)        1.214   _n0026_inv_0
    DSP48_X0Y5.CLK       Tdspdck_CEB_B0REG     0.030   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
                                                       Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.144ns (7.196ns logic, 11.948ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack:                  0.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Destination:          Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.141ns (Levels of Logic = 19)
  Clock Path Skew:      -0.010ns (0.321 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 to Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y22.AQ       Tcko                  0.430   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    SLICE_X8Y21.A6       net (fanout=20)       0.366   M_dec_ctr_digits[12]
    SLICE_X8Y21.AMUX     Topaa                 0.456   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.A1       net (fanout=13)       0.605   M_myAlu_fout[3]
    SLICE_X8Y21.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.B1       net (fanout=13)       0.582   M_myAlu_fout[4]
    SLICE_X8Y21.CMUX     Topbc                 0.650   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<4>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.C1       net (fanout=11)       0.586   M_myAlu_fout[5]
    SLICE_X8Y21.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<5>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.DX       net (fanout=11)       0.967   M_myAlu_fout[6]
    SLICE_X8Y21.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[6]
    SLICE_X8Y22.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.A1       net (fanout=3)        0.605   M_myAlu_fout[7]
    SLICE_X8Y22.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<7>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.BX       net (fanout=3)        0.929   M_myAlu_fout[8]
    SLICE_X8Y22.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.CX       net (fanout=3)        0.718   M_myAlu_fout[9]
    SLICE_X8Y22.DMUX     Tcxd                  0.333   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.DX       net (fanout=3)        0.958   M_myAlu_fout[10]
    SLICE_X8Y22.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[10]
    SLICE_X8Y23.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.A1       net (fanout=4)        0.605   M_myAlu_fout[11]
    SLICE_X8Y23.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<11>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.BX       net (fanout=4)        0.937   M_myAlu_fout[12]
    SLICE_X8Y23.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.CX       net (fanout=4)        0.726   M_myAlu_fout[13]
    SLICE_X8Y23.DMUX     Tcxd                  0.333   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.D1       net (fanout=3)        0.639   M_myAlu_fout[14]
    SLICE_X8Y23.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[14]
                                                       M_myAlu_fout[14]_rt
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   myAlu/add/Maddsub_out_cy[14]
    SLICE_X8Y24.AMUX     Tcina                 0.220   M_myAlu_fout[15]
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X10Y22.C6      net (fanout=3)        0.626   M_myAlu_fout[15]
    SLICE_X10Y22.C       Tilo                  0.235   M_dec_ctr_resetSignal
                                                       _n0206
    SLICE_X10Y22.D5      net (fanout=13)       0.301   _n0206
    SLICE_X10Y22.D       Tilo                  0.235   M_dec_ctr_resetSignal
                                                       Mmux_M_dec_ctr_resetSignal12
    SLICE_X12Y22.D5      net (fanout=2)        0.659   M_dec_ctr_resetSignal
    SLICE_X12Y22.D       Tilo                  0.254   M_dec_ctr_digits[4]
                                                       dec_ctr/dctr_gen_0[1].dctr/_n0026_inv1
    DSP48_X0Y5.CEB       net (fanout=5)        1.214   _n0026_inv_0
    DSP48_X0Y5.CLK       Tdspdck_CEB_B0REG     0.030   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
                                                       Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.141ns (7.030ns logic, 12.111ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack:                  0.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Destination:          Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.140ns (Levels of Logic = 19)
  Clock Path Skew:      -0.010ns (0.321 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 to Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y22.AQ       Tcko                  0.430   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    SLICE_X8Y21.A6       net (fanout=20)       0.366   M_dec_ctr_digits[12]
    SLICE_X8Y21.AMUX     Topaa                 0.456   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.A1       net (fanout=13)       0.605   M_myAlu_fout[3]
    SLICE_X8Y21.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.B1       net (fanout=13)       0.582   M_myAlu_fout[4]
    SLICE_X8Y21.CMUX     Topbc                 0.650   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<4>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.CX       net (fanout=11)       0.724   M_myAlu_fout[5]
    SLICE_X8Y21.DMUX     Tcxd                  0.333   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.DX       net (fanout=11)       0.967   M_myAlu_fout[6]
    SLICE_X8Y21.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[6]
    SLICE_X8Y22.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.A1       net (fanout=3)        0.605   M_myAlu_fout[7]
    SLICE_X8Y22.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<7>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.BX       net (fanout=3)        0.929   M_myAlu_fout[8]
    SLICE_X8Y22.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.C1       net (fanout=3)        0.579   M_myAlu_fout[9]
    SLICE_X8Y22.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<9>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.DX       net (fanout=3)        0.958   M_myAlu_fout[10]
    SLICE_X8Y22.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[10]
    SLICE_X8Y23.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.A1       net (fanout=4)        0.605   M_myAlu_fout[11]
    SLICE_X8Y23.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<11>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.BX       net (fanout=4)        0.937   M_myAlu_fout[12]
    SLICE_X8Y23.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.CX       net (fanout=4)        0.726   M_myAlu_fout[13]
    SLICE_X8Y23.DMUX     Tcxd                  0.333   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.D1       net (fanout=3)        0.639   M_myAlu_fout[14]
    SLICE_X8Y23.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[14]
                                                       M_myAlu_fout[14]_rt
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   myAlu/add/Maddsub_out_cy[14]
    SLICE_X8Y24.AMUX     Tcina                 0.220   M_myAlu_fout[15]
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X10Y22.C6      net (fanout=3)        0.626   M_myAlu_fout[15]
    SLICE_X10Y22.C       Tilo                  0.235   M_dec_ctr_resetSignal
                                                       _n0206
    SLICE_X10Y22.D5      net (fanout=13)       0.301   _n0206
    SLICE_X10Y22.D       Tilo                  0.235   M_dec_ctr_resetSignal
                                                       Mmux_M_dec_ctr_resetSignal12
    SLICE_X12Y22.D5      net (fanout=2)        0.659   M_dec_ctr_resetSignal
    SLICE_X12Y22.D       Tilo                  0.254   M_dec_ctr_digits[4]
                                                       dec_ctr/dctr_gen_0[1].dctr/_n0026_inv1
    DSP48_X0Y5.CEB       net (fanout=5)        1.214   _n0026_inv_0
    DSP48_X0Y5.CLK       Tdspdck_CEB_B0REG     0.030   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
                                                       Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.140ns (7.030ns logic, 12.110ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack:                  0.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Destination:          Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.140ns (Levels of Logic = 19)
  Clock Path Skew:      -0.010ns (0.321 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 to Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y22.AQ       Tcko                  0.430   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    SLICE_X8Y21.A6       net (fanout=20)       0.366   M_dec_ctr_digits[12]
    SLICE_X8Y21.AMUX     Topaa                 0.456   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.A1       net (fanout=13)       0.605   M_myAlu_fout[3]
    SLICE_X8Y21.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.B1       net (fanout=13)       0.582   M_myAlu_fout[4]
    SLICE_X8Y21.CMUX     Topbc                 0.650   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<4>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.CX       net (fanout=11)       0.724   M_myAlu_fout[5]
    SLICE_X8Y21.DMUX     Tcxd                  0.333   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.DX       net (fanout=11)       0.967   M_myAlu_fout[6]
    SLICE_X8Y21.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[6]
    SLICE_X8Y22.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.A1       net (fanout=3)        0.605   M_myAlu_fout[7]
    SLICE_X8Y22.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<7>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.BX       net (fanout=3)        0.929   M_myAlu_fout[8]
    SLICE_X8Y22.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.CX       net (fanout=3)        0.718   M_myAlu_fout[9]
    SLICE_X8Y22.DMUX     Tcxd                  0.333   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.DX       net (fanout=3)        0.958   M_myAlu_fout[10]
    SLICE_X8Y22.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[10]
    SLICE_X8Y23.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.A1       net (fanout=4)        0.605   M_myAlu_fout[11]
    SLICE_X8Y23.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<11>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.BX       net (fanout=4)        0.937   M_myAlu_fout[12]
    SLICE_X8Y23.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.C1       net (fanout=4)        0.587   M_myAlu_fout[13]
    SLICE_X8Y23.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<13>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.D1       net (fanout=3)        0.639   M_myAlu_fout[14]
    SLICE_X8Y23.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[14]
                                                       M_myAlu_fout[14]_rt
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   myAlu/add/Maddsub_out_cy[14]
    SLICE_X8Y24.AMUX     Tcina                 0.220   M_myAlu_fout[15]
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X10Y22.C6      net (fanout=3)        0.626   M_myAlu_fout[15]
    SLICE_X10Y22.C       Tilo                  0.235   M_dec_ctr_resetSignal
                                                       _n0206
    SLICE_X10Y22.D5      net (fanout=13)       0.301   _n0206
    SLICE_X10Y22.D       Tilo                  0.235   M_dec_ctr_resetSignal
                                                       Mmux_M_dec_ctr_resetSignal12
    SLICE_X12Y22.D5      net (fanout=2)        0.659   M_dec_ctr_resetSignal
    SLICE_X12Y22.D       Tilo                  0.254   M_dec_ctr_digits[4]
                                                       dec_ctr/dctr_gen_0[1].dctr/_n0026_inv1
    DSP48_X0Y5.CEB       net (fanout=5)        1.214   _n0026_inv_0
    DSP48_X0Y5.CLK       Tdspdck_CEB_B0REG     0.030   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
                                                       Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.140ns (7.030ns logic, 12.110ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack:                  0.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 (FF)
  Destination:          Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT (DSP)
  Requirement:          20.000ns
  Data Path Delay:      19.138ns (Levels of Logic = 19)
  Clock Path Skew:      -0.010ns (0.321 - 0.331)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dec_ctr/dctr_gen_0[3].dctr/M_val_q_0 to Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y22.AQ       Tcko                  0.430   M_dec_ctr_digits[14]
                                                       dec_ctr/dctr_gen_0[3].dctr/M_val_q_0
    SLICE_X8Y21.A6       net (fanout=20)       0.366   M_dec_ctr_digits[12]
    SLICE_X8Y21.AMUX     Topaa                 0.456   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.A1       net (fanout=13)       0.605   M_myAlu_fout[3]
    SLICE_X8Y21.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<3>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.B1       net (fanout=13)       0.582   M_myAlu_fout[4]
    SLICE_X8Y21.CMUX     Topbc                 0.650   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<4>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.C1       net (fanout=11)       0.586   M_myAlu_fout[5]
    SLICE_X8Y21.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_lut<5>
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y21.DX       net (fanout=11)       0.967   M_myAlu_fout[6]
    SLICE_X8Y21.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[6]
                                                       myAlu/add/Maddsub_out_cy<6>
    SLICE_X8Y22.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[6]
    SLICE_X8Y22.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.A1       net (fanout=3)        0.605   M_myAlu_fout[7]
    SLICE_X8Y22.BMUX     Topab                 0.532   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<7>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.B1       net (fanout=3)        0.573   M_myAlu_fout[8]
    SLICE_X8Y22.CMUX     Topbc                 0.650   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<8>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.C1       net (fanout=3)        0.579   M_myAlu_fout[9]
    SLICE_X8Y22.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_lut<9>
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y22.DX       net (fanout=3)        0.958   M_myAlu_fout[10]
    SLICE_X8Y22.COUT     Tdxcy                 0.109   myAlu/add/Maddsub_out_cy[10]
                                                       myAlu/add/Maddsub_out_cy<10>
    SLICE_X8Y23.CIN      net (fanout=1)        0.003   myAlu/add/Maddsub_out_cy[10]
    SLICE_X8Y23.AMUX     Tcina                 0.220   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.AX       net (fanout=4)        0.796   M_myAlu_fout[11]
    SLICE_X8Y23.BMUX     Taxb                  0.292   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.BX       net (fanout=4)        0.937   M_myAlu_fout[12]
    SLICE_X8Y23.CMUX     Taxc                  0.376   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.C1       net (fanout=4)        0.587   M_myAlu_fout[13]
    SLICE_X8Y23.DMUX     Topcd                 0.536   myAlu/add/Maddsub_out_cy[14]
                                                       myAlu/add/Maddsub_out_lut<13>
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y23.D1       net (fanout=3)        0.639   M_myAlu_fout[14]
    SLICE_X8Y23.COUT     Topcyd                0.312   myAlu/add/Maddsub_out_cy[14]
                                                       M_myAlu_fout[14]_rt
                                                       myAlu/add/Maddsub_out_cy<14>
    SLICE_X8Y24.CIN      net (fanout=1)        0.082   myAlu/add/Maddsub_out_cy[14]
    SLICE_X8Y24.AMUX     Tcina                 0.220   M_myAlu_fout[15]
                                                       myAlu/add/Maddsub_out_xor<15>
    SLICE_X10Y22.C6      net (fanout=3)        0.626   M_myAlu_fout[15]
    SLICE_X10Y22.C       Tilo                  0.235   M_dec_ctr_resetSignal
                                                       _n0206
    SLICE_X10Y22.D5      net (fanout=13)       0.301   _n0206
    SLICE_X10Y22.D       Tilo                  0.235   M_dec_ctr_resetSignal
                                                       Mmux_M_dec_ctr_resetSignal12
    SLICE_X12Y22.D5      net (fanout=2)        0.659   M_dec_ctr_resetSignal
    SLICE_X12Y22.D       Tilo                  0.254   M_dec_ctr_digits[4]
                                                       dec_ctr/dctr_gen_0[1].dctr/_n0026_inv1
    DSP48_X0Y5.CEB       net (fanout=5)        1.214   _n0026_inv_0
    DSP48_X0Y5.CLK       Tdspdck_CEB_B0REG     0.030   Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
                                                       Maddsub_M_dec_ctr_digits[7]_PWR_1_o_MuLt_10_OUT
    -------------------------------------------------  ---------------------------
    Total                                     19.138ns (7.470ns logic, 11.668ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: M_button_state_q/CLK0
  Logical resource: M_button_state_q/CLK0
  Location pin: ILOGIC_X6Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: M_button_state_q/SR
  Logical resource: M_button_state_q/SR
  Location pin: ILOGIC_X6Y1.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X12Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X12Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X12Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X12Y2.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X12Y3.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X12Y3.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X12Y3.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X12Y3.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X12Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X12Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: seg/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X12Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X12Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: seg/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X12Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: seg/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X12Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: seg/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X12Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: seg/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X12Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X12Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_seven_check_q[0]/CLK
  Logical resource: M_seven_check_q_0/CK
  Location pin: SLICE_X8Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_redcount_q/CLK
  Logical resource: M_redcount_q/CK
  Location pin: SLICE_X8Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_doilose_q/CLK
  Logical resource: M_doilose_q/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_dec_ctr_digits[5]/CLK
  Logical resource: dec_ctr/dctr_gen_0[0].dctr/M_val_q_0/CK
  Location pin: SLICE_X12Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_dec_ctr_digits[5]/CLK
  Logical resource: dec_ctr/dctr_gen_0[1].dctr/M_val_q_1/CK
  Location pin: SLICE_X12Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_dec_ctr_digits[4]/CLK
  Logical resource: dec_ctr/dctr_gen_0[1].dctr/M_val_q_2/CK
  Location pin: SLICE_X12Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_dec_ctr_digits[4]/CLK
  Logical resource: dec_ctr/dctr_gen_0[1].dctr/M_val_q_0/CK
  Location pin: SLICE_X12Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_dec_ctr_digits[8]/CLK
  Logical resource: dec_ctr/dctr_gen_0[2].dctr/M_val_q_0/CK
  Location pin: SLICE_X12Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[19]/CLK
  Logical resource: ctr/M_ctr_q_16/CK
  Location pin: SLICE_X14Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[19]/CLK
  Logical resource: ctr/M_ctr_q_18/CK
  Location pin: SLICE_X14Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.314|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 50005686 paths, 0 nets, and 616 connections

Design statistics:
   Minimum period:  19.314ns{1}   (Maximum frequency:  51.776MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Dec 06 13:54:19 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 171 MB



