# section 1: Layout implementation for RO and ADC by using OpenFASoC

The outputs of OpenFASoC for RO and ADC are as follow:<br>

Fig.1 shows verilog code generated by OpenFASoC.
<p align="center">
 <img src="https://user-images.githubusercontent.com/38715276/225945744-8e7744b9-4d88-44ef-9561-9d93088903a1.PNG"  style="width:50%"/>
    <br>
    <em>Fig.1. verilog code generation.</em>
</p>

Fig.2 shows results after synthesis.
<p align="center">
 <img src="https://user-images.githubusercontent.com/38715276/225946470-cc9de8db-246c-4745-8e6b-7e5f50ba5240.PNG"  style="width:50%"/>
    <br>
    <em>Fig.2. the result of synthesis.</em>
</p>

i face an error in fllorplan step.
