INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yonn/vivado_project/20240528_DedicatedProcess/20240528_DedicatedProcess.srcs/sources_1/new/DedicatedProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DedicatedProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yonn/vivado_project/20240528_DedicatedProcess/20240528_DedicatedProcess.srcs/sources_1/new/controlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yonn/vivado_project/20240528_DedicatedProcess/20240528_DedicatedProcess.srcs/sources_1/new/dataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataPath
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module outBuff
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yonn/vivado_project/20240528_DedicatedProcess/20240528_DedicatedProcess.srcs/sim_1/new/tb_DedicatedProcessor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DedicatedProcessor
