{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1380726918012 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1380726918014 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 02 17:15:17 2013 " "Processing started: Wed Oct 02 17:15:17 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1380726918014 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1380726918014 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Exercise2 -c Exercise2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Exercise2 -c Exercise2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1380726918014 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1380726919092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exercise2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exercise2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Exercise2-structural " "Found design unit 1: Exercise2-structural" {  } { { "Exercise2.vhd" "" { Text "C:/Users/Skeen/Dropbox/DSD/FourBitAdder/Exercise2/Exercise2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1380726920795 ""} { "Info" "ISGN_ENTITY_NAME" "1 Exercise2 " "Found entity 1: Exercise2" {  } { { "Exercise2.vhd" "" { Text "C:/Users/Skeen/Dropbox/DSD/FourBitAdder/Exercise2/Exercise2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380726920795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380726920795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MagicFullAdder-Behavior " "Found design unit 1: MagicFullAdder-Behavior" {  } { { "FullAdder.vhd" "" { Text "C:/Users/Skeen/Dropbox/DSD/FourBitAdder/Exercise2/FullAdder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1380726920802 ""} { "Info" "ISGN_ENTITY_NAME" "1 MagicFullAdder " "Found entity 1: MagicFullAdder" {  } { { "FullAdder.vhd" "" { Text "C:/Users/Skeen/Dropbox/DSD/FourBitAdder/Exercise2/FullAdder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1380726920802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1380726920802 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Exercise2 " "Elaborating entity \"Exercise2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1380726920895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MagicFullAdder MagicFullAdder:u1 " "Elaborating entity \"MagicFullAdder\" for hierarchy \"MagicFullAdder:u1\"" {  } { { "Exercise2.vhd" "u1" { Text "C:/Users/Skeen/Dropbox/DSD/FourBitAdder/Exercise2/Exercise2.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1380726920900 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1380726922383 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1380726922383 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24 " "Implemented 24 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1380726922437 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1380726922437 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1380726922437 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1380726922437 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "487 " "Peak virtual memory: 487 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1380726922476 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 02 17:15:22 2013 " "Processing ended: Wed Oct 02 17:15:22 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1380726922476 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1380726922476 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1380726922476 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1380726922476 ""}
