// Seed: 2777444066
module module_0 (
    output tri0 id_0,
    input supply0 id_1,
    output wor id_2,
    input tri1 id_3,
    output tri0 id_4,
    input tri1 id_5,
    output supply0 id_6,
    output uwire id_7,
    input wire id_8,
    output supply0 id_9
);
  wire id_11;
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    input wand id_2,
    output tri0 id_3
);
  wire  id_5;
  wire  id_6;
  logic id_7;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_2,
      id_3,
      id_0,
      id_3,
      id_3,
      id_2,
      id_3
  );
  assign modCall_1.id_7 = 0;
  assign id_7 = -1;
endmodule
