0.7
2020.2
Nov 18 2020
09:47:47
D:/UCLA/OTHERS/interns/FPGA/design_flow/design_flow.sim/sim_1/synth/func/xsim/tb_func_synth.v,1655854269,verilog,,D:/UCLA/OTHERS/interns/FPGA/design_flow/design_flow.srcs/sim_1/new/tb.v,,glbl;top,,,,,,,,
D:/UCLA/OTHERS/interns/FPGA/design_flow/design_flow.srcs/sim_1/new/tb.v,1655854055,verilog,,,,tb,,,,,,,,
