<?xml version="1.0"?>
<architecture xmlns:xi="http://www.w3.org/2001/XInclude">
  <models>
    <model name="CE_VCC">
      <output_ports>
        <port name="VCC"/>
      </output_ports>
    </model>
    <model name="SR_GND">
      <output_ports>
        <port name="GND"/>
      </output_ports>
    </model>
    <model name="CARRY4_VPR">
      <input_ports>
        <port combinational_sink_ports="CO3 CO2 CO1 CO0 O3 O2 O1 O0" name="CIN"/>
        <port combinational_sink_ports="CO3 CO2 CO1 CO0 O3 O2 O1 O0" name="CYINIT"/>
        <port combinational_sink_ports="CO3 CO2 CO1 CO0 O3 O2 O1" name="DI0"/>
        <port combinational_sink_ports="CO3 CO2 CO1 O3 O2" name="DI1"/>
        <port combinational_sink_ports="CO3 CO2 O3" name="DI2"/>
        <port combinational_sink_ports="CO3" name="DI3"/>
        <port combinational_sink_ports="CO3 CO2 CO1 CO0 O3 O2 O1 O0" name="S0"/>
        <port combinational_sink_ports="CO3 CO2 CO1 O3 O2 O1" name="S1"/>
        <port combinational_sink_ports="CO3 CO2 O3 O2" name="S2"/>
        <port combinational_sink_ports="CO3 O3" name="S3"/>
      </input_ports>
      <output_ports>
        <port name="CO0"/>
        <port name="CO1"/>
        <port name="CO2"/>
        <port name="CO3"/>
        <port name="O0"/>
        <port name="O1"/>
        <port name="O2"/>
        <port name="O3"/>
      </output_ports>
    </model>
    <model name="CARRY_COUT_PLUG">
      <input_ports>
        <port combinational_sink_ports="COUT" name="CIN"/>
      </input_ports>
      <output_ports>
        <port name="COUT"/>
      </output_ports>
    </model>
    <model name="FDRE_ZINI">
      <input_ports>
        <port is_clock="1" name="C"/>
        <port clock="C" name="CE"/>
        <port clock="C" name="R"/>
        <port clock="C" name="D"/>
      </input_ports>
      <output_ports>
        <port clock="C" name="Q"/>
      </output_ports>
    </model>
    <model name="FDSE_ZINI">
      <input_ports>
        <port is_clock="1" name="C"/>
        <port clock="C" name="CE"/>
        <port clock="C" name="S"/>
        <port clock="C" name="D"/>
      </input_ports>
      <output_ports>
        <port clock="C" name="Q"/>
      </output_ports>
    </model>
    <model name="FDPE_ZINI">
      <input_ports>
        <port is_clock="1" name="C"/>
        <port clock="C" name="CE"/>
        <port clock="C" name="PRE"/>
        <port clock="C" name="D"/>
      </input_ports>
      <output_ports>
        <port clock="C" name="Q"/>
      </output_ports>
    </model>
    <model name="FDCE_ZINI">
      <input_ports>
        <port is_clock="1" name="C"/>
        <port clock="C" name="CE"/>
        <port clock="C" name="CLR"/>
        <port clock="C" name="D"/>
      </input_ports>
      <output_ports>
        <port clock="C" name="Q"/>
      </output_ports>
    </model>
    <model name="LDPE_ZINI">
      <input_ports>
        <port combinational_sink_ports="Q" is_clock="1" name="G"/>
        <port combinational_sink_ports="Q" name="GE"/>
        <port combinational_sink_ports="Q" name="PRE"/>
        <port clock="G" name="D"/>
      </input_ports>
      <output_ports>
        <port name="Q"/>
      </output_ports>
    </model>
    <model name="LDCE_ZINI">
      <input_ports>
        <port combinational_sink_ports="Q" is_clock="1" name="G"/>
        <port combinational_sink_ports="Q" name="GE"/>
        <port combinational_sink_ports="Q" name="CLR"/>
        <port clock="G" name="D"/>
      </input_ports>
      <output_ports>
        <port name="Q"/>
      </output_ports>
    </model>
    <model name="NO_FF">
      <input_ports>
        <port name="D"/>
      </input_ports>
    </model>
    <model name="MUXF6">
      <input_ports>
        <port combinational_sink_ports="O" name="I0"/>
        <port combinational_sink_ports="O" name="I1"/>
        <port combinational_sink_ports="O" name="S"/>
      </input_ports>
      <output_ports>
        <port name="O"/>
      </output_ports>
    </model>
    <model name="MUXF7">
      <input_ports>
        <port combinational_sink_ports="O" name="I0"/>
        <port combinational_sink_ports="O" name="I1"/>
        <port combinational_sink_ports="O" name="S"/>
      </input_ports>
      <output_ports>
        <port name="O"/>
      </output_ports>
    </model>
    <model name="MUXF8">
      <input_ports>
        <port combinational_sink_ports="O" name="I0"/>
        <port combinational_sink_ports="O" name="I1"/>
        <port combinational_sink_ports="O" name="S"/>
      </input_ports>
      <output_ports>
        <port name="O"/>
      </output_ports>
    </model>
    <model name="NO_DRAM">
      <input_ports>
        <port name="A"/>
      </input_ports>
      <output_ports/>
    </model>
    <model name="DPRAM64_for_RAM128X1D">
      <input_ports>
        <port is_clock="1" name="CLK"/>
        <port clock="CLK" name="WE"/>
        <port clock="CLK" name="DI"/>
        <port clock="CLK" name="WA"/>
        <port clock="CLK" name="WA7"/>
        <port combinational_sink_ports="O" name="A"/>
      </input_ports>
      <output_ports>
        <port name="O"/>
      </output_ports>
    </model>
    <model name="DPRAM64">
      <input_ports>
        <port is_clock="1" name="CLK"/>
        <port clock="CLK" name="WE"/>
        <port clock="CLK" name="DI"/>
        <port clock="CLK" name="WA"/>
        <port clock="CLK" name="WA7"/>
        <port clock="CLK" name="WA8"/>
        <port combinational_sink_ports="O" name="A"/>
      </input_ports>
      <output_ports>
        <port name="O"/>
      </output_ports>
    </model>
    <model name="DPRAM32">
      <input_ports>
        <port is_clock="1" name="CLK"/>
        <port clock="CLK" name="WE"/>
        <port clock="CLK" name="DI"/>
        <port clock="CLK" name="WA"/>
        <port combinational_sink_ports="O" name="A"/>
      </input_ports>
      <output_ports>
        <port name="O"/>
      </output_ports>
    </model>
    <model name="SPRAM32">
      <input_ports>
        <port is_clock="1" name="CLK"/>
        <port clock="CLK" name="WE"/>
        <port clock="CLK" name="DI"/>
        <port clock="CLK" name="WA"/>
        <port combinational_sink_ports="O" name="A"/>
      </input_ports>
      <output_ports>
        <port name="O"/>
      </output_ports>
    </model>
    <model name="DRAM_2_OUTPUT_STUB">
      <input_ports>
        <port combinational_sink_ports="DPO_OUT" name="DPO"/>
        <port combinational_sink_ports="SPO_OUT" name="SPO"/>
      </input_ports>
      <output_ports>
        <port name="DPO_OUT"/>
        <port name="SPO_OUT"/>
      </output_ports>
    </model>
    <model name="DRAM_4_OUTPUT_STUB">
      <input_ports>
        <port combinational_sink_ports="DOA_OUT" name="DOA"/>
        <port combinational_sink_ports="DOB_OUT" name="DOB"/>
        <port combinational_sink_ports="DOC_OUT" name="DOC"/>
        <port combinational_sink_ports="DOD_OUT" name="DOD"/>
      </input_ports>
      <output_ports>
        <port name="DOA_OUT"/>
        <port name="DOB_OUT"/>
        <port name="DOC_OUT"/>
        <port name="DOD_OUT"/>
      </output_ports>
    </model>
    <model name="DRAM_8_OUTPUT_STUB">
      <input_ports>
        <port combinational_sink_ports="DOA0_OUT" name="DOA0"/>
        <port combinational_sink_ports="DOA1_OUT" name="DOA1"/>
        <port combinational_sink_ports="DOB0_OUT" name="DOB0"/>
        <port combinational_sink_ports="DOB1_OUT" name="DOB1"/>
        <port combinational_sink_ports="DOC0_OUT" name="DOC0"/>
        <port combinational_sink_ports="DOC1_OUT" name="DOC1"/>
        <port combinational_sink_ports="DOD0_OUT" name="DOD0"/>
        <port combinational_sink_ports="DOD1_OUT" name="DOD1"/>
      </input_ports>
      <output_ports>
        <port name="DOA0_OUT"/>
        <port name="DOA1_OUT"/>
        <port name="DOB0_OUT"/>
        <port name="DOB1_OUT"/>
        <port name="DOC0_OUT"/>
        <port name="DOC1_OUT"/>
        <port name="DOD0_OUT"/>
        <port name="DOD1_OUT"/>
      </output_ports>
    </model>
    <model name="DI64_STUB">
      <input_ports>
        <port combinational_sink_ports="DO" name="DI"/>
      </input_ports>
      <output_ports>
        <port name="DO"/>
      </output_ports>
    </model>
    <model name="SRLC32E_VPR">
      <input_ports>
        <port is_clock="1" name="CLK"/>
        <port clock="CLK" name="CE"/>
        <port combinational_sink_ports="Q" name="A"/>
        <port clock="CLK" name="D"/>
      </input_ports>
      <output_ports>
        <!-- <port name="Q" clock="CLK"/> -->
        <port name="Q"/>
        <port clock="CLK" name="Q31"/>
      </output_ports>
    </model>
    <model name="SRLC16E_VPR">
      <input_ports>
        <port is_clock="1" name="CLK"/>
        <port clock="CLK" name="CE"/>
        <port combinational_sink_ports="Q" name="A0"/>
        <port combinational_sink_ports="Q" name="A1"/>
        <port combinational_sink_ports="Q" name="A2"/>
        <port combinational_sink_ports="Q" name="A3"/>
        <port clock="CLK" name="D"/>
      </input_ports>
      <output_ports>
        <port name="Q"/>
        <port clock="CLK" name="Q15"/>
      </output_ports>
    </model>
    <model name="RAMB18E1_VPR">
      <input_ports>
        <!-- Port A - 16bit wide -->
        <port is_clock="1" name="CLKARDCLK"/>
        <port clock="CLKARDCLK" name="ENARDEN"/>
        <port clock="CLKARDCLK" name="REGCEAREGCE"/>
        <port clock="CLKARDCLK" name="REGCLKARDRCLK"/>
        <port clock="CLKARDCLK" name="RSTRAMARSTRAM"/>
        <port clock="CLKARDCLK" name="RSTREGARSTREG"/>
        <port name="ADDRATIEHIGH"/>
        <port clock="CLKARDCLK" name="ADDRARDADDR"/>
        <port clock="CLKARDCLK" name="DIADI"/>
        <port clock="CLKARDCLK" name="DIPADIP"/>
        <port clock="CLKARDCLK" name="WEA"/>
        <!-- Port B - 16bit wide -->
        <port is_clock="1" name="CLKBWRCLK"/>
        <port clock="CLKBWRCLK" name="ENBWREN"/>
        <port clock="CLKBWRCLK" name="REGCLKB"/>
        <port clock="CLKBWRCLK" name="REGCEB"/>
        <port clock="CLKBWRCLK" name="RSTRAMB"/>
        <port clock="CLKBWRCLK" name="RSTREGB"/>
        <port name="ADDRBTIEHIGH"/>
        <port clock="CLKBWRCLK" name="ADDRBWRADDR"/>
        <port clock="CLKBWRCLK" name="DIBDI"/>
        <port clock="CLKBWRCLK" name="DIPBDIP"/>
        <port clock="CLKBWRCLK" name="WEBWE"/>
      </input_ports>
      <output_ports>
        <!-- Port A - 16bit wide -->
        <port clock="CLKARDCLK" name="DOADO"/>
        <port clock="CLKARDCLK" name="DOPADOP"/>
        <!-- Port B - 16bit wide -->
        <port clock="CLKBWRCLK" name="DOBDO"/>
        <port clock="CLKBWRCLK" name="DOPBDOP"/>
      </output_ports>
    </model>
    <model name="RAMB36E1_PRIM">
      <input_ports>
        <!-- Port A - 32bit wide -->
        <port is_clock="1" name="CLKARDCLKU"/>
        <port is_clock="1" name="CLKARDCLKL"/>
        <port clock="CLKARDCLKL" name="ENARDENU"/>
        <port clock="CLKARDCLKL" name="ENARDENL"/>
        <port clock="CLKARDCLKL" name="REGCEAREGCEU"/>
        <port clock="CLKARDCLKL" name="REGCEAREGCEL"/>
        <port clock="CLKARDCLKL" name="REGCLKARDRCLKU"/>
        <port clock="CLKARDCLKL" name="REGCLKARDRCLKL"/>
        <port clock="CLKARDCLKL" name="RSTRAMARSTRAMU"/>
        <port clock="CLKARDCLKL" name="RSTRAMARSTRAMLRST"/>
        <port clock="CLKARDCLKL" name="RSTREGARSTREGU"/>
        <port clock="CLKARDCLKL" name="RSTREGARSTREGL"/>
        <port clock="CLKARDCLKL" name="ADDRARDADDRU"/>
        <port clock="CLKARDCLKL" name="ADDRARDADDRL"/>
        <port clock="CLKARDCLKL" name="DIADI"/>
        <port clock="CLKARDCLKL" name="DIPADIP"/>
        <port clock="CLKARDCLKL" name="WEAU"/>
        <port clock="CLKARDCLKL" name="WEAL"/>
        <!-- Port B - 32bit wide -->
        <port is_clock="1" name="CLKBWRCLKU"/>
        <port is_clock="1" name="CLKBWRCLKL"/>
        <port clock="CLKBWRCLKL" name="ENBWRENU"/>
        <port clock="CLKBWRCLKL" name="ENBWRENL"/>
        <port clock="CLKBWRCLKL" name="REGCEBU"/>
        <port clock="CLKBWRCLKL" name="REGCEBL"/>
        <port clock="CLKBWRCLKL" name="REGCLKBU"/>
        <port clock="CLKBWRCLKL" name="REGCLKBL"/>
        <port clock="CLKBWRCLKL" name="RSTRAMBU"/>
        <port clock="CLKBWRCLKL" name="RSTRAMBL"/>
        <port clock="CLKBWRCLKL" name="RSTREGBU"/>
        <port clock="CLKBWRCLKL" name="RSTREGBL"/>
        <port clock="CLKBWRCLKL" name="ADDRBWRADDRU"/>
        <port clock="CLKBWRCLKL" name="ADDRBWRADDRL"/>
        <port clock="CLKBWRCLKL" name="DIBDI"/>
        <port clock="CLKBWRCLKL" name="DIPBDIP"/>
        <port clock="CLKBWRCLKL" name="WEBWEU"/>
        <port clock="CLKBWRCLKL" name="WEBWEL"/>
        <!-- FIXME -->
        <port name="CASCADEINA"/>
        <port name="CASCADEINB"/>
      </input_ports>
      <output_ports>
        <!-- Port A - 32bit wide -->
        <port clock="CLKARDCLKL" name="DOADO"/>
        <port clock="CLKARDCLKL" name="DOPADOP"/>
        <!-- Port B - 32bit wide -->
        <port clock="CLKBWRCLKL" name="DOBDO"/>
        <port clock="CLKBWRCLKL" name="DOPBDOP"/>
        <!-- FIXME -->
        <port name="CASCADEOUTA"/>
        <port name="CASCADEOUTB"/>
      </output_ports>
    </model>
    <model name="VCC">
      <input_ports/>
      <output_ports>
        <port name="VCC"/>
      </output_ports>
    </model>
    <model name="GND">
      <input_ports/>
      <output_ports>
        <port name="GND"/>
      </output_ports>
    </model>
  </models>
  <tiles>
    <tile name="BLK-TL-CLBLL_L">
      <sub_tile capacity="1" name="BLK-TL-CLBLL_L_SLICEL_0">
        <!-- Sub Tile Inputs -->
        <input name="CLBLL_LL_A1" num_pins="1"/>
        <input name="CLBLL_LL_A2" num_pins="1"/>
        <input name="CLBLL_LL_A3" num_pins="1"/>
        <input name="CLBLL_LL_A4" num_pins="1"/>
        <input name="CLBLL_LL_A5" num_pins="1"/>
        <input name="CLBLL_LL_A6" num_pins="1"/>
        <input name="CLBLL_LL_AX" num_pins="1"/>
        <input name="CLBLL_LL_B1" num_pins="1"/>
        <input name="CLBLL_LL_B2" num_pins="1"/>
        <input name="CLBLL_LL_B3" num_pins="1"/>
        <input name="CLBLL_LL_B4" num_pins="1"/>
        <input name="CLBLL_LL_B5" num_pins="1"/>
        <input name="CLBLL_LL_B6" num_pins="1"/>
        <input name="CLBLL_LL_BX" num_pins="1"/>
        <input name="CLBLL_LL_C1" num_pins="1"/>
        <input name="CLBLL_LL_C2" num_pins="1"/>
        <input name="CLBLL_LL_C3" num_pins="1"/>
        <input name="CLBLL_LL_C4" num_pins="1"/>
        <input name="CLBLL_LL_C5" num_pins="1"/>
        <input name="CLBLL_LL_C6" num_pins="1"/>
        <input name="CLBLL_LL_CE" num_pins="1"/>
        <input name="CLBLL_LL_CIN" num_pins="1"/>
        <clock name="CLBLL_LL_CLK" num_pins="1"/>
        <input name="CLBLL_LL_CX" num_pins="1"/>
        <input name="CLBLL_LL_D1" num_pins="1"/>
        <input name="CLBLL_LL_D2" num_pins="1"/>
        <input name="CLBLL_LL_D3" num_pins="1"/>
        <input name="CLBLL_LL_D4" num_pins="1"/>
        <input name="CLBLL_LL_D5" num_pins="1"/>
        <input name="CLBLL_LL_D6" num_pins="1"/>
        <input name="CLBLL_LL_DX" num_pins="1"/>
        <input name="CLBLL_LL_SR" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLBLL_LL_A" num_pins="1"/>
        <output name="CLBLL_LL_AMUX" num_pins="1"/>
        <output name="CLBLL_LL_AQ" num_pins="1"/>
        <output name="CLBLL_LL_B" num_pins="1"/>
        <output name="CLBLL_LL_BMUX" num_pins="1"/>
        <output name="CLBLL_LL_BQ" num_pins="1"/>
        <output name="CLBLL_LL_C" num_pins="1"/>
        <output name="CLBLL_LL_CMUX" num_pins="1"/>
        <output name="CLBLL_LL_COUT" num_pins="1"/>
        <output name="CLBLL_LL_CQ" num_pins="1"/>
        <output name="CLBLL_LL_D" num_pins="1"/>
        <output name="CLBLL_LL_DMUX" num_pins="1"/>
        <output name="CLBLL_LL_DQ" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLL_LL_COUT"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLL_L_CIN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLL_LL_CIN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLL_L_COUT"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="right">BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_D3 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_AMUX BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_D BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_A BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_A5 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_B5 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_BX BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_CE BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_B6 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_BQ BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_A1 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_SR BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_C6 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_B1 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_CLK BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_BMUX BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_DX BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_DMUX BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_CMUX BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_DQ BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_D2 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_AX BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_B4 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_CQ BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_D1 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_CX BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_C2 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_B3 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_B BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_A3 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_A2 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_C3 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_A6 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_B2 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_D5 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_A4 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_C1 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_D6 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_C BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_C5 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_D4 BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_AQ BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_C4</loc>
          <loc side="top">BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_CIN</loc>
          <loc side="bottom">BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_COUT</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-SLICEL" pin_mapping="custom">
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_A" to="BLK-TL-SLICEL.A"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_A1" to="BLK-TL-SLICEL.A1"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_A2" to="BLK-TL-SLICEL.A2"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_A3" to="BLK-TL-SLICEL.A3"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_A4" to="BLK-TL-SLICEL.A4"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_A5" to="BLK-TL-SLICEL.A5"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_A6" to="BLK-TL-SLICEL.A6"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_AMUX" to="BLK-TL-SLICEL.AMUX"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_AQ" to="BLK-TL-SLICEL.AQ"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_AX" to="BLK-TL-SLICEL.AX"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_B" to="BLK-TL-SLICEL.B"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_B1" to="BLK-TL-SLICEL.B1"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_B2" to="BLK-TL-SLICEL.B2"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_B3" to="BLK-TL-SLICEL.B3"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_B4" to="BLK-TL-SLICEL.B4"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_B5" to="BLK-TL-SLICEL.B5"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_B6" to="BLK-TL-SLICEL.B6"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_BMUX" to="BLK-TL-SLICEL.BMUX"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_BQ" to="BLK-TL-SLICEL.BQ"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_BX" to="BLK-TL-SLICEL.BX"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_C" to="BLK-TL-SLICEL.C"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_C1" to="BLK-TL-SLICEL.C1"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_C2" to="BLK-TL-SLICEL.C2"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_C3" to="BLK-TL-SLICEL.C3"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_C4" to="BLK-TL-SLICEL.C4"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_C5" to="BLK-TL-SLICEL.C5"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_C6" to="BLK-TL-SLICEL.C6"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_CE" to="BLK-TL-SLICEL.CE"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_CIN" to="BLK-TL-SLICEL.CIN"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_CLK" to="BLK-TL-SLICEL.CLK"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_CMUX" to="BLK-TL-SLICEL.CMUX"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_COUT" to="BLK-TL-SLICEL.COUT"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_CQ" to="BLK-TL-SLICEL.CQ"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_CX" to="BLK-TL-SLICEL.CX"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_D" to="BLK-TL-SLICEL.D"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_D1" to="BLK-TL-SLICEL.D1"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_D2" to="BLK-TL-SLICEL.D2"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_D3" to="BLK-TL-SLICEL.D3"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_D4" to="BLK-TL-SLICEL.D4"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_D5" to="BLK-TL-SLICEL.D5"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_D6" to="BLK-TL-SLICEL.D6"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_DMUX" to="BLK-TL-SLICEL.DMUX"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_DQ" to="BLK-TL-SLICEL.DQ"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_DX" to="BLK-TL-SLICEL.DX"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_0.CLBLL_LL_SR" to="BLK-TL-SLICEL.SR"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLBLL_L_SLICEL_1">
        <!-- Sub Tile Inputs -->
        <input name="CLBLL_L_A1" num_pins="1"/>
        <input name="CLBLL_L_A2" num_pins="1"/>
        <input name="CLBLL_L_A3" num_pins="1"/>
        <input name="CLBLL_L_A4" num_pins="1"/>
        <input name="CLBLL_L_A5" num_pins="1"/>
        <input name="CLBLL_L_A6" num_pins="1"/>
        <input name="CLBLL_L_AX" num_pins="1"/>
        <input name="CLBLL_L_B1" num_pins="1"/>
        <input name="CLBLL_L_B2" num_pins="1"/>
        <input name="CLBLL_L_B3" num_pins="1"/>
        <input name="CLBLL_L_B4" num_pins="1"/>
        <input name="CLBLL_L_B5" num_pins="1"/>
        <input name="CLBLL_L_B6" num_pins="1"/>
        <input name="CLBLL_L_BX" num_pins="1"/>
        <input name="CLBLL_L_C1" num_pins="1"/>
        <input name="CLBLL_L_C2" num_pins="1"/>
        <input name="CLBLL_L_C3" num_pins="1"/>
        <input name="CLBLL_L_C4" num_pins="1"/>
        <input name="CLBLL_L_C5" num_pins="1"/>
        <input name="CLBLL_L_C6" num_pins="1"/>
        <input name="CLBLL_L_CE" num_pins="1"/>
        <input name="CLBLL_L_CIN" num_pins="1"/>
        <clock name="CLBLL_L_CLK" num_pins="1"/>
        <input name="CLBLL_L_CX" num_pins="1"/>
        <input name="CLBLL_L_D1" num_pins="1"/>
        <input name="CLBLL_L_D2" num_pins="1"/>
        <input name="CLBLL_L_D3" num_pins="1"/>
        <input name="CLBLL_L_D4" num_pins="1"/>
        <input name="CLBLL_L_D5" num_pins="1"/>
        <input name="CLBLL_L_D6" num_pins="1"/>
        <input name="CLBLL_L_DX" num_pins="1"/>
        <input name="CLBLL_L_SR" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLBLL_L_A" num_pins="1"/>
        <output name="CLBLL_L_AMUX" num_pins="1"/>
        <output name="CLBLL_L_AQ" num_pins="1"/>
        <output name="CLBLL_L_B" num_pins="1"/>
        <output name="CLBLL_L_BMUX" num_pins="1"/>
        <output name="CLBLL_L_BQ" num_pins="1"/>
        <output name="CLBLL_L_C" num_pins="1"/>
        <output name="CLBLL_L_CMUX" num_pins="1"/>
        <output name="CLBLL_L_COUT" num_pins="1"/>
        <output name="CLBLL_L_CQ" num_pins="1"/>
        <output name="CLBLL_L_D" num_pins="1"/>
        <output name="CLBLL_L_DMUX" num_pins="1"/>
        <output name="CLBLL_L_DQ" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLL_LL_COUT"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLL_L_CIN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLL_LL_CIN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLL_L_COUT"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="right">BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_A3 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_D6 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_AX BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_CMUX BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_B2 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_BQ BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_C4 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_CLK BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_SR BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_B1 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_B5 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_D1 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_A BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_C6 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_A1 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_D2 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_B4 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_A4 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_D4 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_AQ BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_AMUX BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_CQ BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_A6 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_B3 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_D3 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_DX BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_D5 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_B BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_CE BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_DQ BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_C2 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_BX BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_BMUX BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_C BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_CX BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_DMUX BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_B6 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_C5 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_C3 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_A2 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_D BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_A5 BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_C1</loc>
          <loc side="bottom">BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_COUT</loc>
          <loc side="top">BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_CIN</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-SLICEL" pin_mapping="custom">
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_A" to="BLK-TL-SLICEL.A"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_A1" to="BLK-TL-SLICEL.A1"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_A2" to="BLK-TL-SLICEL.A2"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_A3" to="BLK-TL-SLICEL.A3"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_A4" to="BLK-TL-SLICEL.A4"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_A5" to="BLK-TL-SLICEL.A5"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_A6" to="BLK-TL-SLICEL.A6"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_AMUX" to="BLK-TL-SLICEL.AMUX"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_AQ" to="BLK-TL-SLICEL.AQ"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_AX" to="BLK-TL-SLICEL.AX"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_B" to="BLK-TL-SLICEL.B"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_B1" to="BLK-TL-SLICEL.B1"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_B2" to="BLK-TL-SLICEL.B2"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_B3" to="BLK-TL-SLICEL.B3"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_B4" to="BLK-TL-SLICEL.B4"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_B5" to="BLK-TL-SLICEL.B5"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_B6" to="BLK-TL-SLICEL.B6"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_BMUX" to="BLK-TL-SLICEL.BMUX"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_BQ" to="BLK-TL-SLICEL.BQ"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_BX" to="BLK-TL-SLICEL.BX"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_C" to="BLK-TL-SLICEL.C"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_C1" to="BLK-TL-SLICEL.C1"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_C2" to="BLK-TL-SLICEL.C2"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_C3" to="BLK-TL-SLICEL.C3"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_C4" to="BLK-TL-SLICEL.C4"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_C5" to="BLK-TL-SLICEL.C5"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_C6" to="BLK-TL-SLICEL.C6"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_CE" to="BLK-TL-SLICEL.CE"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_CIN" to="BLK-TL-SLICEL.CIN"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_CLK" to="BLK-TL-SLICEL.CLK"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_CMUX" to="BLK-TL-SLICEL.CMUX"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_COUT" to="BLK-TL-SLICEL.COUT"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_CQ" to="BLK-TL-SLICEL.CQ"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_CX" to="BLK-TL-SLICEL.CX"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_D" to="BLK-TL-SLICEL.D"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_D1" to="BLK-TL-SLICEL.D1"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_D2" to="BLK-TL-SLICEL.D2"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_D3" to="BLK-TL-SLICEL.D3"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_D4" to="BLK-TL-SLICEL.D4"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_D5" to="BLK-TL-SLICEL.D5"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_D6" to="BLK-TL-SLICEL.D6"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_DMUX" to="BLK-TL-SLICEL.DMUX"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_DQ" to="BLK-TL-SLICEL.DQ"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_DX" to="BLK-TL-SLICEL.DX"/>
            <direct from="BLK-TL-CLBLL_L_SLICEL_1.CLBLL_L_SR" to="BLK-TL-SLICEL.SR"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <switchblock_locations pattern="all"/>
    </tile>
    <tile name="BLK-TL-CLBLL_R">
      <sub_tile capacity="1" name="BLK-TL-CLBLL_R_SLICEL_0">
        <!-- Sub Tile Inputs -->
        <input name="CLBLL_LL_A1" num_pins="1"/>
        <input name="CLBLL_LL_A2" num_pins="1"/>
        <input name="CLBLL_LL_A3" num_pins="1"/>
        <input name="CLBLL_LL_A4" num_pins="1"/>
        <input name="CLBLL_LL_A5" num_pins="1"/>
        <input name="CLBLL_LL_A6" num_pins="1"/>
        <input name="CLBLL_LL_AX" num_pins="1"/>
        <input name="CLBLL_LL_B1" num_pins="1"/>
        <input name="CLBLL_LL_B2" num_pins="1"/>
        <input name="CLBLL_LL_B3" num_pins="1"/>
        <input name="CLBLL_LL_B4" num_pins="1"/>
        <input name="CLBLL_LL_B5" num_pins="1"/>
        <input name="CLBLL_LL_B6" num_pins="1"/>
        <input name="CLBLL_LL_BX" num_pins="1"/>
        <input name="CLBLL_LL_C1" num_pins="1"/>
        <input name="CLBLL_LL_C2" num_pins="1"/>
        <input name="CLBLL_LL_C3" num_pins="1"/>
        <input name="CLBLL_LL_C4" num_pins="1"/>
        <input name="CLBLL_LL_C5" num_pins="1"/>
        <input name="CLBLL_LL_C6" num_pins="1"/>
        <input name="CLBLL_LL_CE" num_pins="1"/>
        <input name="CLBLL_LL_CIN" num_pins="1"/>
        <clock name="CLBLL_LL_CLK" num_pins="1"/>
        <input name="CLBLL_LL_CX" num_pins="1"/>
        <input name="CLBLL_LL_D1" num_pins="1"/>
        <input name="CLBLL_LL_D2" num_pins="1"/>
        <input name="CLBLL_LL_D3" num_pins="1"/>
        <input name="CLBLL_LL_D4" num_pins="1"/>
        <input name="CLBLL_LL_D5" num_pins="1"/>
        <input name="CLBLL_LL_D6" num_pins="1"/>
        <input name="CLBLL_LL_DX" num_pins="1"/>
        <input name="CLBLL_LL_SR" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLBLL_LL_A" num_pins="1"/>
        <output name="CLBLL_LL_AMUX" num_pins="1"/>
        <output name="CLBLL_LL_AQ" num_pins="1"/>
        <output name="CLBLL_LL_B" num_pins="1"/>
        <output name="CLBLL_LL_BMUX" num_pins="1"/>
        <output name="CLBLL_LL_BQ" num_pins="1"/>
        <output name="CLBLL_LL_C" num_pins="1"/>
        <output name="CLBLL_LL_CMUX" num_pins="1"/>
        <output name="CLBLL_LL_COUT" num_pins="1"/>
        <output name="CLBLL_LL_CQ" num_pins="1"/>
        <output name="CLBLL_LL_D" num_pins="1"/>
        <output name="CLBLL_LL_DMUX" num_pins="1"/>
        <output name="CLBLL_LL_DQ" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLL_L_CIN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLL_LL_COUT"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLL_L_COUT"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLL_LL_CIN"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="left">BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_B3 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_B4 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_CMUX BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_SR BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_CX BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_CLK BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_D BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_D6 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_A6 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_B6 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_AQ BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_A3 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_BMUX BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_DMUX BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_CQ BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_C3 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_BX BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_C4 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_AMUX BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_B1 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_C2 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_D4 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_B2 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_D2 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_C1 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_A BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_BQ BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_D1 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_A1 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_B5 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_C6 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_DX BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_A4 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_CE BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_A5 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_B BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_DQ BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_C5 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_C BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_A2 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_D5 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_D3 BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_AX</loc>
          <loc side="top">BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_CIN</loc>
          <loc side="bottom">BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_COUT</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-SLICEL" pin_mapping="custom">
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_A" to="BLK-TL-SLICEL.A"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_A1" to="BLK-TL-SLICEL.A1"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_A2" to="BLK-TL-SLICEL.A2"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_A3" to="BLK-TL-SLICEL.A3"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_A4" to="BLK-TL-SLICEL.A4"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_A5" to="BLK-TL-SLICEL.A5"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_A6" to="BLK-TL-SLICEL.A6"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_AMUX" to="BLK-TL-SLICEL.AMUX"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_AQ" to="BLK-TL-SLICEL.AQ"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_AX" to="BLK-TL-SLICEL.AX"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_B" to="BLK-TL-SLICEL.B"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_B1" to="BLK-TL-SLICEL.B1"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_B2" to="BLK-TL-SLICEL.B2"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_B3" to="BLK-TL-SLICEL.B3"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_B4" to="BLK-TL-SLICEL.B4"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_B5" to="BLK-TL-SLICEL.B5"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_B6" to="BLK-TL-SLICEL.B6"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_BMUX" to="BLK-TL-SLICEL.BMUX"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_BQ" to="BLK-TL-SLICEL.BQ"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_BX" to="BLK-TL-SLICEL.BX"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_C" to="BLK-TL-SLICEL.C"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_C1" to="BLK-TL-SLICEL.C1"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_C2" to="BLK-TL-SLICEL.C2"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_C3" to="BLK-TL-SLICEL.C3"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_C4" to="BLK-TL-SLICEL.C4"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_C5" to="BLK-TL-SLICEL.C5"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_C6" to="BLK-TL-SLICEL.C6"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_CE" to="BLK-TL-SLICEL.CE"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_CIN" to="BLK-TL-SLICEL.CIN"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_CLK" to="BLK-TL-SLICEL.CLK"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_CMUX" to="BLK-TL-SLICEL.CMUX"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_COUT" to="BLK-TL-SLICEL.COUT"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_CQ" to="BLK-TL-SLICEL.CQ"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_CX" to="BLK-TL-SLICEL.CX"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_D" to="BLK-TL-SLICEL.D"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_D1" to="BLK-TL-SLICEL.D1"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_D2" to="BLK-TL-SLICEL.D2"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_D3" to="BLK-TL-SLICEL.D3"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_D4" to="BLK-TL-SLICEL.D4"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_D5" to="BLK-TL-SLICEL.D5"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_D6" to="BLK-TL-SLICEL.D6"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_DMUX" to="BLK-TL-SLICEL.DMUX"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_DQ" to="BLK-TL-SLICEL.DQ"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_DX" to="BLK-TL-SLICEL.DX"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_0.CLBLL_LL_SR" to="BLK-TL-SLICEL.SR"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLBLL_R_SLICEL_1">
        <!-- Sub Tile Inputs -->
        <input name="CLBLL_L_A1" num_pins="1"/>
        <input name="CLBLL_L_A2" num_pins="1"/>
        <input name="CLBLL_L_A3" num_pins="1"/>
        <input name="CLBLL_L_A4" num_pins="1"/>
        <input name="CLBLL_L_A5" num_pins="1"/>
        <input name="CLBLL_L_A6" num_pins="1"/>
        <input name="CLBLL_L_AX" num_pins="1"/>
        <input name="CLBLL_L_B1" num_pins="1"/>
        <input name="CLBLL_L_B2" num_pins="1"/>
        <input name="CLBLL_L_B3" num_pins="1"/>
        <input name="CLBLL_L_B4" num_pins="1"/>
        <input name="CLBLL_L_B5" num_pins="1"/>
        <input name="CLBLL_L_B6" num_pins="1"/>
        <input name="CLBLL_L_BX" num_pins="1"/>
        <input name="CLBLL_L_C1" num_pins="1"/>
        <input name="CLBLL_L_C2" num_pins="1"/>
        <input name="CLBLL_L_C3" num_pins="1"/>
        <input name="CLBLL_L_C4" num_pins="1"/>
        <input name="CLBLL_L_C5" num_pins="1"/>
        <input name="CLBLL_L_C6" num_pins="1"/>
        <input name="CLBLL_L_CE" num_pins="1"/>
        <input name="CLBLL_L_CIN" num_pins="1"/>
        <clock name="CLBLL_L_CLK" num_pins="1"/>
        <input name="CLBLL_L_CX" num_pins="1"/>
        <input name="CLBLL_L_D1" num_pins="1"/>
        <input name="CLBLL_L_D2" num_pins="1"/>
        <input name="CLBLL_L_D3" num_pins="1"/>
        <input name="CLBLL_L_D4" num_pins="1"/>
        <input name="CLBLL_L_D5" num_pins="1"/>
        <input name="CLBLL_L_D6" num_pins="1"/>
        <input name="CLBLL_L_DX" num_pins="1"/>
        <input name="CLBLL_L_SR" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLBLL_L_A" num_pins="1"/>
        <output name="CLBLL_L_AMUX" num_pins="1"/>
        <output name="CLBLL_L_AQ" num_pins="1"/>
        <output name="CLBLL_L_B" num_pins="1"/>
        <output name="CLBLL_L_BMUX" num_pins="1"/>
        <output name="CLBLL_L_BQ" num_pins="1"/>
        <output name="CLBLL_L_C" num_pins="1"/>
        <output name="CLBLL_L_CMUX" num_pins="1"/>
        <output name="CLBLL_L_COUT" num_pins="1"/>
        <output name="CLBLL_L_CQ" num_pins="1"/>
        <output name="CLBLL_L_D" num_pins="1"/>
        <output name="CLBLL_L_DMUX" num_pins="1"/>
        <output name="CLBLL_L_DQ" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLL_L_CIN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLL_LL_COUT"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLL_L_COUT"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLL_LL_CIN"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="top">BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_CIN</loc>
          <loc side="left">BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_D2 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_A4 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_A6 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_D1 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_C2 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_C6 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_BQ BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_DMUX BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_C BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_AMUX BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_A2 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_B2 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_B4 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_CE BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_D4 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_SR BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_C4 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_B1 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_D3 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_CQ BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_CLK BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_A3 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_A5 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_CMUX BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_D BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_BMUX BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_AQ BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_CX BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_C3 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_DX BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_B6 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_BX BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_B5 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_DQ BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_D6 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_D5 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_A BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_C1 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_B BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_AX BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_B3 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_A1 BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_C5</loc>
          <loc side="bottom">BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_COUT</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-SLICEL" pin_mapping="custom">
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_A" to="BLK-TL-SLICEL.A"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_A1" to="BLK-TL-SLICEL.A1"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_A2" to="BLK-TL-SLICEL.A2"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_A3" to="BLK-TL-SLICEL.A3"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_A4" to="BLK-TL-SLICEL.A4"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_A5" to="BLK-TL-SLICEL.A5"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_A6" to="BLK-TL-SLICEL.A6"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_AMUX" to="BLK-TL-SLICEL.AMUX"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_AQ" to="BLK-TL-SLICEL.AQ"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_AX" to="BLK-TL-SLICEL.AX"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_B" to="BLK-TL-SLICEL.B"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_B1" to="BLK-TL-SLICEL.B1"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_B2" to="BLK-TL-SLICEL.B2"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_B3" to="BLK-TL-SLICEL.B3"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_B4" to="BLK-TL-SLICEL.B4"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_B5" to="BLK-TL-SLICEL.B5"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_B6" to="BLK-TL-SLICEL.B6"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_BMUX" to="BLK-TL-SLICEL.BMUX"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_BQ" to="BLK-TL-SLICEL.BQ"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_BX" to="BLK-TL-SLICEL.BX"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_C" to="BLK-TL-SLICEL.C"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_C1" to="BLK-TL-SLICEL.C1"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_C2" to="BLK-TL-SLICEL.C2"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_C3" to="BLK-TL-SLICEL.C3"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_C4" to="BLK-TL-SLICEL.C4"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_C5" to="BLK-TL-SLICEL.C5"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_C6" to="BLK-TL-SLICEL.C6"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_CE" to="BLK-TL-SLICEL.CE"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_CIN" to="BLK-TL-SLICEL.CIN"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_CLK" to="BLK-TL-SLICEL.CLK"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_CMUX" to="BLK-TL-SLICEL.CMUX"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_COUT" to="BLK-TL-SLICEL.COUT"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_CQ" to="BLK-TL-SLICEL.CQ"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_CX" to="BLK-TL-SLICEL.CX"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_D" to="BLK-TL-SLICEL.D"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_D1" to="BLK-TL-SLICEL.D1"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_D2" to="BLK-TL-SLICEL.D2"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_D3" to="BLK-TL-SLICEL.D3"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_D4" to="BLK-TL-SLICEL.D4"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_D5" to="BLK-TL-SLICEL.D5"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_D6" to="BLK-TL-SLICEL.D6"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_DMUX" to="BLK-TL-SLICEL.DMUX"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_DQ" to="BLK-TL-SLICEL.DQ"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_DX" to="BLK-TL-SLICEL.DX"/>
            <direct from="BLK-TL-CLBLL_R_SLICEL_1.CLBLL_L_SR" to="BLK-TL-SLICEL.SR"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <switchblock_locations pattern="all"/>
    </tile>
    <tile name="BLK-TL-CLBLM_L">
      <sub_tile capacity="1" name="BLK-TL-CLBLM_L_SLICEL_0">
        <!-- Sub Tile Inputs -->
        <input name="CLBLM_L_A1" num_pins="1"/>
        <input name="CLBLM_L_A2" num_pins="1"/>
        <input name="CLBLM_L_A3" num_pins="1"/>
        <input name="CLBLM_L_A4" num_pins="1"/>
        <input name="CLBLM_L_A5" num_pins="1"/>
        <input name="CLBLM_L_A6" num_pins="1"/>
        <input name="CLBLM_L_AX" num_pins="1"/>
        <input name="CLBLM_L_B1" num_pins="1"/>
        <input name="CLBLM_L_B2" num_pins="1"/>
        <input name="CLBLM_L_B3" num_pins="1"/>
        <input name="CLBLM_L_B4" num_pins="1"/>
        <input name="CLBLM_L_B5" num_pins="1"/>
        <input name="CLBLM_L_B6" num_pins="1"/>
        <input name="CLBLM_L_BX" num_pins="1"/>
        <input name="CLBLM_L_C1" num_pins="1"/>
        <input name="CLBLM_L_C2" num_pins="1"/>
        <input name="CLBLM_L_C3" num_pins="1"/>
        <input name="CLBLM_L_C4" num_pins="1"/>
        <input name="CLBLM_L_C5" num_pins="1"/>
        <input name="CLBLM_L_C6" num_pins="1"/>
        <input name="CLBLM_L_CE" num_pins="1"/>
        <input name="CLBLM_L_CIN" num_pins="1"/>
        <clock name="CLBLM_L_CLK" num_pins="1"/>
        <input name="CLBLM_L_CX" num_pins="1"/>
        <input name="CLBLM_L_D1" num_pins="1"/>
        <input name="CLBLM_L_D2" num_pins="1"/>
        <input name="CLBLM_L_D3" num_pins="1"/>
        <input name="CLBLM_L_D4" num_pins="1"/>
        <input name="CLBLM_L_D5" num_pins="1"/>
        <input name="CLBLM_L_D6" num_pins="1"/>
        <input name="CLBLM_L_DX" num_pins="1"/>
        <input name="CLBLM_L_SR" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLBLM_L_A" num_pins="1"/>
        <output name="CLBLM_L_AMUX" num_pins="1"/>
        <output name="CLBLM_L_AQ" num_pins="1"/>
        <output name="CLBLM_L_B" num_pins="1"/>
        <output name="CLBLM_L_BMUX" num_pins="1"/>
        <output name="CLBLM_L_BQ" num_pins="1"/>
        <output name="CLBLM_L_C" num_pins="1"/>
        <output name="CLBLM_L_CMUX" num_pins="1"/>
        <output name="CLBLM_L_COUT" num_pins="1"/>
        <output name="CLBLM_L_CQ" num_pins="1"/>
        <output name="CLBLM_L_D" num_pins="1"/>
        <output name="CLBLM_L_DMUX" num_pins="1"/>
        <output name="CLBLM_L_DQ" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLM_M_COUT"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLM_L_CIN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLM_M_CIN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLM_L_COUT"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="right">BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_A4 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_DMUX BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_B6 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_BX BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_A1 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_B BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_CMUX BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_A3 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_CE BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_B5 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_CQ BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_D3 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_AX BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_A5 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_C5 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_A BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_B3 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_C2 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_CX BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_B1 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_A2 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_D6 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_CLK BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_B4 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_C1 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_AQ BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_D2 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_D4 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_D1 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_C BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_AMUX BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_B2 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_DX BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_D BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_DQ BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_C3 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_C6 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_BMUX BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_SR BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_BQ BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_C4 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_D5 BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_A6</loc>
          <loc side="bottom">BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_COUT</loc>
          <loc side="top">BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_CIN</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-SLICEL" pin_mapping="custom">
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_A" to="BLK-TL-SLICEL.A"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_A1" to="BLK-TL-SLICEL.A1"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_A2" to="BLK-TL-SLICEL.A2"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_A3" to="BLK-TL-SLICEL.A3"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_A4" to="BLK-TL-SLICEL.A4"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_A5" to="BLK-TL-SLICEL.A5"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_A6" to="BLK-TL-SLICEL.A6"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_AMUX" to="BLK-TL-SLICEL.AMUX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_AQ" to="BLK-TL-SLICEL.AQ"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_AX" to="BLK-TL-SLICEL.AX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_B" to="BLK-TL-SLICEL.B"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_B1" to="BLK-TL-SLICEL.B1"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_B2" to="BLK-TL-SLICEL.B2"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_B3" to="BLK-TL-SLICEL.B3"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_B4" to="BLK-TL-SLICEL.B4"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_B5" to="BLK-TL-SLICEL.B5"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_B6" to="BLK-TL-SLICEL.B6"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_BMUX" to="BLK-TL-SLICEL.BMUX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_BQ" to="BLK-TL-SLICEL.BQ"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_BX" to="BLK-TL-SLICEL.BX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_C" to="BLK-TL-SLICEL.C"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_C1" to="BLK-TL-SLICEL.C1"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_C2" to="BLK-TL-SLICEL.C2"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_C3" to="BLK-TL-SLICEL.C3"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_C4" to="BLK-TL-SLICEL.C4"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_C5" to="BLK-TL-SLICEL.C5"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_C6" to="BLK-TL-SLICEL.C6"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_CE" to="BLK-TL-SLICEL.CE"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_CIN" to="BLK-TL-SLICEL.CIN"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_CLK" to="BLK-TL-SLICEL.CLK"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_CMUX" to="BLK-TL-SLICEL.CMUX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_COUT" to="BLK-TL-SLICEL.COUT"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_CQ" to="BLK-TL-SLICEL.CQ"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_CX" to="BLK-TL-SLICEL.CX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_D" to="BLK-TL-SLICEL.D"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_D1" to="BLK-TL-SLICEL.D1"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_D2" to="BLK-TL-SLICEL.D2"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_D3" to="BLK-TL-SLICEL.D3"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_D4" to="BLK-TL-SLICEL.D4"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_D5" to="BLK-TL-SLICEL.D5"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_D6" to="BLK-TL-SLICEL.D6"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_DMUX" to="BLK-TL-SLICEL.DMUX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_DQ" to="BLK-TL-SLICEL.DQ"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_DX" to="BLK-TL-SLICEL.DX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEL_0.CLBLM_L_SR" to="BLK-TL-SLICEL.SR"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLBLM_L_SLICEM_1">
        <!-- Sub Tile Inputs -->
        <input name="CLBLM_M_A1" num_pins="1"/>
        <input name="CLBLM_M_A2" num_pins="1"/>
        <input name="CLBLM_M_A3" num_pins="1"/>
        <input name="CLBLM_M_A4" num_pins="1"/>
        <input name="CLBLM_M_A5" num_pins="1"/>
        <input name="CLBLM_M_A6" num_pins="1"/>
        <input name="CLBLM_M_AI" num_pins="1"/>
        <input name="CLBLM_M_AX" num_pins="1"/>
        <input name="CLBLM_M_B1" num_pins="1"/>
        <input name="CLBLM_M_B2" num_pins="1"/>
        <input name="CLBLM_M_B3" num_pins="1"/>
        <input name="CLBLM_M_B4" num_pins="1"/>
        <input name="CLBLM_M_B5" num_pins="1"/>
        <input name="CLBLM_M_B6" num_pins="1"/>
        <input name="CLBLM_M_BI" num_pins="1"/>
        <input name="CLBLM_M_BX" num_pins="1"/>
        <input name="CLBLM_M_C1" num_pins="1"/>
        <input name="CLBLM_M_C2" num_pins="1"/>
        <input name="CLBLM_M_C3" num_pins="1"/>
        <input name="CLBLM_M_C4" num_pins="1"/>
        <input name="CLBLM_M_C5" num_pins="1"/>
        <input name="CLBLM_M_C6" num_pins="1"/>
        <input name="CLBLM_M_CE" num_pins="1"/>
        <input name="CLBLM_M_CI" num_pins="1"/>
        <input name="CLBLM_M_CIN" num_pins="1"/>
        <clock name="CLBLM_M_CLK" num_pins="1"/>
        <input name="CLBLM_M_CX" num_pins="1"/>
        <input name="CLBLM_M_D1" num_pins="1"/>
        <input name="CLBLM_M_D2" num_pins="1"/>
        <input name="CLBLM_M_D3" num_pins="1"/>
        <input name="CLBLM_M_D4" num_pins="1"/>
        <input name="CLBLM_M_D5" num_pins="1"/>
        <input name="CLBLM_M_D6" num_pins="1"/>
        <input name="CLBLM_M_DI" num_pins="1"/>
        <input name="CLBLM_M_DX" num_pins="1"/>
        <input name="CLBLM_M_SR" num_pins="1"/>
        <input name="CLBLM_M_WE" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLBLM_M_A" num_pins="1"/>
        <output name="CLBLM_M_AMUX" num_pins="1"/>
        <output name="CLBLM_M_AQ" num_pins="1"/>
        <output name="CLBLM_M_B" num_pins="1"/>
        <output name="CLBLM_M_BMUX" num_pins="1"/>
        <output name="CLBLM_M_BQ" num_pins="1"/>
        <output name="CLBLM_M_C" num_pins="1"/>
        <output name="CLBLM_M_CMUX" num_pins="1"/>
        <output name="CLBLM_M_COUT" num_pins="1"/>
        <output name="CLBLM_M_CQ" num_pins="1"/>
        <output name="CLBLM_M_D" num_pins="1"/>
        <output name="CLBLM_M_DMUX" num_pins="1"/>
        <output name="CLBLM_M_DQ" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLM_M_COUT"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLM_L_CIN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLM_M_CIN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLM_L_COUT"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="right">BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_B BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_CE BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_DX BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_C6 BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_A2 BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_CI BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_A1 BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_AQ BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_B6 BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_D BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_C BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_C2 BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_A6 BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_AI BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_BX BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_DI BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_A BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_CMUX BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_CX BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_A4 BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_D5 BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_A3 BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_BI BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_D2 BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_D4 BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_WE BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_C3 BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_C4 BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_CQ BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_AX BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_B3 BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_B1 BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_C5 BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_BMUX BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_A5 BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_B4 BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_B2 BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_D3 BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_CLK BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_DQ BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_AMUX BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_C1 BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_B5 BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_SR BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_BQ BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_DMUX BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_D6 BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_D1</loc>
          <loc side="bottom">BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_COUT</loc>
          <loc side="top">BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_CIN</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-SLICEM" pin_mapping="custom">
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_A" to="BLK-TL-SLICEM.A"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_A1" to="BLK-TL-SLICEM.A1"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_A2" to="BLK-TL-SLICEM.A2"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_A3" to="BLK-TL-SLICEM.A3"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_A4" to="BLK-TL-SLICEM.A4"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_A5" to="BLK-TL-SLICEM.A5"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_A6" to="BLK-TL-SLICEM.A6"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_AI" to="BLK-TL-SLICEM.AI"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_AMUX" to="BLK-TL-SLICEM.AMUX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_AQ" to="BLK-TL-SLICEM.AQ"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_AX" to="BLK-TL-SLICEM.AX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_B" to="BLK-TL-SLICEM.B"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_B1" to="BLK-TL-SLICEM.B1"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_B2" to="BLK-TL-SLICEM.B2"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_B3" to="BLK-TL-SLICEM.B3"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_B4" to="BLK-TL-SLICEM.B4"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_B5" to="BLK-TL-SLICEM.B5"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_B6" to="BLK-TL-SLICEM.B6"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_BI" to="BLK-TL-SLICEM.BI"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_BMUX" to="BLK-TL-SLICEM.BMUX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_BQ" to="BLK-TL-SLICEM.BQ"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_BX" to="BLK-TL-SLICEM.BX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_C" to="BLK-TL-SLICEM.C"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_C1" to="BLK-TL-SLICEM.C1"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_C2" to="BLK-TL-SLICEM.C2"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_C3" to="BLK-TL-SLICEM.C3"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_C4" to="BLK-TL-SLICEM.C4"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_C5" to="BLK-TL-SLICEM.C5"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_C6" to="BLK-TL-SLICEM.C6"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_CE" to="BLK-TL-SLICEM.CE"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_CI" to="BLK-TL-SLICEM.CI"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_CIN" to="BLK-TL-SLICEM.CIN"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_CLK" to="BLK-TL-SLICEM.CLK"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_CMUX" to="BLK-TL-SLICEM.CMUX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_COUT" to="BLK-TL-SLICEM.COUT"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_CQ" to="BLK-TL-SLICEM.CQ"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_CX" to="BLK-TL-SLICEM.CX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_D" to="BLK-TL-SLICEM.D"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_D1" to="BLK-TL-SLICEM.D1"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_D2" to="BLK-TL-SLICEM.D2"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_D3" to="BLK-TL-SLICEM.D3"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_D4" to="BLK-TL-SLICEM.D4"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_D5" to="BLK-TL-SLICEM.D5"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_D6" to="BLK-TL-SLICEM.D6"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_DI" to="BLK-TL-SLICEM.DI"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_DMUX" to="BLK-TL-SLICEM.DMUX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_DQ" to="BLK-TL-SLICEM.DQ"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_DX" to="BLK-TL-SLICEM.DX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_SR" to="BLK-TL-SLICEM.SR"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_WE" to="BLK-TL-SLICEM.WE"/>
          </site>
          <site pb_type="BLK-TL-SLICEL" pin_mapping="custom">
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_A" to="BLK-TL-SLICEL.A"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_A1" to="BLK-TL-SLICEL.A1"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_A2" to="BLK-TL-SLICEL.A2"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_A3" to="BLK-TL-SLICEL.A3"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_A4" to="BLK-TL-SLICEL.A4"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_A5" to="BLK-TL-SLICEL.A5"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_A6" to="BLK-TL-SLICEL.A6"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_AMUX" to="BLK-TL-SLICEL.AMUX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_AQ" to="BLK-TL-SLICEL.AQ"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_AX" to="BLK-TL-SLICEL.AX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_B" to="BLK-TL-SLICEL.B"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_B1" to="BLK-TL-SLICEL.B1"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_B2" to="BLK-TL-SLICEL.B2"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_B3" to="BLK-TL-SLICEL.B3"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_B4" to="BLK-TL-SLICEL.B4"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_B5" to="BLK-TL-SLICEL.B5"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_B6" to="BLK-TL-SLICEL.B6"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_BMUX" to="BLK-TL-SLICEL.BMUX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_BQ" to="BLK-TL-SLICEL.BQ"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_BX" to="BLK-TL-SLICEL.BX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_C" to="BLK-TL-SLICEL.C"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_C1" to="BLK-TL-SLICEL.C1"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_C2" to="BLK-TL-SLICEL.C2"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_C3" to="BLK-TL-SLICEL.C3"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_C4" to="BLK-TL-SLICEL.C4"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_C5" to="BLK-TL-SLICEL.C5"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_C6" to="BLK-TL-SLICEL.C6"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_CE" to="BLK-TL-SLICEL.CE"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_CIN" to="BLK-TL-SLICEL.CIN"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_CLK" to="BLK-TL-SLICEL.CLK"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_CMUX" to="BLK-TL-SLICEL.CMUX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_COUT" to="BLK-TL-SLICEL.COUT"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_CQ" to="BLK-TL-SLICEL.CQ"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_CX" to="BLK-TL-SLICEL.CX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_D" to="BLK-TL-SLICEL.D"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_D1" to="BLK-TL-SLICEL.D1"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_D2" to="BLK-TL-SLICEL.D2"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_D3" to="BLK-TL-SLICEL.D3"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_D4" to="BLK-TL-SLICEL.D4"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_D5" to="BLK-TL-SLICEL.D5"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_D6" to="BLK-TL-SLICEL.D6"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_DMUX" to="BLK-TL-SLICEL.DMUX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_DQ" to="BLK-TL-SLICEL.DQ"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_DX" to="BLK-TL-SLICEL.DX"/>
            <direct from="BLK-TL-CLBLM_L_SLICEM_1.CLBLM_M_SR" to="BLK-TL-SLICEL.SR"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <switchblock_locations pattern="all"/>
    </tile>
    <tile name="BLK-TL-CLBLM_R">
      <sub_tile capacity="1" name="BLK-TL-CLBLM_R_SLICEL_0">
        <!-- Sub Tile Inputs -->
        <input name="CLBLM_L_A1" num_pins="1"/>
        <input name="CLBLM_L_A2" num_pins="1"/>
        <input name="CLBLM_L_A3" num_pins="1"/>
        <input name="CLBLM_L_A4" num_pins="1"/>
        <input name="CLBLM_L_A5" num_pins="1"/>
        <input name="CLBLM_L_A6" num_pins="1"/>
        <input name="CLBLM_L_AX" num_pins="1"/>
        <input name="CLBLM_L_B1" num_pins="1"/>
        <input name="CLBLM_L_B2" num_pins="1"/>
        <input name="CLBLM_L_B3" num_pins="1"/>
        <input name="CLBLM_L_B4" num_pins="1"/>
        <input name="CLBLM_L_B5" num_pins="1"/>
        <input name="CLBLM_L_B6" num_pins="1"/>
        <input name="CLBLM_L_BX" num_pins="1"/>
        <input name="CLBLM_L_C1" num_pins="1"/>
        <input name="CLBLM_L_C2" num_pins="1"/>
        <input name="CLBLM_L_C3" num_pins="1"/>
        <input name="CLBLM_L_C4" num_pins="1"/>
        <input name="CLBLM_L_C5" num_pins="1"/>
        <input name="CLBLM_L_C6" num_pins="1"/>
        <input name="CLBLM_L_CE" num_pins="1"/>
        <input name="CLBLM_L_CIN" num_pins="1"/>
        <clock name="CLBLM_L_CLK" num_pins="1"/>
        <input name="CLBLM_L_CX" num_pins="1"/>
        <input name="CLBLM_L_D1" num_pins="1"/>
        <input name="CLBLM_L_D2" num_pins="1"/>
        <input name="CLBLM_L_D3" num_pins="1"/>
        <input name="CLBLM_L_D4" num_pins="1"/>
        <input name="CLBLM_L_D5" num_pins="1"/>
        <input name="CLBLM_L_D6" num_pins="1"/>
        <input name="CLBLM_L_DX" num_pins="1"/>
        <input name="CLBLM_L_SR" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLBLM_L_A" num_pins="1"/>
        <output name="CLBLM_L_AMUX" num_pins="1"/>
        <output name="CLBLM_L_AQ" num_pins="1"/>
        <output name="CLBLM_L_B" num_pins="1"/>
        <output name="CLBLM_L_BMUX" num_pins="1"/>
        <output name="CLBLM_L_BQ" num_pins="1"/>
        <output name="CLBLM_L_C" num_pins="1"/>
        <output name="CLBLM_L_CMUX" num_pins="1"/>
        <output name="CLBLM_L_COUT" num_pins="1"/>
        <output name="CLBLM_L_CQ" num_pins="1"/>
        <output name="CLBLM_L_D" num_pins="1"/>
        <output name="CLBLM_L_DMUX" num_pins="1"/>
        <output name="CLBLM_L_DQ" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLM_L_CIN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLM_M_COUT"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLM_M_CIN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLM_L_COUT"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="left">BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_D BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_D4 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_D2 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_AQ BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_B1 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_B4 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_C2 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_DMUX BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_CQ BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_B5 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_A5 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_A1 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_B3 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_C5 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_B2 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_CLK BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_C4 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_CX BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_SR BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_DQ BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_C6 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_B BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_C3 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_BQ BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_A3 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_B6 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_D5 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_A6 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_CE BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_C1 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_AMUX BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_A4 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_BX BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_D1 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_D3 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_AX BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_DX BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_BMUX BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_A2 BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_CMUX BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_A BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_C BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_D6</loc>
          <loc side="bottom">BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_COUT</loc>
          <loc side="top">BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_CIN</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-SLICEL" pin_mapping="custom">
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_A" to="BLK-TL-SLICEL.A"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_A1" to="BLK-TL-SLICEL.A1"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_A2" to="BLK-TL-SLICEL.A2"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_A3" to="BLK-TL-SLICEL.A3"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_A4" to="BLK-TL-SLICEL.A4"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_A5" to="BLK-TL-SLICEL.A5"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_A6" to="BLK-TL-SLICEL.A6"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_AMUX" to="BLK-TL-SLICEL.AMUX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_AQ" to="BLK-TL-SLICEL.AQ"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_AX" to="BLK-TL-SLICEL.AX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_B" to="BLK-TL-SLICEL.B"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_B1" to="BLK-TL-SLICEL.B1"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_B2" to="BLK-TL-SLICEL.B2"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_B3" to="BLK-TL-SLICEL.B3"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_B4" to="BLK-TL-SLICEL.B4"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_B5" to="BLK-TL-SLICEL.B5"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_B6" to="BLK-TL-SLICEL.B6"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_BMUX" to="BLK-TL-SLICEL.BMUX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_BQ" to="BLK-TL-SLICEL.BQ"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_BX" to="BLK-TL-SLICEL.BX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_C" to="BLK-TL-SLICEL.C"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_C1" to="BLK-TL-SLICEL.C1"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_C2" to="BLK-TL-SLICEL.C2"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_C3" to="BLK-TL-SLICEL.C3"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_C4" to="BLK-TL-SLICEL.C4"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_C5" to="BLK-TL-SLICEL.C5"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_C6" to="BLK-TL-SLICEL.C6"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_CE" to="BLK-TL-SLICEL.CE"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_CIN" to="BLK-TL-SLICEL.CIN"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_CLK" to="BLK-TL-SLICEL.CLK"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_CMUX" to="BLK-TL-SLICEL.CMUX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_COUT" to="BLK-TL-SLICEL.COUT"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_CQ" to="BLK-TL-SLICEL.CQ"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_CX" to="BLK-TL-SLICEL.CX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_D" to="BLK-TL-SLICEL.D"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_D1" to="BLK-TL-SLICEL.D1"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_D2" to="BLK-TL-SLICEL.D2"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_D3" to="BLK-TL-SLICEL.D3"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_D4" to="BLK-TL-SLICEL.D4"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_D5" to="BLK-TL-SLICEL.D5"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_D6" to="BLK-TL-SLICEL.D6"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_DMUX" to="BLK-TL-SLICEL.DMUX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_DQ" to="BLK-TL-SLICEL.DQ"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_DX" to="BLK-TL-SLICEL.DX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEL_0.CLBLM_L_SR" to="BLK-TL-SLICEL.SR"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <sub_tile capacity="1" name="BLK-TL-CLBLM_R_SLICEM_1">
        <!-- Sub Tile Inputs -->
        <input name="CLBLM_M_A1" num_pins="1"/>
        <input name="CLBLM_M_A2" num_pins="1"/>
        <input name="CLBLM_M_A3" num_pins="1"/>
        <input name="CLBLM_M_A4" num_pins="1"/>
        <input name="CLBLM_M_A5" num_pins="1"/>
        <input name="CLBLM_M_A6" num_pins="1"/>
        <input name="CLBLM_M_AI" num_pins="1"/>
        <input name="CLBLM_M_AX" num_pins="1"/>
        <input name="CLBLM_M_B1" num_pins="1"/>
        <input name="CLBLM_M_B2" num_pins="1"/>
        <input name="CLBLM_M_B3" num_pins="1"/>
        <input name="CLBLM_M_B4" num_pins="1"/>
        <input name="CLBLM_M_B5" num_pins="1"/>
        <input name="CLBLM_M_B6" num_pins="1"/>
        <input name="CLBLM_M_BI" num_pins="1"/>
        <input name="CLBLM_M_BX" num_pins="1"/>
        <input name="CLBLM_M_C1" num_pins="1"/>
        <input name="CLBLM_M_C2" num_pins="1"/>
        <input name="CLBLM_M_C3" num_pins="1"/>
        <input name="CLBLM_M_C4" num_pins="1"/>
        <input name="CLBLM_M_C5" num_pins="1"/>
        <input name="CLBLM_M_C6" num_pins="1"/>
        <input name="CLBLM_M_CE" num_pins="1"/>
        <input name="CLBLM_M_CI" num_pins="1"/>
        <input name="CLBLM_M_CIN" num_pins="1"/>
        <clock name="CLBLM_M_CLK" num_pins="1"/>
        <input name="CLBLM_M_CX" num_pins="1"/>
        <input name="CLBLM_M_D1" num_pins="1"/>
        <input name="CLBLM_M_D2" num_pins="1"/>
        <input name="CLBLM_M_D3" num_pins="1"/>
        <input name="CLBLM_M_D4" num_pins="1"/>
        <input name="CLBLM_M_D5" num_pins="1"/>
        <input name="CLBLM_M_D6" num_pins="1"/>
        <input name="CLBLM_M_DI" num_pins="1"/>
        <input name="CLBLM_M_DX" num_pins="1"/>
        <input name="CLBLM_M_SR" num_pins="1"/>
        <input name="CLBLM_M_WE" num_pins="1"/>
        <!-- Sub Tile Outputs -->
        <output name="CLBLM_M_A" num_pins="1"/>
        <output name="CLBLM_M_AMUX" num_pins="1"/>
        <output name="CLBLM_M_AQ" num_pins="1"/>
        <output name="CLBLM_M_B" num_pins="1"/>
        <output name="CLBLM_M_BMUX" num_pins="1"/>
        <output name="CLBLM_M_BQ" num_pins="1"/>
        <output name="CLBLM_M_C" num_pins="1"/>
        <output name="CLBLM_M_CMUX" num_pins="1"/>
        <output name="CLBLM_M_COUT" num_pins="1"/>
        <output name="CLBLM_M_CQ" num_pins="1"/>
        <output name="CLBLM_M_D" num_pins="1"/>
        <output name="CLBLM_M_DMUX" num_pins="1"/>
        <output name="CLBLM_M_DQ" num_pins="1"/>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLM_L_CIN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLM_M_COUT"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLM_M_CIN"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="CLBLM_L_COUT"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="left">BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_A2 BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_D1 BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_AMUX BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_DQ BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_CX BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_A4 BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_B BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_DMUX BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_A3 BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_B4 BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_B1 BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_B5 BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_B3 BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_BX BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_A BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_CLK BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_C1 BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_WE BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_AX BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_D6 BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_B2 BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_BQ BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_D BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_C6 BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_D3 BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_A5 BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_AI BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_C3 BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_BMUX BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_D5 BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_A1 BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_C5 BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_D2 BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_B6 BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_CMUX BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_C BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_BI BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_A6 BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_DX BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_C4 BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_DI BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_CE BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_D4 BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_CI BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_AQ BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_SR BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_C2 BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_CQ</loc>
          <loc side="bottom">BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_COUT</loc>
          <loc side="top">BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_CIN</loc>
        </pinlocations>
        <equivalent_sites>
          <site pb_type="BLK-TL-SLICEM" pin_mapping="custom">
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_A" to="BLK-TL-SLICEM.A"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_A1" to="BLK-TL-SLICEM.A1"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_A2" to="BLK-TL-SLICEM.A2"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_A3" to="BLK-TL-SLICEM.A3"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_A4" to="BLK-TL-SLICEM.A4"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_A5" to="BLK-TL-SLICEM.A5"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_A6" to="BLK-TL-SLICEM.A6"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_AI" to="BLK-TL-SLICEM.AI"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_AMUX" to="BLK-TL-SLICEM.AMUX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_AQ" to="BLK-TL-SLICEM.AQ"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_AX" to="BLK-TL-SLICEM.AX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_B" to="BLK-TL-SLICEM.B"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_B1" to="BLK-TL-SLICEM.B1"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_B2" to="BLK-TL-SLICEM.B2"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_B3" to="BLK-TL-SLICEM.B3"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_B4" to="BLK-TL-SLICEM.B4"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_B5" to="BLK-TL-SLICEM.B5"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_B6" to="BLK-TL-SLICEM.B6"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_BI" to="BLK-TL-SLICEM.BI"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_BMUX" to="BLK-TL-SLICEM.BMUX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_BQ" to="BLK-TL-SLICEM.BQ"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_BX" to="BLK-TL-SLICEM.BX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_C" to="BLK-TL-SLICEM.C"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_C1" to="BLK-TL-SLICEM.C1"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_C2" to="BLK-TL-SLICEM.C2"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_C3" to="BLK-TL-SLICEM.C3"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_C4" to="BLK-TL-SLICEM.C4"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_C5" to="BLK-TL-SLICEM.C5"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_C6" to="BLK-TL-SLICEM.C6"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_CE" to="BLK-TL-SLICEM.CE"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_CI" to="BLK-TL-SLICEM.CI"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_CIN" to="BLK-TL-SLICEM.CIN"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_CLK" to="BLK-TL-SLICEM.CLK"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_CMUX" to="BLK-TL-SLICEM.CMUX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_COUT" to="BLK-TL-SLICEM.COUT"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_CQ" to="BLK-TL-SLICEM.CQ"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_CX" to="BLK-TL-SLICEM.CX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_D" to="BLK-TL-SLICEM.D"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_D1" to="BLK-TL-SLICEM.D1"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_D2" to="BLK-TL-SLICEM.D2"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_D3" to="BLK-TL-SLICEM.D3"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_D4" to="BLK-TL-SLICEM.D4"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_D5" to="BLK-TL-SLICEM.D5"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_D6" to="BLK-TL-SLICEM.D6"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_DI" to="BLK-TL-SLICEM.DI"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_DMUX" to="BLK-TL-SLICEM.DMUX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_DQ" to="BLK-TL-SLICEM.DQ"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_DX" to="BLK-TL-SLICEM.DX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_SR" to="BLK-TL-SLICEM.SR"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_WE" to="BLK-TL-SLICEM.WE"/>
          </site>
          <site pb_type="BLK-TL-SLICEL" pin_mapping="custom">
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_A" to="BLK-TL-SLICEL.A"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_A1" to="BLK-TL-SLICEL.A1"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_A2" to="BLK-TL-SLICEL.A2"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_A3" to="BLK-TL-SLICEL.A3"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_A4" to="BLK-TL-SLICEL.A4"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_A5" to="BLK-TL-SLICEL.A5"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_A6" to="BLK-TL-SLICEL.A6"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_AMUX" to="BLK-TL-SLICEL.AMUX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_AQ" to="BLK-TL-SLICEL.AQ"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_AX" to="BLK-TL-SLICEL.AX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_B" to="BLK-TL-SLICEL.B"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_B1" to="BLK-TL-SLICEL.B1"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_B2" to="BLK-TL-SLICEL.B2"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_B3" to="BLK-TL-SLICEL.B3"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_B4" to="BLK-TL-SLICEL.B4"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_B5" to="BLK-TL-SLICEL.B5"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_B6" to="BLK-TL-SLICEL.B6"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_BMUX" to="BLK-TL-SLICEL.BMUX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_BQ" to="BLK-TL-SLICEL.BQ"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_BX" to="BLK-TL-SLICEL.BX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_C" to="BLK-TL-SLICEL.C"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_C1" to="BLK-TL-SLICEL.C1"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_C2" to="BLK-TL-SLICEL.C2"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_C3" to="BLK-TL-SLICEL.C3"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_C4" to="BLK-TL-SLICEL.C4"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_C5" to="BLK-TL-SLICEL.C5"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_C6" to="BLK-TL-SLICEL.C6"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_CE" to="BLK-TL-SLICEL.CE"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_CIN" to="BLK-TL-SLICEL.CIN"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_CLK" to="BLK-TL-SLICEL.CLK"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_CMUX" to="BLK-TL-SLICEL.CMUX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_COUT" to="BLK-TL-SLICEL.COUT"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_CQ" to="BLK-TL-SLICEL.CQ"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_CX" to="BLK-TL-SLICEL.CX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_D" to="BLK-TL-SLICEL.D"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_D1" to="BLK-TL-SLICEL.D1"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_D2" to="BLK-TL-SLICEL.D2"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_D3" to="BLK-TL-SLICEL.D3"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_D4" to="BLK-TL-SLICEL.D4"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_D5" to="BLK-TL-SLICEL.D5"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_D6" to="BLK-TL-SLICEL.D6"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_DMUX" to="BLK-TL-SLICEL.DMUX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_DQ" to="BLK-TL-SLICEL.DQ"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_DX" to="BLK-TL-SLICEL.DX"/>
            <direct from="BLK-TL-CLBLM_R_SLICEM_1.CLBLM_M_SR" to="BLK-TL-SLICEL.SR"/>
          </site>
        </equivalent_sites>
      </sub_tile>
      <switchblock_locations pattern="all"/>
    </tile>
    <tile name="BLK-TL-BRAM_L">
      <sub_tile name="BLK-TL-BRAM_L">
        <input name="BRAM_FIFO18_ADDRARDADDR0" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRARDADDR1" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRARDADDR10" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRARDADDR11" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRARDADDR12" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRARDADDR13" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRARDADDR2" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRARDADDR3" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRARDADDR4" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRARDADDR5" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRARDADDR6" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRARDADDR7" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRARDADDR8" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRARDADDR9" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRATIEHIGH0" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRATIEHIGH1" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRBTIEHIGH0" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRBTIEHIGH1" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRBWRADDR0" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRBWRADDR1" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRBWRADDR10" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRBWRADDR11" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRBWRADDR12" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRBWRADDR13" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRBWRADDR2" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRBWRADDR3" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRBWRADDR4" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRBWRADDR5" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRBWRADDR6" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRBWRADDR7" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRBWRADDR8" num_pins="1"/>
        <input name="BRAM_FIFO18_ADDRBWRADDR9" num_pins="1"/>
        <clock name="BRAM_FIFO18_CLKARDCLK" num_pins="1"/>
        <clock name="BRAM_FIFO18_CLKBWRCLK" num_pins="1"/>
        <input name="BRAM_FIFO18_DIADI0" num_pins="1"/>
        <input name="BRAM_FIFO18_DIADI1" num_pins="1"/>
        <input name="BRAM_FIFO18_DIADI10" num_pins="1"/>
        <input name="BRAM_FIFO18_DIADI11" num_pins="1"/>
        <input name="BRAM_FIFO18_DIADI12" num_pins="1"/>
        <input name="BRAM_FIFO18_DIADI13" num_pins="1"/>
        <input name="BRAM_FIFO18_DIADI14" num_pins="1"/>
        <input name="BRAM_FIFO18_DIADI15" num_pins="1"/>
        <input name="BRAM_FIFO18_DIADI2" num_pins="1"/>
        <input name="BRAM_FIFO18_DIADI3" num_pins="1"/>
        <input name="BRAM_FIFO18_DIADI4" num_pins="1"/>
        <input name="BRAM_FIFO18_DIADI5" num_pins="1"/>
        <input name="BRAM_FIFO18_DIADI6" num_pins="1"/>
        <input name="BRAM_FIFO18_DIADI7" num_pins="1"/>
        <input name="BRAM_FIFO18_DIADI8" num_pins="1"/>
        <input name="BRAM_FIFO18_DIADI9" num_pins="1"/>
        <input name="BRAM_FIFO18_DIBDI0" num_pins="1"/>
        <input name="BRAM_FIFO18_DIBDI1" num_pins="1"/>
        <input name="BRAM_FIFO18_DIBDI10" num_pins="1"/>
        <input name="BRAM_FIFO18_DIBDI11" num_pins="1"/>
        <input name="BRAM_FIFO18_DIBDI12" num_pins="1"/>
        <input name="BRAM_FIFO18_DIBDI13" num_pins="1"/>
        <input name="BRAM_FIFO18_DIBDI14" num_pins="1"/>
        <input name="BRAM_FIFO18_DIBDI15" num_pins="1"/>
        <input name="BRAM_FIFO18_DIBDI2" num_pins="1"/>
        <input name="BRAM_FIFO18_DIBDI3" num_pins="1"/>
        <input name="BRAM_FIFO18_DIBDI4" num_pins="1"/>
        <input name="BRAM_FIFO18_DIBDI5" num_pins="1"/>
        <input name="BRAM_FIFO18_DIBDI6" num_pins="1"/>
        <input name="BRAM_FIFO18_DIBDI7" num_pins="1"/>
        <input name="BRAM_FIFO18_DIBDI8" num_pins="1"/>
        <input name="BRAM_FIFO18_DIBDI9" num_pins="1"/>
        <input name="BRAM_FIFO18_DIPADIP0" num_pins="1"/>
        <input name="BRAM_FIFO18_DIPADIP1" num_pins="1"/>
        <input name="BRAM_FIFO18_DIPBDIP0" num_pins="1"/>
        <input name="BRAM_FIFO18_DIPBDIP1" num_pins="1"/>
        <input name="BRAM_FIFO18_ENARDEN" num_pins="1"/>
        <input name="BRAM_FIFO18_ENBWREN" num_pins="1"/>
        <input name="BRAM_FIFO18_REGCEAREGCE" num_pins="1"/>
        <input name="BRAM_FIFO18_REGCEB" num_pins="1"/>
        <clock name="BRAM_FIFO18_REGCLKARDRCLK" num_pins="1"/>
        <clock name="BRAM_FIFO18_REGCLKB" num_pins="1"/>
        <input name="BRAM_FIFO18_RSTRAMARSTRAM" num_pins="1"/>
        <input name="BRAM_FIFO18_RSTRAMB" num_pins="1"/>
        <input name="BRAM_FIFO18_RSTREGARSTREG" num_pins="1"/>
        <input name="BRAM_FIFO18_RSTREGB" num_pins="1"/>
        <input name="BRAM_FIFO18_WEA0" num_pins="1"/>
        <input name="BRAM_FIFO18_WEA1" num_pins="1"/>
        <input name="BRAM_FIFO18_WEA2" num_pins="1"/>
        <input name="BRAM_FIFO18_WEA3" num_pins="1"/>
        <input name="BRAM_FIFO18_WEBWE0" num_pins="1"/>
        <input name="BRAM_FIFO18_WEBWE1" num_pins="1"/>
        <input name="BRAM_FIFO18_WEBWE2" num_pins="1"/>
        <input name="BRAM_FIFO18_WEBWE3" num_pins="1"/>
        <input name="BRAM_FIFO18_WEBWE4" num_pins="1"/>
        <input name="BRAM_FIFO18_WEBWE5" num_pins="1"/>
        <input name="BRAM_FIFO18_WEBWE6" num_pins="1"/>
        <input name="BRAM_FIFO18_WEBWE7" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRL0" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRL1" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRL10" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRL11" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRL12" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRL13" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRL14" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRL15" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRL2" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRL3" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRL4" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRL5" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRL6" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRL7" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRL8" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRL9" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRU0" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRU1" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRU10" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRU11" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRU12" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRU13" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRU14" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRU2" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRU3" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRU4" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRU5" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRU6" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRU7" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRU8" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRARDADDRU9" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRL0" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRL1" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRL10" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRL11" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRL12" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRL13" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRL14" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRL15" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRL2" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRL3" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRL4" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRL5" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRL6" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRL7" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRL8" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRL9" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRU0" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRU1" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRU10" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRU11" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRU12" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRU13" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRU14" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRU2" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRU3" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRU4" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRU5" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRU6" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRU7" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRU8" num_pins="1"/>
        <input name="BRAM_FIFO36_ADDRBWRADDRU9" num_pins="1"/>
        <input name="BRAM_FIFO36_CASCADEINA" num_pins="1"/>
        <input name="BRAM_FIFO36_CASCADEINB" num_pins="1"/>
        <clock name="BRAM_FIFO36_CLKARDCLKL" num_pins="1"/>
        <clock name="BRAM_FIFO36_CLKARDCLKU" num_pins="1"/>
        <clock name="BRAM_FIFO36_CLKBWRCLKL" num_pins="1"/>
        <clock name="BRAM_FIFO36_CLKBWRCLKU" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIL0" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIL1" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIL10" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIL11" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIL12" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIL13" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIL14" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIL15" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIL2" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIL3" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIL4" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIL5" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIL6" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIL7" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIL8" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIL9" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIU0" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIU1" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIU10" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIU11" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIU12" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIU13" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIU14" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIU15" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIU2" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIU3" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIU4" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIU5" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIU6" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIU7" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIU8" num_pins="1"/>
        <input name="BRAM_FIFO36_DIADIU9" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIL0" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIL1" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIL10" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIL11" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIL12" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIL13" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIL14" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIL15" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIL2" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIL3" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIL4" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIL5" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIL6" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIL7" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIL8" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIL9" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIU0" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIU1" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIU10" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIU11" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIU12" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIU13" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIU14" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIU15" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIU2" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIU3" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIU4" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIU5" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIU6" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIU7" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIU8" num_pins="1"/>
        <input name="BRAM_FIFO36_DIBDIU9" num_pins="1"/>
        <input name="BRAM_FIFO36_DIPADIPL0" num_pins="1"/>
        <input name="BRAM_FIFO36_DIPADIPL1" num_pins="1"/>
        <input name="BRAM_FIFO36_DIPADIPU0" num_pins="1"/>
        <input name="BRAM_FIFO36_DIPADIPU1" num_pins="1"/>
        <input name="BRAM_FIFO36_DIPBDIPL0" num_pins="1"/>
        <input name="BRAM_FIFO36_DIPBDIPL1" num_pins="1"/>
        <input name="BRAM_FIFO36_DIPBDIPU0" num_pins="1"/>
        <input name="BRAM_FIFO36_DIPBDIPU1" num_pins="1"/>
        <input name="BRAM_FIFO36_ENARDENL" num_pins="1"/>
        <input name="BRAM_FIFO36_ENARDENU" num_pins="1"/>
        <input name="BRAM_FIFO36_ENBWRENL" num_pins="1"/>
        <input name="BRAM_FIFO36_ENBWRENU" num_pins="1"/>
        <input name="BRAM_FIFO36_INJECTDBITERR" num_pins="1"/>
        <input name="BRAM_FIFO36_INJECTSBITERR" num_pins="1"/>
        <input name="BRAM_FIFO36_REGCEAREGCEL" num_pins="1"/>
        <input name="BRAM_FIFO36_REGCEAREGCEU" num_pins="1"/>
        <input name="BRAM_FIFO36_REGCEBL" num_pins="1"/>
        <input name="BRAM_FIFO36_REGCEBU" num_pins="1"/>
        <clock name="BRAM_FIFO36_REGCLKARDRCLKL" num_pins="1"/>
        <clock name="BRAM_FIFO36_REGCLKARDRCLKU" num_pins="1"/>
        <clock name="BRAM_FIFO36_REGCLKBL" num_pins="1"/>
        <clock name="BRAM_FIFO36_REGCLKBU" num_pins="1"/>
        <input name="BRAM_FIFO36_RSTRAMARSTRAMLRST" num_pins="1"/>
        <input name="BRAM_FIFO36_RSTRAMARSTRAMU" num_pins="1"/>
        <input name="BRAM_FIFO36_RSTRAMBL" num_pins="1"/>
        <input name="BRAM_FIFO36_RSTRAMBU" num_pins="1"/>
        <input name="BRAM_FIFO36_RSTREGARSTREGL" num_pins="1"/>
        <input name="BRAM_FIFO36_RSTREGARSTREGU" num_pins="1"/>
        <input name="BRAM_FIFO36_RSTREGBL" num_pins="1"/>
        <input name="BRAM_FIFO36_RSTREGBU" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTBRAMRST" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTCNT0" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTCNT1" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTCNT10" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTCNT11" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTCNT12" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTCNT2" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTCNT3" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTCNT4" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTCNT5" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTCNT6" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTCNT7" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTCNT8" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTCNT9" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTFLAGIN" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTIN0" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTIN1" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTIN2" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTIN3" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTIN4" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTOFF" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTRDCNTOFF" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTRDOS0" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTRDOS1" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTRDOS10" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTRDOS11" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTRDOS12" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTRDOS2" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTRDOS3" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTRDOS4" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTRDOS5" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTRDOS6" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTRDOS7" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTRDOS8" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTRDOS9" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTWRCNTOFF" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTWROS0" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTWROS1" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTWROS10" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTWROS11" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTWROS12" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTWROS2" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTWROS3" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTWROS4" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTWROS5" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTWROS6" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTWROS7" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTWROS8" num_pins="1"/>
        <input name="BRAM_FIFO36_TSTWROS9" num_pins="1"/>
        <input name="BRAM_FIFO36_WEAL0" num_pins="1"/>
        <input name="BRAM_FIFO36_WEAL1" num_pins="1"/>
        <input name="BRAM_FIFO36_WEAL2" num_pins="1"/>
        <input name="BRAM_FIFO36_WEAL3" num_pins="1"/>
        <input name="BRAM_FIFO36_WEAU0" num_pins="1"/>
        <input name="BRAM_FIFO36_WEAU1" num_pins="1"/>
        <input name="BRAM_FIFO36_WEAU2" num_pins="1"/>
        <input name="BRAM_FIFO36_WEAU3" num_pins="1"/>
        <input name="BRAM_FIFO36_WEBWEL0" num_pins="1"/>
        <input name="BRAM_FIFO36_WEBWEL1" num_pins="1"/>
        <input name="BRAM_FIFO36_WEBWEL2" num_pins="1"/>
        <input name="BRAM_FIFO36_WEBWEL3" num_pins="1"/>
        <input name="BRAM_FIFO36_WEBWEL4" num_pins="1"/>
        <input name="BRAM_FIFO36_WEBWEL5" num_pins="1"/>
        <input name="BRAM_FIFO36_WEBWEL6" num_pins="1"/>
        <input name="BRAM_FIFO36_WEBWEL7" num_pins="1"/>
        <input name="BRAM_FIFO36_WEBWEU0" num_pins="1"/>
        <input name="BRAM_FIFO36_WEBWEU1" num_pins="1"/>
        <input name="BRAM_FIFO36_WEBWEU2" num_pins="1"/>
        <input name="BRAM_FIFO36_WEBWEU3" num_pins="1"/>
        <input name="BRAM_FIFO36_WEBWEU4" num_pins="1"/>
        <input name="BRAM_FIFO36_WEBWEU5" num_pins="1"/>
        <input name="BRAM_FIFO36_WEBWEU6" num_pins="1"/>
        <input name="BRAM_FIFO36_WEBWEU7" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRARDADDR0" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRARDADDR1" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRARDADDR10" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRARDADDR11" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRARDADDR12" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRARDADDR13" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRARDADDR2" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRARDADDR3" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRARDADDR4" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRARDADDR5" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRARDADDR6" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRARDADDR7" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRARDADDR8" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRARDADDR9" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRATIEHIGH0" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRATIEHIGH1" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRBTIEHIGH0" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRBTIEHIGH1" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRBWRADDR0" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRBWRADDR1" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRBWRADDR10" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRBWRADDR11" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRBWRADDR12" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRBWRADDR13" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRBWRADDR2" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRBWRADDR3" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRBWRADDR4" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRBWRADDR5" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRBWRADDR6" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRBWRADDR7" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRBWRADDR8" num_pins="1"/>
        <input name="BRAM_RAMB18_ADDRBWRADDR9" num_pins="1"/>
        <clock name="BRAM_RAMB18_CLKARDCLK" num_pins="1"/>
        <clock name="BRAM_RAMB18_CLKBWRCLK" num_pins="1"/>
        <input name="BRAM_RAMB18_DIADI0" num_pins="1"/>
        <input name="BRAM_RAMB18_DIADI1" num_pins="1"/>
        <input name="BRAM_RAMB18_DIADI10" num_pins="1"/>
        <input name="BRAM_RAMB18_DIADI11" num_pins="1"/>
        <input name="BRAM_RAMB18_DIADI12" num_pins="1"/>
        <input name="BRAM_RAMB18_DIADI13" num_pins="1"/>
        <input name="BRAM_RAMB18_DIADI14" num_pins="1"/>
        <input name="BRAM_RAMB18_DIADI15" num_pins="1"/>
        <input name="BRAM_RAMB18_DIADI2" num_pins="1"/>
        <input name="BRAM_RAMB18_DIADI3" num_pins="1"/>
        <input name="BRAM_RAMB18_DIADI4" num_pins="1"/>
        <input name="BRAM_RAMB18_DIADI5" num_pins="1"/>
        <input name="BRAM_RAMB18_DIADI6" num_pins="1"/>
        <input name="BRAM_RAMB18_DIADI7" num_pins="1"/>
        <input name="BRAM_RAMB18_DIADI8" num_pins="1"/>
        <input name="BRAM_RAMB18_DIADI9" num_pins="1"/>
        <input name="BRAM_RAMB18_DIBDI0" num_pins="1"/>
        <input name="BRAM_RAMB18_DIBDI1" num_pins="1"/>
        <input name="BRAM_RAMB18_DIBDI10" num_pins="1"/>
        <input name="BRAM_RAMB18_DIBDI11" num_pins="1"/>
        <input name="BRAM_RAMB18_DIBDI12" num_pins="1"/>
        <input name="BRAM_RAMB18_DIBDI13" num_pins="1"/>
        <input name="BRAM_RAMB18_DIBDI14" num_pins="1"/>
        <input name="BRAM_RAMB18_DIBDI15" num_pins="1"/>
        <input name="BRAM_RAMB18_DIBDI2" num_pins="1"/>
        <input name="BRAM_RAMB18_DIBDI3" num_pins="1"/>
        <input name="BRAM_RAMB18_DIBDI4" num_pins="1"/>
        <input name="BRAM_RAMB18_DIBDI5" num_pins="1"/>
        <input name="BRAM_RAMB18_DIBDI6" num_pins="1"/>
        <input name="BRAM_RAMB18_DIBDI7" num_pins="1"/>
        <input name="BRAM_RAMB18_DIBDI8" num_pins="1"/>
        <input name="BRAM_RAMB18_DIBDI9" num_pins="1"/>
        <input name="BRAM_RAMB18_DIPADIP0" num_pins="1"/>
        <input name="BRAM_RAMB18_DIPADIP1" num_pins="1"/>
        <input name="BRAM_RAMB18_DIPBDIP0" num_pins="1"/>
        <input name="BRAM_RAMB18_DIPBDIP1" num_pins="1"/>
        <input name="BRAM_RAMB18_ENARDEN" num_pins="1"/>
        <input name="BRAM_RAMB18_ENBWREN" num_pins="1"/>
        <input name="BRAM_RAMB18_REGCEAREGCE" num_pins="1"/>
        <input name="BRAM_RAMB18_REGCEB" num_pins="1"/>
        <clock name="BRAM_RAMB18_REGCLKARDRCLK" num_pins="1"/>
        <clock name="BRAM_RAMB18_REGCLKB" num_pins="1"/>
        <input name="BRAM_RAMB18_RSTRAMARSTRAM" num_pins="1"/>
        <input name="BRAM_RAMB18_RSTRAMB" num_pins="1"/>
        <input name="BRAM_RAMB18_RSTREGARSTREG" num_pins="1"/>
        <input name="BRAM_RAMB18_RSTREGB" num_pins="1"/>
        <input name="BRAM_RAMB18_WEA0" num_pins="1"/>
        <input name="BRAM_RAMB18_WEA1" num_pins="1"/>
        <input name="BRAM_RAMB18_WEA2" num_pins="1"/>
        <input name="BRAM_RAMB18_WEA3" num_pins="1"/>
        <input name="BRAM_RAMB18_WEBWE0" num_pins="1"/>
        <input name="BRAM_RAMB18_WEBWE1" num_pins="1"/>
        <input name="BRAM_RAMB18_WEBWE2" num_pins="1"/>
        <input name="BRAM_RAMB18_WEBWE3" num_pins="1"/>
        <input name="BRAM_RAMB18_WEBWE4" num_pins="1"/>
        <input name="BRAM_RAMB18_WEBWE5" num_pins="1"/>
        <input name="BRAM_RAMB18_WEBWE6" num_pins="1"/>
        <input name="BRAM_RAMB18_WEBWE7" num_pins="1"/>
        <output name="BRAM_FIFO18_ALMOSTEMPTY" num_pins="1"/>
        <output name="BRAM_FIFO18_ALMOSTFULL" num_pins="1"/>
        <output name="BRAM_FIFO18_DOADO0" num_pins="1"/>
        <output name="BRAM_FIFO18_DOADO1" num_pins="1"/>
        <output name="BRAM_FIFO18_DOADO10" num_pins="1"/>
        <output name="BRAM_FIFO18_DOADO11" num_pins="1"/>
        <output name="BRAM_FIFO18_DOADO12" num_pins="1"/>
        <output name="BRAM_FIFO18_DOADO13" num_pins="1"/>
        <output name="BRAM_FIFO18_DOADO14" num_pins="1"/>
        <output name="BRAM_FIFO18_DOADO15" num_pins="1"/>
        <output name="BRAM_FIFO18_DOADO2" num_pins="1"/>
        <output name="BRAM_FIFO18_DOADO3" num_pins="1"/>
        <output name="BRAM_FIFO18_DOADO4" num_pins="1"/>
        <output name="BRAM_FIFO18_DOADO5" num_pins="1"/>
        <output name="BRAM_FIFO18_DOADO6" num_pins="1"/>
        <output name="BRAM_FIFO18_DOADO7" num_pins="1"/>
        <output name="BRAM_FIFO18_DOADO8" num_pins="1"/>
        <output name="BRAM_FIFO18_DOADO9" num_pins="1"/>
        <output name="BRAM_FIFO18_DOBDO0" num_pins="1"/>
        <output name="BRAM_FIFO18_DOBDO1" num_pins="1"/>
        <output name="BRAM_FIFO18_DOBDO10" num_pins="1"/>
        <output name="BRAM_FIFO18_DOBDO11" num_pins="1"/>
        <output name="BRAM_FIFO18_DOBDO12" num_pins="1"/>
        <output name="BRAM_FIFO18_DOBDO13" num_pins="1"/>
        <output name="BRAM_FIFO18_DOBDO14" num_pins="1"/>
        <output name="BRAM_FIFO18_DOBDO15" num_pins="1"/>
        <output name="BRAM_FIFO18_DOBDO2" num_pins="1"/>
        <output name="BRAM_FIFO18_DOBDO3" num_pins="1"/>
        <output name="BRAM_FIFO18_DOBDO4" num_pins="1"/>
        <output name="BRAM_FIFO18_DOBDO5" num_pins="1"/>
        <output name="BRAM_FIFO18_DOBDO6" num_pins="1"/>
        <output name="BRAM_FIFO18_DOBDO7" num_pins="1"/>
        <output name="BRAM_FIFO18_DOBDO8" num_pins="1"/>
        <output name="BRAM_FIFO18_DOBDO9" num_pins="1"/>
        <output name="BRAM_FIFO18_DOPADOP0" num_pins="1"/>
        <output name="BRAM_FIFO18_DOPADOP1" num_pins="1"/>
        <output name="BRAM_FIFO18_DOPBDOP0" num_pins="1"/>
        <output name="BRAM_FIFO18_DOPBDOP1" num_pins="1"/>
        <output name="BRAM_FIFO18_EMPTY" num_pins="1"/>
        <output name="BRAM_FIFO18_FULL" num_pins="1"/>
        <output name="BRAM_FIFO18_RDCOUNT0" num_pins="1"/>
        <output name="BRAM_FIFO18_RDCOUNT1" num_pins="1"/>
        <output name="BRAM_FIFO18_RDCOUNT10" num_pins="1"/>
        <output name="BRAM_FIFO18_RDCOUNT11" num_pins="1"/>
        <output name="BRAM_FIFO18_RDCOUNT2" num_pins="1"/>
        <output name="BRAM_FIFO18_RDCOUNT3" num_pins="1"/>
        <output name="BRAM_FIFO18_RDCOUNT4" num_pins="1"/>
        <output name="BRAM_FIFO18_RDCOUNT5" num_pins="1"/>
        <output name="BRAM_FIFO18_RDCOUNT6" num_pins="1"/>
        <output name="BRAM_FIFO18_RDCOUNT7" num_pins="1"/>
        <output name="BRAM_FIFO18_RDCOUNT8" num_pins="1"/>
        <output name="BRAM_FIFO18_RDCOUNT9" num_pins="1"/>
        <output name="BRAM_FIFO18_RDERR" num_pins="1"/>
        <output name="BRAM_FIFO18_WRCOUNT0" num_pins="1"/>
        <output name="BRAM_FIFO18_WRCOUNT1" num_pins="1"/>
        <output name="BRAM_FIFO18_WRCOUNT10" num_pins="1"/>
        <output name="BRAM_FIFO18_WRCOUNT11" num_pins="1"/>
        <output name="BRAM_FIFO18_WRCOUNT2" num_pins="1"/>
        <output name="BRAM_FIFO18_WRCOUNT3" num_pins="1"/>
        <output name="BRAM_FIFO18_WRCOUNT4" num_pins="1"/>
        <output name="BRAM_FIFO18_WRCOUNT5" num_pins="1"/>
        <output name="BRAM_FIFO18_WRCOUNT6" num_pins="1"/>
        <output name="BRAM_FIFO18_WRCOUNT7" num_pins="1"/>
        <output name="BRAM_FIFO18_WRCOUNT8" num_pins="1"/>
        <output name="BRAM_FIFO18_WRCOUNT9" num_pins="1"/>
        <output name="BRAM_FIFO18_WRERR" num_pins="1"/>
        <output name="BRAM_FIFO36_ALMOSTEMPTY" num_pins="1"/>
        <output name="BRAM_FIFO36_ALMOSTFULL" num_pins="1"/>
        <output name="BRAM_FIFO36_CASCADEOUTA" num_pins="1"/>
        <output name="BRAM_FIFO36_CASCADEOUTB" num_pins="1"/>
        <output name="BRAM_FIFO36_DBITERR" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOL0" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOL1" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOL10" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOL11" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOL12" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOL13" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOL14" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOL15" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOL2" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOL3" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOL4" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOL5" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOL6" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOL7" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOL8" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOL9" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOU0" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOU1" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOU10" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOU11" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOU12" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOU13" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOU14" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOU15" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOU2" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOU3" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOU4" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOU5" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOU6" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOU7" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOU8" num_pins="1"/>
        <output name="BRAM_FIFO36_DOADOU9" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOL0" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOL1" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOL10" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOL11" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOL12" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOL13" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOL14" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOL15" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOL2" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOL3" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOL4" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOL5" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOL6" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOL7" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOL8" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOL9" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOU0" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOU1" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOU10" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOU11" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOU12" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOU13" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOU14" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOU15" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOU2" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOU3" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOU4" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOU5" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOU6" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOU7" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOU8" num_pins="1"/>
        <output name="BRAM_FIFO36_DOBDOU9" num_pins="1"/>
        <output name="BRAM_FIFO36_DOPADOPL0" num_pins="1"/>
        <output name="BRAM_FIFO36_DOPADOPL1" num_pins="1"/>
        <output name="BRAM_FIFO36_DOPADOPU0" num_pins="1"/>
        <output name="BRAM_FIFO36_DOPADOPU1" num_pins="1"/>
        <output name="BRAM_FIFO36_DOPBDOPL0" num_pins="1"/>
        <output name="BRAM_FIFO36_DOPBDOPL1" num_pins="1"/>
        <output name="BRAM_FIFO36_DOPBDOPU0" num_pins="1"/>
        <output name="BRAM_FIFO36_DOPBDOPU1" num_pins="1"/>
        <output name="BRAM_FIFO36_ECCPARITY0" num_pins="1"/>
        <output name="BRAM_FIFO36_ECCPARITY1" num_pins="1"/>
        <output name="BRAM_FIFO36_ECCPARITY2" num_pins="1"/>
        <output name="BRAM_FIFO36_ECCPARITY3" num_pins="1"/>
        <output name="BRAM_FIFO36_ECCPARITY4" num_pins="1"/>
        <output name="BRAM_FIFO36_ECCPARITY5" num_pins="1"/>
        <output name="BRAM_FIFO36_ECCPARITY6" num_pins="1"/>
        <output name="BRAM_FIFO36_ECCPARITY7" num_pins="1"/>
        <output name="BRAM_FIFO36_EMPTY" num_pins="1"/>
        <output name="BRAM_FIFO36_FULL" num_pins="1"/>
        <output name="BRAM_FIFO36_RDCOUNT0" num_pins="1"/>
        <output name="BRAM_FIFO36_RDCOUNT1" num_pins="1"/>
        <output name="BRAM_FIFO36_RDCOUNT10" num_pins="1"/>
        <output name="BRAM_FIFO36_RDCOUNT11" num_pins="1"/>
        <output name="BRAM_FIFO36_RDCOUNT12" num_pins="1"/>
        <output name="BRAM_FIFO36_RDCOUNT2" num_pins="1"/>
        <output name="BRAM_FIFO36_RDCOUNT3" num_pins="1"/>
        <output name="BRAM_FIFO36_RDCOUNT4" num_pins="1"/>
        <output name="BRAM_FIFO36_RDCOUNT5" num_pins="1"/>
        <output name="BRAM_FIFO36_RDCOUNT6" num_pins="1"/>
        <output name="BRAM_FIFO36_RDCOUNT7" num_pins="1"/>
        <output name="BRAM_FIFO36_RDCOUNT8" num_pins="1"/>
        <output name="BRAM_FIFO36_RDCOUNT9" num_pins="1"/>
        <output name="BRAM_FIFO36_RDERR" num_pins="1"/>
        <output name="BRAM_FIFO36_SBITERR" num_pins="1"/>
        <output name="BRAM_FIFO36_TSTOUT0" num_pins="1"/>
        <output name="BRAM_FIFO36_TSTOUT1" num_pins="1"/>
        <output name="BRAM_FIFO36_TSTOUT2" num_pins="1"/>
        <output name="BRAM_FIFO36_TSTOUT3" num_pins="1"/>
        <output name="BRAM_FIFO36_TSTOUT4" num_pins="1"/>
        <output name="BRAM_FIFO36_WRCOUNT0" num_pins="1"/>
        <output name="BRAM_FIFO36_WRCOUNT1" num_pins="1"/>
        <output name="BRAM_FIFO36_WRCOUNT10" num_pins="1"/>
        <output name="BRAM_FIFO36_WRCOUNT11" num_pins="1"/>
        <output name="BRAM_FIFO36_WRCOUNT12" num_pins="1"/>
        <output name="BRAM_FIFO36_WRCOUNT2" num_pins="1"/>
        <output name="BRAM_FIFO36_WRCOUNT3" num_pins="1"/>
        <output name="BRAM_FIFO36_WRCOUNT4" num_pins="1"/>
        <output name="BRAM_FIFO36_WRCOUNT5" num_pins="1"/>
        <output name="BRAM_FIFO36_WRCOUNT6" num_pins="1"/>
        <output name="BRAM_FIFO36_WRCOUNT7" num_pins="1"/>
        <output name="BRAM_FIFO36_WRCOUNT8" num_pins="1"/>
        <output name="BRAM_FIFO36_WRCOUNT9" num_pins="1"/>
        <output name="BRAM_FIFO36_WRERR" num_pins="1"/>
        <output name="BRAM_RAMB18_ALMOSTEMPTY" num_pins="1"/>
        <output name="BRAM_RAMB18_ALMOSTFULL" num_pins="1"/>
        <output name="BRAM_RAMB18_DOADO0" num_pins="1"/>
        <output name="BRAM_RAMB18_DOADO1" num_pins="1"/>
        <output name="BRAM_RAMB18_DOADO10" num_pins="1"/>
        <output name="BRAM_RAMB18_DOADO11" num_pins="1"/>
        <output name="BRAM_RAMB18_DOADO12" num_pins="1"/>
        <output name="BRAM_RAMB18_DOADO13" num_pins="1"/>
        <output name="BRAM_RAMB18_DOADO14" num_pins="1"/>
        <output name="BRAM_RAMB18_DOADO15" num_pins="1"/>
        <output name="BRAM_RAMB18_DOADO2" num_pins="1"/>
        <output name="BRAM_RAMB18_DOADO3" num_pins="1"/>
        <output name="BRAM_RAMB18_DOADO4" num_pins="1"/>
        <output name="BRAM_RAMB18_DOADO5" num_pins="1"/>
        <output name="BRAM_RAMB18_DOADO6" num_pins="1"/>
        <output name="BRAM_RAMB18_DOADO7" num_pins="1"/>
        <output name="BRAM_RAMB18_DOADO8" num_pins="1"/>
        <output name="BRAM_RAMB18_DOADO9" num_pins="1"/>
        <output name="BRAM_RAMB18_DOBDO0" num_pins="1"/>
        <output name="BRAM_RAMB18_DOBDO1" num_pins="1"/>
        <output name="BRAM_RAMB18_DOBDO10" num_pins="1"/>
        <output name="BRAM_RAMB18_DOBDO11" num_pins="1"/>
        <output name="BRAM_RAMB18_DOBDO12" num_pins="1"/>
        <output name="BRAM_RAMB18_DOBDO13" num_pins="1"/>
        <output name="BRAM_RAMB18_DOBDO14" num_pins="1"/>
        <output name="BRAM_RAMB18_DOBDO15" num_pins="1"/>
        <output name="BRAM_RAMB18_DOBDO2" num_pins="1"/>
        <output name="BRAM_RAMB18_DOBDO3" num_pins="1"/>
        <output name="BRAM_RAMB18_DOBDO4" num_pins="1"/>
        <output name="BRAM_RAMB18_DOBDO5" num_pins="1"/>
        <output name="BRAM_RAMB18_DOBDO6" num_pins="1"/>
        <output name="BRAM_RAMB18_DOBDO7" num_pins="1"/>
        <output name="BRAM_RAMB18_DOBDO8" num_pins="1"/>
        <output name="BRAM_RAMB18_DOBDO9" num_pins="1"/>
        <output name="BRAM_RAMB18_DOPADOP0" num_pins="1"/>
        <output name="BRAM_RAMB18_DOPADOP1" num_pins="1"/>
        <output name="BRAM_RAMB18_DOPBDOP0" num_pins="1"/>
        <output name="BRAM_RAMB18_DOPBDOP1" num_pins="1"/>
        <output name="BRAM_RAMB18_EMPTY" num_pins="1"/>
        <output name="BRAM_RAMB18_FULL" num_pins="1"/>
        <output name="BRAM_RAMB18_RDCOUNT0" num_pins="1"/>
        <output name="BRAM_RAMB18_RDCOUNT1" num_pins="1"/>
        <output name="BRAM_RAMB18_RDCOUNT10" num_pins="1"/>
        <output name="BRAM_RAMB18_RDCOUNT11" num_pins="1"/>
        <output name="BRAM_RAMB18_RDCOUNT2" num_pins="1"/>
        <output name="BRAM_RAMB18_RDCOUNT3" num_pins="1"/>
        <output name="BRAM_RAMB18_RDCOUNT4" num_pins="1"/>
        <output name="BRAM_RAMB18_RDCOUNT5" num_pins="1"/>
        <output name="BRAM_RAMB18_RDCOUNT6" num_pins="1"/>
        <output name="BRAM_RAMB18_RDCOUNT7" num_pins="1"/>
        <output name="BRAM_RAMB18_RDCOUNT8" num_pins="1"/>
        <output name="BRAM_RAMB18_RDCOUNT9" num_pins="1"/>
        <output name="BRAM_RAMB18_RDERR" num_pins="1"/>
        <output name="BRAM_RAMB18_WRCOUNT0" num_pins="1"/>
        <output name="BRAM_RAMB18_WRCOUNT1" num_pins="1"/>
        <output name="BRAM_RAMB18_WRCOUNT10" num_pins="1"/>
        <output name="BRAM_RAMB18_WRCOUNT11" num_pins="1"/>
        <output name="BRAM_RAMB18_WRCOUNT2" num_pins="1"/>
        <output name="BRAM_RAMB18_WRCOUNT3" num_pins="1"/>
        <output name="BRAM_RAMB18_WRCOUNT4" num_pins="1"/>
        <output name="BRAM_RAMB18_WRCOUNT5" num_pins="1"/>
        <output name="BRAM_RAMB18_WRCOUNT6" num_pins="1"/>
        <output name="BRAM_RAMB18_WRCOUNT7" num_pins="1"/>
        <output name="BRAM_RAMB18_WRCOUNT8" num_pins="1"/>
        <output name="BRAM_RAMB18_WRCOUNT9" num_pins="1"/>
        <output name="BRAM_RAMB18_WRERR" num_pins="1"/>
        <equivalent_sites>
          <site pb_type="BLK-TL-BRAM_L" pin_mapping="custom">
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR0" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR1" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR10" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR11" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR12" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR13" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR2" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR3" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR4" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR5" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR6" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR7" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR8" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR9" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRATIEHIGH0" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRATIEHIGH0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRATIEHIGH1" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRATIEHIGH1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBTIEHIGH0" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBTIEHIGH0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBTIEHIGH1" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBTIEHIGH1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR0" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR1" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR10" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR11" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR12" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR13" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR2" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR3" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR4" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR5" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR6" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR7" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR8" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR9" to="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ALMOSTEMPTY" to="BLK-TL-BRAM_L.BRAM_FIFO18_ALMOSTEMPTY"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ALMOSTFULL" to="BLK-TL-BRAM_L.BRAM_FIFO18_ALMOSTFULL"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_CLKARDCLK" to="BLK-TL-BRAM_L.BRAM_FIFO18_CLKARDCLK"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_CLKBWRCLK" to="BLK-TL-BRAM_L.BRAM_FIFO18_CLKBWRCLK"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI0" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI1" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI10" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI11" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI12" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI13" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI14" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI14"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI15" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI15"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI2" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI3" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI4" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI5" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI6" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI7" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI8" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI9" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI0" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI1" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI10" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI11" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI12" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI13" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI14" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI14"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI15" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI15"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI2" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI3" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI4" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI5" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI6" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI7" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI8" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI9" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIPADIP0" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIPADIP0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIPADIP1" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIPADIP1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIPBDIP0" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIPBDIP0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DIPBDIP1" to="BLK-TL-BRAM_L.BRAM_FIFO18_DIPBDIP1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO0" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO1" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO10" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO11" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO12" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO13" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO14" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO14"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO15" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO15"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO2" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO3" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO4" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO5" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO6" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO7" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO8" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO9" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO0" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO1" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO10" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO11" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO12" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO13" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO14" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO14"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO15" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO15"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO2" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO3" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO4" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO5" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO6" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO7" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO8" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO9" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOPADOP0" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOPADOP0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOPADOP1" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOPADOP1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOPBDOP0" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOPBDOP0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_DOPBDOP1" to="BLK-TL-BRAM_L.BRAM_FIFO18_DOPBDOP1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_EMPTY" to="BLK-TL-BRAM_L.BRAM_FIFO18_EMPTY"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ENARDEN" to="BLK-TL-BRAM_L.BRAM_FIFO18_ENARDEN"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_ENBWREN" to="BLK-TL-BRAM_L.BRAM_FIFO18_ENBWREN"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_FULL" to="BLK-TL-BRAM_L.BRAM_FIFO18_FULL"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT0" to="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT1" to="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT10" to="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT11" to="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT2" to="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT3" to="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT4" to="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT5" to="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT6" to="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT7" to="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT8" to="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT9" to="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_RDERR" to="BLK-TL-BRAM_L.BRAM_FIFO18_RDERR"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_REGCEAREGCE" to="BLK-TL-BRAM_L.BRAM_FIFO18_REGCEAREGCE"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_REGCEB" to="BLK-TL-BRAM_L.BRAM_FIFO18_REGCEB"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_REGCLKARDRCLK" to="BLK-TL-BRAM_L.BRAM_FIFO18_REGCLKARDRCLK"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_REGCLKB" to="BLK-TL-BRAM_L.BRAM_FIFO18_REGCLKB"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_RSTRAMARSTRAM" to="BLK-TL-BRAM_L.BRAM_FIFO18_RSTRAMARSTRAM"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_RSTRAMB" to="BLK-TL-BRAM_L.BRAM_FIFO18_RSTRAMB"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_RSTREGARSTREG" to="BLK-TL-BRAM_L.BRAM_FIFO18_RSTREGARSTREG"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_RSTREGB" to="BLK-TL-BRAM_L.BRAM_FIFO18_RSTREGB"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WEA0" to="BLK-TL-BRAM_L.BRAM_FIFO18_WEA0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WEA1" to="BLK-TL-BRAM_L.BRAM_FIFO18_WEA1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WEA2" to="BLK-TL-BRAM_L.BRAM_FIFO18_WEA2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WEA3" to="BLK-TL-BRAM_L.BRAM_FIFO18_WEA3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE0" to="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE1" to="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE2" to="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE3" to="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE4" to="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE5" to="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE6" to="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE7" to="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT0" to="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT1" to="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT10" to="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT11" to="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT2" to="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT3" to="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT4" to="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT5" to="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT6" to="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT7" to="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT8" to="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT9" to="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO18_WRERR" to="BLK-TL-BRAM_L.BRAM_FIFO18_WRERR"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL0" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL1" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL10" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL11" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL12" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL13" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL14" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL14"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL15" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL15"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL2" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL3" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL4" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL5" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL6" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL7" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL8" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL9" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU0" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU1" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU10" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU11" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU12" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU13" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU14" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU14"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU2" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU3" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU4" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU5" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU6" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU7" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU8" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU9" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL0" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL1" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL10" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL11" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL12" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL13" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL14" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL14"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL15" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL15"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL2" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL3" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL4" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL5" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL6" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL7" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL8" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL9" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU0" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU1" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU10" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU11" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU12" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU13" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU14" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU14"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU2" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU3" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU4" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU5" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU6" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU7" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU8" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU9" to="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ALMOSTEMPTY" to="BLK-TL-BRAM_L.BRAM_FIFO36_ALMOSTEMPTY"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ALMOSTFULL" to="BLK-TL-BRAM_L.BRAM_FIFO36_ALMOSTFULL"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEINA" to="BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEINA"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEINB" to="BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEINB"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEOUTA" to="BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEOUTA"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEOUTB" to="BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEOUTB"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_CLKARDCLKL" to="BLK-TL-BRAM_L.BRAM_FIFO36_CLKARDCLKL"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_CLKARDCLKU" to="BLK-TL-BRAM_L.BRAM_FIFO36_CLKARDCLKU"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_CLKBWRCLKL" to="BLK-TL-BRAM_L.BRAM_FIFO36_CLKBWRCLKL"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_CLKBWRCLKU" to="BLK-TL-BRAM_L.BRAM_FIFO36_CLKBWRCLKU"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DBITERR" to="BLK-TL-BRAM_L.BRAM_FIFO36_DBITERR"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL0" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL1" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL10" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL11" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL12" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL13" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL14" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL14"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL15" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL15"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL2" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL3" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL4" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL5" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL6" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL7" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL8" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL9" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU0" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU1" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU10" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU11" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU12" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU13" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU14" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU14"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU15" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU15"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU2" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU3" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU4" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU5" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU6" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU7" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU8" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU9" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL0" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL1" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL10" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL11" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL12" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL13" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL14" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL14"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL15" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL15"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL2" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL3" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL4" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL5" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL6" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL7" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL8" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL9" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU0" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU1" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU10" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU11" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU12" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU13" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU14" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU14"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU15" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU15"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU2" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU3" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU4" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU5" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU6" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU7" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU8" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU9" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIPADIPL0" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIPADIPL0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIPADIPL1" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIPADIPL1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIPADIPU0" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIPADIPU0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIPADIPU1" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIPADIPU1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIPBDIPL0" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIPBDIPL0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIPBDIPL1" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIPBDIPL1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIPBDIPU0" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIPBDIPU0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DIPBDIPU1" to="BLK-TL-BRAM_L.BRAM_FIFO36_DIPBDIPU1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL0" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL1" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL10" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL11" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL12" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL13" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL14" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL14"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL15" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL15"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL2" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL3" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL4" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL5" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL6" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL7" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL8" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL9" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU0" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU1" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU10" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU11" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU12" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU13" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU14" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU14"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU15" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU15"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU2" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU3" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU4" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU5" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU6" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU7" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU8" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU9" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL0" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL1" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL10" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL11" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL12" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL13" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL14" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL14"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL15" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL15"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL2" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL3" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL4" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL5" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL6" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL7" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL8" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL9" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU0" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU1" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU10" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU11" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU12" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU13" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU14" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU14"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU15" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU15"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU2" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU3" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU4" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU5" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU6" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU7" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU8" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU9" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOPADOPL0" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOPADOPL0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOPADOPL1" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOPADOPL1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOPADOPU0" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOPADOPU0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOPADOPU1" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOPADOPU1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOPBDOPL0" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOPBDOPL0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOPBDOPL1" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOPBDOPL1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOPBDOPU0" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOPBDOPU0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_DOPBDOPU1" to="BLK-TL-BRAM_L.BRAM_FIFO36_DOPBDOPU1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY0" to="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY1" to="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY2" to="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY3" to="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY4" to="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY5" to="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY6" to="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY7" to="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_EMPTY" to="BLK-TL-BRAM_L.BRAM_FIFO36_EMPTY"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ENARDENL" to="BLK-TL-BRAM_L.BRAM_FIFO36_ENARDENL"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ENARDENU" to="BLK-TL-BRAM_L.BRAM_FIFO36_ENARDENU"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ENBWRENL" to="BLK-TL-BRAM_L.BRAM_FIFO36_ENBWRENL"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_ENBWRENU" to="BLK-TL-BRAM_L.BRAM_FIFO36_ENBWRENU"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_FULL" to="BLK-TL-BRAM_L.BRAM_FIFO36_FULL"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_INJECTDBITERR" to="BLK-TL-BRAM_L.BRAM_FIFO36_INJECTDBITERR"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_INJECTSBITERR" to="BLK-TL-BRAM_L.BRAM_FIFO36_INJECTSBITERR"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT0" to="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT1" to="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT10" to="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT11" to="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT12" to="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT2" to="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT3" to="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT4" to="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT5" to="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT6" to="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT7" to="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT8" to="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT9" to="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RDERR" to="BLK-TL-BRAM_L.BRAM_FIFO36_RDERR"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_REGCEAREGCEL" to="BLK-TL-BRAM_L.BRAM_FIFO36_REGCEAREGCEL"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_REGCEAREGCEU" to="BLK-TL-BRAM_L.BRAM_FIFO36_REGCEAREGCEU"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_REGCEBL" to="BLK-TL-BRAM_L.BRAM_FIFO36_REGCEBL"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_REGCEBU" to="BLK-TL-BRAM_L.BRAM_FIFO36_REGCEBU"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_REGCLKARDRCLKL" to="BLK-TL-BRAM_L.BRAM_FIFO36_REGCLKARDRCLKL"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_REGCLKARDRCLKU" to="BLK-TL-BRAM_L.BRAM_FIFO36_REGCLKARDRCLKU"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_REGCLKBL" to="BLK-TL-BRAM_L.BRAM_FIFO36_REGCLKBL"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_REGCLKBU" to="BLK-TL-BRAM_L.BRAM_FIFO36_REGCLKBU"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMARSTRAMLRST" to="BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMARSTRAMLRST"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMARSTRAMU" to="BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMARSTRAMU"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMBL" to="BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMBL"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMBU" to="BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMBU"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RSTREGARSTREGL" to="BLK-TL-BRAM_L.BRAM_FIFO36_RSTREGARSTREGL"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RSTREGARSTREGU" to="BLK-TL-BRAM_L.BRAM_FIFO36_RSTREGARSTREGU"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RSTREGBL" to="BLK-TL-BRAM_L.BRAM_FIFO36_RSTREGBL"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_RSTREGBU" to="BLK-TL-BRAM_L.BRAM_FIFO36_RSTREGBU"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_SBITERR" to="BLK-TL-BRAM_L.BRAM_FIFO36_SBITERR"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTBRAMRST" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTBRAMRST"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT0" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT1" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT10" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT11" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT12" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT2" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT3" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT4" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT5" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT6" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT7" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT8" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT9" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTFLAGIN" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTFLAGIN"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN0" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN1" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN2" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN3" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN4" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTOFF" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTOFF"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT0" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT1" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT2" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT3" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT4" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDCNTOFF" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDCNTOFF"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS0" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS1" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS10" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS11" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS12" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS2" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS3" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS4" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS5" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS6" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS7" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS8" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS9" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWRCNTOFF" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWRCNTOFF"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS0" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS1" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS10" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS11" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS12" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS2" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS3" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS4" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS5" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS6" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS7" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS8" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS9" to="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEAL0" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEAL0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEAL1" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEAL1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEAL2" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEAL2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEAL3" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEAL3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEAU0" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEAU0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEAU1" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEAU1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEAU2" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEAU2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEAU3" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEAU3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL0" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL1" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL2" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL3" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL4" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL5" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL6" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL7" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU0" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU1" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU2" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU3" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU4" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU5" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU6" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU7" to="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT0" to="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT1" to="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT10" to="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT11" to="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT12" to="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT2" to="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT3" to="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT4" to="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT5" to="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT6" to="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT7" to="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT8" to="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT9" to="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_FIFO36_WRERR" to="BLK-TL-BRAM_L.BRAM_FIFO36_WRERR"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR0" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR1" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR10" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR11" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR12" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR13" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR2" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR3" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR4" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR5" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR6" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR7" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR8" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR9" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRATIEHIGH0" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRATIEHIGH0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRATIEHIGH1" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRATIEHIGH1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBTIEHIGH0" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBTIEHIGH0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBTIEHIGH1" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBTIEHIGH1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR0" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR1" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR10" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR11" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR12" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR13" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR2" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR3" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR4" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR5" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR6" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR7" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR8" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR9" to="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ALMOSTEMPTY" to="BLK-TL-BRAM_L.BRAM_RAMB18_ALMOSTEMPTY"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ALMOSTFULL" to="BLK-TL-BRAM_L.BRAM_RAMB18_ALMOSTFULL"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_CLKARDCLK" to="BLK-TL-BRAM_L.BRAM_RAMB18_CLKARDCLK"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_CLKBWRCLK" to="BLK-TL-BRAM_L.BRAM_RAMB18_CLKBWRCLK"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI0" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI1" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI10" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI11" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI12" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI13" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI14" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI14"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI15" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI15"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI2" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI3" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI4" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI5" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI6" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI7" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI8" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI9" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI0" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI1" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI10" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI11" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI12" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI13" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI14" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI14"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI15" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI15"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI2" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI3" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI4" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI5" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI6" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI7" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI8" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI9" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIPADIP0" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIPADIP0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIPADIP1" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIPADIP1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIPBDIP0" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIPBDIP0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DIPBDIP1" to="BLK-TL-BRAM_L.BRAM_RAMB18_DIPBDIP1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO0" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO1" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO10" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO11" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO12" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO13" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO14" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO14"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO15" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO15"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO2" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO3" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO4" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO5" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO6" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO7" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO8" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO9" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO0" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO1" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO10" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO11" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO12" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO12"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO13" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO13"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO14" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO14"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO15" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO15"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO2" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO3" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO4" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO5" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO6" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO7" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO8" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO9" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOPADOP0" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOPADOP0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOPADOP1" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOPADOP1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOPBDOP0" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOPBDOP0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_DOPBDOP1" to="BLK-TL-BRAM_L.BRAM_RAMB18_DOPBDOP1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_EMPTY" to="BLK-TL-BRAM_L.BRAM_RAMB18_EMPTY"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ENARDEN" to="BLK-TL-BRAM_L.BRAM_RAMB18_ENARDEN"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_ENBWREN" to="BLK-TL-BRAM_L.BRAM_RAMB18_ENBWREN"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_FULL" to="BLK-TL-BRAM_L.BRAM_RAMB18_FULL"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT0" to="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT1" to="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT10" to="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT11" to="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT2" to="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT3" to="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT4" to="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT5" to="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT6" to="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT7" to="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT8" to="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT9" to="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_RDERR" to="BLK-TL-BRAM_L.BRAM_RAMB18_RDERR"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_REGCEAREGCE" to="BLK-TL-BRAM_L.BRAM_RAMB18_REGCEAREGCE"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_REGCEB" to="BLK-TL-BRAM_L.BRAM_RAMB18_REGCEB"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_REGCLKARDRCLK" to="BLK-TL-BRAM_L.BRAM_RAMB18_REGCLKARDRCLK"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_REGCLKB" to="BLK-TL-BRAM_L.BRAM_RAMB18_REGCLKB"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_RSTRAMARSTRAM" to="BLK-TL-BRAM_L.BRAM_RAMB18_RSTRAMARSTRAM"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_RSTRAMB" to="BLK-TL-BRAM_L.BRAM_RAMB18_RSTRAMB"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_RSTREGARSTREG" to="BLK-TL-BRAM_L.BRAM_RAMB18_RSTREGARSTREG"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_RSTREGB" to="BLK-TL-BRAM_L.BRAM_RAMB18_RSTREGB"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WEA0" to="BLK-TL-BRAM_L.BRAM_RAMB18_WEA0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WEA1" to="BLK-TL-BRAM_L.BRAM_RAMB18_WEA1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WEA2" to="BLK-TL-BRAM_L.BRAM_RAMB18_WEA2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WEA3" to="BLK-TL-BRAM_L.BRAM_RAMB18_WEA3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE0" to="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE1" to="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE2" to="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE3" to="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE4" to="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE5" to="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE6" to="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE7" to="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT0" to="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT0"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT1" to="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT1"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT10" to="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT10"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT11" to="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT11"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT2" to="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT2"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT3" to="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT3"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT4" to="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT4"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT5" to="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT5"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT6" to="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT6"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT7" to="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT7"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT8" to="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT8"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT9" to="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT9"/>
            <direct from="BLK-TL-BRAM_L.BRAM_RAMB18_WRERR" to="BLK-TL-BRAM_L.BRAM_RAMB18_WRERR"/>
          </site>
        </equivalent_sites>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2">
          <fc_override fc_type="frac" fc_val="0.0" port_name="BRAM_FIFO36_CASCADEOUTA"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="BRAM_FIFO36_CASCADEINB"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="BRAM_FIFO36_CASCADEINA"/>
          <fc_override fc_type="frac" fc_val="0.0" port_name="BRAM_FIFO36_CASCADEOUTB"/>
        </fc>
        <pinlocations pattern="custom">
          <loc side="right">BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR0 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR1 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR10 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR11 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR12 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR13 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR2 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR3 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR4 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR5 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR6 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR7 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR8 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR9 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRATIEHIGH0 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRATIEHIGH1 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBTIEHIGH0 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBTIEHIGH1 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR0 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR1 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR10 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR11 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR12 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR13 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR2 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR3 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR4 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR5 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR6 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR7 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR8 BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR9 BLK-TL-BRAM_L.BRAM_FIFO18_ALMOSTEMPTY BLK-TL-BRAM_L.BRAM_FIFO18_ALMOSTFULL BLK-TL-BRAM_L.BRAM_FIFO18_CLKARDCLK BLK-TL-BRAM_L.BRAM_FIFO18_CLKBWRCLK BLK-TL-BRAM_L.BRAM_FIFO18_DIADI0 BLK-TL-BRAM_L.BRAM_FIFO18_DIADI12 BLK-TL-BRAM_L.BRAM_FIFO18_DIADI13 BLK-TL-BRAM_L.BRAM_FIFO18_DIADI14 BLK-TL-BRAM_L.BRAM_FIFO18_DIADI15 BLK-TL-BRAM_L.BRAM_FIFO18_DIADI4 BLK-TL-BRAM_L.BRAM_FIFO18_DIADI5 BLK-TL-BRAM_L.BRAM_FIFO18_DIADI6 BLK-TL-BRAM_L.BRAM_FIFO18_DIADI7 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI0 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI12 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI13 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI14 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI15 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI4 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI5 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI6 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI7 BLK-TL-BRAM_L.BRAM_FIFO18_DIPADIP0 BLK-TL-BRAM_L.BRAM_FIFO18_DIPADIP1 BLK-TL-BRAM_L.BRAM_FIFO18_DIPBDIP0 BLK-TL-BRAM_L.BRAM_FIFO18_DIPBDIP1 BLK-TL-BRAM_L.BRAM_FIFO18_DOADO0 BLK-TL-BRAM_L.BRAM_FIFO18_DOADO1 BLK-TL-BRAM_L.BRAM_FIFO18_DOADO10 BLK-TL-BRAM_L.BRAM_FIFO18_DOADO11 BLK-TL-BRAM_L.BRAM_FIFO18_DOADO12 BLK-TL-BRAM_L.BRAM_FIFO18_DOADO13 BLK-TL-BRAM_L.BRAM_FIFO18_DOADO14 BLK-TL-BRAM_L.BRAM_FIFO18_DOADO15 BLK-TL-BRAM_L.BRAM_FIFO18_DOADO2 BLK-TL-BRAM_L.BRAM_FIFO18_DOADO3 BLK-TL-BRAM_L.BRAM_FIFO18_DOADO4 BLK-TL-BRAM_L.BRAM_FIFO18_DOADO5 BLK-TL-BRAM_L.BRAM_FIFO18_DOADO6 BLK-TL-BRAM_L.BRAM_FIFO18_DOADO7 BLK-TL-BRAM_L.BRAM_FIFO18_DOADO8 BLK-TL-BRAM_L.BRAM_FIFO18_DOADO9 BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO0 BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO1 BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO10 BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO11 BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO12 BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO13 BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO14 BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO15 BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO2 BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO3 BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO4 BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO5 BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO6 BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO7 BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO8 BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO9 BLK-TL-BRAM_L.BRAM_FIFO18_DOPADOP0 BLK-TL-BRAM_L.BRAM_FIFO18_DOPADOP1 BLK-TL-BRAM_L.BRAM_FIFO18_DOPBDOP0 BLK-TL-BRAM_L.BRAM_FIFO18_DOPBDOP1 BLK-TL-BRAM_L.BRAM_FIFO18_EMPTY BLK-TL-BRAM_L.BRAM_FIFO18_ENARDEN BLK-TL-BRAM_L.BRAM_FIFO18_ENBWREN BLK-TL-BRAM_L.BRAM_FIFO18_FULL BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT0 BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT1 BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT10 BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT11 BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT2 BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT3 BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT4 BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT5 BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT6 BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT7 BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT8 BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT9 BLK-TL-BRAM_L.BRAM_FIFO18_RDERR BLK-TL-BRAM_L.BRAM_FIFO18_REGCEAREGCE BLK-TL-BRAM_L.BRAM_FIFO18_REGCEB BLK-TL-BRAM_L.BRAM_FIFO18_REGCLKARDRCLK BLK-TL-BRAM_L.BRAM_FIFO18_RSTRAMARSTRAM BLK-TL-BRAM_L.BRAM_FIFO18_RSTRAMB BLK-TL-BRAM_L.BRAM_FIFO18_RSTREGARSTREG BLK-TL-BRAM_L.BRAM_FIFO18_WEA0 BLK-TL-BRAM_L.BRAM_FIFO18_WEA1 BLK-TL-BRAM_L.BRAM_FIFO18_WEA2 BLK-TL-BRAM_L.BRAM_FIFO18_WEA3 BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE0 BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE1 BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE2 BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE3 BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE4 BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE5 BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE6 BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE7 BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT0 BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT1 BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT10 BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT11 BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT2 BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT3 BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT4 BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT5 BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT6 BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT7 BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT8 BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT9 BLK-TL-BRAM_L.BRAM_FIFO18_WRERR BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL0 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL1 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL10 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL11 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL12 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL13 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL14 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL15 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL2 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL3 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL4 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL5 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL6 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL7 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL8 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL9 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU0 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU1 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU10 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU11 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU12 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU13 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU14 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU2 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU3 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU4 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU5 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU6 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU7 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU8 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU9 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL0 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL1 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL10 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL11 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL12 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL13 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL14 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL15 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL2 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL3 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL4 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL5 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL6 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL7 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL8 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL9 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU0 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU1 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU10 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU11 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU12 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU13 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU14 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU2 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU3 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU4 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU5 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU6 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU7 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU8 BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU9 BLK-TL-BRAM_L.BRAM_FIFO36_ALMOSTEMPTY BLK-TL-BRAM_L.BRAM_FIFO36_ALMOSTFULL BLK-TL-BRAM_L.BRAM_FIFO36_CLKARDCLKL BLK-TL-BRAM_L.BRAM_FIFO36_CLKARDCLKU BLK-TL-BRAM_L.BRAM_FIFO36_CLKBWRCLKL BLK-TL-BRAM_L.BRAM_FIFO36_CLKBWRCLKU BLK-TL-BRAM_L.BRAM_FIFO36_DBITERR BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL0 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL12 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL13 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL14 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL15 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL4 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL5 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL6 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL7 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU0 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU1 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU10 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU11 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU12 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU13 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU14 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU15 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU2 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU3 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU4 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU5 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU6 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU7 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU8 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU9 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL0 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL12 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL13 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL14 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL15 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL4 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL5 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL6 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL7 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU0 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU1 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU10 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU11 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU12 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU13 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU14 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU15 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU2 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU3 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU4 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU5 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU6 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU7 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU8 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU9 BLK-TL-BRAM_L.BRAM_FIFO36_DIPADIPL0 BLK-TL-BRAM_L.BRAM_FIFO36_DIPADIPL1 BLK-TL-BRAM_L.BRAM_FIFO36_DIPADIPU0 BLK-TL-BRAM_L.BRAM_FIFO36_DIPADIPU1 BLK-TL-BRAM_L.BRAM_FIFO36_DIPBDIPL0 BLK-TL-BRAM_L.BRAM_FIFO36_DIPBDIPL1 BLK-TL-BRAM_L.BRAM_FIFO36_DIPBDIPU0 BLK-TL-BRAM_L.BRAM_FIFO36_DIPBDIPU1 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL0 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL1 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL10 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL11 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL12 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL13 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL14 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL15 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL2 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL3 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL4 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL5 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL6 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL7 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL8 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL9 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU0 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU1 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU10 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU11 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU12 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU13 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU14 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU15 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU2 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU3 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU4 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU5 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU6 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU7 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU8 BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU9 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL0 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL1 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL10 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL11 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL12 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL13 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL14 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL15 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL2 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL3 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL4 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL5 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL6 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL7 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL8 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL9 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU0 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU1 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU10 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU11 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU12 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU13 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU14 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU15 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU2 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU3 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU4 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU5 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU6 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU7 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU8 BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU9 BLK-TL-BRAM_L.BRAM_FIFO36_DOPADOPL0 BLK-TL-BRAM_L.BRAM_FIFO36_DOPADOPL1 BLK-TL-BRAM_L.BRAM_FIFO36_DOPADOPU0 BLK-TL-BRAM_L.BRAM_FIFO36_DOPADOPU1 BLK-TL-BRAM_L.BRAM_FIFO36_DOPBDOPL0 BLK-TL-BRAM_L.BRAM_FIFO36_DOPBDOPL1 BLK-TL-BRAM_L.BRAM_FIFO36_DOPBDOPU0 BLK-TL-BRAM_L.BRAM_FIFO36_DOPBDOPU1 BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY0 BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY1 BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY2 BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY3 BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY4 BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY5 BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY6 BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY7 BLK-TL-BRAM_L.BRAM_FIFO36_EMPTY BLK-TL-BRAM_L.BRAM_FIFO36_ENARDENL BLK-TL-BRAM_L.BRAM_FIFO36_ENARDENU BLK-TL-BRAM_L.BRAM_FIFO36_ENBWRENL BLK-TL-BRAM_L.BRAM_FIFO36_ENBWRENU BLK-TL-BRAM_L.BRAM_FIFO36_FULL BLK-TL-BRAM_L.BRAM_FIFO36_INJECTDBITERR BLK-TL-BRAM_L.BRAM_FIFO36_INJECTSBITERR BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT0 BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT1 BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT10 BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT11 BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT12 BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT2 BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT3 BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT4 BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT5 BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT6 BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT7 BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT8 BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT9 BLK-TL-BRAM_L.BRAM_FIFO36_RDERR BLK-TL-BRAM_L.BRAM_FIFO36_REGCEAREGCEL BLK-TL-BRAM_L.BRAM_FIFO36_REGCEAREGCEU BLK-TL-BRAM_L.BRAM_FIFO36_REGCEBL BLK-TL-BRAM_L.BRAM_FIFO36_REGCEBU BLK-TL-BRAM_L.BRAM_FIFO36_REGCLKARDRCLKL BLK-TL-BRAM_L.BRAM_FIFO36_REGCLKARDRCLKU BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMARSTRAMLRST BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMARSTRAMU BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMBL BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMBU BLK-TL-BRAM_L.BRAM_FIFO36_RSTREGARSTREGL BLK-TL-BRAM_L.BRAM_FIFO36_RSTREGARSTREGU BLK-TL-BRAM_L.BRAM_FIFO36_SBITERR BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT10 BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT11 BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT12 BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT6 BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT7 BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT8 BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT9 BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN0 BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN2 BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT0 BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT1 BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT2 BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT3 BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT4 BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS10 BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS11 BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS12 BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS6 BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS7 BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS8 BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS9 BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS10 BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS11 BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS12 BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS6 BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS7 BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS8 BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS9 BLK-TL-BRAM_L.BRAM_FIFO36_WEAL0 BLK-TL-BRAM_L.BRAM_FIFO36_WEAL1 BLK-TL-BRAM_L.BRAM_FIFO36_WEAL2 BLK-TL-BRAM_L.BRAM_FIFO36_WEAL3 BLK-TL-BRAM_L.BRAM_FIFO36_WEAU0 BLK-TL-BRAM_L.BRAM_FIFO36_WEAU1 BLK-TL-BRAM_L.BRAM_FIFO36_WEAU2 BLK-TL-BRAM_L.BRAM_FIFO36_WEAU3 BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL0 BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL1 BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL2 BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL3 BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL4 BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL5 BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL6 BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL7 BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU0 BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU1 BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU2 BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU3 BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU4 BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU5 BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU6 BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU7 BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT0 BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT1 BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT10 BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT11 BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT12 BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT2 BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT3 BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT4 BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT5 BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT6 BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT7 BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT8 BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT9 BLK-TL-BRAM_L.BRAM_FIFO36_WRERR BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR0 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR1 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR10 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR11 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR12 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR13 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR2 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR3 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR4 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR5 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR6 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR7 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR8 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR9 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRATIEHIGH0 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRATIEHIGH1 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBTIEHIGH0 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBTIEHIGH1 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR0 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR1 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR10 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR11 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR12 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR13 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR2 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR3 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR4 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR5 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR6 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR7 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR8 BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR9 BLK-TL-BRAM_L.BRAM_RAMB18_ALMOSTEMPTY BLK-TL-BRAM_L.BRAM_RAMB18_ALMOSTFULL BLK-TL-BRAM_L.BRAM_RAMB18_CLKARDCLK BLK-TL-BRAM_L.BRAM_RAMB18_CLKBWRCLK BLK-TL-BRAM_L.BRAM_RAMB18_DIADI0 BLK-TL-BRAM_L.BRAM_RAMB18_DIADI1 BLK-TL-BRAM_L.BRAM_RAMB18_DIADI10 BLK-TL-BRAM_L.BRAM_RAMB18_DIADI11 BLK-TL-BRAM_L.BRAM_RAMB18_DIADI12 BLK-TL-BRAM_L.BRAM_RAMB18_DIADI13 BLK-TL-BRAM_L.BRAM_RAMB18_DIADI14 BLK-TL-BRAM_L.BRAM_RAMB18_DIADI15 BLK-TL-BRAM_L.BRAM_RAMB18_DIADI2 BLK-TL-BRAM_L.BRAM_RAMB18_DIADI3 BLK-TL-BRAM_L.BRAM_RAMB18_DIADI4 BLK-TL-BRAM_L.BRAM_RAMB18_DIADI5 BLK-TL-BRAM_L.BRAM_RAMB18_DIADI6 BLK-TL-BRAM_L.BRAM_RAMB18_DIADI7 BLK-TL-BRAM_L.BRAM_RAMB18_DIADI8 BLK-TL-BRAM_L.BRAM_RAMB18_DIADI9 BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI0 BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI1 BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI10 BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI11 BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI12 BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI13 BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI14 BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI15 BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI2 BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI3 BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI4 BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI5 BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI6 BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI7 BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI8 BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI9 BLK-TL-BRAM_L.BRAM_RAMB18_DIPADIP0 BLK-TL-BRAM_L.BRAM_RAMB18_DIPADIP1 BLK-TL-BRAM_L.BRAM_RAMB18_DIPBDIP0 BLK-TL-BRAM_L.BRAM_RAMB18_DIPBDIP1 BLK-TL-BRAM_L.BRAM_RAMB18_DOADO0 BLK-TL-BRAM_L.BRAM_RAMB18_DOADO1 BLK-TL-BRAM_L.BRAM_RAMB18_DOADO10 BLK-TL-BRAM_L.BRAM_RAMB18_DOADO11 BLK-TL-BRAM_L.BRAM_RAMB18_DOADO12 BLK-TL-BRAM_L.BRAM_RAMB18_DOADO13 BLK-TL-BRAM_L.BRAM_RAMB18_DOADO14 BLK-TL-BRAM_L.BRAM_RAMB18_DOADO15 BLK-TL-BRAM_L.BRAM_RAMB18_DOADO2 BLK-TL-BRAM_L.BRAM_RAMB18_DOADO3 BLK-TL-BRAM_L.BRAM_RAMB18_DOADO4 BLK-TL-BRAM_L.BRAM_RAMB18_DOADO5 BLK-TL-BRAM_L.BRAM_RAMB18_DOADO6 BLK-TL-BRAM_L.BRAM_RAMB18_DOADO7 BLK-TL-BRAM_L.BRAM_RAMB18_DOADO8 BLK-TL-BRAM_L.BRAM_RAMB18_DOADO9 BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO0 BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO1 BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO10 BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO11 BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO12 BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO13 BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO14 BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO15 BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO2 BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO3 BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO4 BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO5 BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO6 BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO7 BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO8 BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO9 BLK-TL-BRAM_L.BRAM_RAMB18_DOPADOP0 BLK-TL-BRAM_L.BRAM_RAMB18_DOPADOP1 BLK-TL-BRAM_L.BRAM_RAMB18_DOPBDOP0 BLK-TL-BRAM_L.BRAM_RAMB18_DOPBDOP1 BLK-TL-BRAM_L.BRAM_RAMB18_EMPTY BLK-TL-BRAM_L.BRAM_RAMB18_ENARDEN BLK-TL-BRAM_L.BRAM_RAMB18_ENBWREN BLK-TL-BRAM_L.BRAM_RAMB18_FULL BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT0 BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT1 BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT10 BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT11 BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT2 BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT3 BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT4 BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT5 BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT6 BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT7 BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT8 BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT9 BLK-TL-BRAM_L.BRAM_RAMB18_RDERR BLK-TL-BRAM_L.BRAM_RAMB18_REGCEAREGCE BLK-TL-BRAM_L.BRAM_RAMB18_REGCEB BLK-TL-BRAM_L.BRAM_RAMB18_REGCLKARDRCLK BLK-TL-BRAM_L.BRAM_RAMB18_RSTRAMARSTRAM BLK-TL-BRAM_L.BRAM_RAMB18_RSTRAMB BLK-TL-BRAM_L.BRAM_RAMB18_RSTREGARSTREG BLK-TL-BRAM_L.BRAM_RAMB18_WEA0 BLK-TL-BRAM_L.BRAM_RAMB18_WEA1 BLK-TL-BRAM_L.BRAM_RAMB18_WEA2 BLK-TL-BRAM_L.BRAM_RAMB18_WEA3 BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE0 BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE1 BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE2 BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE3 BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE4 BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE5 BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE6 BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE7 BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT0 BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT1 BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT10 BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT11 BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT2 BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT3 BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT4 BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT5 BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT6 BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT7 BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT8 BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT9 BLK-TL-BRAM_L.BRAM_RAMB18_WRERR</loc>
          <loc side="bottom">BLK-TL-BRAM_L.BRAM_FIFO18_CLKBWRCLK BLK-TL-BRAM_L.BRAM_FIFO18_DIADI0 BLK-TL-BRAM_L.BRAM_FIFO18_DIADI12 BLK-TL-BRAM_L.BRAM_FIFO18_DIADI13 BLK-TL-BRAM_L.BRAM_FIFO18_DIADI14 BLK-TL-BRAM_L.BRAM_FIFO18_DIADI4 BLK-TL-BRAM_L.BRAM_FIFO18_DIADI5 BLK-TL-BRAM_L.BRAM_FIFO18_DIADI6 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI0 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI12 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI13 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI14 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI4 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI5 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI6 BLK-TL-BRAM_L.BRAM_FIFO18_DIPADIP1 BLK-TL-BRAM_L.BRAM_FIFO18_DIPBDIP1 BLK-TL-BRAM_L.BRAM_FIFO18_RSTRAMB BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEOUTA BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEOUTB BLK-TL-BRAM_L.BRAM_FIFO36_CLKBWRCLKL BLK-TL-BRAM_L.BRAM_FIFO36_CLKBWRCLKU BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL0 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL12 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL13 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL14 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL4 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL5 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL6 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU0 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL0 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL12 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL13 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL14 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL4 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL5 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL6 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU0 BLK-TL-BRAM_L.BRAM_FIFO36_DIPADIPL1 BLK-TL-BRAM_L.BRAM_FIFO36_DIPBDIPL1 BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMBL BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMBU BLK-TL-BRAM_L.BRAM_RAMB18_CLKBWRCLK BLK-TL-BRAM_L.BRAM_RAMB18_DIADI0 BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI0 BLK-TL-BRAM_L.BRAM_RAMB18_RSTRAMB</loc>
          <loc side="top">BLK-TL-BRAM_L.BRAM_FIFO18_DIADI1 BLK-TL-BRAM_L.BRAM_FIFO18_DIADI10 BLK-TL-BRAM_L.BRAM_FIFO18_DIADI11 BLK-TL-BRAM_L.BRAM_FIFO18_DIADI2 BLK-TL-BRAM_L.BRAM_FIFO18_DIADI3 BLK-TL-BRAM_L.BRAM_FIFO18_DIADI8 BLK-TL-BRAM_L.BRAM_FIFO18_DIADI9 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI1 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI10 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI11 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI2 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI3 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI8 BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI9 BLK-TL-BRAM_L.BRAM_FIFO18_REGCLKB BLK-TL-BRAM_L.BRAM_FIFO18_RSTREGB BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEINA BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEINB BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL1 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL10 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL11 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL2 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL3 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL8 BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL9 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL1 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL10 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL11 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL2 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL3 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL8 BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL9 BLK-TL-BRAM_L.BRAM_FIFO36_REGCLKBL BLK-TL-BRAM_L.BRAM_FIFO36_REGCLKBU BLK-TL-BRAM_L.BRAM_FIFO36_RSTREGBL BLK-TL-BRAM_L.BRAM_FIFO36_RSTREGBU BLK-TL-BRAM_L.BRAM_FIFO36_TSTBRAMRST BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT0 BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT1 BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT2 BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT3 BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT4 BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT5 BLK-TL-BRAM_L.BRAM_FIFO36_TSTFLAGIN BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN1 BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN3 BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN4 BLK-TL-BRAM_L.BRAM_FIFO36_TSTOFF BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDCNTOFF BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS0 BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS1 BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS2 BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS3 BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS4 BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS5 BLK-TL-BRAM_L.BRAM_FIFO36_TSTWRCNTOFF BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS0 BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS1 BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS2 BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS3 BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS4 BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS5 BLK-TL-BRAM_L.BRAM_RAMB18_REGCLKB BLK-TL-BRAM_L.BRAM_RAMB18_RSTREGB</loc>
        </pinlocations>
      </sub_tile>
      <switchblock_locations pattern="all"/>
    </tile>
    <tile name="SYN-IOPAD-0">
      <sub_tile capacity="1" name="SYN_IN_SUB_TILE">
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <equivalent_sites>
          <site pb_type="SYN-INPAD">
            <direct from="SYN_IN_SUB_TILE.inpad" to="SYN-INPAD.inpad"/>
          </site>
        </equivalent_sites>
        <output name="inpad" num_pins="1"/>
      </sub_tile>
    </tile>
    <tile name="SYN-IOPAD-1">
      <sub_tile capacity="1" name="SYN_IN_SUB_TILE">
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <equivalent_sites>
          <site pb_type="SYN-INPAD">
            <direct from="SYN_IN_SUB_TILE.inpad" to="SYN-INPAD.inpad"/>
          </site>
        </equivalent_sites>
        <output name="inpad" num_pins="1"/>
      </sub_tile>
    </tile>
    <tile name="SYN-IOPAD-2">
      <sub_tile capacity="1" name="SYN_IN_SUB_TILE">
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <equivalent_sites>
          <site pb_type="SYN-INPAD">
            <direct from="SYN_IN_SUB_TILE.inpad" to="SYN-INPAD.inpad"/>
          </site>
        </equivalent_sites>
        <output name="inpad" num_pins="1"/>
      </sub_tile>
    </tile>
    <tile name="SYN-IOPAD-3">
      <sub_tile capacity="1" name="SYN_IN_SUB_TILE">
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <equivalent_sites>
          <site pb_type="SYN-INPAD">
            <direct from="SYN_IN_SUB_TILE.inpad" to="SYN-INPAD.inpad"/>
          </site>
        </equivalent_sites>
        <output name="inpad" num_pins="1"/>
      </sub_tile>
    </tile>
    <tile name="SYN-IOPAD-4">
      <sub_tile capacity="1" name="SYN_IN_SUB_TILE">
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <equivalent_sites>
          <site pb_type="SYN-INPAD">
            <direct from="SYN_IN_SUB_TILE.inpad" to="SYN-INPAD.inpad"/>
          </site>
        </equivalent_sites>
        <output name="inpad" num_pins="1"/>
      </sub_tile>
    </tile>
    <tile name="SYN-IOPAD-5">
      <sub_tile capacity="1" name="SYN_IN_SUB_TILE">
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <equivalent_sites>
          <site pb_type="SYN-INPAD">
            <direct from="SYN_IN_SUB_TILE.inpad" to="SYN-INPAD.inpad"/>
          </site>
        </equivalent_sites>
        <output name="inpad" num_pins="1"/>
      </sub_tile>
    </tile>
    <tile name="SYN-IOPAD-6">
      <sub_tile capacity="1" name="SYN_IN_SUB_TILE">
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <equivalent_sites>
          <site pb_type="SYN-INPAD">
            <direct from="SYN_IN_SUB_TILE.inpad" to="SYN-INPAD.inpad"/>
          </site>
        </equivalent_sites>
        <output name="inpad" num_pins="1"/>
      </sub_tile>
    </tile>
    <tile name="SYN-IOPAD-7">
      <sub_tile capacity="1" name="SYN_IN_SUB_TILE">
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <equivalent_sites>
          <site pb_type="SYN-INPAD">
            <direct from="SYN_IN_SUB_TILE.inpad" to="SYN-INPAD.inpad"/>
          </site>
        </equivalent_sites>
        <output name="inpad" num_pins="1"/>
      </sub_tile>
    </tile>
    <tile name="SYN-IOPAD-8">
      <sub_tile capacity="1" name="SYN_IN_SUB_TILE">
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <equivalent_sites>
          <site pb_type="SYN-INPAD">
            <direct from="SYN_IN_SUB_TILE.inpad" to="SYN-INPAD.inpad"/>
          </site>
        </equivalent_sites>
        <output name="inpad" num_pins="1"/>
      </sub_tile>
    </tile>
    <tile name="SYN-IOPAD-9">
      <sub_tile capacity="1" name="SYN_IN_SUB_TILE">
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <equivalent_sites>
          <site pb_type="SYN-INPAD">
            <direct from="SYN_IN_SUB_TILE.inpad" to="SYN-INPAD.inpad"/>
          </site>
        </equivalent_sites>
        <output name="inpad" num_pins="1"/>
      </sub_tile>
    </tile>
    <tile name="SYN-IOPAD-10">
      <sub_tile capacity="1" name="SYN_IN_SUB_TILE">
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <equivalent_sites>
          <site pb_type="SYN-INPAD">
            <direct from="SYN_IN_SUB_TILE.inpad" to="SYN-INPAD.inpad"/>
          </site>
        </equivalent_sites>
        <output name="inpad" num_pins="1"/>
      </sub_tile>
    </tile>
    <tile name="SYN-IOPAD-11">
      <sub_tile capacity="1" name="SYN_IN_SUB_TILE">
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <equivalent_sites>
          <site pb_type="SYN-INPAD">
            <direct from="SYN_IN_SUB_TILE.inpad" to="SYN-INPAD.inpad"/>
          </site>
        </equivalent_sites>
        <output name="inpad" num_pins="1"/>
      </sub_tile>
    </tile>
    <tile name="SYN-IOPAD-12">
      <sub_tile capacity="1" name="SYN_IN_SUB_TILE">
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <equivalent_sites>
          <site pb_type="SYN-INPAD">
            <direct from="SYN_IN_SUB_TILE.inpad" to="SYN-INPAD.inpad"/>
          </site>
        </equivalent_sites>
        <output name="inpad" num_pins="1"/>
      </sub_tile>
    </tile>
    <tile name="SYN-IOPAD-13">
      <sub_tile capacity="1" name="SYN_IN_SUB_TILE">
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <equivalent_sites>
          <site pb_type="SYN-INPAD">
            <direct from="SYN_IN_SUB_TILE.inpad" to="SYN-INPAD.inpad"/>
          </site>
        </equivalent_sites>
        <output name="inpad" num_pins="1"/>
      </sub_tile>
    </tile>
    <tile name="SYN-IOPAD-14">
      <sub_tile capacity="1" name="SYN_IN_SUB_TILE">
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <equivalent_sites>
          <site pb_type="SYN-INPAD">
            <direct from="SYN_IN_SUB_TILE.inpad" to="SYN-INPAD.inpad"/>
          </site>
        </equivalent_sites>
        <output name="inpad" num_pins="1"/>
      </sub_tile>
    </tile>
    <tile name="SYN-IOPAD-15">
      <sub_tile capacity="1" name="SYN_IN_SUB_TILE">
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <equivalent_sites>
          <site pb_type="SYN-INPAD">
            <direct from="SYN_IN_SUB_TILE.inpad" to="SYN-INPAD.inpad"/>
          </site>
        </equivalent_sites>
        <output name="inpad" num_pins="1"/>
      </sub_tile>
    </tile>
    <tile name="SYN-IOPAD-16">
      <sub_tile capacity="1" name="SYN_IN_SUB_TILE">
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <equivalent_sites>
          <site pb_type="SYN-INPAD">
            <direct from="SYN_IN_SUB_TILE.inpad" to="SYN-INPAD.inpad"/>
          </site>
        </equivalent_sites>
        <output name="inpad" num_pins="1"/>
      </sub_tile>
    </tile>
    <tile name="SYN-IOPAD-17">
      <sub_tile capacity="1" name="SYN_IN_SUB_TILE">
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <equivalent_sites>
          <site pb_type="SYN-INPAD">
            <direct from="SYN_IN_SUB_TILE.inpad" to="SYN-INPAD.inpad"/>
          </site>
        </equivalent_sites>
        <output name="inpad" num_pins="1"/>
      </sub_tile>
    </tile>
    <tile name="SYN-IOPAD-18">
      <sub_tile capacity="1" name="SYN_OUT_SUB_TILE">
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <equivalent_sites>
          <site pb_type="SYN-OUTPAD">
            <direct from="SYN_OUT_SUB_TILE.outpad" to="SYN-OUTPAD.outpad"/>
          </site>
        </equivalent_sites>
        <input name="outpad" num_pins="1"/>
      </sub_tile>
    </tile>
    <tile name="SYN-IOPAD-19">
      <sub_tile capacity="1" name="SYN_OUT_SUB_TILE">
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <equivalent_sites>
          <site pb_type="SYN-OUTPAD">
            <direct from="SYN_OUT_SUB_TILE.outpad" to="SYN-OUTPAD.outpad"/>
          </site>
        </equivalent_sites>
        <input name="outpad" num_pins="1"/>
      </sub_tile>
    </tile>
    <tile name="SYN-IOPAD-20">
      <sub_tile capacity="1" name="SYN_OUT_SUB_TILE">
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <equivalent_sites>
          <site pb_type="SYN-OUTPAD">
            <direct from="SYN_OUT_SUB_TILE.outpad" to="SYN-OUTPAD.outpad"/>
          </site>
        </equivalent_sites>
        <input name="outpad" num_pins="1"/>
      </sub_tile>
    </tile>
    <tile name="SYN-IOPAD-21">
      <sub_tile capacity="1" name="SYN_OUT_SUB_TILE">
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <equivalent_sites>
          <site pb_type="SYN-OUTPAD">
            <direct from="SYN_OUT_SUB_TILE.outpad" to="SYN-OUTPAD.outpad"/>
          </site>
        </equivalent_sites>
        <input name="outpad" num_pins="1"/>
      </sub_tile>
    </tile>
    <tile name="SYN-IOPAD-22">
      <sub_tile capacity="1" name="SYN_OUT_SUB_TILE">
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <equivalent_sites>
          <site pb_type="SYN-OUTPAD">
            <direct from="SYN_OUT_SUB_TILE.outpad" to="SYN-OUTPAD.outpad"/>
          </site>
        </equivalent_sites>
        <input name="outpad" num_pins="1"/>
      </sub_tile>
    </tile>
    <tile name="SYN-IOPAD-23">
      <sub_tile capacity="1" name="SYN_OUT_SUB_TILE">
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <equivalent_sites>
          <site pb_type="SYN-OUTPAD">
            <direct from="SYN_OUT_SUB_TILE.outpad" to="SYN-OUTPAD.outpad"/>
          </site>
        </equivalent_sites>
        <input name="outpad" num_pins="1"/>
      </sub_tile>
    </tile>
    <tile name="SYN-IOPAD-24">
      <sub_tile capacity="1" name="SYN_OUT_SUB_TILE">
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <equivalent_sites>
          <site pb_type="SYN-OUTPAD">
            <direct from="SYN_OUT_SUB_TILE.outpad" to="SYN-OUTPAD.outpad"/>
          </site>
        </equivalent_sites>
        <input name="outpad" num_pins="1"/>
      </sub_tile>
    </tile>
    <tile name="SYN-IOPAD-25">
      <sub_tile capacity="1" name="SYN_OUT_SUB_TILE">
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <equivalent_sites>
          <site pb_type="SYN-OUTPAD">
            <direct from="SYN_OUT_SUB_TILE.outpad" to="SYN-OUTPAD.outpad"/>
          </site>
        </equivalent_sites>
        <input name="outpad" num_pins="1"/>
      </sub_tile>
    </tile>
    <tile name="SYN-IOPAD-26">
      <sub_tile capacity="1" name="SYN_OUT_SUB_TILE">
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <equivalent_sites>
          <site pb_type="SYN-OUTPAD">
            <direct from="SYN_OUT_SUB_TILE.outpad" to="SYN-OUTPAD.outpad"/>
          </site>
        </equivalent_sites>
        <input name="outpad" num_pins="1"/>
      </sub_tile>
    </tile>
    <tile name="SYN-IOPAD-27">
      <sub_tile capacity="1" name="SYN_OUT_SUB_TILE">
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <equivalent_sites>
          <site pb_type="SYN-OUTPAD">
            <direct from="SYN_OUT_SUB_TILE.outpad" to="SYN-OUTPAD.outpad"/>
          </site>
        </equivalent_sites>
        <input name="outpad" num_pins="1"/>
      </sub_tile>
    </tile>
    <tile name="SYN-IOPAD-28">
      <sub_tile capacity="1" name="SYN_OUT_SUB_TILE">
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <equivalent_sites>
          <site pb_type="SYN-OUTPAD">
            <direct from="SYN_OUT_SUB_TILE.outpad" to="SYN-OUTPAD.outpad"/>
          </site>
        </equivalent_sites>
        <input name="outpad" num_pins="1"/>
      </sub_tile>
    </tile>
    <tile name="SYN-IOPAD-29">
      <sub_tile capacity="1" name="SYN_OUT_SUB_TILE">
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <equivalent_sites>
          <site pb_type="SYN-OUTPAD">
            <direct from="SYN_OUT_SUB_TILE.outpad" to="SYN-OUTPAD.outpad"/>
          </site>
        </equivalent_sites>
        <input name="outpad" num_pins="1"/>
      </sub_tile>
    </tile>
    <tile name="SYN-IOPAD-30">
      <sub_tile capacity="1" name="SYN_OUT_SUB_TILE">
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <equivalent_sites>
          <site pb_type="SYN-OUTPAD">
            <direct from="SYN_OUT_SUB_TILE.outpad" to="SYN-OUTPAD.outpad"/>
          </site>
        </equivalent_sites>
        <input name="outpad" num_pins="1"/>
      </sub_tile>
    </tile>
    <tile name="SYN-IOPAD-31">
      <sub_tile capacity="1" name="SYN_OUT_SUB_TILE">
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <equivalent_sites>
          <site pb_type="SYN-OUTPAD">
            <direct from="SYN_OUT_SUB_TILE.outpad" to="SYN-OUTPAD.outpad"/>
          </site>
        </equivalent_sites>
        <input name="outpad" num_pins="1"/>
      </sub_tile>
    </tile>
    <tile name="SYN-IOPAD-32">
      <sub_tile capacity="1" name="SYN_OUT_SUB_TILE">
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <equivalent_sites>
          <site pb_type="SYN-OUTPAD">
            <direct from="SYN_OUT_SUB_TILE.outpad" to="SYN-OUTPAD.outpad"/>
          </site>
        </equivalent_sites>
        <input name="outpad" num_pins="1"/>
      </sub_tile>
    </tile>
    <tile name="SYN-IOPAD-33">
      <sub_tile capacity="1" name="SYN_OUT_SUB_TILE">
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <equivalent_sites>
          <site pb_type="SYN-OUTPAD">
            <direct from="SYN_OUT_SUB_TILE.outpad" to="SYN-OUTPAD.outpad"/>
          </site>
        </equivalent_sites>
        <input name="outpad" num_pins="1"/>
      </sub_tile>
    </tile>
    <tile name="SYN-IOPAD-34">
      <sub_tile capacity="1" name="SYN_OUT_SUB_TILE">
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <equivalent_sites>
          <site pb_type="SYN-OUTPAD">
            <direct from="SYN_OUT_SUB_TILE.outpad" to="SYN-OUTPAD.outpad"/>
          </site>
        </equivalent_sites>
        <input name="outpad" num_pins="1"/>
      </sub_tile>
    </tile>
    <tile name="SYN-VCC">
      <sub_tile name="SYN-VCC">
        <equivalent_sites>
          <site pb_type="SYN-VCC">
            <direct from="SYN-VCC.VCC" to="SYN-VCC.VCC"/>
          </site>
        </equivalent_sites>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <output name="VCC" num_pins="1"/>
      </sub_tile>
    </tile>
    <tile name="SYN-GND">
      <sub_tile name="SYN-GND">
        <equivalent_sites>
          <site pb_type="SYN-GND">
            <direct from="SYN-GND.GND" to="SYN-GND.GND"/>
          </site>
        </equivalent_sites>
        <fc in_type="abs" in_val="2" out_type="abs" out_val="2"/>
        <output name="GND" num_pins="1"/>
      </sub_tile>
    </tile>
  </tiles>
  <complexblocklist>
    <pb_type name="BLK-TL-SLICEL">
      <clock name="CLK" num_pins="1"/>
      <input name="A1" num_pins="1"/>
      <input name="A2" num_pins="1"/>
      <input name="A3" num_pins="1"/>
      <input name="A4" num_pins="1"/>
      <input name="A5" num_pins="1"/>
      <input name="A6" num_pins="1"/>
      <input name="AX" num_pins="1"/>
      <input name="B1" num_pins="1"/>
      <input name="B2" num_pins="1"/>
      <input name="B3" num_pins="1"/>
      <input name="B4" num_pins="1"/>
      <input name="B5" num_pins="1"/>
      <input name="B6" num_pins="1"/>
      <input name="BX" num_pins="1"/>
      <input name="C1" num_pins="1"/>
      <input name="C2" num_pins="1"/>
      <input name="C3" num_pins="1"/>
      <input name="C4" num_pins="1"/>
      <input name="C5" num_pins="1"/>
      <input name="C6" num_pins="1"/>
      <input name="CE" num_pins="1"/>
      <input name="CIN" num_pins="1"/>
      <input name="CX" num_pins="1"/>
      <input name="D1" num_pins="1"/>
      <input name="D2" num_pins="1"/>
      <input name="D3" num_pins="1"/>
      <input name="D4" num_pins="1"/>
      <input name="D5" num_pins="1"/>
      <input name="D6" num_pins="1"/>
      <input name="DX" num_pins="1"/>
      <input name="SR" num_pins="1"/>
      <output name="A" num_pins="1"/>
      <output name="AMUX" num_pins="1"/>
      <output name="AQ" num_pins="1"/>
      <output name="B" num_pins="1"/>
      <output name="BMUX" num_pins="1"/>
      <output name="BQ" num_pins="1"/>
      <output name="C" num_pins="1"/>
      <output name="CMUX" num_pins="1"/>
      <output name="COUT" num_pins="1"/>
      <output name="CQ" num_pins="1"/>
      <output name="D" num_pins="1"/>
      <output name="DMUX" num_pins="1"/>
      <output name="DQ" num_pins="1"/>
      <pb_type name="SLICEL0" num_pb="1">
        <clock name="CLK" num_pins="1"/>
        <input name="A1" num_pins="1"/>
        <input name="A2" num_pins="1"/>
        <input name="A3" num_pins="1"/>
        <input name="A4" num_pins="1"/>
        <input name="A5" num_pins="1"/>
        <input name="A6" num_pins="1"/>
        <input name="AX" num_pins="1"/>
        <input name="B1" num_pins="1"/>
        <input name="B2" num_pins="1"/>
        <input name="B3" num_pins="1"/>
        <input name="B4" num_pins="1"/>
        <input name="B5" num_pins="1"/>
        <input name="B6" num_pins="1"/>
        <input name="BX" num_pins="1"/>
        <input name="C1" num_pins="1"/>
        <input name="C2" num_pins="1"/>
        <input name="C3" num_pins="1"/>
        <input name="C4" num_pins="1"/>
        <input name="C5" num_pins="1"/>
        <input name="C6" num_pins="1"/>
        <input name="CE" num_pins="1"/>
        <input name="CIN" num_pins="1"/>
        <input name="CX" num_pins="1"/>
        <input name="D1" num_pins="1"/>
        <input name="D2" num_pins="1"/>
        <input name="D3" num_pins="1"/>
        <input name="D4" num_pins="1"/>
        <input name="D5" num_pins="1"/>
        <input name="D6" num_pins="1"/>
        <input name="DX" num_pins="1"/>
        <input name="SR" num_pins="1"/>
        <output name="A" num_pins="1"/>
        <output name="AMUX" num_pins="1"/>
        <output name="AQ" num_pins="1"/>
        <output name="B" num_pins="1"/>
        <output name="BMUX" num_pins="1"/>
        <output name="BQ" num_pins="1"/>
        <output name="C" num_pins="1"/>
        <output name="CMUX" num_pins="1"/>
        <output name="COUT" num_pins="1"/>
        <output name="CQ" num_pins="1"/>
        <output name="D" num_pins="1"/>
        <output name="DMUX" num_pins="1"/>
        <output name="DQ" num_pins="1"/>
        <pb_type name="COMMON_LUT_AND_F78MUX" num_pb="1">
          <input name="A1" num_pins="1"/>
          <input name="A2" num_pins="1"/>
          <input name="A3" num_pins="1"/>
          <input name="A4" num_pins="1"/>
          <input name="A5" num_pins="1"/>
          <input name="A6" num_pins="1"/>
          <input name="AX" num_pins="1"/>
          <input name="B1" num_pins="1"/>
          <input name="B2" num_pins="1"/>
          <input name="B3" num_pins="1"/>
          <input name="B4" num_pins="1"/>
          <input name="B5" num_pins="1"/>
          <input name="B6" num_pins="1"/>
          <input name="BX" num_pins="1"/>
          <input name="C1" num_pins="1"/>
          <input name="C2" num_pins="1"/>
          <input name="C3" num_pins="1"/>
          <input name="C4" num_pins="1"/>
          <input name="C5" num_pins="1"/>
          <input name="C6" num_pins="1"/>
          <input name="CX" num_pins="1"/>
          <input name="D1" num_pins="1"/>
          <input name="D2" num_pins="1"/>
          <input name="D3" num_pins="1"/>
          <input name="D4" num_pins="1"/>
          <input name="D5" num_pins="1"/>
          <input name="D6" num_pins="1"/>
          <output name="AO5" num_pins="1"/>
          <output name="AO6" num_pins="1"/>
          <output name="BO5" num_pins="1"/>
          <output name="BO6" num_pins="1"/>
          <output name="CO5" num_pins="1"/>
          <output name="CO6" num_pins="1"/>
          <output name="DO5" num_pins="1"/>
          <output name="DO6" num_pins="1"/>
          <output name="F7AMUX_O" num_pins="1"/>
          <output name="F7BMUX_O" num_pins="1"/>
          <output name="F8MUX_O" num_pins="1"/>
          <pb_type name="ALUT" num_pb="1">
            <input name="A1" num_pins="1"/>
            <input name="A2" num_pins="1"/>
            <input name="A3" num_pins="1"/>
            <input name="A4" num_pins="1"/>
            <input name="A5" num_pins="1"/>
            <input name="A6" num_pins="1"/>
            <output name="O5" num_pins="1"/>
            <output name="O6" num_pins="1"/>
            <mode name="ALUT-LUT5_MUX">
              <pb_type blif_model=".names" class="lut" name="A5LUT" num_pb="2">
                <input name="in" num_pins="5" port_class="lut_in"/>
                <output name="out" num_pins="1" port_class="lut_out"/>
                <delay_matrix in_port="A5LUT.in" out_port="A5LUT.out" type="max">
      {iopath_A1_O5}
      {iopath_A2_O5}
      {iopath_A3_O5}
      {iopath_A4_O5}
      {iopath_A5_O5}
     </delay_matrix>
                <delay_matrix in_port="A5LUT.in" out_port="A5LUT.out" type="min">
      {iopath_A1_O5}
      {iopath_A2_O5}
      {iopath_A3_O5}
      {iopath_A4_O5}
      {iopath_A5_O5}
     </delay_matrix>
                <metadata>
                  <meta name="type">bel</meta>
                  <meta name="subtype">lut</meta>
                </metadata>
              </pb_type>
              <pb_type blif_model=".subckt MUXF6" name="F6MUX" num_pb="1">
                <input name="I0" num_pins="1"/>
                <input name="I1" num_pins="1"/>
                <input name="S" num_pins="1"/>
                <output name="O" num_pins="1"/>
                <delay_constant in_port="F6MUX.I0" max="10e-12" out_port="F6MUX.O"/>
                <delay_constant in_port="F6MUX.I1" max="10e-12" out_port="F6MUX.O"/>
                <delay_constant in_port="F6MUX.S" max="10e-12" out_port="F6MUX.O"/>
                <metadata>
                  <meta name="type">bel</meta>
                  <meta name="subtype">mux</meta>
                </metadata>
              </pb_type>
              <interconnect>
                <!-- LUT5 (upper) -> O6 -->
                <!-- LUT5 (lower) -> O5 -->
                <!-- MUX used for LUT6 -->
                <!-- LUT outputs -->
                <direct input="ALUT.A1" name="ALUT_A1_0" output="A5LUT[0].in[0]"/>
                <direct input="ALUT.A2" name="ALUT_A2_0" output="A5LUT[0].in[1]"/>
                <direct input="ALUT.A3" name="ALUT_A3_0" output="A5LUT[0].in[2]"/>
                <direct input="ALUT.A4" name="ALUT_A4_0" output="A5LUT[0].in[3]"/>
                <direct input="ALUT.A5" name="ALUT_A5_0" output="A5LUT[0].in[4]"/>
                <direct input="ALUT.A1" name="ALUT_A1_1" output="A5LUT[1].in[0]"/>
                <direct input="ALUT.A2" name="ALUT_A2_1" output="A5LUT[1].in[1]"/>
                <direct input="ALUT.A3" name="ALUT_A3_1" output="A5LUT[1].in[2]"/>
                <direct input="ALUT.A4" name="ALUT_A4_1" output="A5LUT[1].in[3]"/>
                <direct input="ALUT.A5" name="ALUT_A5_1" output="A5LUT[1].in[4]"/>
                <direct input="A5LUT[0].out" name="O5" output="ALUT.O5">
                  <pack_pattern in_port="A5LUT[0].out" name="LUT_to_FF_FDSE" out_port="ALUT.O5"/>
                  <pack_pattern in_port="A5LUT[0].out" name="LUT_to_FF_FDRE" out_port="ALUT.O5"/>
                  <pack_pattern in_port="A5LUT[0].out" name="LUT_to_FF_FDCE" out_port="ALUT.O5"/>
                  <pack_pattern in_port="A5LUT[0].out" name="LUT_to_FF_FDPE" out_port="ALUT.O5"/>
                </direct>
                <mux input="A5LUT[1].out F6MUX.O" name="O6" output="ALUT.O6">
                  <pack_pattern in_port="A5LUT[1].out" name="LUT_to_FF_FDSE" out_port="ALUT.O6"/>
                  <pack_pattern in_port="A5LUT[1].out" name="LUT_to_FF_FDRE" out_port="ALUT.O6"/>
                  <pack_pattern in_port="A5LUT[1].out" name="LUT_to_FF_FDPE" out_port="ALUT.O6"/>
                  <pack_pattern in_port="A5LUT[1].out" name="LUT_to_FF_FDCE" out_port="ALUT.O6"/>
                  <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDSE" out_port="ALUT.O6"/>
                  <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDRE" out_port="ALUT.O6"/>
                  <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDPE" out_port="ALUT.O6"/>
                  <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDCE" out_port="ALUT.O6"/>
                  <pack_pattern in_port="F6MUX.O" name="LUT5toLUT6" out_port="ALUT.O6"/>
                  <pack_pattern in_port="F6MUX.O" name="LUT5toLUT7" out_port="ALUT.O6"/>
                  <pack_pattern in_port="F6MUX.O" name="LUT5toLUT8" out_port="ALUT.O6"/>
                </mux>
                <direct input="A5LUT[0].out" name="F6MUX_I0" output="F6MUX.I0">
                  <pack_pattern in_port="A5LUT[0].out" name="LUT5toLUT6" out_port="F6MUX.I0"/>
                  <pack_pattern in_port="A5LUT[0].out" name="LUT5toLUT7" out_port="F6MUX.I0"/>
                  <pack_pattern in_port="A5LUT[0].out" name="LUT5toLUT8" out_port="F6MUX.I0"/>
                </direct>
                <direct input="A5LUT[1].out" name="F6MUX_I1" output="F6MUX.I1">
                  <pack_pattern in_port="A5LUT[1].out" name="LUT5toLUT6" out_port="F6MUX.I1"/>
                  <pack_pattern in_port="A5LUT[1].out" name="LUT5toLUT7" out_port="F6MUX.I1"/>
                  <pack_pattern in_port="A5LUT[1].out" name="LUT5toLUT8" out_port="F6MUX.I1"/>
                </direct>
                <direct input="ALUT.A6" name="F6MUX_S" output="F6MUX.S"/>
              </interconnect>
              <metadata>
                <meta name="fasm_type">SPLIT_LUT</meta>
                <meta name="fasm_lut">
       ALUT.INIT[31:0] = A5LUT[0]
       ALUT.INIT[63:32] = A5LUT[1]
     </meta>
              </metadata>
            </mode>
            <metadata>
              <meta name="type">block</meta>
              <meta name="subtype">ignore</meta>
            </metadata>
          </pb_type>
          <pb_type name="BLUT" num_pb="1">
            <input name="A1" num_pins="1"/>
            <input name="A2" num_pins="1"/>
            <input name="A3" num_pins="1"/>
            <input name="A4" num_pins="1"/>
            <input name="A5" num_pins="1"/>
            <input name="A6" num_pins="1"/>
            <output name="O5" num_pins="1"/>
            <output name="O6" num_pins="1"/>
            <mode name="BLUT-LUT5_MUX">
              <pb_type blif_model=".names" class="lut" name="B5LUT" num_pb="2">
                <input name="in" num_pins="5" port_class="lut_in"/>
                <output name="out" num_pins="1" port_class="lut_out"/>
                <delay_matrix in_port="B5LUT.in" out_port="B5LUT.out" type="max">
      {iopath_A1_O5}
      {iopath_A2_O5}
      {iopath_A3_O5}
      {iopath_A4_O5}
      {iopath_A5_O5}
     </delay_matrix>
                <delay_matrix in_port="B5LUT.in" out_port="B5LUT.out" type="min">
      {iopath_A1_O5}
      {iopath_A2_O5}
      {iopath_A3_O5}
      {iopath_A4_O5}
      {iopath_A5_O5}
     </delay_matrix>
                <metadata>
                  <meta name="type">bel</meta>
                  <meta name="subtype">lut</meta>
                </metadata>
              </pb_type>
              <pb_type blif_model=".subckt MUXF6" name="F6MUX" num_pb="1">
                <input name="I0" num_pins="1"/>
                <input name="I1" num_pins="1"/>
                <input name="S" num_pins="1"/>
                <output name="O" num_pins="1"/>
                <delay_constant in_port="F6MUX.I0" max="10e-12" out_port="F6MUX.O"/>
                <delay_constant in_port="F6MUX.I1" max="10e-12" out_port="F6MUX.O"/>
                <delay_constant in_port="F6MUX.S" max="10e-12" out_port="F6MUX.O"/>
                <metadata>
                  <meta name="type">bel</meta>
                  <meta name="subtype">mux</meta>
                </metadata>
              </pb_type>
              <interconnect>
                <!-- LUT5 (upper) -> O6 -->
                <!-- LUT5 (lower) -> O5 -->
                <!-- MUX used for LUT6 -->
                <!-- LUT outputs -->
                <direct input="BLUT.A1" name="BLUT_A1_0" output="B5LUT[0].in[0]"/>
                <direct input="BLUT.A2" name="BLUT_A2_0" output="B5LUT[0].in[1]"/>
                <direct input="BLUT.A3" name="BLUT_A3_0" output="B5LUT[0].in[2]"/>
                <direct input="BLUT.A4" name="BLUT_A4_0" output="B5LUT[0].in[3]"/>
                <direct input="BLUT.A5" name="BLUT_A5_0" output="B5LUT[0].in[4]"/>
                <direct input="BLUT.A1" name="BLUT_A1_1" output="B5LUT[1].in[0]"/>
                <direct input="BLUT.A2" name="BLUT_A2_1" output="B5LUT[1].in[1]"/>
                <direct input="BLUT.A3" name="BLUT_A3_1" output="B5LUT[1].in[2]"/>
                <direct input="BLUT.A4" name="BLUT_A4_1" output="B5LUT[1].in[3]"/>
                <direct input="BLUT.A5" name="BLUT_A5_1" output="B5LUT[1].in[4]"/>
                <direct input="B5LUT[0].out" name="O5" output="BLUT.O5">
                  <pack_pattern in_port="B5LUT[0].out" name="LUT_to_FF_FDSE" out_port="BLUT.O5"/>
                  <pack_pattern in_port="B5LUT[0].out" name="LUT_to_FF_FDRE" out_port="BLUT.O5"/>
                  <pack_pattern in_port="B5LUT[0].out" name="LUT_to_FF_FDCE" out_port="BLUT.O5"/>
                  <pack_pattern in_port="B5LUT[0].out" name="LUT_to_FF_FDPE" out_port="BLUT.O5"/>
                </direct>
                <mux input="B5LUT[1].out F6MUX.O" name="O6" output="BLUT.O6">
                  <pack_pattern in_port="B5LUT[1].out" name="LUT_to_FF_FDSE" out_port="BLUT.O6"/>
                  <pack_pattern in_port="B5LUT[1].out" name="LUT_to_FF_FDRE" out_port="BLUT.O6"/>
                  <pack_pattern in_port="B5LUT[1].out" name="LUT_to_FF_FDPE" out_port="BLUT.O6"/>
                  <pack_pattern in_port="B5LUT[1].out" name="LUT_to_FF_FDCE" out_port="BLUT.O6"/>
                  <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDSE" out_port="BLUT.O6"/>
                  <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDRE" out_port="BLUT.O6"/>
                  <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDPE" out_port="BLUT.O6"/>
                  <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDCE" out_port="BLUT.O6"/>
                  <pack_pattern in_port="F6MUX.O" name="LUT5toLUT6" out_port="BLUT.O6"/>
                  <pack_pattern in_port="F6MUX.O" name="LUT5toLUT7" out_port="BLUT.O6"/>
                  <pack_pattern in_port="F6MUX.O" name="LUT5toLUT8" out_port="BLUT.O6"/>
                </mux>
                <direct input="B5LUT[0].out" name="F6MUX_I0" output="F6MUX.I0">
                  <pack_pattern in_port="B5LUT[0].out" name="LUT5toLUT6" out_port="F6MUX.I0"/>
                  <pack_pattern in_port="B5LUT[0].out" name="LUT5toLUT7" out_port="F6MUX.I0"/>
                  <pack_pattern in_port="B5LUT[0].out" name="LUT5toLUT8" out_port="F6MUX.I0"/>
                </direct>
                <direct input="B5LUT[1].out" name="F6MUX_I1" output="F6MUX.I1">
                  <pack_pattern in_port="B5LUT[1].out" name="LUT5toLUT6" out_port="F6MUX.I1"/>
                  <pack_pattern in_port="B5LUT[1].out" name="LUT5toLUT7" out_port="F6MUX.I1"/>
                  <pack_pattern in_port="B5LUT[1].out" name="LUT5toLUT8" out_port="F6MUX.I1"/>
                </direct>
                <direct input="BLUT.A6" name="F6MUX_S" output="F6MUX.S"/>
              </interconnect>
              <metadata>
                <meta name="fasm_type">SPLIT_LUT</meta>
                <meta name="fasm_lut">
       BLUT.INIT[31:0] = B5LUT[0]
       BLUT.INIT[63:32] = B5LUT[1]
     </meta>
              </metadata>
            </mode>
            <metadata>
              <meta name="type">block</meta>
              <meta name="subtype">ignore</meta>
            </metadata>
          </pb_type>
          <pb_type name="CLUT" num_pb="1">
            <input name="A1" num_pins="1"/>
            <input name="A2" num_pins="1"/>
            <input name="A3" num_pins="1"/>
            <input name="A4" num_pins="1"/>
            <input name="A5" num_pins="1"/>
            <input name="A6" num_pins="1"/>
            <output name="O5" num_pins="1"/>
            <output name="O6" num_pins="1"/>
            <mode name="CLUT-LUT5_MUX">
              <pb_type blif_model=".names" class="lut" name="C5LUT" num_pb="2">
                <input name="in" num_pins="5" port_class="lut_in"/>
                <output name="out" num_pins="1" port_class="lut_out"/>
                <delay_matrix in_port="C5LUT.in" out_port="C5LUT.out" type="max">
      {iopath_A1_O5}
      {iopath_A2_O5}
      {iopath_A3_O5}
      {iopath_A4_O5}
      {iopath_A5_O5}
     </delay_matrix>
                <delay_matrix in_port="C5LUT.in" out_port="C5LUT.out" type="min">
      {iopath_A1_O5}
      {iopath_A2_O5}
      {iopath_A3_O5}
      {iopath_A4_O5}
      {iopath_A5_O5}
     </delay_matrix>
                <metadata>
                  <meta name="type">bel</meta>
                  <meta name="subtype">lut</meta>
                </metadata>
              </pb_type>
              <pb_type blif_model=".subckt MUXF6" name="F6MUX" num_pb="1">
                <input name="I0" num_pins="1"/>
                <input name="I1" num_pins="1"/>
                <input name="S" num_pins="1"/>
                <output name="O" num_pins="1"/>
                <delay_constant in_port="F6MUX.I0" max="10e-12" out_port="F6MUX.O"/>
                <delay_constant in_port="F6MUX.I1" max="10e-12" out_port="F6MUX.O"/>
                <delay_constant in_port="F6MUX.S" max="10e-12" out_port="F6MUX.O"/>
                <metadata>
                  <meta name="type">bel</meta>
                  <meta name="subtype">mux</meta>
                </metadata>
              </pb_type>
              <interconnect>
                <!-- LUT5 (upper) -> O6 -->
                <!-- LUT5 (lower) -> O5 -->
                <!-- MUX used for LUT6 -->
                <!-- LUT outputs -->
                <direct input="CLUT.A1" name="CLUT_A1_0" output="C5LUT[0].in[0]"/>
                <direct input="CLUT.A2" name="CLUT_A2_0" output="C5LUT[0].in[1]"/>
                <direct input="CLUT.A3" name="CLUT_A3_0" output="C5LUT[0].in[2]"/>
                <direct input="CLUT.A4" name="CLUT_A4_0" output="C5LUT[0].in[3]"/>
                <direct input="CLUT.A5" name="CLUT_A5_0" output="C5LUT[0].in[4]"/>
                <direct input="CLUT.A1" name="CLUT_A1_1" output="C5LUT[1].in[0]"/>
                <direct input="CLUT.A2" name="CLUT_A2_1" output="C5LUT[1].in[1]"/>
                <direct input="CLUT.A3" name="CLUT_A3_1" output="C5LUT[1].in[2]"/>
                <direct input="CLUT.A4" name="CLUT_A4_1" output="C5LUT[1].in[3]"/>
                <direct input="CLUT.A5" name="CLUT_A5_1" output="C5LUT[1].in[4]"/>
                <direct input="C5LUT[0].out" name="O5" output="CLUT.O5">
                  <pack_pattern in_port="C5LUT[0].out" name="LUT_to_FF_FDSE" out_port="CLUT.O5"/>
                  <pack_pattern in_port="C5LUT[0].out" name="LUT_to_FF_FDRE" out_port="CLUT.O5"/>
                  <pack_pattern in_port="C5LUT[0].out" name="LUT_to_FF_FDCE" out_port="CLUT.O5"/>
                  <pack_pattern in_port="C5LUT[0].out" name="LUT_to_FF_FDPE" out_port="CLUT.O5"/>
                </direct>
                <mux input="C5LUT[1].out F6MUX.O" name="O6" output="CLUT.O6">
                  <pack_pattern in_port="C5LUT[1].out" name="LUT_to_FF_FDSE" out_port="CLUT.O6"/>
                  <pack_pattern in_port="C5LUT[1].out" name="LUT_to_FF_FDRE" out_port="CLUT.O6"/>
                  <pack_pattern in_port="C5LUT[1].out" name="LUT_to_FF_FDPE" out_port="CLUT.O6"/>
                  <pack_pattern in_port="C5LUT[1].out" name="LUT_to_FF_FDCE" out_port="CLUT.O6"/>
                  <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDSE" out_port="CLUT.O6"/>
                  <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDRE" out_port="CLUT.O6"/>
                  <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDPE" out_port="CLUT.O6"/>
                  <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDCE" out_port="CLUT.O6"/>
                  <pack_pattern in_port="F6MUX.O" name="LUT5toLUT6" out_port="CLUT.O6"/>
                  <pack_pattern in_port="F6MUX.O" name="LUT5toLUT7" out_port="CLUT.O6"/>
                  <pack_pattern in_port="F6MUX.O" name="LUT5toLUT8" out_port="CLUT.O6"/>
                </mux>
                <direct input="C5LUT[0].out" name="F6MUX_I0" output="F6MUX.I0">
                  <pack_pattern in_port="C5LUT[0].out" name="LUT5toLUT6" out_port="F6MUX.I0"/>
                  <pack_pattern in_port="C5LUT[0].out" name="LUT5toLUT7" out_port="F6MUX.I0"/>
                  <pack_pattern in_port="C5LUT[0].out" name="LUT5toLUT8" out_port="F6MUX.I0"/>
                </direct>
                <direct input="C5LUT[1].out" name="F6MUX_I1" output="F6MUX.I1">
                  <pack_pattern in_port="C5LUT[1].out" name="LUT5toLUT6" out_port="F6MUX.I1"/>
                  <pack_pattern in_port="C5LUT[1].out" name="LUT5toLUT7" out_port="F6MUX.I1"/>
                  <pack_pattern in_port="C5LUT[1].out" name="LUT5toLUT8" out_port="F6MUX.I1"/>
                </direct>
                <direct input="CLUT.A6" name="F6MUX_S" output="F6MUX.S"/>
              </interconnect>
              <metadata>
                <meta name="fasm_type">SPLIT_LUT</meta>
                <meta name="fasm_lut">
       CLUT.INIT[31:0] = C5LUT[0]
       CLUT.INIT[63:32] = C5LUT[1]
     </meta>
              </metadata>
            </mode>
            <metadata>
              <meta name="type">block</meta>
              <meta name="subtype">ignore</meta>
            </metadata>
          </pb_type>
          <pb_type name="DLUT" num_pb="1">
            <input name="A1" num_pins="1"/>
            <input name="A2" num_pins="1"/>
            <input name="A3" num_pins="1"/>
            <input name="A4" num_pins="1"/>
            <input name="A5" num_pins="1"/>
            <input name="A6" num_pins="1"/>
            <output name="O5" num_pins="1"/>
            <output name="O6" num_pins="1"/>
            <mode name="DLUT-LUT5_MUX">
              <pb_type blif_model=".names" class="lut" name="D5LUT" num_pb="2">
                <input name="in" num_pins="5" port_class="lut_in"/>
                <output name="out" num_pins="1" port_class="lut_out"/>
                <delay_matrix in_port="D5LUT.in" out_port="D5LUT.out" type="max">
      {iopath_A1_O5}
      {iopath_A2_O5}
      {iopath_A3_O5}
      {iopath_A4_O5}
      {iopath_A5_O5}
     </delay_matrix>
                <delay_matrix in_port="D5LUT.in" out_port="D5LUT.out" type="min">
      {iopath_A1_O5}
      {iopath_A2_O5}
      {iopath_A3_O5}
      {iopath_A4_O5}
      {iopath_A5_O5}
     </delay_matrix>
                <metadata>
                  <meta name="type">bel</meta>
                  <meta name="subtype">lut</meta>
                </metadata>
              </pb_type>
              <pb_type blif_model=".subckt MUXF6" name="F6MUX" num_pb="1">
                <input name="I0" num_pins="1"/>
                <input name="I1" num_pins="1"/>
                <input name="S" num_pins="1"/>
                <output name="O" num_pins="1"/>
                <delay_constant in_port="F6MUX.I0" max="10e-12" out_port="F6MUX.O"/>
                <delay_constant in_port="F6MUX.I1" max="10e-12" out_port="F6MUX.O"/>
                <delay_constant in_port="F6MUX.S" max="10e-12" out_port="F6MUX.O"/>
                <metadata>
                  <meta name="type">bel</meta>
                  <meta name="subtype">mux</meta>
                </metadata>
              </pb_type>
              <interconnect>
                <!-- LUT5 (upper) -> O6 -->
                <!-- LUT5 (lower) -> O5 -->
                <!-- MUX used for LUT6 -->
                <!-- LUT outputs -->
                <direct input="DLUT.A1" name="DLUT_A1_0" output="D5LUT[0].in[0]"/>
                <direct input="DLUT.A2" name="DLUT_A2_0" output="D5LUT[0].in[1]"/>
                <direct input="DLUT.A3" name="DLUT_A3_0" output="D5LUT[0].in[2]"/>
                <direct input="DLUT.A4" name="DLUT_A4_0" output="D5LUT[0].in[3]"/>
                <direct input="DLUT.A5" name="DLUT_A5_0" output="D5LUT[0].in[4]"/>
                <direct input="DLUT.A1" name="DLUT_A1_1" output="D5LUT[1].in[0]"/>
                <direct input="DLUT.A2" name="DLUT_A2_1" output="D5LUT[1].in[1]"/>
                <direct input="DLUT.A3" name="DLUT_A3_1" output="D5LUT[1].in[2]"/>
                <direct input="DLUT.A4" name="DLUT_A4_1" output="D5LUT[1].in[3]"/>
                <direct input="DLUT.A5" name="DLUT_A5_1" output="D5LUT[1].in[4]"/>
                <direct input="D5LUT[0].out" name="O5" output="DLUT.O5">
                  <pack_pattern in_port="D5LUT[0].out" name="LUT_to_FF_FDSE" out_port="DLUT.O5"/>
                  <pack_pattern in_port="D5LUT[0].out" name="LUT_to_FF_FDRE" out_port="DLUT.O5"/>
                  <pack_pattern in_port="D5LUT[0].out" name="LUT_to_FF_FDCE" out_port="DLUT.O5"/>
                  <pack_pattern in_port="D5LUT[0].out" name="LUT_to_FF_FDPE" out_port="DLUT.O5"/>
                </direct>
                <mux input="D5LUT[1].out F6MUX.O" name="O6" output="DLUT.O6">
                  <pack_pattern in_port="D5LUT[1].out" name="LUT_to_FF_FDSE" out_port="DLUT.O6"/>
                  <pack_pattern in_port="D5LUT[1].out" name="LUT_to_FF_FDRE" out_port="DLUT.O6"/>
                  <pack_pattern in_port="D5LUT[1].out" name="LUT_to_FF_FDPE" out_port="DLUT.O6"/>
                  <pack_pattern in_port="D5LUT[1].out" name="LUT_to_FF_FDCE" out_port="DLUT.O6"/>
                  <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDSE" out_port="DLUT.O6"/>
                  <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDRE" out_port="DLUT.O6"/>
                  <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDPE" out_port="DLUT.O6"/>
                  <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDCE" out_port="DLUT.O6"/>
                  <pack_pattern in_port="F6MUX.O" name="LUT5toLUT6" out_port="DLUT.O6"/>
                  <pack_pattern in_port="F6MUX.O" name="LUT5toLUT7" out_port="DLUT.O6"/>
                  <pack_pattern in_port="F6MUX.O" name="LUT5toLUT8" out_port="DLUT.O6"/>
                </mux>
                <direct input="D5LUT[0].out" name="F6MUX_I0" output="F6MUX.I0">
                  <pack_pattern in_port="D5LUT[0].out" name="LUT5toLUT6" out_port="F6MUX.I0"/>
                  <pack_pattern in_port="D5LUT[0].out" name="LUT5toLUT7" out_port="F6MUX.I0"/>
                  <pack_pattern in_port="D5LUT[0].out" name="LUT5toLUT8" out_port="F6MUX.I0"/>
                </direct>
                <direct input="D5LUT[1].out" name="F6MUX_I1" output="F6MUX.I1">
                  <pack_pattern in_port="D5LUT[1].out" name="LUT5toLUT6" out_port="F6MUX.I1"/>
                  <pack_pattern in_port="D5LUT[1].out" name="LUT5toLUT7" out_port="F6MUX.I1"/>
                  <pack_pattern in_port="D5LUT[1].out" name="LUT5toLUT8" out_port="F6MUX.I1"/>
                </direct>
                <direct input="DLUT.A6" name="F6MUX_S" output="F6MUX.S"/>
              </interconnect>
              <metadata>
                <meta name="fasm_type">SPLIT_LUT</meta>
                <meta name="fasm_lut">
       DLUT.INIT[31:0] = D5LUT[0]
       DLUT.INIT[63:32] = D5LUT[1]
     </meta>
              </metadata>
            </mode>
            <metadata>
              <meta name="type">block</meta>
              <meta name="subtype">ignore</meta>
            </metadata>
          </pb_type>
          <pb_type blif_model=".subckt MUXF7" name="F7AMUX" num_pb="1">
            <input name="I0" num_pins="1"/>
            <input name="I1" num_pins="1"/>
            <input name="S" num_pins="1"/>
            <output name="O" num_pins="1"/>
            <delay_constant in_port="F7AMUX.I0" max="{iopath_0_OUT}" out_port="F7AMUX.O"/>
            <delay_constant in_port="F7AMUX.I1" max="{iopath_1_OUT}" out_port="F7AMUX.O"/>
            <delay_constant in_port="F7AMUX.S" max="{iopath_S0_OUT}" out_port="F7AMUX.O"/>
            <metadata>
              <meta name="type">bel</meta>
              <meta name="subtype">mux</meta>
            </metadata>
          </pb_type>
          <pb_type blif_model=".subckt MUXF7" name="F7BMUX" num_pb="1">
            <input name="I0" num_pins="1"/>
            <input name="I1" num_pins="1"/>
            <input name="S" num_pins="1"/>
            <output name="O" num_pins="1"/>
            <delay_constant in_port="F7BMUX.I0" max="{iopath_0_OUT}" out_port="F7BMUX.O"/>
            <delay_constant in_port="F7BMUX.I1" max="{iopath_1_OUT}" out_port="F7BMUX.O"/>
            <delay_constant in_port="F7BMUX.S" max="{iopath_S0_OUT}" out_port="F7BMUX.O"/>
            <metadata>
              <meta name="type">bel</meta>
              <meta name="subtype">mux</meta>
            </metadata>
          </pb_type>
          <pb_type blif_model=".subckt MUXF8" name="F8MUX" num_pb="1">
            <input name="I0" num_pins="1"/>
            <input name="I1" num_pins="1"/>
            <input name="S" num_pins="1"/>
            <output name="O" num_pins="1"/>
            <delay_constant in_port="F8MUX.I0" max="{iopath_0_OUT}" out_port="F8MUX.O"/>
            <delay_constant in_port="F8MUX.I1" max="{iopath_1_OUT}" out_port="F8MUX.O"/>
            <delay_constant in_port="F8MUX.S" max="{iopath_S0_OUT}" out_port="F8MUX.O"/>
            <metadata>
              <meta name="type">bel</meta>
              <meta name="subtype">mux</meta>
            </metadata>
          </pb_type>
          <interconnect>
            <!-- LUT input pins -->
            <!-- F7AMUX inputs -->
            <!-- F7BMUX inputs -->
            <!-- F8MUX inputs -->
            <direct input="COMMON_LUT_AND_F78MUX.A1" name="A1" output="ALUT.A1"/>
            <direct input="COMMON_LUT_AND_F78MUX.A2" name="A2" output="ALUT.A2"/>
            <direct input="COMMON_LUT_AND_F78MUX.A3" name="A3" output="ALUT.A3"/>
            <direct input="COMMON_LUT_AND_F78MUX.A4" name="A4" output="ALUT.A4"/>
            <direct input="COMMON_LUT_AND_F78MUX.A5" name="A5" output="ALUT.A5"/>
            <direct input="COMMON_LUT_AND_F78MUX.A6" name="A6" output="ALUT.A6"/>
            <direct input="COMMON_LUT_AND_F78MUX.B1" name="B1" output="BLUT.A1"/>
            <direct input="COMMON_LUT_AND_F78MUX.B2" name="B2" output="BLUT.A2"/>
            <direct input="COMMON_LUT_AND_F78MUX.B3" name="B3" output="BLUT.A3"/>
            <direct input="COMMON_LUT_AND_F78MUX.B4" name="B4" output="BLUT.A4"/>
            <direct input="COMMON_LUT_AND_F78MUX.B5" name="B5" output="BLUT.A5"/>
            <direct input="COMMON_LUT_AND_F78MUX.B6" name="B6" output="BLUT.A6"/>
            <direct input="COMMON_LUT_AND_F78MUX.C1" name="C1" output="CLUT.A1"/>
            <direct input="COMMON_LUT_AND_F78MUX.C2" name="C2" output="CLUT.A2"/>
            <direct input="COMMON_LUT_AND_F78MUX.C3" name="C3" output="CLUT.A3"/>
            <direct input="COMMON_LUT_AND_F78MUX.C4" name="C4" output="CLUT.A4"/>
            <direct input="COMMON_LUT_AND_F78MUX.C5" name="C5" output="CLUT.A5"/>
            <direct input="COMMON_LUT_AND_F78MUX.C6" name="C6" output="CLUT.A6"/>
            <direct input="ALUT.O5" name="AO5" output="COMMON_LUT_AND_F78MUX.AO5"/>
            <direct input="ALUT.O6" name="AO6" output="COMMON_LUT_AND_F78MUX.AO6"/>
            <direct input="BLUT.O5" name="BO5" output="COMMON_LUT_AND_F78MUX.BO5"/>
            <direct input="BLUT.O6" name="BO6" output="COMMON_LUT_AND_F78MUX.BO6"/>
            <direct input="CLUT.O5" name="CO5" output="COMMON_LUT_AND_F78MUX.CO5"/>
            <direct input="CLUT.O6" name="CO6" output="COMMON_LUT_AND_F78MUX.CO6"/>
            <direct input="DLUT.O5" name="DO5" output="COMMON_LUT_AND_F78MUX.DO5"/>
            <direct input="DLUT.O6" name="DO6" output="COMMON_LUT_AND_F78MUX.DO6"/>
            <direct input="F7AMUX.O" name="F7AMUX_O" output="COMMON_LUT_AND_F78MUX.F7AMUX_O"/>
            <direct input="F7BMUX.O" name="F7BMUX_O" output="COMMON_LUT_AND_F78MUX.F7BMUX_O"/>
            <direct input="F8MUX.O" name="F8MUX_O" output="COMMON_LUT_AND_F78MUX.F8MUX_O"/>
            <direct input="COMMON_LUT_AND_F78MUX.D1" name="D1" output="DLUT.A1"/>
            <direct input="COMMON_LUT_AND_F78MUX.D2" name="D2" output="DLUT.A2"/>
            <direct input="COMMON_LUT_AND_F78MUX.D3" name="D3" output="DLUT.A3"/>
            <direct input="COMMON_LUT_AND_F78MUX.D4" name="D4" output="DLUT.A4"/>
            <direct input="COMMON_LUT_AND_F78MUX.D5" name="D5" output="DLUT.A5"/>
            <direct input="COMMON_LUT_AND_F78MUX.D6" name="D6" output="DLUT.A6"/>
            <direct input="BLUT.O6" name="F7AMUX_I0" output="F7AMUX.I0">
              <pack_pattern in_port="BLUT.O6" name="LUT5toLUT7" out_port="F7AMUX.I0"/>
              <pack_pattern in_port="BLUT.O6" name="LUT5toLUT8" out_port="F7AMUX.I0"/>
            </direct>
            <direct input="ALUT.O6" name="F7AMUX_I1" output="F7AMUX.I1">
              <pack_pattern in_port="ALUT.O6" name="LUT5toLUT7" out_port="F7AMUX.I1"/>
              <pack_pattern in_port="ALUT.O6" name="LUT5toLUT8" out_port="F7AMUX.I1"/>
            </direct>
            <direct input="COMMON_LUT_AND_F78MUX.AX" name="F7AMUX_S" output="F7AMUX.S"/>
            <direct input="DLUT.O6" name="F7BMUX_I0" output="F7BMUX.I0">
              <pack_pattern in_port="DLUT.O6" name="LUT5toLUT7" out_port="F7BMUX.I0"/>
              <pack_pattern in_port="DLUT.O6" name="LUT5toLUT8" out_port="F7BMUX.I0"/>
            </direct>
            <direct input="CLUT.O6" name="F7BMUX_I1" output="F7BMUX.I1">
              <pack_pattern in_port="CLUT.O6" name="LUT5toLUT7" out_port="F7BMUX.I1"/>
              <pack_pattern in_port="CLUT.O6" name="LUT5toLUT8" out_port="F7BMUX.I1"/>
            </direct>
            <direct input="COMMON_LUT_AND_F78MUX.CX" name="F7BMUX_S" output="F7BMUX.S"/>
            <direct input="F7BMUX.O" name="F8MUX_I0" output="F8MUX.I0">
              <pack_pattern in_port="F7BMUX.O" name="LUT5toLUT8" out_port="F8MUX.I0"/>
            </direct>
            <direct input="F7AMUX.O" name="F8MUX_I1" output="F8MUX.I1">
              <pack_pattern in_port="F7AMUX.O" name="LUT5toLUT8" out_port="F8MUX.I1"/>
            </direct>
            <direct input="COMMON_LUT_AND_F78MUX.BX" name="F8MUX_S" output="F8MUX.S"/>
          </interconnect>
          <metadata>
            <meta name="type">block</meta>
            <meta name="subtype">ignore</meta>
          </metadata>
        </pb_type>
        <pb_type name="COMMON_SLICE" num_pb="1">
          <clock name="CLK" num_pins="1"/>
          <input name="AMC31" num_pins="1"/>
          <input name="AO5" num_pins="1"/>
          <input name="AO6" num_pins="1"/>
          <input name="AX" num_pins="1"/>
          <input name="BO5" num_pins="1"/>
          <input name="BO6" num_pins="1"/>
          <input name="BX" num_pins="1"/>
          <input name="CE" num_pins="1"/>
          <input name="CIN" num_pins="1"/>
          <input name="CO5" num_pins="1"/>
          <input name="CO6" num_pins="1"/>
          <input name="CX" num_pins="1"/>
          <input name="DO5" num_pins="1"/>
          <input name="DO6" num_pins="1"/>
          <input name="DX" num_pins="1"/>
          <input name="F7AMUX_O" num_pins="1"/>
          <input name="F7BMUX_O" num_pins="1"/>
          <input name="F8MUX_O" num_pins="1"/>
          <input name="SR" num_pins="1"/>
          <output name="A" num_pins="1"/>
          <output name="AMUX" num_pins="1"/>
          <output name="AQ" num_pins="1"/>
          <output name="B" num_pins="1"/>
          <output name="BMUX" num_pins="1"/>
          <output name="BQ" num_pins="1"/>
          <output name="C" num_pins="1"/>
          <output name="CMUX" num_pins="1"/>
          <output name="COUT" num_pins="1"/>
          <output name="CQ" num_pins="1"/>
          <output name="D" num_pins="1"/>
          <output name="DMUX" num_pins="1"/>
          <output name="DQ" num_pins="1"/>
          <pb_type blif_model=".subckt CARRY4_VPR" name="CARRY4_VPR" num_pb="1">
            <input name="CIN" num_pins="1"/>
            <input name="CYINIT" num_pins="1"/>
            <input name="DI0" num_pins="1"/>
            <input name="DI1" num_pins="1"/>
            <input name="DI2" num_pins="1"/>
            <input name="DI3" num_pins="1"/>
            <input name="S0" num_pins="1"/>
            <input name="S1" num_pins="1"/>
            <input name="S2" num_pins="1"/>
            <input name="S3" num_pins="1"/>
            <output name="CO0" num_pins="1"/>
            <output name="CO1" num_pins="1"/>
            <output name="CO2" num_pins="1"/>
            <output name="CO3" num_pins="1"/>
            <output name="O0" num_pins="1"/>
            <output name="O1" num_pins="1"/>
            <output name="O2" num_pins="1"/>
            <output name="O3" num_pins="1"/>
            <delay_constant in_port="CARRY4_VPR.CIN" max="{iopath_CIN_CO0}" out_port="CARRY4_VPR.CO0"/>
            <delay_constant in_port="CARRY4_VPR.CYINIT" max="{iopath_CYINIT_CO0}" out_port="CARRY4_VPR.CO0"/>
            <delay_constant in_port="CARRY4_VPR.DI0" max="{iopath_DI0_CO0}" out_port="CARRY4_VPR.CO0"/>
            <delay_constant in_port="CARRY4_VPR.S0" max="{iopath_S0_CO0}" out_port="CARRY4_VPR.CO0"/>
            <delay_constant in_port="CARRY4_VPR.CIN" max="{iopath_CIN_CO1}" out_port="CARRY4_VPR.CO1"/>
            <delay_constant in_port="CARRY4_VPR.CYINIT" max="{iopath_CYINIT_CO1}" out_port="CARRY4_VPR.CO1"/>
            <delay_constant in_port="CARRY4_VPR.DI0" max="{iopath_DI0_CO1}" out_port="CARRY4_VPR.CO1"/>
            <delay_constant in_port="CARRY4_VPR.DI1" max="{iopath_DI1_CO1}" out_port="CARRY4_VPR.CO1"/>
            <delay_constant in_port="CARRY4_VPR.S0" max="{iopath_S0_CO1}" out_port="CARRY4_VPR.CO1"/>
            <delay_constant in_port="CARRY4_VPR.S1" max="{iopath_S1_CO1}" out_port="CARRY4_VPR.CO1"/>
            <delay_constant in_port="CARRY4_VPR.CIN" max="{iopath_CIN_CO2}" out_port="CARRY4_VPR.CO2"/>
            <delay_constant in_port="CARRY4_VPR.CYINIT" max="{iopath_CYINIT_CO2}" out_port="CARRY4_VPR.CO2"/>
            <delay_constant in_port="CARRY4_VPR.DI0" max="{iopath_DI0_CO2}" out_port="CARRY4_VPR.CO2"/>
            <delay_constant in_port="CARRY4_VPR.DI1" max="{iopath_DI1_CO2}" out_port="CARRY4_VPR.CO2"/>
            <delay_constant in_port="CARRY4_VPR.DI2" max="{iopath_DI2_CO2}" out_port="CARRY4_VPR.CO2"/>
            <delay_constant in_port="CARRY4_VPR.S0" max="{iopath_S0_CO2}" out_port="CARRY4_VPR.CO2"/>
            <delay_constant in_port="CARRY4_VPR.S1" max="{iopath_S1_CO2}" out_port="CARRY4_VPR.CO2"/>
            <delay_constant in_port="CARRY4_VPR.S2" max="{iopath_S2_CO2}" out_port="CARRY4_VPR.CO2"/>
            <delay_constant in_port="CARRY4_VPR.CIN" max="{iopath_CIN_CO3}" out_port="CARRY4_VPR.CO3"/>
            <delay_constant in_port="CARRY4_VPR.CYINIT" max="{iopath_CYINIT_CO3}" out_port="CARRY4_VPR.CO3"/>
            <delay_constant in_port="CARRY4_VPR.DI0" max="{iopath_DI0_CO3}" out_port="CARRY4_VPR.CO3"/>
            <delay_constant in_port="CARRY4_VPR.DI1" max="{iopath_DI0_CO3}" out_port="CARRY4_VPR.CO3"/>
            <delay_constant in_port="CARRY4_VPR.DI2" max="{iopath_DI0_CO3}" out_port="CARRY4_VPR.CO3"/>
            <delay_constant in_port="CARRY4_VPR.DI3" max="{iopath_DI0_CO3}" out_port="CARRY4_VPR.CO3"/>
            <delay_constant in_port="CARRY4_VPR.S0" max="{iopath_S0_CO3}" out_port="CARRY4_VPR.CO3"/>
            <delay_constant in_port="CARRY4_VPR.S1" max="{iopath_S1_CO3}" out_port="CARRY4_VPR.CO3"/>
            <delay_constant in_port="CARRY4_VPR.S2" max="{iopath_S2_CO3}" out_port="CARRY4_VPR.CO3"/>
            <delay_constant in_port="CARRY4_VPR.S3" max="{iopath_S3_CO3}" out_port="CARRY4_VPR.CO3"/>
            <delay_constant in_port="CARRY4_VPR.CIN" max="{iopath_CIN_O0}" out_port="CARRY4_VPR.O0"/>
            <delay_constant in_port="CARRY4_VPR.CYINIT" max="{iopath_CYINIT_O0}" out_port="CARRY4_VPR.O0"/>
            <delay_constant in_port="CARRY4_VPR.S0" max="{iopath_S0_O0}" out_port="CARRY4_VPR.O0"/>
            <delay_constant in_port="CARRY4_VPR.CIN" max="{iopath_CIN_O1}" out_port="CARRY4_VPR.O1"/>
            <delay_constant in_port="CARRY4_VPR.CYINIT" max="{iopath_CYINIT_O1}" out_port="CARRY4_VPR.O1"/>
            <delay_constant in_port="CARRY4_VPR.DI0" max="{iopath_DI0_O1}" out_port="CARRY4_VPR.O1"/>
            <delay_constant in_port="CARRY4_VPR.S0" max="{iopath_S0_O1}" out_port="CARRY4_VPR.O1"/>
            <delay_constant in_port="CARRY4_VPR.S1" max="{iopath_S1_O1}" out_port="CARRY4_VPR.O1"/>
            <delay_constant in_port="CARRY4_VPR.CIN" max="{iopath_CIN_O2}" out_port="CARRY4_VPR.O2"/>
            <delay_constant in_port="CARRY4_VPR.CYINIT" max="{iopath_CYINIT_O2}" out_port="CARRY4_VPR.O2"/>
            <delay_constant in_port="CARRY4_VPR.DI0" max="{iopath_DI0_O2}" out_port="CARRY4_VPR.O2"/>
            <delay_constant in_port="CARRY4_VPR.DI1" max="{iopath_DI1_O2}" out_port="CARRY4_VPR.O2"/>
            <delay_constant in_port="CARRY4_VPR.S0" max="{iopath_S0_O2}" out_port="CARRY4_VPR.O2"/>
            <delay_constant in_port="CARRY4_VPR.S1" max="{iopath_S1_O2}" out_port="CARRY4_VPR.O2"/>
            <delay_constant in_port="CARRY4_VPR.S2" max="{iopath_S2_O2}" out_port="CARRY4_VPR.O2"/>
            <delay_constant in_port="CARRY4_VPR.CIN" max="{iopath_CIN_O3}" out_port="CARRY4_VPR.O3"/>
            <delay_constant in_port="CARRY4_VPR.CYINIT" max="{iopath_CIN_O3}" out_port="CARRY4_VPR.O3"/>
            <delay_constant in_port="CARRY4_VPR.DI0" max="{iopath_DI0_O3}" out_port="CARRY4_VPR.O3"/>
            <delay_constant in_port="CARRY4_VPR.DI1" max="{iopath_DI1_O3}" out_port="CARRY4_VPR.O3"/>
            <delay_constant in_port="CARRY4_VPR.DI2" max="{iopath_DI2_O3}" out_port="CARRY4_VPR.O3"/>
            <delay_constant in_port="CARRY4_VPR.S0" max="{iopath_S0_O3}" out_port="CARRY4_VPR.O3"/>
            <delay_constant in_port="CARRY4_VPR.S1" max="{iopath_S1_O3}" out_port="CARRY4_VPR.O3"/>
            <delay_constant in_port="CARRY4_VPR.S2" max="{iopath_S2_O3}" out_port="CARRY4_VPR.O3"/>
            <delay_constant in_port="CARRY4_VPR.S3" max="{iopath_S3_O3}" out_port="CARRY4_VPR.O3"/>
            <metadata>
              <meta name="fasm_params">
      PRECYINIT.C0 = CYINIT_C0
      PRECYINIT.C1 = CYINIT_C1
    </meta>
              <meta name="type">bel</meta>
              <meta name="subtype">blackbox</meta>
            </metadata>
          </pb_type>
          <pb_type blif_model=".subckt CARRY_COUT_PLUG" name="CARRY_COUT_PLUG" num_pb="1">
            <input name="CIN" num_pins="1"/>
            <output name="COUT" num_pins="1"/>
            <delay_constant in_port="CARRY_COUT_PLUG.CIN" max="0" out_port="CARRY_COUT_PLUG.COUT"/>
          </pb_type>
          <pb_type name="CEUSEDMUX" num_pb="1">
            <input name="CE" num_pins="1"/>
            <output name="CE_OUT" num_pins="8"/>
            <mode name="CE_VCC">
              <pb_type blif_model=".subckt CE_VCC" name="CE_VCC" num_pb="8">
                <output name="VCC" num_pins="1"/>
              </pb_type>
              <interconnect>
                <direct input="CE_VCC[0].VCC" name="CE0" output="CEUSEDMUX.CE_OUT[0]">
                  <pack_pattern in_port="CE_VCC[0].VCC" name="CE_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[0]"/>
                  <pack_pattern in_port="CE_VCC[0].VCC" name="CESR_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[0]"/>
                  <pack_pattern in_port="CE_VCC[0].VCC" name="CE_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[0]"/>
                  <pack_pattern in_port="CE_VCC[0].VCC" name="CESR_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[0]"/>
                  <pack_pattern in_port="CE_VCC[0].VCC" name="CE_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[0]"/>
                  <pack_pattern in_port="CE_VCC[0].VCC" name="CESR_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[0]"/>
                  <pack_pattern in_port="CE_VCC[0].VCC" name="CE_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[0]"/>
                  <pack_pattern in_port="CE_VCC[0].VCC" name="CESR_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[0]"/>
                </direct>
                <direct input="CE_VCC[1].VCC" name="CE1" output="CEUSEDMUX.CE_OUT[1]">
                  <pack_pattern in_port="CE_VCC[1].VCC" name="CE_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[1]"/>
                  <pack_pattern in_port="CE_VCC[1].VCC" name="CESR_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[1]"/>
                  <pack_pattern in_port="CE_VCC[1].VCC" name="CE_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[1]"/>
                  <pack_pattern in_port="CE_VCC[1].VCC" name="CESR_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[1]"/>
                  <pack_pattern in_port="CE_VCC[1].VCC" name="CE_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[1]"/>
                  <pack_pattern in_port="CE_VCC[1].VCC" name="CESR_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[1]"/>
                  <pack_pattern in_port="CE_VCC[1].VCC" name="CE_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[1]"/>
                  <pack_pattern in_port="CE_VCC[1].VCC" name="CESR_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[1]"/>
                </direct>
                <direct input="CE_VCC[2].VCC" name="CE2" output="CEUSEDMUX.CE_OUT[2]">
                  <pack_pattern in_port="CE_VCC[2].VCC" name="CE_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[2]"/>
                  <pack_pattern in_port="CE_VCC[2].VCC" name="CESR_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[2]"/>
                  <pack_pattern in_port="CE_VCC[2].VCC" name="CE_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[2]"/>
                  <pack_pattern in_port="CE_VCC[2].VCC" name="CESR_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[2]"/>
                  <pack_pattern in_port="CE_VCC[2].VCC" name="CE_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[2]"/>
                  <pack_pattern in_port="CE_VCC[2].VCC" name="CESR_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[2]"/>
                  <pack_pattern in_port="CE_VCC[2].VCC" name="CE_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[2]"/>
                  <pack_pattern in_port="CE_VCC[2].VCC" name="CESR_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[2]"/>
                </direct>
                <direct input="CE_VCC[3].VCC" name="CE3" output="CEUSEDMUX.CE_OUT[3]">
                  <pack_pattern in_port="CE_VCC[3].VCC" name="CE_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[3]"/>
                  <pack_pattern in_port="CE_VCC[3].VCC" name="CESR_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[3]"/>
                  <pack_pattern in_port="CE_VCC[3].VCC" name="CE_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[3]"/>
                  <pack_pattern in_port="CE_VCC[3].VCC" name="CESR_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[3]"/>
                  <pack_pattern in_port="CE_VCC[3].VCC" name="CE_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[3]"/>
                  <pack_pattern in_port="CE_VCC[3].VCC" name="CESR_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[3]"/>
                  <pack_pattern in_port="CE_VCC[3].VCC" name="CE_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[3]"/>
                  <pack_pattern in_port="CE_VCC[3].VCC" name="CESR_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[3]"/>
                </direct>
                <direct input="CE_VCC[4].VCC" name="CE4" output="CEUSEDMUX.CE_OUT[4]">
                  <pack_pattern in_port="CE_VCC[4].VCC" name="CE_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[4]"/>
                  <pack_pattern in_port="CE_VCC[4].VCC" name="CESR_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[4]"/>
                  <pack_pattern in_port="CE_VCC[4].VCC" name="CE_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[4]"/>
                  <pack_pattern in_port="CE_VCC[4].VCC" name="CESR_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[4]"/>
                  <pack_pattern in_port="CE_VCC[4].VCC" name="CE_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[4]"/>
                  <pack_pattern in_port="CE_VCC[4].VCC" name="CESR_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[4]"/>
                  <pack_pattern in_port="CE_VCC[4].VCC" name="CE_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[4]"/>
                  <pack_pattern in_port="CE_VCC[4].VCC" name="CESR_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[4]"/>
                </direct>
                <direct input="CE_VCC[5].VCC" name="CE5" output="CEUSEDMUX.CE_OUT[5]">
                  <pack_pattern in_port="CE_VCC[5].VCC" name="CE_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[5]"/>
                  <pack_pattern in_port="CE_VCC[5].VCC" name="CESR_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[5]"/>
                  <pack_pattern in_port="CE_VCC[5].VCC" name="CE_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[5]"/>
                  <pack_pattern in_port="CE_VCC[5].VCC" name="CESR_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[5]"/>
                  <pack_pattern in_port="CE_VCC[5].VCC" name="CE_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[5]"/>
                  <pack_pattern in_port="CE_VCC[5].VCC" name="CESR_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[5]"/>
                  <pack_pattern in_port="CE_VCC[5].VCC" name="CE_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[5]"/>
                  <pack_pattern in_port="CE_VCC[5].VCC" name="CESR_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[5]"/>
                </direct>
                <direct input="CE_VCC[6].VCC" name="CE6" output="CEUSEDMUX.CE_OUT[6]">
                  <pack_pattern in_port="CE_VCC[6].VCC" name="CE_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[6]"/>
                  <pack_pattern in_port="CE_VCC[6].VCC" name="CESR_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[6]"/>
                  <pack_pattern in_port="CE_VCC[6].VCC" name="CE_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[6]"/>
                  <pack_pattern in_port="CE_VCC[6].VCC" name="CESR_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[6]"/>
                  <pack_pattern in_port="CE_VCC[6].VCC" name="CE_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[6]"/>
                  <pack_pattern in_port="CE_VCC[6].VCC" name="CESR_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[6]"/>
                  <pack_pattern in_port="CE_VCC[6].VCC" name="CE_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[6]"/>
                  <pack_pattern in_port="CE_VCC[6].VCC" name="CESR_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[6]"/>
                </direct>
                <direct input="CE_VCC[7].VCC" name="CE7" output="CEUSEDMUX.CE_OUT[7]">
                  <pack_pattern in_port="CE_VCC[7].VCC" name="CE_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[7]"/>
                  <pack_pattern in_port="CE_VCC[7].VCC" name="CESR_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[7]"/>
                  <pack_pattern in_port="CE_VCC[7].VCC" name="CE_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[7]"/>
                  <pack_pattern in_port="CE_VCC[7].VCC" name="CESR_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[7]"/>
                  <pack_pattern in_port="CE_VCC[7].VCC" name="CE_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[7]"/>
                  <pack_pattern in_port="CE_VCC[7].VCC" name="CESR_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[7]"/>
                  <pack_pattern in_port="CE_VCC[7].VCC" name="CE_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[7]"/>
                  <pack_pattern in_port="CE_VCC[7].VCC" name="CESR_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[7]"/>
                </direct>
              </interconnect>
            </mode>
            <mode name="CEUSEDMUX">
              <interconnect>
                <complete input="CEUSEDMUX.CE" name="CE" output="CEUSEDMUX.CE_OUT"/>
              </interconnect>
            </mode>
          </pb_type>
          <pb_type name="SLICE_FF" num_pb="1">
            <clock name="CK" num_pins="1"/>
            <input name="CE" num_pins="8"/>
            <input name="D" num_pins="4"/>
            <input name="D5" num_pins="4"/>
            <input name="SR" num_pins="8"/>
            <output name="Q" num_pins="4"/>
            <output name="Q5" num_pins="4"/>
            <mode name="NO_FF">
              <pb_type blif_model=".subckt NO_FF" name="NO_FF" num_pb="4">
                <input name="D" num_pins="1"/>
                <metadata>
                  <meta name="type">bel</meta>
                  <meta name="subtype">flipflop</meta>
                </metadata>
              </pb_type>
              <interconnect>
                <direct input="SLICE_FF.D" name="D" output="NO_FF.D"/>
              </interconnect>
            </mode>
            <mode name="FDSE_or_FDRE">
              <pb_type name="FF_FDSE_or_FDRE" num_pb="4">
                <clock name="C" num_pins="1"/>
                <input name="CE" num_pins="1"/>
                <input name="D" num_pins="1"/>
                <input name="SR" num_pins="1"/>
                <output name="Q" num_pins="1"/>
                <mode name="FDSE">
                  <pb_type blif_model=".subckt FDSE_ZINI" name="FDSE" num_pb="1">
                    <clock name="C" num_pins="1"/>
                    <input name="CE" num_pins="1"/>
                    <input name="D" num_pins="1"/>
                    <input name="S" num_pins="1"/>
                    <output name="Q" num_pins="1"/>
                    <T_setup clock="C" port="FDSE.D" value="{setup_CLK_DIN}"/>
                    <T_setup clock="C" port="FDSE.CE" value="{setup_CLK_CE}"/>
                    <T_setup clock="C" port="FDSE.S" value="{recovery_CLK_SR}"/>
                    <T_hold clock="C" port="FDSE.D" value="{hold_CLK_DIN}"/>
                    <T_hold clock="C" port="FDSE.CE" value="{hold_CLK_CE}"/>
                    <T_hold clock="C" port="FDSE.S" value="{removal_CLK_SR}"/>
                    <T_clock_to_Q clock="C" max="{iopath_CLK_Q}" port="FDSE.Q"/>
                    <metadata>
                      <meta name="fasm_params">
              ZINI = ZINI
            </meta>
                      <meta name="type">bel</meta>
                      <meta name="subtype">flipflop</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <direct input="FF_FDSE_or_FDRE.CE" name="CE" output="FDSE.CE">
                      <pack_pattern in_port="FF_FDSE_or_FDRE.CE" name="CE_FF_FDSE" out_port="FDSE.CE"/>
                      <pack_pattern in_port="FF_FDSE_or_FDRE.CE" name="CESR_FF_FDSE" out_port="FDSE.CE"/>
                    </direct>
                    <direct input="FF_FDSE_or_FDRE.C" name="C" output="FDSE.C"/>
                    <direct input="FF_FDSE_or_FDRE.D" name="D" output="FDSE.D">
                      <pack_pattern in_port="FF_FDSE_or_FDRE.D" name="LUT_to_FF_FDSE" out_port="FDSE.D"/>
                    </direct>
                    <direct input="FF_FDSE_or_FDRE.SR" name="S" output="FDSE.S">
                      <pack_pattern in_port="FF_FDSE_or_FDRE.SR" name="SR_FF_FDSE" out_port="FDSE.S"/>
                      <pack_pattern in_port="FF_FDSE_or_FDRE.SR" name="CESR_FF_FDSE" out_port="FDSE.S"/>
                    </direct>
                    <direct input="FDSE.Q" name="Q" output="FF_FDSE_or_FDRE.Q"/>
                  </interconnect>
                </mode>
                <mode name="FDRE">
                  <pb_type blif_model=".subckt FDRE_ZINI" name="FDRE" num_pb="1">
                    <clock name="C" num_pins="1"/>
                    <input name="CE" num_pins="1"/>
                    <input name="D" num_pins="1"/>
                    <input name="R" num_pins="1"/>
                    <output name="Q" num_pins="1"/>
                    <T_setup clock="C" port="FDRE.D" value="{setup_CLK_DIN}"/>
                    <T_setup clock="C" port="FDRE.CE" value="{setup_CLK_CE}"/>
                    <T_setup clock="C" port="FDRE.R" value="{recovery_CLK_SR}"/>
                    <T_hold clock="C" port="FDRE.D" value="{hold_CLK_DIN}"/>
                    <T_hold clock="C" port="FDRE.CE" value="{hold_CLK_CE}"/>
                    <T_hold clock="C" port="FDRE.R" value="{removal_CLK_SR}"/>
                    <T_clock_to_Q clock="C" max="{iopath_CLK_Q}" port="FDRE.Q"/>
                    <metadata>
                      <meta name="fasm_params">
              ZINI = ZINI
            </meta>
                      <meta name="fasm_features">ZRST</meta>
                      <meta name="type">bel</meta>
                      <meta name="subtype">flipflop</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <direct input="FF_FDSE_or_FDRE.CE" name="CE" output="FDRE.CE">
                      <pack_pattern in_port="FF_FDSE_or_FDRE.CE" name="CE_FF_FDRE" out_port="FDRE.CE"/>
                      <pack_pattern in_port="FF_FDSE_or_FDRE.CE" name="CESR_FF_FDRE" out_port="FDRE.CE"/>
                    </direct>
                    <direct input="FF_FDSE_or_FDRE.C" name="C" output="FDRE.C"/>
                    <direct input="FF_FDSE_or_FDRE.D" name="D" output="FDRE.D">
                      <pack_pattern in_port="FF_FDSE_or_FDRE.D" name="LUT_to_FF_FDRE" out_port="FDRE.D"/>
                    </direct>
                    <direct input="FF_FDSE_or_FDRE.SR" name="R" output="FDRE.R">
                      <pack_pattern in_port="FF_FDSE_or_FDRE.SR" name="SR_FF_FDRE" out_port="FDRE.R"/>
                      <pack_pattern in_port="FF_FDSE_or_FDRE.SR" name="CESR_FF_FDRE" out_port="FDRE.R"/>
                    </direct>
                    <direct input="FDRE.Q" name="Q" output="FF_FDSE_or_FDRE.Q"/>
                  </interconnect>
                </mode>
                <metadata>
                  <meta name="fasm_prefix">A5FF B5FF C5FF D5FF</meta>
                  <meta name="type">block</meta>
                  <meta name="subtype">ignore</meta>
                </metadata>
              </pb_type>
              <pb_type name="REG_FDSE_or_FDRE" num_pb="4">
                <clock name="C" num_pins="1"/>
                <input name="CE" num_pins="1"/>
                <input name="D" num_pins="1"/>
                <input name="SR" num_pins="1"/>
                <output name="Q" num_pins="1"/>
                <mode name="FDSE">
                  <pb_type blif_model=".subckt FDSE_ZINI" name="FDSE" num_pb="1">
                    <clock name="C" num_pins="1"/>
                    <input name="CE" num_pins="1"/>
                    <input name="D" num_pins="1"/>
                    <input name="S" num_pins="1"/>
                    <output name="Q" num_pins="1"/>
                    <T_setup clock="C" port="FDSE.D" value="{setup_CLK_DIN}"/>
                    <T_setup clock="C" port="FDSE.CE" value="{setup_CLK_CE}"/>
                    <T_setup clock="C" port="FDSE.S" value="{recovery_CLK_SR}"/>
                    <T_hold clock="C" port="FDSE.D" value="{hold_CLK_DIN}"/>
                    <T_hold clock="C" port="FDSE.CE" value="{hold_CLK_CE}"/>
                    <T_hold clock="C" port="FDSE.S" value="{removal_CLK_SR}"/>
                    <T_clock_to_Q clock="C" max="{iopath_CLK_Q}" port="FDSE.Q"/>
                    <metadata>
                      <meta name="fasm_params">
              ZINI = ZINI
            </meta>
                      <meta name="type">bel</meta>
                      <meta name="subtype">flipflop</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <direct input="REG_FDSE_or_FDRE.CE" name="CE" output="FDSE.CE">
                      <pack_pattern in_port="REG_FDSE_or_FDRE.CE" name="CE_FF_FDSE" out_port="FDSE.CE"/>
                      <pack_pattern in_port="REG_FDSE_or_FDRE.CE" name="CESR_FF_FDSE" out_port="FDSE.CE"/>
                    </direct>
                    <direct input="REG_FDSE_or_FDRE.C" name="C" output="FDSE.C"/>
                    <direct input="REG_FDSE_or_FDRE.D" name="D" output="FDSE.D">
                      <pack_pattern in_port="REG_FDSE_or_FDRE.D" name="LUT_to_FF_FDSE" out_port="FDSE.D"/>
                      <pack_pattern in_port="REG_FDSE_or_FDRE.D" name="F6MUX_to_FF_FDSE" out_port="FDSE.D"/>
                    </direct>
                    <direct input="REG_FDSE_or_FDRE.SR" name="S" output="FDSE.S">
                      <pack_pattern in_port="REG_FDSE_or_FDRE.SR" name="SR_FF_FDSE" out_port="FDSE.S"/>
                      <pack_pattern in_port="REG_FDSE_or_FDRE.SR" name="CESR_FF_FDSE" out_port="FDSE.S"/>
                    </direct>
                    <direct input="FDSE.Q" name="Q" output="REG_FDSE_or_FDRE.Q"/>
                  </interconnect>
                </mode>
                <mode name="FDRE">
                  <pb_type blif_model=".subckt FDRE_ZINI" name="FDRE" num_pb="1">
                    <clock name="C" num_pins="1"/>
                    <input name="CE" num_pins="1"/>
                    <input name="D" num_pins="1"/>
                    <input name="R" num_pins="1"/>
                    <output name="Q" num_pins="1"/>
                    <T_setup clock="C" port="FDRE.D" value="{setup_CLK_DIN}"/>
                    <T_setup clock="C" port="FDRE.CE" value="{setup_CLK_CE}"/>
                    <T_setup clock="C" port="FDRE.R" value="{recovery_CLK_SR}"/>
                    <T_hold clock="C" port="FDRE.D" value="{hold_CLK_DIN}"/>
                    <T_hold clock="C" port="FDRE.CE" value="{hold_CLK_CE}"/>
                    <T_hold clock="C" port="FDRE.R" value="{removal_CLK_SR}"/>
                    <T_clock_to_Q clock="C" max="{iopath_CLK_Q}" port="FDRE.Q"/>
                    <metadata>
                      <meta name="fasm_params">
              ZINI = ZINI
            </meta>
                      <meta name="fasm_features">ZRST</meta>
                      <meta name="type">bel</meta>
                      <meta name="subtype">flipflop</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <direct input="REG_FDSE_or_FDRE.CE" name="CE" output="FDRE.CE">
                      <pack_pattern in_port="REG_FDSE_or_FDRE.CE" name="CE_FF_FDRE" out_port="FDRE.CE"/>
                      <pack_pattern in_port="REG_FDSE_or_FDRE.CE" name="CESR_FF_FDRE" out_port="FDRE.CE"/>
                    </direct>
                    <direct input="REG_FDSE_or_FDRE.C" name="C" output="FDRE.C"/>
                    <direct input="REG_FDSE_or_FDRE.D" name="D" output="FDRE.D">
                      <pack_pattern in_port="REG_FDSE_or_FDRE.D" name="LUT_to_FF_FDRE" out_port="FDRE.D"/>
                      <pack_pattern in_port="REG_FDSE_or_FDRE.D" name="F6MUX_to_FF_FDRE" out_port="FDRE.D"/>
                    </direct>
                    <direct input="REG_FDSE_or_FDRE.SR" name="R" output="FDRE.R">
                      <pack_pattern in_port="REG_FDSE_or_FDRE.SR" name="SR_FF_FDRE" out_port="FDRE.R"/>
                      <pack_pattern in_port="REG_FDSE_or_FDRE.SR" name="CESR_FF_FDRE" out_port="FDRE.R"/>
                    </direct>
                    <direct input="FDRE.Q" name="Q" output="REG_FDSE_or_FDRE.Q"/>
                  </interconnect>
                </mode>
                <metadata>
                  <meta name="fasm_prefix">AFF BFF CFF DFF</meta>
                  <meta name="type">block</meta>
                  <meta name="subtype">ignore</meta>
                </metadata>
              </pb_type>
              <interconnect>
                <direct input="SLICE_FF.CE[7:4]" name="CE_FF" output="FF_FDSE_or_FDRE.CE"/>
                <complete input="SLICE_FF.CK" name="C_FF" output="FF_FDSE_or_FDRE.C"/>
                <direct input="SLICE_FF.D5" name="D5" output="FF_FDSE_or_FDRE.D"/>
                <direct input="SLICE_FF.SR[7:4]" name="SR_FF" output="FF_FDSE_or_FDRE.SR"/>
                <direct input="SLICE_FF.CE[3:0]" name="CE_REG" output="REG_FDSE_or_FDRE.CE"/>
                <complete input="SLICE_FF.CK" name="C_REG" output="REG_FDSE_or_FDRE.C"/>
                <direct input="SLICE_FF.D" name="D" output="REG_FDSE_or_FDRE.D"/>
                <direct input="SLICE_FF.SR[3:0]" name="SR_REG" output="REG_FDSE_or_FDRE.SR"/>
                <direct input="FF_FDSE_or_FDRE.Q" name="Q5" output="SLICE_FF.Q5"/>
                <direct input="REG_FDSE_or_FDRE.Q" name="Q" output="SLICE_FF.Q"/>
              </interconnect>
              <metadata>
                <meta name="fasm_features">FFSYNC</meta>
              </metadata>
            </mode>
            <mode name="FDPE_or_FDCE">
              <pb_type name="FF_FDPE_or_FDCE" num_pb="4">
                <clock name="C" num_pins="1"/>
                <input name="CE" num_pins="1"/>
                <input name="D" num_pins="1"/>
                <input name="SR" num_pins="1"/>
                <output name="Q" num_pins="1"/>
                <mode name="FDPE">
                  <pb_type blif_model=".subckt FDPE_ZINI" name="FDPE" num_pb="1">
                    <clock name="C" num_pins="1"/>
                    <input name="CE" num_pins="1"/>
                    <input name="D" num_pins="1"/>
                    <input name="PRE" num_pins="1"/>
                    <output name="Q" num_pins="1"/>
                    <T_setup clock="C" port="FDPE.D" value="{setup_CLK_DIN}"/>
                    <T_setup clock="C" port="FDPE.CE" value="{setup_CLK_CE}"/>
                    <T_setup clock="C" port="FDPE.PRE" value="{recovery_CLK_SR}"/>
                    <T_hold clock="C" port="FDPE.D" value="{hold_CLK_DIN}"/>
                    <T_hold clock="C" port="FDPE.CE" value="{hold_CLK_CE}"/>
                    <T_hold clock="C" port="FDPE.PRE" value="{removal_CLK_SR}"/>
                    <T_clock_to_Q clock="C" max="{iopath_CLK_Q}" port="FDPE.Q"/>
                    <metadata>
                      <meta name="fasm_params">
              ZINI = ZINI
            </meta>
                      <meta name="type">bel</meta>
                      <meta name="subtype">flipflop</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <direct input="FF_FDPE_or_FDCE.CE" name="CE" output="FDPE.CE">
                      <pack_pattern in_port="FF_FDPE_or_FDCE.CE" name="CE_FF_FDPE" out_port="FDPE.CE"/>
                      <pack_pattern in_port="FF_FDPE_or_FDCE.CE" name="CESR_FF_FDPE" out_port="FDPE.CE"/>
                    </direct>
                    <direct input="FF_FDPE_or_FDCE.C" name="C" output="FDPE.C"/>
                    <direct input="FF_FDPE_or_FDCE.D" name="D" output="FDPE.D">
                      <pack_pattern in_port="FF_FDPE_or_FDCE.D" name="LUT_to_FF_FDPE" out_port="FDPE.D"/>
                    </direct>
                    <direct input="FF_FDPE_or_FDCE.SR" name="PRE" output="FDPE.PRE">
                      <pack_pattern in_port="FF_FDPE_or_FDCE.SR" name="SR_FF_FDPE" out_port="FDPE.PRE"/>
                      <pack_pattern in_port="FF_FDPE_or_FDCE.SR" name="CESR_FF_FDPE" out_port="FDPE.PRE"/>
                    </direct>
                    <direct input="FDPE.Q" name="Q" output="FF_FDPE_or_FDCE.Q"/>
                  </interconnect>
                </mode>
                <mode name="FDCE">
                  <pb_type blif_model=".subckt FDCE_ZINI" name="FDCE" num_pb="1">
                    <clock name="C" num_pins="1"/>
                    <input name="CE" num_pins="1"/>
                    <input name="CLR" num_pins="1"/>
                    <input name="D" num_pins="1"/>
                    <output name="Q" num_pins="1"/>
                    <T_setup clock="C" port="FDCE.D" value="{setup_CLK_DIN}"/>
                    <T_setup clock="C" port="FDCE.CE" value="{setup_CLK_CE}"/>
                    <T_setup clock="C" port="FDCE.CLR" value="{recovery_CLK_SR}"/>
                    <T_hold clock="C" port="FDCE.D" value="{hold_CLK_DIN}"/>
                    <T_hold clock="C" port="FDCE.CE" value="{hold_CLK_CE}"/>
                    <T_hold clock="C" port="FDCE.CLR" value="{removal_CLK_SR}"/>
                    <T_clock_to_Q clock="C" max="{iopath_CLK_Q}" port="FDCE.Q"/>
                    <metadata>
                      <meta name="fasm_params">
              ZINI = ZINI
            </meta>
                      <meta name="fasm_features">ZRST</meta>
                      <meta name="type">bel</meta>
                      <meta name="subtype">flipflop</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <direct input="FF_FDPE_or_FDCE.CE" name="CE" output="FDCE.CE">
                      <pack_pattern in_port="FF_FDPE_or_FDCE.CE" name="CE_FF_FDCE" out_port="FDCE.CE"/>
                      <pack_pattern in_port="FF_FDPE_or_FDCE.CE" name="CESR_FF_FDCE" out_port="FDCE.CE"/>
                    </direct>
                    <direct input="FF_FDPE_or_FDCE.SR" name="CLR" output="FDCE.CLR">
                      <pack_pattern in_port="FF_FDPE_or_FDCE.SR" name="SR_FF_FDCE" out_port="FDCE.CLR"/>
                      <pack_pattern in_port="FF_FDPE_or_FDCE.SR" name="CESR_FF_FDCE" out_port="FDCE.CLR"/>
                    </direct>
                    <direct input="FF_FDPE_or_FDCE.C" name="C" output="FDCE.C"/>
                    <direct input="FF_FDPE_or_FDCE.D" name="D" output="FDCE.D">
                      <pack_pattern in_port="FF_FDPE_or_FDCE.D" name="LUT_to_FF_FDCE" out_port="FDCE.D"/>
                    </direct>
                    <direct input="FDCE.Q" name="Q" output="FF_FDPE_or_FDCE.Q"/>
                  </interconnect>
                </mode>
                <metadata>
                  <meta name="fasm_prefix">A5FF B5FF C5FF D5FF</meta>
                  <meta name="type">block</meta>
                  <meta name="subtype">ignore</meta>
                </metadata>
              </pb_type>
              <pb_type name="REG_FDPE_or_FDCE" num_pb="4">
                <clock name="C" num_pins="1"/>
                <input name="CE" num_pins="1"/>
                <input name="D" num_pins="1"/>
                <input name="SR" num_pins="1"/>
                <output name="Q" num_pins="1"/>
                <mode name="FDPE">
                  <pb_type blif_model=".subckt FDPE_ZINI" name="FDPE" num_pb="1">
                    <clock name="C" num_pins="1"/>
                    <input name="CE" num_pins="1"/>
                    <input name="D" num_pins="1"/>
                    <input name="PRE" num_pins="1"/>
                    <output name="Q" num_pins="1"/>
                    <T_setup clock="C" port="FDPE.D" value="{setup_CLK_DIN}"/>
                    <T_setup clock="C" port="FDPE.CE" value="{setup_CLK_CE}"/>
                    <T_setup clock="C" port="FDPE.PRE" value="{recovery_CLK_SR}"/>
                    <T_hold clock="C" port="FDPE.D" value="{hold_CLK_DIN}"/>
                    <T_hold clock="C" port="FDPE.CE" value="{hold_CLK_CE}"/>
                    <T_hold clock="C" port="FDPE.PRE" value="{removal_CLK_SR}"/>
                    <T_clock_to_Q clock="C" max="{iopath_CLK_Q}" port="FDPE.Q"/>
                    <metadata>
                      <meta name="fasm_params">
              ZINI = ZINI
            </meta>
                      <meta name="type">bel</meta>
                      <meta name="subtype">flipflop</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <direct input="REG_FDPE_or_FDCE.CE" name="CE" output="FDPE.CE">
                      <pack_pattern in_port="REG_FDPE_or_FDCE.CE" name="CE_FF_FDPE" out_port="FDPE.CE"/>
                      <pack_pattern in_port="REG_FDPE_or_FDCE.CE" name="CESR_FF_FDPE" out_port="FDPE.CE"/>
                    </direct>
                    <direct input="REG_FDPE_or_FDCE.C" name="C" output="FDPE.C"/>
                    <direct input="REG_FDPE_or_FDCE.D" name="D" output="FDPE.D">
                      <pack_pattern in_port="REG_FDPE_or_FDCE.D" name="LUT_to_FF_FDPE" out_port="FDPE.D"/>
                      <pack_pattern in_port="REG_FDPE_or_FDCE.D" name="F6MUX_to_FF_FDPE" out_port="FDPE.D"/>
                    </direct>
                    <direct input="REG_FDPE_or_FDCE.SR" name="PRE" output="FDPE.PRE">
                      <pack_pattern in_port="REG_FDPE_or_FDCE.SR" name="SR_FF_FDPE" out_port="FDPE.PRE"/>
                      <pack_pattern in_port="REG_FDPE_or_FDCE.SR" name="CESR_FF_FDPE" out_port="FDPE.PRE"/>
                    </direct>
                    <direct input="FDPE.Q" name="Q" output="REG_FDPE_or_FDCE.Q"/>
                  </interconnect>
                </mode>
                <mode name="FDCE">
                  <pb_type blif_model=".subckt FDCE_ZINI" name="FDCE" num_pb="1">
                    <clock name="C" num_pins="1"/>
                    <input name="CE" num_pins="1"/>
                    <input name="CLR" num_pins="1"/>
                    <input name="D" num_pins="1"/>
                    <output name="Q" num_pins="1"/>
                    <T_setup clock="C" port="FDCE.D" value="{setup_CLK_DIN}"/>
                    <T_setup clock="C" port="FDCE.CE" value="{setup_CLK_CE}"/>
                    <T_setup clock="C" port="FDCE.CLR" value="{recovery_CLK_SR}"/>
                    <T_hold clock="C" port="FDCE.D" value="{hold_CLK_DIN}"/>
                    <T_hold clock="C" port="FDCE.CE" value="{hold_CLK_CE}"/>
                    <T_hold clock="C" port="FDCE.CLR" value="{removal_CLK_SR}"/>
                    <T_clock_to_Q clock="C" max="{iopath_CLK_Q}" port="FDCE.Q"/>
                    <metadata>
                      <meta name="fasm_params">
              ZINI = ZINI
            </meta>
                      <meta name="fasm_features">ZRST</meta>
                      <meta name="type">bel</meta>
                      <meta name="subtype">flipflop</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <direct input="REG_FDPE_or_FDCE.CE" name="CE" output="FDCE.CE">
                      <pack_pattern in_port="REG_FDPE_or_FDCE.CE" name="CE_FF_FDCE" out_port="FDCE.CE"/>
                      <pack_pattern in_port="REG_FDPE_or_FDCE.CE" name="CESR_FF_FDCE" out_port="FDCE.CE"/>
                    </direct>
                    <direct input="REG_FDPE_or_FDCE.SR" name="CLR" output="FDCE.CLR">
                      <pack_pattern in_port="REG_FDPE_or_FDCE.SR" name="SR_FF_FDCE" out_port="FDCE.CLR"/>
                      <pack_pattern in_port="REG_FDPE_or_FDCE.SR" name="CESR_FF_FDCE" out_port="FDCE.CLR"/>
                    </direct>
                    <direct input="REG_FDPE_or_FDCE.C" name="C" output="FDCE.C"/>
                    <direct input="REG_FDPE_or_FDCE.D" name="D" output="FDCE.D">
                      <pack_pattern in_port="REG_FDPE_or_FDCE.D" name="LUT_to_FF_FDCE" out_port="FDCE.D"/>
                      <pack_pattern in_port="REG_FDPE_or_FDCE.D" name="F6MUX_to_FF_FDCE" out_port="FDCE.D"/>
                    </direct>
                    <direct input="FDCE.Q" name="Q" output="REG_FDPE_or_FDCE.Q"/>
                  </interconnect>
                </mode>
                <metadata>
                  <meta name="fasm_prefix">AFF BFF CFF DFF</meta>
                  <meta name="type">block</meta>
                  <meta name="subtype">ignore</meta>
                </metadata>
              </pb_type>
              <interconnect>
                <direct input="SLICE_FF.CE[7:4]" name="CE_FF" output="FF_FDPE_or_FDCE.CE"/>
                <complete input="SLICE_FF.CK" name="C_FF" output="FF_FDPE_or_FDCE.C"/>
                <direct input="SLICE_FF.D5[3:0]" name="D5" output="FF_FDPE_or_FDCE.D"/>
                <direct input="SLICE_FF.SR[7:4]" name="SR_FF" output="FF_FDPE_or_FDCE.SR"/>
                <direct input="SLICE_FF.CE[3:0]" name="CE_REG" output="REG_FDPE_or_FDCE.CE"/>
                <complete input="SLICE_FF.CK" name="C_REG" output="REG_FDPE_or_FDCE.C"/>
                <direct input="SLICE_FF.D[3:0]" name="D" output="REG_FDPE_or_FDCE.D"/>
                <direct input="SLICE_FF.SR[3:0]" name="SR_REG" output="REG_FDPE_or_FDCE.SR"/>
                <direct input="FF_FDPE_or_FDCE.Q" name="Q5" output="SLICE_FF.Q5"/>
                <direct input="REG_FDPE_or_FDCE.Q" name="Q" output="SLICE_FF.Q"/>
              </interconnect>
            </mode>
            <mode name="LDPE_or_LDCE">
              <pb_type name="LDPE_or_LDCE" num_pb="4">
                <clock name="C" num_pins="1"/>
                <input name="CE" num_pins="1"/>
                <input name="D" num_pins="1"/>
                <input name="SR" num_pins="1"/>
                <output name="Q" num_pins="1"/>
                <mode name="LDPE">
                  <pb_type blif_model=".subckt LDPE_ZINI" name="LDPE" num_pb="1">
                    <clock name="G" num_pins="1"/>
                    <input name="D" num_pins="1"/>
                    <input name="GE" num_pins="1"/>
                    <input name="PRE" num_pins="1"/>
                    <output name="Q" num_pins="1"/>
                    <delay_constant in_port="LDPE.G" max="{iopath_CLK_Q}" out_port="LDPE.Q"/>
                    <delay_constant in_port="LDPE.GE" max="{iopath_CE_Q}" out_port="LDPE.Q"/>
                    <delay_constant in_port="LDPE.PRE" max="{iopath_SR_Q}" out_port="LDPE.Q"/>
                    <T_setup clock="G" port="LDPE.D" value="{setup_CLK_DIN}"/>
                    <T_clock_to_Q clock="G" max="{iopath_D_Q}" port="LDPE.D"/>
                    <metadata>
                      <meta name="fasm_params">
              ZINI = ZINI
            </meta>
                      <meta name="type">bel</meta>
                      <meta name="subtype">flipflop</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <direct input="LDPE_or_LDCE.D" name="D" output="LDPE.D"/>
                    <direct input="LDPE_or_LDCE.CE" name="CE" output="LDPE.GE"/>
                    <direct input="LDPE_or_LDCE.C" name="C" output="LDPE.G"/>
                    <direct input="LDPE_or_LDCE.SR" name="SR" output="LDPE.PRE"/>
                    <direct input="LDPE.Q" name="Q" output="LDPE_or_LDCE.Q"/>
                  </interconnect>
                </mode>
                <mode name="LDCE">
                  <pb_type blif_model=".subckt LDCE_ZINI" name="LDCE" num_pb="1">
                    <clock name="G" num_pins="1"/>
                    <input name="CLR" num_pins="1"/>
                    <input name="D" num_pins="1"/>
                    <input name="GE" num_pins="1"/>
                    <output name="Q" num_pins="1"/>
                    <delay_constant in_port="LDCE.CLR" max="{iopath_SR_Q}" out_port="LDCE.Q"/>
                    <delay_constant in_port="LDCE.G" max="{iopath_CLK_Q}" out_port="LDCE.Q"/>
                    <delay_constant in_port="LDCE.GE" max="{iopath_CE_Q}" out_port="LDCE.Q"/>
                    <T_setup clock="G" port="LDCE.D" value="{setup_CLK_DIN}"/>
                    <T_clock_to_Q clock="G" max="{iopath_D_Q}" port="LDCE.D"/>
                    <metadata>
                      <meta name="fasm_params">
              ZINI = ZINI
            </meta>
                      <meta name="fasm_features">ZRST</meta>
                      <meta name="type">bel</meta>
                      <meta name="subtype">flipflop</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <direct input="LDPE_or_LDCE.SR" name="SR" output="LDCE.CLR"/>
                    <direct input="LDPE_or_LDCE.D" name="D" output="LDCE.D"/>
                    <direct input="LDPE_or_LDCE.CE" name="CE" output="LDCE.GE"/>
                    <direct input="LDPE_or_LDCE.C" name="C" output="LDCE.G"/>
                    <direct input="LDCE.Q" name="Q" output="LDPE_or_LDCE.Q"/>
                  </interconnect>
                </mode>
                <metadata>
                  <meta name="fasm_prefix">AFF BFF CFF DFF</meta>
                  <meta name="type">block</meta>
                  <meta name="subtype">ignore</meta>
                </metadata>
              </pb_type>
              <interconnect>
                <direct input="SLICE_FF.CE[0:3]" name="CE_TO_LD" output="LDPE_or_LDCE.CE"/>
                <complete input="SLICE_FF.CK" name="C_TO_LD" output="LDPE_or_LDCE.C"/>
                <direct input="SLICE_FF.D" name="D" output="LDPE_or_LDCE.D"/>
                <direct input="SLICE_FF.SR[0:3]" name="SR_TO_LD" output="LDPE_or_LDCE.SR"/>
                <direct input="LDPE_or_LDCE.Q" name="Q" output="SLICE_FF.Q"/>
              </interconnect>
              <metadata>
                <meta name="fasm_features">LATCH</meta>
              </metadata>
            </mode>
            <metadata>
              <meta name="type">block</meta>
              <meta name="subtype">ignore</meta>
            </metadata>
          </pb_type>
          <pb_type name="SRUSEDMUX" num_pb="1">
            <input name="SR" num_pins="1"/>
            <output name="SR_OUT" num_pins="8"/>
            <mode name="SR_GND">
              <pb_type blif_model=".subckt SR_GND" name="SR_GND" num_pb="8">
                <output name="GND" num_pins="1"/>
              </pb_type>
              <interconnect>
                <direct input="SR_GND[0].GND" name="SR0" output="SRUSEDMUX.SR_OUT[0]">
                  <pack_pattern in_port="SR_GND[0].GND" name="SR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[0]"/>
                  <pack_pattern in_port="SR_GND[0].GND" name="CESR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[0]"/>
                  <pack_pattern in_port="SR_GND[0].GND" name="SR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[0]"/>
                  <pack_pattern in_port="SR_GND[0].GND" name="CESR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[0]"/>
                  <pack_pattern in_port="SR_GND[0].GND" name="SR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[0]"/>
                  <pack_pattern in_port="SR_GND[0].GND" name="CESR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[0]"/>
                  <pack_pattern in_port="SR_GND[0].GND" name="SR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[0]"/>
                  <pack_pattern in_port="SR_GND[0].GND" name="CESR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[0]"/>
                </direct>
                <direct input="SR_GND[1].GND" name="SR1" output="SRUSEDMUX.SR_OUT[1]">
                  <pack_pattern in_port="SR_GND[1].GND" name="SR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[1]"/>
                  <pack_pattern in_port="SR_GND[1].GND" name="CESR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[1]"/>
                  <pack_pattern in_port="SR_GND[1].GND" name="SR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[1]"/>
                  <pack_pattern in_port="SR_GND[1].GND" name="CESR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[1]"/>
                  <pack_pattern in_port="SR_GND[1].GND" name="SR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[1]"/>
                  <pack_pattern in_port="SR_GND[1].GND" name="CESR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[1]"/>
                  <pack_pattern in_port="SR_GND[1].GND" name="SR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[1]"/>
                  <pack_pattern in_port="SR_GND[1].GND" name="CESR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[1]"/>
                </direct>
                <direct input="SR_GND[2].GND" name="SR2" output="SRUSEDMUX.SR_OUT[2]">
                  <pack_pattern in_port="SR_GND[2].GND" name="SR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[2]"/>
                  <pack_pattern in_port="SR_GND[2].GND" name="CESR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[2]"/>
                  <pack_pattern in_port="SR_GND[2].GND" name="SR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[2]"/>
                  <pack_pattern in_port="SR_GND[2].GND" name="CESR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[2]"/>
                  <pack_pattern in_port="SR_GND[2].GND" name="SR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[2]"/>
                  <pack_pattern in_port="SR_GND[2].GND" name="CESR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[2]"/>
                  <pack_pattern in_port="SR_GND[2].GND" name="SR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[2]"/>
                  <pack_pattern in_port="SR_GND[2].GND" name="CESR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[2]"/>
                </direct>
                <direct input="SR_GND[3].GND" name="SR3" output="SRUSEDMUX.SR_OUT[3]">
                  <pack_pattern in_port="SR_GND[3].GND" name="SR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[3]"/>
                  <pack_pattern in_port="SR_GND[3].GND" name="CESR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[3]"/>
                  <pack_pattern in_port="SR_GND[3].GND" name="SR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[3]"/>
                  <pack_pattern in_port="SR_GND[3].GND" name="CESR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[3]"/>
                  <pack_pattern in_port="SR_GND[3].GND" name="SR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[3]"/>
                  <pack_pattern in_port="SR_GND[3].GND" name="CESR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[3]"/>
                  <pack_pattern in_port="SR_GND[3].GND" name="SR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[3]"/>
                  <pack_pattern in_port="SR_GND[3].GND" name="CESR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[3]"/>
                </direct>
                <direct input="SR_GND[4].GND" name="SR4" output="SRUSEDMUX.SR_OUT[4]">
                  <pack_pattern in_port="SR_GND[4].GND" name="SR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[4]"/>
                  <pack_pattern in_port="SR_GND[4].GND" name="CESR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[4]"/>
                  <pack_pattern in_port="SR_GND[4].GND" name="SR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[4]"/>
                  <pack_pattern in_port="SR_GND[4].GND" name="CESR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[4]"/>
                  <pack_pattern in_port="SR_GND[4].GND" name="SR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[4]"/>
                  <pack_pattern in_port="SR_GND[4].GND" name="CESR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[4]"/>
                  <pack_pattern in_port="SR_GND[4].GND" name="SR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[4]"/>
                  <pack_pattern in_port="SR_GND[4].GND" name="CESR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[4]"/>
                </direct>
                <direct input="SR_GND[5].GND" name="SR5" output="SRUSEDMUX.SR_OUT[5]">
                  <pack_pattern in_port="SR_GND[5].GND" name="SR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[5]"/>
                  <pack_pattern in_port="SR_GND[5].GND" name="CESR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[5]"/>
                  <pack_pattern in_port="SR_GND[5].GND" name="SR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[5]"/>
                  <pack_pattern in_port="SR_GND[5].GND" name="CESR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[5]"/>
                  <pack_pattern in_port="SR_GND[5].GND" name="SR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[5]"/>
                  <pack_pattern in_port="SR_GND[5].GND" name="CESR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[5]"/>
                  <pack_pattern in_port="SR_GND[5].GND" name="SR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[5]"/>
                  <pack_pattern in_port="SR_GND[5].GND" name="CESR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[5]"/>
                </direct>
                <direct input="SR_GND[6].GND" name="SR6" output="SRUSEDMUX.SR_OUT[6]">
                  <pack_pattern in_port="SR_GND[6].GND" name="SR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[6]"/>
                  <pack_pattern in_port="SR_GND[6].GND" name="CESR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[6]"/>
                  <pack_pattern in_port="SR_GND[6].GND" name="SR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[6]"/>
                  <pack_pattern in_port="SR_GND[6].GND" name="CESR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[6]"/>
                  <pack_pattern in_port="SR_GND[6].GND" name="SR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[6]"/>
                  <pack_pattern in_port="SR_GND[6].GND" name="CESR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[6]"/>
                  <pack_pattern in_port="SR_GND[6].GND" name="SR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[6]"/>
                  <pack_pattern in_port="SR_GND[6].GND" name="CESR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[6]"/>
                </direct>
                <direct input="SR_GND[7].GND" name="SR7" output="SRUSEDMUX.SR_OUT[7]">
                  <pack_pattern in_port="SR_GND[7].GND" name="SR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[7]"/>
                  <pack_pattern in_port="SR_GND[7].GND" name="CESR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[7]"/>
                  <pack_pattern in_port="SR_GND[7].GND" name="SR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[7]"/>
                  <pack_pattern in_port="SR_GND[7].GND" name="CESR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[7]"/>
                  <pack_pattern in_port="SR_GND[7].GND" name="SR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[7]"/>
                  <pack_pattern in_port="SR_GND[7].GND" name="CESR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[7]"/>
                  <pack_pattern in_port="SR_GND[7].GND" name="SR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[7]"/>
                  <pack_pattern in_port="SR_GND[7].GND" name="CESR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[7]"/>
                </direct>
              </interconnect>
            </mode>
            <mode name="SRUSEDMUX">
              <interconnect>
                <complete input="SRUSEDMUX.SR" name="SR" output="SRUSEDMUX.SR_OUT"/>
              </interconnect>
            </mode>
          </pb_type>
          <interconnect>
            <!-- 5FF MUXs -->
            <!-- [A-D]MUX -->
            <!-- [A-D]FFMUX -->
            <!-- [A-F]Q outputs -->
            <!-- LUT O6 output -->
            <!-- Carry -->
            <!-- Carry initialization -->
            <!-- Carry selects -->
            <!-- Carry MUXCY.DI -->
            <!-- Clock, Clock Enable and Reset -->
            <direct input="COMMON_SLICE.CIN" name="CIN_TO_CARRY0" output="CARRY4_VPR.CIN">
              <pack_pattern in_port="COMMON_SLICE.CIN" name="CARRYCHAIN" out_port="CARRY4_VPR.CIN"/>
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.CIN = PRECYINIT.CIN
        </meta>
              </metadata>
            </direct>
            <direct input="COMMON_SLICE.AX" name="PRECYINIT_MUX" output="CARRY4_VPR.CYINIT">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.AX = PRECYINIT.AX
        </meta>
              </metadata>
            </direct>
            <mux input="COMMON_SLICE.AO5 COMMON_SLICE.AX" name="CARRY_DI0" output="CARRY4_VPR.DI0">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.AO5 = CARRY4.ACY0
          COMMON_SLICE.AX = NULL
        </meta>
              </metadata>
              <delay_constant in_port="COMMON_SLICE.AX" max=".105e-9" out_port="CARRY4_VPR.DI0"/>
            </mux>
            <mux input="COMMON_SLICE.BO5 COMMON_SLICE.BX" name="CARRY_DI1" output="CARRY4_VPR.DI1">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.BO5 = CARRY4.BCY0
          COMMON_SLICE.BX = NULL
        </meta>
              </metadata>
              <delay_constant in_port="COMMON_SLICE.BX" max=".085e-9" out_port="CARRY4_VPR.DI1"/>
            </mux>
            <mux input="COMMON_SLICE.CO5 COMMON_SLICE.CX" name="CARRY_DI2" output="CARRY4_VPR.DI2">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.CO5 = CARRY4.CCY0
          COMMON_SLICE.CX = NULL
        </meta>
              </metadata>
              <delay_constant in_port="COMMON_SLICE.CX" max=".094e-9" out_port="CARRY4_VPR.DI2"/>
            </mux>
            <mux input="COMMON_SLICE.DO5 COMMON_SLICE.DX" name="CARRY_DI3" output="CARRY4_VPR.DI3">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.DO5 = CARRY4.DCY0
          COMMON_SLICE.DX = NULL
        </meta>
              </metadata>
              <delay_constant in_port="COMMON_SLICE.DX" max=".058e-9" out_port="CARRY4_VPR.DI3"/>
            </mux>
            <direct input="COMMON_SLICE.AO6" name="CARRY_S0" output="CARRY4_VPR.S0"/>
            <direct input="COMMON_SLICE.BO6" name="CARRY_S1" output="CARRY4_VPR.S1"/>
            <direct input="COMMON_SLICE.CO6" name="CARRY_S2" output="CARRY4_VPR.S2"/>
            <direct input="COMMON_SLICE.DO6" name="CARRY_S3" output="CARRY4_VPR.S3"/>
            <direct input="CARRY4_VPR.CO3" name="COUT_TO_PLUG" output="CARRY_COUT_PLUG.CIN">
              <pack_pattern in_port="CARRY4_VPR.CO3" name="CARRYCHAIN" out_port="CARRY_COUT_PLUG.CIN"/>
              <delay_constant in_port="CARRY4_VPR.CO3" max="{interconnect_carry4_co3_cout}" out_port="CARRY_COUT_PLUG.CIN"/>
            </direct>
            <direct input="COMMON_SLICE.CE" name="CE" output="CEUSEDMUX.CE">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.CE = CEUSEDMUX
        </meta>
              </metadata>
            </direct>
            <mux input="SLICE_FF.Q5[0] CARRY4_VPR.O0 CARRY4_VPR.CO0 COMMON_SLICE.AO6 COMMON_SLICE.AO5 COMMON_SLICE.F7AMUX_O" name="AOUTMUX" output="COMMON_SLICE.AMUX">
              <metadata>
                <meta name="fasm_mux">
          SLICE_FF.Q5[0] = AOUTMUX.A5Q
          COMMON_SLICE.F7AMUX_O = AOUTMUX.F7
          COMMON_SLICE.AO5 = AOUTMUX.O5
          COMMON_SLICE.AO6 = AOUTMUX.O6
          CARRY4_VPR.CO0 = AOUTMUX.CY
          CARRY4_VPR.O0 = AOUTMUX.XOR
        </meta>
              </metadata>
              <delay_constant in_port="SLICE_FF.Q5[0]" max="{interconnect_a5ff_amux}" out_port="COMMON_SLICE.AMUX"/>
              <delay_constant in_port="CARRY4_VPR.O0" max="{interconnect_carry4_co0_amux}" out_port="COMMON_SLICE.AMUX"/>
              <delay_constant in_port="CARRY4_VPR.CO0" max="{interconnect_carry4_o0_amux}" out_port="COMMON_SLICE.AMUX"/>
              <delay_constant in_port="COMMON_SLICE.AO6" max="{interconnect_a6lut_amux}" out_port="COMMON_SLICE.AMUX"/>
              <delay_constant in_port="COMMON_SLICE.AO5" max="{interconnect_a5lut_amux}" out_port="COMMON_SLICE.AMUX"/>
            </mux>
            <direct input="SLICE_FF.Q[0]" name="AFF" output="COMMON_SLICE.AQ"/>
            <direct input="COMMON_SLICE.AO6" name="COMMON_SLICE_AOUT" output="COMMON_SLICE.A">
              <delay_constant in_port="COMMON_SLICE.AO6" max="{interconnect_a6lut_a}" out_port="COMMON_SLICE.A"/>
            </direct>
            <mux input="SLICE_FF.Q5[1] CARRY4_VPR.O1 CARRY4_VPR.CO1 COMMON_SLICE.BO6 COMMON_SLICE.BO5 COMMON_SLICE.F8MUX_O" name="BOUTMUX" output="COMMON_SLICE.BMUX">
              <metadata>
                <meta name="fasm_mux">
          SLICE_FF.Q5[1] = BOUTMUX.B5Q
          COMMON_SLICE.F8MUX_O = BOUTMUX.F8
          COMMON_SLICE.BO5 = BOUTMUX.O5
          COMMON_SLICE.BO6 = BOUTMUX.O6
          CARRY4_VPR.CO1 = BOUTMUX.CY
          CARRY4_VPR.O1 = BOUTMUX.XOR
        </meta>
              </metadata>
              <delay_constant in_port="SLICE_FF.Q5[1]" max="{interconnect_b5ff_bmux}" out_port="COMMON_SLICE.BMUX"/>
              <delay_constant in_port="CARRY4_VPR.O1" max="{interconnect_carry4_co1_bmux}" out_port="COMMON_SLICE.BMUX"/>
              <delay_constant in_port="CARRY4_VPR.CO1" max="{interconnect_carry4_o1_bmux}" out_port="COMMON_SLICE.BMUX"/>
              <delay_constant in_port="COMMON_SLICE.BO6" max="{interconnect_b6lut_bmux}" out_port="COMMON_SLICE.BMUX"/>
              <delay_constant in_port="COMMON_SLICE.BO5" max="{interconnect_b5lut_bmux}" out_port="COMMON_SLICE.BMUX"/>
            </mux>
            <direct input="SLICE_FF.Q[1]" name="BFF" output="COMMON_SLICE.BQ"/>
            <direct input="COMMON_SLICE.BO6" name="COMMON_SLICE_BOUT" output="COMMON_SLICE.B">
              <delay_constant in_port="COMMON_SLICE.BO6" max="{interconnect_b6lut_b}" out_port="COMMON_SLICE.B"/>
            </direct>
            <mux input="SLICE_FF.Q5[2] CARRY4_VPR.O2 CARRY4_VPR.CO2 COMMON_SLICE.CO6 COMMON_SLICE.CO5 COMMON_SLICE.F7BMUX_O" name="COUTMUX" output="COMMON_SLICE.CMUX">
              <metadata>
                <meta name="fasm_mux">
          SLICE_FF.Q5[2] = COUTMUX.C5Q
          COMMON_SLICE.F7BMUX_O = COUTMUX.F7
          COMMON_SLICE.CO5 = COUTMUX.O5
          COMMON_SLICE.CO6 = COUTMUX.O6
          CARRY4_VPR.CO2 = COUTMUX.CY
          CARRY4_VPR.O2 = COUTMUX.XOR
        </meta>
              </metadata>
              <delay_constant in_port="SLICE_FF.Q5[2]" max="{interconnect_c5ff_cmux}" out_port="COMMON_SLICE.CMUX"/>
              <delay_constant in_port="CARRY4_VPR.O2" max="{interconnect_carry4_co2_cmux}" out_port="COMMON_SLICE.CMUX"/>
              <delay_constant in_port="CARRY4_VPR.CO2" max="{interconnect_carry4_o2_cmux}" out_port="COMMON_SLICE.CMUX"/>
              <delay_constant in_port="COMMON_SLICE.CO6" max="{interconnect_c6lut_cmux}" out_port="COMMON_SLICE.CMUX"/>
              <delay_constant in_port="COMMON_SLICE.CO5" max="{interconnect_c5lut_cmux}" out_port="COMMON_SLICE.CMUX"/>
            </mux>
            <direct input="CARRY_COUT_PLUG.COUT" name="COUT" output="COMMON_SLICE.COUT">
              <pack_pattern in_port="CARRY_COUT_PLUG.COUT" name="CARRYCHAIN" out_port="COMMON_SLICE.COUT"/>
            </direct>
            <direct input="SLICE_FF.Q[2]" name="CFF" output="COMMON_SLICE.CQ"/>
            <direct input="COMMON_SLICE.CO6" name="COMMON_SLICE_COUT" output="COMMON_SLICE.C">
              <delay_constant in_port="COMMON_SLICE.CO6" max="{interconnect_c6lut_c}" out_port="COMMON_SLICE.C"/>
            </direct>
            <mux input="COMMON_SLICE.AMC31 SLICE_FF.Q5[3] CARRY4_VPR.O3 CARRY4_VPR.CO3 COMMON_SLICE.DO6 COMMON_SLICE.DO5" name="DOUTMUX" output="COMMON_SLICE.DMUX">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.AMC31 = DOUTMUX.MC31
          SLICE_FF.Q5[3] = DOUTMUX.D5Q
          COMMON_SLICE.DO5 = DOUTMUX.O5
          COMMON_SLICE.DO6 = DOUTMUX.O6
          CARRY4_VPR.CO3 = DOUTMUX.CY
          CARRY4_VPR.O3 = DOUTMUX.XOR
        </meta>
              </metadata>
              <delay_constant in_port="SLICE_FF.Q5[3]" max="{interconnect_d5ff_dmux}" out_port="COMMON_SLICE.DMUX"/>
              <delay_constant in_port="CARRY4_VPR.O3" max="{interconnect_carry4_co3_dmux}" out_port="COMMON_SLICE.DMUX"/>
              <delay_constant in_port="CARRY4_VPR.CO3" max="{interconnect_carry4_o3_dmux}" out_port="COMMON_SLICE.DMUX"/>
              <delay_constant in_port="COMMON_SLICE.DO6" max="{interconnect_d6lut_dmux}" out_port="COMMON_SLICE.DMUX"/>
              <delay_constant in_port="COMMON_SLICE.DO5" max="{interconnect_d5lut_dmux}" out_port="COMMON_SLICE.DMUX"/>
            </mux>
            <direct input="SLICE_FF.Q[3]" name="DFF" output="COMMON_SLICE.DQ"/>
            <direct input="COMMON_SLICE.DO6" name="COMMON_SLICE_DOUT" output="COMMON_SLICE.D">
              <delay_constant in_port="COMMON_SLICE.DO6" max="{interconnect_d6lut_d}" out_port="COMMON_SLICE.D"/>
            </direct>
            <direct input="CEUSEDMUX.CE_OUT" name="CE_OUT" output="SLICE_FF.CE"/>
            <direct input="COMMON_SLICE.CLK" name="CK" output="SLICE_FF.CK"/>
            <mux input="COMMON_SLICE.AX COMMON_SLICE.AO5" name="A5FFMUX" output="SLICE_FF.D5[0]">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.AO5 = A5FFMUX.IN_A
          COMMON_SLICE.AX = A5FFMUX.IN_B
        </meta>
              </metadata>
              <pack_pattern in_port="COMMON_SLICE.AO5" name="LUT_to_FF_FDSE" out_port="SLICE_FF.D5[0]"/>
              <pack_pattern in_port="COMMON_SLICE.AO5" name="LUT_to_FF_FDRE" out_port="SLICE_FF.D5[0]"/>
              <pack_pattern in_port="COMMON_SLICE.AO5" name="LUT_to_FF_FDPE" out_port="SLICE_FF.D5[0]"/>
              <pack_pattern in_port="COMMON_SLICE.AO5" name="LUT_to_FF_FDCE" out_port="SLICE_FF.D5[0]"/>
              <delay_constant in_port="COMMON_SLICE.AX" max="{interconnect_ax_a5ffl}" out_port="SLICE_FF.D5[0]"/>
              <delay_constant in_port="COMMON_SLICE.AO5" max="{interconnect_a5lut_a5ffl}" out_port="SLICE_FF.D5[0]"/>
            </mux>
            <mux input="COMMON_SLICE.BX COMMON_SLICE.BO5" name="B5FFMUX" output="SLICE_FF.D5[1]">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.BO5 = B5FFMUX.IN_A
          COMMON_SLICE.BX = B5FFMUX.IN_B
        </meta>
              </metadata>
              <pack_pattern in_port="COMMON_SLICE.BO5" name="LUT_to_FF_FDSE" out_port="SLICE_FF.D5[1]"/>
              <pack_pattern in_port="COMMON_SLICE.BO5" name="LUT_to_FF_FDRE" out_port="SLICE_FF.D5[1]"/>
              <pack_pattern in_port="COMMON_SLICE.BO5" name="LUT_to_FF_FDPE" out_port="SLICE_FF.D5[1]"/>
              <pack_pattern in_port="COMMON_SLICE.BO5" name="LUT_to_FF_FDCE" out_port="SLICE_FF.D5[1]"/>
              <delay_constant in_port="COMMON_SLICE.BX" max="{interconnect_bx_b5ffl}" out_port="SLICE_FF.D5[1]"/>
              <delay_constant in_port="COMMON_SLICE.BO5" max="{interconnect_b5lut_b5ffl}" out_port="SLICE_FF.D5[1]"/>
            </mux>
            <mux input="COMMON_SLICE.CX COMMON_SLICE.CO5" name="C5FFMUX" output="SLICE_FF.D5[2]">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.CO5 = C5FFMUX.IN_A
          COMMON_SLICE.CX = C5FFMUX.IN_B
        </meta>
              </metadata>
              <pack_pattern in_port="COMMON_SLICE.CO5" name="LUT_to_FF_FDSE" out_port="SLICE_FF.D5[2]"/>
              <pack_pattern in_port="COMMON_SLICE.CO5" name="LUT_to_FF_FDRE" out_port="SLICE_FF.D5[2]"/>
              <pack_pattern in_port="COMMON_SLICE.CO5" name="LUT_to_FF_FDPE" out_port="SLICE_FF.D5[2]"/>
              <pack_pattern in_port="COMMON_SLICE.CO5" name="LUT_to_FF_FDCE" out_port="SLICE_FF.D5[2]"/>
              <delay_constant in_port="COMMON_SLICE.CX" max="{interconnect_cx_c5ffl}" out_port="SLICE_FF.D5[2]"/>
              <delay_constant in_port="COMMON_SLICE.CO5" max="{interconnect_c5lut_c5ffl}" out_port="SLICE_FF.D5[2]"/>
            </mux>
            <mux input="COMMON_SLICE.DX COMMON_SLICE.DO5" name="D5FFMUX" output="SLICE_FF.D5[3]">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.DO5 = D5FFMUX.IN_A
          COMMON_SLICE.DX = D5FFMUX.IN_B
        </meta>
              </metadata>
              <pack_pattern in_port="COMMON_SLICE.DO5" name="LUT_to_FF_FDSE" out_port="SLICE_FF.D5[3]"/>
              <pack_pattern in_port="COMMON_SLICE.DO5" name="LUT_to_FF_FDRE" out_port="SLICE_FF.D5[3]"/>
              <pack_pattern in_port="COMMON_SLICE.DO5" name="LUT_to_FF_FDPE" out_port="SLICE_FF.D5[3]"/>
              <pack_pattern in_port="COMMON_SLICE.DO5" name="LUT_to_FF_FDCE" out_port="SLICE_FF.D5[3]"/>
              <delay_constant in_port="COMMON_SLICE.DX" max="{interconnect_dx_d5ffl}" out_port="SLICE_FF.D5[3]"/>
              <delay_constant in_port="COMMON_SLICE.DO5" max="{interconnect_d5lut_d5ffl}" out_port="SLICE_FF.D5[3]"/>
            </mux>
            <mux input="CARRY4_VPR.O0 CARRY4_VPR.CO0 COMMON_SLICE.AO6 COMMON_SLICE.AO5 COMMON_SLICE.AX COMMON_SLICE.F7AMUX_O" name="AFFMUX" output="SLICE_FF.D[0]">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.AX = AFFMUX.AX
          COMMON_SLICE.F7AMUX_O = AFFMUX.F7
          COMMON_SLICE.AO5 = AFFMUX.O5
          COMMON_SLICE.AO6 = AFFMUX.O6
          CARRY4_VPR.CO0 = AFFMUX.CY
          CARRY4_VPR.O0 = AFFMUX.XOR
        </meta>
              </metadata>
              <pack_pattern in_port="COMMON_SLICE.AO6" name="LUT_to_FF_FDSE" out_port="SLICE_FF.D[0]"/>
              <pack_pattern in_port="COMMON_SLICE.AO6" name="LUT_to_FF_FDRE" out_port="SLICE_FF.D[0]"/>
              <pack_pattern in_port="COMMON_SLICE.AO6" name="LUT_to_FF_FDPE" out_port="SLICE_FF.D[0]"/>
              <pack_pattern in_port="COMMON_SLICE.AO6" name="LUT_to_FF_FDCE" out_port="SLICE_FF.D[0]"/>
              <pack_pattern in_port="COMMON_SLICE.AO6" name="F6MUX_to_FF_FDSE" out_port="SLICE_FF.D[0]"/>
              <pack_pattern in_port="COMMON_SLICE.AO6" name="F6MUX_to_FF_FDRE" out_port="SLICE_FF.D[0]"/>
              <pack_pattern in_port="COMMON_SLICE.AO6" name="F6MUX_to_FF_FDPE" out_port="SLICE_FF.D[0]"/>
              <pack_pattern in_port="COMMON_SLICE.AO6" name="F6MUX_to_FF_FDCE" out_port="SLICE_FF.D[0]"/>
              <delay_constant in_port="COMMON_SLICE.AX" max="{interconnect_ax_aff}" out_port="SLICE_FF.D[0]"/>
              <delay_constant in_port="COMMON_SLICE.F7AMUX_O" max="{interconnect_f7amux_aff}" out_port="SLICE_FF.D[0]"/>
              <delay_constant in_port="COMMON_SLICE.AO5" max="{interconnect_a5lut_aff}" out_port="SLICE_FF.D[0]"/>
              <delay_constant in_port="COMMON_SLICE.AO6" max="{interconnect_a6lut_aff}" out_port="SLICE_FF.D[0]"/>
              <delay_constant in_port="CARRY4_VPR.CO0" max="{interconnect_carry4_co0_aff}" out_port="SLICE_FF.D[0]"/>
              <delay_constant in_port="CARRY4_VPR.O0" max="{interconnect_carry4_o0_aff}" out_port="SLICE_FF.D[0]"/>
            </mux>
            <mux input="CARRY4_VPR.O1 CARRY4_VPR.CO1 COMMON_SLICE.BO6 COMMON_SLICE.BO5 COMMON_SLICE.BX COMMON_SLICE.F8MUX_O" name="BFFMUX" output="SLICE_FF.D[1]">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.BX = BFFMUX.BX
          COMMON_SLICE.F8MUX_O = BFFMUX.F8
          COMMON_SLICE.BO5 = BFFMUX.O5
          COMMON_SLICE.BO6 = BFFMUX.O6
          CARRY4_VPR.CO1 = BFFMUX.CY
          CARRY4_VPR.O1 = BFFMUX.XOR
        </meta>
              </metadata>
              <pack_pattern in_port="COMMON_SLICE.BO6" name="LUT_to_FF_FDSE" out_port="SLICE_FF.D[1]"/>
              <pack_pattern in_port="COMMON_SLICE.BO6" name="LUT_to_FF_FDRE" out_port="SLICE_FF.D[1]"/>
              <pack_pattern in_port="COMMON_SLICE.BO6" name="LUT_to_FF_FDPE" out_port="SLICE_FF.D[1]"/>
              <pack_pattern in_port="COMMON_SLICE.BO6" name="LUT_to_FF_FDCE" out_port="SLICE_FF.D[1]"/>
              <pack_pattern in_port="COMMON_SLICE.BO6" name="F6MUX_to_FF_FDSE" out_port="SLICE_FF.D[1]"/>
              <pack_pattern in_port="COMMON_SLICE.BO6" name="F6MUX_to_FF_FDRE" out_port="SLICE_FF.D[1]"/>
              <pack_pattern in_port="COMMON_SLICE.BO6" name="F6MUX_to_FF_FDPE" out_port="SLICE_FF.D[1]"/>
              <pack_pattern in_port="COMMON_SLICE.BO6" name="F6MUX_to_FF_FDCE" out_port="SLICE_FF.D[1]"/>
              <delay_constant in_port="COMMON_SLICE.BX" max="{interconnect_bx_bff}" out_port="SLICE_FF.D[1]"/>
              <delay_constant in_port="COMMON_SLICE.F8MUX_O" max="{interconnect_f8mux_bff}" out_port="SLICE_FF.D[1]"/>
              <delay_constant in_port="COMMON_SLICE.BO5" max="{interconnect_b5lut_bff}" out_port="SLICE_FF.D[1]"/>
              <delay_constant in_port="COMMON_SLICE.BO6" max="{interconnect_b6lut_bff}" out_port="SLICE_FF.D[1]"/>
              <delay_constant in_port="CARRY4_VPR.CO1" max="{interconnect_carry4_co1_bff}" out_port="SLICE_FF.D[1]"/>
              <delay_constant in_port="CARRY4_VPR.O1" max="{interconnect_carry4_o1_bff}" out_port="SLICE_FF.D[1]"/>
            </mux>
            <mux input="CARRY4_VPR.O2 CARRY4_VPR.CO2 COMMON_SLICE.CO6 COMMON_SLICE.CO5 COMMON_SLICE.CX COMMON_SLICE.F7BMUX_O" name="CFFMUX" output="SLICE_FF.D[2]">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.CX = CFFMUX.CX
          COMMON_SLICE.F7BMUX_O = CFFMUX.F7
          COMMON_SLICE.CO5 = CFFMUX.O5
          COMMON_SLICE.CO6 = CFFMUX.O6
          CARRY4_VPR.CO2 = CFFMUX.CY
          CARRY4_VPR.O2 = CFFMUX.XOR
        </meta>
              </metadata>
              <pack_pattern in_port="COMMON_SLICE.CO6" name="LUT_to_FF_FDSE" out_port="SLICE_FF.D[2]"/>
              <pack_pattern in_port="COMMON_SLICE.CO6" name="LUT_to_FF_FDRE" out_port="SLICE_FF.D[2]"/>
              <pack_pattern in_port="COMMON_SLICE.CO6" name="LUT_to_FF_FDPE" out_port="SLICE_FF.D[2]"/>
              <pack_pattern in_port="COMMON_SLICE.CO6" name="LUT_to_FF_FDCE" out_port="SLICE_FF.D[2]"/>
              <pack_pattern in_port="COMMON_SLICE.CO6" name="F6MUX_to_FF_FDSE" out_port="SLICE_FF.D[2]"/>
              <pack_pattern in_port="COMMON_SLICE.CO6" name="F6MUX_to_FF_FDRE" out_port="SLICE_FF.D[2]"/>
              <pack_pattern in_port="COMMON_SLICE.CO6" name="F6MUX_to_FF_FDPE" out_port="SLICE_FF.D[2]"/>
              <pack_pattern in_port="COMMON_SLICE.CO6" name="F6MUX_to_FF_FDCE" out_port="SLICE_FF.D[2]"/>
              <delay_constant in_port="COMMON_SLICE.CX" max="{interconnect_cx_cff}" out_port="SLICE_FF.D[2]"/>
              <delay_constant in_port="COMMON_SLICE.F7BMUX_O" max="{interconnect_f7bmux_cff}" out_port="SLICE_FF.D[2]"/>
              <delay_constant in_port="COMMON_SLICE.CO5" max="{interconnect_c5lut_cff}" out_port="SLICE_FF.D[2]"/>
              <delay_constant in_port="COMMON_SLICE.CO6" max="{interconnect_c6lut_cff}" out_port="SLICE_FF.D[2]"/>
              <delay_constant in_port="CARRY4_VPR.CO2" max="{interconnect_carry4_co2_cff}" out_port="SLICE_FF.D[2]"/>
              <delay_constant in_port="CARRY4_VPR.O2" max="{interconnect_carry4_o2_cff}" out_port="SLICE_FF.D[2]"/>
            </mux>
            <mux input="COMMON_SLICE.AMC31 CARRY4_VPR.O3 CARRY4_VPR.CO3 COMMON_SLICE.DO6 COMMON_SLICE.DO5 COMMON_SLICE.DX" name="DFFMUX" output="SLICE_FF.D[3]">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.AMC31 = DFFMUX.MC31
          COMMON_SLICE.DX = DFFMUX.DX
          COMMON_SLICE.DO5 = DFFMUX.O5
          COMMON_SLICE.DO6 = DFFMUX.O6
          CARRY4_VPR.CO3 = DFFMUX.CY
          CARRY4_VPR.O3 = DFFMUX.XOR
        </meta>
              </metadata>
              <pack_pattern in_port="COMMON_SLICE.DO6" name="LUT_to_FF_FDSE" out_port="SLICE_FF.D[3]"/>
              <pack_pattern in_port="COMMON_SLICE.DO6" name="LUT_to_FF_FDRE" out_port="SLICE_FF.D[3]"/>
              <pack_pattern in_port="COMMON_SLICE.DO6" name="LUT_to_FF_FDPE" out_port="SLICE_FF.D[3]"/>
              <pack_pattern in_port="COMMON_SLICE.DO6" name="LUT_to_FF_FDCE" out_port="SLICE_FF.D[3]"/>
              <pack_pattern in_port="COMMON_SLICE.DO6" name="F6MUX_to_FF_FDSE" out_port="SLICE_FF.D[3]"/>
              <pack_pattern in_port="COMMON_SLICE.DO6" name="F6MUX_to_FF_FDRE" out_port="SLICE_FF.D[3]"/>
              <pack_pattern in_port="COMMON_SLICE.DO6" name="F6MUX_to_FF_FDPE" out_port="SLICE_FF.D[3]"/>
              <pack_pattern in_port="COMMON_SLICE.DO6" name="F6MUX_to_FF_FDCE" out_port="SLICE_FF.D[3]"/>
              <delay_constant in_port="COMMON_SLICE.DX" max="{interconnect_dx_dff}" out_port="SLICE_FF.D[3]"/>
              <delay_constant in_port="COMMON_SLICE.DO5" max="{interconnect_d5lut_dff}" out_port="SLICE_FF.D[3]"/>
              <delay_constant in_port="COMMON_SLICE.DO6" max="{interconnect_d6lut_dff}" out_port="SLICE_FF.D[3]"/>
              <delay_constant in_port="CARRY4_VPR.CO3" max="{interconnect_carry4_co3_dff}" out_port="SLICE_FF.D[3]"/>
              <delay_constant in_port="CARRY4_VPR.O3" max="{interconnect_carry4_o3_dff}" out_port="SLICE_FF.D[3]"/>
            </mux>
            <direct input="SRUSEDMUX.SR_OUT" name="SR_OUT" output="SLICE_FF.SR"/>
            <direct input="COMMON_SLICE.SR" name="SR" output="SRUSEDMUX.SR">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.SR = SRUSEDMUX
        </meta>
              </metadata>
            </direct>
          </interconnect>
          <metadata>
            <meta name="type">block</meta>
            <meta name="subtype">ignore</meta>
          </metadata>
        </pb_type>
        <interconnect>
          <!-- LUT input pins -->
          <!-- COMMON_SLICE inputs -->
          <!-- [A-F]Q outputs -->
          <!-- A-D output -->
          <!-- AMUX-DMUX output -->
          <!-- Carry -->
          <!-- Clock, Clock Enable and Reset -->
          <direct input="SLICEL0.A1" name="A1" output="COMMON_LUT_AND_F78MUX.A1"/>
          <direct input="SLICEL0.A2" name="A2" output="COMMON_LUT_AND_F78MUX.A2"/>
          <direct input="SLICEL0.A3" name="A3" output="COMMON_LUT_AND_F78MUX.A3"/>
          <direct input="SLICEL0.A4" name="A4" output="COMMON_LUT_AND_F78MUX.A4"/>
          <direct input="SLICEL0.A5" name="A5" output="COMMON_LUT_AND_F78MUX.A5"/>
          <direct input="SLICEL0.A6" name="A6" output="COMMON_LUT_AND_F78MUX.A6"/>
          <direct input="SLICEL0.AX" name="AX" output="COMMON_LUT_AND_F78MUX.AX"/>
          <direct input="SLICEL0.B1" name="B1" output="COMMON_LUT_AND_F78MUX.B1"/>
          <direct input="SLICEL0.B2" name="B2" output="COMMON_LUT_AND_F78MUX.B2"/>
          <direct input="SLICEL0.B3" name="B3" output="COMMON_LUT_AND_F78MUX.B3"/>
          <direct input="SLICEL0.B4" name="B4" output="COMMON_LUT_AND_F78MUX.B4"/>
          <direct input="SLICEL0.B5" name="B5" output="COMMON_LUT_AND_F78MUX.B5"/>
          <direct input="SLICEL0.B6" name="B6" output="COMMON_LUT_AND_F78MUX.B6"/>
          <direct input="SLICEL0.BX" name="BX" output="COMMON_LUT_AND_F78MUX.BX"/>
          <direct input="SLICEL0.C1" name="C1" output="COMMON_LUT_AND_F78MUX.C1"/>
          <direct input="SLICEL0.C2" name="C2" output="COMMON_LUT_AND_F78MUX.C2"/>
          <direct input="SLICEL0.C3" name="C3" output="COMMON_LUT_AND_F78MUX.C3"/>
          <direct input="SLICEL0.C4" name="C4" output="COMMON_LUT_AND_F78MUX.C4"/>
          <direct input="SLICEL0.C5" name="C5" output="COMMON_LUT_AND_F78MUX.C5"/>
          <direct input="SLICEL0.C6" name="C6" output="COMMON_LUT_AND_F78MUX.C6"/>
          <direct input="SLICEL0.CX" name="CX" output="COMMON_LUT_AND_F78MUX.CX"/>
          <direct input="SLICEL0.D1" name="D1" output="COMMON_LUT_AND_F78MUX.D1"/>
          <direct input="SLICEL0.D2" name="D2" output="COMMON_LUT_AND_F78MUX.D2"/>
          <direct input="SLICEL0.D3" name="D3" output="COMMON_LUT_AND_F78MUX.D3"/>
          <direct input="SLICEL0.D4" name="D4" output="COMMON_LUT_AND_F78MUX.D4"/>
          <direct input="SLICEL0.D5" name="D5" output="COMMON_LUT_AND_F78MUX.D5"/>
          <direct input="SLICEL0.D6" name="D6" output="COMMON_LUT_AND_F78MUX.D6"/>
          <direct input="COMMON_LUT_AND_F78MUX.AO5" name="AO5" output="COMMON_SLICE.AO5"/>
          <direct input="COMMON_LUT_AND_F78MUX.AO6" name="AO6" output="COMMON_SLICE.AO6"/>
          <direct input="SLICEL0.AX" name="AX2" output="COMMON_SLICE.AX"/>
          <direct input="COMMON_LUT_AND_F78MUX.BO5" name="BO5" output="COMMON_SLICE.BO5"/>
          <direct input="COMMON_LUT_AND_F78MUX.BO6" name="BO6" output="COMMON_SLICE.BO6"/>
          <direct input="SLICEL0.BX" name="BX2" output="COMMON_SLICE.BX"/>
          <direct input="SLICEL0.CE" name="CE" output="COMMON_SLICE.CE"/>
          <direct input="SLICEL0.CIN" name="CIN" output="COMMON_SLICE.CIN"/>
          <direct input="SLICEL0.CLK" name="CK" output="COMMON_SLICE.CLK"/>
          <direct input="COMMON_LUT_AND_F78MUX.CO5" name="CO5" output="COMMON_SLICE.CO5"/>
          <direct input="COMMON_LUT_AND_F78MUX.CO6" name="CO6" output="COMMON_SLICE.CO6"/>
          <direct input="SLICEL0.CX" name="CX2" output="COMMON_SLICE.CX"/>
          <direct input="COMMON_LUT_AND_F78MUX.DO5" name="DO5" output="COMMON_SLICE.DO5"/>
          <direct input="COMMON_LUT_AND_F78MUX.DO6" name="DO6" output="COMMON_SLICE.DO6"/>
          <direct input="SLICEL0.DX" name="DX2" output="COMMON_SLICE.DX"/>
          <direct input="COMMON_LUT_AND_F78MUX.F7AMUX_O" name="F7AMUX_O" output="COMMON_SLICE.F7AMUX_O"/>
          <direct input="COMMON_LUT_AND_F78MUX.F7BMUX_O" name="F7BMUX_O" output="COMMON_SLICE.F7BMUX_O"/>
          <direct input="COMMON_LUT_AND_F78MUX.F8MUX_O" name="F8MUX_O" output="COMMON_SLICE.F8MUX_O"/>
          <direct input="SLICEL0.SR" name="SR" output="COMMON_SLICE.SR"/>
          <direct input="COMMON_SLICE.AMUX" name="SLICEL_AMUX" output="SLICEL0.AMUX"/>
          <direct input="COMMON_SLICE.AQ" name="AQ" output="SLICEL0.AQ"/>
          <direct input="COMMON_SLICE.A" name="SLICEL_AOUT" output="SLICEL0.A"/>
          <direct input="COMMON_SLICE.BMUX" name="SLICEL_BMUX" output="SLICEL0.BMUX"/>
          <direct input="COMMON_SLICE.BQ" name="BQ" output="SLICEL0.BQ"/>
          <direct input="COMMON_SLICE.B" name="SLICEL_BOUT" output="SLICEL0.B"/>
          <direct input="COMMON_SLICE.CMUX" name="SLICEL_CMUX" output="SLICEL0.CMUX"/>
          <direct input="COMMON_SLICE.COUT" name="COUT" output="SLICEL0.COUT"/>
          <direct input="COMMON_SLICE.CQ" name="CQ" output="SLICEL0.CQ"/>
          <direct input="COMMON_SLICE.C" name="SLICEL_COUT" output="SLICEL0.C"/>
          <direct input="COMMON_SLICE.DMUX" name="SLICEL_DMUX" output="SLICEL0.DMUX"/>
          <direct input="COMMON_SLICE.DQ" name="DQ" output="SLICEL0.DQ"/>
          <direct input="COMMON_SLICE.D" name="SLICEL_DOUT" output="SLICEL0.D"/>
        </interconnect>
        <metadata>
          <meta name="type">block</meta>
          <meta name="subtype">ignore</meta>
        </metadata>
      </pb_type>
      <interconnect>
        <!-- Tile->Site -->
        <!-- Site->Tile -->
        <direct input="SLICEL0.AMUX" name="SLICEL0.AMUX_to_BLK-TL-SLICEL.AMUX" output="BLK-TL-SLICEL.AMUX"/>
        <direct input="SLICEL0.AQ" name="SLICEL0.AQ_to_BLK-TL-SLICEL.AQ" output="BLK-TL-SLICEL.AQ"/>
        <direct input="SLICEL0.A" name="SLICEL0.A_to_BLK-TL-SLICEL.A" output="BLK-TL-SLICEL.A"/>
        <direct input="SLICEL0.BMUX" name="SLICEL0.BMUX_to_BLK-TL-SLICEL.BMUX" output="BLK-TL-SLICEL.BMUX"/>
        <direct input="SLICEL0.BQ" name="SLICEL0.BQ_to_BLK-TL-SLICEL.BQ" output="BLK-TL-SLICEL.BQ"/>
        <direct input="SLICEL0.B" name="SLICEL0.B_to_BLK-TL-SLICEL.B" output="BLK-TL-SLICEL.B"/>
        <direct input="SLICEL0.CMUX" name="SLICEL0.CMUX_to_BLK-TL-SLICEL.CMUX" output="BLK-TL-SLICEL.CMUX"/>
        <direct input="SLICEL0.COUT" name="SLICEL0.COUT_to_BLK-TL-SLICEL.COUT" output="BLK-TL-SLICEL.COUT"/>
        <direct input="SLICEL0.CQ" name="SLICEL0.CQ_to_BLK-TL-SLICEL.CQ" output="BLK-TL-SLICEL.CQ"/>
        <direct input="SLICEL0.C" name="SLICEL0.C_to_BLK-TL-SLICEL.C" output="BLK-TL-SLICEL.C"/>
        <direct input="SLICEL0.DMUX" name="SLICEL0.DMUX_to_BLK-TL-SLICEL.DMUX" output="BLK-TL-SLICEL.DMUX"/>
        <direct input="SLICEL0.DQ" name="SLICEL0.DQ_to_BLK-TL-SLICEL.DQ" output="BLK-TL-SLICEL.DQ"/>
        <direct input="SLICEL0.D" name="SLICEL0.D_to_BLK-TL-SLICEL.D" output="BLK-TL-SLICEL.D"/>
        <direct input="BLK-TL-SLICEL.A1" name="BLK-TL-SLICEL.A1_to_SLICEL0.A1" output="SLICEL0.A1"/>
        <direct input="BLK-TL-SLICEL.A2" name="BLK-TL-SLICEL.A2_to_SLICEL0.A2" output="SLICEL0.A2"/>
        <direct input="BLK-TL-SLICEL.A3" name="BLK-TL-SLICEL.A3_to_SLICEL0.A3" output="SLICEL0.A3"/>
        <direct input="BLK-TL-SLICEL.A4" name="BLK-TL-SLICEL.A4_to_SLICEL0.A4" output="SLICEL0.A4"/>
        <direct input="BLK-TL-SLICEL.A5" name="BLK-TL-SLICEL.A5_to_SLICEL0.A5" output="SLICEL0.A5"/>
        <direct input="BLK-TL-SLICEL.A6" name="BLK-TL-SLICEL.A6_to_SLICEL0.A6" output="SLICEL0.A6"/>
        <direct input="BLK-TL-SLICEL.AX" name="BLK-TL-SLICEL.AX_to_SLICEL0.AX" output="SLICEL0.AX"/>
        <direct input="BLK-TL-SLICEL.B1" name="BLK-TL-SLICEL.B1_to_SLICEL0.B1" output="SLICEL0.B1"/>
        <direct input="BLK-TL-SLICEL.B2" name="BLK-TL-SLICEL.B2_to_SLICEL0.B2" output="SLICEL0.B2"/>
        <direct input="BLK-TL-SLICEL.B3" name="BLK-TL-SLICEL.B3_to_SLICEL0.B3" output="SLICEL0.B3"/>
        <direct input="BLK-TL-SLICEL.B4" name="BLK-TL-SLICEL.B4_to_SLICEL0.B4" output="SLICEL0.B4"/>
        <direct input="BLK-TL-SLICEL.B5" name="BLK-TL-SLICEL.B5_to_SLICEL0.B5" output="SLICEL0.B5"/>
        <direct input="BLK-TL-SLICEL.B6" name="BLK-TL-SLICEL.B6_to_SLICEL0.B6" output="SLICEL0.B6"/>
        <direct input="BLK-TL-SLICEL.BX" name="BLK-TL-SLICEL.BX_to_SLICEL0.BX" output="SLICEL0.BX"/>
        <direct input="BLK-TL-SLICEL.C1" name="BLK-TL-SLICEL.C1_to_SLICEL0.C1" output="SLICEL0.C1"/>
        <direct input="BLK-TL-SLICEL.C2" name="BLK-TL-SLICEL.C2_to_SLICEL0.C2" output="SLICEL0.C2"/>
        <direct input="BLK-TL-SLICEL.C3" name="BLK-TL-SLICEL.C3_to_SLICEL0.C3" output="SLICEL0.C3"/>
        <direct input="BLK-TL-SLICEL.C4" name="BLK-TL-SLICEL.C4_to_SLICEL0.C4" output="SLICEL0.C4"/>
        <direct input="BLK-TL-SLICEL.C5" name="BLK-TL-SLICEL.C5_to_SLICEL0.C5" output="SLICEL0.C5"/>
        <direct input="BLK-TL-SLICEL.C6" name="BLK-TL-SLICEL.C6_to_SLICEL0.C6" output="SLICEL0.C6"/>
        <direct input="BLK-TL-SLICEL.CE" name="BLK-TL-SLICEL.CE_to_SLICEL0.CE" output="SLICEL0.CE"/>
        <direct input="BLK-TL-SLICEL.CIN" name="BLK-TL-SLICEL.CIN_to_SLICEL0.CIN" output="SLICEL0.CIN"/>
        <direct input="BLK-TL-SLICEL.CLK" name="BLK-TL-SLICEL.CLK_to_SLICEL0.CLK" output="SLICEL0.CLK"/>
        <direct input="BLK-TL-SLICEL.CX" name="BLK-TL-SLICEL.CX_to_SLICEL0.CX" output="SLICEL0.CX"/>
        <direct input="BLK-TL-SLICEL.D1" name="BLK-TL-SLICEL.D1_to_SLICEL0.D1" output="SLICEL0.D1"/>
        <direct input="BLK-TL-SLICEL.D2" name="BLK-TL-SLICEL.D2_to_SLICEL0.D2" output="SLICEL0.D2"/>
        <direct input="BLK-TL-SLICEL.D3" name="BLK-TL-SLICEL.D3_to_SLICEL0.D3" output="SLICEL0.D3"/>
        <direct input="BLK-TL-SLICEL.D4" name="BLK-TL-SLICEL.D4_to_SLICEL0.D4" output="SLICEL0.D4"/>
        <direct input="BLK-TL-SLICEL.D5" name="BLK-TL-SLICEL.D5_to_SLICEL0.D5" output="SLICEL0.D5"/>
        <direct input="BLK-TL-SLICEL.D6" name="BLK-TL-SLICEL.D6_to_SLICEL0.D6" output="SLICEL0.D6"/>
        <direct input="BLK-TL-SLICEL.DX" name="BLK-TL-SLICEL.DX_to_SLICEL0.DX" output="SLICEL0.DX"/>
        <direct input="BLK-TL-SLICEL.SR" name="BLK-TL-SLICEL.SR_to_SLICEL0.SR" output="SLICEL0.SR"/>
      </interconnect>
    </pb_type>
    <pb_type name="BLK-TL-SLICEM">
      <clock name="CLK" num_pins="1"/>
      <input name="A1" num_pins="1"/>
      <input name="A2" num_pins="1"/>
      <input name="A3" num_pins="1"/>
      <input name="A4" num_pins="1"/>
      <input name="A5" num_pins="1"/>
      <input name="A6" num_pins="1"/>
      <input name="AI" num_pins="1"/>
      <input name="AX" num_pins="1"/>
      <input name="B1" num_pins="1"/>
      <input name="B2" num_pins="1"/>
      <input name="B3" num_pins="1"/>
      <input name="B4" num_pins="1"/>
      <input name="B5" num_pins="1"/>
      <input name="B6" num_pins="1"/>
      <input name="BI" num_pins="1"/>
      <input name="BX" num_pins="1"/>
      <input name="C1" num_pins="1"/>
      <input name="C2" num_pins="1"/>
      <input name="C3" num_pins="1"/>
      <input name="C4" num_pins="1"/>
      <input name="C5" num_pins="1"/>
      <input name="C6" num_pins="1"/>
      <input name="CE" num_pins="1"/>
      <input name="CI" num_pins="1"/>
      <input name="CIN" num_pins="1"/>
      <input name="CX" num_pins="1"/>
      <input name="D1" num_pins="1"/>
      <input name="D2" num_pins="1"/>
      <input name="D3" num_pins="1"/>
      <input name="D4" num_pins="1"/>
      <input name="D5" num_pins="1"/>
      <input name="D6" num_pins="1"/>
      <input name="DI" num_pins="1"/>
      <input name="DX" num_pins="1"/>
      <input name="SR" num_pins="1"/>
      <input name="WE" num_pins="1"/>
      <output name="A" num_pins="1"/>
      <output name="AMUX" num_pins="1"/>
      <output name="AQ" num_pins="1"/>
      <output name="B" num_pins="1"/>
      <output name="BMUX" num_pins="1"/>
      <output name="BQ" num_pins="1"/>
      <output name="C" num_pins="1"/>
      <output name="CMUX" num_pins="1"/>
      <output name="COUT" num_pins="1"/>
      <output name="CQ" num_pins="1"/>
      <output name="D" num_pins="1"/>
      <output name="DMUX" num_pins="1"/>
      <output name="DQ" num_pins="1"/>
      <pb_type name="SLICEM" num_pb="1">
        <clock name="CLK" num_pins="1"/>
        <input name="A1" num_pins="1"/>
        <input name="A2" num_pins="1"/>
        <input name="A3" num_pins="1"/>
        <input name="A4" num_pins="1"/>
        <input name="A5" num_pins="1"/>
        <input name="A6" num_pins="1"/>
        <input name="AI" num_pins="1"/>
        <input name="AX" num_pins="1"/>
        <input name="B1" num_pins="1"/>
        <input name="B2" num_pins="1"/>
        <input name="B3" num_pins="1"/>
        <input name="B4" num_pins="1"/>
        <input name="B5" num_pins="1"/>
        <input name="B6" num_pins="1"/>
        <input name="BI" num_pins="1"/>
        <input name="BX" num_pins="1"/>
        <input name="C1" num_pins="1"/>
        <input name="C2" num_pins="1"/>
        <input name="C3" num_pins="1"/>
        <input name="C4" num_pins="1"/>
        <input name="C5" num_pins="1"/>
        <input name="C6" num_pins="1"/>
        <input name="CE" num_pins="1"/>
        <input name="CI" num_pins="1"/>
        <input name="CIN" num_pins="1"/>
        <input name="CX" num_pins="1"/>
        <input name="D1" num_pins="1"/>
        <input name="D2" num_pins="1"/>
        <input name="D3" num_pins="1"/>
        <input name="D4" num_pins="1"/>
        <input name="D5" num_pins="1"/>
        <input name="D6" num_pins="1"/>
        <input name="DI" num_pins="1"/>
        <input name="DX" num_pins="1"/>
        <input name="SR" num_pins="1"/>
        <input name="WE" num_pins="1"/>
        <output name="A" num_pins="1"/>
        <output name="AMUX" num_pins="1"/>
        <output name="AQ" num_pins="1"/>
        <output name="B" num_pins="1"/>
        <output name="BMUX" num_pins="1"/>
        <output name="BQ" num_pins="1"/>
        <output name="C" num_pins="1"/>
        <output name="CMUX" num_pins="1"/>
        <output name="COUT" num_pins="1"/>
        <output name="CQ" num_pins="1"/>
        <output name="D" num_pins="1"/>
        <output name="DMUX" num_pins="1"/>
        <output name="DQ" num_pins="1"/>
        <pb_type name="COMMON_SLICE" num_pb="1">
          <clock name="CLK" num_pins="1"/>
          <input name="AMC31" num_pins="1"/>
          <input name="AO5" num_pins="1"/>
          <input name="AO6" num_pins="1"/>
          <input name="AX" num_pins="1"/>
          <input name="BO5" num_pins="1"/>
          <input name="BO6" num_pins="1"/>
          <input name="BX" num_pins="1"/>
          <input name="CE" num_pins="1"/>
          <input name="CIN" num_pins="1"/>
          <input name="CO5" num_pins="1"/>
          <input name="CO6" num_pins="1"/>
          <input name="CX" num_pins="1"/>
          <input name="DO5" num_pins="1"/>
          <input name="DO6" num_pins="1"/>
          <input name="DX" num_pins="1"/>
          <input name="F7AMUX_O" num_pins="1"/>
          <input name="F7BMUX_O" num_pins="1"/>
          <input name="F8MUX_O" num_pins="1"/>
          <input name="SR" num_pins="1"/>
          <output name="A" num_pins="1"/>
          <output name="AMUX" num_pins="1"/>
          <output name="AQ" num_pins="1"/>
          <output name="B" num_pins="1"/>
          <output name="BMUX" num_pins="1"/>
          <output name="BQ" num_pins="1"/>
          <output name="C" num_pins="1"/>
          <output name="CMUX" num_pins="1"/>
          <output name="COUT" num_pins="1"/>
          <output name="CQ" num_pins="1"/>
          <output name="D" num_pins="1"/>
          <output name="DMUX" num_pins="1"/>
          <output name="DQ" num_pins="1"/>
          <pb_type blif_model=".subckt CARRY4_VPR" name="CARRY4_VPR" num_pb="1">
            <input name="CIN" num_pins="1"/>
            <input name="CYINIT" num_pins="1"/>
            <input name="DI0" num_pins="1"/>
            <input name="DI1" num_pins="1"/>
            <input name="DI2" num_pins="1"/>
            <input name="DI3" num_pins="1"/>
            <input name="S0" num_pins="1"/>
            <input name="S1" num_pins="1"/>
            <input name="S2" num_pins="1"/>
            <input name="S3" num_pins="1"/>
            <output name="CO0" num_pins="1"/>
            <output name="CO1" num_pins="1"/>
            <output name="CO2" num_pins="1"/>
            <output name="CO3" num_pins="1"/>
            <output name="O0" num_pins="1"/>
            <output name="O1" num_pins="1"/>
            <output name="O2" num_pins="1"/>
            <output name="O3" num_pins="1"/>
            <delay_constant in_port="CARRY4_VPR.CIN" max="{iopath_CIN_CO0}" out_port="CARRY4_VPR.CO0"/>
            <delay_constant in_port="CARRY4_VPR.CYINIT" max="{iopath_CYINIT_CO0}" out_port="CARRY4_VPR.CO0"/>
            <delay_constant in_port="CARRY4_VPR.DI0" max="{iopath_DI0_CO0}" out_port="CARRY4_VPR.CO0"/>
            <delay_constant in_port="CARRY4_VPR.S0" max="{iopath_S0_CO0}" out_port="CARRY4_VPR.CO0"/>
            <delay_constant in_port="CARRY4_VPR.CIN" max="{iopath_CIN_CO1}" out_port="CARRY4_VPR.CO1"/>
            <delay_constant in_port="CARRY4_VPR.CYINIT" max="{iopath_CYINIT_CO1}" out_port="CARRY4_VPR.CO1"/>
            <delay_constant in_port="CARRY4_VPR.DI0" max="{iopath_DI0_CO1}" out_port="CARRY4_VPR.CO1"/>
            <delay_constant in_port="CARRY4_VPR.DI1" max="{iopath_DI1_CO1}" out_port="CARRY4_VPR.CO1"/>
            <delay_constant in_port="CARRY4_VPR.S0" max="{iopath_S0_CO1}" out_port="CARRY4_VPR.CO1"/>
            <delay_constant in_port="CARRY4_VPR.S1" max="{iopath_S1_CO1}" out_port="CARRY4_VPR.CO1"/>
            <delay_constant in_port="CARRY4_VPR.CIN" max="{iopath_CIN_CO2}" out_port="CARRY4_VPR.CO2"/>
            <delay_constant in_port="CARRY4_VPR.CYINIT" max="{iopath_CYINIT_CO2}" out_port="CARRY4_VPR.CO2"/>
            <delay_constant in_port="CARRY4_VPR.DI0" max="{iopath_DI0_CO2}" out_port="CARRY4_VPR.CO2"/>
            <delay_constant in_port="CARRY4_VPR.DI1" max="{iopath_DI1_CO2}" out_port="CARRY4_VPR.CO2"/>
            <delay_constant in_port="CARRY4_VPR.DI2" max="{iopath_DI2_CO2}" out_port="CARRY4_VPR.CO2"/>
            <delay_constant in_port="CARRY4_VPR.S0" max="{iopath_S0_CO2}" out_port="CARRY4_VPR.CO2"/>
            <delay_constant in_port="CARRY4_VPR.S1" max="{iopath_S1_CO2}" out_port="CARRY4_VPR.CO2"/>
            <delay_constant in_port="CARRY4_VPR.S2" max="{iopath_S2_CO2}" out_port="CARRY4_VPR.CO2"/>
            <delay_constant in_port="CARRY4_VPR.CIN" max="{iopath_CIN_CO3}" out_port="CARRY4_VPR.CO3"/>
            <delay_constant in_port="CARRY4_VPR.CYINIT" max="{iopath_CYINIT_CO3}" out_port="CARRY4_VPR.CO3"/>
            <delay_constant in_port="CARRY4_VPR.DI0" max="{iopath_DI0_CO3}" out_port="CARRY4_VPR.CO3"/>
            <delay_constant in_port="CARRY4_VPR.DI1" max="{iopath_DI0_CO3}" out_port="CARRY4_VPR.CO3"/>
            <delay_constant in_port="CARRY4_VPR.DI2" max="{iopath_DI0_CO3}" out_port="CARRY4_VPR.CO3"/>
            <delay_constant in_port="CARRY4_VPR.DI3" max="{iopath_DI0_CO3}" out_port="CARRY4_VPR.CO3"/>
            <delay_constant in_port="CARRY4_VPR.S0" max="{iopath_S0_CO3}" out_port="CARRY4_VPR.CO3"/>
            <delay_constant in_port="CARRY4_VPR.S1" max="{iopath_S1_CO3}" out_port="CARRY4_VPR.CO3"/>
            <delay_constant in_port="CARRY4_VPR.S2" max="{iopath_S2_CO3}" out_port="CARRY4_VPR.CO3"/>
            <delay_constant in_port="CARRY4_VPR.S3" max="{iopath_S3_CO3}" out_port="CARRY4_VPR.CO3"/>
            <delay_constant in_port="CARRY4_VPR.CIN" max="{iopath_CIN_O0}" out_port="CARRY4_VPR.O0"/>
            <delay_constant in_port="CARRY4_VPR.CYINIT" max="{iopath_CYINIT_O0}" out_port="CARRY4_VPR.O0"/>
            <delay_constant in_port="CARRY4_VPR.S0" max="{iopath_S0_O0}" out_port="CARRY4_VPR.O0"/>
            <delay_constant in_port="CARRY4_VPR.CIN" max="{iopath_CIN_O1}" out_port="CARRY4_VPR.O1"/>
            <delay_constant in_port="CARRY4_VPR.CYINIT" max="{iopath_CYINIT_O1}" out_port="CARRY4_VPR.O1"/>
            <delay_constant in_port="CARRY4_VPR.DI0" max="{iopath_DI0_O1}" out_port="CARRY4_VPR.O1"/>
            <delay_constant in_port="CARRY4_VPR.S0" max="{iopath_S0_O1}" out_port="CARRY4_VPR.O1"/>
            <delay_constant in_port="CARRY4_VPR.S1" max="{iopath_S1_O1}" out_port="CARRY4_VPR.O1"/>
            <delay_constant in_port="CARRY4_VPR.CIN" max="{iopath_CIN_O2}" out_port="CARRY4_VPR.O2"/>
            <delay_constant in_port="CARRY4_VPR.CYINIT" max="{iopath_CYINIT_O2}" out_port="CARRY4_VPR.O2"/>
            <delay_constant in_port="CARRY4_VPR.DI0" max="{iopath_DI0_O2}" out_port="CARRY4_VPR.O2"/>
            <delay_constant in_port="CARRY4_VPR.DI1" max="{iopath_DI1_O2}" out_port="CARRY4_VPR.O2"/>
            <delay_constant in_port="CARRY4_VPR.S0" max="{iopath_S0_O2}" out_port="CARRY4_VPR.O2"/>
            <delay_constant in_port="CARRY4_VPR.S1" max="{iopath_S1_O2}" out_port="CARRY4_VPR.O2"/>
            <delay_constant in_port="CARRY4_VPR.S2" max="{iopath_S2_O2}" out_port="CARRY4_VPR.O2"/>
            <delay_constant in_port="CARRY4_VPR.CIN" max="{iopath_CIN_O3}" out_port="CARRY4_VPR.O3"/>
            <delay_constant in_port="CARRY4_VPR.CYINIT" max="{iopath_CIN_O3}" out_port="CARRY4_VPR.O3"/>
            <delay_constant in_port="CARRY4_VPR.DI0" max="{iopath_DI0_O3}" out_port="CARRY4_VPR.O3"/>
            <delay_constant in_port="CARRY4_VPR.DI1" max="{iopath_DI1_O3}" out_port="CARRY4_VPR.O3"/>
            <delay_constant in_port="CARRY4_VPR.DI2" max="{iopath_DI2_O3}" out_port="CARRY4_VPR.O3"/>
            <delay_constant in_port="CARRY4_VPR.S0" max="{iopath_S0_O3}" out_port="CARRY4_VPR.O3"/>
            <delay_constant in_port="CARRY4_VPR.S1" max="{iopath_S1_O3}" out_port="CARRY4_VPR.O3"/>
            <delay_constant in_port="CARRY4_VPR.S2" max="{iopath_S2_O3}" out_port="CARRY4_VPR.O3"/>
            <delay_constant in_port="CARRY4_VPR.S3" max="{iopath_S3_O3}" out_port="CARRY4_VPR.O3"/>
            <metadata>
              <meta name="fasm_params">
      PRECYINIT.C0 = CYINIT_C0
      PRECYINIT.C1 = CYINIT_C1
    </meta>
              <meta name="type">bel</meta>
              <meta name="subtype">blackbox</meta>
            </metadata>
          </pb_type>
          <pb_type blif_model=".subckt CARRY_COUT_PLUG" name="CARRY_COUT_PLUG" num_pb="1">
            <input name="CIN" num_pins="1"/>
            <output name="COUT" num_pins="1"/>
            <delay_constant in_port="CARRY_COUT_PLUG.CIN" max="0" out_port="CARRY_COUT_PLUG.COUT"/>
          </pb_type>
          <pb_type name="CEUSEDMUX" num_pb="1">
            <input name="CE" num_pins="1"/>
            <output name="CE_OUT" num_pins="8"/>
            <mode name="CE_VCC">
              <pb_type blif_model=".subckt CE_VCC" name="CE_VCC" num_pb="8">
                <output name="VCC" num_pins="1"/>
              </pb_type>
              <interconnect>
                <direct input="CE_VCC[0].VCC" name="CE0" output="CEUSEDMUX.CE_OUT[0]">
                  <pack_pattern in_port="CE_VCC[0].VCC" name="CE_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[0]"/>
                  <pack_pattern in_port="CE_VCC[0].VCC" name="CESR_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[0]"/>
                  <pack_pattern in_port="CE_VCC[0].VCC" name="CE_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[0]"/>
                  <pack_pattern in_port="CE_VCC[0].VCC" name="CESR_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[0]"/>
                  <pack_pattern in_port="CE_VCC[0].VCC" name="CE_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[0]"/>
                  <pack_pattern in_port="CE_VCC[0].VCC" name="CESR_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[0]"/>
                  <pack_pattern in_port="CE_VCC[0].VCC" name="CE_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[0]"/>
                  <pack_pattern in_port="CE_VCC[0].VCC" name="CESR_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[0]"/>
                </direct>
                <direct input="CE_VCC[1].VCC" name="CE1" output="CEUSEDMUX.CE_OUT[1]">
                  <pack_pattern in_port="CE_VCC[1].VCC" name="CE_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[1]"/>
                  <pack_pattern in_port="CE_VCC[1].VCC" name="CESR_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[1]"/>
                  <pack_pattern in_port="CE_VCC[1].VCC" name="CE_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[1]"/>
                  <pack_pattern in_port="CE_VCC[1].VCC" name="CESR_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[1]"/>
                  <pack_pattern in_port="CE_VCC[1].VCC" name="CE_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[1]"/>
                  <pack_pattern in_port="CE_VCC[1].VCC" name="CESR_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[1]"/>
                  <pack_pattern in_port="CE_VCC[1].VCC" name="CE_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[1]"/>
                  <pack_pattern in_port="CE_VCC[1].VCC" name="CESR_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[1]"/>
                </direct>
                <direct input="CE_VCC[2].VCC" name="CE2" output="CEUSEDMUX.CE_OUT[2]">
                  <pack_pattern in_port="CE_VCC[2].VCC" name="CE_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[2]"/>
                  <pack_pattern in_port="CE_VCC[2].VCC" name="CESR_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[2]"/>
                  <pack_pattern in_port="CE_VCC[2].VCC" name="CE_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[2]"/>
                  <pack_pattern in_port="CE_VCC[2].VCC" name="CESR_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[2]"/>
                  <pack_pattern in_port="CE_VCC[2].VCC" name="CE_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[2]"/>
                  <pack_pattern in_port="CE_VCC[2].VCC" name="CESR_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[2]"/>
                  <pack_pattern in_port="CE_VCC[2].VCC" name="CE_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[2]"/>
                  <pack_pattern in_port="CE_VCC[2].VCC" name="CESR_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[2]"/>
                </direct>
                <direct input="CE_VCC[3].VCC" name="CE3" output="CEUSEDMUX.CE_OUT[3]">
                  <pack_pattern in_port="CE_VCC[3].VCC" name="CE_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[3]"/>
                  <pack_pattern in_port="CE_VCC[3].VCC" name="CESR_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[3]"/>
                  <pack_pattern in_port="CE_VCC[3].VCC" name="CE_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[3]"/>
                  <pack_pattern in_port="CE_VCC[3].VCC" name="CESR_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[3]"/>
                  <pack_pattern in_port="CE_VCC[3].VCC" name="CE_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[3]"/>
                  <pack_pattern in_port="CE_VCC[3].VCC" name="CESR_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[3]"/>
                  <pack_pattern in_port="CE_VCC[3].VCC" name="CE_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[3]"/>
                  <pack_pattern in_port="CE_VCC[3].VCC" name="CESR_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[3]"/>
                </direct>
                <direct input="CE_VCC[4].VCC" name="CE4" output="CEUSEDMUX.CE_OUT[4]">
                  <pack_pattern in_port="CE_VCC[4].VCC" name="CE_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[4]"/>
                  <pack_pattern in_port="CE_VCC[4].VCC" name="CESR_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[4]"/>
                  <pack_pattern in_port="CE_VCC[4].VCC" name="CE_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[4]"/>
                  <pack_pattern in_port="CE_VCC[4].VCC" name="CESR_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[4]"/>
                  <pack_pattern in_port="CE_VCC[4].VCC" name="CE_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[4]"/>
                  <pack_pattern in_port="CE_VCC[4].VCC" name="CESR_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[4]"/>
                  <pack_pattern in_port="CE_VCC[4].VCC" name="CE_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[4]"/>
                  <pack_pattern in_port="CE_VCC[4].VCC" name="CESR_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[4]"/>
                </direct>
                <direct input="CE_VCC[5].VCC" name="CE5" output="CEUSEDMUX.CE_OUT[5]">
                  <pack_pattern in_port="CE_VCC[5].VCC" name="CE_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[5]"/>
                  <pack_pattern in_port="CE_VCC[5].VCC" name="CESR_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[5]"/>
                  <pack_pattern in_port="CE_VCC[5].VCC" name="CE_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[5]"/>
                  <pack_pattern in_port="CE_VCC[5].VCC" name="CESR_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[5]"/>
                  <pack_pattern in_port="CE_VCC[5].VCC" name="CE_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[5]"/>
                  <pack_pattern in_port="CE_VCC[5].VCC" name="CESR_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[5]"/>
                  <pack_pattern in_port="CE_VCC[5].VCC" name="CE_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[5]"/>
                  <pack_pattern in_port="CE_VCC[5].VCC" name="CESR_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[5]"/>
                </direct>
                <direct input="CE_VCC[6].VCC" name="CE6" output="CEUSEDMUX.CE_OUT[6]">
                  <pack_pattern in_port="CE_VCC[6].VCC" name="CE_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[6]"/>
                  <pack_pattern in_port="CE_VCC[6].VCC" name="CESR_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[6]"/>
                  <pack_pattern in_port="CE_VCC[6].VCC" name="CE_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[6]"/>
                  <pack_pattern in_port="CE_VCC[6].VCC" name="CESR_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[6]"/>
                  <pack_pattern in_port="CE_VCC[6].VCC" name="CE_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[6]"/>
                  <pack_pattern in_port="CE_VCC[6].VCC" name="CESR_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[6]"/>
                  <pack_pattern in_port="CE_VCC[6].VCC" name="CE_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[6]"/>
                  <pack_pattern in_port="CE_VCC[6].VCC" name="CESR_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[6]"/>
                </direct>
                <direct input="CE_VCC[7].VCC" name="CE7" output="CEUSEDMUX.CE_OUT[7]">
                  <pack_pattern in_port="CE_VCC[7].VCC" name="CE_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[7]"/>
                  <pack_pattern in_port="CE_VCC[7].VCC" name="CESR_FF_FDRE" out_port="CEUSEDMUX.CE_OUT[7]"/>
                  <pack_pattern in_port="CE_VCC[7].VCC" name="CE_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[7]"/>
                  <pack_pattern in_port="CE_VCC[7].VCC" name="CESR_FF_FDSE" out_port="CEUSEDMUX.CE_OUT[7]"/>
                  <pack_pattern in_port="CE_VCC[7].VCC" name="CE_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[7]"/>
                  <pack_pattern in_port="CE_VCC[7].VCC" name="CESR_FF_FDPE" out_port="CEUSEDMUX.CE_OUT[7]"/>
                  <pack_pattern in_port="CE_VCC[7].VCC" name="CE_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[7]"/>
                  <pack_pattern in_port="CE_VCC[7].VCC" name="CESR_FF_FDCE" out_port="CEUSEDMUX.CE_OUT[7]"/>
                </direct>
              </interconnect>
            </mode>
            <mode name="CEUSEDMUX">
              <interconnect>
                <complete input="CEUSEDMUX.CE" name="CE" output="CEUSEDMUX.CE_OUT"/>
              </interconnect>
            </mode>
          </pb_type>
          <pb_type name="SLICE_FF" num_pb="1">
            <clock name="CK" num_pins="1"/>
            <input name="CE" num_pins="8"/>
            <input name="D" num_pins="4"/>
            <input name="D5" num_pins="4"/>
            <input name="SR" num_pins="8"/>
            <output name="Q" num_pins="4"/>
            <output name="Q5" num_pins="4"/>
            <mode name="NO_FF">
              <pb_type blif_model=".subckt NO_FF" name="NO_FF" num_pb="4">
                <input name="D" num_pins="1"/>
                <metadata>
                  <meta name="type">bel</meta>
                  <meta name="subtype">flipflop</meta>
                </metadata>
              </pb_type>
              <interconnect>
                <direct input="SLICE_FF.D" name="D" output="NO_FF.D"/>
              </interconnect>
            </mode>
            <mode name="FDSE_or_FDRE">
              <pb_type name="FF_FDSE_or_FDRE" num_pb="4">
                <clock name="C" num_pins="1"/>
                <input name="CE" num_pins="1"/>
                <input name="D" num_pins="1"/>
                <input name="SR" num_pins="1"/>
                <output name="Q" num_pins="1"/>
                <mode name="FDSE">
                  <pb_type blif_model=".subckt FDSE_ZINI" name="FDSE" num_pb="1">
                    <clock name="C" num_pins="1"/>
                    <input name="CE" num_pins="1"/>
                    <input name="D" num_pins="1"/>
                    <input name="S" num_pins="1"/>
                    <output name="Q" num_pins="1"/>
                    <T_setup clock="C" port="FDSE.D" value="{setup_CLK_DIN}"/>
                    <T_setup clock="C" port="FDSE.CE" value="{setup_CLK_CE}"/>
                    <T_setup clock="C" port="FDSE.S" value="{recovery_CLK_SR}"/>
                    <T_hold clock="C" port="FDSE.D" value="{hold_CLK_DIN}"/>
                    <T_hold clock="C" port="FDSE.CE" value="{hold_CLK_CE}"/>
                    <T_hold clock="C" port="FDSE.S" value="{removal_CLK_SR}"/>
                    <T_clock_to_Q clock="C" max="{iopath_CLK_Q}" port="FDSE.Q"/>
                    <metadata>
                      <meta name="fasm_params">
              ZINI = ZINI
            </meta>
                      <meta name="type">bel</meta>
                      <meta name="subtype">flipflop</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <direct input="FF_FDSE_or_FDRE.CE" name="CE" output="FDSE.CE">
                      <pack_pattern in_port="FF_FDSE_or_FDRE.CE" name="CE_FF_FDSE" out_port="FDSE.CE"/>
                      <pack_pattern in_port="FF_FDSE_or_FDRE.CE" name="CESR_FF_FDSE" out_port="FDSE.CE"/>
                    </direct>
                    <direct input="FF_FDSE_or_FDRE.C" name="C" output="FDSE.C"/>
                    <direct input="FF_FDSE_or_FDRE.D" name="D" output="FDSE.D">
                      <pack_pattern in_port="FF_FDSE_or_FDRE.D" name="LUT_to_FF_FDSE" out_port="FDSE.D"/>
                    </direct>
                    <direct input="FF_FDSE_or_FDRE.SR" name="S" output="FDSE.S">
                      <pack_pattern in_port="FF_FDSE_or_FDRE.SR" name="SR_FF_FDSE" out_port="FDSE.S"/>
                      <pack_pattern in_port="FF_FDSE_or_FDRE.SR" name="CESR_FF_FDSE" out_port="FDSE.S"/>
                    </direct>
                    <direct input="FDSE.Q" name="Q" output="FF_FDSE_or_FDRE.Q"/>
                  </interconnect>
                </mode>
                <mode name="FDRE">
                  <pb_type blif_model=".subckt FDRE_ZINI" name="FDRE" num_pb="1">
                    <clock name="C" num_pins="1"/>
                    <input name="CE" num_pins="1"/>
                    <input name="D" num_pins="1"/>
                    <input name="R" num_pins="1"/>
                    <output name="Q" num_pins="1"/>
                    <T_setup clock="C" port="FDRE.D" value="{setup_CLK_DIN}"/>
                    <T_setup clock="C" port="FDRE.CE" value="{setup_CLK_CE}"/>
                    <T_setup clock="C" port="FDRE.R" value="{recovery_CLK_SR}"/>
                    <T_hold clock="C" port="FDRE.D" value="{hold_CLK_DIN}"/>
                    <T_hold clock="C" port="FDRE.CE" value="{hold_CLK_CE}"/>
                    <T_hold clock="C" port="FDRE.R" value="{removal_CLK_SR}"/>
                    <T_clock_to_Q clock="C" max="{iopath_CLK_Q}" port="FDRE.Q"/>
                    <metadata>
                      <meta name="fasm_params">
              ZINI = ZINI
            </meta>
                      <meta name="fasm_features">ZRST</meta>
                      <meta name="type">bel</meta>
                      <meta name="subtype">flipflop</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <direct input="FF_FDSE_or_FDRE.CE" name="CE" output="FDRE.CE">
                      <pack_pattern in_port="FF_FDSE_or_FDRE.CE" name="CE_FF_FDRE" out_port="FDRE.CE"/>
                      <pack_pattern in_port="FF_FDSE_or_FDRE.CE" name="CESR_FF_FDRE" out_port="FDRE.CE"/>
                    </direct>
                    <direct input="FF_FDSE_or_FDRE.C" name="C" output="FDRE.C"/>
                    <direct input="FF_FDSE_or_FDRE.D" name="D" output="FDRE.D">
                      <pack_pattern in_port="FF_FDSE_or_FDRE.D" name="LUT_to_FF_FDRE" out_port="FDRE.D"/>
                    </direct>
                    <direct input="FF_FDSE_or_FDRE.SR" name="R" output="FDRE.R">
                      <pack_pattern in_port="FF_FDSE_or_FDRE.SR" name="SR_FF_FDRE" out_port="FDRE.R"/>
                      <pack_pattern in_port="FF_FDSE_or_FDRE.SR" name="CESR_FF_FDRE" out_port="FDRE.R"/>
                    </direct>
                    <direct input="FDRE.Q" name="Q" output="FF_FDSE_or_FDRE.Q"/>
                  </interconnect>
                </mode>
                <metadata>
                  <meta name="fasm_prefix">A5FF B5FF C5FF D5FF</meta>
                  <meta name="type">block</meta>
                  <meta name="subtype">ignore</meta>
                </metadata>
              </pb_type>
              <pb_type name="REG_FDSE_or_FDRE" num_pb="4">
                <clock name="C" num_pins="1"/>
                <input name="CE" num_pins="1"/>
                <input name="D" num_pins="1"/>
                <input name="SR" num_pins="1"/>
                <output name="Q" num_pins="1"/>
                <mode name="FDSE">
                  <pb_type blif_model=".subckt FDSE_ZINI" name="FDSE" num_pb="1">
                    <clock name="C" num_pins="1"/>
                    <input name="CE" num_pins="1"/>
                    <input name="D" num_pins="1"/>
                    <input name="S" num_pins="1"/>
                    <output name="Q" num_pins="1"/>
                    <T_setup clock="C" port="FDSE.D" value="{setup_CLK_DIN}"/>
                    <T_setup clock="C" port="FDSE.CE" value="{setup_CLK_CE}"/>
                    <T_setup clock="C" port="FDSE.S" value="{recovery_CLK_SR}"/>
                    <T_hold clock="C" port="FDSE.D" value="{hold_CLK_DIN}"/>
                    <T_hold clock="C" port="FDSE.CE" value="{hold_CLK_CE}"/>
                    <T_hold clock="C" port="FDSE.S" value="{removal_CLK_SR}"/>
                    <T_clock_to_Q clock="C" max="{iopath_CLK_Q}" port="FDSE.Q"/>
                    <metadata>
                      <meta name="fasm_params">
              ZINI = ZINI
            </meta>
                      <meta name="type">bel</meta>
                      <meta name="subtype">flipflop</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <direct input="REG_FDSE_or_FDRE.CE" name="CE" output="FDSE.CE">
                      <pack_pattern in_port="REG_FDSE_or_FDRE.CE" name="CE_FF_FDSE" out_port="FDSE.CE"/>
                      <pack_pattern in_port="REG_FDSE_or_FDRE.CE" name="CESR_FF_FDSE" out_port="FDSE.CE"/>
                    </direct>
                    <direct input="REG_FDSE_or_FDRE.C" name="C" output="FDSE.C"/>
                    <direct input="REG_FDSE_or_FDRE.D" name="D" output="FDSE.D">
                      <pack_pattern in_port="REG_FDSE_or_FDRE.D" name="LUT_to_FF_FDSE" out_port="FDSE.D"/>
                      <pack_pattern in_port="REG_FDSE_or_FDRE.D" name="F6MUX_to_FF_FDSE" out_port="FDSE.D"/>
                    </direct>
                    <direct input="REG_FDSE_or_FDRE.SR" name="S" output="FDSE.S">
                      <pack_pattern in_port="REG_FDSE_or_FDRE.SR" name="SR_FF_FDSE" out_port="FDSE.S"/>
                      <pack_pattern in_port="REG_FDSE_or_FDRE.SR" name="CESR_FF_FDSE" out_port="FDSE.S"/>
                    </direct>
                    <direct input="FDSE.Q" name="Q" output="REG_FDSE_or_FDRE.Q"/>
                  </interconnect>
                </mode>
                <mode name="FDRE">
                  <pb_type blif_model=".subckt FDRE_ZINI" name="FDRE" num_pb="1">
                    <clock name="C" num_pins="1"/>
                    <input name="CE" num_pins="1"/>
                    <input name="D" num_pins="1"/>
                    <input name="R" num_pins="1"/>
                    <output name="Q" num_pins="1"/>
                    <T_setup clock="C" port="FDRE.D" value="{setup_CLK_DIN}"/>
                    <T_setup clock="C" port="FDRE.CE" value="{setup_CLK_CE}"/>
                    <T_setup clock="C" port="FDRE.R" value="{recovery_CLK_SR}"/>
                    <T_hold clock="C" port="FDRE.D" value="{hold_CLK_DIN}"/>
                    <T_hold clock="C" port="FDRE.CE" value="{hold_CLK_CE}"/>
                    <T_hold clock="C" port="FDRE.R" value="{removal_CLK_SR}"/>
                    <T_clock_to_Q clock="C" max="{iopath_CLK_Q}" port="FDRE.Q"/>
                    <metadata>
                      <meta name="fasm_params">
              ZINI = ZINI
            </meta>
                      <meta name="fasm_features">ZRST</meta>
                      <meta name="type">bel</meta>
                      <meta name="subtype">flipflop</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <direct input="REG_FDSE_or_FDRE.CE" name="CE" output="FDRE.CE">
                      <pack_pattern in_port="REG_FDSE_or_FDRE.CE" name="CE_FF_FDRE" out_port="FDRE.CE"/>
                      <pack_pattern in_port="REG_FDSE_or_FDRE.CE" name="CESR_FF_FDRE" out_port="FDRE.CE"/>
                    </direct>
                    <direct input="REG_FDSE_or_FDRE.C" name="C" output="FDRE.C"/>
                    <direct input="REG_FDSE_or_FDRE.D" name="D" output="FDRE.D">
                      <pack_pattern in_port="REG_FDSE_or_FDRE.D" name="LUT_to_FF_FDRE" out_port="FDRE.D"/>
                      <pack_pattern in_port="REG_FDSE_or_FDRE.D" name="F6MUX_to_FF_FDRE" out_port="FDRE.D"/>
                    </direct>
                    <direct input="REG_FDSE_or_FDRE.SR" name="R" output="FDRE.R">
                      <pack_pattern in_port="REG_FDSE_or_FDRE.SR" name="SR_FF_FDRE" out_port="FDRE.R"/>
                      <pack_pattern in_port="REG_FDSE_or_FDRE.SR" name="CESR_FF_FDRE" out_port="FDRE.R"/>
                    </direct>
                    <direct input="FDRE.Q" name="Q" output="REG_FDSE_or_FDRE.Q"/>
                  </interconnect>
                </mode>
                <metadata>
                  <meta name="fasm_prefix">AFF BFF CFF DFF</meta>
                  <meta name="type">block</meta>
                  <meta name="subtype">ignore</meta>
                </metadata>
              </pb_type>
              <interconnect>
                <direct input="SLICE_FF.CE[7:4]" name="CE_FF" output="FF_FDSE_or_FDRE.CE"/>
                <complete input="SLICE_FF.CK" name="C_FF" output="FF_FDSE_or_FDRE.C"/>
                <direct input="SLICE_FF.D5" name="D5" output="FF_FDSE_or_FDRE.D"/>
                <direct input="SLICE_FF.SR[7:4]" name="SR_FF" output="FF_FDSE_or_FDRE.SR"/>
                <direct input="SLICE_FF.CE[3:0]" name="CE_REG" output="REG_FDSE_or_FDRE.CE"/>
                <complete input="SLICE_FF.CK" name="C_REG" output="REG_FDSE_or_FDRE.C"/>
                <direct input="SLICE_FF.D" name="D" output="REG_FDSE_or_FDRE.D"/>
                <direct input="SLICE_FF.SR[3:0]" name="SR_REG" output="REG_FDSE_or_FDRE.SR"/>
                <direct input="FF_FDSE_or_FDRE.Q" name="Q5" output="SLICE_FF.Q5"/>
                <direct input="REG_FDSE_or_FDRE.Q" name="Q" output="SLICE_FF.Q"/>
              </interconnect>
              <metadata>
                <meta name="fasm_features">FFSYNC</meta>
              </metadata>
            </mode>
            <mode name="FDPE_or_FDCE">
              <pb_type name="FF_FDPE_or_FDCE" num_pb="4">
                <clock name="C" num_pins="1"/>
                <input name="CE" num_pins="1"/>
                <input name="D" num_pins="1"/>
                <input name="SR" num_pins="1"/>
                <output name="Q" num_pins="1"/>
                <mode name="FDPE">
                  <pb_type blif_model=".subckt FDPE_ZINI" name="FDPE" num_pb="1">
                    <clock name="C" num_pins="1"/>
                    <input name="CE" num_pins="1"/>
                    <input name="D" num_pins="1"/>
                    <input name="PRE" num_pins="1"/>
                    <output name="Q" num_pins="1"/>
                    <T_setup clock="C" port="FDPE.D" value="{setup_CLK_DIN}"/>
                    <T_setup clock="C" port="FDPE.CE" value="{setup_CLK_CE}"/>
                    <T_setup clock="C" port="FDPE.PRE" value="{recovery_CLK_SR}"/>
                    <T_hold clock="C" port="FDPE.D" value="{hold_CLK_DIN}"/>
                    <T_hold clock="C" port="FDPE.CE" value="{hold_CLK_CE}"/>
                    <T_hold clock="C" port="FDPE.PRE" value="{removal_CLK_SR}"/>
                    <T_clock_to_Q clock="C" max="{iopath_CLK_Q}" port="FDPE.Q"/>
                    <metadata>
                      <meta name="fasm_params">
              ZINI = ZINI
            </meta>
                      <meta name="type">bel</meta>
                      <meta name="subtype">flipflop</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <direct input="FF_FDPE_or_FDCE.CE" name="CE" output="FDPE.CE">
                      <pack_pattern in_port="FF_FDPE_or_FDCE.CE" name="CE_FF_FDPE" out_port="FDPE.CE"/>
                      <pack_pattern in_port="FF_FDPE_or_FDCE.CE" name="CESR_FF_FDPE" out_port="FDPE.CE"/>
                    </direct>
                    <direct input="FF_FDPE_or_FDCE.C" name="C" output="FDPE.C"/>
                    <direct input="FF_FDPE_or_FDCE.D" name="D" output="FDPE.D">
                      <pack_pattern in_port="FF_FDPE_or_FDCE.D" name="LUT_to_FF_FDPE" out_port="FDPE.D"/>
                    </direct>
                    <direct input="FF_FDPE_or_FDCE.SR" name="PRE" output="FDPE.PRE">
                      <pack_pattern in_port="FF_FDPE_or_FDCE.SR" name="SR_FF_FDPE" out_port="FDPE.PRE"/>
                      <pack_pattern in_port="FF_FDPE_or_FDCE.SR" name="CESR_FF_FDPE" out_port="FDPE.PRE"/>
                    </direct>
                    <direct input="FDPE.Q" name="Q" output="FF_FDPE_or_FDCE.Q"/>
                  </interconnect>
                </mode>
                <mode name="FDCE">
                  <pb_type blif_model=".subckt FDCE_ZINI" name="FDCE" num_pb="1">
                    <clock name="C" num_pins="1"/>
                    <input name="CE" num_pins="1"/>
                    <input name="CLR" num_pins="1"/>
                    <input name="D" num_pins="1"/>
                    <output name="Q" num_pins="1"/>
                    <T_setup clock="C" port="FDCE.D" value="{setup_CLK_DIN}"/>
                    <T_setup clock="C" port="FDCE.CE" value="{setup_CLK_CE}"/>
                    <T_setup clock="C" port="FDCE.CLR" value="{recovery_CLK_SR}"/>
                    <T_hold clock="C" port="FDCE.D" value="{hold_CLK_DIN}"/>
                    <T_hold clock="C" port="FDCE.CE" value="{hold_CLK_CE}"/>
                    <T_hold clock="C" port="FDCE.CLR" value="{removal_CLK_SR}"/>
                    <T_clock_to_Q clock="C" max="{iopath_CLK_Q}" port="FDCE.Q"/>
                    <metadata>
                      <meta name="fasm_params">
              ZINI = ZINI
            </meta>
                      <meta name="fasm_features">ZRST</meta>
                      <meta name="type">bel</meta>
                      <meta name="subtype">flipflop</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <direct input="FF_FDPE_or_FDCE.CE" name="CE" output="FDCE.CE">
                      <pack_pattern in_port="FF_FDPE_or_FDCE.CE" name="CE_FF_FDCE" out_port="FDCE.CE"/>
                      <pack_pattern in_port="FF_FDPE_or_FDCE.CE" name="CESR_FF_FDCE" out_port="FDCE.CE"/>
                    </direct>
                    <direct input="FF_FDPE_or_FDCE.SR" name="CLR" output="FDCE.CLR">
                      <pack_pattern in_port="FF_FDPE_or_FDCE.SR" name="SR_FF_FDCE" out_port="FDCE.CLR"/>
                      <pack_pattern in_port="FF_FDPE_or_FDCE.SR" name="CESR_FF_FDCE" out_port="FDCE.CLR"/>
                    </direct>
                    <direct input="FF_FDPE_or_FDCE.C" name="C" output="FDCE.C"/>
                    <direct input="FF_FDPE_or_FDCE.D" name="D" output="FDCE.D">
                      <pack_pattern in_port="FF_FDPE_or_FDCE.D" name="LUT_to_FF_FDCE" out_port="FDCE.D"/>
                    </direct>
                    <direct input="FDCE.Q" name="Q" output="FF_FDPE_or_FDCE.Q"/>
                  </interconnect>
                </mode>
                <metadata>
                  <meta name="fasm_prefix">A5FF B5FF C5FF D5FF</meta>
                  <meta name="type">block</meta>
                  <meta name="subtype">ignore</meta>
                </metadata>
              </pb_type>
              <pb_type name="REG_FDPE_or_FDCE" num_pb="4">
                <clock name="C" num_pins="1"/>
                <input name="CE" num_pins="1"/>
                <input name="D" num_pins="1"/>
                <input name="SR" num_pins="1"/>
                <output name="Q" num_pins="1"/>
                <mode name="FDPE">
                  <pb_type blif_model=".subckt FDPE_ZINI" name="FDPE" num_pb="1">
                    <clock name="C" num_pins="1"/>
                    <input name="CE" num_pins="1"/>
                    <input name="D" num_pins="1"/>
                    <input name="PRE" num_pins="1"/>
                    <output name="Q" num_pins="1"/>
                    <T_setup clock="C" port="FDPE.D" value="{setup_CLK_DIN}"/>
                    <T_setup clock="C" port="FDPE.CE" value="{setup_CLK_CE}"/>
                    <T_setup clock="C" port="FDPE.PRE" value="{recovery_CLK_SR}"/>
                    <T_hold clock="C" port="FDPE.D" value="{hold_CLK_DIN}"/>
                    <T_hold clock="C" port="FDPE.CE" value="{hold_CLK_CE}"/>
                    <T_hold clock="C" port="FDPE.PRE" value="{removal_CLK_SR}"/>
                    <T_clock_to_Q clock="C" max="{iopath_CLK_Q}" port="FDPE.Q"/>
                    <metadata>
                      <meta name="fasm_params">
              ZINI = ZINI
            </meta>
                      <meta name="type">bel</meta>
                      <meta name="subtype">flipflop</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <direct input="REG_FDPE_or_FDCE.CE" name="CE" output="FDPE.CE">
                      <pack_pattern in_port="REG_FDPE_or_FDCE.CE" name="CE_FF_FDPE" out_port="FDPE.CE"/>
                      <pack_pattern in_port="REG_FDPE_or_FDCE.CE" name="CESR_FF_FDPE" out_port="FDPE.CE"/>
                    </direct>
                    <direct input="REG_FDPE_or_FDCE.C" name="C" output="FDPE.C"/>
                    <direct input="REG_FDPE_or_FDCE.D" name="D" output="FDPE.D">
                      <pack_pattern in_port="REG_FDPE_or_FDCE.D" name="LUT_to_FF_FDPE" out_port="FDPE.D"/>
                      <pack_pattern in_port="REG_FDPE_or_FDCE.D" name="F6MUX_to_FF_FDPE" out_port="FDPE.D"/>
                    </direct>
                    <direct input="REG_FDPE_or_FDCE.SR" name="PRE" output="FDPE.PRE">
                      <pack_pattern in_port="REG_FDPE_or_FDCE.SR" name="SR_FF_FDPE" out_port="FDPE.PRE"/>
                      <pack_pattern in_port="REG_FDPE_or_FDCE.SR" name="CESR_FF_FDPE" out_port="FDPE.PRE"/>
                    </direct>
                    <direct input="FDPE.Q" name="Q" output="REG_FDPE_or_FDCE.Q"/>
                  </interconnect>
                </mode>
                <mode name="FDCE">
                  <pb_type blif_model=".subckt FDCE_ZINI" name="FDCE" num_pb="1">
                    <clock name="C" num_pins="1"/>
                    <input name="CE" num_pins="1"/>
                    <input name="CLR" num_pins="1"/>
                    <input name="D" num_pins="1"/>
                    <output name="Q" num_pins="1"/>
                    <T_setup clock="C" port="FDCE.D" value="{setup_CLK_DIN}"/>
                    <T_setup clock="C" port="FDCE.CE" value="{setup_CLK_CE}"/>
                    <T_setup clock="C" port="FDCE.CLR" value="{recovery_CLK_SR}"/>
                    <T_hold clock="C" port="FDCE.D" value="{hold_CLK_DIN}"/>
                    <T_hold clock="C" port="FDCE.CE" value="{hold_CLK_CE}"/>
                    <T_hold clock="C" port="FDCE.CLR" value="{removal_CLK_SR}"/>
                    <T_clock_to_Q clock="C" max="{iopath_CLK_Q}" port="FDCE.Q"/>
                    <metadata>
                      <meta name="fasm_params">
              ZINI = ZINI
            </meta>
                      <meta name="fasm_features">ZRST</meta>
                      <meta name="type">bel</meta>
                      <meta name="subtype">flipflop</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <direct input="REG_FDPE_or_FDCE.CE" name="CE" output="FDCE.CE">
                      <pack_pattern in_port="REG_FDPE_or_FDCE.CE" name="CE_FF_FDCE" out_port="FDCE.CE"/>
                      <pack_pattern in_port="REG_FDPE_or_FDCE.CE" name="CESR_FF_FDCE" out_port="FDCE.CE"/>
                    </direct>
                    <direct input="REG_FDPE_or_FDCE.SR" name="CLR" output="FDCE.CLR">
                      <pack_pattern in_port="REG_FDPE_or_FDCE.SR" name="SR_FF_FDCE" out_port="FDCE.CLR"/>
                      <pack_pattern in_port="REG_FDPE_or_FDCE.SR" name="CESR_FF_FDCE" out_port="FDCE.CLR"/>
                    </direct>
                    <direct input="REG_FDPE_or_FDCE.C" name="C" output="FDCE.C"/>
                    <direct input="REG_FDPE_or_FDCE.D" name="D" output="FDCE.D">
                      <pack_pattern in_port="REG_FDPE_or_FDCE.D" name="LUT_to_FF_FDCE" out_port="FDCE.D"/>
                      <pack_pattern in_port="REG_FDPE_or_FDCE.D" name="F6MUX_to_FF_FDCE" out_port="FDCE.D"/>
                    </direct>
                    <direct input="FDCE.Q" name="Q" output="REG_FDPE_or_FDCE.Q"/>
                  </interconnect>
                </mode>
                <metadata>
                  <meta name="fasm_prefix">AFF BFF CFF DFF</meta>
                  <meta name="type">block</meta>
                  <meta name="subtype">ignore</meta>
                </metadata>
              </pb_type>
              <interconnect>
                <direct input="SLICE_FF.CE[7:4]" name="CE_FF" output="FF_FDPE_or_FDCE.CE"/>
                <complete input="SLICE_FF.CK" name="C_FF" output="FF_FDPE_or_FDCE.C"/>
                <direct input="SLICE_FF.D5[3:0]" name="D5" output="FF_FDPE_or_FDCE.D"/>
                <direct input="SLICE_FF.SR[7:4]" name="SR_FF" output="FF_FDPE_or_FDCE.SR"/>
                <direct input="SLICE_FF.CE[3:0]" name="CE_REG" output="REG_FDPE_or_FDCE.CE"/>
                <complete input="SLICE_FF.CK" name="C_REG" output="REG_FDPE_or_FDCE.C"/>
                <direct input="SLICE_FF.D[3:0]" name="D" output="REG_FDPE_or_FDCE.D"/>
                <direct input="SLICE_FF.SR[3:0]" name="SR_REG" output="REG_FDPE_or_FDCE.SR"/>
                <direct input="FF_FDPE_or_FDCE.Q" name="Q5" output="SLICE_FF.Q5"/>
                <direct input="REG_FDPE_or_FDCE.Q" name="Q" output="SLICE_FF.Q"/>
              </interconnect>
            </mode>
            <mode name="LDPE_or_LDCE">
              <pb_type name="LDPE_or_LDCE" num_pb="4">
                <clock name="C" num_pins="1"/>
                <input name="CE" num_pins="1"/>
                <input name="D" num_pins="1"/>
                <input name="SR" num_pins="1"/>
                <output name="Q" num_pins="1"/>
                <mode name="LDPE">
                  <pb_type blif_model=".subckt LDPE_ZINI" name="LDPE" num_pb="1">
                    <clock name="G" num_pins="1"/>
                    <input name="D" num_pins="1"/>
                    <input name="GE" num_pins="1"/>
                    <input name="PRE" num_pins="1"/>
                    <output name="Q" num_pins="1"/>
                    <delay_constant in_port="LDPE.G" max="{iopath_CLK_Q}" out_port="LDPE.Q"/>
                    <delay_constant in_port="LDPE.GE" max="{iopath_CE_Q}" out_port="LDPE.Q"/>
                    <delay_constant in_port="LDPE.PRE" max="{iopath_SR_Q}" out_port="LDPE.Q"/>
                    <T_setup clock="G" port="LDPE.D" value="{setup_CLK_DIN}"/>
                    <T_clock_to_Q clock="G" max="{iopath_D_Q}" port="LDPE.D"/>
                    <metadata>
                      <meta name="fasm_params">
              ZINI = ZINI
            </meta>
                      <meta name="type">bel</meta>
                      <meta name="subtype">flipflop</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <direct input="LDPE_or_LDCE.D" name="D" output="LDPE.D"/>
                    <direct input="LDPE_or_LDCE.CE" name="CE" output="LDPE.GE"/>
                    <direct input="LDPE_or_LDCE.C" name="C" output="LDPE.G"/>
                    <direct input="LDPE_or_LDCE.SR" name="SR" output="LDPE.PRE"/>
                    <direct input="LDPE.Q" name="Q" output="LDPE_or_LDCE.Q"/>
                  </interconnect>
                </mode>
                <mode name="LDCE">
                  <pb_type blif_model=".subckt LDCE_ZINI" name="LDCE" num_pb="1">
                    <clock name="G" num_pins="1"/>
                    <input name="CLR" num_pins="1"/>
                    <input name="D" num_pins="1"/>
                    <input name="GE" num_pins="1"/>
                    <output name="Q" num_pins="1"/>
                    <delay_constant in_port="LDCE.CLR" max="{iopath_SR_Q}" out_port="LDCE.Q"/>
                    <delay_constant in_port="LDCE.G" max="{iopath_CLK_Q}" out_port="LDCE.Q"/>
                    <delay_constant in_port="LDCE.GE" max="{iopath_CE_Q}" out_port="LDCE.Q"/>
                    <T_setup clock="G" port="LDCE.D" value="{setup_CLK_DIN}"/>
                    <T_clock_to_Q clock="G" max="{iopath_D_Q}" port="LDCE.D"/>
                    <metadata>
                      <meta name="fasm_params">
              ZINI = ZINI
            </meta>
                      <meta name="fasm_features">ZRST</meta>
                      <meta name="type">bel</meta>
                      <meta name="subtype">flipflop</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <direct input="LDPE_or_LDCE.SR" name="SR" output="LDCE.CLR"/>
                    <direct input="LDPE_or_LDCE.D" name="D" output="LDCE.D"/>
                    <direct input="LDPE_or_LDCE.CE" name="CE" output="LDCE.GE"/>
                    <direct input="LDPE_or_LDCE.C" name="C" output="LDCE.G"/>
                    <direct input="LDCE.Q" name="Q" output="LDPE_or_LDCE.Q"/>
                  </interconnect>
                </mode>
                <metadata>
                  <meta name="fasm_prefix">AFF BFF CFF DFF</meta>
                  <meta name="type">block</meta>
                  <meta name="subtype">ignore</meta>
                </metadata>
              </pb_type>
              <interconnect>
                <direct input="SLICE_FF.CE[0:3]" name="CE_TO_LD" output="LDPE_or_LDCE.CE"/>
                <complete input="SLICE_FF.CK" name="C_TO_LD" output="LDPE_or_LDCE.C"/>
                <direct input="SLICE_FF.D" name="D" output="LDPE_or_LDCE.D"/>
                <direct input="SLICE_FF.SR[0:3]" name="SR_TO_LD" output="LDPE_or_LDCE.SR"/>
                <direct input="LDPE_or_LDCE.Q" name="Q" output="SLICE_FF.Q"/>
              </interconnect>
              <metadata>
                <meta name="fasm_features">LATCH</meta>
              </metadata>
            </mode>
            <metadata>
              <meta name="type">block</meta>
              <meta name="subtype">ignore</meta>
            </metadata>
          </pb_type>
          <pb_type name="SRUSEDMUX" num_pb="1">
            <input name="SR" num_pins="1"/>
            <output name="SR_OUT" num_pins="8"/>
            <mode name="SR_GND">
              <pb_type blif_model=".subckt SR_GND" name="SR_GND" num_pb="8">
                <output name="GND" num_pins="1"/>
              </pb_type>
              <interconnect>
                <direct input="SR_GND[0].GND" name="SR0" output="SRUSEDMUX.SR_OUT[0]">
                  <pack_pattern in_port="SR_GND[0].GND" name="SR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[0]"/>
                  <pack_pattern in_port="SR_GND[0].GND" name="CESR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[0]"/>
                  <pack_pattern in_port="SR_GND[0].GND" name="SR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[0]"/>
                  <pack_pattern in_port="SR_GND[0].GND" name="CESR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[0]"/>
                  <pack_pattern in_port="SR_GND[0].GND" name="SR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[0]"/>
                  <pack_pattern in_port="SR_GND[0].GND" name="CESR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[0]"/>
                  <pack_pattern in_port="SR_GND[0].GND" name="SR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[0]"/>
                  <pack_pattern in_port="SR_GND[0].GND" name="CESR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[0]"/>
                </direct>
                <direct input="SR_GND[1].GND" name="SR1" output="SRUSEDMUX.SR_OUT[1]">
                  <pack_pattern in_port="SR_GND[1].GND" name="SR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[1]"/>
                  <pack_pattern in_port="SR_GND[1].GND" name="CESR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[1]"/>
                  <pack_pattern in_port="SR_GND[1].GND" name="SR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[1]"/>
                  <pack_pattern in_port="SR_GND[1].GND" name="CESR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[1]"/>
                  <pack_pattern in_port="SR_GND[1].GND" name="SR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[1]"/>
                  <pack_pattern in_port="SR_GND[1].GND" name="CESR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[1]"/>
                  <pack_pattern in_port="SR_GND[1].GND" name="SR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[1]"/>
                  <pack_pattern in_port="SR_GND[1].GND" name="CESR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[1]"/>
                </direct>
                <direct input="SR_GND[2].GND" name="SR2" output="SRUSEDMUX.SR_OUT[2]">
                  <pack_pattern in_port="SR_GND[2].GND" name="SR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[2]"/>
                  <pack_pattern in_port="SR_GND[2].GND" name="CESR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[2]"/>
                  <pack_pattern in_port="SR_GND[2].GND" name="SR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[2]"/>
                  <pack_pattern in_port="SR_GND[2].GND" name="CESR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[2]"/>
                  <pack_pattern in_port="SR_GND[2].GND" name="SR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[2]"/>
                  <pack_pattern in_port="SR_GND[2].GND" name="CESR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[2]"/>
                  <pack_pattern in_port="SR_GND[2].GND" name="SR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[2]"/>
                  <pack_pattern in_port="SR_GND[2].GND" name="CESR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[2]"/>
                </direct>
                <direct input="SR_GND[3].GND" name="SR3" output="SRUSEDMUX.SR_OUT[3]">
                  <pack_pattern in_port="SR_GND[3].GND" name="SR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[3]"/>
                  <pack_pattern in_port="SR_GND[3].GND" name="CESR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[3]"/>
                  <pack_pattern in_port="SR_GND[3].GND" name="SR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[3]"/>
                  <pack_pattern in_port="SR_GND[3].GND" name="CESR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[3]"/>
                  <pack_pattern in_port="SR_GND[3].GND" name="SR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[3]"/>
                  <pack_pattern in_port="SR_GND[3].GND" name="CESR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[3]"/>
                  <pack_pattern in_port="SR_GND[3].GND" name="SR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[3]"/>
                  <pack_pattern in_port="SR_GND[3].GND" name="CESR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[3]"/>
                </direct>
                <direct input="SR_GND[4].GND" name="SR4" output="SRUSEDMUX.SR_OUT[4]">
                  <pack_pattern in_port="SR_GND[4].GND" name="SR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[4]"/>
                  <pack_pattern in_port="SR_GND[4].GND" name="CESR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[4]"/>
                  <pack_pattern in_port="SR_GND[4].GND" name="SR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[4]"/>
                  <pack_pattern in_port="SR_GND[4].GND" name="CESR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[4]"/>
                  <pack_pattern in_port="SR_GND[4].GND" name="SR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[4]"/>
                  <pack_pattern in_port="SR_GND[4].GND" name="CESR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[4]"/>
                  <pack_pattern in_port="SR_GND[4].GND" name="SR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[4]"/>
                  <pack_pattern in_port="SR_GND[4].GND" name="CESR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[4]"/>
                </direct>
                <direct input="SR_GND[5].GND" name="SR5" output="SRUSEDMUX.SR_OUT[5]">
                  <pack_pattern in_port="SR_GND[5].GND" name="SR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[5]"/>
                  <pack_pattern in_port="SR_GND[5].GND" name="CESR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[5]"/>
                  <pack_pattern in_port="SR_GND[5].GND" name="SR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[5]"/>
                  <pack_pattern in_port="SR_GND[5].GND" name="CESR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[5]"/>
                  <pack_pattern in_port="SR_GND[5].GND" name="SR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[5]"/>
                  <pack_pattern in_port="SR_GND[5].GND" name="CESR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[5]"/>
                  <pack_pattern in_port="SR_GND[5].GND" name="SR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[5]"/>
                  <pack_pattern in_port="SR_GND[5].GND" name="CESR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[5]"/>
                </direct>
                <direct input="SR_GND[6].GND" name="SR6" output="SRUSEDMUX.SR_OUT[6]">
                  <pack_pattern in_port="SR_GND[6].GND" name="SR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[6]"/>
                  <pack_pattern in_port="SR_GND[6].GND" name="CESR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[6]"/>
                  <pack_pattern in_port="SR_GND[6].GND" name="SR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[6]"/>
                  <pack_pattern in_port="SR_GND[6].GND" name="CESR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[6]"/>
                  <pack_pattern in_port="SR_GND[6].GND" name="SR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[6]"/>
                  <pack_pattern in_port="SR_GND[6].GND" name="CESR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[6]"/>
                  <pack_pattern in_port="SR_GND[6].GND" name="SR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[6]"/>
                  <pack_pattern in_port="SR_GND[6].GND" name="CESR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[6]"/>
                </direct>
                <direct input="SR_GND[7].GND" name="SR7" output="SRUSEDMUX.SR_OUT[7]">
                  <pack_pattern in_port="SR_GND[7].GND" name="SR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[7]"/>
                  <pack_pattern in_port="SR_GND[7].GND" name="CESR_FF_FDSE" out_port="SRUSEDMUX.SR_OUT[7]"/>
                  <pack_pattern in_port="SR_GND[7].GND" name="SR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[7]"/>
                  <pack_pattern in_port="SR_GND[7].GND" name="CESR_FF_FDRE" out_port="SRUSEDMUX.SR_OUT[7]"/>
                  <pack_pattern in_port="SR_GND[7].GND" name="SR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[7]"/>
                  <pack_pattern in_port="SR_GND[7].GND" name="CESR_FF_FDPE" out_port="SRUSEDMUX.SR_OUT[7]"/>
                  <pack_pattern in_port="SR_GND[7].GND" name="SR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[7]"/>
                  <pack_pattern in_port="SR_GND[7].GND" name="CESR_FF_FDCE" out_port="SRUSEDMUX.SR_OUT[7]"/>
                </direct>
              </interconnect>
            </mode>
            <mode name="SRUSEDMUX">
              <interconnect>
                <complete input="SRUSEDMUX.SR" name="SR" output="SRUSEDMUX.SR_OUT"/>
              </interconnect>
            </mode>
          </pb_type>
          <interconnect>
            <!-- 5FF MUXs -->
            <!-- [A-D]MUX -->
            <!-- [A-D]FFMUX -->
            <!-- [A-F]Q outputs -->
            <!-- LUT O6 output -->
            <!-- Carry -->
            <!-- Carry initialization -->
            <!-- Carry selects -->
            <!-- Carry MUXCY.DI -->
            <!-- Clock, Clock Enable and Reset -->
            <direct input="COMMON_SLICE.CIN" name="CIN_TO_CARRY0" output="CARRY4_VPR.CIN">
              <pack_pattern in_port="COMMON_SLICE.CIN" name="CARRYCHAIN" out_port="CARRY4_VPR.CIN"/>
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.CIN = PRECYINIT.CIN
        </meta>
              </metadata>
            </direct>
            <direct input="COMMON_SLICE.AX" name="PRECYINIT_MUX" output="CARRY4_VPR.CYINIT">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.AX = PRECYINIT.AX
        </meta>
              </metadata>
            </direct>
            <mux input="COMMON_SLICE.AO5 COMMON_SLICE.AX" name="CARRY_DI0" output="CARRY4_VPR.DI0">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.AO5 = CARRY4.ACY0
          COMMON_SLICE.AX = NULL
        </meta>
              </metadata>
              <delay_constant in_port="COMMON_SLICE.AX" max=".105e-9" out_port="CARRY4_VPR.DI0"/>
            </mux>
            <mux input="COMMON_SLICE.BO5 COMMON_SLICE.BX" name="CARRY_DI1" output="CARRY4_VPR.DI1">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.BO5 = CARRY4.BCY0
          COMMON_SLICE.BX = NULL
        </meta>
              </metadata>
              <delay_constant in_port="COMMON_SLICE.BX" max=".085e-9" out_port="CARRY4_VPR.DI1"/>
            </mux>
            <mux input="COMMON_SLICE.CO5 COMMON_SLICE.CX" name="CARRY_DI2" output="CARRY4_VPR.DI2">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.CO5 = CARRY4.CCY0
          COMMON_SLICE.CX = NULL
        </meta>
              </metadata>
              <delay_constant in_port="COMMON_SLICE.CX" max=".094e-9" out_port="CARRY4_VPR.DI2"/>
            </mux>
            <mux input="COMMON_SLICE.DO5 COMMON_SLICE.DX" name="CARRY_DI3" output="CARRY4_VPR.DI3">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.DO5 = CARRY4.DCY0
          COMMON_SLICE.DX = NULL
        </meta>
              </metadata>
              <delay_constant in_port="COMMON_SLICE.DX" max=".058e-9" out_port="CARRY4_VPR.DI3"/>
            </mux>
            <direct input="COMMON_SLICE.AO6" name="CARRY_S0" output="CARRY4_VPR.S0"/>
            <direct input="COMMON_SLICE.BO6" name="CARRY_S1" output="CARRY4_VPR.S1"/>
            <direct input="COMMON_SLICE.CO6" name="CARRY_S2" output="CARRY4_VPR.S2"/>
            <direct input="COMMON_SLICE.DO6" name="CARRY_S3" output="CARRY4_VPR.S3"/>
            <direct input="CARRY4_VPR.CO3" name="COUT_TO_PLUG" output="CARRY_COUT_PLUG.CIN">
              <pack_pattern in_port="CARRY4_VPR.CO3" name="CARRYCHAIN" out_port="CARRY_COUT_PLUG.CIN"/>
              <delay_constant in_port="CARRY4_VPR.CO3" max="{interconnect_carry4_co3_cout}" out_port="CARRY_COUT_PLUG.CIN"/>
            </direct>
            <direct input="COMMON_SLICE.CE" name="CE" output="CEUSEDMUX.CE">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.CE = CEUSEDMUX
        </meta>
              </metadata>
            </direct>
            <mux input="SLICE_FF.Q5[0] CARRY4_VPR.O0 CARRY4_VPR.CO0 COMMON_SLICE.AO6 COMMON_SLICE.AO5 COMMON_SLICE.F7AMUX_O" name="AOUTMUX" output="COMMON_SLICE.AMUX">
              <metadata>
                <meta name="fasm_mux">
          SLICE_FF.Q5[0] = AOUTMUX.A5Q
          COMMON_SLICE.F7AMUX_O = AOUTMUX.F7
          COMMON_SLICE.AO5 = AOUTMUX.O5
          COMMON_SLICE.AO6 = AOUTMUX.O6
          CARRY4_VPR.CO0 = AOUTMUX.CY
          CARRY4_VPR.O0 = AOUTMUX.XOR
        </meta>
              </metadata>
              <delay_constant in_port="SLICE_FF.Q5[0]" max="{interconnect_a5ff_amux}" out_port="COMMON_SLICE.AMUX"/>
              <delay_constant in_port="CARRY4_VPR.O0" max="{interconnect_carry4_co0_amux}" out_port="COMMON_SLICE.AMUX"/>
              <delay_constant in_port="CARRY4_VPR.CO0" max="{interconnect_carry4_o0_amux}" out_port="COMMON_SLICE.AMUX"/>
              <delay_constant in_port="COMMON_SLICE.AO6" max="{interconnect_a6lut_amux}" out_port="COMMON_SLICE.AMUX"/>
              <delay_constant in_port="COMMON_SLICE.AO5" max="{interconnect_a5lut_amux}" out_port="COMMON_SLICE.AMUX"/>
            </mux>
            <direct input="SLICE_FF.Q[0]" name="AFF" output="COMMON_SLICE.AQ"/>
            <direct input="COMMON_SLICE.AO6" name="COMMON_SLICE_AOUT" output="COMMON_SLICE.A">
              <delay_constant in_port="COMMON_SLICE.AO6" max="{interconnect_a6lut_a}" out_port="COMMON_SLICE.A"/>
            </direct>
            <mux input="SLICE_FF.Q5[1] CARRY4_VPR.O1 CARRY4_VPR.CO1 COMMON_SLICE.BO6 COMMON_SLICE.BO5 COMMON_SLICE.F8MUX_O" name="BOUTMUX" output="COMMON_SLICE.BMUX">
              <metadata>
                <meta name="fasm_mux">
          SLICE_FF.Q5[1] = BOUTMUX.B5Q
          COMMON_SLICE.F8MUX_O = BOUTMUX.F8
          COMMON_SLICE.BO5 = BOUTMUX.O5
          COMMON_SLICE.BO6 = BOUTMUX.O6
          CARRY4_VPR.CO1 = BOUTMUX.CY
          CARRY4_VPR.O1 = BOUTMUX.XOR
        </meta>
              </metadata>
              <delay_constant in_port="SLICE_FF.Q5[1]" max="{interconnect_b5ff_bmux}" out_port="COMMON_SLICE.BMUX"/>
              <delay_constant in_port="CARRY4_VPR.O1" max="{interconnect_carry4_co1_bmux}" out_port="COMMON_SLICE.BMUX"/>
              <delay_constant in_port="CARRY4_VPR.CO1" max="{interconnect_carry4_o1_bmux}" out_port="COMMON_SLICE.BMUX"/>
              <delay_constant in_port="COMMON_SLICE.BO6" max="{interconnect_b6lut_bmux}" out_port="COMMON_SLICE.BMUX"/>
              <delay_constant in_port="COMMON_SLICE.BO5" max="{interconnect_b5lut_bmux}" out_port="COMMON_SLICE.BMUX"/>
            </mux>
            <direct input="SLICE_FF.Q[1]" name="BFF" output="COMMON_SLICE.BQ"/>
            <direct input="COMMON_SLICE.BO6" name="COMMON_SLICE_BOUT" output="COMMON_SLICE.B">
              <delay_constant in_port="COMMON_SLICE.BO6" max="{interconnect_b6lut_b}" out_port="COMMON_SLICE.B"/>
            </direct>
            <mux input="SLICE_FF.Q5[2] CARRY4_VPR.O2 CARRY4_VPR.CO2 COMMON_SLICE.CO6 COMMON_SLICE.CO5 COMMON_SLICE.F7BMUX_O" name="COUTMUX" output="COMMON_SLICE.CMUX">
              <metadata>
                <meta name="fasm_mux">
          SLICE_FF.Q5[2] = COUTMUX.C5Q
          COMMON_SLICE.F7BMUX_O = COUTMUX.F7
          COMMON_SLICE.CO5 = COUTMUX.O5
          COMMON_SLICE.CO6 = COUTMUX.O6
          CARRY4_VPR.CO2 = COUTMUX.CY
          CARRY4_VPR.O2 = COUTMUX.XOR
        </meta>
              </metadata>
              <delay_constant in_port="SLICE_FF.Q5[2]" max="{interconnect_c5ff_cmux}" out_port="COMMON_SLICE.CMUX"/>
              <delay_constant in_port="CARRY4_VPR.O2" max="{interconnect_carry4_co2_cmux}" out_port="COMMON_SLICE.CMUX"/>
              <delay_constant in_port="CARRY4_VPR.CO2" max="{interconnect_carry4_o2_cmux}" out_port="COMMON_SLICE.CMUX"/>
              <delay_constant in_port="COMMON_SLICE.CO6" max="{interconnect_c6lut_cmux}" out_port="COMMON_SLICE.CMUX"/>
              <delay_constant in_port="COMMON_SLICE.CO5" max="{interconnect_c5lut_cmux}" out_port="COMMON_SLICE.CMUX"/>
            </mux>
            <direct input="CARRY_COUT_PLUG.COUT" name="COUT" output="COMMON_SLICE.COUT">
              <pack_pattern in_port="CARRY_COUT_PLUG.COUT" name="CARRYCHAIN" out_port="COMMON_SLICE.COUT"/>
            </direct>
            <direct input="SLICE_FF.Q[2]" name="CFF" output="COMMON_SLICE.CQ"/>
            <direct input="COMMON_SLICE.CO6" name="COMMON_SLICE_COUT" output="COMMON_SLICE.C">
              <delay_constant in_port="COMMON_SLICE.CO6" max="{interconnect_c6lut_c}" out_port="COMMON_SLICE.C"/>
            </direct>
            <mux input="COMMON_SLICE.AMC31 SLICE_FF.Q5[3] CARRY4_VPR.O3 CARRY4_VPR.CO3 COMMON_SLICE.DO6 COMMON_SLICE.DO5" name="DOUTMUX" output="COMMON_SLICE.DMUX">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.AMC31 = DOUTMUX.MC31
          SLICE_FF.Q5[3] = DOUTMUX.D5Q
          COMMON_SLICE.DO5 = DOUTMUX.O5
          COMMON_SLICE.DO6 = DOUTMUX.O6
          CARRY4_VPR.CO3 = DOUTMUX.CY
          CARRY4_VPR.O3 = DOUTMUX.XOR
        </meta>
              </metadata>
              <delay_constant in_port="SLICE_FF.Q5[3]" max="{interconnect_d5ff_dmux}" out_port="COMMON_SLICE.DMUX"/>
              <delay_constant in_port="CARRY4_VPR.O3" max="{interconnect_carry4_co3_dmux}" out_port="COMMON_SLICE.DMUX"/>
              <delay_constant in_port="CARRY4_VPR.CO3" max="{interconnect_carry4_o3_dmux}" out_port="COMMON_SLICE.DMUX"/>
              <delay_constant in_port="COMMON_SLICE.DO6" max="{interconnect_d6lut_dmux}" out_port="COMMON_SLICE.DMUX"/>
              <delay_constant in_port="COMMON_SLICE.DO5" max="{interconnect_d5lut_dmux}" out_port="COMMON_SLICE.DMUX"/>
            </mux>
            <direct input="SLICE_FF.Q[3]" name="DFF" output="COMMON_SLICE.DQ"/>
            <direct input="COMMON_SLICE.DO6" name="COMMON_SLICE_DOUT" output="COMMON_SLICE.D">
              <delay_constant in_port="COMMON_SLICE.DO6" max="{interconnect_d6lut_d}" out_port="COMMON_SLICE.D"/>
            </direct>
            <direct input="CEUSEDMUX.CE_OUT" name="CE_OUT" output="SLICE_FF.CE"/>
            <direct input="COMMON_SLICE.CLK" name="CK" output="SLICE_FF.CK"/>
            <mux input="COMMON_SLICE.AX COMMON_SLICE.AO5" name="A5FFMUX" output="SLICE_FF.D5[0]">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.AO5 = A5FFMUX.IN_A
          COMMON_SLICE.AX = A5FFMUX.IN_B
        </meta>
              </metadata>
              <pack_pattern in_port="COMMON_SLICE.AO5" name="LUT_to_FF_FDSE" out_port="SLICE_FF.D5[0]"/>
              <pack_pattern in_port="COMMON_SLICE.AO5" name="LUT_to_FF_FDRE" out_port="SLICE_FF.D5[0]"/>
              <pack_pattern in_port="COMMON_SLICE.AO5" name="LUT_to_FF_FDPE" out_port="SLICE_FF.D5[0]"/>
              <pack_pattern in_port="COMMON_SLICE.AO5" name="LUT_to_FF_FDCE" out_port="SLICE_FF.D5[0]"/>
              <delay_constant in_port="COMMON_SLICE.AX" max="{interconnect_ax_a5ffl}" out_port="SLICE_FF.D5[0]"/>
              <delay_constant in_port="COMMON_SLICE.AO5" max="{interconnect_a5lut_a5ffl}" out_port="SLICE_FF.D5[0]"/>
            </mux>
            <mux input="COMMON_SLICE.BX COMMON_SLICE.BO5" name="B5FFMUX" output="SLICE_FF.D5[1]">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.BO5 = B5FFMUX.IN_A
          COMMON_SLICE.BX = B5FFMUX.IN_B
        </meta>
              </metadata>
              <pack_pattern in_port="COMMON_SLICE.BO5" name="LUT_to_FF_FDSE" out_port="SLICE_FF.D5[1]"/>
              <pack_pattern in_port="COMMON_SLICE.BO5" name="LUT_to_FF_FDRE" out_port="SLICE_FF.D5[1]"/>
              <pack_pattern in_port="COMMON_SLICE.BO5" name="LUT_to_FF_FDPE" out_port="SLICE_FF.D5[1]"/>
              <pack_pattern in_port="COMMON_SLICE.BO5" name="LUT_to_FF_FDCE" out_port="SLICE_FF.D5[1]"/>
              <delay_constant in_port="COMMON_SLICE.BX" max="{interconnect_bx_b5ffl}" out_port="SLICE_FF.D5[1]"/>
              <delay_constant in_port="COMMON_SLICE.BO5" max="{interconnect_b5lut_b5ffl}" out_port="SLICE_FF.D5[1]"/>
            </mux>
            <mux input="COMMON_SLICE.CX COMMON_SLICE.CO5" name="C5FFMUX" output="SLICE_FF.D5[2]">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.CO5 = C5FFMUX.IN_A
          COMMON_SLICE.CX = C5FFMUX.IN_B
        </meta>
              </metadata>
              <pack_pattern in_port="COMMON_SLICE.CO5" name="LUT_to_FF_FDSE" out_port="SLICE_FF.D5[2]"/>
              <pack_pattern in_port="COMMON_SLICE.CO5" name="LUT_to_FF_FDRE" out_port="SLICE_FF.D5[2]"/>
              <pack_pattern in_port="COMMON_SLICE.CO5" name="LUT_to_FF_FDPE" out_port="SLICE_FF.D5[2]"/>
              <pack_pattern in_port="COMMON_SLICE.CO5" name="LUT_to_FF_FDCE" out_port="SLICE_FF.D5[2]"/>
              <delay_constant in_port="COMMON_SLICE.CX" max="{interconnect_cx_c5ffl}" out_port="SLICE_FF.D5[2]"/>
              <delay_constant in_port="COMMON_SLICE.CO5" max="{interconnect_c5lut_c5ffl}" out_port="SLICE_FF.D5[2]"/>
            </mux>
            <mux input="COMMON_SLICE.DX COMMON_SLICE.DO5" name="D5FFMUX" output="SLICE_FF.D5[3]">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.DO5 = D5FFMUX.IN_A
          COMMON_SLICE.DX = D5FFMUX.IN_B
        </meta>
              </metadata>
              <pack_pattern in_port="COMMON_SLICE.DO5" name="LUT_to_FF_FDSE" out_port="SLICE_FF.D5[3]"/>
              <pack_pattern in_port="COMMON_SLICE.DO5" name="LUT_to_FF_FDRE" out_port="SLICE_FF.D5[3]"/>
              <pack_pattern in_port="COMMON_SLICE.DO5" name="LUT_to_FF_FDPE" out_port="SLICE_FF.D5[3]"/>
              <pack_pattern in_port="COMMON_SLICE.DO5" name="LUT_to_FF_FDCE" out_port="SLICE_FF.D5[3]"/>
              <delay_constant in_port="COMMON_SLICE.DX" max="{interconnect_dx_d5ffl}" out_port="SLICE_FF.D5[3]"/>
              <delay_constant in_port="COMMON_SLICE.DO5" max="{interconnect_d5lut_d5ffl}" out_port="SLICE_FF.D5[3]"/>
            </mux>
            <mux input="CARRY4_VPR.O0 CARRY4_VPR.CO0 COMMON_SLICE.AO6 COMMON_SLICE.AO5 COMMON_SLICE.AX COMMON_SLICE.F7AMUX_O" name="AFFMUX" output="SLICE_FF.D[0]">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.AX = AFFMUX.AX
          COMMON_SLICE.F7AMUX_O = AFFMUX.F7
          COMMON_SLICE.AO5 = AFFMUX.O5
          COMMON_SLICE.AO6 = AFFMUX.O6
          CARRY4_VPR.CO0 = AFFMUX.CY
          CARRY4_VPR.O0 = AFFMUX.XOR
        </meta>
              </metadata>
              <pack_pattern in_port="COMMON_SLICE.AO6" name="LUT_to_FF_FDSE" out_port="SLICE_FF.D[0]"/>
              <pack_pattern in_port="COMMON_SLICE.AO6" name="LUT_to_FF_FDRE" out_port="SLICE_FF.D[0]"/>
              <pack_pattern in_port="COMMON_SLICE.AO6" name="LUT_to_FF_FDPE" out_port="SLICE_FF.D[0]"/>
              <pack_pattern in_port="COMMON_SLICE.AO6" name="LUT_to_FF_FDCE" out_port="SLICE_FF.D[0]"/>
              <pack_pattern in_port="COMMON_SLICE.AO6" name="F6MUX_to_FF_FDSE" out_port="SLICE_FF.D[0]"/>
              <pack_pattern in_port="COMMON_SLICE.AO6" name="F6MUX_to_FF_FDRE" out_port="SLICE_FF.D[0]"/>
              <pack_pattern in_port="COMMON_SLICE.AO6" name="F6MUX_to_FF_FDPE" out_port="SLICE_FF.D[0]"/>
              <pack_pattern in_port="COMMON_SLICE.AO6" name="F6MUX_to_FF_FDCE" out_port="SLICE_FF.D[0]"/>
              <delay_constant in_port="COMMON_SLICE.AX" max="{interconnect_ax_aff}" out_port="SLICE_FF.D[0]"/>
              <delay_constant in_port="COMMON_SLICE.F7AMUX_O" max="{interconnect_f7amux_aff}" out_port="SLICE_FF.D[0]"/>
              <delay_constant in_port="COMMON_SLICE.AO5" max="{interconnect_a5lut_aff}" out_port="SLICE_FF.D[0]"/>
              <delay_constant in_port="COMMON_SLICE.AO6" max="{interconnect_a6lut_aff}" out_port="SLICE_FF.D[0]"/>
              <delay_constant in_port="CARRY4_VPR.CO0" max="{interconnect_carry4_co0_aff}" out_port="SLICE_FF.D[0]"/>
              <delay_constant in_port="CARRY4_VPR.O0" max="{interconnect_carry4_o0_aff}" out_port="SLICE_FF.D[0]"/>
            </mux>
            <mux input="CARRY4_VPR.O1 CARRY4_VPR.CO1 COMMON_SLICE.BO6 COMMON_SLICE.BO5 COMMON_SLICE.BX COMMON_SLICE.F8MUX_O" name="BFFMUX" output="SLICE_FF.D[1]">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.BX = BFFMUX.BX
          COMMON_SLICE.F8MUX_O = BFFMUX.F8
          COMMON_SLICE.BO5 = BFFMUX.O5
          COMMON_SLICE.BO6 = BFFMUX.O6
          CARRY4_VPR.CO1 = BFFMUX.CY
          CARRY4_VPR.O1 = BFFMUX.XOR
        </meta>
              </metadata>
              <pack_pattern in_port="COMMON_SLICE.BO6" name="LUT_to_FF_FDSE" out_port="SLICE_FF.D[1]"/>
              <pack_pattern in_port="COMMON_SLICE.BO6" name="LUT_to_FF_FDRE" out_port="SLICE_FF.D[1]"/>
              <pack_pattern in_port="COMMON_SLICE.BO6" name="LUT_to_FF_FDPE" out_port="SLICE_FF.D[1]"/>
              <pack_pattern in_port="COMMON_SLICE.BO6" name="LUT_to_FF_FDCE" out_port="SLICE_FF.D[1]"/>
              <pack_pattern in_port="COMMON_SLICE.BO6" name="F6MUX_to_FF_FDSE" out_port="SLICE_FF.D[1]"/>
              <pack_pattern in_port="COMMON_SLICE.BO6" name="F6MUX_to_FF_FDRE" out_port="SLICE_FF.D[1]"/>
              <pack_pattern in_port="COMMON_SLICE.BO6" name="F6MUX_to_FF_FDPE" out_port="SLICE_FF.D[1]"/>
              <pack_pattern in_port="COMMON_SLICE.BO6" name="F6MUX_to_FF_FDCE" out_port="SLICE_FF.D[1]"/>
              <delay_constant in_port="COMMON_SLICE.BX" max="{interconnect_bx_bff}" out_port="SLICE_FF.D[1]"/>
              <delay_constant in_port="COMMON_SLICE.F8MUX_O" max="{interconnect_f8mux_bff}" out_port="SLICE_FF.D[1]"/>
              <delay_constant in_port="COMMON_SLICE.BO5" max="{interconnect_b5lut_bff}" out_port="SLICE_FF.D[1]"/>
              <delay_constant in_port="COMMON_SLICE.BO6" max="{interconnect_b6lut_bff}" out_port="SLICE_FF.D[1]"/>
              <delay_constant in_port="CARRY4_VPR.CO1" max="{interconnect_carry4_co1_bff}" out_port="SLICE_FF.D[1]"/>
              <delay_constant in_port="CARRY4_VPR.O1" max="{interconnect_carry4_o1_bff}" out_port="SLICE_FF.D[1]"/>
            </mux>
            <mux input="CARRY4_VPR.O2 CARRY4_VPR.CO2 COMMON_SLICE.CO6 COMMON_SLICE.CO5 COMMON_SLICE.CX COMMON_SLICE.F7BMUX_O" name="CFFMUX" output="SLICE_FF.D[2]">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.CX = CFFMUX.CX
          COMMON_SLICE.F7BMUX_O = CFFMUX.F7
          COMMON_SLICE.CO5 = CFFMUX.O5
          COMMON_SLICE.CO6 = CFFMUX.O6
          CARRY4_VPR.CO2 = CFFMUX.CY
          CARRY4_VPR.O2 = CFFMUX.XOR
        </meta>
              </metadata>
              <pack_pattern in_port="COMMON_SLICE.CO6" name="LUT_to_FF_FDSE" out_port="SLICE_FF.D[2]"/>
              <pack_pattern in_port="COMMON_SLICE.CO6" name="LUT_to_FF_FDRE" out_port="SLICE_FF.D[2]"/>
              <pack_pattern in_port="COMMON_SLICE.CO6" name="LUT_to_FF_FDPE" out_port="SLICE_FF.D[2]"/>
              <pack_pattern in_port="COMMON_SLICE.CO6" name="LUT_to_FF_FDCE" out_port="SLICE_FF.D[2]"/>
              <pack_pattern in_port="COMMON_SLICE.CO6" name="F6MUX_to_FF_FDSE" out_port="SLICE_FF.D[2]"/>
              <pack_pattern in_port="COMMON_SLICE.CO6" name="F6MUX_to_FF_FDRE" out_port="SLICE_FF.D[2]"/>
              <pack_pattern in_port="COMMON_SLICE.CO6" name="F6MUX_to_FF_FDPE" out_port="SLICE_FF.D[2]"/>
              <pack_pattern in_port="COMMON_SLICE.CO6" name="F6MUX_to_FF_FDCE" out_port="SLICE_FF.D[2]"/>
              <delay_constant in_port="COMMON_SLICE.CX" max="{interconnect_cx_cff}" out_port="SLICE_FF.D[2]"/>
              <delay_constant in_port="COMMON_SLICE.F7BMUX_O" max="{interconnect_f7bmux_cff}" out_port="SLICE_FF.D[2]"/>
              <delay_constant in_port="COMMON_SLICE.CO5" max="{interconnect_c5lut_cff}" out_port="SLICE_FF.D[2]"/>
              <delay_constant in_port="COMMON_SLICE.CO6" max="{interconnect_c6lut_cff}" out_port="SLICE_FF.D[2]"/>
              <delay_constant in_port="CARRY4_VPR.CO2" max="{interconnect_carry4_co2_cff}" out_port="SLICE_FF.D[2]"/>
              <delay_constant in_port="CARRY4_VPR.O2" max="{interconnect_carry4_o2_cff}" out_port="SLICE_FF.D[2]"/>
            </mux>
            <mux input="COMMON_SLICE.AMC31 CARRY4_VPR.O3 CARRY4_VPR.CO3 COMMON_SLICE.DO6 COMMON_SLICE.DO5 COMMON_SLICE.DX" name="DFFMUX" output="SLICE_FF.D[3]">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.AMC31 = DFFMUX.MC31
          COMMON_SLICE.DX = DFFMUX.DX
          COMMON_SLICE.DO5 = DFFMUX.O5
          COMMON_SLICE.DO6 = DFFMUX.O6
          CARRY4_VPR.CO3 = DFFMUX.CY
          CARRY4_VPR.O3 = DFFMUX.XOR
        </meta>
              </metadata>
              <pack_pattern in_port="COMMON_SLICE.DO6" name="LUT_to_FF_FDSE" out_port="SLICE_FF.D[3]"/>
              <pack_pattern in_port="COMMON_SLICE.DO6" name="LUT_to_FF_FDRE" out_port="SLICE_FF.D[3]"/>
              <pack_pattern in_port="COMMON_SLICE.DO6" name="LUT_to_FF_FDPE" out_port="SLICE_FF.D[3]"/>
              <pack_pattern in_port="COMMON_SLICE.DO6" name="LUT_to_FF_FDCE" out_port="SLICE_FF.D[3]"/>
              <pack_pattern in_port="COMMON_SLICE.DO6" name="F6MUX_to_FF_FDSE" out_port="SLICE_FF.D[3]"/>
              <pack_pattern in_port="COMMON_SLICE.DO6" name="F6MUX_to_FF_FDRE" out_port="SLICE_FF.D[3]"/>
              <pack_pattern in_port="COMMON_SLICE.DO6" name="F6MUX_to_FF_FDPE" out_port="SLICE_FF.D[3]"/>
              <pack_pattern in_port="COMMON_SLICE.DO6" name="F6MUX_to_FF_FDCE" out_port="SLICE_FF.D[3]"/>
              <delay_constant in_port="COMMON_SLICE.DX" max="{interconnect_dx_dff}" out_port="SLICE_FF.D[3]"/>
              <delay_constant in_port="COMMON_SLICE.DO5" max="{interconnect_d5lut_dff}" out_port="SLICE_FF.D[3]"/>
              <delay_constant in_port="COMMON_SLICE.DO6" max="{interconnect_d6lut_dff}" out_port="SLICE_FF.D[3]"/>
              <delay_constant in_port="CARRY4_VPR.CO3" max="{interconnect_carry4_co3_dff}" out_port="SLICE_FF.D[3]"/>
              <delay_constant in_port="CARRY4_VPR.O3" max="{interconnect_carry4_o3_dff}" out_port="SLICE_FF.D[3]"/>
            </mux>
            <direct input="SRUSEDMUX.SR_OUT" name="SR_OUT" output="SLICE_FF.SR"/>
            <direct input="COMMON_SLICE.SR" name="SR" output="SRUSEDMUX.SR">
              <metadata>
                <meta name="fasm_mux">
          COMMON_SLICE.SR = SRUSEDMUX
        </meta>
              </metadata>
            </direct>
          </interconnect>
          <metadata>
            <meta name="type">block</meta>
            <meta name="subtype">ignore</meta>
          </metadata>
        </pb_type>
        <pb_type name="SLICEM_MODES" num_pb="1">
          <clock name="CLK" num_pins="1"/>
          <input name="A1" num_pins="1"/>
          <input name="A2" num_pins="1"/>
          <input name="A3" num_pins="1"/>
          <input name="A4" num_pins="1"/>
          <input name="A5" num_pins="1"/>
          <input name="A6" num_pins="1"/>
          <input name="AI" num_pins="1"/>
          <input name="AX" num_pins="1"/>
          <input name="B1" num_pins="1"/>
          <input name="B2" num_pins="1"/>
          <input name="B3" num_pins="1"/>
          <input name="B4" num_pins="1"/>
          <input name="B5" num_pins="1"/>
          <input name="B6" num_pins="1"/>
          <input name="BI" num_pins="1"/>
          <input name="BX" num_pins="1"/>
          <input name="C1" num_pins="1"/>
          <input name="C2" num_pins="1"/>
          <input name="C3" num_pins="1"/>
          <input name="C4" num_pins="1"/>
          <input name="C5" num_pins="1"/>
          <input name="C6" num_pins="1"/>
          <input name="CE" num_pins="1"/>
          <input name="CI" num_pins="1"/>
          <input name="CX" num_pins="1"/>
          <input name="D1" num_pins="1"/>
          <input name="D2" num_pins="1"/>
          <input name="D3" num_pins="1"/>
          <input name="D4" num_pins="1"/>
          <input name="D5" num_pins="1"/>
          <input name="D6" num_pins="1"/>
          <input name="DI" num_pins="1"/>
          <input name="DX" num_pins="1"/>
          <input name="WA7" num_pins="1"/>
          <input name="WA8" num_pins="1"/>
          <input name="WE" num_pins="1"/>
          <output name="AMC31" num_pins="1"/>
          <output name="AO5" num_pins="1"/>
          <output name="AO6" num_pins="1"/>
          <output name="BO5" num_pins="1"/>
          <output name="BO6" num_pins="1"/>
          <output name="CO5" num_pins="1"/>
          <output name="CO6" num_pins="1"/>
          <output name="DO5" num_pins="1"/>
          <output name="DO6" num_pins="1"/>
          <output name="F7AMUX_O" num_pins="1"/>
          <output name="F7BMUX_O" num_pins="1"/>
          <output name="F8MUX_O" num_pins="1"/>
          <mode name="LUTs">
            <pb_type name="COMMON_LUT_AND_F78MUX" num_pb="1">
              <input name="A1" num_pins="1"/>
              <input name="A2" num_pins="1"/>
              <input name="A3" num_pins="1"/>
              <input name="A4" num_pins="1"/>
              <input name="A5" num_pins="1"/>
              <input name="A6" num_pins="1"/>
              <input name="AX" num_pins="1"/>
              <input name="B1" num_pins="1"/>
              <input name="B2" num_pins="1"/>
              <input name="B3" num_pins="1"/>
              <input name="B4" num_pins="1"/>
              <input name="B5" num_pins="1"/>
              <input name="B6" num_pins="1"/>
              <input name="BX" num_pins="1"/>
              <input name="C1" num_pins="1"/>
              <input name="C2" num_pins="1"/>
              <input name="C3" num_pins="1"/>
              <input name="C4" num_pins="1"/>
              <input name="C5" num_pins="1"/>
              <input name="C6" num_pins="1"/>
              <input name="CX" num_pins="1"/>
              <input name="D1" num_pins="1"/>
              <input name="D2" num_pins="1"/>
              <input name="D3" num_pins="1"/>
              <input name="D4" num_pins="1"/>
              <input name="D5" num_pins="1"/>
              <input name="D6" num_pins="1"/>
              <output name="AO5" num_pins="1"/>
              <output name="AO6" num_pins="1"/>
              <output name="BO5" num_pins="1"/>
              <output name="BO6" num_pins="1"/>
              <output name="CO5" num_pins="1"/>
              <output name="CO6" num_pins="1"/>
              <output name="DO5" num_pins="1"/>
              <output name="DO6" num_pins="1"/>
              <output name="F7AMUX_O" num_pins="1"/>
              <output name="F7BMUX_O" num_pins="1"/>
              <output name="F8MUX_O" num_pins="1"/>
              <pb_type name="ALUT" num_pb="1">
                <input name="A1" num_pins="1"/>
                <input name="A2" num_pins="1"/>
                <input name="A3" num_pins="1"/>
                <input name="A4" num_pins="1"/>
                <input name="A5" num_pins="1"/>
                <input name="A6" num_pins="1"/>
                <output name="O5" num_pins="1"/>
                <output name="O6" num_pins="1"/>
                <mode name="ALUT-LUT5_MUX">
                  <pb_type blif_model=".names" class="lut" name="A5LUT" num_pb="2">
                    <input name="in" num_pins="5" port_class="lut_in"/>
                    <output name="out" num_pins="1" port_class="lut_out"/>
                    <delay_matrix in_port="A5LUT.in" out_port="A5LUT.out" type="max">
      {iopath_A1_O5}
      {iopath_A2_O5}
      {iopath_A3_O5}
      {iopath_A4_O5}
      {iopath_A5_O5}
     </delay_matrix>
                    <delay_matrix in_port="A5LUT.in" out_port="A5LUT.out" type="min">
      {iopath_A1_O5}
      {iopath_A2_O5}
      {iopath_A3_O5}
      {iopath_A4_O5}
      {iopath_A5_O5}
     </delay_matrix>
                    <metadata>
                      <meta name="type">bel</meta>
                      <meta name="subtype">lut</meta>
                    </metadata>
                  </pb_type>
                  <pb_type blif_model=".subckt MUXF6" name="F6MUX" num_pb="1">
                    <input name="I0" num_pins="1"/>
                    <input name="I1" num_pins="1"/>
                    <input name="S" num_pins="1"/>
                    <output name="O" num_pins="1"/>
                    <delay_constant in_port="F6MUX.I0" max="10e-12" out_port="F6MUX.O"/>
                    <delay_constant in_port="F6MUX.I1" max="10e-12" out_port="F6MUX.O"/>
                    <delay_constant in_port="F6MUX.S" max="10e-12" out_port="F6MUX.O"/>
                    <metadata>
                      <meta name="type">bel</meta>
                      <meta name="subtype">mux</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <!-- LUT5 (upper) -> O6 -->
                    <!-- LUT5 (lower) -> O5 -->
                    <!-- MUX used for LUT6 -->
                    <!-- LUT outputs -->
                    <direct input="ALUT.A1" name="ALUT_A1_0" output="A5LUT[0].in[0]"/>
                    <direct input="ALUT.A2" name="ALUT_A2_0" output="A5LUT[0].in[1]"/>
                    <direct input="ALUT.A3" name="ALUT_A3_0" output="A5LUT[0].in[2]"/>
                    <direct input="ALUT.A4" name="ALUT_A4_0" output="A5LUT[0].in[3]"/>
                    <direct input="ALUT.A5" name="ALUT_A5_0" output="A5LUT[0].in[4]"/>
                    <direct input="ALUT.A1" name="ALUT_A1_1" output="A5LUT[1].in[0]"/>
                    <direct input="ALUT.A2" name="ALUT_A2_1" output="A5LUT[1].in[1]"/>
                    <direct input="ALUT.A3" name="ALUT_A3_1" output="A5LUT[1].in[2]"/>
                    <direct input="ALUT.A4" name="ALUT_A4_1" output="A5LUT[1].in[3]"/>
                    <direct input="ALUT.A5" name="ALUT_A5_1" output="A5LUT[1].in[4]"/>
                    <direct input="A5LUT[0].out" name="O5" output="ALUT.O5">
                      <pack_pattern in_port="A5LUT[0].out" name="LUT_to_FF_FDSE" out_port="ALUT.O5"/>
                      <pack_pattern in_port="A5LUT[0].out" name="LUT_to_FF_FDRE" out_port="ALUT.O5"/>
                      <pack_pattern in_port="A5LUT[0].out" name="LUT_to_FF_FDCE" out_port="ALUT.O5"/>
                      <pack_pattern in_port="A5LUT[0].out" name="LUT_to_FF_FDPE" out_port="ALUT.O5"/>
                    </direct>
                    <mux input="A5LUT[1].out F6MUX.O" name="O6" output="ALUT.O6">
                      <pack_pattern in_port="A5LUT[1].out" name="LUT_to_FF_FDSE" out_port="ALUT.O6"/>
                      <pack_pattern in_port="A5LUT[1].out" name="LUT_to_FF_FDRE" out_port="ALUT.O6"/>
                      <pack_pattern in_port="A5LUT[1].out" name="LUT_to_FF_FDPE" out_port="ALUT.O6"/>
                      <pack_pattern in_port="A5LUT[1].out" name="LUT_to_FF_FDCE" out_port="ALUT.O6"/>
                      <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDSE" out_port="ALUT.O6"/>
                      <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDRE" out_port="ALUT.O6"/>
                      <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDPE" out_port="ALUT.O6"/>
                      <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDCE" out_port="ALUT.O6"/>
                      <pack_pattern in_port="F6MUX.O" name="LUT5toLUT6" out_port="ALUT.O6"/>
                      <pack_pattern in_port="F6MUX.O" name="LUT5toLUT7" out_port="ALUT.O6"/>
                      <pack_pattern in_port="F6MUX.O" name="LUT5toLUT8" out_port="ALUT.O6"/>
                    </mux>
                    <direct input="A5LUT[0].out" name="F6MUX_I0" output="F6MUX.I0">
                      <pack_pattern in_port="A5LUT[0].out" name="LUT5toLUT6" out_port="F6MUX.I0"/>
                      <pack_pattern in_port="A5LUT[0].out" name="LUT5toLUT7" out_port="F6MUX.I0"/>
                      <pack_pattern in_port="A5LUT[0].out" name="LUT5toLUT8" out_port="F6MUX.I0"/>
                    </direct>
                    <direct input="A5LUT[1].out" name="F6MUX_I1" output="F6MUX.I1">
                      <pack_pattern in_port="A5LUT[1].out" name="LUT5toLUT6" out_port="F6MUX.I1"/>
                      <pack_pattern in_port="A5LUT[1].out" name="LUT5toLUT7" out_port="F6MUX.I1"/>
                      <pack_pattern in_port="A5LUT[1].out" name="LUT5toLUT8" out_port="F6MUX.I1"/>
                    </direct>
                    <direct input="ALUT.A6" name="F6MUX_S" output="F6MUX.S"/>
                  </interconnect>
                  <metadata>
                    <meta name="fasm_type">SPLIT_LUT</meta>
                    <meta name="fasm_lut">
       ALUT.INIT[31:0] = A5LUT[0]
       ALUT.INIT[63:32] = A5LUT[1]
     </meta>
                  </metadata>
                </mode>
                <metadata>
                  <meta name="type">block</meta>
                  <meta name="subtype">ignore</meta>
                </metadata>
              </pb_type>
              <pb_type name="BLUT" num_pb="1">
                <input name="A1" num_pins="1"/>
                <input name="A2" num_pins="1"/>
                <input name="A3" num_pins="1"/>
                <input name="A4" num_pins="1"/>
                <input name="A5" num_pins="1"/>
                <input name="A6" num_pins="1"/>
                <output name="O5" num_pins="1"/>
                <output name="O6" num_pins="1"/>
                <mode name="BLUT-LUT5_MUX">
                  <pb_type blif_model=".names" class="lut" name="B5LUT" num_pb="2">
                    <input name="in" num_pins="5" port_class="lut_in"/>
                    <output name="out" num_pins="1" port_class="lut_out"/>
                    <delay_matrix in_port="B5LUT.in" out_port="B5LUT.out" type="max">
      {iopath_A1_O5}
      {iopath_A2_O5}
      {iopath_A3_O5}
      {iopath_A4_O5}
      {iopath_A5_O5}
     </delay_matrix>
                    <delay_matrix in_port="B5LUT.in" out_port="B5LUT.out" type="min">
      {iopath_A1_O5}
      {iopath_A2_O5}
      {iopath_A3_O5}
      {iopath_A4_O5}
      {iopath_A5_O5}
     </delay_matrix>
                    <metadata>
                      <meta name="type">bel</meta>
                      <meta name="subtype">lut</meta>
                    </metadata>
                  </pb_type>
                  <pb_type blif_model=".subckt MUXF6" name="F6MUX" num_pb="1">
                    <input name="I0" num_pins="1"/>
                    <input name="I1" num_pins="1"/>
                    <input name="S" num_pins="1"/>
                    <output name="O" num_pins="1"/>
                    <delay_constant in_port="F6MUX.I0" max="10e-12" out_port="F6MUX.O"/>
                    <delay_constant in_port="F6MUX.I1" max="10e-12" out_port="F6MUX.O"/>
                    <delay_constant in_port="F6MUX.S" max="10e-12" out_port="F6MUX.O"/>
                    <metadata>
                      <meta name="type">bel</meta>
                      <meta name="subtype">mux</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <!-- LUT5 (upper) -> O6 -->
                    <!-- LUT5 (lower) -> O5 -->
                    <!-- MUX used for LUT6 -->
                    <!-- LUT outputs -->
                    <direct input="BLUT.A1" name="BLUT_A1_0" output="B5LUT[0].in[0]"/>
                    <direct input="BLUT.A2" name="BLUT_A2_0" output="B5LUT[0].in[1]"/>
                    <direct input="BLUT.A3" name="BLUT_A3_0" output="B5LUT[0].in[2]"/>
                    <direct input="BLUT.A4" name="BLUT_A4_0" output="B5LUT[0].in[3]"/>
                    <direct input="BLUT.A5" name="BLUT_A5_0" output="B5LUT[0].in[4]"/>
                    <direct input="BLUT.A1" name="BLUT_A1_1" output="B5LUT[1].in[0]"/>
                    <direct input="BLUT.A2" name="BLUT_A2_1" output="B5LUT[1].in[1]"/>
                    <direct input="BLUT.A3" name="BLUT_A3_1" output="B5LUT[1].in[2]"/>
                    <direct input="BLUT.A4" name="BLUT_A4_1" output="B5LUT[1].in[3]"/>
                    <direct input="BLUT.A5" name="BLUT_A5_1" output="B5LUT[1].in[4]"/>
                    <direct input="B5LUT[0].out" name="O5" output="BLUT.O5">
                      <pack_pattern in_port="B5LUT[0].out" name="LUT_to_FF_FDSE" out_port="BLUT.O5"/>
                      <pack_pattern in_port="B5LUT[0].out" name="LUT_to_FF_FDRE" out_port="BLUT.O5"/>
                      <pack_pattern in_port="B5LUT[0].out" name="LUT_to_FF_FDCE" out_port="BLUT.O5"/>
                      <pack_pattern in_port="B5LUT[0].out" name="LUT_to_FF_FDPE" out_port="BLUT.O5"/>
                    </direct>
                    <mux input="B5LUT[1].out F6MUX.O" name="O6" output="BLUT.O6">
                      <pack_pattern in_port="B5LUT[1].out" name="LUT_to_FF_FDSE" out_port="BLUT.O6"/>
                      <pack_pattern in_port="B5LUT[1].out" name="LUT_to_FF_FDRE" out_port="BLUT.O6"/>
                      <pack_pattern in_port="B5LUT[1].out" name="LUT_to_FF_FDPE" out_port="BLUT.O6"/>
                      <pack_pattern in_port="B5LUT[1].out" name="LUT_to_FF_FDCE" out_port="BLUT.O6"/>
                      <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDSE" out_port="BLUT.O6"/>
                      <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDRE" out_port="BLUT.O6"/>
                      <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDPE" out_port="BLUT.O6"/>
                      <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDCE" out_port="BLUT.O6"/>
                      <pack_pattern in_port="F6MUX.O" name="LUT5toLUT6" out_port="BLUT.O6"/>
                      <pack_pattern in_port="F6MUX.O" name="LUT5toLUT7" out_port="BLUT.O6"/>
                      <pack_pattern in_port="F6MUX.O" name="LUT5toLUT8" out_port="BLUT.O6"/>
                    </mux>
                    <direct input="B5LUT[0].out" name="F6MUX_I0" output="F6MUX.I0">
                      <pack_pattern in_port="B5LUT[0].out" name="LUT5toLUT6" out_port="F6MUX.I0"/>
                      <pack_pattern in_port="B5LUT[0].out" name="LUT5toLUT7" out_port="F6MUX.I0"/>
                      <pack_pattern in_port="B5LUT[0].out" name="LUT5toLUT8" out_port="F6MUX.I0"/>
                    </direct>
                    <direct input="B5LUT[1].out" name="F6MUX_I1" output="F6MUX.I1">
                      <pack_pattern in_port="B5LUT[1].out" name="LUT5toLUT6" out_port="F6MUX.I1"/>
                      <pack_pattern in_port="B5LUT[1].out" name="LUT5toLUT7" out_port="F6MUX.I1"/>
                      <pack_pattern in_port="B5LUT[1].out" name="LUT5toLUT8" out_port="F6MUX.I1"/>
                    </direct>
                    <direct input="BLUT.A6" name="F6MUX_S" output="F6MUX.S"/>
                  </interconnect>
                  <metadata>
                    <meta name="fasm_type">SPLIT_LUT</meta>
                    <meta name="fasm_lut">
       BLUT.INIT[31:0] = B5LUT[0]
       BLUT.INIT[63:32] = B5LUT[1]
     </meta>
                  </metadata>
                </mode>
                <metadata>
                  <meta name="type">block</meta>
                  <meta name="subtype">ignore</meta>
                </metadata>
              </pb_type>
              <pb_type name="CLUT" num_pb="1">
                <input name="A1" num_pins="1"/>
                <input name="A2" num_pins="1"/>
                <input name="A3" num_pins="1"/>
                <input name="A4" num_pins="1"/>
                <input name="A5" num_pins="1"/>
                <input name="A6" num_pins="1"/>
                <output name="O5" num_pins="1"/>
                <output name="O6" num_pins="1"/>
                <mode name="CLUT-LUT5_MUX">
                  <pb_type blif_model=".names" class="lut" name="C5LUT" num_pb="2">
                    <input name="in" num_pins="5" port_class="lut_in"/>
                    <output name="out" num_pins="1" port_class="lut_out"/>
                    <delay_matrix in_port="C5LUT.in" out_port="C5LUT.out" type="max">
      {iopath_A1_O5}
      {iopath_A2_O5}
      {iopath_A3_O5}
      {iopath_A4_O5}
      {iopath_A5_O5}
     </delay_matrix>
                    <delay_matrix in_port="C5LUT.in" out_port="C5LUT.out" type="min">
      {iopath_A1_O5}
      {iopath_A2_O5}
      {iopath_A3_O5}
      {iopath_A4_O5}
      {iopath_A5_O5}
     </delay_matrix>
                    <metadata>
                      <meta name="type">bel</meta>
                      <meta name="subtype">lut</meta>
                    </metadata>
                  </pb_type>
                  <pb_type blif_model=".subckt MUXF6" name="F6MUX" num_pb="1">
                    <input name="I0" num_pins="1"/>
                    <input name="I1" num_pins="1"/>
                    <input name="S" num_pins="1"/>
                    <output name="O" num_pins="1"/>
                    <delay_constant in_port="F6MUX.I0" max="10e-12" out_port="F6MUX.O"/>
                    <delay_constant in_port="F6MUX.I1" max="10e-12" out_port="F6MUX.O"/>
                    <delay_constant in_port="F6MUX.S" max="10e-12" out_port="F6MUX.O"/>
                    <metadata>
                      <meta name="type">bel</meta>
                      <meta name="subtype">mux</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <!-- LUT5 (upper) -> O6 -->
                    <!-- LUT5 (lower) -> O5 -->
                    <!-- MUX used for LUT6 -->
                    <!-- LUT outputs -->
                    <direct input="CLUT.A1" name="CLUT_A1_0" output="C5LUT[0].in[0]"/>
                    <direct input="CLUT.A2" name="CLUT_A2_0" output="C5LUT[0].in[1]"/>
                    <direct input="CLUT.A3" name="CLUT_A3_0" output="C5LUT[0].in[2]"/>
                    <direct input="CLUT.A4" name="CLUT_A4_0" output="C5LUT[0].in[3]"/>
                    <direct input="CLUT.A5" name="CLUT_A5_0" output="C5LUT[0].in[4]"/>
                    <direct input="CLUT.A1" name="CLUT_A1_1" output="C5LUT[1].in[0]"/>
                    <direct input="CLUT.A2" name="CLUT_A2_1" output="C5LUT[1].in[1]"/>
                    <direct input="CLUT.A3" name="CLUT_A3_1" output="C5LUT[1].in[2]"/>
                    <direct input="CLUT.A4" name="CLUT_A4_1" output="C5LUT[1].in[3]"/>
                    <direct input="CLUT.A5" name="CLUT_A5_1" output="C5LUT[1].in[4]"/>
                    <direct input="C5LUT[0].out" name="O5" output="CLUT.O5">
                      <pack_pattern in_port="C5LUT[0].out" name="LUT_to_FF_FDSE" out_port="CLUT.O5"/>
                      <pack_pattern in_port="C5LUT[0].out" name="LUT_to_FF_FDRE" out_port="CLUT.O5"/>
                      <pack_pattern in_port="C5LUT[0].out" name="LUT_to_FF_FDCE" out_port="CLUT.O5"/>
                      <pack_pattern in_port="C5LUT[0].out" name="LUT_to_FF_FDPE" out_port="CLUT.O5"/>
                    </direct>
                    <mux input="C5LUT[1].out F6MUX.O" name="O6" output="CLUT.O6">
                      <pack_pattern in_port="C5LUT[1].out" name="LUT_to_FF_FDSE" out_port="CLUT.O6"/>
                      <pack_pattern in_port="C5LUT[1].out" name="LUT_to_FF_FDRE" out_port="CLUT.O6"/>
                      <pack_pattern in_port="C5LUT[1].out" name="LUT_to_FF_FDPE" out_port="CLUT.O6"/>
                      <pack_pattern in_port="C5LUT[1].out" name="LUT_to_FF_FDCE" out_port="CLUT.O6"/>
                      <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDSE" out_port="CLUT.O6"/>
                      <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDRE" out_port="CLUT.O6"/>
                      <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDPE" out_port="CLUT.O6"/>
                      <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDCE" out_port="CLUT.O6"/>
                      <pack_pattern in_port="F6MUX.O" name="LUT5toLUT6" out_port="CLUT.O6"/>
                      <pack_pattern in_port="F6MUX.O" name="LUT5toLUT7" out_port="CLUT.O6"/>
                      <pack_pattern in_port="F6MUX.O" name="LUT5toLUT8" out_port="CLUT.O6"/>
                    </mux>
                    <direct input="C5LUT[0].out" name="F6MUX_I0" output="F6MUX.I0">
                      <pack_pattern in_port="C5LUT[0].out" name="LUT5toLUT6" out_port="F6MUX.I0"/>
                      <pack_pattern in_port="C5LUT[0].out" name="LUT5toLUT7" out_port="F6MUX.I0"/>
                      <pack_pattern in_port="C5LUT[0].out" name="LUT5toLUT8" out_port="F6MUX.I0"/>
                    </direct>
                    <direct input="C5LUT[1].out" name="F6MUX_I1" output="F6MUX.I1">
                      <pack_pattern in_port="C5LUT[1].out" name="LUT5toLUT6" out_port="F6MUX.I1"/>
                      <pack_pattern in_port="C5LUT[1].out" name="LUT5toLUT7" out_port="F6MUX.I1"/>
                      <pack_pattern in_port="C5LUT[1].out" name="LUT5toLUT8" out_port="F6MUX.I1"/>
                    </direct>
                    <direct input="CLUT.A6" name="F6MUX_S" output="F6MUX.S"/>
                  </interconnect>
                  <metadata>
                    <meta name="fasm_type">SPLIT_LUT</meta>
                    <meta name="fasm_lut">
       CLUT.INIT[31:0] = C5LUT[0]
       CLUT.INIT[63:32] = C5LUT[1]
     </meta>
                  </metadata>
                </mode>
                <metadata>
                  <meta name="type">block</meta>
                  <meta name="subtype">ignore</meta>
                </metadata>
              </pb_type>
              <pb_type name="DLUT" num_pb="1">
                <input name="A1" num_pins="1"/>
                <input name="A2" num_pins="1"/>
                <input name="A3" num_pins="1"/>
                <input name="A4" num_pins="1"/>
                <input name="A5" num_pins="1"/>
                <input name="A6" num_pins="1"/>
                <output name="O5" num_pins="1"/>
                <output name="O6" num_pins="1"/>
                <mode name="DLUT-LUT5_MUX">
                  <pb_type blif_model=".names" class="lut" name="D5LUT" num_pb="2">
                    <input name="in" num_pins="5" port_class="lut_in"/>
                    <output name="out" num_pins="1" port_class="lut_out"/>
                    <delay_matrix in_port="D5LUT.in" out_port="D5LUT.out" type="max">
      {iopath_A1_O5}
      {iopath_A2_O5}
      {iopath_A3_O5}
      {iopath_A4_O5}
      {iopath_A5_O5}
     </delay_matrix>
                    <delay_matrix in_port="D5LUT.in" out_port="D5LUT.out" type="min">
      {iopath_A1_O5}
      {iopath_A2_O5}
      {iopath_A3_O5}
      {iopath_A4_O5}
      {iopath_A5_O5}
     </delay_matrix>
                    <metadata>
                      <meta name="type">bel</meta>
                      <meta name="subtype">lut</meta>
                    </metadata>
                  </pb_type>
                  <pb_type blif_model=".subckt MUXF6" name="F6MUX" num_pb="1">
                    <input name="I0" num_pins="1"/>
                    <input name="I1" num_pins="1"/>
                    <input name="S" num_pins="1"/>
                    <output name="O" num_pins="1"/>
                    <delay_constant in_port="F6MUX.I0" max="10e-12" out_port="F6MUX.O"/>
                    <delay_constant in_port="F6MUX.I1" max="10e-12" out_port="F6MUX.O"/>
                    <delay_constant in_port="F6MUX.S" max="10e-12" out_port="F6MUX.O"/>
                    <metadata>
                      <meta name="type">bel</meta>
                      <meta name="subtype">mux</meta>
                    </metadata>
                  </pb_type>
                  <interconnect>
                    <!-- LUT5 (upper) -> O6 -->
                    <!-- LUT5 (lower) -> O5 -->
                    <!-- MUX used for LUT6 -->
                    <!-- LUT outputs -->
                    <direct input="DLUT.A1" name="DLUT_A1_0" output="D5LUT[0].in[0]"/>
                    <direct input="DLUT.A2" name="DLUT_A2_0" output="D5LUT[0].in[1]"/>
                    <direct input="DLUT.A3" name="DLUT_A3_0" output="D5LUT[0].in[2]"/>
                    <direct input="DLUT.A4" name="DLUT_A4_0" output="D5LUT[0].in[3]"/>
                    <direct input="DLUT.A5" name="DLUT_A5_0" output="D5LUT[0].in[4]"/>
                    <direct input="DLUT.A1" name="DLUT_A1_1" output="D5LUT[1].in[0]"/>
                    <direct input="DLUT.A2" name="DLUT_A2_1" output="D5LUT[1].in[1]"/>
                    <direct input="DLUT.A3" name="DLUT_A3_1" output="D5LUT[1].in[2]"/>
                    <direct input="DLUT.A4" name="DLUT_A4_1" output="D5LUT[1].in[3]"/>
                    <direct input="DLUT.A5" name="DLUT_A5_1" output="D5LUT[1].in[4]"/>
                    <direct input="D5LUT[0].out" name="O5" output="DLUT.O5">
                      <pack_pattern in_port="D5LUT[0].out" name="LUT_to_FF_FDSE" out_port="DLUT.O5"/>
                      <pack_pattern in_port="D5LUT[0].out" name="LUT_to_FF_FDRE" out_port="DLUT.O5"/>
                      <pack_pattern in_port="D5LUT[0].out" name="LUT_to_FF_FDCE" out_port="DLUT.O5"/>
                      <pack_pattern in_port="D5LUT[0].out" name="LUT_to_FF_FDPE" out_port="DLUT.O5"/>
                    </direct>
                    <mux input="D5LUT[1].out F6MUX.O" name="O6" output="DLUT.O6">
                      <pack_pattern in_port="D5LUT[1].out" name="LUT_to_FF_FDSE" out_port="DLUT.O6"/>
                      <pack_pattern in_port="D5LUT[1].out" name="LUT_to_FF_FDRE" out_port="DLUT.O6"/>
                      <pack_pattern in_port="D5LUT[1].out" name="LUT_to_FF_FDPE" out_port="DLUT.O6"/>
                      <pack_pattern in_port="D5LUT[1].out" name="LUT_to_FF_FDCE" out_port="DLUT.O6"/>
                      <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDSE" out_port="DLUT.O6"/>
                      <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDRE" out_port="DLUT.O6"/>
                      <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDPE" out_port="DLUT.O6"/>
                      <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDCE" out_port="DLUT.O6"/>
                      <pack_pattern in_port="F6MUX.O" name="LUT5toLUT6" out_port="DLUT.O6"/>
                      <pack_pattern in_port="F6MUX.O" name="LUT5toLUT7" out_port="DLUT.O6"/>
                      <pack_pattern in_port="F6MUX.O" name="LUT5toLUT8" out_port="DLUT.O6"/>
                    </mux>
                    <direct input="D5LUT[0].out" name="F6MUX_I0" output="F6MUX.I0">
                      <pack_pattern in_port="D5LUT[0].out" name="LUT5toLUT6" out_port="F6MUX.I0"/>
                      <pack_pattern in_port="D5LUT[0].out" name="LUT5toLUT7" out_port="F6MUX.I0"/>
                      <pack_pattern in_port="D5LUT[0].out" name="LUT5toLUT8" out_port="F6MUX.I0"/>
                    </direct>
                    <direct input="D5LUT[1].out" name="F6MUX_I1" output="F6MUX.I1">
                      <pack_pattern in_port="D5LUT[1].out" name="LUT5toLUT6" out_port="F6MUX.I1"/>
                      <pack_pattern in_port="D5LUT[1].out" name="LUT5toLUT7" out_port="F6MUX.I1"/>
                      <pack_pattern in_port="D5LUT[1].out" name="LUT5toLUT8" out_port="F6MUX.I1"/>
                    </direct>
                    <direct input="DLUT.A6" name="F6MUX_S" output="F6MUX.S"/>
                  </interconnect>
                  <metadata>
                    <meta name="fasm_type">SPLIT_LUT</meta>
                    <meta name="fasm_lut">
       DLUT.INIT[31:0] = D5LUT[0]
       DLUT.INIT[63:32] = D5LUT[1]
     </meta>
                  </metadata>
                </mode>
                <metadata>
                  <meta name="type">block</meta>
                  <meta name="subtype">ignore</meta>
                </metadata>
              </pb_type>
              <pb_type blif_model=".subckt MUXF7" name="F7AMUX" num_pb="1">
                <input name="I0" num_pins="1"/>
                <input name="I1" num_pins="1"/>
                <input name="S" num_pins="1"/>
                <output name="O" num_pins="1"/>
                <delay_constant in_port="F7AMUX.I0" max="{iopath_0_OUT}" out_port="F7AMUX.O"/>
                <delay_constant in_port="F7AMUX.I1" max="{iopath_1_OUT}" out_port="F7AMUX.O"/>
                <delay_constant in_port="F7AMUX.S" max="{iopath_S0_OUT}" out_port="F7AMUX.O"/>
                <metadata>
                  <meta name="type">bel</meta>
                  <meta name="subtype">mux</meta>
                </metadata>
              </pb_type>
              <pb_type blif_model=".subckt MUXF7" name="F7BMUX" num_pb="1">
                <input name="I0" num_pins="1"/>
                <input name="I1" num_pins="1"/>
                <input name="S" num_pins="1"/>
                <output name="O" num_pins="1"/>
                <delay_constant in_port="F7BMUX.I0" max="{iopath_0_OUT}" out_port="F7BMUX.O"/>
                <delay_constant in_port="F7BMUX.I1" max="{iopath_1_OUT}" out_port="F7BMUX.O"/>
                <delay_constant in_port="F7BMUX.S" max="{iopath_S0_OUT}" out_port="F7BMUX.O"/>
                <metadata>
                  <meta name="type">bel</meta>
                  <meta name="subtype">mux</meta>
                </metadata>
              </pb_type>
              <pb_type blif_model=".subckt MUXF8" name="F8MUX" num_pb="1">
                <input name="I0" num_pins="1"/>
                <input name="I1" num_pins="1"/>
                <input name="S" num_pins="1"/>
                <output name="O" num_pins="1"/>
                <delay_constant in_port="F8MUX.I0" max="{iopath_0_OUT}" out_port="F8MUX.O"/>
                <delay_constant in_port="F8MUX.I1" max="{iopath_1_OUT}" out_port="F8MUX.O"/>
                <delay_constant in_port="F8MUX.S" max="{iopath_S0_OUT}" out_port="F8MUX.O"/>
                <metadata>
                  <meta name="type">bel</meta>
                  <meta name="subtype">mux</meta>
                </metadata>
              </pb_type>
              <interconnect>
                <!-- LUT input pins -->
                <!-- F7AMUX inputs -->
                <!-- F7BMUX inputs -->
                <!-- F8MUX inputs -->
                <direct input="COMMON_LUT_AND_F78MUX.A1" name="A1" output="ALUT.A1"/>
                <direct input="COMMON_LUT_AND_F78MUX.A2" name="A2" output="ALUT.A2"/>
                <direct input="COMMON_LUT_AND_F78MUX.A3" name="A3" output="ALUT.A3"/>
                <direct input="COMMON_LUT_AND_F78MUX.A4" name="A4" output="ALUT.A4"/>
                <direct input="COMMON_LUT_AND_F78MUX.A5" name="A5" output="ALUT.A5"/>
                <direct input="COMMON_LUT_AND_F78MUX.A6" name="A6" output="ALUT.A6"/>
                <direct input="COMMON_LUT_AND_F78MUX.B1" name="B1" output="BLUT.A1"/>
                <direct input="COMMON_LUT_AND_F78MUX.B2" name="B2" output="BLUT.A2"/>
                <direct input="COMMON_LUT_AND_F78MUX.B3" name="B3" output="BLUT.A3"/>
                <direct input="COMMON_LUT_AND_F78MUX.B4" name="B4" output="BLUT.A4"/>
                <direct input="COMMON_LUT_AND_F78MUX.B5" name="B5" output="BLUT.A5"/>
                <direct input="COMMON_LUT_AND_F78MUX.B6" name="B6" output="BLUT.A6"/>
                <direct input="COMMON_LUT_AND_F78MUX.C1" name="C1" output="CLUT.A1"/>
                <direct input="COMMON_LUT_AND_F78MUX.C2" name="C2" output="CLUT.A2"/>
                <direct input="COMMON_LUT_AND_F78MUX.C3" name="C3" output="CLUT.A3"/>
                <direct input="COMMON_LUT_AND_F78MUX.C4" name="C4" output="CLUT.A4"/>
                <direct input="COMMON_LUT_AND_F78MUX.C5" name="C5" output="CLUT.A5"/>
                <direct input="COMMON_LUT_AND_F78MUX.C6" name="C6" output="CLUT.A6"/>
                <direct input="ALUT.O5" name="AO5" output="COMMON_LUT_AND_F78MUX.AO5"/>
                <direct input="ALUT.O6" name="AO6" output="COMMON_LUT_AND_F78MUX.AO6"/>
                <direct input="BLUT.O5" name="BO5" output="COMMON_LUT_AND_F78MUX.BO5"/>
                <direct input="BLUT.O6" name="BO6" output="COMMON_LUT_AND_F78MUX.BO6"/>
                <direct input="CLUT.O5" name="CO5" output="COMMON_LUT_AND_F78MUX.CO5"/>
                <direct input="CLUT.O6" name="CO6" output="COMMON_LUT_AND_F78MUX.CO6"/>
                <direct input="DLUT.O5" name="DO5" output="COMMON_LUT_AND_F78MUX.DO5"/>
                <direct input="DLUT.O6" name="DO6" output="COMMON_LUT_AND_F78MUX.DO6"/>
                <direct input="F7AMUX.O" name="F7AMUX_O" output="COMMON_LUT_AND_F78MUX.F7AMUX_O"/>
                <direct input="F7BMUX.O" name="F7BMUX_O" output="COMMON_LUT_AND_F78MUX.F7BMUX_O"/>
                <direct input="F8MUX.O" name="F8MUX_O" output="COMMON_LUT_AND_F78MUX.F8MUX_O"/>
                <direct input="COMMON_LUT_AND_F78MUX.D1" name="D1" output="DLUT.A1"/>
                <direct input="COMMON_LUT_AND_F78MUX.D2" name="D2" output="DLUT.A2"/>
                <direct input="COMMON_LUT_AND_F78MUX.D3" name="D3" output="DLUT.A3"/>
                <direct input="COMMON_LUT_AND_F78MUX.D4" name="D4" output="DLUT.A4"/>
                <direct input="COMMON_LUT_AND_F78MUX.D5" name="D5" output="DLUT.A5"/>
                <direct input="COMMON_LUT_AND_F78MUX.D6" name="D6" output="DLUT.A6"/>
                <direct input="BLUT.O6" name="F7AMUX_I0" output="F7AMUX.I0">
                  <pack_pattern in_port="BLUT.O6" name="LUT5toLUT7" out_port="F7AMUX.I0"/>
                  <pack_pattern in_port="BLUT.O6" name="LUT5toLUT8" out_port="F7AMUX.I0"/>
                </direct>
                <direct input="ALUT.O6" name="F7AMUX_I1" output="F7AMUX.I1">
                  <pack_pattern in_port="ALUT.O6" name="LUT5toLUT7" out_port="F7AMUX.I1"/>
                  <pack_pattern in_port="ALUT.O6" name="LUT5toLUT8" out_port="F7AMUX.I1"/>
                </direct>
                <direct input="COMMON_LUT_AND_F78MUX.AX" name="F7AMUX_S" output="F7AMUX.S"/>
                <direct input="DLUT.O6" name="F7BMUX_I0" output="F7BMUX.I0">
                  <pack_pattern in_port="DLUT.O6" name="LUT5toLUT7" out_port="F7BMUX.I0"/>
                  <pack_pattern in_port="DLUT.O6" name="LUT5toLUT8" out_port="F7BMUX.I0"/>
                </direct>
                <direct input="CLUT.O6" name="F7BMUX_I1" output="F7BMUX.I1">
                  <pack_pattern in_port="CLUT.O6" name="LUT5toLUT7" out_port="F7BMUX.I1"/>
                  <pack_pattern in_port="CLUT.O6" name="LUT5toLUT8" out_port="F7BMUX.I1"/>
                </direct>
                <direct input="COMMON_LUT_AND_F78MUX.CX" name="F7BMUX_S" output="F7BMUX.S"/>
                <direct input="F7BMUX.O" name="F8MUX_I0" output="F8MUX.I0">
                  <pack_pattern in_port="F7BMUX.O" name="LUT5toLUT8" out_port="F8MUX.I0"/>
                </direct>
                <direct input="F7AMUX.O" name="F8MUX_I1" output="F8MUX.I1">
                  <pack_pattern in_port="F7AMUX.O" name="LUT5toLUT8" out_port="F8MUX.I1"/>
                </direct>
                <direct input="COMMON_LUT_AND_F78MUX.BX" name="F8MUX_S" output="F8MUX.S"/>
              </interconnect>
              <metadata>
                <meta name="type">block</meta>
                <meta name="subtype">ignore</meta>
              </metadata>
            </pb_type>
            <interconnect>
              <!-- Normal LUT input pins -->
              <!-- COMMON_SLICE inputs -->
              <direct input="SLICEM_MODES.A1" name="A1" output="COMMON_LUT_AND_F78MUX.A1"/>
              <direct input="SLICEM_MODES.A2" name="A2" output="COMMON_LUT_AND_F78MUX.A2"/>
              <direct input="SLICEM_MODES.A3" name="A3" output="COMMON_LUT_AND_F78MUX.A3"/>
              <direct input="SLICEM_MODES.A4" name="A4" output="COMMON_LUT_AND_F78MUX.A4"/>
              <direct input="SLICEM_MODES.A5" name="A5" output="COMMON_LUT_AND_F78MUX.A5"/>
              <direct input="SLICEM_MODES.A6" name="A6" output="COMMON_LUT_AND_F78MUX.A6"/>
              <direct input="SLICEM_MODES.AX" name="AX" output="COMMON_LUT_AND_F78MUX.AX"/>
              <direct input="SLICEM_MODES.B1" name="B1" output="COMMON_LUT_AND_F78MUX.B1"/>
              <direct input="SLICEM_MODES.B2" name="B2" output="COMMON_LUT_AND_F78MUX.B2"/>
              <direct input="SLICEM_MODES.B3" name="B3" output="COMMON_LUT_AND_F78MUX.B3"/>
              <direct input="SLICEM_MODES.B4" name="B4" output="COMMON_LUT_AND_F78MUX.B4"/>
              <direct input="SLICEM_MODES.B5" name="B5" output="COMMON_LUT_AND_F78MUX.B5"/>
              <direct input="SLICEM_MODES.B6" name="B6" output="COMMON_LUT_AND_F78MUX.B6"/>
              <direct input="SLICEM_MODES.BX" name="BX" output="COMMON_LUT_AND_F78MUX.BX"/>
              <direct input="SLICEM_MODES.C1" name="C1" output="COMMON_LUT_AND_F78MUX.C1"/>
              <direct input="SLICEM_MODES.C2" name="C2" output="COMMON_LUT_AND_F78MUX.C2"/>
              <direct input="SLICEM_MODES.C3" name="C3" output="COMMON_LUT_AND_F78MUX.C3"/>
              <direct input="SLICEM_MODES.C4" name="C4" output="COMMON_LUT_AND_F78MUX.C4"/>
              <direct input="SLICEM_MODES.C5" name="C5" output="COMMON_LUT_AND_F78MUX.C5"/>
              <direct input="SLICEM_MODES.C6" name="C6" output="COMMON_LUT_AND_F78MUX.C6"/>
              <direct input="SLICEM_MODES.CX" name="CX" output="COMMON_LUT_AND_F78MUX.CX"/>
              <direct input="SLICEM_MODES.D1" name="D1" output="COMMON_LUT_AND_F78MUX.D1"/>
              <direct input="SLICEM_MODES.D2" name="D2" output="COMMON_LUT_AND_F78MUX.D2"/>
              <direct input="SLICEM_MODES.D3" name="D3" output="COMMON_LUT_AND_F78MUX.D3"/>
              <direct input="SLICEM_MODES.D4" name="D4" output="COMMON_LUT_AND_F78MUX.D4"/>
              <direct input="SLICEM_MODES.D5" name="D5" output="COMMON_LUT_AND_F78MUX.D5"/>
              <direct input="SLICEM_MODES.D6" name="D6" output="COMMON_LUT_AND_F78MUX.D6"/>
              <direct input="COMMON_LUT_AND_F78MUX.AO5" name="AO5" output="SLICEM_MODES.AO5"/>
              <direct input="COMMON_LUT_AND_F78MUX.AO6" name="AO6" output="SLICEM_MODES.AO6"/>
              <direct input="COMMON_LUT_AND_F78MUX.BO5" name="BO5" output="SLICEM_MODES.BO5"/>
              <direct input="COMMON_LUT_AND_F78MUX.BO6" name="BO6" output="SLICEM_MODES.BO6"/>
              <direct input="COMMON_LUT_AND_F78MUX.CO5" name="CO5" output="SLICEM_MODES.CO5"/>
              <direct input="COMMON_LUT_AND_F78MUX.CO6" name="CO6" output="SLICEM_MODES.CO6"/>
              <direct input="COMMON_LUT_AND_F78MUX.DO5" name="DO5" output="SLICEM_MODES.DO5"/>
              <direct input="COMMON_LUT_AND_F78MUX.DO6" name="DO6" output="SLICEM_MODES.DO6"/>
              <direct input="COMMON_LUT_AND_F78MUX.F7AMUX_O" name="F7AMUX_O" output="SLICEM_MODES.F7AMUX_O"/>
              <direct input="COMMON_LUT_AND_F78MUX.F7BMUX_O" name="F7BMUX_O" output="SLICEM_MODES.F7BMUX_O"/>
              <direct input="COMMON_LUT_AND_F78MUX.F8MUX_O" name="F8MUX_O" output="SLICEM_MODES.F8MUX_O"/>
            </interconnect>
          </mode>
          <mode name="SRLs">
            <!-- SRLs -->
            <!-- The ASRL is special in a way that it is last in the SRL chain in the slice.
     therefore some pack patterns need to be different than for the other 3.
     Hence the ASRL is not a part of the N template -->
            <pb_type name="ASRL" num_pb="1">
              <clock name="CLK" num_pins="1"/>
              <input name="A1" num_pins="1"/>
              <input name="A2" num_pins="1"/>
              <input name="A3" num_pins="1"/>
              <input name="A4" num_pins="1"/>
              <input name="A5" num_pins="1"/>
              <input name="A6" num_pins="1"/>
              <input name="DI1_SRL16" num_pins="1"/>
              <input name="DI1_SRL32" num_pins="1"/>
              <input name="DI2" num_pins="1"/>
              <input name="WE" num_pins="1"/>
              <output name="MC31" num_pins="1"/>
              <output name="O5" num_pins="1"/>
              <output name="O6" num_pins="1"/>
              <mode name="SRL32">
                <pb_type blif_model=".subckt SRLC32E_VPR" name="SRLC32E_VPR" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="5"/>
                  <input name="CE" num_pins="1"/>
                  <input name="D" num_pins="1"/>
                  <output name="Q" num_pins="1"/>
                  <output name="Q31" num_pins="1"/>
                  <T_setup clock="CLK" port="SRLC32E_VPR.CE" value="{setup_CLK_WE}"/>
                  <T_hold clock="CLK" port="SRLC32E_VPR.CE" value="{hold_CLK_WE}"/>
                  <T_setup clock="CLK" port="SRLC32E_VPR.D" value="{setup_CLK_DI1}"/>
                  <T_hold clock="CLK" port="SRLC32E_VPR.D" value="{hold_CLK_DI1}"/>
                  <delay_matrix in_port="SRLC32E_VPR.A" out_port="SRLC32E_VPR.Q" type="min">
    {iopath_A2_O6}
    {iopath_A3_O6}
    {iopath_A4_O6}
    {iopath_A5_O6}
    {iopath_A6_O6}
  </delay_matrix>
                  <delay_matrix in_port="SRLC32E_VPR.A" out_port="SRLC32E_VPR.Q" type="max">
    {iopath_A2_O6}
    {iopath_A3_O6}
    {iopath_A4_O6}
    {iopath_A5_O6}
    {iopath_A6_O6}
  </delay_matrix>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_MC31}" port="SRLC32E_VPR.Q31"/>
                  <metadata>
                    <meta name="fasm_params">
      INIT[63:0] = INIT
    </meta>
                    <meta name="fasm_features">
      SRL
    </meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="SRLC32E_VPR.Q31" name="MC31" output="ASRL.MC31"/>
                  <direct input="SRLC32E_VPR.Q" name="O6" output="ASRL.O6"/>
                  <direct input="ASRL.A2" name="A2" output="SRLC32E_VPR.A[0]"/>
                  <direct input="ASRL.A3" name="A3" output="SRLC32E_VPR.A[1]"/>
                  <direct input="ASRL.A4" name="A4" output="SRLC32E_VPR.A[2]"/>
                  <direct input="ASRL.A5" name="A5" output="SRLC32E_VPR.A[3]"/>
                  <direct input="ASRL.A6" name="A6" output="SRLC32E_VPR.A[4]"/>
                  <direct input="ASRL.WE" name="WE" output="SRLC32E_VPR.CE"/>
                  <direct input="ASRL.CLK" name="CLK" output="SRLC32E_VPR.CLK"/>
                  <direct input="ASRL.DI1_SRL32" name="DI1" output="SRLC32E_VPR.D"/>
                </interconnect>
              </mode>
              <mode name="2xSRL16">
                <pb_type blif_model=".subckt SRLC16E_VPR" name="SRLC16E_VPR_0" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A0" num_pins="1"/>
                  <input name="A1" num_pins="1"/>
                  <input name="A2" num_pins="1"/>
                  <input name="A3" num_pins="1"/>
                  <input name="CE" num_pins="1"/>
                  <input name="D" num_pins="1"/>
                  <output name="Q" num_pins="1"/>
                  <output name="Q15" num_pins="1"/>
                  <delay_constant in_port="SRLC16E_VPR_0.A0" max="{iopath_A2_O5}" out_port="SRLC16E_VPR_0.Q"/>
                  <delay_constant in_port="SRLC16E_VPR_0.A1" max="{iopath_A3_O5}" out_port="SRLC16E_VPR_0.Q"/>
                  <delay_constant in_port="SRLC16E_VPR_0.A2" max="{iopath_A4_O5}" out_port="SRLC16E_VPR_0.Q"/>
                  <delay_constant in_port="SRLC16E_VPR_0.A3" max="{iopath_A5_O5}" out_port="SRLC16E_VPR_0.Q"/>
                  <T_setup clock="CLK" port="SRLC16E_VPR_0.CE" value="{setup_CLK_WE}"/>
                  <T_hold clock="CLK" port="SRLC16E_VPR_0.CE" value="{hold_CLK_WE}"/>
                  <T_setup clock="CLK" port="SRLC16E_VPR_0.D" value="{setup_CLK_DI1}"/>
                  <T_hold clock="CLK" port="SRLC16E_VPR_0.D" value="{hold_CLK_DI1}"/>
                  <T_clock_to_Q clock="CLK" max="1e-11" port="SRLC16E_VPR_0.Q15"/>
                  <metadata>
                    <meta name="fasm_params">
      INIT[63:32] = INIT
    </meta>
                    <meta name="fasm_features">
      SRL
      SMALL
    </meta>
                  </metadata>
                </pb_type>
                <pb_type blif_model=".subckt SRLC16E_VPR" name="SRLC16E_VPR_1" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A0" num_pins="1"/>
                  <input name="A1" num_pins="1"/>
                  <input name="A2" num_pins="1"/>
                  <input name="A3" num_pins="1"/>
                  <input name="CE" num_pins="1"/>
                  <input name="D" num_pins="1"/>
                  <output name="Q" num_pins="1"/>
                  <output name="Q15" num_pins="1"/>
                  <delay_constant in_port="SRLC16E_VPR_1.A0" max="{iopath_A2_O6}" out_port="SRLC16E_VPR_1.Q"/>
                  <delay_constant in_port="SRLC16E_VPR_1.A1" max="{iopath_A3_O6}" out_port="SRLC16E_VPR_1.Q"/>
                  <delay_constant in_port="SRLC16E_VPR_1.A2" max="{iopath_A4_O6}" out_port="SRLC16E_VPR_1.Q"/>
                  <delay_constant in_port="SRLC16E_VPR_1.A3" max="{iopath_A5_O6}" out_port="SRLC16E_VPR_1.Q"/>
                  <T_setup clock="CLK" port="SRLC16E_VPR_1.CE" value="{setup_CLK_WE}"/>
                  <T_hold clock="CLK" port="SRLC16E_VPR_1.CE" value="{hold_CLK_WE}"/>
                  <T_setup clock="CLK" port="SRLC16E_VPR_1.D" value="{setup_CLK_DI2}"/>
                  <T_hold clock="CLK" port="SRLC16E_VPR_1.D" value="{hold_CLK_DI2}"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_MC31}" port="SRLC16E_VPR_1.Q15"/>
                  <metadata>
                    <meta name="fasm_params">
      INIT[31:0] = INIT
    </meta>
                    <meta name="fasm_features">
      SRL
      SMALL
    </meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="SRLC16E_VPR_1.Q15" name="MC31" output="ASRL.MC31"/>
                  <direct input="SRLC16E_VPR_0.Q" name="O5" output="ASRL.O5"/>
                  <direct input="SRLC16E_VPR_1.Q" name="O6" output="ASRL.O6"/>
                  <direct input="ASRL.A2" name="A2_0" output="SRLC16E_VPR_0.A0"/>
                  <direct input="ASRL.A3" name="A3_0" output="SRLC16E_VPR_0.A1"/>
                  <direct input="ASRL.A4" name="A4_0" output="SRLC16E_VPR_0.A2"/>
                  <direct input="ASRL.A5" name="A5_0" output="SRLC16E_VPR_0.A3"/>
                  <direct input="ASRL.WE" name="WE_0" output="SRLC16E_VPR_0.CE"/>
                  <direct input="ASRL.CLK" name="CLK_0" output="SRLC16E_VPR_0.CLK"/>
                  <direct input="ASRL.DI1_SRL16" name="DI1" output="SRLC16E_VPR_0.D"/>
                  <direct input="ASRL.A2" name="A2_1" output="SRLC16E_VPR_1.A0"/>
                  <direct input="ASRL.A3" name="A3_1" output="SRLC16E_VPR_1.A1"/>
                  <direct input="ASRL.A4" name="A4_1" output="SRLC16E_VPR_1.A2"/>
                  <direct input="ASRL.A5" name="A5_1" output="SRLC16E_VPR_1.A3"/>
                  <direct input="ASRL.WE" name="WE_1" output="SRLC16E_VPR_1.CE"/>
                  <direct input="ASRL.CLK" name="CLK_1" output="SRLC16E_VPR_1.CLK"/>
                  <direct input="ASRL.DI2" name="DI2" output="SRLC16E_VPR_1.D"/>
                </interconnect>
              </mode>
              <metadata>
                <meta name="fasm_prefix">
      ALUT
    </meta>
              </metadata>
            </pb_type>
            <!-- This is template for B,C and D SRLs. The ASRL requires different pack
     patterns hence it is defined separately. -->
            <pb_type name="BSRL" num_pb="1">
              <clock name="CLK" num_pins="1"/>
              <input name="A1" num_pins="1"/>
              <input name="A2" num_pins="1"/>
              <input name="A3" num_pins="1"/>
              <input name="A4" num_pins="1"/>
              <input name="A5" num_pins="1"/>
              <input name="A6" num_pins="1"/>
              <input name="DI1_SRL16" num_pins="1"/>
              <input name="DI1_SRL32" num_pins="1"/>
              <input name="DI2" num_pins="1"/>
              <input name="WE" num_pins="1"/>
              <output name="MC31_SRL16" num_pins="1"/>
              <output name="MC31_SRL32" num_pins="1"/>
              <output name="O5" num_pins="1"/>
              <output name="O6" num_pins="1"/>
              <mode name="SRL32">
                <pb_type blif_model=".subckt SRLC32E_VPR" name="SRLC32E_VPR" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="5"/>
                  <input name="CE" num_pins="1"/>
                  <input name="D" num_pins="1"/>
                  <output name="Q" num_pins="1"/>
                  <output name="Q31" num_pins="1"/>
                  <T_setup clock="CLK" port="SRLC32E_VPR.CE" value="{setup_CLK_WE}"/>
                  <T_hold clock="CLK" port="SRLC32E_VPR.CE" value="{hold_CLK_WE}"/>
                  <T_setup clock="CLK" port="SRLC32E_VPR.D" value="{setup_CLK_DI1}"/>
                  <T_hold clock="CLK" port="SRLC32E_VPR.D" value="{hold_CLK_DI1}"/>
                  <delay_matrix in_port="SRLC32E_VPR.A" out_port="SRLC32E_VPR.Q" type="min">
    {iopath_A2_O6}
    {iopath_A3_O6}
    {iopath_A4_O6}
    {iopath_A5_O6}
    {iopath_A6_O6}
  </delay_matrix>
                  <delay_matrix in_port="SRLC32E_VPR.A" out_port="SRLC32E_VPR.Q" type="max">
    {iopath_A2_O6}
    {iopath_A3_O6}
    {iopath_A4_O6}
    {iopath_A5_O6}
    {iopath_A6_O6}
  </delay_matrix>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_MC31}" port="SRLC32E_VPR.Q31"/>
                  <metadata>
                    <meta name="fasm_params">
      INIT[63:0] = INIT
    </meta>
                    <meta name="fasm_features">
      SRL
    </meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="SRLC32E_VPR.Q31" name="MC31" output="BSRL.MC31_SRL32"/>
                  <direct input="SRLC32E_VPR.Q" name="O6" output="BSRL.O6"/>
                  <direct input="BSRL.A2" name="A2" output="SRLC32E_VPR.A[0]"/>
                  <direct input="BSRL.A3" name="A3" output="SRLC32E_VPR.A[1]"/>
                  <direct input="BSRL.A4" name="A4" output="SRLC32E_VPR.A[2]"/>
                  <direct input="BSRL.A5" name="A5" output="SRLC32E_VPR.A[3]"/>
                  <direct input="BSRL.A6" name="A6" output="SRLC32E_VPR.A[4]"/>
                  <direct input="BSRL.WE" name="WE" output="SRLC32E_VPR.CE"/>
                  <direct input="BSRL.CLK" name="CLK" output="SRLC32E_VPR.CLK"/>
                  <direct input="BSRL.DI1_SRL32" name="DI1" output="SRLC32E_VPR.D"/>
                </interconnect>
              </mode>
              <mode name="2xSRL16">
                <pb_type blif_model=".subckt SRLC16E_VPR" name="SRLC16E_VPR_0" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A0" num_pins="1"/>
                  <input name="A1" num_pins="1"/>
                  <input name="A2" num_pins="1"/>
                  <input name="A3" num_pins="1"/>
                  <input name="CE" num_pins="1"/>
                  <input name="D" num_pins="1"/>
                  <output name="Q" num_pins="1"/>
                  <output name="Q15" num_pins="1"/>
                  <delay_constant in_port="SRLC16E_VPR_0.A0" max="{iopath_A2_O5}" out_port="SRLC16E_VPR_0.Q"/>
                  <delay_constant in_port="SRLC16E_VPR_0.A1" max="{iopath_A3_O5}" out_port="SRLC16E_VPR_0.Q"/>
                  <delay_constant in_port="SRLC16E_VPR_0.A2" max="{iopath_A4_O5}" out_port="SRLC16E_VPR_0.Q"/>
                  <delay_constant in_port="SRLC16E_VPR_0.A3" max="{iopath_A5_O5}" out_port="SRLC16E_VPR_0.Q"/>
                  <T_setup clock="CLK" port="SRLC16E_VPR_0.CE" value="{setup_CLK_WE}"/>
                  <T_hold clock="CLK" port="SRLC16E_VPR_0.CE" value="{hold_CLK_WE}"/>
                  <T_setup clock="CLK" port="SRLC16E_VPR_0.D" value="{setup_CLK_DI1}"/>
                  <T_hold clock="CLK" port="SRLC16E_VPR_0.D" value="{hold_CLK_DI1}"/>
                  <T_clock_to_Q clock="CLK" max="1e-11" port="SRLC16E_VPR_0.Q15"/>
                  <metadata>
                    <meta name="fasm_params">
      INIT[63:32] = INIT
    </meta>
                    <meta name="fasm_features">
      SRL
      SMALL
    </meta>
                  </metadata>
                </pb_type>
                <pb_type blif_model=".subckt SRLC16E_VPR" name="SRLC16E_VPR_1" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A0" num_pins="1"/>
                  <input name="A1" num_pins="1"/>
                  <input name="A2" num_pins="1"/>
                  <input name="A3" num_pins="1"/>
                  <input name="CE" num_pins="1"/>
                  <input name="D" num_pins="1"/>
                  <output name="Q" num_pins="1"/>
                  <output name="Q15" num_pins="1"/>
                  <delay_constant in_port="SRLC16E_VPR_1.A0" max="{iopath_A2_O6}" out_port="SRLC16E_VPR_1.Q"/>
                  <delay_constant in_port="SRLC16E_VPR_1.A1" max="{iopath_A3_O6}" out_port="SRLC16E_VPR_1.Q"/>
                  <delay_constant in_port="SRLC16E_VPR_1.A2" max="{iopath_A4_O6}" out_port="SRLC16E_VPR_1.Q"/>
                  <delay_constant in_port="SRLC16E_VPR_1.A3" max="{iopath_A5_O6}" out_port="SRLC16E_VPR_1.Q"/>
                  <T_setup clock="CLK" port="SRLC16E_VPR_1.CE" value="{setup_CLK_WE}"/>
                  <T_hold clock="CLK" port="SRLC16E_VPR_1.CE" value="{hold_CLK_WE}"/>
                  <T_setup clock="CLK" port="SRLC16E_VPR_1.D" value="{setup_CLK_DI2}"/>
                  <T_hold clock="CLK" port="SRLC16E_VPR_1.D" value="{hold_CLK_DI2}"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_MC31}" port="SRLC16E_VPR_1.Q15"/>
                  <metadata>
                    <meta name="fasm_params">
      INIT[31:0] = INIT
    </meta>
                    <meta name="fasm_features">
      SRL
      SMALL
    </meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="SRLC16E_VPR_1.Q15" name="MC31" output="BSRL.MC31_SRL16"/>
                  <direct input="SRLC16E_VPR_0.Q" name="O5" output="BSRL.O5"/>
                  <direct input="SRLC16E_VPR_1.Q" name="O6" output="BSRL.O6"/>
                  <direct input="BSRL.A2" name="A2_0" output="SRLC16E_VPR_0.A0"/>
                  <direct input="BSRL.A3" name="A3_0" output="SRLC16E_VPR_0.A1"/>
                  <direct input="BSRL.A4" name="A4_0" output="SRLC16E_VPR_0.A2"/>
                  <direct input="BSRL.A5" name="A5_0" output="SRLC16E_VPR_0.A3"/>
                  <direct input="BSRL.WE" name="WE_0" output="SRLC16E_VPR_0.CE"/>
                  <direct input="BSRL.CLK" name="CLK_0" output="SRLC16E_VPR_0.CLK"/>
                  <direct input="BSRL.DI1_SRL16" name="DI1" output="SRLC16E_VPR_0.D"/>
                  <direct input="BSRL.A2" name="A2_1" output="SRLC16E_VPR_1.A0"/>
                  <direct input="BSRL.A3" name="A3_1" output="SRLC16E_VPR_1.A1"/>
                  <direct input="BSRL.A4" name="A4_1" output="SRLC16E_VPR_1.A2"/>
                  <direct input="BSRL.A5" name="A5_1" output="SRLC16E_VPR_1.A3"/>
                  <direct input="BSRL.WE" name="WE_1" output="SRLC16E_VPR_1.CE"/>
                  <direct input="BSRL.CLK" name="CLK_1" output="SRLC16E_VPR_1.CLK"/>
                  <direct input="BSRL.DI2" name="DI2" output="SRLC16E_VPR_1.D"/>
                </interconnect>
              </mode>
              <metadata>
                <meta name="fasm_prefix">
      BLUT
    </meta>
              </metadata>
            </pb_type>
            <!-- This is template for B,C and D SRLs. The ASRL requires different pack
     patterns hence it is defined separately. -->
            <pb_type name="CSRL" num_pb="1">
              <clock name="CLK" num_pins="1"/>
              <input name="A1" num_pins="1"/>
              <input name="A2" num_pins="1"/>
              <input name="A3" num_pins="1"/>
              <input name="A4" num_pins="1"/>
              <input name="A5" num_pins="1"/>
              <input name="A6" num_pins="1"/>
              <input name="DI1_SRL16" num_pins="1"/>
              <input name="DI1_SRL32" num_pins="1"/>
              <input name="DI2" num_pins="1"/>
              <input name="WE" num_pins="1"/>
              <output name="MC31_SRL16" num_pins="1"/>
              <output name="MC31_SRL32" num_pins="1"/>
              <output name="O5" num_pins="1"/>
              <output name="O6" num_pins="1"/>
              <mode name="SRL32">
                <pb_type blif_model=".subckt SRLC32E_VPR" name="SRLC32E_VPR" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="5"/>
                  <input name="CE" num_pins="1"/>
                  <input name="D" num_pins="1"/>
                  <output name="Q" num_pins="1"/>
                  <output name="Q31" num_pins="1"/>
                  <T_setup clock="CLK" port="SRLC32E_VPR.CE" value="{setup_CLK_WE}"/>
                  <T_hold clock="CLK" port="SRLC32E_VPR.CE" value="{hold_CLK_WE}"/>
                  <T_setup clock="CLK" port="SRLC32E_VPR.D" value="{setup_CLK_DI1}"/>
                  <T_hold clock="CLK" port="SRLC32E_VPR.D" value="{hold_CLK_DI1}"/>
                  <delay_matrix in_port="SRLC32E_VPR.A" out_port="SRLC32E_VPR.Q" type="min">
    {iopath_A2_O6}
    {iopath_A3_O6}
    {iopath_A4_O6}
    {iopath_A5_O6}
    {iopath_A6_O6}
  </delay_matrix>
                  <delay_matrix in_port="SRLC32E_VPR.A" out_port="SRLC32E_VPR.Q" type="max">
    {iopath_A2_O6}
    {iopath_A3_O6}
    {iopath_A4_O6}
    {iopath_A5_O6}
    {iopath_A6_O6}
  </delay_matrix>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_MC31}" port="SRLC32E_VPR.Q31"/>
                  <metadata>
                    <meta name="fasm_params">
      INIT[63:0] = INIT
    </meta>
                    <meta name="fasm_features">
      SRL
    </meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="SRLC32E_VPR.Q31" name="MC31" output="CSRL.MC31_SRL32"/>
                  <direct input="SRLC32E_VPR.Q" name="O6" output="CSRL.O6"/>
                  <direct input="CSRL.A2" name="A2" output="SRLC32E_VPR.A[0]"/>
                  <direct input="CSRL.A3" name="A3" output="SRLC32E_VPR.A[1]"/>
                  <direct input="CSRL.A4" name="A4" output="SRLC32E_VPR.A[2]"/>
                  <direct input="CSRL.A5" name="A5" output="SRLC32E_VPR.A[3]"/>
                  <direct input="CSRL.A6" name="A6" output="SRLC32E_VPR.A[4]"/>
                  <direct input="CSRL.WE" name="WE" output="SRLC32E_VPR.CE"/>
                  <direct input="CSRL.CLK" name="CLK" output="SRLC32E_VPR.CLK"/>
                  <direct input="CSRL.DI1_SRL32" name="DI1" output="SRLC32E_VPR.D"/>
                </interconnect>
              </mode>
              <mode name="2xSRL16">
                <pb_type blif_model=".subckt SRLC16E_VPR" name="SRLC16E_VPR_0" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A0" num_pins="1"/>
                  <input name="A1" num_pins="1"/>
                  <input name="A2" num_pins="1"/>
                  <input name="A3" num_pins="1"/>
                  <input name="CE" num_pins="1"/>
                  <input name="D" num_pins="1"/>
                  <output name="Q" num_pins="1"/>
                  <output name="Q15" num_pins="1"/>
                  <delay_constant in_port="SRLC16E_VPR_0.A0" max="{iopath_A2_O5}" out_port="SRLC16E_VPR_0.Q"/>
                  <delay_constant in_port="SRLC16E_VPR_0.A1" max="{iopath_A3_O5}" out_port="SRLC16E_VPR_0.Q"/>
                  <delay_constant in_port="SRLC16E_VPR_0.A2" max="{iopath_A4_O5}" out_port="SRLC16E_VPR_0.Q"/>
                  <delay_constant in_port="SRLC16E_VPR_0.A3" max="{iopath_A5_O5}" out_port="SRLC16E_VPR_0.Q"/>
                  <T_setup clock="CLK" port="SRLC16E_VPR_0.CE" value="{setup_CLK_WE}"/>
                  <T_hold clock="CLK" port="SRLC16E_VPR_0.CE" value="{hold_CLK_WE}"/>
                  <T_setup clock="CLK" port="SRLC16E_VPR_0.D" value="{setup_CLK_DI1}"/>
                  <T_hold clock="CLK" port="SRLC16E_VPR_0.D" value="{hold_CLK_DI1}"/>
                  <T_clock_to_Q clock="CLK" max="1e-11" port="SRLC16E_VPR_0.Q15"/>
                  <metadata>
                    <meta name="fasm_params">
      INIT[63:32] = INIT
    </meta>
                    <meta name="fasm_features">
      SRL
      SMALL
    </meta>
                  </metadata>
                </pb_type>
                <pb_type blif_model=".subckt SRLC16E_VPR" name="SRLC16E_VPR_1" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A0" num_pins="1"/>
                  <input name="A1" num_pins="1"/>
                  <input name="A2" num_pins="1"/>
                  <input name="A3" num_pins="1"/>
                  <input name="CE" num_pins="1"/>
                  <input name="D" num_pins="1"/>
                  <output name="Q" num_pins="1"/>
                  <output name="Q15" num_pins="1"/>
                  <delay_constant in_port="SRLC16E_VPR_1.A0" max="{iopath_A2_O6}" out_port="SRLC16E_VPR_1.Q"/>
                  <delay_constant in_port="SRLC16E_VPR_1.A1" max="{iopath_A3_O6}" out_port="SRLC16E_VPR_1.Q"/>
                  <delay_constant in_port="SRLC16E_VPR_1.A2" max="{iopath_A4_O6}" out_port="SRLC16E_VPR_1.Q"/>
                  <delay_constant in_port="SRLC16E_VPR_1.A3" max="{iopath_A5_O6}" out_port="SRLC16E_VPR_1.Q"/>
                  <T_setup clock="CLK" port="SRLC16E_VPR_1.CE" value="{setup_CLK_WE}"/>
                  <T_hold clock="CLK" port="SRLC16E_VPR_1.CE" value="{hold_CLK_WE}"/>
                  <T_setup clock="CLK" port="SRLC16E_VPR_1.D" value="{setup_CLK_DI2}"/>
                  <T_hold clock="CLK" port="SRLC16E_VPR_1.D" value="{hold_CLK_DI2}"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_MC31}" port="SRLC16E_VPR_1.Q15"/>
                  <metadata>
                    <meta name="fasm_params">
      INIT[31:0] = INIT
    </meta>
                    <meta name="fasm_features">
      SRL
      SMALL
    </meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="SRLC16E_VPR_1.Q15" name="MC31" output="CSRL.MC31_SRL16"/>
                  <direct input="SRLC16E_VPR_0.Q" name="O5" output="CSRL.O5"/>
                  <direct input="SRLC16E_VPR_1.Q" name="O6" output="CSRL.O6"/>
                  <direct input="CSRL.A2" name="A2_0" output="SRLC16E_VPR_0.A0"/>
                  <direct input="CSRL.A3" name="A3_0" output="SRLC16E_VPR_0.A1"/>
                  <direct input="CSRL.A4" name="A4_0" output="SRLC16E_VPR_0.A2"/>
                  <direct input="CSRL.A5" name="A5_0" output="SRLC16E_VPR_0.A3"/>
                  <direct input="CSRL.WE" name="WE_0" output="SRLC16E_VPR_0.CE"/>
                  <direct input="CSRL.CLK" name="CLK_0" output="SRLC16E_VPR_0.CLK"/>
                  <direct input="CSRL.DI1_SRL16" name="DI1" output="SRLC16E_VPR_0.D"/>
                  <direct input="CSRL.A2" name="A2_1" output="SRLC16E_VPR_1.A0"/>
                  <direct input="CSRL.A3" name="A3_1" output="SRLC16E_VPR_1.A1"/>
                  <direct input="CSRL.A4" name="A4_1" output="SRLC16E_VPR_1.A2"/>
                  <direct input="CSRL.A5" name="A5_1" output="SRLC16E_VPR_1.A3"/>
                  <direct input="CSRL.WE" name="WE_1" output="SRLC16E_VPR_1.CE"/>
                  <direct input="CSRL.CLK" name="CLK_1" output="SRLC16E_VPR_1.CLK"/>
                  <direct input="CSRL.DI2" name="DI2" output="SRLC16E_VPR_1.D"/>
                </interconnect>
              </mode>
              <metadata>
                <meta name="fasm_prefix">
      CLUT
    </meta>
              </metadata>
            </pb_type>
            <!-- This is template for B,C and D SRLs. The ASRL requires different pack
     patterns hence it is defined separately. -->
            <pb_type name="DSRL" num_pb="1">
              <clock name="CLK" num_pins="1"/>
              <input name="A1" num_pins="1"/>
              <input name="A2" num_pins="1"/>
              <input name="A3" num_pins="1"/>
              <input name="A4" num_pins="1"/>
              <input name="A5" num_pins="1"/>
              <input name="A6" num_pins="1"/>
              <input name="DI1_SRL16" num_pins="1"/>
              <input name="DI1_SRL32" num_pins="1"/>
              <input name="DI2" num_pins="1"/>
              <input name="WE" num_pins="1"/>
              <output name="MC31_SRL16" num_pins="1"/>
              <output name="MC31_SRL32" num_pins="1"/>
              <output name="O5" num_pins="1"/>
              <output name="O6" num_pins="1"/>
              <mode name="SRL32">
                <pb_type blif_model=".subckt SRLC32E_VPR" name="SRLC32E_VPR" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="5"/>
                  <input name="CE" num_pins="1"/>
                  <input name="D" num_pins="1"/>
                  <output name="Q" num_pins="1"/>
                  <output name="Q31" num_pins="1"/>
                  <T_setup clock="CLK" port="SRLC32E_VPR.CE" value="{setup_CLK_WE}"/>
                  <T_hold clock="CLK" port="SRLC32E_VPR.CE" value="{hold_CLK_WE}"/>
                  <T_setup clock="CLK" port="SRLC32E_VPR.D" value="{setup_CLK_DI1}"/>
                  <T_hold clock="CLK" port="SRLC32E_VPR.D" value="{hold_CLK_DI1}"/>
                  <delay_matrix in_port="SRLC32E_VPR.A" out_port="SRLC32E_VPR.Q" type="min">
    {iopath_A2_O6}
    {iopath_A3_O6}
    {iopath_A4_O6}
    {iopath_A5_O6}
    {iopath_A6_O6}
  </delay_matrix>
                  <delay_matrix in_port="SRLC32E_VPR.A" out_port="SRLC32E_VPR.Q" type="max">
    {iopath_A2_O6}
    {iopath_A3_O6}
    {iopath_A4_O6}
    {iopath_A5_O6}
    {iopath_A6_O6}
  </delay_matrix>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_MC31}" port="SRLC32E_VPR.Q31"/>
                  <metadata>
                    <meta name="fasm_params">
      INIT[63:0] = INIT
    </meta>
                    <meta name="fasm_features">
      SRL
    </meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="SRLC32E_VPR.Q31" name="MC31" output="DSRL.MC31_SRL32"/>
                  <direct input="SRLC32E_VPR.Q" name="O6" output="DSRL.O6"/>
                  <direct input="DSRL.A2" name="A2" output="SRLC32E_VPR.A[0]"/>
                  <direct input="DSRL.A3" name="A3" output="SRLC32E_VPR.A[1]"/>
                  <direct input="DSRL.A4" name="A4" output="SRLC32E_VPR.A[2]"/>
                  <direct input="DSRL.A5" name="A5" output="SRLC32E_VPR.A[3]"/>
                  <direct input="DSRL.A6" name="A6" output="SRLC32E_VPR.A[4]"/>
                  <direct input="DSRL.WE" name="WE" output="SRLC32E_VPR.CE"/>
                  <direct input="DSRL.CLK" name="CLK" output="SRLC32E_VPR.CLK"/>
                  <direct input="DSRL.DI1_SRL32" name="DI1" output="SRLC32E_VPR.D"/>
                </interconnect>
              </mode>
              <mode name="2xSRL16">
                <pb_type blif_model=".subckt SRLC16E_VPR" name="SRLC16E_VPR_0" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A0" num_pins="1"/>
                  <input name="A1" num_pins="1"/>
                  <input name="A2" num_pins="1"/>
                  <input name="A3" num_pins="1"/>
                  <input name="CE" num_pins="1"/>
                  <input name="D" num_pins="1"/>
                  <output name="Q" num_pins="1"/>
                  <output name="Q15" num_pins="1"/>
                  <delay_constant in_port="SRLC16E_VPR_0.A0" max="{iopath_A2_O5}" out_port="SRLC16E_VPR_0.Q"/>
                  <delay_constant in_port="SRLC16E_VPR_0.A1" max="{iopath_A3_O5}" out_port="SRLC16E_VPR_0.Q"/>
                  <delay_constant in_port="SRLC16E_VPR_0.A2" max="{iopath_A4_O5}" out_port="SRLC16E_VPR_0.Q"/>
                  <delay_constant in_port="SRLC16E_VPR_0.A3" max="{iopath_A5_O5}" out_port="SRLC16E_VPR_0.Q"/>
                  <T_setup clock="CLK" port="SRLC16E_VPR_0.CE" value="{setup_CLK_WE}"/>
                  <T_hold clock="CLK" port="SRLC16E_VPR_0.CE" value="{hold_CLK_WE}"/>
                  <T_setup clock="CLK" port="SRLC16E_VPR_0.D" value="{setup_CLK_DI1}"/>
                  <T_hold clock="CLK" port="SRLC16E_VPR_0.D" value="{hold_CLK_DI1}"/>
                  <T_clock_to_Q clock="CLK" max="1e-11" port="SRLC16E_VPR_0.Q15"/>
                  <metadata>
                    <meta name="fasm_params">
      INIT[63:32] = INIT
    </meta>
                    <meta name="fasm_features">
      SRL
      SMALL
    </meta>
                  </metadata>
                </pb_type>
                <pb_type blif_model=".subckt SRLC16E_VPR" name="SRLC16E_VPR_1" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A0" num_pins="1"/>
                  <input name="A1" num_pins="1"/>
                  <input name="A2" num_pins="1"/>
                  <input name="A3" num_pins="1"/>
                  <input name="CE" num_pins="1"/>
                  <input name="D" num_pins="1"/>
                  <output name="Q" num_pins="1"/>
                  <output name="Q15" num_pins="1"/>
                  <delay_constant in_port="SRLC16E_VPR_1.A0" max="{iopath_A2_O6}" out_port="SRLC16E_VPR_1.Q"/>
                  <delay_constant in_port="SRLC16E_VPR_1.A1" max="{iopath_A3_O6}" out_port="SRLC16E_VPR_1.Q"/>
                  <delay_constant in_port="SRLC16E_VPR_1.A2" max="{iopath_A4_O6}" out_port="SRLC16E_VPR_1.Q"/>
                  <delay_constant in_port="SRLC16E_VPR_1.A3" max="{iopath_A5_O6}" out_port="SRLC16E_VPR_1.Q"/>
                  <T_setup clock="CLK" port="SRLC16E_VPR_1.CE" value="{setup_CLK_WE}"/>
                  <T_hold clock="CLK" port="SRLC16E_VPR_1.CE" value="{hold_CLK_WE}"/>
                  <T_setup clock="CLK" port="SRLC16E_VPR_1.D" value="{setup_CLK_DI2}"/>
                  <T_hold clock="CLK" port="SRLC16E_VPR_1.D" value="{hold_CLK_DI2}"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_MC31}" port="SRLC16E_VPR_1.Q15"/>
                  <metadata>
                    <meta name="fasm_params">
      INIT[31:0] = INIT
    </meta>
                    <meta name="fasm_features">
      SRL
      SMALL
    </meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="SRLC16E_VPR_1.Q15" name="MC31" output="DSRL.MC31_SRL16"/>
                  <direct input="SRLC16E_VPR_0.Q" name="O5" output="DSRL.O5"/>
                  <direct input="SRLC16E_VPR_1.Q" name="O6" output="DSRL.O6"/>
                  <direct input="DSRL.A2" name="A2_0" output="SRLC16E_VPR_0.A0"/>
                  <direct input="DSRL.A3" name="A3_0" output="SRLC16E_VPR_0.A1"/>
                  <direct input="DSRL.A4" name="A4_0" output="SRLC16E_VPR_0.A2"/>
                  <direct input="DSRL.A5" name="A5_0" output="SRLC16E_VPR_0.A3"/>
                  <direct input="DSRL.WE" name="WE_0" output="SRLC16E_VPR_0.CE"/>
                  <direct input="DSRL.CLK" name="CLK_0" output="SRLC16E_VPR_0.CLK"/>
                  <direct input="DSRL.DI1_SRL16" name="DI1" output="SRLC16E_VPR_0.D"/>
                  <direct input="DSRL.A2" name="A2_1" output="SRLC16E_VPR_1.A0"/>
                  <direct input="DSRL.A3" name="A3_1" output="SRLC16E_VPR_1.A1"/>
                  <direct input="DSRL.A4" name="A4_1" output="SRLC16E_VPR_1.A2"/>
                  <direct input="DSRL.A5" name="A5_1" output="SRLC16E_VPR_1.A3"/>
                  <direct input="DSRL.WE" name="WE_1" output="SRLC16E_VPR_1.CE"/>
                  <direct input="DSRL.CLK" name="CLK_1" output="SRLC16E_VPR_1.CLK"/>
                  <direct input="DSRL.DI2" name="DI2" output="SRLC16E_VPR_1.D"/>
                </interconnect>
              </mode>
              <metadata>
                <meta name="fasm_prefix">
      DLUT
    </meta>
              </metadata>
            </pb_type>
            <!-- F7AMUX, F7BMUX, F8MUX -->
            <pb_type blif_model=".subckt MUXF7" name="F7AMUX" num_pb="1">
              <input name="I0" num_pins="1"/>
              <input name="I1" num_pins="1"/>
              <input name="S" num_pins="1"/>
              <output name="O" num_pins="1"/>
              <delay_constant in_port="F7AMUX.I0" max="{iopath_0_OUT}" out_port="F7AMUX.O"/>
              <delay_constant in_port="F7AMUX.I1" max="{iopath_1_OUT}" out_port="F7AMUX.O"/>
              <delay_constant in_port="F7AMUX.S" max="{iopath_S0_OUT}" out_port="F7AMUX.O"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">mux</meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".subckt MUXF7" name="F7BMUX" num_pb="1">
              <input name="I0" num_pins="1"/>
              <input name="I1" num_pins="1"/>
              <input name="S" num_pins="1"/>
              <output name="O" num_pins="1"/>
              <delay_constant in_port="F7BMUX.I0" max="{iopath_0_OUT}" out_port="F7BMUX.O"/>
              <delay_constant in_port="F7BMUX.I1" max="{iopath_1_OUT}" out_port="F7BMUX.O"/>
              <delay_constant in_port="F7BMUX.S" max="{iopath_S0_OUT}" out_port="F7BMUX.O"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">mux</meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".subckt MUXF8" name="F8MUX" num_pb="1">
              <input name="I0" num_pins="1"/>
              <input name="I1" num_pins="1"/>
              <input name="S" num_pins="1"/>
              <output name="O" num_pins="1"/>
              <delay_constant in_port="F8MUX.I0" max="{iopath_0_OUT}" out_port="F8MUX.O"/>
              <delay_constant in_port="F8MUX.I1" max="{iopath_1_OUT}" out_port="F8MUX.O"/>
              <delay_constant in_port="F8MUX.S" max="{iopath_S0_OUT}" out_port="F8MUX.O"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">mux</meta>
              </metadata>
            </pb_type>
            <!-- WEMUX -->
            <pb_type name="WE_MUX" num_pb="1">
              <input name="CE" num_pins="1"/>
              <input name="WE" num_pins="1"/>
              <output name="WE_OUT" num_pins="1"/>
              <pb_type name="EXTRA_WE_EDGE" num_pb="1">
                <input name="WE" num_pins="1"/>
                <output name="WE_OUT" num_pins="1"/>
                <interconnect>
                  <direct input="EXTRA_WE_EDGE.WE" name="EDGE" output="EXTRA_WE_EDGE.WE_OUT"/>
                </interconnect>
              </pb_type>
              <interconnect>
                <direct input="WE_MUX.WE" name="WE_IN_TO_EDGE" output="EXTRA_WE_EDGE.WE"/>
                <mux input="WE_MUX.CE EXTRA_WE_EDGE.WE_OUT" name="WE_MUX" output="WE_MUX.WE_OUT">
                  <metadata>
                    <meta name="fasm_mux">
          WE_MUX.CE = WEMUX.CE
          EXTRA_WE_EDGE.WE_OUT = NULL
        </meta>
                  </metadata>
                </mux>
              </interconnect>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">routing</meta>
              </metadata>
            </pb_type>
            <interconnect>
              <!-- A SRL -->
              <!-- B SRL -->
              <!-- C SRL -->
              <!-- D SRL -->
              <!-- CE and WE -->
              <!-- ADI1MUX -->
              <!-- BDI1MUX -->
              <!-- CDI1MUX -->
              <!-- BDI1MUX -->
              <!-- CDI1MUX -->
              <!-- AMC31 -->
              <!-- F7AMUX inputs -->
              <!-- F7BMUX inputs -->
              <!-- F8MUX inputs -->
              <!-- F7AMUX, F7BMUX and F8MUX outputs -->
              <direct input="SLICEM_MODES.A1" name="SLICEM_MODES.A1_to_A_SRL.A1" output="ASRL.A1"/>
              <direct input="SLICEM_MODES.A2" name="SLICEM_MODES.A2_to_A_SRL.A2" output="ASRL.A2"/>
              <direct input="SLICEM_MODES.A3" name="SLICEM_MODES.A3_to_A_SRL.A3" output="ASRL.A3"/>
              <direct input="SLICEM_MODES.A4" name="SLICEM_MODES.A4_to_A_SRL.A4" output="ASRL.A4"/>
              <direct input="SLICEM_MODES.A5" name="SLICEM_MODES.A5_to_A_SRL.A5" output="ASRL.A5"/>
              <direct input="SLICEM_MODES.A6" name="SLICEM_MODES.A6_to_A_SRL.A6" output="ASRL.A6"/>
              <direct input="SLICEM_MODES.CLK" name="SLICEM_MODES.CLK_to_A_SRL.CLK" output="ASRL.CLK"/>
              <mux input="BSRL.MC31_SRL16 SLICEM_MODES.AI" name="ADI1MUX16" output="ASRL.DI1_SRL16">
                <metadata>
                  <meta name="fasm_mux">
              BSRL.MC31_SRL16 = ALUT.DI1MUX.BDI1_BMC31
              SLICEM_MODES.AI = ALUT.DI1MUX.AI
            </meta>
                </metadata>
              </mux>
              <mux input="BSRL.MC31_SRL32 SLICEM_MODES.AI" name="ADI1MUX32" output="ASRL.DI1_SRL32">
                <metadata>
                  <meta name="fasm_mux">
              BSRL.MC31_SRL32 = ALUT.DI1MUX.BDI1_BMC31
              SLICEM_MODES.AI = ALUT.DI1MUX.AI
            </meta>
                </metadata>
                <pack_pattern in_port="BSRL.MC31_SRL32" name="SRL32_x2" out_port="ASRL.DI1_SRL32"/>
                <pack_pattern in_port="BSRL.MC31_SRL32" name="SRL32_x3" out_port="ASRL.DI1_SRL32"/>
                <pack_pattern in_port="BSRL.MC31_SRL32" name="SRL32_x4" out_port="ASRL.DI1_SRL32"/>
              </mux>
              <direct input="SLICEM_MODES.AX" name="SLICEM_MODES.AX_to_A_SRL.DI2" output="ASRL.DI2"/>
              <direct input="WE_MUX.WE_OUT" name="WE_MUX_to_A_SRL.WE" output="ASRL.WE"/>
              <direct input="SLICEM_MODES.B1" name="SLICEM_MODES.B1_to_B_SRL.A1" output="BSRL.A1"/>
              <direct input="SLICEM_MODES.B2" name="SLICEM_MODES.B2_to_B_SRL.A2" output="BSRL.A2"/>
              <direct input="SLICEM_MODES.B3" name="SLICEM_MODES.B3_to_B_SRL.A3" output="BSRL.A3"/>
              <direct input="SLICEM_MODES.B4" name="SLICEM_MODES.B4_to_B_SRL.A4" output="BSRL.A4"/>
              <direct input="SLICEM_MODES.B5" name="SLICEM_MODES.B5_to_B_SRL.A5" output="BSRL.A5"/>
              <direct input="SLICEM_MODES.B6" name="SLICEM_MODES.B6_to_B_SRL.A6" output="BSRL.A6"/>
              <direct input="SLICEM_MODES.CLK" name="SLICEM_MODES.CLK_to_B_SRL.CLK" output="BSRL.CLK"/>
              <mux input="CSRL.MC31_SRL16 SLICEM_MODES.BI" name="BDI1MUX16" output="BSRL.DI1_SRL16">
                <metadata>
                  <meta name="fasm_mux">
              CSRL.MC31_SRL16 = BLUT.DI1MUX.DI_CMC31
              SLICEM_MODES.BI = BLUT.DI1MUX.BI
            </meta>
                </metadata>
              </mux>
              <mux input="CSRL.MC31_SRL32 SLICEM_MODES.BI" name="BDI1MUX32" output="BSRL.DI1_SRL32">
                <metadata>
                  <meta name="fasm_mux">
              CSRL.MC31_SRL32 = BLUT.DI1MUX.DI_CMC31
              SLICEM_MODES.BI = BLUT.DI1MUX.BI
            </meta>
                </metadata>
                <pack_pattern in_port="CSRL.MC31_SRL32" name="SRL32_x3" out_port="BSRL.DI1_SRL32"/>
                <pack_pattern in_port="CSRL.MC31_SRL32" name="SRL32_x4" out_port="BSRL.DI1_SRL32"/>
              </mux>
              <direct input="SLICEM_MODES.BX" name="SLICEM_MODES.BX_to_B_SRL.DI2" output="BSRL.DI2"/>
              <direct input="WE_MUX.WE_OUT" name="WE_MUX_to_B_SRL.WE" output="BSRL.WE"/>
              <direct input="SLICEM_MODES.C1" name="SLICEM_MODES.C1_to_C_SRL.A1" output="CSRL.A1"/>
              <direct input="SLICEM_MODES.C2" name="SLICEM_MODES.C2_to_C_SRL.A2" output="CSRL.A2"/>
              <direct input="SLICEM_MODES.C3" name="SLICEM_MODES.C3_to_C_SRL.A3" output="CSRL.A3"/>
              <direct input="SLICEM_MODES.C4" name="SLICEM_MODES.C4_to_C_SRL.A4" output="CSRL.A4"/>
              <direct input="SLICEM_MODES.C5" name="SLICEM_MODES.C5_to_C_SRL.A5" output="CSRL.A5"/>
              <direct input="SLICEM_MODES.C6" name="SLICEM_MODES.C6_to_C_SRL.A6" output="CSRL.A6"/>
              <direct input="SLICEM_MODES.CLK" name="SLICEM_MODES.CLK_to_C_SRL.CLK" output="CSRL.CLK"/>
              <mux input="DSRL.MC31_SRL16 SLICEM_MODES.CI" name="CDI1MUX16" output="CSRL.DI1_SRL16">
                <metadata>
                  <meta name="fasm_mux">
              DSRL.MC31_SRL16 = CLUT.DI1MUX.DI_DMC31
              SLICEM_MODES.CI = CLUT.DI1MUX.CI
            </meta>
                </metadata>
              </mux>
              <mux input="DSRL.MC31_SRL32 SLICEM_MODES.CI" name="CDI1MUX32" output="CSRL.DI1_SRL32">
                <metadata>
                  <meta name="fasm_mux">
              DSRL.MC31_SRL32 = CLUT.DI1MUX.DI_DMC31
              SLICEM_MODES.CI = CLUT.DI1MUX.CI
            </meta>
                </metadata>
                <pack_pattern in_port="DSRL.MC31_SRL32" name="SRL32_x4" out_port="CSRL.DI1_SRL32"/>
              </mux>
              <direct input="SLICEM_MODES.CX" name="SLICEM_MODES.CX_to_C_SRL.DI2" output="CSRL.DI2"/>
              <direct input="WE_MUX.WE_OUT" name="WE_MUX_to_C_SRL.WE" output="CSRL.WE"/>
              <direct input="SLICEM_MODES.D1" name="SLICEM_MODES.D1_to_D_SRL.A1" output="DSRL.A1"/>
              <direct input="SLICEM_MODES.D2" name="SLICEM_MODES.D2_to_D_SRL.A2" output="DSRL.A2"/>
              <direct input="SLICEM_MODES.D3" name="SLICEM_MODES.D3_to_D_SRL.A3" output="DSRL.A3"/>
              <direct input="SLICEM_MODES.D4" name="SLICEM_MODES.D4_to_D_SRL.A4" output="DSRL.A4"/>
              <direct input="SLICEM_MODES.D5" name="SLICEM_MODES.D5_to_D_SRL.A5" output="DSRL.A5"/>
              <direct input="SLICEM_MODES.D6" name="SLICEM_MODES.D6_to_D_SRL.A6" output="DSRL.A6"/>
              <direct input="SLICEM_MODES.CLK" name="SLICEM_MODES.CLK_to_D_SRL.CLK" output="DSRL.CLK"/>
              <direct input="SLICEM_MODES.DI" name="SLICEM_MODES.DI_to_D_SRL.DI1_SRL16" output="DSRL.DI1_SRL16"/>
              <direct input="SLICEM_MODES.DI" name="SLICEM_MODES.DI_to_D_SRL.DI1_SRL32" output="DSRL.DI1_SRL32"/>
              <direct input="SLICEM_MODES.DX" name="SLICEM_MODES.DX_to_D_SRL.DI2" output="DSRL.DI2"/>
              <direct input="WE_MUX.WE_OUT" name="WE_MUX_to_D_SRL.WE" output="DSRL.WE"/>
              <direct input="BSRL.O6" name="F7AMUX_I0" output="F7AMUX.I0"/>
              <direct input="ASRL.O6" name="F7AMUX_I1" output="F7AMUX.I1"/>
              <direct input="SLICEM_MODES.AX" name="F7AMUX_S" output="F7AMUX.S"/>
              <direct input="DSRL.O6" name="F7BMUX_I0" output="F7BMUX.I0"/>
              <direct input="CSRL.O6" name="F7BMUX_I1" output="F7BMUX.I1"/>
              <direct input="SLICEM_MODES.CX" name="F7BMUX_S" output="F7BMUX.S"/>
              <direct input="F7BMUX.O" name="F8MUX_I0" output="F8MUX.I0"/>
              <direct input="F7AMUX.O" name="F8MUX_I1" output="F8MUX.I1"/>
              <direct input="SLICEM_MODES.BX" name="F8MUX_S" output="F8MUX.S"/>
              <direct input="ASRL.MC31" name="ASRL.MC31_to_SLICEM_MODES.AMC31" output="SLICEM_MODES.AMC31"/>
              <direct input="ASRL.O5" name="A_SRL.O5_to_SLICEM_MODES.AO5" output="SLICEM_MODES.AO5"/>
              <direct input="ASRL.O6" name="A_SRL.O6_to_SLICEM_MODES.AO6" output="SLICEM_MODES.AO6"/>
              <direct input="BSRL.O5" name="B_SRL.O5_to_SLICEM_MODES.BO5" output="SLICEM_MODES.BO5"/>
              <direct input="BSRL.O6" name="B_SRL.O6_to_SLICEM_MODES.BO6" output="SLICEM_MODES.BO6"/>
              <direct input="CSRL.O5" name="C_SRL.O5_to_SLICEM_MODES.CO5" output="SLICEM_MODES.CO5"/>
              <direct input="CSRL.O6" name="C_SRL.O6_to_SLICEM_MODES.CO6" output="SLICEM_MODES.CO6"/>
              <direct input="DSRL.O5" name="D_SRL.O5_to_SLICEM_MODES.DO5" output="SLICEM_MODES.DO5"/>
              <direct input="DSRL.O6" name="D_SRL.O6_to_SLICEM_MODES.DO6" output="SLICEM_MODES.DO6"/>
              <direct input="F7AMUX.O" name="F7AMUX_O" output="SLICEM_MODES.F7AMUX_O"/>
              <direct input="F7BMUX.O" name="F7BMUX_O" output="SLICEM_MODES.F7BMUX_O"/>
              <direct input="F8MUX.O" name="F8MUX_O" output="SLICEM_MODES.F8MUX_O"/>
              <direct input="SLICEM_MODES.CE" name="SLICEM_MODES.CE_to_WE_MUX.CE" output="WE_MUX.CE"/>
              <direct input="SLICEM_MODES.WE" name="SLICEM_MODES.WE_to_WE_MUX.WE" output="WE_MUX.WE"/>
            </interconnect>
          </mode>
          <mode name="DRAMs">
            <pb_type name="D_DRAM" num_pb="1">
              <clock name="CLK" num_pins="1"/>
              <input name="A" num_pins="6"/>
              <input name="DI1" num_pins="1"/>
              <input name="DI2" num_pins="1"/>
              <input name="WA7" num_pins="1"/>
              <input name="WA8" num_pins="1"/>
              <input name="WE" num_pins="1"/>
              <output name="O5" num_pins="1"/>
              <output name="O6" num_pins="1"/>
              <output name="SO5_32" num_pins="1"/>
              <output name="SO6" num_pins="1"/>
              <output name="SO6_32" num_pins="1"/>
              <mode name="NO_DRAM">
                <pb_type blif_model=".subckt NO_DRAM" name="BEL_NULL-NO_DRAM" num_pb="1">
                  <input name="A" num_pins="6"/>
                </pb_type>
                <interconnect>
                  <direct input="D_DRAM.A" name="A" output="BEL_NULL-NO_DRAM.A"/>
                </interconnect>
              </mode>
              <mode name="64_SINGLE_PORT">
                <!-- Dual port 64x1 DRAM.  Used in 64x1 and 256x1 modes. -->
                <pb_type blif_model=".subckt DPRAM64" name="DPRAM64" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="6"/>
                  <input name="DI" num_pins="1"/>
                  <input name="WA" num_pins="6"/>
                  <input name="WA7" num_pins="1"/>
                  <input name="WA8" num_pins="1"/>
                  <input name="WE" num_pins="1"/>
                  <output name="O" num_pins="1"/>
                  <delay_matrix in_port="DPRAM64.A" out_port="DPRAM64.O" type="max">
    {iopath_A1_O6}
    {iopath_A2_O6}
    {iopath_A3_O6}
    {iopath_A4_O6}
    {iopath_A5_O6}
    {iopath_A6_O6}
  </delay_matrix>
                  <T_setup clock="CLK" port="DPRAM64.WA[0]" value="{setup_CLK_WA1}"/>
                  <T_setup clock="CLK" port="DPRAM64.WA[1]" value="{setup_CLK_WA2}"/>
                  <T_setup clock="CLK" port="DPRAM64.WA[2]" value="{setup_CLK_WA3}"/>
                  <T_setup clock="CLK" port="DPRAM64.WA[3]" value="{setup_CLK_WA4}"/>
                  <T_setup clock="CLK" port="DPRAM64.WA[4]" value="{setup_CLK_WA5}"/>
                  <T_setup clock="CLK" port="DPRAM64.WA[5]" value="{setup_CLK_WA6}"/>
                  <T_setup clock="CLK" port="DPRAM64.WA7" value="{setup_CLK_WA7}"/>
                  <T_setup clock="CLK" port="DPRAM64.WA8" value="{setup_CLK_WA8}"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[0]" value="{hold_CLK_WA1}"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[1]" value="{hold_CLK_WA2}"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[2]" value="{hold_CLK_WA3}"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[3]" value="{hold_CLK_WA4}"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[4]" value="{hold_CLK_WA5}"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[5]" value="{hold_CLK_WA6}"/>
                  <T_hold clock="CLK" port="DPRAM64.WA7" value="{hold_CLK_WA7}"/>
                  <T_hold clock="CLK" port="DPRAM64.WA8" value="{hold_CLK_WA8}"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O6}" port="DPRAM64.WA"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O6}" port="DPRAM64.WA7"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O6}" port="DPRAM64.WA8"/>
                  <T_setup clock="CLK" port="DPRAM64.WE" value="{setup_CLK_WE}"/>
                  <T_hold clock="CLK" port="DPRAM64.WE" value="{hold_CLK_WE}"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O6}" port="DPRAM64.WE"/>
                  <T_setup clock="CLK" port="DPRAM64.DI" value="{setup_CLK_DI1}"/>
                  <T_hold clock="CLK" port="DPRAM64.DI" value="{hold_CLK_DI1}"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O6}" port="DPRAM64.DI"/>
                  <metadata>
                    <meta name="fasm_params">
      INIT[63:0] = INIT
    </meta>
                    <meta name="fasm_features">
      RAM
    </meta>
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="D_DRAM.A" name="A" output="DPRAM64.A"/>
                  <direct input="D_DRAM.CLK" name="CLK" output="DPRAM64.CLK"/>
                  <direct input="D_DRAM.DI1" name="DI" output="DPRAM64.DI"/>
                  <direct input="D_DRAM.WA7" name="WA7" output="DPRAM64.WA7"/>
                  <direct input="D_DRAM.WA8" name="WA8" output="DPRAM64.WA8"/>
                  <direct input="D_DRAM.A" name="WA" output="DPRAM64.WA"/>
                  <direct input="D_DRAM.WE" name="WE" output="DPRAM64.WE"/>
                  <direct input="DPRAM64.O" name="O6" output="D_DRAM.O6"/>
                  <direct input="DPRAM64.O" name="SO6" output="D_DRAM.SO6"/>
                </interconnect>
              </mode>
              <mode name="32_DUAL_PORT">
                <pb_type blif_model=".subckt DPRAM32" name="DPRAM32_O6" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="5"/>
                  <input name="DI" num_pins="1"/>
                  <input name="WA" num_pins="5"/>
                  <input name="WE" num_pins="1"/>
                  <output name="O" num_pins="1"/>
                  <delay_matrix in_port="DPRAM32_O6.A" out_port="DPRAM32_O6.O" type="max">
    {iopath_A1_O5}
    {iopath_A2_O5}
    {iopath_A3_O5}
    {iopath_A4_O5}
    {iopath_A5_O5}
  </delay_matrix>
                  <T_setup clock="CLK" port="DPRAM32_O6.WA[0]" value="{setup_CLK_WA1}"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.WA[1]" value="{setup_CLK_WA2}"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.WA[2]" value="{setup_CLK_WA3}"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.WA[3]" value="{setup_CLK_WA4}"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.WA[4]" value="{setup_CLK_WA5}"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WA[0]" value="{hold_CLK_WA1}"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WA[1]" value="{hold_CLK_WA2}"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WA[2]" value="{hold_CLK_WA3}"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WA[3]" value="{hold_CLK_WA4}"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WA[4]" value="{hold_CLK_WA5}"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O5}" port="DPRAM32_O6.WA"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.WE" value="{setup_CLK_WE}"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WE" value="{hold_CLK_WE}"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O5}" port="DPRAM32_O6.WE"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.DI" value="{setup_CLK_DI1}"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.DI" value="{hold_CLK_DI1}"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O5}" port="DPRAM32_O6.DI"/>
                  <metadata>
                    <meta name="fasm_features">
      RAM
      SMALL
    </meta>
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                    <meta name="fasm_params">
      INIT[63:32] = INIT_00
     </meta>
                  </metadata>
                </pb_type>
                <pb_type blif_model=".subckt DPRAM32" name="DPRAM32_O5" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="5"/>
                  <input name="DI" num_pins="1"/>
                  <input name="WA" num_pins="5"/>
                  <input name="WE" num_pins="1"/>
                  <output name="O" num_pins="1"/>
                  <delay_matrix in_port="DPRAM32_O5.A" out_port="DPRAM32_O5.O" type="max">
    {iopath_A1_O5}
    {iopath_A2_O5}
    {iopath_A3_O5}
    {iopath_A4_O5}
    {iopath_A5_O5}
  </delay_matrix>
                  <T_setup clock="CLK" port="DPRAM32_O5.WA[0]" value="{setup_CLK_WA1}"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.WA[1]" value="{setup_CLK_WA2}"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.WA[2]" value="{setup_CLK_WA3}"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.WA[3]" value="{setup_CLK_WA4}"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.WA[4]" value="{setup_CLK_WA5}"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WA[0]" value="{hold_CLK_WA1}"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WA[1]" value="{hold_CLK_WA2}"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WA[2]" value="{hold_CLK_WA3}"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WA[3]" value="{hold_CLK_WA4}"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WA[4]" value="{hold_CLK_WA5}"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O5}" port="DPRAM32_O5.WA"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.WE" value="{setup_CLK_WE}"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WE" value="{hold_CLK_WE}"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O5}" port="DPRAM32_O5.WE"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.DI" value="{setup_CLK_DI1}"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.DI" value="{hold_CLK_DI1}"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O5}" port="DPRAM32_O5.DI"/>
                  <metadata>
                    <meta name="fasm_features">
      RAM
      SMALL
    </meta>
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                    <meta name="fasm_params">
      INIT[31:0] = INIT_00
     </meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <!-- upper -->
                  <!-- lower -->
                  <direct input="D_DRAM.A[4:0]" name="A_L" output="DPRAM32_O5.A[4:0]"/>
                  <direct input="D_DRAM.CLK" name="CLK_L" output="DPRAM32_O5.CLK"/>
                  <direct input="D_DRAM.DI1" name="DI" output="DPRAM32_O5.DI"/>
                  <direct input="D_DRAM.A[4:0]" name="WA_L" output="DPRAM32_O5.WA[4:0]"/>
                  <direct input="D_DRAM.WE" name="WE_L" output="DPRAM32_O5.WE"/>
                  <direct input="D_DRAM.A[4:0]" name="A_U" output="DPRAM32_O6.A[4:0]"/>
                  <direct input="D_DRAM.CLK" name="CLK_U" output="DPRAM32_O6.CLK"/>
                  <direct input="D_DRAM.DI2" name="DI2" output="DPRAM32_O6.DI"/>
                  <direct input="D_DRAM.A[4:0]" name="WA_U" output="DPRAM32_O6.WA[4:0]"/>
                  <direct input="D_DRAM.WE" name="WE_U" output="DPRAM32_O6.WE"/>
                  <direct input="DPRAM32_O5.O" name="O5" output="D_DRAM.O5"/>
                  <direct input="DPRAM32_O6.O" name="O6" output="D_DRAM.O6"/>
                  <direct input="DPRAM32_O5.O" name="SO5" output="D_DRAM.SO5_32">
                    <pack_pattern in_port="DPRAM32_O5.O" name="DRAM_8O_32" out_port="D_DRAM.SO5_32"/>
                    <pack_pattern in_port="DPRAM32_O5.O" name="DRAM_DP_32_HI" out_port="D_DRAM.SO5_32"/>
                  </direct>
                  <direct input="DPRAM32_O6.O" name="SO6" output="D_DRAM.SO6_32">
                    <pack_pattern in_port="DPRAM32_O6.O" name="DRAM_8O_32" out_port="D_DRAM.SO6_32"/>
                    <pack_pattern in_port="DPRAM32_O6.O" name="DRAM_DP_32_HI" out_port="D_DRAM.SO6_32"/>
                  </direct>
                </interconnect>
              </mode>
              <mode name="32_SINGLE_PORT">
                <pb_type blif_model=".subckt SPRAM32" name="SPRAM32_O6" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="5"/>
                  <input name="DI" num_pins="1"/>
                  <input name="WA" num_pins="5"/>
                  <input name="WE" num_pins="1"/>
                  <output name="O" num_pins="1"/>
                  <delay_matrix in_port="SPRAM32_O6.A" out_port="SPRAM32_O6.O" type="max">
    {iopath_A1_O5}
    {iopath_A2_O5}
    {iopath_A3_O5}
    {iopath_A4_O5}
    {iopath_A5_O5}
  </delay_matrix>
                  <T_setup clock="CLK" port="SPRAM32_O6.WA[0]" value="{setup_CLK_WA1}"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.WA[1]" value="{setup_CLK_WA2}"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.WA[2]" value="{setup_CLK_WA3}"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.WA[3]" value="{setup_CLK_WA4}"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.WA[4]" value="{setup_CLK_WA5}"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WA[0]" value="{hold_CLK_WA1}"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WA[1]" value="{hold_CLK_WA2}"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WA[2]" value="{hold_CLK_WA3}"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WA[3]" value="{hold_CLK_WA4}"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WA[4]" value="{hold_CLK_WA5}"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O5}" port="SPRAM32_O6.WA"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.WE" value="{setup_CLK_WE}"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WE" value="{hold_CLK_WE}"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O5}" port="SPRAM32_O6.WE"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.DI" value="{setup_CLK_DI1}"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.DI" value="{hold_CLK_DI1}"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O5}" port="SPRAM32_O6.DI"/>
                  <metadata>
                    <meta name="fasm_features">
      RAM
      SMALL
    </meta>
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                    <meta name="fasm_params">
      INIT[63:32] = INIT_00
      INIT[31:0] = INIT_ZERO
     </meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="SPRAM32_O6.O" name="O6" output="D_DRAM.O6"/>
                  <direct input="SPRAM32_O6.O" name="SO6" output="D_DRAM.SO6_32">
                    <pack_pattern in_port="SPRAM32_O6.O" name="DRAM_QP_32" out_port="D_DRAM.SO6_32"/>
                  </direct>
                  <direct input="D_DRAM.A[4:0]" name="A_U" output="SPRAM32_O6.A[4:0]"/>
                  <direct input="D_DRAM.CLK" name="CLK_U" output="SPRAM32_O6.CLK"/>
                  <direct input="D_DRAM.DI2" name="DI2" output="SPRAM32_O6.DI"/>
                  <direct input="D_DRAM.A[4:0]" name="WA_U" output="SPRAM32_O6.WA[4:0]"/>
                  <direct input="D_DRAM.WE" name="WE_U" output="SPRAM32_O6.WE"/>
                </interconnect>
              </mode>
              <metadata>
                <meta name="fasm_prefix">DLUT</meta>
                <meta name="type">block</meta>
                <meta name="subtype">ignore</meta>
              </metadata>
            </pb_type>
            <pb_type name="C_DRAM" num_pb="1">
              <clock name="CLK" num_pins="1"/>
              <input name="A" num_pins="6"/>
              <input name="DI1" num_pins="1"/>
              <input name="DI2" num_pins="1"/>
              <input name="WA" num_pins="8"/>
              <input name="WE" num_pins="1"/>
              <output name="DO1" num_pins="1"/>
              <output name="DO5_32" num_pins="1"/>
              <output name="DO6" num_pins="1"/>
              <output name="DO6_32" num_pins="1"/>
              <output name="O5" num_pins="1"/>
              <output name="O6" num_pins="1"/>
              <mode name="LUT">
                <!-- vim: set ai sw=1 ts=1 sta et: -->
                <!-- D6LUT, C6LUT, B6LUT, A6LUT == W6LUT
     A fracturable 6 input LUT. Can either be;
      - 2 * 5 input, 1 output LUT
      - 1 * 6 input, 1 output LUT
  -->
                <pb_type name="CLUT" num_pb="1">
                  <input name="A1" num_pins="1"/>
                  <input name="A2" num_pins="1"/>
                  <input name="A3" num_pins="1"/>
                  <input name="A4" num_pins="1"/>
                  <input name="A5" num_pins="1"/>
                  <input name="A6" num_pins="1"/>
                  <output name="O5" num_pins="1"/>
                  <output name="O6" num_pins="1"/>
                  <mode name="CLUT-LUT5_MUX">
                    <pb_type blif_model=".names" class="lut" name="C5LUT" num_pb="2">
                      <input name="in" num_pins="5" port_class="lut_in"/>
                      <output name="out" num_pins="1" port_class="lut_out"/>
                      <delay_matrix in_port="C5LUT.in" out_port="C5LUT.out" type="max">
      {iopath_A1_O5}
      {iopath_A2_O5}
      {iopath_A3_O5}
      {iopath_A4_O5}
      {iopath_A5_O5}
     </delay_matrix>
                      <delay_matrix in_port="C5LUT.in" out_port="C5LUT.out" type="min">
      {iopath_A1_O5}
      {iopath_A2_O5}
      {iopath_A3_O5}
      {iopath_A4_O5}
      {iopath_A5_O5}
     </delay_matrix>
                      <metadata>
                        <meta name="type">bel</meta>
                        <meta name="subtype">lut</meta>
                      </metadata>
                    </pb_type>
                    <pb_type blif_model=".subckt MUXF6" name="F6MUX" num_pb="1">
                      <input name="I0" num_pins="1"/>
                      <input name="I1" num_pins="1"/>
                      <input name="S" num_pins="1"/>
                      <output name="O" num_pins="1"/>
                      <delay_constant in_port="F6MUX.I0" max="10e-12" out_port="F6MUX.O"/>
                      <delay_constant in_port="F6MUX.I1" max="10e-12" out_port="F6MUX.O"/>
                      <delay_constant in_port="F6MUX.S" max="10e-12" out_port="F6MUX.O"/>
                      <metadata>
                        <meta name="type">bel</meta>
                        <meta name="subtype">mux</meta>
                      </metadata>
                    </pb_type>
                    <interconnect>
                      <!-- LUT5 (upper) -> O6 -->
                      <!-- LUT5 (lower) -> O5 -->
                      <!-- MUX used for LUT6 -->
                      <!-- LUT outputs -->
                      <direct input="CLUT.A1" name="CLUT_A1_0" output="C5LUT[0].in[0]"/>
                      <direct input="CLUT.A2" name="CLUT_A2_0" output="C5LUT[0].in[1]"/>
                      <direct input="CLUT.A3" name="CLUT_A3_0" output="C5LUT[0].in[2]"/>
                      <direct input="CLUT.A4" name="CLUT_A4_0" output="C5LUT[0].in[3]"/>
                      <direct input="CLUT.A5" name="CLUT_A5_0" output="C5LUT[0].in[4]"/>
                      <direct input="CLUT.A1" name="CLUT_A1_1" output="C5LUT[1].in[0]"/>
                      <direct input="CLUT.A2" name="CLUT_A2_1" output="C5LUT[1].in[1]"/>
                      <direct input="CLUT.A3" name="CLUT_A3_1" output="C5LUT[1].in[2]"/>
                      <direct input="CLUT.A4" name="CLUT_A4_1" output="C5LUT[1].in[3]"/>
                      <direct input="CLUT.A5" name="CLUT_A5_1" output="C5LUT[1].in[4]"/>
                      <direct input="C5LUT[0].out" name="O5" output="CLUT.O5">
                        <pack_pattern in_port="C5LUT[0].out" name="LUT_to_FF_FDSE" out_port="CLUT.O5"/>
                        <pack_pattern in_port="C5LUT[0].out" name="LUT_to_FF_FDRE" out_port="CLUT.O5"/>
                        <pack_pattern in_port="C5LUT[0].out" name="LUT_to_FF_FDCE" out_port="CLUT.O5"/>
                        <pack_pattern in_port="C5LUT[0].out" name="LUT_to_FF_FDPE" out_port="CLUT.O5"/>
                      </direct>
                      <mux input="C5LUT[1].out F6MUX.O" name="O6" output="CLUT.O6">
                        <pack_pattern in_port="C5LUT[1].out" name="LUT_to_FF_FDSE" out_port="CLUT.O6"/>
                        <pack_pattern in_port="C5LUT[1].out" name="LUT_to_FF_FDRE" out_port="CLUT.O6"/>
                        <pack_pattern in_port="C5LUT[1].out" name="LUT_to_FF_FDPE" out_port="CLUT.O6"/>
                        <pack_pattern in_port="C5LUT[1].out" name="LUT_to_FF_FDCE" out_port="CLUT.O6"/>
                        <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDSE" out_port="CLUT.O6"/>
                        <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDRE" out_port="CLUT.O6"/>
                        <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDPE" out_port="CLUT.O6"/>
                        <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDCE" out_port="CLUT.O6"/>
                        <pack_pattern in_port="F6MUX.O" name="LUT5toLUT6" out_port="CLUT.O6"/>
                        <pack_pattern in_port="F6MUX.O" name="LUT5toLUT7" out_port="CLUT.O6"/>
                        <pack_pattern in_port="F6MUX.O" name="LUT5toLUT8" out_port="CLUT.O6"/>
                      </mux>
                      <direct input="C5LUT[0].out" name="F6MUX_I0" output="F6MUX.I0">
                        <pack_pattern in_port="C5LUT[0].out" name="LUT5toLUT6" out_port="F6MUX.I0"/>
                        <pack_pattern in_port="C5LUT[0].out" name="LUT5toLUT7" out_port="F6MUX.I0"/>
                        <pack_pattern in_port="C5LUT[0].out" name="LUT5toLUT8" out_port="F6MUX.I0"/>
                      </direct>
                      <direct input="C5LUT[1].out" name="F6MUX_I1" output="F6MUX.I1">
                        <pack_pattern in_port="C5LUT[1].out" name="LUT5toLUT6" out_port="F6MUX.I1"/>
                        <pack_pattern in_port="C5LUT[1].out" name="LUT5toLUT7" out_port="F6MUX.I1"/>
                        <pack_pattern in_port="C5LUT[1].out" name="LUT5toLUT8" out_port="F6MUX.I1"/>
                      </direct>
                      <direct input="CLUT.A6" name="F6MUX_S" output="F6MUX.S"/>
                    </interconnect>
                    <metadata>
                      <meta name="fasm_type">SPLIT_LUT</meta>
                      <meta name="fasm_lut">
       CLUT.INIT[31:0] = C5LUT[0]
       CLUT.INIT[63:32] = C5LUT[1]
     </meta>
                    </metadata>
                  </mode>
                  <metadata>
                    <meta name="type">block</meta>
                    <meta name="subtype">ignore</meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="C_DRAM.A[0]" name="A1" output="CLUT.A1"/>
                  <direct input="C_DRAM.A[1]" name="A2" output="CLUT.A2"/>
                  <direct input="C_DRAM.A[2]" name="A3" output="CLUT.A3"/>
                  <direct input="C_DRAM.A[3]" name="A4" output="CLUT.A4"/>
                  <direct input="C_DRAM.A[4]" name="A5" output="CLUT.A5"/>
                  <direct input="C_DRAM.A[5]" name="A6" output="CLUT.A6"/>
                  <direct input="CLUT.O5" name="O5" output="C_DRAM.O5"/>
                  <direct input="CLUT.O6" name="O6" output="C_DRAM.O6"/>
                </interconnect>
              </mode>
              <mode name="64_DUAL_PORT">
                <!-- Dual port 64x1 DRAM.  Used in 64x1 and 256x1 modes. -->
                <pb_type blif_model=".subckt DPRAM64" name="DPRAM64" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="6"/>
                  <input name="DI" num_pins="1"/>
                  <input name="WA" num_pins="6"/>
                  <input name="WA7" num_pins="1"/>
                  <input name="WA8" num_pins="1"/>
                  <input name="WE" num_pins="1"/>
                  <output name="O" num_pins="1"/>
                  <delay_matrix in_port="DPRAM64.A" out_port="DPRAM64.O" type="max">
    {iopath_A1_O6}
    {iopath_A2_O6}
    {iopath_A3_O6}
    {iopath_A4_O6}
    {iopath_A5_O6}
    {iopath_A6_O6}
  </delay_matrix>
                  <T_setup clock="CLK" port="DPRAM64.WA[0]" value="{setup_CLK_WA1}"/>
                  <T_setup clock="CLK" port="DPRAM64.WA[1]" value="{setup_CLK_WA2}"/>
                  <T_setup clock="CLK" port="DPRAM64.WA[2]" value="{setup_CLK_WA3}"/>
                  <T_setup clock="CLK" port="DPRAM64.WA[3]" value="{setup_CLK_WA4}"/>
                  <T_setup clock="CLK" port="DPRAM64.WA[4]" value="{setup_CLK_WA5}"/>
                  <T_setup clock="CLK" port="DPRAM64.WA[5]" value="{setup_CLK_WA6}"/>
                  <T_setup clock="CLK" port="DPRAM64.WA7" value="{setup_CLK_WA7}"/>
                  <T_setup clock="CLK" port="DPRAM64.WA8" value="{setup_CLK_WA8}"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[0]" value="{hold_CLK_WA1}"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[1]" value="{hold_CLK_WA2}"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[2]" value="{hold_CLK_WA3}"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[3]" value="{hold_CLK_WA4}"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[4]" value="{hold_CLK_WA5}"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[5]" value="{hold_CLK_WA6}"/>
                  <T_hold clock="CLK" port="DPRAM64.WA7" value="{hold_CLK_WA7}"/>
                  <T_hold clock="CLK" port="DPRAM64.WA8" value="{hold_CLK_WA8}"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O6}" port="DPRAM64.WA"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O6}" port="DPRAM64.WA7"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O6}" port="DPRAM64.WA8"/>
                  <T_setup clock="CLK" port="DPRAM64.WE" value="{setup_CLK_WE}"/>
                  <T_hold clock="CLK" port="DPRAM64.WE" value="{hold_CLK_WE}"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O6}" port="DPRAM64.WE"/>
                  <T_setup clock="CLK" port="DPRAM64.DI" value="{setup_CLK_DI1}"/>
                  <T_hold clock="CLK" port="DPRAM64.DI" value="{hold_CLK_DI1}"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O6}" port="DPRAM64.DI"/>
                  <metadata>
                    <meta name="fasm_params">
      INIT[63:0] = INIT
    </meta>
                    <meta name="fasm_features">
      RAM
    </meta>
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="C_DRAM.DI1" name="DIPAS" output="C_DRAM.DO1"/>
                  <direct input="DPRAM64.O" name="DO6" output="C_DRAM.DO6"/>
                  <direct input="DPRAM64.O" name="O6" output="C_DRAM.O6"/>
                  <direct input="C_DRAM.A" name="A" output="DPRAM64.A"/>
                  <direct input="C_DRAM.CLK" name="CLK" output="DPRAM64.CLK"/>
                  <direct input="C_DRAM.DI1" name="DI" output="DPRAM64.DI">
                    <pack_pattern in_port="C_DRAM.DI1" name="DRAM_DP" out_port="DPRAM64.DI"/>
                  </direct>
                  <direct input="C_DRAM.WA[6]" name="WA7" output="DPRAM64.WA7"/>
                  <direct input="C_DRAM.WA[7]" name="WA8" output="DPRAM64.WA8"/>
                  <direct input="C_DRAM.WA[5:0]" name="WA" output="DPRAM64.WA[5:0]"/>
                  <direct input="C_DRAM.WE" name="WE" output="DPRAM64.WE"/>
                </interconnect>
                <metadata>
                  <meta name="fasm_prefix">CLUT</meta>
                </metadata>
              </mode>
              <mode name="32_DUAL_PORT">
                <pb_type blif_model=".subckt DPRAM32" name="DPRAM32_O6" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="5"/>
                  <input name="DI" num_pins="1"/>
                  <input name="WA" num_pins="5"/>
                  <input name="WE" num_pins="1"/>
                  <output name="O" num_pins="1"/>
                  <delay_matrix in_port="DPRAM32_O6.A" out_port="DPRAM32_O6.O" type="max">
    {iopath_A1_O5}
    {iopath_A2_O5}
    {iopath_A3_O5}
    {iopath_A4_O5}
    {iopath_A5_O5}
  </delay_matrix>
                  <T_setup clock="CLK" port="DPRAM32_O6.WA[0]" value="{setup_CLK_WA1}"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.WA[1]" value="{setup_CLK_WA2}"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.WA[2]" value="{setup_CLK_WA3}"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.WA[3]" value="{setup_CLK_WA4}"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.WA[4]" value="{setup_CLK_WA5}"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WA[0]" value="{hold_CLK_WA1}"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WA[1]" value="{hold_CLK_WA2}"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WA[2]" value="{hold_CLK_WA3}"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WA[3]" value="{hold_CLK_WA4}"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WA[4]" value="{hold_CLK_WA5}"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O5}" port="DPRAM32_O6.WA"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.WE" value="{setup_CLK_WE}"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WE" value="{hold_CLK_WE}"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O5}" port="DPRAM32_O6.WE"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.DI" value="{setup_CLK_DI1}"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.DI" value="{hold_CLK_DI1}"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O5}" port="DPRAM32_O6.DI"/>
                  <metadata>
                    <meta name="fasm_features">
      RAM
      SMALL
    </meta>
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                    <meta name="fasm_params">
       INIT[63:32] = INIT_00
      </meta>
                  </metadata>
                </pb_type>
                <pb_type blif_model=".subckt DPRAM32" name="DPRAM32_O5" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="5"/>
                  <input name="DI" num_pins="1"/>
                  <input name="WA" num_pins="5"/>
                  <input name="WE" num_pins="1"/>
                  <output name="O" num_pins="1"/>
                  <delay_matrix in_port="DPRAM32_O5.A" out_port="DPRAM32_O5.O" type="max">
    {iopath_A1_O5}
    {iopath_A2_O5}
    {iopath_A3_O5}
    {iopath_A4_O5}
    {iopath_A5_O5}
  </delay_matrix>
                  <T_setup clock="CLK" port="DPRAM32_O5.WA[0]" value="{setup_CLK_WA1}"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.WA[1]" value="{setup_CLK_WA2}"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.WA[2]" value="{setup_CLK_WA3}"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.WA[3]" value="{setup_CLK_WA4}"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.WA[4]" value="{setup_CLK_WA5}"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WA[0]" value="{hold_CLK_WA1}"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WA[1]" value="{hold_CLK_WA2}"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WA[2]" value="{hold_CLK_WA3}"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WA[3]" value="{hold_CLK_WA4}"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WA[4]" value="{hold_CLK_WA5}"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O5}" port="DPRAM32_O5.WA"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.WE" value="{setup_CLK_WE}"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WE" value="{hold_CLK_WE}"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O5}" port="DPRAM32_O5.WE"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.DI" value="{setup_CLK_DI1}"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.DI" value="{hold_CLK_DI1}"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O5}" port="DPRAM32_O5.DI"/>
                  <metadata>
                    <meta name="fasm_features">
      RAM
      SMALL
    </meta>
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                    <meta name="fasm_params">
       INIT[31:0] = INIT_00
      </meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <!-- upper -->
                  <!-- lower -->
                  <direct input="DPRAM32_O5.O" name="DO5" output="C_DRAM.DO5_32">
                    <pack_pattern in_port="DPRAM32_O5.O" name="DRAM_8O_32" out_port="C_DRAM.DO5_32"/>
                    <pack_pattern in_port="DPRAM32_O5.O" name="DRAM_DP_32_HI" out_port="C_DRAM.DO5_32"/>
                    <pack_pattern in_port="DPRAM32_O5.O" name="DRAM_DP_32_LO" out_port="C_DRAM.DO5_32"/>
                  </direct>
                  <direct input="DPRAM32_O6.O" name="DO6" output="C_DRAM.DO6_32">
                    <pack_pattern in_port="DPRAM32_O6.O" name="DRAM_8O_32" out_port="C_DRAM.DO6_32"/>
                    <pack_pattern in_port="DPRAM32_O6.O" name="DRAM_DP_32_HI" out_port="C_DRAM.DO6_32"/>
                    <pack_pattern in_port="DPRAM32_O6.O" name="DRAM_DP_32_LO" out_port="C_DRAM.DO6_32"/>
                  </direct>
                  <direct input="DPRAM32_O5.O" name="O5" output="C_DRAM.O5"/>
                  <direct input="DPRAM32_O6.O" name="O6" output="C_DRAM.O6"/>
                  <direct input="C_DRAM.A[4:0]" name="A_L" output="DPRAM32_O5.A[4:0]"/>
                  <direct input="C_DRAM.CLK" name="CLK_L" output="DPRAM32_O5.CLK"/>
                  <direct input="C_DRAM.DI1" name="DI" output="DPRAM32_O5.DI"/>
                  <direct input="C_DRAM.WA[4:0]" name="WA_L" output="DPRAM32_O5.WA[4:0]"/>
                  <direct input="C_DRAM.WE" name="WE_L" output="DPRAM32_O5.WE"/>
                  <direct input="C_DRAM.A[4:0]" name="A_U" output="DPRAM32_O6.A[4:0]"/>
                  <direct input="C_DRAM.CLK" name="CLK_U" output="DPRAM32_O6.CLK"/>
                  <direct input="C_DRAM.DI2" name="DI2" output="DPRAM32_O6.DI"/>
                  <direct input="C_DRAM.WA[4:0]" name="WA_U" output="DPRAM32_O6.WA[4:0]"/>
                  <direct input="C_DRAM.WE" name="WE_U" output="DPRAM32_O6.WE"/>
                </interconnect>
                <metadata>
                  <meta name="fasm_prefix">CLUT</meta>
                </metadata>
              </mode>
              <mode name="32_SINGLE_PORT">
                <pb_type blif_model=".subckt SPRAM32" name="SPRAM32_O6" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="5"/>
                  <input name="DI" num_pins="1"/>
                  <input name="WA" num_pins="5"/>
                  <input name="WE" num_pins="1"/>
                  <output name="O" num_pins="1"/>
                  <delay_matrix in_port="SPRAM32_O6.A" out_port="SPRAM32_O6.O" type="max">
    {iopath_A1_O5}
    {iopath_A2_O5}
    {iopath_A3_O5}
    {iopath_A4_O5}
    {iopath_A5_O5}
  </delay_matrix>
                  <T_setup clock="CLK" port="SPRAM32_O6.WA[0]" value="{setup_CLK_WA1}"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.WA[1]" value="{setup_CLK_WA2}"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.WA[2]" value="{setup_CLK_WA3}"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.WA[3]" value="{setup_CLK_WA4}"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.WA[4]" value="{setup_CLK_WA5}"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WA[0]" value="{hold_CLK_WA1}"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WA[1]" value="{hold_CLK_WA2}"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WA[2]" value="{hold_CLK_WA3}"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WA[3]" value="{hold_CLK_WA4}"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WA[4]" value="{hold_CLK_WA5}"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O5}" port="SPRAM32_O6.WA"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.WE" value="{setup_CLK_WE}"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WE" value="{hold_CLK_WE}"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O5}" port="SPRAM32_O6.WE"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.DI" value="{setup_CLK_DI1}"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.DI" value="{hold_CLK_DI1}"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O5}" port="SPRAM32_O6.DI"/>
                  <metadata>
                    <meta name="fasm_features">
      RAM
      SMALL
    </meta>
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                    <meta name="fasm_params">
       INIT[63:32] = INIT_00
       INIT[31:0] = INIT_ZERO
      </meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="SPRAM32_O6.O" name="DO6" output="C_DRAM.DO6_32">
                    <pack_pattern in_port="SPRAM32_O6.O" name="DRAM_QP_32" out_port="C_DRAM.DO6_32"/>
                  </direct>
                  <direct input="SPRAM32_O6.O" name="O6" output="C_DRAM.O6"/>
                  <direct input="C_DRAM.A[4:0]" name="A_U" output="SPRAM32_O6.A[4:0]"/>
                  <direct input="C_DRAM.CLK" name="CLK_U" output="SPRAM32_O6.CLK"/>
                  <direct input="C_DRAM.DI2" name="DI2" output="SPRAM32_O6.DI"/>
                  <direct input="C_DRAM.WA[4:0]" name="WA_U" output="SPRAM32_O6.WA[4:0]"/>
                  <direct input="C_DRAM.WE" name="WE_U" output="SPRAM32_O6.WE"/>
                </interconnect>
                <metadata>
                  <meta name="fasm_prefix">CLUT</meta>
                </metadata>
              </mode>
              <metadata>
                <meta name="type">block</meta>
                <meta name="subtype">ignore</meta>
              </metadata>
            </pb_type>
            <pb_type name="B_DRAM" num_pb="1">
              <clock name="CLK" num_pins="1"/>
              <input name="A" num_pins="6"/>
              <input name="DI1" num_pins="1"/>
              <input name="DI2" num_pins="1"/>
              <input name="WA" num_pins="8"/>
              <input name="WE" num_pins="1"/>
              <output name="DO1" num_pins="1"/>
              <output name="DO5_32" num_pins="1"/>
              <output name="DO6" num_pins="1"/>
              <output name="DO6_32" num_pins="1"/>
              <output name="O5" num_pins="1"/>
              <output name="O6" num_pins="1"/>
              <mode name="LUT">
                <!-- vim: set ai sw=1 ts=1 sta et: -->
                <!-- D6LUT, C6LUT, B6LUT, A6LUT == W6LUT
     A fracturable 6 input LUT. Can either be;
      - 2 * 5 input, 1 output LUT
      - 1 * 6 input, 1 output LUT
  -->
                <pb_type name="BLUT" num_pb="1">
                  <input name="A1" num_pins="1"/>
                  <input name="A2" num_pins="1"/>
                  <input name="A3" num_pins="1"/>
                  <input name="A4" num_pins="1"/>
                  <input name="A5" num_pins="1"/>
                  <input name="A6" num_pins="1"/>
                  <output name="O5" num_pins="1"/>
                  <output name="O6" num_pins="1"/>
                  <mode name="BLUT-LUT5_MUX">
                    <pb_type blif_model=".names" class="lut" name="B5LUT" num_pb="2">
                      <input name="in" num_pins="5" port_class="lut_in"/>
                      <output name="out" num_pins="1" port_class="lut_out"/>
                      <delay_matrix in_port="B5LUT.in" out_port="B5LUT.out" type="max">
      {iopath_A1_O5}
      {iopath_A2_O5}
      {iopath_A3_O5}
      {iopath_A4_O5}
      {iopath_A5_O5}
     </delay_matrix>
                      <delay_matrix in_port="B5LUT.in" out_port="B5LUT.out" type="min">
      {iopath_A1_O5}
      {iopath_A2_O5}
      {iopath_A3_O5}
      {iopath_A4_O5}
      {iopath_A5_O5}
     </delay_matrix>
                      <metadata>
                        <meta name="type">bel</meta>
                        <meta name="subtype">lut</meta>
                      </metadata>
                    </pb_type>
                    <pb_type blif_model=".subckt MUXF6" name="F6MUX" num_pb="1">
                      <input name="I0" num_pins="1"/>
                      <input name="I1" num_pins="1"/>
                      <input name="S" num_pins="1"/>
                      <output name="O" num_pins="1"/>
                      <delay_constant in_port="F6MUX.I0" max="10e-12" out_port="F6MUX.O"/>
                      <delay_constant in_port="F6MUX.I1" max="10e-12" out_port="F6MUX.O"/>
                      <delay_constant in_port="F6MUX.S" max="10e-12" out_port="F6MUX.O"/>
                      <metadata>
                        <meta name="type">bel</meta>
                        <meta name="subtype">mux</meta>
                      </metadata>
                    </pb_type>
                    <interconnect>
                      <!-- LUT5 (upper) -> O6 -->
                      <!-- LUT5 (lower) -> O5 -->
                      <!-- MUX used for LUT6 -->
                      <!-- LUT outputs -->
                      <direct input="BLUT.A1" name="BLUT_A1_0" output="B5LUT[0].in[0]"/>
                      <direct input="BLUT.A2" name="BLUT_A2_0" output="B5LUT[0].in[1]"/>
                      <direct input="BLUT.A3" name="BLUT_A3_0" output="B5LUT[0].in[2]"/>
                      <direct input="BLUT.A4" name="BLUT_A4_0" output="B5LUT[0].in[3]"/>
                      <direct input="BLUT.A5" name="BLUT_A5_0" output="B5LUT[0].in[4]"/>
                      <direct input="BLUT.A1" name="BLUT_A1_1" output="B5LUT[1].in[0]"/>
                      <direct input="BLUT.A2" name="BLUT_A2_1" output="B5LUT[1].in[1]"/>
                      <direct input="BLUT.A3" name="BLUT_A3_1" output="B5LUT[1].in[2]"/>
                      <direct input="BLUT.A4" name="BLUT_A4_1" output="B5LUT[1].in[3]"/>
                      <direct input="BLUT.A5" name="BLUT_A5_1" output="B5LUT[1].in[4]"/>
                      <direct input="B5LUT[0].out" name="O5" output="BLUT.O5">
                        <pack_pattern in_port="B5LUT[0].out" name="LUT_to_FF_FDSE" out_port="BLUT.O5"/>
                        <pack_pattern in_port="B5LUT[0].out" name="LUT_to_FF_FDRE" out_port="BLUT.O5"/>
                        <pack_pattern in_port="B5LUT[0].out" name="LUT_to_FF_FDCE" out_port="BLUT.O5"/>
                        <pack_pattern in_port="B5LUT[0].out" name="LUT_to_FF_FDPE" out_port="BLUT.O5"/>
                      </direct>
                      <mux input="B5LUT[1].out F6MUX.O" name="O6" output="BLUT.O6">
                        <pack_pattern in_port="B5LUT[1].out" name="LUT_to_FF_FDSE" out_port="BLUT.O6"/>
                        <pack_pattern in_port="B5LUT[1].out" name="LUT_to_FF_FDRE" out_port="BLUT.O6"/>
                        <pack_pattern in_port="B5LUT[1].out" name="LUT_to_FF_FDPE" out_port="BLUT.O6"/>
                        <pack_pattern in_port="B5LUT[1].out" name="LUT_to_FF_FDCE" out_port="BLUT.O6"/>
                        <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDSE" out_port="BLUT.O6"/>
                        <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDRE" out_port="BLUT.O6"/>
                        <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDPE" out_port="BLUT.O6"/>
                        <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDCE" out_port="BLUT.O6"/>
                        <pack_pattern in_port="F6MUX.O" name="LUT5toLUT6" out_port="BLUT.O6"/>
                        <pack_pattern in_port="F6MUX.O" name="LUT5toLUT7" out_port="BLUT.O6"/>
                        <pack_pattern in_port="F6MUX.O" name="LUT5toLUT8" out_port="BLUT.O6"/>
                      </mux>
                      <direct input="B5LUT[0].out" name="F6MUX_I0" output="F6MUX.I0">
                        <pack_pattern in_port="B5LUT[0].out" name="LUT5toLUT6" out_port="F6MUX.I0"/>
                        <pack_pattern in_port="B5LUT[0].out" name="LUT5toLUT7" out_port="F6MUX.I0"/>
                        <pack_pattern in_port="B5LUT[0].out" name="LUT5toLUT8" out_port="F6MUX.I0"/>
                      </direct>
                      <direct input="B5LUT[1].out" name="F6MUX_I1" output="F6MUX.I1">
                        <pack_pattern in_port="B5LUT[1].out" name="LUT5toLUT6" out_port="F6MUX.I1"/>
                        <pack_pattern in_port="B5LUT[1].out" name="LUT5toLUT7" out_port="F6MUX.I1"/>
                        <pack_pattern in_port="B5LUT[1].out" name="LUT5toLUT8" out_port="F6MUX.I1"/>
                      </direct>
                      <direct input="BLUT.A6" name="F6MUX_S" output="F6MUX.S"/>
                    </interconnect>
                    <metadata>
                      <meta name="fasm_type">SPLIT_LUT</meta>
                      <meta name="fasm_lut">
       BLUT.INIT[31:0] = B5LUT[0]
       BLUT.INIT[63:32] = B5LUT[1]
     </meta>
                    </metadata>
                  </mode>
                  <metadata>
                    <meta name="type">block</meta>
                    <meta name="subtype">ignore</meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="B_DRAM.A[0]" name="A1" output="BLUT.A1"/>
                  <direct input="B_DRAM.A[1]" name="A2" output="BLUT.A2"/>
                  <direct input="B_DRAM.A[2]" name="A3" output="BLUT.A3"/>
                  <direct input="B_DRAM.A[3]" name="A4" output="BLUT.A4"/>
                  <direct input="B_DRAM.A[4]" name="A5" output="BLUT.A5"/>
                  <direct input="B_DRAM.A[5]" name="A6" output="BLUT.A6"/>
                  <direct input="BLUT.O5" name="O5" output="B_DRAM.O5"/>
                  <direct input="BLUT.O6" name="O6" output="B_DRAM.O6"/>
                </interconnect>
              </mode>
              <mode name="64_DUAL_PORT">
                <!-- Dual port 64x1 DRAM.  Used in 64x1 and 256x1 modes. -->
                <pb_type blif_model=".subckt DPRAM64" name="DPRAM64" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="6"/>
                  <input name="DI" num_pins="1"/>
                  <input name="WA" num_pins="6"/>
                  <input name="WA7" num_pins="1"/>
                  <input name="WA8" num_pins="1"/>
                  <input name="WE" num_pins="1"/>
                  <output name="O" num_pins="1"/>
                  <delay_matrix in_port="DPRAM64.A" out_port="DPRAM64.O" type="max">
    {iopath_A1_O6}
    {iopath_A2_O6}
    {iopath_A3_O6}
    {iopath_A4_O6}
    {iopath_A5_O6}
    {iopath_A6_O6}
  </delay_matrix>
                  <T_setup clock="CLK" port="DPRAM64.WA[0]" value="{setup_CLK_WA1}"/>
                  <T_setup clock="CLK" port="DPRAM64.WA[1]" value="{setup_CLK_WA2}"/>
                  <T_setup clock="CLK" port="DPRAM64.WA[2]" value="{setup_CLK_WA3}"/>
                  <T_setup clock="CLK" port="DPRAM64.WA[3]" value="{setup_CLK_WA4}"/>
                  <T_setup clock="CLK" port="DPRAM64.WA[4]" value="{setup_CLK_WA5}"/>
                  <T_setup clock="CLK" port="DPRAM64.WA[5]" value="{setup_CLK_WA6}"/>
                  <T_setup clock="CLK" port="DPRAM64.WA7" value="{setup_CLK_WA7}"/>
                  <T_setup clock="CLK" port="DPRAM64.WA8" value="{setup_CLK_WA8}"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[0]" value="{hold_CLK_WA1}"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[1]" value="{hold_CLK_WA2}"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[2]" value="{hold_CLK_WA3}"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[3]" value="{hold_CLK_WA4}"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[4]" value="{hold_CLK_WA5}"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[5]" value="{hold_CLK_WA6}"/>
                  <T_hold clock="CLK" port="DPRAM64.WA7" value="{hold_CLK_WA7}"/>
                  <T_hold clock="CLK" port="DPRAM64.WA8" value="{hold_CLK_WA8}"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O6}" port="DPRAM64.WA"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O6}" port="DPRAM64.WA7"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O6}" port="DPRAM64.WA8"/>
                  <T_setup clock="CLK" port="DPRAM64.WE" value="{setup_CLK_WE}"/>
                  <T_hold clock="CLK" port="DPRAM64.WE" value="{hold_CLK_WE}"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O6}" port="DPRAM64.WE"/>
                  <T_setup clock="CLK" port="DPRAM64.DI" value="{setup_CLK_DI1}"/>
                  <T_hold clock="CLK" port="DPRAM64.DI" value="{hold_CLK_DI1}"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O6}" port="DPRAM64.DI"/>
                  <metadata>
                    <meta name="fasm_params">
      INIT[63:0] = INIT
    </meta>
                    <meta name="fasm_features">
      RAM
    </meta>
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="B_DRAM.DI1" name="DIPAS" output="B_DRAM.DO1"/>
                  <direct input="DPRAM64.O" name="DO6" output="B_DRAM.DO6"/>
                  <direct input="DPRAM64.O" name="O6" output="B_DRAM.O6"/>
                  <direct input="B_DRAM.A" name="A" output="DPRAM64.A"/>
                  <direct input="B_DRAM.CLK" name="CLK" output="DPRAM64.CLK"/>
                  <direct input="B_DRAM.DI1" name="DI" output="DPRAM64.DI"/>
                  <direct input="B_DRAM.WA[6]" name="WA7" output="DPRAM64.WA7"/>
                  <direct input="B_DRAM.WA[7]" name="WA8" output="DPRAM64.WA8"/>
                  <direct input="B_DRAM.WA[5:0]" name="WA" output="DPRAM64.WA[5:0]"/>
                  <direct input="B_DRAM.WE" name="WE" output="DPRAM64.WE"/>
                </interconnect>
                <metadata>
                  <meta name="fasm_prefix">BLUT</meta>
                </metadata>
              </mode>
              <mode name="32_DUAL_PORT">
                <pb_type blif_model=".subckt DPRAM32" name="DPRAM32_O6" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="5"/>
                  <input name="DI" num_pins="1"/>
                  <input name="WA" num_pins="5"/>
                  <input name="WE" num_pins="1"/>
                  <output name="O" num_pins="1"/>
                  <delay_matrix in_port="DPRAM32_O6.A" out_port="DPRAM32_O6.O" type="max">
    {iopath_A1_O5}
    {iopath_A2_O5}
    {iopath_A3_O5}
    {iopath_A4_O5}
    {iopath_A5_O5}
  </delay_matrix>
                  <T_setup clock="CLK" port="DPRAM32_O6.WA[0]" value="{setup_CLK_WA1}"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.WA[1]" value="{setup_CLK_WA2}"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.WA[2]" value="{setup_CLK_WA3}"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.WA[3]" value="{setup_CLK_WA4}"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.WA[4]" value="{setup_CLK_WA5}"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WA[0]" value="{hold_CLK_WA1}"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WA[1]" value="{hold_CLK_WA2}"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WA[2]" value="{hold_CLK_WA3}"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WA[3]" value="{hold_CLK_WA4}"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WA[4]" value="{hold_CLK_WA5}"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O5}" port="DPRAM32_O6.WA"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.WE" value="{setup_CLK_WE}"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WE" value="{hold_CLK_WE}"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O5}" port="DPRAM32_O6.WE"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.DI" value="{setup_CLK_DI1}"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.DI" value="{hold_CLK_DI1}"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O5}" port="DPRAM32_O6.DI"/>
                  <metadata>
                    <meta name="fasm_features">
      RAM
      SMALL
    </meta>
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                    <meta name="fasm_params">
       INIT[63:32] = INIT_00
      </meta>
                  </metadata>
                </pb_type>
                <pb_type blif_model=".subckt DPRAM32" name="DPRAM32_O5" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="5"/>
                  <input name="DI" num_pins="1"/>
                  <input name="WA" num_pins="5"/>
                  <input name="WE" num_pins="1"/>
                  <output name="O" num_pins="1"/>
                  <delay_matrix in_port="DPRAM32_O5.A" out_port="DPRAM32_O5.O" type="max">
    {iopath_A1_O5}
    {iopath_A2_O5}
    {iopath_A3_O5}
    {iopath_A4_O5}
    {iopath_A5_O5}
  </delay_matrix>
                  <T_setup clock="CLK" port="DPRAM32_O5.WA[0]" value="{setup_CLK_WA1}"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.WA[1]" value="{setup_CLK_WA2}"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.WA[2]" value="{setup_CLK_WA3}"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.WA[3]" value="{setup_CLK_WA4}"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.WA[4]" value="{setup_CLK_WA5}"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WA[0]" value="{hold_CLK_WA1}"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WA[1]" value="{hold_CLK_WA2}"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WA[2]" value="{hold_CLK_WA3}"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WA[3]" value="{hold_CLK_WA4}"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WA[4]" value="{hold_CLK_WA5}"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O5}" port="DPRAM32_O5.WA"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.WE" value="{setup_CLK_WE}"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WE" value="{hold_CLK_WE}"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O5}" port="DPRAM32_O5.WE"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.DI" value="{setup_CLK_DI1}"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.DI" value="{hold_CLK_DI1}"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O5}" port="DPRAM32_O5.DI"/>
                  <metadata>
                    <meta name="fasm_features">
      RAM
      SMALL
    </meta>
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                    <meta name="fasm_params">
       INIT[31:0] = INIT_00
      </meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <!-- upper -->
                  <!-- lower -->
                  <direct input="DPRAM32_O5.O" name="DO5" output="B_DRAM.DO5_32">
                    <pack_pattern in_port="DPRAM32_O5.O" name="DRAM_8O_32" out_port="B_DRAM.DO5_32"/>
                    <pack_pattern in_port="DPRAM32_O5.O" name="DRAM_DP_32_HI" out_port="B_DRAM.DO5_32"/>
                    <pack_pattern in_port="DPRAM32_O5.O" name="DRAM_DP_32_LO" out_port="B_DRAM.DO5_32"/>
                  </direct>
                  <direct input="DPRAM32_O6.O" name="DO6" output="B_DRAM.DO6_32">
                    <pack_pattern in_port="DPRAM32_O6.O" name="DRAM_8O_32" out_port="B_DRAM.DO6_32"/>
                    <pack_pattern in_port="DPRAM32_O6.O" name="DRAM_DP_32_HI" out_port="B_DRAM.DO6_32"/>
                    <pack_pattern in_port="DPRAM32_O6.O" name="DRAM_DP_32_LO" out_port="B_DRAM.DO6_32"/>
                  </direct>
                  <direct input="DPRAM32_O5.O" name="O5" output="B_DRAM.O5"/>
                  <direct input="DPRAM32_O6.O" name="O6" output="B_DRAM.O6"/>
                  <direct input="B_DRAM.A[4:0]" name="A_L" output="DPRAM32_O5.A[4:0]"/>
                  <direct input="B_DRAM.CLK" name="CLK_L" output="DPRAM32_O5.CLK"/>
                  <direct input="B_DRAM.DI1" name="DI" output="DPRAM32_O5.DI"/>
                  <direct input="B_DRAM.WA[4:0]" name="WA_L" output="DPRAM32_O5.WA[4:0]"/>
                  <direct input="B_DRAM.WE" name="WE_L" output="DPRAM32_O5.WE"/>
                  <direct input="B_DRAM.A[4:0]" name="A_U" output="DPRAM32_O6.A[4:0]"/>
                  <direct input="B_DRAM.CLK" name="CLK_U" output="DPRAM32_O6.CLK"/>
                  <direct input="B_DRAM.DI2" name="DI2" output="DPRAM32_O6.DI"/>
                  <direct input="B_DRAM.WA[4:0]" name="WA_U" output="DPRAM32_O6.WA[4:0]"/>
                  <direct input="B_DRAM.WE" name="WE_U" output="DPRAM32_O6.WE"/>
                </interconnect>
                <metadata>
                  <meta name="fasm_prefix">BLUT</meta>
                </metadata>
              </mode>
              <mode name="32_SINGLE_PORT">
                <pb_type blif_model=".subckt SPRAM32" name="SPRAM32_O6" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="5"/>
                  <input name="DI" num_pins="1"/>
                  <input name="WA" num_pins="5"/>
                  <input name="WE" num_pins="1"/>
                  <output name="O" num_pins="1"/>
                  <delay_matrix in_port="SPRAM32_O6.A" out_port="SPRAM32_O6.O" type="max">
    {iopath_A1_O5}
    {iopath_A2_O5}
    {iopath_A3_O5}
    {iopath_A4_O5}
    {iopath_A5_O5}
  </delay_matrix>
                  <T_setup clock="CLK" port="SPRAM32_O6.WA[0]" value="{setup_CLK_WA1}"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.WA[1]" value="{setup_CLK_WA2}"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.WA[2]" value="{setup_CLK_WA3}"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.WA[3]" value="{setup_CLK_WA4}"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.WA[4]" value="{setup_CLK_WA5}"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WA[0]" value="{hold_CLK_WA1}"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WA[1]" value="{hold_CLK_WA2}"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WA[2]" value="{hold_CLK_WA3}"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WA[3]" value="{hold_CLK_WA4}"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WA[4]" value="{hold_CLK_WA5}"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O5}" port="SPRAM32_O6.WA"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.WE" value="{setup_CLK_WE}"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WE" value="{hold_CLK_WE}"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O5}" port="SPRAM32_O6.WE"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.DI" value="{setup_CLK_DI1}"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.DI" value="{hold_CLK_DI1}"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O5}" port="SPRAM32_O6.DI"/>
                  <metadata>
                    <meta name="fasm_features">
      RAM
      SMALL
    </meta>
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                    <meta name="fasm_params">
       INIT[63:32] = INIT_00
       INIT[31:0] = INIT_ZERO
      </meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="SPRAM32_O6.O" name="DO6" output="B_DRAM.DO6_32">
                    <pack_pattern in_port="SPRAM32_O6.O" name="DRAM_QP_32" out_port="B_DRAM.DO6_32"/>
                  </direct>
                  <direct input="SPRAM32_O6.O" name="O6" output="B_DRAM.O6"/>
                  <direct input="B_DRAM.A[4:0]" name="A_U" output="SPRAM32_O6.A[4:0]"/>
                  <direct input="B_DRAM.CLK" name="CLK_U" output="SPRAM32_O6.CLK"/>
                  <direct input="B_DRAM.DI2" name="DI2" output="SPRAM32_O6.DI"/>
                  <direct input="B_DRAM.WA[4:0]" name="WA_U" output="SPRAM32_O6.WA[4:0]"/>
                  <direct input="B_DRAM.WE" name="WE_U" output="SPRAM32_O6.WE"/>
                </interconnect>
                <metadata>
                  <meta name="fasm_prefix">BLUT</meta>
                </metadata>
              </mode>
              <metadata>
                <meta name="type">block</meta>
                <meta name="subtype">ignore</meta>
              </metadata>
            </pb_type>
            <pb_type name="A_DRAM" num_pb="1">
              <clock name="CLK" num_pins="1"/>
              <input name="A" num_pins="6"/>
              <input name="DI1" num_pins="1"/>
              <input name="DI2" num_pins="1"/>
              <input name="WA" num_pins="8"/>
              <input name="WE" num_pins="1"/>
              <output name="DO1" num_pins="1"/>
              <output name="DO5_32" num_pins="1"/>
              <output name="DO6" num_pins="1"/>
              <output name="DO6_32" num_pins="1"/>
              <output name="O5" num_pins="1"/>
              <output name="O6" num_pins="1"/>
              <mode name="LUT">
                <!-- vim: set ai sw=1 ts=1 sta et: -->
                <!-- D6LUT, C6LUT, B6LUT, A6LUT == W6LUT
     A fracturable 6 input LUT. Can either be;
      - 2 * 5 input, 1 output LUT
      - 1 * 6 input, 1 output LUT
  -->
                <pb_type name="ALUT" num_pb="1">
                  <input name="A1" num_pins="1"/>
                  <input name="A2" num_pins="1"/>
                  <input name="A3" num_pins="1"/>
                  <input name="A4" num_pins="1"/>
                  <input name="A5" num_pins="1"/>
                  <input name="A6" num_pins="1"/>
                  <output name="O5" num_pins="1"/>
                  <output name="O6" num_pins="1"/>
                  <mode name="ALUT-LUT5_MUX">
                    <pb_type blif_model=".names" class="lut" name="A5LUT" num_pb="2">
                      <input name="in" num_pins="5" port_class="lut_in"/>
                      <output name="out" num_pins="1" port_class="lut_out"/>
                      <delay_matrix in_port="A5LUT.in" out_port="A5LUT.out" type="max">
      {iopath_A1_O5}
      {iopath_A2_O5}
      {iopath_A3_O5}
      {iopath_A4_O5}
      {iopath_A5_O5}
     </delay_matrix>
                      <delay_matrix in_port="A5LUT.in" out_port="A5LUT.out" type="min">
      {iopath_A1_O5}
      {iopath_A2_O5}
      {iopath_A3_O5}
      {iopath_A4_O5}
      {iopath_A5_O5}
     </delay_matrix>
                      <metadata>
                        <meta name="type">bel</meta>
                        <meta name="subtype">lut</meta>
                      </metadata>
                    </pb_type>
                    <pb_type blif_model=".subckt MUXF6" name="F6MUX" num_pb="1">
                      <input name="I0" num_pins="1"/>
                      <input name="I1" num_pins="1"/>
                      <input name="S" num_pins="1"/>
                      <output name="O" num_pins="1"/>
                      <delay_constant in_port="F6MUX.I0" max="10e-12" out_port="F6MUX.O"/>
                      <delay_constant in_port="F6MUX.I1" max="10e-12" out_port="F6MUX.O"/>
                      <delay_constant in_port="F6MUX.S" max="10e-12" out_port="F6MUX.O"/>
                      <metadata>
                        <meta name="type">bel</meta>
                        <meta name="subtype">mux</meta>
                      </metadata>
                    </pb_type>
                    <interconnect>
                      <!-- LUT5 (upper) -> O6 -->
                      <!-- LUT5 (lower) -> O5 -->
                      <!-- MUX used for LUT6 -->
                      <!-- LUT outputs -->
                      <direct input="ALUT.A1" name="ALUT_A1_0" output="A5LUT[0].in[0]"/>
                      <direct input="ALUT.A2" name="ALUT_A2_0" output="A5LUT[0].in[1]"/>
                      <direct input="ALUT.A3" name="ALUT_A3_0" output="A5LUT[0].in[2]"/>
                      <direct input="ALUT.A4" name="ALUT_A4_0" output="A5LUT[0].in[3]"/>
                      <direct input="ALUT.A5" name="ALUT_A5_0" output="A5LUT[0].in[4]"/>
                      <direct input="ALUT.A1" name="ALUT_A1_1" output="A5LUT[1].in[0]"/>
                      <direct input="ALUT.A2" name="ALUT_A2_1" output="A5LUT[1].in[1]"/>
                      <direct input="ALUT.A3" name="ALUT_A3_1" output="A5LUT[1].in[2]"/>
                      <direct input="ALUT.A4" name="ALUT_A4_1" output="A5LUT[1].in[3]"/>
                      <direct input="ALUT.A5" name="ALUT_A5_1" output="A5LUT[1].in[4]"/>
                      <direct input="A5LUT[0].out" name="O5" output="ALUT.O5">
                        <pack_pattern in_port="A5LUT[0].out" name="LUT_to_FF_FDSE" out_port="ALUT.O5"/>
                        <pack_pattern in_port="A5LUT[0].out" name="LUT_to_FF_FDRE" out_port="ALUT.O5"/>
                        <pack_pattern in_port="A5LUT[0].out" name="LUT_to_FF_FDCE" out_port="ALUT.O5"/>
                        <pack_pattern in_port="A5LUT[0].out" name="LUT_to_FF_FDPE" out_port="ALUT.O5"/>
                      </direct>
                      <mux input="A5LUT[1].out F6MUX.O" name="O6" output="ALUT.O6">
                        <pack_pattern in_port="A5LUT[1].out" name="LUT_to_FF_FDSE" out_port="ALUT.O6"/>
                        <pack_pattern in_port="A5LUT[1].out" name="LUT_to_FF_FDRE" out_port="ALUT.O6"/>
                        <pack_pattern in_port="A5LUT[1].out" name="LUT_to_FF_FDPE" out_port="ALUT.O6"/>
                        <pack_pattern in_port="A5LUT[1].out" name="LUT_to_FF_FDCE" out_port="ALUT.O6"/>
                        <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDSE" out_port="ALUT.O6"/>
                        <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDRE" out_port="ALUT.O6"/>
                        <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDPE" out_port="ALUT.O6"/>
                        <pack_pattern in_port="F6MUX.O" name="F6MUX_to_FF_FDCE" out_port="ALUT.O6"/>
                        <pack_pattern in_port="F6MUX.O" name="LUT5toLUT6" out_port="ALUT.O6"/>
                        <pack_pattern in_port="F6MUX.O" name="LUT5toLUT7" out_port="ALUT.O6"/>
                        <pack_pattern in_port="F6MUX.O" name="LUT5toLUT8" out_port="ALUT.O6"/>
                      </mux>
                      <direct input="A5LUT[0].out" name="F6MUX_I0" output="F6MUX.I0">
                        <pack_pattern in_port="A5LUT[0].out" name="LUT5toLUT6" out_port="F6MUX.I0"/>
                        <pack_pattern in_port="A5LUT[0].out" name="LUT5toLUT7" out_port="F6MUX.I0"/>
                        <pack_pattern in_port="A5LUT[0].out" name="LUT5toLUT8" out_port="F6MUX.I0"/>
                      </direct>
                      <direct input="A5LUT[1].out" name="F6MUX_I1" output="F6MUX.I1">
                        <pack_pattern in_port="A5LUT[1].out" name="LUT5toLUT6" out_port="F6MUX.I1"/>
                        <pack_pattern in_port="A5LUT[1].out" name="LUT5toLUT7" out_port="F6MUX.I1"/>
                        <pack_pattern in_port="A5LUT[1].out" name="LUT5toLUT8" out_port="F6MUX.I1"/>
                      </direct>
                      <direct input="ALUT.A6" name="F6MUX_S" output="F6MUX.S"/>
                    </interconnect>
                    <metadata>
                      <meta name="fasm_type">SPLIT_LUT</meta>
                      <meta name="fasm_lut">
       ALUT.INIT[31:0] = A5LUT[0]
       ALUT.INIT[63:32] = A5LUT[1]
     </meta>
                    </metadata>
                  </mode>
                  <metadata>
                    <meta name="type">block</meta>
                    <meta name="subtype">ignore</meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="A_DRAM.A[0]" name="A1" output="ALUT.A1"/>
                  <direct input="A_DRAM.A[1]" name="A2" output="ALUT.A2"/>
                  <direct input="A_DRAM.A[2]" name="A3" output="ALUT.A3"/>
                  <direct input="A_DRAM.A[3]" name="A4" output="ALUT.A4"/>
                  <direct input="A_DRAM.A[4]" name="A5" output="ALUT.A5"/>
                  <direct input="A_DRAM.A[5]" name="A6" output="ALUT.A6"/>
                  <direct input="ALUT.O5" name="O5" output="A_DRAM.O5"/>
                  <direct input="ALUT.O6" name="O6" output="A_DRAM.O6"/>
                </interconnect>
              </mode>
              <mode name="64_DUAL_PORT">
                <!-- Dual port 64x1 DRAM.  Used in 64x1 and 256x1 modes. -->
                <pb_type blif_model=".subckt DPRAM64" name="DPRAM64" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="6"/>
                  <input name="DI" num_pins="1"/>
                  <input name="WA" num_pins="6"/>
                  <input name="WA7" num_pins="1"/>
                  <input name="WA8" num_pins="1"/>
                  <input name="WE" num_pins="1"/>
                  <output name="O" num_pins="1"/>
                  <delay_matrix in_port="DPRAM64.A" out_port="DPRAM64.O" type="max">
    {iopath_A1_O6}
    {iopath_A2_O6}
    {iopath_A3_O6}
    {iopath_A4_O6}
    {iopath_A5_O6}
    {iopath_A6_O6}
  </delay_matrix>
                  <T_setup clock="CLK" port="DPRAM64.WA[0]" value="{setup_CLK_WA1}"/>
                  <T_setup clock="CLK" port="DPRAM64.WA[1]" value="{setup_CLK_WA2}"/>
                  <T_setup clock="CLK" port="DPRAM64.WA[2]" value="{setup_CLK_WA3}"/>
                  <T_setup clock="CLK" port="DPRAM64.WA[3]" value="{setup_CLK_WA4}"/>
                  <T_setup clock="CLK" port="DPRAM64.WA[4]" value="{setup_CLK_WA5}"/>
                  <T_setup clock="CLK" port="DPRAM64.WA[5]" value="{setup_CLK_WA6}"/>
                  <T_setup clock="CLK" port="DPRAM64.WA7" value="{setup_CLK_WA7}"/>
                  <T_setup clock="CLK" port="DPRAM64.WA8" value="{setup_CLK_WA8}"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[0]" value="{hold_CLK_WA1}"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[1]" value="{hold_CLK_WA2}"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[2]" value="{hold_CLK_WA3}"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[3]" value="{hold_CLK_WA4}"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[4]" value="{hold_CLK_WA5}"/>
                  <T_hold clock="CLK" port="DPRAM64.WA[5]" value="{hold_CLK_WA6}"/>
                  <T_hold clock="CLK" port="DPRAM64.WA7" value="{hold_CLK_WA7}"/>
                  <T_hold clock="CLK" port="DPRAM64.WA8" value="{hold_CLK_WA8}"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O6}" port="DPRAM64.WA"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O6}" port="DPRAM64.WA7"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O6}" port="DPRAM64.WA8"/>
                  <T_setup clock="CLK" port="DPRAM64.WE" value="{setup_CLK_WE}"/>
                  <T_hold clock="CLK" port="DPRAM64.WE" value="{hold_CLK_WE}"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O6}" port="DPRAM64.WE"/>
                  <T_setup clock="CLK" port="DPRAM64.DI" value="{setup_CLK_DI1}"/>
                  <T_hold clock="CLK" port="DPRAM64.DI" value="{hold_CLK_DI1}"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O6}" port="DPRAM64.DI"/>
                  <metadata>
                    <meta name="fasm_params">
      INIT[63:0] = INIT
    </meta>
                    <meta name="fasm_features">
      RAM
    </meta>
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="A_DRAM.DI1" name="DIPAS" output="A_DRAM.DO1"/>
                  <direct input="DPRAM64.O" name="DO6" output="A_DRAM.DO6"/>
                  <direct input="DPRAM64.O" name="O6" output="A_DRAM.O6"/>
                  <direct input="A_DRAM.A" name="A" output="DPRAM64.A"/>
                  <direct input="A_DRAM.CLK" name="CLK" output="DPRAM64.CLK"/>
                  <direct input="A_DRAM.DI1" name="DI" output="DPRAM64.DI">
                    <pack_pattern in_port="A_DRAM.DI1" name="DRAM_DP" out_port="DPRAM64.DI"/>
                  </direct>
                  <direct input="A_DRAM.WA[6]" name="WA7" output="DPRAM64.WA7"/>
                  <direct input="A_DRAM.WA[7]" name="WA8" output="DPRAM64.WA8"/>
                  <direct input="A_DRAM.WA[5:0]" name="WA" output="DPRAM64.WA[5:0]"/>
                  <direct input="A_DRAM.WE" name="WE" output="DPRAM64.WE"/>
                </interconnect>
                <metadata>
                  <meta name="fasm_prefix">ALUT</meta>
                </metadata>
              </mode>
              <mode name="32_DUAL_PORT">
                <pb_type blif_model=".subckt DPRAM32" name="DPRAM32_O6" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="5"/>
                  <input name="DI" num_pins="1"/>
                  <input name="WA" num_pins="5"/>
                  <input name="WE" num_pins="1"/>
                  <output name="O" num_pins="1"/>
                  <delay_matrix in_port="DPRAM32_O6.A" out_port="DPRAM32_O6.O" type="max">
    {iopath_A1_O5}
    {iopath_A2_O5}
    {iopath_A3_O5}
    {iopath_A4_O5}
    {iopath_A5_O5}
  </delay_matrix>
                  <T_setup clock="CLK" port="DPRAM32_O6.WA[0]" value="{setup_CLK_WA1}"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.WA[1]" value="{setup_CLK_WA2}"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.WA[2]" value="{setup_CLK_WA3}"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.WA[3]" value="{setup_CLK_WA4}"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.WA[4]" value="{setup_CLK_WA5}"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WA[0]" value="{hold_CLK_WA1}"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WA[1]" value="{hold_CLK_WA2}"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WA[2]" value="{hold_CLK_WA3}"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WA[3]" value="{hold_CLK_WA4}"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WA[4]" value="{hold_CLK_WA5}"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O5}" port="DPRAM32_O6.WA"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.WE" value="{setup_CLK_WE}"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.WE" value="{hold_CLK_WE}"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O5}" port="DPRAM32_O6.WE"/>
                  <T_setup clock="CLK" port="DPRAM32_O6.DI" value="{setup_CLK_DI1}"/>
                  <T_hold clock="CLK" port="DPRAM32_O6.DI" value="{hold_CLK_DI1}"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O5}" port="DPRAM32_O6.DI"/>
                  <metadata>
                    <meta name="fasm_features">
      RAM
      SMALL
    </meta>
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                    <meta name="fasm_params">
       INIT[63:32] = INIT_00
      </meta>
                  </metadata>
                </pb_type>
                <pb_type blif_model=".subckt DPRAM32" name="DPRAM32_O5" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="5"/>
                  <input name="DI" num_pins="1"/>
                  <input name="WA" num_pins="5"/>
                  <input name="WE" num_pins="1"/>
                  <output name="O" num_pins="1"/>
                  <delay_matrix in_port="DPRAM32_O5.A" out_port="DPRAM32_O5.O" type="max">
    {iopath_A1_O5}
    {iopath_A2_O5}
    {iopath_A3_O5}
    {iopath_A4_O5}
    {iopath_A5_O5}
  </delay_matrix>
                  <T_setup clock="CLK" port="DPRAM32_O5.WA[0]" value="{setup_CLK_WA1}"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.WA[1]" value="{setup_CLK_WA2}"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.WA[2]" value="{setup_CLK_WA3}"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.WA[3]" value="{setup_CLK_WA4}"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.WA[4]" value="{setup_CLK_WA5}"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WA[0]" value="{hold_CLK_WA1}"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WA[1]" value="{hold_CLK_WA2}"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WA[2]" value="{hold_CLK_WA3}"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WA[3]" value="{hold_CLK_WA4}"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WA[4]" value="{hold_CLK_WA5}"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O5}" port="DPRAM32_O5.WA"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.WE" value="{setup_CLK_WE}"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.WE" value="{hold_CLK_WE}"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O5}" port="DPRAM32_O5.WE"/>
                  <T_setup clock="CLK" port="DPRAM32_O5.DI" value="{setup_CLK_DI1}"/>
                  <T_hold clock="CLK" port="DPRAM32_O5.DI" value="{hold_CLK_DI1}"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O5}" port="DPRAM32_O5.DI"/>
                  <metadata>
                    <meta name="fasm_features">
      RAM
      SMALL
    </meta>
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                    <meta name="fasm_params">
       INIT[31:0] = INIT_00
      </meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <!-- upper -->
                  <!-- lower -->
                  <direct input="DPRAM32_O5.O" name="DO5" output="A_DRAM.DO5_32">
                    <pack_pattern in_port="DPRAM32_O5.O" name="DRAM_8O_32" out_port="A_DRAM.DO5_32"/>
                    <pack_pattern in_port="DPRAM32_O5.O" name="DRAM_DP_32_HI" out_port="A_DRAM.DO5_32"/>
                    <pack_pattern in_port="DPRAM32_O5.O" name="DRAM_DP_32_LO" out_port="A_DRAM.DO5_32"/>
                  </direct>
                  <direct input="DPRAM32_O6.O" name="DO6" output="A_DRAM.DO6_32">
                    <pack_pattern in_port="DPRAM32_O6.O" name="DRAM_8O_32" out_port="A_DRAM.DO6_32"/>
                    <pack_pattern in_port="DPRAM32_O6.O" name="DRAM_DP_32_HI" out_port="A_DRAM.DO6_32"/>
                    <pack_pattern in_port="DPRAM32_O6.O" name="DRAM_DP_32_LO" out_port="A_DRAM.DO6_32"/>
                  </direct>
                  <direct input="DPRAM32_O5.O" name="O5" output="A_DRAM.O5"/>
                  <direct input="DPRAM32_O6.O" name="O6" output="A_DRAM.O6"/>
                  <direct input="A_DRAM.A[4:0]" name="A_L" output="DPRAM32_O5.A[4:0]"/>
                  <direct input="A_DRAM.CLK" name="CLK_L" output="DPRAM32_O5.CLK"/>
                  <direct input="A_DRAM.DI1" name="DI" output="DPRAM32_O5.DI"/>
                  <direct input="A_DRAM.WA[4:0]" name="WA_L" output="DPRAM32_O5.WA[4:0]"/>
                  <direct input="A_DRAM.WE" name="WE_L" output="DPRAM32_O5.WE"/>
                  <direct input="A_DRAM.A[4:0]" name="A_U" output="DPRAM32_O6.A[4:0]"/>
                  <direct input="A_DRAM.CLK" name="CLK_U" output="DPRAM32_O6.CLK"/>
                  <direct input="A_DRAM.DI2" name="DI2" output="DPRAM32_O6.DI"/>
                  <direct input="A_DRAM.WA[4:0]" name="WA_U" output="DPRAM32_O6.WA[4:0]"/>
                  <direct input="A_DRAM.WE" name="WE_U" output="DPRAM32_O6.WE"/>
                </interconnect>
                <metadata>
                  <meta name="fasm_prefix">ALUT</meta>
                </metadata>
              </mode>
              <mode name="32_SINGLE_PORT">
                <pb_type blif_model=".subckt SPRAM32" name="SPRAM32_O6" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="5"/>
                  <input name="DI" num_pins="1"/>
                  <input name="WA" num_pins="5"/>
                  <input name="WE" num_pins="1"/>
                  <output name="O" num_pins="1"/>
                  <delay_matrix in_port="SPRAM32_O6.A" out_port="SPRAM32_O6.O" type="max">
    {iopath_A1_O5}
    {iopath_A2_O5}
    {iopath_A3_O5}
    {iopath_A4_O5}
    {iopath_A5_O5}
  </delay_matrix>
                  <T_setup clock="CLK" port="SPRAM32_O6.WA[0]" value="{setup_CLK_WA1}"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.WA[1]" value="{setup_CLK_WA2}"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.WA[2]" value="{setup_CLK_WA3}"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.WA[3]" value="{setup_CLK_WA4}"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.WA[4]" value="{setup_CLK_WA5}"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WA[0]" value="{hold_CLK_WA1}"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WA[1]" value="{hold_CLK_WA2}"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WA[2]" value="{hold_CLK_WA3}"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WA[3]" value="{hold_CLK_WA4}"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WA[4]" value="{hold_CLK_WA5}"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O5}" port="SPRAM32_O6.WA"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.WE" value="{setup_CLK_WE}"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.WE" value="{hold_CLK_WE}"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O5}" port="SPRAM32_O6.WE"/>
                  <T_setup clock="CLK" port="SPRAM32_O6.DI" value="{setup_CLK_DI1}"/>
                  <T_hold clock="CLK" port="SPRAM32_O6.DI" value="{hold_CLK_DI1}"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O5}" port="SPRAM32_O6.DI"/>
                  <metadata>
                    <meta name="fasm_features">
      RAM
      SMALL
    </meta>
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                    <meta name="fasm_params">
       INIT[63:32] = INIT_00
       INIT[31:0] = INIT_ZERO
      </meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="SPRAM32_O6.O" name="DO6" output="A_DRAM.DO6_32">
                    <pack_pattern in_port="SPRAM32_O6.O" name="DRAM_QP_32" out_port="A_DRAM.DO6_32"/>
                  </direct>
                  <direct input="SPRAM32_O6.O" name="O6" output="A_DRAM.O6"/>
                  <direct input="A_DRAM.A[4:0]" name="A_U" output="SPRAM32_O6.A[4:0]"/>
                  <direct input="A_DRAM.CLK" name="CLK_U" output="SPRAM32_O6.CLK"/>
                  <direct input="A_DRAM.DI2" name="DI2" output="SPRAM32_O6.DI"/>
                  <direct input="A_DRAM.WA[4:0]" name="WA_U" output="SPRAM32_O6.WA[4:0]"/>
                  <direct input="A_DRAM.WE" name="WE_U" output="SPRAM32_O6.WE"/>
                </interconnect>
                <metadata>
                  <meta name="fasm_prefix">ALUT</meta>
                </metadata>
              </mode>
              <metadata>
                <meta name="type">block</meta>
                <meta name="subtype">ignore</meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".subckt MUXF7" name="F7AMUX" num_pb="1">
              <input name="I0" num_pins="1"/>
              <input name="I1" num_pins="1"/>
              <input name="S" num_pins="1"/>
              <output name="O" num_pins="1"/>
              <delay_constant in_port="F7AMUX.I0" max="{iopath_0_OUT}" out_port="F7AMUX.O"/>
              <delay_constant in_port="F7AMUX.I1" max="{iopath_1_OUT}" out_port="F7AMUX.O"/>
              <delay_constant in_port="F7AMUX.S" max="{iopath_S0_OUT}" out_port="F7AMUX.O"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">mux</meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".subckt MUXF7" name="F7BMUX" num_pb="1">
              <input name="I0" num_pins="1"/>
              <input name="I1" num_pins="1"/>
              <input name="S" num_pins="1"/>
              <output name="O" num_pins="1"/>
              <delay_constant in_port="F7BMUX.I0" max="{iopath_0_OUT}" out_port="F7BMUX.O"/>
              <delay_constant in_port="F7BMUX.I1" max="{iopath_1_OUT}" out_port="F7BMUX.O"/>
              <delay_constant in_port="F7BMUX.S" max="{iopath_S0_OUT}" out_port="F7BMUX.O"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">mux</meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".subckt MUXF8" name="F8MUX" num_pb="1">
              <input name="I0" num_pins="1"/>
              <input name="I1" num_pins="1"/>
              <input name="S" num_pins="1"/>
              <output name="O" num_pins="1"/>
              <delay_constant in_port="F8MUX.I0" max="{iopath_0_OUT}" out_port="F8MUX.O"/>
              <delay_constant in_port="F8MUX.I1" max="{iopath_1_OUT}" out_port="F8MUX.O"/>
              <delay_constant in_port="F8MUX.S" max="{iopath_S0_OUT}" out_port="F8MUX.O"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">mux</meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".subckt DRAM_8_OUTPUT_STUB" name="DRAM_8_OUTPUT_STUB" num_pb="1">
              <input name="DOA0" num_pins="1"/>
              <input name="DOA1" num_pins="1"/>
              <input name="DOB0" num_pins="1"/>
              <input name="DOB1" num_pins="1"/>
              <input name="DOC0" num_pins="1"/>
              <input name="DOC1" num_pins="1"/>
              <input name="DOD0" num_pins="1"/>
              <input name="DOD1" num_pins="1"/>
              <output name="DOA0_OUT" num_pins="1"/>
              <output name="DOA1_OUT" num_pins="1"/>
              <output name="DOB0_OUT" num_pins="1"/>
              <output name="DOB1_OUT" num_pins="1"/>
              <output name="DOC0_OUT" num_pins="1"/>
              <output name="DOC1_OUT" num_pins="1"/>
              <output name="DOD0_OUT" num_pins="1"/>
              <output name="DOD1_OUT" num_pins="1"/>
              <delay_constant in_port="DRAM_8_OUTPUT_STUB.DOA0" max="0" out_port="DRAM_8_OUTPUT_STUB.DOA0_OUT"/>
              <delay_constant in_port="DRAM_8_OUTPUT_STUB.DOA1" max="0" out_port="DRAM_8_OUTPUT_STUB.DOA1_OUT"/>
              <delay_constant in_port="DRAM_8_OUTPUT_STUB.DOB0" max="0" out_port="DRAM_8_OUTPUT_STUB.DOB0_OUT"/>
              <delay_constant in_port="DRAM_8_OUTPUT_STUB.DOB1" max="0" out_port="DRAM_8_OUTPUT_STUB.DOB1_OUT"/>
              <delay_constant in_port="DRAM_8_OUTPUT_STUB.DOC0" max="0" out_port="DRAM_8_OUTPUT_STUB.DOC0_OUT"/>
              <delay_constant in_port="DRAM_8_OUTPUT_STUB.DOC1" max="0" out_port="DRAM_8_OUTPUT_STUB.DOC1_OUT"/>
              <delay_constant in_port="DRAM_8_OUTPUT_STUB.DOD0" max="0" out_port="DRAM_8_OUTPUT_STUB.DOD0_OUT"/>
              <delay_constant in_port="DRAM_8_OUTPUT_STUB.DOD1" max="0" out_port="DRAM_8_OUTPUT_STUB.DOD1_OUT"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">blackbox</meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".subckt DRAM_4_OUTPUT_STUB" name="DRAM_4_OUTPUT_STUB" num_pb="2">
              <input name="DOA" num_pins="1"/>
              <input name="DOB" num_pins="1"/>
              <input name="DOC" num_pins="1"/>
              <input name="DOD" num_pins="1"/>
              <output name="DOA_OUT" num_pins="1"/>
              <output name="DOB_OUT" num_pins="1"/>
              <output name="DOC_OUT" num_pins="1"/>
              <output name="DOD_OUT" num_pins="1"/>
              <delay_constant in_port="DRAM_4_OUTPUT_STUB.DOA" max="0" out_port="DRAM_4_OUTPUT_STUB.DOA_OUT"/>
              <delay_constant in_port="DRAM_4_OUTPUT_STUB.DOB" max="0" out_port="DRAM_4_OUTPUT_STUB.DOB_OUT"/>
              <delay_constant in_port="DRAM_4_OUTPUT_STUB.DOC" max="0" out_port="DRAM_4_OUTPUT_STUB.DOC_OUT"/>
              <delay_constant in_port="DRAM_4_OUTPUT_STUB.DOD" max="0" out_port="DRAM_4_OUTPUT_STUB.DOD_OUT"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">blackbox</meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".subckt DRAM_2_OUTPUT_STUB" name="DRAM_2_OUTPUT_STUB" num_pb="6">
              <input name="DPO" num_pins="1"/>
              <input name="SPO" num_pins="1"/>
              <output name="DPO_OUT" num_pins="1"/>
              <output name="SPO_OUT" num_pins="1"/>
              <delay_constant in_port="DRAM_2_OUTPUT_STUB.DPO" max="0" out_port="DRAM_2_OUTPUT_STUB.DPO_OUT"/>
              <delay_constant in_port="DRAM_2_OUTPUT_STUB.SPO" max="0" out_port="DRAM_2_OUTPUT_STUB.SPO_OUT"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">blackbox</meta>
              </metadata>
            </pb_type>
            <pb_type name="WE_MUX" num_pb="1">
              <input name="CE" num_pins="1"/>
              <input name="WE" num_pins="1"/>
              <output name="WE_OUT" num_pins="1"/>
              <pb_type name="EXTRA_WE_EDGE" num_pb="1">
                <input name="WE" num_pins="1"/>
                <output name="WE_OUT" num_pins="1"/>
                <interconnect>
                  <direct input="EXTRA_WE_EDGE.WE" name="EDGE" output="EXTRA_WE_EDGE.WE_OUT"/>
                </interconnect>
              </pb_type>
              <interconnect>
                <direct input="WE_MUX.WE" name="WE_IN_TO_EDGE" output="EXTRA_WE_EDGE.WE"/>
                <mux input="WE_MUX.CE EXTRA_WE_EDGE.WE_OUT" name="WE_MUX" output="WE_MUX.WE_OUT">
                  <metadata>
                    <meta name="fasm_mux">
          WE_MUX.CE = WEMUX.CE
          EXTRA_WE_EDGE.WE_OUT = NULL
        </meta>
                  </metadata>
                </mux>
              </interconnect>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">routing</meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".subckt DI64_STUB" name="DI64_STUB" num_pb="3">
              <input name="DI" num_pins="1"/>
              <output name="DO" num_pins="1"/>
              <delay_constant in_port="DI64_STUB.DI" max="0" out_port="DI64_STUB.DO"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">blackbox</meta>
              </metadata>
            </pb_type>
            <interconnect>
              <!-- The DLUT must be in RAM-mode for any of the RAM's to work.
            As a corollary, a DRAM requires the clock, so only turn on the
            DRAM if the clock is also connected.
          -->
              <!-- W Address lines come in on the DLUT pins and go to all the LUTs.
            -->
              <!-- WA7 and WA8 should only be used in this mode if using 256x1S,
             which consumes the entire slice. -->
              <!-- The DI64_STUB's enforce the required that in the DPO RAM64 case,
            the SPO RAM64 **must** use the same site pin as the DPO RAM64.
          -->
              <!-- DI1 inputs -->
              <!-- DI2 inputs -->
              <!-- WE inputs -->
              <!-- Outputs -->
              <!-- 32 bits, upper half, interleaved -->
              <!-- 32 bits, lower half, interleaved -->
              <!-- 64 bits -->
              <!-- F7AMUX inputs -->
              <!-- F7BMUX inputs -->
              <!-- F8MUX inputs -->
              <direct input="SLICEM_MODES.A1" name="A1" output="A_DRAM.A[0]"/>
              <direct input="SLICEM_MODES.A2" name="A2" output="A_DRAM.A[1]"/>
              <direct input="SLICEM_MODES.A3" name="A3" output="A_DRAM.A[2]"/>
              <direct input="SLICEM_MODES.A4" name="A4" output="A_DRAM.A[3]"/>
              <direct input="SLICEM_MODES.A5" name="A5" output="A_DRAM.A[4]"/>
              <direct input="SLICEM_MODES.A6" name="A6" output="A_DRAM.A[5]"/>
              <direct input="SLICEM_MODES.CLK" name="AMEMCLK" output="A_DRAM.CLK">
                <metadata>
                  <meta name="fasm_mux">
              SLICEM_MODES.CLK = DLUT.RAM
            </meta>
                </metadata>
              </direct>
              <mux input="SLICEM_MODES.DI DI64_STUB[2].DO SLICEM_MODES.BI SLICEM_MODES.AI" name="ADI1MUX" output="A_DRAM.DI1">
                <metadata>
                  <meta name="fasm_mux">
              SLICEM_MODES.DI = ALUT.DI1MUX.BDI1_BMC31,BLUT.DI1MUX.DI_CMC31
              DI64_STUB[2].DO = ALUT.DI1MUX.BDI1_BMC31
              SLICEM_MODES.BI = ALUT.DI1MUX.BDI1_BMC31,BLUT.DI1MUX.BI
              SLICEM_MODES.AI = ALUT.DI1MUX.AI
            </meta>
                </metadata>
                <pack_pattern in_port="DI64_STUB[2].DO" name="DRAM_DP" out_port="A_DRAM.DI1"/>
              </mux>
              <direct input="SLICEM_MODES.AX" name="A_DI2" output="A_DRAM.DI2"/>
              <direct input="SLICEM_MODES.D1" name="WA1" output="A_DRAM.WA[0]"/>
              <direct input="SLICEM_MODES.D2" name="WA2" output="A_DRAM.WA[1]"/>
              <direct input="SLICEM_MODES.D3" name="WA3" output="A_DRAM.WA[2]"/>
              <direct input="SLICEM_MODES.D4" name="WA4" output="A_DRAM.WA[3]"/>
              <direct input="SLICEM_MODES.D5" name="WA5" output="A_DRAM.WA[4]"/>
              <direct input="SLICEM_MODES.D6" name="WA6" output="A_DRAM.WA[5]"/>
              <direct input="SLICEM_MODES.WA7" name="A_WA7" output="A_DRAM.WA[6]"/>
              <direct input="SLICEM_MODES.WA8" name="A_WA8" output="A_DRAM.WA[7]"/>
              <direct input="WE_MUX.WE_OUT" name="WE1" output="A_DRAM.WE"/>
              <direct input="SLICEM_MODES.B1" name="B1" output="B_DRAM.A[0]"/>
              <direct input="SLICEM_MODES.B2" name="B2" output="B_DRAM.A[1]"/>
              <direct input="SLICEM_MODES.B3" name="B3" output="B_DRAM.A[2]"/>
              <direct input="SLICEM_MODES.B4" name="B4" output="B_DRAM.A[3]"/>
              <direct input="SLICEM_MODES.B5" name="B5" output="B_DRAM.A[4]"/>
              <direct input="SLICEM_MODES.B6" name="B6" output="B_DRAM.A[5]"/>
              <direct input="SLICEM_MODES.CLK" name="BMEMCLK" output="B_DRAM.CLK">
                <metadata>
                  <meta name="fasm_mux">
              SLICEM_MODES.CLK = DLUT.RAM
            </meta>
                </metadata>
              </direct>
              <mux input="SLICEM_MODES.DI DI64_STUB[1].DO SLICEM_MODES.BI" name="BDI1MUX" output="B_DRAM.DI1">
                <metadata>
                  <meta name="fasm_mux">
              SLICEM_MODES.DI = BLUT.DI1MUX.DI_CMC31
              DI64_STUB[1].DO = BLUT.DI1MUX.DI_CMC31
              SLICEM_MODES.BI = BLUT.DI1MUX.BI
            </meta>
                </metadata>
              </mux>
              <direct input="SLICEM_MODES.BX" name="B_DI2" output="B_DRAM.DI2"/>
              <direct input="SLICEM_MODES.D1" name="WB1" output="B_DRAM.WA[0]"/>
              <direct input="SLICEM_MODES.D2" name="WB2" output="B_DRAM.WA[1]"/>
              <direct input="SLICEM_MODES.D3" name="WB3" output="B_DRAM.WA[2]"/>
              <direct input="SLICEM_MODES.D4" name="WB4" output="B_DRAM.WA[3]"/>
              <direct input="SLICEM_MODES.D5" name="WB5" output="B_DRAM.WA[4]"/>
              <direct input="SLICEM_MODES.D6" name="WB6" output="B_DRAM.WA[5]"/>
              <direct input="SLICEM_MODES.WA7" name="B_WA7" output="B_DRAM.WA[6]"/>
              <direct input="SLICEM_MODES.WA8" name="B_WA8" output="B_DRAM.WA[7]"/>
              <direct input="WE_MUX.WE_OUT" name="WE2" output="B_DRAM.WE"/>
              <direct input="SLICEM_MODES.C1" name="C1" output="C_DRAM.A[0]"/>
              <direct input="SLICEM_MODES.C2" name="C2" output="C_DRAM.A[1]"/>
              <direct input="SLICEM_MODES.C3" name="C3" output="C_DRAM.A[2]"/>
              <direct input="SLICEM_MODES.C4" name="C4" output="C_DRAM.A[3]"/>
              <direct input="SLICEM_MODES.C5" name="C5" output="C_DRAM.A[4]"/>
              <direct input="SLICEM_MODES.C6" name="C6" output="C_DRAM.A[5]"/>
              <direct input="SLICEM_MODES.CLK" name="CMEMCLK" output="C_DRAM.CLK">
                <metadata>
                  <meta name="fasm_mux">
              SLICEM_MODES.CLK = DLUT.RAM
            </meta>
                </metadata>
              </direct>
              <mux input="SLICEM_MODES.DI DI64_STUB[0].DO SLICEM_MODES.CI" name="CDI1MUX" output="C_DRAM.DI1">
                <metadata>
                  <meta name="fasm_mux">
              SLICEM_MODES.DI = CLUT.DI1MUX.DI_DMC31
              DI64_STUB[0].DO = CLUT.DI1MUX.DI_DMC31
              SLICEM_MODES.CI = CLUT.DI1MUX.CI
            </meta>
                </metadata>
                <pack_pattern in_port="DI64_STUB[0].DO" name="DRAM_DP" out_port="C_DRAM.DI1"/>
              </mux>
              <direct input="SLICEM_MODES.CX" name="C_DI2" output="C_DRAM.DI2"/>
              <direct input="SLICEM_MODES.D1" name="WC1" output="C_DRAM.WA[0]"/>
              <direct input="SLICEM_MODES.D2" name="WC2" output="C_DRAM.WA[1]"/>
              <direct input="SLICEM_MODES.D3" name="WC3" output="C_DRAM.WA[2]"/>
              <direct input="SLICEM_MODES.D4" name="WC4" output="C_DRAM.WA[3]"/>
              <direct input="SLICEM_MODES.D5" name="WC5" output="C_DRAM.WA[4]"/>
              <direct input="SLICEM_MODES.D6" name="WC6" output="C_DRAM.WA[5]"/>
              <direct input="SLICEM_MODES.WA7" name="C_WA7" output="C_DRAM.WA[6]"/>
              <direct input="SLICEM_MODES.WA8" name="C_WA8" output="C_DRAM.WA[7]"/>
              <direct input="WE_MUX.WE_OUT" name="WE3" output="C_DRAM.WE"/>
              <direct input="SLICEM_MODES.DI" name="CI_STUB" output="DI64_STUB[0].DI"/>
              <direct input="SLICEM_MODES.DI" name="BI_STUB" output="DI64_STUB[1].DI"/>
              <direct input="B_DRAM.DO1" name="AI_STUB" output="DI64_STUB[2].DI"/>
              <direct input="C_DRAM.DO6_32" name="DPO_0" output="DRAM_2_OUTPUT_STUB[0].DPO">
                <pack_pattern in_port="C_DRAM.DO6_32" name="DRAM_DP_32_HI" out_port="DRAM_2_OUTPUT_STUB[0].DPO"/>
              </direct>
              <direct input="D_DRAM.SO6_32" name="SPO_0" output="DRAM_2_OUTPUT_STUB[0].SPO">
                <pack_pattern in_port="D_DRAM.SO6_32" name="DRAM_DP_32_HI" out_port="DRAM_2_OUTPUT_STUB[0].SPO"/>
              </direct>
              <direct input="C_DRAM.DO5_32" name="DPO_1" output="DRAM_2_OUTPUT_STUB[1].DPO">
                <pack_pattern in_port="C_DRAM.DO5_32" name="DRAM_DP_32_HI" out_port="DRAM_2_OUTPUT_STUB[1].DPO"/>
              </direct>
              <direct input="D_DRAM.SO5_32" name="SPO_1" output="DRAM_2_OUTPUT_STUB[1].SPO">
                <pack_pattern in_port="D_DRAM.SO5_32" name="DRAM_DP_32_HI" out_port="DRAM_2_OUTPUT_STUB[1].SPO"/>
              </direct>
              <direct input="A_DRAM.DO6_32" name="DPO_2" output="DRAM_2_OUTPUT_STUB[2].DPO">
                <pack_pattern in_port="A_DRAM.DO6_32" name="DRAM_DP_32_LO" out_port="DRAM_2_OUTPUT_STUB[2].DPO"/>
              </direct>
              <direct input="B_DRAM.DO6_32" name="SPO_2" output="DRAM_2_OUTPUT_STUB[2].SPO">
                <pack_pattern in_port="B_DRAM.DO6_32" name="DRAM_DP_32_LO" out_port="DRAM_2_OUTPUT_STUB[2].SPO"/>
              </direct>
              <direct input="A_DRAM.DO5_32" name="DPO_3" output="DRAM_2_OUTPUT_STUB[3].DPO">
                <pack_pattern in_port="A_DRAM.DO5_32" name="DRAM_DP_32_LO" out_port="DRAM_2_OUTPUT_STUB[3].DPO"/>
              </direct>
              <direct input="B_DRAM.DO5_32" name="SPO_3" output="DRAM_2_OUTPUT_STUB[3].SPO">
                <pack_pattern in_port="B_DRAM.DO5_32" name="DRAM_DP_32_LO" out_port="DRAM_2_OUTPUT_STUB[3].SPO"/>
              </direct>
              <direct input="C_DRAM.DO6" name="DPO_4" output="DRAM_2_OUTPUT_STUB[4].DPO">
                <pack_pattern in_port="C_DRAM.DO6" name="DRAM_DP" out_port="DRAM_2_OUTPUT_STUB[4].DPO"/>
              </direct>
              <direct input="D_DRAM.SO6" name="SPO_4" output="DRAM_2_OUTPUT_STUB[4].SPO">
                <pack_pattern in_port="D_DRAM.SO6" name="DRAM_DP" out_port="DRAM_2_OUTPUT_STUB[4].SPO"/>
              </direct>
              <direct input="A_DRAM.DO6" name="DPO_5" output="DRAM_2_OUTPUT_STUB[5].DPO">
                <pack_pattern in_port="A_DRAM.DO6" name="DRAM_DP" out_port="DRAM_2_OUTPUT_STUB[5].DPO"/>
              </direct>
              <direct input="B_DRAM.DO6" name="SPO_5" output="DRAM_2_OUTPUT_STUB[5].SPO">
                <pack_pattern in_port="B_DRAM.DO6" name="DRAM_DP" out_port="DRAM_2_OUTPUT_STUB[5].SPO"/>
              </direct>
              <direct input="A_DRAM.DO6_32" name="DOA32" output="DRAM_4_OUTPUT_STUB[0].DOA">
                <pack_pattern in_port="A_DRAM.DO6_32" name="DRAM_QP_32" out_port="DRAM_4_OUTPUT_STUB[0].DOA"/>
              </direct>
              <direct input="B_DRAM.DO6_32" name="DOB32" output="DRAM_4_OUTPUT_STUB[0].DOB">
                <pack_pattern in_port="B_DRAM.DO6_32" name="DRAM_QP_32" out_port="DRAM_4_OUTPUT_STUB[0].DOB"/>
              </direct>
              <direct input="C_DRAM.DO6_32" name="DOC32" output="DRAM_4_OUTPUT_STUB[0].DOC">
                <pack_pattern in_port="C_DRAM.DO6_32" name="DRAM_QP_32" out_port="DRAM_4_OUTPUT_STUB[0].DOC"/>
              </direct>
              <direct input="D_DRAM.SO6_32" name="DOD32" output="DRAM_4_OUTPUT_STUB[0].DOD">
                <pack_pattern in_port="D_DRAM.SO6_32" name="DRAM_QP_32" out_port="DRAM_4_OUTPUT_STUB[0].DOD"/>
              </direct>
              <direct input="A_DRAM.DO6" name="DOA" output="DRAM_4_OUTPUT_STUB[1].DOA">
                <pack_pattern in_port="A_DRAM.DO6" name="DRAM_QP" out_port="DRAM_4_OUTPUT_STUB[1].DOA"/>
              </direct>
              <direct input="B_DRAM.DO6" name="DOB" output="DRAM_4_OUTPUT_STUB[1].DOB">
                <pack_pattern in_port="B_DRAM.DO6" name="DRAM_QP" out_port="DRAM_4_OUTPUT_STUB[1].DOB"/>
              </direct>
              <direct input="C_DRAM.DO6" name="DOC" output="DRAM_4_OUTPUT_STUB[1].DOC">
                <pack_pattern in_port="C_DRAM.DO6" name="DRAM_QP" out_port="DRAM_4_OUTPUT_STUB[1].DOC"/>
              </direct>
              <direct input="D_DRAM.SO6" name="DOD" output="DRAM_4_OUTPUT_STUB[1].DOD">
                <pack_pattern in_port="D_DRAM.SO6" name="DRAM_QP" out_port="DRAM_4_OUTPUT_STUB[1].DOD"/>
              </direct>
              <direct input="A_DRAM.DO5_32" name="DOA32_LO" output="DRAM_8_OUTPUT_STUB.DOA0">
                <pack_pattern in_port="A_DRAM.DO5_32" name="DRAM_8O_32" out_port="DRAM_8_OUTPUT_STUB.DOA0"/>
              </direct>
              <direct input="A_DRAM.DO6_32" name="DOA32_HI" output="DRAM_8_OUTPUT_STUB.DOA1">
                <pack_pattern in_port="A_DRAM.DO6_32" name="DRAM_8O_32" out_port="DRAM_8_OUTPUT_STUB.DOA1"/>
              </direct>
              <direct input="B_DRAM.DO5_32" name="DOB32_LO" output="DRAM_8_OUTPUT_STUB.DOB0">
                <pack_pattern in_port="B_DRAM.DO5_32" name="DRAM_8O_32" out_port="DRAM_8_OUTPUT_STUB.DOB0"/>
              </direct>
              <direct input="B_DRAM.DO6_32" name="DOB32_HI" output="DRAM_8_OUTPUT_STUB.DOB1">
                <pack_pattern in_port="B_DRAM.DO6_32" name="DRAM_8O_32" out_port="DRAM_8_OUTPUT_STUB.DOB1"/>
              </direct>
              <direct input="C_DRAM.DO5_32" name="DOC32_LO" output="DRAM_8_OUTPUT_STUB.DOC0">
                <pack_pattern in_port="C_DRAM.DO5_32" name="DRAM_8O_32" out_port="DRAM_8_OUTPUT_STUB.DOC0"/>
              </direct>
              <direct input="C_DRAM.DO6_32" name="DOC32_HI" output="DRAM_8_OUTPUT_STUB.DOC1">
                <pack_pattern in_port="C_DRAM.DO6_32" name="DRAM_8O_32" out_port="DRAM_8_OUTPUT_STUB.DOC1"/>
              </direct>
              <direct input="D_DRAM.SO5_32" name="DOD32_LO" output="DRAM_8_OUTPUT_STUB.DOD0">
                <pack_pattern in_port="D_DRAM.SO5_32" name="DRAM_8O_32" out_port="DRAM_8_OUTPUT_STUB.DOD0"/>
              </direct>
              <direct input="D_DRAM.SO6_32" name="DOD32_HI" output="DRAM_8_OUTPUT_STUB.DOD1">
                <pack_pattern in_port="D_DRAM.SO6_32" name="DRAM_8O_32" out_port="DRAM_8_OUTPUT_STUB.DOD1"/>
              </direct>
              <direct input="SLICEM_MODES.D1" name="D1" output="D_DRAM.A[0]"/>
              <direct input="SLICEM_MODES.D2" name="D2" output="D_DRAM.A[1]"/>
              <direct input="SLICEM_MODES.D3" name="D3" output="D_DRAM.A[2]"/>
              <direct input="SLICEM_MODES.D4" name="D4" output="D_DRAM.A[3]"/>
              <direct input="SLICEM_MODES.D5" name="D5" output="D_DRAM.A[4]"/>
              <direct input="SLICEM_MODES.D6" name="D6" output="D_DRAM.A[5]"/>
              <direct input="SLICEM_MODES.CLK" name="DMEMCLK" output="D_DRAM.CLK"/>
              <direct input="SLICEM_MODES.DI" name="D_DI1" output="D_DRAM.DI1"/>
              <direct input="SLICEM_MODES.DX" name="D_DI2" output="D_DRAM.DI2"/>
              <direct input="SLICEM_MODES.WA7" name="D_WA7" output="D_DRAM.WA7"/>
              <direct input="SLICEM_MODES.WA8" name="D_WA8" output="D_DRAM.WA8"/>
              <direct input="WE_MUX.WE_OUT" name="WE4" output="D_DRAM.WE"/>
              <direct input="B_DRAM.DO6" name="F7AMUX_I0" output="F7AMUX.I0">
                <pack_pattern in_port="B_DRAM.DO6" name="DRAM256" out_port="F7AMUX.I0"/>
              </direct>
              <direct input="A_DRAM.DO6" name="F7AMUX_I1" output="F7AMUX.I1">
                <pack_pattern in_port="A_DRAM.DO6" name="DRAM256" out_port="F7AMUX.I1"/>
              </direct>
              <direct input="SLICEM_MODES.AX" name="F7AMUX_S" output="F7AMUX.S"/>
              <direct input="D_DRAM.SO6" name="F7BMUX_I0" output="F7BMUX.I0">
                <pack_pattern in_port="D_DRAM.SO6" name="DRAM256" out_port="F7BMUX.I0"/>
              </direct>
              <direct input="C_DRAM.DO6" name="F7BMUX_I1" output="F7BMUX.I1">
                <pack_pattern in_port="C_DRAM.DO6" name="DRAM256" out_port="F7BMUX.I1"/>
              </direct>
              <direct input="SLICEM_MODES.CX" name="F7BMUX_S" output="F7BMUX.S"/>
              <direct input="F7BMUX.O" name="F8MUX_I0" output="F8MUX.I0">
                <pack_pattern in_port="F7BMUX.O" name="DRAM256" out_port="F8MUX.I0"/>
              </direct>
              <direct input="F7AMUX.O" name="F8MUX_I1" output="F8MUX.I1">
                <pack_pattern in_port="F7AMUX.O" name="DRAM256" out_port="F8MUX.I1"/>
              </direct>
              <direct input="SLICEM_MODES.BX" name="F8MUX_S" output="F8MUX.S"/>
              <mux input="A_DRAM.O5 DRAM_2_OUTPUT_STUB[3].DPO_OUT DRAM_8_OUTPUT_STUB.DOA0_OUT" name="AO5" output="SLICEM_MODES.AO5"/>
              <mux input="A_DRAM.O6 DRAM_2_OUTPUT_STUB[2].DPO_OUT DRAM_2_OUTPUT_STUB[5].DPO_OUT DRAM_4_OUTPUT_STUB[0].DOA_OUT DRAM_4_OUTPUT_STUB[1].DOA_OUT DRAM_8_OUTPUT_STUB.DOA1_OUT" name="AO6" output="SLICEM_MODES.AO6"/>
              <mux input="B_DRAM.O5 DRAM_2_OUTPUT_STUB[3].SPO_OUT DRAM_8_OUTPUT_STUB.DOB0_OUT" name="BO5" output="SLICEM_MODES.BO5"/>
              <mux input="B_DRAM.O6 DRAM_2_OUTPUT_STUB[2].SPO_OUT DRAM_2_OUTPUT_STUB[5].SPO_OUT DRAM_4_OUTPUT_STUB[0].DOB_OUT DRAM_4_OUTPUT_STUB[1].DOB_OUT DRAM_8_OUTPUT_STUB.DOB1_OUT" name="BO6" output="SLICEM_MODES.BO6"/>
              <mux input="C_DRAM.O5 DRAM_2_OUTPUT_STUB[1].DPO_OUT DRAM_8_OUTPUT_STUB.DOC0_OUT" name="CO5" output="SLICEM_MODES.CO5"/>
              <mux input="C_DRAM.O6 DRAM_2_OUTPUT_STUB[0].DPO_OUT DRAM_2_OUTPUT_STUB[4].DPO_OUT DRAM_4_OUTPUT_STUB[0].DOC_OUT DRAM_4_OUTPUT_STUB[1].DOC_OUT DRAM_8_OUTPUT_STUB.DOC1_OUT" name="CO6" output="SLICEM_MODES.CO6"/>
              <mux input="D_DRAM.O5 DRAM_2_OUTPUT_STUB[1].SPO_OUT DRAM_8_OUTPUT_STUB.DOD0_OUT" name="DO5" output="SLICEM_MODES.DO5"/>
              <mux input="D_DRAM.O6 DRAM_2_OUTPUT_STUB[0].SPO_OUT DRAM_2_OUTPUT_STUB[4].SPO_OUT DRAM_4_OUTPUT_STUB[0].DOD_OUT DRAM_4_OUTPUT_STUB[1].DOD_OUT DRAM_8_OUTPUT_STUB.DOD1_OUT" name="DO6" output="SLICEM_MODES.DO6"/>
              <direct input="F7AMUX.O" name="F7AMUX_O" output="SLICEM_MODES.F7AMUX_O"/>
              <direct input="F7BMUX.O" name="F7BMUX_O" output="SLICEM_MODES.F7BMUX_O"/>
              <direct input="F8MUX.O" name="F8MUX_O" output="SLICEM_MODES.F8MUX_O"/>
              <direct input="SLICEM_MODES.CE" name="CE_TO_WE_MUX" output="WE_MUX.CE"/>
              <direct input="SLICEM_MODES.WE" name="WE_TO_WE_MUX" output="WE_MUX.WE"/>
            </interconnect>
          </mode>
          <mode name="DRAM128">
            <pb_type name="D_DRAM128" num_pb="1">
              <clock name="CLK" num_pins="1"/>
              <input name="A" num_pins="6"/>
              <input name="DI1" num_pins="1"/>
              <input name="WA7" num_pins="1"/>
              <input name="WE" num_pins="1"/>
              <output name="O6" num_pins="1"/>
              <mode name="128_SINGLE_PORT">
                <!-- Single port 64x1 DRAM.  Used in 128x1 modes.

     This pb_type is the same as SPRAM64, except that WA7USED is set.
     Because WA7USED is a slice wide, the upper and lower DRAMs must be in
     128-bit.  This special casing is not required for 256x1 mode because it
     always consumes the entire slice, so there is no ambiguity.
     -->
                <pb_type blif_model=".subckt DPRAM64_for_RAM128X1D" name="DPRAM64_for_RAM128X1D" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="6"/>
                  <input name="DI" num_pins="1"/>
                  <input name="WA" num_pins="6"/>
                  <input name="WA7" num_pins="1"/>
                  <input name="WE" num_pins="1"/>
                  <output name="O" num_pins="1"/>
                  <delay_matrix in_port="DPRAM64_for_RAM128X1D.A" out_port="DPRAM64_for_RAM128X1D.O" type="max">
    {iopath_A1_O6}
    {iopath_A1_O6}
    {iopath_A1_O6}
    {iopath_A1_O6}
    {iopath_A1_O6}
    {iopath_A1_O6}
  </delay_matrix>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[0]" value="{setup_CLK_WA1}"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[1]" value="{setup_CLK_WA2}"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[2]" value="{setup_CLK_WA3}"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[3]" value="{setup_CLK_WA4}"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[4]" value="{setup_CLK_WA5}"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[5]" value="{setup_CLK_WA6}"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA7" value="{setup_CLK_WA7}"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[0]" value="{hold_CLK_WA1}"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[1]" value="{hold_CLK_WA2}"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[2]" value="{hold_CLK_WA3}"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[3]" value="{hold_CLK_WA4}"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[4]" value="{hold_CLK_WA5}"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[5]" value="{hold_CLK_WA6}"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA7" value="{hold_CLK_WA6}"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O6}" port="DPRAM64_for_RAM128X1D.WA"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O6}" port="DPRAM64_for_RAM128X1D.WA7"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WE" value="{setup_CLK_WE}"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WE" value="{hold_CLK_WE}"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O6}" port="DPRAM64_for_RAM128X1D.WE"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.DI" value="{setup_CLK_DI1}"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.DI" value="{hold_CLK_DI1}"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O6}" port="DPRAM64_for_RAM128X1D.DI"/>
                  <metadata>
                    <meta name="fasm_params">
      INIT[63:0] = INIT
    </meta>
                    <meta name="fasm_features">
      RAM
    </meta>
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="D_DRAM128.A" name="A" output="DPRAM64_for_RAM128X1D.A"/>
                  <direct input="D_DRAM128.CLK" name="CLK" output="DPRAM64_for_RAM128X1D.CLK"/>
                  <direct input="D_DRAM128.DI1" name="DI" output="DPRAM64_for_RAM128X1D.DI"/>
                  <direct input="D_DRAM128.WA7" name="WA7" output="DPRAM64_for_RAM128X1D.WA7"/>
                  <direct input="D_DRAM128.A" name="WA" output="DPRAM64_for_RAM128X1D.WA"/>
                  <direct input="D_DRAM128.WE" name="WE" output="DPRAM64_for_RAM128X1D.WE"/>
                  <direct input="DPRAM64_for_RAM128X1D.O" name="O6" output="D_DRAM128.O6"/>
                </interconnect>
              </mode>
              <metadata>
                <meta name="fasm_prefix">DLUT</meta>
                <meta name="type">block</meta>
                <meta name="subtype">ignore</meta>
              </metadata>
            </pb_type>
            <pb_type name="C_DRAM128" num_pb="1">
              <clock name="CLK" num_pins="1"/>
              <input name="A" num_pins="6"/>
              <input name="DI1" num_pins="1"/>
              <input name="WA" num_pins="7"/>
              <input name="WE" num_pins="1"/>
              <output name="DO6" num_pins="1"/>
              <output name="O6" num_pins="1"/>
              <mode name="128_DUAL_PORT">
                <!-- Single port 64x1 DRAM.  Used in 128x1 modes.

     This pb_type is the same as SPRAM64, except that WA7USED is set.
     Because WA7USED is a slice wide, the upper and lower DRAMs must be in
     128-bit.  This special casing is not required for 256x1 mode because it
     always consumes the entire slice, so there is no ambiguity.
     -->
                <pb_type blif_model=".subckt DPRAM64_for_RAM128X1D" name="DPRAM64_for_RAM128X1D" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="6"/>
                  <input name="DI" num_pins="1"/>
                  <input name="WA" num_pins="6"/>
                  <input name="WA7" num_pins="1"/>
                  <input name="WE" num_pins="1"/>
                  <output name="O" num_pins="1"/>
                  <delay_matrix in_port="DPRAM64_for_RAM128X1D.A" out_port="DPRAM64_for_RAM128X1D.O" type="max">
    {iopath_A1_O6}
    {iopath_A1_O6}
    {iopath_A1_O6}
    {iopath_A1_O6}
    {iopath_A1_O6}
    {iopath_A1_O6}
  </delay_matrix>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[0]" value="{setup_CLK_WA1}"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[1]" value="{setup_CLK_WA2}"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[2]" value="{setup_CLK_WA3}"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[3]" value="{setup_CLK_WA4}"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[4]" value="{setup_CLK_WA5}"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[5]" value="{setup_CLK_WA6}"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA7" value="{setup_CLK_WA7}"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[0]" value="{hold_CLK_WA1}"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[1]" value="{hold_CLK_WA2}"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[2]" value="{hold_CLK_WA3}"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[3]" value="{hold_CLK_WA4}"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[4]" value="{hold_CLK_WA5}"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[5]" value="{hold_CLK_WA6}"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA7" value="{hold_CLK_WA6}"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O6}" port="DPRAM64_for_RAM128X1D.WA"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O6}" port="DPRAM64_for_RAM128X1D.WA7"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WE" value="{setup_CLK_WE}"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WE" value="{hold_CLK_WE}"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O6}" port="DPRAM64_for_RAM128X1D.WE"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.DI" value="{setup_CLK_DI1}"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.DI" value="{hold_CLK_DI1}"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O6}" port="DPRAM64_for_RAM128X1D.DI"/>
                  <metadata>
                    <meta name="fasm_params">
      INIT[63:0] = INIT
    </meta>
                    <meta name="fasm_features">
      RAM
    </meta>
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="DPRAM64_for_RAM128X1D.O" name="DO6" output="C_DRAM128.DO6"/>
                  <direct input="DPRAM64_for_RAM128X1D.O" name="O6" output="C_DRAM128.O6"/>
                  <direct input="C_DRAM128.A" name="A" output="DPRAM64_for_RAM128X1D.A"/>
                  <direct input="C_DRAM128.CLK" name="CLK" output="DPRAM64_for_RAM128X1D.CLK"/>
                  <direct input="C_DRAM128.DI1" name="DI" output="DPRAM64_for_RAM128X1D.DI"/>
                  <direct input="C_DRAM128.WA[6]" name="WA7" output="DPRAM64_for_RAM128X1D.WA7"/>
                  <direct input="C_DRAM128.WA[5:0]" name="WA" output="DPRAM64_for_RAM128X1D.WA[5:0]"/>
                  <direct input="C_DRAM128.WE" name="WE" output="DPRAM64_for_RAM128X1D.WE"/>
                </interconnect>
              </mode>
              <metadata>
                <meta name="fasm_prefix">CLUT</meta>
                <meta name="type">block</meta>
                <meta name="subtype">ignore</meta>
              </metadata>
            </pb_type>
            <pb_type name="B_DRAM128" num_pb="1">
              <clock name="CLK" num_pins="1"/>
              <input name="A" num_pins="6"/>
              <input name="DI1" num_pins="1"/>
              <input name="WA" num_pins="7"/>
              <input name="WE" num_pins="1"/>
              <output name="DO6" num_pins="1"/>
              <output name="O6" num_pins="1"/>
              <mode name="128_DUAL_PORT">
                <!-- Single port 64x1 DRAM.  Used in 128x1 modes.

     This pb_type is the same as SPRAM64, except that WA7USED is set.
     Because WA7USED is a slice wide, the upper and lower DRAMs must be in
     128-bit.  This special casing is not required for 256x1 mode because it
     always consumes the entire slice, so there is no ambiguity.
     -->
                <pb_type blif_model=".subckt DPRAM64_for_RAM128X1D" name="DPRAM64_for_RAM128X1D" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="6"/>
                  <input name="DI" num_pins="1"/>
                  <input name="WA" num_pins="6"/>
                  <input name="WA7" num_pins="1"/>
                  <input name="WE" num_pins="1"/>
                  <output name="O" num_pins="1"/>
                  <delay_matrix in_port="DPRAM64_for_RAM128X1D.A" out_port="DPRAM64_for_RAM128X1D.O" type="max">
    {iopath_A1_O6}
    {iopath_A1_O6}
    {iopath_A1_O6}
    {iopath_A1_O6}
    {iopath_A1_O6}
    {iopath_A1_O6}
  </delay_matrix>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[0]" value="{setup_CLK_WA1}"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[1]" value="{setup_CLK_WA2}"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[2]" value="{setup_CLK_WA3}"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[3]" value="{setup_CLK_WA4}"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[4]" value="{setup_CLK_WA5}"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[5]" value="{setup_CLK_WA6}"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA7" value="{setup_CLK_WA7}"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[0]" value="{hold_CLK_WA1}"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[1]" value="{hold_CLK_WA2}"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[2]" value="{hold_CLK_WA3}"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[3]" value="{hold_CLK_WA4}"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[4]" value="{hold_CLK_WA5}"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[5]" value="{hold_CLK_WA6}"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA7" value="{hold_CLK_WA6}"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O6}" port="DPRAM64_for_RAM128X1D.WA"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O6}" port="DPRAM64_for_RAM128X1D.WA7"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WE" value="{setup_CLK_WE}"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WE" value="{hold_CLK_WE}"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O6}" port="DPRAM64_for_RAM128X1D.WE"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.DI" value="{setup_CLK_DI1}"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.DI" value="{hold_CLK_DI1}"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O6}" port="DPRAM64_for_RAM128X1D.DI"/>
                  <metadata>
                    <meta name="fasm_params">
      INIT[63:0] = INIT
    </meta>
                    <meta name="fasm_features">
      RAM
    </meta>
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="DPRAM64_for_RAM128X1D.O" name="DO6" output="B_DRAM128.DO6"/>
                  <direct input="DPRAM64_for_RAM128X1D.O" name="O6" output="B_DRAM128.O6"/>
                  <direct input="B_DRAM128.A" name="A" output="DPRAM64_for_RAM128X1D.A"/>
                  <direct input="B_DRAM128.CLK" name="CLK" output="DPRAM64_for_RAM128X1D.CLK"/>
                  <direct input="B_DRAM128.DI1" name="DI" output="DPRAM64_for_RAM128X1D.DI"/>
                  <direct input="B_DRAM128.WA[6]" name="WA7" output="DPRAM64_for_RAM128X1D.WA7"/>
                  <direct input="B_DRAM128.WA[5:0]" name="WA" output="DPRAM64_for_RAM128X1D.WA[5:0]"/>
                  <direct input="B_DRAM128.WE" name="WE" output="DPRAM64_for_RAM128X1D.WE"/>
                </interconnect>
              </mode>
              <metadata>
                <meta name="fasm_prefix">BLUT</meta>
                <meta name="type">block</meta>
                <meta name="subtype">ignore</meta>
              </metadata>
            </pb_type>
            <pb_type name="A_DRAM128" num_pb="1">
              <clock name="CLK" num_pins="1"/>
              <input name="A" num_pins="6"/>
              <input name="DI1" num_pins="1"/>
              <input name="WA" num_pins="7"/>
              <input name="WE" num_pins="1"/>
              <output name="DO6" num_pins="1"/>
              <output name="O6" num_pins="1"/>
              <mode name="128_DUAL_PORT">
                <!-- Single port 64x1 DRAM.  Used in 128x1 modes.

     This pb_type is the same as SPRAM64, except that WA7USED is set.
     Because WA7USED is a slice wide, the upper and lower DRAMs must be in
     128-bit.  This special casing is not required for 256x1 mode because it
     always consumes the entire slice, so there is no ambiguity.
     -->
                <pb_type blif_model=".subckt DPRAM64_for_RAM128X1D" name="DPRAM64_for_RAM128X1D" num_pb="1">
                  <clock name="CLK" num_pins="1"/>
                  <input name="A" num_pins="6"/>
                  <input name="DI" num_pins="1"/>
                  <input name="WA" num_pins="6"/>
                  <input name="WA7" num_pins="1"/>
                  <input name="WE" num_pins="1"/>
                  <output name="O" num_pins="1"/>
                  <delay_matrix in_port="DPRAM64_for_RAM128X1D.A" out_port="DPRAM64_for_RAM128X1D.O" type="max">
    {iopath_A1_O6}
    {iopath_A1_O6}
    {iopath_A1_O6}
    {iopath_A1_O6}
    {iopath_A1_O6}
    {iopath_A1_O6}
  </delay_matrix>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[0]" value="{setup_CLK_WA1}"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[1]" value="{setup_CLK_WA2}"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[2]" value="{setup_CLK_WA3}"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[3]" value="{setup_CLK_WA4}"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[4]" value="{setup_CLK_WA5}"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA[5]" value="{setup_CLK_WA6}"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WA7" value="{setup_CLK_WA7}"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[0]" value="{hold_CLK_WA1}"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[1]" value="{hold_CLK_WA2}"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[2]" value="{hold_CLK_WA3}"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[3]" value="{hold_CLK_WA4}"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[4]" value="{hold_CLK_WA5}"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA[5]" value="{hold_CLK_WA6}"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WA7" value="{hold_CLK_WA6}"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O6}" port="DPRAM64_for_RAM128X1D.WA"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O6}" port="DPRAM64_for_RAM128X1D.WA7"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.WE" value="{setup_CLK_WE}"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.WE" value="{hold_CLK_WE}"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O6}" port="DPRAM64_for_RAM128X1D.WE"/>
                  <T_setup clock="CLK" port="DPRAM64_for_RAM128X1D.DI" value="{setup_CLK_DI1}"/>
                  <T_hold clock="CLK" port="DPRAM64_for_RAM128X1D.DI" value="{hold_CLK_DI1}"/>
                  <T_clock_to_Q clock="CLK" max="{iopath_CLK_O6}" port="DPRAM64_for_RAM128X1D.DI"/>
                  <metadata>
                    <meta name="fasm_params">
      INIT[63:0] = INIT
    </meta>
                    <meta name="fasm_features">
      RAM
    </meta>
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="DPRAM64_for_RAM128X1D.O" name="DO6" output="A_DRAM128.DO6"/>
                  <direct input="DPRAM64_for_RAM128X1D.O" name="O6" output="A_DRAM128.O6"/>
                  <direct input="A_DRAM128.A" name="A" output="DPRAM64_for_RAM128X1D.A"/>
                  <direct input="A_DRAM128.CLK" name="CLK" output="DPRAM64_for_RAM128X1D.CLK"/>
                  <direct input="A_DRAM128.DI1" name="DI" output="DPRAM64_for_RAM128X1D.DI"/>
                  <direct input="A_DRAM128.WA[6]" name="WA7" output="DPRAM64_for_RAM128X1D.WA7"/>
                  <direct input="A_DRAM128.WA[5:0]" name="WA" output="DPRAM64_for_RAM128X1D.WA[5:0]"/>
                  <direct input="A_DRAM128.WE" name="WE" output="DPRAM64_for_RAM128X1D.WE"/>
                </interconnect>
              </mode>
              <metadata>
                <meta name="fasm_prefix">ALUT</meta>
                <meta name="type">block</meta>
                <meta name="subtype">ignore</meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".subckt MUXF7" name="F7AMUX" num_pb="1">
              <input name="I0" num_pins="1"/>
              <input name="I1" num_pins="1"/>
              <input name="S" num_pins="1"/>
              <output name="O" num_pins="1"/>
              <delay_constant in_port="F7AMUX.I0" max="{iopath_0_OUT}" out_port="F7AMUX.O"/>
              <delay_constant in_port="F7AMUX.I1" max="{iopath_1_OUT}" out_port="F7AMUX.O"/>
              <delay_constant in_port="F7AMUX.S" max="{iopath_S0_OUT}" out_port="F7AMUX.O"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">mux</meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".subckt MUXF7" name="F7BMUX" num_pb="1">
              <input name="I0" num_pins="1"/>
              <input name="I1" num_pins="1"/>
              <input name="S" num_pins="1"/>
              <output name="O" num_pins="1"/>
              <delay_constant in_port="F7BMUX.I0" max="{iopath_0_OUT}" out_port="F7BMUX.O"/>
              <delay_constant in_port="F7BMUX.I1" max="{iopath_1_OUT}" out_port="F7BMUX.O"/>
              <delay_constant in_port="F7BMUX.S" max="{iopath_S0_OUT}" out_port="F7BMUX.O"/>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">mux</meta>
              </metadata>
            </pb_type>
            <pb_type blif_model=".subckt DRAM_2_OUTPUT_STUB" name="DRAM_2_OUTPUT_STUB" num_pb="1">
              <input name="DPO" num_pins="1"/>
              <input name="SPO" num_pins="1"/>
              <output name="DPO_OUT" num_pins="1"/>
              <output name="SPO_OUT" num_pins="1"/>
              <delay_constant in_port="DRAM_2_OUTPUT_STUB.DPO" max="0" out_port="DRAM_2_OUTPUT_STUB.DPO_OUT"/>
              <delay_constant in_port="DRAM_2_OUTPUT_STUB.SPO" max="0" out_port="DRAM_2_OUTPUT_STUB.SPO_OUT"/>
            </pb_type>
            <pb_type name="WE_MUX" num_pb="1">
              <input name="CE" num_pins="1"/>
              <input name="WE" num_pins="1"/>
              <output name="WE_OUT" num_pins="1"/>
              <interconnect>
                <mux input="WE_MUX.CE WE_MUX.WE" name="WE_MUX" output="WE_MUX.WE_OUT">
                  <metadata>
                    <meta name="fasm_mux">
                WE_MUX.CE = WEMUX.CE
                WE_MUX.WE = NULL
              </meta>
                  </metadata>
                </mux>
              </interconnect>
              <metadata>
                <meta name="type">bel</meta>
                <meta name="subtype">routing</meta>
              </metadata>
            </pb_type>
            <interconnect>
              <!-- W Address lines come in on the DLUT pins and go to all the LUTs.
            -->
              <!-- Direct DI1 inputs -->
              <!-- TODO: ensure BLUT.DI1MUX is set correctly for SLICEM_MODES.DI/BI

          For now, the FASM features are emitted to ensure that the mux
          is set correctly, and it there is a mux conflict it will arise
          during fasm2frames.
        -->
              <!-- WE inputs -->
              <!-- Outputs -->
              <!-- F7AMUX inputs -->
              <!-- F7BMUX inputs -->
              <direct input="SLICEM_MODES.A1" name="A1" output="A_DRAM128.A[0]"/>
              <direct input="SLICEM_MODES.A2" name="A2" output="A_DRAM128.A[1]"/>
              <direct input="SLICEM_MODES.A3" name="A3" output="A_DRAM128.A[2]"/>
              <direct input="SLICEM_MODES.A4" name="A4" output="A_DRAM128.A[3]"/>
              <direct input="SLICEM_MODES.A5" name="A5" output="A_DRAM128.A[4]"/>
              <direct input="SLICEM_MODES.A6" name="A6" output="A_DRAM128.A[5]"/>
              <direct input="SLICEM_MODES.CLK" name="AMEMCLK" output="A_DRAM128.CLK"/>
              <mux input="SLICEM_MODES.DI SLICEM_MODES.BI SLICEM_MODES.AI" name="ADI1MUX" output="A_DRAM128.DI1">
                <metadata>
                  <meta name="fasm_mux">
              SLICEM_MODES.DI = ALUT.DI1MUX.BDI1_BMC31,BLUT.DI1MUX.DI_CMC31
              SLICEM_MODES.BI = ALUT.DI1MUX.BDI1_BMC31,BLUT.DI1MUX.BI
              SLICEM_MODES.AI = ALUT.DI1MUX.AI
            </meta>
                </metadata>
              </mux>
              <direct input="SLICEM_MODES.D1" name="WA1" output="A_DRAM128.WA[0]"/>
              <direct input="SLICEM_MODES.D2" name="WA2" output="A_DRAM128.WA[1]"/>
              <direct input="SLICEM_MODES.D3" name="WA3" output="A_DRAM128.WA[2]"/>
              <direct input="SLICEM_MODES.D4" name="WA4" output="A_DRAM128.WA[3]"/>
              <direct input="SLICEM_MODES.D5" name="WA5" output="A_DRAM128.WA[4]"/>
              <direct input="SLICEM_MODES.D6" name="WA6" output="A_DRAM128.WA[5]"/>
              <direct input="SLICEM_MODES.WA7" name="WA7" output="A_DRAM128.WA[6]"/>
              <direct input="WE_MUX.WE_OUT" name="WE1" output="A_DRAM128.WE"/>
              <direct input="SLICEM_MODES.B1" name="B1" output="B_DRAM128.A[0]"/>
              <direct input="SLICEM_MODES.B2" name="B2" output="B_DRAM128.A[1]"/>
              <direct input="SLICEM_MODES.B3" name="B3" output="B_DRAM128.A[2]"/>
              <direct input="SLICEM_MODES.B4" name="B4" output="B_DRAM128.A[3]"/>
              <direct input="SLICEM_MODES.B5" name="B5" output="B_DRAM128.A[4]"/>
              <direct input="SLICEM_MODES.B6" name="B6" output="B_DRAM128.A[5]"/>
              <direct input="SLICEM_MODES.CLK" name="BMEMCLK" output="B_DRAM128.CLK"/>
              <mux input="SLICEM_MODES.DI SLICEM_MODES.BI" name="BDI1MUX" output="B_DRAM128.DI1">
                <metadata>
                  <meta name="fasm_mux">
              SLICEM_MODES.DI = BLUT.DI1MUX.DI_CMC31
              SLICEM_MODES.BI = BLUT.DI1MUX.BI
            </meta>
                </metadata>
              </mux>
              <direct input="SLICEM_MODES.D1" name="WB1" output="B_DRAM128.WA[0]"/>
              <direct input="SLICEM_MODES.D2" name="WB2" output="B_DRAM128.WA[1]"/>
              <direct input="SLICEM_MODES.D3" name="WB3" output="B_DRAM128.WA[2]"/>
              <direct input="SLICEM_MODES.D4" name="WB4" output="B_DRAM128.WA[3]"/>
              <direct input="SLICEM_MODES.D5" name="WB5" output="B_DRAM128.WA[4]"/>
              <direct input="SLICEM_MODES.D6" name="WB6" output="B_DRAM128.WA[5]"/>
              <direct input="SLICEM_MODES.WA7" name="WB7" output="B_DRAM128.WA[6]"/>
              <direct input="WE_MUX.WE_OUT" name="WE2" output="B_DRAM128.WE"/>
              <direct input="SLICEM_MODES.C1" name="C1" output="C_DRAM128.A[0]"/>
              <direct input="SLICEM_MODES.C2" name="C2" output="C_DRAM128.A[1]"/>
              <direct input="SLICEM_MODES.C3" name="C3" output="C_DRAM128.A[2]"/>
              <direct input="SLICEM_MODES.C4" name="C4" output="C_DRAM128.A[3]"/>
              <direct input="SLICEM_MODES.C5" name="C5" output="C_DRAM128.A[4]"/>
              <direct input="SLICEM_MODES.C6" name="C6" output="C_DRAM128.A[5]"/>
              <direct input="SLICEM_MODES.CLK" name="CMEMCLK" output="C_DRAM128.CLK"/>
              <mux input="SLICEM_MODES.DI SLICEM_MODES.CI" name="CDI1MUX" output="C_DRAM128.DI1">
                <metadata>
                  <meta name="fasm_mux">
              SLICEM_MODES.DI = CLUT.DI1MUX.DI_DMC31
              SLICEM_MODES.CI = CLUT.DI1MUX.CI
            </meta>
                </metadata>
              </mux>
              <direct input="SLICEM_MODES.D1" name="WC1" output="C_DRAM128.WA[0]"/>
              <direct input="SLICEM_MODES.D2" name="WC2" output="C_DRAM128.WA[1]"/>
              <direct input="SLICEM_MODES.D3" name="WC3" output="C_DRAM128.WA[2]"/>
              <direct input="SLICEM_MODES.D4" name="WC4" output="C_DRAM128.WA[3]"/>
              <direct input="SLICEM_MODES.D5" name="WC5" output="C_DRAM128.WA[4]"/>
              <direct input="SLICEM_MODES.D6" name="WC6" output="C_DRAM128.WA[5]"/>
              <direct input="SLICEM_MODES.WA7" name="WC7" output="C_DRAM128.WA[6]"/>
              <direct input="WE_MUX.WE_OUT" name="WE3" output="C_DRAM128.WE"/>
              <direct input="F7AMUX.O" name="DPO" output="DRAM_2_OUTPUT_STUB.DPO">
                <pack_pattern in_port="F7AMUX.O" name="DRAM128_DP" out_port="DRAM_2_OUTPUT_STUB.DPO"/>
              </direct>
              <direct input="F7BMUX.O" name="SPO" output="DRAM_2_OUTPUT_STUB.SPO">
                <pack_pattern in_port="F7BMUX.O" name="DRAM128_DP" out_port="DRAM_2_OUTPUT_STUB.SPO"/>
              </direct>
              <direct input="SLICEM_MODES.D1" name="D1" output="D_DRAM128.A[0]"/>
              <direct input="SLICEM_MODES.D2" name="D2" output="D_DRAM128.A[1]"/>
              <direct input="SLICEM_MODES.D3" name="D3" output="D_DRAM128.A[2]"/>
              <direct input="SLICEM_MODES.D4" name="D4" output="D_DRAM128.A[3]"/>
              <direct input="SLICEM_MODES.D5" name="D5" output="D_DRAM128.A[4]"/>
              <direct input="SLICEM_MODES.D6" name="D6" output="D_DRAM128.A[5]"/>
              <direct input="SLICEM_MODES.CLK" name="DMEMCLK" output="D_DRAM128.CLK"/>
              <direct input="SLICEM_MODES.DI" name="DI" output="D_DRAM128.DI1"/>
              <direct input="SLICEM_MODES.WA7" name="WD7" output="D_DRAM128.WA7"/>
              <direct input="WE_MUX.WE_OUT" name="WE4" output="D_DRAM128.WE"/>
              <mux input="B_DRAM128.DO6" name="F7AMUX_I0" output="F7AMUX.I0">
                <pack_pattern in_port="B_DRAM128.DO6" name="DRAM128" out_port="F7AMUX.I0"/>
                <pack_pattern in_port="B_DRAM128.DO6" name="DRAM128_DP" out_port="F7AMUX.I0"/>
              </mux>
              <direct input="A_DRAM128.DO6" name="F7AMUX_I1" output="F7AMUX.I1">
                <pack_pattern in_port="A_DRAM128.DO6" name="DRAM128" out_port="F7AMUX.I1"/>
                <pack_pattern in_port="A_DRAM128.DO6" name="DRAM128_DP" out_port="F7AMUX.I1"/>
              </direct>
              <direct input="SLICEM_MODES.AX" name="F7AMUX_S" output="F7AMUX.S"/>
              <direct input="D_DRAM128.O6" name="F7BMUX_I0" output="F7BMUX.I0">
                <pack_pattern in_port="D_DRAM128.O6" name="DRAM128" out_port="F7BMUX.I0"/>
                <pack_pattern in_port="D_DRAM128.O6" name="DRAM128_DP" out_port="F7BMUX.I0"/>
              </direct>
              <direct input="C_DRAM128.DO6" name="F7BMUX_I1" output="F7BMUX.I1">
                <pack_pattern in_port="C_DRAM128.DO6" name="DRAM128" out_port="F7BMUX.I1"/>
                <pack_pattern in_port="C_DRAM128.DO6" name="DRAM128_DP" out_port="F7BMUX.I1"/>
              </direct>
              <direct input="SLICEM_MODES.CX" name="F7BMUX_S" output="F7BMUX.S"/>
              <direct input="A_DRAM128.O6" name="AO6" output="SLICEM_MODES.AO6"/>
              <direct input="B_DRAM128.O6" name="BO6" output="SLICEM_MODES.BO6"/>
              <direct input="C_DRAM128.O6" name="CO6" output="SLICEM_MODES.CO6"/>
              <direct input="D_DRAM128.O6" name="DO6" output="SLICEM_MODES.DO6"/>
              <mux input="F7AMUX.O DRAM_2_OUTPUT_STUB.DPO_OUT" name="F7AMUX_O" output="SLICEM_MODES.F7AMUX_O"/>
              <mux input="F7BMUX.O DRAM_2_OUTPUT_STUB.SPO_OUT" name="F7BMUX_O" output="SLICEM_MODES.F7BMUX_O"/>
              <direct input="SLICEM_MODES.CE" name="CE_TO_WE_MUX" output="WE_MUX.CE"/>
              <direct input="SLICEM_MODES.WE" name="WE_TO_WE_MUX" output="WE_MUX.WE"/>
            </interconnect>
          </mode>
          <metadata>
            <meta name="type">block</meta>
            <meta name="subtype">ignore</meta>
          </metadata>
        </pb_type>
        <interconnect>
          <!-- SLICEM_MODES inputs -->
          <!-- SLICEM_MODES Outputs -->
          <!-- A-DX inputs -->
          <!-- [A-F]Q outputs -->
          <!-- A-D output -->
          <!-- AMUX-DMUX output -->
          <!-- Carry -->
          <!-- Clock, Clock Enable and Reset -->
          <!-- WA7 and WA8 -->
          <direct input="SLICEM_MODES.AMC31" name="SLICEM_MODES.AMC31_to_SLICEM.AMC31" output="COMMON_SLICE.AMC31"/>
          <direct input="SLICEM_MODES.AO5" name="AO5" output="COMMON_SLICE.AO5"/>
          <direct input="SLICEM_MODES.AO6" name="AO6" output="COMMON_SLICE.AO6"/>
          <direct input="SLICEM.AX" name="AX" output="COMMON_SLICE.AX"/>
          <direct input="SLICEM_MODES.BO5" name="BO5" output="COMMON_SLICE.BO5"/>
          <direct input="SLICEM_MODES.BO6" name="BO6" output="COMMON_SLICE.BO6"/>
          <direct input="SLICEM.BX" name="BX" output="COMMON_SLICE.BX"/>
          <direct input="SLICEM.CE" name="CE" output="COMMON_SLICE.CE"/>
          <direct input="SLICEM.CIN" name="CIN" output="COMMON_SLICE.CIN"/>
          <direct input="SLICEM.CLK" name="CK" output="COMMON_SLICE.CLK"/>
          <direct input="SLICEM_MODES.CO5" name="CO5" output="COMMON_SLICE.CO5"/>
          <direct input="SLICEM_MODES.CO6" name="CO6" output="COMMON_SLICE.CO6"/>
          <direct input="SLICEM.CX" name="CX" output="COMMON_SLICE.CX"/>
          <direct input="SLICEM_MODES.DO5" name="DO5" output="COMMON_SLICE.DO5"/>
          <direct input="SLICEM_MODES.DO6" name="DO6" output="COMMON_SLICE.DO6"/>
          <direct input="SLICEM.DX" name="DX" output="COMMON_SLICE.DX"/>
          <direct input="SLICEM_MODES.F7AMUX_O" name="F7AMUX_O" output="COMMON_SLICE.F7AMUX_O"/>
          <direct input="SLICEM_MODES.F7BMUX_O" name="F7BMUX_O" output="COMMON_SLICE.F7BMUX_O"/>
          <direct input="SLICEM_MODES.F8MUX_O" name="F8MUX_O" output="COMMON_SLICE.F8MUX_O"/>
          <direct input="SLICEM.SR" name="SR" output="COMMON_SLICE.SR"/>
          <direct input="COMMON_SLICE.AMUX" name="SLICEM_AMUX" output="SLICEM.AMUX"/>
          <direct input="COMMON_SLICE.AQ" name="AQ" output="SLICEM.AQ"/>
          <direct input="COMMON_SLICE.A" name="SLICEM_AOUT" output="SLICEM.A"/>
          <direct input="COMMON_SLICE.BMUX" name="SLICEM_BMUX" output="SLICEM.BMUX"/>
          <direct input="COMMON_SLICE.BQ" name="BQ" output="SLICEM.BQ"/>
          <direct input="COMMON_SLICE.B" name="SLICEM_BOUT" output="SLICEM.B"/>
          <direct input="COMMON_SLICE.CMUX" name="SLICEM_CMUX" output="SLICEM.CMUX"/>
          <direct input="COMMON_SLICE.COUT" name="COUT" output="SLICEM.COUT"/>
          <direct input="COMMON_SLICE.CQ" name="CQ" output="SLICEM.CQ"/>
          <direct input="COMMON_SLICE.C" name="SLICEM_COUT" output="SLICEM.C"/>
          <direct input="COMMON_SLICE.DMUX" name="SLICEM_DMUX" output="SLICEM.DMUX"/>
          <direct input="COMMON_SLICE.DQ" name="DQ" output="SLICEM.DQ"/>
          <direct input="COMMON_SLICE.D" name="SLICEM_DOUT" output="SLICEM.D"/>
          <direct input="SLICEM.A1" name="A1" output="SLICEM_MODES.A1"/>
          <direct input="SLICEM.A2" name="A2" output="SLICEM_MODES.A2"/>
          <direct input="SLICEM.A3" name="A3" output="SLICEM_MODES.A3"/>
          <direct input="SLICEM.A4" name="A4" output="SLICEM_MODES.A4"/>
          <direct input="SLICEM.A5" name="A5" output="SLICEM_MODES.A5"/>
          <direct input="SLICEM.A6" name="A6" output="SLICEM_MODES.A6"/>
          <direct input="SLICEM.AI" name="AI" output="SLICEM_MODES.AI"/>
          <direct input="SLICEM.AX" name="AX2" output="SLICEM_MODES.AX"/>
          <direct input="SLICEM.B1" name="B1" output="SLICEM_MODES.B1"/>
          <direct input="SLICEM.B2" name="B2" output="SLICEM_MODES.B2"/>
          <direct input="SLICEM.B3" name="B3" output="SLICEM_MODES.B3"/>
          <direct input="SLICEM.B4" name="B4" output="SLICEM_MODES.B4"/>
          <direct input="SLICEM.B5" name="B5" output="SLICEM_MODES.B5"/>
          <direct input="SLICEM.B6" name="B6" output="SLICEM_MODES.B6"/>
          <direct input="SLICEM.BI" name="BI" output="SLICEM_MODES.BI"/>
          <direct input="SLICEM.BX" name="BX2" output="SLICEM_MODES.BX"/>
          <direct input="SLICEM.C1" name="C1" output="SLICEM_MODES.C1"/>
          <direct input="SLICEM.C2" name="C2" output="SLICEM_MODES.C2"/>
          <direct input="SLICEM.C3" name="C3" output="SLICEM_MODES.C3"/>
          <direct input="SLICEM.C4" name="C4" output="SLICEM_MODES.C4"/>
          <direct input="SLICEM.C5" name="C5" output="SLICEM_MODES.C5"/>
          <direct input="SLICEM.C6" name="C6" output="SLICEM_MODES.C6"/>
          <direct input="SLICEM.CE" name="CE2" output="SLICEM_MODES.CE"/>
          <direct input="SLICEM.CI" name="CI" output="SLICEM_MODES.CI"/>
          <direct input="SLICEM.CLK" name="CK2" output="SLICEM_MODES.CLK"/>
          <direct input="SLICEM.CX" name="CX2" output="SLICEM_MODES.CX"/>
          <direct input="SLICEM.D1" name="D1" output="SLICEM_MODES.D1"/>
          <direct input="SLICEM.D2" name="D2" output="SLICEM_MODES.D2"/>
          <direct input="SLICEM.D3" name="D3" output="SLICEM_MODES.D3"/>
          <direct input="SLICEM.D4" name="D4" output="SLICEM_MODES.D4"/>
          <direct input="SLICEM.D5" name="D5" output="SLICEM_MODES.D5"/>
          <direct input="SLICEM.D6" name="D6" output="SLICEM_MODES.D6"/>
          <direct input="SLICEM.DI" name="DI" output="SLICEM_MODES.DI"/>
          <direct input="SLICEM.DX" name="DX2" output="SLICEM_MODES.DX"/>
          <direct input="SLICEM.CX" name="WA7" output="SLICEM_MODES.WA7">
            <metadata>
              <meta name="fasm_mux">
          SLICEM.CX = WA7USED
        </meta>
            </metadata>
          </direct>
          <direct input="SLICEM.BX" name="WA8" output="SLICEM_MODES.WA8">
            <metadata>
              <meta name="fasm_mux">
          SLICEM.BX = WA8USED
        </meta>
            </metadata>
          </direct>
          <direct input="SLICEM.WE" name="WE2" output="SLICEM_MODES.WE"/>
        </interconnect>
        <metadata>
          <meta name="type">block</meta>
          <meta name="subtype">tile</meta>
        </metadata>
      </pb_type>
      <interconnect>
        <!-- Tile->Site -->
        <!-- Site->Tile -->
        <direct input="SLICEM.AMUX" name="SLICEM.AMUX_to_BLK-TL-SLICEM.AMUX" output="BLK-TL-SLICEM.AMUX"/>
        <direct input="SLICEM.AQ" name="SLICEM.AQ_to_BLK-TL-SLICEM.AQ" output="BLK-TL-SLICEM.AQ"/>
        <direct input="SLICEM.A" name="SLICEM.A_to_BLK-TL-SLICEM.A" output="BLK-TL-SLICEM.A"/>
        <direct input="SLICEM.BMUX" name="SLICEM.BMUX_to_BLK-TL-SLICEM.BMUX" output="BLK-TL-SLICEM.BMUX"/>
        <direct input="SLICEM.BQ" name="SLICEM.BQ_to_BLK-TL-SLICEM.BQ" output="BLK-TL-SLICEM.BQ"/>
        <direct input="SLICEM.B" name="SLICEM.B_to_BLK-TL-SLICEM.B" output="BLK-TL-SLICEM.B"/>
        <direct input="SLICEM.CMUX" name="SLICEM.CMUX_to_BLK-TL-SLICEM.CMUX" output="BLK-TL-SLICEM.CMUX"/>
        <direct input="SLICEM.COUT" name="SLICEM.COUT_to_BLK-TL-SLICEM.COUT" output="BLK-TL-SLICEM.COUT"/>
        <direct input="SLICEM.CQ" name="SLICEM.CQ_to_BLK-TL-SLICEM.CQ" output="BLK-TL-SLICEM.CQ"/>
        <direct input="SLICEM.C" name="SLICEM.C_to_BLK-TL-SLICEM.C" output="BLK-TL-SLICEM.C"/>
        <direct input="SLICEM.DMUX" name="SLICEM.DMUX_to_BLK-TL-SLICEM.DMUX" output="BLK-TL-SLICEM.DMUX"/>
        <direct input="SLICEM.DQ" name="SLICEM.DQ_to_BLK-TL-SLICEM.DQ" output="BLK-TL-SLICEM.DQ"/>
        <direct input="SLICEM.D" name="SLICEM.D_to_BLK-TL-SLICEM.D" output="BLK-TL-SLICEM.D"/>
        <direct input="BLK-TL-SLICEM.A1" name="BLK-TL-SLICEM.A1_to_SLICEM.A1" output="SLICEM.A1"/>
        <direct input="BLK-TL-SLICEM.A2" name="BLK-TL-SLICEM.A2_to_SLICEM.A2" output="SLICEM.A2"/>
        <direct input="BLK-TL-SLICEM.A3" name="BLK-TL-SLICEM.A3_to_SLICEM.A3" output="SLICEM.A3"/>
        <direct input="BLK-TL-SLICEM.A4" name="BLK-TL-SLICEM.A4_to_SLICEM.A4" output="SLICEM.A4"/>
        <direct input="BLK-TL-SLICEM.A5" name="BLK-TL-SLICEM.A5_to_SLICEM.A5" output="SLICEM.A5"/>
        <direct input="BLK-TL-SLICEM.A6" name="BLK-TL-SLICEM.A6_to_SLICEM.A6" output="SLICEM.A6"/>
        <direct input="BLK-TL-SLICEM.AI" name="BLK-TL-SLICEM.AI_to_SLICEM.AI" output="SLICEM.AI"/>
        <direct input="BLK-TL-SLICEM.AX" name="BLK-TL-SLICEM.AX_to_SLICEM.AX" output="SLICEM.AX"/>
        <direct input="BLK-TL-SLICEM.B1" name="BLK-TL-SLICEM.B1_to_SLICEM.B1" output="SLICEM.B1"/>
        <direct input="BLK-TL-SLICEM.B2" name="BLK-TL-SLICEM.B2_to_SLICEM.B2" output="SLICEM.B2"/>
        <direct input="BLK-TL-SLICEM.B3" name="BLK-TL-SLICEM.B3_to_SLICEM.B3" output="SLICEM.B3"/>
        <direct input="BLK-TL-SLICEM.B4" name="BLK-TL-SLICEM.B4_to_SLICEM.B4" output="SLICEM.B4"/>
        <direct input="BLK-TL-SLICEM.B5" name="BLK-TL-SLICEM.B5_to_SLICEM.B5" output="SLICEM.B5"/>
        <direct input="BLK-TL-SLICEM.B6" name="BLK-TL-SLICEM.B6_to_SLICEM.B6" output="SLICEM.B6"/>
        <direct input="BLK-TL-SLICEM.BI" name="BLK-TL-SLICEM.BI_to_SLICEM.BI" output="SLICEM.BI"/>
        <direct input="BLK-TL-SLICEM.BX" name="BLK-TL-SLICEM.BX_to_SLICEM.BX" output="SLICEM.BX"/>
        <direct input="BLK-TL-SLICEM.C1" name="BLK-TL-SLICEM.C1_to_SLICEM.C1" output="SLICEM.C1"/>
        <direct input="BLK-TL-SLICEM.C2" name="BLK-TL-SLICEM.C2_to_SLICEM.C2" output="SLICEM.C2"/>
        <direct input="BLK-TL-SLICEM.C3" name="BLK-TL-SLICEM.C3_to_SLICEM.C3" output="SLICEM.C3"/>
        <direct input="BLK-TL-SLICEM.C4" name="BLK-TL-SLICEM.C4_to_SLICEM.C4" output="SLICEM.C4"/>
        <direct input="BLK-TL-SLICEM.C5" name="BLK-TL-SLICEM.C5_to_SLICEM.C5" output="SLICEM.C5"/>
        <direct input="BLK-TL-SLICEM.C6" name="BLK-TL-SLICEM.C6_to_SLICEM.C6" output="SLICEM.C6"/>
        <direct input="BLK-TL-SLICEM.CE" name="BLK-TL-SLICEM.CE_to_SLICEM.CE" output="SLICEM.CE"/>
        <direct input="BLK-TL-SLICEM.CIN" name="BLK-TL-SLICEM.CIN_to_SLICEM.CIN" output="SLICEM.CIN"/>
        <direct input="BLK-TL-SLICEM.CI" name="BLK-TL-SLICEM.CI_to_SLICEM.CI" output="SLICEM.CI"/>
        <direct input="BLK-TL-SLICEM.CLK" name="BLK-TL-SLICEM.CLK_to_SLICEM.CLK" output="SLICEM.CLK"/>
        <direct input="BLK-TL-SLICEM.CX" name="BLK-TL-SLICEM.CX_to_SLICEM.CX" output="SLICEM.CX"/>
        <direct input="BLK-TL-SLICEM.D1" name="BLK-TL-SLICEM.D1_to_SLICEM.D1" output="SLICEM.D1"/>
        <direct input="BLK-TL-SLICEM.D2" name="BLK-TL-SLICEM.D2_to_SLICEM.D2" output="SLICEM.D2"/>
        <direct input="BLK-TL-SLICEM.D3" name="BLK-TL-SLICEM.D3_to_SLICEM.D3" output="SLICEM.D3"/>
        <direct input="BLK-TL-SLICEM.D4" name="BLK-TL-SLICEM.D4_to_SLICEM.D4" output="SLICEM.D4"/>
        <direct input="BLK-TL-SLICEM.D5" name="BLK-TL-SLICEM.D5_to_SLICEM.D5" output="SLICEM.D5"/>
        <direct input="BLK-TL-SLICEM.D6" name="BLK-TL-SLICEM.D6_to_SLICEM.D6" output="SLICEM.D6"/>
        <direct input="BLK-TL-SLICEM.DI" name="BLK-TL-SLICEM.DI_to_SLICEM.DI" output="SLICEM.DI"/>
        <direct input="BLK-TL-SLICEM.DX" name="BLK-TL-SLICEM.DX_to_SLICEM.DX" output="SLICEM.DX"/>
        <direct input="BLK-TL-SLICEM.SR" name="BLK-TL-SLICEM.SR_to_SLICEM.SR" output="SLICEM.SR"/>
        <direct input="BLK-TL-SLICEM.WE" name="BLK-TL-SLICEM.WE_to_SLICEM.WE" output="SLICEM.WE"/>
      </interconnect>
    </pb_type>
    <pb_type name="BLK-TL-BRAM_L">
      <clock name="BRAM_FIFO18_CLKARDCLK" num_pins="1"/>
      <clock name="BRAM_FIFO18_CLKBWRCLK" num_pins="1"/>
      <clock name="BRAM_FIFO18_REGCLKARDRCLK" num_pins="1"/>
      <clock name="BRAM_FIFO18_REGCLKB" num_pins="1"/>
      <clock name="BRAM_FIFO36_CLKARDCLKL" num_pins="1"/>
      <clock name="BRAM_FIFO36_CLKARDCLKU" num_pins="1"/>
      <clock name="BRAM_FIFO36_CLKBWRCLKL" num_pins="1"/>
      <clock name="BRAM_FIFO36_CLKBWRCLKU" num_pins="1"/>
      <clock name="BRAM_FIFO36_REGCLKARDRCLKL" num_pins="1"/>
      <clock name="BRAM_FIFO36_REGCLKARDRCLKU" num_pins="1"/>
      <clock name="BRAM_FIFO36_REGCLKBL" num_pins="1"/>
      <clock name="BRAM_FIFO36_REGCLKBU" num_pins="1"/>
      <clock name="BRAM_RAMB18_CLKARDCLK" num_pins="1"/>
      <clock name="BRAM_RAMB18_CLKBWRCLK" num_pins="1"/>
      <clock name="BRAM_RAMB18_REGCLKARDRCLK" num_pins="1"/>
      <clock name="BRAM_RAMB18_REGCLKB" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRARDADDR0" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRARDADDR1" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRARDADDR10" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRARDADDR11" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRARDADDR12" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRARDADDR13" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRARDADDR2" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRARDADDR3" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRARDADDR4" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRARDADDR5" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRARDADDR6" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRARDADDR7" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRARDADDR8" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRARDADDR9" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRATIEHIGH0" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRATIEHIGH1" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRBTIEHIGH0" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRBTIEHIGH1" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRBWRADDR0" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRBWRADDR1" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRBWRADDR10" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRBWRADDR11" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRBWRADDR12" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRBWRADDR13" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRBWRADDR2" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRBWRADDR3" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRBWRADDR4" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRBWRADDR5" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRBWRADDR6" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRBWRADDR7" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRBWRADDR8" num_pins="1"/>
      <input name="BRAM_FIFO18_ADDRBWRADDR9" num_pins="1"/>
      <input name="BRAM_FIFO18_DIADI0" num_pins="1"/>
      <input name="BRAM_FIFO18_DIADI1" num_pins="1"/>
      <input name="BRAM_FIFO18_DIADI10" num_pins="1"/>
      <input name="BRAM_FIFO18_DIADI11" num_pins="1"/>
      <input name="BRAM_FIFO18_DIADI12" num_pins="1"/>
      <input name="BRAM_FIFO18_DIADI13" num_pins="1"/>
      <input name="BRAM_FIFO18_DIADI14" num_pins="1"/>
      <input name="BRAM_FIFO18_DIADI15" num_pins="1"/>
      <input name="BRAM_FIFO18_DIADI2" num_pins="1"/>
      <input name="BRAM_FIFO18_DIADI3" num_pins="1"/>
      <input name="BRAM_FIFO18_DIADI4" num_pins="1"/>
      <input name="BRAM_FIFO18_DIADI5" num_pins="1"/>
      <input name="BRAM_FIFO18_DIADI6" num_pins="1"/>
      <input name="BRAM_FIFO18_DIADI7" num_pins="1"/>
      <input name="BRAM_FIFO18_DIADI8" num_pins="1"/>
      <input name="BRAM_FIFO18_DIADI9" num_pins="1"/>
      <input name="BRAM_FIFO18_DIBDI0" num_pins="1"/>
      <input name="BRAM_FIFO18_DIBDI1" num_pins="1"/>
      <input name="BRAM_FIFO18_DIBDI10" num_pins="1"/>
      <input name="BRAM_FIFO18_DIBDI11" num_pins="1"/>
      <input name="BRAM_FIFO18_DIBDI12" num_pins="1"/>
      <input name="BRAM_FIFO18_DIBDI13" num_pins="1"/>
      <input name="BRAM_FIFO18_DIBDI14" num_pins="1"/>
      <input name="BRAM_FIFO18_DIBDI15" num_pins="1"/>
      <input name="BRAM_FIFO18_DIBDI2" num_pins="1"/>
      <input name="BRAM_FIFO18_DIBDI3" num_pins="1"/>
      <input name="BRAM_FIFO18_DIBDI4" num_pins="1"/>
      <input name="BRAM_FIFO18_DIBDI5" num_pins="1"/>
      <input name="BRAM_FIFO18_DIBDI6" num_pins="1"/>
      <input name="BRAM_FIFO18_DIBDI7" num_pins="1"/>
      <input name="BRAM_FIFO18_DIBDI8" num_pins="1"/>
      <input name="BRAM_FIFO18_DIBDI9" num_pins="1"/>
      <input name="BRAM_FIFO18_DIPADIP0" num_pins="1"/>
      <input name="BRAM_FIFO18_DIPADIP1" num_pins="1"/>
      <input name="BRAM_FIFO18_DIPBDIP0" num_pins="1"/>
      <input name="BRAM_FIFO18_DIPBDIP1" num_pins="1"/>
      <input name="BRAM_FIFO18_ENARDEN" num_pins="1"/>
      <input name="BRAM_FIFO18_ENBWREN" num_pins="1"/>
      <input name="BRAM_FIFO18_REGCEAREGCE" num_pins="1"/>
      <input name="BRAM_FIFO18_REGCEB" num_pins="1"/>
      <input name="BRAM_FIFO18_RSTRAMARSTRAM" num_pins="1"/>
      <input name="BRAM_FIFO18_RSTRAMB" num_pins="1"/>
      <input name="BRAM_FIFO18_RSTREGARSTREG" num_pins="1"/>
      <input name="BRAM_FIFO18_RSTREGB" num_pins="1"/>
      <input name="BRAM_FIFO18_WEA0" num_pins="1"/>
      <input name="BRAM_FIFO18_WEA1" num_pins="1"/>
      <input name="BRAM_FIFO18_WEA2" num_pins="1"/>
      <input name="BRAM_FIFO18_WEA3" num_pins="1"/>
      <input name="BRAM_FIFO18_WEBWE0" num_pins="1"/>
      <input name="BRAM_FIFO18_WEBWE1" num_pins="1"/>
      <input name="BRAM_FIFO18_WEBWE2" num_pins="1"/>
      <input name="BRAM_FIFO18_WEBWE3" num_pins="1"/>
      <input name="BRAM_FIFO18_WEBWE4" num_pins="1"/>
      <input name="BRAM_FIFO18_WEBWE5" num_pins="1"/>
      <input name="BRAM_FIFO18_WEBWE6" num_pins="1"/>
      <input name="BRAM_FIFO18_WEBWE7" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRL0" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRL1" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRL10" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRL11" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRL12" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRL13" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRL14" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRL15" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRL2" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRL3" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRL4" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRL5" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRL6" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRL7" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRL8" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRL9" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRU0" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRU1" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRU10" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRU11" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRU12" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRU13" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRU14" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRU2" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRU3" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRU4" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRU5" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRU6" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRU7" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRU8" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRARDADDRU9" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRL0" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRL1" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRL10" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRL11" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRL12" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRL13" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRL14" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRL15" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRL2" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRL3" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRL4" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRL5" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRL6" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRL7" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRL8" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRL9" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRU0" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRU1" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRU10" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRU11" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRU12" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRU13" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRU14" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRU2" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRU3" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRU4" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRU5" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRU6" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRU7" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRU8" num_pins="1"/>
      <input name="BRAM_FIFO36_ADDRBWRADDRU9" num_pins="1"/>
      <input name="BRAM_FIFO36_CASCADEINA" num_pins="1"/>
      <input name="BRAM_FIFO36_CASCADEINB" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIL0" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIL1" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIL10" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIL11" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIL12" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIL13" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIL14" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIL15" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIL2" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIL3" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIL4" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIL5" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIL6" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIL7" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIL8" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIL9" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIU0" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIU1" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIU10" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIU11" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIU12" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIU13" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIU14" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIU15" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIU2" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIU3" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIU4" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIU5" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIU6" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIU7" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIU8" num_pins="1"/>
      <input name="BRAM_FIFO36_DIADIU9" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIL0" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIL1" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIL10" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIL11" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIL12" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIL13" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIL14" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIL15" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIL2" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIL3" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIL4" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIL5" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIL6" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIL7" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIL8" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIL9" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIU0" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIU1" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIU10" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIU11" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIU12" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIU13" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIU14" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIU15" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIU2" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIU3" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIU4" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIU5" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIU6" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIU7" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIU8" num_pins="1"/>
      <input name="BRAM_FIFO36_DIBDIU9" num_pins="1"/>
      <input name="BRAM_FIFO36_DIPADIPL0" num_pins="1"/>
      <input name="BRAM_FIFO36_DIPADIPL1" num_pins="1"/>
      <input name="BRAM_FIFO36_DIPADIPU0" num_pins="1"/>
      <input name="BRAM_FIFO36_DIPADIPU1" num_pins="1"/>
      <input name="BRAM_FIFO36_DIPBDIPL0" num_pins="1"/>
      <input name="BRAM_FIFO36_DIPBDIPL1" num_pins="1"/>
      <input name="BRAM_FIFO36_DIPBDIPU0" num_pins="1"/>
      <input name="BRAM_FIFO36_DIPBDIPU1" num_pins="1"/>
      <input name="BRAM_FIFO36_ENARDENL" num_pins="1"/>
      <input name="BRAM_FIFO36_ENARDENU" num_pins="1"/>
      <input name="BRAM_FIFO36_ENBWRENL" num_pins="1"/>
      <input name="BRAM_FIFO36_ENBWRENU" num_pins="1"/>
      <input name="BRAM_FIFO36_INJECTDBITERR" num_pins="1"/>
      <input name="BRAM_FIFO36_INJECTSBITERR" num_pins="1"/>
      <input name="BRAM_FIFO36_REGCEAREGCEL" num_pins="1"/>
      <input name="BRAM_FIFO36_REGCEAREGCEU" num_pins="1"/>
      <input name="BRAM_FIFO36_REGCEBL" num_pins="1"/>
      <input name="BRAM_FIFO36_REGCEBU" num_pins="1"/>
      <input name="BRAM_FIFO36_RSTRAMARSTRAMLRST" num_pins="1"/>
      <input name="BRAM_FIFO36_RSTRAMARSTRAMU" num_pins="1"/>
      <input name="BRAM_FIFO36_RSTRAMBL" num_pins="1"/>
      <input name="BRAM_FIFO36_RSTRAMBU" num_pins="1"/>
      <input name="BRAM_FIFO36_RSTREGARSTREGL" num_pins="1"/>
      <input name="BRAM_FIFO36_RSTREGARSTREGU" num_pins="1"/>
      <input name="BRAM_FIFO36_RSTREGBL" num_pins="1"/>
      <input name="BRAM_FIFO36_RSTREGBU" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTBRAMRST" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTCNT0" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTCNT1" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTCNT10" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTCNT11" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTCNT12" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTCNT2" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTCNT3" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTCNT4" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTCNT5" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTCNT6" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTCNT7" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTCNT8" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTCNT9" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTFLAGIN" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTIN0" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTIN1" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTIN2" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTIN3" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTIN4" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTOFF" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTRDCNTOFF" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTRDOS0" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTRDOS1" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTRDOS10" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTRDOS11" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTRDOS12" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTRDOS2" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTRDOS3" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTRDOS4" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTRDOS5" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTRDOS6" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTRDOS7" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTRDOS8" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTRDOS9" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTWRCNTOFF" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTWROS0" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTWROS1" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTWROS10" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTWROS11" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTWROS12" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTWROS2" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTWROS3" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTWROS4" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTWROS5" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTWROS6" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTWROS7" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTWROS8" num_pins="1"/>
      <input name="BRAM_FIFO36_TSTWROS9" num_pins="1"/>
      <input name="BRAM_FIFO36_WEAL0" num_pins="1"/>
      <input name="BRAM_FIFO36_WEAL1" num_pins="1"/>
      <input name="BRAM_FIFO36_WEAL2" num_pins="1"/>
      <input name="BRAM_FIFO36_WEAL3" num_pins="1"/>
      <input name="BRAM_FIFO36_WEAU0" num_pins="1"/>
      <input name="BRAM_FIFO36_WEAU1" num_pins="1"/>
      <input name="BRAM_FIFO36_WEAU2" num_pins="1"/>
      <input name="BRAM_FIFO36_WEAU3" num_pins="1"/>
      <input name="BRAM_FIFO36_WEBWEL0" num_pins="1"/>
      <input name="BRAM_FIFO36_WEBWEL1" num_pins="1"/>
      <input name="BRAM_FIFO36_WEBWEL2" num_pins="1"/>
      <input name="BRAM_FIFO36_WEBWEL3" num_pins="1"/>
      <input name="BRAM_FIFO36_WEBWEL4" num_pins="1"/>
      <input name="BRAM_FIFO36_WEBWEL5" num_pins="1"/>
      <input name="BRAM_FIFO36_WEBWEL6" num_pins="1"/>
      <input name="BRAM_FIFO36_WEBWEL7" num_pins="1"/>
      <input name="BRAM_FIFO36_WEBWEU0" num_pins="1"/>
      <input name="BRAM_FIFO36_WEBWEU1" num_pins="1"/>
      <input name="BRAM_FIFO36_WEBWEU2" num_pins="1"/>
      <input name="BRAM_FIFO36_WEBWEU3" num_pins="1"/>
      <input name="BRAM_FIFO36_WEBWEU4" num_pins="1"/>
      <input name="BRAM_FIFO36_WEBWEU5" num_pins="1"/>
      <input name="BRAM_FIFO36_WEBWEU6" num_pins="1"/>
      <input name="BRAM_FIFO36_WEBWEU7" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRARDADDR0" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRARDADDR1" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRARDADDR10" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRARDADDR11" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRARDADDR12" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRARDADDR13" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRARDADDR2" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRARDADDR3" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRARDADDR4" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRARDADDR5" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRARDADDR6" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRARDADDR7" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRARDADDR8" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRARDADDR9" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRATIEHIGH0" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRATIEHIGH1" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRBTIEHIGH0" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRBTIEHIGH1" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRBWRADDR0" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRBWRADDR1" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRBWRADDR10" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRBWRADDR11" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRBWRADDR12" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRBWRADDR13" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRBWRADDR2" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRBWRADDR3" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRBWRADDR4" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRBWRADDR5" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRBWRADDR6" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRBWRADDR7" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRBWRADDR8" num_pins="1"/>
      <input name="BRAM_RAMB18_ADDRBWRADDR9" num_pins="1"/>
      <input name="BRAM_RAMB18_DIADI0" num_pins="1"/>
      <input name="BRAM_RAMB18_DIADI1" num_pins="1"/>
      <input name="BRAM_RAMB18_DIADI10" num_pins="1"/>
      <input name="BRAM_RAMB18_DIADI11" num_pins="1"/>
      <input name="BRAM_RAMB18_DIADI12" num_pins="1"/>
      <input name="BRAM_RAMB18_DIADI13" num_pins="1"/>
      <input name="BRAM_RAMB18_DIADI14" num_pins="1"/>
      <input name="BRAM_RAMB18_DIADI15" num_pins="1"/>
      <input name="BRAM_RAMB18_DIADI2" num_pins="1"/>
      <input name="BRAM_RAMB18_DIADI3" num_pins="1"/>
      <input name="BRAM_RAMB18_DIADI4" num_pins="1"/>
      <input name="BRAM_RAMB18_DIADI5" num_pins="1"/>
      <input name="BRAM_RAMB18_DIADI6" num_pins="1"/>
      <input name="BRAM_RAMB18_DIADI7" num_pins="1"/>
      <input name="BRAM_RAMB18_DIADI8" num_pins="1"/>
      <input name="BRAM_RAMB18_DIADI9" num_pins="1"/>
      <input name="BRAM_RAMB18_DIBDI0" num_pins="1"/>
      <input name="BRAM_RAMB18_DIBDI1" num_pins="1"/>
      <input name="BRAM_RAMB18_DIBDI10" num_pins="1"/>
      <input name="BRAM_RAMB18_DIBDI11" num_pins="1"/>
      <input name="BRAM_RAMB18_DIBDI12" num_pins="1"/>
      <input name="BRAM_RAMB18_DIBDI13" num_pins="1"/>
      <input name="BRAM_RAMB18_DIBDI14" num_pins="1"/>
      <input name="BRAM_RAMB18_DIBDI15" num_pins="1"/>
      <input name="BRAM_RAMB18_DIBDI2" num_pins="1"/>
      <input name="BRAM_RAMB18_DIBDI3" num_pins="1"/>
      <input name="BRAM_RAMB18_DIBDI4" num_pins="1"/>
      <input name="BRAM_RAMB18_DIBDI5" num_pins="1"/>
      <input name="BRAM_RAMB18_DIBDI6" num_pins="1"/>
      <input name="BRAM_RAMB18_DIBDI7" num_pins="1"/>
      <input name="BRAM_RAMB18_DIBDI8" num_pins="1"/>
      <input name="BRAM_RAMB18_DIBDI9" num_pins="1"/>
      <input name="BRAM_RAMB18_DIPADIP0" num_pins="1"/>
      <input name="BRAM_RAMB18_DIPADIP1" num_pins="1"/>
      <input name="BRAM_RAMB18_DIPBDIP0" num_pins="1"/>
      <input name="BRAM_RAMB18_DIPBDIP1" num_pins="1"/>
      <input name="BRAM_RAMB18_ENARDEN" num_pins="1"/>
      <input name="BRAM_RAMB18_ENBWREN" num_pins="1"/>
      <input name="BRAM_RAMB18_REGCEAREGCE" num_pins="1"/>
      <input name="BRAM_RAMB18_REGCEB" num_pins="1"/>
      <input name="BRAM_RAMB18_RSTRAMARSTRAM" num_pins="1"/>
      <input name="BRAM_RAMB18_RSTRAMB" num_pins="1"/>
      <input name="BRAM_RAMB18_RSTREGARSTREG" num_pins="1"/>
      <input name="BRAM_RAMB18_RSTREGB" num_pins="1"/>
      <input name="BRAM_RAMB18_WEA0" num_pins="1"/>
      <input name="BRAM_RAMB18_WEA1" num_pins="1"/>
      <input name="BRAM_RAMB18_WEA2" num_pins="1"/>
      <input name="BRAM_RAMB18_WEA3" num_pins="1"/>
      <input name="BRAM_RAMB18_WEBWE0" num_pins="1"/>
      <input name="BRAM_RAMB18_WEBWE1" num_pins="1"/>
      <input name="BRAM_RAMB18_WEBWE2" num_pins="1"/>
      <input name="BRAM_RAMB18_WEBWE3" num_pins="1"/>
      <input name="BRAM_RAMB18_WEBWE4" num_pins="1"/>
      <input name="BRAM_RAMB18_WEBWE5" num_pins="1"/>
      <input name="BRAM_RAMB18_WEBWE6" num_pins="1"/>
      <input name="BRAM_RAMB18_WEBWE7" num_pins="1"/>
      <output name="BRAM_FIFO18_ALMOSTEMPTY" num_pins="1"/>
      <output name="BRAM_FIFO18_ALMOSTFULL" num_pins="1"/>
      <output name="BRAM_FIFO18_DOADO0" num_pins="1"/>
      <output name="BRAM_FIFO18_DOADO1" num_pins="1"/>
      <output name="BRAM_FIFO18_DOADO10" num_pins="1"/>
      <output name="BRAM_FIFO18_DOADO11" num_pins="1"/>
      <output name="BRAM_FIFO18_DOADO12" num_pins="1"/>
      <output name="BRAM_FIFO18_DOADO13" num_pins="1"/>
      <output name="BRAM_FIFO18_DOADO14" num_pins="1"/>
      <output name="BRAM_FIFO18_DOADO15" num_pins="1"/>
      <output name="BRAM_FIFO18_DOADO2" num_pins="1"/>
      <output name="BRAM_FIFO18_DOADO3" num_pins="1"/>
      <output name="BRAM_FIFO18_DOADO4" num_pins="1"/>
      <output name="BRAM_FIFO18_DOADO5" num_pins="1"/>
      <output name="BRAM_FIFO18_DOADO6" num_pins="1"/>
      <output name="BRAM_FIFO18_DOADO7" num_pins="1"/>
      <output name="BRAM_FIFO18_DOADO8" num_pins="1"/>
      <output name="BRAM_FIFO18_DOADO9" num_pins="1"/>
      <output name="BRAM_FIFO18_DOBDO0" num_pins="1"/>
      <output name="BRAM_FIFO18_DOBDO1" num_pins="1"/>
      <output name="BRAM_FIFO18_DOBDO10" num_pins="1"/>
      <output name="BRAM_FIFO18_DOBDO11" num_pins="1"/>
      <output name="BRAM_FIFO18_DOBDO12" num_pins="1"/>
      <output name="BRAM_FIFO18_DOBDO13" num_pins="1"/>
      <output name="BRAM_FIFO18_DOBDO14" num_pins="1"/>
      <output name="BRAM_FIFO18_DOBDO15" num_pins="1"/>
      <output name="BRAM_FIFO18_DOBDO2" num_pins="1"/>
      <output name="BRAM_FIFO18_DOBDO3" num_pins="1"/>
      <output name="BRAM_FIFO18_DOBDO4" num_pins="1"/>
      <output name="BRAM_FIFO18_DOBDO5" num_pins="1"/>
      <output name="BRAM_FIFO18_DOBDO6" num_pins="1"/>
      <output name="BRAM_FIFO18_DOBDO7" num_pins="1"/>
      <output name="BRAM_FIFO18_DOBDO8" num_pins="1"/>
      <output name="BRAM_FIFO18_DOBDO9" num_pins="1"/>
      <output name="BRAM_FIFO18_DOPADOP0" num_pins="1"/>
      <output name="BRAM_FIFO18_DOPADOP1" num_pins="1"/>
      <output name="BRAM_FIFO18_DOPBDOP0" num_pins="1"/>
      <output name="BRAM_FIFO18_DOPBDOP1" num_pins="1"/>
      <output name="BRAM_FIFO18_EMPTY" num_pins="1"/>
      <output name="BRAM_FIFO18_FULL" num_pins="1"/>
      <output name="BRAM_FIFO18_RDCOUNT0" num_pins="1"/>
      <output name="BRAM_FIFO18_RDCOUNT1" num_pins="1"/>
      <output name="BRAM_FIFO18_RDCOUNT10" num_pins="1"/>
      <output name="BRAM_FIFO18_RDCOUNT11" num_pins="1"/>
      <output name="BRAM_FIFO18_RDCOUNT2" num_pins="1"/>
      <output name="BRAM_FIFO18_RDCOUNT3" num_pins="1"/>
      <output name="BRAM_FIFO18_RDCOUNT4" num_pins="1"/>
      <output name="BRAM_FIFO18_RDCOUNT5" num_pins="1"/>
      <output name="BRAM_FIFO18_RDCOUNT6" num_pins="1"/>
      <output name="BRAM_FIFO18_RDCOUNT7" num_pins="1"/>
      <output name="BRAM_FIFO18_RDCOUNT8" num_pins="1"/>
      <output name="BRAM_FIFO18_RDCOUNT9" num_pins="1"/>
      <output name="BRAM_FIFO18_RDERR" num_pins="1"/>
      <output name="BRAM_FIFO18_WRCOUNT0" num_pins="1"/>
      <output name="BRAM_FIFO18_WRCOUNT1" num_pins="1"/>
      <output name="BRAM_FIFO18_WRCOUNT10" num_pins="1"/>
      <output name="BRAM_FIFO18_WRCOUNT11" num_pins="1"/>
      <output name="BRAM_FIFO18_WRCOUNT2" num_pins="1"/>
      <output name="BRAM_FIFO18_WRCOUNT3" num_pins="1"/>
      <output name="BRAM_FIFO18_WRCOUNT4" num_pins="1"/>
      <output name="BRAM_FIFO18_WRCOUNT5" num_pins="1"/>
      <output name="BRAM_FIFO18_WRCOUNT6" num_pins="1"/>
      <output name="BRAM_FIFO18_WRCOUNT7" num_pins="1"/>
      <output name="BRAM_FIFO18_WRCOUNT8" num_pins="1"/>
      <output name="BRAM_FIFO18_WRCOUNT9" num_pins="1"/>
      <output name="BRAM_FIFO18_WRERR" num_pins="1"/>
      <output name="BRAM_FIFO36_ALMOSTEMPTY" num_pins="1"/>
      <output name="BRAM_FIFO36_ALMOSTFULL" num_pins="1"/>
      <output name="BRAM_FIFO36_CASCADEOUTA" num_pins="1"/>
      <output name="BRAM_FIFO36_CASCADEOUTB" num_pins="1"/>
      <output name="BRAM_FIFO36_DBITERR" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOL0" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOL1" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOL10" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOL11" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOL12" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOL13" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOL14" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOL15" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOL2" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOL3" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOL4" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOL5" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOL6" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOL7" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOL8" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOL9" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOU0" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOU1" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOU10" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOU11" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOU12" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOU13" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOU14" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOU15" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOU2" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOU3" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOU4" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOU5" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOU6" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOU7" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOU8" num_pins="1"/>
      <output name="BRAM_FIFO36_DOADOU9" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOL0" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOL1" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOL10" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOL11" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOL12" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOL13" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOL14" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOL15" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOL2" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOL3" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOL4" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOL5" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOL6" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOL7" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOL8" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOL9" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOU0" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOU1" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOU10" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOU11" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOU12" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOU13" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOU14" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOU15" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOU2" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOU3" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOU4" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOU5" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOU6" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOU7" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOU8" num_pins="1"/>
      <output name="BRAM_FIFO36_DOBDOU9" num_pins="1"/>
      <output name="BRAM_FIFO36_DOPADOPL0" num_pins="1"/>
      <output name="BRAM_FIFO36_DOPADOPL1" num_pins="1"/>
      <output name="BRAM_FIFO36_DOPADOPU0" num_pins="1"/>
      <output name="BRAM_FIFO36_DOPADOPU1" num_pins="1"/>
      <output name="BRAM_FIFO36_DOPBDOPL0" num_pins="1"/>
      <output name="BRAM_FIFO36_DOPBDOPL1" num_pins="1"/>
      <output name="BRAM_FIFO36_DOPBDOPU0" num_pins="1"/>
      <output name="BRAM_FIFO36_DOPBDOPU1" num_pins="1"/>
      <output name="BRAM_FIFO36_ECCPARITY0" num_pins="1"/>
      <output name="BRAM_FIFO36_ECCPARITY1" num_pins="1"/>
      <output name="BRAM_FIFO36_ECCPARITY2" num_pins="1"/>
      <output name="BRAM_FIFO36_ECCPARITY3" num_pins="1"/>
      <output name="BRAM_FIFO36_ECCPARITY4" num_pins="1"/>
      <output name="BRAM_FIFO36_ECCPARITY5" num_pins="1"/>
      <output name="BRAM_FIFO36_ECCPARITY6" num_pins="1"/>
      <output name="BRAM_FIFO36_ECCPARITY7" num_pins="1"/>
      <output name="BRAM_FIFO36_EMPTY" num_pins="1"/>
      <output name="BRAM_FIFO36_FULL" num_pins="1"/>
      <output name="BRAM_FIFO36_RDCOUNT0" num_pins="1"/>
      <output name="BRAM_FIFO36_RDCOUNT1" num_pins="1"/>
      <output name="BRAM_FIFO36_RDCOUNT10" num_pins="1"/>
      <output name="BRAM_FIFO36_RDCOUNT11" num_pins="1"/>
      <output name="BRAM_FIFO36_RDCOUNT12" num_pins="1"/>
      <output name="BRAM_FIFO36_RDCOUNT2" num_pins="1"/>
      <output name="BRAM_FIFO36_RDCOUNT3" num_pins="1"/>
      <output name="BRAM_FIFO36_RDCOUNT4" num_pins="1"/>
      <output name="BRAM_FIFO36_RDCOUNT5" num_pins="1"/>
      <output name="BRAM_FIFO36_RDCOUNT6" num_pins="1"/>
      <output name="BRAM_FIFO36_RDCOUNT7" num_pins="1"/>
      <output name="BRAM_FIFO36_RDCOUNT8" num_pins="1"/>
      <output name="BRAM_FIFO36_RDCOUNT9" num_pins="1"/>
      <output name="BRAM_FIFO36_RDERR" num_pins="1"/>
      <output name="BRAM_FIFO36_SBITERR" num_pins="1"/>
      <output name="BRAM_FIFO36_TSTOUT0" num_pins="1"/>
      <output name="BRAM_FIFO36_TSTOUT1" num_pins="1"/>
      <output name="BRAM_FIFO36_TSTOUT2" num_pins="1"/>
      <output name="BRAM_FIFO36_TSTOUT3" num_pins="1"/>
      <output name="BRAM_FIFO36_TSTOUT4" num_pins="1"/>
      <output name="BRAM_FIFO36_WRCOUNT0" num_pins="1"/>
      <output name="BRAM_FIFO36_WRCOUNT1" num_pins="1"/>
      <output name="BRAM_FIFO36_WRCOUNT10" num_pins="1"/>
      <output name="BRAM_FIFO36_WRCOUNT11" num_pins="1"/>
      <output name="BRAM_FIFO36_WRCOUNT12" num_pins="1"/>
      <output name="BRAM_FIFO36_WRCOUNT2" num_pins="1"/>
      <output name="BRAM_FIFO36_WRCOUNT3" num_pins="1"/>
      <output name="BRAM_FIFO36_WRCOUNT4" num_pins="1"/>
      <output name="BRAM_FIFO36_WRCOUNT5" num_pins="1"/>
      <output name="BRAM_FIFO36_WRCOUNT6" num_pins="1"/>
      <output name="BRAM_FIFO36_WRCOUNT7" num_pins="1"/>
      <output name="BRAM_FIFO36_WRCOUNT8" num_pins="1"/>
      <output name="BRAM_FIFO36_WRCOUNT9" num_pins="1"/>
      <output name="BRAM_FIFO36_WRERR" num_pins="1"/>
      <output name="BRAM_RAMB18_ALMOSTEMPTY" num_pins="1"/>
      <output name="BRAM_RAMB18_ALMOSTFULL" num_pins="1"/>
      <output name="BRAM_RAMB18_DOADO0" num_pins="1"/>
      <output name="BRAM_RAMB18_DOADO1" num_pins="1"/>
      <output name="BRAM_RAMB18_DOADO10" num_pins="1"/>
      <output name="BRAM_RAMB18_DOADO11" num_pins="1"/>
      <output name="BRAM_RAMB18_DOADO12" num_pins="1"/>
      <output name="BRAM_RAMB18_DOADO13" num_pins="1"/>
      <output name="BRAM_RAMB18_DOADO14" num_pins="1"/>
      <output name="BRAM_RAMB18_DOADO15" num_pins="1"/>
      <output name="BRAM_RAMB18_DOADO2" num_pins="1"/>
      <output name="BRAM_RAMB18_DOADO3" num_pins="1"/>
      <output name="BRAM_RAMB18_DOADO4" num_pins="1"/>
      <output name="BRAM_RAMB18_DOADO5" num_pins="1"/>
      <output name="BRAM_RAMB18_DOADO6" num_pins="1"/>
      <output name="BRAM_RAMB18_DOADO7" num_pins="1"/>
      <output name="BRAM_RAMB18_DOADO8" num_pins="1"/>
      <output name="BRAM_RAMB18_DOADO9" num_pins="1"/>
      <output name="BRAM_RAMB18_DOBDO0" num_pins="1"/>
      <output name="BRAM_RAMB18_DOBDO1" num_pins="1"/>
      <output name="BRAM_RAMB18_DOBDO10" num_pins="1"/>
      <output name="BRAM_RAMB18_DOBDO11" num_pins="1"/>
      <output name="BRAM_RAMB18_DOBDO12" num_pins="1"/>
      <output name="BRAM_RAMB18_DOBDO13" num_pins="1"/>
      <output name="BRAM_RAMB18_DOBDO14" num_pins="1"/>
      <output name="BRAM_RAMB18_DOBDO15" num_pins="1"/>
      <output name="BRAM_RAMB18_DOBDO2" num_pins="1"/>
      <output name="BRAM_RAMB18_DOBDO3" num_pins="1"/>
      <output name="BRAM_RAMB18_DOBDO4" num_pins="1"/>
      <output name="BRAM_RAMB18_DOBDO5" num_pins="1"/>
      <output name="BRAM_RAMB18_DOBDO6" num_pins="1"/>
      <output name="BRAM_RAMB18_DOBDO7" num_pins="1"/>
      <output name="BRAM_RAMB18_DOBDO8" num_pins="1"/>
      <output name="BRAM_RAMB18_DOBDO9" num_pins="1"/>
      <output name="BRAM_RAMB18_DOPADOP0" num_pins="1"/>
      <output name="BRAM_RAMB18_DOPADOP1" num_pins="1"/>
      <output name="BRAM_RAMB18_DOPBDOP0" num_pins="1"/>
      <output name="BRAM_RAMB18_DOPBDOP1" num_pins="1"/>
      <output name="BRAM_RAMB18_EMPTY" num_pins="1"/>
      <output name="BRAM_RAMB18_FULL" num_pins="1"/>
      <output name="BRAM_RAMB18_RDCOUNT0" num_pins="1"/>
      <output name="BRAM_RAMB18_RDCOUNT1" num_pins="1"/>
      <output name="BRAM_RAMB18_RDCOUNT10" num_pins="1"/>
      <output name="BRAM_RAMB18_RDCOUNT11" num_pins="1"/>
      <output name="BRAM_RAMB18_RDCOUNT2" num_pins="1"/>
      <output name="BRAM_RAMB18_RDCOUNT3" num_pins="1"/>
      <output name="BRAM_RAMB18_RDCOUNT4" num_pins="1"/>
      <output name="BRAM_RAMB18_RDCOUNT5" num_pins="1"/>
      <output name="BRAM_RAMB18_RDCOUNT6" num_pins="1"/>
      <output name="BRAM_RAMB18_RDCOUNT7" num_pins="1"/>
      <output name="BRAM_RAMB18_RDCOUNT8" num_pins="1"/>
      <output name="BRAM_RAMB18_RDCOUNT9" num_pins="1"/>
      <output name="BRAM_RAMB18_RDERR" num_pins="1"/>
      <output name="BRAM_RAMB18_WRCOUNT0" num_pins="1"/>
      <output name="BRAM_RAMB18_WRCOUNT1" num_pins="1"/>
      <output name="BRAM_RAMB18_WRCOUNT10" num_pins="1"/>
      <output name="BRAM_RAMB18_WRCOUNT11" num_pins="1"/>
      <output name="BRAM_RAMB18_WRCOUNT2" num_pins="1"/>
      <output name="BRAM_RAMB18_WRCOUNT3" num_pins="1"/>
      <output name="BRAM_RAMB18_WRCOUNT4" num_pins="1"/>
      <output name="BRAM_RAMB18_WRCOUNT5" num_pins="1"/>
      <output name="BRAM_RAMB18_WRCOUNT6" num_pins="1"/>
      <output name="BRAM_RAMB18_WRCOUNT7" num_pins="1"/>
      <output name="BRAM_RAMB18_WRCOUNT8" num_pins="1"/>
      <output name="BRAM_RAMB18_WRCOUNT9" num_pins="1"/>
      <output name="BRAM_RAMB18_WRERR" num_pins="1"/>
      <pb_type name="BRAM_X0" num_pb="1">
        <clock name="RAMB36_X0Y0_CLKARDCLKL" num_pins="1"/>
        <clock name="RAMB36_X0Y0_CLKARDCLKU" num_pins="1"/>
        <clock name="RAMB36_X0Y0_CLKBWRCLKL" num_pins="1"/>
        <clock name="RAMB36_X0Y0_CLKBWRCLKU" num_pins="1"/>
        <input name="RAMB18_X0Y0_ADDRARDADDR" num_pins="14"/>
        <input name="RAMB18_X0Y0_ADDRATIEHIGH" num_pins="2"/>
        <input name="RAMB18_X0Y0_ADDRBTIEHIGH" num_pins="2"/>
        <input name="RAMB18_X0Y0_ADDRBWRADDR" num_pins="14"/>
        <input name="RAMB18_X0Y0_DIADI" num_pins="16"/>
        <input name="RAMB18_X0Y0_DIBDI" num_pins="16"/>
        <input name="RAMB18_X0Y0_DIPADIP" num_pins="2"/>
        <input name="RAMB18_X0Y0_DIPBDIP" num_pins="2"/>
        <input name="RAMB18_X0Y0_RDCLK" num_pins="1"/>
        <input name="RAMB18_X0Y0_RDEN" num_pins="1"/>
        <input name="RAMB18_X0Y0_RDRCLK" num_pins="1"/>
        <input name="RAMB18_X0Y0_REGCE" num_pins="1"/>
        <input name="RAMB18_X0Y0_REGCEB" num_pins="1"/>
        <input name="RAMB18_X0Y0_REGCLKB" num_pins="1"/>
        <input name="RAMB18_X0Y0_RST" num_pins="1"/>
        <input name="RAMB18_X0Y0_RSTRAMB" num_pins="1"/>
        <input name="RAMB18_X0Y0_RSTREG" num_pins="1"/>
        <input name="RAMB18_X0Y0_RSTREGB" num_pins="1"/>
        <input name="RAMB18_X0Y0_WEA" num_pins="4"/>
        <input name="RAMB18_X0Y0_WEBWE" num_pins="8"/>
        <input name="RAMB18_X0Y0_WRCLK" num_pins="1"/>
        <input name="RAMB18_X0Y0_WREN" num_pins="1"/>
        <input name="RAMB18_X0Y1_ADDRARDADDR" num_pins="14"/>
        <input name="RAMB18_X0Y1_ADDRATIEHIGH" num_pins="2"/>
        <input name="RAMB18_X0Y1_ADDRBTIEHIGH" num_pins="2"/>
        <input name="RAMB18_X0Y1_ADDRBWRADDR" num_pins="14"/>
        <input name="RAMB18_X0Y1_CLKARDCLK" num_pins="1"/>
        <input name="RAMB18_X0Y1_CLKBWRCLK" num_pins="1"/>
        <input name="RAMB18_X0Y1_DIADI" num_pins="16"/>
        <input name="RAMB18_X0Y1_DIBDI" num_pins="16"/>
        <input name="RAMB18_X0Y1_DIPADIP" num_pins="2"/>
        <input name="RAMB18_X0Y1_DIPBDIP" num_pins="2"/>
        <input name="RAMB18_X0Y1_ENARDEN" num_pins="1"/>
        <input name="RAMB18_X0Y1_ENBWREN" num_pins="1"/>
        <input name="RAMB18_X0Y1_REGCEAREGCE" num_pins="1"/>
        <input name="RAMB18_X0Y1_REGCEB" num_pins="1"/>
        <input name="RAMB18_X0Y1_REGCLKARDRCLK" num_pins="1"/>
        <input name="RAMB18_X0Y1_REGCLKB" num_pins="1"/>
        <input name="RAMB18_X0Y1_RSTRAMARSTRAM" num_pins="1"/>
        <input name="RAMB18_X0Y1_RSTRAMB" num_pins="1"/>
        <input name="RAMB18_X0Y1_RSTREGARSTREG" num_pins="1"/>
        <input name="RAMB18_X0Y1_RSTREGB" num_pins="1"/>
        <input name="RAMB18_X0Y1_WEA" num_pins="4"/>
        <input name="RAMB18_X0Y1_WEBWE" num_pins="8"/>
        <input name="RAMB36_X0Y0_ADDRARDADDRL" num_pins="16"/>
        <input name="RAMB36_X0Y0_ADDRARDADDRU" num_pins="15"/>
        <input name="RAMB36_X0Y0_ADDRBWRADDRL" num_pins="16"/>
        <input name="RAMB36_X0Y0_ADDRBWRADDRU" num_pins="15"/>
        <input name="RAMB36_X0Y0_CASCADEINA" num_pins="1"/>
        <input name="RAMB36_X0Y0_CASCADEINB" num_pins="1"/>
        <input name="RAMB36_X0Y0_DIADI" num_pins="32"/>
        <input name="RAMB36_X0Y0_DIBDI" num_pins="32"/>
        <input name="RAMB36_X0Y0_DIPADIP" num_pins="4"/>
        <input name="RAMB36_X0Y0_DIPBDIP" num_pins="4"/>
        <input name="RAMB36_X0Y0_ENARDENL" num_pins="1"/>
        <input name="RAMB36_X0Y0_ENARDENU" num_pins="1"/>
        <input name="RAMB36_X0Y0_ENBWRENL" num_pins="1"/>
        <input name="RAMB36_X0Y0_ENBWRENU" num_pins="1"/>
        <input name="RAMB36_X0Y0_INJECTDBITERR" num_pins="1"/>
        <input name="RAMB36_X0Y0_INJECTSBITERR" num_pins="1"/>
        <input name="RAMB36_X0Y0_REGCEAREGCEL" num_pins="1"/>
        <input name="RAMB36_X0Y0_REGCEAREGCEU" num_pins="1"/>
        <input name="RAMB36_X0Y0_REGCEBL" num_pins="1"/>
        <input name="RAMB36_X0Y0_REGCEBU" num_pins="1"/>
        <input name="RAMB36_X0Y0_REGCLKARDRCLKL" num_pins="1"/>
        <input name="RAMB36_X0Y0_REGCLKARDRCLKU" num_pins="1"/>
        <input name="RAMB36_X0Y0_REGCLKBL" num_pins="1"/>
        <input name="RAMB36_X0Y0_REGCLKBU" num_pins="1"/>
        <input name="RAMB36_X0Y0_RSTRAMARSTRAMLRST" num_pins="1"/>
        <input name="RAMB36_X0Y0_RSTRAMARSTRAMU" num_pins="1"/>
        <input name="RAMB36_X0Y0_RSTRAMBL" num_pins="1"/>
        <input name="RAMB36_X0Y0_RSTRAMBU" num_pins="1"/>
        <input name="RAMB36_X0Y0_RSTREGARSTREGL" num_pins="1"/>
        <input name="RAMB36_X0Y0_RSTREGARSTREGU" num_pins="1"/>
        <input name="RAMB36_X0Y0_RSTREGBL" num_pins="1"/>
        <input name="RAMB36_X0Y0_RSTREGBU" num_pins="1"/>
        <input name="RAMB36_X0Y0_TSTBRAMRST" num_pins="1"/>
        <input name="RAMB36_X0Y0_TSTCNT" num_pins="13"/>
        <input name="RAMB36_X0Y0_TSTFLAGIN" num_pins="1"/>
        <input name="RAMB36_X0Y0_TSTIN" num_pins="5"/>
        <input name="RAMB36_X0Y0_TSTOFF" num_pins="1"/>
        <input name="RAMB36_X0Y0_TSTRDCNTOFF" num_pins="1"/>
        <input name="RAMB36_X0Y0_TSTRDOS" num_pins="13"/>
        <input name="RAMB36_X0Y0_TSTWRCNTOFF" num_pins="1"/>
        <input name="RAMB36_X0Y0_TSTWROS" num_pins="13"/>
        <input name="RAMB36_X0Y0_WEAL" num_pins="4"/>
        <input name="RAMB36_X0Y0_WEAU" num_pins="4"/>
        <input name="RAMB36_X0Y0_WEBWEL" num_pins="8"/>
        <input name="RAMB36_X0Y0_WEBWEU" num_pins="8"/>
        <output name="RAMB18_X0Y0_ALMOSTEMPTY" num_pins="1"/>
        <output name="RAMB18_X0Y0_ALMOSTFULL" num_pins="1"/>
        <output name="RAMB18_X0Y0_DO" num_pins="32"/>
        <output name="RAMB18_X0Y0_DOP" num_pins="4"/>
        <output name="RAMB18_X0Y0_EMPTY" num_pins="1"/>
        <output name="RAMB18_X0Y0_FULL" num_pins="1"/>
        <output name="RAMB18_X0Y0_RDCOUNT" num_pins="12"/>
        <output name="RAMB18_X0Y0_RDERR" num_pins="1"/>
        <output name="RAMB18_X0Y0_WRCOUNT" num_pins="12"/>
        <output name="RAMB18_X0Y0_WRERR" num_pins="1"/>
        <output name="RAMB18_X0Y1_ALMOSTEMPTY" num_pins="1"/>
        <output name="RAMB18_X0Y1_ALMOSTFULL" num_pins="1"/>
        <output name="RAMB18_X0Y1_DOADO" num_pins="16"/>
        <output name="RAMB18_X0Y1_DOBDO" num_pins="16"/>
        <output name="RAMB18_X0Y1_DOPADOP" num_pins="2"/>
        <output name="RAMB18_X0Y1_DOPBDOP" num_pins="2"/>
        <output name="RAMB18_X0Y1_EMPTY" num_pins="1"/>
        <output name="RAMB18_X0Y1_FULL" num_pins="1"/>
        <output name="RAMB18_X0Y1_RDCOUNT" num_pins="12"/>
        <output name="RAMB18_X0Y1_RDERR" num_pins="1"/>
        <output name="RAMB18_X0Y1_WRCOUNT" num_pins="12"/>
        <output name="RAMB18_X0Y1_WRERR" num_pins="1"/>
        <output name="RAMB36_X0Y0_ALMOSTEMPTY" num_pins="1"/>
        <output name="RAMB36_X0Y0_ALMOSTFULL" num_pins="1"/>
        <output name="RAMB36_X0Y0_CASCADEOUTA" num_pins="1"/>
        <output name="RAMB36_X0Y0_CASCADEOUTB" num_pins="1"/>
        <output name="RAMB36_X0Y0_DBITERR" num_pins="1"/>
        <output name="RAMB36_X0Y0_DOADO" num_pins="32"/>
        <output name="RAMB36_X0Y0_DOBDO" num_pins="32"/>
        <output name="RAMB36_X0Y0_DOPADOP" num_pins="4"/>
        <output name="RAMB36_X0Y0_DOPBDOP" num_pins="4"/>
        <output name="RAMB36_X0Y0_ECCPARITY" num_pins="8"/>
        <output name="RAMB36_X0Y0_EMPTY" num_pins="1"/>
        <output name="RAMB36_X0Y0_FULL" num_pins="1"/>
        <output name="RAMB36_X0Y0_RDCOUNT" num_pins="13"/>
        <output name="RAMB36_X0Y0_RDERR" num_pins="1"/>
        <output name="RAMB36_X0Y0_SBITERR" num_pins="1"/>
        <output name="RAMB36_X0Y0_TSTOUT" num_pins="5"/>
        <output name="RAMB36_X0Y0_WRCOUNT" num_pins="13"/>
        <output name="RAMB36_X0Y0_WRERR" num_pins="1"/>
        <pb_type name="BRAM" num_pb="1">
          <clock name="RAMB36_Y0_CLKARDCLKL" num_pins="1"/>
          <clock name="RAMB36_Y0_CLKARDCLKU" num_pins="1"/>
          <clock name="RAMB36_Y0_CLKBWRCLKL" num_pins="1"/>
          <clock name="RAMB36_Y0_CLKBWRCLKU" num_pins="1"/>
          <input name="RAMB18_Y0_ADDRARDADDR" num_pins="14"/>
          <input name="RAMB18_Y0_ADDRATIEHIGH" num_pins="2"/>
          <input name="RAMB18_Y0_ADDRBTIEHIGH" num_pins="2"/>
          <input name="RAMB18_Y0_ADDRBWRADDR" num_pins="14"/>
          <input name="RAMB18_Y0_DIADI" num_pins="16"/>
          <input name="RAMB18_Y0_DIBDI" num_pins="16"/>
          <input name="RAMB18_Y0_DIPADIP" num_pins="2"/>
          <input name="RAMB18_Y0_DIPBDIP" num_pins="2"/>
          <input name="RAMB18_Y0_RDCLK" num_pins="1"/>
          <input name="RAMB18_Y0_RDEN" num_pins="1"/>
          <input name="RAMB18_Y0_RDRCLK" num_pins="1"/>
          <input name="RAMB18_Y0_REGCE" num_pins="1"/>
          <input name="RAMB18_Y0_REGCEB" num_pins="1"/>
          <input name="RAMB18_Y0_REGCLKB" num_pins="1"/>
          <input name="RAMB18_Y0_RST" num_pins="1"/>
          <input name="RAMB18_Y0_RSTRAMB" num_pins="1"/>
          <input name="RAMB18_Y0_RSTREG" num_pins="1"/>
          <input name="RAMB18_Y0_RSTREGB" num_pins="1"/>
          <input name="RAMB18_Y0_WEA" num_pins="4"/>
          <input name="RAMB18_Y0_WEBWE" num_pins="8"/>
          <input name="RAMB18_Y0_WRCLK" num_pins="1"/>
          <input name="RAMB18_Y0_WREN" num_pins="1"/>
          <input name="RAMB18_Y1_ADDRARDADDR" num_pins="14"/>
          <input name="RAMB18_Y1_ADDRATIEHIGH" num_pins="2"/>
          <input name="RAMB18_Y1_ADDRBTIEHIGH" num_pins="2"/>
          <input name="RAMB18_Y1_ADDRBWRADDR" num_pins="14"/>
          <input name="RAMB18_Y1_CLKARDCLK" num_pins="1"/>
          <input name="RAMB18_Y1_CLKBWRCLK" num_pins="1"/>
          <input name="RAMB18_Y1_DIADI" num_pins="16"/>
          <input name="RAMB18_Y1_DIBDI" num_pins="16"/>
          <input name="RAMB18_Y1_DIPADIP" num_pins="2"/>
          <input name="RAMB18_Y1_DIPBDIP" num_pins="2"/>
          <input name="RAMB18_Y1_ENARDEN" num_pins="1"/>
          <input name="RAMB18_Y1_ENBWREN" num_pins="1"/>
          <input name="RAMB18_Y1_REGCEAREGCE" num_pins="1"/>
          <input name="RAMB18_Y1_REGCEB" num_pins="1"/>
          <input name="RAMB18_Y1_REGCLKARDRCLK" num_pins="1"/>
          <input name="RAMB18_Y1_REGCLKB" num_pins="1"/>
          <input name="RAMB18_Y1_RSTRAMARSTRAM" num_pins="1"/>
          <input name="RAMB18_Y1_RSTRAMB" num_pins="1"/>
          <input name="RAMB18_Y1_RSTREGARSTREG" num_pins="1"/>
          <input name="RAMB18_Y1_RSTREGB" num_pins="1"/>
          <input name="RAMB18_Y1_WEA" num_pins="4"/>
          <input name="RAMB18_Y1_WEBWE" num_pins="8"/>
          <input name="RAMB36_Y0_ADDRARDADDRL" num_pins="16"/>
          <input name="RAMB36_Y0_ADDRARDADDRU" num_pins="15"/>
          <input name="RAMB36_Y0_ADDRBWRADDRL" num_pins="16"/>
          <input name="RAMB36_Y0_ADDRBWRADDRU" num_pins="15"/>
          <input name="RAMB36_Y0_CASCADEINA" num_pins="1"/>
          <input name="RAMB36_Y0_CASCADEINB" num_pins="1"/>
          <input name="RAMB36_Y0_DIADI" num_pins="32"/>
          <input name="RAMB36_Y0_DIBDI" num_pins="32"/>
          <input name="RAMB36_Y0_DIPADIP" num_pins="4"/>
          <input name="RAMB36_Y0_DIPBDIP" num_pins="4"/>
          <input name="RAMB36_Y0_ENARDENL" num_pins="1"/>
          <input name="RAMB36_Y0_ENARDENU" num_pins="1"/>
          <input name="RAMB36_Y0_ENBWRENL" num_pins="1"/>
          <input name="RAMB36_Y0_ENBWRENU" num_pins="1"/>
          <input name="RAMB36_Y0_INJECTDBITERR" num_pins="1"/>
          <input name="RAMB36_Y0_INJECTSBITERR" num_pins="1"/>
          <input name="RAMB36_Y0_REGCEAREGCEL" num_pins="1"/>
          <input name="RAMB36_Y0_REGCEAREGCEU" num_pins="1"/>
          <input name="RAMB36_Y0_REGCEBL" num_pins="1"/>
          <input name="RAMB36_Y0_REGCEBU" num_pins="1"/>
          <input name="RAMB36_Y0_REGCLKARDRCLKL" num_pins="1"/>
          <input name="RAMB36_Y0_REGCLKARDRCLKU" num_pins="1"/>
          <input name="RAMB36_Y0_REGCLKBL" num_pins="1"/>
          <input name="RAMB36_Y0_REGCLKBU" num_pins="1"/>
          <input name="RAMB36_Y0_RSTRAMARSTRAMLRST" num_pins="1"/>
          <input name="RAMB36_Y0_RSTRAMARSTRAMU" num_pins="1"/>
          <input name="RAMB36_Y0_RSTRAMBL" num_pins="1"/>
          <input name="RAMB36_Y0_RSTRAMBU" num_pins="1"/>
          <input name="RAMB36_Y0_RSTREGARSTREGL" num_pins="1"/>
          <input name="RAMB36_Y0_RSTREGARSTREGU" num_pins="1"/>
          <input name="RAMB36_Y0_RSTREGBL" num_pins="1"/>
          <input name="RAMB36_Y0_RSTREGBU" num_pins="1"/>
          <input name="RAMB36_Y0_TSTBRAMRST" num_pins="1"/>
          <input name="RAMB36_Y0_TSTCNT" num_pins="13"/>
          <input name="RAMB36_Y0_TSTFLAGIN" num_pins="1"/>
          <input name="RAMB36_Y0_TSTIN" num_pins="5"/>
          <input name="RAMB36_Y0_TSTOFF" num_pins="1"/>
          <input name="RAMB36_Y0_TSTRDCNTOFF" num_pins="1"/>
          <input name="RAMB36_Y0_TSTRDOS" num_pins="13"/>
          <input name="RAMB36_Y0_TSTWRCNTOFF" num_pins="1"/>
          <input name="RAMB36_Y0_TSTWROS" num_pins="13"/>
          <input name="RAMB36_Y0_WEAL" num_pins="4"/>
          <input name="RAMB36_Y0_WEAU" num_pins="4"/>
          <input name="RAMB36_Y0_WEBWEL" num_pins="8"/>
          <input name="RAMB36_Y0_WEBWEU" num_pins="8"/>
          <output name="RAMB18_Y0_ALMOSTEMPTY" num_pins="1"/>
          <output name="RAMB18_Y0_ALMOSTFULL" num_pins="1"/>
          <output name="RAMB18_Y0_DO" num_pins="32"/>
          <output name="RAMB18_Y0_DOP" num_pins="4"/>
          <output name="RAMB18_Y0_EMPTY" num_pins="1"/>
          <output name="RAMB18_Y0_FULL" num_pins="1"/>
          <output name="RAMB18_Y0_RDCOUNT" num_pins="12"/>
          <output name="RAMB18_Y0_RDERR" num_pins="1"/>
          <output name="RAMB18_Y0_WRCOUNT" num_pins="12"/>
          <output name="RAMB18_Y0_WRERR" num_pins="1"/>
          <output name="RAMB18_Y1_ALMOSTEMPTY" num_pins="1"/>
          <output name="RAMB18_Y1_ALMOSTFULL" num_pins="1"/>
          <output name="RAMB18_Y1_DOADO" num_pins="16"/>
          <output name="RAMB18_Y1_DOBDO" num_pins="16"/>
          <output name="RAMB18_Y1_DOPADOP" num_pins="2"/>
          <output name="RAMB18_Y1_DOPBDOP" num_pins="2"/>
          <output name="RAMB18_Y1_EMPTY" num_pins="1"/>
          <output name="RAMB18_Y1_FULL" num_pins="1"/>
          <output name="RAMB18_Y1_RDCOUNT" num_pins="12"/>
          <output name="RAMB18_Y1_RDERR" num_pins="1"/>
          <output name="RAMB18_Y1_WRCOUNT" num_pins="12"/>
          <output name="RAMB18_Y1_WRERR" num_pins="1"/>
          <output name="RAMB36_Y0_ALMOSTEMPTY" num_pins="1"/>
          <output name="RAMB36_Y0_ALMOSTFULL" num_pins="1"/>
          <output name="RAMB36_Y0_CASCADEOUTA" num_pins="1"/>
          <output name="RAMB36_Y0_CASCADEOUTB" num_pins="1"/>
          <output name="RAMB36_Y0_DBITERR" num_pins="1"/>
          <output name="RAMB36_Y0_DOADO" num_pins="32"/>
          <output name="RAMB36_Y0_DOBDO" num_pins="32"/>
          <output name="RAMB36_Y0_DOPADOP" num_pins="4"/>
          <output name="RAMB36_Y0_DOPBDOP" num_pins="4"/>
          <output name="RAMB36_Y0_ECCPARITY" num_pins="8"/>
          <output name="RAMB36_Y0_EMPTY" num_pins="1"/>
          <output name="RAMB36_Y0_FULL" num_pins="1"/>
          <output name="RAMB36_Y0_RDCOUNT" num_pins="13"/>
          <output name="RAMB36_Y0_RDERR" num_pins="1"/>
          <output name="RAMB36_Y0_SBITERR" num_pins="1"/>
          <output name="RAMB36_Y0_TSTOUT" num_pins="5"/>
          <output name="RAMB36_Y0_WRCOUNT" num_pins="13"/>
          <output name="RAMB36_Y0_WRERR" num_pins="1"/>
          <mode name="BRAM36">
            <!-- vim: set ai sw=1 ts=1 sta et: -->
            <!--
Block RAM in 7 series is 36kbbit split into two 18kbit sections.
The Block RAM is "true dual port".
There are both Latches (first) and Registers (second) on the output (why!?)

The RAM has extra bits that can be used for parity (DIP / DOP).

  -->
            <pb_type name="RAMBFIFO36E1" num_pb="1">
              <clock name="CLKARDCLKL" num_pins="1"/>
              <clock name="CLKARDCLKU" num_pins="1"/>
              <clock name="CLKBWRCLKL" num_pins="1"/>
              <clock name="CLKBWRCLKU" num_pins="1"/>
              <input name="ADDRARDADDRL" num_pins="16"/>
              <input name="ADDRARDADDRU" num_pins="15"/>
              <input name="ADDRBWRADDRL" num_pins="16"/>
              <input name="ADDRBWRADDRU" num_pins="15"/>
              <input name="CASCADEINA" num_pins="1"/>
              <input name="CASCADEINB" num_pins="1"/>
              <input name="DIADI" num_pins="32"/>
              <input name="DIBDI" num_pins="32"/>
              <input name="DIPADIP" num_pins="4"/>
              <input name="DIPBDIP" num_pins="4"/>
              <input name="ENARDENL" num_pins="1"/>
              <input name="ENARDENU" num_pins="1"/>
              <input name="ENBWRENL" num_pins="1"/>
              <input name="ENBWRENU" num_pins="1"/>
              <input name="INJECTDBITERR" num_pins="1"/>
              <input name="INJECTSBITERR" num_pins="1"/>
              <input name="REGCEAREGCEL" num_pins="1"/>
              <input name="REGCEAREGCEU" num_pins="1"/>
              <input name="REGCEBL" num_pins="1"/>
              <input name="REGCEBU" num_pins="1"/>
              <input name="REGCLKARDRCLKL" num_pins="1"/>
              <input name="REGCLKARDRCLKU" num_pins="1"/>
              <input name="REGCLKBL" num_pins="1"/>
              <input name="REGCLKBU" num_pins="1"/>
              <input name="RSTRAMARSTRAMLRST" num_pins="1"/>
              <input name="RSTRAMARSTRAMU" num_pins="1"/>
              <input name="RSTRAMBL" num_pins="1"/>
              <input name="RSTRAMBU" num_pins="1"/>
              <input name="RSTREGARSTREGL" num_pins="1"/>
              <input name="RSTREGARSTREGU" num_pins="1"/>
              <input name="RSTREGBL" num_pins="1"/>
              <input name="RSTREGBU" num_pins="1"/>
              <input name="TSTBRAMRST" num_pins="1"/>
              <input name="TSTCNT" num_pins="13"/>
              <input name="TSTFLAGIN" num_pins="1"/>
              <input name="TSTIN" num_pins="5"/>
              <input name="TSTOFF" num_pins="1"/>
              <input name="TSTRDCNTOFF" num_pins="1"/>
              <input name="TSTRDOS" num_pins="13"/>
              <input name="TSTWRCNTOFF" num_pins="1"/>
              <input name="TSTWROS" num_pins="13"/>
              <input name="WEAL" num_pins="4"/>
              <input name="WEAU" num_pins="4"/>
              <input name="WEBWEL" num_pins="8"/>
              <input name="WEBWEU" num_pins="8"/>
              <output name="ALMOSTEMPTY" num_pins="1"/>
              <output name="ALMOSTFULL" num_pins="1"/>
              <output name="CASCADEOUTA" num_pins="1"/>
              <output name="CASCADEOUTB" num_pins="1"/>
              <output name="DBITERR" num_pins="1"/>
              <output name="DOADO" num_pins="32"/>
              <output name="DOBDO" num_pins="32"/>
              <output name="DOPADOP" num_pins="4"/>
              <output name="DOPBDOP" num_pins="4"/>
              <output name="ECCPARITY" num_pins="8"/>
              <output name="EMPTY" num_pins="1"/>
              <output name="FULL" num_pins="1"/>
              <output name="RDCOUNT" num_pins="13"/>
              <output name="RDERR" num_pins="1"/>
              <output name="SBITERR" num_pins="1"/>
              <output name="TSTOUT" num_pins="5"/>
              <output name="WRCOUNT" num_pins="13"/>
              <output name="WRERR" num_pins="1"/>
              <mode name="BRAM">
                <pb_type blif_model=".subckt RAMB36E1_PRIM" name="RAMB36E1" num_pb="1">
                  <clock name="CLKARDCLKL" num_pins="1"/>
                  <clock name="CLKARDCLKU" num_pins="1"/>
                  <clock name="CLKBWRCLKL" num_pins="1"/>
                  <clock name="CLKBWRCLKU" num_pins="1"/>
                  <input name="ADDRARDADDRL" num_pins="16"/>
                  <input name="ADDRARDADDRU" num_pins="15"/>
                  <input name="ADDRBWRADDRL" num_pins="16"/>
                  <input name="ADDRBWRADDRU" num_pins="15"/>
                  <input name="CASCADEINA" num_pins="1"/>
                  <input name="CASCADEINB" num_pins="1"/>
                  <input name="DIADI" num_pins="32"/>
                  <input name="DIBDI" num_pins="32"/>
                  <input name="DIPADIP" num_pins="4"/>
                  <input name="DIPBDIP" num_pins="4"/>
                  <input name="ENARDENL" num_pins="1"/>
                  <input name="ENARDENU" num_pins="1"/>
                  <input name="ENBWRENL" num_pins="1"/>
                  <input name="ENBWRENU" num_pins="1"/>
                  <input name="REGCEAREGCEL" num_pins="1"/>
                  <input name="REGCEAREGCEU" num_pins="1"/>
                  <input name="REGCEBL" num_pins="1"/>
                  <input name="REGCEBU" num_pins="1"/>
                  <input name="REGCLKARDRCLKL" num_pins="1"/>
                  <input name="REGCLKARDRCLKU" num_pins="1"/>
                  <input name="REGCLKBL" num_pins="1"/>
                  <input name="REGCLKBU" num_pins="1"/>
                  <input name="RSTRAMARSTRAMLRST" num_pins="1"/>
                  <input name="RSTRAMARSTRAMU" num_pins="1"/>
                  <input name="RSTRAMBL" num_pins="1"/>
                  <input name="RSTRAMBU" num_pins="1"/>
                  <input name="RSTREGARSTREGL" num_pins="1"/>
                  <input name="RSTREGARSTREGU" num_pins="1"/>
                  <input name="RSTREGBL" num_pins="1"/>
                  <input name="RSTREGBU" num_pins="1"/>
                  <input name="WEAL" num_pins="4"/>
                  <input name="WEAU" num_pins="4"/>
                  <input name="WEBWEL" num_pins="8"/>
                  <input name="WEBWEU" num_pins="8"/>
                  <output name="CASCADEOUTA" num_pins="1"/>
                  <output name="CASCADEOUTB" num_pins="1"/>
                  <output name="DOADO" num_pins="32"/>
                  <output name="DOBDO" num_pins="32"/>
                  <output name="DOPADOP" num_pins="4"/>
                  <output name="DOPBDOP" num_pins="4"/>
                  <T_setup clock="CLKARDCLKL" port="RAMB36E1.REGCEAREGCEU" value="{setup_CLKARDCLKL_REGCEAL}"/>
                  <T_hold clock="CLKARDCLKL" port="RAMB36E1.REGCEAREGCEU" value="{hold_CLKARDCLKL_REGCEAL}"/>
                  <T_setup clock="CLKARDCLKL" port="RAMB36E1.REGCEAREGCEL" value="{setup_CLKARDCLKL_REGCEAL}"/>
                  <T_hold clock="CLKARDCLKL" port="RAMB36E1.REGCEAREGCEL" value="{hold_CLKARDCLKL_REGCEAL}"/>
                  <T_setup clock="CLKARDCLKL" port="RAMB36E1.ENARDENU" value="{setup_CLKARDCLKU_ENARDENU}"/>
                  <T_hold clock="CLKARDCLKL" port="RAMB36E1.ENARDENU" value="{hold_CLKARDCLKU_ENARDENU}"/>
                  <T_setup clock="CLKARDCLKL" port="RAMB36E1.ENARDENL" value="{setup_CLKARDCLKU_ENARDENU}"/>
                  <T_hold clock="CLKARDCLKL" port="RAMB36E1.ENARDENL" value="{hold_CLKARDCLKU_ENARDENU}"/>
                  <T_setup clock="CLKARDCLKL" port="RAMB36E1.RSTRAMARSTRAMU" value="{setup_CLKARDCLKU_RSTRAMAU}"/>
                  <T_hold clock="CLKARDCLKL" port="RAMB36E1.RSTRAMARSTRAMU" value="{hold_CLKARDCLKU_RSTRAMAU}"/>
                  <T_setup clock="CLKARDCLKL" port="RAMB36E1.RSTRAMARSTRAMLRST" value="{setup_CLKARDCLKU_RSTRAMAU}"/>
                  <T_hold clock="CLKARDCLKL" port="RAMB36E1.RSTRAMARSTRAMLRST" value="{hold_CLKARDCLKU_RSTRAMAU}"/>
                  <T_setup clock="CLKARDCLKL" port="RAMB36E1.RSTREGARSTREGU" value="{setup_CLKARDCLKU_RSTREGAU}"/>
                  <T_hold clock="CLKARDCLKL" port="RAMB36E1.RSTREGARSTREGU" value="{hold_CLKARDCLKU_RSTREGAU}"/>
                  <T_setup clock="CLKARDCLKL" port="RAMB36E1.RSTREGARSTREGL" value="{setup_CLKARDCLKU_RSTREGAU}"/>
                  <T_hold clock="CLKARDCLKL" port="RAMB36E1.RSTREGARSTREGL" value="{hold_CLKARDCLKU_RSTREGAU}"/>
                  <T_setup clock="CLKARDCLKL" port="RAMB36E1.ADDRARDADDRU" value="{setup_CLKARDCLKU_ADDRAU}"/>
                  <T_hold clock="CLKARDCLKL" port="RAMB36E1.ADDRARDADDRU" value="{hold_CLKARDCLKU_ADDRAU}"/>
                  <T_setup clock="CLKARDCLKL" port="RAMB36E1.ADDRARDADDRL" value="{setup_CLKARDCLKU_ADDRA15L}"/>
                  <T_hold clock="CLKARDCLKL" port="RAMB36E1.ADDRARDADDRL" value="{hold_CLKARDCLKU_ADDRA15L}"/>
                  <T_setup clock="CLKARDCLKL" port="RAMB36E1.DIADI" value="{setup_CLKARDCLKU_DIADIU}"/>
                  <T_hold clock="CLKARDCLKL" port="RAMB36E1.DIADI" value="{hold_CLKARDCLKU_DIADIU}"/>
                  <T_setup clock="CLKARDCLKL" port="RAMB36E1.DIPADIP" value="{setup_CLKARDCLKU_DIPADIPU}"/>
                  <T_hold clock="CLKARDCLKL" port="RAMB36E1.DIPADIP" value="{hold_CLKARDCLKU_DIPADIPU}"/>
                  <T_setup clock="CLKARDCLKL" port="RAMB36E1.WEAU" value="{setup_CLKARDCLKU_WEAU}"/>
                  <T_hold clock="CLKARDCLKL" port="RAMB36E1.WEAU" value="{hold_CLKARDCLKU_WEAU}"/>
                  <T_setup clock="CLKARDCLKL" port="RAMB36E1.WEAL" value="{setup_CLKARDCLKU_WEAU}"/>
                  <T_hold clock="CLKARDCLKL" port="RAMB36E1.WEAL" value="{hold_CLKARDCLKU_WEAU}"/>
                  <T_clock_to_Q clock="CLKARDCLKL" max="{iopath_CLKARDCLKU_DOADOU}" port="RAMB36E1.DOADO"/>
                  <T_clock_to_Q clock="CLKARDCLKL" max="{iopath_CLKARDCLKU_DOPADOPU}" port="RAMB36E1.DOPADOP"/>
                  <T_setup clock="CLKARDCLKL" port="RAMB36E1.REGCLKARDRCLKU" value="10e-12"/>
                  <T_setup clock="CLKARDCLKL" port="RAMB36E1.REGCLKARDRCLKL" value="10e-12"/>
                  <T_setup clock="CLKBWRCLKL" port="RAMB36E1.ENBWRENU" value="{setup_CLKBWRCLKU_ENBWRENU}"/>
                  <T_hold clock="CLKBWRCLKL" port="RAMB36E1.ENBWRENU" value="{hold_CLKBWRCLKU_ENBWRENU}"/>
                  <T_setup clock="CLKBWRCLKL" port="RAMB36E1.ENBWRENL" value="{setup_CLKBWRCLKU_ENBWRENU}"/>
                  <T_hold clock="CLKBWRCLKL" port="RAMB36E1.ENBWRENL" value="{hold_CLKBWRCLKU_ENBWRENU}"/>
                  <T_setup clock="CLKBWRCLKL" port="RAMB36E1.REGCEBU" value="{setup_CLKBWRCLKU_REGCEBU}"/>
                  <T_hold clock="CLKBWRCLKL" port="RAMB36E1.REGCEBU" value="{hold_CLKBWRCLKU_REGCEBU}"/>
                  <T_setup clock="CLKBWRCLKL" port="RAMB36E1.REGCEBL" value="{setup_CLKBWRCLKU_REGCEBU}"/>
                  <T_hold clock="CLKBWRCLKL" port="RAMB36E1.REGCEBL" value="{hold_CLKBWRCLKU_REGCEBU}"/>
                  <T_setup clock="CLKBWRCLKL" port="RAMB36E1.RSTRAMBU" value="{setup_CLKBWRCLKU_RSTRAMBU}"/>
                  <T_hold clock="CLKBWRCLKL" port="RAMB36E1.RSTRAMBU" value="{hold_CLKBWRCLKU_RSTRAMBU}"/>
                  <T_setup clock="CLKBWRCLKL" port="RAMB36E1.RSTRAMBL" value="{setup_CLKBWRCLKU_RSTRAMBU}"/>
                  <T_hold clock="CLKBWRCLKL" port="RAMB36E1.RSTRAMBL" value="{hold_CLKBWRCLKU_RSTRAMBU}"/>
                  <T_setup clock="CLKBWRCLKL" port="RAMB36E1.RSTREGBU" value="{setup_CLKBWRCLKU_RSTREGBU}"/>
                  <T_hold clock="CLKBWRCLKL" port="RAMB36E1.RSTREGBU" value="{hold_CLKBWRCLKU_RSTREGBU}"/>
                  <T_setup clock="CLKBWRCLKL" port="RAMB36E1.RSTREGBL" value="{setup_CLKBWRCLKU_RSTREGBU}"/>
                  <T_hold clock="CLKBWRCLKL" port="RAMB36E1.RSTREGBL" value="{hold_CLKBWRCLKU_RSTREGBU}"/>
                  <T_setup clock="CLKBWRCLKL" port="RAMB36E1.ADDRBWRADDRU" value="{setup_CLKBWRCLKU_ADDRBU}"/>
                  <T_hold clock="CLKBWRCLKL" port="RAMB36E1.ADDRBWRADDRU" value="{hold_CLKBWRCLKU_ADDRBU}"/>
                  <T_setup clock="CLKBWRCLKL" port="RAMB36E1.ADDRBWRADDRL" value="{setup_CLKBWRCLKU_ADDRB15L}"/>
                  <T_hold clock="CLKBWRCLKL" port="RAMB36E1.ADDRBWRADDRL" value="{hold_CLKBWRCLKU_ADDRB15L}"/>
                  <T_setup clock="CLKBWRCLKL" port="RAMB36E1.DIBDI" value="{setup_CLKBWRCLKU_DIBDIU}"/>
                  <T_hold clock="CLKBWRCLKL" port="RAMB36E1.DIBDI" value="{hold_CLKBWRCLKU_DIBDIU}"/>
                  <T_setup clock="CLKBWRCLKL" port="RAMB36E1.DIPBDIP" value="{setup_CLKBWRCLKU_DIPBDIPU}"/>
                  <T_hold clock="CLKBWRCLKL" port="RAMB36E1.DIPBDIP" value="{hold_CLKBWRCLKU_DIPBDIPU}"/>
                  <T_setup clock="CLKBWRCLKL" port="RAMB36E1.WEBWEU" value="{setup_CLKBWRCLKU_WEBU}"/>
                  <T_hold clock="CLKBWRCLKL" port="RAMB36E1.WEBWEU" value="{hold_CLKBWRCLKU_WEBU}"/>
                  <T_setup clock="CLKBWRCLKL" port="RAMB36E1.WEBWEL" value="{setup_CLKBWRCLKU_WEBU}"/>
                  <T_hold clock="CLKBWRCLKL" port="RAMB36E1.WEBWEL" value="{hold_CLKBWRCLKU_WEBU}"/>
                  <T_clock_to_Q clock="CLKBWRCLKL" max="{iopath_CLKBWRCLKU_DOBDOU}" port="RAMB36E1.DOBDO"/>
                  <T_clock_to_Q clock="CLKBWRCLKL" max="{iopath_CLKBWRCLKU_DOPBDOPU}" port="RAMB36E1.DOPBDOP"/>
                  <T_setup clock="CLKBWRCLKL" port="RAMB36E1.REGCLKBU" value="10e-12"/>
                  <T_setup clock="CLKBWRCLKL" port="RAMB36E1.REGCLKBL" value="10e-12"/>
                  <metadata>
                    <meta name="fasm_params">
       RAMB18_Y0.IN_USE = IN_USE
       RAMB18_Y1.IN_USE = IN_USE

       RAMB18_Y0.ZINIT_A[17:0] = ZINIT_A[17:0]
       RAMB18_Y0.ZINIT_B[17:0] = ZINIT_B[17:0]
       RAMB18_Y1.ZINIT_A[17:0] = ZINIT_A[35:18]
       RAMB18_Y1.ZINIT_B[17:0] = ZINIT_B[35:18]

       RAMB18_Y0.ZSRVAL_A[17:0] = ZSRVAL_A[17:0]
       RAMB18_Y0.ZSRVAL_B[17:0] = ZSRVAL_B[17:0]
       RAMB18_Y1.ZSRVAL_A[17:0] = ZSRVAL_A[35:18]
       RAMB18_Y1.ZSRVAL_B[17:0] = ZSRVAL_B[35:18]

       RAMB18_Y0.INITP_00[255:0] = INITP_00
       RAMB18_Y0.INITP_01[255:0] = INITP_01
       RAMB18_Y0.INITP_02[255:0] = INITP_02
       RAMB18_Y0.INITP_03[255:0] = INITP_03
       RAMB18_Y0.INITP_04[255:0] = INITP_04
       RAMB18_Y0.INITP_05[255:0] = INITP_05
       RAMB18_Y0.INITP_06[255:0] = INITP_06
       RAMB18_Y0.INITP_07[255:0] = INITP_07
       RAMB18_Y1.INITP_00[255:0] = INITP_08
       RAMB18_Y1.INITP_01[255:0] = INITP_09
       RAMB18_Y1.INITP_02[255:0] = INITP_0A
       RAMB18_Y1.INITP_03[255:0] = INITP_0B
       RAMB18_Y1.INITP_04[255:0] = INITP_0C
       RAMB18_Y1.INITP_05[255:0] = INITP_0D
       RAMB18_Y1.INITP_06[255:0] = INITP_0E
       RAMB18_Y1.INITP_07[255:0] = INITP_0F

       RAMB18_Y0.INIT_00[255:0] = INIT_00
       RAMB18_Y0.INIT_01[255:0] = INIT_01
       RAMB18_Y0.INIT_02[255:0] = INIT_02
       RAMB18_Y0.INIT_03[255:0] = INIT_03
       RAMB18_Y0.INIT_04[255:0] = INIT_04
       RAMB18_Y0.INIT_05[255:0] = INIT_05
       RAMB18_Y0.INIT_06[255:0] = INIT_06
       RAMB18_Y0.INIT_07[255:0] = INIT_07
       RAMB18_Y0.INIT_08[255:0] = INIT_08
       RAMB18_Y0.INIT_09[255:0] = INIT_09
       RAMB18_Y0.INIT_0A[255:0] = INIT_0A
       RAMB18_Y0.INIT_0B[255:0] = INIT_0B
       RAMB18_Y0.INIT_0C[255:0] = INIT_0C
       RAMB18_Y0.INIT_0D[255:0] = INIT_0D
       RAMB18_Y0.INIT_0E[255:0] = INIT_0E
       RAMB18_Y0.INIT_0F[255:0] = INIT_0F

       RAMB18_Y0.INIT_10[255:0] = INIT_10
       RAMB18_Y0.INIT_11[255:0] = INIT_11
       RAMB18_Y0.INIT_12[255:0] = INIT_12
       RAMB18_Y0.INIT_13[255:0] = INIT_13
       RAMB18_Y0.INIT_14[255:0] = INIT_14
       RAMB18_Y0.INIT_15[255:0] = INIT_15
       RAMB18_Y0.INIT_16[255:0] = INIT_16
       RAMB18_Y0.INIT_17[255:0] = INIT_17
       RAMB18_Y0.INIT_18[255:0] = INIT_18
       RAMB18_Y0.INIT_19[255:0] = INIT_19
       RAMB18_Y0.INIT_1A[255:0] = INIT_1A
       RAMB18_Y0.INIT_1B[255:0] = INIT_1B
       RAMB18_Y0.INIT_1C[255:0] = INIT_1C
       RAMB18_Y0.INIT_1D[255:0] = INIT_1D
       RAMB18_Y0.INIT_1E[255:0] = INIT_1E
       RAMB18_Y0.INIT_1F[255:0] = INIT_1F

       RAMB18_Y0.INIT_20[255:0] = INIT_20
       RAMB18_Y0.INIT_21[255:0] = INIT_21
       RAMB18_Y0.INIT_22[255:0] = INIT_22
       RAMB18_Y0.INIT_23[255:0] = INIT_23
       RAMB18_Y0.INIT_24[255:0] = INIT_24
       RAMB18_Y0.INIT_25[255:0] = INIT_25
       RAMB18_Y0.INIT_26[255:0] = INIT_26
       RAMB18_Y0.INIT_27[255:0] = INIT_27
       RAMB18_Y0.INIT_28[255:0] = INIT_28
       RAMB18_Y0.INIT_29[255:0] = INIT_29
       RAMB18_Y0.INIT_2A[255:0] = INIT_2A
       RAMB18_Y0.INIT_2B[255:0] = INIT_2B
       RAMB18_Y0.INIT_2C[255:0] = INIT_2C
       RAMB18_Y0.INIT_2D[255:0] = INIT_2D
       RAMB18_Y0.INIT_2E[255:0] = INIT_2E
       RAMB18_Y0.INIT_2F[255:0] = INIT_2F

       RAMB18_Y0.INIT_30[255:0] = INIT_30
       RAMB18_Y0.INIT_31[255:0] = INIT_31
       RAMB18_Y0.INIT_32[255:0] = INIT_32
       RAMB18_Y0.INIT_33[255:0] = INIT_33
       RAMB18_Y0.INIT_34[255:0] = INIT_34
       RAMB18_Y0.INIT_35[255:0] = INIT_35
       RAMB18_Y0.INIT_36[255:0] = INIT_36
       RAMB18_Y0.INIT_37[255:0] = INIT_37
       RAMB18_Y0.INIT_38[255:0] = INIT_38
       RAMB18_Y0.INIT_39[255:0] = INIT_39
       RAMB18_Y0.INIT_3A[255:0] = INIT_3A
       RAMB18_Y0.INIT_3B[255:0] = INIT_3B
       RAMB18_Y0.INIT_3C[255:0] = INIT_3C
       RAMB18_Y0.INIT_3D[255:0] = INIT_3D
       RAMB18_Y0.INIT_3E[255:0] = INIT_3E
       RAMB18_Y0.INIT_3F[255:0] = INIT_3F

       RAMB18_Y1.INIT_00[255:0] = INIT_40
       RAMB18_Y1.INIT_01[255:0] = INIT_41
       RAMB18_Y1.INIT_02[255:0] = INIT_42
       RAMB18_Y1.INIT_03[255:0] = INIT_43
       RAMB18_Y1.INIT_04[255:0] = INIT_44
       RAMB18_Y1.INIT_05[255:0] = INIT_45
       RAMB18_Y1.INIT_06[255:0] = INIT_46
       RAMB18_Y1.INIT_07[255:0] = INIT_47
       RAMB18_Y1.INIT_08[255:0] = INIT_48
       RAMB18_Y1.INIT_09[255:0] = INIT_49
       RAMB18_Y1.INIT_0A[255:0] = INIT_4A
       RAMB18_Y1.INIT_0B[255:0] = INIT_4B
       RAMB18_Y1.INIT_0C[255:0] = INIT_4C
       RAMB18_Y1.INIT_0D[255:0] = INIT_4D
       RAMB18_Y1.INIT_0E[255:0] = INIT_4E
       RAMB18_Y1.INIT_0F[255:0] = INIT_4F

       RAMB18_Y1.INIT_10[255:0] = INIT_50
       RAMB18_Y1.INIT_11[255:0] = INIT_51
       RAMB18_Y1.INIT_12[255:0] = INIT_52
       RAMB18_Y1.INIT_13[255:0] = INIT_53
       RAMB18_Y1.INIT_14[255:0] = INIT_54
       RAMB18_Y1.INIT_15[255:0] = INIT_55
       RAMB18_Y1.INIT_16[255:0] = INIT_56
       RAMB18_Y1.INIT_17[255:0] = INIT_57
       RAMB18_Y1.INIT_18[255:0] = INIT_58
       RAMB18_Y1.INIT_19[255:0] = INIT_59
       RAMB18_Y1.INIT_1A[255:0] = INIT_5A
       RAMB18_Y1.INIT_1B[255:0] = INIT_5B
       RAMB18_Y1.INIT_1C[255:0] = INIT_5C
       RAMB18_Y1.INIT_1D[255:0] = INIT_5D
       RAMB18_Y1.INIT_1E[255:0] = INIT_5E
       RAMB18_Y1.INIT_1F[255:0] = INIT_5F

       RAMB18_Y1.INIT_20[255:0] = INIT_60
       RAMB18_Y1.INIT_21[255:0] = INIT_61
       RAMB18_Y1.INIT_22[255:0] = INIT_62
       RAMB18_Y1.INIT_23[255:0] = INIT_63
       RAMB18_Y1.INIT_24[255:0] = INIT_64
       RAMB18_Y1.INIT_25[255:0] = INIT_65
       RAMB18_Y1.INIT_26[255:0] = INIT_66
       RAMB18_Y1.INIT_27[255:0] = INIT_67
       RAMB18_Y1.INIT_28[255:0] = INIT_68
       RAMB18_Y1.INIT_29[255:0] = INIT_69
       RAMB18_Y1.INIT_2A[255:0] = INIT_6A
       RAMB18_Y1.INIT_2B[255:0] = INIT_6B
       RAMB18_Y1.INIT_2C[255:0] = INIT_6C
       RAMB18_Y1.INIT_2D[255:0] = INIT_6D
       RAMB18_Y1.INIT_2E[255:0] = INIT_6E
       RAMB18_Y1.INIT_2F[255:0] = INIT_6F

       RAMB18_Y1.INIT_30[255:0] = INIT_70
       RAMB18_Y1.INIT_31[255:0] = INIT_71
       RAMB18_Y1.INIT_32[255:0] = INIT_72
       RAMB18_Y1.INIT_33[255:0] = INIT_73
       RAMB18_Y1.INIT_34[255:0] = INIT_74
       RAMB18_Y1.INIT_35[255:0] = INIT_75
       RAMB18_Y1.INIT_36[255:0] = INIT_76
       RAMB18_Y1.INIT_37[255:0] = INIT_77
       RAMB18_Y1.INIT_38[255:0] = INIT_78
       RAMB18_Y1.INIT_39[255:0] = INIT_79
       RAMB18_Y1.INIT_3A[255:0] = INIT_7A
       RAMB18_Y1.INIT_3B[255:0] = INIT_7B
       RAMB18_Y1.INIT_3C[255:0] = INIT_7C
       RAMB18_Y1.INIT_3D[255:0] = INIT_7D
       RAMB18_Y1.INIT_3E[255:0] = INIT_7E
       RAMB18_Y1.INIT_3F[255:0] = INIT_7F

       RAMB18_Y0.ZINV_CLKARDCLK = ZINV_CLKARDCLK
       RAMB18_Y1.ZINV_CLKARDCLK = ZINV_CLKARDCLK
       RAMB18_Y0.ZINV_CLKBWRCLK = ZINV_CLKBWRCLK
       RAMB18_Y1.ZINV_CLKBWRCLK = ZINV_CLKBWRCLK
       RAMB18_Y0.ZINV_ENARDEN = ZINV_ENARDEN
       RAMB18_Y1.ZINV_ENARDEN = ZINV_ENARDEN
       RAMB18_Y0.ZINV_ENBWREN = ZINV_ENBWREN
       RAMB18_Y1.ZINV_ENBWREN = ZINV_ENBWREN

       RAMB18_Y0.ZINV_RSTRAMARSTRAM = ZINV_RSTRAMARSTRAM
       RAMB18_Y1.ZINV_RSTRAMARSTRAM = ZINV_RSTRAMARSTRAM
       RAMB18_Y0.ZINV_RSTRAMB = ZINV_RSTRAMB
       RAMB18_Y1.ZINV_RSTRAMB = ZINV_RSTRAMB
       RAMB18_Y0.ZINV_RSTREGARSTREG = ZINV_RSTREGARSTREG
       RAMB18_Y1.ZINV_RSTREGARSTREG = ZINV_RSTREGARSTREG
       RAMB18_Y0.ZINV_RSTREGB = ZINV_RSTREGB
       RAMB18_Y1.ZINV_RSTREGB = ZINV_RSTREGB
       RAMB18_Y0.ZINV_REGCLKARDRCLK = ZINV_REGCLKARDRCLK
       RAMB18_Y1.ZINV_REGCLKARDRCLK = ZINV_REGCLKARDRCLK
       RAMB18_Y0.ZINV_REGCLKB = ZINV_REGCLKB
       RAMB18_Y1.ZINV_REGCLKB = ZINV_REGCLKB

       RAMB18_Y0.DOA_REG = DOA_REG
       RAMB18_Y1.DOA_REG = DOA_REG
       RAMB18_Y0.DOB_REG = DOB_REG
       RAMB18_Y1.DOB_REG = DOB_REG

       RAMB36.BRAM36_READ_WIDTH_A_1 = BRAM36_READ_WIDTH_A_1
       RAMB36.BRAM36_READ_WIDTH_B_1 = BRAM36_READ_WIDTH_B_1
       RAMB36.BRAM36_WRITE_WIDTH_A_1 = BRAM36_WRITE_WIDTH_A_1
       RAMB36.BRAM36_WRITE_WIDTH_B_1 = BRAM36_WRITE_WIDTH_B_1

       RAMB18_Y0.SDP_READ_WIDTH_36 = SDP_READ_WIDTH_36

       RAMB18_Y0.READ_WIDTH_A_18 = READ_WIDTH_A_18
       RAMB18_Y0.READ_WIDTH_A_9 = READ_WIDTH_A_9
       RAMB18_Y0.READ_WIDTH_A_4 = READ_WIDTH_A_4
       RAMB18_Y0.READ_WIDTH_A_2 = READ_WIDTH_A_2
       RAMB18_Y0.READ_WIDTH_A_1 = READ_WIDTH_A_1

       RAMB18_Y0.READ_WIDTH_B_18 = READ_WIDTH_B_18
       RAMB18_Y0.READ_WIDTH_B_9 = READ_WIDTH_B_9
       RAMB18_Y0.READ_WIDTH_B_4 = READ_WIDTH_B_4
       RAMB18_Y0.READ_WIDTH_B_2 = READ_WIDTH_B_2
       RAMB18_Y0.READ_WIDTH_B_1 = READ_WIDTH_B_1

       RAMB18_Y0.SDP_WRITE_WIDTH_36 = SDP_WRITE_WIDTH_36

       RAMB18_Y0.WRITE_WIDTH_A_18 = WRITE_WIDTH_A_18
       RAMB18_Y0.WRITE_WIDTH_A_9 = WRITE_WIDTH_A_9
       RAMB18_Y0.WRITE_WIDTH_A_4 = WRITE_WIDTH_A_4
       RAMB18_Y0.WRITE_WIDTH_A_2 = WRITE_WIDTH_A_2
       RAMB18_Y0.WRITE_WIDTH_A_1 = WRITE_WIDTH_A_1

       RAMB18_Y0.WRITE_WIDTH_B_18 = WRITE_WIDTH_B_18
       RAMB18_Y0.WRITE_WIDTH_B_9 = WRITE_WIDTH_B_9
       RAMB18_Y0.WRITE_WIDTH_B_4 = WRITE_WIDTH_B_4
       RAMB18_Y0.WRITE_WIDTH_B_2 = WRITE_WIDTH_B_2
       RAMB18_Y0.WRITE_WIDTH_B_1 = WRITE_WIDTH_B_1

       RAMB18_Y1.SDP_READ_WIDTH_36 = SDP_READ_WIDTH_36
       RAMB18_Y1.READ_WIDTH_A_18 = READ_WIDTH_A_18
       RAMB18_Y1.READ_WIDTH_A_9 = READ_WIDTH_A_9
       RAMB18_Y1.READ_WIDTH_A_4 = READ_WIDTH_A_4
       RAMB18_Y1.READ_WIDTH_A_2 = READ_WIDTH_A_2
       RAMB18_Y1.READ_WIDTH_A_1 = READ_WIDTH_A_1
       RAMB18_Y1.READ_WIDTH_B_18 = READ_WIDTH_B_18
       RAMB18_Y1.READ_WIDTH_B_9 = READ_WIDTH_B_9
       RAMB18_Y1.READ_WIDTH_B_4 = READ_WIDTH_B_4
       RAMB18_Y1.READ_WIDTH_B_2 = READ_WIDTH_B_2
       RAMB18_Y1.READ_WIDTH_B_1 = READ_WIDTH_B_1

       RAMB18_Y1.SDP_WRITE_WIDTH_36 = SDP_WRITE_WIDTH_36
       RAMB18_Y1.WRITE_WIDTH_A_18 = WRITE_WIDTH_A_18
       RAMB18_Y1.WRITE_WIDTH_A_9 = WRITE_WIDTH_A_9
       RAMB18_Y1.WRITE_WIDTH_A_4 = WRITE_WIDTH_A_4
       RAMB18_Y1.WRITE_WIDTH_A_2 = WRITE_WIDTH_A_2
       RAMB18_Y1.WRITE_WIDTH_A_1 = WRITE_WIDTH_A_1
       RAMB18_Y1.WRITE_WIDTH_B_18 = WRITE_WIDTH_B_18
       RAMB18_Y1.WRITE_WIDTH_B_9 = WRITE_WIDTH_B_9
       RAMB18_Y1.WRITE_WIDTH_B_4 = WRITE_WIDTH_B_4
       RAMB18_Y1.WRITE_WIDTH_B_2 = WRITE_WIDTH_B_2
       RAMB18_Y1.WRITE_WIDTH_B_1 = WRITE_WIDTH_B_1

       RAMB18_Y0.WRITE_MODE_A_NO_CHANGE = WRITE_MODE_A_NO_CHANGE
       RAMB18_Y0.WRITE_MODE_A_READ_FIRST = WRITE_MODE_A_READ_FIRST
       RAMB18_Y0.WRITE_MODE_B_NO_CHANGE = WRITE_MODE_B_NO_CHANGE
       RAMB18_Y0.WRITE_MODE_B_READ_FIRST = WRITE_MODE_B_READ_FIRST

       RAMB18_Y1.WRITE_MODE_A_NO_CHANGE = WRITE_MODE_A_NO_CHANGE
       RAMB18_Y1.WRITE_MODE_A_READ_FIRST = WRITE_MODE_A_READ_FIRST
       RAMB18_Y1.WRITE_MODE_B_NO_CHANGE = WRITE_MODE_B_NO_CHANGE
       RAMB18_Y1.WRITE_MODE_B_READ_FIRST = WRITE_MODE_B_READ_FIRST

       RAMB18_Y0.RSTREG_PRIORITY_A_RSTREG = RSTREG_PRIORITY_A_RSTREG
       RAMB18_Y1.RSTREG_PRIORITY_A_RSTREG = RSTREG_PRIORITY_A_RSTREG
       RAMB18_Y0.RSTREG_PRIORITY_B_RSTREG = RSTREG_PRIORITY_B_RSTREG
       RAMB18_Y1.RSTREG_PRIORITY_B_RSTREG = RSTREG_PRIORITY_B_RSTREG

       RAMB36.RAM_EXTENSION_A_NONE_OR_UPPER = RAM_EXTENSION_A_NONE_OR_UPPER
       RAMB36.RAM_EXTENSION_B_NONE_OR_UPPER = RAM_EXTENSION_B_NONE_OR_UPPER

       RAMB18_Y0.RDADDR_COLLISION_HWCONFIG_DELAYED_WRITE = RDADDR_COLLISION_HWCONFIG_DELAYED_WRITE
       RAMB18_Y1.RDADDR_COLLISION_HWCONFIG_DELAYED_WRITE = RDADDR_COLLISION_HWCONFIG_DELAYED_WRITE

       ZALMOST_EMPTY_OFFSET[12:0] = ZALMOST_EMPTY_OFFSET
       ZALMOST_FULL_OFFSET[12:0] = ZALMOST_FULL_OFFSET
     </meta>
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <!-- Port A inputs -->
                  <!-- Port A outputs -->
                  <!-- Port B inputs -->
                  <!-- Port B outputs -->
                  <!-- Other pins -->
                  <direct input="RAMBFIFO36E1.ADDRARDADDRL" name="ADDRARDADDRL" output="RAMB36E1.ADDRARDADDRL"/>
                  <direct input="RAMBFIFO36E1.ADDRARDADDRU" name="ADDRARDADDRU" output="RAMB36E1.ADDRARDADDRU"/>
                  <direct input="RAMBFIFO36E1.ADDRBWRADDRL" name="ADDRBWRADDRL" output="RAMB36E1.ADDRBWRADDRL"/>
                  <direct input="RAMBFIFO36E1.ADDRBWRADDRU" name="ADDRBWRADDRU" output="RAMB36E1.ADDRBWRADDRU"/>
                  <direct input="RAMBFIFO36E1.CASCADEINA" name="CASCADEINA" output="RAMB36E1.CASCADEINA"/>
                  <direct input="RAMBFIFO36E1.CASCADEINB" name="CASCADEINB" output="RAMB36E1.CASCADEINB"/>
                  <direct input="RAMBFIFO36E1.CLKARDCLKL" name="CLKARDCLKL" output="RAMB36E1.CLKARDCLKL"/>
                  <direct input="RAMBFIFO36E1.CLKARDCLKU" name="CLKARDCLKU" output="RAMB36E1.CLKARDCLKU"/>
                  <direct input="RAMBFIFO36E1.CLKBWRCLKL" name="CLKBWRCLKL" output="RAMB36E1.CLKBWRCLKL"/>
                  <direct input="RAMBFIFO36E1.CLKBWRCLKU" name="CLKBWRCLKU" output="RAMB36E1.CLKBWRCLKU"/>
                  <direct input="RAMBFIFO36E1.DIADI" name="DIADI" output="RAMB36E1.DIADI"/>
                  <direct input="RAMBFIFO36E1.DIBDI" name="DIBDI" output="RAMB36E1.DIBDI"/>
                  <direct input="RAMBFIFO36E1.DIPADIP" name="DIPADIP" output="RAMB36E1.DIPADIP"/>
                  <direct input="RAMBFIFO36E1.DIPBDIP" name="DIPBDIP" output="RAMB36E1.DIPBDIP"/>
                  <direct input="RAMBFIFO36E1.ENARDENL" name="ENARDENL" output="RAMB36E1.ENARDENL"/>
                  <direct input="RAMBFIFO36E1.ENARDENU" name="ENARDENU" output="RAMB36E1.ENARDENU"/>
                  <direct input="RAMBFIFO36E1.ENBWRENL" name="ENBWRENL" output="RAMB36E1.ENBWRENL"/>
                  <direct input="RAMBFIFO36E1.ENBWRENU" name="ENBWRENU" output="RAMB36E1.ENBWRENU"/>
                  <direct input="RAMBFIFO36E1.REGCEAREGCEL" name="REGCEAREGCEL" output="RAMB36E1.REGCEAREGCEL"/>
                  <direct input="RAMBFIFO36E1.REGCEAREGCEU" name="REGCEAREGCEU" output="RAMB36E1.REGCEAREGCEU"/>
                  <direct input="RAMBFIFO36E1.REGCEBL" name="REGCEBL" output="RAMB36E1.REGCEBL"/>
                  <direct input="RAMBFIFO36E1.REGCEBU" name="REGCEBU" output="RAMB36E1.REGCEBU"/>
                  <direct input="RAMBFIFO36E1.REGCLKARDRCLKL" name="REGCLKARDRCLKL" output="RAMB36E1.REGCLKARDRCLKL"/>
                  <direct input="RAMBFIFO36E1.REGCLKARDRCLKU" name="REGCLKARDRCLKU" output="RAMB36E1.REGCLKARDRCLKU"/>
                  <direct input="RAMBFIFO36E1.REGCLKBL" name="REGCLKBL" output="RAMB36E1.REGCLKBL"/>
                  <direct input="RAMBFIFO36E1.REGCLKBU" name="REGCLKBU" output="RAMB36E1.REGCLKBU"/>
                  <direct input="RAMBFIFO36E1.RSTRAMARSTRAMLRST" name="RSTRAMARSTRAMLRST" output="RAMB36E1.RSTRAMARSTRAMLRST"/>
                  <direct input="RAMBFIFO36E1.RSTRAMARSTRAMU" name="RSTRAMARSTRAMU" output="RAMB36E1.RSTRAMARSTRAMU"/>
                  <direct input="RAMBFIFO36E1.RSTRAMBL" name="RSTRAMBL" output="RAMB36E1.RSTRAMBL"/>
                  <direct input="RAMBFIFO36E1.RSTRAMBU" name="RSTRAMBU" output="RAMB36E1.RSTRAMBU"/>
                  <direct input="RAMBFIFO36E1.RSTREGARSTREGL" name="RSTREGARSTREGL" output="RAMB36E1.RSTREGARSTREGL"/>
                  <direct input="RAMBFIFO36E1.RSTREGARSTREGU" name="RSTREGARSTREGU" output="RAMB36E1.RSTREGARSTREGU"/>
                  <direct input="RAMBFIFO36E1.RSTREGBL" name="RSTREGBL" output="RAMB36E1.RSTREGBL"/>
                  <direct input="RAMBFIFO36E1.RSTREGBU" name="RSTREGBU" output="RAMB36E1.RSTREGBU"/>
                  <direct input="RAMBFIFO36E1.WEAL" name="WEAL" output="RAMB36E1.WEAL"/>
                  <direct input="RAMBFIFO36E1.WEAU" name="WEAU" output="RAMB36E1.WEAU"/>
                  <direct input="RAMBFIFO36E1.WEBWEL" name="WEBWEL" output="RAMB36E1.WEBWEL"/>
                  <direct input="RAMBFIFO36E1.WEBWEU" name="WEBWEU" output="RAMB36E1.WEBWEU"/>
                  <direct input="RAMB36E1.CASCADEOUTA" name="CASCADEOUTA" output="RAMBFIFO36E1.CASCADEOUTA"/>
                  <direct input="RAMB36E1.CASCADEOUTB" name="CASCADEOUTB" output="RAMBFIFO36E1.CASCADEOUTB"/>
                  <direct input="RAMB36E1.DOADO" name="DOADO" output="RAMBFIFO36E1.DOADO"/>
                  <direct input="RAMB36E1.DOBDO" name="DOBDO" output="RAMBFIFO36E1.DOBDO"/>
                  <direct input="RAMB36E1.DOPADOP" name="DOPADOP" output="RAMBFIFO36E1.DOPADOP"/>
                  <direct input="RAMB36E1.DOPBDOP" name="DOPBDOP" output="RAMBFIFO36E1.DOPBDOP"/>
                </interconnect>
              </mode>
            </pb_type>
            <interconnect>
              <direct input="RAMBFIFO36E1.ALMOSTEMPTY" name="RAMB36_X0Y0_ALMOSTEMPTY" output="BRAM.RAMB36_Y0_ALMOSTEMPTY"/>
              <direct input="RAMBFIFO36E1.ALMOSTFULL" name="RAMB36_X0Y0_ALMOSTFULL" output="BRAM.RAMB36_Y0_ALMOSTFULL"/>
              <direct input="RAMBFIFO36E1.CASCADEOUTA" name="RAMB36_X0Y0_CASCADEOUTA" output="BRAM.RAMB36_Y0_CASCADEOUTA"/>
              <direct input="RAMBFIFO36E1.CASCADEOUTB" name="RAMB36_X0Y0_CASCADEOUTB" output="BRAM.RAMB36_Y0_CASCADEOUTB"/>
              <direct input="RAMBFIFO36E1.DBITERR" name="RAMB36_X0Y0_DBITERR" output="BRAM.RAMB36_Y0_DBITERR"/>
              <direct input="RAMBFIFO36E1.DOADO" name="RAMB36_X0Y0_DOADO" output="BRAM.RAMB36_Y0_DOADO"/>
              <direct input="RAMBFIFO36E1.DOBDO" name="RAMB36_X0Y0_DOBDO" output="BRAM.RAMB36_Y0_DOBDO"/>
              <direct input="RAMBFIFO36E1.DOPADOP" name="RAMB36_X0Y0_DOPADOP" output="BRAM.RAMB36_Y0_DOPADOP"/>
              <direct input="RAMBFIFO36E1.DOPBDOP" name="RAMB36_X0Y0_DOPBDOP" output="BRAM.RAMB36_Y0_DOPBDOP"/>
              <direct input="RAMBFIFO36E1.ECCPARITY" name="RAMB36_X0Y0_ECCPARITY" output="BRAM.RAMB36_Y0_ECCPARITY"/>
              <direct input="RAMBFIFO36E1.EMPTY" name="RAMB36_X0Y0_EMPTY" output="BRAM.RAMB36_Y0_EMPTY"/>
              <direct input="RAMBFIFO36E1.FULL" name="RAMB36_X0Y0_FULL" output="BRAM.RAMB36_Y0_FULL"/>
              <direct input="RAMBFIFO36E1.RDCOUNT" name="RAMB36_X0Y0_RDCOUNT" output="BRAM.RAMB36_Y0_RDCOUNT"/>
              <direct input="RAMBFIFO36E1.RDERR" name="RAMB36_X0Y0_RDERR" output="BRAM.RAMB36_Y0_RDERR"/>
              <direct input="RAMBFIFO36E1.SBITERR" name="RAMB36_X0Y0_SBITERR" output="BRAM.RAMB36_Y0_SBITERR"/>
              <direct input="RAMBFIFO36E1.TSTOUT" name="RAMB36_X0Y0_TSTOUT" output="BRAM.RAMB36_Y0_TSTOUT"/>
              <direct input="RAMBFIFO36E1.WRCOUNT" name="RAMB36_X0Y0_WRCOUNT" output="BRAM.RAMB36_Y0_WRCOUNT"/>
              <direct input="RAMBFIFO36E1.WRERR" name="RAMB36_X0Y0_WRERR" output="BRAM.RAMB36_Y0_WRERR"/>
              <direct input="BRAM.RAMB36_Y0_ADDRARDADDRL" name="RAMB36_X0Y0_ADDRARDADDRL" output="RAMBFIFO36E1.ADDRARDADDRL"/>
              <direct input="BRAM.RAMB36_Y0_ADDRARDADDRU" name="RAMB36_X0Y0_ADDRARDADDRU" output="RAMBFIFO36E1.ADDRARDADDRU"/>
              <direct input="BRAM.RAMB36_Y0_ADDRBWRADDRL" name="RAMB36_X0Y0_ADDRBWRADDRL" output="RAMBFIFO36E1.ADDRBWRADDRL"/>
              <direct input="BRAM.RAMB36_Y0_ADDRBWRADDRU" name="RAMB36_X0Y0_ADDRBWRADDRU" output="RAMBFIFO36E1.ADDRBWRADDRU"/>
              <direct input="BRAM.RAMB36_Y0_CASCADEINA" name="RAMB36_X0Y0_CASCADEINA" output="RAMBFIFO36E1.CASCADEINA"/>
              <direct input="BRAM.RAMB36_Y0_CASCADEINB" name="RAMB36_X0Y0_CASCADEINB" output="RAMBFIFO36E1.CASCADEINB"/>
              <direct input="BRAM.RAMB36_Y0_CLKARDCLKL" name="RAMB36_X0Y0_CLKARDCLKL" output="RAMBFIFO36E1.CLKARDCLKL"/>
              <direct input="BRAM.RAMB36_Y0_CLKARDCLKU" name="RAMB36_X0Y0_CLKARDCLKU" output="RAMBFIFO36E1.CLKARDCLKU"/>
              <direct input="BRAM.RAMB36_Y0_CLKBWRCLKL" name="RAMB36_X0Y0_CLKBWRCLKL" output="RAMBFIFO36E1.CLKBWRCLKL"/>
              <direct input="BRAM.RAMB36_Y0_CLKBWRCLKU" name="RAMB36_X0Y0_CLKBWRCLKU" output="RAMBFIFO36E1.CLKBWRCLKU"/>
              <direct input="BRAM.RAMB36_Y0_DIADI" name="RAMB36_X0Y0_DIADI" output="RAMBFIFO36E1.DIADI"/>
              <direct input="BRAM.RAMB36_Y0_DIBDI" name="RAMB36_X0Y0_DIBDI" output="RAMBFIFO36E1.DIBDI"/>
              <direct input="BRAM.RAMB36_Y0_DIPADIP" name="RAMB36_X0Y0_DIPADIP" output="RAMBFIFO36E1.DIPADIP"/>
              <direct input="BRAM.RAMB36_Y0_DIPBDIP" name="RAMB36_X0Y0_DIPBDIP" output="RAMBFIFO36E1.DIPBDIP"/>
              <direct input="BRAM.RAMB36_Y0_ENARDENL" name="RAMB36_X0Y0_ENARDENL" output="RAMBFIFO36E1.ENARDENL"/>
              <direct input="BRAM.RAMB36_Y0_ENARDENU" name="RAMB36_X0Y0_ENARDENU" output="RAMBFIFO36E1.ENARDENU"/>
              <direct input="BRAM.RAMB36_Y0_ENBWRENL" name="RAMB36_X0Y0_ENBWRENL" output="RAMBFIFO36E1.ENBWRENL"/>
              <direct input="BRAM.RAMB36_Y0_ENBWRENU" name="RAMB36_X0Y0_ENBWRENU" output="RAMBFIFO36E1.ENBWRENU"/>
              <direct input="BRAM.RAMB36_Y0_INJECTDBITERR" name="RAMB36_X0Y0_INJECTDBITERR" output="RAMBFIFO36E1.INJECTDBITERR"/>
              <direct input="BRAM.RAMB36_Y0_INJECTSBITERR" name="RAMB36_X0Y0_INJECTSBITERR" output="RAMBFIFO36E1.INJECTSBITERR"/>
              <direct input="BRAM.RAMB36_Y0_REGCEAREGCEL" name="RAMB36_X0Y0_REGCEAREGCEL" output="RAMBFIFO36E1.REGCEAREGCEL"/>
              <direct input="BRAM.RAMB36_Y0_REGCEAREGCEU" name="RAMB36_X0Y0_REGCEAREGCEU" output="RAMBFIFO36E1.REGCEAREGCEU"/>
              <direct input="BRAM.RAMB36_Y0_REGCEBL" name="RAMB36_X0Y0_REGCEBL" output="RAMBFIFO36E1.REGCEBL"/>
              <direct input="BRAM.RAMB36_Y0_REGCEBU" name="RAMB36_X0Y0_REGCEBU" output="RAMBFIFO36E1.REGCEBU"/>
              <direct input="BRAM.RAMB36_Y0_REGCLKARDRCLKL" name="RAMB36_X0Y0_REGCLKARDRCLKL" output="RAMBFIFO36E1.REGCLKARDRCLKL"/>
              <direct input="BRAM.RAMB36_Y0_REGCLKARDRCLKU" name="RAMB36_X0Y0_REGCLKARDRCLKU" output="RAMBFIFO36E1.REGCLKARDRCLKU"/>
              <direct input="BRAM.RAMB36_Y0_REGCLKBL" name="RAMB36_X0Y0_REGCLKBL" output="RAMBFIFO36E1.REGCLKBL"/>
              <direct input="BRAM.RAMB36_Y0_REGCLKBU" name="RAMB36_X0Y0_REGCLKBU" output="RAMBFIFO36E1.REGCLKBU"/>
              <direct input="BRAM.RAMB36_Y0_RSTRAMARSTRAMLRST" name="RAMB36_X0Y0_RSTRAMARSTRAMLRST" output="RAMBFIFO36E1.RSTRAMARSTRAMLRST"/>
              <direct input="BRAM.RAMB36_Y0_RSTRAMARSTRAMU" name="RAMB36_X0Y0_RSTRAMARSTRAMU" output="RAMBFIFO36E1.RSTRAMARSTRAMU"/>
              <direct input="BRAM.RAMB36_Y0_RSTRAMBL" name="RAMB36_X0Y0_RSTRAMBL" output="RAMBFIFO36E1.RSTRAMBL"/>
              <direct input="BRAM.RAMB36_Y0_RSTRAMBU" name="RAMB36_X0Y0_RSTRAMBU" output="RAMBFIFO36E1.RSTRAMBU"/>
              <direct input="BRAM.RAMB36_Y0_RSTREGARSTREGL" name="RAMB36_X0Y0_RSTREGARSTREGL" output="RAMBFIFO36E1.RSTREGARSTREGL"/>
              <direct input="BRAM.RAMB36_Y0_RSTREGARSTREGU" name="RAMB36_X0Y0_RSTREGARSTREGU" output="RAMBFIFO36E1.RSTREGARSTREGU"/>
              <direct input="BRAM.RAMB36_Y0_RSTREGBL" name="RAMB36_X0Y0_RSTREGBL" output="RAMBFIFO36E1.RSTREGBL"/>
              <direct input="BRAM.RAMB36_Y0_RSTREGBU" name="RAMB36_X0Y0_RSTREGBU" output="RAMBFIFO36E1.RSTREGBU"/>
              <direct input="BRAM.RAMB36_Y0_TSTBRAMRST" name="RAMB36_X0Y0_TSTBRAMRST" output="RAMBFIFO36E1.TSTBRAMRST"/>
              <direct input="BRAM.RAMB36_Y0_TSTCNT" name="RAMB36_X0Y0_TSTCNT" output="RAMBFIFO36E1.TSTCNT"/>
              <direct input="BRAM.RAMB36_Y0_TSTFLAGIN" name="RAMB36_X0Y0_TSTFLAGIN" output="RAMBFIFO36E1.TSTFLAGIN"/>
              <direct input="BRAM.RAMB36_Y0_TSTIN" name="RAMB36_X0Y0_TSTIN" output="RAMBFIFO36E1.TSTIN"/>
              <direct input="BRAM.RAMB36_Y0_TSTOFF" name="RAMB36_X0Y0_TSTOFF" output="RAMBFIFO36E1.TSTOFF"/>
              <direct input="BRAM.RAMB36_Y0_TSTRDCNTOFF" name="RAMB36_X0Y0_TSTRDCNTOFF" output="RAMBFIFO36E1.TSTRDCNTOFF"/>
              <direct input="BRAM.RAMB36_Y0_TSTRDOS" name="RAMB36_X0Y0_TSTRDOS" output="RAMBFIFO36E1.TSTRDOS"/>
              <direct input="BRAM.RAMB36_Y0_TSTWRCNTOFF" name="RAMB36_X0Y0_TSTWRCNTOFF" output="RAMBFIFO36E1.TSTWRCNTOFF"/>
              <direct input="BRAM.RAMB36_Y0_TSTWROS" name="RAMB36_X0Y0_TSTWROS" output="RAMBFIFO36E1.TSTWROS"/>
              <direct input="BRAM.RAMB36_Y0_WEAL" name="RAMB36_X0Y0_WEAL" output="RAMBFIFO36E1.WEAL"/>
              <direct input="BRAM.RAMB36_Y0_WEAU" name="RAMB36_X0Y0_WEAU" output="RAMBFIFO36E1.WEAU"/>
              <direct input="BRAM.RAMB36_Y0_WEBWEL" name="RAMB36_X0Y0_WEBWEL" output="RAMBFIFO36E1.WEBWEL"/>
              <direct input="BRAM.RAMB36_Y0_WEBWEU" name="RAMB36_X0Y0_WEBWEU" output="RAMBFIFO36E1.WEBWEU"/>
            </interconnect>
          </mode>
          <mode name="2xBRAM18">
            <pb_type name="RAMB18E1_Y0" num_pb="1">
              <clock name="CLKARDCLK" num_pins="1"/>
              <clock name="CLKBWRCLK" num_pins="1"/>
              <input name="ADDRARDADDR" num_pins="14"/>
              <input name="ADDRATIEHIGH" num_pins="2"/>
              <input name="ADDRBTIEHIGH" num_pins="2"/>
              <input name="ADDRBWRADDR" num_pins="14"/>
              <input name="DIADI" num_pins="16"/>
              <input name="DIBDI" num_pins="16"/>
              <input name="DIPADIP" num_pins="2"/>
              <input name="DIPBDIP" num_pins="2"/>
              <input name="ENARDEN" num_pins="1"/>
              <input name="ENBWREN" num_pins="1"/>
              <input name="REGCEAREGCE" num_pins="1"/>
              <input name="REGCEB" num_pins="1"/>
              <input name="REGCLKARDRCLK" num_pins="1"/>
              <input name="REGCLKB" num_pins="1"/>
              <input name="RSTRAMARSTRAM" num_pins="1"/>
              <input name="RSTRAMB" num_pins="1"/>
              <input name="RSTREGARSTREG" num_pins="1"/>
              <input name="RSTREGB" num_pins="1"/>
              <input name="WEA" num_pins="4"/>
              <input name="WEBWE" num_pins="8"/>
              <output name="DOADO" num_pins="16"/>
              <output name="DOBDO" num_pins="16"/>
              <output name="DOPADOP" num_pins="2"/>
              <output name="DOPBDOP" num_pins="2"/>
              <mode name="Unused BRAM">
                <interconnect/>
              </mode>
              <mode name="RAMB18_Y0">
                <pb_type blif_model=".subckt RAMB18E1_VPR" name="RAMB18E1_Y0_IN" num_pb="1">
                  <clock name="CLKARDCLK" num_pins="1"/>
                  <clock name="CLKBWRCLK" num_pins="1"/>
                  <input name="ADDRARDADDR" num_pins="14"/>
                  <input name="ADDRATIEHIGH" num_pins="2"/>
                  <input name="ADDRBTIEHIGH" num_pins="2"/>
                  <input name="ADDRBWRADDR" num_pins="14"/>
                  <input name="DIADI" num_pins="16"/>
                  <input name="DIBDI" num_pins="16"/>
                  <input name="DIPADIP" num_pins="2"/>
                  <input name="DIPBDIP" num_pins="2"/>
                  <input name="ENARDEN" num_pins="1"/>
                  <input name="ENBWREN" num_pins="1"/>
                  <input name="REGCEAREGCE" num_pins="1"/>
                  <input name="REGCEB" num_pins="1"/>
                  <input name="REGCLKARDRCLK" num_pins="1"/>
                  <input name="REGCLKB" num_pins="1"/>
                  <input name="RSTRAMARSTRAM" num_pins="1"/>
                  <input name="RSTRAMB" num_pins="1"/>
                  <input name="RSTREGARSTREG" num_pins="1"/>
                  <input name="RSTREGB" num_pins="1"/>
                  <input name="WEA" num_pins="4"/>
                  <input name="WEBWE" num_pins="8"/>
                  <output name="DOADO" num_pins="16"/>
                  <output name="DOBDO" num_pins="16"/>
                  <output name="DOPADOP" num_pins="2"/>
                  <output name="DOPBDOP" num_pins="2"/>
                  <T_setup clock="CLKARDCLK" port="RAMB18E1_Y0_IN.ENARDEN" value="{setup_CLKARDCLKU_ENARDENU}"/>
                  <T_hold clock="CLKARDCLK" port="RAMB18E1_Y0_IN.ENARDEN" value="{hold_CLKARDCLKU_ENARDENU}"/>
                  <T_setup clock="CLKARDCLK" port="RAMB18E1_Y0_IN.REGCEAREGCE" value="{setup_CLKARDCLKL_REGCEAL}"/>
                  <T_hold clock="CLKARDCLK" port="RAMB18E1_Y0_IN.REGCEAREGCE" value="{hold_CLKARDCLKL_REGCEAL}"/>
                  <T_setup clock="CLKARDCLK" port="RAMB18E1_Y0_IN.RSTRAMARSTRAM" value="{setup_CLKARDCLKU_RSTRAMAU}"/>
                  <T_hold clock="CLKARDCLK" port="RAMB18E1_Y0_IN.RSTRAMARSTRAM" value="{hold_CLKARDCLKU_RSTRAMAU}"/>
                  <T_setup clock="CLKARDCLK" port="RAMB18E1_Y0_IN.RSTREGARSTREG" value="{setup_CLKARDCLKU_RSTREGAU}"/>
                  <T_hold clock="CLKARDCLK" port="RAMB18E1_Y0_IN.RSTREGARSTREG" value="{hold_CLKARDCLKU_RSTREGAU}"/>
                  <T_setup clock="CLKARDCLK" port="RAMB18E1_Y0_IN.ADDRARDADDR" value="{setup_CLKARDCLKU_ADDRAU}"/>
                  <T_hold clock="CLKARDCLK" port="RAMB18E1_Y0_IN.ADDRARDADDR" value="{hold_CLKARDCLKU_ADDRAU}"/>
                  <T_setup clock="CLKARDCLK" port="RAMB18E1_Y0_IN.DIADI" value="{setup_CLKARDCLKU_DIADIU}"/>
                  <T_hold clock="CLKARDCLK" port="RAMB18E1_Y0_IN.DIADI" value="{hold_CLKARDCLKU_DIADIU}"/>
                  <T_setup clock="CLKARDCLK" port="RAMB18E1_Y0_IN.DIPADIP" value="{setup_CLKARDCLKU_DIPADIPU}"/>
                  <T_hold clock="CLKARDCLK" port="RAMB18E1_Y0_IN.DIPADIP" value="{hold_CLKARDCLKU_DIPADIPU}"/>
                  <T_setup clock="CLKARDCLK" port="RAMB18E1_Y0_IN.WEA" value="{setup_CLKARDCLKU_WEAU}"/>
                  <T_hold clock="CLKARDCLK" port="RAMB18E1_Y0_IN.WEA" value="{hold_CLKARDCLKU_WEAU}"/>
                  <T_clock_to_Q clock="CLKARDCLK" max="{iopath_CLKARDCLKU_DOADOU}" port="RAMB18E1_Y0_IN.DOADO"/>
                  <T_clock_to_Q clock="CLKARDCLK" max="{iopath_CLKARDCLKU_DOPADOPU}" port="RAMB18E1_Y0_IN.DOPADOP"/>
                  <T_setup clock="CLKARDCLK" port="RAMB18E1_Y0_IN.REGCLKARDRCLK" value="10e-12"/>
                  <T_setup clock="CLKBWRCLK" port="RAMB18E1_Y0_IN.ENBWREN" value="{setup_CLKBWRCLKU_ENBWRENU}"/>
                  <T_hold clock="CLKBWRCLK" port="RAMB18E1_Y0_IN.ENBWREN" value="{hold_CLKBWRCLKU_ENBWRENU}"/>
                  <T_setup clock="CLKBWRCLK" port="RAMB18E1_Y0_IN.REGCEB" value="{setup_CLKBWRCLKU_REGCEBU}"/>
                  <T_hold clock="CLKBWRCLK" port="RAMB18E1_Y0_IN.REGCEB" value="{hold_CLKBWRCLKU_REGCEBU}"/>
                  <T_setup clock="CLKBWRCLK" port="RAMB18E1_Y0_IN.RSTRAMB" value="{setup_CLKBWRCLKU_RSTRAMBU}"/>
                  <T_hold clock="CLKBWRCLK" port="RAMB18E1_Y0_IN.RSTRAMB" value="{hold_CLKBWRCLKU_RSTRAMBU}"/>
                  <T_setup clock="CLKBWRCLK" port="RAMB18E1_Y0_IN.RSTREGB" value="{setup_CLKBWRCLKU_RSTREGBU}"/>
                  <T_hold clock="CLKBWRCLK" port="RAMB18E1_Y0_IN.RSTREGB" value="{hold_CLKBWRCLKU_RSTREGBU}"/>
                  <T_setup clock="CLKBWRCLK" port="RAMB18E1_Y0_IN.ADDRBWRADDR" value="{setup_CLKBWRCLKU_ADDRBU}"/>
                  <T_hold clock="CLKBWRCLK" port="RAMB18E1_Y0_IN.ADDRBWRADDR" value="{hold_CLKBWRCLKU_ADDRBU}"/>
                  <T_setup clock="CLKBWRCLK" port="RAMB18E1_Y0_IN.DIBDI" value="{setup_CLKBWRCLKU_DIBDIU}"/>
                  <T_hold clock="CLKBWRCLK" port="RAMB18E1_Y0_IN.DIBDI" value="{hold_CLKBWRCLKU_DIBDIU}"/>
                  <T_setup clock="CLKBWRCLK" port="RAMB18E1_Y0_IN.DIPBDIP" value="{setup_CLKBWRCLKU_DIPBDIPU}"/>
                  <T_hold clock="CLKBWRCLK" port="RAMB18E1_Y0_IN.DIPBDIP" value="{hold_CLKBWRCLKU_DIPBDIPU}"/>
                  <T_setup clock="CLKBWRCLK" port="RAMB18E1_Y0_IN.WEBWE" value="{setup_CLKBWRCLKU_WEBU}"/>
                  <T_hold clock="CLKBWRCLK" port="RAMB18E1_Y0_IN.WEBWE" value="{hold_CLKBWRCLKU_WEBU}"/>
                  <T_clock_to_Q clock="CLKBWRCLK" max="{iopath_CLKBWRCLKU_DOBDOU}" port="RAMB18E1_Y0_IN.DOBDO"/>
                  <T_clock_to_Q clock="CLKBWRCLK" max="{iopath_CLKBWRCLKU_DOPBDOPU}" port="RAMB18E1_Y0_IN.DOPBDOP"/>
                  <T_setup clock="CLKBWRCLK" port="RAMB18E1_Y0_IN.REGCLKB" value="10e-12"/>
                  <metadata>
                    <!-- As there is a difference in how BRAM get translated into the bitstream depending on
            the operational mode, we need to add specific READ_WIDTH_A parameters that correspond
            to the site location of the RAMB.
            Further explanation can be found in the RAMB18E1 techmap -->
                    <meta name="type">bel</meta>
                    <meta name="subtype">memory</meta>
                    <meta name="fasm_params">
     IN_USE = IN_USE

     ZINIT_A[17:0] = ZINIT_A
     ZINIT_B[17:0] = ZINIT_B

     ZSRVAL_A[17:0] = ZSRVAL_A
     ZSRVAL_B[17:0] = ZSRVAL_B

     INITP_00[255:0] = INITP_00
     INITP_01[255:0] = INITP_01
     INITP_02[255:0] = INITP_02
     INITP_03[255:0] = INITP_03
     INITP_04[255:0] = INITP_04
     INITP_05[255:0] = INITP_05
     INITP_06[255:0] = INITP_06
     INITP_07[255:0] = INITP_07

     INIT_00[255:0] = INIT_00
     INIT_01[255:0] = INIT_01
     INIT_02[255:0] = INIT_02
     INIT_03[255:0] = INIT_03
     INIT_04[255:0] = INIT_04
     INIT_05[255:0] = INIT_05
     INIT_06[255:0] = INIT_06
     INIT_07[255:0] = INIT_07
     INIT_08[255:0] = INIT_08
     INIT_09[255:0] = INIT_09
     INIT_0A[255:0] = INIT_0A
     INIT_0B[255:0] = INIT_0B
     INIT_0C[255:0] = INIT_0C
     INIT_0D[255:0] = INIT_0D
     INIT_0E[255:0] = INIT_0E
     INIT_0F[255:0] = INIT_0F

     INIT_10[255:0] = INIT_10
     INIT_11[255:0] = INIT_11
     INIT_12[255:0] = INIT_12
     INIT_13[255:0] = INIT_13
     INIT_14[255:0] = INIT_14
     INIT_15[255:0] = INIT_15
     INIT_16[255:0] = INIT_16
     INIT_17[255:0] = INIT_17
     INIT_18[255:0] = INIT_18
     INIT_19[255:0] = INIT_19
     INIT_1A[255:0] = INIT_1A
     INIT_1B[255:0] = INIT_1B
     INIT_1C[255:0] = INIT_1C
     INIT_1D[255:0] = INIT_1D
     INIT_1E[255:0] = INIT_1E
     INIT_1F[255:0] = INIT_1F

     INIT_20[255:0] = INIT_20
     INIT_21[255:0] = INIT_21
     INIT_22[255:0] = INIT_22
     INIT_23[255:0] = INIT_23
     INIT_24[255:0] = INIT_24
     INIT_25[255:0] = INIT_25
     INIT_26[255:0] = INIT_26
     INIT_27[255:0] = INIT_27
     INIT_28[255:0] = INIT_28
     INIT_29[255:0] = INIT_29
     INIT_2A[255:0] = INIT_2A
     INIT_2B[255:0] = INIT_2B
     INIT_2C[255:0] = INIT_2C
     INIT_2D[255:0] = INIT_2D
     INIT_2E[255:0] = INIT_2E
     INIT_2F[255:0] = INIT_2F

     INIT_30[255:0] = INIT_30
     INIT_31[255:0] = INIT_31
     INIT_32[255:0] = INIT_32
     INIT_33[255:0] = INIT_33
     INIT_34[255:0] = INIT_34
     INIT_35[255:0] = INIT_35
     INIT_36[255:0] = INIT_36
     INIT_37[255:0] = INIT_37
     INIT_38[255:0] = INIT_38
     INIT_39[255:0] = INIT_39
     INIT_3A[255:0] = INIT_3A
     INIT_3B[255:0] = INIT_3B
     INIT_3C[255:0] = INIT_3C
     INIT_3D[255:0] = INIT_3D
     INIT_3E[255:0] = INIT_3E
     INIT_3F[255:0] = INIT_3F

     ZINV_CLKARDCLK = ZINV_CLKARDCLK
     ZINV_CLKBWRCLK = ZINV_CLKBWRCLK
     ZINV_ENARDEN = ZINV_ENARDEN
     ZINV_ENBWREN = ZINV_ENBWREN
     ZINV_RSTRAMARSTRAM = ZINV_RSTRAMARSTRAM
     ZINV_RSTRAMB = ZINV_RSTRAMB
     ZINV_RSTREGARSTREG = ZINV_RSTREGARSTREG
     ZINV_RSTREGB = ZINV_RSTREGB
     ZINV_REGCLKARDRCLK = ZINV_REGCLKARDRCLK
     ZINV_REGCLKB = ZINV_REGCLKB

     DOA_REG = DOA_REG
     DOB_REG = DOB_REG

     SDP_READ_WIDTH_36 = SDP_READ_WIDTH_36
     READ_WIDTH_A_9 = READ_WIDTH_A_9
     READ_WIDTH_A_4 = READ_WIDTH_A_4
     READ_WIDTH_A_2 = READ_WIDTH_A_2
     READ_WIDTH_B_18 = READ_WIDTH_B_18
     READ_WIDTH_B_9 = READ_WIDTH_B_9
     READ_WIDTH_B_4 = READ_WIDTH_B_4
     READ_WIDTH_B_2 = READ_WIDTH_B_2
     READ_WIDTH_B_1 = READ_WIDTH_B_1

     SDP_WRITE_WIDTH_36 = SDP_WRITE_WIDTH_36
     WRITE_WIDTH_A_18 = WRITE_WIDTH_A_18
     WRITE_WIDTH_A_9 = WRITE_WIDTH_A_9
     WRITE_WIDTH_A_4 = WRITE_WIDTH_A_4
     WRITE_WIDTH_A_2 = WRITE_WIDTH_A_2
     WRITE_WIDTH_A_1 = WRITE_WIDTH_A_1
     WRITE_WIDTH_B_18 = WRITE_WIDTH_B_18
     WRITE_WIDTH_B_9 = WRITE_WIDTH_B_9
     WRITE_WIDTH_B_4 = WRITE_WIDTH_B_4
     WRITE_WIDTH_B_2 = WRITE_WIDTH_B_2
     WRITE_WIDTH_B_1 = WRITE_WIDTH_B_1

     WRITE_MODE_A_NO_CHANGE = WRITE_MODE_A_NO_CHANGE
     WRITE_MODE_A_READ_FIRST = WRITE_MODE_A_READ_FIRST
     WRITE_MODE_B_NO_CHANGE = WRITE_MODE_B_NO_CHANGE
     WRITE_MODE_B_READ_FIRST = WRITE_MODE_B_READ_FIRST
   
        READ_WIDTH_A_1  = Y0_READ_WIDTH_A_1
        READ_WIDTH_A_18 = Y0_READ_WIDTH_A_18
       </meta>
                    <meta name="fasm_prefix">RAMB18_Y0</meta>
                  </metadata>
                </pb_type>
                <interconnect>
                  <direct input="RAMB18E1_Y0_IN.DOADO" name="DOADO" output="RAMB18E1_Y0.DOADO"/>
                  <direct input="RAMB18E1_Y0_IN.DOBDO" name="DOBDO" output="RAMB18E1_Y0.DOBDO"/>
                  <direct input="RAMB18E1_Y0_IN.DOPADOP" name="DOADOP" output="RAMB18E1_Y0.DOPADOP"/>
                  <direct input="RAMB18E1_Y0_IN.DOPBDOP" name="DOBDOP" output="RAMB18E1_Y0.DOPBDOP"/>
                  <direct input="RAMB18E1_Y0.ADDRARDADDR" name="ADDRARDADDR" output="RAMB18E1_Y0_IN.ADDRARDADDR"/>
                  <direct input="RAMB18E1_Y0.ADDRATIEHIGH" name="ADDRATIEHIGH" output="RAMB18E1_Y0_IN.ADDRATIEHIGH"/>
                  <direct input="RAMB18E1_Y0.ADDRBTIEHIGH" name="ADDRBTIEHIGH" output="RAMB18E1_Y0_IN.ADDRBTIEHIGH"/>
                  <direct input="RAMB18E1_Y0.ADDRBWRADDR" name="ADDRBWRADDR" output="RAMB18E1_Y0_IN.ADDRBWRADDR"/>
                  <direct input="RAMB18E1_Y0.CLKARDCLK" name="RDCLK" output="RAMB18E1_Y0_IN.CLKARDCLK"/>
                  <direct input="RAMB18E1_Y0.CLKBWRCLK" name="WRCLK" output="RAMB18E1_Y0_IN.CLKBWRCLK"/>
                  <direct input="RAMB18E1_Y0.DIADI" name="DIADI" output="RAMB18E1_Y0_IN.DIADI"/>
                  <direct input="RAMB18E1_Y0.DIBDI" name="DIBDI" output="RAMB18E1_Y0_IN.DIBDI"/>
                  <direct input="RAMB18E1_Y0.DIPADIP" name="DIPADIP" output="RAMB18E1_Y0_IN.DIPADIP"/>
                  <direct input="RAMB18E1_Y0.DIPBDIP" name="DIPBDIP" output="RAMB18E1_Y0_IN.DIPBDIP"/>
                  <direct input="RAMB18E1_Y0.ENARDEN" name="RDEN" output="RAMB18E1_Y0_IN.ENARDEN"/>
                  <direct input="RAMB18E1_Y0.ENBWREN" name="WREN" output="RAMB18E1_Y0_IN.ENBWREN"/>
                  <direct input="RAMB18E1_Y0.REGCEAREGCE" name="REGCE" output="RAMB18E1_Y0_IN.REGCEAREGCE"/>
                  <direct input="RAMB18E1_Y0.REGCEB" name="REGCEB" output="RAMB18E1_Y0_IN.REGCEB"/>
                  <direct input="RAMB18E1_Y0.REGCLKARDRCLK" name="RDRCLK" output="RAMB18E1_Y0_IN.REGCLKARDRCLK"/>
                  <direct input="RAMB18E1_Y0.REGCLKB" name="REGCLKB" output="RAMB18E1_Y0_IN.REGCLKB"/>
                  <direct input="RAMB18E1_Y0.RSTRAMARSTRAM" name="RST" output="RAMB18E1_Y0_IN.RSTRAMARSTRAM"/>
                  <direct input="RAMB18E1_Y0.RSTRAMB" name="RSTRAMB" output="RAMB18E1_Y0_IN.RSTRAMB"/>
                  <direct input="RAMB18E1_Y0.RSTREGARSTREG" name="RSTREG" output="RAMB18E1_Y0_IN.RSTREGARSTREG"/>
                  <direct input="RAMB18E1_Y0.RSTREGB" name="RSTREGB" output="RAMB18E1_Y0_IN.RSTREGB"/>
                  <direct input="RAMB18E1_Y0.WEA" name="WEA" output="RAMB18E1_Y0_IN.WEA"/>
                  <direct input="RAMB18E1_Y0.WEBWE" name="WEBWE" output="RAMB18E1_Y0_IN.WEBWE"/>
                </interconnect>
                <metadata>
                  <!-- These features are emitted when RAMB18_Y0 is used in RAM mode. -->
                  <meta name="fasm_features">
       ZALMOST_EMPTY_OFFSET[12:0]=13'b1111111111111
       ZALMOST_FULL_OFFSET[12:0]=13'b1111111111111
      </meta>
                </metadata>
              </mode>
            </pb_type>
            <pb_type blif_model=".subckt RAMB18E1_VPR" name="RAMB18E1_Y1" num_pb="1">
              <clock name="CLKARDCLK" num_pins="1"/>
              <clock name="CLKBWRCLK" num_pins="1"/>
              <input name="ADDRARDADDR" num_pins="14"/>
              <input name="ADDRATIEHIGH" num_pins="2"/>
              <input name="ADDRBTIEHIGH" num_pins="2"/>
              <input name="ADDRBWRADDR" num_pins="14"/>
              <input name="DIADI" num_pins="16"/>
              <input name="DIBDI" num_pins="16"/>
              <input name="DIPADIP" num_pins="2"/>
              <input name="DIPBDIP" num_pins="2"/>
              <input name="ENARDEN" num_pins="1"/>
              <input name="ENBWREN" num_pins="1"/>
              <input name="REGCEAREGCE" num_pins="1"/>
              <input name="REGCEB" num_pins="1"/>
              <input name="REGCLKARDRCLK" num_pins="1"/>
              <input name="REGCLKB" num_pins="1"/>
              <input name="RSTRAMARSTRAM" num_pins="1"/>
              <input name="RSTRAMB" num_pins="1"/>
              <input name="RSTREGARSTREG" num_pins="1"/>
              <input name="RSTREGB" num_pins="1"/>
              <input name="WEA" num_pins="4"/>
              <input name="WEBWE" num_pins="8"/>
              <output name="DOADO" num_pins="16"/>
              <output name="DOBDO" num_pins="16"/>
              <output name="DOPADOP" num_pins="2"/>
              <output name="DOPBDOP" num_pins="2"/>
              <T_setup clock="CLKARDCLK" port="RAMB18E1_Y1.ENARDEN" value="{setup_CLKARDCLKU_ENARDENU}"/>
              <T_hold clock="CLKARDCLK" port="RAMB18E1_Y1.ENARDEN" value="{hold_CLKARDCLKU_ENARDENU}"/>
              <T_setup clock="CLKARDCLK" port="RAMB18E1_Y1.REGCEAREGCE" value="{setup_CLKARDCLKL_REGCEAL}"/>
              <T_hold clock="CLKARDCLK" port="RAMB18E1_Y1.REGCEAREGCE" value="{hold_CLKARDCLKL_REGCEAL}"/>
              <T_setup clock="CLKARDCLK" port="RAMB18E1_Y1.RSTRAMARSTRAM" value="{setup_CLKARDCLKU_RSTRAMAU}"/>
              <T_hold clock="CLKARDCLK" port="RAMB18E1_Y1.RSTRAMARSTRAM" value="{hold_CLKARDCLKU_RSTRAMAU}"/>
              <T_setup clock="CLKARDCLK" port="RAMB18E1_Y1.RSTREGARSTREG" value="{setup_CLKARDCLKU_RSTREGAU}"/>
              <T_hold clock="CLKARDCLK" port="RAMB18E1_Y1.RSTREGARSTREG" value="{hold_CLKARDCLKU_RSTREGAU}"/>
              <T_setup clock="CLKARDCLK" port="RAMB18E1_Y1.ADDRARDADDR" value="{setup_CLKARDCLKU_ADDRAU}"/>
              <T_hold clock="CLKARDCLK" port="RAMB18E1_Y1.ADDRARDADDR" value="{hold_CLKARDCLKU_ADDRAU}"/>
              <T_setup clock="CLKARDCLK" port="RAMB18E1_Y1.DIADI" value="{setup_CLKARDCLKU_DIADIU}"/>
              <T_hold clock="CLKARDCLK" port="RAMB18E1_Y1.DIADI" value="{hold_CLKARDCLKU_DIADIU}"/>
              <T_setup clock="CLKARDCLK" port="RAMB18E1_Y1.DIPADIP" value="{setup_CLKARDCLKU_DIPADIPU}"/>
              <T_hold clock="CLKARDCLK" port="RAMB18E1_Y1.DIPADIP" value="{hold_CLKARDCLKU_DIPADIPU}"/>
              <T_setup clock="CLKARDCLK" port="RAMB18E1_Y1.WEA" value="{setup_CLKARDCLKU_WEAU}"/>
              <T_hold clock="CLKARDCLK" port="RAMB18E1_Y1.WEA" value="{hold_CLKARDCLKU_WEAU}"/>
              <T_clock_to_Q clock="CLKARDCLK" max="{iopath_CLKARDCLKU_DOADOU}" port="RAMB18E1_Y1.DOADO"/>
              <T_clock_to_Q clock="CLKARDCLK" max="{iopath_CLKARDCLKU_DOPADOPU}" port="RAMB18E1_Y1.DOPADOP"/>
              <T_setup clock="CLKARDCLK" port="RAMB18E1_Y1.REGCLKARDRCLK" value="10e-12"/>
              <T_setup clock="CLKBWRCLK" port="RAMB18E1_Y1.ENBWREN" value="{setup_CLKBWRCLKU_ENBWRENU}"/>
              <T_hold clock="CLKBWRCLK" port="RAMB18E1_Y1.ENBWREN" value="{hold_CLKBWRCLKU_ENBWRENU}"/>
              <T_setup clock="CLKBWRCLK" port="RAMB18E1_Y1.REGCEB" value="{setup_CLKBWRCLKU_REGCEBU}"/>
              <T_hold clock="CLKBWRCLK" port="RAMB18E1_Y1.REGCEB" value="{hold_CLKBWRCLKU_REGCEBU}"/>
              <T_setup clock="CLKBWRCLK" port="RAMB18E1_Y1.RSTRAMB" value="{setup_CLKBWRCLKU_RSTRAMBU}"/>
              <T_hold clock="CLKBWRCLK" port="RAMB18E1_Y1.RSTRAMB" value="{hold_CLKBWRCLKU_RSTRAMBU}"/>
              <T_setup clock="CLKBWRCLK" port="RAMB18E1_Y1.RSTREGB" value="{setup_CLKBWRCLKU_RSTREGBU}"/>
              <T_hold clock="CLKBWRCLK" port="RAMB18E1_Y1.RSTREGB" value="{hold_CLKBWRCLKU_RSTREGBU}"/>
              <T_setup clock="CLKBWRCLK" port="RAMB18E1_Y1.ADDRBWRADDR" value="{setup_CLKBWRCLKU_ADDRBU}"/>
              <T_hold clock="CLKBWRCLK" port="RAMB18E1_Y1.ADDRBWRADDR" value="{hold_CLKBWRCLKU_ADDRBU}"/>
              <T_setup clock="CLKBWRCLK" port="RAMB18E1_Y1.DIBDI" value="{setup_CLKBWRCLKU_DIBDIU}"/>
              <T_hold clock="CLKBWRCLK" port="RAMB18E1_Y1.DIBDI" value="{hold_CLKBWRCLKU_DIBDIU}"/>
              <T_setup clock="CLKBWRCLK" port="RAMB18E1_Y1.DIPBDIP" value="{setup_CLKBWRCLKU_DIPBDIPU}"/>
              <T_hold clock="CLKBWRCLK" port="RAMB18E1_Y1.DIPBDIP" value="{hold_CLKBWRCLKU_DIPBDIPU}"/>
              <T_setup clock="CLKBWRCLK" port="RAMB18E1_Y1.WEBWE" value="{setup_CLKBWRCLKU_WEBU}"/>
              <T_hold clock="CLKBWRCLK" port="RAMB18E1_Y1.WEBWE" value="{hold_CLKBWRCLKU_WEBU}"/>
              <T_clock_to_Q clock="CLKBWRCLK" max="{iopath_CLKBWRCLKU_DOBDOU}" port="RAMB18E1_Y1.DOBDO"/>
              <T_clock_to_Q clock="CLKBWRCLK" max="{iopath_CLKBWRCLKU_DOPBDOPU}" port="RAMB18E1_Y1.DOPBDOP"/>
              <T_setup clock="CLKBWRCLK" port="RAMB18E1_Y1.REGCLKB" value="10e-12"/>
              <metadata>
                <!-- As there is a difference in how BRAM get translated into the bitstream depending on
          the operational mode, we need to add specific READ_WIDTH_A parameters that correspond
          to the site location of the RAMB.
          Further explanation can be found in the RAMB18E1 techmap -->
                <meta name="type">bel</meta>
                <meta name="subtype">memory</meta>
                <meta name="fasm_params">
     IN_USE = IN_USE

     ZINIT_A[17:0] = ZINIT_A
     ZINIT_B[17:0] = ZINIT_B

     ZSRVAL_A[17:0] = ZSRVAL_A
     ZSRVAL_B[17:0] = ZSRVAL_B

     INITP_00[255:0] = INITP_00
     INITP_01[255:0] = INITP_01
     INITP_02[255:0] = INITP_02
     INITP_03[255:0] = INITP_03
     INITP_04[255:0] = INITP_04
     INITP_05[255:0] = INITP_05
     INITP_06[255:0] = INITP_06
     INITP_07[255:0] = INITP_07

     INIT_00[255:0] = INIT_00
     INIT_01[255:0] = INIT_01
     INIT_02[255:0] = INIT_02
     INIT_03[255:0] = INIT_03
     INIT_04[255:0] = INIT_04
     INIT_05[255:0] = INIT_05
     INIT_06[255:0] = INIT_06
     INIT_07[255:0] = INIT_07
     INIT_08[255:0] = INIT_08
     INIT_09[255:0] = INIT_09
     INIT_0A[255:0] = INIT_0A
     INIT_0B[255:0] = INIT_0B
     INIT_0C[255:0] = INIT_0C
     INIT_0D[255:0] = INIT_0D
     INIT_0E[255:0] = INIT_0E
     INIT_0F[255:0] = INIT_0F

     INIT_10[255:0] = INIT_10
     INIT_11[255:0] = INIT_11
     INIT_12[255:0] = INIT_12
     INIT_13[255:0] = INIT_13
     INIT_14[255:0] = INIT_14
     INIT_15[255:0] = INIT_15
     INIT_16[255:0] = INIT_16
     INIT_17[255:0] = INIT_17
     INIT_18[255:0] = INIT_18
     INIT_19[255:0] = INIT_19
     INIT_1A[255:0] = INIT_1A
     INIT_1B[255:0] = INIT_1B
     INIT_1C[255:0] = INIT_1C
     INIT_1D[255:0] = INIT_1D
     INIT_1E[255:0] = INIT_1E
     INIT_1F[255:0] = INIT_1F

     INIT_20[255:0] = INIT_20
     INIT_21[255:0] = INIT_21
     INIT_22[255:0] = INIT_22
     INIT_23[255:0] = INIT_23
     INIT_24[255:0] = INIT_24
     INIT_25[255:0] = INIT_25
     INIT_26[255:0] = INIT_26
     INIT_27[255:0] = INIT_27
     INIT_28[255:0] = INIT_28
     INIT_29[255:0] = INIT_29
     INIT_2A[255:0] = INIT_2A
     INIT_2B[255:0] = INIT_2B
     INIT_2C[255:0] = INIT_2C
     INIT_2D[255:0] = INIT_2D
     INIT_2E[255:0] = INIT_2E
     INIT_2F[255:0] = INIT_2F

     INIT_30[255:0] = INIT_30
     INIT_31[255:0] = INIT_31
     INIT_32[255:0] = INIT_32
     INIT_33[255:0] = INIT_33
     INIT_34[255:0] = INIT_34
     INIT_35[255:0] = INIT_35
     INIT_36[255:0] = INIT_36
     INIT_37[255:0] = INIT_37
     INIT_38[255:0] = INIT_38
     INIT_39[255:0] = INIT_39
     INIT_3A[255:0] = INIT_3A
     INIT_3B[255:0] = INIT_3B
     INIT_3C[255:0] = INIT_3C
     INIT_3D[255:0] = INIT_3D
     INIT_3E[255:0] = INIT_3E
     INIT_3F[255:0] = INIT_3F

     ZINV_CLKARDCLK = ZINV_CLKARDCLK
     ZINV_CLKBWRCLK = ZINV_CLKBWRCLK
     ZINV_ENARDEN = ZINV_ENARDEN
     ZINV_ENBWREN = ZINV_ENBWREN
     ZINV_RSTRAMARSTRAM = ZINV_RSTRAMARSTRAM
     ZINV_RSTRAMB = ZINV_RSTRAMB
     ZINV_RSTREGARSTREG = ZINV_RSTREGARSTREG
     ZINV_RSTREGB = ZINV_RSTREGB
     ZINV_REGCLKARDRCLK = ZINV_REGCLKARDRCLK
     ZINV_REGCLKB = ZINV_REGCLKB

     DOA_REG = DOA_REG
     DOB_REG = DOB_REG

     SDP_READ_WIDTH_36 = SDP_READ_WIDTH_36
     READ_WIDTH_A_9 = READ_WIDTH_A_9
     READ_WIDTH_A_4 = READ_WIDTH_A_4
     READ_WIDTH_A_2 = READ_WIDTH_A_2
     READ_WIDTH_B_18 = READ_WIDTH_B_18
     READ_WIDTH_B_9 = READ_WIDTH_B_9
     READ_WIDTH_B_4 = READ_WIDTH_B_4
     READ_WIDTH_B_2 = READ_WIDTH_B_2
     READ_WIDTH_B_1 = READ_WIDTH_B_1

     SDP_WRITE_WIDTH_36 = SDP_WRITE_WIDTH_36
     WRITE_WIDTH_A_18 = WRITE_WIDTH_A_18
     WRITE_WIDTH_A_9 = WRITE_WIDTH_A_9
     WRITE_WIDTH_A_4 = WRITE_WIDTH_A_4
     WRITE_WIDTH_A_2 = WRITE_WIDTH_A_2
     WRITE_WIDTH_A_1 = WRITE_WIDTH_A_1
     WRITE_WIDTH_B_18 = WRITE_WIDTH_B_18
     WRITE_WIDTH_B_9 = WRITE_WIDTH_B_9
     WRITE_WIDTH_B_4 = WRITE_WIDTH_B_4
     WRITE_WIDTH_B_2 = WRITE_WIDTH_B_2
     WRITE_WIDTH_B_1 = WRITE_WIDTH_B_1

     WRITE_MODE_A_NO_CHANGE = WRITE_MODE_A_NO_CHANGE
     WRITE_MODE_A_READ_FIRST = WRITE_MODE_A_READ_FIRST
     WRITE_MODE_B_NO_CHANGE = WRITE_MODE_B_NO_CHANGE
     WRITE_MODE_B_READ_FIRST = WRITE_MODE_B_READ_FIRST
   
      READ_WIDTH_A_1  = Y1_READ_WIDTH_A_1
      READ_WIDTH_A_18 = Y1_READ_WIDTH_A_18
     </meta>
                <meta name="fasm_prefix">RAMB18_Y1</meta>
              </metadata>
            </pb_type>
            <interconnect>
              <!-- Y0 should point to a rambfifo18e1 model, not ramb18e1 model. -->
              <direct input="RAMB18E1_Y0.DOPADOP" name="RAMB18_X0Y0_DOADOP" output="BRAM.RAMB18_Y0_DOP[1:0]"/>
              <direct input="RAMB18E1_Y0.DOPBDOP" name="RAMB18_X0Y0_DOBDOP" output="BRAM.RAMB18_Y0_DOP[3:2]"/>
              <direct input="RAMB18E1_Y0.DOADO" name="RAMB18_X0Y0_DOADO" output="BRAM.RAMB18_Y0_DO[15:0]"/>
              <direct input="RAMB18E1_Y0.DOBDO" name="RAMB18_X0Y0_DOBDO" output="BRAM.RAMB18_Y0_DO[31:16]"/>
              <direct input="RAMB18E1_Y1.DOADO" name="RAMB18_X0Y1_DOADO" output="BRAM.RAMB18_Y1_DOADO"/>
              <direct input="RAMB18E1_Y1.DOBDO" name="RAMB18_X0Y1_DOBDO" output="BRAM.RAMB18_Y1_DOBDO"/>
              <direct input="RAMB18E1_Y1.DOPADOP" name="RAMB18_X0Y1_DOPADOP" output="BRAM.RAMB18_Y1_DOPADOP"/>
              <direct input="RAMB18E1_Y1.DOPBDOP" name="RAMB18_X0Y1_DOPBDOP" output="BRAM.RAMB18_Y1_DOPBDOP"/>
              <direct input="BRAM.RAMB18_Y0_ADDRARDADDR" name="RAMB18_X0Y0_ADDRARDADDR" output="RAMB18E1_Y0.ADDRARDADDR"/>
              <direct input="BRAM.RAMB18_Y0_ADDRATIEHIGH" name="RAMB18_X0Y0_ADDRATIEHIGH" output="RAMB18E1_Y0.ADDRATIEHIGH"/>
              <direct input="BRAM.RAMB18_Y0_ADDRBTIEHIGH" name="RAMB18_X0Y0_ADDRBTIEHIGH" output="RAMB18E1_Y0.ADDRBTIEHIGH"/>
              <direct input="BRAM.RAMB18_Y0_ADDRBWRADDR" name="RAMB18_X0Y0_ADDRBWRADDR" output="RAMB18E1_Y0.ADDRBWRADDR"/>
              <direct input="BRAM.RAMB18_Y0_RDCLK" name="RAMB18_X0Y0_RDCLK" output="RAMB18E1_Y0.CLKARDCLK"/>
              <direct input="BRAM.RAMB18_Y0_WRCLK" name="RAMB18_X0Y0_WRCLK" output="RAMB18E1_Y0.CLKBWRCLK"/>
              <direct input="BRAM.RAMB18_Y0_DIADI" name="RAMB18_X0Y0_DIADI" output="RAMB18E1_Y0.DIADI"/>
              <direct input="BRAM.RAMB18_Y0_DIBDI" name="RAMB18_X0Y0_DIBDI" output="RAMB18E1_Y0.DIBDI"/>
              <direct input="BRAM.RAMB18_Y0_DIPADIP" name="RAMB18_X0Y0_DIPADIP" output="RAMB18E1_Y0.DIPADIP"/>
              <direct input="BRAM.RAMB18_Y0_DIPBDIP" name="RAMB18_X0Y0_DIPBDIP" output="RAMB18E1_Y0.DIPBDIP"/>
              <direct input="BRAM.RAMB18_Y0_RDEN" name="RAMB18_X0Y0_RDEN" output="RAMB18E1_Y0.ENARDEN"/>
              <direct input="BRAM.RAMB18_Y0_WREN" name="RAMB18_X0Y0_WREN" output="RAMB18E1_Y0.ENBWREN"/>
              <direct input="BRAM.RAMB18_Y0_REGCE" name="RAMB18_X0Y0_REGCE" output="RAMB18E1_Y0.REGCEAREGCE"/>
              <direct input="BRAM.RAMB18_Y0_REGCEB" name="RAMB18_X0Y0_REGCEB" output="RAMB18E1_Y0.REGCEB"/>
              <direct input="BRAM.RAMB18_Y0_RDRCLK" name="RAMB18_X0Y0_RDRCLK" output="RAMB18E1_Y0.REGCLKARDRCLK"/>
              <direct input="BRAM.RAMB18_Y0_REGCLKB" name="RAMB18_X0Y0_REGCLKB" output="RAMB18E1_Y0.REGCLKB"/>
              <direct input="BRAM.RAMB18_Y0_RST" name="RAMB18_X0Y0_RST" output="RAMB18E1_Y0.RSTRAMARSTRAM"/>
              <direct input="BRAM.RAMB18_Y0_RSTRAMB" name="RAMB18_X0Y0_RSTRAMB" output="RAMB18E1_Y0.RSTRAMB"/>
              <direct input="BRAM.RAMB18_Y0_RSTREG" name="RAMB18_X0Y0_RSTREG" output="RAMB18E1_Y0.RSTREGARSTREG"/>
              <direct input="BRAM.RAMB18_Y0_RSTREGB" name="RAMB18_X0Y0_RSTREGB" output="RAMB18E1_Y0.RSTREGB"/>
              <direct input="BRAM.RAMB18_Y0_WEA" name="RAMB18_X0Y0_WEA" output="RAMB18E1_Y0.WEA"/>
              <direct input="BRAM.RAMB18_Y0_WEBWE" name="RAMB18_X0Y0_WEBWE" output="RAMB18E1_Y0.WEBWE"/>
              <direct input="BRAM.RAMB18_Y1_ADDRARDADDR" name="RAMB18_X0Y1_ADDRARDADDR" output="RAMB18E1_Y1.ADDRARDADDR"/>
              <direct input="BRAM.RAMB18_Y1_ADDRATIEHIGH" name="RAMB18_X0Y1_ADDRATIEHIGH" output="RAMB18E1_Y1.ADDRATIEHIGH"/>
              <direct input="BRAM.RAMB18_Y1_ADDRBTIEHIGH" name="RAMB18_X0Y1_ADDRBTIEHIGH" output="RAMB18E1_Y1.ADDRBTIEHIGH"/>
              <direct input="BRAM.RAMB18_Y1_ADDRBWRADDR" name="RAMB18_X0Y1_ADDRBWRADDR" output="RAMB18E1_Y1.ADDRBWRADDR"/>
              <direct input="BRAM.RAMB18_Y1_CLKARDCLK" name="RAMB18_X0Y1_CLKARDCLK" output="RAMB18E1_Y1.CLKARDCLK"/>
              <direct input="BRAM.RAMB18_Y1_CLKBWRCLK" name="RAMB18_X0Y1_CLKBWRCLK" output="RAMB18E1_Y1.CLKBWRCLK"/>
              <direct input="BRAM.RAMB18_Y1_DIADI" name="RAMB18_X0Y1_DIADI" output="RAMB18E1_Y1.DIADI"/>
              <direct input="BRAM.RAMB18_Y1_DIBDI" name="RAMB18_X0Y1_DIBDI" output="RAMB18E1_Y1.DIBDI"/>
              <direct input="BRAM.RAMB18_Y1_DIPADIP" name="RAMB18_X0Y1_DIPADIP" output="RAMB18E1_Y1.DIPADIP"/>
              <direct input="BRAM.RAMB18_Y1_DIPBDIP" name="RAMB18_X0Y1_DIPBDIP" output="RAMB18E1_Y1.DIPBDIP"/>
              <direct input="BRAM.RAMB18_Y1_ENARDEN" name="RAMB18_X0Y1_ENARDEN" output="RAMB18E1_Y1.ENARDEN"/>
              <direct input="BRAM.RAMB18_Y1_ENBWREN" name="RAMB18_X0Y1_ENBWREN" output="RAMB18E1_Y1.ENBWREN"/>
              <direct input="BRAM.RAMB18_Y1_REGCEAREGCE" name="RAMB18_X0Y1_REGCEAREGCE" output="RAMB18E1_Y1.REGCEAREGCE"/>
              <direct input="BRAM.RAMB18_Y1_REGCEB" name="RAMB18_X0Y1_REGCEB" output="RAMB18E1_Y1.REGCEB"/>
              <direct input="BRAM.RAMB18_Y1_REGCLKARDRCLK" name="RAMB18_X0Y1_REGCLKARDRCLK" output="RAMB18E1_Y1.REGCLKARDRCLK"/>
              <direct input="BRAM.RAMB18_Y1_REGCLKB" name="RAMB18_X0Y1_REGCLKB" output="RAMB18E1_Y1.REGCLKB"/>
              <direct input="BRAM.RAMB18_Y1_RSTRAMARSTRAM" name="RAMB18_X0Y1_RSTRAMARSTRAM" output="RAMB18E1_Y1.RSTRAMARSTRAM"/>
              <direct input="BRAM.RAMB18_Y1_RSTRAMB" name="RAMB18_X0Y1_RSTRAMB" output="RAMB18E1_Y1.RSTRAMB"/>
              <direct input="BRAM.RAMB18_Y1_RSTREGARSTREG" name="RAMB18_X0Y1_RSTREGARSTREG" output="RAMB18E1_Y1.RSTREGARSTREG"/>
              <direct input="BRAM.RAMB18_Y1_RSTREGB" name="RAMB18_X0Y1_RSTREGB" output="RAMB18E1_Y1.RSTREGB"/>
              <direct input="BRAM.RAMB18_Y1_WEA" name="RAMB18_X0Y1_WEA" output="RAMB18E1_Y1.WEA"/>
              <direct input="BRAM.RAMB18_Y1_WEBWE" name="RAMB18_X0Y1_WEBWE" output="RAMB18E1_Y1.WEBWE"/>
            </interconnect>
          </mode>
          <metadata>
            <meta name="type">block</meta>
            <meta name="subtype">ignore</meta>
          </metadata>
        </pb_type>
        <interconnect>
          <direct input="BRAM_X0.RAMB18_X0Y0_ADDRARDADDR" name="RAMB18_X0Y0_ADDRARDADDR" output="BRAM.RAMB18_Y0_ADDRARDADDR"/>
          <direct input="BRAM_X0.RAMB18_X0Y0_ADDRATIEHIGH" name="RAMB18_X0Y0_ADDRATIEHIGH" output="BRAM.RAMB18_Y0_ADDRATIEHIGH"/>
          <direct input="BRAM_X0.RAMB18_X0Y0_ADDRBTIEHIGH" name="RAMB18_X0Y0_ADDRBTIEHIGH" output="BRAM.RAMB18_Y0_ADDRBTIEHIGH"/>
          <direct input="BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR" name="RAMB18_X0Y0_ADDRBWRADDR" output="BRAM.RAMB18_Y0_ADDRBWRADDR"/>
          <direct input="BRAM_X0.RAMB18_X0Y0_DIADI" name="RAMB18_X0Y0_DIADI" output="BRAM.RAMB18_Y0_DIADI"/>
          <direct input="BRAM_X0.RAMB18_X0Y0_DIBDI" name="RAMB18_X0Y0_DIBDI" output="BRAM.RAMB18_Y0_DIBDI"/>
          <direct input="BRAM_X0.RAMB18_X0Y0_DIPADIP" name="RAMB18_X0Y0_DIPADIP" output="BRAM.RAMB18_Y0_DIPADIP"/>
          <direct input="BRAM_X0.RAMB18_X0Y0_DIPBDIP" name="RAMB18_X0Y0_DIPBDIP" output="BRAM.RAMB18_Y0_DIPBDIP"/>
          <direct input="BRAM_X0.RAMB18_X0Y0_RDCLK" name="RAMB18_X0Y0_RDCLK" output="BRAM.RAMB18_Y0_RDCLK"/>
          <direct input="BRAM_X0.RAMB18_X0Y0_RDEN" name="RAMB18_X0Y0_RDEN" output="BRAM.RAMB18_Y0_RDEN"/>
          <direct input="BRAM_X0.RAMB18_X0Y0_RDRCLK" name="RAMB18_X0Y0_RDRCLK" output="BRAM.RAMB18_Y0_RDRCLK"/>
          <direct input="BRAM_X0.RAMB18_X0Y0_REGCEB" name="RAMB18_X0Y0_REGCEB" output="BRAM.RAMB18_Y0_REGCEB"/>
          <direct input="BRAM_X0.RAMB18_X0Y0_REGCE" name="RAMB18_X0Y0_REGCE" output="BRAM.RAMB18_Y0_REGCE"/>
          <direct input="BRAM_X0.RAMB18_X0Y0_REGCLKB" name="RAMB18_X0Y0_REGCLKB" output="BRAM.RAMB18_Y0_REGCLKB"/>
          <direct input="BRAM_X0.RAMB18_X0Y0_RSTRAMB" name="RAMB18_X0Y0_RSTRAMB" output="BRAM.RAMB18_Y0_RSTRAMB"/>
          <direct input="BRAM_X0.RAMB18_X0Y0_RSTREGB" name="RAMB18_X0Y0_RSTREGB" output="BRAM.RAMB18_Y0_RSTREGB"/>
          <direct input="BRAM_X0.RAMB18_X0Y0_RSTREG" name="RAMB18_X0Y0_RSTREG" output="BRAM.RAMB18_Y0_RSTREG"/>
          <direct input="BRAM_X0.RAMB18_X0Y0_RST" name="RAMB18_X0Y0_RST" output="BRAM.RAMB18_Y0_RST"/>
          <direct input="BRAM_X0.RAMB18_X0Y0_WEA" name="RAMB18_X0Y0_WEA" output="BRAM.RAMB18_Y0_WEA"/>
          <direct input="BRAM_X0.RAMB18_X0Y0_WEBWE" name="RAMB18_X0Y0_WEBWE" output="BRAM.RAMB18_Y0_WEBWE"/>
          <direct input="BRAM_X0.RAMB18_X0Y0_WRCLK" name="RAMB18_X0Y0_WRCLK" output="BRAM.RAMB18_Y0_WRCLK"/>
          <direct input="BRAM_X0.RAMB18_X0Y0_WREN" name="RAMB18_X0Y0_WREN" output="BRAM.RAMB18_Y0_WREN"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_ADDRARDADDR" name="RAMB18_X0Y1_ADDRARDADDR" output="BRAM.RAMB18_Y1_ADDRARDADDR"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_ADDRATIEHIGH" name="RAMB18_X0Y1_ADDRATIEHIGH" output="BRAM.RAMB18_Y1_ADDRATIEHIGH"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_ADDRBTIEHIGH" name="RAMB18_X0Y1_ADDRBTIEHIGH" output="BRAM.RAMB18_Y1_ADDRBTIEHIGH"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR" name="RAMB18_X0Y1_ADDRBWRADDR" output="BRAM.RAMB18_Y1_ADDRBWRADDR"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_CLKARDCLK" name="RAMB18_X0Y1_CLKARDCLK" output="BRAM.RAMB18_Y1_CLKARDCLK"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_CLKBWRCLK" name="RAMB18_X0Y1_CLKBWRCLK" output="BRAM.RAMB18_Y1_CLKBWRCLK"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_DIADI" name="RAMB18_X0Y1_DIADI" output="BRAM.RAMB18_Y1_DIADI"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_DIBDI" name="RAMB18_X0Y1_DIBDI" output="BRAM.RAMB18_Y1_DIBDI"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_DIPADIP" name="RAMB18_X0Y1_DIPADIP" output="BRAM.RAMB18_Y1_DIPADIP"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_DIPBDIP" name="RAMB18_X0Y1_DIPBDIP" output="BRAM.RAMB18_Y1_DIPBDIP"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_ENARDEN" name="RAMB18_X0Y1_ENARDEN" output="BRAM.RAMB18_Y1_ENARDEN"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_ENBWREN" name="RAMB18_X0Y1_ENBWREN" output="BRAM.RAMB18_Y1_ENBWREN"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_REGCEAREGCE" name="RAMB18_X0Y1_REGCEAREGCE" output="BRAM.RAMB18_Y1_REGCEAREGCE"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_REGCEB" name="RAMB18_X0Y1_REGCEB" output="BRAM.RAMB18_Y1_REGCEB"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_REGCLKARDRCLK" name="RAMB18_X0Y1_REGCLKARDRCLK" output="BRAM.RAMB18_Y1_REGCLKARDRCLK"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_REGCLKB" name="RAMB18_X0Y1_REGCLKB" output="BRAM.RAMB18_Y1_REGCLKB"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_RSTRAMARSTRAM" name="RAMB18_X0Y1_RSTRAMARSTRAM" output="BRAM.RAMB18_Y1_RSTRAMARSTRAM"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_RSTRAMB" name="RAMB18_X0Y1_RSTRAMB" output="BRAM.RAMB18_Y1_RSTRAMB"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_RSTREGARSTREG" name="RAMB18_X0Y1_RSTREGARSTREG" output="BRAM.RAMB18_Y1_RSTREGARSTREG"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_RSTREGB" name="RAMB18_X0Y1_RSTREGB" output="BRAM.RAMB18_Y1_RSTREGB"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_WEA" name="RAMB18_X0Y1_WEA" output="BRAM.RAMB18_Y1_WEA"/>
          <direct input="BRAM_X0.RAMB18_X0Y1_WEBWE" name="RAMB18_X0Y1_WEBWE" output="BRAM.RAMB18_Y1_WEBWE"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL" name="RAMB36_X0Y0_ADDRARDADDRL" output="BRAM.RAMB36_Y0_ADDRARDADDRL"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU" name="RAMB36_X0Y0_ADDRARDADDRU" output="BRAM.RAMB36_Y0_ADDRARDADDRU"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL" name="RAMB36_X0Y0_ADDRBWRADDRL" output="BRAM.RAMB36_Y0_ADDRBWRADDRL"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU" name="RAMB36_X0Y0_ADDRBWRADDRU" output="BRAM.RAMB36_Y0_ADDRBWRADDRU"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_CASCADEINA" name="RAMB36_X0Y0_CASCADEINA" output="BRAM.RAMB36_Y0_CASCADEINA"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_CASCADEINB" name="RAMB36_X0Y0_CASCADEINB" output="BRAM.RAMB36_Y0_CASCADEINB"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_CLKARDCLKL" name="RAMB36_X0Y0_CLKARDCLKL" output="BRAM.RAMB36_Y0_CLKARDCLKL"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_CLKARDCLKU" name="RAMB36_X0Y0_CLKARDCLKU" output="BRAM.RAMB36_Y0_CLKARDCLKU"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_CLKBWRCLKL" name="RAMB36_X0Y0_CLKBWRCLKL" output="BRAM.RAMB36_Y0_CLKBWRCLKL"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_CLKBWRCLKU" name="RAMB36_X0Y0_CLKBWRCLKU" output="BRAM.RAMB36_Y0_CLKBWRCLKU"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_DIADI" name="RAMB36_X0Y0_DIADI" output="BRAM.RAMB36_Y0_DIADI"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_DIBDI" name="RAMB36_X0Y0_DIBDI" output="BRAM.RAMB36_Y0_DIBDI"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_DIPADIP" name="RAMB36_X0Y0_DIPADIP" output="BRAM.RAMB36_Y0_DIPADIP"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_DIPBDIP" name="RAMB36_X0Y0_DIPBDIP" output="BRAM.RAMB36_Y0_DIPBDIP"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_ENARDENL" name="RAMB36_X0Y0_ENARDENL" output="BRAM.RAMB36_Y0_ENARDENL"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_ENARDENU" name="RAMB36_X0Y0_ENARDENU" output="BRAM.RAMB36_Y0_ENARDENU"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_ENBWRENL" name="RAMB36_X0Y0_ENBWRENL" output="BRAM.RAMB36_Y0_ENBWRENL"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_ENBWRENU" name="RAMB36_X0Y0_ENBWRENU" output="BRAM.RAMB36_Y0_ENBWRENU"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_INJECTDBITERR" name="RAMB36_X0Y0_INJECTDBITERR" output="BRAM.RAMB36_Y0_INJECTDBITERR"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_INJECTSBITERR" name="RAMB36_X0Y0_INJECTSBITERR" output="BRAM.RAMB36_Y0_INJECTSBITERR"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_REGCEAREGCEL" name="RAMB36_X0Y0_REGCEAREGCEL" output="BRAM.RAMB36_Y0_REGCEAREGCEL"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_REGCEAREGCEU" name="RAMB36_X0Y0_REGCEAREGCEU" output="BRAM.RAMB36_Y0_REGCEAREGCEU"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_REGCEBL" name="RAMB36_X0Y0_REGCEBL" output="BRAM.RAMB36_Y0_REGCEBL"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_REGCEBU" name="RAMB36_X0Y0_REGCEBU" output="BRAM.RAMB36_Y0_REGCEBU"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_REGCLKARDRCLKL" name="RAMB36_X0Y0_REGCLKARDRCLKL" output="BRAM.RAMB36_Y0_REGCLKARDRCLKL"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_REGCLKARDRCLKU" name="RAMB36_X0Y0_REGCLKARDRCLKU" output="BRAM.RAMB36_Y0_REGCLKARDRCLKU"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_REGCLKBL" name="RAMB36_X0Y0_REGCLKBL" output="BRAM.RAMB36_Y0_REGCLKBL"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_REGCLKBU" name="RAMB36_X0Y0_REGCLKBU" output="BRAM.RAMB36_Y0_REGCLKBU"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_RSTRAMARSTRAMLRST" name="RAMB36_X0Y0_RSTRAMARSTRAMLRST" output="BRAM.RAMB36_Y0_RSTRAMARSTRAMLRST"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_RSTRAMARSTRAMU" name="RAMB36_X0Y0_RSTRAMARSTRAMU" output="BRAM.RAMB36_Y0_RSTRAMARSTRAMU"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_RSTRAMBL" name="RAMB36_X0Y0_RSTRAMBL" output="BRAM.RAMB36_Y0_RSTRAMBL"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_RSTRAMBU" name="RAMB36_X0Y0_RSTRAMBU" output="BRAM.RAMB36_Y0_RSTRAMBU"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_RSTREGARSTREGL" name="RAMB36_X0Y0_RSTREGARSTREGL" output="BRAM.RAMB36_Y0_RSTREGARSTREGL"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_RSTREGARSTREGU" name="RAMB36_X0Y0_RSTREGARSTREGU" output="BRAM.RAMB36_Y0_RSTREGARSTREGU"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_RSTREGBL" name="RAMB36_X0Y0_RSTREGBL" output="BRAM.RAMB36_Y0_RSTREGBL"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_RSTREGBU" name="RAMB36_X0Y0_RSTREGBU" output="BRAM.RAMB36_Y0_RSTREGBU"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_TSTBRAMRST" name="RAMB36_X0Y0_TSTBRAMRST" output="BRAM.RAMB36_Y0_TSTBRAMRST"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_TSTCNT" name="RAMB36_X0Y0_TSTCNT" output="BRAM.RAMB36_Y0_TSTCNT"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_TSTFLAGIN" name="RAMB36_X0Y0_TSTFLAGIN" output="BRAM.RAMB36_Y0_TSTFLAGIN"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_TSTIN" name="RAMB36_X0Y0_TSTIN" output="BRAM.RAMB36_Y0_TSTIN"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_TSTOFF" name="RAMB36_X0Y0_TSTOFF" output="BRAM.RAMB36_Y0_TSTOFF"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_TSTRDCNTOFF" name="RAMB36_X0Y0_TSTRDCNTOFF" output="BRAM.RAMB36_Y0_TSTRDCNTOFF"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_TSTRDOS" name="RAMB36_X0Y0_TSTRDOS" output="BRAM.RAMB36_Y0_TSTRDOS"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_TSTWRCNTOFF" name="RAMB36_X0Y0_TSTWRCNTOFF" output="BRAM.RAMB36_Y0_TSTWRCNTOFF"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_TSTWROS" name="RAMB36_X0Y0_TSTWROS" output="BRAM.RAMB36_Y0_TSTWROS"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_WEAL" name="RAMB36_X0Y0_WEAL" output="BRAM.RAMB36_Y0_WEAL"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_WEAU" name="RAMB36_X0Y0_WEAU" output="BRAM.RAMB36_Y0_WEAU"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_WEBWEL" name="RAMB36_X0Y0_WEBWEL" output="BRAM.RAMB36_Y0_WEBWEL"/>
          <direct input="BRAM_X0.RAMB36_X0Y0_WEBWEU" name="RAMB36_X0Y0_WEBWEU" output="BRAM.RAMB36_Y0_WEBWEU"/>
          <direct input="BRAM.RAMB18_Y0_ALMOSTEMPTY" name="RAMB18_X0Y0_ALMOSTEMPTY" output="BRAM_X0.RAMB18_X0Y0_ALMOSTEMPTY"/>
          <direct input="BRAM.RAMB18_Y0_ALMOSTFULL" name="RAMB18_X0Y0_ALMOSTFULL" output="BRAM_X0.RAMB18_X0Y0_ALMOSTFULL"/>
          <direct input="BRAM.RAMB18_Y0_DOP" name="RAMB18_X0Y0_DOP" output="BRAM_X0.RAMB18_X0Y0_DOP"/>
          <direct input="BRAM.RAMB18_Y0_DO" name="RAMB18_X0Y0_DO" output="BRAM_X0.RAMB18_X0Y0_DO"/>
          <direct input="BRAM.RAMB18_Y0_EMPTY" name="RAMB18_X0Y0_EMPTY" output="BRAM_X0.RAMB18_X0Y0_EMPTY"/>
          <direct input="BRAM.RAMB18_Y0_FULL" name="RAMB18_X0Y0_FULL" output="BRAM_X0.RAMB18_X0Y0_FULL"/>
          <direct input="BRAM.RAMB18_Y0_RDCOUNT" name="RAMB18_X0Y0_RDCOUNT" output="BRAM_X0.RAMB18_X0Y0_RDCOUNT"/>
          <direct input="BRAM.RAMB18_Y0_RDERR" name="RAMB18_X0Y0_RDERR" output="BRAM_X0.RAMB18_X0Y0_RDERR"/>
          <direct input="BRAM.RAMB18_Y0_WRCOUNT" name="RAMB18_X0Y0_WRCOUNT" output="BRAM_X0.RAMB18_X0Y0_WRCOUNT"/>
          <direct input="BRAM.RAMB18_Y0_WRERR" name="RAMB18_X0Y0_WRERR" output="BRAM_X0.RAMB18_X0Y0_WRERR"/>
          <direct input="BRAM.RAMB18_Y1_ALMOSTEMPTY" name="RAMB18_X0Y1_ALMOSTEMPTY" output="BRAM_X0.RAMB18_X0Y1_ALMOSTEMPTY"/>
          <direct input="BRAM.RAMB18_Y1_ALMOSTFULL" name="RAMB18_X0Y1_ALMOSTFULL" output="BRAM_X0.RAMB18_X0Y1_ALMOSTFULL"/>
          <direct input="BRAM.RAMB18_Y1_DOADO" name="RAMB18_X0Y1_DOADO" output="BRAM_X0.RAMB18_X0Y1_DOADO"/>
          <direct input="BRAM.RAMB18_Y1_DOBDO" name="RAMB18_X0Y1_DOBDO" output="BRAM_X0.RAMB18_X0Y1_DOBDO"/>
          <direct input="BRAM.RAMB18_Y1_DOPADOP" name="RAMB18_X0Y1_DOPADOP" output="BRAM_X0.RAMB18_X0Y1_DOPADOP"/>
          <direct input="BRAM.RAMB18_Y1_DOPBDOP" name="RAMB18_X0Y1_DOPBDOP" output="BRAM_X0.RAMB18_X0Y1_DOPBDOP"/>
          <direct input="BRAM.RAMB18_Y1_EMPTY" name="RAMB18_X0Y1_EMPTY" output="BRAM_X0.RAMB18_X0Y1_EMPTY"/>
          <direct input="BRAM.RAMB18_Y1_FULL" name="RAMB18_X0Y1_FULL" output="BRAM_X0.RAMB18_X0Y1_FULL"/>
          <direct input="BRAM.RAMB18_Y1_RDCOUNT" name="RAMB18_X0Y1_RDCOUNT" output="BRAM_X0.RAMB18_X0Y1_RDCOUNT"/>
          <direct input="BRAM.RAMB18_Y1_RDERR" name="RAMB18_X0Y1_RDERR" output="BRAM_X0.RAMB18_X0Y1_RDERR"/>
          <direct input="BRAM.RAMB18_Y1_WRCOUNT" name="RAMB18_X0Y1_WRCOUNT" output="BRAM_X0.RAMB18_X0Y1_WRCOUNT"/>
          <direct input="BRAM.RAMB18_Y1_WRERR" name="RAMB18_X0Y1_WRERR" output="BRAM_X0.RAMB18_X0Y1_WRERR"/>
          <direct input="BRAM.RAMB36_Y0_ALMOSTEMPTY" name="RAMB36_X0Y0_ALMOSTEMPTY" output="BRAM_X0.RAMB36_X0Y0_ALMOSTEMPTY"/>
          <direct input="BRAM.RAMB36_Y0_ALMOSTFULL" name="RAMB36_X0Y0_ALMOSTFULL" output="BRAM_X0.RAMB36_X0Y0_ALMOSTFULL"/>
          <direct input="BRAM.RAMB36_Y0_CASCADEOUTA" name="RAMB36_X0Y0_CASCADEOUTA" output="BRAM_X0.RAMB36_X0Y0_CASCADEOUTA"/>
          <direct input="BRAM.RAMB36_Y0_CASCADEOUTB" name="RAMB36_X0Y0_CASCADEOUTB" output="BRAM_X0.RAMB36_X0Y0_CASCADEOUTB"/>
          <direct input="BRAM.RAMB36_Y0_DBITERR" name="RAMB36_X0Y0_DBITERR" output="BRAM_X0.RAMB36_X0Y0_DBITERR"/>
          <direct input="BRAM.RAMB36_Y0_DOADO" name="RAMB36_X0Y0_DOADO" output="BRAM_X0.RAMB36_X0Y0_DOADO"/>
          <direct input="BRAM.RAMB36_Y0_DOBDO" name="RAMB36_X0Y0_DOBDO" output="BRAM_X0.RAMB36_X0Y0_DOBDO"/>
          <direct input="BRAM.RAMB36_Y0_DOPADOP" name="RAMB36_X0Y0_DOPADOP" output="BRAM_X0.RAMB36_X0Y0_DOPADOP"/>
          <direct input="BRAM.RAMB36_Y0_DOPBDOP" name="RAMB36_X0Y0_DOPBDOP" output="BRAM_X0.RAMB36_X0Y0_DOPBDOP"/>
          <direct input="BRAM.RAMB36_Y0_ECCPARITY" name="RAMB36_X0Y0_ECCPARITY" output="BRAM_X0.RAMB36_X0Y0_ECCPARITY"/>
          <direct input="BRAM.RAMB36_Y0_EMPTY" name="RAMB36_X0Y0_EMPTY" output="BRAM_X0.RAMB36_X0Y0_EMPTY"/>
          <direct input="BRAM.RAMB36_Y0_FULL" name="RAMB36_X0Y0_FULL" output="BRAM_X0.RAMB36_X0Y0_FULL"/>
          <direct input="BRAM.RAMB36_Y0_RDCOUNT" name="RAMB36_X0Y0_RDCOUNT" output="BRAM_X0.RAMB36_X0Y0_RDCOUNT"/>
          <direct input="BRAM.RAMB36_Y0_RDERR" name="RAMB36_X0Y0_RDERR" output="BRAM_X0.RAMB36_X0Y0_RDERR"/>
          <direct input="BRAM.RAMB36_Y0_SBITERR" name="RAMB36_X0Y0_SBITERR" output="BRAM_X0.RAMB36_X0Y0_SBITERR"/>
          <direct input="BRAM.RAMB36_Y0_TSTOUT" name="RAMB36_X0Y0_TSTOUT" output="BRAM_X0.RAMB36_X0Y0_TSTOUT"/>
          <direct input="BRAM.RAMB36_Y0_WRCOUNT" name="RAMB36_X0Y0_WRCOUNT" output="BRAM_X0.RAMB36_X0Y0_WRCOUNT"/>
          <direct input="BRAM.RAMB36_Y0_WRERR" name="RAMB36_X0Y0_WRERR" output="BRAM_X0.RAMB36_X0Y0_WRERR"/>
        </interconnect>
        <metadata>
          <meta name="type">block</meta>
          <meta name="subtype">ignore</meta>
        </metadata>
      </pb_type>
      <interconnect>
        <!-- Tile->Site -->
        <!-- Site->Tile -->
        <!-- Tile->Site -->
        <!-- Site->Tile -->
        <!-- Tile->Site -->
        <!-- Site->Tile -->
        <direct input="BRAM_X0.RAMB18_X0Y0_ALMOSTEMPTY" name="BRAM_X0.RAMB18_X0Y0_ALMOSTEMPTY_to_BLK-TL-BRAM_L.BRAM_FIFO18_ALMOSTEMPTY" output="BLK-TL-BRAM_L.BRAM_FIFO18_ALMOSTEMPTY"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_ALMOSTFULL" name="BRAM_X0.RAMB18_X0Y0_ALMOSTFULL_to_BLK-TL-BRAM_L.BRAM_FIFO18_ALMOSTFULL" output="BLK-TL-BRAM_L.BRAM_FIFO18_ALMOSTFULL"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[0]" name="BRAM_X0.RAMB18_X0Y0_DO[0]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOADO0" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO0"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[10]" name="BRAM_X0.RAMB18_X0Y0_DO[10]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOADO10" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO10"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[11]" name="BRAM_X0.RAMB18_X0Y0_DO[11]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOADO11" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO11"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[12]" name="BRAM_X0.RAMB18_X0Y0_DO[12]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOADO12" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO12"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[13]" name="BRAM_X0.RAMB18_X0Y0_DO[13]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOADO13" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO13"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[14]" name="BRAM_X0.RAMB18_X0Y0_DO[14]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOADO14" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO14"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[15]" name="BRAM_X0.RAMB18_X0Y0_DO[15]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOADO15" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO15"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[1]" name="BRAM_X0.RAMB18_X0Y0_DO[1]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOADO1" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO1"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[2]" name="BRAM_X0.RAMB18_X0Y0_DO[2]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOADO2" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO2"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[3]" name="BRAM_X0.RAMB18_X0Y0_DO[3]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOADO3" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO3"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[4]" name="BRAM_X0.RAMB18_X0Y0_DO[4]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOADO4" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO4"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[5]" name="BRAM_X0.RAMB18_X0Y0_DO[5]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOADO5" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO5"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[6]" name="BRAM_X0.RAMB18_X0Y0_DO[6]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOADO6" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO6"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[7]" name="BRAM_X0.RAMB18_X0Y0_DO[7]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOADO7" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO7"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[8]" name="BRAM_X0.RAMB18_X0Y0_DO[8]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOADO8" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO8"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[9]" name="BRAM_X0.RAMB18_X0Y0_DO[9]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOADO9" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOADO9"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[16]" name="BRAM_X0.RAMB18_X0Y0_DO[16]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO0" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO0"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[26]" name="BRAM_X0.RAMB18_X0Y0_DO[26]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO10" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO10"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[27]" name="BRAM_X0.RAMB18_X0Y0_DO[27]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO11" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO11"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[28]" name="BRAM_X0.RAMB18_X0Y0_DO[28]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO12" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO12"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[29]" name="BRAM_X0.RAMB18_X0Y0_DO[29]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO13" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO13"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[30]" name="BRAM_X0.RAMB18_X0Y0_DO[30]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO14" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO14"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[31]" name="BRAM_X0.RAMB18_X0Y0_DO[31]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO15" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO15"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[17]" name="BRAM_X0.RAMB18_X0Y0_DO[17]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO1" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO1"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[18]" name="BRAM_X0.RAMB18_X0Y0_DO[18]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO2" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO2"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[19]" name="BRAM_X0.RAMB18_X0Y0_DO[19]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO3" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO3"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[20]" name="BRAM_X0.RAMB18_X0Y0_DO[20]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO4" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO4"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[21]" name="BRAM_X0.RAMB18_X0Y0_DO[21]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO5" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO5"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[22]" name="BRAM_X0.RAMB18_X0Y0_DO[22]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO6" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO6"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[23]" name="BRAM_X0.RAMB18_X0Y0_DO[23]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO7" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO7"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[24]" name="BRAM_X0.RAMB18_X0Y0_DO[24]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO8" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO8"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DO[25]" name="BRAM_X0.RAMB18_X0Y0_DO[25]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO9" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOBDO9"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DOP[0]" name="BRAM_X0.RAMB18_X0Y0_DOP[0]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOPADOP0" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOPADOP0"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DOP[1]" name="BRAM_X0.RAMB18_X0Y0_DOP[1]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOPADOP1" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOPADOP1"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DOP[2]" name="BRAM_X0.RAMB18_X0Y0_DOP[2]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOPBDOP0" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOPBDOP0"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_DOP[3]" name="BRAM_X0.RAMB18_X0Y0_DOP[3]_to_BLK-TL-BRAM_L.BRAM_FIFO18_DOPBDOP1" output="BLK-TL-BRAM_L.BRAM_FIFO18_DOPBDOP1"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_EMPTY" name="BRAM_X0.RAMB18_X0Y0_EMPTY_to_BLK-TL-BRAM_L.BRAM_FIFO18_EMPTY" output="BLK-TL-BRAM_L.BRAM_FIFO18_EMPTY"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_FULL" name="BRAM_X0.RAMB18_X0Y0_FULL_to_BLK-TL-BRAM_L.BRAM_FIFO18_FULL" output="BLK-TL-BRAM_L.BRAM_FIFO18_FULL"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_RDCOUNT[0]" name="BRAM_X0.RAMB18_X0Y0_RDCOUNT[0]_to_BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT0" output="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT0"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_RDCOUNT[10]" name="BRAM_X0.RAMB18_X0Y0_RDCOUNT[10]_to_BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT10" output="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT10"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_RDCOUNT[11]" name="BRAM_X0.RAMB18_X0Y0_RDCOUNT[11]_to_BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT11" output="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT11"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_RDCOUNT[1]" name="BRAM_X0.RAMB18_X0Y0_RDCOUNT[1]_to_BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT1" output="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT1"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_RDCOUNT[2]" name="BRAM_X0.RAMB18_X0Y0_RDCOUNT[2]_to_BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT2" output="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT2"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_RDCOUNT[3]" name="BRAM_X0.RAMB18_X0Y0_RDCOUNT[3]_to_BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT3" output="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT3"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_RDCOUNT[4]" name="BRAM_X0.RAMB18_X0Y0_RDCOUNT[4]_to_BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT4" output="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT4"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_RDCOUNT[5]" name="BRAM_X0.RAMB18_X0Y0_RDCOUNT[5]_to_BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT5" output="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT5"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_RDCOUNT[6]" name="BRAM_X0.RAMB18_X0Y0_RDCOUNT[6]_to_BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT6" output="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT6"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_RDCOUNT[7]" name="BRAM_X0.RAMB18_X0Y0_RDCOUNT[7]_to_BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT7" output="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT7"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_RDCOUNT[8]" name="BRAM_X0.RAMB18_X0Y0_RDCOUNT[8]_to_BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT8" output="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT8"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_RDCOUNT[9]" name="BRAM_X0.RAMB18_X0Y0_RDCOUNT[9]_to_BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT9" output="BLK-TL-BRAM_L.BRAM_FIFO18_RDCOUNT9"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_RDERR" name="BRAM_X0.RAMB18_X0Y0_RDERR_to_BLK-TL-BRAM_L.BRAM_FIFO18_RDERR" output="BLK-TL-BRAM_L.BRAM_FIFO18_RDERR"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_WRCOUNT[0]" name="BRAM_X0.RAMB18_X0Y0_WRCOUNT[0]_to_BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT0" output="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT0"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_WRCOUNT[10]" name="BRAM_X0.RAMB18_X0Y0_WRCOUNT[10]_to_BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT10" output="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT10"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_WRCOUNT[11]" name="BRAM_X0.RAMB18_X0Y0_WRCOUNT[11]_to_BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT11" output="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT11"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_WRCOUNT[1]" name="BRAM_X0.RAMB18_X0Y0_WRCOUNT[1]_to_BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT1" output="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT1"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_WRCOUNT[2]" name="BRAM_X0.RAMB18_X0Y0_WRCOUNT[2]_to_BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT2" output="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT2"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_WRCOUNT[3]" name="BRAM_X0.RAMB18_X0Y0_WRCOUNT[3]_to_BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT3" output="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT3"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_WRCOUNT[4]" name="BRAM_X0.RAMB18_X0Y0_WRCOUNT[4]_to_BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT4" output="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT4"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_WRCOUNT[5]" name="BRAM_X0.RAMB18_X0Y0_WRCOUNT[5]_to_BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT5" output="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT5"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_WRCOUNT[6]" name="BRAM_X0.RAMB18_X0Y0_WRCOUNT[6]_to_BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT6" output="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT6"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_WRCOUNT[7]" name="BRAM_X0.RAMB18_X0Y0_WRCOUNT[7]_to_BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT7" output="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT7"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_WRCOUNT[8]" name="BRAM_X0.RAMB18_X0Y0_WRCOUNT[8]_to_BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT8" output="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT8"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_WRCOUNT[9]" name="BRAM_X0.RAMB18_X0Y0_WRCOUNT[9]_to_BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT9" output="BLK-TL-BRAM_L.BRAM_FIFO18_WRCOUNT9"/>
        <direct input="BRAM_X0.RAMB18_X0Y0_WRERR" name="BRAM_X0.RAMB18_X0Y0_WRERR_to_BLK-TL-BRAM_L.BRAM_FIFO18_WRERR" output="BLK-TL-BRAM_L.BRAM_FIFO18_WRERR"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_ALMOSTEMPTY" name="BRAM_X0.RAMB36_X0Y0_ALMOSTEMPTY_to_BLK-TL-BRAM_L.BRAM_FIFO36_ALMOSTEMPTY" output="BLK-TL-BRAM_L.BRAM_FIFO36_ALMOSTEMPTY"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_ALMOSTFULL" name="BRAM_X0.RAMB36_X0Y0_ALMOSTFULL_to_BLK-TL-BRAM_L.BRAM_FIFO36_ALMOSTFULL" output="BLK-TL-BRAM_L.BRAM_FIFO36_ALMOSTFULL"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_CASCADEOUTA" name="BRAM_X0.RAMB36_X0Y0_CASCADEOUTA_to_BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEOUTA" output="BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEOUTA"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_CASCADEOUTB" name="BRAM_X0.RAMB36_X0Y0_CASCADEOUTB_to_BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEOUTB" output="BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEOUTB"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DBITERR" name="BRAM_X0.RAMB36_X0Y0_DBITERR_to_BLK-TL-BRAM_L.BRAM_FIFO36_DBITERR" output="BLK-TL-BRAM_L.BRAM_FIFO36_DBITERR"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[0]" name="BRAM_X0.RAMB36_X0Y0_DOADO[0]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL0" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL0"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[20]" name="BRAM_X0.RAMB36_X0Y0_DOADO[20]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL10" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL10"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[22]" name="BRAM_X0.RAMB36_X0Y0_DOADO[22]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL11" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL11"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[24]" name="BRAM_X0.RAMB36_X0Y0_DOADO[24]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL12" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL12"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[26]" name="BRAM_X0.RAMB36_X0Y0_DOADO[26]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL13" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL13"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[28]" name="BRAM_X0.RAMB36_X0Y0_DOADO[28]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL14" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL14"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[30]" name="BRAM_X0.RAMB36_X0Y0_DOADO[30]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL15" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL15"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[2]" name="BRAM_X0.RAMB36_X0Y0_DOADO[2]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL1" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL1"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[4]" name="BRAM_X0.RAMB36_X0Y0_DOADO[4]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL2" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL2"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[6]" name="BRAM_X0.RAMB36_X0Y0_DOADO[6]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL3" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL3"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[8]" name="BRAM_X0.RAMB36_X0Y0_DOADO[8]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL4" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL4"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[10]" name="BRAM_X0.RAMB36_X0Y0_DOADO[10]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL5" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL5"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[12]" name="BRAM_X0.RAMB36_X0Y0_DOADO[12]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL6" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL6"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[14]" name="BRAM_X0.RAMB36_X0Y0_DOADO[14]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL7" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL7"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[16]" name="BRAM_X0.RAMB36_X0Y0_DOADO[16]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL8" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL8"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[18]" name="BRAM_X0.RAMB36_X0Y0_DOADO[18]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL9" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOL9"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[1]" name="BRAM_X0.RAMB36_X0Y0_DOADO[1]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU0" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU0"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[21]" name="BRAM_X0.RAMB36_X0Y0_DOADO[21]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU10" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU10"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[23]" name="BRAM_X0.RAMB36_X0Y0_DOADO[23]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU11" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU11"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[25]" name="BRAM_X0.RAMB36_X0Y0_DOADO[25]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU12" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU12"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[27]" name="BRAM_X0.RAMB36_X0Y0_DOADO[27]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU13" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU13"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[29]" name="BRAM_X0.RAMB36_X0Y0_DOADO[29]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU14" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU14"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[31]" name="BRAM_X0.RAMB36_X0Y0_DOADO[31]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU15" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU15"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[3]" name="BRAM_X0.RAMB36_X0Y0_DOADO[3]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU1" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU1"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[5]" name="BRAM_X0.RAMB36_X0Y0_DOADO[5]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU2" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU2"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[7]" name="BRAM_X0.RAMB36_X0Y0_DOADO[7]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU3" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU3"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[9]" name="BRAM_X0.RAMB36_X0Y0_DOADO[9]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU4" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU4"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[11]" name="BRAM_X0.RAMB36_X0Y0_DOADO[11]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU5" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU5"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[13]" name="BRAM_X0.RAMB36_X0Y0_DOADO[13]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU6" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU6"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[15]" name="BRAM_X0.RAMB36_X0Y0_DOADO[15]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU7" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU7"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[17]" name="BRAM_X0.RAMB36_X0Y0_DOADO[17]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU8" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU8"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOADO[19]" name="BRAM_X0.RAMB36_X0Y0_DOADO[19]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU9" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOADOU9"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[0]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[0]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL0" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL0"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[20]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[20]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL10" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL10"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[22]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[22]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL11" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL11"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[24]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[24]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL12" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL12"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[26]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[26]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL13" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL13"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[28]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[28]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL14" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL14"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[30]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[30]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL15" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL15"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[2]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[2]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL1" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL1"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[4]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[4]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL2" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL2"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[6]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[6]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL3" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL3"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[8]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[8]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL4" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL4"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[10]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[10]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL5" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL5"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[12]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[12]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL6" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL6"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[14]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[14]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL7" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL7"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[16]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[16]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL8" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL8"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[18]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[18]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL9" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOL9"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[1]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[1]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU0" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU0"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[21]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[21]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU10" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU10"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[23]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[23]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU11" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU11"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[25]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[25]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU12" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU12"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[27]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[27]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU13" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU13"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[29]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[29]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU14" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU14"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[31]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[31]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU15" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU15"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[3]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[3]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU1" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU1"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[5]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[5]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU2" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU2"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[7]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[7]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU3" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU3"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[9]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[9]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU4" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU4"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[11]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[11]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU5" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU5"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[13]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[13]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU6" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU6"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[15]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[15]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU7" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU7"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[17]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[17]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU8" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU8"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOBDO[19]" name="BRAM_X0.RAMB36_X0Y0_DOBDO[19]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU9" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOBDOU9"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOPADOP[0]" name="BRAM_X0.RAMB36_X0Y0_DOPADOP[0]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOPADOPL0" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOPADOPL0"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOPADOP[2]" name="BRAM_X0.RAMB36_X0Y0_DOPADOP[2]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOPADOPL1" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOPADOPL1"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOPADOP[1]" name="BRAM_X0.RAMB36_X0Y0_DOPADOP[1]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOPADOPU0" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOPADOPU0"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOPADOP[3]" name="BRAM_X0.RAMB36_X0Y0_DOPADOP[3]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOPADOPU1" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOPADOPU1"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOPBDOP[0]" name="BRAM_X0.RAMB36_X0Y0_DOPBDOP[0]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOPBDOPL0" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOPBDOPL0"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOPBDOP[2]" name="BRAM_X0.RAMB36_X0Y0_DOPBDOP[2]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOPBDOPL1" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOPBDOPL1"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOPBDOP[1]" name="BRAM_X0.RAMB36_X0Y0_DOPBDOP[1]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOPBDOPU0" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOPBDOPU0"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_DOPBDOP[3]" name="BRAM_X0.RAMB36_X0Y0_DOPBDOP[3]_to_BLK-TL-BRAM_L.BRAM_FIFO36_DOPBDOPU1" output="BLK-TL-BRAM_L.BRAM_FIFO36_DOPBDOPU1"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_ECCPARITY[0]" name="BRAM_X0.RAMB36_X0Y0_ECCPARITY[0]_to_BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY0" output="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY0"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_ECCPARITY[1]" name="BRAM_X0.RAMB36_X0Y0_ECCPARITY[1]_to_BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY1" output="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY1"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_ECCPARITY[2]" name="BRAM_X0.RAMB36_X0Y0_ECCPARITY[2]_to_BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY2" output="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY2"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_ECCPARITY[3]" name="BRAM_X0.RAMB36_X0Y0_ECCPARITY[3]_to_BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY3" output="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY3"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_ECCPARITY[4]" name="BRAM_X0.RAMB36_X0Y0_ECCPARITY[4]_to_BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY4" output="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY4"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_ECCPARITY[5]" name="BRAM_X0.RAMB36_X0Y0_ECCPARITY[5]_to_BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY5" output="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY5"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_ECCPARITY[6]" name="BRAM_X0.RAMB36_X0Y0_ECCPARITY[6]_to_BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY6" output="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY6"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_ECCPARITY[7]" name="BRAM_X0.RAMB36_X0Y0_ECCPARITY[7]_to_BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY7" output="BLK-TL-BRAM_L.BRAM_FIFO36_ECCPARITY7"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_EMPTY" name="BRAM_X0.RAMB36_X0Y0_EMPTY_to_BLK-TL-BRAM_L.BRAM_FIFO36_EMPTY" output="BLK-TL-BRAM_L.BRAM_FIFO36_EMPTY"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_FULL" name="BRAM_X0.RAMB36_X0Y0_FULL_to_BLK-TL-BRAM_L.BRAM_FIFO36_FULL" output="BLK-TL-BRAM_L.BRAM_FIFO36_FULL"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_RDCOUNT[0]" name="BRAM_X0.RAMB36_X0Y0_RDCOUNT[0]_to_BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT0" output="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT0"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_RDCOUNT[10]" name="BRAM_X0.RAMB36_X0Y0_RDCOUNT[10]_to_BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT10" output="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT10"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_RDCOUNT[11]" name="BRAM_X0.RAMB36_X0Y0_RDCOUNT[11]_to_BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT11" output="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT11"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_RDCOUNT[12]" name="BRAM_X0.RAMB36_X0Y0_RDCOUNT[12]_to_BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT12" output="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT12"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_RDCOUNT[1]" name="BRAM_X0.RAMB36_X0Y0_RDCOUNT[1]_to_BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT1" output="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT1"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_RDCOUNT[2]" name="BRAM_X0.RAMB36_X0Y0_RDCOUNT[2]_to_BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT2" output="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT2"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_RDCOUNT[3]" name="BRAM_X0.RAMB36_X0Y0_RDCOUNT[3]_to_BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT3" output="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT3"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_RDCOUNT[4]" name="BRAM_X0.RAMB36_X0Y0_RDCOUNT[4]_to_BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT4" output="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT4"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_RDCOUNT[5]" name="BRAM_X0.RAMB36_X0Y0_RDCOUNT[5]_to_BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT5" output="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT5"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_RDCOUNT[6]" name="BRAM_X0.RAMB36_X0Y0_RDCOUNT[6]_to_BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT6" output="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT6"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_RDCOUNT[7]" name="BRAM_X0.RAMB36_X0Y0_RDCOUNT[7]_to_BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT7" output="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT7"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_RDCOUNT[8]" name="BRAM_X0.RAMB36_X0Y0_RDCOUNT[8]_to_BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT8" output="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT8"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_RDCOUNT[9]" name="BRAM_X0.RAMB36_X0Y0_RDCOUNT[9]_to_BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT9" output="BLK-TL-BRAM_L.BRAM_FIFO36_RDCOUNT9"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_RDERR" name="BRAM_X0.RAMB36_X0Y0_RDERR_to_BLK-TL-BRAM_L.BRAM_FIFO36_RDERR" output="BLK-TL-BRAM_L.BRAM_FIFO36_RDERR"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_SBITERR" name="BRAM_X0.RAMB36_X0Y0_SBITERR_to_BLK-TL-BRAM_L.BRAM_FIFO36_SBITERR" output="BLK-TL-BRAM_L.BRAM_FIFO36_SBITERR"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_TSTOUT[0]" name="BRAM_X0.RAMB36_X0Y0_TSTOUT[0]_to_BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT0" output="BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT0"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_TSTOUT[1]" name="BRAM_X0.RAMB36_X0Y0_TSTOUT[1]_to_BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT1" output="BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT1"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_TSTOUT[2]" name="BRAM_X0.RAMB36_X0Y0_TSTOUT[2]_to_BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT2" output="BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT2"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_TSTOUT[3]" name="BRAM_X0.RAMB36_X0Y0_TSTOUT[3]_to_BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT3" output="BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT3"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_TSTOUT[4]" name="BRAM_X0.RAMB36_X0Y0_TSTOUT[4]_to_BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT4" output="BLK-TL-BRAM_L.BRAM_FIFO36_TSTOUT4"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_WRCOUNT[0]" name="BRAM_X0.RAMB36_X0Y0_WRCOUNT[0]_to_BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT0" output="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT0"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_WRCOUNT[10]" name="BRAM_X0.RAMB36_X0Y0_WRCOUNT[10]_to_BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT10" output="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT10"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_WRCOUNT[11]" name="BRAM_X0.RAMB36_X0Y0_WRCOUNT[11]_to_BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT11" output="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT11"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_WRCOUNT[12]" name="BRAM_X0.RAMB36_X0Y0_WRCOUNT[12]_to_BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT12" output="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT12"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_WRCOUNT[1]" name="BRAM_X0.RAMB36_X0Y0_WRCOUNT[1]_to_BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT1" output="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT1"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_WRCOUNT[2]" name="BRAM_X0.RAMB36_X0Y0_WRCOUNT[2]_to_BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT2" output="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT2"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_WRCOUNT[3]" name="BRAM_X0.RAMB36_X0Y0_WRCOUNT[3]_to_BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT3" output="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT3"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_WRCOUNT[4]" name="BRAM_X0.RAMB36_X0Y0_WRCOUNT[4]_to_BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT4" output="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT4"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_WRCOUNT[5]" name="BRAM_X0.RAMB36_X0Y0_WRCOUNT[5]_to_BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT5" output="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT5"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_WRCOUNT[6]" name="BRAM_X0.RAMB36_X0Y0_WRCOUNT[6]_to_BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT6" output="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT6"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_WRCOUNT[7]" name="BRAM_X0.RAMB36_X0Y0_WRCOUNT[7]_to_BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT7" output="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT7"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_WRCOUNT[8]" name="BRAM_X0.RAMB36_X0Y0_WRCOUNT[8]_to_BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT8" output="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT8"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_WRCOUNT[9]" name="BRAM_X0.RAMB36_X0Y0_WRCOUNT[9]_to_BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT9" output="BLK-TL-BRAM_L.BRAM_FIFO36_WRCOUNT9"/>
        <direct input="BRAM_X0.RAMB36_X0Y0_WRERR" name="BRAM_X0.RAMB36_X0Y0_WRERR_to_BLK-TL-BRAM_L.BRAM_FIFO36_WRERR" output="BLK-TL-BRAM_L.BRAM_FIFO36_WRERR"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_ALMOSTEMPTY" name="BRAM_X0.RAMB18_X0Y1_ALMOSTEMPTY_to_BLK-TL-BRAM_L.BRAM_RAMB18_ALMOSTEMPTY" output="BLK-TL-BRAM_L.BRAM_RAMB18_ALMOSTEMPTY"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_ALMOSTFULL" name="BRAM_X0.RAMB18_X0Y1_ALMOSTFULL_to_BLK-TL-BRAM_L.BRAM_RAMB18_ALMOSTFULL" output="BLK-TL-BRAM_L.BRAM_RAMB18_ALMOSTFULL"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOADO[0]" name="BRAM_X0.RAMB18_X0Y1_DOADO[0]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOADO0" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO0"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOADO[10]" name="BRAM_X0.RAMB18_X0Y1_DOADO[10]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOADO10" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO10"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOADO[11]" name="BRAM_X0.RAMB18_X0Y1_DOADO[11]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOADO11" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO11"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOADO[12]" name="BRAM_X0.RAMB18_X0Y1_DOADO[12]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOADO12" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO12"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOADO[13]" name="BRAM_X0.RAMB18_X0Y1_DOADO[13]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOADO13" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO13"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOADO[14]" name="BRAM_X0.RAMB18_X0Y1_DOADO[14]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOADO14" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO14"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOADO[15]" name="BRAM_X0.RAMB18_X0Y1_DOADO[15]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOADO15" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO15"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOADO[1]" name="BRAM_X0.RAMB18_X0Y1_DOADO[1]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOADO1" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO1"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOADO[2]" name="BRAM_X0.RAMB18_X0Y1_DOADO[2]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOADO2" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO2"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOADO[3]" name="BRAM_X0.RAMB18_X0Y1_DOADO[3]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOADO3" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO3"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOADO[4]" name="BRAM_X0.RAMB18_X0Y1_DOADO[4]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOADO4" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO4"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOADO[5]" name="BRAM_X0.RAMB18_X0Y1_DOADO[5]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOADO5" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO5"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOADO[6]" name="BRAM_X0.RAMB18_X0Y1_DOADO[6]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOADO6" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO6"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOADO[7]" name="BRAM_X0.RAMB18_X0Y1_DOADO[7]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOADO7" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO7"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOADO[8]" name="BRAM_X0.RAMB18_X0Y1_DOADO[8]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOADO8" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO8"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOADO[9]" name="BRAM_X0.RAMB18_X0Y1_DOADO[9]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOADO9" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOADO9"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOBDO[0]" name="BRAM_X0.RAMB18_X0Y1_DOBDO[0]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO0" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO0"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOBDO[10]" name="BRAM_X0.RAMB18_X0Y1_DOBDO[10]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO10" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO10"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOBDO[11]" name="BRAM_X0.RAMB18_X0Y1_DOBDO[11]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO11" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO11"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOBDO[12]" name="BRAM_X0.RAMB18_X0Y1_DOBDO[12]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO12" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO12"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOBDO[13]" name="BRAM_X0.RAMB18_X0Y1_DOBDO[13]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO13" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO13"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOBDO[14]" name="BRAM_X0.RAMB18_X0Y1_DOBDO[14]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO14" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO14"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOBDO[15]" name="BRAM_X0.RAMB18_X0Y1_DOBDO[15]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO15" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO15"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOBDO[1]" name="BRAM_X0.RAMB18_X0Y1_DOBDO[1]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO1" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO1"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOBDO[2]" name="BRAM_X0.RAMB18_X0Y1_DOBDO[2]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO2" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO2"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOBDO[3]" name="BRAM_X0.RAMB18_X0Y1_DOBDO[3]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO3" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO3"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOBDO[4]" name="BRAM_X0.RAMB18_X0Y1_DOBDO[4]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO4" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO4"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOBDO[5]" name="BRAM_X0.RAMB18_X0Y1_DOBDO[5]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO5" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO5"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOBDO[6]" name="BRAM_X0.RAMB18_X0Y1_DOBDO[6]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO6" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO6"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOBDO[7]" name="BRAM_X0.RAMB18_X0Y1_DOBDO[7]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO7" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO7"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOBDO[8]" name="BRAM_X0.RAMB18_X0Y1_DOBDO[8]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO8" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO8"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOBDO[9]" name="BRAM_X0.RAMB18_X0Y1_DOBDO[9]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO9" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOBDO9"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOPADOP[0]" name="BRAM_X0.RAMB18_X0Y1_DOPADOP[0]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOPADOP0" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOPADOP0"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOPADOP[1]" name="BRAM_X0.RAMB18_X0Y1_DOPADOP[1]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOPADOP1" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOPADOP1"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOPBDOP[0]" name="BRAM_X0.RAMB18_X0Y1_DOPBDOP[0]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOPBDOP0" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOPBDOP0"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_DOPBDOP[1]" name="BRAM_X0.RAMB18_X0Y1_DOPBDOP[1]_to_BLK-TL-BRAM_L.BRAM_RAMB18_DOPBDOP1" output="BLK-TL-BRAM_L.BRAM_RAMB18_DOPBDOP1"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_EMPTY" name="BRAM_X0.RAMB18_X0Y1_EMPTY_to_BLK-TL-BRAM_L.BRAM_RAMB18_EMPTY" output="BLK-TL-BRAM_L.BRAM_RAMB18_EMPTY"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_FULL" name="BRAM_X0.RAMB18_X0Y1_FULL_to_BLK-TL-BRAM_L.BRAM_RAMB18_FULL" output="BLK-TL-BRAM_L.BRAM_RAMB18_FULL"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_RDCOUNT[0]" name="BRAM_X0.RAMB18_X0Y1_RDCOUNT[0]_to_BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT0" output="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT0"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_RDCOUNT[10]" name="BRAM_X0.RAMB18_X0Y1_RDCOUNT[10]_to_BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT10" output="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT10"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_RDCOUNT[11]" name="BRAM_X0.RAMB18_X0Y1_RDCOUNT[11]_to_BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT11" output="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT11"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_RDCOUNT[1]" name="BRAM_X0.RAMB18_X0Y1_RDCOUNT[1]_to_BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT1" output="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT1"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_RDCOUNT[2]" name="BRAM_X0.RAMB18_X0Y1_RDCOUNT[2]_to_BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT2" output="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT2"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_RDCOUNT[3]" name="BRAM_X0.RAMB18_X0Y1_RDCOUNT[3]_to_BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT3" output="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT3"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_RDCOUNT[4]" name="BRAM_X0.RAMB18_X0Y1_RDCOUNT[4]_to_BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT4" output="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT4"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_RDCOUNT[5]" name="BRAM_X0.RAMB18_X0Y1_RDCOUNT[5]_to_BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT5" output="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT5"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_RDCOUNT[6]" name="BRAM_X0.RAMB18_X0Y1_RDCOUNT[6]_to_BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT6" output="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT6"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_RDCOUNT[7]" name="BRAM_X0.RAMB18_X0Y1_RDCOUNT[7]_to_BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT7" output="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT7"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_RDCOUNT[8]" name="BRAM_X0.RAMB18_X0Y1_RDCOUNT[8]_to_BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT8" output="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT8"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_RDCOUNT[9]" name="BRAM_X0.RAMB18_X0Y1_RDCOUNT[9]_to_BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT9" output="BLK-TL-BRAM_L.BRAM_RAMB18_RDCOUNT9"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_RDERR" name="BRAM_X0.RAMB18_X0Y1_RDERR_to_BLK-TL-BRAM_L.BRAM_RAMB18_RDERR" output="BLK-TL-BRAM_L.BRAM_RAMB18_RDERR"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_WRCOUNT[0]" name="BRAM_X0.RAMB18_X0Y1_WRCOUNT[0]_to_BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT0" output="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT0"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_WRCOUNT[10]" name="BRAM_X0.RAMB18_X0Y1_WRCOUNT[10]_to_BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT10" output="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT10"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_WRCOUNT[11]" name="BRAM_X0.RAMB18_X0Y1_WRCOUNT[11]_to_BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT11" output="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT11"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_WRCOUNT[1]" name="BRAM_X0.RAMB18_X0Y1_WRCOUNT[1]_to_BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT1" output="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT1"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_WRCOUNT[2]" name="BRAM_X0.RAMB18_X0Y1_WRCOUNT[2]_to_BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT2" output="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT2"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_WRCOUNT[3]" name="BRAM_X0.RAMB18_X0Y1_WRCOUNT[3]_to_BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT3" output="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT3"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_WRCOUNT[4]" name="BRAM_X0.RAMB18_X0Y1_WRCOUNT[4]_to_BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT4" output="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT4"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_WRCOUNT[5]" name="BRAM_X0.RAMB18_X0Y1_WRCOUNT[5]_to_BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT5" output="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT5"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_WRCOUNT[6]" name="BRAM_X0.RAMB18_X0Y1_WRCOUNT[6]_to_BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT6" output="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT6"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_WRCOUNT[7]" name="BRAM_X0.RAMB18_X0Y1_WRCOUNT[7]_to_BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT7" output="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT7"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_WRCOUNT[8]" name="BRAM_X0.RAMB18_X0Y1_WRCOUNT[8]_to_BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT8" output="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT8"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_WRCOUNT[9]" name="BRAM_X0.RAMB18_X0Y1_WRCOUNT[9]_to_BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT9" output="BLK-TL-BRAM_L.BRAM_RAMB18_WRCOUNT9"/>
        <direct input="BRAM_X0.RAMB18_X0Y1_WRERR" name="BRAM_X0.RAMB18_X0Y1_WRERR_to_BLK-TL-BRAM_L.BRAM_RAMB18_WRERR" output="BLK-TL-BRAM_L.BRAM_RAMB18_WRERR"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR0" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR0_to_BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[0]" output="BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR10" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR10_to_BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[10]" output="BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[10]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR11" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR11_to_BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[11]" output="BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[11]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR12" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR12_to_BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[12]" output="BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[12]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR13" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR13_to_BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[13]" output="BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[13]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR1" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR1_to_BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[1]" output="BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR2" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR2_to_BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[2]" output="BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR3" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR3_to_BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[3]" output="BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR4" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR4_to_BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[4]" output="BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR5" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR5_to_BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[5]" output="BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[5]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR6" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR6_to_BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[6]" output="BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[6]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR7" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR7_to_BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[7]" output="BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[7]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR8" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR8_to_BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[8]" output="BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[8]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR9" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRARDADDR9_to_BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[9]" output="BRAM_X0.RAMB18_X0Y0_ADDRARDADDR[9]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRATIEHIGH0" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRATIEHIGH0_to_BRAM_X0.RAMB18_X0Y0_ADDRATIEHIGH[0]" output="BRAM_X0.RAMB18_X0Y0_ADDRATIEHIGH[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRATIEHIGH1" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRATIEHIGH1_to_BRAM_X0.RAMB18_X0Y0_ADDRATIEHIGH[1]" output="BRAM_X0.RAMB18_X0Y0_ADDRATIEHIGH[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBTIEHIGH0" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBTIEHIGH0_to_BRAM_X0.RAMB18_X0Y0_ADDRBTIEHIGH[0]" output="BRAM_X0.RAMB18_X0Y0_ADDRBTIEHIGH[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBTIEHIGH1" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBTIEHIGH1_to_BRAM_X0.RAMB18_X0Y0_ADDRBTIEHIGH[1]" output="BRAM_X0.RAMB18_X0Y0_ADDRBTIEHIGH[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR0" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR0_to_BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[0]" output="BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR10" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR10_to_BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[10]" output="BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[10]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR11" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR11_to_BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[11]" output="BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[11]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR12" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR12_to_BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[12]" output="BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[12]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR13" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR13_to_BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[13]" output="BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[13]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR1" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR1_to_BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[1]" output="BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR2" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR2_to_BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[2]" output="BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR3" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR3_to_BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[3]" output="BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR4" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR4_to_BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[4]" output="BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR5" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR5_to_BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[5]" output="BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[5]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR6" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR6_to_BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[6]" output="BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[6]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR7" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR7_to_BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[7]" output="BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[7]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR8" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR8_to_BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[8]" output="BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[8]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR9" name="BLK-TL-BRAM_L.BRAM_FIFO18_ADDRBWRADDR9_to_BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[9]" output="BRAM_X0.RAMB18_X0Y0_ADDRBWRADDR[9]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI0" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI0_to_BRAM_X0.RAMB18_X0Y0_DIADI[0]" output="BRAM_X0.RAMB18_X0Y0_DIADI[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI10" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI10_to_BRAM_X0.RAMB18_X0Y0_DIADI[10]" output="BRAM_X0.RAMB18_X0Y0_DIADI[10]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI11" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI11_to_BRAM_X0.RAMB18_X0Y0_DIADI[11]" output="BRAM_X0.RAMB18_X0Y0_DIADI[11]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI12" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI12_to_BRAM_X0.RAMB18_X0Y0_DIADI[12]" output="BRAM_X0.RAMB18_X0Y0_DIADI[12]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI13" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI13_to_BRAM_X0.RAMB18_X0Y0_DIADI[13]" output="BRAM_X0.RAMB18_X0Y0_DIADI[13]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI14" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI14_to_BRAM_X0.RAMB18_X0Y0_DIADI[14]" output="BRAM_X0.RAMB18_X0Y0_DIADI[14]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI15" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI15_to_BRAM_X0.RAMB18_X0Y0_DIADI[15]" output="BRAM_X0.RAMB18_X0Y0_DIADI[15]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI1" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI1_to_BRAM_X0.RAMB18_X0Y0_DIADI[1]" output="BRAM_X0.RAMB18_X0Y0_DIADI[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI2" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI2_to_BRAM_X0.RAMB18_X0Y0_DIADI[2]" output="BRAM_X0.RAMB18_X0Y0_DIADI[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI3" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI3_to_BRAM_X0.RAMB18_X0Y0_DIADI[3]" output="BRAM_X0.RAMB18_X0Y0_DIADI[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI4" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI4_to_BRAM_X0.RAMB18_X0Y0_DIADI[4]" output="BRAM_X0.RAMB18_X0Y0_DIADI[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI5" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI5_to_BRAM_X0.RAMB18_X0Y0_DIADI[5]" output="BRAM_X0.RAMB18_X0Y0_DIADI[5]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI6" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI6_to_BRAM_X0.RAMB18_X0Y0_DIADI[6]" output="BRAM_X0.RAMB18_X0Y0_DIADI[6]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI7" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI7_to_BRAM_X0.RAMB18_X0Y0_DIADI[7]" output="BRAM_X0.RAMB18_X0Y0_DIADI[7]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI8" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI8_to_BRAM_X0.RAMB18_X0Y0_DIADI[8]" output="BRAM_X0.RAMB18_X0Y0_DIADI[8]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI9" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIADI9_to_BRAM_X0.RAMB18_X0Y0_DIADI[9]" output="BRAM_X0.RAMB18_X0Y0_DIADI[9]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI0" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI0_to_BRAM_X0.RAMB18_X0Y0_DIBDI[0]" output="BRAM_X0.RAMB18_X0Y0_DIBDI[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI10" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI10_to_BRAM_X0.RAMB18_X0Y0_DIBDI[10]" output="BRAM_X0.RAMB18_X0Y0_DIBDI[10]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI11" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI11_to_BRAM_X0.RAMB18_X0Y0_DIBDI[11]" output="BRAM_X0.RAMB18_X0Y0_DIBDI[11]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI12" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI12_to_BRAM_X0.RAMB18_X0Y0_DIBDI[12]" output="BRAM_X0.RAMB18_X0Y0_DIBDI[12]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI13" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI13_to_BRAM_X0.RAMB18_X0Y0_DIBDI[13]" output="BRAM_X0.RAMB18_X0Y0_DIBDI[13]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI14" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI14_to_BRAM_X0.RAMB18_X0Y0_DIBDI[14]" output="BRAM_X0.RAMB18_X0Y0_DIBDI[14]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI15" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI15_to_BRAM_X0.RAMB18_X0Y0_DIBDI[15]" output="BRAM_X0.RAMB18_X0Y0_DIBDI[15]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI1" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI1_to_BRAM_X0.RAMB18_X0Y0_DIBDI[1]" output="BRAM_X0.RAMB18_X0Y0_DIBDI[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI2" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI2_to_BRAM_X0.RAMB18_X0Y0_DIBDI[2]" output="BRAM_X0.RAMB18_X0Y0_DIBDI[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI3" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI3_to_BRAM_X0.RAMB18_X0Y0_DIBDI[3]" output="BRAM_X0.RAMB18_X0Y0_DIBDI[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI4" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI4_to_BRAM_X0.RAMB18_X0Y0_DIBDI[4]" output="BRAM_X0.RAMB18_X0Y0_DIBDI[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI5" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI5_to_BRAM_X0.RAMB18_X0Y0_DIBDI[5]" output="BRAM_X0.RAMB18_X0Y0_DIBDI[5]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI6" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI6_to_BRAM_X0.RAMB18_X0Y0_DIBDI[6]" output="BRAM_X0.RAMB18_X0Y0_DIBDI[6]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI7" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI7_to_BRAM_X0.RAMB18_X0Y0_DIBDI[7]" output="BRAM_X0.RAMB18_X0Y0_DIBDI[7]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI8" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI8_to_BRAM_X0.RAMB18_X0Y0_DIBDI[8]" output="BRAM_X0.RAMB18_X0Y0_DIBDI[8]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI9" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIBDI9_to_BRAM_X0.RAMB18_X0Y0_DIBDI[9]" output="BRAM_X0.RAMB18_X0Y0_DIBDI[9]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIPADIP0" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIPADIP0_to_BRAM_X0.RAMB18_X0Y0_DIPADIP[0]" output="BRAM_X0.RAMB18_X0Y0_DIPADIP[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIPADIP1" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIPADIP1_to_BRAM_X0.RAMB18_X0Y0_DIPADIP[1]" output="BRAM_X0.RAMB18_X0Y0_DIPADIP[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIPBDIP0" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIPBDIP0_to_BRAM_X0.RAMB18_X0Y0_DIPBDIP[0]" output="BRAM_X0.RAMB18_X0Y0_DIPBDIP[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_DIPBDIP1" name="BLK-TL-BRAM_L.BRAM_FIFO18_DIPBDIP1_to_BRAM_X0.RAMB18_X0Y0_DIPBDIP[1]" output="BRAM_X0.RAMB18_X0Y0_DIPBDIP[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_CLKARDCLK" name="BLK-TL-BRAM_L.BRAM_FIFO18_CLKARDCLK_to_BRAM_X0.RAMB18_X0Y0_RDCLK" output="BRAM_X0.RAMB18_X0Y0_RDCLK"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ENARDEN" name="BLK-TL-BRAM_L.BRAM_FIFO18_ENARDEN_to_BRAM_X0.RAMB18_X0Y0_RDEN" output="BRAM_X0.RAMB18_X0Y0_RDEN"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_REGCLKARDRCLK" name="BLK-TL-BRAM_L.BRAM_FIFO18_REGCLKARDRCLK_to_BRAM_X0.RAMB18_X0Y0_RDRCLK" output="BRAM_X0.RAMB18_X0Y0_RDRCLK"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_REGCEB" name="BLK-TL-BRAM_L.BRAM_FIFO18_REGCEB_to_BRAM_X0.RAMB18_X0Y0_REGCEB" output="BRAM_X0.RAMB18_X0Y0_REGCEB"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_REGCEAREGCE" name="BLK-TL-BRAM_L.BRAM_FIFO18_REGCEAREGCE_to_BRAM_X0.RAMB18_X0Y0_REGCE" output="BRAM_X0.RAMB18_X0Y0_REGCE"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_REGCLKB" name="BLK-TL-BRAM_L.BRAM_FIFO18_REGCLKB_to_BRAM_X0.RAMB18_X0Y0_REGCLKB" output="BRAM_X0.RAMB18_X0Y0_REGCLKB"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_RSTRAMB" name="BLK-TL-BRAM_L.BRAM_FIFO18_RSTRAMB_to_BRAM_X0.RAMB18_X0Y0_RSTRAMB" output="BRAM_X0.RAMB18_X0Y0_RSTRAMB"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_RSTREGB" name="BLK-TL-BRAM_L.BRAM_FIFO18_RSTREGB_to_BRAM_X0.RAMB18_X0Y0_RSTREGB" output="BRAM_X0.RAMB18_X0Y0_RSTREGB"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_RSTREGARSTREG" name="BLK-TL-BRAM_L.BRAM_FIFO18_RSTREGARSTREG_to_BRAM_X0.RAMB18_X0Y0_RSTREG" output="BRAM_X0.RAMB18_X0Y0_RSTREG"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_RSTRAMARSTRAM" name="BLK-TL-BRAM_L.BRAM_FIFO18_RSTRAMARSTRAM_to_BRAM_X0.RAMB18_X0Y0_RST" output="BRAM_X0.RAMB18_X0Y0_RST"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_WEA0" name="BLK-TL-BRAM_L.BRAM_FIFO18_WEA0_to_BRAM_X0.RAMB18_X0Y0_WEA[0]" output="BRAM_X0.RAMB18_X0Y0_WEA[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_WEA1" name="BLK-TL-BRAM_L.BRAM_FIFO18_WEA1_to_BRAM_X0.RAMB18_X0Y0_WEA[1]" output="BRAM_X0.RAMB18_X0Y0_WEA[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_WEA2" name="BLK-TL-BRAM_L.BRAM_FIFO18_WEA2_to_BRAM_X0.RAMB18_X0Y0_WEA[2]" output="BRAM_X0.RAMB18_X0Y0_WEA[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_WEA3" name="BLK-TL-BRAM_L.BRAM_FIFO18_WEA3_to_BRAM_X0.RAMB18_X0Y0_WEA[3]" output="BRAM_X0.RAMB18_X0Y0_WEA[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE0" name="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE0_to_BRAM_X0.RAMB18_X0Y0_WEBWE[0]" output="BRAM_X0.RAMB18_X0Y0_WEBWE[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE1" name="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE1_to_BRAM_X0.RAMB18_X0Y0_WEBWE[1]" output="BRAM_X0.RAMB18_X0Y0_WEBWE[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE2" name="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE2_to_BRAM_X0.RAMB18_X0Y0_WEBWE[2]" output="BRAM_X0.RAMB18_X0Y0_WEBWE[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE3" name="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE3_to_BRAM_X0.RAMB18_X0Y0_WEBWE[3]" output="BRAM_X0.RAMB18_X0Y0_WEBWE[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE4" name="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE4_to_BRAM_X0.RAMB18_X0Y0_WEBWE[4]" output="BRAM_X0.RAMB18_X0Y0_WEBWE[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE5" name="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE5_to_BRAM_X0.RAMB18_X0Y0_WEBWE[5]" output="BRAM_X0.RAMB18_X0Y0_WEBWE[5]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE6" name="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE6_to_BRAM_X0.RAMB18_X0Y0_WEBWE[6]" output="BRAM_X0.RAMB18_X0Y0_WEBWE[6]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE7" name="BLK-TL-BRAM_L.BRAM_FIFO18_WEBWE7_to_BRAM_X0.RAMB18_X0Y0_WEBWE[7]" output="BRAM_X0.RAMB18_X0Y0_WEBWE[7]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_CLKBWRCLK" name="BLK-TL-BRAM_L.BRAM_FIFO18_CLKBWRCLK_to_BRAM_X0.RAMB18_X0Y0_WRCLK" output="BRAM_X0.RAMB18_X0Y0_WRCLK"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO18_ENBWREN" name="BLK-TL-BRAM_L.BRAM_FIFO18_ENBWREN_to_BRAM_X0.RAMB18_X0Y0_WREN" output="BRAM_X0.RAMB18_X0Y0_WREN"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR0" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR0_to_BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[0]" output="BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR10" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR10_to_BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[10]" output="BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[10]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR11" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR11_to_BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[11]" output="BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[11]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR12" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR12_to_BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[12]" output="BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[12]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR13" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR13_to_BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[13]" output="BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[13]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR1" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR1_to_BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[1]" output="BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR2" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR2_to_BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[2]" output="BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR3" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR3_to_BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[3]" output="BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR4" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR4_to_BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[4]" output="BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR5" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR5_to_BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[5]" output="BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[5]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR6" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR6_to_BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[6]" output="BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[6]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR7" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR7_to_BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[7]" output="BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[7]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR8" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR8_to_BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[8]" output="BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[8]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR9" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRARDADDR9_to_BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[9]" output="BRAM_X0.RAMB18_X0Y1_ADDRARDADDR[9]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRATIEHIGH0" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRATIEHIGH0_to_BRAM_X0.RAMB18_X0Y1_ADDRATIEHIGH[0]" output="BRAM_X0.RAMB18_X0Y1_ADDRATIEHIGH[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRATIEHIGH1" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRATIEHIGH1_to_BRAM_X0.RAMB18_X0Y1_ADDRATIEHIGH[1]" output="BRAM_X0.RAMB18_X0Y1_ADDRATIEHIGH[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBTIEHIGH0" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBTIEHIGH0_to_BRAM_X0.RAMB18_X0Y1_ADDRBTIEHIGH[0]" output="BRAM_X0.RAMB18_X0Y1_ADDRBTIEHIGH[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBTIEHIGH1" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBTIEHIGH1_to_BRAM_X0.RAMB18_X0Y1_ADDRBTIEHIGH[1]" output="BRAM_X0.RAMB18_X0Y1_ADDRBTIEHIGH[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR0" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR0_to_BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[0]" output="BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR10" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR10_to_BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[10]" output="BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[10]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR11" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR11_to_BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[11]" output="BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[11]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR12" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR12_to_BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[12]" output="BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[12]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR13" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR13_to_BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[13]" output="BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[13]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR1" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR1_to_BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[1]" output="BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR2" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR2_to_BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[2]" output="BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR3" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR3_to_BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[3]" output="BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR4" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR4_to_BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[4]" output="BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR5" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR5_to_BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[5]" output="BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[5]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR6" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR6_to_BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[6]" output="BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[6]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR7" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR7_to_BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[7]" output="BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[7]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR8" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR8_to_BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[8]" output="BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[8]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR9" name="BLK-TL-BRAM_L.BRAM_RAMB18_ADDRBWRADDR9_to_BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[9]" output="BRAM_X0.RAMB18_X0Y1_ADDRBWRADDR[9]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_CLKARDCLK" name="BLK-TL-BRAM_L.BRAM_RAMB18_CLKARDCLK_to_BRAM_X0.RAMB18_X0Y1_CLKARDCLK" output="BRAM_X0.RAMB18_X0Y1_CLKARDCLK"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_CLKBWRCLK" name="BLK-TL-BRAM_L.BRAM_RAMB18_CLKBWRCLK_to_BRAM_X0.RAMB18_X0Y1_CLKBWRCLK" output="BRAM_X0.RAMB18_X0Y1_CLKBWRCLK"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI0" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI0_to_BRAM_X0.RAMB18_X0Y1_DIADI[0]" output="BRAM_X0.RAMB18_X0Y1_DIADI[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI10" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI10_to_BRAM_X0.RAMB18_X0Y1_DIADI[10]" output="BRAM_X0.RAMB18_X0Y1_DIADI[10]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI11" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI11_to_BRAM_X0.RAMB18_X0Y1_DIADI[11]" output="BRAM_X0.RAMB18_X0Y1_DIADI[11]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI12" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI12_to_BRAM_X0.RAMB18_X0Y1_DIADI[12]" output="BRAM_X0.RAMB18_X0Y1_DIADI[12]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI13" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI13_to_BRAM_X0.RAMB18_X0Y1_DIADI[13]" output="BRAM_X0.RAMB18_X0Y1_DIADI[13]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI14" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI14_to_BRAM_X0.RAMB18_X0Y1_DIADI[14]" output="BRAM_X0.RAMB18_X0Y1_DIADI[14]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI15" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI15_to_BRAM_X0.RAMB18_X0Y1_DIADI[15]" output="BRAM_X0.RAMB18_X0Y1_DIADI[15]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI1" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI1_to_BRAM_X0.RAMB18_X0Y1_DIADI[1]" output="BRAM_X0.RAMB18_X0Y1_DIADI[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI2" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI2_to_BRAM_X0.RAMB18_X0Y1_DIADI[2]" output="BRAM_X0.RAMB18_X0Y1_DIADI[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI3" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI3_to_BRAM_X0.RAMB18_X0Y1_DIADI[3]" output="BRAM_X0.RAMB18_X0Y1_DIADI[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI4" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI4_to_BRAM_X0.RAMB18_X0Y1_DIADI[4]" output="BRAM_X0.RAMB18_X0Y1_DIADI[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI5" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI5_to_BRAM_X0.RAMB18_X0Y1_DIADI[5]" output="BRAM_X0.RAMB18_X0Y1_DIADI[5]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI6" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI6_to_BRAM_X0.RAMB18_X0Y1_DIADI[6]" output="BRAM_X0.RAMB18_X0Y1_DIADI[6]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI7" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI7_to_BRAM_X0.RAMB18_X0Y1_DIADI[7]" output="BRAM_X0.RAMB18_X0Y1_DIADI[7]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI8" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI8_to_BRAM_X0.RAMB18_X0Y1_DIADI[8]" output="BRAM_X0.RAMB18_X0Y1_DIADI[8]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI9" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIADI9_to_BRAM_X0.RAMB18_X0Y1_DIADI[9]" output="BRAM_X0.RAMB18_X0Y1_DIADI[9]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI0" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI0_to_BRAM_X0.RAMB18_X0Y1_DIBDI[0]" output="BRAM_X0.RAMB18_X0Y1_DIBDI[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI10" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI10_to_BRAM_X0.RAMB18_X0Y1_DIBDI[10]" output="BRAM_X0.RAMB18_X0Y1_DIBDI[10]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI11" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI11_to_BRAM_X0.RAMB18_X0Y1_DIBDI[11]" output="BRAM_X0.RAMB18_X0Y1_DIBDI[11]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI12" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI12_to_BRAM_X0.RAMB18_X0Y1_DIBDI[12]" output="BRAM_X0.RAMB18_X0Y1_DIBDI[12]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI13" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI13_to_BRAM_X0.RAMB18_X0Y1_DIBDI[13]" output="BRAM_X0.RAMB18_X0Y1_DIBDI[13]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI14" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI14_to_BRAM_X0.RAMB18_X0Y1_DIBDI[14]" output="BRAM_X0.RAMB18_X0Y1_DIBDI[14]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI15" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI15_to_BRAM_X0.RAMB18_X0Y1_DIBDI[15]" output="BRAM_X0.RAMB18_X0Y1_DIBDI[15]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI1" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI1_to_BRAM_X0.RAMB18_X0Y1_DIBDI[1]" output="BRAM_X0.RAMB18_X0Y1_DIBDI[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI2" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI2_to_BRAM_X0.RAMB18_X0Y1_DIBDI[2]" output="BRAM_X0.RAMB18_X0Y1_DIBDI[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI3" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI3_to_BRAM_X0.RAMB18_X0Y1_DIBDI[3]" output="BRAM_X0.RAMB18_X0Y1_DIBDI[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI4" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI4_to_BRAM_X0.RAMB18_X0Y1_DIBDI[4]" output="BRAM_X0.RAMB18_X0Y1_DIBDI[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI5" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI5_to_BRAM_X0.RAMB18_X0Y1_DIBDI[5]" output="BRAM_X0.RAMB18_X0Y1_DIBDI[5]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI6" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI6_to_BRAM_X0.RAMB18_X0Y1_DIBDI[6]" output="BRAM_X0.RAMB18_X0Y1_DIBDI[6]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI7" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI7_to_BRAM_X0.RAMB18_X0Y1_DIBDI[7]" output="BRAM_X0.RAMB18_X0Y1_DIBDI[7]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI8" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI8_to_BRAM_X0.RAMB18_X0Y1_DIBDI[8]" output="BRAM_X0.RAMB18_X0Y1_DIBDI[8]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI9" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIBDI9_to_BRAM_X0.RAMB18_X0Y1_DIBDI[9]" output="BRAM_X0.RAMB18_X0Y1_DIBDI[9]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIPADIP0" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIPADIP0_to_BRAM_X0.RAMB18_X0Y1_DIPADIP[0]" output="BRAM_X0.RAMB18_X0Y1_DIPADIP[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIPADIP1" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIPADIP1_to_BRAM_X0.RAMB18_X0Y1_DIPADIP[1]" output="BRAM_X0.RAMB18_X0Y1_DIPADIP[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIPBDIP0" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIPBDIP0_to_BRAM_X0.RAMB18_X0Y1_DIPBDIP[0]" output="BRAM_X0.RAMB18_X0Y1_DIPBDIP[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_DIPBDIP1" name="BLK-TL-BRAM_L.BRAM_RAMB18_DIPBDIP1_to_BRAM_X0.RAMB18_X0Y1_DIPBDIP[1]" output="BRAM_X0.RAMB18_X0Y1_DIPBDIP[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ENARDEN" name="BLK-TL-BRAM_L.BRAM_RAMB18_ENARDEN_to_BRAM_X0.RAMB18_X0Y1_ENARDEN" output="BRAM_X0.RAMB18_X0Y1_ENARDEN"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_ENBWREN" name="BLK-TL-BRAM_L.BRAM_RAMB18_ENBWREN_to_BRAM_X0.RAMB18_X0Y1_ENBWREN" output="BRAM_X0.RAMB18_X0Y1_ENBWREN"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_REGCEAREGCE" name="BLK-TL-BRAM_L.BRAM_RAMB18_REGCEAREGCE_to_BRAM_X0.RAMB18_X0Y1_REGCEAREGCE" output="BRAM_X0.RAMB18_X0Y1_REGCEAREGCE"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_REGCEB" name="BLK-TL-BRAM_L.BRAM_RAMB18_REGCEB_to_BRAM_X0.RAMB18_X0Y1_REGCEB" output="BRAM_X0.RAMB18_X0Y1_REGCEB"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_REGCLKARDRCLK" name="BLK-TL-BRAM_L.BRAM_RAMB18_REGCLKARDRCLK_to_BRAM_X0.RAMB18_X0Y1_REGCLKARDRCLK" output="BRAM_X0.RAMB18_X0Y1_REGCLKARDRCLK"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_REGCLKB" name="BLK-TL-BRAM_L.BRAM_RAMB18_REGCLKB_to_BRAM_X0.RAMB18_X0Y1_REGCLKB" output="BRAM_X0.RAMB18_X0Y1_REGCLKB"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_RSTRAMARSTRAM" name="BLK-TL-BRAM_L.BRAM_RAMB18_RSTRAMARSTRAM_to_BRAM_X0.RAMB18_X0Y1_RSTRAMARSTRAM" output="BRAM_X0.RAMB18_X0Y1_RSTRAMARSTRAM"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_RSTRAMB" name="BLK-TL-BRAM_L.BRAM_RAMB18_RSTRAMB_to_BRAM_X0.RAMB18_X0Y1_RSTRAMB" output="BRAM_X0.RAMB18_X0Y1_RSTRAMB"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_RSTREGARSTREG" name="BLK-TL-BRAM_L.BRAM_RAMB18_RSTREGARSTREG_to_BRAM_X0.RAMB18_X0Y1_RSTREGARSTREG" output="BRAM_X0.RAMB18_X0Y1_RSTREGARSTREG"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_RSTREGB" name="BLK-TL-BRAM_L.BRAM_RAMB18_RSTREGB_to_BRAM_X0.RAMB18_X0Y1_RSTREGB" output="BRAM_X0.RAMB18_X0Y1_RSTREGB"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_WEA0" name="BLK-TL-BRAM_L.BRAM_RAMB18_WEA0_to_BRAM_X0.RAMB18_X0Y1_WEA[0]" output="BRAM_X0.RAMB18_X0Y1_WEA[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_WEA1" name="BLK-TL-BRAM_L.BRAM_RAMB18_WEA1_to_BRAM_X0.RAMB18_X0Y1_WEA[1]" output="BRAM_X0.RAMB18_X0Y1_WEA[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_WEA2" name="BLK-TL-BRAM_L.BRAM_RAMB18_WEA2_to_BRAM_X0.RAMB18_X0Y1_WEA[2]" output="BRAM_X0.RAMB18_X0Y1_WEA[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_WEA3" name="BLK-TL-BRAM_L.BRAM_RAMB18_WEA3_to_BRAM_X0.RAMB18_X0Y1_WEA[3]" output="BRAM_X0.RAMB18_X0Y1_WEA[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE0" name="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE0_to_BRAM_X0.RAMB18_X0Y1_WEBWE[0]" output="BRAM_X0.RAMB18_X0Y1_WEBWE[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE1" name="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE1_to_BRAM_X0.RAMB18_X0Y1_WEBWE[1]" output="BRAM_X0.RAMB18_X0Y1_WEBWE[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE2" name="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE2_to_BRAM_X0.RAMB18_X0Y1_WEBWE[2]" output="BRAM_X0.RAMB18_X0Y1_WEBWE[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE3" name="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE3_to_BRAM_X0.RAMB18_X0Y1_WEBWE[3]" output="BRAM_X0.RAMB18_X0Y1_WEBWE[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE4" name="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE4_to_BRAM_X0.RAMB18_X0Y1_WEBWE[4]" output="BRAM_X0.RAMB18_X0Y1_WEBWE[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE5" name="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE5_to_BRAM_X0.RAMB18_X0Y1_WEBWE[5]" output="BRAM_X0.RAMB18_X0Y1_WEBWE[5]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE6" name="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE6_to_BRAM_X0.RAMB18_X0Y1_WEBWE[6]" output="BRAM_X0.RAMB18_X0Y1_WEBWE[6]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE7" name="BLK-TL-BRAM_L.BRAM_RAMB18_WEBWE7_to_BRAM_X0.RAMB18_X0Y1_WEBWE[7]" output="BRAM_X0.RAMB18_X0Y1_WEBWE[7]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL0" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL0_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[0]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL10" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL10_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[10]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[10]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL11" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL11_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[11]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[11]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL12" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL12_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[12]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[12]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL13" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL13_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[13]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[13]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL14" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL14_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[14]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[14]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL15" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL15_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[15]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[15]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL1" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL1_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[1]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL2" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL2_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[2]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL3" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL3_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[3]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL4" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL4_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[4]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL5" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL5_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[5]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[5]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL6" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL6_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[6]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[6]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL7" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL7_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[7]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[7]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL8" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL8_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[8]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[8]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL9" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRL9_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[9]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRL[9]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU0" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU0_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[0]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU10" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU10_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[10]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[10]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU11" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU11_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[11]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[11]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU12" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU12_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[12]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[12]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU13" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU13_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[13]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[13]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU14" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU14_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[14]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[14]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU1" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU1_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[1]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU2" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU2_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[2]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU3" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU3_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[3]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU4" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU4_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[4]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU5" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU5_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[5]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[5]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU6" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU6_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[6]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[6]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU7" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU7_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[7]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[7]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU8" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU8_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[8]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[8]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU9" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRARDADDRU9_to_BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[9]" output="BRAM_X0.RAMB36_X0Y0_ADDRARDADDRU[9]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL0" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL0_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[0]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL10" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL10_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[10]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[10]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL11" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL11_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[11]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[11]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL12" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL12_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[12]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[12]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL13" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL13_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[13]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[13]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL14" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL14_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[14]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[14]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL15" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL15_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[15]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[15]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL1" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL1_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[1]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL2" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL2_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[2]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL3" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL3_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[3]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL4" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL4_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[4]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL5" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL5_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[5]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[5]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL6" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL6_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[6]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[6]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL7" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL7_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[7]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[7]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL8" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL8_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[8]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[8]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL9" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRL9_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[9]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRL[9]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU0" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU0_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[0]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU10" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU10_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[10]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[10]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU11" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU11_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[11]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[11]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU12" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU12_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[12]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[12]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU13" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU13_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[13]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[13]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU14" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU14_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[14]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[14]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU1" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU1_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[1]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU2" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU2_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[2]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU3" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU3_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[3]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU4" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU4_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[4]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU5" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU5_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[5]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[5]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU6" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU6_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[6]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[6]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU7" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU7_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[7]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[7]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU8" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU8_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[8]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[8]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU9" name="BLK-TL-BRAM_L.BRAM_FIFO36_ADDRBWRADDRU9_to_BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[9]" output="BRAM_X0.RAMB36_X0Y0_ADDRBWRADDRU[9]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEINA" name="BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEINA_to_BRAM_X0.RAMB36_X0Y0_CASCADEINA" output="BRAM_X0.RAMB36_X0Y0_CASCADEINA"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEINB" name="BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEINB_to_BRAM_X0.RAMB36_X0Y0_CASCADEINB" output="BRAM_X0.RAMB36_X0Y0_CASCADEINB"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_CLKARDCLKL" name="BLK-TL-BRAM_L.BRAM_FIFO36_CLKARDCLKL_to_BRAM_X0.RAMB36_X0Y0_CLKARDCLKL" output="BRAM_X0.RAMB36_X0Y0_CLKARDCLKL"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_CLKARDCLKU" name="BLK-TL-BRAM_L.BRAM_FIFO36_CLKARDCLKU_to_BRAM_X0.RAMB36_X0Y0_CLKARDCLKU" output="BRAM_X0.RAMB36_X0Y0_CLKARDCLKU"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_CLKBWRCLKL" name="BLK-TL-BRAM_L.BRAM_FIFO36_CLKBWRCLKL_to_BRAM_X0.RAMB36_X0Y0_CLKBWRCLKL" output="BRAM_X0.RAMB36_X0Y0_CLKBWRCLKL"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_CLKBWRCLKU" name="BLK-TL-BRAM_L.BRAM_FIFO36_CLKBWRCLKU_to_BRAM_X0.RAMB36_X0Y0_CLKBWRCLKU" output="BRAM_X0.RAMB36_X0Y0_CLKBWRCLKU"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL0" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL0_to_BRAM_X0.RAMB36_X0Y0_DIADI[0]" output="BRAM_X0.RAMB36_X0Y0_DIADI[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL5" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL5_to_BRAM_X0.RAMB36_X0Y0_DIADI[10]" output="BRAM_X0.RAMB36_X0Y0_DIADI[10]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU5" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU5_to_BRAM_X0.RAMB36_X0Y0_DIADI[11]" output="BRAM_X0.RAMB36_X0Y0_DIADI[11]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL6" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL6_to_BRAM_X0.RAMB36_X0Y0_DIADI[12]" output="BRAM_X0.RAMB36_X0Y0_DIADI[12]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU6" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU6_to_BRAM_X0.RAMB36_X0Y0_DIADI[13]" output="BRAM_X0.RAMB36_X0Y0_DIADI[13]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL7" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL7_to_BRAM_X0.RAMB36_X0Y0_DIADI[14]" output="BRAM_X0.RAMB36_X0Y0_DIADI[14]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU7" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU7_to_BRAM_X0.RAMB36_X0Y0_DIADI[15]" output="BRAM_X0.RAMB36_X0Y0_DIADI[15]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL8" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL8_to_BRAM_X0.RAMB36_X0Y0_DIADI[16]" output="BRAM_X0.RAMB36_X0Y0_DIADI[16]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU8" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU8_to_BRAM_X0.RAMB36_X0Y0_DIADI[17]" output="BRAM_X0.RAMB36_X0Y0_DIADI[17]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL9" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL9_to_BRAM_X0.RAMB36_X0Y0_DIADI[18]" output="BRAM_X0.RAMB36_X0Y0_DIADI[18]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU9" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU9_to_BRAM_X0.RAMB36_X0Y0_DIADI[19]" output="BRAM_X0.RAMB36_X0Y0_DIADI[19]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU0" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU0_to_BRAM_X0.RAMB36_X0Y0_DIADI[1]" output="BRAM_X0.RAMB36_X0Y0_DIADI[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL10" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL10_to_BRAM_X0.RAMB36_X0Y0_DIADI[20]" output="BRAM_X0.RAMB36_X0Y0_DIADI[20]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU10" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU10_to_BRAM_X0.RAMB36_X0Y0_DIADI[21]" output="BRAM_X0.RAMB36_X0Y0_DIADI[21]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL11" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL11_to_BRAM_X0.RAMB36_X0Y0_DIADI[22]" output="BRAM_X0.RAMB36_X0Y0_DIADI[22]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU11" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU11_to_BRAM_X0.RAMB36_X0Y0_DIADI[23]" output="BRAM_X0.RAMB36_X0Y0_DIADI[23]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL12" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL12_to_BRAM_X0.RAMB36_X0Y0_DIADI[24]" output="BRAM_X0.RAMB36_X0Y0_DIADI[24]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU12" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU12_to_BRAM_X0.RAMB36_X0Y0_DIADI[25]" output="BRAM_X0.RAMB36_X0Y0_DIADI[25]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL13" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL13_to_BRAM_X0.RAMB36_X0Y0_DIADI[26]" output="BRAM_X0.RAMB36_X0Y0_DIADI[26]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU13" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU13_to_BRAM_X0.RAMB36_X0Y0_DIADI[27]" output="BRAM_X0.RAMB36_X0Y0_DIADI[27]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL14" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL14_to_BRAM_X0.RAMB36_X0Y0_DIADI[28]" output="BRAM_X0.RAMB36_X0Y0_DIADI[28]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU14" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU14_to_BRAM_X0.RAMB36_X0Y0_DIADI[29]" output="BRAM_X0.RAMB36_X0Y0_DIADI[29]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL1" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL1_to_BRAM_X0.RAMB36_X0Y0_DIADI[2]" output="BRAM_X0.RAMB36_X0Y0_DIADI[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL15" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL15_to_BRAM_X0.RAMB36_X0Y0_DIADI[30]" output="BRAM_X0.RAMB36_X0Y0_DIADI[30]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU15" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU15_to_BRAM_X0.RAMB36_X0Y0_DIADI[31]" output="BRAM_X0.RAMB36_X0Y0_DIADI[31]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU1" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU1_to_BRAM_X0.RAMB36_X0Y0_DIADI[3]" output="BRAM_X0.RAMB36_X0Y0_DIADI[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL2" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL2_to_BRAM_X0.RAMB36_X0Y0_DIADI[4]" output="BRAM_X0.RAMB36_X0Y0_DIADI[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU2" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU2_to_BRAM_X0.RAMB36_X0Y0_DIADI[5]" output="BRAM_X0.RAMB36_X0Y0_DIADI[5]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL3" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL3_to_BRAM_X0.RAMB36_X0Y0_DIADI[6]" output="BRAM_X0.RAMB36_X0Y0_DIADI[6]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU3" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU3_to_BRAM_X0.RAMB36_X0Y0_DIADI[7]" output="BRAM_X0.RAMB36_X0Y0_DIADI[7]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL4" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIL4_to_BRAM_X0.RAMB36_X0Y0_DIADI[8]" output="BRAM_X0.RAMB36_X0Y0_DIADI[8]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU4" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIADIU4_to_BRAM_X0.RAMB36_X0Y0_DIADI[9]" output="BRAM_X0.RAMB36_X0Y0_DIADI[9]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL0" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL0_to_BRAM_X0.RAMB36_X0Y0_DIBDI[0]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL5" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL5_to_BRAM_X0.RAMB36_X0Y0_DIBDI[10]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[10]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU5" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU5_to_BRAM_X0.RAMB36_X0Y0_DIBDI[11]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[11]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL6" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL6_to_BRAM_X0.RAMB36_X0Y0_DIBDI[12]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[12]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU6" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU6_to_BRAM_X0.RAMB36_X0Y0_DIBDI[13]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[13]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL7" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL7_to_BRAM_X0.RAMB36_X0Y0_DIBDI[14]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[14]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU7" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU7_to_BRAM_X0.RAMB36_X0Y0_DIBDI[15]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[15]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL8" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL8_to_BRAM_X0.RAMB36_X0Y0_DIBDI[16]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[16]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU8" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU8_to_BRAM_X0.RAMB36_X0Y0_DIBDI[17]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[17]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL9" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL9_to_BRAM_X0.RAMB36_X0Y0_DIBDI[18]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[18]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU9" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU9_to_BRAM_X0.RAMB36_X0Y0_DIBDI[19]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[19]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU0" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU0_to_BRAM_X0.RAMB36_X0Y0_DIBDI[1]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL10" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL10_to_BRAM_X0.RAMB36_X0Y0_DIBDI[20]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[20]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU10" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU10_to_BRAM_X0.RAMB36_X0Y0_DIBDI[21]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[21]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL11" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL11_to_BRAM_X0.RAMB36_X0Y0_DIBDI[22]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[22]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU11" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU11_to_BRAM_X0.RAMB36_X0Y0_DIBDI[23]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[23]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL12" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL12_to_BRAM_X0.RAMB36_X0Y0_DIBDI[24]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[24]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU12" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU12_to_BRAM_X0.RAMB36_X0Y0_DIBDI[25]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[25]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL13" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL13_to_BRAM_X0.RAMB36_X0Y0_DIBDI[26]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[26]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU13" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU13_to_BRAM_X0.RAMB36_X0Y0_DIBDI[27]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[27]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL14" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL14_to_BRAM_X0.RAMB36_X0Y0_DIBDI[28]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[28]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU14" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU14_to_BRAM_X0.RAMB36_X0Y0_DIBDI[29]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[29]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL1" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL1_to_BRAM_X0.RAMB36_X0Y0_DIBDI[2]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL15" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL15_to_BRAM_X0.RAMB36_X0Y0_DIBDI[30]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[30]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU15" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU15_to_BRAM_X0.RAMB36_X0Y0_DIBDI[31]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[31]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU1" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU1_to_BRAM_X0.RAMB36_X0Y0_DIBDI[3]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL2" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL2_to_BRAM_X0.RAMB36_X0Y0_DIBDI[4]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU2" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU2_to_BRAM_X0.RAMB36_X0Y0_DIBDI[5]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[5]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL3" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL3_to_BRAM_X0.RAMB36_X0Y0_DIBDI[6]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[6]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU3" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU3_to_BRAM_X0.RAMB36_X0Y0_DIBDI[7]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[7]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL4" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIL4_to_BRAM_X0.RAMB36_X0Y0_DIBDI[8]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[8]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU4" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIBDIU4_to_BRAM_X0.RAMB36_X0Y0_DIBDI[9]" output="BRAM_X0.RAMB36_X0Y0_DIBDI[9]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIPADIPL0" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIPADIPL0_to_BRAM_X0.RAMB36_X0Y0_DIPADIP[0]" output="BRAM_X0.RAMB36_X0Y0_DIPADIP[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIPADIPU0" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIPADIPU0_to_BRAM_X0.RAMB36_X0Y0_DIPADIP[1]" output="BRAM_X0.RAMB36_X0Y0_DIPADIP[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIPADIPL1" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIPADIPL1_to_BRAM_X0.RAMB36_X0Y0_DIPADIP[2]" output="BRAM_X0.RAMB36_X0Y0_DIPADIP[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIPADIPU1" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIPADIPU1_to_BRAM_X0.RAMB36_X0Y0_DIPADIP[3]" output="BRAM_X0.RAMB36_X0Y0_DIPADIP[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIPBDIPL0" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIPBDIPL0_to_BRAM_X0.RAMB36_X0Y0_DIPBDIP[0]" output="BRAM_X0.RAMB36_X0Y0_DIPBDIP[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIPBDIPU0" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIPBDIPU0_to_BRAM_X0.RAMB36_X0Y0_DIPBDIP[1]" output="BRAM_X0.RAMB36_X0Y0_DIPBDIP[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIPBDIPL1" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIPBDIPL1_to_BRAM_X0.RAMB36_X0Y0_DIPBDIP[2]" output="BRAM_X0.RAMB36_X0Y0_DIPBDIP[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_DIPBDIPU1" name="BLK-TL-BRAM_L.BRAM_FIFO36_DIPBDIPU1_to_BRAM_X0.RAMB36_X0Y0_DIPBDIP[3]" output="BRAM_X0.RAMB36_X0Y0_DIPBDIP[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ENARDENL" name="BLK-TL-BRAM_L.BRAM_FIFO36_ENARDENL_to_BRAM_X0.RAMB36_X0Y0_ENARDENL" output="BRAM_X0.RAMB36_X0Y0_ENARDENL"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ENARDENU" name="BLK-TL-BRAM_L.BRAM_FIFO36_ENARDENU_to_BRAM_X0.RAMB36_X0Y0_ENARDENU" output="BRAM_X0.RAMB36_X0Y0_ENARDENU"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ENBWRENL" name="BLK-TL-BRAM_L.BRAM_FIFO36_ENBWRENL_to_BRAM_X0.RAMB36_X0Y0_ENBWRENL" output="BRAM_X0.RAMB36_X0Y0_ENBWRENL"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_ENBWRENU" name="BLK-TL-BRAM_L.BRAM_FIFO36_ENBWRENU_to_BRAM_X0.RAMB36_X0Y0_ENBWRENU" output="BRAM_X0.RAMB36_X0Y0_ENBWRENU"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_INJECTDBITERR" name="BLK-TL-BRAM_L.BRAM_FIFO36_INJECTDBITERR_to_BRAM_X0.RAMB36_X0Y0_INJECTDBITERR" output="BRAM_X0.RAMB36_X0Y0_INJECTDBITERR"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_INJECTSBITERR" name="BLK-TL-BRAM_L.BRAM_FIFO36_INJECTSBITERR_to_BRAM_X0.RAMB36_X0Y0_INJECTSBITERR" output="BRAM_X0.RAMB36_X0Y0_INJECTSBITERR"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_REGCEAREGCEL" name="BLK-TL-BRAM_L.BRAM_FIFO36_REGCEAREGCEL_to_BRAM_X0.RAMB36_X0Y0_REGCEAREGCEL" output="BRAM_X0.RAMB36_X0Y0_REGCEAREGCEL"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_REGCEAREGCEU" name="BLK-TL-BRAM_L.BRAM_FIFO36_REGCEAREGCEU_to_BRAM_X0.RAMB36_X0Y0_REGCEAREGCEU" output="BRAM_X0.RAMB36_X0Y0_REGCEAREGCEU"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_REGCEBL" name="BLK-TL-BRAM_L.BRAM_FIFO36_REGCEBL_to_BRAM_X0.RAMB36_X0Y0_REGCEBL" output="BRAM_X0.RAMB36_X0Y0_REGCEBL"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_REGCEBU" name="BLK-TL-BRAM_L.BRAM_FIFO36_REGCEBU_to_BRAM_X0.RAMB36_X0Y0_REGCEBU" output="BRAM_X0.RAMB36_X0Y0_REGCEBU"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_REGCLKARDRCLKL" name="BLK-TL-BRAM_L.BRAM_FIFO36_REGCLKARDRCLKL_to_BRAM_X0.RAMB36_X0Y0_REGCLKARDRCLKL" output="BRAM_X0.RAMB36_X0Y0_REGCLKARDRCLKL"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_REGCLKARDRCLKU" name="BLK-TL-BRAM_L.BRAM_FIFO36_REGCLKARDRCLKU_to_BRAM_X0.RAMB36_X0Y0_REGCLKARDRCLKU" output="BRAM_X0.RAMB36_X0Y0_REGCLKARDRCLKU"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_REGCLKBL" name="BLK-TL-BRAM_L.BRAM_FIFO36_REGCLKBL_to_BRAM_X0.RAMB36_X0Y0_REGCLKBL" output="BRAM_X0.RAMB36_X0Y0_REGCLKBL"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_REGCLKBU" name="BLK-TL-BRAM_L.BRAM_FIFO36_REGCLKBU_to_BRAM_X0.RAMB36_X0Y0_REGCLKBU" output="BRAM_X0.RAMB36_X0Y0_REGCLKBU"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMARSTRAMLRST" name="BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMARSTRAMLRST_to_BRAM_X0.RAMB36_X0Y0_RSTRAMARSTRAMLRST" output="BRAM_X0.RAMB36_X0Y0_RSTRAMARSTRAMLRST"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMARSTRAMU" name="BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMARSTRAMU_to_BRAM_X0.RAMB36_X0Y0_RSTRAMARSTRAMU" output="BRAM_X0.RAMB36_X0Y0_RSTRAMARSTRAMU"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMBL" name="BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMBL_to_BRAM_X0.RAMB36_X0Y0_RSTRAMBL" output="BRAM_X0.RAMB36_X0Y0_RSTRAMBL"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMBU" name="BLK-TL-BRAM_L.BRAM_FIFO36_RSTRAMBU_to_BRAM_X0.RAMB36_X0Y0_RSTRAMBU" output="BRAM_X0.RAMB36_X0Y0_RSTRAMBU"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_RSTREGARSTREGL" name="BLK-TL-BRAM_L.BRAM_FIFO36_RSTREGARSTREGL_to_BRAM_X0.RAMB36_X0Y0_RSTREGARSTREGL" output="BRAM_X0.RAMB36_X0Y0_RSTREGARSTREGL"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_RSTREGARSTREGU" name="BLK-TL-BRAM_L.BRAM_FIFO36_RSTREGARSTREGU_to_BRAM_X0.RAMB36_X0Y0_RSTREGARSTREGU" output="BRAM_X0.RAMB36_X0Y0_RSTREGARSTREGU"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_RSTREGBL" name="BLK-TL-BRAM_L.BRAM_FIFO36_RSTREGBL_to_BRAM_X0.RAMB36_X0Y0_RSTREGBL" output="BRAM_X0.RAMB36_X0Y0_RSTREGBL"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_RSTREGBU" name="BLK-TL-BRAM_L.BRAM_FIFO36_RSTREGBU_to_BRAM_X0.RAMB36_X0Y0_RSTREGBU" output="BRAM_X0.RAMB36_X0Y0_RSTREGBU"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTBRAMRST" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTBRAMRST_to_BRAM_X0.RAMB36_X0Y0_TSTBRAMRST" output="BRAM_X0.RAMB36_X0Y0_TSTBRAMRST"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT0" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT0_to_BRAM_X0.RAMB36_X0Y0_TSTCNT[0]" output="BRAM_X0.RAMB36_X0Y0_TSTCNT[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT10" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT10_to_BRAM_X0.RAMB36_X0Y0_TSTCNT[10]" output="BRAM_X0.RAMB36_X0Y0_TSTCNT[10]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT11" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT11_to_BRAM_X0.RAMB36_X0Y0_TSTCNT[11]" output="BRAM_X0.RAMB36_X0Y0_TSTCNT[11]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT12" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT12_to_BRAM_X0.RAMB36_X0Y0_TSTCNT[12]" output="BRAM_X0.RAMB36_X0Y0_TSTCNT[12]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT1" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT1_to_BRAM_X0.RAMB36_X0Y0_TSTCNT[1]" output="BRAM_X0.RAMB36_X0Y0_TSTCNT[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT2" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT2_to_BRAM_X0.RAMB36_X0Y0_TSTCNT[2]" output="BRAM_X0.RAMB36_X0Y0_TSTCNT[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT3" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT3_to_BRAM_X0.RAMB36_X0Y0_TSTCNT[3]" output="BRAM_X0.RAMB36_X0Y0_TSTCNT[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT4" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT4_to_BRAM_X0.RAMB36_X0Y0_TSTCNT[4]" output="BRAM_X0.RAMB36_X0Y0_TSTCNT[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT5" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT5_to_BRAM_X0.RAMB36_X0Y0_TSTCNT[5]" output="BRAM_X0.RAMB36_X0Y0_TSTCNT[5]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT6" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT6_to_BRAM_X0.RAMB36_X0Y0_TSTCNT[6]" output="BRAM_X0.RAMB36_X0Y0_TSTCNT[6]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT7" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT7_to_BRAM_X0.RAMB36_X0Y0_TSTCNT[7]" output="BRAM_X0.RAMB36_X0Y0_TSTCNT[7]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT8" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT8_to_BRAM_X0.RAMB36_X0Y0_TSTCNT[8]" output="BRAM_X0.RAMB36_X0Y0_TSTCNT[8]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT9" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTCNT9_to_BRAM_X0.RAMB36_X0Y0_TSTCNT[9]" output="BRAM_X0.RAMB36_X0Y0_TSTCNT[9]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTFLAGIN" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTFLAGIN_to_BRAM_X0.RAMB36_X0Y0_TSTFLAGIN" output="BRAM_X0.RAMB36_X0Y0_TSTFLAGIN"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN0" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN0_to_BRAM_X0.RAMB36_X0Y0_TSTIN[0]" output="BRAM_X0.RAMB36_X0Y0_TSTIN[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN1" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN1_to_BRAM_X0.RAMB36_X0Y0_TSTIN[1]" output="BRAM_X0.RAMB36_X0Y0_TSTIN[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN2" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN2_to_BRAM_X0.RAMB36_X0Y0_TSTIN[2]" output="BRAM_X0.RAMB36_X0Y0_TSTIN[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN3" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN3_to_BRAM_X0.RAMB36_X0Y0_TSTIN[3]" output="BRAM_X0.RAMB36_X0Y0_TSTIN[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN4" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTIN4_to_BRAM_X0.RAMB36_X0Y0_TSTIN[4]" output="BRAM_X0.RAMB36_X0Y0_TSTIN[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTOFF" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTOFF_to_BRAM_X0.RAMB36_X0Y0_TSTOFF" output="BRAM_X0.RAMB36_X0Y0_TSTOFF"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDCNTOFF" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDCNTOFF_to_BRAM_X0.RAMB36_X0Y0_TSTRDCNTOFF" output="BRAM_X0.RAMB36_X0Y0_TSTRDCNTOFF"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS0" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS0_to_BRAM_X0.RAMB36_X0Y0_TSTRDOS[0]" output="BRAM_X0.RAMB36_X0Y0_TSTRDOS[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS10" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS10_to_BRAM_X0.RAMB36_X0Y0_TSTRDOS[10]" output="BRAM_X0.RAMB36_X0Y0_TSTRDOS[10]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS11" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS11_to_BRAM_X0.RAMB36_X0Y0_TSTRDOS[11]" output="BRAM_X0.RAMB36_X0Y0_TSTRDOS[11]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS12" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS12_to_BRAM_X0.RAMB36_X0Y0_TSTRDOS[12]" output="BRAM_X0.RAMB36_X0Y0_TSTRDOS[12]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS1" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS1_to_BRAM_X0.RAMB36_X0Y0_TSTRDOS[1]" output="BRAM_X0.RAMB36_X0Y0_TSTRDOS[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS2" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS2_to_BRAM_X0.RAMB36_X0Y0_TSTRDOS[2]" output="BRAM_X0.RAMB36_X0Y0_TSTRDOS[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS3" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS3_to_BRAM_X0.RAMB36_X0Y0_TSTRDOS[3]" output="BRAM_X0.RAMB36_X0Y0_TSTRDOS[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS4" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS4_to_BRAM_X0.RAMB36_X0Y0_TSTRDOS[4]" output="BRAM_X0.RAMB36_X0Y0_TSTRDOS[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS5" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS5_to_BRAM_X0.RAMB36_X0Y0_TSTRDOS[5]" output="BRAM_X0.RAMB36_X0Y0_TSTRDOS[5]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS6" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS6_to_BRAM_X0.RAMB36_X0Y0_TSTRDOS[6]" output="BRAM_X0.RAMB36_X0Y0_TSTRDOS[6]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS7" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS7_to_BRAM_X0.RAMB36_X0Y0_TSTRDOS[7]" output="BRAM_X0.RAMB36_X0Y0_TSTRDOS[7]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS8" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS8_to_BRAM_X0.RAMB36_X0Y0_TSTRDOS[8]" output="BRAM_X0.RAMB36_X0Y0_TSTRDOS[8]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS9" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTRDOS9_to_BRAM_X0.RAMB36_X0Y0_TSTRDOS[9]" output="BRAM_X0.RAMB36_X0Y0_TSTRDOS[9]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWRCNTOFF" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWRCNTOFF_to_BRAM_X0.RAMB36_X0Y0_TSTWRCNTOFF" output="BRAM_X0.RAMB36_X0Y0_TSTWRCNTOFF"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS0" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS0_to_BRAM_X0.RAMB36_X0Y0_TSTWROS[0]" output="BRAM_X0.RAMB36_X0Y0_TSTWROS[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS10" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS10_to_BRAM_X0.RAMB36_X0Y0_TSTWROS[10]" output="BRAM_X0.RAMB36_X0Y0_TSTWROS[10]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS11" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS11_to_BRAM_X0.RAMB36_X0Y0_TSTWROS[11]" output="BRAM_X0.RAMB36_X0Y0_TSTWROS[11]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS12" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS12_to_BRAM_X0.RAMB36_X0Y0_TSTWROS[12]" output="BRAM_X0.RAMB36_X0Y0_TSTWROS[12]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS1" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS1_to_BRAM_X0.RAMB36_X0Y0_TSTWROS[1]" output="BRAM_X0.RAMB36_X0Y0_TSTWROS[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS2" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS2_to_BRAM_X0.RAMB36_X0Y0_TSTWROS[2]" output="BRAM_X0.RAMB36_X0Y0_TSTWROS[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS3" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS3_to_BRAM_X0.RAMB36_X0Y0_TSTWROS[3]" output="BRAM_X0.RAMB36_X0Y0_TSTWROS[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS4" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS4_to_BRAM_X0.RAMB36_X0Y0_TSTWROS[4]" output="BRAM_X0.RAMB36_X0Y0_TSTWROS[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS5" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS5_to_BRAM_X0.RAMB36_X0Y0_TSTWROS[5]" output="BRAM_X0.RAMB36_X0Y0_TSTWROS[5]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS6" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS6_to_BRAM_X0.RAMB36_X0Y0_TSTWROS[6]" output="BRAM_X0.RAMB36_X0Y0_TSTWROS[6]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS7" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS7_to_BRAM_X0.RAMB36_X0Y0_TSTWROS[7]" output="BRAM_X0.RAMB36_X0Y0_TSTWROS[7]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS8" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS8_to_BRAM_X0.RAMB36_X0Y0_TSTWROS[8]" output="BRAM_X0.RAMB36_X0Y0_TSTWROS[8]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS9" name="BLK-TL-BRAM_L.BRAM_FIFO36_TSTWROS9_to_BRAM_X0.RAMB36_X0Y0_TSTWROS[9]" output="BRAM_X0.RAMB36_X0Y0_TSTWROS[9]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEAL0" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEAL0_to_BRAM_X0.RAMB36_X0Y0_WEAL[0]" output="BRAM_X0.RAMB36_X0Y0_WEAL[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEAL1" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEAL1_to_BRAM_X0.RAMB36_X0Y0_WEAL[1]" output="BRAM_X0.RAMB36_X0Y0_WEAL[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEAL2" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEAL2_to_BRAM_X0.RAMB36_X0Y0_WEAL[2]" output="BRAM_X0.RAMB36_X0Y0_WEAL[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEAL3" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEAL3_to_BRAM_X0.RAMB36_X0Y0_WEAL[3]" output="BRAM_X0.RAMB36_X0Y0_WEAL[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEAU0" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEAU0_to_BRAM_X0.RAMB36_X0Y0_WEAU[0]" output="BRAM_X0.RAMB36_X0Y0_WEAU[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEAU1" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEAU1_to_BRAM_X0.RAMB36_X0Y0_WEAU[1]" output="BRAM_X0.RAMB36_X0Y0_WEAU[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEAU2" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEAU2_to_BRAM_X0.RAMB36_X0Y0_WEAU[2]" output="BRAM_X0.RAMB36_X0Y0_WEAU[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEAU3" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEAU3_to_BRAM_X0.RAMB36_X0Y0_WEAU[3]" output="BRAM_X0.RAMB36_X0Y0_WEAU[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL0" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL0_to_BRAM_X0.RAMB36_X0Y0_WEBWEL[0]" output="BRAM_X0.RAMB36_X0Y0_WEBWEL[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL1" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL1_to_BRAM_X0.RAMB36_X0Y0_WEBWEL[1]" output="BRAM_X0.RAMB36_X0Y0_WEBWEL[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL2" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL2_to_BRAM_X0.RAMB36_X0Y0_WEBWEL[2]" output="BRAM_X0.RAMB36_X0Y0_WEBWEL[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL3" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL3_to_BRAM_X0.RAMB36_X0Y0_WEBWEL[3]" output="BRAM_X0.RAMB36_X0Y0_WEBWEL[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL4" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL4_to_BRAM_X0.RAMB36_X0Y0_WEBWEL[4]" output="BRAM_X0.RAMB36_X0Y0_WEBWEL[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL5" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL5_to_BRAM_X0.RAMB36_X0Y0_WEBWEL[5]" output="BRAM_X0.RAMB36_X0Y0_WEBWEL[5]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL6" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL6_to_BRAM_X0.RAMB36_X0Y0_WEBWEL[6]" output="BRAM_X0.RAMB36_X0Y0_WEBWEL[6]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL7" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEL7_to_BRAM_X0.RAMB36_X0Y0_WEBWEL[7]" output="BRAM_X0.RAMB36_X0Y0_WEBWEL[7]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU0" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU0_to_BRAM_X0.RAMB36_X0Y0_WEBWEU[0]" output="BRAM_X0.RAMB36_X0Y0_WEBWEU[0]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU1" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU1_to_BRAM_X0.RAMB36_X0Y0_WEBWEU[1]" output="BRAM_X0.RAMB36_X0Y0_WEBWEU[1]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU2" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU2_to_BRAM_X0.RAMB36_X0Y0_WEBWEU[2]" output="BRAM_X0.RAMB36_X0Y0_WEBWEU[2]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU3" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU3_to_BRAM_X0.RAMB36_X0Y0_WEBWEU[3]" output="BRAM_X0.RAMB36_X0Y0_WEBWEU[3]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU4" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU4_to_BRAM_X0.RAMB36_X0Y0_WEBWEU[4]" output="BRAM_X0.RAMB36_X0Y0_WEBWEU[4]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU5" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU5_to_BRAM_X0.RAMB36_X0Y0_WEBWEU[5]" output="BRAM_X0.RAMB36_X0Y0_WEBWEU[5]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU6" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU6_to_BRAM_X0.RAMB36_X0Y0_WEBWEU[6]" output="BRAM_X0.RAMB36_X0Y0_WEBWEU[6]"/>
        <direct input="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU7" name="BLK-TL-BRAM_L.BRAM_FIFO36_WEBWEU7_to_BRAM_X0.RAMB36_X0Y0_WEBWEU[7]" output="BRAM_X0.RAMB36_X0Y0_WEBWEU[7]"/>
      </interconnect>
    </pb_type>
    <pb_type name="SYN-INPAD">
      <output name="inpad" num_pins="1"/>
      <pb_type blif_model=".input" name="inpad" num_pb="1">
        <output name="inpad" num_pins="1"/>
      </pb_type>
      <interconnect>
        <direct input="inpad.inpad" name="inpad.inpad_to_SYN-INPAD.inpad" output="SYN-INPAD.inpad">
          <delay_constant in_port="inpad.inpad" max="1e-11" out_port="SYN-INPAD.inpad"/>
        </direct>
      </interconnect>
    </pb_type>
    <pb_type name="SYN-OUTPAD">
      <input name="outpad" num_pins="1"/>
      <pb_type blif_model=".output" name="outpad" num_pb="1">
        <input name="outpad" num_pins="1"/>
      </pb_type>
      <interconnect>
        <direct input="SYN-OUTPAD.outpad" name="SYN-OUTPAD.outpad_to_outpad.outpad" output="outpad.outpad">
          <delay_constant in_port="SYN-OUTPAD.outpad" max="1e-11" out_port="outpad.outpad"/>
        </direct>
      </interconnect>
    </pb_type>
    <pb_type name="SYN-VCC">
      <output name="VCC" num_pins="1"/>
      <pb_type blif_model=".subckt VCC" name="VCC" num_pb="1">
        <output name="VCC" num_pins="1"/>
      </pb_type>
      <interconnect>
        <direct input="VCC.VCC" name="VCC.VCC_to_SYN-VCC.VCC" output="SYN-VCC.VCC">
          <delay_constant in_port="VCC.VCC" max="1e-11" out_port="SYN-VCC.VCC"/>
        </direct>
      </interconnect>
    </pb_type>
    <pb_type name="SYN-GND">
      <output name="GND" num_pins="1"/>
      <pb_type blif_model=".subckt GND" name="GND" num_pb="1">
        <output name="GND" num_pins="1"/>
      </pb_type>
      <interconnect>
        <direct input="GND.GND" name="GND.GND_to_SYN-GND.GND" output="SYN-GND.GND">
          <delay_constant in_port="GND.GND" max="1e-11" out_port="SYN-GND.GND"/>
        </direct>
      </interconnect>
    </pb_type>
  </complexblocklist>
  <layout>
    <fixed_layout height="162" name="xc7a50t-basys3-test" width="117">
      <single priority="1" type="SYN-IOPAD-25" x="10" y="18"/>
      <single priority="1" type="SYN-IOPAD-33" x="10" y="20"/>
      <single priority="1" type="SYN-IOPAD-32" x="10" y="22"/>
      <single priority="1" type="SYN-IOPAD-31" x="10" y="24"/>
      <single priority="1" type="SYN-IOPAD-30" x="10" y="26"/>
      <single priority="1" type="SYN-IOPAD-29" x="10" y="29"/>
      <single priority="1" type="SYN-IOPAD-28" x="10" y="31"/>
      <single priority="1" type="SYN-IOPAD-27" x="10" y="33"/>
      <single priority="1" type="SYN-IOPAD-8" x="10" y="34"/>
      <single priority="1" type="SYN-IOPAD-26" x="10" y="35"/>
      <single priority="1" type="SYN-IOPAD-15" x="10" y="36"/>
      <single priority="1" type="SYN-IOPAD-18" x="10" y="37"/>
      <single priority="1" type="SYN-IOPAD-14" x="10" y="38"/>
      <single priority="1" type="SYN-IOPAD-13" x="10" y="40"/>
      <single priority="1" type="SYN-IOPAD-12" x="10" y="42"/>
      <single priority="1" type="SYN-IOPAD-11" x="10" y="44"/>
      <single priority="1" type="SYN-IOPAD-10" x="10" y="46"/>
      <single priority="1" type="SYN-IOPAD-9" x="10" y="48"/>
      <single priority="1" type="SYN-IOPAD-1" x="10" y="50"/>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="2">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y149.SLICEL_X0 CLBLL_L_X2Y149.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="3">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y148.SLICEL_X0 CLBLL_L_X2Y148.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="4">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y147.SLICEL_X0 CLBLL_L_X2Y147.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="5">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y146.SLICEL_X0 CLBLL_L_X2Y146.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="6">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y145.SLICEL_X0 CLBLL_L_X2Y145.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="7">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y144.SLICEL_X0 CLBLL_L_X2Y144.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="8">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y143.SLICEL_X0 CLBLL_L_X2Y143.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="9">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y142.SLICEL_X0 CLBLL_L_X2Y142.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="10">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y141.SLICEL_X0 CLBLL_L_X2Y141.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="11">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y140.SLICEL_X0 CLBLL_L_X2Y140.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="12">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y139.SLICEL_X0 CLBLL_L_X2Y139.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="13">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y138.SLICEL_X0 CLBLL_L_X2Y138.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="14">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y137.SLICEL_X0 CLBLL_L_X2Y137.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="15">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y136.SLICEL_X0 CLBLL_L_X2Y136.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="16">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y135.SLICEL_X0 CLBLL_L_X2Y135.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="17">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y134.SLICEL_X0 CLBLL_L_X2Y134.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="18">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y133.SLICEL_X0 CLBLL_L_X2Y133.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="19">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y132.SLICEL_X0 CLBLL_L_X2Y132.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="20">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y131.SLICEL_X0 CLBLL_L_X2Y131.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="21">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y130.SLICEL_X0 CLBLL_L_X2Y130.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="22">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y129.SLICEL_X0 CLBLL_L_X2Y129.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="23">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y128.SLICEL_X0 CLBLL_L_X2Y128.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="24">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y127.SLICEL_X0 CLBLL_L_X2Y127.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="25">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y126.SLICEL_X0 CLBLL_L_X2Y126.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="26">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y125.SLICEL_X0 CLBLL_L_X2Y125.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="28">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y124.SLICEL_X0 CLBLL_L_X2Y124.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="29">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y123.SLICEL_X0 CLBLL_L_X2Y123.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="30">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y122.SLICEL_X0 CLBLL_L_X2Y122.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="31">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y121.SLICEL_X0 CLBLL_L_X2Y121.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="32">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y120.SLICEL_X0 CLBLL_L_X2Y120.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="33">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y119.SLICEL_X0 CLBLL_L_X2Y119.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="34">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y118.SLICEL_X0 CLBLL_L_X2Y118.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="35">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y117.SLICEL_X0 CLBLL_L_X2Y117.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="36">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y116.SLICEL_X0 CLBLL_L_X2Y116.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="37">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y115.SLICEL_X0 CLBLL_L_X2Y115.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="38">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y114.SLICEL_X0 CLBLL_L_X2Y114.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="39">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y113.SLICEL_X0 CLBLL_L_X2Y113.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="40">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y112.SLICEL_X0 CLBLL_L_X2Y112.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="41">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y111.SLICEL_X0 CLBLL_L_X2Y111.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="42">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y110.SLICEL_X0 CLBLL_L_X2Y110.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="43">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y109.SLICEL_X0 CLBLL_L_X2Y109.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="44">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y108.SLICEL_X0 CLBLL_L_X2Y108.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="45">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y107.SLICEL_X0 CLBLL_L_X2Y107.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="46">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y106.SLICEL_X0 CLBLL_L_X2Y106.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="47">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y105.SLICEL_X0 CLBLL_L_X2Y105.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="48">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y104.SLICEL_X0 CLBLL_L_X2Y104.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="49">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y103.SLICEL_X0 CLBLL_L_X2Y103.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="50">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y102.SLICEL_X0 CLBLL_L_X2Y102.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="51">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y101.SLICEL_X0 CLBLL_L_X2Y101.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="11" y="53">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X2Y100.SLICEL_X0 CLBLL_L_X2Y100.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="2">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y149.SLICEL_X1 CLBLM_R_X3Y149.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="3">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y148.SLICEL_X1 CLBLM_R_X3Y148.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="4">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y147.SLICEL_X1 CLBLM_R_X3Y147.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="5">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y146.SLICEL_X1 CLBLM_R_X3Y146.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="6">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y145.SLICEL_X1 CLBLM_R_X3Y145.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="7">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y144.SLICEL_X1 CLBLM_R_X3Y144.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="8">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y143.SLICEL_X1 CLBLM_R_X3Y143.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="9">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y142.SLICEL_X1 CLBLM_R_X3Y142.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="10">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y141.SLICEL_X1 CLBLM_R_X3Y141.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="11">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y140.SLICEL_X1 CLBLM_R_X3Y140.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="12">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y139.SLICEL_X1 CLBLM_R_X3Y139.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="13">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y138.SLICEL_X1 CLBLM_R_X3Y138.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="14">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y137.SLICEL_X1 CLBLM_R_X3Y137.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="15">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y136.SLICEL_X1 CLBLM_R_X3Y136.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="16">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y135.SLICEL_X1 CLBLM_R_X3Y135.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="17">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y134.SLICEL_X1 CLBLM_R_X3Y134.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="18">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y133.SLICEL_X1 CLBLM_R_X3Y133.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="19">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y132.SLICEL_X1 CLBLM_R_X3Y132.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="20">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y131.SLICEL_X1 CLBLM_R_X3Y131.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="21">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y130.SLICEL_X1 CLBLM_R_X3Y130.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="22">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y129.SLICEL_X1 CLBLM_R_X3Y129.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="23">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y128.SLICEL_X1 CLBLM_R_X3Y128.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="24">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y127.SLICEL_X1 CLBLM_R_X3Y127.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="25">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y126.SLICEL_X1 CLBLM_R_X3Y126.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="26">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y125.SLICEL_X1 CLBLM_R_X3Y125.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="28">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y124.SLICEL_X1 CLBLM_R_X3Y124.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="29">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y123.SLICEL_X1 CLBLM_R_X3Y123.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="30">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y122.SLICEL_X1 CLBLM_R_X3Y122.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="31">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y121.SLICEL_X1 CLBLM_R_X3Y121.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="32">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y120.SLICEL_X1 CLBLM_R_X3Y120.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="33">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y119.SLICEL_X1 CLBLM_R_X3Y119.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="34">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y118.SLICEL_X1 CLBLM_R_X3Y118.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="35">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y117.SLICEL_X1 CLBLM_R_X3Y117.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="36">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y116.SLICEL_X1 CLBLM_R_X3Y116.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="37">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y115.SLICEL_X1 CLBLM_R_X3Y115.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="38">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y114.SLICEL_X1 CLBLM_R_X3Y114.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="39">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y113.SLICEL_X1 CLBLM_R_X3Y113.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="40">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y112.SLICEL_X1 CLBLM_R_X3Y112.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="41">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y111.SLICEL_X1 CLBLM_R_X3Y111.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="42">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y110.SLICEL_X1 CLBLM_R_X3Y110.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="43">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y109.SLICEL_X1 CLBLM_R_X3Y109.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="44">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y108.SLICEL_X1 CLBLM_R_X3Y108.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="45">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y107.SLICEL_X1 CLBLM_R_X3Y107.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="46">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y106.SLICEL_X1 CLBLM_R_X3Y106.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="47">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y105.SLICEL_X1 CLBLM_R_X3Y105.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="48">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y104.SLICEL_X1 CLBLM_R_X3Y104.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="49">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y103.SLICEL_X1 CLBLM_R_X3Y103.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="50">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y102.SLICEL_X1 CLBLM_R_X3Y102.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="51">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y101.SLICEL_X1 CLBLM_R_X3Y101.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="14" y="53">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X3Y100.SLICEL_X1 CLBLM_R_X3Y100.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="2">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y149.SLICEL_X0 CLBLL_L_X4Y149.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="3">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y148.SLICEL_X0 CLBLL_L_X4Y148.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="4">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y147.SLICEL_X0 CLBLL_L_X4Y147.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="5">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y146.SLICEL_X0 CLBLL_L_X4Y146.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="6">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y145.SLICEL_X0 CLBLL_L_X4Y145.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="7">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y144.SLICEL_X0 CLBLL_L_X4Y144.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="8">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y143.SLICEL_X0 CLBLL_L_X4Y143.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="9">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y142.SLICEL_X0 CLBLL_L_X4Y142.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="10">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y141.SLICEL_X0 CLBLL_L_X4Y141.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="11">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y140.SLICEL_X0 CLBLL_L_X4Y140.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="12">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y139.SLICEL_X0 CLBLL_L_X4Y139.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="13">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y138.SLICEL_X0 CLBLL_L_X4Y138.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="14">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y137.SLICEL_X0 CLBLL_L_X4Y137.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="15">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y136.SLICEL_X0 CLBLL_L_X4Y136.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="16">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y135.SLICEL_X0 CLBLL_L_X4Y135.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="17">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y134.SLICEL_X0 CLBLL_L_X4Y134.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="18">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y133.SLICEL_X0 CLBLL_L_X4Y133.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="19">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y132.SLICEL_X0 CLBLL_L_X4Y132.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="20">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y131.SLICEL_X0 CLBLL_L_X4Y131.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="21">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y130.SLICEL_X0 CLBLL_L_X4Y130.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="22">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y129.SLICEL_X0 CLBLL_L_X4Y129.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="23">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y128.SLICEL_X0 CLBLL_L_X4Y128.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="24">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y127.SLICEL_X0 CLBLL_L_X4Y127.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="25">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y126.SLICEL_X0 CLBLL_L_X4Y126.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="26">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y125.SLICEL_X0 CLBLL_L_X4Y125.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="28">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y124.SLICEL_X0 CLBLL_L_X4Y124.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="29">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y123.SLICEL_X0 CLBLL_L_X4Y123.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="30">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y122.SLICEL_X0 CLBLL_L_X4Y122.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="31">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y121.SLICEL_X0 CLBLL_L_X4Y121.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="32">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y120.SLICEL_X0 CLBLL_L_X4Y120.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="33">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y119.SLICEL_X0 CLBLL_L_X4Y119.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="34">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y118.SLICEL_X0 CLBLL_L_X4Y118.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="35">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y117.SLICEL_X0 CLBLL_L_X4Y117.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="36">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y116.SLICEL_X0 CLBLL_L_X4Y116.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="37">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y115.SLICEL_X0 CLBLL_L_X4Y115.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="38">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y114.SLICEL_X0 CLBLL_L_X4Y114.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="39">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y113.SLICEL_X0 CLBLL_L_X4Y113.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="40">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y112.SLICEL_X0 CLBLL_L_X4Y112.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="41">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y111.SLICEL_X0 CLBLL_L_X4Y111.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="42">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y110.SLICEL_X0 CLBLL_L_X4Y110.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="43">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y109.SLICEL_X0 CLBLL_L_X4Y109.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="44">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y108.SLICEL_X0 CLBLL_L_X4Y108.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="45">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y107.SLICEL_X0 CLBLL_L_X4Y107.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="46">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y106.SLICEL_X0 CLBLL_L_X4Y106.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="47">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y105.SLICEL_X0 CLBLL_L_X4Y105.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="48">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y104.SLICEL_X0 CLBLL_L_X4Y104.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="49">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y103.SLICEL_X0 CLBLL_L_X4Y103.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="50">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y102.SLICEL_X0 CLBLL_L_X4Y102.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="51">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y101.SLICEL_X0 CLBLL_L_X4Y101.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="15" y="53">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X4Y100.SLICEL_X0 CLBLL_L_X4Y100.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="2">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y149.SLICEL_X1 CLBLM_R_X5Y149.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="3">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y148.SLICEL_X1 CLBLM_R_X5Y148.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="4">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y147.SLICEL_X1 CLBLM_R_X5Y147.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="5">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y146.SLICEL_X1 CLBLM_R_X5Y146.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="6">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y145.SLICEL_X1 CLBLM_R_X5Y145.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="7">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y144.SLICEL_X1 CLBLM_R_X5Y144.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="8">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y143.SLICEL_X1 CLBLM_R_X5Y143.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="9">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y142.SLICEL_X1 CLBLM_R_X5Y142.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="10">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y141.SLICEL_X1 CLBLM_R_X5Y141.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="11">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y140.SLICEL_X1 CLBLM_R_X5Y140.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="12">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y139.SLICEL_X1 CLBLM_R_X5Y139.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="13">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y138.SLICEL_X1 CLBLM_R_X5Y138.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="14">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y137.SLICEL_X1 CLBLM_R_X5Y137.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="15">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y136.SLICEL_X1 CLBLM_R_X5Y136.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="16">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y135.SLICEL_X1 CLBLM_R_X5Y135.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="17">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y134.SLICEL_X1 CLBLM_R_X5Y134.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="18">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y133.SLICEL_X1 CLBLM_R_X5Y133.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="19">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y132.SLICEL_X1 CLBLM_R_X5Y132.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="20">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y131.SLICEL_X1 CLBLM_R_X5Y131.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="21">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y130.SLICEL_X1 CLBLM_R_X5Y130.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="22">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y129.SLICEL_X1 CLBLM_R_X5Y129.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="23">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y128.SLICEL_X1 CLBLM_R_X5Y128.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="24">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y127.SLICEL_X1 CLBLM_R_X5Y127.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="25">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y126.SLICEL_X1 CLBLM_R_X5Y126.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="26">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y125.SLICEL_X1 CLBLM_R_X5Y125.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="28">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y124.SLICEL_X1 CLBLM_R_X5Y124.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="29">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y123.SLICEL_X1 CLBLM_R_X5Y123.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="30">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y122.SLICEL_X1 CLBLM_R_X5Y122.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="31">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y121.SLICEL_X1 CLBLM_R_X5Y121.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="32">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y120.SLICEL_X1 CLBLM_R_X5Y120.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="33">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y119.SLICEL_X1 CLBLM_R_X5Y119.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="34">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y118.SLICEL_X1 CLBLM_R_X5Y118.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="35">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y117.SLICEL_X1 CLBLM_R_X5Y117.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="36">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y116.SLICEL_X1 CLBLM_R_X5Y116.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="37">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y115.SLICEL_X1 CLBLM_R_X5Y115.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="38">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y114.SLICEL_X1 CLBLM_R_X5Y114.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="39">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y113.SLICEL_X1 CLBLM_R_X5Y113.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="40">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y112.SLICEL_X1 CLBLM_R_X5Y112.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="41">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y111.SLICEL_X1 CLBLM_R_X5Y111.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="42">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y110.SLICEL_X1 CLBLM_R_X5Y110.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="43">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y109.SLICEL_X1 CLBLM_R_X5Y109.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="44">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y108.SLICEL_X1 CLBLM_R_X5Y108.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="45">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y107.SLICEL_X1 CLBLM_R_X5Y107.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="46">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y106.SLICEL_X1 CLBLM_R_X5Y106.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="47">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y105.SLICEL_X1 CLBLM_R_X5Y105.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="48">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y104.SLICEL_X1 CLBLM_R_X5Y104.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="49">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y103.SLICEL_X1 CLBLM_R_X5Y103.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="50">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y102.SLICEL_X1 CLBLM_R_X5Y102.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="51">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y101.SLICEL_X1 CLBLM_R_X5Y101.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="18" y="53">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X5Y100.SLICEL_X1 CLBLM_R_X5Y100.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="SYN-VCC" x="19" y="26"/>
      <single priority="1" type="BLK-TL-BRAM_L" x="20" y="6">
        <metadata>
          <meta name="fasm_prefix">BRAM_L_X6Y145</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-BRAM_L" x="20" y="11">
        <metadata>
          <meta name="fasm_prefix">BRAM_L_X6Y140</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-BRAM_L" x="20" y="16">
        <metadata>
          <meta name="fasm_prefix">BRAM_L_X6Y135</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-BRAM_L" x="20" y="21">
        <metadata>
          <meta name="fasm_prefix">BRAM_L_X6Y130</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-BRAM_L" x="20" y="26">
        <metadata>
          <meta name="fasm_prefix">BRAM_L_X6Y125</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-BRAM_L" x="20" y="32">
        <metadata>
          <meta name="fasm_prefix">BRAM_L_X6Y120</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-BRAM_L" x="20" y="37">
        <metadata>
          <meta name="fasm_prefix">BRAM_L_X6Y115</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-BRAM_L" x="20" y="42">
        <metadata>
          <meta name="fasm_prefix">BRAM_L_X6Y110</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-BRAM_L" x="20" y="47">
        <metadata>
          <meta name="fasm_prefix">BRAM_L_X6Y105</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-BRAM_L" x="20" y="53">
        <metadata>
          <meta name="fasm_prefix">BRAM_L_X6Y100</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="2">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y149.SLICEL_X1 CLBLM_R_X7Y149.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="3">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y148.SLICEL_X1 CLBLM_R_X7Y148.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="4">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y147.SLICEL_X1 CLBLM_R_X7Y147.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="5">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y146.SLICEL_X1 CLBLM_R_X7Y146.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="6">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y145.SLICEL_X1 CLBLM_R_X7Y145.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="7">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y144.SLICEL_X1 CLBLM_R_X7Y144.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="8">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y143.SLICEL_X1 CLBLM_R_X7Y143.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="9">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y142.SLICEL_X1 CLBLM_R_X7Y142.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="10">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y141.SLICEL_X1 CLBLM_R_X7Y141.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="11">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y140.SLICEL_X1 CLBLM_R_X7Y140.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="12">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y139.SLICEL_X1 CLBLM_R_X7Y139.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="13">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y138.SLICEL_X1 CLBLM_R_X7Y138.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="14">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y137.SLICEL_X1 CLBLM_R_X7Y137.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="15">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y136.SLICEL_X1 CLBLM_R_X7Y136.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="16">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y135.SLICEL_X1 CLBLM_R_X7Y135.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="17">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y134.SLICEL_X1 CLBLM_R_X7Y134.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="18">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y133.SLICEL_X1 CLBLM_R_X7Y133.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="19">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y132.SLICEL_X1 CLBLM_R_X7Y132.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="20">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y131.SLICEL_X1 CLBLM_R_X7Y131.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="21">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y130.SLICEL_X1 CLBLM_R_X7Y130.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="22">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y129.SLICEL_X1 CLBLM_R_X7Y129.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="23">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y128.SLICEL_X1 CLBLM_R_X7Y128.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="24">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y127.SLICEL_X1 CLBLM_R_X7Y127.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="25">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y126.SLICEL_X1 CLBLM_R_X7Y126.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="26">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y125.SLICEL_X1 CLBLM_R_X7Y125.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="28">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y124.SLICEL_X1 CLBLM_R_X7Y124.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="29">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y123.SLICEL_X1 CLBLM_R_X7Y123.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="30">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y122.SLICEL_X1 CLBLM_R_X7Y122.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="31">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y121.SLICEL_X1 CLBLM_R_X7Y121.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="32">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y120.SLICEL_X1 CLBLM_R_X7Y120.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="33">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y119.SLICEL_X1 CLBLM_R_X7Y119.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="34">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y118.SLICEL_X1 CLBLM_R_X7Y118.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="35">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y117.SLICEL_X1 CLBLM_R_X7Y117.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="36">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y116.SLICEL_X1 CLBLM_R_X7Y116.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="37">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y115.SLICEL_X1 CLBLM_R_X7Y115.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="38">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y114.SLICEL_X1 CLBLM_R_X7Y114.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="39">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y113.SLICEL_X1 CLBLM_R_X7Y113.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="40">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y112.SLICEL_X1 CLBLM_R_X7Y112.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="41">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y111.SLICEL_X1 CLBLM_R_X7Y111.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="42">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y110.SLICEL_X1 CLBLM_R_X7Y110.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="43">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y109.SLICEL_X1 CLBLM_R_X7Y109.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="44">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y108.SLICEL_X1 CLBLM_R_X7Y108.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="45">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y107.SLICEL_X1 CLBLM_R_X7Y107.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="46">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y106.SLICEL_X1 CLBLM_R_X7Y106.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="47">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y105.SLICEL_X1 CLBLM_R_X7Y105.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="48">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y104.SLICEL_X1 CLBLM_R_X7Y104.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="49">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y103.SLICEL_X1 CLBLM_R_X7Y103.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="50">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y102.SLICEL_X1 CLBLM_R_X7Y102.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="51">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y101.SLICEL_X1 CLBLM_R_X7Y101.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="24" y="53">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X7Y100.SLICEL_X1 CLBLM_R_X7Y100.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="2">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y149.SLICEL_X1 CLBLM_L_X8Y149.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="3">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y148.SLICEL_X1 CLBLM_L_X8Y148.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="4">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y147.SLICEL_X1 CLBLM_L_X8Y147.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="5">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y146.SLICEL_X1 CLBLM_L_X8Y146.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="6">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y145.SLICEL_X1 CLBLM_L_X8Y145.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="7">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y144.SLICEL_X1 CLBLM_L_X8Y144.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="8">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y143.SLICEL_X1 CLBLM_L_X8Y143.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="9">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y142.SLICEL_X1 CLBLM_L_X8Y142.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="10">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y141.SLICEL_X1 CLBLM_L_X8Y141.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="11">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y140.SLICEL_X1 CLBLM_L_X8Y140.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="12">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y139.SLICEL_X1 CLBLM_L_X8Y139.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="13">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y138.SLICEL_X1 CLBLM_L_X8Y138.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="14">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y137.SLICEL_X1 CLBLM_L_X8Y137.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="15">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y136.SLICEL_X1 CLBLM_L_X8Y136.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="16">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y135.SLICEL_X1 CLBLM_L_X8Y135.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="17">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y134.SLICEL_X1 CLBLM_L_X8Y134.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="18">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y133.SLICEL_X1 CLBLM_L_X8Y133.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="19">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y132.SLICEL_X1 CLBLM_L_X8Y132.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="20">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y131.SLICEL_X1 CLBLM_L_X8Y131.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="21">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y130.SLICEL_X1 CLBLM_L_X8Y130.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="22">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y129.SLICEL_X1 CLBLM_L_X8Y129.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="23">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y128.SLICEL_X1 CLBLM_L_X8Y128.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="24">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y127.SLICEL_X1 CLBLM_L_X8Y127.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="25">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y126.SLICEL_X1 CLBLM_L_X8Y126.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="26">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y125.SLICEL_X1 CLBLM_L_X8Y125.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="28">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y124.SLICEL_X1 CLBLM_L_X8Y124.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="29">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y123.SLICEL_X1 CLBLM_L_X8Y123.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="30">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y122.SLICEL_X1 CLBLM_L_X8Y122.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="31">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y121.SLICEL_X1 CLBLM_L_X8Y121.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="32">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y120.SLICEL_X1 CLBLM_L_X8Y120.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="33">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y119.SLICEL_X1 CLBLM_L_X8Y119.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="34">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y118.SLICEL_X1 CLBLM_L_X8Y118.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="35">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y117.SLICEL_X1 CLBLM_L_X8Y117.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="36">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y116.SLICEL_X1 CLBLM_L_X8Y116.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="37">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y115.SLICEL_X1 CLBLM_L_X8Y115.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="38">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y114.SLICEL_X1 CLBLM_L_X8Y114.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="39">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y113.SLICEL_X1 CLBLM_L_X8Y113.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="40">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y112.SLICEL_X1 CLBLM_L_X8Y112.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="41">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y111.SLICEL_X1 CLBLM_L_X8Y111.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="42">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y110.SLICEL_X1 CLBLM_L_X8Y110.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="43">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y109.SLICEL_X1 CLBLM_L_X8Y109.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="44">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y108.SLICEL_X1 CLBLM_L_X8Y108.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="45">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y107.SLICEL_X1 CLBLM_L_X8Y107.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="46">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y106.SLICEL_X1 CLBLM_L_X8Y106.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="47">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y105.SLICEL_X1 CLBLM_L_X8Y105.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="48">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y104.SLICEL_X1 CLBLM_L_X8Y104.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="49">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y103.SLICEL_X1 CLBLM_L_X8Y103.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="50">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y102.SLICEL_X1 CLBLM_L_X8Y102.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="51">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y101.SLICEL_X1 CLBLM_L_X8Y101.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="25" y="53">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X8Y100.SLICEL_X1 CLBLM_L_X8Y100.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="SYN-GND" x="30" y="27"/>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="2">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y149.SLICEL_X1 CLBLM_L_X10Y149.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="3">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y148.SLICEL_X1 CLBLM_L_X10Y148.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="4">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y147.SLICEL_X1 CLBLM_L_X10Y147.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="5">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y146.SLICEL_X1 CLBLM_L_X10Y146.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="6">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y145.SLICEL_X1 CLBLM_L_X10Y145.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="7">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y144.SLICEL_X1 CLBLM_L_X10Y144.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="8">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y143.SLICEL_X1 CLBLM_L_X10Y143.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="9">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y142.SLICEL_X1 CLBLM_L_X10Y142.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="10">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y141.SLICEL_X1 CLBLM_L_X10Y141.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="11">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y140.SLICEL_X1 CLBLM_L_X10Y140.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="12">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y139.SLICEL_X1 CLBLM_L_X10Y139.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="13">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y138.SLICEL_X1 CLBLM_L_X10Y138.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="14">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y137.SLICEL_X1 CLBLM_L_X10Y137.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="15">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y136.SLICEL_X1 CLBLM_L_X10Y136.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="16">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y135.SLICEL_X1 CLBLM_L_X10Y135.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="17">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y134.SLICEL_X1 CLBLM_L_X10Y134.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="18">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y133.SLICEL_X1 CLBLM_L_X10Y133.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="19">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y132.SLICEL_X1 CLBLM_L_X10Y132.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="20">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y131.SLICEL_X1 CLBLM_L_X10Y131.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="21">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y130.SLICEL_X1 CLBLM_L_X10Y130.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="22">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y129.SLICEL_X1 CLBLM_L_X10Y129.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="23">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y128.SLICEL_X1 CLBLM_L_X10Y128.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="24">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y127.SLICEL_X1 CLBLM_L_X10Y127.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="25">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y126.SLICEL_X1 CLBLM_L_X10Y126.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="26">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y125.SLICEL_X1 CLBLM_L_X10Y125.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="28">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y124.SLICEL_X1 CLBLM_L_X10Y124.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="29">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y123.SLICEL_X1 CLBLM_L_X10Y123.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="30">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y122.SLICEL_X1 CLBLM_L_X10Y122.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="31">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y121.SLICEL_X1 CLBLM_L_X10Y121.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="32">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y120.SLICEL_X1 CLBLM_L_X10Y120.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="33">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y119.SLICEL_X1 CLBLM_L_X10Y119.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="34">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y118.SLICEL_X1 CLBLM_L_X10Y118.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="35">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y117.SLICEL_X1 CLBLM_L_X10Y117.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="36">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y116.SLICEL_X1 CLBLM_L_X10Y116.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="37">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y115.SLICEL_X1 CLBLM_L_X10Y115.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="38">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y114.SLICEL_X1 CLBLM_L_X10Y114.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="39">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y113.SLICEL_X1 CLBLM_L_X10Y113.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="40">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y112.SLICEL_X1 CLBLM_L_X10Y112.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="41">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y111.SLICEL_X1 CLBLM_L_X10Y111.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="42">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y110.SLICEL_X1 CLBLM_L_X10Y110.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="43">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y109.SLICEL_X1 CLBLM_L_X10Y109.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="44">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y108.SLICEL_X1 CLBLM_L_X10Y108.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="45">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y107.SLICEL_X1 CLBLM_L_X10Y107.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="46">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y106.SLICEL_X1 CLBLM_L_X10Y106.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="47">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y105.SLICEL_X1 CLBLM_L_X10Y105.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="48">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y104.SLICEL_X1 CLBLM_L_X10Y104.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="49">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y103.SLICEL_X1 CLBLM_L_X10Y103.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="50">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y102.SLICEL_X1 CLBLM_L_X10Y102.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="51">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y101.SLICEL_X1 CLBLM_L_X10Y101.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="31" y="53">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X10Y100.SLICEL_X1 CLBLM_L_X10Y100.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="2">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y149.SLICEL_X1 CLBLM_R_X11Y149.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="3">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y148.SLICEL_X1 CLBLM_R_X11Y148.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="4">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y147.SLICEL_X1 CLBLM_R_X11Y147.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="5">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y146.SLICEL_X1 CLBLM_R_X11Y146.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="6">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y145.SLICEL_X1 CLBLM_R_X11Y145.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="7">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y144.SLICEL_X1 CLBLM_R_X11Y144.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="8">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y143.SLICEL_X1 CLBLM_R_X11Y143.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="9">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y142.SLICEL_X1 CLBLM_R_X11Y142.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="10">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y141.SLICEL_X1 CLBLM_R_X11Y141.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="11">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y140.SLICEL_X1 CLBLM_R_X11Y140.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="12">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y139.SLICEL_X1 CLBLM_R_X11Y139.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="13">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y138.SLICEL_X1 CLBLM_R_X11Y138.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="14">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y137.SLICEL_X1 CLBLM_R_X11Y137.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="15">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y136.SLICEL_X1 CLBLM_R_X11Y136.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="16">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y135.SLICEL_X1 CLBLM_R_X11Y135.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="17">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y134.SLICEL_X1 CLBLM_R_X11Y134.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="18">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y133.SLICEL_X1 CLBLM_R_X11Y133.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="19">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y132.SLICEL_X1 CLBLM_R_X11Y132.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="20">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y131.SLICEL_X1 CLBLM_R_X11Y131.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="21">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y130.SLICEL_X1 CLBLM_R_X11Y130.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="22">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y129.SLICEL_X1 CLBLM_R_X11Y129.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="23">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y128.SLICEL_X1 CLBLM_R_X11Y128.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="24">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y127.SLICEL_X1 CLBLM_R_X11Y127.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="25">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y126.SLICEL_X1 CLBLM_R_X11Y126.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="26">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y125.SLICEL_X1 CLBLM_R_X11Y125.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="28">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y124.SLICEL_X1 CLBLM_R_X11Y124.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="29">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y123.SLICEL_X1 CLBLM_R_X11Y123.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="30">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y122.SLICEL_X1 CLBLM_R_X11Y122.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="31">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y121.SLICEL_X1 CLBLM_R_X11Y121.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="32">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y120.SLICEL_X1 CLBLM_R_X11Y120.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="33">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y119.SLICEL_X1 CLBLM_R_X11Y119.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="34">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y118.SLICEL_X1 CLBLM_R_X11Y118.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="35">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y117.SLICEL_X1 CLBLM_R_X11Y117.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="36">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y116.SLICEL_X1 CLBLM_R_X11Y116.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="37">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y115.SLICEL_X1 CLBLM_R_X11Y115.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="38">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y114.SLICEL_X1 CLBLM_R_X11Y114.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="39">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y113.SLICEL_X1 CLBLM_R_X11Y113.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="40">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y112.SLICEL_X1 CLBLM_R_X11Y112.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="41">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y111.SLICEL_X1 CLBLM_R_X11Y111.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="42">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y110.SLICEL_X1 CLBLM_R_X11Y110.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="43">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y109.SLICEL_X1 CLBLM_R_X11Y109.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="44">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y108.SLICEL_X1 CLBLM_R_X11Y108.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="45">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y107.SLICEL_X1 CLBLM_R_X11Y107.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="46">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y106.SLICEL_X1 CLBLM_R_X11Y106.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="47">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y105.SLICEL_X1 CLBLM_R_X11Y105.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="48">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y104.SLICEL_X1 CLBLM_R_X11Y104.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="49">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y103.SLICEL_X1 CLBLM_R_X11Y103.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="50">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y102.SLICEL_X1 CLBLM_R_X11Y102.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="51">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y101.SLICEL_X1 CLBLM_R_X11Y101.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_R" x="34" y="53">
        <metadata>
          <meta name="fasm_prefix">CLBLM_R_X11Y100.SLICEL_X1 CLBLM_R_X11Y100.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="SYN-IOPAD-0" x="35" y="27"/>
      <single priority="1" type="BLK-TL-CLBLL_L" x="36" y="2">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X12Y149.SLICEL_X0 CLBLL_L_X12Y149.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="36" y="3">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X12Y148.SLICEL_X0 CLBLL_L_X12Y148.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="36" y="4">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X12Y147.SLICEL_X0 CLBLL_L_X12Y147.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="36" y="5">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X12Y146.SLICEL_X0 CLBLL_L_X12Y146.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="36" y="6">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X12Y145.SLICEL_X0 CLBLL_L_X12Y145.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="36" y="7">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X12Y144.SLICEL_X0 CLBLL_L_X12Y144.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="36" y="8">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X12Y143.SLICEL_X0 CLBLL_L_X12Y143.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="36" y="9">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X12Y142.SLICEL_X0 CLBLL_L_X12Y142.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="36" y="10">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X12Y141.SLICEL_X0 CLBLL_L_X12Y141.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="36" y="11">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X12Y140.SLICEL_X0 CLBLL_L_X12Y140.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="36" y="12">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X12Y139.SLICEL_X0 CLBLL_L_X12Y139.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="36" y="13">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X12Y138.SLICEL_X0 CLBLL_L_X12Y138.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="36" y="14">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X12Y137.SLICEL_X0 CLBLL_L_X12Y137.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="36" y="15">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X12Y136.SLICEL_X0 CLBLL_L_X12Y136.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="36" y="16">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X12Y135.SLICEL_X0 CLBLL_L_X12Y135.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="36" y="17">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X12Y134.SLICEL_X0 CLBLL_L_X12Y134.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="36" y="18">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X12Y133.SLICEL_X0 CLBLL_L_X12Y133.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="36" y="19">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X12Y132.SLICEL_X0 CLBLL_L_X12Y132.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="36" y="20">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X12Y131.SLICEL_X0 CLBLL_L_X12Y131.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="36" y="21">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X12Y130.SLICEL_X0 CLBLL_L_X12Y130.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="36" y="22">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X12Y129.SLICEL_X0 CLBLL_L_X12Y129.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="36" y="23">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X12Y128.SLICEL_X0 CLBLL_L_X12Y128.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="36" y="24">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X12Y127.SLICEL_X0 CLBLL_L_X12Y127.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="36" y="25">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X12Y126.SLICEL_X0 CLBLL_L_X12Y126.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="36" y="26">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X12Y125.SLICEL_X0 CLBLL_L_X12Y125.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="36" y="28">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X12Y124.SLICEL_X0 CLBLL_L_X12Y124.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="36" y="29">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X12Y123.SLICEL_X0 CLBLL_L_X12Y123.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="36" y="30">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X12Y122.SLICEL_X0 CLBLL_L_X12Y122.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="36" y="31">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X12Y121.SLICEL_X0 CLBLL_L_X12Y121.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="36" y="32">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X12Y120.SLICEL_X0 CLBLL_L_X12Y120.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="36" y="33">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X12Y119.SLICEL_X0 CLBLL_L_X12Y119.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="36" y="34">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X12Y118.SLICEL_X0 CLBLL_L_X12Y118.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="36" y="35">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X12Y117.SLICEL_X0 CLBLL_L_X12Y117.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="36" y="36">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X12Y116.SLICEL_X0 CLBLL_L_X12Y116.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="36" y="37">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X12Y115.SLICEL_X0 CLBLL_L_X12Y115.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="36" y="38">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X12Y114.SLICEL_X0 CLBLL_L_X12Y114.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="36" y="39">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X12Y113.SLICEL_X0 CLBLL_L_X12Y113.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="36" y="40">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X12Y112.SLICEL_X0 CLBLL_L_X12Y112.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="36" y="41">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X12Y111.SLICEL_X0 CLBLL_L_X12Y111.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="36" y="42">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X12Y110.SLICEL_X0 CLBLL_L_X12Y110.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="36" y="43">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X12Y109.SLICEL_X0 CLBLL_L_X12Y109.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="36" y="44">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X12Y108.SLICEL_X0 CLBLL_L_X12Y108.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="36" y="45">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X12Y107.SLICEL_X0 CLBLL_L_X12Y107.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="36" y="46">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X12Y106.SLICEL_X0 CLBLL_L_X12Y106.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="36" y="47">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X12Y105.SLICEL_X0 CLBLL_L_X12Y105.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="36" y="48">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X12Y104.SLICEL_X0 CLBLL_L_X12Y104.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="36" y="49">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X12Y103.SLICEL_X0 CLBLL_L_X12Y103.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="36" y="50">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X12Y102.SLICEL_X0 CLBLL_L_X12Y102.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="36" y="51">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X12Y101.SLICEL_X0 CLBLL_L_X12Y101.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="36" y="53">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X12Y100.SLICEL_X0 CLBLL_L_X12Y100.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="39" y="2">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X13Y149.SLICEL_X0 CLBLL_R_X13Y149.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="39" y="3">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X13Y148.SLICEL_X0 CLBLL_R_X13Y148.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="39" y="4">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X13Y147.SLICEL_X0 CLBLL_R_X13Y147.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="39" y="5">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X13Y146.SLICEL_X0 CLBLL_R_X13Y146.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="39" y="6">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X13Y145.SLICEL_X0 CLBLL_R_X13Y145.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="39" y="7">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X13Y144.SLICEL_X0 CLBLL_R_X13Y144.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="39" y="8">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X13Y143.SLICEL_X0 CLBLL_R_X13Y143.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="39" y="9">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X13Y142.SLICEL_X0 CLBLL_R_X13Y142.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="39" y="10">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X13Y141.SLICEL_X0 CLBLL_R_X13Y141.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="39" y="11">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X13Y140.SLICEL_X0 CLBLL_R_X13Y140.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="39" y="12">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X13Y139.SLICEL_X0 CLBLL_R_X13Y139.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="39" y="13">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X13Y138.SLICEL_X0 CLBLL_R_X13Y138.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="39" y="14">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X13Y137.SLICEL_X0 CLBLL_R_X13Y137.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="39" y="15">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X13Y136.SLICEL_X0 CLBLL_R_X13Y136.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="39" y="16">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X13Y135.SLICEL_X0 CLBLL_R_X13Y135.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="39" y="17">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X13Y134.SLICEL_X0 CLBLL_R_X13Y134.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="39" y="18">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X13Y133.SLICEL_X0 CLBLL_R_X13Y133.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="39" y="19">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X13Y132.SLICEL_X0 CLBLL_R_X13Y132.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="39" y="20">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X13Y131.SLICEL_X0 CLBLL_R_X13Y131.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="39" y="21">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X13Y130.SLICEL_X0 CLBLL_R_X13Y130.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="39" y="22">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X13Y129.SLICEL_X0 CLBLL_R_X13Y129.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="39" y="23">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X13Y128.SLICEL_X0 CLBLL_R_X13Y128.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="39" y="24">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X13Y127.SLICEL_X0 CLBLL_R_X13Y127.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="39" y="25">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X13Y126.SLICEL_X0 CLBLL_R_X13Y126.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="39" y="26">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X13Y125.SLICEL_X0 CLBLL_R_X13Y125.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="39" y="28">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X13Y124.SLICEL_X0 CLBLL_R_X13Y124.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="39" y="29">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X13Y123.SLICEL_X0 CLBLL_R_X13Y123.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="39" y="30">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X13Y122.SLICEL_X0 CLBLL_R_X13Y122.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="39" y="31">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X13Y121.SLICEL_X0 CLBLL_R_X13Y121.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="39" y="32">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X13Y120.SLICEL_X0 CLBLL_R_X13Y120.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="39" y="33">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X13Y119.SLICEL_X0 CLBLL_R_X13Y119.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="39" y="34">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X13Y118.SLICEL_X0 CLBLL_R_X13Y118.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="39" y="35">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X13Y117.SLICEL_X0 CLBLL_R_X13Y117.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="39" y="36">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X13Y116.SLICEL_X0 CLBLL_R_X13Y116.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="39" y="37">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X13Y115.SLICEL_X0 CLBLL_R_X13Y115.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="39" y="38">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X13Y114.SLICEL_X0 CLBLL_R_X13Y114.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="39" y="39">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X13Y113.SLICEL_X0 CLBLL_R_X13Y113.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="39" y="40">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X13Y112.SLICEL_X0 CLBLL_R_X13Y112.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="39" y="41">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X13Y111.SLICEL_X0 CLBLL_R_X13Y111.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="39" y="42">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X13Y110.SLICEL_X0 CLBLL_R_X13Y110.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="39" y="43">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X13Y109.SLICEL_X0 CLBLL_R_X13Y109.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="39" y="44">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X13Y108.SLICEL_X0 CLBLL_R_X13Y108.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="39" y="45">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X13Y107.SLICEL_X0 CLBLL_R_X13Y107.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="39" y="46">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X13Y106.SLICEL_X0 CLBLL_R_X13Y106.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="39" y="47">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X13Y105.SLICEL_X0 CLBLL_R_X13Y105.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="39" y="48">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X13Y104.SLICEL_X0 CLBLL_R_X13Y104.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="39" y="49">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X13Y103.SLICEL_X0 CLBLL_R_X13Y103.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="39" y="50">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X13Y102.SLICEL_X0 CLBLL_R_X13Y102.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="39" y="51">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X13Y101.SLICEL_X0 CLBLL_R_X13Y101.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="39" y="53">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X13Y100.SLICEL_X0 CLBLL_R_X13Y100.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="40" y="2">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X14Y149.SLICEL_X0 CLBLL_L_X14Y149.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="40" y="3">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X14Y148.SLICEL_X0 CLBLL_L_X14Y148.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="40" y="4">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X14Y147.SLICEL_X0 CLBLL_L_X14Y147.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="40" y="5">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X14Y146.SLICEL_X0 CLBLL_L_X14Y146.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="40" y="6">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X14Y145.SLICEL_X0 CLBLL_L_X14Y145.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="40" y="7">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X14Y144.SLICEL_X0 CLBLL_L_X14Y144.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="40" y="8">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X14Y143.SLICEL_X0 CLBLL_L_X14Y143.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="40" y="9">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X14Y142.SLICEL_X0 CLBLL_L_X14Y142.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="40" y="10">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X14Y141.SLICEL_X0 CLBLL_L_X14Y141.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="40" y="11">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X14Y140.SLICEL_X0 CLBLL_L_X14Y140.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="40" y="12">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X14Y139.SLICEL_X0 CLBLL_L_X14Y139.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="40" y="13">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X14Y138.SLICEL_X0 CLBLL_L_X14Y138.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="40" y="14">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X14Y137.SLICEL_X0 CLBLL_L_X14Y137.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="40" y="15">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X14Y136.SLICEL_X0 CLBLL_L_X14Y136.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="40" y="16">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X14Y135.SLICEL_X0 CLBLL_L_X14Y135.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="40" y="17">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X14Y134.SLICEL_X0 CLBLL_L_X14Y134.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="40" y="18">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X14Y133.SLICEL_X0 CLBLL_L_X14Y133.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="40" y="19">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X14Y132.SLICEL_X0 CLBLL_L_X14Y132.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="40" y="20">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X14Y131.SLICEL_X0 CLBLL_L_X14Y131.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="40" y="21">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X14Y130.SLICEL_X0 CLBLL_L_X14Y130.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="40" y="22">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X14Y129.SLICEL_X0 CLBLL_L_X14Y129.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="40" y="23">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X14Y128.SLICEL_X0 CLBLL_L_X14Y128.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="40" y="24">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X14Y127.SLICEL_X0 CLBLL_L_X14Y127.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="40" y="25">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X14Y126.SLICEL_X0 CLBLL_L_X14Y126.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="40" y="26">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X14Y125.SLICEL_X0 CLBLL_L_X14Y125.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="40" y="28">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X14Y124.SLICEL_X0 CLBLL_L_X14Y124.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="40" y="29">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X14Y123.SLICEL_X0 CLBLL_L_X14Y123.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="40" y="30">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X14Y122.SLICEL_X0 CLBLL_L_X14Y122.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="40" y="31">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X14Y121.SLICEL_X0 CLBLL_L_X14Y121.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="40" y="32">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X14Y120.SLICEL_X0 CLBLL_L_X14Y120.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="40" y="33">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X14Y119.SLICEL_X0 CLBLL_L_X14Y119.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="40" y="34">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X14Y118.SLICEL_X0 CLBLL_L_X14Y118.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="40" y="35">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X14Y117.SLICEL_X0 CLBLL_L_X14Y117.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="40" y="36">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X14Y116.SLICEL_X0 CLBLL_L_X14Y116.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="40" y="37">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X14Y115.SLICEL_X0 CLBLL_L_X14Y115.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="40" y="38">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X14Y114.SLICEL_X0 CLBLL_L_X14Y114.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="40" y="39">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X14Y113.SLICEL_X0 CLBLL_L_X14Y113.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="40" y="40">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X14Y112.SLICEL_X0 CLBLL_L_X14Y112.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="40" y="41">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X14Y111.SLICEL_X0 CLBLL_L_X14Y111.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="40" y="42">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X14Y110.SLICEL_X0 CLBLL_L_X14Y110.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="40" y="43">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X14Y109.SLICEL_X0 CLBLL_L_X14Y109.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="40" y="44">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X14Y108.SLICEL_X0 CLBLL_L_X14Y108.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="40" y="45">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X14Y107.SLICEL_X0 CLBLL_L_X14Y107.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="40" y="46">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X14Y106.SLICEL_X0 CLBLL_L_X14Y106.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="40" y="47">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X14Y105.SLICEL_X0 CLBLL_L_X14Y105.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="40" y="48">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X14Y104.SLICEL_X0 CLBLL_L_X14Y104.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="40" y="49">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X14Y103.SLICEL_X0 CLBLL_L_X14Y103.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="40" y="50">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X14Y102.SLICEL_X0 CLBLL_L_X14Y102.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="40" y="51">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X14Y101.SLICEL_X0 CLBLL_L_X14Y101.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="40" y="53">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X14Y100.SLICEL_X0 CLBLL_L_X14Y100.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="43" y="2">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X15Y149.SLICEL_X0 CLBLL_R_X15Y149.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="43" y="3">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X15Y148.SLICEL_X0 CLBLL_R_X15Y148.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="43" y="4">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X15Y147.SLICEL_X0 CLBLL_R_X15Y147.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="43" y="5">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X15Y146.SLICEL_X0 CLBLL_R_X15Y146.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="43" y="6">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X15Y145.SLICEL_X0 CLBLL_R_X15Y145.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="43" y="7">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X15Y144.SLICEL_X0 CLBLL_R_X15Y144.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="43" y="8">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X15Y143.SLICEL_X0 CLBLL_R_X15Y143.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="43" y="9">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X15Y142.SLICEL_X0 CLBLL_R_X15Y142.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="43" y="10">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X15Y141.SLICEL_X0 CLBLL_R_X15Y141.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="43" y="11">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X15Y140.SLICEL_X0 CLBLL_R_X15Y140.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="43" y="12">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X15Y139.SLICEL_X0 CLBLL_R_X15Y139.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="43" y="13">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X15Y138.SLICEL_X0 CLBLL_R_X15Y138.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="43" y="14">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X15Y137.SLICEL_X0 CLBLL_R_X15Y137.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="43" y="15">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X15Y136.SLICEL_X0 CLBLL_R_X15Y136.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="43" y="16">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X15Y135.SLICEL_X0 CLBLL_R_X15Y135.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="43" y="17">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X15Y134.SLICEL_X0 CLBLL_R_X15Y134.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="43" y="18">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X15Y133.SLICEL_X0 CLBLL_R_X15Y133.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="43" y="19">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X15Y132.SLICEL_X0 CLBLL_R_X15Y132.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="43" y="20">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X15Y131.SLICEL_X0 CLBLL_R_X15Y131.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="43" y="21">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X15Y130.SLICEL_X0 CLBLL_R_X15Y130.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="43" y="22">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X15Y129.SLICEL_X0 CLBLL_R_X15Y129.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="43" y="23">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X15Y128.SLICEL_X0 CLBLL_R_X15Y128.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="43" y="24">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X15Y127.SLICEL_X0 CLBLL_R_X15Y127.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="43" y="25">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X15Y126.SLICEL_X0 CLBLL_R_X15Y126.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="43" y="26">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X15Y125.SLICEL_X0 CLBLL_R_X15Y125.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="43" y="28">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X15Y124.SLICEL_X0 CLBLL_R_X15Y124.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="43" y="29">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X15Y123.SLICEL_X0 CLBLL_R_X15Y123.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="43" y="30">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X15Y122.SLICEL_X0 CLBLL_R_X15Y122.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="43" y="31">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X15Y121.SLICEL_X0 CLBLL_R_X15Y121.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="43" y="32">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X15Y120.SLICEL_X0 CLBLL_R_X15Y120.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="43" y="33">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X15Y119.SLICEL_X0 CLBLL_R_X15Y119.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="43" y="34">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X15Y118.SLICEL_X0 CLBLL_R_X15Y118.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="43" y="35">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X15Y117.SLICEL_X0 CLBLL_R_X15Y117.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="43" y="36">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X15Y116.SLICEL_X0 CLBLL_R_X15Y116.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="43" y="37">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X15Y115.SLICEL_X0 CLBLL_R_X15Y115.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="43" y="38">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X15Y114.SLICEL_X0 CLBLL_R_X15Y114.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="43" y="39">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X15Y113.SLICEL_X0 CLBLL_R_X15Y113.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="43" y="40">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X15Y112.SLICEL_X0 CLBLL_R_X15Y112.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="43" y="41">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X15Y111.SLICEL_X0 CLBLL_R_X15Y111.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="43" y="42">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X15Y110.SLICEL_X0 CLBLL_R_X15Y110.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="43" y="43">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X15Y109.SLICEL_X0 CLBLL_R_X15Y109.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="43" y="44">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X15Y108.SLICEL_X0 CLBLL_R_X15Y108.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="43" y="45">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X15Y107.SLICEL_X0 CLBLL_R_X15Y107.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="43" y="46">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X15Y106.SLICEL_X0 CLBLL_R_X15Y106.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="43" y="47">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X15Y105.SLICEL_X0 CLBLL_R_X15Y105.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="43" y="48">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X15Y104.SLICEL_X0 CLBLL_R_X15Y104.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="43" y="49">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X15Y103.SLICEL_X0 CLBLL_R_X15Y103.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="43" y="50">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X15Y102.SLICEL_X0 CLBLL_R_X15Y102.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="43" y="51">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X15Y101.SLICEL_X0 CLBLL_R_X15Y101.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="43" y="53">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X15Y100.SLICEL_X0 CLBLL_R_X15Y100.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="44" y="2">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X16Y149.SLICEL_X0 CLBLL_L_X16Y149.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="44" y="3">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X16Y148.SLICEL_X0 CLBLL_L_X16Y148.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="44" y="4">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X16Y147.SLICEL_X0 CLBLL_L_X16Y147.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="44" y="5">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X16Y146.SLICEL_X0 CLBLL_L_X16Y146.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="44" y="6">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X16Y145.SLICEL_X0 CLBLL_L_X16Y145.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="44" y="7">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X16Y144.SLICEL_X0 CLBLL_L_X16Y144.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="44" y="8">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X16Y143.SLICEL_X0 CLBLL_L_X16Y143.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="44" y="9">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X16Y142.SLICEL_X0 CLBLL_L_X16Y142.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="44" y="10">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X16Y141.SLICEL_X0 CLBLL_L_X16Y141.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="44" y="11">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X16Y140.SLICEL_X0 CLBLL_L_X16Y140.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="44" y="12">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X16Y139.SLICEL_X0 CLBLL_L_X16Y139.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="44" y="13">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X16Y138.SLICEL_X0 CLBLL_L_X16Y138.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="44" y="14">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X16Y137.SLICEL_X0 CLBLL_L_X16Y137.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="44" y="15">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X16Y136.SLICEL_X0 CLBLL_L_X16Y136.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="44" y="16">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X16Y135.SLICEL_X0 CLBLL_L_X16Y135.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="44" y="17">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X16Y134.SLICEL_X0 CLBLL_L_X16Y134.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="44" y="18">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X16Y133.SLICEL_X0 CLBLL_L_X16Y133.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="44" y="19">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X16Y132.SLICEL_X0 CLBLL_L_X16Y132.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="44" y="20">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X16Y131.SLICEL_X0 CLBLL_L_X16Y131.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="44" y="21">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X16Y130.SLICEL_X0 CLBLL_L_X16Y130.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="44" y="22">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X16Y129.SLICEL_X0 CLBLL_L_X16Y129.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="44" y="23">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X16Y128.SLICEL_X0 CLBLL_L_X16Y128.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="44" y="24">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X16Y127.SLICEL_X0 CLBLL_L_X16Y127.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="44" y="25">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X16Y126.SLICEL_X0 CLBLL_L_X16Y126.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="44" y="26">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X16Y125.SLICEL_X0 CLBLL_L_X16Y125.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="44" y="28">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X16Y124.SLICEL_X0 CLBLL_L_X16Y124.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="44" y="29">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X16Y123.SLICEL_X0 CLBLL_L_X16Y123.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="44" y="30">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X16Y122.SLICEL_X0 CLBLL_L_X16Y122.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="44" y="31">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X16Y121.SLICEL_X0 CLBLL_L_X16Y121.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="44" y="32">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X16Y120.SLICEL_X0 CLBLL_L_X16Y120.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="44" y="33">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X16Y119.SLICEL_X0 CLBLL_L_X16Y119.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="44" y="34">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X16Y118.SLICEL_X0 CLBLL_L_X16Y118.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="44" y="35">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X16Y117.SLICEL_X0 CLBLL_L_X16Y117.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="44" y="36">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X16Y116.SLICEL_X0 CLBLL_L_X16Y116.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="44" y="37">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X16Y115.SLICEL_X0 CLBLL_L_X16Y115.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="44" y="38">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X16Y114.SLICEL_X0 CLBLL_L_X16Y114.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="44" y="39">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X16Y113.SLICEL_X0 CLBLL_L_X16Y113.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="44" y="40">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X16Y112.SLICEL_X0 CLBLL_L_X16Y112.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="44" y="41">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X16Y111.SLICEL_X0 CLBLL_L_X16Y111.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="44" y="42">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X16Y110.SLICEL_X0 CLBLL_L_X16Y110.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="44" y="43">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X16Y109.SLICEL_X0 CLBLL_L_X16Y109.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="44" y="44">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X16Y108.SLICEL_X0 CLBLL_L_X16Y108.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="44" y="45">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X16Y107.SLICEL_X0 CLBLL_L_X16Y107.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="44" y="46">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X16Y106.SLICEL_X0 CLBLL_L_X16Y106.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="44" y="47">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X16Y105.SLICEL_X0 CLBLL_L_X16Y105.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="44" y="48">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X16Y104.SLICEL_X0 CLBLL_L_X16Y104.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="44" y="49">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X16Y103.SLICEL_X0 CLBLL_L_X16Y103.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="44" y="50">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X16Y102.SLICEL_X0 CLBLL_L_X16Y102.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="44" y="51">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X16Y101.SLICEL_X0 CLBLL_L_X16Y101.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_L" x="44" y="53">
        <metadata>
          <meta name="fasm_prefix">CLBLL_L_X16Y100.SLICEL_X0 CLBLL_L_X16Y100.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="47" y="2">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X17Y149.SLICEL_X0 CLBLL_R_X17Y149.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="47" y="3">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X17Y148.SLICEL_X0 CLBLL_R_X17Y148.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="47" y="4">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X17Y147.SLICEL_X0 CLBLL_R_X17Y147.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="47" y="5">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X17Y146.SLICEL_X0 CLBLL_R_X17Y146.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="47" y="6">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X17Y145.SLICEL_X0 CLBLL_R_X17Y145.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="47" y="7">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X17Y144.SLICEL_X0 CLBLL_R_X17Y144.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="47" y="8">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X17Y143.SLICEL_X0 CLBLL_R_X17Y143.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="47" y="9">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X17Y142.SLICEL_X0 CLBLL_R_X17Y142.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="47" y="10">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X17Y141.SLICEL_X0 CLBLL_R_X17Y141.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="47" y="11">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X17Y140.SLICEL_X0 CLBLL_R_X17Y140.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="47" y="12">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X17Y139.SLICEL_X0 CLBLL_R_X17Y139.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="47" y="13">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X17Y138.SLICEL_X0 CLBLL_R_X17Y138.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="47" y="14">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X17Y137.SLICEL_X0 CLBLL_R_X17Y137.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="47" y="15">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X17Y136.SLICEL_X0 CLBLL_R_X17Y136.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="47" y="16">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X17Y135.SLICEL_X0 CLBLL_R_X17Y135.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="47" y="17">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X17Y134.SLICEL_X0 CLBLL_R_X17Y134.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="47" y="18">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X17Y133.SLICEL_X0 CLBLL_R_X17Y133.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="47" y="19">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X17Y132.SLICEL_X0 CLBLL_R_X17Y132.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="47" y="20">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X17Y131.SLICEL_X0 CLBLL_R_X17Y131.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="47" y="21">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X17Y130.SLICEL_X0 CLBLL_R_X17Y130.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="47" y="22">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X17Y129.SLICEL_X0 CLBLL_R_X17Y129.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="47" y="23">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X17Y128.SLICEL_X0 CLBLL_R_X17Y128.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="47" y="24">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X17Y127.SLICEL_X0 CLBLL_R_X17Y127.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="47" y="25">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X17Y126.SLICEL_X0 CLBLL_R_X17Y126.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="47" y="26">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X17Y125.SLICEL_X0 CLBLL_R_X17Y125.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="47" y="28">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X17Y124.SLICEL_X0 CLBLL_R_X17Y124.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="47" y="29">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X17Y123.SLICEL_X0 CLBLL_R_X17Y123.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="47" y="30">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X17Y122.SLICEL_X0 CLBLL_R_X17Y122.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="47" y="31">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X17Y121.SLICEL_X0 CLBLL_R_X17Y121.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="47" y="32">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X17Y120.SLICEL_X0 CLBLL_R_X17Y120.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="47" y="33">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X17Y119.SLICEL_X0 CLBLL_R_X17Y119.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="47" y="34">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X17Y118.SLICEL_X0 CLBLL_R_X17Y118.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="47" y="35">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X17Y117.SLICEL_X0 CLBLL_R_X17Y117.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="47" y="36">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X17Y116.SLICEL_X0 CLBLL_R_X17Y116.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="47" y="37">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X17Y115.SLICEL_X0 CLBLL_R_X17Y115.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="47" y="38">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X17Y114.SLICEL_X0 CLBLL_R_X17Y114.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="47" y="39">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X17Y113.SLICEL_X0 CLBLL_R_X17Y113.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="47" y="40">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X17Y112.SLICEL_X0 CLBLL_R_X17Y112.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="47" y="41">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X17Y111.SLICEL_X0 CLBLL_R_X17Y111.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="47" y="42">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X17Y110.SLICEL_X0 CLBLL_R_X17Y110.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="47" y="43">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X17Y109.SLICEL_X0 CLBLL_R_X17Y109.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="47" y="44">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X17Y108.SLICEL_X0 CLBLL_R_X17Y108.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="47" y="45">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X17Y107.SLICEL_X0 CLBLL_R_X17Y107.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="47" y="46">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X17Y106.SLICEL_X0 CLBLL_R_X17Y106.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="47" y="47">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X17Y105.SLICEL_X0 CLBLL_R_X17Y105.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="47" y="48">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X17Y104.SLICEL_X0 CLBLL_R_X17Y104.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="47" y="49">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X17Y103.SLICEL_X0 CLBLL_R_X17Y103.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="47" y="50">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X17Y102.SLICEL_X0 CLBLL_R_X17Y102.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="47" y="51">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X17Y101.SLICEL_X0 CLBLL_R_X17Y101.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="47" y="53">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X17Y100.SLICEL_X0 CLBLL_R_X17Y100.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="2">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y149.SLICEL_X0 CLBLL_R_X19Y149.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="3">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y148.SLICEL_X0 CLBLL_R_X19Y148.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="4">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y147.SLICEL_X0 CLBLL_R_X19Y147.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="5">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y146.SLICEL_X0 CLBLL_R_X19Y146.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="6">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y145.SLICEL_X0 CLBLL_R_X19Y145.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="7">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y144.SLICEL_X0 CLBLL_R_X19Y144.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="8">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y143.SLICEL_X0 CLBLL_R_X19Y143.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="9">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y142.SLICEL_X0 CLBLL_R_X19Y142.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="10">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y141.SLICEL_X0 CLBLL_R_X19Y141.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="11">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y140.SLICEL_X0 CLBLL_R_X19Y140.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="12">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y139.SLICEL_X0 CLBLL_R_X19Y139.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="13">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y138.SLICEL_X0 CLBLL_R_X19Y138.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="14">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y137.SLICEL_X0 CLBLL_R_X19Y137.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="15">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y136.SLICEL_X0 CLBLL_R_X19Y136.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="16">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y135.SLICEL_X0 CLBLL_R_X19Y135.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="17">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y134.SLICEL_X0 CLBLL_R_X19Y134.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="18">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y133.SLICEL_X0 CLBLL_R_X19Y133.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="19">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y132.SLICEL_X0 CLBLL_R_X19Y132.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="20">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y131.SLICEL_X0 CLBLL_R_X19Y131.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="21">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y130.SLICEL_X0 CLBLL_R_X19Y130.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="22">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y129.SLICEL_X0 CLBLL_R_X19Y129.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="23">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y128.SLICEL_X0 CLBLL_R_X19Y128.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="24">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y127.SLICEL_X0 CLBLL_R_X19Y127.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="25">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y126.SLICEL_X0 CLBLL_R_X19Y126.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="26">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y125.SLICEL_X0 CLBLL_R_X19Y125.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="28">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y124.SLICEL_X0 CLBLL_R_X19Y124.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="29">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y123.SLICEL_X0 CLBLL_R_X19Y123.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="30">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y122.SLICEL_X0 CLBLL_R_X19Y122.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="31">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y121.SLICEL_X0 CLBLL_R_X19Y121.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="32">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y120.SLICEL_X0 CLBLL_R_X19Y120.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="33">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y119.SLICEL_X0 CLBLL_R_X19Y119.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="34">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y118.SLICEL_X0 CLBLL_R_X19Y118.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="35">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y117.SLICEL_X0 CLBLL_R_X19Y117.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="36">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y116.SLICEL_X0 CLBLL_R_X19Y116.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="37">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y115.SLICEL_X0 CLBLL_R_X19Y115.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="38">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y114.SLICEL_X0 CLBLL_R_X19Y114.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="39">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y113.SLICEL_X0 CLBLL_R_X19Y113.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="40">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y112.SLICEL_X0 CLBLL_R_X19Y112.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="41">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y111.SLICEL_X0 CLBLL_R_X19Y111.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="42">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y110.SLICEL_X0 CLBLL_R_X19Y110.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="43">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y109.SLICEL_X0 CLBLL_R_X19Y109.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="44">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y108.SLICEL_X0 CLBLL_R_X19Y108.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="45">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y107.SLICEL_X0 CLBLL_R_X19Y107.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="46">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y106.SLICEL_X0 CLBLL_R_X19Y106.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="47">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y105.SLICEL_X0 CLBLL_R_X19Y105.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="48">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y104.SLICEL_X0 CLBLL_R_X19Y104.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="49">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y103.SLICEL_X0 CLBLL_R_X19Y103.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="50">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y102.SLICEL_X0 CLBLL_R_X19Y102.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="51">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y101.SLICEL_X0 CLBLL_R_X19Y101.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="52" y="53">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X19Y100.SLICEL_X0 CLBLL_R_X19Y100.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="2">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y149.SLICEL_X1 CLBLM_L_X20Y149.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="3">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y148.SLICEL_X1 CLBLM_L_X20Y148.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="4">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y147.SLICEL_X1 CLBLM_L_X20Y147.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="5">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y146.SLICEL_X1 CLBLM_L_X20Y146.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="6">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y145.SLICEL_X1 CLBLM_L_X20Y145.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="7">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y144.SLICEL_X1 CLBLM_L_X20Y144.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="8">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y143.SLICEL_X1 CLBLM_L_X20Y143.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="9">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y142.SLICEL_X1 CLBLM_L_X20Y142.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="10">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y141.SLICEL_X1 CLBLM_L_X20Y141.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="11">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y140.SLICEL_X1 CLBLM_L_X20Y140.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="12">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y139.SLICEL_X1 CLBLM_L_X20Y139.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="13">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y138.SLICEL_X1 CLBLM_L_X20Y138.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="14">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y137.SLICEL_X1 CLBLM_L_X20Y137.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="15">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y136.SLICEL_X1 CLBLM_L_X20Y136.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="16">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y135.SLICEL_X1 CLBLM_L_X20Y135.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="17">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y134.SLICEL_X1 CLBLM_L_X20Y134.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="18">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y133.SLICEL_X1 CLBLM_L_X20Y133.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="19">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y132.SLICEL_X1 CLBLM_L_X20Y132.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="20">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y131.SLICEL_X1 CLBLM_L_X20Y131.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="21">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y130.SLICEL_X1 CLBLM_L_X20Y130.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="22">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y129.SLICEL_X1 CLBLM_L_X20Y129.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="23">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y128.SLICEL_X1 CLBLM_L_X20Y128.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="24">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y127.SLICEL_X1 CLBLM_L_X20Y127.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="25">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y126.SLICEL_X1 CLBLM_L_X20Y126.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="26">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y125.SLICEL_X1 CLBLM_L_X20Y125.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="28">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y124.SLICEL_X1 CLBLM_L_X20Y124.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="29">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y123.SLICEL_X1 CLBLM_L_X20Y123.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="30">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y122.SLICEL_X1 CLBLM_L_X20Y122.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="31">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y121.SLICEL_X1 CLBLM_L_X20Y121.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="32">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y120.SLICEL_X1 CLBLM_L_X20Y120.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="33">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y119.SLICEL_X1 CLBLM_L_X20Y119.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="34">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y118.SLICEL_X1 CLBLM_L_X20Y118.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="35">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y117.SLICEL_X1 CLBLM_L_X20Y117.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="36">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y116.SLICEL_X1 CLBLM_L_X20Y116.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="37">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y115.SLICEL_X1 CLBLM_L_X20Y115.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="38">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y114.SLICEL_X1 CLBLM_L_X20Y114.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="39">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y113.SLICEL_X1 CLBLM_L_X20Y113.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="40">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y112.SLICEL_X1 CLBLM_L_X20Y112.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="41">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y111.SLICEL_X1 CLBLM_L_X20Y111.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="42">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y110.SLICEL_X1 CLBLM_L_X20Y110.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="43">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y109.SLICEL_X1 CLBLM_L_X20Y109.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="44">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y108.SLICEL_X1 CLBLM_L_X20Y108.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="45">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y107.SLICEL_X1 CLBLM_L_X20Y107.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="46">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y106.SLICEL_X1 CLBLM_L_X20Y106.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="47">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y105.SLICEL_X1 CLBLM_L_X20Y105.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="48">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y104.SLICEL_X1 CLBLM_L_X20Y104.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="49">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y103.SLICEL_X1 CLBLM_L_X20Y103.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="50">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y102.SLICEL_X1 CLBLM_L_X20Y102.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="51">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y101.SLICEL_X1 CLBLM_L_X20Y101.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="53" y="53">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X20Y100.SLICEL_X1 CLBLM_L_X20Y100.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="2">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y149.SLICEL_X0 CLBLL_R_X21Y149.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="3">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y148.SLICEL_X0 CLBLL_R_X21Y148.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="4">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y147.SLICEL_X0 CLBLL_R_X21Y147.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="5">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y146.SLICEL_X0 CLBLL_R_X21Y146.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="6">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y145.SLICEL_X0 CLBLL_R_X21Y145.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="7">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y144.SLICEL_X0 CLBLL_R_X21Y144.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="8">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y143.SLICEL_X0 CLBLL_R_X21Y143.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="9">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y142.SLICEL_X0 CLBLL_R_X21Y142.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="10">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y141.SLICEL_X0 CLBLL_R_X21Y141.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="11">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y140.SLICEL_X0 CLBLL_R_X21Y140.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="12">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y139.SLICEL_X0 CLBLL_R_X21Y139.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="13">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y138.SLICEL_X0 CLBLL_R_X21Y138.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="14">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y137.SLICEL_X0 CLBLL_R_X21Y137.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="15">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y136.SLICEL_X0 CLBLL_R_X21Y136.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="16">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y135.SLICEL_X0 CLBLL_R_X21Y135.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="17">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y134.SLICEL_X0 CLBLL_R_X21Y134.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="18">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y133.SLICEL_X0 CLBLL_R_X21Y133.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="19">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y132.SLICEL_X0 CLBLL_R_X21Y132.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="20">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y131.SLICEL_X0 CLBLL_R_X21Y131.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="21">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y130.SLICEL_X0 CLBLL_R_X21Y130.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="22">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y129.SLICEL_X0 CLBLL_R_X21Y129.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="23">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y128.SLICEL_X0 CLBLL_R_X21Y128.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="24">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y127.SLICEL_X0 CLBLL_R_X21Y127.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="25">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y126.SLICEL_X0 CLBLL_R_X21Y126.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="26">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y125.SLICEL_X0 CLBLL_R_X21Y125.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="28">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y124.SLICEL_X0 CLBLL_R_X21Y124.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="29">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y123.SLICEL_X0 CLBLL_R_X21Y123.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="30">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y122.SLICEL_X0 CLBLL_R_X21Y122.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="31">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y121.SLICEL_X0 CLBLL_R_X21Y121.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="32">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y120.SLICEL_X0 CLBLL_R_X21Y120.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="33">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y119.SLICEL_X0 CLBLL_R_X21Y119.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="34">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y118.SLICEL_X0 CLBLL_R_X21Y118.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="35">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y117.SLICEL_X0 CLBLL_R_X21Y117.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="36">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y116.SLICEL_X0 CLBLL_R_X21Y116.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="37">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y115.SLICEL_X0 CLBLL_R_X21Y115.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="38">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y114.SLICEL_X0 CLBLL_R_X21Y114.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="39">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y113.SLICEL_X0 CLBLL_R_X21Y113.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="40">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y112.SLICEL_X0 CLBLL_R_X21Y112.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="41">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y111.SLICEL_X0 CLBLL_R_X21Y111.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="42">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y110.SLICEL_X0 CLBLL_R_X21Y110.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="43">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y109.SLICEL_X0 CLBLL_R_X21Y109.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="44">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y108.SLICEL_X0 CLBLL_R_X21Y108.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="45">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y107.SLICEL_X0 CLBLL_R_X21Y107.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="46">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y106.SLICEL_X0 CLBLL_R_X21Y106.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="47">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y105.SLICEL_X0 CLBLL_R_X21Y105.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="48">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y104.SLICEL_X0 CLBLL_R_X21Y104.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="49">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y103.SLICEL_X0 CLBLL_R_X21Y103.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="50">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y102.SLICEL_X0 CLBLL_R_X21Y102.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="51">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y101.SLICEL_X0 CLBLL_R_X21Y101.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLL_R" x="56" y="53">
        <metadata>
          <meta name="fasm_prefix">CLBLL_R_X21Y100.SLICEL_X0 CLBLL_R_X21Y100.SLICEL_X1</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="2">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y149.SLICEL_X1 CLBLM_L_X22Y149.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="3">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y148.SLICEL_X1 CLBLM_L_X22Y148.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="4">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y147.SLICEL_X1 CLBLM_L_X22Y147.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="5">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y146.SLICEL_X1 CLBLM_L_X22Y146.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="6">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y145.SLICEL_X1 CLBLM_L_X22Y145.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="7">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y144.SLICEL_X1 CLBLM_L_X22Y144.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="8">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y143.SLICEL_X1 CLBLM_L_X22Y143.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="9">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y142.SLICEL_X1 CLBLM_L_X22Y142.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="10">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y141.SLICEL_X1 CLBLM_L_X22Y141.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="11">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y140.SLICEL_X1 CLBLM_L_X22Y140.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="12">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y139.SLICEL_X1 CLBLM_L_X22Y139.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="13">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y138.SLICEL_X1 CLBLM_L_X22Y138.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="14">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y137.SLICEL_X1 CLBLM_L_X22Y137.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="15">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y136.SLICEL_X1 CLBLM_L_X22Y136.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="16">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y135.SLICEL_X1 CLBLM_L_X22Y135.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="17">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y134.SLICEL_X1 CLBLM_L_X22Y134.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="18">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y133.SLICEL_X1 CLBLM_L_X22Y133.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="19">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y132.SLICEL_X1 CLBLM_L_X22Y132.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="20">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y131.SLICEL_X1 CLBLM_L_X22Y131.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="21">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y130.SLICEL_X1 CLBLM_L_X22Y130.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="22">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y129.SLICEL_X1 CLBLM_L_X22Y129.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="23">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y128.SLICEL_X1 CLBLM_L_X22Y128.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="24">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y127.SLICEL_X1 CLBLM_L_X22Y127.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="25">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y126.SLICEL_X1 CLBLM_L_X22Y126.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="26">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y125.SLICEL_X1 CLBLM_L_X22Y125.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="28">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y124.SLICEL_X1 CLBLM_L_X22Y124.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="29">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y123.SLICEL_X1 CLBLM_L_X22Y123.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="30">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y122.SLICEL_X1 CLBLM_L_X22Y122.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="31">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y121.SLICEL_X1 CLBLM_L_X22Y121.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="32">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y120.SLICEL_X1 CLBLM_L_X22Y120.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="33">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y119.SLICEL_X1 CLBLM_L_X22Y119.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="34">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y118.SLICEL_X1 CLBLM_L_X22Y118.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="35">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y117.SLICEL_X1 CLBLM_L_X22Y117.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="36">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y116.SLICEL_X1 CLBLM_L_X22Y116.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="37">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y115.SLICEL_X1 CLBLM_L_X22Y115.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="38">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y114.SLICEL_X1 CLBLM_L_X22Y114.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="39">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y113.SLICEL_X1 CLBLM_L_X22Y113.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="40">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y112.SLICEL_X1 CLBLM_L_X22Y112.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="41">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y111.SLICEL_X1 CLBLM_L_X22Y111.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="42">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y110.SLICEL_X1 CLBLM_L_X22Y110.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="43">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y109.SLICEL_X1 CLBLM_L_X22Y109.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="44">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y108.SLICEL_X1 CLBLM_L_X22Y108.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="45">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y107.SLICEL_X1 CLBLM_L_X22Y107.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="46">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y106.SLICEL_X1 CLBLM_L_X22Y106.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="47">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y105.SLICEL_X1 CLBLM_L_X22Y105.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="48">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y104.SLICEL_X1 CLBLM_L_X22Y104.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="49">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y103.SLICEL_X1 CLBLM_L_X22Y103.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="50">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y102.SLICEL_X1 CLBLM_L_X22Y102.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="51">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y101.SLICEL_X1 CLBLM_L_X22Y101.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="BLK-TL-CLBLM_L" x="57" y="53">
        <metadata>
          <meta name="fasm_prefix">CLBLM_L_X22Y100.SLICEL_X1 CLBLM_L_X22Y100.SLICEM_X0</meta>
        </metadata>
      </single>
      <single priority="1" type="SYN-IOPAD-7" x="62" y="11"/>
      <single priority="1" type="SYN-IOPAD-6" x="62" y="13"/>
      <single priority="1" type="SYN-IOPAD-5" x="62" y="15"/>
      <single priority="1" type="SYN-IOPAD-4" x="62" y="17"/>
      <single priority="1" type="SYN-IOPAD-3" x="62" y="19"/>
      <single priority="1" type="SYN-IOPAD-2" x="62" y="21"/>
      <single priority="1" type="SYN-IOPAD-17" x="62" y="23"/>
      <single priority="1" type="SYN-IOPAD-24" x="62" y="24"/>
      <single priority="1" type="SYN-IOPAD-16" x="62" y="25"/>
      <single priority="1" type="SYN-IOPAD-23" x="62" y="26"/>
      <single priority="1" type="SYN-IOPAD-22" x="62" y="29"/>
      <single priority="1" type="SYN-IOPAD-21" x="62" y="31"/>
      <single priority="1" type="SYN-IOPAD-20" x="62" y="33"/>
      <single priority="1" type="SYN-IOPAD-19" x="62" y="35"/>
      <single priority="1" type="SYN-IOPAD-34" x="62" y="37"/>
    </fixed_layout>
  </layout>
  <switchlist>
    <switch Cin="0" Cout="0" R="0.0" Tdel="0.0" name="short" type="short"/>
    <switch Cin="0" Cinternal="5.961999999999999e-09" Cout="0" R="0.0013258925624999999" Tdel="1.86e-10" name="routing_R0.0013258925624999999_C5.961999999999999e-09_Tdel1.86e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.000737319" Tdel="1.34e-10" name="routing_R0.000737319_C0.0_Tdel1.34e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3.38e-10" name="routing_R0.0_C0.0_Tdel3.38e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="0.0" name="pass_transistor_R0.0_C0.0_Tdel0.0" type="pass_gate"/>
    <switch Cin="0" Cinternal="1.111e-09" Cout="0" R="0.000424875" Tdel="3.12e-10" name="routing_R0.000424875_C1.111e-09_Tdel3.12e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.24e-10" name="routing_R0.0_C0.0_Tdel1.24e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.09e-10" name="routing_R0.0_C0.0_Tdel2.09e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.0799999999999998e-10" name="routing_R0.0_C0.0_Tdel2.0799999999999998e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.05e-10" name="routing_R0.0_C0.0_Tdel2.05e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3.05e-10" name="routing_R0.0_C0.0_Tdel3.05e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.11e-10" name="routing_R0.0_C0.0_Tdel2.11e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.0599999999999999e-10" name="routing_R0.0_C0.0_Tdel2.0599999999999999e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.13e-10" name="routing_R0.0_C0.0_Tdel2.13e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3e-10" name="routing_R0.0_C0.0_Tdel3e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.1399999999999998e-10" name="routing_R0.0_C0.0_Tdel2.1399999999999998e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.91e-10" name="routing_R0.0_C0.0_Tdel1.91e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="9.6e-11" name="routing_R0.0_C0.0_Tdel9.6e-11" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="7.2e-11" name="routing_R0.0_C0.0_Tdel7.2e-11" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.2800000000000001e-10" name="routing_R0.0_C0.0_Tdel2.2800000000000001e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.3800000000000001e-10" name="routing_R0.0_C0.0_Tdel1.3800000000000001e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.52e-10" name="routing_R0.0_C0.0_Tdel1.52e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3.0799999999999997e-10" name="routing_R0.0_C0.0_Tdel3.0799999999999997e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.1999999999999995e-11" name="routing_R0.0_C0.0_Tdel5.1999999999999995e-11" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3.98e-10" name="routing_R0.0_C0.0_Tdel3.98e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4.4e-10" name="routing_R0.0_C0.0_Tdel4.4e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="6.650000000000001e-10" name="routing_R0.0_C0.0_Tdel6.650000000000001e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4.24e-10" name="routing_R0.0_C0.0_Tdel4.24e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.27e-10" name="routing_R0.0_C0.0_Tdel1.27e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3.41e-10" name="routing_R0.0_C0.0_Tdel3.41e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3.02e-10" name="routing_R0.0_C0.0_Tdel3.02e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0004125" Tdel="0.0" name="routing_R0.0004125_C0.0_Tdel0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0015063124999999998" Tdel="0.0" name="routing_R0.0015063124999999998_C0.0_Tdel0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.49e-10" name="routing_R0.0_C0.0_Tdel2.49e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.19e-10" name="routing_R0.0_C0.0_Tdel1.19e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.26e-10" name="routing_R0.0_C0.0_Tdel1.26e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.65e-10" name="routing_R0.0_C0.0_Tdel2.65e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.62e-10" name="routing_R0.0_C0.0_Tdel2.62e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.59e-10" name="routing_R0.0_C0.0_Tdel2.59e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.55e-10" name="routing_R0.0_C0.0_Tdel2.55e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.08e-10" name="routing_R0.0_C0.0_Tdel1.08e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.11e-10" name="routing_R0.0_C0.0_Tdel1.11e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.13e-10" name="routing_R0.0_C0.0_Tdel1.13e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.51e-10" name="routing_R0.0_C0.0_Tdel2.51e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.48e-10" name="routing_R0.0_C0.0_Tdel2.48e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.53e-10" name="routing_R0.0_C0.0_Tdel2.53e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.56e-10" name="routing_R0.0_C0.0_Tdel2.56e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.57e-10" name="routing_R0.0_C0.0_Tdel2.57e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.6000000000000003e-10" name="routing_R0.0_C0.0_Tdel2.6000000000000003e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.6100000000000003e-10" name="routing_R0.0_C0.0_Tdel2.6100000000000003e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.63e-10" name="routing_R0.0_C0.0_Tdel2.63e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.52e-10" name="routing_R0.0_C0.0_Tdel2.52e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.46e-10" name="routing_R0.0_C0.0_Tdel2.46e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.45e-10" name="routing_R0.0_C0.0_Tdel2.45e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.44e-10" name="routing_R0.0_C0.0_Tdel2.44e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.54e-10" name="routing_R0.0_C0.0_Tdel2.54e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.37e-10" name="routing_R0.0_C0.0_Tdel2.37e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3.04e-10" name="routing_R0.0_C0.0_Tdel3.04e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.7600000000000003e-10" name="routing_R0.0_C0.0_Tdel2.7600000000000003e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4.59e-10" name="routing_R0.0_C0.0_Tdel4.59e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4.5300000000000004e-10" name="routing_R0.0_C0.0_Tdel4.5300000000000004e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4.5500000000000003e-10" name="routing_R0.0_C0.0_Tdel4.5500000000000003e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4.8e-10" name="routing_R0.0_C0.0_Tdel4.8e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4.81e-10" name="routing_R0.0_C0.0_Tdel4.81e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4.74e-10" name="routing_R0.0_C0.0_Tdel4.74e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4.76e-10" name="routing_R0.0_C0.0_Tdel4.76e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.16e-10" name="routing_R0.0_C0.0_Tdel5.16e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.17e-10" name="routing_R0.0_C0.0_Tdel5.17e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.1e-10" name="routing_R0.0_C0.0_Tdel5.1e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.13e-10" name="routing_R0.0_C0.0_Tdel5.13e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.0299999999999999e-10" name="routing_R0.0_C0.0_Tdel1.0299999999999999e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="9e-11" name="routing_R0.0_C0.0_Tdel9e-11" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="9.7e-11" name="routing_R0.0_C0.0_Tdel9.7e-11" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1e-10" name="routing_R0.0_C0.0_Tdel1e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4e-10" name="routing_R0.0_C0.0_Tdel4e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.15e-10" name="routing_R0.0_C0.0_Tdel2.15e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.41e-10" name="routing_R0.0_C0.0_Tdel2.41e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.31e-10" name="routing_R0.0_C0.0_Tdel2.31e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.81e-10" name="routing_R0.0_C0.0_Tdel2.81e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.01e-10" name="routing_R0.0_C0.0_Tdel1.01e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="9.5e-11" name="routing_R0.0_C0.0_Tdel9.5e-11" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.0699999999999999e-10" name="routing_R0.0_C0.0_Tdel1.0699999999999999e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.7500000000000003e-10" name="routing_R0.0_C0.0_Tdel2.7500000000000003e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3.06e-10" name="routing_R0.0_C0.0_Tdel3.06e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4.68e-10" name="routing_R0.0_C0.0_Tdel4.68e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4.75e-10" name="routing_R0.0_C0.0_Tdel4.75e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4.62e-10" name="routing_R0.0_C0.0_Tdel4.62e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4.699999999999999e-10" name="routing_R0.0_C0.0_Tdel4.699999999999999e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4.72e-10" name="routing_R0.0_C0.0_Tdel4.72e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.230000000000001e-10" name="routing_R0.0_C0.0_Tdel5.230000000000001e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.14e-10" name="routing_R0.0_C0.0_Tdel5.14e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3.5199999999999997e-10" name="routing_R0.0_C0.0_Tdel3.5199999999999997e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4.78e-10" name="routing_R0.0_C0.0_Tdel4.78e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.67e-10" name="routing_R0.0_C0.0_Tdel2.67e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.2e-10" name="routing_R0.0_C0.0_Tdel1.2e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.18e-10" name="routing_R0.0_C0.0_Tdel1.18e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.23e-10" name="routing_R0.0_C0.0_Tdel2.23e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.00104011875" Tdel="7.910000000000001e-10" name="routing_R0.00104011875_C0.0_Tdel7.910000000000001e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.00104011875" Tdel="8.5e-11" name="routing_R0.00104011875_C0.0_Tdel8.5e-11" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="6.23e-10" name="routing_R0.0_C0.0_Tdel6.23e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="7.94e-10" name="routing_R0.0_C0.0_Tdel7.94e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.1040000000000001e-09" name="routing_R0.0_C0.0_Tdel1.1040000000000001e-09" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.93e-10" name="routing_R0.0_C0.0_Tdel5.93e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.124e-09" name="routing_R0.0_C0.0_Tdel1.124e-09" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.7300000000000004e-10" name="routing_R0.0_C0.0_Tdel2.7300000000000004e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.03e-10" name="routing_R0.0_C0.0_Tdel5.03e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.26e-10" name="routing_R0.0_C0.0_Tdel5.26e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.210000000000001e-10" name="routing_R0.0_C0.0_Tdel5.210000000000001e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4.67e-10" name="routing_R0.0_C0.0_Tdel4.67e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4.07e-10" name="routing_R0.0_C0.0_Tdel4.07e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.64e-10" name="routing_R0.0_C0.0_Tdel2.64e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4.93e-10" name="routing_R0.0_C0.0_Tdel4.93e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.24e-10" name="routing_R0.0_C0.0_Tdel5.24e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="6.04e-10" name="routing_R0.0_C0.0_Tdel6.04e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.98e-10" name="routing_R0.0_C0.0_Tdel5.98e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="8.36e-10" name="routing_R0.0_C0.0_Tdel8.36e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4.32e-10" name="routing_R0.0_C0.0_Tdel4.32e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3.5e-10" name="routing_R0.0_C0.0_Tdel3.5e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4.26e-10" name="routing_R0.0_C0.0_Tdel4.26e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.96e-10" name="routing_R0.0_C0.0_Tdel1.96e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="7.299999999999999e-11" name="routing_R0.0_C0.0_Tdel7.299999999999999e-11" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.75e-10" name="routing_R0.0_C0.0_Tdel1.75e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.11e-10" name="routing_R0.0_C0.0_Tdel5.11e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.93e-10" name="routing_R0.0_C0.0_Tdel1.93e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0014764880625000002" Tdel="1.7799999999999998e-10" name="routing_R0.0014764880625000002_C0.0_Tdel1.7799999999999998e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0034898806249999996" Tdel="1.79e-10" name="routing_R0.0034898806249999996_C0.0_Tdel1.79e-10" type="mux"/>
    <switch Cin="0" Cinternal="7.570000000000001e-09" Cout="0" R="0.0" Tdel="0.0" name="routing_R0.0_C7.570000000000001e-09_Tdel0.0" type="mux"/>
    <switch Cin="0" Cinternal="7.713000000000001e-09" Cout="0" R="0.0016107141875" Tdel="1.3800000000000001e-10" name="routing_R0.0016107141875_C7.713000000000001e-09_Tdel1.3800000000000001e-10" type="mux"/>
    <switch Cin="0" Cinternal="7.485e-09" Cout="0" R="0.00164345225" Tdel="1.7e-10" name="routing_R0.00164345225_C7.485e-09_Tdel1.7e-10" type="mux"/>
    <switch Cin="0" Cinternal="6.3249999999999996e-09" Cout="0" R="0.0033916664374999995" Tdel="1.89e-10" name="routing_R0.0033916664374999995_C6.3249999999999996e-09_Tdel1.89e-10" type="mux"/>
    <switch Cin="0" Cinternal="8.473000000000001e-09" Cout="0" R="0.0011851186875" Tdel="1.39e-10" name="routing_R0.0011851186875_C8.473000000000001e-09_Tdel1.39e-10" type="mux"/>
    <switch Cin="0" Cinternal="9.404e-09" Cout="0" R="0.0012375" Tdel="1.65e-10" name="routing_R0.0012375_C9.404e-09_Tdel1.65e-10" type="mux"/>
    <switch Cin="0" Cinternal="8.429e-09" Cout="0" R="0.00116220225" Tdel="1.23e-10" name="routing_R0.00116220225_C8.429e-09_Tdel1.23e-10" type="mux"/>
    <switch Cin="0" Cinternal="8.429e-09" Cout="0" R="0.00116220225" Tdel="1.24e-10" name="routing_R0.00116220225_C8.429e-09_Tdel1.24e-10" type="mux"/>
    <switch Cin="0" Cinternal="8.473000000000001e-09" Cout="0" R="0.0011851186875" Tdel="1.34e-10" name="routing_R0.0011851186875_C8.473000000000001e-09_Tdel1.34e-10" type="mux"/>
    <switch Cin="0" Cinternal="9.979e-09" Cout="0" R="0.0015845231875" Tdel="1.7599999999999999e-10" name="routing_R0.0015845231875_C9.979e-09_Tdel1.7599999999999999e-10" type="mux"/>
    <switch Cin="0" Cinternal="8.473000000000001e-09" Cout="0" R="0.0011851186875" Tdel="1.32e-10" name="routing_R0.0011851186875_C8.473000000000001e-09_Tdel1.32e-10" type="mux"/>
    <switch Cin="0" Cinternal="9.979e-09" Cout="0" R="0.0015845231875" Tdel="1.8e-10" name="routing_R0.0015845231875_C9.979e-09_Tdel1.8e-10" type="mux"/>
    <switch Cin="0" Cinternal="8.429e-09" Cout="0" R="0.00116220225" Tdel="1.32e-10" name="routing_R0.00116220225_C8.429e-09_Tdel1.32e-10" type="mux"/>
    <switch Cin="0" Cinternal="8.473000000000001e-09" Cout="0" R="0.0011851186875" Tdel="1.3800000000000001e-10" name="routing_R0.0011851186875_C8.473000000000001e-09_Tdel1.3800000000000001e-10" type="mux"/>
    <switch Cin="0" Cinternal="9.979e-09" Cout="0" R="0.0015845231875" Tdel="1.7699999999999998e-10" name="routing_R0.0015845231875_C9.979e-09_Tdel1.7699999999999998e-10" type="mux"/>
    <switch Cin="0" Cinternal="8.429e-09" Cout="0" R="0.00116220225" Tdel="1.31e-10" name="routing_R0.00116220225_C8.429e-09_Tdel1.31e-10" type="mux"/>
    <switch Cin="0" Cinternal="9.979e-09" Cout="0" R="0.0015845231875" Tdel="1.89e-10" name="routing_R0.0015845231875_C9.979e-09_Tdel1.89e-10" type="mux"/>
    <switch Cin="0" Cinternal="8.429e-09" Cout="0" R="0.00116220225" Tdel="1.22e-10" name="routing_R0.00116220225_C8.429e-09_Tdel1.22e-10" type="mux"/>
    <switch Cin="0" Cinternal="9.404e-09" Cout="0" R="0.0012375" Tdel="1.6700000000000002e-10" name="routing_R0.0012375_C9.404e-09_Tdel1.6700000000000002e-10" type="mux"/>
    <switch Cin="0" Cinternal="8.473000000000001e-09" Cout="0" R="0.0011851186875" Tdel="1.33e-10" name="routing_R0.0011851186875_C8.473000000000001e-09_Tdel1.33e-10" type="mux"/>
    <switch Cin="0" Cinternal="9.979e-09" Cout="0" R="0.0015845231875" Tdel="1.85e-10" name="routing_R0.0015845231875_C9.979e-09_Tdel1.85e-10" type="mux"/>
    <switch Cin="0" Cinternal="9.979e-09" Cout="0" R="0.0015845231875" Tdel="1.79e-10" name="routing_R0.0015845231875_C9.979e-09_Tdel1.79e-10" type="mux"/>
    <switch Cin="0" Cinternal="8.473000000000001e-09" Cout="0" R="0.0011851186875" Tdel="1.31e-10" name="routing_R0.0011851186875_C8.473000000000001e-09_Tdel1.31e-10" type="mux"/>
    <switch Cin="0" Cinternal="1.3478e-08" Cout="0" R="0.0007569375" Tdel="3.01e-10" name="routing_R0.0007569375_C1.3478e-08_Tdel3.01e-10" type="mux"/>
    <switch Cin="0" Cinternal="1.5097e-08" Cout="0" R="0.001915178375" Tdel="1.75e-10" name="routing_R0.001915178375_C1.5097e-08_Tdel1.75e-10" type="mux"/>
    <switch Cin="0" Cinternal="9.979e-09" Cout="0" R="0.0015845231875" Tdel="1.7799999999999998e-10" name="routing_R0.0015845231875_C9.979e-09_Tdel1.7799999999999998e-10" type="mux"/>
    <switch Cin="0" Cinternal="9.979e-09" Cout="0" R="0.0015845231875" Tdel="1.75e-10" name="routing_R0.0015845231875_C9.979e-09_Tdel1.75e-10" type="mux"/>
    <switch Cin="0" Cinternal="9.404e-09" Cout="0" R="0.0012375" Tdel="1.6800000000000001e-10" name="routing_R0.0012375_C9.404e-09_Tdel1.6800000000000001e-10" type="mux"/>
    <switch Cin="0" Cinternal="8.473000000000001e-09" Cout="0" R="0.0011851186875" Tdel="1.3700000000000002e-10" name="routing_R0.0011851186875_C8.473000000000001e-09_Tdel1.3700000000000002e-10" type="mux"/>
    <switch Cin="0" Cinternal="8.473000000000001e-09" Cout="0" R="0.0011851186875" Tdel="1.43e-10" name="routing_R0.0011851186875_C8.473000000000001e-09_Tdel1.43e-10" type="mux"/>
    <switch Cin="0" Cinternal="8.429e-09" Cout="0" R="0.00116220225" Tdel="1.3000000000000002e-10" name="routing_R0.00116220225_C8.429e-09_Tdel1.3000000000000002e-10" type="mux"/>
    <switch Cin="0" Cinternal="8.429e-09" Cout="0" R="0.00116220225" Tdel="1.4e-10" name="routing_R0.00116220225_C8.429e-09_Tdel1.4e-10" type="mux"/>
    <switch Cin="0" Cinternal="8.473000000000001e-09" Cout="0" R="0.0011851186875" Tdel="1.4e-10" name="routing_R0.0011851186875_C8.473000000000001e-09_Tdel1.4e-10" type="mux"/>
    <switch Cin="0" Cinternal="8.473000000000001e-09" Cout="0" R="0.0011851186875" Tdel="1.4199999999999997e-10" name="routing_R0.0011851186875_C8.473000000000001e-09_Tdel1.4199999999999997e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1e-12" name="routing_R0.0_C0.0_Tdel1e-12" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3e-11" name="routing_R0.0_C0.0_Tdel3e-11" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3.9300000000000004e-10" name="routing_R0.0_C0.0_Tdel3.9300000000000004e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.156e-09" name="routing_R0.0_C0.0_Tdel1.156e-09" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.1020000000000001e-09" name="routing_R0.0_C0.0_Tdel1.1020000000000001e-09" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="9.199999999999999e-11" name="routing_R0.0_C0.0_Tdel9.199999999999999e-11" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="8.300000000000001e-11" name="routing_R0.0_C0.0_Tdel8.300000000000001e-11" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="8.15e-10" name="routing_R0.0_C0.0_Tdel8.15e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.29e-10" name="routing_R0.0_C0.0_Tdel1.29e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.9e-10" name="routing_R0.0_C0.0_Tdel1.9e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0008559375" Tdel="0.0" name="routing_R0.0008559375_C0_Tdel0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0008600624999999999" Tdel="0.0" name="routing_R0.0008600624999999999_C0_Tdel0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.00023718749999999999" Tdel="0.0" name="routing_R0.00023718749999999999_C0_Tdel0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.00020625" Tdel="3e-12" name="routing_R0.00020625_C0_Tdel3e-12" type="mux"/>
    <switch Cin="0" Cinternal="1.615e-09" Cout="0" R="0.0" Tdel="5.8e-11" name="routing_R0_C1.615e-09_Tdel5.8e-11" type="mux"/>
    <switch Cin="0" Cout="0" R="0.00023718749999999999" Tdel="5e-09" name="routing_R0.00023718749999999999_C0_Tdel5e-09" type="mux"/>
    <switch Cin="0" Cout="0" R="0.000240625" Tdel="0.0" name="routing_R0.000240625_C0_Tdel0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0001753125" Tdel="0.0" name="routing_R0.0001753125_C0_Tdel0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.0999999999999999e-11" name="routing_R0_C0.0_Tdel1.0999999999999999e-11" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0013261875000000001" Tdel="0.0" name="routing_R0.0013261875000000001_C0_Tdel0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.07e-10" name="routing_R0_C0.0_Tdel5.07e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3.4399999999999995e-10" name="routing_R0_C0.0_Tdel3.4399999999999995e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.8399999999999995e-10" name="routing_R0_C0.0_Tdel2.8399999999999995e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.12e-10" name="routing_R0_C0.0_Tdel1.12e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.0000000000000005e-12" name="routing_R0_C0.0_Tdel5.0000000000000005e-12" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0018529761249999998" Tdel="0.0" name="routing_R0.0018529761249999998_C0_Tdel0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0014279375000000002" Tdel="0.0" name="routing_R0.0014279375000000002_C0_Tdel0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0014045625" Tdel="0.0" name="routing_R0.0014045625_C0_Tdel0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.18e-10" name="routing_R0_C0.0_Tdel5.18e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.06e-10" name="routing_R0_C0.0_Tdel5.06e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3.49e-10" name="routing_R0_C0.0_Tdel3.49e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.8199999999999996e-10" name="routing_R0_C0.0_Tdel2.8199999999999996e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.16e-10" name="routing_R0_C0.0_Tdel1.16e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2e-12" name="routing_R0_C0.0_Tdel2e-12" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0018693454999999999" Tdel="0.0" name="routing_R0.0018693454999999999_C0_Tdel0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.001453375" Tdel="0.0" name="routing_R0.001453375_C0_Tdel0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3.51e-10" name="routing_R0_C0.0_Tdel3.51e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.1400000000000001e-10" name="routing_R0_C0.0_Tdel1.1400000000000001e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0018267858125" Tdel="0.0" name="routing_R0.0018267858125_C0_Tdel0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0006875" Tdel="0.0" name="routing_R0.0006875_C0_Tdel0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.001408" Tdel="0.0" name="routing_R0.001408_C0_Tdel0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.220000000000001e-10" name="routing_R0_C0.0_Tdel5.220000000000001e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.09e-10" name="routing_R0_C0.0_Tdel5.09e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3.46e-10" name="routing_R0_C0.0_Tdel3.46e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0014636875" Tdel="0.0" name="routing_R0.0014636875_C0_Tdel0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.31e-10" name="routing_R0_C0.0_Tdel5.31e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.12e-10" name="routing_R0_C0.0_Tdel5.12e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3.72e-10" name="routing_R0_C0.0_Tdel3.72e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3.03e-10" name="routing_R0_C0.0_Tdel3.03e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.6e-11" name="routing_R0_C0.0_Tdel1.6e-11" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0018333335625" Tdel="0.0" name="routing_R0.0018333335625_C0_Tdel0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.04e-10" name="routing_R0_C0.0_Tdel5.04e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3.7e-10" name="routing_R0_C0.0_Tdel3.7e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.3700000000000002e-10" name="routing_R0_C0.0_Tdel1.3700000000000002e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.2999999999999999e-11" name="routing_R0_C0.0_Tdel1.2999999999999999e-11" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0018988096875" Tdel="0.0" name="routing_R0.0018988096875_C0_Tdel0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.001401125" Tdel="0.0" name="routing_R0.001401125_C0_Tdel0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3.6799999999999997e-10" name="routing_R0_C0.0_Tdel3.6799999999999997e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.33e-10" name="routing_R0_C0.0_Tdel1.33e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.2e-11" name="routing_R0_C0.0_Tdel1.2e-11" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0014176249999999998" Tdel="0.0" name="routing_R0.0014176249999999998_C0_Tdel0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.4e-10" name="routing_R0_C0.0_Tdel5.4e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="5.200000000000001e-10" name="routing_R0_C0.0_Tdel5.200000000000001e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3.77e-10" name="routing_R0_C0.0_Tdel3.77e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="3.17e-10" name="routing_R0_C0.0_Tdel3.17e-10" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="2.1999999999999998e-11" name="routing_R0_C0.0_Tdel2.1999999999999998e-11" type="mux"/>
    <switch Cin="0" Cout="0" R="0.001859523875" Tdel="0.0" name="routing_R0.001859523875_C0_Tdel0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="9.831249999999998e-07" Tdel="1.4e-11" name="routing_R9.831249999999998e-07_C0_Tdel1.4e-11" type="mux"/>
    <switch Cin="0" Cout="0" R="0.00171220225" Tdel="1e-12" name="routing_R0.00171220225_C0_Tdel1e-12" type="mux"/>
    <switch Cin="0" Cout="0" R="0.001337678375" Tdel="1e-12" name="routing_R0.001337678375_C0_Tdel1e-12" type="mux"/>
    <switch Cin="0" Cinternal="1e-12" Cout="0" R="0.0" Tdel="1e-12" name="routing_R0_C1e-12_Tdel1e-12" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.1754943508222875e-38" name="routing_R0_C0_Tdel1.1754943508222875e-38" type="mux"/>
    <switch Cin="0" Cout="0" R="0.001375" Tdel="0.0" name="routing_R0.001375_C0_Tdel0.0" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="4.3175137499999994e-11" name="routing_R0_C0_Tdel4.3175137499999994e-11" type="mux"/>
    <switch Cin="0" Cout="0" R="0.0" Tdel="1.375e-13" name="routing_R0_C0_Tdel1.375e-13" type="mux"/>
    <switch Cin=".77e-15" Cout="4e-15" R="551" Tdel="0.178e-9" buf_size="27.645901" mux_trans_size="2.630740" name="buffer" type="mux"/>
  </switchlist>
  <segmentlist>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="2" name="dummy" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1</sb>
      <cb type="pattern">1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="unknown" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="107" name="VCC_NET" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="107" name="GND_NET" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="INPINFEED" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="CLKFEED" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="OUTPINFEED" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="5" name="BRAM_CASCADE" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="BUFG_CASCADE" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="GCLK" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="GCLK_OUTPINFEED" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="GCLK_INPINFEED" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="HCLK_CK_IN" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="BRAM_IMUX" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="25" name="HCLK_COLUMNS" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="48" name="HCLK_ROWS" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="HCLK_ROW_TO_COLUMN" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="CCIO_OUTPINFEED" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="CCIO_CLK_IN" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="PLL_OUTPINFEED" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="PLL_INPINFEED" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="SL1BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="FAN_ALT" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="2" name="WL1BEG_N" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1</sb>
      <cb type="pattern">1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="FAN_L" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="FAN_BOUNCE" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="6" name="SS6BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="NR1BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="BYP_L" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="6" name="NN6BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="BYP_ALT" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="35" name="LV" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="2" name="NN2BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1</sb>
      <cb type="pattern">1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="18" name="SR1BEG_S" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="NE6BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="2" name="SS2BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1</sb>
      <cb type="pattern">1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="NW6BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="GFAN" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="SR1BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="9" name="WW4BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="4" name="NW2BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="BYP_BOUNCE" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="SW6BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="19" name="WR1BEG_S" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="4" name="NE2BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="SE6BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="3" name="WR1BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1</sb>
      <cb type="pattern">1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="WL1BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="3" name="ER1BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1</sb>
      <cb type="pattern">1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="2" name="EL1BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1</sb>
      <cb type="pattern">1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="4" name="EE2BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="LH" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="4" name="SE2BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="4" name="WW2BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="35" name="LV_L" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="12" name="LVB_L" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="2" name="EL1BEG_N" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1</sb>
      <cb type="pattern">1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="4" name="SW2BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="NL1BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="12" name="LVB" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="10" name="EE4BEG" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="20" name="ER1BEG_S" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</sb>
      <cb type="pattern">1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</cb>
    </segment>
    <segment Cmetal="0" Rmetal="0" freq="1.0" length="1" name="NL1BEG_N" type="bidir">
      <wire_switch name="buffer"/>
      <opin_switch name="buffer"/>
      <sb type="pattern">1 1</sb>
      <cb type="pattern">1</cb>
    </segment>
  </segmentlist>
  <device>
    <sizing R_minW_nmos="6065.520020" R_minW_pmos="18138.500000"/>
    <area grid_logic_tile_area="14813.392"/>
    <connection_block input_switch_name="buffer"/>
    <switch_block fs="3" type="wilton"/>
    <chan_width_distr>
      <x distr="uniform" peak="1.0"/>
      <y distr="uniform" peak="1.0"/>
    </chan_width_distr>
  </device>
  <directlist>
    <direct from_pin="BLK-TL-CLBLM_R.CLBLM_L_COUT" name="CLBLM_R.CLBLM_L_COUT_to_CLBLM_R.CLBLM_L_CIN_dx_0_dy_-1_dz_0" to_pin="BLK-TL-CLBLM_R.CLBLM_L_CIN" x_offset="0" y_offset="-1" z_offset="0"/>
    <direct from_pin="BLK-TL-CLBLL_L.CLBLL_LL_COUT" name="CLBLL_L.CLBLL_LL_COUT_to_CLBLL_L.CLBLL_LL_CIN_dx_0_dy_-1_dz_0" to_pin="BLK-TL-CLBLL_L.CLBLL_LL_CIN" x_offset="0" y_offset="-1" z_offset="0"/>
    <direct from_pin="BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEOUTB" name="BRAM_L.BRAM_FIFO36_CASCADEOUTB_to_BRAM_L.BRAM_FIFO36_CASCADEINB_dx_0_dy_-5_dz_0" switch_name="routing_R0_C0_Tdel4.3175137499999994e-11" to_pin="BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEINB" x_offset="0" y_offset="-5" z_offset="0"/>
    <direct from_pin="BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEOUTA" name="BRAM_L.BRAM_FIFO36_CASCADEOUTA_to_BRAM_L.BRAM_FIFO36_CASCADEINA_dx_0_dy_-5_dz_0" switch_name="routing_R0_C0_Tdel4.3175137499999994e-11" to_pin="BLK-TL-BRAM_L.BRAM_FIFO36_CASCADEINA" x_offset="0" y_offset="-5" z_offset="0"/>
    <direct from_pin="BLK-TL-CLBLL_R.CLBLL_LL_COUT" name="CLBLL_R.CLBLL_LL_COUT_to_CLBLL_R.CLBLL_LL_CIN_dx_0_dy_-1_dz_0" to_pin="BLK-TL-CLBLL_R.CLBLL_LL_CIN" x_offset="0" y_offset="-1" z_offset="0"/>
    <direct from_pin="BLK-TL-CLBLL_R.CLBLL_L_COUT" name="CLBLL_R.CLBLL_L_COUT_to_CLBLL_R.CLBLL_L_CIN_dx_0_dy_-1_dz_0" to_pin="BLK-TL-CLBLL_R.CLBLL_L_CIN" x_offset="0" y_offset="-1" z_offset="0"/>
    <direct from_pin="BLK-TL-CLBLM_L.CLBLM_M_COUT" name="CLBLM_L.CLBLM_M_COUT_to_CLBLM_L.CLBLM_M_CIN_dx_0_dy_-1_dz_0" to_pin="BLK-TL-CLBLM_L.CLBLM_M_CIN" x_offset="0" y_offset="-1" z_offset="0"/>
    <direct from_pin="BLK-TL-CLBLM_L.CLBLM_L_COUT" name="CLBLM_L.CLBLM_L_COUT_to_CLBLM_L.CLBLM_L_CIN_dx_0_dy_-1_dz_0" to_pin="BLK-TL-CLBLM_L.CLBLM_L_CIN" x_offset="0" y_offset="-1" z_offset="0"/>
    <direct from_pin="BLK-TL-CLBLM_R.CLBLM_M_COUT" name="CLBLM_R.CLBLM_M_COUT_to_CLBLM_R.CLBLM_M_CIN_dx_0_dy_-1_dz_0" to_pin="BLK-TL-CLBLM_R.CLBLM_M_CIN" x_offset="0" y_offset="-1" z_offset="0"/>
    <direct from_pin="BLK-TL-CLBLL_L.CLBLL_L_COUT" name="CLBLL_L.CLBLL_L_COUT_to_CLBLL_L.CLBLL_L_CIN_dx_0_dy_-1_dz_0" to_pin="BLK-TL-CLBLL_L.CLBLL_L_CIN" x_offset="0" y_offset="-1" z_offset="0"/>
  </directlist>
</architecture>
