This example contains one file:
  block_statement.sv : top level module

This example covers the following SystemVerilog structures:
1. block statement
2. operator : &