gpio_design_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/gpio_design/ip/gpio_design_processing_system7_0_0/sim/gpio_design_processing_system7_0_0.v,incdir="$ref_dir/../../../../XC7Z020_600_PYNQ_GPIO.srcs/sources_1/bd/gpio_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../XC7Z020_600_PYNQ_GPIO.srcs/sources_1/bd/gpio_design/ipshared/70cf/hdl"incdir="../../../../XC7Z020_600_PYNQ_GPIO.srcs/sources_1/bd/gpio_design/ipshared/ec67/hdl"incdir="../../../../XC7Z020_600_PYNQ_GPIO.srcs/sources_1/bd/gpio_design/ipshared/70cf/hdl"incdir="../../../../XC7Z020_600_PYNQ_GPIO.srcs/sources_1/bd/gpio_design/ip/gpio_design_processing_system7_0_0"
gpio_design_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/gpio_design/ip/gpio_design_axi_gpio_0_0/sim/gpio_design_axi_gpio_0_0.vhd,incdir="$ref_dir/../../../../XC7Z020_600_PYNQ_GPIO.srcs/sources_1/bd/gpio_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../XC7Z020_600_PYNQ_GPIO.srcs/sources_1/bd/gpio_design/ipshared/70cf/hdl"incdir="../../../../XC7Z020_600_PYNQ_GPIO.srcs/sources_1/bd/gpio_design/ipshared/ec67/hdl"incdir="../../../../XC7Z020_600_PYNQ_GPIO.srcs/sources_1/bd/gpio_design/ipshared/70cf/hdl"incdir="../../../../XC7Z020_600_PYNQ_GPIO.srcs/sources_1/bd/gpio_design/ip/gpio_design_processing_system7_0_0"
gpio_design_axi_gpio_0_1.vhd,vhdl,xil_defaultlib,../../../bd/gpio_design/ip/gpio_design_axi_gpio_0_1/sim/gpio_design_axi_gpio_0_1.vhd,incdir="$ref_dir/../../../../XC7Z020_600_PYNQ_GPIO.srcs/sources_1/bd/gpio_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../XC7Z020_600_PYNQ_GPIO.srcs/sources_1/bd/gpio_design/ipshared/70cf/hdl"incdir="../../../../XC7Z020_600_PYNQ_GPIO.srcs/sources_1/bd/gpio_design/ipshared/ec67/hdl"incdir="../../../../XC7Z020_600_PYNQ_GPIO.srcs/sources_1/bd/gpio_design/ipshared/70cf/hdl"incdir="../../../../XC7Z020_600_PYNQ_GPIO.srcs/sources_1/bd/gpio_design/ip/gpio_design_processing_system7_0_0"
gpio_design_xbar_0.v,verilog,xil_defaultlib,../../../bd/gpio_design/ip/gpio_design_xbar_0/sim/gpio_design_xbar_0.v,incdir="$ref_dir/../../../../XC7Z020_600_PYNQ_GPIO.srcs/sources_1/bd/gpio_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../XC7Z020_600_PYNQ_GPIO.srcs/sources_1/bd/gpio_design/ipshared/70cf/hdl"incdir="../../../../XC7Z020_600_PYNQ_GPIO.srcs/sources_1/bd/gpio_design/ipshared/ec67/hdl"incdir="../../../../XC7Z020_600_PYNQ_GPIO.srcs/sources_1/bd/gpio_design/ipshared/70cf/hdl"incdir="../../../../XC7Z020_600_PYNQ_GPIO.srcs/sources_1/bd/gpio_design/ip/gpio_design_processing_system7_0_0"
gpio_design_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/gpio_design/ip/gpio_design_auto_pc_0/sim/gpio_design_auto_pc_0.v,incdir="$ref_dir/../../../../XC7Z020_600_PYNQ_GPIO.srcs/sources_1/bd/gpio_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../XC7Z020_600_PYNQ_GPIO.srcs/sources_1/bd/gpio_design/ipshared/70cf/hdl"incdir="../../../../XC7Z020_600_PYNQ_GPIO.srcs/sources_1/bd/gpio_design/ipshared/ec67/hdl"incdir="../../../../XC7Z020_600_PYNQ_GPIO.srcs/sources_1/bd/gpio_design/ipshared/70cf/hdl"incdir="../../../../XC7Z020_600_PYNQ_GPIO.srcs/sources_1/bd/gpio_design/ip/gpio_design_processing_system7_0_0"
gpio_design_rst_ps7_0_50M_0.vhd,vhdl,xil_defaultlib,../../../bd/gpio_design/ip/gpio_design_rst_ps7_0_50M_0/sim/gpio_design_rst_ps7_0_50M_0.vhd,incdir="$ref_dir/../../../../XC7Z020_600_PYNQ_GPIO.srcs/sources_1/bd/gpio_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../XC7Z020_600_PYNQ_GPIO.srcs/sources_1/bd/gpio_design/ipshared/70cf/hdl"incdir="../../../../XC7Z020_600_PYNQ_GPIO.srcs/sources_1/bd/gpio_design/ipshared/ec67/hdl"incdir="../../../../XC7Z020_600_PYNQ_GPIO.srcs/sources_1/bd/gpio_design/ipshared/70cf/hdl"incdir="../../../../XC7Z020_600_PYNQ_GPIO.srcs/sources_1/bd/gpio_design/ip/gpio_design_processing_system7_0_0"
gpio_design.v,verilog,xil_defaultlib,../../../bd/gpio_design/sim/gpio_design.v,incdir="$ref_dir/../../../../XC7Z020_600_PYNQ_GPIO.srcs/sources_1/bd/gpio_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../XC7Z020_600_PYNQ_GPIO.srcs/sources_1/bd/gpio_design/ipshared/70cf/hdl"incdir="../../../../XC7Z020_600_PYNQ_GPIO.srcs/sources_1/bd/gpio_design/ipshared/ec67/hdl"incdir="../../../../XC7Z020_600_PYNQ_GPIO.srcs/sources_1/bd/gpio_design/ipshared/70cf/hdl"incdir="../../../../XC7Z020_600_PYNQ_GPIO.srcs/sources_1/bd/gpio_design/ip/gpio_design_processing_system7_0_0"
glbl.v,Verilog,xil_defaultlib,glbl.v
