
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//patch_clang_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402710 <.init>:
  402710:	stp	x29, x30, [sp, #-16]!
  402714:	mov	x29, sp
  402718:	bl	402f90 <readlinkat@plt+0x60>
  40271c:	ldp	x29, x30, [sp], #16
  402720:	ret

Disassembly of section .plt:

0000000000402730 <mbrtowc@plt-0x20>:
  402730:	stp	x16, x30, [sp, #-16]!
  402734:	adrp	x16, 48f000 <renameat2@@Base+0x1b768>
  402738:	ldr	x17, [x16, #4088]
  40273c:	add	x16, x16, #0xff8
  402740:	br	x17
  402744:	nop
  402748:	nop
  40274c:	nop

0000000000402750 <mbrtowc@plt>:
  402750:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402754:	ldr	x17, [x16]
  402758:	add	x16, x16, #0x0
  40275c:	br	x17

0000000000402760 <memcpy@plt>:
  402760:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402764:	ldr	x17, [x16, #8]
  402768:	add	x16, x16, #0x8
  40276c:	br	x17

0000000000402770 <memmove@plt>:
  402770:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402774:	ldr	x17, [x16, #16]
  402778:	add	x16, x16, #0x10
  40277c:	br	x17

0000000000402780 <strlen@plt>:
  402780:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402784:	ldr	x17, [x16, #24]
  402788:	add	x16, x16, #0x18
  40278c:	br	x17

0000000000402790 <fputs@plt>:
  402790:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402794:	ldr	x17, [x16, #32]
  402798:	add	x16, x16, #0x20
  40279c:	br	x17

00000000004027a0 <exit@plt>:
  4027a0:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  4027a4:	ldr	x17, [x16, #40]
  4027a8:	add	x16, x16, #0x28
  4027ac:	br	x17

00000000004027b0 <raise@plt>:
  4027b0:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  4027b4:	ldr	x17, [x16, #48]
  4027b8:	add	x16, x16, #0x30
  4027bc:	br	x17

00000000004027c0 <dup@plt>:
  4027c0:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  4027c4:	ldr	x17, [x16, #56]
  4027c8:	add	x16, x16, #0x38
  4027cc:	br	x17

00000000004027d0 <error@plt>:
  4027d0:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  4027d4:	ldr	x17, [x16, #64]
  4027d8:	add	x16, x16, #0x40
  4027dc:	br	x17

00000000004027e0 <perror@plt>:
  4027e0:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  4027e4:	ldr	x17, [x16, #72]
  4027e8:	add	x16, x16, #0x48
  4027ec:	br	x17

00000000004027f0 <getegid@plt>:
  4027f0:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  4027f4:	ldr	x17, [x16, #80]
  4027f8:	add	x16, x16, #0x50
  4027fc:	br	x17

0000000000402800 <sigprocmask@plt>:
  402800:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402804:	ldr	x17, [x16, #88]
  402808:	add	x16, x16, #0x58
  40280c:	br	x17

0000000000402810 <geteuid@plt>:
  402810:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402814:	ldr	x17, [x16, #96]
  402818:	add	x16, x16, #0x60
  40281c:	br	x17

0000000000402820 <setbuf@plt>:
  402820:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402824:	ldr	x17, [x16, #104]
  402828:	add	x16, x16, #0x68
  40282c:	br	x17

0000000000402830 <localtime_r@plt>:
  402830:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402834:	ldr	x17, [x16, #112]
  402838:	add	x16, x16, #0x70
  40283c:	br	x17

0000000000402840 <setenv@plt>:
  402840:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402844:	ldr	x17, [x16, #120]
  402848:	add	x16, x16, #0x78
  40284c:	br	x17

0000000000402850 <readlink@plt>:
  402850:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402854:	ldr	x17, [x16, #128]
  402858:	add	x16, x16, #0x80
  40285c:	br	x17

0000000000402860 <ftell@plt>:
  402860:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402864:	ldr	x17, [x16, #136]
  402868:	add	x16, x16, #0x88
  40286c:	br	x17

0000000000402870 <sprintf@plt>:
  402870:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402874:	ldr	x17, [x16, #144]
  402878:	add	x16, x16, #0x90
  40287c:	br	x17

0000000000402880 <putc@plt>:
  402880:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402884:	ldr	x17, [x16, #152]
  402888:	add	x16, x16, #0x98
  40288c:	br	x17

0000000000402890 <opendir@plt>:
  402890:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402894:	ldr	x17, [x16, #160]
  402898:	add	x16, x16, #0xa0
  40289c:	br	x17

00000000004028a0 <strftime@plt>:
  4028a0:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  4028a4:	ldr	x17, [x16, #168]
  4028a8:	add	x16, x16, #0xa8
  4028ac:	br	x17

00000000004028b0 <unlinkat@plt>:
  4028b0:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  4028b4:	ldr	x17, [x16, #176]
  4028b8:	add	x16, x16, #0xb0
  4028bc:	br	x17

00000000004028c0 <fputc@plt>:
  4028c0:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  4028c4:	ldr	x17, [x16, #184]
  4028c8:	add	x16, x16, #0xb8
  4028cc:	br	x17

00000000004028d0 <clock_gettime@plt>:
  4028d0:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  4028d4:	ldr	x17, [x16, #192]
  4028d8:	add	x16, x16, #0xc0
  4028dc:	br	x17

00000000004028e0 <pathconf@plt>:
  4028e0:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  4028e4:	ldr	x17, [x16, #200]
  4028e8:	add	x16, x16, #0xc8
  4028ec:	br	x17

00000000004028f0 <lseek@plt>:
  4028f0:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  4028f4:	ldr	x17, [x16, #208]
  4028f8:	add	x16, x16, #0xd0
  4028fc:	br	x17

0000000000402900 <snprintf@plt>:
  402900:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402904:	ldr	x17, [x16, #216]
  402908:	add	x16, x16, #0xd8
  40290c:	br	x17

0000000000402910 <abs@plt>:
  402910:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402914:	ldr	x17, [x16, #224]
  402918:	add	x16, x16, #0xe0
  40291c:	br	x17

0000000000402920 <fileno@plt>:
  402920:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402924:	ldr	x17, [x16, #232]
  402928:	add	x16, x16, #0xe8
  40292c:	br	x17

0000000000402930 <mkdirat@plt>:
  402930:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402934:	ldr	x17, [x16, #240]
  402938:	add	x16, x16, #0xf0
  40293c:	br	x17

0000000000402940 <signal@plt>:
  402940:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402944:	ldr	x17, [x16, #248]
  402948:	add	x16, x16, #0xf8
  40294c:	br	x17

0000000000402950 <fclose@plt>:
  402950:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402954:	ldr	x17, [x16, #256]
  402958:	add	x16, x16, #0x100
  40295c:	br	x17

0000000000402960 <getpid@plt>:
  402960:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402964:	ldr	x17, [x16, #264]
  402968:	add	x16, x16, #0x108
  40296c:	br	x17

0000000000402970 <nl_langinfo@plt>:
  402970:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402974:	ldr	x17, [x16, #272]
  402978:	add	x16, x16, #0x110
  40297c:	br	x17

0000000000402980 <fopen@plt>:
  402980:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402984:	ldr	x17, [x16, #280]
  402988:	add	x16, x16, #0x118
  40298c:	br	x17

0000000000402990 <malloc@plt>:
  402990:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402994:	ldr	x17, [x16, #288]
  402998:	add	x16, x16, #0x120
  40299c:	br	x17

00000000004029a0 <toupper@plt>:
  4029a0:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  4029a4:	ldr	x17, [x16, #296]
  4029a8:	add	x16, x16, #0x128
  4029ac:	br	x17

00000000004029b0 <chmod@plt>:
  4029b0:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  4029b4:	ldr	x17, [x16, #304]
  4029b8:	add	x16, x16, #0x130
  4029bc:	br	x17

00000000004029c0 <open@plt>:
  4029c0:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  4029c4:	ldr	x17, [x16, #312]
  4029c8:	add	x16, x16, #0x138
  4029cc:	br	x17

00000000004029d0 <tzset@plt>:
  4029d0:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  4029d4:	ldr	x17, [x16, #320]
  4029d8:	add	x16, x16, #0x140
  4029dc:	br	x17

00000000004029e0 <popen@plt>:
  4029e0:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  4029e4:	ldr	x17, [x16, #328]
  4029e8:	add	x16, x16, #0x148
  4029ec:	br	x17

00000000004029f0 <__isoc99_fscanf@plt>:
  4029f0:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  4029f4:	ldr	x17, [x16, #336]
  4029f8:	add	x16, x16, #0x150
  4029fc:	br	x17

0000000000402a00 <sigemptyset@plt>:
  402a00:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402a04:	ldr	x17, [x16, #344]
  402a08:	add	x16, x16, #0x158
  402a0c:	br	x17

0000000000402a10 <strncmp@plt>:
  402a10:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402a14:	ldr	x17, [x16, #352]
  402a18:	add	x16, x16, #0x160
  402a1c:	br	x17

0000000000402a20 <__libc_start_main@plt>:
  402a20:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402a24:	ldr	x17, [x16, #360]
  402a28:	add	x16, x16, #0x168
  402a2c:	br	x17

0000000000402a30 <memset@plt>:
  402a30:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402a34:	ldr	x17, [x16, #368]
  402a38:	add	x16, x16, #0x170
  402a3c:	br	x17

0000000000402a40 <fdopen@plt>:
  402a40:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402a44:	ldr	x17, [x16, #376]
  402a48:	add	x16, x16, #0x178
  402a4c:	br	x17

0000000000402a50 <gettimeofday@plt>:
  402a50:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402a54:	ldr	x17, [x16, #384]
  402a58:	add	x16, x16, #0x180
  402a5c:	br	x17

0000000000402a60 <gmtime_r@plt>:
  402a60:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402a64:	ldr	x17, [x16, #392]
  402a68:	add	x16, x16, #0x188
  402a6c:	br	x17

0000000000402a70 <calloc@plt>:
  402a70:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402a74:	ldr	x17, [x16, #400]
  402a78:	add	x16, x16, #0x190
  402a7c:	br	x17

0000000000402a80 <readdir@plt>:
  402a80:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402a84:	ldr	x17, [x16, #408]
  402a88:	add	x16, x16, #0x198
  402a8c:	br	x17

0000000000402a90 <realloc@plt>:
  402a90:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402a94:	ldr	x17, [x16, #416]
  402a98:	add	x16, x16, #0x1a0
  402a9c:	br	x17

0000000000402aa0 <getc@plt>:
  402aa0:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402aa4:	ldr	x17, [x16, #424]
  402aa8:	add	x16, x16, #0x1a8
  402aac:	br	x17

0000000000402ab0 <system@plt>:
  402ab0:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402ab4:	ldr	x17, [x16, #432]
  402ab8:	add	x16, x16, #0x1b0
  402abc:	br	x17

0000000000402ac0 <closedir@plt>:
  402ac0:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402ac4:	ldr	x17, [x16, #440]
  402ac8:	add	x16, x16, #0x1b8
  402acc:	br	x17

0000000000402ad0 <getc_unlocked@plt>:
  402ad0:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402ad4:	ldr	x17, [x16, #448]
  402ad8:	add	x16, x16, #0x1c0
  402adc:	br	x17

0000000000402ae0 <close@plt>:
  402ae0:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402ae4:	ldr	x17, [x16, #456]
  402ae8:	add	x16, x16, #0x1c8
  402aec:	br	x17

0000000000402af0 <sigaction@plt>:
  402af0:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402af4:	ldr	x17, [x16, #464]
  402af8:	add	x16, x16, #0x1d0
  402afc:	br	x17

0000000000402b00 <strrchr@plt>:
  402b00:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402b04:	ldr	x17, [x16, #472]
  402b08:	add	x16, x16, #0x1d8
  402b0c:	br	x17

0000000000402b10 <__gmon_start__@plt>:
  402b10:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402b14:	ldr	x17, [x16, #480]
  402b18:	add	x16, x16, #0x1e0
  402b1c:	br	x17

0000000000402b20 <mktime@plt>:
  402b20:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402b24:	ldr	x17, [x16, #488]
  402b28:	add	x16, x16, #0x1e8
  402b2c:	br	x17

0000000000402b30 <fdopendir@plt>:
  402b30:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402b34:	ldr	x17, [x16, #496]
  402b38:	add	x16, x16, #0x1f0
  402b3c:	br	x17

0000000000402b40 <write@plt>:
  402b40:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402b44:	ldr	x17, [x16, #504]
  402b48:	add	x16, x16, #0x1f8
  402b4c:	br	x17

0000000000402b50 <fseek@plt>:
  402b50:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402b54:	ldr	x17, [x16, #512]
  402b58:	add	x16, x16, #0x200
  402b5c:	br	x17

0000000000402b60 <abort@plt>:
  402b60:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402b64:	ldr	x17, [x16, #520]
  402b68:	add	x16, x16, #0x208
  402b6c:	br	x17

0000000000402b70 <mbsinit@plt>:
  402b70:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402b74:	ldr	x17, [x16, #528]
  402b78:	add	x16, x16, #0x210
  402b7c:	br	x17

0000000000402b80 <access@plt>:
  402b80:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402b84:	ldr	x17, [x16, #536]
  402b88:	add	x16, x16, #0x218
  402b8c:	br	x17

0000000000402b90 <memcmp@plt>:
  402b90:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402b94:	ldr	x17, [x16, #544]
  402b98:	add	x16, x16, #0x220
  402b9c:	br	x17

0000000000402ba0 <getopt_long@plt>:
  402ba0:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402ba4:	ldr	x17, [x16, #552]
  402ba8:	add	x16, x16, #0x228
  402bac:	br	x17

0000000000402bb0 <strcmp@plt>:
  402bb0:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402bb4:	ldr	x17, [x16, #560]
  402bb8:	add	x16, x16, #0x230
  402bbc:	br	x17

0000000000402bc0 <__ctype_b_loc@plt>:
  402bc0:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402bc4:	ldr	x17, [x16, #568]
  402bc8:	add	x16, x16, #0x238
  402bcc:	br	x17

0000000000402bd0 <rewinddir@plt>:
  402bd0:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402bd4:	ldr	x17, [x16, #576]
  402bd8:	add	x16, x16, #0x240
  402bdc:	br	x17

0000000000402be0 <rmdir@plt>:
  402be0:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402be4:	ldr	x17, [x16, #584]
  402be8:	add	x16, x16, #0x248
  402bec:	br	x17

0000000000402bf0 <lchown@plt>:
  402bf0:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402bf4:	ldr	x17, [x16, #592]
  402bf8:	add	x16, x16, #0x250
  402bfc:	br	x17

0000000000402c00 <fread@plt>:
  402c00:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402c04:	ldr	x17, [x16, #600]
  402c08:	add	x16, x16, #0x258
  402c0c:	br	x17

0000000000402c10 <attr_copy_action@plt>:
  402c10:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402c14:	ldr	x17, [x16, #608]
  402c18:	add	x16, x16, #0x260
  402c1c:	br	x17

0000000000402c20 <chdir@plt>:
  402c20:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402c24:	ldr	x17, [x16, #616]
  402c28:	add	x16, x16, #0x268
  402c2c:	br	x17

0000000000402c30 <free@plt>:
  402c30:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402c34:	ldr	x17, [x16, #624]
  402c38:	add	x16, x16, #0x270
  402c3c:	br	x17

0000000000402c40 <ungetc@plt>:
  402c40:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402c44:	ldr	x17, [x16, #632]
  402c48:	add	x16, x16, #0x278
  402c4c:	br	x17

0000000000402c50 <__ctype_get_mb_cur_max@plt>:
  402c50:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402c54:	ldr	x17, [x16, #640]
  402c58:	add	x16, x16, #0x280
  402c5c:	br	x17

0000000000402c60 <renameat@plt>:
  402c60:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402c64:	ldr	x17, [x16, #648]
  402c68:	add	x16, x16, #0x288
  402c6c:	br	x17

0000000000402c70 <symlink@plt>:
  402c70:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402c74:	ldr	x17, [x16, #656]
  402c78:	add	x16, x16, #0x290
  402c7c:	br	x17

0000000000402c80 <vasprintf@plt>:
  402c80:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402c84:	ldr	x17, [x16, #664]
  402c88:	add	x16, x16, #0x298
  402c8c:	br	x17

0000000000402c90 <fchownat@plt>:
  402c90:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402c94:	ldr	x17, [x16, #672]
  402c98:	add	x16, x16, #0x2a0
  402c9c:	br	x17

0000000000402ca0 <strndup@plt>:
  402ca0:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402ca4:	ldr	x17, [x16, #680]
  402ca8:	add	x16, x16, #0x2a8
  402cac:	br	x17

0000000000402cb0 <strchr@plt>:
  402cb0:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402cb4:	ldr	x17, [x16, #688]
  402cb8:	add	x16, x16, #0x2b0
  402cbc:	br	x17

0000000000402cc0 <utimensat@plt>:
  402cc0:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402cc4:	ldr	x17, [x16, #696]
  402cc8:	add	x16, x16, #0x2b8
  402ccc:	br	x17

0000000000402cd0 <rename@plt>:
  402cd0:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402cd4:	ldr	x17, [x16, #704]
  402cd8:	add	x16, x16, #0x2c0
  402cdc:	br	x17

0000000000402ce0 <fwrite@plt>:
  402ce0:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402ce4:	ldr	x17, [x16, #712]
  402ce8:	add	x16, x16, #0x2c8
  402cec:	br	x17

0000000000402cf0 <fcntl@plt>:
  402cf0:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402cf4:	ldr	x17, [x16, #720]
  402cf8:	add	x16, x16, #0x2d0
  402cfc:	br	x17

0000000000402d00 <attr_copy_file@plt>:
  402d00:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402d04:	ldr	x17, [x16, #728]
  402d08:	add	x16, x16, #0x2d8
  402d0c:	br	x17

0000000000402d10 <fflush@plt>:
  402d10:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402d14:	ldr	x17, [x16, #736]
  402d18:	add	x16, x16, #0x2e0
  402d1c:	br	x17

0000000000402d20 <strcpy@plt>:
  402d20:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402d24:	ldr	x17, [x16, #744]
  402d28:	add	x16, x16, #0x2e8
  402d2c:	br	x17

0000000000402d30 <dirfd@plt>:
  402d30:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402d34:	ldr	x17, [x16, #752]
  402d38:	add	x16, x16, #0x2f0
  402d3c:	br	x17

0000000000402d40 <getrlimit@plt>:
  402d40:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402d44:	ldr	x17, [x16, #760]
  402d48:	add	x16, x16, #0x2f8
  402d4c:	br	x17

0000000000402d50 <unsetenv@plt>:
  402d50:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402d54:	ldr	x17, [x16, #768]
  402d58:	add	x16, x16, #0x300
  402d5c:	br	x17

0000000000402d60 <__lxstat@plt>:
  402d60:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402d64:	ldr	x17, [x16, #776]
  402d68:	add	x16, x16, #0x308
  402d6c:	br	x17

0000000000402d70 <read@plt>:
  402d70:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402d74:	ldr	x17, [x16, #784]
  402d78:	add	x16, x16, #0x310
  402d7c:	br	x17

0000000000402d80 <memchr@plt>:
  402d80:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402d84:	ldr	x17, [x16, #792]
  402d88:	add	x16, x16, #0x318
  402d8c:	br	x17

0000000000402d90 <isatty@plt>:
  402d90:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402d94:	ldr	x17, [x16, #800]
  402d98:	add	x16, x16, #0x320
  402d9c:	br	x17

0000000000402da0 <__fxstat@plt>:
  402da0:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402da4:	ldr	x17, [x16, #808]
  402da8:	add	x16, x16, #0x328
  402dac:	br	x17

0000000000402db0 <dup2@plt>:
  402db0:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402db4:	ldr	x17, [x16, #816]
  402db8:	add	x16, x16, #0x330
  402dbc:	br	x17

0000000000402dc0 <symlinkat@plt>:
  402dc0:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402dc4:	ldr	x17, [x16, #824]
  402dc8:	add	x16, x16, #0x338
  402dcc:	br	x17

0000000000402dd0 <pclose@plt>:
  402dd0:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402dd4:	ldr	x17, [x16, #832]
  402dd8:	add	x16, x16, #0x340
  402ddc:	br	x17

0000000000402de0 <sigaddset@plt>:
  402de0:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402de4:	ldr	x17, [x16, #840]
  402de8:	add	x16, x16, #0x348
  402dec:	br	x17

0000000000402df0 <iswprint@plt>:
  402df0:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402df4:	ldr	x17, [x16, #848]
  402df8:	add	x16, x16, #0x350
  402dfc:	br	x17

0000000000402e00 <faccessat@plt>:
  402e00:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402e04:	ldr	x17, [x16, #856]
  402e08:	add	x16, x16, #0x358
  402e0c:	br	x17

0000000000402e10 <vfprintf@plt>:
  402e10:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402e14:	ldr	x17, [x16, #864]
  402e18:	add	x16, x16, #0x360
  402e1c:	br	x17

0000000000402e20 <openat@plt>:
  402e20:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402e24:	ldr	x17, [x16, #872]
  402e28:	add	x16, x16, #0x368
  402e2c:	br	x17

0000000000402e30 <printf@plt>:
  402e30:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402e34:	ldr	x17, [x16, #880]
  402e38:	add	x16, x16, #0x370
  402e3c:	br	x17

0000000000402e40 <__assert_fail@plt>:
  402e40:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402e44:	ldr	x17, [x16, #888]
  402e48:	add	x16, x16, #0x378
  402e4c:	br	x17

0000000000402e50 <__errno_location@plt>:
  402e50:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402e54:	ldr	x17, [x16, #896]
  402e58:	add	x16, x16, #0x380
  402e5c:	br	x17

0000000000402e60 <tolower@plt>:
  402e60:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402e64:	ldr	x17, [x16, #904]
  402e68:	add	x16, x16, #0x388
  402e6c:	br	x17

0000000000402e70 <getenv@plt>:
  402e70:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402e74:	ldr	x17, [x16, #912]
  402e78:	add	x16, x16, #0x390
  402e7c:	br	x17

0000000000402e80 <__xstat@plt>:
  402e80:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402e84:	ldr	x17, [x16, #920]
  402e88:	add	x16, x16, #0x398
  402e8c:	br	x17

0000000000402e90 <fchmodat@plt>:
  402e90:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402e94:	ldr	x17, [x16, #928]
  402e98:	add	x16, x16, #0x3a0
  402e9c:	br	x17

0000000000402ea0 <syscall@plt>:
  402ea0:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402ea4:	ldr	x17, [x16, #936]
  402ea8:	add	x16, x16, #0x3a8
  402eac:	br	x17

0000000000402eb0 <timegm@plt>:
  402eb0:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402eb4:	ldr	x17, [x16, #944]
  402eb8:	add	x16, x16, #0x3b0
  402ebc:	br	x17

0000000000402ec0 <unlink@plt>:
  402ec0:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402ec4:	ldr	x17, [x16, #952]
  402ec8:	add	x16, x16, #0x3b8
  402ecc:	br	x17

0000000000402ed0 <mkdir@plt>:
  402ed0:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402ed4:	ldr	x17, [x16, #960]
  402ed8:	add	x16, x16, #0x3c0
  402edc:	br	x17

0000000000402ee0 <error_at_line@plt>:
  402ee0:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402ee4:	ldr	x17, [x16, #968]
  402ee8:	add	x16, x16, #0x3c8
  402eec:	br	x17

0000000000402ef0 <fprintf@plt>:
  402ef0:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402ef4:	ldr	x17, [x16, #976]
  402ef8:	add	x16, x16, #0x3d0
  402efc:	br	x17

0000000000402f00 <setlocale@plt>:
  402f00:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402f04:	ldr	x17, [x16, #984]
  402f08:	add	x16, x16, #0x3d8
  402f0c:	br	x17

0000000000402f10 <__fxstatat@plt>:
  402f10:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402f14:	ldr	x17, [x16, #992]
  402f18:	add	x16, x16, #0x3e0
  402f1c:	br	x17

0000000000402f20 <ferror@plt>:
  402f20:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402f24:	ldr	x17, [x16, #1000]
  402f28:	add	x16, x16, #0x3e8
  402f2c:	br	x17

0000000000402f30 <readlinkat@plt>:
  402f30:	adrp	x16, 490000 <mbrtowc@GLIBC_2.17>
  402f34:	ldr	x17, [x16, #1008]
  402f38:	add	x16, x16, #0x3f0
  402f3c:	br	x17

Disassembly of section .text:

0000000000402f40 <renameat2@@Base-0x70958>:
  402f40:	mov	x29, #0x0                   	// #0
  402f44:	mov	x30, #0x0                   	// #0
  402f48:	mov	x5, x0
  402f4c:	ldr	x1, [sp]
  402f50:	add	x2, sp, #0x8
  402f54:	mov	x6, sp
  402f58:	movz	x0, #0x0, lsl #48
  402f5c:	movk	x0, #0x0, lsl #32
  402f60:	movk	x0, #0x40, lsl #16
  402f64:	movk	x0, #0x4434
  402f68:	movz	x3, #0x0, lsl #48
  402f6c:	movk	x3, #0x0, lsl #32
  402f70:	movk	x3, #0x47, lsl #16
  402f74:	movk	x3, #0x9268
  402f78:	movz	x4, #0x0, lsl #48
  402f7c:	movk	x4, #0x0, lsl #32
  402f80:	movk	x4, #0x47, lsl #16
  402f84:	movk	x4, #0x92e8
  402f88:	bl	402a20 <__libc_start_main@plt>
  402f8c:	bl	402b60 <abort@plt>
  402f90:	adrp	x0, 48f000 <renameat2@@Base+0x1b768>
  402f94:	ldr	x0, [x0, #4064]
  402f98:	cbz	x0, 402fa0 <readlinkat@plt+0x70>
  402f9c:	b	402b10 <__gmon_start__@plt>
  402fa0:	ret
  402fa4:	nop
  402fa8:	adrp	x0, 490000 <renameat2@@Base+0x1c768>
  402fac:	add	x0, x0, #0x528
  402fb0:	adrp	x1, 490000 <renameat2@@Base+0x1c768>
  402fb4:	add	x1, x1, #0x528
  402fb8:	cmp	x1, x0
  402fbc:	b.eq	402fd4 <readlinkat@plt+0xa4>  // b.none
  402fc0:	adrp	x1, 479000 <renameat2@@Base+0x5768>
  402fc4:	ldr	x1, [x1, #856]
  402fc8:	cbz	x1, 402fd4 <readlinkat@plt+0xa4>
  402fcc:	mov	x16, x1
  402fd0:	br	x16
  402fd4:	ret
  402fd8:	adrp	x0, 490000 <renameat2@@Base+0x1c768>
  402fdc:	add	x0, x0, #0x528
  402fe0:	adrp	x1, 490000 <renameat2@@Base+0x1c768>
  402fe4:	add	x1, x1, #0x528
  402fe8:	sub	x1, x1, x0
  402fec:	lsr	x2, x1, #63
  402ff0:	add	x1, x2, x1, asr #3
  402ff4:	cmp	xzr, x1, asr #1
  402ff8:	asr	x1, x1, #1
  402ffc:	b.eq	403014 <readlinkat@plt+0xe4>  // b.none
  403000:	adrp	x2, 479000 <renameat2@@Base+0x5768>
  403004:	ldr	x2, [x2, #864]
  403008:	cbz	x2, 403014 <readlinkat@plt+0xe4>
  40300c:	mov	x16, x2
  403010:	br	x16
  403014:	ret
  403018:	stp	x29, x30, [sp, #-32]!
  40301c:	mov	x29, sp
  403020:	str	x19, [sp, #16]
  403024:	adrp	x19, 490000 <renameat2@@Base+0x1c768>
  403028:	ldrb	w0, [x19, #1376]
  40302c:	cbnz	w0, 40303c <readlinkat@plt+0x10c>
  403030:	bl	402fa8 <readlinkat@plt+0x78>
  403034:	mov	w0, #0x1                   	// #1
  403038:	strb	w0, [x19, #1376]
  40303c:	ldr	x19, [sp, #16]
  403040:	ldp	x29, x30, [sp], #32
  403044:	ret
  403048:	b	402fd8 <readlinkat@plt+0xa8>
  40304c:	sub	sp, sp, #0x30
  403050:	stp	x29, x30, [sp, #32]
  403054:	add	x29, sp, #0x20
  403058:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40305c:	add	x8, x8, #0xa70
  403060:	adrp	x9, 490000 <renameat2@@Base+0x1c768>
  403064:	add	x9, x9, #0x408
  403068:	adrp	x10, 490000 <renameat2@@Base+0x1c768>
  40306c:	add	x10, x10, #0x578
  403070:	adrp	x11, 490000 <renameat2@@Base+0x1c768>
  403074:	add	x11, x11, #0x410
  403078:	adrp	x12, 490000 <renameat2@@Base+0x1c768>
  40307c:	add	x12, x12, #0x568
  403080:	ldrb	w13, [x8]
  403084:	stur	x9, [x29, #-8]
  403088:	str	x10, [sp, #16]
  40308c:	str	x11, [sp, #8]
  403090:	str	x12, [sp]
  403094:	tbnz	w13, #0, 40309c <readlinkat@plt+0x16c>
  403098:	b	4030d4 <readlinkat@plt+0x1a4>
  40309c:	ldr	x8, [sp]
  4030a0:	ldr	x9, [x8]
  4030a4:	cbz	x9, 4030d0 <readlinkat@plt+0x1a0>
  4030a8:	ldr	x8, [sp]
  4030ac:	ldr	x0, [x8]
  4030b0:	bl	402c30 <free@plt>
  4030b4:	mov	x8, xzr
  4030b8:	ldr	x9, [sp]
  4030bc:	str	x8, [x9]
  4030c0:	adrp	x8, 490000 <renameat2@@Base+0x1c768>
  4030c4:	add	x8, x8, #0x570
  4030c8:	ldr	x0, [x8]
  4030cc:	bl	402c30 <free@plt>
  4030d0:	b	403148 <readlinkat@plt+0x218>
  4030d4:	ldur	x8, [x29, #-8]
  4030d8:	ldr	w9, [x8]
  4030dc:	cmp	w9, #0x0
  4030e0:	cset	w9, lt  // lt = tstop
  4030e4:	tbnz	w9, #0, 4030f4 <readlinkat@plt+0x1c4>
  4030e8:	ldur	x8, [x29, #-8]
  4030ec:	ldr	w0, [x8]
  4030f0:	bl	402ae0 <close@plt>
  4030f4:	mov	w8, #0xffffffff            	// #-1
  4030f8:	ldur	x9, [x29, #-8]
  4030fc:	str	w8, [x9]
  403100:	ldr	x10, [sp, #16]
  403104:	ldr	x11, [x10]
  403108:	cbz	x11, 403124 <readlinkat@plt+0x1f4>
  40310c:	ldr	x8, [sp, #16]
  403110:	ldr	x0, [x8]
  403114:	bl	402c30 <free@plt>
  403118:	mov	x8, xzr
  40311c:	ldr	x9, [sp, #16]
  403120:	str	x8, [x9]
  403124:	mov	x8, #0xffffffffffffffff    	// #-1
  403128:	ldr	x9, [sp, #8]
  40312c:	str	x8, [x9, #8]
  403130:	adrp	x10, 490000 <renameat2@@Base+0x1c768>
  403134:	add	x10, x10, #0x410
  403138:	str	x8, [x10]
  40313c:	adrp	x8, 490000 <renameat2@@Base+0x1c768>
  403140:	add	x8, x8, #0x588
  403144:	str	xzr, [x8]
  403148:	ldp	x29, x30, [sp, #32]
  40314c:	add	sp, sp, #0x30
  403150:	ret
  403154:	sub	sp, sp, #0x30
  403158:	stp	x29, x30, [sp, #32]
  40315c:	add	x29, sp, #0x20
  403160:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  403164:	add	x8, x8, #0xa4c
  403168:	stur	x0, [x29, #-8]
  40316c:	stur	w1, [x29, #-12]
  403170:	ldr	w9, [x8]
  403174:	and	w9, w9, #0x10
  403178:	mov	w10, #0x0                   	// #0
  40317c:	str	w10, [sp, #16]
  403180:	cbnz	w9, 403190 <readlinkat@plt+0x260>
  403184:	ldur	x0, [x29, #-8]
  403188:	bl	40322c <readlinkat@plt+0x2fc>
  40318c:	str	w0, [sp, #16]
  403190:	ldr	w8, [sp, #16]
  403194:	and	w8, w8, #0x1
  403198:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40319c:	add	x9, x9, #0xa70
  4031a0:	strb	w8, [x9]
  4031a4:	ldrb	w8, [x9]
  4031a8:	tbnz	w8, #0, 403220 <readlinkat@plt+0x2f0>
  4031ac:	ldur	w8, [x29, #-12]
  4031b0:	and	w8, w8, #0xf000
  4031b4:	cmp	w8, #0x8, lsl #12
  4031b8:	b.eq	403218 <readlinkat@plt+0x2e8>  // b.none
  4031bc:	ldur	w8, [x29, #-12]
  4031c0:	and	w8, w8, #0xf000
  4031c4:	cmp	w8, #0xa, lsl #12
  4031c8:	b.ne	4031d0 <readlinkat@plt+0x2a0>  // b.any
  4031cc:	b	4031f0 <readlinkat@plt+0x2c0>
  4031d0:	adrp	x0, 479000 <renameat2@@Base+0x5768>
  4031d4:	add	x0, x0, #0x368
  4031d8:	adrp	x1, 479000 <renameat2@@Base+0x5768>
  4031dc:	add	x1, x1, #0x37c
  4031e0:	mov	w2, #0x59                  	// #89
  4031e4:	adrp	x3, 479000 <renameat2@@Base+0x5768>
  4031e8:	add	x3, x3, #0x382
  4031ec:	bl	402e40 <__assert_fail@plt>
  4031f0:	ldur	x0, [x29, #-8]
  4031f4:	bl	473254 <readlinkat@plt+0x70324>
  4031f8:	adrp	x8, 479000 <renameat2@@Base+0x5768>
  4031fc:	add	x8, x8, #0x3a2
  403200:	str	x0, [sp, #8]
  403204:	mov	x0, x8
  403208:	adrp	x1, 479000 <renameat2@@Base+0x5768>
  40320c:	add	x1, x1, #0x3b5
  403210:	ldr	x2, [sp, #8]
  403214:	bl	4144f8 <readlinkat@plt+0x115c8>
  403218:	ldur	x0, [x29, #-8]
  40321c:	bl	40371c <readlinkat@plt+0x7ec>
  403220:	ldp	x29, x30, [sp, #32]
  403224:	add	sp, sp, #0x30
  403228:	ret
  40322c:	sub	sp, sp, #0xb0
  403230:	stp	x29, x30, [sp, #160]
  403234:	add	x29, sp, #0xa0
  403238:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40323c:	add	x8, x8, #0xa80
  403240:	stur	x0, [x29, #-16]
  403244:	ldr	x9, [x8, #48]
  403248:	stur	x9, [x29, #-64]
  40324c:	ldur	x9, [x29, #-64]
  403250:	ldr	x10, [x8, #48]
  403254:	cmp	x9, x10
  403258:	str	x8, [sp, #24]
  40325c:	b.ne	403290 <readlinkat@plt+0x360>  // b.any
  403260:	ldur	x8, [x29, #-64]
  403264:	cbz	x8, 403274 <readlinkat@plt+0x344>
  403268:	ldur	x8, [x29, #-64]
  40326c:	str	x8, [sp, #16]
  403270:	b	40327c <readlinkat@plt+0x34c>
  403274:	mov	x8, #0x1                   	// #1
  403278:	str	x8, [sp, #16]
  40327c:	ldr	x8, [sp, #16]
  403280:	mov	x0, x8
  403284:	bl	402990 <malloc@plt>
  403288:	stur	x0, [x29, #-48]
  40328c:	cbnz	x0, 4032a0 <readlinkat@plt+0x370>
  403290:	mov	w8, wzr
  403294:	and	w8, w8, #0x1
  403298:	sturb	w8, [x29, #-1]
  40329c:	b	403708 <readlinkat@plt+0x7d8>
  4032a0:	ldur	x8, [x29, #-64]
  4032a4:	cbz	x8, 403430 <readlinkat@plt+0x500>
  4032a8:	ldr	x8, [sp, #24]
  4032ac:	ldr	w9, [x8, #16]
  4032b0:	and	w9, w9, #0xf000
  4032b4:	cmp	w9, #0x8, lsl #12
  4032b8:	b.ne	4033ac <readlinkat@plt+0x47c>  // b.any
  4032bc:	ldur	x0, [x29, #-16]
  4032c0:	mov	w8, wzr
  4032c4:	mov	w1, w8
  4032c8:	mov	w2, w8
  4032cc:	bl	411bb8 <readlinkat@plt+0xec88>
  4032d0:	stur	w0, [x29, #-68]
  4032d4:	str	xzr, [sp, #80]
  4032d8:	ldur	w8, [x29, #-68]
  4032dc:	cmp	w8, #0x0
  4032e0:	cset	w8, ge  // ge = tcont
  4032e4:	tbnz	w8, #0, 403308 <readlinkat@plt+0x3d8>
  4032e8:	ldur	x0, [x29, #-16]
  4032ec:	bl	473254 <readlinkat@plt+0x70324>
  4032f0:	adrp	x8, 479000 <renameat2@@Base+0x5768>
  4032f4:	add	x8, x8, #0x49f
  4032f8:	str	x0, [sp, #8]
  4032fc:	mov	x0, x8
  403300:	ldr	x1, [sp, #8]
  403304:	bl	413d88 <readlinkat@plt+0x10e58>
  403308:	ldur	x8, [x29, #-64]
  40330c:	ldr	x9, [sp, #80]
  403310:	subs	x8, x8, x9
  403314:	cbz	x8, 403398 <readlinkat@plt+0x468>
  403318:	ldur	w0, [x29, #-68]
  40331c:	ldur	x8, [x29, #-48]
  403320:	ldr	x9, [sp, #80]
  403324:	add	x1, x8, x9
  403328:	ldur	x8, [x29, #-64]
  40332c:	ldr	x9, [sp, #80]
  403330:	subs	x2, x8, x9
  403334:	bl	402d70 <read@plt>
  403338:	str	x0, [sp, #72]
  40333c:	ldr	x8, [sp, #72]
  403340:	cbnz	x8, 403350 <readlinkat@plt+0x420>
  403344:	ldr	x8, [sp, #80]
  403348:	stur	x8, [x29, #-64]
  40334c:	b	403398 <readlinkat@plt+0x468>
  403350:	ldr	x8, [sp, #72]
  403354:	mov	x9, #0xffffffffffffffff    	// #-1
  403358:	cmp	x8, x9
  40335c:	b.ne	403384 <readlinkat@plt+0x454>  // b.any
  403360:	ldur	w0, [x29, #-68]
  403364:	bl	402ae0 <close@plt>
  403368:	ldur	x8, [x29, #-48]
  40336c:	mov	x0, x8
  403370:	bl	402c30 <free@plt>
  403374:	mov	w9, wzr
  403378:	and	w9, w9, #0x1
  40337c:	sturb	w9, [x29, #-1]
  403380:	b	403708 <readlinkat@plt+0x7d8>
  403384:	ldr	x8, [sp, #72]
  403388:	ldr	x9, [sp, #80]
  40338c:	add	x8, x9, x8
  403390:	str	x8, [sp, #80]
  403394:	b	403308 <readlinkat@plt+0x3d8>
  403398:	ldur	w0, [x29, #-68]
  40339c:	bl	402ae0 <close@plt>
  4033a0:	cbz	w0, 4033a8 <readlinkat@plt+0x478>
  4033a4:	bl	414d64 <readlinkat@plt+0x11e34>
  4033a8:	b	403430 <readlinkat@plt+0x500>
  4033ac:	ldr	x8, [sp, #24]
  4033b0:	ldr	w9, [x8, #16]
  4033b4:	and	w9, w9, #0xf000
  4033b8:	cmp	w9, #0xa, lsl #12
  4033bc:	b.ne	403418 <readlinkat@plt+0x4e8>  // b.any
  4033c0:	ldur	x0, [x29, #-16]
  4033c4:	ldur	x1, [x29, #-48]
  4033c8:	ldur	x2, [x29, #-64]
  4033cc:	bl	4127b4 <readlinkat@plt+0xf884>
  4033d0:	str	x0, [sp, #64]
  4033d4:	ldr	x8, [sp, #64]
  4033d8:	cmp	x8, #0x0
  4033dc:	cset	w9, ge  // ge = tcont
  4033e0:	tbnz	w9, #0, 40340c <readlinkat@plt+0x4dc>
  4033e4:	ldur	x0, [x29, #-16]
  4033e8:	bl	473254 <readlinkat@plt+0x70324>
  4033ec:	adrp	x8, 479000 <renameat2@@Base+0x5768>
  4033f0:	add	x8, x8, #0x4b2
  4033f4:	str	x0, [sp]
  4033f8:	mov	x0, x8
  4033fc:	adrp	x1, 479000 <renameat2@@Base+0x5768>
  403400:	add	x1, x1, #0x3b5
  403404:	ldr	x2, [sp]
  403408:	bl	413d88 <readlinkat@plt+0x10e58>
  40340c:	ldr	x8, [sp, #64]
  403410:	stur	x8, [x29, #-64]
  403414:	b	403430 <readlinkat@plt+0x500>
  403418:	ldur	x0, [x29, #-48]
  40341c:	bl	402c30 <free@plt>
  403420:	mov	w8, wzr
  403424:	and	w8, w8, #0x1
  403428:	sturb	w8, [x29, #-1]
  40342c:	b	403708 <readlinkat@plt+0x7d8>
  403430:	ldur	x8, [x29, #-48]
  403434:	ldur	x9, [x29, #-64]
  403438:	add	x8, x8, x9
  40343c:	stur	x8, [x29, #-32]
  403440:	mov	x8, #0x3                   	// #3
  403444:	stur	x8, [x29, #-56]
  403448:	ldur	x8, [x29, #-48]
  40344c:	stur	x8, [x29, #-24]
  403450:	ldur	x0, [x29, #-24]
  403454:	ldur	x8, [x29, #-32]
  403458:	ldur	x9, [x29, #-24]
  40345c:	subs	x2, x8, x9
  403460:	mov	w1, #0xa                   	// #10
  403464:	bl	402d80 <memchr@plt>
  403468:	stur	x0, [x29, #-24]
  40346c:	cbz	x0, 4034a0 <readlinkat@plt+0x570>
  403470:	ldur	x8, [x29, #-56]
  403474:	add	x8, x8, #0x1
  403478:	stur	x8, [x29, #-56]
  40347c:	cmp	x8, #0x0
  403480:	cset	w9, ge  // ge = tcont
  403484:	tbnz	w9, #0, 403490 <readlinkat@plt+0x560>
  403488:	ldur	x0, [x29, #-16]
  40348c:	bl	4042c4 <readlinkat@plt+0x1394>
  403490:	ldur	x8, [x29, #-24]
  403494:	add	x8, x8, #0x1
  403498:	stur	x8, [x29, #-24]
  40349c:	b	403450 <readlinkat@plt+0x520>
  4034a0:	ldur	x8, [x29, #-56]
  4034a4:	ldur	x9, [x29, #-56]
  4034a8:	cmp	x8, x9
  4034ac:	b.ne	4034e4 <readlinkat@plt+0x5b4>  // b.any
  4034b0:	ldur	x8, [x29, #-56]
  4034b4:	mov	x9, #0x8                   	// #8
  4034b8:	mul	x8, x8, x9
  4034bc:	udiv	x8, x8, x9
  4034c0:	ldur	x9, [x29, #-56]
  4034c4:	cmp	x8, x9
  4034c8:	b.ne	4034e4 <readlinkat@plt+0x5b4>  // b.any
  4034cc:	ldur	x8, [x29, #-56]
  4034d0:	mov	x9, #0x8                   	// #8
  4034d4:	mul	x0, x8, x9
  4034d8:	bl	402990 <malloc@plt>
  4034dc:	stur	x0, [x29, #-40]
  4034e0:	cbnz	x0, 4034fc <readlinkat@plt+0x5cc>
  4034e4:	ldur	x0, [x29, #-48]
  4034e8:	bl	402c30 <free@plt>
  4034ec:	mov	w8, wzr
  4034f0:	and	w8, w8, #0x1
  4034f4:	sturb	w8, [x29, #-1]
  4034f8:	b	403708 <readlinkat@plt+0x7d8>
  4034fc:	stur	xzr, [x29, #-56]
  403500:	ldur	x8, [x29, #-48]
  403504:	stur	x8, [x29, #-24]
  403508:	ldur	x8, [x29, #-24]
  40350c:	ldur	x9, [x29, #-40]
  403510:	ldur	x10, [x29, #-56]
  403514:	add	x10, x10, #0x1
  403518:	stur	x10, [x29, #-56]
  40351c:	mov	x11, #0x8                   	// #8
  403520:	mul	x10, x11, x10
  403524:	add	x9, x9, x10
  403528:	str	x8, [x9]
  40352c:	ldur	x0, [x29, #-24]
  403530:	ldur	x8, [x29, #-32]
  403534:	ldur	x9, [x29, #-24]
  403538:	subs	x2, x8, x9
  40353c:	mov	w1, #0xa                   	// #10
  403540:	bl	402d80 <memchr@plt>
  403544:	stur	x0, [x29, #-24]
  403548:	cbnz	x0, 403550 <readlinkat@plt+0x620>
  40354c:	b	403560 <readlinkat@plt+0x630>
  403550:	ldur	x8, [x29, #-24]
  403554:	add	x8, x8, #0x1
  403558:	stur	x8, [x29, #-24]
  40355c:	b	403508 <readlinkat@plt+0x5d8>
  403560:	ldur	x8, [x29, #-64]
  403564:	cbz	x8, 40359c <readlinkat@plt+0x66c>
  403568:	ldur	x8, [x29, #-32]
  40356c:	ldurb	w9, [x8, #-1]
  403570:	cmp	w9, #0xa
  403574:	b.eq	40359c <readlinkat@plt+0x66c>  // b.none
  403578:	ldur	x8, [x29, #-32]
  40357c:	ldur	x9, [x29, #-40]
  403580:	ldur	x10, [x29, #-56]
  403584:	add	x10, x10, #0x1
  403588:	stur	x10, [x29, #-56]
  40358c:	mov	x11, #0x8                   	// #8
  403590:	mul	x10, x11, x10
  403594:	add	x9, x9, x10
  403598:	str	x8, [x9]
  40359c:	ldur	x8, [x29, #-56]
  4035a0:	subs	x8, x8, #0x1
  4035a4:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4035a8:	add	x9, x9, #0xa18
  4035ac:	str	x8, [x9]
  4035b0:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4035b4:	add	x8, x8, #0xa40
  4035b8:	ldr	x8, [x8]
  4035bc:	cbz	x8, 4036dc <readlinkat@plt+0x7ac>
  4035c0:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4035c4:	add	x8, x8, #0xa40
  4035c8:	ldr	x8, [x8]
  4035cc:	str	x8, [sp, #56]
  4035d0:	ldr	x8, [sp, #56]
  4035d4:	ldrb	w9, [x8]
  4035d8:	str	w9, [sp, #52]
  4035dc:	mov	w9, #0x0                   	// #0
  4035e0:	strb	w9, [sp, #51]
  4035e4:	ldr	x0, [sp, #56]
  4035e8:	bl	402780 <strlen@plt>
  4035ec:	str	x0, [sp, #40]
  4035f0:	ldr	x8, [sp, #40]
  4035f4:	ldur	x10, [x29, #-64]
  4035f8:	cmp	x8, x10
  4035fc:	b.hi	4036d0 <readlinkat@plt+0x7a0>  // b.pmore
  403600:	ldur	x8, [x29, #-32]
  403604:	ldr	x9, [sp, #40]
  403608:	mov	x10, xzr
  40360c:	subs	x9, x10, x9
  403610:	add	x8, x8, x9
  403614:	str	x8, [sp, #32]
  403618:	ldur	x8, [x29, #-48]
  40361c:	stur	x8, [x29, #-24]
  403620:	ldur	x0, [x29, #-24]
  403624:	ldr	w1, [sp, #52]
  403628:	ldr	x8, [sp, #32]
  40362c:	ldur	x9, [x29, #-24]
  403630:	subs	x2, x8, x9
  403634:	bl	402d80 <memchr@plt>
  403638:	stur	x0, [x29, #-24]
  40363c:	cbz	x0, 4036d0 <readlinkat@plt+0x7a0>
  403640:	ldur	x0, [x29, #-24]
  403644:	ldr	x1, [sp, #56]
  403648:	ldr	x2, [sp, #40]
  40364c:	bl	402b90 <memcmp@plt>
  403650:	cbnz	w0, 4036c0 <readlinkat@plt+0x790>
  403654:	ldur	x8, [x29, #-24]
  403658:	ldur	x9, [x29, #-48]
  40365c:	cmp	x8, x9
  403660:	b.eq	403680 <readlinkat@plt+0x750>  // b.none
  403664:	bl	402bc0 <__ctype_b_loc@plt>
  403668:	ldr	x8, [x0]
  40366c:	ldur	x9, [x29, #-24]
  403670:	ldurb	w10, [x9, #-1]
  403674:	ldrh	w10, [x8, w10, sxtw #1]
  403678:	and	w10, w10, #0x2000
  40367c:	cbz	w10, 4036c0 <readlinkat@plt+0x790>
  403680:	ldur	x8, [x29, #-24]
  403684:	add	x8, x8, #0x1
  403688:	ldr	x9, [sp, #32]
  40368c:	cmp	x8, x9
  403690:	b.eq	4036b4 <readlinkat@plt+0x784>  // b.none
  403694:	bl	402bc0 <__ctype_b_loc@plt>
  403698:	ldr	x8, [x0]
  40369c:	ldur	x9, [x29, #-24]
  4036a0:	ldr	x10, [sp, #40]
  4036a4:	ldrb	w11, [x9, x10]
  4036a8:	ldrh	w11, [x8, w11, sxtw #1]
  4036ac:	and	w11, w11, #0x2000
  4036b0:	cbz	w11, 4036c0 <readlinkat@plt+0x790>
  4036b4:	mov	w8, #0x1                   	// #1
  4036b8:	strb	w8, [sp, #51]
  4036bc:	b	4036d0 <readlinkat@plt+0x7a0>
  4036c0:	ldur	x8, [x29, #-24]
  4036c4:	add	x8, x8, #0x1
  4036c8:	stur	x8, [x29, #-24]
  4036cc:	b	403620 <readlinkat@plt+0x6f0>
  4036d0:	ldrb	w8, [sp, #51]
  4036d4:	and	w0, w8, #0x1
  4036d8:	bl	4042fc <readlinkat@plt+0x13cc>
  4036dc:	ldur	x8, [x29, #-48]
  4036e0:	adrp	x9, 490000 <renameat2@@Base+0x1c768>
  4036e4:	add	x9, x9, #0x568
  4036e8:	str	x8, [x9]
  4036ec:	ldur	x8, [x29, #-40]
  4036f0:	adrp	x9, 490000 <renameat2@@Base+0x1c768>
  4036f4:	add	x9, x9, #0x570
  4036f8:	str	x8, [x9]
  4036fc:	mov	w10, #0x1                   	// #1
  403700:	and	w10, w10, #0x1
  403704:	sturb	w10, [x29, #-1]
  403708:	ldurb	w8, [x29, #-1]
  40370c:	and	w0, w8, #0x1
  403710:	ldp	x29, x30, [sp, #160]
  403714:	add	sp, sp, #0xb0
  403718:	ret
  40371c:	sub	sp, sp, #0xc0
  403720:	stp	x29, x30, [sp, #176]
  403724:	add	x29, sp, #0xb0
  403728:	mov	x8, #0x1                   	// #1
  40372c:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  403730:	add	x9, x9, #0xa80
  403734:	adrp	x10, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  403738:	add	x10, x10, #0xa28
  40373c:	adrp	x11, 490000 <renameat2@@Base+0x1c768>
  403740:	add	x11, x11, #0x408
  403744:	adrp	x12, 490000 <renameat2@@Base+0x1c768>
  403748:	add	x12, x12, #0x598
  40374c:	adrp	x13, 490000 <renameat2@@Base+0x1c768>
  403750:	add	x13, x13, #0x590
  403754:	adrp	x14, 490000 <renameat2@@Base+0x1c768>
  403758:	add	x14, x14, #0x578
  40375c:	stur	x0, [x29, #-8]
  403760:	str	x8, [sp, #88]
  403764:	ldr	x8, [x9, #48]
  403768:	str	x10, [sp, #64]
  40376c:	str	x11, [sp, #56]
  403770:	str	x12, [sp, #48]
  403774:	str	x13, [sp, #40]
  403778:	str	x14, [sp, #32]
  40377c:	cbnz	x8, 40378c <readlinkat@plt+0x85c>
  403780:	adrp	x8, 479000 <renameat2@@Base+0x5768>
  403784:	add	x8, x8, #0x5e1
  403788:	stur	x8, [x29, #-8]
  40378c:	ldur	x0, [x29, #-8]
  403790:	mov	w8, wzr
  403794:	mov	w1, w8
  403798:	mov	w2, w8
  40379c:	bl	411bb8 <readlinkat@plt+0xec88>
  4037a0:	stur	w0, [x29, #-12]
  4037a4:	cmp	w0, #0x0
  4037a8:	cset	w8, lt  // lt = tstop
  4037ac:	tbnz	w8, #0, 4037c8 <readlinkat@plt+0x898>
  4037b0:	ldur	w0, [x29, #-12]
  4037b4:	adrp	x1, 47c000 <renameat2@@Base+0x8768>
  4037b8:	add	x1, x1, #0x3a4
  4037bc:	bl	402a40 <fdopen@plt>
  4037c0:	stur	x0, [x29, #-24]
  4037c4:	cbnz	x0, 4037e8 <readlinkat@plt+0x8b8>
  4037c8:	ldur	x0, [x29, #-8]
  4037cc:	bl	473254 <readlinkat@plt+0x70324>
  4037d0:	adrp	x8, 479000 <renameat2@@Base+0x5768>
  4037d4:	add	x8, x8, #0x5eb
  4037d8:	str	x0, [sp, #24]
  4037dc:	mov	x0, x8
  4037e0:	ldr	x1, [sp, #24]
  4037e4:	bl	413d88 <readlinkat@plt+0x10e58>
  4037e8:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4037ec:	add	x8, x8, #0xa21
  4037f0:	ldrb	w9, [x8]
  4037f4:	tbnz	w9, #0, 4037fc <readlinkat@plt+0x8cc>
  4037f8:	b	403828 <readlinkat@plt+0x8f8>
  4037fc:	ldr	x8, [sp, #64]
  403800:	ldr	x0, [x8]
  403804:	mov	w1, #0x2                   	// #2
  403808:	mov	w9, wzr
  40380c:	mov	w2, w9
  403810:	mov	w9, #0x1                   	// #1
  403814:	and	w3, w9, #0x1
  403818:	bl	414f9c <readlinkat@plt+0x1206c>
  40381c:	ldr	x8, [sp, #56]
  403820:	str	w0, [x8]
  403824:	b	403880 <readlinkat@plt+0x950>
  403828:	ldr	x0, [sp, #64]
  40382c:	mov	w1, #0x69                  	// #105
  403830:	mov	x8, xzr
  403834:	mov	x2, x8
  403838:	mov	w3, #0x2                   	// #2
  40383c:	mov	w4, #0x180                 	// #384
  403840:	bl	416fd8 <readlinkat@plt+0x140a8>
  403844:	ldr	x8, [sp, #56]
  403848:	str	w0, [x8]
  40384c:	ldr	w9, [x8]
  403850:	mov	w10, #0xffffffff            	// #-1
  403854:	cmp	w9, w10
  403858:	b.ne	403870 <readlinkat@plt+0x940>  // b.any
  40385c:	ldr	x8, [sp, #64]
  403860:	ldr	x1, [x8]
  403864:	adrp	x0, 479000 <renameat2@@Base+0x5768>
  403868:	add	x0, x0, #0x5fe
  40386c:	bl	413d88 <readlinkat@plt+0x10e58>
  403870:	mov	w8, #0x1                   	// #1
  403874:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  403878:	add	x9, x9, #0xa21
  40387c:	strb	w8, [x9]
  403880:	stur	xzr, [x29, #-64]
  403884:	stur	xzr, [x29, #-40]
  403888:	mov	x8, #0x1                   	// #1
  40388c:	stur	x8, [x29, #-48]
  403890:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  403894:	add	x8, x8, #0xa40
  403898:	ldr	x8, [x8]
  40389c:	stur	x8, [x29, #-72]
  4038a0:	ldur	x8, [x29, #-72]
  4038a4:	cmp	x8, #0x0
  4038a8:	cset	w9, ne  // ne = any
  4038ac:	mov	w10, #0x1                   	// #1
  4038b0:	eor	w9, w9, #0x1
  4038b4:	and	w9, w9, w10
  4038b8:	sturb	w9, [x29, #-49]
  4038bc:	ldur	x8, [x29, #-72]
  4038c0:	cbz	x8, 4038d4 <readlinkat@plt+0x9a4>
  4038c4:	ldur	x0, [x29, #-72]
  4038c8:	bl	402780 <strlen@plt>
  4038cc:	str	x0, [sp, #16]
  4038d0:	b	4038dc <readlinkat@plt+0x9ac>
  4038d4:	mov	x8, xzr
  4038d8:	str	x8, [sp, #16]
  4038dc:	ldr	x8, [sp, #16]
  4038e0:	stur	x8, [x29, #-80]
  4038e4:	ldur	x0, [x29, #-24]
  4038e8:	bl	402aa0 <getc@plt>
  4038ec:	stur	w0, [x29, #-28]
  4038f0:	mov	w8, #0xffffffff            	// #-1
  4038f4:	cmp	w0, w8
  4038f8:	b.eq	403a28 <readlinkat@plt+0xaf8>  // b.none
  4038fc:	ldur	x8, [x29, #-40]
  403900:	add	x8, x8, #0x1
  403904:	stur	x8, [x29, #-40]
  403908:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  40390c:	cmp	x8, x9
  403910:	b.ls	40391c <readlinkat@plt+0x9ec>  // b.plast
  403914:	ldur	x0, [x29, #-8]
  403918:	bl	4043fc <readlinkat@plt+0x14cc>
  40391c:	ldur	w8, [x29, #-28]
  403920:	cmp	w8, #0xa
  403924:	b.ne	403964 <readlinkat@plt+0xa34>  // b.any
  403928:	ldr	x8, [sp, #88]
  40392c:	add	x8, x8, #0x1
  403930:	str	x8, [sp, #88]
  403934:	cmp	x8, #0x0
  403938:	cset	w9, ge  // ge = tcont
  40393c:	tbnz	w9, #0, 403948 <readlinkat@plt+0xa18>
  403940:	ldur	x0, [x29, #-8]
  403944:	bl	4042c4 <readlinkat@plt+0x1394>
  403948:	ldur	x8, [x29, #-48]
  40394c:	ldur	x9, [x29, #-40]
  403950:	cmp	x8, x9
  403954:	b.cs	403960 <readlinkat@plt+0xa30>  // b.hs, b.nlast
  403958:	ldur	x8, [x29, #-40]
  40395c:	stur	x8, [x29, #-48]
  403960:	stur	xzr, [x29, #-40]
  403964:	ldurb	w8, [x29, #-49]
  403968:	tbnz	w8, #0, 403a24 <readlinkat@plt+0xaf4>
  40396c:	ldur	x8, [x29, #-64]
  403970:	ldur	x9, [x29, #-80]
  403974:	cmp	x8, x9
  403978:	b.ne	4039ac <readlinkat@plt+0xa7c>  // b.any
  40397c:	bl	402bc0 <__ctype_b_loc@plt>
  403980:	ldr	x8, [x0]
  403984:	ldur	w9, [x29, #-28]
  403988:	and	w9, w9, #0xff
  40398c:	ldrh	w9, [x8, w9, sxtw #1]
  403990:	tst	w9, #0x2000
  403994:	cset	w9, ne  // ne = any
  403998:	and	w9, w9, #0x1
  40399c:	sturb	w9, [x29, #-49]
  4039a0:	mov	x8, #0xffffffffffffffff    	// #-1
  4039a4:	stur	x8, [x29, #-64]
  4039a8:	b	4039f4 <readlinkat@plt+0xac4>
  4039ac:	ldur	x8, [x29, #-64]
  4039b0:	mov	x9, #0xffffffffffffffff    	// #-1
  4039b4:	cmp	x8, x9
  4039b8:	b.eq	4039f4 <readlinkat@plt+0xac4>  // b.none
  4039bc:	ldur	x8, [x29, #-72]
  4039c0:	ldur	x9, [x29, #-64]
  4039c4:	ldrb	w10, [x8, x9]
  4039c8:	ldur	w11, [x29, #-28]
  4039cc:	cmp	w10, w11
  4039d0:	b.ne	4039e4 <readlinkat@plt+0xab4>  // b.any
  4039d4:	ldur	x8, [x29, #-64]
  4039d8:	add	x8, x8, #0x1
  4039dc:	str	x8, [sp, #8]
  4039e0:	b	4039ec <readlinkat@plt+0xabc>
  4039e4:	mov	x8, #0xffffffffffffffff    	// #-1
  4039e8:	str	x8, [sp, #8]
  4039ec:	ldr	x8, [sp, #8]
  4039f0:	stur	x8, [x29, #-64]
  4039f4:	ldur	x8, [x29, #-64]
  4039f8:	mov	x9, #0xffffffffffffffff    	// #-1
  4039fc:	cmp	x8, x9
  403a00:	b.ne	403a24 <readlinkat@plt+0xaf4>  // b.any
  403a04:	bl	402bc0 <__ctype_b_loc@plt>
  403a08:	ldr	x8, [x0]
  403a0c:	ldur	w9, [x29, #-28]
  403a10:	and	w9, w9, #0xff
  403a14:	ldrh	w9, [x8, w9, sxtw #1]
  403a18:	and	w9, w9, #0x2000
  403a1c:	cbz	w9, 403a24 <readlinkat@plt+0xaf4>
  403a20:	stur	xzr, [x29, #-64]
  403a24:	b	4038e4 <readlinkat@plt+0x9b4>
  403a28:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  403a2c:	add	x8, x8, #0xa40
  403a30:	ldr	x8, [x8]
  403a34:	cbz	x8, 403a44 <readlinkat@plt+0xb14>
  403a38:	ldurb	w8, [x29, #-49]
  403a3c:	and	w0, w8, #0x1
  403a40:	bl	4042fc <readlinkat@plt+0x13cc>
  403a44:	ldur	x0, [x29, #-24]
  403a48:	mov	x8, xzr
  403a4c:	mov	x1, x8
  403a50:	mov	w9, wzr
  403a54:	mov	w2, w9
  403a58:	bl	416f94 <readlinkat@plt+0x14064>
  403a5c:	mov	x8, #0x2000                	// #8192
  403a60:	ldr	x10, [sp, #48]
  403a64:	str	x8, [x10]
  403a68:	ldr	x8, [sp, #48]
  403a6c:	ldr	x9, [x8]
  403a70:	ldur	x10, [x29, #-48]
  403a74:	cmp	x9, x10
  403a78:	b.cs	403a90 <readlinkat@plt+0xb60>  // b.hs, b.nlast
  403a7c:	ldr	x8, [sp, #48]
  403a80:	ldr	x9, [x8]
  403a84:	lsl	x9, x9, #1
  403a88:	str	x9, [x8]
  403a8c:	b	403a68 <readlinkat@plt+0xb38>
  403a90:	ldr	x8, [sp, #48]
  403a94:	ldr	x9, [x8]
  403a98:	ldur	x10, [x29, #-48]
  403a9c:	udiv	x9, x9, x10
  403aa0:	ldr	x10, [sp, #40]
  403aa4:	str	x9, [x10]
  403aa8:	ldur	x9, [x29, #-48]
  403aac:	adrp	x11, 490000 <renameat2@@Base+0x1c768>
  403ab0:	add	x11, x11, #0x588
  403ab4:	str	x9, [x11]
  403ab8:	ldr	x9, [x8]
  403abc:	mov	x11, #0x2                   	// #2
  403ac0:	mul	x0, x11, x9
  403ac4:	bl	474684 <renameat2@@Base+0xdec>
  403ac8:	ldr	x8, [sp, #32]
  403acc:	str	x0, [x8]
  403ad0:	ldr	x9, [x8]
  403ad4:	ldr	x10, [sp, #48]
  403ad8:	ldr	x11, [x10]
  403adc:	add	x9, x9, x11
  403ae0:	str	x9, [x8, #8]
  403ae4:	mov	x9, #0x1                   	// #1
  403ae8:	str	x9, [sp, #88]
  403aec:	ldr	x8, [sp, #32]
  403af0:	ldr	x9, [x8]
  403af4:	ldur	x10, [x29, #-48]
  403af8:	ldr	x11, [sp, #88]
  403afc:	ldr	x12, [sp, #40]
  403b00:	ldr	x13, [x12]
  403b04:	sdiv	x14, x11, x13
  403b08:	mul	x13, x14, x13
  403b0c:	subs	x11, x11, x13
  403b10:	mul	x10, x10, x11
  403b14:	add	x9, x9, x10
  403b18:	str	x9, [sp, #80]
  403b1c:	ldr	x9, [sp, #80]
  403b20:	str	x9, [sp, #72]
  403b24:	ldr	x9, [sp, #88]
  403b28:	ldr	x10, [x12]
  403b2c:	sdiv	x11, x9, x10
  403b30:	mul	x10, x11, x10
  403b34:	subs	x9, x9, x10
  403b38:	cbnz	x9, 403b6c <readlinkat@plt+0xc3c>
  403b3c:	ldr	x8, [sp, #56]
  403b40:	ldr	w0, [x8]
  403b44:	ldr	x9, [sp, #32]
  403b48:	ldr	x1, [x9]
  403b4c:	ldr	x10, [sp, #48]
  403b50:	ldr	x2, [x10]
  403b54:	bl	402b40 <write@plt>
  403b58:	ldr	x8, [sp, #48]
  403b5c:	ldr	x9, [x8]
  403b60:	cmp	x0, x9
  403b64:	b.eq	403b6c <readlinkat@plt+0xc3c>  // b.none
  403b68:	bl	41516c <readlinkat@plt+0x1223c>
  403b6c:	ldur	x0, [x29, #-24]
  403b70:	bl	402aa0 <getc@plt>
  403b74:	stur	w0, [x29, #-28]
  403b78:	mov	w8, #0xffffffff            	// #-1
  403b7c:	cmp	w0, w8
  403b80:	b.ne	403b88 <readlinkat@plt+0xc58>  // b.any
  403b84:	b	403c18 <readlinkat@plt+0xce8>
  403b88:	ldur	w8, [x29, #-28]
  403b8c:	ldr	x9, [sp, #80]
  403b90:	add	x10, x9, #0x1
  403b94:	str	x10, [sp, #80]
  403b98:	strb	w8, [x9]
  403b9c:	ldur	w8, [x29, #-28]
  403ba0:	cmp	w8, #0xa
  403ba4:	b.ne	403bc4 <readlinkat@plt+0xc94>  // b.any
  403ba8:	ldr	x8, [sp, #80]
  403bac:	ldr	x9, [sp, #72]
  403bb0:	subs	x8, x8, x9
  403bb4:	adrp	x9, 490000 <renameat2@@Base+0x1c768>
  403bb8:	add	x9, x9, #0x5a0
  403bbc:	str	x8, [x9]
  403bc0:	b	403c08 <readlinkat@plt+0xcd8>
  403bc4:	ldur	x0, [x29, #-24]
  403bc8:	bl	402aa0 <getc@plt>
  403bcc:	stur	w0, [x29, #-28]
  403bd0:	mov	w8, #0xffffffff            	// #-1
  403bd4:	cmp	w0, w8
  403bd8:	b.ne	403c04 <readlinkat@plt+0xcd4>  // b.any
  403bdc:	ldr	x8, [sp, #80]
  403be0:	ldr	x9, [sp, #72]
  403be4:	subs	x8, x8, x9
  403be8:	adrp	x9, 490000 <renameat2@@Base+0x1c768>
  403bec:	add	x9, x9, #0x5a0
  403bf0:	str	x8, [x9]
  403bf4:	ldr	x8, [sp, #88]
  403bf8:	add	x8, x8, #0x1
  403bfc:	str	x8, [sp, #88]
  403c00:	b	403c18 <readlinkat@plt+0xce8>
  403c04:	b	403b88 <readlinkat@plt+0xc58>
  403c08:	ldr	x8, [sp, #88]
  403c0c:	add	x8, x8, #0x1
  403c10:	str	x8, [sp, #88]
  403c14:	b	403aec <readlinkat@plt+0xbbc>
  403c18:	ldur	x0, [x29, #-24]
  403c1c:	bl	402f20 <ferror@plt>
  403c20:	cbnz	w0, 403c30 <readlinkat@plt+0xd00>
  403c24:	ldur	x0, [x29, #-24]
  403c28:	bl	402950 <fclose@plt>
  403c2c:	cbz	w0, 403c34 <readlinkat@plt+0xd04>
  403c30:	bl	414d64 <readlinkat@plt+0x11e34>
  403c34:	ldr	x8, [sp, #88]
  403c38:	ldr	x9, [sp, #40]
  403c3c:	ldr	x10, [x9]
  403c40:	sdiv	x11, x8, x10
  403c44:	mul	x10, x11, x10
  403c48:	subs	x8, x8, x10
  403c4c:	cbz	x8, 403c80 <readlinkat@plt+0xd50>
  403c50:	ldr	x8, [sp, #56]
  403c54:	ldr	w0, [x8]
  403c58:	ldr	x9, [sp, #32]
  403c5c:	ldr	x1, [x9]
  403c60:	ldr	x10, [sp, #48]
  403c64:	ldr	x2, [x10]
  403c68:	bl	402b40 <write@plt>
  403c6c:	ldr	x8, [sp, #48]
  403c70:	ldr	x9, [x8]
  403c74:	cmp	x0, x9
  403c78:	b.eq	403c80 <readlinkat@plt+0xd50>  // b.none
  403c7c:	bl	41516c <readlinkat@plt+0x1223c>
  403c80:	ldr	x8, [sp, #88]
  403c84:	subs	x8, x8, #0x1
  403c88:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  403c8c:	add	x9, x9, #0xa18
  403c90:	str	x8, [x9]
  403c94:	ldp	x29, x30, [sp, #176]
  403c98:	add	sp, sp, #0xc0
  403c9c:	ret
  403ca0:	sub	sp, sp, #0x90
  403ca4:	stp	x29, x30, [sp, #128]
  403ca8:	add	x29, sp, #0x80
  403cac:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  403cb0:	add	x8, x8, #0xa48
  403cb4:	mov	w9, #0xffffffff            	// #-1
  403cb8:	adrp	x10, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  403cbc:	add	x10, x10, #0xa80
  403cc0:	stur	x0, [x29, #-16]
  403cc4:	stur	x1, [x29, #-24]
  403cc8:	stur	w2, [x29, #-28]
  403ccc:	ldur	x0, [x29, #-16]
  403cd0:	ldur	x1, [x29, #-24]
  403cd4:	str	x8, [sp, #64]
  403cd8:	str	w9, [sp, #60]
  403cdc:	str	x10, [sp, #48]
  403ce0:	bl	402bb0 <strcmp@plt>
  403ce4:	cmp	w0, #0x0
  403ce8:	cset	w9, ne  // ne = any
  403cec:	and	w9, w9, #0x1
  403cf0:	sturb	w9, [x29, #-29]
  403cf4:	ldr	x8, [sp, #64]
  403cf8:	ldr	w9, [x8]
  403cfc:	ldr	w11, [sp, #60]
  403d00:	cmp	w9, w11
  403d04:	b.ne	403d1c <readlinkat@plt+0xdec>  // b.any
  403d08:	ldur	x0, [x29, #-16]
  403d0c:	ldr	x1, [sp, #48]
  403d10:	bl	414ce8 <readlinkat@plt+0x11db8>
  403d14:	ldr	x8, [sp, #64]
  403d18:	str	w0, [x8]
  403d1c:	ldur	w8, [x29, #-28]
  403d20:	and	w8, w8, #0xf000
  403d24:	cmp	w8, #0x8, lsl #12
  403d28:	b.ne	403f48 <readlinkat@plt+0x1018>  // b.any
  403d2c:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  403d30:	add	x8, x8, #0xa74
  403d34:	ldr	w9, [x8]
  403d38:	cbz	w9, 403f48 <readlinkat@plt+0x1018>
  403d3c:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  403d40:	add	x8, x8, #0xb40
  403d44:	ldr	w9, [x8]
  403d48:	cbz	w9, 403f48 <readlinkat@plt+0x1018>
  403d4c:	ldr	x8, [sp, #64]
  403d50:	ldr	w9, [x8]
  403d54:	cbnz	w9, 403da4 <readlinkat@plt+0xe74>
  403d58:	ldurb	w8, [x29, #-29]
  403d5c:	tbnz	w8, #0, 403f48 <readlinkat@plt+0x1018>
  403d60:	ldr	x8, [sp, #48]
  403d64:	ldr	w9, [x8, #16]
  403d68:	mov	w10, #0x92                  	// #146
  403d6c:	and	w9, w9, w10
  403d70:	cbz	w9, 403da4 <readlinkat@plt+0xe74>
  403d74:	ldr	x8, [sp, #48]
  403d78:	ldr	w9, [x8, #16]
  403d7c:	mov	w10, #0x12                  	// #18
  403d80:	and	w9, w9, w10
  403d84:	cbnz	w9, 403f48 <readlinkat@plt+0x1018>
  403d88:	ldr	x8, [sp, #48]
  403d8c:	ldr	w9, [x8, #24]
  403d90:	str	w9, [sp, #44]
  403d94:	bl	402810 <geteuid@plt>
  403d98:	ldr	w9, [sp, #44]
  403d9c:	cmp	w9, w0
  403da0:	b.eq	403f48 <readlinkat@plt+0x1018>  // b.none
  403da4:	ldur	x0, [x29, #-16]
  403da8:	ldurb	w8, [x29, #-29]
  403dac:	ldr	x9, [sp, #64]
  403db0:	ldr	w10, [x9]
  403db4:	mov	x11, xzr
  403db8:	cmp	w10, #0x0
  403dbc:	ldr	x12, [sp, #48]
  403dc0:	csel	x2, x11, x12, ne  // ne = any
  403dc4:	mov	w10, #0x1                   	// #1
  403dc8:	and	w1, w8, #0x1
  403dcc:	sub	x3, x29, #0x38
  403dd0:	sub	x4, x29, #0x30
  403dd4:	str	w10, [sp, #40]
  403dd8:	bl	415204 <readlinkat@plt+0x122d4>
  403ddc:	stur	x0, [x29, #-40]
  403de0:	cmp	x0, #0x0
  403de4:	cset	w8, ne  // ne = any
  403de8:	eor	w8, w8, #0x1
  403dec:	ldr	w10, [sp, #40]
  403df0:	eor	w8, w8, w10
  403df4:	and	w13, w8, #0x1
  403df8:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  403dfc:	add	x9, x9, #0xb40
  403e00:	str	w13, [x9]
  403e04:	tbnz	w8, #0, 403e0c <readlinkat@plt+0xedc>
  403e08:	b	403f48 <readlinkat@plt+0x1018>
  403e0c:	ldr	x8, [sp, #64]
  403e10:	ldr	w9, [x8]
  403e14:	cbnz	w9, 403eec <readlinkat@plt+0xfbc>
  403e18:	ldurb	w8, [x29, #-29]
  403e1c:	tbnz	w8, #0, 403e58 <readlinkat@plt+0xf28>
  403e20:	ldr	x8, [sp, #48]
  403e24:	ldr	w9, [x8, #16]
  403e28:	mov	w10, #0x92                  	// #146
  403e2c:	and	w9, w9, w10
  403e30:	cbz	w9, 403e58 <readlinkat@plt+0xf28>
  403e34:	ldur	x0, [x29, #-16]
  403e38:	bl	473254 <readlinkat@plt+0x70324>
  403e3c:	ldur	x2, [x29, #-40]
  403e40:	adrp	x8, 479000 <renameat2@@Base+0x5768>
  403e44:	add	x8, x8, #0x3c3
  403e48:	str	x0, [sp, #32]
  403e4c:	mov	x0, x8
  403e50:	ldr	x1, [sp, #32]
  403e54:	bl	4144f8 <readlinkat@plt+0x115c8>
  403e58:	ldur	x8, [x29, #-48]
  403e5c:	cbz	x8, 403ed0 <readlinkat@plt+0xfa0>
  403e60:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  403e64:	add	x8, x8, #0xa24
  403e68:	ldr	w9, [x8]
  403e6c:	cmp	w9, #0x2
  403e70:	b.ne	403e98 <readlinkat@plt+0xf68>  // b.any
  403e74:	ldur	x0, [x29, #-16]
  403e78:	bl	473254 <readlinkat@plt+0x70324>
  403e7c:	ldur	x2, [x29, #-40]
  403e80:	adrp	x8, 479000 <renameat2@@Base+0x5768>
  403e84:	add	x8, x8, #0x3f8
  403e88:	str	x0, [sp, #24]
  403e8c:	mov	x0, x8
  403e90:	ldr	x1, [sp, #24]
  403e94:	bl	41460c <readlinkat@plt+0x116dc>
  403e98:	ldur	x0, [x29, #-48]
  403e9c:	bl	415de8 <readlinkat@plt+0x12eb8>
  403ea0:	cbz	w0, 403ed0 <readlinkat@plt+0xfa0>
  403ea4:	ldur	x0, [x29, #-16]
  403ea8:	bl	473254 <readlinkat@plt+0x70324>
  403eac:	ldur	x2, [x29, #-40]
  403eb0:	adrp	x8, 479000 <renameat2@@Base+0x5768>
  403eb4:	add	x8, x8, #0x424
  403eb8:	str	x0, [sp, #16]
  403ebc:	mov	x0, x8
  403ec0:	ldr	x1, [sp, #16]
  403ec4:	bl	41460c <readlinkat@plt+0x116dc>
  403ec8:	mov	x8, xzr
  403ecc:	stur	x8, [x29, #-40]
  403ed0:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  403ed4:	add	x8, x8, #0xa59
  403ed8:	ldrb	w9, [x8]
  403edc:	tbnz	w9, #0, 403ee4 <readlinkat@plt+0xfb4>
  403ee0:	b	403eec <readlinkat@plt+0xfbc>
  403ee4:	mov	x8, xzr
  403ee8:	stur	x8, [x29, #-40]
  403eec:	ldur	x8, [x29, #-40]
  403ef0:	cbz	x8, 403f38 <readlinkat@plt+0x1008>
  403ef4:	ldur	x0, [x29, #-16]
  403ef8:	ldur	x1, [x29, #-40]
  403efc:	ldr	x8, [sp, #64]
  403f00:	ldr	w9, [x8]
  403f04:	cmp	w9, #0x0
  403f08:	cset	w9, ne  // ne = any
  403f0c:	eor	w9, w9, #0x1
  403f10:	ldurb	w10, [x29, #-29]
  403f14:	ldur	x4, [x29, #-56]
  403f18:	and	w2, w9, #0x1
  403f1c:	and	w3, w10, #0x1
  403f20:	ldr	x5, [sp, #48]
  403f24:	bl	415934 <readlinkat@plt+0x12a04>
  403f28:	tbnz	w0, #0, 403f30 <readlinkat@plt+0x1000>
  403f2c:	b	403f38 <readlinkat@plt+0x1008>
  403f30:	ldr	x8, [sp, #64]
  403f34:	str	wzr, [x8]
  403f38:	ldur	x0, [x29, #-56]
  403f3c:	bl	402c30 <free@plt>
  403f40:	ldur	x0, [x29, #-48]
  403f44:	bl	402c30 <free@plt>
  403f48:	ldr	x8, [sp, #64]
  403f4c:	ldr	w9, [x8]
  403f50:	cbz	w9, 403f68 <readlinkat@plt+0x1038>
  403f54:	mov	w8, #0x1b6                 	// #438
  403f58:	ldr	x9, [sp, #48]
  403f5c:	str	w8, [x9, #16]
  403f60:	str	xzr, [x9, #48]
  403f64:	b	403ff4 <readlinkat@plt+0x10c4>
  403f68:	ldur	w8, [x29, #-28]
  403f6c:	and	w8, w8, #0xf000
  403f70:	cmp	w8, #0x8, lsl #12
  403f74:	b.eq	403f88 <readlinkat@plt+0x1058>  // b.none
  403f78:	ldur	w8, [x29, #-28]
  403f7c:	and	w8, w8, #0xf000
  403f80:	cmp	w8, #0xa, lsl #12
  403f84:	b.ne	403fa4 <readlinkat@plt+0x1074>  // b.any
  403f88:	ldur	w8, [x29, #-28]
  403f8c:	and	w8, w8, #0xf000
  403f90:	ldr	x9, [sp, #48]
  403f94:	ldr	w10, [x9, #16]
  403f98:	and	w10, w10, #0xf000
  403f9c:	cmp	w8, w10
  403fa0:	b.eq	403ff4 <readlinkat@plt+0x10c4>  // b.none
  403fa4:	ldur	x0, [x29, #-16]
  403fa8:	bl	473254 <readlinkat@plt+0x70324>
  403fac:	ldur	w8, [x29, #-28]
  403fb0:	and	w8, w8, #0xf000
  403fb4:	adrp	x9, 479000 <renameat2@@Base+0x5768>
  403fb8:	add	x9, x9, #0x492
  403fbc:	adrp	x10, 479000 <renameat2@@Base+0x5768>
  403fc0:	add	x10, x10, #0x3b5
  403fc4:	cmp	w8, #0xa, lsl #12
  403fc8:	csel	x2, x10, x9, eq  // eq = none
  403fcc:	adrp	x9, 479000 <renameat2@@Base+0x5768>
  403fd0:	add	x9, x9, #0x468
  403fd4:	str	x0, [sp, #8]
  403fd8:	mov	x0, x9
  403fdc:	ldr	x1, [sp, #8]
  403fe0:	bl	41460c <readlinkat@plt+0x116dc>
  403fe4:	mov	w8, wzr
  403fe8:	and	w8, w8, #0x1
  403fec:	sturb	w8, [x29, #-1]
  403ff0:	b	404000 <readlinkat@plt+0x10d0>
  403ff4:	mov	w8, #0x1                   	// #1
  403ff8:	and	w8, w8, #0x1
  403ffc:	sturb	w8, [x29, #-1]
  404000:	ldurb	w8, [x29, #-1]
  404004:	and	w0, w8, #0x1
  404008:	ldp	x29, x30, [sp, #128]
  40400c:	add	sp, sp, #0x90
  404010:	ret
  404014:	sub	sp, sp, #0x60
  404018:	stp	x29, x30, [sp, #80]
  40401c:	add	x29, sp, #0x50
  404020:	adrp	x8, 490000 <renameat2@@Base+0x1c768>
  404024:	add	x8, x8, #0x410
  404028:	stur	x0, [x29, #-16]
  40402c:	and	w9, w1, #0x1
  404030:	sturb	w9, [x29, #-17]
  404034:	stur	x2, [x29, #-32]
  404038:	ldur	x10, [x29, #-16]
  40403c:	cmp	x10, #0x1
  404040:	str	x8, [sp, #8]
  404044:	b.lt	404060 <readlinkat@plt+0x1130>  // b.tstop
  404048:	ldur	x8, [x29, #-16]
  40404c:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  404050:	add	x9, x9, #0xa18
  404054:	ldr	x9, [x9]
  404058:	cmp	x8, x9
  40405c:	b.le	404078 <readlinkat@plt+0x1148>
  404060:	ldur	x8, [x29, #-32]
  404064:	str	xzr, [x8]
  404068:	adrp	x8, 47a000 <renameat2@@Base+0x6768>
  40406c:	add	x8, x8, #0x4c8
  404070:	stur	x8, [x29, #-8]
  404074:	b	4042b4 <readlinkat@plt+0x1384>
  404078:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40407c:	add	x8, x8, #0xa70
  404080:	ldrb	w9, [x8]
  404084:	tbnz	w9, #0, 40408c <readlinkat@plt+0x115c>
  404088:	b	4040e4 <readlinkat@plt+0x11b4>
  40408c:	adrp	x8, 490000 <renameat2@@Base+0x1c768>
  404090:	add	x8, x8, #0x570
  404094:	ldr	x9, [x8]
  404098:	ldur	x10, [x29, #-16]
  40409c:	mov	x11, #0x8                   	// #8
  4040a0:	mul	x10, x11, x10
  4040a4:	add	x9, x9, x10
  4040a8:	ldr	x9, [x9]
  4040ac:	str	x9, [sp, #32]
  4040b0:	ldr	x8, [x8]
  4040b4:	ldur	x9, [x29, #-16]
  4040b8:	add	x9, x9, #0x1
  4040bc:	mul	x9, x11, x9
  4040c0:	add	x8, x8, x9
  4040c4:	ldr	x8, [x8]
  4040c8:	ldr	x9, [sp, #32]
  4040cc:	subs	x8, x8, x9
  4040d0:	ldur	x9, [x29, #-32]
  4040d4:	str	x8, [x9]
  4040d8:	ldr	x8, [sp, #32]
  4040dc:	stur	x8, [x29, #-8]
  4040e0:	b	4042b4 <readlinkat@plt+0x1384>
  4040e4:	ldur	x8, [x29, #-16]
  4040e8:	adrp	x9, 490000 <renameat2@@Base+0x1c768>
  4040ec:	add	x9, x9, #0x590
  4040f0:	ldr	x9, [x9]
  4040f4:	sdiv	x10, x8, x9
  4040f8:	mul	x9, x10, x9
  4040fc:	subs	x8, x8, x9
  404100:	str	x8, [sp, #24]
  404104:	ldur	x8, [x29, #-16]
  404108:	ldr	x9, [sp, #24]
  40410c:	subs	x8, x8, x9
  404110:	str	x8, [sp, #16]
  404114:	ldr	x8, [sp, #8]
  404118:	ldr	x9, [x8]
  40411c:	ldr	x10, [sp, #16]
  404120:	cmp	x9, x10
  404124:	b.ne	404134 <readlinkat@plt+0x1204>  // b.any
  404128:	mov	w8, #0x0                   	// #0
  40412c:	sturb	w8, [x29, #-17]
  404130:	b	404204 <readlinkat@plt+0x12d4>
  404134:	ldr	x8, [sp, #8]
  404138:	ldr	x9, [x8, #8]
  40413c:	ldr	x10, [sp, #16]
  404140:	cmp	x9, x10
  404144:	b.ne	404154 <readlinkat@plt+0x1224>  // b.any
  404148:	mov	w8, #0x1                   	// #1
  40414c:	sturb	w8, [x29, #-17]
  404150:	b	404204 <readlinkat@plt+0x12d4>
  404154:	ldr	x8, [sp, #16]
  404158:	ldurb	w9, [x29, #-17]
  40415c:	mov	w0, w9
  404160:	and	x10, x0, #0x1
  404164:	ldr	x11, [sp, #8]
  404168:	str	x8, [x11, x10, lsl #3]
  40416c:	adrp	x8, 490000 <renameat2@@Base+0x1c768>
  404170:	add	x8, x8, #0x408
  404174:	ldr	w0, [x8]
  404178:	ldr	x8, [sp, #16]
  40417c:	adrp	x10, 490000 <renameat2@@Base+0x1c768>
  404180:	add	x10, x10, #0x590
  404184:	ldr	x10, [x10]
  404188:	sdiv	x8, x8, x10
  40418c:	adrp	x10, 490000 <renameat2@@Base+0x1c768>
  404190:	add	x10, x10, #0x598
  404194:	ldr	x10, [x10]
  404198:	mul	x1, x8, x10
  40419c:	mov	w9, wzr
  4041a0:	mov	w2, w9
  4041a4:	bl	4028f0 <lseek@plt>
  4041a8:	mov	x8, #0xffffffffffffffff    	// #-1
  4041ac:	cmp	x0, x8
  4041b0:	b.eq	404200 <readlinkat@plt+0x12d0>  // b.none
  4041b4:	adrp	x8, 490000 <renameat2@@Base+0x1c768>
  4041b8:	add	x8, x8, #0x408
  4041bc:	ldr	w0, [x8]
  4041c0:	ldurb	w9, [x29, #-17]
  4041c4:	mov	w1, w9
  4041c8:	and	x8, x1, #0x1
  4041cc:	mov	x10, #0x8                   	// #8
  4041d0:	mul	x8, x10, x8
  4041d4:	adrp	x10, 490000 <renameat2@@Base+0x1c768>
  4041d8:	add	x10, x10, #0x578
  4041dc:	add	x8, x10, x8
  4041e0:	ldr	x1, [x8]
  4041e4:	adrp	x8, 490000 <renameat2@@Base+0x1c768>
  4041e8:	add	x8, x8, #0x598
  4041ec:	ldr	x2, [x8]
  4041f0:	bl	402d70 <read@plt>
  4041f4:	cmp	x0, #0x0
  4041f8:	cset	w9, ge  // ge = tcont
  4041fc:	tbnz	w9, #0, 404204 <readlinkat@plt+0x12d4>
  404200:	bl	414d64 <readlinkat@plt+0x11e34>
  404204:	ldurb	w8, [x29, #-17]
  404208:	mov	w0, w8
  40420c:	and	x9, x0, #0x1
  404210:	mov	x10, #0x8                   	// #8
  404214:	mul	x9, x10, x9
  404218:	adrp	x10, 490000 <renameat2@@Base+0x1c768>
  40421c:	add	x10, x10, #0x578
  404220:	add	x9, x10, x9
  404224:	ldr	x9, [x9]
  404228:	adrp	x10, 490000 <renameat2@@Base+0x1c768>
  40422c:	add	x10, x10, #0x588
  404230:	ldr	x10, [x10]
  404234:	ldr	x11, [sp, #24]
  404238:	mul	x10, x10, x11
  40423c:	add	x9, x9, x10
  404240:	str	x9, [sp, #32]
  404244:	ldur	x9, [x29, #-16]
  404248:	adrp	x10, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40424c:	add	x10, x10, #0xa18
  404250:	ldr	x10, [x10]
  404254:	cmp	x9, x10
  404258:	b.ne	404274 <readlinkat@plt+0x1344>  // b.any
  40425c:	adrp	x8, 490000 <renameat2@@Base+0x1c768>
  404260:	add	x8, x8, #0x5a0
  404264:	ldr	x8, [x8]
  404268:	ldur	x9, [x29, #-32]
  40426c:	str	x8, [x9]
  404270:	b	4042ac <readlinkat@plt+0x137c>
  404274:	ldr	x8, [sp, #32]
  404278:	str	x8, [sp, #40]
  40427c:	ldr	x8, [sp, #40]
  404280:	add	x9, x8, #0x1
  404284:	str	x9, [sp, #40]
  404288:	ldrb	w10, [x8]
  40428c:	cmp	w10, #0xa
  404290:	b.eq	404298 <readlinkat@plt+0x1368>  // b.none
  404294:	b	40427c <readlinkat@plt+0x134c>
  404298:	ldr	x8, [sp, #40]
  40429c:	ldr	x9, [sp, #32]
  4042a0:	subs	x8, x8, x9
  4042a4:	ldur	x9, [x29, #-32]
  4042a8:	str	x8, [x9]
  4042ac:	ldr	x8, [sp, #32]
  4042b0:	stur	x8, [x29, #-8]
  4042b4:	ldur	x0, [x29, #-8]
  4042b8:	ldp	x29, x30, [sp, #80]
  4042bc:	add	sp, sp, #0x60
  4042c0:	ret
  4042c4:	sub	sp, sp, #0x30
  4042c8:	stp	x29, x30, [sp, #32]
  4042cc:	add	x29, sp, #0x20
  4042d0:	adrp	x8, 479000 <renameat2@@Base+0x5768>
  4042d4:	add	x8, x8, #0x4c3
  4042d8:	stur	x0, [x29, #-8]
  4042dc:	ldur	x0, [x29, #-8]
  4042e0:	str	x8, [sp, #16]
  4042e4:	bl	473254 <readlinkat@plt+0x70324>
  4042e8:	ldr	x8, [sp, #16]
  4042ec:	str	x0, [sp, #8]
  4042f0:	mov	x0, x8
  4042f4:	ldr	x1, [sp, #8]
  4042f8:	bl	4144f8 <readlinkat@plt+0x115c8>
  4042fc:	sub	sp, sp, #0x20
  404300:	stp	x29, x30, [sp, #16]
  404304:	add	x29, sp, #0x10
  404308:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40430c:	add	x8, x8, #0xa40
  404310:	mov	w9, #0x1                   	// #1
  404314:	and	w9, w0, w9
  404318:	sturb	w9, [x29, #-1]
  40431c:	ldr	x0, [x8]
  404320:	bl	473254 <readlinkat@plt+0x70324>
  404324:	str	x0, [sp]
  404328:	ldurb	w9, [x29, #-1]
  40432c:	tbnz	w9, #0, 404334 <readlinkat@plt+0x1404>
  404330:	b	40435c <readlinkat@plt+0x142c>
  404334:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  404338:	add	x8, x8, #0xa24
  40433c:	ldr	w9, [x8]
  404340:	cmp	w9, #0x2
  404344:	b.ne	404358 <readlinkat@plt+0x1428>  // b.any
  404348:	ldr	x1, [sp]
  40434c:	adrp	x0, 479000 <renameat2@@Base+0x5768>
  404350:	add	x0, x0, #0x4de
  404354:	bl	41460c <readlinkat@plt+0x116dc>
  404358:	b	4043f0 <readlinkat@plt+0x14c0>
  40435c:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  404360:	add	x8, x8, #0xa71
  404364:	ldrb	w9, [x8]
  404368:	tbnz	w9, #0, 404370 <readlinkat@plt+0x1440>
  40436c:	b	404398 <readlinkat@plt+0x1468>
  404370:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  404374:	add	x8, x8, #0xa24
  404378:	ldr	w9, [x8]
  40437c:	cmp	w9, #0x1
  404380:	b.eq	404394 <readlinkat@plt+0x1464>  // b.none
  404384:	ldr	x1, [sp]
  404388:	adrp	x0, 479000 <renameat2@@Base+0x5768>
  40438c:	add	x0, x0, #0x50e
  404390:	bl	41460c <readlinkat@plt+0x116dc>
  404394:	b	4043f0 <readlinkat@plt+0x14c0>
  404398:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40439c:	add	x8, x8, #0xb00
  4043a0:	ldrb	w9, [x8]
  4043a4:	tbnz	w9, #0, 4043ac <readlinkat@plt+0x147c>
  4043a8:	b	4043bc <readlinkat@plt+0x148c>
  4043ac:	ldr	x1, [sp]
  4043b0:	adrp	x0, 479000 <renameat2@@Base+0x5768>
  4043b4:	add	x0, x0, #0x55a
  4043b8:	bl	4144f8 <readlinkat@plt+0x115c8>
  4043bc:	ldr	x1, [sp]
  4043c0:	adrp	x0, 479000 <renameat2@@Base+0x5768>
  4043c4:	add	x0, x0, #0x595
  4043c8:	bl	415afc <readlinkat@plt+0x12bcc>
  4043cc:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4043d0:	add	x8, x8, #0xb10
  4043d4:	ldr	x8, [x8]
  4043d8:	ldrb	w9, [x8]
  4043dc:	cmp	w9, #0x79
  4043e0:	b.eq	4043f0 <readlinkat@plt+0x14c0>  // b.none
  4043e4:	adrp	x0, 479000 <renameat2@@Base+0x5768>
  4043e8:	add	x0, x0, #0x5d9
  4043ec:	bl	4144f8 <readlinkat@plt+0x115c8>
  4043f0:	ldp	x29, x30, [sp, #16]
  4043f4:	add	sp, sp, #0x20
  4043f8:	ret
  4043fc:	sub	sp, sp, #0x30
  404400:	stp	x29, x30, [sp, #32]
  404404:	add	x29, sp, #0x20
  404408:	adrp	x8, 479000 <renameat2@@Base+0x5768>
  40440c:	add	x8, x8, #0x61d
  404410:	stur	x0, [x29, #-8]
  404414:	ldur	x0, [x29, #-8]
  404418:	str	x8, [sp, #16]
  40441c:	bl	473254 <readlinkat@plt+0x70324>
  404420:	ldr	x8, [sp, #16]
  404424:	str	x0, [sp, #8]
  404428:	mov	x0, x8
  40442c:	ldr	x1, [sp, #8]
  404430:	bl	4144f8 <readlinkat@plt+0x115c8>
  404434:	stp	x29, x30, [sp, #-96]!
  404438:	stp	x28, x27, [sp, #16]
  40443c:	stp	x26, x25, [sp, #32]
  404440:	stp	x24, x23, [sp, #48]
  404444:	stp	x22, x21, [sp, #64]
  404448:	stp	x20, x19, [sp, #80]
  40444c:	mov	x29, sp
  404450:	sub	sp, sp, #0x590
  404454:	add	x8, sp, #0x2e8
  404458:	mov	w9, #0x0                   	// #0
  40445c:	mov	w10, #0xffffffff            	// #-1
  404460:	mov	w11, #0x2                   	// #2
  404464:	adrp	x12, 490000 <renameat2@@Base+0x1c768>
  404468:	add	x12, x12, #0x4c8
  40446c:	adrp	x13, 490000 <renameat2@@Base+0x1c768>
  404470:	add	x13, x13, #0x530
  404474:	adrp	x14, 490000 <renameat2@@Base+0x1c768>
  404478:	add	x14, x14, #0x5a8
  40447c:	mov	x15, #0x2000                	// #8192
  404480:	adrp	x16, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  404484:	add	x16, x16, #0xb50
  404488:	adrp	x17, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40448c:	add	x17, x17, #0xb10
  404490:	adrp	x18, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  404494:	add	x18, x18, #0xb20
  404498:	adrp	x2, 47a000 <renameat2@@Base+0x6768>
  40449c:	add	x2, x2, #0x1da
  4044a0:	adrp	x3, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4044a4:	add	x3, x3, #0xb01
  4044a8:	adrp	x4, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4044ac:	add	x4, x4, #0x5a8
  4044b0:	adrp	x5, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4044b4:	add	x5, x5, #0x880
  4044b8:	adrp	x6, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4044bc:	add	x6, x6, #0x5b0
  4044c0:	adrp	x7, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4044c4:	add	x7, x7, #0x5b8
  4044c8:	adrp	x19, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4044cc:	add	x19, x19, #0xa30
  4044d0:	adrp	x20, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4044d4:	add	x20, x20, #0xb18
  4044d8:	adrp	x21, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4044dc:	add	x21, x21, #0xa48
  4044e0:	adrp	x22, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4044e4:	add	x22, x22, #0xa50
  4044e8:	adrp	x23, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4044ec:	add	x23, x23, #0x5e0
  4044f0:	adrp	x24, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4044f4:	add	x24, x24, #0x5e8
  4044f8:	adrp	x25, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4044fc:	add	x25, x25, #0x5f0
  404500:	adrp	x26, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  404504:	add	x26, x26, #0xb30
  404508:	adrp	x27, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40450c:	add	x27, x27, #0xb48
  404510:	adrp	x28, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  404514:	add	x28, x28, #0xa20
  404518:	adrp	x30, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40451c:	add	x30, x30, #0xa80
  404520:	str	x8, [sp, #600]
  404524:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  404528:	add	x8, x8, #0xa54
  40452c:	str	x8, [sp, #592]
  404530:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  404534:	add	x8, x8, #0x5f8
  404538:	str	x8, [sp, #584]
  40453c:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  404540:	add	x8, x8, #0xa24
  404544:	str	x8, [sp, #576]
  404548:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40454c:	add	x8, x8, #0xa59
  404550:	str	x8, [sp, #568]
  404554:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  404558:	add	x8, x8, #0xb38
  40455c:	str	x8, [sp, #560]
  404560:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  404564:	add	x8, x8, #0xa71
  404568:	str	x8, [sp, #552]
  40456c:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  404570:	add	x8, x8, #0x600
  404574:	stur	wzr, [x29, #-12]
  404578:	stur	w0, [x29, #-16]
  40457c:	ldr	x0, [sp, #600]
  404580:	str	x1, [x0, #656]
  404584:	sturb	w9, [x29, #-33]
  404588:	sturb	w9, [x29, #-208]
  40458c:	sturb	w9, [x29, #-209]
  404590:	sturb	w9, [x29, #-210]
  404594:	stur	w10, [x29, #-220]
  404598:	sturb	w9, [x29, #-221]
  40459c:	str	w11, [x12]
  4045a0:	ldr	x12, [x0, #656]
  4045a4:	ldr	x0, [x12]
  4045a8:	str	w10, [sp, #548]
  4045ac:	str	x13, [sp, #536]
  4045b0:	str	x14, [sp, #528]
  4045b4:	str	x15, [sp, #520]
  4045b8:	str	x16, [sp, #512]
  4045bc:	str	x17, [sp, #504]
  4045c0:	str	x18, [sp, #496]
  4045c4:	str	x2, [sp, #488]
  4045c8:	str	x3, [sp, #480]
  4045cc:	str	x4, [sp, #472]
  4045d0:	str	x5, [sp, #464]
  4045d4:	str	x6, [sp, #456]
  4045d8:	str	x7, [sp, #448]
  4045dc:	str	x19, [sp, #440]
  4045e0:	str	x20, [sp, #432]
  4045e4:	str	x21, [sp, #424]
  4045e8:	str	x22, [sp, #416]
  4045ec:	str	x23, [sp, #408]
  4045f0:	str	x24, [sp, #400]
  4045f4:	str	x25, [sp, #392]
  4045f8:	str	x26, [sp, #384]
  4045fc:	str	x27, [sp, #376]
  404600:	str	x28, [sp, #368]
  404604:	str	x30, [sp, #360]
  404608:	str	x8, [sp, #352]
  40460c:	bl	4715a4 <readlinkat@plt+0x6e674>
  404610:	bl	41663c <readlinkat@plt+0x1370c>
  404614:	ldr	x8, [sp, #536]
  404618:	ldr	x0, [x8]
  40461c:	ldr	x1, [sp, #528]
  404620:	bl	402820 <setbuf@plt>
  404624:	ldr	x8, [sp, #520]
  404628:	ldr	x12, [sp, #512]
  40462c:	str	x8, [x12]
  404630:	ldr	x0, [x12]
  404634:	bl	474684 <renameat2@@Base+0xdec>
  404638:	ldr	x8, [sp, #504]
  40463c:	str	x0, [x8]
  404640:	ldr	w9, [sp, #548]
  404644:	ldr	x12, [sp, #496]
  404648:	str	w9, [x12]
  40464c:	ldr	x0, [sp, #488]
  404650:	bl	402e70 <getenv@plt>
  404654:	ldr	x8, [sp, #600]
  404658:	str	x0, [x8, #648]
  40465c:	ldr	x12, [x8, #648]
  404660:	cbz	x12, 40468c <readlinkat@plt+0x175c>
  404664:	ldr	x8, [sp, #600]
  404668:	ldr	x0, [x8, #648]
  40466c:	adrp	x1, 47f000 <renameat2@@Base+0xb768>
  404670:	add	x1, x1, #0x158
  404674:	mov	x9, xzr
  404678:	mov	x2, x9
  40467c:	mov	x3, x9
  404680:	bl	41a4cc <readlinkat@plt+0x1759c>
  404684:	str	x0, [sp, #344]
  404688:	b	404694 <readlinkat@plt+0x1764>
  40468c:	mov	x8, #0xffffffffffffffff    	// #-1
  404690:	str	x8, [sp, #344]
  404694:	ldr	x8, [sp, #344]
  404698:	stur	w8, [x29, #-228]
  40469c:	ldur	w8, [x29, #-228]
  4046a0:	cmp	w8, #0x0
  4046a4:	cset	w8, ge  // ge = tcont
  4046a8:	tbnz	w8, #0, 4046b8 <readlinkat@plt+0x1788>
  4046ac:	mov	w8, #0x1                   	// #1
  4046b0:	str	w8, [sp, #340]
  4046b4:	b	4046c0 <readlinkat@plt+0x1790>
  4046b8:	ldur	w8, [x29, #-228]
  4046bc:	str	w8, [sp, #340]
  4046c0:	ldr	w8, [sp, #340]
  4046c4:	mov	x9, xzr
  4046c8:	mov	x0, x9
  4046cc:	mov	w1, w8
  4046d0:	bl	471758 <readlinkat@plt+0x6e828>
  4046d4:	adrp	x0, 47a000 <renameat2@@Base+0x6768>
  4046d8:	add	x0, x0, #0x1e8
  4046dc:	bl	402e70 <getenv@plt>
  4046e0:	cmp	x0, #0x0
  4046e4:	cset	w8, ne  // ne = any
  4046e8:	mov	w10, #0x1                   	// #1
  4046ec:	and	w8, w8, w10
  4046f0:	ldr	x9, [sp, #480]
  4046f4:	strb	w8, [x9]
  4046f8:	ldrb	w8, [x9]
  4046fc:	eor	w8, w8, #0x1
  404700:	and	w8, w8, w10
  404704:	ldr	x11, [sp, #472]
  404708:	strb	w8, [x11]
  40470c:	adrp	x0, 47a000 <renameat2@@Base+0x6768>
  404710:	add	x0, x0, #0x1f8
  404714:	bl	402e70 <getenv@plt>
  404718:	ldr	x9, [sp, #600]
  40471c:	str	x0, [x9, #648]
  404720:	cbz	x0, 404748 <readlinkat@plt+0x1818>
  404724:	ldr	x8, [sp, #600]
  404728:	ldr	x0, [x8, #648]
  40472c:	mov	w9, #0x1                   	// #1
  404730:	and	w1, w9, #0x1
  404734:	adrp	x2, 47a000 <renameat2@@Base+0x6768>
  404738:	add	x2, x2, #0x202
  40473c:	bl	40613c <readlinkat@plt+0x320c>
  404740:	str	w0, [sp, #336]
  404744:	b	404750 <readlinkat@plt+0x1820>
  404748:	mov	w8, wzr
  40474c:	str	w8, [sp, #336]
  404750:	ldr	w8, [sp, #336]
  404754:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  404758:	add	x9, x9, #0xa74
  40475c:	str	w8, [x9]
  404760:	adrp	x0, 47a000 <renameat2@@Base+0x6768>
  404764:	add	x0, x0, #0x212
  404768:	bl	402e70 <getenv@plt>
  40476c:	ldr	x9, [sp, #600]
  404770:	str	x0, [x9, #648]
  404774:	ldr	x10, [x9, #648]
  404778:	cbz	x10, 40479c <readlinkat@plt+0x186c>
  40477c:	ldr	x8, [sp, #600]
  404780:	ldr	x9, [x8, #648]
  404784:	ldrb	w10, [x9]
  404788:	cbz	w10, 40479c <readlinkat@plt+0x186c>
  40478c:	ldr	x8, [sp, #600]
  404790:	ldr	x9, [x8, #648]
  404794:	str	x9, [sp, #328]
  404798:	b	4047a8 <readlinkat@plt+0x1878>
  40479c:	adrp	x8, 47a000 <renameat2@@Base+0x6768>
  4047a0:	add	x8, x8, #0x227
  4047a4:	str	x8, [sp, #328]
  4047a8:	ldr	x8, [sp, #328]
  4047ac:	ldr	x9, [sp, #464]
  4047b0:	str	x8, [x9]
  4047b4:	adrp	x0, 47a000 <renameat2@@Base+0x6768>
  4047b8:	add	x0, x0, #0x22e
  4047bc:	bl	402e70 <getenv@plt>
  4047c0:	ldr	x8, [sp, #456]
  4047c4:	str	x0, [x8]
  4047c8:	cbz	x0, 4047e0 <readlinkat@plt+0x18b0>
  4047cc:	adrp	x8, 47a000 <renameat2@@Base+0x6768>
  4047d0:	add	x8, x8, #0x22d
  4047d4:	ldr	x9, [sp, #448]
  4047d8:	str	x8, [x9]
  4047dc:	b	404808 <readlinkat@plt+0x18d8>
  4047e0:	adrp	x0, 47a000 <renameat2@@Base+0x6768>
  4047e4:	add	x0, x0, #0x245
  4047e8:	bl	402e70 <getenv@plt>
  4047ec:	ldr	x8, [sp, #456]
  4047f0:	str	x0, [x8]
  4047f4:	cbz	x0, 404808 <readlinkat@plt+0x18d8>
  4047f8:	adrp	x8, 47a000 <renameat2@@Base+0x6768>
  4047fc:	add	x8, x8, #0x244
  404800:	ldr	x9, [sp, #448]
  404804:	str	x8, [x9]
  404808:	bl	4136cc <readlinkat@plt+0x1079c>
  40480c:	bl	406324 <readlinkat@plt+0x33f4>
  404810:	bl	406374 <readlinkat@plt+0x3444>
  404814:	ldur	w8, [x29, #-16]
  404818:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40481c:	add	x9, x9, #0x5c0
  404820:	str	w8, [x9]
  404824:	ldr	x9, [sp, #600]
  404828:	ldr	x10, [x9, #656]
  40482c:	adrp	x11, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  404830:	add	x11, x11, #0x5c8
  404834:	str	x10, [x11]
  404838:	bl	4063c8 <readlinkat@plt+0x3498>
  40483c:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  404840:	add	x9, x9, #0xa78
  404844:	ldrb	w8, [x9]
  404848:	tbnz	w8, #0, 404850 <readlinkat@plt+0x1920>
  40484c:	b	404868 <readlinkat@plt+0x1938>
  404850:	adrp	x0, 47a000 <renameat2@@Base+0x6768>
  404854:	add	x0, x0, #0x255
  404858:	adrp	x1, 47e000 <renameat2@@Base+0xa768>
  40485c:	add	x1, x1, #0x289
  404860:	mov	w2, #0x1                   	// #1
  404864:	bl	402840 <setenv@plt>
  404868:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40486c:	add	x8, x8, #0x5d0
  404870:	ldrb	w9, [x8]
  404874:	and	w9, w9, #0x1
  404878:	ldr	x8, [sp, #472]
  40487c:	ldrb	w10, [x8]
  404880:	and	w10, w10, #0x1
  404884:	orr	w9, w9, w10
  404888:	cbz	w9, 4048ac <readlinkat@plt+0x197c>
  40488c:	ldr	x8, [sp, #448]
  404890:	ldr	x0, [x8]
  404894:	ldr	x9, [sp, #456]
  404898:	ldr	x1, [x9]
  40489c:	bl	41b2c8 <readlinkat@plt+0x18398>
  4048a0:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4048a4:	add	x8, x8, #0xc18
  4048a8:	str	w0, [x8]
  4048ac:	sub	x0, x29, #0x38
  4048b0:	bl	406e4c <readlinkat@plt+0x3f1c>
  4048b4:	ldr	x8, [sp, #440]
  4048b8:	ldr	x9, [x8]
  4048bc:	cbz	x9, 4048d4 <readlinkat@plt+0x19a4>
  4048c0:	ldr	x8, [sp, #440]
  4048c4:	ldr	x0, [x8]
  4048c8:	bl	406e7c <readlinkat@plt+0x3f4c>
  4048cc:	ldr	x8, [sp, #600]
  4048d0:	str	x0, [x8, #624]
  4048d4:	mov	w8, wzr
  4048d8:	and	w0, w8, #0x1
  4048dc:	bl	4162d4 <readlinkat@plt+0x133a4>
  4048e0:	ldr	x9, [sp, #432]
  4048e4:	ldr	x10, [x9]
  4048e8:	cbz	x10, 4048fc <readlinkat@plt+0x19cc>
  4048ec:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4048f0:	add	x8, x8, #0xc10
  4048f4:	mov	w9, #0x1                   	// #1
  4048f8:	strb	w9, [x8]
  4048fc:	ldr	x8, [sp, #432]
  404900:	ldr	x9, [x8]
  404904:	cbz	x9, 404930 <readlinkat@plt+0x1a00>
  404908:	ldr	x8, [sp, #440]
  40490c:	ldr	x9, [x8]
  404910:	cbz	x9, 404930 <readlinkat@plt+0x1a00>
  404914:	mov	w8, #0x1                   	// #1
  404918:	sturb	w8, [x29, #-210]
  40491c:	mov	w8, #0x8000                	// #32768
  404920:	stur	w8, [x29, #-216]
  404924:	mov	w8, #0xffffffff            	// #-1
  404928:	ldr	x9, [sp, #424]
  40492c:	str	w8, [x9]
  404930:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  404934:	add	x8, x8, #0x5d8
  404938:	ldr	x0, [x8]
  40493c:	bl	409b78 <readlinkat@plt+0x6c48>
  404940:	ldr	x8, [sp, #432]
  404944:	ldr	x9, [x8]
  404948:	mov	w10, #0x1                   	// #1
  40494c:	str	w10, [sp, #324]
  404950:	cbnz	x9, 404960 <readlinkat@plt+0x1a30>
  404954:	ldr	x8, [sp, #480]
  404958:	ldrb	w9, [x8]
  40495c:	str	w9, [sp, #324]
  404960:	ldr	w8, [sp, #324]
  404964:	eor	w8, w8, #0x1
  404968:	and	w0, w8, #0x1
  40496c:	sub	x1, x29, #0xd8
  404970:	bl	409e6c <readlinkat@plt+0x6f3c>
  404974:	mov	w8, #0x1                   	// #1
  404978:	str	w8, [sp, #320]
  40497c:	tbnz	w0, #0, 404988 <readlinkat@plt+0x1a58>
  404980:	ldurb	w8, [x29, #-210]
  404984:	str	w8, [sp, #320]
  404988:	ldr	w8, [sp, #320]
  40498c:	tbnz	w8, #0, 404994 <readlinkat@plt+0x1a64>
  404990:	b	4060bc <readlinkat@plt+0x318c>
  404994:	stur	wzr, [x29, #-232]
  404998:	stur	wzr, [x29, #-236]
  40499c:	mov	w8, #0x0                   	// #0
  4049a0:	sturb	w8, [x29, #-237]
  4049a4:	mov	x9, xzr
  4049a8:	ldr	x10, [sp, #600]
  4049ac:	str	x9, [x10, #432]
  4049b0:	ldr	x9, [sp, #416]
  4049b4:	ldrb	w8, [x9]
  4049b8:	tbnz	w8, #0, 4049c0 <readlinkat@plt+0x1a90>
  4049bc:	b	4049c8 <readlinkat@plt+0x1a98>
  4049c0:	mov	w8, #0x1                   	// #1
  4049c4:	sturb	w8, [x29, #-33]
  4049c8:	ldurb	w8, [x29, #-221]
  4049cc:	and	w8, w8, #0x1
  4049d0:	str	w8, [sp, #316]
  4049d4:	bl	4103dc <readlinkat@plt+0xd4ac>
  4049d8:	and	w8, w0, #0x1
  4049dc:	ldr	w9, [sp, #316]
  4049e0:	cmp	w9, w8
  4049e4:	b.eq	404a20 <readlinkat@plt+0x1af0>  // b.none
  4049e8:	ldurb	w8, [x29, #-221]
  4049ec:	tbnz	w8, #0, 4049f4 <readlinkat@plt+0x1ac4>
  4049f0:	b	404a0c <readlinkat@plt+0x1adc>
  4049f4:	mov	x8, xzr
  4049f8:	mov	x0, x8
  4049fc:	bl	406f80 <readlinkat@plt+0x4050>
  404a00:	mov	w9, #0xffffffff            	// #-1
  404a04:	ldr	x8, [sp, #424]
  404a08:	str	w9, [x8]
  404a0c:	ldurb	w8, [x29, #-221]
  404a10:	mov	w9, #0x1                   	// #1
  404a14:	eor	w8, w8, #0x1
  404a18:	and	w8, w8, w9
  404a1c:	sturb	w8, [x29, #-221]
  404a20:	ldr	x8, [sp, #408]
  404a24:	ldrb	w9, [x8]
  404a28:	tbnz	w9, #0, 404a30 <readlinkat@plt+0x1b00>
  404a2c:	b	404a64 <readlinkat@plt+0x1b34>
  404a30:	ldr	x8, [sp, #400]
  404a34:	ldr	x9, [x8]
  404a38:	cbz	x9, 404a54 <readlinkat@plt+0x1b24>
  404a3c:	ldr	x8, [sp, #400]
  404a40:	ldr	x0, [x8]
  404a44:	bl	402950 <fclose@plt>
  404a48:	mov	x8, xzr
  404a4c:	ldr	x9, [sp, #400]
  404a50:	str	x8, [x9]
  404a54:	ldr	x8, [sp, #392]
  404a58:	ldr	x0, [x8]
  404a5c:	ldr	x1, [sp, #408]
  404a60:	bl	407108 <readlinkat@plt+0x41d8>
  404a64:	ldr	x8, [sp, #384]
  404a68:	ldrb	w9, [x8]
  404a6c:	tbnz	w9, #0, 404a74 <readlinkat@plt+0x1b44>
  404a70:	b	404aa4 <readlinkat@plt+0x1b74>
  404a74:	ldur	w8, [x29, #-220]
  404a78:	mov	w9, #0xffffffff            	// #-1
  404a7c:	cmp	w8, w9
  404a80:	b.eq	404a94 <readlinkat@plt+0x1b64>  // b.none
  404a84:	ldur	w0, [x29, #-220]
  404a88:	bl	402ae0 <close@plt>
  404a8c:	mov	w8, #0xffffffff            	// #-1
  404a90:	stur	w8, [x29, #-220]
  404a94:	ldr	x8, [sp, #376]
  404a98:	ldr	x0, [x8]
  404a9c:	ldr	x1, [sp, #384]
  404aa0:	bl	407108 <readlinkat@plt+0x41d8>
  404aa4:	ldr	x8, [sp, #416]
  404aa8:	ldrb	w9, [x8]
  404aac:	tbnz	w9, #0, 404b20 <readlinkat@plt+0x1bf0>
  404ab0:	ldur	w8, [x29, #-216]
  404ab4:	cbnz	w8, 404b20 <readlinkat@plt+0x1bf0>
  404ab8:	ldr	x8, [sp, #432]
  404abc:	ldr	x0, [x8]
  404ac0:	bl	473254 <readlinkat@plt+0x70324>
  404ac4:	ldr	x8, [sp, #368]
  404ac8:	ldrb	w9, [x8]
  404acc:	and	w9, w9, #0x1
  404ad0:	str	x0, [sp, #304]
  404ad4:	mov	w0, w9
  404ad8:	bl	410460 <readlinkat@plt+0xd530>
  404adc:	and	w2, w0, #0xf000
  404ae0:	ldr	x8, [sp, #368]
  404ae4:	ldrb	w9, [x8]
  404ae8:	eor	w9, w9, #0x1
  404aec:	and	w0, w9, #0x1
  404af0:	str	w2, [sp, #300]
  404af4:	bl	410460 <readlinkat@plt+0xd530>
  404af8:	and	w3, w0, #0xf000
  404afc:	adrp	x0, 47a000 <renameat2@@Base+0x6768>
  404b00:	add	x0, x0, #0x258
  404b04:	ldr	x1, [sp, #304]
  404b08:	ldr	w2, [sp, #300]
  404b0c:	bl	41460c <readlinkat@plt+0x116dc>
  404b10:	mov	w9, #0x1                   	// #1
  404b14:	ldr	x8, [sp, #416]
  404b18:	strb	w9, [x8]
  404b1c:	sturb	w9, [x29, #-33]
  404b20:	ldr	x8, [sp, #416]
  404b24:	ldrb	w9, [x8]
  404b28:	tbnz	w9, #0, 404b90 <readlinkat@plt+0x1c60>
  404b2c:	ldr	x8, [sp, #440]
  404b30:	ldr	x9, [x8]
  404b34:	cbz	x9, 404b4c <readlinkat@plt+0x1c1c>
  404b38:	ldr	x8, [sp, #440]
  404b3c:	ldr	x9, [x8]
  404b40:	ldr	x10, [sp, #600]
  404b44:	str	x9, [x10, #432]
  404b48:	b	404b90 <readlinkat@plt+0x1c60>
  404b4c:	bl	410264 <readlinkat@plt+0xd334>
  404b50:	tbnz	w0, #0, 404b60 <readlinkat@plt+0x1c30>
  404b54:	bl	4102a4 <readlinkat@plt+0xd374>
  404b58:	tbnz	w0, #0, 404b60 <readlinkat@plt+0x1c30>
  404b5c:	b	404b80 <readlinkat@plt+0x1c50>
  404b60:	ldr	x8, [sp, #368]
  404b64:	ldrb	w9, [x8]
  404b68:	eor	w9, w9, #0x1
  404b6c:	and	w0, w9, #0x1
  404b70:	bl	410210 <readlinkat@plt+0xd2e0>
  404b74:	ldr	x8, [sp, #600]
  404b78:	str	x0, [x8, #432]
  404b7c:	b	404b90 <readlinkat@plt+0x1c60>
  404b80:	ldr	x8, [sp, #432]
  404b84:	ldr	x9, [x8]
  404b88:	ldr	x10, [sp, #600]
  404b8c:	str	x9, [x10, #432]
  404b90:	bl	4103dc <readlinkat@plt+0xd4ac>
  404b94:	tbnz	w0, #0, 404b9c <readlinkat@plt+0x1c6c>
  404b98:	b	404c84 <readlinkat@plt+0x1d54>
  404b9c:	ldr	x8, [sp, #416]
  404ba0:	ldrb	w9, [x8]
  404ba4:	tbnz	w9, #0, 404c84 <readlinkat@plt+0x1d54>
  404ba8:	str	wzr, [sp, #1044]
  404bac:	ldr	x8, [sp, #432]
  404bb0:	ldr	x0, [x8]
  404bb4:	ldr	x9, [sp, #600]
  404bb8:	ldr	x1, [x9, #432]
  404bbc:	bl	402bb0 <strcmp@plt>
  404bc0:	cbnz	w0, 404c10 <readlinkat@plt+0x1ce0>
  404bc4:	ldr	x8, [sp, #424]
  404bc8:	ldr	w9, [x8]
  404bcc:	mov	w10, #0xffffffff            	// #-1
  404bd0:	cmp	w9, w10
  404bd4:	b.ne	404bf0 <readlinkat@plt+0x1cc0>  // b.any
  404bd8:	ldr	x8, [sp, #432]
  404bdc:	ldr	x0, [x8]
  404be0:	ldr	x1, [sp, #360]
  404be4:	bl	414ce8 <readlinkat@plt+0x11db8>
  404be8:	ldr	x8, [sp, #424]
  404bec:	str	w0, [x8]
  404bf0:	add	x0, sp, #0x418
  404bf4:	ldr	x1, [sp, #360]
  404bf8:	mov	x2, #0x80                  	// #128
  404bfc:	bl	402760 <memcpy@plt>
  404c00:	ldr	x8, [sp, #424]
  404c04:	ldr	w9, [x8]
  404c08:	str	w9, [sp, #1044]
  404c0c:	b	404c24 <readlinkat@plt+0x1cf4>
  404c10:	ldr	x8, [sp, #600]
  404c14:	ldr	x0, [x8, #432]
  404c18:	add	x1, sp, #0x418
  404c1c:	bl	414ce8 <readlinkat@plt+0x11db8>
  404c20:	str	w0, [sp, #1044]
  404c24:	ldr	w8, [sp, #1044]
  404c28:	cbnz	w8, 404c84 <readlinkat@plt+0x1d54>
  404c2c:	add	x0, sp, #0x418
  404c30:	bl	4139e0 <readlinkat@plt+0x10ab0>
  404c34:	tbnz	w0, #0, 404c3c <readlinkat@plt+0x1d0c>
  404c38:	b	404c6c <readlinkat@plt+0x1d3c>
  404c3c:	add	x8, sp, #0x418
  404c40:	mov	x0, x8
  404c44:	str	x8, [sp, #288]
  404c48:	bl	406f80 <readlinkat@plt+0x4050>
  404c4c:	ldr	x8, [sp, #600]
  404c50:	ldr	x0, [x8, #432]
  404c54:	ldr	x1, [sp, #288]
  404c58:	bl	414ce8 <readlinkat@plt+0x11db8>
  404c5c:	str	w0, [sp, #1044]
  404c60:	mov	w9, #0xffffffff            	// #-1
  404c64:	ldr	x8, [sp, #424]
  404c68:	str	w9, [x8]
  404c6c:	ldr	w8, [sp, #1044]
  404c70:	cbnz	w8, 404c84 <readlinkat@plt+0x1d54>
  404c74:	add	x0, sp, #0x418
  404c78:	mov	w8, #0x1                   	// #1
  404c7c:	and	w1, w8, #0x1
  404c80:	bl	413984 <readlinkat@plt+0x10a54>
  404c84:	ldr	x8, [sp, #416]
  404c88:	ldrb	w9, [x8]
  404c8c:	tbnz	w9, #0, 404cbc <readlinkat@plt+0x1d8c>
  404c90:	ldr	x8, [sp, #432]
  404c94:	ldr	x0, [x8]
  404c98:	ldr	x9, [sp, #600]
  404c9c:	ldr	x1, [x9, #432]
  404ca0:	ldur	w2, [x29, #-216]
  404ca4:	bl	403ca0 <readlinkat@plt+0xd70>
  404ca8:	tbnz	w0, #0, 404cbc <readlinkat@plt+0x1d8c>
  404cac:	mov	w8, #0x1                   	// #1
  404cb0:	ldr	x9, [sp, #416]
  404cb4:	strb	w8, [x9]
  404cb8:	sturb	w8, [x29, #-33]
  404cbc:	adrp	x8, 490000 <renameat2@@Base+0x1c768>
  404cc0:	add	x8, x8, #0x420
  404cc4:	ldr	w9, [x8]
  404cc8:	cbz	w9, 404d64 <readlinkat@plt+0x1e34>
  404ccc:	ldr	x8, [sp, #424]
  404cd0:	ldr	w9, [x8]
  404cd4:	cbnz	w9, 404d64 <readlinkat@plt+0x1e34>
  404cd8:	ldr	x8, [sp, #360]
  404cdc:	ldr	w9, [x8, #16]
  404ce0:	and	w9, w9, #0xf000
  404ce4:	cmp	w9, #0xa, lsl #12
  404ce8:	b.eq	404d64 <readlinkat@plt+0x1e34>  // b.none
  404cec:	ldr	x8, [sp, #432]
  404cf0:	ldr	x0, [x8]
  404cf4:	mov	w1, #0x2                   	// #2
  404cf8:	bl	412858 <readlinkat@plt+0xf928>
  404cfc:	cbz	w0, 404d64 <readlinkat@plt+0x1e34>
  404d00:	ldr	x8, [sp, #432]
  404d04:	ldr	x0, [x8]
  404d08:	bl	473254 <readlinkat@plt+0x70324>
  404d0c:	adrp	x8, 47a000 <renameat2@@Base+0x6768>
  404d10:	add	x8, x8, #0x28a
  404d14:	str	x0, [sp, #280]
  404d18:	mov	x0, x8
  404d1c:	ldr	x1, [sp, #280]
  404d20:	bl	41460c <readlinkat@plt+0x116dc>
  404d24:	adrp	x8, 490000 <renameat2@@Base+0x1c768>
  404d28:	add	x8, x8, #0x420
  404d2c:	ldr	w9, [x8]
  404d30:	cmp	w9, #0x1
  404d34:	b.ne	404d48 <readlinkat@plt+0x1e18>  // b.any
  404d38:	adrp	x0, 47a000 <renameat2@@Base+0x6768>
  404d3c:	add	x0, x0, #0x2a1
  404d40:	bl	41460c <readlinkat@plt+0x116dc>
  404d44:	b	404d64 <readlinkat@plt+0x1e34>
  404d48:	adrp	x0, 479000 <renameat2@@Base+0x5768>
  404d4c:	add	x0, x0, #0x47f
  404d50:	bl	41460c <readlinkat@plt+0x116dc>
  404d54:	mov	w8, #0x1                   	// #1
  404d58:	ldr	x9, [sp, #416]
  404d5c:	strb	w8, [x9]
  404d60:	sturb	w8, [x29, #-33]
  404d64:	mov	x8, #0xffffffffffffffff    	// #-1
  404d68:	ldr	x9, [sp, #600]
  404d6c:	str	x8, [x9, #544]
  404d70:	ldr	x2, [x9, #432]
  404d74:	ldr	x8, [sp, #360]
  404d78:	ldr	w10, [x8, #16]
  404d7c:	and	w4, w10, #0x1ff
  404d80:	ldr	x0, [sp, #376]
  404d84:	mov	w1, #0x6f                  	// #111
  404d88:	mov	w3, #0x1                   	// #1
  404d8c:	bl	416fd8 <readlinkat@plt+0x140a8>
  404d90:	stur	w0, [x29, #-220]
  404d94:	ldur	w10, [x29, #-220]
  404d98:	mov	w11, #0xffffffff            	// #-1
  404d9c:	cmp	w10, w11
  404da0:	b.ne	404e18 <readlinkat@plt+0x1ee8>  // b.any
  404da4:	bl	402e50 <__errno_location@plt>
  404da8:	ldr	w8, [x0]
  404dac:	cmp	w8, #0x28
  404db0:	b.eq	404dc4 <readlinkat@plt+0x1e94>  // b.none
  404db4:	bl	402e50 <__errno_location@plt>
  404db8:	ldr	w8, [x0]
  404dbc:	cmp	w8, #0x12
  404dc0:	b.ne	404e00 <readlinkat@plt+0x1ed0>  // b.any
  404dc4:	ldr	x8, [sp, #600]
  404dc8:	ldr	x0, [x8, #432]
  404dcc:	bl	473254 <readlinkat@plt+0x70324>
  404dd0:	adrp	x8, 47a000 <renameat2@@Base+0x6768>
  404dd4:	add	x8, x8, #0x2b9
  404dd8:	str	x0, [sp, #272]
  404ddc:	mov	x0, x8
  404de0:	ldr	x1, [sp, #272]
  404de4:	bl	41460c <readlinkat@plt+0x116dc>
  404de8:	mov	w9, #0x1                   	// #1
  404dec:	ldr	x8, [sp, #416]
  404df0:	strb	w9, [x8]
  404df4:	sturb	w9, [x29, #-209]
  404df8:	sturb	w9, [x29, #-33]
  404dfc:	b	404e14 <readlinkat@plt+0x1ee4>
  404e00:	ldr	x8, [sp, #376]
  404e04:	ldr	x1, [x8]
  404e08:	adrp	x0, 479000 <renameat2@@Base+0x5768>
  404e0c:	add	x0, x0, #0x5fe
  404e10:	bl	413d88 <readlinkat@plt+0x10e58>
  404e14:	b	404e24 <readlinkat@plt+0x1ef4>
  404e18:	mov	w8, #0x1                   	// #1
  404e1c:	ldr	x9, [sp, #384]
  404e20:	strb	w8, [x9]
  404e24:	ldr	x8, [sp, #592]
  404e28:	ldr	w9, [x8]
  404e2c:	cmp	w9, #0x3
  404e30:	b.ne	404f04 <readlinkat@plt+0x1fd4>  // b.any
  404e34:	sub	x8, x29, #0x38
  404e38:	mov	w9, #0x0                   	// #0
  404e3c:	strb	w9, [x8, #9]
  404e40:	ldr	x8, [sp, #416]
  404e44:	ldrb	w9, [x8]
  404e48:	mov	w10, #0x1                   	// #1
  404e4c:	and	w9, w9, #0x1
  404e50:	ldurb	w11, [x29, #-33]
  404e54:	and	w11, w11, #0x1
  404e58:	orr	w9, w11, w9
  404e5c:	cmp	w9, #0x0
  404e60:	cset	w9, ne  // ne = any
  404e64:	and	w9, w9, w10
  404e68:	sturb	w9, [x29, #-33]
  404e6c:	ldr	x12, [sp, #432]
  404e70:	ldr	x0, [x12]
  404e74:	ldr	x13, [sp, #376]
  404e78:	ldr	x1, [x13]
  404e7c:	ldr	x14, [sp, #600]
  404e80:	ldr	x3, [x14, #624]
  404e84:	ldr	x2, [sp, #384]
  404e88:	bl	41048c <readlinkat@plt+0xd55c>
  404e8c:	ldr	x8, [sp, #568]
  404e90:	ldrb	w9, [x8]
  404e94:	tbnz	w9, #0, 404ef0 <readlinkat@plt+0x1fc0>
  404e98:	ldr	x8, [sp, #440]
  404e9c:	ldr	x9, [x8]
  404ea0:	cbnz	x9, 404ef0 <readlinkat@plt+0x1fc0>
  404ea4:	ldr	x8, [sp, #416]
  404ea8:	ldrb	w9, [x8]
  404eac:	tbnz	w9, #0, 404ef0 <readlinkat@plt+0x1fc0>
  404eb0:	ldur	w0, [x29, #-220]
  404eb4:	sub	x1, x29, #0xb8
  404eb8:	bl	479300 <renameat2@@Base+0x5a68>
  404ebc:	cbz	w0, 404ed4 <readlinkat@plt+0x1fa4>
  404ec0:	ldr	x8, [sp, #376]
  404ec4:	ldr	x1, [x8]
  404ec8:	adrp	x0, 47c000 <renameat2@@Base+0x8768>
  404ecc:	add	x0, x0, #0xf8a
  404ed0:	bl	413d88 <readlinkat@plt+0x10e58>
  404ed4:	ldr	x8, [sp, #600]
  404ed8:	ldr	x9, [x8, #544]
  404edc:	cmp	x9, #0x0
  404ee0:	cset	w10, eq  // eq = none
  404ee4:	sub	x9, x29, #0x38
  404ee8:	and	w10, w10, #0x1
  404eec:	strb	w10, [x9, #9]
  404ef0:	ldur	w0, [x29, #-220]
  404ef4:	bl	402ae0 <close@plt>
  404ef8:	mov	w8, #0xffffffff            	// #-1
  404efc:	stur	w8, [x29, #-220]
  404f00:	b	405894 <readlinkat@plt+0x2964>
  404f04:	ldr	x8, [sp, #584]
  404f08:	ldrb	w9, [x8]
  404f0c:	and	w9, w9, #0x1
  404f10:	strb	w9, [sp, #1039]
  404f14:	ldr	x10, [sp, #416]
  404f18:	ldrb	w9, [x10]
  404f1c:	tbnz	w9, #0, 404f64 <readlinkat@plt+0x2034>
  404f20:	ldr	x8, [sp, #592]
  404f24:	ldr	w9, [x8]
  404f28:	cmp	w9, #0x6
  404f2c:	b.ne	404f64 <readlinkat@plt+0x2034>  // b.any
  404f30:	ldr	x8, [sp, #600]
  404f34:	ldr	x0, [x8, #432]
  404f38:	bl	473254 <readlinkat@plt+0x70324>
  404f3c:	adrp	x8, 47a000 <renameat2@@Base+0x6768>
  404f40:	add	x8, x8, #0x2e1
  404f44:	str	x0, [sp, #264]
  404f48:	mov	x0, x8
  404f4c:	ldr	x1, [sp, #264]
  404f50:	bl	41460c <readlinkat@plt+0x116dc>
  404f54:	mov	w9, #0x1                   	// #1
  404f58:	ldr	x8, [sp, #416]
  404f5c:	strb	w9, [x8]
  404f60:	sturb	w9, [x29, #-33]
  404f64:	ldr	x8, [sp, #416]
  404f68:	ldrb	w9, [x8]
  404f6c:	tbnz	w9, #0, 404fc0 <readlinkat@plt+0x2090>
  404f70:	ldr	x8, [sp, #440]
  404f74:	ldr	x9, [x8]
  404f78:	cbnz	x9, 404fc0 <readlinkat@plt+0x2090>
  404f7c:	sub	x0, x29, #0x38
  404f80:	bl	406e4c <readlinkat@plt+0x3f1c>
  404f84:	ldur	w0, [x29, #-220]
  404f88:	adrp	x1, 47a000 <renameat2@@Base+0x6768>
  404f8c:	add	x1, x1, #0x30f
  404f90:	bl	402a40 <fdopen@plt>
  404f94:	ldr	x8, [sp, #600]
  404f98:	str	x0, [x8, #624]
  404f9c:	ldr	x9, [x8, #624]
  404fa0:	cbnz	x9, 404fb8 <readlinkat@plt+0x2088>
  404fa4:	ldr	x8, [sp, #376]
  404fa8:	ldr	x1, [x8]
  404fac:	adrp	x0, 47c000 <renameat2@@Base+0x8768>
  404fb0:	add	x0, x0, #0xf8a
  404fb4:	bl	413d88 <readlinkat@plt+0x10e58>
  404fb8:	mov	w8, #0xffffffff            	// #-1
  404fbc:	stur	w8, [x29, #-220]
  404fc0:	ldr	x8, [sp, #416]
  404fc4:	ldrb	w9, [x8]
  404fc8:	tbnz	w9, #0, 405200 <readlinkat@plt+0x22d0>
  404fcc:	ldr	x8, [sp, #432]
  404fd0:	ldr	x0, [x8]
  404fd4:	ldur	w1, [x29, #-216]
  404fd8:	bl	403154 <readlinkat@plt+0x224>
  404fdc:	ldr	x8, [sp, #576]
  404fe0:	ldr	w9, [x8]
  404fe4:	cmp	w9, #0x1
  404fe8:	b.eq	405200 <readlinkat@plt+0x22d0>  // b.none
  404fec:	ldr	x8, [sp, #432]
  404ff0:	ldr	x0, [x8]
  404ff4:	ldr	x9, [sp, #600]
  404ff8:	ldr	x1, [x9, #432]
  404ffc:	bl	402bb0 <strcmp@plt>
  405000:	cmp	w0, #0x0
  405004:	cset	w10, ne  // ne = any
  405008:	and	w10, w10, #0x1
  40500c:	strb	w10, [sp, #1038]
  405010:	ldrb	w10, [sp, #1038]
  405014:	mov	w11, #0x0                   	// #0
  405018:	str	w11, [sp, #260]
  40501c:	tbnz	w10, #0, 405028 <readlinkat@plt+0x20f8>
  405020:	bl	4102a4 <readlinkat@plt+0xd374>
  405024:	str	w0, [sp, #260]
  405028:	ldr	w8, [sp, #260]
  40502c:	and	w8, w8, #0x1
  405030:	strb	w8, [sp, #1037]
  405034:	ldr	x9, [sp, #568]
  405038:	ldrb	w8, [x9]
  40503c:	adrp	x10, 47a000 <renameat2@@Base+0x6768>
  405040:	add	x10, x10, #0x325
  405044:	adrp	x11, 47a000 <renameat2@@Base+0x6768>
  405048:	add	x11, x11, #0x31c
  40504c:	tst	w8, #0x1
  405050:	csel	x1, x11, x10, ne  // ne = any
  405054:	ldur	w8, [x29, #-216]
  405058:	and	w8, w8, #0xf000
  40505c:	adrp	x10, 479000 <renameat2@@Base+0x5768>
  405060:	add	x10, x10, #0x49a
  405064:	adrp	x11, 479000 <renameat2@@Base+0x5768>
  405068:	add	x11, x11, #0x3b5
  40506c:	cmp	w8, #0xa, lsl #12
  405070:	csel	x2, x11, x10, eq  // eq = none
  405074:	ldr	x10, [sp, #600]
  405078:	ldr	x0, [x10, #432]
  40507c:	str	x1, [sp, #248]
  405080:	str	x2, [sp, #240]
  405084:	bl	473254 <readlinkat@plt+0x70324>
  405088:	ldrb	w8, [sp, #1038]
  40508c:	mov	w12, #0x1                   	// #1
  405090:	str	x0, [sp, #232]
  405094:	str	w12, [sp, #228]
  405098:	tbnz	w8, #0, 4050a4 <readlinkat@plt+0x2174>
  40509c:	ldrb	w8, [sp, #1037]
  4050a0:	str	w8, [sp, #228]
  4050a4:	ldr	w8, [sp, #228]
  4050a8:	mov	w9, #0xa                   	// #10
  4050ac:	mov	w10, #0x20                  	// #32
  4050b0:	tst	w8, #0x1
  4050b4:	csel	w4, w10, w9, ne  // ne = any
  4050b8:	adrp	x0, 47a000 <renameat2@@Base+0x6768>
  4050bc:	add	x0, x0, #0x311
  4050c0:	ldr	x1, [sp, #248]
  4050c4:	ldr	x2, [sp, #240]
  4050c8:	ldr	x3, [sp, #232]
  4050cc:	bl	41460c <readlinkat@plt+0x116dc>
  4050d0:	ldrb	w8, [sp, #1038]
  4050d4:	tbnz	w8, #0, 4050e4 <readlinkat@plt+0x21b4>
  4050d8:	ldrb	w8, [sp, #1037]
  4050dc:	tbnz	w8, #0, 4050e4 <readlinkat@plt+0x21b4>
  4050e0:	b	4051c0 <readlinkat@plt+0x2290>
  4050e4:	ldrb	w8, [sp, #1037]
  4050e8:	adrp	x9, 47a000 <renameat2@@Base+0x6768>
  4050ec:	add	x9, x9, #0x4c8
  4050f0:	adrp	x10, 47a000 <renameat2@@Base+0x6768>
  4050f4:	add	x10, x10, #0x33e
  4050f8:	tst	w8, #0x1
  4050fc:	csel	x1, x10, x9, ne  // ne = any
  405100:	str	x1, [sp, #216]
  405104:	bl	410264 <readlinkat@plt+0xd334>
  405108:	tbnz	w0, #0, 405110 <readlinkat@plt+0x21e0>
  40510c:	b	405120 <readlinkat@plt+0x21f0>
  405110:	adrp	x8, 47a000 <renameat2@@Base+0x6768>
  405114:	add	x8, x8, #0x347
  405118:	str	x8, [sp, #208]
  40511c:	b	405140 <readlinkat@plt+0x2210>
  405120:	bl	4102a4 <readlinkat@plt+0xd374>
  405124:	adrp	x8, 47a000 <renameat2@@Base+0x6768>
  405128:	add	x8, x8, #0x356
  40512c:	adrp	x9, 47a000 <renameat2@@Base+0x6768>
  405130:	add	x9, x9, #0x34e
  405134:	tst	w0, #0x1
  405138:	csel	x8, x9, x8, ne  // ne = any
  40513c:	str	x8, [sp, #208]
  405140:	ldr	x8, [sp, #208]
  405144:	ldrb	w9, [sp, #1037]
  405148:	str	x8, [sp, #200]
  40514c:	tbnz	w9, #0, 405160 <readlinkat@plt+0x2230>
  405150:	ldr	x8, [sp, #432]
  405154:	ldr	x9, [x8]
  405158:	str	x9, [sp, #192]
  40515c:	b	4051a4 <readlinkat@plt+0x2274>
  405160:	ldr	x8, [sp, #432]
  405164:	ldr	x0, [x8]
  405168:	mov	w9, wzr
  40516c:	str	x0, [sp, #184]
  405170:	mov	w0, w9
  405174:	bl	410210 <readlinkat@plt+0xd2e0>
  405178:	ldr	x8, [sp, #184]
  40517c:	str	x0, [sp, #176]
  405180:	mov	x0, x8
  405184:	ldr	x1, [sp, #176]
  405188:	bl	402bb0 <strcmp@plt>
  40518c:	cmp	w0, #0x0
  405190:	cset	w9, ne  // ne = any
  405194:	eor	w9, w9, #0x1
  405198:	and	w0, w9, #0x1
  40519c:	bl	410210 <readlinkat@plt+0xd2e0>
  4051a0:	str	x0, [sp, #192]
  4051a4:	ldr	x8, [sp, #192]
  4051a8:	adrp	x0, 47a000 <renameat2@@Base+0x6768>
  4051ac:	add	x0, x0, #0x32e
  4051b0:	ldr	x1, [sp, #216]
  4051b4:	ldr	x2, [sp, #200]
  4051b8:	mov	x3, x8
  4051bc:	bl	41460c <readlinkat@plt+0x116dc>
  4051c0:	ldr	x8, [sp, #576]
  4051c4:	ldr	w9, [x8]
  4051c8:	cmp	w9, #0x2
  4051cc:	b.ne	405200 <readlinkat@plt+0x22d0>  // b.any
  4051d0:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4051d4:	add	x8, x8, #0xa70
  4051d8:	ldrb	w9, [x8]
  4051dc:	adrp	x8, 47a000 <renameat2@@Base+0x6768>
  4051e0:	add	x8, x8, #0x36d
  4051e4:	adrp	x10, 47a000 <renameat2@@Base+0x6768>
  4051e8:	add	x10, x10, #0x491
  4051ec:	tst	w9, #0x1
  4051f0:	csel	x1, x10, x8, ne  // ne = any
  4051f4:	adrp	x0, 47a000 <renameat2@@Base+0x6768>
  4051f8:	add	x0, x0, #0x35b
  4051fc:	bl	41460c <readlinkat@plt+0x116dc>
  405200:	ldr	x8, [sp, #592]
  405204:	ldr	w0, [x8]
  405208:	ldr	x9, [sp, #368]
  40520c:	ldrb	w10, [x9]
  405210:	and	w1, w10, #0x1
  405214:	bl	40c5e0 <readlinkat@plt+0x96b0>
  405218:	str	w0, [sp, #1040]
  40521c:	mov	w10, wzr
  405220:	cmp	w10, w0
  405224:	cset	w10, ge  // ge = tcont
  405228:	tbnz	w10, #0, 4057f0 <readlinkat@plt+0x28c0>
  40522c:	ldr	x8, [sp, #600]
  405230:	str	xzr, [x8, #280]
  405234:	str	xzr, [x8, #264]
  405238:	ldr	x9, [sp, #584]
  40523c:	ldrb	w10, [x9]
  405240:	tbnz	w10, #0, 405248 <readlinkat@plt+0x2318>
  405244:	b	405254 <readlinkat@plt+0x2324>
  405248:	ldr	x8, [sp, #600]
  40524c:	str	xzr, [x8, #256]
  405250:	b	4052e8 <readlinkat@plt+0x23b8>
  405254:	bl	410334 <readlinkat@plt+0xd404>
  405258:	ldr	x8, [sp, #600]
  40525c:	str	x0, [x8, #248]
  405260:	bl	410344 <readlinkat@plt+0xd414>
  405264:	ldr	x8, [sp, #600]
  405268:	str	x0, [x8, #240]
  40526c:	ldr	x9, [x8, #248]
  405270:	ldr	x10, [x8, #240]
  405274:	cmp	x9, x10
  405278:	b.ge	40528c <readlinkat@plt+0x235c>  // b.tcont
  40527c:	ldr	x8, [sp, #600]
  405280:	ldr	x9, [x8, #240]
  405284:	str	x9, [sp, #168]
  405288:	b	405298 <readlinkat@plt+0x2368>
  40528c:	ldr	x8, [sp, #600]
  405290:	ldr	x9, [x8, #248]
  405294:	str	x9, [sp, #168]
  405298:	ldr	x8, [sp, #168]
  40529c:	ldr	x9, [sp, #600]
  4052a0:	str	x8, [x9, #232]
  4052a4:	adrp	x8, 490000 <renameat2@@Base+0x1c768>
  4052a8:	add	x8, x8, #0x428
  4052ac:	ldr	x8, [x8]
  4052b0:	ldr	x10, [x9, #232]
  4052b4:	cmp	x8, x10
  4052b8:	b.ge	4052d0 <readlinkat@plt+0x23a0>  // b.tcont
  4052bc:	adrp	x8, 490000 <renameat2@@Base+0x1c768>
  4052c0:	add	x8, x8, #0x428
  4052c4:	ldr	x8, [x8]
  4052c8:	str	x8, [sp, #160]
  4052cc:	b	4052dc <readlinkat@plt+0x23ac>
  4052d0:	ldr	x8, [sp, #600]
  4052d4:	ldr	x9, [x8, #232]
  4052d8:	str	x9, [sp, #160]
  4052dc:	ldr	x8, [sp, #160]
  4052e0:	ldr	x9, [sp, #600]
  4052e4:	str	x8, [x9, #256]
  4052e8:	ldur	w8, [x29, #-232]
  4052ec:	add	w8, w8, #0x1
  4052f0:	stur	w8, [x29, #-232]
  4052f4:	ldr	x9, [sp, #416]
  4052f8:	ldrb	w8, [x9]
  4052fc:	tbnz	w8, #0, 4054ec <readlinkat@plt+0x25bc>
  405300:	ldr	x8, [sp, #600]
  405304:	ldr	x0, [x8, #264]
  405308:	bl	40714c <readlinkat@plt+0x421c>
  40530c:	ldr	x8, [sp, #600]
  405310:	str	x0, [x8, #280]
  405314:	ldr	x9, [x8, #280]
  405318:	cbz	x9, 405334 <readlinkat@plt+0x2404>
  40531c:	ldr	x8, [sp, #600]
  405320:	ldr	x9, [x8, #264]
  405324:	cbnz	x9, 405334 <readlinkat@plt+0x2404>
  405328:	ldr	x8, [sp, #560]
  40532c:	ldr	x9, [x8]
  405330:	cbz	x9, 40533c <readlinkat@plt+0x240c>
  405334:	mov	w8, #0x1                   	// #1
  405338:	sturb	w8, [x29, #-237]
  40533c:	ldur	w8, [x29, #-232]
  405340:	cmp	w8, #0x1
  405344:	b.ne	405454 <readlinkat@plt+0x2524>  // b.any
  405348:	ldr	x8, [sp, #600]
  40534c:	ldr	x9, [x8, #280]
  405350:	cbnz	x9, 405454 <readlinkat@plt+0x2524>
  405354:	ldr	x8, [sp, #552]
  405358:	ldrb	w9, [x8]
  40535c:	and	w9, w9, #0x1
  405360:	ldrb	w10, [sp, #1039]
  405364:	and	w10, w10, #0x1
  405368:	orr	w9, w9, w10
  40536c:	cbnz	w9, 405454 <readlinkat@plt+0x2524>
  405370:	ldr	x8, [sp, #368]
  405374:	ldrb	w9, [x8]
  405378:	and	w9, w9, #0x1
  40537c:	adrp	x10, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  405380:	add	x10, x10, #0x5f9
  405384:	ldrb	w11, [x10]
  405388:	and	w11, w11, #0x1
  40538c:	cmp	w9, w11
  405390:	b.ne	405454 <readlinkat@plt+0x2524>  // b.any
  405394:	bl	40fb14 <readlinkat@plt+0xcbe4>
  405398:	tbnz	w0, #0, 4053ac <readlinkat@plt+0x247c>
  40539c:	adrp	x0, 47a000 <renameat2@@Base+0x6768>
  4053a0:	add	x0, x0, #0x36f
  4053a4:	bl	41460c <readlinkat@plt+0x116dc>
  4053a8:	b	405454 <readlinkat@plt+0x2524>
  4053ac:	ldr	x8, [sp, #600]
  4053b0:	ldr	x0, [x8, #264]
  4053b4:	bl	40714c <readlinkat@plt+0x421c>
  4053b8:	ldr	x8, [sp, #600]
  4053bc:	str	x0, [x8, #280]
  4053c0:	ldr	x9, [x8, #280]
  4053c4:	cbz	x9, 405418 <readlinkat@plt+0x24e8>
  4053c8:	ldr	x8, [sp, #368]
  4053cc:	ldrb	w9, [x8]
  4053d0:	adrp	x10, 47a000 <renameat2@@Base+0x6768>
  4053d4:	add	x10, x10, #0x3ca
  4053d8:	adrp	x11, 47a000 <renameat2@@Base+0x6768>
  4053dc:	add	x11, x11, #0x3bf
  4053e0:	tst	w9, #0x1
  4053e4:	csel	x1, x11, x10, ne  // ne = any
  4053e8:	adrp	x0, 47a000 <renameat2@@Base+0x6768>
  4053ec:	add	x0, x0, #0x3ac
  4053f0:	bl	416084 <readlinkat@plt+0x13154>
  4053f4:	tbnz	w0, #0, 4053fc <readlinkat@plt+0x24cc>
  4053f8:	b	405418 <readlinkat@plt+0x24e8>
  4053fc:	ldr	x8, [sp, #368]
  405400:	ldrb	w9, [x8]
  405404:	mov	w10, #0x1                   	// #1
  405408:	eor	w9, w9, #0x1
  40540c:	and	w9, w9, w10
  405410:	strb	w9, [x8]
  405414:	b	405454 <readlinkat@plt+0x2524>
  405418:	bl	40fb14 <readlinkat@plt+0xcbe4>
  40541c:	tbnz	w0, #0, 40542c <readlinkat@plt+0x24fc>
  405420:	adrp	x0, 47a000 <renameat2@@Base+0x6768>
  405424:	add	x0, x0, #0x3eb
  405428:	bl	4144f8 <readlinkat@plt+0x115c8>
  40542c:	ldr	x8, [sp, #600]
  405430:	ldr	x9, [x8, #280]
  405434:	cbz	x9, 405454 <readlinkat@plt+0x2524>
  405438:	mov	w8, #0x1                   	// #1
  40543c:	strb	w8, [sp, #1039]
  405440:	ldr	x9, [sp, #600]
  405444:	ldr	x10, [x9, #264]
  405448:	subs	x10, x10, #0x1
  40544c:	str	x10, [x9, #264]
  405450:	str	xzr, [x9, #280]
  405454:	ldr	x8, [sp, #416]
  405458:	ldrb	w9, [x8]
  40545c:	mov	w10, #0x0                   	// #0
  405460:	str	w10, [sp, #156]
  405464:	tbnz	w9, #0, 40549c <readlinkat@plt+0x256c>
  405468:	ldr	x8, [sp, #600]
  40546c:	ldr	x9, [x8, #280]
  405470:	mov	w10, #0x0                   	// #0
  405474:	str	w10, [sp, #156]
  405478:	cbnz	x9, 40549c <readlinkat@plt+0x256c>
  40547c:	ldr	x8, [sp, #600]
  405480:	ldr	x9, [x8, #264]
  405484:	add	x9, x9, #0x1
  405488:	str	x9, [x8, #264]
  40548c:	ldr	x10, [x8, #256]
  405490:	cmp	x9, x10
  405494:	cset	w11, le
  405498:	str	w11, [sp, #156]
  40549c:	ldr	w8, [sp, #156]
  4054a0:	tbnz	w8, #0, 405300 <readlinkat@plt+0x23d0>
  4054a4:	ldr	x8, [sp, #416]
  4054a8:	ldrb	w9, [x8]
  4054ac:	tbnz	w9, #0, 4054b4 <readlinkat@plt+0x2584>
  4054b0:	b	4054ec <readlinkat@plt+0x25bc>
  4054b4:	ldr	x8, [sp, #600]
  4054b8:	ldr	x9, [x8, #624]
  4054bc:	cbz	x9, 4054ec <readlinkat@plt+0x25bc>
  4054c0:	ldr	x8, [sp, #440]
  4054c4:	ldr	x9, [x8]
  4054c8:	cbnz	x9, 4054ec <readlinkat@plt+0x25bc>
  4054cc:	ldr	x8, [sp, #600]
  4054d0:	ldr	x0, [x8, #624]
  4054d4:	bl	402950 <fclose@plt>
  4054d8:	mov	x8, xzr
  4054dc:	ldr	x9, [sp, #600]
  4054e0:	str	x8, [x9, #624]
  4054e4:	mov	w10, #0xffffffff            	// #-1
  4054e8:	stur	w10, [x29, #-220]
  4054ec:	ldr	x8, [sp, #600]
  4054f0:	ldr	x9, [x8, #280]
  4054f4:	cbz	x9, 405508 <readlinkat@plt+0x25d8>
  4054f8:	ldr	x8, [sp, #600]
  4054fc:	ldr	x9, [x8, #280]
  405500:	str	x9, [sp, #144]
  405504:	b	405510 <readlinkat@plt+0x25e0>
  405508:	bl	4102e4 <readlinkat@plt+0xd3b4>
  40550c:	str	x0, [sp, #144]
  405510:	ldr	x8, [sp, #144]
  405514:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  405518:	add	x9, x9, #0xb28
  40551c:	ldr	x9, [x9]
  405520:	add	x8, x8, x9
  405524:	ldr	x9, [sp, #600]
  405528:	str	x8, [x9, #272]
  40552c:	ldr	x8, [sp, #416]
  405530:	ldrb	w10, [x8]
  405534:	tbnz	w10, #0, 4055c8 <readlinkat@plt+0x2698>
  405538:	ldr	x8, [sp, #584]
  40553c:	ldrb	w9, [x8]
  405540:	tbnz	w9, #0, 405548 <readlinkat@plt+0x2618>
  405544:	b	405568 <readlinkat@plt+0x2638>
  405548:	ldur	w0, [x29, #-232]
  40554c:	ldr	x8, [sp, #600]
  405550:	ldr	x2, [x8, #280]
  405554:	sub	x1, x29, #0x38
  405558:	sub	x3, x29, #0x21
  40555c:	bl	417754 <readlinkat@plt+0x14824>
  405560:	tbnz	w0, #0, 405568 <readlinkat@plt+0x2638>
  405564:	b	4055c8 <readlinkat@plt+0x2698>
  405568:	ldr	x8, [sp, #584]
  40556c:	ldrb	w9, [x8]
  405570:	tbnz	w9, #0, 4056d4 <readlinkat@plt+0x27a4>
  405574:	ldr	x8, [sp, #600]
  405578:	ldr	x9, [x8, #280]
  40557c:	cmp	x9, #0x1
  405580:	b.ne	4055a8 <readlinkat@plt+0x2678>  // b.any
  405584:	ldr	x8, [sp, #368]
  405588:	ldrb	w9, [x8]
  40558c:	and	w0, w9, #0x1
  405590:	bl	4101e4 <readlinkat@plt+0xd2b4>
  405594:	cmp	w0, #0x2
  405598:	b.ne	4055a8 <readlinkat@plt+0x2678>  // b.any
  40559c:	ldr	x8, [sp, #360]
  4055a0:	ldr	x9, [x8, #48]
  4055a4:	cbnz	x9, 4055c8 <readlinkat@plt+0x2698>
  4055a8:	ldr	x8, [sp, #600]
  4055ac:	ldr	x9, [x8, #280]
  4055b0:	cbz	x9, 4055c8 <readlinkat@plt+0x2698>
  4055b4:	ldr	x8, [sp, #600]
  4055b8:	ldr	x1, [x8, #280]
  4055bc:	sub	x0, x29, #0x38
  4055c0:	bl	4076dc <readlinkat@plt+0x47ac>
  4055c4:	tbnz	w0, #0, 4056d4 <readlinkat@plt+0x27a4>
  4055c8:	ldurb	w8, [x29, #-209]
  4055cc:	tbnz	w8, #0, 4055fc <readlinkat@plt+0x26cc>
  4055d0:	ldr	x8, [sp, #600]
  4055d4:	ldr	x0, [x8, #432]
  4055d8:	ldur	w9, [x29, #-236]
  4055dc:	cmp	w9, #0x0
  4055e0:	cset	w9, ne  // ne = any
  4055e4:	eor	w9, w9, #0x1
  4055e8:	ldr	x10, [sp, #368]
  4055ec:	ldrb	w11, [x10]
  4055f0:	and	w1, w9, #0x1
  4055f4:	and	w2, w11, #0x1
  4055f8:	bl	407ee4 <readlinkat@plt+0x4fb4>
  4055fc:	ldur	w8, [x29, #-236]
  405600:	add	w8, w8, #0x1
  405604:	stur	w8, [x29, #-236]
  405608:	ldr	x9, [sp, #576]
  40560c:	ldr	w8, [x9]
  405610:	cmp	w8, #0x2
  405614:	b.eq	405634 <readlinkat@plt+0x2704>  // b.none
  405618:	ldr	x8, [sp, #416]
  40561c:	ldrb	w9, [x8]
  405620:	tbnz	w9, #0, 4056d0 <readlinkat@plt+0x27a0>
  405624:	ldr	x8, [sp, #576]
  405628:	ldr	w9, [x8]
  40562c:	cmp	w9, #0x1
  405630:	b.eq	4056d0 <readlinkat@plt+0x27a0>  // b.none
  405634:	ldur	w1, [x29, #-232]
  405638:	ldr	x8, [sp, #416]
  40563c:	ldrb	w9, [x8]
  405640:	adrp	x10, 47c000 <renameat2@@Base+0x8768>
  405644:	add	x10, x10, #0x14
  405648:	adrp	x11, 47a000 <renameat2@@Base+0x6768>
  40564c:	add	x11, x11, #0x41b
  405650:	tst	w9, #0x1
  405654:	csel	x2, x11, x10, ne  // ne = any
  405658:	ldr	x10, [sp, #600]
  40565c:	ldr	x11, [x10, #272]
  405660:	sub	x0, x29, #0xcf
  405664:	str	w1, [sp, #140]
  405668:	mov	x1, x11
  40566c:	str	x2, [sp, #128]
  405670:	bl	415f48 <readlinkat@plt+0x13018>
  405674:	ldr	x8, [sp, #416]
  405678:	ldrb	w9, [x8]
  40567c:	mov	w12, #0x0                   	// #0
  405680:	str	x0, [sp, #120]
  405684:	str	w12, [sp, #116]
  405688:	tbnz	w9, #0, 40569c <readlinkat@plt+0x276c>
  40568c:	ldr	x8, [sp, #600]
  405690:	ldr	x0, [x8, #272]
  405694:	bl	407f90 <readlinkat@plt+0x5060>
  405698:	str	w0, [sp, #116]
  40569c:	ldr	w8, [sp, #116]
  4056a0:	adrp	x9, 47a000 <renameat2@@Base+0x6768>
  4056a4:	add	x9, x9, #0x423
  4056a8:	adrp	x10, 47a000 <renameat2@@Base+0x6768>
  4056ac:	add	x10, x10, #0x4c8
  4056b0:	tst	w8, #0x1
  4056b4:	csel	x4, x9, x10, ne  // ne = any
  4056b8:	adrp	x0, 47a000 <renameat2@@Base+0x6768>
  4056bc:	add	x0, x0, #0x405
  4056c0:	ldr	w1, [sp, #140]
  4056c4:	ldr	x2, [sp, #128]
  4056c8:	ldr	x3, [sp, #120]
  4056cc:	bl	41460c <readlinkat@plt+0x116dc>
  4056d0:	b	4057ec <readlinkat@plt+0x28bc>
  4056d4:	ldr	x8, [sp, #584]
  4056d8:	ldrb	w9, [x8]
  4056dc:	tbnz	w9, #0, 4057ec <readlinkat@plt+0x28bc>
  4056e0:	ldr	x8, [sp, #576]
  4056e4:	ldr	w9, [x8]
  4056e8:	cmp	w9, #0x2
  4056ec:	b.eq	405718 <readlinkat@plt+0x27e8>  // b.none
  4056f0:	ldr	x8, [sp, #576]
  4056f4:	ldr	w9, [x8]
  4056f8:	cmp	w9, #0x1
  4056fc:	b.eq	4057ec <readlinkat@plt+0x28bc>  // b.none
  405700:	ldr	x8, [sp, #600]
  405704:	ldr	x9, [x8, #264]
  405708:	cbnz	x9, 405718 <readlinkat@plt+0x27e8>
  40570c:	ldr	x8, [sp, #560]
  405710:	ldr	x9, [x8]
  405714:	cbz	x9, 4057ec <readlinkat@plt+0x28bc>
  405718:	ldur	w1, [x29, #-232]
  40571c:	ldr	x8, [sp, #600]
  405720:	ldr	x9, [x8, #272]
  405724:	sub	x0, x29, #0xcf
  405728:	str	w1, [sp, #112]
  40572c:	mov	x1, x9
  405730:	bl	415f48 <readlinkat@plt+0x13018>
  405734:	adrp	x8, 47a000 <renameat2@@Base+0x6768>
  405738:	add	x8, x8, #0x43d
  40573c:	str	x0, [sp, #104]
  405740:	mov	x0, x8
  405744:	ldr	w1, [sp, #112]
  405748:	ldr	x2, [sp, #104]
  40574c:	bl	41460c <readlinkat@plt+0x116dc>
  405750:	ldr	x8, [sp, #600]
  405754:	ldr	x9, [x8, #264]
  405758:	cbz	x9, 405784 <readlinkat@plt+0x2854>
  40575c:	ldr	x8, [sp, #600]
  405760:	ldr	x1, [x8, #264]
  405764:	sub	x0, x29, #0xcf
  405768:	bl	415f48 <readlinkat@plt+0x13018>
  40576c:	adrp	x8, 47a000 <renameat2@@Base+0x6768>
  405770:	add	x8, x8, #0x456
  405774:	str	x0, [sp, #96]
  405778:	mov	x0, x8
  40577c:	ldr	x1, [sp, #96]
  405780:	bl	41460c <readlinkat@plt+0x116dc>
  405784:	ldr	x8, [sp, #560]
  405788:	ldr	x9, [x8]
  40578c:	cbz	x9, 4057e0 <readlinkat@plt+0x28b0>
  405790:	ldr	x8, [sp, #560]
  405794:	ldr	x1, [x8]
  405798:	sub	x0, x29, #0xcf
  40579c:	bl	415f48 <readlinkat@plt+0x13018>
  4057a0:	ldr	x8, [sp, #560]
  4057a4:	ldr	x9, [x8]
  4057a8:	cmp	x9, #0x1
  4057ac:	cset	w10, eq  // eq = none
  4057b0:	and	w10, w10, #0x1
  4057b4:	mov	w1, w10
  4057b8:	sxtw	x9, w1
  4057bc:	adrp	x11, 47c000 <renameat2@@Base+0x8768>
  4057c0:	add	x11, x11, #0xf8b
  4057c4:	add	x2, x11, x9
  4057c8:	adrp	x9, 47a000 <renameat2@@Base+0x6768>
  4057cc:	add	x9, x9, #0x464
  4057d0:	str	x0, [sp, #88]
  4057d4:	mov	x0, x9
  4057d8:	ldr	x1, [sp, #88]
  4057dc:	bl	41460c <readlinkat@plt+0x116dc>
  4057e0:	adrp	x0, 47b000 <renameat2@@Base+0x7768>
  4057e4:	add	x0, x0, #0x949
  4057e8:	bl	41460c <readlinkat@plt+0x116dc>
  4057ec:	b	405200 <readlinkat@plt+0x22d0>
  4057f0:	ldr	x8, [sp, #416]
  4057f4:	ldrb	w9, [x8]
  4057f8:	tbnz	w9, #0, 405894 <readlinkat@plt+0x2964>
  4057fc:	ldr	w8, [sp, #1040]
  405800:	cmp	w8, #0x0
  405804:	cset	w8, ge  // ge = tcont
  405808:	tbnz	w8, #0, 40586c <readlinkat@plt+0x293c>
  40580c:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  405810:	add	x8, x8, #0xa70
  405814:	ldrb	w9, [x8]
  405818:	tbnz	w9, #0, 405820 <readlinkat@plt+0x28f0>
  40581c:	b	40586c <readlinkat@plt+0x293c>
  405820:	ldr	x8, [sp, #440]
  405824:	ldr	x9, [x8]
  405828:	cbz	x9, 405838 <readlinkat@plt+0x2908>
  40582c:	adrp	x0, 47a000 <renameat2@@Base+0x6768>
  405830:	add	x0, x0, #0x478
  405834:	bl	4144f8 <readlinkat@plt+0x115c8>
  405838:	adrp	x0, 47a000 <renameat2@@Base+0x6768>
  40583c:	add	x0, x0, #0x493
  405840:	bl	41460c <readlinkat@plt+0x116dc>
  405844:	ldr	x8, [sp, #600]
  405848:	ldr	x9, [x8, #624]
  40584c:	cbz	x9, 405868 <readlinkat@plt+0x2938>
  405850:	ldr	x8, [sp, #600]
  405854:	ldr	x0, [x8, #624]
  405858:	bl	402950 <fclose@plt>
  40585c:	mov	x8, xzr
  405860:	ldr	x9, [sp, #600]
  405864:	str	x8, [x9, #624]
  405868:	b	4060a8 <readlinkat@plt+0x3178>
  40586c:	sub	x0, x29, #0x38
  405870:	sub	x1, x29, #0xb8
  405874:	bl	408140 <readlinkat@plt+0x5210>
  405878:	tbnz	w0, #0, 405894 <readlinkat@plt+0x2964>
  40587c:	adrp	x0, 47b000 <renameat2@@Base+0x7768>
  405880:	add	x0, x0, #0xaca
  405884:	bl	41460c <readlinkat@plt+0x116dc>
  405888:	mov	w8, #0x1                   	// #1
  40588c:	ldr	x9, [sp, #416]
  405890:	strb	w8, [x9]
  405894:	bl	41642c <readlinkat@plt+0x134fc>
  405898:	ldr	x8, [sp, #416]
  40589c:	ldrb	w9, [x8]
  4058a0:	tbnz	w9, #0, 405dc4 <readlinkat@plt+0x2e94>
  4058a4:	ldr	x8, [sp, #440]
  4058a8:	ldr	x9, [x8]
  4058ac:	cbnz	x9, 405dc4 <readlinkat@plt+0x2e94>
  4058b0:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4058b4:	add	x8, x8, #0x5d0
  4058b8:	ldrb	w9, [x8]
  4058bc:	mov	w10, #0x1                   	// #1
  4058c0:	str	w10, [sp, #84]
  4058c4:	tbnz	w9, #0, 405904 <readlinkat@plt+0x29d4>
  4058c8:	ldr	x8, [sp, #472]
  4058cc:	ldrb	w9, [x8]
  4058d0:	mov	w10, #0x0                   	// #0
  4058d4:	str	w10, [sp, #80]
  4058d8:	tbnz	w9, #0, 4058e0 <readlinkat@plt+0x29b0>
  4058dc:	b	4058fc <readlinkat@plt+0x29cc>
  4058e0:	ldurb	w8, [x29, #-237]
  4058e4:	and	w8, w8, #0x1
  4058e8:	ldur	w9, [x29, #-236]
  4058ec:	orr	w8, w8, w9
  4058f0:	cmp	w8, #0x0
  4058f4:	cset	w8, ne  // ne = any
  4058f8:	str	w8, [sp, #80]
  4058fc:	ldr	w8, [sp, #80]
  405900:	str	w8, [sp, #84]
  405904:	ldr	w8, [sp, #84]
  405908:	and	w8, w8, #0x1
  40590c:	strb	w8, [sp, #975]
  405910:	sub	x9, x29, #0x38
  405914:	ldrb	w8, [x9, #9]
  405918:	tbnz	w8, #0, 405920 <readlinkat@plt+0x29f0>
  40591c:	b	4059c0 <readlinkat@plt+0x2a90>
  405920:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  405924:	add	x8, x8, #0x5fa
  405928:	ldrb	w9, [x8]
  40592c:	tbnz	w9, #0, 40596c <readlinkat@plt+0x2a3c>
  405930:	ldr	x8, [sp, #368]
  405934:	ldrb	w9, [x8]
  405938:	eor	w9, w9, #0x1
  40593c:	and	w0, w9, #0x1
  405940:	bl	4101e4 <readlinkat@plt+0xd2b4>
  405944:	cmp	w0, #0x2
  405948:	b.ne	40595c <readlinkat@plt+0x2a2c>  // b.any
  40594c:	ldr	x8, [sp, #480]
  405950:	ldrb	w9, [x8]
  405954:	tbnz	w9, #0, 40595c <readlinkat@plt+0x2a2c>
  405958:	b	40596c <readlinkat@plt+0x2a3c>
  40595c:	ldur	w8, [x29, #-216]
  405960:	and	w8, w8, #0xf000
  405964:	cmp	w8, #0xa, lsl #12
  405968:	b.ne	4059c0 <readlinkat@plt+0x2a90>  // b.any
  40596c:	ldr	x8, [sp, #568]
  405970:	ldrb	w9, [x8]
  405974:	tbnz	w9, #0, 4059bc <readlinkat@plt+0x2a8c>
  405978:	ldr	x8, [sp, #600]
  40597c:	ldr	x3, [x8, #432]
  405980:	ldr	x9, [sp, #432]
  405984:	ldr	x10, [x9]
  405988:	ldr	x11, [x8, #432]
  40598c:	mov	x12, xzr
  405990:	cmp	x10, x11
  405994:	ldr	x10, [sp, #360]
  405998:	csel	x4, x10, x12, eq  // eq = none
  40599c:	ldur	w5, [x29, #-216]
  4059a0:	ldrb	w13, [sp, #975]
  4059a4:	mov	x0, x12
  4059a8:	str	x0, [sp, #72]
  4059ac:	ldr	x1, [sp, #72]
  4059b0:	mov	x2, x12
  4059b4:	and	w6, w13, #0x1
  4059b8:	bl	408280 <readlinkat@plt+0x5350>
  4059bc:	b	405dc4 <readlinkat@plt+0x2e94>
  4059c0:	sub	x8, x29, #0x38
  4059c4:	ldrb	w9, [x8, #9]
  4059c8:	tbnz	w9, #0, 405a5c <readlinkat@plt+0x2b2c>
  4059cc:	ldr	x8, [sp, #368]
  4059d0:	ldrb	w9, [x8]
  4059d4:	eor	w9, w9, #0x1
  4059d8:	and	w0, w9, #0x1
  4059dc:	bl	4101e4 <readlinkat@plt+0xd2b4>
  4059e0:	cmp	w0, #0x2
  4059e4:	b.ne	405a5c <readlinkat@plt+0x2b2c>  // b.any
  4059e8:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4059ec:	add	x8, x8, #0x5fa
  4059f0:	ldrb	w9, [x8]
  4059f4:	tbnz	w9, #0, 405a04 <readlinkat@plt+0x2ad4>
  4059f8:	ldr	x8, [sp, #480]
  4059fc:	ldrb	w9, [x8]
  405a00:	tbnz	w9, #0, 405a5c <readlinkat@plt+0x2b2c>
  405a04:	ldr	x8, [sp, #584]
  405a08:	ldrb	w9, [x8]
  405a0c:	tbnz	w9, #0, 405a14 <readlinkat@plt+0x2ae4>
  405a10:	b	405a1c <readlinkat@plt+0x2aec>
  405a14:	ldurb	w8, [x29, #-33]
  405a18:	tbnz	w8, #0, 405a5c <readlinkat@plt+0x2b2c>
  405a1c:	mov	w8, #0x1                   	// #1
  405a20:	sturb	w8, [x29, #-237]
  405a24:	sturb	w8, [x29, #-33]
  405a28:	ldr	x9, [sp, #576]
  405a2c:	ldr	w8, [x9]
  405a30:	cmp	w8, #0x1
  405a34:	b.eq	405a5c <readlinkat@plt+0x2b2c>  // b.none
  405a38:	ldr	x8, [sp, #600]
  405a3c:	ldr	x0, [x8, #432]
  405a40:	bl	473254 <readlinkat@plt+0x70324>
  405a44:	adrp	x8, 47a000 <renameat2@@Base+0x6768>
  405a48:	add	x8, x8, #0x4c9
  405a4c:	str	x0, [sp, #64]
  405a50:	mov	x0, x8
  405a54:	ldr	x1, [sp, #64]
  405a58:	bl	41460c <readlinkat@plt+0x116dc>
  405a5c:	ldr	x8, [sp, #568]
  405a60:	ldrb	w9, [x8]
  405a64:	tbnz	w9, #0, 405dc4 <readlinkat@plt+0x2e94>
  405a68:	ldr	x8, [sp, #368]
  405a6c:	ldrb	w9, [x8]
  405a70:	and	w0, w9, #0x1
  405a74:	bl	410460 <readlinkat@plt+0xd530>
  405a78:	str	w0, [sp, #968]
  405a7c:	ldr	x8, [sp, #368]
  405a80:	ldrb	w9, [x8]
  405a84:	eor	w9, w9, #0x1
  405a88:	and	w0, w9, #0x1
  405a8c:	bl	410460 <readlinkat@plt+0xd530>
  405a90:	str	w0, [sp, #964]
  405a94:	ldr	w9, [sp, #964]
  405a98:	mov	w10, #0x0                   	// #0
  405a9c:	str	w10, [sp, #60]
  405aa0:	cbz	w9, 405ab8 <readlinkat@plt+0x2b88>
  405aa4:	ldr	w8, [sp, #968]
  405aa8:	ldr	w9, [sp, #964]
  405aac:	cmp	w8, w9
  405ab0:	cset	w8, ne  // ne = any
  405ab4:	str	w8, [sp, #60]
  405ab8:	ldr	w8, [sp, #60]
  405abc:	and	w8, w8, #0x1
  405ac0:	strb	w8, [sp, #963]
  405ac4:	ldur	w8, [x29, #-236]
  405ac8:	ldur	w9, [x29, #-232]
  405acc:	cmp	w8, w9
  405ad0:	b.lt	405b00 <readlinkat@plt+0x2bd0>  // b.tstop
  405ad4:	ldr	x8, [sp, #592]
  405ad8:	ldr	w9, [x8]
  405adc:	cmp	w9, #0x3
  405ae0:	b.eq	405b00 <readlinkat@plt+0x2bd0>  // b.none
  405ae4:	ldrb	w8, [sp, #963]
  405ae8:	tbnz	w8, #0, 405b00 <readlinkat@plt+0x2bd0>
  405aec:	bl	410264 <readlinkat@plt+0xd334>
  405af0:	tbnz	w0, #0, 405b00 <readlinkat@plt+0x2bd0>
  405af4:	bl	4102a4 <readlinkat@plt+0xd374>
  405af8:	tbnz	w0, #0, 405b00 <readlinkat@plt+0x2bd0>
  405afc:	b	405d94 <readlinkat@plt+0x2e64>
  405b00:	str	wzr, [sp, #956]
  405b04:	ldr	x8, [sp, #368]
  405b08:	ldrb	w9, [x8]
  405b0c:	eor	w9, w9, #0x1
  405b10:	and	w0, w9, #0x1
  405b14:	bl	408344 <readlinkat@plt+0x5414>
  405b18:	ldr	x8, [sp, #600]
  405b1c:	str	x0, [x8, #192]
  405b20:	str	x1, [x8, #200]
  405b24:	ldur	w9, [x29, #-216]
  405b28:	ldrb	w10, [sp, #963]
  405b2c:	str	w9, [sp, #56]
  405b30:	tbnz	w10, #0, 405b38 <readlinkat@plt+0x2c08>
  405b34:	b	405b44 <readlinkat@plt+0x2c14>
  405b38:	ldr	w8, [sp, #964]
  405b3c:	str	w8, [sp, #52]
  405b40:	b	405b50 <readlinkat@plt+0x2c20>
  405b44:	ldr	x8, [sp, #360]
  405b48:	ldr	w9, [x8, #16]
  405b4c:	str	w9, [sp, #52]
  405b50:	ldr	w8, [sp, #52]
  405b54:	and	w8, w8, #0x1ff
  405b58:	ldr	w9, [sp, #56]
  405b5c:	orr	w8, w9, w8
  405b60:	str	w8, [sp, #932]
  405b64:	adrp	x10, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  405b68:	add	x10, x10, #0xa79
  405b6c:	ldrb	w8, [x10]
  405b70:	and	w8, w8, #0x1
  405b74:	adrp	x10, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  405b78:	add	x10, x10, #0xa78
  405b7c:	ldrb	w11, [x10]
  405b80:	and	w11, w11, #0x1
  405b84:	orr	w8, w8, w11
  405b88:	cbz	w8, 405ca8 <readlinkat@plt+0x2d78>
  405b8c:	ldr	x8, [sp, #600]
  405b90:	ldr	x9, [x8, #192]
  405b94:	mov	x10, #0xffffffffffffffff    	// #-1
  405b98:	cmp	x9, x10
  405b9c:	b.eq	405ca8 <readlinkat@plt+0x2d78>  // b.none
  405ba0:	ldr	x8, [sp, #368]
  405ba4:	ldrb	w9, [x8]
  405ba8:	and	w0, w9, #0x1
  405bac:	bl	408344 <readlinkat@plt+0x5414>
  405bb0:	ldr	x8, [sp, #600]
  405bb4:	str	x0, [x8, #168]
  405bb8:	str	x1, [x8, #176]
  405bbc:	ldr	x10, [sp, #552]
  405bc0:	ldrb	w9, [x10]
  405bc4:	tbnz	w9, #0, 405c54 <readlinkat@plt+0x2d24>
  405bc8:	ldr	x8, [sp, #424]
  405bcc:	ldr	w9, [x8]
  405bd0:	cbnz	w9, 405c54 <readlinkat@plt+0x2d24>
  405bd4:	ldr	x8, [sp, #368]
  405bd8:	ldrb	w9, [x8]
  405bdc:	and	w0, w9, #0x1
  405be0:	bl	4101e4 <readlinkat@plt+0xd2b4>
  405be4:	cmp	w0, #0x2
  405be8:	b.eq	405c54 <readlinkat@plt+0x2d24>  // b.none
  405bec:	ldr	x8, [sp, #600]
  405bf0:	ldr	x9, [x8, #168]
  405bf4:	mov	x10, #0xffffffffffffffff    	// #-1
  405bf8:	cmp	x9, x10
  405bfc:	b.eq	405c54 <readlinkat@plt+0x2d24>  // b.none
  405c00:	ldr	x0, [sp, #360]
  405c04:	bl	473e20 <renameat2@@Base+0x588>
  405c08:	ldr	x8, [sp, #600]
  405c0c:	str	x0, [x8, #152]
  405c10:	str	x1, [x8, #160]
  405c14:	ldr	x0, [x8, #168]
  405c18:	ldr	x1, [x8, #176]
  405c1c:	ldr	x2, [x8, #152]
  405c20:	ldr	x3, [x8, #160]
  405c24:	bl	4743c4 <renameat2@@Base+0xb2c>
  405c28:	cbz	w0, 405c54 <readlinkat@plt+0x2d24>
  405c2c:	ldr	x8, [sp, #600]
  405c30:	ldr	x0, [x8, #432]
  405c34:	bl	473254 <readlinkat@plt+0x70324>
  405c38:	adrp	x8, 47a000 <renameat2@@Base+0x6768>
  405c3c:	add	x8, x8, #0x4fd
  405c40:	str	x0, [sp, #40]
  405c44:	mov	x0, x8
  405c48:	ldr	x1, [sp, #40]
  405c4c:	bl	41460c <readlinkat@plt+0x116dc>
  405c50:	b	405ca8 <readlinkat@plt+0x2d78>
  405c54:	ldr	x8, [sp, #552]
  405c58:	ldrb	w9, [x8]
  405c5c:	tbnz	w9, #0, 405c9c <readlinkat@plt+0x2d6c>
  405c60:	ldurb	w8, [x29, #-237]
  405c64:	and	w8, w8, #0x1
  405c68:	ldur	w9, [x29, #-236]
  405c6c:	orr	w8, w8, w9
  405c70:	cbz	w8, 405c9c <readlinkat@plt+0x2d6c>
  405c74:	ldr	x8, [sp, #600]
  405c78:	ldr	x0, [x8, #432]
  405c7c:	bl	473254 <readlinkat@plt+0x70324>
  405c80:	adrp	x8, 47a000 <renameat2@@Base+0x6768>
  405c84:	add	x8, x8, #0x52a
  405c88:	str	x0, [sp, #32]
  405c8c:	mov	x0, x8
  405c90:	ldr	x1, [sp, #32]
  405c94:	bl	41460c <readlinkat@plt+0x116dc>
  405c98:	b	405ca8 <readlinkat@plt+0x2d78>
  405c9c:	ldr	w8, [sp, #956]
  405ca0:	orr	w8, w8, #0x1
  405ca4:	str	w8, [sp, #956]
  405ca8:	ldr	x8, [sp, #424]
  405cac:	ldr	w9, [x8]
  405cb0:	cbz	w9, 405cf4 <readlinkat@plt+0x2dc4>
  405cb4:	ldrb	w8, [sp, #963]
  405cb8:	tbnz	w8, #0, 405cc0 <readlinkat@plt+0x2d90>
  405cbc:	b	405ccc <readlinkat@plt+0x2d9c>
  405cc0:	ldr	w8, [sp, #956]
  405cc4:	orr	w8, w8, #0x4
  405cc8:	str	w8, [sp, #956]
  405ccc:	ldr	x8, [sp, #376]
  405cd0:	ldr	x0, [x8]
  405cd4:	ldr	w1, [sp, #956]
  405cd8:	ldr	w4, [sp, #932]
  405cdc:	mov	x9, xzr
  405ce0:	mov	x2, x9
  405ce4:	mov	x3, x9
  405ce8:	add	x5, sp, #0x3a8
  405cec:	bl	413a2c <readlinkat@plt+0x10afc>
  405cf0:	b	405d24 <readlinkat@plt+0x2df4>
  405cf4:	ldr	w8, [sp, #956]
  405cf8:	orr	w8, w8, #0xe
  405cfc:	str	w8, [sp, #956]
  405d00:	ldr	x9, [sp, #376]
  405d04:	ldr	x0, [x9]
  405d08:	ldr	w1, [sp, #956]
  405d0c:	ldr	x10, [sp, #432]
  405d10:	ldr	x2, [x10]
  405d14:	ldr	w4, [sp, #932]
  405d18:	ldr	x3, [sp, #360]
  405d1c:	add	x5, sp, #0x3a8
  405d20:	bl	413a2c <readlinkat@plt+0x10afc>
  405d24:	ldr	x8, [sp, #376]
  405d28:	ldr	x0, [x8]
  405d2c:	ldr	x9, [sp, #600]
  405d30:	ldr	x3, [x9, #432]
  405d34:	ldr	w5, [sp, #932]
  405d38:	ldrb	w10, [sp, #975]
  405d3c:	ldr	x1, [sp, #384]
  405d40:	sub	x2, x29, #0xb8
  405d44:	mov	x11, xzr
  405d48:	mov	x4, x11
  405d4c:	and	w6, w10, #0x1
  405d50:	bl	408280 <readlinkat@plt+0x5350>
  405d54:	bl	4102a4 <readlinkat@plt+0xd374>
  405d58:	tbnz	w0, #0, 405d60 <readlinkat@plt+0x2e30>
  405d5c:	b	405d90 <readlinkat@plt+0x2e60>
  405d60:	ldr	x8, [sp, #432]
  405d64:	ldr	x3, [x8]
  405d68:	ldr	w5, [sp, #932]
  405d6c:	ldrb	w9, [sp, #975]
  405d70:	mov	x10, xzr
  405d74:	mov	x0, x10
  405d78:	str	x0, [sp, #24]
  405d7c:	ldr	x1, [sp, #24]
  405d80:	mov	x2, x10
  405d84:	ldr	x4, [sp, #360]
  405d88:	and	w6, w9, #0x1
  405d8c:	bl	408280 <readlinkat@plt+0x5350>
  405d90:	b	405dc4 <readlinkat@plt+0x2e94>
  405d94:	ldr	x8, [sp, #600]
  405d98:	ldr	x0, [x8, #432]
  405d9c:	ldur	w5, [x29, #-216]
  405da0:	ldrb	w9, [sp, #975]
  405da4:	mov	x10, xzr
  405da8:	mov	x1, x10
  405dac:	str	x1, [sp, #16]
  405db0:	sub	x2, x29, #0xb8
  405db4:	ldr	x3, [sp, #16]
  405db8:	mov	x4, x10
  405dbc:	and	w6, w9, #0x1
  405dc0:	bl	408280 <readlinkat@plt+0x5350>
  405dc4:	ldr	x8, [sp, #592]
  405dc8:	ldr	w9, [x8]
  405dcc:	cmp	w9, #0x3
  405dd0:	b.eq	40609c <readlinkat@plt+0x316c>  // b.none
  405dd4:	ldur	w8, [x29, #-236]
  405dd8:	cbz	w8, 40609c <readlinkat@plt+0x316c>
  405ddc:	ldurb	w8, [x29, #-209]
  405de0:	tbnz	w8, #0, 40609c <readlinkat@plt+0x316c>
  405de4:	ldr	x8, [sp, #400]
  405de8:	ldr	x0, [x8]
  405dec:	bl	402920 <fileno@plt>
  405df0:	add	x1, sp, #0x300
  405df4:	bl	479300 <renameat2@@Base+0x5a68>
  405df8:	cbnz	w0, 405e0c <readlinkat@plt+0x2edc>
  405dfc:	ldr	x8, [sp, #400]
  405e00:	ldr	x0, [x8]
  405e04:	bl	402950 <fclose@plt>
  405e08:	cbz	w0, 405e10 <readlinkat@plt+0x2ee0>
  405e0c:	bl	41516c <readlinkat@plt+0x1223c>
  405e10:	mov	x8, xzr
  405e14:	ldr	x9, [sp, #400]
  405e18:	str	x8, [x9]
  405e1c:	mov	w10, #0x1                   	// #1
  405e20:	sturb	w10, [x29, #-33]
  405e24:	ldur	w1, [x29, #-236]
  405e28:	ldur	w2, [x29, #-232]
  405e2c:	ldur	w10, [x29, #-232]
  405e30:	cmp	w10, #0x1
  405e34:	cset	w10, eq  // eq = none
  405e38:	and	w10, w10, #0x1
  405e3c:	mov	w0, w10
  405e40:	sxtw	x8, w0
  405e44:	adrp	x11, 47c000 <renameat2@@Base+0x8768>
  405e48:	add	x11, x11, #0xf8b
  405e4c:	add	x3, x11, x8
  405e50:	ldr	x8, [sp, #416]
  405e54:	ldrb	w10, [x8]
  405e58:	adrp	x11, 47c000 <renameat2@@Base+0x8768>
  405e5c:	add	x11, x11, #0x14
  405e60:	adrp	x12, 47a000 <renameat2@@Base+0x6768>
  405e64:	add	x12, x12, #0x41b
  405e68:	tst	w10, #0x1
  405e6c:	csel	x4, x12, x11, ne  // ne = any
  405e70:	adrp	x0, 47a000 <renameat2@@Base+0x6768>
  405e74:	add	x0, x0, #0x55b
  405e78:	bl	41460c <readlinkat@plt+0x116dc>
  405e7c:	ldr	x8, [sp, #600]
  405e80:	ldr	x9, [x8, #432]
  405e84:	cbz	x9, 406090 <readlinkat@plt+0x3160>
  405e88:	ldr	x8, [sp, #352]
  405e8c:	ldr	x9, [x8]
  405e90:	cbz	x9, 405eac <readlinkat@plt+0x2f7c>
  405e94:	ldr	x8, [sp, #352]
  405e98:	ldr	x0, [x8]
  405e9c:	adrp	x1, 47b000 <renameat2@@Base+0x7768>
  405ea0:	add	x1, x1, #0x474
  405ea4:	bl	402bb0 <strcmp@plt>
  405ea8:	cbz	w0, 406090 <readlinkat@plt+0x3160>
  405eac:	ldr	x8, [sp, #352]
  405eb0:	ldr	x9, [x8]
  405eb4:	ldr	x10, [sp, #600]
  405eb8:	str	x9, [x10, #16]
  405ebc:	ldr	x9, [x8]
  405ec0:	cbnz	x9, 405f48 <readlinkat@plt+0x3018>
  405ec4:	ldr	x8, [sp, #464]
  405ec8:	ldr	x9, [x8]
  405ecc:	ldr	x10, [sp, #600]
  405ed0:	str	x9, [x10, #8]
  405ed4:	adrp	x9, 47a000 <renameat2@@Base+0x6768>
  405ed8:	add	x9, x9, #0x572
  405edc:	str	x9, [x8]
  405ee0:	ldr	x0, [x10, #432]
  405ee4:	mov	w1, #0x1                   	// #1
  405ee8:	bl	41b280 <readlinkat@plt+0x18350>
  405eec:	ldr	x8, [sp, #600]
  405ef0:	str	x0, [x8, #16]
  405ef4:	ldr	x0, [x8, #16]
  405ef8:	bl	402780 <strlen@plt>
  405efc:	ldr	x8, [sp, #600]
  405f00:	str	x0, [x8]
  405f04:	ldr	x9, [x8, #16]
  405f08:	ldr	x10, [x8]
  405f0c:	subs	x10, x10, #0x1
  405f10:	ldrb	w11, [x9, x10]
  405f14:	cmp	w11, #0x7e
  405f18:	b.ne	405f38 <readlinkat@plt+0x3008>  // b.any
  405f1c:	ldr	x8, [sp, #600]
  405f20:	ldr	x9, [x8, #16]
  405f24:	ldr	x10, [x8]
  405f28:	subs	x10, x10, #0x1
  405f2c:	add	x9, x9, x10
  405f30:	mov	w11, #0x23                  	// #35
  405f34:	strb	w11, [x9]
  405f38:	ldr	x8, [sp, #600]
  405f3c:	ldr	x9, [x8, #8]
  405f40:	ldr	x10, [sp, #464]
  405f44:	str	x9, [x10]
  405f48:	ldr	x8, [sp, #568]
  405f4c:	ldrb	w9, [x8]
  405f50:	tbnz	w9, #0, 406068 <readlinkat@plt+0x3138>
  405f54:	ldr	x8, [sp, #600]
  405f58:	ldr	x0, [x8, #16]
  405f5c:	bl	473254 <readlinkat@plt+0x70324>
  405f60:	adrp	x8, 47a000 <renameat2@@Base+0x6768>
  405f64:	add	x8, x8, #0x577
  405f68:	str	x0, [sp, #8]
  405f6c:	mov	x0, x8
  405f70:	ldr	x1, [sp, #8]
  405f74:	bl	41460c <readlinkat@plt+0x116dc>
  405f78:	ldr	x8, [sp, #352]
  405f7c:	ldr	x9, [x8]
  405f80:	cbz	x9, 405fe0 <readlinkat@plt+0x30b0>
  405f84:	ldurb	w8, [x29, #-208]
  405f88:	tbnz	w8, #0, 405fc8 <readlinkat@plt+0x3098>
  405f8c:	ldr	x8, [sp, #392]
  405f90:	ldr	x0, [x8]
  405f94:	ldr	x9, [sp, #352]
  405f98:	ldr	x1, [x9]
  405f9c:	mov	x10, xzr
  405fa0:	mov	x2, x10
  405fa4:	mov	w11, wzr
  405fa8:	mov	w3, w11
  405fac:	mov	w4, #0x81b6                	// #33206
  405fb0:	mov	w11, #0x1                   	// #1
  405fb4:	and	w5, w11, #0x1
  405fb8:	bl	414d78 <readlinkat@plt+0x11e48>
  405fbc:	mov	w11, #0x1                   	// #1
  405fc0:	sturb	w11, [x29, #-208]
  405fc4:	b	405fdc <readlinkat@plt+0x30ac>
  405fc8:	ldr	x8, [sp, #392]
  405fcc:	ldr	x0, [x8]
  405fd0:	ldr	x9, [sp, #352]
  405fd4:	ldr	x1, [x9]
  405fd8:	bl	415180 <readlinkat@plt+0x12250>
  405fdc:	b	406064 <readlinkat@plt+0x3134>
  405fe0:	ldr	x8, [sp, #600]
  405fe4:	ldr	x0, [x8, #16]
  405fe8:	add	x1, sp, #0x268
  405fec:	bl	414ce8 <readlinkat@plt+0x11db8>
  405ff0:	str	w0, [sp, #612]
  405ff4:	ldr	w9, [sp, #612]
  405ff8:	cbz	w9, 40600c <readlinkat@plt+0x30dc>
  405ffc:	ldr	w8, [sp, #612]
  406000:	cmp	w8, #0x2
  406004:	b.eq	40600c <readlinkat@plt+0x30dc>  // b.none
  406008:	bl	41516c <readlinkat@plt+0x1223c>
  40600c:	ldr	w8, [sp, #612]
  406010:	cbnz	w8, 40603c <readlinkat@plt+0x310c>
  406014:	add	x0, sp, #0x268
  406018:	bl	4138ec <readlinkat@plt+0x109bc>
  40601c:	cmp	w0, #0x1
  406020:	b.ne	40603c <readlinkat@plt+0x310c>  // b.any
  406024:	ldr	x8, [sp, #392]
  406028:	ldr	x0, [x8]
  40602c:	ldr	x9, [sp, #600]
  406030:	ldr	x1, [x9, #16]
  406034:	bl	415180 <readlinkat@plt+0x12250>
  406038:	b	406064 <readlinkat@plt+0x3134>
  40603c:	ldr	x8, [sp, #392]
  406040:	ldr	x0, [x8]
  406044:	ldr	x9, [sp, #600]
  406048:	ldr	x3, [x9, #16]
  40604c:	ldr	x1, [sp, #408]
  406050:	add	x2, sp, #0x300
  406054:	mov	w4, #0x81b6                	// #33206
  406058:	mov	w10, wzr
  40605c:	and	w5, w10, #0x1
  406060:	bl	41483c <readlinkat@plt+0x1190c>
  406064:	b	406074 <readlinkat@plt+0x3144>
  406068:	adrp	x0, 47a000 <renameat2@@Base+0x6768>
  40606c:	add	x0, x0, #0x4c7
  406070:	bl	41460c <readlinkat@plt+0x116dc>
  406074:	ldr	x8, [sp, #352]
  406078:	ldr	x9, [x8]
  40607c:	cbnz	x9, 40608c <readlinkat@plt+0x315c>
  406080:	ldr	x8, [sp, #600]
  406084:	ldr	x0, [x8, #16]
  406088:	bl	402c30 <free@plt>
  40608c:	b	40609c <readlinkat@plt+0x316c>
  406090:	adrp	x0, 47a000 <renameat2@@Base+0x6768>
  406094:	add	x0, x0, #0x4c7
  406098:	bl	41460c <readlinkat@plt+0x116dc>
  40609c:	mov	w8, #0x1                   	// #1
  4060a0:	and	w0, w8, #0x1
  4060a4:	bl	4162d4 <readlinkat@plt+0x133a4>
  4060a8:	bl	40837c <readlinkat@plt+0x544c>
  4060ac:	mov	w8, #0x0                   	// #0
  4060b0:	sturb	w8, [x29, #-209]
  4060b4:	sturb	w8, [x29, #-210]
  4060b8:	b	404940 <readlinkat@plt+0x1a10>
  4060bc:	ldr	x8, [sp, #600]
  4060c0:	ldr	x9, [x8, #624]
  4060c4:	cbz	x9, 4060ec <readlinkat@plt+0x31bc>
  4060c8:	ldr	x8, [sp, #600]
  4060cc:	ldr	x0, [x8, #624]
  4060d0:	bl	402f20 <ferror@plt>
  4060d4:	cbnz	w0, 4060e8 <readlinkat@plt+0x31b8>
  4060d8:	ldr	x8, [sp, #600]
  4060dc:	ldr	x0, [x8, #624]
  4060e0:	bl	402950 <fclose@plt>
  4060e4:	cbz	w0, 4060ec <readlinkat@plt+0x31bc>
  4060e8:	bl	41516c <readlinkat@plt+0x1223c>
  4060ec:	mov	x8, xzr
  4060f0:	mov	x0, x8
  4060f4:	bl	406f80 <readlinkat@plt+0x4050>
  4060f8:	bl	408484 <readlinkat@plt+0x5554>
  4060fc:	bl	40853c <readlinkat@plt+0x560c>
  406100:	ldurb	w9, [x29, #-33]
  406104:	tbnz	w9, #0, 40610c <readlinkat@plt+0x31dc>
  406108:	b	406114 <readlinkat@plt+0x31e4>
  40610c:	mov	w0, #0x1                   	// #1
  406110:	bl	4027a0 <exit@plt>
  406114:	mov	w8, wzr
  406118:	mov	w0, w8
  40611c:	add	sp, sp, #0x590
  406120:	ldp	x20, x19, [sp, #80]
  406124:	ldp	x22, x21, [sp, #64]
  406128:	ldp	x24, x23, [sp, #48]
  40612c:	ldp	x26, x25, [sp, #32]
  406130:	ldp	x28, x27, [sp, #16]
  406134:	ldp	x29, x30, [sp], #96
  406138:	ret
  40613c:	sub	sp, sp, #0x80
  406140:	stp	x29, x30, [sp, #112]
  406144:	add	x29, sp, #0x70
  406148:	mov	w8, #0xffffffff            	// #-1
  40614c:	mov	w9, #0x1                   	// #1
  406150:	stur	x0, [x29, #-8]
  406154:	and	w10, w1, w9
  406158:	sturb	w10, [x29, #-9]
  40615c:	stur	x2, [x29, #-24]
  406160:	stur	wzr, [x29, #-28]
  406164:	ldur	x11, [x29, #-8]
  406168:	stur	x11, [x29, #-40]
  40616c:	ldur	x11, [x29, #-40]
  406170:	ldrb	w10, [x11]
  406174:	cmp	w10, #0x2d
  406178:	csel	w8, w8, w9, eq  // eq = none
  40617c:	stur	w8, [x29, #-44]
  406180:	ldur	x11, [x29, #-40]
  406184:	ldrb	w8, [x11]
  406188:	mov	w9, #0x1                   	// #1
  40618c:	cmp	w8, #0x2d
  406190:	str	w9, [sp, #48]
  406194:	b.eq	4061ac <readlinkat@plt+0x327c>  // b.none
  406198:	ldur	x8, [x29, #-40]
  40619c:	ldrb	w9, [x8]
  4061a0:	cmp	w9, #0x2b
  4061a4:	cset	w9, eq  // eq = none
  4061a8:	str	w9, [sp, #48]
  4061ac:	ldr	w8, [sp, #48]
  4061b0:	and	w8, w8, #0x1
  4061b4:	ldur	x9, [x29, #-40]
  4061b8:	mov	w0, w8
  4061bc:	sxtw	x10, w0
  4061c0:	add	x9, x9, x10
  4061c4:	stur	x9, [x29, #-40]
  4061c8:	ldur	w8, [x29, #-28]
  4061cc:	mov	w9, #0xa                   	// #10
  4061d0:	mul	w8, w8, w9
  4061d4:	stur	w8, [x29, #-48]
  4061d8:	ldur	x10, [x29, #-40]
  4061dc:	ldrb	w8, [x10]
  4061e0:	subs	w8, w8, #0x30
  4061e4:	stur	w8, [x29, #-52]
  4061e8:	ldur	w8, [x29, #-44]
  4061ec:	ldur	w9, [x29, #-52]
  4061f0:	mul	w8, w8, w9
  4061f4:	str	w8, [sp, #56]
  4061f8:	ldur	w8, [x29, #-48]
  4061fc:	ldr	w9, [sp, #56]
  406200:	add	w8, w8, w9
  406204:	str	w8, [sp, #52]
  406208:	ldur	w8, [x29, #-52]
  40620c:	mov	w9, #0x9                   	// #9
  406210:	cmp	w9, w8
  406214:	b.cs	406244 <readlinkat@plt+0x3314>  // b.hs, b.nlast
  406218:	ldur	x1, [x29, #-24]
  40621c:	ldur	x0, [x29, #-8]
  406220:	str	x1, [sp, #40]
  406224:	bl	473254 <readlinkat@plt+0x70324>
  406228:	adrp	x8, 47b000 <renameat2@@Base+0x7768>
  40622c:	add	x8, x8, #0x3ea
  406230:	str	x0, [sp, #32]
  406234:	mov	x0, x8
  406238:	ldr	x1, [sp, #40]
  40623c:	ldr	x2, [sp, #32]
  406240:	bl	4144f8 <readlinkat@plt+0x115c8>
  406244:	ldur	w8, [x29, #-48]
  406248:	mov	w9, #0xa                   	// #10
  40624c:	sdiv	w8, w8, w9
  406250:	ldur	w9, [x29, #-28]
  406254:	cmp	w8, w9
  406258:	b.ne	406288 <readlinkat@plt+0x3358>  // b.any
  40625c:	ldr	w8, [sp, #52]
  406260:	ldur	w9, [x29, #-48]
  406264:	cmp	w8, w9
  406268:	cset	w8, lt  // lt = tstop
  40626c:	and	w8, w8, #0x1
  406270:	ldr	w9, [sp, #56]
  406274:	cmp	w9, #0x0
  406278:	cset	w9, lt  // lt = tstop
  40627c:	and	w9, w9, #0x1
  406280:	cmp	w8, w9
  406284:	b.eq	4062b4 <readlinkat@plt+0x3384>  // b.none
  406288:	ldur	x1, [x29, #-24]
  40628c:	ldur	x0, [x29, #-8]
  406290:	str	x1, [sp, #24]
  406294:	bl	473254 <readlinkat@plt+0x70324>
  406298:	adrp	x8, 47b000 <renameat2@@Base+0x7768>
  40629c:	add	x8, x8, #0x400
  4062a0:	str	x0, [sp, #16]
  4062a4:	mov	x0, x8
  4062a8:	ldr	x1, [sp, #24]
  4062ac:	ldr	x2, [sp, #16]
  4062b0:	bl	4144f8 <readlinkat@plt+0x115c8>
  4062b4:	ldr	w8, [sp, #52]
  4062b8:	stur	w8, [x29, #-28]
  4062bc:	ldur	x8, [x29, #-40]
  4062c0:	add	x9, x8, #0x1
  4062c4:	stur	x9, [x29, #-40]
  4062c8:	ldrb	w10, [x8, #1]
  4062cc:	cbnz	w10, 4061c8 <readlinkat@plt+0x3298>
  4062d0:	ldur	w8, [x29, #-28]
  4062d4:	cmp	w8, #0x0
  4062d8:	cset	w8, ge  // ge = tcont
  4062dc:	tbnz	w8, #0, 406314 <readlinkat@plt+0x33e4>
  4062e0:	ldurb	w8, [x29, #-9]
  4062e4:	tbnz	w8, #0, 406314 <readlinkat@plt+0x33e4>
  4062e8:	ldur	x1, [x29, #-24]
  4062ec:	ldur	x0, [x29, #-8]
  4062f0:	str	x1, [sp, #8]
  4062f4:	bl	473254 <readlinkat@plt+0x70324>
  4062f8:	adrp	x8, 47b000 <renameat2@@Base+0x7768>
  4062fc:	add	x8, x8, #0x413
  406300:	str	x0, [sp]
  406304:	mov	x0, x8
  406308:	ldr	x1, [sp, #8]
  40630c:	ldr	x2, [sp]
  406310:	bl	4144f8 <readlinkat@plt+0x115c8>
  406314:	ldur	w0, [x29, #-28]
  406318:	ldp	x29, x30, [sp, #112]
  40631c:	add	sp, sp, #0x80
  406320:	ret
  406324:	sub	sp, sp, #0x20
  406328:	stp	x29, x30, [sp, #16]
  40632c:	add	x29, sp, #0x10
  406330:	adrp	x0, 47d000 <renameat2@@Base+0x9768>
  406334:	add	x0, x0, #0xc0
  406338:	mov	x8, xzr
  40633c:	mov	x1, x8
  406340:	mov	x2, x8
  406344:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  406348:	add	x9, x9, #0x620
  40634c:	mov	x3, x8
  406350:	mov	w10, #0x1                   	// #1
  406354:	and	w4, w10, #0x1
  406358:	str	x9, [sp, #8]
  40635c:	bl	4749d4 <renameat2@@Base+0x113c>
  406360:	ldr	x8, [sp, #8]
  406364:	str	x0, [x8]
  406368:	ldp	x29, x30, [sp, #16]
  40636c:	add	sp, sp, #0x20
  406370:	ret
  406374:	sub	sp, sp, #0x20
  406378:	stp	x29, x30, [sp, #16]
  40637c:	add	x29, sp, #0x10
  406380:	adrp	x0, 47d000 <renameat2@@Base+0x9768>
  406384:	add	x0, x0, #0xc0
  406388:	mov	x8, xzr
  40638c:	mov	x1, x8
  406390:	adrp	x3, 409000 <readlinkat@plt+0x60d0>
  406394:	add	x3, x3, #0xa8c
  406398:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40639c:	add	x9, x9, #0x628
  4063a0:	mov	x2, x8
  4063a4:	mov	w10, #0x1                   	// #1
  4063a8:	and	w4, w10, #0x1
  4063ac:	str	x9, [sp, #8]
  4063b0:	bl	4749d4 <renameat2@@Base+0x113c>
  4063b4:	ldr	x8, [sp, #8]
  4063b8:	str	x0, [x8]
  4063bc:	ldp	x29, x30, [sp, #16]
  4063c0:	add	sp, sp, #0x20
  4063c4:	ret
  4063c8:	sub	sp, sp, #0xa0
  4063cc:	stp	x29, x30, [sp, #144]
  4063d0:	add	x29, sp, #0x90
  4063d4:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4063d8:	add	x8, x8, #0x600
  4063dc:	mov	x9, xzr
  4063e0:	adrp	x10, 490000 <renameat2@@Base+0x1c768>
  4063e4:	add	x10, x10, #0x540
  4063e8:	adrp	x11, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4063ec:	add	x11, x11, #0x5c0
  4063f0:	adrp	x12, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4063f4:	add	x12, x12, #0x5c8
  4063f8:	adrp	x13, 490000 <renameat2@@Base+0x1c768>
  4063fc:	add	x13, x13, #0x530
  406400:	adrp	x14, 490000 <renameat2@@Base+0x1c768>
  406404:	add	x14, x14, #0x538
  406408:	adrp	x15, 490000 <renameat2@@Base+0x1c768>
  40640c:	add	x15, x15, #0x420
  406410:	adrp	x16, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  406414:	add	x16, x16, #0xa24
  406418:	adrp	x17, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40641c:	add	x17, x17, #0xa54
  406420:	adrp	x18, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  406424:	add	x18, x18, #0xb34
  406428:	ldr	x0, [x8]
  40642c:	stur	x8, [x29, #-16]
  406430:	stur	x9, [x29, #-24]
  406434:	stur	x10, [x29, #-32]
  406438:	stur	x11, [x29, #-40]
  40643c:	stur	x12, [x29, #-48]
  406440:	stur	x13, [x29, #-56]
  406444:	stur	x14, [x29, #-64]
  406448:	str	x15, [sp, #72]
  40644c:	str	x16, [sp, #64]
  406450:	str	x17, [sp, #56]
  406454:	str	x18, [sp, #48]
  406458:	bl	402c30 <free@plt>
  40645c:	ldur	x8, [x29, #-24]
  406460:	ldur	x9, [x29, #-16]
  406464:	str	x8, [x9]
  406468:	ldur	x10, [x29, #-32]
  40646c:	ldr	w1, [x10]
  406470:	ldur	x11, [x29, #-40]
  406474:	ldr	w2, [x11]
  406478:	cmp	w1, w2
  40647c:	b.ne	406484 <readlinkat@plt+0x3554>  // b.any
  406480:	b	406e40 <readlinkat@plt+0x3f10>
  406484:	ldur	x8, [x29, #-40]
  406488:	ldr	w0, [x8]
  40648c:	ldur	x9, [x29, #-48]
  406490:	ldr	x1, [x9]
  406494:	adrp	x2, 479000 <renameat2@@Base+0x5768>
  406498:	add	x2, x2, #0xa34
  40649c:	adrp	x3, 479000 <renameat2@@Base+0x5768>
  4064a0:	add	x3, x3, #0xa60
  4064a4:	mov	x10, xzr
  4064a8:	mov	x4, x10
  4064ac:	bl	402ba0 <getopt_long@plt>
  4064b0:	stur	w0, [x29, #-4]
  4064b4:	mov	w11, #0xffffffff            	// #-1
  4064b8:	cmp	w0, w11
  4064bc:	b.eq	406ce8 <readlinkat@plt+0x3db8>  // b.none
  4064c0:	ldur	w8, [x29, #-4]
  4064c4:	subs	w8, w8, #0x42
  4064c8:	mov	w9, w8
  4064cc:	ubfx	x9, x9, #0, #32
  4064d0:	cmp	x9, #0xc8
  4064d4:	str	x9, [sp, #40]
  4064d8:	b.hi	406cd4 <readlinkat@plt+0x3da4>  // b.pmore
  4064dc:	adrp	x8, 479000 <renameat2@@Base+0x5768>
  4064e0:	add	x8, x8, #0x640
  4064e4:	ldr	x11, [sp, #40]
  4064e8:	ldrsw	x10, [x8, x11, lsl #2]
  4064ec:	add	x9, x8, x10
  4064f0:	br	x9
  4064f4:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4064f8:	add	x8, x8, #0x5d0
  4064fc:	mov	w9, #0x1                   	// #1
  406500:	strb	w9, [x8]
  406504:	ldur	x8, [x29, #-40]
  406508:	ldr	w9, [x8]
  40650c:	ldur	x10, [x29, #-32]
  406510:	ldr	w11, [x10]
  406514:	subs	w9, w9, w11
  406518:	cmp	w9, #0x3
  40651c:	b.ne	406700 <readlinkat@plt+0x37d0>  // b.any
  406520:	ldur	x8, [x29, #-48]
  406524:	ldr	x9, [x8]
  406528:	ldur	x10, [x29, #-32]
  40652c:	ldr	w11, [x10]
  406530:	subs	w11, w11, #0x1
  406534:	mov	w0, w11
  406538:	sxtw	x12, w0
  40653c:	mov	x13, #0x8                   	// #8
  406540:	mul	x12, x13, x12
  406544:	add	x9, x9, x12
  406548:	ldr	x0, [x9]
  40654c:	adrp	x1, 47a000 <renameat2@@Base+0x6768>
  406550:	add	x1, x1, #0x5c1
  406554:	bl	402bb0 <strcmp@plt>
  406558:	cbnz	w0, 406700 <readlinkat@plt+0x37d0>
  40655c:	ldur	x8, [x29, #-48]
  406560:	ldr	x9, [x8]
  406564:	ldur	x10, [x29, #-32]
  406568:	ldr	w11, [x10]
  40656c:	add	w11, w11, #0x0
  406570:	mov	w0, w11
  406574:	sxtw	x12, w0
  406578:	mov	x13, #0x8                   	// #8
  40657c:	mul	x12, x13, x12
  406580:	add	x9, x9, x12
  406584:	ldr	x9, [x9]
  406588:	ldrb	w11, [x9]
  40658c:	cmp	w11, #0x2d
  406590:	b.ne	4065c8 <readlinkat@plt+0x3698>  // b.any
  406594:	ldur	x8, [x29, #-48]
  406598:	ldr	x9, [x8]
  40659c:	ldur	x10, [x29, #-32]
  4065a0:	ldr	w11, [x10]
  4065a4:	add	w11, w11, #0x0
  4065a8:	mov	w0, w11
  4065ac:	sxtw	x12, w0
  4065b0:	mov	x13, #0x8                   	// #8
  4065b4:	mul	x12, x13, x12
  4065b8:	add	x9, x9, x12
  4065bc:	ldr	x9, [x9]
  4065c0:	ldrb	w11, [x9, #1]
  4065c4:	cbnz	w11, 406700 <readlinkat@plt+0x37d0>
  4065c8:	ldur	x8, [x29, #-48]
  4065cc:	ldr	x9, [x8]
  4065d0:	ldur	x10, [x29, #-32]
  4065d4:	ldr	w11, [x10]
  4065d8:	add	w11, w11, #0x1
  4065dc:	mov	w0, w11
  4065e0:	sxtw	x12, w0
  4065e4:	mov	x13, #0x8                   	// #8
  4065e8:	mul	x12, x13, x12
  4065ec:	add	x9, x9, x12
  4065f0:	ldr	x9, [x9]
  4065f4:	ldrb	w11, [x9]
  4065f8:	cmp	w11, #0x2d
  4065fc:	b.ne	406634 <readlinkat@plt+0x3704>  // b.any
  406600:	ldur	x8, [x29, #-48]
  406604:	ldr	x9, [x8]
  406608:	ldur	x10, [x29, #-32]
  40660c:	ldr	w11, [x10]
  406610:	add	w11, w11, #0x1
  406614:	mov	w0, w11
  406618:	sxtw	x12, w0
  40661c:	mov	x13, #0x8                   	// #8
  406620:	mul	x12, x13, x12
  406624:	add	x9, x9, x12
  406628:	ldr	x9, [x9]
  40662c:	ldrb	w11, [x9, #1]
  406630:	cbnz	w11, 406700 <readlinkat@plt+0x37d0>
  406634:	ldur	x8, [x29, #-48]
  406638:	ldr	x9, [x8]
  40663c:	ldur	x10, [x29, #-32]
  406640:	ldr	w11, [x10]
  406644:	add	w11, w11, #0x2
  406648:	mov	w0, w11
  40664c:	sxtw	x12, w0
  406650:	mov	x13, #0x8                   	// #8
  406654:	mul	x12, x13, x12
  406658:	add	x9, x9, x12
  40665c:	ldr	x9, [x9]
  406660:	ldrb	w11, [x9]
  406664:	cmp	w11, #0x2d
  406668:	b.ne	4066a0 <readlinkat@plt+0x3770>  // b.any
  40666c:	ldur	x8, [x29, #-48]
  406670:	ldr	x9, [x8]
  406674:	ldur	x10, [x29, #-32]
  406678:	ldr	w11, [x10]
  40667c:	add	w11, w11, #0x2
  406680:	mov	w0, w11
  406684:	sxtw	x12, w0
  406688:	mov	x13, #0x8                   	// #8
  40668c:	mul	x12, x13, x12
  406690:	add	x9, x9, x12
  406694:	ldr	x9, [x9]
  406698:	ldrb	w11, [x9, #1]
  40669c:	cbnz	w11, 406700 <readlinkat@plt+0x37d0>
  4066a0:	ldur	x8, [x29, #-48]
  4066a4:	ldr	x9, [x8]
  4066a8:	ldur	x10, [x29, #-32]
  4066ac:	ldrsw	x11, [x10]
  4066b0:	mov	w12, w11
  4066b4:	add	w12, w12, #0x1
  4066b8:	str	w12, [x10]
  4066bc:	mov	x13, #0x8                   	// #8
  4066c0:	mul	x11, x13, x11
  4066c4:	add	x9, x9, x11
  4066c8:	ldr	x9, [x9]
  4066cc:	ldur	x11, [x29, #-64]
  4066d0:	str	x9, [x11]
  4066d4:	ldr	x9, [sp, #64]
  4066d8:	ldr	w12, [x9]
  4066dc:	cmp	w12, #0x1
  4066e0:	b.eq	4066fc <readlinkat@plt+0x37cc>  // b.none
  4066e4:	ldur	x8, [x29, #-64]
  4066e8:	ldr	x1, [x8]
  4066ec:	ldr	x2, [x8]
  4066f0:	adrp	x0, 47a000 <renameat2@@Base+0x6768>
  4066f4:	add	x0, x0, #0x5c4
  4066f8:	bl	41460c <readlinkat@plt+0x116dc>
  4066fc:	b	406a84 <readlinkat@plt+0x3b54>
  406700:	b	406ce4 <readlinkat@plt+0x3db4>
  406704:	ldur	x8, [x29, #-64]
  406708:	ldr	x9, [x8]
  40670c:	ldrb	w10, [x9]
  406710:	cbnz	w10, 406720 <readlinkat@plt+0x37f0>
  406714:	adrp	x0, 47a000 <renameat2@@Base+0x6768>
  406718:	add	x0, x0, #0x605
  40671c:	bl	4144f8 <readlinkat@plt+0x115c8>
  406720:	ldur	x8, [x29, #-64]
  406724:	ldr	x0, [x8]
  406728:	bl	474998 <renameat2@@Base+0x1100>
  40672c:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  406730:	add	x8, x8, #0xa68
  406734:	str	x0, [x8]
  406738:	b	406ce4 <readlinkat@plt+0x3db4>
  40673c:	mov	w8, #0x1                   	// #1
  406740:	ldr	x9, [sp, #56]
  406744:	str	w8, [x9]
  406748:	b	406ce4 <readlinkat@plt+0x3db4>
  40674c:	ldur	x8, [x29, #-64]
  406750:	ldr	x0, [x8]
  406754:	bl	402c20 <chdir@plt>
  406758:	cmp	w0, #0x0
  40675c:	cset	w9, ge  // ge = tcont
  406760:	tbnz	w9, #0, 406788 <readlinkat@plt+0x3858>
  406764:	ldur	x8, [x29, #-64]
  406768:	ldr	x0, [x8]
  40676c:	bl	473254 <readlinkat@plt+0x70324>
  406770:	adrp	x8, 47a000 <renameat2@@Base+0x6768>
  406774:	add	x8, x8, #0x61c
  406778:	str	x0, [sp, #32]
  40677c:	mov	x0, x8
  406780:	ldr	x1, [sp, #32]
  406784:	bl	413d88 <readlinkat@plt+0x10e58>
  406788:	b	406ce4 <readlinkat@plt+0x3db4>
  40678c:	ldur	x8, [x29, #-64]
  406790:	ldr	x0, [x8]
  406794:	bl	474998 <renameat2@@Base+0x1100>
  406798:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40679c:	add	x8, x8, #0x610
  4067a0:	str	x0, [x8]
  4067a4:	b	406ce4 <readlinkat@plt+0x3db4>
  4067a8:	mov	w8, #0x3                   	// #3
  4067ac:	ldr	x9, [sp, #56]
  4067b0:	str	w8, [x9]
  4067b4:	b	406ce4 <readlinkat@plt+0x3db4>
  4067b8:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4067bc:	add	x8, x8, #0x5fa
  4067c0:	mov	w9, #0x1                   	// #1
  4067c4:	strb	w9, [x8]
  4067c8:	b	406ce4 <readlinkat@plt+0x3db4>
  4067cc:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4067d0:	add	x8, x8, #0xa71
  4067d4:	mov	w9, #0x1                   	// #1
  4067d8:	strb	w9, [x8]
  4067dc:	b	406ce4 <readlinkat@plt+0x3db4>
  4067e0:	ldur	x8, [x29, #-64]
  4067e4:	ldr	x0, [x8]
  4067e8:	mov	w9, wzr
  4067ec:	and	w1, w9, #0x1
  4067f0:	adrp	x2, 47a000 <renameat2@@Base+0x6768>
  4067f4:	add	x2, x2, #0x639
  4067f8:	bl	40613c <readlinkat@plt+0x320c>
  4067fc:	mov	w2, w0
  406800:	sxtw	x8, w2
  406804:	adrp	x10, 490000 <renameat2@@Base+0x1c768>
  406808:	add	x10, x10, #0x428
  40680c:	str	x8, [x10]
  406810:	b	406ce4 <readlinkat@plt+0x3db4>
  406814:	ldur	x8, [x29, #-64]
  406818:	ldr	x0, [x8]
  40681c:	mov	w9, #0x1                   	// #1
  406820:	and	w1, w9, #0x1
  406824:	adrp	x2, 47a000 <renameat2@@Base+0x6768>
  406828:	add	x2, x2, #0x645
  40682c:	bl	40613c <readlinkat@plt+0x320c>
  406830:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  406834:	add	x8, x8, #0xa74
  406838:	str	w0, [x8]
  40683c:	b	406ce4 <readlinkat@plt+0x3db4>
  406840:	ldur	x8, [x29, #-64]
  406844:	ldr	x0, [x8]
  406848:	bl	474998 <renameat2@@Base+0x1100>
  40684c:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  406850:	add	x8, x8, #0x5d8
  406854:	str	x0, [x8]
  406858:	b	406ce4 <readlinkat@plt+0x3db4>
  40685c:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  406860:	add	x8, x8, #0xa58
  406864:	mov	w9, #0x1                   	// #1
  406868:	strb	w9, [x8]
  40686c:	b	406ce4 <readlinkat@plt+0x3db4>
  406870:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  406874:	add	x8, x8, #0x5f8
  406878:	mov	w9, #0x1                   	// #1
  40687c:	strb	w9, [x8]
  406880:	ldur	x8, [x29, #-64]
  406884:	ldr	x10, [x8]
  406888:	cbz	x10, 4068ec <readlinkat@plt+0x39bc>
  40688c:	ldur	x8, [x29, #-64]
  406890:	ldr	x0, [x8]
  406894:	adrp	x1, 47a000 <renameat2@@Base+0x6768>
  406898:	add	x1, x1, #0x656
  40689c:	bl	402bb0 <strcmp@plt>
  4068a0:	cbnz	w0, 4068b0 <readlinkat@plt+0x3980>
  4068a4:	ldr	x8, [sp, #48]
  4068a8:	str	wzr, [x8]
  4068ac:	b	4068e8 <readlinkat@plt+0x39b8>
  4068b0:	ldur	x8, [x29, #-64]
  4068b4:	ldr	x0, [x8]
  4068b8:	adrp	x1, 47a000 <renameat2@@Base+0x6768>
  4068bc:	add	x1, x1, #0x65c
  4068c0:	bl	402bb0 <strcmp@plt>
  4068c4:	cbnz	w0, 4068d8 <readlinkat@plt+0x39a8>
  4068c8:	mov	w8, #0x1                   	// #1
  4068cc:	ldr	x9, [sp, #48]
  4068d0:	str	w8, [x9]
  4068d4:	b	4068e8 <readlinkat@plt+0x39b8>
  4068d8:	ldur	x8, [x29, #-56]
  4068dc:	ldr	x0, [x8]
  4068e0:	mov	w1, #0x2                   	// #2
  4068e4:	bl	408a50 <readlinkat@plt+0x5b20>
  4068e8:	b	4068f4 <readlinkat@plt+0x39c4>
  4068ec:	ldr	x8, [sp, #48]
  4068f0:	str	wzr, [x8]
  4068f4:	b	406ce4 <readlinkat@plt+0x3db4>
  4068f8:	mov	w8, #0x2                   	// #2
  4068fc:	ldr	x9, [sp, #56]
  406900:	str	w8, [x9]
  406904:	b	406ce4 <readlinkat@plt+0x3db4>
  406908:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40690c:	add	x8, x8, #0xb45
  406910:	mov	w9, #0x1                   	// #1
  406914:	strb	w9, [x8]
  406918:	b	406ce4 <readlinkat@plt+0x3db4>
  40691c:	ldur	x8, [x29, #-64]
  406920:	ldr	x0, [x8]
  406924:	bl	474998 <renameat2@@Base+0x1100>
  406928:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40692c:	add	x8, x8, #0xa30
  406930:	str	x0, [x8]
  406934:	b	406ce4 <readlinkat@plt+0x3db4>
  406938:	ldur	x8, [x29, #-64]
  40693c:	ldr	x0, [x8]
  406940:	mov	w9, wzr
  406944:	and	w1, w9, #0x1
  406948:	adrp	x2, 47a000 <renameat2@@Base+0x6768>
  40694c:	add	x2, x2, #0x662
  406950:	bl	40613c <readlinkat@plt+0x320c>
  406954:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  406958:	add	x8, x8, #0xb20
  40695c:	str	w0, [x8]
  406960:	b	406ce4 <readlinkat@plt+0x3db4>
  406964:	ldur	x8, [x29, #-64]
  406968:	ldr	x0, [x8]
  40696c:	bl	474998 <renameat2@@Base+0x1100>
  406970:	ldur	x8, [x29, #-16]
  406974:	str	x0, [x8]
  406978:	b	406ce4 <readlinkat@plt+0x3db4>
  40697c:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  406980:	add	x8, x8, #0xa20
  406984:	mov	w9, #0x1                   	// #1
  406988:	strb	w9, [x8]
  40698c:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  406990:	add	x8, x8, #0x5f9
  406994:	strb	w9, [x8]
  406998:	b	406ce4 <readlinkat@plt+0x3db4>
  40699c:	mov	w8, #0x1                   	// #1
  4069a0:	ldr	x9, [sp, #64]
  4069a4:	str	w8, [x9]
  4069a8:	b	406ce4 <readlinkat@plt+0x3db4>
  4069ac:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4069b0:	add	x8, x8, #0xb00
  4069b4:	mov	w9, #0x1                   	// #1
  4069b8:	strb	w9, [x8]
  4069bc:	b	406ce4 <readlinkat@plt+0x3db4>
  4069c0:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4069c4:	add	x8, x8, #0xa79
  4069c8:	mov	w9, #0x1                   	// #1
  4069cc:	strb	w9, [x8]
  4069d0:	b	406ce4 <readlinkat@plt+0x3db4>
  4069d4:	mov	w8, #0x5                   	// #5
  4069d8:	ldr	x9, [sp, #56]
  4069dc:	str	w8, [x9]
  4069e0:	b	406ce4 <readlinkat@plt+0x3db4>
  4069e4:	bl	417710 <readlinkat@plt+0x147e0>
  4069e8:	mov	w8, wzr
  4069ec:	mov	w0, w8
  4069f0:	bl	4027a0 <exit@plt>
  4069f4:	ldur	x8, [x29, #-64]
  4069f8:	ldr	x9, [x8]
  4069fc:	adrp	x10, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  406a00:	add	x10, x10, #0x5b0
  406a04:	str	x9, [x10]
  406a08:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  406a0c:	add	x9, x9, #0x5b8
  406a10:	adrp	x10, 47a000 <renameat2@@Base+0x6768>
  406a14:	add	x10, x10, #0x66e
  406a18:	str	x10, [x9]
  406a1c:	b	406ce4 <readlinkat@plt+0x3db4>
  406a20:	ldur	x8, [x29, #-64]
  406a24:	ldr	x0, [x8]
  406a28:	mov	w9, #0x1                   	// #1
  406a2c:	and	w1, w9, #0x1
  406a30:	adrp	x2, 47a000 <renameat2@@Base+0x6768>
  406a34:	add	x2, x2, #0x68d
  406a38:	bl	40613c <readlinkat@plt+0x320c>
  406a3c:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  406a40:	add	x8, x8, #0xa4c
  406a44:	str	w0, [x8]
  406a48:	b	406ce4 <readlinkat@plt+0x3db4>
  406a4c:	ldur	x8, [x29, #-64]
  406a50:	ldr	x9, [x8]
  406a54:	ldrb	w10, [x9]
  406a58:	cbnz	w10, 406a68 <readlinkat@plt+0x3b38>
  406a5c:	adrp	x0, 47a000 <renameat2@@Base+0x6768>
  406a60:	add	x0, x0, #0x69e
  406a64:	bl	4144f8 <readlinkat@plt+0x115c8>
  406a68:	ldur	x8, [x29, #-64]
  406a6c:	ldr	x0, [x8]
  406a70:	bl	474998 <renameat2@@Base+0x1100>
  406a74:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  406a78:	add	x8, x8, #0xb08
  406a7c:	str	x0, [x8]
  406a80:	b	406ce4 <readlinkat@plt+0x3db4>
  406a84:	ldur	x8, [x29, #-64]
  406a88:	ldr	x9, [x8]
  406a8c:	ldrb	w10, [x9]
  406a90:	cbnz	w10, 406aa0 <readlinkat@plt+0x3b70>
  406a94:	adrp	x0, 47a000 <renameat2@@Base+0x6768>
  406a98:	add	x0, x0, #0x6be
  406a9c:	bl	4144f8 <readlinkat@plt+0x115c8>
  406aa0:	ldur	x8, [x29, #-64]
  406aa4:	ldr	x0, [x8]
  406aa8:	bl	474998 <renameat2@@Base+0x1100>
  406aac:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  406ab0:	add	x8, x8, #0xa38
  406ab4:	str	x0, [x8]
  406ab8:	b	406ce4 <readlinkat@plt+0x3db4>
  406abc:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  406ac0:	add	x8, x8, #0xa78
  406ac4:	mov	w9, #0x1                   	// #1
  406ac8:	strb	w9, [x8]
  406acc:	b	406ce4 <readlinkat@plt+0x3db4>
  406ad0:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  406ad4:	add	x8, x8, #0xa59
  406ad8:	mov	w9, #0x1                   	// #1
  406adc:	strb	w9, [x8]
  406ae0:	b	406ce4 <readlinkat@plt+0x3db4>
  406ae4:	mov	w8, #0x2                   	// #2
  406ae8:	ldr	x9, [sp, #64]
  406aec:	str	w8, [x9]
  406af0:	b	406ce4 <readlinkat@plt+0x3db4>
  406af4:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  406af8:	add	x8, x8, #0xb44
  406afc:	mov	w9, #0x1                   	// #1
  406b00:	strb	w9, [x8]
  406b04:	b	406ce4 <readlinkat@plt+0x3db4>
  406b08:	adrp	x8, 490000 <renameat2@@Base+0x1c768>
  406b0c:	add	x8, x8, #0x548
  406b10:	ldr	x0, [x8]
  406b14:	mov	w9, wzr
  406b18:	mov	w1, w9
  406b1c:	bl	408a50 <readlinkat@plt+0x5b20>
  406b20:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  406b24:	add	x8, x8, #0x5a8
  406b28:	mov	w9, #0x1                   	// #1
  406b2c:	strb	w9, [x8]
  406b30:	b	406ce4 <readlinkat@plt+0x3db4>
  406b34:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  406b38:	add	x8, x8, #0x5a8
  406b3c:	mov	w9, #0x0                   	// #0
  406b40:	strb	w9, [x8]
  406b44:	b	406ce4 <readlinkat@plt+0x3db4>
  406b48:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  406b4c:	add	x8, x8, #0xb01
  406b50:	mov	w9, #0x1                   	// #1
  406b54:	strb	w9, [x8]
  406b58:	b	406ce4 <readlinkat@plt+0x3db4>
  406b5c:	ldur	x8, [x29, #-64]
  406b60:	ldr	x0, [x8]
  406b64:	adrp	x1, 47f000 <renameat2@@Base+0xb768>
  406b68:	add	x1, x1, #0x158
  406b6c:	mov	x9, xzr
  406b70:	mov	x2, x9
  406b74:	mov	x3, x9
  406b78:	bl	41a4cc <readlinkat@plt+0x1759c>
  406b7c:	stur	w0, [x29, #-8]
  406b80:	ldur	w10, [x29, #-8]
  406b84:	cmp	w10, #0x0
  406b88:	cset	w10, ge  // ge = tcont
  406b8c:	tbnz	w10, #0, 406bb8 <readlinkat@plt+0x3c88>
  406b90:	ldur	x8, [x29, #-64]
  406b94:	ldr	x1, [x8]
  406b98:	ldursw	x2, [x29, #-8]
  406b9c:	adrp	x0, 47a000 <renameat2@@Base+0x6768>
  406ba0:	add	x0, x0, #0x6d5
  406ba4:	bl	41a620 <readlinkat@plt+0x176f0>
  406ba8:	ldur	x8, [x29, #-56]
  406bac:	ldr	x0, [x8]
  406bb0:	mov	w1, #0x2                   	// #2
  406bb4:	bl	408a50 <readlinkat@plt+0x5b20>
  406bb8:	ldur	w1, [x29, #-8]
  406bbc:	mov	x8, xzr
  406bc0:	mov	x0, x8
  406bc4:	bl	471758 <readlinkat@plt+0x6e828>
  406bc8:	b	406ce4 <readlinkat@plt+0x3db4>
  406bcc:	ldur	x8, [x29, #-64]
  406bd0:	ldr	x0, [x8]
  406bd4:	adrp	x1, 47b000 <renameat2@@Base+0x7768>
  406bd8:	add	x1, x1, #0x588
  406bdc:	bl	402bb0 <strcmp@plt>
  406be0:	cbnz	w0, 406bf8 <readlinkat@plt+0x3cc8>
  406be4:	mov	w8, #0x4                   	// #4
  406be8:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  406bec:	add	x9, x9, #0x618
  406bf0:	str	w8, [x9]
  406bf4:	b	406c34 <readlinkat@plt+0x3d04>
  406bf8:	ldur	x8, [x29, #-64]
  406bfc:	ldr	x0, [x8]
  406c00:	adrp	x1, 47a000 <renameat2@@Base+0x6768>
  406c04:	add	x1, x1, #0x6e3
  406c08:	bl	402bb0 <strcmp@plt>
  406c0c:	cbnz	w0, 406c24 <readlinkat@plt+0x3cf4>
  406c10:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  406c14:	add	x8, x8, #0x618
  406c18:	mov	w9, #0x5                   	// #5
  406c1c:	str	w9, [x8]
  406c20:	b	406c34 <readlinkat@plt+0x3d04>
  406c24:	ldur	x8, [x29, #-56]
  406c28:	ldr	x0, [x8]
  406c2c:	mov	w1, #0x2                   	// #2
  406c30:	bl	408a50 <readlinkat@plt+0x5b20>
  406c34:	b	406ce4 <readlinkat@plt+0x3db4>
  406c38:	ldur	x8, [x29, #-64]
  406c3c:	ldr	x0, [x8]
  406c40:	adrp	x1, 47a000 <renameat2@@Base+0x6768>
  406c44:	add	x1, x1, #0x6eb
  406c48:	bl	402bb0 <strcmp@plt>
  406c4c:	cbnz	w0, 406c5c <readlinkat@plt+0x3d2c>
  406c50:	ldr	x8, [sp, #72]
  406c54:	str	wzr, [x8]
  406c58:	b	406cbc <readlinkat@plt+0x3d8c>
  406c5c:	ldur	x8, [x29, #-64]
  406c60:	ldr	x0, [x8]
  406c64:	adrp	x1, 47a000 <renameat2@@Base+0x6768>
  406c68:	add	x1, x1, #0x6f2
  406c6c:	bl	402bb0 <strcmp@plt>
  406c70:	cbnz	w0, 406c84 <readlinkat@plt+0x3d54>
  406c74:	mov	w8, #0x1                   	// #1
  406c78:	ldr	x9, [sp, #72]
  406c7c:	str	w8, [x9]
  406c80:	b	406cbc <readlinkat@plt+0x3d8c>
  406c84:	ldur	x8, [x29, #-64]
  406c88:	ldr	x0, [x8]
  406c8c:	adrp	x1, 47a000 <renameat2@@Base+0x6768>
  406c90:	add	x1, x1, #0x6f7
  406c94:	bl	402bb0 <strcmp@plt>
  406c98:	cbnz	w0, 406cac <readlinkat@plt+0x3d7c>
  406c9c:	mov	w8, #0x2                   	// #2
  406ca0:	ldr	x9, [sp, #72]
  406ca4:	str	w8, [x9]
  406ca8:	b	406cbc <readlinkat@plt+0x3d8c>
  406cac:	ldur	x8, [x29, #-56]
  406cb0:	ldr	x0, [x8]
  406cb4:	mov	w1, #0x2                   	// #2
  406cb8:	bl	408a50 <readlinkat@plt+0x5b20>
  406cbc:	b	406ce4 <readlinkat@plt+0x3db4>
  406cc0:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  406cc4:	add	x8, x8, #0xb24
  406cc8:	mov	w9, #0x1                   	// #1
  406ccc:	strb	w9, [x8]
  406cd0:	b	406ce4 <readlinkat@plt+0x3db4>
  406cd4:	ldur	x8, [x29, #-56]
  406cd8:	ldr	x0, [x8]
  406cdc:	mov	w1, #0x2                   	// #2
  406ce0:	bl	408a50 <readlinkat@plt+0x5b20>
  406ce4:	b	406484 <readlinkat@plt+0x3554>
  406ce8:	ldur	x8, [x29, #-32]
  406cec:	ldr	w9, [x8]
  406cf0:	ldur	x10, [x29, #-40]
  406cf4:	ldr	w11, [x10]
  406cf8:	cmp	w9, w11
  406cfc:	b.ge	406e40 <readlinkat@plt+0x3f10>  // b.tcont
  406d00:	ldur	x8, [x29, #-48]
  406d04:	ldr	x9, [x8]
  406d08:	ldur	x10, [x29, #-32]
  406d0c:	ldrsw	x11, [x10]
  406d10:	mov	w12, w11
  406d14:	add	w12, w12, #0x1
  406d18:	str	w12, [x10]
  406d1c:	mov	x13, #0x8                   	// #8
  406d20:	mul	x11, x13, x11
  406d24:	add	x9, x9, x11
  406d28:	ldr	x0, [x9]
  406d2c:	bl	474998 <renameat2@@Base+0x1100>
  406d30:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  406d34:	add	x8, x8, #0xb18
  406d38:	str	x0, [x8]
  406d3c:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  406d40:	add	x8, x8, #0x608
  406d44:	mov	w12, #0x1                   	// #1
  406d48:	strb	w12, [x8]
  406d4c:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  406d50:	add	x8, x8, #0xb40
  406d54:	mov	w12, #0xffffffff            	// #-1
  406d58:	str	w12, [x8]
  406d5c:	ldur	x8, [x29, #-32]
  406d60:	ldr	w12, [x8]
  406d64:	ldur	x9, [x29, #-40]
  406d68:	ldr	w14, [x9]
  406d6c:	cmp	w12, w14
  406d70:	b.ge	406e40 <readlinkat@plt+0x3f10>  // b.tcont
  406d74:	ldur	x8, [x29, #-48]
  406d78:	ldr	x9, [x8]
  406d7c:	ldur	x10, [x29, #-32]
  406d80:	ldrsw	x11, [x10]
  406d84:	mov	w12, w11
  406d88:	add	w12, w12, #0x1
  406d8c:	str	w12, [x10]
  406d90:	mov	x13, #0x8                   	// #8
  406d94:	mul	x11, x13, x11
  406d98:	add	x9, x9, x11
  406d9c:	ldr	x0, [x9]
  406da0:	bl	474998 <renameat2@@Base+0x1100>
  406da4:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  406da8:	add	x8, x8, #0x5d8
  406dac:	str	x0, [x8]
  406db0:	ldur	x8, [x29, #-32]
  406db4:	ldr	w12, [x8]
  406db8:	ldur	x9, [x29, #-40]
  406dbc:	ldr	w14, [x9]
  406dc0:	cmp	w12, w14
  406dc4:	b.ge	406e40 <readlinkat@plt+0x3f10>  // b.tcont
  406dc8:	ldur	x8, [x29, #-56]
  406dcc:	ldr	x0, [x8]
  406dd0:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  406dd4:	add	x9, x9, #0x8c0
  406dd8:	ldr	x2, [x9]
  406ddc:	ldur	x9, [x29, #-48]
  406de0:	ldr	x10, [x9]
  406de4:	ldur	x11, [x29, #-32]
  406de8:	ldrsw	x12, [x11]
  406dec:	mov	x13, #0x8                   	// #8
  406df0:	mul	x12, x13, x12
  406df4:	add	x10, x10, x12
  406df8:	ldr	x10, [x10]
  406dfc:	str	x0, [sp, #24]
  406e00:	mov	x0, x10
  406e04:	str	x2, [sp, #16]
  406e08:	bl	473254 <readlinkat@plt+0x70324>
  406e0c:	ldr	x8, [sp, #24]
  406e10:	str	x0, [sp, #8]
  406e14:	mov	x0, x8
  406e18:	adrp	x1, 47a000 <renameat2@@Base+0x6768>
  406e1c:	add	x1, x1, #0x6fc
  406e20:	ldr	x2, [sp, #16]
  406e24:	ldr	x3, [sp, #8]
  406e28:	bl	402ef0 <fprintf@plt>
  406e2c:	ldur	x8, [x29, #-56]
  406e30:	ldr	x9, [x8]
  406e34:	mov	x0, x9
  406e38:	mov	w1, #0x2                   	// #2
  406e3c:	bl	408a50 <readlinkat@plt+0x5b20>
  406e40:	ldp	x29, x30, [sp, #144]
  406e44:	add	sp, sp, #0xa0
  406e48:	ret
  406e4c:	sub	sp, sp, #0x10
  406e50:	mov	x8, xzr
  406e54:	mov	w9, #0x1                   	// #1
  406e58:	str	x0, [sp, #8]
  406e5c:	ldr	x10, [sp, #8]
  406e60:	str	x8, [x10]
  406e64:	ldr	x8, [sp, #8]
  406e68:	strb	w9, [x8, #8]
  406e6c:	ldr	x8, [sp, #8]
  406e70:	strb	w9, [x8, #9]
  406e74:	add	sp, sp, #0x10
  406e78:	ret
  406e7c:	sub	sp, sp, #0x40
  406e80:	stp	x29, x30, [sp, #48]
  406e84:	add	x29, sp, #0x30
  406e88:	adrp	x1, 47b000 <renameat2@@Base+0x7768>
  406e8c:	add	x1, x1, #0x474
  406e90:	stur	x0, [x29, #-16]
  406e94:	ldur	x0, [x29, #-16]
  406e98:	bl	402bb0 <strcmp@plt>
  406e9c:	cbz	w0, 406eb8 <readlinkat@plt+0x3f88>
  406ea0:	ldur	x0, [x29, #-16]
  406ea4:	mov	w8, wzr
  406ea8:	mov	w1, w8
  406eac:	bl	4097a0 <readlinkat@plt+0x6870>
  406eb0:	stur	x0, [x29, #-8]
  406eb4:	b	406f70 <readlinkat@plt+0x4040>
  406eb8:	adrp	x8, 490000 <renameat2@@Base+0x1c768>
  406ebc:	add	x8, x8, #0x548
  406ec0:	ldr	x0, [x8]
  406ec4:	bl	402920 <fileno@plt>
  406ec8:	bl	4027c0 <dup@plt>
  406ecc:	str	w0, [sp, #20]
  406ed0:	ldr	w9, [sp, #20]
  406ed4:	mov	w10, #0xffffffff            	// #-1
  406ed8:	cmp	w9, w10
  406edc:	b.ne	406eec <readlinkat@plt+0x3fbc>  // b.any
  406ee0:	adrp	x0, 47b000 <renameat2@@Base+0x7768>
  406ee4:	add	x0, x0, #0x5ee
  406ee8:	bl	413d88 <readlinkat@plt+0x10e58>
  406eec:	ldr	w0, [sp, #20]
  406ef0:	adrp	x1, 47b000 <renameat2@@Base+0x7768>
  406ef4:	add	x1, x1, #0x612
  406ef8:	bl	402a40 <fdopen@plt>
  406efc:	str	x0, [sp, #24]
  406f00:	ldr	x8, [sp, #24]
  406f04:	cbnz	x8, 406f14 <readlinkat@plt+0x3fe4>
  406f08:	adrp	x0, 47b000 <renameat2@@Base+0x7768>
  406f0c:	add	x0, x0, #0x5ee
  406f10:	bl	413d88 <readlinkat@plt+0x10e58>
  406f14:	adrp	x8, 490000 <renameat2@@Base+0x1c768>
  406f18:	add	x8, x8, #0x530
  406f1c:	ldr	x0, [x8]
  406f20:	bl	402920 <fileno@plt>
  406f24:	adrp	x8, 490000 <renameat2@@Base+0x1c768>
  406f28:	add	x8, x8, #0x548
  406f2c:	ldr	x8, [x8]
  406f30:	str	w0, [sp, #16]
  406f34:	mov	x0, x8
  406f38:	bl	402920 <fileno@plt>
  406f3c:	ldr	w1, [sp, #16]
  406f40:	str	w0, [sp, #12]
  406f44:	mov	w0, w1
  406f48:	ldr	w1, [sp, #12]
  406f4c:	bl	402db0 <dup2@plt>
  406f50:	mov	w9, #0xffffffff            	// #-1
  406f54:	cmp	w0, w9
  406f58:	b.ne	406f68 <readlinkat@plt+0x4038>  // b.any
  406f5c:	adrp	x0, 47b000 <renameat2@@Base+0x7768>
  406f60:	add	x0, x0, #0x614
  406f64:	bl	413d88 <readlinkat@plt+0x10e58>
  406f68:	ldr	x8, [sp, #24]
  406f6c:	stur	x8, [x29, #-8]
  406f70:	ldur	x0, [x29, #-8]
  406f74:	ldp	x29, x30, [sp, #48]
  406f78:	add	sp, sp, #0x40
  406f7c:	ret
  406f80:	sub	sp, sp, #0xe0
  406f84:	stp	x29, x30, [sp, #208]
  406f88:	add	x29, sp, #0xd0
  406f8c:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  406f90:	add	x8, x8, #0x628
  406f94:	mov	x2, #0x38                  	// #56
  406f98:	sub	x9, x29, #0x40
  406f9c:	add	x10, sp, #0x50
  406fa0:	stur	x0, [x29, #-8]
  406fa4:	ldr	x0, [x8]
  406fa8:	str	x8, [sp, #40]
  406fac:	mov	x8, x10
  406fb0:	str	x2, [sp, #32]
  406fb4:	str	x9, [sp, #24]
  406fb8:	str	x10, [sp, #16]
  406fbc:	bl	41f248 <readlinkat@plt+0x1c318>
  406fc0:	ldr	x0, [sp, #24]
  406fc4:	ldr	x1, [sp, #16]
  406fc8:	ldr	x2, [sp, #32]
  406fcc:	bl	402760 <memcpy@plt>
  406fd0:	sub	x0, x29, #0x40
  406fd4:	sub	x1, x29, #0x48
  406fd8:	mov	x8, xzr
  406fdc:	mov	x2, x8
  406fe0:	bl	41f2b8 <readlinkat@plt+0x1c388>
  406fe4:	tbnz	w0, #0, 406fec <readlinkat@plt+0x40bc>
  406fe8:	b	4070e8 <readlinkat@plt+0x41b8>
  406fec:	ldur	x8, [x29, #-72]
  406ff0:	str	x8, [sp, #72]
  406ff4:	add	x1, sp, #0x47
  406ff8:	mov	w9, #0x1                   	// #1
  406ffc:	strb	w9, [sp, #71]
  407000:	ldr	x8, [sp, #72]
  407004:	add	x8, x8, #0x8
  407008:	str	x8, [sp, #56]
  40700c:	ldr	x8, [sp, #72]
  407010:	ldr	x0, [x8]
  407014:	ldr	x2, [sp, #56]
  407018:	ldr	x8, [sp, #72]
  40701c:	ldr	x3, [x8, #136]
  407020:	ldr	x8, [sp, #72]
  407024:	ldr	w4, [x8, #144]
  407028:	ldr	x8, [sp, #72]
  40702c:	ldrb	w9, [x8, #148]
  407030:	and	w5, w9, #0x1
  407034:	bl	4099d4 <readlinkat@plt+0x6aa4>
  407038:	ldr	x8, [sp, #72]
  40703c:	ldr	x8, [x8, #136]
  407040:	cbz	x8, 40705c <readlinkat@plt+0x412c>
  407044:	ldrb	w8, [sp, #71]
  407048:	tbnz	w8, #0, 407050 <readlinkat@plt+0x4120>
  40704c:	b	40705c <readlinkat@plt+0x412c>
  407050:	ldr	x8, [sp, #72]
  407054:	ldr	x0, [x8]
  407058:	bl	41249c <readlinkat@plt+0xf56c>
  40705c:	ldur	x8, [x29, #-8]
  407060:	cbz	x8, 4070e4 <readlinkat@plt+0x41b4>
  407064:	ldur	x8, [x29, #-8]
  407068:	ldr	x8, [x8]
  40706c:	ldr	x9, [sp, #56]
  407070:	ldr	x9, [x9]
  407074:	cmp	x8, x9
  407078:	b.ne	4070e4 <readlinkat@plt+0x41b4>  // b.any
  40707c:	ldur	x8, [x29, #-8]
  407080:	ldr	x8, [x8, #8]
  407084:	ldr	x9, [sp, #56]
  407088:	ldr	x9, [x9, #8]
  40708c:	cmp	x8, x9
  407090:	b.ne	4070e4 <readlinkat@plt+0x41b4>  // b.any
  407094:	ldr	x8, [sp, #40]
  407098:	ldr	x0, [x8]
  40709c:	mov	x9, xzr
  4070a0:	mov	x1, x9
  4070a4:	str	x9, [sp, #8]
  4070a8:	bl	41edb4 <readlinkat@plt+0x1be84>
  4070ac:	str	x0, [sp, #48]
  4070b0:	ldr	x8, [sp, #40]
  4070b4:	ldr	x0, [x8]
  4070b8:	ldr	x1, [sp, #8]
  4070bc:	bl	41f1a0 <readlinkat@plt+0x1c270>
  4070c0:	ldur	x8, [x29, #-72]
  4070c4:	ldr	x9, [sp, #48]
  4070c8:	cmp	x8, x9
  4070cc:	b.ne	4070d4 <readlinkat@plt+0x41a4>  // b.any
  4070d0:	b	4070d8 <readlinkat@plt+0x41a8>
  4070d4:	b	407094 <readlinkat@plt+0x4164>
  4070d8:	sub	x0, x29, #0x40
  4070dc:	bl	41f2fc <readlinkat@plt+0x1c3cc>
  4070e0:	b	4070fc <readlinkat@plt+0x41cc>
  4070e4:	b	406fd0 <readlinkat@plt+0x40a0>
  4070e8:	sub	x0, x29, #0x40
  4070ec:	bl	41f2fc <readlinkat@plt+0x1c3cc>
  4070f0:	ldr	x8, [sp, #40]
  4070f4:	ldr	x0, [x8]
  4070f8:	bl	409ac8 <readlinkat@plt+0x6b98>
  4070fc:	ldp	x29, x30, [sp, #208]
  407100:	add	sp, sp, #0xe0
  407104:	ret
  407108:	sub	sp, sp, #0x20
  40710c:	stp	x29, x30, [sp, #16]
  407110:	add	x29, sp, #0x10
  407114:	str	x0, [sp, #8]
  407118:	str	x1, [sp]
  40711c:	ldr	x8, [sp]
  407120:	ldrb	w9, [x8]
  407124:	tbnz	w9, #0, 40712c <readlinkat@plt+0x41fc>
  407128:	b	407140 <readlinkat@plt+0x4210>
  40712c:	ldr	x0, [sp, #8]
  407130:	bl	41249c <readlinkat@plt+0xf56c>
  407134:	ldr	x8, [sp]
  407138:	mov	w9, #0x0                   	// #0
  40713c:	strb	w9, [x8]
  407140:	ldp	x29, x30, [sp, #16]
  407144:	add	sp, sp, #0x20
  407148:	ret
  40714c:	sub	sp, sp, #0x130
  407150:	stp	x29, x30, [sp, #272]
  407154:	str	x28, [sp, #288]
  407158:	add	x29, sp, #0x110
  40715c:	sub	x8, x29, #0x28
  407160:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  407164:	add	x9, x9, #0xb38
  407168:	adrp	x10, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40716c:	add	x10, x10, #0xa18
  407170:	adrp	x11, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  407174:	add	x11, x11, #0xb58
  407178:	str	x0, [x8, #24]
  40717c:	str	x8, [sp, #88]
  407180:	str	x9, [sp, #80]
  407184:	str	x10, [sp, #72]
  407188:	str	x11, [sp, #64]
  40718c:	bl	4102e4 <readlinkat@plt+0xd3b4>
  407190:	ldr	x8, [sp, #80]
  407194:	ldr	x9, [x8]
  407198:	add	x9, x0, x9
  40719c:	ldr	x10, [sp, #88]
  4071a0:	str	x9, [x10, #16]
  4071a4:	bl	4102f4 <readlinkat@plt+0xd3c4>
  4071a8:	ldr	x8, [sp, #88]
  4071ac:	str	x0, [x8]
  4071b0:	bl	410334 <readlinkat@plt+0xd404>
  4071b4:	stur	x0, [x29, #-48]
  4071b8:	bl	410344 <readlinkat@plt+0xd414>
  4071bc:	stur	x0, [x29, #-56]
  4071c0:	ldur	x8, [x29, #-48]
  4071c4:	ldur	x9, [x29, #-56]
  4071c8:	cmp	x8, x9
  4071cc:	b.ge	4071dc <readlinkat@plt+0x42ac>  // b.tcont
  4071d0:	ldur	x8, [x29, #-56]
  4071d4:	str	x8, [sp, #56]
  4071d8:	b	4071e4 <readlinkat@plt+0x42b4>
  4071dc:	ldur	x8, [x29, #-48]
  4071e0:	str	x8, [sp, #56]
  4071e4:	ldr	x8, [sp, #56]
  4071e8:	stur	x8, [x29, #-64]
  4071ec:	ldr	x8, [sp, #88]
  4071f0:	ldr	x9, [x8, #24]
  4071f4:	ldur	x10, [x29, #-48]
  4071f8:	add	x9, x9, x10
  4071fc:	ldur	x10, [x29, #-64]
  407200:	subs	x9, x9, x10
  407204:	stur	x9, [x29, #-72]
  407208:	ldr	x9, [x8, #24]
  40720c:	ldur	x10, [x29, #-56]
  407210:	add	x9, x9, x10
  407214:	ldur	x10, [x29, #-64]
  407218:	subs	x9, x9, x10
  40721c:	stur	x9, [x29, #-80]
  407220:	ldr	x9, [sp, #72]
  407224:	ldr	x10, [x9]
  407228:	ldr	x11, [x8]
  40722c:	ldur	x12, [x29, #-80]
  407230:	subs	x11, x11, x12
  407234:	subs	x10, x10, x11
  407238:	add	x10, x10, #0x1
  40723c:	stur	x10, [x29, #-88]
  407240:	ldr	x10, [sp, #64]
  407244:	ldr	x11, [x10]
  407248:	add	x11, x11, #0x1
  40724c:	stur	x11, [x29, #-96]
  407250:	ldur	x11, [x29, #-88]
  407254:	ldr	x12, [x8, #16]
  407258:	subs	x11, x11, x12
  40725c:	stur	x11, [x29, #-104]
  407260:	ldr	x11, [x8, #16]
  407264:	ldur	x12, [x29, #-96]
  407268:	subs	x11, x11, x12
  40726c:	stur	x11, [x29, #-112]
  407270:	ldur	x11, [x29, #-104]
  407274:	ldur	x12, [x29, #-112]
  407278:	cmp	x11, x12
  40727c:	b.le	40728c <readlinkat@plt+0x435c>
  407280:	ldur	x8, [x29, #-104]
  407284:	str	x8, [sp, #48]
  407288:	b	407294 <readlinkat@plt+0x4364>
  40728c:	ldur	x8, [x29, #-112]
  407290:	str	x8, [sp, #48]
  407294:	ldr	x8, [sp, #48]
  407298:	stur	x8, [x29, #-120]
  40729c:	ldr	x8, [sp, #88]
  4072a0:	ldr	x9, [x8]
  4072a4:	cbnz	x9, 4072b8 <readlinkat@plt+0x4388>
  4072a8:	ldr	x8, [sp, #88]
  4072ac:	ldr	x9, [x8, #16]
  4072b0:	str	x9, [x8, #32]
  4072b4:	b	4076c4 <readlinkat@plt+0x4794>
  4072b8:	ldr	x8, [sp, #88]
  4072bc:	ldr	x9, [x8, #16]
  4072c0:	ldur	x10, [x29, #-112]
  4072c4:	cmp	x9, x10
  4072c8:	b.gt	4072dc <readlinkat@plt+0x43ac>
  4072cc:	ldr	x8, [sp, #88]
  4072d0:	ldr	x9, [x8, #16]
  4072d4:	subs	x9, x9, #0x1
  4072d8:	stur	x9, [x29, #-112]
  4072dc:	ldur	x8, [x29, #-72]
  4072e0:	cmp	x8, #0x0
  4072e4:	cset	w9, ge  // ge = tcont
  4072e8:	tbnz	w9, #0, 4073d8 <readlinkat@plt+0x44a8>
  4072ec:	bl	4102e4 <readlinkat@plt+0xd3b4>
  4072f0:	cmp	x0, #0x1
  4072f4:	b.gt	4073d8 <readlinkat@plt+0x44a8>
  4072f8:	ldur	x8, [x29, #-80]
  4072fc:	cmp	x8, #0x0
  407300:	cset	w9, ge  // ge = tcont
  407304:	tbnz	w9, #0, 407340 <readlinkat@plt+0x4410>
  407308:	ldr	x8, [sp, #88]
  40730c:	ldr	x9, [x8]
  407310:	ldr	x10, [sp, #72]
  407314:	ldr	x11, [x10]
  407318:	cmp	x9, x11
  40731c:	b.ne	407334 <readlinkat@plt+0x4404>  // b.any
  407320:	ldur	x8, [x29, #-48]
  407324:	ldr	x9, [sp, #64]
  407328:	ldr	x10, [x9]
  40732c:	cmp	x8, x10
  407330:	b.ge	407340 <readlinkat@plt+0x4410>  // b.tcont
  407334:	ldr	x8, [sp, #88]
  407338:	str	xzr, [x8, #32]
  40733c:	b	4076c4 <readlinkat@plt+0x4794>
  407340:	ldr	x8, [sp, #88]
  407344:	ldr	x9, [x8, #16]
  407348:	mov	x10, #0x1                   	// #1
  40734c:	subs	x9, x10, x9
  407350:	str	x9, [x8, #8]
  407354:	ldr	x9, [sp, #64]
  407358:	ldr	x10, [x9]
  40735c:	ldur	x11, [x29, #-48]
  407360:	cmp	x10, x11
  407364:	b.gt	4073cc <readlinkat@plt+0x449c>
  407368:	ldr	x8, [sp, #88]
  40736c:	ldr	x9, [x8, #8]
  407370:	ldur	x10, [x29, #-104]
  407374:	cmp	x9, x10
  407378:	b.gt	4073cc <readlinkat@plt+0x449c>
  40737c:	ldr	x8, [sp, #88]
  407380:	ldr	x0, [x8, #16]
  407384:	ldr	x1, [x8, #8]
  407388:	ldur	x3, [x29, #-80]
  40738c:	mov	x9, xzr
  407390:	mov	x2, x9
  407394:	bl	408b04 <readlinkat@plt+0x5bd4>
  407398:	tbnz	w0, #0, 4073a0 <readlinkat@plt+0x4470>
  40739c:	b	4073cc <readlinkat@plt+0x449c>
  4073a0:	ldr	x8, [sp, #88]
  4073a4:	ldr	x9, [x8, #8]
  4073a8:	ldr	x10, [sp, #80]
  4073ac:	ldr	x11, [x10]
  4073b0:	add	x9, x11, x9
  4073b4:	str	x9, [x10]
  4073b8:	ldr	x9, [x8, #16]
  4073bc:	ldr	x11, [x8, #8]
  4073c0:	add	x9, x9, x11
  4073c4:	str	x9, [x8, #32]
  4073c8:	b	4076c4 <readlinkat@plt+0x4794>
  4073cc:	ldr	x8, [sp, #88]
  4073d0:	str	xzr, [x8, #32]
  4073d4:	b	4076c4 <readlinkat@plt+0x4794>
  4073d8:	ldur	x8, [x29, #-72]
  4073dc:	cmp	x8, #0x0
  4073e0:	cset	w9, ge  // ge = tcont
  4073e4:	tbnz	w9, #0, 4073ec <readlinkat@plt+0x44bc>
  4073e8:	stur	xzr, [x29, #-72]
  4073ec:	ldur	x8, [x29, #-80]
  4073f0:	cmp	x8, #0x0
  4073f4:	cset	w9, ge  // ge = tcont
  4073f8:	tbnz	w9, #0, 407490 <readlinkat@plt+0x4560>
  4073fc:	ldr	x8, [sp, #88]
  407400:	ldr	x9, [x8, #16]
  407404:	ldr	x10, [sp, #72]
  407408:	ldr	x11, [x10]
  40740c:	ldr	x12, [x8]
  407410:	subs	x11, x11, x12
  407414:	add	x11, x11, #0x1
  407418:	subs	x9, x9, x11
  40741c:	str	x9, [x8, #8]
  407420:	ldr	x9, [x8, #8]
  407424:	ldur	x11, [x29, #-112]
  407428:	cmp	x9, x11
  40742c:	b.gt	407484 <readlinkat@plt+0x4554>
  407430:	ldr	x8, [sp, #88]
  407434:	ldr	x0, [x8, #16]
  407438:	ldr	x9, [x8, #8]
  40743c:	mov	x10, xzr
  407440:	subs	x1, x10, x9
  407444:	ldur	x2, [x29, #-72]
  407448:	mov	x3, x10
  40744c:	bl	408b04 <readlinkat@plt+0x5bd4>
  407450:	tbnz	w0, #0, 407458 <readlinkat@plt+0x4528>
  407454:	b	407484 <readlinkat@plt+0x4554>
  407458:	ldr	x8, [sp, #88]
  40745c:	ldr	x9, [x8, #8]
  407460:	ldr	x10, [sp, #80]
  407464:	ldr	x11, [x10]
  407468:	subs	x9, x11, x9
  40746c:	str	x9, [x10]
  407470:	ldr	x9, [x8, #16]
  407474:	ldr	x11, [x8, #8]
  407478:	subs	x9, x9, x11
  40747c:	str	x9, [x8, #32]
  407480:	b	4076c4 <readlinkat@plt+0x4794>
  407484:	ldr	x8, [sp, #88]
  407488:	str	xzr, [x8, #32]
  40748c:	b	4076c4 <readlinkat@plt+0x4794>
  407490:	ldur	x8, [x29, #-104]
  407494:	cmp	x8, #0x0
  407498:	cset	w9, ge  // ge = tcont
  40749c:	tbnz	w9, #0, 4074b8 <readlinkat@plt+0x4588>
  4074a0:	ldr	x8, [sp, #88]
  4074a4:	ldr	x9, [x8, #16]
  4074a8:	ldur	x10, [x29, #-88]
  4074ac:	subs	x9, x9, x10
  4074b0:	str	x9, [sp, #40]
  4074b4:	b	4074f0 <readlinkat@plt+0x45c0>
  4074b8:	ldur	x8, [x29, #-112]
  4074bc:	cmp	x8, #0x0
  4074c0:	cset	w9, ge  // ge = tcont
  4074c4:	tbnz	w9, #0, 4074e0 <readlinkat@plt+0x45b0>
  4074c8:	ldr	x8, [sp, #88]
  4074cc:	ldr	x9, [x8, #16]
  4074d0:	ldur	x10, [x29, #-96]
  4074d4:	subs	x9, x9, x10
  4074d8:	str	x9, [sp, #32]
  4074dc:	b	4074e8 <readlinkat@plt+0x45b8>
  4074e0:	mov	x8, xzr
  4074e4:	str	x8, [sp, #32]
  4074e8:	ldr	x8, [sp, #32]
  4074ec:	str	x8, [sp, #40]
  4074f0:	ldr	x8, [sp, #40]
  4074f4:	stur	x8, [x29, #-128]
  4074f8:	ldur	x8, [x29, #-128]
  4074fc:	ldr	x9, [sp, #88]
  407500:	str	x8, [x9, #8]
  407504:	ldr	x8, [sp, #88]
  407508:	ldr	x9, [x8, #8]
  40750c:	ldur	x10, [x29, #-120]
  407510:	cmp	x9, x10
  407514:	b.gt	4076bc <readlinkat@plt+0x478c>
  407518:	ldr	x8, [sp, #88]
  40751c:	ldr	x9, [x8, #8]
  407520:	ldur	x10, [x29, #-104]
  407524:	cmp	x9, x10
  407528:	b.gt	4075dc <readlinkat@plt+0x46ac>
  40752c:	ldr	x8, [sp, #88]
  407530:	ldr	x0, [x8, #16]
  407534:	ldr	x1, [x8, #8]
  407538:	ldur	x2, [x29, #-72]
  40753c:	ldur	x3, [x29, #-80]
  407540:	bl	408b04 <readlinkat@plt+0x5bd4>
  407544:	tbnz	w0, #0, 40754c <readlinkat@plt+0x461c>
  407548:	b	4075dc <readlinkat@plt+0x46ac>
  40754c:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  407550:	add	x8, x8, #0xa4c
  407554:	ldr	w9, [x8]
  407558:	and	w9, w9, #0x1
  40755c:	cbz	w9, 4075b0 <readlinkat@plt+0x4680>
  407560:	ldr	x8, [sp, #80]
  407564:	ldr	x1, [x8]
  407568:	add	x0, sp, #0x79
  40756c:	bl	415f48 <readlinkat@plt+0x13018>
  407570:	ldr	x8, [sp, #80]
  407574:	ldr	x9, [x8]
  407578:	ldr	x10, [sp, #88]
  40757c:	ldr	x11, [x10, #8]
  407580:	add	x1, x9, x11
  407584:	add	x9, sp, #0x62
  407588:	str	x0, [sp, #24]
  40758c:	mov	x0, x9
  407590:	bl	415f48 <readlinkat@plt+0x13018>
  407594:	adrp	x8, 47b000 <renameat2@@Base+0x7768>
  407598:	add	x8, x8, #0x425
  40759c:	str	x0, [sp, #16]
  4075a0:	mov	x0, x8
  4075a4:	ldr	x1, [sp, #24]
  4075a8:	ldr	x2, [sp, #16]
  4075ac:	bl	41460c <readlinkat@plt+0x116dc>
  4075b0:	ldr	x8, [sp, #88]
  4075b4:	ldr	x9, [x8, #8]
  4075b8:	ldr	x10, [sp, #80]
  4075bc:	ldr	x11, [x10]
  4075c0:	add	x9, x11, x9
  4075c4:	str	x9, [x10]
  4075c8:	ldr	x9, [x8, #16]
  4075cc:	ldr	x11, [x8, #8]
  4075d0:	add	x9, x9, x11
  4075d4:	str	x9, [x8, #32]
  4075d8:	b	4076c4 <readlinkat@plt+0x4794>
  4075dc:	ldr	x8, [sp, #88]
  4075e0:	ldr	x9, [x8, #8]
  4075e4:	ldur	x10, [x29, #-112]
  4075e8:	cmp	x9, x10
  4075ec:	b.gt	4076a8 <readlinkat@plt+0x4778>
  4075f0:	ldr	x8, [sp, #88]
  4075f4:	ldr	x0, [x8, #16]
  4075f8:	ldr	x9, [x8, #8]
  4075fc:	mov	x10, xzr
  407600:	subs	x1, x10, x9
  407604:	ldur	x2, [x29, #-72]
  407608:	ldur	x3, [x29, #-80]
  40760c:	bl	408b04 <readlinkat@plt+0x5bd4>
  407610:	tbnz	w0, #0, 407618 <readlinkat@plt+0x46e8>
  407614:	b	4076a8 <readlinkat@plt+0x4778>
  407618:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40761c:	add	x8, x8, #0xa4c
  407620:	ldr	w9, [x8]
  407624:	and	w9, w9, #0x1
  407628:	cbz	w9, 40767c <readlinkat@plt+0x474c>
  40762c:	ldr	x8, [sp, #80]
  407630:	ldr	x1, [x8]
  407634:	add	x0, sp, #0x79
  407638:	bl	415f48 <readlinkat@plt+0x13018>
  40763c:	ldr	x8, [sp, #80]
  407640:	ldr	x9, [x8]
  407644:	ldr	x10, [sp, #88]
  407648:	ldr	x11, [x10, #8]
  40764c:	subs	x1, x9, x11
  407650:	add	x9, sp, #0x62
  407654:	str	x0, [sp, #8]
  407658:	mov	x0, x9
  40765c:	bl	415f48 <readlinkat@plt+0x13018>
  407660:	adrp	x8, 47b000 <renameat2@@Base+0x7768>
  407664:	add	x8, x8, #0x425
  407668:	str	x0, [sp]
  40766c:	mov	x0, x8
  407670:	ldr	x1, [sp, #8]
  407674:	ldr	x2, [sp]
  407678:	bl	41460c <readlinkat@plt+0x116dc>
  40767c:	ldr	x8, [sp, #88]
  407680:	ldr	x9, [x8, #8]
  407684:	ldr	x10, [sp, #80]
  407688:	ldr	x11, [x10]
  40768c:	subs	x9, x11, x9
  407690:	str	x9, [x10]
  407694:	ldr	x9, [x8, #16]
  407698:	ldr	x11, [x8, #8]
  40769c:	subs	x9, x9, x11
  4076a0:	str	x9, [x8, #32]
  4076a4:	b	4076c4 <readlinkat@plt+0x4794>
  4076a8:	ldr	x8, [sp, #88]
  4076ac:	ldr	x9, [x8, #8]
  4076b0:	add	x9, x9, #0x1
  4076b4:	str	x9, [x8, #8]
  4076b8:	b	407504 <readlinkat@plt+0x45d4>
  4076bc:	ldr	x8, [sp, #88]
  4076c0:	str	xzr, [x8, #32]
  4076c4:	ldr	x8, [sp, #88]
  4076c8:	ldr	x0, [x8, #32]
  4076cc:	ldr	x28, [sp, #288]
  4076d0:	ldp	x29, x30, [sp, #272]
  4076d4:	add	sp, sp, #0x130
  4076d8:	ret
  4076dc:	sub	sp, sp, #0xb0
  4076e0:	stp	x29, x30, [sp, #160]
  4076e4:	add	x29, sp, #0xa0
  4076e8:	mov	x8, #0x1                   	// #1
  4076ec:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4076f0:	add	x9, x9, #0x610
  4076f4:	adrp	x10, 47b000 <renameat2@@Base+0x7768>
  4076f8:	add	x10, x10, #0x5a8
  4076fc:	adrp	x11, 47b000 <renameat2@@Base+0x7768>
  407700:	add	x11, x11, #0x5b0
  407704:	adrp	x12, 47b000 <renameat2@@Base+0x7768>
  407708:	add	x12, x12, #0x590
  40770c:	adrp	x13, 47a000 <renameat2@@Base+0x6768>
  407710:	add	x13, x13, #0x1b0
  407714:	add	x13, x13, #0x1
  407718:	adrp	x14, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40771c:	add	x14, x14, #0xb58
  407720:	adrp	x15, 47a000 <renameat2@@Base+0x6768>
  407724:	add	x15, x15, #0x1bd
  407728:	stur	x0, [x29, #-16]
  40772c:	stur	x1, [x29, #-24]
  407730:	stur	x8, [x29, #-32]
  407734:	str	x9, [sp, #72]
  407738:	str	x10, [sp, #64]
  40773c:	str	x11, [sp, #56]
  407740:	str	x12, [sp, #48]
  407744:	str	x13, [sp, #40]
  407748:	str	x14, [sp, #32]
  40774c:	str	x15, [sp, #24]
  407750:	bl	4102f4 <readlinkat@plt+0xd3c4>
  407754:	stur	x0, [x29, #-40]
  407758:	ldur	x8, [x29, #-40]
  40775c:	add	x8, x8, #0x1
  407760:	stur	x8, [x29, #-48]
  407764:	stur	wzr, [x29, #-52]
  407768:	ldr	x8, [sp, #72]
  40776c:	ldr	x9, [x8]
  407770:	stur	x9, [x29, #-64]
  407774:	bl	410324 <readlinkat@plt+0xd3f4>
  407778:	stur	x0, [x29, #-72]
  40777c:	ldur	x8, [x29, #-16]
  407780:	ldr	x8, [x8]
  407784:	str	x8, [sp, #80]
  407788:	ldur	x8, [x29, #-24]
  40778c:	subs	x8, x8, #0x1
  407790:	stur	x8, [x29, #-24]
  407794:	ldur	x0, [x29, #-48]
  407798:	bl	410378 <readlinkat@plt+0xd448>
  40779c:	and	w8, w0, #0xff
  4077a0:	mov	w9, #0x1                   	// #1
  4077a4:	cmp	w8, #0x3d
  4077a8:	str	w9, [sp, #20]
  4077ac:	b.eq	4077c8 <readlinkat@plt+0x4898>  // b.none
  4077b0:	ldur	x0, [x29, #-48]
  4077b4:	bl	410378 <readlinkat@plt+0xd448>
  4077b8:	and	w8, w0, #0xff
  4077bc:	cmp	w8, #0xa
  4077c0:	cset	w8, eq  // eq = none
  4077c4:	str	w8, [sp, #20]
  4077c8:	ldr	w8, [sp, #20]
  4077cc:	tbnz	w8, #0, 4077d4 <readlinkat@plt+0x48a4>
  4077d0:	b	4077e4 <readlinkat@plt+0x48b4>
  4077d4:	ldur	x8, [x29, #-48]
  4077d8:	add	x8, x8, #0x1
  4077dc:	stur	x8, [x29, #-48]
  4077e0:	b	407794 <readlinkat@plt+0x4864>
  4077e4:	ldur	x8, [x29, #-32]
  4077e8:	ldur	x9, [x29, #-40]
  4077ec:	cmp	x8, x9
  4077f0:	b.gt	407cc8 <readlinkat@plt+0x4d98>
  4077f4:	ldur	x0, [x29, #-32]
  4077f8:	bl	410378 <readlinkat@plt+0xd448>
  4077fc:	and	w8, w0, #0xff
  407800:	cmp	w8, #0x2d
  407804:	b.ne	407930 <readlinkat@plt+0x4a00>  // b.any
  407808:	ldur	x8, [x29, #-16]
  40780c:	ldrb	w9, [x8, #8]
  407810:	tbnz	w9, #0, 407818 <readlinkat@plt+0x48e8>
  407814:	b	40781c <readlinkat@plt+0x48ec>
  407818:	b	407830 <readlinkat@plt+0x4900>
  40781c:	ldr	x0, [sp, #48]
  407820:	ldr	x1, [sp, #64]
  407824:	mov	w2, #0x595                 	// #1429
  407828:	ldr	x3, [sp, #56]
  40782c:	bl	402e40 <__assert_fail@plt>
  407830:	ldur	x0, [x29, #-16]
  407834:	ldur	x8, [x29, #-24]
  407838:	ldur	x9, [x29, #-32]
  40783c:	add	x8, x8, x9
  407840:	subs	x1, x8, #0x1
  407844:	bl	408688 <readlinkat@plt+0x5758>
  407848:	tbnz	w0, #0, 40785c <readlinkat@plt+0x492c>
  40784c:	mov	w8, wzr
  407850:	and	w8, w8, #0x1
  407854:	sturb	w8, [x29, #-1]
  407858:	b	407ed0 <readlinkat@plt+0x4fa0>
  40785c:	ldur	x8, [x29, #-64]
  407860:	cbz	x8, 407910 <readlinkat@plt+0x49e0>
  407864:	ldur	w8, [x29, #-52]
  407868:	cbnz	w8, 4078a4 <readlinkat@plt+0x4974>
  40786c:	ldr	x0, [sp, #80]
  407870:	ldur	x8, [x29, #-16]
  407874:	ldrb	w9, [x8, #8]
  407878:	and	w9, w9, #0x1
  40787c:	mov	w1, w9
  407880:	sxtw	x8, w1
  407884:	adrp	x10, 47a000 <renameat2@@Base+0x6768>
  407888:	add	x10, x10, #0x1b0
  40788c:	add	x1, x10, x8
  407890:	ldur	x2, [x29, #-64]
  407894:	bl	402ef0 <fprintf@plt>
  407898:	mov	w9, #0x1                   	// #1
  40789c:	stur	w9, [x29, #-52]
  4078a0:	b	4078dc <readlinkat@plt+0x49ac>
  4078a4:	ldur	w8, [x29, #-52]
  4078a8:	cmp	w8, #0x2
  4078ac:	b.ne	4078dc <readlinkat@plt+0x49ac>  // b.any
  4078b0:	ldur	x8, [x29, #-16]
  4078b4:	ldrb	w9, [x8, #8]
  4078b8:	and	w9, w9, #0x1
  4078bc:	mov	w0, w9
  4078c0:	sxtw	x8, w0
  4078c4:	ldr	x10, [sp, #24]
  4078c8:	add	x0, x10, x8
  4078cc:	ldr	x1, [sp, #80]
  4078d0:	bl	402790 <fputs@plt>
  4078d4:	mov	w9, #0x3                   	// #3
  4078d8:	stur	w9, [x29, #-52]
  4078dc:	ldr	x0, [sp, #80]
  4078e0:	bl	402f20 <ferror@plt>
  4078e4:	cbz	w0, 4078ec <readlinkat@plt+0x49bc>
  4078e8:	bl	41516c <readlinkat@plt+0x1223c>
  4078ec:	ldur	x0, [x29, #-32]
  4078f0:	ldr	x1, [sp, #80]
  4078f4:	bl	4100fc <readlinkat@plt+0xd1cc>
  4078f8:	ldur	x8, [x29, #-16]
  4078fc:	and	w9, w0, #0x1
  407900:	strb	w9, [x8, #8]
  407904:	ldur	x8, [x29, #-16]
  407908:	mov	w9, #0x0                   	// #0
  40790c:	strb	w9, [x8, #9]
  407910:	ldr	x8, [sp, #32]
  407914:	ldr	x9, [x8]
  407918:	add	x9, x9, #0x1
  40791c:	str	x9, [x8]
  407920:	ldur	x9, [x29, #-32]
  407924:	add	x9, x9, #0x1
  407928:	stur	x9, [x29, #-32]
  40792c:	b	407cc4 <readlinkat@plt+0x4d94>
  407930:	ldur	x8, [x29, #-48]
  407934:	ldur	x9, [x29, #-72]
  407938:	cmp	x8, x9
  40793c:	b.le	407944 <readlinkat@plt+0x4a14>
  407940:	b	407cc8 <readlinkat@plt+0x4d98>
  407944:	ldur	x0, [x29, #-48]
  407948:	bl	410378 <readlinkat@plt+0xd448>
  40794c:	and	w8, w0, #0xff
  407950:	cmp	w8, #0x2b
  407954:	b.ne	407a48 <readlinkat@plt+0x4b18>  // b.any
  407958:	ldur	x0, [x29, #-16]
  40795c:	ldur	x8, [x29, #-24]
  407960:	ldur	x9, [x29, #-32]
  407964:	add	x8, x8, x9
  407968:	subs	x1, x8, #0x1
  40796c:	bl	408688 <readlinkat@plt+0x5758>
  407970:	tbnz	w0, #0, 407984 <readlinkat@plt+0x4a54>
  407974:	mov	w8, wzr
  407978:	and	w8, w8, #0x1
  40797c:	sturb	w8, [x29, #-1]
  407980:	b	407ed0 <readlinkat@plt+0x4fa0>
  407984:	ldur	x8, [x29, #-64]
  407988:	cbz	x8, 407a14 <readlinkat@plt+0x4ae4>
  40798c:	ldur	w8, [x29, #-52]
  407990:	cmp	w8, #0x1
  407994:	b.ne	4079c8 <readlinkat@plt+0x4a98>  // b.any
  407998:	ldur	x8, [x29, #-16]
  40799c:	ldrb	w9, [x8, #8]
  4079a0:	and	w9, w9, #0x1
  4079a4:	mov	w0, w9
  4079a8:	sxtw	x8, w0
  4079ac:	ldr	x10, [sp, #24]
  4079b0:	add	x0, x10, x8
  4079b4:	ldr	x1, [sp, #80]
  4079b8:	bl	402790 <fputs@plt>
  4079bc:	mov	w9, #0x3                   	// #3
  4079c0:	stur	w9, [x29, #-52]
  4079c4:	b	407a04 <readlinkat@plt+0x4ad4>
  4079c8:	ldur	w8, [x29, #-52]
  4079cc:	cbnz	w8, 407a04 <readlinkat@plt+0x4ad4>
  4079d0:	ldr	x0, [sp, #80]
  4079d4:	ldur	x8, [x29, #-16]
  4079d8:	ldrb	w9, [x8, #8]
  4079dc:	and	w9, w9, #0x1
  4079e0:	mov	w1, w9
  4079e4:	sxtw	x8, w1
  4079e8:	adrp	x10, 47a000 <renameat2@@Base+0x6768>
  4079ec:	add	x10, x10, #0x1c5
  4079f0:	add	x1, x10, x8
  4079f4:	ldur	x2, [x29, #-64]
  4079f8:	bl	402ef0 <fprintf@plt>
  4079fc:	mov	w9, #0x2                   	// #2
  407a00:	stur	w9, [x29, #-52]
  407a04:	ldr	x0, [sp, #80]
  407a08:	bl	402f20 <ferror@plt>
  407a0c:	cbz	w0, 407a14 <readlinkat@plt+0x4ae4>
  407a10:	bl	41516c <readlinkat@plt+0x1223c>
  407a14:	ldur	x0, [x29, #-48]
  407a18:	ldr	x1, [sp, #80]
  407a1c:	bl	4100fc <readlinkat@plt+0xd1cc>
  407a20:	ldur	x8, [x29, #-16]
  407a24:	and	w9, w0, #0x1
  407a28:	strb	w9, [x8, #8]
  407a2c:	ldur	x8, [x29, #-16]
  407a30:	mov	w9, #0x0                   	// #0
  407a34:	strb	w9, [x8, #9]
  407a38:	ldur	x8, [x29, #-48]
  407a3c:	add	x8, x8, #0x1
  407a40:	stur	x8, [x29, #-48]
  407a44:	b	407cc4 <readlinkat@plt+0x4d94>
  407a48:	ldur	x0, [x29, #-48]
  407a4c:	bl	410378 <readlinkat@plt+0xd448>
  407a50:	and	w8, w0, #0xff
  407a54:	ldur	x0, [x29, #-32]
  407a58:	str	w8, [sp, #16]
  407a5c:	bl	410378 <readlinkat@plt+0xd448>
  407a60:	and	w8, w0, #0xff
  407a64:	ldr	w9, [sp, #16]
  407a68:	cmp	w9, w8
  407a6c:	b.eq	407a7c <readlinkat@plt+0x4b4c>  // b.none
  407a70:	ldur	x0, [x29, #-32]
  407a74:	ldur	x1, [x29, #-48]
  407a78:	bl	409704 <readlinkat@plt+0x67d4>
  407a7c:	ldur	x0, [x29, #-48]
  407a80:	bl	410378 <readlinkat@plt+0xd448>
  407a84:	and	w8, w0, #0xff
  407a88:	cmp	w8, #0x21
  407a8c:	b.ne	407c20 <readlinkat@plt+0x4cf0>  // b.any
  407a90:	ldur	x8, [x29, #-16]
  407a94:	ldrb	w9, [x8, #8]
  407a98:	tbnz	w9, #0, 407aa0 <readlinkat@plt+0x4b70>
  407a9c:	b	407aa4 <readlinkat@plt+0x4b74>
  407aa0:	b	407ab8 <readlinkat@plt+0x4b88>
  407aa4:	ldr	x0, [sp, #48]
  407aa8:	ldr	x1, [sp, #64]
  407aac:	mov	w2, #0x5c4                 	// #1476
  407ab0:	ldr	x3, [sp, #56]
  407ab4:	bl	402e40 <__assert_fail@plt>
  407ab8:	ldur	x0, [x29, #-16]
  407abc:	ldur	x8, [x29, #-24]
  407ac0:	ldur	x9, [x29, #-32]
  407ac4:	add	x8, x8, x9
  407ac8:	subs	x1, x8, #0x1
  407acc:	bl	408688 <readlinkat@plt+0x5758>
  407ad0:	tbnz	w0, #0, 407ae4 <readlinkat@plt+0x4bb4>
  407ad4:	mov	w8, wzr
  407ad8:	and	w8, w8, #0x1
  407adc:	sturb	w8, [x29, #-1]
  407ae0:	b	407ed0 <readlinkat@plt+0x4fa0>
  407ae4:	ldur	x8, [x29, #-16]
  407ae8:	ldrb	w9, [x8, #8]
  407aec:	tbnz	w9, #0, 407af4 <readlinkat@plt+0x4bc4>
  407af0:	b	407af8 <readlinkat@plt+0x4bc8>
  407af4:	b	407b0c <readlinkat@plt+0x4bdc>
  407af8:	ldr	x0, [sp, #48]
  407afc:	ldr	x1, [sp, #64]
  407b00:	mov	w2, #0x5c7                 	// #1479
  407b04:	ldr	x3, [sp, #56]
  407b08:	bl	402e40 <__assert_fail@plt>
  407b0c:	ldur	x8, [x29, #-64]
  407b10:	cbz	x8, 407b40 <readlinkat@plt+0x4c10>
  407b14:	ldr	x0, [sp, #80]
  407b18:	ldur	x2, [x29, #-64]
  407b1c:	ldr	x1, [sp, #40]
  407b20:	bl	402ef0 <fprintf@plt>
  407b24:	ldr	x8, [sp, #80]
  407b28:	mov	x0, x8
  407b2c:	bl	402f20 <ferror@plt>
  407b30:	cbz	w0, 407b38 <readlinkat@plt+0x4c08>
  407b34:	bl	41516c <readlinkat@plt+0x1223c>
  407b38:	mov	w8, #0x1                   	// #1
  407b3c:	stur	w8, [x29, #-52]
  407b40:	ldur	x8, [x29, #-64]
  407b44:	cbz	x8, 407b60 <readlinkat@plt+0x4c30>
  407b48:	ldur	x0, [x29, #-32]
  407b4c:	ldr	x1, [sp, #80]
  407b50:	bl	4100fc <readlinkat@plt+0xd1cc>
  407b54:	ldur	x8, [x29, #-16]
  407b58:	and	w9, w0, #0x1
  407b5c:	strb	w9, [x8, #8]
  407b60:	ldr	x8, [sp, #32]
  407b64:	ldr	x9, [x8]
  407b68:	add	x9, x9, #0x1
  407b6c:	str	x9, [x8]
  407b70:	ldur	x9, [x29, #-32]
  407b74:	add	x9, x9, #0x1
  407b78:	stur	x9, [x29, #-32]
  407b7c:	ldur	x0, [x29, #-32]
  407b80:	bl	410378 <readlinkat@plt+0xd448>
  407b84:	and	w8, w0, #0xff
  407b88:	cmp	w8, #0x21
  407b8c:	b.eq	407b40 <readlinkat@plt+0x4c10>  // b.none
  407b90:	ldur	x8, [x29, #-64]
  407b94:	cbz	x8, 407bd8 <readlinkat@plt+0x4ca8>
  407b98:	ldur	x8, [x29, #-16]
  407b9c:	ldrb	w9, [x8, #8]
  407ba0:	and	w9, w9, #0x1
  407ba4:	mov	w0, w9
  407ba8:	sxtw	x8, w0
  407bac:	ldr	x10, [sp, #24]
  407bb0:	add	x0, x10, x8
  407bb4:	ldr	x1, [sp, #80]
  407bb8:	bl	402790 <fputs@plt>
  407bbc:	ldr	x8, [sp, #80]
  407bc0:	mov	x0, x8
  407bc4:	bl	402f20 <ferror@plt>
  407bc8:	cbz	w0, 407bd0 <readlinkat@plt+0x4ca0>
  407bcc:	bl	41516c <readlinkat@plt+0x1223c>
  407bd0:	mov	w8, #0x3                   	// #3
  407bd4:	stur	w8, [x29, #-52]
  407bd8:	ldur	x0, [x29, #-48]
  407bdc:	ldr	x1, [sp, #80]
  407be0:	bl	4100fc <readlinkat@plt+0xd1cc>
  407be4:	ldur	x8, [x29, #-16]
  407be8:	and	w9, w0, #0x1
  407bec:	strb	w9, [x8, #8]
  407bf0:	ldur	x8, [x29, #-48]
  407bf4:	add	x8, x8, #0x1
  407bf8:	stur	x8, [x29, #-48]
  407bfc:	ldur	x0, [x29, #-48]
  407c00:	bl	410378 <readlinkat@plt+0xd448>
  407c04:	and	w8, w0, #0xff
  407c08:	cmp	w8, #0x21
  407c0c:	b.eq	407bd8 <readlinkat@plt+0x4ca8>  // b.none
  407c10:	ldur	x8, [x29, #-16]
  407c14:	mov	w9, #0x0                   	// #0
  407c18:	strb	w9, [x8, #9]
  407c1c:	b	407cc4 <readlinkat@plt+0x4d94>
  407c20:	ldur	x0, [x29, #-48]
  407c24:	bl	410378 <readlinkat@plt+0xd448>
  407c28:	and	w8, w0, #0xff
  407c2c:	cmp	w8, #0x20
  407c30:	b.ne	407c38 <readlinkat@plt+0x4d08>  // b.any
  407c34:	b	407c50 <readlinkat@plt+0x4d20>
  407c38:	adrp	x0, 47b000 <renameat2@@Base+0x7768>
  407c3c:	add	x0, x0, #0x5d9
  407c40:	ldr	x1, [sp, #64]
  407c44:	mov	w2, #0x5e9                 	// #1513
  407c48:	ldr	x3, [sp, #56]
  407c4c:	bl	402e40 <__assert_fail@plt>
  407c50:	ldur	x8, [x29, #-32]
  407c54:	add	x8, x8, #0x1
  407c58:	stur	x8, [x29, #-32]
  407c5c:	ldur	x8, [x29, #-48]
  407c60:	add	x8, x8, #0x1
  407c64:	stur	x8, [x29, #-48]
  407c68:	ldur	x8, [x29, #-64]
  407c6c:	cbz	x8, 407cc4 <readlinkat@plt+0x4d94>
  407c70:	ldur	w8, [x29, #-52]
  407c74:	cbz	w8, 407cc4 <readlinkat@plt+0x4d94>
  407c78:	ldur	x8, [x29, #-16]
  407c7c:	ldrb	w9, [x8, #8]
  407c80:	and	w9, w9, #0x1
  407c84:	mov	w0, w9
  407c88:	sxtw	x8, w0
  407c8c:	adrp	x10, 47a000 <renameat2@@Base+0x6768>
  407c90:	add	x10, x10, #0x1d1
  407c94:	add	x0, x10, x8
  407c98:	ldr	x1, [sp, #80]
  407c9c:	bl	402790 <fputs@plt>
  407ca0:	ldr	x8, [sp, #80]
  407ca4:	mov	x0, x8
  407ca8:	bl	402f20 <ferror@plt>
  407cac:	cbz	w0, 407cb4 <readlinkat@plt+0x4d84>
  407cb0:	bl	41516c <readlinkat@plt+0x1223c>
  407cb4:	ldur	x8, [x29, #-16]
  407cb8:	mov	w9, #0x1                   	// #1
  407cbc:	strb	w9, [x8, #8]
  407cc0:	stur	wzr, [x29, #-52]
  407cc4:	b	4077e4 <readlinkat@plt+0x48b4>
  407cc8:	ldur	x8, [x29, #-48]
  407ccc:	ldur	x9, [x29, #-72]
  407cd0:	cmp	x8, x9
  407cd4:	b.gt	407e44 <readlinkat@plt+0x4f14>
  407cd8:	ldur	x0, [x29, #-48]
  407cdc:	bl	410378 <readlinkat@plt+0xd448>
  407ce0:	and	w8, w0, #0xff
  407ce4:	cmp	w8, #0x2b
  407ce8:	b.ne	407e44 <readlinkat@plt+0x4f14>  // b.any
  407cec:	ldur	x0, [x29, #-16]
  407cf0:	ldur	x8, [x29, #-24]
  407cf4:	ldur	x9, [x29, #-32]
  407cf8:	add	x8, x8, x9
  407cfc:	subs	x1, x8, #0x1
  407d00:	bl	408688 <readlinkat@plt+0x5758>
  407d04:	tbnz	w0, #0, 407d18 <readlinkat@plt+0x4de8>
  407d08:	mov	w8, wzr
  407d0c:	and	w8, w8, #0x1
  407d10:	sturb	w8, [x29, #-1]
  407d14:	b	407ed0 <readlinkat@plt+0x4fa0>
  407d18:	ldur	x8, [x29, #-64]
  407d1c:	cbz	x8, 407db4 <readlinkat@plt+0x4e84>
  407d20:	ldur	w8, [x29, #-52]
  407d24:	cbnz	w8, 407d60 <readlinkat@plt+0x4e30>
  407d28:	ldr	x0, [sp, #80]
  407d2c:	ldur	x8, [x29, #-16]
  407d30:	ldrb	w9, [x8, #8]
  407d34:	and	w9, w9, #0x1
  407d38:	mov	w1, w9
  407d3c:	sxtw	x8, w1
  407d40:	adrp	x10, 47a000 <renameat2@@Base+0x6768>
  407d44:	add	x10, x10, #0x1c5
  407d48:	add	x1, x10, x8
  407d4c:	ldur	x2, [x29, #-64]
  407d50:	bl	402ef0 <fprintf@plt>
  407d54:	mov	w9, #0x2                   	// #2
  407d58:	stur	w9, [x29, #-52]
  407d5c:	b	407d98 <readlinkat@plt+0x4e68>
  407d60:	ldur	w8, [x29, #-52]
  407d64:	cmp	w8, #0x1
  407d68:	b.ne	407d98 <readlinkat@plt+0x4e68>  // b.any
  407d6c:	ldur	x8, [x29, #-16]
  407d70:	ldrb	w9, [x8, #8]
  407d74:	and	w9, w9, #0x1
  407d78:	mov	w0, w9
  407d7c:	sxtw	x8, w0
  407d80:	ldr	x10, [sp, #24]
  407d84:	add	x0, x10, x8
  407d88:	ldr	x1, [sp, #80]
  407d8c:	bl	402790 <fputs@plt>
  407d90:	mov	w9, #0x3                   	// #3
  407d94:	stur	w9, [x29, #-52]
  407d98:	ldr	x0, [sp, #80]
  407d9c:	bl	402f20 <ferror@plt>
  407da0:	cbz	w0, 407da8 <readlinkat@plt+0x4e78>
  407da4:	bl	41516c <readlinkat@plt+0x1223c>
  407da8:	ldur	x8, [x29, #-16]
  407dac:	mov	w9, #0x0                   	// #0
  407db0:	strb	w9, [x8, #9]
  407db4:	ldur	x8, [x29, #-16]
  407db8:	ldrb	w9, [x8, #8]
  407dbc:	tbnz	w9, #0, 407ddc <readlinkat@plt+0x4eac>
  407dc0:	ldr	x1, [sp, #80]
  407dc4:	mov	w0, #0xa                   	// #10
  407dc8:	bl	402880 <putc@plt>
  407dcc:	mov	w8, #0xffffffff            	// #-1
  407dd0:	cmp	w0, w8
  407dd4:	b.ne	407ddc <readlinkat@plt+0x4eac>  // b.any
  407dd8:	bl	41516c <readlinkat@plt+0x1223c>
  407ddc:	ldur	x0, [x29, #-48]
  407de0:	ldr	x1, [sp, #80]
  407de4:	bl	4100fc <readlinkat@plt+0xd1cc>
  407de8:	ldur	x8, [x29, #-16]
  407dec:	and	w9, w0, #0x1
  407df0:	strb	w9, [x8, #8]
  407df4:	ldur	x8, [x29, #-16]
  407df8:	mov	w9, #0x0                   	// #0
  407dfc:	strb	w9, [x8, #9]
  407e00:	ldur	x8, [x29, #-48]
  407e04:	add	x8, x8, #0x1
  407e08:	stur	x8, [x29, #-48]
  407e0c:	ldur	x8, [x29, #-48]
  407e10:	ldur	x9, [x29, #-72]
  407e14:	mov	w10, #0x0                   	// #0
  407e18:	cmp	x8, x9
  407e1c:	str	w10, [sp, #12]
  407e20:	b.gt	407e3c <readlinkat@plt+0x4f0c>
  407e24:	ldur	x0, [x29, #-48]
  407e28:	bl	410378 <readlinkat@plt+0xd448>
  407e2c:	and	w8, w0, #0xff
  407e30:	cmp	w8, #0x2b
  407e34:	cset	w8, eq  // eq = none
  407e38:	str	w8, [sp, #12]
  407e3c:	ldr	w8, [sp, #12]
  407e40:	tbnz	w8, #0, 407db4 <readlinkat@plt+0x4e84>
  407e44:	ldur	x8, [x29, #-64]
  407e48:	cbz	x8, 407e9c <readlinkat@plt+0x4f6c>
  407e4c:	ldur	w8, [x29, #-52]
  407e50:	cbz	w8, 407e9c <readlinkat@plt+0x4f6c>
  407e54:	ldur	x8, [x29, #-16]
  407e58:	ldrb	w9, [x8, #8]
  407e5c:	and	w9, w9, #0x1
  407e60:	mov	w0, w9
  407e64:	sxtw	x8, w0
  407e68:	adrp	x10, 47a000 <renameat2@@Base+0x6768>
  407e6c:	add	x10, x10, #0x1d1
  407e70:	add	x0, x10, x8
  407e74:	ldr	x1, [sp, #80]
  407e78:	bl	402790 <fputs@plt>
  407e7c:	ldr	x8, [sp, #80]
  407e80:	mov	x0, x8
  407e84:	bl	402f20 <ferror@plt>
  407e88:	cbz	w0, 407e90 <readlinkat@plt+0x4f60>
  407e8c:	bl	41516c <readlinkat@plt+0x1223c>
  407e90:	ldur	x8, [x29, #-16]
  407e94:	mov	w9, #0x1                   	// #1
  407e98:	strb	w9, [x8, #8]
  407e9c:	bl	410314 <readlinkat@plt+0xd3e4>
  407ea0:	str	x0, [sp]
  407ea4:	bl	4102f4 <readlinkat@plt+0xd3c4>
  407ea8:	ldr	x8, [sp]
  407eac:	subs	x9, x8, x0
  407eb0:	adrp	x10, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  407eb4:	add	x10, x10, #0xb28
  407eb8:	ldr	x11, [x10]
  407ebc:	add	x9, x11, x9
  407ec0:	str	x9, [x10]
  407ec4:	mov	w12, #0x1                   	// #1
  407ec8:	and	w12, w12, #0x1
  407ecc:	sturb	w12, [x29, #-1]
  407ed0:	ldurb	w8, [x29, #-1]
  407ed4:	and	w0, w8, #0x1
  407ed8:	ldp	x29, x30, [sp, #160]
  407edc:	add	sp, sp, #0xb0
  407ee0:	ret
  407ee4:	sub	sp, sp, #0x20
  407ee8:	stp	x29, x30, [sp, #16]
  407eec:	add	x29, sp, #0x10
  407ef0:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  407ef4:	add	x8, x8, #0x5e0
  407ef8:	str	x0, [sp, #8]
  407efc:	mov	w9, #0x1                   	// #1
  407f00:	and	w9, w1, w9
  407f04:	strb	w9, [sp, #7]
  407f08:	and	w9, w2, #0x1
  407f0c:	strb	w9, [sp, #6]
  407f10:	ldrb	w9, [x8]
  407f14:	tbnz	w9, #0, 407f20 <readlinkat@plt+0x4ff0>
  407f18:	ldr	x0, [sp, #8]
  407f1c:	bl	408c90 <readlinkat@plt+0x5d60>
  407f20:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  407f24:	add	x8, x8, #0x618
  407f28:	ldr	w9, [x8]
  407f2c:	cmp	w9, #0x5
  407f30:	b.eq	407f58 <readlinkat@plt+0x5028>  // b.none
  407f34:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  407f38:	add	x8, x8, #0x618
  407f3c:	ldr	w9, [x8]
  407f40:	cbnz	w9, 407f70 <readlinkat@plt+0x5040>
  407f44:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  407f48:	add	x8, x8, #0xa54
  407f4c:	ldr	w9, [x8]
  407f50:	cmp	w9, #0x5
  407f54:	b.ne	407f70 <readlinkat@plt+0x5040>  // b.any
  407f58:	ldrb	w8, [sp, #7]
  407f5c:	ldrb	w9, [sp, #6]
  407f60:	and	w0, w8, #0x1
  407f64:	and	w1, w9, #0x1
  407f68:	bl	408d58 <readlinkat@plt+0x5e28>
  407f6c:	b	407f84 <readlinkat@plt+0x5054>
  407f70:	ldrb	w8, [sp, #7]
  407f74:	ldrb	w9, [sp, #6]
  407f78:	and	w0, w8, #0x1
  407f7c:	and	w1, w9, #0x1
  407f80:	bl	4090b8 <readlinkat@plt+0x6188>
  407f84:	ldp	x29, x30, [sp, #16]
  407f88:	add	sp, sp, #0x20
  407f8c:	ret
  407f90:	sub	sp, sp, #0x50
  407f94:	stp	x29, x30, [sp, #64]
  407f98:	add	x29, sp, #0x40
  407f9c:	mov	x8, #0x1                   	// #1
  407fa0:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  407fa4:	add	x9, x9, #0xa18
  407fa8:	stur	x0, [x29, #-16]
  407fac:	mov	x0, x8
  407fb0:	str	x8, [sp, #16]
  407fb4:	str	x9, [sp, #8]
  407fb8:	bl	41039c <readlinkat@plt+0xd46c>
  407fbc:	stur	x0, [x29, #-24]
  407fc0:	ldr	x0, [sp, #16]
  407fc4:	bl	410354 <readlinkat@plt+0xd424>
  407fc8:	str	x0, [sp, #32]
  407fcc:	ldr	x8, [sp, #32]
  407fd0:	cbnz	x8, 407fe4 <readlinkat@plt+0x50b4>
  407fd4:	mov	w8, wzr
  407fd8:	and	w8, w8, #0x1
  407fdc:	sturb	w8, [x29, #-1]
  407fe0:	b	40812c <readlinkat@plt+0x51fc>
  407fe4:	ldr	x8, [sp, #32]
  407fe8:	mov	w9, #0x0                   	// #0
  407fec:	cmp	x8, #0x2
  407ff0:	str	w9, [sp, #4]
  407ff4:	b.cc	408034 <readlinkat@plt+0x5104>  // b.lo, b.ul, b.last
  407ff8:	ldur	x8, [x29, #-24]
  407ffc:	ldr	x9, [sp, #32]
  408000:	subs	x9, x9, #0x2
  408004:	ldrb	w10, [x8, x9]
  408008:	mov	w11, #0x0                   	// #0
  40800c:	cmp	w10, #0xd
  408010:	str	w11, [sp, #4]
  408014:	b.ne	408034 <readlinkat@plt+0x5104>  // b.any
  408018:	ldur	x8, [x29, #-24]
  40801c:	ldr	x9, [sp, #32]
  408020:	subs	x9, x9, #0x1
  408024:	ldrb	w10, [x8, x9]
  408028:	cmp	w10, #0xa
  40802c:	cset	w10, eq  // eq = none
  408030:	str	w10, [sp, #4]
  408034:	ldr	w8, [sp, #4]
  408038:	and	w8, w8, #0x1
  40803c:	strb	w8, [sp, #30]
  408040:	ldr	x9, [sp, #8]
  408044:	ldr	x10, [x9]
  408048:	cbnz	x10, 40805c <readlinkat@plt+0x512c>
  40804c:	mov	w8, wzr
  408050:	and	w8, w8, #0x1
  408054:	sturb	w8, [x29, #-1]
  408058:	b	40812c <readlinkat@plt+0x51fc>
  40805c:	ldur	x8, [x29, #-16]
  408060:	ldr	x9, [sp, #8]
  408064:	ldr	x10, [x9]
  408068:	cmp	x8, x10
  40806c:	b.le	40807c <readlinkat@plt+0x514c>
  408070:	ldr	x8, [sp, #8]
  408074:	ldr	x9, [x8]
  408078:	stur	x9, [x29, #-16]
  40807c:	ldur	x0, [x29, #-16]
  408080:	mov	w8, wzr
  408084:	and	w1, w8, #0x1
  408088:	add	x2, sp, #0x20
  40808c:	bl	404014 <readlinkat@plt+0x10e4>
  408090:	stur	x0, [x29, #-24]
  408094:	ldr	x9, [sp, #32]
  408098:	cbnz	x9, 4080ac <readlinkat@plt+0x517c>
  40809c:	mov	w8, wzr
  4080a0:	and	w8, w8, #0x1
  4080a4:	sturb	w8, [x29, #-1]
  4080a8:	b	40812c <readlinkat@plt+0x51fc>
  4080ac:	ldr	x8, [sp, #32]
  4080b0:	mov	w9, #0x0                   	// #0
  4080b4:	cmp	x8, #0x2
  4080b8:	str	w9, [sp]
  4080bc:	b.cc	4080fc <readlinkat@plt+0x51cc>  // b.lo, b.ul, b.last
  4080c0:	ldur	x8, [x29, #-24]
  4080c4:	ldr	x9, [sp, #32]
  4080c8:	subs	x9, x9, #0x2
  4080cc:	ldrb	w10, [x8, x9]
  4080d0:	mov	w11, #0x0                   	// #0
  4080d4:	cmp	w10, #0xd
  4080d8:	str	w11, [sp]
  4080dc:	b.ne	4080fc <readlinkat@plt+0x51cc>  // b.any
  4080e0:	ldur	x8, [x29, #-24]
  4080e4:	ldr	x9, [sp, #32]
  4080e8:	subs	x9, x9, #0x1
  4080ec:	ldrb	w10, [x8, x9]
  4080f0:	cmp	w10, #0xa
  4080f4:	cset	w10, eq  // eq = none
  4080f8:	str	w10, [sp]
  4080fc:	ldr	w8, [sp]
  408100:	mov	w9, #0x1                   	// #1
  408104:	and	w8, w8, w9
  408108:	strb	w8, [sp, #31]
  40810c:	ldrb	w8, [sp, #30]
  408110:	and	w8, w8, #0x1
  408114:	ldrb	w10, [sp, #31]
  408118:	and	w10, w10, #0x1
  40811c:	cmp	w8, w10
  408120:	cset	w8, ne  // ne = any
  408124:	and	w8, w8, w9
  408128:	sturb	w8, [x29, #-1]
  40812c:	ldurb	w8, [x29, #-1]
  408130:	and	w0, w8, #0x1
  408134:	ldp	x29, x30, [sp, #64]
  408138:	add	sp, sp, #0x50
  40813c:	ret
  408140:	sub	sp, sp, #0x70
  408144:	stp	x29, x30, [sp, #96]
  408148:	add	x29, sp, #0x60
  40814c:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  408150:	add	x8, x8, #0xa4c
  408154:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  408158:	add	x9, x9, #0xa18
  40815c:	stur	x0, [x29, #-16]
  408160:	stur	x1, [x29, #-24]
  408164:	ldr	w10, [x8]
  408168:	and	w10, w10, #0x100
  40816c:	str	x9, [sp, #16]
  408170:	cbz	w10, 4081bc <readlinkat@plt+0x528c>
  408174:	ldr	x8, [sp, #16]
  408178:	ldr	x1, [x8]
  40817c:	sub	x0, x29, #0x2f
  408180:	bl	415f48 <readlinkat@plt+0x13018>
  408184:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  408188:	add	x8, x8, #0xb58
  40818c:	ldr	x1, [x8]
  408190:	add	x8, sp, #0x1a
  408194:	str	x0, [sp, #8]
  408198:	mov	x0, x8
  40819c:	bl	415f48 <readlinkat@plt+0x13018>
  4081a0:	adrp	x8, 47b000 <renameat2@@Base+0x7768>
  4081a4:	add	x8, x8, #0x657
  4081a8:	str	x0, [sp]
  4081ac:	mov	x0, x8
  4081b0:	ldr	x1, [sp, #8]
  4081b4:	ldr	x2, [sp]
  4081b8:	bl	41460c <readlinkat@plt+0x116dc>
  4081bc:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4081c0:	add	x8, x8, #0xb58
  4081c4:	ldr	x8, [x8]
  4081c8:	ldr	x9, [sp, #16]
  4081cc:	ldr	x10, [x9]
  4081d0:	cmp	x8, x10
  4081d4:	b.ge	4081fc <readlinkat@plt+0x52cc>  // b.tcont
  4081d8:	ldur	x0, [x29, #-16]
  4081dc:	ldr	x8, [sp, #16]
  4081e0:	ldr	x1, [x8]
  4081e4:	bl	408688 <readlinkat@plt+0x5758>
  4081e8:	tbnz	w0, #0, 4081fc <readlinkat@plt+0x52cc>
  4081ec:	mov	w8, wzr
  4081f0:	and	w8, w8, #0x1
  4081f4:	sturb	w8, [x29, #-1]
  4081f8:	b	40826c <readlinkat@plt+0x533c>
  4081fc:	ldur	x8, [x29, #-16]
  408200:	ldr	x8, [x8]
  408204:	cbz	x8, 408260 <readlinkat@plt+0x5330>
  408208:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40820c:	add	x8, x8, #0xa30
  408210:	ldr	x8, [x8]
  408214:	cbnz	x8, 408260 <readlinkat@plt+0x5330>
  408218:	ldur	x8, [x29, #-16]
  40821c:	ldr	x0, [x8]
  408220:	bl	402d10 <fflush@plt>
  408224:	cbnz	w0, 408250 <readlinkat@plt+0x5320>
  408228:	ldur	x8, [x29, #-16]
  40822c:	ldr	x0, [x8]
  408230:	bl	402920 <fileno@plt>
  408234:	ldur	x1, [x29, #-24]
  408238:	bl	479300 <renameat2@@Base+0x5a68>
  40823c:	cbnz	w0, 408250 <readlinkat@plt+0x5320>
  408240:	ldur	x8, [x29, #-16]
  408244:	ldr	x0, [x8]
  408248:	bl	402950 <fclose@plt>
  40824c:	cbz	w0, 408254 <readlinkat@plt+0x5324>
  408250:	bl	41516c <readlinkat@plt+0x1223c>
  408254:	ldur	x8, [x29, #-16]
  408258:	mov	x9, xzr
  40825c:	str	x9, [x8]
  408260:	mov	w8, #0x1                   	// #1
  408264:	and	w8, w8, #0x1
  408268:	sturb	w8, [x29, #-1]
  40826c:	ldurb	w8, [x29, #-1]
  408270:	and	w0, w8, #0x1
  408274:	ldp	x29, x30, [sp, #96]
  408278:	add	sp, sp, #0x70
  40827c:	ret
  408280:	sub	sp, sp, #0x40
  408284:	stp	x29, x30, [sp, #48]
  408288:	add	x29, sp, #0x30
  40828c:	stur	x0, [x29, #-8]
  408290:	stur	x1, [x29, #-16]
  408294:	str	x2, [sp, #24]
  408298:	str	x3, [sp, #16]
  40829c:	str	x4, [sp, #8]
  4082a0:	str	w5, [sp, #4]
  4082a4:	and	w8, w6, #0x1
  4082a8:	strb	w8, [sp, #3]
  4082ac:	ldur	x9, [x29, #-8]
  4082b0:	cbnz	x9, 4082cc <readlinkat@plt+0x539c>
  4082b4:	ldr	x0, [sp, #16]
  4082b8:	ldr	x1, [sp, #8]
  4082bc:	ldrb	w8, [sp, #3]
  4082c0:	and	w2, w8, #0x1
  4082c4:	bl	409830 <readlinkat@plt+0x6900>
  4082c8:	b	408338 <readlinkat@plt+0x5408>
  4082cc:	bl	4103dc <readlinkat@plt+0xd4ac>
  4082d0:	tbnz	w0, #0, 4082d8 <readlinkat@plt+0x53a8>
  4082d4:	b	408318 <readlinkat@plt+0x53e8>
  4082d8:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4082dc:	add	x8, x8, #0xa20
  4082e0:	ldrb	w9, [x8]
  4082e4:	and	w0, w9, #0x1
  4082e8:	bl	4101e4 <readlinkat@plt+0xd2b4>
  4082ec:	cmp	w0, #0x2
  4082f0:	b.eq	408318 <readlinkat@plt+0x53e8>  // b.none
  4082f4:	ldur	x0, [x29, #-8]
  4082f8:	ldur	x1, [x29, #-16]
  4082fc:	ldr	x2, [sp, #24]
  408300:	ldr	x3, [sp, #16]
  408304:	ldr	w4, [sp, #4]
  408308:	ldrb	w8, [sp, #3]
  40830c:	and	w5, w8, #0x1
  408310:	bl	4098f4 <readlinkat@plt+0x69c4>
  408314:	b	408338 <readlinkat@plt+0x5408>
  408318:	ldur	x0, [x29, #-8]
  40831c:	ldur	x1, [x29, #-16]
  408320:	ldr	x2, [sp, #24]
  408324:	ldr	x3, [sp, #16]
  408328:	ldr	w4, [sp, #4]
  40832c:	ldrb	w8, [sp, #3]
  408330:	and	w5, w8, #0x1
  408334:	bl	4099d4 <readlinkat@plt+0x6aa4>
  408338:	ldp	x29, x30, [sp, #48]
  40833c:	add	sp, sp, #0x40
  408340:	ret
  408344:	sub	sp, sp, #0x20
  408348:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40834c:	add	x8, x8, #0xb68
  408350:	and	w9, w0, #0x1
  408354:	strb	w9, [sp, #15]
  408358:	ldrb	w9, [sp, #15]
  40835c:	mov	w1, w9
  408360:	and	x10, x1, #0x1
  408364:	ldr	q0, [x8, x10, lsl #4]
  408368:	str	q0, [sp, #16]
  40836c:	ldr	x0, [sp, #16]
  408370:	ldr	x1, [sp, #24]
  408374:	add	sp, sp, #0x20
  408378:	ret
  40837c:	sub	sp, sp, #0x30
  408380:	stp	x29, x30, [sp, #32]
  408384:	add	x29, sp, #0x20
  408388:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40838c:	add	x8, x8, #0xa18
  408390:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  408394:	add	x9, x9, #0xb58
  408398:	adrp	x10, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40839c:	add	x10, x10, #0xb18
  4083a0:	adrp	x11, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4083a4:	add	x11, x11, #0xa40
  4083a8:	stur	x8, [x29, #-8]
  4083ac:	str	x9, [sp, #16]
  4083b0:	str	x10, [sp, #8]
  4083b4:	str	x11, [sp]
  4083b8:	bl	409b0c <readlinkat@plt+0x6bdc>
  4083bc:	bl	40304c <readlinkat@plt+0x11c>
  4083c0:	ldur	x8, [x29, #-8]
  4083c4:	str	xzr, [x8]
  4083c8:	ldr	x9, [sp, #16]
  4083cc:	str	xzr, [x9]
  4083d0:	ldr	x10, [sp, #8]
  4083d4:	ldr	x11, [x10]
  4083d8:	cbz	x11, 408404 <readlinkat@plt+0x54d4>
  4083dc:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4083e0:	add	x8, x8, #0x608
  4083e4:	ldrb	w9, [x8]
  4083e8:	tbnz	w9, #0, 408404 <readlinkat@plt+0x54d4>
  4083ec:	ldr	x8, [sp, #8]
  4083f0:	ldr	x0, [x8]
  4083f4:	bl	402c30 <free@plt>
  4083f8:	mov	x8, xzr
  4083fc:	ldr	x9, [sp, #8]
  408400:	str	x8, [x9]
  408404:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  408408:	add	x8, x8, #0xb38
  40840c:	str	xzr, [x8]
  408410:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  408414:	add	x8, x8, #0xb28
  408418:	str	xzr, [x8]
  40841c:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  408420:	add	x8, x8, #0xa54
  408424:	str	wzr, [x8]
  408428:	ldr	x8, [sp]
  40842c:	ldr	x9, [x8]
  408430:	cbz	x9, 40844c <readlinkat@plt+0x551c>
  408434:	ldr	x8, [sp]
  408438:	ldr	x0, [x8]
  40843c:	bl	402c30 <free@plt>
  408440:	mov	x8, xzr
  408444:	ldr	x9, [sp]
  408448:	str	x8, [x9]
  40844c:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  408450:	add	x8, x8, #0x5f9
  408454:	ldrb	w9, [x8]
  408458:	and	w9, w9, #0x1
  40845c:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  408460:	add	x8, x8, #0xa20
  408464:	strb	w9, [x8]
  408468:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40846c:	add	x8, x8, #0xa50
  408470:	mov	w9, #0x0                   	// #0
  408474:	strb	w9, [x8]
  408478:	ldp	x29, x30, [sp, #32]
  40847c:	add	sp, sp, #0x30
  408480:	ret
  408484:	sub	sp, sp, #0x50
  408488:	stp	x29, x30, [sp, #64]
  40848c:	add	x29, sp, #0x40
  408490:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  408494:	add	x8, x8, #0xa28
  408498:	adrp	x1, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40849c:	add	x1, x1, #0xa21
  4084a0:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4084a4:	add	x9, x9, #0xb48
  4084a8:	adrp	x10, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4084ac:	add	x10, x10, #0xb30
  4084b0:	adrp	x11, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4084b4:	add	x11, x11, #0xa60
  4084b8:	adrp	x12, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4084bc:	add	x12, x12, #0xa22
  4084c0:	adrp	x13, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4084c4:	add	x13, x13, #0x5f0
  4084c8:	adrp	x14, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4084cc:	add	x14, x14, #0x5e0
  4084d0:	mov	x15, xzr
  4084d4:	ldr	x0, [x8]
  4084d8:	stur	x9, [x29, #-8]
  4084dc:	stur	x10, [x29, #-16]
  4084e0:	stur	x11, [x29, #-24]
  4084e4:	str	x12, [sp, #32]
  4084e8:	str	x13, [sp, #24]
  4084ec:	str	x14, [sp, #16]
  4084f0:	str	x15, [sp, #8]
  4084f4:	bl	407108 <readlinkat@plt+0x41d8>
  4084f8:	ldur	x8, [x29, #-8]
  4084fc:	ldr	x0, [x8]
  408500:	ldur	x1, [x29, #-16]
  408504:	bl	407108 <readlinkat@plt+0x41d8>
  408508:	ldur	x8, [x29, #-24]
  40850c:	ldr	x0, [x8]
  408510:	ldr	x1, [sp, #32]
  408514:	bl	407108 <readlinkat@plt+0x41d8>
  408518:	ldr	x8, [sp, #24]
  40851c:	ldr	x0, [x8]
  408520:	ldr	x1, [sp, #16]
  408524:	bl	407108 <readlinkat@plt+0x41d8>
  408528:	ldr	x0, [sp, #8]
  40852c:	bl	406f80 <readlinkat@plt+0x4050>
  408530:	ldp	x29, x30, [sp, #64]
  408534:	add	sp, sp, #0x50
  408538:	ret
  40853c:	sub	sp, sp, #0xd0
  408540:	stp	x29, x30, [sp, #192]
  408544:	add	x29, sp, #0xc0
  408548:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40854c:	add	x8, x8, #0x620
  408550:	mov	x2, #0x38                  	// #56
  408554:	sub	x0, x29, #0x38
  408558:	add	x9, sp, #0x48
  40855c:	ldr	x8, [x8]
  408560:	str	x8, [sp, #48]
  408564:	mov	x8, x9
  408568:	ldr	x10, [sp, #48]
  40856c:	str	x0, [sp, #40]
  408570:	mov	x0, x10
  408574:	str	x2, [sp, #32]
  408578:	str	x9, [sp, #24]
  40857c:	bl	41f248 <readlinkat@plt+0x1c318>
  408580:	ldr	x0, [sp, #40]
  408584:	ldr	x1, [sp, #24]
  408588:	ldr	x2, [sp, #32]
  40858c:	bl	402760 <memcpy@plt>
  408590:	sub	x0, x29, #0x38
  408594:	sub	x1, x29, #0x40
  408598:	mov	x8, xzr
  40859c:	mov	x2, x8
  4085a0:	bl	41f2b8 <readlinkat@plt+0x1c388>
  4085a4:	tbnz	w0, #0, 4085ac <readlinkat@plt+0x567c>
  4085a8:	b	408674 <readlinkat@plt+0x5744>
  4085ac:	ldur	x8, [x29, #-64]
  4085b0:	str	x8, [sp, #64]
  4085b4:	ldr	x8, [sp, #64]
  4085b8:	add	x0, x8, #0x8
  4085bc:	bl	4138ec <readlinkat@plt+0x109bc>
  4085c0:	cmp	w0, #0x2
  4085c4:	b.ne	408670 <readlinkat@plt+0x5740>  // b.any
  4085c8:	ldr	x8, [sp, #64]
  4085cc:	ldr	w9, [x8, #24]
  4085d0:	str	w9, [sp, #60]
  4085d4:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4085d8:	add	x8, x8, #0xa24
  4085dc:	ldr	w9, [x8]
  4085e0:	cmp	w9, #0x2
  4085e4:	b.ne	408634 <readlinkat@plt+0x5704>  // b.any
  4085e8:	ldr	w8, [sp, #60]
  4085ec:	and	w8, w8, #0xf000
  4085f0:	adrp	x9, 479000 <renameat2@@Base+0x5768>
  4085f4:	add	x9, x9, #0x49a
  4085f8:	adrp	x10, 479000 <renameat2@@Base+0x5768>
  4085fc:	add	x10, x10, #0x3b5
  408600:	cmp	w8, #0xa, lsl #12
  408604:	csel	x1, x10, x9, eq  // eq = none
  408608:	ldr	x9, [sp, #64]
  40860c:	ldr	x0, [x9]
  408610:	str	x1, [sp, #16]
  408614:	bl	473254 <readlinkat@plt+0x70324>
  408618:	adrp	x9, 47b000 <renameat2@@Base+0x7768>
  40861c:	add	x9, x9, #0x665
  408620:	str	x0, [sp, #8]
  408624:	mov	x0, x9
  408628:	ldr	x1, [sp, #16]
  40862c:	ldr	x2, [sp, #8]
  408630:	bl	41460c <readlinkat@plt+0x116dc>
  408634:	ldr	x8, [sp, #64]
  408638:	ldr	x3, [x8]
  40863c:	ldr	w4, [sp, #60]
  408640:	ldr	x8, [sp, #64]
  408644:	ldrb	w9, [x8, #136]
  408648:	mov	x8, xzr
  40864c:	mov	x0, x8
  408650:	str	x0, [sp]
  408654:	ldr	x1, [sp]
  408658:	mov	x2, x8
  40865c:	and	w5, w9, #0x1
  408660:	bl	41483c <readlinkat@plt+0x1190c>
  408664:	ldr	x8, [sp, #64]
  408668:	ldr	x0, [x8]
  40866c:	bl	4164dc <readlinkat@plt+0x135ac>
  408670:	b	408590 <readlinkat@plt+0x5660>
  408674:	sub	x0, x29, #0x38
  408678:	bl	41f2fc <readlinkat@plt+0x1c3cc>
  40867c:	ldp	x29, x30, [sp, #192]
  408680:	add	sp, sp, #0xd0
  408684:	ret
  408688:	sub	sp, sp, #0x50
  40868c:	stp	x29, x30, [sp, #64]
  408690:	add	x29, sp, #0x40
  408694:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  408698:	add	x8, x8, #0xb58
  40869c:	stur	x0, [x29, #-16]
  4086a0:	stur	x1, [x29, #-24]
  4086a4:	ldr	x8, [x8]
  4086a8:	str	x8, [sp, #32]
  4086ac:	ldur	x8, [x29, #-16]
  4086b0:	ldr	x8, [x8]
  4086b4:	str	x8, [sp, #24]
  4086b8:	ldr	x8, [sp, #32]
  4086bc:	ldur	x9, [x29, #-24]
  4086c0:	cmp	x8, x9
  4086c4:	b.le	4086e4 <readlinkat@plt+0x57b4>
  4086c8:	adrp	x0, 47a000 <renameat2@@Base+0x6768>
  4086cc:	add	x0, x0, #0x596
  4086d0:	bl	41460c <readlinkat@plt+0x116dc>
  4086d4:	mov	w8, wzr
  4086d8:	and	w8, w8, #0x1
  4086dc:	sturb	w8, [x29, #-1]
  4086e0:	b	4087b0 <readlinkat@plt+0x5880>
  4086e4:	ldr	x8, [sp, #32]
  4086e8:	ldur	x9, [x29, #-24]
  4086ec:	cmp	x8, x9
  4086f0:	b.ge	408794 <readlinkat@plt+0x5864>  // b.tcont
  4086f4:	ldr	x8, [sp, #32]
  4086f8:	add	x8, x8, #0x1
  4086fc:	str	x8, [sp, #32]
  408700:	mov	x0, x8
  408704:	mov	w9, wzr
  408708:	and	w1, w9, #0x1
  40870c:	add	x2, sp, #0x8
  408710:	bl	404014 <readlinkat@plt+0x10e4>
  408714:	str	x0, [sp, #16]
  408718:	ldr	x8, [sp, #8]
  40871c:	cbz	x8, 408790 <readlinkat@plt+0x5860>
  408720:	ldur	x8, [x29, #-16]
  408724:	ldrb	w9, [x8, #8]
  408728:	tbnz	w9, #0, 408744 <readlinkat@plt+0x5814>
  40872c:	ldr	x1, [sp, #24]
  408730:	mov	w0, #0xa                   	// #10
  408734:	bl	402880 <putc@plt>
  408738:	mov	w8, #0xffffffff            	// #-1
  40873c:	cmp	w0, w8
  408740:	b.eq	40875c <readlinkat@plt+0x582c>  // b.none
  408744:	ldr	x0, [sp, #16]
  408748:	ldr	x2, [sp, #8]
  40874c:	ldr	x3, [sp, #24]
  408750:	mov	x1, #0x1                   	// #1
  408754:	bl	402ce0 <fwrite@plt>
  408758:	cbnz	x0, 408760 <readlinkat@plt+0x5830>
  40875c:	bl	41516c <readlinkat@plt+0x1223c>
  408760:	ldr	x8, [sp, #16]
  408764:	ldr	x9, [sp, #8]
  408768:	subs	x9, x9, #0x1
  40876c:	ldrb	w10, [x8, x9]
  408770:	cmp	w10, #0xa
  408774:	cset	w10, eq  // eq = none
  408778:	ldur	x8, [x29, #-16]
  40877c:	and	w10, w10, #0x1
  408780:	strb	w10, [x8, #8]
  408784:	ldur	x8, [x29, #-16]
  408788:	mov	w10, #0x0                   	// #0
  40878c:	strb	w10, [x8, #9]
  408790:	b	4086e4 <readlinkat@plt+0x57b4>
  408794:	ldr	x8, [sp, #32]
  408798:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40879c:	add	x9, x9, #0xb58
  4087a0:	str	x8, [x9]
  4087a4:	mov	w10, #0x1                   	// #1
  4087a8:	and	w10, w10, #0x1
  4087ac:	sturb	w10, [x29, #-1]
  4087b0:	ldurb	w8, [x29, #-1]
  4087b4:	and	w0, w8, #0x1
  4087b8:	ldp	x29, x30, [sp, #64]
  4087bc:	add	sp, sp, #0x50
  4087c0:	ret
  4087c4:	sub	sp, sp, #0x40
  4087c8:	str	x0, [sp, #48]
  4087cc:	str	x1, [sp, #40]
  4087d0:	str	x2, [sp, #32]
  4087d4:	str	x3, [sp, #24]
  4087d8:	ldr	x8, [sp, #40]
  4087dc:	mov	w9, #0x0                   	// #0
  4087e0:	str	w9, [sp, #20]
  4087e4:	cbz	x8, 408804 <readlinkat@plt+0x58d4>
  4087e8:	ldr	x8, [sp, #48]
  4087ec:	ldr	x9, [sp, #40]
  4087f0:	subs	x9, x9, #0x1
  4087f4:	ldrb	w10, [x8, x9]
  4087f8:	cmp	w10, #0xa
  4087fc:	cset	w10, eq  // eq = none
  408800:	str	w10, [sp, #20]
  408804:	ldr	w8, [sp, #20]
  408808:	and	w8, w8, #0x1
  40880c:	ldr	x9, [sp, #40]
  408810:	subs	x9, x9, w8, sxtw
  408814:	str	x9, [sp, #40]
  408818:	ldr	x9, [sp, #24]
  40881c:	mov	w8, #0x0                   	// #0
  408820:	str	w8, [sp, #16]
  408824:	cbz	x9, 408844 <readlinkat@plt+0x5914>
  408828:	ldr	x8, [sp, #32]
  40882c:	ldr	x9, [sp, #24]
  408830:	subs	x9, x9, #0x1
  408834:	ldrb	w10, [x8, x9]
  408838:	cmp	w10, #0xa
  40883c:	cset	w10, eq  // eq = none
  408840:	str	w10, [sp, #16]
  408844:	ldr	w8, [sp, #16]
  408848:	and	w8, w8, #0x1
  40884c:	ldr	x9, [sp, #24]
  408850:	subs	x9, x9, w8, sxtw
  408854:	str	x9, [sp, #24]
  408858:	ldr	x8, [sp, #24]
  40885c:	cbz	x8, 408880 <readlinkat@plt+0x5950>
  408860:	ldr	x8, [sp, #32]
  408864:	ldrb	w9, [x8]
  408868:	cmp	w9, #0x20
  40886c:	b.eq	408880 <readlinkat@plt+0x5950>  // b.none
  408870:	ldr	x8, [sp, #32]
  408874:	ldrb	w9, [x8]
  408878:	cmp	w9, #0x9
  40887c:	b.ne	4089b8 <readlinkat@plt+0x5a88>  // b.any
  408880:	ldr	x8, [sp, #24]
  408884:	mov	w9, #0x0                   	// #0
  408888:	str	w9, [sp, #12]
  40888c:	cbz	x8, 4088c4 <readlinkat@plt+0x5994>
  408890:	ldr	x8, [sp, #32]
  408894:	ldrb	w9, [x8]
  408898:	mov	w10, #0x1                   	// #1
  40889c:	cmp	w9, #0x20
  4088a0:	str	w10, [sp, #8]
  4088a4:	b.eq	4088bc <readlinkat@plt+0x598c>  // b.none
  4088a8:	ldr	x8, [sp, #32]
  4088ac:	ldrb	w9, [x8]
  4088b0:	cmp	w9, #0x9
  4088b4:	cset	w9, eq  // eq = none
  4088b8:	str	w9, [sp, #8]
  4088bc:	ldr	w8, [sp, #8]
  4088c0:	str	w8, [sp, #12]
  4088c4:	ldr	w8, [sp, #12]
  4088c8:	tbnz	w8, #0, 4088d0 <readlinkat@plt+0x59a0>
  4088cc:	b	4088ec <readlinkat@plt+0x59bc>
  4088d0:	ldr	x8, [sp, #32]
  4088d4:	add	x8, x8, #0x1
  4088d8:	str	x8, [sp, #32]
  4088dc:	ldr	x8, [sp, #24]
  4088e0:	subs	x8, x8, #0x1
  4088e4:	str	x8, [sp, #24]
  4088e8:	b	408880 <readlinkat@plt+0x5950>
  4088ec:	ldr	x8, [sp, #40]
  4088f0:	cbz	x8, 408988 <readlinkat@plt+0x5a58>
  4088f4:	ldr	x8, [sp, #48]
  4088f8:	ldrb	w9, [x8]
  4088fc:	cmp	w9, #0x20
  408900:	b.eq	408924 <readlinkat@plt+0x59f4>  // b.none
  408904:	ldr	x8, [sp, #48]
  408908:	ldrb	w9, [x8]
  40890c:	cmp	w9, #0x9
  408910:	b.eq	408924 <readlinkat@plt+0x59f4>  // b.none
  408914:	mov	w8, wzr
  408918:	and	w8, w8, #0x1
  40891c:	strb	w8, [sp, #63]
  408920:	b	408a14 <readlinkat@plt+0x5ae4>
  408924:	ldr	x8, [sp, #48]
  408928:	add	x8, x8, #0x1
  40892c:	str	x8, [sp, #48]
  408930:	ldr	x8, [sp, #40]
  408934:	subs	x8, x8, #0x1
  408938:	str	x8, [sp, #40]
  40893c:	ldr	x8, [sp, #40]
  408940:	mov	w9, #0x0                   	// #0
  408944:	str	w9, [sp, #4]
  408948:	cbz	x8, 408980 <readlinkat@plt+0x5a50>
  40894c:	ldr	x8, [sp, #48]
  408950:	ldrb	w9, [x8]
  408954:	mov	w10, #0x1                   	// #1
  408958:	cmp	w9, #0x20
  40895c:	str	w10, [sp]
  408960:	b.eq	408978 <readlinkat@plt+0x5a48>  // b.none
  408964:	ldr	x8, [sp, #48]
  408968:	ldrb	w9, [x8]
  40896c:	cmp	w9, #0x9
  408970:	cset	w9, eq  // eq = none
  408974:	str	w9, [sp]
  408978:	ldr	w8, [sp]
  40897c:	str	w8, [sp, #4]
  408980:	ldr	w8, [sp, #4]
  408984:	tbnz	w8, #0, 408924 <readlinkat@plt+0x59f4>
  408988:	ldr	x8, [sp, #40]
  40898c:	cbz	x8, 408998 <readlinkat@plt+0x5a68>
  408990:	ldr	x8, [sp, #24]
  408994:	cbnz	x8, 4089b4 <readlinkat@plt+0x5a84>
  408998:	ldr	x8, [sp, #40]
  40899c:	ldr	x9, [sp, #24]
  4089a0:	cmp	x8, x9
  4089a4:	cset	w10, eq  // eq = none
  4089a8:	and	w10, w10, #0x1
  4089ac:	strb	w10, [sp, #63]
  4089b0:	b	408a14 <readlinkat@plt+0x5ae4>
  4089b4:	b	408a10 <readlinkat@plt+0x5ae0>
  4089b8:	ldr	x8, [sp, #40]
  4089bc:	cbz	x8, 4089e8 <readlinkat@plt+0x5ab8>
  4089c0:	ldr	x8, [sp, #48]
  4089c4:	add	x9, x8, #0x1
  4089c8:	str	x9, [sp, #48]
  4089cc:	ldrb	w10, [x8]
  4089d0:	ldr	x8, [sp, #32]
  4089d4:	add	x9, x8, #0x1
  4089d8:	str	x9, [sp, #32]
  4089dc:	ldrb	w11, [x8]
  4089e0:	cmp	w10, w11
  4089e4:	b.eq	4089f8 <readlinkat@plt+0x5ac8>  // b.none
  4089e8:	mov	w8, wzr
  4089ec:	and	w8, w8, #0x1
  4089f0:	strb	w8, [sp, #63]
  4089f4:	b	408a14 <readlinkat@plt+0x5ae4>
  4089f8:	ldr	x8, [sp, #40]
  4089fc:	subs	x8, x8, #0x1
  408a00:	str	x8, [sp, #40]
  408a04:	ldr	x8, [sp, #24]
  408a08:	subs	x8, x8, #0x1
  408a0c:	str	x8, [sp, #24]
  408a10:	b	408858 <readlinkat@plt+0x5928>
  408a14:	ldrb	w8, [sp, #63]
  408a18:	and	w0, w8, #0x1
  408a1c:	add	sp, sp, #0x40
  408a20:	ret
  408a24:	sub	sp, sp, #0x20
  408a28:	stp	x29, x30, [sp, #16]
  408a2c:	add	x29, sp, #0x10
  408a30:	stur	w0, [x29, #-4]
  408a34:	bl	408484 <readlinkat@plt+0x5554>
  408a38:	ldur	w8, [x29, #-4]
  408a3c:	cbz	w8, 408a48 <readlinkat@plt+0x5b18>
  408a40:	ldur	w0, [x29, #-4]
  408a44:	bl	416458 <readlinkat@plt+0x13528>
  408a48:	mov	w0, #0x2                   	// #2
  408a4c:	bl	4027a0 <exit@plt>
  408a50:	sub	sp, sp, #0x30
  408a54:	stp	x29, x30, [sp, #32]
  408a58:	add	x29, sp, #0x20
  408a5c:	stur	x0, [x29, #-8]
  408a60:	stur	w1, [x29, #-12]
  408a64:	ldur	w8, [x29, #-12]
  408a68:	cbz	w8, 408a9c <readlinkat@plt+0x5b6c>
  408a6c:	ldur	x0, [x29, #-8]
  408a70:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  408a74:	add	x8, x8, #0x8c0
  408a78:	ldr	x2, [x8]
  408a7c:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  408a80:	add	x8, x8, #0x5c8
  408a84:	ldr	x8, [x8]
  408a88:	ldr	x3, [x8]
  408a8c:	adrp	x1, 47a000 <renameat2@@Base+0x6768>
  408a90:	add	x1, x1, #0x847
  408a94:	bl	402ef0 <fprintf@plt>
  408a98:	b	408afc <readlinkat@plt+0x5bcc>
  408a9c:	ldur	x0, [x29, #-8]
  408aa0:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  408aa4:	add	x8, x8, #0x5c8
  408aa8:	ldr	x8, [x8]
  408aac:	ldr	x2, [x8]
  408ab0:	adrp	x1, 47a000 <renameat2@@Base+0x6768>
  408ab4:	add	x1, x1, #0x872
  408ab8:	bl	402ef0 <fprintf@plt>
  408abc:	adrp	x8, 479000 <renameat2@@Base+0x5768>
  408ac0:	add	x8, x8, #0xfa0
  408ac4:	str	x8, [sp, #8]
  408ac8:	ldr	x8, [sp, #8]
  408acc:	ldr	x8, [x8]
  408ad0:	cbz	x8, 408afc <readlinkat@plt+0x5bcc>
  408ad4:	ldur	x0, [x29, #-8]
  408ad8:	ldr	x8, [sp, #8]
  408adc:	ldr	x2, [x8]
  408ae0:	adrp	x1, 47c000 <renameat2@@Base+0x8768>
  408ae4:	add	x1, x1, #0xb96
  408ae8:	bl	402ef0 <fprintf@plt>
  408aec:	ldr	x8, [sp, #8]
  408af0:	add	x8, x8, #0x8
  408af4:	str	x8, [sp, #8]
  408af8:	b	408ac8 <readlinkat@plt+0x5b98>
  408afc:	ldur	w0, [x29, #-12]
  408b00:	bl	4027a0 <exit@plt>
  408b04:	sub	sp, sp, #0xa0
  408b08:	stp	x29, x30, [sp, #144]
  408b0c:	add	x29, sp, #0x90
  408b10:	stur	x0, [x29, #-16]
  408b14:	stur	x1, [x29, #-24]
  408b18:	stur	x2, [x29, #-32]
  408b1c:	stur	x3, [x29, #-40]
  408b20:	ldur	x8, [x29, #-32]
  408b24:	add	x8, x8, #0x1
  408b28:	stur	x8, [x29, #-48]
  408b2c:	bl	4102f4 <readlinkat@plt+0xd3c4>
  408b30:	ldur	x8, [x29, #-40]
  408b34:	subs	x8, x0, x8
  408b38:	stur	x8, [x29, #-64]
  408b3c:	ldur	x8, [x29, #-16]
  408b40:	ldur	x9, [x29, #-24]
  408b44:	add	x8, x8, x9
  408b48:	ldur	x9, [x29, #-32]
  408b4c:	add	x8, x8, x9
  408b50:	stur	x8, [x29, #-56]
  408b54:	ldur	x8, [x29, #-48]
  408b58:	ldur	x9, [x29, #-64]
  408b5c:	cmp	x8, x9
  408b60:	b.gt	408c70 <readlinkat@plt+0x5d40>
  408b64:	ldur	x0, [x29, #-56]
  408b68:	ldur	x8, [x29, #-24]
  408b6c:	cmp	x8, #0x0
  408b70:	cset	w9, ge  // ge = tcont
  408b74:	and	w1, w9, #0x1
  408b78:	add	x2, sp, #0x48
  408b7c:	bl	404014 <readlinkat@plt+0x10e4>
  408b80:	str	x0, [sp, #64]
  408b84:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  408b88:	add	x8, x8, #0xa58
  408b8c:	ldrb	w9, [x8]
  408b90:	tbnz	w9, #0, 408b98 <readlinkat@plt+0x5c68>
  408b94:	b	408bf8 <readlinkat@plt+0x5cc8>
  408b98:	ldr	x0, [sp, #64]
  408b9c:	ldr	x1, [sp, #72]
  408ba0:	ldur	x8, [x29, #-48]
  408ba4:	str	x0, [sp, #56]
  408ba8:	mov	x0, x8
  408bac:	str	x1, [sp, #48]
  408bb0:	bl	41039c <readlinkat@plt+0xd46c>
  408bb4:	ldur	x8, [x29, #-48]
  408bb8:	str	x0, [sp, #40]
  408bbc:	mov	x0, x8
  408bc0:	bl	410354 <readlinkat@plt+0xd424>
  408bc4:	ldr	x8, [sp, #56]
  408bc8:	str	x0, [sp, #32]
  408bcc:	mov	x0, x8
  408bd0:	ldr	x1, [sp, #48]
  408bd4:	ldr	x2, [sp, #40]
  408bd8:	ldr	x3, [sp, #32]
  408bdc:	bl	4087c4 <readlinkat@plt+0x5894>
  408be0:	tbnz	w0, #0, 408bf4 <readlinkat@plt+0x5cc4>
  408be4:	mov	w8, wzr
  408be8:	and	w8, w8, #0x1
  408bec:	sturb	w8, [x29, #-1]
  408bf0:	b	408c7c <readlinkat@plt+0x5d4c>
  408bf4:	b	408c54 <readlinkat@plt+0x5d24>
  408bf8:	ldr	x8, [sp, #72]
  408bfc:	ldur	x0, [x29, #-48]
  408c00:	str	x8, [sp, #24]
  408c04:	bl	410354 <readlinkat@plt+0xd424>
  408c08:	ldr	x8, [sp, #24]
  408c0c:	cmp	x8, x0
  408c10:	b.ne	408c44 <readlinkat@plt+0x5d14>  // b.any
  408c14:	ldr	x0, [sp, #64]
  408c18:	ldur	x8, [x29, #-48]
  408c1c:	str	x0, [sp, #16]
  408c20:	mov	x0, x8
  408c24:	bl	41039c <readlinkat@plt+0xd46c>
  408c28:	ldr	x2, [sp, #72]
  408c2c:	ldr	x8, [sp, #16]
  408c30:	str	x0, [sp, #8]
  408c34:	mov	x0, x8
  408c38:	ldr	x1, [sp, #8]
  408c3c:	bl	402b90 <memcmp@plt>
  408c40:	cbz	w0, 408c54 <readlinkat@plt+0x5d24>
  408c44:	mov	w8, wzr
  408c48:	and	w8, w8, #0x1
  408c4c:	sturb	w8, [x29, #-1]
  408c50:	b	408c7c <readlinkat@plt+0x5d4c>
  408c54:	ldur	x8, [x29, #-48]
  408c58:	add	x8, x8, #0x1
  408c5c:	stur	x8, [x29, #-48]
  408c60:	ldur	x8, [x29, #-56]
  408c64:	add	x8, x8, #0x1
  408c68:	stur	x8, [x29, #-56]
  408c6c:	b	408b54 <readlinkat@plt+0x5c24>
  408c70:	mov	w8, #0x1                   	// #1
  408c74:	and	w8, w8, #0x1
  408c78:	sturb	w8, [x29, #-1]
  408c7c:	ldurb	w8, [x29, #-1]
  408c80:	and	w0, w8, #0x1
  408c84:	ldp	x29, x30, [sp, #144]
  408c88:	add	sp, sp, #0xa0
  408c8c:	ret
  408c90:	sub	sp, sp, #0x40
  408c94:	stp	x29, x30, [sp, #48]
  408c98:	add	x29, sp, #0x30
  408c9c:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  408ca0:	add	x8, x8, #0x5f0
  408ca4:	mov	w3, #0x1                   	// #1
  408ca8:	mov	w4, #0x1b6                 	// #438
  408cac:	mov	w9, #0xffffffff            	// #-1
  408cb0:	stur	x0, [x29, #-8]
  408cb4:	ldur	x2, [x29, #-8]
  408cb8:	mov	x0, x8
  408cbc:	mov	w1, #0x72                  	// #114
  408cc0:	str	x8, [sp, #24]
  408cc4:	str	w9, [sp, #20]
  408cc8:	bl	416fd8 <readlinkat@plt+0x140a8>
  408ccc:	stur	w0, [x29, #-12]
  408cd0:	ldur	w9, [x29, #-12]
  408cd4:	ldr	w10, [sp, #20]
  408cd8:	cmp	w9, w10
  408cdc:	b.ne	408cf4 <readlinkat@plt+0x5dc4>  // b.any
  408ce0:	ldr	x8, [sp, #24]
  408ce4:	ldr	x1, [x8]
  408ce8:	adrp	x0, 479000 <renameat2@@Base+0x5768>
  408cec:	add	x0, x0, #0x5fe
  408cf0:	bl	413d88 <readlinkat@plt+0x10e58>
  408cf4:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  408cf8:	add	x8, x8, #0x5e0
  408cfc:	mov	w9, #0x1                   	// #1
  408d00:	strb	w9, [x8]
  408d04:	ldur	w0, [x29, #-12]
  408d08:	adrp	x1, 47a000 <renameat2@@Base+0x6768>
  408d0c:	add	x1, x1, #0x30f
  408d10:	bl	402a40 <fdopen@plt>
  408d14:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  408d18:	add	x8, x8, #0x5e8
  408d1c:	str	x0, [x8]
  408d20:	ldr	x8, [x8]
  408d24:	cbnz	x8, 408d4c <readlinkat@plt+0x5e1c>
  408d28:	ldr	x8, [sp, #24]
  408d2c:	ldr	x0, [x8]
  408d30:	bl	473254 <readlinkat@plt+0x70324>
  408d34:	adrp	x8, 47b000 <renameat2@@Base+0x7768>
  408d38:	add	x8, x8, #0x444
  408d3c:	str	x0, [sp, #8]
  408d40:	mov	x0, x8
  408d44:	ldr	x1, [sp, #8]
  408d48:	bl	413d88 <readlinkat@plt+0x10e58>
  408d4c:	ldp	x29, x30, [sp, #48]
  408d50:	add	sp, sp, #0x40
  408d54:	ret
  408d58:	sub	sp, sp, #0x90
  408d5c:	stp	x29, x30, [sp, #128]
  408d60:	add	x29, sp, #0x80
  408d64:	mov	x8, #0x1                   	// #1
  408d68:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  408d6c:	add	x9, x9, #0x5e8
  408d70:	mov	w10, #0x1                   	// #1
  408d74:	and	w10, w0, w10
  408d78:	sturb	w10, [x29, #-1]
  408d7c:	and	w10, w1, #0x1
  408d80:	sturb	w10, [x29, #-2]
  408d84:	stur	x8, [x29, #-16]
  408d88:	stur	x9, [x29, #-48]
  408d8c:	bl	4102f4 <readlinkat@plt+0xd3c4>
  408d90:	stur	x0, [x29, #-24]
  408d94:	ldur	x8, [x29, #-24]
  408d98:	add	x8, x8, #0x1
  408d9c:	stur	x8, [x29, #-32]
  408da0:	bl	4103cc <readlinkat@plt+0xd49c>
  408da4:	stur	x0, [x29, #-40]
  408da8:	ldurb	w10, [x29, #-1]
  408dac:	tbnz	w10, #0, 408db4 <readlinkat@plt+0x5e84>
  408db0:	b	408e30 <readlinkat@plt+0x5f00>
  408db4:	mov	w0, #0x2                   	// #2
  408db8:	bl	410210 <readlinkat@plt+0xd2e0>
  408dbc:	cbz	x0, 408df4 <readlinkat@plt+0x5ec4>
  408dc0:	ldur	x8, [x29, #-48]
  408dc4:	ldr	x0, [x8]
  408dc8:	mov	w9, #0x2                   	// #2
  408dcc:	stur	x0, [x29, #-56]
  408dd0:	mov	w0, w9
  408dd4:	bl	410210 <readlinkat@plt+0xd2e0>
  408dd8:	ldur	x8, [x29, #-56]
  408ddc:	str	x0, [sp, #64]
  408de0:	mov	x0, x8
  408de4:	adrp	x1, 47b000 <renameat2@@Base+0x7768>
  408de8:	add	x1, x1, #0x462
  408dec:	ldr	x2, [sp, #64]
  408df0:	bl	402ef0 <fprintf@plt>
  408df4:	ldur	x8, [x29, #-48]
  408df8:	ldr	x0, [x8]
  408dfc:	ldurb	w9, [x29, #-2]
  408e00:	adrp	x1, 47b000 <renameat2@@Base+0x7768>
  408e04:	add	x1, x1, #0x503
  408e08:	and	w2, w9, #0x1
  408e0c:	bl	40953c <readlinkat@plt+0x660c>
  408e10:	ldur	x8, [x29, #-48]
  408e14:	ldr	x0, [x8]
  408e18:	ldurb	w9, [x29, #-2]
  408e1c:	eor	w9, w9, #0x1
  408e20:	adrp	x1, 47b000 <renameat2@@Base+0x7768>
  408e24:	add	x1, x1, #0x46d
  408e28:	and	w2, w9, #0x1
  408e2c:	bl	40953c <readlinkat@plt+0x660c>
  408e30:	ldur	x8, [x29, #-48]
  408e34:	ldr	x0, [x8]
  408e38:	adrp	x1, 47b000 <renameat2@@Base+0x7768>
  408e3c:	add	x1, x1, #0x471
  408e40:	bl	402ef0 <fprintf@plt>
  408e44:	ldur	x8, [x29, #-48]
  408e48:	ldr	x9, [x8]
  408e4c:	str	x9, [sp, #56]
  408e50:	bl	4102e4 <readlinkat@plt+0xd3b4>
  408e54:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  408e58:	add	x8, x8, #0xb28
  408e5c:	ldr	x9, [x8]
  408e60:	add	x1, x0, x9
  408e64:	ldur	x2, [x29, #-24]
  408e68:	ldr	x0, [sp, #56]
  408e6c:	str	x8, [sp, #48]
  408e70:	bl	409600 <readlinkat@plt+0x66d0>
  408e74:	ldur	x8, [x29, #-48]
  408e78:	ldr	x0, [x8]
  408e7c:	adrp	x1, 47b000 <renameat2@@Base+0x7768>
  408e80:	add	x1, x1, #0x476
  408e84:	bl	402ef0 <fprintf@plt>
  408e88:	ldur	x8, [x29, #-48]
  408e8c:	ldr	x9, [x8]
  408e90:	str	x9, [sp, #40]
  408e94:	bl	410304 <readlinkat@plt+0xd3d4>
  408e98:	ldr	x8, [sp, #48]
  408e9c:	ldr	x9, [x8]
  408ea0:	add	x1, x0, x9
  408ea4:	str	x1, [sp, #32]
  408ea8:	bl	410314 <readlinkat@plt+0xd3e4>
  408eac:	ldr	x8, [sp, #40]
  408eb0:	str	x0, [sp, #24]
  408eb4:	mov	x0, x8
  408eb8:	ldr	x1, [sp, #32]
  408ebc:	ldr	x2, [sp, #24]
  408ec0:	bl	409600 <readlinkat@plt+0x66d0>
  408ec4:	ldur	x8, [x29, #-48]
  408ec8:	ldr	x0, [x8]
  408ecc:	ldur	x9, [x29, #-40]
  408ed0:	str	x0, [sp, #16]
  408ed4:	cbz	x9, 408ee4 <readlinkat@plt+0x5fb4>
  408ed8:	ldur	x8, [x29, #-40]
  408edc:	str	x8, [sp, #8]
  408ee0:	b	408ef0 <readlinkat@plt+0x5fc0>
  408ee4:	adrp	x8, 47a000 <renameat2@@Base+0x6768>
  408ee8:	add	x8, x8, #0x4c8
  408eec:	str	x8, [sp, #8]
  408ef0:	ldr	x8, [sp, #8]
  408ef4:	ldr	x0, [sp, #16]
  408ef8:	adrp	x1, 47b000 <renameat2@@Base+0x7768>
  408efc:	add	x1, x1, #0x479
  408f00:	mov	x2, x8
  408f04:	bl	402ef0 <fprintf@plt>
  408f08:	ldur	x0, [x29, #-32]
  408f0c:	bl	410378 <readlinkat@plt+0xd448>
  408f10:	and	w8, w0, #0xff
  408f14:	mov	w9, #0x1                   	// #1
  408f18:	cmp	w8, #0x3d
  408f1c:	str	w9, [sp, #4]
  408f20:	b.eq	408f3c <readlinkat@plt+0x600c>  // b.none
  408f24:	ldur	x0, [x29, #-32]
  408f28:	bl	410378 <readlinkat@plt+0xd448>
  408f2c:	and	w8, w0, #0xff
  408f30:	cmp	w8, #0xa
  408f34:	cset	w8, eq  // eq = none
  408f38:	str	w8, [sp, #4]
  408f3c:	ldr	w8, [sp, #4]
  408f40:	tbnz	w8, #0, 408f48 <readlinkat@plt+0x6018>
  408f44:	b	408f58 <readlinkat@plt+0x6028>
  408f48:	ldur	x8, [x29, #-32]
  408f4c:	add	x8, x8, #0x1
  408f50:	stur	x8, [x29, #-32]
  408f54:	b	408f08 <readlinkat@plt+0x5fd8>
  408f58:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  408f5c:	add	x8, x8, #0xa54
  408f60:	ldr	w9, [x8]
  408f64:	cmp	w9, #0x5
  408f68:	b.eq	408f74 <readlinkat@plt+0x6044>  // b.none
  408f6c:	mov	w0, #0x5                   	// #5
  408f70:	bl	410a04 <readlinkat@plt+0xdad4>
  408f74:	ldur	x0, [x29, #-16]
  408f78:	bl	410378 <readlinkat@plt+0xd448>
  408f7c:	and	w8, w0, #0xff
  408f80:	cmp	w8, #0x2d
  408f84:	b.ne	408fbc <readlinkat@plt+0x608c>  // b.any
  408f88:	ldur	x8, [x29, #-48]
  408f8c:	ldr	x1, [x8]
  408f90:	mov	w0, #0x2d                  	// #45
  408f94:	bl	4028c0 <fputc@plt>
  408f98:	ldur	x8, [x29, #-16]
  408f9c:	ldur	x9, [x29, #-48]
  408fa0:	ldr	x1, [x9]
  408fa4:	mov	x0, x8
  408fa8:	bl	4100fc <readlinkat@plt+0xd1cc>
  408fac:	ldur	x8, [x29, #-16]
  408fb0:	add	x8, x8, #0x1
  408fb4:	stur	x8, [x29, #-16]
  408fb8:	b	408f74 <readlinkat@plt+0x6044>
  408fbc:	ldur	x0, [x29, #-32]
  408fc0:	bl	410378 <readlinkat@plt+0xd448>
  408fc4:	and	w8, w0, #0xff
  408fc8:	cmp	w8, #0x2b
  408fcc:	b.ne	409004 <readlinkat@plt+0x60d4>  // b.any
  408fd0:	ldur	x8, [x29, #-48]
  408fd4:	ldr	x1, [x8]
  408fd8:	mov	w0, #0x2b                  	// #43
  408fdc:	bl	4028c0 <fputc@plt>
  408fe0:	ldur	x8, [x29, #-32]
  408fe4:	ldur	x9, [x29, #-48]
  408fe8:	ldr	x1, [x9]
  408fec:	mov	x0, x8
  408ff0:	bl	4100fc <readlinkat@plt+0xd1cc>
  408ff4:	ldur	x8, [x29, #-32]
  408ff8:	add	x8, x8, #0x1
  408ffc:	stur	x8, [x29, #-32]
  409000:	b	408fbc <readlinkat@plt+0x608c>
  409004:	ldur	x8, [x29, #-16]
  409008:	ldur	x9, [x29, #-24]
  40900c:	cmp	x8, x9
  409010:	b.le	409018 <readlinkat@plt+0x60e8>
  409014:	b	40908c <readlinkat@plt+0x615c>
  409018:	ldur	x0, [x29, #-32]
  40901c:	bl	410378 <readlinkat@plt+0xd448>
  409020:	and	w8, w0, #0xff
  409024:	ldur	x0, [x29, #-16]
  409028:	str	w8, [sp]
  40902c:	bl	410378 <readlinkat@plt+0xd448>
  409030:	and	w8, w0, #0xff
  409034:	ldr	w9, [sp]
  409038:	cmp	w9, w8
  40903c:	b.eq	40904c <readlinkat@plt+0x611c>  // b.none
  409040:	ldur	x0, [x29, #-16]
  409044:	ldur	x1, [x29, #-32]
  409048:	bl	409704 <readlinkat@plt+0x67d4>
  40904c:	ldur	x8, [x29, #-48]
  409050:	ldr	x1, [x8]
  409054:	mov	w0, #0x20                  	// #32
  409058:	bl	4028c0 <fputc@plt>
  40905c:	ldur	x8, [x29, #-16]
  409060:	ldur	x9, [x29, #-48]
  409064:	ldr	x1, [x9]
  409068:	mov	x0, x8
  40906c:	bl	4100fc <readlinkat@plt+0xd1cc>
  409070:	ldur	x8, [x29, #-16]
  409074:	add	x8, x8, #0x1
  409078:	stur	x8, [x29, #-16]
  40907c:	ldur	x8, [x29, #-32]
  409080:	add	x8, x8, #0x1
  409084:	stur	x8, [x29, #-32]
  409088:	b	408f74 <readlinkat@plt+0x6044>
  40908c:	ldur	x0, [x29, #-32]
  409090:	bl	410378 <readlinkat@plt+0xd448>
  409094:	and	w8, w0, #0xff
  409098:	cmp	w8, #0x5e
  40909c:	b.eq	4090ac <readlinkat@plt+0x617c>  // b.none
  4090a0:	ldur	x0, [x29, #-16]
  4090a4:	ldur	x1, [x29, #-32]
  4090a8:	bl	409704 <readlinkat@plt+0x67d4>
  4090ac:	ldp	x29, x30, [sp, #128]
  4090b0:	add	sp, sp, #0x90
  4090b4:	ret
  4090b8:	sub	sp, sp, #0x170
  4090bc:	stp	x29, x30, [sp, #336]
  4090c0:	str	x28, [sp, #352]
  4090c4:	add	x29, sp, #0x150
  4090c8:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4090cc:	add	x8, x8, #0xb28
  4090d0:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4090d4:	add	x9, x9, #0xa54
  4090d8:	mov	w10, #0x4                   	// #4
  4090dc:	adrp	x11, 47b000 <renameat2@@Base+0x7768>
  4090e0:	add	x11, x11, #0x4fb
  4090e4:	adrp	x12, 47a000 <renameat2@@Base+0x6768>
  4090e8:	add	x12, x12, #0x4c8
  4090ec:	adrp	x13, 47b000 <renameat2@@Base+0x7768>
  4090f0:	add	x13, x13, #0x501
  4090f4:	adrp	x14, 47b000 <renameat2@@Base+0x7768>
  4090f8:	add	x14, x14, #0x507
  4090fc:	adrp	x15, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  409100:	add	x15, x15, #0x5e8
  409104:	mov	w16, #0x1                   	// #1
  409108:	and	w16, w0, w16
  40910c:	sturb	w16, [x29, #-1]
  409110:	and	w16, w1, #0x1
  409114:	sturb	w16, [x29, #-2]
  409118:	stur	x8, [x29, #-136]
  40911c:	stur	x9, [x29, #-144]
  409120:	stur	w10, [x29, #-148]
  409124:	stur	x11, [x29, #-160]
  409128:	str	x12, [sp, #168]
  40912c:	str	x13, [sp, #160]
  409130:	str	x14, [sp, #152]
  409134:	str	x15, [sp, #144]
  409138:	bl	410324 <readlinkat@plt+0xd3f4>
  40913c:	stur	x0, [x29, #-24]
  409140:	bl	4102e4 <readlinkat@plt+0xd3b4>
  409144:	ldur	x8, [x29, #-136]
  409148:	ldr	x9, [x8]
  40914c:	add	x9, x0, x9
  409150:	stur	x9, [x29, #-32]
  409154:	bl	410304 <readlinkat@plt+0xd3d4>
  409158:	ldur	x8, [x29, #-136]
  40915c:	ldr	x9, [x8]
  409160:	add	x9, x0, x9
  409164:	stur	x9, [x29, #-40]
  409168:	ldur	x9, [x29, #-32]
  40916c:	str	x9, [sp, #136]
  409170:	bl	4102f4 <readlinkat@plt+0xd3c4>
  409174:	ldr	x8, [sp, #136]
  409178:	add	x9, x8, x0
  40917c:	subs	x9, x9, #0x1
  409180:	stur	x9, [x29, #-48]
  409184:	ldur	x9, [x29, #-40]
  409188:	str	x9, [sp, #128]
  40918c:	bl	410314 <readlinkat@plt+0xd3e4>
  409190:	ldr	x8, [sp, #128]
  409194:	add	x9, x8, x0
  409198:	subs	x9, x9, #0x1
  40919c:	stur	x9, [x29, #-56]
  4091a0:	ldur	x9, [x29, #-144]
  4091a4:	ldr	w10, [x9]
  4091a8:	ldur	w16, [x29, #-148]
  4091ac:	cmp	w16, w10
  4091b0:	ldur	x11, [x29, #-160]
  4091b4:	ldr	x12, [sp, #168]
  4091b8:	csel	x13, x11, x12, le
  4091bc:	stur	x13, [x29, #-64]
  4091c0:	ldr	w10, [x9]
  4091c4:	cmp	w16, w10
  4091c8:	ldr	x13, [sp, #160]
  4091cc:	ldr	x14, [sp, #152]
  4091d0:	csel	x15, x13, x14, le
  4091d4:	stur	x15, [x29, #-72]
  4091d8:	bl	4103cc <readlinkat@plt+0xd49c>
  4091dc:	stur	x0, [x29, #-80]
  4091e0:	ldur	x8, [x29, #-144]
  4091e4:	ldr	w10, [x8]
  4091e8:	cmp	w10, #0x5
  4091ec:	b.ne	4091f8 <readlinkat@plt+0x62c8>  // b.any
  4091f0:	mov	w0, #0x4                   	// #4
  4091f4:	bl	410a04 <readlinkat@plt+0xdad4>
  4091f8:	ldurb	w8, [x29, #-1]
  4091fc:	tbnz	w8, #0, 409204 <readlinkat@plt+0x62d4>
  409200:	b	409280 <readlinkat@plt+0x6350>
  409204:	mov	w0, #0x2                   	// #2
  409208:	bl	410210 <readlinkat@plt+0xd2e0>
  40920c:	cbz	x0, 409244 <readlinkat@plt+0x6314>
  409210:	ldr	x8, [sp, #144]
  409214:	ldr	x0, [x8]
  409218:	mov	w9, #0x2                   	// #2
  40921c:	str	x0, [sp, #120]
  409220:	mov	w0, w9
  409224:	bl	410210 <readlinkat@plt+0xd2e0>
  409228:	ldr	x8, [sp, #120]
  40922c:	str	x0, [sp, #112]
  409230:	mov	x0, x8
  409234:	adrp	x1, 47b000 <renameat2@@Base+0x7768>
  409238:	add	x1, x1, #0x462
  40923c:	ldr	x2, [sp, #112]
  409240:	bl	402ef0 <fprintf@plt>
  409244:	ldr	x8, [sp, #144]
  409248:	ldr	x0, [x8]
  40924c:	ldurb	w9, [x29, #-2]
  409250:	adrp	x1, 47b000 <renameat2@@Base+0x7768>
  409254:	add	x1, x1, #0x4fd
  409258:	and	w2, w9, #0x1
  40925c:	bl	40953c <readlinkat@plt+0x660c>
  409260:	ldr	x8, [sp, #144]
  409264:	ldr	x0, [x8]
  409268:	ldurb	w9, [x29, #-2]
  40926c:	eor	w9, w9, #0x1
  409270:	adrp	x1, 47b000 <renameat2@@Base+0x7768>
  409274:	add	x1, x1, #0x503
  409278:	and	w2, w9, #0x1
  40927c:	bl	40953c <readlinkat@plt+0x660c>
  409280:	ldr	x8, [sp, #144]
  409284:	ldr	x0, [x8]
  409288:	ldur	x9, [x29, #-80]
  40928c:	str	x0, [sp, #104]
  409290:	cbz	x9, 4092a0 <readlinkat@plt+0x6370>
  409294:	ldur	x8, [x29, #-80]
  409298:	str	x8, [sp, #96]
  40929c:	b	4092ac <readlinkat@plt+0x637c>
  4092a0:	adrp	x8, 47a000 <renameat2@@Base+0x6768>
  4092a4:	add	x8, x8, #0x4c8
  4092a8:	str	x8, [sp, #96]
  4092ac:	ldr	x8, [sp, #96]
  4092b0:	ldr	x0, [sp, #104]
  4092b4:	adrp	x1, 47b000 <renameat2@@Base+0x7768>
  4092b8:	add	x1, x1, #0x50e
  4092bc:	mov	x2, x8
  4092c0:	bl	402ef0 <fprintf@plt>
  4092c4:	stur	xzr, [x29, #-16]
  4092c8:	ldur	x8, [x29, #-16]
  4092cc:	ldur	x9, [x29, #-24]
  4092d0:	cmp	x8, x9
  4092d4:	b.gt	40952c <readlinkat@plt+0x65fc>
  4092d8:	ldur	x0, [x29, #-16]
  4092dc:	bl	410378 <readlinkat@plt+0xd448>
  4092e0:	and	w8, w0, #0xff
  4092e4:	subs	w8, w8, #0xa
  4092e8:	mov	w9, w8
  4092ec:	ubfx	x9, x9, #0, #32
  4092f0:	cmp	x9, #0x33
  4092f4:	str	x9, [sp, #88]
  4092f8:	b.hi	4094fc <readlinkat@plt+0x65cc>  // b.pmore
  4092fc:	adrp	x8, 479000 <renameat2@@Base+0x5768>
  409300:	add	x8, x8, #0x964
  409304:	ldr	x11, [sp, #88]
  409308:	ldrsw	x10, [x8, x11, lsl #2]
  40930c:	add	x9, x8, x10
  409310:	br	x9
  409314:	ldur	x8, [x29, #-48]
  409318:	ldur	x9, [x29, #-32]
  40931c:	cmp	x8, x9
  409320:	b.ge	409340 <readlinkat@plt+0x6410>  // b.tcont
  409324:	ldr	x8, [sp, #144]
  409328:	ldr	x0, [x8]
  40932c:	ldur	x2, [x29, #-64]
  409330:	adrp	x1, 47b000 <renameat2@@Base+0x7768>
  409334:	add	x1, x1, #0x521
  409338:	bl	402ef0 <fprintf@plt>
  40933c:	b	4093e4 <readlinkat@plt+0x64b4>
  409340:	ldur	x8, [x29, #-48]
  409344:	ldur	x9, [x29, #-32]
  409348:	cmp	x8, x9
  40934c:	b.ne	409390 <readlinkat@plt+0x6460>  // b.any
  409350:	ldr	x8, [sp, #144]
  409354:	ldr	x0, [x8]
  409358:	ldur	x1, [x29, #-32]
  40935c:	sub	x9, x29, #0x67
  409360:	str	x0, [sp, #80]
  409364:	mov	x0, x9
  409368:	bl	415f48 <readlinkat@plt+0x13018>
  40936c:	ldur	x3, [x29, #-64]
  409370:	ldr	x8, [sp, #80]
  409374:	str	x0, [sp, #72]
  409378:	mov	x0, x8
  40937c:	adrp	x1, 47b000 <renameat2@@Base+0x7768>
  409380:	add	x1, x1, #0x52a
  409384:	ldr	x2, [sp, #72]
  409388:	bl	402ef0 <fprintf@plt>
  40938c:	b	4093e4 <readlinkat@plt+0x64b4>
  409390:	ldr	x8, [sp, #144]
  409394:	ldr	x0, [x8]
  409398:	ldur	x1, [x29, #-32]
  40939c:	sub	x9, x29, #0x67
  4093a0:	str	x0, [sp, #64]
  4093a4:	mov	x0, x9
  4093a8:	bl	415f48 <readlinkat@plt+0x13018>
  4093ac:	ldur	x1, [x29, #-48]
  4093b0:	sub	x8, x29, #0x7e
  4093b4:	str	x0, [sp, #56]
  4093b8:	mov	x0, x8
  4093bc:	bl	415f48 <readlinkat@plt+0x13018>
  4093c0:	ldur	x4, [x29, #-64]
  4093c4:	ldr	x8, [sp, #64]
  4093c8:	str	x0, [sp, #48]
  4093cc:	mov	x0, x8
  4093d0:	adrp	x1, 47b000 <renameat2@@Base+0x7768>
  4093d4:	add	x1, x1, #0x534
  4093d8:	ldr	x2, [sp, #56]
  4093dc:	ldr	x3, [sp, #48]
  4093e0:	bl	402ef0 <fprintf@plt>
  4093e4:	b	409508 <readlinkat@plt+0x65d8>
  4093e8:	ldur	x8, [x29, #-56]
  4093ec:	ldur	x9, [x29, #-40]
  4093f0:	cmp	x8, x9
  4093f4:	b.ge	409414 <readlinkat@plt+0x64e4>  // b.tcont
  4093f8:	ldr	x8, [sp, #144]
  4093fc:	ldr	x0, [x8]
  409400:	ldur	x2, [x29, #-72]
  409404:	adrp	x1, 47b000 <renameat2@@Base+0x7768>
  409408:	add	x1, x1, #0x541
  40940c:	bl	402ef0 <fprintf@plt>
  409410:	b	4094b8 <readlinkat@plt+0x6588>
  409414:	ldur	x8, [x29, #-56]
  409418:	ldur	x9, [x29, #-40]
  40941c:	cmp	x8, x9
  409420:	b.ne	409464 <readlinkat@plt+0x6534>  // b.any
  409424:	ldr	x8, [sp, #144]
  409428:	ldr	x0, [x8]
  40942c:	ldur	x1, [x29, #-40]
  409430:	sub	x9, x29, #0x67
  409434:	str	x0, [sp, #40]
  409438:	mov	x0, x9
  40943c:	bl	415f48 <readlinkat@plt+0x13018>
  409440:	ldur	x3, [x29, #-72]
  409444:	ldr	x8, [sp, #40]
  409448:	str	x0, [sp, #32]
  40944c:	mov	x0, x8
  409450:	adrp	x1, 47b000 <renameat2@@Base+0x7768>
  409454:	add	x1, x1, #0x54a
  409458:	ldr	x2, [sp, #32]
  40945c:	bl	402ef0 <fprintf@plt>
  409460:	b	4094b8 <readlinkat@plt+0x6588>
  409464:	ldr	x8, [sp, #144]
  409468:	ldr	x0, [x8]
  40946c:	ldur	x1, [x29, #-40]
  409470:	sub	x9, x29, #0x67
  409474:	str	x0, [sp, #24]
  409478:	mov	x0, x9
  40947c:	bl	415f48 <readlinkat@plt+0x13018>
  409480:	ldur	x1, [x29, #-56]
  409484:	sub	x8, x29, #0x7e
  409488:	str	x0, [sp, #16]
  40948c:	mov	x0, x8
  409490:	bl	415f48 <readlinkat@plt+0x13018>
  409494:	ldur	x4, [x29, #-72]
  409498:	ldr	x8, [sp, #24]
  40949c:	str	x0, [sp, #8]
  4094a0:	mov	x0, x8
  4094a4:	adrp	x1, 47b000 <renameat2@@Base+0x7768>
  4094a8:	add	x1, x1, #0x554
  4094ac:	ldr	x2, [sp, #16]
  4094b0:	ldr	x3, [sp, #8]
  4094b4:	bl	402ef0 <fprintf@plt>
  4094b8:	b	409508 <readlinkat@plt+0x65d8>
  4094bc:	ldr	x8, [sp, #144]
  4094c0:	ldr	x0, [x8]
  4094c4:	ldur	x9, [x29, #-16]
  4094c8:	str	x0, [sp]
  4094cc:	mov	x0, x9
  4094d0:	bl	410378 <readlinkat@plt+0xd448>
  4094d4:	and	w2, w0, #0xff
  4094d8:	ldr	x0, [sp]
  4094dc:	adrp	x1, 47b000 <renameat2@@Base+0x7768>
  4094e0:	add	x1, x1, #0x561
  4094e4:	bl	402ef0 <fprintf@plt>
  4094e8:	ldur	x0, [x29, #-16]
  4094ec:	ldr	x8, [sp, #144]
  4094f0:	ldr	x1, [x8]
  4094f4:	bl	4100fc <readlinkat@plt+0xd1cc>
  4094f8:	b	409508 <readlinkat@plt+0x65d8>
  4094fc:	adrp	x0, 47b000 <renameat2@@Base+0x7768>
  409500:	add	x0, x0, #0x565
  409504:	bl	4144f8 <readlinkat@plt+0x115c8>
  409508:	ldr	x8, [sp, #144]
  40950c:	ldr	x0, [x8]
  409510:	bl	402f20 <ferror@plt>
  409514:	cbz	w0, 40951c <readlinkat@plt+0x65ec>
  409518:	bl	41516c <readlinkat@plt+0x1223c>
  40951c:	ldur	x8, [x29, #-16]
  409520:	add	x8, x8, #0x1
  409524:	stur	x8, [x29, #-16]
  409528:	b	4092c8 <readlinkat@plt+0x6398>
  40952c:	ldr	x28, [sp, #352]
  409530:	ldp	x29, x30, [sp, #336]
  409534:	add	sp, sp, #0x170
  409538:	ret
  40953c:	sub	sp, sp, #0x60
  409540:	stp	x29, x30, [sp, #80]
  409544:	add	x29, sp, #0x50
  409548:	stur	x0, [x29, #-8]
  40954c:	stur	x1, [x29, #-16]
  409550:	mov	w8, #0x1                   	// #1
  409554:	and	w8, w2, w8
  409558:	sturb	w8, [x29, #-17]
  40955c:	ldurb	w8, [x29, #-17]
  409560:	and	w0, w8, #0x1
  409564:	bl	410210 <readlinkat@plt+0xd2e0>
  409568:	stur	x0, [x29, #-32]
  40956c:	ldurb	w8, [x29, #-17]
  409570:	and	w0, w8, #0x1
  409574:	bl	4103f0 <readlinkat@plt+0xd4c0>
  409578:	str	x0, [sp, #40]
  40957c:	ldur	x0, [x29, #-8]
  409580:	ldur	x2, [x29, #-16]
  409584:	ldur	x9, [x29, #-32]
  409588:	str	x0, [sp, #32]
  40958c:	str	x2, [sp, #24]
  409590:	cbz	x9, 4095a0 <readlinkat@plt+0x6670>
  409594:	ldur	x8, [x29, #-32]
  409598:	str	x8, [sp, #16]
  40959c:	b	4095ac <readlinkat@plt+0x667c>
  4095a0:	adrp	x8, 479000 <renameat2@@Base+0x5768>
  4095a4:	add	x8, x8, #0x5e1
  4095a8:	str	x8, [sp, #16]
  4095ac:	ldr	x8, [sp, #16]
  4095b0:	ldr	x9, [sp, #40]
  4095b4:	str	x8, [sp, #8]
  4095b8:	cbz	x9, 4095c8 <readlinkat@plt+0x6698>
  4095bc:	ldr	x8, [sp, #40]
  4095c0:	str	x8, [sp]
  4095c4:	b	4095d4 <readlinkat@plt+0x66a4>
  4095c8:	adrp	x8, 47a000 <renameat2@@Base+0x6768>
  4095cc:	add	x8, x8, #0x4c8
  4095d0:	str	x8, [sp]
  4095d4:	ldr	x8, [sp]
  4095d8:	ldr	x0, [sp, #32]
  4095dc:	adrp	x1, 47b000 <renameat2@@Base+0x7768>
  4095e0:	add	x1, x1, #0x480
  4095e4:	ldr	x2, [sp, #24]
  4095e8:	ldr	x3, [sp, #8]
  4095ec:	mov	x4, x8
  4095f0:	bl	402ef0 <fprintf@plt>
  4095f4:	ldp	x29, x30, [sp, #80]
  4095f8:	add	sp, sp, #0x60
  4095fc:	ret
  409600:	sub	sp, sp, #0xa0
  409604:	stp	x29, x30, [sp, #144]
  409608:	add	x29, sp, #0x90
  40960c:	stur	x0, [x29, #-8]
  409610:	stur	x1, [x29, #-16]
  409614:	stur	x2, [x29, #-24]
  409618:	ldur	x8, [x29, #-24]
  40961c:	str	x8, [sp, #64]
  409620:	cbz	x8, 409638 <readlinkat@plt+0x6708>
  409624:	b	409628 <readlinkat@plt+0x66f8>
  409628:	ldr	x8, [sp, #64]
  40962c:	cmp	x8, #0x1
  409630:	b.eq	409674 <readlinkat@plt+0x6744>  // b.none
  409634:	b	4096ac <readlinkat@plt+0x677c>
  409638:	ldur	x0, [x29, #-8]
  40963c:	ldur	x8, [x29, #-16]
  409640:	subs	x1, x8, #0x1
  409644:	sub	x8, x29, #0x2f
  409648:	str	x0, [sp, #56]
  40964c:	mov	x0, x8
  409650:	bl	415f48 <readlinkat@plt+0x13018>
  409654:	ldr	x8, [sp, #56]
  409658:	str	x0, [sp, #48]
  40965c:	mov	x0, x8
  409660:	adrp	x1, 47b000 <renameat2@@Base+0x7768>
  409664:	add	x1, x1, #0x489
  409668:	ldr	x2, [sp, #48]
  40966c:	bl	402ef0 <fprintf@plt>
  409670:	b	4096f8 <readlinkat@plt+0x67c8>
  409674:	ldur	x0, [x29, #-8]
  409678:	ldur	x1, [x29, #-16]
  40967c:	sub	x8, x29, #0x2f
  409680:	str	x0, [sp, #40]
  409684:	mov	x0, x8
  409688:	bl	415f48 <readlinkat@plt+0x13018>
  40968c:	ldr	x8, [sp, #40]
  409690:	str	x0, [sp, #32]
  409694:	mov	x0, x8
  409698:	adrp	x1, 47c000 <renameat2@@Base+0x8768>
  40969c:	add	x1, x1, #0xf8a
  4096a0:	ldr	x2, [sp, #32]
  4096a4:	bl	402ef0 <fprintf@plt>
  4096a8:	b	4096f8 <readlinkat@plt+0x67c8>
  4096ac:	ldur	x0, [x29, #-8]
  4096b0:	ldur	x1, [x29, #-16]
  4096b4:	sub	x8, x29, #0x2f
  4096b8:	str	x0, [sp, #24]
  4096bc:	mov	x0, x8
  4096c0:	bl	415f48 <readlinkat@plt+0x13018>
  4096c4:	ldur	x1, [x29, #-24]
  4096c8:	sub	x8, x29, #0x46
  4096cc:	str	x0, [sp, #16]
  4096d0:	mov	x0, x8
  4096d4:	bl	415f48 <readlinkat@plt+0x13018>
  4096d8:	ldr	x8, [sp, #24]
  4096dc:	str	x0, [sp, #8]
  4096e0:	mov	x0, x8
  4096e4:	adrp	x1, 47b000 <renameat2@@Base+0x7768>
  4096e8:	add	x1, x1, #0x48e
  4096ec:	ldr	x2, [sp, #16]
  4096f0:	ldr	x3, [sp, #8]
  4096f4:	bl	402ef0 <fprintf@plt>
  4096f8:	ldp	x29, x30, [sp, #144]
  4096fc:	add	sp, sp, #0xa0
  409700:	ret
  409704:	sub	sp, sp, #0x70
  409708:	stp	x29, x30, [sp, #96]
  40970c:	add	x29, sp, #0x60
  409710:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  409714:	add	x8, x8, #0xa4c
  409718:	stur	x0, [x29, #-8]
  40971c:	stur	x1, [x29, #-16]
  409720:	ldr	w9, [x8]
  409724:	and	w9, w9, #0x1
  409728:	cbz	w9, 409758 <readlinkat@plt+0x6828>
  40972c:	ldur	x0, [x29, #-8]
  409730:	bl	410378 <readlinkat@plt+0xd448>
  409734:	and	w1, w0, #0xff
  409738:	ldur	x0, [x29, #-16]
  40973c:	str	w1, [sp, #28]
  409740:	bl	410378 <readlinkat@plt+0xd448>
  409744:	and	w2, w0, #0xff
  409748:	adrp	x0, 47b000 <renameat2@@Base+0x7768>
  40974c:	add	x0, x0, #0x494
  409750:	ldr	w1, [sp, #28]
  409754:	bl	41460c <readlinkat@plt+0x116dc>
  409758:	bl	40f728 <readlinkat@plt+0xc7f8>
  40975c:	ldur	x8, [x29, #-8]
  409760:	add	x1, x0, x8
  409764:	sub	x0, x29, #0x27
  409768:	bl	415f48 <readlinkat@plt+0x13018>
  40976c:	str	x0, [sp, #16]
  409770:	bl	40f728 <readlinkat@plt+0xc7f8>
  409774:	ldur	x8, [x29, #-16]
  409778:	add	x1, x0, x8
  40977c:	add	x0, sp, #0x22
  409780:	bl	415f48 <readlinkat@plt+0x13018>
  409784:	adrp	x8, 47b000 <renameat2@@Base+0x7768>
  409788:	add	x8, x8, #0x4b4
  40978c:	str	x0, [sp, #8]
  409790:	mov	x0, x8
  409794:	ldr	x1, [sp, #16]
  409798:	ldr	x2, [sp, #8]
  40979c:	bl	4144f8 <readlinkat@plt+0x115c8>
  4097a0:	sub	sp, sp, #0x40
  4097a4:	stp	x29, x30, [sp, #48]
  4097a8:	add	x29, sp, #0x30
  4097ac:	mov	w8, #0x1                   	// #1
  4097b0:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4097b4:	add	x9, x9, #0xa80
  4097b8:	adrp	x10, 47a000 <renameat2@@Base+0x6768>
  4097bc:	add	x10, x10, #0x30f
  4097c0:	stur	x0, [x29, #-8]
  4097c4:	stur	w1, [x29, #-12]
  4097c8:	ldur	x0, [x29, #-8]
  4097cc:	ldur	w11, [x29, #-12]
  4097d0:	orr	w1, w8, w11
  4097d4:	ldr	w2, [x9, #16]
  4097d8:	and	w3, w8, #0x1
  4097dc:	str	x10, [sp, #16]
  4097e0:	bl	414f9c <readlinkat@plt+0x1206c>
  4097e4:	stur	w0, [x29, #-16]
  4097e8:	ldur	w0, [x29, #-16]
  4097ec:	ldr	x1, [sp, #16]
  4097f0:	bl	402a40 <fdopen@plt>
  4097f4:	str	x0, [sp, #24]
  4097f8:	ldr	x9, [sp, #24]
  4097fc:	cbnz	x9, 409820 <readlinkat@plt+0x68f0>
  409800:	ldur	x0, [x29, #-8]
  409804:	bl	473254 <readlinkat@plt+0x70324>
  409808:	adrp	x8, 47b000 <renameat2@@Base+0x7768>
  40980c:	add	x8, x8, #0x642
  409810:	str	x0, [sp, #8]
  409814:	mov	x0, x8
  409818:	ldr	x1, [sp, #8]
  40981c:	bl	413d88 <readlinkat@plt+0x10e58>
  409820:	ldr	x0, [sp, #24]
  409824:	ldp	x29, x30, [sp, #48]
  409828:	add	sp, sp, #0x40
  40982c:	ret
  409830:	sub	sp, sp, #0xb0
  409834:	stp	x29, x30, [sp, #160]
  409838:	add	x29, sp, #0xa0
  40983c:	stur	x0, [x29, #-8]
  409840:	stur	x1, [x29, #-16]
  409844:	and	w8, w2, #0x1
  409848:	sturb	w8, [x29, #-17]
  40984c:	ldur	x9, [x29, #-16]
  409850:	cbnz	x9, 409884 <readlinkat@plt+0x6954>
  409854:	ldur	x0, [x29, #-8]
  409858:	mov	x1, sp
  40985c:	bl	414ce8 <readlinkat@plt+0x11db8>
  409860:	cbz	w0, 40987c <readlinkat@plt+0x694c>
  409864:	ldur	x2, [x29, #-8]
  409868:	adrp	x0, 47b000 <renameat2@@Base+0x7768>
  40986c:	add	x0, x0, #0x675
  409870:	adrp	x1, 479000 <renameat2@@Base+0x5768>
  409874:	add	x1, x1, #0x49a
  409878:	bl	413d88 <readlinkat@plt+0x10e58>
  40987c:	mov	x8, sp
  409880:	stur	x8, [x29, #-16]
  409884:	mov	x0, #0x90                  	// #144
  409888:	bl	474684 <renameat2@@Base+0xdec>
  40988c:	stur	x0, [x29, #-32]
  409890:	ldur	x0, [x29, #-8]
  409894:	bl	474998 <renameat2@@Base+0x1100>
  409898:	ldur	x8, [x29, #-32]
  40989c:	str	x0, [x8]
  4098a0:	ldur	x8, [x29, #-32]
  4098a4:	add	x0, x8, #0x8
  4098a8:	ldur	x1, [x29, #-16]
  4098ac:	mov	x2, #0x80                  	// #128
  4098b0:	bl	402760 <memcpy@plt>
  4098b4:	ldurb	w9, [x29, #-17]
  4098b8:	ldur	x8, [x29, #-32]
  4098bc:	and	w9, w9, #0x1
  4098c0:	strb	w9, [x8, #136]
  4098c4:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4098c8:	add	x8, x8, #0x620
  4098cc:	ldr	x0, [x8]
  4098d0:	ldur	x1, [x29, #-32]
  4098d4:	bl	474b80 <renameat2@@Base+0x12e8>
  4098d8:	ldur	x8, [x29, #-16]
  4098dc:	mov	x0, x8
  4098e0:	mov	w1, #0x2                   	// #2
  4098e4:	bl	4137f8 <readlinkat@plt+0x108c8>
  4098e8:	ldp	x29, x30, [sp, #160]
  4098ec:	add	sp, sp, #0xb0
  4098f0:	ret
  4098f4:	sub	sp, sp, #0x50
  4098f8:	stp	x29, x30, [sp, #64]
  4098fc:	add	x29, sp, #0x40
  409900:	mov	x8, #0x98                  	// #152
  409904:	mov	x9, #0x80                  	// #128
  409908:	stur	x0, [x29, #-8]
  40990c:	stur	x1, [x29, #-16]
  409910:	stur	x2, [x29, #-24]
  409914:	str	x3, [sp, #32]
  409918:	str	w4, [sp, #28]
  40991c:	and	w10, w5, #0x1
  409920:	strb	w10, [sp, #27]
  409924:	mov	x0, x8
  409928:	str	x9, [sp, #8]
  40992c:	bl	474684 <renameat2@@Base+0xdec>
  409930:	str	x0, [sp, #16]
  409934:	ldur	x0, [x29, #-8]
  409938:	bl	474998 <renameat2@@Base+0x1100>
  40993c:	ldr	x8, [sp, #16]
  409940:	str	x0, [x8]
  409944:	ldr	x8, [sp, #16]
  409948:	add	x0, x8, #0x8
  40994c:	ldur	x1, [x29, #-24]
  409950:	ldr	x2, [sp, #8]
  409954:	bl	402760 <memcpy@plt>
  409958:	ldr	x8, [sp, #32]
  40995c:	cbz	x8, 409970 <readlinkat@plt+0x6a40>
  409960:	ldr	x0, [sp, #32]
  409964:	bl	474998 <renameat2@@Base+0x1100>
  409968:	str	x0, [sp]
  40996c:	b	409978 <readlinkat@plt+0x6a48>
  409970:	mov	x8, xzr
  409974:	str	x8, [sp]
  409978:	ldr	x8, [sp]
  40997c:	ldr	x9, [sp, #16]
  409980:	str	x8, [x9, #136]
  409984:	ldr	w10, [sp, #28]
  409988:	ldr	x8, [sp, #16]
  40998c:	str	w10, [x8, #144]
  409990:	ldrb	w10, [sp, #27]
  409994:	ldr	x8, [sp, #16]
  409998:	and	w10, w10, #0x1
  40999c:	strb	w10, [x8, #148]
  4099a0:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4099a4:	add	x8, x8, #0x628
  4099a8:	ldr	x0, [x8]
  4099ac:	ldr	x1, [sp, #16]
  4099b0:	bl	474b80 <renameat2@@Base+0x12e8>
  4099b4:	ldur	x8, [x29, #-16]
  4099b8:	cbz	x8, 4099c8 <readlinkat@plt+0x6a98>
  4099bc:	ldur	x8, [x29, #-16]
  4099c0:	mov	w9, #0x0                   	// #0
  4099c4:	strb	w9, [x8]
  4099c8:	ldp	x29, x30, [sp, #64]
  4099cc:	add	sp, sp, #0x50
  4099d0:	ret
  4099d4:	sub	sp, sp, #0x40
  4099d8:	stp	x29, x30, [sp, #48]
  4099dc:	add	x29, sp, #0x30
  4099e0:	stur	x0, [x29, #-8]
  4099e4:	stur	x1, [x29, #-16]
  4099e8:	str	x2, [sp, #24]
  4099ec:	str	x3, [sp, #16]
  4099f0:	str	w4, [sp, #12]
  4099f4:	and	w8, w5, #0x1
  4099f8:	strb	w8, [sp, #11]
  4099fc:	ldr	x9, [sp, #16]
  409a00:	cbnz	x9, 409a28 <readlinkat@plt+0x6af8>
  409a04:	ldrb	w8, [sp, #11]
  409a08:	tbnz	w8, #0, 409a10 <readlinkat@plt+0x6ae0>
  409a0c:	b	409a24 <readlinkat@plt+0x6af4>
  409a10:	ldur	x0, [x29, #-8]
  409a14:	ldr	x1, [sp, #24]
  409a18:	mov	w8, #0x1                   	// #1
  409a1c:	and	w2, w8, #0x1
  409a20:	bl	413f04 <readlinkat@plt+0x10fd4>
  409a24:	b	409a80 <readlinkat@plt+0x6b50>
  409a28:	ldr	x8, [sp, #24]
  409a2c:	ldr	x8, [x8, #48]
  409a30:	mov	x9, #0xffffffffffffffff    	// #-1
  409a34:	cmp	x8, x9
  409a38:	b.eq	409a40 <readlinkat@plt+0x6b10>  // b.none
  409a3c:	b	409a60 <readlinkat@plt+0x6b30>
  409a40:	adrp	x0, 47b000 <renameat2@@Base+0x7768>
  409a44:	add	x0, x0, #0x698
  409a48:	adrp	x1, 47b000 <renameat2@@Base+0x7768>
  409a4c:	add	x1, x1, #0x5a8
  409a50:	mov	w2, #0x751                 	// #1873
  409a54:	adrp	x3, 47b000 <renameat2@@Base+0x7768>
  409a58:	add	x3, x3, #0x6af
  409a5c:	bl	402e40 <__assert_fail@plt>
  409a60:	ldur	x0, [x29, #-8]
  409a64:	ldur	x1, [x29, #-16]
  409a68:	ldr	x2, [sp, #24]
  409a6c:	ldr	x3, [sp, #16]
  409a70:	ldr	w4, [sp, #12]
  409a74:	ldrb	w8, [sp, #11]
  409a78:	and	w5, w8, #0x1
  409a7c:	bl	41483c <readlinkat@plt+0x1190c>
  409a80:	ldp	x29, x30, [sp, #48]
  409a84:	add	sp, sp, #0x40
  409a88:	ret
  409a8c:	sub	sp, sp, #0x20
  409a90:	stp	x29, x30, [sp, #16]
  409a94:	add	x29, sp, #0x10
  409a98:	str	x0, [sp, #8]
  409a9c:	ldr	x8, [sp, #8]
  409aa0:	str	x8, [sp]
  409aa4:	ldr	x8, [sp]
  409aa8:	ldr	x0, [x8]
  409aac:	bl	402c30 <free@plt>
  409ab0:	ldr	x8, [sp]
  409ab4:	ldr	x0, [x8, #136]
  409ab8:	bl	402c30 <free@plt>
  409abc:	ldp	x29, x30, [sp, #16]
  409ac0:	add	sp, sp, #0x20
  409ac4:	ret
  409ac8:	sub	sp, sp, #0x20
  409acc:	stp	x29, x30, [sp, #16]
  409ad0:	add	x29, sp, #0x10
  409ad4:	str	x0, [sp, #8]
  409ad8:	ldr	x0, [sp, #8]
  409adc:	bl	41ec9c <readlinkat@plt+0x1bd6c>
  409ae0:	cmp	x0, #0x0
  409ae4:	cset	w8, ls  // ls = plast
  409ae8:	tbnz	w8, #0, 409b00 <readlinkat@plt+0x6bd0>
  409aec:	ldr	x0, [sp, #8]
  409af0:	mov	x8, xzr
  409af4:	mov	x1, x8
  409af8:	bl	41f1a0 <readlinkat@plt+0x1c270>
  409afc:	b	409ad8 <readlinkat@plt+0x6ba8>
  409b00:	ldp	x29, x30, [sp, #16]
  409b04:	add	sp, sp, #0x20
  409b08:	ret
  409b0c:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  409b10:	add	x8, x8, #0x630
  409b14:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  409b18:	add	x9, x9, #0x638
  409b1c:	adrp	x10, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  409b20:	add	x10, x10, #0x640
  409b24:	adrp	x11, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  409b28:	add	x11, x11, #0x648
  409b2c:	mov	x12, #0xffffffffffffffff    	// #-1
  409b30:	adrp	x13, 490000 <renameat2@@Base+0x1c768>
  409b34:	add	x13, x13, #0x430
  409b38:	adrp	x14, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  409b3c:	add	x14, x14, #0x650
  409b40:	adrp	x15, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  409b44:	add	x15, x15, #0x658
  409b48:	mov	w16, #0x0                   	// #0
  409b4c:	adrp	x17, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  409b50:	add	x17, x17, #0x660
  409b54:	str	xzr, [x8]
  409b58:	str	xzr, [x9]
  409b5c:	str	xzr, [x10]
  409b60:	str	xzr, [x11]
  409b64:	str	x12, [x13]
  409b68:	str	xzr, [x14]
  409b6c:	str	xzr, [x15]
  409b70:	strb	w16, [x17]
  409b74:	ret
  409b78:	sub	sp, sp, #0xf0
  409b7c:	stp	x29, x30, [sp, #224]
  409b80:	add	x29, sp, #0xe0
  409b84:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  409b88:	add	x8, x8, #0x668
  409b8c:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  409b90:	add	x9, x9, #0xa60
  409b94:	adrp	x10, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  409b98:	add	x10, x10, #0x670
  409b9c:	stur	x0, [x29, #-8]
  409ba0:	stur	xzr, [x29, #-16]
  409ba4:	ldur	x11, [x29, #-8]
  409ba8:	str	x8, [sp, #40]
  409bac:	str	x9, [sp, #32]
  409bb0:	str	x10, [sp, #24]
  409bb4:	cbz	x11, 409bd8 <readlinkat@plt+0x6ca8>
  409bb8:	ldur	x8, [x29, #-8]
  409bbc:	ldrb	w9, [x8]
  409bc0:	cbz	w9, 409bd8 <readlinkat@plt+0x6ca8>
  409bc4:	ldur	x0, [x29, #-8]
  409bc8:	adrp	x1, 47b000 <renameat2@@Base+0x7768>
  409bcc:	add	x1, x1, #0x474
  409bd0:	bl	402bb0 <strcmp@plt>
  409bd4:	cbnz	w0, 409bf0 <readlinkat@plt+0x6cc0>
  409bd8:	adrp	x8, 490000 <renameat2@@Base+0x1c768>
  409bdc:	add	x8, x8, #0x550
  409be0:	ldr	x8, [x8]
  409be4:	ldr	x9, [sp, #40]
  409be8:	str	x8, [x9]
  409bec:	b	409c30 <readlinkat@plt+0x6d00>
  409bf0:	ldur	x0, [x29, #-8]
  409bf4:	adrp	x1, 47c000 <renameat2@@Base+0x8768>
  409bf8:	add	x1, x1, #0x3a4
  409bfc:	bl	402980 <fopen@plt>
  409c00:	ldr	x8, [sp, #40]
  409c04:	str	x0, [x8]
  409c08:	ldr	x9, [x8]
  409c0c:	cbnz	x9, 409c30 <readlinkat@plt+0x6d00>
  409c10:	ldur	x0, [x29, #-8]
  409c14:	bl	473254 <readlinkat@plt+0x70324>
  409c18:	adrp	x8, 47b000 <renameat2@@Base+0x7768>
  409c1c:	add	x8, x8, #0x86b
  409c20:	str	x0, [sp, #16]
  409c24:	mov	x0, x8
  409c28:	ldr	x1, [sp, #16]
  409c2c:	bl	413d88 <readlinkat@plt+0x10e58>
  409c30:	ldr	x8, [sp, #40]
  409c34:	ldr	x0, [x8]
  409c38:	bl	402920 <fileno@plt>
  409c3c:	add	x1, sp, #0x48
  409c40:	bl	479300 <renameat2@@Base+0x5a68>
  409c44:	cbz	w0, 409c54 <readlinkat@plt+0x6d24>
  409c48:	adrp	x0, 47b000 <renameat2@@Base+0x7768>
  409c4c:	add	x0, x0, #0x884
  409c50:	bl	413d88 <readlinkat@plt+0x10e58>
  409c54:	ldr	w8, [sp, #88]
  409c58:	and	w8, w8, #0xf000
  409c5c:	cmp	w8, #0x8, lsl #12
  409c60:	b.ne	409c8c <readlinkat@plt+0x6d5c>  // b.any
  409c64:	ldr	x8, [sp, #40]
  409c68:	ldr	x0, [x8]
  409c6c:	bl	402860 <ftell@plt>
  409c70:	stur	x0, [x29, #-24]
  409c74:	mov	x8, #0xffffffffffffffff    	// #-1
  409c78:	cmp	x0, x8
  409c7c:	b.eq	409c8c <readlinkat@plt+0x6d5c>  // b.none
  409c80:	ldur	x8, [x29, #-24]
  409c84:	stur	x8, [x29, #-16]
  409c88:	b	409df8 <readlinkat@plt+0x6ec8>
  409c8c:	ldr	x8, [sp, #40]
  409c90:	ldr	x9, [x8]
  409c94:	str	x9, [sp, #48]
  409c98:	ldr	x0, [sp, #32]
  409c9c:	mov	w1, #0x70                  	// #112
  409ca0:	mov	x9, xzr
  409ca4:	mov	x2, x9
  409ca8:	mov	w3, #0x2                   	// #2
  409cac:	mov	w10, wzr
  409cb0:	mov	w4, w10
  409cb4:	bl	416fd8 <readlinkat@plt+0x140a8>
  409cb8:	str	w0, [sp, #60]
  409cbc:	ldr	w10, [sp, #60]
  409cc0:	mov	w11, #0xffffffff            	// #-1
  409cc4:	cmp	w10, w11
  409cc8:	b.ne	409ce0 <readlinkat@plt+0x6db0>  // b.any
  409ccc:	ldr	x8, [sp, #32]
  409cd0:	ldr	x1, [x8]
  409cd4:	adrp	x0, 479000 <renameat2@@Base+0x5768>
  409cd8:	add	x0, x0, #0x5fe
  409cdc:	bl	413d88 <readlinkat@plt+0x10e58>
  409ce0:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  409ce4:	add	x8, x8, #0xa22
  409ce8:	mov	w9, #0x1                   	// #1
  409cec:	strb	w9, [x8]
  409cf0:	ldr	w0, [sp, #60]
  409cf4:	adrp	x1, 47b000 <renameat2@@Base+0x7768>
  409cf8:	add	x1, x1, #0x88a
  409cfc:	bl	402a40 <fdopen@plt>
  409d00:	ldr	x8, [sp, #40]
  409d04:	str	x0, [x8]
  409d08:	ldr	x10, [x8]
  409d0c:	cbnz	x10, 409d34 <readlinkat@plt+0x6e04>
  409d10:	ldr	x8, [sp, #32]
  409d14:	ldr	x0, [x8]
  409d18:	bl	473254 <readlinkat@plt+0x70324>
  409d1c:	adrp	x8, 47b000 <renameat2@@Base+0x7768>
  409d20:	add	x8, x8, #0x444
  409d24:	str	x0, [sp, #8]
  409d28:	mov	x0, x8
  409d2c:	ldr	x1, [sp, #8]
  409d30:	bl	413d88 <readlinkat@plt+0x10e58>
  409d34:	str	xzr, [sp, #120]
  409d38:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  409d3c:	add	x8, x8, #0xb10
  409d40:	ldr	x0, [x8]
  409d44:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  409d48:	add	x8, x8, #0xb50
  409d4c:	ldr	x2, [x8]
  409d50:	ldr	x3, [sp, #48]
  409d54:	mov	x1, #0x1                   	// #1
  409d58:	bl	402c00 <fread@plt>
  409d5c:	str	x0, [sp, #64]
  409d60:	cbz	x0, 409da8 <readlinkat@plt+0x6e78>
  409d64:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  409d68:	add	x8, x8, #0xb10
  409d6c:	ldr	x0, [x8]
  409d70:	ldr	x2, [sp, #64]
  409d74:	ldr	x8, [sp, #40]
  409d78:	ldr	x3, [x8]
  409d7c:	mov	x1, #0x1                   	// #1
  409d80:	bl	402ce0 <fwrite@plt>
  409d84:	ldr	x8, [sp, #64]
  409d88:	cmp	x0, x8
  409d8c:	b.eq	409d94 <readlinkat@plt+0x6e64>  // b.none
  409d90:	bl	41516c <readlinkat@plt+0x1223c>
  409d94:	ldr	x8, [sp, #64]
  409d98:	ldr	x9, [sp, #120]
  409d9c:	add	x8, x9, x8
  409da0:	str	x8, [sp, #120]
  409da4:	b	409d38 <readlinkat@plt+0x6e08>
  409da8:	ldr	x0, [sp, #48]
  409dac:	bl	402f20 <ferror@plt>
  409db0:	cbnz	w0, 409dc0 <readlinkat@plt+0x6e90>
  409db4:	ldr	x0, [sp, #48]
  409db8:	bl	402950 <fclose@plt>
  409dbc:	cbz	w0, 409dc4 <readlinkat@plt+0x6e94>
  409dc0:	bl	414d64 <readlinkat@plt+0x11e34>
  409dc4:	ldr	x8, [sp, #40]
  409dc8:	ldr	x0, [x8]
  409dcc:	bl	402d10 <fflush@plt>
  409dd0:	cbnz	w0, 409df4 <readlinkat@plt+0x6ec4>
  409dd4:	ldr	x8, [sp, #40]
  409dd8:	ldr	x0, [x8]
  409ddc:	mov	x9, xzr
  409de0:	mov	x1, x9
  409de4:	mov	w10, wzr
  409de8:	mov	w2, w10
  409dec:	bl	402b50 <fseek@plt>
  409df0:	cbz	w0, 409df8 <readlinkat@plt+0x6ec8>
  409df4:	bl	41516c <readlinkat@plt+0x1223c>
  409df8:	ldr	x8, [sp, #120]
  409dfc:	ldr	x9, [sp, #24]
  409e00:	str	x8, [x9]
  409e04:	ldr	x8, [x9]
  409e08:	ldr	x10, [x9]
  409e0c:	cmp	x8, x10
  409e10:	b.eq	409e20 <readlinkat@plt+0x6ef0>  // b.none
  409e14:	adrp	x0, 47b000 <renameat2@@Base+0x7768>
  409e18:	add	x0, x0, #0x88e
  409e1c:	bl	4144f8 <readlinkat@plt+0x115c8>
  409e20:	ldur	x0, [x29, #-16]
  409e24:	mov	x1, #0x1                   	// #1
  409e28:	bl	409e38 <readlinkat@plt+0x6f08>
  409e2c:	ldp	x29, x30, [sp, #224]
  409e30:	add	sp, sp, #0xf0
  409e34:	ret
  409e38:	sub	sp, sp, #0x10
  409e3c:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  409e40:	add	x8, x8, #0x678
  409e44:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  409e48:	add	x9, x9, #0x740
  409e4c:	str	x0, [sp, #8]
  409e50:	str	x1, [sp]
  409e54:	ldr	x10, [sp, #8]
  409e58:	str	x10, [x8]
  409e5c:	ldr	x8, [sp]
  409e60:	str	x8, [x9]
  409e64:	add	sp, sp, #0x10
  409e68:	ret
  409e6c:	sub	sp, sp, #0xc0
  409e70:	stp	x29, x30, [sp, #176]
  409e74:	add	x29, sp, #0xb0
  409e78:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  409e7c:	add	x8, x8, #0x678
  409e80:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  409e84:	add	x9, x9, #0xa24
  409e88:	adrp	x10, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  409e8c:	add	x10, x10, #0xa54
  409e90:	adrp	x11, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  409e94:	add	x11, x11, #0xa50
  409e98:	mov	w12, #0x1                   	// #1
  409e9c:	adrp	x13, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  409ea0:	add	x13, x13, #0x658
  409ea4:	adrp	x14, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  409ea8:	add	x14, x14, #0xb18
  409eac:	adrp	x15, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  409eb0:	add	x15, x15, #0x688
  409eb4:	adrp	x16, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  409eb8:	add	x16, x16, #0xb10
  409ebc:	and	w12, w0, w12
  409ec0:	sturb	w12, [x29, #-2]
  409ec4:	stur	x1, [x29, #-16]
  409ec8:	ldr	x17, [x8]
  409ecc:	stur	x8, [x29, #-56]
  409ed0:	stur	x9, [x29, #-64]
  409ed4:	stur	x10, [x29, #-72]
  409ed8:	stur	x11, [x29, #-80]
  409edc:	str	x13, [sp, #88]
  409ee0:	str	x14, [sp, #80]
  409ee4:	str	x15, [sp, #72]
  409ee8:	str	x16, [sp, #64]
  409eec:	cbz	x17, 409f38 <readlinkat@plt+0x7008>
  409ef0:	ldur	x8, [x29, #-56]
  409ef4:	ldr	x9, [x8]
  409ef8:	adrp	x10, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  409efc:	add	x10, x10, #0x670
  409f00:	ldr	x10, [x10]
  409f04:	cmp	x9, x10
  409f08:	b.lt	409f38 <readlinkat@plt+0x7008>  // b.tstop
  409f0c:	ldur	x8, [x29, #-64]
  409f10:	ldr	w9, [x8]
  409f14:	cmp	w9, #0x2
  409f18:	b.ne	409f28 <readlinkat@plt+0x6ff8>  // b.any
  409f1c:	adrp	x0, 47b000 <renameat2@@Base+0x7768>
  409f20:	add	x0, x0, #0x8cd
  409f24:	bl	41460c <readlinkat@plt+0x116dc>
  409f28:	mov	w8, wzr
  409f2c:	and	w8, w8, #0x1
  409f30:	sturb	w8, [x29, #-1]
  409f34:	b	40a434 <readlinkat@plt+0x7504>
  409f38:	ldur	x8, [x29, #-64]
  409f3c:	ldr	w9, [x8]
  409f40:	cmp	w9, #0x2
  409f44:	b.ne	409f54 <readlinkat@plt+0x7024>  // b.any
  409f48:	adrp	x0, 47b000 <renameat2@@Base+0x7768>
  409f4c:	add	x0, x0, #0x8a5
  409f50:	bl	41460c <readlinkat@plt+0x116dc>
  409f54:	ldurb	w8, [x29, #-2]
  409f58:	ldur	x1, [x29, #-16]
  409f5c:	and	w0, w8, #0x1
  409f60:	bl	40a448 <readlinkat@plt+0x7518>
  409f64:	ldur	x9, [x29, #-72]
  409f68:	str	w0, [x9]
  409f6c:	ldr	w8, [x9]
  409f70:	cbnz	w8, 409fe0 <readlinkat@plt+0x70b0>
  409f74:	ldur	x8, [x29, #-64]
  409f78:	ldr	w9, [x8]
  409f7c:	cmp	w9, #0x2
  409f80:	b.ne	409fa8 <readlinkat@plt+0x7078>  // b.any
  409f84:	ldur	x8, [x29, #-56]
  409f88:	ldr	x9, [x8]
  409f8c:	adrp	x10, 47b000 <renameat2@@Base+0x7768>
  409f90:	add	x10, x10, #0x8d3
  409f94:	adrp	x11, 47b000 <renameat2@@Base+0x7768>
  409f98:	add	x11, x11, #0x8ac
  409f9c:	cmp	x9, #0x0
  409fa0:	csel	x0, x11, x10, ne  // ne = any
  409fa4:	bl	41460c <readlinkat@plt+0x116dc>
  409fa8:	ldur	x8, [x29, #-56]
  409fac:	ldr	x9, [x8]
  409fb0:	cbnz	x9, 409fd0 <readlinkat@plt+0x70a0>
  409fb4:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  409fb8:	add	x8, x8, #0x670
  409fbc:	ldr	x8, [x8]
  409fc0:	cbz	x8, 409fd0 <readlinkat@plt+0x70a0>
  409fc4:	adrp	x0, 47b000 <renameat2@@Base+0x7768>
  409fc8:	add	x0, x0, #0x906
  409fcc:	bl	4144f8 <readlinkat@plt+0x115c8>
  409fd0:	mov	w8, wzr
  409fd4:	and	w8, w8, #0x1
  409fd8:	sturb	w8, [x29, #-1]
  409fdc:	b	40a434 <readlinkat@plt+0x7504>
  409fe0:	ldur	x8, [x29, #-80]
  409fe4:	ldrb	w9, [x8]
  409fe8:	tbnz	w9, #0, 409ff0 <readlinkat@plt+0x70c0>
  409fec:	b	40a03c <readlinkat@plt+0x710c>
  409ff0:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  409ff4:	add	x8, x8, #0x668
  409ff8:	ldr	x0, [x8]
  409ffc:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40a000:	add	x8, x8, #0x680
  40a004:	ldr	x1, [x8]
  40a008:	mov	w9, wzr
  40a00c:	mov	w2, w9
  40a010:	bl	416f94 <readlinkat@plt+0x14064>
  40a014:	ldr	x8, [sp, #72]
  40a018:	ldr	x10, [x8]
  40a01c:	subs	x10, x10, #0x1
  40a020:	adrp	x11, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40a024:	add	x11, x11, #0x690
  40a028:	str	x10, [x11]
  40a02c:	mov	w9, #0x1                   	// #1
  40a030:	and	w9, w9, #0x1
  40a034:	sturb	w9, [x29, #-1]
  40a038:	b	40a434 <readlinkat@plt+0x7504>
  40a03c:	ldur	x8, [x29, #-64]
  40a040:	ldr	w9, [x8]
  40a044:	cmp	w9, #0x2
  40a048:	b.ne	40a144 <readlinkat@plt+0x7214>  // b.any
  40a04c:	ldur	x8, [x29, #-56]
  40a050:	ldr	x9, [x8]
  40a054:	adrp	x10, 47b000 <renameat2@@Base+0x7768>
  40a058:	add	x10, x10, #0x94c
  40a05c:	adrp	x11, 47e000 <renameat2@@Base+0xa768>
  40a060:	add	x11, x11, #0xae7
  40a064:	cmp	x9, #0x0
  40a068:	csel	x1, x11, x10, eq  // eq = none
  40a06c:	ldur	x9, [x29, #-72]
  40a070:	ldr	w12, [x9]
  40a074:	cmp	w12, #0x5
  40a078:	str	x1, [sp, #56]
  40a07c:	b.ne	40a090 <readlinkat@plt+0x7160>  // b.any
  40a080:	adrp	x8, 47b000 <renameat2@@Base+0x7768>
  40a084:	add	x8, x8, #0x95d
  40a088:	str	x8, [sp, #48]
  40a08c:	b	40a12c <readlinkat@plt+0x71fc>
  40a090:	ldur	x8, [x29, #-72]
  40a094:	ldr	w9, [x8]
  40a098:	cmp	w9, #0x1
  40a09c:	b.ne	40a0b0 <readlinkat@plt+0x7180>  // b.any
  40a0a0:	adrp	x8, 47b000 <renameat2@@Base+0x7768>
  40a0a4:	add	x8, x8, #0x96c
  40a0a8:	str	x8, [sp, #40]
  40a0ac:	b	40a124 <readlinkat@plt+0x71f4>
  40a0b0:	ldur	x8, [x29, #-72]
  40a0b4:	ldr	w9, [x8]
  40a0b8:	cmp	w9, #0x4
  40a0bc:	b.ne	40a0d0 <readlinkat@plt+0x71a0>  // b.any
  40a0c0:	adrp	x8, 47b000 <renameat2@@Base+0x7768>
  40a0c4:	add	x8, x8, #0x97b
  40a0c8:	str	x8, [sp, #32]
  40a0cc:	b	40a11c <readlinkat@plt+0x71ec>
  40a0d0:	ldur	x8, [x29, #-72]
  40a0d4:	ldr	w9, [x8]
  40a0d8:	cmp	w9, #0x2
  40a0dc:	b.ne	40a0f0 <readlinkat@plt+0x71c0>  // b.any
  40a0e0:	adrp	x8, 47b000 <renameat2@@Base+0x7768>
  40a0e4:	add	x8, x8, #0x994
  40a0e8:	str	x8, [sp, #24]
  40a0ec:	b	40a114 <readlinkat@plt+0x71e4>
  40a0f0:	ldur	x8, [x29, #-72]
  40a0f4:	ldr	w9, [x8]
  40a0f8:	adrp	x10, 47b000 <renameat2@@Base+0x7768>
  40a0fc:	add	x10, x10, #0x9b4
  40a100:	adrp	x11, 47b000 <renameat2@@Base+0x7768>
  40a104:	add	x11, x11, #0x9a2
  40a108:	cmp	w9, #0x6
  40a10c:	csel	x10, x11, x10, eq  // eq = none
  40a110:	str	x10, [sp, #24]
  40a114:	ldr	x8, [sp, #24]
  40a118:	str	x8, [sp, #32]
  40a11c:	ldr	x8, [sp, #32]
  40a120:	str	x8, [sp, #40]
  40a124:	ldr	x8, [sp, #40]
  40a128:	str	x8, [sp, #48]
  40a12c:	ldr	x8, [sp, #48]
  40a130:	adrp	x0, 47b000 <renameat2@@Base+0x7768>
  40a134:	add	x0, x0, #0x931
  40a138:	ldr	x1, [sp, #56]
  40a13c:	mov	x2, x8
  40a140:	bl	41460c <readlinkat@plt+0x116dc>
  40a144:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40a148:	add	x8, x8, #0xb44
  40a14c:	ldrb	w9, [x8]
  40a150:	tbnz	w9, #0, 40a158 <readlinkat@plt+0x7228>
  40a154:	b	40a168 <readlinkat@plt+0x7238>
  40a158:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40a15c:	add	x8, x8, #0x660
  40a160:	mov	w9, #0x0                   	// #0
  40a164:	strb	w9, [x8]
  40a168:	ldur	x8, [x29, #-64]
  40a16c:	ldr	w9, [x8]
  40a170:	cmp	w9, #0x1
  40a174:	b.eq	40a254 <readlinkat@plt+0x7324>  // b.none
  40a178:	ldr	x8, [sp, #88]
  40a17c:	ldr	x9, [x8]
  40a180:	cbz	x9, 40a1b4 <readlinkat@plt+0x7284>
  40a184:	ldr	x8, [sp, #88]
  40a188:	ldr	x1, [x8]
  40a18c:	ldr	x9, [x8]
  40a190:	adrp	x10, 47c000 <renameat2@@Base+0x8768>
  40a194:	add	x10, x10, #0xf8b
  40a198:	adrp	x11, 47a000 <renameat2@@Base+0x6768>
  40a19c:	add	x11, x11, #0x4c8
  40a1a0:	cmp	x9, #0x1
  40a1a4:	csel	x2, x11, x10, eq  // eq = none
  40a1a8:	adrp	x0, 47b000 <renameat2@@Base+0x7768>
  40a1ac:	add	x0, x0, #0x9c1
  40a1b0:	bl	41460c <readlinkat@plt+0x116dc>
  40a1b4:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40a1b8:	add	x8, x8, #0x660
  40a1bc:	ldrb	w9, [x8]
  40a1c0:	tbnz	w9, #0, 40a1c8 <readlinkat@plt+0x7298>
  40a1c4:	b	40a1d4 <readlinkat@plt+0x72a4>
  40a1c8:	adrp	x0, 47b000 <renameat2@@Base+0x7768>
  40a1cc:	add	x0, x0, #0x9e3
  40a1d0:	bl	41460c <readlinkat@plt+0x116dc>
  40a1d4:	ldr	x8, [sp, #80]
  40a1d8:	ldr	x9, [x8]
  40a1dc:	cbnz	x9, 40a254 <readlinkat@plt+0x7324>
  40a1e0:	ldr	x8, [sp, #72]
  40a1e4:	ldr	x1, [x8]
  40a1e8:	sub	x0, x29, #0x27
  40a1ec:	bl	415f48 <readlinkat@plt+0x13018>
  40a1f0:	adrp	x8, 47b000 <renameat2@@Base+0x7768>
  40a1f4:	add	x8, x8, #0xa22
  40a1f8:	str	x0, [sp, #16]
  40a1fc:	mov	x0, x8
  40a200:	ldr	x1, [sp, #16]
  40a204:	bl	41460c <readlinkat@plt+0x116dc>
  40a208:	ldur	x8, [x29, #-72]
  40a20c:	ldr	w9, [x8]
  40a210:	cmp	w9, #0x3
  40a214:	b.eq	40a254 <readlinkat@plt+0x7324>  // b.none
  40a218:	ldur	x8, [x29, #-72]
  40a21c:	ldr	w9, [x8]
  40a220:	cmp	w9, #0x2
  40a224:	b.eq	40a254 <readlinkat@plt+0x7324>  // b.none
  40a228:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40a22c:	add	x8, x8, #0xb20
  40a230:	ldr	w9, [x8]
  40a234:	mov	w10, #0xffffffff            	// #-1
  40a238:	adrp	x8, 47b000 <renameat2@@Base+0x7768>
  40a23c:	add	x8, x8, #0xa85
  40a240:	adrp	x11, 47b000 <renameat2@@Base+0x7768>
  40a244:	add	x11, x11, #0xa4d
  40a248:	cmp	w9, w10
  40a24c:	csel	x0, x11, x8, eq  // eq = none
  40a250:	bl	41460c <readlinkat@plt+0x116dc>
  40a254:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40a258:	add	x8, x8, #0x680
  40a25c:	ldr	x0, [x8]
  40a260:	ldr	x8, [sp, #72]
  40a264:	ldr	x1, [x8]
  40a268:	bl	40c474 <readlinkat@plt+0x9544>
  40a26c:	ldr	x8, [sp, #80]
  40a270:	ldr	x9, [x8]
  40a274:	cmp	x9, #0x0
  40a278:	cset	w10, ne  // ne = any
  40a27c:	eor	w10, w10, #0x1
  40a280:	tbnz	w10, #0, 40a288 <readlinkat@plt+0x7358>
  40a284:	b	40a428 <readlinkat@plt+0x74f8>
  40a288:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40a28c:	add	x8, x8, #0xa71
  40a290:	ldrb	w9, [x8]
  40a294:	and	w9, w9, #0x1
  40a298:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40a29c:	add	x8, x8, #0xb00
  40a2a0:	ldrb	w10, [x8]
  40a2a4:	and	w10, w10, #0x1
  40a2a8:	orr	w9, w9, w10
  40a2ac:	cbz	w9, 40a2d8 <readlinkat@plt+0x73a8>
  40a2b0:	adrp	x0, 47b000 <renameat2@@Base+0x7768>
  40a2b4:	add	x0, x0, #0xab7
  40a2b8:	bl	41460c <readlinkat@plt+0x116dc>
  40a2bc:	mov	w8, #0x1                   	// #1
  40a2c0:	ldur	x9, [x29, #-80]
  40a2c4:	strb	w8, [x9]
  40a2c8:	mov	w8, #0x1                   	// #1
  40a2cc:	and	w8, w8, #0x1
  40a2d0:	sturb	w8, [x29, #-1]
  40a2d4:	b	40a434 <readlinkat@plt+0x7504>
  40a2d8:	adrp	x0, 47b000 <renameat2@@Base+0x7768>
  40a2dc:	add	x0, x0, #0xadb
  40a2e0:	bl	415afc <readlinkat@plt+0x12bcc>
  40a2e4:	ldr	x8, [sp, #64]
  40a2e8:	ldr	x9, [x8]
  40a2ec:	ldr	x0, [x8]
  40a2f0:	str	x9, [sp, #8]
  40a2f4:	bl	402780 <strlen@plt>
  40a2f8:	ldr	x8, [sp, #8]
  40a2fc:	add	x9, x8, x0
  40a300:	stur	x9, [x29, #-48]
  40a304:	ldur	x9, [x29, #-48]
  40a308:	ldr	x10, [sp, #64]
  40a30c:	ldr	x11, [x10]
  40a310:	add	x11, x11, #0x1
  40a314:	cmp	x9, x11
  40a318:	b.ls	40a3c0 <readlinkat@plt+0x7490>  // b.plast
  40a31c:	ldur	x8, [x29, #-48]
  40a320:	ldurb	w9, [x8, #-1]
  40a324:	cmp	w9, #0xa
  40a328:	b.ne	40a3c0 <readlinkat@plt+0x7490>  // b.any
  40a32c:	ldr	x8, [sp, #64]
  40a330:	ldr	x0, [x8]
  40a334:	ldur	x9, [x29, #-48]
  40a338:	ldr	x10, [x8]
  40a33c:	subs	x9, x9, x10
  40a340:	subs	x1, x9, #0x1
  40a344:	bl	475ccc <renameat2@@Base+0x2434>
  40a348:	ldr	x8, [sp, #80]
  40a34c:	str	x0, [x8]
  40a350:	ldr	x0, [x8]
  40a354:	adrp	x1, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40a358:	add	x1, x1, #0xa80
  40a35c:	bl	414ce8 <readlinkat@plt+0x11db8>
  40a360:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40a364:	add	x8, x8, #0xa48
  40a368:	str	w0, [x8]
  40a36c:	ldr	w11, [x8]
  40a370:	cbz	w11, 40a3b0 <readlinkat@plt+0x7480>
  40a374:	ldr	x8, [sp, #80]
  40a378:	ldr	x0, [x8]
  40a37c:	bl	4027e0 <perror@plt>
  40a380:	adrp	x8, 490000 <renameat2@@Base+0x1c768>
  40a384:	add	x8, x8, #0x530
  40a388:	ldr	x0, [x8]
  40a38c:	bl	402d10 <fflush@plt>
  40a390:	ldr	x8, [sp, #80]
  40a394:	ldr	x9, [x8]
  40a398:	mov	x0, x9
  40a39c:	bl	402c30 <free@plt>
  40a3a0:	mov	x8, xzr
  40a3a4:	ldr	x9, [sp, #80]
  40a3a8:	str	x8, [x9]
  40a3ac:	b	40a3c0 <readlinkat@plt+0x7490>
  40a3b0:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40a3b4:	add	x8, x8, #0xb40
  40a3b8:	mov	w9, #0xffffffff            	// #-1
  40a3bc:	str	w9, [x8]
  40a3c0:	ldr	x8, [sp, #80]
  40a3c4:	ldr	x9, [x8]
  40a3c8:	cbnz	x9, 40a424 <readlinkat@plt+0x74f4>
  40a3cc:	adrp	x0, 47b000 <renameat2@@Base+0x7768>
  40a3d0:	add	x0, x0, #0xaeb
  40a3d4:	bl	415afc <readlinkat@plt+0x12bcc>
  40a3d8:	ldr	x8, [sp, #64]
  40a3dc:	ldr	x9, [x8]
  40a3e0:	ldrb	w10, [x9]
  40a3e4:	cmp	w10, #0x6e
  40a3e8:	b.eq	40a424 <readlinkat@plt+0x74f4>  // b.none
  40a3ec:	ldur	x8, [x29, #-64]
  40a3f0:	ldr	w9, [x8]
  40a3f4:	cmp	w9, #0x1
  40a3f8:	b.eq	40a408 <readlinkat@plt+0x74d8>  // b.none
  40a3fc:	adrp	x0, 47b000 <renameat2@@Base+0x7768>
  40a400:	add	x0, x0, #0xaca
  40a404:	bl	41460c <readlinkat@plt+0x116dc>
  40a408:	mov	w8, #0x1                   	// #1
  40a40c:	ldur	x9, [x29, #-80]
  40a410:	strb	w8, [x9]
  40a414:	mov	w8, #0x1                   	// #1
  40a418:	and	w8, w8, #0x1
  40a41c:	sturb	w8, [x29, #-1]
  40a420:	b	40a434 <readlinkat@plt+0x7504>
  40a424:	b	40a26c <readlinkat@plt+0x733c>
  40a428:	mov	w8, #0x1                   	// #1
  40a42c:	and	w8, w8, #0x1
  40a430:	sturb	w8, [x29, #-1]
  40a434:	ldurb	w8, [x29, #-1]
  40a438:	and	w0, w8, #0x1
  40a43c:	ldp	x29, x30, [sp, #176]
  40a440:	add	sp, sp, #0xc0
  40a444:	ret
  40a448:	stp	x29, x30, [sp, #-96]!
  40a44c:	stp	x28, x27, [sp, #16]
  40a450:	stp	x26, x25, [sp, #32]
  40a454:	stp	x24, x23, [sp, #48]
  40a458:	stp	x22, x21, [sp, #64]
  40a45c:	stp	x20, x19, [sp, #80]
  40a460:	mov	x29, sp
  40a464:	sub	sp, sp, #0x4a0
  40a468:	add	x8, sp, #0x220
  40a46c:	mov	x9, #0xffffffffffffffff    	// #-1
  40a470:	mov	w10, #0x0                   	// #0
  40a474:	mov	w11, #0x1                   	// #1
  40a478:	adrp	x12, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40a47c:	add	x12, x12, #0x6f0
  40a480:	adrp	x13, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40a484:	add	x13, x13, #0xa54
  40a488:	adrp	x14, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40a48c:	add	x14, x14, #0xb68
  40a490:	adrp	x15, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40a494:	add	x15, x15, #0x6d0
  40a498:	adrp	x16, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40a49c:	add	x16, x16, #0x668
  40a4a0:	adrp	x17, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40a4a4:	add	x17, x17, #0x690
  40a4a8:	adrp	x18, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40a4ac:	add	x18, x18, #0x680
  40a4b0:	adrp	x2, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40a4b4:	add	x2, x2, #0x688
  40a4b8:	adrp	x3, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40a4bc:	add	x3, x3, #0x658
  40a4c0:	adrp	x4, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40a4c4:	add	x4, x4, #0x660
  40a4c8:	adrp	x5, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40a4cc:	add	x5, x5, #0xb20
  40a4d0:	adrp	x6, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40a4d4:	add	x6, x6, #0x6d8
  40a4d8:	adrp	x7, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40a4dc:	add	x7, x7, #0x6f8
  40a4e0:	add	x19, x6, #0x10
  40a4e4:	adrp	x20, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40a4e8:	add	x20, x20, #0xa40
  40a4ec:	add	x21, x6, #0x8
  40a4f0:	adrp	x22, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40a4f4:	add	x22, x22, #0x708
  40a4f8:	add	x23, x22, #0x8
  40a4fc:	adrp	x24, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40a500:	add	x24, x24, #0x718
  40a504:	adrp	x25, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40a508:	add	x25, x25, #0xb88
  40a50c:	adrp	x26, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40a510:	add	x26, x26, #0xb60
  40a514:	add	x27, x7, #0x8
  40a518:	adrp	x28, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40a51c:	add	x28, x28, #0xb18
  40a520:	adrp	x30, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40a524:	add	x30, x30, #0xb01
  40a528:	str	x8, [sp, #400]
  40a52c:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40a530:	add	x8, x8, #0xa20
  40a534:	str	x8, [sp, #392]
  40a538:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40a53c:	add	x8, x8, #0xa48
  40a540:	str	x8, [sp, #384]
  40a544:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40a548:	add	x8, x8, #0xa80
  40a54c:	and	w11, w0, w11
  40a550:	sturb	w11, [x29, #-21]
  40a554:	stur	x1, [x29, #-32]
  40a558:	stur	xzr, [x29, #-40]
  40a55c:	stur	x9, [x29, #-48]
  40a560:	sturb	w10, [x29, #-49]
  40a564:	stur	xzr, [x29, #-64]
  40a568:	sturb	w10, [x29, #-65]
  40a56c:	sturb	w10, [x29, #-66]
  40a570:	sturb	w10, [x29, #-67]
  40a574:	str	xzr, [sp, #688]
  40a578:	stur	wzr, [x29, #-72]
  40a57c:	str	x12, [sp, #376]
  40a580:	str	x13, [sp, #368]
  40a584:	str	x14, [sp, #360]
  40a588:	str	x15, [sp, #352]
  40a58c:	str	x16, [sp, #344]
  40a590:	str	x17, [sp, #336]
  40a594:	str	x18, [sp, #328]
  40a598:	str	x2, [sp, #320]
  40a59c:	str	x3, [sp, #312]
  40a5a0:	str	x4, [sp, #304]
  40a5a4:	str	x5, [sp, #296]
  40a5a8:	str	x6, [sp, #288]
  40a5ac:	str	x7, [sp, #280]
  40a5b0:	str	x19, [sp, #272]
  40a5b4:	str	x20, [sp, #264]
  40a5b8:	str	x21, [sp, #256]
  40a5bc:	str	x22, [sp, #248]
  40a5c0:	str	x23, [sp, #240]
  40a5c4:	str	x24, [sp, #232]
  40a5c8:	str	x25, [sp, #224]
  40a5cc:	str	x26, [sp, #216]
  40a5d0:	str	x27, [sp, #208]
  40a5d4:	str	x28, [sp, #200]
  40a5d8:	str	x30, [sp, #192]
  40a5dc:	str	x8, [sp, #184]
  40a5e0:	ldur	w8, [x29, #-72]
  40a5e4:	cmp	w8, #0x2
  40a5e8:	b.hi	40a660 <readlinkat@plt+0x7730>  // b.pmore
  40a5ec:	ldur	w8, [x29, #-72]
  40a5f0:	mov	w9, w8
  40a5f4:	mov	x10, #0x8                   	// #8
  40a5f8:	mul	x9, x10, x9
  40a5fc:	ldr	x10, [sp, #288]
  40a600:	add	x9, x10, x9
  40a604:	ldr	x9, [x9]
  40a608:	cbz	x9, 40a650 <readlinkat@plt+0x7720>
  40a60c:	ldur	w8, [x29, #-72]
  40a610:	mov	w9, w8
  40a614:	mov	x10, #0x8                   	// #8
  40a618:	mul	x9, x10, x9
  40a61c:	ldr	x11, [sp, #288]
  40a620:	add	x9, x11, x9
  40a624:	ldr	x0, [x9]
  40a628:	str	x10, [sp, #176]
  40a62c:	bl	402c30 <free@plt>
  40a630:	ldur	w8, [x29, #-72]
  40a634:	mov	w9, w8
  40a638:	ldr	x10, [sp, #176]
  40a63c:	mul	x9, x10, x9
  40a640:	ldr	x11, [sp, #288]
  40a644:	add	x9, x11, x9
  40a648:	mov	x12, xzr
  40a64c:	str	x12, [x9]
  40a650:	ldur	w8, [x29, #-72]
  40a654:	add	w8, w8, #0x1
  40a658:	stur	w8, [x29, #-72]
  40a65c:	b	40a5e0 <readlinkat@plt+0x76b0>
  40a660:	stur	wzr, [x29, #-72]
  40a664:	ldur	w8, [x29, #-72]
  40a668:	mov	w9, w8
  40a66c:	cmp	x9, #0x2
  40a670:	b.cs	40a6a8 <readlinkat@plt+0x7778>  // b.hs, b.nlast
  40a674:	ldur	w8, [x29, #-72]
  40a678:	mov	w9, w8
  40a67c:	mov	x10, #0x8                   	// #8
  40a680:	mul	x9, x10, x9
  40a684:	adrp	x10, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40a688:	add	x10, x10, #0x728
  40a68c:	add	x9, x10, x9
  40a690:	mov	x10, xzr
  40a694:	str	x10, [x9]
  40a698:	ldur	w8, [x29, #-72]
  40a69c:	add	w8, w8, #0x1
  40a6a0:	stur	w8, [x29, #-72]
  40a6a4:	b	40a664 <readlinkat@plt+0x7734>
  40a6a8:	stur	wzr, [x29, #-72]
  40a6ac:	ldur	w8, [x29, #-72]
  40a6b0:	cmp	w8, #0x1
  40a6b4:	b.hi	40a72c <readlinkat@plt+0x77fc>  // b.pmore
  40a6b8:	ldur	w8, [x29, #-72]
  40a6bc:	mov	w9, w8
  40a6c0:	mov	x10, #0x8                   	// #8
  40a6c4:	mul	x9, x10, x9
  40a6c8:	ldr	x10, [sp, #280]
  40a6cc:	add	x9, x10, x9
  40a6d0:	ldr	x9, [x9]
  40a6d4:	cbz	x9, 40a71c <readlinkat@plt+0x77ec>
  40a6d8:	ldur	w8, [x29, #-72]
  40a6dc:	mov	w9, w8
  40a6e0:	mov	x10, #0x8                   	// #8
  40a6e4:	mul	x9, x10, x9
  40a6e8:	ldr	x11, [sp, #280]
  40a6ec:	add	x9, x11, x9
  40a6f0:	ldr	x0, [x9]
  40a6f4:	str	x10, [sp, #168]
  40a6f8:	bl	402c30 <free@plt>
  40a6fc:	ldur	w8, [x29, #-72]
  40a700:	mov	w9, w8
  40a704:	ldr	x10, [sp, #168]
  40a708:	mul	x9, x10, x9
  40a70c:	ldr	x11, [sp, #280]
  40a710:	add	x9, x11, x9
  40a714:	mov	x12, xzr
  40a718:	str	x12, [x9]
  40a71c:	ldur	w8, [x29, #-72]
  40a720:	add	w8, w8, #0x1
  40a724:	stur	w8, [x29, #-72]
  40a728:	b	40a6ac <readlinkat@plt+0x777c>
  40a72c:	stur	wzr, [x29, #-72]
  40a730:	ldur	w8, [x29, #-72]
  40a734:	cmp	w8, #0x1
  40a738:	b.hi	40a7b0 <readlinkat@plt+0x7880>  // b.pmore
  40a73c:	ldur	w8, [x29, #-72]
  40a740:	mov	w9, w8
  40a744:	mov	x10, #0x8                   	// #8
  40a748:	mul	x9, x10, x9
  40a74c:	ldr	x10, [sp, #248]
  40a750:	add	x9, x10, x9
  40a754:	ldr	x9, [x9]
  40a758:	cbz	x9, 40a7a0 <readlinkat@plt+0x7870>
  40a75c:	ldur	w8, [x29, #-72]
  40a760:	mov	w9, w8
  40a764:	mov	x10, #0x8                   	// #8
  40a768:	mul	x9, x10, x9
  40a76c:	ldr	x11, [sp, #248]
  40a770:	add	x9, x11, x9
  40a774:	ldr	x0, [x9]
  40a778:	str	x10, [sp, #160]
  40a77c:	bl	402c30 <free@plt>
  40a780:	ldur	w8, [x29, #-72]
  40a784:	mov	w9, w8
  40a788:	ldr	x10, [sp, #160]
  40a78c:	mul	x9, x10, x9
  40a790:	ldr	x11, [sp, #248]
  40a794:	add	x9, x11, x9
  40a798:	mov	x12, xzr
  40a79c:	str	x12, [x9]
  40a7a0:	ldur	w8, [x29, #-72]
  40a7a4:	add	w8, w8, #0x1
  40a7a8:	stur	w8, [x29, #-72]
  40a7ac:	b	40a730 <readlinkat@plt+0x7800>
  40a7b0:	mov	w8, #0x0                   	// #0
  40a7b4:	ldr	x9, [sp, #376]
  40a7b8:	strb	w8, [x9]
  40a7bc:	stur	wzr, [x29, #-72]
  40a7c0:	ldur	w8, [x29, #-72]
  40a7c4:	cmp	w8, #0x1
  40a7c8:	b.hi	40a81c <readlinkat@plt+0x78ec>  // b.pmore
  40a7cc:	ldur	w8, [x29, #-72]
  40a7d0:	mov	w9, w8
  40a7d4:	mov	w8, wzr
  40a7d8:	ldr	x10, [sp, #232]
  40a7dc:	str	w8, [x10, x9, lsl #2]
  40a7e0:	ldur	w8, [x29, #-72]
  40a7e4:	mov	w9, w8
  40a7e8:	ldr	x11, [sp, #216]
  40a7ec:	add	x9, x11, x9
  40a7f0:	mov	w8, #0x0                   	// #0
  40a7f4:	strb	w8, [x9]
  40a7f8:	ldur	w12, [x29, #-72]
  40a7fc:	mov	w9, w12
  40a800:	ldr	x13, [sp, #224]
  40a804:	add	x9, x13, x9
  40a808:	strb	w8, [x9]
  40a80c:	ldur	w8, [x29, #-72]
  40a810:	add	w8, w8, #0x1
  40a814:	stur	w8, [x29, #-72]
  40a818:	b	40a7c0 <readlinkat@plt+0x7890>
  40a81c:	ldr	x8, [sp, #368]
  40a820:	ldr	w9, [x8]
  40a824:	cmp	w9, #0x3
  40a828:	b.eq	40a83c <readlinkat@plt+0x790c>  // b.none
  40a82c:	ldr	x8, [sp, #368]
  40a830:	ldr	w9, [x8]
  40a834:	cmp	w9, #0x2
  40a838:	b.ne	40a844 <readlinkat@plt+0x7914>  // b.any
  40a83c:	mov	w8, #0x0                   	// #0
  40a840:	sturb	w8, [x29, #-21]
  40a844:	mov	w8, #0xffffffff            	// #-1
  40a848:	str	w8, [sp, #704]
  40a84c:	str	w8, [sp, #708]
  40a850:	str	w8, [sp, #712]
  40a854:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40a858:	add	x9, x9, #0x738
  40a85c:	mov	w8, wzr
  40a860:	str	wzr, [x9]
  40a864:	mov	x9, #0xffffffffffffffff    	// #-1
  40a868:	ldr	x10, [sp, #360]
  40a86c:	str	x9, [x10, #16]
  40a870:	str	x9, [x10]
  40a874:	ldr	x9, [sp, #352]
  40a878:	str	wzr, [x9, #4]
  40a87c:	str	wzr, [x9]
  40a880:	ldr	x11, [sp, #344]
  40a884:	ldr	x0, [x11]
  40a888:	adrp	x12, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40a88c:	add	x12, x12, #0x678
  40a890:	ldr	x1, [x12]
  40a894:	mov	w2, w8
  40a898:	bl	416f94 <readlinkat@plt+0x14064>
  40a89c:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40a8a0:	add	x9, x9, #0x740
  40a8a4:	ldr	x9, [x9]
  40a8a8:	subs	x9, x9, #0x1
  40a8ac:	ldr	x10, [sp, #336]
  40a8b0:	str	x9, [x10]
  40a8b4:	ldur	x8, [x29, #-40]
  40a8b8:	str	x8, [sp, #664]
  40a8bc:	ldurb	w9, [x29, #-65]
  40a8c0:	mov	w10, #0x1                   	// #1
  40a8c4:	and	w9, w9, w10
  40a8c8:	strb	w9, [sp, #663]
  40a8cc:	ldurb	w9, [x29, #-66]
  40a8d0:	and	w9, w9, w10
  40a8d4:	strb	w9, [sp, #662]
  40a8d8:	ldr	x8, [sp, #688]
  40a8dc:	str	x8, [sp, #648]
  40a8e0:	mov	x8, xzr
  40a8e4:	str	xzr, [sp, #688]
  40a8e8:	ldr	x11, [sp, #344]
  40a8ec:	ldr	x0, [x11]
  40a8f0:	str	x8, [sp, #152]
  40a8f4:	bl	402860 <ftell@plt>
  40a8f8:	stur	x0, [x29, #-40]
  40a8fc:	ldr	x0, [sp, #152]
  40a900:	mov	w9, wzr
  40a904:	mov	w1, w9
  40a908:	mov	w9, wzr
  40a90c:	and	w2, w9, #0x1
  40a910:	and	w3, w9, #0x1
  40a914:	bl	410d68 <readlinkat@plt+0xde38>
  40a918:	str	x0, [sp, #632]
  40a91c:	ldr	x8, [sp, #632]
  40a920:	mov	x11, #0xffffffffffffffff    	// #-1
  40a924:	cmp	x8, x11
  40a928:	b.ne	40a930 <readlinkat@plt+0x7a00>  // b.any
  40a92c:	bl	4137e4 <readlinkat@plt+0x108b4>
  40a930:	ldr	x8, [sp, #632]
  40a934:	cbnz	x8, 40a9a0 <readlinkat@plt+0x7a70>
  40a938:	ldurb	w8, [x29, #-49]
  40a93c:	cbz	w8, 40a964 <readlinkat@plt+0x7a34>
  40a940:	ldur	x8, [x29, #-48]
  40a944:	ldr	x9, [sp, #328]
  40a948:	str	x8, [x9]
  40a94c:	ldur	x8, [x29, #-64]
  40a950:	ldr	x10, [sp, #320]
  40a954:	str	x8, [x10]
  40a958:	mov	w11, #0x3                   	// #3
  40a95c:	str	w11, [sp, #700]
  40a960:	b	40bac0 <readlinkat@plt+0x8b90>
  40a964:	ldur	x8, [x29, #-40]
  40a968:	ldr	x9, [sp, #328]
  40a96c:	str	x8, [x9]
  40a970:	ldr	x8, [sp, #336]
  40a974:	ldr	x10, [x8]
  40a978:	ldr	x11, [sp, #320]
  40a97c:	str	x10, [x11]
  40a980:	ldurb	w12, [x29, #-67]
  40a984:	tbnz	w12, #0, 40a98c <readlinkat@plt+0x7a5c>
  40a988:	b	40a998 <readlinkat@plt+0x7a68>
  40a98c:	mov	w8, #0x5                   	// #5
  40a990:	str	w8, [sp, #700]
  40a994:	b	40bac0 <readlinkat@plt+0x8b90>
  40a998:	stur	wzr, [x29, #-20]
  40a99c:	b	40c450 <readlinkat@plt+0x9520>
  40a9a0:	ldr	x8, [sp, #632]
  40a9a4:	mov	x9, #0x2                   	// #2
  40a9a8:	mov	w10, #0x0                   	// #0
  40a9ac:	cmp	x9, x8
  40a9b0:	str	w10, [sp, #148]
  40a9b4:	b.hi	40a9dc <readlinkat@plt+0x7aac>  // b.pmore
  40a9b8:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40a9bc:	add	x8, x8, #0xb10
  40a9c0:	ldr	x8, [x8]
  40a9c4:	ldr	x9, [sp, #632]
  40a9c8:	subs	x9, x9, #0x2
  40a9cc:	ldrb	w10, [x8, x9]
  40a9d0:	cmp	w10, #0xd
  40a9d4:	cset	w10, eq  // eq = none
  40a9d8:	str	w10, [sp, #148]
  40a9dc:	ldr	w8, [sp, #148]
  40a9e0:	and	w8, w8, #0x1
  40a9e4:	strb	w8, [sp, #646]
  40a9e8:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40a9ec:	add	x9, x9, #0xb10
  40a9f0:	ldr	x9, [x9]
  40a9f4:	str	x9, [sp, #680]
  40a9f8:	ldr	x8, [sp, #680]
  40a9fc:	ldrb	w9, [x8]
  40aa00:	mov	w10, #0x1                   	// #1
  40aa04:	cmp	w9, #0x20
  40aa08:	str	w10, [sp, #144]
  40aa0c:	b.eq	40aa3c <readlinkat@plt+0x7b0c>  // b.none
  40aa10:	ldr	x8, [sp, #680]
  40aa14:	ldrb	w9, [x8]
  40aa18:	mov	w10, #0x1                   	// #1
  40aa1c:	cmp	w9, #0x9
  40aa20:	str	w10, [sp, #144]
  40aa24:	b.eq	40aa3c <readlinkat@plt+0x7b0c>  // b.none
  40aa28:	ldr	x8, [sp, #680]
  40aa2c:	ldrb	w9, [x8]
  40aa30:	cmp	w9, #0x58
  40aa34:	cset	w9, eq  // eq = none
  40aa38:	str	w9, [sp, #144]
  40aa3c:	ldr	w8, [sp, #144]
  40aa40:	tbnz	w8, #0, 40aa48 <readlinkat@plt+0x7b18>
  40aa44:	b	40aa88 <readlinkat@plt+0x7b58>
  40aa48:	ldr	x8, [sp, #680]
  40aa4c:	ldrb	w9, [x8]
  40aa50:	cmp	w9, #0x9
  40aa54:	b.ne	40aa6c <readlinkat@plt+0x7b3c>  // b.any
  40aa58:	ldr	x8, [sp, #688]
  40aa5c:	add	x8, x8, #0x8
  40aa60:	and	x8, x8, #0xfffffffffffffff8
  40aa64:	str	x8, [sp, #688]
  40aa68:	b	40aa78 <readlinkat@plt+0x7b48>
  40aa6c:	ldr	x8, [sp, #688]
  40aa70:	add	x8, x8, #0x1
  40aa74:	str	x8, [sp, #688]
  40aa78:	ldr	x8, [sp, #680]
  40aa7c:	add	x8, x8, #0x1
  40aa80:	str	x8, [sp, #680]
  40aa84:	b	40a9f8 <readlinkat@plt+0x7ac8>
  40aa88:	ldr	x8, [sp, #680]
  40aa8c:	ldrb	w9, [x8]
  40aa90:	subs	w9, w9, #0x30
  40aa94:	cmp	w9, #0x9
  40aa98:	b.hi	40abf8 <readlinkat@plt+0x7cc8>  // b.pmore
  40aa9c:	ldr	x8, [sp, #680]
  40aaa0:	add	x8, x8, #0x1
  40aaa4:	str	x8, [sp, #672]
  40aaa8:	ldr	x8, [sp, #672]
  40aaac:	ldrb	w9, [x8]
  40aab0:	subs	w9, w9, #0x30
  40aab4:	mov	w10, #0x1                   	// #1
  40aab8:	cmp	w9, #0x9
  40aabc:	str	w10, [sp, #140]
  40aac0:	b.ls	40aad8 <readlinkat@plt+0x7ba8>  // b.plast
  40aac4:	ldr	x8, [sp, #672]
  40aac8:	ldrb	w9, [x8]
  40aacc:	cmp	w9, #0x2c
  40aad0:	cset	w9, eq  // eq = none
  40aad4:	str	w9, [sp, #140]
  40aad8:	ldr	w8, [sp, #140]
  40aadc:	tbnz	w8, #0, 40aae4 <readlinkat@plt+0x7bb4>
  40aae0:	b	40aaf4 <readlinkat@plt+0x7bc4>
  40aae4:	ldr	x8, [sp, #672]
  40aae8:	add	x8, x8, #0x1
  40aaec:	str	x8, [sp, #672]
  40aaf0:	b	40aaa8 <readlinkat@plt+0x7b78>
  40aaf4:	ldr	x8, [sp, #672]
  40aaf8:	ldrb	w9, [x8]
  40aafc:	cmp	w9, #0x64
  40ab00:	b.eq	40ab24 <readlinkat@plt+0x7bf4>  // b.none
  40ab04:	ldr	x8, [sp, #672]
  40ab08:	ldrb	w9, [x8]
  40ab0c:	cmp	w9, #0x63
  40ab10:	b.eq	40ab24 <readlinkat@plt+0x7bf4>  // b.none
  40ab14:	ldr	x8, [sp, #672]
  40ab18:	ldrb	w9, [x8]
  40ab1c:	cmp	w9, #0x61
  40ab20:	b.ne	40abf8 <readlinkat@plt+0x7cc8>  // b.any
  40ab24:	ldr	x8, [sp, #672]
  40ab28:	add	x8, x8, #0x1
  40ab2c:	str	x8, [sp, #672]
  40ab30:	ldr	x8, [sp, #672]
  40ab34:	ldrb	w9, [x8]
  40ab38:	subs	w9, w9, #0x30
  40ab3c:	mov	w10, #0x1                   	// #1
  40ab40:	cmp	w9, #0x9
  40ab44:	str	w10, [sp, #136]
  40ab48:	b.ls	40ab60 <readlinkat@plt+0x7c30>  // b.plast
  40ab4c:	ldr	x8, [sp, #672]
  40ab50:	ldrb	w9, [x8]
  40ab54:	cmp	w9, #0x2c
  40ab58:	cset	w9, eq  // eq = none
  40ab5c:	str	w9, [sp, #136]
  40ab60:	ldr	w8, [sp, #136]
  40ab64:	tbnz	w8, #0, 40ab6c <readlinkat@plt+0x7c3c>
  40ab68:	b	40ab7c <readlinkat@plt+0x7c4c>
  40ab6c:	ldr	x8, [sp, #672]
  40ab70:	add	x8, x8, #0x1
  40ab74:	str	x8, [sp, #672]
  40ab78:	b	40ab30 <readlinkat@plt+0x7c00>
  40ab7c:	ldr	x8, [sp, #672]
  40ab80:	ldrb	w9, [x8]
  40ab84:	mov	w10, #0x1                   	// #1
  40ab88:	cmp	w9, #0x20
  40ab8c:	str	w10, [sp, #132]
  40ab90:	b.eq	40aba8 <readlinkat@plt+0x7c78>  // b.none
  40ab94:	ldr	x8, [sp, #672]
  40ab98:	ldrb	w9, [x8]
  40ab9c:	cmp	w9, #0x9
  40aba0:	cset	w9, eq  // eq = none
  40aba4:	str	w9, [sp, #132]
  40aba8:	ldr	w8, [sp, #132]
  40abac:	tbnz	w8, #0, 40abb4 <readlinkat@plt+0x7c84>
  40abb0:	b	40abc4 <readlinkat@plt+0x7c94>
  40abb4:	ldr	x8, [sp, #672]
  40abb8:	add	x8, x8, #0x1
  40abbc:	str	x8, [sp, #672]
  40abc0:	b	40ab7c <readlinkat@plt+0x7c4c>
  40abc4:	ldr	x8, [sp, #672]
  40abc8:	ldrb	w9, [x8]
  40abcc:	cmp	w9, #0xd
  40abd0:	b.ne	40abe0 <readlinkat@plt+0x7cb0>  // b.any
  40abd4:	ldr	x8, [sp, #672]
  40abd8:	add	x8, x8, #0x1
  40abdc:	str	x8, [sp, #672]
  40abe0:	ldr	x8, [sp, #672]
  40abe4:	ldrb	w9, [x8]
  40abe8:	cmp	w9, #0xa
  40abec:	cset	w9, eq  // eq = none
  40abf0:	and	w9, w9, #0x1
  40abf4:	sturb	w9, [x29, #-65]
  40abf8:	ldurb	w8, [x29, #-21]
  40abfc:	tbnz	w8, #0, 40ac68 <readlinkat@plt+0x7d38>
  40ac00:	ldur	x8, [x29, #-48]
  40ac04:	cmp	x8, #0x0
  40ac08:	cset	w9, ge  // ge = tcont
  40ac0c:	tbnz	w9, #0, 40ac68 <readlinkat@plt+0x7d38>
  40ac10:	ldr	x0, [sp, #680]
  40ac14:	bl	41082c <readlinkat@plt+0xd8fc>
  40ac18:	strb	w0, [sp, #647]
  40ac1c:	and	w8, w0, #0xff
  40ac20:	cbnz	w8, 40ac30 <readlinkat@plt+0x7d00>
  40ac24:	ldurb	w8, [x29, #-65]
  40ac28:	tbnz	w8, #0, 40ac30 <readlinkat@plt+0x7d00>
  40ac2c:	b	40ac68 <readlinkat@plt+0x7d38>
  40ac30:	ldur	x8, [x29, #-40]
  40ac34:	stur	x8, [x29, #-48]
  40ac38:	ldrb	w9, [sp, #647]
  40ac3c:	sturb	w9, [x29, #-49]
  40ac40:	ldr	x8, [sp, #336]
  40ac44:	ldr	x10, [x8]
  40ac48:	stur	x10, [x29, #-64]
  40ac4c:	ldr	x10, [sp, #688]
  40ac50:	ldr	x11, [sp, #312]
  40ac54:	str	x10, [x11]
  40ac58:	ldrb	w9, [sp, #646]
  40ac5c:	and	w9, w9, #0x1
  40ac60:	ldr	x10, [sp, #304]
  40ac64:	strb	w9, [x10]
  40ac68:	ldrb	w8, [sp, #662]
  40ac6c:	tbnz	w8, #0, 40acb4 <readlinkat@plt+0x7d84>
  40ac70:	ldr	x0, [sp, #680]
  40ac74:	adrp	x1, 47c000 <renameat2@@Base+0x8768>
  40ac78:	add	x1, x1, #0x9e8
  40ac7c:	mov	x2, #0x4                   	// #4
  40ac80:	bl	402a10 <strncmp@plt>
  40ac84:	cbnz	w0, 40acb4 <readlinkat@plt+0x7d84>
  40ac88:	ldr	x8, [sp, #680]
  40ac8c:	add	x0, x8, #0x4
  40ac90:	ldr	x8, [sp, #296]
  40ac94:	ldr	w1, [x8]
  40ac98:	ldr	x2, [sp, #288]
  40ac9c:	ldr	x3, [sp, #280]
  40aca0:	ldr	x4, [sp, #360]
  40aca4:	bl	416658 <readlinkat@plt+0x13728>
  40aca8:	mov	w9, #0x0                   	// #0
  40acac:	sturb	w9, [x29, #-21]
  40acb0:	b	40b4f4 <readlinkat@plt+0x85c4>
  40acb4:	ldr	x0, [sp, #680]
  40acb8:	adrp	x1, 47c000 <renameat2@@Base+0x8768>
  40acbc:	add	x1, x1, #0x2b
  40acc0:	mov	x2, #0x4                   	// #4
  40acc4:	bl	402a10 <strncmp@plt>
  40acc8:	cbnz	w0, 40ad08 <readlinkat@plt+0x7dd8>
  40accc:	ldr	x8, [sp, #680]
  40acd0:	add	x0, x8, #0x4
  40acd4:	ldr	x8, [sp, #296]
  40acd8:	ldr	w1, [x8]
  40acdc:	ldr	x2, [sp, #288]
  40ace0:	ldr	x3, [sp, #280]
  40ace4:	ldr	x4, [sp, #360]
  40ace8:	bl	416658 <readlinkat@plt+0x13728>
  40acec:	mov	w9, #0x0                   	// #0
  40acf0:	sturb	w9, [x29, #-21]
  40acf4:	ldrb	w9, [sp, #646]
  40acf8:	and	w9, w9, #0x1
  40acfc:	ldr	x8, [sp, #304]
  40ad00:	strb	w9, [x8]
  40ad04:	b	40b4f4 <readlinkat@plt+0x85c4>
  40ad08:	ldr	x0, [sp, #680]
  40ad0c:	adrp	x1, 47c000 <renameat2@@Base+0x8768>
  40ad10:	add	x1, x1, #0x30
  40ad14:	mov	x2, #0x6                   	// #6
  40ad18:	bl	402a10 <strncmp@plt>
  40ad1c:	cbnz	w0, 40ad60 <readlinkat@plt+0x7e30>
  40ad20:	ldr	x8, [sp, #680]
  40ad24:	add	x0, x8, #0x6
  40ad28:	ldr	x8, [sp, #296]
  40ad2c:	ldr	w1, [x8]
  40ad30:	ldr	x2, [sp, #272]
  40ad34:	mov	x9, xzr
  40ad38:	mov	x3, x9
  40ad3c:	mov	x4, x9
  40ad40:	bl	416658 <readlinkat@plt+0x13728>
  40ad44:	mov	w10, #0x0                   	// #0
  40ad48:	sturb	w10, [x29, #-21]
  40ad4c:	ldrb	w10, [sp, #646]
  40ad50:	and	w10, w10, #0x1
  40ad54:	ldr	x8, [sp, #304]
  40ad58:	strb	w10, [x8]
  40ad5c:	b	40b4f4 <readlinkat@plt+0x85c4>
  40ad60:	ldr	x0, [sp, #680]
  40ad64:	adrp	x1, 47c000 <renameat2@@Base+0x8768>
  40ad68:	add	x1, x1, #0x37
  40ad6c:	mov	x2, #0x7                   	// #7
  40ad70:	bl	402a10 <strncmp@plt>
  40ad74:	cbnz	w0, 40aec8 <readlinkat@plt+0x7f98>
  40ad78:	ldr	x8, [sp, #680]
  40ad7c:	add	x8, x8, #0x7
  40ad80:	str	x8, [sp, #672]
  40ad84:	bl	402bc0 <__ctype_b_loc@plt>
  40ad88:	ldr	x8, [x0]
  40ad8c:	ldr	x9, [sp, #672]
  40ad90:	ldrb	w10, [x9]
  40ad94:	ldrh	w10, [x8, w10, sxtw #1]
  40ad98:	and	w10, w10, #0x2000
  40ad9c:	cbz	w10, 40adb0 <readlinkat@plt+0x7e80>
  40ada0:	ldr	x8, [sp, #672]
  40ada4:	add	x8, x8, #0x1
  40ada8:	str	x8, [sp, #672]
  40adac:	b	40ad84 <readlinkat@plt+0x7e54>
  40adb0:	ldr	x8, [sp, #672]
  40adb4:	ldr	x9, [sp, #264]
  40adb8:	str	x8, [x9]
  40adbc:	ldr	x8, [x9]
  40adc0:	str	x8, [sp, #672]
  40adc4:	ldr	x8, [sp, #672]
  40adc8:	ldrb	w9, [x8]
  40adcc:	cbz	w9, 40ae68 <readlinkat@plt+0x7f38>
  40add0:	bl	402bc0 <__ctype_b_loc@plt>
  40add4:	ldr	x8, [x0]
  40add8:	ldr	x9, [sp, #672]
  40addc:	ldrb	w10, [x9]
  40ade0:	ldrh	w10, [x8, w10, sxtw #1]
  40ade4:	and	w10, w10, #0x2000
  40ade8:	cbz	w10, 40ae58 <readlinkat@plt+0x7f28>
  40adec:	ldr	x8, [sp, #672]
  40adf0:	add	x8, x8, #0x1
  40adf4:	str	x8, [sp, #624]
  40adf8:	bl	402bc0 <__ctype_b_loc@plt>
  40adfc:	ldr	x8, [x0]
  40ae00:	ldr	x9, [sp, #624]
  40ae04:	ldrb	w10, [x9]
  40ae08:	ldrh	w10, [x8, w10, sxtw #1]
  40ae0c:	and	w10, w10, #0x2000
  40ae10:	cbz	w10, 40ae24 <readlinkat@plt+0x7ef4>
  40ae14:	ldr	x8, [sp, #624]
  40ae18:	add	x8, x8, #0x1
  40ae1c:	str	x8, [sp, #624]
  40ae20:	b	40adf8 <readlinkat@plt+0x7ec8>
  40ae24:	ldr	x8, [sp, #624]
  40ae28:	ldrb	w9, [x8]
  40ae2c:	cbz	w9, 40ae54 <readlinkat@plt+0x7f24>
  40ae30:	ldur	x1, [x29, #-40]
  40ae34:	add	x0, sp, #0x259
  40ae38:	bl	415f48 <readlinkat@plt+0x13018>
  40ae3c:	adrp	x8, 47c000 <renameat2@@Base+0x8768>
  40ae40:	add	x8, x8, #0x3f
  40ae44:	str	x0, [sp, #120]
  40ae48:	mov	x0, x8
  40ae4c:	ldr	x1, [sp, #120]
  40ae50:	bl	41460c <readlinkat@plt+0x116dc>
  40ae54:	b	40ae68 <readlinkat@plt+0x7f38>
  40ae58:	ldr	x8, [sp, #672]
  40ae5c:	add	x8, x8, #0x1
  40ae60:	str	x8, [sp, #672]
  40ae64:	b	40adc4 <readlinkat@plt+0x7e94>
  40ae68:	ldr	x8, [sp, #672]
  40ae6c:	ldr	x9, [sp, #264]
  40ae70:	ldr	x10, [x9]
  40ae74:	cmp	x8, x10
  40ae78:	b.ne	40ae8c <readlinkat@plt+0x7f5c>  // b.any
  40ae7c:	mov	x8, xzr
  40ae80:	ldr	x9, [sp, #264]
  40ae84:	str	x8, [x9]
  40ae88:	b	40aec4 <readlinkat@plt+0x7f94>
  40ae8c:	ldr	x8, [sp, #672]
  40ae90:	ldrb	w9, [x8]
  40ae94:	strb	w9, [sp, #600]
  40ae98:	ldr	x8, [sp, #672]
  40ae9c:	mov	w9, #0x0                   	// #0
  40aea0:	strb	w9, [x8]
  40aea4:	ldr	x8, [sp, #264]
  40aea8:	ldr	x0, [x8]
  40aeac:	bl	474998 <renameat2@@Base+0x1100>
  40aeb0:	ldr	x8, [sp, #264]
  40aeb4:	str	x0, [x8]
  40aeb8:	ldrb	w9, [sp, #600]
  40aebc:	ldr	x10, [sp, #672]
  40aec0:	strb	w9, [x10]
  40aec4:	b	40b4f4 <readlinkat@plt+0x85c4>
  40aec8:	ldr	x0, [sp, #680]
  40aecc:	adrp	x1, 47c000 <renameat2@@Base+0x8768>
  40aed0:	add	x1, x1, #0x70
  40aed4:	mov	x2, #0xb                   	// #11
  40aed8:	bl	402a10 <strncmp@plt>
  40aedc:	cbnz	w0, 40b078 <readlinkat@plt+0x8148>
  40aee0:	ldurb	w8, [x29, #-67]
  40aee4:	tbnz	w8, #0, 40aeec <readlinkat@plt+0x7fbc>
  40aee8:	b	40af14 <readlinkat@plt+0x7fe4>
  40aeec:	ldur	x8, [x29, #-40]
  40aef0:	ldr	x9, [sp, #328]
  40aef4:	str	x8, [x9]
  40aef8:	ldr	x8, [sp, #336]
  40aefc:	ldr	x10, [x8]
  40af00:	ldr	x11, [sp, #320]
  40af04:	str	x10, [x11]
  40af08:	mov	w12, #0x5                   	// #5
  40af0c:	str	w12, [sp, #700]
  40af10:	b	40bac0 <readlinkat@plt+0x8b90>
  40af14:	stur	wzr, [x29, #-72]
  40af18:	ldur	w8, [x29, #-72]
  40af1c:	cmp	w8, #0x1
  40af20:	b.hi	40af78 <readlinkat@plt+0x8048>  // b.pmore
  40af24:	ldur	w8, [x29, #-72]
  40af28:	mov	w9, w8
  40af2c:	mov	x10, #0x8                   	// #8
  40af30:	mul	x9, x10, x9
  40af34:	ldr	x11, [sp, #288]
  40af38:	add	x9, x11, x9
  40af3c:	ldr	x0, [x9]
  40af40:	str	x10, [sp, #112]
  40af44:	bl	402c30 <free@plt>
  40af48:	ldur	w8, [x29, #-72]
  40af4c:	mov	w9, w8
  40af50:	ldr	x10, [sp, #112]
  40af54:	mul	x9, x10, x9
  40af58:	ldr	x11, [sp, #288]
  40af5c:	add	x9, x11, x9
  40af60:	mov	x12, xzr
  40af64:	str	x12, [x9]
  40af68:	ldur	w8, [x29, #-72]
  40af6c:	add	w8, w8, #0x1
  40af70:	stur	w8, [x29, #-72]
  40af74:	b	40af18 <readlinkat@plt+0x7fe8>
  40af78:	ldr	x8, [sp, #680]
  40af7c:	add	x0, x8, #0xb
  40af80:	ldr	x8, [sp, #296]
  40af84:	ldr	w1, [x8]
  40af88:	add	x2, sp, #0x250
  40af8c:	bl	416e58 <readlinkat@plt+0x13f28>
  40af90:	ldr	x8, [sp, #288]
  40af94:	str	x0, [x8]
  40af98:	cbz	x0, 40affc <readlinkat@plt+0x80cc>
  40af9c:	bl	402bc0 <__ctype_b_loc@plt>
  40afa0:	ldr	x8, [x0]
  40afa4:	ldr	x9, [sp, #592]
  40afa8:	ldrb	w10, [x9]
  40afac:	ldrh	w10, [x8, w10, sxtw #1]
  40afb0:	and	w10, w10, #0x2000
  40afb4:	cbz	w10, 40affc <readlinkat@plt+0x80cc>
  40afb8:	add	x2, sp, #0x250
  40afbc:	ldr	x0, [sp, #592]
  40afc0:	ldr	x8, [sp, #296]
  40afc4:	ldr	w1, [x8]
  40afc8:	bl	416e58 <readlinkat@plt+0x13f28>
  40afcc:	ldr	x8, [sp, #288]
  40afd0:	str	x0, [x8, #8]
  40afd4:	cbz	x0, 40affc <readlinkat@plt+0x80cc>
  40afd8:	ldr	x0, [sp, #592]
  40afdc:	bl	4110b4 <readlinkat@plt+0xe184>
  40afe0:	str	x0, [sp, #592]
  40afe4:	ldr	x8, [sp, #592]
  40afe8:	ldrb	w9, [x8]
  40afec:	cmp	w9, #0x0
  40aff0:	cset	w9, ne  // ne = any
  40aff4:	eor	w9, w9, #0x1
  40aff8:	tbnz	w9, #0, 40b060 <readlinkat@plt+0x8130>
  40affc:	stur	wzr, [x29, #-72]
  40b000:	ldur	w8, [x29, #-72]
  40b004:	cmp	w8, #0x1
  40b008:	b.hi	40b060 <readlinkat@plt+0x8130>  // b.pmore
  40b00c:	ldur	w8, [x29, #-72]
  40b010:	mov	w9, w8
  40b014:	mov	x10, #0x8                   	// #8
  40b018:	mul	x9, x10, x9
  40b01c:	ldr	x11, [sp, #288]
  40b020:	add	x9, x11, x9
  40b024:	ldr	x0, [x9]
  40b028:	str	x10, [sp, #104]
  40b02c:	bl	402c30 <free@plt>
  40b030:	ldur	w8, [x29, #-72]
  40b034:	mov	w9, w8
  40b038:	ldr	x10, [sp, #104]
  40b03c:	mul	x9, x10, x9
  40b040:	ldr	x11, [sp, #288]
  40b044:	add	x9, x11, x9
  40b048:	mov	x12, xzr
  40b04c:	str	x12, [x9]
  40b050:	ldur	w8, [x29, #-72]
  40b054:	add	w8, w8, #0x1
  40b058:	stur	w8, [x29, #-72]
  40b05c:	b	40b000 <readlinkat@plt+0x80d0>
  40b060:	mov	w8, #0x1                   	// #1
  40b064:	ldr	x9, [sp, #376]
  40b068:	strb	w8, [x9]
  40b06c:	mov	w8, #0x0                   	// #0
  40b070:	sturb	w8, [x29, #-21]
  40b074:	b	40b4f4 <readlinkat@plt+0x85c4>
  40b078:	ldr	x8, [sp, #376]
  40b07c:	ldrb	w9, [x8]
  40b080:	tbnz	w9, #0, 40b088 <readlinkat@plt+0x8158>
  40b084:	b	40b194 <readlinkat@plt+0x8264>
  40b088:	ldr	x0, [sp, #680]
  40b08c:	adrp	x1, 47c000 <renameat2@@Base+0x8768>
  40b090:	add	x1, x1, #0x7c
  40b094:	mov	x2, #0x6                   	// #6
  40b098:	bl	402a10 <strncmp@plt>
  40b09c:	cbnz	w0, 40b194 <readlinkat@plt+0x8264>
  40b0a0:	ldr	x8, [sp, #680]
  40b0a4:	add	x0, x8, #0x6
  40b0a8:	bl	411100 <readlinkat@plt+0xe1d0>
  40b0ac:	str	x0, [sp, #584]
  40b0b0:	cbz	x0, 40b190 <readlinkat@plt+0x8260>
  40b0b4:	ldr	x8, [sp, #584]
  40b0b8:	ldrb	w9, [x8]
  40b0bc:	cmp	w9, #0x2e
  40b0c0:	b.ne	40b190 <readlinkat@plt+0x8260>  // b.any
  40b0c4:	ldr	x8, [sp, #584]
  40b0c8:	ldrb	w9, [x8, #1]
  40b0cc:	cmp	w9, #0x2e
  40b0d0:	b.ne	40b190 <readlinkat@plt+0x8260>  // b.any
  40b0d4:	ldr	x8, [sp, #584]
  40b0d8:	add	x0, x8, #0x2
  40b0dc:	bl	411100 <readlinkat@plt+0xe1d0>
  40b0e0:	str	x0, [sp, #576]
  40b0e4:	cbz	x0, 40b190 <readlinkat@plt+0x8260>
  40b0e8:	ldr	x8, [sp, #576]
  40b0ec:	ldrb	w9, [x8]
  40b0f0:	cbz	w9, 40b110 <readlinkat@plt+0x81e0>
  40b0f4:	bl	402bc0 <__ctype_b_loc@plt>
  40b0f8:	ldr	x8, [x0]
  40b0fc:	ldr	x9, [sp, #576]
  40b100:	ldrb	w10, [x9]
  40b104:	ldrh	w10, [x8, w10, sxtw #1]
  40b108:	and	w10, w10, #0x2000
  40b10c:	cbz	w10, 40b190 <readlinkat@plt+0x8260>
  40b110:	ldr	x8, [sp, #680]
  40b114:	add	x1, x8, #0x6
  40b118:	ldr	x2, [sp, #584]
  40b11c:	ldr	x0, [sp, #248]
  40b120:	bl	4111bc <readlinkat@plt+0xe28c>
  40b124:	ldr	x8, [sp, #584]
  40b128:	add	x1, x8, #0x2
  40b12c:	ldr	x2, [sp, #576]
  40b130:	ldr	x0, [sp, #240]
  40b134:	bl	4111bc <readlinkat@plt+0xe28c>
  40b138:	ldr	x8, [sp, #248]
  40b13c:	ldr	x0, [x8]
  40b140:	bl	411248 <readlinkat@plt+0xe318>
  40b144:	ldr	x8, [sp, #352]
  40b148:	str	w0, [x8]
  40b14c:	ldr	x9, [sp, #248]
  40b150:	ldr	x0, [x9, #8]
  40b154:	bl	411248 <readlinkat@plt+0xe318>
  40b158:	ldr	x8, [sp, #352]
  40b15c:	str	w0, [x8, #4]
  40b160:	ldr	x0, [sp, #576]
  40b164:	bl	4110b4 <readlinkat@plt+0xe184>
  40b168:	str	x0, [sp, #576]
  40b16c:	ldrb	w10, [x0]
  40b170:	cbz	w10, 40b188 <readlinkat@plt+0x8258>
  40b174:	ldr	x0, [sp, #576]
  40b178:	bl	411320 <readlinkat@plt+0xe3f0>
  40b17c:	ldr	x8, [sp, #232]
  40b180:	str	w0, [x8, #4]
  40b184:	str	w0, [x8]
  40b188:	mov	w8, #0x1                   	// #1
  40b18c:	sturb	w8, [x29, #-67]
  40b190:	b	40b4f4 <readlinkat@plt+0x85c4>
  40b194:	ldr	x8, [sp, #376]
  40b198:	ldrb	w9, [x8]
  40b19c:	tbnz	w9, #0, 40b1a4 <readlinkat@plt+0x8274>
  40b1a0:	b	40b1dc <readlinkat@plt+0x82ac>
  40b1a4:	ldr	x0, [sp, #680]
  40b1a8:	adrp	x1, 47c000 <renameat2@@Base+0x8768>
  40b1ac:	add	x1, x1, #0x83
  40b1b0:	mov	x2, #0x9                   	// #9
  40b1b4:	bl	402a10 <strncmp@plt>
  40b1b8:	cbnz	w0, 40b1dc <readlinkat@plt+0x82ac>
  40b1bc:	ldr	x8, [sp, #680]
  40b1c0:	add	x0, x8, #0x9
  40b1c4:	bl	411320 <readlinkat@plt+0xe3f0>
  40b1c8:	ldr	x8, [sp, #232]
  40b1cc:	str	w0, [x8]
  40b1d0:	mov	w9, #0x1                   	// #1
  40b1d4:	sturb	w9, [x29, #-67]
  40b1d8:	b	40b4f4 <readlinkat@plt+0x85c4>
  40b1dc:	ldr	x8, [sp, #376]
  40b1e0:	ldrb	w9, [x8]
  40b1e4:	tbnz	w9, #0, 40b1ec <readlinkat@plt+0x82bc>
  40b1e8:	b	40b224 <readlinkat@plt+0x82f4>
  40b1ec:	ldr	x0, [sp, #680]
  40b1f0:	adrp	x1, 47c000 <renameat2@@Base+0x8768>
  40b1f4:	add	x1, x1, #0x8d
  40b1f8:	mov	x2, #0x9                   	// #9
  40b1fc:	bl	402a10 <strncmp@plt>
  40b200:	cbnz	w0, 40b224 <readlinkat@plt+0x82f4>
  40b204:	ldr	x8, [sp, #680]
  40b208:	add	x0, x8, #0x9
  40b20c:	bl	411320 <readlinkat@plt+0xe3f0>
  40b210:	ldr	x8, [sp, #232]
  40b214:	str	w0, [x8, #4]
  40b218:	mov	w9, #0x1                   	// #1
  40b21c:	sturb	w9, [x29, #-67]
  40b220:	b	40b4f4 <readlinkat@plt+0x85c4>
  40b224:	ldr	x8, [sp, #376]
  40b228:	ldrb	w9, [x8]
  40b22c:	tbnz	w9, #0, 40b234 <readlinkat@plt+0x8304>
  40b230:	b	40b278 <readlinkat@plt+0x8348>
  40b234:	ldr	x0, [sp, #680]
  40b238:	adrp	x1, 47c000 <renameat2@@Base+0x8768>
  40b23c:	add	x1, x1, #0x97
  40b240:	mov	x2, #0x12                  	// #18
  40b244:	bl	402a10 <strncmp@plt>
  40b248:	cbnz	w0, 40b278 <readlinkat@plt+0x8348>
  40b24c:	ldr	x8, [sp, #680]
  40b250:	add	x0, x8, #0x12
  40b254:	bl	411320 <readlinkat@plt+0xe3f0>
  40b258:	ldr	x8, [sp, #232]
  40b25c:	str	w0, [x8]
  40b260:	mov	w9, #0x2                   	// #2
  40b264:	ldr	x10, [sp, #352]
  40b268:	str	w9, [x10, #4]
  40b26c:	mov	w9, #0x1                   	// #1
  40b270:	sturb	w9, [x29, #-67]
  40b274:	b	40b4f4 <readlinkat@plt+0x85c4>
  40b278:	ldr	x8, [sp, #376]
  40b27c:	ldrb	w9, [x8]
  40b280:	tbnz	w9, #0, 40b288 <readlinkat@plt+0x8358>
  40b284:	b	40b2cc <readlinkat@plt+0x839c>
  40b288:	ldr	x0, [sp, #680]
  40b28c:	adrp	x1, 47c000 <renameat2@@Base+0x8768>
  40b290:	add	x1, x1, #0xaa
  40b294:	mov	x2, #0xe                   	// #14
  40b298:	bl	402a10 <strncmp@plt>
  40b29c:	cbnz	w0, 40b2cc <readlinkat@plt+0x839c>
  40b2a0:	ldr	x8, [sp, #680]
  40b2a4:	add	x0, x8, #0xe
  40b2a8:	bl	411320 <readlinkat@plt+0xe3f0>
  40b2ac:	ldr	x8, [sp, #232]
  40b2b0:	str	w0, [x8, #4]
  40b2b4:	mov	w9, #0x2                   	// #2
  40b2b8:	ldr	x10, [sp, #352]
  40b2bc:	str	w9, [x10]
  40b2c0:	mov	w9, #0x1                   	// #1
  40b2c4:	sturb	w9, [x29, #-67]
  40b2c8:	b	40b4f4 <readlinkat@plt+0x85c4>
  40b2cc:	ldr	x8, [sp, #376]
  40b2d0:	ldrb	w9, [x8]
  40b2d4:	tbnz	w9, #0, 40b2dc <readlinkat@plt+0x83ac>
  40b2d8:	b	40b308 <readlinkat@plt+0x83d8>
  40b2dc:	ldr	x0, [sp, #680]
  40b2e0:	adrp	x1, 47c000 <renameat2@@Base+0x8768>
  40b2e4:	add	x1, x1, #0xb9
  40b2e8:	mov	x2, #0xc                   	// #12
  40b2ec:	bl	402a10 <strncmp@plt>
  40b2f0:	cbnz	w0, 40b308 <readlinkat@plt+0x83d8>
  40b2f4:	mov	w8, #0x1                   	// #1
  40b2f8:	ldr	x9, [sp, #224]
  40b2fc:	strb	w8, [x9]
  40b300:	sturb	w8, [x29, #-67]
  40b304:	b	40b4f4 <readlinkat@plt+0x85c4>
  40b308:	ldr	x8, [sp, #376]
  40b30c:	ldrb	w9, [x8]
  40b310:	tbnz	w9, #0, 40b318 <readlinkat@plt+0x83e8>
  40b314:	b	40b344 <readlinkat@plt+0x8414>
  40b318:	ldr	x0, [sp, #680]
  40b31c:	adrp	x1, 47c000 <renameat2@@Base+0x8768>
  40b320:	add	x1, x1, #0xc6
  40b324:	mov	x2, #0xa                   	// #10
  40b328:	bl	402a10 <strncmp@plt>
  40b32c:	cbnz	w0, 40b344 <readlinkat@plt+0x8414>
  40b330:	mov	w8, #0x1                   	// #1
  40b334:	ldr	x9, [sp, #224]
  40b338:	strb	w8, [x9, #1]
  40b33c:	sturb	w8, [x29, #-67]
  40b340:	b	40b4f4 <readlinkat@plt+0x85c4>
  40b344:	ldr	x8, [sp, #376]
  40b348:	ldrb	w9, [x8]
  40b34c:	tbnz	w9, #0, 40b354 <readlinkat@plt+0x8424>
  40b350:	b	40b380 <readlinkat@plt+0x8450>
  40b354:	ldr	x0, [sp, #680]
  40b358:	adrp	x1, 47c000 <renameat2@@Base+0x8768>
  40b35c:	add	x1, x1, #0xd1
  40b360:	mov	x2, #0xa                   	// #10
  40b364:	bl	402a10 <strncmp@plt>
  40b368:	cbnz	w0, 40b380 <readlinkat@plt+0x8450>
  40b36c:	mov	w8, #0x1                   	// #1
  40b370:	ldr	x9, [sp, #216]
  40b374:	strb	w8, [x9]
  40b378:	sturb	w8, [x29, #-67]
  40b37c:	b	40b4f4 <readlinkat@plt+0x85c4>
  40b380:	ldr	x8, [sp, #376]
  40b384:	ldrb	w9, [x8]
  40b388:	tbnz	w9, #0, 40b390 <readlinkat@plt+0x8460>
  40b38c:	b	40b3bc <readlinkat@plt+0x848c>
  40b390:	ldr	x0, [sp, #680]
  40b394:	adrp	x1, 47c000 <renameat2@@Base+0x8768>
  40b398:	add	x1, x1, #0xdc
  40b39c:	mov	x2, #0x8                   	// #8
  40b3a0:	bl	402a10 <strncmp@plt>
  40b3a4:	cbnz	w0, 40b3bc <readlinkat@plt+0x848c>
  40b3a8:	mov	w8, #0x1                   	// #1
  40b3ac:	ldr	x9, [sp, #216]
  40b3b0:	strb	w8, [x9, #1]
  40b3b4:	sturb	w8, [x29, #-67]
  40b3b8:	b	40b4f4 <readlinkat@plt+0x85c4>
  40b3bc:	ldr	x8, [sp, #376]
  40b3c0:	ldrb	w9, [x8]
  40b3c4:	tbnz	w9, #0, 40b3cc <readlinkat@plt+0x849c>
  40b3c8:	b	40b40c <readlinkat@plt+0x84dc>
  40b3cc:	ldr	x0, [sp, #680]
  40b3d0:	adrp	x1, 47c000 <renameat2@@Base+0x8768>
  40b3d4:	add	x1, x1, #0xe5
  40b3d8:	mov	x2, #0x10                  	// #16
  40b3dc:	bl	402a10 <strncmp@plt>
  40b3e0:	cbnz	w0, 40b40c <readlinkat@plt+0x84dc>
  40b3e4:	ldur	x8, [x29, #-40]
  40b3e8:	ldr	x9, [sp, #328]
  40b3ec:	str	x8, [x9]
  40b3f0:	ldr	x8, [sp, #336]
  40b3f4:	ldr	x10, [x8]
  40b3f8:	ldr	x11, [sp, #320]
  40b3fc:	str	x10, [x11]
  40b400:	mov	w12, #0x6                   	// #6
  40b404:	str	w12, [sp, #700]
  40b408:	b	40bac0 <readlinkat@plt+0x8b90>
  40b40c:	ldr	x8, [sp, #680]
  40b410:	str	x8, [sp, #672]
  40b414:	ldr	x8, [sp, #672]
  40b418:	ldrb	w9, [x8]
  40b41c:	mov	w10, #0x0                   	// #0
  40b420:	cmp	w9, #0x2d
  40b424:	str	w10, [sp, #100]
  40b428:	b.ne	40b440 <readlinkat@plt+0x8510>  // b.any
  40b42c:	ldr	x8, [sp, #672]
  40b430:	ldrb	w9, [x8, #1]
  40b434:	cmp	w9, #0x20
  40b438:	cset	w9, eq  // eq = none
  40b43c:	str	w9, [sp, #100]
  40b440:	ldr	w8, [sp, #100]
  40b444:	tbnz	w8, #0, 40b44c <readlinkat@plt+0x851c>
  40b448:	b	40b45c <readlinkat@plt+0x852c>
  40b44c:	ldr	x8, [sp, #672]
  40b450:	add	x8, x8, #0x2
  40b454:	str	x8, [sp, #672]
  40b458:	b	40b414 <readlinkat@plt+0x84e4>
  40b45c:	ldr	x0, [sp, #672]
  40b460:	adrp	x1, 47c000 <renameat2@@Base+0x8768>
  40b464:	add	x1, x1, #0xf6
  40b468:	mov	x2, #0x4                   	// #4
  40b46c:	bl	402a10 <strncmp@plt>
  40b470:	cbnz	w0, 40b4f4 <readlinkat@plt+0x85c4>
  40b474:	add	x4, sp, #0x230
  40b478:	mov	x8, #0xffffffffffffffff    	// #-1
  40b47c:	str	x8, [sp, #560]
  40b480:	ldr	x9, [sp, #672]
  40b484:	add	x0, x9, #0x4
  40b488:	ldr	x9, [sp, #296]
  40b48c:	ldr	w1, [x9]
  40b490:	ldr	x2, [sp, #256]
  40b494:	ldr	x3, [sp, #208]
  40b498:	str	x8, [sp, #88]
  40b49c:	bl	416658 <readlinkat@plt+0x13728>
  40b4a0:	mov	w10, #0x0                   	// #0
  40b4a4:	sturb	w10, [x29, #-21]
  40b4a8:	ldr	x8, [sp, #560]
  40b4ac:	ldr	x9, [sp, #88]
  40b4b0:	cmp	x8, x9
  40b4b4:	b.eq	40b4e4 <readlinkat@plt+0x85b4>  // b.none
  40b4b8:	ldr	x8, [sp, #400]
  40b4bc:	ldr	q0, [x8, #16]
  40b4c0:	ldr	x9, [sp, #360]
  40b4c4:	str	q0, [x9, #16]
  40b4c8:	ldr	x10, [sp, #672]
  40b4cc:	ldr	x11, [sp, #680]
  40b4d0:	subs	x10, x10, x11
  40b4d4:	asr	x10, x10, #1
  40b4d8:	adrp	x11, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40b4dc:	add	x11, x11, #0x738
  40b4e0:	str	w10, [x11]
  40b4e4:	ldrb	w8, [sp, #646]
  40b4e8:	and	w8, w8, #0x1
  40b4ec:	ldr	x9, [sp, #304]
  40b4f0:	strb	w8, [x9]
  40b4f4:	ldurb	w8, [x29, #-21]
  40b4f8:	tbnz	w8, #0, 40b500 <readlinkat@plt+0x85d0>
  40b4fc:	b	40b504 <readlinkat@plt+0x85d4>
  40b500:	b	40a8b4 <readlinkat@plt+0x7984>
  40b504:	ldr	x8, [sp, #368]
  40b508:	ldr	w9, [x8]
  40b50c:	cbz	w9, 40b520 <readlinkat@plt+0x85f0>
  40b510:	ldr	x8, [sp, #368]
  40b514:	ldr	w9, [x8]
  40b518:	cmp	w9, #0x3
  40b51c:	b.ne	40b568 <readlinkat@plt+0x8638>  // b.any
  40b520:	ldur	x8, [x29, #-48]
  40b524:	cmp	x8, #0x0
  40b528:	cset	w9, lt  // lt = tstop
  40b52c:	tbnz	w9, #0, 40b568 <readlinkat@plt+0x8638>
  40b530:	ldr	x0, [sp, #680]
  40b534:	adrp	x1, 47b000 <renameat2@@Base+0x7768>
  40b538:	add	x1, x1, #0x949
  40b53c:	bl	402bb0 <strcmp@plt>
  40b540:	cbnz	w0, 40b568 <readlinkat@plt+0x8638>
  40b544:	ldur	x8, [x29, #-48]
  40b548:	ldr	x9, [sp, #328]
  40b54c:	str	x8, [x9]
  40b550:	ldur	x8, [x29, #-64]
  40b554:	ldr	x10, [sp, #320]
  40b558:	str	x8, [x10]
  40b55c:	mov	w11, #0x3                   	// #3
  40b560:	str	w11, [sp, #700]
  40b564:	b	40bac0 <readlinkat@plt+0x8b90>
  40b568:	ldr	x8, [sp, #368]
  40b56c:	ldr	w9, [x8]
  40b570:	cbz	w9, 40b584 <readlinkat@plt+0x8654>
  40b574:	ldr	x8, [sp, #368]
  40b578:	ldr	w9, [x8]
  40b57c:	cmp	w9, #0x5
  40b580:	b.ne	40b7ac <readlinkat@plt+0x887c>  // b.any
  40b584:	ldr	x0, [sp, #680]
  40b588:	adrp	x1, 47b000 <renameat2@@Base+0x7768>
  40b58c:	add	x1, x1, #0x471
  40b590:	mov	x2, #0x4                   	// #4
  40b594:	bl	402a10 <strncmp@plt>
  40b598:	cbnz	w0, 40b7ac <readlinkat@plt+0x887c>
  40b59c:	ldr	x8, [sp, #360]
  40b5a0:	ldr	q0, [x8]
  40b5a4:	ldr	x9, [sp, #400]
  40b5a8:	str	q0, [x9]
  40b5ac:	ldr	q0, [x8, #16]
  40b5b0:	str	q0, [x8]
  40b5b4:	ldr	q0, [x9]
  40b5b8:	str	q0, [x8, #16]
  40b5bc:	ldr	x10, [sp, #288]
  40b5c0:	ldr	x11, [x10]
  40b5c4:	str	x11, [sp, #672]
  40b5c8:	ldr	x11, [x10, #8]
  40b5cc:	str	x11, [x10]
  40b5d0:	ldr	x11, [sp, #672]
  40b5d4:	str	x11, [x10, #8]
  40b5d8:	ldr	x11, [sp, #280]
  40b5dc:	ldr	x12, [x11]
  40b5e0:	str	x12, [sp, #672]
  40b5e4:	ldr	x12, [x11, #8]
  40b5e8:	str	x12, [x11]
  40b5ec:	ldr	x12, [sp, #672]
  40b5f0:	str	x12, [x11, #8]
  40b5f4:	ldr	x12, [sp, #680]
  40b5f8:	add	x12, x12, #0x4
  40b5fc:	str	x12, [sp, #680]
  40b600:	ldr	x12, [sp, #680]
  40b604:	ldrb	w13, [x12]
  40b608:	cmp	w13, #0x30
  40b60c:	b.ne	40b648 <readlinkat@plt+0x8718>  // b.any
  40b610:	ldr	x8, [sp, #680]
  40b614:	ldrb	w9, [x8, #1]
  40b618:	subs	w9, w9, #0x30
  40b61c:	cmp	w9, #0x9
  40b620:	b.ls	40b648 <readlinkat@plt+0x8718>  // b.plast
  40b624:	ldr	x8, [sp, #360]
  40b628:	ldr	x9, [x8]
  40b62c:	cmp	x9, #0x0
  40b630:	cset	w10, ne  // ne = any
  40b634:	eor	w10, w10, #0x1
  40b638:	and	w10, w10, #0x1
  40b63c:	add	w10, w10, #0x1
  40b640:	ldr	x9, [sp, #352]
  40b644:	str	w10, [x9]
  40b648:	ldr	x8, [sp, #680]
  40b64c:	ldrb	w9, [x8]
  40b650:	mov	w10, #0x0                   	// #0
  40b654:	cmp	w9, #0x20
  40b658:	str	w10, [sp, #84]
  40b65c:	b.eq	40b674 <readlinkat@plt+0x8744>  // b.none
  40b660:	ldr	x8, [sp, #680]
  40b664:	ldrb	w9, [x8]
  40b668:	cmp	w9, #0xa
  40b66c:	cset	w9, ne  // ne = any
  40b670:	str	w9, [sp, #84]
  40b674:	ldr	w8, [sp, #84]
  40b678:	tbnz	w8, #0, 40b680 <readlinkat@plt+0x8750>
  40b67c:	b	40b690 <readlinkat@plt+0x8760>
  40b680:	ldr	x8, [sp, #680]
  40b684:	add	x8, x8, #0x1
  40b688:	str	x8, [sp, #680]
  40b68c:	b	40b648 <readlinkat@plt+0x8718>
  40b690:	ldr	x8, [sp, #680]
  40b694:	ldrb	w9, [x8]
  40b698:	cmp	w9, #0x20
  40b69c:	b.ne	40b6b0 <readlinkat@plt+0x8780>  // b.any
  40b6a0:	ldr	x8, [sp, #680]
  40b6a4:	add	x8, x8, #0x1
  40b6a8:	str	x8, [sp, #680]
  40b6ac:	b	40b690 <readlinkat@plt+0x8760>
  40b6b0:	ldr	x8, [sp, #680]
  40b6b4:	ldrb	w9, [x8]
  40b6b8:	cmp	w9, #0x2b
  40b6bc:	b.ne	40b708 <readlinkat@plt+0x87d8>  // b.any
  40b6c0:	ldr	x8, [sp, #680]
  40b6c4:	ldrb	w9, [x8, #1]
  40b6c8:	cmp	w9, #0x30
  40b6cc:	b.ne	40b708 <readlinkat@plt+0x87d8>  // b.any
  40b6d0:	ldr	x8, [sp, #680]
  40b6d4:	ldrb	w9, [x8, #2]
  40b6d8:	subs	w9, w9, #0x30
  40b6dc:	cmp	w9, #0x9
  40b6e0:	b.ls	40b708 <readlinkat@plt+0x87d8>  // b.plast
  40b6e4:	ldr	x8, [sp, #360]
  40b6e8:	ldr	x9, [x8, #16]
  40b6ec:	cmp	x9, #0x0
  40b6f0:	cset	w10, ne  // ne = any
  40b6f4:	eor	w10, w10, #0x1
  40b6f8:	and	w10, w10, #0x1
  40b6fc:	add	w10, w10, #0x1
  40b700:	ldr	x9, [sp, #352]
  40b704:	str	w10, [x9, #4]
  40b708:	ldr	x8, [sp, #688]
  40b70c:	ldr	x9, [sp, #312]
  40b710:	str	x8, [x9]
  40b714:	ldur	x8, [x29, #-40]
  40b718:	ldr	x10, [sp, #328]
  40b71c:	str	x8, [x10]
  40b720:	ldr	x8, [sp, #336]
  40b724:	ldr	x11, [x8]
  40b728:	ldr	x12, [sp, #320]
  40b72c:	str	x11, [x12]
  40b730:	mov	w13, #0x5                   	// #5
  40b734:	str	w13, [sp, #700]
  40b738:	ldr	x11, [sp, #288]
  40b73c:	ldr	x14, [x11]
  40b740:	cbnz	x14, 40b750 <readlinkat@plt+0x8820>
  40b744:	ldr	x8, [sp, #360]
  40b748:	ldr	x9, [x8]
  40b74c:	cbnz	x9, 40b768 <readlinkat@plt+0x8838>
  40b750:	ldr	x8, [sp, #288]
  40b754:	ldr	x9, [x8, #8]
  40b758:	cbnz	x9, 40b7a8 <readlinkat@plt+0x8878>
  40b75c:	ldr	x8, [sp, #360]
  40b760:	ldr	x9, [x8, #16]
  40b764:	cbz	x9, 40b7a8 <readlinkat@plt+0x8878>
  40b768:	ldr	x8, [sp, #288]
  40b76c:	ldr	x9, [x8, #16]
  40b770:	cbnz	x9, 40b7a8 <readlinkat@plt+0x8878>
  40b774:	ldurb	w8, [x29, #-21]
  40b778:	tbnz	w8, #0, 40b780 <readlinkat@plt+0x8850>
  40b77c:	b	40b7a8 <readlinkat@plt+0x8878>
  40b780:	ldr	x8, [sp, #320]
  40b784:	ldr	x1, [x8]
  40b788:	add	x0, sp, #0x209
  40b78c:	bl	415f48 <readlinkat@plt+0x13018>
  40b790:	adrp	x8, 47c000 <renameat2@@Base+0x8768>
  40b794:	add	x8, x8, #0xfb
  40b798:	str	x0, [sp, #72]
  40b79c:	mov	x0, x8
  40b7a0:	ldr	x1, [sp, #72]
  40b7a4:	bl	41460c <readlinkat@plt+0x116dc>
  40b7a8:	b	40bac0 <readlinkat@plt+0x8b90>
  40b7ac:	ldr	x0, [sp, #680]
  40b7b0:	adrp	x1, 47b000 <renameat2@@Base+0x7768>
  40b7b4:	add	x1, x1, #0xb36
  40b7b8:	mov	x2, #0x8                   	// #8
  40b7bc:	bl	402a10 <strncmp@plt>
  40b7c0:	cmp	w0, #0x0
  40b7c4:	cset	w8, ne  // ne = any
  40b7c8:	mov	w9, #0x1                   	// #1
  40b7cc:	eor	w8, w8, #0x1
  40b7d0:	and	w8, w8, w9
  40b7d4:	sturb	w8, [x29, #-66]
  40b7d8:	ldr	x10, [sp, #368]
  40b7dc:	ldr	w8, [x10]
  40b7e0:	cbz	w8, 40b804 <readlinkat@plt+0x88d4>
  40b7e4:	ldr	x8, [sp, #368]
  40b7e8:	ldr	w9, [x8]
  40b7ec:	cmp	w9, #0x1
  40b7f0:	b.eq	40b804 <readlinkat@plt+0x88d4>  // b.none
  40b7f4:	ldr	x8, [sp, #368]
  40b7f8:	ldr	w9, [x8]
  40b7fc:	cmp	w9, #0x4
  40b800:	b.ne	40ba2c <readlinkat@plt+0x8afc>  // b.any
  40b804:	ldrb	w8, [sp, #662]
  40b808:	tbnz	w8, #0, 40b810 <readlinkat@plt+0x88e0>
  40b80c:	b	40ba2c <readlinkat@plt+0x8afc>
  40b810:	ldr	x8, [sp, #648]
  40b814:	ldr	x9, [sp, #688]
  40b818:	cmp	x8, x9
  40b81c:	b.ne	40ba2c <readlinkat@plt+0x8afc>  // b.any
  40b820:	ldr	x0, [sp, #680]
  40b824:	adrp	x1, 47c000 <renameat2@@Base+0x8768>
  40b828:	add	x1, x1, #0x9e8
  40b82c:	mov	x2, #0x4                   	// #4
  40b830:	bl	402a10 <strncmp@plt>
  40b834:	cbnz	w0, 40ba2c <readlinkat@plt+0x8afc>
  40b838:	ldr	x8, [sp, #680]
  40b83c:	add	x8, x8, #0x4
  40b840:	str	x8, [sp, #680]
  40b844:	ldr	x8, [sp, #680]
  40b848:	ldrb	w9, [x8]
  40b84c:	cmp	w9, #0x30
  40b850:	b.ne	40b88c <readlinkat@plt+0x895c>  // b.any
  40b854:	ldr	x8, [sp, #680]
  40b858:	ldrb	w9, [x8, #1]
  40b85c:	subs	w9, w9, #0x30
  40b860:	cmp	w9, #0x9
  40b864:	b.ls	40b88c <readlinkat@plt+0x895c>  // b.plast
  40b868:	ldr	x8, [sp, #360]
  40b86c:	ldr	x9, [x8]
  40b870:	cmp	x9, #0x0
  40b874:	cset	w10, ne  // ne = any
  40b878:	eor	w10, w10, #0x1
  40b87c:	and	w10, w10, #0x1
  40b880:	add	w10, w10, #0x1
  40b884:	ldr	x9, [sp, #352]
  40b888:	str	w10, [x9]
  40b88c:	ldr	x8, [sp, #680]
  40b890:	ldrb	w9, [x8]
  40b894:	cmp	w9, #0xa
  40b898:	b.eq	40b8ac <readlinkat@plt+0x897c>  // b.none
  40b89c:	ldr	x8, [sp, #680]
  40b8a0:	add	x8, x8, #0x1
  40b8a4:	str	x8, [sp, #680]
  40b8a8:	b	40b88c <readlinkat@plt+0x895c>
  40b8ac:	ldr	x8, [sp, #688]
  40b8b0:	ldr	x9, [sp, #312]
  40b8b4:	str	x8, [x9]
  40b8b8:	ldrb	w10, [sp, #646]
  40b8bc:	mov	w11, #0x1                   	// #1
  40b8c0:	and	w10, w10, w11
  40b8c4:	ldr	x8, [sp, #304]
  40b8c8:	strb	w10, [x8]
  40b8cc:	ldr	x12, [sp, #664]
  40b8d0:	ldr	x13, [sp, #328]
  40b8d4:	str	x12, [x13]
  40b8d8:	ldr	x12, [sp, #336]
  40b8dc:	ldr	x14, [x12]
  40b8e0:	subs	x14, x14, #0x1
  40b8e4:	ldr	x15, [sp, #320]
  40b8e8:	str	x14, [x15]
  40b8ec:	ldr	x14, [sp, #680]
  40b8f0:	ldurb	w10, [x14, #-1]
  40b8f4:	mov	w11, #0x4                   	// #4
  40b8f8:	mov	w16, #0x1                   	// #1
  40b8fc:	cmp	w10, #0x2a
  40b900:	csel	w10, w11, w16, eq  // eq = none
  40b904:	str	w10, [sp, #700]
  40b908:	adrp	x14, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40b90c:	add	x14, x14, #0x678
  40b910:	ldr	x14, [x14]
  40b914:	str	x14, [sp, #512]
  40b918:	adrp	x14, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40b91c:	add	x14, x14, #0x740
  40b920:	ldr	x14, [x14]
  40b924:	str	x14, [sp, #504]
  40b928:	ldr	x14, [sp, #344]
  40b92c:	ldr	x0, [x14]
  40b930:	ldr	x1, [sp, #664]
  40b934:	mov	w10, wzr
  40b938:	mov	w2, w10
  40b93c:	bl	416f94 <readlinkat@plt+0x14064>
  40b940:	ldr	x8, [sp, #336]
  40b944:	ldr	x9, [x8]
  40b948:	subs	x9, x9, #0x2
  40b94c:	str	x9, [x8]
  40b950:	ldr	w0, [sp, #700]
  40b954:	mov	w10, wzr
  40b958:	and	w1, w10, #0x1
  40b95c:	bl	40c5e0 <readlinkat@plt+0x96b0>
  40b960:	cbz	w0, 40b9ac <readlinkat@plt+0x8a7c>
  40b964:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40b968:	add	x8, x8, #0x648
  40b96c:	ldr	x8, [x8]
  40b970:	cbnz	x8, 40b9ac <readlinkat@plt+0x8a7c>
  40b974:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40b978:	add	x8, x8, #0x638
  40b97c:	ldr	x8, [x8]
  40b980:	cmp	x8, #0x1
  40b984:	b.ne	40b9ac <readlinkat@plt+0x8a7c>  // b.any
  40b988:	ldr	x8, [sp, #360]
  40b98c:	ldr	x9, [x8, #16]
  40b990:	cmp	x9, #0x0
  40b994:	cset	w10, ne  // ne = any
  40b998:	eor	w10, w10, #0x1
  40b99c:	and	w10, w10, #0x1
  40b9a0:	add	w10, w10, #0x1
  40b9a4:	ldr	x9, [sp, #352]
  40b9a8:	str	w10, [x9, #4]
  40b9ac:	ldr	x0, [sp, #512]
  40b9b0:	ldr	x1, [sp, #504]
  40b9b4:	bl	409e38 <readlinkat@plt+0x6f08>
  40b9b8:	ldr	x8, [sp, #288]
  40b9bc:	ldr	x9, [x8]
  40b9c0:	cbnz	x9, 40b9d0 <readlinkat@plt+0x8aa0>
  40b9c4:	ldr	x8, [sp, #360]
  40b9c8:	ldr	x9, [x8]
  40b9cc:	cbnz	x9, 40b9e8 <readlinkat@plt+0x8ab8>
  40b9d0:	ldr	x8, [sp, #288]
  40b9d4:	ldr	x9, [x8, #8]
  40b9d8:	cbnz	x9, 40ba28 <readlinkat@plt+0x8af8>
  40b9dc:	ldr	x8, [sp, #360]
  40b9e0:	ldr	x9, [x8, #16]
  40b9e4:	cbz	x9, 40ba28 <readlinkat@plt+0x8af8>
  40b9e8:	ldr	x8, [sp, #288]
  40b9ec:	ldr	x9, [x8, #16]
  40b9f0:	cbnz	x9, 40ba28 <readlinkat@plt+0x8af8>
  40b9f4:	ldurb	w8, [x29, #-21]
  40b9f8:	tbnz	w8, #0, 40ba00 <readlinkat@plt+0x8ad0>
  40b9fc:	b	40ba28 <readlinkat@plt+0x8af8>
  40ba00:	ldr	x8, [sp, #320]
  40ba04:	ldr	x1, [x8]
  40ba08:	add	x0, sp, #0x1e1
  40ba0c:	bl	415f48 <readlinkat@plt+0x13018>
  40ba10:	adrp	x8, 47c000 <renameat2@@Base+0x8768>
  40ba14:	add	x8, x8, #0x130
  40ba18:	str	x0, [sp, #64]
  40ba1c:	mov	x0, x8
  40ba20:	ldr	x1, [sp, #64]
  40ba24:	bl	41460c <readlinkat@plt+0x116dc>
  40ba28:	b	40bac0 <readlinkat@plt+0x8b90>
  40ba2c:	ldr	x8, [sp, #368]
  40ba30:	ldr	w9, [x8]
  40ba34:	cbz	w9, 40ba48 <readlinkat@plt+0x8b18>
  40ba38:	ldr	x8, [sp, #368]
  40ba3c:	ldr	w9, [x8]
  40ba40:	cmp	w9, #0x2
  40ba44:	b.ne	40babc <readlinkat@plt+0x8b8c>  // b.any
  40ba48:	ldrb	w8, [sp, #663]
  40ba4c:	tbnz	w8, #0, 40ba54 <readlinkat@plt+0x8b24>
  40ba50:	b	40babc <readlinkat@plt+0x8b8c>
  40ba54:	ldr	x0, [sp, #680]
  40ba58:	adrp	x1, 47c000 <renameat2@@Base+0x8768>
  40ba5c:	add	x1, x1, #0x165
  40ba60:	mov	x2, #0x2                   	// #2
  40ba64:	bl	402a10 <strncmp@plt>
  40ba68:	cbz	w0, 40ba84 <readlinkat@plt+0x8b54>
  40ba6c:	ldr	x0, [sp, #680]
  40ba70:	adrp	x1, 47c000 <renameat2@@Base+0x8768>
  40ba74:	add	x1, x1, #0x168
  40ba78:	mov	x2, #0x2                   	// #2
  40ba7c:	bl	402a10 <strncmp@plt>
  40ba80:	cbnz	w0, 40babc <readlinkat@plt+0x8b8c>
  40ba84:	ldr	x8, [sp, #664]
  40ba88:	ldr	x9, [sp, #328]
  40ba8c:	str	x8, [x9]
  40ba90:	ldr	x8, [sp, #336]
  40ba94:	ldr	x10, [x8]
  40ba98:	subs	x10, x10, #0x1
  40ba9c:	ldr	x11, [sp, #320]
  40baa0:	str	x10, [x11]
  40baa4:	ldr	x10, [sp, #688]
  40baa8:	ldr	x12, [sp, #312]
  40baac:	str	x10, [x12]
  40bab0:	mov	w13, #0x2                   	// #2
  40bab4:	str	w13, [sp, #700]
  40bab8:	b	40bac0 <readlinkat@plt+0x8b90>
  40babc:	b	40a8b4 <readlinkat@plt+0x7984>
  40bac0:	ldr	x8, [sp, #232]
  40bac4:	ldr	w9, [x8]
  40bac8:	and	w9, w9, #0xf000
  40bacc:	str	w9, [sp, #696]
  40bad0:	ldr	w9, [sp, #696]
  40bad4:	cbz	w9, 40bb08 <readlinkat@plt+0x8bd8>
  40bad8:	ldr	x8, [sp, #232]
  40badc:	ldr	w9, [x8, #4]
  40bae0:	and	w9, w9, #0xf000
  40bae4:	str	w9, [sp, #476]
  40bae8:	ldr	w9, [sp, #476]
  40baec:	cbz	w9, 40bb04 <readlinkat@plt+0x8bd4>
  40baf0:	ldr	w8, [sp, #696]
  40baf4:	ldr	w9, [sp, #476]
  40baf8:	cmp	w8, w9
  40bafc:	b.eq	40bb04 <readlinkat@plt+0x8bd4>  // b.none
  40bb00:	str	wzr, [sp, #696]
  40bb04:	b	40bb28 <readlinkat@plt+0x8bf8>
  40bb08:	ldr	x8, [sp, #232]
  40bb0c:	ldr	w9, [x8, #4]
  40bb10:	and	w9, w9, #0xf000
  40bb14:	str	w9, [sp, #696]
  40bb18:	ldr	w9, [sp, #696]
  40bb1c:	cbnz	w9, 40bb28 <readlinkat@plt+0x8bf8>
  40bb20:	mov	w8, #0x8000                	// #32768
  40bb24:	str	w8, [sp, #696]
  40bb28:	ldr	w8, [sp, #696]
  40bb2c:	ldur	x9, [x29, #-32]
  40bb30:	str	w8, [x9]
  40bb34:	mov	w8, #0x3                   	// #3
  40bb38:	stur	w8, [x29, #-72]
  40bb3c:	ldr	x9, [sp, #200]
  40bb40:	ldr	x10, [x9]
  40bb44:	cbnz	x10, 40c238 <readlinkat@plt+0x9308>
  40bb48:	mov	w8, #0x3                   	// #3
  40bb4c:	str	w8, [sp, #472]
  40bb50:	ldr	x9, [sp, #192]
  40bb54:	ldrb	w8, [x9]
  40bb58:	tbnz	w8, #0, 40bb98 <readlinkat@plt+0x8c68>
  40bb5c:	ldr	x8, [sp, #288]
  40bb60:	ldr	x9, [x8]
  40bb64:	cbnz	x9, 40bb74 <readlinkat@plt+0x8c44>
  40bb68:	ldr	x8, [sp, #288]
  40bb6c:	ldr	x9, [x8, #8]
  40bb70:	cbz	x9, 40bb98 <readlinkat@plt+0x8c68>
  40bb74:	ldr	x8, [sp, #288]
  40bb78:	ldr	x9, [x8, #16]
  40bb7c:	cbz	x9, 40bb98 <readlinkat@plt+0x8c68>
  40bb80:	ldr	x8, [sp, #288]
  40bb84:	ldr	x0, [x8, #16]
  40bb88:	bl	402c30 <free@plt>
  40bb8c:	mov	x8, xzr
  40bb90:	ldr	x9, [sp, #288]
  40bb94:	str	x8, [x9, #16]
  40bb98:	stur	wzr, [x29, #-72]
  40bb9c:	ldur	w8, [x29, #-72]
  40bba0:	cmp	w8, #0x2
  40bba4:	b.hi	40bd54 <readlinkat@plt+0x8e24>  // b.pmore
  40bba8:	ldur	w8, [x29, #-72]
  40bbac:	mov	w9, w8
  40bbb0:	mov	x10, #0x8                   	// #8
  40bbb4:	mul	x9, x10, x9
  40bbb8:	ldr	x10, [sp, #288]
  40bbbc:	add	x9, x10, x9
  40bbc0:	ldr	x9, [x9]
  40bbc4:	cbz	x9, 40bd44 <readlinkat@plt+0x8e14>
  40bbc8:	ldr	w8, [sp, #472]
  40bbcc:	cmp	w8, #0x3
  40bbd0:	b.eq	40bc6c <readlinkat@plt+0x8d3c>  // b.none
  40bbd4:	ldr	w8, [sp, #472]
  40bbd8:	mov	w9, w8
  40bbdc:	mov	x10, #0x8                   	// #8
  40bbe0:	mul	x9, x10, x9
  40bbe4:	ldr	x11, [sp, #288]
  40bbe8:	add	x9, x11, x9
  40bbec:	ldr	x0, [x9]
  40bbf0:	ldur	w8, [x29, #-72]
  40bbf4:	mov	w9, w8
  40bbf8:	mul	x9, x10, x9
  40bbfc:	add	x9, x11, x9
  40bc00:	ldr	x1, [x9]
  40bc04:	bl	402bb0 <strcmp@plt>
  40bc08:	cbnz	w0, 40bc6c <readlinkat@plt+0x8d3c>
  40bc0c:	ldr	w8, [sp, #472]
  40bc10:	mov	w9, w8
  40bc14:	add	x10, sp, #0x2cc
  40bc18:	ldr	w8, [x10, x9, lsl #2]
  40bc1c:	ldur	w11, [x29, #-72]
  40bc20:	mov	w9, w11
  40bc24:	str	w8, [x10, x9, lsl #2]
  40bc28:	ldur	w8, [x29, #-72]
  40bc2c:	mov	w9, w8
  40bc30:	ldr	w8, [x10, x9, lsl #2]
  40bc34:	cbnz	w8, 40bc68 <readlinkat@plt+0x8d38>
  40bc38:	ldur	w8, [x29, #-72]
  40bc3c:	mov	w9, w8
  40bc40:	mov	x10, #0x80                  	// #128
  40bc44:	mul	x9, x10, x9
  40bc48:	add	x11, sp, #0x2d8
  40bc4c:	add	x0, x11, x9
  40bc50:	ldr	w8, [sp, #472]
  40bc54:	mov	w9, w8
  40bc58:	mul	x9, x10, x9
  40bc5c:	add	x1, x11, x9
  40bc60:	mov	x2, #0x80                  	// #128
  40bc64:	bl	402760 <memcpy@plt>
  40bc68:	b	40bd3c <readlinkat@plt+0x8e0c>
  40bc6c:	ldur	w8, [x29, #-72]
  40bc70:	mov	w9, w8
  40bc74:	mov	x10, #0x8                   	// #8
  40bc78:	mul	x9, x10, x9
  40bc7c:	ldr	x10, [sp, #288]
  40bc80:	add	x9, x10, x9
  40bc84:	ldr	x0, [x9]
  40bc88:	ldur	w8, [x29, #-72]
  40bc8c:	mov	w9, w8
  40bc90:	mov	x11, #0x80                  	// #128
  40bc94:	mul	x9, x11, x9
  40bc98:	add	x11, sp, #0x2d8
  40bc9c:	add	x1, x11, x9
  40bca0:	bl	414ce8 <readlinkat@plt+0x11db8>
  40bca4:	ldur	w8, [x29, #-72]
  40bca8:	mov	w9, w8
  40bcac:	add	x10, sp, #0x2cc
  40bcb0:	str	w0, [x10, x9, lsl #2]
  40bcb4:	ldur	w8, [x29, #-72]
  40bcb8:	mov	w9, w8
  40bcbc:	ldr	w8, [x10, x9, lsl #2]
  40bcc0:	cbnz	w8, 40bd3c <readlinkat@plt+0x8e0c>
  40bcc4:	ldur	w8, [x29, #-72]
  40bcc8:	mov	w9, w8
  40bccc:	mov	x10, #0x80                  	// #128
  40bcd0:	mul	x9, x10, x9
  40bcd4:	add	x10, sp, #0x2d8
  40bcd8:	add	x0, x10, x9
  40bcdc:	bl	4138ec <readlinkat@plt+0x109bc>
  40bce0:	cmp	w0, #0x2
  40bce4:	b.ne	40bd00 <readlinkat@plt+0x8dd0>  // b.any
  40bce8:	ldur	w8, [x29, #-72]
  40bcec:	mov	w9, w8
  40bcf0:	add	x10, sp, #0x2cc
  40bcf4:	mov	w8, #0x2                   	// #2
  40bcf8:	str	w8, [x10, x9, lsl #2]
  40bcfc:	b	40bd3c <readlinkat@plt+0x8e0c>
  40bd00:	ldr	x8, [sp, #192]
  40bd04:	ldrb	w9, [x8]
  40bd08:	tbnz	w9, #0, 40bd10 <readlinkat@plt+0x8de0>
  40bd0c:	b	40bd3c <readlinkat@plt+0x8e0c>
  40bd10:	ldur	w8, [x29, #-72]
  40bd14:	mov	w9, w8
  40bd18:	mov	x10, #0x8                   	// #8
  40bd1c:	mul	x9, x10, x9
  40bd20:	ldr	x10, [sp, #288]
  40bd24:	add	x9, x10, x9
  40bd28:	ldr	x0, [x9]
  40bd2c:	bl	411410 <readlinkat@plt+0xe4e0>
  40bd30:	tbnz	w0, #0, 40bd38 <readlinkat@plt+0x8e08>
  40bd34:	b	40bd3c <readlinkat@plt+0x8e0c>
  40bd38:	b	40bd54 <readlinkat@plt+0x8e24>
  40bd3c:	ldur	w8, [x29, #-72]
  40bd40:	str	w8, [sp, #472]
  40bd44:	ldur	w8, [x29, #-72]
  40bd48:	add	w8, w8, #0x1
  40bd4c:	stur	w8, [x29, #-72]
  40bd50:	b	40bb9c <readlinkat@plt+0x8c6c>
  40bd54:	ldr	x8, [sp, #192]
  40bd58:	ldrb	w9, [x8]
  40bd5c:	tbnz	w9, #0, 40c238 <readlinkat@plt+0x9308>
  40bd60:	ldr	x0, [sp, #288]
  40bd64:	add	x1, sp, #0x2cc
  40bd68:	bl	411548 <readlinkat@plt+0xe618>
  40bd6c:	stur	w0, [x29, #-72]
  40bd70:	ldur	w8, [x29, #-72]
  40bd74:	cmp	w8, #0x3
  40bd78:	b.ne	40bfa0 <readlinkat@plt+0x9070>  // b.any
  40bd7c:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40bd80:	add	x8, x8, #0xa74
  40bd84:	ldr	w9, [x8]
  40bd88:	cbz	w9, 40bfa0 <readlinkat@plt+0x9070>
  40bd8c:	mov	w8, #0x3                   	// #3
  40bd90:	str	w8, [sp, #468]
  40bd94:	stur	wzr, [x29, #-72]
  40bd98:	ldur	w8, [x29, #-72]
  40bd9c:	cmp	w8, #0x2
  40bda0:	b.hi	40bfa0 <readlinkat@plt+0x9070>  // b.pmore
  40bda4:	ldur	w8, [x29, #-72]
  40bda8:	mov	w9, w8
  40bdac:	mov	x10, #0x8                   	// #8
  40bdb0:	mul	x9, x10, x9
  40bdb4:	ldr	x10, [sp, #288]
  40bdb8:	add	x9, x10, x9
  40bdbc:	ldr	x9, [x9]
  40bdc0:	cbz	x9, 40bf90 <readlinkat@plt+0x9060>
  40bdc4:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40bdc8:	add	x8, x8, #0xa30
  40bdcc:	ldr	x8, [x8]
  40bdd0:	mov	w9, #0x0                   	// #0
  40bdd4:	str	w9, [sp, #60]
  40bdd8:	cbz	x8, 40be14 <readlinkat@plt+0x8ee4>
  40bddc:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40bde0:	add	x8, x8, #0xa30
  40bde4:	ldr	x0, [x8]
  40bde8:	ldur	w9, [x29, #-72]
  40bdec:	mov	w8, w9
  40bdf0:	mov	x10, #0x8                   	// #8
  40bdf4:	mul	x8, x10, x8
  40bdf8:	ldr	x10, [sp, #288]
  40bdfc:	add	x8, x10, x8
  40be00:	ldr	x1, [x8]
  40be04:	bl	402bb0 <strcmp@plt>
  40be08:	cmp	w0, #0x0
  40be0c:	cset	w9, ne  // ne = any
  40be10:	str	w9, [sp, #60]
  40be14:	ldr	w8, [sp, #60]
  40be18:	and	w8, w8, #0x1
  40be1c:	strb	w8, [sp, #439]
  40be20:	ldr	w8, [sp, #468]
  40be24:	cmp	w8, #0x3
  40be28:	b.eq	40be64 <readlinkat@plt+0x8f34>  // b.none
  40be2c:	ldr	w8, [sp, #468]
  40be30:	mov	w9, w8
  40be34:	mov	x10, #0x8                   	// #8
  40be38:	mul	x9, x10, x9
  40be3c:	ldr	x11, [sp, #288]
  40be40:	add	x9, x11, x9
  40be44:	ldr	x0, [x9]
  40be48:	ldur	w8, [x29, #-72]
  40be4c:	mov	w9, w8
  40be50:	mul	x9, x10, x9
  40be54:	add	x9, x11, x9
  40be58:	ldr	x1, [x9]
  40be5c:	bl	402bb0 <strcmp@plt>
  40be60:	cbz	w0, 40bf88 <readlinkat@plt+0x9058>
  40be64:	ldur	w8, [x29, #-72]
  40be68:	mov	w9, w8
  40be6c:	mov	x10, #0x8                   	// #8
  40be70:	mul	x9, x10, x9
  40be74:	ldr	x10, [sp, #288]
  40be78:	add	x9, x10, x9
  40be7c:	ldr	x0, [x9]
  40be80:	ldrb	w8, [sp, #439]
  40be84:	mov	w11, #0x1                   	// #1
  40be88:	and	w1, w8, #0x1
  40be8c:	mov	x9, xzr
  40be90:	mov	x2, x9
  40be94:	add	x3, sp, #0x1c0
  40be98:	add	x4, sp, #0x1b8
  40be9c:	str	w11, [sp, #56]
  40bea0:	bl	415204 <readlinkat@plt+0x122d4>
  40bea4:	str	x0, [sp, #456]
  40bea8:	ldr	x9, [sp, #456]
  40beac:	cmp	x9, #0x0
  40beb0:	cset	w8, ne  // ne = any
  40beb4:	eor	w8, w8, #0x1
  40beb8:	ldr	w11, [sp, #56]
  40bebc:	eor	w8, w8, w11
  40bec0:	and	w8, w8, #0x1
  40bec4:	ldur	w12, [x29, #-72]
  40bec8:	mov	w9, w12
  40becc:	add	x10, sp, #0x2c0
  40bed0:	str	w8, [x10, x9, lsl #2]
  40bed4:	ldr	x9, [sp, #456]
  40bed8:	cbz	x9, 40bf88 <readlinkat@plt+0x9058>
  40bedc:	ldur	w8, [x29, #-72]
  40bee0:	mov	w9, w8
  40bee4:	mov	x10, #0x8                   	// #8
  40bee8:	mul	x9, x10, x9
  40beec:	ldr	x10, [sp, #288]
  40bef0:	add	x9, x10, x9
  40bef4:	ldr	x0, [x9]
  40bef8:	ldr	x1, [sp, #456]
  40befc:	ldrb	w8, [sp, #439]
  40bf00:	ldr	x4, [sp, #448]
  40bf04:	ldur	w11, [x29, #-72]
  40bf08:	mov	w9, w11
  40bf0c:	mov	x12, #0x80                  	// #128
  40bf10:	mul	x9, x12, x9
  40bf14:	add	x12, sp, #0x2d8
  40bf18:	add	x5, x12, x9
  40bf1c:	mov	w11, wzr
  40bf20:	and	w2, w11, #0x1
  40bf24:	and	w3, w8, #0x1
  40bf28:	bl	415934 <readlinkat@plt+0x12a04>
  40bf2c:	tbnz	w0, #0, 40bf34 <readlinkat@plt+0x9004>
  40bf30:	b	40bf4c <readlinkat@plt+0x901c>
  40bf34:	ldur	w8, [x29, #-72]
  40bf38:	mov	w9, w8
  40bf3c:	add	x10, sp, #0x2cc
  40bf40:	mov	w8, wzr
  40bf44:	str	w8, [x10, x9, lsl #2]
  40bf48:	b	40bf60 <readlinkat@plt+0x9030>
  40bf4c:	ldur	w8, [x29, #-72]
  40bf50:	mov	w9, w8
  40bf54:	add	x10, sp, #0x2c0
  40bf58:	mov	w8, wzr
  40bf5c:	str	w8, [x10, x9, lsl #2]
  40bf60:	ldr	x0, [sp, #448]
  40bf64:	bl	402c30 <free@plt>
  40bf68:	ldr	x0, [sp, #440]
  40bf6c:	bl	402c30 <free@plt>
  40bf70:	ldur	w8, [x29, #-72]
  40bf74:	mov	w9, w8
  40bf78:	add	x10, sp, #0x2cc
  40bf7c:	ldr	w8, [x10, x9, lsl #2]
  40bf80:	cbnz	w8, 40bf88 <readlinkat@plt+0x9058>
  40bf84:	b	40bfa0 <readlinkat@plt+0x9070>
  40bf88:	ldur	w8, [x29, #-72]
  40bf8c:	str	w8, [sp, #468]
  40bf90:	ldur	w8, [x29, #-72]
  40bf94:	add	w8, w8, #0x1
  40bf98:	stur	w8, [x29, #-72]
  40bf9c:	b	40bd98 <readlinkat@plt+0x8e68>
  40bfa0:	ldr	w8, [sp, #472]
  40bfa4:	cmp	w8, #0x3
  40bfa8:	b.eq	40c0a8 <readlinkat@plt+0x9178>  // b.none
  40bfac:	ldur	w8, [x29, #-72]
  40bfb0:	cmp	w8, #0x3
  40bfb4:	b.eq	40bfe4 <readlinkat@plt+0x90b4>  // b.none
  40bfb8:	ldur	w8, [x29, #-72]
  40bfbc:	mov	w9, w8
  40bfc0:	mov	x10, #0x80                  	// #128
  40bfc4:	mul	x9, x10, x9
  40bfc8:	add	x10, sp, #0x2d8
  40bfcc:	add	x9, x10, x9
  40bfd0:	ldr	w8, [x9, #16]
  40bfd4:	and	w8, w8, #0xf000
  40bfd8:	ldr	w11, [sp, #696]
  40bfdc:	cmp	w8, w11
  40bfe0:	b.ne	40c0a8 <readlinkat@plt+0x9178>  // b.any
  40bfe4:	ldur	w8, [x29, #-72]
  40bfe8:	cmp	w8, #0x3
  40bfec:	b.ne	40bffc <readlinkat@plt+0x90cc>  // b.any
  40bff0:	ldr	w8, [sp, #472]
  40bff4:	str	w8, [sp, #52]
  40bff8:	b	40c004 <readlinkat@plt+0x90d4>
  40bffc:	ldur	w8, [x29, #-72]
  40c000:	str	w8, [sp, #52]
  40c004:	ldr	w8, [sp, #52]
  40c008:	mov	w9, w8
  40c00c:	ubfx	x9, x9, #0, #32
  40c010:	mov	x10, #0x8                   	// #8
  40c014:	mul	x9, x10, x9
  40c018:	ldr	x10, [sp, #288]
  40c01c:	add	x9, x10, x9
  40c020:	ldr	x0, [x9]
  40c024:	ldur	w8, [x29, #-72]
  40c028:	cmp	w8, #0x3
  40c02c:	cset	w8, eq  // eq = none
  40c030:	ldur	w11, [x29, #-72]
  40c034:	mov	w12, #0x1                   	// #1
  40c038:	cmp	w11, #0x3
  40c03c:	str	x0, [sp, #40]
  40c040:	str	w8, [sp, #36]
  40c044:	str	w12, [sp, #32]
  40c048:	b.eq	40c074 <readlinkat@plt+0x9144>  // b.none
  40c04c:	ldur	w8, [x29, #-72]
  40c050:	mov	w9, w8
  40c054:	mov	x10, #0x80                  	// #128
  40c058:	mul	x9, x10, x9
  40c05c:	add	x10, sp, #0x2d8
  40c060:	add	x9, x10, x9
  40c064:	ldr	x9, [x9, #48]
  40c068:	cmp	x9, #0x0
  40c06c:	cset	w8, eq  // eq = none
  40c070:	str	w8, [sp, #32]
  40c074:	ldr	w8, [sp, #32]
  40c078:	ldr	x0, [sp, #40]
  40c07c:	ldr	w9, [sp, #36]
  40c080:	and	w1, w9, #0x1
  40c084:	and	w2, w8, #0x1
  40c088:	bl	4117d0 <readlinkat@plt+0xe8a0>
  40c08c:	tbnz	w0, #0, 40c094 <readlinkat@plt+0x9164>
  40c090:	b	40c0a8 <readlinkat@plt+0x9178>
  40c094:	ldur	w8, [x29, #-72]
  40c098:	cmp	w8, #0x3
  40c09c:	b.ne	40c0a8 <readlinkat@plt+0x9178>  // b.any
  40c0a0:	ldr	w8, [sp, #472]
  40c0a4:	stur	w8, [x29, #-72]
  40c0a8:	ldur	w8, [x29, #-72]
  40c0ac:	cmp	w8, #0x3
  40c0b0:	b.ne	40c238 <readlinkat@plt+0x9308>  // b.any
  40c0b4:	ldr	x8, [sp, #392]
  40c0b8:	ldrb	w9, [x8]
  40c0bc:	mov	w0, w9
  40c0c0:	and	x10, x0, #0x1
  40c0c4:	ldr	x11, [sp, #352]
  40c0c8:	ldr	w9, [x11, x10, lsl #2]
  40c0cc:	cbz	w9, 40c238 <readlinkat@plt+0x9308>
  40c0d0:	mov	w8, #0x7fffffff            	// #2147483647
  40c0d4:	str	w8, [sp, #420]
  40c0d8:	stur	wzr, [x29, #-72]
  40c0dc:	ldur	w8, [x29, #-72]
  40c0e0:	cmp	w8, #0x2
  40c0e4:	b.hi	40c1c0 <readlinkat@plt+0x9290>  // b.pmore
  40c0e8:	ldur	w8, [x29, #-72]
  40c0ec:	mov	w9, w8
  40c0f0:	mov	x10, #0x8                   	// #8
  40c0f4:	mul	x9, x10, x9
  40c0f8:	ldr	x10, [sp, #288]
  40c0fc:	add	x9, x10, x9
  40c100:	ldr	x9, [x9]
  40c104:	cbz	x9, 40c1b0 <readlinkat@plt+0x9280>
  40c108:	ldur	w8, [x29, #-72]
  40c10c:	mov	w9, w8
  40c110:	mov	x10, #0x8                   	// #8
  40c114:	mul	x9, x10, x9
  40c118:	ldr	x11, [sp, #288]
  40c11c:	add	x9, x11, x9
  40c120:	ldr	x0, [x9]
  40c124:	mov	w8, #0x1                   	// #1
  40c128:	mov	w12, wzr
  40c12c:	and	w1, w12, #0x1
  40c130:	str	x10, [sp, #24]
  40c134:	str	w8, [sp, #20]
  40c138:	bl	4119d4 <readlinkat@plt+0xeaa4>
  40c13c:	ldur	w8, [x29, #-72]
  40c140:	mov	w9, w8
  40c144:	ldr	x10, [sp, #24]
  40c148:	mul	x9, x10, x9
  40c14c:	ldr	x11, [sp, #288]
  40c150:	add	x9, x11, x9
  40c154:	ldr	x9, [x9]
  40c158:	str	w0, [sp, #16]
  40c15c:	mov	x0, x9
  40c160:	ldr	w8, [sp, #20]
  40c164:	and	w1, w8, #0x1
  40c168:	bl	4119d4 <readlinkat@plt+0xeaa4>
  40c16c:	ldr	w8, [sp, #16]
  40c170:	subs	w12, w8, w0
  40c174:	ldur	w13, [x29, #-72]
  40c178:	mov	w9, w13
  40c17c:	add	x10, sp, #0x1a8
  40c180:	str	w12, [x10, x9, lsl #2]
  40c184:	ldur	w12, [x29, #-72]
  40c188:	mov	w9, w12
  40c18c:	ldr	w12, [x10, x9, lsl #2]
  40c190:	ldr	w13, [sp, #420]
  40c194:	cmp	w12, w13
  40c198:	b.ge	40c1b0 <readlinkat@plt+0x9280>  // b.tcont
  40c19c:	ldur	w8, [x29, #-72]
  40c1a0:	mov	w9, w8
  40c1a4:	add	x10, sp, #0x1a8
  40c1a8:	ldr	w8, [x10, x9, lsl #2]
  40c1ac:	str	w8, [sp, #420]
  40c1b0:	ldur	w8, [x29, #-72]
  40c1b4:	add	w8, w8, #0x1
  40c1b8:	stur	w8, [x29, #-72]
  40c1bc:	b	40c0dc <readlinkat@plt+0x91ac>
  40c1c0:	stur	wzr, [x29, #-72]
  40c1c4:	ldur	w8, [x29, #-72]
  40c1c8:	cmp	w8, #0x2
  40c1cc:	b.hi	40c228 <readlinkat@plt+0x92f8>  // b.pmore
  40c1d0:	ldur	w8, [x29, #-72]
  40c1d4:	mov	w9, w8
  40c1d8:	mov	x10, #0x8                   	// #8
  40c1dc:	mul	x9, x10, x9
  40c1e0:	ldr	x10, [sp, #288]
  40c1e4:	add	x9, x10, x9
  40c1e8:	ldr	x9, [x9]
  40c1ec:	cbz	x9, 40c218 <readlinkat@plt+0x92e8>
  40c1f0:	ldur	w8, [x29, #-72]
  40c1f4:	mov	w9, w8
  40c1f8:	add	x10, sp, #0x1a8
  40c1fc:	ldr	w8, [x10, x9, lsl #2]
  40c200:	ldr	w11, [sp, #420]
  40c204:	subs	w8, w8, w11
  40c208:	ldur	w11, [x29, #-72]
  40c20c:	mov	w9, w11
  40c210:	add	x10, sp, #0x198
  40c214:	str	w8, [x10, x9, lsl #2]
  40c218:	ldur	w8, [x29, #-72]
  40c21c:	add	w8, w8, #0x1
  40c220:	stur	w8, [x29, #-72]
  40c224:	b	40c1c4 <readlinkat@plt+0x9294>
  40c228:	ldr	x0, [sp, #288]
  40c22c:	add	x1, sp, #0x198
  40c230:	bl	411548 <readlinkat@plt+0xe618>
  40c234:	stur	w0, [x29, #-72]
  40c238:	bl	4102a4 <readlinkat@plt+0xd374>
  40c23c:	tbnz	w0, #0, 40c24c <readlinkat@plt+0x931c>
  40c240:	bl	410264 <readlinkat@plt+0xd334>
  40c244:	tbnz	w0, #0, 40c24c <readlinkat@plt+0x931c>
  40c248:	b	40c308 <readlinkat@plt+0x93d8>
  40c24c:	ldr	x8, [sp, #200]
  40c250:	ldr	x9, [x8]
  40c254:	cbnz	x9, 40c308 <readlinkat@plt+0x93d8>
  40c258:	ldur	w8, [x29, #-72]
  40c25c:	cbz	w8, 40c26c <readlinkat@plt+0x933c>
  40c260:	ldur	w8, [x29, #-72]
  40c264:	cmp	w8, #0x1
  40c268:	b.ne	40c2d0 <readlinkat@plt+0x93a0>  // b.any
  40c26c:	ldr	x8, [sp, #392]
  40c270:	ldrb	w9, [x8]
  40c274:	eor	w9, w9, #0x1
  40c278:	and	w9, w9, #0x1
  40c27c:	mov	w0, w9
  40c280:	sxtw	x10, w0
  40c284:	mov	x11, #0x8                   	// #8
  40c288:	mul	x10, x11, x10
  40c28c:	ldr	x11, [sp, #288]
  40c290:	add	x10, x11, x10
  40c294:	ldr	x10, [x10]
  40c298:	cbz	x10, 40c2d0 <readlinkat@plt+0x93a0>
  40c29c:	ldr	x8, [sp, #392]
  40c2a0:	ldrb	w9, [x8]
  40c2a4:	eor	w9, w9, #0x1
  40c2a8:	and	w9, w9, #0x1
  40c2ac:	mov	w0, w9
  40c2b0:	sxtw	x10, w0
  40c2b4:	mov	x11, #0x8                   	// #8
  40c2b8:	mul	x10, x11, x10
  40c2bc:	ldr	x11, [sp, #288]
  40c2c0:	add	x10, x11, x10
  40c2c4:	ldr	x0, [x10]
  40c2c8:	bl	411410 <readlinkat@plt+0xe4e0>
  40c2cc:	tbnz	w0, #0, 40c308 <readlinkat@plt+0x93d8>
  40c2d0:	bl	4102a4 <readlinkat@plt+0xd374>
  40c2d4:	adrp	x8, 47c000 <renameat2@@Base+0x8768>
  40c2d8:	add	x8, x8, #0x19f
  40c2dc:	adrp	x9, 47c000 <renameat2@@Base+0x8768>
  40c2e0:	add	x9, x9, #0x198
  40c2e4:	tst	w0, #0x1
  40c2e8:	csel	x1, x9, x8, ne  // ne = any
  40c2ec:	adrp	x0, 47c000 <renameat2@@Base+0x8768>
  40c2f0:	add	x0, x0, #0x16b
  40c2f4:	bl	41460c <readlinkat@plt+0x116dc>
  40c2f8:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40c2fc:	add	x8, x8, #0xa50
  40c300:	mov	w10, #0x1                   	// #1
  40c304:	strb	w10, [x8]
  40c308:	ldur	w8, [x29, #-72]
  40c30c:	cmp	w8, #0x3
  40c310:	b.ne	40c3c8 <readlinkat@plt+0x9498>  // b.any
  40c314:	ldr	x8, [sp, #200]
  40c318:	ldr	x9, [x8]
  40c31c:	cbz	x9, 40c3b8 <readlinkat@plt+0x9488>
  40c320:	ldr	x8, [sp, #200]
  40c324:	ldr	x0, [x8]
  40c328:	ldr	x1, [sp, #184]
  40c32c:	bl	414ce8 <readlinkat@plt+0x11db8>
  40c330:	ldr	x8, [sp, #384]
  40c334:	str	w0, [x8]
  40c338:	ldr	w9, [x8]
  40c33c:	cbnz	w9, 40c358 <readlinkat@plt+0x9428>
  40c340:	ldr	x8, [sp, #184]
  40c344:	ldr	w9, [x8, #16]
  40c348:	and	w9, w9, #0xf000
  40c34c:	ldr	w10, [sp, #696]
  40c350:	cmp	w9, w10
  40c354:	b.ne	40c3b4 <readlinkat@plt+0x9484>  // b.any
  40c358:	ldr	x8, [sp, #200]
  40c35c:	ldr	x0, [x8]
  40c360:	ldr	x9, [sp, #384]
  40c364:	ldr	w10, [x9]
  40c368:	cmp	w10, #0x0
  40c36c:	cset	w10, ne  // ne = any
  40c370:	ldr	w11, [x9]
  40c374:	mov	w12, #0x1                   	// #1
  40c378:	str	x0, [sp, #8]
  40c37c:	str	w10, [sp, #4]
  40c380:	str	w12, [sp]
  40c384:	cbnz	w11, 40c39c <readlinkat@plt+0x946c>
  40c388:	ldr	x8, [sp, #184]
  40c38c:	ldr	x9, [x8, #48]
  40c390:	cmp	x9, #0x0
  40c394:	cset	w10, eq  // eq = none
  40c398:	str	w10, [sp]
  40c39c:	ldr	w8, [sp]
  40c3a0:	ldr	x0, [sp, #8]
  40c3a4:	ldr	w9, [sp, #4]
  40c3a8:	and	w1, w9, #0x1
  40c3ac:	and	w2, w8, #0x1
  40c3b0:	bl	4117d0 <readlinkat@plt+0xe8a0>
  40c3b4:	b	40c3c4 <readlinkat@plt+0x9494>
  40c3b8:	mov	w8, #0xffffffff            	// #-1
  40c3bc:	ldr	x9, [sp, #384]
  40c3c0:	str	w8, [x9]
  40c3c4:	b	40c448 <readlinkat@plt+0x9518>
  40c3c8:	ldur	w8, [x29, #-72]
  40c3cc:	mov	w9, w8
  40c3d0:	mov	x10, #0x8                   	// #8
  40c3d4:	mul	x9, x10, x9
  40c3d8:	ldr	x10, [sp, #288]
  40c3dc:	add	x9, x10, x9
  40c3e0:	ldr	x0, [x9]
  40c3e4:	bl	474998 <renameat2@@Base+0x1100>
  40c3e8:	ldr	x9, [sp, #200]
  40c3ec:	str	x0, [x9]
  40c3f0:	ldur	w8, [x29, #-72]
  40c3f4:	mov	w10, w8
  40c3f8:	add	x11, sp, #0x2cc
  40c3fc:	ldr	w8, [x11, x10, lsl #2]
  40c400:	ldr	x10, [sp, #384]
  40c404:	str	w8, [x10]
  40c408:	ldur	w8, [x29, #-72]
  40c40c:	mov	w11, w8
  40c410:	add	x12, sp, #0x2c0
  40c414:	ldr	w8, [x12, x11, lsl #2]
  40c418:	adrp	x11, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40c41c:	add	x11, x11, #0xb40
  40c420:	str	w8, [x11]
  40c424:	ldur	w8, [x29, #-72]
  40c428:	mov	w11, w8
  40c42c:	mov	x12, #0x80                  	// #128
  40c430:	mul	x11, x12, x11
  40c434:	add	x12, sp, #0x2d8
  40c438:	add	x1, x12, x11
  40c43c:	ldr	x0, [sp, #184]
  40c440:	mov	x2, #0x80                  	// #128
  40c444:	bl	402760 <memcpy@plt>
  40c448:	ldr	w8, [sp, #700]
  40c44c:	stur	w8, [x29, #-20]
  40c450:	ldur	w0, [x29, #-20]
  40c454:	add	sp, sp, #0x4a0
  40c458:	ldp	x20, x19, [sp, #80]
  40c45c:	ldp	x22, x21, [sp, #64]
  40c460:	ldp	x24, x23, [sp, #48]
  40c464:	ldp	x26, x25, [sp, #32]
  40c468:	ldp	x28, x27, [sp, #16]
  40c46c:	ldp	x29, x30, [sp], #96
  40c470:	ret
  40c474:	sub	sp, sp, #0x40
  40c478:	stp	x29, x30, [sp, #48]
  40c47c:	add	x29, sp, #0x30
  40c480:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40c484:	add	x8, x8, #0x668
  40c488:	adrp	x9, 490000 <renameat2@@Base+0x1c768>
  40c48c:	add	x9, x9, #0x548
  40c490:	adrp	x10, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40c494:	add	x10, x10, #0x678
  40c498:	stur	x0, [x29, #-8]
  40c49c:	stur	x1, [x29, #-16]
  40c4a0:	ldr	x8, [x8]
  40c4a4:	str	x8, [sp, #24]
  40c4a8:	ldr	x8, [x9]
  40c4ac:	str	x8, [sp, #16]
  40c4b0:	ldr	x8, [x10]
  40c4b4:	ldur	x9, [x29, #-8]
  40c4b8:	cmp	x8, x9
  40c4bc:	str	x10, [sp]
  40c4c0:	b.gt	40c4c8 <readlinkat@plt+0x9598>
  40c4c4:	b	40c4e8 <readlinkat@plt+0x95b8>
  40c4c8:	adrp	x0, 47c000 <renameat2@@Base+0x8768>
  40c4cc:	add	x0, x0, #0x2ae
  40c4d0:	adrp	x1, 47b000 <renameat2@@Base+0x7768>
  40c4d4:	add	x1, x1, #0xb0d
  40c4d8:	mov	w2, #0x44d                 	// #1101
  40c4dc:	adrp	x3, 47c000 <renameat2@@Base+0x8768>
  40c4e0:	add	x3, x3, #0x2c1
  40c4e4:	bl	402e40 <__assert_fail@plt>
  40c4e8:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40c4ec:	add	x8, x8, #0xa24
  40c4f0:	ldr	w9, [x8]
  40c4f4:	cmp	w9, #0x2
  40c4f8:	b.eq	40c50c <readlinkat@plt+0x95dc>  // b.none
  40c4fc:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40c500:	add	x8, x8, #0xb18
  40c504:	ldr	x8, [x8]
  40c508:	cbnz	x8, 40c5ac <readlinkat@plt+0x967c>
  40c50c:	ldr	x8, [sp]
  40c510:	ldr	x9, [x8]
  40c514:	ldur	x10, [x29, #-8]
  40c518:	cmp	x9, x10
  40c51c:	b.ge	40c5ac <readlinkat@plt+0x967c>  // b.tcont
  40c520:	ldr	x0, [sp, #24]
  40c524:	ldr	x8, [sp]
  40c528:	ldr	x1, [x8]
  40c52c:	mov	w9, wzr
  40c530:	mov	w2, w9
  40c534:	bl	416f94 <readlinkat@plt+0x14064>
  40c538:	adrp	x0, 47c000 <renameat2@@Base+0x8768>
  40c53c:	add	x0, x0, #0x2e0
  40c540:	bl	41460c <readlinkat@plt+0x116dc>
  40c544:	ldr	x0, [sp, #24]
  40c548:	bl	402860 <ftell@plt>
  40c54c:	ldur	x8, [x29, #-8]
  40c550:	cmp	x0, x8
  40c554:	b.ge	40c59c <readlinkat@plt+0x966c>  // b.tcont
  40c558:	ldr	x1, [sp, #16]
  40c55c:	mov	w0, #0x7c                  	// #124
  40c560:	bl	402880 <putc@plt>
  40c564:	ldr	x0, [sp, #24]
  40c568:	bl	402aa0 <getc@plt>
  40c56c:	str	w0, [sp, #12]
  40c570:	mov	w8, #0xffffffff            	// #-1
  40c574:	cmp	w0, w8
  40c578:	b.ne	40c580 <readlinkat@plt+0x9650>  // b.any
  40c57c:	bl	414d64 <readlinkat@plt+0x11e34>
  40c580:	ldr	w0, [sp, #12]
  40c584:	ldr	x1, [sp, #16]
  40c588:	bl	402880 <putc@plt>
  40c58c:	ldr	w8, [sp, #12]
  40c590:	cmp	w8, #0xa
  40c594:	b.ne	40c564 <readlinkat@plt+0x9634>  // b.any
  40c598:	b	40c544 <readlinkat@plt+0x9614>
  40c59c:	adrp	x0, 47c000 <renameat2@@Base+0x8768>
  40c5a0:	add	x0, x0, #0x301
  40c5a4:	bl	41460c <readlinkat@plt+0x116dc>
  40c5a8:	b	40c5c0 <readlinkat@plt+0x9690>
  40c5ac:	ldr	x0, [sp, #24]
  40c5b0:	ldur	x1, [x29, #-8]
  40c5b4:	mov	w8, wzr
  40c5b8:	mov	w2, w8
  40c5bc:	bl	416f94 <readlinkat@plt+0x14064>
  40c5c0:	ldur	x8, [x29, #-16]
  40c5c4:	subs	x8, x8, #0x1
  40c5c8:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40c5cc:	add	x9, x9, #0x690
  40c5d0:	str	x8, [x9]
  40c5d4:	ldp	x29, x30, [sp, #48]
  40c5d8:	add	sp, sp, #0x40
  40c5dc:	ret
  40c5e0:	stp	x29, x30, [sp, #-80]!
  40c5e4:	stp	x28, x25, [sp, #16]
  40c5e8:	stp	x24, x23, [sp, #32]
  40c5ec:	stp	x22, x21, [sp, #48]
  40c5f0:	stp	x20, x19, [sp, #64]
  40c5f4:	mov	x29, sp
  40c5f8:	sub	sp, sp, #0x460
  40c5fc:	adrp	x8, 490000 <renameat2@@Base+0x1c768>
  40c600:	add	x8, x8, #0x430
  40c604:	adrp	x9, 47b000 <renameat2@@Base+0x7768>
  40c608:	add	x9, x9, #0xb0d
  40c60c:	adrp	x10, 47b000 <renameat2@@Base+0x7768>
  40c610:	add	x10, x10, #0xb13
  40c614:	adrp	x11, 490000 <renameat2@@Base+0x1c768>
  40c618:	add	x11, x11, #0x438
  40c61c:	adrp	x12, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40c620:	add	x12, x12, #0x6a0
  40c624:	adrp	x13, 490000 <renameat2@@Base+0x1c768>
  40c628:	add	x13, x13, #0x448
  40c62c:	adrp	x14, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40c630:	add	x14, x14, #0x650
  40c634:	mov	w15, #0x1                   	// #1
  40c638:	adrp	x16, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40c63c:	add	x16, x16, #0x668
  40c640:	adrp	x17, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40c644:	add	x17, x17, #0x6c8
  40c648:	adrp	x18, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40c64c:	add	x18, x18, #0x6c0
  40c650:	adrp	x2, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40c654:	add	x2, x2, #0xb10
  40c658:	adrp	x3, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40c65c:	add	x3, x3, #0x630
  40c660:	adrp	x4, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40c664:	add	x4, x4, #0x640
  40c668:	adrp	x5, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40c66c:	add	x5, x5, #0x638
  40c670:	adrp	x6, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40c674:	add	x6, x6, #0x648
  40c678:	adrp	x7, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40c67c:	add	x7, x7, #0x6b8
  40c680:	adrp	x19, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40c684:	add	x19, x19, #0x698
  40c688:	adrp	x20, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40c68c:	add	x20, x20, #0x6b0
  40c690:	adrp	x21, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40c694:	add	x21, x21, #0x690
  40c698:	adrp	x22, 47b000 <renameat2@@Base+0x7768>
  40c69c:	add	x22, x22, #0xe47
  40c6a0:	adrp	x23, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40c6a4:	add	x23, x23, #0x6a8
  40c6a8:	adrp	x24, 490000 <renameat2@@Base+0x1c768>
  40c6ac:	add	x24, x24, #0x530
  40c6b0:	adrp	x25, 47b000 <renameat2@@Base+0x7768>
  40c6b4:	add	x25, x25, #0xcbe
  40c6b8:	stur	w0, [x29, #-8]
  40c6bc:	and	w15, w1, w15
  40c6c0:	sturb	w15, [x29, #-9]
  40c6c4:	stur	xzr, [x29, #-32]
  40c6c8:	str	x8, [sp, #800]
  40c6cc:	str	x9, [sp, #792]
  40c6d0:	str	x10, [sp, #784]
  40c6d4:	str	x11, [sp, #776]
  40c6d8:	str	x12, [sp, #768]
  40c6dc:	str	x13, [sp, #760]
  40c6e0:	str	x14, [sp, #752]
  40c6e4:	str	x16, [sp, #744]
  40c6e8:	str	x17, [sp, #736]
  40c6ec:	str	x18, [sp, #728]
  40c6f0:	str	x2, [sp, #720]
  40c6f4:	str	x3, [sp, #712]
  40c6f8:	str	x4, [sp, #704]
  40c6fc:	str	x5, [sp, #696]
  40c700:	str	x6, [sp, #688]
  40c704:	str	x7, [sp, #680]
  40c708:	str	x19, [sp, #672]
  40c70c:	str	x20, [sp, #664]
  40c710:	str	x21, [sp, #656]
  40c714:	str	x22, [sp, #648]
  40c718:	str	x23, [sp, #640]
  40c71c:	str	x24, [sp, #632]
  40c720:	str	x25, [sp, #624]
  40c724:	bl	40f628 <readlinkat@plt+0xc6f8>
  40c728:	ldr	x8, [sp, #800]
  40c72c:	ldr	x9, [x8]
  40c730:	cmp	x9, #0x0
  40c734:	cset	w10, lt  // lt = tstop
  40c738:	tbnz	w10, #0, 40c7a4 <readlinkat@plt+0x9874>
  40c73c:	ldr	x8, [sp, #800]
  40c740:	ldr	x9, [x8]
  40c744:	ldr	x10, [sp, #776]
  40c748:	ldr	x11, [x10]
  40c74c:	cmp	x9, x11
  40c750:	b.ne	40c76c <readlinkat@plt+0x983c>  // b.any
  40c754:	adrp	x8, 490000 <renameat2@@Base+0x1c768>
  40c758:	add	x8, x8, #0x440
  40c75c:	ldr	x8, [x8]
  40c760:	ldr	x9, [sp, #800]
  40c764:	str	x8, [x9]
  40c768:	b	40c790 <readlinkat@plt+0x9860>
  40c76c:	ldr	x8, [sp, #672]
  40c770:	ldr	x9, [x8]
  40c774:	ldr	x10, [sp, #800]
  40c778:	ldr	x11, [x10]
  40c77c:	mov	x12, #0x8                   	// #8
  40c780:	mul	x11, x12, x11
  40c784:	add	x9, x9, x11
  40c788:	ldr	x0, [x9]
  40c78c:	bl	402c30 <free@plt>
  40c790:	ldr	x8, [sp, #800]
  40c794:	ldr	x9, [x8]
  40c798:	subs	x9, x9, #0x1
  40c79c:	str	x9, [x8]
  40c7a0:	b	40c728 <readlinkat@plt+0x97f8>
  40c7a4:	ldr	x8, [sp, #800]
  40c7a8:	ldr	x9, [x8]
  40c7ac:	mov	x10, #0xffffffffffffffff    	// #-1
  40c7b0:	cmp	x9, x10
  40c7b4:	b.ne	40c7bc <readlinkat@plt+0x988c>  // b.any
  40c7b8:	b	40c7d4 <readlinkat@plt+0x98a4>
  40c7bc:	adrp	x0, 47b000 <renameat2@@Base+0x7768>
  40c7c0:	add	x0, x0, #0xb01
  40c7c4:	ldr	x1, [sp, #792]
  40c7c8:	mov	w2, #0x4a3                 	// #1187
  40c7cc:	ldr	x3, [sp, #784]
  40c7d0:	bl	402e40 <__assert_fail@plt>
  40c7d4:	mov	x8, #0xffffffffffffffff    	// #-1
  40c7d8:	ldr	x9, [sp, #776]
  40c7dc:	str	x8, [x9]
  40c7e0:	ldr	x8, [sp, #768]
  40c7e4:	ldr	x10, [x8]
  40c7e8:	cbz	x10, 40c804 <readlinkat@plt+0x98d4>
  40c7ec:	ldr	x8, [sp, #768]
  40c7f0:	ldr	x0, [x8]
  40c7f4:	bl	402c30 <free@plt>
  40c7f8:	mov	x8, xzr
  40c7fc:	ldr	x9, [sp, #768]
  40c800:	str	x8, [x9]
  40c804:	ldr	x8, [sp, #760]
  40c808:	ldr	x9, [x8]
  40c80c:	ldr	x10, [sp, #752]
  40c810:	str	x9, [x10]
  40c814:	ldur	w11, [x29, #-8]
  40c818:	cmp	w11, #0x1
  40c81c:	b.eq	40c82c <readlinkat@plt+0x98fc>  // b.none
  40c820:	ldur	w8, [x29, #-8]
  40c824:	cmp	w8, #0x4
  40c828:	b.ne	40e054 <readlinkat@plt+0xb124>  // b.any
  40c82c:	ldr	x8, [sp, #744]
  40c830:	ldr	x0, [x8]
  40c834:	bl	402860 <ftell@plt>
  40c838:	stur	x0, [x29, #-144]
  40c83c:	stur	xzr, [x29, #-152]
  40c840:	stur	xzr, [x29, #-160]
  40c844:	mov	w9, #0x0                   	// #0
  40c848:	sturb	w9, [x29, #-177]
  40c84c:	sturb	w9, [x29, #-178]
  40c850:	mov	w10, #0x1                   	// #1
  40c854:	sturb	w10, [x29, #-179]
  40c858:	sturb	w9, [x29, #-180]
  40c85c:	sturb	w9, [x29, #-181]
  40c860:	stur	xzr, [x29, #-192]
  40c864:	mov	x8, #0xffffffffffffffff    	// #-1
  40c868:	stur	x8, [x29, #-216]
  40c86c:	stur	x8, [x29, #-224]
  40c870:	stur	x8, [x29, #-232]
  40c874:	stur	xzr, [x29, #-240]
  40c878:	stur	xzr, [x29, #-248]
  40c87c:	stur	xzr, [x29, #-208]
  40c880:	stur	xzr, [x29, #-200]
  40c884:	stur	xzr, [x29, #-176]
  40c888:	stur	xzr, [x29, #-168]
  40c88c:	str	x8, [sp, #616]
  40c890:	bl	40f6dc <readlinkat@plt+0xc7ac>
  40c894:	stur	x0, [x29, #-40]
  40c898:	ldur	x8, [x29, #-40]
  40c89c:	ldr	x11, [sp, #616]
  40c8a0:	cmp	x8, x11
  40c8a4:	b.eq	40c8d0 <readlinkat@plt+0x99a0>  // b.none
  40c8a8:	ldur	x8, [x29, #-40]
  40c8ac:	cmp	x8, #0x8
  40c8b0:	b.ls	40c8d0 <readlinkat@plt+0x99a0>  // b.plast
  40c8b4:	ldr	x8, [sp, #720]
  40c8b8:	ldr	x0, [x8]
  40c8bc:	adrp	x1, 47b000 <renameat2@@Base+0x7768>
  40c8c0:	add	x1, x1, #0xb36
  40c8c4:	mov	x2, #0x8                   	// #8
  40c8c8:	bl	402a10 <strncmp@plt>
  40c8cc:	cbz	w0, 40c900 <readlinkat@plt+0x99d0>
  40c8d0:	ldur	x0, [x29, #-144]
  40c8d4:	ldr	x8, [sp, #656]
  40c8d8:	ldr	x1, [x8]
  40c8dc:	bl	409e38 <readlinkat@plt+0x6f08>
  40c8e0:	ldur	x8, [x29, #-40]
  40c8e4:	mov	x9, #0xffffffffffffffff    	// #-1
  40c8e8:	mov	w10, wzr
  40c8ec:	mov	w11, #0xffffffff            	// #-1
  40c8f0:	cmp	x8, x9
  40c8f4:	csel	w10, w11, w10, eq  // eq = none
  40c8f8:	stur	w10, [x29, #-4]
  40c8fc:	b	40f608 <readlinkat@plt+0xc6d8>
  40c900:	ldr	x8, [sp, #720]
  40c904:	ldr	x9, [x8]
  40c908:	stur	x9, [x29, #-24]
  40c90c:	ldur	x8, [x29, #-24]
  40c910:	ldrb	w9, [x8]
  40c914:	cmp	w9, #0x2a
  40c918:	b.ne	40c92c <readlinkat@plt+0x99fc>  // b.any
  40c91c:	ldur	x8, [x29, #-24]
  40c920:	add	x8, x8, #0x1
  40c924:	stur	x8, [x29, #-24]
  40c928:	b	40c90c <readlinkat@plt+0x99dc>
  40c92c:	ldur	x8, [x29, #-24]
  40c930:	ldrb	w9, [x8]
  40c934:	cmp	w9, #0x20
  40c938:	b.ne	40c99c <readlinkat@plt+0x9a6c>  // b.any
  40c93c:	ldur	x8, [x29, #-24]
  40c940:	ldr	x9, [sp, #768]
  40c944:	str	x8, [x9]
  40c948:	ldur	x8, [x29, #-24]
  40c94c:	ldrb	w9, [x8]
  40c950:	cmp	w9, #0xa
  40c954:	b.eq	40c968 <readlinkat@plt+0x9a38>  // b.none
  40c958:	ldur	x8, [x29, #-24]
  40c95c:	add	x8, x8, #0x1
  40c960:	stur	x8, [x29, #-24]
  40c964:	b	40c948 <readlinkat@plt+0x9a18>
  40c968:	ldur	x8, [x29, #-24]
  40c96c:	mov	w9, #0x0                   	// #0
  40c970:	strb	w9, [x8]
  40c974:	ldr	x8, [sp, #768]
  40c978:	ldr	x0, [x8]
  40c97c:	bl	415ec0 <readlinkat@plt+0x12f90>
  40c980:	ldr	x8, [sp, #768]
  40c984:	str	x0, [x8]
  40c988:	ldr	x10, [x8]
  40c98c:	cbnz	x10, 40c99c <readlinkat@plt+0x9a6c>
  40c990:	mov	w8, #0xffffffff            	// #-1
  40c994:	stur	w8, [x29, #-4]
  40c998:	b	40f608 <readlinkat@plt+0xc6d8>
  40c99c:	ldr	x8, [sp, #656]
  40c9a0:	ldr	x9, [x8]
  40c9a4:	add	x9, x9, #0x1
  40c9a8:	ldr	x10, [sp, #640]
  40c9ac:	str	x9, [x10]
  40c9b0:	ldr	x8, [sp, #800]
  40c9b4:	ldr	x9, [x8]
  40c9b8:	ldr	x10, [sp, #752]
  40c9bc:	ldr	x11, [x10]
  40c9c0:	cmp	x9, x11
  40c9c4:	b.ge	40d990 <readlinkat@plt+0xaa60>  // b.tcont
  40c9c8:	bl	40f6dc <readlinkat@plt+0xc7ac>
  40c9cc:	stur	x0, [x29, #-40]
  40c9d0:	ldur	x8, [x29, #-40]
  40c9d4:	mov	x9, #0xffffffffffffffff    	// #-1
  40c9d8:	cmp	x8, x9
  40c9dc:	b.ne	40c9ec <readlinkat@plt+0x9abc>  // b.any
  40c9e0:	mov	w8, #0xffffffff            	// #-1
  40c9e4:	stur	w8, [x29, #-4]
  40c9e8:	b	40f608 <readlinkat@plt+0xc6d8>
  40c9ec:	ldur	x8, [x29, #-40]
  40c9f0:	cbnz	x8, 40ca5c <readlinkat@plt+0x9b2c>
  40c9f4:	ldur	x8, [x29, #-152]
  40c9f8:	cbz	x8, 40ca14 <readlinkat@plt+0x9ae4>
  40c9fc:	ldurb	w8, [x29, #-179]
  40ca00:	tbnz	w8, #0, 40ca08 <readlinkat@plt+0x9ad8>
  40ca04:	b	40ca14 <readlinkat@plt+0x9ae4>
  40ca08:	mov	w8, #0x1                   	// #1
  40ca0c:	sturb	w8, [x29, #-181]
  40ca10:	b	40d990 <readlinkat@plt+0xaa60>
  40ca14:	ldr	x8, [sp, #752]
  40ca18:	ldr	x9, [x8]
  40ca1c:	ldr	x10, [sp, #800]
  40ca20:	ldr	x11, [x10]
  40ca24:	subs	x9, x9, x11
  40ca28:	cmp	x9, #0x4
  40ca2c:	b.ge	40ca50 <readlinkat@plt+0x9b20>  // b.tcont
  40ca30:	ldr	x8, [sp, #720]
  40ca34:	ldr	x0, [x8]
  40ca38:	adrp	x1, 47b000 <renameat2@@Base+0x7768>
  40ca3c:	add	x1, x1, #0xb3f
  40ca40:	bl	402d20 <strcpy@plt>
  40ca44:	mov	x8, #0x3                   	// #3
  40ca48:	stur	x8, [x29, #-40]
  40ca4c:	b	40ca5c <readlinkat@plt+0x9b2c>
  40ca50:	adrp	x0, 47b000 <renameat2@@Base+0x7768>
  40ca54:	add	x0, x0, #0xb43
  40ca58:	bl	4144f8 <readlinkat@plt+0x115c8>
  40ca5c:	ldr	x8, [sp, #800]
  40ca60:	ldr	x9, [x8]
  40ca64:	add	x9, x9, #0x1
  40ca68:	str	x9, [x8]
  40ca6c:	ldr	x9, [x8]
  40ca70:	ldr	x10, [sp, #760]
  40ca74:	ldr	x11, [x10]
  40ca78:	cmp	x9, x11
  40ca7c:	b.ne	40cad4 <readlinkat@plt+0x9ba4>  // b.any
  40ca80:	bl	40f728 <readlinkat@plt+0xc7f8>
  40ca84:	sub	x8, x29, #0x3f
  40ca88:	str	x0, [sp, #608]
  40ca8c:	mov	x0, x8
  40ca90:	ldr	x1, [sp, #608]
  40ca94:	bl	415f48 <readlinkat@plt+0x13018>
  40ca98:	ldr	x8, [sp, #656]
  40ca9c:	ldr	x1, [x8]
  40caa0:	sub	x9, x29, #0x56
  40caa4:	str	x0, [sp, #600]
  40caa8:	mov	x0, x9
  40caac:	bl	415f48 <readlinkat@plt+0x13018>
  40cab0:	ldr	x8, [sp, #720]
  40cab4:	ldr	x3, [x8]
  40cab8:	adrp	x9, 47b000 <renameat2@@Base+0x7768>
  40cabc:	add	x9, x9, #0xb63
  40cac0:	str	x0, [sp, #592]
  40cac4:	mov	x0, x9
  40cac8:	ldr	x1, [sp, #600]
  40cacc:	ldr	x2, [sp, #592]
  40cad0:	bl	4144f8 <readlinkat@plt+0x115c8>
  40cad4:	ldr	x8, [sp, #800]
  40cad8:	ldr	x9, [x8]
  40cadc:	ldr	x10, [sp, #760]
  40cae0:	ldr	x11, [x10]
  40cae4:	cmp	x9, x11
  40cae8:	b.ge	40caf0 <readlinkat@plt+0x9bc0>  // b.tcont
  40caec:	b	40cb08 <readlinkat@plt+0x9bd8>
  40caf0:	adrp	x0, 47b000 <renameat2@@Base+0x7768>
  40caf4:	add	x0, x0, #0xba3
  40caf8:	ldr	x1, [sp, #792]
  40cafc:	mov	w2, #0x4f0                 	// #1264
  40cb00:	ldr	x3, [sp, #784]
  40cb04:	bl	402e40 <__assert_fail@plt>
  40cb08:	ldr	x8, [sp, #720]
  40cb0c:	ldr	x9, [x8]
  40cb10:	ldrb	w10, [x9]
  40cb14:	ldr	x9, [sp, #664]
  40cb18:	ldr	x11, [x9]
  40cb1c:	ldr	x12, [sp, #800]
  40cb20:	ldr	x13, [x12]
  40cb24:	add	x11, x11, x13
  40cb28:	strb	w10, [x11]
  40cb2c:	ldr	x11, [sp, #680]
  40cb30:	ldr	x13, [x11]
  40cb34:	ldr	x14, [x12]
  40cb38:	mov	x15, #0x8                   	// #8
  40cb3c:	mov	x16, xzr
  40cb40:	str	x16, [x13, x14, lsl #3]
  40cb44:	ldr	x13, [sp, #672]
  40cb48:	ldr	x14, [x13]
  40cb4c:	ldr	x17, [x12]
  40cb50:	mul	x15, x15, x17
  40cb54:	add	x14, x14, x15
  40cb58:	str	x16, [x14]
  40cb5c:	ldr	x14, [x8]
  40cb60:	ldrb	w10, [x14]
  40cb64:	subs	w10, w10, #0x9
  40cb68:	mov	w14, w10
  40cb6c:	ubfx	x14, x14, #0, #32
  40cb70:	cmp	x14, #0x24
  40cb74:	str	x14, [sp, #584]
  40cb78:	b.hi	40d968 <readlinkat@plt+0xaa38>  // b.pmore
  40cb7c:	adrp	x8, 47b000 <renameat2@@Base+0x7768>
  40cb80:	add	x8, x8, #0x788
  40cb84:	ldr	x11, [sp, #584]
  40cb88:	ldrsw	x10, [x8, x11, lsl #2]
  40cb8c:	add	x9, x8, x10
  40cb90:	br	x9
  40cb94:	ldr	x8, [sp, #720]
  40cb98:	ldr	x0, [x8]
  40cb9c:	adrp	x1, 47b000 <renameat2@@Base+0x7768>
  40cba0:	add	x1, x1, #0xb36
  40cba4:	mov	x2, #0x8                   	// #8
  40cba8:	bl	402a10 <strncmp@plt>
  40cbac:	cbnz	w0, 40cbf8 <readlinkat@plt+0x9cc8>
  40cbb0:	ldur	x8, [x29, #-152]
  40cbb4:	cbz	x8, 40cbd0 <readlinkat@plt+0x9ca0>
  40cbb8:	ldurb	w8, [x29, #-179]
  40cbbc:	tbnz	w8, #0, 40cbc4 <readlinkat@plt+0x9c94>
  40cbc0:	b	40cbd0 <readlinkat@plt+0x9ca0>
  40cbc4:	mov	w8, #0x1                   	// #1
  40cbc8:	sturb	w8, [x29, #-181]
  40cbcc:	b	40d990 <readlinkat@plt+0xaa60>
  40cbd0:	ldr	x8, [sp, #656]
  40cbd4:	ldr	x1, [x8]
  40cbd8:	sub	x0, x29, #0x3f
  40cbdc:	bl	415f48 <readlinkat@plt+0x13018>
  40cbe0:	adrp	x8, 47b000 <renameat2@@Base+0x7768>
  40cbe4:	add	x8, x8, #0xbb3
  40cbe8:	str	x0, [sp, #576]
  40cbec:	mov	x0, x8
  40cbf0:	ldr	x1, [sp, #576]
  40cbf4:	bl	4144f8 <readlinkat@plt+0x115c8>
  40cbf8:	ldr	x8, [sp, #800]
  40cbfc:	ldr	x9, [x8]
  40cc00:	cbz	x9, 40cc54 <readlinkat@plt+0x9d24>
  40cc04:	ldur	x8, [x29, #-152]
  40cc08:	cbz	x8, 40cc24 <readlinkat@plt+0x9cf4>
  40cc0c:	ldurb	w8, [x29, #-179]
  40cc10:	tbnz	w8, #0, 40cc18 <readlinkat@plt+0x9ce8>
  40cc14:	b	40cc24 <readlinkat@plt+0x9cf4>
  40cc18:	mov	w8, #0x1                   	// #1
  40cc1c:	sturb	w8, [x29, #-181]
  40cc20:	b	40d990 <readlinkat@plt+0xaa60>
  40cc24:	ldr	x8, [sp, #656]
  40cc28:	ldr	x1, [x8]
  40cc2c:	sub	x0, x29, #0x3f
  40cc30:	bl	415f48 <readlinkat@plt+0x13018>
  40cc34:	ldr	x8, [sp, #720]
  40cc38:	ldr	x2, [x8]
  40cc3c:	adrp	x9, 47b000 <renameat2@@Base+0x7768>
  40cc40:	add	x9, x9, #0xbd5
  40cc44:	str	x0, [sp, #568]
  40cc48:	mov	x0, x9
  40cc4c:	ldr	x1, [sp, #568]
  40cc50:	bl	4144f8 <readlinkat@plt+0x115c8>
  40cc54:	stur	xzr, [x29, #-32]
  40cc58:	ldr	x8, [sp, #720]
  40cc5c:	ldr	x0, [x8]
  40cc60:	bl	402780 <strlen@plt>
  40cc64:	ldr	x8, [sp, #680]
  40cc68:	ldr	x9, [x8]
  40cc6c:	ldr	x10, [sp, #800]
  40cc70:	ldr	x11, [x10]
  40cc74:	mov	x12, #0x8                   	// #8
  40cc78:	str	x0, [x9, x11, lsl #3]
  40cc7c:	ldr	x9, [sp, #720]
  40cc80:	ldr	x0, [x9]
  40cc84:	str	x12, [sp, #560]
  40cc88:	bl	415ec0 <readlinkat@plt+0x12f90>
  40cc8c:	ldr	x8, [sp, #672]
  40cc90:	ldr	x9, [x8]
  40cc94:	ldr	x10, [sp, #800]
  40cc98:	ldr	x11, [x10]
  40cc9c:	ldr	x12, [sp, #560]
  40cca0:	mul	x11, x12, x11
  40cca4:	add	x9, x9, x11
  40cca8:	str	x0, [x9]
  40ccac:	cbnz	x0, 40cccc <readlinkat@plt+0x9d9c>
  40ccb0:	ldr	x8, [sp, #800]
  40ccb4:	ldr	x9, [x8]
  40ccb8:	subs	x9, x9, #0x1
  40ccbc:	str	x9, [x8]
  40ccc0:	mov	w10, #0xffffffff            	// #-1
  40ccc4:	stur	w10, [x29, #-4]
  40ccc8:	b	40f608 <readlinkat@plt+0xc6d8>
  40cccc:	ldr	x8, [sp, #720]
  40ccd0:	ldr	x9, [x8]
  40ccd4:	stur	x9, [x29, #-24]
  40ccd8:	ldur	x8, [x29, #-24]
  40ccdc:	ldrb	w9, [x8]
  40cce0:	mov	w10, #0x0                   	// #0
  40cce4:	str	w10, [sp, #556]
  40cce8:	cbz	w9, 40cd08 <readlinkat@plt+0x9dd8>
  40ccec:	ldur	x8, [x29, #-24]
  40ccf0:	ldrb	w9, [x8]
  40ccf4:	subs	w9, w9, #0x30
  40ccf8:	cmp	w9, #0x9
  40ccfc:	cset	w9, ls  // ls = plast
  40cd00:	eor	w9, w9, #0x1
  40cd04:	str	w9, [sp, #556]
  40cd08:	ldr	w8, [sp, #556]
  40cd0c:	tbnz	w8, #0, 40cd14 <readlinkat@plt+0x9de4>
  40cd10:	b	40cd24 <readlinkat@plt+0x9df4>
  40cd14:	ldur	x8, [x29, #-24]
  40cd18:	add	x8, x8, #0x1
  40cd1c:	stur	x8, [x29, #-24]
  40cd20:	b	40ccd8 <readlinkat@plt+0x9da8>
  40cd24:	ldur	x0, [x29, #-24]
  40cd28:	adrp	x1, 47b000 <renameat2@@Base+0x7768>
  40cd2c:	add	x1, x1, #0xbf5
  40cd30:	mov	x2, #0x3                   	// #3
  40cd34:	bl	402a10 <strncmp@plt>
  40cd38:	cbnz	w0, 40cd48 <readlinkat@plt+0x9e18>
  40cd3c:	ldur	x0, [x29, #-24]
  40cd40:	mov	x1, #0x2                   	// #2
  40cd44:	bl	415efc <readlinkat@plt+0x12fcc>
  40cd48:	ldur	x0, [x29, #-24]
  40cd4c:	ldr	x1, [sp, #712]
  40cd50:	bl	40f738 <readlinkat@plt+0xc808>
  40cd54:	stur	x0, [x29, #-24]
  40cd58:	ldur	x8, [x29, #-24]
  40cd5c:	ldrb	w9, [x8]
  40cd60:	cmp	w9, #0x2c
  40cd64:	b.ne	40cdf8 <readlinkat@plt+0x9ec8>  // b.any
  40cd68:	ldur	x8, [x29, #-24]
  40cd6c:	ldrb	w9, [x8]
  40cd70:	mov	w10, #0x0                   	// #0
  40cd74:	str	w10, [sp, #552]
  40cd78:	cbz	w9, 40cd98 <readlinkat@plt+0x9e68>
  40cd7c:	ldur	x8, [x29, #-24]
  40cd80:	ldrb	w9, [x8]
  40cd84:	subs	w9, w9, #0x30
  40cd88:	cmp	w9, #0x9
  40cd8c:	cset	w9, ls  // ls = plast
  40cd90:	eor	w9, w9, #0x1
  40cd94:	str	w9, [sp, #552]
  40cd98:	ldr	w8, [sp, #552]
  40cd9c:	tbnz	w8, #0, 40cda4 <readlinkat@plt+0x9e74>
  40cda0:	b	40cdb4 <readlinkat@plt+0x9e84>
  40cda4:	ldur	x8, [x29, #-24]
  40cda8:	add	x8, x8, #0x1
  40cdac:	stur	x8, [x29, #-24]
  40cdb0:	b	40cd68 <readlinkat@plt+0x9e38>
  40cdb4:	ldur	x0, [x29, #-24]
  40cdb8:	ldr	x1, [sp, #704]
  40cdbc:	bl	40f738 <readlinkat@plt+0xc808>
  40cdc0:	ldr	x8, [sp, #712]
  40cdc4:	ldr	x9, [x8]
  40cdc8:	mov	x10, #0x1                   	// #1
  40cdcc:	subs	x9, x10, x9
  40cdd0:	ldr	x10, [sp, #704]
  40cdd4:	ldr	x11, [x10]
  40cdd8:	add	x9, x11, x9
  40cddc:	str	x9, [x10]
  40cde0:	ldr	x9, [x10]
  40cde4:	cmp	x9, #0x0
  40cde8:	cset	w12, ge  // ge = tcont
  40cdec:	tbnz	w12, #0, 40cdf4 <readlinkat@plt+0x9ec4>
  40cdf0:	bl	40f8ac <readlinkat@plt+0xc97c>
  40cdf4:	b	40ce28 <readlinkat@plt+0x9ef8>
  40cdf8:	ldr	x8, [sp, #712]
  40cdfc:	ldr	x9, [x8]
  40ce00:	cbz	x9, 40ce14 <readlinkat@plt+0x9ee4>
  40ce04:	mov	x8, #0x1                   	// #1
  40ce08:	ldr	x9, [sp, #704]
  40ce0c:	str	x8, [x9]
  40ce10:	b	40ce28 <readlinkat@plt+0x9ef8>
  40ce14:	ldr	x8, [sp, #704]
  40ce18:	str	xzr, [x8]
  40ce1c:	mov	x9, #0x1                   	// #1
  40ce20:	ldr	x10, [sp, #712]
  40ce24:	str	x9, [x10]
  40ce28:	ldr	x8, [sp, #712]
  40ce2c:	ldr	x9, [x8]
  40ce30:	ldr	x10, [sp, #704]
  40ce34:	ldr	x11, [x10]
  40ce38:	mov	x12, #0x7fffffffffffffff    	// #9223372036854775807
  40ce3c:	subs	x11, x12, x11
  40ce40:	cmp	x9, x11
  40ce44:	b.ge	40ce60 <readlinkat@plt+0x9f30>  // b.tcont
  40ce48:	ldr	x8, [sp, #704]
  40ce4c:	ldr	x9, [x8]
  40ce50:	mov	x10, #0xfffffffffffffff9    	// #-7
  40ce54:	movk	x10, #0x7fff, lsl #48
  40ce58:	cmp	x9, x10
  40ce5c:	b.lt	40ce64 <readlinkat@plt+0x9f34>  // b.tstop
  40ce60:	bl	40f8ac <readlinkat@plt+0xc97c>
  40ce64:	ldr	x8, [sp, #704]
  40ce68:	ldr	x9, [x8]
  40ce6c:	add	x9, x9, #0x6
  40ce70:	ldr	x10, [sp, #752]
  40ce74:	str	x9, [x10]
  40ce78:	ldr	x8, [sp, #752]
  40ce7c:	ldr	x9, [x8]
  40ce80:	add	x9, x9, #0x1
  40ce84:	ldr	x10, [sp, #760]
  40ce88:	ldr	x11, [x10]
  40ce8c:	cmp	x9, x11
  40ce90:	b.lt	40ceac <readlinkat@plt+0x9f7c>  // b.tstop
  40ce94:	bl	40f904 <readlinkat@plt+0xc9d4>
  40ce98:	tbnz	w0, #0, 40cea8 <readlinkat@plt+0x9f78>
  40ce9c:	mov	w8, #0xffffffff            	// #-1
  40cea0:	stur	w8, [x29, #-4]
  40cea4:	b	40f608 <readlinkat@plt+0xc6d8>
  40cea8:	b	40ce78 <readlinkat@plt+0x9f48>
  40ceac:	ldr	x8, [sp, #760]
  40ceb0:	ldr	x9, [x8]
  40ceb4:	ldr	x10, [sp, #752]
  40ceb8:	str	x9, [x10]
  40cebc:	b	40d98c <readlinkat@plt+0xaa5c>
  40cec0:	ldr	x8, [sp, #720]
  40cec4:	ldr	x9, [x8]
  40cec8:	ldrb	w10, [x9, #1]
  40cecc:	cmp	w10, #0x2d
  40ced0:	b.eq	40ced8 <readlinkat@plt+0x9fa8>  // b.none
  40ced4:	b	40d33c <readlinkat@plt+0xa40c>
  40ced8:	ldur	x8, [x29, #-216]
  40cedc:	mov	x9, #0xffffffffffffffff    	// #-1
  40cee0:	cmp	x8, x9
  40cee4:	b.ne	40cef0 <readlinkat@plt+0x9fc0>  // b.any
  40cee8:	ldur	x8, [x29, #-32]
  40ceec:	stur	x8, [x29, #-216]
  40cef0:	ldur	x8, [x29, #-32]
  40cef4:	stur	x8, [x29, #-224]
  40cef8:	ldur	x8, [x29, #-152]
  40cefc:	cbnz	x8, 40cf40 <readlinkat@plt+0xa010>
  40cf00:	ldr	x8, [sp, #800]
  40cf04:	ldr	x9, [x8]
  40cf08:	ldr	x10, [sp, #704]
  40cf0c:	ldr	x11, [x10]
  40cf10:	add	x11, x11, #0x1
  40cf14:	ldr	x12, [sp, #664]
  40cf18:	ldr	x13, [x12]
  40cf1c:	ldr	x14, [x8]
  40cf20:	subs	x14, x14, #0x1
  40cf24:	ldrb	w15, [x13, x14]
  40cf28:	cmp	w15, #0xa
  40cf2c:	cset	w15, eq  // eq = none
  40cf30:	and	w15, w15, #0x1
  40cf34:	add	x11, x11, w15, sxtw
  40cf38:	cmp	x9, x11
  40cf3c:	b.eq	40d078 <readlinkat@plt+0xa148>  // b.none
  40cf40:	ldr	x8, [sp, #800]
  40cf44:	ldr	x9, [x8]
  40cf48:	cmp	x9, #0x1
  40cf4c:	b.ne	40cf98 <readlinkat@plt+0xa068>  // b.any
  40cf50:	mov	w8, #0x1                   	// #1
  40cf54:	sturb	w8, [x29, #-180]
  40cf58:	ldr	x9, [sp, #704]
  40cf5c:	ldr	x10, [x9]
  40cf60:	mov	x11, #0x1                   	// #1
  40cf64:	add	x10, x10, #0x1
  40cf68:	ldr	x12, [sp, #800]
  40cf6c:	str	x10, [x12]
  40cf70:	mov	x10, #0xffffffffffffffff    	// #-1
  40cf74:	stur	x10, [x29, #-224]
  40cf78:	stur	x10, [x29, #-216]
  40cf7c:	ldr	x10, [x12]
  40cf80:	add	x10, x10, #0x1
  40cf84:	stur	x10, [x29, #-168]
  40cf88:	stur	x11, [x29, #-176]
  40cf8c:	ldr	x10, [x9]
  40cf90:	stur	x10, [x29, #-160]
  40cf94:	b	40d078 <readlinkat@plt+0xa148>
  40cf98:	ldur	x8, [x29, #-152]
  40cf9c:	cbnz	x8, 40d018 <readlinkat@plt+0xa0e8>
  40cfa0:	ldr	x8, [sp, #800]
  40cfa4:	ldr	x9, [x8]
  40cfa8:	ldr	x10, [sp, #704]
  40cfac:	ldr	x11, [x10]
  40cfb0:	adrp	x12, 47b000 <renameat2@@Base+0x7768>
  40cfb4:	add	x12, x12, #0xc36
  40cfb8:	adrp	x13, 47b000 <renameat2@@Base+0x7768>
  40cfbc:	add	x13, x13, #0xc2c
  40cfc0:	cmp	x9, x11
  40cfc4:	csel	x1, x13, x12, le
  40cfc8:	ldr	x9, [sp, #656]
  40cfcc:	ldr	x11, [x9]
  40cfd0:	sub	x0, x29, #0x3f
  40cfd4:	str	x1, [sp, #544]
  40cfd8:	mov	x1, x11
  40cfdc:	bl	415f48 <readlinkat@plt+0x13018>
  40cfe0:	ldr	x8, [sp, #640]
  40cfe4:	ldr	x1, [x8]
  40cfe8:	sub	x9, x29, #0x56
  40cfec:	str	x0, [sp, #536]
  40cff0:	mov	x0, x9
  40cff4:	bl	415f48 <readlinkat@plt+0x13018>
  40cff8:	adrp	x8, 47b000 <renameat2@@Base+0x7768>
  40cffc:	add	x8, x8, #0xbf9
  40d000:	str	x0, [sp, #528]
  40d004:	mov	x0, x8
  40d008:	ldr	x1, [sp, #544]
  40d00c:	ldr	x2, [sp, #536]
  40d010:	ldr	x3, [sp, #528]
  40d014:	bl	4144f8 <readlinkat@plt+0x115c8>
  40d018:	ldurb	w8, [x29, #-179]
  40d01c:	tbnz	w8, #0, 40d06c <readlinkat@plt+0xa13c>
  40d020:	ldr	x8, [sp, #656]
  40d024:	ldr	x1, [x8]
  40d028:	sub	x0, x29, #0x3f
  40d02c:	bl	415f48 <readlinkat@plt+0x13018>
  40d030:	ldr	x8, [sp, #640]
  40d034:	ldr	x9, [x8]
  40d038:	ldur	x10, [x29, #-152]
  40d03c:	add	x1, x9, x10
  40d040:	sub	x9, x29, #0x56
  40d044:	str	x0, [sp, #520]
  40d048:	mov	x0, x9
  40d04c:	bl	415f48 <readlinkat@plt+0x13018>
  40d050:	adrp	x8, 47b000 <renameat2@@Base+0x7768>
  40d054:	add	x8, x8, #0xc3e
  40d058:	str	x0, [sp, #512]
  40d05c:	mov	x0, x8
  40d060:	ldr	x1, [sp, #520]
  40d064:	ldr	x2, [sp, #512]
  40d068:	bl	4144f8 <readlinkat@plt+0x115c8>
  40d06c:	mov	w8, #0x1                   	// #1
  40d070:	sturb	w8, [x29, #-181]
  40d074:	b	40d990 <readlinkat@plt+0xaa60>
  40d078:	ldr	x8, [sp, #800]
  40d07c:	ldr	x9, [x8]
  40d080:	stur	x9, [x29, #-152]
  40d084:	ldr	x9, [sp, #744]
  40d088:	ldr	x0, [x9]
  40d08c:	bl	402860 <ftell@plt>
  40d090:	stur	x0, [x29, #-192]
  40d094:	ldr	x8, [sp, #656]
  40d098:	ldr	x9, [x8]
  40d09c:	stur	x9, [x29, #-200]
  40d0a0:	ldur	x9, [x29, #-32]
  40d0a4:	stur	x9, [x29, #-208]
  40d0a8:	ldr	x9, [sp, #720]
  40d0ac:	ldr	x0, [x9]
  40d0b0:	bl	402780 <strlen@plt>
  40d0b4:	ldr	x8, [sp, #680]
  40d0b8:	ldr	x9, [x8]
  40d0bc:	ldr	x10, [sp, #800]
  40d0c0:	ldr	x11, [x10]
  40d0c4:	mov	x12, #0x8                   	// #8
  40d0c8:	str	x0, [x9, x11, lsl #3]
  40d0cc:	ldr	x9, [sp, #720]
  40d0d0:	ldr	x0, [x9]
  40d0d4:	str	x12, [sp, #504]
  40d0d8:	bl	415ec0 <readlinkat@plt+0x12f90>
  40d0dc:	ldr	x8, [sp, #672]
  40d0e0:	ldr	x9, [x8]
  40d0e4:	ldr	x10, [sp, #800]
  40d0e8:	ldr	x11, [x10]
  40d0ec:	ldr	x12, [sp, #504]
  40d0f0:	mul	x11, x12, x11
  40d0f4:	add	x9, x9, x11
  40d0f8:	str	x0, [x9]
  40d0fc:	cbnz	x0, 40d11c <readlinkat@plt+0xa1ec>
  40d100:	ldr	x8, [sp, #800]
  40d104:	ldr	x9, [x8]
  40d108:	subs	x9, x9, #0x1
  40d10c:	str	x9, [x8]
  40d110:	mov	w10, #0xffffffff            	// #-1
  40d114:	stur	w10, [x29, #-4]
  40d118:	b	40f608 <readlinkat@plt+0xc6d8>
  40d11c:	ldr	x8, [sp, #664]
  40d120:	ldr	x9, [x8]
  40d124:	ldr	x10, [sp, #800]
  40d128:	ldr	x11, [x10]
  40d12c:	add	x9, x9, x11
  40d130:	mov	w12, #0x3d                  	// #61
  40d134:	strb	w12, [x9]
  40d138:	ldr	x9, [sp, #720]
  40d13c:	ldr	x11, [x9]
  40d140:	stur	x11, [x29, #-24]
  40d144:	ldur	x8, [x29, #-24]
  40d148:	ldrb	w9, [x8]
  40d14c:	mov	w10, #0x0                   	// #0
  40d150:	str	w10, [sp, #500]
  40d154:	cbz	w9, 40d174 <readlinkat@plt+0xa244>
  40d158:	ldur	x8, [x29, #-24]
  40d15c:	ldrb	w9, [x8]
  40d160:	subs	w9, w9, #0x30
  40d164:	cmp	w9, #0x9
  40d168:	cset	w9, ls  // ls = plast
  40d16c:	eor	w9, w9, #0x1
  40d170:	str	w9, [sp, #500]
  40d174:	ldr	w8, [sp, #500]
  40d178:	tbnz	w8, #0, 40d180 <readlinkat@plt+0xa250>
  40d17c:	b	40d190 <readlinkat@plt+0xa260>
  40d180:	ldur	x8, [x29, #-24]
  40d184:	add	x8, x8, #0x1
  40d188:	stur	x8, [x29, #-24]
  40d18c:	b	40d144 <readlinkat@plt+0xa214>
  40d190:	ldur	x0, [x29, #-24]
  40d194:	ldr	x1, [sp, #696]
  40d198:	bl	40f738 <readlinkat@plt+0xc808>
  40d19c:	stur	x0, [x29, #-24]
  40d1a0:	ldur	x8, [x29, #-24]
  40d1a4:	ldrb	w9, [x8]
  40d1a8:	cmp	w9, #0x2c
  40d1ac:	b.ne	40d228 <readlinkat@plt+0xa2f8>  // b.any
  40d1b0:	ldur	x8, [x29, #-24]
  40d1b4:	add	x9, x8, #0x1
  40d1b8:	stur	x9, [x29, #-24]
  40d1bc:	ldrb	w10, [x8, #1]
  40d1c0:	cbnz	w10, 40d1c8 <readlinkat@plt+0xa298>
  40d1c4:	bl	40f8ac <readlinkat@plt+0xc97c>
  40d1c8:	ldur	x8, [x29, #-24]
  40d1cc:	ldrb	w9, [x8]
  40d1d0:	subs	w9, w9, #0x30
  40d1d4:	cmp	w9, #0x9
  40d1d8:	cset	w9, ls  // ls = plast
  40d1dc:	eor	w9, w9, #0x1
  40d1e0:	tbnz	w9, #0, 40d1b0 <readlinkat@plt+0xa280>
  40d1e4:	ldur	x0, [x29, #-24]
  40d1e8:	ldr	x1, [sp, #688]
  40d1ec:	bl	40f738 <readlinkat@plt+0xc808>
  40d1f0:	ldr	x8, [sp, #696]
  40d1f4:	ldr	x9, [x8]
  40d1f8:	mov	x10, #0x1                   	// #1
  40d1fc:	subs	x9, x10, x9
  40d200:	ldr	x10, [sp, #688]
  40d204:	ldr	x11, [x10]
  40d208:	add	x9, x11, x9
  40d20c:	str	x9, [x10]
  40d210:	ldr	x9, [x10]
  40d214:	cmp	x9, #0x0
  40d218:	cset	w12, ge  // ge = tcont
  40d21c:	tbnz	w12, #0, 40d224 <readlinkat@plt+0xa2f4>
  40d220:	bl	40f8ac <readlinkat@plt+0xc97c>
  40d224:	b	40d258 <readlinkat@plt+0xa328>
  40d228:	ldr	x8, [sp, #696]
  40d22c:	ldr	x9, [x8]
  40d230:	cbz	x9, 40d244 <readlinkat@plt+0xa314>
  40d234:	mov	x8, #0x1                   	// #1
  40d238:	ldr	x9, [sp, #688]
  40d23c:	str	x8, [x9]
  40d240:	b	40d258 <readlinkat@plt+0xa328>
  40d244:	ldr	x8, [sp, #688]
  40d248:	str	xzr, [x8]
  40d24c:	mov	x9, #0x1                   	// #1
  40d250:	ldr	x10, [sp, #696]
  40d254:	str	x9, [x10]
  40d258:	ldr	x8, [sp, #696]
  40d25c:	ldr	x9, [x8]
  40d260:	ldr	x10, [sp, #688]
  40d264:	ldr	x11, [x10]
  40d268:	mov	x12, #0x7fffffffffffffff    	// #9223372036854775807
  40d26c:	subs	x11, x12, x11
  40d270:	cmp	x9, x11
  40d274:	b.ge	40d298 <readlinkat@plt+0xa368>  // b.tcont
  40d278:	ldr	x8, [sp, #688]
  40d27c:	ldr	x9, [x8]
  40d280:	ldr	x10, [sp, #800]
  40d284:	ldr	x11, [x10]
  40d288:	mov	x12, #0x7fffffffffffffff    	// #9223372036854775807
  40d28c:	subs	x11, x12, x11
  40d290:	cmp	x9, x11
  40d294:	b.lt	40d29c <readlinkat@plt+0xa36c>  // b.tstop
  40d298:	bl	40f8ac <readlinkat@plt+0xc97c>
  40d29c:	ldr	x8, [sp, #688]
  40d2a0:	ldr	x9, [x8]
  40d2a4:	ldr	x10, [sp, #800]
  40d2a8:	ldr	x11, [x10]
  40d2ac:	add	x9, x9, x11
  40d2b0:	ldr	x11, [sp, #752]
  40d2b4:	str	x9, [x11]
  40d2b8:	ldr	x8, [sp, #752]
  40d2bc:	ldr	x9, [x8]
  40d2c0:	add	x9, x9, #0x1
  40d2c4:	ldr	x10, [sp, #760]
  40d2c8:	ldr	x11, [x10]
  40d2cc:	cmp	x9, x11
  40d2d0:	b.lt	40d2ec <readlinkat@plt+0xa3bc>  // b.tstop
  40d2d4:	bl	40f904 <readlinkat@plt+0xc9d4>
  40d2d8:	tbnz	w0, #0, 40d2e8 <readlinkat@plt+0xa3b8>
  40d2dc:	mov	w8, #0xffffffff            	// #-1
  40d2e0:	stur	w8, [x29, #-4]
  40d2e4:	b	40f608 <readlinkat@plt+0xc6d8>
  40d2e8:	b	40d2b8 <readlinkat@plt+0xa388>
  40d2ec:	ldr	x8, [sp, #688]
  40d2f0:	ldr	x9, [x8]
  40d2f4:	ldur	x10, [x29, #-240]
  40d2f8:	cmp	x9, x10
  40d2fc:	b.eq	40d32c <readlinkat@plt+0xa3fc>  // b.none
  40d300:	ldr	x8, [sp, #728]
  40d304:	ldr	x9, [x8]
  40d308:	cbnz	x9, 40d324 <readlinkat@plt+0xa3f4>
  40d30c:	ldur	x8, [x29, #-32]
  40d310:	cbnz	x8, 40d324 <readlinkat@plt+0xa3f4>
  40d314:	ldr	x8, [sp, #688]
  40d318:	ldr	x9, [x8]
  40d31c:	cmp	x9, #0x1
  40d320:	b.eq	40d32c <readlinkat@plt+0xa3fc>  // b.none
  40d324:	mov	w8, #0x0                   	// #0
  40d328:	sturb	w8, [x29, #-179]
  40d32c:	stur	xzr, [x29, #-32]
  40d330:	b	40d98c <readlinkat@plt+0xaa5c>
  40d334:	mov	w8, #0x0                   	// #0
  40d338:	sturb	w8, [x29, #-179]
  40d33c:	ldr	x8, [sp, #720]
  40d340:	ldr	x9, [x8]
  40d344:	add	x9, x9, #0x1
  40d348:	stur	x9, [x29, #-24]
  40d34c:	ldur	x9, [x29, #-40]
  40d350:	subs	x9, x9, #0x1
  40d354:	stur	x9, [x29, #-40]
  40d358:	ldur	x9, [x29, #-24]
  40d35c:	ldrb	w10, [x9]
  40d360:	cmp	w10, #0xa
  40d364:	b.ne	40d394 <readlinkat@plt+0xa464>  // b.any
  40d368:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40d36c:	add	x8, x8, #0xa58
  40d370:	ldrb	w9, [x8]
  40d374:	tbnz	w9, #0, 40d37c <readlinkat@plt+0xa44c>
  40d378:	b	40d394 <readlinkat@plt+0xa464>
  40d37c:	ldur	x0, [x29, #-24]
  40d380:	adrp	x1, 47b000 <renameat2@@Base+0x7768>
  40d384:	add	x1, x1, #0xb40
  40d388:	bl	402d20 <strcpy@plt>
  40d38c:	mov	x8, #0x2                   	// #2
  40d390:	stur	x8, [x29, #-40]
  40d394:	ldur	x8, [x29, #-24]
  40d398:	ldrb	w9, [x8]
  40d39c:	cmp	w9, #0x20
  40d3a0:	b.eq	40d3b4 <readlinkat@plt+0xa484>  // b.none
  40d3a4:	ldur	x8, [x29, #-24]
  40d3a8:	ldrb	w9, [x8]
  40d3ac:	cmp	w9, #0x9
  40d3b0:	b.ne	40d3d0 <readlinkat@plt+0xa4a0>  // b.any
  40d3b4:	ldur	x8, [x29, #-24]
  40d3b8:	add	x8, x8, #0x1
  40d3bc:	stur	x8, [x29, #-24]
  40d3c0:	ldur	x8, [x29, #-40]
  40d3c4:	subs	x8, x8, #0x1
  40d3c8:	stur	x8, [x29, #-40]
  40d3cc:	b	40d3f0 <readlinkat@plt+0xa4c0>
  40d3d0:	ldur	x8, [x29, #-152]
  40d3d4:	cbz	x8, 40d3f0 <readlinkat@plt+0xa4c0>
  40d3d8:	ldurb	w8, [x29, #-179]
  40d3dc:	tbnz	w8, #0, 40d3e4 <readlinkat@plt+0xa4b4>
  40d3e0:	b	40d3f0 <readlinkat@plt+0xa4c0>
  40d3e4:	mov	w8, #0x1                   	// #1
  40d3e8:	sturb	w8, [x29, #-181]
  40d3ec:	b	40d990 <readlinkat@plt+0xaa60>
  40d3f0:	ldur	x8, [x29, #-152]
  40d3f4:	cbnz	x8, 40d414 <readlinkat@plt+0xa4e4>
  40d3f8:	ldur	x8, [x29, #-216]
  40d3fc:	mov	x9, #0xffffffffffffffff    	// #-1
  40d400:	cmp	x8, x9
  40d404:	b.ne	40d410 <readlinkat@plt+0xa4e0>  // b.any
  40d408:	ldur	x8, [x29, #-32]
  40d40c:	stur	x8, [x29, #-216]
  40d410:	b	40d42c <readlinkat@plt+0xa4fc>
  40d414:	ldur	x8, [x29, #-232]
  40d418:	mov	x9, #0xffffffffffffffff    	// #-1
  40d41c:	cmp	x8, x9
  40d420:	b.ne	40d42c <readlinkat@plt+0xa4fc>  // b.any
  40d424:	ldur	x8, [x29, #-32]
  40d428:	stur	x8, [x29, #-232]
  40d42c:	ldur	x8, [x29, #-40]
  40d430:	mov	x9, #0x1                   	// #1
  40d434:	mov	w10, #0x0                   	// #0
  40d438:	cmp	x9, x8
  40d43c:	str	w10, [sp, #496]
  40d440:	b.cs	40d494 <readlinkat@plt+0xa564>  // b.hs, b.nlast
  40d444:	ldr	x8, [sp, #800]
  40d448:	ldr	x9, [x8]
  40d44c:	ldur	x10, [x29, #-152]
  40d450:	str	x9, [sp, #488]
  40d454:	cbz	x10, 40d468 <readlinkat@plt+0xa538>
  40d458:	ldr	x8, [sp, #752]
  40d45c:	ldr	x9, [x8]
  40d460:	str	x9, [sp, #480]
  40d464:	b	40d474 <readlinkat@plt+0xa544>
  40d468:	ldr	x8, [sp, #704]
  40d46c:	ldr	x9, [x8]
  40d470:	str	x9, [sp, #480]
  40d474:	ldr	x8, [sp, #480]
  40d478:	mov	w9, #0x0                   	// #0
  40d47c:	ldr	x10, [sp, #488]
  40d480:	cmp	x10, x8
  40d484:	str	w9, [sp, #496]
  40d488:	b.ne	40d494 <readlinkat@plt+0xa564>  // b.any
  40d48c:	bl	40fa50 <readlinkat@plt+0xcb20>
  40d490:	str	w0, [sp, #496]
  40d494:	ldr	w8, [sp, #496]
  40d498:	and	w8, w8, #0x1
  40d49c:	ldur	x9, [x29, #-40]
  40d4a0:	subs	x9, x9, w8, sxtw
  40d4a4:	stur	x9, [x29, #-40]
  40d4a8:	ldur	x9, [x29, #-40]
  40d4ac:	ldr	x10, [sp, #680]
  40d4b0:	ldr	x11, [x10]
  40d4b4:	ldr	x12, [sp, #800]
  40d4b8:	ldr	x13, [x12]
  40d4bc:	mov	x14, #0x8                   	// #8
  40d4c0:	str	x9, [x11, x13, lsl #3]
  40d4c4:	ldur	x0, [x29, #-24]
  40d4c8:	ldur	x1, [x29, #-40]
  40d4cc:	str	x14, [sp, #472]
  40d4d0:	bl	415e44 <readlinkat@plt+0x12f14>
  40d4d4:	ldr	x9, [sp, #672]
  40d4d8:	ldr	x10, [x9]
  40d4dc:	ldr	x11, [sp, #800]
  40d4e0:	ldr	x12, [x11]
  40d4e4:	ldr	x13, [sp, #472]
  40d4e8:	mul	x12, x13, x12
  40d4ec:	add	x10, x10, x12
  40d4f0:	str	x0, [x10]
  40d4f4:	ldur	x10, [x29, #-40]
  40d4f8:	cbz	x10, 40d53c <readlinkat@plt+0xa60c>
  40d4fc:	ldr	x8, [sp, #672]
  40d500:	ldr	x9, [x8]
  40d504:	ldr	x10, [sp, #800]
  40d508:	ldr	x11, [x10]
  40d50c:	mov	x12, #0x8                   	// #8
  40d510:	mul	x11, x12, x11
  40d514:	add	x9, x9, x11
  40d518:	ldr	x9, [x9]
  40d51c:	cbnz	x9, 40d53c <readlinkat@plt+0xa60c>
  40d520:	ldr	x8, [sp, #800]
  40d524:	ldr	x9, [x8]
  40d528:	subs	x9, x9, #0x1
  40d52c:	str	x9, [x8]
  40d530:	mov	w10, #0xffffffff            	// #-1
  40d534:	stur	w10, [x29, #-4]
  40d538:	b	40f608 <readlinkat@plt+0xc6d8>
  40d53c:	stur	xzr, [x29, #-32]
  40d540:	b	40d98c <readlinkat@plt+0xaa5c>
  40d544:	ldr	x8, [sp, #720]
  40d548:	ldr	x9, [x8]
  40d54c:	stur	x9, [x29, #-24]
  40d550:	ldr	x9, [x8]
  40d554:	ldrb	w10, [x9]
  40d558:	cmp	w10, #0x9
  40d55c:	b.ne	40d578 <readlinkat@plt+0xa648>  // b.any
  40d560:	ldur	x8, [x29, #-24]
  40d564:	add	x8, x8, #0x1
  40d568:	stur	x8, [x29, #-24]
  40d56c:	ldur	x8, [x29, #-40]
  40d570:	subs	x8, x8, #0x1
  40d574:	stur	x8, [x29, #-40]
  40d578:	ldur	x8, [x29, #-152]
  40d57c:	cbz	x8, 40d5b0 <readlinkat@plt+0xa680>
  40d580:	ldurb	w8, [x29, #-179]
  40d584:	tbnz	w8, #0, 40d58c <readlinkat@plt+0xa65c>
  40d588:	b	40d5b0 <readlinkat@plt+0xa680>
  40d58c:	ldurb	w8, [x29, #-177]
  40d590:	tbnz	w8, #0, 40d598 <readlinkat@plt+0xa668>
  40d594:	b	40d5a4 <readlinkat@plt+0xa674>
  40d598:	ldur	w8, [x29, #-8]
  40d59c:	cmp	w8, #0x4
  40d5a0:	b.ne	40d5b0 <readlinkat@plt+0xa680>  // b.any
  40d5a4:	mov	w8, #0x1                   	// #1
  40d5a8:	sturb	w8, [x29, #-181]
  40d5ac:	b	40d990 <readlinkat@plt+0xaa60>
  40d5b0:	ldur	x8, [x29, #-40]
  40d5b4:	mov	x9, #0x1                   	// #1
  40d5b8:	mov	w10, #0x0                   	// #0
  40d5bc:	cmp	x9, x8
  40d5c0:	str	w10, [sp, #468]
  40d5c4:	b.cs	40d618 <readlinkat@plt+0xa6e8>  // b.hs, b.nlast
  40d5c8:	ldr	x8, [sp, #800]
  40d5cc:	ldr	x9, [x8]
  40d5d0:	ldur	x10, [x29, #-152]
  40d5d4:	str	x9, [sp, #456]
  40d5d8:	cbz	x10, 40d5ec <readlinkat@plt+0xa6bc>
  40d5dc:	ldr	x8, [sp, #752]
  40d5e0:	ldr	x9, [x8]
  40d5e4:	str	x9, [sp, #448]
  40d5e8:	b	40d5f8 <readlinkat@plt+0xa6c8>
  40d5ec:	ldr	x8, [sp, #704]
  40d5f0:	ldr	x9, [x8]
  40d5f4:	str	x9, [sp, #448]
  40d5f8:	ldr	x8, [sp, #448]
  40d5fc:	mov	w9, #0x0                   	// #0
  40d600:	ldr	x10, [sp, #456]
  40d604:	cmp	x10, x8
  40d608:	str	w9, [sp, #468]
  40d60c:	b.ne	40d618 <readlinkat@plt+0xa6e8>  // b.any
  40d610:	bl	40fa50 <readlinkat@plt+0xcb20>
  40d614:	str	w0, [sp, #468]
  40d618:	ldr	w8, [sp, #468]
  40d61c:	and	w8, w8, #0x1
  40d620:	ldur	x9, [x29, #-40]
  40d624:	subs	x9, x9, w8, sxtw
  40d628:	stur	x9, [x29, #-40]
  40d62c:	ldur	x9, [x29, #-40]
  40d630:	ldr	x10, [sp, #680]
  40d634:	ldr	x11, [x10]
  40d638:	ldr	x12, [sp, #800]
  40d63c:	ldr	x13, [x12]
  40d640:	mov	x14, #0x8                   	// #8
  40d644:	str	x9, [x11, x13, lsl #3]
  40d648:	ldr	x9, [sp, #720]
  40d64c:	ldr	x0, [x9]
  40d650:	ldur	x1, [x29, #-40]
  40d654:	str	x14, [sp, #440]
  40d658:	bl	415e44 <readlinkat@plt+0x12f14>
  40d65c:	ldr	x9, [sp, #672]
  40d660:	ldr	x10, [x9]
  40d664:	ldr	x11, [sp, #800]
  40d668:	ldr	x12, [x11]
  40d66c:	ldr	x13, [sp, #440]
  40d670:	mul	x12, x13, x12
  40d674:	add	x10, x10, x12
  40d678:	str	x0, [x10]
  40d67c:	ldur	x10, [x29, #-40]
  40d680:	cbz	x10, 40d6c4 <readlinkat@plt+0xa794>
  40d684:	ldr	x8, [sp, #672]
  40d688:	ldr	x9, [x8]
  40d68c:	ldr	x10, [sp, #800]
  40d690:	ldr	x11, [x10]
  40d694:	mov	x12, #0x8                   	// #8
  40d698:	mul	x11, x12, x11
  40d69c:	add	x9, x9, x11
  40d6a0:	ldr	x9, [x9]
  40d6a4:	cbnz	x9, 40d6c4 <readlinkat@plt+0xa794>
  40d6a8:	ldr	x8, [sp, #800]
  40d6ac:	ldr	x9, [x8]
  40d6b0:	subs	x9, x9, #0x1
  40d6b4:	str	x9, [x8]
  40d6b8:	mov	w10, #0xffffffff            	// #-1
  40d6bc:	stur	w10, [x29, #-4]
  40d6c0:	b	40f608 <readlinkat@plt+0xc6d8>
  40d6c4:	ldr	x8, [sp, #800]
  40d6c8:	ldr	x9, [x8]
  40d6cc:	ldr	x10, [sp, #704]
  40d6d0:	ldr	x11, [x10]
  40d6d4:	add	x11, x11, #0x1
  40d6d8:	cmp	x9, x11
  40d6dc:	b.eq	40d764 <readlinkat@plt+0xa834>  // b.none
  40d6e0:	ldur	x8, [x29, #-152]
  40d6e4:	cmp	x8, #0x0
  40d6e8:	cset	w9, ne  // ne = any
  40d6ec:	mov	w10, #0x1                   	// #1
  40d6f0:	and	w9, w9, #0x1
  40d6f4:	ldurb	w11, [x29, #-177]
  40d6f8:	and	w11, w11, #0x1
  40d6fc:	orr	w9, w11, w9
  40d700:	cmp	w9, #0x0
  40d704:	cset	w9, ne  // ne = any
  40d708:	and	w9, w9, w10
  40d70c:	sturb	w9, [x29, #-177]
  40d710:	mov	w9, #0x1                   	// #1
  40d714:	sturb	w9, [x29, #-178]
  40d718:	ldur	x8, [x29, #-32]
  40d71c:	add	x8, x8, #0x1
  40d720:	stur	x8, [x29, #-32]
  40d724:	ldur	x8, [x29, #-152]
  40d728:	cbz	x8, 40d73c <readlinkat@plt+0xa80c>
  40d72c:	ldur	x8, [x29, #-248]
  40d730:	add	x8, x8, #0x1
  40d734:	stur	x8, [x29, #-248]
  40d738:	b	40d748 <readlinkat@plt+0xa818>
  40d73c:	ldur	x8, [x29, #-240]
  40d740:	add	x8, x8, #0x1
  40d744:	stur	x8, [x29, #-240]
  40d748:	ldr	x8, [sp, #664]
  40d74c:	ldr	x9, [x8]
  40d750:	ldr	x10, [sp, #800]
  40d754:	ldr	x11, [x10]
  40d758:	add	x9, x9, x11
  40d75c:	mov	w12, #0x20                  	// #32
  40d760:	strb	w12, [x9]
  40d764:	b	40d98c <readlinkat@plt+0xaa5c>
  40d768:	ldr	x8, [sp, #720]
  40d76c:	ldr	x9, [x8]
  40d770:	add	x9, x9, #0x1
  40d774:	stur	x9, [x29, #-24]
  40d778:	ldur	x9, [x29, #-40]
  40d77c:	subs	x9, x9, #0x1
  40d780:	stur	x9, [x29, #-40]
  40d784:	ldur	x9, [x29, #-24]
  40d788:	ldrb	w10, [x9]
  40d78c:	cmp	w10, #0xa
  40d790:	b.ne	40d7c0 <readlinkat@plt+0xa890>  // b.any
  40d794:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40d798:	add	x8, x8, #0xa58
  40d79c:	ldrb	w9, [x8]
  40d7a0:	tbnz	w9, #0, 40d7a8 <readlinkat@plt+0xa878>
  40d7a4:	b	40d7c0 <readlinkat@plt+0xa890>
  40d7a8:	ldur	x0, [x29, #-24]
  40d7ac:	adrp	x1, 47a000 <renameat2@@Base+0x6768>
  40d7b0:	add	x1, x1, #0x4c7
  40d7b4:	bl	402d20 <strcpy@plt>
  40d7b8:	mov	x8, #0x2                   	// #2
  40d7bc:	stur	x8, [x29, #-40]
  40d7c0:	ldur	x8, [x29, #-24]
  40d7c4:	ldrb	w9, [x8]
  40d7c8:	cmp	w9, #0x20
  40d7cc:	b.eq	40d7e0 <readlinkat@plt+0xa8b0>  // b.none
  40d7d0:	ldur	x8, [x29, #-24]
  40d7d4:	ldrb	w9, [x8]
  40d7d8:	cmp	w9, #0x9
  40d7dc:	b.ne	40d7fc <readlinkat@plt+0xa8cc>  // b.any
  40d7e0:	ldur	x8, [x29, #-24]
  40d7e4:	add	x8, x8, #0x1
  40d7e8:	stur	x8, [x29, #-24]
  40d7ec:	ldur	x8, [x29, #-40]
  40d7f0:	subs	x8, x8, #0x1
  40d7f4:	stur	x8, [x29, #-40]
  40d7f8:	b	40d81c <readlinkat@plt+0xa8ec>
  40d7fc:	ldur	x8, [x29, #-152]
  40d800:	cbz	x8, 40d81c <readlinkat@plt+0xa8ec>
  40d804:	ldurb	w8, [x29, #-179]
  40d808:	tbnz	w8, #0, 40d810 <readlinkat@plt+0xa8e0>
  40d80c:	b	40d81c <readlinkat@plt+0xa8ec>
  40d810:	mov	w8, #0x1                   	// #1
  40d814:	sturb	w8, [x29, #-181]
  40d818:	b	40d990 <readlinkat@plt+0xaa60>
  40d81c:	mov	w8, #0x1                   	// #1
  40d820:	sturb	w8, [x29, #-178]
  40d824:	ldur	x9, [x29, #-32]
  40d828:	add	x9, x9, #0x1
  40d82c:	stur	x9, [x29, #-32]
  40d830:	ldur	x9, [x29, #-152]
  40d834:	cbz	x9, 40d848 <readlinkat@plt+0xa918>
  40d838:	ldur	x8, [x29, #-248]
  40d83c:	add	x8, x8, #0x1
  40d840:	stur	x8, [x29, #-248]
  40d844:	b	40d854 <readlinkat@plt+0xa924>
  40d848:	ldur	x8, [x29, #-240]
  40d84c:	add	x8, x8, #0x1
  40d850:	stur	x8, [x29, #-240]
  40d854:	ldur	x8, [x29, #-40]
  40d858:	mov	x9, #0x1                   	// #1
  40d85c:	mov	w10, #0x0                   	// #0
  40d860:	cmp	x9, x8
  40d864:	str	w10, [sp, #436]
  40d868:	b.cs	40d8bc <readlinkat@plt+0xa98c>  // b.hs, b.nlast
  40d86c:	ldr	x8, [sp, #800]
  40d870:	ldr	x9, [x8]
  40d874:	ldur	x10, [x29, #-152]
  40d878:	str	x9, [sp, #424]
  40d87c:	cbz	x10, 40d890 <readlinkat@plt+0xa960>
  40d880:	ldr	x8, [sp, #752]
  40d884:	ldr	x9, [x8]
  40d888:	str	x9, [sp, #416]
  40d88c:	b	40d89c <readlinkat@plt+0xa96c>
  40d890:	ldr	x8, [sp, #704]
  40d894:	ldr	x9, [x8]
  40d898:	str	x9, [sp, #416]
  40d89c:	ldr	x8, [sp, #416]
  40d8a0:	mov	w9, #0x0                   	// #0
  40d8a4:	ldr	x10, [sp, #424]
  40d8a8:	cmp	x10, x8
  40d8ac:	str	w9, [sp, #436]
  40d8b0:	b.ne	40d8bc <readlinkat@plt+0xa98c>  // b.any
  40d8b4:	bl	40fa50 <readlinkat@plt+0xcb20>
  40d8b8:	str	w0, [sp, #436]
  40d8bc:	ldr	w8, [sp, #436]
  40d8c0:	and	w8, w8, #0x1
  40d8c4:	ldur	x9, [x29, #-40]
  40d8c8:	subs	x9, x9, w8, sxtw
  40d8cc:	stur	x9, [x29, #-40]
  40d8d0:	ldur	x9, [x29, #-40]
  40d8d4:	ldr	x10, [sp, #680]
  40d8d8:	ldr	x11, [x10]
  40d8dc:	ldr	x12, [sp, #800]
  40d8e0:	ldr	x13, [x12]
  40d8e4:	mov	x14, #0x8                   	// #8
  40d8e8:	str	x9, [x11, x13, lsl #3]
  40d8ec:	ldur	x0, [x29, #-24]
  40d8f0:	ldur	x1, [x29, #-40]
  40d8f4:	str	x14, [sp, #408]
  40d8f8:	bl	415e44 <readlinkat@plt+0x12f14>
  40d8fc:	ldr	x9, [sp, #672]
  40d900:	ldr	x10, [x9]
  40d904:	ldr	x11, [sp, #800]
  40d908:	ldr	x12, [x11]
  40d90c:	ldr	x13, [sp, #408]
  40d910:	mul	x12, x13, x12
  40d914:	add	x10, x10, x12
  40d918:	str	x0, [x10]
  40d91c:	ldur	x10, [x29, #-40]
  40d920:	cbz	x10, 40d964 <readlinkat@plt+0xaa34>
  40d924:	ldr	x8, [sp, #672]
  40d928:	ldr	x9, [x8]
  40d92c:	ldr	x10, [sp, #800]
  40d930:	ldr	x11, [x10]
  40d934:	mov	x12, #0x8                   	// #8
  40d938:	mul	x11, x12, x11
  40d93c:	add	x9, x9, x11
  40d940:	ldr	x9, [x9]
  40d944:	cbnz	x9, 40d964 <readlinkat@plt+0xaa34>
  40d948:	ldr	x8, [sp, #800]
  40d94c:	ldr	x9, [x8]
  40d950:	subs	x9, x9, #0x1
  40d954:	str	x9, [x8]
  40d958:	mov	w10, #0xffffffff            	// #-1
  40d95c:	stur	w10, [x29, #-4]
  40d960:	b	40f608 <readlinkat@plt+0xc6d8>
  40d964:	b	40d98c <readlinkat@plt+0xaa5c>
  40d968:	ldur	x8, [x29, #-152]
  40d96c:	cbz	x8, 40d988 <readlinkat@plt+0xaa58>
  40d970:	ldurb	w8, [x29, #-179]
  40d974:	tbnz	w8, #0, 40d97c <readlinkat@plt+0xaa4c>
  40d978:	b	40d988 <readlinkat@plt+0xaa58>
  40d97c:	mov	w8, #0x1                   	// #1
  40d980:	sturb	w8, [x29, #-181]
  40d984:	b	40d990 <readlinkat@plt+0xaa60>
  40d988:	bl	40f8ac <readlinkat@plt+0xc97c>
  40d98c:	b	40c9b0 <readlinkat@plt+0x9a80>
  40d990:	ldr	x8, [sp, #800]
  40d994:	ldr	x9, [x8]
  40d998:	cmp	x9, #0x0
  40d99c:	cset	w10, lt  // lt = tstop
  40d9a0:	tbnz	w10, #0, 40d9dc <readlinkat@plt+0xaaac>
  40d9a4:	ldur	x8, [x29, #-152]
  40d9a8:	cbnz	x8, 40d9dc <readlinkat@plt+0xaaac>
  40d9ac:	bl	40f728 <readlinkat@plt+0xc7f8>
  40d9b0:	sub	x8, x29, #0x3f
  40d9b4:	str	x0, [sp, #400]
  40d9b8:	mov	x0, x8
  40d9bc:	ldr	x1, [sp, #400]
  40d9c0:	bl	415f48 <readlinkat@plt+0x13018>
  40d9c4:	adrp	x8, 47b000 <renameat2@@Base+0x7768>
  40d9c8:	add	x8, x8, #0xc78
  40d9cc:	str	x0, [sp, #392]
  40d9d0:	mov	x0, x8
  40d9d4:	ldr	x1, [sp, #392]
  40d9d8:	bl	4144f8 <readlinkat@plt+0x115c8>
  40d9dc:	ldurb	w8, [x29, #-181]
  40d9e0:	tbnz	w8, #0, 40d9e8 <readlinkat@plt+0xaab8>
  40d9e4:	b	40daa4 <readlinkat@plt+0xab74>
  40d9e8:	ldur	x8, [x29, #-200]
  40d9ec:	ldr	x9, [sp, #656]
  40d9f0:	str	x8, [x9]
  40d9f4:	ldur	x8, [x29, #-208]
  40d9f8:	stur	x8, [x29, #-32]
  40d9fc:	ldr	x8, [sp, #800]
  40da00:	ldr	x10, [x8]
  40da04:	subs	x10, x10, #0x1
  40da08:	str	x10, [x8]
  40da0c:	ldr	x8, [sp, #800]
  40da10:	ldr	x9, [x8]
  40da14:	ldur	x10, [x29, #-152]
  40da18:	cmp	x9, x10
  40da1c:	b.le	40da58 <readlinkat@plt+0xab28>
  40da20:	ldr	x8, [sp, #672]
  40da24:	ldr	x9, [x8]
  40da28:	ldr	x10, [sp, #800]
  40da2c:	ldr	x11, [x10]
  40da30:	mov	x12, #0x8                   	// #8
  40da34:	mul	x11, x12, x11
  40da38:	add	x9, x9, x11
  40da3c:	ldr	x0, [x9]
  40da40:	bl	402c30 <free@plt>
  40da44:	ldr	x8, [sp, #800]
  40da48:	ldr	x9, [x8]
  40da4c:	subs	x9, x9, #0x1
  40da50:	str	x9, [x8]
  40da54:	b	40da0c <readlinkat@plt+0xaadc>
  40da58:	ldr	x8, [sp, #744]
  40da5c:	ldr	x0, [x8]
  40da60:	ldur	x1, [x29, #-192]
  40da64:	mov	w9, wzr
  40da68:	mov	w2, w9
  40da6c:	bl	416f94 <readlinkat@plt+0x14064>
  40da70:	mov	x8, #0x1                   	// #1
  40da74:	stur	x8, [x29, #-168]
  40da78:	ldur	x8, [x29, #-152]
  40da7c:	add	x8, x8, #0x1
  40da80:	stur	x8, [x29, #-176]
  40da84:	ldr	x8, [sp, #688]
  40da88:	ldr	x10, [x8]
  40da8c:	stur	x10, [x29, #-160]
  40da90:	ldr	x10, [sp, #752]
  40da94:	ldr	x11, [x10]
  40da98:	ldr	x12, [sp, #800]
  40da9c:	str	x11, [x12]
  40daa0:	b	40dbc4 <readlinkat@plt+0xac94>
  40daa4:	ldurb	w8, [x29, #-180]
  40daa8:	tbnz	w8, #0, 40dae4 <readlinkat@plt+0xabb4>
  40daac:	ldur	x8, [x29, #-240]
  40dab0:	ldur	x9, [x29, #-248]
  40dab4:	cmp	x8, x9
  40dab8:	b.eq	40dae4 <readlinkat@plt+0xabb4>  // b.none
  40dabc:	ldr	x8, [sp, #640]
  40dac0:	ldr	x1, [x8]
  40dac4:	sub	x0, x29, #0x3f
  40dac8:	bl	415f48 <readlinkat@plt+0x13018>
  40dacc:	adrp	x8, 47b000 <renameat2@@Base+0x7768>
  40dad0:	add	x8, x8, #0xc9b
  40dad4:	str	x0, [sp, #384]
  40dad8:	mov	x0, x8
  40dadc:	ldr	x1, [sp, #384]
  40dae0:	bl	4144f8 <readlinkat@plt+0x115c8>
  40dae4:	ldurb	w8, [x29, #-178]
  40dae8:	tbnz	w8, #0, 40dbc4 <readlinkat@plt+0xac94>
  40daec:	ldur	x8, [x29, #-160]
  40daf0:	cmp	x8, #0x1
  40daf4:	b.ne	40dbc4 <readlinkat@plt+0xac94>  // b.any
  40daf8:	ldur	x8, [x29, #-176]
  40dafc:	ldr	x9, [sp, #800]
  40db00:	ldr	x10, [x9]
  40db04:	cmp	x8, x10
  40db08:	b.ge	40db98 <readlinkat@plt+0xac68>  // b.tcont
  40db0c:	ldr	x8, [sp, #672]
  40db10:	ldr	x9, [x8]
  40db14:	ldur	x10, [x29, #-176]
  40db18:	add	x10, x10, #0x1
  40db1c:	mov	x11, #0x8                   	// #8
  40db20:	mul	x10, x11, x10
  40db24:	add	x9, x9, x10
  40db28:	ldr	x9, [x9]
  40db2c:	ldr	x10, [x8]
  40db30:	ldur	x12, [x29, #-176]
  40db34:	mul	x11, x11, x12
  40db38:	add	x10, x10, x11
  40db3c:	str	x9, [x10]
  40db40:	ldr	x9, [sp, #664]
  40db44:	ldr	x10, [x9]
  40db48:	ldur	x11, [x29, #-176]
  40db4c:	add	x11, x11, #0x1
  40db50:	add	x10, x10, x11
  40db54:	ldrb	w13, [x10]
  40db58:	ldr	x10, [x9]
  40db5c:	ldur	x11, [x29, #-176]
  40db60:	add	x10, x10, x11
  40db64:	strb	w13, [x10]
  40db68:	ldr	x10, [sp, #680]
  40db6c:	ldr	x11, [x10]
  40db70:	ldur	x12, [x29, #-176]
  40db74:	add	x12, x12, #0x1
  40db78:	ldr	x11, [x11, x12, lsl #3]
  40db7c:	ldr	x12, [x10]
  40db80:	ldur	x14, [x29, #-176]
  40db84:	str	x11, [x12, x14, lsl #3]
  40db88:	ldur	x11, [x29, #-176]
  40db8c:	add	x11, x11, #0x1
  40db90:	stur	x11, [x29, #-176]
  40db94:	b	40daf8 <readlinkat@plt+0xabc8>
  40db98:	ldr	x8, [sp, #800]
  40db9c:	ldr	x9, [x8]
  40dba0:	subs	x9, x9, #0x1
  40dba4:	str	x9, [x8]
  40dba8:	ldr	x9, [sp, #712]
  40dbac:	ldr	x10, [x9]
  40dbb0:	add	x10, x10, #0x1
  40dbb4:	str	x10, [x9]
  40dbb8:	stur	xzr, [x29, #-160]
  40dbbc:	ldr	x10, [sp, #704]
  40dbc0:	str	xzr, [x10]
  40dbc4:	ldur	x8, [x29, #-232]
  40dbc8:	mov	x9, #0xffffffffffffffff    	// #-1
  40dbcc:	cmp	x8, x9
  40dbd0:	b.eq	40dbf4 <readlinkat@plt+0xacc4>  // b.none
  40dbd4:	ldur	x8, [x29, #-216]
  40dbd8:	mov	x9, #0xffffffffffffffff    	// #-1
  40dbdc:	cmp	x8, x9
  40dbe0:	b.eq	40dc00 <readlinkat@plt+0xacd0>  // b.none
  40dbe4:	ldur	x8, [x29, #-216]
  40dbe8:	ldur	x9, [x29, #-232]
  40dbec:	cmp	x8, x9
  40dbf0:	b.ge	40dc00 <readlinkat@plt+0xacd0>  // b.tcont
  40dbf4:	ldur	x8, [x29, #-216]
  40dbf8:	str	x8, [sp, #376]
  40dbfc:	b	40dc08 <readlinkat@plt+0xacd8>
  40dc00:	ldur	x8, [x29, #-232]
  40dc04:	str	x8, [sp, #376]
  40dc08:	ldr	x8, [sp, #376]
  40dc0c:	ldr	x9, [sp, #728]
  40dc10:	str	x8, [x9]
  40dc14:	ldur	x8, [x29, #-224]
  40dc18:	mov	x10, #0xffffffffffffffff    	// #-1
  40dc1c:	cmp	x8, x10
  40dc20:	b.eq	40dc40 <readlinkat@plt+0xad10>  // b.none
  40dc24:	ldur	x8, [x29, #-224]
  40dc28:	ldur	x9, [x29, #-32]
  40dc2c:	cmp	x8, x9
  40dc30:	b.ge	40dc40 <readlinkat@plt+0xad10>  // b.tcont
  40dc34:	ldur	x8, [x29, #-224]
  40dc38:	str	x8, [sp, #368]
  40dc3c:	b	40dc48 <readlinkat@plt+0xad18>
  40dc40:	ldur	x8, [x29, #-32]
  40dc44:	str	x8, [sp, #368]
  40dc48:	ldr	x8, [sp, #368]
  40dc4c:	ldr	x9, [sp, #736]
  40dc50:	str	x8, [x9]
  40dc54:	ldr	x8, [sp, #728]
  40dc58:	ldr	x10, [x8]
  40dc5c:	mov	x11, #0xffffffffffffffff    	// #-1
  40dc60:	cmp	x10, x11
  40dc64:	b.eq	40dc7c <readlinkat@plt+0xad4c>  // b.none
  40dc68:	ldr	x8, [sp, #736]
  40dc6c:	ldr	x9, [x8]
  40dc70:	mov	x10, #0xffffffffffffffff    	// #-1
  40dc74:	cmp	x9, x10
  40dc78:	b.ne	40dca0 <readlinkat@plt+0xad70>  // b.any
  40dc7c:	ldr	x8, [sp, #640]
  40dc80:	ldr	x1, [x8]
  40dc84:	sub	x0, x29, #0x3f
  40dc88:	bl	415f48 <readlinkat@plt+0x13018>
  40dc8c:	ldr	x8, [sp, #624]
  40dc90:	str	x0, [sp, #360]
  40dc94:	mov	x0, x8
  40dc98:	ldr	x1, [sp, #360]
  40dc9c:	bl	4144f8 <readlinkat@plt+0x115c8>
  40dca0:	ldur	w8, [x29, #-8]
  40dca4:	cmp	w8, #0x1
  40dca8:	b.ne	40dd30 <readlinkat@plt+0xae00>  // b.any
  40dcac:	ldur	x8, [x29, #-160]
  40dcb0:	cbnz	x8, 40dce4 <readlinkat@plt+0xadb4>
  40dcb4:	ldr	x8, [sp, #712]
  40dcb8:	ldr	x9, [x8]
  40dcbc:	cmp	x9, #0x1
  40dcc0:	b.le	40dd30 <readlinkat@plt+0xae00>
  40dcc4:	ldr	x8, [sp, #728]
  40dcc8:	ldr	x9, [x8]
  40dccc:	ldr	x10, [sp, #736]
  40dcd0:	ldr	x11, [x10]
  40dcd4:	add	x9, x9, x11
  40dcd8:	ldur	x11, [x29, #-240]
  40dcdc:	cmp	x9, x11
  40dce0:	b.ge	40dd30 <readlinkat@plt+0xae00>  // b.tcont
  40dce4:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40dce8:	add	x8, x8, #0xa24
  40dcec:	ldr	w9, [x8]
  40dcf0:	cmp	w9, #0x2
  40dcf4:	b.ne	40dd1c <readlinkat@plt+0xadec>  // b.any
  40dcf8:	adrp	x0, 47b000 <renameat2@@Base+0x7768>
  40dcfc:	add	x0, x0, #0xcfa
  40dd00:	adrp	x1, 47b000 <renameat2@@Base+0x7768>
  40dd04:	add	x1, x1, #0xd04
  40dd08:	adrp	x2, 47b000 <renameat2@@Base+0x7768>
  40dd0c:	add	x2, x2, #0xd48
  40dd10:	adrp	x3, 47b000 <renameat2@@Base+0x7768>
  40dd14:	add	x3, x3, #0xd8b
  40dd18:	bl	41460c <readlinkat@plt+0x116dc>
  40dd1c:	mov	w8, #0x4                   	// #4
  40dd20:	stur	w8, [x29, #-8]
  40dd24:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40dd28:	add	x9, x9, #0xa54
  40dd2c:	str	w8, [x9]
  40dd30:	ldur	x8, [x29, #-160]
  40dd34:	cbz	x8, 40e050 <readlinkat@plt+0xb120>
  40dd38:	ldur	x8, [x29, #-176]
  40dd3c:	adrp	x9, 490000 <renameat2@@Base+0x1c768>
  40dd40:	add	x9, x9, #0x440
  40dd44:	str	x8, [x9]
  40dd48:	ldur	x8, [x29, #-176]
  40dd4c:	ldur	x9, [x29, #-160]
  40dd50:	add	x8, x8, x9
  40dd54:	subs	x8, x8, #0x1
  40dd58:	ldr	x9, [sp, #776]
  40dd5c:	str	x8, [x9]
  40dd60:	ldur	x8, [x29, #-160]
  40dd64:	subs	x9, x8, #0x1
  40dd68:	stur	x9, [x29, #-160]
  40dd6c:	cmp	x8, #0x0
  40dd70:	cset	w10, le
  40dd74:	tbnz	w10, #0, 40deb8 <readlinkat@plt+0xaf88>
  40dd78:	ldur	x8, [x29, #-168]
  40dd7c:	ldr	x9, [sp, #800]
  40dd80:	ldr	x10, [x9]
  40dd84:	mov	w11, #0x0                   	// #0
  40dd88:	cmp	x8, x10
  40dd8c:	str	w11, [sp, #356]
  40dd90:	b.gt	40ddc8 <readlinkat@plt+0xae98>
  40dd94:	ldur	x8, [x29, #-168]
  40dd98:	ldur	x9, [x29, #-152]
  40dd9c:	mov	w10, #0x0                   	// #0
  40dda0:	cmp	x8, x9
  40dda4:	str	w10, [sp, #356]
  40dda8:	b.eq	40ddc8 <readlinkat@plt+0xae98>  // b.none
  40ddac:	ldr	x8, [sp, #664]
  40ddb0:	ldr	x9, [x8]
  40ddb4:	ldur	x10, [x29, #-168]
  40ddb8:	ldrb	w11, [x9, x10]
  40ddbc:	cmp	w11, #0x20
  40ddc0:	cset	w11, ne  // ne = any
  40ddc4:	str	w11, [sp, #356]
  40ddc8:	ldr	w8, [sp, #356]
  40ddcc:	tbnz	w8, #0, 40ddd4 <readlinkat@plt+0xaea4>
  40ddd0:	b	40dde4 <readlinkat@plt+0xaeb4>
  40ddd4:	ldur	x8, [x29, #-168]
  40ddd8:	add	x8, x8, #0x1
  40dddc:	stur	x8, [x29, #-168]
  40dde0:	b	40dd78 <readlinkat@plt+0xae48>
  40dde4:	ldr	x8, [sp, #800]
  40dde8:	ldr	x9, [x8]
  40ddec:	ldur	x10, [x29, #-168]
  40ddf0:	cmp	x9, x10
  40ddf4:	b.lt	40de08 <readlinkat@plt+0xaed8>  // b.tstop
  40ddf8:	ldur	x8, [x29, #-168]
  40ddfc:	ldur	x9, [x29, #-152]
  40de00:	cmp	x8, x9
  40de04:	b.ne	40de2c <readlinkat@plt+0xaefc>  // b.any
  40de08:	ldr	x8, [sp, #640]
  40de0c:	ldr	x1, [x8]
  40de10:	sub	x0, x29, #0x3f
  40de14:	bl	415f48 <readlinkat@plt+0x13018>
  40de18:	ldr	x8, [sp, #624]
  40de1c:	str	x0, [sp, #344]
  40de20:	mov	x0, x8
  40de24:	ldr	x1, [sp, #344]
  40de28:	bl	4144f8 <readlinkat@plt+0x115c8>
  40de2c:	ldr	x8, [sp, #672]
  40de30:	ldr	x9, [x8]
  40de34:	ldur	x10, [x29, #-168]
  40de38:	mov	x11, #0x8                   	// #8
  40de3c:	mul	x10, x11, x10
  40de40:	add	x9, x9, x10
  40de44:	ldr	x9, [x9]
  40de48:	ldr	x10, [x8]
  40de4c:	ldur	x12, [x29, #-176]
  40de50:	mul	x11, x11, x12
  40de54:	add	x10, x10, x11
  40de58:	str	x9, [x10]
  40de5c:	ldr	x9, [sp, #664]
  40de60:	ldr	x10, [x9]
  40de64:	ldur	x11, [x29, #-168]
  40de68:	add	x10, x10, x11
  40de6c:	ldrb	w13, [x10]
  40de70:	ldr	x10, [x9]
  40de74:	ldur	x11, [x29, #-176]
  40de78:	add	x10, x10, x11
  40de7c:	strb	w13, [x10]
  40de80:	ldr	x10, [sp, #680]
  40de84:	ldr	x11, [x10]
  40de88:	ldur	x12, [x29, #-168]
  40de8c:	ldr	x11, [x11, x12, lsl #3]
  40de90:	ldr	x12, [x10]
  40de94:	ldur	x14, [x29, #-176]
  40de98:	str	x11, [x12, x14, lsl #3]
  40de9c:	ldur	x11, [x29, #-168]
  40dea0:	add	x11, x11, #0x1
  40dea4:	stur	x11, [x29, #-168]
  40dea8:	ldur	x11, [x29, #-176]
  40deac:	add	x11, x11, #0x1
  40deb0:	stur	x11, [x29, #-176]
  40deb4:	b	40dd60 <readlinkat@plt+0xae30>
  40deb8:	ldur	x8, [x29, #-168]
  40debc:	ldr	x9, [sp, #800]
  40dec0:	ldr	x10, [x9]
  40dec4:	mov	w11, #0x0                   	// #0
  40dec8:	cmp	x8, x10
  40decc:	str	w11, [sp, #340]
  40ded0:	b.gt	40dee8 <readlinkat@plt+0xafb8>
  40ded4:	ldur	x8, [x29, #-168]
  40ded8:	ldur	x9, [x29, #-152]
  40dedc:	cmp	x8, x9
  40dee0:	cset	w10, ne  // ne = any
  40dee4:	str	w10, [sp, #340]
  40dee8:	ldr	w8, [sp, #340]
  40deec:	tbnz	w8, #0, 40def4 <readlinkat@plt+0xafc4>
  40def0:	b	40df40 <readlinkat@plt+0xb010>
  40def4:	ldr	x8, [sp, #664]
  40def8:	ldr	x9, [x8]
  40defc:	ldur	x10, [x29, #-168]
  40df00:	ldrb	w11, [x9, x10]
  40df04:	cmp	w11, #0x20
  40df08:	b.ne	40df30 <readlinkat@plt+0xb000>  // b.any
  40df0c:	ldr	x8, [sp, #640]
  40df10:	ldr	x1, [x8]
  40df14:	sub	x0, x29, #0x3f
  40df18:	bl	415f48 <readlinkat@plt+0x13018>
  40df1c:	ldr	x8, [sp, #624]
  40df20:	str	x0, [sp, #328]
  40df24:	mov	x0, x8
  40df28:	ldr	x1, [sp, #328]
  40df2c:	bl	4144f8 <readlinkat@plt+0x115c8>
  40df30:	ldur	x8, [x29, #-168]
  40df34:	add	x8, x8, #0x1
  40df38:	stur	x8, [x29, #-168]
  40df3c:	b	40deb8 <readlinkat@plt+0xaf88>
  40df40:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40df44:	add	x8, x8, #0xa4c
  40df48:	ldr	w9, [x8]
  40df4c:	and	w9, w9, #0x40
  40df50:	cbz	w9, 40dfc8 <readlinkat@plt+0xb098>
  40df54:	ldur	x1, [x29, #-168]
  40df58:	sub	x0, x29, #0x3f
  40df5c:	bl	415f48 <readlinkat@plt+0x13018>
  40df60:	ldur	x1, [x29, #-176]
  40df64:	sub	x8, x29, #0x56
  40df68:	str	x0, [sp, #320]
  40df6c:	mov	x0, x8
  40df70:	bl	415f48 <readlinkat@plt+0x13018>
  40df74:	ldur	x1, [x29, #-152]
  40df78:	sub	x8, x29, #0x6d
  40df7c:	str	x0, [sp, #312]
  40df80:	mov	x0, x8
  40df84:	bl	415f48 <readlinkat@plt+0x13018>
  40df88:	ldr	x8, [sp, #800]
  40df8c:	ldr	x9, [x8]
  40df90:	add	x1, x9, #0x1
  40df94:	sub	x9, x29, #0x84
  40df98:	str	x0, [sp, #304]
  40df9c:	mov	x0, x9
  40dfa0:	bl	415f48 <readlinkat@plt+0x13018>
  40dfa4:	adrp	x8, 47b000 <renameat2@@Base+0x7768>
  40dfa8:	add	x8, x8, #0xd9d
  40dfac:	str	x0, [sp, #296]
  40dfb0:	mov	x0, x8
  40dfb4:	ldr	x1, [sp, #320]
  40dfb8:	ldr	x2, [sp, #312]
  40dfbc:	ldr	x3, [sp, #304]
  40dfc0:	ldr	x4, [sp, #296]
  40dfc4:	bl	402e30 <printf@plt>
  40dfc8:	ldur	x8, [x29, #-168]
  40dfcc:	ldr	x9, [sp, #800]
  40dfd0:	ldr	x10, [x9]
  40dfd4:	add	x10, x10, #0x1
  40dfd8:	cmp	x8, x10
  40dfdc:	b.eq	40dff0 <readlinkat@plt+0xb0c0>  // b.none
  40dfe0:	ldur	x8, [x29, #-168]
  40dfe4:	ldur	x9, [x29, #-152]
  40dfe8:	cmp	x8, x9
  40dfec:	b.ne	40dff4 <readlinkat@plt+0xb0c4>  // b.any
  40dff0:	b	40e00c <readlinkat@plt+0xb0dc>
  40dff4:	adrp	x0, 47b000 <renameat2@@Base+0x7768>
  40dff8:	add	x0, x0, #0xdc4
  40dffc:	ldr	x1, [sp, #792]
  40e000:	mov	w2, #0x64e                 	// #1614
  40e004:	ldr	x3, [sp, #784]
  40e008:	bl	402e40 <__assert_fail@plt>
  40e00c:	ldur	x8, [x29, #-176]
  40e010:	ldr	x9, [sp, #800]
  40e014:	ldr	x10, [x9]
  40e018:	add	x10, x10, #0x1
  40e01c:	cmp	x8, x10
  40e020:	b.eq	40e034 <readlinkat@plt+0xb104>  // b.none
  40e024:	ldur	x8, [x29, #-176]
  40e028:	ldur	x9, [x29, #-152]
  40e02c:	cmp	x8, x9
  40e030:	b.ne	40e038 <readlinkat@plt+0xb108>  // b.any
  40e034:	b	40e050 <readlinkat@plt+0xb120>
  40e038:	adrp	x0, 47b000 <renameat2@@Base+0x7768>
  40e03c:	add	x0, x0, #0xdf0
  40e040:	ldr	x1, [sp, #792]
  40e044:	mov	w2, #0x64f                 	// #1615
  40e048:	ldr	x3, [sp, #784]
  40e04c:	bl	402e40 <__assert_fail@plt>
  40e050:	b	40f3b8 <readlinkat@plt+0xc488>
  40e054:	ldur	w8, [x29, #-8]
  40e058:	cmp	w8, #0x5
  40e05c:	b.ne	40eaf4 <readlinkat@plt+0xbbc4>  // b.any
  40e060:	ldr	x8, [sp, #744]
  40e064:	ldr	x0, [x8]
  40e068:	bl	402860 <ftell@plt>
  40e06c:	stur	x0, [x29, #-256]
  40e070:	mov	w9, #0x0                   	// #0
  40e074:	strb	w9, [sp, #847]
  40e078:	bl	40f6dc <readlinkat@plt+0xc7ac>
  40e07c:	stur	x0, [x29, #-40]
  40e080:	ldur	x8, [x29, #-40]
  40e084:	mov	x10, #0xffffffffffffffff    	// #-1
  40e088:	cmp	x8, x10
  40e08c:	b.eq	40e0b8 <readlinkat@plt+0xb188>  // b.none
  40e090:	ldur	x8, [x29, #-40]
  40e094:	cmp	x8, #0x4
  40e098:	b.ls	40e0b8 <readlinkat@plt+0xb188>  // b.plast
  40e09c:	ldr	x8, [sp, #720]
  40e0a0:	ldr	x0, [x8]
  40e0a4:	adrp	x1, 47b000 <renameat2@@Base+0x7768>
  40e0a8:	add	x1, x1, #0x471
  40e0ac:	mov	x2, #0x4                   	// #4
  40e0b0:	bl	402a10 <strncmp@plt>
  40e0b4:	cbz	w0, 40e0e8 <readlinkat@plt+0xb1b8>
  40e0b8:	ldur	x0, [x29, #-256]
  40e0bc:	ldr	x8, [sp, #656]
  40e0c0:	ldr	x1, [x8]
  40e0c4:	bl	409e38 <readlinkat@plt+0x6f08>
  40e0c8:	ldur	x8, [x29, #-40]
  40e0cc:	mov	x9, #0xffffffffffffffff    	// #-1
  40e0d0:	mov	w10, wzr
  40e0d4:	mov	w11, #0xffffffff            	// #-1
  40e0d8:	cmp	x8, x9
  40e0dc:	csel	w10, w11, w10, eq  // eq = none
  40e0e0:	stur	w10, [x29, #-4]
  40e0e4:	b	40f608 <readlinkat@plt+0xc6d8>
  40e0e8:	ldr	x8, [sp, #720]
  40e0ec:	ldr	x9, [x8]
  40e0f0:	add	x0, x9, #0x4
  40e0f4:	ldr	x1, [sp, #712]
  40e0f8:	bl	40f738 <readlinkat@plt+0xc808>
  40e0fc:	stur	x0, [x29, #-24]
  40e100:	ldur	x8, [x29, #-24]
  40e104:	ldrb	w10, [x8]
  40e108:	cmp	w10, #0x2c
  40e10c:	b.ne	40e128 <readlinkat@plt+0xb1f8>  // b.any
  40e110:	ldur	x8, [x29, #-24]
  40e114:	add	x0, x8, #0x1
  40e118:	ldr	x1, [sp, #704]
  40e11c:	bl	40f738 <readlinkat@plt+0xc808>
  40e120:	stur	x0, [x29, #-24]
  40e124:	b	40e134 <readlinkat@plt+0xb204>
  40e128:	mov	x8, #0x1                   	// #1
  40e12c:	ldr	x9, [sp, #704]
  40e130:	str	x8, [x9]
  40e134:	ldr	x8, [sp, #712]
  40e138:	ldr	x9, [x8]
  40e13c:	ldr	x10, [sp, #704]
  40e140:	ldr	x11, [x10]
  40e144:	mov	x12, #0x7fffffffffffffff    	// #9223372036854775807
  40e148:	subs	x11, x12, x11
  40e14c:	cmp	x9, x11
  40e150:	b.lt	40e158 <readlinkat@plt+0xb228>  // b.tstop
  40e154:	bl	40f8ac <readlinkat@plt+0xc97c>
  40e158:	ldur	x8, [x29, #-24]
  40e15c:	ldrb	w9, [x8]
  40e160:	cmp	w9, #0x20
  40e164:	b.ne	40e174 <readlinkat@plt+0xb244>  // b.any
  40e168:	ldur	x8, [x29, #-24]
  40e16c:	add	x8, x8, #0x1
  40e170:	stur	x8, [x29, #-24]
  40e174:	ldur	x8, [x29, #-24]
  40e178:	ldrb	w9, [x8]
  40e17c:	cmp	w9, #0x2b
  40e180:	b.eq	40e188 <readlinkat@plt+0xb258>  // b.none
  40e184:	bl	40f8ac <readlinkat@plt+0xc97c>
  40e188:	ldur	x8, [x29, #-24]
  40e18c:	add	x0, x8, #0x1
  40e190:	ldr	x1, [sp, #696]
  40e194:	bl	40f738 <readlinkat@plt+0xc808>
  40e198:	stur	x0, [x29, #-24]
  40e19c:	ldur	x8, [x29, #-24]
  40e1a0:	ldrb	w9, [x8]
  40e1a4:	cmp	w9, #0x2c
  40e1a8:	b.ne	40e1c4 <readlinkat@plt+0xb294>  // b.any
  40e1ac:	ldur	x8, [x29, #-24]
  40e1b0:	add	x0, x8, #0x1
  40e1b4:	ldr	x1, [sp, #688]
  40e1b8:	bl	40f738 <readlinkat@plt+0xc808>
  40e1bc:	stur	x0, [x29, #-24]
  40e1c0:	b	40e1d0 <readlinkat@plt+0xb2a0>
  40e1c4:	mov	x8, #0x1                   	// #1
  40e1c8:	ldr	x9, [sp, #688]
  40e1cc:	str	x8, [x9]
  40e1d0:	ldr	x8, [sp, #696]
  40e1d4:	ldr	x9, [x8]
  40e1d8:	ldr	x10, [sp, #688]
  40e1dc:	ldr	x11, [x10]
  40e1e0:	mov	x12, #0x7fffffffffffffff    	// #9223372036854775807
  40e1e4:	subs	x11, x12, x11
  40e1e8:	cmp	x9, x11
  40e1ec:	b.lt	40e1f4 <readlinkat@plt+0xb2c4>  // b.tstop
  40e1f0:	bl	40f8ac <readlinkat@plt+0xc97c>
  40e1f4:	ldur	x8, [x29, #-24]
  40e1f8:	ldrb	w9, [x8]
  40e1fc:	cmp	w9, #0x20
  40e200:	b.ne	40e210 <readlinkat@plt+0xb2e0>  // b.any
  40e204:	ldur	x8, [x29, #-24]
  40e208:	add	x8, x8, #0x1
  40e20c:	stur	x8, [x29, #-24]
  40e210:	ldur	x8, [x29, #-24]
  40e214:	add	x9, x8, #0x1
  40e218:	stur	x9, [x29, #-24]
  40e21c:	ldrb	w10, [x8]
  40e220:	cmp	w10, #0x40
  40e224:	b.eq	40e22c <readlinkat@plt+0xb2fc>  // b.none
  40e228:	bl	40f8ac <readlinkat@plt+0xc97c>
  40e22c:	ldur	x8, [x29, #-24]
  40e230:	add	x9, x8, #0x1
  40e234:	stur	x9, [x29, #-24]
  40e238:	ldrb	w10, [x8]
  40e23c:	cmp	w10, #0x40
  40e240:	b.ne	40e2b4 <readlinkat@plt+0xb384>  // b.any
  40e244:	ldur	x8, [x29, #-24]
  40e248:	ldrb	w9, [x8]
  40e24c:	cmp	w9, #0x20
  40e250:	b.ne	40e2b4 <readlinkat@plt+0xb384>  // b.any
  40e254:	ldur	x8, [x29, #-24]
  40e258:	ldr	x9, [sp, #768]
  40e25c:	str	x8, [x9]
  40e260:	ldur	x8, [x29, #-24]
  40e264:	ldrb	w9, [x8]
  40e268:	cmp	w9, #0xa
  40e26c:	b.eq	40e280 <readlinkat@plt+0xb350>  // b.none
  40e270:	ldur	x8, [x29, #-24]
  40e274:	add	x8, x8, #0x1
  40e278:	stur	x8, [x29, #-24]
  40e27c:	b	40e260 <readlinkat@plt+0xb330>
  40e280:	ldur	x8, [x29, #-24]
  40e284:	mov	w9, #0x0                   	// #0
  40e288:	strb	w9, [x8]
  40e28c:	ldr	x8, [sp, #768]
  40e290:	ldr	x0, [x8]
  40e294:	bl	415ec0 <readlinkat@plt+0x12f90>
  40e298:	ldr	x8, [sp, #768]
  40e29c:	str	x0, [x8]
  40e2a0:	ldr	x10, [x8]
  40e2a4:	cbnz	x10, 40e2b4 <readlinkat@plt+0xb384>
  40e2a8:	mov	w8, #0xffffffff            	// #-1
  40e2ac:	stur	w8, [x29, #-4]
  40e2b0:	b	40f608 <readlinkat@plt+0xc6d8>
  40e2b4:	ldr	x8, [sp, #704]
  40e2b8:	ldr	x9, [x8]
  40e2bc:	cbnz	x9, 40e2d0 <readlinkat@plt+0xb3a0>
  40e2c0:	ldr	x8, [sp, #712]
  40e2c4:	ldr	x9, [x8]
  40e2c8:	add	x9, x9, #0x1
  40e2cc:	str	x9, [x8]
  40e2d0:	ldr	x8, [sp, #688]
  40e2d4:	ldr	x9, [x8]
  40e2d8:	cbnz	x9, 40e2ec <readlinkat@plt+0xb3bc>
  40e2dc:	ldr	x8, [sp, #696]
  40e2e0:	ldr	x9, [x8]
  40e2e4:	add	x9, x9, #0x1
  40e2e8:	str	x9, [x8]
  40e2ec:	ldr	x8, [sp, #704]
  40e2f0:	ldr	x9, [x8]
  40e2f4:	ldr	x10, [sp, #688]
  40e2f8:	ldr	x11, [x10]
  40e2fc:	add	x11, x11, #0x1
  40e300:	mov	x12, #0x7fffffffffffffff    	// #9223372036854775807
  40e304:	subs	x11, x12, x11
  40e308:	cmp	x9, x11
  40e30c:	b.lt	40e314 <readlinkat@plt+0xb3e4>  // b.tstop
  40e310:	bl	40f8ac <readlinkat@plt+0xc97c>
  40e314:	ldr	x8, [sp, #704]
  40e318:	ldr	x9, [x8]
  40e31c:	ldr	x10, [sp, #688]
  40e320:	ldr	x11, [x10]
  40e324:	add	x9, x9, x11
  40e328:	add	x9, x9, #0x1
  40e32c:	ldr	x11, [sp, #752]
  40e330:	str	x9, [x11]
  40e334:	ldr	x8, [sp, #752]
  40e338:	ldr	x9, [x8]
  40e33c:	add	x9, x9, #0x1
  40e340:	ldr	x10, [sp, #760]
  40e344:	ldr	x11, [x10]
  40e348:	cmp	x9, x11
  40e34c:	b.lt	40e368 <readlinkat@plt+0xb438>  // b.tstop
  40e350:	bl	40f904 <readlinkat@plt+0xc9d4>
  40e354:	tbnz	w0, #0, 40e364 <readlinkat@plt+0xb434>
  40e358:	mov	w8, #0xffffffff            	// #-1
  40e35c:	stur	w8, [x29, #-4]
  40e360:	b	40f608 <readlinkat@plt+0xc6d8>
  40e364:	b	40e334 <readlinkat@plt+0xb404>
  40e368:	mov	x8, #0x1                   	// #1
  40e36c:	str	x8, [sp, #856]
  40e370:	ldr	x8, [sp, #856]
  40e374:	ldr	x9, [sp, #704]
  40e378:	ldr	x10, [x9]
  40e37c:	add	x8, x8, x10
  40e380:	str	x8, [sp, #848]
  40e384:	ldr	x8, [sp, #848]
  40e388:	ldr	x10, [sp, #688]
  40e38c:	ldr	x11, [x10]
  40e390:	add	x8, x8, x11
  40e394:	ldr	x11, [sp, #800]
  40e398:	str	x8, [x11]
  40e39c:	ldr	x8, [sp, #720]
  40e3a0:	ldr	x0, [x8]
  40e3a4:	ldr	x12, [sp, #712]
  40e3a8:	ldr	x1, [x12]
  40e3ac:	sub	x13, x29, #0x3f
  40e3b0:	str	x0, [sp, #288]
  40e3b4:	mov	x0, x13
  40e3b8:	bl	415f48 <readlinkat@plt+0x13018>
  40e3bc:	ldr	x8, [sp, #712]
  40e3c0:	ldr	x9, [x8]
  40e3c4:	ldr	x10, [sp, #704]
  40e3c8:	ldr	x11, [x10]
  40e3cc:	add	x9, x9, x11
  40e3d0:	subs	x1, x9, #0x1
  40e3d4:	sub	x9, x29, #0x56
  40e3d8:	str	x0, [sp, #280]
  40e3dc:	mov	x0, x9
  40e3e0:	bl	415f48 <readlinkat@plt+0x13018>
  40e3e4:	ldr	x8, [sp, #288]
  40e3e8:	str	x0, [sp, #272]
  40e3ec:	mov	x0, x8
  40e3f0:	adrp	x1, 47b000 <renameat2@@Base+0x7768>
  40e3f4:	add	x1, x1, #0xe1c
  40e3f8:	ldr	x2, [sp, #280]
  40e3fc:	ldr	x3, [sp, #272]
  40e400:	bl	402870 <sprintf@plt>
  40e404:	ldr	x8, [sp, #720]
  40e408:	ldr	x9, [x8]
  40e40c:	mov	x0, x9
  40e410:	bl	402780 <strlen@plt>
  40e414:	ldr	x8, [sp, #680]
  40e418:	ldr	x9, [x8]
  40e41c:	str	x0, [x9]
  40e420:	ldr	x9, [sp, #720]
  40e424:	ldr	x0, [x9]
  40e428:	bl	415ec0 <readlinkat@plt+0x12f90>
  40e42c:	ldr	x8, [sp, #672]
  40e430:	ldr	x9, [x8]
  40e434:	str	x0, [x9]
  40e438:	cbnz	x0, 40e454 <readlinkat@plt+0xb524>
  40e43c:	mov	x8, #0xffffffffffffffff    	// #-1
  40e440:	ldr	x9, [sp, #800]
  40e444:	str	x8, [x9]
  40e448:	mov	w10, #0xffffffff            	// #-1
  40e44c:	stur	w10, [x29, #-4]
  40e450:	b	40f608 <readlinkat@plt+0xc6d8>
  40e454:	ldr	x8, [sp, #664]
  40e458:	ldr	x9, [x8]
  40e45c:	mov	w10, #0x2a                  	// #42
  40e460:	strb	w10, [x9]
  40e464:	ldr	x9, [sp, #720]
  40e468:	ldr	x0, [x9]
  40e46c:	ldr	x11, [sp, #696]
  40e470:	ldr	x1, [x11]
  40e474:	sub	x12, x29, #0x3f
  40e478:	str	x0, [sp, #264]
  40e47c:	mov	x0, x12
  40e480:	bl	415f48 <readlinkat@plt+0x13018>
  40e484:	ldr	x8, [sp, #696]
  40e488:	ldr	x9, [x8]
  40e48c:	ldr	x11, [sp, #688]
  40e490:	ldr	x12, [x11]
  40e494:	add	x9, x9, x12
  40e498:	subs	x1, x9, #0x1
  40e49c:	sub	x9, x29, #0x56
  40e4a0:	str	x0, [sp, #256]
  40e4a4:	mov	x0, x9
  40e4a8:	bl	415f48 <readlinkat@plt+0x13018>
  40e4ac:	ldr	x8, [sp, #264]
  40e4b0:	str	x0, [sp, #248]
  40e4b4:	mov	x0, x8
  40e4b8:	adrp	x1, 47b000 <renameat2@@Base+0x7768>
  40e4bc:	add	x1, x1, #0xe2c
  40e4c0:	ldr	x2, [sp, #256]
  40e4c4:	ldr	x3, [sp, #248]
  40e4c8:	bl	402870 <sprintf@plt>
  40e4cc:	ldr	x8, [sp, #720]
  40e4d0:	ldr	x9, [x8]
  40e4d4:	mov	x0, x9
  40e4d8:	bl	402780 <strlen@plt>
  40e4dc:	ldr	x8, [sp, #680]
  40e4e0:	ldr	x9, [x8]
  40e4e4:	ldr	x11, [sp, #848]
  40e4e8:	mov	x12, #0x8                   	// #8
  40e4ec:	str	x0, [x9, x11, lsl #3]
  40e4f0:	ldr	x9, [sp, #720]
  40e4f4:	ldr	x0, [x9]
  40e4f8:	str	x12, [sp, #240]
  40e4fc:	bl	415ec0 <readlinkat@plt+0x12f90>
  40e500:	ldr	x8, [sp, #672]
  40e504:	ldr	x9, [x8]
  40e508:	ldr	x11, [sp, #848]
  40e50c:	ldr	x12, [sp, #240]
  40e510:	mul	x11, x12, x11
  40e514:	add	x9, x9, x11
  40e518:	str	x0, [x9]
  40e51c:	cbnz	x0, 40e534 <readlinkat@plt+0xb604>
  40e520:	ldr	x8, [sp, #800]
  40e524:	str	xzr, [x8]
  40e528:	mov	w9, #0xffffffff            	// #-1
  40e52c:	stur	w9, [x29, #-4]
  40e530:	b	40f608 <readlinkat@plt+0xc6d8>
  40e534:	ldr	x8, [sp, #664]
  40e538:	ldr	x9, [x8]
  40e53c:	ldr	x10, [sp, #848]
  40e540:	add	x11, x10, #0x1
  40e544:	str	x11, [sp, #848]
  40e548:	add	x9, x9, x10
  40e54c:	mov	w12, #0x3d                  	// #61
  40e550:	strb	w12, [x9]
  40e554:	mov	x9, #0xffffffffffffffff    	// #-1
  40e558:	ldr	x10, [sp, #728]
  40e55c:	str	x9, [x10]
  40e560:	ldr	x9, [sp, #656]
  40e564:	ldr	x11, [x9]
  40e568:	add	x11, x11, #0x1
  40e56c:	ldr	x13, [sp, #640]
  40e570:	str	x11, [x13]
  40e574:	ldr	x8, [sp, #856]
  40e578:	ldr	x9, [sp, #704]
  40e57c:	ldr	x10, [x9]
  40e580:	mov	w11, #0x1                   	// #1
  40e584:	cmp	x8, x10
  40e588:	str	w11, [sp, #236]
  40e58c:	b.le	40e5a8 <readlinkat@plt+0xb678>
  40e590:	ldr	x8, [sp, #848]
  40e594:	ldr	x9, [sp, #800]
  40e598:	ldr	x10, [x9]
  40e59c:	cmp	x8, x10
  40e5a0:	cset	w11, le
  40e5a4:	str	w11, [sp, #236]
  40e5a8:	ldr	w8, [sp, #236]
  40e5ac:	tbnz	w8, #0, 40e5b4 <readlinkat@plt+0xb684>
  40e5b0:	b	40eacc <readlinkat@plt+0xbb9c>
  40e5b4:	bl	40f6dc <readlinkat@plt+0xc7ac>
  40e5b8:	stur	x0, [x29, #-40]
  40e5bc:	ldur	x8, [x29, #-40]
  40e5c0:	cbnz	x8, 40e608 <readlinkat@plt+0xb6d8>
  40e5c4:	ldr	x8, [sp, #752]
  40e5c8:	ldr	x9, [x8]
  40e5cc:	ldr	x10, [sp, #848]
  40e5d0:	subs	x9, x9, x10
  40e5d4:	cmp	x9, #0x3
  40e5d8:	b.ge	40e5fc <readlinkat@plt+0xb6cc>  // b.tcont
  40e5dc:	ldr	x8, [sp, #720]
  40e5e0:	ldr	x0, [x8]
  40e5e4:	adrp	x1, 47b000 <renameat2@@Base+0x7768>
  40e5e8:	add	x1, x1, #0xb40
  40e5ec:	bl	402d20 <strcpy@plt>
  40e5f0:	mov	x8, #0x2                   	// #2
  40e5f4:	stur	x8, [x29, #-40]
  40e5f8:	b	40e608 <readlinkat@plt+0xb6d8>
  40e5fc:	adrp	x0, 47b000 <renameat2@@Base+0x7768>
  40e600:	add	x0, x0, #0xb43
  40e604:	bl	4144f8 <readlinkat@plt+0x115c8>
  40e608:	ldur	x8, [x29, #-40]
  40e60c:	mov	x9, #0xffffffffffffffff    	// #-1
  40e610:	cmp	x8, x9
  40e614:	b.ne	40e624 <readlinkat@plt+0xb6f4>  // b.any
  40e618:	mov	x8, xzr
  40e61c:	stur	x8, [x29, #-24]
  40e620:	b	40e69c <readlinkat@plt+0xb76c>
  40e624:	ldr	x8, [sp, #720]
  40e628:	ldr	x9, [x8]
  40e62c:	ldrb	w10, [x9]
  40e630:	cmp	w10, #0x9
  40e634:	b.eq	40e64c <readlinkat@plt+0xb71c>  // b.none
  40e638:	ldr	x8, [sp, #720]
  40e63c:	ldr	x9, [x8]
  40e640:	ldrb	w10, [x9]
  40e644:	cmp	w10, #0xa
  40e648:	b.ne	40e66c <readlinkat@plt+0xb73c>  // b.any
  40e64c:	mov	w8, #0x20                  	// #32
  40e650:	strb	w8, [sp, #847]
  40e654:	ldr	x9, [sp, #720]
  40e658:	ldr	x0, [x9]
  40e65c:	ldur	x1, [x29, #-40]
  40e660:	bl	415e44 <readlinkat@plt+0x12f14>
  40e664:	stur	x0, [x29, #-24]
  40e668:	b	40e69c <readlinkat@plt+0xb76c>
  40e66c:	ldr	x8, [sp, #720]
  40e670:	ldr	x9, [x8]
  40e674:	ldrb	w10, [x9]
  40e678:	strb	w10, [sp, #847]
  40e67c:	ldr	x9, [x8]
  40e680:	add	x0, x9, #0x1
  40e684:	ldur	x9, [x29, #-40]
  40e688:	subs	x9, x9, #0x1
  40e68c:	stur	x9, [x29, #-40]
  40e690:	mov	x1, x9
  40e694:	bl	415e44 <readlinkat@plt+0x12f14>
  40e698:	stur	x0, [x29, #-24]
  40e69c:	ldur	x8, [x29, #-40]
  40e6a0:	cbz	x8, 40e708 <readlinkat@plt+0xb7d8>
  40e6a4:	ldur	x8, [x29, #-24]
  40e6a8:	cbnz	x8, 40e708 <readlinkat@plt+0xb7d8>
  40e6ac:	ldr	x8, [sp, #848]
  40e6b0:	subs	x8, x8, #0x1
  40e6b4:	str	x8, [sp, #848]
  40e6b8:	ldr	x9, [sp, #704]
  40e6bc:	ldr	x10, [x9]
  40e6c0:	cmp	x8, x10
  40e6c4:	b.le	40e6ec <readlinkat@plt+0xb7bc>
  40e6c8:	ldr	x8, [sp, #672]
  40e6cc:	ldr	x9, [x8]
  40e6d0:	ldr	x10, [sp, #848]
  40e6d4:	mov	x11, #0x8                   	// #8
  40e6d8:	mul	x10, x11, x10
  40e6dc:	add	x9, x9, x10
  40e6e0:	ldr	x0, [x9]
  40e6e4:	bl	402c30 <free@plt>
  40e6e8:	b	40e6ac <readlinkat@plt+0xb77c>
  40e6ec:	ldr	x8, [sp, #856]
  40e6f0:	subs	x8, x8, #0x1
  40e6f4:	ldr	x9, [sp, #800]
  40e6f8:	str	x8, [x9]
  40e6fc:	mov	w10, #0xffffffff            	// #-1
  40e700:	stur	w10, [x29, #-4]
  40e704:	b	40f608 <readlinkat@plt+0xc6d8>
  40e708:	ldrb	w8, [sp, #847]
  40e70c:	subs	w8, w8, #0x20
  40e710:	mov	w9, w8
  40e714:	ubfx	x9, x9, #0, #32
  40e718:	cmp	x9, #0x1d
  40e71c:	str	x9, [sp, #224]
  40e720:	b.hi	40ea88 <readlinkat@plt+0xbb58>  // b.pmore
  40e724:	adrp	x8, 47b000 <renameat2@@Base+0x7768>
  40e728:	add	x8, x8, #0x710
  40e72c:	ldr	x11, [sp, #224]
  40e730:	ldrsw	x10, [x8, x11, lsl #2]
  40e734:	add	x9, x8, x10
  40e738:	br	x9
  40e73c:	ldr	x8, [sp, #856]
  40e740:	ldr	x9, [sp, #704]
  40e744:	ldr	x10, [x9]
  40e748:	cmp	x8, x10
  40e74c:	b.le	40e76c <readlinkat@plt+0xb83c>
  40e750:	ldur	x0, [x29, #-24]
  40e754:	bl	402c30 <free@plt>
  40e758:	ldr	x8, [sp, #848]
  40e75c:	subs	x8, x8, #0x1
  40e760:	ldr	x9, [sp, #800]
  40e764:	str	x8, [x9]
  40e768:	bl	40f8ac <readlinkat@plt+0xc97c>
  40e76c:	ldr	x8, [sp, #856]
  40e770:	ldr	x9, [sp, #704]
  40e774:	ldr	x10, [x9]
  40e778:	mov	w11, #0x0                   	// #0
  40e77c:	cmp	x8, x10
  40e780:	str	w11, [sp, #220]
  40e784:	b.ne	40e790 <readlinkat@plt+0xb860>  // b.any
  40e788:	bl	40fa50 <readlinkat@plt+0xcb20>
  40e78c:	str	w0, [sp, #220]
  40e790:	ldr	w8, [sp, #220]
  40e794:	and	w8, w8, #0x1
  40e798:	ldur	x9, [x29, #-40]
  40e79c:	subs	x9, x9, w8, sxtw
  40e7a0:	stur	x9, [x29, #-40]
  40e7a4:	ldrb	w8, [sp, #847]
  40e7a8:	ldr	x9, [sp, #664]
  40e7ac:	ldr	x10, [x9]
  40e7b0:	ldr	x11, [sp, #856]
  40e7b4:	add	x10, x10, x11
  40e7b8:	strb	w8, [x10]
  40e7bc:	ldur	x10, [x29, #-24]
  40e7c0:	ldr	x11, [sp, #672]
  40e7c4:	ldr	x12, [x11]
  40e7c8:	ldr	x13, [sp, #856]
  40e7cc:	mov	x14, #0x8                   	// #8
  40e7d0:	mul	x13, x14, x13
  40e7d4:	add	x12, x12, x13
  40e7d8:	str	x10, [x12]
  40e7dc:	ldur	x10, [x29, #-40]
  40e7e0:	ldr	x12, [sp, #680]
  40e7e4:	ldr	x13, [x12]
  40e7e8:	ldr	x14, [sp, #856]
  40e7ec:	add	x15, x14, #0x1
  40e7f0:	str	x15, [sp, #856]
  40e7f4:	str	x10, [x13, x14, lsl #3]
  40e7f8:	b	40ea98 <readlinkat@plt+0xbb68>
  40e7fc:	mov	w8, #0x20                  	// #32
  40e800:	strb	w8, [sp, #847]
  40e804:	ldr	x8, [sp, #856]
  40e808:	ldr	x9, [sp, #704]
  40e80c:	ldr	x10, [x9]
  40e810:	cmp	x8, x10
  40e814:	b.le	40e874 <readlinkat@plt+0xb944>
  40e818:	ldur	x0, [x29, #-24]
  40e81c:	bl	402c30 <free@plt>
  40e820:	ldr	x8, [sp, #848]
  40e824:	subs	x8, x8, #0x1
  40e828:	str	x8, [sp, #848]
  40e82c:	ldr	x9, [sp, #704]
  40e830:	ldr	x10, [x9]
  40e834:	cmp	x8, x10
  40e838:	b.le	40e860 <readlinkat@plt+0xb930>
  40e83c:	ldr	x8, [sp, #672]
  40e840:	ldr	x9, [x8]
  40e844:	ldr	x10, [sp, #848]
  40e848:	mov	x11, #0x8                   	// #8
  40e84c:	mul	x10, x11, x10
  40e850:	add	x9, x9, x10
  40e854:	ldr	x0, [x9]
  40e858:	bl	402c30 <free@plt>
  40e85c:	b	40e820 <readlinkat@plt+0xb8f0>
  40e860:	ldr	x8, [sp, #856]
  40e864:	subs	x8, x8, #0x1
  40e868:	ldr	x9, [sp, #800]
  40e86c:	str	x8, [x9]
  40e870:	bl	40f8ac <readlinkat@plt+0xc97c>
  40e874:	ldur	x8, [x29, #-32]
  40e878:	add	x8, x8, #0x1
  40e87c:	stur	x8, [x29, #-32]
  40e880:	ldr	x8, [sp, #856]
  40e884:	ldr	x9, [sp, #704]
  40e888:	ldr	x10, [x9]
  40e88c:	mov	w11, #0x0                   	// #0
  40e890:	cmp	x8, x10
  40e894:	str	w11, [sp, #216]
  40e898:	b.ne	40e8a4 <readlinkat@plt+0xb974>  // b.any
  40e89c:	bl	40fa50 <readlinkat@plt+0xcb20>
  40e8a0:	str	w0, [sp, #216]
  40e8a4:	ldr	w8, [sp, #216]
  40e8a8:	and	w8, w8, #0x1
  40e8ac:	ldur	x9, [x29, #-40]
  40e8b0:	subs	x9, x9, w8, sxtw
  40e8b4:	stur	x9, [x29, #-40]
  40e8b8:	ldrb	w8, [sp, #847]
  40e8bc:	ldr	x9, [sp, #664]
  40e8c0:	ldr	x10, [x9]
  40e8c4:	ldr	x11, [sp, #856]
  40e8c8:	add	x10, x10, x11
  40e8cc:	strb	w8, [x10]
  40e8d0:	ldur	x10, [x29, #-24]
  40e8d4:	ldr	x11, [sp, #672]
  40e8d8:	ldr	x12, [x11]
  40e8dc:	ldr	x13, [sp, #856]
  40e8e0:	mov	x14, #0x8                   	// #8
  40e8e4:	mul	x13, x14, x13
  40e8e8:	add	x12, x12, x13
  40e8ec:	str	x10, [x12]
  40e8f0:	ldur	x10, [x29, #-40]
  40e8f4:	ldr	x12, [sp, #680]
  40e8f8:	ldr	x13, [x12]
  40e8fc:	ldr	x14, [sp, #856]
  40e900:	add	x15, x14, #0x1
  40e904:	str	x15, [sp, #856]
  40e908:	str	x10, [x13, x14, lsl #3]
  40e90c:	ldur	x0, [x29, #-24]
  40e910:	ldur	x1, [x29, #-40]
  40e914:	bl	415e44 <readlinkat@plt+0x12f14>
  40e918:	stur	x0, [x29, #-24]
  40e91c:	ldur	x9, [x29, #-40]
  40e920:	cbz	x9, 40e988 <readlinkat@plt+0xba58>
  40e924:	ldur	x8, [x29, #-24]
  40e928:	cbnz	x8, 40e988 <readlinkat@plt+0xba58>
  40e92c:	ldr	x8, [sp, #848]
  40e930:	subs	x8, x8, #0x1
  40e934:	str	x8, [sp, #848]
  40e938:	ldr	x9, [sp, #704]
  40e93c:	ldr	x10, [x9]
  40e940:	cmp	x8, x10
  40e944:	b.le	40e96c <readlinkat@plt+0xba3c>
  40e948:	ldr	x8, [sp, #672]
  40e94c:	ldr	x9, [x8]
  40e950:	ldr	x10, [sp, #848]
  40e954:	mov	x11, #0x8                   	// #8
  40e958:	mul	x10, x11, x10
  40e95c:	add	x9, x9, x10
  40e960:	ldr	x0, [x9]
  40e964:	bl	402c30 <free@plt>
  40e968:	b	40e92c <readlinkat@plt+0xb9fc>
  40e96c:	ldr	x8, [sp, #856]
  40e970:	subs	x8, x8, #0x1
  40e974:	ldr	x9, [sp, #800]
  40e978:	str	x8, [x9]
  40e97c:	mov	w10, #0xffffffff            	// #-1
  40e980:	stur	w10, [x29, #-4]
  40e984:	b	40f608 <readlinkat@plt+0xc6d8>
  40e988:	ldr	x8, [sp, #848]
  40e98c:	ldr	x9, [sp, #800]
  40e990:	ldr	x10, [x9]
  40e994:	cmp	x8, x10
  40e998:	b.le	40e9f8 <readlinkat@plt+0xbac8>
  40e99c:	ldur	x0, [x29, #-24]
  40e9a0:	bl	402c30 <free@plt>
  40e9a4:	ldr	x8, [sp, #848]
  40e9a8:	subs	x8, x8, #0x1
  40e9ac:	str	x8, [sp, #848]
  40e9b0:	ldr	x9, [sp, #704]
  40e9b4:	ldr	x10, [x9]
  40e9b8:	cmp	x8, x10
  40e9bc:	b.le	40e9e4 <readlinkat@plt+0xbab4>
  40e9c0:	ldr	x8, [sp, #672]
  40e9c4:	ldr	x9, [x8]
  40e9c8:	ldr	x10, [sp, #848]
  40e9cc:	mov	x11, #0x8                   	// #8
  40e9d0:	mul	x10, x11, x10
  40e9d4:	add	x9, x9, x10
  40e9d8:	ldr	x0, [x9]
  40e9dc:	bl	402c30 <free@plt>
  40e9e0:	b	40e9a4 <readlinkat@plt+0xba74>
  40e9e4:	ldr	x8, [sp, #856]
  40e9e8:	subs	x8, x8, #0x1
  40e9ec:	ldr	x9, [sp, #800]
  40e9f0:	str	x8, [x9]
  40e9f4:	bl	40f8ac <readlinkat@plt+0xc97c>
  40e9f8:	ldr	x8, [sp, #848]
  40e9fc:	ldr	x9, [sp, #800]
  40ea00:	ldr	x10, [x9]
  40ea04:	mov	w11, #0x0                   	// #0
  40ea08:	cmp	x8, x10
  40ea0c:	str	w11, [sp, #212]
  40ea10:	b.ne	40ea1c <readlinkat@plt+0xbaec>  // b.any
  40ea14:	bl	40fa50 <readlinkat@plt+0xcb20>
  40ea18:	str	w0, [sp, #212]
  40ea1c:	ldr	w8, [sp, #212]
  40ea20:	and	w8, w8, #0x1
  40ea24:	ldur	x9, [x29, #-40]
  40ea28:	subs	x9, x9, w8, sxtw
  40ea2c:	stur	x9, [x29, #-40]
  40ea30:	ldrb	w8, [sp, #847]
  40ea34:	ldr	x9, [sp, #664]
  40ea38:	ldr	x10, [x9]
  40ea3c:	ldr	x11, [sp, #848]
  40ea40:	add	x10, x10, x11
  40ea44:	strb	w8, [x10]
  40ea48:	ldur	x10, [x29, #-24]
  40ea4c:	ldr	x11, [sp, #672]
  40ea50:	ldr	x12, [x11]
  40ea54:	ldr	x13, [sp, #848]
  40ea58:	mov	x14, #0x8                   	// #8
  40ea5c:	mul	x13, x14, x13
  40ea60:	add	x12, x12, x13
  40ea64:	str	x10, [x12]
  40ea68:	ldur	x10, [x29, #-40]
  40ea6c:	ldr	x12, [sp, #680]
  40ea70:	ldr	x13, [x12]
  40ea74:	ldr	x14, [sp, #848]
  40ea78:	add	x15, x14, #0x1
  40ea7c:	str	x15, [sp, #848]
  40ea80:	str	x10, [x13, x14, lsl #3]
  40ea84:	b	40ea98 <readlinkat@plt+0xbb68>
  40ea88:	ldr	x8, [sp, #848]
  40ea8c:	ldr	x9, [sp, #800]
  40ea90:	str	x8, [x9]
  40ea94:	bl	40f8ac <readlinkat@plt+0xc97c>
  40ea98:	ldrb	w8, [sp, #847]
  40ea9c:	cmp	w8, #0x20
  40eaa0:	b.eq	40eac8 <readlinkat@plt+0xbb98>  // b.none
  40eaa4:	ldr	x8, [sp, #728]
  40eaa8:	ldr	x9, [x8]
  40eaac:	mov	x10, #0xffffffffffffffff    	// #-1
  40eab0:	cmp	x9, x10
  40eab4:	b.ne	40eac4 <readlinkat@plt+0xbb94>  // b.any
  40eab8:	ldur	x8, [x29, #-32]
  40eabc:	ldr	x9, [sp, #728]
  40eac0:	str	x8, [x9]
  40eac4:	stur	xzr, [x29, #-32]
  40eac8:	b	40e574 <readlinkat@plt+0xb644>
  40eacc:	ldr	x8, [sp, #728]
  40ead0:	ldr	x9, [x8]
  40ead4:	mov	x10, #0xffffffffffffffff    	// #-1
  40ead8:	cmp	x9, x10
  40eadc:	b.ne	40eae4 <readlinkat@plt+0xbbb4>  // b.any
  40eae0:	bl	40f8ac <readlinkat@plt+0xc97c>
  40eae4:	ldur	x8, [x29, #-32]
  40eae8:	ldr	x9, [sp, #736]
  40eaec:	str	x8, [x9]
  40eaf0:	b	40f3b8 <readlinkat@plt+0xc488>
  40eaf4:	ldr	x8, [sp, #744]
  40eaf8:	ldr	x0, [x8]
  40eafc:	bl	402860 <ftell@plt>
  40eb00:	str	x0, [sp, #816]
  40eb04:	ldr	x8, [sp, #736]
  40eb08:	str	xzr, [x8]
  40eb0c:	ldr	x9, [sp, #728]
  40eb10:	str	xzr, [x9]
  40eb14:	bl	40f6dc <readlinkat@plt+0xc7ac>
  40eb18:	stur	x0, [x29, #-40]
  40eb1c:	ldur	x8, [x29, #-40]
  40eb20:	mov	x9, #0xffffffffffffffff    	// #-1
  40eb24:	cmp	x8, x9
  40eb28:	b.eq	40eb4c <readlinkat@plt+0xbc1c>  // b.none
  40eb2c:	ldur	x8, [x29, #-40]
  40eb30:	cbz	x8, 40eb4c <readlinkat@plt+0xbc1c>
  40eb34:	ldr	x8, [sp, #720]
  40eb38:	ldr	x9, [x8]
  40eb3c:	ldrb	w10, [x9]
  40eb40:	subs	w10, w10, #0x30
  40eb44:	cmp	w10, #0x9
  40eb48:	b.ls	40eb7c <readlinkat@plt+0xbc4c>  // b.plast
  40eb4c:	ldr	x0, [sp, #816]
  40eb50:	ldr	x8, [sp, #656]
  40eb54:	ldr	x1, [x8]
  40eb58:	bl	409e38 <readlinkat@plt+0x6f08>
  40eb5c:	ldur	x8, [x29, #-40]
  40eb60:	mov	x9, #0xffffffffffffffff    	// #-1
  40eb64:	mov	w10, wzr
  40eb68:	mov	w11, #0xffffffff            	// #-1
  40eb6c:	cmp	x8, x9
  40eb70:	csel	w10, w11, w10, eq  // eq = none
  40eb74:	stur	w10, [x29, #-4]
  40eb78:	b	40f608 <readlinkat@plt+0xc6d8>
  40eb7c:	ldr	x8, [sp, #720]
  40eb80:	ldr	x0, [x8]
  40eb84:	ldr	x1, [sp, #712]
  40eb88:	bl	40f738 <readlinkat@plt+0xc808>
  40eb8c:	stur	x0, [x29, #-24]
  40eb90:	ldur	x8, [x29, #-24]
  40eb94:	ldrb	w9, [x8]
  40eb98:	cmp	w9, #0x2c
  40eb9c:	b.ne	40ebd8 <readlinkat@plt+0xbca8>  // b.any
  40eba0:	ldur	x8, [x29, #-24]
  40eba4:	add	x0, x8, #0x1
  40eba8:	ldr	x1, [sp, #704]
  40ebac:	bl	40f738 <readlinkat@plt+0xc808>
  40ebb0:	stur	x0, [x29, #-24]
  40ebb4:	ldr	x8, [sp, #712]
  40ebb8:	ldr	x9, [x8]
  40ebbc:	mov	x10, #0x1                   	// #1
  40ebc0:	subs	x9, x10, x9
  40ebc4:	ldr	x10, [sp, #704]
  40ebc8:	ldr	x11, [x10]
  40ebcc:	add	x9, x11, x9
  40ebd0:	str	x9, [x10]
  40ebd4:	b	40ebfc <readlinkat@plt+0xbccc>
  40ebd8:	ldur	x8, [x29, #-24]
  40ebdc:	ldrb	w9, [x8]
  40ebe0:	cmp	w9, #0x61
  40ebe4:	cset	w9, ne  // ne = any
  40ebe8:	and	w9, w9, #0x1
  40ebec:	mov	w0, w9
  40ebf0:	sxtw	x8, w0
  40ebf4:	ldr	x10, [sp, #704]
  40ebf8:	str	x8, [x10]
  40ebfc:	ldr	x8, [sp, #712]
  40ec00:	ldr	x9, [x8]
  40ec04:	ldr	x10, [sp, #704]
  40ec08:	ldr	x11, [x10]
  40ec0c:	mov	x12, #0x7fffffffffffffff    	// #9223372036854775807
  40ec10:	subs	x11, x12, x11
  40ec14:	cmp	x9, x11
  40ec18:	b.lt	40ec20 <readlinkat@plt+0xbcf0>  // b.tstop
  40ec1c:	bl	40f8ac <readlinkat@plt+0xc97c>
  40ec20:	ldur	x8, [x29, #-24]
  40ec24:	ldrb	w9, [x8]
  40ec28:	strb	w9, [sp, #846]
  40ec2c:	ldrb	w9, [sp, #846]
  40ec30:	cmp	w9, #0x61
  40ec34:	b.ne	40ec48 <readlinkat@plt+0xbd18>  // b.any
  40ec38:	ldr	x8, [sp, #712]
  40ec3c:	ldr	x9, [x8]
  40ec40:	add	x9, x9, #0x1
  40ec44:	str	x9, [x8]
  40ec48:	ldur	x8, [x29, #-24]
  40ec4c:	add	x0, x8, #0x1
  40ec50:	add	x1, sp, #0x340
  40ec54:	bl	40f738 <readlinkat@plt+0xc808>
  40ec58:	stur	x0, [x29, #-24]
  40ec5c:	ldur	x8, [x29, #-24]
  40ec60:	ldrb	w9, [x8]
  40ec64:	cmp	w9, #0x2c
  40ec68:	b.ne	40ec80 <readlinkat@plt+0xbd50>  // b.any
  40ec6c:	ldur	x8, [x29, #-24]
  40ec70:	add	x0, x8, #0x1
  40ec74:	add	x1, sp, #0x338
  40ec78:	bl	40f738 <readlinkat@plt+0xc808>
  40ec7c:	b	40ec88 <readlinkat@plt+0xbd58>
  40ec80:	ldr	x8, [sp, #832]
  40ec84:	str	x8, [sp, #824]
  40ec88:	ldr	x8, [sp, #832]
  40ec8c:	ldr	x9, [sp, #824]
  40ec90:	cmp	x8, x9
  40ec94:	b.gt	40ecb0 <readlinkat@plt+0xbd80>
  40ec98:	ldr	x8, [sp, #824]
  40ec9c:	ldr	x9, [sp, #832]
  40eca0:	subs	x8, x8, x9
  40eca4:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  40eca8:	cmp	x8, x9
  40ecac:	b.ne	40ecb4 <readlinkat@plt+0xbd84>  // b.any
  40ecb0:	bl	40f8ac <readlinkat@plt+0xc97c>
  40ecb4:	ldrb	w8, [sp, #846]
  40ecb8:	cmp	w8, #0x64
  40ecbc:	b.ne	40eccc <readlinkat@plt+0xbd9c>  // b.any
  40ecc0:	ldr	x8, [sp, #832]
  40ecc4:	add	x8, x8, #0x1
  40ecc8:	str	x8, [sp, #832]
  40eccc:	ldr	x8, [sp, #832]
  40ecd0:	ldr	x9, [sp, #696]
  40ecd4:	str	x8, [x9]
  40ecd8:	ldr	x8, [sp, #824]
  40ecdc:	ldr	x10, [sp, #832]
  40ece0:	subs	x8, x8, x10
  40ece4:	add	x8, x8, #0x1
  40ece8:	ldr	x10, [sp, #688]
  40ecec:	str	x8, [x10]
  40ecf0:	ldr	x8, [x9]
  40ecf4:	ldr	x11, [x10]
  40ecf8:	mov	x12, #0x7fffffffffffffff    	// #9223372036854775807
  40ecfc:	subs	x11, x12, x11
  40ed00:	cmp	x8, x11
  40ed04:	b.lt	40ed0c <readlinkat@plt+0xbddc>  // b.tstop
  40ed08:	bl	40f8ac <readlinkat@plt+0xc97c>
  40ed0c:	ldr	x8, [sp, #704]
  40ed10:	ldr	x9, [x8]
  40ed14:	ldr	x10, [sp, #688]
  40ed18:	ldr	x11, [x10]
  40ed1c:	add	x11, x11, #0x1
  40ed20:	mov	x12, #0x7fffffffffffffff    	// #9223372036854775807
  40ed24:	subs	x11, x12, x11
  40ed28:	cmp	x9, x11
  40ed2c:	b.lt	40ed34 <readlinkat@plt+0xbe04>  // b.tstop
  40ed30:	bl	40f8ac <readlinkat@plt+0xc97c>
  40ed34:	ldr	x8, [sp, #704]
  40ed38:	ldr	x9, [x8]
  40ed3c:	ldr	x10, [sp, #688]
  40ed40:	ldr	x11, [x10]
  40ed44:	add	x9, x9, x11
  40ed48:	add	x9, x9, #0x1
  40ed4c:	ldr	x11, [sp, #800]
  40ed50:	str	x9, [x11]
  40ed54:	ldr	x8, [sp, #800]
  40ed58:	ldr	x9, [x8]
  40ed5c:	add	x9, x9, #0x1
  40ed60:	ldr	x10, [sp, #760]
  40ed64:	ldr	x11, [x10]
  40ed68:	cmp	x9, x11
  40ed6c:	b.lt	40ed94 <readlinkat@plt+0xbe64>  // b.tstop
  40ed70:	bl	40f904 <readlinkat@plt+0xc9d4>
  40ed74:	tbnz	w0, #0, 40ed90 <readlinkat@plt+0xbe60>
  40ed78:	mov	x8, #0xffffffffffffffff    	// #-1
  40ed7c:	ldr	x9, [sp, #800]
  40ed80:	str	x8, [x9]
  40ed84:	mov	w10, #0xffffffff            	// #-1
  40ed88:	stur	w10, [x29, #-4]
  40ed8c:	b	40f608 <readlinkat@plt+0xc6d8>
  40ed90:	b	40ed54 <readlinkat@plt+0xbe24>
  40ed94:	ldr	x8, [sp, #720]
  40ed98:	ldr	x0, [x8]
  40ed9c:	ldr	x9, [sp, #712]
  40eda0:	ldr	x1, [x9]
  40eda4:	sub	x10, x29, #0x3f
  40eda8:	str	x0, [sp, #200]
  40edac:	mov	x0, x10
  40edb0:	bl	415f48 <readlinkat@plt+0x13018>
  40edb4:	ldr	x8, [sp, #712]
  40edb8:	ldr	x9, [x8]
  40edbc:	ldr	x10, [sp, #704]
  40edc0:	ldr	x11, [x10]
  40edc4:	add	x9, x9, x11
  40edc8:	subs	x1, x9, #0x1
  40edcc:	sub	x9, x29, #0x56
  40edd0:	str	x0, [sp, #192]
  40edd4:	mov	x0, x9
  40edd8:	bl	415f48 <readlinkat@plt+0x13018>
  40eddc:	ldr	x8, [sp, #200]
  40ede0:	str	x0, [sp, #184]
  40ede4:	mov	x0, x8
  40ede8:	adrp	x1, 47b000 <renameat2@@Base+0x7768>
  40edec:	add	x1, x1, #0xe3c
  40edf0:	ldr	x2, [sp, #192]
  40edf4:	ldr	x3, [sp, #184]
  40edf8:	bl	402870 <sprintf@plt>
  40edfc:	ldr	x8, [sp, #720]
  40ee00:	ldr	x9, [x8]
  40ee04:	mov	x0, x9
  40ee08:	bl	402780 <strlen@plt>
  40ee0c:	ldr	x8, [sp, #680]
  40ee10:	ldr	x9, [x8]
  40ee14:	str	x0, [x9]
  40ee18:	ldr	x9, [sp, #720]
  40ee1c:	ldr	x0, [x9]
  40ee20:	bl	415ec0 <readlinkat@plt+0x12f90>
  40ee24:	ldr	x8, [sp, #672]
  40ee28:	ldr	x9, [x8]
  40ee2c:	str	x0, [x9]
  40ee30:	cbnz	x0, 40ee4c <readlinkat@plt+0xbf1c>
  40ee34:	mov	x8, #0xffffffffffffffff    	// #-1
  40ee38:	ldr	x9, [sp, #800]
  40ee3c:	str	x8, [x9]
  40ee40:	mov	w10, #0xffffffff            	// #-1
  40ee44:	stur	w10, [x29, #-4]
  40ee48:	b	40f608 <readlinkat@plt+0xc6d8>
  40ee4c:	ldr	x8, [sp, #664]
  40ee50:	ldr	x9, [x8]
  40ee54:	mov	w10, #0x2a                  	// #42
  40ee58:	strb	w10, [x9]
  40ee5c:	mov	w10, #0x1                   	// #1
  40ee60:	str	w10, [sp, #840]
  40ee64:	ldrsw	x8, [sp, #840]
  40ee68:	ldr	x9, [sp, #704]
  40ee6c:	ldr	x10, [x9]
  40ee70:	cmp	x8, x10
  40ee74:	b.gt	40f040 <readlinkat@plt+0xc110>
  40ee78:	bl	40f6dc <readlinkat@plt+0xc7ac>
  40ee7c:	stur	x0, [x29, #-40]
  40ee80:	ldur	x8, [x29, #-40]
  40ee84:	mov	x9, #0xffffffffffffffff    	// #-1
  40ee88:	cmp	x8, x9
  40ee8c:	b.ne	40eeb4 <readlinkat@plt+0xbf84>  // b.any
  40ee90:	ldr	w8, [sp, #840]
  40ee94:	subs	w8, w8, #0x1
  40ee98:	mov	w0, w8
  40ee9c:	sxtw	x9, w0
  40eea0:	ldr	x10, [sp, #800]
  40eea4:	str	x9, [x10]
  40eea8:	mov	w8, #0xffffffff            	// #-1
  40eeac:	stur	w8, [x29, #-4]
  40eeb0:	b	40f608 <readlinkat@plt+0xc6d8>
  40eeb4:	ldur	x8, [x29, #-40]
  40eeb8:	cbnz	x8, 40eee0 <readlinkat@plt+0xbfb0>
  40eebc:	ldr	x8, [sp, #656]
  40eec0:	ldr	x1, [x8]
  40eec4:	sub	x0, x29, #0x3f
  40eec8:	bl	415f48 <readlinkat@plt+0x13018>
  40eecc:	ldr	x8, [sp, #648]
  40eed0:	str	x0, [sp, #176]
  40eed4:	mov	x0, x8
  40eed8:	ldr	x1, [sp, #176]
  40eedc:	bl	4144f8 <readlinkat@plt+0x115c8>
  40eee0:	ldr	x8, [sp, #720]
  40eee4:	ldr	x9, [x8]
  40eee8:	ldrb	w10, [x9]
  40eeec:	cmp	w10, #0x3c
  40eef0:	b.ne	40ef1c <readlinkat@plt+0xbfec>  // b.any
  40eef4:	ldr	x8, [sp, #720]
  40eef8:	ldr	x9, [x8]
  40eefc:	ldrb	w10, [x9, #1]
  40ef00:	cmp	w10, #0x20
  40ef04:	b.eq	40ef44 <readlinkat@plt+0xc014>  // b.none
  40ef08:	ldr	x8, [sp, #720]
  40ef0c:	ldr	x9, [x8]
  40ef10:	ldrb	w10, [x9, #1]
  40ef14:	cmp	w10, #0x9
  40ef18:	b.eq	40ef44 <readlinkat@plt+0xc014>  // b.none
  40ef1c:	ldr	x8, [sp, #656]
  40ef20:	ldr	x1, [x8]
  40ef24:	sub	x0, x29, #0x3f
  40ef28:	bl	415f48 <readlinkat@plt+0x13018>
  40ef2c:	adrp	x8, 47b000 <renameat2@@Base+0x7768>
  40ef30:	add	x8, x8, #0xe72
  40ef34:	str	x0, [sp, #168]
  40ef38:	mov	x0, x8
  40ef3c:	ldr	x1, [sp, #168]
  40ef40:	bl	4144f8 <readlinkat@plt+0x115c8>
  40ef44:	ldrsw	x8, [sp, #840]
  40ef48:	ldr	x9, [sp, #704]
  40ef4c:	ldr	x10, [x9]
  40ef50:	mov	w11, #0x0                   	// #0
  40ef54:	cmp	x8, x10
  40ef58:	str	w11, [sp, #164]
  40ef5c:	b.ne	40ef68 <readlinkat@plt+0xc038>  // b.any
  40ef60:	bl	40fa50 <readlinkat@plt+0xcb20>
  40ef64:	str	w0, [sp, #164]
  40ef68:	ldr	w8, [sp, #164]
  40ef6c:	and	w8, w8, #0x1
  40ef70:	add	w8, w8, #0x2
  40ef74:	ldur	x9, [x29, #-40]
  40ef78:	subs	x9, x9, w8, sxtw
  40ef7c:	stur	x9, [x29, #-40]
  40ef80:	ldur	x9, [x29, #-40]
  40ef84:	ldr	x10, [sp, #680]
  40ef88:	ldr	x11, [x10]
  40ef8c:	ldrsw	x12, [sp, #840]
  40ef90:	mov	x13, #0x8                   	// #8
  40ef94:	str	x9, [x11, x12, lsl #3]
  40ef98:	ldr	x9, [sp, #720]
  40ef9c:	ldr	x11, [x9]
  40efa0:	add	x0, x11, #0x2
  40efa4:	ldur	x1, [x29, #-40]
  40efa8:	str	x13, [sp, #152]
  40efac:	bl	415e44 <readlinkat@plt+0x12f14>
  40efb0:	ldr	x9, [sp, #672]
  40efb4:	ldr	x10, [x9]
  40efb8:	ldrsw	x11, [sp, #840]
  40efbc:	ldr	x12, [sp, #152]
  40efc0:	mul	x11, x12, x11
  40efc4:	add	x10, x10, x11
  40efc8:	str	x0, [x10]
  40efcc:	ldur	x10, [x29, #-40]
  40efd0:	cbz	x10, 40f018 <readlinkat@plt+0xc0e8>
  40efd4:	ldr	x8, [sp, #672]
  40efd8:	ldr	x9, [x8]
  40efdc:	ldrsw	x10, [sp, #840]
  40efe0:	mov	x11, #0x8                   	// #8
  40efe4:	mul	x10, x11, x10
  40efe8:	add	x9, x9, x10
  40efec:	ldr	x9, [x9]
  40eff0:	cbnz	x9, 40f018 <readlinkat@plt+0xc0e8>
  40eff4:	ldr	w8, [sp, #840]
  40eff8:	subs	w8, w8, #0x1
  40effc:	mov	w0, w8
  40f000:	sxtw	x9, w0
  40f004:	ldr	x10, [sp, #800]
  40f008:	str	x9, [x10]
  40f00c:	mov	w8, #0xffffffff            	// #-1
  40f010:	stur	w8, [x29, #-4]
  40f014:	b	40f608 <readlinkat@plt+0xc6d8>
  40f018:	ldr	x8, [sp, #664]
  40f01c:	ldr	x9, [x8]
  40f020:	ldrsw	x10, [sp, #840]
  40f024:	add	x9, x9, x10
  40f028:	mov	w11, #0x2d                  	// #45
  40f02c:	strb	w11, [x9]
  40f030:	ldr	w8, [sp, #840]
  40f034:	add	w8, w8, #0x1
  40f038:	str	w8, [sp, #840]
  40f03c:	b	40ee64 <readlinkat@plt+0xbf34>
  40f040:	ldrb	w8, [sp, #846]
  40f044:	cmp	w8, #0x63
  40f048:	b.ne	40f0f0 <readlinkat@plt+0xc1c0>  // b.any
  40f04c:	bl	40f6dc <readlinkat@plt+0xc7ac>
  40f050:	stur	x0, [x29, #-40]
  40f054:	ldur	x8, [x29, #-40]
  40f058:	mov	x9, #0xffffffffffffffff    	// #-1
  40f05c:	cmp	x8, x9
  40f060:	b.ne	40f088 <readlinkat@plt+0xc158>  // b.any
  40f064:	ldr	w8, [sp, #840]
  40f068:	subs	w8, w8, #0x1
  40f06c:	mov	w0, w8
  40f070:	sxtw	x9, w0
  40f074:	ldr	x10, [sp, #800]
  40f078:	str	x9, [x10]
  40f07c:	mov	w8, #0xffffffff            	// #-1
  40f080:	stur	w8, [x29, #-4]
  40f084:	b	40f608 <readlinkat@plt+0xc6d8>
  40f088:	ldur	x8, [x29, #-40]
  40f08c:	cbnz	x8, 40f0b4 <readlinkat@plt+0xc184>
  40f090:	ldr	x8, [sp, #656]
  40f094:	ldr	x1, [x8]
  40f098:	sub	x0, x29, #0x3f
  40f09c:	bl	415f48 <readlinkat@plt+0x13018>
  40f0a0:	ldr	x8, [sp, #648]
  40f0a4:	str	x0, [sp, #144]
  40f0a8:	mov	x0, x8
  40f0ac:	ldr	x1, [sp, #144]
  40f0b0:	bl	4144f8 <readlinkat@plt+0x115c8>
  40f0b4:	ldr	x8, [sp, #720]
  40f0b8:	ldr	x9, [x8]
  40f0bc:	ldrb	w10, [x9]
  40f0c0:	cmp	w10, #0x2d
  40f0c4:	b.eq	40f0f0 <readlinkat@plt+0xc1c0>  // b.none
  40f0c8:	ldr	x8, [sp, #656]
  40f0cc:	ldr	x1, [x8]
  40f0d0:	sub	x0, x29, #0x3f
  40f0d4:	bl	415f48 <readlinkat@plt+0x13018>
  40f0d8:	adrp	x8, 47b000 <renameat2@@Base+0x7768>
  40f0dc:	add	x8, x8, #0xeac
  40f0e0:	str	x0, [sp, #136]
  40f0e4:	mov	x0, x8
  40f0e8:	ldr	x1, [sp, #136]
  40f0ec:	bl	4144f8 <readlinkat@plt+0x115c8>
  40f0f0:	ldr	x8, [sp, #720]
  40f0f4:	ldr	x0, [x8]
  40f0f8:	ldr	x1, [sp, #832]
  40f0fc:	sub	x9, x29, #0x3f
  40f100:	str	x0, [sp, #128]
  40f104:	mov	x0, x9
  40f108:	bl	415f48 <readlinkat@plt+0x13018>
  40f10c:	ldr	x1, [sp, #824]
  40f110:	sub	x8, x29, #0x56
  40f114:	str	x0, [sp, #120]
  40f118:	mov	x0, x8
  40f11c:	bl	415f48 <readlinkat@plt+0x13018>
  40f120:	ldr	x8, [sp, #128]
  40f124:	str	x0, [sp, #112]
  40f128:	mov	x0, x8
  40f12c:	adrp	x1, 47b000 <renameat2@@Base+0x7768>
  40f130:	add	x1, x1, #0xecf
  40f134:	ldr	x2, [sp, #120]
  40f138:	ldr	x3, [sp, #112]
  40f13c:	bl	402870 <sprintf@plt>
  40f140:	ldr	x8, [sp, #720]
  40f144:	ldr	x9, [x8]
  40f148:	mov	x0, x9
  40f14c:	bl	402780 <strlen@plt>
  40f150:	ldr	x8, [sp, #680]
  40f154:	ldr	x9, [x8]
  40f158:	ldrsw	x10, [sp, #840]
  40f15c:	mov	x11, #0x8                   	// #8
  40f160:	str	x0, [x9, x10, lsl #3]
  40f164:	ldr	x9, [sp, #720]
  40f168:	ldr	x0, [x9]
  40f16c:	str	x11, [sp, #104]
  40f170:	bl	415ec0 <readlinkat@plt+0x12f90>
  40f174:	ldr	x8, [sp, #672]
  40f178:	ldr	x9, [x8]
  40f17c:	ldrsw	x10, [sp, #840]
  40f180:	ldr	x11, [sp, #104]
  40f184:	mul	x10, x11, x10
  40f188:	add	x9, x9, x10
  40f18c:	str	x0, [x9]
  40f190:	cbnz	x0, 40f1b8 <readlinkat@plt+0xc288>
  40f194:	ldr	w8, [sp, #840]
  40f198:	subs	w8, w8, #0x1
  40f19c:	mov	w0, w8
  40f1a0:	sxtw	x9, w0
  40f1a4:	ldr	x10, [sp, #800]
  40f1a8:	str	x9, [x10]
  40f1ac:	mov	w8, #0xffffffff            	// #-1
  40f1b0:	stur	w8, [x29, #-4]
  40f1b4:	b	40f608 <readlinkat@plt+0xc6d8>
  40f1b8:	ldr	x8, [sp, #664]
  40f1bc:	ldr	x9, [x8]
  40f1c0:	ldrsw	x10, [sp, #840]
  40f1c4:	add	x9, x9, x10
  40f1c8:	mov	w11, #0x3d                  	// #61
  40f1cc:	strb	w11, [x9]
  40f1d0:	ldr	w11, [sp, #840]
  40f1d4:	add	w11, w11, #0x1
  40f1d8:	str	w11, [sp, #840]
  40f1dc:	ldrsw	x8, [sp, #840]
  40f1e0:	ldr	x9, [sp, #800]
  40f1e4:	ldr	x10, [x9]
  40f1e8:	cmp	x8, x10
  40f1ec:	b.gt	40f3b8 <readlinkat@plt+0xc488>
  40f1f0:	bl	40f6dc <readlinkat@plt+0xc7ac>
  40f1f4:	stur	x0, [x29, #-40]
  40f1f8:	ldur	x8, [x29, #-40]
  40f1fc:	mov	x9, #0xffffffffffffffff    	// #-1
  40f200:	cmp	x8, x9
  40f204:	b.ne	40f22c <readlinkat@plt+0xc2fc>  // b.any
  40f208:	ldr	w8, [sp, #840]
  40f20c:	subs	w8, w8, #0x1
  40f210:	mov	w0, w8
  40f214:	sxtw	x9, w0
  40f218:	ldr	x10, [sp, #800]
  40f21c:	str	x9, [x10]
  40f220:	mov	w8, #0xffffffff            	// #-1
  40f224:	stur	w8, [x29, #-4]
  40f228:	b	40f608 <readlinkat@plt+0xc6d8>
  40f22c:	ldur	x8, [x29, #-40]
  40f230:	cbnz	x8, 40f258 <readlinkat@plt+0xc328>
  40f234:	ldr	x8, [sp, #656]
  40f238:	ldr	x1, [x8]
  40f23c:	sub	x0, x29, #0x3f
  40f240:	bl	415f48 <readlinkat@plt+0x13018>
  40f244:	ldr	x8, [sp, #648]
  40f248:	str	x0, [sp, #96]
  40f24c:	mov	x0, x8
  40f250:	ldr	x1, [sp, #96]
  40f254:	bl	4144f8 <readlinkat@plt+0x115c8>
  40f258:	ldr	x8, [sp, #720]
  40f25c:	ldr	x9, [x8]
  40f260:	ldrb	w10, [x9]
  40f264:	cmp	w10, #0x3e
  40f268:	b.ne	40f294 <readlinkat@plt+0xc364>  // b.any
  40f26c:	ldr	x8, [sp, #720]
  40f270:	ldr	x9, [x8]
  40f274:	ldrb	w10, [x9, #1]
  40f278:	cmp	w10, #0x20
  40f27c:	b.eq	40f2bc <readlinkat@plt+0xc38c>  // b.none
  40f280:	ldr	x8, [sp, #720]
  40f284:	ldr	x9, [x8]
  40f288:	ldrb	w10, [x9, #1]
  40f28c:	cmp	w10, #0x9
  40f290:	b.eq	40f2bc <readlinkat@plt+0xc38c>  // b.none
  40f294:	ldr	x8, [sp, #656]
  40f298:	ldr	x1, [x8]
  40f29c:	sub	x0, x29, #0x3f
  40f2a0:	bl	415f48 <readlinkat@plt+0x13018>
  40f2a4:	adrp	x8, 47b000 <renameat2@@Base+0x7768>
  40f2a8:	add	x8, x8, #0xeda
  40f2ac:	str	x0, [sp, #88]
  40f2b0:	mov	x0, x8
  40f2b4:	ldr	x1, [sp, #88]
  40f2b8:	bl	4144f8 <readlinkat@plt+0x115c8>
  40f2bc:	ldrsw	x8, [sp, #840]
  40f2c0:	ldr	x9, [sp, #800]
  40f2c4:	ldr	x10, [x9]
  40f2c8:	mov	w11, #0x0                   	// #0
  40f2cc:	cmp	x8, x10
  40f2d0:	str	w11, [sp, #84]
  40f2d4:	b.ne	40f2e0 <readlinkat@plt+0xc3b0>  // b.any
  40f2d8:	bl	40fa50 <readlinkat@plt+0xcb20>
  40f2dc:	str	w0, [sp, #84]
  40f2e0:	ldr	w8, [sp, #84]
  40f2e4:	and	w8, w8, #0x1
  40f2e8:	add	w8, w8, #0x2
  40f2ec:	ldur	x9, [x29, #-40]
  40f2f0:	subs	x9, x9, w8, sxtw
  40f2f4:	stur	x9, [x29, #-40]
  40f2f8:	ldur	x9, [x29, #-40]
  40f2fc:	ldr	x10, [sp, #680]
  40f300:	ldr	x11, [x10]
  40f304:	ldrsw	x12, [sp, #840]
  40f308:	mov	x13, #0x8                   	// #8
  40f30c:	str	x9, [x11, x12, lsl #3]
  40f310:	ldr	x9, [sp, #720]
  40f314:	ldr	x11, [x9]
  40f318:	add	x0, x11, #0x2
  40f31c:	ldur	x1, [x29, #-40]
  40f320:	str	x13, [sp, #72]
  40f324:	bl	415e44 <readlinkat@plt+0x12f14>
  40f328:	ldr	x9, [sp, #672]
  40f32c:	ldr	x10, [x9]
  40f330:	ldrsw	x11, [sp, #840]
  40f334:	ldr	x12, [sp, #72]
  40f338:	mul	x11, x12, x11
  40f33c:	add	x10, x10, x11
  40f340:	str	x0, [x10]
  40f344:	ldur	x10, [x29, #-40]
  40f348:	cbz	x10, 40f390 <readlinkat@plt+0xc460>
  40f34c:	ldr	x8, [sp, #672]
  40f350:	ldr	x9, [x8]
  40f354:	ldrsw	x10, [sp, #840]
  40f358:	mov	x11, #0x8                   	// #8
  40f35c:	mul	x10, x11, x10
  40f360:	add	x9, x9, x10
  40f364:	ldr	x9, [x9]
  40f368:	cbnz	x9, 40f390 <readlinkat@plt+0xc460>
  40f36c:	ldr	w8, [sp, #840]
  40f370:	subs	w8, w8, #0x1
  40f374:	mov	w0, w8
  40f378:	sxtw	x9, w0
  40f37c:	ldr	x10, [sp, #800]
  40f380:	str	x9, [x10]
  40f384:	mov	w8, #0xffffffff            	// #-1
  40f388:	stur	w8, [x29, #-4]
  40f38c:	b	40f608 <readlinkat@plt+0xc6d8>
  40f390:	ldr	x8, [sp, #664]
  40f394:	ldr	x9, [x8]
  40f398:	ldrsw	x10, [sp, #840]
  40f39c:	add	x9, x9, x10
  40f3a0:	mov	w11, #0x2b                  	// #43
  40f3a4:	strb	w11, [x9]
  40f3a8:	ldr	w8, [sp, #840]
  40f3ac:	add	w8, w8, #0x1
  40f3b0:	str	w8, [sp, #840]
  40f3b4:	b	40f1dc <readlinkat@plt+0xc2ac>
  40f3b8:	ldurb	w8, [x29, #-9]
  40f3bc:	tbnz	w8, #0, 40f3c4 <readlinkat@plt+0xc494>
  40f3c0:	b	40f3d8 <readlinkat@plt+0xc4a8>
  40f3c4:	bl	40fb14 <readlinkat@plt+0xcbe4>
  40f3c8:	tbnz	w0, #0, 40f3d8 <readlinkat@plt+0xc4a8>
  40f3cc:	adrp	x0, 47b000 <renameat2@@Base+0x7768>
  40f3d0:	add	x0, x0, #0xf14
  40f3d4:	bl	41460c <readlinkat@plt+0x116dc>
  40f3d8:	ldr	x8, [sp, #800]
  40f3dc:	ldr	x9, [x8]
  40f3e0:	add	x9, x9, #0x1
  40f3e4:	ldr	x10, [sp, #760]
  40f3e8:	ldr	x11, [x10]
  40f3ec:	cmp	x9, x11
  40f3f0:	b.ge	40f3f8 <readlinkat@plt+0xc4c8>  // b.tcont
  40f3f4:	b	40f410 <readlinkat@plt+0xc4e0>
  40f3f8:	adrp	x0, 47b000 <renameat2@@Base+0x7768>
  40f3fc:	add	x0, x0, #0xf3a
  40f400:	ldr	x1, [sp, #792]
  40f404:	mov	w2, #0x776                 	// #1910
  40f408:	ldr	x3, [sp, #784]
  40f40c:	bl	402e40 <__assert_fail@plt>
  40f410:	ldr	x8, [sp, #664]
  40f414:	ldr	x9, [x8]
  40f418:	ldr	x10, [sp, #800]
  40f41c:	ldr	x11, [x10]
  40f420:	add	x11, x11, #0x1
  40f424:	add	x9, x9, x11
  40f428:	mov	w12, #0x5e                  	// #94
  40f42c:	strb	w12, [x9]
  40f430:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40f434:	add	x9, x9, #0xa4c
  40f438:	ldr	w12, [x9]
  40f43c:	and	w12, w12, #0x2
  40f440:	cbz	w12, 40f600 <readlinkat@plt+0xc6d0>
  40f444:	str	xzr, [sp, #808]
  40f448:	ldr	x8, [sp, #808]
  40f44c:	ldr	x9, [sp, #800]
  40f450:	ldr	x10, [x9]
  40f454:	add	x10, x10, #0x1
  40f458:	cmp	x8, x10
  40f45c:	b.gt	40f5f4 <readlinkat@plt+0xc6c4>
  40f460:	ldr	x8, [sp, #632]
  40f464:	ldr	x0, [x8]
  40f468:	ldr	x1, [sp, #808]
  40f46c:	sub	x9, x29, #0x3f
  40f470:	str	x0, [sp, #64]
  40f474:	mov	x0, x9
  40f478:	bl	415f48 <readlinkat@plt+0x13018>
  40f47c:	ldr	x8, [sp, #664]
  40f480:	ldr	x9, [x8]
  40f484:	ldr	x10, [sp, #808]
  40f488:	ldrb	w3, [x9, x10]
  40f48c:	ldr	x9, [sp, #64]
  40f490:	str	x0, [sp, #56]
  40f494:	mov	x0, x9
  40f498:	adrp	x1, 47b000 <renameat2@@Base+0x7768>
  40f49c:	add	x1, x1, #0xf4e
  40f4a0:	ldr	x2, [sp, #56]
  40f4a4:	bl	402ef0 <fprintf@plt>
  40f4a8:	ldr	x8, [sp, #664]
  40f4ac:	ldr	x9, [x8]
  40f4b0:	ldr	x10, [sp, #808]
  40f4b4:	ldrb	w11, [x9, x10]
  40f4b8:	cmp	w11, #0x2a
  40f4bc:	b.ne	40f51c <readlinkat@plt+0xc5ec>  // b.any
  40f4c0:	ldr	x8, [sp, #632]
  40f4c4:	ldr	x0, [x8]
  40f4c8:	ldr	x9, [sp, #712]
  40f4cc:	ldr	x1, [x9]
  40f4d0:	sub	x10, x29, #0x3f
  40f4d4:	str	x0, [sp, #48]
  40f4d8:	mov	x0, x10
  40f4dc:	bl	415f48 <readlinkat@plt+0x13018>
  40f4e0:	ldr	x8, [sp, #704]
  40f4e4:	ldr	x1, [x8]
  40f4e8:	sub	x9, x29, #0x56
  40f4ec:	str	x0, [sp, #40]
  40f4f0:	mov	x0, x9
  40f4f4:	bl	415f48 <readlinkat@plt+0x13018>
  40f4f8:	ldr	x8, [sp, #48]
  40f4fc:	str	x0, [sp, #32]
  40f500:	mov	x0, x8
  40f504:	adrp	x1, 47b000 <renameat2@@Base+0x7768>
  40f508:	add	x1, x1, #0xe3f
  40f50c:	ldr	x2, [sp, #40]
  40f510:	ldr	x3, [sp, #32]
  40f514:	bl	402ef0 <fprintf@plt>
  40f518:	b	40f5e4 <readlinkat@plt+0xc6b4>
  40f51c:	ldr	x8, [sp, #664]
  40f520:	ldr	x9, [x8]
  40f524:	ldr	x10, [sp, #808]
  40f528:	ldrb	w11, [x9, x10]
  40f52c:	cmp	w11, #0x3d
  40f530:	b.ne	40f590 <readlinkat@plt+0xc660>  // b.any
  40f534:	ldr	x8, [sp, #632]
  40f538:	ldr	x0, [x8]
  40f53c:	ldr	x9, [sp, #696]
  40f540:	ldr	x1, [x9]
  40f544:	sub	x10, x29, #0x3f
  40f548:	str	x0, [sp, #24]
  40f54c:	mov	x0, x10
  40f550:	bl	415f48 <readlinkat@plt+0x13018>
  40f554:	ldr	x8, [sp, #688]
  40f558:	ldr	x1, [x8]
  40f55c:	sub	x9, x29, #0x56
  40f560:	str	x0, [sp, #16]
  40f564:	mov	x0, x9
  40f568:	bl	415f48 <readlinkat@plt+0x13018>
  40f56c:	ldr	x8, [sp, #24]
  40f570:	str	x0, [sp, #8]
  40f574:	mov	x0, x8
  40f578:	adrp	x1, 47b000 <renameat2@@Base+0x7768>
  40f57c:	add	x1, x1, #0xe3f
  40f580:	ldr	x2, [sp, #16]
  40f584:	ldr	x3, [sp, #8]
  40f588:	bl	402ef0 <fprintf@plt>
  40f58c:	b	40f5e4 <readlinkat@plt+0xc6b4>
  40f590:	ldr	x8, [sp, #664]
  40f594:	ldr	x9, [x8]
  40f598:	ldr	x10, [sp, #808]
  40f59c:	ldrb	w11, [x9, x10]
  40f5a0:	cmp	w11, #0x5e
  40f5a4:	b.eq	40f5d4 <readlinkat@plt+0xc6a4>  // b.none
  40f5a8:	ldr	x8, [sp, #632]
  40f5ac:	ldr	x1, [x8]
  40f5b0:	adrp	x0, 47b000 <renameat2@@Base+0x7768>
  40f5b4:	add	x0, x0, #0xf54
  40f5b8:	bl	402790 <fputs@plt>
  40f5bc:	ldr	x8, [sp, #808]
  40f5c0:	ldr	x9, [sp, #632]
  40f5c4:	ldr	x1, [x9]
  40f5c8:	mov	x0, x8
  40f5cc:	bl	4100fc <readlinkat@plt+0xd1cc>
  40f5d0:	b	40f5e4 <readlinkat@plt+0xc6b4>
  40f5d4:	ldr	x8, [sp, #632]
  40f5d8:	ldr	x1, [x8]
  40f5dc:	mov	w0, #0xa                   	// #10
  40f5e0:	bl	4028c0 <fputc@plt>
  40f5e4:	ldr	x8, [sp, #808]
  40f5e8:	add	x8, x8, #0x1
  40f5ec:	str	x8, [sp, #808]
  40f5f0:	b	40f448 <readlinkat@plt+0xc518>
  40f5f4:	ldr	x8, [sp, #632]
  40f5f8:	ldr	x0, [x8]
  40f5fc:	bl	402d10 <fflush@plt>
  40f600:	mov	w8, #0x1                   	// #1
  40f604:	stur	w8, [x29, #-4]
  40f608:	ldur	w0, [x29, #-4]
  40f60c:	add	sp, sp, #0x460
  40f610:	ldp	x20, x19, [sp, #64]
  40f614:	ldp	x22, x21, [sp, #48]
  40f618:	ldp	x24, x23, [sp, #32]
  40f61c:	ldp	x28, x25, [sp, #16]
  40f620:	ldp	x29, x30, [sp], #80
  40f624:	ret
  40f628:	sub	sp, sp, #0x20
  40f62c:	stp	x29, x30, [sp, #16]
  40f630:	add	x29, sp, #0x10
  40f634:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40f638:	add	x8, x8, #0x698
  40f63c:	adrp	x9, 490000 <renameat2@@Base+0x1c768>
  40f640:	add	x9, x9, #0x448
  40f644:	ldr	x8, [x8]
  40f648:	str	x9, [sp, #8]
  40f64c:	cbnz	x8, 40f670 <readlinkat@plt+0xc740>
  40f650:	ldr	x8, [sp, #8]
  40f654:	ldr	x9, [x8]
  40f658:	mov	x10, #0x8                   	// #8
  40f65c:	mul	x0, x9, x10
  40f660:	bl	474684 <renameat2@@Base+0xdec>
  40f664:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40f668:	add	x8, x8, #0x698
  40f66c:	str	x0, [x8]
  40f670:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40f674:	add	x8, x8, #0x6b8
  40f678:	ldr	x8, [x8]
  40f67c:	cbnz	x8, 40f6a0 <readlinkat@plt+0xc770>
  40f680:	ldr	x8, [sp, #8]
  40f684:	ldr	x9, [x8]
  40f688:	mov	x10, #0x8                   	// #8
  40f68c:	mul	x0, x9, x10
  40f690:	bl	474684 <renameat2@@Base+0xdec>
  40f694:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40f698:	add	x8, x8, #0x6b8
  40f69c:	str	x0, [x8]
  40f6a0:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40f6a4:	add	x8, x8, #0x6b0
  40f6a8:	ldr	x8, [x8]
  40f6ac:	cbnz	x8, 40f6d0 <readlinkat@plt+0xc7a0>
  40f6b0:	ldr	x8, [sp, #8]
  40f6b4:	ldr	x9, [x8]
  40f6b8:	mov	x10, #0x1                   	// #1
  40f6bc:	mul	x0, x9, x10
  40f6c0:	bl	474684 <renameat2@@Base+0xdec>
  40f6c4:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40f6c8:	add	x8, x8, #0x6b0
  40f6cc:	str	x0, [x8]
  40f6d0:	ldp	x29, x30, [sp, #16]
  40f6d4:	add	sp, sp, #0x20
  40f6d8:	ret
  40f6dc:	stp	x29, x30, [sp, #-16]!
  40f6e0:	mov	x29, sp
  40f6e4:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40f6e8:	add	x8, x8, #0x658
  40f6ec:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40f6f0:	add	x9, x9, #0x738
  40f6f4:	adrp	x10, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40f6f8:	add	x10, x10, #0x660
  40f6fc:	adrp	x11, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40f700:	add	x11, x11, #0x720
  40f704:	ldr	x0, [x8]
  40f708:	ldr	w1, [x9]
  40f70c:	ldrb	w12, [x10]
  40f710:	ldrb	w13, [x11]
  40f714:	and	w2, w12, #0x1
  40f718:	and	w3, w13, #0x1
  40f71c:	bl	410d68 <readlinkat@plt+0xde38>
  40f720:	ldp	x29, x30, [sp], #16
  40f724:	ret
  40f728:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40f72c:	add	x8, x8, #0x6a8
  40f730:	ldr	x0, [x8]
  40f734:	ret
  40f738:	sub	sp, sp, #0x70
  40f73c:	stp	x29, x30, [sp, #96]
  40f740:	add	x29, sp, #0x60
  40f744:	mov	w8, #0x0                   	// #0
  40f748:	stur	x0, [x29, #-8]
  40f74c:	stur	x1, [x29, #-16]
  40f750:	stur	xzr, [x29, #-32]
  40f754:	sturb	w8, [x29, #-33]
  40f758:	ldur	x9, [x29, #-8]
  40f75c:	stur	x9, [x29, #-24]
  40f760:	ldur	x8, [x29, #-24]
  40f764:	ldrb	w9, [x8]
  40f768:	subs	w9, w9, #0x30
  40f76c:	cmp	w9, #0x9
  40f770:	b.hi	40f7e4 <readlinkat@plt+0xc8b4>  // b.pmore
  40f774:	ldur	x8, [x29, #-32]
  40f778:	mov	x9, #0xa                   	// #10
  40f77c:	mul	x8, x9, x8
  40f780:	ldur	x10, [x29, #-24]
  40f784:	ldrb	w11, [x10]
  40f788:	subs	w11, w11, #0x30
  40f78c:	add	x8, x8, w11, sxtw
  40f790:	str	x8, [sp, #32]
  40f794:	ldr	x8, [sp, #32]
  40f798:	sdiv	x8, x8, x9
  40f79c:	ldur	x9, [x29, #-32]
  40f7a0:	cmp	x8, x9
  40f7a4:	cset	w11, ne  // ne = any
  40f7a8:	mov	w12, #0x1                   	// #1
  40f7ac:	and	w11, w11, #0x1
  40f7b0:	ldurb	w13, [x29, #-33]
  40f7b4:	and	w13, w13, #0x1
  40f7b8:	orr	w11, w13, w11
  40f7bc:	cmp	w11, #0x0
  40f7c0:	cset	w11, ne  // ne = any
  40f7c4:	and	w11, w11, w12
  40f7c8:	sturb	w11, [x29, #-33]
  40f7cc:	ldr	x8, [sp, #32]
  40f7d0:	stur	x8, [x29, #-32]
  40f7d4:	ldur	x8, [x29, #-24]
  40f7d8:	add	x8, x8, #0x1
  40f7dc:	stur	x8, [x29, #-24]
  40f7e0:	b	40f760 <readlinkat@plt+0xc830>
  40f7e4:	ldur	x8, [x29, #-24]
  40f7e8:	ldur	x9, [x29, #-8]
  40f7ec:	cmp	x8, x9
  40f7f0:	b.ne	40f82c <readlinkat@plt+0xc8fc>  // b.any
  40f7f4:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40f7f8:	add	x8, x8, #0x690
  40f7fc:	ldr	x1, [x8]
  40f800:	add	x0, sp, #0x28
  40f804:	bl	415f48 <readlinkat@plt+0x13018>
  40f808:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40f80c:	add	x8, x8, #0xb10
  40f810:	ldr	x2, [x8]
  40f814:	adrp	x8, 47c000 <renameat2@@Base+0x8768>
  40f818:	add	x8, x8, #0x31d
  40f81c:	str	x0, [sp, #24]
  40f820:	mov	x0, x8
  40f824:	ldr	x1, [sp, #24]
  40f828:	bl	4144f8 <readlinkat@plt+0x115c8>
  40f82c:	ldurb	w8, [x29, #-33]
  40f830:	tbnz	w8, #0, 40f838 <readlinkat@plt+0xc908>
  40f834:	b	40f890 <readlinkat@plt+0xc960>
  40f838:	ldur	x8, [x29, #-24]
  40f83c:	ldur	x9, [x29, #-8]
  40f840:	subs	x8, x8, x9
  40f844:	ldur	x2, [x29, #-8]
  40f848:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40f84c:	add	x9, x9, #0x690
  40f850:	ldr	x1, [x9]
  40f854:	add	x0, sp, #0x28
  40f858:	str	w8, [sp, #20]
  40f85c:	str	x2, [sp, #8]
  40f860:	bl	415f48 <readlinkat@plt+0x13018>
  40f864:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40f868:	add	x9, x9, #0xb10
  40f86c:	ldr	x4, [x9]
  40f870:	adrp	x9, 47c000 <renameat2@@Base+0x8768>
  40f874:	add	x9, x9, #0x340
  40f878:	str	x0, [sp]
  40f87c:	mov	x0, x9
  40f880:	ldr	w1, [sp, #20]
  40f884:	ldr	x2, [sp, #8]
  40f888:	ldr	x3, [sp]
  40f88c:	bl	4144f8 <readlinkat@plt+0x115c8>
  40f890:	ldur	x8, [x29, #-32]
  40f894:	ldur	x9, [x29, #-16]
  40f898:	str	x8, [x9]
  40f89c:	ldur	x0, [x29, #-24]
  40f8a0:	ldp	x29, x30, [sp, #96]
  40f8a4:	add	sp, sp, #0x70
  40f8a8:	ret
  40f8ac:	sub	sp, sp, #0x40
  40f8b0:	stp	x29, x30, [sp, #48]
  40f8b4:	add	x29, sp, #0x30
  40f8b8:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40f8bc:	add	x8, x8, #0x690
  40f8c0:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40f8c4:	add	x9, x9, #0xb10
  40f8c8:	adrp	x0, 47c000 <renameat2@@Base+0x8768>
  40f8cc:	add	x0, x0, #0x36d
  40f8d0:	sub	x10, x29, #0x17
  40f8d4:	ldr	x1, [x8]
  40f8d8:	str	x0, [sp, #16]
  40f8dc:	mov	x0, x10
  40f8e0:	str	x9, [sp, #8]
  40f8e4:	bl	415f48 <readlinkat@plt+0x13018>
  40f8e8:	ldr	x8, [sp, #8]
  40f8ec:	ldr	x2, [x8]
  40f8f0:	ldr	x9, [sp, #16]
  40f8f4:	str	x0, [sp]
  40f8f8:	mov	x0, x9
  40f8fc:	ldr	x1, [sp]
  40f900:	bl	4144f8 <readlinkat@plt+0x115c8>
  40f904:	sub	sp, sp, #0x40
  40f908:	stp	x29, x30, [sp, #48]
  40f90c:	add	x29, sp, #0x30
  40f910:	adrp	x8, 490000 <renameat2@@Base+0x1c768>
  40f914:	add	x8, x8, #0x448
  40f918:	mov	x9, #0x2                   	// #2
  40f91c:	adrp	x10, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40f920:	add	x10, x10, #0x698
  40f924:	adrp	x11, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40f928:	add	x11, x11, #0x6b8
  40f92c:	adrp	x12, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40f930:	add	x12, x12, #0x6b0
  40f934:	ldr	x13, [x8]
  40f938:	mul	x9, x13, x9
  40f93c:	str	x9, [x8]
  40f940:	ldr	x9, [x10]
  40f944:	stur	x8, [x29, #-16]
  40f948:	str	x10, [sp, #24]
  40f94c:	str	x11, [sp, #16]
  40f950:	str	x12, [sp, #8]
  40f954:	cbz	x9, 40f974 <readlinkat@plt+0xca44>
  40f958:	ldr	x8, [sp, #16]
  40f95c:	ldr	x9, [x8]
  40f960:	cbz	x9, 40f974 <readlinkat@plt+0xca44>
  40f964:	ldr	x8, [sp, #8]
  40f968:	ldr	x9, [x8]
  40f96c:	cbz	x9, 40f974 <readlinkat@plt+0xca44>
  40f970:	b	40f994 <readlinkat@plt+0xca64>
  40f974:	adrp	x0, 47c000 <renameat2@@Base+0x8768>
  40f978:	add	x0, x0, #0x38c
  40f97c:	adrp	x1, 47b000 <renameat2@@Base+0x7768>
  40f980:	add	x1, x1, #0xb0d
  40f984:	mov	w2, #0xba                  	// #186
  40f988:	adrp	x3, 47c000 <renameat2@@Base+0x8768>
  40f98c:	add	x3, x3, #0x3a6
  40f990:	bl	402e40 <__assert_fail@plt>
  40f994:	ldr	x8, [sp, #24]
  40f998:	ldr	x0, [x8]
  40f99c:	ldur	x9, [x29, #-16]
  40f9a0:	ldr	x10, [x9]
  40f9a4:	mov	x11, #0x8                   	// #8
  40f9a8:	mul	x1, x10, x11
  40f9ac:	bl	402a90 <realloc@plt>
  40f9b0:	ldr	x8, [sp, #24]
  40f9b4:	str	x0, [x8]
  40f9b8:	cbz	x0, 40fa1c <readlinkat@plt+0xcaec>
  40f9bc:	ldr	x8, [sp, #16]
  40f9c0:	ldr	x0, [x8]
  40f9c4:	ldur	x9, [x29, #-16]
  40f9c8:	ldr	x10, [x9]
  40f9cc:	mov	x11, #0x8                   	// #8
  40f9d0:	mul	x1, x10, x11
  40f9d4:	bl	402a90 <realloc@plt>
  40f9d8:	ldr	x8, [sp, #16]
  40f9dc:	str	x0, [x8]
  40f9e0:	cbz	x0, 40fa1c <readlinkat@plt+0xcaec>
  40f9e4:	ldr	x8, [sp, #8]
  40f9e8:	ldr	x0, [x8]
  40f9ec:	ldur	x9, [x29, #-16]
  40f9f0:	ldr	x10, [x9]
  40f9f4:	mov	x11, #0x1                   	// #1
  40f9f8:	mul	x1, x10, x11
  40f9fc:	bl	402a90 <realloc@plt>
  40fa00:	ldr	x8, [sp, #8]
  40fa04:	str	x0, [x8]
  40fa08:	cbz	x0, 40fa1c <readlinkat@plt+0xcaec>
  40fa0c:	mov	w8, #0x1                   	// #1
  40fa10:	and	w8, w8, #0x1
  40fa14:	sturb	w8, [x29, #-1]
  40fa18:	b	40fa3c <readlinkat@plt+0xcb0c>
  40fa1c:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40fa20:	add	x8, x8, #0xa70
  40fa24:	ldrb	w9, [x8]
  40fa28:	tbnz	w9, #0, 40fa30 <readlinkat@plt+0xcb00>
  40fa2c:	bl	4137e4 <readlinkat@plt+0x108b4>
  40fa30:	mov	w8, wzr
  40fa34:	and	w8, w8, #0x1
  40fa38:	sturb	w8, [x29, #-1]
  40fa3c:	ldurb	w8, [x29, #-1]
  40fa40:	and	w0, w8, #0x1
  40fa44:	ldp	x29, x30, [sp, #48]
  40fa48:	add	sp, sp, #0x40
  40fa4c:	ret
  40fa50:	sub	sp, sp, #0x40
  40fa54:	stp	x29, x30, [sp, #48]
  40fa58:	add	x29, sp, #0x30
  40fa5c:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40fa60:	add	x8, x8, #0x668
  40fa64:	ldr	x8, [x8]
  40fa68:	stur	x8, [x29, #-16]
  40fa6c:	ldur	x0, [x29, #-16]
  40fa70:	bl	402860 <ftell@plt>
  40fa74:	str	x0, [sp, #16]
  40fa78:	ldur	x0, [x29, #-16]
  40fa7c:	bl	402aa0 <getc@plt>
  40fa80:	cmp	w0, #0x5c
  40fa84:	b.ne	40fad8 <readlinkat@plt+0xcba8>  // b.any
  40fa88:	ldur	x0, [x29, #-16]
  40fa8c:	bl	402aa0 <getc@plt>
  40fa90:	stur	w0, [x29, #-20]
  40fa94:	mov	w8, #0x0                   	// #0
  40fa98:	cmp	w0, #0xa
  40fa9c:	str	w8, [sp, #12]
  40faa0:	b.eq	40fab8 <readlinkat@plt+0xcb88>  // b.none
  40faa4:	ldur	w8, [x29, #-20]
  40faa8:	mov	w9, #0xffffffff            	// #-1
  40faac:	cmp	w8, w9
  40fab0:	cset	w8, ne  // ne = any
  40fab4:	str	w8, [sp, #12]
  40fab8:	ldr	w8, [sp, #12]
  40fabc:	tbnz	w8, #0, 40fac4 <readlinkat@plt+0xcb94>
  40fac0:	b	40fac8 <readlinkat@plt+0xcb98>
  40fac4:	b	40fa88 <readlinkat@plt+0xcb58>
  40fac8:	mov	w8, #0x1                   	// #1
  40facc:	and	w8, w8, #0x1
  40fad0:	sturb	w8, [x29, #-1]
  40fad4:	b	40fb00 <readlinkat@plt+0xcbd0>
  40fad8:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40fadc:	add	x8, x8, #0x668
  40fae0:	ldr	x0, [x8]
  40fae4:	ldr	x1, [sp, #16]
  40fae8:	mov	w9, wzr
  40faec:	mov	w2, w9
  40faf0:	bl	416f94 <readlinkat@plt+0x14064>
  40faf4:	mov	w9, wzr
  40faf8:	and	w9, w9, #0x1
  40fafc:	sturb	w9, [x29, #-1]
  40fb00:	ldurb	w8, [x29, #-1]
  40fb04:	and	w0, w8, #0x1
  40fb08:	ldp	x29, x30, [sp, #48]
  40fb0c:	add	sp, sp, #0x40
  40fb10:	ret
  40fb14:	sub	sp, sp, #0x90
  40fb18:	stp	x29, x30, [sp, #128]
  40fb1c:	add	x29, sp, #0x80
  40fb20:	mov	w8, #0x0                   	// #0
  40fb24:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40fb28:	add	x9, x9, #0x630
  40fb2c:	adrp	x10, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40fb30:	add	x10, x10, #0x638
  40fb34:	adrp	x11, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40fb38:	add	x11, x11, #0x698
  40fb3c:	adrp	x12, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40fb40:	add	x12, x12, #0x6b8
  40fb44:	adrp	x13, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40fb48:	add	x13, x13, #0x6b0
  40fb4c:	mov	x14, xzr
  40fb50:	adrp	x15, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  40fb54:	add	x15, x15, #0x640
  40fb58:	adrp	x16, 490000 <renameat2@@Base+0x1c768>
  40fb5c:	add	x16, x16, #0x438
  40fb60:	adrp	x17, 490000 <renameat2@@Base+0x1c768>
  40fb64:	add	x17, x17, #0x430
  40fb68:	adrp	x18, 47b000 <renameat2@@Base+0x7768>
  40fb6c:	add	x18, x18, #0xb0d
  40fb70:	adrp	x0, 47b000 <renameat2@@Base+0x7768>
  40fb74:	add	x0, x0, #0xf68
  40fb78:	sturb	w8, [x29, #-49]
  40fb7c:	ldr	x1, [x9]
  40fb80:	stur	x1, [x29, #-40]
  40fb84:	ldr	x1, [x10]
  40fb88:	str	x1, [x9]
  40fb8c:	ldur	x9, [x29, #-40]
  40fb90:	str	x9, [x10]
  40fb94:	ldr	x9, [x11]
  40fb98:	stur	x9, [x29, #-16]
  40fb9c:	ldr	x9, [x12]
  40fba0:	stur	x9, [x29, #-24]
  40fba4:	ldr	x9, [x13]
  40fba8:	stur	x9, [x29, #-32]
  40fbac:	str	x14, [x11]
  40fbb0:	str	x14, [x12]
  40fbb4:	str	x14, [x13]
  40fbb8:	str	x11, [sp, #56]
  40fbbc:	str	x12, [sp, #48]
  40fbc0:	str	x13, [sp, #40]
  40fbc4:	str	x15, [sp, #32]
  40fbc8:	str	x16, [sp, #24]
  40fbcc:	str	x17, [sp, #16]
  40fbd0:	str	x18, [sp, #8]
  40fbd4:	str	x0, [sp]
  40fbd8:	bl	40f628 <readlinkat@plt+0xc6f8>
  40fbdc:	ldr	x9, [sp, #56]
  40fbe0:	ldr	x10, [x9]
  40fbe4:	cbz	x10, 40fc00 <readlinkat@plt+0xccd0>
  40fbe8:	ldr	x8, [sp, #48]
  40fbec:	ldr	x9, [x8]
  40fbf0:	cbz	x9, 40fc00 <readlinkat@plt+0xccd0>
  40fbf4:	ldr	x8, [sp, #40]
  40fbf8:	ldr	x9, [x8]
  40fbfc:	cbnz	x9, 40fc58 <readlinkat@plt+0xcd28>
  40fc00:	ldr	x8, [sp, #56]
  40fc04:	ldr	x0, [x8]
  40fc08:	bl	402c30 <free@plt>
  40fc0c:	ldur	x8, [x29, #-16]
  40fc10:	ldr	x9, [sp, #56]
  40fc14:	str	x8, [x9]
  40fc18:	ldr	x8, [sp, #48]
  40fc1c:	ldr	x0, [x8]
  40fc20:	bl	402c30 <free@plt>
  40fc24:	ldur	x8, [x29, #-24]
  40fc28:	ldr	x9, [sp, #48]
  40fc2c:	str	x8, [x9]
  40fc30:	ldr	x8, [sp, #40]
  40fc34:	ldr	x0, [x8]
  40fc38:	bl	402c30 <free@plt>
  40fc3c:	ldur	x8, [x29, #-32]
  40fc40:	ldr	x9, [sp, #40]
  40fc44:	str	x8, [x9]
  40fc48:	mov	w10, wzr
  40fc4c:	and	w10, w10, #0x1
  40fc50:	sturb	w10, [x29, #-1]
  40fc54:	b	4100e8 <readlinkat@plt+0xd1b8>
  40fc58:	ldr	x8, [sp, #32]
  40fc5c:	ldr	x9, [x8]
  40fc60:	add	x9, x9, #0x1
  40fc64:	stur	x9, [x29, #-40]
  40fc68:	ldur	x9, [x29, #-32]
  40fc6c:	ldur	x10, [x29, #-40]
  40fc70:	ldrb	w11, [x9, x10]
  40fc74:	cmp	w11, #0xa
  40fc78:	b.ne	40fc90 <readlinkat@plt+0xcd60>  // b.any
  40fc7c:	mov	w8, #0x1                   	// #1
  40fc80:	sturb	w8, [x29, #-49]
  40fc84:	ldur	x9, [x29, #-40]
  40fc88:	add	x9, x9, #0x1
  40fc8c:	stur	x9, [x29, #-40]
  40fc90:	ldr	x8, [sp, #24]
  40fc94:	ldr	x9, [x8]
  40fc98:	cmp	x9, #0x0
  40fc9c:	cset	w10, lt  // lt = tstop
  40fca0:	tbnz	w10, #0, 40fd10 <readlinkat@plt+0xcde0>
  40fca4:	ldr	x8, [sp, #24]
  40fca8:	ldr	x9, [x8]
  40fcac:	ldur	x10, [x29, #-40]
  40fcb0:	cmp	x9, x10
  40fcb4:	b.gt	40fcd4 <readlinkat@plt+0xcda4>
  40fcb8:	ldr	x8, [sp, #16]
  40fcbc:	ldr	x9, [x8]
  40fcc0:	ldur	x10, [x29, #-40]
  40fcc4:	subs	x9, x9, x10
  40fcc8:	add	x9, x9, #0x1
  40fccc:	stur	x9, [x29, #-48]
  40fcd0:	b	40fce4 <readlinkat@plt+0xcdb4>
  40fcd4:	ldur	x8, [x29, #-40]
  40fcd8:	mov	x9, xzr
  40fcdc:	subs	x8, x9, x8
  40fce0:	stur	x8, [x29, #-48]
  40fce4:	ldur	x8, [x29, #-48]
  40fce8:	ldr	x9, [sp, #24]
  40fcec:	ldr	x10, [x9]
  40fcf0:	add	x8, x10, x8
  40fcf4:	str	x8, [x9]
  40fcf8:	ldur	x8, [x29, #-48]
  40fcfc:	adrp	x10, 490000 <renameat2@@Base+0x1c768>
  40fd00:	add	x10, x10, #0x440
  40fd04:	ldr	x11, [x10]
  40fd08:	add	x8, x11, x8
  40fd0c:	str	x8, [x10]
  40fd10:	stur	xzr, [x29, #-48]
  40fd14:	ldur	x8, [x29, #-40]
  40fd18:	ldr	x9, [sp, #16]
  40fd1c:	ldr	x10, [x9]
  40fd20:	cmp	x8, x10
  40fd24:	b.gt	40fde0 <readlinkat@plt+0xceb0>
  40fd28:	ldur	x8, [x29, #-16]
  40fd2c:	ldur	x9, [x29, #-40]
  40fd30:	mov	x10, #0x8                   	// #8
  40fd34:	mul	x9, x10, x9
  40fd38:	add	x8, x8, x9
  40fd3c:	ldr	x8, [x8]
  40fd40:	ldr	x9, [sp, #56]
  40fd44:	ldr	x11, [x9]
  40fd48:	ldur	x12, [x29, #-48]
  40fd4c:	mul	x10, x10, x12
  40fd50:	add	x10, x11, x10
  40fd54:	str	x8, [x10]
  40fd58:	ldur	x8, [x29, #-32]
  40fd5c:	ldur	x10, [x29, #-40]
  40fd60:	add	x8, x8, x10
  40fd64:	ldrb	w13, [x8]
  40fd68:	ldr	x8, [sp, #40]
  40fd6c:	ldr	x10, [x8]
  40fd70:	ldur	x11, [x29, #-48]
  40fd74:	add	x10, x10, x11
  40fd78:	strb	w13, [x10]
  40fd7c:	ldr	x10, [x8]
  40fd80:	ldur	x11, [x29, #-48]
  40fd84:	ldrb	w13, [x10, x11]
  40fd88:	cmp	w13, #0x2b
  40fd8c:	b.ne	40fda8 <readlinkat@plt+0xce78>  // b.any
  40fd90:	ldr	x8, [sp, #40]
  40fd94:	ldr	x9, [x8]
  40fd98:	ldur	x10, [x29, #-48]
  40fd9c:	add	x9, x9, x10
  40fda0:	mov	w11, #0x2d                  	// #45
  40fda4:	strb	w11, [x9]
  40fda8:	ldur	x8, [x29, #-24]
  40fdac:	ldur	x9, [x29, #-40]
  40fdb0:	ldr	x8, [x8, x9, lsl #3]
  40fdb4:	ldr	x9, [sp, #48]
  40fdb8:	ldr	x10, [x9]
  40fdbc:	ldur	x11, [x29, #-48]
  40fdc0:	str	x8, [x10, x11, lsl #3]
  40fdc4:	ldur	x8, [x29, #-40]
  40fdc8:	add	x8, x8, #0x1
  40fdcc:	stur	x8, [x29, #-40]
  40fdd0:	ldur	x8, [x29, #-48]
  40fdd4:	add	x8, x8, #0x1
  40fdd8:	stur	x8, [x29, #-48]
  40fddc:	b	40fd14 <readlinkat@plt+0xcde4>
  40fde0:	ldurb	w8, [x29, #-49]
  40fde4:	tbnz	w8, #0, 40fdec <readlinkat@plt+0xcebc>
  40fde8:	b	40fe78 <readlinkat@plt+0xcf48>
  40fdec:	ldr	x8, [sp, #32]
  40fdf0:	ldr	x9, [x8]
  40fdf4:	add	x9, x9, #0x1
  40fdf8:	stur	x9, [x29, #-40]
  40fdfc:	ldur	x9, [x29, #-16]
  40fe00:	ldur	x10, [x29, #-40]
  40fe04:	mov	x11, #0x8                   	// #8
  40fe08:	mul	x10, x11, x10
  40fe0c:	add	x9, x9, x10
  40fe10:	ldr	x9, [x9]
  40fe14:	ldr	x10, [sp, #56]
  40fe18:	ldr	x12, [x10]
  40fe1c:	ldur	x13, [x29, #-48]
  40fe20:	mul	x11, x11, x13
  40fe24:	add	x11, x12, x11
  40fe28:	str	x9, [x11]
  40fe2c:	ldur	x9, [x29, #-32]
  40fe30:	ldur	x11, [x29, #-40]
  40fe34:	add	x9, x9, x11
  40fe38:	ldrb	w14, [x9]
  40fe3c:	ldr	x9, [sp, #40]
  40fe40:	ldr	x11, [x9]
  40fe44:	ldur	x12, [x29, #-48]
  40fe48:	add	x11, x11, x12
  40fe4c:	strb	w14, [x11]
  40fe50:	ldur	x11, [x29, #-24]
  40fe54:	ldur	x12, [x29, #-40]
  40fe58:	ldr	x11, [x11, x12, lsl #3]
  40fe5c:	ldr	x12, [sp, #48]
  40fe60:	ldr	x13, [x12]
  40fe64:	ldur	x15, [x29, #-48]
  40fe68:	str	x11, [x13, x15, lsl #3]
  40fe6c:	ldur	x11, [x29, #-48]
  40fe70:	add	x11, x11, #0x1
  40fe74:	stur	x11, [x29, #-48]
  40fe78:	ldr	x8, [sp, #40]
  40fe7c:	ldr	x9, [x8]
  40fe80:	ldrb	w10, [x9]
  40fe84:	cmp	w10, #0x3d
  40fe88:	b.ne	40fe90 <readlinkat@plt+0xcf60>  // b.any
  40fe8c:	b	40fea8 <readlinkat@plt+0xcf78>
  40fe90:	adrp	x0, 47b000 <renameat2@@Base+0x7768>
  40fe94:	add	x0, x0, #0xf57
  40fe98:	ldr	x1, [sp, #8]
  40fe9c:	mov	w2, #0x858                 	// #2136
  40fea0:	ldr	x3, [sp]
  40fea4:	bl	402e40 <__assert_fail@plt>
  40fea8:	ldr	x8, [sp, #40]
  40feac:	ldr	x9, [x8]
  40feb0:	mov	w10, #0x2a                  	// #42
  40feb4:	strb	w10, [x9]
  40feb8:	ldr	x9, [sp, #56]
  40febc:	ldr	x11, [x9]
  40fec0:	ldr	x11, [x11]
  40fec4:	str	x11, [sp, #64]
  40fec8:	ldr	x8, [sp, #64]
  40fecc:	ldrb	w9, [x8]
  40fed0:	cbz	w9, 40ff00 <readlinkat@plt+0xcfd0>
  40fed4:	ldr	x8, [sp, #64]
  40fed8:	ldrb	w9, [x8]
  40fedc:	cmp	w9, #0x2d
  40fee0:	b.ne	40fef0 <readlinkat@plt+0xcfc0>  // b.any
  40fee4:	ldr	x8, [sp, #64]
  40fee8:	mov	w9, #0x2a                  	// #42
  40feec:	strb	w9, [x8]
  40fef0:	ldr	x8, [sp, #64]
  40fef4:	add	x8, x8, #0x1
  40fef8:	str	x8, [sp, #64]
  40fefc:	b	40fec8 <readlinkat@plt+0xcf98>
  40ff00:	ldur	x8, [x29, #-32]
  40ff04:	ldrb	w9, [x8]
  40ff08:	cmp	w9, #0x2a
  40ff0c:	b.ne	40ff14 <readlinkat@plt+0xcfe4>  // b.any
  40ff10:	b	40ff2c <readlinkat@plt+0xcffc>
  40ff14:	adrp	x0, 47b000 <renameat2@@Base+0x7768>
  40ff18:	add	x0, x0, #0xf7d
  40ff1c:	ldr	x1, [sp, #8]
  40ff20:	mov	w2, #0x860                 	// #2144
  40ff24:	ldr	x3, [sp]
  40ff28:	bl	402e40 <__assert_fail@plt>
  40ff2c:	ldur	x8, [x29, #-32]
  40ff30:	mov	w9, #0x3d                  	// #61
  40ff34:	strb	w9, [x8]
  40ff38:	ldur	x8, [x29, #-16]
  40ff3c:	ldr	x8, [x8]
  40ff40:	str	x8, [sp, #64]
  40ff44:	ldr	x8, [sp, #64]
  40ff48:	ldrb	w9, [x8]
  40ff4c:	cbz	w9, 40ff7c <readlinkat@plt+0xd04c>
  40ff50:	ldr	x8, [sp, #64]
  40ff54:	ldrb	w9, [x8]
  40ff58:	cmp	w9, #0x2a
  40ff5c:	b.ne	40ff6c <readlinkat@plt+0xd03c>  // b.any
  40ff60:	ldr	x8, [sp, #64]
  40ff64:	mov	w9, #0x2d                  	// #45
  40ff68:	strb	w9, [x8]
  40ff6c:	ldr	x8, [sp, #64]
  40ff70:	add	x8, x8, #0x1
  40ff74:	str	x8, [sp, #64]
  40ff78:	b	40ff44 <readlinkat@plt+0xd014>
  40ff7c:	stur	xzr, [x29, #-40]
  40ff80:	ldur	x8, [x29, #-48]
  40ff84:	ldr	x9, [sp, #16]
  40ff88:	ldr	x10, [x9]
  40ff8c:	cmp	x8, x10
  40ff90:	b.gt	41004c <readlinkat@plt+0xd11c>
  40ff94:	ldur	x8, [x29, #-16]
  40ff98:	ldur	x9, [x29, #-40]
  40ff9c:	mov	x10, #0x8                   	// #8
  40ffa0:	mul	x9, x10, x9
  40ffa4:	add	x8, x8, x9
  40ffa8:	ldr	x8, [x8]
  40ffac:	ldr	x9, [sp, #56]
  40ffb0:	ldr	x11, [x9]
  40ffb4:	ldur	x12, [x29, #-48]
  40ffb8:	mul	x10, x10, x12
  40ffbc:	add	x10, x11, x10
  40ffc0:	str	x8, [x10]
  40ffc4:	ldur	x8, [x29, #-32]
  40ffc8:	ldur	x10, [x29, #-40]
  40ffcc:	add	x8, x8, x10
  40ffd0:	ldrb	w13, [x8]
  40ffd4:	ldr	x8, [sp, #40]
  40ffd8:	ldr	x10, [x8]
  40ffdc:	ldur	x11, [x29, #-48]
  40ffe0:	add	x10, x10, x11
  40ffe4:	strb	w13, [x10]
  40ffe8:	ldr	x10, [x8]
  40ffec:	ldur	x11, [x29, #-48]
  40fff0:	ldrb	w13, [x10, x11]
  40fff4:	cmp	w13, #0x2d
  40fff8:	b.ne	410014 <readlinkat@plt+0xd0e4>  // b.any
  40fffc:	ldr	x8, [sp, #40]
  410000:	ldr	x9, [x8]
  410004:	ldur	x10, [x29, #-48]
  410008:	add	x9, x9, x10
  41000c:	mov	w11, #0x2b                  	// #43
  410010:	strb	w11, [x9]
  410014:	ldur	x8, [x29, #-24]
  410018:	ldur	x9, [x29, #-40]
  41001c:	ldr	x8, [x8, x9, lsl #3]
  410020:	ldr	x9, [sp, #48]
  410024:	ldr	x10, [x9]
  410028:	ldur	x11, [x29, #-48]
  41002c:	str	x8, [x10, x11, lsl #3]
  410030:	ldur	x8, [x29, #-40]
  410034:	add	x8, x8, #0x1
  410038:	stur	x8, [x29, #-40]
  41003c:	ldur	x8, [x29, #-48]
  410040:	add	x8, x8, #0x1
  410044:	stur	x8, [x29, #-48]
  410048:	b	40ff80 <readlinkat@plt+0xd050>
  41004c:	ldur	x8, [x29, #-40]
  410050:	ldr	x9, [sp, #32]
  410054:	ldr	x10, [x9]
  410058:	add	x10, x10, #0x1
  41005c:	cmp	x8, x10
  410060:	b.ne	410068 <readlinkat@plt+0xd138>  // b.any
  410064:	b	410080 <readlinkat@plt+0xd150>
  410068:	adrp	x0, 47b000 <renameat2@@Base+0x7768>
  41006c:	add	x0, x0, #0xf8f
  410070:	ldr	x1, [sp, #8]
  410074:	mov	w2, #0x86c                 	// #2156
  410078:	ldr	x3, [sp]
  41007c:	bl	402e40 <__assert_fail@plt>
  410080:	ldr	x8, [sp, #32]
  410084:	ldr	x9, [x8]
  410088:	stur	x9, [x29, #-40]
  41008c:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  410090:	add	x9, x9, #0x648
  410094:	ldr	x10, [x9]
  410098:	str	x10, [x8]
  41009c:	ldur	x10, [x29, #-40]
  4100a0:	str	x10, [x9]
  4100a4:	ldr	x9, [sp, #40]
  4100a8:	ldr	x10, [x9]
  4100ac:	ldr	x11, [sp, #16]
  4100b0:	ldr	x12, [x11]
  4100b4:	add	x12, x12, #0x1
  4100b8:	add	x10, x10, x12
  4100bc:	mov	w13, #0x5e                  	// #94
  4100c0:	strb	w13, [x10]
  4100c4:	ldur	x0, [x29, #-16]
  4100c8:	bl	402c30 <free@plt>
  4100cc:	ldur	x0, [x29, #-24]
  4100d0:	bl	402c30 <free@plt>
  4100d4:	ldur	x0, [x29, #-32]
  4100d8:	bl	402c30 <free@plt>
  4100dc:	mov	w13, #0x1                   	// #1
  4100e0:	and	w13, w13, #0x1
  4100e4:	sturb	w13, [x29, #-1]
  4100e8:	ldurb	w8, [x29, #-1]
  4100ec:	and	w0, w8, #0x1
  4100f0:	ldp	x29, x30, [sp, #128]
  4100f4:	add	sp, sp, #0x90
  4100f8:	ret
  4100fc:	sub	sp, sp, #0x40
  410100:	stp	x29, x30, [sp, #48]
  410104:	add	x29, sp, #0x30
  410108:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  41010c:	add	x8, x8, #0x6b8
  410110:	stur	x0, [x29, #-8]
  410114:	stur	x1, [x29, #-16]
  410118:	ldr	x9, [x8]
  41011c:	ldur	x10, [x29, #-8]
  410120:	ldr	x9, [x9, x10, lsl #3]
  410124:	cmp	x9, #0x0
  410128:	cset	w11, ls  // ls = plast
  41012c:	mov	w12, #0x0                   	// #0
  410130:	str	x8, [sp, #16]
  410134:	str	w12, [sp, #12]
  410138:	tbnz	w11, #0, 410180 <readlinkat@plt+0xd250>
  41013c:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  410140:	add	x8, x8, #0x698
  410144:	ldr	x8, [x8]
  410148:	ldur	x9, [x29, #-8]
  41014c:	mov	x10, #0x8                   	// #8
  410150:	mul	x9, x10, x9
  410154:	add	x8, x8, x9
  410158:	ldr	x8, [x8]
  41015c:	ldr	x9, [sp, #16]
  410160:	ldr	x10, [x9]
  410164:	ldur	x11, [x29, #-8]
  410168:	ldr	x10, [x10, x11, lsl #3]
  41016c:	subs	x10, x10, #0x1
  410170:	ldrb	w12, [x8, x10]
  410174:	cmp	w12, #0xa
  410178:	cset	w12, eq  // eq = none
  41017c:	str	w12, [sp, #12]
  410180:	ldr	w8, [sp, #12]
  410184:	and	w8, w8, #0x1
  410188:	sturb	w8, [x29, #-17]
  41018c:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  410190:	add	x9, x9, #0x698
  410194:	ldr	x9, [x9]
  410198:	ldur	x10, [x29, #-8]
  41019c:	mov	x11, #0x8                   	// #8
  4101a0:	mul	x10, x11, x10
  4101a4:	add	x9, x9, x10
  4101a8:	ldr	x0, [x9]
  4101ac:	ldr	x9, [sp, #16]
  4101b0:	ldr	x10, [x9]
  4101b4:	ldur	x11, [x29, #-8]
  4101b8:	ldr	x2, [x10, x11, lsl #3]
  4101bc:	ldur	x3, [x29, #-16]
  4101c0:	mov	x1, #0x1                   	// #1
  4101c4:	bl	402ce0 <fwrite@plt>
  4101c8:	cbnz	x0, 4101d0 <readlinkat@plt+0xd2a0>
  4101cc:	bl	41516c <readlinkat@plt+0x1223c>
  4101d0:	ldurb	w8, [x29, #-17]
  4101d4:	and	w0, w8, #0x1
  4101d8:	ldp	x29, x30, [sp, #48]
  4101dc:	add	sp, sp, #0x40
  4101e0:	ret
  4101e4:	sub	sp, sp, #0x10
  4101e8:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4101ec:	add	x8, x8, #0x6d0
  4101f0:	and	w9, w0, #0x1
  4101f4:	strb	w9, [sp, #15]
  4101f8:	ldrb	w9, [sp, #15]
  4101fc:	mov	w1, w9
  410200:	and	x10, x1, #0x1
  410204:	ldr	w0, [x8, x10, lsl #2]
  410208:	add	sp, sp, #0x10
  41020c:	ret
  410210:	sub	sp, sp, #0x10
  410214:	str	w0, [sp, #12]
  410218:	ldr	w8, [sp, #12]
  41021c:	cmp	w8, #0x3
  410220:	b.ne	410230 <readlinkat@plt+0xd300>  // b.any
  410224:	mov	x8, xzr
  410228:	str	x8, [sp]
  41022c:	b	410254 <readlinkat@plt+0xd324>
  410230:	ldr	w8, [sp, #12]
  410234:	mov	w9, w8
  410238:	mov	x10, #0x8                   	// #8
  41023c:	mul	x9, x10, x9
  410240:	adrp	x10, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  410244:	add	x10, x10, #0x6d8
  410248:	add	x9, x10, x9
  41024c:	ldr	x9, [x9]
  410250:	str	x9, [sp]
  410254:	ldr	x8, [sp]
  410258:	mov	x0, x8
  41025c:	add	sp, sp, #0x10
  410260:	ret
  410264:	sub	sp, sp, #0x10
  410268:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  41026c:	add	x8, x8, #0xb60
  410270:	ldrb	w9, [x8]
  410274:	mov	w10, #0x0                   	// #0
  410278:	str	x8, [sp, #8]
  41027c:	str	w10, [sp, #4]
  410280:	tbnz	w9, #0, 410288 <readlinkat@plt+0xd358>
  410284:	b	410294 <readlinkat@plt+0xd364>
  410288:	ldr	x8, [sp, #8]
  41028c:	ldrb	w9, [x8, #1]
  410290:	str	w9, [sp, #4]
  410294:	ldr	w8, [sp, #4]
  410298:	and	w0, w8, #0x1
  41029c:	add	sp, sp, #0x10
  4102a0:	ret
  4102a4:	sub	sp, sp, #0x10
  4102a8:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4102ac:	add	x8, x8, #0xb88
  4102b0:	ldrb	w9, [x8]
  4102b4:	mov	w10, #0x0                   	// #0
  4102b8:	str	x8, [sp, #8]
  4102bc:	str	w10, [sp, #4]
  4102c0:	tbnz	w9, #0, 4102c8 <readlinkat@plt+0xd398>
  4102c4:	b	4102d4 <readlinkat@plt+0xd3a4>
  4102c8:	ldr	x8, [sp, #8]
  4102cc:	ldrb	w9, [x8, #1]
  4102d0:	str	w9, [sp, #4]
  4102d4:	ldr	w8, [sp, #4]
  4102d8:	and	w0, w8, #0x1
  4102dc:	add	sp, sp, #0x10
  4102e0:	ret
  4102e4:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4102e8:	add	x8, x8, #0x630
  4102ec:	ldr	x0, [x8]
  4102f0:	ret
  4102f4:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4102f8:	add	x8, x8, #0x640
  4102fc:	ldr	x0, [x8]
  410300:	ret
  410304:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  410308:	add	x8, x8, #0x638
  41030c:	ldr	x0, [x8]
  410310:	ret
  410314:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  410318:	add	x8, x8, #0x648
  41031c:	ldr	x0, [x8]
  410320:	ret
  410324:	adrp	x8, 490000 <renameat2@@Base+0x1c768>
  410328:	add	x8, x8, #0x430
  41032c:	ldr	x0, [x8]
  410330:	ret
  410334:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  410338:	add	x8, x8, #0x6c0
  41033c:	ldr	x0, [x8]
  410340:	ret
  410344:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  410348:	add	x8, x8, #0x6c8
  41034c:	ldr	x0, [x8]
  410350:	ret
  410354:	sub	sp, sp, #0x10
  410358:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  41035c:	add	x8, x8, #0x6b8
  410360:	str	x0, [sp, #8]
  410364:	ldr	x8, [x8]
  410368:	ldr	x9, [sp, #8]
  41036c:	ldr	x0, [x8, x9, lsl #3]
  410370:	add	sp, sp, #0x10
  410374:	ret
  410378:	sub	sp, sp, #0x10
  41037c:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  410380:	add	x8, x8, #0x6b0
  410384:	str	x0, [sp, #8]
  410388:	ldr	x8, [x8]
  41038c:	ldr	x9, [sp, #8]
  410390:	ldrb	w0, [x8, x9]
  410394:	add	sp, sp, #0x10
  410398:	ret
  41039c:	sub	sp, sp, #0x10
  4103a0:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4103a4:	add	x8, x8, #0x698
  4103a8:	str	x0, [sp, #8]
  4103ac:	ldr	x8, [x8]
  4103b0:	ldr	x9, [sp, #8]
  4103b4:	mov	x10, #0x8                   	// #8
  4103b8:	mul	x9, x10, x9
  4103bc:	add	x8, x8, x9
  4103c0:	ldr	x0, [x8]
  4103c4:	add	sp, sp, #0x10
  4103c8:	ret
  4103cc:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4103d0:	add	x8, x8, #0x6a0
  4103d4:	ldr	x0, [x8]
  4103d8:	ret
  4103dc:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4103e0:	add	x8, x8, #0x6f0
  4103e4:	ldrb	w9, [x8]
  4103e8:	and	w0, w9, #0x1
  4103ec:	ret
  4103f0:	sub	sp, sp, #0x10
  4103f4:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4103f8:	add	x8, x8, #0x6f8
  4103fc:	and	w9, w0, #0x1
  410400:	strb	w9, [sp, #15]
  410404:	ldrb	w9, [sp, #15]
  410408:	mov	w1, w9
  41040c:	and	x10, x1, #0x1
  410410:	mov	x11, #0x8                   	// #8
  410414:	mul	x10, x11, x10
  410418:	add	x8, x8, x10
  41041c:	ldr	x0, [x8]
  410420:	add	sp, sp, #0x10
  410424:	ret
  410428:	sub	sp, sp, #0x10
  41042c:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  410430:	add	x8, x8, #0x708
  410434:	and	w9, w0, #0x1
  410438:	strb	w9, [sp, #15]
  41043c:	ldrb	w9, [sp, #15]
  410440:	mov	w1, w9
  410444:	and	x10, x1, #0x1
  410448:	mov	x11, #0x8                   	// #8
  41044c:	mul	x10, x11, x10
  410450:	add	x8, x8, x10
  410454:	ldr	x0, [x8]
  410458:	add	sp, sp, #0x10
  41045c:	ret
  410460:	sub	sp, sp, #0x10
  410464:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  410468:	add	x8, x8, #0x718
  41046c:	and	w9, w0, #0x1
  410470:	strb	w9, [sp, #15]
  410474:	ldrb	w9, [sp, #15]
  410478:	mov	w1, w9
  41047c:	and	x10, x1, #0x1
  410480:	ldr	w0, [x8, x10, lsl #2]
  410484:	add	sp, sp, #0x10
  410488:	ret
  41048c:	sub	sp, sp, #0x80
  410490:	stp	x29, x30, [sp, #112]
  410494:	add	x29, sp, #0x70
  410498:	mov	x8, xzr
  41049c:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4104a0:	add	x9, x9, #0xa59
  4104a4:	adrp	x10, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4104a8:	add	x10, x10, #0xa80
  4104ac:	adrp	x11, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4104b0:	add	x11, x11, #0xb10
  4104b4:	stur	x0, [x29, #-8]
  4104b8:	stur	x1, [x29, #-16]
  4104bc:	stur	x2, [x29, #-24]
  4104c0:	stur	x3, [x29, #-32]
  4104c4:	stur	x8, [x29, #-48]
  4104c8:	ldrb	w12, [x9]
  4104cc:	str	x10, [sp, #24]
  4104d0:	str	x11, [sp, #16]
  4104d4:	tbnz	w12, #0, 41060c <readlinkat@plt+0xd6dc>
  4104d8:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4104dc:	add	x8, x8, #0xa50
  4104e0:	ldrb	w9, [x8]
  4104e4:	tbnz	w9, #0, 41060c <readlinkat@plt+0xd6dc>
  4104e8:	ldur	x8, [x29, #-24]
  4104ec:	ldrb	w9, [x8]
  4104f0:	mov	w10, #0x80                  	// #128
  4104f4:	mov	w11, wzr
  4104f8:	tst	w9, #0x1
  4104fc:	csel	w9, w11, w10, ne  // ne = any
  410500:	str	w9, [sp, #52]
  410504:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  410508:	add	x8, x8, #0xa48
  41050c:	ldr	w9, [x8]
  410510:	cbnz	w9, 410518 <readlinkat@plt+0xd5e8>
  410514:	b	410538 <readlinkat@plt+0xd608>
  410518:	adrp	x0, 47b000 <renameat2@@Base+0x7768>
  41051c:	add	x0, x0, #0xfa5
  410520:	adrp	x1, 47b000 <renameat2@@Base+0x7768>
  410524:	add	x1, x1, #0xb0d
  410528:	mov	w2, #0x95c                 	// #2396
  41052c:	adrp	x3, 47b000 <renameat2@@Base+0x7768>
  410530:	add	x3, x3, #0xfaf
  410534:	bl	402e40 <__assert_fail@plt>
  410538:	ldur	x8, [x29, #-24]
  41053c:	mov	w9, #0x1                   	// #1
  410540:	strb	w9, [x8]
  410544:	ldur	x0, [x29, #-8]
  410548:	ldur	x1, [x29, #-16]
  41054c:	ldr	w3, [sp, #52]
  410550:	ldr	x8, [sp, #24]
  410554:	ldr	w4, [x8, #16]
  410558:	mov	x10, xzr
  41055c:	mov	x2, x10
  410560:	mov	w9, #0x1                   	// #1
  410564:	and	w5, w9, #0x1
  410568:	bl	414d78 <readlinkat@plt+0x11e48>
  41056c:	ldr	x8, [sp, #16]
  410570:	ldr	x0, [x8]
  410574:	adrp	x10, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  410578:	add	x10, x10, #0xa24
  41057c:	ldr	w9, [x10]
  410580:	adrp	x10, 47c000 <renameat2@@Base+0x8768>
  410584:	add	x10, x10, #0xf8
  410588:	adrp	x11, 47a000 <renameat2@@Base+0x6768>
  41058c:	add	x11, x11, #0x4c8
  410590:	cmp	w9, #0x2
  410594:	csel	x3, x11, x10, eq  // eq = none
  410598:	ldur	x4, [x29, #-16]
  41059c:	adrp	x1, 47b000 <renameat2@@Base+0x7768>
  4105a0:	add	x1, x1, #0xfee
  4105a4:	adrp	x2, 47b000 <renameat2@@Base+0x7768>
  4105a8:	add	x2, x2, #0x868
  4105ac:	bl	402870 <sprintf@plt>
  4105b0:	adrp	x8, 490000 <renameat2@@Base+0x1c768>
  4105b4:	add	x8, x8, #0x548
  4105b8:	ldr	x8, [x8]
  4105bc:	mov	x0, x8
  4105c0:	bl	402d10 <fflush@plt>
  4105c4:	ldr	x8, [sp, #16]
  4105c8:	ldr	x10, [x8]
  4105cc:	mov	x0, x10
  4105d0:	adrp	x1, 47a000 <renameat2@@Base+0x6768>
  4105d4:	add	x1, x1, #0x30f
  4105d8:	bl	4029e0 <popen@plt>
  4105dc:	stur	x0, [x29, #-48]
  4105e0:	ldur	x8, [x29, #-48]
  4105e4:	cbnz	x8, 41060c <readlinkat@plt+0xd6dc>
  4105e8:	ldr	x8, [sp, #16]
  4105ec:	ldr	x0, [x8]
  4105f0:	bl	473254 <readlinkat@plt+0x70324>
  4105f4:	adrp	x8, 47b000 <renameat2@@Base+0x7768>
  4105f8:	add	x8, x8, #0xff6
  4105fc:	str	x0, [sp, #8]
  410600:	mov	x0, x8
  410604:	ldr	x1, [sp, #8]
  410608:	bl	413d88 <readlinkat@plt+0x10e58>
  41060c:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  410610:	add	x8, x8, #0x668
  410614:	ldr	x0, [x8]
  410618:	bl	402860 <ftell@plt>
  41061c:	stur	x0, [x29, #-40]
  410620:	bl	40f6dc <readlinkat@plt+0xc7ac>
  410624:	str	x0, [sp, #56]
  410628:	ldr	x8, [sp, #56]
  41062c:	cbnz	x8, 410648 <readlinkat@plt+0xd718>
  410630:	ldur	x0, [x29, #-40]
  410634:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  410638:	add	x8, x8, #0x690
  41063c:	ldr	x1, [x8]
  410640:	bl	409e38 <readlinkat@plt+0x6f08>
  410644:	b	410740 <readlinkat@plt+0xd810>
  410648:	ldr	x8, [sp, #16]
  41064c:	ldr	x0, [x8]
  410650:	bl	41082c <readlinkat@plt+0xd8fc>
  410654:	strb	w0, [sp, #51]
  410658:	ldrb	w9, [sp, #51]
  41065c:	cbz	w9, 410724 <readlinkat@plt+0xd7f4>
  410660:	ldur	x8, [x29, #-48]
  410664:	cbz	x8, 410688 <readlinkat@plt+0xd758>
  410668:	ldr	x8, [sp, #16]
  41066c:	ldr	x0, [x8]
  410670:	ldr	x2, [sp, #56]
  410674:	ldur	x3, [x29, #-48]
  410678:	mov	x1, #0x1                   	// #1
  41067c:	bl	402ce0 <fwrite@plt>
  410680:	cbnz	x0, 410688 <readlinkat@plt+0xd758>
  410684:	bl	41516c <readlinkat@plt+0x1223c>
  410688:	ldrb	w8, [sp, #51]
  41068c:	cmp	w8, #0x64
  410690:	b.eq	410720 <readlinkat@plt+0xd7f0>  // b.none
  410694:	ldrb	w8, [sp, #51]
  410698:	cmp	w8, #0x73
  41069c:	b.eq	410720 <readlinkat@plt+0xd7f0>  // b.none
  4106a0:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4106a4:	add	x8, x8, #0x720
  4106a8:	mov	w9, #0x1                   	// #1
  4106ac:	strb	w9, [x8]
  4106b0:	bl	40f6dc <readlinkat@plt+0xc7ac>
  4106b4:	str	x0, [sp, #56]
  4106b8:	cbz	x0, 410710 <readlinkat@plt+0xd7e0>
  4106bc:	ldur	x8, [x29, #-48]
  4106c0:	cbz	x8, 4106e4 <readlinkat@plt+0xd7b4>
  4106c4:	ldr	x8, [sp, #16]
  4106c8:	ldr	x0, [x8]
  4106cc:	ldr	x2, [sp, #56]
  4106d0:	ldur	x3, [x29, #-48]
  4106d4:	mov	x1, #0x1                   	// #1
  4106d8:	bl	402ce0 <fwrite@plt>
  4106dc:	cbnz	x0, 4106e4 <readlinkat@plt+0xd7b4>
  4106e0:	bl	41516c <readlinkat@plt+0x1223c>
  4106e4:	ldr	x8, [sp, #56]
  4106e8:	cmp	x8, #0x2
  4106ec:	b.ne	41070c <readlinkat@plt+0xd7dc>  // b.any
  4106f0:	ldr	x8, [sp, #16]
  4106f4:	ldr	x0, [x8]
  4106f8:	adrp	x1, 47b000 <renameat2@@Base+0x7768>
  4106fc:	add	x1, x1, #0x949
  410700:	bl	402bb0 <strcmp@plt>
  410704:	cbnz	w0, 41070c <readlinkat@plt+0xd7dc>
  410708:	b	410710 <readlinkat@plt+0xd7e0>
  41070c:	b	4106b0 <readlinkat@plt+0xd780>
  410710:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  410714:	add	x8, x8, #0x720
  410718:	mov	w9, #0x0                   	// #0
  41071c:	strb	w9, [x8]
  410720:	b	41073c <readlinkat@plt+0xd80c>
  410724:	ldur	x0, [x29, #-40]
  410728:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  41072c:	add	x8, x8, #0x690
  410730:	ldr	x1, [x8]
  410734:	bl	409e38 <readlinkat@plt+0x6f08>
  410738:	b	410740 <readlinkat@plt+0xd810>
  41073c:	b	41060c <readlinkat@plt+0xd6dc>
  410740:	ldur	x8, [x29, #-48]
  410744:	cbnz	x8, 41074c <readlinkat@plt+0xd81c>
  410748:	b	410820 <readlinkat@plt+0xd8f0>
  41074c:	ldur	x3, [x29, #-48]
  410750:	adrp	x0, 47c000 <renameat2@@Base+0x8768>
  410754:	add	x0, x0, #0xc
  410758:	mov	x1, #0x1                   	// #1
  41075c:	mov	x2, #0x4                   	// #4
  410760:	bl	402ce0 <fwrite@plt>
  410764:	cbz	x0, 410774 <readlinkat@plt+0xd844>
  410768:	ldur	x0, [x29, #-48]
  41076c:	bl	402d10 <fflush@plt>
  410770:	cbz	w0, 410778 <readlinkat@plt+0xd848>
  410774:	bl	41516c <readlinkat@plt+0x1223c>
  410778:	ldur	x0, [x29, #-48]
  41077c:	bl	402dd0 <pclose@plt>
  410780:	cbz	w0, 410798 <readlinkat@plt+0xd868>
  410784:	adrp	x0, 47c000 <renameat2@@Base+0x8768>
  410788:	add	x0, x0, #0x11
  41078c:	adrp	x1, 47b000 <renameat2@@Base+0x7768>
  410790:	add	x1, x1, #0x868
  410794:	bl	4144f8 <readlinkat@plt+0x115c8>
  410798:	ldur	x8, [x29, #-32]
  41079c:	cbz	x8, 410820 <readlinkat@plt+0xd8f0>
  4107a0:	ldur	x0, [x29, #-16]
  4107a4:	adrp	x1, 47c000 <renameat2@@Base+0x8768>
  4107a8:	add	x1, x1, #0x3a4
  4107ac:	bl	402980 <fopen@plt>
  4107b0:	str	x0, [sp, #40]
  4107b4:	ldr	x8, [sp, #40]
  4107b8:	cbnz	x8, 4107cc <readlinkat@plt+0xd89c>
  4107bc:	ldur	x1, [x29, #-16]
  4107c0:	adrp	x0, 47c000 <renameat2@@Base+0x8768>
  4107c4:	add	x0, x0, #0x1b
  4107c8:	bl	413d88 <readlinkat@plt+0x10e58>
  4107cc:	ldr	x0, [sp, #40]
  4107d0:	bl	402aa0 <getc@plt>
  4107d4:	str	w0, [sp, #36]
  4107d8:	mov	w8, #0xffffffff            	// #-1
  4107dc:	cmp	w0, w8
  4107e0:	b.eq	410804 <readlinkat@plt+0xd8d4>  // b.none
  4107e4:	ldr	w0, [sp, #36]
  4107e8:	ldur	x1, [x29, #-32]
  4107ec:	bl	402880 <putc@plt>
  4107f0:	mov	w8, #0xffffffff            	// #-1
  4107f4:	cmp	w0, w8
  4107f8:	b.ne	410800 <readlinkat@plt+0xd8d0>  // b.any
  4107fc:	bl	41516c <readlinkat@plt+0x1223c>
  410800:	b	4107cc <readlinkat@plt+0xd89c>
  410804:	ldr	x0, [sp, #40]
  410808:	bl	402f20 <ferror@plt>
  41080c:	cbnz	w0, 41081c <readlinkat@plt+0xd8ec>
  410810:	ldr	x0, [sp, #40]
  410814:	bl	402950 <fclose@plt>
  410818:	cbz	w0, 410820 <readlinkat@plt+0xd8f0>
  41081c:	bl	414d64 <readlinkat@plt+0x11e34>
  410820:	ldp	x29, x30, [sp, #112]
  410824:	add	sp, sp, #0x80
  410828:	ret
  41082c:	sub	sp, sp, #0x40
  410830:	stp	x29, x30, [sp, #48]
  410834:	add	x29, sp, #0x30
  410838:	mov	w8, #0x0                   	// #0
  41083c:	stur	x0, [x29, #-16]
  410840:	ldur	x9, [x29, #-16]
  410844:	str	x9, [sp, #24]
  410848:	strb	w8, [sp, #22]
  41084c:	ldr	x9, [sp, #24]
  410850:	ldrb	w8, [x9]
  410854:	subs	w8, w8, #0x30
  410858:	cmp	w8, #0x9
  41085c:	b.hi	4108e0 <readlinkat@plt+0xd9b0>  // b.pmore
  410860:	ldr	x8, [sp, #24]
  410864:	add	x9, x8, #0x1
  410868:	str	x9, [sp, #24]
  41086c:	ldrb	w10, [x8, #1]
  410870:	subs	w10, w10, #0x30
  410874:	cmp	w10, #0x9
  410878:	b.hi	410880 <readlinkat@plt+0xd950>  // b.pmore
  41087c:	b	410860 <readlinkat@plt+0xd930>
  410880:	ldr	x8, [sp, #24]
  410884:	ldrb	w9, [x8]
  410888:	cmp	w9, #0x2c
  41088c:	b.ne	4108e0 <readlinkat@plt+0xd9b0>  // b.any
  410890:	ldr	x8, [sp, #24]
  410894:	add	x9, x8, #0x1
  410898:	str	x9, [sp, #24]
  41089c:	ldrb	w10, [x8, #1]
  4108a0:	subs	w10, w10, #0x30
  4108a4:	cmp	w10, #0x9
  4108a8:	b.ls	4108b8 <readlinkat@plt+0xd988>  // b.plast
  4108ac:	mov	w8, #0x0                   	// #0
  4108b0:	sturb	w8, [x29, #-1]
  4108b4:	b	4109f4 <readlinkat@plt+0xdac4>
  4108b8:	ldr	x8, [sp, #24]
  4108bc:	add	x9, x8, #0x1
  4108c0:	str	x9, [sp, #24]
  4108c4:	ldrb	w10, [x8, #1]
  4108c8:	subs	w10, w10, #0x30
  4108cc:	cmp	w10, #0x9
  4108d0:	b.hi	4108d8 <readlinkat@plt+0xd9a8>  // b.pmore
  4108d4:	b	4108b8 <readlinkat@plt+0xd988>
  4108d8:	mov	w8, #0x1                   	// #1
  4108dc:	strb	w8, [sp, #22]
  4108e0:	ldr	x8, [sp, #24]
  4108e4:	add	x9, x8, #0x1
  4108e8:	str	x9, [sp, #24]
  4108ec:	ldrb	w10, [x8]
  4108f0:	strb	w10, [sp, #23]
  4108f4:	ldrb	w10, [sp, #23]
  4108f8:	subs	w10, w10, #0x61
  4108fc:	mov	w8, w10
  410900:	ubfx	x8, x8, #0, #32
  410904:	cmp	x8, #0x12
  410908:	str	x8, [sp, #8]
  41090c:	b.hi	41097c <readlinkat@plt+0xda4c>  // b.pmore
  410910:	adrp	x8, 47b000 <renameat2@@Base+0x7768>
  410914:	add	x8, x8, #0x81c
  410918:	ldr	x11, [sp, #8]
  41091c:	ldrsw	x10, [x8, x11, lsl #2]
  410920:	add	x9, x8, x10
  410924:	br	x9
  410928:	ldrb	w8, [sp, #22]
  41092c:	tbnz	w8, #0, 410934 <readlinkat@plt+0xda04>
  410930:	b	410940 <readlinkat@plt+0xda10>
  410934:	mov	w8, #0x0                   	// #0
  410938:	sturb	w8, [x29, #-1]
  41093c:	b	4109f4 <readlinkat@plt+0xdac4>
  410940:	b	410988 <readlinkat@plt+0xda58>
  410944:	b	410988 <readlinkat@plt+0xda58>
  410948:	ldr	x0, [sp, #24]
  41094c:	adrp	x1, 47c000 <renameat2@@Base+0x8768>
  410950:	add	x1, x1, #0x3bf
  410954:	mov	x2, #0x4                   	// #4
  410958:	bl	402a10 <strncmp@plt>
  41095c:	cbz	w0, 41096c <readlinkat@plt+0xda3c>
  410960:	mov	w8, #0x0                   	// #0
  410964:	sturb	w8, [x29, #-1]
  410968:	b	4109f4 <readlinkat@plt+0xdac4>
  41096c:	ldr	x8, [sp, #24]
  410970:	add	x8, x8, #0x4
  410974:	str	x8, [sp, #24]
  410978:	b	410988 <readlinkat@plt+0xda58>
  41097c:	mov	w8, #0x0                   	// #0
  410980:	sturb	w8, [x29, #-1]
  410984:	b	4109f4 <readlinkat@plt+0xdac4>
  410988:	ldr	x8, [sp, #24]
  41098c:	ldrb	w9, [x8]
  410990:	mov	w10, #0x1                   	// #1
  410994:	cmp	w9, #0x20
  410998:	str	w10, [sp, #4]
  41099c:	b.eq	4109b4 <readlinkat@plt+0xda84>  // b.none
  4109a0:	ldr	x8, [sp, #24]
  4109a4:	ldrb	w9, [x8]
  4109a8:	cmp	w9, #0x9
  4109ac:	cset	w9, eq  // eq = none
  4109b0:	str	w9, [sp, #4]
  4109b4:	ldr	w8, [sp, #4]
  4109b8:	tbnz	w8, #0, 4109c0 <readlinkat@plt+0xda90>
  4109bc:	b	4109d0 <readlinkat@plt+0xdaa0>
  4109c0:	ldr	x8, [sp, #24]
  4109c4:	add	x8, x8, #0x1
  4109c8:	str	x8, [sp, #24]
  4109cc:	b	410988 <readlinkat@plt+0xda58>
  4109d0:	ldr	x8, [sp, #24]
  4109d4:	ldrb	w9, [x8]
  4109d8:	cmp	w9, #0xa
  4109dc:	b.ne	4109ec <readlinkat@plt+0xdabc>  // b.any
  4109e0:	ldrb	w8, [sp, #23]
  4109e4:	sturb	w8, [x29, #-1]
  4109e8:	b	4109f4 <readlinkat@plt+0xdac4>
  4109ec:	mov	w8, #0x0                   	// #0
  4109f0:	sturb	w8, [x29, #-1]
  4109f4:	ldurb	w0, [x29, #-1]
  4109f8:	ldp	x29, x30, [sp, #48]
  4109fc:	add	sp, sp, #0x40
  410a00:	ret
  410a04:	sub	sp, sp, #0x50
  410a08:	mov	x8, #0x1                   	// #1
  410a0c:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  410a10:	add	x9, x9, #0x640
  410a14:	adrp	x10, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  410a18:	add	x10, x10, #0x6b0
  410a1c:	adrp	x11, 490000 <renameat2@@Base+0x1c768>
  410a20:	add	x11, x11, #0x430
  410a24:	str	w0, [sp, #76]
  410a28:	str	x8, [sp, #64]
  410a2c:	ldr	x8, [x9]
  410a30:	add	x8, x8, #0x1
  410a34:	str	x8, [sp, #56]
  410a38:	str	x9, [sp, #48]
  410a3c:	str	x10, [sp, #40]
  410a40:	str	x11, [sp, #32]
  410a44:	ldr	x8, [sp, #40]
  410a48:	ldr	x9, [x8]
  410a4c:	ldr	x10, [sp, #56]
  410a50:	ldrb	w11, [x9, x10]
  410a54:	mov	w12, #0x1                   	// #1
  410a58:	cmp	w11, #0x3d
  410a5c:	str	w12, [sp, #28]
  410a60:	b.eq	410a80 <readlinkat@plt+0xdb50>  // b.none
  410a64:	ldr	x8, [sp, #40]
  410a68:	ldr	x9, [x8]
  410a6c:	ldr	x10, [sp, #56]
  410a70:	ldrb	w11, [x9, x10]
  410a74:	cmp	w11, #0xa
  410a78:	cset	w11, eq  // eq = none
  410a7c:	str	w11, [sp, #28]
  410a80:	ldr	w8, [sp, #28]
  410a84:	tbnz	w8, #0, 410a8c <readlinkat@plt+0xdb5c>
  410a88:	b	410a9c <readlinkat@plt+0xdb6c>
  410a8c:	ldr	x8, [sp, #56]
  410a90:	add	x8, x8, #0x1
  410a94:	str	x8, [sp, #56]
  410a98:	b	410a44 <readlinkat@plt+0xdb14>
  410a9c:	ldr	w8, [sp, #76]
  410aa0:	cmp	w8, #0x5
  410aa4:	b.ne	410b54 <readlinkat@plt+0xdc24>  // b.any
  410aa8:	ldr	x8, [sp, #64]
  410aac:	ldr	x9, [sp, #48]
  410ab0:	ldr	x10, [x9]
  410ab4:	cmp	x8, x10
  410ab8:	b.gt	410afc <readlinkat@plt+0xdbcc>
  410abc:	ldr	x8, [sp, #40]
  410ac0:	ldr	x9, [x8]
  410ac4:	ldr	x10, [sp, #64]
  410ac8:	ldrb	w11, [x9, x10]
  410acc:	cmp	w11, #0x21
  410ad0:	b.ne	410aec <readlinkat@plt+0xdbbc>  // b.any
  410ad4:	ldr	x8, [sp, #40]
  410ad8:	ldr	x9, [x8]
  410adc:	ldr	x10, [sp, #64]
  410ae0:	add	x9, x9, x10
  410ae4:	mov	w11, #0x2d                  	// #45
  410ae8:	strb	w11, [x9]
  410aec:	ldr	x8, [sp, #64]
  410af0:	add	x8, x8, #0x1
  410af4:	str	x8, [sp, #64]
  410af8:	b	410aa8 <readlinkat@plt+0xdb78>
  410afc:	ldr	x8, [sp, #56]
  410b00:	ldr	x9, [sp, #32]
  410b04:	ldr	x10, [x9]
  410b08:	cmp	x8, x10
  410b0c:	b.gt	410b50 <readlinkat@plt+0xdc20>
  410b10:	ldr	x8, [sp, #40]
  410b14:	ldr	x9, [x8]
  410b18:	ldr	x10, [sp, #56]
  410b1c:	ldrb	w11, [x9, x10]
  410b20:	cmp	w11, #0x21
  410b24:	b.ne	410b40 <readlinkat@plt+0xdc10>  // b.any
  410b28:	ldr	x8, [sp, #40]
  410b2c:	ldr	x9, [x8]
  410b30:	ldr	x10, [sp, #56]
  410b34:	add	x9, x9, x10
  410b38:	mov	w11, #0x2b                  	// #43
  410b3c:	strb	w11, [x9]
  410b40:	ldr	x8, [sp, #56]
  410b44:	add	x8, x8, #0x1
  410b48:	str	x8, [sp, #56]
  410b4c:	b	410afc <readlinkat@plt+0xdbcc>
  410b50:	b	410d60 <readlinkat@plt+0xde30>
  410b54:	ldr	x8, [sp, #64]
  410b58:	ldr	x9, [sp, #48]
  410b5c:	ldr	x10, [x9]
  410b60:	cmp	x8, x10
  410b64:	b.gt	410d60 <readlinkat@plt+0xde30>
  410b68:	ldr	x8, [sp, #40]
  410b6c:	ldr	x9, [x8]
  410b70:	ldr	x10, [sp, #64]
  410b74:	ldrb	w11, [x9, x10]
  410b78:	cmp	w11, #0x2d
  410b7c:	b.ne	410cc8 <readlinkat@plt+0xdd98>  // b.any
  410b80:	ldr	x8, [sp, #56]
  410b84:	ldr	x9, [sp, #32]
  410b88:	ldr	x10, [x9]
  410b8c:	cmp	x8, x10
  410b90:	b.gt	410c78 <readlinkat@plt+0xdd48>
  410b94:	ldr	x8, [sp, #40]
  410b98:	ldr	x9, [x8]
  410b9c:	ldr	x10, [sp, #56]
  410ba0:	ldrb	w11, [x9, x10]
  410ba4:	cmp	w11, #0x2b
  410ba8:	b.ne	410c78 <readlinkat@plt+0xdd48>  // b.any
  410bac:	ldr	x8, [sp, #40]
  410bb0:	ldr	x9, [x8]
  410bb4:	ldr	x10, [sp, #64]
  410bb8:	add	x9, x9, x10
  410bbc:	mov	w11, #0x21                  	// #33
  410bc0:	strb	w11, [x9]
  410bc4:	ldr	x9, [sp, #64]
  410bc8:	add	x9, x9, #0x1
  410bcc:	str	x9, [sp, #64]
  410bd0:	ldr	x8, [sp, #64]
  410bd4:	ldr	x9, [sp, #48]
  410bd8:	ldr	x10, [x9]
  410bdc:	mov	w11, #0x0                   	// #0
  410be0:	cmp	x8, x10
  410be4:	str	w11, [sp, #24]
  410be8:	b.gt	410c08 <readlinkat@plt+0xdcd8>
  410bec:	ldr	x8, [sp, #40]
  410bf0:	ldr	x9, [x8]
  410bf4:	ldr	x10, [sp, #64]
  410bf8:	ldrb	w11, [x9, x10]
  410bfc:	cmp	w11, #0x2d
  410c00:	cset	w11, eq  // eq = none
  410c04:	str	w11, [sp, #24]
  410c08:	ldr	w8, [sp, #24]
  410c0c:	tbnz	w8, #0, 410bac <readlinkat@plt+0xdc7c>
  410c10:	ldr	x8, [sp, #40]
  410c14:	ldr	x9, [x8]
  410c18:	ldr	x10, [sp, #56]
  410c1c:	add	x9, x9, x10
  410c20:	mov	w11, #0x21                  	// #33
  410c24:	strb	w11, [x9]
  410c28:	ldr	x9, [sp, #56]
  410c2c:	add	x9, x9, #0x1
  410c30:	str	x9, [sp, #56]
  410c34:	ldr	x8, [sp, #56]
  410c38:	ldr	x9, [sp, #32]
  410c3c:	ldr	x10, [x9]
  410c40:	mov	w11, #0x0                   	// #0
  410c44:	cmp	x8, x10
  410c48:	str	w11, [sp, #20]
  410c4c:	b.gt	410c6c <readlinkat@plt+0xdd3c>
  410c50:	ldr	x8, [sp, #40]
  410c54:	ldr	x9, [x8]
  410c58:	ldr	x10, [sp, #56]
  410c5c:	ldrb	w11, [x9, x10]
  410c60:	cmp	w11, #0x2b
  410c64:	cset	w11, eq  // eq = none
  410c68:	str	w11, [sp, #20]
  410c6c:	ldr	w8, [sp, #20]
  410c70:	tbnz	w8, #0, 410c10 <readlinkat@plt+0xdce0>
  410c74:	b	410cc4 <readlinkat@plt+0xdd94>
  410c78:	ldr	x8, [sp, #64]
  410c7c:	add	x8, x8, #0x1
  410c80:	str	x8, [sp, #64]
  410c84:	ldr	x8, [sp, #64]
  410c88:	ldr	x9, [sp, #48]
  410c8c:	ldr	x10, [x9]
  410c90:	mov	w11, #0x0                   	// #0
  410c94:	cmp	x8, x10
  410c98:	str	w11, [sp, #16]
  410c9c:	b.gt	410cbc <readlinkat@plt+0xdd8c>
  410ca0:	ldr	x8, [sp, #40]
  410ca4:	ldr	x9, [x8]
  410ca8:	ldr	x10, [sp, #64]
  410cac:	ldrb	w11, [x9, x10]
  410cb0:	cmp	w11, #0x2d
  410cb4:	cset	w11, eq  // eq = none
  410cb8:	str	w11, [sp, #16]
  410cbc:	ldr	w8, [sp, #16]
  410cc0:	tbnz	w8, #0, 410c78 <readlinkat@plt+0xdd48>
  410cc4:	b	410d5c <readlinkat@plt+0xde2c>
  410cc8:	ldr	x8, [sp, #56]
  410ccc:	ldr	x9, [sp, #32]
  410cd0:	ldr	x10, [x9]
  410cd4:	cmp	x8, x10
  410cd8:	b.gt	410d44 <readlinkat@plt+0xde14>
  410cdc:	ldr	x8, [sp, #40]
  410ce0:	ldr	x9, [x8]
  410ce4:	ldr	x10, [sp, #56]
  410ce8:	ldrb	w11, [x9, x10]
  410cec:	cmp	w11, #0x2b
  410cf0:	b.ne	410d44 <readlinkat@plt+0xde14>  // b.any
  410cf4:	ldr	x8, [sp, #56]
  410cf8:	add	x8, x8, #0x1
  410cfc:	str	x8, [sp, #56]
  410d00:	ldr	x8, [sp, #56]
  410d04:	ldr	x9, [sp, #32]
  410d08:	ldr	x10, [x9]
  410d0c:	mov	w11, #0x0                   	// #0
  410d10:	cmp	x8, x10
  410d14:	str	w11, [sp, #12]
  410d18:	b.gt	410d38 <readlinkat@plt+0xde08>
  410d1c:	ldr	x8, [sp, #40]
  410d20:	ldr	x9, [x8]
  410d24:	ldr	x10, [sp, #56]
  410d28:	ldrb	w11, [x9, x10]
  410d2c:	cmp	w11, #0x2b
  410d30:	cset	w11, eq  // eq = none
  410d34:	str	w11, [sp, #12]
  410d38:	ldr	w8, [sp, #12]
  410d3c:	tbnz	w8, #0, 410cf4 <readlinkat@plt+0xddc4>
  410d40:	b	410d5c <readlinkat@plt+0xde2c>
  410d44:	ldr	x8, [sp, #64]
  410d48:	add	x8, x8, #0x1
  410d4c:	str	x8, [sp, #64]
  410d50:	ldr	x8, [sp, #56]
  410d54:	add	x8, x8, #0x1
  410d58:	str	x8, [sp, #56]
  410d5c:	b	410b54 <readlinkat@plt+0xdc24>
  410d60:	add	sp, sp, #0x50
  410d64:	ret
  410d68:	sub	sp, sp, #0x60
  410d6c:	stp	x29, x30, [sp, #80]
  410d70:	add	x29, sp, #0x50
  410d74:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  410d78:	add	x8, x8, #0x668
  410d7c:	stur	x0, [x29, #-16]
  410d80:	stur	w1, [x29, #-20]
  410d84:	mov	w9, #0x1                   	// #1
  410d88:	and	w9, w2, w9
  410d8c:	sturb	w9, [x29, #-21]
  410d90:	and	w9, w3, #0x1
  410d94:	sturb	w9, [x29, #-22]
  410d98:	ldr	x8, [x8]
  410d9c:	stur	x8, [x29, #-32]
  410da0:	str	xzr, [sp, #32]
  410da4:	ldur	x0, [x29, #-32]
  410da8:	bl	402aa0 <getc@plt>
  410dac:	stur	w0, [x29, #-36]
  410db0:	ldur	w8, [x29, #-36]
  410db4:	mov	w9, #0xffffffff            	// #-1
  410db8:	cmp	w8, w9
  410dbc:	b.ne	410dd8 <readlinkat@plt+0xdea8>  // b.any
  410dc0:	ldur	x0, [x29, #-32]
  410dc4:	bl	402f20 <ferror@plt>
  410dc8:	cbz	w0, 410dd0 <readlinkat@plt+0xdea0>
  410dcc:	bl	414d64 <readlinkat@plt+0x11e34>
  410dd0:	stur	xzr, [x29, #-8]
  410dd4:	b	4110a4 <readlinkat@plt+0xe174>
  410dd8:	ldur	x8, [x29, #-16]
  410ddc:	ldr	x9, [sp, #32]
  410de0:	cmp	x8, x9
  410de4:	b.hi	410dec <readlinkat@plt+0xdebc>  // b.pmore
  410de8:	b	410e3c <readlinkat@plt+0xdf0c>
  410dec:	ldur	w8, [x29, #-36]
  410df0:	cmp	w8, #0x20
  410df4:	b.eq	410e04 <readlinkat@plt+0xded4>  // b.none
  410df8:	ldur	w8, [x29, #-36]
  410dfc:	cmp	w8, #0x58
  410e00:	b.ne	410e14 <readlinkat@plt+0xdee4>  // b.any
  410e04:	ldr	x8, [sp, #32]
  410e08:	add	x8, x8, #0x1
  410e0c:	str	x8, [sp, #32]
  410e10:	b	410e38 <readlinkat@plt+0xdf08>
  410e14:	ldur	w8, [x29, #-36]
  410e18:	cmp	w8, #0x9
  410e1c:	b.ne	410e34 <readlinkat@plt+0xdf04>  // b.any
  410e20:	ldr	x8, [sp, #32]
  410e24:	add	x8, x8, #0x8
  410e28:	and	x8, x8, #0xfffffffffffffff8
  410e2c:	str	x8, [sp, #32]
  410e30:	b	410e38 <readlinkat@plt+0xdf08>
  410e34:	b	410e3c <readlinkat@plt+0xdf0c>
  410e38:	b	410da4 <readlinkat@plt+0xde74>
  410e3c:	str	xzr, [sp, #32]
  410e40:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  410e44:	add	x8, x8, #0xb10
  410e48:	ldr	x8, [x8]
  410e4c:	str	x8, [sp, #24]
  410e50:	ldur	w8, [x29, #-36]
  410e54:	mov	w9, #0x0                   	// #0
  410e58:	cmp	w8, #0x2d
  410e5c:	str	w9, [sp, #12]
  410e60:	b.ne	410e80 <readlinkat@plt+0xdf50>  // b.any
  410e64:	ldur	w8, [x29, #-20]
  410e68:	subs	w8, w8, #0x1
  410e6c:	stur	w8, [x29, #-20]
  410e70:	mov	w9, wzr
  410e74:	cmp	w9, w8
  410e78:	cset	w8, le
  410e7c:	str	w8, [sp, #12]
  410e80:	ldr	w8, [sp, #12]
  410e84:	tbnz	w8, #0, 410e8c <readlinkat@plt+0xdf5c>
  410e88:	b	410ef4 <readlinkat@plt+0xdfc4>
  410e8c:	ldur	x0, [x29, #-32]
  410e90:	bl	402aa0 <getc@plt>
  410e94:	stur	w0, [x29, #-36]
  410e98:	ldur	w8, [x29, #-36]
  410e9c:	mov	w9, #0xffffffff            	// #-1
  410ea0:	cmp	w8, w9
  410ea4:	b.ne	410eac <readlinkat@plt+0xdf7c>  // b.any
  410ea8:	b	411084 <readlinkat@plt+0xe154>
  410eac:	ldur	w8, [x29, #-36]
  410eb0:	cmp	w8, #0x20
  410eb4:	b.eq	410ed0 <readlinkat@plt+0xdfa0>  // b.none
  410eb8:	mov	x8, #0x1                   	// #1
  410ebc:	str	x8, [sp, #32]
  410ec0:	ldr	x8, [sp, #24]
  410ec4:	mov	w9, #0x2d                  	// #45
  410ec8:	strb	w9, [x8]
  410ecc:	b	410ef4 <readlinkat@plt+0xdfc4>
  410ed0:	ldur	x0, [x29, #-32]
  410ed4:	bl	402aa0 <getc@plt>
  410ed8:	stur	w0, [x29, #-36]
  410edc:	ldur	w8, [x29, #-36]
  410ee0:	mov	w9, #0xffffffff            	// #-1
  410ee4:	cmp	w8, w9
  410ee8:	b.ne	410ef0 <readlinkat@plt+0xdfc0>  // b.any
  410eec:	b	411084 <readlinkat@plt+0xe154>
  410ef0:	b	410e50 <readlinkat@plt+0xdf20>
  410ef4:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  410ef8:	add	x8, x8, #0xb50
  410efc:	ldr	x8, [x8]
  410f00:	str	x8, [sp, #16]
  410f04:	ldr	x8, [sp, #32]
  410f08:	ldr	x9, [sp, #16]
  410f0c:	subs	x9, x9, #0x1
  410f10:	cmp	x8, x9
  410f14:	b.ne	410f80 <readlinkat@plt+0xe050>  // b.any
  410f18:	ldr	x8, [sp, #16]
  410f1c:	mov	x9, #0x2                   	// #2
  410f20:	mul	x8, x8, x9
  410f24:	str	x8, [sp, #16]
  410f28:	ldr	x0, [sp, #24]
  410f2c:	ldr	x1, [sp, #16]
  410f30:	bl	402a90 <realloc@plt>
  410f34:	str	x0, [sp, #24]
  410f38:	ldr	x8, [sp, #24]
  410f3c:	cbnz	x8, 410f60 <readlinkat@plt+0xe030>
  410f40:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  410f44:	add	x8, x8, #0xa70
  410f48:	ldrb	w9, [x8]
  410f4c:	tbnz	w9, #0, 410f54 <readlinkat@plt+0xe024>
  410f50:	bl	4137e4 <readlinkat@plt+0x108b4>
  410f54:	mov	x8, #0xffffffffffffffff    	// #-1
  410f58:	stur	x8, [x29, #-8]
  410f5c:	b	4110a4 <readlinkat@plt+0xe174>
  410f60:	ldr	x8, [sp, #24]
  410f64:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  410f68:	add	x9, x9, #0xb10
  410f6c:	str	x8, [x9]
  410f70:	ldr	x8, [sp, #16]
  410f74:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  410f78:	add	x9, x9, #0xb50
  410f7c:	str	x8, [x9]
  410f80:	ldur	w8, [x29, #-36]
  410f84:	ldr	x9, [sp, #24]
  410f88:	ldr	x10, [sp, #32]
  410f8c:	add	x11, x10, #0x1
  410f90:	str	x11, [sp, #32]
  410f94:	add	x9, x9, x10
  410f98:	strb	w8, [x9]
  410f9c:	ldur	w8, [x29, #-36]
  410fa0:	cmp	w8, #0xa
  410fa4:	b.ne	410fac <readlinkat@plt+0xe07c>  // b.any
  410fa8:	b	410fd0 <readlinkat@plt+0xe0a0>
  410fac:	ldur	x0, [x29, #-32]
  410fb0:	bl	402aa0 <getc@plt>
  410fb4:	stur	w0, [x29, #-36]
  410fb8:	ldur	w8, [x29, #-36]
  410fbc:	mov	w9, #0xffffffff            	// #-1
  410fc0:	cmp	w8, w9
  410fc4:	b.ne	410fcc <readlinkat@plt+0xe09c>  // b.any
  410fc8:	b	411084 <readlinkat@plt+0xe154>
  410fcc:	b	410f04 <readlinkat@plt+0xdfd4>
  410fd0:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  410fd4:	add	x8, x8, #0x690
  410fd8:	ldr	x9, [x8]
  410fdc:	add	x9, x9, #0x1
  410fe0:	str	x9, [x8]
  410fe4:	ldr	x8, [sp, #24]
  410fe8:	ldrb	w9, [x8]
  410fec:	mov	w10, #0x0                   	// #0
  410ff0:	cmp	w9, #0x23
  410ff4:	str	w10, [sp, #8]
  410ff8:	b.ne	411008 <readlinkat@plt+0xe0d8>  // b.any
  410ffc:	ldurb	w8, [x29, #-22]
  411000:	eor	w8, w8, #0x1
  411004:	str	w8, [sp, #8]
  411008:	ldr	w8, [sp, #8]
  41100c:	tbnz	w8, #0, 410da0 <readlinkat@plt+0xde70>
  411010:	ldurb	w8, [x29, #-21]
  411014:	tbnz	w8, #0, 41101c <readlinkat@plt+0xe0ec>
  411018:	b	411064 <readlinkat@plt+0xe134>
  41101c:	ldr	x8, [sp, #32]
  411020:	mov	x9, #0x2                   	// #2
  411024:	cmp	x9, x8
  411028:	b.hi	411064 <readlinkat@plt+0xe134>  // b.pmore
  41102c:	ldr	x8, [sp, #24]
  411030:	ldr	x9, [sp, #32]
  411034:	subs	x9, x9, #0x2
  411038:	ldrb	w10, [x8, x9]
  41103c:	cmp	w10, #0xd
  411040:	b.ne	411064 <readlinkat@plt+0xe134>  // b.any
  411044:	ldr	x8, [sp, #24]
  411048:	ldr	x9, [sp, #32]
  41104c:	subs	x10, x9, #0x1
  411050:	str	x10, [sp, #32]
  411054:	subs	x9, x9, #0x2
  411058:	add	x8, x8, x9
  41105c:	mov	w11, #0xa                   	// #10
  411060:	strb	w11, [x8]
  411064:	ldr	x8, [sp, #24]
  411068:	ldr	x9, [sp, #32]
  41106c:	add	x8, x8, x9
  411070:	mov	w10, #0x0                   	// #0
  411074:	strb	w10, [x8]
  411078:	ldr	x8, [sp, #32]
  41107c:	stur	x8, [x29, #-8]
  411080:	b	4110a4 <readlinkat@plt+0xe174>
  411084:	ldur	x0, [x29, #-32]
  411088:	bl	402f20 <ferror@plt>
  41108c:	cbz	w0, 411094 <readlinkat@plt+0xe164>
  411090:	bl	414d64 <readlinkat@plt+0x11e34>
  411094:	adrp	x0, 47c000 <renameat2@@Base+0x8768>
  411098:	add	x0, x0, #0x1a4
  41109c:	bl	41460c <readlinkat@plt+0x116dc>
  4110a0:	stur	xzr, [x29, #-8]
  4110a4:	ldur	x0, [x29, #-8]
  4110a8:	ldp	x29, x30, [sp, #80]
  4110ac:	add	sp, sp, #0x60
  4110b0:	ret
  4110b4:	sub	sp, sp, #0x20
  4110b8:	stp	x29, x30, [sp, #16]
  4110bc:	add	x29, sp, #0x10
  4110c0:	str	x0, [sp, #8]
  4110c4:	bl	402bc0 <__ctype_b_loc@plt>
  4110c8:	ldr	x8, [x0]
  4110cc:	ldr	x9, [sp, #8]
  4110d0:	ldrb	w10, [x9]
  4110d4:	ldrh	w10, [x8, w10, sxtw #1]
  4110d8:	and	w10, w10, #0x2000
  4110dc:	cbz	w10, 4110f0 <readlinkat@plt+0xe1c0>
  4110e0:	ldr	x8, [sp, #8]
  4110e4:	add	x8, x8, #0x1
  4110e8:	str	x8, [sp, #8]
  4110ec:	b	4110c4 <readlinkat@plt+0xe194>
  4110f0:	ldr	x0, [sp, #8]
  4110f4:	ldp	x29, x30, [sp, #16]
  4110f8:	add	sp, sp, #0x20
  4110fc:	ret
  411100:	sub	sp, sp, #0x20
  411104:	str	x0, [sp, #24]
  411108:	ldr	x8, [sp, #24]
  41110c:	str	x8, [sp, #16]
  411110:	ldr	x8, [sp, #16]
  411114:	ldrb	w9, [x8]
  411118:	cmp	w9, #0x30
  41111c:	b.lt	411138 <readlinkat@plt+0xe208>  // b.tstop
  411120:	ldr	x8, [sp, #16]
  411124:	ldrb	w9, [x8]
  411128:	mov	w10, #0x1                   	// #1
  41112c:	cmp	w9, #0x39
  411130:	str	w10, [sp, #12]
  411134:	b.le	41116c <readlinkat@plt+0xe23c>
  411138:	ldr	x8, [sp, #16]
  41113c:	ldrb	w9, [x8]
  411140:	mov	w10, #0x0                   	// #0
  411144:	cmp	w9, #0x61
  411148:	str	w10, [sp, #8]
  41114c:	b.lt	411164 <readlinkat@plt+0xe234>  // b.tstop
  411150:	ldr	x8, [sp, #16]
  411154:	ldrb	w9, [x8]
  411158:	cmp	w9, #0x66
  41115c:	cset	w9, le
  411160:	str	w9, [sp, #8]
  411164:	ldr	w8, [sp, #8]
  411168:	str	w8, [sp, #12]
  41116c:	ldr	w8, [sp, #12]
  411170:	tbnz	w8, #0, 411178 <readlinkat@plt+0xe248>
  411174:	b	411188 <readlinkat@plt+0xe258>
  411178:	ldr	x8, [sp, #16]
  41117c:	add	x8, x8, #0x1
  411180:	str	x8, [sp, #16]
  411184:	b	411110 <readlinkat@plt+0xe1e0>
  411188:	ldr	x8, [sp, #16]
  41118c:	ldr	x9, [sp, #24]
  411190:	cmp	x8, x9
  411194:	b.ne	4111a4 <readlinkat@plt+0xe274>  // b.any
  411198:	mov	x8, xzr
  41119c:	str	x8, [sp]
  4111a0:	b	4111ac <readlinkat@plt+0xe27c>
  4111a4:	ldr	x8, [sp, #16]
  4111a8:	str	x8, [sp]
  4111ac:	ldr	x8, [sp]
  4111b0:	mov	x0, x8
  4111b4:	add	sp, sp, #0x20
  4111b8:	ret
  4111bc:	sub	sp, sp, #0x30
  4111c0:	stp	x29, x30, [sp, #32]
  4111c4:	add	x29, sp, #0x20
  4111c8:	mov	w8, #0x0                   	// #0
  4111cc:	stur	x0, [x29, #-8]
  4111d0:	str	x1, [sp, #16]
  4111d4:	str	x2, [sp, #8]
  4111d8:	ldr	x9, [sp, #8]
  4111dc:	ldr	x10, [sp, #16]
  4111e0:	subs	x9, x9, x10
  4111e4:	str	w9, [sp, #4]
  4111e8:	ldr	w9, [sp, #4]
  4111ec:	add	w9, w9, #0x1
  4111f0:	mov	w10, w9
  4111f4:	ubfx	x0, x10, #0, #32
  4111f8:	str	w8, [sp]
  4111fc:	bl	474684 <renameat2@@Base+0xdec>
  411200:	ldur	x10, [x29, #-8]
  411204:	str	x0, [x10]
  411208:	ldur	x10, [x29, #-8]
  41120c:	ldr	x0, [x10]
  411210:	ldr	x1, [sp, #16]
  411214:	ldr	w8, [sp, #4]
  411218:	mov	w2, w8
  41121c:	bl	402760 <memcpy@plt>
  411220:	ldur	x10, [x29, #-8]
  411224:	ldr	x10, [x10]
  411228:	ldr	w8, [sp, #4]
  41122c:	mov	w11, w8
  411230:	add	x10, x10, x11
  411234:	ldr	w8, [sp]
  411238:	strb	w8, [x10]
  41123c:	ldp	x29, x30, [sp, #32]
  411240:	add	sp, sp, #0x30
  411244:	ret
  411248:	sub	sp, sp, #0x20
  41124c:	adrp	x8, 47c000 <renameat2@@Base+0x8768>
  411250:	add	x8, x8, #0x1cf
  411254:	str	x0, [sp, #16]
  411258:	str	x8, [sp, #8]
  41125c:	ldr	x8, [sp, #16]
  411260:	str	x8, [sp]
  411264:	ldr	x8, [sp]
  411268:	ldrb	w9, [x8]
  41126c:	cbz	w9, 411294 <readlinkat@plt+0xe364>
  411270:	ldr	x8, [sp]
  411274:	ldrb	w9, [x8]
  411278:	cmp	w9, #0x30
  41127c:	b.eq	411284 <readlinkat@plt+0xe354>  // b.none
  411280:	b	411294 <readlinkat@plt+0xe364>
  411284:	ldr	x8, [sp]
  411288:	add	x8, x8, #0x1
  41128c:	str	x8, [sp]
  411290:	b	411264 <readlinkat@plt+0xe334>
  411294:	ldr	x8, [sp]
  411298:	ldrb	w9, [x8]
  41129c:	cbnz	w9, 4112ac <readlinkat@plt+0xe37c>
  4112a0:	mov	w8, #0x2                   	// #2
  4112a4:	str	w8, [sp, #28]
  4112a8:	b	411314 <readlinkat@plt+0xe3e4>
  4112ac:	ldr	x8, [sp, #16]
  4112b0:	str	x8, [sp]
  4112b4:	ldr	x8, [sp]
  4112b8:	ldrb	w9, [x8]
  4112bc:	cbz	w9, 4112f8 <readlinkat@plt+0xe3c8>
  4112c0:	ldr	x8, [sp]
  4112c4:	ldrb	w9, [x8]
  4112c8:	ldr	x8, [sp, #8]
  4112cc:	ldrb	w10, [x8]
  4112d0:	cmp	w9, w10
  4112d4:	b.eq	4112dc <readlinkat@plt+0xe3ac>  // b.none
  4112d8:	b	4112f8 <readlinkat@plt+0xe3c8>
  4112dc:	ldr	x8, [sp]
  4112e0:	add	x8, x8, #0x1
  4112e4:	str	x8, [sp]
  4112e8:	ldr	x8, [sp, #8]
  4112ec:	add	x8, x8, #0x1
  4112f0:	str	x8, [sp, #8]
  4112f4:	b	4112b4 <readlinkat@plt+0xe384>
  4112f8:	ldr	x8, [sp]
  4112fc:	ldrb	w9, [x8]
  411300:	cmp	w9, #0x0
  411304:	cset	w9, ne  // ne = any
  411308:	eor	w9, w9, #0x1
  41130c:	and	w9, w9, #0x1
  411310:	str	w9, [sp, #28]
  411314:	ldr	w0, [sp, #28]
  411318:	add	sp, sp, #0x20
  41131c:	ret
  411320:	sub	sp, sp, #0x30
  411324:	stp	x29, x30, [sp, #32]
  411328:	add	x29, sp, #0x20
  41132c:	stur	x0, [x29, #-8]
  411330:	bl	402bc0 <__ctype_b_loc@plt>
  411334:	ldr	x8, [x0]
  411338:	ldur	x9, [x29, #-8]
  41133c:	ldrb	w10, [x9]
  411340:	ldrh	w10, [x8, w10, sxtw #1]
  411344:	and	w10, w10, #0x2000
  411348:	cbz	w10, 41135c <readlinkat@plt+0xe42c>
  41134c:	ldur	x8, [x29, #-8]
  411350:	add	x8, x8, #0x1
  411354:	stur	x8, [x29, #-8]
  411358:	b	411330 <readlinkat@plt+0xe400>
  41135c:	ldur	x8, [x29, #-8]
  411360:	str	x8, [sp, #16]
  411364:	str	wzr, [sp, #12]
  411368:	ldr	x8, [sp, #16]
  41136c:	ldur	x9, [x29, #-8]
  411370:	add	x9, x9, #0x6
  411374:	cmp	x8, x9
  411378:	b.cs	4113d0 <readlinkat@plt+0xe4a0>  // b.hs, b.nlast
  41137c:	ldr	x8, [sp, #16]
  411380:	ldrb	w9, [x8]
  411384:	cmp	w9, #0x30
  411388:	b.lt	4113b8 <readlinkat@plt+0xe488>  // b.tstop
  41138c:	ldr	x8, [sp, #16]
  411390:	ldrb	w9, [x8]
  411394:	cmp	w9, #0x37
  411398:	b.gt	4113b8 <readlinkat@plt+0xe488>
  41139c:	ldr	w8, [sp, #12]
  4113a0:	ldr	x9, [sp, #16]
  4113a4:	ldrb	w10, [x9]
  4113a8:	subs	w10, w10, #0x30
  4113ac:	add	w8, w10, w8, lsl #3
  4113b0:	str	w8, [sp, #12]
  4113b4:	b	4113c0 <readlinkat@plt+0xe490>
  4113b8:	str	wzr, [sp, #12]
  4113bc:	b	4113d0 <readlinkat@plt+0xe4a0>
  4113c0:	ldr	x8, [sp, #16]
  4113c4:	add	x8, x8, #0x1
  4113c8:	str	x8, [sp, #16]
  4113cc:	b	411368 <readlinkat@plt+0xe438>
  4113d0:	ldr	x8, [sp, #16]
  4113d4:	ldrb	w9, [x8]
  4113d8:	cmp	w9, #0xd
  4113dc:	b.ne	4113ec <readlinkat@plt+0xe4bc>  // b.any
  4113e0:	ldr	x8, [sp, #16]
  4113e4:	add	x8, x8, #0x1
  4113e8:	str	x8, [sp, #16]
  4113ec:	ldr	x8, [sp, #16]
  4113f0:	ldrb	w9, [x8]
  4113f4:	cmp	w9, #0xa
  4113f8:	b.eq	411400 <readlinkat@plt+0xe4d0>  // b.none
  4113fc:	str	wzr, [sp, #12]
  411400:	ldr	w0, [sp, #12]
  411404:	ldp	x29, x30, [sp, #32]
  411408:	add	sp, sp, #0x30
  41140c:	ret
  411410:	sub	sp, sp, #0x40
  411414:	stp	x29, x30, [sp, #48]
  411418:	add	x29, sp, #0x30
  41141c:	mov	w8, #0x1                   	// #1
  411420:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  411424:	add	x9, x9, #0x728
  411428:	stur	x0, [x29, #-16]
  41142c:	sturb	w8, [x29, #-21]
  411430:	stur	wzr, [x29, #-20]
  411434:	str	x9, [sp, #16]
  411438:	ldursw	x8, [x29, #-20]
  41143c:	cmp	x8, #0x2
  411440:	b.cs	4114a8 <readlinkat@plt+0xe578>  // b.hs, b.nlast
  411444:	ldursw	x8, [x29, #-20]
  411448:	mov	x9, #0x8                   	// #8
  41144c:	mul	x8, x9, x8
  411450:	ldr	x9, [sp, #16]
  411454:	add	x8, x9, x8
  411458:	ldr	x8, [x8]
  41145c:	cbnz	x8, 411464 <readlinkat@plt+0xe534>
  411460:	b	4114a8 <readlinkat@plt+0xe578>
  411464:	ldursw	x8, [x29, #-20]
  411468:	mov	x9, #0x8                   	// #8
  41146c:	mul	x8, x9, x8
  411470:	ldr	x9, [sp, #16]
  411474:	add	x8, x9, x8
  411478:	ldr	x0, [x8]
  41147c:	ldur	x1, [x29, #-16]
  411480:	bl	402bb0 <strcmp@plt>
  411484:	cbnz	w0, 411498 <readlinkat@plt+0xe568>
  411488:	mov	w8, wzr
  41148c:	and	w8, w8, #0x1
  411490:	sturb	w8, [x29, #-1]
  411494:	b	411534 <readlinkat@plt+0xe604>
  411498:	ldur	w8, [x29, #-20]
  41149c:	add	w8, w8, #0x1
  4114a0:	stur	w8, [x29, #-20]
  4114a4:	b	411438 <readlinkat@plt+0xe508>
  4114a8:	ldur	x0, [x29, #-16]
  4114ac:	bl	4171e0 <readlinkat@plt+0x142b0>
  4114b0:	and	w8, w0, #0x1
  4114b4:	sturb	w8, [x29, #-21]
  4114b8:	ldurb	w8, [x29, #-21]
  4114bc:	tbnz	w8, #0, 4114d8 <readlinkat@plt+0xe5a8>
  4114c0:	ldur	x0, [x29, #-16]
  4114c4:	bl	4172f8 <readlinkat@plt+0x143c8>
  4114c8:	tbnz	w0, #0, 4114d0 <readlinkat@plt+0xe5a0>
  4114cc:	b	4114d8 <readlinkat@plt+0xe5a8>
  4114d0:	mov	w8, #0x1                   	// #1
  4114d4:	sturb	w8, [x29, #-21]
  4114d8:	ldurb	w8, [x29, #-21]
  4114dc:	tbnz	w8, #0, 411528 <readlinkat@plt+0xe5f8>
  4114e0:	ldur	x0, [x29, #-16]
  4114e4:	bl	473254 <readlinkat@plt+0x70324>
  4114e8:	adrp	x8, 47c000 <renameat2@@Base+0x8768>
  4114ec:	add	x8, x8, #0x1f8
  4114f0:	str	x0, [sp, #8]
  4114f4:	mov	x0, x8
  4114f8:	ldr	x1, [sp, #8]
  4114fc:	bl	41460c <readlinkat@plt+0x116dc>
  411500:	ldursw	x8, [x29, #-20]
  411504:	cmp	x8, #0x2
  411508:	b.cs	411528 <readlinkat@plt+0xe5f8>  // b.hs, b.nlast
  41150c:	ldur	x8, [x29, #-16]
  411510:	ldursw	x9, [x29, #-20]
  411514:	mov	x10, #0x8                   	// #8
  411518:	mul	x9, x10, x9
  41151c:	ldr	x10, [sp, #16]
  411520:	add	x9, x10, x9
  411524:	str	x8, [x9]
  411528:	ldurb	w8, [x29, #-21]
  41152c:	and	w8, w8, #0x1
  411530:	sturb	w8, [x29, #-1]
  411534:	ldurb	w8, [x29, #-1]
  411538:	and	w0, w8, #0x1
  41153c:	ldp	x29, x30, [sp, #48]
  411540:	add	sp, sp, #0x40
  411544:	ret
  411548:	sub	sp, sp, #0x80
  41154c:	stp	x29, x30, [sp, #112]
  411550:	add	x29, sp, #0x70
  411554:	mov	w8, #0x7fffffff            	// #2147483647
  411558:	mov	x9, #0xffffffffffffffff    	// #-1
  41155c:	stur	x0, [x29, #-8]
  411560:	stur	x1, [x29, #-16]
  411564:	stur	w8, [x29, #-36]
  411568:	str	x9, [sp, #40]
  41156c:	str	x9, [sp, #8]
  411570:	stur	wzr, [x29, #-20]
  411574:	ldur	w8, [x29, #-20]
  411578:	cmp	w8, #0x2
  41157c:	b.hi	4116ec <readlinkat@plt+0xe7bc>  // b.pmore
  411580:	ldur	x8, [x29, #-8]
  411584:	ldur	w9, [x29, #-20]
  411588:	mov	w10, w9
  41158c:	mov	x11, #0x8                   	// #8
  411590:	mul	x10, x11, x10
  411594:	add	x8, x8, x10
  411598:	ldr	x8, [x8]
  41159c:	cbz	x8, 4116dc <readlinkat@plt+0xe7ac>
  4115a0:	ldur	x8, [x29, #-16]
  4115a4:	ldur	w9, [x29, #-20]
  4115a8:	mov	w10, w9
  4115ac:	ldr	w9, [x8, x10, lsl #2]
  4115b0:	cbnz	w9, 4116dc <readlinkat@plt+0xe7ac>
  4115b4:	ldur	x8, [x29, #-8]
  4115b8:	ldur	w9, [x29, #-20]
  4115bc:	mov	w10, w9
  4115c0:	mov	x11, #0x8                   	// #8
  4115c4:	mul	x10, x11, x10
  4115c8:	add	x8, x8, x10
  4115cc:	ldr	x0, [x8]
  4115d0:	mov	w9, wzr
  4115d4:	and	w1, w9, #0x1
  4115d8:	bl	4119d4 <readlinkat@plt+0xeaa4>
  4115dc:	ldur	w9, [x29, #-20]
  4115e0:	mov	w8, w9
  4115e4:	sub	x10, x29, #0x20
  4115e8:	str	w0, [x10, x8, lsl #2]
  4115ec:	ldur	w9, [x29, #-36]
  4115f0:	ldur	w12, [x29, #-20]
  4115f4:	mov	w8, w12
  4115f8:	ldr	w12, [x10, x8, lsl #2]
  4115fc:	cmp	w9, w12
  411600:	b.ge	411608 <readlinkat@plt+0xe6d8>  // b.tcont
  411604:	b	4116dc <readlinkat@plt+0xe7ac>
  411608:	ldur	w8, [x29, #-20]
  41160c:	mov	w9, w8
  411610:	sub	x10, x29, #0x20
  411614:	ldr	w8, [x10, x9, lsl #2]
  411618:	stur	w8, [x29, #-36]
  41161c:	ldur	x9, [x29, #-8]
  411620:	ldur	w8, [x29, #-20]
  411624:	mov	w10, w8
  411628:	mov	x11, #0x8                   	// #8
  41162c:	mul	x10, x11, x10
  411630:	add	x9, x9, x10
  411634:	ldr	x0, [x9]
  411638:	bl	41b7b0 <readlinkat@plt+0x18880>
  41163c:	ldur	w8, [x29, #-20]
  411640:	mov	w9, w8
  411644:	add	x10, sp, #0x30
  411648:	str	x0, [x10, x9, lsl #3]
  41164c:	ldr	x9, [sp, #40]
  411650:	ldur	w8, [x29, #-20]
  411654:	mov	w11, w8
  411658:	ldr	x10, [x10, x11, lsl #3]
  41165c:	cmp	x9, x10
  411660:	b.cs	411668 <readlinkat@plt+0xe738>  // b.hs, b.nlast
  411664:	b	4116dc <readlinkat@plt+0xe7ac>
  411668:	ldur	w8, [x29, #-20]
  41166c:	mov	w9, w8
  411670:	mov	x10, #0x8                   	// #8
  411674:	add	x11, sp, #0x30
  411678:	ldr	x9, [x11, x9, lsl #3]
  41167c:	str	x9, [sp, #40]
  411680:	ldur	x9, [x29, #-8]
  411684:	ldur	w8, [x29, #-20]
  411688:	mov	w11, w8
  41168c:	mul	x10, x10, x11
  411690:	add	x9, x9, x10
  411694:	ldr	x0, [x9]
  411698:	bl	402780 <strlen@plt>
  41169c:	ldur	w8, [x29, #-20]
  4116a0:	mov	w9, w8
  4116a4:	add	x10, sp, #0x10
  4116a8:	str	x0, [x10, x9, lsl #3]
  4116ac:	ldr	x9, [sp, #8]
  4116b0:	ldur	w8, [x29, #-20]
  4116b4:	mov	w11, w8
  4116b8:	ldr	x10, [x10, x11, lsl #3]
  4116bc:	cmp	x9, x10
  4116c0:	b.cs	4116c8 <readlinkat@plt+0xe798>  // b.hs, b.nlast
  4116c4:	b	4116dc <readlinkat@plt+0xe7ac>
  4116c8:	ldur	w8, [x29, #-20]
  4116cc:	mov	w9, w8
  4116d0:	add	x10, sp, #0x10
  4116d4:	ldr	x9, [x10, x9, lsl #3]
  4116d8:	str	x9, [sp, #8]
  4116dc:	ldur	w8, [x29, #-20]
  4116e0:	add	w8, w8, #0x1
  4116e4:	stur	w8, [x29, #-20]
  4116e8:	b	411574 <readlinkat@plt+0xe644>
  4116ec:	stur	wzr, [x29, #-20]
  4116f0:	ldur	w8, [x29, #-20]
  4116f4:	cmp	w8, #0x2
  4116f8:	b.hi	4117c0 <readlinkat@plt+0xe890>  // b.pmore
  4116fc:	ldur	x8, [x29, #-8]
  411700:	ldur	w9, [x29, #-20]
  411704:	mov	w10, w9
  411708:	mov	x11, #0x8                   	// #8
  41170c:	mul	x10, x11, x10
  411710:	add	x8, x8, x10
  411714:	ldr	x8, [x8]
  411718:	cbz	x8, 4117b0 <readlinkat@plt+0xe880>
  41171c:	ldur	x8, [x29, #-16]
  411720:	ldur	w9, [x29, #-20]
  411724:	mov	w10, w9
  411728:	ldr	w9, [x8, x10, lsl #2]
  41172c:	cbnz	w9, 4117b0 <readlinkat@plt+0xe880>
  411730:	ldur	x8, [x29, #-8]
  411734:	ldur	w9, [x29, #-20]
  411738:	mov	w10, w9
  41173c:	mov	x11, #0x8                   	// #8
  411740:	mul	x10, x11, x10
  411744:	add	x8, x8, x10
  411748:	ldr	x0, [x8]
  41174c:	bl	411410 <readlinkat@plt+0xe4e0>
  411750:	tbnz	w0, #0, 411758 <readlinkat@plt+0xe828>
  411754:	b	4117b0 <readlinkat@plt+0xe880>
  411758:	ldur	w8, [x29, #-20]
  41175c:	mov	w9, w8
  411760:	sub	x10, x29, #0x20
  411764:	ldr	w8, [x10, x9, lsl #2]
  411768:	ldur	w11, [x29, #-36]
  41176c:	cmp	w8, w11
  411770:	b.ne	4117b0 <readlinkat@plt+0xe880>  // b.any
  411774:	ldur	w8, [x29, #-20]
  411778:	mov	w9, w8
  41177c:	add	x10, sp, #0x30
  411780:	ldr	x9, [x10, x9, lsl #3]
  411784:	ldr	x10, [sp, #40]
  411788:	cmp	x9, x10
  41178c:	b.ne	4117b0 <readlinkat@plt+0xe880>  // b.any
  411790:	ldur	w8, [x29, #-20]
  411794:	mov	w9, w8
  411798:	add	x10, sp, #0x10
  41179c:	ldr	x9, [x10, x9, lsl #3]
  4117a0:	ldr	x10, [sp, #8]
  4117a4:	cmp	x9, x10
  4117a8:	b.ne	4117b0 <readlinkat@plt+0xe880>  // b.any
  4117ac:	b	4117c0 <readlinkat@plt+0xe890>
  4117b0:	ldur	w8, [x29, #-20]
  4117b4:	add	w8, w8, #0x1
  4117b8:	stur	w8, [x29, #-20]
  4117bc:	b	4116f0 <readlinkat@plt+0xe7c0>
  4117c0:	ldur	w0, [x29, #-20]
  4117c4:	ldp	x29, x30, [sp, #112]
  4117c8:	add	sp, sp, #0x80
  4117cc:	ret
  4117d0:	sub	sp, sp, #0x60
  4117d4:	stp	x29, x30, [sp, #80]
  4117d8:	add	x29, sp, #0x50
  4117dc:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4117e0:	add	x8, x8, #0xa20
  4117e4:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4117e8:	add	x9, x9, #0x6d0
  4117ec:	mov	w10, #0x1                   	// #1
  4117f0:	stur	x0, [x29, #-16]
  4117f4:	and	w11, w1, w10
  4117f8:	sturb	w11, [x29, #-17]
  4117fc:	and	w11, w2, w10
  411800:	sturb	w11, [x29, #-18]
  411804:	ldurb	w11, [x29, #-18]
  411808:	eor	w11, w11, w10
  41180c:	and	w11, w11, #0x1
  411810:	ldrb	w12, [x8]
  411814:	and	w12, w12, #0x1
  411818:	ldurb	w13, [x29, #-18]
  41181c:	and	w13, w13, #0x1
  411820:	eor	w12, w12, w13
  411824:	ldr	w12, [x9, w12, sxtw #2]
  411828:	cmp	w11, w12
  41182c:	cset	w11, lt  // lt = tstop
  411830:	and	w10, w11, w10
  411834:	sturb	w10, [x29, #-19]
  411838:	ldurb	w10, [x29, #-18]
  41183c:	stur	x8, [x29, #-32]
  411840:	str	x9, [sp, #40]
  411844:	tbnz	w10, #0, 41184c <readlinkat@plt+0xe91c>
  411848:	b	4118b0 <readlinkat@plt+0xe980>
  41184c:	ldur	x8, [x29, #-32]
  411850:	ldrb	w9, [x8]
  411854:	and	w9, w9, #0x1
  411858:	ldurb	w10, [x29, #-17]
  41185c:	and	w10, w10, #0x1
  411860:	eor	w9, w9, w10
  411864:	ldr	x11, [sp, #40]
  411868:	ldr	w9, [x11, w9, sxtw #2]
  41186c:	cmp	w9, #0x1
  411870:	b.ne	4118b0 <readlinkat@plt+0xe980>  // b.any
  411874:	ldur	x8, [x29, #-32]
  411878:	ldrb	w9, [x8]
  41187c:	eor	w9, w9, #0x1
  411880:	and	w9, w9, #0x1
  411884:	ldurb	w10, [x29, #-17]
  411888:	and	w10, w10, #0x1
  41188c:	eor	w9, w9, w10
  411890:	ldr	x11, [sp, #40]
  411894:	ldr	w9, [x11, w9, sxtw #2]
  411898:	cmp	w9, #0x2
  41189c:	b.ne	4118b0 <readlinkat@plt+0xe980>  // b.any
  4118a0:	mov	w8, wzr
  4118a4:	and	w8, w8, #0x1
  4118a8:	sturb	w8, [x29, #-1]
  4118ac:	b	4119c0 <readlinkat@plt+0xea90>
  4118b0:	ldurb	w8, [x29, #-19]
  4118b4:	tbnz	w8, #0, 4118bc <readlinkat@plt+0xe98c>
  4118b8:	b	4119b4 <readlinkat@plt+0xea84>
  4118bc:	ldur	x8, [x29, #-32]
  4118c0:	ldrb	w9, [x8]
  4118c4:	adrp	x10, 47a000 <renameat2@@Base+0x6768>
  4118c8:	add	x10, x10, #0x4c8
  4118cc:	adrp	x11, 47c000 <renameat2@@Base+0x8768>
  4118d0:	add	x11, x11, #0x256
  4118d4:	tst	w9, #0x1
  4118d8:	csel	x1, x11, x10, ne  // ne = any
  4118dc:	ldurb	w9, [x29, #-17]
  4118e0:	str	x1, [sp, #32]
  4118e4:	tbnz	w9, #0, 4118ec <readlinkat@plt+0xe9bc>
  4118e8:	b	4118fc <readlinkat@plt+0xe9cc>
  4118ec:	adrp	x8, 47c000 <renameat2@@Base+0x8768>
  4118f0:	add	x8, x8, #0x267
  4118f4:	str	x8, [sp, #24]
  4118f8:	b	41191c <readlinkat@plt+0xe9ec>
  4118fc:	ldurb	w8, [x29, #-18]
  411900:	adrp	x9, 47c000 <renameat2@@Base+0x8768>
  411904:	add	x9, x9, #0x278
  411908:	adrp	x10, 47c000 <renameat2@@Base+0x8768>
  41190c:	add	x10, x10, #0x26e
  411910:	tst	w8, #0x1
  411914:	csel	x9, x10, x9, ne  // ne = any
  411918:	str	x9, [sp, #24]
  41191c:	ldr	x8, [sp, #24]
  411920:	ldur	x0, [x29, #-16]
  411924:	str	x8, [sp, #16]
  411928:	bl	473254 <readlinkat@plt+0x70324>
  41192c:	ldurb	w9, [x29, #-17]
  411930:	str	x0, [sp, #8]
  411934:	tbnz	w9, #0, 41193c <readlinkat@plt+0xea0c>
  411938:	b	41194c <readlinkat@plt+0xea1c>
  41193c:	adrp	x8, 47c000 <renameat2@@Base+0x8768>
  411940:	add	x8, x8, #0x27f
  411944:	str	x8, [sp]
  411948:	b	41196c <readlinkat@plt+0xea3c>
  41194c:	ldurb	w8, [x29, #-18]
  411950:	adrp	x9, 47c000 <renameat2@@Base+0x8768>
  411954:	add	x9, x9, #0x29f
  411958:	adrp	x10, 47c000 <renameat2@@Base+0x8768>
  41195c:	add	x10, x10, #0x28e
  411960:	tst	w8, #0x1
  411964:	csel	x9, x10, x9, ne  // ne = any
  411968:	str	x9, [sp]
  41196c:	ldr	x8, [sp]
  411970:	adrp	x0, 47c000 <renameat2@@Base+0x8768>
  411974:	add	x0, x0, #0x225
  411978:	ldr	x1, [sp, #32]
  41197c:	ldr	x2, [sp, #16]
  411980:	ldr	x3, [sp, #8]
  411984:	mov	x4, x8
  411988:	bl	416084 <readlinkat@plt+0x13154>
  41198c:	mov	w9, #0x1                   	// #1
  411990:	and	w10, w0, #0x1
  411994:	ldur	x8, [x29, #-32]
  411998:	ldrb	w11, [x8]
  41199c:	and	w11, w11, #0x1
  4119a0:	eor	w10, w11, w10
  4119a4:	cmp	w10, #0x0
  4119a8:	cset	w10, ne  // ne = any
  4119ac:	and	w9, w10, w9
  4119b0:	strb	w9, [x8]
  4119b4:	ldurb	w8, [x29, #-19]
  4119b8:	and	w8, w8, #0x1
  4119bc:	sturb	w8, [x29, #-1]
  4119c0:	ldurb	w8, [x29, #-1]
  4119c4:	and	w0, w8, #0x1
  4119c8:	ldp	x29, x30, [sp, #80]
  4119cc:	add	sp, sp, #0x60
  4119d0:	ret
  4119d4:	sub	sp, sp, #0xb0
  4119d8:	stp	x29, x30, [sp, #160]
  4119dc:	add	x29, sp, #0xa0
  4119e0:	mov	w8, #0x1                   	// #1
  4119e4:	stur	x0, [x29, #-8]
  4119e8:	and	w8, w1, w8
  4119ec:	sturb	w8, [x29, #-9]
  4119f0:	stur	wzr, [x29, #-16]
  4119f4:	ldur	x9, [x29, #-8]
  4119f8:	str	x9, [sp]
  4119fc:	ldr	x9, [sp]
  411a00:	ldrb	w8, [x9]
  411a04:	cbz	w8, 411a9c <readlinkat@plt+0xeb6c>
  411a08:	ldr	x8, [sp]
  411a0c:	add	x9, x8, #0x1
  411a10:	str	x9, [sp]
  411a14:	ldrb	w10, [x8, #1]
  411a18:	cbz	w10, 411a9c <readlinkat@plt+0xeb6c>
  411a1c:	ldr	x8, [sp]
  411a20:	ldrb	w9, [x8]
  411a24:	cmp	w9, #0x2f
  411a28:	b.ne	411a98 <readlinkat@plt+0xeb68>  // b.any
  411a2c:	ldr	x8, [sp]
  411a30:	ldurb	w9, [x8, #-1]
  411a34:	cmp	w9, #0x2f
  411a38:	b.eq	411a98 <readlinkat@plt+0xeb68>  // b.none
  411a3c:	ldurb	w8, [x29, #-9]
  411a40:	tbnz	w8, #0, 411a48 <readlinkat@plt+0xeb18>
  411a44:	b	411a8c <readlinkat@plt+0xeb5c>
  411a48:	ldr	x8, [sp]
  411a4c:	mov	w9, #0x0                   	// #0
  411a50:	strb	w9, [x8]
  411a54:	ldur	x0, [x29, #-8]
  411a58:	add	x1, sp, #0x10
  411a5c:	bl	411aac <readlinkat@plt+0xeb7c>
  411a60:	str	w0, [sp, #12]
  411a64:	ldr	x8, [sp]
  411a68:	mov	w9, #0x2f                  	// #47
  411a6c:	strb	w9, [x8]
  411a70:	ldr	w9, [sp, #12]
  411a74:	cbnz	w9, 411a88 <readlinkat@plt+0xeb58>
  411a78:	ldr	w8, [sp, #32]
  411a7c:	and	w8, w8, #0xf000
  411a80:	cmp	w8, #0x4, lsl #12
  411a84:	b.eq	411a8c <readlinkat@plt+0xeb5c>  // b.none
  411a88:	b	411a9c <readlinkat@plt+0xeb6c>
  411a8c:	ldur	w8, [x29, #-16]
  411a90:	add	w8, w8, #0x1
  411a94:	stur	w8, [x29, #-16]
  411a98:	b	411a08 <readlinkat@plt+0xead8>
  411a9c:	ldur	w0, [x29, #-16]
  411aa0:	ldp	x29, x30, [sp, #160]
  411aa4:	add	sp, sp, #0xb0
  411aa8:	ret
  411aac:	sub	sp, sp, #0x20
  411ab0:	stp	x29, x30, [sp, #16]
  411ab4:	add	x29, sp, #0x10
  411ab8:	mov	w8, wzr
  411abc:	str	x0, [sp, #8]
  411ac0:	str	x1, [sp]
  411ac4:	ldr	x0, [sp, #8]
  411ac8:	ldr	x1, [sp]
  411acc:	mov	w2, w8
  411ad0:	bl	411ae0 <readlinkat@plt+0xebb0>
  411ad4:	ldp	x29, x30, [sp, #16]
  411ad8:	add	sp, sp, #0x20
  411adc:	ret
  411ae0:	sub	sp, sp, #0x30
  411ae4:	stp	x29, x30, [sp, #32]
  411ae8:	add	x29, sp, #0x20
  411aec:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  411af0:	add	x8, x8, #0xc10
  411af4:	str	x0, [sp, #16]
  411af8:	str	x1, [sp, #8]
  411afc:	str	w2, [sp, #4]
  411b00:	ldrb	w9, [x8]
  411b04:	tbnz	w9, #0, 411b0c <readlinkat@plt+0xebdc>
  411b08:	b	411b28 <readlinkat@plt+0xebf8>
  411b0c:	ldr	x1, [sp, #16]
  411b10:	ldr	x2, [sp, #8]
  411b14:	ldr	w3, [sp, #4]
  411b18:	mov	w0, #0xffffff9c            	// #-100
  411b1c:	bl	479320 <renameat2@@Base+0x5a88>
  411b20:	stur	w0, [x29, #-4]
  411b24:	b	411b78 <readlinkat@plt+0xec48>
  411b28:	add	x0, sp, #0x10
  411b2c:	bl	411c5c <readlinkat@plt+0xed2c>
  411b30:	str	w0, [sp]
  411b34:	ldr	w8, [sp]
  411b38:	cmp	w8, #0x0
  411b3c:	cset	w8, ge  // ge = tcont
  411b40:	tbnz	w8, #0, 411b60 <readlinkat@plt+0xec30>
  411b44:	ldr	w8, [sp]
  411b48:	mov	w9, #0xffffff9c            	// #-100
  411b4c:	cmp	w8, w9
  411b50:	b.eq	411b60 <readlinkat@plt+0xec30>  // b.none
  411b54:	ldr	w8, [sp]
  411b58:	stur	w8, [x29, #-4]
  411b5c:	b	411b78 <readlinkat@plt+0xec48>
  411b60:	ldr	w0, [sp]
  411b64:	ldr	x1, [sp, #16]
  411b68:	ldr	x2, [sp, #8]
  411b6c:	ldr	w3, [sp, #4]
  411b70:	bl	479320 <renameat2@@Base+0x5a88>
  411b74:	stur	w0, [x29, #-4]
  411b78:	ldur	w0, [x29, #-4]
  411b7c:	ldp	x29, x30, [sp, #32]
  411b80:	add	sp, sp, #0x30
  411b84:	ret
  411b88:	sub	sp, sp, #0x20
  411b8c:	stp	x29, x30, [sp, #16]
  411b90:	add	x29, sp, #0x10
  411b94:	mov	w2, #0x100                 	// #256
  411b98:	str	x0, [sp, #8]
  411b9c:	str	x1, [sp]
  411ba0:	ldr	x0, [sp, #8]
  411ba4:	ldr	x1, [sp]
  411ba8:	bl	411ae0 <readlinkat@plt+0xebb0>
  411bac:	ldp	x29, x30, [sp, #16]
  411bb0:	add	sp, sp, #0x20
  411bb4:	ret
  411bb8:	sub	sp, sp, #0x30
  411bbc:	stp	x29, x30, [sp, #32]
  411bc0:	add	x29, sp, #0x20
  411bc4:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  411bc8:	add	x8, x8, #0xc10
  411bcc:	str	x0, [sp, #16]
  411bd0:	str	w1, [sp, #12]
  411bd4:	str	w2, [sp, #8]
  411bd8:	ldrb	w9, [x8]
  411bdc:	tbnz	w9, #0, 411be4 <readlinkat@plt+0xecb4>
  411be0:	b	411bfc <readlinkat@plt+0xeccc>
  411be4:	ldr	x0, [sp, #16]
  411be8:	ldr	w1, [sp, #12]
  411bec:	ldr	w2, [sp, #8]
  411bf0:	bl	4029c0 <open@plt>
  411bf4:	stur	w0, [x29, #-4]
  411bf8:	b	411c4c <readlinkat@plt+0xed1c>
  411bfc:	add	x0, sp, #0x10
  411c00:	bl	411c5c <readlinkat@plt+0xed2c>
  411c04:	str	w0, [sp, #4]
  411c08:	ldr	w8, [sp, #4]
  411c0c:	cmp	w8, #0x0
  411c10:	cset	w8, ge  // ge = tcont
  411c14:	tbnz	w8, #0, 411c34 <readlinkat@plt+0xed04>
  411c18:	ldr	w8, [sp, #4]
  411c1c:	mov	w9, #0xffffff9c            	// #-100
  411c20:	cmp	w8, w9
  411c24:	b.eq	411c34 <readlinkat@plt+0xed04>  // b.none
  411c28:	ldr	w8, [sp, #4]
  411c2c:	stur	w8, [x29, #-4]
  411c30:	b	411c4c <readlinkat@plt+0xed1c>
  411c34:	ldr	w0, [sp, #4]
  411c38:	ldr	x1, [sp, #16]
  411c3c:	ldr	w2, [sp, #12]
  411c40:	ldr	w3, [sp, #8]
  411c44:	bl	402e20 <openat@plt>
  411c48:	stur	w0, [x29, #-4]
  411c4c:	ldur	w0, [x29, #-4]
  411c50:	ldp	x29, x30, [sp, #32]
  411c54:	add	sp, sp, #0x30
  411c58:	ret
  411c5c:	sub	sp, sp, #0x20
  411c60:	stp	x29, x30, [sp, #16]
  411c64:	add	x29, sp, #0x10
  411c68:	mov	w1, #0xffffffff            	// #-1
  411c6c:	str	x0, [sp, #8]
  411c70:	ldr	x0, [sp, #8]
  411c74:	bl	411d84 <readlinkat@plt+0xee54>
  411c78:	ldp	x29, x30, [sp, #16]
  411c7c:	add	sp, sp, #0x20
  411c80:	ret
  411c84:	sub	sp, sp, #0x40
  411c88:	stp	x29, x30, [sp, #48]
  411c8c:	add	x29, sp, #0x30
  411c90:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  411c94:	add	x8, x8, #0xc10
  411c98:	stur	x0, [x29, #-16]
  411c9c:	str	x1, [sp, #24]
  411ca0:	ldrb	w9, [x8]
  411ca4:	tbnz	w9, #0, 411cac <readlinkat@plt+0xed7c>
  411ca8:	b	411cc0 <readlinkat@plt+0xed90>
  411cac:	ldur	x0, [x29, #-16]
  411cb0:	ldr	x1, [sp, #24]
  411cb4:	bl	402cd0 <rename@plt>
  411cb8:	stur	w0, [x29, #-4]
  411cbc:	b	411d74 <readlinkat@plt+0xee44>
  411cc0:	sub	x0, x29, #0x10
  411cc4:	bl	411c5c <readlinkat@plt+0xed2c>
  411cc8:	str	w0, [sp, #20]
  411ccc:	ldr	w8, [sp, #20]
  411cd0:	cmp	w8, #0x0
  411cd4:	cset	w8, ge  // ge = tcont
  411cd8:	tbnz	w8, #0, 411cf8 <readlinkat@plt+0xedc8>
  411cdc:	ldr	w8, [sp, #20]
  411ce0:	mov	w9, #0xffffff9c            	// #-100
  411ce4:	cmp	w8, w9
  411ce8:	b.eq	411cf8 <readlinkat@plt+0xedc8>  // b.none
  411cec:	ldr	w8, [sp, #20]
  411cf0:	stur	w8, [x29, #-4]
  411cf4:	b	411d74 <readlinkat@plt+0xee44>
  411cf8:	ldr	w1, [sp, #20]
  411cfc:	add	x0, sp, #0x18
  411d00:	bl	411d84 <readlinkat@plt+0xee54>
  411d04:	str	w0, [sp, #16]
  411d08:	ldr	w8, [sp, #16]
  411d0c:	cmp	w8, #0x0
  411d10:	cset	w8, ge  // ge = tcont
  411d14:	tbnz	w8, #0, 411d34 <readlinkat@plt+0xee04>
  411d18:	ldr	w8, [sp, #16]
  411d1c:	mov	w9, #0xffffff9c            	// #-100
  411d20:	cmp	w8, w9
  411d24:	b.eq	411d34 <readlinkat@plt+0xee04>  // b.none
  411d28:	ldr	w8, [sp, #16]
  411d2c:	stur	w8, [x29, #-4]
  411d30:	b	411d74 <readlinkat@plt+0xee44>
  411d34:	ldr	w0, [sp, #20]
  411d38:	ldur	x1, [x29, #-16]
  411d3c:	ldr	w2, [sp, #16]
  411d40:	ldr	x3, [sp, #24]
  411d44:	bl	402c60 <renameat@plt>
  411d48:	str	w0, [sp, #12]
  411d4c:	ldr	w8, [sp, #12]
  411d50:	cbnz	w8, 411d6c <readlinkat@plt+0xee3c>
  411d54:	ldr	w0, [sp, #20]
  411d58:	ldur	x1, [x29, #-16]
  411d5c:	bl	4122e0 <readlinkat@plt+0xf3b0>
  411d60:	ldr	w0, [sp, #16]
  411d64:	ldr	x1, [sp, #24]
  411d68:	bl	4122e0 <readlinkat@plt+0xf3b0>
  411d6c:	ldr	w8, [sp, #12]
  411d70:	stur	w8, [x29, #-4]
  411d74:	ldur	w0, [x29, #-4]
  411d78:	ldp	x29, x30, [sp, #48]
  411d7c:	add	sp, sp, #0x40
  411d80:	ret
  411d84:	stp	x29, x30, [sp, #-16]!
  411d88:	mov	x29, sp
  411d8c:	sub	sp, sp, #0xb0
  411d90:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  411d94:	add	x8, x8, #0xc14
  411d98:	adrp	x9, 490000 <renameat2@@Base+0x1c768>
  411d9c:	add	x9, x9, #0x468
  411da0:	mov	x10, xzr
  411da4:	add	x11, x9, #0x20
  411da8:	adrp	x12, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  411dac:	add	x12, x12, #0xa4c
  411db0:	stur	x0, [x29, #-16]
  411db4:	stur	w1, [x29, #-20]
  411db8:	ldr	w13, [x8]
  411dbc:	stur	w13, [x29, #-24]
  411dc0:	ldur	x8, [x29, #-16]
  411dc4:	ldr	x8, [x8]
  411dc8:	stur	x8, [x29, #-32]
  411dcc:	stur	x9, [x29, #-48]
  411dd0:	stur	x10, [x29, #-56]
  411dd4:	ldur	x0, [x29, #-32]
  411dd8:	stur	x10, [x29, #-120]
  411ddc:	stur	x11, [x29, #-128]
  411de0:	stur	x12, [x29, #-136]
  411de4:	bl	4128f8 <readlinkat@plt+0xf9c8>
  411de8:	stur	w0, [x29, #-60]
  411dec:	ldur	x8, [x29, #-120]
  411df0:	stur	x8, [x29, #-72]
  411df4:	ldur	x0, [x29, #-128]
  411df8:	bl	4129d4 <readlinkat@plt+0xfaa4>
  411dfc:	ldur	w13, [x29, #-60]
  411e00:	cmp	w13, #0x400
  411e04:	b.ls	411e20 <readlinkat@plt+0xeef0>  // b.plast
  411e08:	bl	402e50 <__errno_location@plt>
  411e0c:	mov	w8, #0x28                  	// #40
  411e10:	str	w8, [x0]
  411e14:	mov	w8, #0xffffffff            	// #-1
  411e18:	stur	w8, [x29, #-4]
  411e1c:	b	4122d0 <readlinkat@plt+0xf3a0>
  411e20:	ldur	x8, [x29, #-32]
  411e24:	ldrb	w9, [x8]
  411e28:	cbz	w9, 411e3c <readlinkat@plt+0xef0c>
  411e2c:	ldur	x8, [x29, #-32]
  411e30:	ldrb	w9, [x8]
  411e34:	cmp	w9, #0x2f
  411e38:	b.ne	411e48 <readlinkat@plt+0xef18>  // b.any
  411e3c:	mov	w8, #0xffffff9c            	// #-100
  411e40:	stur	w8, [x29, #-4]
  411e44:	b	4122d0 <readlinkat@plt+0xf3a0>
  411e48:	ldur	x0, [x29, #-32]
  411e4c:	mov	w8, wzr
  411e50:	mov	w1, w8
  411e54:	bl	402b00 <strrchr@plt>
  411e58:	mov	x9, #0xffffffffffffffff    	// #-1
  411e5c:	add	x9, x0, x9
  411e60:	stur	x9, [x29, #-40]
  411e64:	ldur	x9, [x29, #-40]
  411e68:	ldrb	w8, [x9]
  411e6c:	cmp	w8, #0x2f
  411e70:	b.ne	411ea8 <readlinkat@plt+0xef78>  // b.any
  411e74:	ldur	x8, [x29, #-40]
  411e78:	ldur	x9, [x29, #-32]
  411e7c:	cmp	x8, x9
  411e80:	b.eq	411ea8 <readlinkat@plt+0xef78>  // b.none
  411e84:	ldur	x8, [x29, #-40]
  411e88:	mov	x9, #0xffffffffffffffff    	// #-1
  411e8c:	add	x9, x8, x9
  411e90:	stur	x9, [x29, #-40]
  411e94:	ldurb	w10, [x8, #-1]
  411e98:	cmp	w10, #0x2f
  411e9c:	b.eq	411ea4 <readlinkat@plt+0xef74>  // b.none
  411ea0:	b	411ea8 <readlinkat@plt+0xef78>
  411ea4:	b	411e74 <readlinkat@plt+0xef44>
  411ea8:	ldur	x8, [x29, #-40]
  411eac:	ldur	x9, [x29, #-32]
  411eb0:	mov	w10, #0x0                   	// #0
  411eb4:	cmp	x8, x9
  411eb8:	stur	w10, [x29, #-140]
  411ebc:	b.eq	411ed8 <readlinkat@plt+0xefa8>  // b.none
  411ec0:	ldur	x8, [x29, #-40]
  411ec4:	ldurb	w9, [x8, #-1]
  411ec8:	cmp	w9, #0x2f
  411ecc:	cset	w9, eq  // eq = none
  411ed0:	eor	w9, w9, #0x1
  411ed4:	stur	w9, [x29, #-140]
  411ed8:	ldur	w8, [x29, #-140]
  411edc:	tbnz	w8, #0, 411ee4 <readlinkat@plt+0xefb4>
  411ee0:	b	411ef8 <readlinkat@plt+0xefc8>
  411ee4:	ldur	x8, [x29, #-40]
  411ee8:	mov	x9, #0xffffffffffffffff    	// #-1
  411eec:	add	x8, x8, x9
  411ef0:	stur	x8, [x29, #-40]
  411ef4:	b	411ea8 <readlinkat@plt+0xef78>
  411ef8:	ldur	x8, [x29, #-40]
  411efc:	ldur	x9, [x29, #-32]
  411f00:	cmp	x8, x9
  411f04:	b.ne	411f14 <readlinkat@plt+0xefe4>  // b.any
  411f08:	mov	w8, #0xffffff9c            	// #-100
  411f0c:	stur	w8, [x29, #-4]
  411f10:	b	4122d0 <readlinkat@plt+0xf3a0>
  411f14:	ldur	x8, [x29, #-136]
  411f18:	ldr	w9, [x8]
  411f1c:	and	w9, w9, #0x20
  411f20:	cbz	w9, 411f44 <readlinkat@plt+0xf014>
  411f24:	ldur	x8, [x29, #-40]
  411f28:	ldur	x9, [x29, #-32]
  411f2c:	subs	x8, x8, x9
  411f30:	ldur	x2, [x29, #-32]
  411f34:	adrp	x0, 47c000 <renameat2@@Base+0x8768>
  411f38:	add	x0, x0, #0x3c4
  411f3c:	mov	w1, w8
  411f40:	bl	402e30 <printf@plt>
  411f44:	ldur	x8, [x29, #-56]
  411f48:	mov	w9, #0x1                   	// #1
  411f4c:	stur	w9, [x29, #-144]
  411f50:	cbnz	x8, 411f68 <readlinkat@plt+0xf038>
  411f54:	ldur	x8, [x29, #-32]
  411f58:	ldur	x9, [x29, #-40]
  411f5c:	cmp	x8, x9
  411f60:	cset	w10, ne  // ne = any
  411f64:	stur	w10, [x29, #-144]
  411f68:	ldur	w8, [x29, #-144]
  411f6c:	tbnz	w8, #0, 411f74 <readlinkat@plt+0xf044>
  411f70:	b	412204 <readlinkat@plt+0xf2d4>
  411f74:	mov	x8, xzr
  411f78:	stur	x8, [x29, #-88]
  411f7c:	ldur	x8, [x29, #-32]
  411f80:	stur	x8, [x29, #-96]
  411f84:	ldur	x0, [x29, #-48]
  411f88:	ldur	x8, [x29, #-56]
  411f8c:	stur	x0, [x29, #-152]
  411f90:	cbz	x8, 411fa4 <readlinkat@plt+0xf074>
  411f94:	ldur	x8, [x29, #-56]
  411f98:	add	x8, x8, #0x8
  411f9c:	stur	x8, [x29, #-160]
  411fa0:	b	411fac <readlinkat@plt+0xf07c>
  411fa4:	sub	x8, x29, #0x20
  411fa8:	stur	x8, [x29, #-160]
  411fac:	ldur	x8, [x29, #-160]
  411fb0:	ldur	w2, [x29, #-20]
  411fb4:	ldur	x0, [x29, #-152]
  411fb8:	mov	x1, x8
  411fbc:	sub	x3, x29, #0x58
  411fc0:	bl	4129fc <readlinkat@plt+0xfacc>
  411fc4:	stur	x0, [x29, #-80]
  411fc8:	ldur	x8, [x29, #-80]
  411fcc:	cbnz	x8, 412004 <readlinkat@plt+0xf0d4>
  411fd0:	ldur	x8, [x29, #-136]
  411fd4:	ldr	w9, [x8]
  411fd8:	and	w9, w9, #0x20
  411fdc:	cbz	w9, 412000 <readlinkat@plt+0xf0d0>
  411fe0:	adrp	x0, 47c000 <renameat2@@Base+0x8768>
  411fe4:	add	x0, x0, #0x3da
  411fe8:	bl	402e30 <printf@plt>
  411fec:	adrp	x8, 490000 <renameat2@@Base+0x1c768>
  411ff0:	add	x8, x8, #0x548
  411ff4:	ldr	x8, [x8]
  411ff8:	mov	x0, x8
  411ffc:	bl	402d10 <fflush@plt>
  412000:	b	41229c <readlinkat@plt+0xf36c>
  412004:	ldur	x8, [x29, #-80]
  412008:	stur	x8, [x29, #-48]
  41200c:	ldur	x8, [x29, #-56]
  412010:	cbnz	x8, 4120e4 <readlinkat@plt+0xf1b4>
  412014:	ldur	x8, [x29, #-88]
  412018:	cbz	x8, 4120e4 <readlinkat@plt+0xf1b4>
  41201c:	ldur	x8, [x29, #-96]
  412020:	stur	x8, [x29, #-104]
  412024:	ldur	x8, [x29, #-104]
  412028:	ldrb	w9, [x8]
  41202c:	mov	w10, #0x0                   	// #0
  412030:	stur	w10, [x29, #-164]
  412034:	cbz	w9, 412050 <readlinkat@plt+0xf120>
  412038:	ldur	x8, [x29, #-104]
  41203c:	ldrb	w9, [x8]
  412040:	cmp	w9, #0x2f
  412044:	cset	w9, eq  // eq = none
  412048:	eor	w9, w9, #0x1
  41204c:	stur	w9, [x29, #-164]
  412050:	ldur	w8, [x29, #-164]
  412054:	tbnz	w8, #0, 41205c <readlinkat@plt+0xf12c>
  412058:	b	41206c <readlinkat@plt+0xf13c>
  41205c:	ldur	x8, [x29, #-104]
  412060:	add	x8, x8, #0x1
  412064:	stur	x8, [x29, #-104]
  412068:	b	412024 <readlinkat@plt+0xf0f4>
  41206c:	ldur	x8, [x29, #-104]
  412070:	ldur	x9, [x29, #-96]
  412074:	subs	x8, x8, x9
  412078:	mov	x9, #0x1                   	// #1
  41207c:	add	x8, x8, #0x1
  412080:	mul	x8, x8, x9
  412084:	add	x8, x8, #0xf
  412088:	and	x8, x8, #0xfffffffffffffff0
  41208c:	mov	x9, sp
  412090:	subs	x8, x9, x8
  412094:	mov	sp, x8
  412098:	stur	x8, [x29, #-112]
  41209c:	ldur	x0, [x29, #-112]
  4120a0:	ldur	x1, [x29, #-96]
  4120a4:	ldur	x8, [x29, #-104]
  4120a8:	ldur	x9, [x29, #-96]
  4120ac:	subs	x2, x8, x9
  4120b0:	bl	402760 <memcpy@plt>
  4120b4:	ldur	x8, [x29, #-112]
  4120b8:	ldur	x9, [x29, #-104]
  4120bc:	ldur	x10, [x29, #-96]
  4120c0:	subs	x9, x9, x10
  4120c4:	add	x8, x8, x9
  4120c8:	mov	w11, #0x0                   	// #0
  4120cc:	strb	w11, [x8]
  4120d0:	ldur	x0, [x29, #-48]
  4120d4:	ldur	x1, [x29, #-112]
  4120d8:	mov	w2, #0xffffffff            	// #-1
  4120dc:	bl	412c90 <readlinkat@plt+0xfd60>
  4120e0:	stur	x0, [x29, #-72]
  4120e4:	ldur	x8, [x29, #-56]
  4120e8:	cbz	x8, 412104 <readlinkat@plt+0xf1d4>
  4120ec:	ldur	x8, [x29, #-56]
  4120f0:	ldr	x8, [x8, #8]
  4120f4:	ldrb	w9, [x8]
  4120f8:	cbnz	w9, 412104 <readlinkat@plt+0xf1d4>
  4120fc:	sub	x0, x29, #0x38
  412100:	bl	412d18 <readlinkat@plt+0xfde8>
  412104:	ldur	x8, [x29, #-88]
  412108:	cbz	x8, 412160 <readlinkat@plt+0xf230>
  41210c:	ldur	x8, [x29, #-88]
  412110:	ldr	x8, [x8, #8]
  412114:	ldrb	w9, [x8]
  412118:	cbz	w9, 412160 <readlinkat@plt+0xf230>
  41211c:	ldur	x1, [x29, #-88]
  412120:	sub	x0, x29, #0x38
  412124:	bl	412d58 <readlinkat@plt+0xfe28>
  412128:	ldur	x8, [x29, #-88]
  41212c:	ldr	x0, [x8, #8]
  412130:	bl	4128f8 <readlinkat@plt+0xf9c8>
  412134:	ldur	w9, [x29, #-60]
  412138:	add	w9, w9, w0
  41213c:	stur	w9, [x29, #-60]
  412140:	ldur	w9, [x29, #-60]
  412144:	cmp	w9, #0x400
  412148:	b.ls	41215c <readlinkat@plt+0xf22c>  // b.plast
  41214c:	bl	402e50 <__errno_location@plt>
  412150:	mov	w8, #0x28                  	// #40
  412154:	str	w8, [x0]
  412158:	b	41229c <readlinkat@plt+0xf36c>
  41215c:	b	412170 <readlinkat@plt+0xf240>
  412160:	ldur	x8, [x29, #-88]
  412164:	cbz	x8, 412170 <readlinkat@plt+0xf240>
  412168:	sub	x0, x29, #0x58
  41216c:	bl	412d18 <readlinkat@plt+0xfde8>
  412170:	ldur	x8, [x29, #-72]
  412174:	cbz	x8, 412200 <readlinkat@plt+0xf2d0>
  412178:	ldur	x8, [x29, #-56]
  41217c:	cbnz	x8, 412200 <readlinkat@plt+0xf2d0>
  412180:	ldur	x8, [x29, #-80]
  412184:	ldr	w9, [x8, #64]
  412188:	mov	w10, #0xffffff9c            	// #-100
  41218c:	cmp	w9, w10
  412190:	b.ne	4121a0 <readlinkat@plt+0xf270>  // b.any
  412194:	mov	w8, #0xffffff9c            	// #-100
  412198:	stur	w8, [x29, #-168]
  41219c:	b	4121b0 <readlinkat@plt+0xf280>
  4121a0:	ldur	x8, [x29, #-80]
  4121a4:	ldr	w0, [x8, #64]
  4121a8:	bl	4027c0 <dup@plt>
  4121ac:	stur	w0, [x29, #-168]
  4121b0:	ldur	w8, [x29, #-168]
  4121b4:	ldur	x9, [x29, #-72]
  4121b8:	str	w8, [x9, #64]
  4121bc:	ldur	x9, [x29, #-72]
  4121c0:	ldr	w8, [x9, #64]
  4121c4:	mov	w10, #0xffffffff            	// #-1
  4121c8:	cmp	w8, w10
  4121cc:	b.eq	4121f0 <readlinkat@plt+0xf2c0>  // b.none
  4121d0:	ldur	x0, [x29, #-72]
  4121d4:	ldur	w1, [x29, #-20]
  4121d8:	bl	412d88 <readlinkat@plt+0xfe58>
  4121dc:	ldur	x0, [x29, #-72]
  4121e0:	adrp	x1, 490000 <renameat2@@Base+0x1c768>
  4121e4:	add	x1, x1, #0x450
  4121e8:	bl	412e98 <readlinkat@plt+0xff68>
  4121ec:	b	4121f8 <readlinkat@plt+0xf2c8>
  4121f0:	ldur	x0, [x29, #-72]
  4121f4:	bl	412ee4 <readlinkat@plt+0xffb4>
  4121f8:	mov	x8, xzr
  4121fc:	stur	x8, [x29, #-72]
  412200:	b	411f44 <readlinkat@plt+0xf014>
  412204:	ldur	x8, [x29, #-40]
  412208:	ldur	x9, [x29, #-16]
  41220c:	str	x8, [x9]
  412210:	ldur	x8, [x29, #-136]
  412214:	ldr	w10, [x8]
  412218:	and	w10, w10, #0x20
  41221c:	cbz	w10, 41228c <readlinkat@plt+0xf35c>
  412220:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  412224:	add	x8, x8, #0xc14
  412228:	ldr	w9, [x8]
  41222c:	ldur	w10, [x29, #-24]
  412230:	subs	w9, w9, w10
  412234:	stur	w9, [x29, #-24]
  412238:	ldur	w9, [x29, #-24]
  41223c:	cbnz	w9, 412250 <readlinkat@plt+0xf320>
  412240:	adrp	x0, 47c000 <renameat2@@Base+0x8768>
  412244:	add	x0, x0, #0x3e5
  412248:	bl	402e30 <printf@plt>
  41224c:	b	41227c <readlinkat@plt+0xf34c>
  412250:	ldur	w1, [x29, #-24]
  412254:	ldur	w8, [x29, #-24]
  412258:	adrp	x9, 47a000 <renameat2@@Base+0x6768>
  41225c:	add	x9, x9, #0x733
  412260:	adrp	x10, 47a000 <renameat2@@Base+0x6768>
  412264:	add	x10, x10, #0x4c8
  412268:	cmp	w8, #0x1
  41226c:	csel	x2, x10, x9, eq  // eq = none
  412270:	adrp	x0, 47c000 <renameat2@@Base+0x8768>
  412274:	add	x0, x0, #0x3f0
  412278:	bl	402e30 <printf@plt>
  41227c:	adrp	x8, 490000 <renameat2@@Base+0x1c768>
  412280:	add	x8, x8, #0x548
  412284:	ldr	x0, [x8]
  412288:	bl	402d10 <fflush@plt>
  41228c:	ldur	x0, [x29, #-48]
  412290:	bl	412f20 <readlinkat@plt+0xfff0>
  412294:	stur	w0, [x29, #-4]
  412298:	b	4122d0 <readlinkat@plt+0xf3a0>
  41229c:	ldur	x8, [x29, #-72]
  4122a0:	cbz	x8, 4122ac <readlinkat@plt+0xf37c>
  4122a4:	ldur	x0, [x29, #-72]
  4122a8:	bl	412ee4 <readlinkat@plt+0xffb4>
  4122ac:	ldur	x0, [x29, #-48]
  4122b0:	bl	412f20 <readlinkat@plt+0xfff0>
  4122b4:	ldur	x8, [x29, #-56]
  4122b8:	cbz	x8, 4122c8 <readlinkat@plt+0xf398>
  4122bc:	sub	x0, x29, #0x38
  4122c0:	bl	412d18 <readlinkat@plt+0xfde8>
  4122c4:	b	4122b4 <readlinkat@plt+0xf384>
  4122c8:	mov	w8, #0xffffffff            	// #-1
  4122cc:	stur	w8, [x29, #-4]
  4122d0:	ldur	w0, [x29, #-4]
  4122d4:	mov	sp, x29
  4122d8:	ldp	x29, x30, [sp], #16
  4122dc:	ret
  4122e0:	sub	sp, sp, #0xc0
  4122e4:	stp	x29, x30, [sp, #176]
  4122e8:	add	x29, sp, #0xb0
  4122ec:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4122f0:	add	x8, x8, #0x748
  4122f4:	stur	w0, [x29, #-4]
  4122f8:	stur	x1, [x29, #-16]
  4122fc:	ldr	x8, [x8]
  412300:	cbnz	x8, 412308 <readlinkat@plt+0xf3d8>
  412304:	b	41234c <readlinkat@plt+0xf41c>
  412308:	ldur	w8, [x29, #-4]
  41230c:	add	x9, sp, #0x58
  412310:	str	w8, [sp, #152]
  412314:	add	x10, sp, #0x10
  412318:	str	x9, [x10, #48]
  41231c:	ldur	x9, [x29, #-16]
  412320:	str	x9, [x10, #56]
  412324:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  412328:	add	x9, x9, #0x748
  41232c:	ldr	x0, [x9]
  412330:	mov	x1, x10
  412334:	bl	41bc0c <readlinkat@plt+0x18cdc>
  412338:	str	x0, [sp, #8]
  41233c:	ldr	x9, [sp, #8]
  412340:	cbz	x9, 41234c <readlinkat@plt+0xf41c>
  412344:	ldr	x0, [sp, #8]
  412348:	bl	413534 <readlinkat@plt+0x10604>
  41234c:	ldp	x29, x30, [sp, #176]
  412350:	add	sp, sp, #0xc0
  412354:	ret
  412358:	sub	sp, sp, #0x30
  41235c:	stp	x29, x30, [sp, #32]
  412360:	add	x29, sp, #0x20
  412364:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  412368:	add	x8, x8, #0xc10
  41236c:	str	x0, [sp, #16]
  412370:	str	w1, [sp, #12]
  412374:	ldrb	w9, [x8]
  412378:	tbnz	w9, #0, 412380 <readlinkat@plt+0xf450>
  41237c:	b	412394 <readlinkat@plt+0xf464>
  412380:	ldr	x0, [sp, #16]
  412384:	ldr	w1, [sp, #12]
  412388:	bl	402ed0 <mkdir@plt>
  41238c:	stur	w0, [x29, #-4]
  412390:	b	4123e0 <readlinkat@plt+0xf4b0>
  412394:	add	x0, sp, #0x10
  412398:	bl	411c5c <readlinkat@plt+0xed2c>
  41239c:	str	w0, [sp, #8]
  4123a0:	ldr	w8, [sp, #8]
  4123a4:	cmp	w8, #0x0
  4123a8:	cset	w8, ge  // ge = tcont
  4123ac:	tbnz	w8, #0, 4123cc <readlinkat@plt+0xf49c>
  4123b0:	ldr	w8, [sp, #8]
  4123b4:	mov	w9, #0xffffff9c            	// #-100
  4123b8:	cmp	w8, w9
  4123bc:	b.eq	4123cc <readlinkat@plt+0xf49c>  // b.none
  4123c0:	ldr	w8, [sp, #8]
  4123c4:	stur	w8, [x29, #-4]
  4123c8:	b	4123e0 <readlinkat@plt+0xf4b0>
  4123cc:	ldr	w0, [sp, #8]
  4123d0:	ldr	x1, [sp, #16]
  4123d4:	ldr	w2, [sp, #12]
  4123d8:	bl	402930 <mkdirat@plt>
  4123dc:	stur	w0, [x29, #-4]
  4123e0:	ldur	w0, [x29, #-4]
  4123e4:	ldp	x29, x30, [sp, #32]
  4123e8:	add	sp, sp, #0x30
  4123ec:	ret
  4123f0:	sub	sp, sp, #0x30
  4123f4:	stp	x29, x30, [sp, #32]
  4123f8:	add	x29, sp, #0x20
  4123fc:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  412400:	add	x8, x8, #0xc10
  412404:	str	x0, [sp, #16]
  412408:	ldrb	w9, [x8]
  41240c:	tbnz	w9, #0, 412414 <readlinkat@plt+0xf4e4>
  412410:	b	412424 <readlinkat@plt+0xf4f4>
  412414:	ldr	x0, [sp, #16]
  412418:	bl	402be0 <rmdir@plt>
  41241c:	stur	w0, [x29, #-4]
  412420:	b	41248c <readlinkat@plt+0xf55c>
  412424:	add	x0, sp, #0x10
  412428:	bl	411c5c <readlinkat@plt+0xed2c>
  41242c:	str	w0, [sp, #12]
  412430:	ldr	w8, [sp, #12]
  412434:	cmp	w8, #0x0
  412438:	cset	w8, ge  // ge = tcont
  41243c:	tbnz	w8, #0, 41245c <readlinkat@plt+0xf52c>
  412440:	ldr	w8, [sp, #12]
  412444:	mov	w9, #0xffffff9c            	// #-100
  412448:	cmp	w8, w9
  41244c:	b.eq	41245c <readlinkat@plt+0xf52c>  // b.none
  412450:	ldr	w8, [sp, #12]
  412454:	stur	w8, [x29, #-4]
  412458:	b	41248c <readlinkat@plt+0xf55c>
  41245c:	ldr	w0, [sp, #12]
  412460:	ldr	x1, [sp, #16]
  412464:	mov	w2, #0x200                 	// #512
  412468:	bl	4028b0 <unlinkat@plt>
  41246c:	str	w0, [sp, #8]
  412470:	ldr	w8, [sp, #8]
  412474:	cbnz	w8, 412484 <readlinkat@plt+0xf554>
  412478:	ldr	w0, [sp, #12]
  41247c:	ldr	x1, [sp, #16]
  412480:	bl	4122e0 <readlinkat@plt+0xf3b0>
  412484:	ldr	w8, [sp, #8]
  412488:	stur	w8, [x29, #-4]
  41248c:	ldur	w0, [x29, #-4]
  412490:	ldp	x29, x30, [sp, #32]
  412494:	add	sp, sp, #0x30
  412498:	ret
  41249c:	sub	sp, sp, #0x30
  4124a0:	stp	x29, x30, [sp, #32]
  4124a4:	add	x29, sp, #0x20
  4124a8:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4124ac:	add	x8, x8, #0xc10
  4124b0:	str	x0, [sp, #16]
  4124b4:	ldrb	w9, [x8]
  4124b8:	tbnz	w9, #0, 4124c0 <readlinkat@plt+0xf590>
  4124bc:	b	4124d0 <readlinkat@plt+0xf5a0>
  4124c0:	ldr	x0, [sp, #16]
  4124c4:	bl	402ec0 <unlink@plt>
  4124c8:	stur	w0, [x29, #-4]
  4124cc:	b	412520 <readlinkat@plt+0xf5f0>
  4124d0:	add	x0, sp, #0x10
  4124d4:	bl	411c5c <readlinkat@plt+0xed2c>
  4124d8:	str	w0, [sp, #12]
  4124dc:	ldr	w8, [sp, #12]
  4124e0:	cmp	w8, #0x0
  4124e4:	cset	w8, ge  // ge = tcont
  4124e8:	tbnz	w8, #0, 412508 <readlinkat@plt+0xf5d8>
  4124ec:	ldr	w8, [sp, #12]
  4124f0:	mov	w9, #0xffffff9c            	// #-100
  4124f4:	cmp	w8, w9
  4124f8:	b.eq	412508 <readlinkat@plt+0xf5d8>  // b.none
  4124fc:	ldr	w8, [sp, #12]
  412500:	stur	w8, [x29, #-4]
  412504:	b	412520 <readlinkat@plt+0xf5f0>
  412508:	ldr	w0, [sp, #12]
  41250c:	ldr	x1, [sp, #16]
  412510:	mov	w8, wzr
  412514:	mov	w2, w8
  412518:	bl	4028b0 <unlinkat@plt>
  41251c:	stur	w0, [x29, #-4]
  412520:	ldur	w0, [x29, #-4]
  412524:	ldp	x29, x30, [sp, #32]
  412528:	add	sp, sp, #0x30
  41252c:	ret
  412530:	sub	sp, sp, #0x30
  412534:	stp	x29, x30, [sp, #32]
  412538:	add	x29, sp, #0x20
  41253c:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  412540:	add	x8, x8, #0xc10
  412544:	str	x0, [sp, #16]
  412548:	str	x1, [sp, #8]
  41254c:	ldrb	w9, [x8]
  412550:	tbnz	w9, #0, 412558 <readlinkat@plt+0xf628>
  412554:	b	41256c <readlinkat@plt+0xf63c>
  412558:	ldr	x0, [sp, #16]
  41255c:	ldr	x1, [sp, #8]
  412560:	bl	402c70 <symlink@plt>
  412564:	stur	w0, [x29, #-4]
  412568:	b	4125b8 <readlinkat@plt+0xf688>
  41256c:	add	x0, sp, #0x8
  412570:	bl	411c5c <readlinkat@plt+0xed2c>
  412574:	str	w0, [sp, #4]
  412578:	ldr	w8, [sp, #4]
  41257c:	cmp	w8, #0x0
  412580:	cset	w8, ge  // ge = tcont
  412584:	tbnz	w8, #0, 4125a4 <readlinkat@plt+0xf674>
  412588:	ldr	w8, [sp, #4]
  41258c:	mov	w9, #0xffffff9c            	// #-100
  412590:	cmp	w8, w9
  412594:	b.eq	4125a4 <readlinkat@plt+0xf674>  // b.none
  412598:	ldr	w8, [sp, #4]
  41259c:	stur	w8, [x29, #-4]
  4125a0:	b	4125b8 <readlinkat@plt+0xf688>
  4125a4:	ldr	x0, [sp, #16]
  4125a8:	ldr	w1, [sp, #4]
  4125ac:	ldr	x2, [sp, #8]
  4125b0:	bl	402dc0 <symlinkat@plt>
  4125b4:	stur	w0, [x29, #-4]
  4125b8:	ldur	w0, [x29, #-4]
  4125bc:	ldp	x29, x30, [sp, #32]
  4125c0:	add	sp, sp, #0x30
  4125c4:	ret
  4125c8:	sub	sp, sp, #0x30
  4125cc:	stp	x29, x30, [sp, #32]
  4125d0:	add	x29, sp, #0x20
  4125d4:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4125d8:	add	x8, x8, #0xc10
  4125dc:	str	x0, [sp, #16]
  4125e0:	str	w1, [sp, #12]
  4125e4:	ldrb	w9, [x8]
  4125e8:	tbnz	w9, #0, 4125f0 <readlinkat@plt+0xf6c0>
  4125ec:	b	412604 <readlinkat@plt+0xf6d4>
  4125f0:	ldr	x0, [sp, #16]
  4125f4:	ldr	w1, [sp, #12]
  4125f8:	bl	4029b0 <chmod@plt>
  4125fc:	stur	w0, [x29, #-4]
  412600:	b	412658 <readlinkat@plt+0xf728>
  412604:	add	x0, sp, #0x10
  412608:	bl	411c5c <readlinkat@plt+0xed2c>
  41260c:	str	w0, [sp, #8]
  412610:	ldr	w8, [sp, #8]
  412614:	cmp	w8, #0x0
  412618:	cset	w8, ge  // ge = tcont
  41261c:	tbnz	w8, #0, 41263c <readlinkat@plt+0xf70c>
  412620:	ldr	w8, [sp, #8]
  412624:	mov	w9, #0xffffff9c            	// #-100
  412628:	cmp	w8, w9
  41262c:	b.eq	41263c <readlinkat@plt+0xf70c>  // b.none
  412630:	ldr	w8, [sp, #8]
  412634:	stur	w8, [x29, #-4]
  412638:	b	412658 <readlinkat@plt+0xf728>
  41263c:	ldr	w0, [sp, #8]
  412640:	ldr	x1, [sp, #16]
  412644:	ldr	w2, [sp, #12]
  412648:	mov	w8, wzr
  41264c:	mov	w3, w8
  412650:	bl	402e90 <fchmodat@plt>
  412654:	stur	w0, [x29, #-4]
  412658:	ldur	w0, [x29, #-4]
  41265c:	ldp	x29, x30, [sp, #32]
  412660:	add	sp, sp, #0x30
  412664:	ret
  412668:	sub	sp, sp, #0x30
  41266c:	stp	x29, x30, [sp, #32]
  412670:	add	x29, sp, #0x20
  412674:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  412678:	add	x8, x8, #0xc10
  41267c:	str	x0, [sp, #16]
  412680:	str	w1, [sp, #12]
  412684:	str	w2, [sp, #8]
  412688:	ldrb	w9, [x8]
  41268c:	tbnz	w9, #0, 412694 <readlinkat@plt+0xf764>
  412690:	b	4126ac <readlinkat@plt+0xf77c>
  412694:	ldr	x0, [sp, #16]
  412698:	ldr	w1, [sp, #12]
  41269c:	ldr	w2, [sp, #8]
  4126a0:	bl	402bf0 <lchown@plt>
  4126a4:	stur	w0, [x29, #-4]
  4126a8:	b	412700 <readlinkat@plt+0xf7d0>
  4126ac:	add	x0, sp, #0x10
  4126b0:	bl	411c5c <readlinkat@plt+0xed2c>
  4126b4:	str	w0, [sp, #4]
  4126b8:	ldr	w8, [sp, #4]
  4126bc:	cmp	w8, #0x0
  4126c0:	cset	w8, ge  // ge = tcont
  4126c4:	tbnz	w8, #0, 4126e4 <readlinkat@plt+0xf7b4>
  4126c8:	ldr	w8, [sp, #4]
  4126cc:	mov	w9, #0xffffff9c            	// #-100
  4126d0:	cmp	w8, w9
  4126d4:	b.eq	4126e4 <readlinkat@plt+0xf7b4>  // b.none
  4126d8:	ldr	w8, [sp, #4]
  4126dc:	stur	w8, [x29, #-4]
  4126e0:	b	412700 <readlinkat@plt+0xf7d0>
  4126e4:	ldr	w0, [sp, #4]
  4126e8:	ldr	x1, [sp, #16]
  4126ec:	ldr	w2, [sp, #12]
  4126f0:	ldr	w3, [sp, #8]
  4126f4:	mov	w4, #0x100                 	// #256
  4126f8:	bl	402c90 <fchownat@plt>
  4126fc:	stur	w0, [x29, #-4]
  412700:	ldur	w0, [x29, #-4]
  412704:	ldp	x29, x30, [sp, #32]
  412708:	add	sp, sp, #0x30
  41270c:	ret
  412710:	sub	sp, sp, #0x30
  412714:	stp	x29, x30, [sp, #32]
  412718:	add	x29, sp, #0x20
  41271c:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  412720:	add	x8, x8, #0xc10
  412724:	str	x0, [sp, #16]
  412728:	str	x1, [sp, #8]
  41272c:	ldrb	w9, [x8]
  412730:	tbnz	w9, #0, 412738 <readlinkat@plt+0xf808>
  412734:	b	412754 <readlinkat@plt+0xf824>
  412738:	ldr	x1, [sp, #16]
  41273c:	ldr	x2, [sp, #8]
  412740:	mov	w0, #0xffffff9c            	// #-100
  412744:	mov	w3, #0x100                 	// #256
  412748:	bl	402cc0 <utimensat@plt>
  41274c:	stur	w0, [x29, #-4]
  412750:	b	4127a4 <readlinkat@plt+0xf874>
  412754:	add	x0, sp, #0x10
  412758:	bl	411c5c <readlinkat@plt+0xed2c>
  41275c:	str	w0, [sp, #4]
  412760:	ldr	w8, [sp, #4]
  412764:	cmp	w8, #0x0
  412768:	cset	w8, ge  // ge = tcont
  41276c:	tbnz	w8, #0, 41278c <readlinkat@plt+0xf85c>
  412770:	ldr	w8, [sp, #4]
  412774:	mov	w9, #0xffffff9c            	// #-100
  412778:	cmp	w8, w9
  41277c:	b.eq	41278c <readlinkat@plt+0xf85c>  // b.none
  412780:	ldr	w8, [sp, #4]
  412784:	stur	w8, [x29, #-4]
  412788:	b	4127a4 <readlinkat@plt+0xf874>
  41278c:	ldr	w0, [sp, #4]
  412790:	ldr	x1, [sp, #16]
  412794:	ldr	x2, [sp, #8]
  412798:	mov	w3, #0x100                 	// #256
  41279c:	bl	402cc0 <utimensat@plt>
  4127a0:	stur	w0, [x29, #-4]
  4127a4:	ldur	w0, [x29, #-4]
  4127a8:	ldp	x29, x30, [sp, #32]
  4127ac:	add	sp, sp, #0x30
  4127b0:	ret
  4127b4:	sub	sp, sp, #0x40
  4127b8:	stp	x29, x30, [sp, #48]
  4127bc:	add	x29, sp, #0x30
  4127c0:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4127c4:	add	x8, x8, #0xc10
  4127c8:	stur	x0, [x29, #-16]
  4127cc:	str	x1, [sp, #24]
  4127d0:	str	x2, [sp, #16]
  4127d4:	ldrb	w9, [x8]
  4127d8:	tbnz	w9, #0, 4127e0 <readlinkat@plt+0xf8b0>
  4127dc:	b	4127f8 <readlinkat@plt+0xf8c8>
  4127e0:	ldur	x0, [x29, #-16]
  4127e4:	ldr	x1, [sp, #24]
  4127e8:	ldr	x2, [sp, #16]
  4127ec:	bl	402850 <readlink@plt>
  4127f0:	stur	x0, [x29, #-8]
  4127f4:	b	412848 <readlinkat@plt+0xf918>
  4127f8:	sub	x0, x29, #0x10
  4127fc:	bl	411c5c <readlinkat@plt+0xed2c>
  412800:	str	w0, [sp, #12]
  412804:	ldr	w8, [sp, #12]
  412808:	cmp	w8, #0x0
  41280c:	cset	w8, ge  // ge = tcont
  412810:	tbnz	w8, #0, 412830 <readlinkat@plt+0xf900>
  412814:	ldr	w8, [sp, #12]
  412818:	mov	w9, #0xffffff9c            	// #-100
  41281c:	cmp	w8, w9
  412820:	b.eq	412830 <readlinkat@plt+0xf900>  // b.none
  412824:	ldrsw	x8, [sp, #12]
  412828:	stur	x8, [x29, #-8]
  41282c:	b	412848 <readlinkat@plt+0xf918>
  412830:	ldr	w0, [sp, #12]
  412834:	ldur	x1, [x29, #-16]
  412838:	ldr	x2, [sp, #24]
  41283c:	ldr	x3, [sp, #16]
  412840:	bl	402f30 <readlinkat@plt>
  412844:	stur	x0, [x29, #-8]
  412848:	ldur	x0, [x29, #-8]
  41284c:	ldp	x29, x30, [sp, #48]
  412850:	add	sp, sp, #0x40
  412854:	ret
  412858:	sub	sp, sp, #0x30
  41285c:	stp	x29, x30, [sp, #32]
  412860:	add	x29, sp, #0x20
  412864:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  412868:	add	x8, x8, #0xc10
  41286c:	str	x0, [sp, #16]
  412870:	str	w1, [sp, #12]
  412874:	ldrb	w9, [x8]
  412878:	tbnz	w9, #0, 412880 <readlinkat@plt+0xf950>
  41287c:	b	412894 <readlinkat@plt+0xf964>
  412880:	ldr	x0, [sp, #16]
  412884:	ldr	w1, [sp, #12]
  412888:	bl	402b80 <access@plt>
  41288c:	stur	w0, [x29, #-4]
  412890:	b	4128e8 <readlinkat@plt+0xf9b8>
  412894:	add	x0, sp, #0x10
  412898:	bl	411c5c <readlinkat@plt+0xed2c>
  41289c:	str	w0, [sp, #8]
  4128a0:	ldr	w8, [sp, #8]
  4128a4:	cmp	w8, #0x0
  4128a8:	cset	w8, ge  // ge = tcont
  4128ac:	tbnz	w8, #0, 4128cc <readlinkat@plt+0xf99c>
  4128b0:	ldr	w8, [sp, #8]
  4128b4:	mov	w9, #0xffffff9c            	// #-100
  4128b8:	cmp	w8, w9
  4128bc:	b.eq	4128cc <readlinkat@plt+0xf99c>  // b.none
  4128c0:	ldr	w8, [sp, #8]
  4128c4:	stur	w8, [x29, #-4]
  4128c8:	b	4128e8 <readlinkat@plt+0xf9b8>
  4128cc:	ldr	w0, [sp, #8]
  4128d0:	ldr	x1, [sp, #16]
  4128d4:	ldr	w2, [sp, #12]
  4128d8:	mov	w8, wzr
  4128dc:	mov	w3, w8
  4128e0:	bl	402e00 <faccessat@plt>
  4128e4:	stur	w0, [x29, #-4]
  4128e8:	ldur	w0, [x29, #-4]
  4128ec:	ldp	x29, x30, [sp, #32]
  4128f0:	add	sp, sp, #0x30
  4128f4:	ret
  4128f8:	sub	sp, sp, #0x20
  4128fc:	str	x0, [sp, #16]
  412900:	ldr	x8, [sp, #16]
  412904:	ldrb	w9, [x8]
  412908:	cmp	w9, #0x2f
  41290c:	b.ne	412920 <readlinkat@plt+0xf9f0>  // b.any
  412910:	ldr	x8, [sp, #16]
  412914:	add	x8, x8, #0x1
  412918:	str	x8, [sp, #16]
  41291c:	b	412900 <readlinkat@plt+0xf9d0>
  412920:	ldr	x8, [sp, #16]
  412924:	ldrb	w9, [x8]
  412928:	cbnz	w9, 412938 <readlinkat@plt+0xfa08>
  41292c:	mov	w8, #0x1                   	// #1
  412930:	str	w8, [sp, #28]
  412934:	b	4129c8 <readlinkat@plt+0xfa98>
  412938:	str	wzr, [sp, #12]
  41293c:	ldr	x8, [sp, #16]
  412940:	ldrb	w9, [x8]
  412944:	cbz	w9, 4129c0 <readlinkat@plt+0xfa90>
  412948:	ldr	x8, [sp, #16]
  41294c:	ldrb	w9, [x8]
  412950:	mov	w10, #0x0                   	// #0
  412954:	str	w10, [sp, #8]
  412958:	cbz	w9, 412974 <readlinkat@plt+0xfa44>
  41295c:	ldr	x8, [sp, #16]
  412960:	ldrb	w9, [x8]
  412964:	cmp	w9, #0x2f
  412968:	cset	w9, eq  // eq = none
  41296c:	eor	w9, w9, #0x1
  412970:	str	w9, [sp, #8]
  412974:	ldr	w8, [sp, #8]
  412978:	tbnz	w8, #0, 412980 <readlinkat@plt+0xfa50>
  41297c:	b	412990 <readlinkat@plt+0xfa60>
  412980:	ldr	x8, [sp, #16]
  412984:	add	x8, x8, #0x1
  412988:	str	x8, [sp, #16]
  41298c:	b	412948 <readlinkat@plt+0xfa18>
  412990:	ldr	x8, [sp, #16]
  412994:	ldrb	w9, [x8]
  412998:	cmp	w9, #0x2f
  41299c:	b.ne	4129b0 <readlinkat@plt+0xfa80>  // b.any
  4129a0:	ldr	x8, [sp, #16]
  4129a4:	add	x8, x8, #0x1
  4129a8:	str	x8, [sp, #16]
  4129ac:	b	412990 <readlinkat@plt+0xfa60>
  4129b0:	ldr	w8, [sp, #12]
  4129b4:	add	w8, w8, #0x1
  4129b8:	str	w8, [sp, #12]
  4129bc:	b	41293c <readlinkat@plt+0xfa0c>
  4129c0:	ldr	w8, [sp, #12]
  4129c4:	str	w8, [sp, #28]
  4129c8:	ldr	w0, [sp, #28]
  4129cc:	add	sp, sp, #0x20
  4129d0:	ret
  4129d4:	sub	sp, sp, #0x10
  4129d8:	str	x0, [sp, #8]
  4129dc:	ldr	x8, [sp, #8]
  4129e0:	ldr	x9, [sp, #8]
  4129e4:	str	x8, [x9]
  4129e8:	ldr	x8, [sp, #8]
  4129ec:	ldr	x9, [sp, #8]
  4129f0:	str	x8, [x9, #8]
  4129f4:	add	sp, sp, #0x10
  4129f8:	ret
  4129fc:	stp	x29, x30, [sp, #-16]!
  412a00:	mov	x29, sp
  412a04:	sub	sp, sp, #0x40
  412a08:	stur	x0, [x29, #-8]
  412a0c:	stur	x1, [x29, #-16]
  412a10:	stur	w2, [x29, #-20]
  412a14:	stur	x3, [x29, #-32]
  412a18:	ldur	x8, [x29, #-16]
  412a1c:	ldr	x8, [x8]
  412a20:	stur	x8, [x29, #-40]
  412a24:	ldur	x8, [x29, #-8]
  412a28:	stur	x8, [x29, #-48]
  412a2c:	ldur	x8, [x29, #-40]
  412a30:	ldrb	w9, [x8]
  412a34:	mov	w10, #0x0                   	// #0
  412a38:	stur	w10, [x29, #-60]
  412a3c:	cbz	w9, 412a58 <readlinkat@plt+0xfb28>
  412a40:	ldur	x8, [x29, #-40]
  412a44:	ldrb	w9, [x8]
  412a48:	cmp	w9, #0x2f
  412a4c:	cset	w9, eq  // eq = none
  412a50:	eor	w9, w9, #0x1
  412a54:	stur	w9, [x29, #-60]
  412a58:	ldur	w8, [x29, #-60]
  412a5c:	tbnz	w8, #0, 412a64 <readlinkat@plt+0xfb34>
  412a60:	b	412a74 <readlinkat@plt+0xfb44>
  412a64:	ldur	x8, [x29, #-40]
  412a68:	add	x8, x8, #0x1
  412a6c:	stur	x8, [x29, #-40]
  412a70:	b	412a2c <readlinkat@plt+0xfafc>
  412a74:	ldur	x8, [x29, #-16]
  412a78:	ldr	x8, [x8]
  412a7c:	ldrb	w9, [x8]
  412a80:	cmp	w9, #0x2e
  412a84:	b.ne	412aa4 <readlinkat@plt+0xfb74>  // b.any
  412a88:	ldur	x8, [x29, #-16]
  412a8c:	ldr	x8, [x8]
  412a90:	add	x8, x8, #0x1
  412a94:	ldur	x9, [x29, #-40]
  412a98:	cmp	x8, x9
  412a9c:	b.ne	412aa4 <readlinkat@plt+0xfb74>  // b.any
  412aa0:	b	412c54 <readlinkat@plt+0xfd24>
  412aa4:	ldur	x8, [x29, #-16]
  412aa8:	ldr	x8, [x8]
  412aac:	ldrb	w9, [x8]
  412ab0:	cmp	w9, #0x2e
  412ab4:	b.ne	412b50 <readlinkat@plt+0xfc20>  // b.any
  412ab8:	ldur	x8, [x29, #-16]
  412abc:	ldr	x8, [x8]
  412ac0:	ldrb	w9, [x8, #1]
  412ac4:	cmp	w9, #0x2e
  412ac8:	b.ne	412b50 <readlinkat@plt+0xfc20>  // b.any
  412acc:	ldur	x8, [x29, #-16]
  412ad0:	ldr	x8, [x8]
  412ad4:	add	x8, x8, #0x2
  412ad8:	ldur	x9, [x29, #-40]
  412adc:	cmp	x8, x9
  412ae0:	b.ne	412b50 <readlinkat@plt+0xfc20>  // b.any
  412ae4:	ldur	x8, [x29, #-8]
  412ae8:	ldr	x8, [x8, #48]
  412aec:	stur	x8, [x29, #-48]
  412af0:	ldur	x8, [x29, #-48]
  412af4:	cbnz	x8, 412b08 <readlinkat@plt+0xfbd8>
  412af8:	bl	402e50 <__errno_location@plt>
  412afc:	mov	w8, #0x12                  	// #18
  412b00:	str	w8, [x0]
  412b04:	b	412c74 <readlinkat@plt+0xfd44>
  412b08:	ldur	x0, [x29, #-8]
  412b0c:	bl	412f88 <readlinkat@plt+0x10058>
  412b10:	tbnz	w0, #0, 412b18 <readlinkat@plt+0xfbe8>
  412b14:	b	412b1c <readlinkat@plt+0xfbec>
  412b18:	b	412b3c <readlinkat@plt+0xfc0c>
  412b1c:	adrp	x0, 47c000 <renameat2@@Base+0x8768>
  412b20:	add	x0, x0, #0x3fe
  412b24:	adrp	x1, 47c000 <renameat2@@Base+0x8768>
  412b28:	add	x1, x1, #0x41a
  412b2c:	mov	w2, #0x17b                 	// #379
  412b30:	adrp	x3, 47c000 <renameat2@@Base+0x8768>
  412b34:	add	x3, x3, #0x421
  412b38:	bl	402e40 <__assert_fail@plt>
  412b3c:	ldur	x0, [x29, #-8]
  412b40:	adrp	x1, 490000 <renameat2@@Base+0x1c768>
  412b44:	add	x1, x1, #0x450
  412b48:	bl	412e98 <readlinkat@plt+0xff68>
  412b4c:	b	412c54 <readlinkat@plt+0xfd24>
  412b50:	ldur	x8, [x29, #-40]
  412b54:	ldur	x9, [x29, #-16]
  412b58:	ldr	x9, [x9]
  412b5c:	subs	x8, x8, x9
  412b60:	mov	x9, #0x1                   	// #1
  412b64:	add	x8, x8, #0x1
  412b68:	mul	x8, x8, x9
  412b6c:	add	x8, x8, #0xf
  412b70:	and	x8, x8, #0xfffffffffffffff0
  412b74:	mov	x9, sp
  412b78:	subs	x8, x9, x8
  412b7c:	mov	sp, x8
  412b80:	stur	x8, [x29, #-56]
  412b84:	ldur	x0, [x29, #-56]
  412b88:	ldur	x8, [x29, #-16]
  412b8c:	ldr	x1, [x8]
  412b90:	ldur	x8, [x29, #-40]
  412b94:	ldur	x9, [x29, #-16]
  412b98:	ldr	x9, [x9]
  412b9c:	subs	x2, x8, x9
  412ba0:	bl	402760 <memcpy@plt>
  412ba4:	ldur	x8, [x29, #-56]
  412ba8:	ldur	x9, [x29, #-40]
  412bac:	ldur	x10, [x29, #-16]
  412bb0:	ldr	x10, [x10]
  412bb4:	subs	x9, x9, x10
  412bb8:	add	x8, x8, x9
  412bbc:	mov	w11, #0x0                   	// #0
  412bc0:	strb	w11, [x8]
  412bc4:	ldur	x0, [x29, #-8]
  412bc8:	ldur	x1, [x29, #-56]
  412bcc:	ldur	w2, [x29, #-20]
  412bd0:	bl	412fb0 <readlinkat@plt+0x10080>
  412bd4:	stur	x0, [x29, #-48]
  412bd8:	ldur	x8, [x29, #-48]
  412bdc:	cbnz	x8, 412c54 <readlinkat@plt+0xfd24>
  412be0:	bl	402e50 <__errno_location@plt>
  412be4:	ldr	w8, [x0]
  412be8:	cmp	w8, #0x28
  412bec:	b.eq	412c1c <readlinkat@plt+0xfcec>  // b.none
  412bf0:	bl	402e50 <__errno_location@plt>
  412bf4:	ldr	w8, [x0]
  412bf8:	cmp	w8, #0x1f
  412bfc:	b.eq	412c1c <readlinkat@plt+0xfcec>  // b.none
  412c00:	bl	402e50 <__errno_location@plt>
  412c04:	ldr	w8, [x0]
  412c08:	cbz	w8, 412c1c <readlinkat@plt+0xfcec>
  412c0c:	bl	402e50 <__errno_location@plt>
  412c10:	ldr	w8, [x0]
  412c14:	cmp	w8, #0x14
  412c18:	b.ne	412c50 <readlinkat@plt+0xfd20>  // b.any
  412c1c:	ldur	x8, [x29, #-8]
  412c20:	ldr	w0, [x8, #64]
  412c24:	ldur	x1, [x29, #-56]
  412c28:	bl	41306c <readlinkat@plt+0x1013c>
  412c2c:	ldur	x8, [x29, #-32]
  412c30:	str	x0, [x8]
  412c34:	cbz	x0, 412c44 <readlinkat@plt+0xfd14>
  412c38:	ldur	x8, [x29, #-8]
  412c3c:	stur	x8, [x29, #-48]
  412c40:	b	412c54 <readlinkat@plt+0xfd24>
  412c44:	bl	402e50 <__errno_location@plt>
  412c48:	mov	w8, #0x28                  	// #40
  412c4c:	str	w8, [x0]
  412c50:	b	412c74 <readlinkat@plt+0xfd44>
  412c54:	ldur	x8, [x29, #-40]
  412c58:	ldrb	w9, [x8]
  412c5c:	cmp	w9, #0x2f
  412c60:	b.ne	412c74 <readlinkat@plt+0xfd44>  // b.any
  412c64:	ldur	x8, [x29, #-40]
  412c68:	add	x8, x8, #0x1
  412c6c:	stur	x8, [x29, #-40]
  412c70:	b	412c54 <readlinkat@plt+0xfd24>
  412c74:	ldur	x8, [x29, #-40]
  412c78:	ldur	x9, [x29, #-16]
  412c7c:	str	x8, [x9]
  412c80:	ldur	x0, [x29, #-48]
  412c84:	mov	sp, x29
  412c88:	ldp	x29, x30, [sp], #16
  412c8c:	ret
  412c90:	sub	sp, sp, #0x30
  412c94:	stp	x29, x30, [sp, #32]
  412c98:	add	x29, sp, #0x20
  412c9c:	mov	x8, #0x48                  	// #72
  412ca0:	stur	x0, [x29, #-8]
  412ca4:	str	x1, [sp, #16]
  412ca8:	str	w2, [sp, #12]
  412cac:	mov	x0, x8
  412cb0:	bl	474684 <renameat2@@Base+0xdec>
  412cb4:	str	x0, [sp]
  412cb8:	ldr	x0, [sp]
  412cbc:	bl	4129d4 <readlinkat@plt+0xfaa4>
  412cc0:	ldr	x8, [sp]
  412cc4:	add	x0, x8, #0x10
  412cc8:	ldur	x8, [x29, #-8]
  412ccc:	add	x1, x8, #0x20
  412cd0:	bl	412e98 <readlinkat@plt+0xff68>
  412cd4:	ldr	x8, [sp]
  412cd8:	add	x0, x8, #0x20
  412cdc:	bl	4129d4 <readlinkat@plt+0xfaa4>
  412ce0:	ldur	x8, [x29, #-8]
  412ce4:	ldr	x9, [sp]
  412ce8:	str	x8, [x9, #48]
  412cec:	ldr	x0, [sp, #16]
  412cf0:	bl	474998 <renameat2@@Base+0x1100>
  412cf4:	ldr	x8, [sp]
  412cf8:	str	x0, [x8, #56]
  412cfc:	ldr	w10, [sp, #12]
  412d00:	ldr	x8, [sp]
  412d04:	str	w10, [x8, #64]
  412d08:	ldr	x0, [sp]
  412d0c:	ldp	x29, x30, [sp, #32]
  412d10:	add	sp, sp, #0x30
  412d14:	ret
  412d18:	sub	sp, sp, #0x20
  412d1c:	stp	x29, x30, [sp, #16]
  412d20:	add	x29, sp, #0x10
  412d24:	str	x0, [sp, #8]
  412d28:	ldr	x8, [sp, #8]
  412d2c:	ldr	x8, [x8]
  412d30:	str	x8, [sp]
  412d34:	ldr	x8, [sp]
  412d38:	ldr	x8, [x8]
  412d3c:	ldr	x9, [sp, #8]
  412d40:	str	x8, [x9]
  412d44:	ldr	x0, [sp]
  412d48:	bl	402c30 <free@plt>
  412d4c:	ldp	x29, x30, [sp, #16]
  412d50:	add	sp, sp, #0x20
  412d54:	ret
  412d58:	sub	sp, sp, #0x10
  412d5c:	str	x0, [sp, #8]
  412d60:	str	x1, [sp]
  412d64:	ldr	x8, [sp, #8]
  412d68:	ldr	x8, [x8]
  412d6c:	ldr	x9, [sp]
  412d70:	str	x8, [x9]
  412d74:	ldr	x8, [sp]
  412d78:	ldr	x9, [sp, #8]
  412d7c:	str	x8, [x9]
  412d80:	add	sp, sp, #0x10
  412d84:	ret
  412d88:	sub	sp, sp, #0x40
  412d8c:	stp	x29, x30, [sp, #48]
  412d90:	add	x29, sp, #0x30
  412d94:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  412d98:	add	x8, x8, #0x748
  412d9c:	adrp	x9, 490000 <renameat2@@Base+0x1c768>
  412da0:	add	x9, x9, #0x450
  412da4:	stur	x0, [x29, #-8]
  412da8:	stur	w1, [x29, #-12]
  412dac:	ldr	x10, [x8]
  412db0:	str	x8, [sp, #16]
  412db4:	str	x9, [sp, #8]
  412db8:	cbnz	x10, 412dc0 <readlinkat@plt+0xfe90>
  412dbc:	bl	413470 <readlinkat@plt+0x10540>
  412dc0:	ldr	x8, [sp, #16]
  412dc4:	ldr	x0, [x8]
  412dc8:	bl	41b97c <readlinkat@plt+0x18a4c>
  412dcc:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  412dd0:	add	x8, x8, #0x750
  412dd4:	ldr	x8, [x8]
  412dd8:	cmp	x0, x8
  412ddc:	b.cc	412e3c <readlinkat@plt+0xff0c>  // b.lo, b.ul, b.last
  412de0:	ldr	x8, [sp, #8]
  412de4:	ldr	x9, [x8, #8]
  412de8:	str	x9, [sp, #24]
  412dec:	ldr	x9, [sp, #24]
  412df0:	cmp	x9, x8
  412df4:	b.ne	412dfc <readlinkat@plt+0xfecc>  // b.any
  412df8:	b	412e3c <readlinkat@plt+0xff0c>
  412dfc:	ldr	x8, [sp, #24]
  412e00:	ldr	w9, [x8, #64]
  412e04:	ldur	w10, [x29, #-12]
  412e08:	cmp	w9, w10
  412e0c:	b.ne	412e30 <readlinkat@plt+0xff00>  // b.any
  412e10:	ldr	x8, [sp, #24]
  412e14:	ldr	x8, [x8, #8]
  412e18:	str	x8, [sp, #24]
  412e1c:	ldr	x8, [sp, #24]
  412e20:	ldr	x9, [sp, #8]
  412e24:	cmp	x8, x9
  412e28:	b.ne	412e30 <readlinkat@plt+0xff00>  // b.any
  412e2c:	b	412e3c <readlinkat@plt+0xff0c>
  412e30:	ldr	x0, [sp, #24]
  412e34:	bl	413534 <readlinkat@plt+0x10604>
  412e38:	b	412dc0 <readlinkat@plt+0xfe90>
  412e3c:	ldur	x8, [x29, #-8]
  412e40:	add	x0, x8, #0x10
  412e44:	bl	412f88 <readlinkat@plt+0x10058>
  412e48:	tbnz	w0, #0, 412e8c <readlinkat@plt+0xff5c>
  412e4c:	ldr	x8, [sp, #16]
  412e50:	ldr	x0, [x8]
  412e54:	ldur	x1, [x29, #-8]
  412e58:	bl	41cf68 <readlinkat@plt+0x1a038>
  412e5c:	ldur	x8, [x29, #-8]
  412e60:	cmp	x0, x8
  412e64:	b.ne	412e6c <readlinkat@plt+0xff3c>  // b.any
  412e68:	b	412e8c <readlinkat@plt+0xff5c>
  412e6c:	adrp	x0, 47c000 <renameat2@@Base+0x8768>
  412e70:	add	x0, x0, #0x482
  412e74:	adrp	x1, 47c000 <renameat2@@Base+0x8768>
  412e78:	add	x1, x1, #0x41a
  412e7c:	mov	w2, #0xa9                  	// #169
  412e80:	adrp	x3, 47c000 <renameat2@@Base+0x8768>
  412e84:	add	x3, x3, #0x4ae
  412e88:	bl	402e40 <__assert_fail@plt>
  412e8c:	ldp	x29, x30, [sp, #48]
  412e90:	add	sp, sp, #0x40
  412e94:	ret
  412e98:	sub	sp, sp, #0x20
  412e9c:	str	x0, [sp, #24]
  412ea0:	str	x1, [sp, #16]
  412ea4:	ldr	x8, [sp, #16]
  412ea8:	ldr	x8, [x8]
  412eac:	str	x8, [sp, #8]
  412eb0:	ldr	x8, [sp, #16]
  412eb4:	ldr	x9, [sp, #24]
  412eb8:	str	x8, [x9, #8]
  412ebc:	ldr	x8, [sp, #8]
  412ec0:	ldr	x9, [sp, #24]
  412ec4:	str	x8, [x9]
  412ec8:	ldr	x8, [sp, #24]
  412ecc:	ldr	x9, [sp, #16]
  412ed0:	str	x8, [x9]
  412ed4:	ldr	x9, [sp, #8]
  412ed8:	str	x8, [x9, #8]
  412edc:	add	sp, sp, #0x20
  412ee0:	ret
  412ee4:	sub	sp, sp, #0x20
  412ee8:	stp	x29, x30, [sp, #16]
  412eec:	add	x29, sp, #0x10
  412ef0:	str	x0, [sp, #8]
  412ef4:	ldr	x8, [sp, #8]
  412ef8:	add	x0, x8, #0x10
  412efc:	bl	413430 <readlinkat@plt+0x10500>
  412f00:	ldr	x8, [sp, #8]
  412f04:	ldr	x0, [x8, #56]
  412f08:	bl	402c30 <free@plt>
  412f0c:	ldr	x0, [sp, #8]
  412f10:	bl	402c30 <free@plt>
  412f14:	ldp	x29, x30, [sp, #16]
  412f18:	add	sp, sp, #0x20
  412f1c:	ret
  412f20:	sub	sp, sp, #0x30
  412f24:	stp	x29, x30, [sp, #32]
  412f28:	add	x29, sp, #0x20
  412f2c:	stur	x0, [x29, #-8]
  412f30:	ldur	x8, [x29, #-8]
  412f34:	ldr	w9, [x8, #64]
  412f38:	stur	w9, [x29, #-12]
  412f3c:	ldur	x8, [x29, #-8]
  412f40:	cbz	x8, 412f78 <readlinkat@plt+0x10048>
  412f44:	ldur	x8, [x29, #-8]
  412f48:	ldr	x8, [x8, #48]
  412f4c:	str	x8, [sp, #8]
  412f50:	ldr	x8, [sp, #8]
  412f54:	cbnz	x8, 412f5c <readlinkat@plt+0x1002c>
  412f58:	b	412f78 <readlinkat@plt+0x10048>
  412f5c:	ldur	x0, [x29, #-8]
  412f60:	adrp	x1, 490000 <renameat2@@Base+0x1c768>
  412f64:	add	x1, x1, #0x450
  412f68:	bl	412e98 <readlinkat@plt+0xff68>
  412f6c:	ldr	x8, [sp, #8]
  412f70:	stur	x8, [x29, #-8]
  412f74:	b	412f3c <readlinkat@plt+0x1000c>
  412f78:	ldur	w0, [x29, #-12]
  412f7c:	ldp	x29, x30, [sp, #32]
  412f80:	add	sp, sp, #0x30
  412f84:	ret
  412f88:	sub	sp, sp, #0x10
  412f8c:	str	x0, [sp, #8]
  412f90:	ldr	x8, [sp, #8]
  412f94:	ldr	x8, [x8]
  412f98:	ldr	x9, [sp, #8]
  412f9c:	cmp	x8, x9
  412fa0:	cset	w10, eq  // eq = none
  412fa4:	and	w0, w10, #0x1
  412fa8:	add	sp, sp, #0x10
  412fac:	ret
  412fb0:	sub	sp, sp, #0x40
  412fb4:	stp	x29, x30, [sp, #48]
  412fb8:	add	x29, sp, #0x30
  412fbc:	stur	x0, [x29, #-16]
  412fc0:	str	x1, [sp, #24]
  412fc4:	str	w2, [sp, #20]
  412fc8:	ldur	x0, [x29, #-16]
  412fcc:	ldr	x1, [sp, #24]
  412fd0:	bl	41339c <readlinkat@plt+0x1046c>
  412fd4:	str	x0, [sp, #8]
  412fd8:	ldr	x8, [sp, #8]
  412fdc:	cbz	x8, 412fec <readlinkat@plt+0x100bc>
  412fe0:	ldr	x0, [sp, #8]
  412fe4:	bl	413404 <readlinkat@plt+0x104d4>
  412fe8:	b	413054 <readlinkat@plt+0x10124>
  412fec:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  412ff0:	add	x8, x8, #0xc14
  412ff4:	ldr	w9, [x8]
  412ff8:	add	w9, w9, #0x1
  412ffc:	str	w9, [x8]
  413000:	ldur	x8, [x29, #-16]
  413004:	ldr	w0, [x8, #64]
  413008:	ldr	x1, [sp, #24]
  41300c:	mov	w2, #0xc000                	// #49152
  413010:	bl	402e20 <openat@plt>
  413014:	str	w0, [sp, #16]
  413018:	ldr	w9, [sp, #16]
  41301c:	cmp	w9, #0x0
  413020:	cset	w9, ge  // ge = tcont
  413024:	tbnz	w9, #0, 413034 <readlinkat@plt+0x10104>
  413028:	mov	x8, xzr
  41302c:	stur	x8, [x29, #-8]
  413030:	b	41305c <readlinkat@plt+0x1012c>
  413034:	ldur	x0, [x29, #-16]
  413038:	ldr	x1, [sp, #24]
  41303c:	ldr	w2, [sp, #16]
  413040:	bl	412c90 <readlinkat@plt+0xfd60>
  413044:	str	x0, [sp, #8]
  413048:	ldr	x0, [sp, #8]
  41304c:	ldr	w1, [sp, #20]
  413050:	bl	412d88 <readlinkat@plt+0xfe58>
  413054:	ldr	x8, [sp, #8]
  413058:	stur	x8, [x29, #-8]
  41305c:	ldur	x0, [x29, #-8]
  413060:	ldp	x29, x30, [sp, #48]
  413064:	add	sp, sp, #0x40
  413068:	ret
  41306c:	sub	sp, sp, #0x120
  413070:	stp	x29, x30, [sp, #256]
  413074:	str	x28, [sp, #272]
  413078:	add	x29, sp, #0x100
  41307c:	mov	w3, #0x100                 	// #256
  413080:	adrp	x8, 490000 <renameat2@@Base+0x1c768>
  413084:	add	x8, x8, #0x460
  413088:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  41308c:	add	x9, x9, #0xb90
  413090:	add	x2, sp, #0x60
  413094:	stur	w0, [x29, #-12]
  413098:	stur	x1, [x29, #-24]
  41309c:	str	w3, [sp, #52]
  4130a0:	str	x8, [sp, #40]
  4130a4:	str	x9, [sp, #32]
  4130a8:	str	x2, [sp, #24]
  4130ac:	bl	402e50 <__errno_location@plt>
  4130b0:	ldr	w10, [x0]
  4130b4:	stur	w10, [x29, #-28]
  4130b8:	ldur	w0, [x29, #-12]
  4130bc:	ldur	x1, [x29, #-24]
  4130c0:	ldr	x2, [sp, #24]
  4130c4:	ldr	w3, [sp, #52]
  4130c8:	bl	479320 <renameat2@@Base+0x5a88>
  4130cc:	cbnz	w0, 4130e0 <readlinkat@plt+0x101b0>
  4130d0:	ldr	w8, [sp, #112]
  4130d4:	and	w8, w8, #0xf000
  4130d8:	cmp	w8, #0xa, lsl #12
  4130dc:	b.eq	413100 <readlinkat@plt+0x101d0>  // b.none
  4130e0:	ldur	w8, [x29, #-28]
  4130e4:	str	w8, [sp, #20]
  4130e8:	bl	402e50 <__errno_location@plt>
  4130ec:	ldr	w8, [sp, #20]
  4130f0:	str	w8, [x0]
  4130f4:	mov	x9, xzr
  4130f8:	stur	x9, [x29, #-8]
  4130fc:	b	413388 <readlinkat@plt+0x10458>
  413100:	ldr	x8, [sp, #144]
  413104:	add	x8, x8, #0x10
  413108:	add	x0, x8, #0x1
  41310c:	bl	474684 <renameat2@@Base+0xdec>
  413110:	str	x0, [sp, #88]
  413114:	ldr	x8, [sp, #88]
  413118:	add	x8, x8, #0x10
  41311c:	str	x8, [sp, #80]
  413120:	ldur	w0, [x29, #-12]
  413124:	ldur	x1, [x29, #-24]
  413128:	ldr	x2, [sp, #80]
  41312c:	ldr	x3, [sp, #144]
  413130:	bl	402f30 <readlinkat@plt>
  413134:	str	x0, [sp, #72]
  413138:	ldr	x8, [sp, #72]
  41313c:	cmp	x8, #0x0
  413140:	cset	w9, gt
  413144:	tbnz	w9, #0, 41314c <readlinkat@plt+0x1021c>
  413148:	b	413378 <readlinkat@plt+0x10448>
  41314c:	ldr	x8, [sp, #80]
  413150:	ldr	x9, [sp, #72]
  413154:	add	x8, x8, x9
  413158:	mov	w10, #0x0                   	// #0
  41315c:	strb	w10, [x8]
  413160:	ldr	x8, [sp, #80]
  413164:	ldr	x9, [sp, #88]
  413168:	str	x8, [x9, #8]
  41316c:	ldr	x8, [sp, #80]
  413170:	ldrb	w10, [x8]
  413174:	cmp	w10, #0x2f
  413178:	b.ne	413360 <readlinkat@plt+0x10430>  // b.any
  41317c:	ldr	x8, [sp, #40]
  413180:	ldr	w9, [x8]
  413184:	mov	w10, #0xffffffff            	// #-1
  413188:	cmp	w9, w10
  41318c:	b.ne	4131d4 <readlinkat@plt+0x102a4>  // b.any
  413190:	adrp	x0, 47a000 <renameat2@@Base+0x6768>
  413194:	add	x0, x0, #0xf70
  413198:	ldr	x1, [sp, #32]
  41319c:	bl	4792f0 <renameat2@@Base+0x5a58>
  4131a0:	cbnz	w0, 4131b0 <readlinkat@plt+0x10280>
  4131a4:	mov	w8, wzr
  4131a8:	str	w8, [sp, #16]
  4131ac:	b	4131bc <readlinkat@plt+0x1028c>
  4131b0:	bl	402e50 <__errno_location@plt>
  4131b4:	ldr	w8, [x0]
  4131b8:	str	w8, [sp, #16]
  4131bc:	ldr	w8, [sp, #16]
  4131c0:	ldr	x9, [sp, #40]
  4131c4:	str	w8, [x9]
  4131c8:	ldr	w8, [x9]
  4131cc:	cbz	w8, 4131d4 <readlinkat@plt+0x102a4>
  4131d0:	b	41336c <readlinkat@plt+0x1043c>
  4131d4:	ldr	x8, [sp, #80]
  4131d8:	ldr	x9, [sp, #72]
  4131dc:	add	x8, x8, x9
  4131e0:	str	x8, [sp, #64]
  4131e4:	ldr	x8, [sp, #64]
  4131e8:	ldrb	w9, [x8]
  4131ec:	strb	w9, [sp, #63]
  4131f0:	ldr	x8, [sp, #64]
  4131f4:	mov	w9, #0x0                   	// #0
  4131f8:	strb	w9, [x8]
  4131fc:	ldr	x8, [sp, #88]
  413200:	ldr	x0, [x8, #8]
  413204:	add	x1, sp, #0x60
  413208:	bl	4792f0 <renameat2@@Base+0x5a58>
  41320c:	str	w0, [sp, #56]
  413210:	ldrb	w9, [sp, #63]
  413214:	ldr	x8, [sp, #64]
  413218:	strb	w9, [x8]
  41321c:	ldr	w9, [sp, #56]
  413220:	cbnz	w9, 413284 <readlinkat@plt+0x10354>
  413224:	ldr	x8, [sp, #96]
  413228:	ldr	x9, [sp, #32]
  41322c:	ldr	x10, [x9]
  413230:	cmp	x8, x10
  413234:	b.ne	413284 <readlinkat@plt+0x10354>  // b.any
  413238:	ldr	x8, [sp, #104]
  41323c:	ldr	x9, [sp, #32]
  413240:	ldr	x10, [x9, #8]
  413244:	cmp	x8, x10
  413248:	b.ne	413284 <readlinkat@plt+0x10354>  // b.any
  41324c:	ldr	x8, [sp, #64]
  413250:	ldrb	w9, [x8]
  413254:	cmp	w9, #0x2f
  413258:	b.ne	41326c <readlinkat@plt+0x1033c>  // b.any
  41325c:	ldr	x8, [sp, #64]
  413260:	add	x8, x8, #0x1
  413264:	str	x8, [sp, #64]
  413268:	b	41324c <readlinkat@plt+0x1031c>
  41326c:	ldr	x8, [sp, #64]
  413270:	ldr	x9, [sp, #88]
  413274:	str	x8, [x9, #8]
  413278:	ldr	x8, [sp, #88]
  41327c:	stur	x8, [x29, #-8]
  413280:	b	413388 <readlinkat@plt+0x10458>
  413284:	ldr	x8, [sp, #64]
  413288:	mov	x9, #0xffffffffffffffff    	// #-1
  41328c:	add	x8, x8, x9
  413290:	str	x8, [sp, #64]
  413294:	ldr	x8, [sp, #64]
  413298:	ldr	x9, [sp, #88]
  41329c:	ldr	x9, [x9, #8]
  4132a0:	cmp	x8, x9
  4132a4:	b.ne	4132ac <readlinkat@plt+0x1037c>  // b.any
  4132a8:	b	41335c <readlinkat@plt+0x1042c>
  4132ac:	ldr	x8, [sp, #64]
  4132b0:	ldr	x9, [sp, #88]
  4132b4:	ldr	x9, [x9, #8]
  4132b8:	add	x9, x9, #0x1
  4132bc:	mov	w10, #0x0                   	// #0
  4132c0:	cmp	x8, x9
  4132c4:	str	w10, [sp, #12]
  4132c8:	b.eq	4132e4 <readlinkat@plt+0x103b4>  // b.none
  4132cc:	ldr	x8, [sp, #64]
  4132d0:	ldrb	w9, [x8]
  4132d4:	cmp	w9, #0x2f
  4132d8:	cset	w9, eq  // eq = none
  4132dc:	eor	w9, w9, #0x1
  4132e0:	str	w9, [sp, #12]
  4132e4:	ldr	w8, [sp, #12]
  4132e8:	tbnz	w8, #0, 4132f0 <readlinkat@plt+0x103c0>
  4132ec:	b	413304 <readlinkat@plt+0x103d4>
  4132f0:	ldr	x8, [sp, #64]
  4132f4:	mov	x9, #0xffffffffffffffff    	// #-1
  4132f8:	add	x8, x8, x9
  4132fc:	str	x8, [sp, #64]
  413300:	b	4132ac <readlinkat@plt+0x1037c>
  413304:	ldr	x8, [sp, #64]
  413308:	ldr	x9, [sp, #88]
  41330c:	ldr	x9, [x9, #8]
  413310:	add	x9, x9, #0x1
  413314:	mov	w10, #0x0                   	// #0
  413318:	cmp	x8, x9
  41331c:	str	w10, [sp, #8]
  413320:	b.eq	413338 <readlinkat@plt+0x10408>  // b.none
  413324:	ldr	x8, [sp, #64]
  413328:	ldurb	w9, [x8, #-1]
  41332c:	cmp	w9, #0x2f
  413330:	cset	w9, eq  // eq = none
  413334:	str	w9, [sp, #8]
  413338:	ldr	w8, [sp, #8]
  41333c:	tbnz	w8, #0, 413344 <readlinkat@plt+0x10414>
  413340:	b	413358 <readlinkat@plt+0x10428>
  413344:	ldr	x8, [sp, #64]
  413348:	mov	x9, #0xffffffffffffffff    	// #-1
  41334c:	add	x8, x8, x9
  413350:	str	x8, [sp, #64]
  413354:	b	413304 <readlinkat@plt+0x103d4>
  413358:	b	4131e4 <readlinkat@plt+0x102b4>
  41335c:	b	41336c <readlinkat@plt+0x1043c>
  413360:	ldr	x8, [sp, #88]
  413364:	stur	x8, [x29, #-8]
  413368:	b	413388 <readlinkat@plt+0x10458>
  41336c:	bl	402e50 <__errno_location@plt>
  413370:	mov	w8, #0x12                  	// #18
  413374:	str	w8, [x0]
  413378:	ldr	x0, [sp, #88]
  41337c:	bl	402c30 <free@plt>
  413380:	mov	x8, xzr
  413384:	stur	x8, [x29, #-8]
  413388:	ldur	x0, [x29, #-8]
  41338c:	ldr	x28, [sp, #272]
  413390:	ldp	x29, x30, [sp, #256]
  413394:	add	sp, sp, #0x120
  413398:	ret
  41339c:	sub	sp, sp, #0x70
  4133a0:	stp	x29, x30, [sp, #96]
  4133a4:	add	x29, sp, #0x60
  4133a8:	mov	x8, xzr
  4133ac:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4133b0:	add	x9, x9, #0x748
  4133b4:	stur	x0, [x29, #-8]
  4133b8:	stur	x1, [x29, #-16]
  4133bc:	stur	x8, [x29, #-24]
  4133c0:	ldr	x8, [x9]
  4133c4:	cbz	x8, 4133f4 <readlinkat@plt+0x104c4>
  4133c8:	ldur	x8, [x29, #-8]
  4133cc:	mov	x9, sp
  4133d0:	str	x8, [x9, #48]
  4133d4:	ldur	x8, [x29, #-16]
  4133d8:	str	x8, [x9, #56]
  4133dc:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4133e0:	add	x8, x8, #0x748
  4133e4:	ldr	x0, [x8]
  4133e8:	mov	x1, x9
  4133ec:	bl	41bc0c <readlinkat@plt+0x18cdc>
  4133f0:	stur	x0, [x29, #-24]
  4133f4:	ldur	x0, [x29, #-24]
  4133f8:	ldp	x29, x30, [sp, #96]
  4133fc:	add	sp, sp, #0x70
  413400:	ret
  413404:	sub	sp, sp, #0x20
  413408:	stp	x29, x30, [sp, #16]
  41340c:	add	x29, sp, #0x10
  413410:	str	x0, [sp, #8]
  413414:	ldr	x0, [sp, #8]
  413418:	bl	413430 <readlinkat@plt+0x10500>
  41341c:	ldr	x0, [sp, #8]
  413420:	bl	4129d4 <readlinkat@plt+0xfaa4>
  413424:	ldp	x29, x30, [sp, #16]
  413428:	add	sp, sp, #0x20
  41342c:	ret
  413430:	sub	sp, sp, #0x20
  413434:	str	x0, [sp, #24]
  413438:	ldr	x8, [sp, #24]
  41343c:	ldr	x8, [x8]
  413440:	str	x8, [sp, #16]
  413444:	ldr	x8, [sp, #24]
  413448:	ldr	x8, [x8, #8]
  41344c:	str	x8, [sp, #8]
  413450:	ldr	x8, [sp, #8]
  413454:	ldr	x9, [sp, #16]
  413458:	str	x8, [x9, #8]
  41345c:	ldr	x8, [sp, #16]
  413460:	ldr	x9, [sp, #8]
  413464:	str	x8, [x9]
  413468:	add	sp, sp, #0x20
  41346c:	ret
  413470:	sub	sp, sp, #0x30
  413474:	stp	x29, x30, [sp, #32]
  413478:	add	x29, sp, #0x20
  41347c:	mov	x8, #0x8                   	// #8
  413480:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  413484:	add	x9, x9, #0x750
  413488:	mov	w0, #0x7                   	// #7
  41348c:	add	x1, sp, #0x10
  413490:	str	x8, [x9]
  413494:	str	x9, [sp, #8]
  413498:	bl	402d40 <getrlimit@plt>
  41349c:	cbnz	w0, 4134e8 <readlinkat@plt+0x105b8>
  4134a0:	ldr	x8, [sp, #16]
  4134a4:	mov	x9, #0x4                   	// #4
  4134a8:	udiv	x8, x8, x9
  4134ac:	ldr	x9, [sp, #8]
  4134b0:	ldr	x10, [x9]
  4134b4:	cmp	x8, x10
  4134b8:	b.ls	4134d0 <readlinkat@plt+0x105a0>  // b.plast
  4134bc:	ldr	x8, [sp, #16]
  4134c0:	mov	x9, #0x4                   	// #4
  4134c4:	udiv	x8, x8, x9
  4134c8:	str	x8, [sp]
  4134cc:	b	4134dc <readlinkat@plt+0x105ac>
  4134d0:	ldr	x8, [sp, #8]
  4134d4:	ldr	x9, [x8]
  4134d8:	str	x9, [sp]
  4134dc:	ldr	x8, [sp]
  4134e0:	ldr	x9, [sp, #8]
  4134e4:	str	x8, [x9]
  4134e8:	ldr	x8, [sp, #8]
  4134ec:	ldr	x0, [x8]
  4134f0:	mov	x9, xzr
  4134f4:	mov	x1, x9
  4134f8:	adrp	x2, 413000 <readlinkat@plt+0x100d0>
  4134fc:	add	x2, x2, #0x5d8
  413500:	adrp	x3, 413000 <readlinkat@plt+0x100d0>
  413504:	add	x3, x3, #0x648
  413508:	mov	x4, x9
  41350c:	bl	41c09c <readlinkat@plt+0x1916c>
  413510:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  413514:	add	x8, x8, #0x748
  413518:	str	x0, [x8]
  41351c:	ldr	x8, [x8]
  413520:	cbnz	x8, 413528 <readlinkat@plt+0x105f8>
  413524:	bl	4137e4 <readlinkat@plt+0x108b4>
  413528:	ldp	x29, x30, [sp, #32]
  41352c:	add	sp, sp, #0x30
  413530:	ret
  413534:	sub	sp, sp, #0x20
  413538:	stp	x29, x30, [sp, #16]
  41353c:	add	x29, sp, #0x10
  413540:	str	x0, [sp, #8]
  413544:	ldr	x8, [sp, #8]
  413548:	add	x0, x8, #0x20
  41354c:	bl	412f88 <readlinkat@plt+0x10058>
  413550:	eor	w9, w0, #0x1
  413554:	tbnz	w9, #0, 41355c <readlinkat@plt+0x1062c>
  413558:	b	413594 <readlinkat@plt+0x10664>
  41355c:	ldr	x8, [sp, #8]
  413560:	ldr	x8, [x8, #32]
  413564:	mov	x9, #0xfffffffffffffff0    	// #-16
  413568:	add	x8, x8, x9
  41356c:	str	x8, [sp]
  413570:	ldr	x8, [sp]
  413574:	add	x0, x8, #0x10
  413578:	bl	413404 <readlinkat@plt+0x104d4>
  41357c:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  413580:	add	x8, x8, #0x748
  413584:	ldr	x0, [x8]
  413588:	ldr	x1, [sp]
  41358c:	bl	41cfec <readlinkat@plt+0x1a0bc>
  413590:	b	413544 <readlinkat@plt+0x10614>
  413594:	ldr	x0, [sp, #8]
  413598:	bl	413430 <readlinkat@plt+0x10500>
  41359c:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4135a0:	add	x8, x8, #0x748
  4135a4:	ldr	x0, [x8]
  4135a8:	ldr	x1, [sp, #8]
  4135ac:	bl	41cfec <readlinkat@plt+0x1a0bc>
  4135b0:	ldr	x8, [sp, #8]
  4135b4:	ldr	w9, [x8, #64]
  4135b8:	mov	w0, w9
  4135bc:	bl	402ae0 <close@plt>
  4135c0:	ldr	x8, [sp, #8]
  4135c4:	mov	x0, x8
  4135c8:	bl	412ee4 <readlinkat@plt+0xffb4>
  4135cc:	ldp	x29, x30, [sp, #16]
  4135d0:	add	sp, sp, #0x20
  4135d4:	ret
  4135d8:	sub	sp, sp, #0x40
  4135dc:	stp	x29, x30, [sp, #48]
  4135e0:	add	x29, sp, #0x30
  4135e4:	mov	x8, #0x1f                  	// #31
  4135e8:	stur	x0, [x29, #-8]
  4135ec:	stur	x1, [x29, #-16]
  4135f0:	ldur	x9, [x29, #-8]
  4135f4:	str	x9, [sp, #24]
  4135f8:	ldr	x9, [sp, #24]
  4135fc:	ldr	x0, [x9, #56]
  413600:	ldur	x1, [x29, #-16]
  413604:	str	x8, [sp, #8]
  413608:	bl	41c008 <readlinkat@plt+0x190d8>
  41360c:	str	x0, [sp, #16]
  413610:	ldr	x8, [sp, #16]
  413614:	ldr	x9, [sp, #8]
  413618:	mul	x8, x8, x9
  41361c:	ldr	x10, [sp, #24]
  413620:	ldr	x10, [x10, #48]
  413624:	ldrsw	x10, [x10, #64]
  413628:	add	x8, x8, x10
  41362c:	ldur	x10, [x29, #-16]
  413630:	udiv	x11, x8, x10
  413634:	mul	x10, x11, x10
  413638:	subs	x0, x8, x10
  41363c:	ldp	x29, x30, [sp, #48]
  413640:	add	sp, sp, #0x40
  413644:	ret
  413648:	sub	sp, sp, #0x40
  41364c:	stp	x29, x30, [sp, #48]
  413650:	add	x29, sp, #0x30
  413654:	stur	x0, [x29, #-8]
  413658:	stur	x1, [x29, #-16]
  41365c:	ldur	x8, [x29, #-8]
  413660:	str	x8, [sp, #24]
  413664:	ldur	x8, [x29, #-16]
  413668:	str	x8, [sp, #16]
  41366c:	ldr	x8, [sp, #24]
  413670:	ldr	x8, [x8, #48]
  413674:	ldr	w9, [x8, #64]
  413678:	ldr	x8, [sp, #16]
  41367c:	ldr	x8, [x8, #48]
  413680:	ldr	w10, [x8, #64]
  413684:	mov	w11, #0x0                   	// #0
  413688:	cmp	w9, w10
  41368c:	str	w11, [sp, #12]
  413690:	b.ne	4136b8 <readlinkat@plt+0x10788>  // b.any
  413694:	ldr	x8, [sp, #24]
  413698:	ldr	x0, [x8, #56]
  41369c:	ldr	x8, [sp, #16]
  4136a0:	ldr	x1, [x8, #56]
  4136a4:	bl	402bb0 <strcmp@plt>
  4136a8:	cmp	w0, #0x0
  4136ac:	cset	w9, ne  // ne = any
  4136b0:	eor	w9, w9, #0x1
  4136b4:	str	w9, [sp, #12]
  4136b8:	ldr	w8, [sp, #12]
  4136bc:	and	w0, w8, #0x1
  4136c0:	ldp	x29, x30, [sp, #48]
  4136c4:	add	sp, sp, #0x40
  4136c8:	ret
  4136cc:	sub	sp, sp, #0x20
  4136d0:	stp	x29, x30, [sp, #16]
  4136d4:	add	x29, sp, #0x10
  4136d8:	mov	x8, xzr
  4136dc:	mov	x0, x8
  4136e0:	adrp	x2, 413000 <readlinkat@plt+0x100d0>
  4136e4:	add	x2, x2, #0x734
  4136e8:	adrp	x3, 413000 <readlinkat@plt+0x100d0>
  4136ec:	add	x3, x3, #0x77c
  4136f0:	adrp	x4, 402000 <mbrtowc@plt-0x750>
  4136f4:	add	x4, x4, #0xc30
  4136f8:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4136fc:	add	x9, x9, #0x758
  413700:	str	x0, [sp, #8]
  413704:	mov	x0, x8
  413708:	ldr	x1, [sp, #8]
  41370c:	str	x9, [sp]
  413710:	bl	41c09c <readlinkat@plt+0x1916c>
  413714:	ldr	x8, [sp]
  413718:	str	x0, [x8]
  41371c:	ldr	x9, [x8]
  413720:	cbnz	x9, 413728 <readlinkat@plt+0x107f8>
  413724:	bl	4137e4 <readlinkat@plt+0x108b4>
  413728:	ldp	x29, x30, [sp, #16]
  41372c:	add	sp, sp, #0x20
  413730:	ret
  413734:	sub	sp, sp, #0x20
  413738:	str	x0, [sp, #24]
  41373c:	str	x1, [sp, #16]
  413740:	ldr	x8, [sp, #24]
  413744:	str	x8, [sp, #8]
  413748:	ldr	x8, [sp, #8]
  41374c:	ldr	x8, [x8, #8]
  413750:	ldr	x9, [sp, #8]
  413754:	ldr	x9, [x9]
  413758:	add	x8, x8, x9
  41375c:	str	x8, [sp]
  413760:	ldr	x8, [sp]
  413764:	ldr	x9, [sp, #16]
  413768:	udiv	x10, x8, x9
  41376c:	mul	x9, x10, x9
  413770:	subs	x0, x8, x9
  413774:	add	sp, sp, #0x20
  413778:	ret
  41377c:	sub	sp, sp, #0x30
  413780:	str	x0, [sp, #40]
  413784:	str	x1, [sp, #32]
  413788:	ldr	x8, [sp, #40]
  41378c:	str	x8, [sp, #24]
  413790:	ldr	x8, [sp, #32]
  413794:	str	x8, [sp, #16]
  413798:	ldr	x8, [sp, #24]
  41379c:	ldr	x8, [x8, #8]
  4137a0:	ldr	x9, [sp, #16]
  4137a4:	ldr	x9, [x9, #8]
  4137a8:	mov	w10, #0x0                   	// #0
  4137ac:	cmp	x8, x9
  4137b0:	str	w10, [sp, #12]
  4137b4:	b.ne	4137d4 <readlinkat@plt+0x108a4>  // b.any
  4137b8:	ldr	x8, [sp, #24]
  4137bc:	ldr	x8, [x8]
  4137c0:	ldr	x9, [sp, #16]
  4137c4:	ldr	x9, [x9]
  4137c8:	cmp	x8, x9
  4137cc:	cset	w10, eq  // eq = none
  4137d0:	str	w10, [sp, #12]
  4137d4:	ldr	w8, [sp, #12]
  4137d8:	and	w0, w8, #0x1
  4137dc:	add	sp, sp, #0x30
  4137e0:	ret
  4137e4:	stp	x29, x30, [sp, #-16]!
  4137e8:	mov	x29, sp
  4137ec:	adrp	x0, 47c000 <renameat2@@Base+0x8768>
  4137f0:	add	x0, x0, #0x9ed
  4137f4:	bl	4144f8 <readlinkat@plt+0x115c8>
  4137f8:	sub	sp, sp, #0x20
  4137fc:	stp	x29, x30, [sp, #16]
  413800:	add	x29, sp, #0x10
  413804:	str	x0, [sp, #8]
  413808:	str	w1, [sp, #4]
  41380c:	ldr	x0, [sp, #8]
  413810:	ldr	w1, [sp, #4]
  413814:	bl	413824 <readlinkat@plt+0x108f4>
  413818:	ldp	x29, x30, [sp, #16]
  41381c:	add	sp, sp, #0x20
  413820:	ret
  413824:	sub	sp, sp, #0x30
  413828:	stp	x29, x30, [sp, #32]
  41382c:	add	x29, sp, #0x20
  413830:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  413834:	add	x8, x8, #0x870
  413838:	stur	x0, [x29, #-8]
  41383c:	stur	w1, [x29, #-12]
  413840:	ldr	x9, [x8]
  413844:	str	x8, [sp]
  413848:	cbnz	x9, 41385c <readlinkat@plt+0x1092c>
  41384c:	mov	x0, #0x18                  	// #24
  413850:	bl	474684 <renameat2@@Base+0xdec>
  413854:	ldr	x8, [sp]
  413858:	str	x0, [x8]
  41385c:	ldur	x8, [x29, #-8]
  413860:	ldr	x8, [x8]
  413864:	ldr	x9, [sp]
  413868:	ldr	x10, [x9]
  41386c:	str	x8, [x10]
  413870:	ldur	x8, [x29, #-8]
  413874:	ldr	x8, [x8, #8]
  413878:	ldr	x10, [x9]
  41387c:	str	x8, [x10, #8]
  413880:	ldr	x8, [x9]
  413884:	mov	w11, #0x0                   	// #0
  413888:	strb	w11, [x8, #20]
  41388c:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  413890:	add	x8, x8, #0x758
  413894:	ldr	x0, [x8]
  413898:	ldr	x1, [x9]
  41389c:	bl	41cf68 <readlinkat@plt+0x1a038>
  4138a0:	str	x0, [sp, #8]
  4138a4:	ldr	x8, [sp, #8]
  4138a8:	cbnz	x8, 4138b0 <readlinkat@plt+0x10980>
  4138ac:	bl	4137e4 <readlinkat@plt+0x108b4>
  4138b0:	ldr	x8, [sp, #8]
  4138b4:	ldr	x9, [sp]
  4138b8:	ldr	x10, [x9]
  4138bc:	cmp	x8, x10
  4138c0:	b.ne	4138d0 <readlinkat@plt+0x109a0>  // b.any
  4138c4:	mov	x8, xzr
  4138c8:	ldr	x9, [sp]
  4138cc:	str	x8, [x9]
  4138d0:	ldur	w8, [x29, #-12]
  4138d4:	ldr	x9, [sp, #8]
  4138d8:	str	w8, [x9, #16]
  4138dc:	ldr	x0, [sp, #8]
  4138e0:	ldp	x29, x30, [sp, #32]
  4138e4:	add	sp, sp, #0x30
  4138e8:	ret
  4138ec:	sub	sp, sp, #0x30
  4138f0:	stp	x29, x30, [sp, #32]
  4138f4:	add	x29, sp, #0x20
  4138f8:	stur	x0, [x29, #-8]
  4138fc:	ldur	x0, [x29, #-8]
  413900:	bl	41393c <readlinkat@plt+0x10a0c>
  413904:	str	x0, [sp, #16]
  413908:	ldr	x8, [sp, #16]
  41390c:	cbz	x8, 413920 <readlinkat@plt+0x109f0>
  413910:	ldr	x8, [sp, #16]
  413914:	ldr	w9, [x8, #16]
  413918:	str	w9, [sp, #12]
  41391c:	b	413928 <readlinkat@plt+0x109f8>
  413920:	mov	w8, wzr
  413924:	str	w8, [sp, #12]
  413928:	ldr	w8, [sp, #12]
  41392c:	mov	w0, w8
  413930:	ldp	x29, x30, [sp, #32]
  413934:	add	sp, sp, #0x30
  413938:	ret
  41393c:	sub	sp, sp, #0x30
  413940:	stp	x29, x30, [sp, #32]
  413944:	add	x29, sp, #0x20
  413948:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  41394c:	add	x8, x8, #0x758
  413950:	mov	x1, sp
  413954:	stur	x0, [x29, #-8]
  413958:	ldur	x9, [x29, #-8]
  41395c:	ldr	x9, [x9]
  413960:	str	x9, [sp]
  413964:	ldur	x9, [x29, #-8]
  413968:	ldr	x9, [x9, #8]
  41396c:	str	x9, [sp, #8]
  413970:	ldr	x0, [x8]
  413974:	bl	41bc0c <readlinkat@plt+0x18cdc>
  413978:	ldp	x29, x30, [sp, #32]
  41397c:	add	sp, sp, #0x30
  413980:	ret
  413984:	sub	sp, sp, #0x30
  413988:	stp	x29, x30, [sp, #32]
  41398c:	add	x29, sp, #0x20
  413990:	stur	x0, [x29, #-8]
  413994:	and	w8, w1, #0x1
  413998:	sturb	w8, [x29, #-9]
  41399c:	ldur	x0, [x29, #-8]
  4139a0:	bl	41393c <readlinkat@plt+0x10a0c>
  4139a4:	str	x0, [sp, #8]
  4139a8:	ldr	x9, [sp, #8]
  4139ac:	cbnz	x9, 4139c4 <readlinkat@plt+0x10a94>
  4139b0:	ldur	x0, [x29, #-8]
  4139b4:	mov	w8, wzr
  4139b8:	mov	w1, w8
  4139bc:	bl	413824 <readlinkat@plt+0x108f4>
  4139c0:	str	x0, [sp, #8]
  4139c4:	ldurb	w8, [x29, #-9]
  4139c8:	ldr	x9, [sp, #8]
  4139cc:	and	w8, w8, #0x1
  4139d0:	strb	w8, [x9, #20]
  4139d4:	ldp	x29, x30, [sp, #32]
  4139d8:	add	sp, sp, #0x30
  4139dc:	ret
  4139e0:	sub	sp, sp, #0x30
  4139e4:	stp	x29, x30, [sp, #32]
  4139e8:	add	x29, sp, #0x20
  4139ec:	stur	x0, [x29, #-8]
  4139f0:	ldur	x0, [x29, #-8]
  4139f4:	bl	41393c <readlinkat@plt+0x10a0c>
  4139f8:	str	x0, [sp, #16]
  4139fc:	ldr	x8, [sp, #16]
  413a00:	mov	w9, #0x0                   	// #0
  413a04:	str	w9, [sp, #12]
  413a08:	cbz	x8, 413a18 <readlinkat@plt+0x10ae8>
  413a0c:	ldr	x8, [sp, #16]
  413a10:	ldrb	w9, [x8, #20]
  413a14:	str	w9, [sp, #12]
  413a18:	ldr	w8, [sp, #12]
  413a1c:	and	w0, w8, #0x1
  413a20:	ldp	x29, x30, [sp, #32]
  413a24:	add	sp, sp, #0x30
  413a28:	ret
  413a2c:	sub	sp, sp, #0xe0
  413a30:	stp	x29, x30, [sp, #208]
  413a34:	add	x29, sp, #0xd0
  413a38:	adrp	x8, 490000 <renameat2@@Base+0x1c768>
  413a3c:	add	x8, x8, #0x4b0
  413a40:	adrp	x9, 479000 <renameat2@@Base+0x5768>
  413a44:	add	x9, x9, #0x3b5
  413a48:	adrp	x10, 479000 <renameat2@@Base+0x5768>
  413a4c:	add	x10, x10, #0x49a
  413a50:	stur	x0, [x29, #-8]
  413a54:	stur	w1, [x29, #-12]
  413a58:	stur	x2, [x29, #-24]
  413a5c:	stur	x3, [x29, #-32]
  413a60:	stur	w4, [x29, #-36]
  413a64:	stur	x5, [x29, #-48]
  413a68:	ldur	w11, [x29, #-12]
  413a6c:	and	w11, w11, #0x1
  413a70:	str	x8, [sp, #80]
  413a74:	str	x9, [sp, #72]
  413a78:	str	x10, [sp, #64]
  413a7c:	cbz	w11, 413b20 <readlinkat@plt+0x10bf0>
  413a80:	ldur	x8, [x29, #-48]
  413a84:	cbz	x8, 413aa0 <readlinkat@plt+0x10b70>
  413a88:	ldur	x8, [x29, #-48]
  413a8c:	ldr	q0, [x8]
  413a90:	stur	q0, [x29, #-64]
  413a94:	ldur	q0, [x29, #-64]
  413a98:	stur	q0, [x29, #-80]
  413a9c:	b	413ad0 <readlinkat@plt+0x10ba0>
  413aa0:	ldur	x0, [x29, #-32]
  413aa4:	bl	473dd8 <renameat2@@Base+0x540>
  413aa8:	stur	x0, [x29, #-96]
  413aac:	stur	x1, [x29, #-88]
  413ab0:	ldur	q0, [x29, #-96]
  413ab4:	stur	q0, [x29, #-80]
  413ab8:	ldur	x0, [x29, #-32]
  413abc:	bl	473e20 <renameat2@@Base+0x588>
  413ac0:	str	x0, [sp, #96]
  413ac4:	str	x1, [sp, #104]
  413ac8:	ldr	q0, [sp, #96]
  413acc:	stur	q0, [x29, #-64]
  413ad0:	ldur	x0, [x29, #-8]
  413ad4:	sub	x1, x29, #0x50
  413ad8:	bl	412710 <readlinkat@plt+0xf7e0>
  413adc:	cbz	w0, 413b20 <readlinkat@plt+0x10bf0>
  413ae0:	ldur	w8, [x29, #-36]
  413ae4:	and	w8, w8, #0xf000
  413ae8:	cmp	w8, #0xa, lsl #12
  413aec:	ldr	x9, [sp, #72]
  413af0:	ldr	x10, [sp, #64]
  413af4:	csel	x1, x9, x10, eq  // eq = none
  413af8:	ldur	x0, [x29, #-8]
  413afc:	str	x1, [sp, #56]
  413b00:	bl	473254 <readlinkat@plt+0x70324>
  413b04:	adrp	x9, 47c000 <renameat2@@Base+0x8768>
  413b08:	add	x9, x9, #0x6d8
  413b0c:	str	x0, [sp, #48]
  413b10:	mov	x0, x9
  413b14:	ldr	x1, [sp, #56]
  413b18:	ldr	x2, [sp, #48]
  413b1c:	bl	413d88 <readlinkat@plt+0x10e58>
  413b20:	ldur	w8, [x29, #-12]
  413b24:	and	w8, w8, #0x2
  413b28:	cbz	w8, 413cb8 <readlinkat@plt+0x10d88>
  413b2c:	ldr	x8, [sp, #80]
  413b30:	ldr	w9, [x8]
  413b34:	mov	w10, #0xffffffff            	// #-1
  413b38:	cmp	w9, w10
  413b3c:	b.ne	413b5c <readlinkat@plt+0x10c2c>  // b.any
  413b40:	bl	402810 <geteuid@plt>
  413b44:	ldr	x8, [sp, #80]
  413b48:	str	w0, [x8]
  413b4c:	bl	4027f0 <getegid@plt>
  413b50:	adrp	x8, 490000 <renameat2@@Base+0x1c768>
  413b54:	add	x8, x8, #0x4b4
  413b58:	str	w0, [x8]
  413b5c:	ldr	x8, [sp, #80]
  413b60:	ldr	w9, [x8]
  413b64:	ldur	x10, [x29, #-32]
  413b68:	ldr	w11, [x10, #24]
  413b6c:	cmp	w9, w11
  413b70:	b.ne	413b80 <readlinkat@plt+0x10c50>  // b.any
  413b74:	mov	w8, #0xffffffff            	// #-1
  413b78:	str	w8, [sp, #44]
  413b7c:	b	413b8c <readlinkat@plt+0x10c5c>
  413b80:	ldur	x8, [x29, #-32]
  413b84:	ldr	w9, [x8, #24]
  413b88:	str	w9, [sp, #44]
  413b8c:	ldr	w8, [sp, #44]
  413b90:	str	w8, [sp, #92]
  413b94:	adrp	x9, 490000 <renameat2@@Base+0x1c768>
  413b98:	add	x9, x9, #0x4b4
  413b9c:	ldr	w8, [x9]
  413ba0:	ldur	x9, [x29, #-32]
  413ba4:	ldr	w10, [x9, #28]
  413ba8:	cmp	w8, w10
  413bac:	b.ne	413bbc <readlinkat@plt+0x10c8c>  // b.any
  413bb0:	mov	w8, #0xffffffff            	// #-1
  413bb4:	str	w8, [sp, #40]
  413bb8:	b	413bc8 <readlinkat@plt+0x10c98>
  413bbc:	ldur	x8, [x29, #-32]
  413bc0:	ldr	w9, [x8, #28]
  413bc4:	str	w9, [sp, #40]
  413bc8:	ldr	w8, [sp, #40]
  413bcc:	str	w8, [sp, #88]
  413bd0:	ldr	w8, [sp, #92]
  413bd4:	mov	w9, #0xffffffff            	// #-1
  413bd8:	cmp	w8, w9
  413bdc:	b.ne	413bf0 <readlinkat@plt+0x10cc0>  // b.any
  413be0:	ldr	w8, [sp, #88]
  413be4:	mov	w9, #0xffffffff            	// #-1
  413be8:	cmp	w8, w9
  413bec:	b.eq	413cb8 <readlinkat@plt+0x10d88>  // b.none
  413bf0:	ldur	x0, [x29, #-8]
  413bf4:	ldr	w1, [sp, #92]
  413bf8:	ldr	w2, [sp, #88]
  413bfc:	bl	412668 <readlinkat@plt+0xf738>
  413c00:	cbz	w0, 413cb8 <readlinkat@plt+0x10d88>
  413c04:	bl	402e50 <__errno_location@plt>
  413c08:	ldr	w8, [x0]
  413c0c:	cmp	w8, #0x1
  413c10:	b.ne	413c50 <readlinkat@plt+0x10d20>  // b.any
  413c14:	ldr	w8, [sp, #92]
  413c18:	mov	w9, #0xffffffff            	// #-1
  413c1c:	cmp	w8, w9
  413c20:	b.eq	413cb8 <readlinkat@plt+0x10d88>  // b.none
  413c24:	ldur	x0, [x29, #-8]
  413c28:	mov	w8, #0xffffffff            	// #-1
  413c2c:	str	w8, [sp, #92]
  413c30:	ldr	w2, [sp, #88]
  413c34:	mov	w1, w8
  413c38:	bl	412668 <readlinkat@plt+0xf738>
  413c3c:	cbz	w0, 413cb8 <readlinkat@plt+0x10d88>
  413c40:	bl	402e50 <__errno_location@plt>
  413c44:	ldr	w8, [x0]
  413c48:	cmp	w8, #0x1
  413c4c:	b.eq	413cb8 <readlinkat@plt+0x10d88>  // b.none
  413c50:	ldr	w8, [sp, #92]
  413c54:	mov	w9, #0xffffffff            	// #-1
  413c58:	adrp	x10, 47c000 <renameat2@@Base+0x8768>
  413c5c:	add	x10, x10, #0x722
  413c60:	adrp	x11, 47c000 <renameat2@@Base+0x8768>
  413c64:	add	x11, x11, #0x71c
  413c68:	cmp	w8, w9
  413c6c:	csel	x1, x11, x10, eq  // eq = none
  413c70:	ldur	w8, [x29, #-36]
  413c74:	and	w8, w8, #0xf000
  413c78:	cmp	w8, #0xa, lsl #12
  413c7c:	ldr	x10, [sp, #72]
  413c80:	ldr	x11, [sp, #64]
  413c84:	csel	x2, x10, x11, eq  // eq = none
  413c88:	ldur	x0, [x29, #-8]
  413c8c:	str	x1, [sp, #32]
  413c90:	str	x2, [sp, #24]
  413c94:	bl	473254 <readlinkat@plt+0x70324>
  413c98:	adrp	x10, 47c000 <renameat2@@Base+0x8768>
  413c9c:	add	x10, x10, #0x6fe
  413ca0:	str	x0, [sp, #16]
  413ca4:	mov	x0, x10
  413ca8:	ldr	x1, [sp, #32]
  413cac:	ldr	x2, [sp, #24]
  413cb0:	ldr	x3, [sp, #16]
  413cb4:	bl	413d88 <readlinkat@plt+0x10e58>
  413cb8:	ldur	w8, [x29, #-12]
  413cbc:	and	w8, w8, #0x8
  413cc0:	cbz	w8, 413d10 <readlinkat@plt+0x10de0>
  413cc4:	ldur	x0, [x29, #-24]
  413cc8:	ldur	x1, [x29, #-8]
  413ccc:	bl	413eb4 <readlinkat@plt+0x10f84>
  413cd0:	cbz	w0, 413d10 <readlinkat@plt+0x10de0>
  413cd4:	bl	402e50 <__errno_location@plt>
  413cd8:	ldr	w8, [x0]
  413cdc:	cmp	w8, #0x26
  413ce0:	b.eq	413d10 <readlinkat@plt+0x10de0>  // b.none
  413ce4:	bl	402e50 <__errno_location@plt>
  413ce8:	ldr	w8, [x0]
  413cec:	cmp	w8, #0x5f
  413cf0:	b.eq	413d10 <readlinkat@plt+0x10de0>  // b.none
  413cf4:	bl	402e50 <__errno_location@plt>
  413cf8:	ldr	w8, [x0]
  413cfc:	cmp	w8, #0x1
  413d00:	b.eq	413d10 <readlinkat@plt+0x10de0>  // b.none
  413d04:	mov	w8, wzr
  413d08:	mov	w0, w8
  413d0c:	bl	408a24 <readlinkat@plt+0x5af4>
  413d10:	ldur	w8, [x29, #-12]
  413d14:	and	w8, w8, #0x4
  413d18:	cbz	w8, 413d7c <readlinkat@plt+0x10e4c>
  413d1c:	ldur	w8, [x29, #-36]
  413d20:	and	w8, w8, #0xf000
  413d24:	cmp	w8, #0xa, lsl #12
  413d28:	b.eq	413d7c <readlinkat@plt+0x10e4c>  // b.none
  413d2c:	ldur	x0, [x29, #-8]
  413d30:	ldur	w1, [x29, #-36]
  413d34:	bl	4125c8 <readlinkat@plt+0xf698>
  413d38:	cbz	w0, 413d7c <readlinkat@plt+0x10e4c>
  413d3c:	ldur	w8, [x29, #-36]
  413d40:	and	w8, w8, #0xf000
  413d44:	cmp	w8, #0xa, lsl #12
  413d48:	ldr	x9, [sp, #72]
  413d4c:	ldr	x10, [sp, #64]
  413d50:	csel	x1, x9, x10, eq  // eq = none
  413d54:	ldur	x0, [x29, #-8]
  413d58:	str	x1, [sp, #8]
  413d5c:	bl	473254 <readlinkat@plt+0x70324>
  413d60:	adrp	x9, 47c000 <renameat2@@Base+0x8768>
  413d64:	add	x9, x9, #0x72f
  413d68:	str	x0, [sp]
  413d6c:	mov	x0, x9
  413d70:	ldr	x1, [sp, #8]
  413d74:	ldr	x2, [sp]
  413d78:	bl	413d88 <readlinkat@plt+0x10e58>
  413d7c:	ldp	x29, x30, [sp, #208]
  413d80:	add	sp, sp, #0xe0
  413d84:	ret
  413d88:	sub	sp, sp, #0x150
  413d8c:	stp	x29, x30, [sp, #304]
  413d90:	str	x28, [sp, #320]
  413d94:	add	x29, sp, #0x130
  413d98:	str	q7, [sp, #144]
  413d9c:	str	q6, [sp, #128]
  413da0:	str	q5, [sp, #112]
  413da4:	str	q4, [sp, #96]
  413da8:	str	q3, [sp, #80]
  413dac:	str	q2, [sp, #64]
  413db0:	str	q1, [sp, #48]
  413db4:	str	q0, [sp, #32]
  413db8:	stur	x7, [x29, #-88]
  413dbc:	stur	x6, [x29, #-96]
  413dc0:	stur	x5, [x29, #-104]
  413dc4:	stur	x4, [x29, #-112]
  413dc8:	stur	x3, [x29, #-120]
  413dcc:	stur	x2, [x29, #-128]
  413dd0:	stur	x1, [x29, #-136]
  413dd4:	stur	x0, [x29, #-8]
  413dd8:	bl	402e50 <__errno_location@plt>
  413ddc:	ldr	w8, [x0]
  413de0:	stur	w8, [x29, #-12]
  413de4:	adrp	x9, 490000 <renameat2@@Base+0x1c768>
  413de8:	ldr	x0, [x9, #1328]
  413dec:	adrp	x10, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  413df0:	ldr	x2, [x10, #2240]
  413df4:	adrp	x1, 47c000 <renameat2@@Base+0x8768>
  413df8:	add	x1, x1, #0x9e3
  413dfc:	str	x9, [sp, #24]
  413e00:	bl	402ef0 <fprintf@plt>
  413e04:	mov	w8, #0xffffff80            	// #-128
  413e08:	stur	w8, [x29, #-20]
  413e0c:	mov	w8, #0xffffffc8            	// #-56
  413e10:	stur	w8, [x29, #-24]
  413e14:	add	x9, sp, #0x20
  413e18:	add	x9, x9, #0x80
  413e1c:	stur	x9, [x29, #-32]
  413e20:	sub	x9, x29, #0x88
  413e24:	add	x9, x9, #0x38
  413e28:	stur	x9, [x29, #-40]
  413e2c:	add	x9, x29, #0x20
  413e30:	stur	x9, [x29, #-48]
  413e34:	ldr	x9, [sp, #24]
  413e38:	ldr	x10, [x9, #1328]
  413e3c:	ldur	x1, [x29, #-8]
  413e40:	ldur	q0, [x29, #-48]
  413e44:	ldur	q1, [x29, #-32]
  413e48:	stur	q1, [x29, #-64]
  413e4c:	stur	q0, [x29, #-80]
  413e50:	sub	x2, x29, #0x50
  413e54:	str	w0, [sp, #20]
  413e58:	mov	x0, x10
  413e5c:	bl	402e10 <vfprintf@plt>
  413e60:	ldr	x9, [sp, #24]
  413e64:	ldr	x10, [x9, #1328]
  413e68:	str	w0, [sp, #16]
  413e6c:	mov	x0, x10
  413e70:	bl	402d10 <fflush@plt>
  413e74:	ldur	w8, [x29, #-12]
  413e78:	str	w0, [sp, #12]
  413e7c:	str	w8, [sp, #8]
  413e80:	bl	402e50 <__errno_location@plt>
  413e84:	ldr	w8, [sp, #8]
  413e88:	str	w8, [x0]
  413e8c:	adrp	x0, 47c000 <renameat2@@Base+0x8768>
  413e90:	add	x0, x0, #0x9eb
  413e94:	bl	4027e0 <perror@plt>
  413e98:	ldr	x9, [sp, #24]
  413e9c:	ldr	x0, [x9, #1328]
  413ea0:	bl	402d10 <fflush@plt>
  413ea4:	mov	w8, wzr
  413ea8:	str	w0, [sp, #4]
  413eac:	mov	w0, w8
  413eb0:	bl	408a24 <readlinkat@plt+0x5af4>
  413eb4:	sub	sp, sp, #0x40
  413eb8:	stp	x29, x30, [sp, #48]
  413ebc:	add	x29, sp, #0x30
  413ec0:	adrp	x8, 47c000 <renameat2@@Base+0x8768>
  413ec4:	add	x8, x8, #0x6c0
  413ec8:	adrp	x2, 417000 <readlinkat@plt+0x140d0>
  413ecc:	add	x2, x2, #0x5b4
  413ed0:	mov	x3, sp
  413ed4:	stur	x0, [x29, #-8]
  413ed8:	stur	x1, [x29, #-16]
  413edc:	ldr	q0, [x8]
  413ee0:	str	q0, [sp]
  413ee4:	ldr	x8, [x8, #16]
  413ee8:	str	x8, [sp, #16]
  413eec:	ldur	x0, [x29, #-8]
  413ef0:	ldur	x1, [x29, #-16]
  413ef4:	bl	402d00 <attr_copy_file@plt>
  413ef8:	ldp	x29, x30, [sp, #48]
  413efc:	add	sp, sp, #0x40
  413f00:	ret
  413f04:	sub	sp, sp, #0x120
  413f08:	stp	x29, x30, [sp, #256]
  413f0c:	str	x28, [sp, #272]
  413f10:	add	x29, sp, #0x100
  413f14:	mov	w8, #0x1                   	// #1
  413f18:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  413f1c:	add	x9, x9, #0xa68
  413f20:	adrp	x10, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  413f24:	add	x10, x10, #0xb08
  413f28:	adrp	x11, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  413f2c:	add	x11, x11, #0xa38
  413f30:	adrp	x12, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  413f34:	add	x12, x12, #0xa4c
  413f38:	adrp	x13, 47a000 <renameat2@@Base+0x6768>
  413f3c:	add	x13, x13, #0x4c8
  413f40:	stur	x0, [x29, #-8]
  413f44:	stur	x1, [x29, #-16]
  413f48:	and	w8, w2, w8
  413f4c:	sturb	w8, [x29, #-17]
  413f50:	ldur	x14, [x29, #-16]
  413f54:	str	x9, [sp, #128]
  413f58:	str	x10, [sp, #120]
  413f5c:	str	x11, [sp, #112]
  413f60:	str	x12, [sp, #104]
  413f64:	str	x13, [sp, #96]
  413f68:	cbz	x14, 413fc8 <readlinkat@plt+0x11098>
  413f6c:	ldur	x8, [x29, #-16]
  413f70:	ldr	w9, [x8, #16]
  413f74:	and	w9, w9, #0xf000
  413f78:	cmp	w9, #0x8, lsl #12
  413f7c:	b.eq	413fc8 <readlinkat@plt+0x11098>  // b.none
  413f80:	ldur	x8, [x29, #-16]
  413f84:	ldr	w9, [x8, #16]
  413f88:	and	w9, w9, #0xf000
  413f8c:	cmp	w9, #0xa, lsl #12
  413f90:	b.eq	413fc8 <readlinkat@plt+0x11098>  // b.none
  413f94:	ldur	x1, [x29, #-8]
  413f98:	ldur	x8, [x29, #-16]
  413f9c:	ldr	w9, [x8, #16]
  413fa0:	and	w9, w9, #0xf000
  413fa4:	adrp	x8, 479000 <renameat2@@Base+0x5768>
  413fa8:	add	x8, x8, #0x492
  413fac:	adrp	x10, 479000 <renameat2@@Base+0x5768>
  413fb0:	add	x10, x10, #0x3b5
  413fb4:	cmp	w9, #0xa, lsl #12
  413fb8:	csel	x2, x10, x8, eq  // eq = none
  413fbc:	adrp	x0, 47c000 <renameat2@@Base+0x8768>
  413fc0:	add	x0, x0, #0x756
  413fc4:	bl	4144f8 <readlinkat@plt+0x115c8>
  413fc8:	ldur	x8, [x29, #-16]
  413fcc:	cbz	x8, 414014 <readlinkat@plt+0x110e4>
  413fd0:	ldur	x0, [x29, #-16]
  413fd4:	bl	4138ec <readlinkat@plt+0x109bc>
  413fd8:	cmp	w0, #0x1
  413fdc:	b.ne	414014 <readlinkat@plt+0x110e4>  // b.any
  413fe0:	ldr	x8, [sp, #104]
  413fe4:	ldr	w9, [x8]
  413fe8:	and	w9, w9, #0x4
  413fec:	cbz	w9, 414010 <readlinkat@plt+0x110e0>
  413ff0:	ldur	x0, [x29, #-8]
  413ff4:	bl	473254 <readlinkat@plt+0x70324>
  413ff8:	adrp	x8, 47c000 <renameat2@@Base+0x8768>
  413ffc:	add	x8, x8, #0x787
  414000:	str	x0, [sp, #88]
  414004:	mov	x0, x8
  414008:	ldr	x1, [sp, #88]
  41400c:	bl	41460c <readlinkat@plt+0x116dc>
  414010:	b	4144e8 <readlinkat@plt+0x115b8>
  414014:	stur	wzr, [x29, #-24]
  414018:	ldr	x8, [sp, #128]
  41401c:	ldr	x9, [x8]
  414020:	cbnz	x9, 41403c <readlinkat@plt+0x1110c>
  414024:	ldr	x8, [sp, #120]
  414028:	ldr	x9, [x8]
  41402c:	cbnz	x9, 41403c <readlinkat@plt+0x1110c>
  414030:	ldr	x8, [sp, #112]
  414034:	ldr	x9, [x8]
  414038:	cbz	x9, 4142ac <readlinkat@plt+0x1137c>
  41403c:	ldr	x8, [sp, #128]
  414040:	ldr	x9, [x8]
  414044:	cbz	x9, 414058 <readlinkat@plt+0x11128>
  414048:	ldr	x8, [sp, #128]
  41404c:	ldr	x9, [x8]
  414050:	str	x9, [sp, #80]
  414054:	b	414060 <readlinkat@plt+0x11130>
  414058:	ldr	x8, [sp, #96]
  41405c:	str	x8, [sp, #80]
  414060:	ldr	x8, [sp, #80]
  414064:	stur	x8, [x29, #-40]
  414068:	ldr	x8, [sp, #120]
  41406c:	ldr	x9, [x8]
  414070:	cbz	x9, 414084 <readlinkat@plt+0x11154>
  414074:	ldr	x8, [sp, #120]
  414078:	ldr	x9, [x8]
  41407c:	str	x9, [sp, #72]
  414080:	b	41408c <readlinkat@plt+0x1115c>
  414084:	ldr	x8, [sp, #96]
  414088:	str	x8, [sp, #72]
  41408c:	ldr	x8, [sp, #72]
  414090:	stur	x8, [x29, #-48]
  414094:	ldr	x8, [sp, #112]
  414098:	ldr	x9, [x8]
  41409c:	cbz	x9, 4140b0 <readlinkat@plt+0x11180>
  4140a0:	ldr	x8, [sp, #112]
  4140a4:	ldr	x9, [x8]
  4140a8:	str	x9, [sp, #64]
  4140ac:	b	4140b8 <readlinkat@plt+0x11188>
  4140b0:	ldr	x8, [sp, #96]
  4140b4:	str	x8, [sp, #64]
  4140b8:	ldr	x8, [sp, #64]
  4140bc:	stur	x8, [x29, #-56]
  4140c0:	ldur	x8, [x29, #-8]
  4140c4:	stur	x8, [x29, #-64]
  4140c8:	ldur	x0, [x29, #-40]
  4140cc:	bl	402780 <strlen@plt>
  4140d0:	stur	x0, [x29, #-72]
  4140d4:	ldur	x0, [x29, #-48]
  4140d8:	bl	402780 <strlen@plt>
  4140dc:	stur	x0, [x29, #-80]
  4140e0:	ldur	x0, [x29, #-56]
  4140e4:	bl	402780 <strlen@plt>
  4140e8:	stur	x0, [x29, #-88]
  4140ec:	ldur	x0, [x29, #-64]
  4140f0:	bl	402780 <strlen@plt>
  4140f4:	stur	x0, [x29, #-96]
  4140f8:	ldur	x8, [x29, #-64]
  4140fc:	ldur	x9, [x29, #-96]
  414100:	add	x8, x8, x9
  414104:	stur	x8, [x29, #-104]
  414108:	stur	xzr, [x29, #-112]
  41410c:	ldur	x8, [x29, #-104]
  414110:	ldur	x9, [x29, #-64]
  414114:	mov	w10, #0x0                   	// #0
  414118:	cmp	x8, x9
  41411c:	str	w10, [sp, #60]
  414120:	b.ls	41413c <readlinkat@plt+0x1120c>  // b.plast
  414124:	ldur	x8, [x29, #-104]
  414128:	ldurb	w9, [x8, #-1]
  41412c:	cmp	w9, #0x2f
  414130:	cset	w9, eq  // eq = none
  414134:	eor	w9, w9, #0x1
  414138:	str	w9, [sp, #60]
  41413c:	ldr	w8, [sp, #60]
  414140:	tbnz	w8, #0, 414148 <readlinkat@plt+0x11218>
  414144:	b	41415c <readlinkat@plt+0x1122c>
  414148:	ldur	x8, [x29, #-104]
  41414c:	mov	x9, #0xffffffffffffffff    	// #-1
  414150:	add	x8, x8, x9
  414154:	stur	x8, [x29, #-104]
  414158:	b	41410c <readlinkat@plt+0x111dc>
  41415c:	ldur	x8, [x29, #-64]
  414160:	ldur	x9, [x29, #-96]
  414164:	add	x8, x8, x9
  414168:	ldur	x9, [x29, #-104]
  41416c:	subs	x8, x8, x9
  414170:	stur	x8, [x29, #-112]
  414174:	ldur	x8, [x29, #-112]
  414178:	ldur	x9, [x29, #-96]
  41417c:	subs	x8, x9, x8
  414180:	stur	x8, [x29, #-96]
  414184:	ldur	x8, [x29, #-72]
  414188:	ldur	x9, [x29, #-96]
  41418c:	add	x8, x8, x9
  414190:	ldur	x9, [x29, #-80]
  414194:	add	x8, x8, x9
  414198:	ldur	x9, [x29, #-112]
  41419c:	add	x8, x8, x9
  4141a0:	ldur	x9, [x29, #-88]
  4141a4:	add	x8, x8, x9
  4141a8:	add	x0, x8, #0x1
  4141ac:	bl	474684 <renameat2@@Base+0xdec>
  4141b0:	stur	x0, [x29, #-32]
  4141b4:	ldur	x0, [x29, #-32]
  4141b8:	ldur	x1, [x29, #-40]
  4141bc:	ldur	x2, [x29, #-72]
  4141c0:	bl	402760 <memcpy@plt>
  4141c4:	ldur	x8, [x29, #-32]
  4141c8:	ldur	x9, [x29, #-72]
  4141cc:	add	x0, x8, x9
  4141d0:	ldur	x1, [x29, #-64]
  4141d4:	ldur	x2, [x29, #-96]
  4141d8:	bl	402760 <memcpy@plt>
  4141dc:	ldur	x8, [x29, #-32]
  4141e0:	ldur	x9, [x29, #-72]
  4141e4:	add	x8, x8, x9
  4141e8:	ldur	x9, [x29, #-96]
  4141ec:	add	x0, x8, x9
  4141f0:	ldur	x1, [x29, #-48]
  4141f4:	ldur	x2, [x29, #-80]
  4141f8:	bl	402760 <memcpy@plt>
  4141fc:	ldur	x8, [x29, #-32]
  414200:	ldur	x9, [x29, #-72]
  414204:	add	x8, x8, x9
  414208:	ldur	x9, [x29, #-96]
  41420c:	add	x8, x8, x9
  414210:	ldur	x9, [x29, #-80]
  414214:	add	x0, x8, x9
  414218:	ldur	x1, [x29, #-104]
  41421c:	ldur	x2, [x29, #-112]
  414220:	bl	402760 <memcpy@plt>
  414224:	ldur	x8, [x29, #-32]
  414228:	ldur	x9, [x29, #-72]
  41422c:	add	x8, x8, x9
  414230:	ldur	x9, [x29, #-96]
  414234:	add	x8, x8, x9
  414238:	ldur	x9, [x29, #-80]
  41423c:	add	x8, x8, x9
  414240:	ldur	x9, [x29, #-112]
  414244:	add	x0, x8, x9
  414248:	ldur	x1, [x29, #-56]
  41424c:	ldur	x8, [x29, #-88]
  414250:	add	x2, x8, #0x1
  414254:	bl	402760 <memcpy@plt>
  414258:	ldr	x8, [sp, #128]
  41425c:	ldr	x9, [x8]
  414260:	cbz	x9, 414280 <readlinkat@plt+0x11350>
  414264:	ldr	x8, [sp, #128]
  414268:	ldr	x0, [x8]
  41426c:	bl	4146bc <readlinkat@plt+0x1178c>
  414270:	tbnz	w0, #0, 4142a0 <readlinkat@plt+0x11370>
  414274:	ldur	x0, [x29, #-8]
  414278:	bl	4146bc <readlinkat@plt+0x1178c>
  41427c:	tbnz	w0, #0, 4142a0 <readlinkat@plt+0x11370>
  414280:	ldr	x8, [sp, #120]
  414284:	ldr	x9, [x8]
  414288:	cbz	x9, 4142a8 <readlinkat@plt+0x11378>
  41428c:	ldr	x8, [sp, #120]
  414290:	ldr	x0, [x8]
  414294:	bl	4146bc <readlinkat@plt+0x1178c>
  414298:	tbnz	w0, #0, 4142a0 <readlinkat@plt+0x11370>
  41429c:	b	4142a8 <readlinkat@plt+0x11378>
  4142a0:	mov	w8, #0x2                   	// #2
  4142a4:	stur	w8, [x29, #-24]
  4142a8:	b	4142d0 <readlinkat@plt+0x113a0>
  4142ac:	ldur	x0, [x29, #-8]
  4142b0:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4142b4:	add	x8, x8, #0xc18
  4142b8:	ldr	w1, [x8]
  4142bc:	bl	41b280 <readlinkat@plt+0x18350>
  4142c0:	stur	x0, [x29, #-32]
  4142c4:	ldur	x8, [x29, #-32]
  4142c8:	cbnz	x8, 4142d0 <readlinkat@plt+0x113a0>
  4142cc:	bl	4137e4 <readlinkat@plt+0x108b4>
  4142d0:	ldur	x8, [x29, #-16]
  4142d4:	cbnz	x8, 4143ac <readlinkat@plt+0x1147c>
  4142d8:	ldr	x8, [sp, #104]
  4142dc:	ldr	w9, [x8]
  4142e0:	and	w9, w9, #0x4
  4142e4:	cbz	w9, 414308 <readlinkat@plt+0x113d8>
  4142e8:	ldur	x0, [x29, #-32]
  4142ec:	bl	473254 <readlinkat@plt+0x70324>
  4142f0:	adrp	x8, 47c000 <renameat2@@Base+0x8768>
  4142f4:	add	x8, x8, #0x79d
  4142f8:	str	x0, [sp, #48]
  4142fc:	mov	x0, x8
  414300:	ldr	x1, [sp, #48]
  414304:	bl	41460c <readlinkat@plt+0x116dc>
  414308:	mov	w8, #0x2                   	// #2
  41430c:	stur	w8, [x29, #-24]
  414310:	ldur	x0, [x29, #-32]
  414314:	bl	41249c <readlinkat@plt+0xf56c>
  414318:	ldur	x0, [x29, #-32]
  41431c:	mov	w1, #0x241                 	// #577
  414320:	mov	w2, #0x1b6                 	// #438
  414324:	bl	411bb8 <readlinkat@plt+0xec88>
  414328:	stur	w0, [x29, #-116]
  41432c:	cmp	w0, #0x0
  414330:	cset	w8, ge  // ge = tcont
  414334:	tbnz	w8, #0, 41437c <readlinkat@plt+0x1144c>
  414338:	bl	402e50 <__errno_location@plt>
  41433c:	ldr	w8, [x0]
  414340:	ldur	w9, [x29, #-24]
  414344:	cmp	w8, w9
  414348:	b.eq	41436c <readlinkat@plt+0x1143c>  // b.none
  41434c:	ldur	x0, [x29, #-32]
  414350:	bl	473254 <readlinkat@plt+0x70324>
  414354:	adrp	x8, 47b000 <renameat2@@Base+0x7768>
  414358:	add	x8, x8, #0x642
  41435c:	str	x0, [sp, #40]
  414360:	mov	x0, x8
  414364:	ldr	x1, [sp, #40]
  414368:	bl	413d88 <readlinkat@plt+0x10e58>
  41436c:	ldur	x0, [x29, #-32]
  414370:	bl	41471c <readlinkat@plt+0x117ec>
  414374:	stur	wzr, [x29, #-24]
  414378:	b	414318 <readlinkat@plt+0x113e8>
  41437c:	ldur	w0, [x29, #-116]
  414380:	bl	402ae0 <close@plt>
  414384:	cbz	w0, 4143a8 <readlinkat@plt+0x11478>
  414388:	ldur	x0, [x29, #-32]
  41438c:	bl	473254 <readlinkat@plt+0x70324>
  414390:	adrp	x8, 47c000 <renameat2@@Base+0x8768>
  414394:	add	x8, x8, #0x7b5
  414398:	str	x0, [sp, #32]
  41439c:	mov	x0, x8
  4143a0:	ldr	x1, [sp, #32]
  4143a4:	bl	413d88 <readlinkat@plt+0x10e58>
  4143a8:	b	4144e0 <readlinkat@plt+0x115b0>
  4143ac:	ldurb	w8, [x29, #-17]
  4143b0:	tbnz	w8, #0, 4143b8 <readlinkat@plt+0x11488>
  4143b4:	b	4143dc <readlinkat@plt+0x114ac>
  4143b8:	ldur	x0, [x29, #-8]
  4143bc:	ldur	x1, [x29, #-32]
  4143c0:	ldur	x2, [x29, #-16]
  4143c4:	ldur	w8, [x29, #-24]
  4143c8:	cmp	w8, #0x0
  4143cc:	cset	w8, eq  // eq = none
  4143d0:	and	w3, w8, #0x1
  4143d4:	bl	4147ac <readlinkat@plt+0x1187c>
  4143d8:	b	4144e0 <readlinkat@plt+0x115b0>
  4143dc:	ldr	x8, [sp, #104]
  4143e0:	ldr	w9, [x8]
  4143e4:	and	w9, w9, #0x4
  4143e8:	cbz	w9, 41442c <readlinkat@plt+0x114fc>
  4143ec:	ldur	x1, [x29, #-8]
  4143f0:	mov	w8, wzr
  4143f4:	mov	w0, w8
  4143f8:	bl	472f24 <readlinkat@plt+0x6fff4>
  4143fc:	ldur	x1, [x29, #-32]
  414400:	mov	w8, #0x1                   	// #1
  414404:	str	x0, [sp, #24]
  414408:	mov	w0, w8
  41440c:	bl	472f24 <readlinkat@plt+0x6fff4>
  414410:	adrp	x9, 47c000 <renameat2@@Base+0x8768>
  414414:	add	x9, x9, #0x7c9
  414418:	str	x0, [sp, #16]
  41441c:	mov	x0, x9
  414420:	ldr	x1, [sp, #24]
  414424:	ldr	x2, [sp, #16]
  414428:	bl	41460c <readlinkat@plt+0x116dc>
  41442c:	ldur	x0, [x29, #-8]
  414430:	ldur	x1, [x29, #-32]
  414434:	bl	411c84 <readlinkat@plt+0xed54>
  414438:	cbz	w0, 4144e0 <readlinkat@plt+0x115b0>
  41443c:	bl	402e50 <__errno_location@plt>
  414440:	ldr	w8, [x0]
  414444:	ldur	w9, [x29, #-24]
  414448:	cmp	w8, w9
  41444c:	b.ne	414460 <readlinkat@plt+0x11530>  // b.any
  414450:	ldur	x0, [x29, #-32]
  414454:	bl	41471c <readlinkat@plt+0x117ec>
  414458:	stur	wzr, [x29, #-24]
  41445c:	b	4144dc <readlinkat@plt+0x115ac>
  414460:	bl	402e50 <__errno_location@plt>
  414464:	ldr	w8, [x0]
  414468:	cmp	w8, #0x12
  41446c:	b.ne	41449c <readlinkat@plt+0x1156c>  // b.any
  414470:	ldur	x0, [x29, #-8]
  414474:	ldur	x1, [x29, #-32]
  414478:	ldur	x2, [x29, #-16]
  41447c:	ldur	w8, [x29, #-24]
  414480:	cmp	w8, #0x0
  414484:	cset	w8, eq  // eq = none
  414488:	and	w3, w8, #0x1
  41448c:	bl	4147ac <readlinkat@plt+0x1187c>
  414490:	ldur	x0, [x29, #-8]
  414494:	bl	41249c <readlinkat@plt+0xf56c>
  414498:	b	4144e0 <readlinkat@plt+0x115b0>
  41449c:	ldur	x1, [x29, #-8]
  4144a0:	mov	w8, wzr
  4144a4:	mov	w0, w8
  4144a8:	bl	472f24 <readlinkat@plt+0x6fff4>
  4144ac:	ldur	x1, [x29, #-32]
  4144b0:	mov	w8, #0x1                   	// #1
  4144b4:	str	x0, [sp, #8]
  4144b8:	mov	w0, w8
  4144bc:	bl	472f24 <readlinkat@plt+0x6fff4>
  4144c0:	adrp	x9, 47c000 <renameat2@@Base+0x8768>
  4144c4:	add	x9, x9, #0x7e1
  4144c8:	str	x0, [sp]
  4144cc:	mov	x0, x9
  4144d0:	ldr	x1, [sp, #8]
  4144d4:	ldr	x2, [sp]
  4144d8:	bl	413d88 <readlinkat@plt+0x10e58>
  4144dc:	b	41442c <readlinkat@plt+0x114fc>
  4144e0:	ldur	x0, [x29, #-32]
  4144e4:	bl	402c30 <free@plt>
  4144e8:	ldr	x28, [sp, #272]
  4144ec:	ldp	x29, x30, [sp, #256]
  4144f0:	add	sp, sp, #0x120
  4144f4:	ret
  4144f8:	sub	sp, sp, #0x150
  4144fc:	stp	x29, x30, [sp, #304]
  414500:	str	x28, [sp, #320]
  414504:	add	x29, sp, #0x130
  414508:	sub	x8, x29, #0x28
  41450c:	str	q7, [sp, #144]
  414510:	str	q6, [sp, #128]
  414514:	str	q5, [sp, #112]
  414518:	str	q4, [sp, #96]
  41451c:	str	q3, [sp, #80]
  414520:	str	q2, [sp, #64]
  414524:	str	q1, [sp, #48]
  414528:	str	q0, [sp, #32]
  41452c:	stur	x7, [x29, #-88]
  414530:	stur	x6, [x29, #-96]
  414534:	stur	x5, [x29, #-104]
  414538:	stur	x4, [x29, #-112]
  41453c:	stur	x3, [x29, #-120]
  414540:	stur	x2, [x29, #-128]
  414544:	stur	x1, [x29, #-136]
  414548:	stur	x0, [x29, #-8]
  41454c:	adrp	x9, 490000 <renameat2@@Base+0x1c768>
  414550:	ldr	x0, [x9, #1328]
  414554:	adrp	x10, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  414558:	ldr	x2, [x10, #2240]
  41455c:	adrp	x1, 47c000 <renameat2@@Base+0x8768>
  414560:	add	x1, x1, #0x9e3
  414564:	str	x8, [sp, #24]
  414568:	str	x9, [sp, #16]
  41456c:	bl	402ef0 <fprintf@plt>
  414570:	mov	w11, #0xffffff80            	// #-128
  414574:	stur	w11, [x29, #-12]
  414578:	mov	w11, #0xffffffc8            	// #-56
  41457c:	stur	w11, [x29, #-16]
  414580:	add	x8, sp, #0x20
  414584:	add	x8, x8, #0x80
  414588:	stur	x8, [x29, #-24]
  41458c:	sub	x8, x29, #0x88
  414590:	add	x8, x8, #0x38
  414594:	stur	x8, [x29, #-32]
  414598:	add	x8, x29, #0x20
  41459c:	stur	x8, [x29, #-40]
  4145a0:	ldr	x8, [sp, #16]
  4145a4:	ldr	x9, [x8, #1328]
  4145a8:	ldur	x1, [x29, #-8]
  4145ac:	ldr	x10, [sp, #24]
  4145b0:	ldr	q0, [x10]
  4145b4:	ldr	q1, [x10, #16]
  4145b8:	stur	q1, [x29, #-64]
  4145bc:	stur	q0, [x29, #-80]
  4145c0:	sub	x2, x29, #0x50
  4145c4:	str	w0, [sp, #12]
  4145c8:	mov	x0, x9
  4145cc:	bl	402e10 <vfprintf@plt>
  4145d0:	ldr	x8, [sp, #16]
  4145d4:	ldr	x1, [x8, #1328]
  4145d8:	mov	w11, #0xa                   	// #10
  4145dc:	str	w0, [sp, #8]
  4145e0:	mov	w0, w11
  4145e4:	bl	402880 <putc@plt>
  4145e8:	ldr	x8, [sp, #16]
  4145ec:	ldr	x9, [x8, #1328]
  4145f0:	str	w0, [sp, #4]
  4145f4:	mov	x0, x9
  4145f8:	bl	402d10 <fflush@plt>
  4145fc:	mov	w11, wzr
  414600:	str	w0, [sp]
  414604:	mov	w0, w11
  414608:	bl	408a24 <readlinkat@plt+0x5af4>
  41460c:	sub	sp, sp, #0x130
  414610:	stp	x29, x30, [sp, #272]
  414614:	str	x28, [sp, #288]
  414618:	add	x29, sp, #0x110
  41461c:	sub	x8, x29, #0x28
  414620:	str	q7, [sp, #112]
  414624:	str	q6, [sp, #96]
  414628:	str	q5, [sp, #80]
  41462c:	str	q4, [sp, #64]
  414630:	str	q3, [sp, #48]
  414634:	str	q2, [sp, #32]
  414638:	str	q1, [sp, #16]
  41463c:	str	q0, [sp]
  414640:	str	x7, [sp, #184]
  414644:	str	x6, [sp, #176]
  414648:	str	x5, [sp, #168]
  41464c:	str	x4, [sp, #160]
  414650:	str	x3, [sp, #152]
  414654:	str	x2, [sp, #144]
  414658:	str	x1, [sp, #136]
  41465c:	stur	x0, [x29, #-8]
  414660:	mov	w9, #0xffffff80            	// #-128
  414664:	stur	w9, [x29, #-12]
  414668:	mov	w9, #0xffffffc8            	// #-56
  41466c:	stur	w9, [x29, #-16]
  414670:	mov	x10, sp
  414674:	add	x10, x10, #0x80
  414678:	stur	x10, [x29, #-24]
  41467c:	add	x10, sp, #0x88
  414680:	add	x10, x10, #0x38
  414684:	stur	x10, [x29, #-32]
  414688:	add	x10, x29, #0x20
  41468c:	stur	x10, [x29, #-40]
  414690:	ldur	x0, [x29, #-8]
  414694:	ldr	q0, [x8]
  414698:	ldr	q1, [x8, #16]
  41469c:	stur	q1, [x29, #-64]
  4146a0:	stur	q0, [x29, #-80]
  4146a4:	sub	x1, x29, #0x50
  4146a8:	bl	416028 <readlinkat@plt+0x130f8>
  4146ac:	ldr	x28, [sp, #288]
  4146b0:	ldp	x29, x30, [sp, #272]
  4146b4:	add	sp, sp, #0x130
  4146b8:	ret
  4146bc:	sub	sp, sp, #0x10
  4146c0:	str	x0, [sp]
  4146c4:	ldr	x8, [sp]
  4146c8:	ldrb	w9, [x8]
  4146cc:	cbz	w9, 414700 <readlinkat@plt+0x117d0>
  4146d0:	ldr	x8, [sp]
  4146d4:	ldrb	w9, [x8]
  4146d8:	cmp	w9, #0x2f
  4146dc:	b.ne	4146f0 <readlinkat@plt+0x117c0>  // b.any
  4146e0:	mov	w8, #0x1                   	// #1
  4146e4:	and	w8, w8, #0x1
  4146e8:	strb	w8, [sp, #15]
  4146ec:	b	41470c <readlinkat@plt+0x117dc>
  4146f0:	ldr	x8, [sp]
  4146f4:	add	x8, x8, #0x1
  4146f8:	str	x8, [sp]
  4146fc:	b	4146c4 <readlinkat@plt+0x11794>
  414700:	mov	w8, wzr
  414704:	and	w8, w8, #0x1
  414708:	strb	w8, [sp, #15]
  41470c:	ldrb	w8, [sp, #15]
  414710:	and	w0, w8, #0x1
  414714:	add	sp, sp, #0x10
  414718:	ret
  41471c:	sub	sp, sp, #0x30
  414720:	stp	x29, x30, [sp, #32]
  414724:	add	x29, sp, #0x20
  414728:	stur	x0, [x29, #-8]
  41472c:	ldur	x0, [x29, #-8]
  414730:	bl	474998 <renameat2@@Base+0x1100>
  414734:	str	x0, [sp, #16]
  414738:	ldr	x0, [sp, #16]
  41473c:	bl	41760c <readlinkat@plt+0x146dc>
  414740:	str	x0, [sp]
  414744:	ldr	x8, [sp]
  414748:	cbz	x8, 414798 <readlinkat@plt+0x11868>
  41474c:	ldr	x8, [sp, #16]
  414750:	str	x8, [sp, #8]
  414754:	ldr	x8, [sp, #8]
  414758:	ldr	x9, [sp]
  41475c:	cmp	x8, x9
  414760:	b.hi	414798 <readlinkat@plt+0x11868>  // b.pmore
  414764:	ldr	x8, [sp, #8]
  414768:	ldrb	w9, [x8]
  41476c:	cbnz	w9, 414788 <readlinkat@plt+0x11858>
  414770:	ldr	x0, [sp, #16]
  414774:	mov	w1, #0x1ff                 	// #511
  414778:	bl	412358 <readlinkat@plt+0xf428>
  41477c:	ldr	x8, [sp, #8]
  414780:	mov	w9, #0x2f                  	// #47
  414784:	strb	w9, [x8]
  414788:	ldr	x8, [sp, #8]
  41478c:	add	x8, x8, #0x1
  414790:	str	x8, [sp, #8]
  414794:	b	414754 <readlinkat@plt+0x11824>
  414798:	ldr	x0, [sp, #16]
  41479c:	bl	402c30 <free@plt>
  4147a0:	ldp	x29, x30, [sp, #32]
  4147a4:	add	sp, sp, #0x30
  4147a8:	ret
  4147ac:	sub	sp, sp, #0x40
  4147b0:	stp	x29, x30, [sp, #48]
  4147b4:	add	x29, sp, #0x30
  4147b8:	mov	x8, xzr
  4147bc:	mov	x4, x8
  4147c0:	mov	w9, wzr
  4147c4:	mov	w10, #0x7                   	// #7
  4147c8:	stur	x0, [x29, #-8]
  4147cc:	stur	x1, [x29, #-16]
  4147d0:	str	x2, [sp, #24]
  4147d4:	mov	w11, #0x1                   	// #1
  4147d8:	and	w11, w3, w11
  4147dc:	strb	w11, [sp, #23]
  4147e0:	ldur	x0, [x29, #-8]
  4147e4:	ldur	x1, [x29, #-16]
  4147e8:	ldr	x12, [sp, #24]
  4147ec:	ldr	w11, [x12, #16]
  4147f0:	ldrb	w13, [sp, #23]
  4147f4:	mov	x2, x4
  4147f8:	mov	w3, w9
  4147fc:	mov	w4, w11
  414800:	and	w5, w13, #0x1
  414804:	str	w10, [sp, #16]
  414808:	str	x8, [sp, #8]
  41480c:	bl	414d78 <readlinkat@plt+0x11e48>
  414810:	ldur	x0, [x29, #-16]
  414814:	ldur	x2, [x29, #-8]
  414818:	ldr	x3, [sp, #24]
  41481c:	ldr	x8, [sp, #24]
  414820:	ldr	w4, [x8, #16]
  414824:	ldr	w1, [sp, #16]
  414828:	ldr	x5, [sp, #8]
  41482c:	bl	413a2c <readlinkat@plt+0x10afc>
  414830:	ldp	x29, x30, [sp, #48]
  414834:	add	sp, sp, #0x40
  414838:	ret
  41483c:	sub	sp, sp, #0x1c0
  414840:	stp	x29, x30, [sp, #416]
  414844:	str	x28, [sp, #432]
  414848:	add	x29, sp, #0x1a0
  41484c:	mov	w8, #0x1                   	// #1
  414850:	sub	x9, x29, #0xa8
  414854:	stur	x0, [x29, #-8]
  414858:	stur	x1, [x29, #-16]
  41485c:	stur	x2, [x29, #-24]
  414860:	stur	x3, [x29, #-32]
  414864:	stur	w4, [x29, #-36]
  414868:	and	w8, w5, w8
  41486c:	sturb	w8, [x29, #-37]
  414870:	ldur	x0, [x29, #-32]
  414874:	mov	x1, x9
  414878:	bl	414ce8 <readlinkat@plt+0x11db8>
  41487c:	stur	w0, [x29, #-172]
  414880:	ldurb	w8, [x29, #-37]
  414884:	tbnz	w8, #0, 41488c <readlinkat@plt+0x1195c>
  414888:	b	4148c8 <readlinkat@plt+0x11998>
  41488c:	ldur	x0, [x29, #-32]
  414890:	ldur	w8, [x29, #-172]
  414894:	str	x0, [sp, #80]
  414898:	cbz	w8, 4148a8 <readlinkat@plt+0x11978>
  41489c:	mov	x8, xzr
  4148a0:	str	x8, [sp, #72]
  4148a4:	b	4148b0 <readlinkat@plt+0x11980>
  4148a8:	sub	x8, x29, #0xa8
  4148ac:	str	x8, [sp, #72]
  4148b0:	ldr	x8, [sp, #72]
  4148b4:	ldr	x0, [sp, #80]
  4148b8:	mov	x1, x8
  4148bc:	mov	w9, wzr
  4148c0:	and	w2, w9, #0x1
  4148c4:	bl	413f04 <readlinkat@plt+0x10fd4>
  4148c8:	ldur	w8, [x29, #-172]
  4148cc:	cbnz	w8, 4148dc <readlinkat@plt+0x119ac>
  4148d0:	sub	x0, x29, #0xa8
  4148d4:	mov	w1, #0x3                   	// #3
  4148d8:	bl	4137f8 <readlinkat@plt+0x108c8>
  4148dc:	ldur	x8, [x29, #-8]
  4148e0:	cbz	x8, 414c60 <readlinkat@plt+0x11d30>
  4148e4:	ldur	w8, [x29, #-36]
  4148e8:	and	w8, w8, #0xf000
  4148ec:	cmp	w8, #0xa, lsl #12
  4148f0:	b.ne	414a7c <readlinkat@plt+0x11b4c>  // b.any
  4148f4:	mov	w8, #0x0                   	// #0
  4148f8:	sturb	w8, [x29, #-173]
  4148fc:	mov	x0, #0x1000                	// #4096
  414900:	bl	474684 <renameat2@@Base+0xdec>
  414904:	stur	x0, [x29, #-184]
  414908:	mov	w8, wzr
  41490c:	stur	wzr, [x29, #-192]
  414910:	ldur	x0, [x29, #-8]
  414914:	mov	w1, w8
  414918:	mov	w2, w8
  41491c:	bl	411bb8 <readlinkat@plt+0xec88>
  414920:	stur	w0, [x29, #-188]
  414924:	cmp	w0, #0x0
  414928:	cset	w8, ge  // ge = tcont
  41492c:	tbnz	w8, #0, 414950 <readlinkat@plt+0x11a20>
  414930:	ldur	x0, [x29, #-8]
  414934:	bl	473254 <readlinkat@plt+0x70324>
  414938:	adrp	x8, 47c000 <renameat2@@Base+0x8768>
  41493c:	add	x8, x8, #0x7fc
  414940:	str	x0, [sp, #64]
  414944:	mov	x0, x8
  414948:	ldr	x1, [sp, #64]
  41494c:	bl	413d88 <readlinkat@plt+0x10e58>
  414950:	ldur	w0, [x29, #-188]
  414954:	ldur	x8, [x29, #-184]
  414958:	ldursw	x9, [x29, #-192]
  41495c:	add	x1, x8, x9
  414960:	ldur	w10, [x29, #-192]
  414964:	mov	w11, #0x1000                	// #4096
  414968:	subs	w10, w11, w10
  41496c:	mov	w2, w10
  414970:	sxtw	x2, w2
  414974:	bl	402d70 <read@plt>
  414978:	stur	w0, [x29, #-196]
  41497c:	cmp	w0, #0x0
  414980:	cset	w10, le
  414984:	tbnz	w10, #0, 41499c <readlinkat@plt+0x11a6c>
  414988:	ldur	w8, [x29, #-196]
  41498c:	ldur	w9, [x29, #-192]
  414990:	add	w8, w9, w8
  414994:	stur	w8, [x29, #-192]
  414998:	b	414950 <readlinkat@plt+0x11a20>
  41499c:	ldur	w8, [x29, #-196]
  4149a0:	cbnz	w8, 4149b0 <readlinkat@plt+0x11a80>
  4149a4:	ldur	w0, [x29, #-188]
  4149a8:	bl	402ae0 <close@plt>
  4149ac:	cbz	w0, 4149b4 <readlinkat@plt+0x11a84>
  4149b0:	bl	414d64 <readlinkat@plt+0x11e34>
  4149b4:	ldur	x8, [x29, #-184]
  4149b8:	ldursw	x9, [x29, #-192]
  4149bc:	add	x8, x8, x9
  4149c0:	mov	w10, #0x0                   	// #0
  4149c4:	strb	w10, [x8]
  4149c8:	ldurb	w10, [x29, #-37]
  4149cc:	tbnz	w10, #0, 4149e4 <readlinkat@plt+0x11ab4>
  4149d0:	ldur	x0, [x29, #-32]
  4149d4:	bl	41249c <readlinkat@plt+0xf56c>
  4149d8:	cbnz	w0, 4149e4 <readlinkat@plt+0x11ab4>
  4149dc:	mov	w8, #0x1                   	// #1
  4149e0:	sturb	w8, [x29, #-173]
  4149e4:	ldur	x0, [x29, #-184]
  4149e8:	ldur	x1, [x29, #-32]
  4149ec:	bl	412530 <readlinkat@plt+0xf600>
  4149f0:	cbz	w0, 414a3c <readlinkat@plt+0x11b0c>
  4149f4:	bl	402e50 <__errno_location@plt>
  4149f8:	ldr	w8, [x0]
  4149fc:	cmp	w8, #0x2
  414a00:	b.ne	414a14 <readlinkat@plt+0x11ae4>  // b.any
  414a04:	ldurb	w8, [x29, #-173]
  414a08:	tbnz	w8, #0, 414a14 <readlinkat@plt+0x11ae4>
  414a0c:	ldur	x0, [x29, #-32]
  414a10:	bl	41471c <readlinkat@plt+0x117ec>
  414a14:	ldur	x0, [x29, #-184]
  414a18:	ldur	x1, [x29, #-32]
  414a1c:	bl	412530 <readlinkat@plt+0xf600>
  414a20:	cbz	w0, 414a3c <readlinkat@plt+0x11b0c>
  414a24:	ldur	x2, [x29, #-32]
  414a28:	adrp	x0, 47c000 <renameat2@@Base+0x8768>
  414a2c:	add	x0, x0, #0x811
  414a30:	adrp	x1, 479000 <renameat2@@Base+0x5768>
  414a34:	add	x1, x1, #0x3b5
  414a38:	bl	413d88 <readlinkat@plt+0x10e58>
  414a3c:	ldur	x0, [x29, #-184]
  414a40:	bl	402c30 <free@plt>
  414a44:	ldur	x0, [x29, #-32]
  414a48:	sub	x1, x29, #0xa8
  414a4c:	bl	411b88 <readlinkat@plt+0xec58>
  414a50:	cbz	w0, 414a6c <readlinkat@plt+0x11b3c>
  414a54:	ldur	x2, [x29, #-32]
  414a58:	adrp	x0, 47b000 <renameat2@@Base+0x7768>
  414a5c:	add	x0, x0, #0x675
  414a60:	adrp	x1, 479000 <renameat2@@Base+0x5768>
  414a64:	add	x1, x1, #0x3b5
  414a68:	bl	413d88 <readlinkat@plt+0x10e58>
  414a6c:	sub	x0, x29, #0xa8
  414a70:	mov	w1, #0x1                   	// #1
  414a74:	bl	4137f8 <readlinkat@plt+0x108c8>
  414a78:	b	414c5c <readlinkat@plt+0x11d2c>
  414a7c:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  414a80:	add	x8, x8, #0xa4c
  414a84:	ldr	w9, [x8]
  414a88:	and	w9, w9, #0x4
  414a8c:	cbz	w9, 414ad0 <readlinkat@plt+0x11ba0>
  414a90:	ldur	x1, [x29, #-8]
  414a94:	mov	w8, wzr
  414a98:	mov	w0, w8
  414a9c:	bl	472f24 <readlinkat@plt+0x6fff4>
  414aa0:	ldur	x1, [x29, #-32]
  414aa4:	mov	w8, #0x1                   	// #1
  414aa8:	str	x0, [sp, #56]
  414aac:	mov	w0, w8
  414ab0:	bl	472f24 <readlinkat@plt+0x6fff4>
  414ab4:	adrp	x9, 47c000 <renameat2@@Base+0x8768>
  414ab8:	add	x9, x9, #0x7c9
  414abc:	str	x0, [sp, #48]
  414ac0:	mov	x0, x9
  414ac4:	ldr	x1, [sp, #56]
  414ac8:	ldr	x2, [sp, #48]
  414acc:	bl	41460c <readlinkat@plt+0x116dc>
  414ad0:	ldur	x0, [x29, #-8]
  414ad4:	ldur	x1, [x29, #-32]
  414ad8:	bl	411c84 <readlinkat@plt+0xed54>
  414adc:	cbz	w0, 414c14 <readlinkat@plt+0x11ce4>
  414ae0:	mov	w8, #0x0                   	// #0
  414ae4:	sturb	w8, [x29, #-197]
  414ae8:	bl	402e50 <__errno_location@plt>
  414aec:	ldr	w8, [x0]
  414af0:	cmp	w8, #0x2
  414af4:	b.ne	414b38 <readlinkat@plt+0x11c08>  // b.any
  414af8:	ldur	w8, [x29, #-172]
  414afc:	mov	w9, #0xffffffff            	// #-1
  414b00:	cmp	w8, w9
  414b04:	b.eq	414b14 <readlinkat@plt+0x11be4>  // b.none
  414b08:	ldur	w8, [x29, #-172]
  414b0c:	cmp	w8, #0x2
  414b10:	b.ne	414b38 <readlinkat@plt+0x11c08>  // b.any
  414b14:	ldur	x0, [x29, #-32]
  414b18:	bl	41471c <readlinkat@plt+0x117ec>
  414b1c:	mov	w8, #0x1                   	// #1
  414b20:	sturb	w8, [x29, #-197]
  414b24:	ldur	x0, [x29, #-8]
  414b28:	ldur	x1, [x29, #-32]
  414b2c:	bl	411c84 <readlinkat@plt+0xed54>
  414b30:	cbnz	w0, 414b38 <readlinkat@plt+0x11c08>
  414b34:	b	414c14 <readlinkat@plt+0x11ce4>
  414b38:	bl	402e50 <__errno_location@plt>
  414b3c:	ldr	w8, [x0]
  414b40:	cmp	w8, #0x12
  414b44:	b.ne	414bd4 <readlinkat@plt+0x11ca4>  // b.any
  414b48:	ldurb	w8, [x29, #-37]
  414b4c:	tbnz	w8, #0, 414b98 <readlinkat@plt+0x11c68>
  414b50:	ldur	x0, [x29, #-32]
  414b54:	bl	41249c <readlinkat@plt+0xf56c>
  414b58:	cbnz	w0, 414b68 <readlinkat@plt+0x11c38>
  414b5c:	mov	w8, #0x1                   	// #1
  414b60:	sturb	w8, [x29, #-197]
  414b64:	b	414b98 <readlinkat@plt+0x11c68>
  414b68:	bl	402e50 <__errno_location@plt>
  414b6c:	ldr	w8, [x0]
  414b70:	cmp	w8, #0x2
  414b74:	b.eq	414b98 <readlinkat@plt+0x11c68>  // b.none
  414b78:	ldur	x0, [x29, #-32]
  414b7c:	bl	473254 <readlinkat@plt+0x70324>
  414b80:	adrp	x8, 47c000 <renameat2@@Base+0x8768>
  414b84:	add	x8, x8, #0x824
  414b88:	str	x0, [sp, #40]
  414b8c:	mov	x0, x8
  414b90:	ldr	x1, [sp, #40]
  414b94:	bl	413d88 <readlinkat@plt+0x10e58>
  414b98:	ldur	x0, [x29, #-8]
  414b9c:	ldur	x1, [x29, #-32]
  414ba0:	ldur	w4, [x29, #-36]
  414ba4:	ldurb	w8, [x29, #-197]
  414ba8:	add	x9, sp, #0x58
  414bac:	mov	x2, x9
  414bb0:	mov	w10, wzr
  414bb4:	mov	w3, w10
  414bb8:	and	w5, w8, #0x1
  414bbc:	str	x9, [sp, #32]
  414bc0:	bl	414d78 <readlinkat@plt+0x11e48>
  414bc4:	ldr	x0, [sp, #32]
  414bc8:	mov	w1, #0x1                   	// #1
  414bcc:	bl	4137f8 <readlinkat@plt+0x108c8>
  414bd0:	b	414cd8 <readlinkat@plt+0x11da8>
  414bd4:	ldur	x1, [x29, #-8]
  414bd8:	mov	w8, wzr
  414bdc:	mov	w0, w8
  414be0:	bl	472f24 <readlinkat@plt+0x6fff4>
  414be4:	ldur	x1, [x29, #-32]
  414be8:	mov	w8, #0x1                   	// #1
  414bec:	str	x0, [sp, #24]
  414bf0:	mov	w0, w8
  414bf4:	bl	472f24 <readlinkat@plt+0x6fff4>
  414bf8:	adrp	x9, 47c000 <renameat2@@Base+0x8768>
  414bfc:	add	x9, x9, #0x7e1
  414c00:	str	x0, [sp, #16]
  414c04:	mov	x0, x9
  414c08:	ldr	x1, [sp, #24]
  414c0c:	ldr	x2, [sp, #16]
  414c10:	bl	413d88 <readlinkat@plt+0x10e58>
  414c14:	ldur	x0, [x29, #-24]
  414c18:	mov	w1, #0x1                   	// #1
  414c1c:	bl	4137f8 <readlinkat@plt+0x108c8>
  414c20:	ldur	w8, [x29, #-172]
  414c24:	mov	w9, wzr
  414c28:	cmp	w9, w8
  414c2c:	cset	w8, lt  // lt = tstop
  414c30:	tbnz	w8, #0, 414c48 <readlinkat@plt+0x11d18>
  414c34:	ldur	w8, [x29, #-172]
  414c38:	cbnz	w8, 414c5c <readlinkat@plt+0x11d2c>
  414c3c:	ldur	w8, [x29, #-148]
  414c40:	cmp	w8, #0x1
  414c44:	b.hi	414c5c <readlinkat@plt+0x11d2c>  // b.pmore
  414c48:	ldur	x8, [x29, #-16]
  414c4c:	cbz	x8, 414c5c <readlinkat@plt+0x11d2c>
  414c50:	ldur	x8, [x29, #-16]
  414c54:	mov	w9, #0x0                   	// #0
  414c58:	strb	w9, [x8]
  414c5c:	b	414cd8 <readlinkat@plt+0x11da8>
  414c60:	ldurb	w8, [x29, #-37]
  414c64:	tbnz	w8, #0, 414cd8 <readlinkat@plt+0x11da8>
  414c68:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  414c6c:	add	x8, x8, #0xa4c
  414c70:	ldr	w9, [x8]
  414c74:	and	w9, w9, #0x4
  414c78:	cbz	w9, 414c9c <readlinkat@plt+0x11d6c>
  414c7c:	ldur	x0, [x29, #-32]
  414c80:	bl	473254 <readlinkat@plt+0x70324>
  414c84:	adrp	x8, 47c000 <renameat2@@Base+0x8768>
  414c88:	add	x8, x8, #0x839
  414c8c:	str	x0, [sp, #8]
  414c90:	mov	x0, x8
  414c94:	ldr	x1, [sp, #8]
  414c98:	bl	41460c <readlinkat@plt+0x116dc>
  414c9c:	ldur	x0, [x29, #-32]
  414ca0:	bl	41249c <readlinkat@plt+0xf56c>
  414ca4:	cbz	w0, 414cd8 <readlinkat@plt+0x11da8>
  414ca8:	bl	402e50 <__errno_location@plt>
  414cac:	ldr	w8, [x0]
  414cb0:	cmp	w8, #0x2
  414cb4:	b.eq	414cd8 <readlinkat@plt+0x11da8>  // b.none
  414cb8:	ldur	x0, [x29, #-32]
  414cbc:	bl	473254 <readlinkat@plt+0x70324>
  414cc0:	adrp	x8, 47c000 <renameat2@@Base+0x8768>
  414cc4:	add	x8, x8, #0x824
  414cc8:	str	x0, [sp]
  414ccc:	mov	x0, x8
  414cd0:	ldr	x1, [sp]
  414cd4:	bl	413d88 <readlinkat@plt+0x10e58>
  414cd8:	ldr	x28, [sp, #432]
  414cdc:	ldp	x29, x30, [sp, #416]
  414ce0:	add	sp, sp, #0x1c0
  414ce4:	ret
  414ce8:	sub	sp, sp, #0x30
  414cec:	stp	x29, x30, [sp, #32]
  414cf0:	add	x29, sp, #0x20
  414cf4:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  414cf8:	add	x8, x8, #0xb24
  414cfc:	adrp	x9, 411000 <readlinkat@plt+0xe0d0>
  414d00:	add	x9, x9, #0xaac
  414d04:	adrp	x10, 411000 <readlinkat@plt+0xe0d0>
  414d08:	add	x10, x10, #0xb88
  414d0c:	stur	x0, [x29, #-8]
  414d10:	str	x1, [sp, #16]
  414d14:	ldrb	w11, [x8]
  414d18:	tst	w11, #0x1
  414d1c:	csel	x8, x9, x10, ne  // ne = any
  414d20:	str	x8, [sp, #8]
  414d24:	ldr	x8, [sp, #8]
  414d28:	ldur	x0, [x29, #-8]
  414d2c:	ldr	x1, [sp, #16]
  414d30:	blr	x8
  414d34:	cbnz	w0, 414d44 <readlinkat@plt+0x11e14>
  414d38:	mov	w8, wzr
  414d3c:	str	w8, [sp, #4]
  414d40:	b	414d50 <readlinkat@plt+0x11e20>
  414d44:	bl	402e50 <__errno_location@plt>
  414d48:	ldr	w8, [x0]
  414d4c:	str	w8, [sp, #4]
  414d50:	ldr	w8, [sp, #4]
  414d54:	mov	w0, w8
  414d58:	ldp	x29, x30, [sp, #32]
  414d5c:	add	sp, sp, #0x30
  414d60:	ret
  414d64:	stp	x29, x30, [sp, #-16]!
  414d68:	mov	x29, sp
  414d6c:	adrp	x0, 47c000 <renameat2@@Base+0x8768>
  414d70:	add	x0, x0, #0x9fb
  414d74:	bl	413d88 <readlinkat@plt+0x10e58>
  414d78:	sub	sp, sp, #0x70
  414d7c:	stp	x29, x30, [sp, #96]
  414d80:	add	x29, sp, #0x60
  414d84:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  414d88:	add	x8, x8, #0xa4c
  414d8c:	adrp	x9, 479000 <renameat2@@Base+0x5768>
  414d90:	add	x9, x9, #0x3b5
  414d94:	mov	w10, #0x1                   	// #1
  414d98:	stur	x0, [x29, #-8]
  414d9c:	stur	x1, [x29, #-16]
  414da0:	stur	x2, [x29, #-24]
  414da4:	stur	w3, [x29, #-28]
  414da8:	stur	w4, [x29, #-32]
  414dac:	and	w10, w5, w10
  414db0:	sturb	w10, [x29, #-33]
  414db4:	ldr	w10, [x8]
  414db8:	and	w10, w10, #0x4
  414dbc:	str	x9, [sp, #32]
  414dc0:	cbz	w10, 414e2c <readlinkat@plt+0x11efc>
  414dc4:	ldur	w8, [x29, #-32]
  414dc8:	and	w8, w8, #0xf000
  414dcc:	adrp	x9, 479000 <renameat2@@Base+0x5768>
  414dd0:	add	x9, x9, #0x49a
  414dd4:	cmp	w8, #0xa, lsl #12
  414dd8:	ldr	x10, [sp, #32]
  414ddc:	csel	x1, x10, x9, eq  // eq = none
  414de0:	ldur	x9, [x29, #-8]
  414de4:	mov	w8, wzr
  414de8:	mov	w0, w8
  414dec:	str	x1, [sp, #24]
  414df0:	mov	x1, x9
  414df4:	bl	472f24 <readlinkat@plt+0x6fff4>
  414df8:	ldur	x1, [x29, #-16]
  414dfc:	mov	w8, #0x1                   	// #1
  414e00:	str	x0, [sp, #16]
  414e04:	mov	w0, w8
  414e08:	bl	472f24 <readlinkat@plt+0x6fff4>
  414e0c:	adrp	x9, 47c000 <renameat2@@Base+0x8768>
  414e10:	add	x9, x9, #0x84b
  414e14:	str	x0, [sp, #8]
  414e18:	mov	x0, x9
  414e1c:	ldr	x1, [sp, #24]
  414e20:	ldr	x2, [sp, #16]
  414e24:	ldr	x3, [sp, #8]
  414e28:	bl	41460c <readlinkat@plt+0x116dc>
  414e2c:	ldur	w8, [x29, #-32]
  414e30:	and	w8, w8, #0xf000
  414e34:	cmp	w8, #0xa, lsl #12
  414e38:	b.ne	414eec <readlinkat@plt+0x11fbc>  // b.any
  414e3c:	mov	x0, #0x1001                	// #4097
  414e40:	bl	474684 <renameat2@@Base+0xdec>
  414e44:	str	x0, [sp, #48]
  414e48:	ldur	x0, [x29, #-8]
  414e4c:	ldr	x1, [sp, #48]
  414e50:	mov	x2, #0x1000                	// #4096
  414e54:	bl	4127b4 <readlinkat@plt+0xf884>
  414e58:	str	x0, [sp, #40]
  414e5c:	cmp	x0, #0x0
  414e60:	cset	w8, ge  // ge = tcont
  414e64:	tbnz	w8, #0, 414e7c <readlinkat@plt+0x11f4c>
  414e68:	ldur	x2, [x29, #-8]
  414e6c:	adrp	x0, 47c000 <renameat2@@Base+0x8768>
  414e70:	add	x0, x0, #0x860
  414e74:	ldr	x1, [sp, #32]
  414e78:	bl	413d88 <readlinkat@plt+0x10e58>
  414e7c:	ldr	x8, [sp, #48]
  414e80:	ldr	x9, [sp, #40]
  414e84:	add	x8, x8, x9
  414e88:	mov	w10, #0x0                   	// #0
  414e8c:	strb	w10, [x8]
  414e90:	ldr	x0, [sp, #48]
  414e94:	ldur	x1, [x29, #-16]
  414e98:	bl	412530 <readlinkat@plt+0xf600>
  414e9c:	cbz	w0, 414eb4 <readlinkat@plt+0x11f84>
  414ea0:	ldur	x2, [x29, #-16]
  414ea4:	adrp	x0, 47c000 <renameat2@@Base+0x8768>
  414ea8:	add	x0, x0, #0x811
  414eac:	ldr	x1, [sp, #32]
  414eb0:	bl	413d88 <readlinkat@plt+0x10e58>
  414eb4:	ldur	x8, [x29, #-24]
  414eb8:	cbz	x8, 414ee0 <readlinkat@plt+0x11fb0>
  414ebc:	ldur	x0, [x29, #-16]
  414ec0:	ldur	x1, [x29, #-24]
  414ec4:	bl	411b88 <readlinkat@plt+0xec58>
  414ec8:	cbz	w0, 414ee0 <readlinkat@plt+0x11fb0>
  414ecc:	ldur	x2, [x29, #-16]
  414ed0:	adrp	x0, 47b000 <renameat2@@Base+0x7768>
  414ed4:	add	x0, x0, #0x675
  414ed8:	ldr	x1, [sp, #32]
  414edc:	bl	413d88 <readlinkat@plt+0x10e58>
  414ee0:	ldr	x0, [sp, #48]
  414ee4:	bl	402c30 <free@plt>
  414ee8:	b	414f90 <readlinkat@plt+0x12060>
  414eec:	ldur	w8, [x29, #-32]
  414ef0:	and	w8, w8, #0xf000
  414ef4:	cmp	w8, #0x8, lsl #12
  414ef8:	b.ne	414f00 <readlinkat@plt+0x11fd0>  // b.any
  414efc:	b	414f20 <readlinkat@plt+0x11ff0>
  414f00:	adrp	x0, 47c000 <renameat2@@Base+0x8768>
  414f04:	add	x0, x0, #0x871
  414f08:	adrp	x1, 47c000 <renameat2@@Base+0x8768>
  414f0c:	add	x1, x1, #0x880
  414f10:	mov	w2, #0x273                 	// #627
  414f14:	adrp	x3, 47c000 <renameat2@@Base+0x8768>
  414f18:	add	x3, x3, #0x887
  414f1c:	bl	402e40 <__assert_fail@plt>
  414f20:	ldur	x0, [x29, #-16]
  414f24:	ldur	w8, [x29, #-28]
  414f28:	mov	w9, #0x1                   	// #1
  414f2c:	orr	w1, w9, w8
  414f30:	ldur	w2, [x29, #-32]
  414f34:	ldurb	w8, [x29, #-33]
  414f38:	and	w3, w8, #0x1
  414f3c:	bl	414f9c <readlinkat@plt+0x1206c>
  414f40:	stur	w0, [x29, #-40]
  414f44:	ldur	x0, [x29, #-8]
  414f48:	ldur	w1, [x29, #-40]
  414f4c:	bl	415090 <readlinkat@plt+0x12160>
  414f50:	ldur	x10, [x29, #-24]
  414f54:	cbz	x10, 414f80 <readlinkat@plt+0x12050>
  414f58:	ldur	w0, [x29, #-40]
  414f5c:	ldur	x1, [x29, #-24]
  414f60:	bl	479300 <renameat2@@Base+0x5a68>
  414f64:	cbz	w0, 414f80 <readlinkat@plt+0x12050>
  414f68:	ldur	x2, [x29, #-16]
  414f6c:	adrp	x0, 47b000 <renameat2@@Base+0x7768>
  414f70:	add	x0, x0, #0x675
  414f74:	adrp	x1, 479000 <renameat2@@Base+0x5768>
  414f78:	add	x1, x1, #0x49a
  414f7c:	bl	413d88 <readlinkat@plt+0x10e58>
  414f80:	ldur	w0, [x29, #-40]
  414f84:	bl	402ae0 <close@plt>
  414f88:	cbz	w0, 414f90 <readlinkat@plt+0x12060>
  414f8c:	bl	41516c <readlinkat@plt+0x1223c>
  414f90:	ldp	x29, x30, [sp, #96]
  414f94:	add	sp, sp, #0x70
  414f98:	ret
  414f9c:	sub	sp, sp, #0x40
  414fa0:	stp	x29, x30, [sp, #48]
  414fa4:	add	x29, sp, #0x30
  414fa8:	mov	w8, wzr
  414fac:	mov	w9, #0x2                   	// #2
  414fb0:	mov	w10, #0xffffffb6            	// #-74
  414fb4:	stur	x0, [x29, #-8]
  414fb8:	stur	w1, [x29, #-12]
  414fbc:	stur	w2, [x29, #-16]
  414fc0:	and	w11, w3, #0x1
  414fc4:	sturb	w11, [x29, #-17]
  414fc8:	ldurb	w11, [x29, #-17]
  414fcc:	tst	w11, #0x1
  414fd0:	csel	w8, w8, w9, ne  // ne = any
  414fd4:	str	w8, [sp, #24]
  414fd8:	ldur	w8, [x29, #-16]
  414fdc:	orr	w8, w8, #0x180
  414fe0:	stur	w8, [x29, #-16]
  414fe4:	ldur	w8, [x29, #-16]
  414fe8:	and	w8, w8, w10
  414fec:	stur	w8, [x29, #-16]
  414ff0:	ldur	x0, [x29, #-8]
  414ff4:	ldur	w8, [x29, #-12]
  414ff8:	mov	w9, #0x240                 	// #576
  414ffc:	orr	w1, w9, w8
  415000:	ldur	w2, [x29, #-16]
  415004:	bl	411bb8 <readlinkat@plt+0xec88>
  415008:	str	w0, [sp, #20]
  41500c:	ldr	w8, [sp, #20]
  415010:	cmp	w8, #0x0
  415014:	cset	w8, ge  // ge = tcont
  415018:	tbnz	w8, #0, 415070 <readlinkat@plt+0x12140>
  41501c:	bl	402e50 <__errno_location@plt>
  415020:	ldr	w8, [x0]
  415024:	ldr	w9, [sp, #24]
  415028:	cmp	w8, w9
  41502c:	b.eq	415050 <readlinkat@plt+0x12120>  // b.none
  415030:	ldur	x0, [x29, #-8]
  415034:	bl	473254 <readlinkat@plt+0x70324>
  415038:	adrp	x8, 47b000 <renameat2@@Base+0x7768>
  41503c:	add	x8, x8, #0x642
  415040:	str	x0, [sp]
  415044:	mov	x0, x8
  415048:	ldr	x1, [sp]
  41504c:	bl	413d88 <readlinkat@plt+0x10e58>
  415050:	ldur	x0, [x29, #-8]
  415054:	bl	474998 <renameat2@@Base+0x1100>
  415058:	str	x0, [sp, #8]
  41505c:	ldr	x0, [sp, #8]
  415060:	bl	41471c <readlinkat@plt+0x117ec>
  415064:	ldr	x0, [sp, #8]
  415068:	bl	402c30 <free@plt>
  41506c:	str	wzr, [sp, #24]
  415070:	ldr	w8, [sp, #20]
  415074:	cmp	w8, #0x0
  415078:	cset	w8, lt  // lt = tstop
  41507c:	tbnz	w8, #0, 414ff0 <readlinkat@plt+0x120c0>
  415080:	ldr	w0, [sp, #20]
  415084:	ldp	x29, x30, [sp, #48]
  415088:	add	sp, sp, #0x40
  41508c:	ret
  415090:	sub	sp, sp, #0x30
  415094:	stp	x29, x30, [sp, #32]
  415098:	add	x29, sp, #0x20
  41509c:	mov	w8, wzr
  4150a0:	stur	x0, [x29, #-8]
  4150a4:	stur	w1, [x29, #-12]
  4150a8:	ldur	x0, [x29, #-8]
  4150ac:	mov	w1, w8
  4150b0:	mov	w2, w8
  4150b4:	bl	411bb8 <readlinkat@plt+0xec88>
  4150b8:	str	w0, [sp, #16]
  4150bc:	cmp	w0, #0x0
  4150c0:	cset	w8, ge  // ge = tcont
  4150c4:	tbnz	w8, #0, 4150e8 <readlinkat@plt+0x121b8>
  4150c8:	ldur	x0, [x29, #-8]
  4150cc:	bl	473254 <readlinkat@plt+0x70324>
  4150d0:	adrp	x8, 47c000 <renameat2@@Base+0x8768>
  4150d4:	add	x8, x8, #0x7fc
  4150d8:	str	x0, [sp]
  4150dc:	mov	x0, x8
  4150e0:	ldr	x1, [sp]
  4150e4:	bl	413d88 <readlinkat@plt+0x10e58>
  4150e8:	ldr	w0, [sp, #16]
  4150ec:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4150f0:	add	x8, x8, #0xb10
  4150f4:	ldr	x1, [x8]
  4150f8:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4150fc:	add	x8, x8, #0xb50
  415100:	ldr	x2, [x8]
  415104:	bl	402d70 <read@plt>
  415108:	str	x0, [sp, #8]
  41510c:	cbz	x0, 415150 <readlinkat@plt+0x12220>
  415110:	ldr	x8, [sp, #8]
  415114:	mov	x9, #0xffffffffffffffff    	// #-1
  415118:	cmp	x8, x9
  41511c:	b.ne	415124 <readlinkat@plt+0x121f4>  // b.any
  415120:	bl	414d64 <readlinkat@plt+0x11e34>
  415124:	ldur	w0, [x29, #-12]
  415128:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  41512c:	add	x8, x8, #0xb10
  415130:	ldr	x1, [x8]
  415134:	ldr	x2, [sp, #8]
  415138:	bl	41b830 <readlinkat@plt+0x18900>
  41513c:	ldr	x8, [sp, #8]
  415140:	cmp	x0, x8
  415144:	b.eq	41514c <readlinkat@plt+0x1221c>  // b.none
  415148:	bl	41516c <readlinkat@plt+0x1223c>
  41514c:	b	4150e8 <readlinkat@plt+0x121b8>
  415150:	ldr	w0, [sp, #16]
  415154:	bl	402ae0 <close@plt>
  415158:	cbz	w0, 415160 <readlinkat@plt+0x12230>
  41515c:	bl	414d64 <readlinkat@plt+0x11e34>
  415160:	ldp	x29, x30, [sp, #32]
  415164:	add	sp, sp, #0x30
  415168:	ret
  41516c:	stp	x29, x30, [sp, #-16]!
  415170:	mov	x29, sp
  415174:	adrp	x0, 47c000 <renameat2@@Base+0x8768>
  415178:	add	x0, x0, #0xa06
  41517c:	bl	413d88 <readlinkat@plt+0x10e58>
  415180:	sub	sp, sp, #0x30
  415184:	stp	x29, x30, [sp, #32]
  415188:	add	x29, sp, #0x20
  41518c:	mov	w8, #0x401                 	// #1025
  415190:	mov	w9, wzr
  415194:	stur	x0, [x29, #-8]
  415198:	str	x1, [sp, #16]
  41519c:	ldr	x0, [sp, #16]
  4151a0:	mov	w1, w8
  4151a4:	mov	w2, w9
  4151a8:	bl	411bb8 <readlinkat@plt+0xec88>
  4151ac:	str	w0, [sp, #12]
  4151b0:	cmp	w0, #0x0
  4151b4:	cset	w8, ge  // ge = tcont
  4151b8:	tbnz	w8, #0, 4151dc <readlinkat@plt+0x122ac>
  4151bc:	ldr	x0, [sp, #16]
  4151c0:	bl	473254 <readlinkat@plt+0x70324>
  4151c4:	adrp	x8, 47c000 <renameat2@@Base+0x8768>
  4151c8:	add	x8, x8, #0x7fc
  4151cc:	str	x0, [sp]
  4151d0:	mov	x0, x8
  4151d4:	ldr	x1, [sp]
  4151d8:	bl	413d88 <readlinkat@plt+0x10e58>
  4151dc:	ldur	x0, [x29, #-8]
  4151e0:	ldr	w1, [sp, #12]
  4151e4:	bl	415090 <readlinkat@plt+0x12160>
  4151e8:	ldr	w0, [sp, #12]
  4151ec:	bl	402ae0 <close@plt>
  4151f0:	cbz	w0, 4151f8 <readlinkat@plt+0x122c8>
  4151f4:	bl	41516c <readlinkat@plt+0x1223c>
  4151f8:	ldp	x29, x30, [sp, #32]
  4151fc:	add	sp, sp, #0x30
  415200:	ret
  415204:	sub	sp, sp, #0x1b0
  415208:	stp	x29, x30, [sp, #400]
  41520c:	str	x28, [sp, #416]
  415210:	add	x29, sp, #0x190
  415214:	adrp	x8, 47c000 <renameat2@@Base+0x8768>
  415218:	add	x8, x8, #0x8d5
  41521c:	adrp	x9, 47a000 <renameat2@@Base+0x6768>
  415220:	add	x9, x9, #0x4c8
  415224:	mov	x10, #0x7                   	// #7
  415228:	mov	x11, xzr
  41522c:	mov	x12, #0x2                   	// #2
  415230:	adrp	x13, 47c000 <renameat2@@Base+0x8768>
  415234:	add	x13, x13, #0x8d8
  415238:	adrp	x14, 47c000 <renameat2@@Base+0x8768>
  41523c:	add	x14, x14, #0x8dc
  415240:	adrp	x15, 47c000 <renameat2@@Base+0x8768>
  415244:	add	x15, x15, #0x63c
  415248:	sub	x16, x29, #0xa8
  41524c:	stur	x0, [x29, #-8]
  415250:	and	w17, w1, #0x1
  415254:	sturb	w17, [x29, #-9]
  415258:	stur	x2, [x29, #-24]
  41525c:	stur	x3, [x29, #-32]
  415260:	stur	x4, [x29, #-40]
  415264:	ldur	x0, [x29, #-8]
  415268:	str	x8, [sp, #88]
  41526c:	str	x9, [sp, #80]
  415270:	str	x10, [sp, #72]
  415274:	str	x11, [sp, #64]
  415278:	str	x12, [sp, #56]
  41527c:	str	x13, [sp, #48]
  415280:	str	x14, [sp, #40]
  415284:	str	x15, [sp, #32]
  415288:	str	x16, [sp, #24]
  41528c:	bl	41b4a8 <readlinkat@plt+0x18578>
  415290:	stur	x0, [x29, #-176]
  415294:	ldur	x0, [x29, #-8]
  415298:	bl	41b4e0 <readlinkat@plt+0x185b0>
  41529c:	stur	x0, [x29, #-184]
  4152a0:	ldur	x8, [x29, #-8]
  4152a4:	ldrb	w17, [x8]
  4152a8:	cmp	w17, #0x2d
  4152ac:	ldr	x8, [sp, #88]
  4152b0:	ldr	x9, [sp, #80]
  4152b4:	csel	x10, x8, x9, eq  // eq = none
  4152b8:	stur	x10, [x29, #-192]
  4152bc:	ldur	x0, [x29, #-176]
  4152c0:	bl	402780 <strlen@plt>
  4152c4:	add	x8, x0, #0x1
  4152c8:	str	x8, [sp, #200]
  4152cc:	ldr	x8, [sp, #72]
  4152d0:	str	x8, [sp, #192]
  4152d4:	ldr	x9, [sp, #200]
  4152d8:	ldur	x0, [x29, #-184]
  4152dc:	str	x9, [sp, #16]
  4152e0:	bl	402780 <strlen@plt>
  4152e4:	ldr	x8, [sp, #16]
  4152e8:	add	x9, x8, x0
  4152ec:	ldr	x10, [sp, #192]
  4152f0:	add	x9, x9, x10
  4152f4:	add	x9, x9, #0x1
  4152f8:	str	x9, [sp, #184]
  4152fc:	ldur	x1, [x29, #-176]
  415300:	ldr	x0, [sp, #64]
  415304:	bl	4158d4 <readlinkat@plt+0x129a4>
  415308:	ldur	x1, [x29, #-184]
  41530c:	ldr	x8, [sp, #64]
  415310:	str	x0, [sp, #8]
  415314:	mov	x0, x8
  415318:	bl	4158d4 <readlinkat@plt+0x129a4>
  41531c:	ldr	x8, [sp, #8]
  415320:	add	x9, x8, x0
  415324:	str	x9, [sp, #176]
  415328:	ldr	x9, [sp, #176]
  41532c:	add	x9, x9, #0x17
  415330:	ldr	x10, [sp, #192]
  415334:	add	x9, x9, x10
  415338:	str	x9, [sp, #168]
  41533c:	ldr	x9, [sp, #176]
  415340:	ldr	x10, [sp, #56]
  415344:	mul	x9, x10, x9
  415348:	add	x9, x9, #0x1c
  41534c:	ldr	x11, [sp, #192]
  415350:	add	x9, x9, x11
  415354:	str	x9, [sp, #160]
  415358:	ldr	x0, [sp, #184]
  41535c:	bl	474684 <renameat2@@Base+0xdec>
  415360:	str	x0, [sp, #152]
  415364:	ldr	x8, [sp, #64]
  415368:	str	x8, [sp, #144]
  41536c:	ldr	x0, [sp, #152]
  415370:	ldur	x2, [x29, #-176]
  415374:	ldr	x1, [sp, #48]
  415378:	bl	402870 <sprintf@plt>
  41537c:	ldr	x8, [sp, #152]
  415380:	ldr	x9, [sp, #200]
  415384:	add	x8, x8, x9
  415388:	ldur	x2, [x29, #-184]
  41538c:	mov	x0, x8
  415390:	ldr	x1, [sp, #40]
  415394:	ldr	x3, [sp, #32]
  415398:	bl	402870 <sprintf@plt>
  41539c:	ldr	x8, [sp, #152]
  4153a0:	mov	x0, x8
  4153a4:	ldr	x1, [sp, #24]
  4153a8:	bl	411aac <readlinkat@plt+0xeb7c>
  4153ac:	cbz	w0, 415418 <readlinkat@plt+0x124e8>
  4153b0:	ldr	x8, [sp, #152]
  4153b4:	ldr	x9, [sp, #200]
  4153b8:	add	x0, x8, x9
  4153bc:	ldur	x2, [x29, #-184]
  4153c0:	adrp	x1, 47c000 <renameat2@@Base+0x8768>
  4153c4:	add	x1, x1, #0x8e5
  4153c8:	bl	402870 <sprintf@plt>
  4153cc:	ldr	x8, [sp, #152]
  4153d0:	mov	x0, x8
  4153d4:	sub	x1, x29, #0xa8
  4153d8:	bl	411aac <readlinkat@plt+0xeb7c>
  4153dc:	cbz	w0, 415418 <readlinkat@plt+0x124e8>
  4153e0:	ldr	x8, [sp, #152]
  4153e4:	ldr	x9, [sp, #200]
  4153e8:	add	x0, x8, x9
  4153ec:	ldur	x2, [x29, #-184]
  4153f0:	adrp	x1, 47b000 <renameat2@@Base+0x7768>
  4153f4:	add	x1, x1, #0xff1
  4153f8:	adrp	x3, 47c000 <renameat2@@Base+0x8768>
  4153fc:	add	x3, x3, #0x63c
  415400:	bl	402870 <sprintf@plt>
  415404:	ldr	x8, [sp, #152]
  415408:	mov	x0, x8
  41540c:	sub	x1, x29, #0xa8
  415410:	bl	411aac <readlinkat@plt+0xeb7c>
  415414:	cbnz	w0, 41555c <readlinkat@plt+0x1262c>
  415418:	ldur	x8, [x29, #-24]
  41541c:	cbz	x8, 415448 <readlinkat@plt+0x12518>
  415420:	ldur	x8, [x29, #-24]
  415424:	ldr	x8, [x8]
  415428:	ldur	x9, [x29, #-168]
  41542c:	cmp	x8, x9
  415430:	b.ne	415448 <readlinkat@plt+0x12518>  // b.any
  415434:	ldur	x8, [x29, #-24]
  415438:	ldr	x8, [x8, #8]
  41543c:	ldur	x9, [x29, #-160]
  415440:	cmp	x8, x9
  415444:	b.eq	41555c <readlinkat@plt+0x1262c>  // b.none
  415448:	ldur	x8, [x29, #-32]
  41544c:	cbz	x8, 4154c8 <readlinkat@plt+0x12598>
  415450:	ldr	x0, [sp, #168]
  415454:	bl	474684 <renameat2@@Base+0xdec>
  415458:	ldur	x8, [x29, #-32]
  41545c:	str	x0, [x8]
  415460:	str	x0, [sp, #136]
  415464:	ldr	x0, [sp, #136]
  415468:	ldurb	w9, [x29, #-9]
  41546c:	adrp	x8, 47c000 <renameat2@@Base+0x8768>
  415470:	add	x8, x8, #0x645
  415474:	adrp	x10, 47c000 <renameat2@@Base+0x8768>
  415478:	add	x10, x10, #0x63f
  41547c:	tst	w9, #0x1
  415480:	csel	x1, x10, x8, ne  // ne = any
  415484:	ldur	x2, [x29, #-192]
  415488:	bl	402870 <sprintf@plt>
  41548c:	ldr	x8, [sp, #136]
  415490:	mov	x0, x8
  415494:	bl	402780 <strlen@plt>
  415498:	ldr	x8, [sp, #136]
  41549c:	add	x8, x8, x0
  4154a0:	str	x8, [sp, #136]
  4154a4:	ldr	x0, [sp, #136]
  4154a8:	ldur	x1, [x29, #-8]
  4154ac:	bl	4158d4 <readlinkat@plt+0x129a4>
  4154b0:	ldr	x8, [sp, #136]
  4154b4:	add	x8, x8, x0
  4154b8:	str	x8, [sp, #136]
  4154bc:	ldr	x8, [sp, #136]
  4154c0:	mov	w9, #0x0                   	// #0
  4154c4:	strb	w9, [x8]
  4154c8:	ldur	x8, [x29, #-40]
  4154cc:	cbz	x8, 41554c <readlinkat@plt+0x1261c>
  4154d0:	ldr	x0, [sp, #160]
  4154d4:	bl	474684 <renameat2@@Base+0xdec>
  4154d8:	ldur	x8, [x29, #-40]
  4154dc:	str	x0, [x8]
  4154e0:	str	x0, [sp, #128]
  4154e4:	ldr	x0, [sp, #128]
  4154e8:	ldur	x2, [x29, #-192]
  4154ec:	adrp	x1, 47c000 <renameat2@@Base+0x8768>
  4154f0:	add	x1, x1, #0x64e
  4154f4:	bl	402870 <sprintf@plt>
  4154f8:	ldr	x8, [sp, #128]
  4154fc:	mov	x0, x8
  415500:	bl	402780 <strlen@plt>
  415504:	ldr	x8, [sp, #128]
  415508:	add	x8, x8, x0
  41550c:	str	x8, [sp, #128]
  415510:	ldr	x0, [sp, #128]
  415514:	ldur	x1, [x29, #-8]
  415518:	bl	4158d4 <readlinkat@plt+0x129a4>
  41551c:	ldr	x8, [sp, #128]
  415520:	add	x8, x8, x0
  415524:	str	x8, [sp, #128]
  415528:	ldr	x8, [sp, #128]
  41552c:	add	x9, x8, #0x1
  415530:	str	x9, [sp, #128]
  415534:	mov	w10, #0x3e                  	// #62
  415538:	strb	w10, [x8]
  41553c:	ldr	x0, [sp, #128]
  415540:	adrp	x1, 47c000 <renameat2@@Base+0x8768>
  415544:	add	x1, x1, #0x659
  415548:	bl	402d20 <strcpy@plt>
  41554c:	adrp	x8, 47c000 <renameat2@@Base+0x8768>
  415550:	add	x8, x8, #0x8ec
  415554:	str	x8, [sp, #144]
  415558:	b	4158a8 <readlinkat@plt+0x12978>
  41555c:	ldr	x8, [sp, #152]
  415560:	ldr	x9, [sp, #200]
  415564:	add	x0, x8, x9
  415568:	ldur	x3, [x29, #-184]
  41556c:	adrp	x1, 47c000 <renameat2@@Base+0x8768>
  415570:	add	x1, x1, #0x8f0
  415574:	adrp	x2, 47c000 <renameat2@@Base+0x8768>
  415578:	add	x2, x2, #0x663
  41557c:	bl	402870 <sprintf@plt>
  415580:	ldr	x8, [sp, #152]
  415584:	mov	x0, x8
  415588:	sub	x1, x29, #0xa8
  41558c:	bl	411aac <readlinkat@plt+0xeb7c>
  415590:	cbz	w0, 4155cc <readlinkat@plt+0x1269c>
  415594:	ldr	x8, [sp, #152]
  415598:	ldr	x9, [sp, #200]
  41559c:	add	x0, x8, x9
  4155a0:	ldur	x3, [x29, #-184]
  4155a4:	adrp	x1, 47b000 <renameat2@@Base+0x7768>
  4155a8:	add	x1, x1, #0xff1
  4155ac:	adrp	x2, 47c000 <renameat2@@Base+0x8768>
  4155b0:	add	x2, x2, #0x663
  4155b4:	bl	402870 <sprintf@plt>
  4155b8:	ldr	x8, [sp, #152]
  4155bc:	mov	x0, x8
  4155c0:	sub	x1, x29, #0xa8
  4155c4:	bl	411aac <readlinkat@plt+0xeb7c>
  4155c8:	cbnz	w0, 415714 <readlinkat@plt+0x127e4>
  4155cc:	ldur	x8, [x29, #-32]
  4155d0:	cbz	x8, 415648 <readlinkat@plt+0x12718>
  4155d4:	ldr	x0, [sp, #168]
  4155d8:	bl	474684 <renameat2@@Base+0xdec>
  4155dc:	ldur	x8, [x29, #-32]
  4155e0:	str	x0, [x8]
  4155e4:	str	x0, [sp, #120]
  4155e8:	ldr	x0, [sp, #120]
  4155ec:	ldurb	w9, [x29, #-9]
  4155f0:	adrp	x8, 47c000 <renameat2@@Base+0x8768>
  4155f4:	add	x8, x8, #0x66b
  4155f8:	adrp	x10, 47c000 <renameat2@@Base+0x8768>
  4155fc:	add	x10, x10, #0x666
  415600:	tst	w9, #0x1
  415604:	csel	x1, x10, x8, ne  // ne = any
  415608:	bl	402870 <sprintf@plt>
  41560c:	ldr	x8, [sp, #120]
  415610:	mov	x0, x8
  415614:	bl	402780 <strlen@plt>
  415618:	ldr	x8, [sp, #120]
  41561c:	add	x8, x8, x0
  415620:	str	x8, [sp, #120]
  415624:	ldr	x0, [sp, #120]
  415628:	ldr	x1, [sp, #152]
  41562c:	bl	4158d4 <readlinkat@plt+0x129a4>
  415630:	ldr	x8, [sp, #120]
  415634:	add	x8, x8, x0
  415638:	str	x8, [sp, #120]
  41563c:	ldr	x8, [sp, #120]
  415640:	mov	w9, #0x0                   	// #0
  415644:	strb	w9, [x8]
  415648:	ldur	x8, [x29, #-40]
  41564c:	cbz	x8, 415704 <readlinkat@plt+0x127d4>
  415650:	ldr	x0, [sp, #160]
  415654:	bl	474684 <renameat2@@Base+0xdec>
  415658:	ldur	x8, [x29, #-40]
  41565c:	str	x0, [x8]
  415660:	str	x0, [sp, #112]
  415664:	ldr	x0, [sp, #112]
  415668:	adrp	x1, 47c000 <renameat2@@Base+0x8768>
  41566c:	add	x1, x1, #0x673
  415670:	bl	402d20 <strcpy@plt>
  415674:	ldr	x8, [sp, #112]
  415678:	add	x8, x8, #0x7
  41567c:	str	x8, [sp, #112]
  415680:	ldr	x8, [sp, #112]
  415684:	ldr	x1, [sp, #152]
  415688:	mov	x0, x8
  41568c:	bl	4158d4 <readlinkat@plt+0x129a4>
  415690:	ldr	x8, [sp, #112]
  415694:	add	x8, x8, x0
  415698:	str	x8, [sp, #112]
  41569c:	ldr	x0, [sp, #112]
  4156a0:	ldur	x2, [x29, #-192]
  4156a4:	adrp	x1, 47c000 <renameat2@@Base+0x8768>
  4156a8:	add	x1, x1, #0x67b
  4156ac:	bl	402870 <sprintf@plt>
  4156b0:	ldr	x8, [sp, #112]
  4156b4:	mov	x0, x8
  4156b8:	bl	402780 <strlen@plt>
  4156bc:	ldr	x8, [sp, #112]
  4156c0:	add	x8, x8, x0
  4156c4:	str	x8, [sp, #112]
  4156c8:	ldr	x0, [sp, #112]
  4156cc:	ldur	x1, [x29, #-8]
  4156d0:	bl	4158d4 <readlinkat@plt+0x129a4>
  4156d4:	ldr	x8, [sp, #112]
  4156d8:	add	x8, x8, x0
  4156dc:	str	x8, [sp, #112]
  4156e0:	ldr	x8, [sp, #112]
  4156e4:	add	x9, x8, #0x1
  4156e8:	str	x9, [sp, #112]
  4156ec:	mov	w10, #0x3e                  	// #62
  4156f0:	strb	w10, [x8]
  4156f4:	ldr	x0, [sp, #112]
  4156f8:	adrp	x1, 47c000 <renameat2@@Base+0x8768>
  4156fc:	add	x1, x1, #0x659
  415700:	bl	402d20 <strcpy@plt>
  415704:	adrp	x8, 47c000 <renameat2@@Base+0x8768>
  415708:	add	x8, x8, #0x8fa
  41570c:	str	x8, [sp, #144]
  415710:	b	4158a8 <readlinkat@plt+0x12978>
  415714:	ldurb	w8, [x29, #-9]
  415718:	tbnz	w8, #0, 4157e8 <readlinkat@plt+0x128b8>
  41571c:	ldur	x8, [x29, #-24]
  415720:	cbz	x8, 4157e8 <readlinkat@plt+0x128b8>
  415724:	ldr	x8, [sp, #152]
  415728:	ldr	x9, [sp, #200]
  41572c:	add	x0, x8, x9
  415730:	ldur	x2, [x29, #-184]
  415734:	adrp	x1, 47c000 <renameat2@@Base+0x8768>
  415738:	add	x1, x1, #0x8ff
  41573c:	bl	402870 <sprintf@plt>
  415740:	ldr	x8, [sp, #152]
  415744:	mov	x0, x8
  415748:	sub	x1, x29, #0xa8
  41574c:	bl	411aac <readlinkat@plt+0xeb7c>
  415750:	cbnz	w0, 4157e8 <readlinkat@plt+0x128b8>
  415754:	ldur	w8, [x29, #-152]
  415758:	and	w8, w8, #0xf000
  41575c:	cmp	w8, #0x4, lsl #12
  415760:	b.ne	4157e8 <readlinkat@plt+0x128b8>  // b.any
  415764:	ldur	x8, [x29, #-32]
  415768:	cbz	x8, 4157c4 <readlinkat@plt+0x12894>
  41576c:	ldr	x0, [sp, #168]
  415770:	bl	474684 <renameat2@@Base+0xdec>
  415774:	ldur	x8, [x29, #-32]
  415778:	str	x0, [x8]
  41577c:	str	x0, [sp, #104]
  415780:	ldr	x0, [sp, #104]
  415784:	adrp	x1, 47c000 <renameat2@@Base+0x8768>
  415788:	add	x1, x1, #0x686
  41578c:	bl	402d20 <strcpy@plt>
  415790:	ldr	x8, [sp, #104]
  415794:	add	x8, x8, #0x16
  415798:	str	x8, [sp, #104]
  41579c:	ldr	x8, [sp, #104]
  4157a0:	ldur	x1, [x29, #-8]
  4157a4:	mov	x0, x8
  4157a8:	bl	4158d4 <readlinkat@plt+0x129a4>
  4157ac:	ldr	x8, [sp, #104]
  4157b0:	add	x8, x8, x0
  4157b4:	str	x8, [sp, #104]
  4157b8:	ldr	x8, [sp, #104]
  4157bc:	mov	w9, #0x0                   	// #0
  4157c0:	strb	w9, [x8]
  4157c4:	ldur	x8, [x29, #-40]
  4157c8:	cbz	x8, 4157d8 <readlinkat@plt+0x128a8>
  4157cc:	ldur	x8, [x29, #-40]
  4157d0:	mov	x9, xzr
  4157d4:	str	x9, [x8]
  4157d8:	adrp	x8, 47c000 <renameat2@@Base+0x8768>
  4157dc:	add	x8, x8, #0x904
  4157e0:	str	x8, [sp, #144]
  4157e4:	b	4158a8 <readlinkat@plt+0x12978>
  4157e8:	ldurb	w8, [x29, #-9]
  4157ec:	tbnz	w8, #0, 4158a8 <readlinkat@plt+0x12978>
  4157f0:	ldur	x8, [x29, #-24]
  4157f4:	cbz	x8, 4158a8 <readlinkat@plt+0x12978>
  4157f8:	adrp	x0, 47c000 <renameat2@@Base+0x8768>
  4157fc:	add	x0, x0, #0x90e
  415800:	bl	402e70 <getenv@plt>
  415804:	cbnz	x0, 415828 <readlinkat@plt+0x128f8>
  415808:	adrp	x0, 47c000 <renameat2@@Base+0x8768>
  41580c:	add	x0, x0, #0x915
  415810:	bl	402e70 <getenv@plt>
  415814:	cbnz	x0, 415828 <readlinkat@plt+0x128f8>
  415818:	adrp	x0, 47c000 <renameat2@@Base+0x8768>
  41581c:	add	x0, x0, #0x91c
  415820:	bl	402e70 <getenv@plt>
  415824:	cbz	x0, 4158a8 <readlinkat@plt+0x12978>
  415828:	ldur	x8, [x29, #-32]
  41582c:	cbz	x8, 415888 <readlinkat@plt+0x12958>
  415830:	ldr	x0, [sp, #168]
  415834:	bl	474684 <renameat2@@Base+0xdec>
  415838:	ldur	x8, [x29, #-32]
  41583c:	str	x0, [x8]
  415840:	str	x0, [sp, #96]
  415844:	ldr	x0, [sp, #96]
  415848:	adrp	x1, 47c000 <renameat2@@Base+0x8768>
  41584c:	add	x1, x1, #0x69d
  415850:	bl	402d20 <strcpy@plt>
  415854:	ldr	x8, [sp, #96]
  415858:	add	x8, x8, #0x8
  41585c:	str	x8, [sp, #96]
  415860:	ldr	x8, [sp, #96]
  415864:	ldur	x1, [x29, #-8]
  415868:	mov	x0, x8
  41586c:	bl	4158d4 <readlinkat@plt+0x129a4>
  415870:	ldr	x8, [sp, #96]
  415874:	add	x8, x8, x0
  415878:	str	x8, [sp, #96]
  41587c:	ldr	x8, [sp, #96]
  415880:	mov	w9, #0x0                   	// #0
  415884:	strb	w9, [x8]
  415888:	ldur	x8, [x29, #-40]
  41588c:	cbz	x8, 41589c <readlinkat@plt+0x1296c>
  415890:	ldur	x8, [x29, #-40]
  415894:	mov	x9, xzr
  415898:	str	x9, [x8]
  41589c:	adrp	x8, 47c000 <renameat2@@Base+0x8768>
  4158a0:	add	x8, x8, #0x925
  4158a4:	str	x8, [sp, #144]
  4158a8:	ldr	x0, [sp, #152]
  4158ac:	bl	402c30 <free@plt>
  4158b0:	ldur	x0, [x29, #-184]
  4158b4:	bl	402c30 <free@plt>
  4158b8:	ldur	x0, [x29, #-176]
  4158bc:	bl	402c30 <free@plt>
  4158c0:	ldr	x0, [sp, #144]
  4158c4:	ldr	x28, [sp, #416]
  4158c8:	ldp	x29, x30, [sp, #400]
  4158cc:	add	sp, sp, #0x1b0
  4158d0:	ret
  4158d4:	sub	sp, sp, #0x30
  4158d8:	stp	x29, x30, [sp, #32]
  4158dc:	add	x29, sp, #0x20
  4158e0:	mov	w8, #0x1                   	// #1
  4158e4:	stur	x0, [x29, #-8]
  4158e8:	str	x1, [sp, #16]
  4158ec:	ldr	x1, [sp, #16]
  4158f0:	mov	w0, w8
  4158f4:	bl	4733a4 <readlinkat@plt+0x70474>
  4158f8:	str	x0, [sp, #8]
  4158fc:	ldr	x0, [sp, #8]
  415900:	bl	402780 <strlen@plt>
  415904:	str	x0, [sp]
  415908:	ldur	x9, [x29, #-8]
  41590c:	cbz	x9, 415924 <readlinkat@plt+0x129f4>
  415910:	ldur	x0, [x29, #-8]
  415914:	ldr	x1, [sp, #8]
  415918:	ldr	x8, [sp]
  41591c:	add	x2, x8, #0x1
  415920:	bl	402760 <memcpy@plt>
  415924:	ldr	x0, [sp]
  415928:	ldp	x29, x30, [sp, #32]
  41592c:	add	sp, sp, #0x30
  415930:	ret
  415934:	sub	sp, sp, #0x70
  415938:	stp	x29, x30, [sp, #96]
  41593c:	add	x29, sp, #0x60
  415940:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  415944:	add	x8, x8, #0xa74
  415948:	stur	x0, [x29, #-16]
  41594c:	stur	x1, [x29, #-24]
  415950:	mov	w9, #0x1                   	// #1
  415954:	and	w9, w2, w9
  415958:	sturb	w9, [x29, #-25]
  41595c:	and	w9, w3, #0x1
  415960:	sturb	w9, [x29, #-26]
  415964:	stur	x4, [x29, #-40]
  415968:	str	x5, [sp, #48]
  41596c:	ldr	w9, [x8]
  415970:	cmp	w9, #0x0
  415974:	cset	w9, ge  // ge = tcont
  415978:	tbnz	w9, #0, 4159e4 <readlinkat@plt+0x12ab4>
  41597c:	ldur	x0, [x29, #-16]
  415980:	bl	473254 <readlinkat@plt+0x70324>
  415984:	ldur	x2, [x29, #-24]
  415988:	ldurb	w8, [x29, #-26]
  41598c:	adrp	x9, 47c000 <renameat2@@Base+0x8768>
  415990:	add	x9, x9, #0x94a
  415994:	adrp	x10, 47a000 <renameat2@@Base+0x6768>
  415998:	add	x10, x10, #0x4c8
  41599c:	tst	w8, #0x1
  4159a0:	csel	x3, x10, x9, ne  // ne = any
  4159a4:	adrp	x9, 47c000 <renameat2@@Base+0x8768>
  4159a8:	add	x9, x9, #0x92e
  4159ac:	str	x0, [sp, #40]
  4159b0:	mov	x0, x9
  4159b4:	ldr	x1, [sp, #40]
  4159b8:	bl	415afc <readlinkat@plt+0x12bcc>
  4159bc:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4159c0:	add	x9, x9, #0xb10
  4159c4:	ldr	x9, [x9]
  4159c8:	ldrb	w8, [x9]
  4159cc:	cmp	w8, #0x6e
  4159d0:	b.ne	4159e4 <readlinkat@plt+0x12ab4>  // b.any
  4159d4:	mov	w8, wzr
  4159d8:	and	w8, w8, #0x1
  4159dc:	sturb	w8, [x29, #-1]
  4159e0:	b	415ae8 <readlinkat@plt+0x12bb8>
  4159e4:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4159e8:	add	x8, x8, #0xa59
  4159ec:	ldrb	w9, [x8]
  4159f0:	tbnz	w9, #0, 4159f8 <readlinkat@plt+0x12ac8>
  4159f4:	b	415a28 <readlinkat@plt+0x12af8>
  4159f8:	ldurb	w8, [x29, #-25]
  4159fc:	tbnz	w8, #0, 415a24 <readlinkat@plt+0x12af4>
  415a00:	ldur	x0, [x29, #-16]
  415a04:	bl	473254 <readlinkat@plt+0x70324>
  415a08:	ldur	x2, [x29, #-40]
  415a0c:	adrp	x8, 47c000 <renameat2@@Base+0x8768>
  415a10:	add	x8, x8, #0x955
  415a14:	str	x0, [sp, #32]
  415a18:	mov	x0, x8
  415a1c:	ldr	x1, [sp, #32]
  415a20:	bl	4144f8 <readlinkat@plt+0x115c8>
  415a24:	b	415adc <readlinkat@plt+0x12bac>
  415a28:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  415a2c:	add	x8, x8, #0xa24
  415a30:	ldr	w9, [x8]
  415a34:	cmp	w9, #0x2
  415a38:	b.ne	415a7c <readlinkat@plt+0x12b4c>  // b.any
  415a3c:	ldur	x0, [x29, #-16]
  415a40:	bl	473254 <readlinkat@plt+0x70324>
  415a44:	ldur	x2, [x29, #-24]
  415a48:	ldurb	w8, [x29, #-26]
  415a4c:	adrp	x9, 47c000 <renameat2@@Base+0x8768>
  415a50:	add	x9, x9, #0x94a
  415a54:	adrp	x10, 47a000 <renameat2@@Base+0x6768>
  415a58:	add	x10, x10, #0x4c8
  415a5c:	tst	w8, #0x1
  415a60:	csel	x3, x10, x9, ne  // ne = any
  415a64:	adrp	x9, 47c000 <renameat2@@Base+0x8768>
  415a68:	add	x9, x9, #0x9ab
  415a6c:	str	x0, [sp, #24]
  415a70:	mov	x0, x9
  415a74:	ldr	x1, [sp, #24]
  415a78:	bl	41460c <readlinkat@plt+0x116dc>
  415a7c:	ldur	x0, [x29, #-40]
  415a80:	bl	415de8 <readlinkat@plt+0x12eb8>
  415a84:	cbz	w0, 415aac <readlinkat@plt+0x12b7c>
  415a88:	ldur	x0, [x29, #-16]
  415a8c:	bl	473254 <readlinkat@plt+0x70324>
  415a90:	ldur	x2, [x29, #-24]
  415a94:	adrp	x8, 47c000 <renameat2@@Base+0x8768>
  415a98:	add	x8, x8, #0x9c9
  415a9c:	str	x0, [sp, #16]
  415aa0:	mov	x0, x8
  415aa4:	ldr	x1, [sp, #16]
  415aa8:	bl	4144f8 <readlinkat@plt+0x115c8>
  415aac:	ldur	x0, [x29, #-16]
  415ab0:	ldr	x1, [sp, #48]
  415ab4:	bl	411aac <readlinkat@plt+0xeb7c>
  415ab8:	cbz	w0, 415adc <readlinkat@plt+0x12bac>
  415abc:	ldur	x0, [x29, #-16]
  415ac0:	bl	473254 <readlinkat@plt+0x70324>
  415ac4:	adrp	x8, 47c000 <renameat2@@Base+0x8768>
  415ac8:	add	x8, x8, #0xf8a
  415acc:	str	x0, [sp, #8]
  415ad0:	mov	x0, x8
  415ad4:	ldr	x1, [sp, #8]
  415ad8:	bl	413d88 <readlinkat@plt+0x10e58>
  415adc:	mov	w8, #0x1                   	// #1
  415ae0:	and	w8, w8, #0x1
  415ae4:	sturb	w8, [x29, #-1]
  415ae8:	ldurb	w8, [x29, #-1]
  415aec:	and	w0, w8, #0x1
  415af0:	ldp	x29, x30, [sp, #96]
  415af4:	add	sp, sp, #0x70
  415af8:	ret
  415afc:	sub	sp, sp, #0x170
  415b00:	stp	x29, x30, [sp, #336]
  415b04:	str	x28, [sp, #352]
  415b08:	add	x29, sp, #0x150
  415b0c:	str	q7, [sp, #160]
  415b10:	str	q6, [sp, #144]
  415b14:	str	q5, [sp, #128]
  415b18:	str	q4, [sp, #112]
  415b1c:	str	q3, [sp, #96]
  415b20:	str	q2, [sp, #80]
  415b24:	str	q1, [sp, #64]
  415b28:	str	q0, [sp, #48]
  415b2c:	stur	x7, [x29, #-104]
  415b30:	stur	x6, [x29, #-112]
  415b34:	stur	x5, [x29, #-120]
  415b38:	stur	x4, [x29, #-128]
  415b3c:	stur	x3, [x29, #-136]
  415b40:	stur	x2, [x29, #-144]
  415b44:	stur	x1, [x29, #-152]
  415b48:	stur	x0, [x29, #-8]
  415b4c:	mov	w8, #0xffffff80            	// #-128
  415b50:	stur	w8, [x29, #-20]
  415b54:	mov	w8, #0xffffffc8            	// #-56
  415b58:	stur	w8, [x29, #-24]
  415b5c:	add	x9, sp, #0x30
  415b60:	add	x9, x9, #0x80
  415b64:	stur	x9, [x29, #-32]
  415b68:	sub	x9, x29, #0x98
  415b6c:	add	x9, x9, #0x38
  415b70:	stur	x9, [x29, #-40]
  415b74:	add	x9, x29, #0x20
  415b78:	stur	x9, [x29, #-48]
  415b7c:	adrp	x9, 490000 <renameat2@@Base+0x1c768>
  415b80:	ldr	x0, [x9, #1352]
  415b84:	ldur	x1, [x29, #-8]
  415b88:	ldur	q0, [x29, #-48]
  415b8c:	ldur	q1, [x29, #-32]
  415b90:	stur	q1, [x29, #-64]
  415b94:	stur	q0, [x29, #-80]
  415b98:	sub	x2, x29, #0x50
  415b9c:	str	x9, [sp, #40]
  415ba0:	bl	402e10 <vfprintf@plt>
  415ba4:	ldr	x9, [sp, #40]
  415ba8:	ldr	x10, [x9, #1352]
  415bac:	str	w0, [sp, #36]
  415bb0:	mov	x0, x10
  415bb4:	bl	402d10 <fflush@plt>
  415bb8:	adrp	x9, 490000 <renameat2@@Base+0x1c768>
  415bbc:	ldr	w8, [x9, #1208]
  415bc0:	adds	w8, w8, #0x2
  415bc4:	b.ne	415c20 <readlinkat@plt+0x12cf0>  // b.any
  415bc8:	b	415bcc <readlinkat@plt+0x12c9c>
  415bcc:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  415bd0:	ldrb	w9, [x8, #2817]
  415bd4:	tbnz	w9, #0, 415bec <readlinkat@plt+0x12cbc>
  415bd8:	b	415bdc <readlinkat@plt+0x12cac>
  415bdc:	mov	w0, #0x1                   	// #1
  415be0:	bl	402d90 <isatty@plt>
  415be4:	cbz	w0, 415c04 <readlinkat@plt+0x12cd4>
  415be8:	b	415bec <readlinkat@plt+0x12cbc>
  415bec:	adrp	x0, 47c000 <renameat2@@Base+0x8768>
  415bf0:	add	x0, x0, #0xa12
  415bf4:	mov	w1, wzr
  415bf8:	bl	4029c0 <open@plt>
  415bfc:	str	w0, [sp, #32]
  415c00:	b	415c10 <readlinkat@plt+0x12ce0>
  415c04:	mov	w8, #0xffffffff            	// #-1
  415c08:	str	w8, [sp, #32]
  415c0c:	b	415c10 <readlinkat@plt+0x12ce0>
  415c10:	ldr	w8, [sp, #32]
  415c14:	adrp	x9, 490000 <renameat2@@Base+0x1c768>
  415c18:	str	w8, [x9, #1208]
  415c1c:	b	415c20 <readlinkat@plt+0x12cf0>
  415c20:	adrp	x8, 490000 <renameat2@@Base+0x1c768>
  415c24:	ldr	w9, [x8, #1208]
  415c28:	tbz	w9, #31, 415c5c <readlinkat@plt+0x12d2c>
  415c2c:	b	415c30 <readlinkat@plt+0x12d00>
  415c30:	adrp	x0, 47a000 <renameat2@@Base+0x6768>
  415c34:	add	x0, x0, #0x4c7
  415c38:	bl	402e30 <printf@plt>
  415c3c:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  415c40:	ldr	x9, [x8, #2832]
  415c44:	mov	w10, #0xa                   	// #10
  415c48:	strb	w10, [x9]
  415c4c:	ldr	x8, [x8, #2832]
  415c50:	mov	w10, wzr
  415c54:	strb	w10, [x8, #1]
  415c58:	b	415dd8 <readlinkat@plt+0x12ea8>
  415c5c:	mov	x8, xzr
  415c60:	stur	x8, [x29, #-88]
  415c64:	b	415c68 <readlinkat@plt+0x12d38>
  415c68:	adrp	x8, 490000 <renameat2@@Base+0x1c768>
  415c6c:	ldr	w0, [x8, #1208]
  415c70:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  415c74:	ldr	x8, [x8, #2832]
  415c78:	ldur	x9, [x29, #-88]
  415c7c:	add	x1, x8, x9
  415c80:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  415c84:	ldr	x10, [x8, #2896]
  415c88:	mvn	x9, x9
  415c8c:	add	x2, x9, x10
  415c90:	str	x8, [sp, #24]
  415c94:	bl	402d70 <read@plt>
  415c98:	stur	x0, [x29, #-16]
  415c9c:	ldr	x8, [sp, #24]
  415ca0:	ldr	x9, [x8, #2896]
  415ca4:	ldur	x10, [x29, #-88]
  415ca8:	mvn	x10, x10
  415cac:	add	x9, x10, x9
  415cb0:	mov	w3, wzr
  415cb4:	subs	x9, x0, x9
  415cb8:	str	w3, [sp, #20]
  415cbc:	b.ne	415cec <readlinkat@plt+0x12dbc>  // b.any
  415cc0:	b	415cc4 <readlinkat@plt+0x12d94>
  415cc4:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  415cc8:	ldr	x8, [x8, #2832]
  415ccc:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  415cd0:	ldr	x9, [x9, #2896]
  415cd4:	add	x8, x9, x8
  415cd8:	ldurb	w10, [x8, #-2]
  415cdc:	subs	w10, w10, #0xa
  415ce0:	cset	w11, ne  // ne = any
  415ce4:	str	w11, [sp, #20]
  415ce8:	b	415cec <readlinkat@plt+0x12dbc>
  415cec:	ldr	w8, [sp, #20]
  415cf0:	tbz	w8, #0, 415d44 <readlinkat@plt+0x12e14>
  415cf4:	b	415cf8 <readlinkat@plt+0x12dc8>
  415cf8:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  415cfc:	ldr	x9, [x8, #2896]
  415d00:	subs	x9, x9, #0x1
  415d04:	stur	x9, [x29, #-88]
  415d08:	ldr	x9, [x8, #2896]
  415d0c:	lsl	x9, x9, #1
  415d10:	str	x9, [x8, #2896]
  415d14:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  415d18:	ldr	x0, [x9, #2832]
  415d1c:	ldr	x1, [x8, #2896]
  415d20:	str	x9, [sp, #8]
  415d24:	bl	402a90 <realloc@plt>
  415d28:	ldr	x8, [sp, #8]
  415d2c:	str	x0, [x8, #2832]
  415d30:	ldr	x9, [x8, #2832]
  415d34:	cbnz	x9, 415d40 <readlinkat@plt+0x12e10>
  415d38:	b	415d3c <readlinkat@plt+0x12e0c>
  415d3c:	bl	4137e4 <readlinkat@plt+0x108b4>
  415d40:	b	415c68 <readlinkat@plt+0x12d38>
  415d44:	ldur	x8, [x29, #-16]
  415d48:	cbnz	x8, 415d60 <readlinkat@plt+0x12e30>
  415d4c:	b	415d50 <readlinkat@plt+0x12e20>
  415d50:	adrp	x0, 47c000 <renameat2@@Base+0x8768>
  415d54:	add	x0, x0, #0xa1b
  415d58:	bl	402e30 <printf@plt>
  415d5c:	b	415db8 <readlinkat@plt+0x12e88>
  415d60:	ldur	x8, [x29, #-16]
  415d64:	tbz	x8, #63, 415db4 <readlinkat@plt+0x12e84>
  415d68:	b	415d6c <readlinkat@plt+0x12e3c>
  415d6c:	bl	402e50 <__errno_location@plt>
  415d70:	ldr	w1, [x0]
  415d74:	adrp	x2, 47c000 <renameat2@@Base+0x8768>
  415d78:	add	x2, x2, #0xa20
  415d7c:	mov	w3, wzr
  415d80:	mov	w0, w3
  415d84:	bl	4027d0 <error@plt>
  415d88:	adrp	x8, 490000 <renameat2@@Base+0x1c768>
  415d8c:	ldr	w0, [x8, #1208]
  415d90:	str	x8, [sp]
  415d94:	bl	402ae0 <close@plt>
  415d98:	stur	w0, [x29, #-92]
  415d9c:	mov	w9, #0xffffffff            	// #-1
  415da0:	ldr	x8, [sp]
  415da4:	str	w9, [x8, #1208]
  415da8:	mov	x10, xzr
  415dac:	stur	x10, [x29, #-16]
  415db0:	b	415db4 <readlinkat@plt+0x12e84>
  415db4:	b	415db8 <readlinkat@plt+0x12e88>
  415db8:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  415dbc:	ldr	x8, [x8, #2832]
  415dc0:	ldur	x9, [x29, #-88]
  415dc4:	ldur	x10, [x29, #-16]
  415dc8:	add	x9, x9, x10
  415dcc:	mov	w11, wzr
  415dd0:	strb	w11, [x8, x9]
  415dd4:	b	415dd8 <readlinkat@plt+0x12ea8>
  415dd8:	ldr	x28, [sp, #352]
  415ddc:	ldp	x29, x30, [sp, #336]
  415de0:	add	sp, sp, #0x170
  415de4:	ret
  415de8:	sub	sp, sp, #0x20
  415dec:	stp	x29, x30, [sp, #16]
  415df0:	add	x29, sp, #0x10
  415df4:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  415df8:	add	x8, x8, #0xa4c
  415dfc:	str	x0, [sp, #8]
  415e00:	ldr	w9, [x8]
  415e04:	and	w9, w9, #0x8
  415e08:	cbz	w9, 415e1c <readlinkat@plt+0x12eec>
  415e0c:	ldr	x1, [sp, #8]
  415e10:	adrp	x0, 47c000 <renameat2@@Base+0x8768>
  415e14:	add	x0, x0, #0xa9e
  415e18:	bl	41460c <readlinkat@plt+0x116dc>
  415e1c:	adrp	x8, 490000 <renameat2@@Base+0x1c768>
  415e20:	add	x8, x8, #0x548
  415e24:	ldr	x0, [x8]
  415e28:	bl	402d10 <fflush@plt>
  415e2c:	ldr	x8, [sp, #8]
  415e30:	mov	x0, x8
  415e34:	bl	402ab0 <system@plt>
  415e38:	ldp	x29, x30, [sp, #16]
  415e3c:	add	sp, sp, #0x20
  415e40:	ret
  415e44:	sub	sp, sp, #0x30
  415e48:	stp	x29, x30, [sp, #32]
  415e4c:	add	x29, sp, #0x20
  415e50:	str	x0, [sp, #16]
  415e54:	str	x1, [sp, #8]
  415e58:	ldr	x8, [sp, #8]
  415e5c:	cbnz	x8, 415e6c <readlinkat@plt+0x12f3c>
  415e60:	mov	x8, xzr
  415e64:	stur	x8, [x29, #-8]
  415e68:	b	415eb0 <readlinkat@plt+0x12f80>
  415e6c:	ldr	x0, [sp, #8]
  415e70:	bl	402990 <malloc@plt>
  415e74:	str	x0, [sp]
  415e78:	ldr	x8, [sp]
  415e7c:	cbnz	x8, 415e98 <readlinkat@plt+0x12f68>
  415e80:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  415e84:	add	x8, x8, #0xa70
  415e88:	ldrb	w9, [x8]
  415e8c:	tbnz	w9, #0, 415e94 <readlinkat@plt+0x12f64>
  415e90:	bl	4137e4 <readlinkat@plt+0x108b4>
  415e94:	b	415ea8 <readlinkat@plt+0x12f78>
  415e98:	ldr	x0, [sp]
  415e9c:	ldr	x1, [sp, #16]
  415ea0:	ldr	x2, [sp, #8]
  415ea4:	bl	402760 <memcpy@plt>
  415ea8:	ldr	x8, [sp]
  415eac:	stur	x8, [x29, #-8]
  415eb0:	ldur	x0, [x29, #-8]
  415eb4:	ldp	x29, x30, [sp, #32]
  415eb8:	add	sp, sp, #0x30
  415ebc:	ret
  415ec0:	sub	sp, sp, #0x20
  415ec4:	stp	x29, x30, [sp, #16]
  415ec8:	add	x29, sp, #0x10
  415ecc:	str	x0, [sp, #8]
  415ed0:	ldr	x0, [sp, #8]
  415ed4:	ldr	x8, [sp, #8]
  415ed8:	str	x0, [sp]
  415edc:	mov	x0, x8
  415ee0:	bl	402780 <strlen@plt>
  415ee4:	add	x1, x0, #0x1
  415ee8:	ldr	x0, [sp]
  415eec:	bl	415e44 <readlinkat@plt+0x12f14>
  415ef0:	ldp	x29, x30, [sp, #16]
  415ef4:	add	sp, sp, #0x20
  415ef8:	ret
  415efc:	sub	sp, sp, #0x20
  415f00:	str	x0, [sp, #24]
  415f04:	str	x1, [sp, #16]
  415f08:	ldr	x8, [sp, #24]
  415f0c:	ldr	x9, [sp, #16]
  415f10:	add	x8, x8, x9
  415f14:	str	x8, [sp, #8]
  415f18:	ldr	x8, [sp, #8]
  415f1c:	add	x9, x8, #0x1
  415f20:	str	x9, [sp, #8]
  415f24:	ldrb	w10, [x8]
  415f28:	ldr	x8, [sp, #24]
  415f2c:	add	x9, x8, #0x1
  415f30:	str	x9, [sp, #24]
  415f34:	strb	w10, [x8]
  415f38:	cbz	w10, 415f40 <readlinkat@plt+0x13010>
  415f3c:	b	415f18 <readlinkat@plt+0x12fe8>
  415f40:	add	sp, sp, #0x20
  415f44:	ret
  415f48:	sub	sp, sp, #0x20
  415f4c:	mov	w8, #0x0                   	// #0
  415f50:	str	x0, [sp, #24]
  415f54:	str	x1, [sp, #16]
  415f58:	ldr	x9, [sp, #24]
  415f5c:	add	x9, x9, #0x16
  415f60:	str	x9, [sp, #8]
  415f64:	ldr	x9, [sp, #8]
  415f68:	strb	w8, [x9]
  415f6c:	ldr	x9, [sp, #16]
  415f70:	cmp	x9, #0x0
  415f74:	cset	w8, ge  // ge = tcont
  415f78:	tbnz	w8, #0, 415fdc <readlinkat@plt+0x130ac>
  415f7c:	ldr	x8, [sp, #16]
  415f80:	mov	x9, #0xa                   	// #10
  415f84:	sdiv	x10, x8, x9
  415f88:	mul	x9, x10, x9
  415f8c:	subs	x8, x8, x9
  415f90:	mov	w11, #0x30                  	// #48
  415f94:	subs	w8, w11, w8
  415f98:	ldr	x9, [sp, #8]
  415f9c:	mov	x10, #0xffffffffffffffff    	// #-1
  415fa0:	add	x9, x9, x10
  415fa4:	str	x9, [sp, #8]
  415fa8:	strb	w8, [x9]
  415fac:	ldr	x8, [sp, #16]
  415fb0:	mov	x9, #0xa                   	// #10
  415fb4:	sdiv	x8, x8, x9
  415fb8:	str	x8, [sp, #16]
  415fbc:	cbnz	x8, 415f7c <readlinkat@plt+0x1304c>
  415fc0:	ldr	x8, [sp, #8]
  415fc4:	mov	x9, #0xffffffffffffffff    	// #-1
  415fc8:	add	x8, x8, x9
  415fcc:	str	x8, [sp, #8]
  415fd0:	mov	w10, #0x2d                  	// #45
  415fd4:	strb	w10, [x8]
  415fd8:	b	41601c <readlinkat@plt+0x130ec>
  415fdc:	ldr	x8, [sp, #16]
  415fe0:	mov	x9, #0xa                   	// #10
  415fe4:	sdiv	x10, x8, x9
  415fe8:	mul	x9, x10, x9
  415fec:	subs	x8, x8, x9
  415ff0:	add	w8, w8, #0x30
  415ff4:	ldr	x9, [sp, #8]
  415ff8:	mov	x10, #0xffffffffffffffff    	// #-1
  415ffc:	add	x9, x9, x10
  416000:	str	x9, [sp, #8]
  416004:	strb	w8, [x9]
  416008:	ldr	x8, [sp, #16]
  41600c:	mov	x9, #0xa                   	// #10
  416010:	sdiv	x8, x8, x9
  416014:	str	x8, [sp, #16]
  416018:	cbnz	x8, 415fdc <readlinkat@plt+0x130ac>
  41601c:	ldr	x0, [sp, #8]
  416020:	add	sp, sp, #0x20
  416024:	ret
  416028:	sub	sp, sp, #0x50
  41602c:	stp	x29, x30, [sp, #64]
  416030:	add	x29, sp, #0x40
  416034:	adrp	x8, 490000 <renameat2@@Base+0x1c768>
  416038:	add	x8, x8, #0x548
  41603c:	add	x2, sp, #0x10
  416040:	stur	x0, [x29, #-8]
  416044:	ldr	x0, [x8]
  416048:	ldur	x9, [x29, #-8]
  41604c:	ldr	q0, [x1]
  416050:	str	q0, [sp, #16]
  416054:	ldr	q0, [x1, #16]
  416058:	str	q0, [sp, #32]
  41605c:	mov	x1, x9
  416060:	str	x8, [sp, #8]
  416064:	bl	402e10 <vfprintf@plt>
  416068:	ldr	x8, [sp, #8]
  41606c:	ldr	x9, [x8]
  416070:	mov	x0, x9
  416074:	bl	402d10 <fflush@plt>
  416078:	ldp	x29, x30, [sp, #64]
  41607c:	add	sp, sp, #0x50
  416080:	ret
  416084:	sub	sp, sp, #0x140
  416088:	stp	x29, x30, [sp, #288]
  41608c:	str	x28, [sp, #304]
  416090:	add	x29, sp, #0x120
  416094:	str	q7, [sp, #128]
  416098:	str	q6, [sp, #112]
  41609c:	str	q5, [sp, #96]
  4160a0:	str	q4, [sp, #80]
  4160a4:	str	q3, [sp, #64]
  4160a8:	str	q2, [sp, #48]
  4160ac:	str	q1, [sp, #32]
  4160b0:	str	q0, [sp, #16]
  4160b4:	stur	x7, [x29, #-88]
  4160b8:	stur	x6, [x29, #-96]
  4160bc:	stur	x5, [x29, #-104]
  4160c0:	stur	x4, [x29, #-112]
  4160c4:	stur	x3, [x29, #-120]
  4160c8:	stur	x2, [x29, #-128]
  4160cc:	stur	x1, [x29, #-136]
  4160d0:	stur	x0, [x29, #-8]
  4160d4:	mov	w8, wzr
  4160d8:	sturb	w8, [x29, #-12]
  4160dc:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4160e0:	ldrb	w8, [x9, #2885]
  4160e4:	tbnz	w8, #0, 416110 <readlinkat@plt+0x131e0>
  4160e8:	b	4160ec <readlinkat@plt+0x131bc>
  4160ec:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4160f0:	ldrb	w9, [x8, #2673]
  4160f4:	tbz	w9, #0, 416110 <readlinkat@plt+0x131e0>
  4160f8:	b	4160fc <readlinkat@plt+0x131cc>
  4160fc:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  416100:	ldr	w9, [x8, #2596]
  416104:	subs	w9, w9, #0x1
  416108:	b.eq	416160 <readlinkat@plt+0x13230>  // b.none
  41610c:	b	416110 <readlinkat@plt+0x131e0>
  416110:	mov	w8, #0xffffff80            	// #-128
  416114:	stur	w8, [x29, #-20]
  416118:	mov	w8, #0xffffffc8            	// #-56
  41611c:	stur	w8, [x29, #-24]
  416120:	add	x9, x29, #0x20
  416124:	stur	x9, [x29, #-48]
  416128:	add	x9, sp, #0x10
  41612c:	add	x9, x9, #0x80
  416130:	stur	x9, [x29, #-32]
  416134:	sub	x9, x29, #0x88
  416138:	add	x9, x9, #0x38
  41613c:	stur	x9, [x29, #-40]
  416140:	ldur	x0, [x29, #-8]
  416144:	ldur	q0, [x29, #-48]
  416148:	ldur	q1, [x29, #-32]
  41614c:	stur	q1, [x29, #-64]
  416150:	stur	q0, [x29, #-80]
  416154:	sub	x1, x29, #0x50
  416158:	bl	416028 <readlinkat@plt+0x130f8>
  41615c:	b	416160 <readlinkat@plt+0x13230>
  416160:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  416164:	ldrb	w9, [x8, #2885]
  416168:	tbz	w9, #0, 41618c <readlinkat@plt+0x1325c>
  41616c:	b	416170 <readlinkat@plt+0x13240>
  416170:	adrp	x0, 47b000 <renameat2@@Base+0x7768>
  416174:	add	x0, x0, #0xac8
  416178:	bl	41460c <readlinkat@plt+0x116dc>
  41617c:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  416180:	mov	w9, #0x1                   	// #1
  416184:	strb	w9, [x8, #2640]
  416188:	b	4162bc <readlinkat@plt+0x1338c>
  41618c:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  416190:	ldrb	w9, [x8, #2673]
  416194:	tbz	w9, #0, 4161c4 <readlinkat@plt+0x13294>
  416198:	b	41619c <readlinkat@plt+0x1326c>
  41619c:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4161a0:	ldr	w9, [x8, #2596]
  4161a4:	subs	w9, w9, #0x1
  4161a8:	b.eq	4161c0 <readlinkat@plt+0x13290>  // b.none
  4161ac:	b	4161b0 <readlinkat@plt+0x13280>
  4161b0:	adrp	x0, 47c000 <renameat2@@Base+0x8768>
  4161b4:	add	x0, x0, #0xa30
  4161b8:	bl	41460c <readlinkat@plt+0x116dc>
  4161bc:	b	4161c0 <readlinkat@plt+0x13290>
  4161c0:	b	4162b8 <readlinkat@plt+0x13388>
  4161c4:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4161c8:	ldrb	w9, [x8, #2816]
  4161cc:	tbz	w9, #0, 416208 <readlinkat@plt+0x132d8>
  4161d0:	b	4161d4 <readlinkat@plt+0x132a4>
  4161d4:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4161d8:	ldrb	w9, [x8, #2592]
  4161dc:	adrp	x8, 47c000 <renameat2@@Base+0x8768>
  4161e0:	add	x8, x8, #0xa57
  4161e4:	adrp	x10, 47c000 <renameat2@@Base+0x8768>
  4161e8:	add	x10, x10, #0xa47
  4161ec:	ands	w9, w9, #0x1
  4161f0:	csel	x0, x10, x8, ne  // ne = any
  4161f4:	str	w9, [sp, #12]
  4161f8:	bl	41460c <readlinkat@plt+0x116dc>
  4161fc:	mov	w9, #0x1                   	// #1
  416200:	sturb	w9, [x29, #-12]
  416204:	b	4162b4 <readlinkat@plt+0x13384>
  416208:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  41620c:	ldrb	w9, [x8, #2592]
  416210:	adrp	x8, 47c000 <renameat2@@Base+0x8768>
  416214:	add	x8, x8, #0xa79
  416218:	adrp	x10, 47c000 <renameat2@@Base+0x8768>
  41621c:	add	x10, x10, #0xa67
  416220:	ands	w9, w9, #0x1
  416224:	csel	x0, x10, x8, ne  // ne = any
  416228:	str	w9, [sp, #8]
  41622c:	bl	415afc <readlinkat@plt+0x12bcc>
  416230:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  416234:	ldr	x8, [x8, #2832]
  416238:	ldrb	w9, [x8]
  41623c:	subs	w9, w9, #0x79
  416240:	cset	w11, eq  // eq = none
  416244:	sturb	w11, [x29, #-12]
  416248:	ldurb	w11, [x29, #-12]
  41624c:	tbnz	w11, #0, 4162b0 <readlinkat@plt+0x13380>
  416250:	b	416254 <readlinkat@plt+0x13324>
  416254:	adrp	x0, 47c000 <renameat2@@Base+0x8768>
  416258:	add	x0, x0, #0xa8b
  41625c:	bl	415afc <readlinkat@plt+0x12bcc>
  416260:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  416264:	ldr	x8, [x8, #2832]
  416268:	ldrb	w9, [x8]
  41626c:	subs	w9, w9, #0x79
  416270:	b.eq	4162ac <readlinkat@plt+0x1337c>  // b.none
  416274:	b	416278 <readlinkat@plt+0x13348>
  416278:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  41627c:	ldr	w9, [x8, #2596]
  416280:	subs	w9, w9, #0x1
  416284:	b.eq	41629c <readlinkat@plt+0x1336c>  // b.none
  416288:	b	41628c <readlinkat@plt+0x1335c>
  41628c:	adrp	x0, 47b000 <renameat2@@Base+0x7768>
  416290:	add	x0, x0, #0xaca
  416294:	bl	41460c <readlinkat@plt+0x116dc>
  416298:	b	41629c <readlinkat@plt+0x1336c>
  41629c:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4162a0:	mov	w9, #0x1                   	// #1
  4162a4:	strb	w9, [x8, #2640]
  4162a8:	b	4162ac <readlinkat@plt+0x1337c>
  4162ac:	b	4162b0 <readlinkat@plt+0x13380>
  4162b0:	b	4162b4 <readlinkat@plt+0x13384>
  4162b4:	b	4162b8 <readlinkat@plt+0x13388>
  4162b8:	b	4162bc <readlinkat@plt+0x1338c>
  4162bc:	ldurb	w8, [x29, #-12]
  4162c0:	and	w0, w8, #0x1
  4162c4:	ldr	x28, [sp, #304]
  4162c8:	ldp	x29, x30, [sp, #288]
  4162cc:	add	sp, sp, #0x140
  4162d0:	ret
  4162d4:	sub	sp, sp, #0x170
  4162d8:	stp	x29, x30, [sp, #336]
  4162dc:	str	x28, [sp, #352]
  4162e0:	add	x29, sp, #0x150
  4162e4:	add	x8, sp, #0x18
  4162e8:	adrp	x9, 408000 <readlinkat@plt+0x50d0>
  4162ec:	add	x9, x9, #0xa24
  4162f0:	adrp	x10, 47c000 <renameat2@@Base+0x8768>
  4162f4:	add	x10, x10, #0x6a8
  4162f8:	mov	w11, #0x1                   	// #1
  4162fc:	add	x12, sp, #0x18
  416300:	and	w11, w0, w11
  416304:	sturb	w11, [x29, #-1]
  416308:	str	x9, [sp, #24]
  41630c:	add	x0, x12, #0x8
  416310:	str	x8, [sp, #8]
  416314:	str	x10, [sp]
  416318:	bl	402a00 <sigemptyset@plt>
  41631c:	ldr	x8, [sp, #8]
  416320:	str	wzr, [x8, #136]
  416324:	ldurb	w11, [x29, #-1]
  416328:	tbnz	w11, #0, 416404 <readlinkat@plt+0x134d4>
  41632c:	mov	w0, #0x11                  	// #17
  416330:	mov	x8, xzr
  416334:	mov	x1, x8
  416338:	bl	402940 <signal@plt>
  41633c:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  416340:	add	x8, x8, #0x760
  416344:	mov	x0, x8
  416348:	bl	402a00 <sigemptyset@plt>
  41634c:	ldr	x8, [sp, #8]
  416350:	str	wzr, [x8, #304]
  416354:	ldr	x8, [sp, #8]
  416358:	ldr	w9, [x8, #304]
  41635c:	cmp	w9, #0x6
  416360:	b.ge	416400 <readlinkat@plt+0x134d0>  // b.tcont
  416364:	ldr	x8, [sp, #8]
  416368:	ldrsw	x9, [x8, #304]
  41636c:	ldr	x10, [sp]
  416370:	ldr	w0, [x10, x9, lsl #2]
  416374:	mov	x9, xzr
  416378:	mov	x1, x9
  41637c:	sub	x2, x29, #0xa0
  416380:	bl	402af0 <sigaction@plt>
  416384:	cbz	w0, 41638c <readlinkat@plt+0x1345c>
  416388:	b	4163ec <readlinkat@plt+0x134bc>
  41638c:	ldr	x8, [sp, #8]
  416390:	ldr	x9, [x8, #152]
  416394:	cmp	x9, #0x1
  416398:	cset	w10, eq  // eq = none
  41639c:	and	w10, w10, #0x1
  4163a0:	strb	w10, [sp, #23]
  4163a4:	ldrb	w10, [sp, #23]
  4163a8:	tbnz	w10, #0, 4163ec <readlinkat@plt+0x134bc>
  4163ac:	ldr	x8, [sp, #8]
  4163b0:	ldrsw	x9, [x8, #304]
  4163b4:	ldr	x10, [sp]
  4163b8:	ldr	w1, [x10, x9, lsl #2]
  4163bc:	adrp	x0, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4163c0:	add	x0, x0, #0x760
  4163c4:	bl	402de0 <sigaddset@plt>
  4163c8:	ldr	x8, [sp, #8]
  4163cc:	ldrsw	x9, [x8, #304]
  4163d0:	ldr	x10, [sp]
  4163d4:	ldr	w11, [x10, x9, lsl #2]
  4163d8:	mov	w0, w11
  4163dc:	add	x1, sp, #0x18
  4163e0:	mov	x9, xzr
  4163e4:	mov	x2, x9
  4163e8:	bl	402af0 <sigaction@plt>
  4163ec:	ldr	x8, [sp, #8]
  4163f0:	ldr	w9, [x8, #304]
  4163f4:	add	w9, w9, #0x1
  4163f8:	str	w9, [x8, #304]
  4163fc:	b	416354 <readlinkat@plt+0x13424>
  416400:	b	41641c <readlinkat@plt+0x134ec>
  416404:	mov	w0, #0x2                   	// #2
  416408:	adrp	x1, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  41640c:	add	x1, x1, #0x7e0
  416410:	mov	x8, xzr
  416414:	mov	x2, x8
  416418:	bl	402800 <sigprocmask@plt>
  41641c:	ldr	x28, [sp, #352]
  416420:	ldp	x29, x30, [sp, #336]
  416424:	add	sp, sp, #0x170
  416428:	ret
  41642c:	stp	x29, x30, [sp, #-16]!
  416430:	mov	x29, sp
  416434:	mov	w8, wzr
  416438:	adrp	x1, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  41643c:	add	x1, x1, #0x760
  416440:	adrp	x2, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  416444:	add	x2, x2, #0x7e0
  416448:	mov	w0, w8
  41644c:	bl	402800 <sigprocmask@plt>
  416450:	ldp	x29, x30, [sp], #16
  416454:	ret
  416458:	sub	sp, sp, #0xc0
  41645c:	stp	x29, x30, [sp, #176]
  416460:	add	x29, sp, #0xb0
  416464:	mov	x8, xzr
  416468:	mov	x1, x8
  41646c:	mov	w9, #0x1                   	// #1
  416470:	mov	w10, #0x2                   	// #2
  416474:	add	x11, sp, #0x28
  416478:	stur	w0, [x29, #-4]
  41647c:	ldur	w0, [x29, #-4]
  416480:	str	w9, [sp, #36]
  416484:	str	x8, [sp, #24]
  416488:	str	w10, [sp, #20]
  41648c:	str	x11, [sp, #8]
  416490:	bl	402940 <signal@plt>
  416494:	ldr	x8, [sp, #8]
  416498:	mov	x0, x8
  41649c:	bl	402a00 <sigemptyset@plt>
  4164a0:	ldur	w1, [x29, #-4]
  4164a4:	ldr	x8, [sp, #8]
  4164a8:	mov	x0, x8
  4164ac:	bl	402de0 <sigaddset@plt>
  4164b0:	ldr	w9, [sp, #36]
  4164b4:	mov	w0, w9
  4164b8:	ldr	x1, [sp, #8]
  4164bc:	ldr	x2, [sp, #24]
  4164c0:	bl	402800 <sigprocmask@plt>
  4164c4:	ldur	w9, [x29, #-4]
  4164c8:	mov	w0, w9
  4164cc:	bl	4027b0 <raise@plt>
  4164d0:	ldr	w9, [sp, #20]
  4164d4:	mov	w0, w9
  4164d8:	bl	4027a0 <exit@plt>
  4164dc:	sub	sp, sp, #0x30
  4164e0:	stp	x29, x30, [sp, #32]
  4164e4:	add	x29, sp, #0x20
  4164e8:	stur	x0, [x29, #-8]
  4164ec:	ldur	x0, [x29, #-8]
  4164f0:	bl	474998 <renameat2@@Base+0x1100>
  4164f4:	str	x0, [sp, #16]
  4164f8:	ldr	x0, [sp, #16]
  4164fc:	bl	402780 <strlen@plt>
  416500:	str	x0, [sp, #8]
  416504:	ldr	x8, [sp, #8]
  416508:	cbz	x8, 416628 <readlinkat@plt+0x136f8>
  41650c:	ldr	x8, [sp, #16]
  416510:	ldr	x9, [sp, #8]
  416514:	ldrb	w10, [x8, x9]
  416518:	cmp	w10, #0x2f
  41651c:	b.ne	416618 <readlinkat@plt+0x136e8>  // b.any
  416520:	ldr	x8, [sp, #16]
  416524:	ldr	x9, [sp, #8]
  416528:	subs	x9, x9, #0x1
  41652c:	ldrb	w10, [x8, x9]
  416530:	cmp	w10, #0x2f
  416534:	b.eq	416618 <readlinkat@plt+0x136e8>  // b.none
  416538:	ldr	x8, [sp, #16]
  41653c:	ldr	x9, [sp, #8]
  416540:	subs	x9, x9, #0x1
  416544:	ldrb	w10, [x8, x9]
  416548:	cmp	w10, #0x2e
  41654c:	b.ne	4165b0 <readlinkat@plt+0x13680>  // b.any
  416550:	ldr	x8, [sp, #8]
  416554:	cmp	x8, #0x1
  416558:	b.eq	416618 <readlinkat@plt+0x136e8>  // b.none
  41655c:	ldr	x8, [sp, #16]
  416560:	ldr	x9, [sp, #8]
  416564:	subs	x9, x9, #0x2
  416568:	ldrb	w10, [x8, x9]
  41656c:	cmp	w10, #0x2f
  416570:	b.eq	416618 <readlinkat@plt+0x136e8>  // b.none
  416574:	ldr	x8, [sp, #16]
  416578:	ldr	x9, [sp, #8]
  41657c:	subs	x9, x9, #0x2
  416580:	ldrb	w10, [x8, x9]
  416584:	cmp	w10, #0x2e
  416588:	b.ne	4165b0 <readlinkat@plt+0x13680>  // b.any
  41658c:	ldr	x8, [sp, #8]
  416590:	cmp	x8, #0x2
  416594:	b.eq	416618 <readlinkat@plt+0x136e8>  // b.none
  416598:	ldr	x8, [sp, #16]
  41659c:	ldr	x9, [sp, #8]
  4165a0:	subs	x9, x9, #0x3
  4165a4:	ldrb	w10, [x8, x9]
  4165a8:	cmp	w10, #0x2f
  4165ac:	b.eq	416618 <readlinkat@plt+0x136e8>  // b.none
  4165b0:	ldr	x8, [sp, #16]
  4165b4:	ldr	x9, [sp, #8]
  4165b8:	add	x8, x8, x9
  4165bc:	mov	w10, #0x0                   	// #0
  4165c0:	strb	w10, [x8]
  4165c4:	ldr	x0, [sp, #16]
  4165c8:	bl	4123f0 <readlinkat@plt+0xf4c0>
  4165cc:	cbnz	w0, 416604 <readlinkat@plt+0x136d4>
  4165d0:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4165d4:	add	x8, x8, #0xa24
  4165d8:	ldr	w9, [x8]
  4165dc:	cmp	w9, #0x2
  4165e0:	b.ne	416604 <readlinkat@plt+0x136d4>  // b.any
  4165e4:	ldr	x0, [sp, #16]
  4165e8:	bl	473254 <readlinkat@plt+0x70324>
  4165ec:	adrp	x8, 47c000 <renameat2@@Base+0x8768>
  4165f0:	add	x8, x8, #0xaa4
  4165f4:	str	x0, [sp]
  4165f8:	mov	x0, x8
  4165fc:	ldr	x1, [sp]
  416600:	bl	41460c <readlinkat@plt+0x116dc>
  416604:	ldr	x8, [sp, #16]
  416608:	ldr	x9, [sp, #8]
  41660c:	add	x8, x8, x9
  416610:	mov	w10, #0x2f                  	// #47
  416614:	strb	w10, [x8]
  416618:	ldr	x8, [sp, #8]
  41661c:	subs	x8, x8, #0x1
  416620:	str	x8, [sp, #8]
  416624:	b	416504 <readlinkat@plt+0x135d4>
  416628:	ldr	x0, [sp, #16]
  41662c:	bl	402c30 <free@plt>
  416630:	ldp	x29, x30, [sp, #32]
  416634:	add	sp, sp, #0x30
  416638:	ret
  41663c:	stp	x29, x30, [sp, #-16]!
  416640:	mov	x29, sp
  416644:	adrp	x0, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  416648:	add	x0, x0, #0x860
  41664c:	bl	41b8e8 <readlinkat@plt+0x189b8>
  416650:	ldp	x29, x30, [sp], #16
  416654:	ret
  416658:	sub	sp, sp, #0xb0
  41665c:	stp	x29, x30, [sp, #160]
  416660:	add	x29, sp, #0xa0
  416664:	mov	x8, xzr
  416668:	mov	x9, #0xffffffffffffffff    	// #-1
  41666c:	stur	x0, [x29, #-8]
  416670:	stur	w1, [x29, #-12]
  416674:	stur	x2, [x29, #-24]
  416678:	stur	x3, [x29, #-32]
  41667c:	stur	x4, [x29, #-40]
  416680:	stur	x8, [x29, #-64]
  416684:	str	x9, [sp, #80]
  416688:	str	xzr, [sp, #88]
  41668c:	bl	402bc0 <__ctype_b_loc@plt>
  416690:	ldr	x8, [x0]
  416694:	ldur	x9, [x29, #-8]
  416698:	ldrb	w10, [x9]
  41669c:	ldrh	w10, [x8, w10, sxtw #1]
  4166a0:	and	w10, w10, #0x2000
  4166a4:	cbz	w10, 4166b8 <readlinkat@plt+0x13788>
  4166a8:	ldur	x8, [x29, #-8]
  4166ac:	add	x8, x8, #0x1
  4166b0:	stur	x8, [x29, #-8]
  4166b4:	b	41668c <readlinkat@plt+0x1375c>
  4166b8:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4166bc:	add	x8, x8, #0xa4c
  4166c0:	ldr	w9, [x8]
  4166c4:	and	w9, w9, #0x80
  4166c8:	cbz	w9, 4166e0 <readlinkat@plt+0x137b0>
  4166cc:	ldur	x1, [x29, #-8]
  4166d0:	ldur	w2, [x29, #-12]
  4166d4:	adrp	x0, 47c000 <renameat2@@Base+0x8768>
  4166d8:	add	x0, x0, #0xac0
  4166dc:	bl	41460c <readlinkat@plt+0x116dc>
  4166e0:	ldur	x8, [x29, #-8]
  4166e4:	ldrb	w9, [x8]
  4166e8:	cmp	w9, #0x22
  4166ec:	b.ne	416744 <readlinkat@plt+0x13814>  // b.any
  4166f0:	ldur	x0, [x29, #-8]
  4166f4:	sub	x1, x29, #0x38
  4166f8:	bl	416a6c <readlinkat@plt+0x13b3c>
  4166fc:	stur	x0, [x29, #-48]
  416700:	ldur	x8, [x29, #-48]
  416704:	cbnz	x8, 416740 <readlinkat@plt+0x13810>
  416708:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  41670c:	add	x8, x8, #0xa4c
  416710:	ldr	w9, [x8]
  416714:	and	w9, w9, #0x80
  416718:	cbz	w9, 41673c <readlinkat@plt+0x1380c>
  41671c:	ldur	x0, [x29, #-8]
  416720:	bl	473254 <readlinkat@plt+0x70324>
  416724:	adrp	x8, 47c000 <renameat2@@Base+0x8768>
  416728:	add	x8, x8, #0xad1
  41672c:	str	x0, [sp, #24]
  416730:	mov	x0, x8
  416734:	ldr	x1, [sp, #24]
  416738:	bl	41460c <readlinkat@plt+0x116dc>
  41673c:	b	416a60 <readlinkat@plt+0x13b30>
  416740:	b	416834 <readlinkat@plt+0x13904>
  416744:	ldur	x8, [x29, #-8]
  416748:	stur	x8, [x29, #-56]
  41674c:	ldur	x8, [x29, #-56]
  416750:	ldrb	w9, [x8]
  416754:	cbz	w9, 41681c <readlinkat@plt+0x138ec>
  416758:	bl	402bc0 <__ctype_b_loc@plt>
  41675c:	ldr	x8, [x0]
  416760:	ldur	x9, [x29, #-56]
  416764:	ldrb	w10, [x9]
  416768:	ldrh	w10, [x8, w10, sxtw #1]
  41676c:	and	w10, w10, #0x2000
  416770:	cbz	w10, 41680c <readlinkat@plt+0x138dc>
  416774:	ldur	x8, [x29, #-56]
  416778:	str	x8, [sp, #72]
  41677c:	ldr	x8, [sp, #72]
  416780:	ldrb	w9, [x8]
  416784:	mov	w10, #0x0                   	// #0
  416788:	cmp	w9, #0x9
  41678c:	str	w10, [sp, #20]
  416790:	b.eq	4167b4 <readlinkat@plt+0x13884>  // b.none
  416794:	bl	402bc0 <__ctype_b_loc@plt>
  416798:	ldr	x8, [x0]
  41679c:	ldr	x9, [sp, #72]
  4167a0:	ldrb	w10, [x9, #1]
  4167a4:	ldrh	w10, [x8, w10, sxtw #1]
  4167a8:	tst	w10, #0x2000
  4167ac:	cset	w10, ne  // ne = any
  4167b0:	str	w10, [sp, #20]
  4167b4:	ldr	w8, [sp, #20]
  4167b8:	tbnz	w8, #0, 4167c0 <readlinkat@plt+0x13890>
  4167bc:	b	4167d0 <readlinkat@plt+0x138a0>
  4167c0:	ldr	x8, [sp, #72]
  4167c4:	add	x8, x8, #0x1
  4167c8:	str	x8, [sp, #72]
  4167cc:	b	41677c <readlinkat@plt+0x1384c>
  4167d0:	ldr	x8, [sp, #72]
  4167d4:	ldrb	w9, [x8]
  4167d8:	cmp	w9, #0x9
  4167dc:	b.eq	416808 <readlinkat@plt+0x138d8>  // b.none
  4167e0:	ldr	x8, [sp, #72]
  4167e4:	add	x0, x8, #0x1
  4167e8:	ldur	x8, [x29, #-40]
  4167ec:	mov	w9, #0xa                   	// #10
  4167f0:	mov	w10, #0x9                   	// #9
  4167f4:	cmp	x8, #0x0
  4167f8:	csel	w1, w10, w9, ne  // ne = any
  4167fc:	bl	402cb0 <strchr@plt>
  416800:	cbz	x0, 416808 <readlinkat@plt+0x138d8>
  416804:	b	41680c <readlinkat@plt+0x138dc>
  416808:	b	41681c <readlinkat@plt+0x138ec>
  41680c:	ldur	x8, [x29, #-56]
  416810:	add	x8, x8, #0x1
  416814:	stur	x8, [x29, #-56]
  416818:	b	41674c <readlinkat@plt+0x1381c>
  41681c:	ldur	x0, [x29, #-8]
  416820:	ldur	x8, [x29, #-56]
  416824:	ldur	x9, [x29, #-8]
  416828:	subs	x1, x8, x9
  41682c:	bl	475ccc <renameat2@@Base+0x2434>
  416830:	stur	x0, [x29, #-48]
  416834:	ldur	x0, [x29, #-48]
  416838:	adrp	x1, 479000 <renameat2@@Base+0x5768>
  41683c:	add	x1, x1, #0x5e1
  416840:	bl	402bb0 <strcmp@plt>
  416844:	cbnz	w0, 41686c <readlinkat@plt+0x1393c>
  416848:	ldur	x0, [x29, #-48]
  41684c:	bl	402c30 <free@plt>
  416850:	ldur	x8, [x29, #-40]
  416854:	cbz	x8, 416868 <readlinkat@plt+0x13938>
  416858:	ldur	x8, [x29, #-40]
  41685c:	str	xzr, [x8]
  416860:	ldur	x8, [x29, #-40]
  416864:	str	xzr, [x8, #8]
  416868:	b	416a60 <readlinkat@plt+0x13b30>
  41686c:	ldur	x0, [x29, #-48]
  416870:	ldur	w1, [x29, #-12]
  416874:	bl	416d28 <readlinkat@plt+0x13df8>
  416878:	tbnz	w0, #0, 416888 <readlinkat@plt+0x13958>
  41687c:	ldur	x0, [x29, #-48]
  416880:	bl	402c30 <free@plt>
  416884:	b	416a60 <readlinkat@plt+0x13b30>
  416888:	ldur	x8, [x29, #-32]
  41688c:	cbz	x8, 416924 <readlinkat@plt+0x139f4>
  416890:	ldur	x8, [x29, #-56]
  416894:	ldur	x0, [x29, #-56]
  416898:	str	x8, [sp, #8]
  41689c:	bl	402780 <strlen@plt>
  4168a0:	ldr	x8, [sp, #8]
  4168a4:	add	x9, x8, x0
  4168a8:	str	x9, [sp, #64]
  4168ac:	ldr	x9, [sp, #64]
  4168b0:	ldur	x10, [x29, #-56]
  4168b4:	cmp	x9, x10
  4168b8:	b.eq	4168dc <readlinkat@plt+0x139ac>  // b.none
  4168bc:	ldr	x8, [sp, #64]
  4168c0:	ldurb	w9, [x8, #-1]
  4168c4:	cmp	w9, #0xa
  4168c8:	b.ne	4168dc <readlinkat@plt+0x139ac>  // b.any
  4168cc:	ldr	x8, [sp, #64]
  4168d0:	mov	x9, #0xffffffffffffffff    	// #-1
  4168d4:	add	x8, x8, x9
  4168d8:	str	x8, [sp, #64]
  4168dc:	ldr	x8, [sp, #64]
  4168e0:	ldur	x9, [x29, #-56]
  4168e4:	cmp	x8, x9
  4168e8:	b.eq	41690c <readlinkat@plt+0x139dc>  // b.none
  4168ec:	ldr	x8, [sp, #64]
  4168f0:	ldurb	w9, [x8, #-1]
  4168f4:	cmp	w9, #0xd
  4168f8:	b.ne	41690c <readlinkat@plt+0x139dc>  // b.any
  4168fc:	ldr	x8, [sp, #64]
  416900:	mov	x9, #0xffffffffffffffff    	// #-1
  416904:	add	x8, x8, x9
  416908:	str	x8, [sp, #64]
  41690c:	ldur	x0, [x29, #-56]
  416910:	ldr	x8, [sp, #64]
  416914:	ldur	x9, [x29, #-56]
  416918:	subs	x1, x8, x9
  41691c:	bl	475ccc <renameat2@@Base+0x2434>
  416920:	stur	x0, [x29, #-64]
  416924:	ldur	x8, [x29, #-56]
  416928:	ldrb	w9, [x8]
  41692c:	cmp	w9, #0xa
  416930:	b.eq	416a14 <readlinkat@plt+0x13ae4>  // b.none
  416934:	ldur	x8, [x29, #-40]
  416938:	cbnz	x8, 416950 <readlinkat@plt+0x13a20>
  41693c:	ldur	x0, [x29, #-48]
  416940:	bl	402c30 <free@plt>
  416944:	ldur	x0, [x29, #-64]
  416948:	bl	402c30 <free@plt>
  41694c:	b	416a60 <readlinkat@plt+0x13b30>
  416950:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  416954:	add	x8, x8, #0xa79
  416958:	ldrb	w9, [x8]
  41695c:	and	w9, w9, #0x1
  416960:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  416964:	add	x8, x8, #0xa78
  416968:	ldrb	w10, [x8]
  41696c:	and	w10, w10, #0x1
  416970:	orr	w9, w9, w10
  416974:	cbz	w9, 416990 <readlinkat@plt+0x13a60>
  416978:	ldur	x1, [x29, #-56]
  41697c:	add	x0, sp, #0x50
  416980:	adrp	x2, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  416984:	add	x2, x2, #0x860
  416988:	bl	443f30 <readlinkat@plt+0x41000>
  41698c:	b	416a14 <readlinkat@plt+0x13ae4>
  416990:	adrp	x8, 47c000 <renameat2@@Base+0x8768>
  416994:	add	x8, x8, #0xb68
  416998:	ldr	q0, [x8]
  41699c:	str	q0, [sp, #48]
  4169a0:	adrp	x8, 47c000 <renameat2@@Base+0x8768>
  4169a4:	add	x8, x8, #0xb78
  4169a8:	ldr	q0, [x8]
  4169ac:	str	q0, [sp, #32]
  4169b0:	ldur	x1, [x29, #-56]
  4169b4:	add	x0, sp, #0x50
  4169b8:	adrp	x2, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4169bc:	add	x2, x2, #0x860
  4169c0:	bl	443f30 <readlinkat@plt+0x41000>
  4169c4:	tbnz	w0, #0, 4169cc <readlinkat@plt+0x13a9c>
  4169c8:	b	416a14 <readlinkat@plt+0x13ae4>
  4169cc:	ldr	x0, [sp, #80]
  4169d0:	ldr	x1, [sp, #88]
  4169d4:	ldr	x2, [sp, #48]
  4169d8:	ldr	x3, [sp, #56]
  4169dc:	bl	4743c4 <renameat2@@Base+0xb2c>
  4169e0:	cmp	w0, #0x0
  4169e4:	cset	w8, le
  4169e8:	tbnz	w8, #0, 416a14 <readlinkat@plt+0x13ae4>
  4169ec:	ldr	x0, [sp, #80]
  4169f0:	ldr	x1, [sp, #88]
  4169f4:	ldr	x2, [sp, #32]
  4169f8:	ldr	x3, [sp, #40]
  4169fc:	bl	4743c4 <renameat2@@Base+0xb2c>
  416a00:	cmp	w0, #0x0
  416a04:	cset	w8, ge  // ge = tcont
  416a08:	tbnz	w8, #0, 416a14 <readlinkat@plt+0x13ae4>
  416a0c:	str	xzr, [sp, #80]
  416a10:	str	xzr, [sp, #88]
  416a14:	ldur	x8, [x29, #-24]
  416a18:	ldr	x0, [x8]
  416a1c:	bl	402c30 <free@plt>
  416a20:	ldur	x8, [x29, #-48]
  416a24:	ldur	x9, [x29, #-24]
  416a28:	str	x8, [x9]
  416a2c:	ldur	x8, [x29, #-32]
  416a30:	cbz	x8, 416a4c <readlinkat@plt+0x13b1c>
  416a34:	ldur	x8, [x29, #-32]
  416a38:	ldr	x0, [x8]
  416a3c:	bl	402c30 <free@plt>
  416a40:	ldur	x8, [x29, #-64]
  416a44:	ldur	x9, [x29, #-32]
  416a48:	str	x8, [x9]
  416a4c:	ldur	x8, [x29, #-40]
  416a50:	cbz	x8, 416a60 <readlinkat@plt+0x13b30>
  416a54:	ldur	x8, [x29, #-40]
  416a58:	ldr	q0, [sp, #80]
  416a5c:	str	q0, [x8]
  416a60:	ldp	x29, x30, [sp, #160]
  416a64:	add	sp, sp, #0xb0
  416a68:	ret
  416a6c:	sub	sp, sp, #0x50
  416a70:	stp	x29, x30, [sp, #64]
  416a74:	add	x29, sp, #0x40
  416a78:	stur	x0, [x29, #-16]
  416a7c:	stur	x1, [x29, #-24]
  416a80:	ldur	x8, [x29, #-16]
  416a84:	ldrb	w9, [x8]
  416a88:	cmp	w9, #0x22
  416a8c:	b.ne	416a94 <readlinkat@plt+0x13b64>  // b.any
  416a90:	b	416ab4 <readlinkat@plt+0x13b84>
  416a94:	adrp	x0, 47c000 <renameat2@@Base+0x8768>
  416a98:	add	x0, x0, #0xb28
  416a9c:	adrp	x1, 47c000 <renameat2@@Base+0x8768>
  416aa0:	add	x1, x1, #0x880
  416aa4:	mov	w2, #0x542                 	// #1346
  416aa8:	adrp	x3, 47c000 <renameat2@@Base+0x8768>
  416aac:	add	x3, x3, #0xb32
  416ab0:	bl	402e40 <__assert_fail@plt>
  416ab4:	ldur	x8, [x29, #-16]
  416ab8:	add	x8, x8, #0x1
  416abc:	stur	x8, [x29, #-16]
  416ac0:	ldur	x0, [x29, #-16]
  416ac4:	bl	402780 <strlen@plt>
  416ac8:	bl	474684 <renameat2@@Base+0xdec>
  416acc:	str	x0, [sp, #24]
  416ad0:	str	x0, [sp, #32]
  416ad4:	ldur	x8, [x29, #-16]
  416ad8:	add	x9, x8, #0x1
  416adc:	stur	x9, [x29, #-16]
  416ae0:	ldrb	w10, [x8]
  416ae4:	strb	w10, [sp, #23]
  416ae8:	ldrb	w10, [sp, #23]
  416aec:	str	w10, [sp, #12]
  416af0:	cbz	w10, 416b18 <readlinkat@plt+0x13be8>
  416af4:	b	416af8 <readlinkat@plt+0x13bc8>
  416af8:	ldr	w8, [sp, #12]
  416afc:	cmp	w8, #0x22
  416b00:	b.eq	416b1c <readlinkat@plt+0x13bec>  // b.none
  416b04:	b	416b08 <readlinkat@plt+0x13bd8>
  416b08:	ldr	w8, [sp, #12]
  416b0c:	cmp	w8, #0x5c
  416b10:	b.eq	416b78 <readlinkat@plt+0x13c48>  // b.none
  416b14:	b	416b7c <readlinkat@plt+0x13c4c>
  416b18:	b	416cf4 <readlinkat@plt+0x13dc4>
  416b1c:	ldr	x8, [sp, #24]
  416b20:	add	x9, x8, #0x1
  416b24:	str	x9, [sp, #24]
  416b28:	mov	w10, #0x0                   	// #0
  416b2c:	strb	w10, [x8]
  416b30:	ldr	x0, [sp, #32]
  416b34:	ldr	x8, [sp, #24]
  416b38:	ldr	x9, [sp, #32]
  416b3c:	subs	x1, x8, x9
  416b40:	bl	402a90 <realloc@plt>
  416b44:	str	x0, [sp, #24]
  416b48:	ldr	x8, [sp, #24]
  416b4c:	cbz	x8, 416b58 <readlinkat@plt+0x13c28>
  416b50:	ldr	x8, [sp, #24]
  416b54:	str	x8, [sp, #32]
  416b58:	ldur	x8, [x29, #-24]
  416b5c:	cbz	x8, 416b6c <readlinkat@plt+0x13c3c>
  416b60:	ldur	x8, [x29, #-16]
  416b64:	ldur	x9, [x29, #-24]
  416b68:	str	x8, [x9]
  416b6c:	ldr	x8, [sp, #32]
  416b70:	stur	x8, [x29, #-8]
  416b74:	b	416d18 <readlinkat@plt+0x13de8>
  416b78:	b	416b94 <readlinkat@plt+0x13c64>
  416b7c:	ldrb	w8, [sp, #23]
  416b80:	ldr	x9, [sp, #24]
  416b84:	add	x10, x9, #0x1
  416b88:	str	x10, [sp, #24]
  416b8c:	strb	w8, [x9]
  416b90:	b	416ad4 <readlinkat@plt+0x13ba4>
  416b94:	ldur	x8, [x29, #-16]
  416b98:	add	x9, x8, #0x1
  416b9c:	stur	x9, [x29, #-16]
  416ba0:	ldrb	w10, [x8]
  416ba4:	strb	w10, [sp, #23]
  416ba8:	ldrb	w10, [sp, #23]
  416bac:	subs	w10, w10, #0x22
  416bb0:	mov	w8, w10
  416bb4:	ubfx	x8, x8, #0, #32
  416bb8:	cmp	x8, #0x54
  416bbc:	str	x8, [sp]
  416bc0:	b.hi	416cd8 <readlinkat@plt+0x13da8>  // b.pmore
  416bc4:	adrp	x8, 47c000 <renameat2@@Base+0x8768>
  416bc8:	add	x8, x8, #0x4e8
  416bcc:	ldr	x11, [sp]
  416bd0:	ldrsw	x10, [x8, x11, lsl #2]
  416bd4:	add	x9, x8, x10
  416bd8:	br	x9
  416bdc:	mov	w8, #0x7                   	// #7
  416be0:	strb	w8, [sp, #23]
  416be4:	b	416cdc <readlinkat@plt+0x13dac>
  416be8:	mov	w8, #0x8                   	// #8
  416bec:	strb	w8, [sp, #23]
  416bf0:	b	416cdc <readlinkat@plt+0x13dac>
  416bf4:	mov	w8, #0xc                   	// #12
  416bf8:	strb	w8, [sp, #23]
  416bfc:	b	416cdc <readlinkat@plt+0x13dac>
  416c00:	mov	w8, #0xa                   	// #10
  416c04:	strb	w8, [sp, #23]
  416c08:	b	416cdc <readlinkat@plt+0x13dac>
  416c0c:	mov	w8, #0xd                   	// #13
  416c10:	strb	w8, [sp, #23]
  416c14:	b	416cdc <readlinkat@plt+0x13dac>
  416c18:	mov	w8, #0x9                   	// #9
  416c1c:	strb	w8, [sp, #23]
  416c20:	b	416cdc <readlinkat@plt+0x13dac>
  416c24:	mov	w8, #0xb                   	// #11
  416c28:	strb	w8, [sp, #23]
  416c2c:	b	416cdc <readlinkat@plt+0x13dac>
  416c30:	b	416cdc <readlinkat@plt+0x13dac>
  416c34:	ldrb	w8, [sp, #23]
  416c38:	subs	w8, w8, #0x30
  416c3c:	lsl	w8, w8, #6
  416c40:	str	w8, [sp, #16]
  416c44:	ldur	x9, [x29, #-16]
  416c48:	add	x10, x9, #0x1
  416c4c:	stur	x10, [x29, #-16]
  416c50:	ldrb	w8, [x9]
  416c54:	strb	w8, [sp, #23]
  416c58:	ldrb	w8, [sp, #23]
  416c5c:	cmp	w8, #0x30
  416c60:	b.lt	416c70 <readlinkat@plt+0x13d40>  // b.tstop
  416c64:	ldrb	w8, [sp, #23]
  416c68:	cmp	w8, #0x37
  416c6c:	b.le	416c74 <readlinkat@plt+0x13d44>
  416c70:	b	416cf4 <readlinkat@plt+0x13dc4>
  416c74:	ldrb	w8, [sp, #23]
  416c78:	subs	w8, w8, #0x30
  416c7c:	ldr	w9, [sp, #16]
  416c80:	orr	w8, w9, w8, lsl #3
  416c84:	str	w8, [sp, #16]
  416c88:	ldur	x10, [x29, #-16]
  416c8c:	add	x11, x10, #0x1
  416c90:	stur	x11, [x29, #-16]
  416c94:	ldrb	w8, [x10]
  416c98:	strb	w8, [sp, #23]
  416c9c:	ldrb	w8, [sp, #23]
  416ca0:	cmp	w8, #0x30
  416ca4:	b.lt	416cb4 <readlinkat@plt+0x13d84>  // b.tstop
  416ca8:	ldrb	w8, [sp, #23]
  416cac:	cmp	w8, #0x37
  416cb0:	b.le	416cb8 <readlinkat@plt+0x13d88>
  416cb4:	b	416cf4 <readlinkat@plt+0x13dc4>
  416cb8:	ldrb	w8, [sp, #23]
  416cbc:	subs	w8, w8, #0x30
  416cc0:	ldr	w9, [sp, #16]
  416cc4:	orr	w8, w9, w8
  416cc8:	str	w8, [sp, #16]
  416ccc:	ldr	w8, [sp, #16]
  416cd0:	strb	w8, [sp, #23]
  416cd4:	b	416cdc <readlinkat@plt+0x13dac>
  416cd8:	b	416cf4 <readlinkat@plt+0x13dc4>
  416cdc:	ldrb	w8, [sp, #23]
  416ce0:	ldr	x9, [sp, #24]
  416ce4:	add	x10, x9, #0x1
  416ce8:	str	x10, [sp, #24]
  416cec:	strb	w8, [x9]
  416cf0:	b	416ad4 <readlinkat@plt+0x13ba4>
  416cf4:	ldr	x0, [sp, #32]
  416cf8:	bl	402c30 <free@plt>
  416cfc:	ldur	x8, [x29, #-24]
  416d00:	cbz	x8, 416d10 <readlinkat@plt+0x13de0>
  416d04:	ldur	x8, [x29, #-16]
  416d08:	ldur	x9, [x29, #-24]
  416d0c:	str	x8, [x9]
  416d10:	mov	x8, xzr
  416d14:	stur	x8, [x29, #-8]
  416d18:	ldur	x0, [x29, #-8]
  416d1c:	ldp	x29, x30, [sp, #64]
  416d20:	add	sp, sp, #0x50
  416d24:	ret
  416d28:	sub	sp, sp, #0x50
  416d2c:	stp	x29, x30, [sp, #64]
  416d30:	add	x29, sp, #0x40
  416d34:	stur	x0, [x29, #-16]
  416d38:	stur	w1, [x29, #-20]
  416d3c:	ldur	w8, [x29, #-20]
  416d40:	stur	w8, [x29, #-24]
  416d44:	ldur	x9, [x29, #-16]
  416d48:	str	x9, [sp, #24]
  416d4c:	str	x9, [sp, #32]
  416d50:	ldr	x8, [sp, #32]
  416d54:	ldrb	w9, [x8]
  416d58:	cbz	w9, 416dd0 <readlinkat@plt+0x13ea0>
  416d5c:	ldr	x8, [sp, #32]
  416d60:	ldrb	w9, [x8]
  416d64:	cmp	w9, #0x2f
  416d68:	b.ne	416dc0 <readlinkat@plt+0x13e90>  // b.any
  416d6c:	ldr	x8, [sp, #32]
  416d70:	ldrb	w9, [x8, #1]
  416d74:	cmp	w9, #0x2f
  416d78:	b.ne	416d8c <readlinkat@plt+0x13e5c>  // b.any
  416d7c:	ldr	x8, [sp, #32]
  416d80:	add	x8, x8, #0x1
  416d84:	str	x8, [sp, #32]
  416d88:	b	416d6c <readlinkat@plt+0x13e3c>
  416d8c:	ldur	w8, [x29, #-20]
  416d90:	cmp	w8, #0x0
  416d94:	cset	w8, lt  // lt = tstop
  416d98:	tbnz	w8, #0, 416db4 <readlinkat@plt+0x13e84>
  416d9c:	ldur	w8, [x29, #-24]
  416da0:	subs	w8, w8, #0x1
  416da4:	stur	w8, [x29, #-24]
  416da8:	cmp	w8, #0x0
  416dac:	cset	w8, lt  // lt = tstop
  416db0:	tbnz	w8, #0, 416dc0 <readlinkat@plt+0x13e90>
  416db4:	ldr	x8, [sp, #32]
  416db8:	add	x8, x8, #0x1
  416dbc:	str	x8, [sp, #24]
  416dc0:	ldr	x8, [sp, #32]
  416dc4:	add	x8, x8, #0x1
  416dc8:	str	x8, [sp, #32]
  416dcc:	b	416d50 <readlinkat@plt+0x13e20>
  416dd0:	ldur	w8, [x29, #-20]
  416dd4:	cmp	w8, #0x0
  416dd8:	cset	w8, lt  // lt = tstop
  416ddc:	tbnz	w8, #0, 416df0 <readlinkat@plt+0x13ec0>
  416de0:	ldur	w8, [x29, #-24]
  416de4:	cmp	w8, #0x0
  416de8:	cset	w8, gt
  416dec:	tbnz	w8, #0, 416e38 <readlinkat@plt+0x13f08>
  416df0:	ldr	x8, [sp, #24]
  416df4:	ldrb	w9, [x8]
  416df8:	cbz	w9, 416e38 <readlinkat@plt+0x13f08>
  416dfc:	ldur	x0, [x29, #-16]
  416e00:	ldr	x1, [sp, #24]
  416e04:	ldr	x8, [sp, #24]
  416e08:	str	x0, [sp, #16]
  416e0c:	mov	x0, x8
  416e10:	str	x1, [sp, #8]
  416e14:	bl	402780 <strlen@plt>
  416e18:	add	x2, x0, #0x1
  416e1c:	ldr	x0, [sp, #16]
  416e20:	ldr	x1, [sp, #8]
  416e24:	bl	402770 <memmove@plt>
  416e28:	mov	w9, #0x1                   	// #1
  416e2c:	and	w9, w9, #0x1
  416e30:	sturb	w9, [x29, #-1]
  416e34:	b	416e44 <readlinkat@plt+0x13f14>
  416e38:	mov	w8, wzr
  416e3c:	and	w8, w8, #0x1
  416e40:	sturb	w8, [x29, #-1]
  416e44:	ldurb	w8, [x29, #-1]
  416e48:	and	w0, w8, #0x1
  416e4c:	ldp	x29, x30, [sp, #64]
  416e50:	add	sp, sp, #0x50
  416e54:	ret
  416e58:	sub	sp, sp, #0x50
  416e5c:	stp	x29, x30, [sp, #64]
  416e60:	add	x29, sp, #0x40
  416e64:	stur	x0, [x29, #-16]
  416e68:	stur	w1, [x29, #-20]
  416e6c:	str	x2, [sp, #32]
  416e70:	bl	402bc0 <__ctype_b_loc@plt>
  416e74:	ldr	x8, [x0]
  416e78:	ldur	x9, [x29, #-16]
  416e7c:	ldrb	w10, [x9]
  416e80:	ldrh	w10, [x8, w10, sxtw #1]
  416e84:	and	w10, w10, #0x2000
  416e88:	cbz	w10, 416e9c <readlinkat@plt+0x13f6c>
  416e8c:	ldur	x8, [x29, #-16]
  416e90:	add	x8, x8, #0x1
  416e94:	stur	x8, [x29, #-16]
  416e98:	b	416e70 <readlinkat@plt+0x13f40>
  416e9c:	ldur	x8, [x29, #-16]
  416ea0:	ldrb	w9, [x8]
  416ea4:	cmp	w9, #0x22
  416ea8:	b.ne	416ed4 <readlinkat@plt+0x13fa4>  // b.any
  416eac:	ldur	x0, [x29, #-16]
  416eb0:	ldr	x1, [sp, #32]
  416eb4:	bl	416a6c <readlinkat@plt+0x13b3c>
  416eb8:	str	x0, [sp, #24]
  416ebc:	ldr	x8, [sp, #24]
  416ec0:	cbnz	x8, 416ed0 <readlinkat@plt+0x13fa0>
  416ec4:	mov	x8, xzr
  416ec8:	stur	x8, [x29, #-8]
  416ecc:	b	416f84 <readlinkat@plt+0x14054>
  416ed0:	b	416f5c <readlinkat@plt+0x1402c>
  416ed4:	ldur	x8, [x29, #-16]
  416ed8:	str	x8, [sp, #16]
  416edc:	ldr	x8, [sp, #16]
  416ee0:	ldrb	w9, [x8]
  416ee4:	mov	w10, #0x0                   	// #0
  416ee8:	str	w10, [sp, #12]
  416eec:	cbz	w9, 416f14 <readlinkat@plt+0x13fe4>
  416ef0:	bl	402bc0 <__ctype_b_loc@plt>
  416ef4:	ldr	x8, [x0]
  416ef8:	ldr	x9, [sp, #16]
  416efc:	ldrb	w10, [x9]
  416f00:	ldrh	w10, [x8, w10, sxtw #1]
  416f04:	tst	w10, #0x2000
  416f08:	cset	w10, ne  // ne = any
  416f0c:	eor	w10, w10, #0x1
  416f10:	str	w10, [sp, #12]
  416f14:	ldr	w8, [sp, #12]
  416f18:	tbnz	w8, #0, 416f20 <readlinkat@plt+0x13ff0>
  416f1c:	b	416f30 <readlinkat@plt+0x14000>
  416f20:	ldr	x8, [sp, #16]
  416f24:	add	x8, x8, #0x1
  416f28:	str	x8, [sp, #16]
  416f2c:	b	416edc <readlinkat@plt+0x13fac>
  416f30:	ldur	x0, [x29, #-16]
  416f34:	ldr	x8, [sp, #16]
  416f38:	ldur	x9, [x29, #-16]
  416f3c:	subs	x1, x8, x9
  416f40:	bl	475ccc <renameat2@@Base+0x2434>
  416f44:	str	x0, [sp, #24]
  416f48:	ldr	x8, [sp, #32]
  416f4c:	cbz	x8, 416f5c <readlinkat@plt+0x1402c>
  416f50:	ldr	x8, [sp, #16]
  416f54:	ldr	x9, [sp, #32]
  416f58:	str	x8, [x9]
  416f5c:	ldr	x0, [sp, #24]
  416f60:	ldur	w1, [x29, #-20]
  416f64:	bl	416d28 <readlinkat@plt+0x13df8>
  416f68:	tbnz	w0, #0, 416f7c <readlinkat@plt+0x1404c>
  416f6c:	ldr	x0, [sp, #24]
  416f70:	bl	402c30 <free@plt>
  416f74:	mov	x8, xzr
  416f78:	str	x8, [sp, #24]
  416f7c:	ldr	x8, [sp, #24]
  416f80:	stur	x8, [x29, #-8]
  416f84:	ldur	x0, [x29, #-8]
  416f88:	ldp	x29, x30, [sp, #64]
  416f8c:	add	sp, sp, #0x50
  416f90:	ret
  416f94:	sub	sp, sp, #0x30
  416f98:	stp	x29, x30, [sp, #32]
  416f9c:	add	x29, sp, #0x20
  416fa0:	stur	x0, [x29, #-8]
  416fa4:	str	x1, [sp, #16]
  416fa8:	str	w2, [sp, #12]
  416fac:	ldur	x0, [x29, #-8]
  416fb0:	ldr	x1, [sp, #16]
  416fb4:	ldr	w2, [sp, #12]
  416fb8:	bl	402b50 <fseek@plt>
  416fbc:	cbz	w0, 416fcc <readlinkat@plt+0x1409c>
  416fc0:	adrp	x0, 47c000 <renameat2@@Base+0x8768>
  416fc4:	add	x0, x0, #0xaf1
  416fc8:	bl	413d88 <readlinkat@plt+0x10e58>
  416fcc:	ldp	x29, x30, [sp, #32]
  416fd0:	add	sp, sp, #0x30
  416fd4:	ret
  416fd8:	sub	sp, sp, #0x70
  416fdc:	stp	x29, x30, [sp, #96]
  416fe0:	add	x29, sp, #0x60
  416fe4:	stur	x0, [x29, #-8]
  416fe8:	sturb	w1, [x29, #-9]
  416fec:	stur	x2, [x29, #-24]
  416ff0:	stur	w3, [x29, #-28]
  416ff4:	stur	w4, [x29, #-32]
  416ff8:	ldur	w8, [x29, #-28]
  416ffc:	str	w8, [sp, #48]
  417000:	ldur	w8, [x29, #-32]
  417004:	str	w8, [sp, #52]
  417008:	ldur	x9, [x29, #-24]
  41700c:	cbz	x9, 417098 <readlinkat@plt+0x14168>
  417010:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  417014:	add	x8, x8, #0xa59
  417018:	ldrb	w9, [x8]
  41701c:	tbnz	w9, #0, 417098 <readlinkat@plt+0x14168>
  417020:	ldur	x0, [x29, #-24]
  417024:	bl	41b4a8 <readlinkat@plt+0x18578>
  417028:	str	x0, [sp, #32]
  41702c:	ldur	x0, [x29, #-24]
  417030:	bl	41b4e0 <readlinkat@plt+0x185b0>
  417034:	str	x0, [sp, #24]
  417038:	ldr	x0, [sp, #32]
  41703c:	bl	402780 <strlen@plt>
  417040:	add	x8, x0, #0x1
  417044:	ldr	x0, [sp, #24]
  417048:	str	x8, [sp, #8]
  41704c:	bl	402780 <strlen@plt>
  417050:	ldr	x8, [sp, #8]
  417054:	add	x9, x8, x0
  417058:	add	x0, x9, #0x9
  41705c:	bl	474684 <renameat2@@Base+0xdec>
  417060:	stur	x0, [x29, #-40]
  417064:	ldur	x0, [x29, #-40]
  417068:	ldr	x2, [sp, #32]
  41706c:	ldr	x3, [sp, #24]
  417070:	ldurb	w4, [x29, #-9]
  417074:	adrp	x1, 47c000 <renameat2@@Base+0x8768>
  417078:	add	x1, x1, #0xaf7
  41707c:	bl	402870 <sprintf@plt>
  417080:	ldr	x8, [sp, #32]
  417084:	mov	x0, x8
  417088:	bl	402c30 <free@plt>
  41708c:	ldr	x0, [sp, #24]
  417090:	bl	402c30 <free@plt>
  417094:	b	417118 <readlinkat@plt+0x141e8>
  417098:	adrp	x0, 47c000 <renameat2@@Base+0x8768>
  41709c:	add	x0, x0, #0xb06
  4170a0:	bl	402e70 <getenv@plt>
  4170a4:	str	x0, [sp, #16]
  4170a8:	ldr	x8, [sp, #16]
  4170ac:	cbnz	x8, 4170c0 <readlinkat@plt+0x14190>
  4170b0:	adrp	x0, 47c000 <renameat2@@Base+0x8768>
  4170b4:	add	x0, x0, #0xb0d
  4170b8:	bl	402e70 <getenv@plt>
  4170bc:	str	x0, [sp, #16]
  4170c0:	ldr	x8, [sp, #16]
  4170c4:	cbnz	x8, 4170d8 <readlinkat@plt+0x141a8>
  4170c8:	adrp	x0, 47c000 <renameat2@@Base+0x8768>
  4170cc:	add	x0, x0, #0xb11
  4170d0:	bl	402e70 <getenv@plt>
  4170d4:	str	x0, [sp, #16]
  4170d8:	ldr	x8, [sp, #16]
  4170dc:	cbnz	x8, 4170ec <readlinkat@plt+0x141bc>
  4170e0:	adrp	x8, 47c000 <renameat2@@Base+0x8768>
  4170e4:	add	x8, x8, #0xb16
  4170e8:	str	x8, [sp, #16]
  4170ec:	ldr	x0, [sp, #16]
  4170f0:	bl	402780 <strlen@plt>
  4170f4:	add	x0, x0, #0xa
  4170f8:	bl	474684 <renameat2@@Base+0xdec>
  4170fc:	stur	x0, [x29, #-40]
  417100:	ldur	x0, [x29, #-40]
  417104:	ldr	x2, [sp, #16]
  417108:	ldurb	w3, [x29, #-9]
  41710c:	adrp	x1, 47c000 <renameat2@@Base+0x8768>
  417110:	add	x1, x1, #0xb1b
  417114:	bl	402870 <sprintf@plt>
  417118:	ldur	x0, [x29, #-40]
  41711c:	mov	w8, wzr
  417120:	mov	w1, w8
  417124:	add	x2, sp, #0x30
  417128:	adrp	x3, 417000 <readlinkat@plt+0x140d0>
  41712c:	add	x3, x3, #0x154
  417130:	bl	473ef4 <renameat2@@Base+0x65c>
  417134:	str	w0, [sp, #44]
  417138:	ldur	x9, [x29, #-40]
  41713c:	ldur	x10, [x29, #-8]
  417140:	str	x9, [x10]
  417144:	ldr	w0, [sp, #44]
  417148:	ldp	x29, x30, [sp, #96]
  41714c:	add	sp, sp, #0x70
  417150:	ret
  417154:	sub	sp, sp, #0x30
  417158:	stp	x29, x30, [sp, #32]
  41715c:	add	x29, sp, #0x20
  417160:	mov	w8, #0x2                   	// #2
  417164:	stur	x0, [x29, #-8]
  417168:	str	x1, [sp, #16]
  41716c:	ldr	x9, [sp, #16]
  417170:	str	x9, [sp, #8]
  417174:	str	w8, [sp, #4]
  417178:	ldur	x0, [x29, #-8]
  41717c:	ldr	x8, [sp, #8]
  417180:	ldr	w9, [x8]
  417184:	mov	w10, #0xc0                  	// #192
  417188:	orr	w1, w10, w9
  41718c:	ldr	x8, [sp, #8]
  417190:	ldr	w2, [x8, #4]
  417194:	bl	411bb8 <readlinkat@plt+0xec88>
  417198:	str	w0, [sp]
  41719c:	ldr	w9, [sp]
  4171a0:	cmp	w9, #0x0
  4171a4:	cset	w9, ge  // ge = tcont
  4171a8:	tbnz	w9, #0, 4171d0 <readlinkat@plt+0x142a0>
  4171ac:	bl	402e50 <__errno_location@plt>
  4171b0:	ldr	w8, [x0]
  4171b4:	ldr	w9, [sp, #4]
  4171b8:	cmp	w8, w9
  4171bc:	b.ne	4171d0 <readlinkat@plt+0x142a0>  // b.any
  4171c0:	ldur	x0, [x29, #-8]
  4171c4:	bl	41471c <readlinkat@plt+0x117ec>
  4171c8:	str	wzr, [sp, #4]
  4171cc:	b	417178 <readlinkat@plt+0x14248>
  4171d0:	ldr	w0, [sp]
  4171d4:	ldp	x29, x30, [sp, #32]
  4171d8:	add	sp, sp, #0x30
  4171dc:	ret
  4171e0:	sub	sp, sp, #0x20
  4171e4:	str	x0, [sp, #16]
  4171e8:	ldr	x8, [sp, #16]
  4171ec:	ldrb	w9, [x8]
  4171f0:	cmp	w9, #0x2f
  4171f4:	b.ne	417208 <readlinkat@plt+0x142d8>  // b.any
  4171f8:	mov	w8, wzr
  4171fc:	and	w8, w8, #0x1
  417200:	strb	w8, [sp, #31]
  417204:	b	4172e8 <readlinkat@plt+0x143b8>
  417208:	ldr	x8, [sp, #16]
  41720c:	ldrb	w9, [x8]
  417210:	cbz	w9, 4172dc <readlinkat@plt+0x143ac>
  417214:	ldr	x8, [sp, #16]
  417218:	ldrb	w9, [x8]
  41721c:	cmp	w9, #0x2e
  417220:	b.ne	417270 <readlinkat@plt+0x14340>  // b.any
  417224:	ldr	x8, [sp, #16]
  417228:	add	x9, x8, #0x1
  41722c:	str	x9, [sp, #16]
  417230:	ldrb	w10, [x8, #1]
  417234:	cmp	w10, #0x2e
  417238:	b.ne	417270 <readlinkat@plt+0x14340>  // b.any
  41723c:	ldr	x8, [sp, #16]
  417240:	add	x9, x8, #0x1
  417244:	str	x9, [sp, #16]
  417248:	ldrb	w10, [x8, #1]
  41724c:	cbz	w10, 417260 <readlinkat@plt+0x14330>
  417250:	ldr	x8, [sp, #16]
  417254:	ldrb	w9, [x8]
  417258:	cmp	w9, #0x2f
  41725c:	b.ne	417270 <readlinkat@plt+0x14340>  // b.any
  417260:	mov	w8, wzr
  417264:	and	w8, w8, #0x1
  417268:	strb	w8, [sp, #31]
  41726c:	b	4172e8 <readlinkat@plt+0x143b8>
  417270:	ldr	x8, [sp, #16]
  417274:	ldrb	w9, [x8]
  417278:	mov	w10, #0x0                   	// #0
  41727c:	str	w10, [sp, #12]
  417280:	cbz	w9, 41729c <readlinkat@plt+0x1436c>
  417284:	ldr	x8, [sp, #16]
  417288:	ldrb	w9, [x8]
  41728c:	cmp	w9, #0x2f
  417290:	cset	w9, eq  // eq = none
  417294:	eor	w9, w9, #0x1
  417298:	str	w9, [sp, #12]
  41729c:	ldr	w8, [sp, #12]
  4172a0:	tbnz	w8, #0, 4172a8 <readlinkat@plt+0x14378>
  4172a4:	b	4172b8 <readlinkat@plt+0x14388>
  4172a8:	ldr	x8, [sp, #16]
  4172ac:	add	x8, x8, #0x1
  4172b0:	str	x8, [sp, #16]
  4172b4:	b	417270 <readlinkat@plt+0x14340>
  4172b8:	ldr	x8, [sp, #16]
  4172bc:	ldrb	w9, [x8]
  4172c0:	cmp	w9, #0x2f
  4172c4:	b.ne	4172d8 <readlinkat@plt+0x143a8>  // b.any
  4172c8:	ldr	x8, [sp, #16]
  4172cc:	add	x8, x8, #0x1
  4172d0:	str	x8, [sp, #16]
  4172d4:	b	4172b8 <readlinkat@plt+0x14388>
  4172d8:	b	417208 <readlinkat@plt+0x142d8>
  4172dc:	mov	w8, #0x1                   	// #1
  4172e0:	and	w8, w8, #0x1
  4172e4:	strb	w8, [sp, #31]
  4172e8:	ldrb	w8, [sp, #31]
  4172ec:	and	w0, w8, #0x1
  4172f0:	add	sp, sp, #0x20
  4172f4:	ret
  4172f8:	stp	x29, x30, [sp, #-16]!
  4172fc:	mov	x29, sp
  417300:	sub	sp, sp, #0xf0
  417304:	sub	x8, x29, #0x28
  417308:	mov	w9, #0x2f                  	// #47
  41730c:	mov	w10, #0x0                   	// #0
  417310:	sub	x1, x29, #0xa8
  417314:	str	x0, [x8, #24]
  417318:	stur	wzr, [x29, #-20]
  41731c:	ldur	w11, [x29, #-20]
  417320:	add	w11, w11, #0x2
  417324:	mov	w12, w11
  417328:	ubfx	x12, x12, #0, #32
  41732c:	mov	x13, sp
  417330:	str	x13, [x8, #8]
  417334:	mov	x13, #0xf                   	// #15
  417338:	mov	w14, #0x1                   	// #1
  41733c:	umaddl	x13, w11, w14, x13
  417340:	and	x13, x13, #0xfffffffffffffff0
  417344:	mov	x15, sp
  417348:	subs	x13, x15, x13
  41734c:	mov	sp, x13
  417350:	str	x12, [x8]
  417354:	ldr	x12, [x8, #24]
  417358:	ldur	w11, [x29, #-20]
  41735c:	mov	w2, w11
  417360:	mov	x0, x13
  417364:	stur	x1, [x29, #-200]
  417368:	mov	x1, x12
  41736c:	stur	x8, [x29, #-208]
  417370:	stur	w9, [x29, #-212]
  417374:	stur	w10, [x29, #-216]
  417378:	stur	x13, [x29, #-224]
  41737c:	bl	402760 <memcpy@plt>
  417380:	ldur	w9, [x29, #-20]
  417384:	mov	w8, w9
  417388:	ldur	x12, [x29, #-224]
  41738c:	add	x8, x12, x8
  417390:	ldur	w9, [x29, #-212]
  417394:	strb	w9, [x8]
  417398:	ldur	w10, [x29, #-20]
  41739c:	add	w10, w10, #0x1
  4173a0:	mov	w8, w10
  4173a4:	ubfx	x8, x8, #0, #32
  4173a8:	add	x8, x12, x8
  4173ac:	ldur	w10, [x29, #-216]
  4173b0:	strb	w10, [x8]
  4173b4:	mov	x0, x12
  4173b8:	ldur	x1, [x29, #-200]
  4173bc:	bl	4792f0 <renameat2@@Base+0x5a58>
  4173c0:	cbz	w0, 4173dc <readlinkat@plt+0x144ac>
  4173c4:	mov	w8, wzr
  4173c8:	and	w8, w8, #0x1
  4173cc:	sturb	w8, [x29, #-1]
  4173d0:	mov	w8, #0x1                   	// #1
  4173d4:	stur	w8, [x29, #-188]
  4173d8:	b	417458 <readlinkat@plt+0x14528>
  4173dc:	sub	x1, x29, #0xa8
  4173e0:	ldur	x8, [x29, #-168]
  4173e4:	stur	x8, [x29, #-176]
  4173e8:	ldur	x8, [x29, #-160]
  4173ec:	stur	x8, [x29, #-184]
  4173f0:	adrp	x0, 47a000 <renameat2@@Base+0x6768>
  4173f4:	add	x0, x0, #0xf70
  4173f8:	bl	4792f0 <renameat2@@Base+0x5a58>
  4173fc:	cbz	w0, 417418 <readlinkat@plt+0x144e8>
  417400:	mov	w8, wzr
  417404:	and	w8, w8, #0x1
  417408:	sturb	w8, [x29, #-1]
  41740c:	mov	w8, #0x1                   	// #1
  417410:	stur	w8, [x29, #-188]
  417414:	b	417458 <readlinkat@plt+0x14528>
  417418:	ldur	x8, [x29, #-176]
  41741c:	ldur	x9, [x29, #-168]
  417420:	mov	w10, #0x0                   	// #0
  417424:	cmp	x8, x9
  417428:	stur	w10, [x29, #-228]
  41742c:	b.ne	417444 <readlinkat@plt+0x14514>  // b.any
  417430:	ldur	x8, [x29, #-184]
  417434:	ldur	x9, [x29, #-160]
  417438:	cmp	x8, x9
  41743c:	cset	w10, eq  // eq = none
  417440:	stur	w10, [x29, #-228]
  417444:	ldur	w8, [x29, #-228]
  417448:	and	w8, w8, #0x1
  41744c:	sturb	w8, [x29, #-1]
  417450:	mov	w8, #0x1                   	// #1
  417454:	stur	w8, [x29, #-188]
  417458:	ldur	x8, [x29, #-208]
  41745c:	ldr	x9, [x8, #8]
  417460:	mov	sp, x9
  417464:	ldurb	w10, [x29, #-1]
  417468:	and	w0, w10, #0x1
  41746c:	mov	sp, x29
  417470:	ldp	x29, x30, [sp], #16
  417474:	ret
  417478:	sub	sp, sp, #0x140
  41747c:	stp	x29, x30, [sp, #288]
  417480:	str	x28, [sp, #304]
  417484:	add	x29, sp, #0x120
  417488:	sub	x8, x29, #0x38
  41748c:	str	q7, [sp, #128]
  417490:	str	q6, [sp, #112]
  417494:	str	q5, [sp, #96]
  417498:	str	q4, [sp, #80]
  41749c:	str	q3, [sp, #64]
  4174a0:	str	q2, [sp, #48]
  4174a4:	str	q1, [sp, #32]
  4174a8:	str	q0, [sp, #16]
  4174ac:	str	x7, [sp, #184]
  4174b0:	str	x6, [sp, #176]
  4174b4:	str	x5, [sp, #168]
  4174b8:	str	x4, [sp, #160]
  4174bc:	str	x3, [sp, #152]
  4174c0:	str	x2, [sp, #144]
  4174c4:	stur	x0, [x29, #-8]
  4174c8:	stur	x1, [x29, #-16]
  4174cc:	str	x8, [sp, #8]
  4174d0:	bl	402e50 <__errno_location@plt>
  4174d4:	ldr	w9, [x0]
  4174d8:	stur	w9, [x29, #-20]
  4174dc:	ldur	w9, [x29, #-20]
  4174e0:	subs	w9, w9, #0x26
  4174e4:	b.eq	417568 <readlinkat@plt+0x14638>  // b.none
  4174e8:	b	4174ec <readlinkat@plt+0x145bc>
  4174ec:	ldur	w8, [x29, #-20]
  4174f0:	subs	w8, w8, #0x5f
  4174f4:	b.eq	417568 <readlinkat@plt+0x14638>  // b.none
  4174f8:	b	4174fc <readlinkat@plt+0x145cc>
  4174fc:	ldur	w8, [x29, #-20]
  417500:	subs	w8, w8, #0x1
  417504:	b.eq	417568 <readlinkat@plt+0x14638>  // b.none
  417508:	b	41750c <readlinkat@plt+0x145dc>
  41750c:	mov	w8, #0xffffff80            	// #-128
  417510:	stur	w8, [x29, #-28]
  417514:	mov	w8, #0xffffffd0            	// #-48
  417518:	stur	w8, [x29, #-32]
  41751c:	add	x9, x29, #0x20
  417520:	stur	x9, [x29, #-56]
  417524:	add	x9, sp, #0x10
  417528:	add	x9, x9, #0x80
  41752c:	stur	x9, [x29, #-40]
  417530:	add	x9, sp, #0x90
  417534:	add	x9, x9, #0x30
  417538:	stur	x9, [x29, #-48]
  41753c:	ldur	w1, [x29, #-20]
  417540:	ldur	x2, [x29, #-16]
  417544:	ldr	x9, [sp, #8]
  417548:	ldr	q0, [x9]
  41754c:	ldr	q1, [x9, #16]
  417550:	stur	q1, [x29, #-80]
  417554:	stur	q0, [x29, #-96]
  417558:	mov	w0, wzr
  41755c:	sub	x3, x29, #0x60
  417560:	bl	474518 <renameat2@@Base+0xc80>
  417564:	b	417568 <readlinkat@plt+0x14638>
  417568:	ldr	x28, [sp, #304]
  41756c:	ldp	x29, x30, [sp, #288]
  417570:	add	sp, sp, #0x140
  417574:	ret
  417578:	sub	sp, sp, #0x20
  41757c:	stp	x29, x30, [sp, #16]
  417580:	add	x29, sp, #0x10
  417584:	str	x0, [sp, #8]
  417588:	str	x1, [sp]
  41758c:	ldr	x0, [sp]
  417590:	bl	473254 <readlinkat@plt+0x70324>
  417594:	ldp	x29, x30, [sp, #16]
  417598:	add	sp, sp, #0x20
  41759c:	ret
  4175a0:	sub	sp, sp, #0x10
  4175a4:	str	x0, [sp, #8]
  4175a8:	str	x1, [sp]
  4175ac:	add	sp, sp, #0x10
  4175b0:	ret
  4175b4:	sub	sp, sp, #0x30
  4175b8:	stp	x29, x30, [sp, #32]
  4175bc:	add	x29, sp, #0x20
  4175c0:	stur	x0, [x29, #-8]
  4175c4:	str	x1, [sp, #16]
  4175c8:	ldur	x0, [x29, #-8]
  4175cc:	ldr	x1, [sp, #16]
  4175d0:	bl	402c10 <attr_copy_action@plt>
  4175d4:	str	w0, [sp, #12]
  4175d8:	ldr	w8, [sp, #12]
  4175dc:	mov	w9, #0x1                   	// #1
  4175e0:	str	w9, [sp, #8]
  4175e4:	cbz	w8, 4175f8 <readlinkat@plt+0x146c8>
  4175e8:	ldr	w8, [sp, #12]
  4175ec:	cmp	w8, #0x2
  4175f0:	cset	w8, eq  // eq = none
  4175f4:	str	w8, [sp, #8]
  4175f8:	ldr	w8, [sp, #8]
  4175fc:	and	w0, w8, #0x1
  417600:	ldp	x29, x30, [sp, #32]
  417604:	add	sp, sp, #0x30
  417608:	ret
  41760c:	sub	sp, sp, #0x30
  417610:	mov	x8, xzr
  417614:	str	x0, [sp, #40]
  417618:	str	x8, [sp, #24]
  41761c:	ldr	x8, [sp, #40]
  417620:	str	x8, [sp, #32]
  417624:	ldr	x8, [sp, #32]
  417628:	ldrb	w9, [x8]
  41762c:	cmp	w9, #0x2f
  417630:	b.ne	417644 <readlinkat@plt+0x14714>  // b.any
  417634:	ldr	x8, [sp, #32]
  417638:	add	x8, x8, #0x1
  41763c:	str	x8, [sp, #32]
  417640:	b	417624 <readlinkat@plt+0x146f4>
  417644:	ldr	x8, [sp, #32]
  417648:	str	x8, [sp, #16]
  41764c:	ldr	x8, [sp, #32]
  417650:	ldrb	w9, [x8]
  417654:	cbz	w9, 417704 <readlinkat@plt+0x147d4>
  417658:	ldr	x8, [sp, #32]
  41765c:	ldrb	w9, [x8]
  417660:	cmp	w9, #0x2f
  417664:	b.ne	4176f4 <readlinkat@plt+0x147c4>  // b.any
  417668:	ldr	x8, [sp, #32]
  41766c:	str	x8, [sp, #8]
  417670:	ldr	x8, [sp, #32]
  417674:	ldrb	w9, [x8, #1]
  417678:	cmp	w9, #0x2f
  41767c:	b.ne	417690 <readlinkat@plt+0x14760>  // b.any
  417680:	ldr	x8, [sp, #32]
  417684:	add	x8, x8, #0x1
  417688:	str	x8, [sp, #32]
  41768c:	b	417670 <readlinkat@plt+0x14740>
  417690:	ldr	x8, [sp, #32]
  417694:	ldrb	w9, [x8, #1]
  417698:	cbnz	w9, 4176a0 <readlinkat@plt+0x14770>
  41769c:	b	417704 <readlinkat@plt+0x147d4>
  4176a0:	ldr	x8, [sp, #8]
  4176a4:	ldr	x9, [sp, #16]
  4176a8:	subs	x8, x8, x9
  4176ac:	cmp	x8, #0x2
  4176b0:	b.gt	4176d4 <readlinkat@plt+0x147a4>
  4176b4:	ldr	x8, [sp, #16]
  4176b8:	ldrb	w9, [x8]
  4176bc:	cmp	w9, #0x2e
  4176c0:	b.ne	4176d4 <readlinkat@plt+0x147a4>  // b.any
  4176c4:	ldr	x8, [sp, #8]
  4176c8:	ldurb	w9, [x8, #-1]
  4176cc:	cmp	w9, #0x2e
  4176d0:	b.eq	4176e8 <readlinkat@plt+0x147b8>  // b.none
  4176d4:	ldr	x8, [sp, #8]
  4176d8:	mov	w9, #0x0                   	// #0
  4176dc:	strb	w9, [x8]
  4176e0:	ldr	x8, [sp, #8]
  4176e4:	str	x8, [sp, #24]
  4176e8:	ldr	x8, [sp, #32]
  4176ec:	add	x8, x8, #0x1
  4176f0:	str	x8, [sp, #16]
  4176f4:	ldr	x8, [sp, #32]
  4176f8:	add	x8, x8, #0x1
  4176fc:	str	x8, [sp, #32]
  417700:	b	41764c <readlinkat@plt+0x1471c>
  417704:	ldr	x0, [sp, #24]
  417708:	add	sp, sp, #0x30
  41770c:	ret
  417710:	stp	x29, x30, [sp, #-16]!
  417714:	mov	x29, sp
  417718:	adrp	x0, 47c000 <renameat2@@Base+0x8768>
  41771c:	add	x0, x0, #0xb88
  417720:	adrp	x1, 47c000 <renameat2@@Base+0x8768>
  417724:	add	x1, x1, #0xb9a
  417728:	adrp	x2, 47c000 <renameat2@@Base+0x8768>
  41772c:	add	x2, x2, #0xba4
  417730:	adrp	x3, 47c000 <renameat2@@Base+0x8768>
  417734:	add	x3, x3, #0xbaa
  417738:	adrp	x4, 47c000 <renameat2@@Base+0x8768>
  41773c:	add	x4, x4, #0xc05
  417740:	adrp	x5, 47c000 <renameat2@@Base+0x8768>
  417744:	add	x5, x5, #0xccd
  417748:	bl	402e30 <printf@plt>
  41774c:	ldp	x29, x30, [sp], #16
  417750:	ret
  417754:	sub	sp, sp, #0x1c0
  417758:	stp	x29, x30, [sp, #416]
  41775c:	str	x28, [sp, #432]
  417760:	add	x29, sp, #0x1a0
  417764:	mov	w8, #0x1                   	// #1
  417768:	mov	x9, #0x1                   	// #1
  41776c:	mov	w10, #0x5                   	// #5
  417770:	adrp	x11, 47c000 <renameat2@@Base+0x8768>
  417774:	add	x11, x11, #0xd12
  417778:	adrp	x12, 47c000 <renameat2@@Base+0x8768>
  41777c:	add	x12, x12, #0xd1a
  417780:	adrp	x13, 490000 <renameat2@@Base+0x1c768>
  417784:	add	x13, x13, #0x530
  417788:	adrp	x14, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  41778c:	add	x14, x14, #0xb58
  417790:	adrp	x15, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  417794:	add	x15, x15, #0xb28
  417798:	adrp	x16, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  41779c:	add	x16, x16, #0xb34
  4177a0:	stur	w0, [x29, #-8]
  4177a4:	stur	x1, [x29, #-16]
  4177a8:	stur	x2, [x29, #-24]
  4177ac:	stur	x3, [x29, #-32]
  4177b0:	sturb	w8, [x29, #-34]
  4177b4:	ldur	x17, [x29, #-16]
  4177b8:	ldr	x17, [x17]
  4177bc:	stur	x17, [x29, #-48]
  4177c0:	stur	x9, [x29, #-56]
  4177c4:	str	w10, [sp, #188]
  4177c8:	str	x11, [sp, #176]
  4177cc:	str	x12, [sp, #168]
  4177d0:	str	x13, [sp, #160]
  4177d4:	str	x14, [sp, #152]
  4177d8:	str	x15, [sp, #144]
  4177dc:	str	x16, [sp, #136]
  4177e0:	bl	4102f4 <readlinkat@plt+0xd3c4>
  4177e4:	stur	x0, [x29, #-64]
  4177e8:	ldur	x9, [x29, #-64]
  4177ec:	add	x9, x9, #0x1
  4177f0:	stur	x9, [x29, #-72]
  4177f4:	bl	410324 <readlinkat@plt+0xd3f4>
  4177f8:	stur	x0, [x29, #-80]
  4177fc:	ldr	w0, [sp, #188]
  417800:	bl	410a04 <readlinkat@plt+0xdad4>
  417804:	ldur	x9, [x29, #-80]
  417808:	add	x0, x9, #0x1
  41780c:	bl	410378 <readlinkat@plt+0xd448>
  417810:	and	w8, w0, #0xff
  417814:	cmp	w8, #0x5e
  417818:	b.ne	417820 <readlinkat@plt+0x148f0>  // b.any
  41781c:	b	417838 <readlinkat@plt+0x14908>
  417820:	adrp	x0, 47c000 <renameat2@@Base+0x8768>
  417824:	add	x0, x0, #0xcf3
  417828:	ldr	x1, [sp, #176]
  41782c:	mov	w2, #0xda                  	// #218
  417830:	ldr	x3, [sp, #168]
  417834:	bl	402e40 <__assert_fail@plt>
  417838:	ldur	x0, [x29, #-72]
  41783c:	bl	410378 <readlinkat@plt+0xd448>
  417840:	and	w8, w0, #0xff
  417844:	mov	w9, #0x1                   	// #1
  417848:	cmp	w8, #0x3d
  41784c:	str	w9, [sp, #132]
  417850:	b.eq	41786c <readlinkat@plt+0x1493c>  // b.none
  417854:	ldur	x0, [x29, #-72]
  417858:	bl	410378 <readlinkat@plt+0xd448>
  41785c:	and	w8, w0, #0xff
  417860:	cmp	w8, #0xa
  417864:	cset	w8, eq  // eq = none
  417868:	str	w8, [sp, #132]
  41786c:	ldr	w8, [sp, #132]
  417870:	tbnz	w8, #0, 417878 <readlinkat@plt+0x14948>
  417874:	b	417888 <readlinkat@plt+0x14958>
  417878:	ldur	x8, [x29, #-72]
  41787c:	add	x8, x8, #0x1
  417880:	stur	x8, [x29, #-72]
  417884:	b	417838 <readlinkat@plt+0x14908>
  417888:	ldur	x8, [x29, #-24]
  41788c:	cbz	x8, 4178a4 <readlinkat@plt+0x14974>
  417890:	mov	w8, #0x1                   	// #1
  417894:	sturb	w8, [x29, #-33]
  417898:	bl	4102f4 <readlinkat@plt+0xd3c4>
  41789c:	stur	x0, [x29, #-112]
  4178a0:	b	4178b8 <readlinkat@plt+0x14988>
  4178a4:	sub	x0, x29, #0x70
  4178a8:	bl	4188b0 <readlinkat@plt+0x15980>
  4178ac:	stur	x0, [x29, #-24]
  4178b0:	mov	w8, #0x0                   	// #0
  4178b4:	sturb	w8, [x29, #-33]
  4178b8:	ldur	x8, [x29, #-64]
  4178bc:	add	x8, x8, #0x2
  4178c0:	stur	x8, [x29, #-88]
  4178c4:	ldur	x8, [x29, #-88]
  4178c8:	ldur	x9, [x29, #-112]
  4178cc:	add	x8, x8, x9
  4178d0:	add	x0, x8, #0x1
  4178d4:	bl	474684 <renameat2@@Base+0xdec>
  4178d8:	stur	x0, [x29, #-104]
  4178dc:	ldur	x0, [x29, #-104]
  4178e0:	ldur	x8, [x29, #-88]
  4178e4:	ldur	x9, [x29, #-112]
  4178e8:	add	x2, x8, x9
  4178ec:	mov	w1, #0x20                  	// #32
  4178f0:	bl	402a30 <memset@plt>
  4178f4:	ldur	x8, [x29, #-104]
  4178f8:	mov	w10, #0x2a                  	// #42
  4178fc:	strb	w10, [x8]
  417900:	ldur	x8, [x29, #-104]
  417904:	ldur	x9, [x29, #-88]
  417908:	subs	x9, x9, #0x1
  41790c:	add	x8, x8, x9
  417910:	mov	w10, #0x3d                  	// #61
  417914:	strb	w10, [x8]
  417918:	ldur	x8, [x29, #-104]
  41791c:	ldur	x9, [x29, #-88]
  417920:	ldur	x11, [x29, #-112]
  417924:	add	x9, x9, x11
  417928:	add	x8, x8, x9
  41792c:	mov	w10, #0x5e                  	// #94
  417930:	strb	w10, [x8]
  417934:	ldur	x0, [x29, #-56]
  417938:	ldur	x8, [x29, #-88]
  41793c:	subs	x1, x8, #0x1
  417940:	ldur	x2, [x29, #-24]
  417944:	ldur	x8, [x29, #-24]
  417948:	ldur	x9, [x29, #-112]
  41794c:	add	x3, x8, x9
  417950:	ldur	x8, [x29, #-104]
  417954:	ldur	x9, [x29, #-56]
  417958:	add	x4, x8, x9
  41795c:	ldur	x8, [x29, #-104]
  417960:	ldur	x9, [x29, #-88]
  417964:	add	x5, x8, x9
  417968:	bl	418e00 <readlinkat@plt+0x15ed0>
  41796c:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  417970:	add	x8, x8, #0xa4c
  417974:	ldr	w10, [x8]
  417978:	and	w10, w10, #0x2
  41797c:	cbz	w10, 417bc0 <readlinkat@plt+0x14c90>
  417980:	ldr	x8, [sp, #160]
  417984:	ldr	x1, [x8]
  417988:	mov	w0, #0xa                   	// #10
  41798c:	bl	4028c0 <fputc@plt>
  417990:	stur	xzr, [x29, #-176]
  417994:	ldur	x8, [x29, #-176]
  417998:	ldur	x9, [x29, #-88]
  41799c:	ldur	x10, [x29, #-112]
  4179a0:	add	x9, x9, x10
  4179a4:	cmp	x8, x9
  4179a8:	b.gt	417bb4 <readlinkat@plt+0x14c84>
  4179ac:	ldr	x8, [sp, #160]
  4179b0:	ldr	x0, [x8]
  4179b4:	ldur	x1, [x29, #-176]
  4179b8:	sub	x9, x29, #0x8f
  4179bc:	str	x0, [sp, #120]
  4179c0:	mov	x0, x9
  4179c4:	bl	415f48 <readlinkat@plt+0x13018>
  4179c8:	ldur	x8, [x29, #-104]
  4179cc:	ldur	x9, [x29, #-176]
  4179d0:	ldrb	w3, [x8, x9]
  4179d4:	ldr	x8, [sp, #120]
  4179d8:	str	x0, [sp, #112]
  4179dc:	mov	x0, x8
  4179e0:	adrp	x1, 47b000 <renameat2@@Base+0x7768>
  4179e4:	add	x1, x1, #0xf4e
  4179e8:	ldr	x2, [sp, #112]
  4179ec:	bl	402ef0 <fprintf@plt>
  4179f0:	ldur	x8, [x29, #-176]
  4179f4:	cbnz	x8, 417a5c <readlinkat@plt+0x14b2c>
  4179f8:	ldr	x8, [sp, #160]
  4179fc:	ldr	x0, [x8]
  417a00:	str	x0, [sp, #104]
  417a04:	bl	4102e4 <readlinkat@plt+0xd3b4>
  417a08:	sub	x8, x29, #0x8f
  417a0c:	str	x0, [sp, #96]
  417a10:	mov	x0, x8
  417a14:	ldr	x1, [sp, #96]
  417a18:	bl	415f48 <readlinkat@plt+0x13018>
  417a1c:	str	x0, [sp, #88]
  417a20:	bl	4102f4 <readlinkat@plt+0xd3c4>
  417a24:	sub	x8, x29, #0xa6
  417a28:	str	x0, [sp, #80]
  417a2c:	mov	x0, x8
  417a30:	ldr	x1, [sp, #80]
  417a34:	bl	415f48 <readlinkat@plt+0x13018>
  417a38:	ldr	x8, [sp, #104]
  417a3c:	str	x0, [sp, #72]
  417a40:	mov	x0, x8
  417a44:	adrp	x1, 47b000 <renameat2@@Base+0x7768>
  417a48:	add	x1, x1, #0xe3f
  417a4c:	ldr	x2, [sp, #88]
  417a50:	ldr	x3, [sp, #72]
  417a54:	bl	402ef0 <fprintf@plt>
  417a58:	b	417ba4 <readlinkat@plt+0x14c74>
  417a5c:	ldur	x8, [x29, #-176]
  417a60:	ldur	x9, [x29, #-64]
  417a64:	cmp	x8, x9
  417a68:	b.gt	417ab8 <readlinkat@plt+0x14b88>
  417a6c:	ldr	x8, [sp, #160]
  417a70:	ldr	x0, [x8]
  417a74:	ldur	x9, [x29, #-176]
  417a78:	str	x0, [sp, #64]
  417a7c:	mov	x0, x9
  417a80:	bl	410354 <readlinkat@plt+0xd424>
  417a84:	ldur	x8, [x29, #-176]
  417a88:	str	w0, [sp, #60]
  417a8c:	mov	x0, x8
  417a90:	bl	41039c <readlinkat@plt+0xd46c>
  417a94:	ldr	x8, [sp, #64]
  417a98:	str	x0, [sp, #48]
  417a9c:	mov	x0, x8
  417aa0:	adrp	x1, 47c000 <renameat2@@Base+0x8768>
  417aa4:	add	x1, x1, #0xd51
  417aa8:	ldr	w2, [sp, #60]
  417aac:	ldr	x3, [sp, #48]
  417ab0:	bl	402ef0 <fprintf@plt>
  417ab4:	b	417ba4 <readlinkat@plt+0x14c74>
  417ab8:	ldur	x8, [x29, #-176]
  417abc:	ldur	x9, [x29, #-88]
  417ac0:	subs	x9, x9, #0x1
  417ac4:	cmp	x8, x9
  417ac8:	b.ne	417b20 <readlinkat@plt+0x14bf0>  // b.any
  417acc:	ldr	x8, [sp, #160]
  417ad0:	ldr	x0, [x8]
  417ad4:	ldur	x1, [x29, #-24]
  417ad8:	sub	x9, x29, #0x8f
  417adc:	str	x0, [sp, #40]
  417ae0:	mov	x0, x9
  417ae4:	bl	415f48 <readlinkat@plt+0x13018>
  417ae8:	ldur	x1, [x29, #-112]
  417aec:	sub	x8, x29, #0xa6
  417af0:	str	x0, [sp, #32]
  417af4:	mov	x0, x8
  417af8:	bl	415f48 <readlinkat@plt+0x13018>
  417afc:	ldr	x8, [sp, #40]
  417b00:	str	x0, [sp, #24]
  417b04:	mov	x0, x8
  417b08:	adrp	x1, 47b000 <renameat2@@Base+0x7768>
  417b0c:	add	x1, x1, #0xe3f
  417b10:	ldr	x2, [sp, #32]
  417b14:	ldr	x3, [sp, #24]
  417b18:	bl	402ef0 <fprintf@plt>
  417b1c:	b	417ba4 <readlinkat@plt+0x14c74>
  417b20:	ldur	x8, [x29, #-176]
  417b24:	ldur	x9, [x29, #-88]
  417b28:	cmp	x8, x9
  417b2c:	b.lt	417b94 <readlinkat@plt+0x14c64>  // b.tstop
  417b30:	ldur	x8, [x29, #-176]
  417b34:	ldur	x9, [x29, #-88]
  417b38:	ldur	x10, [x29, #-112]
  417b3c:	add	x9, x9, x10
  417b40:	cmp	x8, x9
  417b44:	b.ge	417b94 <readlinkat@plt+0x14c64>  // b.tcont
  417b48:	ldur	x8, [x29, #-24]
  417b4c:	ldur	x9, [x29, #-176]
  417b50:	add	x8, x8, x9
  417b54:	ldur	x9, [x29, #-88]
  417b58:	subs	x0, x8, x9
  417b5c:	mov	w10, wzr
  417b60:	and	w1, w10, #0x1
  417b64:	sub	x2, x29, #0xb8
  417b68:	bl	404014 <readlinkat@plt+0x10e4>
  417b6c:	stur	x0, [x29, #-192]
  417b70:	ldr	x8, [sp, #160]
  417b74:	ldr	x0, [x8]
  417b78:	ldur	x9, [x29, #-184]
  417b7c:	ldur	x3, [x29, #-192]
  417b80:	adrp	x1, 47c000 <renameat2@@Base+0x8768>
  417b84:	add	x1, x1, #0xd51
  417b88:	mov	w2, w9
  417b8c:	bl	402ef0 <fprintf@plt>
  417b90:	b	417ba4 <readlinkat@plt+0x14c74>
  417b94:	ldr	x8, [sp, #160]
  417b98:	ldr	x1, [x8]
  417b9c:	mov	w0, #0xa                   	// #10
  417ba0:	bl	4028c0 <fputc@plt>
  417ba4:	ldur	x8, [x29, #-176]
  417ba8:	add	x8, x8, #0x1
  417bac:	stur	x8, [x29, #-176]
  417bb0:	b	417994 <readlinkat@plt+0x14a64>
  417bb4:	ldr	x8, [sp, #160]
  417bb8:	ldr	x0, [x8]
  417bbc:	bl	402d10 <fflush@plt>
  417bc0:	ldr	x8, [sp, #152]
  417bc4:	ldr	x9, [x8]
  417bc8:	ldur	x10, [x29, #-24]
  417bcc:	subs	x10, x10, #0x1
  417bd0:	cmp	x9, x10
  417bd4:	b.ge	417bfc <readlinkat@plt+0x14ccc>  // b.tcont
  417bd8:	ldur	x0, [x29, #-16]
  417bdc:	ldur	x8, [x29, #-24]
  417be0:	subs	x1, x8, #0x1
  417be4:	bl	408688 <readlinkat@plt+0x5758>
  417be8:	tbnz	w0, #0, 417bfc <readlinkat@plt+0x14ccc>
  417bec:	mov	w8, wzr
  417bf0:	and	w8, w8, #0x1
  417bf4:	sturb	w8, [x29, #-1]
  417bf8:	b	418898 <readlinkat@plt+0x15968>
  417bfc:	ldur	x8, [x29, #-56]
  417c00:	stur	x8, [x29, #-64]
  417c04:	ldur	x8, [x29, #-72]
  417c08:	stur	x8, [x29, #-80]
  417c0c:	ldur	x8, [x29, #-88]
  417c10:	stur	x8, [x29, #-96]
  417c14:	ldur	x0, [x29, #-56]
  417c18:	bl	410378 <readlinkat@plt+0xd448>
  417c1c:	and	w9, w0, #0xff
  417c20:	cmp	w9, #0x2d
  417c24:	b.eq	417c3c <readlinkat@plt+0x14d0c>  // b.none
  417c28:	ldur	x0, [x29, #-72]
  417c2c:	bl	410378 <readlinkat@plt+0xd448>
  417c30:	and	w8, w0, #0xff
  417c34:	cmp	w8, #0x2b
  417c38:	b.ne	417e3c <readlinkat@plt+0x14f0c>  // b.any
  417c3c:	ldur	x0, [x29, #-56]
  417c40:	bl	410378 <readlinkat@plt+0xd448>
  417c44:	and	w8, w0, #0xff
  417c48:	cmp	w8, #0x2d
  417c4c:	b.ne	417cdc <readlinkat@plt+0x14dac>  // b.any
  417c50:	ldur	x8, [x29, #-104]
  417c54:	ldur	x9, [x29, #-56]
  417c58:	ldrb	w10, [x8, x9]
  417c5c:	cmp	w10, #0x2d
  417c60:	b.eq	417c78 <readlinkat@plt+0x14d48>  // b.none
  417c64:	ldur	x8, [x29, #-104]
  417c68:	ldur	x9, [x29, #-88]
  417c6c:	ldrb	w10, [x8, x9]
  417c70:	cmp	w10, #0x2b
  417c74:	b.ne	417c7c <readlinkat@plt+0x14d4c>  // b.any
  417c78:	b	4180dc <readlinkat@plt+0x151ac>
  417c7c:	ldur	x8, [x29, #-104]
  417c80:	ldur	x9, [x29, #-56]
  417c84:	ldrb	w10, [x8, x9]
  417c88:	cmp	w10, #0x20
  417c8c:	b.ne	417ccc <readlinkat@plt+0x14d9c>  // b.any
  417c90:	ldur	x8, [x29, #-104]
  417c94:	ldur	x9, [x29, #-88]
  417c98:	ldrb	w10, [x8, x9]
  417c9c:	cmp	w10, #0x20
  417ca0:	b.ne	417ca8 <readlinkat@plt+0x14d78>  // b.any
  417ca4:	b	417cc0 <readlinkat@plt+0x14d90>
  417ca8:	adrp	x0, 47c000 <renameat2@@Base+0x8768>
  417cac:	add	x0, x0, #0xd58
  417cb0:	ldr	x1, [sp, #176]
  417cb4:	mov	w2, #0x12c                 	// #300
  417cb8:	ldr	x3, [sp, #168]
  417cbc:	bl	402e40 <__assert_fail@plt>
  417cc0:	ldur	x8, [x29, #-88]
  417cc4:	add	x8, x8, #0x1
  417cc8:	stur	x8, [x29, #-88]
  417ccc:	ldur	x8, [x29, #-56]
  417cd0:	add	x8, x8, #0x1
  417cd4:	stur	x8, [x29, #-56]
  417cd8:	b	417c3c <readlinkat@plt+0x14d0c>
  417cdc:	ldur	x8, [x29, #-104]
  417ce0:	ldur	x9, [x29, #-56]
  417ce4:	ldrb	w10, [x8, x9]
  417ce8:	cmp	w10, #0x2d
  417cec:	b.eq	417d04 <readlinkat@plt+0x14dd4>  // b.none
  417cf0:	ldur	x8, [x29, #-104]
  417cf4:	ldur	x9, [x29, #-88]
  417cf8:	ldrb	w10, [x8, x9]
  417cfc:	cmp	w10, #0x2b
  417d00:	b.ne	417d08 <readlinkat@plt+0x14dd8>  // b.any
  417d04:	b	4180dc <readlinkat@plt+0x151ac>
  417d08:	ldur	x0, [x29, #-72]
  417d0c:	bl	410378 <readlinkat@plt+0xd448>
  417d10:	and	w8, w0, #0xff
  417d14:	cmp	w8, #0x2b
  417d18:	b.ne	417d2c <readlinkat@plt+0x14dfc>  // b.any
  417d1c:	ldur	x8, [x29, #-72]
  417d20:	add	x8, x8, #0x1
  417d24:	stur	x8, [x29, #-72]
  417d28:	b	417d08 <readlinkat@plt+0x14dd8>
  417d2c:	ldur	x8, [x29, #-72]
  417d30:	ldur	x9, [x29, #-80]
  417d34:	subs	x8, x8, x9
  417d38:	stur	x8, [x29, #-200]
  417d3c:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  417d40:	add	x8, x8, #0xa24
  417d44:	ldr	w10, [x8]
  417d48:	cmp	w10, #0x2
  417d4c:	b.eq	417d6c <readlinkat@plt+0x14e3c>  // b.none
  417d50:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  417d54:	add	x8, x8, #0xa24
  417d58:	ldr	w9, [x8]
  417d5c:	cmp	w9, #0x1
  417d60:	b.eq	417d94 <readlinkat@plt+0x14e64>  // b.none
  417d64:	ldurb	w8, [x29, #-33]
  417d68:	tbnz	w8, #0, 417d94 <readlinkat@plt+0x14e64>
  417d6c:	ldur	w1, [x29, #-8]
  417d70:	ldur	x3, [x29, #-24]
  417d74:	ldur	x8, [x29, #-24]
  417d78:	ldur	x9, [x29, #-200]
  417d7c:	add	x8, x8, x9
  417d80:	subs	x4, x8, #0x1
  417d84:	sub	x0, x29, #0x22
  417d88:	adrp	x2, 47c000 <renameat2@@Base+0x8768>
  417d8c:	add	x2, x2, #0xd69
  417d90:	bl	418f44 <readlinkat@plt+0x16014>
  417d94:	ldur	x8, [x29, #-56]
  417d98:	ldur	x9, [x29, #-64]
  417d9c:	subs	x8, x8, x9
  417da0:	ldr	x9, [sp, #152]
  417da4:	ldr	x10, [x9]
  417da8:	add	x8, x10, x8
  417dac:	str	x8, [x9]
  417db0:	ldur	x8, [x29, #-56]
  417db4:	ldur	x10, [x29, #-64]
  417db8:	subs	x8, x8, x10
  417dbc:	ldur	x10, [x29, #-24]
  417dc0:	add	x8, x10, x8
  417dc4:	stur	x8, [x29, #-24]
  417dc8:	ldur	x8, [x29, #-72]
  417dcc:	ldur	x10, [x29, #-80]
  417dd0:	subs	x8, x8, x10
  417dd4:	ldr	x10, [sp, #144]
  417dd8:	ldr	x11, [x10]
  417ddc:	add	x8, x11, x8
  417de0:	str	x8, [x10]
  417de4:	ldur	x8, [x29, #-80]
  417de8:	ldur	x11, [x29, #-72]
  417dec:	cmp	x8, x11
  417df0:	b.ge	417e38 <readlinkat@plt+0x14f08>  // b.tcont
  417df4:	ldur	x8, [x29, #-80]
  417df8:	ldur	x9, [x29, #-72]
  417dfc:	cmp	x8, x9
  417e00:	b.ge	417e2c <readlinkat@plt+0x14efc>  // b.tcont
  417e04:	ldur	x0, [x29, #-80]
  417e08:	ldur	x1, [x29, #-48]
  417e0c:	bl	4100fc <readlinkat@plt+0xd1cc>
  417e10:	ldur	x8, [x29, #-16]
  417e14:	and	w9, w0, #0x1
  417e18:	strb	w9, [x8, #8]
  417e1c:	ldur	x8, [x29, #-80]
  417e20:	add	x8, x8, #0x1
  417e24:	stur	x8, [x29, #-80]
  417e28:	b	417df4 <readlinkat@plt+0x14ec4>
  417e2c:	ldur	x8, [x29, #-16]
  417e30:	mov	w9, #0x0                   	// #0
  417e34:	strb	w9, [x8, #9]
  417e38:	b	4180d8 <readlinkat@plt+0x151a8>
  417e3c:	ldur	x0, [x29, #-56]
  417e40:	bl	410378 <readlinkat@plt+0xd448>
  417e44:	and	w8, w0, #0xff
  417e48:	cmp	w8, #0x20
  417e4c:	b.ne	418090 <readlinkat@plt+0x15160>  // b.any
  417e50:	ldur	x8, [x29, #-104]
  417e54:	ldur	x9, [x29, #-56]
  417e58:	ldrb	w10, [x8, x9]
  417e5c:	cmp	w10, #0x2d
  417e60:	b.ne	417f24 <readlinkat@plt+0x14ff4>  // b.any
  417e64:	ldur	x0, [x29, #-56]
  417e68:	bl	410378 <readlinkat@plt+0xd448>
  417e6c:	and	w8, w0, #0xff
  417e70:	cmp	w8, #0x20
  417e74:	b.ne	417ef4 <readlinkat@plt+0x14fc4>  // b.any
  417e78:	ldur	x8, [x29, #-104]
  417e7c:	ldur	x9, [x29, #-56]
  417e80:	ldrb	w10, [x8, x9]
  417e84:	cmp	w10, #0x2d
  417e88:	b.eq	417e90 <readlinkat@plt+0x14f60>  // b.none
  417e8c:	b	417ef4 <readlinkat@plt+0x14fc4>
  417e90:	ldur	x0, [x29, #-72]
  417e94:	bl	410378 <readlinkat@plt+0xd448>
  417e98:	and	w8, w0, #0xff
  417e9c:	cmp	w8, #0x2b
  417ea0:	b.ne	417ea8 <readlinkat@plt+0x14f78>  // b.any
  417ea4:	b	4180dc <readlinkat@plt+0x151ac>
  417ea8:	ldur	x0, [x29, #-72]
  417eac:	bl	410378 <readlinkat@plt+0xd448>
  417eb0:	and	w8, w0, #0xff
  417eb4:	cmp	w8, #0x20
  417eb8:	b.ne	417ec0 <readlinkat@plt+0x14f90>  // b.any
  417ebc:	b	417ed8 <readlinkat@plt+0x14fa8>
  417ec0:	adrp	x0, 47c000 <renameat2@@Base+0x8768>
  417ec4:	add	x0, x0, #0xd70
  417ec8:	ldr	x1, [sp, #176]
  417ecc:	mov	w2, #0x154                 	// #340
  417ed0:	ldr	x3, [sp, #168]
  417ed4:	bl	402e40 <__assert_fail@plt>
  417ed8:	ldur	x8, [x29, #-56]
  417edc:	add	x8, x8, #0x1
  417ee0:	stur	x8, [x29, #-56]
  417ee4:	ldur	x8, [x29, #-72]
  417ee8:	add	x8, x8, #0x1
  417eec:	stur	x8, [x29, #-72]
  417ef0:	b	417e64 <readlinkat@plt+0x14f34>
  417ef4:	ldur	x0, [x29, #-56]
  417ef8:	bl	410378 <readlinkat@plt+0xd448>
  417efc:	and	w8, w0, #0xff
  417f00:	cmp	w8, #0x2d
  417f04:	b.eq	417f1c <readlinkat@plt+0x14fec>  // b.none
  417f08:	ldur	x0, [x29, #-72]
  417f0c:	bl	410378 <readlinkat@plt+0xd448>
  417f10:	and	w8, w0, #0xff
  417f14:	cmp	w8, #0x2b
  417f18:	b.ne	417f20 <readlinkat@plt+0x14ff0>  // b.any
  417f1c:	b	4180dc <readlinkat@plt+0x151ac>
  417f20:	b	41808c <readlinkat@plt+0x1515c>
  417f24:	ldur	x8, [x29, #-104]
  417f28:	ldur	x9, [x29, #-88]
  417f2c:	ldrb	w10, [x8, x9]
  417f30:	cmp	w10, #0x2b
  417f34:	b.ne	417f9c <readlinkat@plt+0x1506c>  // b.any
  417f38:	ldur	x8, [x29, #-104]
  417f3c:	ldur	x9, [x29, #-88]
  417f40:	ldrb	w10, [x8, x9]
  417f44:	cmp	w10, #0x2b
  417f48:	b.ne	417f5c <readlinkat@plt+0x1502c>  // b.any
  417f4c:	ldur	x8, [x29, #-88]
  417f50:	add	x8, x8, #0x1
  417f54:	stur	x8, [x29, #-88]
  417f58:	b	417f38 <readlinkat@plt+0x15008>
  417f5c:	ldur	x8, [x29, #-88]
  417f60:	ldur	x9, [x29, #-96]
  417f64:	subs	x8, x8, x9
  417f68:	ldur	x9, [x29, #-24]
  417f6c:	add	x8, x9, x8
  417f70:	stur	x8, [x29, #-24]
  417f74:	ldur	x0, [x29, #-16]
  417f78:	ldur	x8, [x29, #-24]
  417f7c:	subs	x1, x8, #0x1
  417f80:	bl	408688 <readlinkat@plt+0x5758>
  417f84:	tbnz	w0, #0, 417f98 <readlinkat@plt+0x15068>
  417f88:	mov	w8, wzr
  417f8c:	and	w8, w8, #0x1
  417f90:	sturb	w8, [x29, #-1]
  417f94:	b	418898 <readlinkat@plt+0x15968>
  417f98:	b	41808c <readlinkat@plt+0x1515c>
  417f9c:	ldur	x8, [x29, #-104]
  417fa0:	ldur	x9, [x29, #-56]
  417fa4:	ldrb	w10, [x8, x9]
  417fa8:	cmp	w10, #0x20
  417fac:	b.ne	41808c <readlinkat@plt+0x1515c>  // b.any
  417fb0:	ldur	x0, [x29, #-56]
  417fb4:	bl	410378 <readlinkat@plt+0xd448>
  417fb8:	and	w8, w0, #0xff
  417fbc:	mov	w9, #0x0                   	// #0
  417fc0:	cmp	w8, #0x20
  417fc4:	str	w9, [sp, #20]
  417fc8:	b.ne	41801c <readlinkat@plt+0x150ec>  // b.any
  417fcc:	ldur	x8, [x29, #-104]
  417fd0:	ldur	x9, [x29, #-56]
  417fd4:	ldrb	w10, [x8, x9]
  417fd8:	mov	w11, #0x0                   	// #0
  417fdc:	cmp	w10, #0x20
  417fe0:	str	w11, [sp, #20]
  417fe4:	b.ne	41801c <readlinkat@plt+0x150ec>  // b.any
  417fe8:	ldur	x0, [x29, #-72]
  417fec:	bl	410378 <readlinkat@plt+0xd448>
  417ff0:	and	w8, w0, #0xff
  417ff4:	mov	w9, #0x0                   	// #0
  417ff8:	cmp	w8, #0x20
  417ffc:	str	w9, [sp, #20]
  418000:	b.ne	41801c <readlinkat@plt+0x150ec>  // b.any
  418004:	ldur	x8, [x29, #-104]
  418008:	ldur	x9, [x29, #-88]
  41800c:	ldrb	w10, [x8, x9]
  418010:	cmp	w10, #0x20
  418014:	cset	w10, eq  // eq = none
  418018:	str	w10, [sp, #20]
  41801c:	ldr	w8, [sp, #20]
  418020:	tbnz	w8, #0, 418028 <readlinkat@plt+0x150f8>
  418024:	b	418050 <readlinkat@plt+0x15120>
  418028:	ldur	x8, [x29, #-56]
  41802c:	add	x8, x8, #0x1
  418030:	stur	x8, [x29, #-56]
  418034:	ldur	x8, [x29, #-72]
  418038:	add	x8, x8, #0x1
  41803c:	stur	x8, [x29, #-72]
  418040:	ldur	x8, [x29, #-88]
  418044:	add	x8, x8, #0x1
  418048:	stur	x8, [x29, #-88]
  41804c:	b	417fb0 <readlinkat@plt+0x15080>
  418050:	ldur	x8, [x29, #-88]
  418054:	ldur	x9, [x29, #-96]
  418058:	subs	x8, x8, x9
  41805c:	ldur	x9, [x29, #-24]
  418060:	add	x8, x9, x8
  418064:	stur	x8, [x29, #-24]
  418068:	ldur	x0, [x29, #-16]
  41806c:	ldur	x8, [x29, #-24]
  418070:	subs	x1, x8, #0x1
  418074:	bl	408688 <readlinkat@plt+0x5758>
  418078:	tbnz	w0, #0, 41808c <readlinkat@plt+0x1515c>
  41807c:	mov	w8, wzr
  418080:	and	w8, w8, #0x1
  418084:	sturb	w8, [x29, #-1]
  418088:	b	418898 <readlinkat@plt+0x15968>
  41808c:	b	4180d8 <readlinkat@plt+0x151a8>
  418090:	ldur	x0, [x29, #-56]
  418094:	bl	410378 <readlinkat@plt+0xd448>
  418098:	and	w8, w0, #0xff
  41809c:	cmp	w8, #0x3d
  4180a0:	b.ne	4180bc <readlinkat@plt+0x1518c>  // b.any
  4180a4:	ldur	x0, [x29, #-72]
  4180a8:	bl	410378 <readlinkat@plt+0xd448>
  4180ac:	and	w8, w0, #0xff
  4180b0:	cmp	w8, #0x5e
  4180b4:	b.ne	4180bc <readlinkat@plt+0x1518c>  // b.any
  4180b8:	b	4180d4 <readlinkat@plt+0x151a4>
  4180bc:	adrp	x0, 47c000 <renameat2@@Base+0x8768>
  4180c0:	add	x0, x0, #0xd86
  4180c4:	ldr	x1, [sp, #176]
  4180c8:	mov	w2, #0x179                 	// #377
  4180cc:	ldr	x3, [sp, #168]
  4180d0:	bl	402e40 <__assert_fail@plt>
  4180d4:	b	418830 <readlinkat@plt+0x15900>
  4180d8:	b	417bfc <readlinkat@plt+0x14ccc>
  4180dc:	ldur	x0, [x29, #-56]
  4180e0:	bl	410378 <readlinkat@plt+0xd448>
  4180e4:	and	w8, w0, #0xff
  4180e8:	cmp	w8, #0x2d
  4180ec:	b.ne	418174 <readlinkat@plt+0x15244>  // b.any
  4180f0:	ldur	x8, [x29, #-104]
  4180f4:	ldur	x9, [x29, #-88]
  4180f8:	ldrb	w10, [x8, x9]
  4180fc:	cmp	w10, #0x2b
  418100:	b.ne	418114 <readlinkat@plt+0x151e4>  // b.any
  418104:	ldur	x8, [x29, #-88]
  418108:	add	x8, x8, #0x1
  41810c:	stur	x8, [x29, #-88]
  418110:	b	4180f0 <readlinkat@plt+0x151c0>
  418114:	ldur	x8, [x29, #-104]
  418118:	ldur	x9, [x29, #-56]
  41811c:	ldrb	w10, [x8, x9]
  418120:	cmp	w10, #0x20
  418124:	b.ne	418164 <readlinkat@plt+0x15234>  // b.any
  418128:	ldur	x8, [x29, #-104]
  41812c:	ldur	x9, [x29, #-88]
  418130:	ldrb	w10, [x8, x9]
  418134:	cmp	w10, #0x20
  418138:	b.ne	418140 <readlinkat@plt+0x15210>  // b.any
  41813c:	b	418158 <readlinkat@plt+0x15228>
  418140:	adrp	x0, 47c000 <renameat2@@Base+0x8768>
  418144:	add	x0, x0, #0xd58
  418148:	ldr	x1, [sp, #176]
  41814c:	mov	w2, #0x189                 	// #393
  418150:	ldr	x3, [sp, #168]
  418154:	bl	402e40 <__assert_fail@plt>
  418158:	ldur	x8, [x29, #-88]
  41815c:	add	x8, x8, #0x1
  418160:	stur	x8, [x29, #-88]
  418164:	ldur	x8, [x29, #-56]
  418168:	add	x8, x8, #0x1
  41816c:	stur	x8, [x29, #-56]
  418170:	b	418288 <readlinkat@plt+0x15358>
  418174:	ldur	x8, [x29, #-104]
  418178:	ldur	x9, [x29, #-56]
  41817c:	ldrb	w10, [x8, x9]
  418180:	cmp	w10, #0x2d
  418184:	b.ne	41820c <readlinkat@plt+0x152dc>  // b.any
  418188:	ldur	x0, [x29, #-72]
  41818c:	bl	410378 <readlinkat@plt+0xd448>
  418190:	and	w8, w0, #0xff
  418194:	cmp	w8, #0x2b
  418198:	b.ne	4181ac <readlinkat@plt+0x1527c>  // b.any
  41819c:	ldur	x8, [x29, #-72]
  4181a0:	add	x8, x8, #0x1
  4181a4:	stur	x8, [x29, #-72]
  4181a8:	b	418188 <readlinkat@plt+0x15258>
  4181ac:	ldur	x0, [x29, #-56]
  4181b0:	bl	410378 <readlinkat@plt+0xd448>
  4181b4:	and	w8, w0, #0xff
  4181b8:	cmp	w8, #0x20
  4181bc:	b.ne	4181fc <readlinkat@plt+0x152cc>  // b.any
  4181c0:	ldur	x0, [x29, #-72]
  4181c4:	bl	410378 <readlinkat@plt+0xd448>
  4181c8:	and	w8, w0, #0xff
  4181cc:	cmp	w8, #0x20
  4181d0:	b.ne	4181d8 <readlinkat@plt+0x152a8>  // b.any
  4181d4:	b	4181f0 <readlinkat@plt+0x152c0>
  4181d8:	adrp	x0, 47c000 <renameat2@@Base+0x8768>
  4181dc:	add	x0, x0, #0xd70
  4181e0:	ldr	x1, [sp, #176]
  4181e4:	mov	w2, #0x194                 	// #404
  4181e8:	ldr	x3, [sp, #168]
  4181ec:	bl	402e40 <__assert_fail@plt>
  4181f0:	ldur	x8, [x29, #-72]
  4181f4:	add	x8, x8, #0x1
  4181f8:	stur	x8, [x29, #-72]
  4181fc:	ldur	x8, [x29, #-56]
  418200:	add	x8, x8, #0x1
  418204:	stur	x8, [x29, #-56]
  418208:	b	418288 <readlinkat@plt+0x15358>
  41820c:	ldur	x0, [x29, #-72]
  418210:	bl	410378 <readlinkat@plt+0xd448>
  418214:	and	w8, w0, #0xff
  418218:	cmp	w8, #0x2b
  41821c:	b.ne	418248 <readlinkat@plt+0x15318>  // b.any
  418220:	ldur	x0, [x29, #-72]
  418224:	bl	410378 <readlinkat@plt+0xd448>
  418228:	and	w8, w0, #0xff
  41822c:	cmp	w8, #0x2b
  418230:	b.ne	418244 <readlinkat@plt+0x15314>  // b.any
  418234:	ldur	x8, [x29, #-72]
  418238:	add	x8, x8, #0x1
  41823c:	stur	x8, [x29, #-72]
  418240:	b	418220 <readlinkat@plt+0x152f0>
  418244:	b	418288 <readlinkat@plt+0x15358>
  418248:	ldur	x8, [x29, #-104]
  41824c:	ldur	x9, [x29, #-88]
  418250:	ldrb	w10, [x8, x9]
  418254:	cmp	w10, #0x2b
  418258:	b.ne	418284 <readlinkat@plt+0x15354>  // b.any
  41825c:	ldur	x8, [x29, #-104]
  418260:	ldur	x9, [x29, #-88]
  418264:	ldrb	w10, [x8, x9]
  418268:	cmp	w10, #0x2b
  41826c:	b.ne	418280 <readlinkat@plt+0x15350>  // b.any
  418270:	ldur	x8, [x29, #-88]
  418274:	add	x8, x8, #0x1
  418278:	stur	x8, [x29, #-88]
  41827c:	b	41825c <readlinkat@plt+0x1532c>
  418280:	b	418288 <readlinkat@plt+0x15358>
  418284:	b	41828c <readlinkat@plt+0x1535c>
  418288:	b	4180dc <readlinkat@plt+0x151ac>
  41828c:	ldur	x0, [x29, #-56]
  418290:	bl	410378 <readlinkat@plt+0xd448>
  418294:	and	w8, w0, #0xff
  418298:	cmp	w8, #0x20
  41829c:	b.ne	4182b4 <readlinkat@plt+0x15384>  // b.any
  4182a0:	ldur	x0, [x29, #-72]
  4182a4:	bl	410378 <readlinkat@plt+0xd448>
  4182a8:	and	w8, w0, #0xff
  4182ac:	cmp	w8, #0x20
  4182b0:	b.eq	4182dc <readlinkat@plt+0x153ac>  // b.none
  4182b4:	ldur	x0, [x29, #-56]
  4182b8:	bl	410378 <readlinkat@plt+0xd448>
  4182bc:	and	w8, w0, #0xff
  4182c0:	cmp	w8, #0x3d
  4182c4:	b.ne	418330 <readlinkat@plt+0x15400>  // b.any
  4182c8:	ldur	x0, [x29, #-72]
  4182cc:	bl	410378 <readlinkat@plt+0xd448>
  4182d0:	and	w8, w0, #0xff
  4182d4:	cmp	w8, #0x5e
  4182d8:	b.ne	418330 <readlinkat@plt+0x15400>  // b.any
  4182dc:	ldur	x8, [x29, #-104]
  4182e0:	ldur	x9, [x29, #-56]
  4182e4:	ldrb	w10, [x8, x9]
  4182e8:	cmp	w10, #0x20
  4182ec:	b.ne	418304 <readlinkat@plt+0x153d4>  // b.any
  4182f0:	ldur	x8, [x29, #-104]
  4182f4:	ldur	x9, [x29, #-88]
  4182f8:	ldrb	w10, [x8, x9]
  4182fc:	cmp	w10, #0x20
  418300:	b.eq	41832c <readlinkat@plt+0x153fc>  // b.none
  418304:	ldur	x8, [x29, #-104]
  418308:	ldur	x9, [x29, #-56]
  41830c:	ldrb	w10, [x8, x9]
  418310:	cmp	w10, #0x3d
  418314:	b.ne	418330 <readlinkat@plt+0x15400>  // b.any
  418318:	ldur	x8, [x29, #-104]
  41831c:	ldur	x9, [x29, #-88]
  418320:	ldrb	w10, [x8, x9]
  418324:	cmp	w10, #0x5e
  418328:	b.ne	418330 <readlinkat@plt+0x15400>  // b.any
  41832c:	b	418348 <readlinkat@plt+0x15418>
  418330:	adrp	x0, 47c000 <renameat2@@Base+0x8768>
  418334:	add	x0, x0, #0xdb5
  418338:	ldr	x1, [sp, #176]
  41833c:	mov	w2, #0x1a5                 	// #421
  418340:	ldr	x3, [sp, #168]
  418344:	bl	402e40 <__assert_fail@plt>
  418348:	ldur	x8, [x29, #-24]
  41834c:	stur	x8, [x29, #-120]
  418350:	ldur	x8, [x29, #-96]
  418354:	ldur	x9, [x29, #-88]
  418358:	mov	w10, #0x0                   	// #0
  41835c:	cmp	x8, x9
  418360:	str	w10, [sp, #16]
  418364:	b.ge	418390 <readlinkat@plt+0x15460>  // b.tcont
  418368:	ldur	x8, [x29, #-80]
  41836c:	ldur	x9, [x29, #-72]
  418370:	mov	w10, #0x0                   	// #0
  418374:	cmp	x8, x9
  418378:	str	w10, [sp, #16]
  41837c:	b.ge	418390 <readlinkat@plt+0x15460>  // b.tcont
  418380:	ldur	x0, [x29, #-80]
  418384:	ldur	x1, [x29, #-120]
  418388:	bl	419078 <readlinkat@plt+0x16148>
  41838c:	str	w0, [sp, #16]
  418390:	ldr	w8, [sp, #16]
  418394:	tbnz	w8, #0, 41839c <readlinkat@plt+0x1546c>
  418398:	b	4183c4 <readlinkat@plt+0x15494>
  41839c:	ldur	x8, [x29, #-96]
  4183a0:	add	x8, x8, #0x1
  4183a4:	stur	x8, [x29, #-96]
  4183a8:	ldur	x8, [x29, #-80]
  4183ac:	add	x8, x8, #0x1
  4183b0:	stur	x8, [x29, #-80]
  4183b4:	ldur	x8, [x29, #-120]
  4183b8:	add	x8, x8, #0x1
  4183bc:	stur	x8, [x29, #-120]
  4183c0:	b	418350 <readlinkat@plt+0x15420>
  4183c4:	ldur	x8, [x29, #-96]
  4183c8:	ldur	x9, [x29, #-88]
  4183cc:	mov	w10, #0x0                   	// #0
  4183d0:	cmp	x8, x9
  4183d4:	str	w10, [sp, #12]
  4183d8:	b.ne	4183f0 <readlinkat@plt+0x154c0>  // b.any
  4183dc:	ldur	x8, [x29, #-80]
  4183e0:	ldur	x9, [x29, #-72]
  4183e4:	cmp	x8, x9
  4183e8:	cset	w10, eq  // eq = none
  4183ec:	str	w10, [sp, #12]
  4183f0:	ldr	w8, [sp, #12]
  4183f4:	and	w8, w8, #0x1
  4183f8:	sturb	w8, [x29, #-35]
  4183fc:	ldurb	w8, [x29, #-35]
  418400:	tbnz	w8, #0, 418408 <readlinkat@plt+0x154d8>
  418404:	b	418428 <readlinkat@plt+0x154f8>
  418408:	ldur	w1, [x29, #-8]
  41840c:	ldur	x3, [x29, #-24]
  418410:	ldur	x8, [x29, #-120]
  418414:	subs	x4, x8, #0x1
  418418:	sub	x0, x29, #0x22
  41841c:	adrp	x2, 47c000 <renameat2@@Base+0x8768>
  418420:	add	x2, x2, #0xe74
  418424:	bl	418f44 <readlinkat@plt+0x16014>
  418428:	ldr	x8, [sp, #136]
  41842c:	ldr	w9, [x8]
  418430:	cmp	w9, #0x1
  418434:	b.ne	418478 <readlinkat@plt+0x15548>  // b.any
  418438:	ldur	x8, [x29, #-120]
  41843c:	ldur	x9, [x29, #-24]
  418440:	subs	x8, x8, x9
  418444:	str	x8, [sp, #208]
  418448:	ldr	x8, [sp, #208]
  41844c:	ldur	x9, [x29, #-96]
  418450:	subs	x8, x9, x8
  418454:	stur	x8, [x29, #-96]
  418458:	ldr	x8, [sp, #208]
  41845c:	ldur	x9, [x29, #-80]
  418460:	subs	x8, x9, x8
  418464:	stur	x8, [x29, #-80]
  418468:	ldr	x8, [sp, #208]
  41846c:	ldur	x9, [x29, #-120]
  418470:	subs	x8, x9, x8
  418474:	stur	x8, [x29, #-120]
  418478:	ldur	x8, [x29, #-24]
  41847c:	ldur	x9, [x29, #-120]
  418480:	cmp	x8, x9
  418484:	b.eq	4184b4 <readlinkat@plt+0x15584>  // b.none
  418488:	ldur	x8, [x29, #-120]
  41848c:	stur	x8, [x29, #-24]
  418490:	ldur	x0, [x29, #-16]
  418494:	ldur	x8, [x29, #-24]
  418498:	subs	x1, x8, #0x1
  41849c:	bl	408688 <readlinkat@plt+0x5758>
  4184a0:	tbnz	w0, #0, 4184b4 <readlinkat@plt+0x15584>
  4184a4:	mov	w8, wzr
  4184a8:	and	w8, w8, #0x1
  4184ac:	sturb	w8, [x29, #-1]
  4184b0:	b	418898 <readlinkat@plt+0x15968>
  4184b4:	ldurb	w8, [x29, #-35]
  4184b8:	tbnz	w8, #0, 41882c <readlinkat@plt+0x158fc>
  4184bc:	str	xzr, [sp, #200]
  4184c0:	ldr	x8, [sp, #136]
  4184c4:	ldr	w9, [x8]
  4184c8:	cbnz	w9, 41856c <readlinkat@plt+0x1563c>
  4184cc:	ldur	x8, [x29, #-24]
  4184d0:	ldur	x9, [x29, #-88]
  4184d4:	ldur	x10, [x29, #-96]
  4184d8:	subs	x9, x9, x10
  4184dc:	add	x8, x8, x9
  4184e0:	stur	x8, [x29, #-120]
  4184e4:	ldur	x8, [x29, #-96]
  4184e8:	ldur	x9, [x29, #-88]
  4184ec:	mov	w10, #0x0                   	// #0
  4184f0:	cmp	x8, x9
  4184f4:	str	w10, [sp, #8]
  4184f8:	b.ge	41852c <readlinkat@plt+0x155fc>  // b.tcont
  4184fc:	ldur	x8, [x29, #-80]
  418500:	ldur	x9, [x29, #-72]
  418504:	mov	w10, #0x0                   	// #0
  418508:	cmp	x8, x9
  41850c:	str	w10, [sp, #8]
  418510:	b.ge	41852c <readlinkat@plt+0x155fc>  // b.tcont
  418514:	ldur	x8, [x29, #-72]
  418518:	subs	x0, x8, #0x1
  41851c:	ldur	x8, [x29, #-120]
  418520:	subs	x1, x8, #0x1
  418524:	bl	419078 <readlinkat@plt+0x16148>
  418528:	str	w0, [sp, #8]
  41852c:	ldr	w8, [sp, #8]
  418530:	tbnz	w8, #0, 418538 <readlinkat@plt+0x15608>
  418534:	b	41856c <readlinkat@plt+0x1563c>
  418538:	ldur	x8, [x29, #-88]
  41853c:	subs	x8, x8, #0x1
  418540:	stur	x8, [x29, #-88]
  418544:	ldur	x8, [x29, #-72]
  418548:	subs	x8, x8, #0x1
  41854c:	stur	x8, [x29, #-72]
  418550:	ldur	x8, [x29, #-120]
  418554:	subs	x8, x8, #0x1
  418558:	stur	x8, [x29, #-120]
  41855c:	ldr	x8, [sp, #200]
  418560:	add	x8, x8, #0x1
  418564:	str	x8, [sp, #200]
  418568:	b	4184e4 <readlinkat@plt+0x155b4>
  41856c:	ldur	x8, [x29, #-88]
  418570:	ldur	x9, [x29, #-96]
  418574:	subs	x8, x8, x9
  418578:	add	x8, x8, #0x3
  41857c:	ldur	x9, [x29, #-72]
  418580:	ldur	x10, [x29, #-80]
  418584:	subs	x9, x9, x10
  418588:	add	x8, x8, x9
  41858c:	str	x8, [sp, #192]
  418590:	ldr	x8, [sp, #136]
  418594:	ldr	w11, [x8]
  418598:	cmp	w11, #0x1
  41859c:	b.ne	4185bc <readlinkat@plt+0x1568c>  // b.any
  4185a0:	ldur	x8, [x29, #-56]
  4185a4:	ldur	x9, [x29, #-64]
  4185a8:	subs	x8, x8, x9
  4185ac:	add	x8, x8, #0x1
  4185b0:	ldr	x9, [sp, #192]
  4185b4:	add	x8, x9, x8
  4185b8:	str	x8, [sp, #192]
  4185bc:	ldur	w1, [x29, #-8]
  4185c0:	ldur	x3, [x29, #-24]
  4185c4:	ldur	x8, [x29, #-24]
  4185c8:	ldr	x9, [sp, #192]
  4185cc:	add	x8, x8, x9
  4185d0:	subs	x4, x8, #0x1
  4185d4:	sub	x0, x29, #0x22
  4185d8:	adrp	x2, 47c000 <renameat2@@Base+0x8768>
  4185dc:	add	x2, x2, #0xe84
  4185e0:	bl	418f44 <readlinkat@plt+0x16014>
  4185e4:	ldr	x8, [sp, #192]
  4185e8:	ldur	x9, [x29, #-88]
  4185ec:	ldur	x10, [x29, #-96]
  4185f0:	subs	x9, x9, x10
  4185f4:	subs	x8, x8, x9
  4185f8:	ldr	x9, [sp, #144]
  4185fc:	ldr	x10, [x9]
  418600:	add	x8, x10, x8
  418604:	str	x8, [x9]
  418608:	ldur	x8, [x29, #-16]
  41860c:	ldrb	w11, [x8, #8]
  418610:	and	w11, w11, #0x1
  418614:	mov	w0, w11
  418618:	sxtw	x8, w0
  41861c:	adrp	x10, 47c000 <renameat2@@Base+0x8768>
  418620:	add	x10, x10, #0xe8f
  418624:	add	x0, x10, x8
  418628:	ldur	x1, [x29, #-48]
  41862c:	bl	402790 <fputs@plt>
  418630:	ldur	x8, [x29, #-16]
  418634:	mov	w11, #0x1                   	// #1
  418638:	strb	w11, [x8, #8]
  41863c:	ldur	x8, [x29, #-96]
  418640:	ldur	x9, [x29, #-88]
  418644:	cmp	x8, x9
  418648:	b.ge	418688 <readlinkat@plt+0x15758>  // b.tcont
  41864c:	ldur	x8, [x29, #-88]
  418650:	ldur	x9, [x29, #-96]
  418654:	subs	x8, x8, x9
  418658:	ldur	x9, [x29, #-24]
  41865c:	add	x8, x9, x8
  418660:	stur	x8, [x29, #-24]
  418664:	ldur	x0, [x29, #-16]
  418668:	ldur	x8, [x29, #-24]
  41866c:	subs	x1, x8, #0x1
  418670:	bl	408688 <readlinkat@plt+0x5758>
  418674:	tbnz	w0, #0, 418688 <readlinkat@plt+0x15758>
  418678:	mov	w8, wzr
  41867c:	and	w8, w8, #0x1
  418680:	sturb	w8, [x29, #-1]
  418684:	b	418898 <readlinkat@plt+0x15968>
  418688:	ldr	x8, [sp, #136]
  41868c:	ldr	w9, [x8]
  418690:	cmp	w9, #0x1
  418694:	b.ne	418704 <readlinkat@plt+0x157d4>  // b.any
  418698:	ldur	x8, [x29, #-16]
  41869c:	ldrb	w9, [x8, #8]
  4186a0:	and	w9, w9, #0x1
  4186a4:	mov	w0, w9
  4186a8:	sxtw	x8, w0
  4186ac:	adrp	x10, 47c000 <renameat2@@Base+0x8768>
  4186b0:	add	x10, x10, #0xe99
  4186b4:	add	x0, x10, x8
  4186b8:	ldur	x1, [x29, #-48]
  4186bc:	bl	402790 <fputs@plt>
  4186c0:	ldur	x8, [x29, #-16]
  4186c4:	mov	w9, #0x1                   	// #1
  4186c8:	strb	w9, [x8, #8]
  4186cc:	ldur	x8, [x29, #-64]
  4186d0:	ldur	x9, [x29, #-56]
  4186d4:	cmp	x8, x9
  4186d8:	b.ge	418704 <readlinkat@plt+0x157d4>  // b.tcont
  4186dc:	ldur	x0, [x29, #-64]
  4186e0:	ldur	x1, [x29, #-48]
  4186e4:	bl	4100fc <readlinkat@plt+0xd1cc>
  4186e8:	ldur	x8, [x29, #-16]
  4186ec:	and	w9, w0, #0x1
  4186f0:	strb	w9, [x8, #8]
  4186f4:	ldur	x8, [x29, #-64]
  4186f8:	add	x8, x8, #0x1
  4186fc:	stur	x8, [x29, #-64]
  418700:	b	4186cc <readlinkat@plt+0x1579c>
  418704:	ldur	x8, [x29, #-16]
  418708:	ldrb	w9, [x8, #8]
  41870c:	and	w9, w9, #0x1
  418710:	mov	w0, w9
  418714:	sxtw	x8, w0
  418718:	adrp	x10, 47c000 <renameat2@@Base+0x8768>
  41871c:	add	x10, x10, #0xea3
  418720:	add	x0, x10, x8
  418724:	ldur	x1, [x29, #-48]
  418728:	bl	402790 <fputs@plt>
  41872c:	ldur	x8, [x29, #-16]
  418730:	mov	w9, #0x1                   	// #1
  418734:	strb	w9, [x8, #8]
  418738:	ldur	x8, [x29, #-80]
  41873c:	ldur	x9, [x29, #-72]
  418740:	cmp	x8, x9
  418744:	b.ge	418770 <readlinkat@plt+0x15840>  // b.tcont
  418748:	ldur	x0, [x29, #-80]
  41874c:	ldur	x1, [x29, #-48]
  418750:	bl	4100fc <readlinkat@plt+0xd1cc>
  418754:	ldur	x8, [x29, #-16]
  418758:	and	w9, w0, #0x1
  41875c:	strb	w9, [x8, #8]
  418760:	ldur	x8, [x29, #-80]
  418764:	add	x8, x8, #0x1
  418768:	stur	x8, [x29, #-80]
  41876c:	b	418738 <readlinkat@plt+0x15808>
  418770:	ldur	x8, [x29, #-16]
  418774:	ldrb	w9, [x8, #8]
  418778:	and	w9, w9, #0x1
  41877c:	mov	w0, w9
  418780:	sxtw	x8, w0
  418784:	adrp	x10, 47c000 <renameat2@@Base+0x8768>
  418788:	add	x10, x10, #0xead
  41878c:	add	x0, x10, x8
  418790:	ldur	x1, [x29, #-48]
  418794:	bl	402790 <fputs@plt>
  418798:	ldur	x8, [x29, #-16]
  41879c:	mov	w9, #0x1                   	// #1
  4187a0:	strb	w9, [x8, #8]
  4187a4:	ldur	x8, [x29, #-16]
  4187a8:	mov	w9, #0x0                   	// #0
  4187ac:	strb	w9, [x8, #9]
  4187b0:	ldur	x8, [x29, #-48]
  4187b4:	mov	x0, x8
  4187b8:	bl	402f20 <ferror@plt>
  4187bc:	cbz	w0, 4187c4 <readlinkat@plt+0x15894>
  4187c0:	bl	41516c <readlinkat@plt+0x1223c>
  4187c4:	ldr	x8, [sp, #200]
  4187c8:	cbz	x8, 418820 <readlinkat@plt+0x158f0>
  4187cc:	ldr	x8, [sp, #200]
  4187d0:	ldur	x9, [x29, #-24]
  4187d4:	add	x8, x9, x8
  4187d8:	stur	x8, [x29, #-24]
  4187dc:	ldur	x0, [x29, #-16]
  4187e0:	ldur	x8, [x29, #-24]
  4187e4:	subs	x1, x8, #0x1
  4187e8:	bl	408688 <readlinkat@plt+0x5758>
  4187ec:	tbnz	w0, #0, 418800 <readlinkat@plt+0x158d0>
  4187f0:	mov	w8, wzr
  4187f4:	and	w8, w8, #0x1
  4187f8:	sturb	w8, [x29, #-1]
  4187fc:	b	418898 <readlinkat@plt+0x15968>
  418800:	ldr	x8, [sp, #200]
  418804:	ldur	x9, [x29, #-88]
  418808:	add	x8, x9, x8
  41880c:	stur	x8, [x29, #-88]
  418810:	ldr	x8, [sp, #200]
  418814:	ldur	x9, [x29, #-72]
  418818:	add	x8, x9, x8
  41881c:	stur	x8, [x29, #-72]
  418820:	ldur	x8, [x29, #-32]
  418824:	mov	w9, #0x1                   	// #1
  418828:	strb	w9, [x8]
  41882c:	b	417bfc <readlinkat@plt+0x14ccc>
  418830:	sub	x0, x29, #0x22
  418834:	mov	w8, wzr
  418838:	mov	w1, w8
  41883c:	mov	x9, xzr
  418840:	mov	x2, x9
  418844:	mov	x3, x9
  418848:	mov	x4, x9
  41884c:	bl	418f44 <readlinkat@plt+0x16014>
  418850:	ldr	x9, [sp, #152]
  418854:	ldr	x10, [x9]
  418858:	ldur	x11, [x29, #-24]
  41885c:	subs	x11, x11, #0x1
  418860:	cmp	x10, x11
  418864:	b.ne	41886c <readlinkat@plt+0x1593c>  // b.any
  418868:	b	418884 <readlinkat@plt+0x15954>
  41886c:	adrp	x0, 47c000 <renameat2@@Base+0x8768>
  418870:	add	x0, x0, #0xeb7
  418874:	ldr	x1, [sp, #176]
  418878:	mov	w2, #0x206                 	// #518
  41887c:	ldr	x3, [sp, #168]
  418880:	bl	402e40 <__assert_fail@plt>
  418884:	ldur	x0, [x29, #-104]
  418888:	bl	402c30 <free@plt>
  41888c:	mov	w8, #0x1                   	// #1
  418890:	and	w8, w8, #0x1
  418894:	sturb	w8, [x29, #-1]
  418898:	ldurb	w8, [x29, #-1]
  41889c:	and	w0, w8, #0x1
  4188a0:	ldr	x28, [sp, #432]
  4188a4:	ldp	x29, x30, [sp, #416]
  4188a8:	add	sp, sp, #0x1c0
  4188ac:	ret
  4188b0:	sub	sp, sp, #0x1d0
  4188b4:	stp	x29, x30, [sp, #432]
  4188b8:	str	x28, [sp, #448]
  4188bc:	add	x29, sp, #0x1b0
  4188c0:	sub	x8, x29, #0x70
  4188c4:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4188c8:	add	x9, x9, #0xb38
  4188cc:	adrp	x10, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4188d0:	add	x10, x10, #0xa18
  4188d4:	adrp	x11, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4188d8:	add	x11, x11, #0xb58
  4188dc:	str	x0, [x8, #104]
  4188e0:	str	x8, [sp, #144]
  4188e4:	str	x9, [sp, #136]
  4188e8:	str	x10, [sp, #128]
  4188ec:	str	x11, [sp, #120]
  4188f0:	bl	4102e4 <readlinkat@plt+0xd3b4>
  4188f4:	ldr	x8, [sp, #136]
  4188f8:	ldr	x9, [x8]
  4188fc:	add	x9, x0, x9
  418900:	ldr	x10, [sp, #144]
  418904:	str	x9, [x10, #96]
  418908:	bl	4102f4 <readlinkat@plt+0xd3c4>
  41890c:	ldr	x8, [sp, #144]
  418910:	str	x0, [x8, #88]
  418914:	bl	419194 <readlinkat@plt+0x16264>
  418918:	ldr	x8, [sp, #144]
  41891c:	str	x0, [x8, #80]
  418920:	ldr	x9, [sp, #128]
  418924:	ldr	x10, [x9]
  418928:	ldr	x11, [x8, #88]
  41892c:	subs	x10, x10, x11
  418930:	ldr	x11, [x8, #80]
  418934:	add	x10, x10, x11
  418938:	add	x10, x10, #0x1
  41893c:	str	x10, [x8, #72]
  418940:	ldr	x10, [sp, #120]
  418944:	ldr	x11, [x10]
  418948:	add	x11, x11, #0x1
  41894c:	str	x11, [x8, #64]
  418950:	ldr	x11, [x8, #72]
  418954:	ldr	x12, [x8, #96]
  418958:	subs	x11, x11, x12
  41895c:	str	x11, [x8, #56]
  418960:	ldr	x11, [x8, #96]
  418964:	ldr	x12, [x8, #64]
  418968:	subs	x11, x11, x12
  41896c:	str	x11, [x8, #48]
  418970:	ldr	x11, [x8, #56]
  418974:	ldr	x12, [x8, #48]
  418978:	cmp	x11, x12
  41897c:	b.ge	418990 <readlinkat@plt+0x15a60>  // b.tcont
  418980:	ldr	x8, [sp, #144]
  418984:	ldr	x9, [x8, #48]
  418988:	str	x9, [sp, #112]
  41898c:	b	41899c <readlinkat@plt+0x15a6c>
  418990:	ldr	x8, [sp, #144]
  418994:	ldr	x9, [x8, #56]
  418998:	str	x9, [sp, #112]
  41899c:	ldr	x8, [sp, #112]
  4189a0:	ldr	x9, [sp, #144]
  4189a4:	str	x8, [x9, #40]
  4189a8:	ldr	x8, [x9, #96]
  4189ac:	str	x8, [x9, #32]
  4189b0:	str	xzr, [x9, #24]
  4189b4:	ldr	x8, [x9, #80]
  4189b8:	cbnz	x8, 4189c0 <readlinkat@plt+0x15a90>
  4189bc:	b	418dbc <readlinkat@plt+0x15e8c>
  4189c0:	ldr	x8, [sp, #144]
  4189c4:	ldr	x9, [x8, #80]
  4189c8:	mov	x10, #0x2                   	// #2
  4189cc:	mul	x9, x10, x9
  4189d0:	str	x9, [x8, #8]
  4189d4:	ldr	x9, [x8, #88]
  4189d8:	ldr	x10, [x8, #80]
  4189dc:	subs	x9, x9, x10
  4189e0:	str	x9, [x8, #16]
  4189e4:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4189e8:	add	x9, x9, #0xa4c
  4189ec:	ldr	w11, [x9]
  4189f0:	and	w11, w11, #0x1
  4189f4:	cbz	w11, 418a3c <readlinkat@plt+0x15b0c>
  4189f8:	ldr	x8, [sp, #144]
  4189fc:	ldr	x1, [x8, #16]
  418a00:	sub	x0, x29, #0x88
  418a04:	bl	415f48 <readlinkat@plt+0x13018>
  418a08:	ldr	x8, [sp, #144]
  418a0c:	ldr	x1, [x8, #8]
  418a10:	sub	x9, x29, #0x9f
  418a14:	str	x0, [sp, #104]
  418a18:	mov	x0, x9
  418a1c:	bl	415f48 <readlinkat@plt+0x13018>
  418a20:	adrp	x8, 47c000 <renameat2@@Base+0x8768>
  418a24:	add	x8, x8, #0xed5
  418a28:	str	x0, [sp, #96]
  418a2c:	mov	x0, x8
  418a30:	ldr	x1, [sp, #104]
  418a34:	ldr	x2, [sp, #96]
  418a38:	bl	41460c <readlinkat@plt+0x116dc>
  418a3c:	bl	410344 <readlinkat@plt+0xd414>
  418a40:	str	x0, [sp, #88]
  418a44:	bl	410334 <readlinkat@plt+0xd404>
  418a48:	ldr	x8, [sp, #88]
  418a4c:	subs	x9, x8, x0
  418a50:	ldr	x10, [sp, #144]
  418a54:	str	x9, [x10]
  418a58:	ldr	x9, [x10]
  418a5c:	cmp	x9, #0x0
  418a60:	cset	w11, le
  418a64:	tbnz	w11, #0, 418a7c <readlinkat@plt+0x15b4c>
  418a68:	bl	4102e4 <readlinkat@plt+0xd3b4>
  418a6c:	cmp	x0, #0x1
  418a70:	b.gt	418a7c <readlinkat@plt+0x15b4c>
  418a74:	ldr	x8, [sp, #144]
  418a78:	str	xzr, [x8, #56]
  418a7c:	ldr	x8, [sp, #144]
  418a80:	ldr	x9, [x8]
  418a84:	cmp	x9, #0x0
  418a88:	cset	w10, lt  // lt = tstop
  418a8c:	and	w10, w10, #0x1
  418a90:	sturb	w10, [x29, #-113]
  418a94:	ldr	x9, [x8, #96]
  418a98:	ldr	x11, [x8, #48]
  418a9c:	cmp	x9, x11
  418aa0:	b.gt	418ab4 <readlinkat@plt+0x15b84>
  418aa4:	ldr	x8, [sp, #144]
  418aa8:	ldr	x9, [x8, #96]
  418aac:	subs	x9, x9, #0x1
  418ab0:	str	x9, [x8, #48]
  418ab4:	ldr	x8, [sp, #144]
  418ab8:	str	xzr, [x8]
  418abc:	ldr	x8, [sp, #144]
  418ac0:	ldr	x9, [x8]
  418ac4:	ldr	x10, [x8, #40]
  418ac8:	cmp	x9, x10
  418acc:	b.gt	418d44 <readlinkat@plt+0x15e14>
  418ad0:	ldr	x8, [sp, #144]
  418ad4:	ldr	x9, [x8]
  418ad8:	ldr	x10, [x8, #56]
  418adc:	cmp	x9, x10
  418ae0:	b.gt	418bf4 <readlinkat@plt+0x15cc4>
  418ae4:	ldr	x8, [sp, #144]
  418ae8:	ldr	x9, [x8, #96]
  418aec:	ldr	x10, [x8]
  418af0:	add	x9, x9, x10
  418af4:	stur	x9, [x29, #-168]
  418af8:	ldr	x9, [x8, #88]
  418afc:	add	x1, x9, #0x1
  418b00:	ldur	x2, [x29, #-168]
  418b04:	ldr	x9, [sp, #128]
  418b08:	ldr	x10, [x9]
  418b0c:	add	x3, x10, #0x1
  418b10:	ldurb	w11, [x29, #-113]
  418b14:	str	x1, [sp, #80]
  418b18:	str	x2, [sp, #72]
  418b1c:	str	x3, [sp, #64]
  418b20:	tbnz	w11, #0, 418b28 <readlinkat@plt+0x15bf8>
  418b24:	b	418b44 <readlinkat@plt+0x15c14>
  418b28:	ldr	x8, [sp, #128]
  418b2c:	ldr	x9, [x8]
  418b30:	ldur	x10, [x29, #-168]
  418b34:	subs	x9, x9, x10
  418b38:	add	x9, x9, #0x1
  418b3c:	str	x9, [sp, #56]
  418b40:	b	418b50 <readlinkat@plt+0x15c20>
  418b44:	ldr	x8, [sp, #144]
  418b48:	ldr	x9, [x8, #16]
  418b4c:	str	x9, [sp, #56]
  418b50:	ldr	x8, [sp, #56]
  418b54:	ldr	x9, [sp, #144]
  418b58:	ldr	x5, [x9, #8]
  418b5c:	mov	x0, #0x1                   	// #1
  418b60:	ldr	x1, [sp, #80]
  418b64:	ldr	x2, [sp, #72]
  418b68:	ldr	x3, [sp, #64]
  418b6c:	mov	x4, x8
  418b70:	sub	x6, x29, #0xb0
  418b74:	bl	41920c <readlinkat@plt+0x162dc>
  418b78:	stur	x0, [x29, #-184]
  418b7c:	ldur	x8, [x29, #-184]
  418b80:	ldr	x9, [sp, #144]
  418b84:	ldr	x10, [x9, #8]
  418b88:	cmp	x8, x10
  418b8c:	b.gt	418bf4 <readlinkat@plt+0x15cc4>
  418b90:	ldr	x8, [sp, #144]
  418b94:	ldr	x9, [x8, #24]
  418b98:	ldur	x10, [x29, #-176]
  418b9c:	ldur	x11, [x29, #-168]
  418ba0:	subs	x10, x10, x11
  418ba4:	cmp	x9, x10
  418ba8:	b.ge	418bf4 <readlinkat@plt+0x15cc4>  // b.tcont
  418bac:	ldur	x8, [x29, #-176]
  418bb0:	ldur	x9, [x29, #-168]
  418bb4:	subs	x8, x8, x9
  418bb8:	ldr	x9, [sp, #144]
  418bbc:	str	x8, [x9, #24]
  418bc0:	ldur	x8, [x29, #-168]
  418bc4:	str	x8, [x9, #32]
  418bc8:	ldur	x8, [x29, #-184]
  418bcc:	cbnz	x8, 418bd4 <readlinkat@plt+0x15ca4>
  418bd0:	b	418d44 <readlinkat@plt+0x15e14>
  418bd4:	ldur	x8, [x29, #-176]
  418bd8:	ldur	x9, [x29, #-168]
  418bdc:	subs	x8, x8, x9
  418be0:	ldr	x9, [sp, #144]
  418be4:	str	x8, [x9, #16]
  418be8:	ldur	x8, [x29, #-184]
  418bec:	subs	x8, x8, #0x1
  418bf0:	str	x8, [x9, #8]
  418bf4:	ldr	x8, [sp, #144]
  418bf8:	ldr	x9, [x8]
  418bfc:	mov	x10, xzr
  418c00:	cmp	x10, x9
  418c04:	cset	w11, ge  // ge = tcont
  418c08:	tbnz	w11, #0, 418d30 <readlinkat@plt+0x15e00>
  418c0c:	ldr	x8, [sp, #144]
  418c10:	ldr	x9, [x8]
  418c14:	ldr	x10, [x8, #48]
  418c18:	cmp	x9, x10
  418c1c:	b.gt	418d30 <readlinkat@plt+0x15e00>
  418c20:	ldr	x8, [sp, #144]
  418c24:	ldr	x9, [x8, #96]
  418c28:	ldr	x10, [x8]
  418c2c:	subs	x9, x9, x10
  418c30:	stur	x9, [x29, #-192]
  418c34:	ldr	x9, [x8, #88]
  418c38:	add	x1, x9, #0x1
  418c3c:	ldur	x2, [x29, #-192]
  418c40:	ldr	x9, [sp, #128]
  418c44:	ldr	x10, [x9]
  418c48:	add	x3, x10, #0x1
  418c4c:	ldurb	w11, [x29, #-113]
  418c50:	str	x1, [sp, #48]
  418c54:	str	x2, [sp, #40]
  418c58:	str	x3, [sp, #32]
  418c5c:	tbnz	w11, #0, 418c64 <readlinkat@plt+0x15d34>
  418c60:	b	418c80 <readlinkat@plt+0x15d50>
  418c64:	ldr	x8, [sp, #128]
  418c68:	ldr	x9, [x8]
  418c6c:	ldur	x10, [x29, #-192]
  418c70:	subs	x9, x9, x10
  418c74:	add	x9, x9, #0x1
  418c78:	str	x9, [sp, #24]
  418c7c:	b	418c8c <readlinkat@plt+0x15d5c>
  418c80:	ldr	x8, [sp, #144]
  418c84:	ldr	x9, [x8, #16]
  418c88:	str	x9, [sp, #24]
  418c8c:	ldr	x8, [sp, #24]
  418c90:	ldr	x9, [sp, #144]
  418c94:	ldr	x5, [x9, #8]
  418c98:	mov	x0, #0x1                   	// #1
  418c9c:	ldr	x1, [sp, #48]
  418ca0:	ldr	x2, [sp, #40]
  418ca4:	ldr	x3, [sp, #32]
  418ca8:	mov	x4, x8
  418cac:	sub	x6, x29, #0xc8
  418cb0:	bl	41920c <readlinkat@plt+0x162dc>
  418cb4:	stur	x0, [x29, #-208]
  418cb8:	ldur	x8, [x29, #-208]
  418cbc:	ldr	x9, [sp, #144]
  418cc0:	ldr	x10, [x9, #8]
  418cc4:	cmp	x8, x10
  418cc8:	b.gt	418d30 <readlinkat@plt+0x15e00>
  418ccc:	ldr	x8, [sp, #144]
  418cd0:	ldr	x9, [x8, #24]
  418cd4:	ldur	x10, [x29, #-200]
  418cd8:	ldur	x11, [x29, #-192]
  418cdc:	subs	x10, x10, x11
  418ce0:	cmp	x9, x10
  418ce4:	b.ge	418d30 <readlinkat@plt+0x15e00>  // b.tcont
  418ce8:	ldur	x8, [x29, #-200]
  418cec:	ldur	x9, [x29, #-192]
  418cf0:	subs	x8, x8, x9
  418cf4:	ldr	x9, [sp, #144]
  418cf8:	str	x8, [x9, #24]
  418cfc:	ldur	x8, [x29, #-192]
  418d00:	str	x8, [x9, #32]
  418d04:	ldur	x8, [x29, #-208]
  418d08:	cbnz	x8, 418d10 <readlinkat@plt+0x15de0>
  418d0c:	b	418d44 <readlinkat@plt+0x15e14>
  418d10:	ldur	x8, [x29, #-200]
  418d14:	ldur	x9, [x29, #-192]
  418d18:	subs	x8, x8, x9
  418d1c:	ldr	x9, [sp, #144]
  418d20:	str	x8, [x9, #16]
  418d24:	ldur	x8, [x29, #-208]
  418d28:	subs	x8, x8, #0x1
  418d2c:	str	x8, [x9, #8]
  418d30:	ldr	x8, [sp, #144]
  418d34:	ldr	x9, [x8]
  418d38:	add	x9, x9, #0x1
  418d3c:	str	x9, [x8]
  418d40:	b	418abc <readlinkat@plt+0x15b8c>
  418d44:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  418d48:	add	x8, x8, #0xa4c
  418d4c:	ldr	w9, [x8]
  418d50:	and	w9, w9, #0x1
  418d54:	cbz	w9, 418dbc <readlinkat@plt+0x15e8c>
  418d58:	ldr	x8, [sp, #144]
  418d5c:	ldr	x1, [x8, #32]
  418d60:	add	x0, sp, #0xc9
  418d64:	bl	415f48 <readlinkat@plt+0x13018>
  418d68:	ldr	x8, [sp, #144]
  418d6c:	ldr	x1, [x8, #24]
  418d70:	add	x9, sp, #0xb2
  418d74:	str	x0, [sp, #16]
  418d78:	mov	x0, x9
  418d7c:	bl	415f48 <readlinkat@plt+0x13018>
  418d80:	ldr	x8, [sp, #144]
  418d84:	ldr	x9, [x8, #8]
  418d88:	add	x1, x9, #0x1
  418d8c:	add	x9, sp, #0x9b
  418d90:	str	x0, [sp, #8]
  418d94:	mov	x0, x9
  418d98:	bl	415f48 <readlinkat@plt+0x13018>
  418d9c:	adrp	x8, 47c000 <renameat2@@Base+0x8768>
  418da0:	add	x8, x8, #0xef4
  418da4:	str	x0, [sp]
  418da8:	mov	x0, x8
  418dac:	ldr	x1, [sp, #16]
  418db0:	ldr	x2, [sp, #8]
  418db4:	ldr	x3, [sp]
  418db8:	bl	41460c <readlinkat@plt+0x116dc>
  418dbc:	ldr	x8, [sp, #144]
  418dc0:	ldr	x9, [x8, #24]
  418dc4:	ldr	x10, [x8, #104]
  418dc8:	str	x9, [x10]
  418dcc:	ldr	x9, [x8, #32]
  418dd0:	ldr	x10, [x8, #64]
  418dd4:	cmp	x9, x10
  418dd8:	b.ge	418de8 <readlinkat@plt+0x15eb8>  // b.tcont
  418ddc:	ldr	x8, [sp, #144]
  418de0:	ldr	x9, [x8, #64]
  418de4:	str	x9, [x8, #32]
  418de8:	ldr	x8, [sp, #144]
  418dec:	ldr	x0, [x8, #32]
  418df0:	ldr	x28, [sp, #448]
  418df4:	ldp	x29, x30, [sp, #432]
  418df8:	add	sp, sp, #0x1d0
  418dfc:	ret
  418e00:	sub	sp, sp, #0x90
  418e04:	stp	x29, x30, [sp, #128]
  418e08:	add	x29, sp, #0x80
  418e0c:	mov	x8, xzr
  418e10:	mov	x9, #0x2                   	// #2
  418e14:	mov	x10, #0x8                   	// #8
  418e18:	mov	w11, #0x1                   	// #1
  418e1c:	add	x12, sp, #0x20
  418e20:	stur	x0, [x29, #-8]
  418e24:	stur	x1, [x29, #-16]
  418e28:	stur	x2, [x29, #-24]
  418e2c:	stur	x3, [x29, #-32]
  418e30:	stur	x4, [x29, #-40]
  418e34:	stur	x5, [x29, #-48]
  418e38:	ldur	x13, [x29, #-40]
  418e3c:	ldur	x14, [x29, #-8]
  418e40:	subs	x14, x8, x14
  418e44:	add	x13, x13, x14
  418e48:	str	x13, [sp, #32]
  418e4c:	ldur	x13, [x29, #-48]
  418e50:	ldur	x14, [x29, #-24]
  418e54:	subs	x8, x8, x14
  418e58:	add	x8, x13, x8
  418e5c:	mov	x13, #0x8                   	// #8
  418e60:	str	x8, [x12, #8]
  418e64:	ldur	x8, [x29, #-16]
  418e68:	ldur	x14, [x29, #-32]
  418e6c:	add	x8, x8, x14
  418e70:	add	x8, x8, #0x3
  418e74:	str	x8, [sp, #24]
  418e78:	ldr	x8, [sp, #24]
  418e7c:	mul	x8, x9, x8
  418e80:	mul	x0, x8, x10
  418e84:	str	w11, [sp, #20]
  418e88:	str	x12, [sp, #8]
  418e8c:	str	x13, [sp]
  418e90:	bl	474684 <renameat2@@Base+0xdec>
  418e94:	ldr	x8, [sp, #8]
  418e98:	str	x0, [x8, #16]
  418e9c:	ldr	x9, [x8, #16]
  418ea0:	ldr	x10, [sp, #24]
  418ea4:	ldr	x12, [sp]
  418ea8:	mul	x10, x12, x10
  418eac:	add	x9, x9, x10
  418eb0:	str	x9, [x8, #24]
  418eb4:	ldur	x9, [x29, #-32]
  418eb8:	add	x9, x9, #0x1
  418ebc:	ldr	x10, [x8, #16]
  418ec0:	mul	x9, x12, x9
  418ec4:	add	x9, x10, x9
  418ec8:	str	x9, [x8, #16]
  418ecc:	ldur	x9, [x29, #-32]
  418ed0:	add	x9, x9, #0x1
  418ed4:	ldr	x10, [x8, #24]
  418ed8:	mul	x9, x12, x9
  418edc:	add	x9, x10, x9
  418ee0:	str	x9, [x8, #24]
  418ee4:	ldr	w11, [sp, #20]
  418ee8:	strb	w11, [x8, #32]
  418eec:	ldur	x0, [x29, #-8]
  418ef0:	ldur	x1, [x29, #-16]
  418ef4:	ldur	x2, [x29, #-24]
  418ef8:	ldur	x3, [x29, #-32]
  418efc:	mov	w15, wzr
  418f00:	and	w4, w15, #0x1
  418f04:	mov	x5, x8
  418f08:	bl	4196d4 <readlinkat@plt+0x167a4>
  418f0c:	ldur	x8, [x29, #-32]
  418f10:	add	x8, x8, #0x1
  418f14:	ldr	x9, [sp, #8]
  418f18:	ldr	x10, [x9, #16]
  418f1c:	ldr	x12, [sp]
  418f20:	mneg	x8, x8, x12
  418f24:	add	x8, x10, x8
  418f28:	str	x8, [x9, #16]
  418f2c:	ldr	x8, [x9, #16]
  418f30:	mov	x0, x8
  418f34:	bl	402c30 <free@plt>
  418f38:	ldp	x29, x30, [sp, #128]
  418f3c:	add	sp, sp, #0x90
  418f40:	ret
  418f44:	sub	sp, sp, #0x50
  418f48:	stp	x29, x30, [sp, #64]
  418f4c:	add	x29, sp, #0x40
  418f50:	adrp	x8, 490000 <renameat2@@Base+0x1c768>
  418f54:	add	x8, x8, #0x548
  418f58:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  418f5c:	add	x9, x9, #0x878
  418f60:	stur	x0, [x29, #-8]
  418f64:	stur	w1, [x29, #-12]
  418f68:	stur	x2, [x29, #-24]
  418f6c:	str	x3, [sp, #32]
  418f70:	str	x4, [sp, #24]
  418f74:	ldur	x10, [x29, #-8]
  418f78:	ldrb	w11, [x10]
  418f7c:	str	x8, [sp, #16]
  418f80:	str	x9, [sp, #8]
  418f84:	tbnz	w11, #0, 418f8c <readlinkat@plt+0x1605c>
  418f88:	b	418fb8 <readlinkat@plt+0x16088>
  418f8c:	ldur	x8, [x29, #-24]
  418f90:	cbz	x8, 418fb8 <readlinkat@plt+0x16088>
  418f94:	ldur	w1, [x29, #-12]
  418f98:	ldur	x2, [x29, #-24]
  418f9c:	adrp	x0, 47c000 <renameat2@@Base+0x8768>
  418fa0:	add	x0, x0, #0xf14
  418fa4:	bl	402e30 <printf@plt>
  418fa8:	ldur	x8, [x29, #-24]
  418fac:	ldr	x9, [sp, #8]
  418fb0:	str	x8, [x9]
  418fb4:	b	41903c <readlinkat@plt+0x1610c>
  418fb8:	ldur	x8, [x29, #-24]
  418fbc:	cbnz	x8, 419000 <readlinkat@plt+0x160d0>
  418fc0:	ldur	x8, [x29, #-8]
  418fc4:	ldrb	w9, [x8]
  418fc8:	tbnz	w9, #0, 418ffc <readlinkat@plt+0x160cc>
  418fcc:	ldr	x8, [sp, #16]
  418fd0:	ldr	x1, [x8]
  418fd4:	adrp	x0, 47b000 <renameat2@@Base+0x7768>
  418fd8:	add	x0, x0, #0x949
  418fdc:	bl	402790 <fputs@plt>
  418fe0:	ldr	x8, [sp, #16]
  418fe4:	ldr	x9, [x8]
  418fe8:	mov	x0, x9
  418fec:	bl	402d10 <fflush@plt>
  418ff0:	mov	x8, xzr
  418ff4:	ldr	x9, [sp, #8]
  418ff8:	str	x8, [x9]
  418ffc:	b	41906c <readlinkat@plt+0x1613c>
  419000:	ldr	x8, [sp, #8]
  419004:	ldr	x9, [x8]
  419008:	ldur	x10, [x29, #-24]
  41900c:	cmp	x9, x10
  419010:	b.ne	41902c <readlinkat@plt+0x160fc>  // b.any
  419014:	ldr	x8, [sp, #16]
  419018:	ldr	x1, [x8]
  41901c:	adrp	x0, 47c000 <renameat2@@Base+0x8768>
  419020:	add	x0, x0, #0x265
  419024:	bl	402790 <fputs@plt>
  419028:	b	41903c <readlinkat@plt+0x1610c>
  41902c:	ldur	x1, [x29, #-24]
  419030:	adrp	x0, 47c000 <renameat2@@Base+0x8768>
  419034:	add	x0, x0, #0xf24
  419038:	bl	402e30 <printf@plt>
  41903c:	ldr	x8, [sp, #32]
  419040:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  419044:	add	x9, x9, #0xb28
  419048:	ldr	x10, [x9]
  41904c:	add	x0, x8, x10
  419050:	ldr	x8, [sp, #24]
  419054:	ldr	x9, [x9]
  419058:	add	x1, x8, x9
  41905c:	bl	419640 <readlinkat@plt+0x16710>
  419060:	ldur	x8, [x29, #-8]
  419064:	mov	w11, #0x0                   	// #0
  419068:	strb	w11, [x8]
  41906c:	ldp	x29, x30, [sp, #64]
  419070:	add	sp, sp, #0x50
  419074:	ret
  419078:	sub	sp, sp, #0x70
  41907c:	stp	x29, x30, [sp, #96]
  419080:	add	x29, sp, #0x60
  419084:	mov	w8, wzr
  419088:	sub	x2, x29, #0x18
  41908c:	stur	x0, [x29, #-8]
  419090:	stur	x1, [x29, #-16]
  419094:	ldur	x0, [x29, #-16]
  419098:	and	w1, w8, #0x1
  41909c:	bl	404014 <readlinkat@plt+0x10e4>
  4190a0:	stur	x0, [x29, #-32]
  4190a4:	ldur	x9, [x29, #-24]
  4190a8:	mov	w8, #0x0                   	// #0
  4190ac:	stur	w8, [x29, #-36]
  4190b0:	cbz	x9, 419180 <readlinkat@plt+0x16250>
  4190b4:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4190b8:	add	x8, x8, #0xa58
  4190bc:	ldrb	w9, [x8]
  4190c0:	tbnz	w9, #0, 4190c8 <readlinkat@plt+0x16198>
  4190c4:	b	419108 <readlinkat@plt+0x161d8>
  4190c8:	ldur	x0, [x29, #-8]
  4190cc:	bl	41039c <readlinkat@plt+0xd46c>
  4190d0:	ldur	x8, [x29, #-8]
  4190d4:	str	x0, [sp, #48]
  4190d8:	mov	x0, x8
  4190dc:	bl	410354 <readlinkat@plt+0xd424>
  4190e0:	ldur	x2, [x29, #-32]
  4190e4:	ldur	x3, [x29, #-24]
  4190e8:	ldr	x1, [sp, #48]
  4190ec:	str	x0, [sp, #40]
  4190f0:	mov	x0, x1
  4190f4:	ldr	x1, [sp, #40]
  4190f8:	bl	4087c4 <readlinkat@plt+0x5894>
  4190fc:	and	w9, w0, #0x1
  419100:	str	w9, [sp, #36]
  419104:	b	419170 <readlinkat@plt+0x16240>
  419108:	ldur	x8, [x29, #-24]
  41910c:	ldur	x0, [x29, #-8]
  419110:	str	x8, [sp, #24]
  419114:	bl	410354 <readlinkat@plt+0xd424>
  419118:	mov	w9, #0x0                   	// #0
  41911c:	ldr	x8, [sp, #24]
  419120:	cmp	x8, x0
  419124:	str	w9, [sp, #20]
  419128:	b.ne	419164 <readlinkat@plt+0x16234>  // b.any
  41912c:	ldur	x0, [x29, #-32]
  419130:	ldur	x8, [x29, #-8]
  419134:	str	x0, [sp, #8]
  419138:	mov	x0, x8
  41913c:	bl	41039c <readlinkat@plt+0xd46c>
  419140:	ldur	x2, [x29, #-24]
  419144:	ldr	x8, [sp, #8]
  419148:	str	x0, [sp]
  41914c:	mov	x0, x8
  419150:	ldr	x1, [sp]
  419154:	bl	402b90 <memcmp@plt>
  419158:	cmp	w0, #0x0
  41915c:	cset	w9, eq  // eq = none
  419160:	str	w9, [sp, #20]
  419164:	ldr	w8, [sp, #20]
  419168:	and	w8, w8, #0x1
  41916c:	str	w8, [sp, #36]
  419170:	ldr	w8, [sp, #36]
  419174:	cmp	w8, #0x0
  419178:	cset	w8, ne  // ne = any
  41917c:	stur	w8, [x29, #-36]
  419180:	ldur	w8, [x29, #-36]
  419184:	and	w0, w8, #0x1
  419188:	ldp	x29, x30, [sp, #96]
  41918c:	add	sp, sp, #0x70
  419190:	ret
  419194:	sub	sp, sp, #0x30
  419198:	stp	x29, x30, [sp, #32]
  41919c:	add	x29, sp, #0x20
  4191a0:	mov	x8, #0x1                   	// #1
  4191a4:	str	x8, [sp]
  4191a8:	bl	4102f4 <readlinkat@plt+0xd3c4>
  4191ac:	str	x0, [sp, #16]
  4191b0:	str	xzr, [sp, #8]
  4191b4:	ldr	x8, [sp]
  4191b8:	stur	x8, [x29, #-8]
  4191bc:	ldur	x8, [x29, #-8]
  4191c0:	ldr	x9, [sp, #16]
  4191c4:	cmp	x8, x9
  4191c8:	b.gt	4191fc <readlinkat@plt+0x162cc>
  4191cc:	ldur	x0, [x29, #-8]
  4191d0:	bl	410378 <readlinkat@plt+0xd448>
  4191d4:	and	w8, w0, #0xff
  4191d8:	cmp	w8, #0x20
  4191dc:	b.ne	4191ec <readlinkat@plt+0x162bc>  // b.any
  4191e0:	ldr	x8, [sp, #8]
  4191e4:	add	x8, x8, #0x1
  4191e8:	str	x8, [sp, #8]
  4191ec:	ldur	x8, [x29, #-8]
  4191f0:	add	x8, x8, #0x1
  4191f4:	stur	x8, [x29, #-8]
  4191f8:	b	4191bc <readlinkat@plt+0x1628c>
  4191fc:	ldr	x0, [sp, #8]
  419200:	ldp	x29, x30, [sp, #32]
  419204:	add	sp, sp, #0x30
  419208:	ret
  41920c:	sub	sp, sp, #0xc0
  419210:	stp	x29, x30, [sp, #176]
  419214:	add	x29, sp, #0xb0
  419218:	mov	x8, #0xffffffffffffffff    	// #-1
  41921c:	mov	x9, #0x2                   	// #2
  419220:	mov	x10, #0x8                   	// #8
  419224:	stur	x0, [x29, #-8]
  419228:	stur	x1, [x29, #-16]
  41922c:	stur	x2, [x29, #-24]
  419230:	stur	x3, [x29, #-32]
  419234:	stur	x4, [x29, #-40]
  419238:	stur	x5, [x29, #-48]
  41923c:	stur	x6, [x29, #-56]
  419240:	ldur	x11, [x29, #-8]
  419244:	ldur	x12, [x29, #-32]
  419248:	subs	x11, x11, x12
  41924c:	stur	x11, [x29, #-64]
  419250:	ldur	x11, [x29, #-16]
  419254:	ldur	x12, [x29, #-24]
  419258:	subs	x11, x11, x12
  41925c:	stur	x11, [x29, #-72]
  419260:	ldur	x11, [x29, #-8]
  419264:	ldur	x12, [x29, #-24]
  419268:	subs	x11, x11, x12
  41926c:	stur	x11, [x29, #-80]
  419270:	ldur	x11, [x29, #-80]
  419274:	str	x11, [sp, #88]
  419278:	ldur	x11, [x29, #-80]
  41927c:	str	x11, [sp, #80]
  419280:	str	x8, [sp, #48]
  419284:	ldur	x8, [x29, #-48]
  419288:	mul	x8, x9, x8
  41928c:	add	x8, x8, #0x3
  419290:	mul	x0, x8, x10
  419294:	bl	474684 <renameat2@@Base+0xdec>
  419298:	str	x0, [sp, #72]
  41929c:	ldr	x8, [sp, #72]
  4192a0:	ldur	x9, [x29, #-48]
  4192a4:	mov	x10, #0x8                   	// #8
  4192a8:	mul	x9, x10, x9
  4192ac:	add	x8, x8, x9
  4192b0:	add	x8, x8, #0x8
  4192b4:	ldur	x9, [x29, #-80]
  4192b8:	mneg	x9, x9, x10
  4192bc:	add	x8, x8, x9
  4192c0:	str	x8, [sp, #64]
  4192c4:	ldur	x8, [x29, #-40]
  4192c8:	cbz	x8, 419318 <readlinkat@plt+0x163e8>
  4192cc:	ldur	x8, [x29, #-80]
  4192d0:	ldur	x9, [x29, #-40]
  4192d4:	mov	x10, #0x2                   	// #2
  4192d8:	mul	x9, x10, x9
  4192dc:	add	x8, x8, x9
  4192e0:	str	x8, [sp, #56]
  4192e4:	ldur	x8, [x29, #-24]
  4192e8:	ldur	x9, [x29, #-40]
  4192ec:	add	x8, x9, x8
  4192f0:	stur	x8, [x29, #-40]
  4192f4:	ldur	x8, [x29, #-40]
  4192f8:	ldur	x9, [x29, #-32]
  4192fc:	cmp	x8, x9
  419300:	b.le	419314 <readlinkat@plt+0x163e4>
  419304:	ldur	x8, [x29, #-48]
  419308:	add	x8, x8, #0x1
  41930c:	str	x8, [sp, #40]
  419310:	b	419628 <readlinkat@plt+0x166f8>
  419314:	b	41931c <readlinkat@plt+0x163ec>
  419318:	str	xzr, [sp, #56]
  41931c:	ldur	x8, [x29, #-56]
  419320:	cbnz	x8, 41932c <readlinkat@plt+0x163fc>
  419324:	ldur	x8, [x29, #-32]
  419328:	stur	x8, [x29, #-40]
  41932c:	ldur	x8, [x29, #-8]
  419330:	ldur	x9, [x29, #-16]
  419334:	mov	w10, #0x0                   	// #0
  419338:	cmp	x8, x9
  41933c:	str	w10, [sp, #12]
  419340:	b.ge	41936c <readlinkat@plt+0x1643c>  // b.tcont
  419344:	ldur	x8, [x29, #-24]
  419348:	ldur	x9, [x29, #-32]
  41934c:	mov	w10, #0x0                   	// #0
  419350:	cmp	x8, x9
  419354:	str	w10, [sp, #12]
  419358:	b.ge	41936c <readlinkat@plt+0x1643c>  // b.tcont
  41935c:	ldur	x0, [x29, #-8]
  419360:	ldur	x1, [x29, #-24]
  419364:	bl	419078 <readlinkat@plt+0x16148>
  419368:	str	w0, [sp, #12]
  41936c:	ldr	w8, [sp, #12]
  419370:	tbnz	w8, #0, 419378 <readlinkat@plt+0x16448>
  419374:	b	419394 <readlinkat@plt+0x16464>
  419378:	ldur	x8, [x29, #-8]
  41937c:	add	x8, x8, #0x1
  419380:	stur	x8, [x29, #-8]
  419384:	ldur	x8, [x29, #-24]
  419388:	add	x8, x8, #0x1
  41938c:	stur	x8, [x29, #-24]
  419390:	b	41932c <readlinkat@plt+0x163fc>
  419394:	ldur	x8, [x29, #-8]
  419398:	ldur	x9, [x29, #-16]
  41939c:	cmp	x8, x9
  4193a0:	b.ne	4193dc <readlinkat@plt+0x164ac>  // b.any
  4193a4:	ldur	x8, [x29, #-24]
  4193a8:	ldur	x9, [x29, #-40]
  4193ac:	cmp	x8, x9
  4193b0:	b.lt	4193dc <readlinkat@plt+0x164ac>  // b.tstop
  4193b4:	ldur	x8, [x29, #-8]
  4193b8:	ldur	x9, [x29, #-24]
  4193bc:	add	x8, x8, x9
  4193c0:	ldr	x9, [sp, #56]
  4193c4:	cmp	x8, x9
  4193c8:	b.lt	4193dc <readlinkat@plt+0x164ac>  // b.tstop
  4193cc:	ldur	x8, [x29, #-24]
  4193d0:	str	x8, [sp, #48]
  4193d4:	str	xzr, [sp, #40]
  4193d8:	b	419614 <readlinkat@plt+0x166e4>
  4193dc:	ldur	x8, [x29, #-8]
  4193e0:	ldr	x9, [sp, #64]
  4193e4:	ldur	x10, [x29, #-80]
  4193e8:	str	x8, [x9, x10, lsl #3]
  4193ec:	mov	x8, #0x1                   	// #1
  4193f0:	str	x8, [sp, #40]
  4193f4:	ldr	x8, [sp, #40]
  4193f8:	ldur	x9, [x29, #-48]
  4193fc:	cmp	x8, x9
  419400:	b.gt	419614 <readlinkat@plt+0x166e4>
  419404:	ldr	x8, [sp, #88]
  419408:	ldur	x9, [x29, #-64]
  41940c:	cmp	x8, x9
  419410:	b.le	419434 <readlinkat@plt+0x16504>
  419414:	ldr	x8, [sp, #64]
  419418:	ldr	x9, [sp, #88]
  41941c:	mov	x10, #0xffffffffffffffff    	// #-1
  419420:	subs	x9, x9, #0x1
  419424:	str	x9, [sp, #88]
  419428:	subs	x9, x9, #0x1
  41942c:	str	x10, [x8, x9, lsl #3]
  419430:	b	419440 <readlinkat@plt+0x16510>
  419434:	ldr	x8, [sp, #88]
  419438:	add	x8, x8, #0x1
  41943c:	str	x8, [sp, #88]
  419440:	ldr	x8, [sp, #80]
  419444:	ldur	x9, [x29, #-72]
  419448:	cmp	x8, x9
  41944c:	b.ge	419470 <readlinkat@plt+0x16540>  // b.tcont
  419450:	ldr	x8, [sp, #64]
  419454:	ldr	x9, [sp, #80]
  419458:	add	x9, x9, #0x1
  41945c:	str	x9, [sp, #80]
  419460:	add	x9, x9, #0x1
  419464:	mov	x10, #0xffffffffffffffff    	// #-1
  419468:	str	x10, [x8, x9, lsl #3]
  41946c:	b	41947c <readlinkat@plt+0x1654c>
  419470:	ldr	x8, [sp, #80]
  419474:	subs	x8, x8, #0x1
  419478:	str	x8, [sp, #80]
  41947c:	ldr	x8, [sp, #80]
  419480:	str	x8, [sp, #32]
  419484:	ldr	x8, [sp, #32]
  419488:	ldr	x9, [sp, #88]
  41948c:	cmp	x8, x9
  419490:	b.lt	4195f0 <readlinkat@plt+0x166c0>  // b.tstop
  419494:	ldr	x8, [sp, #64]
  419498:	ldr	x9, [sp, #32]
  41949c:	subs	x9, x9, #0x1
  4194a0:	ldr	x8, [x8, x9, lsl #3]
  4194a4:	ldr	x9, [sp, #64]
  4194a8:	ldr	x10, [sp, #32]
  4194ac:	add	x10, x10, #0x1
  4194b0:	ldr	x9, [x9, x10, lsl #3]
  4194b4:	cmp	x8, x9
  4194b8:	b.ge	4194d4 <readlinkat@plt+0x165a4>  // b.tcont
  4194bc:	ldr	x8, [sp, #64]
  4194c0:	ldr	x9, [sp, #32]
  4194c4:	add	x9, x9, #0x1
  4194c8:	ldr	x8, [x8, x9, lsl #3]
  4194cc:	str	x8, [sp, #24]
  4194d0:	b	4194ec <readlinkat@plt+0x165bc>
  4194d4:	ldr	x8, [sp, #64]
  4194d8:	ldr	x9, [sp, #32]
  4194dc:	subs	x9, x9, #0x1
  4194e0:	ldr	x8, [x8, x9, lsl #3]
  4194e4:	add	x8, x8, #0x1
  4194e8:	str	x8, [sp, #24]
  4194ec:	ldr	x8, [sp, #24]
  4194f0:	ldr	x9, [sp, #32]
  4194f4:	subs	x8, x8, x9
  4194f8:	str	x8, [sp, #16]
  4194fc:	ldr	x8, [sp, #24]
  419500:	ldur	x9, [x29, #-16]
  419504:	mov	w10, #0x0                   	// #0
  419508:	cmp	x8, x9
  41950c:	str	w10, [sp, #8]
  419510:	b.ge	41953c <readlinkat@plt+0x1660c>  // b.tcont
  419514:	ldr	x8, [sp, #16]
  419518:	ldur	x9, [x29, #-32]
  41951c:	mov	w10, #0x0                   	// #0
  419520:	cmp	x8, x9
  419524:	str	w10, [sp, #8]
  419528:	b.ge	41953c <readlinkat@plt+0x1660c>  // b.tcont
  41952c:	ldr	x0, [sp, #24]
  419530:	ldr	x1, [sp, #16]
  419534:	bl	419078 <readlinkat@plt+0x16148>
  419538:	str	w0, [sp, #8]
  41953c:	ldr	w8, [sp, #8]
  419540:	tbnz	w8, #0, 419548 <readlinkat@plt+0x16618>
  419544:	b	419564 <readlinkat@plt+0x16634>
  419548:	ldr	x8, [sp, #24]
  41954c:	add	x8, x8, #0x1
  419550:	str	x8, [sp, #24]
  419554:	ldr	x8, [sp, #16]
  419558:	add	x8, x8, #0x1
  41955c:	str	x8, [sp, #16]
  419560:	b	4194fc <readlinkat@plt+0x165cc>
  419564:	ldr	x8, [sp, #24]
  419568:	ldr	x9, [sp, #64]
  41956c:	ldr	x10, [sp, #32]
  419570:	str	x8, [x9, x10, lsl #3]
  419574:	ldr	x8, [sp, #24]
  419578:	ldur	x9, [x29, #-16]
  41957c:	cmp	x8, x9
  419580:	b.ne	4195e0 <readlinkat@plt+0x166b0>  // b.any
  419584:	ldr	x8, [sp, #16]
  419588:	ldur	x9, [x29, #-40]
  41958c:	cmp	x8, x9
  419590:	b.lt	4195e0 <readlinkat@plt+0x166b0>  // b.tstop
  419594:	ldr	x8, [sp, #24]
  419598:	ldr	x9, [sp, #16]
  41959c:	add	x8, x8, x9
  4195a0:	ldr	x9, [sp, #40]
  4195a4:	subs	x8, x8, x9
  4195a8:	ldr	x9, [sp, #56]
  4195ac:	cmp	x8, x9
  4195b0:	b.lt	4195e0 <readlinkat@plt+0x166b0>  // b.tstop
  4195b4:	ldr	x8, [sp, #48]
  4195b8:	ldr	x9, [sp, #16]
  4195bc:	cmp	x8, x9
  4195c0:	b.ge	4195cc <readlinkat@plt+0x1669c>  // b.tcont
  4195c4:	ldr	x8, [sp, #16]
  4195c8:	str	x8, [sp, #48]
  4195cc:	ldr	x8, [sp, #16]
  4195d0:	ldur	x9, [x29, #-32]
  4195d4:	cmp	x8, x9
  4195d8:	b.ne	4195e0 <readlinkat@plt+0x166b0>  // b.any
  4195dc:	b	419614 <readlinkat@plt+0x166e4>
  4195e0:	ldr	x8, [sp, #32]
  4195e4:	subs	x8, x8, #0x2
  4195e8:	str	x8, [sp, #32]
  4195ec:	b	419484 <readlinkat@plt+0x16554>
  4195f0:	ldr	x8, [sp, #48]
  4195f4:	mov	x9, #0xffffffffffffffff    	// #-1
  4195f8:	cmp	x8, x9
  4195fc:	b.eq	419604 <readlinkat@plt+0x166d4>  // b.none
  419600:	b	419614 <readlinkat@plt+0x166e4>
  419604:	ldr	x8, [sp, #40]
  419608:	add	x8, x8, #0x1
  41960c:	str	x8, [sp, #40]
  419610:	b	4193f4 <readlinkat@plt+0x164c4>
  419614:	ldur	x8, [x29, #-56]
  419618:	cbz	x8, 419628 <readlinkat@plt+0x166f8>
  41961c:	ldr	x8, [sp, #48]
  419620:	ldur	x9, [x29, #-56]
  419624:	str	x8, [x9]
  419628:	ldr	x0, [sp, #72]
  41962c:	bl	402c30 <free@plt>
  419630:	ldr	x0, [sp, #40]
  419634:	ldp	x29, x30, [sp, #176]
  419638:	add	sp, sp, #0xc0
  41963c:	ret
  419640:	sub	sp, sp, #0x70
  419644:	stp	x29, x30, [sp, #96]
  419648:	add	x29, sp, #0x60
  41964c:	stur	x0, [x29, #-8]
  419650:	stur	x1, [x29, #-16]
  419654:	ldur	x8, [x29, #-16]
  419658:	ldur	x9, [x29, #-8]
  41965c:	cmp	x8, x9
  419660:	b.gt	41968c <readlinkat@plt+0x1675c>
  419664:	ldur	x1, [x29, #-8]
  419668:	sub	x0, x29, #0x27
  41966c:	bl	415f48 <readlinkat@plt+0x13018>
  419670:	adrp	x8, 47c000 <renameat2@@Base+0x8768>
  419674:	add	x8, x8, #0xf8a
  419678:	str	x0, [sp, #24]
  41967c:	mov	x0, x8
  419680:	ldr	x1, [sp, #24]
  419684:	bl	402e30 <printf@plt>
  419688:	b	4196c8 <readlinkat@plt+0x16798>
  41968c:	ldur	x1, [x29, #-8]
  419690:	sub	x0, x29, #0x27
  419694:	bl	415f48 <readlinkat@plt+0x13018>
  419698:	ldur	x1, [x29, #-16]
  41969c:	add	x8, sp, #0x22
  4196a0:	str	x0, [sp, #16]
  4196a4:	mov	x0, x8
  4196a8:	bl	415f48 <readlinkat@plt+0x13018>
  4196ac:	adrp	x8, 47c000 <renameat2@@Base+0x8768>
  4196b0:	add	x8, x8, #0xf2d
  4196b4:	str	x0, [sp, #8]
  4196b8:	mov	x0, x8
  4196bc:	ldr	x1, [sp, #16]
  4196c0:	ldr	x2, [sp, #8]
  4196c4:	bl	402e30 <printf@plt>
  4196c8:	ldp	x29, x30, [sp, #96]
  4196cc:	add	sp, sp, #0x70
  4196d0:	ret
  4196d4:	sub	sp, sp, #0x70
  4196d8:	stp	x29, x30, [sp, #96]
  4196dc:	add	x29, sp, #0x60
  4196e0:	stur	x0, [x29, #-16]
  4196e4:	stur	x1, [x29, #-24]
  4196e8:	stur	x2, [x29, #-32]
  4196ec:	stur	x3, [x29, #-40]
  4196f0:	and	w8, w4, #0x1
  4196f4:	sturb	w8, [x29, #-41]
  4196f8:	str	x5, [sp, #40]
  4196fc:	ldur	x8, [x29, #-16]
  419700:	ldur	x9, [x29, #-24]
  419704:	mov	w10, #0x0                   	// #0
  419708:	cmp	x8, x9
  41970c:	str	w10, [sp, #12]
  419710:	b.ge	41973c <readlinkat@plt+0x1680c>  // b.tcont
  419714:	ldur	x8, [x29, #-32]
  419718:	ldur	x9, [x29, #-40]
  41971c:	mov	w10, #0x0                   	// #0
  419720:	cmp	x8, x9
  419724:	str	w10, [sp, #12]
  419728:	b.ge	41973c <readlinkat@plt+0x1680c>  // b.tcont
  41972c:	ldur	x0, [x29, #-16]
  419730:	ldur	x1, [x29, #-32]
  419734:	bl	419078 <readlinkat@plt+0x16148>
  419738:	str	w0, [sp, #12]
  41973c:	ldr	w8, [sp, #12]
  419740:	tbnz	w8, #0, 419748 <readlinkat@plt+0x16818>
  419744:	b	419764 <readlinkat@plt+0x16834>
  419748:	ldur	x8, [x29, #-16]
  41974c:	add	x8, x8, #0x1
  419750:	stur	x8, [x29, #-16]
  419754:	ldur	x8, [x29, #-32]
  419758:	add	x8, x8, #0x1
  41975c:	stur	x8, [x29, #-32]
  419760:	b	4196fc <readlinkat@plt+0x167cc>
  419764:	ldur	x8, [x29, #-16]
  419768:	ldur	x9, [x29, #-24]
  41976c:	mov	w10, #0x0                   	// #0
  419770:	cmp	x8, x9
  419774:	str	w10, [sp, #8]
  419778:	b.ge	4197ac <readlinkat@plt+0x1687c>  // b.tcont
  41977c:	ldur	x8, [x29, #-32]
  419780:	ldur	x9, [x29, #-40]
  419784:	mov	w10, #0x0                   	// #0
  419788:	cmp	x8, x9
  41978c:	str	w10, [sp, #8]
  419790:	b.ge	4197ac <readlinkat@plt+0x1687c>  // b.tcont
  419794:	ldur	x8, [x29, #-24]
  419798:	subs	x0, x8, #0x1
  41979c:	ldur	x8, [x29, #-40]
  4197a0:	subs	x1, x8, #0x1
  4197a4:	bl	419078 <readlinkat@plt+0x16148>
  4197a8:	str	w0, [sp, #8]
  4197ac:	ldr	w8, [sp, #8]
  4197b0:	tbnz	w8, #0, 4197b8 <readlinkat@plt+0x16888>
  4197b4:	b	4197d4 <readlinkat@plt+0x168a4>
  4197b8:	ldur	x8, [x29, #-24]
  4197bc:	subs	x8, x8, #0x1
  4197c0:	stur	x8, [x29, #-24]
  4197c4:	ldur	x8, [x29, #-40]
  4197c8:	subs	x8, x8, #0x1
  4197cc:	stur	x8, [x29, #-40]
  4197d0:	b	419764 <readlinkat@plt+0x16834>
  4197d4:	ldur	x8, [x29, #-16]
  4197d8:	ldur	x9, [x29, #-24]
  4197dc:	cmp	x8, x9
  4197e0:	b.ne	419820 <readlinkat@plt+0x168f0>  // b.any
  4197e4:	ldur	x8, [x29, #-32]
  4197e8:	ldur	x9, [x29, #-40]
  4197ec:	cmp	x8, x9
  4197f0:	b.ge	41981c <readlinkat@plt+0x168ec>  // b.tcont
  4197f4:	ldr	x8, [sp, #40]
  4197f8:	ldr	x8, [x8, #8]
  4197fc:	ldur	x9, [x29, #-32]
  419800:	add	x8, x8, x9
  419804:	mov	w10, #0x2b                  	// #43
  419808:	strb	w10, [x8]
  41980c:	ldur	x8, [x29, #-32]
  419810:	add	x8, x8, #0x1
  419814:	stur	x8, [x29, #-32]
  419818:	b	4197e4 <readlinkat@plt+0x168b4>
  41981c:	b	419910 <readlinkat@plt+0x169e0>
  419820:	ldur	x8, [x29, #-32]
  419824:	ldur	x9, [x29, #-40]
  419828:	cmp	x8, x9
  41982c:	b.ne	41986c <readlinkat@plt+0x1693c>  // b.any
  419830:	ldur	x8, [x29, #-16]
  419834:	ldur	x9, [x29, #-24]
  419838:	cmp	x8, x9
  41983c:	b.ge	419868 <readlinkat@plt+0x16938>  // b.tcont
  419840:	ldr	x8, [sp, #40]
  419844:	ldr	x8, [x8]
  419848:	ldur	x9, [x29, #-16]
  41984c:	add	x8, x8, x9
  419850:	mov	w10, #0x2d                  	// #45
  419854:	strb	w10, [x8]
  419858:	ldur	x8, [x29, #-16]
  41985c:	add	x8, x8, #0x1
  419860:	stur	x8, [x29, #-16]
  419864:	b	419830 <readlinkat@plt+0x16900>
  419868:	b	419910 <readlinkat@plt+0x169e0>
  41986c:	ldur	x0, [x29, #-16]
  419870:	ldur	x1, [x29, #-24]
  419874:	ldur	x2, [x29, #-32]
  419878:	ldur	x3, [x29, #-40]
  41987c:	ldurb	w8, [x29, #-41]
  419880:	ldr	x6, [sp, #40]
  419884:	and	w4, w8, #0x1
  419888:	add	x9, sp, #0x10
  41988c:	mov	x5, x9
  419890:	str	x9, [sp]
  419894:	bl	419930 <readlinkat@plt+0x16a00>
  419898:	ldur	x0, [x29, #-16]
  41989c:	ldr	x1, [sp, #16]
  4198a0:	ldur	x2, [x29, #-32]
  4198a4:	ldr	x3, [sp, #24]
  4198a8:	ldr	x9, [sp]
  4198ac:	ldrb	w8, [x9, #16]
  4198b0:	ldr	x5, [sp, #40]
  4198b4:	and	w4, w8, #0x1
  4198b8:	bl	4196d4 <readlinkat@plt+0x167a4>
  4198bc:	tbnz	w0, #0, 4198c4 <readlinkat@plt+0x16994>
  4198c0:	b	4198d4 <readlinkat@plt+0x169a4>
  4198c4:	mov	w8, #0x1                   	// #1
  4198c8:	and	w8, w8, #0x1
  4198cc:	sturb	w8, [x29, #-1]
  4198d0:	b	41991c <readlinkat@plt+0x169ec>
  4198d4:	add	x8, sp, #0x10
  4198d8:	ldr	x0, [sp, #16]
  4198dc:	ldur	x1, [x29, #-24]
  4198e0:	ldr	x2, [sp, #24]
  4198e4:	ldur	x3, [x29, #-40]
  4198e8:	ldrb	w9, [x8, #17]
  4198ec:	ldr	x5, [sp, #40]
  4198f0:	and	w4, w9, #0x1
  4198f4:	bl	4196d4 <readlinkat@plt+0x167a4>
  4198f8:	tbnz	w0, #0, 419900 <readlinkat@plt+0x169d0>
  4198fc:	b	419910 <readlinkat@plt+0x169e0>
  419900:	mov	w8, #0x1                   	// #1
  419904:	and	w8, w8, #0x1
  419908:	sturb	w8, [x29, #-1]
  41990c:	b	41991c <readlinkat@plt+0x169ec>
  419910:	mov	w8, wzr
  419914:	and	w8, w8, #0x1
  419918:	sturb	w8, [x29, #-1]
  41991c:	ldurb	w8, [x29, #-1]
  419920:	and	w0, w8, #0x1
  419924:	ldp	x29, x30, [sp, #96]
  419928:	add	sp, sp, #0x70
  41992c:	ret
  419930:	stp	x29, x30, [sp, #-32]!
  419934:	str	x28, [sp, #16]
  419938:	mov	x29, sp
  41993c:	sub	sp, sp, #0x200
  419940:	mov	x8, #0x1                   	// #1
  419944:	mov	w9, #0x1                   	// #1
  419948:	stur	x0, [x29, #-8]
  41994c:	stur	x1, [x29, #-16]
  419950:	stur	x2, [x29, #-24]
  419954:	stur	x3, [x29, #-32]
  419958:	and	w10, w4, w9
  41995c:	sturb	w10, [x29, #-33]
  419960:	stur	x5, [x29, #-48]
  419964:	stur	x6, [x29, #-56]
  419968:	ldur	x11, [x29, #-56]
  41996c:	ldr	x11, [x11, #16]
  419970:	stur	x11, [x29, #-64]
  419974:	ldur	x11, [x29, #-56]
  419978:	ldr	x11, [x11, #24]
  41997c:	stur	x11, [x29, #-72]
  419980:	ldur	x11, [x29, #-8]
  419984:	ldur	x12, [x29, #-32]
  419988:	subs	x11, x11, x12
  41998c:	stur	x11, [x29, #-80]
  419990:	ldur	x11, [x29, #-16]
  419994:	ldur	x12, [x29, #-24]
  419998:	subs	x11, x11, x12
  41999c:	stur	x11, [x29, #-88]
  4199a0:	ldur	x11, [x29, #-8]
  4199a4:	ldur	x12, [x29, #-24]
  4199a8:	subs	x11, x11, x12
  4199ac:	stur	x11, [x29, #-96]
  4199b0:	ldur	x11, [x29, #-16]
  4199b4:	ldur	x12, [x29, #-32]
  4199b8:	subs	x11, x11, x12
  4199bc:	stur	x11, [x29, #-104]
  4199c0:	ldur	x11, [x29, #-96]
  4199c4:	stur	x11, [x29, #-112]
  4199c8:	ldur	x11, [x29, #-96]
  4199cc:	stur	x11, [x29, #-120]
  4199d0:	ldur	x11, [x29, #-104]
  4199d4:	stur	x11, [x29, #-128]
  4199d8:	ldur	x11, [x29, #-104]
  4199dc:	stur	x11, [x29, #-136]
  4199e0:	ldur	x11, [x29, #-96]
  4199e4:	ldur	x12, [x29, #-104]
  4199e8:	subs	x11, x11, x12
  4199ec:	tst	x11, #0x1
  4199f0:	cset	w10, ne  // ne = any
  4199f4:	and	w9, w10, w9
  4199f8:	sturb	w9, [x29, #-145]
  4199fc:	ldur	x11, [x29, #-8]
  419a00:	ldur	x12, [x29, #-64]
  419a04:	ldur	x13, [x29, #-96]
  419a08:	str	x11, [x12, x13, lsl #3]
  419a0c:	ldur	x11, [x29, #-16]
  419a10:	ldur	x12, [x29, #-72]
  419a14:	ldur	x13, [x29, #-104]
  419a18:	str	x11, [x12, x13, lsl #3]
  419a1c:	stur	x8, [x29, #-144]
  419a20:	mov	w8, #0x0                   	// #0
  419a24:	sturb	w8, [x29, #-161]
  419a28:	ldur	x9, [x29, #-112]
  419a2c:	ldur	x10, [x29, #-80]
  419a30:	cmp	x9, x10
  419a34:	b.le	419a58 <readlinkat@plt+0x16b28>
  419a38:	ldur	x8, [x29, #-64]
  419a3c:	ldur	x9, [x29, #-112]
  419a40:	mov	x10, #0xffffffffffffffff    	// #-1
  419a44:	subs	x9, x9, #0x1
  419a48:	stur	x9, [x29, #-112]
  419a4c:	subs	x9, x9, #0x1
  419a50:	str	x10, [x8, x9, lsl #3]
  419a54:	b	419a64 <readlinkat@plt+0x16b34>
  419a58:	ldur	x8, [x29, #-112]
  419a5c:	add	x8, x8, #0x1
  419a60:	stur	x8, [x29, #-112]
  419a64:	ldur	x8, [x29, #-120]
  419a68:	ldur	x9, [x29, #-88]
  419a6c:	cmp	x8, x9
  419a70:	b.ge	419a94 <readlinkat@plt+0x16b64>  // b.tcont
  419a74:	ldur	x8, [x29, #-64]
  419a78:	ldur	x9, [x29, #-120]
  419a7c:	add	x9, x9, #0x1
  419a80:	stur	x9, [x29, #-120]
  419a84:	add	x9, x9, #0x1
  419a88:	mov	x10, #0xffffffffffffffff    	// #-1
  419a8c:	str	x10, [x8, x9, lsl #3]
  419a90:	b	419aa0 <readlinkat@plt+0x16b70>
  419a94:	ldur	x8, [x29, #-120]
  419a98:	subs	x8, x8, #0x1
  419a9c:	stur	x8, [x29, #-120]
  419aa0:	ldur	x8, [x29, #-120]
  419aa4:	stur	x8, [x29, #-160]
  419aa8:	ldur	x8, [x29, #-160]
  419aac:	ldur	x9, [x29, #-112]
  419ab0:	cmp	x8, x9
  419ab4:	b.lt	419c40 <readlinkat@plt+0x16d10>  // b.tstop
  419ab8:	ldur	x8, [x29, #-64]
  419abc:	ldur	x9, [x29, #-160]
  419ac0:	subs	x9, x9, #0x1
  419ac4:	ldr	x8, [x8, x9, lsl #3]
  419ac8:	stur	x8, [x29, #-192]
  419acc:	ldur	x8, [x29, #-64]
  419ad0:	ldur	x9, [x29, #-160]
  419ad4:	add	x9, x9, #0x1
  419ad8:	ldr	x8, [x8, x9, lsl #3]
  419adc:	stur	x8, [x29, #-200]
  419ae0:	ldur	x8, [x29, #-192]
  419ae4:	ldur	x9, [x29, #-200]
  419ae8:	cmp	x8, x9
  419aec:	b.ge	419afc <readlinkat@plt+0x16bcc>  // b.tcont
  419af0:	ldur	x8, [x29, #-200]
  419af4:	str	x8, [sp, #88]
  419af8:	b	419b08 <readlinkat@plt+0x16bd8>
  419afc:	ldur	x8, [x29, #-192]
  419b00:	add	x8, x8, #0x1
  419b04:	str	x8, [sp, #88]
  419b08:	ldr	x8, [sp, #88]
  419b0c:	stur	x8, [x29, #-208]
  419b10:	ldur	x8, [x29, #-208]
  419b14:	stur	x8, [x29, #-176]
  419b18:	ldur	x8, [x29, #-208]
  419b1c:	ldur	x9, [x29, #-160]
  419b20:	subs	x8, x8, x9
  419b24:	stur	x8, [x29, #-184]
  419b28:	ldur	x8, [x29, #-176]
  419b2c:	ldur	x9, [x29, #-16]
  419b30:	mov	w10, #0x0                   	// #0
  419b34:	cmp	x8, x9
  419b38:	str	w10, [sp, #84]
  419b3c:	b.ge	419b68 <readlinkat@plt+0x16c38>  // b.tcont
  419b40:	ldur	x8, [x29, #-184]
  419b44:	ldur	x9, [x29, #-32]
  419b48:	mov	w10, #0x0                   	// #0
  419b4c:	cmp	x8, x9
  419b50:	str	w10, [sp, #84]
  419b54:	b.ge	419b68 <readlinkat@plt+0x16c38>  // b.tcont
  419b58:	ldur	x0, [x29, #-176]
  419b5c:	ldur	x1, [x29, #-184]
  419b60:	bl	419078 <readlinkat@plt+0x16148>
  419b64:	str	w0, [sp, #84]
  419b68:	ldr	w8, [sp, #84]
  419b6c:	tbnz	w8, #0, 419b74 <readlinkat@plt+0x16c44>
  419b70:	b	419b90 <readlinkat@plt+0x16c60>
  419b74:	ldur	x8, [x29, #-176]
  419b78:	add	x8, x8, #0x1
  419b7c:	stur	x8, [x29, #-176]
  419b80:	ldur	x8, [x29, #-184]
  419b84:	add	x8, x8, #0x1
  419b88:	stur	x8, [x29, #-184]
  419b8c:	b	419b28 <readlinkat@plt+0x16bf8>
  419b90:	ldur	x8, [x29, #-176]
  419b94:	ldur	x9, [x29, #-208]
  419b98:	subs	x8, x8, x9
  419b9c:	cmp	x8, #0x14
  419ba0:	b.le	419bac <readlinkat@plt+0x16c7c>
  419ba4:	mov	w8, #0x1                   	// #1
  419ba8:	sturb	w8, [x29, #-161]
  419bac:	ldur	x8, [x29, #-176]
  419bb0:	ldur	x9, [x29, #-64]
  419bb4:	ldur	x10, [x29, #-160]
  419bb8:	str	x8, [x9, x10, lsl #3]
  419bbc:	ldurb	w11, [x29, #-145]
  419bc0:	tbnz	w11, #0, 419bc8 <readlinkat@plt+0x16c98>
  419bc4:	b	419c30 <readlinkat@plt+0x16d00>
  419bc8:	ldur	x8, [x29, #-128]
  419bcc:	ldur	x9, [x29, #-160]
  419bd0:	cmp	x8, x9
  419bd4:	b.gt	419c30 <readlinkat@plt+0x16d00>
  419bd8:	ldur	x8, [x29, #-160]
  419bdc:	ldur	x9, [x29, #-136]
  419be0:	cmp	x8, x9
  419be4:	b.gt	419c30 <readlinkat@plt+0x16d00>
  419be8:	ldur	x8, [x29, #-72]
  419bec:	ldur	x9, [x29, #-160]
  419bf0:	ldr	x8, [x8, x9, lsl #3]
  419bf4:	ldur	x9, [x29, #-176]
  419bf8:	cmp	x8, x9
  419bfc:	b.gt	419c30 <readlinkat@plt+0x16d00>
  419c00:	ldur	x8, [x29, #-176]
  419c04:	ldur	x9, [x29, #-48]
  419c08:	str	x8, [x9]
  419c0c:	ldur	x8, [x29, #-184]
  419c10:	ldur	x9, [x29, #-48]
  419c14:	str	x8, [x9, #8]
  419c18:	ldur	x8, [x29, #-48]
  419c1c:	mov	w10, #0x1                   	// #1
  419c20:	strb	w10, [x8, #17]
  419c24:	ldur	x8, [x29, #-48]
  419c28:	strb	w10, [x8, #16]
  419c2c:	b	41a4a4 <readlinkat@plt+0x17574>
  419c30:	ldur	x8, [x29, #-160]
  419c34:	subs	x8, x8, #0x2
  419c38:	stur	x8, [x29, #-160]
  419c3c:	b	419aa8 <readlinkat@plt+0x16b78>
  419c40:	ldur	x8, [x29, #-128]
  419c44:	ldur	x9, [x29, #-80]
  419c48:	cmp	x8, x9
  419c4c:	b.le	419c70 <readlinkat@plt+0x16d40>
  419c50:	ldur	x8, [x29, #-72]
  419c54:	ldur	x9, [x29, #-128]
  419c58:	subs	x9, x9, #0x1
  419c5c:	stur	x9, [x29, #-128]
  419c60:	subs	x9, x9, #0x1
  419c64:	mov	x10, #0x7fffffffffffffff    	// #9223372036854775807
  419c68:	str	x10, [x8, x9, lsl #3]
  419c6c:	b	419c7c <readlinkat@plt+0x16d4c>
  419c70:	ldur	x8, [x29, #-128]
  419c74:	add	x8, x8, #0x1
  419c78:	stur	x8, [x29, #-128]
  419c7c:	ldur	x8, [x29, #-136]
  419c80:	ldur	x9, [x29, #-88]
  419c84:	cmp	x8, x9
  419c88:	b.ge	419cac <readlinkat@plt+0x16d7c>  // b.tcont
  419c8c:	ldur	x8, [x29, #-72]
  419c90:	ldur	x9, [x29, #-136]
  419c94:	add	x9, x9, #0x1
  419c98:	stur	x9, [x29, #-136]
  419c9c:	add	x9, x9, #0x1
  419ca0:	mov	x10, #0x7fffffffffffffff    	// #9223372036854775807
  419ca4:	str	x10, [x8, x9, lsl #3]
  419ca8:	b	419cb8 <readlinkat@plt+0x16d88>
  419cac:	ldur	x8, [x29, #-136]
  419cb0:	subs	x8, x8, #0x1
  419cb4:	stur	x8, [x29, #-136]
  419cb8:	ldur	x8, [x29, #-136]
  419cbc:	stur	x8, [x29, #-160]
  419cc0:	ldur	x8, [x29, #-160]
  419cc4:	ldur	x9, [x29, #-128]
  419cc8:	cmp	x8, x9
  419ccc:	b.lt	419e5c <readlinkat@plt+0x16f2c>  // b.tstop
  419cd0:	ldur	x8, [x29, #-72]
  419cd4:	ldur	x9, [x29, #-160]
  419cd8:	subs	x9, x9, #0x1
  419cdc:	ldr	x8, [x8, x9, lsl #3]
  419ce0:	stur	x8, [x29, #-232]
  419ce4:	ldur	x8, [x29, #-72]
  419ce8:	ldur	x9, [x29, #-160]
  419cec:	add	x9, x9, #0x1
  419cf0:	ldr	x8, [x8, x9, lsl #3]
  419cf4:	stur	x8, [x29, #-240]
  419cf8:	ldur	x8, [x29, #-232]
  419cfc:	ldur	x9, [x29, #-240]
  419d00:	cmp	x8, x9
  419d04:	b.ge	419d14 <readlinkat@plt+0x16de4>  // b.tcont
  419d08:	ldur	x8, [x29, #-232]
  419d0c:	str	x8, [sp, #72]
  419d10:	b	419d20 <readlinkat@plt+0x16df0>
  419d14:	ldur	x8, [x29, #-240]
  419d18:	subs	x8, x8, #0x1
  419d1c:	str	x8, [sp, #72]
  419d20:	ldr	x8, [sp, #72]
  419d24:	stur	x8, [x29, #-248]
  419d28:	ldur	x8, [x29, #-248]
  419d2c:	stur	x8, [x29, #-216]
  419d30:	ldur	x8, [x29, #-248]
  419d34:	ldur	x9, [x29, #-160]
  419d38:	subs	x8, x8, x9
  419d3c:	stur	x8, [x29, #-224]
  419d40:	ldur	x8, [x29, #-8]
  419d44:	ldur	x9, [x29, #-216]
  419d48:	mov	w10, #0x0                   	// #0
  419d4c:	cmp	x8, x9
  419d50:	str	w10, [sp, #68]
  419d54:	b.ge	419d88 <readlinkat@plt+0x16e58>  // b.tcont
  419d58:	ldur	x8, [x29, #-24]
  419d5c:	ldur	x9, [x29, #-224]
  419d60:	mov	w10, #0x0                   	// #0
  419d64:	cmp	x8, x9
  419d68:	str	w10, [sp, #68]
  419d6c:	b.ge	419d88 <readlinkat@plt+0x16e58>  // b.tcont
  419d70:	ldur	x8, [x29, #-216]
  419d74:	subs	x0, x8, #0x1
  419d78:	ldur	x8, [x29, #-224]
  419d7c:	subs	x1, x8, #0x1
  419d80:	bl	419078 <readlinkat@plt+0x16148>
  419d84:	str	w0, [sp, #68]
  419d88:	ldr	w8, [sp, #68]
  419d8c:	tbnz	w8, #0, 419d94 <readlinkat@plt+0x16e64>
  419d90:	b	419db0 <readlinkat@plt+0x16e80>
  419d94:	ldur	x8, [x29, #-216]
  419d98:	subs	x8, x8, #0x1
  419d9c:	stur	x8, [x29, #-216]
  419da0:	ldur	x8, [x29, #-224]
  419da4:	subs	x8, x8, #0x1
  419da8:	stur	x8, [x29, #-224]
  419dac:	b	419d40 <readlinkat@plt+0x16e10>
  419db0:	ldur	x8, [x29, #-248]
  419db4:	ldur	x9, [x29, #-216]
  419db8:	subs	x8, x8, x9
  419dbc:	cmp	x8, #0x14
  419dc0:	b.le	419dcc <readlinkat@plt+0x16e9c>
  419dc4:	mov	w8, #0x1                   	// #1
  419dc8:	sturb	w8, [x29, #-161]
  419dcc:	ldur	x8, [x29, #-216]
  419dd0:	ldur	x9, [x29, #-72]
  419dd4:	ldur	x10, [x29, #-160]
  419dd8:	str	x8, [x9, x10, lsl #3]
  419ddc:	ldurb	w11, [x29, #-145]
  419de0:	tbnz	w11, #0, 419e4c <readlinkat@plt+0x16f1c>
  419de4:	ldur	x8, [x29, #-112]
  419de8:	ldur	x9, [x29, #-160]
  419dec:	cmp	x8, x9
  419df0:	b.gt	419e4c <readlinkat@plt+0x16f1c>
  419df4:	ldur	x8, [x29, #-160]
  419df8:	ldur	x9, [x29, #-120]
  419dfc:	cmp	x8, x9
  419e00:	b.gt	419e4c <readlinkat@plt+0x16f1c>
  419e04:	ldur	x8, [x29, #-216]
  419e08:	ldur	x9, [x29, #-64]
  419e0c:	ldur	x10, [x29, #-160]
  419e10:	ldr	x9, [x9, x10, lsl #3]
  419e14:	cmp	x8, x9
  419e18:	b.gt	419e4c <readlinkat@plt+0x16f1c>
  419e1c:	ldur	x8, [x29, #-216]
  419e20:	ldur	x9, [x29, #-48]
  419e24:	str	x8, [x9]
  419e28:	ldur	x8, [x29, #-224]
  419e2c:	ldur	x9, [x29, #-48]
  419e30:	str	x8, [x9, #8]
  419e34:	ldur	x8, [x29, #-48]
  419e38:	mov	w10, #0x1                   	// #1
  419e3c:	strb	w10, [x8, #17]
  419e40:	ldur	x8, [x29, #-48]
  419e44:	strb	w10, [x8, #16]
  419e48:	b	41a4a4 <readlinkat@plt+0x17574>
  419e4c:	ldur	x8, [x29, #-160]
  419e50:	subs	x8, x8, #0x2
  419e54:	stur	x8, [x29, #-160]
  419e58:	b	419cc0 <readlinkat@plt+0x16d90>
  419e5c:	ldurb	w8, [x29, #-33]
  419e60:	tbnz	w8, #0, 419e68 <readlinkat@plt+0x16f38>
  419e64:	b	419e6c <readlinkat@plt+0x16f3c>
  419e68:	b	41a494 <readlinkat@plt+0x17564>
  419e6c:	ldur	x8, [x29, #-56]
  419e70:	ldrb	w9, [x8, #32]
  419e74:	and	w9, w9, #0x1
  419e78:	sturb	w9, [x29, #-249]
  419e7c:	ldur	x8, [x29, #-144]
  419e80:	mov	x10, #0xc8                  	// #200
  419e84:	cmp	x10, x8
  419e88:	b.ge	41a230 <readlinkat@plt+0x17300>  // b.tcont
  419e8c:	ldurb	w8, [x29, #-161]
  419e90:	tbnz	w8, #0, 419e98 <readlinkat@plt+0x16f68>
  419e94:	b	41a230 <readlinkat@plt+0x17300>
  419e98:	ldurb	w8, [x29, #-249]
  419e9c:	tbnz	w8, #0, 419ea4 <readlinkat@plt+0x16f74>
  419ea0:	b	41a230 <readlinkat@plt+0x17300>
  419ea4:	str	xzr, [sp, #248]
  419ea8:	ldur	x8, [x29, #-120]
  419eac:	stur	x8, [x29, #-160]
  419eb0:	ldur	x8, [x29, #-160]
  419eb4:	ldur	x9, [x29, #-112]
  419eb8:	cmp	x8, x9
  419ebc:	b.lt	41a040 <readlinkat@plt+0x17110>  // b.tstop
  419ec0:	ldur	x8, [x29, #-160]
  419ec4:	ldur	x9, [x29, #-96]
  419ec8:	subs	x8, x8, x9
  419ecc:	str	x8, [sp, #240]
  419ed0:	ldur	x8, [x29, #-64]
  419ed4:	ldur	x9, [x29, #-160]
  419ed8:	ldr	x8, [x8, x9, lsl #3]
  419edc:	str	x8, [sp, #232]
  419ee0:	ldr	x8, [sp, #232]
  419ee4:	ldur	x9, [x29, #-160]
  419ee8:	subs	x8, x8, x9
  419eec:	str	x8, [sp, #224]
  419ef0:	ldr	x8, [sp, #232]
  419ef4:	ldur	x9, [x29, #-8]
  419ef8:	subs	x8, x8, x9
  419efc:	mov	x9, #0x2                   	// #2
  419f00:	mul	x8, x8, x9
  419f04:	ldr	x9, [sp, #240]
  419f08:	subs	x8, x8, x9
  419f0c:	str	x8, [sp, #216]
  419f10:	ldr	x8, [sp, #216]
  419f14:	ldur	x9, [x29, #-144]
  419f18:	ldr	x10, [sp, #240]
  419f1c:	cmp	x10, #0x0
  419f20:	cset	w11, ge  // ge = tcont
  419f24:	str	x8, [sp, #56]
  419f28:	str	x9, [sp, #48]
  419f2c:	tbnz	w11, #0, 419f44 <readlinkat@plt+0x17014>
  419f30:	ldr	x8, [sp, #240]
  419f34:	mov	x9, xzr
  419f38:	subs	x8, x9, x8
  419f3c:	str	x8, [sp, #40]
  419f40:	b	419f4c <readlinkat@plt+0x1701c>
  419f44:	ldr	x8, [sp, #240]
  419f48:	str	x8, [sp, #40]
  419f4c:	ldr	x8, [sp, #40]
  419f50:	ldr	x9, [sp, #48]
  419f54:	add	x8, x9, x8
  419f58:	mov	x10, #0xc                   	// #12
  419f5c:	mul	x8, x10, x8
  419f60:	ldr	x10, [sp, #56]
  419f64:	cmp	x10, x8
  419f68:	b.le	41a030 <readlinkat@plt+0x17100>
  419f6c:	ldr	x8, [sp, #216]
  419f70:	ldr	x9, [sp, #248]
  419f74:	cmp	x8, x9
  419f78:	b.le	41a030 <readlinkat@plt+0x17100>
  419f7c:	ldur	x8, [x29, #-8]
  419f80:	add	x8, x8, #0x14
  419f84:	ldr	x9, [sp, #232]
  419f88:	cmp	x8, x9
  419f8c:	b.gt	41a030 <readlinkat@plt+0x17100>
  419f90:	ldr	x8, [sp, #232]
  419f94:	ldur	x9, [x29, #-16]
  419f98:	cmp	x8, x9
  419f9c:	b.ge	41a030 <readlinkat@plt+0x17100>  // b.tcont
  419fa0:	ldur	x8, [x29, #-24]
  419fa4:	add	x8, x8, #0x14
  419fa8:	ldr	x9, [sp, #224]
  419fac:	cmp	x8, x9
  419fb0:	b.gt	41a030 <readlinkat@plt+0x17100>
  419fb4:	ldr	x8, [sp, #224]
  419fb8:	ldur	x9, [x29, #-32]
  419fbc:	cmp	x8, x9
  419fc0:	b.ge	41a030 <readlinkat@plt+0x17100>  // b.tcont
  419fc4:	mov	w8, #0x1                   	// #1
  419fc8:	str	w8, [sp, #212]
  419fcc:	ldr	x8, [sp, #232]
  419fd0:	ldrsw	x9, [sp, #212]
  419fd4:	subs	x0, x8, x9
  419fd8:	ldr	x8, [sp, #224]
  419fdc:	ldrsw	x9, [sp, #212]
  419fe0:	subs	x1, x8, x9
  419fe4:	bl	419078 <readlinkat@plt+0x16148>
  419fe8:	tbnz	w0, #0, 419ff0 <readlinkat@plt+0x170c0>
  419fec:	b	41a030 <readlinkat@plt+0x17100>
  419ff0:	ldr	w8, [sp, #212]
  419ff4:	cmp	w8, #0x14
  419ff8:	b.ne	41a020 <readlinkat@plt+0x170f0>  // b.any
  419ffc:	ldr	x8, [sp, #216]
  41a000:	str	x8, [sp, #248]
  41a004:	ldr	x8, [sp, #232]
  41a008:	ldur	x9, [x29, #-48]
  41a00c:	str	x8, [x9]
  41a010:	ldr	x8, [sp, #224]
  41a014:	ldur	x9, [x29, #-48]
  41a018:	str	x8, [x9, #8]
  41a01c:	b	41a030 <readlinkat@plt+0x17100>
  41a020:	ldr	w8, [sp, #212]
  41a024:	add	w8, w8, #0x1
  41a028:	str	w8, [sp, #212]
  41a02c:	b	419fcc <readlinkat@plt+0x1709c>
  41a030:	ldur	x8, [x29, #-160]
  41a034:	subs	x8, x8, #0x2
  41a038:	stur	x8, [x29, #-160]
  41a03c:	b	419eb0 <readlinkat@plt+0x16f80>
  41a040:	ldr	x8, [sp, #248]
  41a044:	cmp	x8, #0x0
  41a048:	cset	w9, le
  41a04c:	tbnz	w9, #0, 41a06c <readlinkat@plt+0x1713c>
  41a050:	ldur	x8, [x29, #-48]
  41a054:	mov	w9, #0x1                   	// #1
  41a058:	strb	w9, [x8, #16]
  41a05c:	ldur	x8, [x29, #-48]
  41a060:	mov	w9, #0x0                   	// #0
  41a064:	strb	w9, [x8, #17]
  41a068:	b	41a4a4 <readlinkat@plt+0x17574>
  41a06c:	str	xzr, [sp, #200]
  41a070:	ldur	x8, [x29, #-136]
  41a074:	stur	x8, [x29, #-160]
  41a078:	ldur	x8, [x29, #-160]
  41a07c:	ldur	x9, [x29, #-128]
  41a080:	cmp	x8, x9
  41a084:	b.lt	41a204 <readlinkat@plt+0x172d4>  // b.tstop
  41a088:	ldur	x8, [x29, #-160]
  41a08c:	ldur	x9, [x29, #-104]
  41a090:	subs	x8, x8, x9
  41a094:	str	x8, [sp, #192]
  41a098:	ldur	x8, [x29, #-72]
  41a09c:	ldur	x9, [x29, #-160]
  41a0a0:	ldr	x8, [x8, x9, lsl #3]
  41a0a4:	str	x8, [sp, #184]
  41a0a8:	ldr	x8, [sp, #184]
  41a0ac:	ldur	x9, [x29, #-160]
  41a0b0:	subs	x8, x8, x9
  41a0b4:	str	x8, [sp, #176]
  41a0b8:	ldur	x8, [x29, #-16]
  41a0bc:	ldr	x9, [sp, #184]
  41a0c0:	subs	x8, x8, x9
  41a0c4:	mov	x9, #0x2                   	// #2
  41a0c8:	mul	x8, x8, x9
  41a0cc:	ldr	x9, [sp, #192]
  41a0d0:	add	x8, x8, x9
  41a0d4:	str	x8, [sp, #168]
  41a0d8:	ldr	x8, [sp, #168]
  41a0dc:	ldur	x9, [x29, #-144]
  41a0e0:	ldr	x10, [sp, #192]
  41a0e4:	cmp	x10, #0x0
  41a0e8:	cset	w11, ge  // ge = tcont
  41a0ec:	str	x8, [sp, #32]
  41a0f0:	str	x9, [sp, #24]
  41a0f4:	tbnz	w11, #0, 41a10c <readlinkat@plt+0x171dc>
  41a0f8:	ldr	x8, [sp, #192]
  41a0fc:	mov	x9, xzr
  41a100:	subs	x8, x9, x8
  41a104:	str	x8, [sp, #16]
  41a108:	b	41a114 <readlinkat@plt+0x171e4>
  41a10c:	ldr	x8, [sp, #192]
  41a110:	str	x8, [sp, #16]
  41a114:	ldr	x8, [sp, #16]
  41a118:	ldr	x9, [sp, #24]
  41a11c:	add	x8, x9, x8
  41a120:	mov	x10, #0xc                   	// #12
  41a124:	mul	x8, x10, x8
  41a128:	ldr	x10, [sp, #32]
  41a12c:	cmp	x10, x8
  41a130:	b.le	41a1f4 <readlinkat@plt+0x172c4>
  41a134:	ldr	x8, [sp, #168]
  41a138:	ldr	x9, [sp, #200]
  41a13c:	cmp	x8, x9
  41a140:	b.le	41a1f4 <readlinkat@plt+0x172c4>
  41a144:	ldur	x8, [x29, #-8]
  41a148:	ldr	x9, [sp, #184]
  41a14c:	cmp	x8, x9
  41a150:	b.ge	41a1f4 <readlinkat@plt+0x172c4>  // b.tcont
  41a154:	ldr	x8, [sp, #184]
  41a158:	ldur	x9, [x29, #-16]
  41a15c:	subs	x9, x9, #0x14
  41a160:	cmp	x8, x9
  41a164:	b.gt	41a1f4 <readlinkat@plt+0x172c4>
  41a168:	ldur	x8, [x29, #-24]
  41a16c:	ldr	x9, [sp, #176]
  41a170:	cmp	x8, x9
  41a174:	b.ge	41a1f4 <readlinkat@plt+0x172c4>  // b.tcont
  41a178:	ldr	x8, [sp, #176]
  41a17c:	ldur	x9, [x29, #-32]
  41a180:	subs	x9, x9, #0x14
  41a184:	cmp	x8, x9
  41a188:	b.gt	41a1f4 <readlinkat@plt+0x172c4>
  41a18c:	str	wzr, [sp, #164]
  41a190:	ldr	x8, [sp, #184]
  41a194:	ldrsw	x9, [sp, #164]
  41a198:	add	x0, x8, x9
  41a19c:	ldr	x8, [sp, #176]
  41a1a0:	ldrsw	x9, [sp, #164]
  41a1a4:	add	x1, x8, x9
  41a1a8:	bl	419078 <readlinkat@plt+0x16148>
  41a1ac:	tbnz	w0, #0, 41a1b4 <readlinkat@plt+0x17284>
  41a1b0:	b	41a1f4 <readlinkat@plt+0x172c4>
  41a1b4:	ldr	w8, [sp, #164]
  41a1b8:	cmp	w8, #0x13
  41a1bc:	b.ne	41a1e4 <readlinkat@plt+0x172b4>  // b.any
  41a1c0:	ldr	x8, [sp, #168]
  41a1c4:	str	x8, [sp, #200]
  41a1c8:	ldr	x8, [sp, #184]
  41a1cc:	ldur	x9, [x29, #-48]
  41a1d0:	str	x8, [x9]
  41a1d4:	ldr	x8, [sp, #176]
  41a1d8:	ldur	x9, [x29, #-48]
  41a1dc:	str	x8, [x9, #8]
  41a1e0:	b	41a1f4 <readlinkat@plt+0x172c4>
  41a1e4:	ldr	w8, [sp, #164]
  41a1e8:	add	w8, w8, #0x1
  41a1ec:	str	w8, [sp, #164]
  41a1f0:	b	41a190 <readlinkat@plt+0x17260>
  41a1f4:	ldur	x8, [x29, #-160]
  41a1f8:	subs	x8, x8, #0x2
  41a1fc:	stur	x8, [x29, #-160]
  41a200:	b	41a078 <readlinkat@plt+0x17148>
  41a204:	ldr	x8, [sp, #200]
  41a208:	cmp	x8, #0x0
  41a20c:	cset	w9, le
  41a210:	tbnz	w9, #0, 41a230 <readlinkat@plt+0x17300>
  41a214:	ldur	x8, [x29, #-48]
  41a218:	mov	w9, #0x0                   	// #0
  41a21c:	strb	w9, [x8, #16]
  41a220:	ldur	x8, [x29, #-48]
  41a224:	mov	w9, #0x1                   	// #1
  41a228:	strb	w9, [x8, #17]
  41a22c:	b	41a4a4 <readlinkat@plt+0x17574>
  41a230:	ldur	x8, [x29, #-144]
  41a234:	ldur	x9, [x29, #-56]
  41a238:	ldr	x9, [x9, #40]
  41a23c:	cmp	x8, x9
  41a240:	b.lt	41a494 <readlinkat@plt+0x17564>  // b.tstop
  41a244:	mov	x8, #0xffffffffffffffff    	// #-1
  41a248:	str	x8, [sp, #152]
  41a24c:	ldur	x8, [x29, #-120]
  41a250:	stur	x8, [x29, #-160]
  41a254:	ldur	x8, [x29, #-160]
  41a258:	ldur	x9, [x29, #-112]
  41a25c:	cmp	x8, x9
  41a260:	b.lt	41a318 <readlinkat@plt+0x173e8>  // b.tstop
  41a264:	ldur	x8, [x29, #-64]
  41a268:	ldur	x9, [x29, #-160]
  41a26c:	ldr	x8, [x8, x9, lsl #3]
  41a270:	ldur	x9, [x29, #-16]
  41a274:	cmp	x8, x9
  41a278:	b.ge	41a290 <readlinkat@plt+0x17360>  // b.tcont
  41a27c:	ldur	x8, [x29, #-64]
  41a280:	ldur	x9, [x29, #-160]
  41a284:	ldr	x8, [x8, x9, lsl #3]
  41a288:	str	x8, [sp, #8]
  41a28c:	b	41a298 <readlinkat@plt+0x17368>
  41a290:	ldur	x8, [x29, #-16]
  41a294:	str	x8, [sp, #8]
  41a298:	ldr	x8, [sp, #8]
  41a29c:	str	x8, [sp, #120]
  41a2a0:	ldr	x8, [sp, #120]
  41a2a4:	ldur	x9, [x29, #-160]
  41a2a8:	subs	x8, x8, x9
  41a2ac:	str	x8, [sp, #112]
  41a2b0:	ldur	x8, [x29, #-32]
  41a2b4:	ldr	x9, [sp, #112]
  41a2b8:	cmp	x8, x9
  41a2bc:	b.ge	41a2d8 <readlinkat@plt+0x173a8>  // b.tcont
  41a2c0:	ldur	x8, [x29, #-32]
  41a2c4:	ldur	x9, [x29, #-160]
  41a2c8:	add	x8, x8, x9
  41a2cc:	str	x8, [sp, #120]
  41a2d0:	ldur	x8, [x29, #-32]
  41a2d4:	str	x8, [sp, #112]
  41a2d8:	ldr	x8, [sp, #152]
  41a2dc:	ldr	x9, [sp, #120]
  41a2e0:	ldr	x10, [sp, #112]
  41a2e4:	add	x9, x9, x10
  41a2e8:	cmp	x8, x9
  41a2ec:	b.ge	41a308 <readlinkat@plt+0x173d8>  // b.tcont
  41a2f0:	ldr	x8, [sp, #120]
  41a2f4:	ldr	x9, [sp, #112]
  41a2f8:	add	x8, x8, x9
  41a2fc:	str	x8, [sp, #152]
  41a300:	ldr	x8, [sp, #120]
  41a304:	str	x8, [sp, #144]
  41a308:	ldur	x8, [x29, #-160]
  41a30c:	subs	x8, x8, #0x2
  41a310:	stur	x8, [x29, #-160]
  41a314:	b	41a254 <readlinkat@plt+0x17324>
  41a318:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  41a31c:	str	x8, [sp, #136]
  41a320:	ldur	x8, [x29, #-136]
  41a324:	stur	x8, [x29, #-160]
  41a328:	ldur	x8, [x29, #-160]
  41a32c:	ldur	x9, [x29, #-128]
  41a330:	cmp	x8, x9
  41a334:	b.lt	41a3ec <readlinkat@plt+0x174bc>  // b.tstop
  41a338:	ldur	x8, [x29, #-8]
  41a33c:	ldur	x9, [x29, #-72]
  41a340:	ldur	x10, [x29, #-160]
  41a344:	ldr	x9, [x9, x10, lsl #3]
  41a348:	cmp	x8, x9
  41a34c:	b.le	41a35c <readlinkat@plt+0x1742c>
  41a350:	ldur	x8, [x29, #-8]
  41a354:	str	x8, [sp]
  41a358:	b	41a36c <readlinkat@plt+0x1743c>
  41a35c:	ldur	x8, [x29, #-72]
  41a360:	ldur	x9, [x29, #-160]
  41a364:	ldr	x8, [x8, x9, lsl #3]
  41a368:	str	x8, [sp]
  41a36c:	ldr	x8, [sp]
  41a370:	str	x8, [sp, #104]
  41a374:	ldr	x8, [sp, #104]
  41a378:	ldur	x9, [x29, #-160]
  41a37c:	subs	x8, x8, x9
  41a380:	str	x8, [sp, #96]
  41a384:	ldr	x8, [sp, #96]
  41a388:	ldur	x9, [x29, #-24]
  41a38c:	cmp	x8, x9
  41a390:	b.ge	41a3ac <readlinkat@plt+0x1747c>  // b.tcont
  41a394:	ldur	x8, [x29, #-24]
  41a398:	ldur	x9, [x29, #-160]
  41a39c:	add	x8, x8, x9
  41a3a0:	str	x8, [sp, #104]
  41a3a4:	ldur	x8, [x29, #-24]
  41a3a8:	str	x8, [sp, #96]
  41a3ac:	ldr	x8, [sp, #104]
  41a3b0:	ldr	x9, [sp, #96]
  41a3b4:	add	x8, x8, x9
  41a3b8:	ldr	x9, [sp, #136]
  41a3bc:	cmp	x8, x9
  41a3c0:	b.ge	41a3dc <readlinkat@plt+0x174ac>  // b.tcont
  41a3c4:	ldr	x8, [sp, #104]
  41a3c8:	ldr	x9, [sp, #96]
  41a3cc:	add	x8, x8, x9
  41a3d0:	str	x8, [sp, #136]
  41a3d4:	ldr	x8, [sp, #104]
  41a3d8:	str	x8, [sp, #128]
  41a3dc:	ldur	x8, [x29, #-160]
  41a3e0:	subs	x8, x8, #0x2
  41a3e4:	stur	x8, [x29, #-160]
  41a3e8:	b	41a328 <readlinkat@plt+0x173f8>
  41a3ec:	ldur	x8, [x29, #-16]
  41a3f0:	ldur	x9, [x29, #-32]
  41a3f4:	add	x8, x8, x9
  41a3f8:	ldr	x9, [sp, #136]
  41a3fc:	subs	x8, x8, x9
  41a400:	ldr	x9, [sp, #152]
  41a404:	ldur	x10, [x29, #-8]
  41a408:	ldur	x11, [x29, #-24]
  41a40c:	add	x10, x10, x11
  41a410:	subs	x9, x9, x10
  41a414:	cmp	x8, x9
  41a418:	b.ge	41a458 <readlinkat@plt+0x17528>  // b.tcont
  41a41c:	ldr	x8, [sp, #144]
  41a420:	ldur	x9, [x29, #-48]
  41a424:	str	x8, [x9]
  41a428:	ldr	x8, [sp, #152]
  41a42c:	ldr	x9, [sp, #144]
  41a430:	subs	x8, x8, x9
  41a434:	ldur	x9, [x29, #-48]
  41a438:	str	x8, [x9, #8]
  41a43c:	ldur	x8, [x29, #-48]
  41a440:	mov	w10, #0x1                   	// #1
  41a444:	strb	w10, [x8, #16]
  41a448:	ldur	x8, [x29, #-48]
  41a44c:	mov	w10, #0x0                   	// #0
  41a450:	strb	w10, [x8, #17]
  41a454:	b	41a490 <readlinkat@plt+0x17560>
  41a458:	ldr	x8, [sp, #128]
  41a45c:	ldur	x9, [x29, #-48]
  41a460:	str	x8, [x9]
  41a464:	ldr	x8, [sp, #136]
  41a468:	ldr	x9, [sp, #128]
  41a46c:	subs	x8, x8, x9
  41a470:	ldur	x9, [x29, #-48]
  41a474:	str	x8, [x9, #8]
  41a478:	ldur	x8, [x29, #-48]
  41a47c:	mov	w10, #0x0                   	// #0
  41a480:	strb	w10, [x8, #16]
  41a484:	ldur	x8, [x29, #-48]
  41a488:	mov	w10, #0x1                   	// #1
  41a48c:	strb	w10, [x8, #17]
  41a490:	b	41a4a4 <readlinkat@plt+0x17574>
  41a494:	ldur	x8, [x29, #-144]
  41a498:	add	x8, x8, #0x1
  41a49c:	stur	x8, [x29, #-144]
  41a4a0:	b	419a20 <readlinkat@plt+0x16af0>
  41a4a4:	add	sp, sp, #0x200
  41a4a8:	ldr	x28, [sp, #16]
  41a4ac:	ldp	x29, x30, [sp], #32
  41a4b0:	ret
  41a4b4:	stp	x29, x30, [sp, #-16]!
  41a4b8:	mov	x29, sp
  41a4bc:	adrp	x8, 490000 <renameat2@@Base+0x1c768>
  41a4c0:	add	x8, x8, #0x4c8
  41a4c4:	ldr	w0, [x8]
  41a4c8:	bl	4027a0 <exit@plt>
  41a4cc:	sub	sp, sp, #0x60
  41a4d0:	stp	x29, x30, [sp, #80]
  41a4d4:	add	x29, sp, #0x50
  41a4d8:	mov	x8, #0xffffffffffffffff    	// #-1
  41a4dc:	mov	w9, #0x0                   	// #0
  41a4e0:	stur	x0, [x29, #-16]
  41a4e4:	stur	x1, [x29, #-24]
  41a4e8:	stur	x2, [x29, #-32]
  41a4ec:	str	x3, [sp, #40]
  41a4f0:	str	x8, [sp, #16]
  41a4f4:	strb	w9, [sp, #15]
  41a4f8:	ldur	x0, [x29, #-16]
  41a4fc:	bl	402780 <strlen@plt>
  41a500:	str	x0, [sp, #24]
  41a504:	str	xzr, [sp, #32]
  41a508:	ldur	x8, [x29, #-24]
  41a50c:	ldr	x9, [sp, #32]
  41a510:	mov	x10, #0x8                   	// #8
  41a514:	mul	x9, x10, x9
  41a518:	add	x8, x8, x9
  41a51c:	ldr	x8, [x8]
  41a520:	cbz	x8, 41a5f0 <readlinkat@plt+0x176c0>
  41a524:	ldur	x8, [x29, #-24]
  41a528:	ldr	x9, [sp, #32]
  41a52c:	mov	x10, #0x8                   	// #8
  41a530:	mul	x9, x10, x9
  41a534:	add	x8, x8, x9
  41a538:	ldr	x0, [x8]
  41a53c:	ldur	x1, [x29, #-16]
  41a540:	ldr	x2, [sp, #24]
  41a544:	bl	402a10 <strncmp@plt>
  41a548:	cbnz	w0, 41a5e0 <readlinkat@plt+0x176b0>
  41a54c:	ldur	x8, [x29, #-24]
  41a550:	ldr	x9, [sp, #32]
  41a554:	mov	x10, #0x8                   	// #8
  41a558:	mul	x9, x10, x9
  41a55c:	add	x8, x8, x9
  41a560:	ldr	x0, [x8]
  41a564:	bl	402780 <strlen@plt>
  41a568:	ldr	x8, [sp, #24]
  41a56c:	cmp	x0, x8
  41a570:	b.ne	41a580 <readlinkat@plt+0x17650>  // b.any
  41a574:	ldr	x8, [sp, #32]
  41a578:	stur	x8, [x29, #-8]
  41a57c:	b	41a610 <readlinkat@plt+0x176e0>
  41a580:	ldr	x8, [sp, #16]
  41a584:	mov	x9, #0xffffffffffffffff    	// #-1
  41a588:	cmp	x8, x9
  41a58c:	b.ne	41a59c <readlinkat@plt+0x1766c>  // b.any
  41a590:	ldr	x8, [sp, #32]
  41a594:	str	x8, [sp, #16]
  41a598:	b	41a5e0 <readlinkat@plt+0x176b0>
  41a59c:	ldur	x8, [x29, #-32]
  41a5a0:	cbz	x8, 41a5d8 <readlinkat@plt+0x176a8>
  41a5a4:	ldur	x8, [x29, #-32]
  41a5a8:	ldr	x9, [sp, #40]
  41a5ac:	ldr	x10, [sp, #16]
  41a5b0:	mul	x9, x9, x10
  41a5b4:	add	x0, x8, x9
  41a5b8:	ldur	x8, [x29, #-32]
  41a5bc:	ldr	x9, [sp, #40]
  41a5c0:	ldr	x10, [sp, #32]
  41a5c4:	mul	x9, x9, x10
  41a5c8:	add	x1, x8, x9
  41a5cc:	ldr	x2, [sp, #40]
  41a5d0:	bl	402b90 <memcmp@plt>
  41a5d4:	cbz	w0, 41a5e0 <readlinkat@plt+0x176b0>
  41a5d8:	mov	w8, #0x1                   	// #1
  41a5dc:	strb	w8, [sp, #15]
  41a5e0:	ldr	x8, [sp, #32]
  41a5e4:	add	x8, x8, #0x1
  41a5e8:	str	x8, [sp, #32]
  41a5ec:	b	41a508 <readlinkat@plt+0x175d8>
  41a5f0:	ldrb	w8, [sp, #15]
  41a5f4:	tbnz	w8, #0, 41a5fc <readlinkat@plt+0x176cc>
  41a5f8:	b	41a608 <readlinkat@plt+0x176d8>
  41a5fc:	mov	x8, #0xfffffffffffffffe    	// #-2
  41a600:	stur	x8, [x29, #-8]
  41a604:	b	41a610 <readlinkat@plt+0x176e0>
  41a608:	ldr	x8, [sp, #16]
  41a60c:	stur	x8, [x29, #-8]
  41a610:	ldur	x0, [x29, #-8]
  41a614:	ldp	x29, x30, [sp, #80]
  41a618:	add	sp, sp, #0x60
  41a61c:	ret
  41a620:	sub	sp, sp, #0x50
  41a624:	stp	x29, x30, [sp, #64]
  41a628:	add	x29, sp, #0x40
  41a62c:	mov	x8, #0xffffffffffffffff    	// #-1
  41a630:	adrp	x9, 47c000 <renameat2@@Base+0x8768>
  41a634:	add	x9, x9, #0xf33
  41a638:	adrp	x10, 47c000 <renameat2@@Base+0x8768>
  41a63c:	add	x10, x10, #0xf4e
  41a640:	mov	w11, wzr
  41a644:	mov	w12, #0x8                   	// #8
  41a648:	mov	w13, #0x1                   	// #1
  41a64c:	stur	x0, [x29, #-8]
  41a650:	stur	x1, [x29, #-16]
  41a654:	stur	x2, [x29, #-24]
  41a658:	ldur	x14, [x29, #-24]
  41a65c:	cmp	x14, x8
  41a660:	csel	x8, x9, x10, eq  // eq = none
  41a664:	str	x8, [sp, #32]
  41a668:	ldr	x2, [sp, #32]
  41a66c:	ldur	x8, [x29, #-16]
  41a670:	mov	w0, w11
  41a674:	mov	w1, w12
  41a678:	str	x2, [sp, #24]
  41a67c:	mov	x2, x8
  41a680:	str	w11, [sp, #20]
  41a684:	str	w13, [sp, #16]
  41a688:	bl	4732b4 <readlinkat@plt+0x70384>
  41a68c:	ldur	x1, [x29, #-8]
  41a690:	ldr	w11, [sp, #16]
  41a694:	str	x0, [sp, #8]
  41a698:	mov	w0, w11
  41a69c:	bl	473754 <readlinkat@plt+0x70824>
  41a6a0:	ldr	w11, [sp, #20]
  41a6a4:	str	x0, [sp]
  41a6a8:	mov	w0, w11
  41a6ac:	mov	w1, w11
  41a6b0:	ldr	x2, [sp, #24]
  41a6b4:	ldr	x3, [sp, #8]
  41a6b8:	ldr	x4, [sp]
  41a6bc:	bl	4027d0 <error@plt>
  41a6c0:	ldp	x29, x30, [sp, #64]
  41a6c4:	add	sp, sp, #0x50
  41a6c8:	ret
  41a6cc:	sub	sp, sp, #0x60
  41a6d0:	stp	x29, x30, [sp, #80]
  41a6d4:	add	x29, sp, #0x50
  41a6d8:	mov	x8, xzr
  41a6dc:	adrp	x9, 490000 <renameat2@@Base+0x1c768>
  41a6e0:	add	x9, x9, #0x530
  41a6e4:	adrp	x10, 47c000 <renameat2@@Base+0x8768>
  41a6e8:	add	x10, x10, #0xf6b
  41a6ec:	stur	x0, [x29, #-8]
  41a6f0:	stur	x1, [x29, #-16]
  41a6f4:	stur	x2, [x29, #-24]
  41a6f8:	str	x8, [sp, #40]
  41a6fc:	ldr	x1, [x9]
  41a700:	mov	x0, x10
  41a704:	str	x9, [sp, #32]
  41a708:	bl	402790 <fputs@plt>
  41a70c:	stur	xzr, [x29, #-32]
  41a710:	ldur	x8, [x29, #-8]
  41a714:	ldur	x9, [x29, #-32]
  41a718:	mov	x10, #0x8                   	// #8
  41a71c:	mul	x9, x10, x9
  41a720:	add	x8, x8, x9
  41a724:	ldr	x8, [x8]
  41a728:	cbz	x8, 41a814 <readlinkat@plt+0x178e4>
  41a72c:	ldur	x8, [x29, #-32]
  41a730:	cbz	x8, 41a758 <readlinkat@plt+0x17828>
  41a734:	ldr	x0, [sp, #40]
  41a738:	ldur	x8, [x29, #-16]
  41a73c:	ldur	x9, [x29, #-24]
  41a740:	ldur	x10, [x29, #-32]
  41a744:	mul	x9, x9, x10
  41a748:	add	x1, x8, x9
  41a74c:	ldur	x2, [x29, #-24]
  41a750:	bl	402b90 <memcmp@plt>
  41a754:	cbz	w0, 41a7bc <readlinkat@plt+0x1788c>
  41a758:	ldr	x8, [sp, #32]
  41a75c:	ldr	x0, [x8]
  41a760:	ldur	x9, [x29, #-8]
  41a764:	ldur	x10, [x29, #-32]
  41a768:	mov	x11, #0x8                   	// #8
  41a76c:	mul	x10, x11, x10
  41a770:	add	x9, x9, x10
  41a774:	ldr	x9, [x9]
  41a778:	str	x0, [sp, #24]
  41a77c:	mov	x0, x9
  41a780:	bl	473784 <readlinkat@plt+0x70854>
  41a784:	ldr	x8, [sp, #24]
  41a788:	str	x0, [sp, #16]
  41a78c:	mov	x0, x8
  41a790:	adrp	x1, 47c000 <renameat2@@Base+0x8768>
  41a794:	add	x1, x1, #0xf80
  41a798:	ldr	x2, [sp, #16]
  41a79c:	bl	402ef0 <fprintf@plt>
  41a7a0:	ldur	x8, [x29, #-16]
  41a7a4:	ldur	x9, [x29, #-24]
  41a7a8:	ldur	x10, [x29, #-32]
  41a7ac:	mul	x9, x9, x10
  41a7b0:	add	x8, x8, x9
  41a7b4:	str	x8, [sp, #40]
  41a7b8:	b	41a804 <readlinkat@plt+0x178d4>
  41a7bc:	ldr	x8, [sp, #32]
  41a7c0:	ldr	x0, [x8]
  41a7c4:	ldur	x9, [x29, #-8]
  41a7c8:	ldur	x10, [x29, #-32]
  41a7cc:	mov	x11, #0x8                   	// #8
  41a7d0:	mul	x10, x11, x10
  41a7d4:	add	x9, x9, x10
  41a7d8:	ldr	x9, [x9]
  41a7dc:	str	x0, [sp, #8]
  41a7e0:	mov	x0, x9
  41a7e4:	bl	473784 <readlinkat@plt+0x70854>
  41a7e8:	ldr	x8, [sp, #8]
  41a7ec:	str	x0, [sp]
  41a7f0:	mov	x0, x8
  41a7f4:	adrp	x1, 47c000 <renameat2@@Base+0x8768>
  41a7f8:	add	x1, x1, #0xf88
  41a7fc:	ldr	x2, [sp]
  41a800:	bl	402ef0 <fprintf@plt>
  41a804:	ldur	x8, [x29, #-32]
  41a808:	add	x8, x8, #0x1
  41a80c:	stur	x8, [x29, #-32]
  41a810:	b	41a710 <readlinkat@plt+0x177e0>
  41a814:	ldr	x8, [sp, #32]
  41a818:	ldr	x1, [x8]
  41a81c:	mov	w0, #0xa                   	// #10
  41a820:	bl	402880 <putc@plt>
  41a824:	ldp	x29, x30, [sp, #80]
  41a828:	add	sp, sp, #0x60
  41a82c:	ret
  41a830:	sub	sp, sp, #0x50
  41a834:	stp	x29, x30, [sp, #64]
  41a838:	add	x29, sp, #0x40
  41a83c:	stur	x0, [x29, #-16]
  41a840:	stur	x1, [x29, #-24]
  41a844:	str	x2, [sp, #32]
  41a848:	str	x3, [sp, #24]
  41a84c:	str	x4, [sp, #16]
  41a850:	str	x5, [sp, #8]
  41a854:	ldur	x0, [x29, #-24]
  41a858:	ldr	x1, [sp, #32]
  41a85c:	ldr	x2, [sp, #24]
  41a860:	ldr	x3, [sp, #16]
  41a864:	bl	41a4cc <readlinkat@plt+0x1759c>
  41a868:	str	x0, [sp]
  41a86c:	ldr	x8, [sp]
  41a870:	cmp	x8, #0x0
  41a874:	cset	w9, lt  // lt = tstop
  41a878:	tbnz	w9, #0, 41a888 <readlinkat@plt+0x17958>
  41a87c:	ldr	x8, [sp]
  41a880:	stur	x8, [x29, #-8]
  41a884:	b	41a8b8 <readlinkat@plt+0x17988>
  41a888:	ldur	x0, [x29, #-16]
  41a88c:	ldur	x1, [x29, #-24]
  41a890:	ldr	x2, [sp]
  41a894:	bl	41a620 <readlinkat@plt+0x176f0>
  41a898:	ldr	x0, [sp, #32]
  41a89c:	ldr	x1, [sp, #24]
  41a8a0:	ldr	x2, [sp, #16]
  41a8a4:	bl	41a6cc <readlinkat@plt+0x1779c>
  41a8a8:	ldr	x8, [sp, #8]
  41a8ac:	blr	x8
  41a8b0:	mov	x8, #0xffffffffffffffff    	// #-1
  41a8b4:	stur	x8, [x29, #-8]
  41a8b8:	ldur	x0, [x29, #-8]
  41a8bc:	ldp	x29, x30, [sp, #64]
  41a8c0:	add	sp, sp, #0x50
  41a8c4:	ret
  41a8c8:	sub	sp, sp, #0x40
  41a8cc:	stp	x29, x30, [sp, #48]
  41a8d0:	add	x29, sp, #0x30
  41a8d4:	stur	x0, [x29, #-16]
  41a8d8:	str	x1, [sp, #24]
  41a8dc:	str	x2, [sp, #16]
  41a8e0:	str	x3, [sp, #8]
  41a8e4:	str	xzr, [sp]
  41a8e8:	ldr	x8, [sp, #24]
  41a8ec:	ldr	x9, [sp]
  41a8f0:	mov	x10, #0x8                   	// #8
  41a8f4:	mul	x9, x10, x9
  41a8f8:	add	x8, x8, x9
  41a8fc:	ldr	x8, [x8]
  41a900:	cbz	x8, 41a958 <readlinkat@plt+0x17a28>
  41a904:	ldur	x0, [x29, #-16]
  41a908:	ldr	x8, [sp, #16]
  41a90c:	ldr	x9, [sp, #8]
  41a910:	ldr	x10, [sp]
  41a914:	mul	x9, x9, x10
  41a918:	add	x1, x8, x9
  41a91c:	ldr	x2, [sp, #8]
  41a920:	bl	402b90 <memcmp@plt>
  41a924:	cbnz	w0, 41a948 <readlinkat@plt+0x17a18>
  41a928:	ldr	x8, [sp, #24]
  41a92c:	ldr	x9, [sp]
  41a930:	mov	x10, #0x8                   	// #8
  41a934:	mul	x9, x10, x9
  41a938:	add	x8, x8, x9
  41a93c:	ldr	x8, [x8]
  41a940:	stur	x8, [x29, #-8]
  41a944:	b	41a960 <readlinkat@plt+0x17a30>
  41a948:	ldr	x8, [sp]
  41a94c:	add	x8, x8, #0x1
  41a950:	str	x8, [sp]
  41a954:	b	41a8e8 <readlinkat@plt+0x179b8>
  41a958:	mov	x8, xzr
  41a95c:	stur	x8, [x29, #-8]
  41a960:	ldur	x0, [x29, #-8]
  41a964:	ldp	x29, x30, [sp, #48]
  41a968:	add	sp, sp, #0x40
  41a96c:	ret
  41a970:	sub	sp, sp, #0x30
  41a974:	stp	x29, x30, [sp, #32]
  41a978:	add	x29, sp, #0x20
  41a97c:	stur	x0, [x29, #-8]
  41a980:	ldur	x8, [x29, #-8]
  41a984:	cbnz	x8, 41a998 <readlinkat@plt+0x17a68>
  41a988:	adrp	x0, 47a000 <renameat2@@Base+0x6768>
  41a98c:	add	x0, x0, #0x212
  41a990:	bl	402e70 <getenv@plt>
  41a994:	stur	x0, [x29, #-8]
  41a998:	ldur	x8, [x29, #-8]
  41a99c:	cbz	x8, 41a9d4 <readlinkat@plt+0x17aa4>
  41a9a0:	ldur	x8, [x29, #-8]
  41a9a4:	ldrb	w9, [x8]
  41a9a8:	cbz	w9, 41a9d4 <readlinkat@plt+0x17aa4>
  41a9ac:	ldur	x8, [x29, #-8]
  41a9b0:	ldur	x0, [x29, #-8]
  41a9b4:	str	x8, [sp, #16]
  41a9b8:	bl	41b710 <readlinkat@plt+0x187e0>
  41a9bc:	ldr	x8, [sp, #16]
  41a9c0:	cmp	x8, x0
  41a9c4:	b.ne	41a9d4 <readlinkat@plt+0x17aa4>  // b.any
  41a9c8:	ldur	x8, [x29, #-8]
  41a9cc:	str	x8, [sp, #8]
  41a9d0:	b	41a9e0 <readlinkat@plt+0x17ab0>
  41a9d4:	adrp	x8, 47c000 <renameat2@@Base+0x8768>
  41a9d8:	add	x8, x8, #0xfa3
  41a9dc:	str	x8, [sp, #8]
  41a9e0:	ldr	x8, [sp, #8]
  41a9e4:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  41a9e8:	add	x9, x9, #0x880
  41a9ec:	str	x8, [x9]
  41a9f0:	ldp	x29, x30, [sp, #32]
  41a9f4:	add	sp, sp, #0x30
  41a9f8:	ret
  41a9fc:	sub	sp, sp, #0x90
  41aa00:	stp	x29, x30, [sp, #128]
  41aa04:	add	x29, sp, #0x80
  41aa08:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  41aa0c:	add	x8, x8, #0x880
  41aa10:	mov	w9, #0x1                   	// #1
  41aa14:	stur	x0, [x29, #-16]
  41aa18:	stur	w1, [x29, #-20]
  41aa1c:	and	w9, w2, w9
  41aa20:	sturb	w9, [x29, #-21]
  41aa24:	ldur	x0, [x29, #-16]
  41aa28:	str	x8, [sp, #24]
  41aa2c:	bl	41b710 <readlinkat@plt+0x187e0>
  41aa30:	ldur	x8, [x29, #-16]
  41aa34:	subs	x8, x0, x8
  41aa38:	stur	x8, [x29, #-32]
  41aa3c:	ldur	x8, [x29, #-32]
  41aa40:	ldur	x10, [x29, #-16]
  41aa44:	ldur	x11, [x29, #-32]
  41aa48:	add	x0, x10, x11
  41aa4c:	str	x8, [sp, #16]
  41aa50:	bl	402780 <strlen@plt>
  41aa54:	ldr	x8, [sp, #16]
  41aa58:	add	x10, x8, x0
  41aa5c:	stur	x10, [x29, #-40]
  41aa60:	ldr	x10, [sp, #24]
  41aa64:	ldr	x11, [x10]
  41aa68:	cbnz	x11, 41aa78 <readlinkat@plt+0x17b48>
  41aa6c:	mov	x8, xzr
  41aa70:	mov	x0, x8
  41aa74:	bl	41a970 <readlinkat@plt+0x17a40>
  41aa78:	ldr	x8, [sp, #24]
  41aa7c:	ldr	x0, [x8]
  41aa80:	bl	402780 <strlen@plt>
  41aa84:	add	x8, x0, #0x1
  41aa88:	stur	x8, [x29, #-48]
  41aa8c:	ldur	x8, [x29, #-48]
  41aa90:	stur	x8, [x29, #-56]
  41aa94:	ldur	x8, [x29, #-56]
  41aa98:	cmp	x8, #0x9
  41aa9c:	b.cs	41aaa8 <readlinkat@plt+0x17b78>  // b.hs, b.nlast
  41aaa0:	mov	x8, #0x9                   	// #9
  41aaa4:	stur	x8, [x29, #-56]
  41aaa8:	ldur	x8, [x29, #-40]
  41aaac:	ldur	x9, [x29, #-56]
  41aab0:	add	x8, x8, x9
  41aab4:	add	x8, x8, #0x1
  41aab8:	str	x8, [sp, #64]
  41aabc:	ldr	x0, [sp, #64]
  41aac0:	bl	402990 <malloc@plt>
  41aac4:	str	x0, [sp, #56]
  41aac8:	ldr	x8, [sp, #56]
  41aacc:	cbnz	x8, 41aadc <readlinkat@plt+0x17bac>
  41aad0:	ldr	x8, [sp, #56]
  41aad4:	stur	x8, [x29, #-8]
  41aad8:	b	41ace4 <readlinkat@plt+0x17db4>
  41aadc:	mov	x8, xzr
  41aae0:	str	x8, [sp, #48]
  41aae4:	ldr	x0, [sp, #56]
  41aae8:	ldur	x1, [x29, #-16]
  41aaec:	ldur	x8, [x29, #-40]
  41aaf0:	add	x2, x8, #0x1
  41aaf4:	bl	402760 <memcpy@plt>
  41aaf8:	ldur	w9, [x29, #-20]
  41aafc:	cmp	w9, #0x1
  41ab00:	b.ne	41ab24 <readlinkat@plt+0x17bf4>  // b.any
  41ab04:	ldr	x8, [sp, #56]
  41ab08:	ldur	x9, [x29, #-40]
  41ab0c:	add	x0, x8, x9
  41ab10:	ldr	x8, [sp, #24]
  41ab14:	ldr	x1, [x8]
  41ab18:	ldur	x2, [x29, #-48]
  41ab1c:	bl	402760 <memcpy@plt>
  41ab20:	b	41abe8 <readlinkat@plt+0x17cb8>
  41ab24:	ldr	x1, [sp, #64]
  41ab28:	ldur	x2, [x29, #-40]
  41ab2c:	ldur	x3, [x29, #-32]
  41ab30:	add	x0, sp, #0x38
  41ab34:	add	x4, sp, #0x30
  41ab38:	bl	41acf4 <readlinkat@plt+0x17dc4>
  41ab3c:	subs	w8, w0, #0x0
  41ab40:	mov	w9, w8
  41ab44:	ubfx	x9, x9, #0, #32
  41ab48:	cmp	x9, #0x3
  41ab4c:	str	x9, [sp, #8]
  41ab50:	b.hi	41abe8 <readlinkat@plt+0x17cb8>  // b.pmore
  41ab54:	adrp	x8, 47c000 <renameat2@@Base+0x8768>
  41ab58:	add	x8, x8, #0xf90
  41ab5c:	ldr	x11, [sp, #8]
  41ab60:	ldrsw	x10, [x8, x11, lsl #2]
  41ab64:	add	x9, x8, x10
  41ab68:	br	x9
  41ab6c:	b	41abe8 <readlinkat@plt+0x17cb8>
  41ab70:	ldur	w8, [x29, #-20]
  41ab74:	cmp	w8, #0x2
  41ab78:	b.ne	41aba0 <readlinkat@plt+0x17c70>  // b.any
  41ab7c:	mov	w8, #0x1                   	// #1
  41ab80:	stur	w8, [x29, #-20]
  41ab84:	ldr	x9, [sp, #56]
  41ab88:	ldur	x10, [x29, #-40]
  41ab8c:	add	x0, x9, x10
  41ab90:	ldr	x9, [sp, #24]
  41ab94:	ldr	x1, [x9]
  41ab98:	ldur	x2, [x29, #-48]
  41ab9c:	bl	402760 <memcpy@plt>
  41aba0:	ldr	x0, [sp, #56]
  41aba4:	ldur	x1, [x29, #-40]
  41aba8:	mov	w2, #0x7e                  	// #126
  41abac:	bl	41b128 <readlinkat@plt+0x181f8>
  41abb0:	b	41abe8 <readlinkat@plt+0x17cb8>
  41abb4:	ldr	x0, [sp, #56]
  41abb8:	ldur	x1, [x29, #-40]
  41abbc:	mov	w2, #0x7e                  	// #126
  41abc0:	bl	41b128 <readlinkat@plt+0x181f8>
  41abc4:	b	41abe8 <readlinkat@plt+0x17cb8>
  41abc8:	ldr	x0, [sp, #56]
  41abcc:	bl	402c30 <free@plt>
  41abd0:	bl	402e50 <__errno_location@plt>
  41abd4:	mov	w8, #0xc                   	// #12
  41abd8:	str	w8, [x0]
  41abdc:	mov	x9, xzr
  41abe0:	stur	x9, [x29, #-8]
  41abe4:	b	41ace4 <readlinkat@plt+0x17db4>
  41abe8:	ldurb	w8, [x29, #-21]
  41abec:	tbnz	w8, #0, 41abf4 <readlinkat@plt+0x17cc4>
  41abf0:	b	41accc <readlinkat@plt+0x17d9c>
  41abf4:	ldr	x8, [sp, #48]
  41abf8:	cbz	x8, 41ac0c <readlinkat@plt+0x17cdc>
  41abfc:	ldr	x0, [sp, #48]
  41ac00:	bl	402d30 <dirfd@plt>
  41ac04:	str	w0, [sp, #4]
  41ac08:	b	41ac14 <readlinkat@plt+0x17ce4>
  41ac0c:	mov	w8, #0xffffffff            	// #-1
  41ac10:	str	w8, [sp, #4]
  41ac14:	ldr	w8, [sp, #4]
  41ac18:	str	w8, [sp, #44]
  41ac1c:	ldr	w8, [sp, #44]
  41ac20:	cmp	w8, #0x0
  41ac24:	cset	w8, ge  // ge = tcont
  41ac28:	tbnz	w8, #0, 41ac38 <readlinkat@plt+0x17d08>
  41ac2c:	mov	w8, #0xffffff9c            	// #-100
  41ac30:	str	w8, [sp, #44]
  41ac34:	stur	xzr, [x29, #-32]
  41ac38:	ldur	w8, [x29, #-20]
  41ac3c:	mov	w9, #0x1                   	// #1
  41ac40:	mov	w10, wzr
  41ac44:	cmp	w8, #0x1
  41ac48:	csel	w8, w10, w9, eq  // eq = none
  41ac4c:	str	w8, [sp, #40]
  41ac50:	ldur	x1, [x29, #-16]
  41ac54:	ldr	w2, [sp, #44]
  41ac58:	ldr	x11, [sp, #56]
  41ac5c:	ldur	x12, [x29, #-32]
  41ac60:	add	x3, x11, x12
  41ac64:	ldr	w4, [sp, #40]
  41ac68:	mov	w0, #0xffffff9c            	// #-100
  41ac6c:	bl	473898 <renameat2@@Base>
  41ac70:	cbnz	w0, 41ac78 <readlinkat@plt+0x17d48>
  41ac74:	b	41accc <readlinkat@plt+0x17d9c>
  41ac78:	bl	402e50 <__errno_location@plt>
  41ac7c:	ldr	w8, [x0]
  41ac80:	str	w8, [sp, #36]
  41ac84:	ldr	w8, [sp, #36]
  41ac88:	cmp	w8, #0x11
  41ac8c:	b.eq	41acc8 <readlinkat@plt+0x17d98>  // b.none
  41ac90:	ldr	x8, [sp, #48]
  41ac94:	cbz	x8, 41aca0 <readlinkat@plt+0x17d70>
  41ac98:	ldr	x0, [sp, #48]
  41ac9c:	bl	402ac0 <closedir@plt>
  41aca0:	ldr	x0, [sp, #56]
  41aca4:	bl	402c30 <free@plt>
  41aca8:	ldr	w8, [sp, #36]
  41acac:	str	w8, [sp]
  41acb0:	bl	402e50 <__errno_location@plt>
  41acb4:	ldr	w8, [sp]
  41acb8:	str	w8, [x0]
  41acbc:	mov	x9, xzr
  41acc0:	stur	x9, [x29, #-8]
  41acc4:	b	41ace4 <readlinkat@plt+0x17db4>
  41acc8:	b	41aae4 <readlinkat@plt+0x17bb4>
  41accc:	ldr	x8, [sp, #48]
  41acd0:	cbz	x8, 41acdc <readlinkat@plt+0x17dac>
  41acd4:	ldr	x0, [sp, #48]
  41acd8:	bl	402ac0 <closedir@plt>
  41acdc:	ldr	x8, [sp, #56]
  41ace0:	stur	x8, [x29, #-8]
  41ace4:	ldur	x0, [x29, #-8]
  41ace8:	ldp	x29, x30, [sp, #128]
  41acec:	add	sp, sp, #0x90
  41acf0:	ret
  41acf4:	sub	sp, sp, #0xb0
  41acf8:	stp	x29, x30, [sp, #160]
  41acfc:	add	x29, sp, #0xa0
  41ad00:	mov	w8, #0x2                   	// #2
  41ad04:	mov	x9, #0x1                   	// #1
  41ad08:	stur	x0, [x29, #-16]
  41ad0c:	stur	x1, [x29, #-24]
  41ad10:	stur	x2, [x29, #-32]
  41ad14:	stur	x3, [x29, #-40]
  41ad18:	stur	x4, [x29, #-48]
  41ad1c:	stur	w8, [x29, #-52]
  41ad20:	ldur	x10, [x29, #-48]
  41ad24:	ldr	x10, [x10]
  41ad28:	stur	x10, [x29, #-64]
  41ad2c:	ldur	x10, [x29, #-16]
  41ad30:	ldr	x10, [x10]
  41ad34:	str	x10, [sp, #80]
  41ad38:	str	x9, [sp, #72]
  41ad3c:	ldr	x9, [sp, #80]
  41ad40:	ldur	x10, [x29, #-40]
  41ad44:	add	x9, x9, x10
  41ad48:	str	x9, [sp, #64]
  41ad4c:	ldr	x0, [sp, #64]
  41ad50:	bl	41b7b0 <readlinkat@plt+0x18880>
  41ad54:	str	x0, [sp, #56]
  41ad58:	ldur	x9, [x29, #-64]
  41ad5c:	cbz	x9, 41ad6c <readlinkat@plt+0x17e3c>
  41ad60:	ldur	x0, [x29, #-64]
  41ad64:	bl	402bd0 <rewinddir@plt>
  41ad68:	b	41adfc <readlinkat@plt+0x17ecc>
  41ad6c:	ldr	x8, [sp, #64]
  41ad70:	ldrh	w9, [x8]
  41ad74:	strh	w9, [sp, #54]
  41ad78:	ldr	x0, [sp, #64]
  41ad7c:	adrp	x1, 47a000 <renameat2@@Base+0x6768>
  41ad80:	add	x1, x1, #0xf70
  41ad84:	bl	402d20 <strcpy@plt>
  41ad88:	ldr	x8, [sp, #80]
  41ad8c:	mov	x0, x8
  41ad90:	bl	41b3c0 <readlinkat@plt+0x18490>
  41ad94:	stur	x0, [x29, #-64]
  41ad98:	ldur	x8, [x29, #-64]
  41ad9c:	cbnz	x8, 41adb8 <readlinkat@plt+0x17e88>
  41ada0:	bl	402e50 <__errno_location@plt>
  41ada4:	ldr	w8, [x0]
  41ada8:	cmp	w8, #0xc
  41adac:	b.ne	41adb8 <readlinkat@plt+0x17e88>  // b.any
  41adb0:	mov	w8, #0x3                   	// #3
  41adb4:	stur	w8, [x29, #-52]
  41adb8:	ldr	x8, [sp, #64]
  41adbc:	ldrh	w9, [sp, #54]
  41adc0:	strh	w9, [x8]
  41adc4:	ldr	x8, [sp, #64]
  41adc8:	ldr	x10, [sp, #56]
  41adcc:	add	x0, x8, x10
  41add0:	adrp	x1, 47c000 <renameat2@@Base+0x8768>
  41add4:	add	x1, x1, #0xfa0
  41add8:	bl	402d20 <strcpy@plt>
  41addc:	ldur	x8, [x29, #-64]
  41ade0:	cbnz	x8, 41adf0 <readlinkat@plt+0x17ec0>
  41ade4:	ldur	w8, [x29, #-52]
  41ade8:	stur	w8, [x29, #-4]
  41adec:	b	41b118 <readlinkat@plt+0x181e8>
  41adf0:	ldur	x8, [x29, #-64]
  41adf4:	ldur	x9, [x29, #-48]
  41adf8:	str	x8, [x9]
  41adfc:	ldur	x0, [x29, #-64]
  41ae00:	bl	402a80 <readdir@plt>
  41ae04:	stur	x0, [x29, #-72]
  41ae08:	cbz	x0, 41b104 <readlinkat@plt+0x181d4>
  41ae0c:	ldur	x8, [x29, #-72]
  41ae10:	add	x0, x8, #0x13
  41ae14:	bl	402780 <strlen@plt>
  41ae18:	ldr	x8, [sp, #56]
  41ae1c:	add	x8, x8, #0x4
  41ae20:	cmp	x0, x8
  41ae24:	b.cs	41ae2c <readlinkat@plt+0x17efc>  // b.hs, b.nlast
  41ae28:	b	41adfc <readlinkat@plt+0x17ecc>
  41ae2c:	ldr	x8, [sp, #80]
  41ae30:	ldur	x9, [x29, #-40]
  41ae34:	add	x0, x8, x9
  41ae38:	ldur	x8, [x29, #-72]
  41ae3c:	add	x1, x8, #0x13
  41ae40:	ldr	x8, [sp, #56]
  41ae44:	add	x2, x8, #0x2
  41ae48:	bl	402b90 <memcmp@plt>
  41ae4c:	cbz	w0, 41ae54 <readlinkat@plt+0x17f24>
  41ae50:	b	41adfc <readlinkat@plt+0x17ecc>
  41ae54:	ldur	x8, [x29, #-72]
  41ae58:	add	x8, x8, #0x13
  41ae5c:	ldr	x9, [sp, #56]
  41ae60:	add	x8, x8, x9
  41ae64:	add	x8, x8, #0x2
  41ae68:	str	x8, [sp, #40]
  41ae6c:	ldr	x8, [sp, #40]
  41ae70:	ldrb	w10, [x8]
  41ae74:	mov	w11, #0x31                  	// #49
  41ae78:	cmp	w11, w10
  41ae7c:	b.gt	41ae90 <readlinkat@plt+0x17f60>
  41ae80:	ldr	x8, [sp, #40]
  41ae84:	ldrb	w9, [x8]
  41ae88:	cmp	w9, #0x39
  41ae8c:	b.le	41ae94 <readlinkat@plt+0x17f64>
  41ae90:	b	41adfc <readlinkat@plt+0x17ecc>
  41ae94:	ldr	x8, [sp, #40]
  41ae98:	ldrb	w9, [x8]
  41ae9c:	cmp	w9, #0x39
  41aea0:	cset	w9, eq  // eq = none
  41aea4:	and	w9, w9, #0x1
  41aea8:	strb	w9, [sp, #31]
  41aeac:	mov	x8, #0x1                   	// #1
  41aeb0:	str	x8, [sp, #16]
  41aeb4:	ldr	x8, [sp, #40]
  41aeb8:	ldr	x9, [sp, #16]
  41aebc:	ldrb	w10, [x8, x9]
  41aec0:	subs	w10, w10, #0x30
  41aec4:	cmp	w10, #0x9
  41aec8:	b.hi	41af10 <readlinkat@plt+0x17fe0>  // b.pmore
  41aecc:	ldr	x8, [sp, #40]
  41aed0:	ldr	x9, [sp, #16]
  41aed4:	ldrb	w10, [x8, x9]
  41aed8:	cmp	w10, #0x39
  41aedc:	cset	w10, eq  // eq = none
  41aee0:	mov	w11, #0x1                   	// #1
  41aee4:	and	w10, w10, #0x1
  41aee8:	ldrb	w12, [sp, #31]
  41aeec:	and	w12, w12, #0x1
  41aef0:	tst	w12, w10
  41aef4:	cset	w10, ne  // ne = any
  41aef8:	and	w10, w10, w11
  41aefc:	strb	w10, [sp, #31]
  41af00:	ldr	x8, [sp, #16]
  41af04:	add	x8, x8, #0x1
  41af08:	str	x8, [sp, #16]
  41af0c:	b	41aeb4 <readlinkat@plt+0x17f84>
  41af10:	ldr	x8, [sp, #40]
  41af14:	ldr	x9, [sp, #16]
  41af18:	ldrb	w10, [x8, x9]
  41af1c:	cmp	w10, #0x7e
  41af20:	b.ne	41af84 <readlinkat@plt+0x18054>  // b.any
  41af24:	ldr	x8, [sp, #40]
  41af28:	ldr	x9, [sp, #16]
  41af2c:	add	x9, x9, #0x1
  41af30:	add	x8, x8, x9
  41af34:	ldrb	w10, [x8]
  41af38:	cbnz	w10, 41af84 <readlinkat@plt+0x18054>
  41af3c:	ldr	x8, [sp, #72]
  41af40:	ldr	x9, [sp, #16]
  41af44:	cmp	x8, x9
  41af48:	b.cc	41af88 <readlinkat@plt+0x18058>  // b.lo, b.ul, b.last
  41af4c:	ldr	x8, [sp, #72]
  41af50:	ldr	x9, [sp, #16]
  41af54:	cmp	x8, x9
  41af58:	b.ne	41af84 <readlinkat@plt+0x18054>  // b.any
  41af5c:	ldr	x8, [sp, #80]
  41af60:	ldur	x9, [x29, #-32]
  41af64:	add	x8, x8, x9
  41af68:	add	x0, x8, #0x2
  41af6c:	ldr	x1, [sp, #40]
  41af70:	ldr	x2, [sp, #16]
  41af74:	bl	402b90 <memcmp@plt>
  41af78:	cmp	w0, #0x0
  41af7c:	cset	w10, le
  41af80:	tbnz	w10, #0, 41af88 <readlinkat@plt+0x18058>
  41af84:	b	41adfc <readlinkat@plt+0x17ecc>
  41af88:	ldrb	w8, [sp, #31]
  41af8c:	mov	w0, w8
  41af90:	and	x9, x0, #0x1
  41af94:	ldr	x10, [sp, #16]
  41af98:	add	x9, x9, x10
  41af9c:	str	x9, [sp, #72]
  41afa0:	ldrb	w8, [sp, #31]
  41afa4:	mov	w11, #0x1                   	// #1
  41afa8:	mov	w12, wzr
  41afac:	tst	w8, #0x1
  41afb0:	csel	w8, w11, w12, ne  // ne = any
  41afb4:	stur	w8, [x29, #-52]
  41afb8:	ldur	x9, [x29, #-32]
  41afbc:	add	x9, x9, #0x2
  41afc0:	ldr	x10, [sp, #72]
  41afc4:	add	x9, x9, x10
  41afc8:	add	x9, x9, #0x2
  41afcc:	str	x9, [sp, #8]
  41afd0:	ldur	x9, [x29, #-24]
  41afd4:	ldr	x10, [sp, #8]
  41afd8:	cmp	x9, x10
  41afdc:	b.cs	41b040 <readlinkat@plt+0x18110>  // b.hs, b.nlast
  41afe0:	ldr	x8, [sp, #8]
  41afe4:	mov	x9, #0x3fffffffffffffff    	// #4611686018427387903
  41afe8:	cmp	x9, x8
  41afec:	b.cc	41b000 <readlinkat@plt+0x180d0>  // b.lo, b.ul, b.last
  41aff0:	ldr	x8, [sp, #8]
  41aff4:	mov	x9, #0x2                   	// #2
  41aff8:	mul	x8, x8, x9
  41affc:	str	x8, [sp, #8]
  41b000:	ldr	x0, [sp, #80]
  41b004:	ldr	x1, [sp, #8]
  41b008:	bl	402a90 <realloc@plt>
  41b00c:	str	x0, [sp]
  41b010:	ldr	x8, [sp]
  41b014:	cbnz	x8, 41b030 <readlinkat@plt+0x18100>
  41b018:	ldr	x8, [sp, #80]
  41b01c:	ldur	x9, [x29, #-16]
  41b020:	str	x8, [x9]
  41b024:	mov	w10, #0x3                   	// #3
  41b028:	stur	w10, [x29, #-4]
  41b02c:	b	41b118 <readlinkat@plt+0x181e8>
  41b030:	ldr	x8, [sp]
  41b034:	str	x8, [sp, #80]
  41b038:	ldr	x8, [sp, #8]
  41b03c:	stur	x8, [x29, #-24]
  41b040:	ldr	x8, [sp, #80]
  41b044:	ldur	x9, [x29, #-32]
  41b048:	add	x8, x8, x9
  41b04c:	str	x8, [sp, #32]
  41b050:	ldr	x8, [sp, #32]
  41b054:	add	x9, x8, #0x1
  41b058:	str	x9, [sp, #32]
  41b05c:	mov	w10, #0x2e                  	// #46
  41b060:	strb	w10, [x8]
  41b064:	ldr	x8, [sp, #32]
  41b068:	add	x9, x8, #0x1
  41b06c:	str	x9, [sp, #32]
  41b070:	mov	w10, #0x7e                  	// #126
  41b074:	strb	w10, [x8]
  41b078:	ldr	x8, [sp, #32]
  41b07c:	mov	w10, #0x30                  	// #48
  41b080:	strb	w10, [x8]
  41b084:	ldrb	w10, [sp, #31]
  41b088:	and	w10, w10, #0x1
  41b08c:	ldr	x8, [sp, #32]
  41b090:	mov	w0, w10
  41b094:	sxtw	x9, w0
  41b098:	add	x8, x8, x9
  41b09c:	str	x8, [sp, #32]
  41b0a0:	ldr	x0, [sp, #32]
  41b0a4:	ldr	x1, [sp, #40]
  41b0a8:	ldr	x8, [sp, #16]
  41b0ac:	add	x2, x8, #0x2
  41b0b0:	bl	402760 <memcpy@plt>
  41b0b4:	ldr	x8, [sp, #16]
  41b0b8:	ldr	x9, [sp, #32]
  41b0bc:	add	x8, x9, x8
  41b0c0:	str	x8, [sp, #32]
  41b0c4:	ldr	x8, [sp, #32]
  41b0c8:	mov	x9, #0xffffffffffffffff    	// #-1
  41b0cc:	add	x9, x8, x9
  41b0d0:	str	x9, [sp, #32]
  41b0d4:	ldurb	w10, [x8, #-1]
  41b0d8:	cmp	w10, #0x39
  41b0dc:	b.ne	41b0f0 <readlinkat@plt+0x181c0>  // b.any
  41b0e0:	ldr	x8, [sp, #32]
  41b0e4:	mov	w9, #0x30                  	// #48
  41b0e8:	strb	w9, [x8]
  41b0ec:	b	41b0c4 <readlinkat@plt+0x18194>
  41b0f0:	ldr	x8, [sp, #32]
  41b0f4:	ldrb	w9, [x8]
  41b0f8:	add	w9, w9, #0x1
  41b0fc:	strb	w9, [x8]
  41b100:	b	41adfc <readlinkat@plt+0x17ecc>
  41b104:	ldr	x8, [sp, #80]
  41b108:	ldur	x9, [x29, #-16]
  41b10c:	str	x8, [x9]
  41b110:	ldur	w10, [x29, #-52]
  41b114:	stur	w10, [x29, #-4]
  41b118:	ldur	w0, [x29, #-4]
  41b11c:	ldp	x29, x30, [sp, #160]
  41b120:	add	sp, sp, #0xb0
  41b124:	ret
  41b128:	sub	sp, sp, #0x70
  41b12c:	stp	x29, x30, [sp, #96]
  41b130:	add	x29, sp, #0x60
  41b134:	mov	x8, #0xff                  	// #255
  41b138:	mov	x9, #0xe                   	// #14
  41b13c:	stur	x0, [x29, #-8]
  41b140:	stur	x1, [x29, #-16]
  41b144:	sturb	w2, [x29, #-17]
  41b148:	ldur	x0, [x29, #-8]
  41b14c:	str	x8, [sp, #16]
  41b150:	str	x9, [sp, #8]
  41b154:	bl	41b710 <readlinkat@plt+0x187e0>
  41b158:	stur	x0, [x29, #-32]
  41b15c:	ldur	x0, [x29, #-32]
  41b160:	bl	41b7b0 <readlinkat@plt+0x18880>
  41b164:	stur	x0, [x29, #-40]
  41b168:	ldr	x8, [sp, #16]
  41b16c:	str	x8, [sp, #48]
  41b170:	ldur	x9, [x29, #-40]
  41b174:	ldr	x10, [sp, #8]
  41b178:	cmp	x10, x9
  41b17c:	b.cs	41b204 <readlinkat@plt+0x182d4>  // b.hs, b.nlast
  41b180:	ldur	x8, [x29, #-32]
  41b184:	ldrh	w9, [x8]
  41b188:	strh	w9, [sp, #38]
  41b18c:	ldur	x0, [x29, #-32]
  41b190:	adrp	x1, 47a000 <renameat2@@Base+0x6768>
  41b194:	add	x1, x1, #0xf70
  41b198:	bl	402d20 <strcpy@plt>
  41b19c:	bl	402e50 <__errno_location@plt>
  41b1a0:	str	wzr, [x0]
  41b1a4:	ldur	x0, [x29, #-8]
  41b1a8:	mov	w1, #0x3                   	// #3
  41b1ac:	bl	4028e0 <pathconf@plt>
  41b1b0:	str	x0, [sp, #40]
  41b1b4:	ldr	x8, [sp, #40]
  41b1b8:	mov	x10, xzr
  41b1bc:	cmp	x10, x8
  41b1c0:	cset	w9, le
  41b1c4:	tbnz	w9, #0, 41b1d4 <readlinkat@plt+0x182a4>
  41b1c8:	bl	402e50 <__errno_location@plt>
  41b1cc:	ldr	w8, [x0]
  41b1d0:	cbnz	w8, 41b1f8 <readlinkat@plt+0x182c8>
  41b1d4:	ldr	x8, [sp, #40]
  41b1d8:	str	x8, [sp, #48]
  41b1dc:	str	x8, [sp, #24]
  41b1e0:	ldr	x8, [sp, #40]
  41b1e4:	ldr	x9, [sp, #24]
  41b1e8:	cmp	x8, x9
  41b1ec:	b.eq	41b1f8 <readlinkat@plt+0x182c8>  // b.none
  41b1f0:	mov	x8, #0xffffffffffffffff    	// #-1
  41b1f4:	str	x8, [sp, #48]
  41b1f8:	ldur	x8, [x29, #-32]
  41b1fc:	ldrh	w9, [sp, #38]
  41b200:	strh	w9, [x8]
  41b204:	ldr	x8, [sp, #48]
  41b208:	ldur	x9, [x29, #-40]
  41b20c:	cmp	x8, x9
  41b210:	b.cs	41b274 <readlinkat@plt+0x18344>  // b.hs, b.nlast
  41b214:	ldur	x8, [x29, #-8]
  41b218:	ldur	x9, [x29, #-16]
  41b21c:	add	x8, x8, x9
  41b220:	ldur	x9, [x29, #-32]
  41b224:	subs	x8, x8, x9
  41b228:	stur	x8, [x29, #-40]
  41b22c:	ldr	x8, [sp, #48]
  41b230:	ldur	x9, [x29, #-40]
  41b234:	cmp	x8, x9
  41b238:	b.hi	41b248 <readlinkat@plt+0x18318>  // b.pmore
  41b23c:	ldr	x8, [sp, #48]
  41b240:	subs	x8, x8, #0x1
  41b244:	stur	x8, [x29, #-40]
  41b248:	ldurb	w8, [x29, #-17]
  41b24c:	ldur	x9, [x29, #-32]
  41b250:	ldur	x10, [x29, #-40]
  41b254:	add	x9, x9, x10
  41b258:	strb	w8, [x9]
  41b25c:	ldur	x9, [x29, #-32]
  41b260:	ldur	x10, [x29, #-40]
  41b264:	add	x10, x10, #0x1
  41b268:	add	x9, x9, x10
  41b26c:	mov	w8, #0x0                   	// #0
  41b270:	strb	w8, [x9]
  41b274:	ldp	x29, x30, [sp, #96]
  41b278:	add	sp, sp, #0x70
  41b27c:	ret
  41b280:	sub	sp, sp, #0x30
  41b284:	stp	x29, x30, [sp, #32]
  41b288:	add	x29, sp, #0x20
  41b28c:	stur	x0, [x29, #-8]
  41b290:	stur	w1, [x29, #-12]
  41b294:	ldur	x0, [x29, #-8]
  41b298:	ldur	w1, [x29, #-12]
  41b29c:	mov	w8, wzr
  41b2a0:	and	w2, w8, #0x1
  41b2a4:	bl	41a9fc <readlinkat@plt+0x17acc>
  41b2a8:	str	x0, [sp, #8]
  41b2ac:	ldr	x9, [sp, #8]
  41b2b0:	cbnz	x9, 41b2b8 <readlinkat@plt+0x18388>
  41b2b4:	bl	4137e4 <readlinkat@plt+0x108b4>
  41b2b8:	ldr	x0, [sp, #8]
  41b2bc:	ldp	x29, x30, [sp, #32]
  41b2c0:	add	sp, sp, #0x30
  41b2c4:	ret
  41b2c8:	sub	sp, sp, #0x30
  41b2cc:	stp	x29, x30, [sp, #32]
  41b2d0:	add	x29, sp, #0x20
  41b2d4:	str	x0, [sp, #16]
  41b2d8:	str	x1, [sp, #8]
  41b2dc:	ldr	x8, [sp, #8]
  41b2e0:	cbz	x8, 41b2f0 <readlinkat@plt+0x183c0>
  41b2e4:	ldr	x8, [sp, #8]
  41b2e8:	ldrb	w9, [x8]
  41b2ec:	cbnz	w9, 41b2fc <readlinkat@plt+0x183cc>
  41b2f0:	mov	w8, #0x2                   	// #2
  41b2f4:	stur	w8, [x29, #-4]
  41b2f8:	b	41b33c <readlinkat@plt+0x1840c>
  41b2fc:	ldr	x0, [sp, #16]
  41b300:	ldr	x1, [sp, #8]
  41b304:	adrp	x8, 490000 <renameat2@@Base+0x1c768>
  41b308:	add	x8, x8, #0x4c0
  41b30c:	ldr	x5, [x8]
  41b310:	adrp	x2, 47c000 <renameat2@@Base+0x8768>
  41b314:	add	x2, x2, #0xfc8
  41b318:	adrp	x8, 47c000 <renameat2@@Base+0x8768>
  41b31c:	add	x8, x8, #0xfa8
  41b320:	mov	x3, x8
  41b324:	mov	x4, #0x4                   	// #4
  41b328:	str	x8, [sp]
  41b32c:	bl	41a830 <readlinkat@plt+0x17900>
  41b330:	ldr	x8, [sp]
  41b334:	ldr	w9, [x8, x0, lsl #2]
  41b338:	stur	w9, [x29, #-4]
  41b33c:	ldur	w0, [x29, #-4]
  41b340:	ldp	x29, x30, [sp, #32]
  41b344:	add	sp, sp, #0x30
  41b348:	ret
  41b34c:	sub	sp, sp, #0x30
  41b350:	stp	x29, x30, [sp, #32]
  41b354:	add	x29, sp, #0x20
  41b358:	str	x0, [sp, #16]
  41b35c:	str	x1, [sp, #8]
  41b360:	ldr	x8, [sp, #8]
  41b364:	cbz	x8, 41b388 <readlinkat@plt+0x18458>
  41b368:	ldr	x8, [sp, #8]
  41b36c:	ldrb	w9, [x8]
  41b370:	cbz	w9, 41b388 <readlinkat@plt+0x18458>
  41b374:	ldr	x0, [sp, #16]
  41b378:	ldr	x1, [sp, #8]
  41b37c:	bl	41b2c8 <readlinkat@plt+0x18398>
  41b380:	stur	w0, [x29, #-4]
  41b384:	b	41b3b0 <readlinkat@plt+0x18480>
  41b388:	adrp	x0, 47a000 <renameat2@@Base+0x6768>
  41b38c:	add	x0, x0, #0x245
  41b390:	bl	402e70 <getenv@plt>
  41b394:	adrp	x8, 47a000 <renameat2@@Base+0x6768>
  41b398:	add	x8, x8, #0x244
  41b39c:	str	x0, [sp]
  41b3a0:	mov	x0, x8
  41b3a4:	ldr	x1, [sp]
  41b3a8:	bl	41b2c8 <readlinkat@plt+0x18398>
  41b3ac:	stur	w0, [x29, #-4]
  41b3b0:	ldur	w0, [x29, #-4]
  41b3b4:	ldp	x29, x30, [sp, #32]
  41b3b8:	add	sp, sp, #0x30
  41b3bc:	ret
  41b3c0:	sub	sp, sp, #0x40
  41b3c4:	stp	x29, x30, [sp, #48]
  41b3c8:	add	x29, sp, #0x30
  41b3cc:	stur	x0, [x29, #-8]
  41b3d0:	ldur	x0, [x29, #-8]
  41b3d4:	bl	402890 <opendir@plt>
  41b3d8:	stur	x0, [x29, #-16]
  41b3dc:	ldur	x8, [x29, #-16]
  41b3e0:	cbz	x8, 41b498 <readlinkat@plt+0x18568>
  41b3e4:	ldur	x0, [x29, #-16]
  41b3e8:	bl	402d30 <dirfd@plt>
  41b3ec:	stur	w0, [x29, #-20]
  41b3f0:	ldur	w8, [x29, #-20]
  41b3f4:	mov	w9, wzr
  41b3f8:	cmp	w9, w8
  41b3fc:	cset	w8, gt
  41b400:	tbnz	w8, #0, 41b498 <readlinkat@plt+0x18568>
  41b404:	ldur	w8, [x29, #-20]
  41b408:	cmp	w8, #0x2
  41b40c:	b.gt	41b498 <readlinkat@plt+0x18568>
  41b410:	ldur	w0, [x29, #-20]
  41b414:	mov	w1, #0x406                 	// #1030
  41b418:	mov	w2, #0x3                   	// #3
  41b41c:	bl	475064 <renameat2@@Base+0x17cc>
  41b420:	str	w0, [sp, #8]
  41b424:	ldr	w8, [sp, #8]
  41b428:	cmp	w8, #0x0
  41b42c:	cset	w8, ge  // ge = tcont
  41b430:	tbnz	w8, #0, 41b44c <readlinkat@plt+0x1851c>
  41b434:	bl	402e50 <__errno_location@plt>
  41b438:	ldr	w8, [x0]
  41b43c:	str	w8, [sp, #12]
  41b440:	mov	x9, xzr
  41b444:	str	x9, [sp, #16]
  41b448:	b	41b474 <readlinkat@plt+0x18544>
  41b44c:	ldr	w0, [sp, #8]
  41b450:	bl	402b30 <fdopendir@plt>
  41b454:	str	x0, [sp, #16]
  41b458:	bl	402e50 <__errno_location@plt>
  41b45c:	ldr	w8, [x0]
  41b460:	str	w8, [sp, #12]
  41b464:	ldr	x9, [sp, #16]
  41b468:	cbnz	x9, 41b474 <readlinkat@plt+0x18544>
  41b46c:	ldr	w0, [sp, #8]
  41b470:	bl	402ae0 <close@plt>
  41b474:	ldur	x0, [x29, #-16]
  41b478:	bl	402ac0 <closedir@plt>
  41b47c:	ldr	w8, [sp, #12]
  41b480:	str	w8, [sp, #4]
  41b484:	bl	402e50 <__errno_location@plt>
  41b488:	ldr	w8, [sp, #4]
  41b48c:	str	w8, [x0]
  41b490:	ldr	x9, [sp, #16]
  41b494:	stur	x9, [x29, #-16]
  41b498:	ldur	x0, [x29, #-16]
  41b49c:	ldp	x29, x30, [sp, #48]
  41b4a0:	add	sp, sp, #0x40
  41b4a4:	ret
  41b4a8:	sub	sp, sp, #0x20
  41b4ac:	stp	x29, x30, [sp, #16]
  41b4b0:	add	x29, sp, #0x10
  41b4b4:	str	x0, [sp, #8]
  41b4b8:	ldr	x0, [sp, #8]
  41b4bc:	bl	41b638 <readlinkat@plt+0x18708>
  41b4c0:	str	x0, [sp]
  41b4c4:	ldr	x8, [sp]
  41b4c8:	cbnz	x8, 41b4d0 <readlinkat@plt+0x185a0>
  41b4cc:	bl	4137e4 <readlinkat@plt+0x108b4>
  41b4d0:	ldr	x0, [sp]
  41b4d4:	ldp	x29, x30, [sp, #16]
  41b4d8:	add	sp, sp, #0x20
  41b4dc:	ret
  41b4e0:	sub	sp, sp, #0x40
  41b4e4:	stp	x29, x30, [sp, #48]
  41b4e8:	add	x29, sp, #0x30
  41b4ec:	stur	x0, [x29, #-16]
  41b4f0:	ldur	x0, [x29, #-16]
  41b4f4:	bl	41b710 <readlinkat@plt+0x187e0>
  41b4f8:	str	x0, [sp, #24]
  41b4fc:	ldr	x8, [sp, #24]
  41b500:	ldrb	w9, [x8]
  41b504:	cbnz	w9, 41b538 <readlinkat@plt+0x18608>
  41b508:	ldur	x0, [x29, #-16]
  41b50c:	ldur	x8, [x29, #-16]
  41b510:	str	x0, [sp, #8]
  41b514:	mov	x0, x8
  41b518:	bl	41b7b0 <readlinkat@plt+0x18880>
  41b51c:	ldr	x8, [sp, #8]
  41b520:	str	x0, [sp]
  41b524:	mov	x0, x8
  41b528:	ldr	x1, [sp]
  41b52c:	bl	474ce0 <renameat2@@Base+0x1448>
  41b530:	stur	x0, [x29, #-8]
  41b534:	b	41b574 <readlinkat@plt+0x18644>
  41b538:	ldr	x0, [sp, #24]
  41b53c:	bl	41b7b0 <readlinkat@plt+0x18880>
  41b540:	str	x0, [sp, #16]
  41b544:	ldr	x8, [sp, #24]
  41b548:	ldr	x9, [sp, #16]
  41b54c:	ldrb	w10, [x8, x9]
  41b550:	cmp	w10, #0x2f
  41b554:	b.ne	41b564 <readlinkat@plt+0x18634>  // b.any
  41b558:	ldr	x8, [sp, #16]
  41b55c:	add	x8, x8, #0x1
  41b560:	str	x8, [sp, #16]
  41b564:	ldr	x0, [sp, #24]
  41b568:	ldr	x1, [sp, #16]
  41b56c:	bl	474ce0 <renameat2@@Base+0x1448>
  41b570:	stur	x0, [x29, #-8]
  41b574:	ldur	x0, [x29, #-8]
  41b578:	ldp	x29, x30, [sp, #48]
  41b57c:	add	sp, sp, #0x40
  41b580:	ret
  41b584:	sub	sp, sp, #0x30
  41b588:	stp	x29, x30, [sp, #32]
  41b58c:	add	x29, sp, #0x20
  41b590:	stur	x0, [x29, #-8]
  41b594:	str	xzr, [sp, #16]
  41b598:	ldr	x8, [sp, #16]
  41b59c:	cbz	x8, 41b5ac <readlinkat@plt+0x1867c>
  41b5a0:	mov	w8, wzr
  41b5a4:	str	w8, [sp, #4]
  41b5a8:	b	41b5c8 <readlinkat@plt+0x18698>
  41b5ac:	ldur	x8, [x29, #-8]
  41b5b0:	ldrb	w9, [x8]
  41b5b4:	mov	w10, wzr
  41b5b8:	mov	w11, #0x1                   	// #1
  41b5bc:	cmp	w9, #0x2f
  41b5c0:	csel	w9, w11, w10, eq  // eq = none
  41b5c4:	str	w9, [sp, #4]
  41b5c8:	ldr	w8, [sp, #4]
  41b5cc:	ldr	x9, [sp, #16]
  41b5d0:	add	x9, x9, w8, sxtw
  41b5d4:	str	x9, [sp, #16]
  41b5d8:	ldur	x0, [x29, #-8]
  41b5dc:	bl	41b710 <readlinkat@plt+0x187e0>
  41b5e0:	ldur	x9, [x29, #-8]
  41b5e4:	subs	x9, x0, x9
  41b5e8:	str	x9, [sp, #8]
  41b5ec:	ldr	x8, [sp, #16]
  41b5f0:	ldr	x9, [sp, #8]
  41b5f4:	cmp	x8, x9
  41b5f8:	b.cs	41b628 <readlinkat@plt+0x186f8>  // b.hs, b.nlast
  41b5fc:	ldur	x8, [x29, #-8]
  41b600:	ldr	x9, [sp, #8]
  41b604:	subs	x9, x9, #0x1
  41b608:	ldrb	w10, [x8, x9]
  41b60c:	cmp	w10, #0x2f
  41b610:	b.eq	41b618 <readlinkat@plt+0x186e8>  // b.none
  41b614:	b	41b628 <readlinkat@plt+0x186f8>
  41b618:	ldr	x8, [sp, #8]
  41b61c:	subs	x8, x8, #0x1
  41b620:	str	x8, [sp, #8]
  41b624:	b	41b5ec <readlinkat@plt+0x186bc>
  41b628:	ldr	x0, [sp, #8]
  41b62c:	ldp	x29, x30, [sp, #32]
  41b630:	add	sp, sp, #0x30
  41b634:	ret
  41b638:	sub	sp, sp, #0x40
  41b63c:	stp	x29, x30, [sp, #48]
  41b640:	add	x29, sp, #0x30
  41b644:	stur	x0, [x29, #-16]
  41b648:	ldur	x0, [x29, #-16]
  41b64c:	bl	41b584 <readlinkat@plt+0x18654>
  41b650:	str	x0, [sp, #24]
  41b654:	ldr	x8, [sp, #24]
  41b658:	mov	w9, #0x1                   	// #1
  41b65c:	str	w9, [sp, #4]
  41b660:	cbz	x8, 41b66c <readlinkat@plt+0x1873c>
  41b664:	mov	w8, #0x0                   	// #0
  41b668:	str	w8, [sp, #4]
  41b66c:	ldr	w8, [sp, #4]
  41b670:	and	w8, w8, #0x1
  41b674:	strb	w8, [sp, #23]
  41b678:	ldr	x9, [sp, #24]
  41b67c:	ldrb	w8, [sp, #23]
  41b680:	mov	w0, w8
  41b684:	and	x10, x0, #0x1
  41b688:	add	x9, x9, x10
  41b68c:	add	x0, x9, #0x1
  41b690:	bl	402990 <malloc@plt>
  41b694:	str	x0, [sp, #8]
  41b698:	ldr	x9, [sp, #8]
  41b69c:	cbnz	x9, 41b6ac <readlinkat@plt+0x1877c>
  41b6a0:	mov	x8, xzr
  41b6a4:	stur	x8, [x29, #-8]
  41b6a8:	b	41b700 <readlinkat@plt+0x187d0>
  41b6ac:	ldr	x0, [sp, #8]
  41b6b0:	ldur	x1, [x29, #-16]
  41b6b4:	ldr	x2, [sp, #24]
  41b6b8:	bl	402760 <memcpy@plt>
  41b6bc:	ldrb	w8, [sp, #23]
  41b6c0:	tbnz	w8, #0, 41b6c8 <readlinkat@plt+0x18798>
  41b6c4:	b	41b6e4 <readlinkat@plt+0x187b4>
  41b6c8:	ldr	x8, [sp, #8]
  41b6cc:	ldr	x9, [sp, #24]
  41b6d0:	add	x10, x9, #0x1
  41b6d4:	str	x10, [sp, #24]
  41b6d8:	add	x8, x8, x9
  41b6dc:	mov	w11, #0x2e                  	// #46
  41b6e0:	strb	w11, [x8]
  41b6e4:	ldr	x8, [sp, #8]
  41b6e8:	ldr	x9, [sp, #24]
  41b6ec:	add	x8, x8, x9
  41b6f0:	mov	w10, #0x0                   	// #0
  41b6f4:	strb	w10, [x8]
  41b6f8:	ldr	x8, [sp, #8]
  41b6fc:	stur	x8, [x29, #-8]
  41b700:	ldur	x0, [x29, #-8]
  41b704:	ldp	x29, x30, [sp, #48]
  41b708:	add	sp, sp, #0x40
  41b70c:	ret
  41b710:	sub	sp, sp, #0x20
  41b714:	mov	w8, #0x0                   	// #0
  41b718:	str	x0, [sp, #24]
  41b71c:	ldr	x9, [sp, #24]
  41b720:	str	x9, [sp, #16]
  41b724:	strb	w8, [sp, #7]
  41b728:	ldr	x8, [sp, #16]
  41b72c:	ldrb	w9, [x8]
  41b730:	cmp	w9, #0x2f
  41b734:	b.ne	41b748 <readlinkat@plt+0x18818>  // b.any
  41b738:	ldr	x8, [sp, #16]
  41b73c:	add	x8, x8, #0x1
  41b740:	str	x8, [sp, #16]
  41b744:	b	41b728 <readlinkat@plt+0x187f8>
  41b748:	ldr	x8, [sp, #16]
  41b74c:	str	x8, [sp, #8]
  41b750:	ldr	x8, [sp, #8]
  41b754:	ldrb	w9, [x8]
  41b758:	cbz	w9, 41b7a4 <readlinkat@plt+0x18874>
  41b75c:	ldr	x8, [sp, #8]
  41b760:	ldrb	w9, [x8]
  41b764:	cmp	w9, #0x2f
  41b768:	b.ne	41b778 <readlinkat@plt+0x18848>  // b.any
  41b76c:	mov	w8, #0x1                   	// #1
  41b770:	strb	w8, [sp, #7]
  41b774:	b	41b794 <readlinkat@plt+0x18864>
  41b778:	ldrb	w8, [sp, #7]
  41b77c:	tbnz	w8, #0, 41b784 <readlinkat@plt+0x18854>
  41b780:	b	41b794 <readlinkat@plt+0x18864>
  41b784:	ldr	x8, [sp, #8]
  41b788:	str	x8, [sp, #16]
  41b78c:	mov	w9, #0x0                   	// #0
  41b790:	strb	w9, [sp, #7]
  41b794:	ldr	x8, [sp, #8]
  41b798:	add	x8, x8, #0x1
  41b79c:	str	x8, [sp, #8]
  41b7a0:	b	41b750 <readlinkat@plt+0x18820>
  41b7a4:	ldr	x0, [sp, #16]
  41b7a8:	add	sp, sp, #0x20
  41b7ac:	ret
  41b7b0:	sub	sp, sp, #0x30
  41b7b4:	stp	x29, x30, [sp, #32]
  41b7b8:	add	x29, sp, #0x20
  41b7bc:	stur	x0, [x29, #-8]
  41b7c0:	str	xzr, [sp, #8]
  41b7c4:	ldur	x0, [x29, #-8]
  41b7c8:	bl	402780 <strlen@plt>
  41b7cc:	str	x0, [sp, #16]
  41b7d0:	ldr	x8, [sp, #16]
  41b7d4:	mov	x9, #0x1                   	// #1
  41b7d8:	mov	w10, #0x0                   	// #0
  41b7dc:	cmp	x9, x8
  41b7e0:	str	w10, [sp, #4]
  41b7e4:	b.cs	41b804 <readlinkat@plt+0x188d4>  // b.hs, b.nlast
  41b7e8:	ldur	x8, [x29, #-8]
  41b7ec:	ldr	x9, [sp, #16]
  41b7f0:	subs	x9, x9, #0x1
  41b7f4:	ldrb	w10, [x8, x9]
  41b7f8:	cmp	w10, #0x2f
  41b7fc:	cset	w10, eq  // eq = none
  41b800:	str	w10, [sp, #4]
  41b804:	ldr	w8, [sp, #4]
  41b808:	tbnz	w8, #0, 41b810 <readlinkat@plt+0x188e0>
  41b80c:	b	41b820 <readlinkat@plt+0x188f0>
  41b810:	ldr	x8, [sp, #16]
  41b814:	subs	x8, x8, #0x1
  41b818:	str	x8, [sp, #16]
  41b81c:	b	41b7d0 <readlinkat@plt+0x188a0>
  41b820:	ldr	x0, [sp, #16]
  41b824:	ldp	x29, x30, [sp, #32]
  41b828:	add	sp, sp, #0x30
  41b82c:	ret
  41b830:	sub	sp, sp, #0x40
  41b834:	stp	x29, x30, [sp, #48]
  41b838:	add	x29, sp, #0x30
  41b83c:	stur	w0, [x29, #-4]
  41b840:	stur	x1, [x29, #-16]
  41b844:	str	x2, [sp, #24]
  41b848:	str	xzr, [sp, #16]
  41b84c:	ldur	x8, [x29, #-16]
  41b850:	str	x8, [sp, #8]
  41b854:	ldr	x8, [sp, #24]
  41b858:	cmp	x8, #0x0
  41b85c:	cset	w9, ls  // ls = plast
  41b860:	tbnz	w9, #0, 41b8d8 <readlinkat@plt+0x189a8>
  41b864:	ldur	w0, [x29, #-4]
  41b868:	ldr	x1, [sp, #8]
  41b86c:	ldr	x2, [sp, #24]
  41b870:	bl	473ccc <renameat2@@Base+0x434>
  41b874:	str	x0, [sp]
  41b878:	ldr	x8, [sp]
  41b87c:	mov	x9, #0xffffffffffffffff    	// #-1
  41b880:	cmp	x8, x9
  41b884:	b.ne	41b88c <readlinkat@plt+0x1895c>  // b.any
  41b888:	b	41b8d8 <readlinkat@plt+0x189a8>
  41b88c:	ldr	x8, [sp]
  41b890:	cbnz	x8, 41b8a4 <readlinkat@plt+0x18974>
  41b894:	bl	402e50 <__errno_location@plt>
  41b898:	mov	w8, #0x1c                  	// #28
  41b89c:	str	w8, [x0]
  41b8a0:	b	41b8d8 <readlinkat@plt+0x189a8>
  41b8a4:	ldr	x8, [sp]
  41b8a8:	ldr	x9, [sp, #16]
  41b8ac:	add	x8, x9, x8
  41b8b0:	str	x8, [sp, #16]
  41b8b4:	ldr	x8, [sp]
  41b8b8:	ldr	x9, [sp, #8]
  41b8bc:	add	x8, x9, x8
  41b8c0:	str	x8, [sp, #8]
  41b8c4:	ldr	x8, [sp]
  41b8c8:	ldr	x9, [sp, #24]
  41b8cc:	subs	x8, x9, x8
  41b8d0:	str	x8, [sp, #24]
  41b8d4:	b	41b854 <readlinkat@plt+0x18924>
  41b8d8:	ldr	x0, [sp, #16]
  41b8dc:	ldp	x29, x30, [sp, #48]
  41b8e0:	add	sp, sp, #0x40
  41b8e4:	ret
  41b8e8:	sub	sp, sp, #0x30
  41b8ec:	stp	x29, x30, [sp, #32]
  41b8f0:	add	x29, sp, #0x20
  41b8f4:	mov	w8, wzr
  41b8f8:	stur	x0, [x29, #-8]
  41b8fc:	ldur	x1, [x29, #-8]
  41b900:	mov	w0, w8
  41b904:	bl	4028d0 <clock_gettime@plt>
  41b908:	cbnz	w0, 41b910 <readlinkat@plt+0x189e0>
  41b90c:	b	41b940 <readlinkat@plt+0x18a10>
  41b910:	add	x0, sp, #0x8
  41b914:	mov	x8, xzr
  41b918:	mov	x1, x8
  41b91c:	bl	402a50 <gettimeofday@plt>
  41b920:	ldr	x8, [sp, #8]
  41b924:	ldur	x9, [x29, #-8]
  41b928:	str	x8, [x9]
  41b92c:	ldr	x8, [sp, #16]
  41b930:	mov	x9, #0x3e8                 	// #1000
  41b934:	mul	x8, x8, x9
  41b938:	ldur	x9, [x29, #-8]
  41b93c:	str	x8, [x9, #8]
  41b940:	ldp	x29, x30, [sp, #32]
  41b944:	add	sp, sp, #0x30
  41b948:	ret
  41b94c:	sub	sp, sp, #0x10
  41b950:	str	x0, [sp, #8]
  41b954:	ldr	x8, [sp, #8]
  41b958:	ldr	x0, [x8, #16]
  41b95c:	add	sp, sp, #0x10
  41b960:	ret
  41b964:	sub	sp, sp, #0x10
  41b968:	str	x0, [sp, #8]
  41b96c:	ldr	x8, [sp, #8]
  41b970:	ldr	x0, [x8, #24]
  41b974:	add	sp, sp, #0x10
  41b978:	ret
  41b97c:	sub	sp, sp, #0x10
  41b980:	str	x0, [sp, #8]
  41b984:	ldr	x8, [sp, #8]
  41b988:	ldr	x0, [x8, #32]
  41b98c:	add	sp, sp, #0x10
  41b990:	ret
  41b994:	sub	sp, sp, #0x30
  41b998:	str	x0, [sp, #40]
  41b99c:	str	xzr, [sp, #24]
  41b9a0:	ldr	x8, [sp, #40]
  41b9a4:	ldr	x8, [x8]
  41b9a8:	str	x8, [sp, #32]
  41b9ac:	ldr	x8, [sp, #32]
  41b9b0:	ldr	x9, [sp, #40]
  41b9b4:	ldr	x9, [x9, #8]
  41b9b8:	cmp	x8, x9
  41b9bc:	b.cs	41ba28 <readlinkat@plt+0x18af8>  // b.hs, b.nlast
  41b9c0:	ldr	x8, [sp, #32]
  41b9c4:	ldr	x8, [x8]
  41b9c8:	cbz	x8, 41ba18 <readlinkat@plt+0x18ae8>
  41b9cc:	ldr	x8, [sp, #32]
  41b9d0:	str	x8, [sp, #16]
  41b9d4:	mov	x8, #0x1                   	// #1
  41b9d8:	str	x8, [sp, #8]
  41b9dc:	ldr	x8, [sp, #16]
  41b9e0:	ldr	x8, [x8, #8]
  41b9e4:	str	x8, [sp, #16]
  41b9e8:	ldr	x8, [sp, #16]
  41b9ec:	cbz	x8, 41ba00 <readlinkat@plt+0x18ad0>
  41b9f0:	ldr	x8, [sp, #8]
  41b9f4:	add	x8, x8, #0x1
  41b9f8:	str	x8, [sp, #8]
  41b9fc:	b	41b9dc <readlinkat@plt+0x18aac>
  41ba00:	ldr	x8, [sp, #8]
  41ba04:	ldr	x9, [sp, #24]
  41ba08:	cmp	x8, x9
  41ba0c:	b.ls	41ba18 <readlinkat@plt+0x18ae8>  // b.plast
  41ba10:	ldr	x8, [sp, #8]
  41ba14:	str	x8, [sp, #24]
  41ba18:	ldr	x8, [sp, #32]
  41ba1c:	add	x8, x8, #0x10
  41ba20:	str	x8, [sp, #32]
  41ba24:	b	41b9ac <readlinkat@plt+0x18a7c>
  41ba28:	ldr	x0, [sp, #24]
  41ba2c:	add	sp, sp, #0x30
  41ba30:	ret
  41ba34:	sub	sp, sp, #0x30
  41ba38:	str	x0, [sp, #32]
  41ba3c:	str	xzr, [sp, #16]
  41ba40:	str	xzr, [sp, #8]
  41ba44:	ldr	x8, [sp, #32]
  41ba48:	ldr	x8, [x8]
  41ba4c:	str	x8, [sp, #24]
  41ba50:	ldr	x8, [sp, #24]
  41ba54:	ldr	x9, [sp, #32]
  41ba58:	ldr	x9, [x9, #8]
  41ba5c:	cmp	x8, x9
  41ba60:	b.cs	41bac4 <readlinkat@plt+0x18b94>  // b.hs, b.nlast
  41ba64:	ldr	x8, [sp, #24]
  41ba68:	ldr	x8, [x8]
  41ba6c:	cbz	x8, 41bab4 <readlinkat@plt+0x18b84>
  41ba70:	ldr	x8, [sp, #24]
  41ba74:	str	x8, [sp]
  41ba78:	ldr	x8, [sp, #16]
  41ba7c:	add	x8, x8, #0x1
  41ba80:	str	x8, [sp, #16]
  41ba84:	ldr	x8, [sp, #8]
  41ba88:	add	x8, x8, #0x1
  41ba8c:	str	x8, [sp, #8]
  41ba90:	ldr	x8, [sp]
  41ba94:	ldr	x8, [x8, #8]
  41ba98:	str	x8, [sp]
  41ba9c:	ldr	x8, [sp]
  41baa0:	cbz	x8, 41bab4 <readlinkat@plt+0x18b84>
  41baa4:	ldr	x8, [sp, #8]
  41baa8:	add	x8, x8, #0x1
  41baac:	str	x8, [sp, #8]
  41bab0:	b	41ba90 <readlinkat@plt+0x18b60>
  41bab4:	ldr	x8, [sp, #24]
  41bab8:	add	x8, x8, #0x10
  41babc:	str	x8, [sp, #24]
  41bac0:	b	41ba50 <readlinkat@plt+0x18b20>
  41bac4:	ldr	x8, [sp, #16]
  41bac8:	ldr	x9, [sp, #32]
  41bacc:	ldr	x9, [x9, #24]
  41bad0:	cmp	x8, x9
  41bad4:	b.ne	41bafc <readlinkat@plt+0x18bcc>  // b.any
  41bad8:	ldr	x8, [sp, #8]
  41badc:	ldr	x9, [sp, #32]
  41bae0:	ldr	x9, [x9, #32]
  41bae4:	cmp	x8, x9
  41bae8:	b.ne	41bafc <readlinkat@plt+0x18bcc>  // b.any
  41baec:	mov	w8, #0x1                   	// #1
  41baf0:	and	w8, w8, #0x1
  41baf4:	strb	w8, [sp, #47]
  41baf8:	b	41bb08 <readlinkat@plt+0x18bd8>
  41bafc:	mov	w8, wzr
  41bb00:	and	w8, w8, #0x1
  41bb04:	strb	w8, [sp, #47]
  41bb08:	ldrb	w8, [sp, #47]
  41bb0c:	and	w0, w8, #0x1
  41bb10:	add	sp, sp, #0x30
  41bb14:	ret
  41bb18:	sub	sp, sp, #0x70
  41bb1c:	stp	x29, x30, [sp, #96]
  41bb20:	add	x29, sp, #0x60
  41bb24:	adrp	x8, 47d000 <renameat2@@Base+0x9768>
  41bb28:	add	x8, x8, #0x3c
  41bb2c:	adrp	x9, 47d000 <renameat2@@Base+0x9768>
  41bb30:	add	x9, x9, #0x54
  41bb34:	mov	x10, #0x4059000000000000    	// #4636737291354636288
  41bb38:	fmov	d0, x10
  41bb3c:	adrp	x10, 47d000 <renameat2@@Base+0x9768>
  41bb40:	add	x10, x10, #0x6c
  41bb44:	adrp	x11, 47d000 <renameat2@@Base+0x9768>
  41bb48:	add	x11, x11, #0x8d
  41bb4c:	stur	x0, [x29, #-8]
  41bb50:	stur	x1, [x29, #-16]
  41bb54:	ldur	x0, [x29, #-8]
  41bb58:	str	x8, [sp, #40]
  41bb5c:	str	x9, [sp, #32]
  41bb60:	str	d0, [sp, #24]
  41bb64:	str	x10, [sp, #16]
  41bb68:	str	x11, [sp, #8]
  41bb6c:	bl	41b97c <readlinkat@plt+0x18a4c>
  41bb70:	stur	x0, [x29, #-24]
  41bb74:	ldur	x0, [x29, #-8]
  41bb78:	bl	41b94c <readlinkat@plt+0x18a1c>
  41bb7c:	stur	x0, [x29, #-32]
  41bb80:	ldur	x0, [x29, #-8]
  41bb84:	bl	41b964 <readlinkat@plt+0x18a34>
  41bb88:	stur	x0, [x29, #-40]
  41bb8c:	ldur	x0, [x29, #-8]
  41bb90:	bl	41b994 <readlinkat@plt+0x18a64>
  41bb94:	str	x0, [sp, #48]
  41bb98:	ldur	x0, [x29, #-16]
  41bb9c:	ldur	x2, [x29, #-24]
  41bba0:	ldr	x1, [sp, #40]
  41bba4:	bl	402ef0 <fprintf@plt>
  41bba8:	ldur	x8, [x29, #-16]
  41bbac:	ldur	x2, [x29, #-32]
  41bbb0:	mov	x0, x8
  41bbb4:	ldr	x1, [sp, #32]
  41bbb8:	bl	402ef0 <fprintf@plt>
  41bbbc:	ldur	x8, [x29, #-16]
  41bbc0:	ldur	x2, [x29, #-40]
  41bbc4:	ldur	x9, [x29, #-40]
  41bbc8:	ucvtf	d0, x9
  41bbcc:	ldr	d1, [sp, #24]
  41bbd0:	fmul	d0, d1, d0
  41bbd4:	ldur	x9, [x29, #-32]
  41bbd8:	ucvtf	d2, x9
  41bbdc:	fdiv	d0, d0, d2
  41bbe0:	mov	x0, x8
  41bbe4:	ldr	x1, [sp, #16]
  41bbe8:	bl	402ef0 <fprintf@plt>
  41bbec:	ldur	x8, [x29, #-16]
  41bbf0:	ldr	x2, [sp, #48]
  41bbf4:	mov	x0, x8
  41bbf8:	ldr	x1, [sp, #8]
  41bbfc:	bl	402ef0 <fprintf@plt>
  41bc00:	ldp	x29, x30, [sp, #96]
  41bc04:	add	sp, sp, #0x70
  41bc08:	ret
  41bc0c:	sub	sp, sp, #0x40
  41bc10:	stp	x29, x30, [sp, #48]
  41bc14:	add	x29, sp, #0x30
  41bc18:	stur	x0, [x29, #-16]
  41bc1c:	str	x1, [sp, #24]
  41bc20:	ldur	x0, [x29, #-16]
  41bc24:	ldr	x1, [sp, #24]
  41bc28:	bl	41bcc4 <readlinkat@plt+0x18d94>
  41bc2c:	str	x0, [sp, #16]
  41bc30:	ldr	x8, [sp, #16]
  41bc34:	ldr	x8, [x8]
  41bc38:	cbnz	x8, 41bc48 <readlinkat@plt+0x18d18>
  41bc3c:	mov	x8, xzr
  41bc40:	stur	x8, [x29, #-8]
  41bc44:	b	41bcb4 <readlinkat@plt+0x18d84>
  41bc48:	ldr	x8, [sp, #16]
  41bc4c:	str	x8, [sp, #8]
  41bc50:	ldr	x8, [sp, #8]
  41bc54:	cbz	x8, 41bcac <readlinkat@plt+0x18d7c>
  41bc58:	ldr	x8, [sp, #24]
  41bc5c:	ldr	x9, [sp, #8]
  41bc60:	ldr	x9, [x9]
  41bc64:	cmp	x8, x9
  41bc68:	b.eq	41bc8c <readlinkat@plt+0x18d5c>  // b.none
  41bc6c:	ldur	x8, [x29, #-16]
  41bc70:	ldr	x8, [x8, #56]
  41bc74:	ldr	x0, [sp, #24]
  41bc78:	ldr	x9, [sp, #8]
  41bc7c:	ldr	x1, [x9]
  41bc80:	blr	x8
  41bc84:	tbnz	w0, #0, 41bc8c <readlinkat@plt+0x18d5c>
  41bc88:	b	41bc9c <readlinkat@plt+0x18d6c>
  41bc8c:	ldr	x8, [sp, #8]
  41bc90:	ldr	x8, [x8]
  41bc94:	stur	x8, [x29, #-8]
  41bc98:	b	41bcb4 <readlinkat@plt+0x18d84>
  41bc9c:	ldr	x8, [sp, #8]
  41bca0:	ldr	x8, [x8, #8]
  41bca4:	str	x8, [sp, #8]
  41bca8:	b	41bc50 <readlinkat@plt+0x18d20>
  41bcac:	mov	x8, xzr
  41bcb0:	stur	x8, [x29, #-8]
  41bcb4:	ldur	x0, [x29, #-8]
  41bcb8:	ldp	x29, x30, [sp, #48]
  41bcbc:	add	sp, sp, #0x40
  41bcc0:	ret
  41bcc4:	sub	sp, sp, #0x30
  41bcc8:	stp	x29, x30, [sp, #32]
  41bccc:	add	x29, sp, #0x20
  41bcd0:	stur	x0, [x29, #-8]
  41bcd4:	str	x1, [sp, #16]
  41bcd8:	ldur	x8, [x29, #-8]
  41bcdc:	ldr	x8, [x8, #48]
  41bce0:	ldr	x0, [sp, #16]
  41bce4:	ldur	x9, [x29, #-8]
  41bce8:	ldr	x1, [x9, #16]
  41bcec:	blr	x8
  41bcf0:	str	x0, [sp, #8]
  41bcf4:	ldr	x8, [sp, #8]
  41bcf8:	ldur	x9, [x29, #-8]
  41bcfc:	ldr	x9, [x9, #16]
  41bd00:	cmp	x8, x9
  41bd04:	b.cc	41bd0c <readlinkat@plt+0x18ddc>  // b.lo, b.ul, b.last
  41bd08:	bl	402b60 <abort@plt>
  41bd0c:	ldur	x8, [x29, #-8]
  41bd10:	ldr	x8, [x8]
  41bd14:	ldr	x9, [sp, #8]
  41bd18:	mov	x10, #0x10                  	// #16
  41bd1c:	mul	x9, x10, x9
  41bd20:	add	x0, x8, x9
  41bd24:	ldp	x29, x30, [sp, #32]
  41bd28:	add	sp, sp, #0x30
  41bd2c:	ret
  41bd30:	sub	sp, sp, #0x30
  41bd34:	stp	x29, x30, [sp, #32]
  41bd38:	add	x29, sp, #0x20
  41bd3c:	str	x0, [sp, #16]
  41bd40:	ldr	x8, [sp, #16]
  41bd44:	ldr	x8, [x8, #32]
  41bd48:	cbnz	x8, 41bd58 <readlinkat@plt+0x18e28>
  41bd4c:	mov	x8, xzr
  41bd50:	stur	x8, [x29, #-8]
  41bd54:	b	41bda8 <readlinkat@plt+0x18e78>
  41bd58:	ldr	x8, [sp, #16]
  41bd5c:	ldr	x8, [x8]
  41bd60:	str	x8, [sp, #8]
  41bd64:	ldr	x8, [sp, #8]
  41bd68:	ldr	x9, [sp, #16]
  41bd6c:	ldr	x9, [x9, #8]
  41bd70:	cmp	x8, x9
  41bd74:	b.cc	41bd7c <readlinkat@plt+0x18e4c>  // b.lo, b.ul, b.last
  41bd78:	bl	402b60 <abort@plt>
  41bd7c:	ldr	x8, [sp, #8]
  41bd80:	ldr	x8, [x8]
  41bd84:	cbz	x8, 41bd98 <readlinkat@plt+0x18e68>
  41bd88:	ldr	x8, [sp, #8]
  41bd8c:	ldr	x8, [x8]
  41bd90:	stur	x8, [x29, #-8]
  41bd94:	b	41bda8 <readlinkat@plt+0x18e78>
  41bd98:	ldr	x8, [sp, #8]
  41bd9c:	add	x8, x8, #0x10
  41bda0:	str	x8, [sp, #8]
  41bda4:	b	41bd64 <readlinkat@plt+0x18e34>
  41bda8:	ldur	x0, [x29, #-8]
  41bdac:	ldp	x29, x30, [sp, #32]
  41bdb0:	add	sp, sp, #0x30
  41bdb4:	ret
  41bdb8:	sub	sp, sp, #0x40
  41bdbc:	stp	x29, x30, [sp, #48]
  41bdc0:	add	x29, sp, #0x30
  41bdc4:	stur	x0, [x29, #-16]
  41bdc8:	str	x1, [sp, #24]
  41bdcc:	ldur	x0, [x29, #-16]
  41bdd0:	ldr	x1, [sp, #24]
  41bdd4:	bl	41bcc4 <readlinkat@plt+0x18d94>
  41bdd8:	str	x0, [sp, #16]
  41bddc:	ldr	x8, [sp, #16]
  41bde0:	str	x8, [sp, #8]
  41bde4:	ldr	x8, [sp, #8]
  41bde8:	ldr	x8, [x8]
  41bdec:	ldr	x9, [sp, #24]
  41bdf0:	cmp	x8, x9
  41bdf4:	b.ne	41be18 <readlinkat@plt+0x18ee8>  // b.any
  41bdf8:	ldr	x8, [sp, #8]
  41bdfc:	ldr	x8, [x8, #8]
  41be00:	cbz	x8, 41be18 <readlinkat@plt+0x18ee8>
  41be04:	ldr	x8, [sp, #8]
  41be08:	ldr	x8, [x8, #8]
  41be0c:	ldr	x8, [x8]
  41be10:	stur	x8, [x29, #-8]
  41be14:	b	41be70 <readlinkat@plt+0x18f40>
  41be18:	ldr	x8, [sp, #8]
  41be1c:	ldr	x8, [x8, #8]
  41be20:	str	x8, [sp, #8]
  41be24:	ldr	x8, [sp, #8]
  41be28:	cbnz	x8, 41bde4 <readlinkat@plt+0x18eb4>
  41be2c:	ldr	x8, [sp, #16]
  41be30:	add	x8, x8, #0x10
  41be34:	str	x8, [sp, #16]
  41be38:	ldur	x9, [x29, #-16]
  41be3c:	ldr	x9, [x9, #8]
  41be40:	cmp	x8, x9
  41be44:	b.cs	41be68 <readlinkat@plt+0x18f38>  // b.hs, b.nlast
  41be48:	ldr	x8, [sp, #16]
  41be4c:	ldr	x8, [x8]
  41be50:	cbz	x8, 41be64 <readlinkat@plt+0x18f34>
  41be54:	ldr	x8, [sp, #16]
  41be58:	ldr	x8, [x8]
  41be5c:	stur	x8, [x29, #-8]
  41be60:	b	41be70 <readlinkat@plt+0x18f40>
  41be64:	b	41be2c <readlinkat@plt+0x18efc>
  41be68:	mov	x8, xzr
  41be6c:	stur	x8, [x29, #-8]
  41be70:	ldur	x0, [x29, #-8]
  41be74:	ldp	x29, x30, [sp, #48]
  41be78:	add	sp, sp, #0x40
  41be7c:	ret
  41be80:	sub	sp, sp, #0x40
  41be84:	str	x0, [sp, #48]
  41be88:	str	x1, [sp, #40]
  41be8c:	str	x2, [sp, #32]
  41be90:	str	xzr, [sp, #24]
  41be94:	ldr	x8, [sp, #48]
  41be98:	ldr	x8, [x8]
  41be9c:	str	x8, [sp, #16]
  41bea0:	ldr	x8, [sp, #16]
  41bea4:	ldr	x9, [sp, #48]
  41bea8:	ldr	x9, [x9, #8]
  41beac:	cmp	x8, x9
  41beb0:	b.cs	41bf34 <readlinkat@plt+0x19004>  // b.hs, b.nlast
  41beb4:	ldr	x8, [sp, #16]
  41beb8:	ldr	x8, [x8]
  41bebc:	cbz	x8, 41bf24 <readlinkat@plt+0x18ff4>
  41bec0:	ldr	x8, [sp, #16]
  41bec4:	str	x8, [sp, #8]
  41bec8:	ldr	x8, [sp, #8]
  41becc:	cbz	x8, 41bf24 <readlinkat@plt+0x18ff4>
  41bed0:	ldr	x8, [sp, #24]
  41bed4:	ldr	x9, [sp, #32]
  41bed8:	cmp	x8, x9
  41bedc:	b.cc	41beec <readlinkat@plt+0x18fbc>  // b.lo, b.ul, b.last
  41bee0:	ldr	x8, [sp, #24]
  41bee4:	str	x8, [sp, #56]
  41bee8:	b	41bf3c <readlinkat@plt+0x1900c>
  41beec:	ldr	x8, [sp, #8]
  41bef0:	ldr	x8, [x8]
  41bef4:	ldr	x9, [sp, #40]
  41bef8:	ldr	x10, [sp, #24]
  41befc:	add	x11, x10, #0x1
  41bf00:	str	x11, [sp, #24]
  41bf04:	mov	x11, #0x8                   	// #8
  41bf08:	mul	x10, x11, x10
  41bf0c:	add	x9, x9, x10
  41bf10:	str	x8, [x9]
  41bf14:	ldr	x8, [sp, #8]
  41bf18:	ldr	x8, [x8, #8]
  41bf1c:	str	x8, [sp, #8]
  41bf20:	b	41bec8 <readlinkat@plt+0x18f98>
  41bf24:	ldr	x8, [sp, #16]
  41bf28:	add	x8, x8, #0x10
  41bf2c:	str	x8, [sp, #16]
  41bf30:	b	41bea0 <readlinkat@plt+0x18f70>
  41bf34:	ldr	x8, [sp, #24]
  41bf38:	str	x8, [sp, #56]
  41bf3c:	ldr	x0, [sp, #56]
  41bf40:	add	sp, sp, #0x40
  41bf44:	ret
  41bf48:	sub	sp, sp, #0x50
  41bf4c:	stp	x29, x30, [sp, #64]
  41bf50:	add	x29, sp, #0x40
  41bf54:	stur	x0, [x29, #-16]
  41bf58:	stur	x1, [x29, #-24]
  41bf5c:	str	x2, [sp, #32]
  41bf60:	str	xzr, [sp, #24]
  41bf64:	ldur	x8, [x29, #-16]
  41bf68:	ldr	x8, [x8]
  41bf6c:	str	x8, [sp, #16]
  41bf70:	ldr	x8, [sp, #16]
  41bf74:	ldur	x9, [x29, #-16]
  41bf78:	ldr	x9, [x9, #8]
  41bf7c:	cmp	x8, x9
  41bf80:	b.cs	41bff0 <readlinkat@plt+0x190c0>  // b.hs, b.nlast
  41bf84:	ldr	x8, [sp, #16]
  41bf88:	ldr	x8, [x8]
  41bf8c:	cbz	x8, 41bfe0 <readlinkat@plt+0x190b0>
  41bf90:	ldr	x8, [sp, #16]
  41bf94:	str	x8, [sp, #8]
  41bf98:	ldr	x8, [sp, #8]
  41bf9c:	cbz	x8, 41bfe0 <readlinkat@plt+0x190b0>
  41bfa0:	ldur	x8, [x29, #-24]
  41bfa4:	ldr	x9, [sp, #8]
  41bfa8:	ldr	x0, [x9]
  41bfac:	ldr	x1, [sp, #32]
  41bfb0:	blr	x8
  41bfb4:	tbnz	w0, #0, 41bfc4 <readlinkat@plt+0x19094>
  41bfb8:	ldr	x8, [sp, #24]
  41bfbc:	stur	x8, [x29, #-8]
  41bfc0:	b	41bff8 <readlinkat@plt+0x190c8>
  41bfc4:	ldr	x8, [sp, #24]
  41bfc8:	add	x8, x8, #0x1
  41bfcc:	str	x8, [sp, #24]
  41bfd0:	ldr	x8, [sp, #8]
  41bfd4:	ldr	x8, [x8, #8]
  41bfd8:	str	x8, [sp, #8]
  41bfdc:	b	41bf98 <readlinkat@plt+0x19068>
  41bfe0:	ldr	x8, [sp, #16]
  41bfe4:	add	x8, x8, #0x10
  41bfe8:	str	x8, [sp, #16]
  41bfec:	b	41bf70 <readlinkat@plt+0x19040>
  41bff0:	ldr	x8, [sp, #24]
  41bff4:	stur	x8, [x29, #-8]
  41bff8:	ldur	x0, [x29, #-8]
  41bffc:	ldp	x29, x30, [sp, #64]
  41c000:	add	sp, sp, #0x50
  41c004:	ret
  41c008:	sub	sp, sp, #0x20
  41c00c:	str	x0, [sp, #24]
  41c010:	str	x1, [sp, #16]
  41c014:	str	xzr, [sp, #8]
  41c018:	ldr	x8, [sp, #24]
  41c01c:	ldrb	w9, [x8]
  41c020:	strb	w9, [sp, #7]
  41c024:	cbz	w9, 41c064 <readlinkat@plt+0x19134>
  41c028:	ldr	x8, [sp, #8]
  41c02c:	mov	x9, #0x1f                  	// #31
  41c030:	mul	x8, x8, x9
  41c034:	ldrb	w10, [sp, #7]
  41c038:	mov	w9, w10
  41c03c:	add	x8, x8, x9
  41c040:	ldr	x9, [sp, #16]
  41c044:	udiv	x11, x8, x9
  41c048:	mul	x9, x11, x9
  41c04c:	subs	x8, x8, x9
  41c050:	str	x8, [sp, #8]
  41c054:	ldr	x8, [sp, #24]
  41c058:	add	x8, x8, #0x1
  41c05c:	str	x8, [sp, #24]
  41c060:	b	41c018 <readlinkat@plt+0x190e8>
  41c064:	ldr	x0, [sp, #8]
  41c068:	add	sp, sp, #0x20
  41c06c:	ret
  41c070:	sub	sp, sp, #0x10
  41c074:	adrp	x8, 47d000 <renameat2@@Base+0x9768>
  41c078:	add	x8, x8, #0xa8
  41c07c:	str	x0, [sp, #8]
  41c080:	ldr	x9, [sp, #8]
  41c084:	ldr	q0, [x8]
  41c088:	str	q0, [x9]
  41c08c:	ldr	w10, [x8, #16]
  41c090:	str	w10, [x9, #16]
  41c094:	add	sp, sp, #0x10
  41c098:	ret
  41c09c:	sub	sp, sp, #0x50
  41c0a0:	stp	x29, x30, [sp, #64]
  41c0a4:	add	x29, sp, #0x40
  41c0a8:	stur	x0, [x29, #-16]
  41c0ac:	stur	x1, [x29, #-24]
  41c0b0:	str	x2, [sp, #32]
  41c0b4:	str	x3, [sp, #24]
  41c0b8:	str	x4, [sp, #16]
  41c0bc:	ldr	x8, [sp, #32]
  41c0c0:	cbnz	x8, 41c0d0 <readlinkat@plt+0x191a0>
  41c0c4:	adrp	x8, 41c000 <readlinkat@plt+0x190d0>
  41c0c8:	add	x8, x8, #0x210
  41c0cc:	str	x8, [sp, #32]
  41c0d0:	ldr	x8, [sp, #24]
  41c0d4:	cbnz	x8, 41c0e4 <readlinkat@plt+0x191b4>
  41c0d8:	adrp	x8, 41c000 <readlinkat@plt+0x190d0>
  41c0dc:	add	x8, x8, #0x258
  41c0e0:	str	x8, [sp, #24]
  41c0e4:	mov	x0, #0x50                  	// #80
  41c0e8:	bl	402990 <malloc@plt>
  41c0ec:	str	x0, [sp, #8]
  41c0f0:	ldr	x8, [sp, #8]
  41c0f4:	cbnz	x8, 41c104 <readlinkat@plt+0x191d4>
  41c0f8:	mov	x8, xzr
  41c0fc:	stur	x8, [x29, #-8]
  41c100:	b	41c200 <readlinkat@plt+0x192d0>
  41c104:	ldur	x8, [x29, #-24]
  41c108:	cbnz	x8, 41c118 <readlinkat@plt+0x191e8>
  41c10c:	adrp	x8, 47d000 <renameat2@@Base+0x9768>
  41c110:	add	x8, x8, #0xa8
  41c114:	stur	x8, [x29, #-24]
  41c118:	ldur	x8, [x29, #-24]
  41c11c:	ldr	x9, [sp, #8]
  41c120:	str	x8, [x9, #40]
  41c124:	ldr	x0, [sp, #8]
  41c128:	bl	41c280 <readlinkat@plt+0x19350>
  41c12c:	tbnz	w0, #0, 41c134 <readlinkat@plt+0x19204>
  41c130:	b	41c1f0 <readlinkat@plt+0x192c0>
  41c134:	ldur	x0, [x29, #-16]
  41c138:	ldur	x1, [x29, #-24]
  41c13c:	bl	41c3f0 <readlinkat@plt+0x194c0>
  41c140:	ldr	x8, [sp, #8]
  41c144:	str	x0, [x8, #16]
  41c148:	ldr	x8, [sp, #8]
  41c14c:	ldr	x8, [x8, #16]
  41c150:	cbnz	x8, 41c158 <readlinkat@plt+0x19228>
  41c154:	b	41c1f0 <readlinkat@plt+0x192c0>
  41c158:	ldr	x8, [sp, #8]
  41c15c:	ldr	x0, [x8, #16]
  41c160:	mov	x1, #0x10                  	// #16
  41c164:	bl	402a70 <calloc@plt>
  41c168:	ldr	x8, [sp, #8]
  41c16c:	str	x0, [x8]
  41c170:	ldr	x8, [sp, #8]
  41c174:	ldr	x8, [x8]
  41c178:	cbnz	x8, 41c180 <readlinkat@plt+0x19250>
  41c17c:	b	41c1f0 <readlinkat@plt+0x192c0>
  41c180:	ldr	x8, [sp, #8]
  41c184:	ldr	x8, [x8]
  41c188:	ldr	x9, [sp, #8]
  41c18c:	mov	x10, #0x10                  	// #16
  41c190:	ldr	x9, [x9, #16]
  41c194:	mul	x9, x10, x9
  41c198:	add	x8, x8, x9
  41c19c:	ldr	x9, [sp, #8]
  41c1a0:	str	x8, [x9, #8]
  41c1a4:	ldr	x8, [sp, #8]
  41c1a8:	mov	x9, xzr
  41c1ac:	str	xzr, [x8, #24]
  41c1b0:	ldr	x8, [sp, #8]
  41c1b4:	str	xzr, [x8, #32]
  41c1b8:	ldr	x8, [sp, #32]
  41c1bc:	ldr	x10, [sp, #8]
  41c1c0:	str	x8, [x10, #48]
  41c1c4:	ldr	x8, [sp, #24]
  41c1c8:	ldr	x10, [sp, #8]
  41c1cc:	str	x8, [x10, #56]
  41c1d0:	ldr	x8, [sp, #16]
  41c1d4:	ldr	x10, [sp, #8]
  41c1d8:	str	x8, [x10, #64]
  41c1dc:	ldr	x8, [sp, #8]
  41c1e0:	str	x9, [x8, #72]
  41c1e4:	ldr	x8, [sp, #8]
  41c1e8:	stur	x8, [x29, #-8]
  41c1ec:	b	41c200 <readlinkat@plt+0x192d0>
  41c1f0:	ldr	x0, [sp, #8]
  41c1f4:	bl	402c30 <free@plt>
  41c1f8:	mov	x8, xzr
  41c1fc:	stur	x8, [x29, #-8]
  41c200:	ldur	x0, [x29, #-8]
  41c204:	ldp	x29, x30, [sp, #64]
  41c208:	add	sp, sp, #0x50
  41c20c:	ret
  41c210:	sub	sp, sp, #0x30
  41c214:	stp	x29, x30, [sp, #32]
  41c218:	add	x29, sp, #0x20
  41c21c:	mov	w8, #0x3                   	// #3
  41c220:	stur	x0, [x29, #-8]
  41c224:	str	x1, [sp, #16]
  41c228:	ldur	x0, [x29, #-8]
  41c22c:	mov	w1, w8
  41c230:	bl	475e58 <renameat2@@Base+0x25c0>
  41c234:	str	x0, [sp, #8]
  41c238:	ldr	x9, [sp, #8]
  41c23c:	ldr	x10, [sp, #16]
  41c240:	udiv	x11, x9, x10
  41c244:	mul	x10, x11, x10
  41c248:	subs	x0, x9, x10
  41c24c:	ldp	x29, x30, [sp, #32]
  41c250:	add	sp, sp, #0x30
  41c254:	ret
  41c258:	sub	sp, sp, #0x10
  41c25c:	str	x0, [sp, #8]
  41c260:	str	x1, [sp]
  41c264:	ldr	x8, [sp, #8]
  41c268:	ldr	x9, [sp]
  41c26c:	cmp	x8, x9
  41c270:	cset	w10, eq  // eq = none
  41c274:	and	w0, w10, #0x1
  41c278:	add	sp, sp, #0x10
  41c27c:	ret
  41c280:	sub	sp, sp, #0x20
  41c284:	adrp	x8, 47d000 <renameat2@@Base+0x9768>
  41c288:	add	x8, x8, #0xa8
  41c28c:	str	x0, [sp, #16]
  41c290:	ldr	x9, [sp, #16]
  41c294:	ldr	x9, [x9, #40]
  41c298:	str	x9, [sp, #8]
  41c29c:	ldr	x9, [sp, #8]
  41c2a0:	cmp	x9, x8
  41c2a4:	b.ne	41c2b8 <readlinkat@plt+0x19388>  // b.any
  41c2a8:	mov	w8, #0x1                   	// #1
  41c2ac:	and	w8, w8, #0x1
  41c2b0:	strb	w8, [sp, #31]
  41c2b4:	b	41c3e0 <readlinkat@plt+0x194b0>
  41c2b8:	mov	w8, #0xcccd                	// #52429
  41c2bc:	movk	w8, #0x3dcc, lsl #16
  41c2c0:	fmov	s0, w8
  41c2c4:	str	s0, [sp, #4]
  41c2c8:	ldr	s0, [sp, #4]
  41c2cc:	ldr	x9, [sp, #8]
  41c2d0:	ldr	s1, [x9, #8]
  41c2d4:	fcmp	s0, s1
  41c2d8:	cset	w8, mi  // mi = first
  41c2dc:	tbnz	w8, #0, 41c2e4 <readlinkat@plt+0x193b4>
  41c2e0:	b	41c3c4 <readlinkat@plt+0x19494>
  41c2e4:	ldr	x8, [sp, #8]
  41c2e8:	ldr	s0, [x8, #8]
  41c2ec:	ldr	s1, [sp, #4]
  41c2f0:	fmov	s2, #1.000000000000000000e+00
  41c2f4:	fsub	s1, s2, s1
  41c2f8:	fcmp	s0, s1
  41c2fc:	cset	w9, mi  // mi = first
  41c300:	tbnz	w9, #0, 41c308 <readlinkat@plt+0x193d8>
  41c304:	b	41c3c4 <readlinkat@plt+0x19494>
  41c308:	ldr	s0, [sp, #4]
  41c30c:	fmov	s1, #1.000000000000000000e+00
  41c310:	fadd	s0, s1, s0
  41c314:	ldr	x8, [sp, #8]
  41c318:	ldr	s1, [x8, #12]
  41c31c:	fcmp	s0, s1
  41c320:	cset	w9, mi  // mi = first
  41c324:	tbnz	w9, #0, 41c32c <readlinkat@plt+0x193fc>
  41c328:	b	41c3c4 <readlinkat@plt+0x19494>
  41c32c:	ldr	x8, [sp, #8]
  41c330:	ldr	s0, [x8]
  41c334:	fmov	s1, wzr
  41c338:	fcmp	s1, s0
  41c33c:	cset	w9, ls  // ls = plast
  41c340:	tbnz	w9, #0, 41c348 <readlinkat@plt+0x19418>
  41c344:	b	41c3c4 <readlinkat@plt+0x19494>
  41c348:	ldr	x8, [sp, #8]
  41c34c:	ldr	s0, [x8]
  41c350:	ldr	s1, [sp, #4]
  41c354:	fadd	s0, s0, s1
  41c358:	ldr	x8, [sp, #8]
  41c35c:	ldr	s1, [x8, #4]
  41c360:	fcmp	s0, s1
  41c364:	cset	w9, mi  // mi = first
  41c368:	tbnz	w9, #0, 41c370 <readlinkat@plt+0x19440>
  41c36c:	b	41c3c4 <readlinkat@plt+0x19494>
  41c370:	ldr	x8, [sp, #8]
  41c374:	ldr	s0, [x8, #4]
  41c378:	fmov	s1, #1.000000000000000000e+00
  41c37c:	fcmp	s0, s1
  41c380:	cset	w9, ls  // ls = plast
  41c384:	tbnz	w9, #0, 41c38c <readlinkat@plt+0x1945c>
  41c388:	b	41c3c4 <readlinkat@plt+0x19494>
  41c38c:	ldr	x8, [sp, #8]
  41c390:	ldr	s0, [x8]
  41c394:	ldr	s1, [sp, #4]
  41c398:	fadd	s0, s0, s1
  41c39c:	ldr	x8, [sp, #8]
  41c3a0:	ldr	s1, [x8, #8]
  41c3a4:	fcmp	s0, s1
  41c3a8:	cset	w9, mi  // mi = first
  41c3ac:	tbnz	w9, #0, 41c3b4 <readlinkat@plt+0x19484>
  41c3b0:	b	41c3c4 <readlinkat@plt+0x19494>
  41c3b4:	mov	w8, #0x1                   	// #1
  41c3b8:	and	w8, w8, #0x1
  41c3bc:	strb	w8, [sp, #31]
  41c3c0:	b	41c3e0 <readlinkat@plt+0x194b0>
  41c3c4:	ldr	x8, [sp, #16]
  41c3c8:	adrp	x9, 47d000 <renameat2@@Base+0x9768>
  41c3cc:	add	x9, x9, #0xa8
  41c3d0:	str	x9, [x8, #40]
  41c3d4:	mov	w10, wzr
  41c3d8:	and	w10, w10, #0x1
  41c3dc:	strb	w10, [sp, #31]
  41c3e0:	ldrb	w8, [sp, #31]
  41c3e4:	and	w0, w8, #0x1
  41c3e8:	add	sp, sp, #0x20
  41c3ec:	ret
  41c3f0:	sub	sp, sp, #0x30
  41c3f4:	stp	x29, x30, [sp, #32]
  41c3f8:	add	x29, sp, #0x20
  41c3fc:	str	x0, [sp, #16]
  41c400:	str	x1, [sp, #8]
  41c404:	ldr	x8, [sp, #8]
  41c408:	ldrb	w9, [x8, #16]
  41c40c:	tbnz	w9, #0, 41c458 <readlinkat@plt+0x19528>
  41c410:	ldr	x8, [sp, #16]
  41c414:	ucvtf	s0, x8
  41c418:	ldr	x8, [sp, #8]
  41c41c:	ldr	s1, [x8, #8]
  41c420:	fdiv	s0, s0, s1
  41c424:	str	s0, [sp, #4]
  41c428:	ldr	s0, [sp, #4]
  41c42c:	mov	w9, #0x5f800000            	// #1602224128
  41c430:	fmov	s1, w9
  41c434:	fcmp	s1, s0
  41c438:	cset	w9, ls  // ls = plast
  41c43c:	tbnz	w9, #0, 41c444 <readlinkat@plt+0x19514>
  41c440:	b	41c44c <readlinkat@plt+0x1951c>
  41c444:	stur	xzr, [x29, #-8]
  41c448:	b	41c484 <readlinkat@plt+0x19554>
  41c44c:	ldr	s0, [sp, #4]
  41c450:	fcvtzu	x8, s0
  41c454:	str	x8, [sp, #16]
  41c458:	ldr	x0, [sp, #16]
  41c45c:	bl	41d1ac <readlinkat@plt+0x1a27c>
  41c460:	str	x0, [sp, #16]
  41c464:	ldr	x8, [sp, #16]
  41c468:	mov	x9, #0xfffffffffffffff     	// #1152921504606846975
  41c46c:	cmp	x9, x8
  41c470:	b.cs	41c47c <readlinkat@plt+0x1954c>  // b.hs, b.nlast
  41c474:	stur	xzr, [x29, #-8]
  41c478:	b	41c484 <readlinkat@plt+0x19554>
  41c47c:	ldr	x8, [sp, #16]
  41c480:	stur	x8, [x29, #-8]
  41c484:	ldur	x0, [x29, #-8]
  41c488:	ldp	x29, x30, [sp, #32]
  41c48c:	add	sp, sp, #0x30
  41c490:	ret
  41c494:	sub	sp, sp, #0x30
  41c498:	stp	x29, x30, [sp, #32]
  41c49c:	add	x29, sp, #0x20
  41c4a0:	stur	x0, [x29, #-8]
  41c4a4:	ldur	x8, [x29, #-8]
  41c4a8:	ldr	x8, [x8]
  41c4ac:	str	x8, [sp, #16]
  41c4b0:	ldr	x8, [sp, #16]
  41c4b4:	ldur	x9, [x29, #-8]
  41c4b8:	ldr	x9, [x9, #8]
  41c4bc:	cmp	x8, x9
  41c4c0:	b.cs	41c588 <readlinkat@plt+0x19658>  // b.hs, b.nlast
  41c4c4:	ldr	x8, [sp, #16]
  41c4c8:	ldr	x8, [x8]
  41c4cc:	cbz	x8, 41c578 <readlinkat@plt+0x19648>
  41c4d0:	ldr	x8, [sp, #16]
  41c4d4:	ldr	x8, [x8, #8]
  41c4d8:	str	x8, [sp, #8]
  41c4dc:	ldr	x8, [sp, #8]
  41c4e0:	cbz	x8, 41c544 <readlinkat@plt+0x19614>
  41c4e4:	ldur	x8, [x29, #-8]
  41c4e8:	ldr	x8, [x8, #64]
  41c4ec:	cbz	x8, 41c504 <readlinkat@plt+0x195d4>
  41c4f0:	ldur	x8, [x29, #-8]
  41c4f4:	ldr	x8, [x8, #64]
  41c4f8:	ldr	x9, [sp, #8]
  41c4fc:	ldr	x0, [x9]
  41c500:	blr	x8
  41c504:	ldr	x8, [sp, #8]
  41c508:	mov	x9, xzr
  41c50c:	str	x9, [x8]
  41c510:	ldr	x8, [sp, #8]
  41c514:	ldr	x8, [x8, #8]
  41c518:	str	x8, [sp]
  41c51c:	ldur	x8, [x29, #-8]
  41c520:	ldr	x8, [x8, #72]
  41c524:	ldr	x9, [sp, #8]
  41c528:	str	x8, [x9, #8]
  41c52c:	ldr	x8, [sp, #8]
  41c530:	ldur	x9, [x29, #-8]
  41c534:	str	x8, [x9, #72]
  41c538:	ldr	x8, [sp]
  41c53c:	str	x8, [sp, #8]
  41c540:	b	41c4dc <readlinkat@plt+0x195ac>
  41c544:	ldur	x8, [x29, #-8]
  41c548:	ldr	x8, [x8, #64]
  41c54c:	cbz	x8, 41c564 <readlinkat@plt+0x19634>
  41c550:	ldur	x8, [x29, #-8]
  41c554:	ldr	x8, [x8, #64]
  41c558:	ldr	x9, [sp, #16]
  41c55c:	ldr	x0, [x9]
  41c560:	blr	x8
  41c564:	ldr	x8, [sp, #16]
  41c568:	mov	x9, xzr
  41c56c:	str	x9, [x8]
  41c570:	ldr	x8, [sp, #16]
  41c574:	str	x9, [x8, #8]
  41c578:	ldr	x8, [sp, #16]
  41c57c:	add	x8, x8, #0x10
  41c580:	str	x8, [sp, #16]
  41c584:	b	41c4b0 <readlinkat@plt+0x19580>
  41c588:	ldur	x8, [x29, #-8]
  41c58c:	str	xzr, [x8, #24]
  41c590:	ldur	x8, [x29, #-8]
  41c594:	str	xzr, [x8, #32]
  41c598:	ldp	x29, x30, [sp, #32]
  41c59c:	add	sp, sp, #0x30
  41c5a0:	ret
  41c5a4:	sub	sp, sp, #0x30
  41c5a8:	stp	x29, x30, [sp, #32]
  41c5ac:	add	x29, sp, #0x20
  41c5b0:	stur	x0, [x29, #-8]
  41c5b4:	ldur	x8, [x29, #-8]
  41c5b8:	ldr	x8, [x8, #64]
  41c5bc:	cbz	x8, 41c63c <readlinkat@plt+0x1970c>
  41c5c0:	ldur	x8, [x29, #-8]
  41c5c4:	ldr	x8, [x8, #32]
  41c5c8:	cbz	x8, 41c63c <readlinkat@plt+0x1970c>
  41c5cc:	ldur	x8, [x29, #-8]
  41c5d0:	ldr	x8, [x8]
  41c5d4:	str	x8, [sp, #16]
  41c5d8:	ldr	x8, [sp, #16]
  41c5dc:	ldur	x9, [x29, #-8]
  41c5e0:	ldr	x9, [x9, #8]
  41c5e4:	cmp	x8, x9
  41c5e8:	b.cs	41c63c <readlinkat@plt+0x1970c>  // b.hs, b.nlast
  41c5ec:	ldr	x8, [sp, #16]
  41c5f0:	ldr	x8, [x8]
  41c5f4:	cbz	x8, 41c62c <readlinkat@plt+0x196fc>
  41c5f8:	ldr	x8, [sp, #16]
  41c5fc:	str	x8, [sp, #8]
  41c600:	ldr	x8, [sp, #8]
  41c604:	cbz	x8, 41c62c <readlinkat@plt+0x196fc>
  41c608:	ldur	x8, [x29, #-8]
  41c60c:	ldr	x8, [x8, #64]
  41c610:	ldr	x9, [sp, #8]
  41c614:	ldr	x0, [x9]
  41c618:	blr	x8
  41c61c:	ldr	x8, [sp, #8]
  41c620:	ldr	x8, [x8, #8]
  41c624:	str	x8, [sp, #8]
  41c628:	b	41c600 <readlinkat@plt+0x196d0>
  41c62c:	ldr	x8, [sp, #16]
  41c630:	add	x8, x8, #0x10
  41c634:	str	x8, [sp, #16]
  41c638:	b	41c5d8 <readlinkat@plt+0x196a8>
  41c63c:	ldur	x8, [x29, #-8]
  41c640:	ldr	x8, [x8]
  41c644:	str	x8, [sp, #16]
  41c648:	ldr	x8, [sp, #16]
  41c64c:	ldur	x9, [x29, #-8]
  41c650:	ldr	x9, [x9, #8]
  41c654:	cmp	x8, x9
  41c658:	b.cs	41c6a0 <readlinkat@plt+0x19770>  // b.hs, b.nlast
  41c65c:	ldr	x8, [sp, #16]
  41c660:	ldr	x8, [x8, #8]
  41c664:	str	x8, [sp, #8]
  41c668:	ldr	x8, [sp, #8]
  41c66c:	cbz	x8, 41c690 <readlinkat@plt+0x19760>
  41c670:	ldr	x8, [sp, #8]
  41c674:	ldr	x8, [x8, #8]
  41c678:	str	x8, [sp]
  41c67c:	ldr	x0, [sp, #8]
  41c680:	bl	402c30 <free@plt>
  41c684:	ldr	x8, [sp]
  41c688:	str	x8, [sp, #8]
  41c68c:	b	41c668 <readlinkat@plt+0x19738>
  41c690:	ldr	x8, [sp, #16]
  41c694:	add	x8, x8, #0x10
  41c698:	str	x8, [sp, #16]
  41c69c:	b	41c648 <readlinkat@plt+0x19718>
  41c6a0:	ldur	x8, [x29, #-8]
  41c6a4:	ldr	x8, [x8, #72]
  41c6a8:	str	x8, [sp, #8]
  41c6ac:	ldr	x8, [sp, #8]
  41c6b0:	cbz	x8, 41c6d4 <readlinkat@plt+0x197a4>
  41c6b4:	ldr	x8, [sp, #8]
  41c6b8:	ldr	x8, [x8, #8]
  41c6bc:	str	x8, [sp]
  41c6c0:	ldr	x0, [sp, #8]
  41c6c4:	bl	402c30 <free@plt>
  41c6c8:	ldr	x8, [sp]
  41c6cc:	str	x8, [sp, #8]
  41c6d0:	b	41c6ac <readlinkat@plt+0x1977c>
  41c6d4:	ldur	x8, [x29, #-8]
  41c6d8:	ldr	x0, [x8]
  41c6dc:	bl	402c30 <free@plt>
  41c6e0:	ldur	x0, [x29, #-8]
  41c6e4:	bl	402c30 <free@plt>
  41c6e8:	ldp	x29, x30, [sp, #32]
  41c6ec:	add	sp, sp, #0x30
  41c6f0:	ret
  41c6f4:	sub	sp, sp, #0x90
  41c6f8:	stp	x29, x30, [sp, #128]
  41c6fc:	add	x29, sp, #0x80
  41c700:	stur	x0, [x29, #-16]
  41c704:	stur	x1, [x29, #-24]
  41c708:	ldur	x0, [x29, #-24]
  41c70c:	ldur	x8, [x29, #-16]
  41c710:	ldr	x1, [x8, #40]
  41c714:	bl	41c3f0 <readlinkat@plt+0x194c0>
  41c718:	str	x0, [sp, #8]
  41c71c:	ldr	x8, [sp, #8]
  41c720:	cbnz	x8, 41c734 <readlinkat@plt+0x19804>
  41c724:	mov	w8, wzr
  41c728:	and	w8, w8, #0x1
  41c72c:	sturb	w8, [x29, #-1]
  41c730:	b	41c904 <readlinkat@plt+0x199d4>
  41c734:	ldr	x8, [sp, #8]
  41c738:	ldur	x9, [x29, #-16]
  41c73c:	ldr	x9, [x9, #16]
  41c740:	cmp	x8, x9
  41c744:	b.ne	41c758 <readlinkat@plt+0x19828>  // b.any
  41c748:	mov	w8, #0x1                   	// #1
  41c74c:	and	w8, w8, #0x1
  41c750:	sturb	w8, [x29, #-1]
  41c754:	b	41c904 <readlinkat@plt+0x199d4>
  41c758:	add	x8, sp, #0x18
  41c75c:	str	x8, [sp, #16]
  41c760:	ldr	x0, [sp, #8]
  41c764:	mov	x1, #0x10                  	// #16
  41c768:	bl	402a70 <calloc@plt>
  41c76c:	ldr	x8, [sp, #16]
  41c770:	str	x0, [x8]
  41c774:	ldr	x8, [sp, #16]
  41c778:	ldr	x8, [x8]
  41c77c:	cbnz	x8, 41c790 <readlinkat@plt+0x19860>
  41c780:	mov	w8, wzr
  41c784:	and	w8, w8, #0x1
  41c788:	sturb	w8, [x29, #-1]
  41c78c:	b	41c904 <readlinkat@plt+0x199d4>
  41c790:	ldr	x8, [sp, #8]
  41c794:	ldr	x9, [sp, #16]
  41c798:	mov	x10, #0x10                  	// #16
  41c79c:	str	x8, [x9, #16]
  41c7a0:	ldr	x8, [sp, #16]
  41c7a4:	ldr	x8, [x8]
  41c7a8:	ldr	x9, [sp, #8]
  41c7ac:	mul	x9, x10, x9
  41c7b0:	add	x8, x8, x9
  41c7b4:	ldr	x9, [sp, #16]
  41c7b8:	str	x8, [x9, #8]
  41c7bc:	ldr	x8, [sp, #16]
  41c7c0:	str	xzr, [x8, #24]
  41c7c4:	ldr	x8, [sp, #16]
  41c7c8:	str	xzr, [x8, #32]
  41c7cc:	ldur	x8, [x29, #-16]
  41c7d0:	ldr	x8, [x8, #40]
  41c7d4:	ldr	x9, [sp, #16]
  41c7d8:	str	x8, [x9, #40]
  41c7dc:	ldur	x8, [x29, #-16]
  41c7e0:	ldr	x8, [x8, #48]
  41c7e4:	ldr	x9, [sp, #16]
  41c7e8:	str	x8, [x9, #48]
  41c7ec:	ldur	x8, [x29, #-16]
  41c7f0:	ldr	x8, [x8, #56]
  41c7f4:	ldr	x9, [sp, #16]
  41c7f8:	str	x8, [x9, #56]
  41c7fc:	ldur	x8, [x29, #-16]
  41c800:	ldr	x8, [x8, #64]
  41c804:	ldr	x9, [sp, #16]
  41c808:	str	x8, [x9, #64]
  41c80c:	ldur	x8, [x29, #-16]
  41c810:	ldr	x8, [x8, #72]
  41c814:	ldr	x9, [sp, #16]
  41c818:	str	x8, [x9, #72]
  41c81c:	ldr	x0, [sp, #16]
  41c820:	ldur	x1, [x29, #-16]
  41c824:	mov	w11, wzr
  41c828:	and	w2, w11, #0x1
  41c82c:	bl	41c918 <readlinkat@plt+0x199e8>
  41c830:	tbnz	w0, #0, 41c838 <readlinkat@plt+0x19908>
  41c834:	b	41c8a4 <readlinkat@plt+0x19974>
  41c838:	ldur	x8, [x29, #-16]
  41c83c:	ldr	x0, [x8]
  41c840:	bl	402c30 <free@plt>
  41c844:	ldr	x8, [sp, #16]
  41c848:	ldr	x8, [x8]
  41c84c:	ldur	x9, [x29, #-16]
  41c850:	str	x8, [x9]
  41c854:	ldr	x8, [sp, #16]
  41c858:	ldr	x8, [x8, #8]
  41c85c:	ldur	x9, [x29, #-16]
  41c860:	str	x8, [x9, #8]
  41c864:	ldr	x8, [sp, #16]
  41c868:	ldr	x8, [x8, #16]
  41c86c:	ldur	x9, [x29, #-16]
  41c870:	str	x8, [x9, #16]
  41c874:	ldr	x8, [sp, #16]
  41c878:	ldr	x8, [x8, #24]
  41c87c:	ldur	x9, [x29, #-16]
  41c880:	str	x8, [x9, #24]
  41c884:	ldr	x8, [sp, #16]
  41c888:	ldr	x8, [x8, #72]
  41c88c:	ldur	x9, [x29, #-16]
  41c890:	str	x8, [x9, #72]
  41c894:	mov	w10, #0x1                   	// #1
  41c898:	and	w10, w10, #0x1
  41c89c:	sturb	w10, [x29, #-1]
  41c8a0:	b	41c904 <readlinkat@plt+0x199d4>
  41c8a4:	ldr	x8, [sp, #16]
  41c8a8:	ldr	x8, [x8, #72]
  41c8ac:	ldur	x9, [x29, #-16]
  41c8b0:	str	x8, [x9, #72]
  41c8b4:	ldur	x0, [x29, #-16]
  41c8b8:	ldr	x1, [sp, #16]
  41c8bc:	mov	w10, #0x1                   	// #1
  41c8c0:	and	w2, w10, #0x1
  41c8c4:	bl	41c918 <readlinkat@plt+0x199e8>
  41c8c8:	tbnz	w0, #0, 41c8d0 <readlinkat@plt+0x199a0>
  41c8cc:	b	41c8e8 <readlinkat@plt+0x199b8>
  41c8d0:	ldur	x0, [x29, #-16]
  41c8d4:	ldr	x1, [sp, #16]
  41c8d8:	mov	w8, wzr
  41c8dc:	and	w2, w8, #0x1
  41c8e0:	bl	41c918 <readlinkat@plt+0x199e8>
  41c8e4:	tbnz	w0, #0, 41c8ec <readlinkat@plt+0x199bc>
  41c8e8:	bl	402b60 <abort@plt>
  41c8ec:	ldr	x8, [sp, #16]
  41c8f0:	ldr	x0, [x8]
  41c8f4:	bl	402c30 <free@plt>
  41c8f8:	mov	w9, wzr
  41c8fc:	and	w9, w9, #0x1
  41c900:	sturb	w9, [x29, #-1]
  41c904:	ldurb	w8, [x29, #-1]
  41c908:	and	w0, w8, #0x1
  41c90c:	ldp	x29, x30, [sp, #128]
  41c910:	add	sp, sp, #0x90
  41c914:	ret
  41c918:	sub	sp, sp, #0x60
  41c91c:	stp	x29, x30, [sp, #80]
  41c920:	add	x29, sp, #0x50
  41c924:	stur	x0, [x29, #-16]
  41c928:	stur	x1, [x29, #-24]
  41c92c:	and	w8, w2, #0x1
  41c930:	sturb	w8, [x29, #-25]
  41c934:	ldur	x9, [x29, #-24]
  41c938:	ldr	x9, [x9]
  41c93c:	str	x9, [sp, #40]
  41c940:	ldr	x8, [sp, #40]
  41c944:	ldur	x9, [x29, #-24]
  41c948:	ldr	x9, [x9, #8]
  41c94c:	cmp	x8, x9
  41c950:	b.cs	41cad8 <readlinkat@plt+0x19ba8>  // b.hs, b.nlast
  41c954:	ldr	x8, [sp, #40]
  41c958:	ldr	x8, [x8]
  41c95c:	cbz	x8, 41cac8 <readlinkat@plt+0x19b98>
  41c960:	ldr	x8, [sp, #40]
  41c964:	ldr	x8, [x8, #8]
  41c968:	str	x8, [sp, #32]
  41c96c:	ldr	x8, [sp, #32]
  41c970:	cbz	x8, 41c9fc <readlinkat@plt+0x19acc>
  41c974:	ldr	x8, [sp, #32]
  41c978:	ldr	x8, [x8]
  41c97c:	str	x8, [sp, #16]
  41c980:	ldur	x0, [x29, #-16]
  41c984:	ldr	x1, [sp, #16]
  41c988:	bl	41bcc4 <readlinkat@plt+0x18d94>
  41c98c:	str	x0, [sp, #8]
  41c990:	ldr	x8, [sp, #32]
  41c994:	ldr	x8, [x8, #8]
  41c998:	str	x8, [sp, #24]
  41c99c:	ldr	x8, [sp, #8]
  41c9a0:	ldr	x8, [x8]
  41c9a4:	cbz	x8, 41c9c8 <readlinkat@plt+0x19a98>
  41c9a8:	ldr	x8, [sp, #8]
  41c9ac:	ldr	x8, [x8, #8]
  41c9b0:	ldr	x9, [sp, #32]
  41c9b4:	str	x8, [x9, #8]
  41c9b8:	ldr	x8, [sp, #32]
  41c9bc:	ldr	x9, [sp, #8]
  41c9c0:	str	x8, [x9, #8]
  41c9c4:	b	41c9f0 <readlinkat@plt+0x19ac0>
  41c9c8:	ldr	x8, [sp, #16]
  41c9cc:	ldr	x9, [sp, #8]
  41c9d0:	str	x8, [x9]
  41c9d4:	ldur	x8, [x29, #-16]
  41c9d8:	ldr	x9, [x8, #24]
  41c9dc:	add	x9, x9, #0x1
  41c9e0:	str	x9, [x8, #24]
  41c9e4:	ldur	x0, [x29, #-16]
  41c9e8:	ldr	x1, [sp, #32]
  41c9ec:	bl	41d300 <readlinkat@plt+0x1a3d0>
  41c9f0:	ldr	x8, [sp, #24]
  41c9f4:	str	x8, [sp, #32]
  41c9f8:	b	41c96c <readlinkat@plt+0x19a3c>
  41c9fc:	ldr	x8, [sp, #40]
  41ca00:	ldr	x8, [x8]
  41ca04:	str	x8, [sp, #16]
  41ca08:	ldr	x8, [sp, #40]
  41ca0c:	mov	x9, xzr
  41ca10:	str	x9, [x8, #8]
  41ca14:	ldurb	w10, [x29, #-25]
  41ca18:	tbnz	w10, #0, 41ca20 <readlinkat@plt+0x19af0>
  41ca1c:	b	41ca24 <readlinkat@plt+0x19af4>
  41ca20:	b	41cac8 <readlinkat@plt+0x19b98>
  41ca24:	ldur	x0, [x29, #-16]
  41ca28:	ldr	x1, [sp, #16]
  41ca2c:	bl	41bcc4 <readlinkat@plt+0x18d94>
  41ca30:	str	x0, [sp, #8]
  41ca34:	ldr	x8, [sp, #8]
  41ca38:	ldr	x8, [x8]
  41ca3c:	cbz	x8, 41ca90 <readlinkat@plt+0x19b60>
  41ca40:	ldur	x0, [x29, #-16]
  41ca44:	bl	41cf10 <readlinkat@plt+0x19fe0>
  41ca48:	str	x0, [sp]
  41ca4c:	ldr	x8, [sp]
  41ca50:	cbnz	x8, 41ca64 <readlinkat@plt+0x19b34>
  41ca54:	mov	w8, wzr
  41ca58:	and	w8, w8, #0x1
  41ca5c:	sturb	w8, [x29, #-1]
  41ca60:	b	41cae4 <readlinkat@plt+0x19bb4>
  41ca64:	ldr	x8, [sp, #16]
  41ca68:	ldr	x9, [sp]
  41ca6c:	str	x8, [x9]
  41ca70:	ldr	x8, [sp, #8]
  41ca74:	ldr	x8, [x8, #8]
  41ca78:	ldr	x9, [sp]
  41ca7c:	str	x8, [x9, #8]
  41ca80:	ldr	x8, [sp]
  41ca84:	ldr	x9, [sp, #8]
  41ca88:	str	x8, [x9, #8]
  41ca8c:	b	41caac <readlinkat@plt+0x19b7c>
  41ca90:	ldr	x8, [sp, #16]
  41ca94:	ldr	x9, [sp, #8]
  41ca98:	str	x8, [x9]
  41ca9c:	ldur	x8, [x29, #-16]
  41caa0:	ldr	x9, [x8, #24]
  41caa4:	add	x9, x9, #0x1
  41caa8:	str	x9, [x8, #24]
  41caac:	ldr	x8, [sp, #40]
  41cab0:	mov	x9, xzr
  41cab4:	str	x9, [x8]
  41cab8:	ldur	x8, [x29, #-24]
  41cabc:	ldr	x9, [x8, #24]
  41cac0:	subs	x9, x9, #0x1
  41cac4:	str	x9, [x8, #24]
  41cac8:	ldr	x8, [sp, #40]
  41cacc:	add	x8, x8, #0x10
  41cad0:	str	x8, [sp, #40]
  41cad4:	b	41c940 <readlinkat@plt+0x19a10>
  41cad8:	mov	w8, #0x1                   	// #1
  41cadc:	and	w8, w8, #0x1
  41cae0:	sturb	w8, [x29, #-1]
  41cae4:	ldurb	w8, [x29, #-1]
  41cae8:	and	w0, w8, #0x1
  41caec:	ldp	x29, x30, [sp, #80]
  41caf0:	add	sp, sp, #0x60
  41caf4:	ret
  41caf8:	sub	sp, sp, #0x60
  41cafc:	stp	x29, x30, [sp, #80]
  41cb00:	add	x29, sp, #0x50
  41cb04:	stur	x0, [x29, #-16]
  41cb08:	stur	x1, [x29, #-24]
  41cb0c:	stur	x2, [x29, #-32]
  41cb10:	ldur	x8, [x29, #-24]
  41cb14:	cbnz	x8, 41cb1c <readlinkat@plt+0x19bec>
  41cb18:	bl	402b60 <abort@plt>
  41cb1c:	ldur	x0, [x29, #-16]
  41cb20:	ldur	x1, [x29, #-24]
  41cb24:	add	x2, sp, #0x20
  41cb28:	mov	w8, wzr
  41cb2c:	and	w3, w8, #0x1
  41cb30:	bl	41cd58 <readlinkat@plt+0x19e28>
  41cb34:	str	x0, [sp, #40]
  41cb38:	cbz	x0, 41cb58 <readlinkat@plt+0x19c28>
  41cb3c:	ldur	x8, [x29, #-32]
  41cb40:	cbz	x8, 41cb50 <readlinkat@plt+0x19c20>
  41cb44:	ldr	x8, [sp, #40]
  41cb48:	ldur	x9, [x29, #-32]
  41cb4c:	str	x8, [x9]
  41cb50:	stur	wzr, [x29, #-4]
  41cb54:	b	41cd48 <readlinkat@plt+0x19e18>
  41cb58:	ldur	x8, [x29, #-16]
  41cb5c:	ldr	x8, [x8, #24]
  41cb60:	ucvtf	s0, x8
  41cb64:	ldur	x8, [x29, #-16]
  41cb68:	ldr	x8, [x8, #40]
  41cb6c:	ldr	s1, [x8, #8]
  41cb70:	ldur	x8, [x29, #-16]
  41cb74:	ldr	x8, [x8, #16]
  41cb78:	ucvtf	s2, x8
  41cb7c:	fmul	s1, s1, s2
  41cb80:	fcmp	s0, s1
  41cb84:	cset	w9, gt
  41cb88:	tbnz	w9, #0, 41cb90 <readlinkat@plt+0x19c60>
  41cb8c:	b	41cca4 <readlinkat@plt+0x19d74>
  41cb90:	ldur	x0, [x29, #-16]
  41cb94:	bl	41c280 <readlinkat@plt+0x19350>
  41cb98:	ldur	x8, [x29, #-16]
  41cb9c:	ldr	x8, [x8, #24]
  41cba0:	ucvtf	s0, x8
  41cba4:	ldur	x8, [x29, #-16]
  41cba8:	ldr	x8, [x8, #40]
  41cbac:	ldr	s1, [x8, #8]
  41cbb0:	ldur	x8, [x29, #-16]
  41cbb4:	ldr	x8, [x8, #16]
  41cbb8:	ucvtf	s2, x8
  41cbbc:	fmul	s1, s1, s2
  41cbc0:	fcmp	s0, s1
  41cbc4:	cset	w9, gt
  41cbc8:	tbnz	w9, #0, 41cbd0 <readlinkat@plt+0x19ca0>
  41cbcc:	b	41cca4 <readlinkat@plt+0x19d74>
  41cbd0:	ldur	x8, [x29, #-16]
  41cbd4:	ldr	x8, [x8, #40]
  41cbd8:	str	x8, [sp, #24]
  41cbdc:	ldr	x8, [sp, #24]
  41cbe0:	ldrb	w9, [x8, #16]
  41cbe4:	tbnz	w9, #0, 41cbec <readlinkat@plt+0x19cbc>
  41cbe8:	b	41cc0c <readlinkat@plt+0x19cdc>
  41cbec:	ldur	x8, [x29, #-16]
  41cbf0:	ldr	x8, [x8, #16]
  41cbf4:	ucvtf	s0, x8
  41cbf8:	ldr	x8, [sp, #24]
  41cbfc:	ldr	s1, [x8, #12]
  41cc00:	fmul	s0, s0, s1
  41cc04:	str	s0, [sp, #4]
  41cc08:	b	41cc34 <readlinkat@plt+0x19d04>
  41cc0c:	ldur	x8, [x29, #-16]
  41cc10:	ldr	x8, [x8, #16]
  41cc14:	ucvtf	s0, x8
  41cc18:	ldr	x8, [sp, #24]
  41cc1c:	ldr	s1, [x8, #12]
  41cc20:	fmul	s0, s0, s1
  41cc24:	ldr	x8, [sp, #24]
  41cc28:	ldr	s1, [x8, #8]
  41cc2c:	fmul	s0, s0, s1
  41cc30:	str	s0, [sp, #4]
  41cc34:	ldr	s0, [sp, #4]
  41cc38:	str	s0, [sp, #20]
  41cc3c:	ldr	s0, [sp, #20]
  41cc40:	mov	w8, #0x5f800000            	// #1602224128
  41cc44:	fmov	s1, w8
  41cc48:	fcmp	s1, s0
  41cc4c:	cset	w8, ls  // ls = plast
  41cc50:	tbnz	w8, #0, 41cc58 <readlinkat@plt+0x19d28>
  41cc54:	b	41cc64 <readlinkat@plt+0x19d34>
  41cc58:	mov	w8, #0xffffffff            	// #-1
  41cc5c:	stur	w8, [x29, #-4]
  41cc60:	b	41cd48 <readlinkat@plt+0x19e18>
  41cc64:	ldur	x0, [x29, #-16]
  41cc68:	ldr	s0, [sp, #20]
  41cc6c:	fcvtzu	x1, s0
  41cc70:	bl	41c6f4 <readlinkat@plt+0x197c4>
  41cc74:	tbnz	w0, #0, 41cc84 <readlinkat@plt+0x19d54>
  41cc78:	mov	w8, #0xffffffff            	// #-1
  41cc7c:	stur	w8, [x29, #-4]
  41cc80:	b	41cd48 <readlinkat@plt+0x19e18>
  41cc84:	ldur	x0, [x29, #-16]
  41cc88:	ldur	x1, [x29, #-24]
  41cc8c:	add	x2, sp, #0x20
  41cc90:	mov	w8, wzr
  41cc94:	and	w3, w8, #0x1
  41cc98:	bl	41cd58 <readlinkat@plt+0x19e28>
  41cc9c:	cbz	x0, 41cca4 <readlinkat@plt+0x19d74>
  41cca0:	bl	402b60 <abort@plt>
  41cca4:	ldr	x8, [sp, #32]
  41cca8:	ldr	x8, [x8]
  41ccac:	cbz	x8, 41cd14 <readlinkat@plt+0x19de4>
  41ccb0:	ldur	x0, [x29, #-16]
  41ccb4:	bl	41cf10 <readlinkat@plt+0x19fe0>
  41ccb8:	str	x0, [sp, #8]
  41ccbc:	ldr	x8, [sp, #8]
  41ccc0:	cbnz	x8, 41ccd0 <readlinkat@plt+0x19da0>
  41ccc4:	mov	w8, #0xffffffff            	// #-1
  41ccc8:	stur	w8, [x29, #-4]
  41cccc:	b	41cd48 <readlinkat@plt+0x19e18>
  41ccd0:	ldur	x8, [x29, #-24]
  41ccd4:	ldr	x9, [sp, #8]
  41ccd8:	str	x8, [x9]
  41ccdc:	ldr	x8, [sp, #32]
  41cce0:	ldr	x8, [x8, #8]
  41cce4:	ldr	x9, [sp, #8]
  41cce8:	str	x8, [x9, #8]
  41ccec:	ldr	x8, [sp, #8]
  41ccf0:	ldr	x9, [sp, #32]
  41ccf4:	str	x8, [x9, #8]
  41ccf8:	ldur	x8, [x29, #-16]
  41ccfc:	ldr	x9, [x8, #32]
  41cd00:	add	x9, x9, #0x1
  41cd04:	str	x9, [x8, #32]
  41cd08:	mov	w10, #0x1                   	// #1
  41cd0c:	stur	w10, [x29, #-4]
  41cd10:	b	41cd48 <readlinkat@plt+0x19e18>
  41cd14:	ldur	x8, [x29, #-24]
  41cd18:	ldr	x9, [sp, #32]
  41cd1c:	str	x8, [x9]
  41cd20:	ldur	x8, [x29, #-16]
  41cd24:	ldr	x9, [x8, #32]
  41cd28:	add	x9, x9, #0x1
  41cd2c:	str	x9, [x8, #32]
  41cd30:	ldur	x8, [x29, #-16]
  41cd34:	ldr	x9, [x8, #24]
  41cd38:	add	x9, x9, #0x1
  41cd3c:	str	x9, [x8, #24]
  41cd40:	mov	w10, #0x1                   	// #1
  41cd44:	stur	w10, [x29, #-4]
  41cd48:	ldur	w0, [x29, #-4]
  41cd4c:	ldp	x29, x30, [sp, #80]
  41cd50:	add	sp, sp, #0x60
  41cd54:	ret
  41cd58:	sub	sp, sp, #0x70
  41cd5c:	stp	x29, x30, [sp, #96]
  41cd60:	add	x29, sp, #0x60
  41cd64:	stur	x0, [x29, #-16]
  41cd68:	stur	x1, [x29, #-24]
  41cd6c:	stur	x2, [x29, #-32]
  41cd70:	and	w8, w3, #0x1
  41cd74:	sturb	w8, [x29, #-33]
  41cd78:	ldur	x0, [x29, #-16]
  41cd7c:	ldur	x1, [x29, #-24]
  41cd80:	bl	41bcc4 <readlinkat@plt+0x18d94>
  41cd84:	str	x0, [sp, #48]
  41cd88:	ldr	x9, [sp, #48]
  41cd8c:	ldur	x10, [x29, #-32]
  41cd90:	str	x9, [x10]
  41cd94:	ldr	x9, [sp, #48]
  41cd98:	ldr	x9, [x9]
  41cd9c:	cbnz	x9, 41cdac <readlinkat@plt+0x19e7c>
  41cda0:	mov	x8, xzr
  41cda4:	stur	x8, [x29, #-8]
  41cda8:	b	41cf00 <readlinkat@plt+0x19fd0>
  41cdac:	ldur	x8, [x29, #-24]
  41cdb0:	ldr	x9, [sp, #48]
  41cdb4:	ldr	x9, [x9]
  41cdb8:	cmp	x8, x9
  41cdbc:	b.eq	41cde0 <readlinkat@plt+0x19eb0>  // b.none
  41cdc0:	ldur	x8, [x29, #-16]
  41cdc4:	ldr	x8, [x8, #56]
  41cdc8:	ldur	x0, [x29, #-24]
  41cdcc:	ldr	x9, [sp, #48]
  41cdd0:	ldr	x1, [x9]
  41cdd4:	blr	x8
  41cdd8:	tbnz	w0, #0, 41cde0 <readlinkat@plt+0x19eb0>
  41cddc:	b	41ce48 <readlinkat@plt+0x19f18>
  41cde0:	ldr	x8, [sp, #48]
  41cde4:	ldr	x8, [x8]
  41cde8:	str	x8, [sp, #32]
  41cdec:	ldurb	w9, [x29, #-33]
  41cdf0:	tbnz	w9, #0, 41cdf8 <readlinkat@plt+0x19ec8>
  41cdf4:	b	41ce3c <readlinkat@plt+0x19f0c>
  41cdf8:	ldr	x8, [sp, #48]
  41cdfc:	ldr	x8, [x8, #8]
  41ce00:	cbz	x8, 41ce30 <readlinkat@plt+0x19f00>
  41ce04:	ldr	x8, [sp, #48]
  41ce08:	ldr	x8, [x8, #8]
  41ce0c:	str	x8, [sp, #24]
  41ce10:	ldr	x8, [sp, #48]
  41ce14:	ldr	x9, [sp, #24]
  41ce18:	ldr	q0, [x9]
  41ce1c:	str	q0, [x8]
  41ce20:	ldur	x0, [x29, #-16]
  41ce24:	ldr	x1, [sp, #24]
  41ce28:	bl	41d300 <readlinkat@plt+0x1a3d0>
  41ce2c:	b	41ce3c <readlinkat@plt+0x19f0c>
  41ce30:	ldr	x8, [sp, #48]
  41ce34:	mov	x9, xzr
  41ce38:	str	x9, [x8]
  41ce3c:	ldr	x8, [sp, #32]
  41ce40:	stur	x8, [x29, #-8]
  41ce44:	b	41cf00 <readlinkat@plt+0x19fd0>
  41ce48:	ldr	x8, [sp, #48]
  41ce4c:	str	x8, [sp, #40]
  41ce50:	ldr	x8, [sp, #40]
  41ce54:	ldr	x8, [x8, #8]
  41ce58:	cbz	x8, 41cef8 <readlinkat@plt+0x19fc8>
  41ce5c:	ldur	x8, [x29, #-24]
  41ce60:	ldr	x9, [sp, #40]
  41ce64:	ldr	x9, [x9, #8]
  41ce68:	ldr	x9, [x9]
  41ce6c:	cmp	x8, x9
  41ce70:	b.eq	41ce98 <readlinkat@plt+0x19f68>  // b.none
  41ce74:	ldur	x8, [x29, #-16]
  41ce78:	ldr	x8, [x8, #56]
  41ce7c:	ldur	x0, [x29, #-24]
  41ce80:	ldr	x9, [sp, #40]
  41ce84:	ldr	x9, [x9, #8]
  41ce88:	ldr	x1, [x9]
  41ce8c:	blr	x8
  41ce90:	tbnz	w0, #0, 41ce98 <readlinkat@plt+0x19f68>
  41ce94:	b	41cee8 <readlinkat@plt+0x19fb8>
  41ce98:	ldr	x8, [sp, #40]
  41ce9c:	ldr	x8, [x8, #8]
  41cea0:	ldr	x8, [x8]
  41cea4:	str	x8, [sp, #16]
  41cea8:	ldurb	w9, [x29, #-33]
  41ceac:	tbnz	w9, #0, 41ceb4 <readlinkat@plt+0x19f84>
  41ceb0:	b	41cedc <readlinkat@plt+0x19fac>
  41ceb4:	ldr	x8, [sp, #40]
  41ceb8:	ldr	x8, [x8, #8]
  41cebc:	str	x8, [sp, #8]
  41cec0:	ldr	x8, [sp, #8]
  41cec4:	ldr	x8, [x8, #8]
  41cec8:	ldr	x9, [sp, #40]
  41cecc:	str	x8, [x9, #8]
  41ced0:	ldur	x0, [x29, #-16]
  41ced4:	ldr	x1, [sp, #8]
  41ced8:	bl	41d300 <readlinkat@plt+0x1a3d0>
  41cedc:	ldr	x8, [sp, #16]
  41cee0:	stur	x8, [x29, #-8]
  41cee4:	b	41cf00 <readlinkat@plt+0x19fd0>
  41cee8:	ldr	x8, [sp, #40]
  41ceec:	ldr	x8, [x8, #8]
  41cef0:	str	x8, [sp, #40]
  41cef4:	b	41ce50 <readlinkat@plt+0x19f20>
  41cef8:	mov	x8, xzr
  41cefc:	stur	x8, [x29, #-8]
  41cf00:	ldur	x0, [x29, #-8]
  41cf04:	ldp	x29, x30, [sp, #96]
  41cf08:	add	sp, sp, #0x70
  41cf0c:	ret
  41cf10:	sub	sp, sp, #0x20
  41cf14:	stp	x29, x30, [sp, #16]
  41cf18:	add	x29, sp, #0x10
  41cf1c:	str	x0, [sp, #8]
  41cf20:	ldr	x8, [sp, #8]
  41cf24:	ldr	x8, [x8, #72]
  41cf28:	cbz	x8, 41cf4c <readlinkat@plt+0x1a01c>
  41cf2c:	ldr	x8, [sp, #8]
  41cf30:	ldr	x8, [x8, #72]
  41cf34:	str	x8, [sp]
  41cf38:	ldr	x8, [sp]
  41cf3c:	ldr	x8, [x8, #8]
  41cf40:	ldr	x9, [sp, #8]
  41cf44:	str	x8, [x9, #72]
  41cf48:	b	41cf58 <readlinkat@plt+0x1a028>
  41cf4c:	mov	x0, #0x10                  	// #16
  41cf50:	bl	402990 <malloc@plt>
  41cf54:	str	x0, [sp]
  41cf58:	ldr	x0, [sp]
  41cf5c:	ldp	x29, x30, [sp, #16]
  41cf60:	add	sp, sp, #0x20
  41cf64:	ret
  41cf68:	sub	sp, sp, #0x40
  41cf6c:	stp	x29, x30, [sp, #48]
  41cf70:	add	x29, sp, #0x30
  41cf74:	mov	w8, #0xffffffff            	// #-1
  41cf78:	add	x2, sp, #0x18
  41cf7c:	stur	x0, [x29, #-8]
  41cf80:	stur	x1, [x29, #-16]
  41cf84:	ldur	x0, [x29, #-8]
  41cf88:	ldur	x1, [x29, #-16]
  41cf8c:	str	w8, [sp, #16]
  41cf90:	bl	41caf8 <readlinkat@plt+0x19bc8>
  41cf94:	str	w0, [sp, #20]
  41cf98:	ldr	w8, [sp, #20]
  41cf9c:	ldr	w9, [sp, #16]
  41cfa0:	cmp	w8, w9
  41cfa4:	b.ne	41cfb4 <readlinkat@plt+0x1a084>  // b.any
  41cfa8:	mov	x8, xzr
  41cfac:	str	x8, [sp, #8]
  41cfb0:	b	41cfd8 <readlinkat@plt+0x1a0a8>
  41cfb4:	ldr	w8, [sp, #20]
  41cfb8:	cbnz	w8, 41cfc8 <readlinkat@plt+0x1a098>
  41cfbc:	ldr	x8, [sp, #24]
  41cfc0:	str	x8, [sp]
  41cfc4:	b	41cfd0 <readlinkat@plt+0x1a0a0>
  41cfc8:	ldur	x8, [x29, #-16]
  41cfcc:	str	x8, [sp]
  41cfd0:	ldr	x8, [sp]
  41cfd4:	str	x8, [sp, #8]
  41cfd8:	ldr	x8, [sp, #8]
  41cfdc:	mov	x0, x8
  41cfe0:	ldp	x29, x30, [sp, #48]
  41cfe4:	add	sp, sp, #0x40
  41cfe8:	ret
  41cfec:	sub	sp, sp, #0x60
  41cff0:	stp	x29, x30, [sp, #80]
  41cff4:	add	x29, sp, #0x50
  41cff8:	add	x2, sp, #0x28
  41cffc:	stur	x0, [x29, #-16]
  41d000:	stur	x1, [x29, #-24]
  41d004:	ldur	x0, [x29, #-16]
  41d008:	ldur	x1, [x29, #-24]
  41d00c:	mov	w8, #0x1                   	// #1
  41d010:	and	w3, w8, #0x1
  41d014:	bl	41cd58 <readlinkat@plt+0x19e28>
  41d018:	stur	x0, [x29, #-32]
  41d01c:	ldur	x9, [x29, #-32]
  41d020:	cbnz	x9, 41d030 <readlinkat@plt+0x1a100>
  41d024:	mov	x8, xzr
  41d028:	stur	x8, [x29, #-8]
  41d02c:	b	41d19c <readlinkat@plt+0x1a26c>
  41d030:	ldur	x8, [x29, #-16]
  41d034:	ldr	x9, [x8, #32]
  41d038:	subs	x9, x9, #0x1
  41d03c:	str	x9, [x8, #32]
  41d040:	ldr	x8, [sp, #40]
  41d044:	ldr	x8, [x8]
  41d048:	cbnz	x8, 41d194 <readlinkat@plt+0x1a264>
  41d04c:	ldur	x8, [x29, #-16]
  41d050:	ldr	x9, [x8, #24]
  41d054:	subs	x9, x9, #0x1
  41d058:	str	x9, [x8, #24]
  41d05c:	ldur	x8, [x29, #-16]
  41d060:	ldr	x8, [x8, #24]
  41d064:	ucvtf	s0, x8
  41d068:	ldur	x8, [x29, #-16]
  41d06c:	ldr	x8, [x8, #40]
  41d070:	ldr	s1, [x8]
  41d074:	ldur	x8, [x29, #-16]
  41d078:	ldr	x8, [x8, #16]
  41d07c:	ucvtf	s2, x8
  41d080:	fmul	s1, s1, s2
  41d084:	fcmp	s0, s1
  41d088:	cset	w10, mi  // mi = first
  41d08c:	tbnz	w10, #0, 41d094 <readlinkat@plt+0x1a164>
  41d090:	b	41d194 <readlinkat@plt+0x1a264>
  41d094:	ldur	x0, [x29, #-16]
  41d098:	bl	41c280 <readlinkat@plt+0x19350>
  41d09c:	ldur	x8, [x29, #-16]
  41d0a0:	ldr	x8, [x8, #24]
  41d0a4:	ucvtf	s0, x8
  41d0a8:	ldur	x8, [x29, #-16]
  41d0ac:	ldr	x8, [x8, #40]
  41d0b0:	ldr	s1, [x8]
  41d0b4:	ldur	x8, [x29, #-16]
  41d0b8:	ldr	x8, [x8, #16]
  41d0bc:	ucvtf	s2, x8
  41d0c0:	fmul	s1, s1, s2
  41d0c4:	fcmp	s0, s1
  41d0c8:	cset	w9, mi  // mi = first
  41d0cc:	tbnz	w9, #0, 41d0d4 <readlinkat@plt+0x1a1a4>
  41d0d0:	b	41d194 <readlinkat@plt+0x1a264>
  41d0d4:	ldur	x8, [x29, #-16]
  41d0d8:	ldr	x8, [x8, #40]
  41d0dc:	str	x8, [sp, #32]
  41d0e0:	ldr	x8, [sp, #32]
  41d0e4:	ldrb	w9, [x8, #16]
  41d0e8:	tbnz	w9, #0, 41d0f0 <readlinkat@plt+0x1a1c0>
  41d0ec:	b	41d110 <readlinkat@plt+0x1a1e0>
  41d0f0:	ldur	x8, [x29, #-16]
  41d0f4:	ldr	x8, [x8, #16]
  41d0f8:	ucvtf	s0, x8
  41d0fc:	ldr	x8, [sp, #32]
  41d100:	ldr	s1, [x8, #4]
  41d104:	fmul	s0, s0, s1
  41d108:	str	s0, [sp, #4]
  41d10c:	b	41d138 <readlinkat@plt+0x1a208>
  41d110:	ldur	x8, [x29, #-16]
  41d114:	ldr	x8, [x8, #16]
  41d118:	ucvtf	s0, x8
  41d11c:	ldr	x8, [sp, #32]
  41d120:	ldr	s1, [x8, #4]
  41d124:	fmul	s0, s0, s1
  41d128:	ldr	x8, [sp, #32]
  41d12c:	ldr	s1, [x8, #8]
  41d130:	fmul	s0, s0, s1
  41d134:	str	s0, [sp, #4]
  41d138:	ldr	s0, [sp, #4]
  41d13c:	fcvtzu	x8, s0
  41d140:	str	x8, [sp, #24]
  41d144:	ldur	x0, [x29, #-16]
  41d148:	ldr	x1, [sp, #24]
  41d14c:	bl	41c6f4 <readlinkat@plt+0x197c4>
  41d150:	tbnz	w0, #0, 41d194 <readlinkat@plt+0x1a264>
  41d154:	ldur	x8, [x29, #-16]
  41d158:	ldr	x8, [x8, #72]
  41d15c:	str	x8, [sp, #16]
  41d160:	ldr	x8, [sp, #16]
  41d164:	cbz	x8, 41d188 <readlinkat@plt+0x1a258>
  41d168:	ldr	x8, [sp, #16]
  41d16c:	ldr	x8, [x8, #8]
  41d170:	str	x8, [sp, #8]
  41d174:	ldr	x0, [sp, #16]
  41d178:	bl	402c30 <free@plt>
  41d17c:	ldr	x8, [sp, #8]
  41d180:	str	x8, [sp, #16]
  41d184:	b	41d160 <readlinkat@plt+0x1a230>
  41d188:	ldur	x8, [x29, #-16]
  41d18c:	mov	x9, xzr
  41d190:	str	x9, [x8, #72]
  41d194:	ldur	x8, [x29, #-32]
  41d198:	stur	x8, [x29, #-8]
  41d19c:	ldur	x0, [x29, #-8]
  41d1a0:	ldp	x29, x30, [sp, #80]
  41d1a4:	add	sp, sp, #0x60
  41d1a8:	ret
  41d1ac:	sub	sp, sp, #0x20
  41d1b0:	stp	x29, x30, [sp, #16]
  41d1b4:	add	x29, sp, #0x10
  41d1b8:	str	x0, [sp, #8]
  41d1bc:	ldr	x8, [sp, #8]
  41d1c0:	cmp	x8, #0xa
  41d1c4:	b.cs	41d1d0 <readlinkat@plt+0x1a2a0>  // b.hs, b.nlast
  41d1c8:	mov	x8, #0xa                   	// #10
  41d1cc:	str	x8, [sp, #8]
  41d1d0:	ldr	x8, [sp, #8]
  41d1d4:	orr	x8, x8, #0x1
  41d1d8:	str	x8, [sp, #8]
  41d1dc:	ldr	x8, [sp, #8]
  41d1e0:	mov	x9, #0xffffffffffffffff    	// #-1
  41d1e4:	mov	w10, #0x0                   	// #0
  41d1e8:	cmp	x9, x8
  41d1ec:	str	w10, [sp, #4]
  41d1f0:	b.eq	41d204 <readlinkat@plt+0x1a2d4>  // b.none
  41d1f4:	ldr	x0, [sp, #8]
  41d1f8:	bl	41d230 <readlinkat@plt+0x1a300>
  41d1fc:	eor	w8, w0, #0x1
  41d200:	str	w8, [sp, #4]
  41d204:	ldr	w8, [sp, #4]
  41d208:	tbnz	w8, #0, 41d210 <readlinkat@plt+0x1a2e0>
  41d20c:	b	41d220 <readlinkat@plt+0x1a2f0>
  41d210:	ldr	x8, [sp, #8]
  41d214:	add	x8, x8, #0x2
  41d218:	str	x8, [sp, #8]
  41d21c:	b	41d1dc <readlinkat@plt+0x1a2ac>
  41d220:	ldr	x0, [sp, #8]
  41d224:	ldp	x29, x30, [sp, #16]
  41d228:	add	sp, sp, #0x20
  41d22c:	ret
  41d230:	sub	sp, sp, #0x20
  41d234:	mov	x8, #0x3                   	// #3
  41d238:	str	x0, [sp, #24]
  41d23c:	str	x8, [sp, #16]
  41d240:	ldr	x8, [sp, #16]
  41d244:	ldr	x9, [sp, #16]
  41d248:	mul	x8, x8, x9
  41d24c:	str	x8, [sp, #8]
  41d250:	ldr	x8, [sp, #8]
  41d254:	ldr	x9, [sp, #24]
  41d258:	mov	w10, #0x0                   	// #0
  41d25c:	cmp	x8, x9
  41d260:	str	w10, [sp, #4]
  41d264:	b.cs	41d288 <readlinkat@plt+0x1a358>  // b.hs, b.nlast
  41d268:	ldr	x8, [sp, #24]
  41d26c:	ldr	x9, [sp, #16]
  41d270:	udiv	x10, x8, x9
  41d274:	mul	x9, x10, x9
  41d278:	subs	x8, x8, x9
  41d27c:	cmp	x8, #0x0
  41d280:	cset	w11, ne  // ne = any
  41d284:	str	w11, [sp, #4]
  41d288:	ldr	w8, [sp, #4]
  41d28c:	tbnz	w8, #0, 41d294 <readlinkat@plt+0x1a364>
  41d290:	b	41d2c8 <readlinkat@plt+0x1a398>
  41d294:	ldr	x8, [sp, #16]
  41d298:	add	x8, x8, #0x1
  41d29c:	str	x8, [sp, #16]
  41d2a0:	ldr	x8, [sp, #16]
  41d2a4:	mov	x9, #0x4                   	// #4
  41d2a8:	mul	x8, x9, x8
  41d2ac:	ldr	x9, [sp, #8]
  41d2b0:	add	x8, x9, x8
  41d2b4:	str	x8, [sp, #8]
  41d2b8:	ldr	x8, [sp, #16]
  41d2bc:	add	x8, x8, #0x1
  41d2c0:	str	x8, [sp, #16]
  41d2c4:	b	41d250 <readlinkat@plt+0x1a320>
  41d2c8:	ldr	x8, [sp, #24]
  41d2cc:	ldr	x9, [sp, #16]
  41d2d0:	udiv	x10, x8, x9
  41d2d4:	mul	x9, x10, x9
  41d2d8:	subs	x8, x8, x9
  41d2dc:	mov	w11, wzr
  41d2e0:	mov	w12, #0x1                   	// #1
  41d2e4:	cmp	x8, #0x0
  41d2e8:	csel	w11, w12, w11, ne  // ne = any
  41d2ec:	cmp	w11, #0x0
  41d2f0:	cset	w11, ne  // ne = any
  41d2f4:	and	w0, w11, #0x1
  41d2f8:	add	sp, sp, #0x20
  41d2fc:	ret
  41d300:	sub	sp, sp, #0x10
  41d304:	mov	x8, xzr
  41d308:	str	x0, [sp, #8]
  41d30c:	str	x1, [sp]
  41d310:	ldr	x9, [sp]
  41d314:	str	x8, [x9]
  41d318:	ldr	x8, [sp, #8]
  41d31c:	ldr	x8, [x8, #72]
  41d320:	ldr	x9, [sp]
  41d324:	str	x8, [x9, #8]
  41d328:	ldr	x8, [sp]
  41d32c:	ldr	x9, [sp, #8]
  41d330:	str	x8, [x9, #72]
  41d334:	add	sp, sp, #0x10
  41d338:	ret
  41d33c:	sub	sp, sp, #0x50
  41d340:	stp	x29, x30, [sp, #64]
  41d344:	add	x29, sp, #0x40
  41d348:	mov	x8, #0x48                  	// #72
  41d34c:	stur	x0, [x29, #-16]
  41d350:	stur	x1, [x29, #-24]
  41d354:	str	x2, [sp, #32]
  41d358:	str	x3, [sp, #24]
  41d35c:	and	w9, w4, #0x1
  41d360:	strb	w9, [sp, #23]
  41d364:	mov	x0, x8
  41d368:	bl	402990 <malloc@plt>
  41d36c:	str	x0, [sp, #8]
  41d370:	ldr	x8, [sp, #8]
  41d374:	cbnz	x8, 41d384 <readlinkat@plt+0x1a454>
  41d378:	mov	x8, xzr
  41d37c:	stur	x8, [x29, #-8]
  41d380:	b	41d3f4 <readlinkat@plt+0x1a4c4>
  41d384:	ldur	x8, [x29, #-16]
  41d388:	ldr	x9, [sp, #8]
  41d38c:	str	x8, [x9]
  41d390:	ldur	x8, [x29, #-24]
  41d394:	ldr	x9, [sp, #8]
  41d398:	str	x8, [x9, #8]
  41d39c:	ldr	x8, [sp, #32]
  41d3a0:	ldr	x9, [sp, #8]
  41d3a4:	str	x8, [x9, #16]
  41d3a8:	ldr	x8, [sp, #24]
  41d3ac:	ldr	x9, [sp, #8]
  41d3b0:	str	x8, [x9, #24]
  41d3b4:	ldrb	w10, [sp, #23]
  41d3b8:	ldr	x8, [sp, #8]
  41d3bc:	and	w10, w10, #0x1
  41d3c0:	strb	w10, [x8, #32]
  41d3c4:	ldr	x8, [sp, #8]
  41d3c8:	add	x8, x8, #0x28
  41d3cc:	ldr	x9, [sp, #8]
  41d3d0:	str	x8, [x9, #40]
  41d3d4:	ldr	x8, [sp, #8]
  41d3d8:	add	x8, x8, #0x28
  41d3dc:	ldr	x9, [sp, #8]
  41d3e0:	str	x8, [x9, #48]
  41d3e4:	ldr	x8, [sp, #8]
  41d3e8:	str	xzr, [x8, #64]
  41d3ec:	ldr	x8, [sp, #8]
  41d3f0:	stur	x8, [x29, #-8]
  41d3f4:	ldur	x0, [x29, #-8]
  41d3f8:	ldp	x29, x30, [sp, #64]
  41d3fc:	add	sp, sp, #0x50
  41d400:	ret
  41d404:	sub	sp, sp, #0x80
  41d408:	stp	x29, x30, [sp, #112]
  41d40c:	add	x29, sp, #0x70
  41d410:	mov	x8, #0x48                  	// #72
  41d414:	stur	x0, [x29, #-16]
  41d418:	stur	x1, [x29, #-24]
  41d41c:	stur	x2, [x29, #-32]
  41d420:	stur	x3, [x29, #-40]
  41d424:	and	w9, w4, #0x1
  41d428:	sturb	w9, [x29, #-41]
  41d42c:	str	x5, [sp, #56]
  41d430:	str	x6, [sp, #48]
  41d434:	mov	x0, x8
  41d438:	bl	402990 <malloc@plt>
  41d43c:	str	x0, [sp, #40]
  41d440:	ldr	x8, [sp, #40]
  41d444:	cbnz	x8, 41d454 <readlinkat@plt+0x1a524>
  41d448:	mov	x8, xzr
  41d44c:	stur	x8, [x29, #-8]
  41d450:	b	41d594 <readlinkat@plt+0x1a664>
  41d454:	ldur	x8, [x29, #-16]
  41d458:	ldr	x9, [sp, #40]
  41d45c:	str	x8, [x9]
  41d460:	ldur	x8, [x29, #-24]
  41d464:	ldr	x9, [sp, #40]
  41d468:	str	x8, [x9, #8]
  41d46c:	ldur	x8, [x29, #-32]
  41d470:	ldr	x9, [sp, #40]
  41d474:	str	x8, [x9, #16]
  41d478:	ldur	x8, [x29, #-40]
  41d47c:	ldr	x9, [sp, #40]
  41d480:	str	x8, [x9, #24]
  41d484:	ldurb	w10, [x29, #-41]
  41d488:	ldr	x8, [sp, #40]
  41d48c:	and	w10, w10, #0x1
  41d490:	strb	w10, [x8, #32]
  41d494:	ldr	x8, [sp, #56]
  41d498:	ldr	x9, [sp, #40]
  41d49c:	str	x8, [x9, #64]
  41d4a0:	ldr	x8, [sp, #40]
  41d4a4:	add	x8, x8, #0x28
  41d4a8:	str	x8, [sp, #32]
  41d4ac:	ldr	x8, [sp, #56]
  41d4b0:	cmp	x8, #0x0
  41d4b4:	cset	w9, ls  // ls = plast
  41d4b8:	tbnz	w9, #0, 41d520 <readlinkat@plt+0x1a5f0>
  41d4bc:	mov	x0, #0x18                  	// #24
  41d4c0:	bl	402990 <malloc@plt>
  41d4c4:	str	x0, [sp, #24]
  41d4c8:	ldr	x8, [sp, #24]
  41d4cc:	cbnz	x8, 41d4d4 <readlinkat@plt+0x1a5a4>
  41d4d0:	b	41d548 <readlinkat@plt+0x1a618>
  41d4d4:	ldr	x8, [sp, #48]
  41d4d8:	ldr	x8, [x8]
  41d4dc:	ldr	x9, [sp, #24]
  41d4e0:	str	x8, [x9, #16]
  41d4e4:	ldr	x8, [sp, #32]
  41d4e8:	ldr	x9, [sp, #24]
  41d4ec:	str	x8, [x9, #8]
  41d4f0:	ldr	x8, [sp, #24]
  41d4f4:	ldr	x9, [sp, #32]
  41d4f8:	str	x8, [x9]
  41d4fc:	ldr	x8, [sp, #24]
  41d500:	str	x8, [sp, #32]
  41d504:	ldr	x8, [sp, #48]
  41d508:	add	x8, x8, #0x8
  41d50c:	str	x8, [sp, #48]
  41d510:	ldr	x8, [sp, #56]
  41d514:	subs	x8, x8, #0x1
  41d518:	str	x8, [sp, #56]
  41d51c:	b	41d4ac <readlinkat@plt+0x1a57c>
  41d520:	ldr	x8, [sp, #40]
  41d524:	add	x8, x8, #0x28
  41d528:	ldr	x9, [sp, #32]
  41d52c:	str	x8, [x9]
  41d530:	ldr	x8, [sp, #32]
  41d534:	ldr	x9, [sp, #40]
  41d538:	str	x8, [x9, #48]
  41d53c:	ldr	x8, [sp, #40]
  41d540:	stur	x8, [x29, #-8]
  41d544:	b	41d594 <readlinkat@plt+0x1a664>
  41d548:	ldr	x8, [sp, #32]
  41d54c:	str	x8, [sp, #16]
  41d550:	ldr	x8, [sp, #16]
  41d554:	ldr	x9, [sp, #40]
  41d558:	add	x9, x9, #0x28
  41d55c:	cmp	x8, x9
  41d560:	b.eq	41d584 <readlinkat@plt+0x1a654>  // b.none
  41d564:	ldr	x8, [sp, #16]
  41d568:	ldr	x8, [x8, #8]
  41d56c:	str	x8, [sp, #8]
  41d570:	ldr	x0, [sp, #16]
  41d574:	bl	402c30 <free@plt>
  41d578:	ldr	x8, [sp, #8]
  41d57c:	str	x8, [sp, #16]
  41d580:	b	41d550 <readlinkat@plt+0x1a620>
  41d584:	ldr	x0, [sp, #40]
  41d588:	bl	402c30 <free@plt>
  41d58c:	mov	x8, xzr
  41d590:	stur	x8, [x29, #-8]
  41d594:	ldur	x0, [x29, #-8]
  41d598:	ldp	x29, x30, [sp, #112]
  41d59c:	add	sp, sp, #0x80
  41d5a0:	ret
  41d5a4:	sub	sp, sp, #0x10
  41d5a8:	str	x0, [sp, #8]
  41d5ac:	ldr	x8, [sp, #8]
  41d5b0:	ldr	x0, [x8, #64]
  41d5b4:	add	sp, sp, #0x10
  41d5b8:	ret
  41d5bc:	sub	sp, sp, #0x10
  41d5c0:	str	x0, [sp, #8]
  41d5c4:	str	x1, [sp]
  41d5c8:	ldr	x8, [sp]
  41d5cc:	ldr	x0, [x8, #16]
  41d5d0:	add	sp, sp, #0x10
  41d5d4:	ret
  41d5d8:	sub	sp, sp, #0x20
  41d5dc:	mov	w8, wzr
  41d5e0:	str	x0, [sp, #24]
  41d5e4:	str	x1, [sp, #16]
  41d5e8:	str	x2, [sp, #8]
  41d5ec:	ldr	x9, [sp, #8]
  41d5f0:	ldr	x10, [sp, #16]
  41d5f4:	str	x9, [x10, #16]
  41d5f8:	mov	w0, w8
  41d5fc:	add	sp, sp, #0x20
  41d600:	ret
  41d604:	sub	sp, sp, #0x20
  41d608:	str	x0, [sp, #24]
  41d60c:	str	x1, [sp, #16]
  41d610:	ldr	x8, [sp, #16]
  41d614:	ldr	x8, [x8]
  41d618:	ldr	x9, [sp, #24]
  41d61c:	add	x9, x9, #0x28
  41d620:	cmp	x8, x9
  41d624:	b.eq	41d638 <readlinkat@plt+0x1a708>  // b.none
  41d628:	ldr	x8, [sp, #16]
  41d62c:	ldr	x8, [x8]
  41d630:	str	x8, [sp, #8]
  41d634:	b	41d640 <readlinkat@plt+0x1a710>
  41d638:	mov	x8, xzr
  41d63c:	str	x8, [sp, #8]
  41d640:	ldr	x8, [sp, #8]
  41d644:	mov	x0, x8
  41d648:	add	sp, sp, #0x20
  41d64c:	ret
  41d650:	sub	sp, sp, #0x20
  41d654:	str	x0, [sp, #24]
  41d658:	str	x1, [sp, #16]
  41d65c:	ldr	x8, [sp, #16]
  41d660:	ldr	x8, [x8, #8]
  41d664:	ldr	x9, [sp, #24]
  41d668:	add	x9, x9, #0x28
  41d66c:	cmp	x8, x9
  41d670:	b.eq	41d684 <readlinkat@plt+0x1a754>  // b.none
  41d674:	ldr	x8, [sp, #16]
  41d678:	ldr	x8, [x8, #8]
  41d67c:	str	x8, [sp, #8]
  41d680:	b	41d68c <readlinkat@plt+0x1a75c>
  41d684:	mov	x8, xzr
  41d688:	str	x8, [sp, #8]
  41d68c:	ldr	x8, [sp, #8]
  41d690:	mov	x0, x8
  41d694:	add	sp, sp, #0x20
  41d698:	ret
  41d69c:	sub	sp, sp, #0x30
  41d6a0:	stp	x29, x30, [sp, #32]
  41d6a4:	add	x29, sp, #0x20
  41d6a8:	stur	x0, [x29, #-8]
  41d6ac:	str	x1, [sp, #16]
  41d6b0:	ldur	x8, [x29, #-8]
  41d6b4:	ldr	x8, [x8, #64]
  41d6b8:	str	x8, [sp, #8]
  41d6bc:	ldr	x8, [sp, #16]
  41d6c0:	ldr	x9, [sp, #8]
  41d6c4:	cmp	x8, x9
  41d6c8:	b.cc	41d6d0 <readlinkat@plt+0x1a7a0>  // b.lo, b.ul, b.last
  41d6cc:	bl	402b60 <abort@plt>
  41d6d0:	ldr	x8, [sp, #16]
  41d6d4:	ldr	x9, [sp, #8]
  41d6d8:	subs	x9, x9, #0x1
  41d6dc:	mov	x10, #0x2                   	// #2
  41d6e0:	udiv	x9, x9, x10
  41d6e4:	cmp	x8, x9
  41d6e8:	b.hi	41d728 <readlinkat@plt+0x1a7f8>  // b.pmore
  41d6ec:	ldur	x8, [x29, #-8]
  41d6f0:	ldr	x8, [x8, #40]
  41d6f4:	str	x8, [sp]
  41d6f8:	ldr	x8, [sp, #16]
  41d6fc:	cmp	x8, #0x0
  41d700:	cset	w9, ls  // ls = plast
  41d704:	tbnz	w9, #0, 41d724 <readlinkat@plt+0x1a7f4>
  41d708:	ldr	x8, [sp]
  41d70c:	ldr	x8, [x8]
  41d710:	str	x8, [sp]
  41d714:	ldr	x8, [sp, #16]
  41d718:	subs	x8, x8, #0x1
  41d71c:	str	x8, [sp, #16]
  41d720:	b	41d6f8 <readlinkat@plt+0x1a7c8>
  41d724:	b	41d774 <readlinkat@plt+0x1a844>
  41d728:	ldr	x8, [sp, #8]
  41d72c:	subs	x8, x8, #0x1
  41d730:	ldr	x9, [sp, #16]
  41d734:	subs	x8, x8, x9
  41d738:	str	x8, [sp, #16]
  41d73c:	ldur	x8, [x29, #-8]
  41d740:	ldr	x8, [x8, #48]
  41d744:	str	x8, [sp]
  41d748:	ldr	x8, [sp, #16]
  41d74c:	cmp	x8, #0x0
  41d750:	cset	w9, ls  // ls = plast
  41d754:	tbnz	w9, #0, 41d774 <readlinkat@plt+0x1a844>
  41d758:	ldr	x8, [sp]
  41d75c:	ldr	x8, [x8, #8]
  41d760:	str	x8, [sp]
  41d764:	ldr	x8, [sp, #16]
  41d768:	subs	x8, x8, #0x1
  41d76c:	str	x8, [sp, #16]
  41d770:	b	41d748 <readlinkat@plt+0x1a818>
  41d774:	ldr	x8, [sp]
  41d778:	ldr	x0, [x8, #16]
  41d77c:	ldp	x29, x30, [sp, #32]
  41d780:	add	sp, sp, #0x30
  41d784:	ret
  41d788:	sub	sp, sp, #0x40
  41d78c:	stp	x29, x30, [sp, #48]
  41d790:	add	x29, sp, #0x30
  41d794:	stur	x0, [x29, #-8]
  41d798:	stur	x1, [x29, #-16]
  41d79c:	str	x2, [sp, #24]
  41d7a0:	ldur	x8, [x29, #-8]
  41d7a4:	ldr	x8, [x8, #64]
  41d7a8:	str	x8, [sp, #16]
  41d7ac:	ldur	x8, [x29, #-16]
  41d7b0:	ldr	x9, [sp, #16]
  41d7b4:	cmp	x8, x9
  41d7b8:	b.cc	41d7c0 <readlinkat@plt+0x1a890>  // b.lo, b.ul, b.last
  41d7bc:	bl	402b60 <abort@plt>
  41d7c0:	ldur	x8, [x29, #-16]
  41d7c4:	ldr	x9, [sp, #16]
  41d7c8:	subs	x9, x9, #0x1
  41d7cc:	mov	x10, #0x2                   	// #2
  41d7d0:	udiv	x9, x9, x10
  41d7d4:	cmp	x8, x9
  41d7d8:	b.hi	41d818 <readlinkat@plt+0x1a8e8>  // b.pmore
  41d7dc:	ldur	x8, [x29, #-8]
  41d7e0:	ldr	x8, [x8, #40]
  41d7e4:	str	x8, [sp, #8]
  41d7e8:	ldur	x8, [x29, #-16]
  41d7ec:	cmp	x8, #0x0
  41d7f0:	cset	w9, ls  // ls = plast
  41d7f4:	tbnz	w9, #0, 41d814 <readlinkat@plt+0x1a8e4>
  41d7f8:	ldr	x8, [sp, #8]
  41d7fc:	ldr	x8, [x8]
  41d800:	str	x8, [sp, #8]
  41d804:	ldur	x8, [x29, #-16]
  41d808:	subs	x8, x8, #0x1
  41d80c:	stur	x8, [x29, #-16]
  41d810:	b	41d7e8 <readlinkat@plt+0x1a8b8>
  41d814:	b	41d864 <readlinkat@plt+0x1a934>
  41d818:	ldr	x8, [sp, #16]
  41d81c:	subs	x8, x8, #0x1
  41d820:	ldur	x9, [x29, #-16]
  41d824:	subs	x8, x8, x9
  41d828:	stur	x8, [x29, #-16]
  41d82c:	ldur	x8, [x29, #-8]
  41d830:	ldr	x8, [x8, #48]
  41d834:	str	x8, [sp, #8]
  41d838:	ldur	x8, [x29, #-16]
  41d83c:	cmp	x8, #0x0
  41d840:	cset	w9, ls  // ls = plast
  41d844:	tbnz	w9, #0, 41d864 <readlinkat@plt+0x1a934>
  41d848:	ldr	x8, [sp, #8]
  41d84c:	ldr	x8, [x8, #8]
  41d850:	str	x8, [sp, #8]
  41d854:	ldur	x8, [x29, #-16]
  41d858:	subs	x8, x8, #0x1
  41d85c:	stur	x8, [x29, #-16]
  41d860:	b	41d838 <readlinkat@plt+0x1a908>
  41d864:	ldr	x8, [sp, #24]
  41d868:	ldr	x9, [sp, #8]
  41d86c:	str	x8, [x9, #16]
  41d870:	ldr	x0, [sp, #8]
  41d874:	ldp	x29, x30, [sp, #48]
  41d878:	add	sp, sp, #0x40
  41d87c:	ret
  41d880:	sub	sp, sp, #0x50
  41d884:	stp	x29, x30, [sp, #64]
  41d888:	add	x29, sp, #0x40
  41d88c:	stur	x0, [x29, #-16]
  41d890:	stur	x1, [x29, #-24]
  41d894:	str	x2, [sp, #32]
  41d898:	str	x3, [sp, #24]
  41d89c:	ldur	x8, [x29, #-16]
  41d8a0:	ldr	x8, [x8, #64]
  41d8a4:	str	x8, [sp, #16]
  41d8a8:	ldur	x8, [x29, #-24]
  41d8ac:	ldr	x9, [sp, #32]
  41d8b0:	cmp	x8, x9
  41d8b4:	b.hi	41d8c8 <readlinkat@plt+0x1a998>  // b.pmore
  41d8b8:	ldr	x8, [sp, #32]
  41d8bc:	ldr	x9, [sp, #16]
  41d8c0:	cmp	x8, x9
  41d8c4:	b.ls	41d8cc <readlinkat@plt+0x1a99c>  // b.plast
  41d8c8:	bl	402b60 <abort@plt>
  41d8cc:	ldur	x8, [x29, #-16]
  41d8d0:	ldr	x8, [x8, #8]
  41d8d4:	str	x8, [sp, #8]
  41d8d8:	ldur	x8, [x29, #-16]
  41d8dc:	ldr	x8, [x8, #40]
  41d8e0:	str	x8, [sp]
  41d8e4:	ldur	x8, [x29, #-24]
  41d8e8:	ldr	x9, [sp, #32]
  41d8ec:	subs	x8, x9, x8
  41d8f0:	str	x8, [sp, #32]
  41d8f4:	ldur	x8, [x29, #-24]
  41d8f8:	cmp	x8, #0x0
  41d8fc:	cset	w9, ls  // ls = plast
  41d900:	tbnz	w9, #0, 41d920 <readlinkat@plt+0x1a9f0>
  41d904:	ldr	x8, [sp]
  41d908:	ldr	x8, [x8]
  41d90c:	str	x8, [sp]
  41d910:	ldur	x8, [x29, #-24]
  41d914:	subs	x8, x8, #0x1
  41d918:	stur	x8, [x29, #-24]
  41d91c:	b	41d8f4 <readlinkat@plt+0x1a9c4>
  41d920:	ldr	x8, [sp, #8]
  41d924:	cbz	x8, 41d980 <readlinkat@plt+0x1aa50>
  41d928:	ldr	x8, [sp, #32]
  41d92c:	cmp	x8, #0x0
  41d930:	cset	w9, ls  // ls = plast
  41d934:	tbnz	w9, #0, 41d97c <readlinkat@plt+0x1aa4c>
  41d938:	ldr	x8, [sp, #8]
  41d93c:	ldr	x0, [sp, #24]
  41d940:	ldr	x9, [sp]
  41d944:	ldr	x1, [x9, #16]
  41d948:	blr	x8
  41d94c:	tbnz	w0, #0, 41d954 <readlinkat@plt+0x1aa24>
  41d950:	b	41d960 <readlinkat@plt+0x1aa30>
  41d954:	ldr	x8, [sp]
  41d958:	stur	x8, [x29, #-8]
  41d95c:	b	41d9d4 <readlinkat@plt+0x1aaa4>
  41d960:	ldr	x8, [sp]
  41d964:	ldr	x8, [x8]
  41d968:	str	x8, [sp]
  41d96c:	ldr	x8, [sp, #32]
  41d970:	subs	x8, x8, #0x1
  41d974:	str	x8, [sp, #32]
  41d978:	b	41d928 <readlinkat@plt+0x1a9f8>
  41d97c:	b	41d9cc <readlinkat@plt+0x1aa9c>
  41d980:	ldr	x8, [sp, #32]
  41d984:	cmp	x8, #0x0
  41d988:	cset	w9, ls  // ls = plast
  41d98c:	tbnz	w9, #0, 41d9cc <readlinkat@plt+0x1aa9c>
  41d990:	ldr	x8, [sp, #24]
  41d994:	ldr	x9, [sp]
  41d998:	ldr	x9, [x9, #16]
  41d99c:	cmp	x8, x9
  41d9a0:	b.ne	41d9b0 <readlinkat@plt+0x1aa80>  // b.any
  41d9a4:	ldr	x8, [sp]
  41d9a8:	stur	x8, [x29, #-8]
  41d9ac:	b	41d9d4 <readlinkat@plt+0x1aaa4>
  41d9b0:	ldr	x8, [sp]
  41d9b4:	ldr	x8, [x8]
  41d9b8:	str	x8, [sp]
  41d9bc:	ldr	x8, [sp, #32]
  41d9c0:	subs	x8, x8, #0x1
  41d9c4:	str	x8, [sp, #32]
  41d9c8:	b	41d980 <readlinkat@plt+0x1aa50>
  41d9cc:	mov	x8, xzr
  41d9d0:	stur	x8, [x29, #-8]
  41d9d4:	ldur	x0, [x29, #-8]
  41d9d8:	ldp	x29, x30, [sp, #64]
  41d9dc:	add	sp, sp, #0x50
  41d9e0:	ret
  41d9e4:	sub	sp, sp, #0x60
  41d9e8:	stp	x29, x30, [sp, #80]
  41d9ec:	add	x29, sp, #0x50
  41d9f0:	stur	x0, [x29, #-16]
  41d9f4:	stur	x1, [x29, #-24]
  41d9f8:	stur	x2, [x29, #-32]
  41d9fc:	str	x3, [sp, #40]
  41da00:	ldur	x8, [x29, #-16]
  41da04:	ldr	x8, [x8, #64]
  41da08:	str	x8, [sp, #32]
  41da0c:	ldur	x8, [x29, #-24]
  41da10:	ldur	x9, [x29, #-32]
  41da14:	cmp	x8, x9
  41da18:	b.hi	41da2c <readlinkat@plt+0x1aafc>  // b.pmore
  41da1c:	ldur	x8, [x29, #-32]
  41da20:	ldr	x9, [sp, #32]
  41da24:	cmp	x8, x9
  41da28:	b.ls	41da30 <readlinkat@plt+0x1ab00>  // b.plast
  41da2c:	bl	402b60 <abort@plt>
  41da30:	ldur	x8, [x29, #-16]
  41da34:	ldr	x8, [x8, #8]
  41da38:	str	x8, [sp, #24]
  41da3c:	ldur	x8, [x29, #-24]
  41da40:	str	x8, [sp, #16]
  41da44:	ldur	x8, [x29, #-16]
  41da48:	ldr	x8, [x8, #40]
  41da4c:	str	x8, [sp, #8]
  41da50:	ldur	x8, [x29, #-24]
  41da54:	cmp	x8, #0x0
  41da58:	cset	w9, ls  // ls = plast
  41da5c:	tbnz	w9, #0, 41da7c <readlinkat@plt+0x1ab4c>
  41da60:	ldr	x8, [sp, #8]
  41da64:	ldr	x8, [x8]
  41da68:	str	x8, [sp, #8]
  41da6c:	ldur	x8, [x29, #-24]
  41da70:	subs	x8, x8, #0x1
  41da74:	stur	x8, [x29, #-24]
  41da78:	b	41da50 <readlinkat@plt+0x1ab20>
  41da7c:	ldr	x8, [sp, #24]
  41da80:	cbz	x8, 41dadc <readlinkat@plt+0x1abac>
  41da84:	ldr	x8, [sp, #16]
  41da88:	ldur	x9, [x29, #-32]
  41da8c:	cmp	x8, x9
  41da90:	b.cs	41dad8 <readlinkat@plt+0x1aba8>  // b.hs, b.nlast
  41da94:	ldr	x8, [sp, #24]
  41da98:	ldr	x0, [sp, #40]
  41da9c:	ldr	x9, [sp, #8]
  41daa0:	ldr	x1, [x9, #16]
  41daa4:	blr	x8
  41daa8:	tbnz	w0, #0, 41dab0 <readlinkat@plt+0x1ab80>
  41daac:	b	41dabc <readlinkat@plt+0x1ab8c>
  41dab0:	ldr	x8, [sp, #16]
  41dab4:	stur	x8, [x29, #-8]
  41dab8:	b	41db30 <readlinkat@plt+0x1ac00>
  41dabc:	ldr	x8, [sp, #8]
  41dac0:	ldr	x8, [x8]
  41dac4:	str	x8, [sp, #8]
  41dac8:	ldr	x8, [sp, #16]
  41dacc:	add	x8, x8, #0x1
  41dad0:	str	x8, [sp, #16]
  41dad4:	b	41da84 <readlinkat@plt+0x1ab54>
  41dad8:	b	41db28 <readlinkat@plt+0x1abf8>
  41dadc:	ldr	x8, [sp, #16]
  41dae0:	ldur	x9, [x29, #-32]
  41dae4:	cmp	x8, x9
  41dae8:	b.cs	41db28 <readlinkat@plt+0x1abf8>  // b.hs, b.nlast
  41daec:	ldr	x8, [sp, #40]
  41daf0:	ldr	x9, [sp, #8]
  41daf4:	ldr	x9, [x9, #16]
  41daf8:	cmp	x8, x9
  41dafc:	b.ne	41db0c <readlinkat@plt+0x1abdc>  // b.any
  41db00:	ldr	x8, [sp, #16]
  41db04:	stur	x8, [x29, #-8]
  41db08:	b	41db30 <readlinkat@plt+0x1ac00>
  41db0c:	ldr	x8, [sp, #8]
  41db10:	ldr	x8, [x8]
  41db14:	str	x8, [sp, #8]
  41db18:	ldr	x8, [sp, #16]
  41db1c:	add	x8, x8, #0x1
  41db20:	str	x8, [sp, #16]
  41db24:	b	41dadc <readlinkat@plt+0x1abac>
  41db28:	mov	x8, #0xffffffffffffffff    	// #-1
  41db2c:	stur	x8, [x29, #-8]
  41db30:	ldur	x0, [x29, #-8]
  41db34:	ldp	x29, x30, [sp, #80]
  41db38:	add	sp, sp, #0x60
  41db3c:	ret
  41db40:	sub	sp, sp, #0x30
  41db44:	stp	x29, x30, [sp, #32]
  41db48:	add	x29, sp, #0x20
  41db4c:	mov	x8, #0x18                  	// #24
  41db50:	str	x0, [sp, #16]
  41db54:	str	x1, [sp, #8]
  41db58:	mov	x0, x8
  41db5c:	bl	402990 <malloc@plt>
  41db60:	str	x0, [sp]
  41db64:	ldr	x8, [sp]
  41db68:	cbnz	x8, 41db78 <readlinkat@plt+0x1ac48>
  41db6c:	mov	x8, xzr
  41db70:	stur	x8, [x29, #-8]
  41db74:	b	41dbd8 <readlinkat@plt+0x1aca8>
  41db78:	ldr	x8, [sp, #8]
  41db7c:	ldr	x9, [sp]
  41db80:	str	x8, [x9, #16]
  41db84:	ldr	x8, [sp, #16]
  41db88:	add	x8, x8, #0x28
  41db8c:	ldr	x9, [sp]
  41db90:	str	x8, [x9, #8]
  41db94:	ldr	x8, [sp, #16]
  41db98:	ldr	x8, [x8, #40]
  41db9c:	ldr	x9, [sp]
  41dba0:	str	x8, [x9]
  41dba4:	ldr	x8, [sp]
  41dba8:	ldr	x9, [sp]
  41dbac:	ldr	x9, [x9]
  41dbb0:	str	x8, [x9, #8]
  41dbb4:	ldr	x8, [sp]
  41dbb8:	ldr	x9, [sp, #16]
  41dbbc:	str	x8, [x9, #40]
  41dbc0:	ldr	x8, [sp, #16]
  41dbc4:	ldr	x9, [x8, #64]
  41dbc8:	add	x9, x9, #0x1
  41dbcc:	str	x9, [x8, #64]
  41dbd0:	ldr	x8, [sp]
  41dbd4:	stur	x8, [x29, #-8]
  41dbd8:	ldur	x0, [x29, #-8]
  41dbdc:	ldp	x29, x30, [sp, #32]
  41dbe0:	add	sp, sp, #0x30
  41dbe4:	ret
  41dbe8:	sub	sp, sp, #0x30
  41dbec:	stp	x29, x30, [sp, #32]
  41dbf0:	add	x29, sp, #0x20
  41dbf4:	mov	x8, #0x18                  	// #24
  41dbf8:	str	x0, [sp, #16]
  41dbfc:	str	x1, [sp, #8]
  41dc00:	mov	x0, x8
  41dc04:	bl	402990 <malloc@plt>
  41dc08:	str	x0, [sp]
  41dc0c:	ldr	x8, [sp]
  41dc10:	cbnz	x8, 41dc20 <readlinkat@plt+0x1acf0>
  41dc14:	mov	x8, xzr
  41dc18:	stur	x8, [x29, #-8]
  41dc1c:	b	41dc80 <readlinkat@plt+0x1ad50>
  41dc20:	ldr	x8, [sp, #8]
  41dc24:	ldr	x9, [sp]
  41dc28:	str	x8, [x9, #16]
  41dc2c:	ldr	x8, [sp, #16]
  41dc30:	add	x8, x8, #0x28
  41dc34:	ldr	x9, [sp]
  41dc38:	str	x8, [x9]
  41dc3c:	ldr	x8, [sp, #16]
  41dc40:	ldr	x8, [x8, #48]
  41dc44:	ldr	x9, [sp]
  41dc48:	str	x8, [x9, #8]
  41dc4c:	ldr	x8, [sp]
  41dc50:	ldr	x9, [sp]
  41dc54:	ldr	x9, [x9, #8]
  41dc58:	str	x8, [x9]
  41dc5c:	ldr	x8, [sp]
  41dc60:	ldr	x9, [sp, #16]
  41dc64:	str	x8, [x9, #48]
  41dc68:	ldr	x8, [sp, #16]
  41dc6c:	ldr	x9, [x8, #64]
  41dc70:	add	x9, x9, #0x1
  41dc74:	str	x9, [x8, #64]
  41dc78:	ldr	x8, [sp]
  41dc7c:	stur	x8, [x29, #-8]
  41dc80:	ldur	x0, [x29, #-8]
  41dc84:	ldp	x29, x30, [sp, #32]
  41dc88:	add	sp, sp, #0x30
  41dc8c:	ret
  41dc90:	sub	sp, sp, #0x40
  41dc94:	stp	x29, x30, [sp, #48]
  41dc98:	add	x29, sp, #0x30
  41dc9c:	mov	x8, #0x18                  	// #24
  41dca0:	stur	x0, [x29, #-16]
  41dca4:	str	x1, [sp, #24]
  41dca8:	str	x2, [sp, #16]
  41dcac:	mov	x0, x8
  41dcb0:	bl	402990 <malloc@plt>
  41dcb4:	str	x0, [sp, #8]
  41dcb8:	ldr	x8, [sp, #8]
  41dcbc:	cbnz	x8, 41dccc <readlinkat@plt+0x1ad9c>
  41dcc0:	mov	x8, xzr
  41dcc4:	stur	x8, [x29, #-8]
  41dcc8:	b	41dd28 <readlinkat@plt+0x1adf8>
  41dccc:	ldr	x8, [sp, #16]
  41dcd0:	ldr	x9, [sp, #8]
  41dcd4:	str	x8, [x9, #16]
  41dcd8:	ldr	x8, [sp, #24]
  41dcdc:	ldr	x9, [sp, #8]
  41dce0:	str	x8, [x9]
  41dce4:	ldr	x8, [sp, #24]
  41dce8:	ldr	x8, [x8, #8]
  41dcec:	ldr	x9, [sp, #8]
  41dcf0:	str	x8, [x9, #8]
  41dcf4:	ldr	x8, [sp, #8]
  41dcf8:	ldr	x9, [sp, #8]
  41dcfc:	ldr	x9, [x9, #8]
  41dd00:	str	x8, [x9]
  41dd04:	ldr	x8, [sp, #8]
  41dd08:	ldr	x9, [sp, #24]
  41dd0c:	str	x8, [x9, #8]
  41dd10:	ldur	x8, [x29, #-16]
  41dd14:	ldr	x9, [x8, #64]
  41dd18:	add	x9, x9, #0x1
  41dd1c:	str	x9, [x8, #64]
  41dd20:	ldr	x8, [sp, #8]
  41dd24:	stur	x8, [x29, #-8]
  41dd28:	ldur	x0, [x29, #-8]
  41dd2c:	ldp	x29, x30, [sp, #48]
  41dd30:	add	sp, sp, #0x40
  41dd34:	ret
  41dd38:	sub	sp, sp, #0x40
  41dd3c:	stp	x29, x30, [sp, #48]
  41dd40:	add	x29, sp, #0x30
  41dd44:	mov	x8, #0x18                  	// #24
  41dd48:	stur	x0, [x29, #-16]
  41dd4c:	str	x1, [sp, #24]
  41dd50:	str	x2, [sp, #16]
  41dd54:	mov	x0, x8
  41dd58:	bl	402990 <malloc@plt>
  41dd5c:	str	x0, [sp, #8]
  41dd60:	ldr	x8, [sp, #8]
  41dd64:	cbnz	x8, 41dd74 <readlinkat@plt+0x1ae44>
  41dd68:	mov	x8, xzr
  41dd6c:	stur	x8, [x29, #-8]
  41dd70:	b	41ddd0 <readlinkat@plt+0x1aea0>
  41dd74:	ldr	x8, [sp, #16]
  41dd78:	ldr	x9, [sp, #8]
  41dd7c:	str	x8, [x9, #16]
  41dd80:	ldr	x8, [sp, #24]
  41dd84:	ldr	x9, [sp, #8]
  41dd88:	str	x8, [x9, #8]
  41dd8c:	ldr	x8, [sp, #24]
  41dd90:	ldr	x8, [x8]
  41dd94:	ldr	x9, [sp, #8]
  41dd98:	str	x8, [x9]
  41dd9c:	ldr	x8, [sp, #8]
  41dda0:	ldr	x9, [sp, #8]
  41dda4:	ldr	x9, [x9]
  41dda8:	str	x8, [x9, #8]
  41ddac:	ldr	x8, [sp, #8]
  41ddb0:	ldr	x9, [sp, #24]
  41ddb4:	str	x8, [x9]
  41ddb8:	ldur	x8, [x29, #-16]
  41ddbc:	ldr	x9, [x8, #64]
  41ddc0:	add	x9, x9, #0x1
  41ddc4:	str	x9, [x8, #64]
  41ddc8:	ldr	x8, [sp, #8]
  41ddcc:	stur	x8, [x29, #-8]
  41ddd0:	ldur	x0, [x29, #-8]
  41ddd4:	ldp	x29, x30, [sp, #48]
  41ddd8:	add	sp, sp, #0x40
  41dddc:	ret
  41dde0:	sub	sp, sp, #0x50
  41dde4:	stp	x29, x30, [sp, #64]
  41dde8:	add	x29, sp, #0x40
  41ddec:	stur	x0, [x29, #-16]
  41ddf0:	stur	x1, [x29, #-24]
  41ddf4:	str	x2, [sp, #32]
  41ddf8:	ldur	x8, [x29, #-16]
  41ddfc:	ldr	x8, [x8, #64]
  41de00:	str	x8, [sp, #24]
  41de04:	ldur	x8, [x29, #-24]
  41de08:	ldr	x9, [sp, #24]
  41de0c:	cmp	x8, x9
  41de10:	b.ls	41de18 <readlinkat@plt+0x1aee8>  // b.plast
  41de14:	bl	402b60 <abort@plt>
  41de18:	mov	x0, #0x18                  	// #24
  41de1c:	bl	402990 <malloc@plt>
  41de20:	str	x0, [sp, #16]
  41de24:	ldr	x8, [sp, #16]
  41de28:	cbnz	x8, 41de38 <readlinkat@plt+0x1af08>
  41de2c:	mov	x8, xzr
  41de30:	stur	x8, [x29, #-8]
  41de34:	b	41df68 <readlinkat@plt+0x1b038>
  41de38:	ldr	x8, [sp, #32]
  41de3c:	ldr	x9, [sp, #16]
  41de40:	str	x8, [x9, #16]
  41de44:	ldur	x8, [x29, #-24]
  41de48:	ldr	x9, [sp, #24]
  41de4c:	mov	x10, #0x2                   	// #2
  41de50:	udiv	x9, x9, x10
  41de54:	cmp	x8, x9
  41de58:	b.hi	41ded0 <readlinkat@plt+0x1afa0>  // b.pmore
  41de5c:	ldur	x8, [x29, #-16]
  41de60:	add	x8, x8, #0x28
  41de64:	str	x8, [sp, #8]
  41de68:	ldur	x8, [x29, #-24]
  41de6c:	cmp	x8, #0x0
  41de70:	cset	w9, ls  // ls = plast
  41de74:	tbnz	w9, #0, 41de94 <readlinkat@plt+0x1af64>
  41de78:	ldr	x8, [sp, #8]
  41de7c:	ldr	x8, [x8]
  41de80:	str	x8, [sp, #8]
  41de84:	ldur	x8, [x29, #-24]
  41de88:	subs	x8, x8, #0x1
  41de8c:	stur	x8, [x29, #-24]
  41de90:	b	41de68 <readlinkat@plt+0x1af38>
  41de94:	ldr	x8, [sp, #8]
  41de98:	ldr	x9, [sp, #16]
  41de9c:	str	x8, [x9, #8]
  41dea0:	ldr	x8, [sp, #8]
  41dea4:	ldr	x8, [x8]
  41dea8:	ldr	x9, [sp, #16]
  41deac:	str	x8, [x9]
  41deb0:	ldr	x8, [sp, #16]
  41deb4:	ldr	x9, [sp, #16]
  41deb8:	ldr	x9, [x9]
  41debc:	str	x8, [x9, #8]
  41dec0:	ldr	x8, [sp, #16]
  41dec4:	ldr	x9, [sp, #8]
  41dec8:	str	x8, [x9]
  41decc:	b	41df50 <readlinkat@plt+0x1b020>
  41ded0:	ldr	x8, [sp, #24]
  41ded4:	ldur	x9, [x29, #-24]
  41ded8:	subs	x8, x8, x9
  41dedc:	stur	x8, [x29, #-24]
  41dee0:	ldur	x8, [x29, #-16]
  41dee4:	add	x8, x8, #0x28
  41dee8:	str	x8, [sp]
  41deec:	ldur	x8, [x29, #-24]
  41def0:	cmp	x8, #0x0
  41def4:	cset	w9, ls  // ls = plast
  41def8:	tbnz	w9, #0, 41df18 <readlinkat@plt+0x1afe8>
  41defc:	ldr	x8, [sp]
  41df00:	ldr	x8, [x8, #8]
  41df04:	str	x8, [sp]
  41df08:	ldur	x8, [x29, #-24]
  41df0c:	subs	x8, x8, #0x1
  41df10:	stur	x8, [x29, #-24]
  41df14:	b	41deec <readlinkat@plt+0x1afbc>
  41df18:	ldr	x8, [sp]
  41df1c:	ldr	x9, [sp, #16]
  41df20:	str	x8, [x9]
  41df24:	ldr	x8, [sp]
  41df28:	ldr	x8, [x8, #8]
  41df2c:	ldr	x9, [sp, #16]
  41df30:	str	x8, [x9, #8]
  41df34:	ldr	x8, [sp, #16]
  41df38:	ldr	x9, [sp, #16]
  41df3c:	ldr	x9, [x9, #8]
  41df40:	str	x8, [x9]
  41df44:	ldr	x8, [sp, #16]
  41df48:	ldr	x9, [sp]
  41df4c:	str	x8, [x9, #8]
  41df50:	ldur	x8, [x29, #-16]
  41df54:	ldr	x9, [x8, #64]
  41df58:	add	x9, x9, #0x1
  41df5c:	str	x9, [x8, #64]
  41df60:	ldr	x8, [sp, #16]
  41df64:	stur	x8, [x29, #-8]
  41df68:	ldur	x0, [x29, #-8]
  41df6c:	ldp	x29, x30, [sp, #64]
  41df70:	add	sp, sp, #0x50
  41df74:	ret
  41df78:	sub	sp, sp, #0x30
  41df7c:	stp	x29, x30, [sp, #32]
  41df80:	add	x29, sp, #0x20
  41df84:	stur	x0, [x29, #-8]
  41df88:	str	x1, [sp, #16]
  41df8c:	ldr	x8, [sp, #16]
  41df90:	ldr	x8, [x8, #8]
  41df94:	str	x8, [sp, #8]
  41df98:	ldr	x8, [sp, #16]
  41df9c:	ldr	x8, [x8]
  41dfa0:	str	x8, [sp]
  41dfa4:	ldr	x8, [sp]
  41dfa8:	ldr	x9, [sp, #8]
  41dfac:	str	x8, [x9]
  41dfb0:	ldr	x8, [sp, #8]
  41dfb4:	ldr	x9, [sp]
  41dfb8:	str	x8, [x9, #8]
  41dfbc:	ldur	x8, [x29, #-8]
  41dfc0:	ldr	x9, [x8, #64]
  41dfc4:	subs	x9, x9, #0x1
  41dfc8:	str	x9, [x8, #64]
  41dfcc:	ldur	x8, [x29, #-8]
  41dfd0:	ldr	x8, [x8, #24]
  41dfd4:	cbz	x8, 41dfec <readlinkat@plt+0x1b0bc>
  41dfd8:	ldur	x8, [x29, #-8]
  41dfdc:	ldr	x8, [x8, #24]
  41dfe0:	ldr	x9, [sp, #16]
  41dfe4:	ldr	x0, [x9, #16]
  41dfe8:	blr	x8
  41dfec:	ldr	x0, [sp, #16]
  41dff0:	bl	402c30 <free@plt>
  41dff4:	mov	w8, #0x1                   	// #1
  41dff8:	and	w0, w8, #0x1
  41dffc:	ldp	x29, x30, [sp, #32]
  41e000:	add	sp, sp, #0x30
  41e004:	ret
  41e008:	sub	sp, sp, #0x50
  41e00c:	stp	x29, x30, [sp, #64]
  41e010:	add	x29, sp, #0x40
  41e014:	stur	x0, [x29, #-8]
  41e018:	stur	x1, [x29, #-16]
  41e01c:	ldur	x8, [x29, #-8]
  41e020:	ldr	x8, [x8, #64]
  41e024:	stur	x8, [x29, #-24]
  41e028:	ldur	x8, [x29, #-16]
  41e02c:	ldur	x9, [x29, #-24]
  41e030:	cmp	x8, x9
  41e034:	b.cc	41e03c <readlinkat@plt+0x1b10c>  // b.lo, b.ul, b.last
  41e038:	bl	402b60 <abort@plt>
  41e03c:	ldur	x8, [x29, #-16]
  41e040:	ldur	x9, [x29, #-24]
  41e044:	subs	x9, x9, #0x1
  41e048:	mov	x10, #0x2                   	// #2
  41e04c:	udiv	x9, x9, x10
  41e050:	cmp	x8, x9
  41e054:	b.hi	41e0c8 <readlinkat@plt+0x1b198>  // b.pmore
  41e058:	ldur	x8, [x29, #-8]
  41e05c:	add	x8, x8, #0x28
  41e060:	str	x8, [sp, #24]
  41e064:	ldur	x8, [x29, #-16]
  41e068:	cmp	x8, #0x0
  41e06c:	cset	w9, ls  // ls = plast
  41e070:	tbnz	w9, #0, 41e090 <readlinkat@plt+0x1b160>
  41e074:	ldr	x8, [sp, #24]
  41e078:	ldr	x8, [x8]
  41e07c:	str	x8, [sp, #24]
  41e080:	ldur	x8, [x29, #-16]
  41e084:	subs	x8, x8, #0x1
  41e088:	stur	x8, [x29, #-16]
  41e08c:	b	41e064 <readlinkat@plt+0x1b134>
  41e090:	ldr	x8, [sp, #24]
  41e094:	ldr	x8, [x8]
  41e098:	str	x8, [sp, #32]
  41e09c:	ldr	x8, [sp, #24]
  41e0a0:	ldr	x8, [x8]
  41e0a4:	ldr	x8, [x8]
  41e0a8:	str	x8, [sp, #16]
  41e0ac:	ldr	x8, [sp, #16]
  41e0b0:	ldr	x9, [sp, #24]
  41e0b4:	str	x8, [x9]
  41e0b8:	ldr	x8, [sp, #24]
  41e0bc:	ldr	x9, [sp, #16]
  41e0c0:	str	x8, [x9, #8]
  41e0c4:	b	41e148 <readlinkat@plt+0x1b218>
  41e0c8:	ldur	x8, [x29, #-24]
  41e0cc:	subs	x8, x8, #0x1
  41e0d0:	ldur	x9, [x29, #-16]
  41e0d4:	subs	x8, x8, x9
  41e0d8:	stur	x8, [x29, #-16]
  41e0dc:	ldur	x8, [x29, #-8]
  41e0e0:	add	x8, x8, #0x28
  41e0e4:	str	x8, [sp, #8]
  41e0e8:	ldur	x8, [x29, #-16]
  41e0ec:	cmp	x8, #0x0
  41e0f0:	cset	w9, ls  // ls = plast
  41e0f4:	tbnz	w9, #0, 41e114 <readlinkat@plt+0x1b1e4>
  41e0f8:	ldr	x8, [sp, #8]
  41e0fc:	ldr	x8, [x8, #8]
  41e100:	str	x8, [sp, #8]
  41e104:	ldur	x8, [x29, #-16]
  41e108:	subs	x8, x8, #0x1
  41e10c:	stur	x8, [x29, #-16]
  41e110:	b	41e0e8 <readlinkat@plt+0x1b1b8>
  41e114:	ldr	x8, [sp, #8]
  41e118:	ldr	x8, [x8, #8]
  41e11c:	str	x8, [sp, #32]
  41e120:	ldr	x8, [sp, #8]
  41e124:	ldr	x8, [x8, #8]
  41e128:	ldr	x8, [x8, #8]
  41e12c:	str	x8, [sp]
  41e130:	ldr	x8, [sp]
  41e134:	ldr	x9, [sp, #8]
  41e138:	str	x8, [x9, #8]
  41e13c:	ldr	x8, [sp, #8]
  41e140:	ldr	x9, [sp]
  41e144:	str	x8, [x9]
  41e148:	ldur	x8, [x29, #-8]
  41e14c:	ldr	x9, [x8, #64]
  41e150:	subs	x9, x9, #0x1
  41e154:	str	x9, [x8, #64]
  41e158:	ldur	x8, [x29, #-8]
  41e15c:	ldr	x8, [x8, #24]
  41e160:	cbz	x8, 41e178 <readlinkat@plt+0x1b248>
  41e164:	ldur	x8, [x29, #-8]
  41e168:	ldr	x8, [x8, #24]
  41e16c:	ldr	x9, [sp, #32]
  41e170:	ldr	x0, [x9, #16]
  41e174:	blr	x8
  41e178:	ldr	x0, [sp, #32]
  41e17c:	bl	402c30 <free@plt>
  41e180:	mov	w8, #0x1                   	// #1
  41e184:	and	w0, w8, #0x1
  41e188:	ldp	x29, x30, [sp, #64]
  41e18c:	add	sp, sp, #0x50
  41e190:	ret
  41e194:	sub	sp, sp, #0x30
  41e198:	stp	x29, x30, [sp, #32]
  41e19c:	add	x29, sp, #0x20
  41e1a0:	mov	x8, xzr
  41e1a4:	str	x0, [sp, #16]
  41e1a8:	str	x1, [sp, #8]
  41e1ac:	ldr	x0, [sp, #16]
  41e1b0:	ldr	x9, [sp, #16]
  41e1b4:	ldr	x2, [x9, #64]
  41e1b8:	ldr	x3, [sp, #8]
  41e1bc:	mov	x1, x8
  41e1c0:	bl	41d880 <readlinkat@plt+0x1a950>
  41e1c4:	str	x0, [sp]
  41e1c8:	ldr	x8, [sp]
  41e1cc:	cbz	x8, 41e1e8 <readlinkat@plt+0x1b2b8>
  41e1d0:	ldr	x0, [sp, #16]
  41e1d4:	ldr	x1, [sp]
  41e1d8:	bl	41df78 <readlinkat@plt+0x1b048>
  41e1dc:	and	w8, w0, #0x1
  41e1e0:	sturb	w8, [x29, #-1]
  41e1e4:	b	41e1f4 <readlinkat@plt+0x1b2c4>
  41e1e8:	mov	w8, wzr
  41e1ec:	and	w8, w8, #0x1
  41e1f0:	sturb	w8, [x29, #-1]
  41e1f4:	ldurb	w8, [x29, #-1]
  41e1f8:	and	w0, w8, #0x1
  41e1fc:	ldp	x29, x30, [sp, #32]
  41e200:	add	sp, sp, #0x30
  41e204:	ret
  41e208:	sub	sp, sp, #0x30
  41e20c:	stp	x29, x30, [sp, #32]
  41e210:	add	x29, sp, #0x20
  41e214:	stur	x0, [x29, #-8]
  41e218:	ldur	x8, [x29, #-8]
  41e21c:	ldr	x8, [x8, #24]
  41e220:	str	x8, [sp, #16]
  41e224:	ldur	x8, [x29, #-8]
  41e228:	ldr	x8, [x8, #40]
  41e22c:	str	x8, [sp, #8]
  41e230:	ldr	x8, [sp, #8]
  41e234:	ldur	x9, [x29, #-8]
  41e238:	add	x9, x9, #0x28
  41e23c:	cmp	x8, x9
  41e240:	b.eq	41e27c <readlinkat@plt+0x1b34c>  // b.none
  41e244:	ldr	x8, [sp, #8]
  41e248:	ldr	x8, [x8]
  41e24c:	str	x8, [sp]
  41e250:	ldr	x8, [sp, #16]
  41e254:	cbz	x8, 41e268 <readlinkat@plt+0x1b338>
  41e258:	ldr	x8, [sp, #16]
  41e25c:	ldr	x9, [sp, #8]
  41e260:	ldr	x0, [x9, #16]
  41e264:	blr	x8
  41e268:	ldr	x0, [sp, #8]
  41e26c:	bl	402c30 <free@plt>
  41e270:	ldr	x8, [sp]
  41e274:	str	x8, [sp, #8]
  41e278:	b	41e230 <readlinkat@plt+0x1b300>
  41e27c:	ldur	x0, [x29, #-8]
  41e280:	bl	402c30 <free@plt>
  41e284:	ldp	x29, x30, [sp, #32]
  41e288:	add	sp, sp, #0x30
  41e28c:	ret
  41e290:	sub	sp, sp, #0x10
  41e294:	str	x0, [sp, #8]
  41e298:	ldr	x9, [sp, #8]
  41e29c:	ldr	x9, [x9]
  41e2a0:	str	x9, [x8]
  41e2a4:	ldr	x9, [sp, #8]
  41e2a8:	str	x9, [x8, #8]
  41e2ac:	ldr	x9, [sp, #8]
  41e2b0:	ldr	x9, [x9, #40]
  41e2b4:	str	x9, [x8, #24]
  41e2b8:	ldr	x9, [sp, #8]
  41e2bc:	add	x9, x9, #0x28
  41e2c0:	str	x9, [x8, #32]
  41e2c4:	add	sp, sp, #0x10
  41e2c8:	ret
  41e2cc:	sub	sp, sp, #0x80
  41e2d0:	stp	x29, x30, [sp, #112]
  41e2d4:	add	x29, sp, #0x70
  41e2d8:	stur	x0, [x29, #-8]
  41e2dc:	stur	x1, [x29, #-16]
  41e2e0:	stur	x2, [x29, #-24]
  41e2e4:	ldur	x9, [x29, #-16]
  41e2e8:	ldur	x10, [x29, #-24]
  41e2ec:	cmp	x9, x10
  41e2f0:	str	x8, [sp, #8]
  41e2f4:	b.hi	41e30c <readlinkat@plt+0x1b3dc>  // b.pmore
  41e2f8:	ldur	x8, [x29, #-24]
  41e2fc:	ldur	x9, [x29, #-8]
  41e300:	ldr	x9, [x9, #64]
  41e304:	cmp	x8, x9
  41e308:	b.ls	41e310 <readlinkat@plt+0x1b3e0>  // b.plast
  41e30c:	bl	402b60 <abort@plt>
  41e310:	ldur	x8, [x29, #-8]
  41e314:	ldr	x8, [x8]
  41e318:	ldr	x9, [sp, #8]
  41e31c:	str	x8, [x9]
  41e320:	ldur	x8, [x29, #-8]
  41e324:	str	x8, [x9, #8]
  41e328:	ldur	x8, [x29, #-16]
  41e32c:	stur	x8, [x29, #-32]
  41e330:	ldur	x8, [x29, #-24]
  41e334:	ldur	x10, [x29, #-16]
  41e338:	subs	x8, x8, x10
  41e33c:	stur	x8, [x29, #-40]
  41e340:	ldur	x8, [x29, #-8]
  41e344:	ldr	x8, [x8, #64]
  41e348:	ldur	x10, [x29, #-24]
  41e34c:	subs	x8, x8, x10
  41e350:	stur	x8, [x29, #-48]
  41e354:	ldur	x8, [x29, #-32]
  41e358:	ldur	x10, [x29, #-40]
  41e35c:	cmp	x8, x10
  41e360:	b.ls	41e404 <readlinkat@plt+0x1b4d4>  // b.plast
  41e364:	ldur	x8, [x29, #-32]
  41e368:	ldur	x9, [x29, #-48]
  41e36c:	cmp	x8, x9
  41e370:	b.ls	41e404 <readlinkat@plt+0x1b4d4>  // b.plast
  41e374:	ldur	x8, [x29, #-8]
  41e378:	add	x8, x8, #0x28
  41e37c:	str	x8, [sp, #56]
  41e380:	ldur	x8, [x29, #-48]
  41e384:	str	x8, [sp, #48]
  41e388:	ldr	x8, [sp, #48]
  41e38c:	cmp	x8, #0x0
  41e390:	cset	w9, ls  // ls = plast
  41e394:	tbnz	w9, #0, 41e3b4 <readlinkat@plt+0x1b484>
  41e398:	ldr	x8, [sp, #56]
  41e39c:	ldr	x8, [x8, #8]
  41e3a0:	str	x8, [sp, #56]
  41e3a4:	ldr	x8, [sp, #48]
  41e3a8:	subs	x8, x8, #0x1
  41e3ac:	str	x8, [sp, #48]
  41e3b0:	b	41e388 <readlinkat@plt+0x1b458>
  41e3b4:	ldr	x8, [sp, #56]
  41e3b8:	ldr	x9, [sp, #8]
  41e3bc:	str	x8, [x9, #32]
  41e3c0:	ldur	x8, [x29, #-40]
  41e3c4:	str	x8, [sp, #48]
  41e3c8:	ldr	x8, [sp, #48]
  41e3cc:	cmp	x8, #0x0
  41e3d0:	cset	w9, ls  // ls = plast
  41e3d4:	tbnz	w9, #0, 41e3f4 <readlinkat@plt+0x1b4c4>
  41e3d8:	ldr	x8, [sp, #56]
  41e3dc:	ldr	x8, [x8, #8]
  41e3e0:	str	x8, [sp, #56]
  41e3e4:	ldr	x8, [sp, #48]
  41e3e8:	subs	x8, x8, #0x1
  41e3ec:	str	x8, [sp, #48]
  41e3f0:	b	41e3c8 <readlinkat@plt+0x1b498>
  41e3f4:	ldr	x8, [sp, #56]
  41e3f8:	ldr	x9, [sp, #8]
  41e3fc:	str	x8, [x9, #24]
  41e400:	b	41e53c <readlinkat@plt+0x1b60c>
  41e404:	ldur	x8, [x29, #-40]
  41e408:	ldur	x9, [x29, #-48]
  41e40c:	cmp	x8, x9
  41e410:	b.ls	41e4b0 <readlinkat@plt+0x1b580>  // b.plast
  41e414:	ldur	x8, [x29, #-8]
  41e418:	ldr	x8, [x8, #40]
  41e41c:	str	x8, [sp, #40]
  41e420:	ldur	x8, [x29, #-32]
  41e424:	str	x8, [sp, #32]
  41e428:	ldr	x8, [sp, #32]
  41e42c:	cmp	x8, #0x0
  41e430:	cset	w9, ls  // ls = plast
  41e434:	tbnz	w9, #0, 41e454 <readlinkat@plt+0x1b524>
  41e438:	ldr	x8, [sp, #40]
  41e43c:	ldr	x8, [x8]
  41e440:	str	x8, [sp, #40]
  41e444:	ldr	x8, [sp, #32]
  41e448:	subs	x8, x8, #0x1
  41e44c:	str	x8, [sp, #32]
  41e450:	b	41e428 <readlinkat@plt+0x1b4f8>
  41e454:	ldr	x8, [sp, #40]
  41e458:	ldr	x9, [sp, #8]
  41e45c:	str	x8, [x9, #24]
  41e460:	ldur	x8, [x29, #-8]
  41e464:	add	x8, x8, #0x28
  41e468:	str	x8, [sp, #40]
  41e46c:	ldur	x8, [x29, #-48]
  41e470:	str	x8, [sp, #32]
  41e474:	ldr	x8, [sp, #32]
  41e478:	cmp	x8, #0x0
  41e47c:	cset	w9, ls  // ls = plast
  41e480:	tbnz	w9, #0, 41e4a0 <readlinkat@plt+0x1b570>
  41e484:	ldr	x8, [sp, #40]
  41e488:	ldr	x8, [x8, #8]
  41e48c:	str	x8, [sp, #40]
  41e490:	ldr	x8, [sp, #32]
  41e494:	subs	x8, x8, #0x1
  41e498:	str	x8, [sp, #32]
  41e49c:	b	41e474 <readlinkat@plt+0x1b544>
  41e4a0:	ldr	x8, [sp, #40]
  41e4a4:	ldr	x9, [sp, #8]
  41e4a8:	str	x8, [x9, #32]
  41e4ac:	b	41e53c <readlinkat@plt+0x1b60c>
  41e4b0:	ldur	x8, [x29, #-8]
  41e4b4:	ldr	x8, [x8, #40]
  41e4b8:	str	x8, [sp, #24]
  41e4bc:	ldur	x8, [x29, #-32]
  41e4c0:	str	x8, [sp, #16]
  41e4c4:	ldr	x8, [sp, #16]
  41e4c8:	cmp	x8, #0x0
  41e4cc:	cset	w9, ls  // ls = plast
  41e4d0:	tbnz	w9, #0, 41e4f0 <readlinkat@plt+0x1b5c0>
  41e4d4:	ldr	x8, [sp, #24]
  41e4d8:	ldr	x8, [x8]
  41e4dc:	str	x8, [sp, #24]
  41e4e0:	ldr	x8, [sp, #16]
  41e4e4:	subs	x8, x8, #0x1
  41e4e8:	str	x8, [sp, #16]
  41e4ec:	b	41e4c4 <readlinkat@plt+0x1b594>
  41e4f0:	ldr	x8, [sp, #24]
  41e4f4:	ldr	x9, [sp, #8]
  41e4f8:	str	x8, [x9, #24]
  41e4fc:	ldur	x8, [x29, #-40]
  41e500:	str	x8, [sp, #16]
  41e504:	ldr	x8, [sp, #16]
  41e508:	cmp	x8, #0x0
  41e50c:	cset	w9, ls  // ls = plast
  41e510:	tbnz	w9, #0, 41e530 <readlinkat@plt+0x1b600>
  41e514:	ldr	x8, [sp, #24]
  41e518:	ldr	x8, [x8]
  41e51c:	str	x8, [sp, #24]
  41e520:	ldr	x8, [sp, #16]
  41e524:	subs	x8, x8, #0x1
  41e528:	str	x8, [sp, #16]
  41e52c:	b	41e504 <readlinkat@plt+0x1b5d4>
  41e530:	ldr	x8, [sp, #24]
  41e534:	ldr	x9, [sp, #8]
  41e538:	str	x8, [x9, #32]
  41e53c:	ldp	x29, x30, [sp, #112]
  41e540:	add	sp, sp, #0x80
  41e544:	ret
  41e548:	sub	sp, sp, #0x30
  41e54c:	str	x0, [sp, #32]
  41e550:	str	x1, [sp, #24]
  41e554:	str	x2, [sp, #16]
  41e558:	ldr	x8, [sp, #32]
  41e55c:	ldr	x8, [x8, #24]
  41e560:	ldr	x9, [sp, #32]
  41e564:	ldr	x9, [x9, #32]
  41e568:	cmp	x8, x9
  41e56c:	b.eq	41e5c0 <readlinkat@plt+0x1b690>  // b.none
  41e570:	ldr	x8, [sp, #32]
  41e574:	ldr	x8, [x8, #24]
  41e578:	str	x8, [sp, #8]
  41e57c:	ldr	x8, [sp, #8]
  41e580:	ldr	x8, [x8, #16]
  41e584:	ldr	x9, [sp, #24]
  41e588:	str	x8, [x9]
  41e58c:	ldr	x8, [sp, #16]
  41e590:	cbz	x8, 41e5a0 <readlinkat@plt+0x1b670>
  41e594:	ldr	x8, [sp, #8]
  41e598:	ldr	x9, [sp, #16]
  41e59c:	str	x8, [x9]
  41e5a0:	ldr	x8, [sp, #8]
  41e5a4:	ldr	x8, [x8]
  41e5a8:	ldr	x9, [sp, #32]
  41e5ac:	str	x8, [x9, #24]
  41e5b0:	mov	w10, #0x1                   	// #1
  41e5b4:	and	w10, w10, #0x1
  41e5b8:	strb	w10, [sp, #47]
  41e5bc:	b	41e5cc <readlinkat@plt+0x1b69c>
  41e5c0:	mov	w8, wzr
  41e5c4:	and	w8, w8, #0x1
  41e5c8:	strb	w8, [sp, #47]
  41e5cc:	ldrb	w8, [sp, #47]
  41e5d0:	and	w0, w8, #0x1
  41e5d4:	add	sp, sp, #0x30
  41e5d8:	ret
  41e5dc:	sub	sp, sp, #0x10
  41e5e0:	str	x0, [sp, #8]
  41e5e4:	add	sp, sp, #0x10
  41e5e8:	ret
  41e5ec:	sub	sp, sp, #0x40
  41e5f0:	stp	x29, x30, [sp, #48]
  41e5f4:	add	x29, sp, #0x30
  41e5f8:	stur	x0, [x29, #-16]
  41e5fc:	str	x1, [sp, #24]
  41e600:	str	x2, [sp, #16]
  41e604:	ldur	x8, [x29, #-16]
  41e608:	ldr	x8, [x8, #40]
  41e60c:	str	x8, [sp, #8]
  41e610:	ldr	x8, [sp, #8]
  41e614:	ldur	x9, [x29, #-16]
  41e618:	add	x9, x9, #0x28
  41e61c:	cmp	x8, x9
  41e620:	b.eq	41e674 <readlinkat@plt+0x1b744>  // b.none
  41e624:	ldr	x8, [sp, #24]
  41e628:	ldr	x9, [sp, #8]
  41e62c:	ldr	x0, [x9, #16]
  41e630:	ldr	x1, [sp, #16]
  41e634:	blr	x8
  41e638:	str	w0, [sp, #4]
  41e63c:	ldr	w10, [sp, #4]
  41e640:	cmp	w10, #0x0
  41e644:	cset	w10, le
  41e648:	tbnz	w10, #0, 41e650 <readlinkat@plt+0x1b720>
  41e64c:	b	41e674 <readlinkat@plt+0x1b744>
  41e650:	ldr	w8, [sp, #4]
  41e654:	cbnz	w8, 41e664 <readlinkat@plt+0x1b734>
  41e658:	ldr	x8, [sp, #8]
  41e65c:	stur	x8, [x29, #-8]
  41e660:	b	41e67c <readlinkat@plt+0x1b74c>
  41e664:	ldr	x8, [sp, #8]
  41e668:	ldr	x8, [x8]
  41e66c:	str	x8, [sp, #8]
  41e670:	b	41e610 <readlinkat@plt+0x1b6e0>
  41e674:	mov	x8, xzr
  41e678:	stur	x8, [x29, #-8]
  41e67c:	ldur	x0, [x29, #-8]
  41e680:	ldp	x29, x30, [sp, #48]
  41e684:	add	sp, sp, #0x40
  41e688:	ret
  41e68c:	sub	sp, sp, #0x60
  41e690:	stp	x29, x30, [sp, #80]
  41e694:	add	x29, sp, #0x50
  41e698:	stur	x0, [x29, #-16]
  41e69c:	stur	x1, [x29, #-24]
  41e6a0:	stur	x2, [x29, #-32]
  41e6a4:	str	x3, [sp, #40]
  41e6a8:	str	x4, [sp, #32]
  41e6ac:	ldur	x8, [x29, #-16]
  41e6b0:	ldr	x8, [x8, #64]
  41e6b4:	str	x8, [sp, #24]
  41e6b8:	ldur	x8, [x29, #-32]
  41e6bc:	ldr	x9, [sp, #40]
  41e6c0:	cmp	x8, x9
  41e6c4:	b.hi	41e6dc <readlinkat@plt+0x1b7ac>  // b.pmore
  41e6c8:	ldr	x8, [sp, #40]
  41e6cc:	ldur	x9, [x29, #-16]
  41e6d0:	ldr	x9, [x9, #64]
  41e6d4:	cmp	x8, x9
  41e6d8:	b.ls	41e6e0 <readlinkat@plt+0x1b7b0>  // b.plast
  41e6dc:	bl	402b60 <abort@plt>
  41e6e0:	ldur	x8, [x29, #-32]
  41e6e4:	ldr	x9, [sp, #40]
  41e6e8:	subs	x8, x9, x8
  41e6ec:	str	x8, [sp, #40]
  41e6f0:	ldr	x8, [sp, #40]
  41e6f4:	cmp	x8, #0x0
  41e6f8:	cset	w10, ls  // ls = plast
  41e6fc:	tbnz	w10, #0, 41e810 <readlinkat@plt+0x1b8e0>
  41e700:	ldur	x8, [x29, #-32]
  41e704:	str	x8, [sp, #16]
  41e708:	ldr	x8, [sp, #16]
  41e70c:	ldr	x9, [sp, #24]
  41e710:	subs	x9, x9, #0x1
  41e714:	mov	x10, #0x2                   	// #2
  41e718:	udiv	x9, x9, x10
  41e71c:	cmp	x8, x9
  41e720:	b.hi	41e760 <readlinkat@plt+0x1b830>  // b.pmore
  41e724:	ldur	x8, [x29, #-16]
  41e728:	ldr	x8, [x8, #40]
  41e72c:	str	x8, [sp, #8]
  41e730:	ldr	x8, [sp, #16]
  41e734:	cmp	x8, #0x0
  41e738:	cset	w9, ls  // ls = plast
  41e73c:	tbnz	w9, #0, 41e75c <readlinkat@plt+0x1b82c>
  41e740:	ldr	x8, [sp, #8]
  41e744:	ldr	x8, [x8]
  41e748:	str	x8, [sp, #8]
  41e74c:	ldr	x8, [sp, #16]
  41e750:	subs	x8, x8, #0x1
  41e754:	str	x8, [sp, #16]
  41e758:	b	41e730 <readlinkat@plt+0x1b800>
  41e75c:	b	41e7ac <readlinkat@plt+0x1b87c>
  41e760:	ldr	x8, [sp, #24]
  41e764:	subs	x8, x8, #0x1
  41e768:	ldr	x9, [sp, #16]
  41e76c:	subs	x8, x8, x9
  41e770:	str	x8, [sp, #16]
  41e774:	ldur	x8, [x29, #-16]
  41e778:	ldr	x8, [x8, #48]
  41e77c:	str	x8, [sp, #8]
  41e780:	ldr	x8, [sp, #16]
  41e784:	cmp	x8, #0x0
  41e788:	cset	w9, ls  // ls = plast
  41e78c:	tbnz	w9, #0, 41e7ac <readlinkat@plt+0x1b87c>
  41e790:	ldr	x8, [sp, #8]
  41e794:	ldr	x8, [x8, #8]
  41e798:	str	x8, [sp, #8]
  41e79c:	ldr	x8, [sp, #16]
  41e7a0:	subs	x8, x8, #0x1
  41e7a4:	str	x8, [sp, #16]
  41e7a8:	b	41e780 <readlinkat@plt+0x1b850>
  41e7ac:	ldur	x8, [x29, #-24]
  41e7b0:	ldr	x9, [sp, #8]
  41e7b4:	ldr	x0, [x9, #16]
  41e7b8:	ldr	x1, [sp, #32]
  41e7bc:	blr	x8
  41e7c0:	str	w0, [sp, #4]
  41e7c4:	ldr	w10, [sp, #4]
  41e7c8:	cmp	w10, #0x0
  41e7cc:	cset	w10, le
  41e7d0:	tbnz	w10, #0, 41e7d8 <readlinkat@plt+0x1b8a8>
  41e7d4:	b	41e810 <readlinkat@plt+0x1b8e0>
  41e7d8:	ldr	w8, [sp, #4]
  41e7dc:	cbnz	w8, 41e7ec <readlinkat@plt+0x1b8bc>
  41e7e0:	ldr	x8, [sp, #8]
  41e7e4:	stur	x8, [x29, #-8]
  41e7e8:	b	41e818 <readlinkat@plt+0x1b8e8>
  41e7ec:	ldr	x8, [sp, #8]
  41e7f0:	ldr	x8, [x8]
  41e7f4:	str	x8, [sp, #8]
  41e7f8:	ldr	x8, [sp, #40]
  41e7fc:	subs	x8, x8, #0x1
  41e800:	str	x8, [sp, #40]
  41e804:	cmp	x8, #0x0
  41e808:	cset	w9, hi  // hi = pmore
  41e80c:	tbnz	w9, #0, 41e7ac <readlinkat@plt+0x1b87c>
  41e810:	mov	x8, xzr
  41e814:	stur	x8, [x29, #-8]
  41e818:	ldur	x0, [x29, #-8]
  41e81c:	ldp	x29, x30, [sp, #80]
  41e820:	add	sp, sp, #0x60
  41e824:	ret
  41e828:	sub	sp, sp, #0x50
  41e82c:	stp	x29, x30, [sp, #64]
  41e830:	add	x29, sp, #0x40
  41e834:	stur	x0, [x29, #-16]
  41e838:	stur	x1, [x29, #-24]
  41e83c:	str	x2, [sp, #32]
  41e840:	ldur	x8, [x29, #-16]
  41e844:	ldr	x8, [x8, #40]
  41e848:	str	x8, [sp, #24]
  41e84c:	str	xzr, [sp, #16]
  41e850:	ldr	x8, [sp, #24]
  41e854:	ldur	x9, [x29, #-16]
  41e858:	add	x9, x9, #0x28
  41e85c:	cmp	x8, x9
  41e860:	b.eq	41e8c0 <readlinkat@plt+0x1b990>  // b.none
  41e864:	ldur	x8, [x29, #-24]
  41e868:	ldr	x9, [sp, #24]
  41e86c:	ldr	x0, [x9, #16]
  41e870:	ldr	x1, [sp, #32]
  41e874:	blr	x8
  41e878:	str	w0, [sp, #12]
  41e87c:	ldr	w10, [sp, #12]
  41e880:	cmp	w10, #0x0
  41e884:	cset	w10, le
  41e888:	tbnz	w10, #0, 41e890 <readlinkat@plt+0x1b960>
  41e88c:	b	41e8c0 <readlinkat@plt+0x1b990>
  41e890:	ldr	w8, [sp, #12]
  41e894:	cbnz	w8, 41e8a4 <readlinkat@plt+0x1b974>
  41e898:	ldr	x8, [sp, #16]
  41e89c:	stur	x8, [x29, #-8]
  41e8a0:	b	41e8c8 <readlinkat@plt+0x1b998>
  41e8a4:	ldr	x8, [sp, #24]
  41e8a8:	ldr	x8, [x8]
  41e8ac:	str	x8, [sp, #24]
  41e8b0:	ldr	x8, [sp, #16]
  41e8b4:	add	x8, x8, #0x1
  41e8b8:	str	x8, [sp, #16]
  41e8bc:	b	41e850 <readlinkat@plt+0x1b920>
  41e8c0:	mov	x8, #0xffffffffffffffff    	// #-1
  41e8c4:	stur	x8, [x29, #-8]
  41e8c8:	ldur	x0, [x29, #-8]
  41e8cc:	ldp	x29, x30, [sp, #64]
  41e8d0:	add	sp, sp, #0x50
  41e8d4:	ret
  41e8d8:	sub	sp, sp, #0x70
  41e8dc:	stp	x29, x30, [sp, #96]
  41e8e0:	add	x29, sp, #0x60
  41e8e4:	stur	x0, [x29, #-16]
  41e8e8:	stur	x1, [x29, #-24]
  41e8ec:	stur	x2, [x29, #-32]
  41e8f0:	stur	x3, [x29, #-40]
  41e8f4:	str	x4, [sp, #48]
  41e8f8:	ldur	x8, [x29, #-16]
  41e8fc:	ldr	x8, [x8, #64]
  41e900:	str	x8, [sp, #40]
  41e904:	ldur	x8, [x29, #-32]
  41e908:	ldur	x9, [x29, #-40]
  41e90c:	cmp	x8, x9
  41e910:	b.hi	41e928 <readlinkat@plt+0x1b9f8>  // b.pmore
  41e914:	ldur	x8, [x29, #-40]
  41e918:	ldur	x9, [x29, #-16]
  41e91c:	ldr	x9, [x9, #64]
  41e920:	cmp	x8, x9
  41e924:	b.ls	41e92c <readlinkat@plt+0x1b9fc>  // b.plast
  41e928:	bl	402b60 <abort@plt>
  41e92c:	ldur	x8, [x29, #-32]
  41e930:	ldur	x9, [x29, #-40]
  41e934:	subs	x8, x9, x8
  41e938:	stur	x8, [x29, #-40]
  41e93c:	ldur	x8, [x29, #-40]
  41e940:	cmp	x8, #0x0
  41e944:	cset	w10, ls  // ls = plast
  41e948:	tbnz	w10, #0, 41ea70 <readlinkat@plt+0x1bb40>
  41e94c:	ldur	x8, [x29, #-32]
  41e950:	str	x8, [sp, #32]
  41e954:	ldur	x8, [x29, #-32]
  41e958:	str	x8, [sp, #24]
  41e95c:	ldr	x8, [sp, #24]
  41e960:	ldr	x9, [sp, #40]
  41e964:	subs	x9, x9, #0x1
  41e968:	mov	x10, #0x2                   	// #2
  41e96c:	udiv	x9, x9, x10
  41e970:	cmp	x8, x9
  41e974:	b.hi	41e9b4 <readlinkat@plt+0x1ba84>  // b.pmore
  41e978:	ldur	x8, [x29, #-16]
  41e97c:	ldr	x8, [x8, #40]
  41e980:	str	x8, [sp, #16]
  41e984:	ldr	x8, [sp, #24]
  41e988:	cmp	x8, #0x0
  41e98c:	cset	w9, ls  // ls = plast
  41e990:	tbnz	w9, #0, 41e9b0 <readlinkat@plt+0x1ba80>
  41e994:	ldr	x8, [sp, #16]
  41e998:	ldr	x8, [x8]
  41e99c:	str	x8, [sp, #16]
  41e9a0:	ldr	x8, [sp, #24]
  41e9a4:	subs	x8, x8, #0x1
  41e9a8:	str	x8, [sp, #24]
  41e9ac:	b	41e984 <readlinkat@plt+0x1ba54>
  41e9b0:	b	41ea00 <readlinkat@plt+0x1bad0>
  41e9b4:	ldr	x8, [sp, #40]
  41e9b8:	subs	x8, x8, #0x1
  41e9bc:	ldr	x9, [sp, #24]
  41e9c0:	subs	x8, x8, x9
  41e9c4:	str	x8, [sp, #24]
  41e9c8:	ldur	x8, [x29, #-16]
  41e9cc:	ldr	x8, [x8, #48]
  41e9d0:	str	x8, [sp, #16]
  41e9d4:	ldr	x8, [sp, #24]
  41e9d8:	cmp	x8, #0x0
  41e9dc:	cset	w9, ls  // ls = plast
  41e9e0:	tbnz	w9, #0, 41ea00 <readlinkat@plt+0x1bad0>
  41e9e4:	ldr	x8, [sp, #16]
  41e9e8:	ldr	x8, [x8, #8]
  41e9ec:	str	x8, [sp, #16]
  41e9f0:	ldr	x8, [sp, #24]
  41e9f4:	subs	x8, x8, #0x1
  41e9f8:	str	x8, [sp, #24]
  41e9fc:	b	41e9d4 <readlinkat@plt+0x1baa4>
  41ea00:	ldur	x8, [x29, #-24]
  41ea04:	ldr	x9, [sp, #16]
  41ea08:	ldr	x0, [x9, #16]
  41ea0c:	ldr	x1, [sp, #48]
  41ea10:	blr	x8
  41ea14:	str	w0, [sp, #12]
  41ea18:	ldr	w10, [sp, #12]
  41ea1c:	cmp	w10, #0x0
  41ea20:	cset	w10, le
  41ea24:	tbnz	w10, #0, 41ea2c <readlinkat@plt+0x1bafc>
  41ea28:	b	41ea70 <readlinkat@plt+0x1bb40>
  41ea2c:	ldr	w8, [sp, #12]
  41ea30:	cbnz	w8, 41ea40 <readlinkat@plt+0x1bb10>
  41ea34:	ldr	x8, [sp, #32]
  41ea38:	stur	x8, [x29, #-8]
  41ea3c:	b	41ea78 <readlinkat@plt+0x1bb48>
  41ea40:	ldr	x8, [sp, #16]
  41ea44:	ldr	x8, [x8]
  41ea48:	str	x8, [sp, #16]
  41ea4c:	ldr	x8, [sp, #32]
  41ea50:	add	x8, x8, #0x1
  41ea54:	str	x8, [sp, #32]
  41ea58:	ldur	x8, [x29, #-40]
  41ea5c:	subs	x8, x8, #0x1
  41ea60:	stur	x8, [x29, #-40]
  41ea64:	cmp	x8, #0x0
  41ea68:	cset	w9, hi  // hi = pmore
  41ea6c:	tbnz	w9, #0, 41ea00 <readlinkat@plt+0x1bad0>
  41ea70:	mov	x8, #0xffffffffffffffff    	// #-1
  41ea74:	stur	x8, [x29, #-8]
  41ea78:	ldur	x0, [x29, #-8]
  41ea7c:	ldp	x29, x30, [sp, #96]
  41ea80:	add	sp, sp, #0x70
  41ea84:	ret
  41ea88:	sub	sp, sp, #0x40
  41ea8c:	stp	x29, x30, [sp, #48]
  41ea90:	add	x29, sp, #0x30
  41ea94:	stur	x0, [x29, #-16]
  41ea98:	str	x1, [sp, #24]
  41ea9c:	str	x2, [sp, #16]
  41eaa0:	ldur	x8, [x29, #-16]
  41eaa4:	ldr	x8, [x8, #40]
  41eaa8:	str	x8, [sp, #8]
  41eaac:	ldr	x8, [sp, #8]
  41eab0:	ldur	x9, [x29, #-16]
  41eab4:	add	x9, x9, #0x28
  41eab8:	cmp	x8, x9
  41eabc:	b.eq	41eb08 <readlinkat@plt+0x1bbd8>  // b.none
  41eac0:	ldr	x8, [sp, #24]
  41eac4:	ldr	x9, [sp, #8]
  41eac8:	ldr	x0, [x9, #16]
  41eacc:	ldr	x1, [sp, #16]
  41ead0:	blr	x8
  41ead4:	cmp	w0, #0x0
  41ead8:	cset	w10, lt  // lt = tstop
  41eadc:	tbnz	w10, #0, 41eaf8 <readlinkat@plt+0x1bbc8>
  41eae0:	ldur	x0, [x29, #-16]
  41eae4:	ldr	x1, [sp, #8]
  41eae8:	ldr	x2, [sp, #16]
  41eaec:	bl	41dc90 <readlinkat@plt+0x1ad60>
  41eaf0:	stur	x0, [x29, #-8]
  41eaf4:	b	41eb18 <readlinkat@plt+0x1bbe8>
  41eaf8:	ldr	x8, [sp, #8]
  41eafc:	ldr	x8, [x8]
  41eb00:	str	x8, [sp, #8]
  41eb04:	b	41eaac <readlinkat@plt+0x1bb7c>
  41eb08:	ldur	x0, [x29, #-16]
  41eb0c:	ldr	x1, [sp, #16]
  41eb10:	bl	41dbe8 <readlinkat@plt+0x1acb8>
  41eb14:	stur	x0, [x29, #-8]
  41eb18:	ldur	x0, [x29, #-8]
  41eb1c:	ldp	x29, x30, [sp, #48]
  41eb20:	add	sp, sp, #0x40
  41eb24:	ret
  41eb28:	sub	sp, sp, #0x40
  41eb2c:	stp	x29, x30, [sp, #48]
  41eb30:	add	x29, sp, #0x30
  41eb34:	stur	x0, [x29, #-16]
  41eb38:	str	x1, [sp, #24]
  41eb3c:	str	x2, [sp, #16]
  41eb40:	ldur	x8, [x29, #-16]
  41eb44:	ldr	x8, [x8, #40]
  41eb48:	str	x8, [sp, #8]
  41eb4c:	ldr	x8, [sp, #8]
  41eb50:	ldur	x9, [x29, #-16]
  41eb54:	add	x9, x9, #0x28
  41eb58:	cmp	x8, x9
  41eb5c:	b.eq	41ebbc <readlinkat@plt+0x1bc8c>  // b.none
  41eb60:	ldr	x8, [sp, #24]
  41eb64:	ldr	x9, [sp, #8]
  41eb68:	ldr	x0, [x9, #16]
  41eb6c:	ldr	x1, [sp, #16]
  41eb70:	blr	x8
  41eb74:	str	w0, [sp, #4]
  41eb78:	ldr	w10, [sp, #4]
  41eb7c:	cmp	w10, #0x0
  41eb80:	cset	w10, le
  41eb84:	tbnz	w10, #0, 41eb8c <readlinkat@plt+0x1bc5c>
  41eb88:	b	41ebbc <readlinkat@plt+0x1bc8c>
  41eb8c:	ldr	w8, [sp, #4]
  41eb90:	cbnz	w8, 41ebac <readlinkat@plt+0x1bc7c>
  41eb94:	ldur	x0, [x29, #-16]
  41eb98:	ldr	x1, [sp, #8]
  41eb9c:	bl	41df78 <readlinkat@plt+0x1b048>
  41eba0:	and	w8, w0, #0x1
  41eba4:	sturb	w8, [x29, #-1]
  41eba8:	b	41ebc8 <readlinkat@plt+0x1bc98>
  41ebac:	ldr	x8, [sp, #8]
  41ebb0:	ldr	x8, [x8]
  41ebb4:	str	x8, [sp, #8]
  41ebb8:	b	41eb4c <readlinkat@plt+0x1bc1c>
  41ebbc:	mov	w8, wzr
  41ebc0:	and	w8, w8, #0x1
  41ebc4:	sturb	w8, [x29, #-1]
  41ebc8:	ldurb	w8, [x29, #-1]
  41ebcc:	and	w0, w8, #0x1
  41ebd0:	ldp	x29, x30, [sp, #48]
  41ebd4:	add	sp, sp, #0x40
  41ebd8:	ret
  41ebdc:	sub	sp, sp, #0x40
  41ebe0:	stp	x29, x30, [sp, #48]
  41ebe4:	add	x29, sp, #0x30
  41ebe8:	stur	x0, [x29, #-8]
  41ebec:	stur	x1, [x29, #-16]
  41ebf0:	str	x2, [sp, #24]
  41ebf4:	str	x3, [sp, #16]
  41ebf8:	mov	w8, #0x1                   	// #1
  41ebfc:	and	w8, w4, w8
  41ec00:	strb	w8, [sp, #15]
  41ec04:	ldur	x9, [x29, #-8]
  41ec08:	ldr	x9, [x9]
  41ec0c:	ldur	x0, [x29, #-8]
  41ec10:	ldur	x1, [x29, #-16]
  41ec14:	ldr	x2, [sp, #24]
  41ec18:	ldr	x3, [sp, #16]
  41ec1c:	ldrb	w8, [sp, #15]
  41ec20:	and	w4, w8, #0x1
  41ec24:	blr	x9
  41ec28:	ldp	x29, x30, [sp, #48]
  41ec2c:	add	sp, sp, #0x40
  41ec30:	ret
  41ec34:	sub	sp, sp, #0x50
  41ec38:	stp	x29, x30, [sp, #64]
  41ec3c:	add	x29, sp, #0x40
  41ec40:	stur	x0, [x29, #-8]
  41ec44:	stur	x1, [x29, #-16]
  41ec48:	stur	x2, [x29, #-24]
  41ec4c:	str	x3, [sp, #32]
  41ec50:	mov	w8, #0x1                   	// #1
  41ec54:	and	w8, w4, w8
  41ec58:	strb	w8, [sp, #31]
  41ec5c:	str	x5, [sp, #16]
  41ec60:	str	x6, [sp, #8]
  41ec64:	ldur	x9, [x29, #-8]
  41ec68:	ldr	x9, [x9, #8]
  41ec6c:	ldur	x0, [x29, #-8]
  41ec70:	ldur	x1, [x29, #-16]
  41ec74:	ldur	x2, [x29, #-24]
  41ec78:	ldr	x3, [sp, #32]
  41ec7c:	ldrb	w8, [sp, #31]
  41ec80:	ldr	x5, [sp, #16]
  41ec84:	ldr	x6, [sp, #8]
  41ec88:	and	w4, w8, #0x1
  41ec8c:	blr	x9
  41ec90:	ldp	x29, x30, [sp, #64]
  41ec94:	add	sp, sp, #0x50
  41ec98:	ret
  41ec9c:	sub	sp, sp, #0x20
  41eca0:	stp	x29, x30, [sp, #16]
  41eca4:	add	x29, sp, #0x10
  41eca8:	str	x0, [sp, #8]
  41ecac:	ldr	x8, [sp, #8]
  41ecb0:	ldr	x8, [x8]
  41ecb4:	ldr	x8, [x8, #16]
  41ecb8:	ldr	x0, [sp, #8]
  41ecbc:	blr	x8
  41ecc0:	ldp	x29, x30, [sp, #16]
  41ecc4:	add	sp, sp, #0x20
  41ecc8:	ret
  41eccc:	sub	sp, sp, #0x20
  41ecd0:	stp	x29, x30, [sp, #16]
  41ecd4:	add	x29, sp, #0x10
  41ecd8:	str	x0, [sp, #8]
  41ecdc:	str	x1, [sp]
  41ece0:	ldr	x8, [sp, #8]
  41ece4:	ldr	x8, [x8]
  41ece8:	ldr	x8, [x8, #24]
  41ecec:	ldr	x0, [sp, #8]
  41ecf0:	ldr	x1, [sp]
  41ecf4:	blr	x8
  41ecf8:	ldp	x29, x30, [sp, #16]
  41ecfc:	add	sp, sp, #0x20
  41ed00:	ret
  41ed04:	sub	sp, sp, #0x30
  41ed08:	stp	x29, x30, [sp, #32]
  41ed0c:	add	x29, sp, #0x20
  41ed10:	stur	x0, [x29, #-8]
  41ed14:	str	x1, [sp, #16]
  41ed18:	str	x2, [sp, #8]
  41ed1c:	ldur	x8, [x29, #-8]
  41ed20:	ldr	x8, [x8]
  41ed24:	ldr	x8, [x8, #32]
  41ed28:	ldur	x0, [x29, #-8]
  41ed2c:	ldr	x1, [sp, #16]
  41ed30:	ldr	x2, [sp, #8]
  41ed34:	blr	x8
  41ed38:	ldp	x29, x30, [sp, #32]
  41ed3c:	add	sp, sp, #0x30
  41ed40:	ret
  41ed44:	sub	sp, sp, #0x20
  41ed48:	stp	x29, x30, [sp, #16]
  41ed4c:	add	x29, sp, #0x10
  41ed50:	str	x0, [sp, #8]
  41ed54:	str	x1, [sp]
  41ed58:	ldr	x8, [sp, #8]
  41ed5c:	ldr	x8, [x8]
  41ed60:	ldr	x8, [x8, #40]
  41ed64:	ldr	x0, [sp, #8]
  41ed68:	ldr	x1, [sp]
  41ed6c:	blr	x8
  41ed70:	ldp	x29, x30, [sp, #16]
  41ed74:	add	sp, sp, #0x20
  41ed78:	ret
  41ed7c:	sub	sp, sp, #0x20
  41ed80:	stp	x29, x30, [sp, #16]
  41ed84:	add	x29, sp, #0x10
  41ed88:	str	x0, [sp, #8]
  41ed8c:	str	x1, [sp]
  41ed90:	ldr	x8, [sp, #8]
  41ed94:	ldr	x8, [x8]
  41ed98:	ldr	x8, [x8, #48]
  41ed9c:	ldr	x0, [sp, #8]
  41eda0:	ldr	x1, [sp]
  41eda4:	blr	x8
  41eda8:	ldp	x29, x30, [sp, #16]
  41edac:	add	sp, sp, #0x20
  41edb0:	ret
  41edb4:	sub	sp, sp, #0x20
  41edb8:	stp	x29, x30, [sp, #16]
  41edbc:	add	x29, sp, #0x10
  41edc0:	str	x0, [sp, #8]
  41edc4:	str	x1, [sp]
  41edc8:	ldr	x8, [sp, #8]
  41edcc:	ldr	x8, [x8]
  41edd0:	ldr	x8, [x8, #56]
  41edd4:	ldr	x0, [sp, #8]
  41edd8:	ldr	x1, [sp]
  41eddc:	blr	x8
  41ede0:	ldp	x29, x30, [sp, #16]
  41ede4:	add	sp, sp, #0x20
  41ede8:	ret
  41edec:	sub	sp, sp, #0x30
  41edf0:	stp	x29, x30, [sp, #32]
  41edf4:	add	x29, sp, #0x20
  41edf8:	stur	x0, [x29, #-8]
  41edfc:	str	x1, [sp, #16]
  41ee00:	str	x2, [sp, #8]
  41ee04:	ldur	x8, [x29, #-8]
  41ee08:	ldr	x8, [x8]
  41ee0c:	ldr	x8, [x8, #64]
  41ee10:	ldur	x0, [x29, #-8]
  41ee14:	ldr	x1, [sp, #16]
  41ee18:	ldr	x2, [sp, #8]
  41ee1c:	blr	x8
  41ee20:	ldp	x29, x30, [sp, #32]
  41ee24:	add	sp, sp, #0x30
  41ee28:	ret
  41ee2c:	sub	sp, sp, #0x30
  41ee30:	stp	x29, x30, [sp, #32]
  41ee34:	add	x29, sp, #0x20
  41ee38:	mov	x8, xzr
  41ee3c:	stur	x0, [x29, #-8]
  41ee40:	str	x1, [sp, #16]
  41ee44:	ldur	x9, [x29, #-8]
  41ee48:	ldr	x9, [x9]
  41ee4c:	ldr	x9, [x9, #16]
  41ee50:	ldur	x0, [x29, #-8]
  41ee54:	str	x8, [sp]
  41ee58:	blr	x9
  41ee5c:	str	x0, [sp, #8]
  41ee60:	ldur	x8, [x29, #-8]
  41ee64:	ldr	x8, [x8]
  41ee68:	ldr	x8, [x8, #72]
  41ee6c:	ldur	x0, [x29, #-8]
  41ee70:	ldr	x2, [sp, #8]
  41ee74:	ldr	x3, [sp, #16]
  41ee78:	ldr	x1, [sp]
  41ee7c:	blr	x8
  41ee80:	ldp	x29, x30, [sp, #32]
  41ee84:	add	sp, sp, #0x30
  41ee88:	ret
  41ee8c:	sub	sp, sp, #0x30
  41ee90:	stp	x29, x30, [sp, #32]
  41ee94:	add	x29, sp, #0x20
  41ee98:	stur	x0, [x29, #-8]
  41ee9c:	str	x1, [sp, #16]
  41eea0:	str	x2, [sp, #8]
  41eea4:	ldur	x8, [x29, #-8]
  41eea8:	ldr	x8, [x8]
  41eeac:	ldr	x8, [x8, #16]
  41eeb0:	ldur	x0, [x29, #-8]
  41eeb4:	blr	x8
  41eeb8:	str	x0, [sp]
  41eebc:	ldur	x8, [x29, #-8]
  41eec0:	ldr	x8, [x8]
  41eec4:	ldr	x8, [x8, #72]
  41eec8:	ldur	x0, [x29, #-8]
  41eecc:	ldr	x1, [sp, #16]
  41eed0:	ldr	x2, [sp]
  41eed4:	ldr	x3, [sp, #8]
  41eed8:	blr	x8
  41eedc:	ldp	x29, x30, [sp, #32]
  41eee0:	add	sp, sp, #0x30
  41eee4:	ret
  41eee8:	sub	sp, sp, #0x30
  41eeec:	stp	x29, x30, [sp, #32]
  41eef0:	add	x29, sp, #0x20
  41eef4:	stur	x0, [x29, #-8]
  41eef8:	str	x1, [sp, #16]
  41eefc:	str	x2, [sp, #8]
  41ef00:	str	x3, [sp]
  41ef04:	ldur	x8, [x29, #-8]
  41ef08:	ldr	x8, [x8]
  41ef0c:	ldr	x8, [x8, #72]
  41ef10:	ldur	x0, [x29, #-8]
  41ef14:	ldr	x1, [sp, #16]
  41ef18:	ldr	x2, [sp, #8]
  41ef1c:	ldr	x3, [sp]
  41ef20:	blr	x8
  41ef24:	ldp	x29, x30, [sp, #32]
  41ef28:	add	sp, sp, #0x30
  41ef2c:	ret
  41ef30:	sub	sp, sp, #0x30
  41ef34:	stp	x29, x30, [sp, #32]
  41ef38:	add	x29, sp, #0x20
  41ef3c:	mov	x8, xzr
  41ef40:	stur	x0, [x29, #-8]
  41ef44:	str	x1, [sp, #16]
  41ef48:	ldur	x9, [x29, #-8]
  41ef4c:	ldr	x9, [x9]
  41ef50:	ldr	x9, [x9, #16]
  41ef54:	ldur	x0, [x29, #-8]
  41ef58:	str	x8, [sp]
  41ef5c:	blr	x9
  41ef60:	str	x0, [sp, #8]
  41ef64:	ldur	x8, [x29, #-8]
  41ef68:	ldr	x8, [x8]
  41ef6c:	ldr	x8, [x8, #80]
  41ef70:	ldur	x0, [x29, #-8]
  41ef74:	ldr	x2, [sp, #8]
  41ef78:	ldr	x3, [sp, #16]
  41ef7c:	ldr	x1, [sp]
  41ef80:	blr	x8
  41ef84:	ldp	x29, x30, [sp, #32]
  41ef88:	add	sp, sp, #0x30
  41ef8c:	ret
  41ef90:	sub	sp, sp, #0x30
  41ef94:	stp	x29, x30, [sp, #32]
  41ef98:	add	x29, sp, #0x20
  41ef9c:	stur	x0, [x29, #-8]
  41efa0:	str	x1, [sp, #16]
  41efa4:	str	x2, [sp, #8]
  41efa8:	ldur	x8, [x29, #-8]
  41efac:	ldr	x8, [x8]
  41efb0:	ldr	x8, [x8, #16]
  41efb4:	ldur	x0, [x29, #-8]
  41efb8:	blr	x8
  41efbc:	str	x0, [sp]
  41efc0:	ldur	x8, [x29, #-8]
  41efc4:	ldr	x8, [x8]
  41efc8:	ldr	x8, [x8, #80]
  41efcc:	ldur	x0, [x29, #-8]
  41efd0:	ldr	x1, [sp, #16]
  41efd4:	ldr	x2, [sp]
  41efd8:	ldr	x3, [sp, #8]
  41efdc:	blr	x8
  41efe0:	ldp	x29, x30, [sp, #32]
  41efe4:	add	sp, sp, #0x30
  41efe8:	ret
  41efec:	sub	sp, sp, #0x30
  41eff0:	stp	x29, x30, [sp, #32]
  41eff4:	add	x29, sp, #0x20
  41eff8:	stur	x0, [x29, #-8]
  41effc:	str	x1, [sp, #16]
  41f000:	str	x2, [sp, #8]
  41f004:	str	x3, [sp]
  41f008:	ldur	x8, [x29, #-8]
  41f00c:	ldr	x8, [x8]
  41f010:	ldr	x8, [x8, #80]
  41f014:	ldur	x0, [x29, #-8]
  41f018:	ldr	x1, [sp, #16]
  41f01c:	ldr	x2, [sp, #8]
  41f020:	ldr	x3, [sp]
  41f024:	blr	x8
  41f028:	ldp	x29, x30, [sp, #32]
  41f02c:	add	sp, sp, #0x30
  41f030:	ret
  41f034:	sub	sp, sp, #0x20
  41f038:	stp	x29, x30, [sp, #16]
  41f03c:	add	x29, sp, #0x10
  41f040:	str	x0, [sp, #8]
  41f044:	str	x1, [sp]
  41f048:	ldr	x8, [sp, #8]
  41f04c:	ldr	x8, [x8]
  41f050:	ldr	x8, [x8, #88]
  41f054:	ldr	x0, [sp, #8]
  41f058:	ldr	x1, [sp]
  41f05c:	blr	x8
  41f060:	ldp	x29, x30, [sp, #16]
  41f064:	add	sp, sp, #0x20
  41f068:	ret
  41f06c:	sub	sp, sp, #0x20
  41f070:	stp	x29, x30, [sp, #16]
  41f074:	add	x29, sp, #0x10
  41f078:	str	x0, [sp, #8]
  41f07c:	str	x1, [sp]
  41f080:	ldr	x8, [sp, #8]
  41f084:	ldr	x8, [x8]
  41f088:	ldr	x8, [x8, #96]
  41f08c:	ldr	x0, [sp, #8]
  41f090:	ldr	x1, [sp]
  41f094:	blr	x8
  41f098:	ldp	x29, x30, [sp, #16]
  41f09c:	add	sp, sp, #0x20
  41f0a0:	ret
  41f0a4:	sub	sp, sp, #0x30
  41f0a8:	stp	x29, x30, [sp, #32]
  41f0ac:	add	x29, sp, #0x20
  41f0b0:	stur	x0, [x29, #-8]
  41f0b4:	str	x1, [sp, #16]
  41f0b8:	str	x2, [sp, #8]
  41f0bc:	ldur	x8, [x29, #-8]
  41f0c0:	ldr	x8, [x8]
  41f0c4:	ldr	x8, [x8, #104]
  41f0c8:	ldur	x0, [x29, #-8]
  41f0cc:	ldr	x1, [sp, #16]
  41f0d0:	ldr	x2, [sp, #8]
  41f0d4:	blr	x8
  41f0d8:	ldp	x29, x30, [sp, #32]
  41f0dc:	add	sp, sp, #0x30
  41f0e0:	ret
  41f0e4:	sub	sp, sp, #0x30
  41f0e8:	stp	x29, x30, [sp, #32]
  41f0ec:	add	x29, sp, #0x20
  41f0f0:	stur	x0, [x29, #-8]
  41f0f4:	str	x1, [sp, #16]
  41f0f8:	str	x2, [sp, #8]
  41f0fc:	ldur	x8, [x29, #-8]
  41f100:	ldr	x8, [x8]
  41f104:	ldr	x8, [x8, #112]
  41f108:	ldur	x0, [x29, #-8]
  41f10c:	ldr	x1, [sp, #16]
  41f110:	ldr	x2, [sp, #8]
  41f114:	blr	x8
  41f118:	ldp	x29, x30, [sp, #32]
  41f11c:	add	sp, sp, #0x30
  41f120:	ret
  41f124:	sub	sp, sp, #0x30
  41f128:	stp	x29, x30, [sp, #32]
  41f12c:	add	x29, sp, #0x20
  41f130:	stur	x0, [x29, #-8]
  41f134:	str	x1, [sp, #16]
  41f138:	str	x2, [sp, #8]
  41f13c:	ldur	x8, [x29, #-8]
  41f140:	ldr	x8, [x8]
  41f144:	ldr	x8, [x8, #120]
  41f148:	ldur	x0, [x29, #-8]
  41f14c:	ldr	x1, [sp, #16]
  41f150:	ldr	x2, [sp, #8]
  41f154:	blr	x8
  41f158:	ldp	x29, x30, [sp, #32]
  41f15c:	add	sp, sp, #0x30
  41f160:	ret
  41f164:	sub	sp, sp, #0x20
  41f168:	stp	x29, x30, [sp, #16]
  41f16c:	add	x29, sp, #0x10
  41f170:	str	x0, [sp, #8]
  41f174:	str	x1, [sp]
  41f178:	ldr	x8, [sp, #8]
  41f17c:	ldr	x8, [x8]
  41f180:	ldr	x8, [x8, #128]
  41f184:	ldr	x0, [sp, #8]
  41f188:	ldr	x1, [sp]
  41f18c:	blr	x8
  41f190:	and	w0, w0, #0x1
  41f194:	ldp	x29, x30, [sp, #16]
  41f198:	add	sp, sp, #0x20
  41f19c:	ret
  41f1a0:	sub	sp, sp, #0x20
  41f1a4:	stp	x29, x30, [sp, #16]
  41f1a8:	add	x29, sp, #0x10
  41f1ac:	str	x0, [sp, #8]
  41f1b0:	str	x1, [sp]
  41f1b4:	ldr	x8, [sp, #8]
  41f1b8:	ldr	x8, [x8]
  41f1bc:	ldr	x8, [x8, #136]
  41f1c0:	ldr	x0, [sp, #8]
  41f1c4:	ldr	x1, [sp]
  41f1c8:	blr	x8
  41f1cc:	and	w0, w0, #0x1
  41f1d0:	ldp	x29, x30, [sp, #16]
  41f1d4:	add	sp, sp, #0x20
  41f1d8:	ret
  41f1dc:	sub	sp, sp, #0x20
  41f1e0:	stp	x29, x30, [sp, #16]
  41f1e4:	add	x29, sp, #0x10
  41f1e8:	str	x0, [sp, #8]
  41f1ec:	str	x1, [sp]
  41f1f0:	ldr	x8, [sp, #8]
  41f1f4:	ldr	x8, [x8]
  41f1f8:	ldr	x8, [x8, #144]
  41f1fc:	ldr	x0, [sp, #8]
  41f200:	ldr	x1, [sp]
  41f204:	blr	x8
  41f208:	and	w0, w0, #0x1
  41f20c:	ldp	x29, x30, [sp, #16]
  41f210:	add	sp, sp, #0x20
  41f214:	ret
  41f218:	sub	sp, sp, #0x20
  41f21c:	stp	x29, x30, [sp, #16]
  41f220:	add	x29, sp, #0x10
  41f224:	str	x0, [sp, #8]
  41f228:	ldr	x8, [sp, #8]
  41f22c:	ldr	x8, [x8]
  41f230:	ldr	x8, [x8, #152]
  41f234:	ldr	x0, [sp, #8]
  41f238:	blr	x8
  41f23c:	ldp	x29, x30, [sp, #16]
  41f240:	add	sp, sp, #0x20
  41f244:	ret
  41f248:	sub	sp, sp, #0x20
  41f24c:	stp	x29, x30, [sp, #16]
  41f250:	add	x29, sp, #0x10
  41f254:	str	x0, [sp, #8]
  41f258:	ldr	x9, [sp, #8]
  41f25c:	ldr	x9, [x9]
  41f260:	ldr	x9, [x9, #160]
  41f264:	ldr	x0, [sp, #8]
  41f268:	blr	x9
  41f26c:	ldp	x29, x30, [sp, #16]
  41f270:	add	sp, sp, #0x20
  41f274:	ret
  41f278:	sub	sp, sp, #0x30
  41f27c:	stp	x29, x30, [sp, #32]
  41f280:	add	x29, sp, #0x20
  41f284:	stur	x0, [x29, #-8]
  41f288:	str	x1, [sp, #16]
  41f28c:	str	x2, [sp, #8]
  41f290:	ldur	x9, [x29, #-8]
  41f294:	ldr	x9, [x9]
  41f298:	ldr	x9, [x9, #168]
  41f29c:	ldur	x0, [x29, #-8]
  41f2a0:	ldr	x1, [sp, #16]
  41f2a4:	ldr	x2, [sp, #8]
  41f2a8:	blr	x9
  41f2ac:	ldp	x29, x30, [sp, #32]
  41f2b0:	add	sp, sp, #0x30
  41f2b4:	ret
  41f2b8:	sub	sp, sp, #0x30
  41f2bc:	stp	x29, x30, [sp, #32]
  41f2c0:	add	x29, sp, #0x20
  41f2c4:	stur	x0, [x29, #-8]
  41f2c8:	str	x1, [sp, #16]
  41f2cc:	str	x2, [sp, #8]
  41f2d0:	ldur	x8, [x29, #-8]
  41f2d4:	ldr	x8, [x8]
  41f2d8:	ldr	x8, [x8, #176]
  41f2dc:	ldur	x0, [x29, #-8]
  41f2e0:	ldr	x1, [sp, #16]
  41f2e4:	ldr	x2, [sp, #8]
  41f2e8:	blr	x8
  41f2ec:	and	w0, w0, #0x1
  41f2f0:	ldp	x29, x30, [sp, #32]
  41f2f4:	add	sp, sp, #0x30
  41f2f8:	ret
  41f2fc:	sub	sp, sp, #0x20
  41f300:	stp	x29, x30, [sp, #16]
  41f304:	add	x29, sp, #0x10
  41f308:	str	x0, [sp, #8]
  41f30c:	ldr	x8, [sp, #8]
  41f310:	ldr	x8, [x8]
  41f314:	ldr	x8, [x8, #184]
  41f318:	ldr	x0, [sp, #8]
  41f31c:	blr	x8
  41f320:	ldp	x29, x30, [sp, #16]
  41f324:	add	sp, sp, #0x20
  41f328:	ret
  41f32c:	sub	sp, sp, #0x30
  41f330:	stp	x29, x30, [sp, #32]
  41f334:	add	x29, sp, #0x20
  41f338:	stur	x0, [x29, #-8]
  41f33c:	str	x1, [sp, #16]
  41f340:	str	x2, [sp, #8]
  41f344:	ldur	x8, [x29, #-8]
  41f348:	ldr	x8, [x8]
  41f34c:	ldr	x8, [x8, #192]
  41f350:	ldur	x0, [x29, #-8]
  41f354:	ldr	x1, [sp, #16]
  41f358:	ldr	x2, [sp, #8]
  41f35c:	blr	x8
  41f360:	ldp	x29, x30, [sp, #32]
  41f364:	add	sp, sp, #0x30
  41f368:	ret
  41f36c:	sub	sp, sp, #0x40
  41f370:	stp	x29, x30, [sp, #48]
  41f374:	add	x29, sp, #0x30
  41f378:	stur	x0, [x29, #-8]
  41f37c:	stur	x1, [x29, #-16]
  41f380:	str	x2, [sp, #24]
  41f384:	str	x3, [sp, #16]
  41f388:	str	x4, [sp, #8]
  41f38c:	ldur	x8, [x29, #-8]
  41f390:	ldr	x8, [x8]
  41f394:	ldr	x8, [x8, #200]
  41f398:	ldur	x0, [x29, #-8]
  41f39c:	ldur	x1, [x29, #-16]
  41f3a0:	ldr	x2, [sp, #24]
  41f3a4:	ldr	x3, [sp, #16]
  41f3a8:	ldr	x4, [sp, #8]
  41f3ac:	blr	x8
  41f3b0:	ldp	x29, x30, [sp, #48]
  41f3b4:	add	sp, sp, #0x40
  41f3b8:	ret
  41f3bc:	sub	sp, sp, #0x30
  41f3c0:	stp	x29, x30, [sp, #32]
  41f3c4:	add	x29, sp, #0x20
  41f3c8:	stur	x0, [x29, #-8]
  41f3cc:	str	x1, [sp, #16]
  41f3d0:	str	x2, [sp, #8]
  41f3d4:	ldur	x8, [x29, #-8]
  41f3d8:	ldr	x8, [x8]
  41f3dc:	ldr	x8, [x8, #208]
  41f3e0:	ldur	x0, [x29, #-8]
  41f3e4:	ldr	x1, [sp, #16]
  41f3e8:	ldr	x2, [sp, #8]
  41f3ec:	blr	x8
  41f3f0:	ldp	x29, x30, [sp, #32]
  41f3f4:	add	sp, sp, #0x30
  41f3f8:	ret
  41f3fc:	sub	sp, sp, #0x40
  41f400:	stp	x29, x30, [sp, #48]
  41f404:	add	x29, sp, #0x30
  41f408:	stur	x0, [x29, #-8]
  41f40c:	stur	x1, [x29, #-16]
  41f410:	str	x2, [sp, #24]
  41f414:	str	x3, [sp, #16]
  41f418:	str	x4, [sp, #8]
  41f41c:	ldur	x8, [x29, #-8]
  41f420:	ldr	x8, [x8]
  41f424:	ldr	x8, [x8, #216]
  41f428:	ldur	x0, [x29, #-8]
  41f42c:	ldur	x1, [x29, #-16]
  41f430:	ldr	x2, [sp, #24]
  41f434:	ldr	x3, [sp, #16]
  41f438:	ldr	x4, [sp, #8]
  41f43c:	blr	x8
  41f440:	ldp	x29, x30, [sp, #48]
  41f444:	add	sp, sp, #0x40
  41f448:	ret
  41f44c:	sub	sp, sp, #0x30
  41f450:	stp	x29, x30, [sp, #32]
  41f454:	add	x29, sp, #0x20
  41f458:	stur	x0, [x29, #-8]
  41f45c:	str	x1, [sp, #16]
  41f460:	str	x2, [sp, #8]
  41f464:	ldur	x8, [x29, #-8]
  41f468:	ldr	x8, [x8]
  41f46c:	ldr	x8, [x8, #224]
  41f470:	ldur	x0, [x29, #-8]
  41f474:	ldr	x1, [sp, #16]
  41f478:	ldr	x2, [sp, #8]
  41f47c:	blr	x8
  41f480:	ldp	x29, x30, [sp, #32]
  41f484:	add	sp, sp, #0x30
  41f488:	ret
  41f48c:	sub	sp, sp, #0x30
  41f490:	stp	x29, x30, [sp, #32]
  41f494:	add	x29, sp, #0x20
  41f498:	stur	x0, [x29, #-8]
  41f49c:	str	x1, [sp, #16]
  41f4a0:	str	x2, [sp, #8]
  41f4a4:	ldur	x8, [x29, #-8]
  41f4a8:	ldr	x8, [x8]
  41f4ac:	ldr	x8, [x8, #232]
  41f4b0:	ldur	x0, [x29, #-8]
  41f4b4:	ldr	x1, [sp, #16]
  41f4b8:	ldr	x2, [sp, #8]
  41f4bc:	blr	x8
  41f4c0:	and	w0, w0, #0x1
  41f4c4:	ldp	x29, x30, [sp, #32]
  41f4c8:	add	sp, sp, #0x30
  41f4cc:	ret
  41f4d0:	stp	x29, x30, [sp, #-32]!
  41f4d4:	str	x28, [sp, #16]
  41f4d8:	mov	x29, sp
  41f4dc:	sub	sp, sp, #0x1, lsl #12
  41f4e0:	sub	sp, sp, #0x920
  41f4e4:	add	x8, sp, #0x1, lsl #12
  41f4e8:	add	x8, x8, #0x2f0
  41f4ec:	adrp	x1, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  41f4f0:	add	x1, x1, #0x888
  41f4f4:	mov	x2, #0x38                  	// #56
  41f4f8:	mov	x9, #0x14                  	// #20
  41f4fc:	mov	w10, #0xfffffffe            	// #-2
  41f500:	adrp	x11, 47d000 <renameat2@@Base+0x9768>
  41f504:	add	x11, x11, #0x382
  41f508:	adrp	x12, 47d000 <renameat2@@Base+0x9768>
  41f50c:	add	x12, x12, #0x498
  41f510:	adrp	x13, 47d000 <renameat2@@Base+0x9768>
  41f514:	add	x13, x13, #0x509
  41f518:	mov	w14, #0x0                   	// #0
  41f51c:	mov	w15, #0x1                   	// #1
  41f520:	adrp	x16, 47e000 <renameat2@@Base+0xa768>
  41f524:	add	x16, x16, #0x105
  41f528:	sub	x17, x29, #0x48
  41f52c:	sub	x18, x29, #0x7c
  41f530:	add	x3, sp, #0x1, lsl #12
  41f534:	add	x3, x3, #0x430
  41f538:	stur	x0, [x29, #-8]
  41f53c:	mov	x0, x17
  41f540:	str	x8, [sp, #3040]
  41f544:	str	x9, [sp, #3032]
  41f548:	str	w10, [sp, #3028]
  41f54c:	str	x11, [sp, #3016]
  41f550:	str	x12, [sp, #3008]
  41f554:	str	x13, [sp, #3000]
  41f558:	str	w14, [sp, #2996]
  41f55c:	str	w15, [sp, #2992]
  41f560:	str	x16, [sp, #2984]
  41f564:	str	x18, [sp, #2976]
  41f568:	str	x3, [sp, #2968]
  41f56c:	bl	402760 <memcpy@plt>
  41f570:	str	wzr, [sp, #5132]
  41f574:	str	wzr, [sp, #5068]
  41f578:	ldr	x8, [sp, #2976]
  41f57c:	stur	x8, [x29, #-136]
  41f580:	stur	x8, [x29, #-144]
  41f584:	ldr	x9, [sp, #2968]
  41f588:	str	x9, [sp, #5160]
  41f58c:	str	x9, [sp, #5152]
  41f590:	ldr	x11, [sp, #3032]
  41f594:	str	x11, [sp, #5144]
  41f598:	stur	wzr, [x29, #-80]
  41f59c:	stur	wzr, [x29, #-84]
  41f5a0:	stur	wzr, [x29, #-76]
  41f5a4:	ldr	w10, [sp, #3028]
  41f5a8:	stur	w10, [x29, #-12]
  41f5ac:	b	41f5bc <readlinkat@plt+0x1c68c>
  41f5b0:	ldur	x8, [x29, #-144]
  41f5b4:	add	x8, x8, #0x2
  41f5b8:	stur	x8, [x29, #-144]
  41f5bc:	ldur	w8, [x29, #-80]
  41f5c0:	ldur	x9, [x29, #-144]
  41f5c4:	strh	w8, [x9]
  41f5c8:	ldur	x9, [x29, #-136]
  41f5cc:	ldr	x10, [sp, #5144]
  41f5d0:	mov	x11, #0x2                   	// #2
  41f5d4:	mul	x10, x11, x10
  41f5d8:	add	x9, x9, x10
  41f5dc:	mov	x10, #0xfffffffffffffffe    	// #-2
  41f5e0:	add	x9, x9, x10
  41f5e4:	ldur	x10, [x29, #-144]
  41f5e8:	cmp	x9, x10
  41f5ec:	b.hi	41f79c <readlinkat@plt+0x1c86c>  // b.pmore
  41f5f0:	ldur	x8, [x29, #-144]
  41f5f4:	ldur	x9, [x29, #-136]
  41f5f8:	subs	x8, x8, x9
  41f5fc:	mov	x9, #0x2                   	// #2
  41f600:	sdiv	x8, x8, x9
  41f604:	add	x8, x8, #0x1
  41f608:	str	x8, [sp, #5056]
  41f60c:	ldr	x8, [sp, #5144]
  41f610:	mov	x9, #0x14                  	// #20
  41f614:	cmp	x9, x8
  41f618:	b.hi	41f620 <readlinkat@plt+0x1c6f0>  // b.pmore
  41f61c:	b	437ab8 <readlinkat@plt+0x34b88>
  41f620:	ldr	x8, [sp, #5144]
  41f624:	mov	x9, #0x2                   	// #2
  41f628:	mul	x8, x8, x9
  41f62c:	str	x8, [sp, #5144]
  41f630:	ldr	x8, [sp, #5144]
  41f634:	mov	x9, #0x14                  	// #20
  41f638:	cmp	x9, x8
  41f63c:	b.cs	41f648 <readlinkat@plt+0x1c718>  // b.hs, b.nlast
  41f640:	mov	x8, #0x14                  	// #20
  41f644:	str	x8, [sp, #5144]
  41f648:	ldur	x8, [x29, #-136]
  41f64c:	str	x8, [sp, #5048]
  41f650:	ldr	x8, [sp, #5144]
  41f654:	mov	x9, #0x3a                  	// #58
  41f658:	mul	x8, x8, x9
  41f65c:	add	x0, x8, #0x37
  41f660:	bl	402990 <malloc@plt>
  41f664:	str	x0, [sp, #5040]
  41f668:	ldr	x8, [sp, #5040]
  41f66c:	cbnz	x8, 41f674 <readlinkat@plt+0x1c744>
  41f670:	b	437ab8 <readlinkat@plt+0x34b88>
  41f674:	ldr	x0, [sp, #5040]
  41f678:	ldur	x1, [x29, #-136]
  41f67c:	ldr	x8, [sp, #5056]
  41f680:	mov	x9, #0x2                   	// #2
  41f684:	mul	x2, x8, x9
  41f688:	str	x9, [sp, #2960]
  41f68c:	bl	402760 <memcpy@plt>
  41f690:	ldr	x8, [sp, #5040]
  41f694:	stur	x8, [x29, #-136]
  41f698:	ldr	x8, [sp, #5144]
  41f69c:	ldr	x9, [sp, #2960]
  41f6a0:	mul	x8, x8, x9
  41f6a4:	add	x8, x8, #0x37
  41f6a8:	str	x8, [sp, #5032]
  41f6ac:	ldr	x8, [sp, #5032]
  41f6b0:	mov	x10, #0x38                  	// #56
  41f6b4:	udiv	x8, x8, x10
  41f6b8:	ldr	x10, [sp, #5040]
  41f6bc:	mov	x11, #0x38                  	// #56
  41f6c0:	mul	x8, x11, x8
  41f6c4:	add	x8, x10, x8
  41f6c8:	str	x8, [sp, #5040]
  41f6cc:	ldr	x0, [sp, #5040]
  41f6d0:	ldr	x1, [sp, #5160]
  41f6d4:	ldr	x8, [sp, #5056]
  41f6d8:	mov	x9, #0x38                  	// #56
  41f6dc:	mul	x2, x8, x9
  41f6e0:	str	x9, [sp, #2952]
  41f6e4:	bl	402760 <memcpy@plt>
  41f6e8:	ldr	x8, [sp, #5040]
  41f6ec:	str	x8, [sp, #5160]
  41f6f0:	ldr	x8, [sp, #5144]
  41f6f4:	ldr	x9, [sp, #2952]
  41f6f8:	mul	x8, x8, x9
  41f6fc:	add	x8, x8, #0x37
  41f700:	str	x8, [sp, #5024]
  41f704:	ldr	x8, [sp, #5024]
  41f708:	udiv	x8, x8, x9
  41f70c:	ldr	x10, [sp, #5040]
  41f710:	mov	x11, #0x38                  	// #56
  41f714:	mul	x8, x11, x8
  41f718:	add	x8, x10, x8
  41f71c:	str	x8, [sp, #5040]
  41f720:	ldr	x8, [sp, #5048]
  41f724:	sub	x9, x29, #0x7c
  41f728:	cmp	x8, x9
  41f72c:	b.eq	41f738 <readlinkat@plt+0x1c808>  // b.none
  41f730:	ldr	x0, [sp, #5048]
  41f734:	bl	402c30 <free@plt>
  41f738:	ldur	x8, [x29, #-136]
  41f73c:	ldr	x9, [sp, #5056]
  41f740:	mov	x10, #0x2                   	// #2
  41f744:	mul	x9, x10, x9
  41f748:	add	x8, x8, x9
  41f74c:	mov	x9, #0xfffffffffffffffe    	// #-2
  41f750:	add	x8, x8, x9
  41f754:	stur	x8, [x29, #-144]
  41f758:	ldr	x8, [sp, #5160]
  41f75c:	ldr	x11, [sp, #5056]
  41f760:	mov	x12, #0x38                  	// #56
  41f764:	mul	x11, x12, x11
  41f768:	add	x8, x8, x11
  41f76c:	mov	x11, #0xffffffffffffffc8    	// #-56
  41f770:	add	x8, x8, x11
  41f774:	str	x8, [sp, #5152]
  41f778:	ldur	x8, [x29, #-136]
  41f77c:	ldr	x11, [sp, #5144]
  41f780:	mul	x10, x10, x11
  41f784:	add	x8, x8, x10
  41f788:	add	x8, x8, x9
  41f78c:	ldur	x9, [x29, #-144]
  41f790:	cmp	x8, x9
  41f794:	b.hi	41f79c <readlinkat@plt+0x1c86c>  // b.pmore
  41f798:	b	437aac <readlinkat@plt+0x34b7c>
  41f79c:	ldur	w8, [x29, #-80]
  41f7a0:	cmp	w8, #0xc
  41f7a4:	b.ne	41f7ac <readlinkat@plt+0x1c87c>  // b.any
  41f7a8:	b	437aa4 <readlinkat@plt+0x34b74>
  41f7ac:	ldursw	x8, [x29, #-80]
  41f7b0:	adrp	x9, 47d000 <renameat2@@Base+0x9768>
  41f7b4:	add	x9, x9, #0x310
  41f7b8:	ldrsb	w10, [x9, x8]
  41f7bc:	str	w10, [sp, #5140]
  41f7c0:	ldr	w10, [sp, #5140]
  41f7c4:	mov	w11, #0xffffffa3            	// #-93
  41f7c8:	cmp	w10, w11
  41f7cc:	b.ne	41f7d4 <readlinkat@plt+0x1c8a4>  // b.any
  41f7d0:	b	41f904 <readlinkat@plt+0x1c9d4>
  41f7d4:	ldur	w8, [x29, #-12]
  41f7d8:	mov	w9, #0xfffffffe            	// #-2
  41f7dc:	cmp	w8, w9
  41f7e0:	b.ne	41f7f4 <readlinkat@plt+0x1c8c4>  // b.any
  41f7e4:	ldur	x1, [x29, #-8]
  41f7e8:	sub	x0, x29, #0x48
  41f7ec:	bl	437be4 <readlinkat@plt+0x34cb4>
  41f7f0:	stur	w0, [x29, #-12]
  41f7f4:	ldur	w8, [x29, #-12]
  41f7f8:	cmp	w8, #0x0
  41f7fc:	cset	w8, gt
  41f800:	tbnz	w8, #0, 41f810 <readlinkat@plt+0x1c8e0>
  41f804:	str	wzr, [sp, #5132]
  41f808:	stur	wzr, [x29, #-12]
  41f80c:	b	41f840 <readlinkat@plt+0x1c910>
  41f810:	ldur	w8, [x29, #-12]
  41f814:	cmp	w8, #0x115
  41f818:	b.hi	41f830 <readlinkat@plt+0x1c900>  // b.pmore
  41f81c:	ldursw	x8, [x29, #-12]
  41f820:	ldr	x9, [sp, #3016]
  41f824:	ldrb	w10, [x9, x8]
  41f828:	str	w10, [sp, #2948]
  41f82c:	b	41f838 <readlinkat@plt+0x1c908>
  41f830:	mov	w8, #0x2                   	// #2
  41f834:	str	w8, [sp, #2948]
  41f838:	ldr	w8, [sp, #2948]
  41f83c:	str	w8, [sp, #5132]
  41f840:	ldr	w8, [sp, #5132]
  41f844:	ldr	w9, [sp, #5140]
  41f848:	add	w8, w9, w8
  41f84c:	str	w8, [sp, #5140]
  41f850:	ldr	w8, [sp, #5140]
  41f854:	cmp	w8, #0x0
  41f858:	cset	w8, lt  // lt = tstop
  41f85c:	tbnz	w8, #0, 41f888 <readlinkat@plt+0x1c958>
  41f860:	ldr	w8, [sp, #5140]
  41f864:	mov	w9, #0x70                  	// #112
  41f868:	cmp	w9, w8
  41f86c:	b.lt	41f888 <readlinkat@plt+0x1c958>  // b.tstop
  41f870:	ldrsw	x8, [sp, #5140]
  41f874:	ldr	x9, [sp, #3008]
  41f878:	ldrsb	w10, [x9, x8]
  41f87c:	ldr	w11, [sp, #5132]
  41f880:	cmp	w10, w11
  41f884:	b.eq	41f88c <readlinkat@plt+0x1c95c>  // b.none
  41f888:	b	41f904 <readlinkat@plt+0x1c9d4>
  41f88c:	ldrsw	x8, [sp, #5140]
  41f890:	ldr	x9, [sp, #3000]
  41f894:	ldrb	w10, [x9, x8]
  41f898:	str	w10, [sp, #5140]
  41f89c:	ldr	w10, [sp, #5140]
  41f8a0:	cmp	w10, #0x0
  41f8a4:	cset	w10, gt
  41f8a8:	tbnz	w10, #0, 41f8c0 <readlinkat@plt+0x1c990>
  41f8ac:	ldr	w8, [sp, #5140]
  41f8b0:	mov	w9, wzr
  41f8b4:	subs	w8, w9, w8
  41f8b8:	str	w8, [sp, #5140]
  41f8bc:	b	41f924 <readlinkat@plt+0x1c9f4>
  41f8c0:	ldur	w8, [x29, #-84]
  41f8c4:	cbz	w8, 41f8d4 <readlinkat@plt+0x1c9a4>
  41f8c8:	ldur	w8, [x29, #-84]
  41f8cc:	subs	w8, w8, #0x1
  41f8d0:	stur	w8, [x29, #-84]
  41f8d4:	mov	w8, #0xfffffffe            	// #-2
  41f8d8:	stur	w8, [x29, #-12]
  41f8dc:	ldr	w8, [sp, #5140]
  41f8e0:	stur	w8, [x29, #-80]
  41f8e4:	ldr	x9, [sp, #5152]
  41f8e8:	add	x9, x9, #0x38
  41f8ec:	str	x9, [sp, #5152]
  41f8f0:	mov	x0, x9
  41f8f4:	sub	x1, x29, #0x48
  41f8f8:	mov	x2, #0x38                  	// #56
  41f8fc:	bl	402760 <memcpy@plt>
  41f900:	b	41f5b0 <readlinkat@plt+0x1c680>
  41f904:	ldursw	x8, [x29, #-80]
  41f908:	adrp	x9, 47d000 <renameat2@@Base+0x9768>
  41f90c:	add	x9, x9, #0x57a
  41f910:	ldrb	w10, [x9, x8]
  41f914:	str	w10, [sp, #5140]
  41f918:	ldr	w10, [sp, #5140]
  41f91c:	cbnz	w10, 41f924 <readlinkat@plt+0x1c9f4>
  41f920:	b	4378bc <readlinkat@plt+0x3498c>
  41f924:	ldrsw	x8, [sp, #5140]
  41f928:	adrp	x9, 47d000 <renameat2@@Base+0x9768>
  41f92c:	add	x9, x9, #0x5ec
  41f930:	ldrb	w10, [x9, x8]
  41f934:	str	w10, [sp, #5068]
  41f938:	ldr	x8, [sp, #5152]
  41f93c:	ldr	w10, [sp, #5068]
  41f940:	mov	w11, #0x1                   	// #1
  41f944:	subs	w10, w11, w10
  41f948:	mov	w0, w10
  41f94c:	sxtw	x9, w0
  41f950:	mov	x12, #0x38                  	// #56
  41f954:	mul	x9, x12, x9
  41f958:	add	x1, x8, x9
  41f95c:	add	x0, sp, #0x1, lsl #12
  41f960:	add	x0, x0, #0x3d0
  41f964:	mov	x2, #0x38                  	// #56
  41f968:	bl	402760 <memcpy@plt>
  41f96c:	ldr	w10, [sp, #5140]
  41f970:	subs	w10, w10, #0x4
  41f974:	mov	w8, w10
  41f978:	ubfx	x8, x8, #0, #32
  41f97c:	cmp	x8, #0x57
  41f980:	str	x8, [sp, #2936]
  41f984:	b.hi	4377bc <readlinkat@plt+0x3488c>  // b.pmore
  41f988:	adrp	x8, 47d000 <renameat2@@Base+0x9768>
  41f98c:	add	x8, x8, #0x1b0
  41f990:	ldr	x11, [sp, #2936]
  41f994:	ldrsw	x10, [x8, x11, lsl #2]
  41f998:	add	x9, x8, x10
  41f99c:	br	x9
  41f9a0:	ldur	x8, [x29, #-8]
  41f9a4:	ldr	x9, [sp, #5152]
  41f9a8:	ldr	q0, [x9]
  41f9ac:	stur	q0, [x8, #88]
  41f9b0:	ldur	x8, [x29, #-8]
  41f9b4:	mov	w10, #0x1                   	// #1
  41f9b8:	strb	w10, [x8, #160]
  41f9bc:	ldur	x1, [x29, #-8]
  41f9c0:	adrp	x0, 47e000 <renameat2@@Base+0xa768>
  41f9c4:	add	x0, x0, #0xd6
  41f9c8:	bl	43f8b8 <readlinkat@plt+0x3c988>
  41f9cc:	b	4377bc <readlinkat@plt+0x3488c>
  41f9d0:	ldur	x8, [x29, #-8]
  41f9d4:	ldr	x9, [x8, #200]
  41f9d8:	add	x9, x9, #0x1
  41f9dc:	str	x9, [x8, #200]
  41f9e0:	ldur	x8, [x29, #-8]
  41f9e4:	ldr	x9, [x8, #168]
  41f9e8:	add	x9, x9, #0x1
  41f9ec:	str	x9, [x8, #168]
  41f9f0:	ldur	x1, [x29, #-8]
  41f9f4:	adrp	x0, 47e000 <renameat2@@Base+0xa768>
  41f9f8:	add	x0, x0, #0xe8
  41f9fc:	bl	43f8b8 <readlinkat@plt+0x3c988>
  41fa00:	b	4377bc <readlinkat@plt+0x3488c>
  41fa04:	ldur	x8, [x29, #-8]
  41fa08:	ldr	x9, [x8, #200]
  41fa0c:	add	x9, x9, #0x1
  41fa10:	str	x9, [x8, #200]
  41fa14:	ldur	x1, [x29, #-8]
  41fa18:	adrp	x0, 47a000 <renameat2@@Base+0x6768>
  41fa1c:	add	x0, x0, #0x797
  41fa20:	bl	43f8b8 <readlinkat@plt+0x3c988>
  41fa24:	b	4377bc <readlinkat@plt+0x3488c>
  41fa28:	ldur	x8, [x29, #-8]
  41fa2c:	ldr	x9, [x8, #184]
  41fa30:	add	x9, x9, #0x1
  41fa34:	str	x9, [x8, #184]
  41fa38:	ldur	x1, [x29, #-8]
  41fa3c:	adrp	x0, 47e000 <renameat2@@Base+0xa768>
  41fa40:	add	x0, x0, #0xf1
  41fa44:	bl	43f8b8 <readlinkat@plt+0x3c988>
  41fa48:	b	4377bc <readlinkat@plt+0x3488c>
  41fa4c:	ldur	x8, [x29, #-8]
  41fa50:	ldr	x9, [x8, #208]
  41fa54:	add	x9, x9, #0x1
  41fa58:	str	x9, [x8, #208]
  41fa5c:	ldur	x1, [x29, #-8]
  41fa60:	adrp	x0, 47e000 <renameat2@@Base+0xa768>
  41fa64:	add	x0, x0, #0xf7
  41fa68:	bl	43f8b8 <readlinkat@plt+0x3c988>
  41fa6c:	b	4377bc <readlinkat@plt+0x3488c>
  41fa70:	ldur	x8, [x29, #-8]
  41fa74:	ldr	x9, [x8, #168]
  41fa78:	add	x9, x9, #0x1
  41fa7c:	str	x9, [x8, #168]
  41fa80:	ldur	x1, [x29, #-8]
  41fa84:	adrp	x0, 47e000 <renameat2@@Base+0xa768>
  41fa88:	add	x0, x0, #0xfc
  41fa8c:	bl	43f8b8 <readlinkat@plt+0x3c988>
  41fa90:	b	4377bc <readlinkat@plt+0x3488c>
  41fa94:	ldur	x8, [x29, #-8]
  41fa98:	ldr	x9, [x8, #176]
  41fa9c:	add	x9, x9, #0x1
  41faa0:	str	x9, [x8, #176]
  41faa4:	ldur	x1, [x29, #-8]
  41faa8:	adrp	x0, 47e000 <renameat2@@Base+0xa768>
  41faac:	add	x0, x0, #0x101
  41fab0:	bl	43f8b8 <readlinkat@plt+0x3c988>
  41fab4:	b	4377bc <readlinkat@plt+0x3488c>
  41fab8:	ldur	x1, [x29, #-8]
  41fabc:	ldr	x0, [sp, #2984]
  41fac0:	bl	43fc90 <readlinkat@plt+0x3cd60>
  41fac4:	b	4377bc <readlinkat@plt+0x3488c>
  41fac8:	ldur	x1, [x29, #-8]
  41facc:	adrp	x0, 47b000 <renameat2@@Base+0x7768>
  41fad0:	add	x0, x0, #0x3f9
  41fad4:	bl	43f8b8 <readlinkat@plt+0x3c988>
  41fad8:	b	4377bc <readlinkat@plt+0x3488c>
  41fadc:	ldur	x1, [x29, #-8]
  41fae0:	adrp	x0, 47e000 <renameat2@@Base+0xa768>
  41fae4:	add	x0, x0, #0x10e
  41fae8:	bl	43fc90 <readlinkat@plt+0x3cd60>
  41faec:	b	4377bc <readlinkat@plt+0x3488c>
  41faf0:	ldur	x0, [x29, #-8]
  41faf4:	ldr	x8, [sp, #5152]
  41faf8:	ldur	x1, [x8, #-48]
  41fafc:	mov	x8, xzr
  41fb00:	mov	x2, x8
  41fb04:	mov	x3, x8
  41fb08:	mov	w9, wzr
  41fb0c:	mov	w4, w9
  41fb10:	bl	43fe74 <readlinkat@plt+0x3cf44>
  41fb14:	ldr	x8, [sp, #5152]
  41fb18:	ldr	x8, [x8]
  41fb1c:	ldur	x10, [x29, #-8]
  41fb20:	str	w8, [x10, #28]
  41fb24:	b	4377bc <readlinkat@plt+0x3488c>
  41fb28:	ldur	x0, [x29, #-8]
  41fb2c:	ldr	x8, [sp, #5152]
  41fb30:	ldur	x1, [x8, #-160]
  41fb34:	ldr	x8, [sp, #5152]
  41fb38:	ldur	x2, [x8, #-48]
  41fb3c:	mov	x8, xzr
  41fb40:	mov	x3, x8
  41fb44:	mov	w9, wzr
  41fb48:	mov	w4, w9
  41fb4c:	bl	43fe74 <readlinkat@plt+0x3cf44>
  41fb50:	ldr	x8, [sp, #5152]
  41fb54:	ldr	x8, [x8]
  41fb58:	ldur	x10, [x29, #-8]
  41fb5c:	str	w8, [x10, #28]
  41fb60:	b	4377bc <readlinkat@plt+0x3488c>
  41fb64:	ldur	x0, [x29, #-8]
  41fb68:	ldr	x8, [sp, #5152]
  41fb6c:	mov	x9, #0xfffffffffffffef0    	// #-272
  41fb70:	add	x8, x8, x9
  41fb74:	ldr	x1, [x8]
  41fb78:	ldr	x8, [sp, #5152]
  41fb7c:	ldur	x2, [x8, #-160]
  41fb80:	ldr	x8, [sp, #5152]
  41fb84:	ldur	x3, [x8, #-56]
  41fb88:	ldr	x8, [sp, #5152]
  41fb8c:	ldur	x8, [x8, #-48]
  41fb90:	mov	w4, w8
  41fb94:	bl	43fe74 <readlinkat@plt+0x3cf44>
  41fb98:	ldr	x9, [sp, #5152]
  41fb9c:	ldr	x9, [x9]
  41fba0:	ldur	x10, [x29, #-8]
  41fba4:	str	w9, [x10, #28]
  41fba8:	b	4377bc <readlinkat@plt+0x3488c>
  41fbac:	ldur	x0, [x29, #-8]
  41fbb0:	ldr	x8, [sp, #5152]
  41fbb4:	ldur	x1, [x8, #-48]
  41fbb8:	mov	x8, xzr
  41fbbc:	mov	x2, x8
  41fbc0:	mov	x3, x8
  41fbc4:	mov	w9, wzr
  41fbc8:	mov	w4, w9
  41fbcc:	bl	43fe74 <readlinkat@plt+0x3cf44>
  41fbd0:	ldur	x8, [x29, #-8]
  41fbd4:	mov	w9, #0x2                   	// #2
  41fbd8:	str	w9, [x8, #28]
  41fbdc:	b	4377bc <readlinkat@plt+0x3488c>
  41fbe0:	ldur	x0, [x29, #-8]
  41fbe4:	ldr	x8, [sp, #5152]
  41fbe8:	ldur	x1, [x8, #-160]
  41fbec:	ldr	x8, [sp, #5152]
  41fbf0:	ldur	x2, [x8, #-48]
  41fbf4:	mov	x8, xzr
  41fbf8:	mov	x3, x8
  41fbfc:	mov	w9, wzr
  41fc00:	mov	w4, w9
  41fc04:	bl	43fe74 <readlinkat@plt+0x3cf44>
  41fc08:	ldur	x8, [x29, #-8]
  41fc0c:	mov	w9, #0x2                   	// #2
  41fc10:	str	w9, [x8, #28]
  41fc14:	b	4377bc <readlinkat@plt+0x3488c>
  41fc18:	ldur	x0, [x29, #-8]
  41fc1c:	ldr	x8, [sp, #5152]
  41fc20:	mov	x9, #0xfffffffffffffef0    	// #-272
  41fc24:	add	x8, x8, x9
  41fc28:	ldr	x1, [x8]
  41fc2c:	ldr	x8, [sp, #5152]
  41fc30:	ldur	x2, [x8, #-160]
  41fc34:	ldr	x8, [sp, #5152]
  41fc38:	ldur	x3, [x8, #-56]
  41fc3c:	ldr	x8, [sp, #5152]
  41fc40:	ldur	x8, [x8, #-48]
  41fc44:	mov	w4, w8
  41fc48:	bl	43fe74 <readlinkat@plt+0x3cf44>
  41fc4c:	ldur	x9, [x29, #-8]
  41fc50:	mov	w8, #0x2                   	// #2
  41fc54:	str	w8, [x9, #28]
  41fc58:	b	4377bc <readlinkat@plt+0x3488c>
  41fc5c:	ldur	x8, [x29, #-8]
  41fc60:	ldr	x9, [x8, #208]
  41fc64:	add	x9, x9, #0x1
  41fc68:	str	x9, [x8, #208]
  41fc6c:	ldur	x0, [x29, #-8]
  41fc70:	ldr	x8, [sp, #5152]
  41fc74:	ldr	x9, [sp, #5152]
  41fc78:	ldr	x2, [x9]
  41fc7c:	ldur	q0, [x8, #-56]
  41fc80:	add	x1, sp, #0x1, lsl #12
  41fc84:	add	x1, x1, #0x380
  41fc88:	ldr	x9, [sp, #3040]
  41fc8c:	str	q0, [x9, #144]
  41fc90:	ldur	x8, [x8, #-40]
  41fc94:	str	x8, [sp, #5008]
  41fc98:	bl	43fec4 <readlinkat@plt+0x3cf94>
  41fc9c:	tbnz	w0, #0, 41fca4 <readlinkat@plt+0x1cd74>
  41fca0:	b	437aac <readlinkat@plt+0x34b7c>
  41fca4:	b	4377bc <readlinkat@plt+0x3488c>
  41fca8:	ldr	x8, [sp, #5152]
  41fcac:	ldr	x8, [x8]
  41fcb0:	ldur	x9, [x29, #-8]
  41fcb4:	str	w8, [x9, #20]
  41fcb8:	b	4377bc <readlinkat@plt+0x3488c>
  41fcbc:	ldur	x8, [x29, #-8]
  41fcc0:	mov	w9, #0x1                   	// #1
  41fcc4:	str	w9, [x8, #20]
  41fcc8:	ldur	x8, [x29, #-8]
  41fccc:	ldr	x10, [x8, #192]
  41fcd0:	add	x10, x10, #0x1
  41fcd4:	str	x10, [x8, #192]
  41fcd8:	b	4377bc <readlinkat@plt+0x3488c>
  41fcdc:	ldr	x8, [sp, #5152]
  41fce0:	ldr	x8, [x8]
  41fce4:	ldur	x9, [x29, #-8]
  41fce8:	str	w8, [x9, #24]
  41fcec:	b	4377bc <readlinkat@plt+0x3488c>
  41fcf0:	ldur	x8, [x29, #-8]
  41fcf4:	mov	w9, #0x6270                	// #25200
  41fcf8:	str	w9, [x8, #24]
  41fcfc:	b	4377bc <readlinkat@plt+0x3488c>
  41fd00:	ldr	x8, [sp, #5152]
  41fd04:	ldur	x8, [x8, #-56]
  41fd08:	ldur	x9, [x29, #-8]
  41fd0c:	str	w8, [x9, #24]
  41fd10:	ldur	x0, [x29, #-8]
  41fd14:	ldr	x1, [sp, #5152]
  41fd18:	add	x9, sp, #0x1, lsl #12
  41fd1c:	add	x9, x9, #0x348
  41fd20:	str	x0, [sp, #2928]
  41fd24:	mov	x0, x9
  41fd28:	mov	x2, #0x38                  	// #56
  41fd2c:	str	x9, [sp, #2920]
  41fd30:	bl	402760 <memcpy@plt>
  41fd34:	ldr	x0, [sp, #2928]
  41fd38:	ldr	x1, [sp, #2920]
  41fd3c:	mov	w2, #0x1                   	// #1
  41fd40:	bl	4409c8 <readlinkat@plt+0x3da98>
  41fd44:	tbnz	w0, #0, 41fd4c <readlinkat@plt+0x1ce1c>
  41fd48:	b	437aac <readlinkat@plt+0x34b7c>
  41fd4c:	ldur	x1, [x29, #-8]
  41fd50:	ldr	x0, [sp, #2984]
  41fd54:	bl	43fc90 <readlinkat@plt+0x3cd60>
  41fd58:	b	4377bc <readlinkat@plt+0x3488c>
  41fd5c:	ldur	x8, [x29, #-8]
  41fd60:	mov	w9, #0x6270                	// #25200
  41fd64:	str	w9, [x8, #24]
  41fd68:	ldur	x0, [x29, #-8]
  41fd6c:	ldr	x1, [sp, #5152]
  41fd70:	add	x8, sp, #0x1, lsl #12
  41fd74:	add	x8, x8, #0x310
  41fd78:	str	x0, [sp, #2912]
  41fd7c:	mov	x0, x8
  41fd80:	mov	x2, #0x38                  	// #56
  41fd84:	str	x8, [sp, #2904]
  41fd88:	bl	402760 <memcpy@plt>
  41fd8c:	ldr	x0, [sp, #2912]
  41fd90:	ldr	x1, [sp, #2904]
  41fd94:	mov	w2, #0x1                   	// #1
  41fd98:	bl	4409c8 <readlinkat@plt+0x3da98>
  41fd9c:	tbnz	w0, #0, 41fda4 <readlinkat@plt+0x1ce74>
  41fda0:	b	437aac <readlinkat@plt+0x34b7c>
  41fda4:	ldur	x1, [x29, #-8]
  41fda8:	ldr	x0, [sp, #2984]
  41fdac:	bl	43fc90 <readlinkat@plt+0x3cd60>
  41fdb0:	b	4377bc <readlinkat@plt+0x3488c>
  41fdb4:	ldur	x0, [x29, #-8]
  41fdb8:	ldr	x8, [sp, #5152]
  41fdbc:	ldr	x9, [sp, #5152]
  41fdc0:	ldr	x2, [x9]
  41fdc4:	ldur	q0, [x8, #-56]
  41fdc8:	add	x1, sp, #0x1, lsl #12
  41fdcc:	add	x1, x1, #0x2f0
  41fdd0:	ldr	x9, [sp, #3040]
  41fdd4:	str	q0, [x9]
  41fdd8:	ldur	x8, [x8, #-40]
  41fddc:	str	x8, [sp, #4864]
  41fde0:	bl	43fec4 <readlinkat@plt+0x3cf94>
  41fde4:	tbnz	w0, #0, 41fdec <readlinkat@plt+0x1cebc>
  41fde8:	b	437aac <readlinkat@plt+0x34b7c>
  41fdec:	ldr	w8, [sp, #2996]
  41fdf0:	tbnz	w8, #0, 41fdf8 <readlinkat@plt+0x1cec8>
  41fdf4:	b	4206dc <readlinkat@plt+0x1d7ac>
  41fdf8:	ldr	w8, [sp, #2996]
  41fdfc:	tbnz	w8, #0, 41fe04 <readlinkat@plt+0x1ced4>
  41fe00:	b	420328 <readlinkat@plt+0x1d3f8>
  41fe04:	ldr	x8, [sp, #5152]
  41fe08:	ldur	x8, [x8, #-112]
  41fe0c:	lsl	w8, w8, #24
  41fe10:	mov	x9, #0x18                  	// #24
  41fe14:	asr	w8, w8, w9
  41fe18:	mov	w9, wzr
  41fe1c:	mul	w8, w9, w8
  41fe20:	ldur	x10, [x29, #-8]
  41fe24:	ldr	w11, [x10, #24]
  41fe28:	lsl	w11, w11, #24
  41fe2c:	add	w8, w8, w11, asr #24
  41fe30:	mul	w8, w9, w8
  41fe34:	subs	w8, w8, #0x1
  41fe38:	cmp	w8, #0x0
  41fe3c:	cset	w8, ge  // ge = tcont
  41fe40:	tbnz	w8, #0, 41fe98 <readlinkat@plt+0x1cf68>
  41fe44:	ldr	x8, [sp, #5152]
  41fe48:	ldur	x8, [x8, #-112]
  41fe4c:	lsl	w8, w8, #24
  41fe50:	mov	x9, #0x18                  	// #24
  41fe54:	asr	w8, w8, w9
  41fe58:	mov	w9, wzr
  41fe5c:	mul	w8, w9, w8
  41fe60:	ldur	x10, [x29, #-8]
  41fe64:	ldr	w11, [x10, #24]
  41fe68:	lsl	w11, w11, #24
  41fe6c:	add	w8, w8, w11, asr #24
  41fe70:	mul	w8, w9, w8
  41fe74:	add	w8, w8, #0x1
  41fe78:	lsl	w8, w8, #30
  41fe7c:	subs	w8, w8, #0x1
  41fe80:	mov	w9, #0x2                   	// #2
  41fe84:	mul	w8, w8, w9
  41fe88:	add	w8, w8, #0x1
  41fe8c:	mvn	w8, w8
  41fe90:	str	w8, [sp, #2900]
  41fe94:	b	41fed0 <readlinkat@plt+0x1cfa0>
  41fe98:	ldr	x8, [sp, #5152]
  41fe9c:	ldur	x8, [x8, #-112]
  41fea0:	lsl	w8, w8, #24
  41fea4:	mov	x9, #0x18                  	// #24
  41fea8:	asr	w8, w8, w9
  41feac:	mov	w9, wzr
  41feb0:	mul	w8, w9, w8
  41feb4:	ldur	x10, [x29, #-8]
  41feb8:	ldr	w11, [x10, #24]
  41febc:	lsl	w11, w11, #24
  41fec0:	add	w8, w8, w11, asr #24
  41fec4:	mul	w8, w9, w8
  41fec8:	add	w8, w8, #0x0
  41fecc:	str	w8, [sp, #2900]
  41fed0:	ldr	w8, [sp, #2900]
  41fed4:	cmp	w8, #0x0
  41fed8:	cset	w8, ge  // ge = tcont
  41fedc:	tbnz	w8, #0, 420100 <readlinkat@plt+0x1d1d0>
  41fee0:	ldr	x8, [sp, #5152]
  41fee4:	ldur	x8, [x8, #-112]
  41fee8:	lsl	w8, w8, #24
  41feec:	asr	w8, w8, #24
  41fef0:	cmp	w8, #0x0
  41fef4:	cset	w8, ge  // ge = tcont
  41fef8:	tbnz	w8, #0, 420004 <readlinkat@plt+0x1d0d4>
  41fefc:	ldur	x8, [x29, #-8]
  41ff00:	mov	x9, #0x18                  	// #24
  41ff04:	ldr	w10, [x8, #24]
  41ff08:	lsl	w10, w10, #24
  41ff0c:	mov	x0, x9
  41ff10:	asr	w10, w10, w0
  41ff14:	ldr	x8, [sp, #5152]
  41ff18:	ldur	x8, [x8, #-112]
  41ff1c:	lsl	w8, w8, #24
  41ff20:	asr	w8, w8, w9
  41ff24:	mov	w9, wzr
  41ff28:	mul	w8, w9, w8
  41ff2c:	ldur	x11, [x29, #-8]
  41ff30:	ldr	w12, [x11, #24]
  41ff34:	lsl	w12, w12, #24
  41ff38:	add	w8, w8, w12, asr #24
  41ff3c:	mul	w8, w9, w8
  41ff40:	subs	w8, w8, #0x1
  41ff44:	cmp	w8, #0x0
  41ff48:	cset	w8, ge  // ge = tcont
  41ff4c:	str	w10, [sp, #2896]
  41ff50:	tbnz	w8, #0, 41ffa8 <readlinkat@plt+0x1d078>
  41ff54:	ldr	x8, [sp, #5152]
  41ff58:	ldur	x8, [x8, #-112]
  41ff5c:	lsl	w8, w8, #24
  41ff60:	mov	x9, #0x18                  	// #24
  41ff64:	asr	w8, w8, w9
  41ff68:	mov	w9, wzr
  41ff6c:	mul	w8, w9, w8
  41ff70:	ldur	x10, [x29, #-8]
  41ff74:	ldr	w11, [x10, #24]
  41ff78:	lsl	w11, w11, #24
  41ff7c:	add	w8, w8, w11, asr #24
  41ff80:	mul	w8, w9, w8
  41ff84:	add	w8, w8, #0x1
  41ff88:	lsl	w8, w8, #30
  41ff8c:	subs	w8, w8, #0x1
  41ff90:	mov	w9, #0x2                   	// #2
  41ff94:	mul	w8, w8, w9
  41ff98:	add	w8, w8, #0x1
  41ff9c:	mvn	w8, w8
  41ffa0:	str	w8, [sp, #2892]
  41ffa4:	b	41ffe0 <readlinkat@plt+0x1d0b0>
  41ffa8:	ldr	x8, [sp, #5152]
  41ffac:	ldur	x8, [x8, #-112]
  41ffb0:	lsl	w8, w8, #24
  41ffb4:	mov	x9, #0x18                  	// #24
  41ffb8:	asr	w8, w8, w9
  41ffbc:	mov	w9, wzr
  41ffc0:	mul	w8, w9, w8
  41ffc4:	ldur	x10, [x29, #-8]
  41ffc8:	ldr	w11, [x10, #24]
  41ffcc:	lsl	w11, w11, #24
  41ffd0:	add	w8, w8, w11, asr #24
  41ffd4:	mul	w8, w9, w8
  41ffd8:	add	w8, w8, #0x0
  41ffdc:	str	w8, [sp, #2892]
  41ffe0:	ldr	w8, [sp, #2892]
  41ffe4:	ldr	x9, [sp, #5152]
  41ffe8:	ldur	x9, [x9, #-112]
  41ffec:	lsl	w9, w9, #24
  41fff0:	subs	w8, w8, w9, asr #24
  41fff4:	ldr	w9, [sp, #2896]
  41fff8:	cmp	w9, w8
  41fffc:	b.lt	4202a0 <readlinkat@plt+0x1d370>  // b.tstop
  420000:	b	420204 <readlinkat@plt+0x1d2d4>
  420004:	ldr	x8, [sp, #5152]
  420008:	ldur	x8, [x8, #-112]
  42000c:	lsl	w8, w8, #24
  420010:	mov	x9, #0x18                  	// #24
  420014:	asr	w8, w8, w9
  420018:	mov	w9, wzr
  42001c:	mul	w8, w9, w8
  420020:	ldur	x10, [x29, #-8]
  420024:	ldr	w11, [x10, #24]
  420028:	lsl	w11, w11, #24
  42002c:	add	w8, w8, w11, asr #24
  420030:	mul	w8, w9, w8
  420034:	subs	w8, w8, #0x1
  420038:	cmp	w8, #0x0
  42003c:	cset	w8, ge  // ge = tcont
  420040:	tbnz	w8, #0, 420094 <readlinkat@plt+0x1d164>
  420044:	ldr	x8, [sp, #5152]
  420048:	ldur	x8, [x8, #-112]
  42004c:	lsl	w8, w8, #24
  420050:	mov	x9, #0x18                  	// #24
  420054:	asr	w8, w8, w9
  420058:	mov	w9, wzr
  42005c:	mul	w8, w9, w8
  420060:	ldur	x10, [x29, #-8]
  420064:	ldr	w11, [x10, #24]
  420068:	lsl	w11, w11, #24
  42006c:	add	w8, w8, w11, asr #24
  420070:	mul	w8, w9, w8
  420074:	add	w8, w8, #0x1
  420078:	lsl	w8, w8, #30
  42007c:	subs	w8, w8, #0x1
  420080:	mov	w9, #0x2                   	// #2
  420084:	mul	w8, w8, w9
  420088:	add	w8, w8, #0x1
  42008c:	str	w8, [sp, #2888]
  420090:	b	4200cc <readlinkat@plt+0x1d19c>
  420094:	ldr	x8, [sp, #5152]
  420098:	ldur	x8, [x8, #-112]
  42009c:	lsl	w8, w8, #24
  4200a0:	mov	x9, #0x18                  	// #24
  4200a4:	asr	w8, w8, w9
  4200a8:	mov	w9, wzr
  4200ac:	mul	w8, w9, w8
  4200b0:	ldur	x10, [x29, #-8]
  4200b4:	ldr	w11, [x10, #24]
  4200b8:	lsl	w11, w11, #24
  4200bc:	add	w8, w8, w11, asr #24
  4200c0:	mul	w8, w9, w8
  4200c4:	subs	w8, w8, #0x1
  4200c8:	str	w8, [sp, #2888]
  4200cc:	ldr	w8, [sp, #2888]
  4200d0:	ldr	x9, [sp, #5152]
  4200d4:	ldur	x9, [x9, #-112]
  4200d8:	lsl	w9, w9, #24
  4200dc:	mov	x10, #0x18                  	// #24
  4200e0:	subs	w8, w8, w9, asr #24
  4200e4:	ldur	x11, [x29, #-8]
  4200e8:	ldr	w9, [x11, #24]
  4200ec:	lsl	w9, w9, #24
  4200f0:	asr	w9, w9, w10
  4200f4:	cmp	w8, w9
  4200f8:	b.lt	4202a0 <readlinkat@plt+0x1d370>  // b.tstop
  4200fc:	b	420204 <readlinkat@plt+0x1d2d4>
  420100:	ldur	x8, [x29, #-8]
  420104:	mov	x9, #0x18                  	// #24
  420108:	ldr	w10, [x8, #24]
  42010c:	lsl	w10, w10, #24
  420110:	asr	w9, w10, w9
  420114:	cmp	w9, #0x0
  420118:	cset	w9, ge  // ge = tcont
  42011c:	tbnz	w9, #0, 420164 <readlinkat@plt+0x1d234>
  420120:	ldr	x8, [sp, #5152]
  420124:	ldur	x8, [x8, #-112]
  420128:	lsl	w8, w8, #24
  42012c:	mov	x9, #0x18                  	// #24
  420130:	mov	x0, x9
  420134:	asr	w8, w8, w0
  420138:	ldur	x10, [x29, #-8]
  42013c:	ldr	w11, [x10, #24]
  420140:	lsl	w11, w11, #24
  420144:	ldr	x10, [sp, #5152]
  420148:	ldur	x10, [x10, #-112]
  42014c:	lsl	w10, w10, #24
  420150:	asr	w9, w10, w9
  420154:	add	w9, w9, w11, asr #24
  420158:	cmp	w8, w9
  42015c:	b.le	4202a0 <readlinkat@plt+0x1d370>
  420160:	b	420204 <readlinkat@plt+0x1d2d4>
  420164:	ldr	x8, [sp, #5152]
  420168:	ldur	x8, [x8, #-112]
  42016c:	lsl	w8, w8, #24
  420170:	asr	w8, w8, #24
  420174:	cmp	w8, #0x0
  420178:	cset	w8, ge  // ge = tcont
  42017c:	tbnz	w8, #0, 4201c4 <readlinkat@plt+0x1d294>
  420180:	ldur	x8, [x29, #-8]
  420184:	mov	x9, #0x18                  	// #24
  420188:	ldr	w10, [x8, #24]
  42018c:	lsl	w10, w10, #24
  420190:	mov	x0, x9
  420194:	asr	w10, w10, w0
  420198:	ldur	x8, [x29, #-8]
  42019c:	ldr	w11, [x8, #24]
  4201a0:	lsl	w11, w11, #24
  4201a4:	ldr	x8, [sp, #5152]
  4201a8:	ldur	x8, [x8, #-112]
  4201ac:	lsl	w8, w8, #24
  4201b0:	asr	w8, w8, w9
  4201b4:	add	w8, w8, w11, asr #24
  4201b8:	cmp	w10, w8
  4201bc:	b.le	4202a0 <readlinkat@plt+0x1d370>
  4201c0:	b	420204 <readlinkat@plt+0x1d2d4>
  4201c4:	ldur	x8, [x29, #-8]
  4201c8:	mov	x9, #0x18                  	// #24
  4201cc:	ldr	w10, [x8, #24]
  4201d0:	lsl	w10, w10, #24
  4201d4:	ldr	x8, [sp, #5152]
  4201d8:	ldur	x8, [x8, #-112]
  4201dc:	lsl	w8, w8, #24
  4201e0:	mov	x0, x9
  4201e4:	asr	w8, w8, w0
  4201e8:	add	w8, w8, w10, asr #24
  4201ec:	ldr	x11, [sp, #5152]
  4201f0:	ldur	x11, [x11, #-112]
  4201f4:	lsl	w10, w11, #24
  4201f8:	asr	w9, w10, w9
  4201fc:	cmp	w8, w9
  420200:	b.lt	4202a0 <readlinkat@plt+0x1d370>  // b.tstop
  420204:	ldur	x8, [x29, #-8]
  420208:	mov	x9, #0x18                  	// #24
  42020c:	ldr	w10, [x8, #24]
  420210:	lsl	w10, w10, #24
  420214:	ldr	x8, [sp, #5152]
  420218:	ldur	x8, [x8, #-112]
  42021c:	lsl	w8, w8, #24
  420220:	asr	w8, w8, w9
  420224:	add	w8, w8, w10, asr #24
  420228:	mov	w9, wzr
  42022c:	mul	w8, w9, w8
  420230:	subs	w8, w8, #0x1
  420234:	cmp	w8, #0x0
  420238:	cset	w8, ge  // ge = tcont
  42023c:	tbnz	w8, #0, 420270 <readlinkat@plt+0x1d340>
  420240:	ldur	x8, [x29, #-8]
  420244:	mov	x9, #0x18                  	// #24
  420248:	ldr	w10, [x8, #24]
  42024c:	lsl	w10, w10, #24
  420250:	ldr	x8, [sp, #5152]
  420254:	ldur	x8, [x8, #-112]
  420258:	lsl	w8, w8, #24
  42025c:	asr	w8, w8, w9
  420260:	add	w8, w8, w10, asr #24
  420264:	mov	w9, #0xffffff80            	// #-128
  420268:	cmp	w8, w9
  42026c:	b.lt	4202a0 <readlinkat@plt+0x1d370>  // b.tstop
  420270:	ldur	x8, [x29, #-8]
  420274:	mov	x9, #0x18                  	// #24
  420278:	ldr	w10, [x8, #24]
  42027c:	lsl	w10, w10, #24
  420280:	ldr	x8, [sp, #5152]
  420284:	ldur	x8, [x8, #-112]
  420288:	lsl	w8, w8, #24
  42028c:	asr	w8, w8, w9
  420290:	add	w8, w8, w10, asr #24
  420294:	mov	w9, #0x7f                  	// #127
  420298:	cmp	w9, w8
  42029c:	b.ge	4202e4 <readlinkat@plt+0x1d3b4>  // b.tcont
  4202a0:	ldur	x8, [x29, #-8]
  4202a4:	mov	x9, #0x18                  	// #24
  4202a8:	ldr	w10, [x8, #24]
  4202ac:	lsl	w10, w10, #24
  4202b0:	ldr	x8, [sp, #5152]
  4202b4:	ldur	x8, [x8, #-112]
  4202b8:	lsl	w8, w8, #24
  4202bc:	mov	x0, x9
  4202c0:	asr	w8, w8, w0
  4202c4:	add	w8, w8, w10, asr #24
  4202c8:	lsl	w8, w8, #24
  4202cc:	asr	w8, w8, w9
  4202d0:	ldur	x11, [x29, #-8]
  4202d4:	str	w8, [x11, #24]
  4202d8:	ldr	w8, [sp, #2992]
  4202dc:	tbnz	w8, #0, 422580 <readlinkat@plt+0x1f650>
  4202e0:	b	422584 <readlinkat@plt+0x1f654>
  4202e4:	ldur	x8, [x29, #-8]
  4202e8:	mov	x9, #0x18                  	// #24
  4202ec:	ldr	w10, [x8, #24]
  4202f0:	lsl	w10, w10, #24
  4202f4:	ldr	x8, [sp, #5152]
  4202f8:	ldur	x8, [x8, #-112]
  4202fc:	lsl	w8, w8, #24
  420300:	mov	x0, x9
  420304:	asr	w8, w8, w0
  420308:	add	w8, w8, w10, asr #24
  42030c:	lsl	w8, w8, #24
  420310:	asr	w8, w8, w9
  420314:	ldur	x11, [x29, #-8]
  420318:	str	w8, [x11, #24]
  42031c:	ldr	w8, [sp, #2996]
  420320:	tbnz	w8, #0, 422580 <readlinkat@plt+0x1f650>
  420324:	b	422584 <readlinkat@plt+0x1f654>
  420328:	ldr	x8, [sp, #5152]
  42032c:	ldur	x8, [x8, #-112]
  420330:	mov	x9, xzr
  420334:	mul	x8, x9, x8
  420338:	ldur	x10, [x29, #-8]
  42033c:	ldrsw	x10, [x10, #24]
  420340:	add	x8, x8, x10
  420344:	mul	x8, x9, x8
  420348:	subs	x8, x8, #0x1
  42034c:	cmp	x8, #0x0
  420350:	cset	w11, ge  // ge = tcont
  420354:	tbnz	w11, #0, 42039c <readlinkat@plt+0x1d46c>
  420358:	ldr	x8, [sp, #5152]
  42035c:	ldur	x8, [x8, #-112]
  420360:	mov	x9, xzr
  420364:	mul	x8, x9, x8
  420368:	ldur	x10, [x29, #-8]
  42036c:	ldrsw	x10, [x10, #24]
  420370:	add	x8, x8, x10
  420374:	mul	x8, x9, x8
  420378:	add	x8, x8, #0x1
  42037c:	lsl	x8, x8, #62
  420380:	subs	x8, x8, #0x1
  420384:	mov	x9, #0x2                   	// #2
  420388:	mul	x8, x8, x9
  42038c:	add	x8, x8, #0x1
  420390:	mvn	x8, x8
  420394:	str	x8, [sp, #2880]
  420398:	b	4203c4 <readlinkat@plt+0x1d494>
  42039c:	ldr	x8, [sp, #5152]
  4203a0:	ldur	x8, [x8, #-112]
  4203a4:	mov	x9, xzr
  4203a8:	mul	x8, x9, x8
  4203ac:	ldur	x10, [x29, #-8]
  4203b0:	ldrsw	x10, [x10, #24]
  4203b4:	add	x8, x8, x10
  4203b8:	mul	x8, x9, x8
  4203bc:	add	x8, x8, #0x0
  4203c0:	str	x8, [sp, #2880]
  4203c4:	ldr	x8, [sp, #2880]
  4203c8:	cmp	x8, #0x0
  4203cc:	cset	w9, ge  // ge = tcont
  4203d0:	tbnz	w9, #0, 42056c <readlinkat@plt+0x1d63c>
  4203d4:	ldr	x8, [sp, #5152]
  4203d8:	ldur	x8, [x8, #-112]
  4203dc:	cmp	x8, #0x0
  4203e0:	cset	w9, ge  // ge = tcont
  4203e4:	tbnz	w9, #0, 4204b0 <readlinkat@plt+0x1d580>
  4203e8:	ldur	x8, [x29, #-8]
  4203ec:	ldrsw	x8, [x8, #24]
  4203f0:	ldr	x9, [sp, #5152]
  4203f4:	ldur	x9, [x9, #-112]
  4203f8:	mov	x10, xzr
  4203fc:	mul	x9, x10, x9
  420400:	ldur	x11, [x29, #-8]
  420404:	ldrsw	x11, [x11, #24]
  420408:	add	x9, x9, x11
  42040c:	mul	x9, x10, x9
  420410:	subs	x9, x9, #0x1
  420414:	cmp	x9, #0x0
  420418:	cset	w12, ge  // ge = tcont
  42041c:	str	x8, [sp, #2872]
  420420:	tbnz	w12, #0, 420468 <readlinkat@plt+0x1d538>
  420424:	ldr	x8, [sp, #5152]
  420428:	ldur	x8, [x8, #-112]
  42042c:	mov	x9, xzr
  420430:	mul	x8, x9, x8
  420434:	ldur	x10, [x29, #-8]
  420438:	ldrsw	x10, [x10, #24]
  42043c:	add	x8, x8, x10
  420440:	mul	x8, x9, x8
  420444:	add	x8, x8, #0x1
  420448:	lsl	x8, x8, #62
  42044c:	subs	x8, x8, #0x1
  420450:	mov	x9, #0x2                   	// #2
  420454:	mul	x8, x8, x9
  420458:	add	x8, x8, #0x1
  42045c:	mvn	x8, x8
  420460:	str	x8, [sp, #2864]
  420464:	b	420490 <readlinkat@plt+0x1d560>
  420468:	ldr	x8, [sp, #5152]
  42046c:	ldur	x8, [x8, #-112]
  420470:	mov	x9, xzr
  420474:	mul	x8, x9, x8
  420478:	ldur	x10, [x29, #-8]
  42047c:	ldrsw	x10, [x10, #24]
  420480:	add	x8, x8, x10
  420484:	mul	x8, x9, x8
  420488:	add	x8, x8, #0x0
  42048c:	str	x8, [sp, #2864]
  420490:	ldr	x8, [sp, #2864]
  420494:	ldr	x9, [sp, #5152]
  420498:	ldur	x9, [x9, #-112]
  42049c:	subs	x8, x8, x9
  4204a0:	ldr	x9, [sp, #2872]
  4204a4:	cmp	x9, x8
  4204a8:	b.lt	420674 <readlinkat@plt+0x1d744>  // b.tstop
  4204ac:	b	420608 <readlinkat@plt+0x1d6d8>
  4204b0:	ldr	x8, [sp, #5152]
  4204b4:	ldur	x8, [x8, #-112]
  4204b8:	mov	x9, xzr
  4204bc:	mul	x8, x9, x8
  4204c0:	ldur	x10, [x29, #-8]
  4204c4:	ldrsw	x10, [x10, #24]
  4204c8:	add	x8, x8, x10
  4204cc:	mul	x8, x9, x8
  4204d0:	subs	x8, x8, #0x1
  4204d4:	cmp	x8, #0x0
  4204d8:	cset	w11, ge  // ge = tcont
  4204dc:	tbnz	w11, #0, 420520 <readlinkat@plt+0x1d5f0>
  4204e0:	ldr	x8, [sp, #5152]
  4204e4:	ldur	x8, [x8, #-112]
  4204e8:	mov	x9, xzr
  4204ec:	mul	x8, x9, x8
  4204f0:	ldur	x10, [x29, #-8]
  4204f4:	ldrsw	x10, [x10, #24]
  4204f8:	add	x8, x8, x10
  4204fc:	mul	x8, x9, x8
  420500:	add	x8, x8, #0x1
  420504:	lsl	x8, x8, #62
  420508:	subs	x8, x8, #0x1
  42050c:	mov	x9, #0x2                   	// #2
  420510:	mul	x8, x8, x9
  420514:	add	x8, x8, #0x1
  420518:	str	x8, [sp, #2856]
  42051c:	b	420548 <readlinkat@plt+0x1d618>
  420520:	ldr	x8, [sp, #5152]
  420524:	ldur	x8, [x8, #-112]
  420528:	mov	x9, xzr
  42052c:	mul	x8, x9, x8
  420530:	ldur	x10, [x29, #-8]
  420534:	ldrsw	x10, [x10, #24]
  420538:	add	x8, x8, x10
  42053c:	mul	x8, x9, x8
  420540:	subs	x8, x8, #0x1
  420544:	str	x8, [sp, #2856]
  420548:	ldr	x8, [sp, #2856]
  42054c:	ldr	x9, [sp, #5152]
  420550:	ldur	x9, [x9, #-112]
  420554:	subs	x8, x8, x9
  420558:	ldur	x9, [x29, #-8]
  42055c:	ldrsw	x9, [x9, #24]
  420560:	cmp	x8, x9
  420564:	b.lt	420674 <readlinkat@plt+0x1d744>  // b.tstop
  420568:	b	420608 <readlinkat@plt+0x1d6d8>
  42056c:	ldur	x8, [x29, #-8]
  420570:	ldr	w9, [x8, #24]
  420574:	cmp	w9, #0x0
  420578:	cset	w9, ge  // ge = tcont
  42057c:	tbnz	w9, #0, 4205a8 <readlinkat@plt+0x1d678>
  420580:	ldr	x8, [sp, #5152]
  420584:	ldur	x8, [x8, #-112]
  420588:	ldur	x9, [x29, #-8]
  42058c:	ldrsw	x9, [x9, #24]
  420590:	ldr	x10, [sp, #5152]
  420594:	ldur	x10, [x10, #-112]
  420598:	add	x9, x9, x10
  42059c:	cmp	x8, x9
  4205a0:	b.le	420674 <readlinkat@plt+0x1d744>
  4205a4:	b	420608 <readlinkat@plt+0x1d6d8>
  4205a8:	ldr	x8, [sp, #5152]
  4205ac:	ldur	x8, [x8, #-112]
  4205b0:	cmp	x8, #0x0
  4205b4:	cset	w9, ge  // ge = tcont
  4205b8:	tbnz	w9, #0, 4205e4 <readlinkat@plt+0x1d6b4>
  4205bc:	ldur	x8, [x29, #-8]
  4205c0:	ldrsw	x8, [x8, #24]
  4205c4:	ldur	x9, [x29, #-8]
  4205c8:	ldrsw	x9, [x9, #24]
  4205cc:	ldr	x10, [sp, #5152]
  4205d0:	ldur	x10, [x10, #-112]
  4205d4:	add	x9, x9, x10
  4205d8:	cmp	x8, x9
  4205dc:	b.le	420674 <readlinkat@plt+0x1d744>
  4205e0:	b	420608 <readlinkat@plt+0x1d6d8>
  4205e4:	ldur	x8, [x29, #-8]
  4205e8:	ldrsw	x8, [x8, #24]
  4205ec:	ldr	x9, [sp, #5152]
  4205f0:	ldur	x9, [x9, #-112]
  4205f4:	add	x8, x8, x9
  4205f8:	ldr	x9, [sp, #5152]
  4205fc:	ldur	x9, [x9, #-112]
  420600:	cmp	x8, x9
  420604:	b.lt	420674 <readlinkat@plt+0x1d744>  // b.tstop
  420608:	ldur	x8, [x29, #-8]
  42060c:	ldrsw	x8, [x8, #24]
  420610:	ldr	x9, [sp, #5152]
  420614:	ldur	x9, [x9, #-112]
  420618:	add	x8, x8, x9
  42061c:	mov	x9, xzr
  420620:	mul	x8, x9, x8
  420624:	subs	x8, x8, #0x1
  420628:	cmp	x8, #0x0
  42062c:	cset	w10, ge  // ge = tcont
  420630:	tbnz	w10, #0, 420654 <readlinkat@plt+0x1d724>
  420634:	ldur	x8, [x29, #-8]
  420638:	ldrsw	x8, [x8, #24]
  42063c:	ldr	x9, [sp, #5152]
  420640:	ldur	x9, [x9, #-112]
  420644:	add	x8, x8, x9
  420648:	mov	x9, #0xffffffffffffff80    	// #-128
  42064c:	cmp	x8, x9
  420650:	b.lt	420674 <readlinkat@plt+0x1d744>  // b.tstop
  420654:	ldur	x8, [x29, #-8]
  420658:	ldrsw	x8, [x8, #24]
  42065c:	ldr	x9, [sp, #5152]
  420660:	ldur	x9, [x9, #-112]
  420664:	add	x8, x8, x9
  420668:	mov	x9, #0x7f                  	// #127
  42066c:	cmp	x9, x8
  420670:	b.ge	4206a8 <readlinkat@plt+0x1d778>  // b.tcont
  420674:	ldur	x8, [x29, #-8]
  420678:	mov	x9, #0x18                  	// #24
  42067c:	ldr	w10, [x8, #24]
  420680:	ldr	x8, [sp, #5152]
  420684:	ldur	x8, [x8, #-112]
  420688:	add	w8, w10, w8
  42068c:	lsl	w8, w8, #24
  420690:	asr	w8, w8, w9
  420694:	ldur	x11, [x29, #-8]
  420698:	str	w8, [x11, #24]
  42069c:	ldr	w8, [sp, #2992]
  4206a0:	tbnz	w8, #0, 422580 <readlinkat@plt+0x1f650>
  4206a4:	b	422584 <readlinkat@plt+0x1f654>
  4206a8:	ldur	x8, [x29, #-8]
  4206ac:	mov	x9, #0x18                  	// #24
  4206b0:	ldr	w10, [x8, #24]
  4206b4:	ldr	x8, [sp, #5152]
  4206b8:	ldur	x8, [x8, #-112]
  4206bc:	add	w8, w10, w8
  4206c0:	lsl	w8, w8, #24
  4206c4:	asr	w8, w8, w9
  4206c8:	ldur	x11, [x29, #-8]
  4206cc:	str	w8, [x11, #24]
  4206d0:	ldr	w8, [sp, #2996]
  4206d4:	tbnz	w8, #0, 422580 <readlinkat@plt+0x1f650>
  4206d8:	b	422584 <readlinkat@plt+0x1f654>
  4206dc:	ldr	w8, [sp, #2996]
  4206e0:	tbnz	w8, #0, 4206e8 <readlinkat@plt+0x1d7b8>
  4206e4:	b	420f9c <readlinkat@plt+0x1e06c>
  4206e8:	ldr	w8, [sp, #2996]
  4206ec:	tbnz	w8, #0, 4206f4 <readlinkat@plt+0x1d7c4>
  4206f0:	b	420bf0 <readlinkat@plt+0x1dcc0>
  4206f4:	ldr	x8, [sp, #5152]
  4206f8:	ldur	x8, [x8, #-112]
  4206fc:	lsl	w8, w8, #16
  420700:	mov	x9, #0x10                  	// #16
  420704:	asr	w8, w8, w9
  420708:	mov	w9, wzr
  42070c:	mul	w8, w9, w8
  420710:	ldur	x10, [x29, #-8]
  420714:	ldr	w11, [x10, #24]
  420718:	lsl	w11, w11, #16
  42071c:	add	w8, w8, w11, asr #16
  420720:	mul	w8, w9, w8
  420724:	subs	w8, w8, #0x1
  420728:	cmp	w8, #0x0
  42072c:	cset	w8, ge  // ge = tcont
  420730:	tbnz	w8, #0, 420788 <readlinkat@plt+0x1d858>
  420734:	ldr	x8, [sp, #5152]
  420738:	ldur	x8, [x8, #-112]
  42073c:	lsl	w8, w8, #16
  420740:	mov	x9, #0x10                  	// #16
  420744:	asr	w8, w8, w9
  420748:	mov	w9, wzr
  42074c:	mul	w8, w9, w8
  420750:	ldur	x10, [x29, #-8]
  420754:	ldr	w11, [x10, #24]
  420758:	lsl	w11, w11, #16
  42075c:	add	w8, w8, w11, asr #16
  420760:	mul	w8, w9, w8
  420764:	add	w8, w8, #0x1
  420768:	lsl	w8, w8, #30
  42076c:	subs	w8, w8, #0x1
  420770:	mov	w9, #0x2                   	// #2
  420774:	mul	w8, w8, w9
  420778:	add	w8, w8, #0x1
  42077c:	mvn	w8, w8
  420780:	str	w8, [sp, #2852]
  420784:	b	4207c0 <readlinkat@plt+0x1d890>
  420788:	ldr	x8, [sp, #5152]
  42078c:	ldur	x8, [x8, #-112]
  420790:	lsl	w8, w8, #16
  420794:	mov	x9, #0x10                  	// #16
  420798:	asr	w8, w8, w9
  42079c:	mov	w9, wzr
  4207a0:	mul	w8, w9, w8
  4207a4:	ldur	x10, [x29, #-8]
  4207a8:	ldr	w11, [x10, #24]
  4207ac:	lsl	w11, w11, #16
  4207b0:	add	w8, w8, w11, asr #16
  4207b4:	mul	w8, w9, w8
  4207b8:	add	w8, w8, #0x0
  4207bc:	str	w8, [sp, #2852]
  4207c0:	ldr	w8, [sp, #2852]
  4207c4:	cmp	w8, #0x0
  4207c8:	cset	w8, ge  // ge = tcont
  4207cc:	tbnz	w8, #0, 4209ec <readlinkat@plt+0x1dabc>
  4207d0:	ldr	x8, [sp, #5152]
  4207d4:	ldur	x8, [x8, #-112]
  4207d8:	lsl	w8, w8, #16
  4207dc:	asr	w8, w8, #16
  4207e0:	cmp	w8, #0x0
  4207e4:	cset	w8, ge  // ge = tcont
  4207e8:	tbnz	w8, #0, 4208f4 <readlinkat@plt+0x1d9c4>
  4207ec:	ldur	x8, [x29, #-8]
  4207f0:	ldr	w9, [x8, #24]
  4207f4:	lsl	w9, w9, #16
  4207f8:	mov	x8, #0x10                  	// #16
  4207fc:	mov	x0, x8
  420800:	asr	w9, w9, w0
  420804:	ldr	x10, [sp, #5152]
  420808:	ldur	x10, [x10, #-112]
  42080c:	lsl	w10, w10, #16
  420810:	asr	w8, w10, w8
  420814:	mov	w10, wzr
  420818:	mul	w8, w10, w8
  42081c:	ldur	x11, [x29, #-8]
  420820:	ldr	w12, [x11, #24]
  420824:	lsl	w12, w12, #16
  420828:	add	w8, w8, w12, asr #16
  42082c:	mul	w8, w10, w8
  420830:	subs	w8, w8, #0x1
  420834:	cmp	w8, #0x0
  420838:	cset	w8, ge  // ge = tcont
  42083c:	str	w9, [sp, #2848]
  420840:	tbnz	w8, #0, 420898 <readlinkat@plt+0x1d968>
  420844:	ldr	x8, [sp, #5152]
  420848:	ldur	x8, [x8, #-112]
  42084c:	lsl	w8, w8, #16
  420850:	mov	x9, #0x10                  	// #16
  420854:	asr	w8, w8, w9
  420858:	mov	w9, wzr
  42085c:	mul	w8, w9, w8
  420860:	ldur	x10, [x29, #-8]
  420864:	ldr	w11, [x10, #24]
  420868:	lsl	w11, w11, #16
  42086c:	add	w8, w8, w11, asr #16
  420870:	mul	w8, w9, w8
  420874:	add	w8, w8, #0x1
  420878:	lsl	w8, w8, #30
  42087c:	subs	w8, w8, #0x1
  420880:	mov	w9, #0x2                   	// #2
  420884:	mul	w8, w8, w9
  420888:	add	w8, w8, #0x1
  42088c:	mvn	w8, w8
  420890:	str	w8, [sp, #2844]
  420894:	b	4208d0 <readlinkat@plt+0x1d9a0>
  420898:	ldr	x8, [sp, #5152]
  42089c:	ldur	x8, [x8, #-112]
  4208a0:	lsl	w8, w8, #16
  4208a4:	mov	x9, #0x10                  	// #16
  4208a8:	asr	w8, w8, w9
  4208ac:	mov	w9, wzr
  4208b0:	mul	w8, w9, w8
  4208b4:	ldur	x10, [x29, #-8]
  4208b8:	ldr	w11, [x10, #24]
  4208bc:	lsl	w11, w11, #16
  4208c0:	add	w8, w8, w11, asr #16
  4208c4:	mul	w8, w9, w8
  4208c8:	add	w8, w8, #0x0
  4208cc:	str	w8, [sp, #2844]
  4208d0:	ldr	w8, [sp, #2844]
  4208d4:	ldr	x9, [sp, #5152]
  4208d8:	ldur	x9, [x9, #-112]
  4208dc:	lsl	w9, w9, #16
  4208e0:	subs	w8, w8, w9, asr #16
  4208e4:	ldr	w9, [sp, #2848]
  4208e8:	cmp	w9, w8
  4208ec:	b.lt	420b70 <readlinkat@plt+0x1dc40>  // b.tstop
  4208f0:	b	420ae0 <readlinkat@plt+0x1dbb0>
  4208f4:	ldr	x8, [sp, #5152]
  4208f8:	ldur	x8, [x8, #-112]
  4208fc:	lsl	w8, w8, #16
  420900:	mov	x9, #0x10                  	// #16
  420904:	asr	w8, w8, w9
  420908:	mov	w9, wzr
  42090c:	mul	w8, w9, w8
  420910:	ldur	x10, [x29, #-8]
  420914:	ldr	w11, [x10, #24]
  420918:	lsl	w11, w11, #16
  42091c:	add	w8, w8, w11, asr #16
  420920:	mul	w8, w9, w8
  420924:	subs	w8, w8, #0x1
  420928:	cmp	w8, #0x0
  42092c:	cset	w8, ge  // ge = tcont
  420930:	tbnz	w8, #0, 420984 <readlinkat@plt+0x1da54>
  420934:	ldr	x8, [sp, #5152]
  420938:	ldur	x8, [x8, #-112]
  42093c:	lsl	w8, w8, #16
  420940:	mov	x9, #0x10                  	// #16
  420944:	asr	w8, w8, w9
  420948:	mov	w9, wzr
  42094c:	mul	w8, w9, w8
  420950:	ldur	x10, [x29, #-8]
  420954:	ldr	w11, [x10, #24]
  420958:	lsl	w11, w11, #16
  42095c:	add	w8, w8, w11, asr #16
  420960:	mul	w8, w9, w8
  420964:	add	w8, w8, #0x1
  420968:	lsl	w8, w8, #30
  42096c:	subs	w8, w8, #0x1
  420970:	mov	w9, #0x2                   	// #2
  420974:	mul	w8, w8, w9
  420978:	add	w8, w8, #0x1
  42097c:	str	w8, [sp, #2840]
  420980:	b	4209bc <readlinkat@plt+0x1da8c>
  420984:	ldr	x8, [sp, #5152]
  420988:	ldur	x8, [x8, #-112]
  42098c:	lsl	w8, w8, #16
  420990:	mov	x9, #0x10                  	// #16
  420994:	asr	w8, w8, w9
  420998:	mov	w9, wzr
  42099c:	mul	w8, w9, w8
  4209a0:	ldur	x10, [x29, #-8]
  4209a4:	ldr	w11, [x10, #24]
  4209a8:	lsl	w11, w11, #16
  4209ac:	add	w8, w8, w11, asr #16
  4209b0:	mul	w8, w9, w8
  4209b4:	subs	w8, w8, #0x1
  4209b8:	str	w8, [sp, #2840]
  4209bc:	ldr	w8, [sp, #2840]
  4209c0:	ldr	x9, [sp, #5152]
  4209c4:	ldur	x9, [x9, #-112]
  4209c8:	lsl	w9, w9, #16
  4209cc:	subs	w8, w8, w9, asr #16
  4209d0:	ldur	x10, [x29, #-8]
  4209d4:	ldr	w9, [x10, #24]
  4209d8:	lsl	w9, w9, #16
  4209dc:	asr	w9, w9, #16
  4209e0:	cmp	w8, w9
  4209e4:	b.lt	420b70 <readlinkat@plt+0x1dc40>  // b.tstop
  4209e8:	b	420ae0 <readlinkat@plt+0x1dbb0>
  4209ec:	ldur	x8, [x29, #-8]
  4209f0:	ldr	w9, [x8, #24]
  4209f4:	lsl	w9, w9, #16
  4209f8:	asr	w9, w9, #16
  4209fc:	cmp	w9, #0x0
  420a00:	cset	w9, ge  // ge = tcont
  420a04:	tbnz	w9, #0, 420a48 <readlinkat@plt+0x1db18>
  420a08:	ldr	x8, [sp, #5152]
  420a0c:	ldur	x8, [x8, #-112]
  420a10:	lsl	w8, w8, #16
  420a14:	mov	x9, #0x10                  	// #16
  420a18:	asr	w8, w8, w9
  420a1c:	ldur	x10, [x29, #-8]
  420a20:	ldr	w9, [x10, #24]
  420a24:	lsl	w9, w9, #16
  420a28:	ldr	x10, [sp, #5152]
  420a2c:	ldur	x10, [x10, #-112]
  420a30:	lsl	w10, w10, #16
  420a34:	asr	w10, w10, #16
  420a38:	add	w9, w10, w9, asr #16
  420a3c:	cmp	w8, w9
  420a40:	b.le	420b70 <readlinkat@plt+0x1dc40>
  420a44:	b	420ae0 <readlinkat@plt+0x1dbb0>
  420a48:	ldr	x8, [sp, #5152]
  420a4c:	ldur	x8, [x8, #-112]
  420a50:	lsl	w8, w8, #16
  420a54:	asr	w8, w8, #16
  420a58:	cmp	w8, #0x0
  420a5c:	cset	w8, ge  // ge = tcont
  420a60:	tbnz	w8, #0, 420aa4 <readlinkat@plt+0x1db74>
  420a64:	ldur	x8, [x29, #-8]
  420a68:	ldr	w9, [x8, #24]
  420a6c:	lsl	w9, w9, #16
  420a70:	mov	x8, #0x10                  	// #16
  420a74:	asr	w8, w9, w8
  420a78:	ldur	x10, [x29, #-8]
  420a7c:	ldr	w9, [x10, #24]
  420a80:	lsl	w9, w9, #16
  420a84:	ldr	x10, [sp, #5152]
  420a88:	ldur	x10, [x10, #-112]
  420a8c:	lsl	w10, w10, #16
  420a90:	asr	w10, w10, #16
  420a94:	add	w9, w10, w9, asr #16
  420a98:	cmp	w8, w9
  420a9c:	b.le	420b70 <readlinkat@plt+0x1dc40>
  420aa0:	b	420ae0 <readlinkat@plt+0x1dbb0>
  420aa4:	ldur	x8, [x29, #-8]
  420aa8:	ldr	w9, [x8, #24]
  420aac:	lsl	w9, w9, #16
  420ab0:	mov	x8, #0x10                  	// #16
  420ab4:	ldr	x10, [sp, #5152]
  420ab8:	ldur	x10, [x10, #-112]
  420abc:	lsl	w10, w10, #16
  420ac0:	asr	w8, w10, w8
  420ac4:	add	w8, w8, w9, asr #16
  420ac8:	ldr	x11, [sp, #5152]
  420acc:	ldur	x11, [x11, #-112]
  420ad0:	lsl	w9, w11, #16
  420ad4:	asr	w9, w9, #16
  420ad8:	cmp	w8, w9
  420adc:	b.lt	420b70 <readlinkat@plt+0x1dc40>  // b.tstop
  420ae0:	ldur	x8, [x29, #-8]
  420ae4:	ldr	w9, [x8, #24]
  420ae8:	lsl	w9, w9, #16
  420aec:	ldr	x8, [sp, #5152]
  420af0:	ldur	x8, [x8, #-112]
  420af4:	lsl	w8, w8, #16
  420af8:	asr	w8, w8, #16
  420afc:	add	w8, w8, w9, asr #16
  420b00:	mov	w9, wzr
  420b04:	mul	w8, w9, w8
  420b08:	subs	w8, w8, #0x1
  420b0c:	cmp	w8, #0x0
  420b10:	cset	w8, ge  // ge = tcont
  420b14:	tbnz	w8, #0, 420b44 <readlinkat@plt+0x1dc14>
  420b18:	ldur	x8, [x29, #-8]
  420b1c:	ldr	w9, [x8, #24]
  420b20:	lsl	w9, w9, #16
  420b24:	ldr	x8, [sp, #5152]
  420b28:	ldur	x8, [x8, #-112]
  420b2c:	lsl	w8, w8, #16
  420b30:	asr	w8, w8, #16
  420b34:	add	w8, w8, w9, asr #16
  420b38:	mov	w9, #0xffff8000            	// #-32768
  420b3c:	cmp	w8, w9
  420b40:	b.lt	420b70 <readlinkat@plt+0x1dc40>  // b.tstop
  420b44:	ldur	x8, [x29, #-8]
  420b48:	ldr	w9, [x8, #24]
  420b4c:	lsl	w9, w9, #16
  420b50:	ldr	x8, [sp, #5152]
  420b54:	ldur	x8, [x8, #-112]
  420b58:	lsl	w8, w8, #16
  420b5c:	asr	w8, w8, #16
  420b60:	add	w8, w8, w9, asr #16
  420b64:	mov	w9, #0x7fff                	// #32767
  420b68:	cmp	w9, w8
  420b6c:	b.ge	420bb0 <readlinkat@plt+0x1dc80>  // b.tcont
  420b70:	ldur	x8, [x29, #-8]
  420b74:	ldr	w9, [x8, #24]
  420b78:	lsl	w9, w9, #16
  420b7c:	mov	x8, #0x10                  	// #16
  420b80:	ldr	x10, [sp, #5152]
  420b84:	ldur	x10, [x10, #-112]
  420b88:	lsl	w10, w10, #16
  420b8c:	asr	w8, w10, w8
  420b90:	add	w8, w8, w9, asr #16
  420b94:	lsl	w8, w8, #16
  420b98:	asr	w8, w8, #16
  420b9c:	ldur	x11, [x29, #-8]
  420ba0:	str	w8, [x11, #24]
  420ba4:	ldr	w8, [sp, #2992]
  420ba8:	tbnz	w8, #0, 422580 <readlinkat@plt+0x1f650>
  420bac:	b	422584 <readlinkat@plt+0x1f654>
  420bb0:	ldur	x8, [x29, #-8]
  420bb4:	ldr	w9, [x8, #24]
  420bb8:	lsl	w9, w9, #16
  420bbc:	mov	x8, #0x10                  	// #16
  420bc0:	ldr	x10, [sp, #5152]
  420bc4:	ldur	x10, [x10, #-112]
  420bc8:	lsl	w10, w10, #16
  420bcc:	asr	w8, w10, w8
  420bd0:	add	w8, w8, w9, asr #16
  420bd4:	lsl	w8, w8, #16
  420bd8:	asr	w8, w8, #16
  420bdc:	ldur	x11, [x29, #-8]
  420be0:	str	w8, [x11, #24]
  420be4:	ldr	w8, [sp, #2996]
  420be8:	tbnz	w8, #0, 422580 <readlinkat@plt+0x1f650>
  420bec:	b	422584 <readlinkat@plt+0x1f654>
  420bf0:	ldr	x8, [sp, #5152]
  420bf4:	ldur	x8, [x8, #-112]
  420bf8:	mov	x9, xzr
  420bfc:	mul	x8, x9, x8
  420c00:	ldur	x10, [x29, #-8]
  420c04:	ldrsw	x10, [x10, #24]
  420c08:	add	x8, x8, x10
  420c0c:	mul	x8, x9, x8
  420c10:	subs	x8, x8, #0x1
  420c14:	cmp	x8, #0x0
  420c18:	cset	w11, ge  // ge = tcont
  420c1c:	tbnz	w11, #0, 420c64 <readlinkat@plt+0x1dd34>
  420c20:	ldr	x8, [sp, #5152]
  420c24:	ldur	x8, [x8, #-112]
  420c28:	mov	x9, xzr
  420c2c:	mul	x8, x9, x8
  420c30:	ldur	x10, [x29, #-8]
  420c34:	ldrsw	x10, [x10, #24]
  420c38:	add	x8, x8, x10
  420c3c:	mul	x8, x9, x8
  420c40:	add	x8, x8, #0x1
  420c44:	lsl	x8, x8, #62
  420c48:	subs	x8, x8, #0x1
  420c4c:	mov	x9, #0x2                   	// #2
  420c50:	mul	x8, x8, x9
  420c54:	add	x8, x8, #0x1
  420c58:	mvn	x8, x8
  420c5c:	str	x8, [sp, #2832]
  420c60:	b	420c8c <readlinkat@plt+0x1dd5c>
  420c64:	ldr	x8, [sp, #5152]
  420c68:	ldur	x8, [x8, #-112]
  420c6c:	mov	x9, xzr
  420c70:	mul	x8, x9, x8
  420c74:	ldur	x10, [x29, #-8]
  420c78:	ldrsw	x10, [x10, #24]
  420c7c:	add	x8, x8, x10
  420c80:	mul	x8, x9, x8
  420c84:	add	x8, x8, #0x0
  420c88:	str	x8, [sp, #2832]
  420c8c:	ldr	x8, [sp, #2832]
  420c90:	cmp	x8, #0x0
  420c94:	cset	w9, ge  // ge = tcont
  420c98:	tbnz	w9, #0, 420e34 <readlinkat@plt+0x1df04>
  420c9c:	ldr	x8, [sp, #5152]
  420ca0:	ldur	x8, [x8, #-112]
  420ca4:	cmp	x8, #0x0
  420ca8:	cset	w9, ge  // ge = tcont
  420cac:	tbnz	w9, #0, 420d78 <readlinkat@plt+0x1de48>
  420cb0:	ldur	x8, [x29, #-8]
  420cb4:	ldrsw	x8, [x8, #24]
  420cb8:	ldr	x9, [sp, #5152]
  420cbc:	ldur	x9, [x9, #-112]
  420cc0:	mov	x10, xzr
  420cc4:	mul	x9, x10, x9
  420cc8:	ldur	x11, [x29, #-8]
  420ccc:	ldrsw	x11, [x11, #24]
  420cd0:	add	x9, x9, x11
  420cd4:	mul	x9, x10, x9
  420cd8:	subs	x9, x9, #0x1
  420cdc:	cmp	x9, #0x0
  420ce0:	cset	w12, ge  // ge = tcont
  420ce4:	str	x8, [sp, #2824]
  420ce8:	tbnz	w12, #0, 420d30 <readlinkat@plt+0x1de00>
  420cec:	ldr	x8, [sp, #5152]
  420cf0:	ldur	x8, [x8, #-112]
  420cf4:	mov	x9, xzr
  420cf8:	mul	x8, x9, x8
  420cfc:	ldur	x10, [x29, #-8]
  420d00:	ldrsw	x10, [x10, #24]
  420d04:	add	x8, x8, x10
  420d08:	mul	x8, x9, x8
  420d0c:	add	x8, x8, #0x1
  420d10:	lsl	x8, x8, #62
  420d14:	subs	x8, x8, #0x1
  420d18:	mov	x9, #0x2                   	// #2
  420d1c:	mul	x8, x8, x9
  420d20:	add	x8, x8, #0x1
  420d24:	mvn	x8, x8
  420d28:	str	x8, [sp, #2816]
  420d2c:	b	420d58 <readlinkat@plt+0x1de28>
  420d30:	ldr	x8, [sp, #5152]
  420d34:	ldur	x8, [x8, #-112]
  420d38:	mov	x9, xzr
  420d3c:	mul	x8, x9, x8
  420d40:	ldur	x10, [x29, #-8]
  420d44:	ldrsw	x10, [x10, #24]
  420d48:	add	x8, x8, x10
  420d4c:	mul	x8, x9, x8
  420d50:	add	x8, x8, #0x0
  420d54:	str	x8, [sp, #2816]
  420d58:	ldr	x8, [sp, #2816]
  420d5c:	ldr	x9, [sp, #5152]
  420d60:	ldur	x9, [x9, #-112]
  420d64:	subs	x8, x8, x9
  420d68:	ldr	x9, [sp, #2824]
  420d6c:	cmp	x9, x8
  420d70:	b.lt	420f3c <readlinkat@plt+0x1e00c>  // b.tstop
  420d74:	b	420ed0 <readlinkat@plt+0x1dfa0>
  420d78:	ldr	x8, [sp, #5152]
  420d7c:	ldur	x8, [x8, #-112]
  420d80:	mov	x9, xzr
  420d84:	mul	x8, x9, x8
  420d88:	ldur	x10, [x29, #-8]
  420d8c:	ldrsw	x10, [x10, #24]
  420d90:	add	x8, x8, x10
  420d94:	mul	x8, x9, x8
  420d98:	subs	x8, x8, #0x1
  420d9c:	cmp	x8, #0x0
  420da0:	cset	w11, ge  // ge = tcont
  420da4:	tbnz	w11, #0, 420de8 <readlinkat@plt+0x1deb8>
  420da8:	ldr	x8, [sp, #5152]
  420dac:	ldur	x8, [x8, #-112]
  420db0:	mov	x9, xzr
  420db4:	mul	x8, x9, x8
  420db8:	ldur	x10, [x29, #-8]
  420dbc:	ldrsw	x10, [x10, #24]
  420dc0:	add	x8, x8, x10
  420dc4:	mul	x8, x9, x8
  420dc8:	add	x8, x8, #0x1
  420dcc:	lsl	x8, x8, #62
  420dd0:	subs	x8, x8, #0x1
  420dd4:	mov	x9, #0x2                   	// #2
  420dd8:	mul	x8, x8, x9
  420ddc:	add	x8, x8, #0x1
  420de0:	str	x8, [sp, #2808]
  420de4:	b	420e10 <readlinkat@plt+0x1dee0>
  420de8:	ldr	x8, [sp, #5152]
  420dec:	ldur	x8, [x8, #-112]
  420df0:	mov	x9, xzr
  420df4:	mul	x8, x9, x8
  420df8:	ldur	x10, [x29, #-8]
  420dfc:	ldrsw	x10, [x10, #24]
  420e00:	add	x8, x8, x10
  420e04:	mul	x8, x9, x8
  420e08:	subs	x8, x8, #0x1
  420e0c:	str	x8, [sp, #2808]
  420e10:	ldr	x8, [sp, #2808]
  420e14:	ldr	x9, [sp, #5152]
  420e18:	ldur	x9, [x9, #-112]
  420e1c:	subs	x8, x8, x9
  420e20:	ldur	x9, [x29, #-8]
  420e24:	ldrsw	x9, [x9, #24]
  420e28:	cmp	x8, x9
  420e2c:	b.lt	420f3c <readlinkat@plt+0x1e00c>  // b.tstop
  420e30:	b	420ed0 <readlinkat@plt+0x1dfa0>
  420e34:	ldur	x8, [x29, #-8]
  420e38:	ldr	w9, [x8, #24]
  420e3c:	cmp	w9, #0x0
  420e40:	cset	w9, ge  // ge = tcont
  420e44:	tbnz	w9, #0, 420e70 <readlinkat@plt+0x1df40>
  420e48:	ldr	x8, [sp, #5152]
  420e4c:	ldur	x8, [x8, #-112]
  420e50:	ldur	x9, [x29, #-8]
  420e54:	ldrsw	x9, [x9, #24]
  420e58:	ldr	x10, [sp, #5152]
  420e5c:	ldur	x10, [x10, #-112]
  420e60:	add	x9, x9, x10
  420e64:	cmp	x8, x9
  420e68:	b.le	420f3c <readlinkat@plt+0x1e00c>
  420e6c:	b	420ed0 <readlinkat@plt+0x1dfa0>
  420e70:	ldr	x8, [sp, #5152]
  420e74:	ldur	x8, [x8, #-112]
  420e78:	cmp	x8, #0x0
  420e7c:	cset	w9, ge  // ge = tcont
  420e80:	tbnz	w9, #0, 420eac <readlinkat@plt+0x1df7c>
  420e84:	ldur	x8, [x29, #-8]
  420e88:	ldrsw	x8, [x8, #24]
  420e8c:	ldur	x9, [x29, #-8]
  420e90:	ldrsw	x9, [x9, #24]
  420e94:	ldr	x10, [sp, #5152]
  420e98:	ldur	x10, [x10, #-112]
  420e9c:	add	x9, x9, x10
  420ea0:	cmp	x8, x9
  420ea4:	b.le	420f3c <readlinkat@plt+0x1e00c>
  420ea8:	b	420ed0 <readlinkat@plt+0x1dfa0>
  420eac:	ldur	x8, [x29, #-8]
  420eb0:	ldrsw	x8, [x8, #24]
  420eb4:	ldr	x9, [sp, #5152]
  420eb8:	ldur	x9, [x9, #-112]
  420ebc:	add	x8, x8, x9
  420ec0:	ldr	x9, [sp, #5152]
  420ec4:	ldur	x9, [x9, #-112]
  420ec8:	cmp	x8, x9
  420ecc:	b.lt	420f3c <readlinkat@plt+0x1e00c>  // b.tstop
  420ed0:	ldur	x8, [x29, #-8]
  420ed4:	ldrsw	x8, [x8, #24]
  420ed8:	ldr	x9, [sp, #5152]
  420edc:	ldur	x9, [x9, #-112]
  420ee0:	add	x8, x8, x9
  420ee4:	mov	x9, xzr
  420ee8:	mul	x8, x9, x8
  420eec:	subs	x8, x8, #0x1
  420ef0:	cmp	x8, #0x0
  420ef4:	cset	w10, ge  // ge = tcont
  420ef8:	tbnz	w10, #0, 420f1c <readlinkat@plt+0x1dfec>
  420efc:	ldur	x8, [x29, #-8]
  420f00:	ldrsw	x8, [x8, #24]
  420f04:	ldr	x9, [sp, #5152]
  420f08:	ldur	x9, [x9, #-112]
  420f0c:	add	x8, x8, x9
  420f10:	mov	x9, #0xffffffffffff8000    	// #-32768
  420f14:	cmp	x8, x9
  420f18:	b.lt	420f3c <readlinkat@plt+0x1e00c>  // b.tstop
  420f1c:	ldur	x8, [x29, #-8]
  420f20:	ldrsw	x8, [x8, #24]
  420f24:	ldr	x9, [sp, #5152]
  420f28:	ldur	x9, [x9, #-112]
  420f2c:	add	x8, x8, x9
  420f30:	mov	x9, #0x7fff                	// #32767
  420f34:	cmp	x9, x8
  420f38:	b.ge	420f6c <readlinkat@plt+0x1e03c>  // b.tcont
  420f3c:	ldur	x8, [x29, #-8]
  420f40:	ldr	w9, [x8, #24]
  420f44:	ldr	x8, [sp, #5152]
  420f48:	ldur	x8, [x8, #-112]
  420f4c:	add	w8, w9, w8
  420f50:	lsl	w8, w8, #16
  420f54:	asr	w8, w8, #16
  420f58:	ldur	x10, [x29, #-8]
  420f5c:	str	w8, [x10, #24]
  420f60:	ldr	w8, [sp, #2992]
  420f64:	tbnz	w8, #0, 422580 <readlinkat@plt+0x1f650>
  420f68:	b	422584 <readlinkat@plt+0x1f654>
  420f6c:	ldur	x8, [x29, #-8]
  420f70:	ldr	w9, [x8, #24]
  420f74:	ldr	x8, [sp, #5152]
  420f78:	ldur	x8, [x8, #-112]
  420f7c:	add	w8, w9, w8
  420f80:	lsl	w8, w8, #16
  420f84:	asr	w8, w8, #16
  420f88:	ldur	x10, [x29, #-8]
  420f8c:	str	w8, [x10, #24]
  420f90:	ldr	w8, [sp, #2996]
  420f94:	tbnz	w8, #0, 422580 <readlinkat@plt+0x1f650>
  420f98:	b	422584 <readlinkat@plt+0x1f654>
  420f9c:	ldr	w8, [sp, #2992]
  420fa0:	tbnz	w8, #0, 420fa8 <readlinkat@plt+0x1e078>
  420fa4:	b	4216ec <readlinkat@plt+0x1e7bc>
  420fa8:	ldr	w8, [sp, #2996]
  420fac:	tbnz	w8, #0, 420fb4 <readlinkat@plt+0x1e084>
  420fb0:	b	421350 <readlinkat@plt+0x1e420>
  420fb4:	ldr	x8, [sp, #5152]
  420fb8:	ldur	x8, [x8, #-112]
  420fbc:	mov	w9, wzr
  420fc0:	mul	w8, w9, w8
  420fc4:	ldur	x10, [x29, #-8]
  420fc8:	ldr	w11, [x10, #24]
  420fcc:	add	w8, w8, w11
  420fd0:	mul	w8, w9, w8
  420fd4:	subs	w8, w8, #0x1
  420fd8:	cmp	w8, #0x0
  420fdc:	cset	w8, ge  // ge = tcont
  420fe0:	tbnz	w8, #0, 421028 <readlinkat@plt+0x1e0f8>
  420fe4:	ldr	x8, [sp, #5152]
  420fe8:	ldur	x8, [x8, #-112]
  420fec:	mov	w9, wzr
  420ff0:	mul	w8, w9, w8
  420ff4:	ldur	x10, [x29, #-8]
  420ff8:	ldr	w11, [x10, #24]
  420ffc:	add	w8, w8, w11
  421000:	mul	w8, w9, w8
  421004:	add	w8, w8, #0x1
  421008:	lsl	w8, w8, #30
  42100c:	subs	w8, w8, #0x1
  421010:	mov	w9, #0x2                   	// #2
  421014:	mul	w8, w8, w9
  421018:	add	w8, w8, #0x1
  42101c:	mvn	w8, w8
  421020:	str	w8, [sp, #2804]
  421024:	b	421050 <readlinkat@plt+0x1e120>
  421028:	ldr	x8, [sp, #5152]
  42102c:	ldur	x8, [x8, #-112]
  421030:	mov	w9, wzr
  421034:	mul	w8, w9, w8
  421038:	ldur	x10, [x29, #-8]
  42103c:	ldr	w11, [x10, #24]
  421040:	add	w8, w8, w11
  421044:	mul	w8, w9, w8
  421048:	add	w8, w8, #0x0
  42104c:	str	w8, [sp, #2804]
  421050:	ldr	w8, [sp, #2804]
  421054:	cmp	w8, #0x0
  421058:	cset	w8, ge  // ge = tcont
  42105c:	tbnz	w8, #0, 4211f8 <readlinkat@plt+0x1e2c8>
  421060:	ldr	x8, [sp, #5152]
  421064:	ldur	x8, [x8, #-112]
  421068:	cmp	w8, #0x0
  42106c:	cset	w8, ge  // ge = tcont
  421070:	tbnz	w8, #0, 42113c <readlinkat@plt+0x1e20c>
  421074:	ldur	x8, [x29, #-8]
  421078:	ldr	w9, [x8, #24]
  42107c:	ldr	x8, [sp, #5152]
  421080:	ldur	x8, [x8, #-112]
  421084:	mov	w10, wzr
  421088:	mul	w8, w10, w8
  42108c:	ldur	x11, [x29, #-8]
  421090:	ldr	w12, [x11, #24]
  421094:	add	w8, w8, w12
  421098:	mul	w8, w10, w8
  42109c:	subs	w8, w8, #0x1
  4210a0:	cmp	w8, #0x0
  4210a4:	cset	w8, ge  // ge = tcont
  4210a8:	str	w9, [sp, #2800]
  4210ac:	tbnz	w8, #0, 4210f4 <readlinkat@plt+0x1e1c4>
  4210b0:	ldr	x8, [sp, #5152]
  4210b4:	ldur	x8, [x8, #-112]
  4210b8:	mov	w9, wzr
  4210bc:	mul	w8, w9, w8
  4210c0:	ldur	x10, [x29, #-8]
  4210c4:	ldr	w11, [x10, #24]
  4210c8:	add	w8, w8, w11
  4210cc:	mul	w8, w9, w8
  4210d0:	add	w8, w8, #0x1
  4210d4:	lsl	w8, w8, #30
  4210d8:	subs	w8, w8, #0x1
  4210dc:	mov	w9, #0x2                   	// #2
  4210e0:	mul	w8, w8, w9
  4210e4:	add	w8, w8, #0x1
  4210e8:	mvn	w8, w8
  4210ec:	str	w8, [sp, #2796]
  4210f0:	b	42111c <readlinkat@plt+0x1e1ec>
  4210f4:	ldr	x8, [sp, #5152]
  4210f8:	ldur	x8, [x8, #-112]
  4210fc:	mov	w9, wzr
  421100:	mul	w8, w9, w8
  421104:	ldur	x10, [x29, #-8]
  421108:	ldr	w11, [x10, #24]
  42110c:	add	w8, w8, w11
  421110:	mul	w8, w9, w8
  421114:	add	w8, w8, #0x0
  421118:	str	w8, [sp, #2796]
  42111c:	ldr	w8, [sp, #2796]
  421120:	ldr	x9, [sp, #5152]
  421124:	ldur	x9, [x9, #-112]
  421128:	subs	w8, w8, w9
  42112c:	ldr	w9, [sp, #2800]
  421130:	cmp	w9, w8
  421134:	b.lt	421300 <readlinkat@plt+0x1e3d0>  // b.tstop
  421138:	b	421294 <readlinkat@plt+0x1e364>
  42113c:	ldr	x8, [sp, #5152]
  421140:	ldur	x8, [x8, #-112]
  421144:	mov	w9, wzr
  421148:	mul	w8, w9, w8
  42114c:	ldur	x10, [x29, #-8]
  421150:	ldr	w11, [x10, #24]
  421154:	add	w8, w8, w11
  421158:	mul	w8, w9, w8
  42115c:	subs	w8, w8, #0x1
  421160:	cmp	w8, #0x0
  421164:	cset	w8, ge  // ge = tcont
  421168:	tbnz	w8, #0, 4211ac <readlinkat@plt+0x1e27c>
  42116c:	ldr	x8, [sp, #5152]
  421170:	ldur	x8, [x8, #-112]
  421174:	mov	w9, wzr
  421178:	mul	w8, w9, w8
  42117c:	ldur	x10, [x29, #-8]
  421180:	ldr	w11, [x10, #24]
  421184:	add	w8, w8, w11
  421188:	mul	w8, w9, w8
  42118c:	add	w8, w8, #0x1
  421190:	lsl	w8, w8, #30
  421194:	subs	w8, w8, #0x1
  421198:	mov	w9, #0x2                   	// #2
  42119c:	mul	w8, w8, w9
  4211a0:	add	w8, w8, #0x1
  4211a4:	str	w8, [sp, #2792]
  4211a8:	b	4211d4 <readlinkat@plt+0x1e2a4>
  4211ac:	ldr	x8, [sp, #5152]
  4211b0:	ldur	x8, [x8, #-112]
  4211b4:	mov	w9, wzr
  4211b8:	mul	w8, w9, w8
  4211bc:	ldur	x10, [x29, #-8]
  4211c0:	ldr	w11, [x10, #24]
  4211c4:	add	w8, w8, w11
  4211c8:	mul	w8, w9, w8
  4211cc:	subs	w8, w8, #0x1
  4211d0:	str	w8, [sp, #2792]
  4211d4:	ldr	w8, [sp, #2792]
  4211d8:	ldr	x9, [sp, #5152]
  4211dc:	ldur	x9, [x9, #-112]
  4211e0:	subs	w8, w8, w9
  4211e4:	ldur	x10, [x29, #-8]
  4211e8:	ldr	w9, [x10, #24]
  4211ec:	cmp	w8, w9
  4211f0:	b.lt	421300 <readlinkat@plt+0x1e3d0>  // b.tstop
  4211f4:	b	421294 <readlinkat@plt+0x1e364>
  4211f8:	ldur	x8, [x29, #-8]
  4211fc:	ldr	w9, [x8, #24]
  421200:	cmp	w9, #0x0
  421204:	cset	w9, ge  // ge = tcont
  421208:	tbnz	w9, #0, 421234 <readlinkat@plt+0x1e304>
  42120c:	ldr	x8, [sp, #5152]
  421210:	ldur	x8, [x8, #-112]
  421214:	ldur	x9, [x29, #-8]
  421218:	ldr	w10, [x9, #24]
  42121c:	ldr	x9, [sp, #5152]
  421220:	ldur	x9, [x9, #-112]
  421224:	add	w9, w10, w9
  421228:	cmp	w8, w9
  42122c:	b.le	421300 <readlinkat@plt+0x1e3d0>
  421230:	b	421294 <readlinkat@plt+0x1e364>
  421234:	ldr	x8, [sp, #5152]
  421238:	ldur	x8, [x8, #-112]
  42123c:	cmp	w8, #0x0
  421240:	cset	w8, ge  // ge = tcont
  421244:	tbnz	w8, #0, 421270 <readlinkat@plt+0x1e340>
  421248:	ldur	x8, [x29, #-8]
  42124c:	ldr	w9, [x8, #24]
  421250:	ldur	x8, [x29, #-8]
  421254:	ldr	w10, [x8, #24]
  421258:	ldr	x8, [sp, #5152]
  42125c:	ldur	x8, [x8, #-112]
  421260:	add	w8, w10, w8
  421264:	cmp	w9, w8
  421268:	b.le	421300 <readlinkat@plt+0x1e3d0>
  42126c:	b	421294 <readlinkat@plt+0x1e364>
  421270:	ldur	x8, [x29, #-8]
  421274:	ldr	w9, [x8, #24]
  421278:	ldr	x8, [sp, #5152]
  42127c:	ldur	x8, [x8, #-112]
  421280:	add	w8, w9, w8
  421284:	ldr	x10, [sp, #5152]
  421288:	ldur	x10, [x10, #-112]
  42128c:	cmp	w8, w10
  421290:	b.lt	421300 <readlinkat@plt+0x1e3d0>  // b.tstop
  421294:	ldur	x8, [x29, #-8]
  421298:	ldr	w9, [x8, #24]
  42129c:	ldr	x8, [sp, #5152]
  4212a0:	ldur	x8, [x8, #-112]
  4212a4:	add	w8, w9, w8
  4212a8:	mov	w9, wzr
  4212ac:	mul	w8, w9, w8
  4212b0:	subs	w8, w8, #0x1
  4212b4:	cmp	w8, #0x0
  4212b8:	cset	w8, ge  // ge = tcont
  4212bc:	tbnz	w8, #0, 4212e0 <readlinkat@plt+0x1e3b0>
  4212c0:	ldur	x8, [x29, #-8]
  4212c4:	ldr	w9, [x8, #24]
  4212c8:	ldr	x8, [sp, #5152]
  4212cc:	ldur	x8, [x8, #-112]
  4212d0:	add	w8, w9, w8
  4212d4:	mov	w9, #0x80000000            	// #-2147483648
  4212d8:	cmp	w8, w9
  4212dc:	b.lt	421300 <readlinkat@plt+0x1e3d0>  // b.tstop
  4212e0:	ldur	x8, [x29, #-8]
  4212e4:	ldr	w9, [x8, #24]
  4212e8:	ldr	x8, [sp, #5152]
  4212ec:	ldur	x8, [x8, #-112]
  4212f0:	add	w8, w9, w8
  4212f4:	mov	w9, #0x7fffffff            	// #2147483647
  4212f8:	cmp	w9, w8
  4212fc:	b.ge	421328 <readlinkat@plt+0x1e3f8>  // b.tcont
  421300:	ldur	x8, [x29, #-8]
  421304:	ldr	w9, [x8, #24]
  421308:	ldr	x8, [sp, #5152]
  42130c:	ldur	x8, [x8, #-112]
  421310:	add	w8, w9, w8
  421314:	ldur	x10, [x29, #-8]
  421318:	str	w8, [x10, #24]
  42131c:	ldr	w8, [sp, #2992]
  421320:	tbnz	w8, #0, 422580 <readlinkat@plt+0x1f650>
  421324:	b	422584 <readlinkat@plt+0x1f654>
  421328:	ldur	x8, [x29, #-8]
  42132c:	ldr	w9, [x8, #24]
  421330:	ldr	x8, [sp, #5152]
  421334:	ldur	x8, [x8, #-112]
  421338:	add	w8, w9, w8
  42133c:	ldur	x10, [x29, #-8]
  421340:	str	w8, [x10, #24]
  421344:	ldr	w8, [sp, #2996]
  421348:	tbnz	w8, #0, 422580 <readlinkat@plt+0x1f650>
  42134c:	b	422584 <readlinkat@plt+0x1f654>
  421350:	ldr	x8, [sp, #5152]
  421354:	ldur	x8, [x8, #-112]
  421358:	mov	x9, xzr
  42135c:	mul	x8, x9, x8
  421360:	ldur	x10, [x29, #-8]
  421364:	ldrsw	x10, [x10, #24]
  421368:	add	x8, x8, x10
  42136c:	mul	x8, x9, x8
  421370:	subs	x8, x8, #0x1
  421374:	cmp	x8, #0x0
  421378:	cset	w11, ge  // ge = tcont
  42137c:	tbnz	w11, #0, 4213c4 <readlinkat@plt+0x1e494>
  421380:	ldr	x8, [sp, #5152]
  421384:	ldur	x8, [x8, #-112]
  421388:	mov	x9, xzr
  42138c:	mul	x8, x9, x8
  421390:	ldur	x10, [x29, #-8]
  421394:	ldrsw	x10, [x10, #24]
  421398:	add	x8, x8, x10
  42139c:	mul	x8, x9, x8
  4213a0:	add	x8, x8, #0x1
  4213a4:	lsl	x8, x8, #62
  4213a8:	subs	x8, x8, #0x1
  4213ac:	mov	x9, #0x2                   	// #2
  4213b0:	mul	x8, x8, x9
  4213b4:	add	x8, x8, #0x1
  4213b8:	mvn	x8, x8
  4213bc:	str	x8, [sp, #2784]
  4213c0:	b	4213ec <readlinkat@plt+0x1e4bc>
  4213c4:	ldr	x8, [sp, #5152]
  4213c8:	ldur	x8, [x8, #-112]
  4213cc:	mov	x9, xzr
  4213d0:	mul	x8, x9, x8
  4213d4:	ldur	x10, [x29, #-8]
  4213d8:	ldrsw	x10, [x10, #24]
  4213dc:	add	x8, x8, x10
  4213e0:	mul	x8, x9, x8
  4213e4:	add	x8, x8, #0x0
  4213e8:	str	x8, [sp, #2784]
  4213ec:	ldr	x8, [sp, #2784]
  4213f0:	cmp	x8, #0x0
  4213f4:	cset	w9, ge  // ge = tcont
  4213f8:	tbnz	w9, #0, 421594 <readlinkat@plt+0x1e664>
  4213fc:	ldr	x8, [sp, #5152]
  421400:	ldur	x8, [x8, #-112]
  421404:	cmp	x8, #0x0
  421408:	cset	w9, ge  // ge = tcont
  42140c:	tbnz	w9, #0, 4214d8 <readlinkat@plt+0x1e5a8>
  421410:	ldur	x8, [x29, #-8]
  421414:	ldrsw	x8, [x8, #24]
  421418:	ldr	x9, [sp, #5152]
  42141c:	ldur	x9, [x9, #-112]
  421420:	mov	x10, xzr
  421424:	mul	x9, x10, x9
  421428:	ldur	x11, [x29, #-8]
  42142c:	ldrsw	x11, [x11, #24]
  421430:	add	x9, x9, x11
  421434:	mul	x9, x10, x9
  421438:	subs	x9, x9, #0x1
  42143c:	cmp	x9, #0x0
  421440:	cset	w12, ge  // ge = tcont
  421444:	str	x8, [sp, #2776]
  421448:	tbnz	w12, #0, 421490 <readlinkat@plt+0x1e560>
  42144c:	ldr	x8, [sp, #5152]
  421450:	ldur	x8, [x8, #-112]
  421454:	mov	x9, xzr
  421458:	mul	x8, x9, x8
  42145c:	ldur	x10, [x29, #-8]
  421460:	ldrsw	x10, [x10, #24]
  421464:	add	x8, x8, x10
  421468:	mul	x8, x9, x8
  42146c:	add	x8, x8, #0x1
  421470:	lsl	x8, x8, #62
  421474:	subs	x8, x8, #0x1
  421478:	mov	x9, #0x2                   	// #2
  42147c:	mul	x8, x8, x9
  421480:	add	x8, x8, #0x1
  421484:	mvn	x8, x8
  421488:	str	x8, [sp, #2768]
  42148c:	b	4214b8 <readlinkat@plt+0x1e588>
  421490:	ldr	x8, [sp, #5152]
  421494:	ldur	x8, [x8, #-112]
  421498:	mov	x9, xzr
  42149c:	mul	x8, x9, x8
  4214a0:	ldur	x10, [x29, #-8]
  4214a4:	ldrsw	x10, [x10, #24]
  4214a8:	add	x8, x8, x10
  4214ac:	mul	x8, x9, x8
  4214b0:	add	x8, x8, #0x0
  4214b4:	str	x8, [sp, #2768]
  4214b8:	ldr	x8, [sp, #2768]
  4214bc:	ldr	x9, [sp, #5152]
  4214c0:	ldur	x9, [x9, #-112]
  4214c4:	subs	x8, x8, x9
  4214c8:	ldr	x9, [sp, #2776]
  4214cc:	cmp	x9, x8
  4214d0:	b.lt	42169c <readlinkat@plt+0x1e76c>  // b.tstop
  4214d4:	b	421630 <readlinkat@plt+0x1e700>
  4214d8:	ldr	x8, [sp, #5152]
  4214dc:	ldur	x8, [x8, #-112]
  4214e0:	mov	x9, xzr
  4214e4:	mul	x8, x9, x8
  4214e8:	ldur	x10, [x29, #-8]
  4214ec:	ldrsw	x10, [x10, #24]
  4214f0:	add	x8, x8, x10
  4214f4:	mul	x8, x9, x8
  4214f8:	subs	x8, x8, #0x1
  4214fc:	cmp	x8, #0x0
  421500:	cset	w11, ge  // ge = tcont
  421504:	tbnz	w11, #0, 421548 <readlinkat@plt+0x1e618>
  421508:	ldr	x8, [sp, #5152]
  42150c:	ldur	x8, [x8, #-112]
  421510:	mov	x9, xzr
  421514:	mul	x8, x9, x8
  421518:	ldur	x10, [x29, #-8]
  42151c:	ldrsw	x10, [x10, #24]
  421520:	add	x8, x8, x10
  421524:	mul	x8, x9, x8
  421528:	add	x8, x8, #0x1
  42152c:	lsl	x8, x8, #62
  421530:	subs	x8, x8, #0x1
  421534:	mov	x9, #0x2                   	// #2
  421538:	mul	x8, x8, x9
  42153c:	add	x8, x8, #0x1
  421540:	str	x8, [sp, #2760]
  421544:	b	421570 <readlinkat@plt+0x1e640>
  421548:	ldr	x8, [sp, #5152]
  42154c:	ldur	x8, [x8, #-112]
  421550:	mov	x9, xzr
  421554:	mul	x8, x9, x8
  421558:	ldur	x10, [x29, #-8]
  42155c:	ldrsw	x10, [x10, #24]
  421560:	add	x8, x8, x10
  421564:	mul	x8, x9, x8
  421568:	subs	x8, x8, #0x1
  42156c:	str	x8, [sp, #2760]
  421570:	ldr	x8, [sp, #2760]
  421574:	ldr	x9, [sp, #5152]
  421578:	ldur	x9, [x9, #-112]
  42157c:	subs	x8, x8, x9
  421580:	ldur	x9, [x29, #-8]
  421584:	ldrsw	x9, [x9, #24]
  421588:	cmp	x8, x9
  42158c:	b.lt	42169c <readlinkat@plt+0x1e76c>  // b.tstop
  421590:	b	421630 <readlinkat@plt+0x1e700>
  421594:	ldur	x8, [x29, #-8]
  421598:	ldr	w9, [x8, #24]
  42159c:	cmp	w9, #0x0
  4215a0:	cset	w9, ge  // ge = tcont
  4215a4:	tbnz	w9, #0, 4215d0 <readlinkat@plt+0x1e6a0>
  4215a8:	ldr	x8, [sp, #5152]
  4215ac:	ldur	x8, [x8, #-112]
  4215b0:	ldur	x9, [x29, #-8]
  4215b4:	ldrsw	x9, [x9, #24]
  4215b8:	ldr	x10, [sp, #5152]
  4215bc:	ldur	x10, [x10, #-112]
  4215c0:	add	x9, x9, x10
  4215c4:	cmp	x8, x9
  4215c8:	b.le	42169c <readlinkat@plt+0x1e76c>
  4215cc:	b	421630 <readlinkat@plt+0x1e700>
  4215d0:	ldr	x8, [sp, #5152]
  4215d4:	ldur	x8, [x8, #-112]
  4215d8:	cmp	x8, #0x0
  4215dc:	cset	w9, ge  // ge = tcont
  4215e0:	tbnz	w9, #0, 42160c <readlinkat@plt+0x1e6dc>
  4215e4:	ldur	x8, [x29, #-8]
  4215e8:	ldrsw	x8, [x8, #24]
  4215ec:	ldur	x9, [x29, #-8]
  4215f0:	ldrsw	x9, [x9, #24]
  4215f4:	ldr	x10, [sp, #5152]
  4215f8:	ldur	x10, [x10, #-112]
  4215fc:	add	x9, x9, x10
  421600:	cmp	x8, x9
  421604:	b.le	42169c <readlinkat@plt+0x1e76c>
  421608:	b	421630 <readlinkat@plt+0x1e700>
  42160c:	ldur	x8, [x29, #-8]
  421610:	ldrsw	x8, [x8, #24]
  421614:	ldr	x9, [sp, #5152]
  421618:	ldur	x9, [x9, #-112]
  42161c:	add	x8, x8, x9
  421620:	ldr	x9, [sp, #5152]
  421624:	ldur	x9, [x9, #-112]
  421628:	cmp	x8, x9
  42162c:	b.lt	42169c <readlinkat@plt+0x1e76c>  // b.tstop
  421630:	ldur	x8, [x29, #-8]
  421634:	ldrsw	x8, [x8, #24]
  421638:	ldr	x9, [sp, #5152]
  42163c:	ldur	x9, [x9, #-112]
  421640:	add	x8, x8, x9
  421644:	mov	x9, xzr
  421648:	mul	x8, x9, x8
  42164c:	subs	x8, x8, #0x1
  421650:	cmp	x8, #0x0
  421654:	cset	w10, ge  // ge = tcont
  421658:	tbnz	w10, #0, 42167c <readlinkat@plt+0x1e74c>
  42165c:	ldur	x8, [x29, #-8]
  421660:	ldrsw	x8, [x8, #24]
  421664:	ldr	x9, [sp, #5152]
  421668:	ldur	x9, [x9, #-112]
  42166c:	add	x8, x8, x9
  421670:	mov	x9, #0xffffffff80000000    	// #-2147483648
  421674:	cmp	x8, x9
  421678:	b.lt	42169c <readlinkat@plt+0x1e76c>  // b.tstop
  42167c:	ldur	x8, [x29, #-8]
  421680:	ldrsw	x8, [x8, #24]
  421684:	ldr	x9, [sp, #5152]
  421688:	ldur	x9, [x9, #-112]
  42168c:	add	x8, x8, x9
  421690:	mov	x9, #0x7fffffff            	// #2147483647
  421694:	cmp	x9, x8
  421698:	b.ge	4216c4 <readlinkat@plt+0x1e794>  // b.tcont
  42169c:	ldur	x8, [x29, #-8]
  4216a0:	ldr	w9, [x8, #24]
  4216a4:	ldr	x8, [sp, #5152]
  4216a8:	ldur	x8, [x8, #-112]
  4216ac:	add	w8, w9, w8
  4216b0:	ldur	x10, [x29, #-8]
  4216b4:	str	w8, [x10, #24]
  4216b8:	ldr	w8, [sp, #2992]
  4216bc:	tbnz	w8, #0, 422580 <readlinkat@plt+0x1f650>
  4216c0:	b	422584 <readlinkat@plt+0x1f654>
  4216c4:	ldur	x8, [x29, #-8]
  4216c8:	ldr	w9, [x8, #24]
  4216cc:	ldr	x8, [sp, #5152]
  4216d0:	ldur	x8, [x8, #-112]
  4216d4:	add	w8, w9, w8
  4216d8:	ldur	x10, [x29, #-8]
  4216dc:	str	w8, [x10, #24]
  4216e0:	ldr	w8, [sp, #2996]
  4216e4:	tbnz	w8, #0, 422580 <readlinkat@plt+0x1f650>
  4216e8:	b	422584 <readlinkat@plt+0x1f654>
  4216ec:	ldr	w8, [sp, #2996]
  4216f0:	tbnz	w8, #0, 4216f8 <readlinkat@plt+0x1e7c8>
  4216f4:	b	421e3c <readlinkat@plt+0x1ef0c>
  4216f8:	ldr	w8, [sp, #2996]
  4216fc:	tbnz	w8, #0, 421704 <readlinkat@plt+0x1e7d4>
  421700:	b	421aa0 <readlinkat@plt+0x1eb70>
  421704:	ldr	x8, [sp, #5152]
  421708:	ldur	x8, [x8, #-112]
  42170c:	mov	x9, xzr
  421710:	mul	x8, x9, x8
  421714:	ldur	x10, [x29, #-8]
  421718:	ldrsw	x10, [x10, #24]
  42171c:	add	x8, x8, x10
  421720:	mul	x8, x9, x8
  421724:	subs	x8, x8, #0x1
  421728:	cmp	x8, #0x0
  42172c:	cset	w11, ge  // ge = tcont
  421730:	tbnz	w11, #0, 421778 <readlinkat@plt+0x1e848>
  421734:	ldr	x8, [sp, #5152]
  421738:	ldur	x8, [x8, #-112]
  42173c:	mov	x9, xzr
  421740:	mul	x8, x9, x8
  421744:	ldur	x10, [x29, #-8]
  421748:	ldrsw	x10, [x10, #24]
  42174c:	add	x8, x8, x10
  421750:	mul	x8, x9, x8
  421754:	add	x8, x8, #0x1
  421758:	lsl	x8, x8, #62
  42175c:	subs	x8, x8, #0x1
  421760:	mov	x9, #0x2                   	// #2
  421764:	mul	x8, x8, x9
  421768:	add	x8, x8, #0x1
  42176c:	mvn	x8, x8
  421770:	str	x8, [sp, #2752]
  421774:	b	4217a0 <readlinkat@plt+0x1e870>
  421778:	ldr	x8, [sp, #5152]
  42177c:	ldur	x8, [x8, #-112]
  421780:	mov	x9, xzr
  421784:	mul	x8, x9, x8
  421788:	ldur	x10, [x29, #-8]
  42178c:	ldrsw	x10, [x10, #24]
  421790:	add	x8, x8, x10
  421794:	mul	x8, x9, x8
  421798:	add	x8, x8, #0x0
  42179c:	str	x8, [sp, #2752]
  4217a0:	ldr	x8, [sp, #2752]
  4217a4:	cmp	x8, #0x0
  4217a8:	cset	w9, ge  // ge = tcont
  4217ac:	tbnz	w9, #0, 421948 <readlinkat@plt+0x1ea18>
  4217b0:	ldr	x8, [sp, #5152]
  4217b4:	ldur	x8, [x8, #-112]
  4217b8:	cmp	x8, #0x0
  4217bc:	cset	w9, ge  // ge = tcont
  4217c0:	tbnz	w9, #0, 42188c <readlinkat@plt+0x1e95c>
  4217c4:	ldur	x8, [x29, #-8]
  4217c8:	ldrsw	x8, [x8, #24]
  4217cc:	ldr	x9, [sp, #5152]
  4217d0:	ldur	x9, [x9, #-112]
  4217d4:	mov	x10, xzr
  4217d8:	mul	x9, x10, x9
  4217dc:	ldur	x11, [x29, #-8]
  4217e0:	ldrsw	x11, [x11, #24]
  4217e4:	add	x9, x9, x11
  4217e8:	mul	x9, x10, x9
  4217ec:	subs	x9, x9, #0x1
  4217f0:	cmp	x9, #0x0
  4217f4:	cset	w12, ge  // ge = tcont
  4217f8:	str	x8, [sp, #2744]
  4217fc:	tbnz	w12, #0, 421844 <readlinkat@plt+0x1e914>
  421800:	ldr	x8, [sp, #5152]
  421804:	ldur	x8, [x8, #-112]
  421808:	mov	x9, xzr
  42180c:	mul	x8, x9, x8
  421810:	ldur	x10, [x29, #-8]
  421814:	ldrsw	x10, [x10, #24]
  421818:	add	x8, x8, x10
  42181c:	mul	x8, x9, x8
  421820:	add	x8, x8, #0x1
  421824:	lsl	x8, x8, #62
  421828:	subs	x8, x8, #0x1
  42182c:	mov	x9, #0x2                   	// #2
  421830:	mul	x8, x8, x9
  421834:	add	x8, x8, #0x1
  421838:	mvn	x8, x8
  42183c:	str	x8, [sp, #2736]
  421840:	b	42186c <readlinkat@plt+0x1e93c>
  421844:	ldr	x8, [sp, #5152]
  421848:	ldur	x8, [x8, #-112]
  42184c:	mov	x9, xzr
  421850:	mul	x8, x9, x8
  421854:	ldur	x10, [x29, #-8]
  421858:	ldrsw	x10, [x10, #24]
  42185c:	add	x8, x8, x10
  421860:	mul	x8, x9, x8
  421864:	add	x8, x8, #0x0
  421868:	str	x8, [sp, #2736]
  42186c:	ldr	x8, [sp, #2736]
  421870:	ldr	x9, [sp, #5152]
  421874:	ldur	x9, [x9, #-112]
  421878:	subs	x8, x8, x9
  42187c:	ldr	x9, [sp, #2744]
  421880:	cmp	x9, x8
  421884:	b.lt	421a50 <readlinkat@plt+0x1eb20>  // b.tstop
  421888:	b	4219e4 <readlinkat@plt+0x1eab4>
  42188c:	ldr	x8, [sp, #5152]
  421890:	ldur	x8, [x8, #-112]
  421894:	mov	x9, xzr
  421898:	mul	x8, x9, x8
  42189c:	ldur	x10, [x29, #-8]
  4218a0:	ldrsw	x10, [x10, #24]
  4218a4:	add	x8, x8, x10
  4218a8:	mul	x8, x9, x8
  4218ac:	subs	x8, x8, #0x1
  4218b0:	cmp	x8, #0x0
  4218b4:	cset	w11, ge  // ge = tcont
  4218b8:	tbnz	w11, #0, 4218fc <readlinkat@plt+0x1e9cc>
  4218bc:	ldr	x8, [sp, #5152]
  4218c0:	ldur	x8, [x8, #-112]
  4218c4:	mov	x9, xzr
  4218c8:	mul	x8, x9, x8
  4218cc:	ldur	x10, [x29, #-8]
  4218d0:	ldrsw	x10, [x10, #24]
  4218d4:	add	x8, x8, x10
  4218d8:	mul	x8, x9, x8
  4218dc:	add	x8, x8, #0x1
  4218e0:	lsl	x8, x8, #62
  4218e4:	subs	x8, x8, #0x1
  4218e8:	mov	x9, #0x2                   	// #2
  4218ec:	mul	x8, x8, x9
  4218f0:	add	x8, x8, #0x1
  4218f4:	str	x8, [sp, #2728]
  4218f8:	b	421924 <readlinkat@plt+0x1e9f4>
  4218fc:	ldr	x8, [sp, #5152]
  421900:	ldur	x8, [x8, #-112]
  421904:	mov	x9, xzr
  421908:	mul	x8, x9, x8
  42190c:	ldur	x10, [x29, #-8]
  421910:	ldrsw	x10, [x10, #24]
  421914:	add	x8, x8, x10
  421918:	mul	x8, x9, x8
  42191c:	subs	x8, x8, #0x1
  421920:	str	x8, [sp, #2728]
  421924:	ldr	x8, [sp, #2728]
  421928:	ldr	x9, [sp, #5152]
  42192c:	ldur	x9, [x9, #-112]
  421930:	subs	x8, x8, x9
  421934:	ldur	x9, [x29, #-8]
  421938:	ldrsw	x9, [x9, #24]
  42193c:	cmp	x8, x9
  421940:	b.lt	421a50 <readlinkat@plt+0x1eb20>  // b.tstop
  421944:	b	4219e4 <readlinkat@plt+0x1eab4>
  421948:	ldur	x8, [x29, #-8]
  42194c:	ldrsw	x8, [x8, #24]
  421950:	cmp	x8, #0x0
  421954:	cset	w9, ge  // ge = tcont
  421958:	tbnz	w9, #0, 421984 <readlinkat@plt+0x1ea54>
  42195c:	ldr	x8, [sp, #5152]
  421960:	ldur	x8, [x8, #-112]
  421964:	ldur	x9, [x29, #-8]
  421968:	ldrsw	x9, [x9, #24]
  42196c:	ldr	x10, [sp, #5152]
  421970:	ldur	x10, [x10, #-112]
  421974:	add	x9, x9, x10
  421978:	cmp	x8, x9
  42197c:	b.le	421a50 <readlinkat@plt+0x1eb20>
  421980:	b	4219e4 <readlinkat@plt+0x1eab4>
  421984:	ldr	x8, [sp, #5152]
  421988:	ldur	x8, [x8, #-112]
  42198c:	cmp	x8, #0x0
  421990:	cset	w9, ge  // ge = tcont
  421994:	tbnz	w9, #0, 4219c0 <readlinkat@plt+0x1ea90>
  421998:	ldur	x8, [x29, #-8]
  42199c:	ldrsw	x8, [x8, #24]
  4219a0:	ldur	x9, [x29, #-8]
  4219a4:	ldrsw	x9, [x9, #24]
  4219a8:	ldr	x10, [sp, #5152]
  4219ac:	ldur	x10, [x10, #-112]
  4219b0:	add	x9, x9, x10
  4219b4:	cmp	x8, x9
  4219b8:	b.le	421a50 <readlinkat@plt+0x1eb20>
  4219bc:	b	4219e4 <readlinkat@plt+0x1eab4>
  4219c0:	ldur	x8, [x29, #-8]
  4219c4:	ldrsw	x8, [x8, #24]
  4219c8:	ldr	x9, [sp, #5152]
  4219cc:	ldur	x9, [x9, #-112]
  4219d0:	add	x8, x8, x9
  4219d4:	ldr	x9, [sp, #5152]
  4219d8:	ldur	x9, [x9, #-112]
  4219dc:	cmp	x8, x9
  4219e0:	b.lt	421a50 <readlinkat@plt+0x1eb20>  // b.tstop
  4219e4:	ldur	x8, [x29, #-8]
  4219e8:	ldrsw	x8, [x8, #24]
  4219ec:	ldr	x9, [sp, #5152]
  4219f0:	ldur	x9, [x9, #-112]
  4219f4:	add	x8, x8, x9
  4219f8:	mov	x9, xzr
  4219fc:	mul	x8, x9, x8
  421a00:	subs	x8, x8, #0x1
  421a04:	cmp	x8, #0x0
  421a08:	cset	w10, ge  // ge = tcont
  421a0c:	tbnz	w10, #0, 421a30 <readlinkat@plt+0x1eb00>
  421a10:	ldur	x8, [x29, #-8]
  421a14:	ldrsw	x8, [x8, #24]
  421a18:	ldr	x9, [sp, #5152]
  421a1c:	ldur	x9, [x9, #-112]
  421a20:	add	x8, x8, x9
  421a24:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  421a28:	cmp	x8, x9
  421a2c:	b.lt	421a50 <readlinkat@plt+0x1eb20>  // b.tstop
  421a30:	ldur	x8, [x29, #-8]
  421a34:	ldrsw	x8, [x8, #24]
  421a38:	ldr	x9, [sp, #5152]
  421a3c:	ldur	x9, [x9, #-112]
  421a40:	add	x8, x8, x9
  421a44:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  421a48:	cmp	x9, x8
  421a4c:	b.ge	421a78 <readlinkat@plt+0x1eb48>  // b.tcont
  421a50:	ldur	x8, [x29, #-8]
  421a54:	ldrsw	x8, [x8, #24]
  421a58:	ldr	x9, [sp, #5152]
  421a5c:	ldur	x9, [x9, #-112]
  421a60:	add	x8, x8, x9
  421a64:	ldur	x9, [x29, #-8]
  421a68:	str	w8, [x9, #24]
  421a6c:	ldr	w8, [sp, #2992]
  421a70:	tbnz	w8, #0, 422580 <readlinkat@plt+0x1f650>
  421a74:	b	422584 <readlinkat@plt+0x1f654>
  421a78:	ldur	x8, [x29, #-8]
  421a7c:	ldrsw	x8, [x8, #24]
  421a80:	ldr	x9, [sp, #5152]
  421a84:	ldur	x9, [x9, #-112]
  421a88:	add	x8, x8, x9
  421a8c:	ldur	x9, [x29, #-8]
  421a90:	str	w8, [x9, #24]
  421a94:	ldr	w8, [sp, #2996]
  421a98:	tbnz	w8, #0, 422580 <readlinkat@plt+0x1f650>
  421a9c:	b	422584 <readlinkat@plt+0x1f654>
  421aa0:	ldr	x8, [sp, #5152]
  421aa4:	ldur	x8, [x8, #-112]
  421aa8:	mov	x9, xzr
  421aac:	mul	x8, x9, x8
  421ab0:	ldur	x10, [x29, #-8]
  421ab4:	ldrsw	x10, [x10, #24]
  421ab8:	add	x8, x8, x10
  421abc:	mul	x8, x9, x8
  421ac0:	subs	x8, x8, #0x1
  421ac4:	cmp	x8, #0x0
  421ac8:	cset	w11, ge  // ge = tcont
  421acc:	tbnz	w11, #0, 421b14 <readlinkat@plt+0x1ebe4>
  421ad0:	ldr	x8, [sp, #5152]
  421ad4:	ldur	x8, [x8, #-112]
  421ad8:	mov	x9, xzr
  421adc:	mul	x8, x9, x8
  421ae0:	ldur	x10, [x29, #-8]
  421ae4:	ldrsw	x10, [x10, #24]
  421ae8:	add	x8, x8, x10
  421aec:	mul	x8, x9, x8
  421af0:	add	x8, x8, #0x1
  421af4:	lsl	x8, x8, #62
  421af8:	subs	x8, x8, #0x1
  421afc:	mov	x9, #0x2                   	// #2
  421b00:	mul	x8, x8, x9
  421b04:	add	x8, x8, #0x1
  421b08:	mvn	x8, x8
  421b0c:	str	x8, [sp, #2720]
  421b10:	b	421b3c <readlinkat@plt+0x1ec0c>
  421b14:	ldr	x8, [sp, #5152]
  421b18:	ldur	x8, [x8, #-112]
  421b1c:	mov	x9, xzr
  421b20:	mul	x8, x9, x8
  421b24:	ldur	x10, [x29, #-8]
  421b28:	ldrsw	x10, [x10, #24]
  421b2c:	add	x8, x8, x10
  421b30:	mul	x8, x9, x8
  421b34:	add	x8, x8, #0x0
  421b38:	str	x8, [sp, #2720]
  421b3c:	ldr	x8, [sp, #2720]
  421b40:	cmp	x8, #0x0
  421b44:	cset	w9, ge  // ge = tcont
  421b48:	tbnz	w9, #0, 421ce4 <readlinkat@plt+0x1edb4>
  421b4c:	ldr	x8, [sp, #5152]
  421b50:	ldur	x8, [x8, #-112]
  421b54:	cmp	x8, #0x0
  421b58:	cset	w9, ge  // ge = tcont
  421b5c:	tbnz	w9, #0, 421c28 <readlinkat@plt+0x1ecf8>
  421b60:	ldur	x8, [x29, #-8]
  421b64:	ldrsw	x8, [x8, #24]
  421b68:	ldr	x9, [sp, #5152]
  421b6c:	ldur	x9, [x9, #-112]
  421b70:	mov	x10, xzr
  421b74:	mul	x9, x10, x9
  421b78:	ldur	x11, [x29, #-8]
  421b7c:	ldrsw	x11, [x11, #24]
  421b80:	add	x9, x9, x11
  421b84:	mul	x9, x10, x9
  421b88:	subs	x9, x9, #0x1
  421b8c:	cmp	x9, #0x0
  421b90:	cset	w12, ge  // ge = tcont
  421b94:	str	x8, [sp, #2712]
  421b98:	tbnz	w12, #0, 421be0 <readlinkat@plt+0x1ecb0>
  421b9c:	ldr	x8, [sp, #5152]
  421ba0:	ldur	x8, [x8, #-112]
  421ba4:	mov	x9, xzr
  421ba8:	mul	x8, x9, x8
  421bac:	ldur	x10, [x29, #-8]
  421bb0:	ldrsw	x10, [x10, #24]
  421bb4:	add	x8, x8, x10
  421bb8:	mul	x8, x9, x8
  421bbc:	add	x8, x8, #0x1
  421bc0:	lsl	x8, x8, #62
  421bc4:	subs	x8, x8, #0x1
  421bc8:	mov	x9, #0x2                   	// #2
  421bcc:	mul	x8, x8, x9
  421bd0:	add	x8, x8, #0x1
  421bd4:	mvn	x8, x8
  421bd8:	str	x8, [sp, #2704]
  421bdc:	b	421c08 <readlinkat@plt+0x1ecd8>
  421be0:	ldr	x8, [sp, #5152]
  421be4:	ldur	x8, [x8, #-112]
  421be8:	mov	x9, xzr
  421bec:	mul	x8, x9, x8
  421bf0:	ldur	x10, [x29, #-8]
  421bf4:	ldrsw	x10, [x10, #24]
  421bf8:	add	x8, x8, x10
  421bfc:	mul	x8, x9, x8
  421c00:	add	x8, x8, #0x0
  421c04:	str	x8, [sp, #2704]
  421c08:	ldr	x8, [sp, #2704]
  421c0c:	ldr	x9, [sp, #5152]
  421c10:	ldur	x9, [x9, #-112]
  421c14:	subs	x8, x8, x9
  421c18:	ldr	x9, [sp, #2712]
  421c1c:	cmp	x9, x8
  421c20:	b.lt	421dec <readlinkat@plt+0x1eebc>  // b.tstop
  421c24:	b	421d80 <readlinkat@plt+0x1ee50>
  421c28:	ldr	x8, [sp, #5152]
  421c2c:	ldur	x8, [x8, #-112]
  421c30:	mov	x9, xzr
  421c34:	mul	x8, x9, x8
  421c38:	ldur	x10, [x29, #-8]
  421c3c:	ldrsw	x10, [x10, #24]
  421c40:	add	x8, x8, x10
  421c44:	mul	x8, x9, x8
  421c48:	subs	x8, x8, #0x1
  421c4c:	cmp	x8, #0x0
  421c50:	cset	w11, ge  // ge = tcont
  421c54:	tbnz	w11, #0, 421c98 <readlinkat@plt+0x1ed68>
  421c58:	ldr	x8, [sp, #5152]
  421c5c:	ldur	x8, [x8, #-112]
  421c60:	mov	x9, xzr
  421c64:	mul	x8, x9, x8
  421c68:	ldur	x10, [x29, #-8]
  421c6c:	ldrsw	x10, [x10, #24]
  421c70:	add	x8, x8, x10
  421c74:	mul	x8, x9, x8
  421c78:	add	x8, x8, #0x1
  421c7c:	lsl	x8, x8, #62
  421c80:	subs	x8, x8, #0x1
  421c84:	mov	x9, #0x2                   	// #2
  421c88:	mul	x8, x8, x9
  421c8c:	add	x8, x8, #0x1
  421c90:	str	x8, [sp, #2696]
  421c94:	b	421cc0 <readlinkat@plt+0x1ed90>
  421c98:	ldr	x8, [sp, #5152]
  421c9c:	ldur	x8, [x8, #-112]
  421ca0:	mov	x9, xzr
  421ca4:	mul	x8, x9, x8
  421ca8:	ldur	x10, [x29, #-8]
  421cac:	ldrsw	x10, [x10, #24]
  421cb0:	add	x8, x8, x10
  421cb4:	mul	x8, x9, x8
  421cb8:	subs	x8, x8, #0x1
  421cbc:	str	x8, [sp, #2696]
  421cc0:	ldr	x8, [sp, #2696]
  421cc4:	ldr	x9, [sp, #5152]
  421cc8:	ldur	x9, [x9, #-112]
  421ccc:	subs	x8, x8, x9
  421cd0:	ldur	x9, [x29, #-8]
  421cd4:	ldrsw	x9, [x9, #24]
  421cd8:	cmp	x8, x9
  421cdc:	b.lt	421dec <readlinkat@plt+0x1eebc>  // b.tstop
  421ce0:	b	421d80 <readlinkat@plt+0x1ee50>
  421ce4:	ldur	x8, [x29, #-8]
  421ce8:	ldr	w9, [x8, #24]
  421cec:	cmp	w9, #0x0
  421cf0:	cset	w9, ge  // ge = tcont
  421cf4:	tbnz	w9, #0, 421d20 <readlinkat@plt+0x1edf0>
  421cf8:	ldr	x8, [sp, #5152]
  421cfc:	ldur	x8, [x8, #-112]
  421d00:	ldur	x9, [x29, #-8]
  421d04:	ldrsw	x9, [x9, #24]
  421d08:	ldr	x10, [sp, #5152]
  421d0c:	ldur	x10, [x10, #-112]
  421d10:	add	x9, x9, x10
  421d14:	cmp	x8, x9
  421d18:	b.le	421dec <readlinkat@plt+0x1eebc>
  421d1c:	b	421d80 <readlinkat@plt+0x1ee50>
  421d20:	ldr	x8, [sp, #5152]
  421d24:	ldur	x8, [x8, #-112]
  421d28:	cmp	x8, #0x0
  421d2c:	cset	w9, ge  // ge = tcont
  421d30:	tbnz	w9, #0, 421d5c <readlinkat@plt+0x1ee2c>
  421d34:	ldur	x8, [x29, #-8]
  421d38:	ldrsw	x8, [x8, #24]
  421d3c:	ldur	x9, [x29, #-8]
  421d40:	ldrsw	x9, [x9, #24]
  421d44:	ldr	x10, [sp, #5152]
  421d48:	ldur	x10, [x10, #-112]
  421d4c:	add	x9, x9, x10
  421d50:	cmp	x8, x9
  421d54:	b.le	421dec <readlinkat@plt+0x1eebc>
  421d58:	b	421d80 <readlinkat@plt+0x1ee50>
  421d5c:	ldur	x8, [x29, #-8]
  421d60:	ldrsw	x8, [x8, #24]
  421d64:	ldr	x9, [sp, #5152]
  421d68:	ldur	x9, [x9, #-112]
  421d6c:	add	x8, x8, x9
  421d70:	ldr	x9, [sp, #5152]
  421d74:	ldur	x9, [x9, #-112]
  421d78:	cmp	x8, x9
  421d7c:	b.lt	421dec <readlinkat@plt+0x1eebc>  // b.tstop
  421d80:	ldur	x8, [x29, #-8]
  421d84:	ldrsw	x8, [x8, #24]
  421d88:	ldr	x9, [sp, #5152]
  421d8c:	ldur	x9, [x9, #-112]
  421d90:	add	x8, x8, x9
  421d94:	mov	x9, xzr
  421d98:	mul	x8, x9, x8
  421d9c:	subs	x8, x8, #0x1
  421da0:	cmp	x8, #0x0
  421da4:	cset	w10, ge  // ge = tcont
  421da8:	tbnz	w10, #0, 421dcc <readlinkat@plt+0x1ee9c>
  421dac:	ldur	x8, [x29, #-8]
  421db0:	ldrsw	x8, [x8, #24]
  421db4:	ldr	x9, [sp, #5152]
  421db8:	ldur	x9, [x9, #-112]
  421dbc:	add	x8, x8, x9
  421dc0:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  421dc4:	cmp	x8, x9
  421dc8:	b.lt	421dec <readlinkat@plt+0x1eebc>  // b.tstop
  421dcc:	ldur	x8, [x29, #-8]
  421dd0:	ldrsw	x8, [x8, #24]
  421dd4:	ldr	x9, [sp, #5152]
  421dd8:	ldur	x9, [x9, #-112]
  421ddc:	add	x8, x8, x9
  421de0:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  421de4:	cmp	x9, x8
  421de8:	b.ge	421e14 <readlinkat@plt+0x1eee4>  // b.tcont
  421dec:	ldur	x8, [x29, #-8]
  421df0:	ldrsw	x8, [x8, #24]
  421df4:	ldr	x9, [sp, #5152]
  421df8:	ldur	x9, [x9, #-112]
  421dfc:	add	x8, x8, x9
  421e00:	ldur	x9, [x29, #-8]
  421e04:	str	w8, [x9, #24]
  421e08:	ldr	w8, [sp, #2992]
  421e0c:	tbnz	w8, #0, 422580 <readlinkat@plt+0x1f650>
  421e10:	b	422584 <readlinkat@plt+0x1f654>
  421e14:	ldur	x8, [x29, #-8]
  421e18:	ldrsw	x8, [x8, #24]
  421e1c:	ldr	x9, [sp, #5152]
  421e20:	ldur	x9, [x9, #-112]
  421e24:	add	x8, x8, x9
  421e28:	ldur	x9, [x29, #-8]
  421e2c:	str	w8, [x9, #24]
  421e30:	ldr	w8, [sp, #2996]
  421e34:	tbnz	w8, #0, 422580 <readlinkat@plt+0x1f650>
  421e38:	b	422584 <readlinkat@plt+0x1f654>
  421e3c:	ldr	w8, [sp, #2996]
  421e40:	tbnz	w8, #0, 421e48 <readlinkat@plt+0x1ef18>
  421e44:	b	4221e4 <readlinkat@plt+0x1f2b4>
  421e48:	ldr	x8, [sp, #5152]
  421e4c:	ldur	x8, [x8, #-112]
  421e50:	mov	x9, xzr
  421e54:	mul	x8, x9, x8
  421e58:	ldur	x10, [x29, #-8]
  421e5c:	ldrsw	x10, [x10, #24]
  421e60:	add	x8, x8, x10
  421e64:	mul	x8, x9, x8
  421e68:	subs	x8, x8, #0x1
  421e6c:	cmp	x8, #0x0
  421e70:	cset	w11, ge  // ge = tcont
  421e74:	tbnz	w11, #0, 421ebc <readlinkat@plt+0x1ef8c>
  421e78:	ldr	x8, [sp, #5152]
  421e7c:	ldur	x8, [x8, #-112]
  421e80:	mov	x9, xzr
  421e84:	mul	x8, x9, x8
  421e88:	ldur	x10, [x29, #-8]
  421e8c:	ldrsw	x10, [x10, #24]
  421e90:	add	x8, x8, x10
  421e94:	mul	x8, x9, x8
  421e98:	add	x8, x8, #0x1
  421e9c:	lsl	x8, x8, #62
  421ea0:	subs	x8, x8, #0x1
  421ea4:	mov	x9, #0x2                   	// #2
  421ea8:	mul	x8, x8, x9
  421eac:	add	x8, x8, #0x1
  421eb0:	mvn	x8, x8
  421eb4:	str	x8, [sp, #2688]
  421eb8:	b	421ee4 <readlinkat@plt+0x1efb4>
  421ebc:	ldr	x8, [sp, #5152]
  421ec0:	ldur	x8, [x8, #-112]
  421ec4:	mov	x9, xzr
  421ec8:	mul	x8, x9, x8
  421ecc:	ldur	x10, [x29, #-8]
  421ed0:	ldrsw	x10, [x10, #24]
  421ed4:	add	x8, x8, x10
  421ed8:	mul	x8, x9, x8
  421edc:	add	x8, x8, #0x0
  421ee0:	str	x8, [sp, #2688]
  421ee4:	ldr	x8, [sp, #2688]
  421ee8:	cmp	x8, #0x0
  421eec:	cset	w9, ge  // ge = tcont
  421ef0:	tbnz	w9, #0, 42208c <readlinkat@plt+0x1f15c>
  421ef4:	ldr	x8, [sp, #5152]
  421ef8:	ldur	x8, [x8, #-112]
  421efc:	cmp	x8, #0x0
  421f00:	cset	w9, ge  // ge = tcont
  421f04:	tbnz	w9, #0, 421fd0 <readlinkat@plt+0x1f0a0>
  421f08:	ldur	x8, [x29, #-8]
  421f0c:	ldrsw	x8, [x8, #24]
  421f10:	ldr	x9, [sp, #5152]
  421f14:	ldur	x9, [x9, #-112]
  421f18:	mov	x10, xzr
  421f1c:	mul	x9, x10, x9
  421f20:	ldur	x11, [x29, #-8]
  421f24:	ldrsw	x11, [x11, #24]
  421f28:	add	x9, x9, x11
  421f2c:	mul	x9, x10, x9
  421f30:	subs	x9, x9, #0x1
  421f34:	cmp	x9, #0x0
  421f38:	cset	w12, ge  // ge = tcont
  421f3c:	str	x8, [sp, #2680]
  421f40:	tbnz	w12, #0, 421f88 <readlinkat@plt+0x1f058>
  421f44:	ldr	x8, [sp, #5152]
  421f48:	ldur	x8, [x8, #-112]
  421f4c:	mov	x9, xzr
  421f50:	mul	x8, x9, x8
  421f54:	ldur	x10, [x29, #-8]
  421f58:	ldrsw	x10, [x10, #24]
  421f5c:	add	x8, x8, x10
  421f60:	mul	x8, x9, x8
  421f64:	add	x8, x8, #0x1
  421f68:	lsl	x8, x8, #62
  421f6c:	subs	x8, x8, #0x1
  421f70:	mov	x9, #0x2                   	// #2
  421f74:	mul	x8, x8, x9
  421f78:	add	x8, x8, #0x1
  421f7c:	mvn	x8, x8
  421f80:	str	x8, [sp, #2672]
  421f84:	b	421fb0 <readlinkat@plt+0x1f080>
  421f88:	ldr	x8, [sp, #5152]
  421f8c:	ldur	x8, [x8, #-112]
  421f90:	mov	x9, xzr
  421f94:	mul	x8, x9, x8
  421f98:	ldur	x10, [x29, #-8]
  421f9c:	ldrsw	x10, [x10, #24]
  421fa0:	add	x8, x8, x10
  421fa4:	mul	x8, x9, x8
  421fa8:	add	x8, x8, #0x0
  421fac:	str	x8, [sp, #2672]
  421fb0:	ldr	x8, [sp, #2672]
  421fb4:	ldr	x9, [sp, #5152]
  421fb8:	ldur	x9, [x9, #-112]
  421fbc:	subs	x8, x8, x9
  421fc0:	ldr	x9, [sp, #2680]
  421fc4:	cmp	x9, x8
  421fc8:	b.lt	422194 <readlinkat@plt+0x1f264>  // b.tstop
  421fcc:	b	422128 <readlinkat@plt+0x1f1f8>
  421fd0:	ldr	x8, [sp, #5152]
  421fd4:	ldur	x8, [x8, #-112]
  421fd8:	mov	x9, xzr
  421fdc:	mul	x8, x9, x8
  421fe0:	ldur	x10, [x29, #-8]
  421fe4:	ldrsw	x10, [x10, #24]
  421fe8:	add	x8, x8, x10
  421fec:	mul	x8, x9, x8
  421ff0:	subs	x8, x8, #0x1
  421ff4:	cmp	x8, #0x0
  421ff8:	cset	w11, ge  // ge = tcont
  421ffc:	tbnz	w11, #0, 422040 <readlinkat@plt+0x1f110>
  422000:	ldr	x8, [sp, #5152]
  422004:	ldur	x8, [x8, #-112]
  422008:	mov	x9, xzr
  42200c:	mul	x8, x9, x8
  422010:	ldur	x10, [x29, #-8]
  422014:	ldrsw	x10, [x10, #24]
  422018:	add	x8, x8, x10
  42201c:	mul	x8, x9, x8
  422020:	add	x8, x8, #0x1
  422024:	lsl	x8, x8, #62
  422028:	subs	x8, x8, #0x1
  42202c:	mov	x9, #0x2                   	// #2
  422030:	mul	x8, x8, x9
  422034:	add	x8, x8, #0x1
  422038:	str	x8, [sp, #2664]
  42203c:	b	422068 <readlinkat@plt+0x1f138>
  422040:	ldr	x8, [sp, #5152]
  422044:	ldur	x8, [x8, #-112]
  422048:	mov	x9, xzr
  42204c:	mul	x8, x9, x8
  422050:	ldur	x10, [x29, #-8]
  422054:	ldrsw	x10, [x10, #24]
  422058:	add	x8, x8, x10
  42205c:	mul	x8, x9, x8
  422060:	subs	x8, x8, #0x1
  422064:	str	x8, [sp, #2664]
  422068:	ldr	x8, [sp, #2664]
  42206c:	ldr	x9, [sp, #5152]
  422070:	ldur	x9, [x9, #-112]
  422074:	subs	x8, x8, x9
  422078:	ldur	x9, [x29, #-8]
  42207c:	ldrsw	x9, [x9, #24]
  422080:	cmp	x8, x9
  422084:	b.lt	422194 <readlinkat@plt+0x1f264>  // b.tstop
  422088:	b	422128 <readlinkat@plt+0x1f1f8>
  42208c:	ldur	x8, [x29, #-8]
  422090:	ldrsw	x8, [x8, #24]
  422094:	cmp	x8, #0x0
  422098:	cset	w9, ge  // ge = tcont
  42209c:	tbnz	w9, #0, 4220c8 <readlinkat@plt+0x1f198>
  4220a0:	ldr	x8, [sp, #5152]
  4220a4:	ldur	x8, [x8, #-112]
  4220a8:	ldur	x9, [x29, #-8]
  4220ac:	ldrsw	x9, [x9, #24]
  4220b0:	ldr	x10, [sp, #5152]
  4220b4:	ldur	x10, [x10, #-112]
  4220b8:	add	x9, x9, x10
  4220bc:	cmp	x8, x9
  4220c0:	b.le	422194 <readlinkat@plt+0x1f264>
  4220c4:	b	422128 <readlinkat@plt+0x1f1f8>
  4220c8:	ldr	x8, [sp, #5152]
  4220cc:	ldur	x8, [x8, #-112]
  4220d0:	cmp	x8, #0x0
  4220d4:	cset	w9, ge  // ge = tcont
  4220d8:	tbnz	w9, #0, 422104 <readlinkat@plt+0x1f1d4>
  4220dc:	ldur	x8, [x29, #-8]
  4220e0:	ldrsw	x8, [x8, #24]
  4220e4:	ldur	x9, [x29, #-8]
  4220e8:	ldrsw	x9, [x9, #24]
  4220ec:	ldr	x10, [sp, #5152]
  4220f0:	ldur	x10, [x10, #-112]
  4220f4:	add	x9, x9, x10
  4220f8:	cmp	x8, x9
  4220fc:	b.le	422194 <readlinkat@plt+0x1f264>
  422100:	b	422128 <readlinkat@plt+0x1f1f8>
  422104:	ldur	x8, [x29, #-8]
  422108:	ldrsw	x8, [x8, #24]
  42210c:	ldr	x9, [sp, #5152]
  422110:	ldur	x9, [x9, #-112]
  422114:	add	x8, x8, x9
  422118:	ldr	x9, [sp, #5152]
  42211c:	ldur	x9, [x9, #-112]
  422120:	cmp	x8, x9
  422124:	b.lt	422194 <readlinkat@plt+0x1f264>  // b.tstop
  422128:	ldur	x8, [x29, #-8]
  42212c:	ldrsw	x8, [x8, #24]
  422130:	ldr	x9, [sp, #5152]
  422134:	ldur	x9, [x9, #-112]
  422138:	add	x8, x8, x9
  42213c:	mov	x9, xzr
  422140:	mul	x8, x9, x8
  422144:	subs	x8, x8, #0x1
  422148:	cmp	x8, #0x0
  42214c:	cset	w10, ge  // ge = tcont
  422150:	tbnz	w10, #0, 422174 <readlinkat@plt+0x1f244>
  422154:	ldur	x8, [x29, #-8]
  422158:	ldrsw	x8, [x8, #24]
  42215c:	ldr	x9, [sp, #5152]
  422160:	ldur	x9, [x9, #-112]
  422164:	add	x8, x8, x9
  422168:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  42216c:	cmp	x8, x9
  422170:	b.lt	422194 <readlinkat@plt+0x1f264>  // b.tstop
  422174:	ldur	x8, [x29, #-8]
  422178:	ldrsw	x8, [x8, #24]
  42217c:	ldr	x9, [sp, #5152]
  422180:	ldur	x9, [x9, #-112]
  422184:	add	x8, x8, x9
  422188:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  42218c:	cmp	x9, x8
  422190:	b.ge	4221bc <readlinkat@plt+0x1f28c>  // b.tcont
  422194:	ldur	x8, [x29, #-8]
  422198:	ldrsw	x8, [x8, #24]
  42219c:	ldr	x9, [sp, #5152]
  4221a0:	ldur	x9, [x9, #-112]
  4221a4:	add	x8, x8, x9
  4221a8:	ldur	x9, [x29, #-8]
  4221ac:	str	w8, [x9, #24]
  4221b0:	ldr	w8, [sp, #2992]
  4221b4:	tbnz	w8, #0, 422580 <readlinkat@plt+0x1f650>
  4221b8:	b	422584 <readlinkat@plt+0x1f654>
  4221bc:	ldur	x8, [x29, #-8]
  4221c0:	ldrsw	x8, [x8, #24]
  4221c4:	ldr	x9, [sp, #5152]
  4221c8:	ldur	x9, [x9, #-112]
  4221cc:	add	x8, x8, x9
  4221d0:	ldur	x9, [x29, #-8]
  4221d4:	str	w8, [x9, #24]
  4221d8:	ldr	w8, [sp, #2996]
  4221dc:	tbnz	w8, #0, 422580 <readlinkat@plt+0x1f650>
  4221e0:	b	422584 <readlinkat@plt+0x1f654>
  4221e4:	ldr	x8, [sp, #5152]
  4221e8:	ldur	x8, [x8, #-112]
  4221ec:	mov	x9, xzr
  4221f0:	mul	x8, x9, x8
  4221f4:	ldur	x10, [x29, #-8]
  4221f8:	ldrsw	x10, [x10, #24]
  4221fc:	add	x8, x8, x10
  422200:	mul	x8, x9, x8
  422204:	subs	x8, x8, #0x1
  422208:	cmp	x8, #0x0
  42220c:	cset	w11, ge  // ge = tcont
  422210:	tbnz	w11, #0, 422258 <readlinkat@plt+0x1f328>
  422214:	ldr	x8, [sp, #5152]
  422218:	ldur	x8, [x8, #-112]
  42221c:	mov	x9, xzr
  422220:	mul	x8, x9, x8
  422224:	ldur	x10, [x29, #-8]
  422228:	ldrsw	x10, [x10, #24]
  42222c:	add	x8, x8, x10
  422230:	mul	x8, x9, x8
  422234:	add	x8, x8, #0x1
  422238:	lsl	x8, x8, #62
  42223c:	subs	x8, x8, #0x1
  422240:	mov	x9, #0x2                   	// #2
  422244:	mul	x8, x8, x9
  422248:	add	x8, x8, #0x1
  42224c:	mvn	x8, x8
  422250:	str	x8, [sp, #2656]
  422254:	b	422280 <readlinkat@plt+0x1f350>
  422258:	ldr	x8, [sp, #5152]
  42225c:	ldur	x8, [x8, #-112]
  422260:	mov	x9, xzr
  422264:	mul	x8, x9, x8
  422268:	ldur	x10, [x29, #-8]
  42226c:	ldrsw	x10, [x10, #24]
  422270:	add	x8, x8, x10
  422274:	mul	x8, x9, x8
  422278:	add	x8, x8, #0x0
  42227c:	str	x8, [sp, #2656]
  422280:	ldr	x8, [sp, #2656]
  422284:	cmp	x8, #0x0
  422288:	cset	w9, ge  // ge = tcont
  42228c:	tbnz	w9, #0, 422428 <readlinkat@plt+0x1f4f8>
  422290:	ldr	x8, [sp, #5152]
  422294:	ldur	x8, [x8, #-112]
  422298:	cmp	x8, #0x0
  42229c:	cset	w9, ge  // ge = tcont
  4222a0:	tbnz	w9, #0, 42236c <readlinkat@plt+0x1f43c>
  4222a4:	ldur	x8, [x29, #-8]
  4222a8:	ldrsw	x8, [x8, #24]
  4222ac:	ldr	x9, [sp, #5152]
  4222b0:	ldur	x9, [x9, #-112]
  4222b4:	mov	x10, xzr
  4222b8:	mul	x9, x10, x9
  4222bc:	ldur	x11, [x29, #-8]
  4222c0:	ldrsw	x11, [x11, #24]
  4222c4:	add	x9, x9, x11
  4222c8:	mul	x9, x10, x9
  4222cc:	subs	x9, x9, #0x1
  4222d0:	cmp	x9, #0x0
  4222d4:	cset	w12, ge  // ge = tcont
  4222d8:	str	x8, [sp, #2648]
  4222dc:	tbnz	w12, #0, 422324 <readlinkat@plt+0x1f3f4>
  4222e0:	ldr	x8, [sp, #5152]
  4222e4:	ldur	x8, [x8, #-112]
  4222e8:	mov	x9, xzr
  4222ec:	mul	x8, x9, x8
  4222f0:	ldur	x10, [x29, #-8]
  4222f4:	ldrsw	x10, [x10, #24]
  4222f8:	add	x8, x8, x10
  4222fc:	mul	x8, x9, x8
  422300:	add	x8, x8, #0x1
  422304:	lsl	x8, x8, #62
  422308:	subs	x8, x8, #0x1
  42230c:	mov	x9, #0x2                   	// #2
  422310:	mul	x8, x8, x9
  422314:	add	x8, x8, #0x1
  422318:	mvn	x8, x8
  42231c:	str	x8, [sp, #2640]
  422320:	b	42234c <readlinkat@plt+0x1f41c>
  422324:	ldr	x8, [sp, #5152]
  422328:	ldur	x8, [x8, #-112]
  42232c:	mov	x9, xzr
  422330:	mul	x8, x9, x8
  422334:	ldur	x10, [x29, #-8]
  422338:	ldrsw	x10, [x10, #24]
  42233c:	add	x8, x8, x10
  422340:	mul	x8, x9, x8
  422344:	add	x8, x8, #0x0
  422348:	str	x8, [sp, #2640]
  42234c:	ldr	x8, [sp, #2640]
  422350:	ldr	x9, [sp, #5152]
  422354:	ldur	x9, [x9, #-112]
  422358:	subs	x8, x8, x9
  42235c:	ldr	x9, [sp, #2648]
  422360:	cmp	x9, x8
  422364:	b.lt	422530 <readlinkat@plt+0x1f600>  // b.tstop
  422368:	b	4224c4 <readlinkat@plt+0x1f594>
  42236c:	ldr	x8, [sp, #5152]
  422370:	ldur	x8, [x8, #-112]
  422374:	mov	x9, xzr
  422378:	mul	x8, x9, x8
  42237c:	ldur	x10, [x29, #-8]
  422380:	ldrsw	x10, [x10, #24]
  422384:	add	x8, x8, x10
  422388:	mul	x8, x9, x8
  42238c:	subs	x8, x8, #0x1
  422390:	cmp	x8, #0x0
  422394:	cset	w11, ge  // ge = tcont
  422398:	tbnz	w11, #0, 4223dc <readlinkat@plt+0x1f4ac>
  42239c:	ldr	x8, [sp, #5152]
  4223a0:	ldur	x8, [x8, #-112]
  4223a4:	mov	x9, xzr
  4223a8:	mul	x8, x9, x8
  4223ac:	ldur	x10, [x29, #-8]
  4223b0:	ldrsw	x10, [x10, #24]
  4223b4:	add	x8, x8, x10
  4223b8:	mul	x8, x9, x8
  4223bc:	add	x8, x8, #0x1
  4223c0:	lsl	x8, x8, #62
  4223c4:	subs	x8, x8, #0x1
  4223c8:	mov	x9, #0x2                   	// #2
  4223cc:	mul	x8, x8, x9
  4223d0:	add	x8, x8, #0x1
  4223d4:	str	x8, [sp, #2632]
  4223d8:	b	422404 <readlinkat@plt+0x1f4d4>
  4223dc:	ldr	x8, [sp, #5152]
  4223e0:	ldur	x8, [x8, #-112]
  4223e4:	mov	x9, xzr
  4223e8:	mul	x8, x9, x8
  4223ec:	ldur	x10, [x29, #-8]
  4223f0:	ldrsw	x10, [x10, #24]
  4223f4:	add	x8, x8, x10
  4223f8:	mul	x8, x9, x8
  4223fc:	subs	x8, x8, #0x1
  422400:	str	x8, [sp, #2632]
  422404:	ldr	x8, [sp, #2632]
  422408:	ldr	x9, [sp, #5152]
  42240c:	ldur	x9, [x9, #-112]
  422410:	subs	x8, x8, x9
  422414:	ldur	x9, [x29, #-8]
  422418:	ldrsw	x9, [x9, #24]
  42241c:	cmp	x8, x9
  422420:	b.lt	422530 <readlinkat@plt+0x1f600>  // b.tstop
  422424:	b	4224c4 <readlinkat@plt+0x1f594>
  422428:	ldur	x8, [x29, #-8]
  42242c:	ldr	w9, [x8, #24]
  422430:	cmp	w9, #0x0
  422434:	cset	w9, ge  // ge = tcont
  422438:	tbnz	w9, #0, 422464 <readlinkat@plt+0x1f534>
  42243c:	ldr	x8, [sp, #5152]
  422440:	ldur	x8, [x8, #-112]
  422444:	ldur	x9, [x29, #-8]
  422448:	ldrsw	x9, [x9, #24]
  42244c:	ldr	x10, [sp, #5152]
  422450:	ldur	x10, [x10, #-112]
  422454:	add	x9, x9, x10
  422458:	cmp	x8, x9
  42245c:	b.le	422530 <readlinkat@plt+0x1f600>
  422460:	b	4224c4 <readlinkat@plt+0x1f594>
  422464:	ldr	x8, [sp, #5152]
  422468:	ldur	x8, [x8, #-112]
  42246c:	cmp	x8, #0x0
  422470:	cset	w9, ge  // ge = tcont
  422474:	tbnz	w9, #0, 4224a0 <readlinkat@plt+0x1f570>
  422478:	ldur	x8, [x29, #-8]
  42247c:	ldrsw	x8, [x8, #24]
  422480:	ldur	x9, [x29, #-8]
  422484:	ldrsw	x9, [x9, #24]
  422488:	ldr	x10, [sp, #5152]
  42248c:	ldur	x10, [x10, #-112]
  422490:	add	x9, x9, x10
  422494:	cmp	x8, x9
  422498:	b.le	422530 <readlinkat@plt+0x1f600>
  42249c:	b	4224c4 <readlinkat@plt+0x1f594>
  4224a0:	ldur	x8, [x29, #-8]
  4224a4:	ldrsw	x8, [x8, #24]
  4224a8:	ldr	x9, [sp, #5152]
  4224ac:	ldur	x9, [x9, #-112]
  4224b0:	add	x8, x8, x9
  4224b4:	ldr	x9, [sp, #5152]
  4224b8:	ldur	x9, [x9, #-112]
  4224bc:	cmp	x8, x9
  4224c0:	b.lt	422530 <readlinkat@plt+0x1f600>  // b.tstop
  4224c4:	ldur	x8, [x29, #-8]
  4224c8:	ldrsw	x8, [x8, #24]
  4224cc:	ldr	x9, [sp, #5152]
  4224d0:	ldur	x9, [x9, #-112]
  4224d4:	add	x8, x8, x9
  4224d8:	mov	x9, xzr
  4224dc:	mul	x8, x9, x8
  4224e0:	subs	x8, x8, #0x1
  4224e4:	cmp	x8, #0x0
  4224e8:	cset	w10, ge  // ge = tcont
  4224ec:	tbnz	w10, #0, 422510 <readlinkat@plt+0x1f5e0>
  4224f0:	ldur	x8, [x29, #-8]
  4224f4:	ldrsw	x8, [x8, #24]
  4224f8:	ldr	x9, [sp, #5152]
  4224fc:	ldur	x9, [x9, #-112]
  422500:	add	x8, x8, x9
  422504:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  422508:	cmp	x8, x9
  42250c:	b.lt	422530 <readlinkat@plt+0x1f600>  // b.tstop
  422510:	ldur	x8, [x29, #-8]
  422514:	ldrsw	x8, [x8, #24]
  422518:	ldr	x9, [sp, #5152]
  42251c:	ldur	x9, [x9, #-112]
  422520:	add	x8, x8, x9
  422524:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  422528:	cmp	x9, x8
  42252c:	b.ge	422558 <readlinkat@plt+0x1f628>  // b.tcont
  422530:	ldur	x8, [x29, #-8]
  422534:	ldrsw	x8, [x8, #24]
  422538:	ldr	x9, [sp, #5152]
  42253c:	ldur	x9, [x9, #-112]
  422540:	add	x8, x8, x9
  422544:	ldur	x9, [x29, #-8]
  422548:	str	w8, [x9, #24]
  42254c:	ldr	w8, [sp, #2992]
  422550:	tbnz	w8, #0, 422580 <readlinkat@plt+0x1f650>
  422554:	b	422584 <readlinkat@plt+0x1f654>
  422558:	ldur	x8, [x29, #-8]
  42255c:	ldrsw	x8, [x8, #24]
  422560:	ldr	x9, [sp, #5152]
  422564:	ldur	x9, [x9, #-112]
  422568:	add	x8, x8, x9
  42256c:	ldur	x9, [x29, #-8]
  422570:	str	w8, [x9, #24]
  422574:	ldr	w8, [sp, #2996]
  422578:	tbnz	w8, #0, 422580 <readlinkat@plt+0x1f650>
  42257c:	b	422584 <readlinkat@plt+0x1f654>
  422580:	b	437aac <readlinkat@plt+0x34b7c>
  422584:	b	4377bc <readlinkat@plt+0x3488c>
  422588:	ldr	x8, [sp, #5152]
  42258c:	ldr	x8, [x8]
  422590:	add	x8, x8, #0xe10
  422594:	ldur	x9, [x29, #-8]
  422598:	str	w8, [x9, #24]
  42259c:	b	4377bc <readlinkat@plt+0x3488c>
  4225a0:	ldr	x8, [sp, #5152]
  4225a4:	ldur	x8, [x8, #-56]
  4225a8:	add	x8, x8, #0xe10
  4225ac:	ldur	x9, [x29, #-8]
  4225b0:	str	w8, [x9, #24]
  4225b4:	b	4377bc <readlinkat@plt+0x3488c>
  4225b8:	ldur	x8, [x29, #-8]
  4225bc:	str	xzr, [x8, #8]
  4225c0:	ldr	x8, [sp, #5152]
  4225c4:	ldr	x8, [x8]
  4225c8:	ldur	x9, [x29, #-8]
  4225cc:	str	w8, [x9, #16]
  4225d0:	b	4377bc <readlinkat@plt+0x3488c>
  4225d4:	ldur	x8, [x29, #-8]
  4225d8:	str	xzr, [x8, #8]
  4225dc:	ldr	x8, [sp, #5152]
  4225e0:	ldur	x8, [x8, #-56]
  4225e4:	ldur	x9, [x29, #-8]
  4225e8:	str	w8, [x9, #16]
  4225ec:	b	4377bc <readlinkat@plt+0x3488c>
  4225f0:	ldr	x8, [sp, #5152]
  4225f4:	ldur	x8, [x8, #-56]
  4225f8:	ldur	x9, [x29, #-8]
  4225fc:	str	x8, [x9, #8]
  422600:	ldr	x8, [sp, #5152]
  422604:	ldr	x8, [x8]
  422608:	ldur	x9, [x29, #-8]
  42260c:	str	w8, [x9, #16]
  422610:	ldur	x9, [x29, #-8]
  422614:	mov	w8, #0x1                   	// #1
  422618:	strb	w8, [x9, #224]
  42261c:	b	4377bc <readlinkat@plt+0x3488c>
  422620:	ldr	x8, [sp, #5152]
  422624:	ldur	x8, [x8, #-48]
  422628:	ldur	x9, [x29, #-8]
  42262c:	str	x8, [x9, #8]
  422630:	ldr	x8, [sp, #5152]
  422634:	ldr	x8, [x8]
  422638:	ldur	x9, [x29, #-8]
  42263c:	str	w8, [x9, #16]
  422640:	ldur	x9, [x29, #-8]
  422644:	mov	w8, #0x1                   	// #1
  422648:	strb	w8, [x9, #224]
  42264c:	b	4377bc <readlinkat@plt+0x3488c>
  422650:	ldr	x8, [sp, #5152]
  422654:	ldur	x8, [x8, #-104]
  422658:	ldur	x9, [x29, #-8]
  42265c:	str	x8, [x9, #56]
  422660:	ldr	x8, [sp, #5152]
  422664:	ldr	x8, [x8, #8]
  422668:	ldur	x9, [x29, #-8]
  42266c:	str	x8, [x9, #64]
  422670:	b	4377bc <readlinkat@plt+0x3488c>
  422674:	ldr	x8, [sp, #5152]
  422678:	ldur	x8, [x8, #-208]
  42267c:	mov	x9, #0x4                   	// #4
  422680:	cmp	x9, x8
  422684:	b.gt	4226f8 <readlinkat@plt+0x1f7c8>
  422688:	ldur	x8, [x29, #-8]
  42268c:	ldrb	w9, [x8, #217]
  422690:	tbnz	w9, #0, 422698 <readlinkat@plt+0x1f768>
  422694:	b	4226bc <readlinkat@plt+0x1f78c>
  422698:	ldr	x8, [sp, #5152]
  42269c:	ldur	x8, [x8, #-208]
  4226a0:	str	x8, [sp, #4840]
  4226a4:	ldr	x8, [sp, #5152]
  4226a8:	ldur	x1, [x8, #-216]
  4226ac:	ldr	x2, [sp, #4840]
  4226b0:	adrp	x0, 47e000 <renameat2@@Base+0xa768>
  4226b4:	add	x0, x0, #0x115
  4226b8:	bl	443c04 <readlinkat@plt+0x40cd4>
  4226bc:	ldur	x8, [x29, #-8]
  4226c0:	ldr	x9, [sp, #5152]
  4226c4:	ldur	q0, [x9, #-224]
  4226c8:	str	q0, [x8, #32]
  4226cc:	ldur	x9, [x9, #-208]
  4226d0:	str	x9, [x8, #48]
  4226d4:	ldr	x8, [sp, #5152]
  4226d8:	ldur	x8, [x8, #-104]
  4226dc:	ldur	x9, [x29, #-8]
  4226e0:	str	x8, [x9, #56]
  4226e4:	ldr	x8, [sp, #5152]
  4226e8:	ldr	x8, [x8, #8]
  4226ec:	ldur	x9, [x29, #-8]
  4226f0:	str	x8, [x9, #64]
  4226f4:	b	422754 <readlinkat@plt+0x1f824>
  4226f8:	ldur	x8, [x29, #-8]
  4226fc:	ldrb	w9, [x8, #217]
  422700:	tbnz	w9, #0, 422708 <readlinkat@plt+0x1f7d8>
  422704:	b	42271c <readlinkat@plt+0x1f7ec>
  422708:	ldr	x8, [sp, #5152]
  42270c:	ldur	x1, [x8, #-216]
  422710:	adrp	x0, 47e000 <renameat2@@Base+0xa768>
  422714:	add	x0, x0, #0x14d
  422718:	bl	443c04 <readlinkat@plt+0x40cd4>
  42271c:	ldr	x8, [sp, #5152]
  422720:	ldur	x8, [x8, #-216]
  422724:	ldur	x9, [x29, #-8]
  422728:	str	x8, [x9, #56]
  42272c:	ldr	x8, [sp, #5152]
  422730:	ldur	x8, [x8, #-104]
  422734:	ldur	x9, [x29, #-8]
  422738:	str	x8, [x9, #64]
  42273c:	ldur	x8, [x29, #-8]
  422740:	ldr	x9, [sp, #5152]
  422744:	ldr	q0, [x9]
  422748:	str	q0, [x8, #32]
  42274c:	ldr	x9, [x9, #16]
  422750:	str	x9, [x8, #48]
  422754:	b	4377bc <readlinkat@plt+0x3488c>
  422758:	ldr	x8, [sp, #5152]
  42275c:	ldur	x8, [x8, #-104]
  422760:	ldur	x9, [x29, #-8]
  422764:	str	x8, [x9, #64]
  422768:	ldr	x8, [sp, #5152]
  42276c:	ldur	x8, [x8, #-56]
  422770:	ldur	x9, [x29, #-8]
  422774:	str	x8, [x9, #56]
  422778:	ldr	w10, [sp, #2996]
  42277c:	tbnz	w10, #0, 422784 <readlinkat@plt+0x1f854>
  422780:	b	422e2c <readlinkat@plt+0x1fefc>
  422784:	ldr	w8, [sp, #2996]
  422788:	tbnz	w8, #0, 422790 <readlinkat@plt+0x1f860>
  42278c:	b	422b20 <readlinkat@plt+0x1fbf0>
  422790:	ldr	x8, [sp, #5152]
  422794:	ldr	x8, [x8, #8]
  422798:	lsl	w8, w8, #24
  42279c:	asr	w8, w8, #24
  4227a0:	mov	w9, wzr
  4227a4:	mul	w8, w9, w8
  4227a8:	add	w8, w8, #0x0
  4227ac:	mul	w8, w9, w8
  4227b0:	subs	w8, w8, #0x1
  4227b4:	cmp	w8, #0x0
  4227b8:	cset	w8, ge  // ge = tcont
  4227bc:	tbnz	w8, #0, 422804 <readlinkat@plt+0x1f8d4>
  4227c0:	ldr	x8, [sp, #5152]
  4227c4:	ldr	x8, [x8, #8]
  4227c8:	lsl	w8, w8, #24
  4227cc:	asr	w8, w8, #24
  4227d0:	mov	w9, wzr
  4227d4:	mul	w8, w9, w8
  4227d8:	add	w8, w8, #0x0
  4227dc:	mul	w8, w9, w8
  4227e0:	add	w8, w8, #0x1
  4227e4:	lsl	w8, w8, #30
  4227e8:	subs	w8, w8, #0x1
  4227ec:	mov	w9, #0x2                   	// #2
  4227f0:	mul	w8, w8, w9
  4227f4:	add	w8, w8, #0x1
  4227f8:	mvn	w8, w8
  4227fc:	str	w8, [sp, #2628]
  422800:	b	42282c <readlinkat@plt+0x1f8fc>
  422804:	ldr	x8, [sp, #5152]
  422808:	ldr	x8, [x8, #8]
  42280c:	lsl	w8, w8, #24
  422810:	asr	w8, w8, #24
  422814:	mov	w9, wzr
  422818:	mul	w8, w9, w8
  42281c:	add	w8, w8, #0x0
  422820:	mul	w8, w9, w8
  422824:	add	w8, w8, #0x0
  422828:	str	w8, [sp, #2628]
  42282c:	ldr	w8, [sp, #2628]
  422830:	cmp	w8, #0x0
  422834:	cset	w8, ge  // ge = tcont
  422838:	tbnz	w8, #0, 4229d8 <readlinkat@plt+0x1faa8>
  42283c:	ldr	x8, [sp, #5152]
  422840:	ldr	x8, [x8, #8]
  422844:	lsl	w8, w8, #24
  422848:	asr	w8, w8, #24
  42284c:	cmp	w8, #0x0
  422850:	cset	w8, ge  // ge = tcont
  422854:	tbnz	w8, #0, 422914 <readlinkat@plt+0x1f9e4>
  422858:	ldr	x8, [sp, #5152]
  42285c:	ldr	x8, [x8, #8]
  422860:	lsl	w8, w8, #24
  422864:	asr	w8, w8, #24
  422868:	mov	w9, wzr
  42286c:	mul	w8, w9, w8
  422870:	add	w8, w8, #0x0
  422874:	mul	w8, w9, w8
  422878:	subs	w8, w8, #0x1
  42287c:	cmp	w8, #0x0
  422880:	cset	w8, ge  // ge = tcont
  422884:	tbnz	w8, #0, 4228c8 <readlinkat@plt+0x1f998>
  422888:	ldr	x8, [sp, #5152]
  42288c:	ldr	x8, [x8, #8]
  422890:	lsl	w8, w8, #24
  422894:	asr	w8, w8, #24
  422898:	mov	w9, wzr
  42289c:	mul	w8, w9, w8
  4228a0:	add	w8, w8, #0x0
  4228a4:	mul	w8, w9, w8
  4228a8:	add	w8, w8, #0x1
  4228ac:	lsl	w8, w8, #30
  4228b0:	subs	w8, w8, #0x1
  4228b4:	mov	w9, #0x2                   	// #2
  4228b8:	mul	w8, w8, w9
  4228bc:	add	w8, w8, #0x1
  4228c0:	str	w8, [sp, #2624]
  4228c4:	b	4228f0 <readlinkat@plt+0x1f9c0>
  4228c8:	ldr	x8, [sp, #5152]
  4228cc:	ldr	x8, [x8, #8]
  4228d0:	lsl	w8, w8, #24
  4228d4:	asr	w8, w8, #24
  4228d8:	mov	w9, wzr
  4228dc:	mul	w8, w9, w8
  4228e0:	add	w8, w8, #0x0
  4228e4:	mul	w8, w9, w8
  4228e8:	subs	w8, w8, #0x1
  4228ec:	str	w8, [sp, #2624]
  4228f0:	ldr	w8, [sp, #2624]
  4228f4:	ldr	x9, [sp, #5152]
  4228f8:	ldr	x9, [x9, #8]
  4228fc:	lsl	w9, w9, #24
  422900:	add	w8, w8, w9, asr #24
  422904:	cmp	w8, #0x0
  422908:	cset	w8, lt  // lt = tstop
  42290c:	tbnz	w8, #0, 422ab8 <readlinkat@plt+0x1fb88>
  422910:	b	422a50 <readlinkat@plt+0x1fb20>
  422914:	ldr	x8, [sp, #5152]
  422918:	ldr	x8, [x8, #8]
  42291c:	lsl	w8, w8, #24
  422920:	asr	w8, w8, #24
  422924:	mov	w9, wzr
  422928:	mul	w8, w9, w8
  42292c:	add	w8, w8, #0x0
  422930:	mul	w8, w9, w8
  422934:	subs	w8, w8, #0x1
  422938:	cmp	w8, #0x0
  42293c:	cset	w8, ge  // ge = tcont
  422940:	tbnz	w8, #0, 422988 <readlinkat@plt+0x1fa58>
  422944:	ldr	x8, [sp, #5152]
  422948:	ldr	x8, [x8, #8]
  42294c:	lsl	w8, w8, #24
  422950:	asr	w8, w8, #24
  422954:	mov	w9, wzr
  422958:	mul	w8, w9, w8
  42295c:	add	w8, w8, #0x0
  422960:	mul	w8, w9, w8
  422964:	add	w8, w8, #0x1
  422968:	lsl	w8, w8, #30
  42296c:	subs	w8, w8, #0x1
  422970:	mov	w9, #0x2                   	// #2
  422974:	mul	w8, w8, w9
  422978:	add	w8, w8, #0x1
  42297c:	mvn	w8, w8
  422980:	str	w8, [sp, #2620]
  422984:	b	4229b0 <readlinkat@plt+0x1fa80>
  422988:	ldr	x8, [sp, #5152]
  42298c:	ldr	x8, [x8, #8]
  422990:	lsl	w8, w8, #24
  422994:	asr	w8, w8, #24
  422998:	mov	w9, wzr
  42299c:	mul	w8, w9, w8
  4229a0:	add	w8, w8, #0x0
  4229a4:	mul	w8, w9, w8
  4229a8:	add	w8, w8, #0x0
  4229ac:	str	w8, [sp, #2620]
  4229b0:	ldr	w8, [sp, #2620]
  4229b4:	ldr	x9, [sp, #5152]
  4229b8:	ldr	x9, [x9, #8]
  4229bc:	lsl	w9, w9, #24
  4229c0:	add	w8, w8, w9, asr #24
  4229c4:	mov	w9, wzr
  4229c8:	cmp	w9, w8
  4229cc:	cset	w8, lt  // lt = tstop
  4229d0:	tbnz	w8, #0, 422ab8 <readlinkat@plt+0x1fb88>
  4229d4:	b	422a50 <readlinkat@plt+0x1fb20>
  4229d8:	ldr	w8, [sp, #2996]
  4229dc:	tbnz	w8, #0, 4229e4 <readlinkat@plt+0x1fab4>
  4229e0:	b	4229f0 <readlinkat@plt+0x1fac0>
  4229e4:	ldr	w8, [sp, #2992]
  4229e8:	tbnz	w8, #0, 422ab8 <readlinkat@plt+0x1fb88>
  4229ec:	b	422a50 <readlinkat@plt+0x1fb20>
  4229f0:	ldr	x8, [sp, #5152]
  4229f4:	ldr	x8, [x8, #8]
  4229f8:	lsl	w8, w8, #24
  4229fc:	asr	w8, w8, #24
  422a00:	cmp	w8, #0x0
  422a04:	cset	w8, ge  // ge = tcont
  422a08:	tbnz	w8, #0, 422a30 <readlinkat@plt+0x1fb00>
  422a0c:	ldr	x8, [sp, #5152]
  422a10:	ldr	x8, [x8, #8]
  422a14:	lsl	w8, w8, #24
  422a18:	mov	w9, wzr
  422a1c:	subs	w8, w9, w8, asr #24
  422a20:	cmp	w8, #0x0
  422a24:	cset	w8, le
  422a28:	tbnz	w8, #0, 422ab8 <readlinkat@plt+0x1fb88>
  422a2c:	b	422a50 <readlinkat@plt+0x1fb20>
  422a30:	ldr	x8, [sp, #5152]
  422a34:	ldr	x8, [x8, #8]
  422a38:	lsl	w8, w8, #24
  422a3c:	asr	w8, w8, #24
  422a40:	mov	w9, wzr
  422a44:	cmp	w9, w8
  422a48:	cset	w8, lt  // lt = tstop
  422a4c:	tbnz	w8, #0, 422ab8 <readlinkat@plt+0x1fb88>
  422a50:	ldr	x8, [sp, #5152]
  422a54:	ldr	x8, [x8, #8]
  422a58:	lsl	w8, w8, #24
  422a5c:	asr	w8, w8, #24
  422a60:	mov	w9, wzr
  422a64:	mneg	w8, w8, w9
  422a68:	subs	w8, w8, #0x1
  422a6c:	cmp	w8, #0x0
  422a70:	cset	w8, ge  // ge = tcont
  422a74:	tbnz	w8, #0, 422a98 <readlinkat@plt+0x1fb68>
  422a78:	ldr	x8, [sp, #5152]
  422a7c:	ldr	x8, [x8, #8]
  422a80:	lsl	w8, w8, #24
  422a84:	mov	w9, wzr
  422a88:	subs	w8, w9, w8, asr #24
  422a8c:	mov	w9, #0xffffff80            	// #-128
  422a90:	cmp	w8, w9
  422a94:	b.lt	422ab8 <readlinkat@plt+0x1fb88>  // b.tstop
  422a98:	ldr	x8, [sp, #5152]
  422a9c:	ldr	x8, [x8, #8]
  422aa0:	lsl	w8, w8, #24
  422aa4:	mov	w9, wzr
  422aa8:	subs	w8, w9, w8, asr #24
  422aac:	mov	w9, #0x7f                  	// #127
  422ab0:	cmp	w9, w8
  422ab4:	b.ge	422aec <readlinkat@plt+0x1fbbc>  // b.tcont
  422ab8:	ldr	x8, [sp, #5152]
  422abc:	ldr	x8, [x8, #8]
  422ac0:	lsl	w8, w8, #24
  422ac4:	mov	w9, wzr
  422ac8:	subs	w8, w9, w8, asr #24
  422acc:	mov	w0, w8
  422ad0:	lsl	x10, x0, #56
  422ad4:	asr	x10, x10, #56
  422ad8:	ldur	x11, [x29, #-8]
  422adc:	str	x10, [x11, #40]
  422ae0:	ldr	w8, [sp, #2992]
  422ae4:	tbnz	w8, #0, 4246f4 <readlinkat@plt+0x217c4>
  422ae8:	b	4246f8 <readlinkat@plt+0x217c8>
  422aec:	ldr	x8, [sp, #5152]
  422af0:	ldr	x8, [x8, #8]
  422af4:	lsl	w8, w8, #24
  422af8:	mov	w9, wzr
  422afc:	subs	w8, w9, w8, asr #24
  422b00:	mov	w0, w8
  422b04:	lsl	x10, x0, #56
  422b08:	asr	x10, x10, #56
  422b0c:	ldur	x11, [x29, #-8]
  422b10:	str	x10, [x11, #40]
  422b14:	ldr	w8, [sp, #2996]
  422b18:	tbnz	w8, #0, 4246f4 <readlinkat@plt+0x217c4>
  422b1c:	b	4246f8 <readlinkat@plt+0x217c8>
  422b20:	ldr	x8, [sp, #5152]
  422b24:	ldr	x8, [x8, #8]
  422b28:	mov	x9, xzr
  422b2c:	mul	x8, x9, x8
  422b30:	add	x8, x8, #0x0
  422b34:	mul	x8, x9, x8
  422b38:	subs	x8, x8, #0x1
  422b3c:	cmp	x8, #0x0
  422b40:	cset	w10, ge  // ge = tcont
  422b44:	tbnz	w10, #0, 422b84 <readlinkat@plt+0x1fc54>
  422b48:	ldr	x8, [sp, #5152]
  422b4c:	ldr	x8, [x8, #8]
  422b50:	mov	x9, xzr
  422b54:	mul	x8, x9, x8
  422b58:	add	x8, x8, #0x0
  422b5c:	mul	x8, x9, x8
  422b60:	add	x8, x8, #0x1
  422b64:	lsl	x8, x8, #62
  422b68:	subs	x8, x8, #0x1
  422b6c:	mov	x9, #0x2                   	// #2
  422b70:	mul	x8, x8, x9
  422b74:	add	x8, x8, #0x1
  422b78:	mvn	x8, x8
  422b7c:	str	x8, [sp, #2608]
  422b80:	b	422ba4 <readlinkat@plt+0x1fc74>
  422b84:	ldr	x8, [sp, #5152]
  422b88:	ldr	x8, [x8, #8]
  422b8c:	mov	x9, xzr
  422b90:	mul	x8, x9, x8
  422b94:	add	x8, x8, #0x0
  422b98:	mul	x8, x9, x8
  422b9c:	add	x8, x8, #0x0
  422ba0:	str	x8, [sp, #2608]
  422ba4:	ldr	x8, [sp, #2608]
  422ba8:	cmp	x8, #0x0
  422bac:	cset	w9, ge  // ge = tcont
  422bb0:	tbnz	w9, #0, 422d10 <readlinkat@plt+0x1fde0>
  422bb4:	ldr	x8, [sp, #5152]
  422bb8:	ldr	x8, [x8, #8]
  422bbc:	cmp	x8, #0x0
  422bc0:	cset	w9, ge  // ge = tcont
  422bc4:	tbnz	w9, #0, 422c68 <readlinkat@plt+0x1fd38>
  422bc8:	ldr	x8, [sp, #5152]
  422bcc:	ldr	x8, [x8, #8]
  422bd0:	mov	x9, xzr
  422bd4:	mul	x8, x9, x8
  422bd8:	add	x8, x8, #0x0
  422bdc:	mul	x8, x9, x8
  422be0:	subs	x8, x8, #0x1
  422be4:	cmp	x8, #0x0
  422be8:	cset	w10, ge  // ge = tcont
  422bec:	tbnz	w10, #0, 422c28 <readlinkat@plt+0x1fcf8>
  422bf0:	ldr	x8, [sp, #5152]
  422bf4:	ldr	x8, [x8, #8]
  422bf8:	mov	x9, xzr
  422bfc:	mul	x8, x9, x8
  422c00:	add	x8, x8, #0x0
  422c04:	mul	x8, x9, x8
  422c08:	add	x8, x8, #0x1
  422c0c:	lsl	x8, x8, #62
  422c10:	subs	x8, x8, #0x1
  422c14:	mov	x9, #0x2                   	// #2
  422c18:	mul	x8, x8, x9
  422c1c:	add	x8, x8, #0x1
  422c20:	str	x8, [sp, #2600]
  422c24:	b	422c48 <readlinkat@plt+0x1fd18>
  422c28:	ldr	x8, [sp, #5152]
  422c2c:	ldr	x8, [x8, #8]
  422c30:	mov	x9, xzr
  422c34:	mul	x8, x9, x8
  422c38:	add	x8, x8, #0x0
  422c3c:	mul	x8, x9, x8
  422c40:	subs	x8, x8, #0x1
  422c44:	str	x8, [sp, #2600]
  422c48:	ldr	x8, [sp, #2600]
  422c4c:	ldr	x9, [sp, #5152]
  422c50:	ldr	x9, [x9, #8]
  422c54:	add	x8, x8, x9
  422c58:	cmp	x8, #0x0
  422c5c:	cset	w10, lt  // lt = tstop
  422c60:	tbnz	w10, #0, 422dcc <readlinkat@plt+0x1fe9c>
  422c64:	b	422d74 <readlinkat@plt+0x1fe44>
  422c68:	ldr	x8, [sp, #5152]
  422c6c:	ldr	x8, [x8, #8]
  422c70:	mov	x9, xzr
  422c74:	mul	x8, x9, x8
  422c78:	add	x8, x8, #0x0
  422c7c:	mul	x8, x9, x8
  422c80:	subs	x8, x8, #0x1
  422c84:	cmp	x8, #0x0
  422c88:	cset	w10, ge  // ge = tcont
  422c8c:	tbnz	w10, #0, 422ccc <readlinkat@plt+0x1fd9c>
  422c90:	ldr	x8, [sp, #5152]
  422c94:	ldr	x8, [x8, #8]
  422c98:	mov	x9, xzr
  422c9c:	mul	x8, x9, x8
  422ca0:	add	x8, x8, #0x0
  422ca4:	mul	x8, x9, x8
  422ca8:	add	x8, x8, #0x1
  422cac:	lsl	x8, x8, #62
  422cb0:	subs	x8, x8, #0x1
  422cb4:	mov	x9, #0x2                   	// #2
  422cb8:	mul	x8, x8, x9
  422cbc:	add	x8, x8, #0x1
  422cc0:	mvn	x8, x8
  422cc4:	str	x8, [sp, #2592]
  422cc8:	b	422cec <readlinkat@plt+0x1fdbc>
  422ccc:	ldr	x8, [sp, #5152]
  422cd0:	ldr	x8, [x8, #8]
  422cd4:	mov	x9, xzr
  422cd8:	mul	x8, x9, x8
  422cdc:	add	x8, x8, #0x0
  422ce0:	mul	x8, x9, x8
  422ce4:	add	x8, x8, #0x0
  422ce8:	str	x8, [sp, #2592]
  422cec:	ldr	x8, [sp, #2592]
  422cf0:	ldr	x9, [sp, #5152]
  422cf4:	ldr	x9, [x9, #8]
  422cf8:	add	x8, x8, x9
  422cfc:	mov	x9, xzr
  422d00:	cmp	x9, x8
  422d04:	cset	w10, lt  // lt = tstop
  422d08:	tbnz	w10, #0, 422dcc <readlinkat@plt+0x1fe9c>
  422d0c:	b	422d74 <readlinkat@plt+0x1fe44>
  422d10:	ldr	w8, [sp, #2996]
  422d14:	tbnz	w8, #0, 422d1c <readlinkat@plt+0x1fdec>
  422d18:	b	422d28 <readlinkat@plt+0x1fdf8>
  422d1c:	ldr	w8, [sp, #2992]
  422d20:	tbnz	w8, #0, 422dcc <readlinkat@plt+0x1fe9c>
  422d24:	b	422d74 <readlinkat@plt+0x1fe44>
  422d28:	ldr	x8, [sp, #5152]
  422d2c:	ldr	x8, [x8, #8]
  422d30:	cmp	x8, #0x0
  422d34:	cset	w9, ge  // ge = tcont
  422d38:	tbnz	w9, #0, 422d5c <readlinkat@plt+0x1fe2c>
  422d3c:	ldr	x8, [sp, #5152]
  422d40:	ldr	x8, [x8, #8]
  422d44:	mov	x9, xzr
  422d48:	subs	x8, x9, x8
  422d4c:	cmp	x8, #0x0
  422d50:	cset	w10, le
  422d54:	tbnz	w10, #0, 422dcc <readlinkat@plt+0x1fe9c>
  422d58:	b	422d74 <readlinkat@plt+0x1fe44>
  422d5c:	ldr	x8, [sp, #5152]
  422d60:	ldr	x8, [x8, #8]
  422d64:	mov	x9, xzr
  422d68:	cmp	x9, x8
  422d6c:	cset	w10, lt  // lt = tstop
  422d70:	tbnz	w10, #0, 422dcc <readlinkat@plt+0x1fe9c>
  422d74:	ldr	x8, [sp, #5152]
  422d78:	ldr	x8, [x8, #8]
  422d7c:	mov	x9, xzr
  422d80:	mneg	x8, x8, x9
  422d84:	subs	x8, x8, #0x1
  422d88:	cmp	x8, #0x0
  422d8c:	cset	w10, ge  // ge = tcont
  422d90:	tbnz	w10, #0, 422db0 <readlinkat@plt+0x1fe80>
  422d94:	ldr	x8, [sp, #5152]
  422d98:	ldr	x8, [x8, #8]
  422d9c:	mov	x9, xzr
  422da0:	subs	x8, x9, x8
  422da4:	mov	x9, #0xffffffffffffff80    	// #-128
  422da8:	cmp	x8, x9
  422dac:	b.lt	422dcc <readlinkat@plt+0x1fe9c>  // b.tstop
  422db0:	ldr	x8, [sp, #5152]
  422db4:	ldr	x8, [x8, #8]
  422db8:	mov	x9, xzr
  422dbc:	subs	x8, x9, x8
  422dc0:	mov	x9, #0x7f                  	// #127
  422dc4:	cmp	x9, x8
  422dc8:	b.ge	422dfc <readlinkat@plt+0x1fecc>  // b.tcont
  422dcc:	ldr	x8, [sp, #5152]
  422dd0:	ldr	x8, [x8, #8]
  422dd4:	mov	w9, wzr
  422dd8:	subs	w8, w9, w8
  422ddc:	mov	w0, w8
  422de0:	lsl	x10, x0, #56
  422de4:	asr	x10, x10, #56
  422de8:	ldur	x11, [x29, #-8]
  422dec:	str	x10, [x11, #40]
  422df0:	ldr	w8, [sp, #2992]
  422df4:	tbnz	w8, #0, 4246f4 <readlinkat@plt+0x217c4>
  422df8:	b	4246f8 <readlinkat@plt+0x217c8>
  422dfc:	ldr	x8, [sp, #5152]
  422e00:	ldr	x8, [x8, #8]
  422e04:	mov	w9, wzr
  422e08:	subs	w8, w9, w8
  422e0c:	mov	w0, w8
  422e10:	lsl	x10, x0, #56
  422e14:	asr	x10, x10, #56
  422e18:	ldur	x11, [x29, #-8]
  422e1c:	str	x10, [x11, #40]
  422e20:	ldr	w8, [sp, #2996]
  422e24:	tbnz	w8, #0, 4246f4 <readlinkat@plt+0x217c4>
  422e28:	b	4246f8 <readlinkat@plt+0x217c8>
  422e2c:	ldr	w8, [sp, #2996]
  422e30:	tbnz	w8, #0, 422e38 <readlinkat@plt+0x1ff08>
  422e34:	b	4234e0 <readlinkat@plt+0x205b0>
  422e38:	ldr	w8, [sp, #2996]
  422e3c:	tbnz	w8, #0, 422e44 <readlinkat@plt+0x1ff14>
  422e40:	b	4231d4 <readlinkat@plt+0x202a4>
  422e44:	ldr	x8, [sp, #5152]
  422e48:	ldr	x8, [x8, #8]
  422e4c:	lsl	w8, w8, #16
  422e50:	asr	w8, w8, #16
  422e54:	mov	w9, wzr
  422e58:	mul	w8, w9, w8
  422e5c:	add	w8, w8, #0x0
  422e60:	mul	w8, w9, w8
  422e64:	subs	w8, w8, #0x1
  422e68:	cmp	w8, #0x0
  422e6c:	cset	w8, ge  // ge = tcont
  422e70:	tbnz	w8, #0, 422eb8 <readlinkat@plt+0x1ff88>
  422e74:	ldr	x8, [sp, #5152]
  422e78:	ldr	x8, [x8, #8]
  422e7c:	lsl	w8, w8, #16
  422e80:	asr	w8, w8, #16
  422e84:	mov	w9, wzr
  422e88:	mul	w8, w9, w8
  422e8c:	add	w8, w8, #0x0
  422e90:	mul	w8, w9, w8
  422e94:	add	w8, w8, #0x1
  422e98:	lsl	w8, w8, #30
  422e9c:	subs	w8, w8, #0x1
  422ea0:	mov	w9, #0x2                   	// #2
  422ea4:	mul	w8, w8, w9
  422ea8:	add	w8, w8, #0x1
  422eac:	mvn	w8, w8
  422eb0:	str	w8, [sp, #2588]
  422eb4:	b	422ee0 <readlinkat@plt+0x1ffb0>
  422eb8:	ldr	x8, [sp, #5152]
  422ebc:	ldr	x8, [x8, #8]
  422ec0:	lsl	w8, w8, #16
  422ec4:	asr	w8, w8, #16
  422ec8:	mov	w9, wzr
  422ecc:	mul	w8, w9, w8
  422ed0:	add	w8, w8, #0x0
  422ed4:	mul	w8, w9, w8
  422ed8:	add	w8, w8, #0x0
  422edc:	str	w8, [sp, #2588]
  422ee0:	ldr	w8, [sp, #2588]
  422ee4:	cmp	w8, #0x0
  422ee8:	cset	w8, ge  // ge = tcont
  422eec:	tbnz	w8, #0, 42308c <readlinkat@plt+0x2015c>
  422ef0:	ldr	x8, [sp, #5152]
  422ef4:	ldr	x8, [x8, #8]
  422ef8:	lsl	w8, w8, #16
  422efc:	asr	w8, w8, #16
  422f00:	cmp	w8, #0x0
  422f04:	cset	w8, ge  // ge = tcont
  422f08:	tbnz	w8, #0, 422fc8 <readlinkat@plt+0x20098>
  422f0c:	ldr	x8, [sp, #5152]
  422f10:	ldr	x8, [x8, #8]
  422f14:	lsl	w8, w8, #16
  422f18:	asr	w8, w8, #16
  422f1c:	mov	w9, wzr
  422f20:	mul	w8, w9, w8
  422f24:	add	w8, w8, #0x0
  422f28:	mul	w8, w9, w8
  422f2c:	subs	w8, w8, #0x1
  422f30:	cmp	w8, #0x0
  422f34:	cset	w8, ge  // ge = tcont
  422f38:	tbnz	w8, #0, 422f7c <readlinkat@plt+0x2004c>
  422f3c:	ldr	x8, [sp, #5152]
  422f40:	ldr	x8, [x8, #8]
  422f44:	lsl	w8, w8, #16
  422f48:	asr	w8, w8, #16
  422f4c:	mov	w9, wzr
  422f50:	mul	w8, w9, w8
  422f54:	add	w8, w8, #0x0
  422f58:	mul	w8, w9, w8
  422f5c:	add	w8, w8, #0x1
  422f60:	lsl	w8, w8, #30
  422f64:	subs	w8, w8, #0x1
  422f68:	mov	w9, #0x2                   	// #2
  422f6c:	mul	w8, w8, w9
  422f70:	add	w8, w8, #0x1
  422f74:	str	w8, [sp, #2584]
  422f78:	b	422fa4 <readlinkat@plt+0x20074>
  422f7c:	ldr	x8, [sp, #5152]
  422f80:	ldr	x8, [x8, #8]
  422f84:	lsl	w8, w8, #16
  422f88:	asr	w8, w8, #16
  422f8c:	mov	w9, wzr
  422f90:	mul	w8, w9, w8
  422f94:	add	w8, w8, #0x0
  422f98:	mul	w8, w9, w8
  422f9c:	subs	w8, w8, #0x1
  422fa0:	str	w8, [sp, #2584]
  422fa4:	ldr	w8, [sp, #2584]
  422fa8:	ldr	x9, [sp, #5152]
  422fac:	ldr	x9, [x9, #8]
  422fb0:	lsl	w9, w9, #16
  422fb4:	add	w8, w8, w9, asr #16
  422fb8:	cmp	w8, #0x0
  422fbc:	cset	w8, lt  // lt = tstop
  422fc0:	tbnz	w8, #0, 42316c <readlinkat@plt+0x2023c>
  422fc4:	b	423104 <readlinkat@plt+0x201d4>
  422fc8:	ldr	x8, [sp, #5152]
  422fcc:	ldr	x8, [x8, #8]
  422fd0:	lsl	w8, w8, #16
  422fd4:	asr	w8, w8, #16
  422fd8:	mov	w9, wzr
  422fdc:	mul	w8, w9, w8
  422fe0:	add	w8, w8, #0x0
  422fe4:	mul	w8, w9, w8
  422fe8:	subs	w8, w8, #0x1
  422fec:	cmp	w8, #0x0
  422ff0:	cset	w8, ge  // ge = tcont
  422ff4:	tbnz	w8, #0, 42303c <readlinkat@plt+0x2010c>
  422ff8:	ldr	x8, [sp, #5152]
  422ffc:	ldr	x8, [x8, #8]
  423000:	lsl	w8, w8, #16
  423004:	asr	w8, w8, #16
  423008:	mov	w9, wzr
  42300c:	mul	w8, w9, w8
  423010:	add	w8, w8, #0x0
  423014:	mul	w8, w9, w8
  423018:	add	w8, w8, #0x1
  42301c:	lsl	w8, w8, #30
  423020:	subs	w8, w8, #0x1
  423024:	mov	w9, #0x2                   	// #2
  423028:	mul	w8, w8, w9
  42302c:	add	w8, w8, #0x1
  423030:	mvn	w8, w8
  423034:	str	w8, [sp, #2580]
  423038:	b	423064 <readlinkat@plt+0x20134>
  42303c:	ldr	x8, [sp, #5152]
  423040:	ldr	x8, [x8, #8]
  423044:	lsl	w8, w8, #16
  423048:	asr	w8, w8, #16
  42304c:	mov	w9, wzr
  423050:	mul	w8, w9, w8
  423054:	add	w8, w8, #0x0
  423058:	mul	w8, w9, w8
  42305c:	add	w8, w8, #0x0
  423060:	str	w8, [sp, #2580]
  423064:	ldr	w8, [sp, #2580]
  423068:	ldr	x9, [sp, #5152]
  42306c:	ldr	x9, [x9, #8]
  423070:	lsl	w9, w9, #16
  423074:	add	w8, w8, w9, asr #16
  423078:	mov	w9, wzr
  42307c:	cmp	w9, w8
  423080:	cset	w8, lt  // lt = tstop
  423084:	tbnz	w8, #0, 42316c <readlinkat@plt+0x2023c>
  423088:	b	423104 <readlinkat@plt+0x201d4>
  42308c:	ldr	w8, [sp, #2996]
  423090:	tbnz	w8, #0, 423098 <readlinkat@plt+0x20168>
  423094:	b	4230a4 <readlinkat@plt+0x20174>
  423098:	ldr	w8, [sp, #2992]
  42309c:	tbnz	w8, #0, 42316c <readlinkat@plt+0x2023c>
  4230a0:	b	423104 <readlinkat@plt+0x201d4>
  4230a4:	ldr	x8, [sp, #5152]
  4230a8:	ldr	x8, [x8, #8]
  4230ac:	lsl	w8, w8, #16
  4230b0:	asr	w8, w8, #16
  4230b4:	cmp	w8, #0x0
  4230b8:	cset	w8, ge  // ge = tcont
  4230bc:	tbnz	w8, #0, 4230e4 <readlinkat@plt+0x201b4>
  4230c0:	ldr	x8, [sp, #5152]
  4230c4:	ldr	x8, [x8, #8]
  4230c8:	lsl	w8, w8, #16
  4230cc:	mov	w9, wzr
  4230d0:	subs	w8, w9, w8, asr #16
  4230d4:	cmp	w8, #0x0
  4230d8:	cset	w8, le
  4230dc:	tbnz	w8, #0, 42316c <readlinkat@plt+0x2023c>
  4230e0:	b	423104 <readlinkat@plt+0x201d4>
  4230e4:	ldr	x8, [sp, #5152]
  4230e8:	ldr	x8, [x8, #8]
  4230ec:	lsl	w8, w8, #16
  4230f0:	asr	w8, w8, #16
  4230f4:	mov	w9, wzr
  4230f8:	cmp	w9, w8
  4230fc:	cset	w8, lt  // lt = tstop
  423100:	tbnz	w8, #0, 42316c <readlinkat@plt+0x2023c>
  423104:	ldr	x8, [sp, #5152]
  423108:	ldr	x8, [x8, #8]
  42310c:	lsl	w8, w8, #16
  423110:	asr	w8, w8, #16
  423114:	mov	w9, wzr
  423118:	mneg	w8, w8, w9
  42311c:	subs	w8, w8, #0x1
  423120:	cmp	w8, #0x0
  423124:	cset	w8, ge  // ge = tcont
  423128:	tbnz	w8, #0, 42314c <readlinkat@plt+0x2021c>
  42312c:	ldr	x8, [sp, #5152]
  423130:	ldr	x8, [x8, #8]
  423134:	lsl	w8, w8, #16
  423138:	mov	w9, wzr
  42313c:	subs	w8, w9, w8, asr #16
  423140:	mov	w9, #0xffff8000            	// #-32768
  423144:	cmp	w8, w9
  423148:	b.lt	42316c <readlinkat@plt+0x2023c>  // b.tstop
  42314c:	ldr	x8, [sp, #5152]
  423150:	ldr	x8, [x8, #8]
  423154:	lsl	w8, w8, #16
  423158:	mov	w9, wzr
  42315c:	subs	w8, w9, w8, asr #16
  423160:	mov	w9, #0x7fff                	// #32767
  423164:	cmp	w9, w8
  423168:	b.ge	4231a0 <readlinkat@plt+0x20270>  // b.tcont
  42316c:	ldr	x8, [sp, #5152]
  423170:	ldr	x8, [x8, #8]
  423174:	lsl	w8, w8, #16
  423178:	mov	w9, wzr
  42317c:	subs	w8, w9, w8, asr #16
  423180:	mov	w0, w8
  423184:	lsl	x10, x0, #48
  423188:	asr	x10, x10, #48
  42318c:	ldur	x11, [x29, #-8]
  423190:	str	x10, [x11, #40]
  423194:	ldr	w8, [sp, #2992]
  423198:	tbnz	w8, #0, 4246f4 <readlinkat@plt+0x217c4>
  42319c:	b	4246f8 <readlinkat@plt+0x217c8>
  4231a0:	ldr	x8, [sp, #5152]
  4231a4:	ldr	x8, [x8, #8]
  4231a8:	lsl	w8, w8, #16
  4231ac:	mov	w9, wzr
  4231b0:	subs	w8, w9, w8, asr #16
  4231b4:	mov	w0, w8
  4231b8:	lsl	x10, x0, #48
  4231bc:	asr	x10, x10, #48
  4231c0:	ldur	x11, [x29, #-8]
  4231c4:	str	x10, [x11, #40]
  4231c8:	ldr	w8, [sp, #2996]
  4231cc:	tbnz	w8, #0, 4246f4 <readlinkat@plt+0x217c4>
  4231d0:	b	4246f8 <readlinkat@plt+0x217c8>
  4231d4:	ldr	x8, [sp, #5152]
  4231d8:	ldr	x8, [x8, #8]
  4231dc:	mov	x9, xzr
  4231e0:	mul	x8, x9, x8
  4231e4:	add	x8, x8, #0x0
  4231e8:	mul	x8, x9, x8
  4231ec:	subs	x8, x8, #0x1
  4231f0:	cmp	x8, #0x0
  4231f4:	cset	w10, ge  // ge = tcont
  4231f8:	tbnz	w10, #0, 423238 <readlinkat@plt+0x20308>
  4231fc:	ldr	x8, [sp, #5152]
  423200:	ldr	x8, [x8, #8]
  423204:	mov	x9, xzr
  423208:	mul	x8, x9, x8
  42320c:	add	x8, x8, #0x0
  423210:	mul	x8, x9, x8
  423214:	add	x8, x8, #0x1
  423218:	lsl	x8, x8, #62
  42321c:	subs	x8, x8, #0x1
  423220:	mov	x9, #0x2                   	// #2
  423224:	mul	x8, x8, x9
  423228:	add	x8, x8, #0x1
  42322c:	mvn	x8, x8
  423230:	str	x8, [sp, #2568]
  423234:	b	423258 <readlinkat@plt+0x20328>
  423238:	ldr	x8, [sp, #5152]
  42323c:	ldr	x8, [x8, #8]
  423240:	mov	x9, xzr
  423244:	mul	x8, x9, x8
  423248:	add	x8, x8, #0x0
  42324c:	mul	x8, x9, x8
  423250:	add	x8, x8, #0x0
  423254:	str	x8, [sp, #2568]
  423258:	ldr	x8, [sp, #2568]
  42325c:	cmp	x8, #0x0
  423260:	cset	w9, ge  // ge = tcont
  423264:	tbnz	w9, #0, 4233c4 <readlinkat@plt+0x20494>
  423268:	ldr	x8, [sp, #5152]
  42326c:	ldr	x8, [x8, #8]
  423270:	cmp	x8, #0x0
  423274:	cset	w9, ge  // ge = tcont
  423278:	tbnz	w9, #0, 42331c <readlinkat@plt+0x203ec>
  42327c:	ldr	x8, [sp, #5152]
  423280:	ldr	x8, [x8, #8]
  423284:	mov	x9, xzr
  423288:	mul	x8, x9, x8
  42328c:	add	x8, x8, #0x0
  423290:	mul	x8, x9, x8
  423294:	subs	x8, x8, #0x1
  423298:	cmp	x8, #0x0
  42329c:	cset	w10, ge  // ge = tcont
  4232a0:	tbnz	w10, #0, 4232dc <readlinkat@plt+0x203ac>
  4232a4:	ldr	x8, [sp, #5152]
  4232a8:	ldr	x8, [x8, #8]
  4232ac:	mov	x9, xzr
  4232b0:	mul	x8, x9, x8
  4232b4:	add	x8, x8, #0x0
  4232b8:	mul	x8, x9, x8
  4232bc:	add	x8, x8, #0x1
  4232c0:	lsl	x8, x8, #62
  4232c4:	subs	x8, x8, #0x1
  4232c8:	mov	x9, #0x2                   	// #2
  4232cc:	mul	x8, x8, x9
  4232d0:	add	x8, x8, #0x1
  4232d4:	str	x8, [sp, #2560]
  4232d8:	b	4232fc <readlinkat@plt+0x203cc>
  4232dc:	ldr	x8, [sp, #5152]
  4232e0:	ldr	x8, [x8, #8]
  4232e4:	mov	x9, xzr
  4232e8:	mul	x8, x9, x8
  4232ec:	add	x8, x8, #0x0
  4232f0:	mul	x8, x9, x8
  4232f4:	subs	x8, x8, #0x1
  4232f8:	str	x8, [sp, #2560]
  4232fc:	ldr	x8, [sp, #2560]
  423300:	ldr	x9, [sp, #5152]
  423304:	ldr	x9, [x9, #8]
  423308:	add	x8, x8, x9
  42330c:	cmp	x8, #0x0
  423310:	cset	w10, lt  // lt = tstop
  423314:	tbnz	w10, #0, 423480 <readlinkat@plt+0x20550>
  423318:	b	423428 <readlinkat@plt+0x204f8>
  42331c:	ldr	x8, [sp, #5152]
  423320:	ldr	x8, [x8, #8]
  423324:	mov	x9, xzr
  423328:	mul	x8, x9, x8
  42332c:	add	x8, x8, #0x0
  423330:	mul	x8, x9, x8
  423334:	subs	x8, x8, #0x1
  423338:	cmp	x8, #0x0
  42333c:	cset	w10, ge  // ge = tcont
  423340:	tbnz	w10, #0, 423380 <readlinkat@plt+0x20450>
  423344:	ldr	x8, [sp, #5152]
  423348:	ldr	x8, [x8, #8]
  42334c:	mov	x9, xzr
  423350:	mul	x8, x9, x8
  423354:	add	x8, x8, #0x0
  423358:	mul	x8, x9, x8
  42335c:	add	x8, x8, #0x1
  423360:	lsl	x8, x8, #62
  423364:	subs	x8, x8, #0x1
  423368:	mov	x9, #0x2                   	// #2
  42336c:	mul	x8, x8, x9
  423370:	add	x8, x8, #0x1
  423374:	mvn	x8, x8
  423378:	str	x8, [sp, #2552]
  42337c:	b	4233a0 <readlinkat@plt+0x20470>
  423380:	ldr	x8, [sp, #5152]
  423384:	ldr	x8, [x8, #8]
  423388:	mov	x9, xzr
  42338c:	mul	x8, x9, x8
  423390:	add	x8, x8, #0x0
  423394:	mul	x8, x9, x8
  423398:	add	x8, x8, #0x0
  42339c:	str	x8, [sp, #2552]
  4233a0:	ldr	x8, [sp, #2552]
  4233a4:	ldr	x9, [sp, #5152]
  4233a8:	ldr	x9, [x9, #8]
  4233ac:	add	x8, x8, x9
  4233b0:	mov	x9, xzr
  4233b4:	cmp	x9, x8
  4233b8:	cset	w10, lt  // lt = tstop
  4233bc:	tbnz	w10, #0, 423480 <readlinkat@plt+0x20550>
  4233c0:	b	423428 <readlinkat@plt+0x204f8>
  4233c4:	ldr	w8, [sp, #2996]
  4233c8:	tbnz	w8, #0, 4233d0 <readlinkat@plt+0x204a0>
  4233cc:	b	4233dc <readlinkat@plt+0x204ac>
  4233d0:	ldr	w8, [sp, #2992]
  4233d4:	tbnz	w8, #0, 423480 <readlinkat@plt+0x20550>
  4233d8:	b	423428 <readlinkat@plt+0x204f8>
  4233dc:	ldr	x8, [sp, #5152]
  4233e0:	ldr	x8, [x8, #8]
  4233e4:	cmp	x8, #0x0
  4233e8:	cset	w9, ge  // ge = tcont
  4233ec:	tbnz	w9, #0, 423410 <readlinkat@plt+0x204e0>
  4233f0:	ldr	x8, [sp, #5152]
  4233f4:	ldr	x8, [x8, #8]
  4233f8:	mov	x9, xzr
  4233fc:	subs	x8, x9, x8
  423400:	cmp	x8, #0x0
  423404:	cset	w10, le
  423408:	tbnz	w10, #0, 423480 <readlinkat@plt+0x20550>
  42340c:	b	423428 <readlinkat@plt+0x204f8>
  423410:	ldr	x8, [sp, #5152]
  423414:	ldr	x8, [x8, #8]
  423418:	mov	x9, xzr
  42341c:	cmp	x9, x8
  423420:	cset	w10, lt  // lt = tstop
  423424:	tbnz	w10, #0, 423480 <readlinkat@plt+0x20550>
  423428:	ldr	x8, [sp, #5152]
  42342c:	ldr	x8, [x8, #8]
  423430:	mov	x9, xzr
  423434:	mneg	x8, x8, x9
  423438:	subs	x8, x8, #0x1
  42343c:	cmp	x8, #0x0
  423440:	cset	w10, ge  // ge = tcont
  423444:	tbnz	w10, #0, 423464 <readlinkat@plt+0x20534>
  423448:	ldr	x8, [sp, #5152]
  42344c:	ldr	x8, [x8, #8]
  423450:	mov	x9, xzr
  423454:	subs	x8, x9, x8
  423458:	mov	x9, #0xffffffffffff8000    	// #-32768
  42345c:	cmp	x8, x9
  423460:	b.lt	423480 <readlinkat@plt+0x20550>  // b.tstop
  423464:	ldr	x8, [sp, #5152]
  423468:	ldr	x8, [x8, #8]
  42346c:	mov	x9, xzr
  423470:	subs	x8, x9, x8
  423474:	mov	x9, #0x7fff                	// #32767
  423478:	cmp	x9, x8
  42347c:	b.ge	4234b0 <readlinkat@plt+0x20580>  // b.tcont
  423480:	ldr	x8, [sp, #5152]
  423484:	ldr	x8, [x8, #8]
  423488:	mov	w9, wzr
  42348c:	subs	w8, w9, w8
  423490:	mov	w0, w8
  423494:	lsl	x10, x0, #48
  423498:	asr	x10, x10, #48
  42349c:	ldur	x11, [x29, #-8]
  4234a0:	str	x10, [x11, #40]
  4234a4:	ldr	w8, [sp, #2992]
  4234a8:	tbnz	w8, #0, 4246f4 <readlinkat@plt+0x217c4>
  4234ac:	b	4246f8 <readlinkat@plt+0x217c8>
  4234b0:	ldr	x8, [sp, #5152]
  4234b4:	ldr	x8, [x8, #8]
  4234b8:	mov	w9, wzr
  4234bc:	subs	w8, w9, w8
  4234c0:	mov	w0, w8
  4234c4:	lsl	x10, x0, #48
  4234c8:	asr	x10, x10, #48
  4234cc:	ldur	x11, [x29, #-8]
  4234d0:	str	x10, [x11, #40]
  4234d4:	ldr	w8, [sp, #2996]
  4234d8:	tbnz	w8, #0, 4246f4 <readlinkat@plt+0x217c4>
  4234dc:	b	4246f8 <readlinkat@plt+0x217c8>
  4234e0:	ldr	w8, [sp, #2996]
  4234e4:	tbnz	w8, #0, 4234ec <readlinkat@plt+0x205bc>
  4234e8:	b	423b00 <readlinkat@plt+0x20bd0>
  4234ec:	ldr	w8, [sp, #2996]
  4234f0:	tbnz	w8, #0, 4234f8 <readlinkat@plt+0x205c8>
  4234f4:	b	4237fc <readlinkat@plt+0x208cc>
  4234f8:	ldr	x8, [sp, #5152]
  4234fc:	ldr	x8, [x8, #8]
  423500:	mov	w9, wzr
  423504:	mul	w8, w9, w8
  423508:	add	w8, w8, #0x0
  42350c:	mul	w8, w9, w8
  423510:	subs	w8, w8, #0x1
  423514:	cmp	w8, #0x0
  423518:	cset	w8, ge  // ge = tcont
  42351c:	tbnz	w8, #0, 42355c <readlinkat@plt+0x2062c>
  423520:	ldr	x8, [sp, #5152]
  423524:	ldr	x8, [x8, #8]
  423528:	mov	w9, wzr
  42352c:	mul	w8, w9, w8
  423530:	add	w8, w8, #0x0
  423534:	mul	w8, w9, w8
  423538:	add	w8, w8, #0x1
  42353c:	lsl	w8, w8, #30
  423540:	subs	w8, w8, #0x1
  423544:	mov	w9, #0x2                   	// #2
  423548:	mul	w8, w8, w9
  42354c:	add	w8, w8, #0x1
  423550:	mvn	w8, w8
  423554:	str	w8, [sp, #2548]
  423558:	b	42357c <readlinkat@plt+0x2064c>
  42355c:	ldr	x8, [sp, #5152]
  423560:	ldr	x8, [x8, #8]
  423564:	mov	w9, wzr
  423568:	mul	w8, w9, w8
  42356c:	add	w8, w8, #0x0
  423570:	mul	w8, w9, w8
  423574:	add	w8, w8, #0x0
  423578:	str	w8, [sp, #2548]
  42357c:	ldr	w8, [sp, #2548]
  423580:	cmp	w8, #0x0
  423584:	cset	w8, ge  // ge = tcont
  423588:	tbnz	w8, #0, 4236e8 <readlinkat@plt+0x207b8>
  42358c:	ldr	x8, [sp, #5152]
  423590:	ldr	x8, [x8, #8]
  423594:	cmp	w8, #0x0
  423598:	cset	w8, ge  // ge = tcont
  42359c:	tbnz	w8, #0, 423640 <readlinkat@plt+0x20710>
  4235a0:	ldr	x8, [sp, #5152]
  4235a4:	ldr	x8, [x8, #8]
  4235a8:	mov	w9, wzr
  4235ac:	mul	w8, w9, w8
  4235b0:	add	w8, w8, #0x0
  4235b4:	mul	w8, w9, w8
  4235b8:	subs	w8, w8, #0x1
  4235bc:	cmp	w8, #0x0
  4235c0:	cset	w8, ge  // ge = tcont
  4235c4:	tbnz	w8, #0, 423600 <readlinkat@plt+0x206d0>
  4235c8:	ldr	x8, [sp, #5152]
  4235cc:	ldr	x8, [x8, #8]
  4235d0:	mov	w9, wzr
  4235d4:	mul	w8, w9, w8
  4235d8:	add	w8, w8, #0x0
  4235dc:	mul	w8, w9, w8
  4235e0:	add	w8, w8, #0x1
  4235e4:	lsl	w8, w8, #30
  4235e8:	subs	w8, w8, #0x1
  4235ec:	mov	w9, #0x2                   	// #2
  4235f0:	mul	w8, w8, w9
  4235f4:	add	w8, w8, #0x1
  4235f8:	str	w8, [sp, #2544]
  4235fc:	b	423620 <readlinkat@plt+0x206f0>
  423600:	ldr	x8, [sp, #5152]
  423604:	ldr	x8, [x8, #8]
  423608:	mov	w9, wzr
  42360c:	mul	w8, w9, w8
  423610:	add	w8, w8, #0x0
  423614:	mul	w8, w9, w8
  423618:	subs	w8, w8, #0x1
  42361c:	str	w8, [sp, #2544]
  423620:	ldr	w8, [sp, #2544]
  423624:	ldr	x9, [sp, #5152]
  423628:	ldr	x9, [x9, #8]
  42362c:	add	w8, w8, w9
  423630:	cmp	w8, #0x0
  423634:	cset	w8, lt  // lt = tstop
  423638:	tbnz	w8, #0, 4237a4 <readlinkat@plt+0x20874>
  42363c:	b	42374c <readlinkat@plt+0x2081c>
  423640:	ldr	x8, [sp, #5152]
  423644:	ldr	x8, [x8, #8]
  423648:	mov	w9, wzr
  42364c:	mul	w8, w9, w8
  423650:	add	w8, w8, #0x0
  423654:	mul	w8, w9, w8
  423658:	subs	w8, w8, #0x1
  42365c:	cmp	w8, #0x0
  423660:	cset	w8, ge  // ge = tcont
  423664:	tbnz	w8, #0, 4236a4 <readlinkat@plt+0x20774>
  423668:	ldr	x8, [sp, #5152]
  42366c:	ldr	x8, [x8, #8]
  423670:	mov	w9, wzr
  423674:	mul	w8, w9, w8
  423678:	add	w8, w8, #0x0
  42367c:	mul	w8, w9, w8
  423680:	add	w8, w8, #0x1
  423684:	lsl	w8, w8, #30
  423688:	subs	w8, w8, #0x1
  42368c:	mov	w9, #0x2                   	// #2
  423690:	mul	w8, w8, w9
  423694:	add	w8, w8, #0x1
  423698:	mvn	w8, w8
  42369c:	str	w8, [sp, #2540]
  4236a0:	b	4236c4 <readlinkat@plt+0x20794>
  4236a4:	ldr	x8, [sp, #5152]
  4236a8:	ldr	x8, [x8, #8]
  4236ac:	mov	w9, wzr
  4236b0:	mul	w8, w9, w8
  4236b4:	add	w8, w8, #0x0
  4236b8:	mul	w8, w9, w8
  4236bc:	add	w8, w8, #0x0
  4236c0:	str	w8, [sp, #2540]
  4236c4:	ldr	w8, [sp, #2540]
  4236c8:	ldr	x9, [sp, #5152]
  4236cc:	ldr	x9, [x9, #8]
  4236d0:	add	w8, w8, w9
  4236d4:	mov	w9, wzr
  4236d8:	cmp	w9, w8
  4236dc:	cset	w8, lt  // lt = tstop
  4236e0:	tbnz	w8, #0, 4237a4 <readlinkat@plt+0x20874>
  4236e4:	b	42374c <readlinkat@plt+0x2081c>
  4236e8:	ldr	w8, [sp, #2996]
  4236ec:	tbnz	w8, #0, 4236f4 <readlinkat@plt+0x207c4>
  4236f0:	b	423700 <readlinkat@plt+0x207d0>
  4236f4:	ldr	w8, [sp, #2992]
  4236f8:	tbnz	w8, #0, 4237a4 <readlinkat@plt+0x20874>
  4236fc:	b	42374c <readlinkat@plt+0x2081c>
  423700:	ldr	x8, [sp, #5152]
  423704:	ldr	x8, [x8, #8]
  423708:	cmp	w8, #0x0
  42370c:	cset	w8, ge  // ge = tcont
  423710:	tbnz	w8, #0, 423734 <readlinkat@plt+0x20804>
  423714:	ldr	x8, [sp, #5152]
  423718:	ldr	x8, [x8, #8]
  42371c:	mov	w9, wzr
  423720:	subs	w8, w9, w8
  423724:	cmp	w8, #0x0
  423728:	cset	w8, le
  42372c:	tbnz	w8, #0, 4237a4 <readlinkat@plt+0x20874>
  423730:	b	42374c <readlinkat@plt+0x2081c>
  423734:	ldr	x8, [sp, #5152]
  423738:	ldr	x8, [x8, #8]
  42373c:	mov	w9, wzr
  423740:	cmp	w9, w8
  423744:	cset	w8, lt  // lt = tstop
  423748:	tbnz	w8, #0, 4237a4 <readlinkat@plt+0x20874>
  42374c:	ldr	x8, [sp, #5152]
  423750:	ldr	x8, [x8, #8]
  423754:	mov	w9, wzr
  423758:	mneg	w8, w8, w9
  42375c:	subs	w8, w8, #0x1
  423760:	cmp	w8, #0x0
  423764:	cset	w8, ge  // ge = tcont
  423768:	tbnz	w8, #0, 423788 <readlinkat@plt+0x20858>
  42376c:	ldr	x8, [sp, #5152]
  423770:	ldr	x8, [x8, #8]
  423774:	mov	w9, wzr
  423778:	subs	w8, w9, w8
  42377c:	mov	w9, #0x80000000            	// #-2147483648
  423780:	cmp	w8, w9
  423784:	b.lt	4237a4 <readlinkat@plt+0x20874>  // b.tstop
  423788:	ldr	x8, [sp, #5152]
  42378c:	ldr	x8, [x8, #8]
  423790:	mov	w9, wzr
  423794:	subs	w8, w9, w8
  423798:	mov	w9, #0x7fffffff            	// #2147483647
  42379c:	cmp	w9, w8
  4237a0:	b.ge	4237d0 <readlinkat@plt+0x208a0>  // b.tcont
  4237a4:	ldr	x8, [sp, #5152]
  4237a8:	ldr	x8, [x8, #8]
  4237ac:	mov	w9, wzr
  4237b0:	subs	w8, w9, w8
  4237b4:	mov	w0, w8
  4237b8:	sxtw	x10, w0
  4237bc:	ldur	x11, [x29, #-8]
  4237c0:	str	x10, [x11, #40]
  4237c4:	ldr	w8, [sp, #2992]
  4237c8:	tbnz	w8, #0, 4246f4 <readlinkat@plt+0x217c4>
  4237cc:	b	4246f8 <readlinkat@plt+0x217c8>
  4237d0:	ldr	x8, [sp, #5152]
  4237d4:	ldr	x8, [x8, #8]
  4237d8:	mov	w9, wzr
  4237dc:	subs	w8, w9, w8
  4237e0:	mov	w0, w8
  4237e4:	sxtw	x10, w0
  4237e8:	ldur	x11, [x29, #-8]
  4237ec:	str	x10, [x11, #40]
  4237f0:	ldr	w8, [sp, #2996]
  4237f4:	tbnz	w8, #0, 4246f4 <readlinkat@plt+0x217c4>
  4237f8:	b	4246f8 <readlinkat@plt+0x217c8>
  4237fc:	ldr	x8, [sp, #5152]
  423800:	ldr	x8, [x8, #8]
  423804:	mov	x9, xzr
  423808:	mul	x8, x9, x8
  42380c:	add	x8, x8, #0x0
  423810:	mul	x8, x9, x8
  423814:	subs	x8, x8, #0x1
  423818:	cmp	x8, #0x0
  42381c:	cset	w10, ge  // ge = tcont
  423820:	tbnz	w10, #0, 423860 <readlinkat@plt+0x20930>
  423824:	ldr	x8, [sp, #5152]
  423828:	ldr	x8, [x8, #8]
  42382c:	mov	x9, xzr
  423830:	mul	x8, x9, x8
  423834:	add	x8, x8, #0x0
  423838:	mul	x8, x9, x8
  42383c:	add	x8, x8, #0x1
  423840:	lsl	x8, x8, #62
  423844:	subs	x8, x8, #0x1
  423848:	mov	x9, #0x2                   	// #2
  42384c:	mul	x8, x8, x9
  423850:	add	x8, x8, #0x1
  423854:	mvn	x8, x8
  423858:	str	x8, [sp, #2528]
  42385c:	b	423880 <readlinkat@plt+0x20950>
  423860:	ldr	x8, [sp, #5152]
  423864:	ldr	x8, [x8, #8]
  423868:	mov	x9, xzr
  42386c:	mul	x8, x9, x8
  423870:	add	x8, x8, #0x0
  423874:	mul	x8, x9, x8
  423878:	add	x8, x8, #0x0
  42387c:	str	x8, [sp, #2528]
  423880:	ldr	x8, [sp, #2528]
  423884:	cmp	x8, #0x0
  423888:	cset	w9, ge  // ge = tcont
  42388c:	tbnz	w9, #0, 4239ec <readlinkat@plt+0x20abc>
  423890:	ldr	x8, [sp, #5152]
  423894:	ldr	x8, [x8, #8]
  423898:	cmp	x8, #0x0
  42389c:	cset	w9, ge  // ge = tcont
  4238a0:	tbnz	w9, #0, 423944 <readlinkat@plt+0x20a14>
  4238a4:	ldr	x8, [sp, #5152]
  4238a8:	ldr	x8, [x8, #8]
  4238ac:	mov	x9, xzr
  4238b0:	mul	x8, x9, x8
  4238b4:	add	x8, x8, #0x0
  4238b8:	mul	x8, x9, x8
  4238bc:	subs	x8, x8, #0x1
  4238c0:	cmp	x8, #0x0
  4238c4:	cset	w10, ge  // ge = tcont
  4238c8:	tbnz	w10, #0, 423904 <readlinkat@plt+0x209d4>
  4238cc:	ldr	x8, [sp, #5152]
  4238d0:	ldr	x8, [x8, #8]
  4238d4:	mov	x9, xzr
  4238d8:	mul	x8, x9, x8
  4238dc:	add	x8, x8, #0x0
  4238e0:	mul	x8, x9, x8
  4238e4:	add	x8, x8, #0x1
  4238e8:	lsl	x8, x8, #62
  4238ec:	subs	x8, x8, #0x1
  4238f0:	mov	x9, #0x2                   	// #2
  4238f4:	mul	x8, x8, x9
  4238f8:	add	x8, x8, #0x1
  4238fc:	str	x8, [sp, #2520]
  423900:	b	423924 <readlinkat@plt+0x209f4>
  423904:	ldr	x8, [sp, #5152]
  423908:	ldr	x8, [x8, #8]
  42390c:	mov	x9, xzr
  423910:	mul	x8, x9, x8
  423914:	add	x8, x8, #0x0
  423918:	mul	x8, x9, x8
  42391c:	subs	x8, x8, #0x1
  423920:	str	x8, [sp, #2520]
  423924:	ldr	x8, [sp, #2520]
  423928:	ldr	x9, [sp, #5152]
  42392c:	ldr	x9, [x9, #8]
  423930:	add	x8, x8, x9
  423934:	cmp	x8, #0x0
  423938:	cset	w10, lt  // lt = tstop
  42393c:	tbnz	w10, #0, 423aa8 <readlinkat@plt+0x20b78>
  423940:	b	423a50 <readlinkat@plt+0x20b20>
  423944:	ldr	x8, [sp, #5152]
  423948:	ldr	x8, [x8, #8]
  42394c:	mov	x9, xzr
  423950:	mul	x8, x9, x8
  423954:	add	x8, x8, #0x0
  423958:	mul	x8, x9, x8
  42395c:	subs	x8, x8, #0x1
  423960:	cmp	x8, #0x0
  423964:	cset	w10, ge  // ge = tcont
  423968:	tbnz	w10, #0, 4239a8 <readlinkat@plt+0x20a78>
  42396c:	ldr	x8, [sp, #5152]
  423970:	ldr	x8, [x8, #8]
  423974:	mov	x9, xzr
  423978:	mul	x8, x9, x8
  42397c:	add	x8, x8, #0x0
  423980:	mul	x8, x9, x8
  423984:	add	x8, x8, #0x1
  423988:	lsl	x8, x8, #62
  42398c:	subs	x8, x8, #0x1
  423990:	mov	x9, #0x2                   	// #2
  423994:	mul	x8, x8, x9
  423998:	add	x8, x8, #0x1
  42399c:	mvn	x8, x8
  4239a0:	str	x8, [sp, #2512]
  4239a4:	b	4239c8 <readlinkat@plt+0x20a98>
  4239a8:	ldr	x8, [sp, #5152]
  4239ac:	ldr	x8, [x8, #8]
  4239b0:	mov	x9, xzr
  4239b4:	mul	x8, x9, x8
  4239b8:	add	x8, x8, #0x0
  4239bc:	mul	x8, x9, x8
  4239c0:	add	x8, x8, #0x0
  4239c4:	str	x8, [sp, #2512]
  4239c8:	ldr	x8, [sp, #2512]
  4239cc:	ldr	x9, [sp, #5152]
  4239d0:	ldr	x9, [x9, #8]
  4239d4:	add	x8, x8, x9
  4239d8:	mov	x9, xzr
  4239dc:	cmp	x9, x8
  4239e0:	cset	w10, lt  // lt = tstop
  4239e4:	tbnz	w10, #0, 423aa8 <readlinkat@plt+0x20b78>
  4239e8:	b	423a50 <readlinkat@plt+0x20b20>
  4239ec:	ldr	w8, [sp, #2996]
  4239f0:	tbnz	w8, #0, 4239f8 <readlinkat@plt+0x20ac8>
  4239f4:	b	423a04 <readlinkat@plt+0x20ad4>
  4239f8:	ldr	w8, [sp, #2992]
  4239fc:	tbnz	w8, #0, 423aa8 <readlinkat@plt+0x20b78>
  423a00:	b	423a50 <readlinkat@plt+0x20b20>
  423a04:	ldr	x8, [sp, #5152]
  423a08:	ldr	x8, [x8, #8]
  423a0c:	cmp	x8, #0x0
  423a10:	cset	w9, ge  // ge = tcont
  423a14:	tbnz	w9, #0, 423a38 <readlinkat@plt+0x20b08>
  423a18:	ldr	x8, [sp, #5152]
  423a1c:	ldr	x8, [x8, #8]
  423a20:	mov	x9, xzr
  423a24:	subs	x8, x9, x8
  423a28:	cmp	x8, #0x0
  423a2c:	cset	w10, le
  423a30:	tbnz	w10, #0, 423aa8 <readlinkat@plt+0x20b78>
  423a34:	b	423a50 <readlinkat@plt+0x20b20>
  423a38:	ldr	x8, [sp, #5152]
  423a3c:	ldr	x8, [x8, #8]
  423a40:	mov	x9, xzr
  423a44:	cmp	x9, x8
  423a48:	cset	w10, lt  // lt = tstop
  423a4c:	tbnz	w10, #0, 423aa8 <readlinkat@plt+0x20b78>
  423a50:	ldr	x8, [sp, #5152]
  423a54:	ldr	x8, [x8, #8]
  423a58:	mov	x9, xzr
  423a5c:	mneg	x8, x8, x9
  423a60:	subs	x8, x8, #0x1
  423a64:	cmp	x8, #0x0
  423a68:	cset	w10, ge  // ge = tcont
  423a6c:	tbnz	w10, #0, 423a8c <readlinkat@plt+0x20b5c>
  423a70:	ldr	x8, [sp, #5152]
  423a74:	ldr	x8, [x8, #8]
  423a78:	mov	x9, xzr
  423a7c:	subs	x8, x9, x8
  423a80:	mov	x9, #0xffffffff80000000    	// #-2147483648
  423a84:	cmp	x8, x9
  423a88:	b.lt	423aa8 <readlinkat@plt+0x20b78>  // b.tstop
  423a8c:	ldr	x8, [sp, #5152]
  423a90:	ldr	x8, [x8, #8]
  423a94:	mov	x9, xzr
  423a98:	subs	x8, x9, x8
  423a9c:	mov	x9, #0x7fffffff            	// #2147483647
  423aa0:	cmp	x9, x8
  423aa4:	b.ge	423ad4 <readlinkat@plt+0x20ba4>  // b.tcont
  423aa8:	ldr	x8, [sp, #5152]
  423aac:	ldr	x8, [x8, #8]
  423ab0:	mov	w9, wzr
  423ab4:	subs	w8, w9, w8
  423ab8:	mov	w0, w8
  423abc:	sxtw	x10, w0
  423ac0:	ldur	x11, [x29, #-8]
  423ac4:	str	x10, [x11, #40]
  423ac8:	ldr	w8, [sp, #2992]
  423acc:	tbnz	w8, #0, 4246f4 <readlinkat@plt+0x217c4>
  423ad0:	b	4246f8 <readlinkat@plt+0x217c8>
  423ad4:	ldr	x8, [sp, #5152]
  423ad8:	ldr	x8, [x8, #8]
  423adc:	mov	w9, wzr
  423ae0:	subs	w8, w9, w8
  423ae4:	mov	w0, w8
  423ae8:	sxtw	x10, w0
  423aec:	ldur	x11, [x29, #-8]
  423af0:	str	x10, [x11, #40]
  423af4:	ldr	w8, [sp, #2996]
  423af8:	tbnz	w8, #0, 4246f4 <readlinkat@plt+0x217c4>
  423afc:	b	4246f8 <readlinkat@plt+0x217c8>
  423b00:	ldr	w8, [sp, #2992]
  423b04:	tbnz	w8, #0, 423b0c <readlinkat@plt+0x20bdc>
  423b08:	b	424100 <readlinkat@plt+0x211d0>
  423b0c:	ldr	w8, [sp, #2996]
  423b10:	tbnz	w8, #0, 423b18 <readlinkat@plt+0x20be8>
  423b14:	b	423e0c <readlinkat@plt+0x20edc>
  423b18:	ldr	x8, [sp, #5152]
  423b1c:	ldr	x8, [x8, #8]
  423b20:	mov	x9, xzr
  423b24:	mul	x8, x9, x8
  423b28:	add	x8, x8, #0x0
  423b2c:	mul	x8, x9, x8
  423b30:	subs	x8, x8, #0x1
  423b34:	cmp	x8, #0x0
  423b38:	cset	w10, ge  // ge = tcont
  423b3c:	tbnz	w10, #0, 423b7c <readlinkat@plt+0x20c4c>
  423b40:	ldr	x8, [sp, #5152]
  423b44:	ldr	x8, [x8, #8]
  423b48:	mov	x9, xzr
  423b4c:	mul	x8, x9, x8
  423b50:	add	x8, x8, #0x0
  423b54:	mul	x8, x9, x8
  423b58:	add	x8, x8, #0x1
  423b5c:	lsl	x8, x8, #62
  423b60:	subs	x8, x8, #0x1
  423b64:	mov	x9, #0x2                   	// #2
  423b68:	mul	x8, x8, x9
  423b6c:	add	x8, x8, #0x1
  423b70:	mvn	x8, x8
  423b74:	str	x8, [sp, #2504]
  423b78:	b	423b9c <readlinkat@plt+0x20c6c>
  423b7c:	ldr	x8, [sp, #5152]
  423b80:	ldr	x8, [x8, #8]
  423b84:	mov	x9, xzr
  423b88:	mul	x8, x9, x8
  423b8c:	add	x8, x8, #0x0
  423b90:	mul	x8, x9, x8
  423b94:	add	x8, x8, #0x0
  423b98:	str	x8, [sp, #2504]
  423b9c:	ldr	x8, [sp, #2504]
  423ba0:	cmp	x8, #0x0
  423ba4:	cset	w9, ge  // ge = tcont
  423ba8:	tbnz	w9, #0, 423d08 <readlinkat@plt+0x20dd8>
  423bac:	ldr	x8, [sp, #5152]
  423bb0:	ldr	x8, [x8, #8]
  423bb4:	cmp	x8, #0x0
  423bb8:	cset	w9, ge  // ge = tcont
  423bbc:	tbnz	w9, #0, 423c60 <readlinkat@plt+0x20d30>
  423bc0:	ldr	x8, [sp, #5152]
  423bc4:	ldr	x8, [x8, #8]
  423bc8:	mov	x9, xzr
  423bcc:	mul	x8, x9, x8
  423bd0:	add	x8, x8, #0x0
  423bd4:	mul	x8, x9, x8
  423bd8:	subs	x8, x8, #0x1
  423bdc:	cmp	x8, #0x0
  423be0:	cset	w10, ge  // ge = tcont
  423be4:	tbnz	w10, #0, 423c20 <readlinkat@plt+0x20cf0>
  423be8:	ldr	x8, [sp, #5152]
  423bec:	ldr	x8, [x8, #8]
  423bf0:	mov	x9, xzr
  423bf4:	mul	x8, x9, x8
  423bf8:	add	x8, x8, #0x0
  423bfc:	mul	x8, x9, x8
  423c00:	add	x8, x8, #0x1
  423c04:	lsl	x8, x8, #62
  423c08:	subs	x8, x8, #0x1
  423c0c:	mov	x9, #0x2                   	// #2
  423c10:	mul	x8, x8, x9
  423c14:	add	x8, x8, #0x1
  423c18:	str	x8, [sp, #2496]
  423c1c:	b	423c40 <readlinkat@plt+0x20d10>
  423c20:	ldr	x8, [sp, #5152]
  423c24:	ldr	x8, [x8, #8]
  423c28:	mov	x9, xzr
  423c2c:	mul	x8, x9, x8
  423c30:	add	x8, x8, #0x0
  423c34:	mul	x8, x9, x8
  423c38:	subs	x8, x8, #0x1
  423c3c:	str	x8, [sp, #2496]
  423c40:	ldr	x8, [sp, #2496]
  423c44:	ldr	x9, [sp, #5152]
  423c48:	ldr	x9, [x9, #8]
  423c4c:	add	x8, x8, x9
  423c50:	cmp	x8, #0x0
  423c54:	cset	w10, lt  // lt = tstop
  423c58:	tbnz	w10, #0, 423dc4 <readlinkat@plt+0x20e94>
  423c5c:	b	423d6c <readlinkat@plt+0x20e3c>
  423c60:	ldr	x8, [sp, #5152]
  423c64:	ldr	x8, [x8, #8]
  423c68:	mov	x9, xzr
  423c6c:	mul	x8, x9, x8
  423c70:	add	x8, x8, #0x0
  423c74:	mul	x8, x9, x8
  423c78:	subs	x8, x8, #0x1
  423c7c:	cmp	x8, #0x0
  423c80:	cset	w10, ge  // ge = tcont
  423c84:	tbnz	w10, #0, 423cc4 <readlinkat@plt+0x20d94>
  423c88:	ldr	x8, [sp, #5152]
  423c8c:	ldr	x8, [x8, #8]
  423c90:	mov	x9, xzr
  423c94:	mul	x8, x9, x8
  423c98:	add	x8, x8, #0x0
  423c9c:	mul	x8, x9, x8
  423ca0:	add	x8, x8, #0x1
  423ca4:	lsl	x8, x8, #62
  423ca8:	subs	x8, x8, #0x1
  423cac:	mov	x9, #0x2                   	// #2
  423cb0:	mul	x8, x8, x9
  423cb4:	add	x8, x8, #0x1
  423cb8:	mvn	x8, x8
  423cbc:	str	x8, [sp, #2488]
  423cc0:	b	423ce4 <readlinkat@plt+0x20db4>
  423cc4:	ldr	x8, [sp, #5152]
  423cc8:	ldr	x8, [x8, #8]
  423ccc:	mov	x9, xzr
  423cd0:	mul	x8, x9, x8
  423cd4:	add	x8, x8, #0x0
  423cd8:	mul	x8, x9, x8
  423cdc:	add	x8, x8, #0x0
  423ce0:	str	x8, [sp, #2488]
  423ce4:	ldr	x8, [sp, #2488]
  423ce8:	ldr	x9, [sp, #5152]
  423cec:	ldr	x9, [x9, #8]
  423cf0:	add	x8, x8, x9
  423cf4:	mov	x9, xzr
  423cf8:	cmp	x9, x8
  423cfc:	cset	w10, lt  // lt = tstop
  423d00:	tbnz	w10, #0, 423dc4 <readlinkat@plt+0x20e94>
  423d04:	b	423d6c <readlinkat@plt+0x20e3c>
  423d08:	ldr	w8, [sp, #2996]
  423d0c:	tbnz	w8, #0, 423d14 <readlinkat@plt+0x20de4>
  423d10:	b	423d20 <readlinkat@plt+0x20df0>
  423d14:	ldr	w8, [sp, #2992]
  423d18:	tbnz	w8, #0, 423dc4 <readlinkat@plt+0x20e94>
  423d1c:	b	423d6c <readlinkat@plt+0x20e3c>
  423d20:	ldr	x8, [sp, #5152]
  423d24:	ldr	x8, [x8, #8]
  423d28:	cmp	x8, #0x0
  423d2c:	cset	w9, ge  // ge = tcont
  423d30:	tbnz	w9, #0, 423d54 <readlinkat@plt+0x20e24>
  423d34:	ldr	x8, [sp, #5152]
  423d38:	ldr	x8, [x8, #8]
  423d3c:	mov	x9, xzr
  423d40:	subs	x8, x9, x8
  423d44:	cmp	x8, #0x0
  423d48:	cset	w10, le
  423d4c:	tbnz	w10, #0, 423dc4 <readlinkat@plt+0x20e94>
  423d50:	b	423d6c <readlinkat@plt+0x20e3c>
  423d54:	ldr	x8, [sp, #5152]
  423d58:	ldr	x8, [x8, #8]
  423d5c:	mov	x9, xzr
  423d60:	cmp	x9, x8
  423d64:	cset	w10, lt  // lt = tstop
  423d68:	tbnz	w10, #0, 423dc4 <readlinkat@plt+0x20e94>
  423d6c:	ldr	x8, [sp, #5152]
  423d70:	ldr	x8, [x8, #8]
  423d74:	mov	x9, xzr
  423d78:	mneg	x8, x8, x9
  423d7c:	subs	x8, x8, #0x1
  423d80:	cmp	x8, #0x0
  423d84:	cset	w10, ge  // ge = tcont
  423d88:	tbnz	w10, #0, 423da8 <readlinkat@plt+0x20e78>
  423d8c:	ldr	x8, [sp, #5152]
  423d90:	ldr	x8, [x8, #8]
  423d94:	mov	x9, xzr
  423d98:	subs	x8, x9, x8
  423d9c:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  423da0:	cmp	x8, x9
  423da4:	b.lt	423dc4 <readlinkat@plt+0x20e94>  // b.tstop
  423da8:	ldr	x8, [sp, #5152]
  423dac:	ldr	x8, [x8, #8]
  423db0:	mov	x9, xzr
  423db4:	subs	x8, x9, x8
  423db8:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  423dbc:	cmp	x9, x8
  423dc0:	b.ge	423de8 <readlinkat@plt+0x20eb8>  // b.tcont
  423dc4:	ldr	x8, [sp, #5152]
  423dc8:	ldr	x8, [x8, #8]
  423dcc:	mov	x9, xzr
  423dd0:	subs	x8, x9, x8
  423dd4:	ldur	x9, [x29, #-8]
  423dd8:	str	x8, [x9, #40]
  423ddc:	ldr	w10, [sp, #2992]
  423de0:	tbnz	w10, #0, 4246f4 <readlinkat@plt+0x217c4>
  423de4:	b	4246f8 <readlinkat@plt+0x217c8>
  423de8:	ldr	x8, [sp, #5152]
  423dec:	ldr	x8, [x8, #8]
  423df0:	mov	x9, xzr
  423df4:	subs	x8, x9, x8
  423df8:	ldur	x9, [x29, #-8]
  423dfc:	str	x8, [x9, #40]
  423e00:	ldr	w10, [sp, #2996]
  423e04:	tbnz	w10, #0, 4246f4 <readlinkat@plt+0x217c4>
  423e08:	b	4246f8 <readlinkat@plt+0x217c8>
  423e0c:	ldr	x8, [sp, #5152]
  423e10:	ldr	x8, [x8, #8]
  423e14:	mov	x9, xzr
  423e18:	mul	x8, x9, x8
  423e1c:	add	x8, x8, #0x0
  423e20:	mul	x8, x9, x8
  423e24:	subs	x8, x8, #0x1
  423e28:	cmp	x8, #0x0
  423e2c:	cset	w10, ge  // ge = tcont
  423e30:	tbnz	w10, #0, 423e70 <readlinkat@plt+0x20f40>
  423e34:	ldr	x8, [sp, #5152]
  423e38:	ldr	x8, [x8, #8]
  423e3c:	mov	x9, xzr
  423e40:	mul	x8, x9, x8
  423e44:	add	x8, x8, #0x0
  423e48:	mul	x8, x9, x8
  423e4c:	add	x8, x8, #0x1
  423e50:	lsl	x8, x8, #62
  423e54:	subs	x8, x8, #0x1
  423e58:	mov	x9, #0x2                   	// #2
  423e5c:	mul	x8, x8, x9
  423e60:	add	x8, x8, #0x1
  423e64:	mvn	x8, x8
  423e68:	str	x8, [sp, #2480]
  423e6c:	b	423e90 <readlinkat@plt+0x20f60>
  423e70:	ldr	x8, [sp, #5152]
  423e74:	ldr	x8, [x8, #8]
  423e78:	mov	x9, xzr
  423e7c:	mul	x8, x9, x8
  423e80:	add	x8, x8, #0x0
  423e84:	mul	x8, x9, x8
  423e88:	add	x8, x8, #0x0
  423e8c:	str	x8, [sp, #2480]
  423e90:	ldr	x8, [sp, #2480]
  423e94:	cmp	x8, #0x0
  423e98:	cset	w9, ge  // ge = tcont
  423e9c:	tbnz	w9, #0, 423ffc <readlinkat@plt+0x210cc>
  423ea0:	ldr	x8, [sp, #5152]
  423ea4:	ldr	x8, [x8, #8]
  423ea8:	cmp	x8, #0x0
  423eac:	cset	w9, ge  // ge = tcont
  423eb0:	tbnz	w9, #0, 423f54 <readlinkat@plt+0x21024>
  423eb4:	ldr	x8, [sp, #5152]
  423eb8:	ldr	x8, [x8, #8]
  423ebc:	mov	x9, xzr
  423ec0:	mul	x8, x9, x8
  423ec4:	add	x8, x8, #0x0
  423ec8:	mul	x8, x9, x8
  423ecc:	subs	x8, x8, #0x1
  423ed0:	cmp	x8, #0x0
  423ed4:	cset	w10, ge  // ge = tcont
  423ed8:	tbnz	w10, #0, 423f14 <readlinkat@plt+0x20fe4>
  423edc:	ldr	x8, [sp, #5152]
  423ee0:	ldr	x8, [x8, #8]
  423ee4:	mov	x9, xzr
  423ee8:	mul	x8, x9, x8
  423eec:	add	x8, x8, #0x0
  423ef0:	mul	x8, x9, x8
  423ef4:	add	x8, x8, #0x1
  423ef8:	lsl	x8, x8, #62
  423efc:	subs	x8, x8, #0x1
  423f00:	mov	x9, #0x2                   	// #2
  423f04:	mul	x8, x8, x9
  423f08:	add	x8, x8, #0x1
  423f0c:	str	x8, [sp, #2472]
  423f10:	b	423f34 <readlinkat@plt+0x21004>
  423f14:	ldr	x8, [sp, #5152]
  423f18:	ldr	x8, [x8, #8]
  423f1c:	mov	x9, xzr
  423f20:	mul	x8, x9, x8
  423f24:	add	x8, x8, #0x0
  423f28:	mul	x8, x9, x8
  423f2c:	subs	x8, x8, #0x1
  423f30:	str	x8, [sp, #2472]
  423f34:	ldr	x8, [sp, #2472]
  423f38:	ldr	x9, [sp, #5152]
  423f3c:	ldr	x9, [x9, #8]
  423f40:	add	x8, x8, x9
  423f44:	cmp	x8, #0x0
  423f48:	cset	w10, lt  // lt = tstop
  423f4c:	tbnz	w10, #0, 4240b8 <readlinkat@plt+0x21188>
  423f50:	b	424060 <readlinkat@plt+0x21130>
  423f54:	ldr	x8, [sp, #5152]
  423f58:	ldr	x8, [x8, #8]
  423f5c:	mov	x9, xzr
  423f60:	mul	x8, x9, x8
  423f64:	add	x8, x8, #0x0
  423f68:	mul	x8, x9, x8
  423f6c:	subs	x8, x8, #0x1
  423f70:	cmp	x8, #0x0
  423f74:	cset	w10, ge  // ge = tcont
  423f78:	tbnz	w10, #0, 423fb8 <readlinkat@plt+0x21088>
  423f7c:	ldr	x8, [sp, #5152]
  423f80:	ldr	x8, [x8, #8]
  423f84:	mov	x9, xzr
  423f88:	mul	x8, x9, x8
  423f8c:	add	x8, x8, #0x0
  423f90:	mul	x8, x9, x8
  423f94:	add	x8, x8, #0x1
  423f98:	lsl	x8, x8, #62
  423f9c:	subs	x8, x8, #0x1
  423fa0:	mov	x9, #0x2                   	// #2
  423fa4:	mul	x8, x8, x9
  423fa8:	add	x8, x8, #0x1
  423fac:	mvn	x8, x8
  423fb0:	str	x8, [sp, #2464]
  423fb4:	b	423fd8 <readlinkat@plt+0x210a8>
  423fb8:	ldr	x8, [sp, #5152]
  423fbc:	ldr	x8, [x8, #8]
  423fc0:	mov	x9, xzr
  423fc4:	mul	x8, x9, x8
  423fc8:	add	x8, x8, #0x0
  423fcc:	mul	x8, x9, x8
  423fd0:	add	x8, x8, #0x0
  423fd4:	str	x8, [sp, #2464]
  423fd8:	ldr	x8, [sp, #2464]
  423fdc:	ldr	x9, [sp, #5152]
  423fe0:	ldr	x9, [x9, #8]
  423fe4:	add	x8, x8, x9
  423fe8:	mov	x9, xzr
  423fec:	cmp	x9, x8
  423ff0:	cset	w10, lt  // lt = tstop
  423ff4:	tbnz	w10, #0, 4240b8 <readlinkat@plt+0x21188>
  423ff8:	b	424060 <readlinkat@plt+0x21130>
  423ffc:	ldr	w8, [sp, #2996]
  424000:	tbnz	w8, #0, 424008 <readlinkat@plt+0x210d8>
  424004:	b	424014 <readlinkat@plt+0x210e4>
  424008:	ldr	w8, [sp, #2992]
  42400c:	tbnz	w8, #0, 4240b8 <readlinkat@plt+0x21188>
  424010:	b	424060 <readlinkat@plt+0x21130>
  424014:	ldr	x8, [sp, #5152]
  424018:	ldr	x8, [x8, #8]
  42401c:	cmp	x8, #0x0
  424020:	cset	w9, ge  // ge = tcont
  424024:	tbnz	w9, #0, 424048 <readlinkat@plt+0x21118>
  424028:	ldr	x8, [sp, #5152]
  42402c:	ldr	x8, [x8, #8]
  424030:	mov	x9, xzr
  424034:	subs	x8, x9, x8
  424038:	cmp	x8, #0x0
  42403c:	cset	w10, le
  424040:	tbnz	w10, #0, 4240b8 <readlinkat@plt+0x21188>
  424044:	b	424060 <readlinkat@plt+0x21130>
  424048:	ldr	x8, [sp, #5152]
  42404c:	ldr	x8, [x8, #8]
  424050:	mov	x9, xzr
  424054:	cmp	x9, x8
  424058:	cset	w10, lt  // lt = tstop
  42405c:	tbnz	w10, #0, 4240b8 <readlinkat@plt+0x21188>
  424060:	ldr	x8, [sp, #5152]
  424064:	ldr	x8, [x8, #8]
  424068:	mov	x9, xzr
  42406c:	mneg	x8, x8, x9
  424070:	subs	x8, x8, #0x1
  424074:	cmp	x8, #0x0
  424078:	cset	w10, ge  // ge = tcont
  42407c:	tbnz	w10, #0, 42409c <readlinkat@plt+0x2116c>
  424080:	ldr	x8, [sp, #5152]
  424084:	ldr	x8, [x8, #8]
  424088:	mov	x9, xzr
  42408c:	subs	x8, x9, x8
  424090:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  424094:	cmp	x8, x9
  424098:	b.lt	4240b8 <readlinkat@plt+0x21188>  // b.tstop
  42409c:	ldr	x8, [sp, #5152]
  4240a0:	ldr	x8, [x8, #8]
  4240a4:	mov	x9, xzr
  4240a8:	subs	x8, x9, x8
  4240ac:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  4240b0:	cmp	x9, x8
  4240b4:	b.ge	4240dc <readlinkat@plt+0x211ac>  // b.tcont
  4240b8:	ldr	x8, [sp, #5152]
  4240bc:	ldr	x8, [x8, #8]
  4240c0:	mov	x9, xzr
  4240c4:	subs	x8, x9, x8
  4240c8:	ldur	x9, [x29, #-8]
  4240cc:	str	x8, [x9, #40]
  4240d0:	ldr	w10, [sp, #2992]
  4240d4:	tbnz	w10, #0, 4246f4 <readlinkat@plt+0x217c4>
  4240d8:	b	4246f8 <readlinkat@plt+0x217c8>
  4240dc:	ldr	x8, [sp, #5152]
  4240e0:	ldr	x8, [x8, #8]
  4240e4:	mov	x9, xzr
  4240e8:	subs	x8, x9, x8
  4240ec:	ldur	x9, [x29, #-8]
  4240f0:	str	x8, [x9, #40]
  4240f4:	ldr	w10, [sp, #2996]
  4240f8:	tbnz	w10, #0, 4246f4 <readlinkat@plt+0x217c4>
  4240fc:	b	4246f8 <readlinkat@plt+0x217c8>
  424100:	ldr	w8, [sp, #2996]
  424104:	tbnz	w8, #0, 42410c <readlinkat@plt+0x211dc>
  424108:	b	424400 <readlinkat@plt+0x214d0>
  42410c:	ldr	x8, [sp, #5152]
  424110:	ldr	x8, [x8, #8]
  424114:	mov	x9, xzr
  424118:	mul	x8, x9, x8
  42411c:	add	x8, x8, #0x0
  424120:	mul	x8, x9, x8
  424124:	subs	x8, x8, #0x1
  424128:	cmp	x8, #0x0
  42412c:	cset	w10, ge  // ge = tcont
  424130:	tbnz	w10, #0, 424170 <readlinkat@plt+0x21240>
  424134:	ldr	x8, [sp, #5152]
  424138:	ldr	x8, [x8, #8]
  42413c:	mov	x9, xzr
  424140:	mul	x8, x9, x8
  424144:	add	x8, x8, #0x0
  424148:	mul	x8, x9, x8
  42414c:	add	x8, x8, #0x1
  424150:	lsl	x8, x8, #62
  424154:	subs	x8, x8, #0x1
  424158:	mov	x9, #0x2                   	// #2
  42415c:	mul	x8, x8, x9
  424160:	add	x8, x8, #0x1
  424164:	mvn	x8, x8
  424168:	str	x8, [sp, #2456]
  42416c:	b	424190 <readlinkat@plt+0x21260>
  424170:	ldr	x8, [sp, #5152]
  424174:	ldr	x8, [x8, #8]
  424178:	mov	x9, xzr
  42417c:	mul	x8, x9, x8
  424180:	add	x8, x8, #0x0
  424184:	mul	x8, x9, x8
  424188:	add	x8, x8, #0x0
  42418c:	str	x8, [sp, #2456]
  424190:	ldr	x8, [sp, #2456]
  424194:	cmp	x8, #0x0
  424198:	cset	w9, ge  // ge = tcont
  42419c:	tbnz	w9, #0, 4242fc <readlinkat@plt+0x213cc>
  4241a0:	ldr	x8, [sp, #5152]
  4241a4:	ldr	x8, [x8, #8]
  4241a8:	cmp	x8, #0x0
  4241ac:	cset	w9, ge  // ge = tcont
  4241b0:	tbnz	w9, #0, 424254 <readlinkat@plt+0x21324>
  4241b4:	ldr	x8, [sp, #5152]
  4241b8:	ldr	x8, [x8, #8]
  4241bc:	mov	x9, xzr
  4241c0:	mul	x8, x9, x8
  4241c4:	add	x8, x8, #0x0
  4241c8:	mul	x8, x9, x8
  4241cc:	subs	x8, x8, #0x1
  4241d0:	cmp	x8, #0x0
  4241d4:	cset	w10, ge  // ge = tcont
  4241d8:	tbnz	w10, #0, 424214 <readlinkat@plt+0x212e4>
  4241dc:	ldr	x8, [sp, #5152]
  4241e0:	ldr	x8, [x8, #8]
  4241e4:	mov	x9, xzr
  4241e8:	mul	x8, x9, x8
  4241ec:	add	x8, x8, #0x0
  4241f0:	mul	x8, x9, x8
  4241f4:	add	x8, x8, #0x1
  4241f8:	lsl	x8, x8, #62
  4241fc:	subs	x8, x8, #0x1
  424200:	mov	x9, #0x2                   	// #2
  424204:	mul	x8, x8, x9
  424208:	add	x8, x8, #0x1
  42420c:	str	x8, [sp, #2448]
  424210:	b	424234 <readlinkat@plt+0x21304>
  424214:	ldr	x8, [sp, #5152]
  424218:	ldr	x8, [x8, #8]
  42421c:	mov	x9, xzr
  424220:	mul	x8, x9, x8
  424224:	add	x8, x8, #0x0
  424228:	mul	x8, x9, x8
  42422c:	subs	x8, x8, #0x1
  424230:	str	x8, [sp, #2448]
  424234:	ldr	x8, [sp, #2448]
  424238:	ldr	x9, [sp, #5152]
  42423c:	ldr	x9, [x9, #8]
  424240:	add	x8, x8, x9
  424244:	cmp	x8, #0x0
  424248:	cset	w10, lt  // lt = tstop
  42424c:	tbnz	w10, #0, 4243b8 <readlinkat@plt+0x21488>
  424250:	b	424360 <readlinkat@plt+0x21430>
  424254:	ldr	x8, [sp, #5152]
  424258:	ldr	x8, [x8, #8]
  42425c:	mov	x9, xzr
  424260:	mul	x8, x9, x8
  424264:	add	x8, x8, #0x0
  424268:	mul	x8, x9, x8
  42426c:	subs	x8, x8, #0x1
  424270:	cmp	x8, #0x0
  424274:	cset	w10, ge  // ge = tcont
  424278:	tbnz	w10, #0, 4242b8 <readlinkat@plt+0x21388>
  42427c:	ldr	x8, [sp, #5152]
  424280:	ldr	x8, [x8, #8]
  424284:	mov	x9, xzr
  424288:	mul	x8, x9, x8
  42428c:	add	x8, x8, #0x0
  424290:	mul	x8, x9, x8
  424294:	add	x8, x8, #0x1
  424298:	lsl	x8, x8, #62
  42429c:	subs	x8, x8, #0x1
  4242a0:	mov	x9, #0x2                   	// #2
  4242a4:	mul	x8, x8, x9
  4242a8:	add	x8, x8, #0x1
  4242ac:	mvn	x8, x8
  4242b0:	str	x8, [sp, #2440]
  4242b4:	b	4242d8 <readlinkat@plt+0x213a8>
  4242b8:	ldr	x8, [sp, #5152]
  4242bc:	ldr	x8, [x8, #8]
  4242c0:	mov	x9, xzr
  4242c4:	mul	x8, x9, x8
  4242c8:	add	x8, x8, #0x0
  4242cc:	mul	x8, x9, x8
  4242d0:	add	x8, x8, #0x0
  4242d4:	str	x8, [sp, #2440]
  4242d8:	ldr	x8, [sp, #2440]
  4242dc:	ldr	x9, [sp, #5152]
  4242e0:	ldr	x9, [x9, #8]
  4242e4:	add	x8, x8, x9
  4242e8:	mov	x9, xzr
  4242ec:	cmp	x9, x8
  4242f0:	cset	w10, lt  // lt = tstop
  4242f4:	tbnz	w10, #0, 4243b8 <readlinkat@plt+0x21488>
  4242f8:	b	424360 <readlinkat@plt+0x21430>
  4242fc:	ldr	w8, [sp, #2996]
  424300:	tbnz	w8, #0, 424308 <readlinkat@plt+0x213d8>
  424304:	b	424314 <readlinkat@plt+0x213e4>
  424308:	ldr	w8, [sp, #2992]
  42430c:	tbnz	w8, #0, 4243b8 <readlinkat@plt+0x21488>
  424310:	b	424360 <readlinkat@plt+0x21430>
  424314:	ldr	x8, [sp, #5152]
  424318:	ldr	x8, [x8, #8]
  42431c:	cmp	x8, #0x0
  424320:	cset	w9, ge  // ge = tcont
  424324:	tbnz	w9, #0, 424348 <readlinkat@plt+0x21418>
  424328:	ldr	x8, [sp, #5152]
  42432c:	ldr	x8, [x8, #8]
  424330:	mov	x9, xzr
  424334:	subs	x8, x9, x8
  424338:	cmp	x8, #0x0
  42433c:	cset	w10, le
  424340:	tbnz	w10, #0, 4243b8 <readlinkat@plt+0x21488>
  424344:	b	424360 <readlinkat@plt+0x21430>
  424348:	ldr	x8, [sp, #5152]
  42434c:	ldr	x8, [x8, #8]
  424350:	mov	x9, xzr
  424354:	cmp	x9, x8
  424358:	cset	w10, lt  // lt = tstop
  42435c:	tbnz	w10, #0, 4243b8 <readlinkat@plt+0x21488>
  424360:	ldr	x8, [sp, #5152]
  424364:	ldr	x8, [x8, #8]
  424368:	mov	x9, xzr
  42436c:	mneg	x8, x8, x9
  424370:	subs	x8, x8, #0x1
  424374:	cmp	x8, #0x0
  424378:	cset	w10, ge  // ge = tcont
  42437c:	tbnz	w10, #0, 42439c <readlinkat@plt+0x2146c>
  424380:	ldr	x8, [sp, #5152]
  424384:	ldr	x8, [x8, #8]
  424388:	mov	x9, xzr
  42438c:	subs	x8, x9, x8
  424390:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  424394:	cmp	x8, x9
  424398:	b.lt	4243b8 <readlinkat@plt+0x21488>  // b.tstop
  42439c:	ldr	x8, [sp, #5152]
  4243a0:	ldr	x8, [x8, #8]
  4243a4:	mov	x9, xzr
  4243a8:	subs	x8, x9, x8
  4243ac:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  4243b0:	cmp	x9, x8
  4243b4:	b.ge	4243dc <readlinkat@plt+0x214ac>  // b.tcont
  4243b8:	ldr	x8, [sp, #5152]
  4243bc:	ldr	x8, [x8, #8]
  4243c0:	mov	x9, xzr
  4243c4:	subs	x8, x9, x8
  4243c8:	ldur	x9, [x29, #-8]
  4243cc:	str	x8, [x9, #40]
  4243d0:	ldr	w10, [sp, #2992]
  4243d4:	tbnz	w10, #0, 4246f4 <readlinkat@plt+0x217c4>
  4243d8:	b	4246f8 <readlinkat@plt+0x217c8>
  4243dc:	ldr	x8, [sp, #5152]
  4243e0:	ldr	x8, [x8, #8]
  4243e4:	mov	x9, xzr
  4243e8:	subs	x8, x9, x8
  4243ec:	ldur	x9, [x29, #-8]
  4243f0:	str	x8, [x9, #40]
  4243f4:	ldr	w10, [sp, #2996]
  4243f8:	tbnz	w10, #0, 4246f4 <readlinkat@plt+0x217c4>
  4243fc:	b	4246f8 <readlinkat@plt+0x217c8>
  424400:	ldr	x8, [sp, #5152]
  424404:	ldr	x8, [x8, #8]
  424408:	mov	x9, xzr
  42440c:	mul	x8, x9, x8
  424410:	add	x8, x8, #0x0
  424414:	mul	x8, x9, x8
  424418:	subs	x8, x8, #0x1
  42441c:	cmp	x8, #0x0
  424420:	cset	w10, ge  // ge = tcont
  424424:	tbnz	w10, #0, 424464 <readlinkat@plt+0x21534>
  424428:	ldr	x8, [sp, #5152]
  42442c:	ldr	x8, [x8, #8]
  424430:	mov	x9, xzr
  424434:	mul	x8, x9, x8
  424438:	add	x8, x8, #0x0
  42443c:	mul	x8, x9, x8
  424440:	add	x8, x8, #0x1
  424444:	lsl	x8, x8, #62
  424448:	subs	x8, x8, #0x1
  42444c:	mov	x9, #0x2                   	// #2
  424450:	mul	x8, x8, x9
  424454:	add	x8, x8, #0x1
  424458:	mvn	x8, x8
  42445c:	str	x8, [sp, #2432]
  424460:	b	424484 <readlinkat@plt+0x21554>
  424464:	ldr	x8, [sp, #5152]
  424468:	ldr	x8, [x8, #8]
  42446c:	mov	x9, xzr
  424470:	mul	x8, x9, x8
  424474:	add	x8, x8, #0x0
  424478:	mul	x8, x9, x8
  42447c:	add	x8, x8, #0x0
  424480:	str	x8, [sp, #2432]
  424484:	ldr	x8, [sp, #2432]
  424488:	cmp	x8, #0x0
  42448c:	cset	w9, ge  // ge = tcont
  424490:	tbnz	w9, #0, 4245f0 <readlinkat@plt+0x216c0>
  424494:	ldr	x8, [sp, #5152]
  424498:	ldr	x8, [x8, #8]
  42449c:	cmp	x8, #0x0
  4244a0:	cset	w9, ge  // ge = tcont
  4244a4:	tbnz	w9, #0, 424548 <readlinkat@plt+0x21618>
  4244a8:	ldr	x8, [sp, #5152]
  4244ac:	ldr	x8, [x8, #8]
  4244b0:	mov	x9, xzr
  4244b4:	mul	x8, x9, x8
  4244b8:	add	x8, x8, #0x0
  4244bc:	mul	x8, x9, x8
  4244c0:	subs	x8, x8, #0x1
  4244c4:	cmp	x8, #0x0
  4244c8:	cset	w10, ge  // ge = tcont
  4244cc:	tbnz	w10, #0, 424508 <readlinkat@plt+0x215d8>
  4244d0:	ldr	x8, [sp, #5152]
  4244d4:	ldr	x8, [x8, #8]
  4244d8:	mov	x9, xzr
  4244dc:	mul	x8, x9, x8
  4244e0:	add	x8, x8, #0x0
  4244e4:	mul	x8, x9, x8
  4244e8:	add	x8, x8, #0x1
  4244ec:	lsl	x8, x8, #62
  4244f0:	subs	x8, x8, #0x1
  4244f4:	mov	x9, #0x2                   	// #2
  4244f8:	mul	x8, x8, x9
  4244fc:	add	x8, x8, #0x1
  424500:	str	x8, [sp, #2424]
  424504:	b	424528 <readlinkat@plt+0x215f8>
  424508:	ldr	x8, [sp, #5152]
  42450c:	ldr	x8, [x8, #8]
  424510:	mov	x9, xzr
  424514:	mul	x8, x9, x8
  424518:	add	x8, x8, #0x0
  42451c:	mul	x8, x9, x8
  424520:	subs	x8, x8, #0x1
  424524:	str	x8, [sp, #2424]
  424528:	ldr	x8, [sp, #2424]
  42452c:	ldr	x9, [sp, #5152]
  424530:	ldr	x9, [x9, #8]
  424534:	add	x8, x8, x9
  424538:	cmp	x8, #0x0
  42453c:	cset	w10, lt  // lt = tstop
  424540:	tbnz	w10, #0, 4246ac <readlinkat@plt+0x2177c>
  424544:	b	424654 <readlinkat@plt+0x21724>
  424548:	ldr	x8, [sp, #5152]
  42454c:	ldr	x8, [x8, #8]
  424550:	mov	x9, xzr
  424554:	mul	x8, x9, x8
  424558:	add	x8, x8, #0x0
  42455c:	mul	x8, x9, x8
  424560:	subs	x8, x8, #0x1
  424564:	cmp	x8, #0x0
  424568:	cset	w10, ge  // ge = tcont
  42456c:	tbnz	w10, #0, 4245ac <readlinkat@plt+0x2167c>
  424570:	ldr	x8, [sp, #5152]
  424574:	ldr	x8, [x8, #8]
  424578:	mov	x9, xzr
  42457c:	mul	x8, x9, x8
  424580:	add	x8, x8, #0x0
  424584:	mul	x8, x9, x8
  424588:	add	x8, x8, #0x1
  42458c:	lsl	x8, x8, #62
  424590:	subs	x8, x8, #0x1
  424594:	mov	x9, #0x2                   	// #2
  424598:	mul	x8, x8, x9
  42459c:	add	x8, x8, #0x1
  4245a0:	mvn	x8, x8
  4245a4:	str	x8, [sp, #2416]
  4245a8:	b	4245cc <readlinkat@plt+0x2169c>
  4245ac:	ldr	x8, [sp, #5152]
  4245b0:	ldr	x8, [x8, #8]
  4245b4:	mov	x9, xzr
  4245b8:	mul	x8, x9, x8
  4245bc:	add	x8, x8, #0x0
  4245c0:	mul	x8, x9, x8
  4245c4:	add	x8, x8, #0x0
  4245c8:	str	x8, [sp, #2416]
  4245cc:	ldr	x8, [sp, #2416]
  4245d0:	ldr	x9, [sp, #5152]
  4245d4:	ldr	x9, [x9, #8]
  4245d8:	add	x8, x8, x9
  4245dc:	mov	x9, xzr
  4245e0:	cmp	x9, x8
  4245e4:	cset	w10, lt  // lt = tstop
  4245e8:	tbnz	w10, #0, 4246ac <readlinkat@plt+0x2177c>
  4245ec:	b	424654 <readlinkat@plt+0x21724>
  4245f0:	ldr	w8, [sp, #2996]
  4245f4:	tbnz	w8, #0, 4245fc <readlinkat@plt+0x216cc>
  4245f8:	b	424608 <readlinkat@plt+0x216d8>
  4245fc:	ldr	w8, [sp, #2992]
  424600:	tbnz	w8, #0, 4246ac <readlinkat@plt+0x2177c>
  424604:	b	424654 <readlinkat@plt+0x21724>
  424608:	ldr	x8, [sp, #5152]
  42460c:	ldr	x8, [x8, #8]
  424610:	cmp	x8, #0x0
  424614:	cset	w9, ge  // ge = tcont
  424618:	tbnz	w9, #0, 42463c <readlinkat@plt+0x2170c>
  42461c:	ldr	x8, [sp, #5152]
  424620:	ldr	x8, [x8, #8]
  424624:	mov	x9, xzr
  424628:	subs	x8, x9, x8
  42462c:	cmp	x8, #0x0
  424630:	cset	w10, le
  424634:	tbnz	w10, #0, 4246ac <readlinkat@plt+0x2177c>
  424638:	b	424654 <readlinkat@plt+0x21724>
  42463c:	ldr	x8, [sp, #5152]
  424640:	ldr	x8, [x8, #8]
  424644:	mov	x9, xzr
  424648:	cmp	x9, x8
  42464c:	cset	w10, lt  // lt = tstop
  424650:	tbnz	w10, #0, 4246ac <readlinkat@plt+0x2177c>
  424654:	ldr	x8, [sp, #5152]
  424658:	ldr	x8, [x8, #8]
  42465c:	mov	x9, xzr
  424660:	mneg	x8, x8, x9
  424664:	subs	x8, x8, #0x1
  424668:	cmp	x8, #0x0
  42466c:	cset	w10, ge  // ge = tcont
  424670:	tbnz	w10, #0, 424690 <readlinkat@plt+0x21760>
  424674:	ldr	x8, [sp, #5152]
  424678:	ldr	x8, [x8, #8]
  42467c:	mov	x9, xzr
  424680:	subs	x8, x9, x8
  424684:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  424688:	cmp	x8, x9
  42468c:	b.lt	4246ac <readlinkat@plt+0x2177c>  // b.tstop
  424690:	ldr	x8, [sp, #5152]
  424694:	ldr	x8, [x8, #8]
  424698:	mov	x9, xzr
  42469c:	subs	x8, x9, x8
  4246a0:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  4246a4:	cmp	x9, x8
  4246a8:	b.ge	4246d0 <readlinkat@plt+0x217a0>  // b.tcont
  4246ac:	ldr	x8, [sp, #5152]
  4246b0:	ldr	x8, [x8, #8]
  4246b4:	mov	x9, xzr
  4246b8:	subs	x8, x9, x8
  4246bc:	ldur	x9, [x29, #-8]
  4246c0:	str	x8, [x9, #40]
  4246c4:	ldr	w10, [sp, #2992]
  4246c8:	tbnz	w10, #0, 4246f4 <readlinkat@plt+0x217c4>
  4246cc:	b	4246f8 <readlinkat@plt+0x217c8>
  4246d0:	ldr	x8, [sp, #5152]
  4246d4:	ldr	x8, [x8, #8]
  4246d8:	mov	x9, xzr
  4246dc:	subs	x8, x9, x8
  4246e0:	ldur	x9, [x29, #-8]
  4246e4:	str	x8, [x9, #40]
  4246e8:	ldr	w10, [sp, #2996]
  4246ec:	tbnz	w10, #0, 4246f4 <readlinkat@plt+0x217c4>
  4246f0:	b	4246f8 <readlinkat@plt+0x217c8>
  4246f4:	b	437aac <readlinkat@plt+0x34b7c>
  4246f8:	ldr	x8, [sp, #5152]
  4246fc:	ldr	x8, [x8, #16]
  424700:	ldur	x9, [x29, #-8]
  424704:	str	x8, [x9, #48]
  424708:	b	4377bc <readlinkat@plt+0x3488c>
  42470c:	ldr	x8, [sp, #5152]
  424710:	ldur	x8, [x8, #-112]
  424714:	ldur	x9, [x29, #-8]
  424718:	str	x8, [x9, #56]
  42471c:	ldr	w10, [sp, #2996]
  424720:	tbnz	w10, #0, 424728 <readlinkat@plt+0x217f8>
  424724:	b	424dd0 <readlinkat@plt+0x21ea0>
  424728:	ldr	w8, [sp, #2996]
  42472c:	tbnz	w8, #0, 424734 <readlinkat@plt+0x21804>
  424730:	b	424ac4 <readlinkat@plt+0x21b94>
  424734:	ldr	x8, [sp, #5152]
  424738:	ldur	x8, [x8, #-48]
  42473c:	lsl	w8, w8, #24
  424740:	asr	w8, w8, #24
  424744:	mov	w9, wzr
  424748:	mul	w8, w9, w8
  42474c:	add	w8, w8, #0x0
  424750:	mul	w8, w9, w8
  424754:	subs	w8, w8, #0x1
  424758:	cmp	w8, #0x0
  42475c:	cset	w8, ge  // ge = tcont
  424760:	tbnz	w8, #0, 4247a8 <readlinkat@plt+0x21878>
  424764:	ldr	x8, [sp, #5152]
  424768:	ldur	x8, [x8, #-48]
  42476c:	lsl	w8, w8, #24
  424770:	asr	w8, w8, #24
  424774:	mov	w9, wzr
  424778:	mul	w8, w9, w8
  42477c:	add	w8, w8, #0x0
  424780:	mul	w8, w9, w8
  424784:	add	w8, w8, #0x1
  424788:	lsl	w8, w8, #30
  42478c:	subs	w8, w8, #0x1
  424790:	mov	w9, #0x2                   	// #2
  424794:	mul	w8, w8, w9
  424798:	add	w8, w8, #0x1
  42479c:	mvn	w8, w8
  4247a0:	str	w8, [sp, #2412]
  4247a4:	b	4247d0 <readlinkat@plt+0x218a0>
  4247a8:	ldr	x8, [sp, #5152]
  4247ac:	ldur	x8, [x8, #-48]
  4247b0:	lsl	w8, w8, #24
  4247b4:	asr	w8, w8, #24
  4247b8:	mov	w9, wzr
  4247bc:	mul	w8, w9, w8
  4247c0:	add	w8, w8, #0x0
  4247c4:	mul	w8, w9, w8
  4247c8:	add	w8, w8, #0x0
  4247cc:	str	w8, [sp, #2412]
  4247d0:	ldr	w8, [sp, #2412]
  4247d4:	cmp	w8, #0x0
  4247d8:	cset	w8, ge  // ge = tcont
  4247dc:	tbnz	w8, #0, 42497c <readlinkat@plt+0x21a4c>
  4247e0:	ldr	x8, [sp, #5152]
  4247e4:	ldur	x8, [x8, #-48]
  4247e8:	lsl	w8, w8, #24
  4247ec:	asr	w8, w8, #24
  4247f0:	cmp	w8, #0x0
  4247f4:	cset	w8, ge  // ge = tcont
  4247f8:	tbnz	w8, #0, 4248b8 <readlinkat@plt+0x21988>
  4247fc:	ldr	x8, [sp, #5152]
  424800:	ldur	x8, [x8, #-48]
  424804:	lsl	w8, w8, #24
  424808:	asr	w8, w8, #24
  42480c:	mov	w9, wzr
  424810:	mul	w8, w9, w8
  424814:	add	w8, w8, #0x0
  424818:	mul	w8, w9, w8
  42481c:	subs	w8, w8, #0x1
  424820:	cmp	w8, #0x0
  424824:	cset	w8, ge  // ge = tcont
  424828:	tbnz	w8, #0, 42486c <readlinkat@plt+0x2193c>
  42482c:	ldr	x8, [sp, #5152]
  424830:	ldur	x8, [x8, #-48]
  424834:	lsl	w8, w8, #24
  424838:	asr	w8, w8, #24
  42483c:	mov	w9, wzr
  424840:	mul	w8, w9, w8
  424844:	add	w8, w8, #0x0
  424848:	mul	w8, w9, w8
  42484c:	add	w8, w8, #0x1
  424850:	lsl	w8, w8, #30
  424854:	subs	w8, w8, #0x1
  424858:	mov	w9, #0x2                   	// #2
  42485c:	mul	w8, w8, w9
  424860:	add	w8, w8, #0x1
  424864:	str	w8, [sp, #2408]
  424868:	b	424894 <readlinkat@plt+0x21964>
  42486c:	ldr	x8, [sp, #5152]
  424870:	ldur	x8, [x8, #-48]
  424874:	lsl	w8, w8, #24
  424878:	asr	w8, w8, #24
  42487c:	mov	w9, wzr
  424880:	mul	w8, w9, w8
  424884:	add	w8, w8, #0x0
  424888:	mul	w8, w9, w8
  42488c:	subs	w8, w8, #0x1
  424890:	str	w8, [sp, #2408]
  424894:	ldr	w8, [sp, #2408]
  424898:	ldr	x9, [sp, #5152]
  42489c:	ldur	x9, [x9, #-48]
  4248a0:	lsl	w9, w9, #24
  4248a4:	add	w8, w8, w9, asr #24
  4248a8:	cmp	w8, #0x0
  4248ac:	cset	w8, lt  // lt = tstop
  4248b0:	tbnz	w8, #0, 424a5c <readlinkat@plt+0x21b2c>
  4248b4:	b	4249f4 <readlinkat@plt+0x21ac4>
  4248b8:	ldr	x8, [sp, #5152]
  4248bc:	ldur	x8, [x8, #-48]
  4248c0:	lsl	w8, w8, #24
  4248c4:	asr	w8, w8, #24
  4248c8:	mov	w9, wzr
  4248cc:	mul	w8, w9, w8
  4248d0:	add	w8, w8, #0x0
  4248d4:	mul	w8, w9, w8
  4248d8:	subs	w8, w8, #0x1
  4248dc:	cmp	w8, #0x0
  4248e0:	cset	w8, ge  // ge = tcont
  4248e4:	tbnz	w8, #0, 42492c <readlinkat@plt+0x219fc>
  4248e8:	ldr	x8, [sp, #5152]
  4248ec:	ldur	x8, [x8, #-48]
  4248f0:	lsl	w8, w8, #24
  4248f4:	asr	w8, w8, #24
  4248f8:	mov	w9, wzr
  4248fc:	mul	w8, w9, w8
  424900:	add	w8, w8, #0x0
  424904:	mul	w8, w9, w8
  424908:	add	w8, w8, #0x1
  42490c:	lsl	w8, w8, #30
  424910:	subs	w8, w8, #0x1
  424914:	mov	w9, #0x2                   	// #2
  424918:	mul	w8, w8, w9
  42491c:	add	w8, w8, #0x1
  424920:	mvn	w8, w8
  424924:	str	w8, [sp, #2404]
  424928:	b	424954 <readlinkat@plt+0x21a24>
  42492c:	ldr	x8, [sp, #5152]
  424930:	ldur	x8, [x8, #-48]
  424934:	lsl	w8, w8, #24
  424938:	asr	w8, w8, #24
  42493c:	mov	w9, wzr
  424940:	mul	w8, w9, w8
  424944:	add	w8, w8, #0x0
  424948:	mul	w8, w9, w8
  42494c:	add	w8, w8, #0x0
  424950:	str	w8, [sp, #2404]
  424954:	ldr	w8, [sp, #2404]
  424958:	ldr	x9, [sp, #5152]
  42495c:	ldur	x9, [x9, #-48]
  424960:	lsl	w9, w9, #24
  424964:	add	w8, w8, w9, asr #24
  424968:	mov	w9, wzr
  42496c:	cmp	w9, w8
  424970:	cset	w8, lt  // lt = tstop
  424974:	tbnz	w8, #0, 424a5c <readlinkat@plt+0x21b2c>
  424978:	b	4249f4 <readlinkat@plt+0x21ac4>
  42497c:	ldr	w8, [sp, #2996]
  424980:	tbnz	w8, #0, 424988 <readlinkat@plt+0x21a58>
  424984:	b	424994 <readlinkat@plt+0x21a64>
  424988:	ldr	w8, [sp, #2992]
  42498c:	tbnz	w8, #0, 424a5c <readlinkat@plt+0x21b2c>
  424990:	b	4249f4 <readlinkat@plt+0x21ac4>
  424994:	ldr	x8, [sp, #5152]
  424998:	ldur	x8, [x8, #-48]
  42499c:	lsl	w8, w8, #24
  4249a0:	asr	w8, w8, #24
  4249a4:	cmp	w8, #0x0
  4249a8:	cset	w8, ge  // ge = tcont
  4249ac:	tbnz	w8, #0, 4249d4 <readlinkat@plt+0x21aa4>
  4249b0:	ldr	x8, [sp, #5152]
  4249b4:	ldur	x8, [x8, #-48]
  4249b8:	lsl	w8, w8, #24
  4249bc:	mov	w9, wzr
  4249c0:	subs	w8, w9, w8, asr #24
  4249c4:	cmp	w8, #0x0
  4249c8:	cset	w8, le
  4249cc:	tbnz	w8, #0, 424a5c <readlinkat@plt+0x21b2c>
  4249d0:	b	4249f4 <readlinkat@plt+0x21ac4>
  4249d4:	ldr	x8, [sp, #5152]
  4249d8:	ldur	x8, [x8, #-48]
  4249dc:	lsl	w8, w8, #24
  4249e0:	asr	w8, w8, #24
  4249e4:	mov	w9, wzr
  4249e8:	cmp	w9, w8
  4249ec:	cset	w8, lt  // lt = tstop
  4249f0:	tbnz	w8, #0, 424a5c <readlinkat@plt+0x21b2c>
  4249f4:	ldr	x8, [sp, #5152]
  4249f8:	ldur	x8, [x8, #-48]
  4249fc:	lsl	w8, w8, #24
  424a00:	asr	w8, w8, #24
  424a04:	mov	w9, wzr
  424a08:	mneg	w8, w8, w9
  424a0c:	subs	w8, w8, #0x1
  424a10:	cmp	w8, #0x0
  424a14:	cset	w8, ge  // ge = tcont
  424a18:	tbnz	w8, #0, 424a3c <readlinkat@plt+0x21b0c>
  424a1c:	ldr	x8, [sp, #5152]
  424a20:	ldur	x8, [x8, #-48]
  424a24:	lsl	w8, w8, #24
  424a28:	mov	w9, wzr
  424a2c:	subs	w8, w9, w8, asr #24
  424a30:	mov	w9, #0xffffff80            	// #-128
  424a34:	cmp	w8, w9
  424a38:	b.lt	424a5c <readlinkat@plt+0x21b2c>  // b.tstop
  424a3c:	ldr	x8, [sp, #5152]
  424a40:	ldur	x8, [x8, #-48]
  424a44:	lsl	w8, w8, #24
  424a48:	mov	w9, wzr
  424a4c:	subs	w8, w9, w8, asr #24
  424a50:	mov	w9, #0x7f                  	// #127
  424a54:	cmp	w9, w8
  424a58:	b.ge	424a90 <readlinkat@plt+0x21b60>  // b.tcont
  424a5c:	ldr	x8, [sp, #5152]
  424a60:	ldur	x8, [x8, #-48]
  424a64:	lsl	w8, w8, #24
  424a68:	mov	w9, wzr
  424a6c:	subs	w8, w9, w8, asr #24
  424a70:	mov	w0, w8
  424a74:	lsl	x10, x0, #56
  424a78:	asr	x10, x10, #56
  424a7c:	ldur	x11, [x29, #-8]
  424a80:	str	x10, [x11, #64]
  424a84:	ldr	w8, [sp, #2992]
  424a88:	tbnz	w8, #0, 426698 <readlinkat@plt+0x23768>
  424a8c:	b	42669c <readlinkat@plt+0x2376c>
  424a90:	ldr	x8, [sp, #5152]
  424a94:	ldur	x8, [x8, #-48]
  424a98:	lsl	w8, w8, #24
  424a9c:	mov	w9, wzr
  424aa0:	subs	w8, w9, w8, asr #24
  424aa4:	mov	w0, w8
  424aa8:	lsl	x10, x0, #56
  424aac:	asr	x10, x10, #56
  424ab0:	ldur	x11, [x29, #-8]
  424ab4:	str	x10, [x11, #64]
  424ab8:	ldr	w8, [sp, #2996]
  424abc:	tbnz	w8, #0, 426698 <readlinkat@plt+0x23768>
  424ac0:	b	42669c <readlinkat@plt+0x2376c>
  424ac4:	ldr	x8, [sp, #5152]
  424ac8:	ldur	x8, [x8, #-48]
  424acc:	mov	x9, xzr
  424ad0:	mul	x8, x9, x8
  424ad4:	add	x8, x8, #0x0
  424ad8:	mul	x8, x9, x8
  424adc:	subs	x8, x8, #0x1
  424ae0:	cmp	x8, #0x0
  424ae4:	cset	w10, ge  // ge = tcont
  424ae8:	tbnz	w10, #0, 424b28 <readlinkat@plt+0x21bf8>
  424aec:	ldr	x8, [sp, #5152]
  424af0:	ldur	x8, [x8, #-48]
  424af4:	mov	x9, xzr
  424af8:	mul	x8, x9, x8
  424afc:	add	x8, x8, #0x0
  424b00:	mul	x8, x9, x8
  424b04:	add	x8, x8, #0x1
  424b08:	lsl	x8, x8, #62
  424b0c:	subs	x8, x8, #0x1
  424b10:	mov	x9, #0x2                   	// #2
  424b14:	mul	x8, x8, x9
  424b18:	add	x8, x8, #0x1
  424b1c:	mvn	x8, x8
  424b20:	str	x8, [sp, #2392]
  424b24:	b	424b48 <readlinkat@plt+0x21c18>
  424b28:	ldr	x8, [sp, #5152]
  424b2c:	ldur	x8, [x8, #-48]
  424b30:	mov	x9, xzr
  424b34:	mul	x8, x9, x8
  424b38:	add	x8, x8, #0x0
  424b3c:	mul	x8, x9, x8
  424b40:	add	x8, x8, #0x0
  424b44:	str	x8, [sp, #2392]
  424b48:	ldr	x8, [sp, #2392]
  424b4c:	cmp	x8, #0x0
  424b50:	cset	w9, ge  // ge = tcont
  424b54:	tbnz	w9, #0, 424cb4 <readlinkat@plt+0x21d84>
  424b58:	ldr	x8, [sp, #5152]
  424b5c:	ldur	x8, [x8, #-48]
  424b60:	cmp	x8, #0x0
  424b64:	cset	w9, ge  // ge = tcont
  424b68:	tbnz	w9, #0, 424c0c <readlinkat@plt+0x21cdc>
  424b6c:	ldr	x8, [sp, #5152]
  424b70:	ldur	x8, [x8, #-48]
  424b74:	mov	x9, xzr
  424b78:	mul	x8, x9, x8
  424b7c:	add	x8, x8, #0x0
  424b80:	mul	x8, x9, x8
  424b84:	subs	x8, x8, #0x1
  424b88:	cmp	x8, #0x0
  424b8c:	cset	w10, ge  // ge = tcont
  424b90:	tbnz	w10, #0, 424bcc <readlinkat@plt+0x21c9c>
  424b94:	ldr	x8, [sp, #5152]
  424b98:	ldur	x8, [x8, #-48]
  424b9c:	mov	x9, xzr
  424ba0:	mul	x8, x9, x8
  424ba4:	add	x8, x8, #0x0
  424ba8:	mul	x8, x9, x8
  424bac:	add	x8, x8, #0x1
  424bb0:	lsl	x8, x8, #62
  424bb4:	subs	x8, x8, #0x1
  424bb8:	mov	x9, #0x2                   	// #2
  424bbc:	mul	x8, x8, x9
  424bc0:	add	x8, x8, #0x1
  424bc4:	str	x8, [sp, #2384]
  424bc8:	b	424bec <readlinkat@plt+0x21cbc>
  424bcc:	ldr	x8, [sp, #5152]
  424bd0:	ldur	x8, [x8, #-48]
  424bd4:	mov	x9, xzr
  424bd8:	mul	x8, x9, x8
  424bdc:	add	x8, x8, #0x0
  424be0:	mul	x8, x9, x8
  424be4:	subs	x8, x8, #0x1
  424be8:	str	x8, [sp, #2384]
  424bec:	ldr	x8, [sp, #2384]
  424bf0:	ldr	x9, [sp, #5152]
  424bf4:	ldur	x9, [x9, #-48]
  424bf8:	add	x8, x8, x9
  424bfc:	cmp	x8, #0x0
  424c00:	cset	w10, lt  // lt = tstop
  424c04:	tbnz	w10, #0, 424d70 <readlinkat@plt+0x21e40>
  424c08:	b	424d18 <readlinkat@plt+0x21de8>
  424c0c:	ldr	x8, [sp, #5152]
  424c10:	ldur	x8, [x8, #-48]
  424c14:	mov	x9, xzr
  424c18:	mul	x8, x9, x8
  424c1c:	add	x8, x8, #0x0
  424c20:	mul	x8, x9, x8
  424c24:	subs	x8, x8, #0x1
  424c28:	cmp	x8, #0x0
  424c2c:	cset	w10, ge  // ge = tcont
  424c30:	tbnz	w10, #0, 424c70 <readlinkat@plt+0x21d40>
  424c34:	ldr	x8, [sp, #5152]
  424c38:	ldur	x8, [x8, #-48]
  424c3c:	mov	x9, xzr
  424c40:	mul	x8, x9, x8
  424c44:	add	x8, x8, #0x0
  424c48:	mul	x8, x9, x8
  424c4c:	add	x8, x8, #0x1
  424c50:	lsl	x8, x8, #62
  424c54:	subs	x8, x8, #0x1
  424c58:	mov	x9, #0x2                   	// #2
  424c5c:	mul	x8, x8, x9
  424c60:	add	x8, x8, #0x1
  424c64:	mvn	x8, x8
  424c68:	str	x8, [sp, #2376]
  424c6c:	b	424c90 <readlinkat@plt+0x21d60>
  424c70:	ldr	x8, [sp, #5152]
  424c74:	ldur	x8, [x8, #-48]
  424c78:	mov	x9, xzr
  424c7c:	mul	x8, x9, x8
  424c80:	add	x8, x8, #0x0
  424c84:	mul	x8, x9, x8
  424c88:	add	x8, x8, #0x0
  424c8c:	str	x8, [sp, #2376]
  424c90:	ldr	x8, [sp, #2376]
  424c94:	ldr	x9, [sp, #5152]
  424c98:	ldur	x9, [x9, #-48]
  424c9c:	add	x8, x8, x9
  424ca0:	mov	x9, xzr
  424ca4:	cmp	x9, x8
  424ca8:	cset	w10, lt  // lt = tstop
  424cac:	tbnz	w10, #0, 424d70 <readlinkat@plt+0x21e40>
  424cb0:	b	424d18 <readlinkat@plt+0x21de8>
  424cb4:	ldr	w8, [sp, #2996]
  424cb8:	tbnz	w8, #0, 424cc0 <readlinkat@plt+0x21d90>
  424cbc:	b	424ccc <readlinkat@plt+0x21d9c>
  424cc0:	ldr	w8, [sp, #2992]
  424cc4:	tbnz	w8, #0, 424d70 <readlinkat@plt+0x21e40>
  424cc8:	b	424d18 <readlinkat@plt+0x21de8>
  424ccc:	ldr	x8, [sp, #5152]
  424cd0:	ldur	x8, [x8, #-48]
  424cd4:	cmp	x8, #0x0
  424cd8:	cset	w9, ge  // ge = tcont
  424cdc:	tbnz	w9, #0, 424d00 <readlinkat@plt+0x21dd0>
  424ce0:	ldr	x8, [sp, #5152]
  424ce4:	ldur	x8, [x8, #-48]
  424ce8:	mov	x9, xzr
  424cec:	subs	x8, x9, x8
  424cf0:	cmp	x8, #0x0
  424cf4:	cset	w10, le
  424cf8:	tbnz	w10, #0, 424d70 <readlinkat@plt+0x21e40>
  424cfc:	b	424d18 <readlinkat@plt+0x21de8>
  424d00:	ldr	x8, [sp, #5152]
  424d04:	ldur	x8, [x8, #-48]
  424d08:	mov	x9, xzr
  424d0c:	cmp	x9, x8
  424d10:	cset	w10, lt  // lt = tstop
  424d14:	tbnz	w10, #0, 424d70 <readlinkat@plt+0x21e40>
  424d18:	ldr	x8, [sp, #5152]
  424d1c:	ldur	x8, [x8, #-48]
  424d20:	mov	x9, xzr
  424d24:	mneg	x8, x8, x9
  424d28:	subs	x8, x8, #0x1
  424d2c:	cmp	x8, #0x0
  424d30:	cset	w10, ge  // ge = tcont
  424d34:	tbnz	w10, #0, 424d54 <readlinkat@plt+0x21e24>
  424d38:	ldr	x8, [sp, #5152]
  424d3c:	ldur	x8, [x8, #-48]
  424d40:	mov	x9, xzr
  424d44:	subs	x8, x9, x8
  424d48:	mov	x9, #0xffffffffffffff80    	// #-128
  424d4c:	cmp	x8, x9
  424d50:	b.lt	424d70 <readlinkat@plt+0x21e40>  // b.tstop
  424d54:	ldr	x8, [sp, #5152]
  424d58:	ldur	x8, [x8, #-48]
  424d5c:	mov	x9, xzr
  424d60:	subs	x8, x9, x8
  424d64:	mov	x9, #0x7f                  	// #127
  424d68:	cmp	x9, x8
  424d6c:	b.ge	424da0 <readlinkat@plt+0x21e70>  // b.tcont
  424d70:	ldr	x8, [sp, #5152]
  424d74:	ldur	x8, [x8, #-48]
  424d78:	mov	w9, wzr
  424d7c:	subs	w8, w9, w8
  424d80:	mov	w0, w8
  424d84:	lsl	x10, x0, #56
  424d88:	asr	x10, x10, #56
  424d8c:	ldur	x11, [x29, #-8]
  424d90:	str	x10, [x11, #64]
  424d94:	ldr	w8, [sp, #2992]
  424d98:	tbnz	w8, #0, 426698 <readlinkat@plt+0x23768>
  424d9c:	b	42669c <readlinkat@plt+0x2376c>
  424da0:	ldr	x8, [sp, #5152]
  424da4:	ldur	x8, [x8, #-48]
  424da8:	mov	w9, wzr
  424dac:	subs	w8, w9, w8
  424db0:	mov	w0, w8
  424db4:	lsl	x10, x0, #56
  424db8:	asr	x10, x10, #56
  424dbc:	ldur	x11, [x29, #-8]
  424dc0:	str	x10, [x11, #64]
  424dc4:	ldr	w8, [sp, #2996]
  424dc8:	tbnz	w8, #0, 426698 <readlinkat@plt+0x23768>
  424dcc:	b	42669c <readlinkat@plt+0x2376c>
  424dd0:	ldr	w8, [sp, #2996]
  424dd4:	tbnz	w8, #0, 424ddc <readlinkat@plt+0x21eac>
  424dd8:	b	425484 <readlinkat@plt+0x22554>
  424ddc:	ldr	w8, [sp, #2996]
  424de0:	tbnz	w8, #0, 424de8 <readlinkat@plt+0x21eb8>
  424de4:	b	425178 <readlinkat@plt+0x22248>
  424de8:	ldr	x8, [sp, #5152]
  424dec:	ldur	x8, [x8, #-48]
  424df0:	lsl	w8, w8, #16
  424df4:	asr	w8, w8, #16
  424df8:	mov	w9, wzr
  424dfc:	mul	w8, w9, w8
  424e00:	add	w8, w8, #0x0
  424e04:	mul	w8, w9, w8
  424e08:	subs	w8, w8, #0x1
  424e0c:	cmp	w8, #0x0
  424e10:	cset	w8, ge  // ge = tcont
  424e14:	tbnz	w8, #0, 424e5c <readlinkat@plt+0x21f2c>
  424e18:	ldr	x8, [sp, #5152]
  424e1c:	ldur	x8, [x8, #-48]
  424e20:	lsl	w8, w8, #16
  424e24:	asr	w8, w8, #16
  424e28:	mov	w9, wzr
  424e2c:	mul	w8, w9, w8
  424e30:	add	w8, w8, #0x0
  424e34:	mul	w8, w9, w8
  424e38:	add	w8, w8, #0x1
  424e3c:	lsl	w8, w8, #30
  424e40:	subs	w8, w8, #0x1
  424e44:	mov	w9, #0x2                   	// #2
  424e48:	mul	w8, w8, w9
  424e4c:	add	w8, w8, #0x1
  424e50:	mvn	w8, w8
  424e54:	str	w8, [sp, #2372]
  424e58:	b	424e84 <readlinkat@plt+0x21f54>
  424e5c:	ldr	x8, [sp, #5152]
  424e60:	ldur	x8, [x8, #-48]
  424e64:	lsl	w8, w8, #16
  424e68:	asr	w8, w8, #16
  424e6c:	mov	w9, wzr
  424e70:	mul	w8, w9, w8
  424e74:	add	w8, w8, #0x0
  424e78:	mul	w8, w9, w8
  424e7c:	add	w8, w8, #0x0
  424e80:	str	w8, [sp, #2372]
  424e84:	ldr	w8, [sp, #2372]
  424e88:	cmp	w8, #0x0
  424e8c:	cset	w8, ge  // ge = tcont
  424e90:	tbnz	w8, #0, 425030 <readlinkat@plt+0x22100>
  424e94:	ldr	x8, [sp, #5152]
  424e98:	ldur	x8, [x8, #-48]
  424e9c:	lsl	w8, w8, #16
  424ea0:	asr	w8, w8, #16
  424ea4:	cmp	w8, #0x0
  424ea8:	cset	w8, ge  // ge = tcont
  424eac:	tbnz	w8, #0, 424f6c <readlinkat@plt+0x2203c>
  424eb0:	ldr	x8, [sp, #5152]
  424eb4:	ldur	x8, [x8, #-48]
  424eb8:	lsl	w8, w8, #16
  424ebc:	asr	w8, w8, #16
  424ec0:	mov	w9, wzr
  424ec4:	mul	w8, w9, w8
  424ec8:	add	w8, w8, #0x0
  424ecc:	mul	w8, w9, w8
  424ed0:	subs	w8, w8, #0x1
  424ed4:	cmp	w8, #0x0
  424ed8:	cset	w8, ge  // ge = tcont
  424edc:	tbnz	w8, #0, 424f20 <readlinkat@plt+0x21ff0>
  424ee0:	ldr	x8, [sp, #5152]
  424ee4:	ldur	x8, [x8, #-48]
  424ee8:	lsl	w8, w8, #16
  424eec:	asr	w8, w8, #16
  424ef0:	mov	w9, wzr
  424ef4:	mul	w8, w9, w8
  424ef8:	add	w8, w8, #0x0
  424efc:	mul	w8, w9, w8
  424f00:	add	w8, w8, #0x1
  424f04:	lsl	w8, w8, #30
  424f08:	subs	w8, w8, #0x1
  424f0c:	mov	w9, #0x2                   	// #2
  424f10:	mul	w8, w8, w9
  424f14:	add	w8, w8, #0x1
  424f18:	str	w8, [sp, #2368]
  424f1c:	b	424f48 <readlinkat@plt+0x22018>
  424f20:	ldr	x8, [sp, #5152]
  424f24:	ldur	x8, [x8, #-48]
  424f28:	lsl	w8, w8, #16
  424f2c:	asr	w8, w8, #16
  424f30:	mov	w9, wzr
  424f34:	mul	w8, w9, w8
  424f38:	add	w8, w8, #0x0
  424f3c:	mul	w8, w9, w8
  424f40:	subs	w8, w8, #0x1
  424f44:	str	w8, [sp, #2368]
  424f48:	ldr	w8, [sp, #2368]
  424f4c:	ldr	x9, [sp, #5152]
  424f50:	ldur	x9, [x9, #-48]
  424f54:	lsl	w9, w9, #16
  424f58:	add	w8, w8, w9, asr #16
  424f5c:	cmp	w8, #0x0
  424f60:	cset	w8, lt  // lt = tstop
  424f64:	tbnz	w8, #0, 425110 <readlinkat@plt+0x221e0>
  424f68:	b	4250a8 <readlinkat@plt+0x22178>
  424f6c:	ldr	x8, [sp, #5152]
  424f70:	ldur	x8, [x8, #-48]
  424f74:	lsl	w8, w8, #16
  424f78:	asr	w8, w8, #16
  424f7c:	mov	w9, wzr
  424f80:	mul	w8, w9, w8
  424f84:	add	w8, w8, #0x0
  424f88:	mul	w8, w9, w8
  424f8c:	subs	w8, w8, #0x1
  424f90:	cmp	w8, #0x0
  424f94:	cset	w8, ge  // ge = tcont
  424f98:	tbnz	w8, #0, 424fe0 <readlinkat@plt+0x220b0>
  424f9c:	ldr	x8, [sp, #5152]
  424fa0:	ldur	x8, [x8, #-48]
  424fa4:	lsl	w8, w8, #16
  424fa8:	asr	w8, w8, #16
  424fac:	mov	w9, wzr
  424fb0:	mul	w8, w9, w8
  424fb4:	add	w8, w8, #0x0
  424fb8:	mul	w8, w9, w8
  424fbc:	add	w8, w8, #0x1
  424fc0:	lsl	w8, w8, #30
  424fc4:	subs	w8, w8, #0x1
  424fc8:	mov	w9, #0x2                   	// #2
  424fcc:	mul	w8, w8, w9
  424fd0:	add	w8, w8, #0x1
  424fd4:	mvn	w8, w8
  424fd8:	str	w8, [sp, #2364]
  424fdc:	b	425008 <readlinkat@plt+0x220d8>
  424fe0:	ldr	x8, [sp, #5152]
  424fe4:	ldur	x8, [x8, #-48]
  424fe8:	lsl	w8, w8, #16
  424fec:	asr	w8, w8, #16
  424ff0:	mov	w9, wzr
  424ff4:	mul	w8, w9, w8
  424ff8:	add	w8, w8, #0x0
  424ffc:	mul	w8, w9, w8
  425000:	add	w8, w8, #0x0
  425004:	str	w8, [sp, #2364]
  425008:	ldr	w8, [sp, #2364]
  42500c:	ldr	x9, [sp, #5152]
  425010:	ldur	x9, [x9, #-48]
  425014:	lsl	w9, w9, #16
  425018:	add	w8, w8, w9, asr #16
  42501c:	mov	w9, wzr
  425020:	cmp	w9, w8
  425024:	cset	w8, lt  // lt = tstop
  425028:	tbnz	w8, #0, 425110 <readlinkat@plt+0x221e0>
  42502c:	b	4250a8 <readlinkat@plt+0x22178>
  425030:	ldr	w8, [sp, #2996]
  425034:	tbnz	w8, #0, 42503c <readlinkat@plt+0x2210c>
  425038:	b	425048 <readlinkat@plt+0x22118>
  42503c:	ldr	w8, [sp, #2992]
  425040:	tbnz	w8, #0, 425110 <readlinkat@plt+0x221e0>
  425044:	b	4250a8 <readlinkat@plt+0x22178>
  425048:	ldr	x8, [sp, #5152]
  42504c:	ldur	x8, [x8, #-48]
  425050:	lsl	w8, w8, #16
  425054:	asr	w8, w8, #16
  425058:	cmp	w8, #0x0
  42505c:	cset	w8, ge  // ge = tcont
  425060:	tbnz	w8, #0, 425088 <readlinkat@plt+0x22158>
  425064:	ldr	x8, [sp, #5152]
  425068:	ldur	x8, [x8, #-48]
  42506c:	lsl	w8, w8, #16
  425070:	mov	w9, wzr
  425074:	subs	w8, w9, w8, asr #16
  425078:	cmp	w8, #0x0
  42507c:	cset	w8, le
  425080:	tbnz	w8, #0, 425110 <readlinkat@plt+0x221e0>
  425084:	b	4250a8 <readlinkat@plt+0x22178>
  425088:	ldr	x8, [sp, #5152]
  42508c:	ldur	x8, [x8, #-48]
  425090:	lsl	w8, w8, #16
  425094:	asr	w8, w8, #16
  425098:	mov	w9, wzr
  42509c:	cmp	w9, w8
  4250a0:	cset	w8, lt  // lt = tstop
  4250a4:	tbnz	w8, #0, 425110 <readlinkat@plt+0x221e0>
  4250a8:	ldr	x8, [sp, #5152]
  4250ac:	ldur	x8, [x8, #-48]
  4250b0:	lsl	w8, w8, #16
  4250b4:	asr	w8, w8, #16
  4250b8:	mov	w9, wzr
  4250bc:	mneg	w8, w8, w9
  4250c0:	subs	w8, w8, #0x1
  4250c4:	cmp	w8, #0x0
  4250c8:	cset	w8, ge  // ge = tcont
  4250cc:	tbnz	w8, #0, 4250f0 <readlinkat@plt+0x221c0>
  4250d0:	ldr	x8, [sp, #5152]
  4250d4:	ldur	x8, [x8, #-48]
  4250d8:	lsl	w8, w8, #16
  4250dc:	mov	w9, wzr
  4250e0:	subs	w8, w9, w8, asr #16
  4250e4:	mov	w9, #0xffff8000            	// #-32768
  4250e8:	cmp	w8, w9
  4250ec:	b.lt	425110 <readlinkat@plt+0x221e0>  // b.tstop
  4250f0:	ldr	x8, [sp, #5152]
  4250f4:	ldur	x8, [x8, #-48]
  4250f8:	lsl	w8, w8, #16
  4250fc:	mov	w9, wzr
  425100:	subs	w8, w9, w8, asr #16
  425104:	mov	w9, #0x7fff                	// #32767
  425108:	cmp	w9, w8
  42510c:	b.ge	425144 <readlinkat@plt+0x22214>  // b.tcont
  425110:	ldr	x8, [sp, #5152]
  425114:	ldur	x8, [x8, #-48]
  425118:	lsl	w8, w8, #16
  42511c:	mov	w9, wzr
  425120:	subs	w8, w9, w8, asr #16
  425124:	mov	w0, w8
  425128:	lsl	x10, x0, #48
  42512c:	asr	x10, x10, #48
  425130:	ldur	x11, [x29, #-8]
  425134:	str	x10, [x11, #64]
  425138:	ldr	w8, [sp, #2992]
  42513c:	tbnz	w8, #0, 426698 <readlinkat@plt+0x23768>
  425140:	b	42669c <readlinkat@plt+0x2376c>
  425144:	ldr	x8, [sp, #5152]
  425148:	ldur	x8, [x8, #-48]
  42514c:	lsl	w8, w8, #16
  425150:	mov	w9, wzr
  425154:	subs	w8, w9, w8, asr #16
  425158:	mov	w0, w8
  42515c:	lsl	x10, x0, #48
  425160:	asr	x10, x10, #48
  425164:	ldur	x11, [x29, #-8]
  425168:	str	x10, [x11, #64]
  42516c:	ldr	w8, [sp, #2996]
  425170:	tbnz	w8, #0, 426698 <readlinkat@plt+0x23768>
  425174:	b	42669c <readlinkat@plt+0x2376c>
  425178:	ldr	x8, [sp, #5152]
  42517c:	ldur	x8, [x8, #-48]
  425180:	mov	x9, xzr
  425184:	mul	x8, x9, x8
  425188:	add	x8, x8, #0x0
  42518c:	mul	x8, x9, x8
  425190:	subs	x8, x8, #0x1
  425194:	cmp	x8, #0x0
  425198:	cset	w10, ge  // ge = tcont
  42519c:	tbnz	w10, #0, 4251dc <readlinkat@plt+0x222ac>
  4251a0:	ldr	x8, [sp, #5152]
  4251a4:	ldur	x8, [x8, #-48]
  4251a8:	mov	x9, xzr
  4251ac:	mul	x8, x9, x8
  4251b0:	add	x8, x8, #0x0
  4251b4:	mul	x8, x9, x8
  4251b8:	add	x8, x8, #0x1
  4251bc:	lsl	x8, x8, #62
  4251c0:	subs	x8, x8, #0x1
  4251c4:	mov	x9, #0x2                   	// #2
  4251c8:	mul	x8, x8, x9
  4251cc:	add	x8, x8, #0x1
  4251d0:	mvn	x8, x8
  4251d4:	str	x8, [sp, #2352]
  4251d8:	b	4251fc <readlinkat@plt+0x222cc>
  4251dc:	ldr	x8, [sp, #5152]
  4251e0:	ldur	x8, [x8, #-48]
  4251e4:	mov	x9, xzr
  4251e8:	mul	x8, x9, x8
  4251ec:	add	x8, x8, #0x0
  4251f0:	mul	x8, x9, x8
  4251f4:	add	x8, x8, #0x0
  4251f8:	str	x8, [sp, #2352]
  4251fc:	ldr	x8, [sp, #2352]
  425200:	cmp	x8, #0x0
  425204:	cset	w9, ge  // ge = tcont
  425208:	tbnz	w9, #0, 425368 <readlinkat@plt+0x22438>
  42520c:	ldr	x8, [sp, #5152]
  425210:	ldur	x8, [x8, #-48]
  425214:	cmp	x8, #0x0
  425218:	cset	w9, ge  // ge = tcont
  42521c:	tbnz	w9, #0, 4252c0 <readlinkat@plt+0x22390>
  425220:	ldr	x8, [sp, #5152]
  425224:	ldur	x8, [x8, #-48]
  425228:	mov	x9, xzr
  42522c:	mul	x8, x9, x8
  425230:	add	x8, x8, #0x0
  425234:	mul	x8, x9, x8
  425238:	subs	x8, x8, #0x1
  42523c:	cmp	x8, #0x0
  425240:	cset	w10, ge  // ge = tcont
  425244:	tbnz	w10, #0, 425280 <readlinkat@plt+0x22350>
  425248:	ldr	x8, [sp, #5152]
  42524c:	ldur	x8, [x8, #-48]
  425250:	mov	x9, xzr
  425254:	mul	x8, x9, x8
  425258:	add	x8, x8, #0x0
  42525c:	mul	x8, x9, x8
  425260:	add	x8, x8, #0x1
  425264:	lsl	x8, x8, #62
  425268:	subs	x8, x8, #0x1
  42526c:	mov	x9, #0x2                   	// #2
  425270:	mul	x8, x8, x9
  425274:	add	x8, x8, #0x1
  425278:	str	x8, [sp, #2344]
  42527c:	b	4252a0 <readlinkat@plt+0x22370>
  425280:	ldr	x8, [sp, #5152]
  425284:	ldur	x8, [x8, #-48]
  425288:	mov	x9, xzr
  42528c:	mul	x8, x9, x8
  425290:	add	x8, x8, #0x0
  425294:	mul	x8, x9, x8
  425298:	subs	x8, x8, #0x1
  42529c:	str	x8, [sp, #2344]
  4252a0:	ldr	x8, [sp, #2344]
  4252a4:	ldr	x9, [sp, #5152]
  4252a8:	ldur	x9, [x9, #-48]
  4252ac:	add	x8, x8, x9
  4252b0:	cmp	x8, #0x0
  4252b4:	cset	w10, lt  // lt = tstop
  4252b8:	tbnz	w10, #0, 425424 <readlinkat@plt+0x224f4>
  4252bc:	b	4253cc <readlinkat@plt+0x2249c>
  4252c0:	ldr	x8, [sp, #5152]
  4252c4:	ldur	x8, [x8, #-48]
  4252c8:	mov	x9, xzr
  4252cc:	mul	x8, x9, x8
  4252d0:	add	x8, x8, #0x0
  4252d4:	mul	x8, x9, x8
  4252d8:	subs	x8, x8, #0x1
  4252dc:	cmp	x8, #0x0
  4252e0:	cset	w10, ge  // ge = tcont
  4252e4:	tbnz	w10, #0, 425324 <readlinkat@plt+0x223f4>
  4252e8:	ldr	x8, [sp, #5152]
  4252ec:	ldur	x8, [x8, #-48]
  4252f0:	mov	x9, xzr
  4252f4:	mul	x8, x9, x8
  4252f8:	add	x8, x8, #0x0
  4252fc:	mul	x8, x9, x8
  425300:	add	x8, x8, #0x1
  425304:	lsl	x8, x8, #62
  425308:	subs	x8, x8, #0x1
  42530c:	mov	x9, #0x2                   	// #2
  425310:	mul	x8, x8, x9
  425314:	add	x8, x8, #0x1
  425318:	mvn	x8, x8
  42531c:	str	x8, [sp, #2336]
  425320:	b	425344 <readlinkat@plt+0x22414>
  425324:	ldr	x8, [sp, #5152]
  425328:	ldur	x8, [x8, #-48]
  42532c:	mov	x9, xzr
  425330:	mul	x8, x9, x8
  425334:	add	x8, x8, #0x0
  425338:	mul	x8, x9, x8
  42533c:	add	x8, x8, #0x0
  425340:	str	x8, [sp, #2336]
  425344:	ldr	x8, [sp, #2336]
  425348:	ldr	x9, [sp, #5152]
  42534c:	ldur	x9, [x9, #-48]
  425350:	add	x8, x8, x9
  425354:	mov	x9, xzr
  425358:	cmp	x9, x8
  42535c:	cset	w10, lt  // lt = tstop
  425360:	tbnz	w10, #0, 425424 <readlinkat@plt+0x224f4>
  425364:	b	4253cc <readlinkat@plt+0x2249c>
  425368:	ldr	w8, [sp, #2996]
  42536c:	tbnz	w8, #0, 425374 <readlinkat@plt+0x22444>
  425370:	b	425380 <readlinkat@plt+0x22450>
  425374:	ldr	w8, [sp, #2992]
  425378:	tbnz	w8, #0, 425424 <readlinkat@plt+0x224f4>
  42537c:	b	4253cc <readlinkat@plt+0x2249c>
  425380:	ldr	x8, [sp, #5152]
  425384:	ldur	x8, [x8, #-48]
  425388:	cmp	x8, #0x0
  42538c:	cset	w9, ge  // ge = tcont
  425390:	tbnz	w9, #0, 4253b4 <readlinkat@plt+0x22484>
  425394:	ldr	x8, [sp, #5152]
  425398:	ldur	x8, [x8, #-48]
  42539c:	mov	x9, xzr
  4253a0:	subs	x8, x9, x8
  4253a4:	cmp	x8, #0x0
  4253a8:	cset	w10, le
  4253ac:	tbnz	w10, #0, 425424 <readlinkat@plt+0x224f4>
  4253b0:	b	4253cc <readlinkat@plt+0x2249c>
  4253b4:	ldr	x8, [sp, #5152]
  4253b8:	ldur	x8, [x8, #-48]
  4253bc:	mov	x9, xzr
  4253c0:	cmp	x9, x8
  4253c4:	cset	w10, lt  // lt = tstop
  4253c8:	tbnz	w10, #0, 425424 <readlinkat@plt+0x224f4>
  4253cc:	ldr	x8, [sp, #5152]
  4253d0:	ldur	x8, [x8, #-48]
  4253d4:	mov	x9, xzr
  4253d8:	mneg	x8, x8, x9
  4253dc:	subs	x8, x8, #0x1
  4253e0:	cmp	x8, #0x0
  4253e4:	cset	w10, ge  // ge = tcont
  4253e8:	tbnz	w10, #0, 425408 <readlinkat@plt+0x224d8>
  4253ec:	ldr	x8, [sp, #5152]
  4253f0:	ldur	x8, [x8, #-48]
  4253f4:	mov	x9, xzr
  4253f8:	subs	x8, x9, x8
  4253fc:	mov	x9, #0xffffffffffff8000    	// #-32768
  425400:	cmp	x8, x9
  425404:	b.lt	425424 <readlinkat@plt+0x224f4>  // b.tstop
  425408:	ldr	x8, [sp, #5152]
  42540c:	ldur	x8, [x8, #-48]
  425410:	mov	x9, xzr
  425414:	subs	x8, x9, x8
  425418:	mov	x9, #0x7fff                	// #32767
  42541c:	cmp	x9, x8
  425420:	b.ge	425454 <readlinkat@plt+0x22524>  // b.tcont
  425424:	ldr	x8, [sp, #5152]
  425428:	ldur	x8, [x8, #-48]
  42542c:	mov	w9, wzr
  425430:	subs	w8, w9, w8
  425434:	mov	w0, w8
  425438:	lsl	x10, x0, #48
  42543c:	asr	x10, x10, #48
  425440:	ldur	x11, [x29, #-8]
  425444:	str	x10, [x11, #64]
  425448:	ldr	w8, [sp, #2992]
  42544c:	tbnz	w8, #0, 426698 <readlinkat@plt+0x23768>
  425450:	b	42669c <readlinkat@plt+0x2376c>
  425454:	ldr	x8, [sp, #5152]
  425458:	ldur	x8, [x8, #-48]
  42545c:	mov	w9, wzr
  425460:	subs	w8, w9, w8
  425464:	mov	w0, w8
  425468:	lsl	x10, x0, #48
  42546c:	asr	x10, x10, #48
  425470:	ldur	x11, [x29, #-8]
  425474:	str	x10, [x11, #64]
  425478:	ldr	w8, [sp, #2996]
  42547c:	tbnz	w8, #0, 426698 <readlinkat@plt+0x23768>
  425480:	b	42669c <readlinkat@plt+0x2376c>
  425484:	ldr	w8, [sp, #2996]
  425488:	tbnz	w8, #0, 425490 <readlinkat@plt+0x22560>
  42548c:	b	425aa4 <readlinkat@plt+0x22b74>
  425490:	ldr	w8, [sp, #2996]
  425494:	tbnz	w8, #0, 42549c <readlinkat@plt+0x2256c>
  425498:	b	4257a0 <readlinkat@plt+0x22870>
  42549c:	ldr	x8, [sp, #5152]
  4254a0:	ldur	x8, [x8, #-48]
  4254a4:	mov	w9, wzr
  4254a8:	mul	w8, w9, w8
  4254ac:	add	w8, w8, #0x0
  4254b0:	mul	w8, w9, w8
  4254b4:	subs	w8, w8, #0x1
  4254b8:	cmp	w8, #0x0
  4254bc:	cset	w8, ge  // ge = tcont
  4254c0:	tbnz	w8, #0, 425500 <readlinkat@plt+0x225d0>
  4254c4:	ldr	x8, [sp, #5152]
  4254c8:	ldur	x8, [x8, #-48]
  4254cc:	mov	w9, wzr
  4254d0:	mul	w8, w9, w8
  4254d4:	add	w8, w8, #0x0
  4254d8:	mul	w8, w9, w8
  4254dc:	add	w8, w8, #0x1
  4254e0:	lsl	w8, w8, #30
  4254e4:	subs	w8, w8, #0x1
  4254e8:	mov	w9, #0x2                   	// #2
  4254ec:	mul	w8, w8, w9
  4254f0:	add	w8, w8, #0x1
  4254f4:	mvn	w8, w8
  4254f8:	str	w8, [sp, #2332]
  4254fc:	b	425520 <readlinkat@plt+0x225f0>
  425500:	ldr	x8, [sp, #5152]
  425504:	ldur	x8, [x8, #-48]
  425508:	mov	w9, wzr
  42550c:	mul	w8, w9, w8
  425510:	add	w8, w8, #0x0
  425514:	mul	w8, w9, w8
  425518:	add	w8, w8, #0x0
  42551c:	str	w8, [sp, #2332]
  425520:	ldr	w8, [sp, #2332]
  425524:	cmp	w8, #0x0
  425528:	cset	w8, ge  // ge = tcont
  42552c:	tbnz	w8, #0, 42568c <readlinkat@plt+0x2275c>
  425530:	ldr	x8, [sp, #5152]
  425534:	ldur	x8, [x8, #-48]
  425538:	cmp	w8, #0x0
  42553c:	cset	w8, ge  // ge = tcont
  425540:	tbnz	w8, #0, 4255e4 <readlinkat@plt+0x226b4>
  425544:	ldr	x8, [sp, #5152]
  425548:	ldur	x8, [x8, #-48]
  42554c:	mov	w9, wzr
  425550:	mul	w8, w9, w8
  425554:	add	w8, w8, #0x0
  425558:	mul	w8, w9, w8
  42555c:	subs	w8, w8, #0x1
  425560:	cmp	w8, #0x0
  425564:	cset	w8, ge  // ge = tcont
  425568:	tbnz	w8, #0, 4255a4 <readlinkat@plt+0x22674>
  42556c:	ldr	x8, [sp, #5152]
  425570:	ldur	x8, [x8, #-48]
  425574:	mov	w9, wzr
  425578:	mul	w8, w9, w8
  42557c:	add	w8, w8, #0x0
  425580:	mul	w8, w9, w8
  425584:	add	w8, w8, #0x1
  425588:	lsl	w8, w8, #30
  42558c:	subs	w8, w8, #0x1
  425590:	mov	w9, #0x2                   	// #2
  425594:	mul	w8, w8, w9
  425598:	add	w8, w8, #0x1
  42559c:	str	w8, [sp, #2328]
  4255a0:	b	4255c4 <readlinkat@plt+0x22694>
  4255a4:	ldr	x8, [sp, #5152]
  4255a8:	ldur	x8, [x8, #-48]
  4255ac:	mov	w9, wzr
  4255b0:	mul	w8, w9, w8
  4255b4:	add	w8, w8, #0x0
  4255b8:	mul	w8, w9, w8
  4255bc:	subs	w8, w8, #0x1
  4255c0:	str	w8, [sp, #2328]
  4255c4:	ldr	w8, [sp, #2328]
  4255c8:	ldr	x9, [sp, #5152]
  4255cc:	ldur	x9, [x9, #-48]
  4255d0:	add	w8, w8, w9
  4255d4:	cmp	w8, #0x0
  4255d8:	cset	w8, lt  // lt = tstop
  4255dc:	tbnz	w8, #0, 425748 <readlinkat@plt+0x22818>
  4255e0:	b	4256f0 <readlinkat@plt+0x227c0>
  4255e4:	ldr	x8, [sp, #5152]
  4255e8:	ldur	x8, [x8, #-48]
  4255ec:	mov	w9, wzr
  4255f0:	mul	w8, w9, w8
  4255f4:	add	w8, w8, #0x0
  4255f8:	mul	w8, w9, w8
  4255fc:	subs	w8, w8, #0x1
  425600:	cmp	w8, #0x0
  425604:	cset	w8, ge  // ge = tcont
  425608:	tbnz	w8, #0, 425648 <readlinkat@plt+0x22718>
  42560c:	ldr	x8, [sp, #5152]
  425610:	ldur	x8, [x8, #-48]
  425614:	mov	w9, wzr
  425618:	mul	w8, w9, w8
  42561c:	add	w8, w8, #0x0
  425620:	mul	w8, w9, w8
  425624:	add	w8, w8, #0x1
  425628:	lsl	w8, w8, #30
  42562c:	subs	w8, w8, #0x1
  425630:	mov	w9, #0x2                   	// #2
  425634:	mul	w8, w8, w9
  425638:	add	w8, w8, #0x1
  42563c:	mvn	w8, w8
  425640:	str	w8, [sp, #2324]
  425644:	b	425668 <readlinkat@plt+0x22738>
  425648:	ldr	x8, [sp, #5152]
  42564c:	ldur	x8, [x8, #-48]
  425650:	mov	w9, wzr
  425654:	mul	w8, w9, w8
  425658:	add	w8, w8, #0x0
  42565c:	mul	w8, w9, w8
  425660:	add	w8, w8, #0x0
  425664:	str	w8, [sp, #2324]
  425668:	ldr	w8, [sp, #2324]
  42566c:	ldr	x9, [sp, #5152]
  425670:	ldur	x9, [x9, #-48]
  425674:	add	w8, w8, w9
  425678:	mov	w9, wzr
  42567c:	cmp	w9, w8
  425680:	cset	w8, lt  // lt = tstop
  425684:	tbnz	w8, #0, 425748 <readlinkat@plt+0x22818>
  425688:	b	4256f0 <readlinkat@plt+0x227c0>
  42568c:	ldr	w8, [sp, #2996]
  425690:	tbnz	w8, #0, 425698 <readlinkat@plt+0x22768>
  425694:	b	4256a4 <readlinkat@plt+0x22774>
  425698:	ldr	w8, [sp, #2992]
  42569c:	tbnz	w8, #0, 425748 <readlinkat@plt+0x22818>
  4256a0:	b	4256f0 <readlinkat@plt+0x227c0>
  4256a4:	ldr	x8, [sp, #5152]
  4256a8:	ldur	x8, [x8, #-48]
  4256ac:	cmp	w8, #0x0
  4256b0:	cset	w8, ge  // ge = tcont
  4256b4:	tbnz	w8, #0, 4256d8 <readlinkat@plt+0x227a8>
  4256b8:	ldr	x8, [sp, #5152]
  4256bc:	ldur	x8, [x8, #-48]
  4256c0:	mov	w9, wzr
  4256c4:	subs	w8, w9, w8
  4256c8:	cmp	w8, #0x0
  4256cc:	cset	w8, le
  4256d0:	tbnz	w8, #0, 425748 <readlinkat@plt+0x22818>
  4256d4:	b	4256f0 <readlinkat@plt+0x227c0>
  4256d8:	ldr	x8, [sp, #5152]
  4256dc:	ldur	x8, [x8, #-48]
  4256e0:	mov	w9, wzr
  4256e4:	cmp	w9, w8
  4256e8:	cset	w8, lt  // lt = tstop
  4256ec:	tbnz	w8, #0, 425748 <readlinkat@plt+0x22818>
  4256f0:	ldr	x8, [sp, #5152]
  4256f4:	ldur	x8, [x8, #-48]
  4256f8:	mov	w9, wzr
  4256fc:	mneg	w8, w8, w9
  425700:	subs	w8, w8, #0x1
  425704:	cmp	w8, #0x0
  425708:	cset	w8, ge  // ge = tcont
  42570c:	tbnz	w8, #0, 42572c <readlinkat@plt+0x227fc>
  425710:	ldr	x8, [sp, #5152]
  425714:	ldur	x8, [x8, #-48]
  425718:	mov	w9, wzr
  42571c:	subs	w8, w9, w8
  425720:	mov	w9, #0x80000000            	// #-2147483648
  425724:	cmp	w8, w9
  425728:	b.lt	425748 <readlinkat@plt+0x22818>  // b.tstop
  42572c:	ldr	x8, [sp, #5152]
  425730:	ldur	x8, [x8, #-48]
  425734:	mov	w9, wzr
  425738:	subs	w8, w9, w8
  42573c:	mov	w9, #0x7fffffff            	// #2147483647
  425740:	cmp	w9, w8
  425744:	b.ge	425774 <readlinkat@plt+0x22844>  // b.tcont
  425748:	ldr	x8, [sp, #5152]
  42574c:	ldur	x8, [x8, #-48]
  425750:	mov	w9, wzr
  425754:	subs	w8, w9, w8
  425758:	mov	w0, w8
  42575c:	sxtw	x10, w0
  425760:	ldur	x11, [x29, #-8]
  425764:	str	x10, [x11, #64]
  425768:	ldr	w8, [sp, #2992]
  42576c:	tbnz	w8, #0, 426698 <readlinkat@plt+0x23768>
  425770:	b	42669c <readlinkat@plt+0x2376c>
  425774:	ldr	x8, [sp, #5152]
  425778:	ldur	x8, [x8, #-48]
  42577c:	mov	w9, wzr
  425780:	subs	w8, w9, w8
  425784:	mov	w0, w8
  425788:	sxtw	x10, w0
  42578c:	ldur	x11, [x29, #-8]
  425790:	str	x10, [x11, #64]
  425794:	ldr	w8, [sp, #2996]
  425798:	tbnz	w8, #0, 426698 <readlinkat@plt+0x23768>
  42579c:	b	42669c <readlinkat@plt+0x2376c>
  4257a0:	ldr	x8, [sp, #5152]
  4257a4:	ldur	x8, [x8, #-48]
  4257a8:	mov	x9, xzr
  4257ac:	mul	x8, x9, x8
  4257b0:	add	x8, x8, #0x0
  4257b4:	mul	x8, x9, x8
  4257b8:	subs	x8, x8, #0x1
  4257bc:	cmp	x8, #0x0
  4257c0:	cset	w10, ge  // ge = tcont
  4257c4:	tbnz	w10, #0, 425804 <readlinkat@plt+0x228d4>
  4257c8:	ldr	x8, [sp, #5152]
  4257cc:	ldur	x8, [x8, #-48]
  4257d0:	mov	x9, xzr
  4257d4:	mul	x8, x9, x8
  4257d8:	add	x8, x8, #0x0
  4257dc:	mul	x8, x9, x8
  4257e0:	add	x8, x8, #0x1
  4257e4:	lsl	x8, x8, #62
  4257e8:	subs	x8, x8, #0x1
  4257ec:	mov	x9, #0x2                   	// #2
  4257f0:	mul	x8, x8, x9
  4257f4:	add	x8, x8, #0x1
  4257f8:	mvn	x8, x8
  4257fc:	str	x8, [sp, #2312]
  425800:	b	425824 <readlinkat@plt+0x228f4>
  425804:	ldr	x8, [sp, #5152]
  425808:	ldur	x8, [x8, #-48]
  42580c:	mov	x9, xzr
  425810:	mul	x8, x9, x8
  425814:	add	x8, x8, #0x0
  425818:	mul	x8, x9, x8
  42581c:	add	x8, x8, #0x0
  425820:	str	x8, [sp, #2312]
  425824:	ldr	x8, [sp, #2312]
  425828:	cmp	x8, #0x0
  42582c:	cset	w9, ge  // ge = tcont
  425830:	tbnz	w9, #0, 425990 <readlinkat@plt+0x22a60>
  425834:	ldr	x8, [sp, #5152]
  425838:	ldur	x8, [x8, #-48]
  42583c:	cmp	x8, #0x0
  425840:	cset	w9, ge  // ge = tcont
  425844:	tbnz	w9, #0, 4258e8 <readlinkat@plt+0x229b8>
  425848:	ldr	x8, [sp, #5152]
  42584c:	ldur	x8, [x8, #-48]
  425850:	mov	x9, xzr
  425854:	mul	x8, x9, x8
  425858:	add	x8, x8, #0x0
  42585c:	mul	x8, x9, x8
  425860:	subs	x8, x8, #0x1
  425864:	cmp	x8, #0x0
  425868:	cset	w10, ge  // ge = tcont
  42586c:	tbnz	w10, #0, 4258a8 <readlinkat@plt+0x22978>
  425870:	ldr	x8, [sp, #5152]
  425874:	ldur	x8, [x8, #-48]
  425878:	mov	x9, xzr
  42587c:	mul	x8, x9, x8
  425880:	add	x8, x8, #0x0
  425884:	mul	x8, x9, x8
  425888:	add	x8, x8, #0x1
  42588c:	lsl	x8, x8, #62
  425890:	subs	x8, x8, #0x1
  425894:	mov	x9, #0x2                   	// #2
  425898:	mul	x8, x8, x9
  42589c:	add	x8, x8, #0x1
  4258a0:	str	x8, [sp, #2304]
  4258a4:	b	4258c8 <readlinkat@plt+0x22998>
  4258a8:	ldr	x8, [sp, #5152]
  4258ac:	ldur	x8, [x8, #-48]
  4258b0:	mov	x9, xzr
  4258b4:	mul	x8, x9, x8
  4258b8:	add	x8, x8, #0x0
  4258bc:	mul	x8, x9, x8
  4258c0:	subs	x8, x8, #0x1
  4258c4:	str	x8, [sp, #2304]
  4258c8:	ldr	x8, [sp, #2304]
  4258cc:	ldr	x9, [sp, #5152]
  4258d0:	ldur	x9, [x9, #-48]
  4258d4:	add	x8, x8, x9
  4258d8:	cmp	x8, #0x0
  4258dc:	cset	w10, lt  // lt = tstop
  4258e0:	tbnz	w10, #0, 425a4c <readlinkat@plt+0x22b1c>
  4258e4:	b	4259f4 <readlinkat@plt+0x22ac4>
  4258e8:	ldr	x8, [sp, #5152]
  4258ec:	ldur	x8, [x8, #-48]
  4258f0:	mov	x9, xzr
  4258f4:	mul	x8, x9, x8
  4258f8:	add	x8, x8, #0x0
  4258fc:	mul	x8, x9, x8
  425900:	subs	x8, x8, #0x1
  425904:	cmp	x8, #0x0
  425908:	cset	w10, ge  // ge = tcont
  42590c:	tbnz	w10, #0, 42594c <readlinkat@plt+0x22a1c>
  425910:	ldr	x8, [sp, #5152]
  425914:	ldur	x8, [x8, #-48]
  425918:	mov	x9, xzr
  42591c:	mul	x8, x9, x8
  425920:	add	x8, x8, #0x0
  425924:	mul	x8, x9, x8
  425928:	add	x8, x8, #0x1
  42592c:	lsl	x8, x8, #62
  425930:	subs	x8, x8, #0x1
  425934:	mov	x9, #0x2                   	// #2
  425938:	mul	x8, x8, x9
  42593c:	add	x8, x8, #0x1
  425940:	mvn	x8, x8
  425944:	str	x8, [sp, #2296]
  425948:	b	42596c <readlinkat@plt+0x22a3c>
  42594c:	ldr	x8, [sp, #5152]
  425950:	ldur	x8, [x8, #-48]
  425954:	mov	x9, xzr
  425958:	mul	x8, x9, x8
  42595c:	add	x8, x8, #0x0
  425960:	mul	x8, x9, x8
  425964:	add	x8, x8, #0x0
  425968:	str	x8, [sp, #2296]
  42596c:	ldr	x8, [sp, #2296]
  425970:	ldr	x9, [sp, #5152]
  425974:	ldur	x9, [x9, #-48]
  425978:	add	x8, x8, x9
  42597c:	mov	x9, xzr
  425980:	cmp	x9, x8
  425984:	cset	w10, lt  // lt = tstop
  425988:	tbnz	w10, #0, 425a4c <readlinkat@plt+0x22b1c>
  42598c:	b	4259f4 <readlinkat@plt+0x22ac4>
  425990:	ldr	w8, [sp, #2996]
  425994:	tbnz	w8, #0, 42599c <readlinkat@plt+0x22a6c>
  425998:	b	4259a8 <readlinkat@plt+0x22a78>
  42599c:	ldr	w8, [sp, #2992]
  4259a0:	tbnz	w8, #0, 425a4c <readlinkat@plt+0x22b1c>
  4259a4:	b	4259f4 <readlinkat@plt+0x22ac4>
  4259a8:	ldr	x8, [sp, #5152]
  4259ac:	ldur	x8, [x8, #-48]
  4259b0:	cmp	x8, #0x0
  4259b4:	cset	w9, ge  // ge = tcont
  4259b8:	tbnz	w9, #0, 4259dc <readlinkat@plt+0x22aac>
  4259bc:	ldr	x8, [sp, #5152]
  4259c0:	ldur	x8, [x8, #-48]
  4259c4:	mov	x9, xzr
  4259c8:	subs	x8, x9, x8
  4259cc:	cmp	x8, #0x0
  4259d0:	cset	w10, le
  4259d4:	tbnz	w10, #0, 425a4c <readlinkat@plt+0x22b1c>
  4259d8:	b	4259f4 <readlinkat@plt+0x22ac4>
  4259dc:	ldr	x8, [sp, #5152]
  4259e0:	ldur	x8, [x8, #-48]
  4259e4:	mov	x9, xzr
  4259e8:	cmp	x9, x8
  4259ec:	cset	w10, lt  // lt = tstop
  4259f0:	tbnz	w10, #0, 425a4c <readlinkat@plt+0x22b1c>
  4259f4:	ldr	x8, [sp, #5152]
  4259f8:	ldur	x8, [x8, #-48]
  4259fc:	mov	x9, xzr
  425a00:	mneg	x8, x8, x9
  425a04:	subs	x8, x8, #0x1
  425a08:	cmp	x8, #0x0
  425a0c:	cset	w10, ge  // ge = tcont
  425a10:	tbnz	w10, #0, 425a30 <readlinkat@plt+0x22b00>
  425a14:	ldr	x8, [sp, #5152]
  425a18:	ldur	x8, [x8, #-48]
  425a1c:	mov	x9, xzr
  425a20:	subs	x8, x9, x8
  425a24:	mov	x9, #0xffffffff80000000    	// #-2147483648
  425a28:	cmp	x8, x9
  425a2c:	b.lt	425a4c <readlinkat@plt+0x22b1c>  // b.tstop
  425a30:	ldr	x8, [sp, #5152]
  425a34:	ldur	x8, [x8, #-48]
  425a38:	mov	x9, xzr
  425a3c:	subs	x8, x9, x8
  425a40:	mov	x9, #0x7fffffff            	// #2147483647
  425a44:	cmp	x9, x8
  425a48:	b.ge	425a78 <readlinkat@plt+0x22b48>  // b.tcont
  425a4c:	ldr	x8, [sp, #5152]
  425a50:	ldur	x8, [x8, #-48]
  425a54:	mov	w9, wzr
  425a58:	subs	w8, w9, w8
  425a5c:	mov	w0, w8
  425a60:	sxtw	x10, w0
  425a64:	ldur	x11, [x29, #-8]
  425a68:	str	x10, [x11, #64]
  425a6c:	ldr	w8, [sp, #2992]
  425a70:	tbnz	w8, #0, 426698 <readlinkat@plt+0x23768>
  425a74:	b	42669c <readlinkat@plt+0x2376c>
  425a78:	ldr	x8, [sp, #5152]
  425a7c:	ldur	x8, [x8, #-48]
  425a80:	mov	w9, wzr
  425a84:	subs	w8, w9, w8
  425a88:	mov	w0, w8
  425a8c:	sxtw	x10, w0
  425a90:	ldur	x11, [x29, #-8]
  425a94:	str	x10, [x11, #64]
  425a98:	ldr	w8, [sp, #2996]
  425a9c:	tbnz	w8, #0, 426698 <readlinkat@plt+0x23768>
  425aa0:	b	42669c <readlinkat@plt+0x2376c>
  425aa4:	ldr	w8, [sp, #2992]
  425aa8:	tbnz	w8, #0, 425ab0 <readlinkat@plt+0x22b80>
  425aac:	b	4260a4 <readlinkat@plt+0x23174>
  425ab0:	ldr	w8, [sp, #2996]
  425ab4:	tbnz	w8, #0, 425abc <readlinkat@plt+0x22b8c>
  425ab8:	b	425db0 <readlinkat@plt+0x22e80>
  425abc:	ldr	x8, [sp, #5152]
  425ac0:	ldur	x8, [x8, #-48]
  425ac4:	mov	x9, xzr
  425ac8:	mul	x8, x9, x8
  425acc:	add	x8, x8, #0x0
  425ad0:	mul	x8, x9, x8
  425ad4:	subs	x8, x8, #0x1
  425ad8:	cmp	x8, #0x0
  425adc:	cset	w10, ge  // ge = tcont
  425ae0:	tbnz	w10, #0, 425b20 <readlinkat@plt+0x22bf0>
  425ae4:	ldr	x8, [sp, #5152]
  425ae8:	ldur	x8, [x8, #-48]
  425aec:	mov	x9, xzr
  425af0:	mul	x8, x9, x8
  425af4:	add	x8, x8, #0x0
  425af8:	mul	x8, x9, x8
  425afc:	add	x8, x8, #0x1
  425b00:	lsl	x8, x8, #62
  425b04:	subs	x8, x8, #0x1
  425b08:	mov	x9, #0x2                   	// #2
  425b0c:	mul	x8, x8, x9
  425b10:	add	x8, x8, #0x1
  425b14:	mvn	x8, x8
  425b18:	str	x8, [sp, #2288]
  425b1c:	b	425b40 <readlinkat@plt+0x22c10>
  425b20:	ldr	x8, [sp, #5152]
  425b24:	ldur	x8, [x8, #-48]
  425b28:	mov	x9, xzr
  425b2c:	mul	x8, x9, x8
  425b30:	add	x8, x8, #0x0
  425b34:	mul	x8, x9, x8
  425b38:	add	x8, x8, #0x0
  425b3c:	str	x8, [sp, #2288]
  425b40:	ldr	x8, [sp, #2288]
  425b44:	cmp	x8, #0x0
  425b48:	cset	w9, ge  // ge = tcont
  425b4c:	tbnz	w9, #0, 425cac <readlinkat@plt+0x22d7c>
  425b50:	ldr	x8, [sp, #5152]
  425b54:	ldur	x8, [x8, #-48]
  425b58:	cmp	x8, #0x0
  425b5c:	cset	w9, ge  // ge = tcont
  425b60:	tbnz	w9, #0, 425c04 <readlinkat@plt+0x22cd4>
  425b64:	ldr	x8, [sp, #5152]
  425b68:	ldur	x8, [x8, #-48]
  425b6c:	mov	x9, xzr
  425b70:	mul	x8, x9, x8
  425b74:	add	x8, x8, #0x0
  425b78:	mul	x8, x9, x8
  425b7c:	subs	x8, x8, #0x1
  425b80:	cmp	x8, #0x0
  425b84:	cset	w10, ge  // ge = tcont
  425b88:	tbnz	w10, #0, 425bc4 <readlinkat@plt+0x22c94>
  425b8c:	ldr	x8, [sp, #5152]
  425b90:	ldur	x8, [x8, #-48]
  425b94:	mov	x9, xzr
  425b98:	mul	x8, x9, x8
  425b9c:	add	x8, x8, #0x0
  425ba0:	mul	x8, x9, x8
  425ba4:	add	x8, x8, #0x1
  425ba8:	lsl	x8, x8, #62
  425bac:	subs	x8, x8, #0x1
  425bb0:	mov	x9, #0x2                   	// #2
  425bb4:	mul	x8, x8, x9
  425bb8:	add	x8, x8, #0x1
  425bbc:	str	x8, [sp, #2280]
  425bc0:	b	425be4 <readlinkat@plt+0x22cb4>
  425bc4:	ldr	x8, [sp, #5152]
  425bc8:	ldur	x8, [x8, #-48]
  425bcc:	mov	x9, xzr
  425bd0:	mul	x8, x9, x8
  425bd4:	add	x8, x8, #0x0
  425bd8:	mul	x8, x9, x8
  425bdc:	subs	x8, x8, #0x1
  425be0:	str	x8, [sp, #2280]
  425be4:	ldr	x8, [sp, #2280]
  425be8:	ldr	x9, [sp, #5152]
  425bec:	ldur	x9, [x9, #-48]
  425bf0:	add	x8, x8, x9
  425bf4:	cmp	x8, #0x0
  425bf8:	cset	w10, lt  // lt = tstop
  425bfc:	tbnz	w10, #0, 425d68 <readlinkat@plt+0x22e38>
  425c00:	b	425d10 <readlinkat@plt+0x22de0>
  425c04:	ldr	x8, [sp, #5152]
  425c08:	ldur	x8, [x8, #-48]
  425c0c:	mov	x9, xzr
  425c10:	mul	x8, x9, x8
  425c14:	add	x8, x8, #0x0
  425c18:	mul	x8, x9, x8
  425c1c:	subs	x8, x8, #0x1
  425c20:	cmp	x8, #0x0
  425c24:	cset	w10, ge  // ge = tcont
  425c28:	tbnz	w10, #0, 425c68 <readlinkat@plt+0x22d38>
  425c2c:	ldr	x8, [sp, #5152]
  425c30:	ldur	x8, [x8, #-48]
  425c34:	mov	x9, xzr
  425c38:	mul	x8, x9, x8
  425c3c:	add	x8, x8, #0x0
  425c40:	mul	x8, x9, x8
  425c44:	add	x8, x8, #0x1
  425c48:	lsl	x8, x8, #62
  425c4c:	subs	x8, x8, #0x1
  425c50:	mov	x9, #0x2                   	// #2
  425c54:	mul	x8, x8, x9
  425c58:	add	x8, x8, #0x1
  425c5c:	mvn	x8, x8
  425c60:	str	x8, [sp, #2272]
  425c64:	b	425c88 <readlinkat@plt+0x22d58>
  425c68:	ldr	x8, [sp, #5152]
  425c6c:	ldur	x8, [x8, #-48]
  425c70:	mov	x9, xzr
  425c74:	mul	x8, x9, x8
  425c78:	add	x8, x8, #0x0
  425c7c:	mul	x8, x9, x8
  425c80:	add	x8, x8, #0x0
  425c84:	str	x8, [sp, #2272]
  425c88:	ldr	x8, [sp, #2272]
  425c8c:	ldr	x9, [sp, #5152]
  425c90:	ldur	x9, [x9, #-48]
  425c94:	add	x8, x8, x9
  425c98:	mov	x9, xzr
  425c9c:	cmp	x9, x8
  425ca0:	cset	w10, lt  // lt = tstop
  425ca4:	tbnz	w10, #0, 425d68 <readlinkat@plt+0x22e38>
  425ca8:	b	425d10 <readlinkat@plt+0x22de0>
  425cac:	ldr	w8, [sp, #2996]
  425cb0:	tbnz	w8, #0, 425cb8 <readlinkat@plt+0x22d88>
  425cb4:	b	425cc4 <readlinkat@plt+0x22d94>
  425cb8:	ldr	w8, [sp, #2992]
  425cbc:	tbnz	w8, #0, 425d68 <readlinkat@plt+0x22e38>
  425cc0:	b	425d10 <readlinkat@plt+0x22de0>
  425cc4:	ldr	x8, [sp, #5152]
  425cc8:	ldur	x8, [x8, #-48]
  425ccc:	cmp	x8, #0x0
  425cd0:	cset	w9, ge  // ge = tcont
  425cd4:	tbnz	w9, #0, 425cf8 <readlinkat@plt+0x22dc8>
  425cd8:	ldr	x8, [sp, #5152]
  425cdc:	ldur	x8, [x8, #-48]
  425ce0:	mov	x9, xzr
  425ce4:	subs	x8, x9, x8
  425ce8:	cmp	x8, #0x0
  425cec:	cset	w10, le
  425cf0:	tbnz	w10, #0, 425d68 <readlinkat@plt+0x22e38>
  425cf4:	b	425d10 <readlinkat@plt+0x22de0>
  425cf8:	ldr	x8, [sp, #5152]
  425cfc:	ldur	x8, [x8, #-48]
  425d00:	mov	x9, xzr
  425d04:	cmp	x9, x8
  425d08:	cset	w10, lt  // lt = tstop
  425d0c:	tbnz	w10, #0, 425d68 <readlinkat@plt+0x22e38>
  425d10:	ldr	x8, [sp, #5152]
  425d14:	ldur	x8, [x8, #-48]
  425d18:	mov	x9, xzr
  425d1c:	mneg	x8, x8, x9
  425d20:	subs	x8, x8, #0x1
  425d24:	cmp	x8, #0x0
  425d28:	cset	w10, ge  // ge = tcont
  425d2c:	tbnz	w10, #0, 425d4c <readlinkat@plt+0x22e1c>
  425d30:	ldr	x8, [sp, #5152]
  425d34:	ldur	x8, [x8, #-48]
  425d38:	mov	x9, xzr
  425d3c:	subs	x8, x9, x8
  425d40:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  425d44:	cmp	x8, x9
  425d48:	b.lt	425d68 <readlinkat@plt+0x22e38>  // b.tstop
  425d4c:	ldr	x8, [sp, #5152]
  425d50:	ldur	x8, [x8, #-48]
  425d54:	mov	x9, xzr
  425d58:	subs	x8, x9, x8
  425d5c:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  425d60:	cmp	x9, x8
  425d64:	b.ge	425d8c <readlinkat@plt+0x22e5c>  // b.tcont
  425d68:	ldr	x8, [sp, #5152]
  425d6c:	ldur	x8, [x8, #-48]
  425d70:	mov	x9, xzr
  425d74:	subs	x8, x9, x8
  425d78:	ldur	x9, [x29, #-8]
  425d7c:	str	x8, [x9, #64]
  425d80:	ldr	w10, [sp, #2992]
  425d84:	tbnz	w10, #0, 426698 <readlinkat@plt+0x23768>
  425d88:	b	42669c <readlinkat@plt+0x2376c>
  425d8c:	ldr	x8, [sp, #5152]
  425d90:	ldur	x8, [x8, #-48]
  425d94:	mov	x9, xzr
  425d98:	subs	x8, x9, x8
  425d9c:	ldur	x9, [x29, #-8]
  425da0:	str	x8, [x9, #64]
  425da4:	ldr	w10, [sp, #2996]
  425da8:	tbnz	w10, #0, 426698 <readlinkat@plt+0x23768>
  425dac:	b	42669c <readlinkat@plt+0x2376c>
  425db0:	ldr	x8, [sp, #5152]
  425db4:	ldur	x8, [x8, #-48]
  425db8:	mov	x9, xzr
  425dbc:	mul	x8, x9, x8
  425dc0:	add	x8, x8, #0x0
  425dc4:	mul	x8, x9, x8
  425dc8:	subs	x8, x8, #0x1
  425dcc:	cmp	x8, #0x0
  425dd0:	cset	w10, ge  // ge = tcont
  425dd4:	tbnz	w10, #0, 425e14 <readlinkat@plt+0x22ee4>
  425dd8:	ldr	x8, [sp, #5152]
  425ddc:	ldur	x8, [x8, #-48]
  425de0:	mov	x9, xzr
  425de4:	mul	x8, x9, x8
  425de8:	add	x8, x8, #0x0
  425dec:	mul	x8, x9, x8
  425df0:	add	x8, x8, #0x1
  425df4:	lsl	x8, x8, #62
  425df8:	subs	x8, x8, #0x1
  425dfc:	mov	x9, #0x2                   	// #2
  425e00:	mul	x8, x8, x9
  425e04:	add	x8, x8, #0x1
  425e08:	mvn	x8, x8
  425e0c:	str	x8, [sp, #2264]
  425e10:	b	425e34 <readlinkat@plt+0x22f04>
  425e14:	ldr	x8, [sp, #5152]
  425e18:	ldur	x8, [x8, #-48]
  425e1c:	mov	x9, xzr
  425e20:	mul	x8, x9, x8
  425e24:	add	x8, x8, #0x0
  425e28:	mul	x8, x9, x8
  425e2c:	add	x8, x8, #0x0
  425e30:	str	x8, [sp, #2264]
  425e34:	ldr	x8, [sp, #2264]
  425e38:	cmp	x8, #0x0
  425e3c:	cset	w9, ge  // ge = tcont
  425e40:	tbnz	w9, #0, 425fa0 <readlinkat@plt+0x23070>
  425e44:	ldr	x8, [sp, #5152]
  425e48:	ldur	x8, [x8, #-48]
  425e4c:	cmp	x8, #0x0
  425e50:	cset	w9, ge  // ge = tcont
  425e54:	tbnz	w9, #0, 425ef8 <readlinkat@plt+0x22fc8>
  425e58:	ldr	x8, [sp, #5152]
  425e5c:	ldur	x8, [x8, #-48]
  425e60:	mov	x9, xzr
  425e64:	mul	x8, x9, x8
  425e68:	add	x8, x8, #0x0
  425e6c:	mul	x8, x9, x8
  425e70:	subs	x8, x8, #0x1
  425e74:	cmp	x8, #0x0
  425e78:	cset	w10, ge  // ge = tcont
  425e7c:	tbnz	w10, #0, 425eb8 <readlinkat@plt+0x22f88>
  425e80:	ldr	x8, [sp, #5152]
  425e84:	ldur	x8, [x8, #-48]
  425e88:	mov	x9, xzr
  425e8c:	mul	x8, x9, x8
  425e90:	add	x8, x8, #0x0
  425e94:	mul	x8, x9, x8
  425e98:	add	x8, x8, #0x1
  425e9c:	lsl	x8, x8, #62
  425ea0:	subs	x8, x8, #0x1
  425ea4:	mov	x9, #0x2                   	// #2
  425ea8:	mul	x8, x8, x9
  425eac:	add	x8, x8, #0x1
  425eb0:	str	x8, [sp, #2256]
  425eb4:	b	425ed8 <readlinkat@plt+0x22fa8>
  425eb8:	ldr	x8, [sp, #5152]
  425ebc:	ldur	x8, [x8, #-48]
  425ec0:	mov	x9, xzr
  425ec4:	mul	x8, x9, x8
  425ec8:	add	x8, x8, #0x0
  425ecc:	mul	x8, x9, x8
  425ed0:	subs	x8, x8, #0x1
  425ed4:	str	x8, [sp, #2256]
  425ed8:	ldr	x8, [sp, #2256]
  425edc:	ldr	x9, [sp, #5152]
  425ee0:	ldur	x9, [x9, #-48]
  425ee4:	add	x8, x8, x9
  425ee8:	cmp	x8, #0x0
  425eec:	cset	w10, lt  // lt = tstop
  425ef0:	tbnz	w10, #0, 42605c <readlinkat@plt+0x2312c>
  425ef4:	b	426004 <readlinkat@plt+0x230d4>
  425ef8:	ldr	x8, [sp, #5152]
  425efc:	ldur	x8, [x8, #-48]
  425f00:	mov	x9, xzr
  425f04:	mul	x8, x9, x8
  425f08:	add	x8, x8, #0x0
  425f0c:	mul	x8, x9, x8
  425f10:	subs	x8, x8, #0x1
  425f14:	cmp	x8, #0x0
  425f18:	cset	w10, ge  // ge = tcont
  425f1c:	tbnz	w10, #0, 425f5c <readlinkat@plt+0x2302c>
  425f20:	ldr	x8, [sp, #5152]
  425f24:	ldur	x8, [x8, #-48]
  425f28:	mov	x9, xzr
  425f2c:	mul	x8, x9, x8
  425f30:	add	x8, x8, #0x0
  425f34:	mul	x8, x9, x8
  425f38:	add	x8, x8, #0x1
  425f3c:	lsl	x8, x8, #62
  425f40:	subs	x8, x8, #0x1
  425f44:	mov	x9, #0x2                   	// #2
  425f48:	mul	x8, x8, x9
  425f4c:	add	x8, x8, #0x1
  425f50:	mvn	x8, x8
  425f54:	str	x8, [sp, #2248]
  425f58:	b	425f7c <readlinkat@plt+0x2304c>
  425f5c:	ldr	x8, [sp, #5152]
  425f60:	ldur	x8, [x8, #-48]
  425f64:	mov	x9, xzr
  425f68:	mul	x8, x9, x8
  425f6c:	add	x8, x8, #0x0
  425f70:	mul	x8, x9, x8
  425f74:	add	x8, x8, #0x0
  425f78:	str	x8, [sp, #2248]
  425f7c:	ldr	x8, [sp, #2248]
  425f80:	ldr	x9, [sp, #5152]
  425f84:	ldur	x9, [x9, #-48]
  425f88:	add	x8, x8, x9
  425f8c:	mov	x9, xzr
  425f90:	cmp	x9, x8
  425f94:	cset	w10, lt  // lt = tstop
  425f98:	tbnz	w10, #0, 42605c <readlinkat@plt+0x2312c>
  425f9c:	b	426004 <readlinkat@plt+0x230d4>
  425fa0:	ldr	w8, [sp, #2996]
  425fa4:	tbnz	w8, #0, 425fac <readlinkat@plt+0x2307c>
  425fa8:	b	425fb8 <readlinkat@plt+0x23088>
  425fac:	ldr	w8, [sp, #2992]
  425fb0:	tbnz	w8, #0, 42605c <readlinkat@plt+0x2312c>
  425fb4:	b	426004 <readlinkat@plt+0x230d4>
  425fb8:	ldr	x8, [sp, #5152]
  425fbc:	ldur	x8, [x8, #-48]
  425fc0:	cmp	x8, #0x0
  425fc4:	cset	w9, ge  // ge = tcont
  425fc8:	tbnz	w9, #0, 425fec <readlinkat@plt+0x230bc>
  425fcc:	ldr	x8, [sp, #5152]
  425fd0:	ldur	x8, [x8, #-48]
  425fd4:	mov	x9, xzr
  425fd8:	subs	x8, x9, x8
  425fdc:	cmp	x8, #0x0
  425fe0:	cset	w10, le
  425fe4:	tbnz	w10, #0, 42605c <readlinkat@plt+0x2312c>
  425fe8:	b	426004 <readlinkat@plt+0x230d4>
  425fec:	ldr	x8, [sp, #5152]
  425ff0:	ldur	x8, [x8, #-48]
  425ff4:	mov	x9, xzr
  425ff8:	cmp	x9, x8
  425ffc:	cset	w10, lt  // lt = tstop
  426000:	tbnz	w10, #0, 42605c <readlinkat@plt+0x2312c>
  426004:	ldr	x8, [sp, #5152]
  426008:	ldur	x8, [x8, #-48]
  42600c:	mov	x9, xzr
  426010:	mneg	x8, x8, x9
  426014:	subs	x8, x8, #0x1
  426018:	cmp	x8, #0x0
  42601c:	cset	w10, ge  // ge = tcont
  426020:	tbnz	w10, #0, 426040 <readlinkat@plt+0x23110>
  426024:	ldr	x8, [sp, #5152]
  426028:	ldur	x8, [x8, #-48]
  42602c:	mov	x9, xzr
  426030:	subs	x8, x9, x8
  426034:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  426038:	cmp	x8, x9
  42603c:	b.lt	42605c <readlinkat@plt+0x2312c>  // b.tstop
  426040:	ldr	x8, [sp, #5152]
  426044:	ldur	x8, [x8, #-48]
  426048:	mov	x9, xzr
  42604c:	subs	x8, x9, x8
  426050:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  426054:	cmp	x9, x8
  426058:	b.ge	426080 <readlinkat@plt+0x23150>  // b.tcont
  42605c:	ldr	x8, [sp, #5152]
  426060:	ldur	x8, [x8, #-48]
  426064:	mov	x9, xzr
  426068:	subs	x8, x9, x8
  42606c:	ldur	x9, [x29, #-8]
  426070:	str	x8, [x9, #64]
  426074:	ldr	w10, [sp, #2992]
  426078:	tbnz	w10, #0, 426698 <readlinkat@plt+0x23768>
  42607c:	b	42669c <readlinkat@plt+0x2376c>
  426080:	ldr	x8, [sp, #5152]
  426084:	ldur	x8, [x8, #-48]
  426088:	mov	x9, xzr
  42608c:	subs	x8, x9, x8
  426090:	ldur	x9, [x29, #-8]
  426094:	str	x8, [x9, #64]
  426098:	ldr	w10, [sp, #2996]
  42609c:	tbnz	w10, #0, 426698 <readlinkat@plt+0x23768>
  4260a0:	b	42669c <readlinkat@plt+0x2376c>
  4260a4:	ldr	w8, [sp, #2996]
  4260a8:	tbnz	w8, #0, 4260b0 <readlinkat@plt+0x23180>
  4260ac:	b	4263a4 <readlinkat@plt+0x23474>
  4260b0:	ldr	x8, [sp, #5152]
  4260b4:	ldur	x8, [x8, #-48]
  4260b8:	mov	x9, xzr
  4260bc:	mul	x8, x9, x8
  4260c0:	add	x8, x8, #0x0
  4260c4:	mul	x8, x9, x8
  4260c8:	subs	x8, x8, #0x1
  4260cc:	cmp	x8, #0x0
  4260d0:	cset	w10, ge  // ge = tcont
  4260d4:	tbnz	w10, #0, 426114 <readlinkat@plt+0x231e4>
  4260d8:	ldr	x8, [sp, #5152]
  4260dc:	ldur	x8, [x8, #-48]
  4260e0:	mov	x9, xzr
  4260e4:	mul	x8, x9, x8
  4260e8:	add	x8, x8, #0x0
  4260ec:	mul	x8, x9, x8
  4260f0:	add	x8, x8, #0x1
  4260f4:	lsl	x8, x8, #62
  4260f8:	subs	x8, x8, #0x1
  4260fc:	mov	x9, #0x2                   	// #2
  426100:	mul	x8, x8, x9
  426104:	add	x8, x8, #0x1
  426108:	mvn	x8, x8
  42610c:	str	x8, [sp, #2240]
  426110:	b	426134 <readlinkat@plt+0x23204>
  426114:	ldr	x8, [sp, #5152]
  426118:	ldur	x8, [x8, #-48]
  42611c:	mov	x9, xzr
  426120:	mul	x8, x9, x8
  426124:	add	x8, x8, #0x0
  426128:	mul	x8, x9, x8
  42612c:	add	x8, x8, #0x0
  426130:	str	x8, [sp, #2240]
  426134:	ldr	x8, [sp, #2240]
  426138:	cmp	x8, #0x0
  42613c:	cset	w9, ge  // ge = tcont
  426140:	tbnz	w9, #0, 4262a0 <readlinkat@plt+0x23370>
  426144:	ldr	x8, [sp, #5152]
  426148:	ldur	x8, [x8, #-48]
  42614c:	cmp	x8, #0x0
  426150:	cset	w9, ge  // ge = tcont
  426154:	tbnz	w9, #0, 4261f8 <readlinkat@plt+0x232c8>
  426158:	ldr	x8, [sp, #5152]
  42615c:	ldur	x8, [x8, #-48]
  426160:	mov	x9, xzr
  426164:	mul	x8, x9, x8
  426168:	add	x8, x8, #0x0
  42616c:	mul	x8, x9, x8
  426170:	subs	x8, x8, #0x1
  426174:	cmp	x8, #0x0
  426178:	cset	w10, ge  // ge = tcont
  42617c:	tbnz	w10, #0, 4261b8 <readlinkat@plt+0x23288>
  426180:	ldr	x8, [sp, #5152]
  426184:	ldur	x8, [x8, #-48]
  426188:	mov	x9, xzr
  42618c:	mul	x8, x9, x8
  426190:	add	x8, x8, #0x0
  426194:	mul	x8, x9, x8
  426198:	add	x8, x8, #0x1
  42619c:	lsl	x8, x8, #62
  4261a0:	subs	x8, x8, #0x1
  4261a4:	mov	x9, #0x2                   	// #2
  4261a8:	mul	x8, x8, x9
  4261ac:	add	x8, x8, #0x1
  4261b0:	str	x8, [sp, #2232]
  4261b4:	b	4261d8 <readlinkat@plt+0x232a8>
  4261b8:	ldr	x8, [sp, #5152]
  4261bc:	ldur	x8, [x8, #-48]
  4261c0:	mov	x9, xzr
  4261c4:	mul	x8, x9, x8
  4261c8:	add	x8, x8, #0x0
  4261cc:	mul	x8, x9, x8
  4261d0:	subs	x8, x8, #0x1
  4261d4:	str	x8, [sp, #2232]
  4261d8:	ldr	x8, [sp, #2232]
  4261dc:	ldr	x9, [sp, #5152]
  4261e0:	ldur	x9, [x9, #-48]
  4261e4:	add	x8, x8, x9
  4261e8:	cmp	x8, #0x0
  4261ec:	cset	w10, lt  // lt = tstop
  4261f0:	tbnz	w10, #0, 42635c <readlinkat@plt+0x2342c>
  4261f4:	b	426304 <readlinkat@plt+0x233d4>
  4261f8:	ldr	x8, [sp, #5152]
  4261fc:	ldur	x8, [x8, #-48]
  426200:	mov	x9, xzr
  426204:	mul	x8, x9, x8
  426208:	add	x8, x8, #0x0
  42620c:	mul	x8, x9, x8
  426210:	subs	x8, x8, #0x1
  426214:	cmp	x8, #0x0
  426218:	cset	w10, ge  // ge = tcont
  42621c:	tbnz	w10, #0, 42625c <readlinkat@plt+0x2332c>
  426220:	ldr	x8, [sp, #5152]
  426224:	ldur	x8, [x8, #-48]
  426228:	mov	x9, xzr
  42622c:	mul	x8, x9, x8
  426230:	add	x8, x8, #0x0
  426234:	mul	x8, x9, x8
  426238:	add	x8, x8, #0x1
  42623c:	lsl	x8, x8, #62
  426240:	subs	x8, x8, #0x1
  426244:	mov	x9, #0x2                   	// #2
  426248:	mul	x8, x8, x9
  42624c:	add	x8, x8, #0x1
  426250:	mvn	x8, x8
  426254:	str	x8, [sp, #2224]
  426258:	b	42627c <readlinkat@plt+0x2334c>
  42625c:	ldr	x8, [sp, #5152]
  426260:	ldur	x8, [x8, #-48]
  426264:	mov	x9, xzr
  426268:	mul	x8, x9, x8
  42626c:	add	x8, x8, #0x0
  426270:	mul	x8, x9, x8
  426274:	add	x8, x8, #0x0
  426278:	str	x8, [sp, #2224]
  42627c:	ldr	x8, [sp, #2224]
  426280:	ldr	x9, [sp, #5152]
  426284:	ldur	x9, [x9, #-48]
  426288:	add	x8, x8, x9
  42628c:	mov	x9, xzr
  426290:	cmp	x9, x8
  426294:	cset	w10, lt  // lt = tstop
  426298:	tbnz	w10, #0, 42635c <readlinkat@plt+0x2342c>
  42629c:	b	426304 <readlinkat@plt+0x233d4>
  4262a0:	ldr	w8, [sp, #2996]
  4262a4:	tbnz	w8, #0, 4262ac <readlinkat@plt+0x2337c>
  4262a8:	b	4262b8 <readlinkat@plt+0x23388>
  4262ac:	ldr	w8, [sp, #2992]
  4262b0:	tbnz	w8, #0, 42635c <readlinkat@plt+0x2342c>
  4262b4:	b	426304 <readlinkat@plt+0x233d4>
  4262b8:	ldr	x8, [sp, #5152]
  4262bc:	ldur	x8, [x8, #-48]
  4262c0:	cmp	x8, #0x0
  4262c4:	cset	w9, ge  // ge = tcont
  4262c8:	tbnz	w9, #0, 4262ec <readlinkat@plt+0x233bc>
  4262cc:	ldr	x8, [sp, #5152]
  4262d0:	ldur	x8, [x8, #-48]
  4262d4:	mov	x9, xzr
  4262d8:	subs	x8, x9, x8
  4262dc:	cmp	x8, #0x0
  4262e0:	cset	w10, le
  4262e4:	tbnz	w10, #0, 42635c <readlinkat@plt+0x2342c>
  4262e8:	b	426304 <readlinkat@plt+0x233d4>
  4262ec:	ldr	x8, [sp, #5152]
  4262f0:	ldur	x8, [x8, #-48]
  4262f4:	mov	x9, xzr
  4262f8:	cmp	x9, x8
  4262fc:	cset	w10, lt  // lt = tstop
  426300:	tbnz	w10, #0, 42635c <readlinkat@plt+0x2342c>
  426304:	ldr	x8, [sp, #5152]
  426308:	ldur	x8, [x8, #-48]
  42630c:	mov	x9, xzr
  426310:	mneg	x8, x8, x9
  426314:	subs	x8, x8, #0x1
  426318:	cmp	x8, #0x0
  42631c:	cset	w10, ge  // ge = tcont
  426320:	tbnz	w10, #0, 426340 <readlinkat@plt+0x23410>
  426324:	ldr	x8, [sp, #5152]
  426328:	ldur	x8, [x8, #-48]
  42632c:	mov	x9, xzr
  426330:	subs	x8, x9, x8
  426334:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  426338:	cmp	x8, x9
  42633c:	b.lt	42635c <readlinkat@plt+0x2342c>  // b.tstop
  426340:	ldr	x8, [sp, #5152]
  426344:	ldur	x8, [x8, #-48]
  426348:	mov	x9, xzr
  42634c:	subs	x8, x9, x8
  426350:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  426354:	cmp	x9, x8
  426358:	b.ge	426380 <readlinkat@plt+0x23450>  // b.tcont
  42635c:	ldr	x8, [sp, #5152]
  426360:	ldur	x8, [x8, #-48]
  426364:	mov	x9, xzr
  426368:	subs	x8, x9, x8
  42636c:	ldur	x9, [x29, #-8]
  426370:	str	x8, [x9, #64]
  426374:	ldr	w10, [sp, #2992]
  426378:	tbnz	w10, #0, 426698 <readlinkat@plt+0x23768>
  42637c:	b	42669c <readlinkat@plt+0x2376c>
  426380:	ldr	x8, [sp, #5152]
  426384:	ldur	x8, [x8, #-48]
  426388:	mov	x9, xzr
  42638c:	subs	x8, x9, x8
  426390:	ldur	x9, [x29, #-8]
  426394:	str	x8, [x9, #64]
  426398:	ldr	w10, [sp, #2996]
  42639c:	tbnz	w10, #0, 426698 <readlinkat@plt+0x23768>
  4263a0:	b	42669c <readlinkat@plt+0x2376c>
  4263a4:	ldr	x8, [sp, #5152]
  4263a8:	ldur	x8, [x8, #-48]
  4263ac:	mov	x9, xzr
  4263b0:	mul	x8, x9, x8
  4263b4:	add	x8, x8, #0x0
  4263b8:	mul	x8, x9, x8
  4263bc:	subs	x8, x8, #0x1
  4263c0:	cmp	x8, #0x0
  4263c4:	cset	w10, ge  // ge = tcont
  4263c8:	tbnz	w10, #0, 426408 <readlinkat@plt+0x234d8>
  4263cc:	ldr	x8, [sp, #5152]
  4263d0:	ldur	x8, [x8, #-48]
  4263d4:	mov	x9, xzr
  4263d8:	mul	x8, x9, x8
  4263dc:	add	x8, x8, #0x0
  4263e0:	mul	x8, x9, x8
  4263e4:	add	x8, x8, #0x1
  4263e8:	lsl	x8, x8, #62
  4263ec:	subs	x8, x8, #0x1
  4263f0:	mov	x9, #0x2                   	// #2
  4263f4:	mul	x8, x8, x9
  4263f8:	add	x8, x8, #0x1
  4263fc:	mvn	x8, x8
  426400:	str	x8, [sp, #2216]
  426404:	b	426428 <readlinkat@plt+0x234f8>
  426408:	ldr	x8, [sp, #5152]
  42640c:	ldur	x8, [x8, #-48]
  426410:	mov	x9, xzr
  426414:	mul	x8, x9, x8
  426418:	add	x8, x8, #0x0
  42641c:	mul	x8, x9, x8
  426420:	add	x8, x8, #0x0
  426424:	str	x8, [sp, #2216]
  426428:	ldr	x8, [sp, #2216]
  42642c:	cmp	x8, #0x0
  426430:	cset	w9, ge  // ge = tcont
  426434:	tbnz	w9, #0, 426594 <readlinkat@plt+0x23664>
  426438:	ldr	x8, [sp, #5152]
  42643c:	ldur	x8, [x8, #-48]
  426440:	cmp	x8, #0x0
  426444:	cset	w9, ge  // ge = tcont
  426448:	tbnz	w9, #0, 4264ec <readlinkat@plt+0x235bc>
  42644c:	ldr	x8, [sp, #5152]
  426450:	ldur	x8, [x8, #-48]
  426454:	mov	x9, xzr
  426458:	mul	x8, x9, x8
  42645c:	add	x8, x8, #0x0
  426460:	mul	x8, x9, x8
  426464:	subs	x8, x8, #0x1
  426468:	cmp	x8, #0x0
  42646c:	cset	w10, ge  // ge = tcont
  426470:	tbnz	w10, #0, 4264ac <readlinkat@plt+0x2357c>
  426474:	ldr	x8, [sp, #5152]
  426478:	ldur	x8, [x8, #-48]
  42647c:	mov	x9, xzr
  426480:	mul	x8, x9, x8
  426484:	add	x8, x8, #0x0
  426488:	mul	x8, x9, x8
  42648c:	add	x8, x8, #0x1
  426490:	lsl	x8, x8, #62
  426494:	subs	x8, x8, #0x1
  426498:	mov	x9, #0x2                   	// #2
  42649c:	mul	x8, x8, x9
  4264a0:	add	x8, x8, #0x1
  4264a4:	str	x8, [sp, #2208]
  4264a8:	b	4264cc <readlinkat@plt+0x2359c>
  4264ac:	ldr	x8, [sp, #5152]
  4264b0:	ldur	x8, [x8, #-48]
  4264b4:	mov	x9, xzr
  4264b8:	mul	x8, x9, x8
  4264bc:	add	x8, x8, #0x0
  4264c0:	mul	x8, x9, x8
  4264c4:	subs	x8, x8, #0x1
  4264c8:	str	x8, [sp, #2208]
  4264cc:	ldr	x8, [sp, #2208]
  4264d0:	ldr	x9, [sp, #5152]
  4264d4:	ldur	x9, [x9, #-48]
  4264d8:	add	x8, x8, x9
  4264dc:	cmp	x8, #0x0
  4264e0:	cset	w10, lt  // lt = tstop
  4264e4:	tbnz	w10, #0, 426650 <readlinkat@plt+0x23720>
  4264e8:	b	4265f8 <readlinkat@plt+0x236c8>
  4264ec:	ldr	x8, [sp, #5152]
  4264f0:	ldur	x8, [x8, #-48]
  4264f4:	mov	x9, xzr
  4264f8:	mul	x8, x9, x8
  4264fc:	add	x8, x8, #0x0
  426500:	mul	x8, x9, x8
  426504:	subs	x8, x8, #0x1
  426508:	cmp	x8, #0x0
  42650c:	cset	w10, ge  // ge = tcont
  426510:	tbnz	w10, #0, 426550 <readlinkat@plt+0x23620>
  426514:	ldr	x8, [sp, #5152]
  426518:	ldur	x8, [x8, #-48]
  42651c:	mov	x9, xzr
  426520:	mul	x8, x9, x8
  426524:	add	x8, x8, #0x0
  426528:	mul	x8, x9, x8
  42652c:	add	x8, x8, #0x1
  426530:	lsl	x8, x8, #62
  426534:	subs	x8, x8, #0x1
  426538:	mov	x9, #0x2                   	// #2
  42653c:	mul	x8, x8, x9
  426540:	add	x8, x8, #0x1
  426544:	mvn	x8, x8
  426548:	str	x8, [sp, #2200]
  42654c:	b	426570 <readlinkat@plt+0x23640>
  426550:	ldr	x8, [sp, #5152]
  426554:	ldur	x8, [x8, #-48]
  426558:	mov	x9, xzr
  42655c:	mul	x8, x9, x8
  426560:	add	x8, x8, #0x0
  426564:	mul	x8, x9, x8
  426568:	add	x8, x8, #0x0
  42656c:	str	x8, [sp, #2200]
  426570:	ldr	x8, [sp, #2200]
  426574:	ldr	x9, [sp, #5152]
  426578:	ldur	x9, [x9, #-48]
  42657c:	add	x8, x8, x9
  426580:	mov	x9, xzr
  426584:	cmp	x9, x8
  426588:	cset	w10, lt  // lt = tstop
  42658c:	tbnz	w10, #0, 426650 <readlinkat@plt+0x23720>
  426590:	b	4265f8 <readlinkat@plt+0x236c8>
  426594:	ldr	w8, [sp, #2996]
  426598:	tbnz	w8, #0, 4265a0 <readlinkat@plt+0x23670>
  42659c:	b	4265ac <readlinkat@plt+0x2367c>
  4265a0:	ldr	w8, [sp, #2992]
  4265a4:	tbnz	w8, #0, 426650 <readlinkat@plt+0x23720>
  4265a8:	b	4265f8 <readlinkat@plt+0x236c8>
  4265ac:	ldr	x8, [sp, #5152]
  4265b0:	ldur	x8, [x8, #-48]
  4265b4:	cmp	x8, #0x0
  4265b8:	cset	w9, ge  // ge = tcont
  4265bc:	tbnz	w9, #0, 4265e0 <readlinkat@plt+0x236b0>
  4265c0:	ldr	x8, [sp, #5152]
  4265c4:	ldur	x8, [x8, #-48]
  4265c8:	mov	x9, xzr
  4265cc:	subs	x8, x9, x8
  4265d0:	cmp	x8, #0x0
  4265d4:	cset	w10, le
  4265d8:	tbnz	w10, #0, 426650 <readlinkat@plt+0x23720>
  4265dc:	b	4265f8 <readlinkat@plt+0x236c8>
  4265e0:	ldr	x8, [sp, #5152]
  4265e4:	ldur	x8, [x8, #-48]
  4265e8:	mov	x9, xzr
  4265ec:	cmp	x9, x8
  4265f0:	cset	w10, lt  // lt = tstop
  4265f4:	tbnz	w10, #0, 426650 <readlinkat@plt+0x23720>
  4265f8:	ldr	x8, [sp, #5152]
  4265fc:	ldur	x8, [x8, #-48]
  426600:	mov	x9, xzr
  426604:	mneg	x8, x8, x9
  426608:	subs	x8, x8, #0x1
  42660c:	cmp	x8, #0x0
  426610:	cset	w10, ge  // ge = tcont
  426614:	tbnz	w10, #0, 426634 <readlinkat@plt+0x23704>
  426618:	ldr	x8, [sp, #5152]
  42661c:	ldur	x8, [x8, #-48]
  426620:	mov	x9, xzr
  426624:	subs	x8, x9, x8
  426628:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  42662c:	cmp	x8, x9
  426630:	b.lt	426650 <readlinkat@plt+0x23720>  // b.tstop
  426634:	ldr	x8, [sp, #5152]
  426638:	ldur	x8, [x8, #-48]
  42663c:	mov	x9, xzr
  426640:	subs	x8, x9, x8
  426644:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  426648:	cmp	x9, x8
  42664c:	b.ge	426674 <readlinkat@plt+0x23744>  // b.tcont
  426650:	ldr	x8, [sp, #5152]
  426654:	ldur	x8, [x8, #-48]
  426658:	mov	x9, xzr
  42665c:	subs	x8, x9, x8
  426660:	ldur	x9, [x29, #-8]
  426664:	str	x8, [x9, #64]
  426668:	ldr	w10, [sp, #2992]
  42666c:	tbnz	w10, #0, 426698 <readlinkat@plt+0x23768>
  426670:	b	42669c <readlinkat@plt+0x2376c>
  426674:	ldr	x8, [sp, #5152]
  426678:	ldur	x8, [x8, #-48]
  42667c:	mov	x9, xzr
  426680:	subs	x8, x9, x8
  426684:	ldur	x9, [x29, #-8]
  426688:	str	x8, [x9, #64]
  42668c:	ldr	w10, [sp, #2996]
  426690:	tbnz	w10, #0, 426698 <readlinkat@plt+0x23768>
  426694:	b	42669c <readlinkat@plt+0x2376c>
  426698:	b	437aac <readlinkat@plt+0x34b7c>
  42669c:	ldr	w8, [sp, #2996]
  4266a0:	tbnz	w8, #0, 4266a8 <readlinkat@plt+0x23778>
  4266a4:	b	426d50 <readlinkat@plt+0x23e20>
  4266a8:	ldr	w8, [sp, #2996]
  4266ac:	tbnz	w8, #0, 4266b4 <readlinkat@plt+0x23784>
  4266b0:	b	426a44 <readlinkat@plt+0x23b14>
  4266b4:	ldr	x8, [sp, #5152]
  4266b8:	ldr	x8, [x8, #8]
  4266bc:	lsl	w8, w8, #24
  4266c0:	asr	w8, w8, #24
  4266c4:	mov	w9, wzr
  4266c8:	mul	w8, w9, w8
  4266cc:	add	w8, w8, #0x0
  4266d0:	mul	w8, w9, w8
  4266d4:	subs	w8, w8, #0x1
  4266d8:	cmp	w8, #0x0
  4266dc:	cset	w8, ge  // ge = tcont
  4266e0:	tbnz	w8, #0, 426728 <readlinkat@plt+0x237f8>
  4266e4:	ldr	x8, [sp, #5152]
  4266e8:	ldr	x8, [x8, #8]
  4266ec:	lsl	w8, w8, #24
  4266f0:	asr	w8, w8, #24
  4266f4:	mov	w9, wzr
  4266f8:	mul	w8, w9, w8
  4266fc:	add	w8, w8, #0x0
  426700:	mul	w8, w9, w8
  426704:	add	w8, w8, #0x1
  426708:	lsl	w8, w8, #30
  42670c:	subs	w8, w8, #0x1
  426710:	mov	w9, #0x2                   	// #2
  426714:	mul	w8, w8, w9
  426718:	add	w8, w8, #0x1
  42671c:	mvn	w8, w8
  426720:	str	w8, [sp, #2196]
  426724:	b	426750 <readlinkat@plt+0x23820>
  426728:	ldr	x8, [sp, #5152]
  42672c:	ldr	x8, [x8, #8]
  426730:	lsl	w8, w8, #24
  426734:	asr	w8, w8, #24
  426738:	mov	w9, wzr
  42673c:	mul	w8, w9, w8
  426740:	add	w8, w8, #0x0
  426744:	mul	w8, w9, w8
  426748:	add	w8, w8, #0x0
  42674c:	str	w8, [sp, #2196]
  426750:	ldr	w8, [sp, #2196]
  426754:	cmp	w8, #0x0
  426758:	cset	w8, ge  // ge = tcont
  42675c:	tbnz	w8, #0, 4268fc <readlinkat@plt+0x239cc>
  426760:	ldr	x8, [sp, #5152]
  426764:	ldr	x8, [x8, #8]
  426768:	lsl	w8, w8, #24
  42676c:	asr	w8, w8, #24
  426770:	cmp	w8, #0x0
  426774:	cset	w8, ge  // ge = tcont
  426778:	tbnz	w8, #0, 426838 <readlinkat@plt+0x23908>
  42677c:	ldr	x8, [sp, #5152]
  426780:	ldr	x8, [x8, #8]
  426784:	lsl	w8, w8, #24
  426788:	asr	w8, w8, #24
  42678c:	mov	w9, wzr
  426790:	mul	w8, w9, w8
  426794:	add	w8, w8, #0x0
  426798:	mul	w8, w9, w8
  42679c:	subs	w8, w8, #0x1
  4267a0:	cmp	w8, #0x0
  4267a4:	cset	w8, ge  // ge = tcont
  4267a8:	tbnz	w8, #0, 4267ec <readlinkat@plt+0x238bc>
  4267ac:	ldr	x8, [sp, #5152]
  4267b0:	ldr	x8, [x8, #8]
  4267b4:	lsl	w8, w8, #24
  4267b8:	asr	w8, w8, #24
  4267bc:	mov	w9, wzr
  4267c0:	mul	w8, w9, w8
  4267c4:	add	w8, w8, #0x0
  4267c8:	mul	w8, w9, w8
  4267cc:	add	w8, w8, #0x1
  4267d0:	lsl	w8, w8, #30
  4267d4:	subs	w8, w8, #0x1
  4267d8:	mov	w9, #0x2                   	// #2
  4267dc:	mul	w8, w8, w9
  4267e0:	add	w8, w8, #0x1
  4267e4:	str	w8, [sp, #2192]
  4267e8:	b	426814 <readlinkat@plt+0x238e4>
  4267ec:	ldr	x8, [sp, #5152]
  4267f0:	ldr	x8, [x8, #8]
  4267f4:	lsl	w8, w8, #24
  4267f8:	asr	w8, w8, #24
  4267fc:	mov	w9, wzr
  426800:	mul	w8, w9, w8
  426804:	add	w8, w8, #0x0
  426808:	mul	w8, w9, w8
  42680c:	subs	w8, w8, #0x1
  426810:	str	w8, [sp, #2192]
  426814:	ldr	w8, [sp, #2192]
  426818:	ldr	x9, [sp, #5152]
  42681c:	ldr	x9, [x9, #8]
  426820:	lsl	w9, w9, #24
  426824:	add	w8, w8, w9, asr #24
  426828:	cmp	w8, #0x0
  42682c:	cset	w8, lt  // lt = tstop
  426830:	tbnz	w8, #0, 4269dc <readlinkat@plt+0x23aac>
  426834:	b	426974 <readlinkat@plt+0x23a44>
  426838:	ldr	x8, [sp, #5152]
  42683c:	ldr	x8, [x8, #8]
  426840:	lsl	w8, w8, #24
  426844:	asr	w8, w8, #24
  426848:	mov	w9, wzr
  42684c:	mul	w8, w9, w8
  426850:	add	w8, w8, #0x0
  426854:	mul	w8, w9, w8
  426858:	subs	w8, w8, #0x1
  42685c:	cmp	w8, #0x0
  426860:	cset	w8, ge  // ge = tcont
  426864:	tbnz	w8, #0, 4268ac <readlinkat@plt+0x2397c>
  426868:	ldr	x8, [sp, #5152]
  42686c:	ldr	x8, [x8, #8]
  426870:	lsl	w8, w8, #24
  426874:	asr	w8, w8, #24
  426878:	mov	w9, wzr
  42687c:	mul	w8, w9, w8
  426880:	add	w8, w8, #0x0
  426884:	mul	w8, w9, w8
  426888:	add	w8, w8, #0x1
  42688c:	lsl	w8, w8, #30
  426890:	subs	w8, w8, #0x1
  426894:	mov	w9, #0x2                   	// #2
  426898:	mul	w8, w8, w9
  42689c:	add	w8, w8, #0x1
  4268a0:	mvn	w8, w8
  4268a4:	str	w8, [sp, #2188]
  4268a8:	b	4268d4 <readlinkat@plt+0x239a4>
  4268ac:	ldr	x8, [sp, #5152]
  4268b0:	ldr	x8, [x8, #8]
  4268b4:	lsl	w8, w8, #24
  4268b8:	asr	w8, w8, #24
  4268bc:	mov	w9, wzr
  4268c0:	mul	w8, w9, w8
  4268c4:	add	w8, w8, #0x0
  4268c8:	mul	w8, w9, w8
  4268cc:	add	w8, w8, #0x0
  4268d0:	str	w8, [sp, #2188]
  4268d4:	ldr	w8, [sp, #2188]
  4268d8:	ldr	x9, [sp, #5152]
  4268dc:	ldr	x9, [x9, #8]
  4268e0:	lsl	w9, w9, #24
  4268e4:	add	w8, w8, w9, asr #24
  4268e8:	mov	w9, wzr
  4268ec:	cmp	w9, w8
  4268f0:	cset	w8, lt  // lt = tstop
  4268f4:	tbnz	w8, #0, 4269dc <readlinkat@plt+0x23aac>
  4268f8:	b	426974 <readlinkat@plt+0x23a44>
  4268fc:	ldr	w8, [sp, #2996]
  426900:	tbnz	w8, #0, 426908 <readlinkat@plt+0x239d8>
  426904:	b	426914 <readlinkat@plt+0x239e4>
  426908:	ldr	w8, [sp, #2992]
  42690c:	tbnz	w8, #0, 4269dc <readlinkat@plt+0x23aac>
  426910:	b	426974 <readlinkat@plt+0x23a44>
  426914:	ldr	x8, [sp, #5152]
  426918:	ldr	x8, [x8, #8]
  42691c:	lsl	w8, w8, #24
  426920:	asr	w8, w8, #24
  426924:	cmp	w8, #0x0
  426928:	cset	w8, ge  // ge = tcont
  42692c:	tbnz	w8, #0, 426954 <readlinkat@plt+0x23a24>
  426930:	ldr	x8, [sp, #5152]
  426934:	ldr	x8, [x8, #8]
  426938:	lsl	w8, w8, #24
  42693c:	mov	w9, wzr
  426940:	subs	w8, w9, w8, asr #24
  426944:	cmp	w8, #0x0
  426948:	cset	w8, le
  42694c:	tbnz	w8, #0, 4269dc <readlinkat@plt+0x23aac>
  426950:	b	426974 <readlinkat@plt+0x23a44>
  426954:	ldr	x8, [sp, #5152]
  426958:	ldr	x8, [x8, #8]
  42695c:	lsl	w8, w8, #24
  426960:	asr	w8, w8, #24
  426964:	mov	w9, wzr
  426968:	cmp	w9, w8
  42696c:	cset	w8, lt  // lt = tstop
  426970:	tbnz	w8, #0, 4269dc <readlinkat@plt+0x23aac>
  426974:	ldr	x8, [sp, #5152]
  426978:	ldr	x8, [x8, #8]
  42697c:	lsl	w8, w8, #24
  426980:	asr	w8, w8, #24
  426984:	mov	w9, wzr
  426988:	mneg	w8, w8, w9
  42698c:	subs	w8, w8, #0x1
  426990:	cmp	w8, #0x0
  426994:	cset	w8, ge  // ge = tcont
  426998:	tbnz	w8, #0, 4269bc <readlinkat@plt+0x23a8c>
  42699c:	ldr	x8, [sp, #5152]
  4269a0:	ldr	x8, [x8, #8]
  4269a4:	lsl	w8, w8, #24
  4269a8:	mov	w9, wzr
  4269ac:	subs	w8, w9, w8, asr #24
  4269b0:	mov	w9, #0xffffff80            	// #-128
  4269b4:	cmp	w8, w9
  4269b8:	b.lt	4269dc <readlinkat@plt+0x23aac>  // b.tstop
  4269bc:	ldr	x8, [sp, #5152]
  4269c0:	ldr	x8, [x8, #8]
  4269c4:	lsl	w8, w8, #24
  4269c8:	mov	w9, wzr
  4269cc:	subs	w8, w9, w8, asr #24
  4269d0:	mov	w9, #0x7f                  	// #127
  4269d4:	cmp	w9, w8
  4269d8:	b.ge	426a10 <readlinkat@plt+0x23ae0>  // b.tcont
  4269dc:	ldr	x8, [sp, #5152]
  4269e0:	ldr	x8, [x8, #8]
  4269e4:	lsl	w8, w8, #24
  4269e8:	mov	w9, wzr
  4269ec:	subs	w8, w9, w8, asr #24
  4269f0:	mov	w0, w8
  4269f4:	lsl	x10, x0, #56
  4269f8:	asr	x10, x10, #56
  4269fc:	ldur	x11, [x29, #-8]
  426a00:	str	x10, [x11, #40]
  426a04:	ldr	w8, [sp, #2992]
  426a08:	tbnz	w8, #0, 428618 <readlinkat@plt+0x256e8>
  426a0c:	b	42861c <readlinkat@plt+0x256ec>
  426a10:	ldr	x8, [sp, #5152]
  426a14:	ldr	x8, [x8, #8]
  426a18:	lsl	w8, w8, #24
  426a1c:	mov	w9, wzr
  426a20:	subs	w8, w9, w8, asr #24
  426a24:	mov	w0, w8
  426a28:	lsl	x10, x0, #56
  426a2c:	asr	x10, x10, #56
  426a30:	ldur	x11, [x29, #-8]
  426a34:	str	x10, [x11, #40]
  426a38:	ldr	w8, [sp, #2996]
  426a3c:	tbnz	w8, #0, 428618 <readlinkat@plt+0x256e8>
  426a40:	b	42861c <readlinkat@plt+0x256ec>
  426a44:	ldr	x8, [sp, #5152]
  426a48:	ldr	x8, [x8, #8]
  426a4c:	mov	x9, xzr
  426a50:	mul	x8, x9, x8
  426a54:	add	x8, x8, #0x0
  426a58:	mul	x8, x9, x8
  426a5c:	subs	x8, x8, #0x1
  426a60:	cmp	x8, #0x0
  426a64:	cset	w10, ge  // ge = tcont
  426a68:	tbnz	w10, #0, 426aa8 <readlinkat@plt+0x23b78>
  426a6c:	ldr	x8, [sp, #5152]
  426a70:	ldr	x8, [x8, #8]
  426a74:	mov	x9, xzr
  426a78:	mul	x8, x9, x8
  426a7c:	add	x8, x8, #0x0
  426a80:	mul	x8, x9, x8
  426a84:	add	x8, x8, #0x1
  426a88:	lsl	x8, x8, #62
  426a8c:	subs	x8, x8, #0x1
  426a90:	mov	x9, #0x2                   	// #2
  426a94:	mul	x8, x8, x9
  426a98:	add	x8, x8, #0x1
  426a9c:	mvn	x8, x8
  426aa0:	str	x8, [sp, #2176]
  426aa4:	b	426ac8 <readlinkat@plt+0x23b98>
  426aa8:	ldr	x8, [sp, #5152]
  426aac:	ldr	x8, [x8, #8]
  426ab0:	mov	x9, xzr
  426ab4:	mul	x8, x9, x8
  426ab8:	add	x8, x8, #0x0
  426abc:	mul	x8, x9, x8
  426ac0:	add	x8, x8, #0x0
  426ac4:	str	x8, [sp, #2176]
  426ac8:	ldr	x8, [sp, #2176]
  426acc:	cmp	x8, #0x0
  426ad0:	cset	w9, ge  // ge = tcont
  426ad4:	tbnz	w9, #0, 426c34 <readlinkat@plt+0x23d04>
  426ad8:	ldr	x8, [sp, #5152]
  426adc:	ldr	x8, [x8, #8]
  426ae0:	cmp	x8, #0x0
  426ae4:	cset	w9, ge  // ge = tcont
  426ae8:	tbnz	w9, #0, 426b8c <readlinkat@plt+0x23c5c>
  426aec:	ldr	x8, [sp, #5152]
  426af0:	ldr	x8, [x8, #8]
  426af4:	mov	x9, xzr
  426af8:	mul	x8, x9, x8
  426afc:	add	x8, x8, #0x0
  426b00:	mul	x8, x9, x8
  426b04:	subs	x8, x8, #0x1
  426b08:	cmp	x8, #0x0
  426b0c:	cset	w10, ge  // ge = tcont
  426b10:	tbnz	w10, #0, 426b4c <readlinkat@plt+0x23c1c>
  426b14:	ldr	x8, [sp, #5152]
  426b18:	ldr	x8, [x8, #8]
  426b1c:	mov	x9, xzr
  426b20:	mul	x8, x9, x8
  426b24:	add	x8, x8, #0x0
  426b28:	mul	x8, x9, x8
  426b2c:	add	x8, x8, #0x1
  426b30:	lsl	x8, x8, #62
  426b34:	subs	x8, x8, #0x1
  426b38:	mov	x9, #0x2                   	// #2
  426b3c:	mul	x8, x8, x9
  426b40:	add	x8, x8, #0x1
  426b44:	str	x8, [sp, #2168]
  426b48:	b	426b6c <readlinkat@plt+0x23c3c>
  426b4c:	ldr	x8, [sp, #5152]
  426b50:	ldr	x8, [x8, #8]
  426b54:	mov	x9, xzr
  426b58:	mul	x8, x9, x8
  426b5c:	add	x8, x8, #0x0
  426b60:	mul	x8, x9, x8
  426b64:	subs	x8, x8, #0x1
  426b68:	str	x8, [sp, #2168]
  426b6c:	ldr	x8, [sp, #2168]
  426b70:	ldr	x9, [sp, #5152]
  426b74:	ldr	x9, [x9, #8]
  426b78:	add	x8, x8, x9
  426b7c:	cmp	x8, #0x0
  426b80:	cset	w10, lt  // lt = tstop
  426b84:	tbnz	w10, #0, 426cf0 <readlinkat@plt+0x23dc0>
  426b88:	b	426c98 <readlinkat@plt+0x23d68>
  426b8c:	ldr	x8, [sp, #5152]
  426b90:	ldr	x8, [x8, #8]
  426b94:	mov	x9, xzr
  426b98:	mul	x8, x9, x8
  426b9c:	add	x8, x8, #0x0
  426ba0:	mul	x8, x9, x8
  426ba4:	subs	x8, x8, #0x1
  426ba8:	cmp	x8, #0x0
  426bac:	cset	w10, ge  // ge = tcont
  426bb0:	tbnz	w10, #0, 426bf0 <readlinkat@plt+0x23cc0>
  426bb4:	ldr	x8, [sp, #5152]
  426bb8:	ldr	x8, [x8, #8]
  426bbc:	mov	x9, xzr
  426bc0:	mul	x8, x9, x8
  426bc4:	add	x8, x8, #0x0
  426bc8:	mul	x8, x9, x8
  426bcc:	add	x8, x8, #0x1
  426bd0:	lsl	x8, x8, #62
  426bd4:	subs	x8, x8, #0x1
  426bd8:	mov	x9, #0x2                   	// #2
  426bdc:	mul	x8, x8, x9
  426be0:	add	x8, x8, #0x1
  426be4:	mvn	x8, x8
  426be8:	str	x8, [sp, #2160]
  426bec:	b	426c10 <readlinkat@plt+0x23ce0>
  426bf0:	ldr	x8, [sp, #5152]
  426bf4:	ldr	x8, [x8, #8]
  426bf8:	mov	x9, xzr
  426bfc:	mul	x8, x9, x8
  426c00:	add	x8, x8, #0x0
  426c04:	mul	x8, x9, x8
  426c08:	add	x8, x8, #0x0
  426c0c:	str	x8, [sp, #2160]
  426c10:	ldr	x8, [sp, #2160]
  426c14:	ldr	x9, [sp, #5152]
  426c18:	ldr	x9, [x9, #8]
  426c1c:	add	x8, x8, x9
  426c20:	mov	x9, xzr
  426c24:	cmp	x9, x8
  426c28:	cset	w10, lt  // lt = tstop
  426c2c:	tbnz	w10, #0, 426cf0 <readlinkat@plt+0x23dc0>
  426c30:	b	426c98 <readlinkat@plt+0x23d68>
  426c34:	ldr	w8, [sp, #2996]
  426c38:	tbnz	w8, #0, 426c40 <readlinkat@plt+0x23d10>
  426c3c:	b	426c4c <readlinkat@plt+0x23d1c>
  426c40:	ldr	w8, [sp, #2992]
  426c44:	tbnz	w8, #0, 426cf0 <readlinkat@plt+0x23dc0>
  426c48:	b	426c98 <readlinkat@plt+0x23d68>
  426c4c:	ldr	x8, [sp, #5152]
  426c50:	ldr	x8, [x8, #8]
  426c54:	cmp	x8, #0x0
  426c58:	cset	w9, ge  // ge = tcont
  426c5c:	tbnz	w9, #0, 426c80 <readlinkat@plt+0x23d50>
  426c60:	ldr	x8, [sp, #5152]
  426c64:	ldr	x8, [x8, #8]
  426c68:	mov	x9, xzr
  426c6c:	subs	x8, x9, x8
  426c70:	cmp	x8, #0x0
  426c74:	cset	w10, le
  426c78:	tbnz	w10, #0, 426cf0 <readlinkat@plt+0x23dc0>
  426c7c:	b	426c98 <readlinkat@plt+0x23d68>
  426c80:	ldr	x8, [sp, #5152]
  426c84:	ldr	x8, [x8, #8]
  426c88:	mov	x9, xzr
  426c8c:	cmp	x9, x8
  426c90:	cset	w10, lt  // lt = tstop
  426c94:	tbnz	w10, #0, 426cf0 <readlinkat@plt+0x23dc0>
  426c98:	ldr	x8, [sp, #5152]
  426c9c:	ldr	x8, [x8, #8]
  426ca0:	mov	x9, xzr
  426ca4:	mneg	x8, x8, x9
  426ca8:	subs	x8, x8, #0x1
  426cac:	cmp	x8, #0x0
  426cb0:	cset	w10, ge  // ge = tcont
  426cb4:	tbnz	w10, #0, 426cd4 <readlinkat@plt+0x23da4>
  426cb8:	ldr	x8, [sp, #5152]
  426cbc:	ldr	x8, [x8, #8]
  426cc0:	mov	x9, xzr
  426cc4:	subs	x8, x9, x8
  426cc8:	mov	x9, #0xffffffffffffff80    	// #-128
  426ccc:	cmp	x8, x9
  426cd0:	b.lt	426cf0 <readlinkat@plt+0x23dc0>  // b.tstop
  426cd4:	ldr	x8, [sp, #5152]
  426cd8:	ldr	x8, [x8, #8]
  426cdc:	mov	x9, xzr
  426ce0:	subs	x8, x9, x8
  426ce4:	mov	x9, #0x7f                  	// #127
  426ce8:	cmp	x9, x8
  426cec:	b.ge	426d20 <readlinkat@plt+0x23df0>  // b.tcont
  426cf0:	ldr	x8, [sp, #5152]
  426cf4:	ldr	x8, [x8, #8]
  426cf8:	mov	w9, wzr
  426cfc:	subs	w8, w9, w8
  426d00:	mov	w0, w8
  426d04:	lsl	x10, x0, #56
  426d08:	asr	x10, x10, #56
  426d0c:	ldur	x11, [x29, #-8]
  426d10:	str	x10, [x11, #40]
  426d14:	ldr	w8, [sp, #2992]
  426d18:	tbnz	w8, #0, 428618 <readlinkat@plt+0x256e8>
  426d1c:	b	42861c <readlinkat@plt+0x256ec>
  426d20:	ldr	x8, [sp, #5152]
  426d24:	ldr	x8, [x8, #8]
  426d28:	mov	w9, wzr
  426d2c:	subs	w8, w9, w8
  426d30:	mov	w0, w8
  426d34:	lsl	x10, x0, #56
  426d38:	asr	x10, x10, #56
  426d3c:	ldur	x11, [x29, #-8]
  426d40:	str	x10, [x11, #40]
  426d44:	ldr	w8, [sp, #2996]
  426d48:	tbnz	w8, #0, 428618 <readlinkat@plt+0x256e8>
  426d4c:	b	42861c <readlinkat@plt+0x256ec>
  426d50:	ldr	w8, [sp, #2996]
  426d54:	tbnz	w8, #0, 426d5c <readlinkat@plt+0x23e2c>
  426d58:	b	427404 <readlinkat@plt+0x244d4>
  426d5c:	ldr	w8, [sp, #2996]
  426d60:	tbnz	w8, #0, 426d68 <readlinkat@plt+0x23e38>
  426d64:	b	4270f8 <readlinkat@plt+0x241c8>
  426d68:	ldr	x8, [sp, #5152]
  426d6c:	ldr	x8, [x8, #8]
  426d70:	lsl	w8, w8, #16
  426d74:	asr	w8, w8, #16
  426d78:	mov	w9, wzr
  426d7c:	mul	w8, w9, w8
  426d80:	add	w8, w8, #0x0
  426d84:	mul	w8, w9, w8
  426d88:	subs	w8, w8, #0x1
  426d8c:	cmp	w8, #0x0
  426d90:	cset	w8, ge  // ge = tcont
  426d94:	tbnz	w8, #0, 426ddc <readlinkat@plt+0x23eac>
  426d98:	ldr	x8, [sp, #5152]
  426d9c:	ldr	x8, [x8, #8]
  426da0:	lsl	w8, w8, #16
  426da4:	asr	w8, w8, #16
  426da8:	mov	w9, wzr
  426dac:	mul	w8, w9, w8
  426db0:	add	w8, w8, #0x0
  426db4:	mul	w8, w9, w8
  426db8:	add	w8, w8, #0x1
  426dbc:	lsl	w8, w8, #30
  426dc0:	subs	w8, w8, #0x1
  426dc4:	mov	w9, #0x2                   	// #2
  426dc8:	mul	w8, w8, w9
  426dcc:	add	w8, w8, #0x1
  426dd0:	mvn	w8, w8
  426dd4:	str	w8, [sp, #2156]
  426dd8:	b	426e04 <readlinkat@plt+0x23ed4>
  426ddc:	ldr	x8, [sp, #5152]
  426de0:	ldr	x8, [x8, #8]
  426de4:	lsl	w8, w8, #16
  426de8:	asr	w8, w8, #16
  426dec:	mov	w9, wzr
  426df0:	mul	w8, w9, w8
  426df4:	add	w8, w8, #0x0
  426df8:	mul	w8, w9, w8
  426dfc:	add	w8, w8, #0x0
  426e00:	str	w8, [sp, #2156]
  426e04:	ldr	w8, [sp, #2156]
  426e08:	cmp	w8, #0x0
  426e0c:	cset	w8, ge  // ge = tcont
  426e10:	tbnz	w8, #0, 426fb0 <readlinkat@plt+0x24080>
  426e14:	ldr	x8, [sp, #5152]
  426e18:	ldr	x8, [x8, #8]
  426e1c:	lsl	w8, w8, #16
  426e20:	asr	w8, w8, #16
  426e24:	cmp	w8, #0x0
  426e28:	cset	w8, ge  // ge = tcont
  426e2c:	tbnz	w8, #0, 426eec <readlinkat@plt+0x23fbc>
  426e30:	ldr	x8, [sp, #5152]
  426e34:	ldr	x8, [x8, #8]
  426e38:	lsl	w8, w8, #16
  426e3c:	asr	w8, w8, #16
  426e40:	mov	w9, wzr
  426e44:	mul	w8, w9, w8
  426e48:	add	w8, w8, #0x0
  426e4c:	mul	w8, w9, w8
  426e50:	subs	w8, w8, #0x1
  426e54:	cmp	w8, #0x0
  426e58:	cset	w8, ge  // ge = tcont
  426e5c:	tbnz	w8, #0, 426ea0 <readlinkat@plt+0x23f70>
  426e60:	ldr	x8, [sp, #5152]
  426e64:	ldr	x8, [x8, #8]
  426e68:	lsl	w8, w8, #16
  426e6c:	asr	w8, w8, #16
  426e70:	mov	w9, wzr
  426e74:	mul	w8, w9, w8
  426e78:	add	w8, w8, #0x0
  426e7c:	mul	w8, w9, w8
  426e80:	add	w8, w8, #0x1
  426e84:	lsl	w8, w8, #30
  426e88:	subs	w8, w8, #0x1
  426e8c:	mov	w9, #0x2                   	// #2
  426e90:	mul	w8, w8, w9
  426e94:	add	w8, w8, #0x1
  426e98:	str	w8, [sp, #2152]
  426e9c:	b	426ec8 <readlinkat@plt+0x23f98>
  426ea0:	ldr	x8, [sp, #5152]
  426ea4:	ldr	x8, [x8, #8]
  426ea8:	lsl	w8, w8, #16
  426eac:	asr	w8, w8, #16
  426eb0:	mov	w9, wzr
  426eb4:	mul	w8, w9, w8
  426eb8:	add	w8, w8, #0x0
  426ebc:	mul	w8, w9, w8
  426ec0:	subs	w8, w8, #0x1
  426ec4:	str	w8, [sp, #2152]
  426ec8:	ldr	w8, [sp, #2152]
  426ecc:	ldr	x9, [sp, #5152]
  426ed0:	ldr	x9, [x9, #8]
  426ed4:	lsl	w9, w9, #16
  426ed8:	add	w8, w8, w9, asr #16
  426edc:	cmp	w8, #0x0
  426ee0:	cset	w8, lt  // lt = tstop
  426ee4:	tbnz	w8, #0, 427090 <readlinkat@plt+0x24160>
  426ee8:	b	427028 <readlinkat@plt+0x240f8>
  426eec:	ldr	x8, [sp, #5152]
  426ef0:	ldr	x8, [x8, #8]
  426ef4:	lsl	w8, w8, #16
  426ef8:	asr	w8, w8, #16
  426efc:	mov	w9, wzr
  426f00:	mul	w8, w9, w8
  426f04:	add	w8, w8, #0x0
  426f08:	mul	w8, w9, w8
  426f0c:	subs	w8, w8, #0x1
  426f10:	cmp	w8, #0x0
  426f14:	cset	w8, ge  // ge = tcont
  426f18:	tbnz	w8, #0, 426f60 <readlinkat@plt+0x24030>
  426f1c:	ldr	x8, [sp, #5152]
  426f20:	ldr	x8, [x8, #8]
  426f24:	lsl	w8, w8, #16
  426f28:	asr	w8, w8, #16
  426f2c:	mov	w9, wzr
  426f30:	mul	w8, w9, w8
  426f34:	add	w8, w8, #0x0
  426f38:	mul	w8, w9, w8
  426f3c:	add	w8, w8, #0x1
  426f40:	lsl	w8, w8, #30
  426f44:	subs	w8, w8, #0x1
  426f48:	mov	w9, #0x2                   	// #2
  426f4c:	mul	w8, w8, w9
  426f50:	add	w8, w8, #0x1
  426f54:	mvn	w8, w8
  426f58:	str	w8, [sp, #2148]
  426f5c:	b	426f88 <readlinkat@plt+0x24058>
  426f60:	ldr	x8, [sp, #5152]
  426f64:	ldr	x8, [x8, #8]
  426f68:	lsl	w8, w8, #16
  426f6c:	asr	w8, w8, #16
  426f70:	mov	w9, wzr
  426f74:	mul	w8, w9, w8
  426f78:	add	w8, w8, #0x0
  426f7c:	mul	w8, w9, w8
  426f80:	add	w8, w8, #0x0
  426f84:	str	w8, [sp, #2148]
  426f88:	ldr	w8, [sp, #2148]
  426f8c:	ldr	x9, [sp, #5152]
  426f90:	ldr	x9, [x9, #8]
  426f94:	lsl	w9, w9, #16
  426f98:	add	w8, w8, w9, asr #16
  426f9c:	mov	w9, wzr
  426fa0:	cmp	w9, w8
  426fa4:	cset	w8, lt  // lt = tstop
  426fa8:	tbnz	w8, #0, 427090 <readlinkat@plt+0x24160>
  426fac:	b	427028 <readlinkat@plt+0x240f8>
  426fb0:	ldr	w8, [sp, #2996]
  426fb4:	tbnz	w8, #0, 426fbc <readlinkat@plt+0x2408c>
  426fb8:	b	426fc8 <readlinkat@plt+0x24098>
  426fbc:	ldr	w8, [sp, #2992]
  426fc0:	tbnz	w8, #0, 427090 <readlinkat@plt+0x24160>
  426fc4:	b	427028 <readlinkat@plt+0x240f8>
  426fc8:	ldr	x8, [sp, #5152]
  426fcc:	ldr	x8, [x8, #8]
  426fd0:	lsl	w8, w8, #16
  426fd4:	asr	w8, w8, #16
  426fd8:	cmp	w8, #0x0
  426fdc:	cset	w8, ge  // ge = tcont
  426fe0:	tbnz	w8, #0, 427008 <readlinkat@plt+0x240d8>
  426fe4:	ldr	x8, [sp, #5152]
  426fe8:	ldr	x8, [x8, #8]
  426fec:	lsl	w8, w8, #16
  426ff0:	mov	w9, wzr
  426ff4:	subs	w8, w9, w8, asr #16
  426ff8:	cmp	w8, #0x0
  426ffc:	cset	w8, le
  427000:	tbnz	w8, #0, 427090 <readlinkat@plt+0x24160>
  427004:	b	427028 <readlinkat@plt+0x240f8>
  427008:	ldr	x8, [sp, #5152]
  42700c:	ldr	x8, [x8, #8]
  427010:	lsl	w8, w8, #16
  427014:	asr	w8, w8, #16
  427018:	mov	w9, wzr
  42701c:	cmp	w9, w8
  427020:	cset	w8, lt  // lt = tstop
  427024:	tbnz	w8, #0, 427090 <readlinkat@plt+0x24160>
  427028:	ldr	x8, [sp, #5152]
  42702c:	ldr	x8, [x8, #8]
  427030:	lsl	w8, w8, #16
  427034:	asr	w8, w8, #16
  427038:	mov	w9, wzr
  42703c:	mneg	w8, w8, w9
  427040:	subs	w8, w8, #0x1
  427044:	cmp	w8, #0x0
  427048:	cset	w8, ge  // ge = tcont
  42704c:	tbnz	w8, #0, 427070 <readlinkat@plt+0x24140>
  427050:	ldr	x8, [sp, #5152]
  427054:	ldr	x8, [x8, #8]
  427058:	lsl	w8, w8, #16
  42705c:	mov	w9, wzr
  427060:	subs	w8, w9, w8, asr #16
  427064:	mov	w9, #0xffff8000            	// #-32768
  427068:	cmp	w8, w9
  42706c:	b.lt	427090 <readlinkat@plt+0x24160>  // b.tstop
  427070:	ldr	x8, [sp, #5152]
  427074:	ldr	x8, [x8, #8]
  427078:	lsl	w8, w8, #16
  42707c:	mov	w9, wzr
  427080:	subs	w8, w9, w8, asr #16
  427084:	mov	w9, #0x7fff                	// #32767
  427088:	cmp	w9, w8
  42708c:	b.ge	4270c4 <readlinkat@plt+0x24194>  // b.tcont
  427090:	ldr	x8, [sp, #5152]
  427094:	ldr	x8, [x8, #8]
  427098:	lsl	w8, w8, #16
  42709c:	mov	w9, wzr
  4270a0:	subs	w8, w9, w8, asr #16
  4270a4:	mov	w0, w8
  4270a8:	lsl	x10, x0, #48
  4270ac:	asr	x10, x10, #48
  4270b0:	ldur	x11, [x29, #-8]
  4270b4:	str	x10, [x11, #40]
  4270b8:	ldr	w8, [sp, #2992]
  4270bc:	tbnz	w8, #0, 428618 <readlinkat@plt+0x256e8>
  4270c0:	b	42861c <readlinkat@plt+0x256ec>
  4270c4:	ldr	x8, [sp, #5152]
  4270c8:	ldr	x8, [x8, #8]
  4270cc:	lsl	w8, w8, #16
  4270d0:	mov	w9, wzr
  4270d4:	subs	w8, w9, w8, asr #16
  4270d8:	mov	w0, w8
  4270dc:	lsl	x10, x0, #48
  4270e0:	asr	x10, x10, #48
  4270e4:	ldur	x11, [x29, #-8]
  4270e8:	str	x10, [x11, #40]
  4270ec:	ldr	w8, [sp, #2996]
  4270f0:	tbnz	w8, #0, 428618 <readlinkat@plt+0x256e8>
  4270f4:	b	42861c <readlinkat@plt+0x256ec>
  4270f8:	ldr	x8, [sp, #5152]
  4270fc:	ldr	x8, [x8, #8]
  427100:	mov	x9, xzr
  427104:	mul	x8, x9, x8
  427108:	add	x8, x8, #0x0
  42710c:	mul	x8, x9, x8
  427110:	subs	x8, x8, #0x1
  427114:	cmp	x8, #0x0
  427118:	cset	w10, ge  // ge = tcont
  42711c:	tbnz	w10, #0, 42715c <readlinkat@plt+0x2422c>
  427120:	ldr	x8, [sp, #5152]
  427124:	ldr	x8, [x8, #8]
  427128:	mov	x9, xzr
  42712c:	mul	x8, x9, x8
  427130:	add	x8, x8, #0x0
  427134:	mul	x8, x9, x8
  427138:	add	x8, x8, #0x1
  42713c:	lsl	x8, x8, #62
  427140:	subs	x8, x8, #0x1
  427144:	mov	x9, #0x2                   	// #2
  427148:	mul	x8, x8, x9
  42714c:	add	x8, x8, #0x1
  427150:	mvn	x8, x8
  427154:	str	x8, [sp, #2136]
  427158:	b	42717c <readlinkat@plt+0x2424c>
  42715c:	ldr	x8, [sp, #5152]
  427160:	ldr	x8, [x8, #8]
  427164:	mov	x9, xzr
  427168:	mul	x8, x9, x8
  42716c:	add	x8, x8, #0x0
  427170:	mul	x8, x9, x8
  427174:	add	x8, x8, #0x0
  427178:	str	x8, [sp, #2136]
  42717c:	ldr	x8, [sp, #2136]
  427180:	cmp	x8, #0x0
  427184:	cset	w9, ge  // ge = tcont
  427188:	tbnz	w9, #0, 4272e8 <readlinkat@plt+0x243b8>
  42718c:	ldr	x8, [sp, #5152]
  427190:	ldr	x8, [x8, #8]
  427194:	cmp	x8, #0x0
  427198:	cset	w9, ge  // ge = tcont
  42719c:	tbnz	w9, #0, 427240 <readlinkat@plt+0x24310>
  4271a0:	ldr	x8, [sp, #5152]
  4271a4:	ldr	x8, [x8, #8]
  4271a8:	mov	x9, xzr
  4271ac:	mul	x8, x9, x8
  4271b0:	add	x8, x8, #0x0
  4271b4:	mul	x8, x9, x8
  4271b8:	subs	x8, x8, #0x1
  4271bc:	cmp	x8, #0x0
  4271c0:	cset	w10, ge  // ge = tcont
  4271c4:	tbnz	w10, #0, 427200 <readlinkat@plt+0x242d0>
  4271c8:	ldr	x8, [sp, #5152]
  4271cc:	ldr	x8, [x8, #8]
  4271d0:	mov	x9, xzr
  4271d4:	mul	x8, x9, x8
  4271d8:	add	x8, x8, #0x0
  4271dc:	mul	x8, x9, x8
  4271e0:	add	x8, x8, #0x1
  4271e4:	lsl	x8, x8, #62
  4271e8:	subs	x8, x8, #0x1
  4271ec:	mov	x9, #0x2                   	// #2
  4271f0:	mul	x8, x8, x9
  4271f4:	add	x8, x8, #0x1
  4271f8:	str	x8, [sp, #2128]
  4271fc:	b	427220 <readlinkat@plt+0x242f0>
  427200:	ldr	x8, [sp, #5152]
  427204:	ldr	x8, [x8, #8]
  427208:	mov	x9, xzr
  42720c:	mul	x8, x9, x8
  427210:	add	x8, x8, #0x0
  427214:	mul	x8, x9, x8
  427218:	subs	x8, x8, #0x1
  42721c:	str	x8, [sp, #2128]
  427220:	ldr	x8, [sp, #2128]
  427224:	ldr	x9, [sp, #5152]
  427228:	ldr	x9, [x9, #8]
  42722c:	add	x8, x8, x9
  427230:	cmp	x8, #0x0
  427234:	cset	w10, lt  // lt = tstop
  427238:	tbnz	w10, #0, 4273a4 <readlinkat@plt+0x24474>
  42723c:	b	42734c <readlinkat@plt+0x2441c>
  427240:	ldr	x8, [sp, #5152]
  427244:	ldr	x8, [x8, #8]
  427248:	mov	x9, xzr
  42724c:	mul	x8, x9, x8
  427250:	add	x8, x8, #0x0
  427254:	mul	x8, x9, x8
  427258:	subs	x8, x8, #0x1
  42725c:	cmp	x8, #0x0
  427260:	cset	w10, ge  // ge = tcont
  427264:	tbnz	w10, #0, 4272a4 <readlinkat@plt+0x24374>
  427268:	ldr	x8, [sp, #5152]
  42726c:	ldr	x8, [x8, #8]
  427270:	mov	x9, xzr
  427274:	mul	x8, x9, x8
  427278:	add	x8, x8, #0x0
  42727c:	mul	x8, x9, x8
  427280:	add	x8, x8, #0x1
  427284:	lsl	x8, x8, #62
  427288:	subs	x8, x8, #0x1
  42728c:	mov	x9, #0x2                   	// #2
  427290:	mul	x8, x8, x9
  427294:	add	x8, x8, #0x1
  427298:	mvn	x8, x8
  42729c:	str	x8, [sp, #2120]
  4272a0:	b	4272c4 <readlinkat@plt+0x24394>
  4272a4:	ldr	x8, [sp, #5152]
  4272a8:	ldr	x8, [x8, #8]
  4272ac:	mov	x9, xzr
  4272b0:	mul	x8, x9, x8
  4272b4:	add	x8, x8, #0x0
  4272b8:	mul	x8, x9, x8
  4272bc:	add	x8, x8, #0x0
  4272c0:	str	x8, [sp, #2120]
  4272c4:	ldr	x8, [sp, #2120]
  4272c8:	ldr	x9, [sp, #5152]
  4272cc:	ldr	x9, [x9, #8]
  4272d0:	add	x8, x8, x9
  4272d4:	mov	x9, xzr
  4272d8:	cmp	x9, x8
  4272dc:	cset	w10, lt  // lt = tstop
  4272e0:	tbnz	w10, #0, 4273a4 <readlinkat@plt+0x24474>
  4272e4:	b	42734c <readlinkat@plt+0x2441c>
  4272e8:	ldr	w8, [sp, #2996]
  4272ec:	tbnz	w8, #0, 4272f4 <readlinkat@plt+0x243c4>
  4272f0:	b	427300 <readlinkat@plt+0x243d0>
  4272f4:	ldr	w8, [sp, #2992]
  4272f8:	tbnz	w8, #0, 4273a4 <readlinkat@plt+0x24474>
  4272fc:	b	42734c <readlinkat@plt+0x2441c>
  427300:	ldr	x8, [sp, #5152]
  427304:	ldr	x8, [x8, #8]
  427308:	cmp	x8, #0x0
  42730c:	cset	w9, ge  // ge = tcont
  427310:	tbnz	w9, #0, 427334 <readlinkat@plt+0x24404>
  427314:	ldr	x8, [sp, #5152]
  427318:	ldr	x8, [x8, #8]
  42731c:	mov	x9, xzr
  427320:	subs	x8, x9, x8
  427324:	cmp	x8, #0x0
  427328:	cset	w10, le
  42732c:	tbnz	w10, #0, 4273a4 <readlinkat@plt+0x24474>
  427330:	b	42734c <readlinkat@plt+0x2441c>
  427334:	ldr	x8, [sp, #5152]
  427338:	ldr	x8, [x8, #8]
  42733c:	mov	x9, xzr
  427340:	cmp	x9, x8
  427344:	cset	w10, lt  // lt = tstop
  427348:	tbnz	w10, #0, 4273a4 <readlinkat@plt+0x24474>
  42734c:	ldr	x8, [sp, #5152]
  427350:	ldr	x8, [x8, #8]
  427354:	mov	x9, xzr
  427358:	mneg	x8, x8, x9
  42735c:	subs	x8, x8, #0x1
  427360:	cmp	x8, #0x0
  427364:	cset	w10, ge  // ge = tcont
  427368:	tbnz	w10, #0, 427388 <readlinkat@plt+0x24458>
  42736c:	ldr	x8, [sp, #5152]
  427370:	ldr	x8, [x8, #8]
  427374:	mov	x9, xzr
  427378:	subs	x8, x9, x8
  42737c:	mov	x9, #0xffffffffffff8000    	// #-32768
  427380:	cmp	x8, x9
  427384:	b.lt	4273a4 <readlinkat@plt+0x24474>  // b.tstop
  427388:	ldr	x8, [sp, #5152]
  42738c:	ldr	x8, [x8, #8]
  427390:	mov	x9, xzr
  427394:	subs	x8, x9, x8
  427398:	mov	x9, #0x7fff                	// #32767
  42739c:	cmp	x9, x8
  4273a0:	b.ge	4273d4 <readlinkat@plt+0x244a4>  // b.tcont
  4273a4:	ldr	x8, [sp, #5152]
  4273a8:	ldr	x8, [x8, #8]
  4273ac:	mov	w9, wzr
  4273b0:	subs	w8, w9, w8
  4273b4:	mov	w0, w8
  4273b8:	lsl	x10, x0, #48
  4273bc:	asr	x10, x10, #48
  4273c0:	ldur	x11, [x29, #-8]
  4273c4:	str	x10, [x11, #40]
  4273c8:	ldr	w8, [sp, #2992]
  4273cc:	tbnz	w8, #0, 428618 <readlinkat@plt+0x256e8>
  4273d0:	b	42861c <readlinkat@plt+0x256ec>
  4273d4:	ldr	x8, [sp, #5152]
  4273d8:	ldr	x8, [x8, #8]
  4273dc:	mov	w9, wzr
  4273e0:	subs	w8, w9, w8
  4273e4:	mov	w0, w8
  4273e8:	lsl	x10, x0, #48
  4273ec:	asr	x10, x10, #48
  4273f0:	ldur	x11, [x29, #-8]
  4273f4:	str	x10, [x11, #40]
  4273f8:	ldr	w8, [sp, #2996]
  4273fc:	tbnz	w8, #0, 428618 <readlinkat@plt+0x256e8>
  427400:	b	42861c <readlinkat@plt+0x256ec>
  427404:	ldr	w8, [sp, #2996]
  427408:	tbnz	w8, #0, 427410 <readlinkat@plt+0x244e0>
  42740c:	b	427a24 <readlinkat@plt+0x24af4>
  427410:	ldr	w8, [sp, #2996]
  427414:	tbnz	w8, #0, 42741c <readlinkat@plt+0x244ec>
  427418:	b	427720 <readlinkat@plt+0x247f0>
  42741c:	ldr	x8, [sp, #5152]
  427420:	ldr	x8, [x8, #8]
  427424:	mov	w9, wzr
  427428:	mul	w8, w9, w8
  42742c:	add	w8, w8, #0x0
  427430:	mul	w8, w9, w8
  427434:	subs	w8, w8, #0x1
  427438:	cmp	w8, #0x0
  42743c:	cset	w8, ge  // ge = tcont
  427440:	tbnz	w8, #0, 427480 <readlinkat@plt+0x24550>
  427444:	ldr	x8, [sp, #5152]
  427448:	ldr	x8, [x8, #8]
  42744c:	mov	w9, wzr
  427450:	mul	w8, w9, w8
  427454:	add	w8, w8, #0x0
  427458:	mul	w8, w9, w8
  42745c:	add	w8, w8, #0x1
  427460:	lsl	w8, w8, #30
  427464:	subs	w8, w8, #0x1
  427468:	mov	w9, #0x2                   	// #2
  42746c:	mul	w8, w8, w9
  427470:	add	w8, w8, #0x1
  427474:	mvn	w8, w8
  427478:	str	w8, [sp, #2116]
  42747c:	b	4274a0 <readlinkat@plt+0x24570>
  427480:	ldr	x8, [sp, #5152]
  427484:	ldr	x8, [x8, #8]
  427488:	mov	w9, wzr
  42748c:	mul	w8, w9, w8
  427490:	add	w8, w8, #0x0
  427494:	mul	w8, w9, w8
  427498:	add	w8, w8, #0x0
  42749c:	str	w8, [sp, #2116]
  4274a0:	ldr	w8, [sp, #2116]
  4274a4:	cmp	w8, #0x0
  4274a8:	cset	w8, ge  // ge = tcont
  4274ac:	tbnz	w8, #0, 42760c <readlinkat@plt+0x246dc>
  4274b0:	ldr	x8, [sp, #5152]
  4274b4:	ldr	x8, [x8, #8]
  4274b8:	cmp	w8, #0x0
  4274bc:	cset	w8, ge  // ge = tcont
  4274c0:	tbnz	w8, #0, 427564 <readlinkat@plt+0x24634>
  4274c4:	ldr	x8, [sp, #5152]
  4274c8:	ldr	x8, [x8, #8]
  4274cc:	mov	w9, wzr
  4274d0:	mul	w8, w9, w8
  4274d4:	add	w8, w8, #0x0
  4274d8:	mul	w8, w9, w8
  4274dc:	subs	w8, w8, #0x1
  4274e0:	cmp	w8, #0x0
  4274e4:	cset	w8, ge  // ge = tcont
  4274e8:	tbnz	w8, #0, 427524 <readlinkat@plt+0x245f4>
  4274ec:	ldr	x8, [sp, #5152]
  4274f0:	ldr	x8, [x8, #8]
  4274f4:	mov	w9, wzr
  4274f8:	mul	w8, w9, w8
  4274fc:	add	w8, w8, #0x0
  427500:	mul	w8, w9, w8
  427504:	add	w8, w8, #0x1
  427508:	lsl	w8, w8, #30
  42750c:	subs	w8, w8, #0x1
  427510:	mov	w9, #0x2                   	// #2
  427514:	mul	w8, w8, w9
  427518:	add	w8, w8, #0x1
  42751c:	str	w8, [sp, #2112]
  427520:	b	427544 <readlinkat@plt+0x24614>
  427524:	ldr	x8, [sp, #5152]
  427528:	ldr	x8, [x8, #8]
  42752c:	mov	w9, wzr
  427530:	mul	w8, w9, w8
  427534:	add	w8, w8, #0x0
  427538:	mul	w8, w9, w8
  42753c:	subs	w8, w8, #0x1
  427540:	str	w8, [sp, #2112]
  427544:	ldr	w8, [sp, #2112]
  427548:	ldr	x9, [sp, #5152]
  42754c:	ldr	x9, [x9, #8]
  427550:	add	w8, w8, w9
  427554:	cmp	w8, #0x0
  427558:	cset	w8, lt  // lt = tstop
  42755c:	tbnz	w8, #0, 4276c8 <readlinkat@plt+0x24798>
  427560:	b	427670 <readlinkat@plt+0x24740>
  427564:	ldr	x8, [sp, #5152]
  427568:	ldr	x8, [x8, #8]
  42756c:	mov	w9, wzr
  427570:	mul	w8, w9, w8
  427574:	add	w8, w8, #0x0
  427578:	mul	w8, w9, w8
  42757c:	subs	w8, w8, #0x1
  427580:	cmp	w8, #0x0
  427584:	cset	w8, ge  // ge = tcont
  427588:	tbnz	w8, #0, 4275c8 <readlinkat@plt+0x24698>
  42758c:	ldr	x8, [sp, #5152]
  427590:	ldr	x8, [x8, #8]
  427594:	mov	w9, wzr
  427598:	mul	w8, w9, w8
  42759c:	add	w8, w8, #0x0
  4275a0:	mul	w8, w9, w8
  4275a4:	add	w8, w8, #0x1
  4275a8:	lsl	w8, w8, #30
  4275ac:	subs	w8, w8, #0x1
  4275b0:	mov	w9, #0x2                   	// #2
  4275b4:	mul	w8, w8, w9
  4275b8:	add	w8, w8, #0x1
  4275bc:	mvn	w8, w8
  4275c0:	str	w8, [sp, #2108]
  4275c4:	b	4275e8 <readlinkat@plt+0x246b8>
  4275c8:	ldr	x8, [sp, #5152]
  4275cc:	ldr	x8, [x8, #8]
  4275d0:	mov	w9, wzr
  4275d4:	mul	w8, w9, w8
  4275d8:	add	w8, w8, #0x0
  4275dc:	mul	w8, w9, w8
  4275e0:	add	w8, w8, #0x0
  4275e4:	str	w8, [sp, #2108]
  4275e8:	ldr	w8, [sp, #2108]
  4275ec:	ldr	x9, [sp, #5152]
  4275f0:	ldr	x9, [x9, #8]
  4275f4:	add	w8, w8, w9
  4275f8:	mov	w9, wzr
  4275fc:	cmp	w9, w8
  427600:	cset	w8, lt  // lt = tstop
  427604:	tbnz	w8, #0, 4276c8 <readlinkat@plt+0x24798>
  427608:	b	427670 <readlinkat@plt+0x24740>
  42760c:	ldr	w8, [sp, #2996]
  427610:	tbnz	w8, #0, 427618 <readlinkat@plt+0x246e8>
  427614:	b	427624 <readlinkat@plt+0x246f4>
  427618:	ldr	w8, [sp, #2992]
  42761c:	tbnz	w8, #0, 4276c8 <readlinkat@plt+0x24798>
  427620:	b	427670 <readlinkat@plt+0x24740>
  427624:	ldr	x8, [sp, #5152]
  427628:	ldr	x8, [x8, #8]
  42762c:	cmp	w8, #0x0
  427630:	cset	w8, ge  // ge = tcont
  427634:	tbnz	w8, #0, 427658 <readlinkat@plt+0x24728>
  427638:	ldr	x8, [sp, #5152]
  42763c:	ldr	x8, [x8, #8]
  427640:	mov	w9, wzr
  427644:	subs	w8, w9, w8
  427648:	cmp	w8, #0x0
  42764c:	cset	w8, le
  427650:	tbnz	w8, #0, 4276c8 <readlinkat@plt+0x24798>
  427654:	b	427670 <readlinkat@plt+0x24740>
  427658:	ldr	x8, [sp, #5152]
  42765c:	ldr	x8, [x8, #8]
  427660:	mov	w9, wzr
  427664:	cmp	w9, w8
  427668:	cset	w8, lt  // lt = tstop
  42766c:	tbnz	w8, #0, 4276c8 <readlinkat@plt+0x24798>
  427670:	ldr	x8, [sp, #5152]
  427674:	ldr	x8, [x8, #8]
  427678:	mov	w9, wzr
  42767c:	mneg	w8, w8, w9
  427680:	subs	w8, w8, #0x1
  427684:	cmp	w8, #0x0
  427688:	cset	w8, ge  // ge = tcont
  42768c:	tbnz	w8, #0, 4276ac <readlinkat@plt+0x2477c>
  427690:	ldr	x8, [sp, #5152]
  427694:	ldr	x8, [x8, #8]
  427698:	mov	w9, wzr
  42769c:	subs	w8, w9, w8
  4276a0:	mov	w9, #0x80000000            	// #-2147483648
  4276a4:	cmp	w8, w9
  4276a8:	b.lt	4276c8 <readlinkat@plt+0x24798>  // b.tstop
  4276ac:	ldr	x8, [sp, #5152]
  4276b0:	ldr	x8, [x8, #8]
  4276b4:	mov	w9, wzr
  4276b8:	subs	w8, w9, w8
  4276bc:	mov	w9, #0x7fffffff            	// #2147483647
  4276c0:	cmp	w9, w8
  4276c4:	b.ge	4276f4 <readlinkat@plt+0x247c4>  // b.tcont
  4276c8:	ldr	x8, [sp, #5152]
  4276cc:	ldr	x8, [x8, #8]
  4276d0:	mov	w9, wzr
  4276d4:	subs	w8, w9, w8
  4276d8:	mov	w0, w8
  4276dc:	sxtw	x10, w0
  4276e0:	ldur	x11, [x29, #-8]
  4276e4:	str	x10, [x11, #40]
  4276e8:	ldr	w8, [sp, #2992]
  4276ec:	tbnz	w8, #0, 428618 <readlinkat@plt+0x256e8>
  4276f0:	b	42861c <readlinkat@plt+0x256ec>
  4276f4:	ldr	x8, [sp, #5152]
  4276f8:	ldr	x8, [x8, #8]
  4276fc:	mov	w9, wzr
  427700:	subs	w8, w9, w8
  427704:	mov	w0, w8
  427708:	sxtw	x10, w0
  42770c:	ldur	x11, [x29, #-8]
  427710:	str	x10, [x11, #40]
  427714:	ldr	w8, [sp, #2996]
  427718:	tbnz	w8, #0, 428618 <readlinkat@plt+0x256e8>
  42771c:	b	42861c <readlinkat@plt+0x256ec>
  427720:	ldr	x8, [sp, #5152]
  427724:	ldr	x8, [x8, #8]
  427728:	mov	x9, xzr
  42772c:	mul	x8, x9, x8
  427730:	add	x8, x8, #0x0
  427734:	mul	x8, x9, x8
  427738:	subs	x8, x8, #0x1
  42773c:	cmp	x8, #0x0
  427740:	cset	w10, ge  // ge = tcont
  427744:	tbnz	w10, #0, 427784 <readlinkat@plt+0x24854>
  427748:	ldr	x8, [sp, #5152]
  42774c:	ldr	x8, [x8, #8]
  427750:	mov	x9, xzr
  427754:	mul	x8, x9, x8
  427758:	add	x8, x8, #0x0
  42775c:	mul	x8, x9, x8
  427760:	add	x8, x8, #0x1
  427764:	lsl	x8, x8, #62
  427768:	subs	x8, x8, #0x1
  42776c:	mov	x9, #0x2                   	// #2
  427770:	mul	x8, x8, x9
  427774:	add	x8, x8, #0x1
  427778:	mvn	x8, x8
  42777c:	str	x8, [sp, #2096]
  427780:	b	4277a4 <readlinkat@plt+0x24874>
  427784:	ldr	x8, [sp, #5152]
  427788:	ldr	x8, [x8, #8]
  42778c:	mov	x9, xzr
  427790:	mul	x8, x9, x8
  427794:	add	x8, x8, #0x0
  427798:	mul	x8, x9, x8
  42779c:	add	x8, x8, #0x0
  4277a0:	str	x8, [sp, #2096]
  4277a4:	ldr	x8, [sp, #2096]
  4277a8:	cmp	x8, #0x0
  4277ac:	cset	w9, ge  // ge = tcont
  4277b0:	tbnz	w9, #0, 427910 <readlinkat@plt+0x249e0>
  4277b4:	ldr	x8, [sp, #5152]
  4277b8:	ldr	x8, [x8, #8]
  4277bc:	cmp	x8, #0x0
  4277c0:	cset	w9, ge  // ge = tcont
  4277c4:	tbnz	w9, #0, 427868 <readlinkat@plt+0x24938>
  4277c8:	ldr	x8, [sp, #5152]
  4277cc:	ldr	x8, [x8, #8]
  4277d0:	mov	x9, xzr
  4277d4:	mul	x8, x9, x8
  4277d8:	add	x8, x8, #0x0
  4277dc:	mul	x8, x9, x8
  4277e0:	subs	x8, x8, #0x1
  4277e4:	cmp	x8, #0x0
  4277e8:	cset	w10, ge  // ge = tcont
  4277ec:	tbnz	w10, #0, 427828 <readlinkat@plt+0x248f8>
  4277f0:	ldr	x8, [sp, #5152]
  4277f4:	ldr	x8, [x8, #8]
  4277f8:	mov	x9, xzr
  4277fc:	mul	x8, x9, x8
  427800:	add	x8, x8, #0x0
  427804:	mul	x8, x9, x8
  427808:	add	x8, x8, #0x1
  42780c:	lsl	x8, x8, #62
  427810:	subs	x8, x8, #0x1
  427814:	mov	x9, #0x2                   	// #2
  427818:	mul	x8, x8, x9
  42781c:	add	x8, x8, #0x1
  427820:	str	x8, [sp, #2088]
  427824:	b	427848 <readlinkat@plt+0x24918>
  427828:	ldr	x8, [sp, #5152]
  42782c:	ldr	x8, [x8, #8]
  427830:	mov	x9, xzr
  427834:	mul	x8, x9, x8
  427838:	add	x8, x8, #0x0
  42783c:	mul	x8, x9, x8
  427840:	subs	x8, x8, #0x1
  427844:	str	x8, [sp, #2088]
  427848:	ldr	x8, [sp, #2088]
  42784c:	ldr	x9, [sp, #5152]
  427850:	ldr	x9, [x9, #8]
  427854:	add	x8, x8, x9
  427858:	cmp	x8, #0x0
  42785c:	cset	w10, lt  // lt = tstop
  427860:	tbnz	w10, #0, 4279cc <readlinkat@plt+0x24a9c>
  427864:	b	427974 <readlinkat@plt+0x24a44>
  427868:	ldr	x8, [sp, #5152]
  42786c:	ldr	x8, [x8, #8]
  427870:	mov	x9, xzr
  427874:	mul	x8, x9, x8
  427878:	add	x8, x8, #0x0
  42787c:	mul	x8, x9, x8
  427880:	subs	x8, x8, #0x1
  427884:	cmp	x8, #0x0
  427888:	cset	w10, ge  // ge = tcont
  42788c:	tbnz	w10, #0, 4278cc <readlinkat@plt+0x2499c>
  427890:	ldr	x8, [sp, #5152]
  427894:	ldr	x8, [x8, #8]
  427898:	mov	x9, xzr
  42789c:	mul	x8, x9, x8
  4278a0:	add	x8, x8, #0x0
  4278a4:	mul	x8, x9, x8
  4278a8:	add	x8, x8, #0x1
  4278ac:	lsl	x8, x8, #62
  4278b0:	subs	x8, x8, #0x1
  4278b4:	mov	x9, #0x2                   	// #2
  4278b8:	mul	x8, x8, x9
  4278bc:	add	x8, x8, #0x1
  4278c0:	mvn	x8, x8
  4278c4:	str	x8, [sp, #2080]
  4278c8:	b	4278ec <readlinkat@plt+0x249bc>
  4278cc:	ldr	x8, [sp, #5152]
  4278d0:	ldr	x8, [x8, #8]
  4278d4:	mov	x9, xzr
  4278d8:	mul	x8, x9, x8
  4278dc:	add	x8, x8, #0x0
  4278e0:	mul	x8, x9, x8
  4278e4:	add	x8, x8, #0x0
  4278e8:	str	x8, [sp, #2080]
  4278ec:	ldr	x8, [sp, #2080]
  4278f0:	ldr	x9, [sp, #5152]
  4278f4:	ldr	x9, [x9, #8]
  4278f8:	add	x8, x8, x9
  4278fc:	mov	x9, xzr
  427900:	cmp	x9, x8
  427904:	cset	w10, lt  // lt = tstop
  427908:	tbnz	w10, #0, 4279cc <readlinkat@plt+0x24a9c>
  42790c:	b	427974 <readlinkat@plt+0x24a44>
  427910:	ldr	w8, [sp, #2996]
  427914:	tbnz	w8, #0, 42791c <readlinkat@plt+0x249ec>
  427918:	b	427928 <readlinkat@plt+0x249f8>
  42791c:	ldr	w8, [sp, #2992]
  427920:	tbnz	w8, #0, 4279cc <readlinkat@plt+0x24a9c>
  427924:	b	427974 <readlinkat@plt+0x24a44>
  427928:	ldr	x8, [sp, #5152]
  42792c:	ldr	x8, [x8, #8]
  427930:	cmp	x8, #0x0
  427934:	cset	w9, ge  // ge = tcont
  427938:	tbnz	w9, #0, 42795c <readlinkat@plt+0x24a2c>
  42793c:	ldr	x8, [sp, #5152]
  427940:	ldr	x8, [x8, #8]
  427944:	mov	x9, xzr
  427948:	subs	x8, x9, x8
  42794c:	cmp	x8, #0x0
  427950:	cset	w10, le
  427954:	tbnz	w10, #0, 4279cc <readlinkat@plt+0x24a9c>
  427958:	b	427974 <readlinkat@plt+0x24a44>
  42795c:	ldr	x8, [sp, #5152]
  427960:	ldr	x8, [x8, #8]
  427964:	mov	x9, xzr
  427968:	cmp	x9, x8
  42796c:	cset	w10, lt  // lt = tstop
  427970:	tbnz	w10, #0, 4279cc <readlinkat@plt+0x24a9c>
  427974:	ldr	x8, [sp, #5152]
  427978:	ldr	x8, [x8, #8]
  42797c:	mov	x9, xzr
  427980:	mneg	x8, x8, x9
  427984:	subs	x8, x8, #0x1
  427988:	cmp	x8, #0x0
  42798c:	cset	w10, ge  // ge = tcont
  427990:	tbnz	w10, #0, 4279b0 <readlinkat@plt+0x24a80>
  427994:	ldr	x8, [sp, #5152]
  427998:	ldr	x8, [x8, #8]
  42799c:	mov	x9, xzr
  4279a0:	subs	x8, x9, x8
  4279a4:	mov	x9, #0xffffffff80000000    	// #-2147483648
  4279a8:	cmp	x8, x9
  4279ac:	b.lt	4279cc <readlinkat@plt+0x24a9c>  // b.tstop
  4279b0:	ldr	x8, [sp, #5152]
  4279b4:	ldr	x8, [x8, #8]
  4279b8:	mov	x9, xzr
  4279bc:	subs	x8, x9, x8
  4279c0:	mov	x9, #0x7fffffff            	// #2147483647
  4279c4:	cmp	x9, x8
  4279c8:	b.ge	4279f8 <readlinkat@plt+0x24ac8>  // b.tcont
  4279cc:	ldr	x8, [sp, #5152]
  4279d0:	ldr	x8, [x8, #8]
  4279d4:	mov	w9, wzr
  4279d8:	subs	w8, w9, w8
  4279dc:	mov	w0, w8
  4279e0:	sxtw	x10, w0
  4279e4:	ldur	x11, [x29, #-8]
  4279e8:	str	x10, [x11, #40]
  4279ec:	ldr	w8, [sp, #2992]
  4279f0:	tbnz	w8, #0, 428618 <readlinkat@plt+0x256e8>
  4279f4:	b	42861c <readlinkat@plt+0x256ec>
  4279f8:	ldr	x8, [sp, #5152]
  4279fc:	ldr	x8, [x8, #8]
  427a00:	mov	w9, wzr
  427a04:	subs	w8, w9, w8
  427a08:	mov	w0, w8
  427a0c:	sxtw	x10, w0
  427a10:	ldur	x11, [x29, #-8]
  427a14:	str	x10, [x11, #40]
  427a18:	ldr	w8, [sp, #2996]
  427a1c:	tbnz	w8, #0, 428618 <readlinkat@plt+0x256e8>
  427a20:	b	42861c <readlinkat@plt+0x256ec>
  427a24:	ldr	w8, [sp, #2992]
  427a28:	tbnz	w8, #0, 427a30 <readlinkat@plt+0x24b00>
  427a2c:	b	428024 <readlinkat@plt+0x250f4>
  427a30:	ldr	w8, [sp, #2996]
  427a34:	tbnz	w8, #0, 427a3c <readlinkat@plt+0x24b0c>
  427a38:	b	427d30 <readlinkat@plt+0x24e00>
  427a3c:	ldr	x8, [sp, #5152]
  427a40:	ldr	x8, [x8, #8]
  427a44:	mov	x9, xzr
  427a48:	mul	x8, x9, x8
  427a4c:	add	x8, x8, #0x0
  427a50:	mul	x8, x9, x8
  427a54:	subs	x8, x8, #0x1
  427a58:	cmp	x8, #0x0
  427a5c:	cset	w10, ge  // ge = tcont
  427a60:	tbnz	w10, #0, 427aa0 <readlinkat@plt+0x24b70>
  427a64:	ldr	x8, [sp, #5152]
  427a68:	ldr	x8, [x8, #8]
  427a6c:	mov	x9, xzr
  427a70:	mul	x8, x9, x8
  427a74:	add	x8, x8, #0x0
  427a78:	mul	x8, x9, x8
  427a7c:	add	x8, x8, #0x1
  427a80:	lsl	x8, x8, #62
  427a84:	subs	x8, x8, #0x1
  427a88:	mov	x9, #0x2                   	// #2
  427a8c:	mul	x8, x8, x9
  427a90:	add	x8, x8, #0x1
  427a94:	mvn	x8, x8
  427a98:	str	x8, [sp, #2072]
  427a9c:	b	427ac0 <readlinkat@plt+0x24b90>
  427aa0:	ldr	x8, [sp, #5152]
  427aa4:	ldr	x8, [x8, #8]
  427aa8:	mov	x9, xzr
  427aac:	mul	x8, x9, x8
  427ab0:	add	x8, x8, #0x0
  427ab4:	mul	x8, x9, x8
  427ab8:	add	x8, x8, #0x0
  427abc:	str	x8, [sp, #2072]
  427ac0:	ldr	x8, [sp, #2072]
  427ac4:	cmp	x8, #0x0
  427ac8:	cset	w9, ge  // ge = tcont
  427acc:	tbnz	w9, #0, 427c2c <readlinkat@plt+0x24cfc>
  427ad0:	ldr	x8, [sp, #5152]
  427ad4:	ldr	x8, [x8, #8]
  427ad8:	cmp	x8, #0x0
  427adc:	cset	w9, ge  // ge = tcont
  427ae0:	tbnz	w9, #0, 427b84 <readlinkat@plt+0x24c54>
  427ae4:	ldr	x8, [sp, #5152]
  427ae8:	ldr	x8, [x8, #8]
  427aec:	mov	x9, xzr
  427af0:	mul	x8, x9, x8
  427af4:	add	x8, x8, #0x0
  427af8:	mul	x8, x9, x8
  427afc:	subs	x8, x8, #0x1
  427b00:	cmp	x8, #0x0
  427b04:	cset	w10, ge  // ge = tcont
  427b08:	tbnz	w10, #0, 427b44 <readlinkat@plt+0x24c14>
  427b0c:	ldr	x8, [sp, #5152]
  427b10:	ldr	x8, [x8, #8]
  427b14:	mov	x9, xzr
  427b18:	mul	x8, x9, x8
  427b1c:	add	x8, x8, #0x0
  427b20:	mul	x8, x9, x8
  427b24:	add	x8, x8, #0x1
  427b28:	lsl	x8, x8, #62
  427b2c:	subs	x8, x8, #0x1
  427b30:	mov	x9, #0x2                   	// #2
  427b34:	mul	x8, x8, x9
  427b38:	add	x8, x8, #0x1
  427b3c:	str	x8, [sp, #2064]
  427b40:	b	427b64 <readlinkat@plt+0x24c34>
  427b44:	ldr	x8, [sp, #5152]
  427b48:	ldr	x8, [x8, #8]
  427b4c:	mov	x9, xzr
  427b50:	mul	x8, x9, x8
  427b54:	add	x8, x8, #0x0
  427b58:	mul	x8, x9, x8
  427b5c:	subs	x8, x8, #0x1
  427b60:	str	x8, [sp, #2064]
  427b64:	ldr	x8, [sp, #2064]
  427b68:	ldr	x9, [sp, #5152]
  427b6c:	ldr	x9, [x9, #8]
  427b70:	add	x8, x8, x9
  427b74:	cmp	x8, #0x0
  427b78:	cset	w10, lt  // lt = tstop
  427b7c:	tbnz	w10, #0, 427ce8 <readlinkat@plt+0x24db8>
  427b80:	b	427c90 <readlinkat@plt+0x24d60>
  427b84:	ldr	x8, [sp, #5152]
  427b88:	ldr	x8, [x8, #8]
  427b8c:	mov	x9, xzr
  427b90:	mul	x8, x9, x8
  427b94:	add	x8, x8, #0x0
  427b98:	mul	x8, x9, x8
  427b9c:	subs	x8, x8, #0x1
  427ba0:	cmp	x8, #0x0
  427ba4:	cset	w10, ge  // ge = tcont
  427ba8:	tbnz	w10, #0, 427be8 <readlinkat@plt+0x24cb8>
  427bac:	ldr	x8, [sp, #5152]
  427bb0:	ldr	x8, [x8, #8]
  427bb4:	mov	x9, xzr
  427bb8:	mul	x8, x9, x8
  427bbc:	add	x8, x8, #0x0
  427bc0:	mul	x8, x9, x8
  427bc4:	add	x8, x8, #0x1
  427bc8:	lsl	x8, x8, #62
  427bcc:	subs	x8, x8, #0x1
  427bd0:	mov	x9, #0x2                   	// #2
  427bd4:	mul	x8, x8, x9
  427bd8:	add	x8, x8, #0x1
  427bdc:	mvn	x8, x8
  427be0:	str	x8, [sp, #2056]
  427be4:	b	427c08 <readlinkat@plt+0x24cd8>
  427be8:	ldr	x8, [sp, #5152]
  427bec:	ldr	x8, [x8, #8]
  427bf0:	mov	x9, xzr
  427bf4:	mul	x8, x9, x8
  427bf8:	add	x8, x8, #0x0
  427bfc:	mul	x8, x9, x8
  427c00:	add	x8, x8, #0x0
  427c04:	str	x8, [sp, #2056]
  427c08:	ldr	x8, [sp, #2056]
  427c0c:	ldr	x9, [sp, #5152]
  427c10:	ldr	x9, [x9, #8]
  427c14:	add	x8, x8, x9
  427c18:	mov	x9, xzr
  427c1c:	cmp	x9, x8
  427c20:	cset	w10, lt  // lt = tstop
  427c24:	tbnz	w10, #0, 427ce8 <readlinkat@plt+0x24db8>
  427c28:	b	427c90 <readlinkat@plt+0x24d60>
  427c2c:	ldr	w8, [sp, #2996]
  427c30:	tbnz	w8, #0, 427c38 <readlinkat@plt+0x24d08>
  427c34:	b	427c44 <readlinkat@plt+0x24d14>
  427c38:	ldr	w8, [sp, #2992]
  427c3c:	tbnz	w8, #0, 427ce8 <readlinkat@plt+0x24db8>
  427c40:	b	427c90 <readlinkat@plt+0x24d60>
  427c44:	ldr	x8, [sp, #5152]
  427c48:	ldr	x8, [x8, #8]
  427c4c:	cmp	x8, #0x0
  427c50:	cset	w9, ge  // ge = tcont
  427c54:	tbnz	w9, #0, 427c78 <readlinkat@plt+0x24d48>
  427c58:	ldr	x8, [sp, #5152]
  427c5c:	ldr	x8, [x8, #8]
  427c60:	mov	x9, xzr
  427c64:	subs	x8, x9, x8
  427c68:	cmp	x8, #0x0
  427c6c:	cset	w10, le
  427c70:	tbnz	w10, #0, 427ce8 <readlinkat@plt+0x24db8>
  427c74:	b	427c90 <readlinkat@plt+0x24d60>
  427c78:	ldr	x8, [sp, #5152]
  427c7c:	ldr	x8, [x8, #8]
  427c80:	mov	x9, xzr
  427c84:	cmp	x9, x8
  427c88:	cset	w10, lt  // lt = tstop
  427c8c:	tbnz	w10, #0, 427ce8 <readlinkat@plt+0x24db8>
  427c90:	ldr	x8, [sp, #5152]
  427c94:	ldr	x8, [x8, #8]
  427c98:	mov	x9, xzr
  427c9c:	mneg	x8, x8, x9
  427ca0:	subs	x8, x8, #0x1
  427ca4:	cmp	x8, #0x0
  427ca8:	cset	w10, ge  // ge = tcont
  427cac:	tbnz	w10, #0, 427ccc <readlinkat@plt+0x24d9c>
  427cb0:	ldr	x8, [sp, #5152]
  427cb4:	ldr	x8, [x8, #8]
  427cb8:	mov	x9, xzr
  427cbc:	subs	x8, x9, x8
  427cc0:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  427cc4:	cmp	x8, x9
  427cc8:	b.lt	427ce8 <readlinkat@plt+0x24db8>  // b.tstop
  427ccc:	ldr	x8, [sp, #5152]
  427cd0:	ldr	x8, [x8, #8]
  427cd4:	mov	x9, xzr
  427cd8:	subs	x8, x9, x8
  427cdc:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  427ce0:	cmp	x9, x8
  427ce4:	b.ge	427d0c <readlinkat@plt+0x24ddc>  // b.tcont
  427ce8:	ldr	x8, [sp, #5152]
  427cec:	ldr	x8, [x8, #8]
  427cf0:	mov	x9, xzr
  427cf4:	subs	x8, x9, x8
  427cf8:	ldur	x9, [x29, #-8]
  427cfc:	str	x8, [x9, #40]
  427d00:	ldr	w10, [sp, #2992]
  427d04:	tbnz	w10, #0, 428618 <readlinkat@plt+0x256e8>
  427d08:	b	42861c <readlinkat@plt+0x256ec>
  427d0c:	ldr	x8, [sp, #5152]
  427d10:	ldr	x8, [x8, #8]
  427d14:	mov	x9, xzr
  427d18:	subs	x8, x9, x8
  427d1c:	ldur	x9, [x29, #-8]
  427d20:	str	x8, [x9, #40]
  427d24:	ldr	w10, [sp, #2996]
  427d28:	tbnz	w10, #0, 428618 <readlinkat@plt+0x256e8>
  427d2c:	b	42861c <readlinkat@plt+0x256ec>
  427d30:	ldr	x8, [sp, #5152]
  427d34:	ldr	x8, [x8, #8]
  427d38:	mov	x9, xzr
  427d3c:	mul	x8, x9, x8
  427d40:	add	x8, x8, #0x0
  427d44:	mul	x8, x9, x8
  427d48:	subs	x8, x8, #0x1
  427d4c:	cmp	x8, #0x0
  427d50:	cset	w10, ge  // ge = tcont
  427d54:	tbnz	w10, #0, 427d94 <readlinkat@plt+0x24e64>
  427d58:	ldr	x8, [sp, #5152]
  427d5c:	ldr	x8, [x8, #8]
  427d60:	mov	x9, xzr
  427d64:	mul	x8, x9, x8
  427d68:	add	x8, x8, #0x0
  427d6c:	mul	x8, x9, x8
  427d70:	add	x8, x8, #0x1
  427d74:	lsl	x8, x8, #62
  427d78:	subs	x8, x8, #0x1
  427d7c:	mov	x9, #0x2                   	// #2
  427d80:	mul	x8, x8, x9
  427d84:	add	x8, x8, #0x1
  427d88:	mvn	x8, x8
  427d8c:	str	x8, [sp, #2048]
  427d90:	b	427db4 <readlinkat@plt+0x24e84>
  427d94:	ldr	x8, [sp, #5152]
  427d98:	ldr	x8, [x8, #8]
  427d9c:	mov	x9, xzr
  427da0:	mul	x8, x9, x8
  427da4:	add	x8, x8, #0x0
  427da8:	mul	x8, x9, x8
  427dac:	add	x8, x8, #0x0
  427db0:	str	x8, [sp, #2048]
  427db4:	ldr	x8, [sp, #2048]
  427db8:	cmp	x8, #0x0
  427dbc:	cset	w9, ge  // ge = tcont
  427dc0:	tbnz	w9, #0, 427f20 <readlinkat@plt+0x24ff0>
  427dc4:	ldr	x8, [sp, #5152]
  427dc8:	ldr	x8, [x8, #8]
  427dcc:	cmp	x8, #0x0
  427dd0:	cset	w9, ge  // ge = tcont
  427dd4:	tbnz	w9, #0, 427e78 <readlinkat@plt+0x24f48>
  427dd8:	ldr	x8, [sp, #5152]
  427ddc:	ldr	x8, [x8, #8]
  427de0:	mov	x9, xzr
  427de4:	mul	x8, x9, x8
  427de8:	add	x8, x8, #0x0
  427dec:	mul	x8, x9, x8
  427df0:	subs	x8, x8, #0x1
  427df4:	cmp	x8, #0x0
  427df8:	cset	w10, ge  // ge = tcont
  427dfc:	tbnz	w10, #0, 427e38 <readlinkat@plt+0x24f08>
  427e00:	ldr	x8, [sp, #5152]
  427e04:	ldr	x8, [x8, #8]
  427e08:	mov	x9, xzr
  427e0c:	mul	x8, x9, x8
  427e10:	add	x8, x8, #0x0
  427e14:	mul	x8, x9, x8
  427e18:	add	x8, x8, #0x1
  427e1c:	lsl	x8, x8, #62
  427e20:	subs	x8, x8, #0x1
  427e24:	mov	x9, #0x2                   	// #2
  427e28:	mul	x8, x8, x9
  427e2c:	add	x8, x8, #0x1
  427e30:	str	x8, [sp, #2040]
  427e34:	b	427e58 <readlinkat@plt+0x24f28>
  427e38:	ldr	x8, [sp, #5152]
  427e3c:	ldr	x8, [x8, #8]
  427e40:	mov	x9, xzr
  427e44:	mul	x8, x9, x8
  427e48:	add	x8, x8, #0x0
  427e4c:	mul	x8, x9, x8
  427e50:	subs	x8, x8, #0x1
  427e54:	str	x8, [sp, #2040]
  427e58:	ldr	x8, [sp, #2040]
  427e5c:	ldr	x9, [sp, #5152]
  427e60:	ldr	x9, [x9, #8]
  427e64:	add	x8, x8, x9
  427e68:	cmp	x8, #0x0
  427e6c:	cset	w10, lt  // lt = tstop
  427e70:	tbnz	w10, #0, 427fdc <readlinkat@plt+0x250ac>
  427e74:	b	427f84 <readlinkat@plt+0x25054>
  427e78:	ldr	x8, [sp, #5152]
  427e7c:	ldr	x8, [x8, #8]
  427e80:	mov	x9, xzr
  427e84:	mul	x8, x9, x8
  427e88:	add	x8, x8, #0x0
  427e8c:	mul	x8, x9, x8
  427e90:	subs	x8, x8, #0x1
  427e94:	cmp	x8, #0x0
  427e98:	cset	w10, ge  // ge = tcont
  427e9c:	tbnz	w10, #0, 427edc <readlinkat@plt+0x24fac>
  427ea0:	ldr	x8, [sp, #5152]
  427ea4:	ldr	x8, [x8, #8]
  427ea8:	mov	x9, xzr
  427eac:	mul	x8, x9, x8
  427eb0:	add	x8, x8, #0x0
  427eb4:	mul	x8, x9, x8
  427eb8:	add	x8, x8, #0x1
  427ebc:	lsl	x8, x8, #62
  427ec0:	subs	x8, x8, #0x1
  427ec4:	mov	x9, #0x2                   	// #2
  427ec8:	mul	x8, x8, x9
  427ecc:	add	x8, x8, #0x1
  427ed0:	mvn	x8, x8
  427ed4:	str	x8, [sp, #2032]
  427ed8:	b	427efc <readlinkat@plt+0x24fcc>
  427edc:	ldr	x8, [sp, #5152]
  427ee0:	ldr	x8, [x8, #8]
  427ee4:	mov	x9, xzr
  427ee8:	mul	x8, x9, x8
  427eec:	add	x8, x8, #0x0
  427ef0:	mul	x8, x9, x8
  427ef4:	add	x8, x8, #0x0
  427ef8:	str	x8, [sp, #2032]
  427efc:	ldr	x8, [sp, #2032]
  427f00:	ldr	x9, [sp, #5152]
  427f04:	ldr	x9, [x9, #8]
  427f08:	add	x8, x8, x9
  427f0c:	mov	x9, xzr
  427f10:	cmp	x9, x8
  427f14:	cset	w10, lt  // lt = tstop
  427f18:	tbnz	w10, #0, 427fdc <readlinkat@plt+0x250ac>
  427f1c:	b	427f84 <readlinkat@plt+0x25054>
  427f20:	ldr	w8, [sp, #2996]
  427f24:	tbnz	w8, #0, 427f2c <readlinkat@plt+0x24ffc>
  427f28:	b	427f38 <readlinkat@plt+0x25008>
  427f2c:	ldr	w8, [sp, #2992]
  427f30:	tbnz	w8, #0, 427fdc <readlinkat@plt+0x250ac>
  427f34:	b	427f84 <readlinkat@plt+0x25054>
  427f38:	ldr	x8, [sp, #5152]
  427f3c:	ldr	x8, [x8, #8]
  427f40:	cmp	x8, #0x0
  427f44:	cset	w9, ge  // ge = tcont
  427f48:	tbnz	w9, #0, 427f6c <readlinkat@plt+0x2503c>
  427f4c:	ldr	x8, [sp, #5152]
  427f50:	ldr	x8, [x8, #8]
  427f54:	mov	x9, xzr
  427f58:	subs	x8, x9, x8
  427f5c:	cmp	x8, #0x0
  427f60:	cset	w10, le
  427f64:	tbnz	w10, #0, 427fdc <readlinkat@plt+0x250ac>
  427f68:	b	427f84 <readlinkat@plt+0x25054>
  427f6c:	ldr	x8, [sp, #5152]
  427f70:	ldr	x8, [x8, #8]
  427f74:	mov	x9, xzr
  427f78:	cmp	x9, x8
  427f7c:	cset	w10, lt  // lt = tstop
  427f80:	tbnz	w10, #0, 427fdc <readlinkat@plt+0x250ac>
  427f84:	ldr	x8, [sp, #5152]
  427f88:	ldr	x8, [x8, #8]
  427f8c:	mov	x9, xzr
  427f90:	mneg	x8, x8, x9
  427f94:	subs	x8, x8, #0x1
  427f98:	cmp	x8, #0x0
  427f9c:	cset	w10, ge  // ge = tcont
  427fa0:	tbnz	w10, #0, 427fc0 <readlinkat@plt+0x25090>
  427fa4:	ldr	x8, [sp, #5152]
  427fa8:	ldr	x8, [x8, #8]
  427fac:	mov	x9, xzr
  427fb0:	subs	x8, x9, x8
  427fb4:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  427fb8:	cmp	x8, x9
  427fbc:	b.lt	427fdc <readlinkat@plt+0x250ac>  // b.tstop
  427fc0:	ldr	x8, [sp, #5152]
  427fc4:	ldr	x8, [x8, #8]
  427fc8:	mov	x9, xzr
  427fcc:	subs	x8, x9, x8
  427fd0:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  427fd4:	cmp	x9, x8
  427fd8:	b.ge	428000 <readlinkat@plt+0x250d0>  // b.tcont
  427fdc:	ldr	x8, [sp, #5152]
  427fe0:	ldr	x8, [x8, #8]
  427fe4:	mov	x9, xzr
  427fe8:	subs	x8, x9, x8
  427fec:	ldur	x9, [x29, #-8]
  427ff0:	str	x8, [x9, #40]
  427ff4:	ldr	w10, [sp, #2992]
  427ff8:	tbnz	w10, #0, 428618 <readlinkat@plt+0x256e8>
  427ffc:	b	42861c <readlinkat@plt+0x256ec>
  428000:	ldr	x8, [sp, #5152]
  428004:	ldr	x8, [x8, #8]
  428008:	mov	x9, xzr
  42800c:	subs	x8, x9, x8
  428010:	ldur	x9, [x29, #-8]
  428014:	str	x8, [x9, #40]
  428018:	ldr	w10, [sp, #2996]
  42801c:	tbnz	w10, #0, 428618 <readlinkat@plt+0x256e8>
  428020:	b	42861c <readlinkat@plt+0x256ec>
  428024:	ldr	w8, [sp, #2996]
  428028:	tbnz	w8, #0, 428030 <readlinkat@plt+0x25100>
  42802c:	b	428324 <readlinkat@plt+0x253f4>
  428030:	ldr	x8, [sp, #5152]
  428034:	ldr	x8, [x8, #8]
  428038:	mov	x9, xzr
  42803c:	mul	x8, x9, x8
  428040:	add	x8, x8, #0x0
  428044:	mul	x8, x9, x8
  428048:	subs	x8, x8, #0x1
  42804c:	cmp	x8, #0x0
  428050:	cset	w10, ge  // ge = tcont
  428054:	tbnz	w10, #0, 428094 <readlinkat@plt+0x25164>
  428058:	ldr	x8, [sp, #5152]
  42805c:	ldr	x8, [x8, #8]
  428060:	mov	x9, xzr
  428064:	mul	x8, x9, x8
  428068:	add	x8, x8, #0x0
  42806c:	mul	x8, x9, x8
  428070:	add	x8, x8, #0x1
  428074:	lsl	x8, x8, #62
  428078:	subs	x8, x8, #0x1
  42807c:	mov	x9, #0x2                   	// #2
  428080:	mul	x8, x8, x9
  428084:	add	x8, x8, #0x1
  428088:	mvn	x8, x8
  42808c:	str	x8, [sp, #2024]
  428090:	b	4280b4 <readlinkat@plt+0x25184>
  428094:	ldr	x8, [sp, #5152]
  428098:	ldr	x8, [x8, #8]
  42809c:	mov	x9, xzr
  4280a0:	mul	x8, x9, x8
  4280a4:	add	x8, x8, #0x0
  4280a8:	mul	x8, x9, x8
  4280ac:	add	x8, x8, #0x0
  4280b0:	str	x8, [sp, #2024]
  4280b4:	ldr	x8, [sp, #2024]
  4280b8:	cmp	x8, #0x0
  4280bc:	cset	w9, ge  // ge = tcont
  4280c0:	tbnz	w9, #0, 428220 <readlinkat@plt+0x252f0>
  4280c4:	ldr	x8, [sp, #5152]
  4280c8:	ldr	x8, [x8, #8]
  4280cc:	cmp	x8, #0x0
  4280d0:	cset	w9, ge  // ge = tcont
  4280d4:	tbnz	w9, #0, 428178 <readlinkat@plt+0x25248>
  4280d8:	ldr	x8, [sp, #5152]
  4280dc:	ldr	x8, [x8, #8]
  4280e0:	mov	x9, xzr
  4280e4:	mul	x8, x9, x8
  4280e8:	add	x8, x8, #0x0
  4280ec:	mul	x8, x9, x8
  4280f0:	subs	x8, x8, #0x1
  4280f4:	cmp	x8, #0x0
  4280f8:	cset	w10, ge  // ge = tcont
  4280fc:	tbnz	w10, #0, 428138 <readlinkat@plt+0x25208>
  428100:	ldr	x8, [sp, #5152]
  428104:	ldr	x8, [x8, #8]
  428108:	mov	x9, xzr
  42810c:	mul	x8, x9, x8
  428110:	add	x8, x8, #0x0
  428114:	mul	x8, x9, x8
  428118:	add	x8, x8, #0x1
  42811c:	lsl	x8, x8, #62
  428120:	subs	x8, x8, #0x1
  428124:	mov	x9, #0x2                   	// #2
  428128:	mul	x8, x8, x9
  42812c:	add	x8, x8, #0x1
  428130:	str	x8, [sp, #2016]
  428134:	b	428158 <readlinkat@plt+0x25228>
  428138:	ldr	x8, [sp, #5152]
  42813c:	ldr	x8, [x8, #8]
  428140:	mov	x9, xzr
  428144:	mul	x8, x9, x8
  428148:	add	x8, x8, #0x0
  42814c:	mul	x8, x9, x8
  428150:	subs	x8, x8, #0x1
  428154:	str	x8, [sp, #2016]
  428158:	ldr	x8, [sp, #2016]
  42815c:	ldr	x9, [sp, #5152]
  428160:	ldr	x9, [x9, #8]
  428164:	add	x8, x8, x9
  428168:	cmp	x8, #0x0
  42816c:	cset	w10, lt  // lt = tstop
  428170:	tbnz	w10, #0, 4282dc <readlinkat@plt+0x253ac>
  428174:	b	428284 <readlinkat@plt+0x25354>
  428178:	ldr	x8, [sp, #5152]
  42817c:	ldr	x8, [x8, #8]
  428180:	mov	x9, xzr
  428184:	mul	x8, x9, x8
  428188:	add	x8, x8, #0x0
  42818c:	mul	x8, x9, x8
  428190:	subs	x8, x8, #0x1
  428194:	cmp	x8, #0x0
  428198:	cset	w10, ge  // ge = tcont
  42819c:	tbnz	w10, #0, 4281dc <readlinkat@plt+0x252ac>
  4281a0:	ldr	x8, [sp, #5152]
  4281a4:	ldr	x8, [x8, #8]
  4281a8:	mov	x9, xzr
  4281ac:	mul	x8, x9, x8
  4281b0:	add	x8, x8, #0x0
  4281b4:	mul	x8, x9, x8
  4281b8:	add	x8, x8, #0x1
  4281bc:	lsl	x8, x8, #62
  4281c0:	subs	x8, x8, #0x1
  4281c4:	mov	x9, #0x2                   	// #2
  4281c8:	mul	x8, x8, x9
  4281cc:	add	x8, x8, #0x1
  4281d0:	mvn	x8, x8
  4281d4:	str	x8, [sp, #2008]
  4281d8:	b	4281fc <readlinkat@plt+0x252cc>
  4281dc:	ldr	x8, [sp, #5152]
  4281e0:	ldr	x8, [x8, #8]
  4281e4:	mov	x9, xzr
  4281e8:	mul	x8, x9, x8
  4281ec:	add	x8, x8, #0x0
  4281f0:	mul	x8, x9, x8
  4281f4:	add	x8, x8, #0x0
  4281f8:	str	x8, [sp, #2008]
  4281fc:	ldr	x8, [sp, #2008]
  428200:	ldr	x9, [sp, #5152]
  428204:	ldr	x9, [x9, #8]
  428208:	add	x8, x8, x9
  42820c:	mov	x9, xzr
  428210:	cmp	x9, x8
  428214:	cset	w10, lt  // lt = tstop
  428218:	tbnz	w10, #0, 4282dc <readlinkat@plt+0x253ac>
  42821c:	b	428284 <readlinkat@plt+0x25354>
  428220:	ldr	w8, [sp, #2996]
  428224:	tbnz	w8, #0, 42822c <readlinkat@plt+0x252fc>
  428228:	b	428238 <readlinkat@plt+0x25308>
  42822c:	ldr	w8, [sp, #2992]
  428230:	tbnz	w8, #0, 4282dc <readlinkat@plt+0x253ac>
  428234:	b	428284 <readlinkat@plt+0x25354>
  428238:	ldr	x8, [sp, #5152]
  42823c:	ldr	x8, [x8, #8]
  428240:	cmp	x8, #0x0
  428244:	cset	w9, ge  // ge = tcont
  428248:	tbnz	w9, #0, 42826c <readlinkat@plt+0x2533c>
  42824c:	ldr	x8, [sp, #5152]
  428250:	ldr	x8, [x8, #8]
  428254:	mov	x9, xzr
  428258:	subs	x8, x9, x8
  42825c:	cmp	x8, #0x0
  428260:	cset	w10, le
  428264:	tbnz	w10, #0, 4282dc <readlinkat@plt+0x253ac>
  428268:	b	428284 <readlinkat@plt+0x25354>
  42826c:	ldr	x8, [sp, #5152]
  428270:	ldr	x8, [x8, #8]
  428274:	mov	x9, xzr
  428278:	cmp	x9, x8
  42827c:	cset	w10, lt  // lt = tstop
  428280:	tbnz	w10, #0, 4282dc <readlinkat@plt+0x253ac>
  428284:	ldr	x8, [sp, #5152]
  428288:	ldr	x8, [x8, #8]
  42828c:	mov	x9, xzr
  428290:	mneg	x8, x8, x9
  428294:	subs	x8, x8, #0x1
  428298:	cmp	x8, #0x0
  42829c:	cset	w10, ge  // ge = tcont
  4282a0:	tbnz	w10, #0, 4282c0 <readlinkat@plt+0x25390>
  4282a4:	ldr	x8, [sp, #5152]
  4282a8:	ldr	x8, [x8, #8]
  4282ac:	mov	x9, xzr
  4282b0:	subs	x8, x9, x8
  4282b4:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  4282b8:	cmp	x8, x9
  4282bc:	b.lt	4282dc <readlinkat@plt+0x253ac>  // b.tstop
  4282c0:	ldr	x8, [sp, #5152]
  4282c4:	ldr	x8, [x8, #8]
  4282c8:	mov	x9, xzr
  4282cc:	subs	x8, x9, x8
  4282d0:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  4282d4:	cmp	x9, x8
  4282d8:	b.ge	428300 <readlinkat@plt+0x253d0>  // b.tcont
  4282dc:	ldr	x8, [sp, #5152]
  4282e0:	ldr	x8, [x8, #8]
  4282e4:	mov	x9, xzr
  4282e8:	subs	x8, x9, x8
  4282ec:	ldur	x9, [x29, #-8]
  4282f0:	str	x8, [x9, #40]
  4282f4:	ldr	w10, [sp, #2992]
  4282f8:	tbnz	w10, #0, 428618 <readlinkat@plt+0x256e8>
  4282fc:	b	42861c <readlinkat@plt+0x256ec>
  428300:	ldr	x8, [sp, #5152]
  428304:	ldr	x8, [x8, #8]
  428308:	mov	x9, xzr
  42830c:	subs	x8, x9, x8
  428310:	ldur	x9, [x29, #-8]
  428314:	str	x8, [x9, #40]
  428318:	ldr	w10, [sp, #2996]
  42831c:	tbnz	w10, #0, 428618 <readlinkat@plt+0x256e8>
  428320:	b	42861c <readlinkat@plt+0x256ec>
  428324:	ldr	x8, [sp, #5152]
  428328:	ldr	x8, [x8, #8]
  42832c:	mov	x9, xzr
  428330:	mul	x8, x9, x8
  428334:	add	x8, x8, #0x0
  428338:	mul	x8, x9, x8
  42833c:	subs	x8, x8, #0x1
  428340:	cmp	x8, #0x0
  428344:	cset	w10, ge  // ge = tcont
  428348:	tbnz	w10, #0, 428388 <readlinkat@plt+0x25458>
  42834c:	ldr	x8, [sp, #5152]
  428350:	ldr	x8, [x8, #8]
  428354:	mov	x9, xzr
  428358:	mul	x8, x9, x8
  42835c:	add	x8, x8, #0x0
  428360:	mul	x8, x9, x8
  428364:	add	x8, x8, #0x1
  428368:	lsl	x8, x8, #62
  42836c:	subs	x8, x8, #0x1
  428370:	mov	x9, #0x2                   	// #2
  428374:	mul	x8, x8, x9
  428378:	add	x8, x8, #0x1
  42837c:	mvn	x8, x8
  428380:	str	x8, [sp, #2000]
  428384:	b	4283a8 <readlinkat@plt+0x25478>
  428388:	ldr	x8, [sp, #5152]
  42838c:	ldr	x8, [x8, #8]
  428390:	mov	x9, xzr
  428394:	mul	x8, x9, x8
  428398:	add	x8, x8, #0x0
  42839c:	mul	x8, x9, x8
  4283a0:	add	x8, x8, #0x0
  4283a4:	str	x8, [sp, #2000]
  4283a8:	ldr	x8, [sp, #2000]
  4283ac:	cmp	x8, #0x0
  4283b0:	cset	w9, ge  // ge = tcont
  4283b4:	tbnz	w9, #0, 428514 <readlinkat@plt+0x255e4>
  4283b8:	ldr	x8, [sp, #5152]
  4283bc:	ldr	x8, [x8, #8]
  4283c0:	cmp	x8, #0x0
  4283c4:	cset	w9, ge  // ge = tcont
  4283c8:	tbnz	w9, #0, 42846c <readlinkat@plt+0x2553c>
  4283cc:	ldr	x8, [sp, #5152]
  4283d0:	ldr	x8, [x8, #8]
  4283d4:	mov	x9, xzr
  4283d8:	mul	x8, x9, x8
  4283dc:	add	x8, x8, #0x0
  4283e0:	mul	x8, x9, x8
  4283e4:	subs	x8, x8, #0x1
  4283e8:	cmp	x8, #0x0
  4283ec:	cset	w10, ge  // ge = tcont
  4283f0:	tbnz	w10, #0, 42842c <readlinkat@plt+0x254fc>
  4283f4:	ldr	x8, [sp, #5152]
  4283f8:	ldr	x8, [x8, #8]
  4283fc:	mov	x9, xzr
  428400:	mul	x8, x9, x8
  428404:	add	x8, x8, #0x0
  428408:	mul	x8, x9, x8
  42840c:	add	x8, x8, #0x1
  428410:	lsl	x8, x8, #62
  428414:	subs	x8, x8, #0x1
  428418:	mov	x9, #0x2                   	// #2
  42841c:	mul	x8, x8, x9
  428420:	add	x8, x8, #0x1
  428424:	str	x8, [sp, #1992]
  428428:	b	42844c <readlinkat@plt+0x2551c>
  42842c:	ldr	x8, [sp, #5152]
  428430:	ldr	x8, [x8, #8]
  428434:	mov	x9, xzr
  428438:	mul	x8, x9, x8
  42843c:	add	x8, x8, #0x0
  428440:	mul	x8, x9, x8
  428444:	subs	x8, x8, #0x1
  428448:	str	x8, [sp, #1992]
  42844c:	ldr	x8, [sp, #1992]
  428450:	ldr	x9, [sp, #5152]
  428454:	ldr	x9, [x9, #8]
  428458:	add	x8, x8, x9
  42845c:	cmp	x8, #0x0
  428460:	cset	w10, lt  // lt = tstop
  428464:	tbnz	w10, #0, 4285d0 <readlinkat@plt+0x256a0>
  428468:	b	428578 <readlinkat@plt+0x25648>
  42846c:	ldr	x8, [sp, #5152]
  428470:	ldr	x8, [x8, #8]
  428474:	mov	x9, xzr
  428478:	mul	x8, x9, x8
  42847c:	add	x8, x8, #0x0
  428480:	mul	x8, x9, x8
  428484:	subs	x8, x8, #0x1
  428488:	cmp	x8, #0x0
  42848c:	cset	w10, ge  // ge = tcont
  428490:	tbnz	w10, #0, 4284d0 <readlinkat@plt+0x255a0>
  428494:	ldr	x8, [sp, #5152]
  428498:	ldr	x8, [x8, #8]
  42849c:	mov	x9, xzr
  4284a0:	mul	x8, x9, x8
  4284a4:	add	x8, x8, #0x0
  4284a8:	mul	x8, x9, x8
  4284ac:	add	x8, x8, #0x1
  4284b0:	lsl	x8, x8, #62
  4284b4:	subs	x8, x8, #0x1
  4284b8:	mov	x9, #0x2                   	// #2
  4284bc:	mul	x8, x8, x9
  4284c0:	add	x8, x8, #0x1
  4284c4:	mvn	x8, x8
  4284c8:	str	x8, [sp, #1984]
  4284cc:	b	4284f0 <readlinkat@plt+0x255c0>
  4284d0:	ldr	x8, [sp, #5152]
  4284d4:	ldr	x8, [x8, #8]
  4284d8:	mov	x9, xzr
  4284dc:	mul	x8, x9, x8
  4284e0:	add	x8, x8, #0x0
  4284e4:	mul	x8, x9, x8
  4284e8:	add	x8, x8, #0x0
  4284ec:	str	x8, [sp, #1984]
  4284f0:	ldr	x8, [sp, #1984]
  4284f4:	ldr	x9, [sp, #5152]
  4284f8:	ldr	x9, [x9, #8]
  4284fc:	add	x8, x8, x9
  428500:	mov	x9, xzr
  428504:	cmp	x9, x8
  428508:	cset	w10, lt  // lt = tstop
  42850c:	tbnz	w10, #0, 4285d0 <readlinkat@plt+0x256a0>
  428510:	b	428578 <readlinkat@plt+0x25648>
  428514:	ldr	w8, [sp, #2996]
  428518:	tbnz	w8, #0, 428520 <readlinkat@plt+0x255f0>
  42851c:	b	42852c <readlinkat@plt+0x255fc>
  428520:	ldr	w8, [sp, #2992]
  428524:	tbnz	w8, #0, 4285d0 <readlinkat@plt+0x256a0>
  428528:	b	428578 <readlinkat@plt+0x25648>
  42852c:	ldr	x8, [sp, #5152]
  428530:	ldr	x8, [x8, #8]
  428534:	cmp	x8, #0x0
  428538:	cset	w9, ge  // ge = tcont
  42853c:	tbnz	w9, #0, 428560 <readlinkat@plt+0x25630>
  428540:	ldr	x8, [sp, #5152]
  428544:	ldr	x8, [x8, #8]
  428548:	mov	x9, xzr
  42854c:	subs	x8, x9, x8
  428550:	cmp	x8, #0x0
  428554:	cset	w10, le
  428558:	tbnz	w10, #0, 4285d0 <readlinkat@plt+0x256a0>
  42855c:	b	428578 <readlinkat@plt+0x25648>
  428560:	ldr	x8, [sp, #5152]
  428564:	ldr	x8, [x8, #8]
  428568:	mov	x9, xzr
  42856c:	cmp	x9, x8
  428570:	cset	w10, lt  // lt = tstop
  428574:	tbnz	w10, #0, 4285d0 <readlinkat@plt+0x256a0>
  428578:	ldr	x8, [sp, #5152]
  42857c:	ldr	x8, [x8, #8]
  428580:	mov	x9, xzr
  428584:	mneg	x8, x8, x9
  428588:	subs	x8, x8, #0x1
  42858c:	cmp	x8, #0x0
  428590:	cset	w10, ge  // ge = tcont
  428594:	tbnz	w10, #0, 4285b4 <readlinkat@plt+0x25684>
  428598:	ldr	x8, [sp, #5152]
  42859c:	ldr	x8, [x8, #8]
  4285a0:	mov	x9, xzr
  4285a4:	subs	x8, x9, x8
  4285a8:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  4285ac:	cmp	x8, x9
  4285b0:	b.lt	4285d0 <readlinkat@plt+0x256a0>  // b.tstop
  4285b4:	ldr	x8, [sp, #5152]
  4285b8:	ldr	x8, [x8, #8]
  4285bc:	mov	x9, xzr
  4285c0:	subs	x8, x9, x8
  4285c4:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  4285c8:	cmp	x9, x8
  4285cc:	b.ge	4285f4 <readlinkat@plt+0x256c4>  // b.tcont
  4285d0:	ldr	x8, [sp, #5152]
  4285d4:	ldr	x8, [x8, #8]
  4285d8:	mov	x9, xzr
  4285dc:	subs	x8, x9, x8
  4285e0:	ldur	x9, [x29, #-8]
  4285e4:	str	x8, [x9, #40]
  4285e8:	ldr	w10, [sp, #2992]
  4285ec:	tbnz	w10, #0, 428618 <readlinkat@plt+0x256e8>
  4285f0:	b	42861c <readlinkat@plt+0x256ec>
  4285f4:	ldr	x8, [sp, #5152]
  4285f8:	ldr	x8, [x8, #8]
  4285fc:	mov	x9, xzr
  428600:	subs	x8, x9, x8
  428604:	ldur	x9, [x29, #-8]
  428608:	str	x8, [x9, #40]
  42860c:	ldr	w10, [sp, #2996]
  428610:	tbnz	w10, #0, 428618 <readlinkat@plt+0x256e8>
  428614:	b	42861c <readlinkat@plt+0x256ec>
  428618:	b	437aac <readlinkat@plt+0x34b7c>
  42861c:	ldr	x8, [sp, #5152]
  428620:	ldr	x8, [x8, #16]
  428624:	ldur	x9, [x29, #-8]
  428628:	str	x8, [x9, #48]
  42862c:	b	4377bc <readlinkat@plt+0x3488c>
  428630:	ldr	x8, [sp, #5152]
  428634:	ldur	x8, [x8, #-56]
  428638:	ldur	x9, [x29, #-8]
  42863c:	str	x8, [x9, #56]
  428640:	ldr	x8, [sp, #5152]
  428644:	ldr	x8, [x8, #8]
  428648:	ldur	x9, [x29, #-8]
  42864c:	str	x8, [x9, #64]
  428650:	b	4377bc <readlinkat@plt+0x3488c>
  428654:	ldr	x8, [sp, #5152]
  428658:	ldur	x8, [x8, #-168]
  42865c:	ldur	x9, [x29, #-8]
  428660:	str	x8, [x9, #56]
  428664:	ldr	x8, [sp, #5152]
  428668:	ldur	x8, [x8, #-104]
  42866c:	ldur	x9, [x29, #-8]
  428670:	str	x8, [x9, #64]
  428674:	ldur	x8, [x29, #-8]
  428678:	ldr	x9, [sp, #5152]
  42867c:	ldr	q0, [x9]
  428680:	str	q0, [x8, #32]
  428684:	ldr	x9, [x9, #16]
  428688:	str	x9, [x8, #48]
  42868c:	b	4377bc <readlinkat@plt+0x3488c>
  428690:	ldr	x8, [sp, #5152]
  428694:	ldur	x8, [x8, #-48]
  428698:	ldur	x9, [x29, #-8]
  42869c:	str	x8, [x9, #64]
  4286a0:	ldr	x8, [sp, #5152]
  4286a4:	ldr	x8, [x8]
  4286a8:	ldur	x9, [x29, #-8]
  4286ac:	str	x8, [x9, #56]
  4286b0:	b	4377bc <readlinkat@plt+0x3488c>
  4286b4:	ldr	x8, [sp, #5152]
  4286b8:	ldur	x8, [x8, #-104]
  4286bc:	ldur	x9, [x29, #-8]
  4286c0:	str	x8, [x9, #64]
  4286c4:	ldr	x8, [sp, #5152]
  4286c8:	ldur	x8, [x8, #-56]
  4286cc:	ldur	x9, [x29, #-8]
  4286d0:	str	x8, [x9, #56]
  4286d4:	ldur	x8, [x29, #-8]
  4286d8:	ldr	x9, [sp, #5152]
  4286dc:	ldr	q0, [x9]
  4286e0:	str	q0, [x8, #32]
  4286e4:	ldr	x9, [x9, #16]
  4286e8:	str	x9, [x8, #48]
  4286ec:	b	4377bc <readlinkat@plt+0x3488c>
  4286f0:	ldur	x8, [x29, #-8]
  4286f4:	ldr	x9, [sp, #5152]
  4286f8:	ldur	q0, [x9, #-112]
  4286fc:	str	q0, [x8, #32]
  428700:	ldur	x9, [x9, #-96]
  428704:	str	x9, [x8, #48]
  428708:	ldr	w10, [sp, #2996]
  42870c:	tbnz	w10, #0, 428714 <readlinkat@plt+0x257e4>
  428710:	b	428dbc <readlinkat@plt+0x25e8c>
  428714:	ldr	w8, [sp, #2996]
  428718:	tbnz	w8, #0, 428720 <readlinkat@plt+0x257f0>
  42871c:	b	428ab0 <readlinkat@plt+0x25b80>
  428720:	ldr	x8, [sp, #5152]
  428724:	ldur	x8, [x8, #-48]
  428728:	lsl	w8, w8, #24
  42872c:	asr	w8, w8, #24
  428730:	mov	w9, wzr
  428734:	mul	w8, w9, w8
  428738:	add	w8, w8, #0x0
  42873c:	mul	w8, w9, w8
  428740:	subs	w8, w8, #0x1
  428744:	cmp	w8, #0x0
  428748:	cset	w8, ge  // ge = tcont
  42874c:	tbnz	w8, #0, 428794 <readlinkat@plt+0x25864>
  428750:	ldr	x8, [sp, #5152]
  428754:	ldur	x8, [x8, #-48]
  428758:	lsl	w8, w8, #24
  42875c:	asr	w8, w8, #24
  428760:	mov	w9, wzr
  428764:	mul	w8, w9, w8
  428768:	add	w8, w8, #0x0
  42876c:	mul	w8, w9, w8
  428770:	add	w8, w8, #0x1
  428774:	lsl	w8, w8, #30
  428778:	subs	w8, w8, #0x1
  42877c:	mov	w9, #0x2                   	// #2
  428780:	mul	w8, w8, w9
  428784:	add	w8, w8, #0x1
  428788:	mvn	w8, w8
  42878c:	str	w8, [sp, #1980]
  428790:	b	4287bc <readlinkat@plt+0x2588c>
  428794:	ldr	x8, [sp, #5152]
  428798:	ldur	x8, [x8, #-48]
  42879c:	lsl	w8, w8, #24
  4287a0:	asr	w8, w8, #24
  4287a4:	mov	w9, wzr
  4287a8:	mul	w8, w9, w8
  4287ac:	add	w8, w8, #0x0
  4287b0:	mul	w8, w9, w8
  4287b4:	add	w8, w8, #0x0
  4287b8:	str	w8, [sp, #1980]
  4287bc:	ldr	w8, [sp, #1980]
  4287c0:	cmp	w8, #0x0
  4287c4:	cset	w8, ge  // ge = tcont
  4287c8:	tbnz	w8, #0, 428968 <readlinkat@plt+0x25a38>
  4287cc:	ldr	x8, [sp, #5152]
  4287d0:	ldur	x8, [x8, #-48]
  4287d4:	lsl	w8, w8, #24
  4287d8:	asr	w8, w8, #24
  4287dc:	cmp	w8, #0x0
  4287e0:	cset	w8, ge  // ge = tcont
  4287e4:	tbnz	w8, #0, 4288a4 <readlinkat@plt+0x25974>
  4287e8:	ldr	x8, [sp, #5152]
  4287ec:	ldur	x8, [x8, #-48]
  4287f0:	lsl	w8, w8, #24
  4287f4:	asr	w8, w8, #24
  4287f8:	mov	w9, wzr
  4287fc:	mul	w8, w9, w8
  428800:	add	w8, w8, #0x0
  428804:	mul	w8, w9, w8
  428808:	subs	w8, w8, #0x1
  42880c:	cmp	w8, #0x0
  428810:	cset	w8, ge  // ge = tcont
  428814:	tbnz	w8, #0, 428858 <readlinkat@plt+0x25928>
  428818:	ldr	x8, [sp, #5152]
  42881c:	ldur	x8, [x8, #-48]
  428820:	lsl	w8, w8, #24
  428824:	asr	w8, w8, #24
  428828:	mov	w9, wzr
  42882c:	mul	w8, w9, w8
  428830:	add	w8, w8, #0x0
  428834:	mul	w8, w9, w8
  428838:	add	w8, w8, #0x1
  42883c:	lsl	w8, w8, #30
  428840:	subs	w8, w8, #0x1
  428844:	mov	w9, #0x2                   	// #2
  428848:	mul	w8, w8, w9
  42884c:	add	w8, w8, #0x1
  428850:	str	w8, [sp, #1976]
  428854:	b	428880 <readlinkat@plt+0x25950>
  428858:	ldr	x8, [sp, #5152]
  42885c:	ldur	x8, [x8, #-48]
  428860:	lsl	w8, w8, #24
  428864:	asr	w8, w8, #24
  428868:	mov	w9, wzr
  42886c:	mul	w8, w9, w8
  428870:	add	w8, w8, #0x0
  428874:	mul	w8, w9, w8
  428878:	subs	w8, w8, #0x1
  42887c:	str	w8, [sp, #1976]
  428880:	ldr	w8, [sp, #1976]
  428884:	ldr	x9, [sp, #5152]
  428888:	ldur	x9, [x9, #-48]
  42888c:	lsl	w9, w9, #24
  428890:	add	w8, w8, w9, asr #24
  428894:	cmp	w8, #0x0
  428898:	cset	w8, lt  // lt = tstop
  42889c:	tbnz	w8, #0, 428a48 <readlinkat@plt+0x25b18>
  4288a0:	b	4289e0 <readlinkat@plt+0x25ab0>
  4288a4:	ldr	x8, [sp, #5152]
  4288a8:	ldur	x8, [x8, #-48]
  4288ac:	lsl	w8, w8, #24
  4288b0:	asr	w8, w8, #24
  4288b4:	mov	w9, wzr
  4288b8:	mul	w8, w9, w8
  4288bc:	add	w8, w8, #0x0
  4288c0:	mul	w8, w9, w8
  4288c4:	subs	w8, w8, #0x1
  4288c8:	cmp	w8, #0x0
  4288cc:	cset	w8, ge  // ge = tcont
  4288d0:	tbnz	w8, #0, 428918 <readlinkat@plt+0x259e8>
  4288d4:	ldr	x8, [sp, #5152]
  4288d8:	ldur	x8, [x8, #-48]
  4288dc:	lsl	w8, w8, #24
  4288e0:	asr	w8, w8, #24
  4288e4:	mov	w9, wzr
  4288e8:	mul	w8, w9, w8
  4288ec:	add	w8, w8, #0x0
  4288f0:	mul	w8, w9, w8
  4288f4:	add	w8, w8, #0x1
  4288f8:	lsl	w8, w8, #30
  4288fc:	subs	w8, w8, #0x1
  428900:	mov	w9, #0x2                   	// #2
  428904:	mul	w8, w8, w9
  428908:	add	w8, w8, #0x1
  42890c:	mvn	w8, w8
  428910:	str	w8, [sp, #1972]
  428914:	b	428940 <readlinkat@plt+0x25a10>
  428918:	ldr	x8, [sp, #5152]
  42891c:	ldur	x8, [x8, #-48]
  428920:	lsl	w8, w8, #24
  428924:	asr	w8, w8, #24
  428928:	mov	w9, wzr
  42892c:	mul	w8, w9, w8
  428930:	add	w8, w8, #0x0
  428934:	mul	w8, w9, w8
  428938:	add	w8, w8, #0x0
  42893c:	str	w8, [sp, #1972]
  428940:	ldr	w8, [sp, #1972]
  428944:	ldr	x9, [sp, #5152]
  428948:	ldur	x9, [x9, #-48]
  42894c:	lsl	w9, w9, #24
  428950:	add	w8, w8, w9, asr #24
  428954:	mov	w9, wzr
  428958:	cmp	w9, w8
  42895c:	cset	w8, lt  // lt = tstop
  428960:	tbnz	w8, #0, 428a48 <readlinkat@plt+0x25b18>
  428964:	b	4289e0 <readlinkat@plt+0x25ab0>
  428968:	ldr	w8, [sp, #2996]
  42896c:	tbnz	w8, #0, 428974 <readlinkat@plt+0x25a44>
  428970:	b	428980 <readlinkat@plt+0x25a50>
  428974:	ldr	w8, [sp, #2992]
  428978:	tbnz	w8, #0, 428a48 <readlinkat@plt+0x25b18>
  42897c:	b	4289e0 <readlinkat@plt+0x25ab0>
  428980:	ldr	x8, [sp, #5152]
  428984:	ldur	x8, [x8, #-48]
  428988:	lsl	w8, w8, #24
  42898c:	asr	w8, w8, #24
  428990:	cmp	w8, #0x0
  428994:	cset	w8, ge  // ge = tcont
  428998:	tbnz	w8, #0, 4289c0 <readlinkat@plt+0x25a90>
  42899c:	ldr	x8, [sp, #5152]
  4289a0:	ldur	x8, [x8, #-48]
  4289a4:	lsl	w8, w8, #24
  4289a8:	mov	w9, wzr
  4289ac:	subs	w8, w9, w8, asr #24
  4289b0:	cmp	w8, #0x0
  4289b4:	cset	w8, le
  4289b8:	tbnz	w8, #0, 428a48 <readlinkat@plt+0x25b18>
  4289bc:	b	4289e0 <readlinkat@plt+0x25ab0>
  4289c0:	ldr	x8, [sp, #5152]
  4289c4:	ldur	x8, [x8, #-48]
  4289c8:	lsl	w8, w8, #24
  4289cc:	asr	w8, w8, #24
  4289d0:	mov	w9, wzr
  4289d4:	cmp	w9, w8
  4289d8:	cset	w8, lt  // lt = tstop
  4289dc:	tbnz	w8, #0, 428a48 <readlinkat@plt+0x25b18>
  4289e0:	ldr	x8, [sp, #5152]
  4289e4:	ldur	x8, [x8, #-48]
  4289e8:	lsl	w8, w8, #24
  4289ec:	asr	w8, w8, #24
  4289f0:	mov	w9, wzr
  4289f4:	mneg	w8, w8, w9
  4289f8:	subs	w8, w8, #0x1
  4289fc:	cmp	w8, #0x0
  428a00:	cset	w8, ge  // ge = tcont
  428a04:	tbnz	w8, #0, 428a28 <readlinkat@plt+0x25af8>
  428a08:	ldr	x8, [sp, #5152]
  428a0c:	ldur	x8, [x8, #-48]
  428a10:	lsl	w8, w8, #24
  428a14:	mov	w9, wzr
  428a18:	subs	w8, w9, w8, asr #24
  428a1c:	mov	w9, #0xffffff80            	// #-128
  428a20:	cmp	w8, w9
  428a24:	b.lt	428a48 <readlinkat@plt+0x25b18>  // b.tstop
  428a28:	ldr	x8, [sp, #5152]
  428a2c:	ldur	x8, [x8, #-48]
  428a30:	lsl	w8, w8, #24
  428a34:	mov	w9, wzr
  428a38:	subs	w8, w9, w8, asr #24
  428a3c:	mov	w9, #0x7f                  	// #127
  428a40:	cmp	w9, w8
  428a44:	b.ge	428a7c <readlinkat@plt+0x25b4c>  // b.tcont
  428a48:	ldr	x8, [sp, #5152]
  428a4c:	ldur	x8, [x8, #-48]
  428a50:	lsl	w8, w8, #24
  428a54:	mov	w9, wzr
  428a58:	subs	w8, w9, w8, asr #24
  428a5c:	mov	w0, w8
  428a60:	lsl	x10, x0, #56
  428a64:	asr	x10, x10, #56
  428a68:	ldur	x11, [x29, #-8]
  428a6c:	str	x10, [x11, #56]
  428a70:	ldr	w8, [sp, #2992]
  428a74:	tbnz	w8, #0, 42a684 <readlinkat@plt+0x27754>
  428a78:	b	42a688 <readlinkat@plt+0x27758>
  428a7c:	ldr	x8, [sp, #5152]
  428a80:	ldur	x8, [x8, #-48]
  428a84:	lsl	w8, w8, #24
  428a88:	mov	w9, wzr
  428a8c:	subs	w8, w9, w8, asr #24
  428a90:	mov	w0, w8
  428a94:	lsl	x10, x0, #56
  428a98:	asr	x10, x10, #56
  428a9c:	ldur	x11, [x29, #-8]
  428aa0:	str	x10, [x11, #56]
  428aa4:	ldr	w8, [sp, #2996]
  428aa8:	tbnz	w8, #0, 42a684 <readlinkat@plt+0x27754>
  428aac:	b	42a688 <readlinkat@plt+0x27758>
  428ab0:	ldr	x8, [sp, #5152]
  428ab4:	ldur	x8, [x8, #-48]
  428ab8:	mov	x9, xzr
  428abc:	mul	x8, x9, x8
  428ac0:	add	x8, x8, #0x0
  428ac4:	mul	x8, x9, x8
  428ac8:	subs	x8, x8, #0x1
  428acc:	cmp	x8, #0x0
  428ad0:	cset	w10, ge  // ge = tcont
  428ad4:	tbnz	w10, #0, 428b14 <readlinkat@plt+0x25be4>
  428ad8:	ldr	x8, [sp, #5152]
  428adc:	ldur	x8, [x8, #-48]
  428ae0:	mov	x9, xzr
  428ae4:	mul	x8, x9, x8
  428ae8:	add	x8, x8, #0x0
  428aec:	mul	x8, x9, x8
  428af0:	add	x8, x8, #0x1
  428af4:	lsl	x8, x8, #62
  428af8:	subs	x8, x8, #0x1
  428afc:	mov	x9, #0x2                   	// #2
  428b00:	mul	x8, x8, x9
  428b04:	add	x8, x8, #0x1
  428b08:	mvn	x8, x8
  428b0c:	str	x8, [sp, #1960]
  428b10:	b	428b34 <readlinkat@plt+0x25c04>
  428b14:	ldr	x8, [sp, #5152]
  428b18:	ldur	x8, [x8, #-48]
  428b1c:	mov	x9, xzr
  428b20:	mul	x8, x9, x8
  428b24:	add	x8, x8, #0x0
  428b28:	mul	x8, x9, x8
  428b2c:	add	x8, x8, #0x0
  428b30:	str	x8, [sp, #1960]
  428b34:	ldr	x8, [sp, #1960]
  428b38:	cmp	x8, #0x0
  428b3c:	cset	w9, ge  // ge = tcont
  428b40:	tbnz	w9, #0, 428ca0 <readlinkat@plt+0x25d70>
  428b44:	ldr	x8, [sp, #5152]
  428b48:	ldur	x8, [x8, #-48]
  428b4c:	cmp	x8, #0x0
  428b50:	cset	w9, ge  // ge = tcont
  428b54:	tbnz	w9, #0, 428bf8 <readlinkat@plt+0x25cc8>
  428b58:	ldr	x8, [sp, #5152]
  428b5c:	ldur	x8, [x8, #-48]
  428b60:	mov	x9, xzr
  428b64:	mul	x8, x9, x8
  428b68:	add	x8, x8, #0x0
  428b6c:	mul	x8, x9, x8
  428b70:	subs	x8, x8, #0x1
  428b74:	cmp	x8, #0x0
  428b78:	cset	w10, ge  // ge = tcont
  428b7c:	tbnz	w10, #0, 428bb8 <readlinkat@plt+0x25c88>
  428b80:	ldr	x8, [sp, #5152]
  428b84:	ldur	x8, [x8, #-48]
  428b88:	mov	x9, xzr
  428b8c:	mul	x8, x9, x8
  428b90:	add	x8, x8, #0x0
  428b94:	mul	x8, x9, x8
  428b98:	add	x8, x8, #0x1
  428b9c:	lsl	x8, x8, #62
  428ba0:	subs	x8, x8, #0x1
  428ba4:	mov	x9, #0x2                   	// #2
  428ba8:	mul	x8, x8, x9
  428bac:	add	x8, x8, #0x1
  428bb0:	str	x8, [sp, #1952]
  428bb4:	b	428bd8 <readlinkat@plt+0x25ca8>
  428bb8:	ldr	x8, [sp, #5152]
  428bbc:	ldur	x8, [x8, #-48]
  428bc0:	mov	x9, xzr
  428bc4:	mul	x8, x9, x8
  428bc8:	add	x8, x8, #0x0
  428bcc:	mul	x8, x9, x8
  428bd0:	subs	x8, x8, #0x1
  428bd4:	str	x8, [sp, #1952]
  428bd8:	ldr	x8, [sp, #1952]
  428bdc:	ldr	x9, [sp, #5152]
  428be0:	ldur	x9, [x9, #-48]
  428be4:	add	x8, x8, x9
  428be8:	cmp	x8, #0x0
  428bec:	cset	w10, lt  // lt = tstop
  428bf0:	tbnz	w10, #0, 428d5c <readlinkat@plt+0x25e2c>
  428bf4:	b	428d04 <readlinkat@plt+0x25dd4>
  428bf8:	ldr	x8, [sp, #5152]
  428bfc:	ldur	x8, [x8, #-48]
  428c00:	mov	x9, xzr
  428c04:	mul	x8, x9, x8
  428c08:	add	x8, x8, #0x0
  428c0c:	mul	x8, x9, x8
  428c10:	subs	x8, x8, #0x1
  428c14:	cmp	x8, #0x0
  428c18:	cset	w10, ge  // ge = tcont
  428c1c:	tbnz	w10, #0, 428c5c <readlinkat@plt+0x25d2c>
  428c20:	ldr	x8, [sp, #5152]
  428c24:	ldur	x8, [x8, #-48]
  428c28:	mov	x9, xzr
  428c2c:	mul	x8, x9, x8
  428c30:	add	x8, x8, #0x0
  428c34:	mul	x8, x9, x8
  428c38:	add	x8, x8, #0x1
  428c3c:	lsl	x8, x8, #62
  428c40:	subs	x8, x8, #0x1
  428c44:	mov	x9, #0x2                   	// #2
  428c48:	mul	x8, x8, x9
  428c4c:	add	x8, x8, #0x1
  428c50:	mvn	x8, x8
  428c54:	str	x8, [sp, #1944]
  428c58:	b	428c7c <readlinkat@plt+0x25d4c>
  428c5c:	ldr	x8, [sp, #5152]
  428c60:	ldur	x8, [x8, #-48]
  428c64:	mov	x9, xzr
  428c68:	mul	x8, x9, x8
  428c6c:	add	x8, x8, #0x0
  428c70:	mul	x8, x9, x8
  428c74:	add	x8, x8, #0x0
  428c78:	str	x8, [sp, #1944]
  428c7c:	ldr	x8, [sp, #1944]
  428c80:	ldr	x9, [sp, #5152]
  428c84:	ldur	x9, [x9, #-48]
  428c88:	add	x8, x8, x9
  428c8c:	mov	x9, xzr
  428c90:	cmp	x9, x8
  428c94:	cset	w10, lt  // lt = tstop
  428c98:	tbnz	w10, #0, 428d5c <readlinkat@plt+0x25e2c>
  428c9c:	b	428d04 <readlinkat@plt+0x25dd4>
  428ca0:	ldr	w8, [sp, #2996]
  428ca4:	tbnz	w8, #0, 428cac <readlinkat@plt+0x25d7c>
  428ca8:	b	428cb8 <readlinkat@plt+0x25d88>
  428cac:	ldr	w8, [sp, #2992]
  428cb0:	tbnz	w8, #0, 428d5c <readlinkat@plt+0x25e2c>
  428cb4:	b	428d04 <readlinkat@plt+0x25dd4>
  428cb8:	ldr	x8, [sp, #5152]
  428cbc:	ldur	x8, [x8, #-48]
  428cc0:	cmp	x8, #0x0
  428cc4:	cset	w9, ge  // ge = tcont
  428cc8:	tbnz	w9, #0, 428cec <readlinkat@plt+0x25dbc>
  428ccc:	ldr	x8, [sp, #5152]
  428cd0:	ldur	x8, [x8, #-48]
  428cd4:	mov	x9, xzr
  428cd8:	subs	x8, x9, x8
  428cdc:	cmp	x8, #0x0
  428ce0:	cset	w10, le
  428ce4:	tbnz	w10, #0, 428d5c <readlinkat@plt+0x25e2c>
  428ce8:	b	428d04 <readlinkat@plt+0x25dd4>
  428cec:	ldr	x8, [sp, #5152]
  428cf0:	ldur	x8, [x8, #-48]
  428cf4:	mov	x9, xzr
  428cf8:	cmp	x9, x8
  428cfc:	cset	w10, lt  // lt = tstop
  428d00:	tbnz	w10, #0, 428d5c <readlinkat@plt+0x25e2c>
  428d04:	ldr	x8, [sp, #5152]
  428d08:	ldur	x8, [x8, #-48]
  428d0c:	mov	x9, xzr
  428d10:	mneg	x8, x8, x9
  428d14:	subs	x8, x8, #0x1
  428d18:	cmp	x8, #0x0
  428d1c:	cset	w10, ge  // ge = tcont
  428d20:	tbnz	w10, #0, 428d40 <readlinkat@plt+0x25e10>
  428d24:	ldr	x8, [sp, #5152]
  428d28:	ldur	x8, [x8, #-48]
  428d2c:	mov	x9, xzr
  428d30:	subs	x8, x9, x8
  428d34:	mov	x9, #0xffffffffffffff80    	// #-128
  428d38:	cmp	x8, x9
  428d3c:	b.lt	428d5c <readlinkat@plt+0x25e2c>  // b.tstop
  428d40:	ldr	x8, [sp, #5152]
  428d44:	ldur	x8, [x8, #-48]
  428d48:	mov	x9, xzr
  428d4c:	subs	x8, x9, x8
  428d50:	mov	x9, #0x7f                  	// #127
  428d54:	cmp	x9, x8
  428d58:	b.ge	428d8c <readlinkat@plt+0x25e5c>  // b.tcont
  428d5c:	ldr	x8, [sp, #5152]
  428d60:	ldur	x8, [x8, #-48]
  428d64:	mov	w9, wzr
  428d68:	subs	w8, w9, w8
  428d6c:	mov	w0, w8
  428d70:	lsl	x10, x0, #56
  428d74:	asr	x10, x10, #56
  428d78:	ldur	x11, [x29, #-8]
  428d7c:	str	x10, [x11, #56]
  428d80:	ldr	w8, [sp, #2992]
  428d84:	tbnz	w8, #0, 42a684 <readlinkat@plt+0x27754>
  428d88:	b	42a688 <readlinkat@plt+0x27758>
  428d8c:	ldr	x8, [sp, #5152]
  428d90:	ldur	x8, [x8, #-48]
  428d94:	mov	w9, wzr
  428d98:	subs	w8, w9, w8
  428d9c:	mov	w0, w8
  428da0:	lsl	x10, x0, #56
  428da4:	asr	x10, x10, #56
  428da8:	ldur	x11, [x29, #-8]
  428dac:	str	x10, [x11, #56]
  428db0:	ldr	w8, [sp, #2996]
  428db4:	tbnz	w8, #0, 42a684 <readlinkat@plt+0x27754>
  428db8:	b	42a688 <readlinkat@plt+0x27758>
  428dbc:	ldr	w8, [sp, #2996]
  428dc0:	tbnz	w8, #0, 428dc8 <readlinkat@plt+0x25e98>
  428dc4:	b	429470 <readlinkat@plt+0x26540>
  428dc8:	ldr	w8, [sp, #2996]
  428dcc:	tbnz	w8, #0, 428dd4 <readlinkat@plt+0x25ea4>
  428dd0:	b	429164 <readlinkat@plt+0x26234>
  428dd4:	ldr	x8, [sp, #5152]
  428dd8:	ldur	x8, [x8, #-48]
  428ddc:	lsl	w8, w8, #16
  428de0:	asr	w8, w8, #16
  428de4:	mov	w9, wzr
  428de8:	mul	w8, w9, w8
  428dec:	add	w8, w8, #0x0
  428df0:	mul	w8, w9, w8
  428df4:	subs	w8, w8, #0x1
  428df8:	cmp	w8, #0x0
  428dfc:	cset	w8, ge  // ge = tcont
  428e00:	tbnz	w8, #0, 428e48 <readlinkat@plt+0x25f18>
  428e04:	ldr	x8, [sp, #5152]
  428e08:	ldur	x8, [x8, #-48]
  428e0c:	lsl	w8, w8, #16
  428e10:	asr	w8, w8, #16
  428e14:	mov	w9, wzr
  428e18:	mul	w8, w9, w8
  428e1c:	add	w8, w8, #0x0
  428e20:	mul	w8, w9, w8
  428e24:	add	w8, w8, #0x1
  428e28:	lsl	w8, w8, #30
  428e2c:	subs	w8, w8, #0x1
  428e30:	mov	w9, #0x2                   	// #2
  428e34:	mul	w8, w8, w9
  428e38:	add	w8, w8, #0x1
  428e3c:	mvn	w8, w8
  428e40:	str	w8, [sp, #1940]
  428e44:	b	428e70 <readlinkat@plt+0x25f40>
  428e48:	ldr	x8, [sp, #5152]
  428e4c:	ldur	x8, [x8, #-48]
  428e50:	lsl	w8, w8, #16
  428e54:	asr	w8, w8, #16
  428e58:	mov	w9, wzr
  428e5c:	mul	w8, w9, w8
  428e60:	add	w8, w8, #0x0
  428e64:	mul	w8, w9, w8
  428e68:	add	w8, w8, #0x0
  428e6c:	str	w8, [sp, #1940]
  428e70:	ldr	w8, [sp, #1940]
  428e74:	cmp	w8, #0x0
  428e78:	cset	w8, ge  // ge = tcont
  428e7c:	tbnz	w8, #0, 42901c <readlinkat@plt+0x260ec>
  428e80:	ldr	x8, [sp, #5152]
  428e84:	ldur	x8, [x8, #-48]
  428e88:	lsl	w8, w8, #16
  428e8c:	asr	w8, w8, #16
  428e90:	cmp	w8, #0x0
  428e94:	cset	w8, ge  // ge = tcont
  428e98:	tbnz	w8, #0, 428f58 <readlinkat@plt+0x26028>
  428e9c:	ldr	x8, [sp, #5152]
  428ea0:	ldur	x8, [x8, #-48]
  428ea4:	lsl	w8, w8, #16
  428ea8:	asr	w8, w8, #16
  428eac:	mov	w9, wzr
  428eb0:	mul	w8, w9, w8
  428eb4:	add	w8, w8, #0x0
  428eb8:	mul	w8, w9, w8
  428ebc:	subs	w8, w8, #0x1
  428ec0:	cmp	w8, #0x0
  428ec4:	cset	w8, ge  // ge = tcont
  428ec8:	tbnz	w8, #0, 428f0c <readlinkat@plt+0x25fdc>
  428ecc:	ldr	x8, [sp, #5152]
  428ed0:	ldur	x8, [x8, #-48]
  428ed4:	lsl	w8, w8, #16
  428ed8:	asr	w8, w8, #16
  428edc:	mov	w9, wzr
  428ee0:	mul	w8, w9, w8
  428ee4:	add	w8, w8, #0x0
  428ee8:	mul	w8, w9, w8
  428eec:	add	w8, w8, #0x1
  428ef0:	lsl	w8, w8, #30
  428ef4:	subs	w8, w8, #0x1
  428ef8:	mov	w9, #0x2                   	// #2
  428efc:	mul	w8, w8, w9
  428f00:	add	w8, w8, #0x1
  428f04:	str	w8, [sp, #1936]
  428f08:	b	428f34 <readlinkat@plt+0x26004>
  428f0c:	ldr	x8, [sp, #5152]
  428f10:	ldur	x8, [x8, #-48]
  428f14:	lsl	w8, w8, #16
  428f18:	asr	w8, w8, #16
  428f1c:	mov	w9, wzr
  428f20:	mul	w8, w9, w8
  428f24:	add	w8, w8, #0x0
  428f28:	mul	w8, w9, w8
  428f2c:	subs	w8, w8, #0x1
  428f30:	str	w8, [sp, #1936]
  428f34:	ldr	w8, [sp, #1936]
  428f38:	ldr	x9, [sp, #5152]
  428f3c:	ldur	x9, [x9, #-48]
  428f40:	lsl	w9, w9, #16
  428f44:	add	w8, w8, w9, asr #16
  428f48:	cmp	w8, #0x0
  428f4c:	cset	w8, lt  // lt = tstop
  428f50:	tbnz	w8, #0, 4290fc <readlinkat@plt+0x261cc>
  428f54:	b	429094 <readlinkat@plt+0x26164>
  428f58:	ldr	x8, [sp, #5152]
  428f5c:	ldur	x8, [x8, #-48]
  428f60:	lsl	w8, w8, #16
  428f64:	asr	w8, w8, #16
  428f68:	mov	w9, wzr
  428f6c:	mul	w8, w9, w8
  428f70:	add	w8, w8, #0x0
  428f74:	mul	w8, w9, w8
  428f78:	subs	w8, w8, #0x1
  428f7c:	cmp	w8, #0x0
  428f80:	cset	w8, ge  // ge = tcont
  428f84:	tbnz	w8, #0, 428fcc <readlinkat@plt+0x2609c>
  428f88:	ldr	x8, [sp, #5152]
  428f8c:	ldur	x8, [x8, #-48]
  428f90:	lsl	w8, w8, #16
  428f94:	asr	w8, w8, #16
  428f98:	mov	w9, wzr
  428f9c:	mul	w8, w9, w8
  428fa0:	add	w8, w8, #0x0
  428fa4:	mul	w8, w9, w8
  428fa8:	add	w8, w8, #0x1
  428fac:	lsl	w8, w8, #30
  428fb0:	subs	w8, w8, #0x1
  428fb4:	mov	w9, #0x2                   	// #2
  428fb8:	mul	w8, w8, w9
  428fbc:	add	w8, w8, #0x1
  428fc0:	mvn	w8, w8
  428fc4:	str	w8, [sp, #1932]
  428fc8:	b	428ff4 <readlinkat@plt+0x260c4>
  428fcc:	ldr	x8, [sp, #5152]
  428fd0:	ldur	x8, [x8, #-48]
  428fd4:	lsl	w8, w8, #16
  428fd8:	asr	w8, w8, #16
  428fdc:	mov	w9, wzr
  428fe0:	mul	w8, w9, w8
  428fe4:	add	w8, w8, #0x0
  428fe8:	mul	w8, w9, w8
  428fec:	add	w8, w8, #0x0
  428ff0:	str	w8, [sp, #1932]
  428ff4:	ldr	w8, [sp, #1932]
  428ff8:	ldr	x9, [sp, #5152]
  428ffc:	ldur	x9, [x9, #-48]
  429000:	lsl	w9, w9, #16
  429004:	add	w8, w8, w9, asr #16
  429008:	mov	w9, wzr
  42900c:	cmp	w9, w8
  429010:	cset	w8, lt  // lt = tstop
  429014:	tbnz	w8, #0, 4290fc <readlinkat@plt+0x261cc>
  429018:	b	429094 <readlinkat@plt+0x26164>
  42901c:	ldr	w8, [sp, #2996]
  429020:	tbnz	w8, #0, 429028 <readlinkat@plt+0x260f8>
  429024:	b	429034 <readlinkat@plt+0x26104>
  429028:	ldr	w8, [sp, #2992]
  42902c:	tbnz	w8, #0, 4290fc <readlinkat@plt+0x261cc>
  429030:	b	429094 <readlinkat@plt+0x26164>
  429034:	ldr	x8, [sp, #5152]
  429038:	ldur	x8, [x8, #-48]
  42903c:	lsl	w8, w8, #16
  429040:	asr	w8, w8, #16
  429044:	cmp	w8, #0x0
  429048:	cset	w8, ge  // ge = tcont
  42904c:	tbnz	w8, #0, 429074 <readlinkat@plt+0x26144>
  429050:	ldr	x8, [sp, #5152]
  429054:	ldur	x8, [x8, #-48]
  429058:	lsl	w8, w8, #16
  42905c:	mov	w9, wzr
  429060:	subs	w8, w9, w8, asr #16
  429064:	cmp	w8, #0x0
  429068:	cset	w8, le
  42906c:	tbnz	w8, #0, 4290fc <readlinkat@plt+0x261cc>
  429070:	b	429094 <readlinkat@plt+0x26164>
  429074:	ldr	x8, [sp, #5152]
  429078:	ldur	x8, [x8, #-48]
  42907c:	lsl	w8, w8, #16
  429080:	asr	w8, w8, #16
  429084:	mov	w9, wzr
  429088:	cmp	w9, w8
  42908c:	cset	w8, lt  // lt = tstop
  429090:	tbnz	w8, #0, 4290fc <readlinkat@plt+0x261cc>
  429094:	ldr	x8, [sp, #5152]
  429098:	ldur	x8, [x8, #-48]
  42909c:	lsl	w8, w8, #16
  4290a0:	asr	w8, w8, #16
  4290a4:	mov	w9, wzr
  4290a8:	mneg	w8, w8, w9
  4290ac:	subs	w8, w8, #0x1
  4290b0:	cmp	w8, #0x0
  4290b4:	cset	w8, ge  // ge = tcont
  4290b8:	tbnz	w8, #0, 4290dc <readlinkat@plt+0x261ac>
  4290bc:	ldr	x8, [sp, #5152]
  4290c0:	ldur	x8, [x8, #-48]
  4290c4:	lsl	w8, w8, #16
  4290c8:	mov	w9, wzr
  4290cc:	subs	w8, w9, w8, asr #16
  4290d0:	mov	w9, #0xffff8000            	// #-32768
  4290d4:	cmp	w8, w9
  4290d8:	b.lt	4290fc <readlinkat@plt+0x261cc>  // b.tstop
  4290dc:	ldr	x8, [sp, #5152]
  4290e0:	ldur	x8, [x8, #-48]
  4290e4:	lsl	w8, w8, #16
  4290e8:	mov	w9, wzr
  4290ec:	subs	w8, w9, w8, asr #16
  4290f0:	mov	w9, #0x7fff                	// #32767
  4290f4:	cmp	w9, w8
  4290f8:	b.ge	429130 <readlinkat@plt+0x26200>  // b.tcont
  4290fc:	ldr	x8, [sp, #5152]
  429100:	ldur	x8, [x8, #-48]
  429104:	lsl	w8, w8, #16
  429108:	mov	w9, wzr
  42910c:	subs	w8, w9, w8, asr #16
  429110:	mov	w0, w8
  429114:	lsl	x10, x0, #48
  429118:	asr	x10, x10, #48
  42911c:	ldur	x11, [x29, #-8]
  429120:	str	x10, [x11, #56]
  429124:	ldr	w8, [sp, #2992]
  429128:	tbnz	w8, #0, 42a684 <readlinkat@plt+0x27754>
  42912c:	b	42a688 <readlinkat@plt+0x27758>
  429130:	ldr	x8, [sp, #5152]
  429134:	ldur	x8, [x8, #-48]
  429138:	lsl	w8, w8, #16
  42913c:	mov	w9, wzr
  429140:	subs	w8, w9, w8, asr #16
  429144:	mov	w0, w8
  429148:	lsl	x10, x0, #48
  42914c:	asr	x10, x10, #48
  429150:	ldur	x11, [x29, #-8]
  429154:	str	x10, [x11, #56]
  429158:	ldr	w8, [sp, #2996]
  42915c:	tbnz	w8, #0, 42a684 <readlinkat@plt+0x27754>
  429160:	b	42a688 <readlinkat@plt+0x27758>
  429164:	ldr	x8, [sp, #5152]
  429168:	ldur	x8, [x8, #-48]
  42916c:	mov	x9, xzr
  429170:	mul	x8, x9, x8
  429174:	add	x8, x8, #0x0
  429178:	mul	x8, x9, x8
  42917c:	subs	x8, x8, #0x1
  429180:	cmp	x8, #0x0
  429184:	cset	w10, ge  // ge = tcont
  429188:	tbnz	w10, #0, 4291c8 <readlinkat@plt+0x26298>
  42918c:	ldr	x8, [sp, #5152]
  429190:	ldur	x8, [x8, #-48]
  429194:	mov	x9, xzr
  429198:	mul	x8, x9, x8
  42919c:	add	x8, x8, #0x0
  4291a0:	mul	x8, x9, x8
  4291a4:	add	x8, x8, #0x1
  4291a8:	lsl	x8, x8, #62
  4291ac:	subs	x8, x8, #0x1
  4291b0:	mov	x9, #0x2                   	// #2
  4291b4:	mul	x8, x8, x9
  4291b8:	add	x8, x8, #0x1
  4291bc:	mvn	x8, x8
  4291c0:	str	x8, [sp, #1920]
  4291c4:	b	4291e8 <readlinkat@plt+0x262b8>
  4291c8:	ldr	x8, [sp, #5152]
  4291cc:	ldur	x8, [x8, #-48]
  4291d0:	mov	x9, xzr
  4291d4:	mul	x8, x9, x8
  4291d8:	add	x8, x8, #0x0
  4291dc:	mul	x8, x9, x8
  4291e0:	add	x8, x8, #0x0
  4291e4:	str	x8, [sp, #1920]
  4291e8:	ldr	x8, [sp, #1920]
  4291ec:	cmp	x8, #0x0
  4291f0:	cset	w9, ge  // ge = tcont
  4291f4:	tbnz	w9, #0, 429354 <readlinkat@plt+0x26424>
  4291f8:	ldr	x8, [sp, #5152]
  4291fc:	ldur	x8, [x8, #-48]
  429200:	cmp	x8, #0x0
  429204:	cset	w9, ge  // ge = tcont
  429208:	tbnz	w9, #0, 4292ac <readlinkat@plt+0x2637c>
  42920c:	ldr	x8, [sp, #5152]
  429210:	ldur	x8, [x8, #-48]
  429214:	mov	x9, xzr
  429218:	mul	x8, x9, x8
  42921c:	add	x8, x8, #0x0
  429220:	mul	x8, x9, x8
  429224:	subs	x8, x8, #0x1
  429228:	cmp	x8, #0x0
  42922c:	cset	w10, ge  // ge = tcont
  429230:	tbnz	w10, #0, 42926c <readlinkat@plt+0x2633c>
  429234:	ldr	x8, [sp, #5152]
  429238:	ldur	x8, [x8, #-48]
  42923c:	mov	x9, xzr
  429240:	mul	x8, x9, x8
  429244:	add	x8, x8, #0x0
  429248:	mul	x8, x9, x8
  42924c:	add	x8, x8, #0x1
  429250:	lsl	x8, x8, #62
  429254:	subs	x8, x8, #0x1
  429258:	mov	x9, #0x2                   	// #2
  42925c:	mul	x8, x8, x9
  429260:	add	x8, x8, #0x1
  429264:	str	x8, [sp, #1912]
  429268:	b	42928c <readlinkat@plt+0x2635c>
  42926c:	ldr	x8, [sp, #5152]
  429270:	ldur	x8, [x8, #-48]
  429274:	mov	x9, xzr
  429278:	mul	x8, x9, x8
  42927c:	add	x8, x8, #0x0
  429280:	mul	x8, x9, x8
  429284:	subs	x8, x8, #0x1
  429288:	str	x8, [sp, #1912]
  42928c:	ldr	x8, [sp, #1912]
  429290:	ldr	x9, [sp, #5152]
  429294:	ldur	x9, [x9, #-48]
  429298:	add	x8, x8, x9
  42929c:	cmp	x8, #0x0
  4292a0:	cset	w10, lt  // lt = tstop
  4292a4:	tbnz	w10, #0, 429410 <readlinkat@plt+0x264e0>
  4292a8:	b	4293b8 <readlinkat@plt+0x26488>
  4292ac:	ldr	x8, [sp, #5152]
  4292b0:	ldur	x8, [x8, #-48]
  4292b4:	mov	x9, xzr
  4292b8:	mul	x8, x9, x8
  4292bc:	add	x8, x8, #0x0
  4292c0:	mul	x8, x9, x8
  4292c4:	subs	x8, x8, #0x1
  4292c8:	cmp	x8, #0x0
  4292cc:	cset	w10, ge  // ge = tcont
  4292d0:	tbnz	w10, #0, 429310 <readlinkat@plt+0x263e0>
  4292d4:	ldr	x8, [sp, #5152]
  4292d8:	ldur	x8, [x8, #-48]
  4292dc:	mov	x9, xzr
  4292e0:	mul	x8, x9, x8
  4292e4:	add	x8, x8, #0x0
  4292e8:	mul	x8, x9, x8
  4292ec:	add	x8, x8, #0x1
  4292f0:	lsl	x8, x8, #62
  4292f4:	subs	x8, x8, #0x1
  4292f8:	mov	x9, #0x2                   	// #2
  4292fc:	mul	x8, x8, x9
  429300:	add	x8, x8, #0x1
  429304:	mvn	x8, x8
  429308:	str	x8, [sp, #1904]
  42930c:	b	429330 <readlinkat@plt+0x26400>
  429310:	ldr	x8, [sp, #5152]
  429314:	ldur	x8, [x8, #-48]
  429318:	mov	x9, xzr
  42931c:	mul	x8, x9, x8
  429320:	add	x8, x8, #0x0
  429324:	mul	x8, x9, x8
  429328:	add	x8, x8, #0x0
  42932c:	str	x8, [sp, #1904]
  429330:	ldr	x8, [sp, #1904]
  429334:	ldr	x9, [sp, #5152]
  429338:	ldur	x9, [x9, #-48]
  42933c:	add	x8, x8, x9
  429340:	mov	x9, xzr
  429344:	cmp	x9, x8
  429348:	cset	w10, lt  // lt = tstop
  42934c:	tbnz	w10, #0, 429410 <readlinkat@plt+0x264e0>
  429350:	b	4293b8 <readlinkat@plt+0x26488>
  429354:	ldr	w8, [sp, #2996]
  429358:	tbnz	w8, #0, 429360 <readlinkat@plt+0x26430>
  42935c:	b	42936c <readlinkat@plt+0x2643c>
  429360:	ldr	w8, [sp, #2992]
  429364:	tbnz	w8, #0, 429410 <readlinkat@plt+0x264e0>
  429368:	b	4293b8 <readlinkat@plt+0x26488>
  42936c:	ldr	x8, [sp, #5152]
  429370:	ldur	x8, [x8, #-48]
  429374:	cmp	x8, #0x0
  429378:	cset	w9, ge  // ge = tcont
  42937c:	tbnz	w9, #0, 4293a0 <readlinkat@plt+0x26470>
  429380:	ldr	x8, [sp, #5152]
  429384:	ldur	x8, [x8, #-48]
  429388:	mov	x9, xzr
  42938c:	subs	x8, x9, x8
  429390:	cmp	x8, #0x0
  429394:	cset	w10, le
  429398:	tbnz	w10, #0, 429410 <readlinkat@plt+0x264e0>
  42939c:	b	4293b8 <readlinkat@plt+0x26488>
  4293a0:	ldr	x8, [sp, #5152]
  4293a4:	ldur	x8, [x8, #-48]
  4293a8:	mov	x9, xzr
  4293ac:	cmp	x9, x8
  4293b0:	cset	w10, lt  // lt = tstop
  4293b4:	tbnz	w10, #0, 429410 <readlinkat@plt+0x264e0>
  4293b8:	ldr	x8, [sp, #5152]
  4293bc:	ldur	x8, [x8, #-48]
  4293c0:	mov	x9, xzr
  4293c4:	mneg	x8, x8, x9
  4293c8:	subs	x8, x8, #0x1
  4293cc:	cmp	x8, #0x0
  4293d0:	cset	w10, ge  // ge = tcont
  4293d4:	tbnz	w10, #0, 4293f4 <readlinkat@plt+0x264c4>
  4293d8:	ldr	x8, [sp, #5152]
  4293dc:	ldur	x8, [x8, #-48]
  4293e0:	mov	x9, xzr
  4293e4:	subs	x8, x9, x8
  4293e8:	mov	x9, #0xffffffffffff8000    	// #-32768
  4293ec:	cmp	x8, x9
  4293f0:	b.lt	429410 <readlinkat@plt+0x264e0>  // b.tstop
  4293f4:	ldr	x8, [sp, #5152]
  4293f8:	ldur	x8, [x8, #-48]
  4293fc:	mov	x9, xzr
  429400:	subs	x8, x9, x8
  429404:	mov	x9, #0x7fff                	// #32767
  429408:	cmp	x9, x8
  42940c:	b.ge	429440 <readlinkat@plt+0x26510>  // b.tcont
  429410:	ldr	x8, [sp, #5152]
  429414:	ldur	x8, [x8, #-48]
  429418:	mov	w9, wzr
  42941c:	subs	w8, w9, w8
  429420:	mov	w0, w8
  429424:	lsl	x10, x0, #48
  429428:	asr	x10, x10, #48
  42942c:	ldur	x11, [x29, #-8]
  429430:	str	x10, [x11, #56]
  429434:	ldr	w8, [sp, #2992]
  429438:	tbnz	w8, #0, 42a684 <readlinkat@plt+0x27754>
  42943c:	b	42a688 <readlinkat@plt+0x27758>
  429440:	ldr	x8, [sp, #5152]
  429444:	ldur	x8, [x8, #-48]
  429448:	mov	w9, wzr
  42944c:	subs	w8, w9, w8
  429450:	mov	w0, w8
  429454:	lsl	x10, x0, #48
  429458:	asr	x10, x10, #48
  42945c:	ldur	x11, [x29, #-8]
  429460:	str	x10, [x11, #56]
  429464:	ldr	w8, [sp, #2996]
  429468:	tbnz	w8, #0, 42a684 <readlinkat@plt+0x27754>
  42946c:	b	42a688 <readlinkat@plt+0x27758>
  429470:	ldr	w8, [sp, #2996]
  429474:	tbnz	w8, #0, 42947c <readlinkat@plt+0x2654c>
  429478:	b	429a90 <readlinkat@plt+0x26b60>
  42947c:	ldr	w8, [sp, #2996]
  429480:	tbnz	w8, #0, 429488 <readlinkat@plt+0x26558>
  429484:	b	42978c <readlinkat@plt+0x2685c>
  429488:	ldr	x8, [sp, #5152]
  42948c:	ldur	x8, [x8, #-48]
  429490:	mov	w9, wzr
  429494:	mul	w8, w9, w8
  429498:	add	w8, w8, #0x0
  42949c:	mul	w8, w9, w8
  4294a0:	subs	w8, w8, #0x1
  4294a4:	cmp	w8, #0x0
  4294a8:	cset	w8, ge  // ge = tcont
  4294ac:	tbnz	w8, #0, 4294ec <readlinkat@plt+0x265bc>
  4294b0:	ldr	x8, [sp, #5152]
  4294b4:	ldur	x8, [x8, #-48]
  4294b8:	mov	w9, wzr
  4294bc:	mul	w8, w9, w8
  4294c0:	add	w8, w8, #0x0
  4294c4:	mul	w8, w9, w8
  4294c8:	add	w8, w8, #0x1
  4294cc:	lsl	w8, w8, #30
  4294d0:	subs	w8, w8, #0x1
  4294d4:	mov	w9, #0x2                   	// #2
  4294d8:	mul	w8, w8, w9
  4294dc:	add	w8, w8, #0x1
  4294e0:	mvn	w8, w8
  4294e4:	str	w8, [sp, #1900]
  4294e8:	b	42950c <readlinkat@plt+0x265dc>
  4294ec:	ldr	x8, [sp, #5152]
  4294f0:	ldur	x8, [x8, #-48]
  4294f4:	mov	w9, wzr
  4294f8:	mul	w8, w9, w8
  4294fc:	add	w8, w8, #0x0
  429500:	mul	w8, w9, w8
  429504:	add	w8, w8, #0x0
  429508:	str	w8, [sp, #1900]
  42950c:	ldr	w8, [sp, #1900]
  429510:	cmp	w8, #0x0
  429514:	cset	w8, ge  // ge = tcont
  429518:	tbnz	w8, #0, 429678 <readlinkat@plt+0x26748>
  42951c:	ldr	x8, [sp, #5152]
  429520:	ldur	x8, [x8, #-48]
  429524:	cmp	w8, #0x0
  429528:	cset	w8, ge  // ge = tcont
  42952c:	tbnz	w8, #0, 4295d0 <readlinkat@plt+0x266a0>
  429530:	ldr	x8, [sp, #5152]
  429534:	ldur	x8, [x8, #-48]
  429538:	mov	w9, wzr
  42953c:	mul	w8, w9, w8
  429540:	add	w8, w8, #0x0
  429544:	mul	w8, w9, w8
  429548:	subs	w8, w8, #0x1
  42954c:	cmp	w8, #0x0
  429550:	cset	w8, ge  // ge = tcont
  429554:	tbnz	w8, #0, 429590 <readlinkat@plt+0x26660>
  429558:	ldr	x8, [sp, #5152]
  42955c:	ldur	x8, [x8, #-48]
  429560:	mov	w9, wzr
  429564:	mul	w8, w9, w8
  429568:	add	w8, w8, #0x0
  42956c:	mul	w8, w9, w8
  429570:	add	w8, w8, #0x1
  429574:	lsl	w8, w8, #30
  429578:	subs	w8, w8, #0x1
  42957c:	mov	w9, #0x2                   	// #2
  429580:	mul	w8, w8, w9
  429584:	add	w8, w8, #0x1
  429588:	str	w8, [sp, #1896]
  42958c:	b	4295b0 <readlinkat@plt+0x26680>
  429590:	ldr	x8, [sp, #5152]
  429594:	ldur	x8, [x8, #-48]
  429598:	mov	w9, wzr
  42959c:	mul	w8, w9, w8
  4295a0:	add	w8, w8, #0x0
  4295a4:	mul	w8, w9, w8
  4295a8:	subs	w8, w8, #0x1
  4295ac:	str	w8, [sp, #1896]
  4295b0:	ldr	w8, [sp, #1896]
  4295b4:	ldr	x9, [sp, #5152]
  4295b8:	ldur	x9, [x9, #-48]
  4295bc:	add	w8, w8, w9
  4295c0:	cmp	w8, #0x0
  4295c4:	cset	w8, lt  // lt = tstop
  4295c8:	tbnz	w8, #0, 429734 <readlinkat@plt+0x26804>
  4295cc:	b	4296dc <readlinkat@plt+0x267ac>
  4295d0:	ldr	x8, [sp, #5152]
  4295d4:	ldur	x8, [x8, #-48]
  4295d8:	mov	w9, wzr
  4295dc:	mul	w8, w9, w8
  4295e0:	add	w8, w8, #0x0
  4295e4:	mul	w8, w9, w8
  4295e8:	subs	w8, w8, #0x1
  4295ec:	cmp	w8, #0x0
  4295f0:	cset	w8, ge  // ge = tcont
  4295f4:	tbnz	w8, #0, 429634 <readlinkat@plt+0x26704>
  4295f8:	ldr	x8, [sp, #5152]
  4295fc:	ldur	x8, [x8, #-48]
  429600:	mov	w9, wzr
  429604:	mul	w8, w9, w8
  429608:	add	w8, w8, #0x0
  42960c:	mul	w8, w9, w8
  429610:	add	w8, w8, #0x1
  429614:	lsl	w8, w8, #30
  429618:	subs	w8, w8, #0x1
  42961c:	mov	w9, #0x2                   	// #2
  429620:	mul	w8, w8, w9
  429624:	add	w8, w8, #0x1
  429628:	mvn	w8, w8
  42962c:	str	w8, [sp, #1892]
  429630:	b	429654 <readlinkat@plt+0x26724>
  429634:	ldr	x8, [sp, #5152]
  429638:	ldur	x8, [x8, #-48]
  42963c:	mov	w9, wzr
  429640:	mul	w8, w9, w8
  429644:	add	w8, w8, #0x0
  429648:	mul	w8, w9, w8
  42964c:	add	w8, w8, #0x0
  429650:	str	w8, [sp, #1892]
  429654:	ldr	w8, [sp, #1892]
  429658:	ldr	x9, [sp, #5152]
  42965c:	ldur	x9, [x9, #-48]
  429660:	add	w8, w8, w9
  429664:	mov	w9, wzr
  429668:	cmp	w9, w8
  42966c:	cset	w8, lt  // lt = tstop
  429670:	tbnz	w8, #0, 429734 <readlinkat@plt+0x26804>
  429674:	b	4296dc <readlinkat@plt+0x267ac>
  429678:	ldr	w8, [sp, #2996]
  42967c:	tbnz	w8, #0, 429684 <readlinkat@plt+0x26754>
  429680:	b	429690 <readlinkat@plt+0x26760>
  429684:	ldr	w8, [sp, #2992]
  429688:	tbnz	w8, #0, 429734 <readlinkat@plt+0x26804>
  42968c:	b	4296dc <readlinkat@plt+0x267ac>
  429690:	ldr	x8, [sp, #5152]
  429694:	ldur	x8, [x8, #-48]
  429698:	cmp	w8, #0x0
  42969c:	cset	w8, ge  // ge = tcont
  4296a0:	tbnz	w8, #0, 4296c4 <readlinkat@plt+0x26794>
  4296a4:	ldr	x8, [sp, #5152]
  4296a8:	ldur	x8, [x8, #-48]
  4296ac:	mov	w9, wzr
  4296b0:	subs	w8, w9, w8
  4296b4:	cmp	w8, #0x0
  4296b8:	cset	w8, le
  4296bc:	tbnz	w8, #0, 429734 <readlinkat@plt+0x26804>
  4296c0:	b	4296dc <readlinkat@plt+0x267ac>
  4296c4:	ldr	x8, [sp, #5152]
  4296c8:	ldur	x8, [x8, #-48]
  4296cc:	mov	w9, wzr
  4296d0:	cmp	w9, w8
  4296d4:	cset	w8, lt  // lt = tstop
  4296d8:	tbnz	w8, #0, 429734 <readlinkat@plt+0x26804>
  4296dc:	ldr	x8, [sp, #5152]
  4296e0:	ldur	x8, [x8, #-48]
  4296e4:	mov	w9, wzr
  4296e8:	mneg	w8, w8, w9
  4296ec:	subs	w8, w8, #0x1
  4296f0:	cmp	w8, #0x0
  4296f4:	cset	w8, ge  // ge = tcont
  4296f8:	tbnz	w8, #0, 429718 <readlinkat@plt+0x267e8>
  4296fc:	ldr	x8, [sp, #5152]
  429700:	ldur	x8, [x8, #-48]
  429704:	mov	w9, wzr
  429708:	subs	w8, w9, w8
  42970c:	mov	w9, #0x80000000            	// #-2147483648
  429710:	cmp	w8, w9
  429714:	b.lt	429734 <readlinkat@plt+0x26804>  // b.tstop
  429718:	ldr	x8, [sp, #5152]
  42971c:	ldur	x8, [x8, #-48]
  429720:	mov	w9, wzr
  429724:	subs	w8, w9, w8
  429728:	mov	w9, #0x7fffffff            	// #2147483647
  42972c:	cmp	w9, w8
  429730:	b.ge	429760 <readlinkat@plt+0x26830>  // b.tcont
  429734:	ldr	x8, [sp, #5152]
  429738:	ldur	x8, [x8, #-48]
  42973c:	mov	w9, wzr
  429740:	subs	w8, w9, w8
  429744:	mov	w0, w8
  429748:	sxtw	x10, w0
  42974c:	ldur	x11, [x29, #-8]
  429750:	str	x10, [x11, #56]
  429754:	ldr	w8, [sp, #2992]
  429758:	tbnz	w8, #0, 42a684 <readlinkat@plt+0x27754>
  42975c:	b	42a688 <readlinkat@plt+0x27758>
  429760:	ldr	x8, [sp, #5152]
  429764:	ldur	x8, [x8, #-48]
  429768:	mov	w9, wzr
  42976c:	subs	w8, w9, w8
  429770:	mov	w0, w8
  429774:	sxtw	x10, w0
  429778:	ldur	x11, [x29, #-8]
  42977c:	str	x10, [x11, #56]
  429780:	ldr	w8, [sp, #2996]
  429784:	tbnz	w8, #0, 42a684 <readlinkat@plt+0x27754>
  429788:	b	42a688 <readlinkat@plt+0x27758>
  42978c:	ldr	x8, [sp, #5152]
  429790:	ldur	x8, [x8, #-48]
  429794:	mov	x9, xzr
  429798:	mul	x8, x9, x8
  42979c:	add	x8, x8, #0x0
  4297a0:	mul	x8, x9, x8
  4297a4:	subs	x8, x8, #0x1
  4297a8:	cmp	x8, #0x0
  4297ac:	cset	w10, ge  // ge = tcont
  4297b0:	tbnz	w10, #0, 4297f0 <readlinkat@plt+0x268c0>
  4297b4:	ldr	x8, [sp, #5152]
  4297b8:	ldur	x8, [x8, #-48]
  4297bc:	mov	x9, xzr
  4297c0:	mul	x8, x9, x8
  4297c4:	add	x8, x8, #0x0
  4297c8:	mul	x8, x9, x8
  4297cc:	add	x8, x8, #0x1
  4297d0:	lsl	x8, x8, #62
  4297d4:	subs	x8, x8, #0x1
  4297d8:	mov	x9, #0x2                   	// #2
  4297dc:	mul	x8, x8, x9
  4297e0:	add	x8, x8, #0x1
  4297e4:	mvn	x8, x8
  4297e8:	str	x8, [sp, #1880]
  4297ec:	b	429810 <readlinkat@plt+0x268e0>
  4297f0:	ldr	x8, [sp, #5152]
  4297f4:	ldur	x8, [x8, #-48]
  4297f8:	mov	x9, xzr
  4297fc:	mul	x8, x9, x8
  429800:	add	x8, x8, #0x0
  429804:	mul	x8, x9, x8
  429808:	add	x8, x8, #0x0
  42980c:	str	x8, [sp, #1880]
  429810:	ldr	x8, [sp, #1880]
  429814:	cmp	x8, #0x0
  429818:	cset	w9, ge  // ge = tcont
  42981c:	tbnz	w9, #0, 42997c <readlinkat@plt+0x26a4c>
  429820:	ldr	x8, [sp, #5152]
  429824:	ldur	x8, [x8, #-48]
  429828:	cmp	x8, #0x0
  42982c:	cset	w9, ge  // ge = tcont
  429830:	tbnz	w9, #0, 4298d4 <readlinkat@plt+0x269a4>
  429834:	ldr	x8, [sp, #5152]
  429838:	ldur	x8, [x8, #-48]
  42983c:	mov	x9, xzr
  429840:	mul	x8, x9, x8
  429844:	add	x8, x8, #0x0
  429848:	mul	x8, x9, x8
  42984c:	subs	x8, x8, #0x1
  429850:	cmp	x8, #0x0
  429854:	cset	w10, ge  // ge = tcont
  429858:	tbnz	w10, #0, 429894 <readlinkat@plt+0x26964>
  42985c:	ldr	x8, [sp, #5152]
  429860:	ldur	x8, [x8, #-48]
  429864:	mov	x9, xzr
  429868:	mul	x8, x9, x8
  42986c:	add	x8, x8, #0x0
  429870:	mul	x8, x9, x8
  429874:	add	x8, x8, #0x1
  429878:	lsl	x8, x8, #62
  42987c:	subs	x8, x8, #0x1
  429880:	mov	x9, #0x2                   	// #2
  429884:	mul	x8, x8, x9
  429888:	add	x8, x8, #0x1
  42988c:	str	x8, [sp, #1872]
  429890:	b	4298b4 <readlinkat@plt+0x26984>
  429894:	ldr	x8, [sp, #5152]
  429898:	ldur	x8, [x8, #-48]
  42989c:	mov	x9, xzr
  4298a0:	mul	x8, x9, x8
  4298a4:	add	x8, x8, #0x0
  4298a8:	mul	x8, x9, x8
  4298ac:	subs	x8, x8, #0x1
  4298b0:	str	x8, [sp, #1872]
  4298b4:	ldr	x8, [sp, #1872]
  4298b8:	ldr	x9, [sp, #5152]
  4298bc:	ldur	x9, [x9, #-48]
  4298c0:	add	x8, x8, x9
  4298c4:	cmp	x8, #0x0
  4298c8:	cset	w10, lt  // lt = tstop
  4298cc:	tbnz	w10, #0, 429a38 <readlinkat@plt+0x26b08>
  4298d0:	b	4299e0 <readlinkat@plt+0x26ab0>
  4298d4:	ldr	x8, [sp, #5152]
  4298d8:	ldur	x8, [x8, #-48]
  4298dc:	mov	x9, xzr
  4298e0:	mul	x8, x9, x8
  4298e4:	add	x8, x8, #0x0
  4298e8:	mul	x8, x9, x8
  4298ec:	subs	x8, x8, #0x1
  4298f0:	cmp	x8, #0x0
  4298f4:	cset	w10, ge  // ge = tcont
  4298f8:	tbnz	w10, #0, 429938 <readlinkat@plt+0x26a08>
  4298fc:	ldr	x8, [sp, #5152]
  429900:	ldur	x8, [x8, #-48]
  429904:	mov	x9, xzr
  429908:	mul	x8, x9, x8
  42990c:	add	x8, x8, #0x0
  429910:	mul	x8, x9, x8
  429914:	add	x8, x8, #0x1
  429918:	lsl	x8, x8, #62
  42991c:	subs	x8, x8, #0x1
  429920:	mov	x9, #0x2                   	// #2
  429924:	mul	x8, x8, x9
  429928:	add	x8, x8, #0x1
  42992c:	mvn	x8, x8
  429930:	str	x8, [sp, #1864]
  429934:	b	429958 <readlinkat@plt+0x26a28>
  429938:	ldr	x8, [sp, #5152]
  42993c:	ldur	x8, [x8, #-48]
  429940:	mov	x9, xzr
  429944:	mul	x8, x9, x8
  429948:	add	x8, x8, #0x0
  42994c:	mul	x8, x9, x8
  429950:	add	x8, x8, #0x0
  429954:	str	x8, [sp, #1864]
  429958:	ldr	x8, [sp, #1864]
  42995c:	ldr	x9, [sp, #5152]
  429960:	ldur	x9, [x9, #-48]
  429964:	add	x8, x8, x9
  429968:	mov	x9, xzr
  42996c:	cmp	x9, x8
  429970:	cset	w10, lt  // lt = tstop
  429974:	tbnz	w10, #0, 429a38 <readlinkat@plt+0x26b08>
  429978:	b	4299e0 <readlinkat@plt+0x26ab0>
  42997c:	ldr	w8, [sp, #2996]
  429980:	tbnz	w8, #0, 429988 <readlinkat@plt+0x26a58>
  429984:	b	429994 <readlinkat@plt+0x26a64>
  429988:	ldr	w8, [sp, #2992]
  42998c:	tbnz	w8, #0, 429a38 <readlinkat@plt+0x26b08>
  429990:	b	4299e0 <readlinkat@plt+0x26ab0>
  429994:	ldr	x8, [sp, #5152]
  429998:	ldur	x8, [x8, #-48]
  42999c:	cmp	x8, #0x0
  4299a0:	cset	w9, ge  // ge = tcont
  4299a4:	tbnz	w9, #0, 4299c8 <readlinkat@plt+0x26a98>
  4299a8:	ldr	x8, [sp, #5152]
  4299ac:	ldur	x8, [x8, #-48]
  4299b0:	mov	x9, xzr
  4299b4:	subs	x8, x9, x8
  4299b8:	cmp	x8, #0x0
  4299bc:	cset	w10, le
  4299c0:	tbnz	w10, #0, 429a38 <readlinkat@plt+0x26b08>
  4299c4:	b	4299e0 <readlinkat@plt+0x26ab0>
  4299c8:	ldr	x8, [sp, #5152]
  4299cc:	ldur	x8, [x8, #-48]
  4299d0:	mov	x9, xzr
  4299d4:	cmp	x9, x8
  4299d8:	cset	w10, lt  // lt = tstop
  4299dc:	tbnz	w10, #0, 429a38 <readlinkat@plt+0x26b08>
  4299e0:	ldr	x8, [sp, #5152]
  4299e4:	ldur	x8, [x8, #-48]
  4299e8:	mov	x9, xzr
  4299ec:	mneg	x8, x8, x9
  4299f0:	subs	x8, x8, #0x1
  4299f4:	cmp	x8, #0x0
  4299f8:	cset	w10, ge  // ge = tcont
  4299fc:	tbnz	w10, #0, 429a1c <readlinkat@plt+0x26aec>
  429a00:	ldr	x8, [sp, #5152]
  429a04:	ldur	x8, [x8, #-48]
  429a08:	mov	x9, xzr
  429a0c:	subs	x8, x9, x8
  429a10:	mov	x9, #0xffffffff80000000    	// #-2147483648
  429a14:	cmp	x8, x9
  429a18:	b.lt	429a38 <readlinkat@plt+0x26b08>  // b.tstop
  429a1c:	ldr	x8, [sp, #5152]
  429a20:	ldur	x8, [x8, #-48]
  429a24:	mov	x9, xzr
  429a28:	subs	x8, x9, x8
  429a2c:	mov	x9, #0x7fffffff            	// #2147483647
  429a30:	cmp	x9, x8
  429a34:	b.ge	429a64 <readlinkat@plt+0x26b34>  // b.tcont
  429a38:	ldr	x8, [sp, #5152]
  429a3c:	ldur	x8, [x8, #-48]
  429a40:	mov	w9, wzr
  429a44:	subs	w8, w9, w8
  429a48:	mov	w0, w8
  429a4c:	sxtw	x10, w0
  429a50:	ldur	x11, [x29, #-8]
  429a54:	str	x10, [x11, #56]
  429a58:	ldr	w8, [sp, #2992]
  429a5c:	tbnz	w8, #0, 42a684 <readlinkat@plt+0x27754>
  429a60:	b	42a688 <readlinkat@plt+0x27758>
  429a64:	ldr	x8, [sp, #5152]
  429a68:	ldur	x8, [x8, #-48]
  429a6c:	mov	w9, wzr
  429a70:	subs	w8, w9, w8
  429a74:	mov	w0, w8
  429a78:	sxtw	x10, w0
  429a7c:	ldur	x11, [x29, #-8]
  429a80:	str	x10, [x11, #56]
  429a84:	ldr	w8, [sp, #2996]
  429a88:	tbnz	w8, #0, 42a684 <readlinkat@plt+0x27754>
  429a8c:	b	42a688 <readlinkat@plt+0x27758>
  429a90:	ldr	w8, [sp, #2992]
  429a94:	tbnz	w8, #0, 429a9c <readlinkat@plt+0x26b6c>
  429a98:	b	42a090 <readlinkat@plt+0x27160>
  429a9c:	ldr	w8, [sp, #2996]
  429aa0:	tbnz	w8, #0, 429aa8 <readlinkat@plt+0x26b78>
  429aa4:	b	429d9c <readlinkat@plt+0x26e6c>
  429aa8:	ldr	x8, [sp, #5152]
  429aac:	ldur	x8, [x8, #-48]
  429ab0:	mov	x9, xzr
  429ab4:	mul	x8, x9, x8
  429ab8:	add	x8, x8, #0x0
  429abc:	mul	x8, x9, x8
  429ac0:	subs	x8, x8, #0x1
  429ac4:	cmp	x8, #0x0
  429ac8:	cset	w10, ge  // ge = tcont
  429acc:	tbnz	w10, #0, 429b0c <readlinkat@plt+0x26bdc>
  429ad0:	ldr	x8, [sp, #5152]
  429ad4:	ldur	x8, [x8, #-48]
  429ad8:	mov	x9, xzr
  429adc:	mul	x8, x9, x8
  429ae0:	add	x8, x8, #0x0
  429ae4:	mul	x8, x9, x8
  429ae8:	add	x8, x8, #0x1
  429aec:	lsl	x8, x8, #62
  429af0:	subs	x8, x8, #0x1
  429af4:	mov	x9, #0x2                   	// #2
  429af8:	mul	x8, x8, x9
  429afc:	add	x8, x8, #0x1
  429b00:	mvn	x8, x8
  429b04:	str	x8, [sp, #1856]
  429b08:	b	429b2c <readlinkat@plt+0x26bfc>
  429b0c:	ldr	x8, [sp, #5152]
  429b10:	ldur	x8, [x8, #-48]
  429b14:	mov	x9, xzr
  429b18:	mul	x8, x9, x8
  429b1c:	add	x8, x8, #0x0
  429b20:	mul	x8, x9, x8
  429b24:	add	x8, x8, #0x0
  429b28:	str	x8, [sp, #1856]
  429b2c:	ldr	x8, [sp, #1856]
  429b30:	cmp	x8, #0x0
  429b34:	cset	w9, ge  // ge = tcont
  429b38:	tbnz	w9, #0, 429c98 <readlinkat@plt+0x26d68>
  429b3c:	ldr	x8, [sp, #5152]
  429b40:	ldur	x8, [x8, #-48]
  429b44:	cmp	x8, #0x0
  429b48:	cset	w9, ge  // ge = tcont
  429b4c:	tbnz	w9, #0, 429bf0 <readlinkat@plt+0x26cc0>
  429b50:	ldr	x8, [sp, #5152]
  429b54:	ldur	x8, [x8, #-48]
  429b58:	mov	x9, xzr
  429b5c:	mul	x8, x9, x8
  429b60:	add	x8, x8, #0x0
  429b64:	mul	x8, x9, x8
  429b68:	subs	x8, x8, #0x1
  429b6c:	cmp	x8, #0x0
  429b70:	cset	w10, ge  // ge = tcont
  429b74:	tbnz	w10, #0, 429bb0 <readlinkat@plt+0x26c80>
  429b78:	ldr	x8, [sp, #5152]
  429b7c:	ldur	x8, [x8, #-48]
  429b80:	mov	x9, xzr
  429b84:	mul	x8, x9, x8
  429b88:	add	x8, x8, #0x0
  429b8c:	mul	x8, x9, x8
  429b90:	add	x8, x8, #0x1
  429b94:	lsl	x8, x8, #62
  429b98:	subs	x8, x8, #0x1
  429b9c:	mov	x9, #0x2                   	// #2
  429ba0:	mul	x8, x8, x9
  429ba4:	add	x8, x8, #0x1
  429ba8:	str	x8, [sp, #1848]
  429bac:	b	429bd0 <readlinkat@plt+0x26ca0>
  429bb0:	ldr	x8, [sp, #5152]
  429bb4:	ldur	x8, [x8, #-48]
  429bb8:	mov	x9, xzr
  429bbc:	mul	x8, x9, x8
  429bc0:	add	x8, x8, #0x0
  429bc4:	mul	x8, x9, x8
  429bc8:	subs	x8, x8, #0x1
  429bcc:	str	x8, [sp, #1848]
  429bd0:	ldr	x8, [sp, #1848]
  429bd4:	ldr	x9, [sp, #5152]
  429bd8:	ldur	x9, [x9, #-48]
  429bdc:	add	x8, x8, x9
  429be0:	cmp	x8, #0x0
  429be4:	cset	w10, lt  // lt = tstop
  429be8:	tbnz	w10, #0, 429d54 <readlinkat@plt+0x26e24>
  429bec:	b	429cfc <readlinkat@plt+0x26dcc>
  429bf0:	ldr	x8, [sp, #5152]
  429bf4:	ldur	x8, [x8, #-48]
  429bf8:	mov	x9, xzr
  429bfc:	mul	x8, x9, x8
  429c00:	add	x8, x8, #0x0
  429c04:	mul	x8, x9, x8
  429c08:	subs	x8, x8, #0x1
  429c0c:	cmp	x8, #0x0
  429c10:	cset	w10, ge  // ge = tcont
  429c14:	tbnz	w10, #0, 429c54 <readlinkat@plt+0x26d24>
  429c18:	ldr	x8, [sp, #5152]
  429c1c:	ldur	x8, [x8, #-48]
  429c20:	mov	x9, xzr
  429c24:	mul	x8, x9, x8
  429c28:	add	x8, x8, #0x0
  429c2c:	mul	x8, x9, x8
  429c30:	add	x8, x8, #0x1
  429c34:	lsl	x8, x8, #62
  429c38:	subs	x8, x8, #0x1
  429c3c:	mov	x9, #0x2                   	// #2
  429c40:	mul	x8, x8, x9
  429c44:	add	x8, x8, #0x1
  429c48:	mvn	x8, x8
  429c4c:	str	x8, [sp, #1840]
  429c50:	b	429c74 <readlinkat@plt+0x26d44>
  429c54:	ldr	x8, [sp, #5152]
  429c58:	ldur	x8, [x8, #-48]
  429c5c:	mov	x9, xzr
  429c60:	mul	x8, x9, x8
  429c64:	add	x8, x8, #0x0
  429c68:	mul	x8, x9, x8
  429c6c:	add	x8, x8, #0x0
  429c70:	str	x8, [sp, #1840]
  429c74:	ldr	x8, [sp, #1840]
  429c78:	ldr	x9, [sp, #5152]
  429c7c:	ldur	x9, [x9, #-48]
  429c80:	add	x8, x8, x9
  429c84:	mov	x9, xzr
  429c88:	cmp	x9, x8
  429c8c:	cset	w10, lt  // lt = tstop
  429c90:	tbnz	w10, #0, 429d54 <readlinkat@plt+0x26e24>
  429c94:	b	429cfc <readlinkat@plt+0x26dcc>
  429c98:	ldr	w8, [sp, #2996]
  429c9c:	tbnz	w8, #0, 429ca4 <readlinkat@plt+0x26d74>
  429ca0:	b	429cb0 <readlinkat@plt+0x26d80>
  429ca4:	ldr	w8, [sp, #2992]
  429ca8:	tbnz	w8, #0, 429d54 <readlinkat@plt+0x26e24>
  429cac:	b	429cfc <readlinkat@plt+0x26dcc>
  429cb0:	ldr	x8, [sp, #5152]
  429cb4:	ldur	x8, [x8, #-48]
  429cb8:	cmp	x8, #0x0
  429cbc:	cset	w9, ge  // ge = tcont
  429cc0:	tbnz	w9, #0, 429ce4 <readlinkat@plt+0x26db4>
  429cc4:	ldr	x8, [sp, #5152]
  429cc8:	ldur	x8, [x8, #-48]
  429ccc:	mov	x9, xzr
  429cd0:	subs	x8, x9, x8
  429cd4:	cmp	x8, #0x0
  429cd8:	cset	w10, le
  429cdc:	tbnz	w10, #0, 429d54 <readlinkat@plt+0x26e24>
  429ce0:	b	429cfc <readlinkat@plt+0x26dcc>
  429ce4:	ldr	x8, [sp, #5152]
  429ce8:	ldur	x8, [x8, #-48]
  429cec:	mov	x9, xzr
  429cf0:	cmp	x9, x8
  429cf4:	cset	w10, lt  // lt = tstop
  429cf8:	tbnz	w10, #0, 429d54 <readlinkat@plt+0x26e24>
  429cfc:	ldr	x8, [sp, #5152]
  429d00:	ldur	x8, [x8, #-48]
  429d04:	mov	x9, xzr
  429d08:	mneg	x8, x8, x9
  429d0c:	subs	x8, x8, #0x1
  429d10:	cmp	x8, #0x0
  429d14:	cset	w10, ge  // ge = tcont
  429d18:	tbnz	w10, #0, 429d38 <readlinkat@plt+0x26e08>
  429d1c:	ldr	x8, [sp, #5152]
  429d20:	ldur	x8, [x8, #-48]
  429d24:	mov	x9, xzr
  429d28:	subs	x8, x9, x8
  429d2c:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  429d30:	cmp	x8, x9
  429d34:	b.lt	429d54 <readlinkat@plt+0x26e24>  // b.tstop
  429d38:	ldr	x8, [sp, #5152]
  429d3c:	ldur	x8, [x8, #-48]
  429d40:	mov	x9, xzr
  429d44:	subs	x8, x9, x8
  429d48:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  429d4c:	cmp	x9, x8
  429d50:	b.ge	429d78 <readlinkat@plt+0x26e48>  // b.tcont
  429d54:	ldr	x8, [sp, #5152]
  429d58:	ldur	x8, [x8, #-48]
  429d5c:	mov	x9, xzr
  429d60:	subs	x8, x9, x8
  429d64:	ldur	x9, [x29, #-8]
  429d68:	str	x8, [x9, #56]
  429d6c:	ldr	w10, [sp, #2992]
  429d70:	tbnz	w10, #0, 42a684 <readlinkat@plt+0x27754>
  429d74:	b	42a688 <readlinkat@plt+0x27758>
  429d78:	ldr	x8, [sp, #5152]
  429d7c:	ldur	x8, [x8, #-48]
  429d80:	mov	x9, xzr
  429d84:	subs	x8, x9, x8
  429d88:	ldur	x9, [x29, #-8]
  429d8c:	str	x8, [x9, #56]
  429d90:	ldr	w10, [sp, #2996]
  429d94:	tbnz	w10, #0, 42a684 <readlinkat@plt+0x27754>
  429d98:	b	42a688 <readlinkat@plt+0x27758>
  429d9c:	ldr	x8, [sp, #5152]
  429da0:	ldur	x8, [x8, #-48]
  429da4:	mov	x9, xzr
  429da8:	mul	x8, x9, x8
  429dac:	add	x8, x8, #0x0
  429db0:	mul	x8, x9, x8
  429db4:	subs	x8, x8, #0x1
  429db8:	cmp	x8, #0x0
  429dbc:	cset	w10, ge  // ge = tcont
  429dc0:	tbnz	w10, #0, 429e00 <readlinkat@plt+0x26ed0>
  429dc4:	ldr	x8, [sp, #5152]
  429dc8:	ldur	x8, [x8, #-48]
  429dcc:	mov	x9, xzr
  429dd0:	mul	x8, x9, x8
  429dd4:	add	x8, x8, #0x0
  429dd8:	mul	x8, x9, x8
  429ddc:	add	x8, x8, #0x1
  429de0:	lsl	x8, x8, #62
  429de4:	subs	x8, x8, #0x1
  429de8:	mov	x9, #0x2                   	// #2
  429dec:	mul	x8, x8, x9
  429df0:	add	x8, x8, #0x1
  429df4:	mvn	x8, x8
  429df8:	str	x8, [sp, #1832]
  429dfc:	b	429e20 <readlinkat@plt+0x26ef0>
  429e00:	ldr	x8, [sp, #5152]
  429e04:	ldur	x8, [x8, #-48]
  429e08:	mov	x9, xzr
  429e0c:	mul	x8, x9, x8
  429e10:	add	x8, x8, #0x0
  429e14:	mul	x8, x9, x8
  429e18:	add	x8, x8, #0x0
  429e1c:	str	x8, [sp, #1832]
  429e20:	ldr	x8, [sp, #1832]
  429e24:	cmp	x8, #0x0
  429e28:	cset	w9, ge  // ge = tcont
  429e2c:	tbnz	w9, #0, 429f8c <readlinkat@plt+0x2705c>
  429e30:	ldr	x8, [sp, #5152]
  429e34:	ldur	x8, [x8, #-48]
  429e38:	cmp	x8, #0x0
  429e3c:	cset	w9, ge  // ge = tcont
  429e40:	tbnz	w9, #0, 429ee4 <readlinkat@plt+0x26fb4>
  429e44:	ldr	x8, [sp, #5152]
  429e48:	ldur	x8, [x8, #-48]
  429e4c:	mov	x9, xzr
  429e50:	mul	x8, x9, x8
  429e54:	add	x8, x8, #0x0
  429e58:	mul	x8, x9, x8
  429e5c:	subs	x8, x8, #0x1
  429e60:	cmp	x8, #0x0
  429e64:	cset	w10, ge  // ge = tcont
  429e68:	tbnz	w10, #0, 429ea4 <readlinkat@plt+0x26f74>
  429e6c:	ldr	x8, [sp, #5152]
  429e70:	ldur	x8, [x8, #-48]
  429e74:	mov	x9, xzr
  429e78:	mul	x8, x9, x8
  429e7c:	add	x8, x8, #0x0
  429e80:	mul	x8, x9, x8
  429e84:	add	x8, x8, #0x1
  429e88:	lsl	x8, x8, #62
  429e8c:	subs	x8, x8, #0x1
  429e90:	mov	x9, #0x2                   	// #2
  429e94:	mul	x8, x8, x9
  429e98:	add	x8, x8, #0x1
  429e9c:	str	x8, [sp, #1824]
  429ea0:	b	429ec4 <readlinkat@plt+0x26f94>
  429ea4:	ldr	x8, [sp, #5152]
  429ea8:	ldur	x8, [x8, #-48]
  429eac:	mov	x9, xzr
  429eb0:	mul	x8, x9, x8
  429eb4:	add	x8, x8, #0x0
  429eb8:	mul	x8, x9, x8
  429ebc:	subs	x8, x8, #0x1
  429ec0:	str	x8, [sp, #1824]
  429ec4:	ldr	x8, [sp, #1824]
  429ec8:	ldr	x9, [sp, #5152]
  429ecc:	ldur	x9, [x9, #-48]
  429ed0:	add	x8, x8, x9
  429ed4:	cmp	x8, #0x0
  429ed8:	cset	w10, lt  // lt = tstop
  429edc:	tbnz	w10, #0, 42a048 <readlinkat@plt+0x27118>
  429ee0:	b	429ff0 <readlinkat@plt+0x270c0>
  429ee4:	ldr	x8, [sp, #5152]
  429ee8:	ldur	x8, [x8, #-48]
  429eec:	mov	x9, xzr
  429ef0:	mul	x8, x9, x8
  429ef4:	add	x8, x8, #0x0
  429ef8:	mul	x8, x9, x8
  429efc:	subs	x8, x8, #0x1
  429f00:	cmp	x8, #0x0
  429f04:	cset	w10, ge  // ge = tcont
  429f08:	tbnz	w10, #0, 429f48 <readlinkat@plt+0x27018>
  429f0c:	ldr	x8, [sp, #5152]
  429f10:	ldur	x8, [x8, #-48]
  429f14:	mov	x9, xzr
  429f18:	mul	x8, x9, x8
  429f1c:	add	x8, x8, #0x0
  429f20:	mul	x8, x9, x8
  429f24:	add	x8, x8, #0x1
  429f28:	lsl	x8, x8, #62
  429f2c:	subs	x8, x8, #0x1
  429f30:	mov	x9, #0x2                   	// #2
  429f34:	mul	x8, x8, x9
  429f38:	add	x8, x8, #0x1
  429f3c:	mvn	x8, x8
  429f40:	str	x8, [sp, #1816]
  429f44:	b	429f68 <readlinkat@plt+0x27038>
  429f48:	ldr	x8, [sp, #5152]
  429f4c:	ldur	x8, [x8, #-48]
  429f50:	mov	x9, xzr
  429f54:	mul	x8, x9, x8
  429f58:	add	x8, x8, #0x0
  429f5c:	mul	x8, x9, x8
  429f60:	add	x8, x8, #0x0
  429f64:	str	x8, [sp, #1816]
  429f68:	ldr	x8, [sp, #1816]
  429f6c:	ldr	x9, [sp, #5152]
  429f70:	ldur	x9, [x9, #-48]
  429f74:	add	x8, x8, x9
  429f78:	mov	x9, xzr
  429f7c:	cmp	x9, x8
  429f80:	cset	w10, lt  // lt = tstop
  429f84:	tbnz	w10, #0, 42a048 <readlinkat@plt+0x27118>
  429f88:	b	429ff0 <readlinkat@plt+0x270c0>
  429f8c:	ldr	w8, [sp, #2996]
  429f90:	tbnz	w8, #0, 429f98 <readlinkat@plt+0x27068>
  429f94:	b	429fa4 <readlinkat@plt+0x27074>
  429f98:	ldr	w8, [sp, #2992]
  429f9c:	tbnz	w8, #0, 42a048 <readlinkat@plt+0x27118>
  429fa0:	b	429ff0 <readlinkat@plt+0x270c0>
  429fa4:	ldr	x8, [sp, #5152]
  429fa8:	ldur	x8, [x8, #-48]
  429fac:	cmp	x8, #0x0
  429fb0:	cset	w9, ge  // ge = tcont
  429fb4:	tbnz	w9, #0, 429fd8 <readlinkat@plt+0x270a8>
  429fb8:	ldr	x8, [sp, #5152]
  429fbc:	ldur	x8, [x8, #-48]
  429fc0:	mov	x9, xzr
  429fc4:	subs	x8, x9, x8
  429fc8:	cmp	x8, #0x0
  429fcc:	cset	w10, le
  429fd0:	tbnz	w10, #0, 42a048 <readlinkat@plt+0x27118>
  429fd4:	b	429ff0 <readlinkat@plt+0x270c0>
  429fd8:	ldr	x8, [sp, #5152]
  429fdc:	ldur	x8, [x8, #-48]
  429fe0:	mov	x9, xzr
  429fe4:	cmp	x9, x8
  429fe8:	cset	w10, lt  // lt = tstop
  429fec:	tbnz	w10, #0, 42a048 <readlinkat@plt+0x27118>
  429ff0:	ldr	x8, [sp, #5152]
  429ff4:	ldur	x8, [x8, #-48]
  429ff8:	mov	x9, xzr
  429ffc:	mneg	x8, x8, x9
  42a000:	subs	x8, x8, #0x1
  42a004:	cmp	x8, #0x0
  42a008:	cset	w10, ge  // ge = tcont
  42a00c:	tbnz	w10, #0, 42a02c <readlinkat@plt+0x270fc>
  42a010:	ldr	x8, [sp, #5152]
  42a014:	ldur	x8, [x8, #-48]
  42a018:	mov	x9, xzr
  42a01c:	subs	x8, x9, x8
  42a020:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  42a024:	cmp	x8, x9
  42a028:	b.lt	42a048 <readlinkat@plt+0x27118>  // b.tstop
  42a02c:	ldr	x8, [sp, #5152]
  42a030:	ldur	x8, [x8, #-48]
  42a034:	mov	x9, xzr
  42a038:	subs	x8, x9, x8
  42a03c:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  42a040:	cmp	x9, x8
  42a044:	b.ge	42a06c <readlinkat@plt+0x2713c>  // b.tcont
  42a048:	ldr	x8, [sp, #5152]
  42a04c:	ldur	x8, [x8, #-48]
  42a050:	mov	x9, xzr
  42a054:	subs	x8, x9, x8
  42a058:	ldur	x9, [x29, #-8]
  42a05c:	str	x8, [x9, #56]
  42a060:	ldr	w10, [sp, #2992]
  42a064:	tbnz	w10, #0, 42a684 <readlinkat@plt+0x27754>
  42a068:	b	42a688 <readlinkat@plt+0x27758>
  42a06c:	ldr	x8, [sp, #5152]
  42a070:	ldur	x8, [x8, #-48]
  42a074:	mov	x9, xzr
  42a078:	subs	x8, x9, x8
  42a07c:	ldur	x9, [x29, #-8]
  42a080:	str	x8, [x9, #56]
  42a084:	ldr	w10, [sp, #2996]
  42a088:	tbnz	w10, #0, 42a684 <readlinkat@plt+0x27754>
  42a08c:	b	42a688 <readlinkat@plt+0x27758>
  42a090:	ldr	w8, [sp, #2996]
  42a094:	tbnz	w8, #0, 42a09c <readlinkat@plt+0x2716c>
  42a098:	b	42a390 <readlinkat@plt+0x27460>
  42a09c:	ldr	x8, [sp, #5152]
  42a0a0:	ldur	x8, [x8, #-48]
  42a0a4:	mov	x9, xzr
  42a0a8:	mul	x8, x9, x8
  42a0ac:	add	x8, x8, #0x0
  42a0b0:	mul	x8, x9, x8
  42a0b4:	subs	x8, x8, #0x1
  42a0b8:	cmp	x8, #0x0
  42a0bc:	cset	w10, ge  // ge = tcont
  42a0c0:	tbnz	w10, #0, 42a100 <readlinkat@plt+0x271d0>
  42a0c4:	ldr	x8, [sp, #5152]
  42a0c8:	ldur	x8, [x8, #-48]
  42a0cc:	mov	x9, xzr
  42a0d0:	mul	x8, x9, x8
  42a0d4:	add	x8, x8, #0x0
  42a0d8:	mul	x8, x9, x8
  42a0dc:	add	x8, x8, #0x1
  42a0e0:	lsl	x8, x8, #62
  42a0e4:	subs	x8, x8, #0x1
  42a0e8:	mov	x9, #0x2                   	// #2
  42a0ec:	mul	x8, x8, x9
  42a0f0:	add	x8, x8, #0x1
  42a0f4:	mvn	x8, x8
  42a0f8:	str	x8, [sp, #1808]
  42a0fc:	b	42a120 <readlinkat@plt+0x271f0>
  42a100:	ldr	x8, [sp, #5152]
  42a104:	ldur	x8, [x8, #-48]
  42a108:	mov	x9, xzr
  42a10c:	mul	x8, x9, x8
  42a110:	add	x8, x8, #0x0
  42a114:	mul	x8, x9, x8
  42a118:	add	x8, x8, #0x0
  42a11c:	str	x8, [sp, #1808]
  42a120:	ldr	x8, [sp, #1808]
  42a124:	cmp	x8, #0x0
  42a128:	cset	w9, ge  // ge = tcont
  42a12c:	tbnz	w9, #0, 42a28c <readlinkat@plt+0x2735c>
  42a130:	ldr	x8, [sp, #5152]
  42a134:	ldur	x8, [x8, #-48]
  42a138:	cmp	x8, #0x0
  42a13c:	cset	w9, ge  // ge = tcont
  42a140:	tbnz	w9, #0, 42a1e4 <readlinkat@plt+0x272b4>
  42a144:	ldr	x8, [sp, #5152]
  42a148:	ldur	x8, [x8, #-48]
  42a14c:	mov	x9, xzr
  42a150:	mul	x8, x9, x8
  42a154:	add	x8, x8, #0x0
  42a158:	mul	x8, x9, x8
  42a15c:	subs	x8, x8, #0x1
  42a160:	cmp	x8, #0x0
  42a164:	cset	w10, ge  // ge = tcont
  42a168:	tbnz	w10, #0, 42a1a4 <readlinkat@plt+0x27274>
  42a16c:	ldr	x8, [sp, #5152]
  42a170:	ldur	x8, [x8, #-48]
  42a174:	mov	x9, xzr
  42a178:	mul	x8, x9, x8
  42a17c:	add	x8, x8, #0x0
  42a180:	mul	x8, x9, x8
  42a184:	add	x8, x8, #0x1
  42a188:	lsl	x8, x8, #62
  42a18c:	subs	x8, x8, #0x1
  42a190:	mov	x9, #0x2                   	// #2
  42a194:	mul	x8, x8, x9
  42a198:	add	x8, x8, #0x1
  42a19c:	str	x8, [sp, #1800]
  42a1a0:	b	42a1c4 <readlinkat@plt+0x27294>
  42a1a4:	ldr	x8, [sp, #5152]
  42a1a8:	ldur	x8, [x8, #-48]
  42a1ac:	mov	x9, xzr
  42a1b0:	mul	x8, x9, x8
  42a1b4:	add	x8, x8, #0x0
  42a1b8:	mul	x8, x9, x8
  42a1bc:	subs	x8, x8, #0x1
  42a1c0:	str	x8, [sp, #1800]
  42a1c4:	ldr	x8, [sp, #1800]
  42a1c8:	ldr	x9, [sp, #5152]
  42a1cc:	ldur	x9, [x9, #-48]
  42a1d0:	add	x8, x8, x9
  42a1d4:	cmp	x8, #0x0
  42a1d8:	cset	w10, lt  // lt = tstop
  42a1dc:	tbnz	w10, #0, 42a348 <readlinkat@plt+0x27418>
  42a1e0:	b	42a2f0 <readlinkat@plt+0x273c0>
  42a1e4:	ldr	x8, [sp, #5152]
  42a1e8:	ldur	x8, [x8, #-48]
  42a1ec:	mov	x9, xzr
  42a1f0:	mul	x8, x9, x8
  42a1f4:	add	x8, x8, #0x0
  42a1f8:	mul	x8, x9, x8
  42a1fc:	subs	x8, x8, #0x1
  42a200:	cmp	x8, #0x0
  42a204:	cset	w10, ge  // ge = tcont
  42a208:	tbnz	w10, #0, 42a248 <readlinkat@plt+0x27318>
  42a20c:	ldr	x8, [sp, #5152]
  42a210:	ldur	x8, [x8, #-48]
  42a214:	mov	x9, xzr
  42a218:	mul	x8, x9, x8
  42a21c:	add	x8, x8, #0x0
  42a220:	mul	x8, x9, x8
  42a224:	add	x8, x8, #0x1
  42a228:	lsl	x8, x8, #62
  42a22c:	subs	x8, x8, #0x1
  42a230:	mov	x9, #0x2                   	// #2
  42a234:	mul	x8, x8, x9
  42a238:	add	x8, x8, #0x1
  42a23c:	mvn	x8, x8
  42a240:	str	x8, [sp, #1792]
  42a244:	b	42a268 <readlinkat@plt+0x27338>
  42a248:	ldr	x8, [sp, #5152]
  42a24c:	ldur	x8, [x8, #-48]
  42a250:	mov	x9, xzr
  42a254:	mul	x8, x9, x8
  42a258:	add	x8, x8, #0x0
  42a25c:	mul	x8, x9, x8
  42a260:	add	x8, x8, #0x0
  42a264:	str	x8, [sp, #1792]
  42a268:	ldr	x8, [sp, #1792]
  42a26c:	ldr	x9, [sp, #5152]
  42a270:	ldur	x9, [x9, #-48]
  42a274:	add	x8, x8, x9
  42a278:	mov	x9, xzr
  42a27c:	cmp	x9, x8
  42a280:	cset	w10, lt  // lt = tstop
  42a284:	tbnz	w10, #0, 42a348 <readlinkat@plt+0x27418>
  42a288:	b	42a2f0 <readlinkat@plt+0x273c0>
  42a28c:	ldr	w8, [sp, #2996]
  42a290:	tbnz	w8, #0, 42a298 <readlinkat@plt+0x27368>
  42a294:	b	42a2a4 <readlinkat@plt+0x27374>
  42a298:	ldr	w8, [sp, #2992]
  42a29c:	tbnz	w8, #0, 42a348 <readlinkat@plt+0x27418>
  42a2a0:	b	42a2f0 <readlinkat@plt+0x273c0>
  42a2a4:	ldr	x8, [sp, #5152]
  42a2a8:	ldur	x8, [x8, #-48]
  42a2ac:	cmp	x8, #0x0
  42a2b0:	cset	w9, ge  // ge = tcont
  42a2b4:	tbnz	w9, #0, 42a2d8 <readlinkat@plt+0x273a8>
  42a2b8:	ldr	x8, [sp, #5152]
  42a2bc:	ldur	x8, [x8, #-48]
  42a2c0:	mov	x9, xzr
  42a2c4:	subs	x8, x9, x8
  42a2c8:	cmp	x8, #0x0
  42a2cc:	cset	w10, le
  42a2d0:	tbnz	w10, #0, 42a348 <readlinkat@plt+0x27418>
  42a2d4:	b	42a2f0 <readlinkat@plt+0x273c0>
  42a2d8:	ldr	x8, [sp, #5152]
  42a2dc:	ldur	x8, [x8, #-48]
  42a2e0:	mov	x9, xzr
  42a2e4:	cmp	x9, x8
  42a2e8:	cset	w10, lt  // lt = tstop
  42a2ec:	tbnz	w10, #0, 42a348 <readlinkat@plt+0x27418>
  42a2f0:	ldr	x8, [sp, #5152]
  42a2f4:	ldur	x8, [x8, #-48]
  42a2f8:	mov	x9, xzr
  42a2fc:	mneg	x8, x8, x9
  42a300:	subs	x8, x8, #0x1
  42a304:	cmp	x8, #0x0
  42a308:	cset	w10, ge  // ge = tcont
  42a30c:	tbnz	w10, #0, 42a32c <readlinkat@plt+0x273fc>
  42a310:	ldr	x8, [sp, #5152]
  42a314:	ldur	x8, [x8, #-48]
  42a318:	mov	x9, xzr
  42a31c:	subs	x8, x9, x8
  42a320:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  42a324:	cmp	x8, x9
  42a328:	b.lt	42a348 <readlinkat@plt+0x27418>  // b.tstop
  42a32c:	ldr	x8, [sp, #5152]
  42a330:	ldur	x8, [x8, #-48]
  42a334:	mov	x9, xzr
  42a338:	subs	x8, x9, x8
  42a33c:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  42a340:	cmp	x9, x8
  42a344:	b.ge	42a36c <readlinkat@plt+0x2743c>  // b.tcont
  42a348:	ldr	x8, [sp, #5152]
  42a34c:	ldur	x8, [x8, #-48]
  42a350:	mov	x9, xzr
  42a354:	subs	x8, x9, x8
  42a358:	ldur	x9, [x29, #-8]
  42a35c:	str	x8, [x9, #56]
  42a360:	ldr	w10, [sp, #2992]
  42a364:	tbnz	w10, #0, 42a684 <readlinkat@plt+0x27754>
  42a368:	b	42a688 <readlinkat@plt+0x27758>
  42a36c:	ldr	x8, [sp, #5152]
  42a370:	ldur	x8, [x8, #-48]
  42a374:	mov	x9, xzr
  42a378:	subs	x8, x9, x8
  42a37c:	ldur	x9, [x29, #-8]
  42a380:	str	x8, [x9, #56]
  42a384:	ldr	w10, [sp, #2996]
  42a388:	tbnz	w10, #0, 42a684 <readlinkat@plt+0x27754>
  42a38c:	b	42a688 <readlinkat@plt+0x27758>
  42a390:	ldr	x8, [sp, #5152]
  42a394:	ldur	x8, [x8, #-48]
  42a398:	mov	x9, xzr
  42a39c:	mul	x8, x9, x8
  42a3a0:	add	x8, x8, #0x0
  42a3a4:	mul	x8, x9, x8
  42a3a8:	subs	x8, x8, #0x1
  42a3ac:	cmp	x8, #0x0
  42a3b0:	cset	w10, ge  // ge = tcont
  42a3b4:	tbnz	w10, #0, 42a3f4 <readlinkat@plt+0x274c4>
  42a3b8:	ldr	x8, [sp, #5152]
  42a3bc:	ldur	x8, [x8, #-48]
  42a3c0:	mov	x9, xzr
  42a3c4:	mul	x8, x9, x8
  42a3c8:	add	x8, x8, #0x0
  42a3cc:	mul	x8, x9, x8
  42a3d0:	add	x8, x8, #0x1
  42a3d4:	lsl	x8, x8, #62
  42a3d8:	subs	x8, x8, #0x1
  42a3dc:	mov	x9, #0x2                   	// #2
  42a3e0:	mul	x8, x8, x9
  42a3e4:	add	x8, x8, #0x1
  42a3e8:	mvn	x8, x8
  42a3ec:	str	x8, [sp, #1784]
  42a3f0:	b	42a414 <readlinkat@plt+0x274e4>
  42a3f4:	ldr	x8, [sp, #5152]
  42a3f8:	ldur	x8, [x8, #-48]
  42a3fc:	mov	x9, xzr
  42a400:	mul	x8, x9, x8
  42a404:	add	x8, x8, #0x0
  42a408:	mul	x8, x9, x8
  42a40c:	add	x8, x8, #0x0
  42a410:	str	x8, [sp, #1784]
  42a414:	ldr	x8, [sp, #1784]
  42a418:	cmp	x8, #0x0
  42a41c:	cset	w9, ge  // ge = tcont
  42a420:	tbnz	w9, #0, 42a580 <readlinkat@plt+0x27650>
  42a424:	ldr	x8, [sp, #5152]
  42a428:	ldur	x8, [x8, #-48]
  42a42c:	cmp	x8, #0x0
  42a430:	cset	w9, ge  // ge = tcont
  42a434:	tbnz	w9, #0, 42a4d8 <readlinkat@plt+0x275a8>
  42a438:	ldr	x8, [sp, #5152]
  42a43c:	ldur	x8, [x8, #-48]
  42a440:	mov	x9, xzr
  42a444:	mul	x8, x9, x8
  42a448:	add	x8, x8, #0x0
  42a44c:	mul	x8, x9, x8
  42a450:	subs	x8, x8, #0x1
  42a454:	cmp	x8, #0x0
  42a458:	cset	w10, ge  // ge = tcont
  42a45c:	tbnz	w10, #0, 42a498 <readlinkat@plt+0x27568>
  42a460:	ldr	x8, [sp, #5152]
  42a464:	ldur	x8, [x8, #-48]
  42a468:	mov	x9, xzr
  42a46c:	mul	x8, x9, x8
  42a470:	add	x8, x8, #0x0
  42a474:	mul	x8, x9, x8
  42a478:	add	x8, x8, #0x1
  42a47c:	lsl	x8, x8, #62
  42a480:	subs	x8, x8, #0x1
  42a484:	mov	x9, #0x2                   	// #2
  42a488:	mul	x8, x8, x9
  42a48c:	add	x8, x8, #0x1
  42a490:	str	x8, [sp, #1776]
  42a494:	b	42a4b8 <readlinkat@plt+0x27588>
  42a498:	ldr	x8, [sp, #5152]
  42a49c:	ldur	x8, [x8, #-48]
  42a4a0:	mov	x9, xzr
  42a4a4:	mul	x8, x9, x8
  42a4a8:	add	x8, x8, #0x0
  42a4ac:	mul	x8, x9, x8
  42a4b0:	subs	x8, x8, #0x1
  42a4b4:	str	x8, [sp, #1776]
  42a4b8:	ldr	x8, [sp, #1776]
  42a4bc:	ldr	x9, [sp, #5152]
  42a4c0:	ldur	x9, [x9, #-48]
  42a4c4:	add	x8, x8, x9
  42a4c8:	cmp	x8, #0x0
  42a4cc:	cset	w10, lt  // lt = tstop
  42a4d0:	tbnz	w10, #0, 42a63c <readlinkat@plt+0x2770c>
  42a4d4:	b	42a5e4 <readlinkat@plt+0x276b4>
  42a4d8:	ldr	x8, [sp, #5152]
  42a4dc:	ldur	x8, [x8, #-48]
  42a4e0:	mov	x9, xzr
  42a4e4:	mul	x8, x9, x8
  42a4e8:	add	x8, x8, #0x0
  42a4ec:	mul	x8, x9, x8
  42a4f0:	subs	x8, x8, #0x1
  42a4f4:	cmp	x8, #0x0
  42a4f8:	cset	w10, ge  // ge = tcont
  42a4fc:	tbnz	w10, #0, 42a53c <readlinkat@plt+0x2760c>
  42a500:	ldr	x8, [sp, #5152]
  42a504:	ldur	x8, [x8, #-48]
  42a508:	mov	x9, xzr
  42a50c:	mul	x8, x9, x8
  42a510:	add	x8, x8, #0x0
  42a514:	mul	x8, x9, x8
  42a518:	add	x8, x8, #0x1
  42a51c:	lsl	x8, x8, #62
  42a520:	subs	x8, x8, #0x1
  42a524:	mov	x9, #0x2                   	// #2
  42a528:	mul	x8, x8, x9
  42a52c:	add	x8, x8, #0x1
  42a530:	mvn	x8, x8
  42a534:	str	x8, [sp, #1768]
  42a538:	b	42a55c <readlinkat@plt+0x2762c>
  42a53c:	ldr	x8, [sp, #5152]
  42a540:	ldur	x8, [x8, #-48]
  42a544:	mov	x9, xzr
  42a548:	mul	x8, x9, x8
  42a54c:	add	x8, x8, #0x0
  42a550:	mul	x8, x9, x8
  42a554:	add	x8, x8, #0x0
  42a558:	str	x8, [sp, #1768]
  42a55c:	ldr	x8, [sp, #1768]
  42a560:	ldr	x9, [sp, #5152]
  42a564:	ldur	x9, [x9, #-48]
  42a568:	add	x8, x8, x9
  42a56c:	mov	x9, xzr
  42a570:	cmp	x9, x8
  42a574:	cset	w10, lt  // lt = tstop
  42a578:	tbnz	w10, #0, 42a63c <readlinkat@plt+0x2770c>
  42a57c:	b	42a5e4 <readlinkat@plt+0x276b4>
  42a580:	ldr	w8, [sp, #2996]
  42a584:	tbnz	w8, #0, 42a58c <readlinkat@plt+0x2765c>
  42a588:	b	42a598 <readlinkat@plt+0x27668>
  42a58c:	ldr	w8, [sp, #2992]
  42a590:	tbnz	w8, #0, 42a63c <readlinkat@plt+0x2770c>
  42a594:	b	42a5e4 <readlinkat@plt+0x276b4>
  42a598:	ldr	x8, [sp, #5152]
  42a59c:	ldur	x8, [x8, #-48]
  42a5a0:	cmp	x8, #0x0
  42a5a4:	cset	w9, ge  // ge = tcont
  42a5a8:	tbnz	w9, #0, 42a5cc <readlinkat@plt+0x2769c>
  42a5ac:	ldr	x8, [sp, #5152]
  42a5b0:	ldur	x8, [x8, #-48]
  42a5b4:	mov	x9, xzr
  42a5b8:	subs	x8, x9, x8
  42a5bc:	cmp	x8, #0x0
  42a5c0:	cset	w10, le
  42a5c4:	tbnz	w10, #0, 42a63c <readlinkat@plt+0x2770c>
  42a5c8:	b	42a5e4 <readlinkat@plt+0x276b4>
  42a5cc:	ldr	x8, [sp, #5152]
  42a5d0:	ldur	x8, [x8, #-48]
  42a5d4:	mov	x9, xzr
  42a5d8:	cmp	x9, x8
  42a5dc:	cset	w10, lt  // lt = tstop
  42a5e0:	tbnz	w10, #0, 42a63c <readlinkat@plt+0x2770c>
  42a5e4:	ldr	x8, [sp, #5152]
  42a5e8:	ldur	x8, [x8, #-48]
  42a5ec:	mov	x9, xzr
  42a5f0:	mneg	x8, x8, x9
  42a5f4:	subs	x8, x8, #0x1
  42a5f8:	cmp	x8, #0x0
  42a5fc:	cset	w10, ge  // ge = tcont
  42a600:	tbnz	w10, #0, 42a620 <readlinkat@plt+0x276f0>
  42a604:	ldr	x8, [sp, #5152]
  42a608:	ldur	x8, [x8, #-48]
  42a60c:	mov	x9, xzr
  42a610:	subs	x8, x9, x8
  42a614:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  42a618:	cmp	x8, x9
  42a61c:	b.lt	42a63c <readlinkat@plt+0x2770c>  // b.tstop
  42a620:	ldr	x8, [sp, #5152]
  42a624:	ldur	x8, [x8, #-48]
  42a628:	mov	x9, xzr
  42a62c:	subs	x8, x9, x8
  42a630:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  42a634:	cmp	x9, x8
  42a638:	b.ge	42a660 <readlinkat@plt+0x27730>  // b.tcont
  42a63c:	ldr	x8, [sp, #5152]
  42a640:	ldur	x8, [x8, #-48]
  42a644:	mov	x9, xzr
  42a648:	subs	x8, x9, x8
  42a64c:	ldur	x9, [x29, #-8]
  42a650:	str	x8, [x9, #56]
  42a654:	ldr	w10, [sp, #2992]
  42a658:	tbnz	w10, #0, 42a684 <readlinkat@plt+0x27754>
  42a65c:	b	42a688 <readlinkat@plt+0x27758>
  42a660:	ldr	x8, [sp, #5152]
  42a664:	ldur	x8, [x8, #-48]
  42a668:	mov	x9, xzr
  42a66c:	subs	x8, x9, x8
  42a670:	ldur	x9, [x29, #-8]
  42a674:	str	x8, [x9, #56]
  42a678:	ldr	w10, [sp, #2996]
  42a67c:	tbnz	w10, #0, 42a684 <readlinkat@plt+0x27754>
  42a680:	b	42a688 <readlinkat@plt+0x27758>
  42a684:	b	437aac <readlinkat@plt+0x34b7c>
  42a688:	ldr	w8, [sp, #2996]
  42a68c:	tbnz	w8, #0, 42a694 <readlinkat@plt+0x27764>
  42a690:	b	42ad3c <readlinkat@plt+0x27e0c>
  42a694:	ldr	w8, [sp, #2996]
  42a698:	tbnz	w8, #0, 42a6a0 <readlinkat@plt+0x27770>
  42a69c:	b	42aa30 <readlinkat@plt+0x27b00>
  42a6a0:	ldr	x8, [sp, #5152]
  42a6a4:	ldr	x8, [x8, #8]
  42a6a8:	lsl	w8, w8, #24
  42a6ac:	asr	w8, w8, #24
  42a6b0:	mov	w9, wzr
  42a6b4:	mul	w8, w9, w8
  42a6b8:	add	w8, w8, #0x0
  42a6bc:	mul	w8, w9, w8
  42a6c0:	subs	w8, w8, #0x1
  42a6c4:	cmp	w8, #0x0
  42a6c8:	cset	w8, ge  // ge = tcont
  42a6cc:	tbnz	w8, #0, 42a714 <readlinkat@plt+0x277e4>
  42a6d0:	ldr	x8, [sp, #5152]
  42a6d4:	ldr	x8, [x8, #8]
  42a6d8:	lsl	w8, w8, #24
  42a6dc:	asr	w8, w8, #24
  42a6e0:	mov	w9, wzr
  42a6e4:	mul	w8, w9, w8
  42a6e8:	add	w8, w8, #0x0
  42a6ec:	mul	w8, w9, w8
  42a6f0:	add	w8, w8, #0x1
  42a6f4:	lsl	w8, w8, #30
  42a6f8:	subs	w8, w8, #0x1
  42a6fc:	mov	w9, #0x2                   	// #2
  42a700:	mul	w8, w8, w9
  42a704:	add	w8, w8, #0x1
  42a708:	mvn	w8, w8
  42a70c:	str	w8, [sp, #1764]
  42a710:	b	42a73c <readlinkat@plt+0x2780c>
  42a714:	ldr	x8, [sp, #5152]
  42a718:	ldr	x8, [x8, #8]
  42a71c:	lsl	w8, w8, #24
  42a720:	asr	w8, w8, #24
  42a724:	mov	w9, wzr
  42a728:	mul	w8, w9, w8
  42a72c:	add	w8, w8, #0x0
  42a730:	mul	w8, w9, w8
  42a734:	add	w8, w8, #0x0
  42a738:	str	w8, [sp, #1764]
  42a73c:	ldr	w8, [sp, #1764]
  42a740:	cmp	w8, #0x0
  42a744:	cset	w8, ge  // ge = tcont
  42a748:	tbnz	w8, #0, 42a8e8 <readlinkat@plt+0x279b8>
  42a74c:	ldr	x8, [sp, #5152]
  42a750:	ldr	x8, [x8, #8]
  42a754:	lsl	w8, w8, #24
  42a758:	asr	w8, w8, #24
  42a75c:	cmp	w8, #0x0
  42a760:	cset	w8, ge  // ge = tcont
  42a764:	tbnz	w8, #0, 42a824 <readlinkat@plt+0x278f4>
  42a768:	ldr	x8, [sp, #5152]
  42a76c:	ldr	x8, [x8, #8]
  42a770:	lsl	w8, w8, #24
  42a774:	asr	w8, w8, #24
  42a778:	mov	w9, wzr
  42a77c:	mul	w8, w9, w8
  42a780:	add	w8, w8, #0x0
  42a784:	mul	w8, w9, w8
  42a788:	subs	w8, w8, #0x1
  42a78c:	cmp	w8, #0x0
  42a790:	cset	w8, ge  // ge = tcont
  42a794:	tbnz	w8, #0, 42a7d8 <readlinkat@plt+0x278a8>
  42a798:	ldr	x8, [sp, #5152]
  42a79c:	ldr	x8, [x8, #8]
  42a7a0:	lsl	w8, w8, #24
  42a7a4:	asr	w8, w8, #24
  42a7a8:	mov	w9, wzr
  42a7ac:	mul	w8, w9, w8
  42a7b0:	add	w8, w8, #0x0
  42a7b4:	mul	w8, w9, w8
  42a7b8:	add	w8, w8, #0x1
  42a7bc:	lsl	w8, w8, #30
  42a7c0:	subs	w8, w8, #0x1
  42a7c4:	mov	w9, #0x2                   	// #2
  42a7c8:	mul	w8, w8, w9
  42a7cc:	add	w8, w8, #0x1
  42a7d0:	str	w8, [sp, #1760]
  42a7d4:	b	42a800 <readlinkat@plt+0x278d0>
  42a7d8:	ldr	x8, [sp, #5152]
  42a7dc:	ldr	x8, [x8, #8]
  42a7e0:	lsl	w8, w8, #24
  42a7e4:	asr	w8, w8, #24
  42a7e8:	mov	w9, wzr
  42a7ec:	mul	w8, w9, w8
  42a7f0:	add	w8, w8, #0x0
  42a7f4:	mul	w8, w9, w8
  42a7f8:	subs	w8, w8, #0x1
  42a7fc:	str	w8, [sp, #1760]
  42a800:	ldr	w8, [sp, #1760]
  42a804:	ldr	x9, [sp, #5152]
  42a808:	ldr	x9, [x9, #8]
  42a80c:	lsl	w9, w9, #24
  42a810:	add	w8, w8, w9, asr #24
  42a814:	cmp	w8, #0x0
  42a818:	cset	w8, lt  // lt = tstop
  42a81c:	tbnz	w8, #0, 42a9c8 <readlinkat@plt+0x27a98>
  42a820:	b	42a960 <readlinkat@plt+0x27a30>
  42a824:	ldr	x8, [sp, #5152]
  42a828:	ldr	x8, [x8, #8]
  42a82c:	lsl	w8, w8, #24
  42a830:	asr	w8, w8, #24
  42a834:	mov	w9, wzr
  42a838:	mul	w8, w9, w8
  42a83c:	add	w8, w8, #0x0
  42a840:	mul	w8, w9, w8
  42a844:	subs	w8, w8, #0x1
  42a848:	cmp	w8, #0x0
  42a84c:	cset	w8, ge  // ge = tcont
  42a850:	tbnz	w8, #0, 42a898 <readlinkat@plt+0x27968>
  42a854:	ldr	x8, [sp, #5152]
  42a858:	ldr	x8, [x8, #8]
  42a85c:	lsl	w8, w8, #24
  42a860:	asr	w8, w8, #24
  42a864:	mov	w9, wzr
  42a868:	mul	w8, w9, w8
  42a86c:	add	w8, w8, #0x0
  42a870:	mul	w8, w9, w8
  42a874:	add	w8, w8, #0x1
  42a878:	lsl	w8, w8, #30
  42a87c:	subs	w8, w8, #0x1
  42a880:	mov	w9, #0x2                   	// #2
  42a884:	mul	w8, w8, w9
  42a888:	add	w8, w8, #0x1
  42a88c:	mvn	w8, w8
  42a890:	str	w8, [sp, #1756]
  42a894:	b	42a8c0 <readlinkat@plt+0x27990>
  42a898:	ldr	x8, [sp, #5152]
  42a89c:	ldr	x8, [x8, #8]
  42a8a0:	lsl	w8, w8, #24
  42a8a4:	asr	w8, w8, #24
  42a8a8:	mov	w9, wzr
  42a8ac:	mul	w8, w9, w8
  42a8b0:	add	w8, w8, #0x0
  42a8b4:	mul	w8, w9, w8
  42a8b8:	add	w8, w8, #0x0
  42a8bc:	str	w8, [sp, #1756]
  42a8c0:	ldr	w8, [sp, #1756]
  42a8c4:	ldr	x9, [sp, #5152]
  42a8c8:	ldr	x9, [x9, #8]
  42a8cc:	lsl	w9, w9, #24
  42a8d0:	add	w8, w8, w9, asr #24
  42a8d4:	mov	w9, wzr
  42a8d8:	cmp	w9, w8
  42a8dc:	cset	w8, lt  // lt = tstop
  42a8e0:	tbnz	w8, #0, 42a9c8 <readlinkat@plt+0x27a98>
  42a8e4:	b	42a960 <readlinkat@plt+0x27a30>
  42a8e8:	ldr	w8, [sp, #2996]
  42a8ec:	tbnz	w8, #0, 42a8f4 <readlinkat@plt+0x279c4>
  42a8f0:	b	42a900 <readlinkat@plt+0x279d0>
  42a8f4:	ldr	w8, [sp, #2992]
  42a8f8:	tbnz	w8, #0, 42a9c8 <readlinkat@plt+0x27a98>
  42a8fc:	b	42a960 <readlinkat@plt+0x27a30>
  42a900:	ldr	x8, [sp, #5152]
  42a904:	ldr	x8, [x8, #8]
  42a908:	lsl	w8, w8, #24
  42a90c:	asr	w8, w8, #24
  42a910:	cmp	w8, #0x0
  42a914:	cset	w8, ge  // ge = tcont
  42a918:	tbnz	w8, #0, 42a940 <readlinkat@plt+0x27a10>
  42a91c:	ldr	x8, [sp, #5152]
  42a920:	ldr	x8, [x8, #8]
  42a924:	lsl	w8, w8, #24
  42a928:	mov	w9, wzr
  42a92c:	subs	w8, w9, w8, asr #24
  42a930:	cmp	w8, #0x0
  42a934:	cset	w8, le
  42a938:	tbnz	w8, #0, 42a9c8 <readlinkat@plt+0x27a98>
  42a93c:	b	42a960 <readlinkat@plt+0x27a30>
  42a940:	ldr	x8, [sp, #5152]
  42a944:	ldr	x8, [x8, #8]
  42a948:	lsl	w8, w8, #24
  42a94c:	asr	w8, w8, #24
  42a950:	mov	w9, wzr
  42a954:	cmp	w9, w8
  42a958:	cset	w8, lt  // lt = tstop
  42a95c:	tbnz	w8, #0, 42a9c8 <readlinkat@plt+0x27a98>
  42a960:	ldr	x8, [sp, #5152]
  42a964:	ldr	x8, [x8, #8]
  42a968:	lsl	w8, w8, #24
  42a96c:	asr	w8, w8, #24
  42a970:	mov	w9, wzr
  42a974:	mneg	w8, w8, w9
  42a978:	subs	w8, w8, #0x1
  42a97c:	cmp	w8, #0x0
  42a980:	cset	w8, ge  // ge = tcont
  42a984:	tbnz	w8, #0, 42a9a8 <readlinkat@plt+0x27a78>
  42a988:	ldr	x8, [sp, #5152]
  42a98c:	ldr	x8, [x8, #8]
  42a990:	lsl	w8, w8, #24
  42a994:	mov	w9, wzr
  42a998:	subs	w8, w9, w8, asr #24
  42a99c:	mov	w9, #0xffffff80            	// #-128
  42a9a0:	cmp	w8, w9
  42a9a4:	b.lt	42a9c8 <readlinkat@plt+0x27a98>  // b.tstop
  42a9a8:	ldr	x8, [sp, #5152]
  42a9ac:	ldr	x8, [x8, #8]
  42a9b0:	lsl	w8, w8, #24
  42a9b4:	mov	w9, wzr
  42a9b8:	subs	w8, w9, w8, asr #24
  42a9bc:	mov	w9, #0x7f                  	// #127
  42a9c0:	cmp	w9, w8
  42a9c4:	b.ge	42a9fc <readlinkat@plt+0x27acc>  // b.tcont
  42a9c8:	ldr	x8, [sp, #5152]
  42a9cc:	ldr	x8, [x8, #8]
  42a9d0:	lsl	w8, w8, #24
  42a9d4:	mov	w9, wzr
  42a9d8:	subs	w8, w9, w8, asr #24
  42a9dc:	mov	w0, w8
  42a9e0:	lsl	x10, x0, #56
  42a9e4:	asr	x10, x10, #56
  42a9e8:	ldur	x11, [x29, #-8]
  42a9ec:	str	x10, [x11, #64]
  42a9f0:	ldr	w8, [sp, #2992]
  42a9f4:	tbnz	w8, #0, 42c604 <readlinkat@plt+0x296d4>
  42a9f8:	b	42c608 <readlinkat@plt+0x296d8>
  42a9fc:	ldr	x8, [sp, #5152]
  42aa00:	ldr	x8, [x8, #8]
  42aa04:	lsl	w8, w8, #24
  42aa08:	mov	w9, wzr
  42aa0c:	subs	w8, w9, w8, asr #24
  42aa10:	mov	w0, w8
  42aa14:	lsl	x10, x0, #56
  42aa18:	asr	x10, x10, #56
  42aa1c:	ldur	x11, [x29, #-8]
  42aa20:	str	x10, [x11, #64]
  42aa24:	ldr	w8, [sp, #2996]
  42aa28:	tbnz	w8, #0, 42c604 <readlinkat@plt+0x296d4>
  42aa2c:	b	42c608 <readlinkat@plt+0x296d8>
  42aa30:	ldr	x8, [sp, #5152]
  42aa34:	ldr	x8, [x8, #8]
  42aa38:	mov	x9, xzr
  42aa3c:	mul	x8, x9, x8
  42aa40:	add	x8, x8, #0x0
  42aa44:	mul	x8, x9, x8
  42aa48:	subs	x8, x8, #0x1
  42aa4c:	cmp	x8, #0x0
  42aa50:	cset	w10, ge  // ge = tcont
  42aa54:	tbnz	w10, #0, 42aa94 <readlinkat@plt+0x27b64>
  42aa58:	ldr	x8, [sp, #5152]
  42aa5c:	ldr	x8, [x8, #8]
  42aa60:	mov	x9, xzr
  42aa64:	mul	x8, x9, x8
  42aa68:	add	x8, x8, #0x0
  42aa6c:	mul	x8, x9, x8
  42aa70:	add	x8, x8, #0x1
  42aa74:	lsl	x8, x8, #62
  42aa78:	subs	x8, x8, #0x1
  42aa7c:	mov	x9, #0x2                   	// #2
  42aa80:	mul	x8, x8, x9
  42aa84:	add	x8, x8, #0x1
  42aa88:	mvn	x8, x8
  42aa8c:	str	x8, [sp, #1744]
  42aa90:	b	42aab4 <readlinkat@plt+0x27b84>
  42aa94:	ldr	x8, [sp, #5152]
  42aa98:	ldr	x8, [x8, #8]
  42aa9c:	mov	x9, xzr
  42aaa0:	mul	x8, x9, x8
  42aaa4:	add	x8, x8, #0x0
  42aaa8:	mul	x8, x9, x8
  42aaac:	add	x8, x8, #0x0
  42aab0:	str	x8, [sp, #1744]
  42aab4:	ldr	x8, [sp, #1744]
  42aab8:	cmp	x8, #0x0
  42aabc:	cset	w9, ge  // ge = tcont
  42aac0:	tbnz	w9, #0, 42ac20 <readlinkat@plt+0x27cf0>
  42aac4:	ldr	x8, [sp, #5152]
  42aac8:	ldr	x8, [x8, #8]
  42aacc:	cmp	x8, #0x0
  42aad0:	cset	w9, ge  // ge = tcont
  42aad4:	tbnz	w9, #0, 42ab78 <readlinkat@plt+0x27c48>
  42aad8:	ldr	x8, [sp, #5152]
  42aadc:	ldr	x8, [x8, #8]
  42aae0:	mov	x9, xzr
  42aae4:	mul	x8, x9, x8
  42aae8:	add	x8, x8, #0x0
  42aaec:	mul	x8, x9, x8
  42aaf0:	subs	x8, x8, #0x1
  42aaf4:	cmp	x8, #0x0
  42aaf8:	cset	w10, ge  // ge = tcont
  42aafc:	tbnz	w10, #0, 42ab38 <readlinkat@plt+0x27c08>
  42ab00:	ldr	x8, [sp, #5152]
  42ab04:	ldr	x8, [x8, #8]
  42ab08:	mov	x9, xzr
  42ab0c:	mul	x8, x9, x8
  42ab10:	add	x8, x8, #0x0
  42ab14:	mul	x8, x9, x8
  42ab18:	add	x8, x8, #0x1
  42ab1c:	lsl	x8, x8, #62
  42ab20:	subs	x8, x8, #0x1
  42ab24:	mov	x9, #0x2                   	// #2
  42ab28:	mul	x8, x8, x9
  42ab2c:	add	x8, x8, #0x1
  42ab30:	str	x8, [sp, #1736]
  42ab34:	b	42ab58 <readlinkat@plt+0x27c28>
  42ab38:	ldr	x8, [sp, #5152]
  42ab3c:	ldr	x8, [x8, #8]
  42ab40:	mov	x9, xzr
  42ab44:	mul	x8, x9, x8
  42ab48:	add	x8, x8, #0x0
  42ab4c:	mul	x8, x9, x8
  42ab50:	subs	x8, x8, #0x1
  42ab54:	str	x8, [sp, #1736]
  42ab58:	ldr	x8, [sp, #1736]
  42ab5c:	ldr	x9, [sp, #5152]
  42ab60:	ldr	x9, [x9, #8]
  42ab64:	add	x8, x8, x9
  42ab68:	cmp	x8, #0x0
  42ab6c:	cset	w10, lt  // lt = tstop
  42ab70:	tbnz	w10, #0, 42acdc <readlinkat@plt+0x27dac>
  42ab74:	b	42ac84 <readlinkat@plt+0x27d54>
  42ab78:	ldr	x8, [sp, #5152]
  42ab7c:	ldr	x8, [x8, #8]
  42ab80:	mov	x9, xzr
  42ab84:	mul	x8, x9, x8
  42ab88:	add	x8, x8, #0x0
  42ab8c:	mul	x8, x9, x8
  42ab90:	subs	x8, x8, #0x1
  42ab94:	cmp	x8, #0x0
  42ab98:	cset	w10, ge  // ge = tcont
  42ab9c:	tbnz	w10, #0, 42abdc <readlinkat@plt+0x27cac>
  42aba0:	ldr	x8, [sp, #5152]
  42aba4:	ldr	x8, [x8, #8]
  42aba8:	mov	x9, xzr
  42abac:	mul	x8, x9, x8
  42abb0:	add	x8, x8, #0x0
  42abb4:	mul	x8, x9, x8
  42abb8:	add	x8, x8, #0x1
  42abbc:	lsl	x8, x8, #62
  42abc0:	subs	x8, x8, #0x1
  42abc4:	mov	x9, #0x2                   	// #2
  42abc8:	mul	x8, x8, x9
  42abcc:	add	x8, x8, #0x1
  42abd0:	mvn	x8, x8
  42abd4:	str	x8, [sp, #1728]
  42abd8:	b	42abfc <readlinkat@plt+0x27ccc>
  42abdc:	ldr	x8, [sp, #5152]
  42abe0:	ldr	x8, [x8, #8]
  42abe4:	mov	x9, xzr
  42abe8:	mul	x8, x9, x8
  42abec:	add	x8, x8, #0x0
  42abf0:	mul	x8, x9, x8
  42abf4:	add	x8, x8, #0x0
  42abf8:	str	x8, [sp, #1728]
  42abfc:	ldr	x8, [sp, #1728]
  42ac00:	ldr	x9, [sp, #5152]
  42ac04:	ldr	x9, [x9, #8]
  42ac08:	add	x8, x8, x9
  42ac0c:	mov	x9, xzr
  42ac10:	cmp	x9, x8
  42ac14:	cset	w10, lt  // lt = tstop
  42ac18:	tbnz	w10, #0, 42acdc <readlinkat@plt+0x27dac>
  42ac1c:	b	42ac84 <readlinkat@plt+0x27d54>
  42ac20:	ldr	w8, [sp, #2996]
  42ac24:	tbnz	w8, #0, 42ac2c <readlinkat@plt+0x27cfc>
  42ac28:	b	42ac38 <readlinkat@plt+0x27d08>
  42ac2c:	ldr	w8, [sp, #2992]
  42ac30:	tbnz	w8, #0, 42acdc <readlinkat@plt+0x27dac>
  42ac34:	b	42ac84 <readlinkat@plt+0x27d54>
  42ac38:	ldr	x8, [sp, #5152]
  42ac3c:	ldr	x8, [x8, #8]
  42ac40:	cmp	x8, #0x0
  42ac44:	cset	w9, ge  // ge = tcont
  42ac48:	tbnz	w9, #0, 42ac6c <readlinkat@plt+0x27d3c>
  42ac4c:	ldr	x8, [sp, #5152]
  42ac50:	ldr	x8, [x8, #8]
  42ac54:	mov	x9, xzr
  42ac58:	subs	x8, x9, x8
  42ac5c:	cmp	x8, #0x0
  42ac60:	cset	w10, le
  42ac64:	tbnz	w10, #0, 42acdc <readlinkat@plt+0x27dac>
  42ac68:	b	42ac84 <readlinkat@plt+0x27d54>
  42ac6c:	ldr	x8, [sp, #5152]
  42ac70:	ldr	x8, [x8, #8]
  42ac74:	mov	x9, xzr
  42ac78:	cmp	x9, x8
  42ac7c:	cset	w10, lt  // lt = tstop
  42ac80:	tbnz	w10, #0, 42acdc <readlinkat@plt+0x27dac>
  42ac84:	ldr	x8, [sp, #5152]
  42ac88:	ldr	x8, [x8, #8]
  42ac8c:	mov	x9, xzr
  42ac90:	mneg	x8, x8, x9
  42ac94:	subs	x8, x8, #0x1
  42ac98:	cmp	x8, #0x0
  42ac9c:	cset	w10, ge  // ge = tcont
  42aca0:	tbnz	w10, #0, 42acc0 <readlinkat@plt+0x27d90>
  42aca4:	ldr	x8, [sp, #5152]
  42aca8:	ldr	x8, [x8, #8]
  42acac:	mov	x9, xzr
  42acb0:	subs	x8, x9, x8
  42acb4:	mov	x9, #0xffffffffffffff80    	// #-128
  42acb8:	cmp	x8, x9
  42acbc:	b.lt	42acdc <readlinkat@plt+0x27dac>  // b.tstop
  42acc0:	ldr	x8, [sp, #5152]
  42acc4:	ldr	x8, [x8, #8]
  42acc8:	mov	x9, xzr
  42accc:	subs	x8, x9, x8
  42acd0:	mov	x9, #0x7f                  	// #127
  42acd4:	cmp	x9, x8
  42acd8:	b.ge	42ad0c <readlinkat@plt+0x27ddc>  // b.tcont
  42acdc:	ldr	x8, [sp, #5152]
  42ace0:	ldr	x8, [x8, #8]
  42ace4:	mov	w9, wzr
  42ace8:	subs	w8, w9, w8
  42acec:	mov	w0, w8
  42acf0:	lsl	x10, x0, #56
  42acf4:	asr	x10, x10, #56
  42acf8:	ldur	x11, [x29, #-8]
  42acfc:	str	x10, [x11, #64]
  42ad00:	ldr	w8, [sp, #2992]
  42ad04:	tbnz	w8, #0, 42c604 <readlinkat@plt+0x296d4>
  42ad08:	b	42c608 <readlinkat@plt+0x296d8>
  42ad0c:	ldr	x8, [sp, #5152]
  42ad10:	ldr	x8, [x8, #8]
  42ad14:	mov	w9, wzr
  42ad18:	subs	w8, w9, w8
  42ad1c:	mov	w0, w8
  42ad20:	lsl	x10, x0, #56
  42ad24:	asr	x10, x10, #56
  42ad28:	ldur	x11, [x29, #-8]
  42ad2c:	str	x10, [x11, #64]
  42ad30:	ldr	w8, [sp, #2996]
  42ad34:	tbnz	w8, #0, 42c604 <readlinkat@plt+0x296d4>
  42ad38:	b	42c608 <readlinkat@plt+0x296d8>
  42ad3c:	ldr	w8, [sp, #2996]
  42ad40:	tbnz	w8, #0, 42ad48 <readlinkat@plt+0x27e18>
  42ad44:	b	42b3f0 <readlinkat@plt+0x284c0>
  42ad48:	ldr	w8, [sp, #2996]
  42ad4c:	tbnz	w8, #0, 42ad54 <readlinkat@plt+0x27e24>
  42ad50:	b	42b0e4 <readlinkat@plt+0x281b4>
  42ad54:	ldr	x8, [sp, #5152]
  42ad58:	ldr	x8, [x8, #8]
  42ad5c:	lsl	w8, w8, #16
  42ad60:	asr	w8, w8, #16
  42ad64:	mov	w9, wzr
  42ad68:	mul	w8, w9, w8
  42ad6c:	add	w8, w8, #0x0
  42ad70:	mul	w8, w9, w8
  42ad74:	subs	w8, w8, #0x1
  42ad78:	cmp	w8, #0x0
  42ad7c:	cset	w8, ge  // ge = tcont
  42ad80:	tbnz	w8, #0, 42adc8 <readlinkat@plt+0x27e98>
  42ad84:	ldr	x8, [sp, #5152]
  42ad88:	ldr	x8, [x8, #8]
  42ad8c:	lsl	w8, w8, #16
  42ad90:	asr	w8, w8, #16
  42ad94:	mov	w9, wzr
  42ad98:	mul	w8, w9, w8
  42ad9c:	add	w8, w8, #0x0
  42ada0:	mul	w8, w9, w8
  42ada4:	add	w8, w8, #0x1
  42ada8:	lsl	w8, w8, #30
  42adac:	subs	w8, w8, #0x1
  42adb0:	mov	w9, #0x2                   	// #2
  42adb4:	mul	w8, w8, w9
  42adb8:	add	w8, w8, #0x1
  42adbc:	mvn	w8, w8
  42adc0:	str	w8, [sp, #1724]
  42adc4:	b	42adf0 <readlinkat@plt+0x27ec0>
  42adc8:	ldr	x8, [sp, #5152]
  42adcc:	ldr	x8, [x8, #8]
  42add0:	lsl	w8, w8, #16
  42add4:	asr	w8, w8, #16
  42add8:	mov	w9, wzr
  42addc:	mul	w8, w9, w8
  42ade0:	add	w8, w8, #0x0
  42ade4:	mul	w8, w9, w8
  42ade8:	add	w8, w8, #0x0
  42adec:	str	w8, [sp, #1724]
  42adf0:	ldr	w8, [sp, #1724]
  42adf4:	cmp	w8, #0x0
  42adf8:	cset	w8, ge  // ge = tcont
  42adfc:	tbnz	w8, #0, 42af9c <readlinkat@plt+0x2806c>
  42ae00:	ldr	x8, [sp, #5152]
  42ae04:	ldr	x8, [x8, #8]
  42ae08:	lsl	w8, w8, #16
  42ae0c:	asr	w8, w8, #16
  42ae10:	cmp	w8, #0x0
  42ae14:	cset	w8, ge  // ge = tcont
  42ae18:	tbnz	w8, #0, 42aed8 <readlinkat@plt+0x27fa8>
  42ae1c:	ldr	x8, [sp, #5152]
  42ae20:	ldr	x8, [x8, #8]
  42ae24:	lsl	w8, w8, #16
  42ae28:	asr	w8, w8, #16
  42ae2c:	mov	w9, wzr
  42ae30:	mul	w8, w9, w8
  42ae34:	add	w8, w8, #0x0
  42ae38:	mul	w8, w9, w8
  42ae3c:	subs	w8, w8, #0x1
  42ae40:	cmp	w8, #0x0
  42ae44:	cset	w8, ge  // ge = tcont
  42ae48:	tbnz	w8, #0, 42ae8c <readlinkat@plt+0x27f5c>
  42ae4c:	ldr	x8, [sp, #5152]
  42ae50:	ldr	x8, [x8, #8]
  42ae54:	lsl	w8, w8, #16
  42ae58:	asr	w8, w8, #16
  42ae5c:	mov	w9, wzr
  42ae60:	mul	w8, w9, w8
  42ae64:	add	w8, w8, #0x0
  42ae68:	mul	w8, w9, w8
  42ae6c:	add	w8, w8, #0x1
  42ae70:	lsl	w8, w8, #30
  42ae74:	subs	w8, w8, #0x1
  42ae78:	mov	w9, #0x2                   	// #2
  42ae7c:	mul	w8, w8, w9
  42ae80:	add	w8, w8, #0x1
  42ae84:	str	w8, [sp, #1720]
  42ae88:	b	42aeb4 <readlinkat@plt+0x27f84>
  42ae8c:	ldr	x8, [sp, #5152]
  42ae90:	ldr	x8, [x8, #8]
  42ae94:	lsl	w8, w8, #16
  42ae98:	asr	w8, w8, #16
  42ae9c:	mov	w9, wzr
  42aea0:	mul	w8, w9, w8
  42aea4:	add	w8, w8, #0x0
  42aea8:	mul	w8, w9, w8
  42aeac:	subs	w8, w8, #0x1
  42aeb0:	str	w8, [sp, #1720]
  42aeb4:	ldr	w8, [sp, #1720]
  42aeb8:	ldr	x9, [sp, #5152]
  42aebc:	ldr	x9, [x9, #8]
  42aec0:	lsl	w9, w9, #16
  42aec4:	add	w8, w8, w9, asr #16
  42aec8:	cmp	w8, #0x0
  42aecc:	cset	w8, lt  // lt = tstop
  42aed0:	tbnz	w8, #0, 42b07c <readlinkat@plt+0x2814c>
  42aed4:	b	42b014 <readlinkat@plt+0x280e4>
  42aed8:	ldr	x8, [sp, #5152]
  42aedc:	ldr	x8, [x8, #8]
  42aee0:	lsl	w8, w8, #16
  42aee4:	asr	w8, w8, #16
  42aee8:	mov	w9, wzr
  42aeec:	mul	w8, w9, w8
  42aef0:	add	w8, w8, #0x0
  42aef4:	mul	w8, w9, w8
  42aef8:	subs	w8, w8, #0x1
  42aefc:	cmp	w8, #0x0
  42af00:	cset	w8, ge  // ge = tcont
  42af04:	tbnz	w8, #0, 42af4c <readlinkat@plt+0x2801c>
  42af08:	ldr	x8, [sp, #5152]
  42af0c:	ldr	x8, [x8, #8]
  42af10:	lsl	w8, w8, #16
  42af14:	asr	w8, w8, #16
  42af18:	mov	w9, wzr
  42af1c:	mul	w8, w9, w8
  42af20:	add	w8, w8, #0x0
  42af24:	mul	w8, w9, w8
  42af28:	add	w8, w8, #0x1
  42af2c:	lsl	w8, w8, #30
  42af30:	subs	w8, w8, #0x1
  42af34:	mov	w9, #0x2                   	// #2
  42af38:	mul	w8, w8, w9
  42af3c:	add	w8, w8, #0x1
  42af40:	mvn	w8, w8
  42af44:	str	w8, [sp, #1716]
  42af48:	b	42af74 <readlinkat@plt+0x28044>
  42af4c:	ldr	x8, [sp, #5152]
  42af50:	ldr	x8, [x8, #8]
  42af54:	lsl	w8, w8, #16
  42af58:	asr	w8, w8, #16
  42af5c:	mov	w9, wzr
  42af60:	mul	w8, w9, w8
  42af64:	add	w8, w8, #0x0
  42af68:	mul	w8, w9, w8
  42af6c:	add	w8, w8, #0x0
  42af70:	str	w8, [sp, #1716]
  42af74:	ldr	w8, [sp, #1716]
  42af78:	ldr	x9, [sp, #5152]
  42af7c:	ldr	x9, [x9, #8]
  42af80:	lsl	w9, w9, #16
  42af84:	add	w8, w8, w9, asr #16
  42af88:	mov	w9, wzr
  42af8c:	cmp	w9, w8
  42af90:	cset	w8, lt  // lt = tstop
  42af94:	tbnz	w8, #0, 42b07c <readlinkat@plt+0x2814c>
  42af98:	b	42b014 <readlinkat@plt+0x280e4>
  42af9c:	ldr	w8, [sp, #2996]
  42afa0:	tbnz	w8, #0, 42afa8 <readlinkat@plt+0x28078>
  42afa4:	b	42afb4 <readlinkat@plt+0x28084>
  42afa8:	ldr	w8, [sp, #2992]
  42afac:	tbnz	w8, #0, 42b07c <readlinkat@plt+0x2814c>
  42afb0:	b	42b014 <readlinkat@plt+0x280e4>
  42afb4:	ldr	x8, [sp, #5152]
  42afb8:	ldr	x8, [x8, #8]
  42afbc:	lsl	w8, w8, #16
  42afc0:	asr	w8, w8, #16
  42afc4:	cmp	w8, #0x0
  42afc8:	cset	w8, ge  // ge = tcont
  42afcc:	tbnz	w8, #0, 42aff4 <readlinkat@plt+0x280c4>
  42afd0:	ldr	x8, [sp, #5152]
  42afd4:	ldr	x8, [x8, #8]
  42afd8:	lsl	w8, w8, #16
  42afdc:	mov	w9, wzr
  42afe0:	subs	w8, w9, w8, asr #16
  42afe4:	cmp	w8, #0x0
  42afe8:	cset	w8, le
  42afec:	tbnz	w8, #0, 42b07c <readlinkat@plt+0x2814c>
  42aff0:	b	42b014 <readlinkat@plt+0x280e4>
  42aff4:	ldr	x8, [sp, #5152]
  42aff8:	ldr	x8, [x8, #8]
  42affc:	lsl	w8, w8, #16
  42b000:	asr	w8, w8, #16
  42b004:	mov	w9, wzr
  42b008:	cmp	w9, w8
  42b00c:	cset	w8, lt  // lt = tstop
  42b010:	tbnz	w8, #0, 42b07c <readlinkat@plt+0x2814c>
  42b014:	ldr	x8, [sp, #5152]
  42b018:	ldr	x8, [x8, #8]
  42b01c:	lsl	w8, w8, #16
  42b020:	asr	w8, w8, #16
  42b024:	mov	w9, wzr
  42b028:	mneg	w8, w8, w9
  42b02c:	subs	w8, w8, #0x1
  42b030:	cmp	w8, #0x0
  42b034:	cset	w8, ge  // ge = tcont
  42b038:	tbnz	w8, #0, 42b05c <readlinkat@plt+0x2812c>
  42b03c:	ldr	x8, [sp, #5152]
  42b040:	ldr	x8, [x8, #8]
  42b044:	lsl	w8, w8, #16
  42b048:	mov	w9, wzr
  42b04c:	subs	w8, w9, w8, asr #16
  42b050:	mov	w9, #0xffff8000            	// #-32768
  42b054:	cmp	w8, w9
  42b058:	b.lt	42b07c <readlinkat@plt+0x2814c>  // b.tstop
  42b05c:	ldr	x8, [sp, #5152]
  42b060:	ldr	x8, [x8, #8]
  42b064:	lsl	w8, w8, #16
  42b068:	mov	w9, wzr
  42b06c:	subs	w8, w9, w8, asr #16
  42b070:	mov	w9, #0x7fff                	// #32767
  42b074:	cmp	w9, w8
  42b078:	b.ge	42b0b0 <readlinkat@plt+0x28180>  // b.tcont
  42b07c:	ldr	x8, [sp, #5152]
  42b080:	ldr	x8, [x8, #8]
  42b084:	lsl	w8, w8, #16
  42b088:	mov	w9, wzr
  42b08c:	subs	w8, w9, w8, asr #16
  42b090:	mov	w0, w8
  42b094:	lsl	x10, x0, #48
  42b098:	asr	x10, x10, #48
  42b09c:	ldur	x11, [x29, #-8]
  42b0a0:	str	x10, [x11, #64]
  42b0a4:	ldr	w8, [sp, #2992]
  42b0a8:	tbnz	w8, #0, 42c604 <readlinkat@plt+0x296d4>
  42b0ac:	b	42c608 <readlinkat@plt+0x296d8>
  42b0b0:	ldr	x8, [sp, #5152]
  42b0b4:	ldr	x8, [x8, #8]
  42b0b8:	lsl	w8, w8, #16
  42b0bc:	mov	w9, wzr
  42b0c0:	subs	w8, w9, w8, asr #16
  42b0c4:	mov	w0, w8
  42b0c8:	lsl	x10, x0, #48
  42b0cc:	asr	x10, x10, #48
  42b0d0:	ldur	x11, [x29, #-8]
  42b0d4:	str	x10, [x11, #64]
  42b0d8:	ldr	w8, [sp, #2996]
  42b0dc:	tbnz	w8, #0, 42c604 <readlinkat@plt+0x296d4>
  42b0e0:	b	42c608 <readlinkat@plt+0x296d8>
  42b0e4:	ldr	x8, [sp, #5152]
  42b0e8:	ldr	x8, [x8, #8]
  42b0ec:	mov	x9, xzr
  42b0f0:	mul	x8, x9, x8
  42b0f4:	add	x8, x8, #0x0
  42b0f8:	mul	x8, x9, x8
  42b0fc:	subs	x8, x8, #0x1
  42b100:	cmp	x8, #0x0
  42b104:	cset	w10, ge  // ge = tcont
  42b108:	tbnz	w10, #0, 42b148 <readlinkat@plt+0x28218>
  42b10c:	ldr	x8, [sp, #5152]
  42b110:	ldr	x8, [x8, #8]
  42b114:	mov	x9, xzr
  42b118:	mul	x8, x9, x8
  42b11c:	add	x8, x8, #0x0
  42b120:	mul	x8, x9, x8
  42b124:	add	x8, x8, #0x1
  42b128:	lsl	x8, x8, #62
  42b12c:	subs	x8, x8, #0x1
  42b130:	mov	x9, #0x2                   	// #2
  42b134:	mul	x8, x8, x9
  42b138:	add	x8, x8, #0x1
  42b13c:	mvn	x8, x8
  42b140:	str	x8, [sp, #1704]
  42b144:	b	42b168 <readlinkat@plt+0x28238>
  42b148:	ldr	x8, [sp, #5152]
  42b14c:	ldr	x8, [x8, #8]
  42b150:	mov	x9, xzr
  42b154:	mul	x8, x9, x8
  42b158:	add	x8, x8, #0x0
  42b15c:	mul	x8, x9, x8
  42b160:	add	x8, x8, #0x0
  42b164:	str	x8, [sp, #1704]
  42b168:	ldr	x8, [sp, #1704]
  42b16c:	cmp	x8, #0x0
  42b170:	cset	w9, ge  // ge = tcont
  42b174:	tbnz	w9, #0, 42b2d4 <readlinkat@plt+0x283a4>
  42b178:	ldr	x8, [sp, #5152]
  42b17c:	ldr	x8, [x8, #8]
  42b180:	cmp	x8, #0x0
  42b184:	cset	w9, ge  // ge = tcont
  42b188:	tbnz	w9, #0, 42b22c <readlinkat@plt+0x282fc>
  42b18c:	ldr	x8, [sp, #5152]
  42b190:	ldr	x8, [x8, #8]
  42b194:	mov	x9, xzr
  42b198:	mul	x8, x9, x8
  42b19c:	add	x8, x8, #0x0
  42b1a0:	mul	x8, x9, x8
  42b1a4:	subs	x8, x8, #0x1
  42b1a8:	cmp	x8, #0x0
  42b1ac:	cset	w10, ge  // ge = tcont
  42b1b0:	tbnz	w10, #0, 42b1ec <readlinkat@plt+0x282bc>
  42b1b4:	ldr	x8, [sp, #5152]
  42b1b8:	ldr	x8, [x8, #8]
  42b1bc:	mov	x9, xzr
  42b1c0:	mul	x8, x9, x8
  42b1c4:	add	x8, x8, #0x0
  42b1c8:	mul	x8, x9, x8
  42b1cc:	add	x8, x8, #0x1
  42b1d0:	lsl	x8, x8, #62
  42b1d4:	subs	x8, x8, #0x1
  42b1d8:	mov	x9, #0x2                   	// #2
  42b1dc:	mul	x8, x8, x9
  42b1e0:	add	x8, x8, #0x1
  42b1e4:	str	x8, [sp, #1696]
  42b1e8:	b	42b20c <readlinkat@plt+0x282dc>
  42b1ec:	ldr	x8, [sp, #5152]
  42b1f0:	ldr	x8, [x8, #8]
  42b1f4:	mov	x9, xzr
  42b1f8:	mul	x8, x9, x8
  42b1fc:	add	x8, x8, #0x0
  42b200:	mul	x8, x9, x8
  42b204:	subs	x8, x8, #0x1
  42b208:	str	x8, [sp, #1696]
  42b20c:	ldr	x8, [sp, #1696]
  42b210:	ldr	x9, [sp, #5152]
  42b214:	ldr	x9, [x9, #8]
  42b218:	add	x8, x8, x9
  42b21c:	cmp	x8, #0x0
  42b220:	cset	w10, lt  // lt = tstop
  42b224:	tbnz	w10, #0, 42b390 <readlinkat@plt+0x28460>
  42b228:	b	42b338 <readlinkat@plt+0x28408>
  42b22c:	ldr	x8, [sp, #5152]
  42b230:	ldr	x8, [x8, #8]
  42b234:	mov	x9, xzr
  42b238:	mul	x8, x9, x8
  42b23c:	add	x8, x8, #0x0
  42b240:	mul	x8, x9, x8
  42b244:	subs	x8, x8, #0x1
  42b248:	cmp	x8, #0x0
  42b24c:	cset	w10, ge  // ge = tcont
  42b250:	tbnz	w10, #0, 42b290 <readlinkat@plt+0x28360>
  42b254:	ldr	x8, [sp, #5152]
  42b258:	ldr	x8, [x8, #8]
  42b25c:	mov	x9, xzr
  42b260:	mul	x8, x9, x8
  42b264:	add	x8, x8, #0x0
  42b268:	mul	x8, x9, x8
  42b26c:	add	x8, x8, #0x1
  42b270:	lsl	x8, x8, #62
  42b274:	subs	x8, x8, #0x1
  42b278:	mov	x9, #0x2                   	// #2
  42b27c:	mul	x8, x8, x9
  42b280:	add	x8, x8, #0x1
  42b284:	mvn	x8, x8
  42b288:	str	x8, [sp, #1688]
  42b28c:	b	42b2b0 <readlinkat@plt+0x28380>
  42b290:	ldr	x8, [sp, #5152]
  42b294:	ldr	x8, [x8, #8]
  42b298:	mov	x9, xzr
  42b29c:	mul	x8, x9, x8
  42b2a0:	add	x8, x8, #0x0
  42b2a4:	mul	x8, x9, x8
  42b2a8:	add	x8, x8, #0x0
  42b2ac:	str	x8, [sp, #1688]
  42b2b0:	ldr	x8, [sp, #1688]
  42b2b4:	ldr	x9, [sp, #5152]
  42b2b8:	ldr	x9, [x9, #8]
  42b2bc:	add	x8, x8, x9
  42b2c0:	mov	x9, xzr
  42b2c4:	cmp	x9, x8
  42b2c8:	cset	w10, lt  // lt = tstop
  42b2cc:	tbnz	w10, #0, 42b390 <readlinkat@plt+0x28460>
  42b2d0:	b	42b338 <readlinkat@plt+0x28408>
  42b2d4:	ldr	w8, [sp, #2996]
  42b2d8:	tbnz	w8, #0, 42b2e0 <readlinkat@plt+0x283b0>
  42b2dc:	b	42b2ec <readlinkat@plt+0x283bc>
  42b2e0:	ldr	w8, [sp, #2992]
  42b2e4:	tbnz	w8, #0, 42b390 <readlinkat@plt+0x28460>
  42b2e8:	b	42b338 <readlinkat@plt+0x28408>
  42b2ec:	ldr	x8, [sp, #5152]
  42b2f0:	ldr	x8, [x8, #8]
  42b2f4:	cmp	x8, #0x0
  42b2f8:	cset	w9, ge  // ge = tcont
  42b2fc:	tbnz	w9, #0, 42b320 <readlinkat@plt+0x283f0>
  42b300:	ldr	x8, [sp, #5152]
  42b304:	ldr	x8, [x8, #8]
  42b308:	mov	x9, xzr
  42b30c:	subs	x8, x9, x8
  42b310:	cmp	x8, #0x0
  42b314:	cset	w10, le
  42b318:	tbnz	w10, #0, 42b390 <readlinkat@plt+0x28460>
  42b31c:	b	42b338 <readlinkat@plt+0x28408>
  42b320:	ldr	x8, [sp, #5152]
  42b324:	ldr	x8, [x8, #8]
  42b328:	mov	x9, xzr
  42b32c:	cmp	x9, x8
  42b330:	cset	w10, lt  // lt = tstop
  42b334:	tbnz	w10, #0, 42b390 <readlinkat@plt+0x28460>
  42b338:	ldr	x8, [sp, #5152]
  42b33c:	ldr	x8, [x8, #8]
  42b340:	mov	x9, xzr
  42b344:	mneg	x8, x8, x9
  42b348:	subs	x8, x8, #0x1
  42b34c:	cmp	x8, #0x0
  42b350:	cset	w10, ge  // ge = tcont
  42b354:	tbnz	w10, #0, 42b374 <readlinkat@plt+0x28444>
  42b358:	ldr	x8, [sp, #5152]
  42b35c:	ldr	x8, [x8, #8]
  42b360:	mov	x9, xzr
  42b364:	subs	x8, x9, x8
  42b368:	mov	x9, #0xffffffffffff8000    	// #-32768
  42b36c:	cmp	x8, x9
  42b370:	b.lt	42b390 <readlinkat@plt+0x28460>  // b.tstop
  42b374:	ldr	x8, [sp, #5152]
  42b378:	ldr	x8, [x8, #8]
  42b37c:	mov	x9, xzr
  42b380:	subs	x8, x9, x8
  42b384:	mov	x9, #0x7fff                	// #32767
  42b388:	cmp	x9, x8
  42b38c:	b.ge	42b3c0 <readlinkat@plt+0x28490>  // b.tcont
  42b390:	ldr	x8, [sp, #5152]
  42b394:	ldr	x8, [x8, #8]
  42b398:	mov	w9, wzr
  42b39c:	subs	w8, w9, w8
  42b3a0:	mov	w0, w8
  42b3a4:	lsl	x10, x0, #48
  42b3a8:	asr	x10, x10, #48
  42b3ac:	ldur	x11, [x29, #-8]
  42b3b0:	str	x10, [x11, #64]
  42b3b4:	ldr	w8, [sp, #2992]
  42b3b8:	tbnz	w8, #0, 42c604 <readlinkat@plt+0x296d4>
  42b3bc:	b	42c608 <readlinkat@plt+0x296d8>
  42b3c0:	ldr	x8, [sp, #5152]
  42b3c4:	ldr	x8, [x8, #8]
  42b3c8:	mov	w9, wzr
  42b3cc:	subs	w8, w9, w8
  42b3d0:	mov	w0, w8
  42b3d4:	lsl	x10, x0, #48
  42b3d8:	asr	x10, x10, #48
  42b3dc:	ldur	x11, [x29, #-8]
  42b3e0:	str	x10, [x11, #64]
  42b3e4:	ldr	w8, [sp, #2996]
  42b3e8:	tbnz	w8, #0, 42c604 <readlinkat@plt+0x296d4>
  42b3ec:	b	42c608 <readlinkat@plt+0x296d8>
  42b3f0:	ldr	w8, [sp, #2996]
  42b3f4:	tbnz	w8, #0, 42b3fc <readlinkat@plt+0x284cc>
  42b3f8:	b	42ba10 <readlinkat@plt+0x28ae0>
  42b3fc:	ldr	w8, [sp, #2996]
  42b400:	tbnz	w8, #0, 42b408 <readlinkat@plt+0x284d8>
  42b404:	b	42b70c <readlinkat@plt+0x287dc>
  42b408:	ldr	x8, [sp, #5152]
  42b40c:	ldr	x8, [x8, #8]
  42b410:	mov	w9, wzr
  42b414:	mul	w8, w9, w8
  42b418:	add	w8, w8, #0x0
  42b41c:	mul	w8, w9, w8
  42b420:	subs	w8, w8, #0x1
  42b424:	cmp	w8, #0x0
  42b428:	cset	w8, ge  // ge = tcont
  42b42c:	tbnz	w8, #0, 42b46c <readlinkat@plt+0x2853c>
  42b430:	ldr	x8, [sp, #5152]
  42b434:	ldr	x8, [x8, #8]
  42b438:	mov	w9, wzr
  42b43c:	mul	w8, w9, w8
  42b440:	add	w8, w8, #0x0
  42b444:	mul	w8, w9, w8
  42b448:	add	w8, w8, #0x1
  42b44c:	lsl	w8, w8, #30
  42b450:	subs	w8, w8, #0x1
  42b454:	mov	w9, #0x2                   	// #2
  42b458:	mul	w8, w8, w9
  42b45c:	add	w8, w8, #0x1
  42b460:	mvn	w8, w8
  42b464:	str	w8, [sp, #1684]
  42b468:	b	42b48c <readlinkat@plt+0x2855c>
  42b46c:	ldr	x8, [sp, #5152]
  42b470:	ldr	x8, [x8, #8]
  42b474:	mov	w9, wzr
  42b478:	mul	w8, w9, w8
  42b47c:	add	w8, w8, #0x0
  42b480:	mul	w8, w9, w8
  42b484:	add	w8, w8, #0x0
  42b488:	str	w8, [sp, #1684]
  42b48c:	ldr	w8, [sp, #1684]
  42b490:	cmp	w8, #0x0
  42b494:	cset	w8, ge  // ge = tcont
  42b498:	tbnz	w8, #0, 42b5f8 <readlinkat@plt+0x286c8>
  42b49c:	ldr	x8, [sp, #5152]
  42b4a0:	ldr	x8, [x8, #8]
  42b4a4:	cmp	w8, #0x0
  42b4a8:	cset	w8, ge  // ge = tcont
  42b4ac:	tbnz	w8, #0, 42b550 <readlinkat@plt+0x28620>
  42b4b0:	ldr	x8, [sp, #5152]
  42b4b4:	ldr	x8, [x8, #8]
  42b4b8:	mov	w9, wzr
  42b4bc:	mul	w8, w9, w8
  42b4c0:	add	w8, w8, #0x0
  42b4c4:	mul	w8, w9, w8
  42b4c8:	subs	w8, w8, #0x1
  42b4cc:	cmp	w8, #0x0
  42b4d0:	cset	w8, ge  // ge = tcont
  42b4d4:	tbnz	w8, #0, 42b510 <readlinkat@plt+0x285e0>
  42b4d8:	ldr	x8, [sp, #5152]
  42b4dc:	ldr	x8, [x8, #8]
  42b4e0:	mov	w9, wzr
  42b4e4:	mul	w8, w9, w8
  42b4e8:	add	w8, w8, #0x0
  42b4ec:	mul	w8, w9, w8
  42b4f0:	add	w8, w8, #0x1
  42b4f4:	lsl	w8, w8, #30
  42b4f8:	subs	w8, w8, #0x1
  42b4fc:	mov	w9, #0x2                   	// #2
  42b500:	mul	w8, w8, w9
  42b504:	add	w8, w8, #0x1
  42b508:	str	w8, [sp, #1680]
  42b50c:	b	42b530 <readlinkat@plt+0x28600>
  42b510:	ldr	x8, [sp, #5152]
  42b514:	ldr	x8, [x8, #8]
  42b518:	mov	w9, wzr
  42b51c:	mul	w8, w9, w8
  42b520:	add	w8, w8, #0x0
  42b524:	mul	w8, w9, w8
  42b528:	subs	w8, w8, #0x1
  42b52c:	str	w8, [sp, #1680]
  42b530:	ldr	w8, [sp, #1680]
  42b534:	ldr	x9, [sp, #5152]
  42b538:	ldr	x9, [x9, #8]
  42b53c:	add	w8, w8, w9
  42b540:	cmp	w8, #0x0
  42b544:	cset	w8, lt  // lt = tstop
  42b548:	tbnz	w8, #0, 42b6b4 <readlinkat@plt+0x28784>
  42b54c:	b	42b65c <readlinkat@plt+0x2872c>
  42b550:	ldr	x8, [sp, #5152]
  42b554:	ldr	x8, [x8, #8]
  42b558:	mov	w9, wzr
  42b55c:	mul	w8, w9, w8
  42b560:	add	w8, w8, #0x0
  42b564:	mul	w8, w9, w8
  42b568:	subs	w8, w8, #0x1
  42b56c:	cmp	w8, #0x0
  42b570:	cset	w8, ge  // ge = tcont
  42b574:	tbnz	w8, #0, 42b5b4 <readlinkat@plt+0x28684>
  42b578:	ldr	x8, [sp, #5152]
  42b57c:	ldr	x8, [x8, #8]
  42b580:	mov	w9, wzr
  42b584:	mul	w8, w9, w8
  42b588:	add	w8, w8, #0x0
  42b58c:	mul	w8, w9, w8
  42b590:	add	w8, w8, #0x1
  42b594:	lsl	w8, w8, #30
  42b598:	subs	w8, w8, #0x1
  42b59c:	mov	w9, #0x2                   	// #2
  42b5a0:	mul	w8, w8, w9
  42b5a4:	add	w8, w8, #0x1
  42b5a8:	mvn	w8, w8
  42b5ac:	str	w8, [sp, #1676]
  42b5b0:	b	42b5d4 <readlinkat@plt+0x286a4>
  42b5b4:	ldr	x8, [sp, #5152]
  42b5b8:	ldr	x8, [x8, #8]
  42b5bc:	mov	w9, wzr
  42b5c0:	mul	w8, w9, w8
  42b5c4:	add	w8, w8, #0x0
  42b5c8:	mul	w8, w9, w8
  42b5cc:	add	w8, w8, #0x0
  42b5d0:	str	w8, [sp, #1676]
  42b5d4:	ldr	w8, [sp, #1676]
  42b5d8:	ldr	x9, [sp, #5152]
  42b5dc:	ldr	x9, [x9, #8]
  42b5e0:	add	w8, w8, w9
  42b5e4:	mov	w9, wzr
  42b5e8:	cmp	w9, w8
  42b5ec:	cset	w8, lt  // lt = tstop
  42b5f0:	tbnz	w8, #0, 42b6b4 <readlinkat@plt+0x28784>
  42b5f4:	b	42b65c <readlinkat@plt+0x2872c>
  42b5f8:	ldr	w8, [sp, #2996]
  42b5fc:	tbnz	w8, #0, 42b604 <readlinkat@plt+0x286d4>
  42b600:	b	42b610 <readlinkat@plt+0x286e0>
  42b604:	ldr	w8, [sp, #2992]
  42b608:	tbnz	w8, #0, 42b6b4 <readlinkat@plt+0x28784>
  42b60c:	b	42b65c <readlinkat@plt+0x2872c>
  42b610:	ldr	x8, [sp, #5152]
  42b614:	ldr	x8, [x8, #8]
  42b618:	cmp	w8, #0x0
  42b61c:	cset	w8, ge  // ge = tcont
  42b620:	tbnz	w8, #0, 42b644 <readlinkat@plt+0x28714>
  42b624:	ldr	x8, [sp, #5152]
  42b628:	ldr	x8, [x8, #8]
  42b62c:	mov	w9, wzr
  42b630:	subs	w8, w9, w8
  42b634:	cmp	w8, #0x0
  42b638:	cset	w8, le
  42b63c:	tbnz	w8, #0, 42b6b4 <readlinkat@plt+0x28784>
  42b640:	b	42b65c <readlinkat@plt+0x2872c>
  42b644:	ldr	x8, [sp, #5152]
  42b648:	ldr	x8, [x8, #8]
  42b64c:	mov	w9, wzr
  42b650:	cmp	w9, w8
  42b654:	cset	w8, lt  // lt = tstop
  42b658:	tbnz	w8, #0, 42b6b4 <readlinkat@plt+0x28784>
  42b65c:	ldr	x8, [sp, #5152]
  42b660:	ldr	x8, [x8, #8]
  42b664:	mov	w9, wzr
  42b668:	mneg	w8, w8, w9
  42b66c:	subs	w8, w8, #0x1
  42b670:	cmp	w8, #0x0
  42b674:	cset	w8, ge  // ge = tcont
  42b678:	tbnz	w8, #0, 42b698 <readlinkat@plt+0x28768>
  42b67c:	ldr	x8, [sp, #5152]
  42b680:	ldr	x8, [x8, #8]
  42b684:	mov	w9, wzr
  42b688:	subs	w8, w9, w8
  42b68c:	mov	w9, #0x80000000            	// #-2147483648
  42b690:	cmp	w8, w9
  42b694:	b.lt	42b6b4 <readlinkat@plt+0x28784>  // b.tstop
  42b698:	ldr	x8, [sp, #5152]
  42b69c:	ldr	x8, [x8, #8]
  42b6a0:	mov	w9, wzr
  42b6a4:	subs	w8, w9, w8
  42b6a8:	mov	w9, #0x7fffffff            	// #2147483647
  42b6ac:	cmp	w9, w8
  42b6b0:	b.ge	42b6e0 <readlinkat@plt+0x287b0>  // b.tcont
  42b6b4:	ldr	x8, [sp, #5152]
  42b6b8:	ldr	x8, [x8, #8]
  42b6bc:	mov	w9, wzr
  42b6c0:	subs	w8, w9, w8
  42b6c4:	mov	w0, w8
  42b6c8:	sxtw	x10, w0
  42b6cc:	ldur	x11, [x29, #-8]
  42b6d0:	str	x10, [x11, #64]
  42b6d4:	ldr	w8, [sp, #2992]
  42b6d8:	tbnz	w8, #0, 42c604 <readlinkat@plt+0x296d4>
  42b6dc:	b	42c608 <readlinkat@plt+0x296d8>
  42b6e0:	ldr	x8, [sp, #5152]
  42b6e4:	ldr	x8, [x8, #8]
  42b6e8:	mov	w9, wzr
  42b6ec:	subs	w8, w9, w8
  42b6f0:	mov	w0, w8
  42b6f4:	sxtw	x10, w0
  42b6f8:	ldur	x11, [x29, #-8]
  42b6fc:	str	x10, [x11, #64]
  42b700:	ldr	w8, [sp, #2996]
  42b704:	tbnz	w8, #0, 42c604 <readlinkat@plt+0x296d4>
  42b708:	b	42c608 <readlinkat@plt+0x296d8>
  42b70c:	ldr	x8, [sp, #5152]
  42b710:	ldr	x8, [x8, #8]
  42b714:	mov	x9, xzr
  42b718:	mul	x8, x9, x8
  42b71c:	add	x8, x8, #0x0
  42b720:	mul	x8, x9, x8
  42b724:	subs	x8, x8, #0x1
  42b728:	cmp	x8, #0x0
  42b72c:	cset	w10, ge  // ge = tcont
  42b730:	tbnz	w10, #0, 42b770 <readlinkat@plt+0x28840>
  42b734:	ldr	x8, [sp, #5152]
  42b738:	ldr	x8, [x8, #8]
  42b73c:	mov	x9, xzr
  42b740:	mul	x8, x9, x8
  42b744:	add	x8, x8, #0x0
  42b748:	mul	x8, x9, x8
  42b74c:	add	x8, x8, #0x1
  42b750:	lsl	x8, x8, #62
  42b754:	subs	x8, x8, #0x1
  42b758:	mov	x9, #0x2                   	// #2
  42b75c:	mul	x8, x8, x9
  42b760:	add	x8, x8, #0x1
  42b764:	mvn	x8, x8
  42b768:	str	x8, [sp, #1664]
  42b76c:	b	42b790 <readlinkat@plt+0x28860>
  42b770:	ldr	x8, [sp, #5152]
  42b774:	ldr	x8, [x8, #8]
  42b778:	mov	x9, xzr
  42b77c:	mul	x8, x9, x8
  42b780:	add	x8, x8, #0x0
  42b784:	mul	x8, x9, x8
  42b788:	add	x8, x8, #0x0
  42b78c:	str	x8, [sp, #1664]
  42b790:	ldr	x8, [sp, #1664]
  42b794:	cmp	x8, #0x0
  42b798:	cset	w9, ge  // ge = tcont
  42b79c:	tbnz	w9, #0, 42b8fc <readlinkat@plt+0x289cc>
  42b7a0:	ldr	x8, [sp, #5152]
  42b7a4:	ldr	x8, [x8, #8]
  42b7a8:	cmp	x8, #0x0
  42b7ac:	cset	w9, ge  // ge = tcont
  42b7b0:	tbnz	w9, #0, 42b854 <readlinkat@plt+0x28924>
  42b7b4:	ldr	x8, [sp, #5152]
  42b7b8:	ldr	x8, [x8, #8]
  42b7bc:	mov	x9, xzr
  42b7c0:	mul	x8, x9, x8
  42b7c4:	add	x8, x8, #0x0
  42b7c8:	mul	x8, x9, x8
  42b7cc:	subs	x8, x8, #0x1
  42b7d0:	cmp	x8, #0x0
  42b7d4:	cset	w10, ge  // ge = tcont
  42b7d8:	tbnz	w10, #0, 42b814 <readlinkat@plt+0x288e4>
  42b7dc:	ldr	x8, [sp, #5152]
  42b7e0:	ldr	x8, [x8, #8]
  42b7e4:	mov	x9, xzr
  42b7e8:	mul	x8, x9, x8
  42b7ec:	add	x8, x8, #0x0
  42b7f0:	mul	x8, x9, x8
  42b7f4:	add	x8, x8, #0x1
  42b7f8:	lsl	x8, x8, #62
  42b7fc:	subs	x8, x8, #0x1
  42b800:	mov	x9, #0x2                   	// #2
  42b804:	mul	x8, x8, x9
  42b808:	add	x8, x8, #0x1
  42b80c:	str	x8, [sp, #1656]
  42b810:	b	42b834 <readlinkat@plt+0x28904>
  42b814:	ldr	x8, [sp, #5152]
  42b818:	ldr	x8, [x8, #8]
  42b81c:	mov	x9, xzr
  42b820:	mul	x8, x9, x8
  42b824:	add	x8, x8, #0x0
  42b828:	mul	x8, x9, x8
  42b82c:	subs	x8, x8, #0x1
  42b830:	str	x8, [sp, #1656]
  42b834:	ldr	x8, [sp, #1656]
  42b838:	ldr	x9, [sp, #5152]
  42b83c:	ldr	x9, [x9, #8]
  42b840:	add	x8, x8, x9
  42b844:	cmp	x8, #0x0
  42b848:	cset	w10, lt  // lt = tstop
  42b84c:	tbnz	w10, #0, 42b9b8 <readlinkat@plt+0x28a88>
  42b850:	b	42b960 <readlinkat@plt+0x28a30>
  42b854:	ldr	x8, [sp, #5152]
  42b858:	ldr	x8, [x8, #8]
  42b85c:	mov	x9, xzr
  42b860:	mul	x8, x9, x8
  42b864:	add	x8, x8, #0x0
  42b868:	mul	x8, x9, x8
  42b86c:	subs	x8, x8, #0x1
  42b870:	cmp	x8, #0x0
  42b874:	cset	w10, ge  // ge = tcont
  42b878:	tbnz	w10, #0, 42b8b8 <readlinkat@plt+0x28988>
  42b87c:	ldr	x8, [sp, #5152]
  42b880:	ldr	x8, [x8, #8]
  42b884:	mov	x9, xzr
  42b888:	mul	x8, x9, x8
  42b88c:	add	x8, x8, #0x0
  42b890:	mul	x8, x9, x8
  42b894:	add	x8, x8, #0x1
  42b898:	lsl	x8, x8, #62
  42b89c:	subs	x8, x8, #0x1
  42b8a0:	mov	x9, #0x2                   	// #2
  42b8a4:	mul	x8, x8, x9
  42b8a8:	add	x8, x8, #0x1
  42b8ac:	mvn	x8, x8
  42b8b0:	str	x8, [sp, #1648]
  42b8b4:	b	42b8d8 <readlinkat@plt+0x289a8>
  42b8b8:	ldr	x8, [sp, #5152]
  42b8bc:	ldr	x8, [x8, #8]
  42b8c0:	mov	x9, xzr
  42b8c4:	mul	x8, x9, x8
  42b8c8:	add	x8, x8, #0x0
  42b8cc:	mul	x8, x9, x8
  42b8d0:	add	x8, x8, #0x0
  42b8d4:	str	x8, [sp, #1648]
  42b8d8:	ldr	x8, [sp, #1648]
  42b8dc:	ldr	x9, [sp, #5152]
  42b8e0:	ldr	x9, [x9, #8]
  42b8e4:	add	x8, x8, x9
  42b8e8:	mov	x9, xzr
  42b8ec:	cmp	x9, x8
  42b8f0:	cset	w10, lt  // lt = tstop
  42b8f4:	tbnz	w10, #0, 42b9b8 <readlinkat@plt+0x28a88>
  42b8f8:	b	42b960 <readlinkat@plt+0x28a30>
  42b8fc:	ldr	w8, [sp, #2996]
  42b900:	tbnz	w8, #0, 42b908 <readlinkat@plt+0x289d8>
  42b904:	b	42b914 <readlinkat@plt+0x289e4>
  42b908:	ldr	w8, [sp, #2992]
  42b90c:	tbnz	w8, #0, 42b9b8 <readlinkat@plt+0x28a88>
  42b910:	b	42b960 <readlinkat@plt+0x28a30>
  42b914:	ldr	x8, [sp, #5152]
  42b918:	ldr	x8, [x8, #8]
  42b91c:	cmp	x8, #0x0
  42b920:	cset	w9, ge  // ge = tcont
  42b924:	tbnz	w9, #0, 42b948 <readlinkat@plt+0x28a18>
  42b928:	ldr	x8, [sp, #5152]
  42b92c:	ldr	x8, [x8, #8]
  42b930:	mov	x9, xzr
  42b934:	subs	x8, x9, x8
  42b938:	cmp	x8, #0x0
  42b93c:	cset	w10, le
  42b940:	tbnz	w10, #0, 42b9b8 <readlinkat@plt+0x28a88>
  42b944:	b	42b960 <readlinkat@plt+0x28a30>
  42b948:	ldr	x8, [sp, #5152]
  42b94c:	ldr	x8, [x8, #8]
  42b950:	mov	x9, xzr
  42b954:	cmp	x9, x8
  42b958:	cset	w10, lt  // lt = tstop
  42b95c:	tbnz	w10, #0, 42b9b8 <readlinkat@plt+0x28a88>
  42b960:	ldr	x8, [sp, #5152]
  42b964:	ldr	x8, [x8, #8]
  42b968:	mov	x9, xzr
  42b96c:	mneg	x8, x8, x9
  42b970:	subs	x8, x8, #0x1
  42b974:	cmp	x8, #0x0
  42b978:	cset	w10, ge  // ge = tcont
  42b97c:	tbnz	w10, #0, 42b99c <readlinkat@plt+0x28a6c>
  42b980:	ldr	x8, [sp, #5152]
  42b984:	ldr	x8, [x8, #8]
  42b988:	mov	x9, xzr
  42b98c:	subs	x8, x9, x8
  42b990:	mov	x9, #0xffffffff80000000    	// #-2147483648
  42b994:	cmp	x8, x9
  42b998:	b.lt	42b9b8 <readlinkat@plt+0x28a88>  // b.tstop
  42b99c:	ldr	x8, [sp, #5152]
  42b9a0:	ldr	x8, [x8, #8]
  42b9a4:	mov	x9, xzr
  42b9a8:	subs	x8, x9, x8
  42b9ac:	mov	x9, #0x7fffffff            	// #2147483647
  42b9b0:	cmp	x9, x8
  42b9b4:	b.ge	42b9e4 <readlinkat@plt+0x28ab4>  // b.tcont
  42b9b8:	ldr	x8, [sp, #5152]
  42b9bc:	ldr	x8, [x8, #8]
  42b9c0:	mov	w9, wzr
  42b9c4:	subs	w8, w9, w8
  42b9c8:	mov	w0, w8
  42b9cc:	sxtw	x10, w0
  42b9d0:	ldur	x11, [x29, #-8]
  42b9d4:	str	x10, [x11, #64]
  42b9d8:	ldr	w8, [sp, #2992]
  42b9dc:	tbnz	w8, #0, 42c604 <readlinkat@plt+0x296d4>
  42b9e0:	b	42c608 <readlinkat@plt+0x296d8>
  42b9e4:	ldr	x8, [sp, #5152]
  42b9e8:	ldr	x8, [x8, #8]
  42b9ec:	mov	w9, wzr
  42b9f0:	subs	w8, w9, w8
  42b9f4:	mov	w0, w8
  42b9f8:	sxtw	x10, w0
  42b9fc:	ldur	x11, [x29, #-8]
  42ba00:	str	x10, [x11, #64]
  42ba04:	ldr	w8, [sp, #2996]
  42ba08:	tbnz	w8, #0, 42c604 <readlinkat@plt+0x296d4>
  42ba0c:	b	42c608 <readlinkat@plt+0x296d8>
  42ba10:	ldr	w8, [sp, #2992]
  42ba14:	tbnz	w8, #0, 42ba1c <readlinkat@plt+0x28aec>
  42ba18:	b	42c010 <readlinkat@plt+0x290e0>
  42ba1c:	ldr	w8, [sp, #2996]
  42ba20:	tbnz	w8, #0, 42ba28 <readlinkat@plt+0x28af8>
  42ba24:	b	42bd1c <readlinkat@plt+0x28dec>
  42ba28:	ldr	x8, [sp, #5152]
  42ba2c:	ldr	x8, [x8, #8]
  42ba30:	mov	x9, xzr
  42ba34:	mul	x8, x9, x8
  42ba38:	add	x8, x8, #0x0
  42ba3c:	mul	x8, x9, x8
  42ba40:	subs	x8, x8, #0x1
  42ba44:	cmp	x8, #0x0
  42ba48:	cset	w10, ge  // ge = tcont
  42ba4c:	tbnz	w10, #0, 42ba8c <readlinkat@plt+0x28b5c>
  42ba50:	ldr	x8, [sp, #5152]
  42ba54:	ldr	x8, [x8, #8]
  42ba58:	mov	x9, xzr
  42ba5c:	mul	x8, x9, x8
  42ba60:	add	x8, x8, #0x0
  42ba64:	mul	x8, x9, x8
  42ba68:	add	x8, x8, #0x1
  42ba6c:	lsl	x8, x8, #62
  42ba70:	subs	x8, x8, #0x1
  42ba74:	mov	x9, #0x2                   	// #2
  42ba78:	mul	x8, x8, x9
  42ba7c:	add	x8, x8, #0x1
  42ba80:	mvn	x8, x8
  42ba84:	str	x8, [sp, #1640]
  42ba88:	b	42baac <readlinkat@plt+0x28b7c>
  42ba8c:	ldr	x8, [sp, #5152]
  42ba90:	ldr	x8, [x8, #8]
  42ba94:	mov	x9, xzr
  42ba98:	mul	x8, x9, x8
  42ba9c:	add	x8, x8, #0x0
  42baa0:	mul	x8, x9, x8
  42baa4:	add	x8, x8, #0x0
  42baa8:	str	x8, [sp, #1640]
  42baac:	ldr	x8, [sp, #1640]
  42bab0:	cmp	x8, #0x0
  42bab4:	cset	w9, ge  // ge = tcont
  42bab8:	tbnz	w9, #0, 42bc18 <readlinkat@plt+0x28ce8>
  42babc:	ldr	x8, [sp, #5152]
  42bac0:	ldr	x8, [x8, #8]
  42bac4:	cmp	x8, #0x0
  42bac8:	cset	w9, ge  // ge = tcont
  42bacc:	tbnz	w9, #0, 42bb70 <readlinkat@plt+0x28c40>
  42bad0:	ldr	x8, [sp, #5152]
  42bad4:	ldr	x8, [x8, #8]
  42bad8:	mov	x9, xzr
  42badc:	mul	x8, x9, x8
  42bae0:	add	x8, x8, #0x0
  42bae4:	mul	x8, x9, x8
  42bae8:	subs	x8, x8, #0x1
  42baec:	cmp	x8, #0x0
  42baf0:	cset	w10, ge  // ge = tcont
  42baf4:	tbnz	w10, #0, 42bb30 <readlinkat@plt+0x28c00>
  42baf8:	ldr	x8, [sp, #5152]
  42bafc:	ldr	x8, [x8, #8]
  42bb00:	mov	x9, xzr
  42bb04:	mul	x8, x9, x8
  42bb08:	add	x8, x8, #0x0
  42bb0c:	mul	x8, x9, x8
  42bb10:	add	x8, x8, #0x1
  42bb14:	lsl	x8, x8, #62
  42bb18:	subs	x8, x8, #0x1
  42bb1c:	mov	x9, #0x2                   	// #2
  42bb20:	mul	x8, x8, x9
  42bb24:	add	x8, x8, #0x1
  42bb28:	str	x8, [sp, #1632]
  42bb2c:	b	42bb50 <readlinkat@plt+0x28c20>
  42bb30:	ldr	x8, [sp, #5152]
  42bb34:	ldr	x8, [x8, #8]
  42bb38:	mov	x9, xzr
  42bb3c:	mul	x8, x9, x8
  42bb40:	add	x8, x8, #0x0
  42bb44:	mul	x8, x9, x8
  42bb48:	subs	x8, x8, #0x1
  42bb4c:	str	x8, [sp, #1632]
  42bb50:	ldr	x8, [sp, #1632]
  42bb54:	ldr	x9, [sp, #5152]
  42bb58:	ldr	x9, [x9, #8]
  42bb5c:	add	x8, x8, x9
  42bb60:	cmp	x8, #0x0
  42bb64:	cset	w10, lt  // lt = tstop
  42bb68:	tbnz	w10, #0, 42bcd4 <readlinkat@plt+0x28da4>
  42bb6c:	b	42bc7c <readlinkat@plt+0x28d4c>
  42bb70:	ldr	x8, [sp, #5152]
  42bb74:	ldr	x8, [x8, #8]
  42bb78:	mov	x9, xzr
  42bb7c:	mul	x8, x9, x8
  42bb80:	add	x8, x8, #0x0
  42bb84:	mul	x8, x9, x8
  42bb88:	subs	x8, x8, #0x1
  42bb8c:	cmp	x8, #0x0
  42bb90:	cset	w10, ge  // ge = tcont
  42bb94:	tbnz	w10, #0, 42bbd4 <readlinkat@plt+0x28ca4>
  42bb98:	ldr	x8, [sp, #5152]
  42bb9c:	ldr	x8, [x8, #8]
  42bba0:	mov	x9, xzr
  42bba4:	mul	x8, x9, x8
  42bba8:	add	x8, x8, #0x0
  42bbac:	mul	x8, x9, x8
  42bbb0:	add	x8, x8, #0x1
  42bbb4:	lsl	x8, x8, #62
  42bbb8:	subs	x8, x8, #0x1
  42bbbc:	mov	x9, #0x2                   	// #2
  42bbc0:	mul	x8, x8, x9
  42bbc4:	add	x8, x8, #0x1
  42bbc8:	mvn	x8, x8
  42bbcc:	str	x8, [sp, #1624]
  42bbd0:	b	42bbf4 <readlinkat@plt+0x28cc4>
  42bbd4:	ldr	x8, [sp, #5152]
  42bbd8:	ldr	x8, [x8, #8]
  42bbdc:	mov	x9, xzr
  42bbe0:	mul	x8, x9, x8
  42bbe4:	add	x8, x8, #0x0
  42bbe8:	mul	x8, x9, x8
  42bbec:	add	x8, x8, #0x0
  42bbf0:	str	x8, [sp, #1624]
  42bbf4:	ldr	x8, [sp, #1624]
  42bbf8:	ldr	x9, [sp, #5152]
  42bbfc:	ldr	x9, [x9, #8]
  42bc00:	add	x8, x8, x9
  42bc04:	mov	x9, xzr
  42bc08:	cmp	x9, x8
  42bc0c:	cset	w10, lt  // lt = tstop
  42bc10:	tbnz	w10, #0, 42bcd4 <readlinkat@plt+0x28da4>
  42bc14:	b	42bc7c <readlinkat@plt+0x28d4c>
  42bc18:	ldr	w8, [sp, #2996]
  42bc1c:	tbnz	w8, #0, 42bc24 <readlinkat@plt+0x28cf4>
  42bc20:	b	42bc30 <readlinkat@plt+0x28d00>
  42bc24:	ldr	w8, [sp, #2992]
  42bc28:	tbnz	w8, #0, 42bcd4 <readlinkat@plt+0x28da4>
  42bc2c:	b	42bc7c <readlinkat@plt+0x28d4c>
  42bc30:	ldr	x8, [sp, #5152]
  42bc34:	ldr	x8, [x8, #8]
  42bc38:	cmp	x8, #0x0
  42bc3c:	cset	w9, ge  // ge = tcont
  42bc40:	tbnz	w9, #0, 42bc64 <readlinkat@plt+0x28d34>
  42bc44:	ldr	x8, [sp, #5152]
  42bc48:	ldr	x8, [x8, #8]
  42bc4c:	mov	x9, xzr
  42bc50:	subs	x8, x9, x8
  42bc54:	cmp	x8, #0x0
  42bc58:	cset	w10, le
  42bc5c:	tbnz	w10, #0, 42bcd4 <readlinkat@plt+0x28da4>
  42bc60:	b	42bc7c <readlinkat@plt+0x28d4c>
  42bc64:	ldr	x8, [sp, #5152]
  42bc68:	ldr	x8, [x8, #8]
  42bc6c:	mov	x9, xzr
  42bc70:	cmp	x9, x8
  42bc74:	cset	w10, lt  // lt = tstop
  42bc78:	tbnz	w10, #0, 42bcd4 <readlinkat@plt+0x28da4>
  42bc7c:	ldr	x8, [sp, #5152]
  42bc80:	ldr	x8, [x8, #8]
  42bc84:	mov	x9, xzr
  42bc88:	mneg	x8, x8, x9
  42bc8c:	subs	x8, x8, #0x1
  42bc90:	cmp	x8, #0x0
  42bc94:	cset	w10, ge  // ge = tcont
  42bc98:	tbnz	w10, #0, 42bcb8 <readlinkat@plt+0x28d88>
  42bc9c:	ldr	x8, [sp, #5152]
  42bca0:	ldr	x8, [x8, #8]
  42bca4:	mov	x9, xzr
  42bca8:	subs	x8, x9, x8
  42bcac:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  42bcb0:	cmp	x8, x9
  42bcb4:	b.lt	42bcd4 <readlinkat@plt+0x28da4>  // b.tstop
  42bcb8:	ldr	x8, [sp, #5152]
  42bcbc:	ldr	x8, [x8, #8]
  42bcc0:	mov	x9, xzr
  42bcc4:	subs	x8, x9, x8
  42bcc8:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  42bccc:	cmp	x9, x8
  42bcd0:	b.ge	42bcf8 <readlinkat@plt+0x28dc8>  // b.tcont
  42bcd4:	ldr	x8, [sp, #5152]
  42bcd8:	ldr	x8, [x8, #8]
  42bcdc:	mov	x9, xzr
  42bce0:	subs	x8, x9, x8
  42bce4:	ldur	x9, [x29, #-8]
  42bce8:	str	x8, [x9, #64]
  42bcec:	ldr	w10, [sp, #2992]
  42bcf0:	tbnz	w10, #0, 42c604 <readlinkat@plt+0x296d4>
  42bcf4:	b	42c608 <readlinkat@plt+0x296d8>
  42bcf8:	ldr	x8, [sp, #5152]
  42bcfc:	ldr	x8, [x8, #8]
  42bd00:	mov	x9, xzr
  42bd04:	subs	x8, x9, x8
  42bd08:	ldur	x9, [x29, #-8]
  42bd0c:	str	x8, [x9, #64]
  42bd10:	ldr	w10, [sp, #2996]
  42bd14:	tbnz	w10, #0, 42c604 <readlinkat@plt+0x296d4>
  42bd18:	b	42c608 <readlinkat@plt+0x296d8>
  42bd1c:	ldr	x8, [sp, #5152]
  42bd20:	ldr	x8, [x8, #8]
  42bd24:	mov	x9, xzr
  42bd28:	mul	x8, x9, x8
  42bd2c:	add	x8, x8, #0x0
  42bd30:	mul	x8, x9, x8
  42bd34:	subs	x8, x8, #0x1
  42bd38:	cmp	x8, #0x0
  42bd3c:	cset	w10, ge  // ge = tcont
  42bd40:	tbnz	w10, #0, 42bd80 <readlinkat@plt+0x28e50>
  42bd44:	ldr	x8, [sp, #5152]
  42bd48:	ldr	x8, [x8, #8]
  42bd4c:	mov	x9, xzr
  42bd50:	mul	x8, x9, x8
  42bd54:	add	x8, x8, #0x0
  42bd58:	mul	x8, x9, x8
  42bd5c:	add	x8, x8, #0x1
  42bd60:	lsl	x8, x8, #62
  42bd64:	subs	x8, x8, #0x1
  42bd68:	mov	x9, #0x2                   	// #2
  42bd6c:	mul	x8, x8, x9
  42bd70:	add	x8, x8, #0x1
  42bd74:	mvn	x8, x8
  42bd78:	str	x8, [sp, #1616]
  42bd7c:	b	42bda0 <readlinkat@plt+0x28e70>
  42bd80:	ldr	x8, [sp, #5152]
  42bd84:	ldr	x8, [x8, #8]
  42bd88:	mov	x9, xzr
  42bd8c:	mul	x8, x9, x8
  42bd90:	add	x8, x8, #0x0
  42bd94:	mul	x8, x9, x8
  42bd98:	add	x8, x8, #0x0
  42bd9c:	str	x8, [sp, #1616]
  42bda0:	ldr	x8, [sp, #1616]
  42bda4:	cmp	x8, #0x0
  42bda8:	cset	w9, ge  // ge = tcont
  42bdac:	tbnz	w9, #0, 42bf0c <readlinkat@plt+0x28fdc>
  42bdb0:	ldr	x8, [sp, #5152]
  42bdb4:	ldr	x8, [x8, #8]
  42bdb8:	cmp	x8, #0x0
  42bdbc:	cset	w9, ge  // ge = tcont
  42bdc0:	tbnz	w9, #0, 42be64 <readlinkat@plt+0x28f34>
  42bdc4:	ldr	x8, [sp, #5152]
  42bdc8:	ldr	x8, [x8, #8]
  42bdcc:	mov	x9, xzr
  42bdd0:	mul	x8, x9, x8
  42bdd4:	add	x8, x8, #0x0
  42bdd8:	mul	x8, x9, x8
  42bddc:	subs	x8, x8, #0x1
  42bde0:	cmp	x8, #0x0
  42bde4:	cset	w10, ge  // ge = tcont
  42bde8:	tbnz	w10, #0, 42be24 <readlinkat@plt+0x28ef4>
  42bdec:	ldr	x8, [sp, #5152]
  42bdf0:	ldr	x8, [x8, #8]
  42bdf4:	mov	x9, xzr
  42bdf8:	mul	x8, x9, x8
  42bdfc:	add	x8, x8, #0x0
  42be00:	mul	x8, x9, x8
  42be04:	add	x8, x8, #0x1
  42be08:	lsl	x8, x8, #62
  42be0c:	subs	x8, x8, #0x1
  42be10:	mov	x9, #0x2                   	// #2
  42be14:	mul	x8, x8, x9
  42be18:	add	x8, x8, #0x1
  42be1c:	str	x8, [sp, #1608]
  42be20:	b	42be44 <readlinkat@plt+0x28f14>
  42be24:	ldr	x8, [sp, #5152]
  42be28:	ldr	x8, [x8, #8]
  42be2c:	mov	x9, xzr
  42be30:	mul	x8, x9, x8
  42be34:	add	x8, x8, #0x0
  42be38:	mul	x8, x9, x8
  42be3c:	subs	x8, x8, #0x1
  42be40:	str	x8, [sp, #1608]
  42be44:	ldr	x8, [sp, #1608]
  42be48:	ldr	x9, [sp, #5152]
  42be4c:	ldr	x9, [x9, #8]
  42be50:	add	x8, x8, x9
  42be54:	cmp	x8, #0x0
  42be58:	cset	w10, lt  // lt = tstop
  42be5c:	tbnz	w10, #0, 42bfc8 <readlinkat@plt+0x29098>
  42be60:	b	42bf70 <readlinkat@plt+0x29040>
  42be64:	ldr	x8, [sp, #5152]
  42be68:	ldr	x8, [x8, #8]
  42be6c:	mov	x9, xzr
  42be70:	mul	x8, x9, x8
  42be74:	add	x8, x8, #0x0
  42be78:	mul	x8, x9, x8
  42be7c:	subs	x8, x8, #0x1
  42be80:	cmp	x8, #0x0
  42be84:	cset	w10, ge  // ge = tcont
  42be88:	tbnz	w10, #0, 42bec8 <readlinkat@plt+0x28f98>
  42be8c:	ldr	x8, [sp, #5152]
  42be90:	ldr	x8, [x8, #8]
  42be94:	mov	x9, xzr
  42be98:	mul	x8, x9, x8
  42be9c:	add	x8, x8, #0x0
  42bea0:	mul	x8, x9, x8
  42bea4:	add	x8, x8, #0x1
  42bea8:	lsl	x8, x8, #62
  42beac:	subs	x8, x8, #0x1
  42beb0:	mov	x9, #0x2                   	// #2
  42beb4:	mul	x8, x8, x9
  42beb8:	add	x8, x8, #0x1
  42bebc:	mvn	x8, x8
  42bec0:	str	x8, [sp, #1600]
  42bec4:	b	42bee8 <readlinkat@plt+0x28fb8>
  42bec8:	ldr	x8, [sp, #5152]
  42becc:	ldr	x8, [x8, #8]
  42bed0:	mov	x9, xzr
  42bed4:	mul	x8, x9, x8
  42bed8:	add	x8, x8, #0x0
  42bedc:	mul	x8, x9, x8
  42bee0:	add	x8, x8, #0x0
  42bee4:	str	x8, [sp, #1600]
  42bee8:	ldr	x8, [sp, #1600]
  42beec:	ldr	x9, [sp, #5152]
  42bef0:	ldr	x9, [x9, #8]
  42bef4:	add	x8, x8, x9
  42bef8:	mov	x9, xzr
  42befc:	cmp	x9, x8
  42bf00:	cset	w10, lt  // lt = tstop
  42bf04:	tbnz	w10, #0, 42bfc8 <readlinkat@plt+0x29098>
  42bf08:	b	42bf70 <readlinkat@plt+0x29040>
  42bf0c:	ldr	w8, [sp, #2996]
  42bf10:	tbnz	w8, #0, 42bf18 <readlinkat@plt+0x28fe8>
  42bf14:	b	42bf24 <readlinkat@plt+0x28ff4>
  42bf18:	ldr	w8, [sp, #2992]
  42bf1c:	tbnz	w8, #0, 42bfc8 <readlinkat@plt+0x29098>
  42bf20:	b	42bf70 <readlinkat@plt+0x29040>
  42bf24:	ldr	x8, [sp, #5152]
  42bf28:	ldr	x8, [x8, #8]
  42bf2c:	cmp	x8, #0x0
  42bf30:	cset	w9, ge  // ge = tcont
  42bf34:	tbnz	w9, #0, 42bf58 <readlinkat@plt+0x29028>
  42bf38:	ldr	x8, [sp, #5152]
  42bf3c:	ldr	x8, [x8, #8]
  42bf40:	mov	x9, xzr
  42bf44:	subs	x8, x9, x8
  42bf48:	cmp	x8, #0x0
  42bf4c:	cset	w10, le
  42bf50:	tbnz	w10, #0, 42bfc8 <readlinkat@plt+0x29098>
  42bf54:	b	42bf70 <readlinkat@plt+0x29040>
  42bf58:	ldr	x8, [sp, #5152]
  42bf5c:	ldr	x8, [x8, #8]
  42bf60:	mov	x9, xzr
  42bf64:	cmp	x9, x8
  42bf68:	cset	w10, lt  // lt = tstop
  42bf6c:	tbnz	w10, #0, 42bfc8 <readlinkat@plt+0x29098>
  42bf70:	ldr	x8, [sp, #5152]
  42bf74:	ldr	x8, [x8, #8]
  42bf78:	mov	x9, xzr
  42bf7c:	mneg	x8, x8, x9
  42bf80:	subs	x8, x8, #0x1
  42bf84:	cmp	x8, #0x0
  42bf88:	cset	w10, ge  // ge = tcont
  42bf8c:	tbnz	w10, #0, 42bfac <readlinkat@plt+0x2907c>
  42bf90:	ldr	x8, [sp, #5152]
  42bf94:	ldr	x8, [x8, #8]
  42bf98:	mov	x9, xzr
  42bf9c:	subs	x8, x9, x8
  42bfa0:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  42bfa4:	cmp	x8, x9
  42bfa8:	b.lt	42bfc8 <readlinkat@plt+0x29098>  // b.tstop
  42bfac:	ldr	x8, [sp, #5152]
  42bfb0:	ldr	x8, [x8, #8]
  42bfb4:	mov	x9, xzr
  42bfb8:	subs	x8, x9, x8
  42bfbc:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  42bfc0:	cmp	x9, x8
  42bfc4:	b.ge	42bfec <readlinkat@plt+0x290bc>  // b.tcont
  42bfc8:	ldr	x8, [sp, #5152]
  42bfcc:	ldr	x8, [x8, #8]
  42bfd0:	mov	x9, xzr
  42bfd4:	subs	x8, x9, x8
  42bfd8:	ldur	x9, [x29, #-8]
  42bfdc:	str	x8, [x9, #64]
  42bfe0:	ldr	w10, [sp, #2992]
  42bfe4:	tbnz	w10, #0, 42c604 <readlinkat@plt+0x296d4>
  42bfe8:	b	42c608 <readlinkat@plt+0x296d8>
  42bfec:	ldr	x8, [sp, #5152]
  42bff0:	ldr	x8, [x8, #8]
  42bff4:	mov	x9, xzr
  42bff8:	subs	x8, x9, x8
  42bffc:	ldur	x9, [x29, #-8]
  42c000:	str	x8, [x9, #64]
  42c004:	ldr	w10, [sp, #2996]
  42c008:	tbnz	w10, #0, 42c604 <readlinkat@plt+0x296d4>
  42c00c:	b	42c608 <readlinkat@plt+0x296d8>
  42c010:	ldr	w8, [sp, #2996]
  42c014:	tbnz	w8, #0, 42c01c <readlinkat@plt+0x290ec>
  42c018:	b	42c310 <readlinkat@plt+0x293e0>
  42c01c:	ldr	x8, [sp, #5152]
  42c020:	ldr	x8, [x8, #8]
  42c024:	mov	x9, xzr
  42c028:	mul	x8, x9, x8
  42c02c:	add	x8, x8, #0x0
  42c030:	mul	x8, x9, x8
  42c034:	subs	x8, x8, #0x1
  42c038:	cmp	x8, #0x0
  42c03c:	cset	w10, ge  // ge = tcont
  42c040:	tbnz	w10, #0, 42c080 <readlinkat@plt+0x29150>
  42c044:	ldr	x8, [sp, #5152]
  42c048:	ldr	x8, [x8, #8]
  42c04c:	mov	x9, xzr
  42c050:	mul	x8, x9, x8
  42c054:	add	x8, x8, #0x0
  42c058:	mul	x8, x9, x8
  42c05c:	add	x8, x8, #0x1
  42c060:	lsl	x8, x8, #62
  42c064:	subs	x8, x8, #0x1
  42c068:	mov	x9, #0x2                   	// #2
  42c06c:	mul	x8, x8, x9
  42c070:	add	x8, x8, #0x1
  42c074:	mvn	x8, x8
  42c078:	str	x8, [sp, #1592]
  42c07c:	b	42c0a0 <readlinkat@plt+0x29170>
  42c080:	ldr	x8, [sp, #5152]
  42c084:	ldr	x8, [x8, #8]
  42c088:	mov	x9, xzr
  42c08c:	mul	x8, x9, x8
  42c090:	add	x8, x8, #0x0
  42c094:	mul	x8, x9, x8
  42c098:	add	x8, x8, #0x0
  42c09c:	str	x8, [sp, #1592]
  42c0a0:	ldr	x8, [sp, #1592]
  42c0a4:	cmp	x8, #0x0
  42c0a8:	cset	w9, ge  // ge = tcont
  42c0ac:	tbnz	w9, #0, 42c20c <readlinkat@plt+0x292dc>
  42c0b0:	ldr	x8, [sp, #5152]
  42c0b4:	ldr	x8, [x8, #8]
  42c0b8:	cmp	x8, #0x0
  42c0bc:	cset	w9, ge  // ge = tcont
  42c0c0:	tbnz	w9, #0, 42c164 <readlinkat@plt+0x29234>
  42c0c4:	ldr	x8, [sp, #5152]
  42c0c8:	ldr	x8, [x8, #8]
  42c0cc:	mov	x9, xzr
  42c0d0:	mul	x8, x9, x8
  42c0d4:	add	x8, x8, #0x0
  42c0d8:	mul	x8, x9, x8
  42c0dc:	subs	x8, x8, #0x1
  42c0e0:	cmp	x8, #0x0
  42c0e4:	cset	w10, ge  // ge = tcont
  42c0e8:	tbnz	w10, #0, 42c124 <readlinkat@plt+0x291f4>
  42c0ec:	ldr	x8, [sp, #5152]
  42c0f0:	ldr	x8, [x8, #8]
  42c0f4:	mov	x9, xzr
  42c0f8:	mul	x8, x9, x8
  42c0fc:	add	x8, x8, #0x0
  42c100:	mul	x8, x9, x8
  42c104:	add	x8, x8, #0x1
  42c108:	lsl	x8, x8, #62
  42c10c:	subs	x8, x8, #0x1
  42c110:	mov	x9, #0x2                   	// #2
  42c114:	mul	x8, x8, x9
  42c118:	add	x8, x8, #0x1
  42c11c:	str	x8, [sp, #1584]
  42c120:	b	42c144 <readlinkat@plt+0x29214>
  42c124:	ldr	x8, [sp, #5152]
  42c128:	ldr	x8, [x8, #8]
  42c12c:	mov	x9, xzr
  42c130:	mul	x8, x9, x8
  42c134:	add	x8, x8, #0x0
  42c138:	mul	x8, x9, x8
  42c13c:	subs	x8, x8, #0x1
  42c140:	str	x8, [sp, #1584]
  42c144:	ldr	x8, [sp, #1584]
  42c148:	ldr	x9, [sp, #5152]
  42c14c:	ldr	x9, [x9, #8]
  42c150:	add	x8, x8, x9
  42c154:	cmp	x8, #0x0
  42c158:	cset	w10, lt  // lt = tstop
  42c15c:	tbnz	w10, #0, 42c2c8 <readlinkat@plt+0x29398>
  42c160:	b	42c270 <readlinkat@plt+0x29340>
  42c164:	ldr	x8, [sp, #5152]
  42c168:	ldr	x8, [x8, #8]
  42c16c:	mov	x9, xzr
  42c170:	mul	x8, x9, x8
  42c174:	add	x8, x8, #0x0
  42c178:	mul	x8, x9, x8
  42c17c:	subs	x8, x8, #0x1
  42c180:	cmp	x8, #0x0
  42c184:	cset	w10, ge  // ge = tcont
  42c188:	tbnz	w10, #0, 42c1c8 <readlinkat@plt+0x29298>
  42c18c:	ldr	x8, [sp, #5152]
  42c190:	ldr	x8, [x8, #8]
  42c194:	mov	x9, xzr
  42c198:	mul	x8, x9, x8
  42c19c:	add	x8, x8, #0x0
  42c1a0:	mul	x8, x9, x8
  42c1a4:	add	x8, x8, #0x1
  42c1a8:	lsl	x8, x8, #62
  42c1ac:	subs	x8, x8, #0x1
  42c1b0:	mov	x9, #0x2                   	// #2
  42c1b4:	mul	x8, x8, x9
  42c1b8:	add	x8, x8, #0x1
  42c1bc:	mvn	x8, x8
  42c1c0:	str	x8, [sp, #1576]
  42c1c4:	b	42c1e8 <readlinkat@plt+0x292b8>
  42c1c8:	ldr	x8, [sp, #5152]
  42c1cc:	ldr	x8, [x8, #8]
  42c1d0:	mov	x9, xzr
  42c1d4:	mul	x8, x9, x8
  42c1d8:	add	x8, x8, #0x0
  42c1dc:	mul	x8, x9, x8
  42c1e0:	add	x8, x8, #0x0
  42c1e4:	str	x8, [sp, #1576]
  42c1e8:	ldr	x8, [sp, #1576]
  42c1ec:	ldr	x9, [sp, #5152]
  42c1f0:	ldr	x9, [x9, #8]
  42c1f4:	add	x8, x8, x9
  42c1f8:	mov	x9, xzr
  42c1fc:	cmp	x9, x8
  42c200:	cset	w10, lt  // lt = tstop
  42c204:	tbnz	w10, #0, 42c2c8 <readlinkat@plt+0x29398>
  42c208:	b	42c270 <readlinkat@plt+0x29340>
  42c20c:	ldr	w8, [sp, #2996]
  42c210:	tbnz	w8, #0, 42c218 <readlinkat@plt+0x292e8>
  42c214:	b	42c224 <readlinkat@plt+0x292f4>
  42c218:	ldr	w8, [sp, #2992]
  42c21c:	tbnz	w8, #0, 42c2c8 <readlinkat@plt+0x29398>
  42c220:	b	42c270 <readlinkat@plt+0x29340>
  42c224:	ldr	x8, [sp, #5152]
  42c228:	ldr	x8, [x8, #8]
  42c22c:	cmp	x8, #0x0
  42c230:	cset	w9, ge  // ge = tcont
  42c234:	tbnz	w9, #0, 42c258 <readlinkat@plt+0x29328>
  42c238:	ldr	x8, [sp, #5152]
  42c23c:	ldr	x8, [x8, #8]
  42c240:	mov	x9, xzr
  42c244:	subs	x8, x9, x8
  42c248:	cmp	x8, #0x0
  42c24c:	cset	w10, le
  42c250:	tbnz	w10, #0, 42c2c8 <readlinkat@plt+0x29398>
  42c254:	b	42c270 <readlinkat@plt+0x29340>
  42c258:	ldr	x8, [sp, #5152]
  42c25c:	ldr	x8, [x8, #8]
  42c260:	mov	x9, xzr
  42c264:	cmp	x9, x8
  42c268:	cset	w10, lt  // lt = tstop
  42c26c:	tbnz	w10, #0, 42c2c8 <readlinkat@plt+0x29398>
  42c270:	ldr	x8, [sp, #5152]
  42c274:	ldr	x8, [x8, #8]
  42c278:	mov	x9, xzr
  42c27c:	mneg	x8, x8, x9
  42c280:	subs	x8, x8, #0x1
  42c284:	cmp	x8, #0x0
  42c288:	cset	w10, ge  // ge = tcont
  42c28c:	tbnz	w10, #0, 42c2ac <readlinkat@plt+0x2937c>
  42c290:	ldr	x8, [sp, #5152]
  42c294:	ldr	x8, [x8, #8]
  42c298:	mov	x9, xzr
  42c29c:	subs	x8, x9, x8
  42c2a0:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  42c2a4:	cmp	x8, x9
  42c2a8:	b.lt	42c2c8 <readlinkat@plt+0x29398>  // b.tstop
  42c2ac:	ldr	x8, [sp, #5152]
  42c2b0:	ldr	x8, [x8, #8]
  42c2b4:	mov	x9, xzr
  42c2b8:	subs	x8, x9, x8
  42c2bc:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  42c2c0:	cmp	x9, x8
  42c2c4:	b.ge	42c2ec <readlinkat@plt+0x293bc>  // b.tcont
  42c2c8:	ldr	x8, [sp, #5152]
  42c2cc:	ldr	x8, [x8, #8]
  42c2d0:	mov	x9, xzr
  42c2d4:	subs	x8, x9, x8
  42c2d8:	ldur	x9, [x29, #-8]
  42c2dc:	str	x8, [x9, #64]
  42c2e0:	ldr	w10, [sp, #2992]
  42c2e4:	tbnz	w10, #0, 42c604 <readlinkat@plt+0x296d4>
  42c2e8:	b	42c608 <readlinkat@plt+0x296d8>
  42c2ec:	ldr	x8, [sp, #5152]
  42c2f0:	ldr	x8, [x8, #8]
  42c2f4:	mov	x9, xzr
  42c2f8:	subs	x8, x9, x8
  42c2fc:	ldur	x9, [x29, #-8]
  42c300:	str	x8, [x9, #64]
  42c304:	ldr	w10, [sp, #2996]
  42c308:	tbnz	w10, #0, 42c604 <readlinkat@plt+0x296d4>
  42c30c:	b	42c608 <readlinkat@plt+0x296d8>
  42c310:	ldr	x8, [sp, #5152]
  42c314:	ldr	x8, [x8, #8]
  42c318:	mov	x9, xzr
  42c31c:	mul	x8, x9, x8
  42c320:	add	x8, x8, #0x0
  42c324:	mul	x8, x9, x8
  42c328:	subs	x8, x8, #0x1
  42c32c:	cmp	x8, #0x0
  42c330:	cset	w10, ge  // ge = tcont
  42c334:	tbnz	w10, #0, 42c374 <readlinkat@plt+0x29444>
  42c338:	ldr	x8, [sp, #5152]
  42c33c:	ldr	x8, [x8, #8]
  42c340:	mov	x9, xzr
  42c344:	mul	x8, x9, x8
  42c348:	add	x8, x8, #0x0
  42c34c:	mul	x8, x9, x8
  42c350:	add	x8, x8, #0x1
  42c354:	lsl	x8, x8, #62
  42c358:	subs	x8, x8, #0x1
  42c35c:	mov	x9, #0x2                   	// #2
  42c360:	mul	x8, x8, x9
  42c364:	add	x8, x8, #0x1
  42c368:	mvn	x8, x8
  42c36c:	str	x8, [sp, #1568]
  42c370:	b	42c394 <readlinkat@plt+0x29464>
  42c374:	ldr	x8, [sp, #5152]
  42c378:	ldr	x8, [x8, #8]
  42c37c:	mov	x9, xzr
  42c380:	mul	x8, x9, x8
  42c384:	add	x8, x8, #0x0
  42c388:	mul	x8, x9, x8
  42c38c:	add	x8, x8, #0x0
  42c390:	str	x8, [sp, #1568]
  42c394:	ldr	x8, [sp, #1568]
  42c398:	cmp	x8, #0x0
  42c39c:	cset	w9, ge  // ge = tcont
  42c3a0:	tbnz	w9, #0, 42c500 <readlinkat@plt+0x295d0>
  42c3a4:	ldr	x8, [sp, #5152]
  42c3a8:	ldr	x8, [x8, #8]
  42c3ac:	cmp	x8, #0x0
  42c3b0:	cset	w9, ge  // ge = tcont
  42c3b4:	tbnz	w9, #0, 42c458 <readlinkat@plt+0x29528>
  42c3b8:	ldr	x8, [sp, #5152]
  42c3bc:	ldr	x8, [x8, #8]
  42c3c0:	mov	x9, xzr
  42c3c4:	mul	x8, x9, x8
  42c3c8:	add	x8, x8, #0x0
  42c3cc:	mul	x8, x9, x8
  42c3d0:	subs	x8, x8, #0x1
  42c3d4:	cmp	x8, #0x0
  42c3d8:	cset	w10, ge  // ge = tcont
  42c3dc:	tbnz	w10, #0, 42c418 <readlinkat@plt+0x294e8>
  42c3e0:	ldr	x8, [sp, #5152]
  42c3e4:	ldr	x8, [x8, #8]
  42c3e8:	mov	x9, xzr
  42c3ec:	mul	x8, x9, x8
  42c3f0:	add	x8, x8, #0x0
  42c3f4:	mul	x8, x9, x8
  42c3f8:	add	x8, x8, #0x1
  42c3fc:	lsl	x8, x8, #62
  42c400:	subs	x8, x8, #0x1
  42c404:	mov	x9, #0x2                   	// #2
  42c408:	mul	x8, x8, x9
  42c40c:	add	x8, x8, #0x1
  42c410:	str	x8, [sp, #1560]
  42c414:	b	42c438 <readlinkat@plt+0x29508>
  42c418:	ldr	x8, [sp, #5152]
  42c41c:	ldr	x8, [x8, #8]
  42c420:	mov	x9, xzr
  42c424:	mul	x8, x9, x8
  42c428:	add	x8, x8, #0x0
  42c42c:	mul	x8, x9, x8
  42c430:	subs	x8, x8, #0x1
  42c434:	str	x8, [sp, #1560]
  42c438:	ldr	x8, [sp, #1560]
  42c43c:	ldr	x9, [sp, #5152]
  42c440:	ldr	x9, [x9, #8]
  42c444:	add	x8, x8, x9
  42c448:	cmp	x8, #0x0
  42c44c:	cset	w10, lt  // lt = tstop
  42c450:	tbnz	w10, #0, 42c5bc <readlinkat@plt+0x2968c>
  42c454:	b	42c564 <readlinkat@plt+0x29634>
  42c458:	ldr	x8, [sp, #5152]
  42c45c:	ldr	x8, [x8, #8]
  42c460:	mov	x9, xzr
  42c464:	mul	x8, x9, x8
  42c468:	add	x8, x8, #0x0
  42c46c:	mul	x8, x9, x8
  42c470:	subs	x8, x8, #0x1
  42c474:	cmp	x8, #0x0
  42c478:	cset	w10, ge  // ge = tcont
  42c47c:	tbnz	w10, #0, 42c4bc <readlinkat@plt+0x2958c>
  42c480:	ldr	x8, [sp, #5152]
  42c484:	ldr	x8, [x8, #8]
  42c488:	mov	x9, xzr
  42c48c:	mul	x8, x9, x8
  42c490:	add	x8, x8, #0x0
  42c494:	mul	x8, x9, x8
  42c498:	add	x8, x8, #0x1
  42c49c:	lsl	x8, x8, #62
  42c4a0:	subs	x8, x8, #0x1
  42c4a4:	mov	x9, #0x2                   	// #2
  42c4a8:	mul	x8, x8, x9
  42c4ac:	add	x8, x8, #0x1
  42c4b0:	mvn	x8, x8
  42c4b4:	str	x8, [sp, #1552]
  42c4b8:	b	42c4dc <readlinkat@plt+0x295ac>
  42c4bc:	ldr	x8, [sp, #5152]
  42c4c0:	ldr	x8, [x8, #8]
  42c4c4:	mov	x9, xzr
  42c4c8:	mul	x8, x9, x8
  42c4cc:	add	x8, x8, #0x0
  42c4d0:	mul	x8, x9, x8
  42c4d4:	add	x8, x8, #0x0
  42c4d8:	str	x8, [sp, #1552]
  42c4dc:	ldr	x8, [sp, #1552]
  42c4e0:	ldr	x9, [sp, #5152]
  42c4e4:	ldr	x9, [x9, #8]
  42c4e8:	add	x8, x8, x9
  42c4ec:	mov	x9, xzr
  42c4f0:	cmp	x9, x8
  42c4f4:	cset	w10, lt  // lt = tstop
  42c4f8:	tbnz	w10, #0, 42c5bc <readlinkat@plt+0x2968c>
  42c4fc:	b	42c564 <readlinkat@plt+0x29634>
  42c500:	ldr	w8, [sp, #2996]
  42c504:	tbnz	w8, #0, 42c50c <readlinkat@plt+0x295dc>
  42c508:	b	42c518 <readlinkat@plt+0x295e8>
  42c50c:	ldr	w8, [sp, #2992]
  42c510:	tbnz	w8, #0, 42c5bc <readlinkat@plt+0x2968c>
  42c514:	b	42c564 <readlinkat@plt+0x29634>
  42c518:	ldr	x8, [sp, #5152]
  42c51c:	ldr	x8, [x8, #8]
  42c520:	cmp	x8, #0x0
  42c524:	cset	w9, ge  // ge = tcont
  42c528:	tbnz	w9, #0, 42c54c <readlinkat@plt+0x2961c>
  42c52c:	ldr	x8, [sp, #5152]
  42c530:	ldr	x8, [x8, #8]
  42c534:	mov	x9, xzr
  42c538:	subs	x8, x9, x8
  42c53c:	cmp	x8, #0x0
  42c540:	cset	w10, le
  42c544:	tbnz	w10, #0, 42c5bc <readlinkat@plt+0x2968c>
  42c548:	b	42c564 <readlinkat@plt+0x29634>
  42c54c:	ldr	x8, [sp, #5152]
  42c550:	ldr	x8, [x8, #8]
  42c554:	mov	x9, xzr
  42c558:	cmp	x9, x8
  42c55c:	cset	w10, lt  // lt = tstop
  42c560:	tbnz	w10, #0, 42c5bc <readlinkat@plt+0x2968c>
  42c564:	ldr	x8, [sp, #5152]
  42c568:	ldr	x8, [x8, #8]
  42c56c:	mov	x9, xzr
  42c570:	mneg	x8, x8, x9
  42c574:	subs	x8, x8, #0x1
  42c578:	cmp	x8, #0x0
  42c57c:	cset	w10, ge  // ge = tcont
  42c580:	tbnz	w10, #0, 42c5a0 <readlinkat@plt+0x29670>
  42c584:	ldr	x8, [sp, #5152]
  42c588:	ldr	x8, [x8, #8]
  42c58c:	mov	x9, xzr
  42c590:	subs	x8, x9, x8
  42c594:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  42c598:	cmp	x8, x9
  42c59c:	b.lt	42c5bc <readlinkat@plt+0x2968c>  // b.tstop
  42c5a0:	ldr	x8, [sp, #5152]
  42c5a4:	ldr	x8, [x8, #8]
  42c5a8:	mov	x9, xzr
  42c5ac:	subs	x8, x9, x8
  42c5b0:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  42c5b4:	cmp	x9, x8
  42c5b8:	b.ge	42c5e0 <readlinkat@plt+0x296b0>  // b.tcont
  42c5bc:	ldr	x8, [sp, #5152]
  42c5c0:	ldr	x8, [x8, #8]
  42c5c4:	mov	x9, xzr
  42c5c8:	subs	x8, x9, x8
  42c5cc:	ldur	x9, [x29, #-8]
  42c5d0:	str	x8, [x9, #64]
  42c5d4:	ldr	w10, [sp, #2992]
  42c5d8:	tbnz	w10, #0, 42c604 <readlinkat@plt+0x296d4>
  42c5dc:	b	42c608 <readlinkat@plt+0x296d8>
  42c5e0:	ldr	x8, [sp, #5152]
  42c5e4:	ldr	x8, [x8, #8]
  42c5e8:	mov	x9, xzr
  42c5ec:	subs	x8, x9, x8
  42c5f0:	ldur	x9, [x29, #-8]
  42c5f4:	str	x8, [x9, #64]
  42c5f8:	ldr	w10, [sp, #2996]
  42c5fc:	tbnz	w10, #0, 42c604 <readlinkat@plt+0x296d4>
  42c600:	b	42c608 <readlinkat@plt+0x296d8>
  42c604:	b	437aac <readlinkat@plt+0x34b7c>
  42c608:	b	4377bc <readlinkat@plt+0x3488c>
  42c60c:	ldur	x0, [x29, #-8]
  42c610:	ldr	x8, [sp, #5152]
  42c614:	mov	x9, #0xffffffffffffffc8    	// #-56
  42c618:	add	x1, x8, x9
  42c61c:	ldr	x8, [sp, #5152]
  42c620:	ldr	x8, [x8]
  42c624:	add	x9, sp, #0x1, lsl #12
  42c628:	add	x9, x9, #0x2b0
  42c62c:	str	x0, [sp, #1544]
  42c630:	mov	x0, x9
  42c634:	mov	x2, #0x38                  	// #56
  42c638:	str	w8, [sp, #1540]
  42c63c:	str	x9, [sp, #1528]
  42c640:	bl	402760 <memcpy@plt>
  42c644:	ldr	x0, [sp, #1544]
  42c648:	ldr	x1, [sp, #1528]
  42c64c:	ldr	w2, [sp, #1540]
  42c650:	bl	4409c8 <readlinkat@plt+0x3da98>
  42c654:	tbnz	w0, #0, 42c65c <readlinkat@plt+0x2972c>
  42c658:	b	437aac <readlinkat@plt+0x34b7c>
  42c65c:	b	4377bc <readlinkat@plt+0x3488c>
  42c660:	ldur	x0, [x29, #-8]
  42c664:	ldr	x1, [sp, #5152]
  42c668:	add	x8, sp, #0x1, lsl #12
  42c66c:	add	x8, x8, #0x278
  42c670:	str	x0, [sp, #1520]
  42c674:	mov	x0, x8
  42c678:	mov	x2, #0x38                  	// #56
  42c67c:	str	x8, [sp, #1512]
  42c680:	bl	402760 <memcpy@plt>
  42c684:	ldr	x0, [sp, #1520]
  42c688:	ldr	x1, [sp, #1512]
  42c68c:	mov	w2, #0x1                   	// #1
  42c690:	bl	4409c8 <readlinkat@plt+0x3da98>
  42c694:	tbnz	w0, #0, 42c69c <readlinkat@plt+0x2976c>
  42c698:	b	437aac <readlinkat@plt+0x34b7c>
  42c69c:	b	4377bc <readlinkat@plt+0x3488c>
  42c6a0:	ldur	x0, [x29, #-8]
  42c6a4:	ldr	x1, [sp, #5152]
  42c6a8:	add	x8, sp, #0x1, lsl #12
  42c6ac:	add	x8, x8, #0x240
  42c6b0:	str	x0, [sp, #1504]
  42c6b4:	mov	x0, x8
  42c6b8:	mov	x2, #0x38                  	// #56
  42c6bc:	str	x8, [sp, #1496]
  42c6c0:	bl	402760 <memcpy@plt>
  42c6c4:	ldr	x0, [sp, #1504]
  42c6c8:	ldr	x1, [sp, #1496]
  42c6cc:	mov	w2, #0x1                   	// #1
  42c6d0:	bl	4409c8 <readlinkat@plt+0x3da98>
  42c6d4:	tbnz	w0, #0, 42c6dc <readlinkat@plt+0x297ac>
  42c6d8:	b	437aac <readlinkat@plt+0x34b7c>
  42c6dc:	b	4377bc <readlinkat@plt+0x3488c>
  42c6e0:	add	x1, sp, #0x1, lsl #12
  42c6e4:	add	x1, x1, #0x208
  42c6e8:	str	xzr, [sp, #4616]
  42c6ec:	str	xzr, [sp, #4624]
  42c6f0:	str	xzr, [sp, #4632]
  42c6f4:	str	xzr, [sp, #4640]
  42c6f8:	str	xzr, [sp, #4648]
  42c6fc:	str	xzr, [sp, #4656]
  42c700:	str	wzr, [sp, #4664]
  42c704:	add	x0, sp, #0x1, lsl #12
  42c708:	add	x0, x0, #0x3d0
  42c70c:	mov	x2, #0x38                  	// #56
  42c710:	bl	402760 <memcpy@plt>
  42c714:	ldr	x8, [sp, #5152]
  42c718:	ldur	x8, [x8, #-56]
  42c71c:	str	x8, [sp, #5072]
  42c720:	b	4377bc <readlinkat@plt+0x3488c>
  42c724:	add	x1, sp, #0x1, lsl #12
  42c728:	add	x1, x1, #0x1d0
  42c72c:	str	xzr, [sp, #4560]
  42c730:	str	xzr, [sp, #4568]
  42c734:	str	xzr, [sp, #4576]
  42c738:	str	xzr, [sp, #4584]
  42c73c:	str	xzr, [sp, #4592]
  42c740:	str	xzr, [sp, #4600]
  42c744:	str	wzr, [sp, #4608]
  42c748:	add	x0, sp, #0x1, lsl #12
  42c74c:	add	x0, x0, #0x3d0
  42c750:	mov	x2, #0x38                  	// #56
  42c754:	bl	402760 <memcpy@plt>
  42c758:	ldr	x8, [sp, #5152]
  42c75c:	ldur	x8, [x8, #-48]
  42c760:	str	x8, [sp, #5072]
  42c764:	b	4377bc <readlinkat@plt+0x3488c>
  42c768:	add	x1, sp, #0x1, lsl #12
  42c76c:	add	x1, x1, #0x198
  42c770:	str	xzr, [sp, #4504]
  42c774:	str	xzr, [sp, #4512]
  42c778:	str	xzr, [sp, #4520]
  42c77c:	str	xzr, [sp, #4528]
  42c780:	str	xzr, [sp, #4536]
  42c784:	str	xzr, [sp, #4544]
  42c788:	str	wzr, [sp, #4552]
  42c78c:	add	x0, sp, #0x1, lsl #12
  42c790:	add	x0, x0, #0x3d0
  42c794:	mov	x2, #0x38                  	// #56
  42c798:	bl	402760 <memcpy@plt>
  42c79c:	mov	x8, #0x1                   	// #1
  42c7a0:	str	x8, [sp, #5072]
  42c7a4:	b	4377bc <readlinkat@plt+0x3488c>
  42c7a8:	add	x1, sp, #0x1, lsl #12
  42c7ac:	add	x1, x1, #0x160
  42c7b0:	str	xzr, [sp, #4448]
  42c7b4:	str	xzr, [sp, #4456]
  42c7b8:	str	xzr, [sp, #4464]
  42c7bc:	str	xzr, [sp, #4472]
  42c7c0:	str	xzr, [sp, #4480]
  42c7c4:	str	xzr, [sp, #4488]
  42c7c8:	str	wzr, [sp, #4496]
  42c7cc:	add	x0, sp, #0x1, lsl #12
  42c7d0:	add	x0, x0, #0x3d0
  42c7d4:	mov	x2, #0x38                  	// #56
  42c7d8:	bl	402760 <memcpy@plt>
  42c7dc:	ldr	x8, [sp, #5152]
  42c7e0:	ldur	x8, [x8, #-56]
  42c7e4:	str	x8, [sp, #5080]
  42c7e8:	b	4377bc <readlinkat@plt+0x3488c>
  42c7ec:	add	x1, sp, #0x1, lsl #12
  42c7f0:	add	x1, x1, #0x128
  42c7f4:	str	xzr, [sp, #4392]
  42c7f8:	str	xzr, [sp, #4400]
  42c7fc:	str	xzr, [sp, #4408]
  42c800:	str	xzr, [sp, #4416]
  42c804:	str	xzr, [sp, #4424]
  42c808:	str	xzr, [sp, #4432]
  42c80c:	str	wzr, [sp, #4440]
  42c810:	add	x0, sp, #0x1, lsl #12
  42c814:	add	x0, x0, #0x3d0
  42c818:	mov	x2, #0x38                  	// #56
  42c81c:	bl	402760 <memcpy@plt>
  42c820:	ldr	x8, [sp, #5152]
  42c824:	ldur	x8, [x8, #-48]
  42c828:	str	x8, [sp, #5080]
  42c82c:	b	4377bc <readlinkat@plt+0x3488c>
  42c830:	add	x1, sp, #0x1, lsl #12
  42c834:	add	x1, x1, #0xf0
  42c838:	str	xzr, [sp, #4336]
  42c83c:	str	xzr, [sp, #4344]
  42c840:	str	xzr, [sp, #4352]
  42c844:	str	xzr, [sp, #4360]
  42c848:	str	xzr, [sp, #4368]
  42c84c:	str	xzr, [sp, #4376]
  42c850:	str	wzr, [sp, #4384]
  42c854:	add	x0, sp, #0x1, lsl #12
  42c858:	add	x0, x0, #0x3d0
  42c85c:	mov	x2, #0x38                  	// #56
  42c860:	bl	402760 <memcpy@plt>
  42c864:	mov	x8, #0x1                   	// #1
  42c868:	str	x8, [sp, #5080]
  42c86c:	b	4377bc <readlinkat@plt+0x3488c>
  42c870:	add	x1, sp, #0x1, lsl #12
  42c874:	add	x1, x1, #0xb8
  42c878:	str	xzr, [sp, #4280]
  42c87c:	str	xzr, [sp, #4288]
  42c880:	str	xzr, [sp, #4296]
  42c884:	str	xzr, [sp, #4304]
  42c888:	str	xzr, [sp, #4312]
  42c88c:	str	xzr, [sp, #4320]
  42c890:	str	wzr, [sp, #4328]
  42c894:	add	x0, sp, #0x1, lsl #12
  42c898:	add	x0, x0, #0x3d0
  42c89c:	mov	x2, #0x38                  	// #56
  42c8a0:	bl	402760 <memcpy@plt>
  42c8a4:	ldr	w8, [sp, #2996]
  42c8a8:	tbnz	w8, #0, 42c8b0 <readlinkat@plt+0x29980>
  42c8ac:	b	42d528 <readlinkat@plt+0x2a5f8>
  42c8b0:	ldr	w8, [sp, #2996]
  42c8b4:	tbnz	w8, #0, 42c8bc <readlinkat@plt+0x2998c>
  42c8b8:	b	42cfe8 <readlinkat@plt+0x2a0b8>
  42c8bc:	ldr	x8, [sp, #5152]
  42c8c0:	ldr	x8, [x8]
  42c8c4:	lsl	w8, w8, #24
  42c8c8:	mov	x9, #0x18                  	// #24
  42c8cc:	asr	w8, w8, w9
  42c8d0:	mov	w9, wzr
  42c8d4:	mul	w8, w9, w8
  42c8d8:	ldr	x10, [sp, #5152]
  42c8dc:	ldur	x10, [x10, #-56]
  42c8e0:	lsl	w10, w10, #24
  42c8e4:	add	w8, w8, w10, asr #24
  42c8e8:	mul	w8, w9, w8
  42c8ec:	subs	w8, w8, #0x1
  42c8f0:	cmp	w8, #0x0
  42c8f4:	cset	w8, ge  // ge = tcont
  42c8f8:	tbnz	w8, #0, 42c950 <readlinkat@plt+0x29a20>
  42c8fc:	ldr	x8, [sp, #5152]
  42c900:	ldr	x8, [x8]
  42c904:	lsl	w8, w8, #24
  42c908:	mov	x9, #0x18                  	// #24
  42c90c:	asr	w8, w8, w9
  42c910:	mov	w9, wzr
  42c914:	mul	w8, w9, w8
  42c918:	ldr	x10, [sp, #5152]
  42c91c:	ldur	x10, [x10, #-56]
  42c920:	lsl	w10, w10, #24
  42c924:	add	w8, w8, w10, asr #24
  42c928:	mul	w8, w9, w8
  42c92c:	add	w8, w8, #0x1
  42c930:	lsl	w8, w8, #30
  42c934:	subs	w8, w8, #0x1
  42c938:	mov	w9, #0x2                   	// #2
  42c93c:	mul	w8, w8, w9
  42c940:	add	w8, w8, #0x1
  42c944:	mvn	w8, w8
  42c948:	str	w8, [sp, #1492]
  42c94c:	b	42c988 <readlinkat@plt+0x29a58>
  42c950:	ldr	x8, [sp, #5152]
  42c954:	ldr	x8, [x8]
  42c958:	lsl	w8, w8, #24
  42c95c:	mov	x9, #0x18                  	// #24
  42c960:	asr	w8, w8, w9
  42c964:	mov	w9, wzr
  42c968:	mul	w8, w9, w8
  42c96c:	ldr	x10, [sp, #5152]
  42c970:	ldur	x10, [x10, #-56]
  42c974:	lsl	w10, w10, #24
  42c978:	add	w8, w8, w10, asr #24
  42c97c:	mul	w8, w9, w8
  42c980:	add	w8, w8, #0x0
  42c984:	str	w8, [sp, #1492]
  42c988:	ldr	w8, [sp, #1492]
  42c98c:	cbnz	w8, 42ca08 <readlinkat@plt+0x29ad8>
  42c990:	ldr	x8, [sp, #5152]
  42c994:	ldur	x8, [x8, #-56]
  42c998:	lsl	w8, w8, #24
  42c99c:	asr	w8, w8, #24
  42c9a0:	cmp	w8, #0x0
  42c9a4:	cset	w8, ge  // ge = tcont
  42c9a8:	tbnz	w8, #0, 42c9cc <readlinkat@plt+0x29a9c>
  42c9ac:	ldr	x8, [sp, #5152]
  42c9b0:	ldr	x8, [x8]
  42c9b4:	lsl	w8, w8, #24
  42c9b8:	asr	w8, w8, #24
  42c9bc:	mov	w9, wzr
  42c9c0:	cmp	w9, w8
  42c9c4:	cset	w8, lt  // lt = tstop
  42c9c8:	tbnz	w8, #0, 42cf60 <readlinkat@plt+0x2a030>
  42c9cc:	ldr	x8, [sp, #5152]
  42c9d0:	ldr	x8, [x8]
  42c9d4:	lsl	w8, w8, #24
  42c9d8:	asr	w8, w8, #24
  42c9dc:	cmp	w8, #0x0
  42c9e0:	cset	w8, ge  // ge = tcont
  42c9e4:	tbnz	w8, #0, 42ca08 <readlinkat@plt+0x29ad8>
  42c9e8:	ldr	x8, [sp, #5152]
  42c9ec:	ldur	x8, [x8, #-56]
  42c9f0:	lsl	w8, w8, #24
  42c9f4:	asr	w8, w8, #24
  42c9f8:	mov	w9, wzr
  42c9fc:	cmp	w9, w8
  42ca00:	cset	w8, lt  // lt = tstop
  42ca04:	tbnz	w8, #0, 42cf60 <readlinkat@plt+0x2a030>
  42ca08:	ldr	x8, [sp, #5152]
  42ca0c:	ldr	x8, [x8]
  42ca10:	lsl	w8, w8, #24
  42ca14:	asr	w8, w8, #24
  42ca18:	cmp	w8, #0x0
  42ca1c:	cset	w8, ge  // ge = tcont
  42ca20:	tbnz	w8, #0, 42cc74 <readlinkat@plt+0x29d44>
  42ca24:	ldr	x8, [sp, #5152]
  42ca28:	ldur	x8, [x8, #-56]
  42ca2c:	lsl	w8, w8, #24
  42ca30:	asr	w8, w8, #24
  42ca34:	cmp	w8, #0x0
  42ca38:	cset	w8, ge  // ge = tcont
  42ca3c:	tbnz	w8, #0, 42cb48 <readlinkat@plt+0x29c18>
  42ca40:	ldr	x8, [sp, #5152]
  42ca44:	ldur	x8, [x8, #-56]
  42ca48:	lsl	w8, w8, #24
  42ca4c:	mov	x9, #0x18                  	// #24
  42ca50:	mov	x0, x9
  42ca54:	asr	w8, w8, w0
  42ca58:	ldr	x10, [sp, #5152]
  42ca5c:	ldr	x10, [x10]
  42ca60:	lsl	w10, w10, #24
  42ca64:	asr	w9, w10, w9
  42ca68:	mov	w10, wzr
  42ca6c:	mul	w9, w10, w9
  42ca70:	ldr	x11, [sp, #5152]
  42ca74:	ldur	x11, [x11, #-56]
  42ca78:	lsl	w11, w11, #24
  42ca7c:	add	w9, w9, w11, asr #24
  42ca80:	mul	w9, w10, w9
  42ca84:	subs	w9, w9, #0x1
  42ca88:	cmp	w9, #0x0
  42ca8c:	cset	w9, ge  // ge = tcont
  42ca90:	str	w8, [sp, #1488]
  42ca94:	tbnz	w9, #0, 42cae8 <readlinkat@plt+0x29bb8>
  42ca98:	ldr	x8, [sp, #5152]
  42ca9c:	ldr	x8, [x8]
  42caa0:	lsl	w8, w8, #24
  42caa4:	mov	x9, #0x18                  	// #24
  42caa8:	asr	w8, w8, w9
  42caac:	mov	w9, wzr
  42cab0:	mul	w8, w9, w8
  42cab4:	ldr	x10, [sp, #5152]
  42cab8:	ldur	x10, [x10, #-56]
  42cabc:	lsl	w10, w10, #24
  42cac0:	add	w8, w8, w10, asr #24
  42cac4:	mul	w8, w9, w8
  42cac8:	add	w8, w8, #0x1
  42cacc:	lsl	w8, w8, #30
  42cad0:	subs	w8, w8, #0x1
  42cad4:	mov	w9, #0x2                   	// #2
  42cad8:	mul	w8, w8, w9
  42cadc:	add	w8, w8, #0x1
  42cae0:	str	w8, [sp, #1484]
  42cae4:	b	42cb20 <readlinkat@plt+0x29bf0>
  42cae8:	ldr	x8, [sp, #5152]
  42caec:	ldr	x8, [x8]
  42caf0:	lsl	w8, w8, #24
  42caf4:	mov	x9, #0x18                  	// #24
  42caf8:	asr	w8, w8, w9
  42cafc:	mov	w9, wzr
  42cb00:	mul	w8, w9, w8
  42cb04:	ldr	x10, [sp, #5152]
  42cb08:	ldur	x10, [x10, #-56]
  42cb0c:	lsl	w10, w10, #24
  42cb10:	add	w8, w8, w10, asr #24
  42cb14:	mul	w8, w9, w8
  42cb18:	subs	w8, w8, #0x1
  42cb1c:	str	w8, [sp, #1484]
  42cb20:	ldr	w8, [sp, #1484]
  42cb24:	ldr	x9, [sp, #5152]
  42cb28:	ldr	x9, [x9]
  42cb2c:	lsl	w9, w9, #24
  42cb30:	asr	w9, w9, #24
  42cb34:	sdiv	w8, w8, w9
  42cb38:	ldr	w9, [sp, #1488]
  42cb3c:	cmp	w9, w8
  42cb40:	b.lt	42cf60 <readlinkat@plt+0x2a030>  // b.tstop
  42cb44:	b	42ceb8 <readlinkat@plt+0x29f88>
  42cb48:	ldr	x8, [sp, #5152]
  42cb4c:	ldr	x8, [x8]
  42cb50:	lsl	w8, w8, #24
  42cb54:	asr	w8, w8, #24
  42cb58:	mov	w9, #0xffffffff            	// #-1
  42cb5c:	cmp	w8, w9
  42cb60:	b.ne	42cb70 <readlinkat@plt+0x29c40>  // b.any
  42cb64:	ldr	w8, [sp, #2996]
  42cb68:	tbnz	w8, #0, 42cf60 <readlinkat@plt+0x2a030>
  42cb6c:	b	42ceb8 <readlinkat@plt+0x29f88>
  42cb70:	ldr	x8, [sp, #5152]
  42cb74:	ldr	x8, [x8]
  42cb78:	lsl	w8, w8, #24
  42cb7c:	mov	x9, #0x18                  	// #24
  42cb80:	asr	w8, w8, w9
  42cb84:	mov	w9, wzr
  42cb88:	mul	w8, w9, w8
  42cb8c:	ldr	x10, [sp, #5152]
  42cb90:	ldur	x10, [x10, #-56]
  42cb94:	lsl	w10, w10, #24
  42cb98:	add	w8, w8, w10, asr #24
  42cb9c:	mul	w8, w9, w8
  42cba0:	subs	w8, w8, #0x1
  42cba4:	cmp	w8, #0x0
  42cba8:	cset	w8, ge  // ge = tcont
  42cbac:	tbnz	w8, #0, 42cc04 <readlinkat@plt+0x29cd4>
  42cbb0:	ldr	x8, [sp, #5152]
  42cbb4:	ldr	x8, [x8]
  42cbb8:	lsl	w8, w8, #24
  42cbbc:	mov	x9, #0x18                  	// #24
  42cbc0:	asr	w8, w8, w9
  42cbc4:	mov	w9, wzr
  42cbc8:	mul	w8, w9, w8
  42cbcc:	ldr	x10, [sp, #5152]
  42cbd0:	ldur	x10, [x10, #-56]
  42cbd4:	lsl	w10, w10, #24
  42cbd8:	add	w8, w8, w10, asr #24
  42cbdc:	mul	w8, w9, w8
  42cbe0:	add	w8, w8, #0x1
  42cbe4:	lsl	w8, w8, #30
  42cbe8:	subs	w8, w8, #0x1
  42cbec:	mov	w9, #0x2                   	// #2
  42cbf0:	mul	w8, w8, w9
  42cbf4:	add	w8, w8, #0x1
  42cbf8:	mvn	w8, w8
  42cbfc:	str	w8, [sp, #1480]
  42cc00:	b	42cc3c <readlinkat@plt+0x29d0c>
  42cc04:	ldr	x8, [sp, #5152]
  42cc08:	ldr	x8, [x8]
  42cc0c:	lsl	w8, w8, #24
  42cc10:	mov	x9, #0x18                  	// #24
  42cc14:	asr	w8, w8, w9
  42cc18:	mov	w9, wzr
  42cc1c:	mul	w8, w9, w8
  42cc20:	ldr	x10, [sp, #5152]
  42cc24:	ldur	x10, [x10, #-56]
  42cc28:	lsl	w10, w10, #24
  42cc2c:	add	w8, w8, w10, asr #24
  42cc30:	mul	w8, w9, w8
  42cc34:	add	w8, w8, #0x0
  42cc38:	str	w8, [sp, #1480]
  42cc3c:	ldr	w8, [sp, #1480]
  42cc40:	ldr	x9, [sp, #5152]
  42cc44:	ldr	x9, [x9]
  42cc48:	lsl	w9, w9, #24
  42cc4c:	mov	x10, #0x18                  	// #24
  42cc50:	asr	w9, w9, w10
  42cc54:	sdiv	w8, w8, w9
  42cc58:	ldr	x11, [sp, #5152]
  42cc5c:	ldur	x11, [x11, #-56]
  42cc60:	lsl	w9, w11, #24
  42cc64:	asr	w9, w9, #24
  42cc68:	cmp	w8, w9
  42cc6c:	b.lt	42cf60 <readlinkat@plt+0x2a030>  // b.tstop
  42cc70:	b	42ceb8 <readlinkat@plt+0x29f88>
  42cc74:	ldr	x8, [sp, #5152]
  42cc78:	ldr	x8, [x8]
  42cc7c:	lsl	w8, w8, #24
  42cc80:	asr	w8, w8, #24
  42cc84:	cbnz	w8, 42cc94 <readlinkat@plt+0x29d64>
  42cc88:	ldr	w8, [sp, #2996]
  42cc8c:	tbnz	w8, #0, 42cf60 <readlinkat@plt+0x2a030>
  42cc90:	b	42ceb8 <readlinkat@plt+0x29f88>
  42cc94:	ldr	x8, [sp, #5152]
  42cc98:	ldur	x8, [x8, #-56]
  42cc9c:	lsl	w8, w8, #24
  42cca0:	asr	w8, w8, #24
  42cca4:	cmp	w8, #0x0
  42cca8:	cset	w8, ge  // ge = tcont
  42ccac:	tbnz	w8, #0, 42cdbc <readlinkat@plt+0x29e8c>
  42ccb0:	ldr	x8, [sp, #5152]
  42ccb4:	ldur	x8, [x8, #-56]
  42ccb8:	lsl	w8, w8, #24
  42ccbc:	mov	x9, #0x18                  	// #24
  42ccc0:	mov	x0, x9
  42ccc4:	asr	w8, w8, w0
  42ccc8:	ldr	x10, [sp, #5152]
  42cccc:	ldr	x10, [x10]
  42ccd0:	lsl	w10, w10, #24
  42ccd4:	asr	w9, w10, w9
  42ccd8:	mov	w10, wzr
  42ccdc:	mul	w9, w10, w9
  42cce0:	ldr	x11, [sp, #5152]
  42cce4:	ldur	x11, [x11, #-56]
  42cce8:	lsl	w11, w11, #24
  42ccec:	add	w9, w9, w11, asr #24
  42ccf0:	mul	w9, w10, w9
  42ccf4:	subs	w9, w9, #0x1
  42ccf8:	cmp	w9, #0x0
  42ccfc:	cset	w9, ge  // ge = tcont
  42cd00:	str	w8, [sp, #1476]
  42cd04:	tbnz	w9, #0, 42cd5c <readlinkat@plt+0x29e2c>
  42cd08:	ldr	x8, [sp, #5152]
  42cd0c:	ldr	x8, [x8]
  42cd10:	lsl	w8, w8, #24
  42cd14:	mov	x9, #0x18                  	// #24
  42cd18:	asr	w8, w8, w9
  42cd1c:	mov	w9, wzr
  42cd20:	mul	w8, w9, w8
  42cd24:	ldr	x10, [sp, #5152]
  42cd28:	ldur	x10, [x10, #-56]
  42cd2c:	lsl	w10, w10, #24
  42cd30:	add	w8, w8, w10, asr #24
  42cd34:	mul	w8, w9, w8
  42cd38:	add	w8, w8, #0x1
  42cd3c:	lsl	w8, w8, #30
  42cd40:	subs	w8, w8, #0x1
  42cd44:	mov	w9, #0x2                   	// #2
  42cd48:	mul	w8, w8, w9
  42cd4c:	add	w8, w8, #0x1
  42cd50:	mvn	w8, w8
  42cd54:	str	w8, [sp, #1472]
  42cd58:	b	42cd94 <readlinkat@plt+0x29e64>
  42cd5c:	ldr	x8, [sp, #5152]
  42cd60:	ldr	x8, [x8]
  42cd64:	lsl	w8, w8, #24
  42cd68:	mov	x9, #0x18                  	// #24
  42cd6c:	asr	w8, w8, w9
  42cd70:	mov	w9, wzr
  42cd74:	mul	w8, w9, w8
  42cd78:	ldr	x10, [sp, #5152]
  42cd7c:	ldur	x10, [x10, #-56]
  42cd80:	lsl	w10, w10, #24
  42cd84:	add	w8, w8, w10, asr #24
  42cd88:	mul	w8, w9, w8
  42cd8c:	add	w8, w8, #0x0
  42cd90:	str	w8, [sp, #1472]
  42cd94:	ldr	w8, [sp, #1472]
  42cd98:	ldr	x9, [sp, #5152]
  42cd9c:	ldr	x9, [x9]
  42cda0:	lsl	w9, w9, #24
  42cda4:	asr	w9, w9, #24
  42cda8:	sdiv	w8, w8, w9
  42cdac:	ldr	w9, [sp, #1476]
  42cdb0:	cmp	w9, w8
  42cdb4:	b.lt	42cf60 <readlinkat@plt+0x2a030>  // b.tstop
  42cdb8:	b	42ceb8 <readlinkat@plt+0x29f88>
  42cdbc:	ldr	x8, [sp, #5152]
  42cdc0:	ldr	x8, [x8]
  42cdc4:	lsl	w8, w8, #24
  42cdc8:	mov	x9, #0x18                  	// #24
  42cdcc:	asr	w8, w8, w9
  42cdd0:	mov	w9, wzr
  42cdd4:	mul	w8, w9, w8
  42cdd8:	ldr	x10, [sp, #5152]
  42cddc:	ldur	x10, [x10, #-56]
  42cde0:	lsl	w10, w10, #24
  42cde4:	add	w8, w8, w10, asr #24
  42cde8:	mul	w8, w9, w8
  42cdec:	subs	w8, w8, #0x1
  42cdf0:	cmp	w8, #0x0
  42cdf4:	cset	w8, ge  // ge = tcont
  42cdf8:	tbnz	w8, #0, 42ce4c <readlinkat@plt+0x29f1c>
  42cdfc:	ldr	x8, [sp, #5152]
  42ce00:	ldr	x8, [x8]
  42ce04:	lsl	w8, w8, #24
  42ce08:	mov	x9, #0x18                  	// #24
  42ce0c:	asr	w8, w8, w9
  42ce10:	mov	w9, wzr
  42ce14:	mul	w8, w9, w8
  42ce18:	ldr	x10, [sp, #5152]
  42ce1c:	ldur	x10, [x10, #-56]
  42ce20:	lsl	w10, w10, #24
  42ce24:	add	w8, w8, w10, asr #24
  42ce28:	mul	w8, w9, w8
  42ce2c:	add	w8, w8, #0x1
  42ce30:	lsl	w8, w8, #30
  42ce34:	subs	w8, w8, #0x1
  42ce38:	mov	w9, #0x2                   	// #2
  42ce3c:	mul	w8, w8, w9
  42ce40:	add	w8, w8, #0x1
  42ce44:	str	w8, [sp, #1468]
  42ce48:	b	42ce84 <readlinkat@plt+0x29f54>
  42ce4c:	ldr	x8, [sp, #5152]
  42ce50:	ldr	x8, [x8]
  42ce54:	lsl	w8, w8, #24
  42ce58:	mov	x9, #0x18                  	// #24
  42ce5c:	asr	w8, w8, w9
  42ce60:	mov	w9, wzr
  42ce64:	mul	w8, w9, w8
  42ce68:	ldr	x10, [sp, #5152]
  42ce6c:	ldur	x10, [x10, #-56]
  42ce70:	lsl	w10, w10, #24
  42ce74:	add	w8, w8, w10, asr #24
  42ce78:	mul	w8, w9, w8
  42ce7c:	subs	w8, w8, #0x1
  42ce80:	str	w8, [sp, #1468]
  42ce84:	ldr	w8, [sp, #1468]
  42ce88:	ldr	x9, [sp, #5152]
  42ce8c:	ldr	x9, [x9]
  42ce90:	lsl	w9, w9, #24
  42ce94:	mov	x10, #0x18                  	// #24
  42ce98:	asr	w9, w9, w10
  42ce9c:	sdiv	w8, w8, w9
  42cea0:	ldr	x11, [sp, #5152]
  42cea4:	ldur	x11, [x11, #-56]
  42cea8:	lsl	w9, w11, #24
  42ceac:	asr	w9, w9, #24
  42ceb0:	cmp	w8, w9
  42ceb4:	b.lt	42cf60 <readlinkat@plt+0x2a030>  // b.tstop
  42ceb8:	ldr	x8, [sp, #5152]
  42cebc:	ldur	x8, [x8, #-56]
  42cec0:	lsl	w8, w8, #24
  42cec4:	mov	x9, #0x18                  	// #24
  42cec8:	asr	w8, w8, w9
  42cecc:	ldr	x10, [sp, #5152]
  42ced0:	ldr	x10, [x10]
  42ced4:	lsl	w9, w10, #24
  42ced8:	asr	w9, w9, #24
  42cedc:	mul	w8, w8, w9
  42cee0:	mov	w9, wzr
  42cee4:	mul	w8, w9, w8
  42cee8:	subs	w8, w8, #0x1
  42ceec:	cmp	w8, #0x0
  42cef0:	cset	w8, ge  // ge = tcont
  42cef4:	tbnz	w8, #0, 42cf2c <readlinkat@plt+0x29ffc>
  42cef8:	ldr	x8, [sp, #5152]
  42cefc:	ldur	x8, [x8, #-56]
  42cf00:	lsl	w8, w8, #24
  42cf04:	mov	x9, #0x18                  	// #24
  42cf08:	asr	w8, w8, w9
  42cf0c:	ldr	x10, [sp, #5152]
  42cf10:	ldr	x10, [x10]
  42cf14:	lsl	w9, w10, #24
  42cf18:	asr	w9, w9, #24
  42cf1c:	mul	w8, w8, w9
  42cf20:	mov	w9, #0xffffff80            	// #-128
  42cf24:	cmp	w8, w9
  42cf28:	b.lt	42cf60 <readlinkat@plt+0x2a030>  // b.tstop
  42cf2c:	ldr	x8, [sp, #5152]
  42cf30:	ldur	x8, [x8, #-56]
  42cf34:	lsl	w8, w8, #24
  42cf38:	mov	x9, #0x18                  	// #24
  42cf3c:	asr	w8, w8, w9
  42cf40:	ldr	x10, [sp, #5152]
  42cf44:	ldr	x10, [x10]
  42cf48:	lsl	w9, w10, #24
  42cf4c:	asr	w9, w9, #24
  42cf50:	mul	w8, w8, w9
  42cf54:	mov	w9, #0x7f                  	// #127
  42cf58:	cmp	w9, w8
  42cf5c:	b.ge	42cfa4 <readlinkat@plt+0x2a074>  // b.tcont
  42cf60:	ldr	x8, [sp, #5152]
  42cf64:	ldur	x8, [x8, #-56]
  42cf68:	lsl	w8, w8, #24
  42cf6c:	mov	x9, #0x18                  	// #24
  42cf70:	asr	w8, w8, w9
  42cf74:	ldr	x10, [sp, #5152]
  42cf78:	ldr	x10, [x10]
  42cf7c:	lsl	w9, w10, #24
  42cf80:	asr	w9, w9, #24
  42cf84:	mul	w8, w8, w9
  42cf88:	mov	w0, w8
  42cf8c:	lsl	x11, x0, #56
  42cf90:	asr	x11, x11, #56
  42cf94:	str	x11, [sp, #5088]
  42cf98:	ldr	w8, [sp, #2992]
  42cf9c:	tbnz	w8, #0, 430100 <readlinkat@plt+0x2d1d0>
  42cfa0:	b	430104 <readlinkat@plt+0x2d1d4>
  42cfa4:	ldr	x8, [sp, #5152]
  42cfa8:	ldur	x8, [x8, #-56]
  42cfac:	lsl	w8, w8, #24
  42cfb0:	mov	x9, #0x18                  	// #24
  42cfb4:	asr	w8, w8, w9
  42cfb8:	ldr	x10, [sp, #5152]
  42cfbc:	ldr	x10, [x10]
  42cfc0:	lsl	w9, w10, #24
  42cfc4:	asr	w9, w9, #24
  42cfc8:	mul	w8, w8, w9
  42cfcc:	mov	w0, w8
  42cfd0:	lsl	x11, x0, #56
  42cfd4:	asr	x11, x11, #56
  42cfd8:	str	x11, [sp, #5088]
  42cfdc:	ldr	w8, [sp, #2996]
  42cfe0:	tbnz	w8, #0, 430100 <readlinkat@plt+0x2d1d0>
  42cfe4:	b	430104 <readlinkat@plt+0x2d1d4>
  42cfe8:	ldr	x8, [sp, #5152]
  42cfec:	ldr	x8, [x8]
  42cff0:	mov	x9, xzr
  42cff4:	mul	x8, x9, x8
  42cff8:	ldr	x10, [sp, #5152]
  42cffc:	ldur	x10, [x10, #-56]
  42d000:	add	x8, x8, x10
  42d004:	mul	x8, x9, x8
  42d008:	subs	x8, x8, #0x1
  42d00c:	cmp	x8, #0x0
  42d010:	cset	w11, ge  // ge = tcont
  42d014:	tbnz	w11, #0, 42d05c <readlinkat@plt+0x2a12c>
  42d018:	ldr	x8, [sp, #5152]
  42d01c:	ldr	x8, [x8]
  42d020:	mov	x9, xzr
  42d024:	mul	x8, x9, x8
  42d028:	ldr	x10, [sp, #5152]
  42d02c:	ldur	x10, [x10, #-56]
  42d030:	add	x8, x8, x10
  42d034:	mul	x8, x9, x8
  42d038:	add	x8, x8, #0x1
  42d03c:	lsl	x8, x8, #62
  42d040:	subs	x8, x8, #0x1
  42d044:	mov	x9, #0x2                   	// #2
  42d048:	mul	x8, x8, x9
  42d04c:	add	x8, x8, #0x1
  42d050:	mvn	x8, x8
  42d054:	str	x8, [sp, #1456]
  42d058:	b	42d084 <readlinkat@plt+0x2a154>
  42d05c:	ldr	x8, [sp, #5152]
  42d060:	ldr	x8, [x8]
  42d064:	mov	x9, xzr
  42d068:	mul	x8, x9, x8
  42d06c:	ldr	x10, [sp, #5152]
  42d070:	ldur	x10, [x10, #-56]
  42d074:	add	x8, x8, x10
  42d078:	mul	x8, x9, x8
  42d07c:	add	x8, x8, #0x0
  42d080:	str	x8, [sp, #1456]
  42d084:	ldr	x8, [sp, #1456]
  42d088:	cbnz	x8, 42d0e4 <readlinkat@plt+0x2a1b4>
  42d08c:	ldr	x8, [sp, #5152]
  42d090:	ldur	x8, [x8, #-56]
  42d094:	cmp	x8, #0x0
  42d098:	cset	w9, ge  // ge = tcont
  42d09c:	tbnz	w9, #0, 42d0b8 <readlinkat@plt+0x2a188>
  42d0a0:	ldr	x8, [sp, #5152]
  42d0a4:	ldr	x8, [x8]
  42d0a8:	mov	x9, xzr
  42d0ac:	cmp	x9, x8
  42d0b0:	cset	w10, lt  // lt = tstop
  42d0b4:	tbnz	w10, #0, 42d4c8 <readlinkat@plt+0x2a598>
  42d0b8:	ldr	x8, [sp, #5152]
  42d0bc:	ldr	x8, [x8]
  42d0c0:	cmp	x8, #0x0
  42d0c4:	cset	w9, ge  // ge = tcont
  42d0c8:	tbnz	w9, #0, 42d0e4 <readlinkat@plt+0x2a1b4>
  42d0cc:	ldr	x8, [sp, #5152]
  42d0d0:	ldur	x8, [x8, #-56]
  42d0d4:	mov	x9, xzr
  42d0d8:	cmp	x9, x8
  42d0dc:	cset	w10, lt  // lt = tstop
  42d0e0:	tbnz	w10, #0, 42d4c8 <readlinkat@plt+0x2a598>
  42d0e4:	ldr	x8, [sp, #5152]
  42d0e8:	ldr	x8, [x8]
  42d0ec:	cmp	x8, #0x0
  42d0f0:	cset	w9, ge  // ge = tcont
  42d0f4:	tbnz	w9, #0, 42d2b0 <readlinkat@plt+0x2a380>
  42d0f8:	ldr	x8, [sp, #5152]
  42d0fc:	ldur	x8, [x8, #-56]
  42d100:	cmp	x8, #0x0
  42d104:	cset	w9, ge  // ge = tcont
  42d108:	tbnz	w9, #0, 42d1d0 <readlinkat@plt+0x2a2a0>
  42d10c:	ldr	x8, [sp, #5152]
  42d110:	ldur	x8, [x8, #-56]
  42d114:	ldr	x9, [sp, #5152]
  42d118:	ldr	x9, [x9]
  42d11c:	mov	x10, xzr
  42d120:	mul	x9, x10, x9
  42d124:	ldr	x11, [sp, #5152]
  42d128:	ldur	x11, [x11, #-56]
  42d12c:	add	x9, x9, x11
  42d130:	mul	x9, x10, x9
  42d134:	subs	x9, x9, #0x1
  42d138:	cmp	x9, #0x0
  42d13c:	cset	w12, ge  // ge = tcont
  42d140:	str	x8, [sp, #1448]
  42d144:	tbnz	w12, #0, 42d188 <readlinkat@plt+0x2a258>
  42d148:	ldr	x8, [sp, #5152]
  42d14c:	ldr	x8, [x8]
  42d150:	mov	x9, xzr
  42d154:	mul	x8, x9, x8
  42d158:	ldr	x10, [sp, #5152]
  42d15c:	ldur	x10, [x10, #-56]
  42d160:	add	x8, x8, x10
  42d164:	mul	x8, x9, x8
  42d168:	add	x8, x8, #0x1
  42d16c:	lsl	x8, x8, #62
  42d170:	subs	x8, x8, #0x1
  42d174:	mov	x9, #0x2                   	// #2
  42d178:	mul	x8, x8, x9
  42d17c:	add	x8, x8, #0x1
  42d180:	str	x8, [sp, #1440]
  42d184:	b	42d1b0 <readlinkat@plt+0x2a280>
  42d188:	ldr	x8, [sp, #5152]
  42d18c:	ldr	x8, [x8]
  42d190:	mov	x9, xzr
  42d194:	mul	x8, x9, x8
  42d198:	ldr	x10, [sp, #5152]
  42d19c:	ldur	x10, [x10, #-56]
  42d1a0:	add	x8, x8, x10
  42d1a4:	mul	x8, x9, x8
  42d1a8:	subs	x8, x8, #0x1
  42d1ac:	str	x8, [sp, #1440]
  42d1b0:	ldr	x8, [sp, #1440]
  42d1b4:	ldr	x9, [sp, #5152]
  42d1b8:	ldr	x9, [x9]
  42d1bc:	sdiv	x8, x8, x9
  42d1c0:	ldr	x9, [sp, #1448]
  42d1c4:	cmp	x9, x8
  42d1c8:	b.lt	42d4c8 <readlinkat@plt+0x2a598>  // b.tstop
  42d1cc:	b	42d45c <readlinkat@plt+0x2a52c>
  42d1d0:	ldr	x8, [sp, #5152]
  42d1d4:	ldr	x8, [x8]
  42d1d8:	mov	x9, #0xffffffffffffffff    	// #-1
  42d1dc:	cmp	x8, x9
  42d1e0:	b.ne	42d1f0 <readlinkat@plt+0x2a2c0>  // b.any
  42d1e4:	ldr	w8, [sp, #2996]
  42d1e8:	tbnz	w8, #0, 42d4c8 <readlinkat@plt+0x2a598>
  42d1ec:	b	42d45c <readlinkat@plt+0x2a52c>
  42d1f0:	ldr	x8, [sp, #5152]
  42d1f4:	ldr	x8, [x8]
  42d1f8:	mov	x9, xzr
  42d1fc:	mul	x8, x9, x8
  42d200:	ldr	x10, [sp, #5152]
  42d204:	ldur	x10, [x10, #-56]
  42d208:	add	x8, x8, x10
  42d20c:	mul	x8, x9, x8
  42d210:	subs	x8, x8, #0x1
  42d214:	cmp	x8, #0x0
  42d218:	cset	w11, ge  // ge = tcont
  42d21c:	tbnz	w11, #0, 42d264 <readlinkat@plt+0x2a334>
  42d220:	ldr	x8, [sp, #5152]
  42d224:	ldr	x8, [x8]
  42d228:	mov	x9, xzr
  42d22c:	mul	x8, x9, x8
  42d230:	ldr	x10, [sp, #5152]
  42d234:	ldur	x10, [x10, #-56]
  42d238:	add	x8, x8, x10
  42d23c:	mul	x8, x9, x8
  42d240:	add	x8, x8, #0x1
  42d244:	lsl	x8, x8, #62
  42d248:	subs	x8, x8, #0x1
  42d24c:	mov	x9, #0x2                   	// #2
  42d250:	mul	x8, x8, x9
  42d254:	add	x8, x8, #0x1
  42d258:	mvn	x8, x8
  42d25c:	str	x8, [sp, #1432]
  42d260:	b	42d28c <readlinkat@plt+0x2a35c>
  42d264:	ldr	x8, [sp, #5152]
  42d268:	ldr	x8, [x8]
  42d26c:	mov	x9, xzr
  42d270:	mul	x8, x9, x8
  42d274:	ldr	x10, [sp, #5152]
  42d278:	ldur	x10, [x10, #-56]
  42d27c:	add	x8, x8, x10
  42d280:	mul	x8, x9, x8
  42d284:	add	x8, x8, #0x0
  42d288:	str	x8, [sp, #1432]
  42d28c:	ldr	x8, [sp, #1432]
  42d290:	ldr	x9, [sp, #5152]
  42d294:	ldr	x9, [x9]
  42d298:	sdiv	x8, x8, x9
  42d29c:	ldr	x9, [sp, #5152]
  42d2a0:	ldur	x9, [x9, #-56]
  42d2a4:	cmp	x8, x9
  42d2a8:	b.lt	42d4c8 <readlinkat@plt+0x2a598>  // b.tstop
  42d2ac:	b	42d45c <readlinkat@plt+0x2a52c>
  42d2b0:	ldr	x8, [sp, #5152]
  42d2b4:	ldr	x8, [x8]
  42d2b8:	cbnz	x8, 42d2c8 <readlinkat@plt+0x2a398>
  42d2bc:	ldr	w8, [sp, #2996]
  42d2c0:	tbnz	w8, #0, 42d4c8 <readlinkat@plt+0x2a598>
  42d2c4:	b	42d45c <readlinkat@plt+0x2a52c>
  42d2c8:	ldr	x8, [sp, #5152]
  42d2cc:	ldur	x8, [x8, #-56]
  42d2d0:	cmp	x8, #0x0
  42d2d4:	cset	w9, ge  // ge = tcont
  42d2d8:	tbnz	w9, #0, 42d3a4 <readlinkat@plt+0x2a474>
  42d2dc:	ldr	x8, [sp, #5152]
  42d2e0:	ldur	x8, [x8, #-56]
  42d2e4:	ldr	x9, [sp, #5152]
  42d2e8:	ldr	x9, [x9]
  42d2ec:	mov	x10, xzr
  42d2f0:	mul	x9, x10, x9
  42d2f4:	ldr	x11, [sp, #5152]
  42d2f8:	ldur	x11, [x11, #-56]
  42d2fc:	add	x9, x9, x11
  42d300:	mul	x9, x10, x9
  42d304:	subs	x9, x9, #0x1
  42d308:	cmp	x9, #0x0
  42d30c:	cset	w12, ge  // ge = tcont
  42d310:	str	x8, [sp, #1424]
  42d314:	tbnz	w12, #0, 42d35c <readlinkat@plt+0x2a42c>
  42d318:	ldr	x8, [sp, #5152]
  42d31c:	ldr	x8, [x8]
  42d320:	mov	x9, xzr
  42d324:	mul	x8, x9, x8
  42d328:	ldr	x10, [sp, #5152]
  42d32c:	ldur	x10, [x10, #-56]
  42d330:	add	x8, x8, x10
  42d334:	mul	x8, x9, x8
  42d338:	add	x8, x8, #0x1
  42d33c:	lsl	x8, x8, #62
  42d340:	subs	x8, x8, #0x1
  42d344:	mov	x9, #0x2                   	// #2
  42d348:	mul	x8, x8, x9
  42d34c:	add	x8, x8, #0x1
  42d350:	mvn	x8, x8
  42d354:	str	x8, [sp, #1416]
  42d358:	b	42d384 <readlinkat@plt+0x2a454>
  42d35c:	ldr	x8, [sp, #5152]
  42d360:	ldr	x8, [x8]
  42d364:	mov	x9, xzr
  42d368:	mul	x8, x9, x8
  42d36c:	ldr	x10, [sp, #5152]
  42d370:	ldur	x10, [x10, #-56]
  42d374:	add	x8, x8, x10
  42d378:	mul	x8, x9, x8
  42d37c:	add	x8, x8, #0x0
  42d380:	str	x8, [sp, #1416]
  42d384:	ldr	x8, [sp, #1416]
  42d388:	ldr	x9, [sp, #5152]
  42d38c:	ldr	x9, [x9]
  42d390:	sdiv	x8, x8, x9
  42d394:	ldr	x9, [sp, #1424]
  42d398:	cmp	x9, x8
  42d39c:	b.lt	42d4c8 <readlinkat@plt+0x2a598>  // b.tstop
  42d3a0:	b	42d45c <readlinkat@plt+0x2a52c>
  42d3a4:	ldr	x8, [sp, #5152]
  42d3a8:	ldr	x8, [x8]
  42d3ac:	mov	x9, xzr
  42d3b0:	mul	x8, x9, x8
  42d3b4:	ldr	x10, [sp, #5152]
  42d3b8:	ldur	x10, [x10, #-56]
  42d3bc:	add	x8, x8, x10
  42d3c0:	mul	x8, x9, x8
  42d3c4:	subs	x8, x8, #0x1
  42d3c8:	cmp	x8, #0x0
  42d3cc:	cset	w11, ge  // ge = tcont
  42d3d0:	tbnz	w11, #0, 42d414 <readlinkat@plt+0x2a4e4>
  42d3d4:	ldr	x8, [sp, #5152]
  42d3d8:	ldr	x8, [x8]
  42d3dc:	mov	x9, xzr
  42d3e0:	mul	x8, x9, x8
  42d3e4:	ldr	x10, [sp, #5152]
  42d3e8:	ldur	x10, [x10, #-56]
  42d3ec:	add	x8, x8, x10
  42d3f0:	mul	x8, x9, x8
  42d3f4:	add	x8, x8, #0x1
  42d3f8:	lsl	x8, x8, #62
  42d3fc:	subs	x8, x8, #0x1
  42d400:	mov	x9, #0x2                   	// #2
  42d404:	mul	x8, x8, x9
  42d408:	add	x8, x8, #0x1
  42d40c:	str	x8, [sp, #1408]
  42d410:	b	42d43c <readlinkat@plt+0x2a50c>
  42d414:	ldr	x8, [sp, #5152]
  42d418:	ldr	x8, [x8]
  42d41c:	mov	x9, xzr
  42d420:	mul	x8, x9, x8
  42d424:	ldr	x10, [sp, #5152]
  42d428:	ldur	x10, [x10, #-56]
  42d42c:	add	x8, x8, x10
  42d430:	mul	x8, x9, x8
  42d434:	subs	x8, x8, #0x1
  42d438:	str	x8, [sp, #1408]
  42d43c:	ldr	x8, [sp, #1408]
  42d440:	ldr	x9, [sp, #5152]
  42d444:	ldr	x9, [x9]
  42d448:	sdiv	x8, x8, x9
  42d44c:	ldr	x9, [sp, #5152]
  42d450:	ldur	x9, [x9, #-56]
  42d454:	cmp	x8, x9
  42d458:	b.lt	42d4c8 <readlinkat@plt+0x2a598>  // b.tstop
  42d45c:	ldr	x8, [sp, #5152]
  42d460:	ldur	x8, [x8, #-56]
  42d464:	ldr	x9, [sp, #5152]
  42d468:	ldr	x9, [x9]
  42d46c:	mul	x8, x8, x9
  42d470:	mov	x9, xzr
  42d474:	mul	x8, x9, x8
  42d478:	subs	x8, x8, #0x1
  42d47c:	cmp	x8, #0x0
  42d480:	cset	w10, ge  // ge = tcont
  42d484:	tbnz	w10, #0, 42d4a8 <readlinkat@plt+0x2a578>
  42d488:	ldr	x8, [sp, #5152]
  42d48c:	ldur	x8, [x8, #-56]
  42d490:	ldr	x9, [sp, #5152]
  42d494:	ldr	x9, [x9]
  42d498:	mul	x8, x8, x9
  42d49c:	mov	x9, #0xffffffffffffff80    	// #-128
  42d4a0:	cmp	x8, x9
  42d4a4:	b.lt	42d4c8 <readlinkat@plt+0x2a598>  // b.tstop
  42d4a8:	ldr	x8, [sp, #5152]
  42d4ac:	ldur	x8, [x8, #-56]
  42d4b0:	ldr	x9, [sp, #5152]
  42d4b4:	ldr	x9, [x9]
  42d4b8:	mul	x8, x8, x9
  42d4bc:	mov	x9, #0x7f                  	// #127
  42d4c0:	cmp	x9, x8
  42d4c4:	b.ge	42d4f8 <readlinkat@plt+0x2a5c8>  // b.tcont
  42d4c8:	ldr	x8, [sp, #5152]
  42d4cc:	ldur	x8, [x8, #-56]
  42d4d0:	ldr	x9, [sp, #5152]
  42d4d4:	ldr	x9, [x9]
  42d4d8:	mul	w8, w8, w9
  42d4dc:	mov	w0, w8
  42d4e0:	lsl	x10, x0, #56
  42d4e4:	asr	x10, x10, #56
  42d4e8:	str	x10, [sp, #5088]
  42d4ec:	ldr	w8, [sp, #2992]
  42d4f0:	tbnz	w8, #0, 430100 <readlinkat@plt+0x2d1d0>
  42d4f4:	b	430104 <readlinkat@plt+0x2d1d4>
  42d4f8:	ldr	x8, [sp, #5152]
  42d4fc:	ldur	x8, [x8, #-56]
  42d500:	ldr	x9, [sp, #5152]
  42d504:	ldr	x9, [x9]
  42d508:	mul	w8, w8, w9
  42d50c:	mov	w0, w8
  42d510:	lsl	x10, x0, #56
  42d514:	asr	x10, x10, #56
  42d518:	str	x10, [sp, #5088]
  42d51c:	ldr	w8, [sp, #2996]
  42d520:	tbnz	w8, #0, 430100 <readlinkat@plt+0x2d1d0>
  42d524:	b	430104 <readlinkat@plt+0x2d1d4>
  42d528:	ldr	w8, [sp, #2996]
  42d52c:	tbnz	w8, #0, 42d534 <readlinkat@plt+0x2a604>
  42d530:	b	42e1b4 <readlinkat@plt+0x2b284>
  42d534:	ldr	w8, [sp, #2996]
  42d538:	tbnz	w8, #0, 42d540 <readlinkat@plt+0x2a610>
  42d53c:	b	42dc74 <readlinkat@plt+0x2ad44>
  42d540:	ldr	x8, [sp, #5152]
  42d544:	ldr	x8, [x8]
  42d548:	lsl	w8, w8, #16
  42d54c:	mov	x9, #0x10                  	// #16
  42d550:	asr	w8, w8, w9
  42d554:	mov	w9, wzr
  42d558:	mul	w8, w9, w8
  42d55c:	ldr	x10, [sp, #5152]
  42d560:	ldur	x10, [x10, #-56]
  42d564:	lsl	w10, w10, #16
  42d568:	add	w8, w8, w10, asr #16
  42d56c:	mul	w8, w9, w8
  42d570:	subs	w8, w8, #0x1
  42d574:	cmp	w8, #0x0
  42d578:	cset	w8, ge  // ge = tcont
  42d57c:	tbnz	w8, #0, 42d5d4 <readlinkat@plt+0x2a6a4>
  42d580:	ldr	x8, [sp, #5152]
  42d584:	ldr	x8, [x8]
  42d588:	lsl	w8, w8, #16
  42d58c:	mov	x9, #0x10                  	// #16
  42d590:	asr	w8, w8, w9
  42d594:	mov	w9, wzr
  42d598:	mul	w8, w9, w8
  42d59c:	ldr	x10, [sp, #5152]
  42d5a0:	ldur	x10, [x10, #-56]
  42d5a4:	lsl	w10, w10, #16
  42d5a8:	add	w8, w8, w10, asr #16
  42d5ac:	mul	w8, w9, w8
  42d5b0:	add	w8, w8, #0x1
  42d5b4:	lsl	w8, w8, #30
  42d5b8:	subs	w8, w8, #0x1
  42d5bc:	mov	w9, #0x2                   	// #2
  42d5c0:	mul	w8, w8, w9
  42d5c4:	add	w8, w8, #0x1
  42d5c8:	mvn	w8, w8
  42d5cc:	str	w8, [sp, #1404]
  42d5d0:	b	42d60c <readlinkat@plt+0x2a6dc>
  42d5d4:	ldr	x8, [sp, #5152]
  42d5d8:	ldr	x8, [x8]
  42d5dc:	lsl	w8, w8, #16
  42d5e0:	mov	x9, #0x10                  	// #16
  42d5e4:	asr	w8, w8, w9
  42d5e8:	mov	w9, wzr
  42d5ec:	mul	w8, w9, w8
  42d5f0:	ldr	x10, [sp, #5152]
  42d5f4:	ldur	x10, [x10, #-56]
  42d5f8:	lsl	w10, w10, #16
  42d5fc:	add	w8, w8, w10, asr #16
  42d600:	mul	w8, w9, w8
  42d604:	add	w8, w8, #0x0
  42d608:	str	w8, [sp, #1404]
  42d60c:	ldr	w8, [sp, #1404]
  42d610:	cbnz	w8, 42d68c <readlinkat@plt+0x2a75c>
  42d614:	ldr	x8, [sp, #5152]
  42d618:	ldur	x8, [x8, #-56]
  42d61c:	lsl	w8, w8, #16
  42d620:	asr	w8, w8, #16
  42d624:	cmp	w8, #0x0
  42d628:	cset	w8, ge  // ge = tcont
  42d62c:	tbnz	w8, #0, 42d650 <readlinkat@plt+0x2a720>
  42d630:	ldr	x8, [sp, #5152]
  42d634:	ldr	x8, [x8]
  42d638:	lsl	w8, w8, #16
  42d63c:	asr	w8, w8, #16
  42d640:	mov	w9, wzr
  42d644:	cmp	w9, w8
  42d648:	cset	w8, lt  // lt = tstop
  42d64c:	tbnz	w8, #0, 42dbe4 <readlinkat@plt+0x2acb4>
  42d650:	ldr	x8, [sp, #5152]
  42d654:	ldr	x8, [x8]
  42d658:	lsl	w8, w8, #16
  42d65c:	asr	w8, w8, #16
  42d660:	cmp	w8, #0x0
  42d664:	cset	w8, ge  // ge = tcont
  42d668:	tbnz	w8, #0, 42d68c <readlinkat@plt+0x2a75c>
  42d66c:	ldr	x8, [sp, #5152]
  42d670:	ldur	x8, [x8, #-56]
  42d674:	lsl	w8, w8, #16
  42d678:	asr	w8, w8, #16
  42d67c:	mov	w9, wzr
  42d680:	cmp	w9, w8
  42d684:	cset	w8, lt  // lt = tstop
  42d688:	tbnz	w8, #0, 42dbe4 <readlinkat@plt+0x2acb4>
  42d68c:	ldr	x8, [sp, #5152]
  42d690:	ldr	x8, [x8]
  42d694:	lsl	w8, w8, #16
  42d698:	asr	w8, w8, #16
  42d69c:	cmp	w8, #0x0
  42d6a0:	cset	w8, ge  // ge = tcont
  42d6a4:	tbnz	w8, #0, 42d8f8 <readlinkat@plt+0x2a9c8>
  42d6a8:	ldr	x8, [sp, #5152]
  42d6ac:	ldur	x8, [x8, #-56]
  42d6b0:	lsl	w8, w8, #16
  42d6b4:	asr	w8, w8, #16
  42d6b8:	cmp	w8, #0x0
  42d6bc:	cset	w8, ge  // ge = tcont
  42d6c0:	tbnz	w8, #0, 42d7cc <readlinkat@plt+0x2a89c>
  42d6c4:	ldr	x8, [sp, #5152]
  42d6c8:	ldur	x8, [x8, #-56]
  42d6cc:	lsl	w8, w8, #16
  42d6d0:	mov	x9, #0x10                  	// #16
  42d6d4:	mov	x0, x9
  42d6d8:	asr	w8, w8, w0
  42d6dc:	ldr	x10, [sp, #5152]
  42d6e0:	ldr	x10, [x10]
  42d6e4:	lsl	w10, w10, #16
  42d6e8:	asr	w9, w10, w9
  42d6ec:	mov	w10, wzr
  42d6f0:	mul	w9, w10, w9
  42d6f4:	ldr	x11, [sp, #5152]
  42d6f8:	ldur	x11, [x11, #-56]
  42d6fc:	lsl	w11, w11, #16
  42d700:	add	w9, w9, w11, asr #16
  42d704:	mul	w9, w10, w9
  42d708:	subs	w9, w9, #0x1
  42d70c:	cmp	w9, #0x0
  42d710:	cset	w9, ge  // ge = tcont
  42d714:	str	w8, [sp, #1400]
  42d718:	tbnz	w9, #0, 42d76c <readlinkat@plt+0x2a83c>
  42d71c:	ldr	x8, [sp, #5152]
  42d720:	ldr	x8, [x8]
  42d724:	lsl	w8, w8, #16
  42d728:	mov	x9, #0x10                  	// #16
  42d72c:	asr	w8, w8, w9
  42d730:	mov	w9, wzr
  42d734:	mul	w8, w9, w8
  42d738:	ldr	x10, [sp, #5152]
  42d73c:	ldur	x10, [x10, #-56]
  42d740:	lsl	w10, w10, #16
  42d744:	add	w8, w8, w10, asr #16
  42d748:	mul	w8, w9, w8
  42d74c:	add	w8, w8, #0x1
  42d750:	lsl	w8, w8, #30
  42d754:	subs	w8, w8, #0x1
  42d758:	mov	w9, #0x2                   	// #2
  42d75c:	mul	w8, w8, w9
  42d760:	add	w8, w8, #0x1
  42d764:	str	w8, [sp, #1396]
  42d768:	b	42d7a4 <readlinkat@plt+0x2a874>
  42d76c:	ldr	x8, [sp, #5152]
  42d770:	ldr	x8, [x8]
  42d774:	lsl	w8, w8, #16
  42d778:	mov	x9, #0x10                  	// #16
  42d77c:	asr	w8, w8, w9
  42d780:	mov	w9, wzr
  42d784:	mul	w8, w9, w8
  42d788:	ldr	x10, [sp, #5152]
  42d78c:	ldur	x10, [x10, #-56]
  42d790:	lsl	w10, w10, #16
  42d794:	add	w8, w8, w10, asr #16
  42d798:	mul	w8, w9, w8
  42d79c:	subs	w8, w8, #0x1
  42d7a0:	str	w8, [sp, #1396]
  42d7a4:	ldr	w8, [sp, #1396]
  42d7a8:	ldr	x9, [sp, #5152]
  42d7ac:	ldr	x9, [x9]
  42d7b0:	lsl	w9, w9, #16
  42d7b4:	asr	w9, w9, #16
  42d7b8:	sdiv	w8, w8, w9
  42d7bc:	ldr	w9, [sp, #1400]
  42d7c0:	cmp	w9, w8
  42d7c4:	b.lt	42dbe4 <readlinkat@plt+0x2acb4>  // b.tstop
  42d7c8:	b	42db3c <readlinkat@plt+0x2ac0c>
  42d7cc:	ldr	x8, [sp, #5152]
  42d7d0:	ldr	x8, [x8]
  42d7d4:	lsl	w8, w8, #16
  42d7d8:	asr	w8, w8, #16
  42d7dc:	mov	w9, #0xffffffff            	// #-1
  42d7e0:	cmp	w8, w9
  42d7e4:	b.ne	42d7f4 <readlinkat@plt+0x2a8c4>  // b.any
  42d7e8:	ldr	w8, [sp, #2996]
  42d7ec:	tbnz	w8, #0, 42dbe4 <readlinkat@plt+0x2acb4>
  42d7f0:	b	42db3c <readlinkat@plt+0x2ac0c>
  42d7f4:	ldr	x8, [sp, #5152]
  42d7f8:	ldr	x8, [x8]
  42d7fc:	lsl	w8, w8, #16
  42d800:	mov	x9, #0x10                  	// #16
  42d804:	asr	w8, w8, w9
  42d808:	mov	w9, wzr
  42d80c:	mul	w8, w9, w8
  42d810:	ldr	x10, [sp, #5152]
  42d814:	ldur	x10, [x10, #-56]
  42d818:	lsl	w10, w10, #16
  42d81c:	add	w8, w8, w10, asr #16
  42d820:	mul	w8, w9, w8
  42d824:	subs	w8, w8, #0x1
  42d828:	cmp	w8, #0x0
  42d82c:	cset	w8, ge  // ge = tcont
  42d830:	tbnz	w8, #0, 42d888 <readlinkat@plt+0x2a958>
  42d834:	ldr	x8, [sp, #5152]
  42d838:	ldr	x8, [x8]
  42d83c:	lsl	w8, w8, #16
  42d840:	mov	x9, #0x10                  	// #16
  42d844:	asr	w8, w8, w9
  42d848:	mov	w9, wzr
  42d84c:	mul	w8, w9, w8
  42d850:	ldr	x10, [sp, #5152]
  42d854:	ldur	x10, [x10, #-56]
  42d858:	lsl	w10, w10, #16
  42d85c:	add	w8, w8, w10, asr #16
  42d860:	mul	w8, w9, w8
  42d864:	add	w8, w8, #0x1
  42d868:	lsl	w8, w8, #30
  42d86c:	subs	w8, w8, #0x1
  42d870:	mov	w9, #0x2                   	// #2
  42d874:	mul	w8, w8, w9
  42d878:	add	w8, w8, #0x1
  42d87c:	mvn	w8, w8
  42d880:	str	w8, [sp, #1392]
  42d884:	b	42d8c0 <readlinkat@plt+0x2a990>
  42d888:	ldr	x8, [sp, #5152]
  42d88c:	ldr	x8, [x8]
  42d890:	lsl	w8, w8, #16
  42d894:	mov	x9, #0x10                  	// #16
  42d898:	asr	w8, w8, w9
  42d89c:	mov	w9, wzr
  42d8a0:	mul	w8, w9, w8
  42d8a4:	ldr	x10, [sp, #5152]
  42d8a8:	ldur	x10, [x10, #-56]
  42d8ac:	lsl	w10, w10, #16
  42d8b0:	add	w8, w8, w10, asr #16
  42d8b4:	mul	w8, w9, w8
  42d8b8:	add	w8, w8, #0x0
  42d8bc:	str	w8, [sp, #1392]
  42d8c0:	ldr	w8, [sp, #1392]
  42d8c4:	ldr	x9, [sp, #5152]
  42d8c8:	ldr	x9, [x9]
  42d8cc:	lsl	w9, w9, #16
  42d8d0:	mov	x10, #0x10                  	// #16
  42d8d4:	asr	w9, w9, w10
  42d8d8:	sdiv	w8, w8, w9
  42d8dc:	ldr	x11, [sp, #5152]
  42d8e0:	ldur	x11, [x11, #-56]
  42d8e4:	lsl	w9, w11, #16
  42d8e8:	asr	w9, w9, #16
  42d8ec:	cmp	w8, w9
  42d8f0:	b.lt	42dbe4 <readlinkat@plt+0x2acb4>  // b.tstop
  42d8f4:	b	42db3c <readlinkat@plt+0x2ac0c>
  42d8f8:	ldr	x8, [sp, #5152]
  42d8fc:	ldr	x8, [x8]
  42d900:	lsl	w8, w8, #16
  42d904:	asr	w8, w8, #16
  42d908:	cbnz	w8, 42d918 <readlinkat@plt+0x2a9e8>
  42d90c:	ldr	w8, [sp, #2996]
  42d910:	tbnz	w8, #0, 42dbe4 <readlinkat@plt+0x2acb4>
  42d914:	b	42db3c <readlinkat@plt+0x2ac0c>
  42d918:	ldr	x8, [sp, #5152]
  42d91c:	ldur	x8, [x8, #-56]
  42d920:	lsl	w8, w8, #16
  42d924:	asr	w8, w8, #16
  42d928:	cmp	w8, #0x0
  42d92c:	cset	w8, ge  // ge = tcont
  42d930:	tbnz	w8, #0, 42da40 <readlinkat@plt+0x2ab10>
  42d934:	ldr	x8, [sp, #5152]
  42d938:	ldur	x8, [x8, #-56]
  42d93c:	lsl	w8, w8, #16
  42d940:	mov	x9, #0x10                  	// #16
  42d944:	mov	x0, x9
  42d948:	asr	w8, w8, w0
  42d94c:	ldr	x10, [sp, #5152]
  42d950:	ldr	x10, [x10]
  42d954:	lsl	w10, w10, #16
  42d958:	asr	w9, w10, w9
  42d95c:	mov	w10, wzr
  42d960:	mul	w9, w10, w9
  42d964:	ldr	x11, [sp, #5152]
  42d968:	ldur	x11, [x11, #-56]
  42d96c:	lsl	w11, w11, #16
  42d970:	add	w9, w9, w11, asr #16
  42d974:	mul	w9, w10, w9
  42d978:	subs	w9, w9, #0x1
  42d97c:	cmp	w9, #0x0
  42d980:	cset	w9, ge  // ge = tcont
  42d984:	str	w8, [sp, #1388]
  42d988:	tbnz	w9, #0, 42d9e0 <readlinkat@plt+0x2aab0>
  42d98c:	ldr	x8, [sp, #5152]
  42d990:	ldr	x8, [x8]
  42d994:	lsl	w8, w8, #16
  42d998:	mov	x9, #0x10                  	// #16
  42d99c:	asr	w8, w8, w9
  42d9a0:	mov	w9, wzr
  42d9a4:	mul	w8, w9, w8
  42d9a8:	ldr	x10, [sp, #5152]
  42d9ac:	ldur	x10, [x10, #-56]
  42d9b0:	lsl	w10, w10, #16
  42d9b4:	add	w8, w8, w10, asr #16
  42d9b8:	mul	w8, w9, w8
  42d9bc:	add	w8, w8, #0x1
  42d9c0:	lsl	w8, w8, #30
  42d9c4:	subs	w8, w8, #0x1
  42d9c8:	mov	w9, #0x2                   	// #2
  42d9cc:	mul	w8, w8, w9
  42d9d0:	add	w8, w8, #0x1
  42d9d4:	mvn	w8, w8
  42d9d8:	str	w8, [sp, #1384]
  42d9dc:	b	42da18 <readlinkat@plt+0x2aae8>
  42d9e0:	ldr	x8, [sp, #5152]
  42d9e4:	ldr	x8, [x8]
  42d9e8:	lsl	w8, w8, #16
  42d9ec:	mov	x9, #0x10                  	// #16
  42d9f0:	asr	w8, w8, w9
  42d9f4:	mov	w9, wzr
  42d9f8:	mul	w8, w9, w8
  42d9fc:	ldr	x10, [sp, #5152]
  42da00:	ldur	x10, [x10, #-56]
  42da04:	lsl	w10, w10, #16
  42da08:	add	w8, w8, w10, asr #16
  42da0c:	mul	w8, w9, w8
  42da10:	add	w8, w8, #0x0
  42da14:	str	w8, [sp, #1384]
  42da18:	ldr	w8, [sp, #1384]
  42da1c:	ldr	x9, [sp, #5152]
  42da20:	ldr	x9, [x9]
  42da24:	lsl	w9, w9, #16
  42da28:	asr	w9, w9, #16
  42da2c:	sdiv	w8, w8, w9
  42da30:	ldr	w9, [sp, #1388]
  42da34:	cmp	w9, w8
  42da38:	b.lt	42dbe4 <readlinkat@plt+0x2acb4>  // b.tstop
  42da3c:	b	42db3c <readlinkat@plt+0x2ac0c>
  42da40:	ldr	x8, [sp, #5152]
  42da44:	ldr	x8, [x8]
  42da48:	lsl	w8, w8, #16
  42da4c:	mov	x9, #0x10                  	// #16
  42da50:	asr	w8, w8, w9
  42da54:	mov	w9, wzr
  42da58:	mul	w8, w9, w8
  42da5c:	ldr	x10, [sp, #5152]
  42da60:	ldur	x10, [x10, #-56]
  42da64:	lsl	w10, w10, #16
  42da68:	add	w8, w8, w10, asr #16
  42da6c:	mul	w8, w9, w8
  42da70:	subs	w8, w8, #0x1
  42da74:	cmp	w8, #0x0
  42da78:	cset	w8, ge  // ge = tcont
  42da7c:	tbnz	w8, #0, 42dad0 <readlinkat@plt+0x2aba0>
  42da80:	ldr	x8, [sp, #5152]
  42da84:	ldr	x8, [x8]
  42da88:	lsl	w8, w8, #16
  42da8c:	mov	x9, #0x10                  	// #16
  42da90:	asr	w8, w8, w9
  42da94:	mov	w9, wzr
  42da98:	mul	w8, w9, w8
  42da9c:	ldr	x10, [sp, #5152]
  42daa0:	ldur	x10, [x10, #-56]
  42daa4:	lsl	w10, w10, #16
  42daa8:	add	w8, w8, w10, asr #16
  42daac:	mul	w8, w9, w8
  42dab0:	add	w8, w8, #0x1
  42dab4:	lsl	w8, w8, #30
  42dab8:	subs	w8, w8, #0x1
  42dabc:	mov	w9, #0x2                   	// #2
  42dac0:	mul	w8, w8, w9
  42dac4:	add	w8, w8, #0x1
  42dac8:	str	w8, [sp, #1380]
  42dacc:	b	42db08 <readlinkat@plt+0x2abd8>
  42dad0:	ldr	x8, [sp, #5152]
  42dad4:	ldr	x8, [x8]
  42dad8:	lsl	w8, w8, #16
  42dadc:	mov	x9, #0x10                  	// #16
  42dae0:	asr	w8, w8, w9
  42dae4:	mov	w9, wzr
  42dae8:	mul	w8, w9, w8
  42daec:	ldr	x10, [sp, #5152]
  42daf0:	ldur	x10, [x10, #-56]
  42daf4:	lsl	w10, w10, #16
  42daf8:	add	w8, w8, w10, asr #16
  42dafc:	mul	w8, w9, w8
  42db00:	subs	w8, w8, #0x1
  42db04:	str	w8, [sp, #1380]
  42db08:	ldr	w8, [sp, #1380]
  42db0c:	ldr	x9, [sp, #5152]
  42db10:	ldr	x9, [x9]
  42db14:	lsl	w9, w9, #16
  42db18:	mov	x10, #0x10                  	// #16
  42db1c:	asr	w9, w9, w10
  42db20:	sdiv	w8, w8, w9
  42db24:	ldr	x11, [sp, #5152]
  42db28:	ldur	x11, [x11, #-56]
  42db2c:	lsl	w9, w11, #16
  42db30:	asr	w9, w9, #16
  42db34:	cmp	w8, w9
  42db38:	b.lt	42dbe4 <readlinkat@plt+0x2acb4>  // b.tstop
  42db3c:	ldr	x8, [sp, #5152]
  42db40:	ldur	x8, [x8, #-56]
  42db44:	lsl	w8, w8, #16
  42db48:	mov	x9, #0x10                  	// #16
  42db4c:	asr	w8, w8, w9
  42db50:	ldr	x10, [sp, #5152]
  42db54:	ldr	x10, [x10]
  42db58:	lsl	w9, w10, #16
  42db5c:	asr	w9, w9, #16
  42db60:	mul	w8, w8, w9
  42db64:	mov	w9, wzr
  42db68:	mul	w8, w9, w8
  42db6c:	subs	w8, w8, #0x1
  42db70:	cmp	w8, #0x0
  42db74:	cset	w8, ge  // ge = tcont
  42db78:	tbnz	w8, #0, 42dbb0 <readlinkat@plt+0x2ac80>
  42db7c:	ldr	x8, [sp, #5152]
  42db80:	ldur	x8, [x8, #-56]
  42db84:	lsl	w8, w8, #16
  42db88:	mov	x9, #0x10                  	// #16
  42db8c:	asr	w8, w8, w9
  42db90:	ldr	x10, [sp, #5152]
  42db94:	ldr	x10, [x10]
  42db98:	lsl	w9, w10, #16
  42db9c:	asr	w9, w9, #16
  42dba0:	mul	w8, w8, w9
  42dba4:	mov	w9, #0xffff8000            	// #-32768
  42dba8:	cmp	w8, w9
  42dbac:	b.lt	42dbe4 <readlinkat@plt+0x2acb4>  // b.tstop
  42dbb0:	ldr	x8, [sp, #5152]
  42dbb4:	ldur	x8, [x8, #-56]
  42dbb8:	lsl	w8, w8, #16
  42dbbc:	mov	x9, #0x10                  	// #16
  42dbc0:	asr	w8, w8, w9
  42dbc4:	ldr	x10, [sp, #5152]
  42dbc8:	ldr	x10, [x10]
  42dbcc:	lsl	w9, w10, #16
  42dbd0:	asr	w9, w9, #16
  42dbd4:	mul	w8, w8, w9
  42dbd8:	mov	w9, #0x7fff                	// #32767
  42dbdc:	cmp	w9, w8
  42dbe0:	b.ge	42dc2c <readlinkat@plt+0x2acfc>  // b.tcont
  42dbe4:	ldr	x8, [sp, #5152]
  42dbe8:	ldur	x8, [x8, #-56]
  42dbec:	lsl	w8, w8, #16
  42dbf0:	mov	x9, #0x10                  	// #16
  42dbf4:	mov	x0, x9
  42dbf8:	asr	w8, w8, w0
  42dbfc:	ldr	x10, [sp, #5152]
  42dc00:	ldr	x10, [x10]
  42dc04:	lsl	w10, w10, #16
  42dc08:	asr	w9, w10, w9
  42dc0c:	mul	w8, w8, w9
  42dc10:	mov	w1, w8
  42dc14:	lsl	x11, x1, #48
  42dc18:	asr	x11, x11, #48
  42dc1c:	str	x11, [sp, #5088]
  42dc20:	ldr	w8, [sp, #2992]
  42dc24:	tbnz	w8, #0, 430100 <readlinkat@plt+0x2d1d0>
  42dc28:	b	430104 <readlinkat@plt+0x2d1d4>
  42dc2c:	ldr	x8, [sp, #5152]
  42dc30:	ldur	x8, [x8, #-56]
  42dc34:	lsl	w8, w8, #16
  42dc38:	mov	x9, #0x10                  	// #16
  42dc3c:	mov	x0, x9
  42dc40:	asr	w8, w8, w0
  42dc44:	ldr	x10, [sp, #5152]
  42dc48:	ldr	x10, [x10]
  42dc4c:	lsl	w10, w10, #16
  42dc50:	asr	w9, w10, w9
  42dc54:	mul	w8, w8, w9
  42dc58:	mov	w1, w8
  42dc5c:	lsl	x11, x1, #48
  42dc60:	asr	x11, x11, #48
  42dc64:	str	x11, [sp, #5088]
  42dc68:	ldr	w8, [sp, #2996]
  42dc6c:	tbnz	w8, #0, 430100 <readlinkat@plt+0x2d1d0>
  42dc70:	b	430104 <readlinkat@plt+0x2d1d4>
  42dc74:	ldr	x8, [sp, #5152]
  42dc78:	ldr	x8, [x8]
  42dc7c:	mov	x9, xzr
  42dc80:	mul	x8, x9, x8
  42dc84:	ldr	x10, [sp, #5152]
  42dc88:	ldur	x10, [x10, #-56]
  42dc8c:	add	x8, x8, x10
  42dc90:	mul	x8, x9, x8
  42dc94:	subs	x8, x8, #0x1
  42dc98:	cmp	x8, #0x0
  42dc9c:	cset	w11, ge  // ge = tcont
  42dca0:	tbnz	w11, #0, 42dce8 <readlinkat@plt+0x2adb8>
  42dca4:	ldr	x8, [sp, #5152]
  42dca8:	ldr	x8, [x8]
  42dcac:	mov	x9, xzr
  42dcb0:	mul	x8, x9, x8
  42dcb4:	ldr	x10, [sp, #5152]
  42dcb8:	ldur	x10, [x10, #-56]
  42dcbc:	add	x8, x8, x10
  42dcc0:	mul	x8, x9, x8
  42dcc4:	add	x8, x8, #0x1
  42dcc8:	lsl	x8, x8, #62
  42dccc:	subs	x8, x8, #0x1
  42dcd0:	mov	x9, #0x2                   	// #2
  42dcd4:	mul	x8, x8, x9
  42dcd8:	add	x8, x8, #0x1
  42dcdc:	mvn	x8, x8
  42dce0:	str	x8, [sp, #1368]
  42dce4:	b	42dd10 <readlinkat@plt+0x2ade0>
  42dce8:	ldr	x8, [sp, #5152]
  42dcec:	ldr	x8, [x8]
  42dcf0:	mov	x9, xzr
  42dcf4:	mul	x8, x9, x8
  42dcf8:	ldr	x10, [sp, #5152]
  42dcfc:	ldur	x10, [x10, #-56]
  42dd00:	add	x8, x8, x10
  42dd04:	mul	x8, x9, x8
  42dd08:	add	x8, x8, #0x0
  42dd0c:	str	x8, [sp, #1368]
  42dd10:	ldr	x8, [sp, #1368]
  42dd14:	cbnz	x8, 42dd70 <readlinkat@plt+0x2ae40>
  42dd18:	ldr	x8, [sp, #5152]
  42dd1c:	ldur	x8, [x8, #-56]
  42dd20:	cmp	x8, #0x0
  42dd24:	cset	w9, ge  // ge = tcont
  42dd28:	tbnz	w9, #0, 42dd44 <readlinkat@plt+0x2ae14>
  42dd2c:	ldr	x8, [sp, #5152]
  42dd30:	ldr	x8, [x8]
  42dd34:	mov	x9, xzr
  42dd38:	cmp	x9, x8
  42dd3c:	cset	w10, lt  // lt = tstop
  42dd40:	tbnz	w10, #0, 42e154 <readlinkat@plt+0x2b224>
  42dd44:	ldr	x8, [sp, #5152]
  42dd48:	ldr	x8, [x8]
  42dd4c:	cmp	x8, #0x0
  42dd50:	cset	w9, ge  // ge = tcont
  42dd54:	tbnz	w9, #0, 42dd70 <readlinkat@plt+0x2ae40>
  42dd58:	ldr	x8, [sp, #5152]
  42dd5c:	ldur	x8, [x8, #-56]
  42dd60:	mov	x9, xzr
  42dd64:	cmp	x9, x8
  42dd68:	cset	w10, lt  // lt = tstop
  42dd6c:	tbnz	w10, #0, 42e154 <readlinkat@plt+0x2b224>
  42dd70:	ldr	x8, [sp, #5152]
  42dd74:	ldr	x8, [x8]
  42dd78:	cmp	x8, #0x0
  42dd7c:	cset	w9, ge  // ge = tcont
  42dd80:	tbnz	w9, #0, 42df3c <readlinkat@plt+0x2b00c>
  42dd84:	ldr	x8, [sp, #5152]
  42dd88:	ldur	x8, [x8, #-56]
  42dd8c:	cmp	x8, #0x0
  42dd90:	cset	w9, ge  // ge = tcont
  42dd94:	tbnz	w9, #0, 42de5c <readlinkat@plt+0x2af2c>
  42dd98:	ldr	x8, [sp, #5152]
  42dd9c:	ldur	x8, [x8, #-56]
  42dda0:	ldr	x9, [sp, #5152]
  42dda4:	ldr	x9, [x9]
  42dda8:	mov	x10, xzr
  42ddac:	mul	x9, x10, x9
  42ddb0:	ldr	x11, [sp, #5152]
  42ddb4:	ldur	x11, [x11, #-56]
  42ddb8:	add	x9, x9, x11
  42ddbc:	mul	x9, x10, x9
  42ddc0:	subs	x9, x9, #0x1
  42ddc4:	cmp	x9, #0x0
  42ddc8:	cset	w12, ge  // ge = tcont
  42ddcc:	str	x8, [sp, #1360]
  42ddd0:	tbnz	w12, #0, 42de14 <readlinkat@plt+0x2aee4>
  42ddd4:	ldr	x8, [sp, #5152]
  42ddd8:	ldr	x8, [x8]
  42dddc:	mov	x9, xzr
  42dde0:	mul	x8, x9, x8
  42dde4:	ldr	x10, [sp, #5152]
  42dde8:	ldur	x10, [x10, #-56]
  42ddec:	add	x8, x8, x10
  42ddf0:	mul	x8, x9, x8
  42ddf4:	add	x8, x8, #0x1
  42ddf8:	lsl	x8, x8, #62
  42ddfc:	subs	x8, x8, #0x1
  42de00:	mov	x9, #0x2                   	// #2
  42de04:	mul	x8, x8, x9
  42de08:	add	x8, x8, #0x1
  42de0c:	str	x8, [sp, #1352]
  42de10:	b	42de3c <readlinkat@plt+0x2af0c>
  42de14:	ldr	x8, [sp, #5152]
  42de18:	ldr	x8, [x8]
  42de1c:	mov	x9, xzr
  42de20:	mul	x8, x9, x8
  42de24:	ldr	x10, [sp, #5152]
  42de28:	ldur	x10, [x10, #-56]
  42de2c:	add	x8, x8, x10
  42de30:	mul	x8, x9, x8
  42de34:	subs	x8, x8, #0x1
  42de38:	str	x8, [sp, #1352]
  42de3c:	ldr	x8, [sp, #1352]
  42de40:	ldr	x9, [sp, #5152]
  42de44:	ldr	x9, [x9]
  42de48:	sdiv	x8, x8, x9
  42de4c:	ldr	x9, [sp, #1360]
  42de50:	cmp	x9, x8
  42de54:	b.lt	42e154 <readlinkat@plt+0x2b224>  // b.tstop
  42de58:	b	42e0e8 <readlinkat@plt+0x2b1b8>
  42de5c:	ldr	x8, [sp, #5152]
  42de60:	ldr	x8, [x8]
  42de64:	mov	x9, #0xffffffffffffffff    	// #-1
  42de68:	cmp	x8, x9
  42de6c:	b.ne	42de7c <readlinkat@plt+0x2af4c>  // b.any
  42de70:	ldr	w8, [sp, #2996]
  42de74:	tbnz	w8, #0, 42e154 <readlinkat@plt+0x2b224>
  42de78:	b	42e0e8 <readlinkat@plt+0x2b1b8>
  42de7c:	ldr	x8, [sp, #5152]
  42de80:	ldr	x8, [x8]
  42de84:	mov	x9, xzr
  42de88:	mul	x8, x9, x8
  42de8c:	ldr	x10, [sp, #5152]
  42de90:	ldur	x10, [x10, #-56]
  42de94:	add	x8, x8, x10
  42de98:	mul	x8, x9, x8
  42de9c:	subs	x8, x8, #0x1
  42dea0:	cmp	x8, #0x0
  42dea4:	cset	w11, ge  // ge = tcont
  42dea8:	tbnz	w11, #0, 42def0 <readlinkat@plt+0x2afc0>
  42deac:	ldr	x8, [sp, #5152]
  42deb0:	ldr	x8, [x8]
  42deb4:	mov	x9, xzr
  42deb8:	mul	x8, x9, x8
  42debc:	ldr	x10, [sp, #5152]
  42dec0:	ldur	x10, [x10, #-56]
  42dec4:	add	x8, x8, x10
  42dec8:	mul	x8, x9, x8
  42decc:	add	x8, x8, #0x1
  42ded0:	lsl	x8, x8, #62
  42ded4:	subs	x8, x8, #0x1
  42ded8:	mov	x9, #0x2                   	// #2
  42dedc:	mul	x8, x8, x9
  42dee0:	add	x8, x8, #0x1
  42dee4:	mvn	x8, x8
  42dee8:	str	x8, [sp, #1344]
  42deec:	b	42df18 <readlinkat@plt+0x2afe8>
  42def0:	ldr	x8, [sp, #5152]
  42def4:	ldr	x8, [x8]
  42def8:	mov	x9, xzr
  42defc:	mul	x8, x9, x8
  42df00:	ldr	x10, [sp, #5152]
  42df04:	ldur	x10, [x10, #-56]
  42df08:	add	x8, x8, x10
  42df0c:	mul	x8, x9, x8
  42df10:	add	x8, x8, #0x0
  42df14:	str	x8, [sp, #1344]
  42df18:	ldr	x8, [sp, #1344]
  42df1c:	ldr	x9, [sp, #5152]
  42df20:	ldr	x9, [x9]
  42df24:	sdiv	x8, x8, x9
  42df28:	ldr	x9, [sp, #5152]
  42df2c:	ldur	x9, [x9, #-56]
  42df30:	cmp	x8, x9
  42df34:	b.lt	42e154 <readlinkat@plt+0x2b224>  // b.tstop
  42df38:	b	42e0e8 <readlinkat@plt+0x2b1b8>
  42df3c:	ldr	x8, [sp, #5152]
  42df40:	ldr	x8, [x8]
  42df44:	cbnz	x8, 42df54 <readlinkat@plt+0x2b024>
  42df48:	ldr	w8, [sp, #2996]
  42df4c:	tbnz	w8, #0, 42e154 <readlinkat@plt+0x2b224>
  42df50:	b	42e0e8 <readlinkat@plt+0x2b1b8>
  42df54:	ldr	x8, [sp, #5152]
  42df58:	ldur	x8, [x8, #-56]
  42df5c:	cmp	x8, #0x0
  42df60:	cset	w9, ge  // ge = tcont
  42df64:	tbnz	w9, #0, 42e030 <readlinkat@plt+0x2b100>
  42df68:	ldr	x8, [sp, #5152]
  42df6c:	ldur	x8, [x8, #-56]
  42df70:	ldr	x9, [sp, #5152]
  42df74:	ldr	x9, [x9]
  42df78:	mov	x10, xzr
  42df7c:	mul	x9, x10, x9
  42df80:	ldr	x11, [sp, #5152]
  42df84:	ldur	x11, [x11, #-56]
  42df88:	add	x9, x9, x11
  42df8c:	mul	x9, x10, x9
  42df90:	subs	x9, x9, #0x1
  42df94:	cmp	x9, #0x0
  42df98:	cset	w12, ge  // ge = tcont
  42df9c:	str	x8, [sp, #1336]
  42dfa0:	tbnz	w12, #0, 42dfe8 <readlinkat@plt+0x2b0b8>
  42dfa4:	ldr	x8, [sp, #5152]
  42dfa8:	ldr	x8, [x8]
  42dfac:	mov	x9, xzr
  42dfb0:	mul	x8, x9, x8
  42dfb4:	ldr	x10, [sp, #5152]
  42dfb8:	ldur	x10, [x10, #-56]
  42dfbc:	add	x8, x8, x10
  42dfc0:	mul	x8, x9, x8
  42dfc4:	add	x8, x8, #0x1
  42dfc8:	lsl	x8, x8, #62
  42dfcc:	subs	x8, x8, #0x1
  42dfd0:	mov	x9, #0x2                   	// #2
  42dfd4:	mul	x8, x8, x9
  42dfd8:	add	x8, x8, #0x1
  42dfdc:	mvn	x8, x8
  42dfe0:	str	x8, [sp, #1328]
  42dfe4:	b	42e010 <readlinkat@plt+0x2b0e0>
  42dfe8:	ldr	x8, [sp, #5152]
  42dfec:	ldr	x8, [x8]
  42dff0:	mov	x9, xzr
  42dff4:	mul	x8, x9, x8
  42dff8:	ldr	x10, [sp, #5152]
  42dffc:	ldur	x10, [x10, #-56]
  42e000:	add	x8, x8, x10
  42e004:	mul	x8, x9, x8
  42e008:	add	x8, x8, #0x0
  42e00c:	str	x8, [sp, #1328]
  42e010:	ldr	x8, [sp, #1328]
  42e014:	ldr	x9, [sp, #5152]
  42e018:	ldr	x9, [x9]
  42e01c:	sdiv	x8, x8, x9
  42e020:	ldr	x9, [sp, #1336]
  42e024:	cmp	x9, x8
  42e028:	b.lt	42e154 <readlinkat@plt+0x2b224>  // b.tstop
  42e02c:	b	42e0e8 <readlinkat@plt+0x2b1b8>
  42e030:	ldr	x8, [sp, #5152]
  42e034:	ldr	x8, [x8]
  42e038:	mov	x9, xzr
  42e03c:	mul	x8, x9, x8
  42e040:	ldr	x10, [sp, #5152]
  42e044:	ldur	x10, [x10, #-56]
  42e048:	add	x8, x8, x10
  42e04c:	mul	x8, x9, x8
  42e050:	subs	x8, x8, #0x1
  42e054:	cmp	x8, #0x0
  42e058:	cset	w11, ge  // ge = tcont
  42e05c:	tbnz	w11, #0, 42e0a0 <readlinkat@plt+0x2b170>
  42e060:	ldr	x8, [sp, #5152]
  42e064:	ldr	x8, [x8]
  42e068:	mov	x9, xzr
  42e06c:	mul	x8, x9, x8
  42e070:	ldr	x10, [sp, #5152]
  42e074:	ldur	x10, [x10, #-56]
  42e078:	add	x8, x8, x10
  42e07c:	mul	x8, x9, x8
  42e080:	add	x8, x8, #0x1
  42e084:	lsl	x8, x8, #62
  42e088:	subs	x8, x8, #0x1
  42e08c:	mov	x9, #0x2                   	// #2
  42e090:	mul	x8, x8, x9
  42e094:	add	x8, x8, #0x1
  42e098:	str	x8, [sp, #1320]
  42e09c:	b	42e0c8 <readlinkat@plt+0x2b198>
  42e0a0:	ldr	x8, [sp, #5152]
  42e0a4:	ldr	x8, [x8]
  42e0a8:	mov	x9, xzr
  42e0ac:	mul	x8, x9, x8
  42e0b0:	ldr	x10, [sp, #5152]
  42e0b4:	ldur	x10, [x10, #-56]
  42e0b8:	add	x8, x8, x10
  42e0bc:	mul	x8, x9, x8
  42e0c0:	subs	x8, x8, #0x1
  42e0c4:	str	x8, [sp, #1320]
  42e0c8:	ldr	x8, [sp, #1320]
  42e0cc:	ldr	x9, [sp, #5152]
  42e0d0:	ldr	x9, [x9]
  42e0d4:	sdiv	x8, x8, x9
  42e0d8:	ldr	x9, [sp, #5152]
  42e0dc:	ldur	x9, [x9, #-56]
  42e0e0:	cmp	x8, x9
  42e0e4:	b.lt	42e154 <readlinkat@plt+0x2b224>  // b.tstop
  42e0e8:	ldr	x8, [sp, #5152]
  42e0ec:	ldur	x8, [x8, #-56]
  42e0f0:	ldr	x9, [sp, #5152]
  42e0f4:	ldr	x9, [x9]
  42e0f8:	mul	x8, x8, x9
  42e0fc:	mov	x9, xzr
  42e100:	mul	x8, x9, x8
  42e104:	subs	x8, x8, #0x1
  42e108:	cmp	x8, #0x0
  42e10c:	cset	w10, ge  // ge = tcont
  42e110:	tbnz	w10, #0, 42e134 <readlinkat@plt+0x2b204>
  42e114:	ldr	x8, [sp, #5152]
  42e118:	ldur	x8, [x8, #-56]
  42e11c:	ldr	x9, [sp, #5152]
  42e120:	ldr	x9, [x9]
  42e124:	mul	x8, x8, x9
  42e128:	mov	x9, #0xffffffffffff8000    	// #-32768
  42e12c:	cmp	x8, x9
  42e130:	b.lt	42e154 <readlinkat@plt+0x2b224>  // b.tstop
  42e134:	ldr	x8, [sp, #5152]
  42e138:	ldur	x8, [x8, #-56]
  42e13c:	ldr	x9, [sp, #5152]
  42e140:	ldr	x9, [x9]
  42e144:	mul	x8, x8, x9
  42e148:	mov	x9, #0x7fff                	// #32767
  42e14c:	cmp	x9, x8
  42e150:	b.ge	42e184 <readlinkat@plt+0x2b254>  // b.tcont
  42e154:	ldr	x8, [sp, #5152]
  42e158:	ldur	x8, [x8, #-56]
  42e15c:	ldr	x9, [sp, #5152]
  42e160:	ldr	x9, [x9]
  42e164:	mul	w8, w8, w9
  42e168:	mov	w0, w8
  42e16c:	lsl	x10, x0, #48
  42e170:	asr	x10, x10, #48
  42e174:	str	x10, [sp, #5088]
  42e178:	ldr	w8, [sp, #2992]
  42e17c:	tbnz	w8, #0, 430100 <readlinkat@plt+0x2d1d0>
  42e180:	b	430104 <readlinkat@plt+0x2d1d4>
  42e184:	ldr	x8, [sp, #5152]
  42e188:	ldur	x8, [x8, #-56]
  42e18c:	ldr	x9, [sp, #5152]
  42e190:	ldr	x9, [x9]
  42e194:	mul	w8, w8, w9
  42e198:	mov	w0, w8
  42e19c:	lsl	x10, x0, #48
  42e1a0:	asr	x10, x10, #48
  42e1a4:	str	x10, [sp, #5088]
  42e1a8:	ldr	w8, [sp, #2996]
  42e1ac:	tbnz	w8, #0, 430100 <readlinkat@plt+0x2d1d0>
  42e1b0:	b	430104 <readlinkat@plt+0x2d1d4>
  42e1b4:	ldr	w8, [sp, #2996]
  42e1b8:	tbnz	w8, #0, 42e1c0 <readlinkat@plt+0x2b290>
  42e1bc:	b	42ec3c <readlinkat@plt+0x2bd0c>
  42e1c0:	ldr	w8, [sp, #2996]
  42e1c4:	tbnz	w8, #0, 42e1cc <readlinkat@plt+0x2b29c>
  42e1c8:	b	42e704 <readlinkat@plt+0x2b7d4>
  42e1cc:	ldr	x8, [sp, #5152]
  42e1d0:	ldr	x8, [x8]
  42e1d4:	mov	w9, wzr
  42e1d8:	mul	w8, w9, w8
  42e1dc:	ldr	x10, [sp, #5152]
  42e1e0:	ldur	x10, [x10, #-56]
  42e1e4:	add	w8, w8, w10
  42e1e8:	mul	w8, w9, w8
  42e1ec:	subs	w8, w8, #0x1
  42e1f0:	cmp	w8, #0x0
  42e1f4:	cset	w8, ge  // ge = tcont
  42e1f8:	tbnz	w8, #0, 42e240 <readlinkat@plt+0x2b310>
  42e1fc:	ldr	x8, [sp, #5152]
  42e200:	ldr	x8, [x8]
  42e204:	mov	w9, wzr
  42e208:	mul	w8, w9, w8
  42e20c:	ldr	x10, [sp, #5152]
  42e210:	ldur	x10, [x10, #-56]
  42e214:	add	w8, w8, w10
  42e218:	mul	w8, w9, w8
  42e21c:	add	w8, w8, #0x1
  42e220:	lsl	w8, w8, #30
  42e224:	subs	w8, w8, #0x1
  42e228:	mov	w9, #0x2                   	// #2
  42e22c:	mul	w8, w8, w9
  42e230:	add	w8, w8, #0x1
  42e234:	mvn	w8, w8
  42e238:	str	w8, [sp, #1316]
  42e23c:	b	42e268 <readlinkat@plt+0x2b338>
  42e240:	ldr	x8, [sp, #5152]
  42e244:	ldr	x8, [x8]
  42e248:	mov	w9, wzr
  42e24c:	mul	w8, w9, w8
  42e250:	ldr	x10, [sp, #5152]
  42e254:	ldur	x10, [x10, #-56]
  42e258:	add	w8, w8, w10
  42e25c:	mul	w8, w9, w8
  42e260:	add	w8, w8, #0x0
  42e264:	str	w8, [sp, #1316]
  42e268:	ldr	w8, [sp, #1316]
  42e26c:	cbnz	w8, 42e2c8 <readlinkat@plt+0x2b398>
  42e270:	ldr	x8, [sp, #5152]
  42e274:	ldur	x8, [x8, #-56]
  42e278:	cmp	w8, #0x0
  42e27c:	cset	w8, ge  // ge = tcont
  42e280:	tbnz	w8, #0, 42e29c <readlinkat@plt+0x2b36c>
  42e284:	ldr	x8, [sp, #5152]
  42e288:	ldr	x8, [x8]
  42e28c:	mov	w9, wzr
  42e290:	cmp	w9, w8
  42e294:	cset	w8, lt  // lt = tstop
  42e298:	tbnz	w8, #0, 42e6ac <readlinkat@plt+0x2b77c>
  42e29c:	ldr	x8, [sp, #5152]
  42e2a0:	ldr	x8, [x8]
  42e2a4:	cmp	w8, #0x0
  42e2a8:	cset	w8, ge  // ge = tcont
  42e2ac:	tbnz	w8, #0, 42e2c8 <readlinkat@plt+0x2b398>
  42e2b0:	ldr	x8, [sp, #5152]
  42e2b4:	ldur	x8, [x8, #-56]
  42e2b8:	mov	w9, wzr
  42e2bc:	cmp	w9, w8
  42e2c0:	cset	w8, lt  // lt = tstop
  42e2c4:	tbnz	w8, #0, 42e6ac <readlinkat@plt+0x2b77c>
  42e2c8:	ldr	x8, [sp, #5152]
  42e2cc:	ldr	x8, [x8]
  42e2d0:	cmp	w8, #0x0
  42e2d4:	cset	w8, ge  // ge = tcont
  42e2d8:	tbnz	w8, #0, 42e494 <readlinkat@plt+0x2b564>
  42e2dc:	ldr	x8, [sp, #5152]
  42e2e0:	ldur	x8, [x8, #-56]
  42e2e4:	cmp	w8, #0x0
  42e2e8:	cset	w8, ge  // ge = tcont
  42e2ec:	tbnz	w8, #0, 42e3b4 <readlinkat@plt+0x2b484>
  42e2f0:	ldr	x8, [sp, #5152]
  42e2f4:	ldur	x8, [x8, #-56]
  42e2f8:	ldr	x9, [sp, #5152]
  42e2fc:	ldr	x9, [x9]
  42e300:	mov	w10, wzr
  42e304:	mul	w9, w10, w9
  42e308:	ldr	x11, [sp, #5152]
  42e30c:	ldur	x11, [x11, #-56]
  42e310:	add	w9, w9, w11
  42e314:	mul	w9, w10, w9
  42e318:	subs	w9, w9, #0x1
  42e31c:	cmp	w9, #0x0
  42e320:	cset	w9, ge  // ge = tcont
  42e324:	str	w8, [sp, #1312]
  42e328:	tbnz	w9, #0, 42e36c <readlinkat@plt+0x2b43c>
  42e32c:	ldr	x8, [sp, #5152]
  42e330:	ldr	x8, [x8]
  42e334:	mov	w9, wzr
  42e338:	mul	w8, w9, w8
  42e33c:	ldr	x10, [sp, #5152]
  42e340:	ldur	x10, [x10, #-56]
  42e344:	add	w8, w8, w10
  42e348:	mul	w8, w9, w8
  42e34c:	add	w8, w8, #0x1
  42e350:	lsl	w8, w8, #30
  42e354:	subs	w8, w8, #0x1
  42e358:	mov	w9, #0x2                   	// #2
  42e35c:	mul	w8, w8, w9
  42e360:	add	w8, w8, #0x1
  42e364:	str	w8, [sp, #1308]
  42e368:	b	42e394 <readlinkat@plt+0x2b464>
  42e36c:	ldr	x8, [sp, #5152]
  42e370:	ldr	x8, [x8]
  42e374:	mov	w9, wzr
  42e378:	mul	w8, w9, w8
  42e37c:	ldr	x10, [sp, #5152]
  42e380:	ldur	x10, [x10, #-56]
  42e384:	add	w8, w8, w10
  42e388:	mul	w8, w9, w8
  42e38c:	subs	w8, w8, #0x1
  42e390:	str	w8, [sp, #1308]
  42e394:	ldr	w8, [sp, #1308]
  42e398:	ldr	x9, [sp, #5152]
  42e39c:	ldr	x9, [x9]
  42e3a0:	sdiv	w8, w8, w9
  42e3a4:	ldr	w9, [sp, #1312]
  42e3a8:	cmp	w9, w8
  42e3ac:	b.lt	42e6ac <readlinkat@plt+0x2b77c>  // b.tstop
  42e3b0:	b	42e640 <readlinkat@plt+0x2b710>
  42e3b4:	ldr	x8, [sp, #5152]
  42e3b8:	ldr	x8, [x8]
  42e3bc:	mov	w9, #0xffffffff            	// #-1
  42e3c0:	cmp	w8, w9
  42e3c4:	b.ne	42e3d4 <readlinkat@plt+0x2b4a4>  // b.any
  42e3c8:	ldr	w8, [sp, #2996]
  42e3cc:	tbnz	w8, #0, 42e6ac <readlinkat@plt+0x2b77c>
  42e3d0:	b	42e640 <readlinkat@plt+0x2b710>
  42e3d4:	ldr	x8, [sp, #5152]
  42e3d8:	ldr	x8, [x8]
  42e3dc:	mov	w9, wzr
  42e3e0:	mul	w8, w9, w8
  42e3e4:	ldr	x10, [sp, #5152]
  42e3e8:	ldur	x10, [x10, #-56]
  42e3ec:	add	w8, w8, w10
  42e3f0:	mul	w8, w9, w8
  42e3f4:	subs	w8, w8, #0x1
  42e3f8:	cmp	w8, #0x0
  42e3fc:	cset	w8, ge  // ge = tcont
  42e400:	tbnz	w8, #0, 42e448 <readlinkat@plt+0x2b518>
  42e404:	ldr	x8, [sp, #5152]
  42e408:	ldr	x8, [x8]
  42e40c:	mov	w9, wzr
  42e410:	mul	w8, w9, w8
  42e414:	ldr	x10, [sp, #5152]
  42e418:	ldur	x10, [x10, #-56]
  42e41c:	add	w8, w8, w10
  42e420:	mul	w8, w9, w8
  42e424:	add	w8, w8, #0x1
  42e428:	lsl	w8, w8, #30
  42e42c:	subs	w8, w8, #0x1
  42e430:	mov	w9, #0x2                   	// #2
  42e434:	mul	w8, w8, w9
  42e438:	add	w8, w8, #0x1
  42e43c:	mvn	w8, w8
  42e440:	str	w8, [sp, #1304]
  42e444:	b	42e470 <readlinkat@plt+0x2b540>
  42e448:	ldr	x8, [sp, #5152]
  42e44c:	ldr	x8, [x8]
  42e450:	mov	w9, wzr
  42e454:	mul	w8, w9, w8
  42e458:	ldr	x10, [sp, #5152]
  42e45c:	ldur	x10, [x10, #-56]
  42e460:	add	w8, w8, w10
  42e464:	mul	w8, w9, w8
  42e468:	add	w8, w8, #0x0
  42e46c:	str	w8, [sp, #1304]
  42e470:	ldr	w8, [sp, #1304]
  42e474:	ldr	x9, [sp, #5152]
  42e478:	ldr	x9, [x9]
  42e47c:	sdiv	w8, w8, w9
  42e480:	ldr	x10, [sp, #5152]
  42e484:	ldur	x10, [x10, #-56]
  42e488:	cmp	w8, w10
  42e48c:	b.lt	42e6ac <readlinkat@plt+0x2b77c>  // b.tstop
  42e490:	b	42e640 <readlinkat@plt+0x2b710>
  42e494:	ldr	x8, [sp, #5152]
  42e498:	ldr	x8, [x8]
  42e49c:	cbnz	w8, 42e4ac <readlinkat@plt+0x2b57c>
  42e4a0:	ldr	w8, [sp, #2996]
  42e4a4:	tbnz	w8, #0, 42e6ac <readlinkat@plt+0x2b77c>
  42e4a8:	b	42e640 <readlinkat@plt+0x2b710>
  42e4ac:	ldr	x8, [sp, #5152]
  42e4b0:	ldur	x8, [x8, #-56]
  42e4b4:	cmp	w8, #0x0
  42e4b8:	cset	w8, ge  // ge = tcont
  42e4bc:	tbnz	w8, #0, 42e588 <readlinkat@plt+0x2b658>
  42e4c0:	ldr	x8, [sp, #5152]
  42e4c4:	ldur	x8, [x8, #-56]
  42e4c8:	ldr	x9, [sp, #5152]
  42e4cc:	ldr	x9, [x9]
  42e4d0:	mov	w10, wzr
  42e4d4:	mul	w9, w10, w9
  42e4d8:	ldr	x11, [sp, #5152]
  42e4dc:	ldur	x11, [x11, #-56]
  42e4e0:	add	w9, w9, w11
  42e4e4:	mul	w9, w10, w9
  42e4e8:	subs	w9, w9, #0x1
  42e4ec:	cmp	w9, #0x0
  42e4f0:	cset	w9, ge  // ge = tcont
  42e4f4:	str	w8, [sp, #1300]
  42e4f8:	tbnz	w9, #0, 42e540 <readlinkat@plt+0x2b610>
  42e4fc:	ldr	x8, [sp, #5152]
  42e500:	ldr	x8, [x8]
  42e504:	mov	w9, wzr
  42e508:	mul	w8, w9, w8
  42e50c:	ldr	x10, [sp, #5152]
  42e510:	ldur	x10, [x10, #-56]
  42e514:	add	w8, w8, w10
  42e518:	mul	w8, w9, w8
  42e51c:	add	w8, w8, #0x1
  42e520:	lsl	w8, w8, #30
  42e524:	subs	w8, w8, #0x1
  42e528:	mov	w9, #0x2                   	// #2
  42e52c:	mul	w8, w8, w9
  42e530:	add	w8, w8, #0x1
  42e534:	mvn	w8, w8
  42e538:	str	w8, [sp, #1296]
  42e53c:	b	42e568 <readlinkat@plt+0x2b638>
  42e540:	ldr	x8, [sp, #5152]
  42e544:	ldr	x8, [x8]
  42e548:	mov	w9, wzr
  42e54c:	mul	w8, w9, w8
  42e550:	ldr	x10, [sp, #5152]
  42e554:	ldur	x10, [x10, #-56]
  42e558:	add	w8, w8, w10
  42e55c:	mul	w8, w9, w8
  42e560:	add	w8, w8, #0x0
  42e564:	str	w8, [sp, #1296]
  42e568:	ldr	w8, [sp, #1296]
  42e56c:	ldr	x9, [sp, #5152]
  42e570:	ldr	x9, [x9]
  42e574:	sdiv	w8, w8, w9
  42e578:	ldr	w9, [sp, #1300]
  42e57c:	cmp	w9, w8
  42e580:	b.lt	42e6ac <readlinkat@plt+0x2b77c>  // b.tstop
  42e584:	b	42e640 <readlinkat@plt+0x2b710>
  42e588:	ldr	x8, [sp, #5152]
  42e58c:	ldr	x8, [x8]
  42e590:	mov	w9, wzr
  42e594:	mul	w8, w9, w8
  42e598:	ldr	x10, [sp, #5152]
  42e59c:	ldur	x10, [x10, #-56]
  42e5a0:	add	w8, w8, w10
  42e5a4:	mul	w8, w9, w8
  42e5a8:	subs	w8, w8, #0x1
  42e5ac:	cmp	w8, #0x0
  42e5b0:	cset	w8, ge  // ge = tcont
  42e5b4:	tbnz	w8, #0, 42e5f8 <readlinkat@plt+0x2b6c8>
  42e5b8:	ldr	x8, [sp, #5152]
  42e5bc:	ldr	x8, [x8]
  42e5c0:	mov	w9, wzr
  42e5c4:	mul	w8, w9, w8
  42e5c8:	ldr	x10, [sp, #5152]
  42e5cc:	ldur	x10, [x10, #-56]
  42e5d0:	add	w8, w8, w10
  42e5d4:	mul	w8, w9, w8
  42e5d8:	add	w8, w8, #0x1
  42e5dc:	lsl	w8, w8, #30
  42e5e0:	subs	w8, w8, #0x1
  42e5e4:	mov	w9, #0x2                   	// #2
  42e5e8:	mul	w8, w8, w9
  42e5ec:	add	w8, w8, #0x1
  42e5f0:	str	w8, [sp, #1292]
  42e5f4:	b	42e620 <readlinkat@plt+0x2b6f0>
  42e5f8:	ldr	x8, [sp, #5152]
  42e5fc:	ldr	x8, [x8]
  42e600:	mov	w9, wzr
  42e604:	mul	w8, w9, w8
  42e608:	ldr	x10, [sp, #5152]
  42e60c:	ldur	x10, [x10, #-56]
  42e610:	add	w8, w8, w10
  42e614:	mul	w8, w9, w8
  42e618:	subs	w8, w8, #0x1
  42e61c:	str	w8, [sp, #1292]
  42e620:	ldr	w8, [sp, #1292]
  42e624:	ldr	x9, [sp, #5152]
  42e628:	ldr	x9, [x9]
  42e62c:	sdiv	w8, w8, w9
  42e630:	ldr	x10, [sp, #5152]
  42e634:	ldur	x10, [x10, #-56]
  42e638:	cmp	w8, w10
  42e63c:	b.lt	42e6ac <readlinkat@plt+0x2b77c>  // b.tstop
  42e640:	ldr	x8, [sp, #5152]
  42e644:	ldur	x8, [x8, #-56]
  42e648:	ldr	x9, [sp, #5152]
  42e64c:	ldr	x9, [x9]
  42e650:	mul	w8, w8, w9
  42e654:	mov	w9, wzr
  42e658:	mul	w8, w9, w8
  42e65c:	subs	w8, w8, #0x1
  42e660:	cmp	w8, #0x0
  42e664:	cset	w8, ge  // ge = tcont
  42e668:	tbnz	w8, #0, 42e68c <readlinkat@plt+0x2b75c>
  42e66c:	ldr	x8, [sp, #5152]
  42e670:	ldur	x8, [x8, #-56]
  42e674:	ldr	x9, [sp, #5152]
  42e678:	ldr	x9, [x9]
  42e67c:	mul	w8, w8, w9
  42e680:	mov	w9, #0x80000000            	// #-2147483648
  42e684:	cmp	w8, w9
  42e688:	b.lt	42e6ac <readlinkat@plt+0x2b77c>  // b.tstop
  42e68c:	ldr	x8, [sp, #5152]
  42e690:	ldur	x8, [x8, #-56]
  42e694:	ldr	x9, [sp, #5152]
  42e698:	ldr	x9, [x9]
  42e69c:	mul	w8, w8, w9
  42e6a0:	mov	w9, #0x7fffffff            	// #2147483647
  42e6a4:	cmp	w9, w8
  42e6a8:	b.ge	42e6d8 <readlinkat@plt+0x2b7a8>  // b.tcont
  42e6ac:	ldr	x8, [sp, #5152]
  42e6b0:	ldur	x8, [x8, #-56]
  42e6b4:	ldr	x9, [sp, #5152]
  42e6b8:	ldr	x9, [x9]
  42e6bc:	mul	w8, w8, w9
  42e6c0:	mov	w0, w8
  42e6c4:	sxtw	x10, w0
  42e6c8:	str	x10, [sp, #5088]
  42e6cc:	ldr	w8, [sp, #2992]
  42e6d0:	tbnz	w8, #0, 430100 <readlinkat@plt+0x2d1d0>
  42e6d4:	b	430104 <readlinkat@plt+0x2d1d4>
  42e6d8:	ldr	x8, [sp, #5152]
  42e6dc:	ldur	x8, [x8, #-56]
  42e6e0:	ldr	x9, [sp, #5152]
  42e6e4:	ldr	x9, [x9]
  42e6e8:	mul	w8, w8, w9
  42e6ec:	mov	w0, w8
  42e6f0:	sxtw	x10, w0
  42e6f4:	str	x10, [sp, #5088]
  42e6f8:	ldr	w8, [sp, #2996]
  42e6fc:	tbnz	w8, #0, 430100 <readlinkat@plt+0x2d1d0>
  42e700:	b	430104 <readlinkat@plt+0x2d1d4>
  42e704:	ldr	x8, [sp, #5152]
  42e708:	ldr	x8, [x8]
  42e70c:	mov	x9, xzr
  42e710:	mul	x8, x9, x8
  42e714:	ldr	x10, [sp, #5152]
  42e718:	ldur	x10, [x10, #-56]
  42e71c:	add	x8, x8, x10
  42e720:	mul	x8, x9, x8
  42e724:	subs	x8, x8, #0x1
  42e728:	cmp	x8, #0x0
  42e72c:	cset	w11, ge  // ge = tcont
  42e730:	tbnz	w11, #0, 42e778 <readlinkat@plt+0x2b848>
  42e734:	ldr	x8, [sp, #5152]
  42e738:	ldr	x8, [x8]
  42e73c:	mov	x9, xzr
  42e740:	mul	x8, x9, x8
  42e744:	ldr	x10, [sp, #5152]
  42e748:	ldur	x10, [x10, #-56]
  42e74c:	add	x8, x8, x10
  42e750:	mul	x8, x9, x8
  42e754:	add	x8, x8, #0x1
  42e758:	lsl	x8, x8, #62
  42e75c:	subs	x8, x8, #0x1
  42e760:	mov	x9, #0x2                   	// #2
  42e764:	mul	x8, x8, x9
  42e768:	add	x8, x8, #0x1
  42e76c:	mvn	x8, x8
  42e770:	str	x8, [sp, #1280]
  42e774:	b	42e7a0 <readlinkat@plt+0x2b870>
  42e778:	ldr	x8, [sp, #5152]
  42e77c:	ldr	x8, [x8]
  42e780:	mov	x9, xzr
  42e784:	mul	x8, x9, x8
  42e788:	ldr	x10, [sp, #5152]
  42e78c:	ldur	x10, [x10, #-56]
  42e790:	add	x8, x8, x10
  42e794:	mul	x8, x9, x8
  42e798:	add	x8, x8, #0x0
  42e79c:	str	x8, [sp, #1280]
  42e7a0:	ldr	x8, [sp, #1280]
  42e7a4:	cbnz	x8, 42e800 <readlinkat@plt+0x2b8d0>
  42e7a8:	ldr	x8, [sp, #5152]
  42e7ac:	ldur	x8, [x8, #-56]
  42e7b0:	cmp	x8, #0x0
  42e7b4:	cset	w9, ge  // ge = tcont
  42e7b8:	tbnz	w9, #0, 42e7d4 <readlinkat@plt+0x2b8a4>
  42e7bc:	ldr	x8, [sp, #5152]
  42e7c0:	ldr	x8, [x8]
  42e7c4:	mov	x9, xzr
  42e7c8:	cmp	x9, x8
  42e7cc:	cset	w10, lt  // lt = tstop
  42e7d0:	tbnz	w10, #0, 42ebe4 <readlinkat@plt+0x2bcb4>
  42e7d4:	ldr	x8, [sp, #5152]
  42e7d8:	ldr	x8, [x8]
  42e7dc:	cmp	x8, #0x0
  42e7e0:	cset	w9, ge  // ge = tcont
  42e7e4:	tbnz	w9, #0, 42e800 <readlinkat@plt+0x2b8d0>
  42e7e8:	ldr	x8, [sp, #5152]
  42e7ec:	ldur	x8, [x8, #-56]
  42e7f0:	mov	x9, xzr
  42e7f4:	cmp	x9, x8
  42e7f8:	cset	w10, lt  // lt = tstop
  42e7fc:	tbnz	w10, #0, 42ebe4 <readlinkat@plt+0x2bcb4>
  42e800:	ldr	x8, [sp, #5152]
  42e804:	ldr	x8, [x8]
  42e808:	cmp	x8, #0x0
  42e80c:	cset	w9, ge  // ge = tcont
  42e810:	tbnz	w9, #0, 42e9cc <readlinkat@plt+0x2ba9c>
  42e814:	ldr	x8, [sp, #5152]
  42e818:	ldur	x8, [x8, #-56]
  42e81c:	cmp	x8, #0x0
  42e820:	cset	w9, ge  // ge = tcont
  42e824:	tbnz	w9, #0, 42e8ec <readlinkat@plt+0x2b9bc>
  42e828:	ldr	x8, [sp, #5152]
  42e82c:	ldur	x8, [x8, #-56]
  42e830:	ldr	x9, [sp, #5152]
  42e834:	ldr	x9, [x9]
  42e838:	mov	x10, xzr
  42e83c:	mul	x9, x10, x9
  42e840:	ldr	x11, [sp, #5152]
  42e844:	ldur	x11, [x11, #-56]
  42e848:	add	x9, x9, x11
  42e84c:	mul	x9, x10, x9
  42e850:	subs	x9, x9, #0x1
  42e854:	cmp	x9, #0x0
  42e858:	cset	w12, ge  // ge = tcont
  42e85c:	str	x8, [sp, #1272]
  42e860:	tbnz	w12, #0, 42e8a4 <readlinkat@plt+0x2b974>
  42e864:	ldr	x8, [sp, #5152]
  42e868:	ldr	x8, [x8]
  42e86c:	mov	x9, xzr
  42e870:	mul	x8, x9, x8
  42e874:	ldr	x10, [sp, #5152]
  42e878:	ldur	x10, [x10, #-56]
  42e87c:	add	x8, x8, x10
  42e880:	mul	x8, x9, x8
  42e884:	add	x8, x8, #0x1
  42e888:	lsl	x8, x8, #62
  42e88c:	subs	x8, x8, #0x1
  42e890:	mov	x9, #0x2                   	// #2
  42e894:	mul	x8, x8, x9
  42e898:	add	x8, x8, #0x1
  42e89c:	str	x8, [sp, #1264]
  42e8a0:	b	42e8cc <readlinkat@plt+0x2b99c>
  42e8a4:	ldr	x8, [sp, #5152]
  42e8a8:	ldr	x8, [x8]
  42e8ac:	mov	x9, xzr
  42e8b0:	mul	x8, x9, x8
  42e8b4:	ldr	x10, [sp, #5152]
  42e8b8:	ldur	x10, [x10, #-56]
  42e8bc:	add	x8, x8, x10
  42e8c0:	mul	x8, x9, x8
  42e8c4:	subs	x8, x8, #0x1
  42e8c8:	str	x8, [sp, #1264]
  42e8cc:	ldr	x8, [sp, #1264]
  42e8d0:	ldr	x9, [sp, #5152]
  42e8d4:	ldr	x9, [x9]
  42e8d8:	sdiv	x8, x8, x9
  42e8dc:	ldr	x9, [sp, #1272]
  42e8e0:	cmp	x9, x8
  42e8e4:	b.lt	42ebe4 <readlinkat@plt+0x2bcb4>  // b.tstop
  42e8e8:	b	42eb78 <readlinkat@plt+0x2bc48>
  42e8ec:	ldr	x8, [sp, #5152]
  42e8f0:	ldr	x8, [x8]
  42e8f4:	mov	x9, #0xffffffffffffffff    	// #-1
  42e8f8:	cmp	x8, x9
  42e8fc:	b.ne	42e90c <readlinkat@plt+0x2b9dc>  // b.any
  42e900:	ldr	w8, [sp, #2996]
  42e904:	tbnz	w8, #0, 42ebe4 <readlinkat@plt+0x2bcb4>
  42e908:	b	42eb78 <readlinkat@plt+0x2bc48>
  42e90c:	ldr	x8, [sp, #5152]
  42e910:	ldr	x8, [x8]
  42e914:	mov	x9, xzr
  42e918:	mul	x8, x9, x8
  42e91c:	ldr	x10, [sp, #5152]
  42e920:	ldur	x10, [x10, #-56]
  42e924:	add	x8, x8, x10
  42e928:	mul	x8, x9, x8
  42e92c:	subs	x8, x8, #0x1
  42e930:	cmp	x8, #0x0
  42e934:	cset	w11, ge  // ge = tcont
  42e938:	tbnz	w11, #0, 42e980 <readlinkat@plt+0x2ba50>
  42e93c:	ldr	x8, [sp, #5152]
  42e940:	ldr	x8, [x8]
  42e944:	mov	x9, xzr
  42e948:	mul	x8, x9, x8
  42e94c:	ldr	x10, [sp, #5152]
  42e950:	ldur	x10, [x10, #-56]
  42e954:	add	x8, x8, x10
  42e958:	mul	x8, x9, x8
  42e95c:	add	x8, x8, #0x1
  42e960:	lsl	x8, x8, #62
  42e964:	subs	x8, x8, #0x1
  42e968:	mov	x9, #0x2                   	// #2
  42e96c:	mul	x8, x8, x9
  42e970:	add	x8, x8, #0x1
  42e974:	mvn	x8, x8
  42e978:	str	x8, [sp, #1256]
  42e97c:	b	42e9a8 <readlinkat@plt+0x2ba78>
  42e980:	ldr	x8, [sp, #5152]
  42e984:	ldr	x8, [x8]
  42e988:	mov	x9, xzr
  42e98c:	mul	x8, x9, x8
  42e990:	ldr	x10, [sp, #5152]
  42e994:	ldur	x10, [x10, #-56]
  42e998:	add	x8, x8, x10
  42e99c:	mul	x8, x9, x8
  42e9a0:	add	x8, x8, #0x0
  42e9a4:	str	x8, [sp, #1256]
  42e9a8:	ldr	x8, [sp, #1256]
  42e9ac:	ldr	x9, [sp, #5152]
  42e9b0:	ldr	x9, [x9]
  42e9b4:	sdiv	x8, x8, x9
  42e9b8:	ldr	x9, [sp, #5152]
  42e9bc:	ldur	x9, [x9, #-56]
  42e9c0:	cmp	x8, x9
  42e9c4:	b.lt	42ebe4 <readlinkat@plt+0x2bcb4>  // b.tstop
  42e9c8:	b	42eb78 <readlinkat@plt+0x2bc48>
  42e9cc:	ldr	x8, [sp, #5152]
  42e9d0:	ldr	x8, [x8]
  42e9d4:	cbnz	x8, 42e9e4 <readlinkat@plt+0x2bab4>
  42e9d8:	ldr	w8, [sp, #2996]
  42e9dc:	tbnz	w8, #0, 42ebe4 <readlinkat@plt+0x2bcb4>
  42e9e0:	b	42eb78 <readlinkat@plt+0x2bc48>
  42e9e4:	ldr	x8, [sp, #5152]
  42e9e8:	ldur	x8, [x8, #-56]
  42e9ec:	cmp	x8, #0x0
  42e9f0:	cset	w9, ge  // ge = tcont
  42e9f4:	tbnz	w9, #0, 42eac0 <readlinkat@plt+0x2bb90>
  42e9f8:	ldr	x8, [sp, #5152]
  42e9fc:	ldur	x8, [x8, #-56]
  42ea00:	ldr	x9, [sp, #5152]
  42ea04:	ldr	x9, [x9]
  42ea08:	mov	x10, xzr
  42ea0c:	mul	x9, x10, x9
  42ea10:	ldr	x11, [sp, #5152]
  42ea14:	ldur	x11, [x11, #-56]
  42ea18:	add	x9, x9, x11
  42ea1c:	mul	x9, x10, x9
  42ea20:	subs	x9, x9, #0x1
  42ea24:	cmp	x9, #0x0
  42ea28:	cset	w12, ge  // ge = tcont
  42ea2c:	str	x8, [sp, #1248]
  42ea30:	tbnz	w12, #0, 42ea78 <readlinkat@plt+0x2bb48>
  42ea34:	ldr	x8, [sp, #5152]
  42ea38:	ldr	x8, [x8]
  42ea3c:	mov	x9, xzr
  42ea40:	mul	x8, x9, x8
  42ea44:	ldr	x10, [sp, #5152]
  42ea48:	ldur	x10, [x10, #-56]
  42ea4c:	add	x8, x8, x10
  42ea50:	mul	x8, x9, x8
  42ea54:	add	x8, x8, #0x1
  42ea58:	lsl	x8, x8, #62
  42ea5c:	subs	x8, x8, #0x1
  42ea60:	mov	x9, #0x2                   	// #2
  42ea64:	mul	x8, x8, x9
  42ea68:	add	x8, x8, #0x1
  42ea6c:	mvn	x8, x8
  42ea70:	str	x8, [sp, #1240]
  42ea74:	b	42eaa0 <readlinkat@plt+0x2bb70>
  42ea78:	ldr	x8, [sp, #5152]
  42ea7c:	ldr	x8, [x8]
  42ea80:	mov	x9, xzr
  42ea84:	mul	x8, x9, x8
  42ea88:	ldr	x10, [sp, #5152]
  42ea8c:	ldur	x10, [x10, #-56]
  42ea90:	add	x8, x8, x10
  42ea94:	mul	x8, x9, x8
  42ea98:	add	x8, x8, #0x0
  42ea9c:	str	x8, [sp, #1240]
  42eaa0:	ldr	x8, [sp, #1240]
  42eaa4:	ldr	x9, [sp, #5152]
  42eaa8:	ldr	x9, [x9]
  42eaac:	sdiv	x8, x8, x9
  42eab0:	ldr	x9, [sp, #1248]
  42eab4:	cmp	x9, x8
  42eab8:	b.lt	42ebe4 <readlinkat@plt+0x2bcb4>  // b.tstop
  42eabc:	b	42eb78 <readlinkat@plt+0x2bc48>
  42eac0:	ldr	x8, [sp, #5152]
  42eac4:	ldr	x8, [x8]
  42eac8:	mov	x9, xzr
  42eacc:	mul	x8, x9, x8
  42ead0:	ldr	x10, [sp, #5152]
  42ead4:	ldur	x10, [x10, #-56]
  42ead8:	add	x8, x8, x10
  42eadc:	mul	x8, x9, x8
  42eae0:	subs	x8, x8, #0x1
  42eae4:	cmp	x8, #0x0
  42eae8:	cset	w11, ge  // ge = tcont
  42eaec:	tbnz	w11, #0, 42eb30 <readlinkat@plt+0x2bc00>
  42eaf0:	ldr	x8, [sp, #5152]
  42eaf4:	ldr	x8, [x8]
  42eaf8:	mov	x9, xzr
  42eafc:	mul	x8, x9, x8
  42eb00:	ldr	x10, [sp, #5152]
  42eb04:	ldur	x10, [x10, #-56]
  42eb08:	add	x8, x8, x10
  42eb0c:	mul	x8, x9, x8
  42eb10:	add	x8, x8, #0x1
  42eb14:	lsl	x8, x8, #62
  42eb18:	subs	x8, x8, #0x1
  42eb1c:	mov	x9, #0x2                   	// #2
  42eb20:	mul	x8, x8, x9
  42eb24:	add	x8, x8, #0x1
  42eb28:	str	x8, [sp, #1232]
  42eb2c:	b	42eb58 <readlinkat@plt+0x2bc28>
  42eb30:	ldr	x8, [sp, #5152]
  42eb34:	ldr	x8, [x8]
  42eb38:	mov	x9, xzr
  42eb3c:	mul	x8, x9, x8
  42eb40:	ldr	x10, [sp, #5152]
  42eb44:	ldur	x10, [x10, #-56]
  42eb48:	add	x8, x8, x10
  42eb4c:	mul	x8, x9, x8
  42eb50:	subs	x8, x8, #0x1
  42eb54:	str	x8, [sp, #1232]
  42eb58:	ldr	x8, [sp, #1232]
  42eb5c:	ldr	x9, [sp, #5152]
  42eb60:	ldr	x9, [x9]
  42eb64:	sdiv	x8, x8, x9
  42eb68:	ldr	x9, [sp, #5152]
  42eb6c:	ldur	x9, [x9, #-56]
  42eb70:	cmp	x8, x9
  42eb74:	b.lt	42ebe4 <readlinkat@plt+0x2bcb4>  // b.tstop
  42eb78:	ldr	x8, [sp, #5152]
  42eb7c:	ldur	x8, [x8, #-56]
  42eb80:	ldr	x9, [sp, #5152]
  42eb84:	ldr	x9, [x9]
  42eb88:	mul	x8, x8, x9
  42eb8c:	mov	x9, xzr
  42eb90:	mul	x8, x9, x8
  42eb94:	subs	x8, x8, #0x1
  42eb98:	cmp	x8, #0x0
  42eb9c:	cset	w10, ge  // ge = tcont
  42eba0:	tbnz	w10, #0, 42ebc4 <readlinkat@plt+0x2bc94>
  42eba4:	ldr	x8, [sp, #5152]
  42eba8:	ldur	x8, [x8, #-56]
  42ebac:	ldr	x9, [sp, #5152]
  42ebb0:	ldr	x9, [x9]
  42ebb4:	mul	x8, x8, x9
  42ebb8:	mov	x9, #0xffffffff80000000    	// #-2147483648
  42ebbc:	cmp	x8, x9
  42ebc0:	b.lt	42ebe4 <readlinkat@plt+0x2bcb4>  // b.tstop
  42ebc4:	ldr	x8, [sp, #5152]
  42ebc8:	ldur	x8, [x8, #-56]
  42ebcc:	ldr	x9, [sp, #5152]
  42ebd0:	ldr	x9, [x9]
  42ebd4:	mul	x8, x8, x9
  42ebd8:	mov	x9, #0x7fffffff            	// #2147483647
  42ebdc:	cmp	x9, x8
  42ebe0:	b.ge	42ec10 <readlinkat@plt+0x2bce0>  // b.tcont
  42ebe4:	ldr	x8, [sp, #5152]
  42ebe8:	ldur	x8, [x8, #-56]
  42ebec:	ldr	x9, [sp, #5152]
  42ebf0:	ldr	x9, [x9]
  42ebf4:	mul	w8, w8, w9
  42ebf8:	mov	w0, w8
  42ebfc:	sxtw	x10, w0
  42ec00:	str	x10, [sp, #5088]
  42ec04:	ldr	w8, [sp, #2992]
  42ec08:	tbnz	w8, #0, 430100 <readlinkat@plt+0x2d1d0>
  42ec0c:	b	430104 <readlinkat@plt+0x2d1d4>
  42ec10:	ldr	x8, [sp, #5152]
  42ec14:	ldur	x8, [x8, #-56]
  42ec18:	ldr	x9, [sp, #5152]
  42ec1c:	ldr	x9, [x9]
  42ec20:	mul	w8, w8, w9
  42ec24:	mov	w0, w8
  42ec28:	sxtw	x10, w0
  42ec2c:	str	x10, [sp, #5088]
  42ec30:	ldr	w8, [sp, #2996]
  42ec34:	tbnz	w8, #0, 430100 <readlinkat@plt+0x2d1d0>
  42ec38:	b	430104 <readlinkat@plt+0x2d1d4>
  42ec3c:	ldr	w8, [sp, #2992]
  42ec40:	tbnz	w8, #0, 42ec48 <readlinkat@plt+0x2bd18>
  42ec44:	b	42f6a4 <readlinkat@plt+0x2c774>
  42ec48:	ldr	w8, [sp, #2996]
  42ec4c:	tbnz	w8, #0, 42ec54 <readlinkat@plt+0x2bd24>
  42ec50:	b	42f17c <readlinkat@plt+0x2c24c>
  42ec54:	ldr	x8, [sp, #5152]
  42ec58:	ldr	x8, [x8]
  42ec5c:	mov	x9, xzr
  42ec60:	mul	x8, x9, x8
  42ec64:	ldr	x10, [sp, #5152]
  42ec68:	ldur	x10, [x10, #-56]
  42ec6c:	add	x8, x8, x10
  42ec70:	mul	x8, x9, x8
  42ec74:	subs	x8, x8, #0x1
  42ec78:	cmp	x8, #0x0
  42ec7c:	cset	w11, ge  // ge = tcont
  42ec80:	tbnz	w11, #0, 42ecc8 <readlinkat@plt+0x2bd98>
  42ec84:	ldr	x8, [sp, #5152]
  42ec88:	ldr	x8, [x8]
  42ec8c:	mov	x9, xzr
  42ec90:	mul	x8, x9, x8
  42ec94:	ldr	x10, [sp, #5152]
  42ec98:	ldur	x10, [x10, #-56]
  42ec9c:	add	x8, x8, x10
  42eca0:	mul	x8, x9, x8
  42eca4:	add	x8, x8, #0x1
  42eca8:	lsl	x8, x8, #62
  42ecac:	subs	x8, x8, #0x1
  42ecb0:	mov	x9, #0x2                   	// #2
  42ecb4:	mul	x8, x8, x9
  42ecb8:	add	x8, x8, #0x1
  42ecbc:	mvn	x8, x8
  42ecc0:	str	x8, [sp, #1224]
  42ecc4:	b	42ecf0 <readlinkat@plt+0x2bdc0>
  42ecc8:	ldr	x8, [sp, #5152]
  42eccc:	ldr	x8, [x8]
  42ecd0:	mov	x9, xzr
  42ecd4:	mul	x8, x9, x8
  42ecd8:	ldr	x10, [sp, #5152]
  42ecdc:	ldur	x10, [x10, #-56]
  42ece0:	add	x8, x8, x10
  42ece4:	mul	x8, x9, x8
  42ece8:	add	x8, x8, #0x0
  42ecec:	str	x8, [sp, #1224]
  42ecf0:	ldr	x8, [sp, #1224]
  42ecf4:	cbnz	x8, 42ed50 <readlinkat@plt+0x2be20>
  42ecf8:	ldr	x8, [sp, #5152]
  42ecfc:	ldur	x8, [x8, #-56]
  42ed00:	cmp	x8, #0x0
  42ed04:	cset	w9, ge  // ge = tcont
  42ed08:	tbnz	w9, #0, 42ed24 <readlinkat@plt+0x2bdf4>
  42ed0c:	ldr	x8, [sp, #5152]
  42ed10:	ldr	x8, [x8]
  42ed14:	mov	x9, xzr
  42ed18:	cmp	x9, x8
  42ed1c:	cset	w10, lt  // lt = tstop
  42ed20:	tbnz	w10, #0, 42f134 <readlinkat@plt+0x2c204>
  42ed24:	ldr	x8, [sp, #5152]
  42ed28:	ldr	x8, [x8]
  42ed2c:	cmp	x8, #0x0
  42ed30:	cset	w9, ge  // ge = tcont
  42ed34:	tbnz	w9, #0, 42ed50 <readlinkat@plt+0x2be20>
  42ed38:	ldr	x8, [sp, #5152]
  42ed3c:	ldur	x8, [x8, #-56]
  42ed40:	mov	x9, xzr
  42ed44:	cmp	x9, x8
  42ed48:	cset	w10, lt  // lt = tstop
  42ed4c:	tbnz	w10, #0, 42f134 <readlinkat@plt+0x2c204>
  42ed50:	ldr	x8, [sp, #5152]
  42ed54:	ldr	x8, [x8]
  42ed58:	cmp	x8, #0x0
  42ed5c:	cset	w9, ge  // ge = tcont
  42ed60:	tbnz	w9, #0, 42ef1c <readlinkat@plt+0x2bfec>
  42ed64:	ldr	x8, [sp, #5152]
  42ed68:	ldur	x8, [x8, #-56]
  42ed6c:	cmp	x8, #0x0
  42ed70:	cset	w9, ge  // ge = tcont
  42ed74:	tbnz	w9, #0, 42ee3c <readlinkat@plt+0x2bf0c>
  42ed78:	ldr	x8, [sp, #5152]
  42ed7c:	ldur	x8, [x8, #-56]
  42ed80:	ldr	x9, [sp, #5152]
  42ed84:	ldr	x9, [x9]
  42ed88:	mov	x10, xzr
  42ed8c:	mul	x9, x10, x9
  42ed90:	ldr	x11, [sp, #5152]
  42ed94:	ldur	x11, [x11, #-56]
  42ed98:	add	x9, x9, x11
  42ed9c:	mul	x9, x10, x9
  42eda0:	subs	x9, x9, #0x1
  42eda4:	cmp	x9, #0x0
  42eda8:	cset	w12, ge  // ge = tcont
  42edac:	str	x8, [sp, #1216]
  42edb0:	tbnz	w12, #0, 42edf4 <readlinkat@plt+0x2bec4>
  42edb4:	ldr	x8, [sp, #5152]
  42edb8:	ldr	x8, [x8]
  42edbc:	mov	x9, xzr
  42edc0:	mul	x8, x9, x8
  42edc4:	ldr	x10, [sp, #5152]
  42edc8:	ldur	x10, [x10, #-56]
  42edcc:	add	x8, x8, x10
  42edd0:	mul	x8, x9, x8
  42edd4:	add	x8, x8, #0x1
  42edd8:	lsl	x8, x8, #62
  42eddc:	subs	x8, x8, #0x1
  42ede0:	mov	x9, #0x2                   	// #2
  42ede4:	mul	x8, x8, x9
  42ede8:	add	x8, x8, #0x1
  42edec:	str	x8, [sp, #1208]
  42edf0:	b	42ee1c <readlinkat@plt+0x2beec>
  42edf4:	ldr	x8, [sp, #5152]
  42edf8:	ldr	x8, [x8]
  42edfc:	mov	x9, xzr
  42ee00:	mul	x8, x9, x8
  42ee04:	ldr	x10, [sp, #5152]
  42ee08:	ldur	x10, [x10, #-56]
  42ee0c:	add	x8, x8, x10
  42ee10:	mul	x8, x9, x8
  42ee14:	subs	x8, x8, #0x1
  42ee18:	str	x8, [sp, #1208]
  42ee1c:	ldr	x8, [sp, #1208]
  42ee20:	ldr	x9, [sp, #5152]
  42ee24:	ldr	x9, [x9]
  42ee28:	sdiv	x8, x8, x9
  42ee2c:	ldr	x9, [sp, #1216]
  42ee30:	cmp	x9, x8
  42ee34:	b.lt	42f134 <readlinkat@plt+0x2c204>  // b.tstop
  42ee38:	b	42f0c8 <readlinkat@plt+0x2c198>
  42ee3c:	ldr	x8, [sp, #5152]
  42ee40:	ldr	x8, [x8]
  42ee44:	mov	x9, #0xffffffffffffffff    	// #-1
  42ee48:	cmp	x8, x9
  42ee4c:	b.ne	42ee5c <readlinkat@plt+0x2bf2c>  // b.any
  42ee50:	ldr	w8, [sp, #2996]
  42ee54:	tbnz	w8, #0, 42f134 <readlinkat@plt+0x2c204>
  42ee58:	b	42f0c8 <readlinkat@plt+0x2c198>
  42ee5c:	ldr	x8, [sp, #5152]
  42ee60:	ldr	x8, [x8]
  42ee64:	mov	x9, xzr
  42ee68:	mul	x8, x9, x8
  42ee6c:	ldr	x10, [sp, #5152]
  42ee70:	ldur	x10, [x10, #-56]
  42ee74:	add	x8, x8, x10
  42ee78:	mul	x8, x9, x8
  42ee7c:	subs	x8, x8, #0x1
  42ee80:	cmp	x8, #0x0
  42ee84:	cset	w11, ge  // ge = tcont
  42ee88:	tbnz	w11, #0, 42eed0 <readlinkat@plt+0x2bfa0>
  42ee8c:	ldr	x8, [sp, #5152]
  42ee90:	ldr	x8, [x8]
  42ee94:	mov	x9, xzr
  42ee98:	mul	x8, x9, x8
  42ee9c:	ldr	x10, [sp, #5152]
  42eea0:	ldur	x10, [x10, #-56]
  42eea4:	add	x8, x8, x10
  42eea8:	mul	x8, x9, x8
  42eeac:	add	x8, x8, #0x1
  42eeb0:	lsl	x8, x8, #62
  42eeb4:	subs	x8, x8, #0x1
  42eeb8:	mov	x9, #0x2                   	// #2
  42eebc:	mul	x8, x8, x9
  42eec0:	add	x8, x8, #0x1
  42eec4:	mvn	x8, x8
  42eec8:	str	x8, [sp, #1200]
  42eecc:	b	42eef8 <readlinkat@plt+0x2bfc8>
  42eed0:	ldr	x8, [sp, #5152]
  42eed4:	ldr	x8, [x8]
  42eed8:	mov	x9, xzr
  42eedc:	mul	x8, x9, x8
  42eee0:	ldr	x10, [sp, #5152]
  42eee4:	ldur	x10, [x10, #-56]
  42eee8:	add	x8, x8, x10
  42eeec:	mul	x8, x9, x8
  42eef0:	add	x8, x8, #0x0
  42eef4:	str	x8, [sp, #1200]
  42eef8:	ldr	x8, [sp, #1200]
  42eefc:	ldr	x9, [sp, #5152]
  42ef00:	ldr	x9, [x9]
  42ef04:	sdiv	x8, x8, x9
  42ef08:	ldr	x9, [sp, #5152]
  42ef0c:	ldur	x9, [x9, #-56]
  42ef10:	cmp	x8, x9
  42ef14:	b.lt	42f134 <readlinkat@plt+0x2c204>  // b.tstop
  42ef18:	b	42f0c8 <readlinkat@plt+0x2c198>
  42ef1c:	ldr	x8, [sp, #5152]
  42ef20:	ldr	x8, [x8]
  42ef24:	cbnz	x8, 42ef34 <readlinkat@plt+0x2c004>
  42ef28:	ldr	w8, [sp, #2996]
  42ef2c:	tbnz	w8, #0, 42f134 <readlinkat@plt+0x2c204>
  42ef30:	b	42f0c8 <readlinkat@plt+0x2c198>
  42ef34:	ldr	x8, [sp, #5152]
  42ef38:	ldur	x8, [x8, #-56]
  42ef3c:	cmp	x8, #0x0
  42ef40:	cset	w9, ge  // ge = tcont
  42ef44:	tbnz	w9, #0, 42f010 <readlinkat@plt+0x2c0e0>
  42ef48:	ldr	x8, [sp, #5152]
  42ef4c:	ldur	x8, [x8, #-56]
  42ef50:	ldr	x9, [sp, #5152]
  42ef54:	ldr	x9, [x9]
  42ef58:	mov	x10, xzr
  42ef5c:	mul	x9, x10, x9
  42ef60:	ldr	x11, [sp, #5152]
  42ef64:	ldur	x11, [x11, #-56]
  42ef68:	add	x9, x9, x11
  42ef6c:	mul	x9, x10, x9
  42ef70:	subs	x9, x9, #0x1
  42ef74:	cmp	x9, #0x0
  42ef78:	cset	w12, ge  // ge = tcont
  42ef7c:	str	x8, [sp, #1192]
  42ef80:	tbnz	w12, #0, 42efc8 <readlinkat@plt+0x2c098>
  42ef84:	ldr	x8, [sp, #5152]
  42ef88:	ldr	x8, [x8]
  42ef8c:	mov	x9, xzr
  42ef90:	mul	x8, x9, x8
  42ef94:	ldr	x10, [sp, #5152]
  42ef98:	ldur	x10, [x10, #-56]
  42ef9c:	add	x8, x8, x10
  42efa0:	mul	x8, x9, x8
  42efa4:	add	x8, x8, #0x1
  42efa8:	lsl	x8, x8, #62
  42efac:	subs	x8, x8, #0x1
  42efb0:	mov	x9, #0x2                   	// #2
  42efb4:	mul	x8, x8, x9
  42efb8:	add	x8, x8, #0x1
  42efbc:	mvn	x8, x8
  42efc0:	str	x8, [sp, #1184]
  42efc4:	b	42eff0 <readlinkat@plt+0x2c0c0>
  42efc8:	ldr	x8, [sp, #5152]
  42efcc:	ldr	x8, [x8]
  42efd0:	mov	x9, xzr
  42efd4:	mul	x8, x9, x8
  42efd8:	ldr	x10, [sp, #5152]
  42efdc:	ldur	x10, [x10, #-56]
  42efe0:	add	x8, x8, x10
  42efe4:	mul	x8, x9, x8
  42efe8:	add	x8, x8, #0x0
  42efec:	str	x8, [sp, #1184]
  42eff0:	ldr	x8, [sp, #1184]
  42eff4:	ldr	x9, [sp, #5152]
  42eff8:	ldr	x9, [x9]
  42effc:	sdiv	x8, x8, x9
  42f000:	ldr	x9, [sp, #1192]
  42f004:	cmp	x9, x8
  42f008:	b.lt	42f134 <readlinkat@plt+0x2c204>  // b.tstop
  42f00c:	b	42f0c8 <readlinkat@plt+0x2c198>
  42f010:	ldr	x8, [sp, #5152]
  42f014:	ldr	x8, [x8]
  42f018:	mov	x9, xzr
  42f01c:	mul	x8, x9, x8
  42f020:	ldr	x10, [sp, #5152]
  42f024:	ldur	x10, [x10, #-56]
  42f028:	add	x8, x8, x10
  42f02c:	mul	x8, x9, x8
  42f030:	subs	x8, x8, #0x1
  42f034:	cmp	x8, #0x0
  42f038:	cset	w11, ge  // ge = tcont
  42f03c:	tbnz	w11, #0, 42f080 <readlinkat@plt+0x2c150>
  42f040:	ldr	x8, [sp, #5152]
  42f044:	ldr	x8, [x8]
  42f048:	mov	x9, xzr
  42f04c:	mul	x8, x9, x8
  42f050:	ldr	x10, [sp, #5152]
  42f054:	ldur	x10, [x10, #-56]
  42f058:	add	x8, x8, x10
  42f05c:	mul	x8, x9, x8
  42f060:	add	x8, x8, #0x1
  42f064:	lsl	x8, x8, #62
  42f068:	subs	x8, x8, #0x1
  42f06c:	mov	x9, #0x2                   	// #2
  42f070:	mul	x8, x8, x9
  42f074:	add	x8, x8, #0x1
  42f078:	str	x8, [sp, #1176]
  42f07c:	b	42f0a8 <readlinkat@plt+0x2c178>
  42f080:	ldr	x8, [sp, #5152]
  42f084:	ldr	x8, [x8]
  42f088:	mov	x9, xzr
  42f08c:	mul	x8, x9, x8
  42f090:	ldr	x10, [sp, #5152]
  42f094:	ldur	x10, [x10, #-56]
  42f098:	add	x8, x8, x10
  42f09c:	mul	x8, x9, x8
  42f0a0:	subs	x8, x8, #0x1
  42f0a4:	str	x8, [sp, #1176]
  42f0a8:	ldr	x8, [sp, #1176]
  42f0ac:	ldr	x9, [sp, #5152]
  42f0b0:	ldr	x9, [x9]
  42f0b4:	sdiv	x8, x8, x9
  42f0b8:	ldr	x9, [sp, #5152]
  42f0bc:	ldur	x9, [x9, #-56]
  42f0c0:	cmp	x8, x9
  42f0c4:	b.lt	42f134 <readlinkat@plt+0x2c204>  // b.tstop
  42f0c8:	ldr	x8, [sp, #5152]
  42f0cc:	ldur	x8, [x8, #-56]
  42f0d0:	ldr	x9, [sp, #5152]
  42f0d4:	ldr	x9, [x9]
  42f0d8:	mul	x8, x8, x9
  42f0dc:	mov	x9, xzr
  42f0e0:	mul	x8, x9, x8
  42f0e4:	subs	x8, x8, #0x1
  42f0e8:	cmp	x8, #0x0
  42f0ec:	cset	w10, ge  // ge = tcont
  42f0f0:	tbnz	w10, #0, 42f114 <readlinkat@plt+0x2c1e4>
  42f0f4:	ldr	x8, [sp, #5152]
  42f0f8:	ldur	x8, [x8, #-56]
  42f0fc:	ldr	x9, [sp, #5152]
  42f100:	ldr	x9, [x9]
  42f104:	mul	x8, x8, x9
  42f108:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  42f10c:	cmp	x8, x9
  42f110:	b.lt	42f134 <readlinkat@plt+0x2c204>  // b.tstop
  42f114:	ldr	x8, [sp, #5152]
  42f118:	ldur	x8, [x8, #-56]
  42f11c:	ldr	x9, [sp, #5152]
  42f120:	ldr	x9, [x9]
  42f124:	mul	x8, x8, x9
  42f128:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  42f12c:	cmp	x9, x8
  42f130:	b.ge	42f158 <readlinkat@plt+0x2c228>  // b.tcont
  42f134:	ldr	x8, [sp, #5152]
  42f138:	ldur	x8, [x8, #-56]
  42f13c:	ldr	x9, [sp, #5152]
  42f140:	ldr	x9, [x9]
  42f144:	mul	x8, x8, x9
  42f148:	str	x8, [sp, #5088]
  42f14c:	ldr	w10, [sp, #2992]
  42f150:	tbnz	w10, #0, 430100 <readlinkat@plt+0x2d1d0>
  42f154:	b	430104 <readlinkat@plt+0x2d1d4>
  42f158:	ldr	x8, [sp, #5152]
  42f15c:	ldur	x8, [x8, #-56]
  42f160:	ldr	x9, [sp, #5152]
  42f164:	ldr	x9, [x9]
  42f168:	mul	x8, x8, x9
  42f16c:	str	x8, [sp, #5088]
  42f170:	ldr	w10, [sp, #2996]
  42f174:	tbnz	w10, #0, 430100 <readlinkat@plt+0x2d1d0>
  42f178:	b	430104 <readlinkat@plt+0x2d1d4>
  42f17c:	ldr	x8, [sp, #5152]
  42f180:	ldr	x8, [x8]
  42f184:	mov	x9, xzr
  42f188:	mul	x8, x9, x8
  42f18c:	ldr	x10, [sp, #5152]
  42f190:	ldur	x10, [x10, #-56]
  42f194:	add	x8, x8, x10
  42f198:	mul	x8, x9, x8
  42f19c:	subs	x8, x8, #0x1
  42f1a0:	cmp	x8, #0x0
  42f1a4:	cset	w11, ge  // ge = tcont
  42f1a8:	tbnz	w11, #0, 42f1f0 <readlinkat@plt+0x2c2c0>
  42f1ac:	ldr	x8, [sp, #5152]
  42f1b0:	ldr	x8, [x8]
  42f1b4:	mov	x9, xzr
  42f1b8:	mul	x8, x9, x8
  42f1bc:	ldr	x10, [sp, #5152]
  42f1c0:	ldur	x10, [x10, #-56]
  42f1c4:	add	x8, x8, x10
  42f1c8:	mul	x8, x9, x8
  42f1cc:	add	x8, x8, #0x1
  42f1d0:	lsl	x8, x8, #62
  42f1d4:	subs	x8, x8, #0x1
  42f1d8:	mov	x9, #0x2                   	// #2
  42f1dc:	mul	x8, x8, x9
  42f1e0:	add	x8, x8, #0x1
  42f1e4:	mvn	x8, x8
  42f1e8:	str	x8, [sp, #1168]
  42f1ec:	b	42f218 <readlinkat@plt+0x2c2e8>
  42f1f0:	ldr	x8, [sp, #5152]
  42f1f4:	ldr	x8, [x8]
  42f1f8:	mov	x9, xzr
  42f1fc:	mul	x8, x9, x8
  42f200:	ldr	x10, [sp, #5152]
  42f204:	ldur	x10, [x10, #-56]
  42f208:	add	x8, x8, x10
  42f20c:	mul	x8, x9, x8
  42f210:	add	x8, x8, #0x0
  42f214:	str	x8, [sp, #1168]
  42f218:	ldr	x8, [sp, #1168]
  42f21c:	cbnz	x8, 42f278 <readlinkat@plt+0x2c348>
  42f220:	ldr	x8, [sp, #5152]
  42f224:	ldur	x8, [x8, #-56]
  42f228:	cmp	x8, #0x0
  42f22c:	cset	w9, ge  // ge = tcont
  42f230:	tbnz	w9, #0, 42f24c <readlinkat@plt+0x2c31c>
  42f234:	ldr	x8, [sp, #5152]
  42f238:	ldr	x8, [x8]
  42f23c:	mov	x9, xzr
  42f240:	cmp	x9, x8
  42f244:	cset	w10, lt  // lt = tstop
  42f248:	tbnz	w10, #0, 42f65c <readlinkat@plt+0x2c72c>
  42f24c:	ldr	x8, [sp, #5152]
  42f250:	ldr	x8, [x8]
  42f254:	cmp	x8, #0x0
  42f258:	cset	w9, ge  // ge = tcont
  42f25c:	tbnz	w9, #0, 42f278 <readlinkat@plt+0x2c348>
  42f260:	ldr	x8, [sp, #5152]
  42f264:	ldur	x8, [x8, #-56]
  42f268:	mov	x9, xzr
  42f26c:	cmp	x9, x8
  42f270:	cset	w10, lt  // lt = tstop
  42f274:	tbnz	w10, #0, 42f65c <readlinkat@plt+0x2c72c>
  42f278:	ldr	x8, [sp, #5152]
  42f27c:	ldr	x8, [x8]
  42f280:	cmp	x8, #0x0
  42f284:	cset	w9, ge  // ge = tcont
  42f288:	tbnz	w9, #0, 42f444 <readlinkat@plt+0x2c514>
  42f28c:	ldr	x8, [sp, #5152]
  42f290:	ldur	x8, [x8, #-56]
  42f294:	cmp	x8, #0x0
  42f298:	cset	w9, ge  // ge = tcont
  42f29c:	tbnz	w9, #0, 42f364 <readlinkat@plt+0x2c434>
  42f2a0:	ldr	x8, [sp, #5152]
  42f2a4:	ldur	x8, [x8, #-56]
  42f2a8:	ldr	x9, [sp, #5152]
  42f2ac:	ldr	x9, [x9]
  42f2b0:	mov	x10, xzr
  42f2b4:	mul	x9, x10, x9
  42f2b8:	ldr	x11, [sp, #5152]
  42f2bc:	ldur	x11, [x11, #-56]
  42f2c0:	add	x9, x9, x11
  42f2c4:	mul	x9, x10, x9
  42f2c8:	subs	x9, x9, #0x1
  42f2cc:	cmp	x9, #0x0
  42f2d0:	cset	w12, ge  // ge = tcont
  42f2d4:	str	x8, [sp, #1160]
  42f2d8:	tbnz	w12, #0, 42f31c <readlinkat@plt+0x2c3ec>
  42f2dc:	ldr	x8, [sp, #5152]
  42f2e0:	ldr	x8, [x8]
  42f2e4:	mov	x9, xzr
  42f2e8:	mul	x8, x9, x8
  42f2ec:	ldr	x10, [sp, #5152]
  42f2f0:	ldur	x10, [x10, #-56]
  42f2f4:	add	x8, x8, x10
  42f2f8:	mul	x8, x9, x8
  42f2fc:	add	x8, x8, #0x1
  42f300:	lsl	x8, x8, #62
  42f304:	subs	x8, x8, #0x1
  42f308:	mov	x9, #0x2                   	// #2
  42f30c:	mul	x8, x8, x9
  42f310:	add	x8, x8, #0x1
  42f314:	str	x8, [sp, #1152]
  42f318:	b	42f344 <readlinkat@plt+0x2c414>
  42f31c:	ldr	x8, [sp, #5152]
  42f320:	ldr	x8, [x8]
  42f324:	mov	x9, xzr
  42f328:	mul	x8, x9, x8
  42f32c:	ldr	x10, [sp, #5152]
  42f330:	ldur	x10, [x10, #-56]
  42f334:	add	x8, x8, x10
  42f338:	mul	x8, x9, x8
  42f33c:	subs	x8, x8, #0x1
  42f340:	str	x8, [sp, #1152]
  42f344:	ldr	x8, [sp, #1152]
  42f348:	ldr	x9, [sp, #5152]
  42f34c:	ldr	x9, [x9]
  42f350:	sdiv	x8, x8, x9
  42f354:	ldr	x9, [sp, #1160]
  42f358:	cmp	x9, x8
  42f35c:	b.lt	42f65c <readlinkat@plt+0x2c72c>  // b.tstop
  42f360:	b	42f5f0 <readlinkat@plt+0x2c6c0>
  42f364:	ldr	x8, [sp, #5152]
  42f368:	ldr	x8, [x8]
  42f36c:	mov	x9, #0xffffffffffffffff    	// #-1
  42f370:	cmp	x8, x9
  42f374:	b.ne	42f384 <readlinkat@plt+0x2c454>  // b.any
  42f378:	ldr	w8, [sp, #2996]
  42f37c:	tbnz	w8, #0, 42f65c <readlinkat@plt+0x2c72c>
  42f380:	b	42f5f0 <readlinkat@plt+0x2c6c0>
  42f384:	ldr	x8, [sp, #5152]
  42f388:	ldr	x8, [x8]
  42f38c:	mov	x9, xzr
  42f390:	mul	x8, x9, x8
  42f394:	ldr	x10, [sp, #5152]
  42f398:	ldur	x10, [x10, #-56]
  42f39c:	add	x8, x8, x10
  42f3a0:	mul	x8, x9, x8
  42f3a4:	subs	x8, x8, #0x1
  42f3a8:	cmp	x8, #0x0
  42f3ac:	cset	w11, ge  // ge = tcont
  42f3b0:	tbnz	w11, #0, 42f3f8 <readlinkat@plt+0x2c4c8>
  42f3b4:	ldr	x8, [sp, #5152]
  42f3b8:	ldr	x8, [x8]
  42f3bc:	mov	x9, xzr
  42f3c0:	mul	x8, x9, x8
  42f3c4:	ldr	x10, [sp, #5152]
  42f3c8:	ldur	x10, [x10, #-56]
  42f3cc:	add	x8, x8, x10
  42f3d0:	mul	x8, x9, x8
  42f3d4:	add	x8, x8, #0x1
  42f3d8:	lsl	x8, x8, #62
  42f3dc:	subs	x8, x8, #0x1
  42f3e0:	mov	x9, #0x2                   	// #2
  42f3e4:	mul	x8, x8, x9
  42f3e8:	add	x8, x8, #0x1
  42f3ec:	mvn	x8, x8
  42f3f0:	str	x8, [sp, #1144]
  42f3f4:	b	42f420 <readlinkat@plt+0x2c4f0>
  42f3f8:	ldr	x8, [sp, #5152]
  42f3fc:	ldr	x8, [x8]
  42f400:	mov	x9, xzr
  42f404:	mul	x8, x9, x8
  42f408:	ldr	x10, [sp, #5152]
  42f40c:	ldur	x10, [x10, #-56]
  42f410:	add	x8, x8, x10
  42f414:	mul	x8, x9, x8
  42f418:	add	x8, x8, #0x0
  42f41c:	str	x8, [sp, #1144]
  42f420:	ldr	x8, [sp, #1144]
  42f424:	ldr	x9, [sp, #5152]
  42f428:	ldr	x9, [x9]
  42f42c:	sdiv	x8, x8, x9
  42f430:	ldr	x9, [sp, #5152]
  42f434:	ldur	x9, [x9, #-56]
  42f438:	cmp	x8, x9
  42f43c:	b.lt	42f65c <readlinkat@plt+0x2c72c>  // b.tstop
  42f440:	b	42f5f0 <readlinkat@plt+0x2c6c0>
  42f444:	ldr	x8, [sp, #5152]
  42f448:	ldr	x8, [x8]
  42f44c:	cbnz	x8, 42f45c <readlinkat@plt+0x2c52c>
  42f450:	ldr	w8, [sp, #2996]
  42f454:	tbnz	w8, #0, 42f65c <readlinkat@plt+0x2c72c>
  42f458:	b	42f5f0 <readlinkat@plt+0x2c6c0>
  42f45c:	ldr	x8, [sp, #5152]
  42f460:	ldur	x8, [x8, #-56]
  42f464:	cmp	x8, #0x0
  42f468:	cset	w9, ge  // ge = tcont
  42f46c:	tbnz	w9, #0, 42f538 <readlinkat@plt+0x2c608>
  42f470:	ldr	x8, [sp, #5152]
  42f474:	ldur	x8, [x8, #-56]
  42f478:	ldr	x9, [sp, #5152]
  42f47c:	ldr	x9, [x9]
  42f480:	mov	x10, xzr
  42f484:	mul	x9, x10, x9
  42f488:	ldr	x11, [sp, #5152]
  42f48c:	ldur	x11, [x11, #-56]
  42f490:	add	x9, x9, x11
  42f494:	mul	x9, x10, x9
  42f498:	subs	x9, x9, #0x1
  42f49c:	cmp	x9, #0x0
  42f4a0:	cset	w12, ge  // ge = tcont
  42f4a4:	str	x8, [sp, #1136]
  42f4a8:	tbnz	w12, #0, 42f4f0 <readlinkat@plt+0x2c5c0>
  42f4ac:	ldr	x8, [sp, #5152]
  42f4b0:	ldr	x8, [x8]
  42f4b4:	mov	x9, xzr
  42f4b8:	mul	x8, x9, x8
  42f4bc:	ldr	x10, [sp, #5152]
  42f4c0:	ldur	x10, [x10, #-56]
  42f4c4:	add	x8, x8, x10
  42f4c8:	mul	x8, x9, x8
  42f4cc:	add	x8, x8, #0x1
  42f4d0:	lsl	x8, x8, #62
  42f4d4:	subs	x8, x8, #0x1
  42f4d8:	mov	x9, #0x2                   	// #2
  42f4dc:	mul	x8, x8, x9
  42f4e0:	add	x8, x8, #0x1
  42f4e4:	mvn	x8, x8
  42f4e8:	str	x8, [sp, #1128]
  42f4ec:	b	42f518 <readlinkat@plt+0x2c5e8>
  42f4f0:	ldr	x8, [sp, #5152]
  42f4f4:	ldr	x8, [x8]
  42f4f8:	mov	x9, xzr
  42f4fc:	mul	x8, x9, x8
  42f500:	ldr	x10, [sp, #5152]
  42f504:	ldur	x10, [x10, #-56]
  42f508:	add	x8, x8, x10
  42f50c:	mul	x8, x9, x8
  42f510:	add	x8, x8, #0x0
  42f514:	str	x8, [sp, #1128]
  42f518:	ldr	x8, [sp, #1128]
  42f51c:	ldr	x9, [sp, #5152]
  42f520:	ldr	x9, [x9]
  42f524:	sdiv	x8, x8, x9
  42f528:	ldr	x9, [sp, #1136]
  42f52c:	cmp	x9, x8
  42f530:	b.lt	42f65c <readlinkat@plt+0x2c72c>  // b.tstop
  42f534:	b	42f5f0 <readlinkat@plt+0x2c6c0>
  42f538:	ldr	x8, [sp, #5152]
  42f53c:	ldr	x8, [x8]
  42f540:	mov	x9, xzr
  42f544:	mul	x8, x9, x8
  42f548:	ldr	x10, [sp, #5152]
  42f54c:	ldur	x10, [x10, #-56]
  42f550:	add	x8, x8, x10
  42f554:	mul	x8, x9, x8
  42f558:	subs	x8, x8, #0x1
  42f55c:	cmp	x8, #0x0
  42f560:	cset	w11, ge  // ge = tcont
  42f564:	tbnz	w11, #0, 42f5a8 <readlinkat@plt+0x2c678>
  42f568:	ldr	x8, [sp, #5152]
  42f56c:	ldr	x8, [x8]
  42f570:	mov	x9, xzr
  42f574:	mul	x8, x9, x8
  42f578:	ldr	x10, [sp, #5152]
  42f57c:	ldur	x10, [x10, #-56]
  42f580:	add	x8, x8, x10
  42f584:	mul	x8, x9, x8
  42f588:	add	x8, x8, #0x1
  42f58c:	lsl	x8, x8, #62
  42f590:	subs	x8, x8, #0x1
  42f594:	mov	x9, #0x2                   	// #2
  42f598:	mul	x8, x8, x9
  42f59c:	add	x8, x8, #0x1
  42f5a0:	str	x8, [sp, #1120]
  42f5a4:	b	42f5d0 <readlinkat@plt+0x2c6a0>
  42f5a8:	ldr	x8, [sp, #5152]
  42f5ac:	ldr	x8, [x8]
  42f5b0:	mov	x9, xzr
  42f5b4:	mul	x8, x9, x8
  42f5b8:	ldr	x10, [sp, #5152]
  42f5bc:	ldur	x10, [x10, #-56]
  42f5c0:	add	x8, x8, x10
  42f5c4:	mul	x8, x9, x8
  42f5c8:	subs	x8, x8, #0x1
  42f5cc:	str	x8, [sp, #1120]
  42f5d0:	ldr	x8, [sp, #1120]
  42f5d4:	ldr	x9, [sp, #5152]
  42f5d8:	ldr	x9, [x9]
  42f5dc:	sdiv	x8, x8, x9
  42f5e0:	ldr	x9, [sp, #5152]
  42f5e4:	ldur	x9, [x9, #-56]
  42f5e8:	cmp	x8, x9
  42f5ec:	b.lt	42f65c <readlinkat@plt+0x2c72c>  // b.tstop
  42f5f0:	ldr	x8, [sp, #5152]
  42f5f4:	ldur	x8, [x8, #-56]
  42f5f8:	ldr	x9, [sp, #5152]
  42f5fc:	ldr	x9, [x9]
  42f600:	mul	x8, x8, x9
  42f604:	mov	x9, xzr
  42f608:	mul	x8, x9, x8
  42f60c:	subs	x8, x8, #0x1
  42f610:	cmp	x8, #0x0
  42f614:	cset	w10, ge  // ge = tcont
  42f618:	tbnz	w10, #0, 42f63c <readlinkat@plt+0x2c70c>
  42f61c:	ldr	x8, [sp, #5152]
  42f620:	ldur	x8, [x8, #-56]
  42f624:	ldr	x9, [sp, #5152]
  42f628:	ldr	x9, [x9]
  42f62c:	mul	x8, x8, x9
  42f630:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  42f634:	cmp	x8, x9
  42f638:	b.lt	42f65c <readlinkat@plt+0x2c72c>  // b.tstop
  42f63c:	ldr	x8, [sp, #5152]
  42f640:	ldur	x8, [x8, #-56]
  42f644:	ldr	x9, [sp, #5152]
  42f648:	ldr	x9, [x9]
  42f64c:	mul	x8, x8, x9
  42f650:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  42f654:	cmp	x9, x8
  42f658:	b.ge	42f680 <readlinkat@plt+0x2c750>  // b.tcont
  42f65c:	ldr	x8, [sp, #5152]
  42f660:	ldur	x8, [x8, #-56]
  42f664:	ldr	x9, [sp, #5152]
  42f668:	ldr	x9, [x9]
  42f66c:	mul	x8, x8, x9
  42f670:	str	x8, [sp, #5088]
  42f674:	ldr	w10, [sp, #2992]
  42f678:	tbnz	w10, #0, 430100 <readlinkat@plt+0x2d1d0>
  42f67c:	b	430104 <readlinkat@plt+0x2d1d4>
  42f680:	ldr	x8, [sp, #5152]
  42f684:	ldur	x8, [x8, #-56]
  42f688:	ldr	x9, [sp, #5152]
  42f68c:	ldr	x9, [x9]
  42f690:	mul	x8, x8, x9
  42f694:	str	x8, [sp, #5088]
  42f698:	ldr	w10, [sp, #2996]
  42f69c:	tbnz	w10, #0, 430100 <readlinkat@plt+0x2d1d0>
  42f6a0:	b	430104 <readlinkat@plt+0x2d1d4>
  42f6a4:	ldr	w8, [sp, #2996]
  42f6a8:	tbnz	w8, #0, 42f6b0 <readlinkat@plt+0x2c780>
  42f6ac:	b	42fbd8 <readlinkat@plt+0x2cca8>
  42f6b0:	ldr	x8, [sp, #5152]
  42f6b4:	ldr	x8, [x8]
  42f6b8:	mov	x9, xzr
  42f6bc:	mul	x8, x9, x8
  42f6c0:	ldr	x10, [sp, #5152]
  42f6c4:	ldur	x10, [x10, #-56]
  42f6c8:	add	x8, x8, x10
  42f6cc:	mul	x8, x9, x8
  42f6d0:	subs	x8, x8, #0x1
  42f6d4:	cmp	x8, #0x0
  42f6d8:	cset	w11, ge  // ge = tcont
  42f6dc:	tbnz	w11, #0, 42f724 <readlinkat@plt+0x2c7f4>
  42f6e0:	ldr	x8, [sp, #5152]
  42f6e4:	ldr	x8, [x8]
  42f6e8:	mov	x9, xzr
  42f6ec:	mul	x8, x9, x8
  42f6f0:	ldr	x10, [sp, #5152]
  42f6f4:	ldur	x10, [x10, #-56]
  42f6f8:	add	x8, x8, x10
  42f6fc:	mul	x8, x9, x8
  42f700:	add	x8, x8, #0x1
  42f704:	lsl	x8, x8, #62
  42f708:	subs	x8, x8, #0x1
  42f70c:	mov	x9, #0x2                   	// #2
  42f710:	mul	x8, x8, x9
  42f714:	add	x8, x8, #0x1
  42f718:	mvn	x8, x8
  42f71c:	str	x8, [sp, #1112]
  42f720:	b	42f74c <readlinkat@plt+0x2c81c>
  42f724:	ldr	x8, [sp, #5152]
  42f728:	ldr	x8, [x8]
  42f72c:	mov	x9, xzr
  42f730:	mul	x8, x9, x8
  42f734:	ldr	x10, [sp, #5152]
  42f738:	ldur	x10, [x10, #-56]
  42f73c:	add	x8, x8, x10
  42f740:	mul	x8, x9, x8
  42f744:	add	x8, x8, #0x0
  42f748:	str	x8, [sp, #1112]
  42f74c:	ldr	x8, [sp, #1112]
  42f750:	cbnz	x8, 42f7ac <readlinkat@plt+0x2c87c>
  42f754:	ldr	x8, [sp, #5152]
  42f758:	ldur	x8, [x8, #-56]
  42f75c:	cmp	x8, #0x0
  42f760:	cset	w9, ge  // ge = tcont
  42f764:	tbnz	w9, #0, 42f780 <readlinkat@plt+0x2c850>
  42f768:	ldr	x8, [sp, #5152]
  42f76c:	ldr	x8, [x8]
  42f770:	mov	x9, xzr
  42f774:	cmp	x9, x8
  42f778:	cset	w10, lt  // lt = tstop
  42f77c:	tbnz	w10, #0, 42fb90 <readlinkat@plt+0x2cc60>
  42f780:	ldr	x8, [sp, #5152]
  42f784:	ldr	x8, [x8]
  42f788:	cmp	x8, #0x0
  42f78c:	cset	w9, ge  // ge = tcont
  42f790:	tbnz	w9, #0, 42f7ac <readlinkat@plt+0x2c87c>
  42f794:	ldr	x8, [sp, #5152]
  42f798:	ldur	x8, [x8, #-56]
  42f79c:	mov	x9, xzr
  42f7a0:	cmp	x9, x8
  42f7a4:	cset	w10, lt  // lt = tstop
  42f7a8:	tbnz	w10, #0, 42fb90 <readlinkat@plt+0x2cc60>
  42f7ac:	ldr	x8, [sp, #5152]
  42f7b0:	ldr	x8, [x8]
  42f7b4:	cmp	x8, #0x0
  42f7b8:	cset	w9, ge  // ge = tcont
  42f7bc:	tbnz	w9, #0, 42f978 <readlinkat@plt+0x2ca48>
  42f7c0:	ldr	x8, [sp, #5152]
  42f7c4:	ldur	x8, [x8, #-56]
  42f7c8:	cmp	x8, #0x0
  42f7cc:	cset	w9, ge  // ge = tcont
  42f7d0:	tbnz	w9, #0, 42f898 <readlinkat@plt+0x2c968>
  42f7d4:	ldr	x8, [sp, #5152]
  42f7d8:	ldur	x8, [x8, #-56]
  42f7dc:	ldr	x9, [sp, #5152]
  42f7e0:	ldr	x9, [x9]
  42f7e4:	mov	x10, xzr
  42f7e8:	mul	x9, x10, x9
  42f7ec:	ldr	x11, [sp, #5152]
  42f7f0:	ldur	x11, [x11, #-56]
  42f7f4:	add	x9, x9, x11
  42f7f8:	mul	x9, x10, x9
  42f7fc:	subs	x9, x9, #0x1
  42f800:	cmp	x9, #0x0
  42f804:	cset	w12, ge  // ge = tcont
  42f808:	str	x8, [sp, #1104]
  42f80c:	tbnz	w12, #0, 42f850 <readlinkat@plt+0x2c920>
  42f810:	ldr	x8, [sp, #5152]
  42f814:	ldr	x8, [x8]
  42f818:	mov	x9, xzr
  42f81c:	mul	x8, x9, x8
  42f820:	ldr	x10, [sp, #5152]
  42f824:	ldur	x10, [x10, #-56]
  42f828:	add	x8, x8, x10
  42f82c:	mul	x8, x9, x8
  42f830:	add	x8, x8, #0x1
  42f834:	lsl	x8, x8, #62
  42f838:	subs	x8, x8, #0x1
  42f83c:	mov	x9, #0x2                   	// #2
  42f840:	mul	x8, x8, x9
  42f844:	add	x8, x8, #0x1
  42f848:	str	x8, [sp, #1096]
  42f84c:	b	42f878 <readlinkat@plt+0x2c948>
  42f850:	ldr	x8, [sp, #5152]
  42f854:	ldr	x8, [x8]
  42f858:	mov	x9, xzr
  42f85c:	mul	x8, x9, x8
  42f860:	ldr	x10, [sp, #5152]
  42f864:	ldur	x10, [x10, #-56]
  42f868:	add	x8, x8, x10
  42f86c:	mul	x8, x9, x8
  42f870:	subs	x8, x8, #0x1
  42f874:	str	x8, [sp, #1096]
  42f878:	ldr	x8, [sp, #1096]
  42f87c:	ldr	x9, [sp, #5152]
  42f880:	ldr	x9, [x9]
  42f884:	sdiv	x8, x8, x9
  42f888:	ldr	x9, [sp, #1104]
  42f88c:	cmp	x9, x8
  42f890:	b.lt	42fb90 <readlinkat@plt+0x2cc60>  // b.tstop
  42f894:	b	42fb24 <readlinkat@plt+0x2cbf4>
  42f898:	ldr	x8, [sp, #5152]
  42f89c:	ldr	x8, [x8]
  42f8a0:	mov	x9, #0xffffffffffffffff    	// #-1
  42f8a4:	cmp	x8, x9
  42f8a8:	b.ne	42f8b8 <readlinkat@plt+0x2c988>  // b.any
  42f8ac:	ldr	w8, [sp, #2996]
  42f8b0:	tbnz	w8, #0, 42fb90 <readlinkat@plt+0x2cc60>
  42f8b4:	b	42fb24 <readlinkat@plt+0x2cbf4>
  42f8b8:	ldr	x8, [sp, #5152]
  42f8bc:	ldr	x8, [x8]
  42f8c0:	mov	x9, xzr
  42f8c4:	mul	x8, x9, x8
  42f8c8:	ldr	x10, [sp, #5152]
  42f8cc:	ldur	x10, [x10, #-56]
  42f8d0:	add	x8, x8, x10
  42f8d4:	mul	x8, x9, x8
  42f8d8:	subs	x8, x8, #0x1
  42f8dc:	cmp	x8, #0x0
  42f8e0:	cset	w11, ge  // ge = tcont
  42f8e4:	tbnz	w11, #0, 42f92c <readlinkat@plt+0x2c9fc>
  42f8e8:	ldr	x8, [sp, #5152]
  42f8ec:	ldr	x8, [x8]
  42f8f0:	mov	x9, xzr
  42f8f4:	mul	x8, x9, x8
  42f8f8:	ldr	x10, [sp, #5152]
  42f8fc:	ldur	x10, [x10, #-56]
  42f900:	add	x8, x8, x10
  42f904:	mul	x8, x9, x8
  42f908:	add	x8, x8, #0x1
  42f90c:	lsl	x8, x8, #62
  42f910:	subs	x8, x8, #0x1
  42f914:	mov	x9, #0x2                   	// #2
  42f918:	mul	x8, x8, x9
  42f91c:	add	x8, x8, #0x1
  42f920:	mvn	x8, x8
  42f924:	str	x8, [sp, #1088]
  42f928:	b	42f954 <readlinkat@plt+0x2ca24>
  42f92c:	ldr	x8, [sp, #5152]
  42f930:	ldr	x8, [x8]
  42f934:	mov	x9, xzr
  42f938:	mul	x8, x9, x8
  42f93c:	ldr	x10, [sp, #5152]
  42f940:	ldur	x10, [x10, #-56]
  42f944:	add	x8, x8, x10
  42f948:	mul	x8, x9, x8
  42f94c:	add	x8, x8, #0x0
  42f950:	str	x8, [sp, #1088]
  42f954:	ldr	x8, [sp, #1088]
  42f958:	ldr	x9, [sp, #5152]
  42f95c:	ldr	x9, [x9]
  42f960:	sdiv	x8, x8, x9
  42f964:	ldr	x9, [sp, #5152]
  42f968:	ldur	x9, [x9, #-56]
  42f96c:	cmp	x8, x9
  42f970:	b.lt	42fb90 <readlinkat@plt+0x2cc60>  // b.tstop
  42f974:	b	42fb24 <readlinkat@plt+0x2cbf4>
  42f978:	ldr	x8, [sp, #5152]
  42f97c:	ldr	x8, [x8]
  42f980:	cbnz	x8, 42f990 <readlinkat@plt+0x2ca60>
  42f984:	ldr	w8, [sp, #2996]
  42f988:	tbnz	w8, #0, 42fb90 <readlinkat@plt+0x2cc60>
  42f98c:	b	42fb24 <readlinkat@plt+0x2cbf4>
  42f990:	ldr	x8, [sp, #5152]
  42f994:	ldur	x8, [x8, #-56]
  42f998:	cmp	x8, #0x0
  42f99c:	cset	w9, ge  // ge = tcont
  42f9a0:	tbnz	w9, #0, 42fa6c <readlinkat@plt+0x2cb3c>
  42f9a4:	ldr	x8, [sp, #5152]
  42f9a8:	ldur	x8, [x8, #-56]
  42f9ac:	ldr	x9, [sp, #5152]
  42f9b0:	ldr	x9, [x9]
  42f9b4:	mov	x10, xzr
  42f9b8:	mul	x9, x10, x9
  42f9bc:	ldr	x11, [sp, #5152]
  42f9c0:	ldur	x11, [x11, #-56]
  42f9c4:	add	x9, x9, x11
  42f9c8:	mul	x9, x10, x9
  42f9cc:	subs	x9, x9, #0x1
  42f9d0:	cmp	x9, #0x0
  42f9d4:	cset	w12, ge  // ge = tcont
  42f9d8:	str	x8, [sp, #1080]
  42f9dc:	tbnz	w12, #0, 42fa24 <readlinkat@plt+0x2caf4>
  42f9e0:	ldr	x8, [sp, #5152]
  42f9e4:	ldr	x8, [x8]
  42f9e8:	mov	x9, xzr
  42f9ec:	mul	x8, x9, x8
  42f9f0:	ldr	x10, [sp, #5152]
  42f9f4:	ldur	x10, [x10, #-56]
  42f9f8:	add	x8, x8, x10
  42f9fc:	mul	x8, x9, x8
  42fa00:	add	x8, x8, #0x1
  42fa04:	lsl	x8, x8, #62
  42fa08:	subs	x8, x8, #0x1
  42fa0c:	mov	x9, #0x2                   	// #2
  42fa10:	mul	x8, x8, x9
  42fa14:	add	x8, x8, #0x1
  42fa18:	mvn	x8, x8
  42fa1c:	str	x8, [sp, #1072]
  42fa20:	b	42fa4c <readlinkat@plt+0x2cb1c>
  42fa24:	ldr	x8, [sp, #5152]
  42fa28:	ldr	x8, [x8]
  42fa2c:	mov	x9, xzr
  42fa30:	mul	x8, x9, x8
  42fa34:	ldr	x10, [sp, #5152]
  42fa38:	ldur	x10, [x10, #-56]
  42fa3c:	add	x8, x8, x10
  42fa40:	mul	x8, x9, x8
  42fa44:	add	x8, x8, #0x0
  42fa48:	str	x8, [sp, #1072]
  42fa4c:	ldr	x8, [sp, #1072]
  42fa50:	ldr	x9, [sp, #5152]
  42fa54:	ldr	x9, [x9]
  42fa58:	sdiv	x8, x8, x9
  42fa5c:	ldr	x9, [sp, #1080]
  42fa60:	cmp	x9, x8
  42fa64:	b.lt	42fb90 <readlinkat@plt+0x2cc60>  // b.tstop
  42fa68:	b	42fb24 <readlinkat@plt+0x2cbf4>
  42fa6c:	ldr	x8, [sp, #5152]
  42fa70:	ldr	x8, [x8]
  42fa74:	mov	x9, xzr
  42fa78:	mul	x8, x9, x8
  42fa7c:	ldr	x10, [sp, #5152]
  42fa80:	ldur	x10, [x10, #-56]
  42fa84:	add	x8, x8, x10
  42fa88:	mul	x8, x9, x8
  42fa8c:	subs	x8, x8, #0x1
  42fa90:	cmp	x8, #0x0
  42fa94:	cset	w11, ge  // ge = tcont
  42fa98:	tbnz	w11, #0, 42fadc <readlinkat@plt+0x2cbac>
  42fa9c:	ldr	x8, [sp, #5152]
  42faa0:	ldr	x8, [x8]
  42faa4:	mov	x9, xzr
  42faa8:	mul	x8, x9, x8
  42faac:	ldr	x10, [sp, #5152]
  42fab0:	ldur	x10, [x10, #-56]
  42fab4:	add	x8, x8, x10
  42fab8:	mul	x8, x9, x8
  42fabc:	add	x8, x8, #0x1
  42fac0:	lsl	x8, x8, #62
  42fac4:	subs	x8, x8, #0x1
  42fac8:	mov	x9, #0x2                   	// #2
  42facc:	mul	x8, x8, x9
  42fad0:	add	x8, x8, #0x1
  42fad4:	str	x8, [sp, #1064]
  42fad8:	b	42fb04 <readlinkat@plt+0x2cbd4>
  42fadc:	ldr	x8, [sp, #5152]
  42fae0:	ldr	x8, [x8]
  42fae4:	mov	x9, xzr
  42fae8:	mul	x8, x9, x8
  42faec:	ldr	x10, [sp, #5152]
  42faf0:	ldur	x10, [x10, #-56]
  42faf4:	add	x8, x8, x10
  42faf8:	mul	x8, x9, x8
  42fafc:	subs	x8, x8, #0x1
  42fb00:	str	x8, [sp, #1064]
  42fb04:	ldr	x8, [sp, #1064]
  42fb08:	ldr	x9, [sp, #5152]
  42fb0c:	ldr	x9, [x9]
  42fb10:	sdiv	x8, x8, x9
  42fb14:	ldr	x9, [sp, #5152]
  42fb18:	ldur	x9, [x9, #-56]
  42fb1c:	cmp	x8, x9
  42fb20:	b.lt	42fb90 <readlinkat@plt+0x2cc60>  // b.tstop
  42fb24:	ldr	x8, [sp, #5152]
  42fb28:	ldur	x8, [x8, #-56]
  42fb2c:	ldr	x9, [sp, #5152]
  42fb30:	ldr	x9, [x9]
  42fb34:	mul	x8, x8, x9
  42fb38:	mov	x9, xzr
  42fb3c:	mul	x8, x9, x8
  42fb40:	subs	x8, x8, #0x1
  42fb44:	cmp	x8, #0x0
  42fb48:	cset	w10, ge  // ge = tcont
  42fb4c:	tbnz	w10, #0, 42fb70 <readlinkat@plt+0x2cc40>
  42fb50:	ldr	x8, [sp, #5152]
  42fb54:	ldur	x8, [x8, #-56]
  42fb58:	ldr	x9, [sp, #5152]
  42fb5c:	ldr	x9, [x9]
  42fb60:	mul	x8, x8, x9
  42fb64:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  42fb68:	cmp	x8, x9
  42fb6c:	b.lt	42fb90 <readlinkat@plt+0x2cc60>  // b.tstop
  42fb70:	ldr	x8, [sp, #5152]
  42fb74:	ldur	x8, [x8, #-56]
  42fb78:	ldr	x9, [sp, #5152]
  42fb7c:	ldr	x9, [x9]
  42fb80:	mul	x8, x8, x9
  42fb84:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  42fb88:	cmp	x9, x8
  42fb8c:	b.ge	42fbb4 <readlinkat@plt+0x2cc84>  // b.tcont
  42fb90:	ldr	x8, [sp, #5152]
  42fb94:	ldur	x8, [x8, #-56]
  42fb98:	ldr	x9, [sp, #5152]
  42fb9c:	ldr	x9, [x9]
  42fba0:	mul	x8, x8, x9
  42fba4:	str	x8, [sp, #5088]
  42fba8:	ldr	w10, [sp, #2992]
  42fbac:	tbnz	w10, #0, 430100 <readlinkat@plt+0x2d1d0>
  42fbb0:	b	430104 <readlinkat@plt+0x2d1d4>
  42fbb4:	ldr	x8, [sp, #5152]
  42fbb8:	ldur	x8, [x8, #-56]
  42fbbc:	ldr	x9, [sp, #5152]
  42fbc0:	ldr	x9, [x9]
  42fbc4:	mul	x8, x8, x9
  42fbc8:	str	x8, [sp, #5088]
  42fbcc:	ldr	w10, [sp, #2996]
  42fbd0:	tbnz	w10, #0, 430100 <readlinkat@plt+0x2d1d0>
  42fbd4:	b	430104 <readlinkat@plt+0x2d1d4>
  42fbd8:	ldr	x8, [sp, #5152]
  42fbdc:	ldr	x8, [x8]
  42fbe0:	mov	x9, xzr
  42fbe4:	mul	x8, x9, x8
  42fbe8:	ldr	x10, [sp, #5152]
  42fbec:	ldur	x10, [x10, #-56]
  42fbf0:	add	x8, x8, x10
  42fbf4:	mul	x8, x9, x8
  42fbf8:	subs	x8, x8, #0x1
  42fbfc:	cmp	x8, #0x0
  42fc00:	cset	w11, ge  // ge = tcont
  42fc04:	tbnz	w11, #0, 42fc4c <readlinkat@plt+0x2cd1c>
  42fc08:	ldr	x8, [sp, #5152]
  42fc0c:	ldr	x8, [x8]
  42fc10:	mov	x9, xzr
  42fc14:	mul	x8, x9, x8
  42fc18:	ldr	x10, [sp, #5152]
  42fc1c:	ldur	x10, [x10, #-56]
  42fc20:	add	x8, x8, x10
  42fc24:	mul	x8, x9, x8
  42fc28:	add	x8, x8, #0x1
  42fc2c:	lsl	x8, x8, #62
  42fc30:	subs	x8, x8, #0x1
  42fc34:	mov	x9, #0x2                   	// #2
  42fc38:	mul	x8, x8, x9
  42fc3c:	add	x8, x8, #0x1
  42fc40:	mvn	x8, x8
  42fc44:	str	x8, [sp, #1056]
  42fc48:	b	42fc74 <readlinkat@plt+0x2cd44>
  42fc4c:	ldr	x8, [sp, #5152]
  42fc50:	ldr	x8, [x8]
  42fc54:	mov	x9, xzr
  42fc58:	mul	x8, x9, x8
  42fc5c:	ldr	x10, [sp, #5152]
  42fc60:	ldur	x10, [x10, #-56]
  42fc64:	add	x8, x8, x10
  42fc68:	mul	x8, x9, x8
  42fc6c:	add	x8, x8, #0x0
  42fc70:	str	x8, [sp, #1056]
  42fc74:	ldr	x8, [sp, #1056]
  42fc78:	cbnz	x8, 42fcd4 <readlinkat@plt+0x2cda4>
  42fc7c:	ldr	x8, [sp, #5152]
  42fc80:	ldur	x8, [x8, #-56]
  42fc84:	cmp	x8, #0x0
  42fc88:	cset	w9, ge  // ge = tcont
  42fc8c:	tbnz	w9, #0, 42fca8 <readlinkat@plt+0x2cd78>
  42fc90:	ldr	x8, [sp, #5152]
  42fc94:	ldr	x8, [x8]
  42fc98:	mov	x9, xzr
  42fc9c:	cmp	x9, x8
  42fca0:	cset	w10, lt  // lt = tstop
  42fca4:	tbnz	w10, #0, 4300b8 <readlinkat@plt+0x2d188>
  42fca8:	ldr	x8, [sp, #5152]
  42fcac:	ldr	x8, [x8]
  42fcb0:	cmp	x8, #0x0
  42fcb4:	cset	w9, ge  // ge = tcont
  42fcb8:	tbnz	w9, #0, 42fcd4 <readlinkat@plt+0x2cda4>
  42fcbc:	ldr	x8, [sp, #5152]
  42fcc0:	ldur	x8, [x8, #-56]
  42fcc4:	mov	x9, xzr
  42fcc8:	cmp	x9, x8
  42fccc:	cset	w10, lt  // lt = tstop
  42fcd0:	tbnz	w10, #0, 4300b8 <readlinkat@plt+0x2d188>
  42fcd4:	ldr	x8, [sp, #5152]
  42fcd8:	ldr	x8, [x8]
  42fcdc:	cmp	x8, #0x0
  42fce0:	cset	w9, ge  // ge = tcont
  42fce4:	tbnz	w9, #0, 42fea0 <readlinkat@plt+0x2cf70>
  42fce8:	ldr	x8, [sp, #5152]
  42fcec:	ldur	x8, [x8, #-56]
  42fcf0:	cmp	x8, #0x0
  42fcf4:	cset	w9, ge  // ge = tcont
  42fcf8:	tbnz	w9, #0, 42fdc0 <readlinkat@plt+0x2ce90>
  42fcfc:	ldr	x8, [sp, #5152]
  42fd00:	ldur	x8, [x8, #-56]
  42fd04:	ldr	x9, [sp, #5152]
  42fd08:	ldr	x9, [x9]
  42fd0c:	mov	x10, xzr
  42fd10:	mul	x9, x10, x9
  42fd14:	ldr	x11, [sp, #5152]
  42fd18:	ldur	x11, [x11, #-56]
  42fd1c:	add	x9, x9, x11
  42fd20:	mul	x9, x10, x9
  42fd24:	subs	x9, x9, #0x1
  42fd28:	cmp	x9, #0x0
  42fd2c:	cset	w12, ge  // ge = tcont
  42fd30:	str	x8, [sp, #1048]
  42fd34:	tbnz	w12, #0, 42fd78 <readlinkat@plt+0x2ce48>
  42fd38:	ldr	x8, [sp, #5152]
  42fd3c:	ldr	x8, [x8]
  42fd40:	mov	x9, xzr
  42fd44:	mul	x8, x9, x8
  42fd48:	ldr	x10, [sp, #5152]
  42fd4c:	ldur	x10, [x10, #-56]
  42fd50:	add	x8, x8, x10
  42fd54:	mul	x8, x9, x8
  42fd58:	add	x8, x8, #0x1
  42fd5c:	lsl	x8, x8, #62
  42fd60:	subs	x8, x8, #0x1
  42fd64:	mov	x9, #0x2                   	// #2
  42fd68:	mul	x8, x8, x9
  42fd6c:	add	x8, x8, #0x1
  42fd70:	str	x8, [sp, #1040]
  42fd74:	b	42fda0 <readlinkat@plt+0x2ce70>
  42fd78:	ldr	x8, [sp, #5152]
  42fd7c:	ldr	x8, [x8]
  42fd80:	mov	x9, xzr
  42fd84:	mul	x8, x9, x8
  42fd88:	ldr	x10, [sp, #5152]
  42fd8c:	ldur	x10, [x10, #-56]
  42fd90:	add	x8, x8, x10
  42fd94:	mul	x8, x9, x8
  42fd98:	subs	x8, x8, #0x1
  42fd9c:	str	x8, [sp, #1040]
  42fda0:	ldr	x8, [sp, #1040]
  42fda4:	ldr	x9, [sp, #5152]
  42fda8:	ldr	x9, [x9]
  42fdac:	sdiv	x8, x8, x9
  42fdb0:	ldr	x9, [sp, #1048]
  42fdb4:	cmp	x9, x8
  42fdb8:	b.lt	4300b8 <readlinkat@plt+0x2d188>  // b.tstop
  42fdbc:	b	43004c <readlinkat@plt+0x2d11c>
  42fdc0:	ldr	x8, [sp, #5152]
  42fdc4:	ldr	x8, [x8]
  42fdc8:	mov	x9, #0xffffffffffffffff    	// #-1
  42fdcc:	cmp	x8, x9
  42fdd0:	b.ne	42fde0 <readlinkat@plt+0x2ceb0>  // b.any
  42fdd4:	ldr	w8, [sp, #2996]
  42fdd8:	tbnz	w8, #0, 4300b8 <readlinkat@plt+0x2d188>
  42fddc:	b	43004c <readlinkat@plt+0x2d11c>
  42fde0:	ldr	x8, [sp, #5152]
  42fde4:	ldr	x8, [x8]
  42fde8:	mov	x9, xzr
  42fdec:	mul	x8, x9, x8
  42fdf0:	ldr	x10, [sp, #5152]
  42fdf4:	ldur	x10, [x10, #-56]
  42fdf8:	add	x8, x8, x10
  42fdfc:	mul	x8, x9, x8
  42fe00:	subs	x8, x8, #0x1
  42fe04:	cmp	x8, #0x0
  42fe08:	cset	w11, ge  // ge = tcont
  42fe0c:	tbnz	w11, #0, 42fe54 <readlinkat@plt+0x2cf24>
  42fe10:	ldr	x8, [sp, #5152]
  42fe14:	ldr	x8, [x8]
  42fe18:	mov	x9, xzr
  42fe1c:	mul	x8, x9, x8
  42fe20:	ldr	x10, [sp, #5152]
  42fe24:	ldur	x10, [x10, #-56]
  42fe28:	add	x8, x8, x10
  42fe2c:	mul	x8, x9, x8
  42fe30:	add	x8, x8, #0x1
  42fe34:	lsl	x8, x8, #62
  42fe38:	subs	x8, x8, #0x1
  42fe3c:	mov	x9, #0x2                   	// #2
  42fe40:	mul	x8, x8, x9
  42fe44:	add	x8, x8, #0x1
  42fe48:	mvn	x8, x8
  42fe4c:	str	x8, [sp, #1032]
  42fe50:	b	42fe7c <readlinkat@plt+0x2cf4c>
  42fe54:	ldr	x8, [sp, #5152]
  42fe58:	ldr	x8, [x8]
  42fe5c:	mov	x9, xzr
  42fe60:	mul	x8, x9, x8
  42fe64:	ldr	x10, [sp, #5152]
  42fe68:	ldur	x10, [x10, #-56]
  42fe6c:	add	x8, x8, x10
  42fe70:	mul	x8, x9, x8
  42fe74:	add	x8, x8, #0x0
  42fe78:	str	x8, [sp, #1032]
  42fe7c:	ldr	x8, [sp, #1032]
  42fe80:	ldr	x9, [sp, #5152]
  42fe84:	ldr	x9, [x9]
  42fe88:	sdiv	x8, x8, x9
  42fe8c:	ldr	x9, [sp, #5152]
  42fe90:	ldur	x9, [x9, #-56]
  42fe94:	cmp	x8, x9
  42fe98:	b.lt	4300b8 <readlinkat@plt+0x2d188>  // b.tstop
  42fe9c:	b	43004c <readlinkat@plt+0x2d11c>
  42fea0:	ldr	x8, [sp, #5152]
  42fea4:	ldr	x8, [x8]
  42fea8:	cbnz	x8, 42feb8 <readlinkat@plt+0x2cf88>
  42feac:	ldr	w8, [sp, #2996]
  42feb0:	tbnz	w8, #0, 4300b8 <readlinkat@plt+0x2d188>
  42feb4:	b	43004c <readlinkat@plt+0x2d11c>
  42feb8:	ldr	x8, [sp, #5152]
  42febc:	ldur	x8, [x8, #-56]
  42fec0:	cmp	x8, #0x0
  42fec4:	cset	w9, ge  // ge = tcont
  42fec8:	tbnz	w9, #0, 42ff94 <readlinkat@plt+0x2d064>
  42fecc:	ldr	x8, [sp, #5152]
  42fed0:	ldur	x8, [x8, #-56]
  42fed4:	ldr	x9, [sp, #5152]
  42fed8:	ldr	x9, [x9]
  42fedc:	mov	x10, xzr
  42fee0:	mul	x9, x10, x9
  42fee4:	ldr	x11, [sp, #5152]
  42fee8:	ldur	x11, [x11, #-56]
  42feec:	add	x9, x9, x11
  42fef0:	mul	x9, x10, x9
  42fef4:	subs	x9, x9, #0x1
  42fef8:	cmp	x9, #0x0
  42fefc:	cset	w12, ge  // ge = tcont
  42ff00:	str	x8, [sp, #1024]
  42ff04:	tbnz	w12, #0, 42ff4c <readlinkat@plt+0x2d01c>
  42ff08:	ldr	x8, [sp, #5152]
  42ff0c:	ldr	x8, [x8]
  42ff10:	mov	x9, xzr
  42ff14:	mul	x8, x9, x8
  42ff18:	ldr	x10, [sp, #5152]
  42ff1c:	ldur	x10, [x10, #-56]
  42ff20:	add	x8, x8, x10
  42ff24:	mul	x8, x9, x8
  42ff28:	add	x8, x8, #0x1
  42ff2c:	lsl	x8, x8, #62
  42ff30:	subs	x8, x8, #0x1
  42ff34:	mov	x9, #0x2                   	// #2
  42ff38:	mul	x8, x8, x9
  42ff3c:	add	x8, x8, #0x1
  42ff40:	mvn	x8, x8
  42ff44:	str	x8, [sp, #1016]
  42ff48:	b	42ff74 <readlinkat@plt+0x2d044>
  42ff4c:	ldr	x8, [sp, #5152]
  42ff50:	ldr	x8, [x8]
  42ff54:	mov	x9, xzr
  42ff58:	mul	x8, x9, x8
  42ff5c:	ldr	x10, [sp, #5152]
  42ff60:	ldur	x10, [x10, #-56]
  42ff64:	add	x8, x8, x10
  42ff68:	mul	x8, x9, x8
  42ff6c:	add	x8, x8, #0x0
  42ff70:	str	x8, [sp, #1016]
  42ff74:	ldr	x8, [sp, #1016]
  42ff78:	ldr	x9, [sp, #5152]
  42ff7c:	ldr	x9, [x9]
  42ff80:	sdiv	x8, x8, x9
  42ff84:	ldr	x9, [sp, #1024]
  42ff88:	cmp	x9, x8
  42ff8c:	b.lt	4300b8 <readlinkat@plt+0x2d188>  // b.tstop
  42ff90:	b	43004c <readlinkat@plt+0x2d11c>
  42ff94:	ldr	x8, [sp, #5152]
  42ff98:	ldr	x8, [x8]
  42ff9c:	mov	x9, xzr
  42ffa0:	mul	x8, x9, x8
  42ffa4:	ldr	x10, [sp, #5152]
  42ffa8:	ldur	x10, [x10, #-56]
  42ffac:	add	x8, x8, x10
  42ffb0:	mul	x8, x9, x8
  42ffb4:	subs	x8, x8, #0x1
  42ffb8:	cmp	x8, #0x0
  42ffbc:	cset	w11, ge  // ge = tcont
  42ffc0:	tbnz	w11, #0, 430004 <readlinkat@plt+0x2d0d4>
  42ffc4:	ldr	x8, [sp, #5152]
  42ffc8:	ldr	x8, [x8]
  42ffcc:	mov	x9, xzr
  42ffd0:	mul	x8, x9, x8
  42ffd4:	ldr	x10, [sp, #5152]
  42ffd8:	ldur	x10, [x10, #-56]
  42ffdc:	add	x8, x8, x10
  42ffe0:	mul	x8, x9, x8
  42ffe4:	add	x8, x8, #0x1
  42ffe8:	lsl	x8, x8, #62
  42ffec:	subs	x8, x8, #0x1
  42fff0:	mov	x9, #0x2                   	// #2
  42fff4:	mul	x8, x8, x9
  42fff8:	add	x8, x8, #0x1
  42fffc:	str	x8, [sp, #1008]
  430000:	b	43002c <readlinkat@plt+0x2d0fc>
  430004:	ldr	x8, [sp, #5152]
  430008:	ldr	x8, [x8]
  43000c:	mov	x9, xzr
  430010:	mul	x8, x9, x8
  430014:	ldr	x10, [sp, #5152]
  430018:	ldur	x10, [x10, #-56]
  43001c:	add	x8, x8, x10
  430020:	mul	x8, x9, x8
  430024:	subs	x8, x8, #0x1
  430028:	str	x8, [sp, #1008]
  43002c:	ldr	x8, [sp, #1008]
  430030:	ldr	x9, [sp, #5152]
  430034:	ldr	x9, [x9]
  430038:	sdiv	x8, x8, x9
  43003c:	ldr	x9, [sp, #5152]
  430040:	ldur	x9, [x9, #-56]
  430044:	cmp	x8, x9
  430048:	b.lt	4300b8 <readlinkat@plt+0x2d188>  // b.tstop
  43004c:	ldr	x8, [sp, #5152]
  430050:	ldur	x8, [x8, #-56]
  430054:	ldr	x9, [sp, #5152]
  430058:	ldr	x9, [x9]
  43005c:	mul	x8, x8, x9
  430060:	mov	x9, xzr
  430064:	mul	x8, x9, x8
  430068:	subs	x8, x8, #0x1
  43006c:	cmp	x8, #0x0
  430070:	cset	w10, ge  // ge = tcont
  430074:	tbnz	w10, #0, 430098 <readlinkat@plt+0x2d168>
  430078:	ldr	x8, [sp, #5152]
  43007c:	ldur	x8, [x8, #-56]
  430080:	ldr	x9, [sp, #5152]
  430084:	ldr	x9, [x9]
  430088:	mul	x8, x8, x9
  43008c:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  430090:	cmp	x8, x9
  430094:	b.lt	4300b8 <readlinkat@plt+0x2d188>  // b.tstop
  430098:	ldr	x8, [sp, #5152]
  43009c:	ldur	x8, [x8, #-56]
  4300a0:	ldr	x9, [sp, #5152]
  4300a4:	ldr	x9, [x9]
  4300a8:	mul	x8, x8, x9
  4300ac:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  4300b0:	cmp	x9, x8
  4300b4:	b.ge	4300dc <readlinkat@plt+0x2d1ac>  // b.tcont
  4300b8:	ldr	x8, [sp, #5152]
  4300bc:	ldur	x8, [x8, #-56]
  4300c0:	ldr	x9, [sp, #5152]
  4300c4:	ldr	x9, [x9]
  4300c8:	mul	x8, x8, x9
  4300cc:	str	x8, [sp, #5088]
  4300d0:	ldr	w10, [sp, #2992]
  4300d4:	tbnz	w10, #0, 430100 <readlinkat@plt+0x2d1d0>
  4300d8:	b	430104 <readlinkat@plt+0x2d1d4>
  4300dc:	ldr	x8, [sp, #5152]
  4300e0:	ldur	x8, [x8, #-56]
  4300e4:	ldr	x9, [sp, #5152]
  4300e8:	ldr	x9, [x9]
  4300ec:	mul	x8, x8, x9
  4300f0:	str	x8, [sp, #5088]
  4300f4:	ldr	w10, [sp, #2996]
  4300f8:	tbnz	w10, #0, 430100 <readlinkat@plt+0x2d1d0>
  4300fc:	b	430104 <readlinkat@plt+0x2d1d4>
  430100:	b	437aac <readlinkat@plt+0x34b7c>
  430104:	b	4377bc <readlinkat@plt+0x3488c>
  430108:	add	x1, sp, #0x1, lsl #12
  43010c:	add	x1, x1, #0x80
  430110:	str	xzr, [sp, #4224]
  430114:	str	xzr, [sp, #4232]
  430118:	str	xzr, [sp, #4240]
  43011c:	str	xzr, [sp, #4248]
  430120:	str	xzr, [sp, #4256]
  430124:	str	xzr, [sp, #4264]
  430128:	str	wzr, [sp, #4272]
  43012c:	add	x0, sp, #0x1, lsl #12
  430130:	add	x0, x0, #0x3d0
  430134:	mov	x2, #0x38                  	// #56
  430138:	bl	402760 <memcpy@plt>
  43013c:	ldr	w8, [sp, #2996]
  430140:	tbnz	w8, #0, 430148 <readlinkat@plt+0x2d218>
  430144:	b	430dc0 <readlinkat@plt+0x2de90>
  430148:	ldr	w8, [sp, #2996]
  43014c:	tbnz	w8, #0, 430154 <readlinkat@plt+0x2d224>
  430150:	b	430880 <readlinkat@plt+0x2d950>
  430154:	ldr	x8, [sp, #5152]
  430158:	ldr	x8, [x8]
  43015c:	lsl	w8, w8, #24
  430160:	mov	x9, #0x18                  	// #24
  430164:	asr	w8, w8, w9
  430168:	mov	w9, wzr
  43016c:	mul	w8, w9, w8
  430170:	ldr	x10, [sp, #5152]
  430174:	ldur	x10, [x10, #-48]
  430178:	lsl	w10, w10, #24
  43017c:	add	w8, w8, w10, asr #24
  430180:	mul	w8, w9, w8
  430184:	subs	w8, w8, #0x1
  430188:	cmp	w8, #0x0
  43018c:	cset	w8, ge  // ge = tcont
  430190:	tbnz	w8, #0, 4301e8 <readlinkat@plt+0x2d2b8>
  430194:	ldr	x8, [sp, #5152]
  430198:	ldr	x8, [x8]
  43019c:	lsl	w8, w8, #24
  4301a0:	mov	x9, #0x18                  	// #24
  4301a4:	asr	w8, w8, w9
  4301a8:	mov	w9, wzr
  4301ac:	mul	w8, w9, w8
  4301b0:	ldr	x10, [sp, #5152]
  4301b4:	ldur	x10, [x10, #-48]
  4301b8:	lsl	w10, w10, #24
  4301bc:	add	w8, w8, w10, asr #24
  4301c0:	mul	w8, w9, w8
  4301c4:	add	w8, w8, #0x1
  4301c8:	lsl	w8, w8, #30
  4301cc:	subs	w8, w8, #0x1
  4301d0:	mov	w9, #0x2                   	// #2
  4301d4:	mul	w8, w8, w9
  4301d8:	add	w8, w8, #0x1
  4301dc:	mvn	w8, w8
  4301e0:	str	w8, [sp, #1004]
  4301e4:	b	430220 <readlinkat@plt+0x2d2f0>
  4301e8:	ldr	x8, [sp, #5152]
  4301ec:	ldr	x8, [x8]
  4301f0:	lsl	w8, w8, #24
  4301f4:	mov	x9, #0x18                  	// #24
  4301f8:	asr	w8, w8, w9
  4301fc:	mov	w9, wzr
  430200:	mul	w8, w9, w8
  430204:	ldr	x10, [sp, #5152]
  430208:	ldur	x10, [x10, #-48]
  43020c:	lsl	w10, w10, #24
  430210:	add	w8, w8, w10, asr #24
  430214:	mul	w8, w9, w8
  430218:	add	w8, w8, #0x0
  43021c:	str	w8, [sp, #1004]
  430220:	ldr	w8, [sp, #1004]
  430224:	cbnz	w8, 4302a0 <readlinkat@plt+0x2d370>
  430228:	ldr	x8, [sp, #5152]
  43022c:	ldur	x8, [x8, #-48]
  430230:	lsl	w8, w8, #24
  430234:	asr	w8, w8, #24
  430238:	cmp	w8, #0x0
  43023c:	cset	w8, ge  // ge = tcont
  430240:	tbnz	w8, #0, 430264 <readlinkat@plt+0x2d334>
  430244:	ldr	x8, [sp, #5152]
  430248:	ldr	x8, [x8]
  43024c:	lsl	w8, w8, #24
  430250:	asr	w8, w8, #24
  430254:	mov	w9, wzr
  430258:	cmp	w9, w8
  43025c:	cset	w8, lt  // lt = tstop
  430260:	tbnz	w8, #0, 4307f8 <readlinkat@plt+0x2d8c8>
  430264:	ldr	x8, [sp, #5152]
  430268:	ldr	x8, [x8]
  43026c:	lsl	w8, w8, #24
  430270:	asr	w8, w8, #24
  430274:	cmp	w8, #0x0
  430278:	cset	w8, ge  // ge = tcont
  43027c:	tbnz	w8, #0, 4302a0 <readlinkat@plt+0x2d370>
  430280:	ldr	x8, [sp, #5152]
  430284:	ldur	x8, [x8, #-48]
  430288:	lsl	w8, w8, #24
  43028c:	asr	w8, w8, #24
  430290:	mov	w9, wzr
  430294:	cmp	w9, w8
  430298:	cset	w8, lt  // lt = tstop
  43029c:	tbnz	w8, #0, 4307f8 <readlinkat@plt+0x2d8c8>
  4302a0:	ldr	x8, [sp, #5152]
  4302a4:	ldr	x8, [x8]
  4302a8:	lsl	w8, w8, #24
  4302ac:	asr	w8, w8, #24
  4302b0:	cmp	w8, #0x0
  4302b4:	cset	w8, ge  // ge = tcont
  4302b8:	tbnz	w8, #0, 43050c <readlinkat@plt+0x2d5dc>
  4302bc:	ldr	x8, [sp, #5152]
  4302c0:	ldur	x8, [x8, #-48]
  4302c4:	lsl	w8, w8, #24
  4302c8:	asr	w8, w8, #24
  4302cc:	cmp	w8, #0x0
  4302d0:	cset	w8, ge  // ge = tcont
  4302d4:	tbnz	w8, #0, 4303e0 <readlinkat@plt+0x2d4b0>
  4302d8:	ldr	x8, [sp, #5152]
  4302dc:	ldur	x8, [x8, #-48]
  4302e0:	lsl	w8, w8, #24
  4302e4:	mov	x9, #0x18                  	// #24
  4302e8:	mov	x0, x9
  4302ec:	asr	w8, w8, w0
  4302f0:	ldr	x10, [sp, #5152]
  4302f4:	ldr	x10, [x10]
  4302f8:	lsl	w10, w10, #24
  4302fc:	asr	w9, w10, w9
  430300:	mov	w10, wzr
  430304:	mul	w9, w10, w9
  430308:	ldr	x11, [sp, #5152]
  43030c:	ldur	x11, [x11, #-48]
  430310:	lsl	w11, w11, #24
  430314:	add	w9, w9, w11, asr #24
  430318:	mul	w9, w10, w9
  43031c:	subs	w9, w9, #0x1
  430320:	cmp	w9, #0x0
  430324:	cset	w9, ge  // ge = tcont
  430328:	str	w8, [sp, #1000]
  43032c:	tbnz	w9, #0, 430380 <readlinkat@plt+0x2d450>
  430330:	ldr	x8, [sp, #5152]
  430334:	ldr	x8, [x8]
  430338:	lsl	w8, w8, #24
  43033c:	mov	x9, #0x18                  	// #24
  430340:	asr	w8, w8, w9
  430344:	mov	w9, wzr
  430348:	mul	w8, w9, w8
  43034c:	ldr	x10, [sp, #5152]
  430350:	ldur	x10, [x10, #-48]
  430354:	lsl	w10, w10, #24
  430358:	add	w8, w8, w10, asr #24
  43035c:	mul	w8, w9, w8
  430360:	add	w8, w8, #0x1
  430364:	lsl	w8, w8, #30
  430368:	subs	w8, w8, #0x1
  43036c:	mov	w9, #0x2                   	// #2
  430370:	mul	w8, w8, w9
  430374:	add	w8, w8, #0x1
  430378:	str	w8, [sp, #996]
  43037c:	b	4303b8 <readlinkat@plt+0x2d488>
  430380:	ldr	x8, [sp, #5152]
  430384:	ldr	x8, [x8]
  430388:	lsl	w8, w8, #24
  43038c:	mov	x9, #0x18                  	// #24
  430390:	asr	w8, w8, w9
  430394:	mov	w9, wzr
  430398:	mul	w8, w9, w8
  43039c:	ldr	x10, [sp, #5152]
  4303a0:	ldur	x10, [x10, #-48]
  4303a4:	lsl	w10, w10, #24
  4303a8:	add	w8, w8, w10, asr #24
  4303ac:	mul	w8, w9, w8
  4303b0:	subs	w8, w8, #0x1
  4303b4:	str	w8, [sp, #996]
  4303b8:	ldr	w8, [sp, #996]
  4303bc:	ldr	x9, [sp, #5152]
  4303c0:	ldr	x9, [x9]
  4303c4:	lsl	w9, w9, #24
  4303c8:	asr	w9, w9, #24
  4303cc:	sdiv	w8, w8, w9
  4303d0:	ldr	w9, [sp, #1000]
  4303d4:	cmp	w9, w8
  4303d8:	b.lt	4307f8 <readlinkat@plt+0x2d8c8>  // b.tstop
  4303dc:	b	430750 <readlinkat@plt+0x2d820>
  4303e0:	ldr	x8, [sp, #5152]
  4303e4:	ldr	x8, [x8]
  4303e8:	lsl	w8, w8, #24
  4303ec:	asr	w8, w8, #24
  4303f0:	mov	w9, #0xffffffff            	// #-1
  4303f4:	cmp	w8, w9
  4303f8:	b.ne	430408 <readlinkat@plt+0x2d4d8>  // b.any
  4303fc:	ldr	w8, [sp, #2996]
  430400:	tbnz	w8, #0, 4307f8 <readlinkat@plt+0x2d8c8>
  430404:	b	430750 <readlinkat@plt+0x2d820>
  430408:	ldr	x8, [sp, #5152]
  43040c:	ldr	x8, [x8]
  430410:	lsl	w8, w8, #24
  430414:	mov	x9, #0x18                  	// #24
  430418:	asr	w8, w8, w9
  43041c:	mov	w9, wzr
  430420:	mul	w8, w9, w8
  430424:	ldr	x10, [sp, #5152]
  430428:	ldur	x10, [x10, #-48]
  43042c:	lsl	w10, w10, #24
  430430:	add	w8, w8, w10, asr #24
  430434:	mul	w8, w9, w8
  430438:	subs	w8, w8, #0x1
  43043c:	cmp	w8, #0x0
  430440:	cset	w8, ge  // ge = tcont
  430444:	tbnz	w8, #0, 43049c <readlinkat@plt+0x2d56c>
  430448:	ldr	x8, [sp, #5152]
  43044c:	ldr	x8, [x8]
  430450:	lsl	w8, w8, #24
  430454:	mov	x9, #0x18                  	// #24
  430458:	asr	w8, w8, w9
  43045c:	mov	w9, wzr
  430460:	mul	w8, w9, w8
  430464:	ldr	x10, [sp, #5152]
  430468:	ldur	x10, [x10, #-48]
  43046c:	lsl	w10, w10, #24
  430470:	add	w8, w8, w10, asr #24
  430474:	mul	w8, w9, w8
  430478:	add	w8, w8, #0x1
  43047c:	lsl	w8, w8, #30
  430480:	subs	w8, w8, #0x1
  430484:	mov	w9, #0x2                   	// #2
  430488:	mul	w8, w8, w9
  43048c:	add	w8, w8, #0x1
  430490:	mvn	w8, w8
  430494:	str	w8, [sp, #992]
  430498:	b	4304d4 <readlinkat@plt+0x2d5a4>
  43049c:	ldr	x8, [sp, #5152]
  4304a0:	ldr	x8, [x8]
  4304a4:	lsl	w8, w8, #24
  4304a8:	mov	x9, #0x18                  	// #24
  4304ac:	asr	w8, w8, w9
  4304b0:	mov	w9, wzr
  4304b4:	mul	w8, w9, w8
  4304b8:	ldr	x10, [sp, #5152]
  4304bc:	ldur	x10, [x10, #-48]
  4304c0:	lsl	w10, w10, #24
  4304c4:	add	w8, w8, w10, asr #24
  4304c8:	mul	w8, w9, w8
  4304cc:	add	w8, w8, #0x0
  4304d0:	str	w8, [sp, #992]
  4304d4:	ldr	w8, [sp, #992]
  4304d8:	ldr	x9, [sp, #5152]
  4304dc:	ldr	x9, [x9]
  4304e0:	lsl	w9, w9, #24
  4304e4:	mov	x10, #0x18                  	// #24
  4304e8:	asr	w9, w9, w10
  4304ec:	sdiv	w8, w8, w9
  4304f0:	ldr	x11, [sp, #5152]
  4304f4:	ldur	x11, [x11, #-48]
  4304f8:	lsl	w9, w11, #24
  4304fc:	asr	w9, w9, #24
  430500:	cmp	w8, w9
  430504:	b.lt	4307f8 <readlinkat@plt+0x2d8c8>  // b.tstop
  430508:	b	430750 <readlinkat@plt+0x2d820>
  43050c:	ldr	x8, [sp, #5152]
  430510:	ldr	x8, [x8]
  430514:	lsl	w8, w8, #24
  430518:	asr	w8, w8, #24
  43051c:	cbnz	w8, 43052c <readlinkat@plt+0x2d5fc>
  430520:	ldr	w8, [sp, #2996]
  430524:	tbnz	w8, #0, 4307f8 <readlinkat@plt+0x2d8c8>
  430528:	b	430750 <readlinkat@plt+0x2d820>
  43052c:	ldr	x8, [sp, #5152]
  430530:	ldur	x8, [x8, #-48]
  430534:	lsl	w8, w8, #24
  430538:	asr	w8, w8, #24
  43053c:	cmp	w8, #0x0
  430540:	cset	w8, ge  // ge = tcont
  430544:	tbnz	w8, #0, 430654 <readlinkat@plt+0x2d724>
  430548:	ldr	x8, [sp, #5152]
  43054c:	ldur	x8, [x8, #-48]
  430550:	lsl	w8, w8, #24
  430554:	mov	x9, #0x18                  	// #24
  430558:	mov	x0, x9
  43055c:	asr	w8, w8, w0
  430560:	ldr	x10, [sp, #5152]
  430564:	ldr	x10, [x10]
  430568:	lsl	w10, w10, #24
  43056c:	asr	w9, w10, w9
  430570:	mov	w10, wzr
  430574:	mul	w9, w10, w9
  430578:	ldr	x11, [sp, #5152]
  43057c:	ldur	x11, [x11, #-48]
  430580:	lsl	w11, w11, #24
  430584:	add	w9, w9, w11, asr #24
  430588:	mul	w9, w10, w9
  43058c:	subs	w9, w9, #0x1
  430590:	cmp	w9, #0x0
  430594:	cset	w9, ge  // ge = tcont
  430598:	str	w8, [sp, #988]
  43059c:	tbnz	w9, #0, 4305f4 <readlinkat@plt+0x2d6c4>
  4305a0:	ldr	x8, [sp, #5152]
  4305a4:	ldr	x8, [x8]
  4305a8:	lsl	w8, w8, #24
  4305ac:	mov	x9, #0x18                  	// #24
  4305b0:	asr	w8, w8, w9
  4305b4:	mov	w9, wzr
  4305b8:	mul	w8, w9, w8
  4305bc:	ldr	x10, [sp, #5152]
  4305c0:	ldur	x10, [x10, #-48]
  4305c4:	lsl	w10, w10, #24
  4305c8:	add	w8, w8, w10, asr #24
  4305cc:	mul	w8, w9, w8
  4305d0:	add	w8, w8, #0x1
  4305d4:	lsl	w8, w8, #30
  4305d8:	subs	w8, w8, #0x1
  4305dc:	mov	w9, #0x2                   	// #2
  4305e0:	mul	w8, w8, w9
  4305e4:	add	w8, w8, #0x1
  4305e8:	mvn	w8, w8
  4305ec:	str	w8, [sp, #984]
  4305f0:	b	43062c <readlinkat@plt+0x2d6fc>
  4305f4:	ldr	x8, [sp, #5152]
  4305f8:	ldr	x8, [x8]
  4305fc:	lsl	w8, w8, #24
  430600:	mov	x9, #0x18                  	// #24
  430604:	asr	w8, w8, w9
  430608:	mov	w9, wzr
  43060c:	mul	w8, w9, w8
  430610:	ldr	x10, [sp, #5152]
  430614:	ldur	x10, [x10, #-48]
  430618:	lsl	w10, w10, #24
  43061c:	add	w8, w8, w10, asr #24
  430620:	mul	w8, w9, w8
  430624:	add	w8, w8, #0x0
  430628:	str	w8, [sp, #984]
  43062c:	ldr	w8, [sp, #984]
  430630:	ldr	x9, [sp, #5152]
  430634:	ldr	x9, [x9]
  430638:	lsl	w9, w9, #24
  43063c:	asr	w9, w9, #24
  430640:	sdiv	w8, w8, w9
  430644:	ldr	w9, [sp, #988]
  430648:	cmp	w9, w8
  43064c:	b.lt	4307f8 <readlinkat@plt+0x2d8c8>  // b.tstop
  430650:	b	430750 <readlinkat@plt+0x2d820>
  430654:	ldr	x8, [sp, #5152]
  430658:	ldr	x8, [x8]
  43065c:	lsl	w8, w8, #24
  430660:	mov	x9, #0x18                  	// #24
  430664:	asr	w8, w8, w9
  430668:	mov	w9, wzr
  43066c:	mul	w8, w9, w8
  430670:	ldr	x10, [sp, #5152]
  430674:	ldur	x10, [x10, #-48]
  430678:	lsl	w10, w10, #24
  43067c:	add	w8, w8, w10, asr #24
  430680:	mul	w8, w9, w8
  430684:	subs	w8, w8, #0x1
  430688:	cmp	w8, #0x0
  43068c:	cset	w8, ge  // ge = tcont
  430690:	tbnz	w8, #0, 4306e4 <readlinkat@plt+0x2d7b4>
  430694:	ldr	x8, [sp, #5152]
  430698:	ldr	x8, [x8]
  43069c:	lsl	w8, w8, #24
  4306a0:	mov	x9, #0x18                  	// #24
  4306a4:	asr	w8, w8, w9
  4306a8:	mov	w9, wzr
  4306ac:	mul	w8, w9, w8
  4306b0:	ldr	x10, [sp, #5152]
  4306b4:	ldur	x10, [x10, #-48]
  4306b8:	lsl	w10, w10, #24
  4306bc:	add	w8, w8, w10, asr #24
  4306c0:	mul	w8, w9, w8
  4306c4:	add	w8, w8, #0x1
  4306c8:	lsl	w8, w8, #30
  4306cc:	subs	w8, w8, #0x1
  4306d0:	mov	w9, #0x2                   	// #2
  4306d4:	mul	w8, w8, w9
  4306d8:	add	w8, w8, #0x1
  4306dc:	str	w8, [sp, #980]
  4306e0:	b	43071c <readlinkat@plt+0x2d7ec>
  4306e4:	ldr	x8, [sp, #5152]
  4306e8:	ldr	x8, [x8]
  4306ec:	lsl	w8, w8, #24
  4306f0:	mov	x9, #0x18                  	// #24
  4306f4:	asr	w8, w8, w9
  4306f8:	mov	w9, wzr
  4306fc:	mul	w8, w9, w8
  430700:	ldr	x10, [sp, #5152]
  430704:	ldur	x10, [x10, #-48]
  430708:	lsl	w10, w10, #24
  43070c:	add	w8, w8, w10, asr #24
  430710:	mul	w8, w9, w8
  430714:	subs	w8, w8, #0x1
  430718:	str	w8, [sp, #980]
  43071c:	ldr	w8, [sp, #980]
  430720:	ldr	x9, [sp, #5152]
  430724:	ldr	x9, [x9]
  430728:	lsl	w9, w9, #24
  43072c:	mov	x10, #0x18                  	// #24
  430730:	asr	w9, w9, w10
  430734:	sdiv	w8, w8, w9
  430738:	ldr	x11, [sp, #5152]
  43073c:	ldur	x11, [x11, #-48]
  430740:	lsl	w9, w11, #24
  430744:	asr	w9, w9, #24
  430748:	cmp	w8, w9
  43074c:	b.lt	4307f8 <readlinkat@plt+0x2d8c8>  // b.tstop
  430750:	ldr	x8, [sp, #5152]
  430754:	ldur	x8, [x8, #-48]
  430758:	lsl	w8, w8, #24
  43075c:	mov	x9, #0x18                  	// #24
  430760:	asr	w8, w8, w9
  430764:	ldr	x10, [sp, #5152]
  430768:	ldr	x10, [x10]
  43076c:	lsl	w9, w10, #24
  430770:	asr	w9, w9, #24
  430774:	mul	w8, w8, w9
  430778:	mov	w9, wzr
  43077c:	mul	w8, w9, w8
  430780:	subs	w8, w8, #0x1
  430784:	cmp	w8, #0x0
  430788:	cset	w8, ge  // ge = tcont
  43078c:	tbnz	w8, #0, 4307c4 <readlinkat@plt+0x2d894>
  430790:	ldr	x8, [sp, #5152]
  430794:	ldur	x8, [x8, #-48]
  430798:	lsl	w8, w8, #24
  43079c:	mov	x9, #0x18                  	// #24
  4307a0:	asr	w8, w8, w9
  4307a4:	ldr	x10, [sp, #5152]
  4307a8:	ldr	x10, [x10]
  4307ac:	lsl	w9, w10, #24
  4307b0:	asr	w9, w9, #24
  4307b4:	mul	w8, w8, w9
  4307b8:	mov	w9, #0xffffff80            	// #-128
  4307bc:	cmp	w8, w9
  4307c0:	b.lt	4307f8 <readlinkat@plt+0x2d8c8>  // b.tstop
  4307c4:	ldr	x8, [sp, #5152]
  4307c8:	ldur	x8, [x8, #-48]
  4307cc:	lsl	w8, w8, #24
  4307d0:	mov	x9, #0x18                  	// #24
  4307d4:	asr	w8, w8, w9
  4307d8:	ldr	x10, [sp, #5152]
  4307dc:	ldr	x10, [x10]
  4307e0:	lsl	w9, w10, #24
  4307e4:	asr	w9, w9, #24
  4307e8:	mul	w8, w8, w9
  4307ec:	mov	w9, #0x7f                  	// #127
  4307f0:	cmp	w9, w8
  4307f4:	b.ge	43083c <readlinkat@plt+0x2d90c>  // b.tcont
  4307f8:	ldr	x8, [sp, #5152]
  4307fc:	ldur	x8, [x8, #-48]
  430800:	lsl	w8, w8, #24
  430804:	mov	x9, #0x18                  	// #24
  430808:	asr	w8, w8, w9
  43080c:	ldr	x10, [sp, #5152]
  430810:	ldr	x10, [x10]
  430814:	lsl	w9, w10, #24
  430818:	asr	w9, w9, #24
  43081c:	mul	w8, w8, w9
  430820:	mov	w0, w8
  430824:	lsl	x11, x0, #56
  430828:	asr	x11, x11, #56
  43082c:	str	x11, [sp, #5088]
  430830:	ldr	w8, [sp, #2992]
  430834:	tbnz	w8, #0, 433998 <readlinkat@plt+0x30a68>
  430838:	b	43399c <readlinkat@plt+0x30a6c>
  43083c:	ldr	x8, [sp, #5152]
  430840:	ldur	x8, [x8, #-48]
  430844:	lsl	w8, w8, #24
  430848:	mov	x9, #0x18                  	// #24
  43084c:	asr	w8, w8, w9
  430850:	ldr	x10, [sp, #5152]
  430854:	ldr	x10, [x10]
  430858:	lsl	w9, w10, #24
  43085c:	asr	w9, w9, #24
  430860:	mul	w8, w8, w9
  430864:	mov	w0, w8
  430868:	lsl	x11, x0, #56
  43086c:	asr	x11, x11, #56
  430870:	str	x11, [sp, #5088]
  430874:	ldr	w8, [sp, #2996]
  430878:	tbnz	w8, #0, 433998 <readlinkat@plt+0x30a68>
  43087c:	b	43399c <readlinkat@plt+0x30a6c>
  430880:	ldr	x8, [sp, #5152]
  430884:	ldr	x8, [x8]
  430888:	mov	x9, xzr
  43088c:	mul	x8, x9, x8
  430890:	ldr	x10, [sp, #5152]
  430894:	ldur	x10, [x10, #-48]
  430898:	add	x8, x8, x10
  43089c:	mul	x8, x9, x8
  4308a0:	subs	x8, x8, #0x1
  4308a4:	cmp	x8, #0x0
  4308a8:	cset	w11, ge  // ge = tcont
  4308ac:	tbnz	w11, #0, 4308f4 <readlinkat@plt+0x2d9c4>
  4308b0:	ldr	x8, [sp, #5152]
  4308b4:	ldr	x8, [x8]
  4308b8:	mov	x9, xzr
  4308bc:	mul	x8, x9, x8
  4308c0:	ldr	x10, [sp, #5152]
  4308c4:	ldur	x10, [x10, #-48]
  4308c8:	add	x8, x8, x10
  4308cc:	mul	x8, x9, x8
  4308d0:	add	x8, x8, #0x1
  4308d4:	lsl	x8, x8, #62
  4308d8:	subs	x8, x8, #0x1
  4308dc:	mov	x9, #0x2                   	// #2
  4308e0:	mul	x8, x8, x9
  4308e4:	add	x8, x8, #0x1
  4308e8:	mvn	x8, x8
  4308ec:	str	x8, [sp, #968]
  4308f0:	b	43091c <readlinkat@plt+0x2d9ec>
  4308f4:	ldr	x8, [sp, #5152]
  4308f8:	ldr	x8, [x8]
  4308fc:	mov	x9, xzr
  430900:	mul	x8, x9, x8
  430904:	ldr	x10, [sp, #5152]
  430908:	ldur	x10, [x10, #-48]
  43090c:	add	x8, x8, x10
  430910:	mul	x8, x9, x8
  430914:	add	x8, x8, #0x0
  430918:	str	x8, [sp, #968]
  43091c:	ldr	x8, [sp, #968]
  430920:	cbnz	x8, 43097c <readlinkat@plt+0x2da4c>
  430924:	ldr	x8, [sp, #5152]
  430928:	ldur	x8, [x8, #-48]
  43092c:	cmp	x8, #0x0
  430930:	cset	w9, ge  // ge = tcont
  430934:	tbnz	w9, #0, 430950 <readlinkat@plt+0x2da20>
  430938:	ldr	x8, [sp, #5152]
  43093c:	ldr	x8, [x8]
  430940:	mov	x9, xzr
  430944:	cmp	x9, x8
  430948:	cset	w10, lt  // lt = tstop
  43094c:	tbnz	w10, #0, 430d60 <readlinkat@plt+0x2de30>
  430950:	ldr	x8, [sp, #5152]
  430954:	ldr	x8, [x8]
  430958:	cmp	x8, #0x0
  43095c:	cset	w9, ge  // ge = tcont
  430960:	tbnz	w9, #0, 43097c <readlinkat@plt+0x2da4c>
  430964:	ldr	x8, [sp, #5152]
  430968:	ldur	x8, [x8, #-48]
  43096c:	mov	x9, xzr
  430970:	cmp	x9, x8
  430974:	cset	w10, lt  // lt = tstop
  430978:	tbnz	w10, #0, 430d60 <readlinkat@plt+0x2de30>
  43097c:	ldr	x8, [sp, #5152]
  430980:	ldr	x8, [x8]
  430984:	cmp	x8, #0x0
  430988:	cset	w9, ge  // ge = tcont
  43098c:	tbnz	w9, #0, 430b48 <readlinkat@plt+0x2dc18>
  430990:	ldr	x8, [sp, #5152]
  430994:	ldur	x8, [x8, #-48]
  430998:	cmp	x8, #0x0
  43099c:	cset	w9, ge  // ge = tcont
  4309a0:	tbnz	w9, #0, 430a68 <readlinkat@plt+0x2db38>
  4309a4:	ldr	x8, [sp, #5152]
  4309a8:	ldur	x8, [x8, #-48]
  4309ac:	ldr	x9, [sp, #5152]
  4309b0:	ldr	x9, [x9]
  4309b4:	mov	x10, xzr
  4309b8:	mul	x9, x10, x9
  4309bc:	ldr	x11, [sp, #5152]
  4309c0:	ldur	x11, [x11, #-48]
  4309c4:	add	x9, x9, x11
  4309c8:	mul	x9, x10, x9
  4309cc:	subs	x9, x9, #0x1
  4309d0:	cmp	x9, #0x0
  4309d4:	cset	w12, ge  // ge = tcont
  4309d8:	str	x8, [sp, #960]
  4309dc:	tbnz	w12, #0, 430a20 <readlinkat@plt+0x2daf0>
  4309e0:	ldr	x8, [sp, #5152]
  4309e4:	ldr	x8, [x8]
  4309e8:	mov	x9, xzr
  4309ec:	mul	x8, x9, x8
  4309f0:	ldr	x10, [sp, #5152]
  4309f4:	ldur	x10, [x10, #-48]
  4309f8:	add	x8, x8, x10
  4309fc:	mul	x8, x9, x8
  430a00:	add	x8, x8, #0x1
  430a04:	lsl	x8, x8, #62
  430a08:	subs	x8, x8, #0x1
  430a0c:	mov	x9, #0x2                   	// #2
  430a10:	mul	x8, x8, x9
  430a14:	add	x8, x8, #0x1
  430a18:	str	x8, [sp, #952]
  430a1c:	b	430a48 <readlinkat@plt+0x2db18>
  430a20:	ldr	x8, [sp, #5152]
  430a24:	ldr	x8, [x8]
  430a28:	mov	x9, xzr
  430a2c:	mul	x8, x9, x8
  430a30:	ldr	x10, [sp, #5152]
  430a34:	ldur	x10, [x10, #-48]
  430a38:	add	x8, x8, x10
  430a3c:	mul	x8, x9, x8
  430a40:	subs	x8, x8, #0x1
  430a44:	str	x8, [sp, #952]
  430a48:	ldr	x8, [sp, #952]
  430a4c:	ldr	x9, [sp, #5152]
  430a50:	ldr	x9, [x9]
  430a54:	sdiv	x8, x8, x9
  430a58:	ldr	x9, [sp, #960]
  430a5c:	cmp	x9, x8
  430a60:	b.lt	430d60 <readlinkat@plt+0x2de30>  // b.tstop
  430a64:	b	430cf4 <readlinkat@plt+0x2ddc4>
  430a68:	ldr	x8, [sp, #5152]
  430a6c:	ldr	x8, [x8]
  430a70:	mov	x9, #0xffffffffffffffff    	// #-1
  430a74:	cmp	x8, x9
  430a78:	b.ne	430a88 <readlinkat@plt+0x2db58>  // b.any
  430a7c:	ldr	w8, [sp, #2996]
  430a80:	tbnz	w8, #0, 430d60 <readlinkat@plt+0x2de30>
  430a84:	b	430cf4 <readlinkat@plt+0x2ddc4>
  430a88:	ldr	x8, [sp, #5152]
  430a8c:	ldr	x8, [x8]
  430a90:	mov	x9, xzr
  430a94:	mul	x8, x9, x8
  430a98:	ldr	x10, [sp, #5152]
  430a9c:	ldur	x10, [x10, #-48]
  430aa0:	add	x8, x8, x10
  430aa4:	mul	x8, x9, x8
  430aa8:	subs	x8, x8, #0x1
  430aac:	cmp	x8, #0x0
  430ab0:	cset	w11, ge  // ge = tcont
  430ab4:	tbnz	w11, #0, 430afc <readlinkat@plt+0x2dbcc>
  430ab8:	ldr	x8, [sp, #5152]
  430abc:	ldr	x8, [x8]
  430ac0:	mov	x9, xzr
  430ac4:	mul	x8, x9, x8
  430ac8:	ldr	x10, [sp, #5152]
  430acc:	ldur	x10, [x10, #-48]
  430ad0:	add	x8, x8, x10
  430ad4:	mul	x8, x9, x8
  430ad8:	add	x8, x8, #0x1
  430adc:	lsl	x8, x8, #62
  430ae0:	subs	x8, x8, #0x1
  430ae4:	mov	x9, #0x2                   	// #2
  430ae8:	mul	x8, x8, x9
  430aec:	add	x8, x8, #0x1
  430af0:	mvn	x8, x8
  430af4:	str	x8, [sp, #944]
  430af8:	b	430b24 <readlinkat@plt+0x2dbf4>
  430afc:	ldr	x8, [sp, #5152]
  430b00:	ldr	x8, [x8]
  430b04:	mov	x9, xzr
  430b08:	mul	x8, x9, x8
  430b0c:	ldr	x10, [sp, #5152]
  430b10:	ldur	x10, [x10, #-48]
  430b14:	add	x8, x8, x10
  430b18:	mul	x8, x9, x8
  430b1c:	add	x8, x8, #0x0
  430b20:	str	x8, [sp, #944]
  430b24:	ldr	x8, [sp, #944]
  430b28:	ldr	x9, [sp, #5152]
  430b2c:	ldr	x9, [x9]
  430b30:	sdiv	x8, x8, x9
  430b34:	ldr	x9, [sp, #5152]
  430b38:	ldur	x9, [x9, #-48]
  430b3c:	cmp	x8, x9
  430b40:	b.lt	430d60 <readlinkat@plt+0x2de30>  // b.tstop
  430b44:	b	430cf4 <readlinkat@plt+0x2ddc4>
  430b48:	ldr	x8, [sp, #5152]
  430b4c:	ldr	x8, [x8]
  430b50:	cbnz	x8, 430b60 <readlinkat@plt+0x2dc30>
  430b54:	ldr	w8, [sp, #2996]
  430b58:	tbnz	w8, #0, 430d60 <readlinkat@plt+0x2de30>
  430b5c:	b	430cf4 <readlinkat@plt+0x2ddc4>
  430b60:	ldr	x8, [sp, #5152]
  430b64:	ldur	x8, [x8, #-48]
  430b68:	cmp	x8, #0x0
  430b6c:	cset	w9, ge  // ge = tcont
  430b70:	tbnz	w9, #0, 430c3c <readlinkat@plt+0x2dd0c>
  430b74:	ldr	x8, [sp, #5152]
  430b78:	ldur	x8, [x8, #-48]
  430b7c:	ldr	x9, [sp, #5152]
  430b80:	ldr	x9, [x9]
  430b84:	mov	x10, xzr
  430b88:	mul	x9, x10, x9
  430b8c:	ldr	x11, [sp, #5152]
  430b90:	ldur	x11, [x11, #-48]
  430b94:	add	x9, x9, x11
  430b98:	mul	x9, x10, x9
  430b9c:	subs	x9, x9, #0x1
  430ba0:	cmp	x9, #0x0
  430ba4:	cset	w12, ge  // ge = tcont
  430ba8:	str	x8, [sp, #936]
  430bac:	tbnz	w12, #0, 430bf4 <readlinkat@plt+0x2dcc4>
  430bb0:	ldr	x8, [sp, #5152]
  430bb4:	ldr	x8, [x8]
  430bb8:	mov	x9, xzr
  430bbc:	mul	x8, x9, x8
  430bc0:	ldr	x10, [sp, #5152]
  430bc4:	ldur	x10, [x10, #-48]
  430bc8:	add	x8, x8, x10
  430bcc:	mul	x8, x9, x8
  430bd0:	add	x8, x8, #0x1
  430bd4:	lsl	x8, x8, #62
  430bd8:	subs	x8, x8, #0x1
  430bdc:	mov	x9, #0x2                   	// #2
  430be0:	mul	x8, x8, x9
  430be4:	add	x8, x8, #0x1
  430be8:	mvn	x8, x8
  430bec:	str	x8, [sp, #928]
  430bf0:	b	430c1c <readlinkat@plt+0x2dcec>
  430bf4:	ldr	x8, [sp, #5152]
  430bf8:	ldr	x8, [x8]
  430bfc:	mov	x9, xzr
  430c00:	mul	x8, x9, x8
  430c04:	ldr	x10, [sp, #5152]
  430c08:	ldur	x10, [x10, #-48]
  430c0c:	add	x8, x8, x10
  430c10:	mul	x8, x9, x8
  430c14:	add	x8, x8, #0x0
  430c18:	str	x8, [sp, #928]
  430c1c:	ldr	x8, [sp, #928]
  430c20:	ldr	x9, [sp, #5152]
  430c24:	ldr	x9, [x9]
  430c28:	sdiv	x8, x8, x9
  430c2c:	ldr	x9, [sp, #936]
  430c30:	cmp	x9, x8
  430c34:	b.lt	430d60 <readlinkat@plt+0x2de30>  // b.tstop
  430c38:	b	430cf4 <readlinkat@plt+0x2ddc4>
  430c3c:	ldr	x8, [sp, #5152]
  430c40:	ldr	x8, [x8]
  430c44:	mov	x9, xzr
  430c48:	mul	x8, x9, x8
  430c4c:	ldr	x10, [sp, #5152]
  430c50:	ldur	x10, [x10, #-48]
  430c54:	add	x8, x8, x10
  430c58:	mul	x8, x9, x8
  430c5c:	subs	x8, x8, #0x1
  430c60:	cmp	x8, #0x0
  430c64:	cset	w11, ge  // ge = tcont
  430c68:	tbnz	w11, #0, 430cac <readlinkat@plt+0x2dd7c>
  430c6c:	ldr	x8, [sp, #5152]
  430c70:	ldr	x8, [x8]
  430c74:	mov	x9, xzr
  430c78:	mul	x8, x9, x8
  430c7c:	ldr	x10, [sp, #5152]
  430c80:	ldur	x10, [x10, #-48]
  430c84:	add	x8, x8, x10
  430c88:	mul	x8, x9, x8
  430c8c:	add	x8, x8, #0x1
  430c90:	lsl	x8, x8, #62
  430c94:	subs	x8, x8, #0x1
  430c98:	mov	x9, #0x2                   	// #2
  430c9c:	mul	x8, x8, x9
  430ca0:	add	x8, x8, #0x1
  430ca4:	str	x8, [sp, #920]
  430ca8:	b	430cd4 <readlinkat@plt+0x2dda4>
  430cac:	ldr	x8, [sp, #5152]
  430cb0:	ldr	x8, [x8]
  430cb4:	mov	x9, xzr
  430cb8:	mul	x8, x9, x8
  430cbc:	ldr	x10, [sp, #5152]
  430cc0:	ldur	x10, [x10, #-48]
  430cc4:	add	x8, x8, x10
  430cc8:	mul	x8, x9, x8
  430ccc:	subs	x8, x8, #0x1
  430cd0:	str	x8, [sp, #920]
  430cd4:	ldr	x8, [sp, #920]
  430cd8:	ldr	x9, [sp, #5152]
  430cdc:	ldr	x9, [x9]
  430ce0:	sdiv	x8, x8, x9
  430ce4:	ldr	x9, [sp, #5152]
  430ce8:	ldur	x9, [x9, #-48]
  430cec:	cmp	x8, x9
  430cf0:	b.lt	430d60 <readlinkat@plt+0x2de30>  // b.tstop
  430cf4:	ldr	x8, [sp, #5152]
  430cf8:	ldur	x8, [x8, #-48]
  430cfc:	ldr	x9, [sp, #5152]
  430d00:	ldr	x9, [x9]
  430d04:	mul	x8, x8, x9
  430d08:	mov	x9, xzr
  430d0c:	mul	x8, x9, x8
  430d10:	subs	x8, x8, #0x1
  430d14:	cmp	x8, #0x0
  430d18:	cset	w10, ge  // ge = tcont
  430d1c:	tbnz	w10, #0, 430d40 <readlinkat@plt+0x2de10>
  430d20:	ldr	x8, [sp, #5152]
  430d24:	ldur	x8, [x8, #-48]
  430d28:	ldr	x9, [sp, #5152]
  430d2c:	ldr	x9, [x9]
  430d30:	mul	x8, x8, x9
  430d34:	mov	x9, #0xffffffffffffff80    	// #-128
  430d38:	cmp	x8, x9
  430d3c:	b.lt	430d60 <readlinkat@plt+0x2de30>  // b.tstop
  430d40:	ldr	x8, [sp, #5152]
  430d44:	ldur	x8, [x8, #-48]
  430d48:	ldr	x9, [sp, #5152]
  430d4c:	ldr	x9, [x9]
  430d50:	mul	x8, x8, x9
  430d54:	mov	x9, #0x7f                  	// #127
  430d58:	cmp	x9, x8
  430d5c:	b.ge	430d90 <readlinkat@plt+0x2de60>  // b.tcont
  430d60:	ldr	x8, [sp, #5152]
  430d64:	ldur	x8, [x8, #-48]
  430d68:	ldr	x9, [sp, #5152]
  430d6c:	ldr	x9, [x9]
  430d70:	mul	w8, w8, w9
  430d74:	mov	w0, w8
  430d78:	lsl	x10, x0, #56
  430d7c:	asr	x10, x10, #56
  430d80:	str	x10, [sp, #5088]
  430d84:	ldr	w8, [sp, #2992]
  430d88:	tbnz	w8, #0, 433998 <readlinkat@plt+0x30a68>
  430d8c:	b	43399c <readlinkat@plt+0x30a6c>
  430d90:	ldr	x8, [sp, #5152]
  430d94:	ldur	x8, [x8, #-48]
  430d98:	ldr	x9, [sp, #5152]
  430d9c:	ldr	x9, [x9]
  430da0:	mul	w8, w8, w9
  430da4:	mov	w0, w8
  430da8:	lsl	x10, x0, #56
  430dac:	asr	x10, x10, #56
  430db0:	str	x10, [sp, #5088]
  430db4:	ldr	w8, [sp, #2996]
  430db8:	tbnz	w8, #0, 433998 <readlinkat@plt+0x30a68>
  430dbc:	b	43399c <readlinkat@plt+0x30a6c>
  430dc0:	ldr	w8, [sp, #2996]
  430dc4:	tbnz	w8, #0, 430dcc <readlinkat@plt+0x2de9c>
  430dc8:	b	431a4c <readlinkat@plt+0x2eb1c>
  430dcc:	ldr	w8, [sp, #2996]
  430dd0:	tbnz	w8, #0, 430dd8 <readlinkat@plt+0x2dea8>
  430dd4:	b	43150c <readlinkat@plt+0x2e5dc>
  430dd8:	ldr	x8, [sp, #5152]
  430ddc:	ldr	x8, [x8]
  430de0:	lsl	w8, w8, #16
  430de4:	mov	x9, #0x10                  	// #16
  430de8:	asr	w8, w8, w9
  430dec:	mov	w9, wzr
  430df0:	mul	w8, w9, w8
  430df4:	ldr	x10, [sp, #5152]
  430df8:	ldur	x10, [x10, #-48]
  430dfc:	lsl	w10, w10, #16
  430e00:	add	w8, w8, w10, asr #16
  430e04:	mul	w8, w9, w8
  430e08:	subs	w8, w8, #0x1
  430e0c:	cmp	w8, #0x0
  430e10:	cset	w8, ge  // ge = tcont
  430e14:	tbnz	w8, #0, 430e6c <readlinkat@plt+0x2df3c>
  430e18:	ldr	x8, [sp, #5152]
  430e1c:	ldr	x8, [x8]
  430e20:	lsl	w8, w8, #16
  430e24:	mov	x9, #0x10                  	// #16
  430e28:	asr	w8, w8, w9
  430e2c:	mov	w9, wzr
  430e30:	mul	w8, w9, w8
  430e34:	ldr	x10, [sp, #5152]
  430e38:	ldur	x10, [x10, #-48]
  430e3c:	lsl	w10, w10, #16
  430e40:	add	w8, w8, w10, asr #16
  430e44:	mul	w8, w9, w8
  430e48:	add	w8, w8, #0x1
  430e4c:	lsl	w8, w8, #30
  430e50:	subs	w8, w8, #0x1
  430e54:	mov	w9, #0x2                   	// #2
  430e58:	mul	w8, w8, w9
  430e5c:	add	w8, w8, #0x1
  430e60:	mvn	w8, w8
  430e64:	str	w8, [sp, #916]
  430e68:	b	430ea4 <readlinkat@plt+0x2df74>
  430e6c:	ldr	x8, [sp, #5152]
  430e70:	ldr	x8, [x8]
  430e74:	lsl	w8, w8, #16
  430e78:	mov	x9, #0x10                  	// #16
  430e7c:	asr	w8, w8, w9
  430e80:	mov	w9, wzr
  430e84:	mul	w8, w9, w8
  430e88:	ldr	x10, [sp, #5152]
  430e8c:	ldur	x10, [x10, #-48]
  430e90:	lsl	w10, w10, #16
  430e94:	add	w8, w8, w10, asr #16
  430e98:	mul	w8, w9, w8
  430e9c:	add	w8, w8, #0x0
  430ea0:	str	w8, [sp, #916]
  430ea4:	ldr	w8, [sp, #916]
  430ea8:	cbnz	w8, 430f24 <readlinkat@plt+0x2dff4>
  430eac:	ldr	x8, [sp, #5152]
  430eb0:	ldur	x8, [x8, #-48]
  430eb4:	lsl	w8, w8, #16
  430eb8:	asr	w8, w8, #16
  430ebc:	cmp	w8, #0x0
  430ec0:	cset	w8, ge  // ge = tcont
  430ec4:	tbnz	w8, #0, 430ee8 <readlinkat@plt+0x2dfb8>
  430ec8:	ldr	x8, [sp, #5152]
  430ecc:	ldr	x8, [x8]
  430ed0:	lsl	w8, w8, #16
  430ed4:	asr	w8, w8, #16
  430ed8:	mov	w9, wzr
  430edc:	cmp	w9, w8
  430ee0:	cset	w8, lt  // lt = tstop
  430ee4:	tbnz	w8, #0, 43147c <readlinkat@plt+0x2e54c>
  430ee8:	ldr	x8, [sp, #5152]
  430eec:	ldr	x8, [x8]
  430ef0:	lsl	w8, w8, #16
  430ef4:	asr	w8, w8, #16
  430ef8:	cmp	w8, #0x0
  430efc:	cset	w8, ge  // ge = tcont
  430f00:	tbnz	w8, #0, 430f24 <readlinkat@plt+0x2dff4>
  430f04:	ldr	x8, [sp, #5152]
  430f08:	ldur	x8, [x8, #-48]
  430f0c:	lsl	w8, w8, #16
  430f10:	asr	w8, w8, #16
  430f14:	mov	w9, wzr
  430f18:	cmp	w9, w8
  430f1c:	cset	w8, lt  // lt = tstop
  430f20:	tbnz	w8, #0, 43147c <readlinkat@plt+0x2e54c>
  430f24:	ldr	x8, [sp, #5152]
  430f28:	ldr	x8, [x8]
  430f2c:	lsl	w8, w8, #16
  430f30:	asr	w8, w8, #16
  430f34:	cmp	w8, #0x0
  430f38:	cset	w8, ge  // ge = tcont
  430f3c:	tbnz	w8, #0, 431190 <readlinkat@plt+0x2e260>
  430f40:	ldr	x8, [sp, #5152]
  430f44:	ldur	x8, [x8, #-48]
  430f48:	lsl	w8, w8, #16
  430f4c:	asr	w8, w8, #16
  430f50:	cmp	w8, #0x0
  430f54:	cset	w8, ge  // ge = tcont
  430f58:	tbnz	w8, #0, 431064 <readlinkat@plt+0x2e134>
  430f5c:	ldr	x8, [sp, #5152]
  430f60:	ldur	x8, [x8, #-48]
  430f64:	lsl	w8, w8, #16
  430f68:	mov	x9, #0x10                  	// #16
  430f6c:	mov	x0, x9
  430f70:	asr	w8, w8, w0
  430f74:	ldr	x10, [sp, #5152]
  430f78:	ldr	x10, [x10]
  430f7c:	lsl	w10, w10, #16
  430f80:	asr	w9, w10, w9
  430f84:	mov	w10, wzr
  430f88:	mul	w9, w10, w9
  430f8c:	ldr	x11, [sp, #5152]
  430f90:	ldur	x11, [x11, #-48]
  430f94:	lsl	w11, w11, #16
  430f98:	add	w9, w9, w11, asr #16
  430f9c:	mul	w9, w10, w9
  430fa0:	subs	w9, w9, #0x1
  430fa4:	cmp	w9, #0x0
  430fa8:	cset	w9, ge  // ge = tcont
  430fac:	str	w8, [sp, #912]
  430fb0:	tbnz	w9, #0, 431004 <readlinkat@plt+0x2e0d4>
  430fb4:	ldr	x8, [sp, #5152]
  430fb8:	ldr	x8, [x8]
  430fbc:	lsl	w8, w8, #16
  430fc0:	mov	x9, #0x10                  	// #16
  430fc4:	asr	w8, w8, w9
  430fc8:	mov	w9, wzr
  430fcc:	mul	w8, w9, w8
  430fd0:	ldr	x10, [sp, #5152]
  430fd4:	ldur	x10, [x10, #-48]
  430fd8:	lsl	w10, w10, #16
  430fdc:	add	w8, w8, w10, asr #16
  430fe0:	mul	w8, w9, w8
  430fe4:	add	w8, w8, #0x1
  430fe8:	lsl	w8, w8, #30
  430fec:	subs	w8, w8, #0x1
  430ff0:	mov	w9, #0x2                   	// #2
  430ff4:	mul	w8, w8, w9
  430ff8:	add	w8, w8, #0x1
  430ffc:	str	w8, [sp, #908]
  431000:	b	43103c <readlinkat@plt+0x2e10c>
  431004:	ldr	x8, [sp, #5152]
  431008:	ldr	x8, [x8]
  43100c:	lsl	w8, w8, #16
  431010:	mov	x9, #0x10                  	// #16
  431014:	asr	w8, w8, w9
  431018:	mov	w9, wzr
  43101c:	mul	w8, w9, w8
  431020:	ldr	x10, [sp, #5152]
  431024:	ldur	x10, [x10, #-48]
  431028:	lsl	w10, w10, #16
  43102c:	add	w8, w8, w10, asr #16
  431030:	mul	w8, w9, w8
  431034:	subs	w8, w8, #0x1
  431038:	str	w8, [sp, #908]
  43103c:	ldr	w8, [sp, #908]
  431040:	ldr	x9, [sp, #5152]
  431044:	ldr	x9, [x9]
  431048:	lsl	w9, w9, #16
  43104c:	asr	w9, w9, #16
  431050:	sdiv	w8, w8, w9
  431054:	ldr	w9, [sp, #912]
  431058:	cmp	w9, w8
  43105c:	b.lt	43147c <readlinkat@plt+0x2e54c>  // b.tstop
  431060:	b	4313d4 <readlinkat@plt+0x2e4a4>
  431064:	ldr	x8, [sp, #5152]
  431068:	ldr	x8, [x8]
  43106c:	lsl	w8, w8, #16
  431070:	asr	w8, w8, #16
  431074:	mov	w9, #0xffffffff            	// #-1
  431078:	cmp	w8, w9
  43107c:	b.ne	43108c <readlinkat@plt+0x2e15c>  // b.any
  431080:	ldr	w8, [sp, #2996]
  431084:	tbnz	w8, #0, 43147c <readlinkat@plt+0x2e54c>
  431088:	b	4313d4 <readlinkat@plt+0x2e4a4>
  43108c:	ldr	x8, [sp, #5152]
  431090:	ldr	x8, [x8]
  431094:	lsl	w8, w8, #16
  431098:	mov	x9, #0x10                  	// #16
  43109c:	asr	w8, w8, w9
  4310a0:	mov	w9, wzr
  4310a4:	mul	w8, w9, w8
  4310a8:	ldr	x10, [sp, #5152]
  4310ac:	ldur	x10, [x10, #-48]
  4310b0:	lsl	w10, w10, #16
  4310b4:	add	w8, w8, w10, asr #16
  4310b8:	mul	w8, w9, w8
  4310bc:	subs	w8, w8, #0x1
  4310c0:	cmp	w8, #0x0
  4310c4:	cset	w8, ge  // ge = tcont
  4310c8:	tbnz	w8, #0, 431120 <readlinkat@plt+0x2e1f0>
  4310cc:	ldr	x8, [sp, #5152]
  4310d0:	ldr	x8, [x8]
  4310d4:	lsl	w8, w8, #16
  4310d8:	mov	x9, #0x10                  	// #16
  4310dc:	asr	w8, w8, w9
  4310e0:	mov	w9, wzr
  4310e4:	mul	w8, w9, w8
  4310e8:	ldr	x10, [sp, #5152]
  4310ec:	ldur	x10, [x10, #-48]
  4310f0:	lsl	w10, w10, #16
  4310f4:	add	w8, w8, w10, asr #16
  4310f8:	mul	w8, w9, w8
  4310fc:	add	w8, w8, #0x1
  431100:	lsl	w8, w8, #30
  431104:	subs	w8, w8, #0x1
  431108:	mov	w9, #0x2                   	// #2
  43110c:	mul	w8, w8, w9
  431110:	add	w8, w8, #0x1
  431114:	mvn	w8, w8
  431118:	str	w8, [sp, #904]
  43111c:	b	431158 <readlinkat@plt+0x2e228>
  431120:	ldr	x8, [sp, #5152]
  431124:	ldr	x8, [x8]
  431128:	lsl	w8, w8, #16
  43112c:	mov	x9, #0x10                  	// #16
  431130:	asr	w8, w8, w9
  431134:	mov	w9, wzr
  431138:	mul	w8, w9, w8
  43113c:	ldr	x10, [sp, #5152]
  431140:	ldur	x10, [x10, #-48]
  431144:	lsl	w10, w10, #16
  431148:	add	w8, w8, w10, asr #16
  43114c:	mul	w8, w9, w8
  431150:	add	w8, w8, #0x0
  431154:	str	w8, [sp, #904]
  431158:	ldr	w8, [sp, #904]
  43115c:	ldr	x9, [sp, #5152]
  431160:	ldr	x9, [x9]
  431164:	lsl	w9, w9, #16
  431168:	mov	x10, #0x10                  	// #16
  43116c:	asr	w9, w9, w10
  431170:	sdiv	w8, w8, w9
  431174:	ldr	x11, [sp, #5152]
  431178:	ldur	x11, [x11, #-48]
  43117c:	lsl	w9, w11, #16
  431180:	asr	w9, w9, #16
  431184:	cmp	w8, w9
  431188:	b.lt	43147c <readlinkat@plt+0x2e54c>  // b.tstop
  43118c:	b	4313d4 <readlinkat@plt+0x2e4a4>
  431190:	ldr	x8, [sp, #5152]
  431194:	ldr	x8, [x8]
  431198:	lsl	w8, w8, #16
  43119c:	asr	w8, w8, #16
  4311a0:	cbnz	w8, 4311b0 <readlinkat@plt+0x2e280>
  4311a4:	ldr	w8, [sp, #2996]
  4311a8:	tbnz	w8, #0, 43147c <readlinkat@plt+0x2e54c>
  4311ac:	b	4313d4 <readlinkat@plt+0x2e4a4>
  4311b0:	ldr	x8, [sp, #5152]
  4311b4:	ldur	x8, [x8, #-48]
  4311b8:	lsl	w8, w8, #16
  4311bc:	asr	w8, w8, #16
  4311c0:	cmp	w8, #0x0
  4311c4:	cset	w8, ge  // ge = tcont
  4311c8:	tbnz	w8, #0, 4312d8 <readlinkat@plt+0x2e3a8>
  4311cc:	ldr	x8, [sp, #5152]
  4311d0:	ldur	x8, [x8, #-48]
  4311d4:	lsl	w8, w8, #16
  4311d8:	mov	x9, #0x10                  	// #16
  4311dc:	mov	x0, x9
  4311e0:	asr	w8, w8, w0
  4311e4:	ldr	x10, [sp, #5152]
  4311e8:	ldr	x10, [x10]
  4311ec:	lsl	w10, w10, #16
  4311f0:	asr	w9, w10, w9
  4311f4:	mov	w10, wzr
  4311f8:	mul	w9, w10, w9
  4311fc:	ldr	x11, [sp, #5152]
  431200:	ldur	x11, [x11, #-48]
  431204:	lsl	w11, w11, #16
  431208:	add	w9, w9, w11, asr #16
  43120c:	mul	w9, w10, w9
  431210:	subs	w9, w9, #0x1
  431214:	cmp	w9, #0x0
  431218:	cset	w9, ge  // ge = tcont
  43121c:	str	w8, [sp, #900]
  431220:	tbnz	w9, #0, 431278 <readlinkat@plt+0x2e348>
  431224:	ldr	x8, [sp, #5152]
  431228:	ldr	x8, [x8]
  43122c:	lsl	w8, w8, #16
  431230:	mov	x9, #0x10                  	// #16
  431234:	asr	w8, w8, w9
  431238:	mov	w9, wzr
  43123c:	mul	w8, w9, w8
  431240:	ldr	x10, [sp, #5152]
  431244:	ldur	x10, [x10, #-48]
  431248:	lsl	w10, w10, #16
  43124c:	add	w8, w8, w10, asr #16
  431250:	mul	w8, w9, w8
  431254:	add	w8, w8, #0x1
  431258:	lsl	w8, w8, #30
  43125c:	subs	w8, w8, #0x1
  431260:	mov	w9, #0x2                   	// #2
  431264:	mul	w8, w8, w9
  431268:	add	w8, w8, #0x1
  43126c:	mvn	w8, w8
  431270:	str	w8, [sp, #896]
  431274:	b	4312b0 <readlinkat@plt+0x2e380>
  431278:	ldr	x8, [sp, #5152]
  43127c:	ldr	x8, [x8]
  431280:	lsl	w8, w8, #16
  431284:	mov	x9, #0x10                  	// #16
  431288:	asr	w8, w8, w9
  43128c:	mov	w9, wzr
  431290:	mul	w8, w9, w8
  431294:	ldr	x10, [sp, #5152]
  431298:	ldur	x10, [x10, #-48]
  43129c:	lsl	w10, w10, #16
  4312a0:	add	w8, w8, w10, asr #16
  4312a4:	mul	w8, w9, w8
  4312a8:	add	w8, w8, #0x0
  4312ac:	str	w8, [sp, #896]
  4312b0:	ldr	w8, [sp, #896]
  4312b4:	ldr	x9, [sp, #5152]
  4312b8:	ldr	x9, [x9]
  4312bc:	lsl	w9, w9, #16
  4312c0:	asr	w9, w9, #16
  4312c4:	sdiv	w8, w8, w9
  4312c8:	ldr	w9, [sp, #900]
  4312cc:	cmp	w9, w8
  4312d0:	b.lt	43147c <readlinkat@plt+0x2e54c>  // b.tstop
  4312d4:	b	4313d4 <readlinkat@plt+0x2e4a4>
  4312d8:	ldr	x8, [sp, #5152]
  4312dc:	ldr	x8, [x8]
  4312e0:	lsl	w8, w8, #16
  4312e4:	mov	x9, #0x10                  	// #16
  4312e8:	asr	w8, w8, w9
  4312ec:	mov	w9, wzr
  4312f0:	mul	w8, w9, w8
  4312f4:	ldr	x10, [sp, #5152]
  4312f8:	ldur	x10, [x10, #-48]
  4312fc:	lsl	w10, w10, #16
  431300:	add	w8, w8, w10, asr #16
  431304:	mul	w8, w9, w8
  431308:	subs	w8, w8, #0x1
  43130c:	cmp	w8, #0x0
  431310:	cset	w8, ge  // ge = tcont
  431314:	tbnz	w8, #0, 431368 <readlinkat@plt+0x2e438>
  431318:	ldr	x8, [sp, #5152]
  43131c:	ldr	x8, [x8]
  431320:	lsl	w8, w8, #16
  431324:	mov	x9, #0x10                  	// #16
  431328:	asr	w8, w8, w9
  43132c:	mov	w9, wzr
  431330:	mul	w8, w9, w8
  431334:	ldr	x10, [sp, #5152]
  431338:	ldur	x10, [x10, #-48]
  43133c:	lsl	w10, w10, #16
  431340:	add	w8, w8, w10, asr #16
  431344:	mul	w8, w9, w8
  431348:	add	w8, w8, #0x1
  43134c:	lsl	w8, w8, #30
  431350:	subs	w8, w8, #0x1
  431354:	mov	w9, #0x2                   	// #2
  431358:	mul	w8, w8, w9
  43135c:	add	w8, w8, #0x1
  431360:	str	w8, [sp, #892]
  431364:	b	4313a0 <readlinkat@plt+0x2e470>
  431368:	ldr	x8, [sp, #5152]
  43136c:	ldr	x8, [x8]
  431370:	lsl	w8, w8, #16
  431374:	mov	x9, #0x10                  	// #16
  431378:	asr	w8, w8, w9
  43137c:	mov	w9, wzr
  431380:	mul	w8, w9, w8
  431384:	ldr	x10, [sp, #5152]
  431388:	ldur	x10, [x10, #-48]
  43138c:	lsl	w10, w10, #16
  431390:	add	w8, w8, w10, asr #16
  431394:	mul	w8, w9, w8
  431398:	subs	w8, w8, #0x1
  43139c:	str	w8, [sp, #892]
  4313a0:	ldr	w8, [sp, #892]
  4313a4:	ldr	x9, [sp, #5152]
  4313a8:	ldr	x9, [x9]
  4313ac:	lsl	w9, w9, #16
  4313b0:	mov	x10, #0x10                  	// #16
  4313b4:	asr	w9, w9, w10
  4313b8:	sdiv	w8, w8, w9
  4313bc:	ldr	x11, [sp, #5152]
  4313c0:	ldur	x11, [x11, #-48]
  4313c4:	lsl	w9, w11, #16
  4313c8:	asr	w9, w9, #16
  4313cc:	cmp	w8, w9
  4313d0:	b.lt	43147c <readlinkat@plt+0x2e54c>  // b.tstop
  4313d4:	ldr	x8, [sp, #5152]
  4313d8:	ldur	x8, [x8, #-48]
  4313dc:	lsl	w8, w8, #16
  4313e0:	mov	x9, #0x10                  	// #16
  4313e4:	asr	w8, w8, w9
  4313e8:	ldr	x10, [sp, #5152]
  4313ec:	ldr	x10, [x10]
  4313f0:	lsl	w9, w10, #16
  4313f4:	asr	w9, w9, #16
  4313f8:	mul	w8, w8, w9
  4313fc:	mov	w9, wzr
  431400:	mul	w8, w9, w8
  431404:	subs	w8, w8, #0x1
  431408:	cmp	w8, #0x0
  43140c:	cset	w8, ge  // ge = tcont
  431410:	tbnz	w8, #0, 431448 <readlinkat@plt+0x2e518>
  431414:	ldr	x8, [sp, #5152]
  431418:	ldur	x8, [x8, #-48]
  43141c:	lsl	w8, w8, #16
  431420:	mov	x9, #0x10                  	// #16
  431424:	asr	w8, w8, w9
  431428:	ldr	x10, [sp, #5152]
  43142c:	ldr	x10, [x10]
  431430:	lsl	w9, w10, #16
  431434:	asr	w9, w9, #16
  431438:	mul	w8, w8, w9
  43143c:	mov	w9, #0xffff8000            	// #-32768
  431440:	cmp	w8, w9
  431444:	b.lt	43147c <readlinkat@plt+0x2e54c>  // b.tstop
  431448:	ldr	x8, [sp, #5152]
  43144c:	ldur	x8, [x8, #-48]
  431450:	lsl	w8, w8, #16
  431454:	mov	x9, #0x10                  	// #16
  431458:	asr	w8, w8, w9
  43145c:	ldr	x10, [sp, #5152]
  431460:	ldr	x10, [x10]
  431464:	lsl	w9, w10, #16
  431468:	asr	w9, w9, #16
  43146c:	mul	w8, w8, w9
  431470:	mov	w9, #0x7fff                	// #32767
  431474:	cmp	w9, w8
  431478:	b.ge	4314c4 <readlinkat@plt+0x2e594>  // b.tcont
  43147c:	ldr	x8, [sp, #5152]
  431480:	ldur	x8, [x8, #-48]
  431484:	lsl	w8, w8, #16
  431488:	mov	x9, #0x10                  	// #16
  43148c:	mov	x0, x9
  431490:	asr	w8, w8, w0
  431494:	ldr	x10, [sp, #5152]
  431498:	ldr	x10, [x10]
  43149c:	lsl	w10, w10, #16
  4314a0:	asr	w9, w10, w9
  4314a4:	mul	w8, w8, w9
  4314a8:	mov	w1, w8
  4314ac:	lsl	x11, x1, #48
  4314b0:	asr	x11, x11, #48
  4314b4:	str	x11, [sp, #5088]
  4314b8:	ldr	w8, [sp, #2992]
  4314bc:	tbnz	w8, #0, 433998 <readlinkat@plt+0x30a68>
  4314c0:	b	43399c <readlinkat@plt+0x30a6c>
  4314c4:	ldr	x8, [sp, #5152]
  4314c8:	ldur	x8, [x8, #-48]
  4314cc:	lsl	w8, w8, #16
  4314d0:	mov	x9, #0x10                  	// #16
  4314d4:	mov	x0, x9
  4314d8:	asr	w8, w8, w0
  4314dc:	ldr	x10, [sp, #5152]
  4314e0:	ldr	x10, [x10]
  4314e4:	lsl	w10, w10, #16
  4314e8:	asr	w9, w10, w9
  4314ec:	mul	w8, w8, w9
  4314f0:	mov	w1, w8
  4314f4:	lsl	x11, x1, #48
  4314f8:	asr	x11, x11, #48
  4314fc:	str	x11, [sp, #5088]
  431500:	ldr	w8, [sp, #2996]
  431504:	tbnz	w8, #0, 433998 <readlinkat@plt+0x30a68>
  431508:	b	43399c <readlinkat@plt+0x30a6c>
  43150c:	ldr	x8, [sp, #5152]
  431510:	ldr	x8, [x8]
  431514:	mov	x9, xzr
  431518:	mul	x8, x9, x8
  43151c:	ldr	x10, [sp, #5152]
  431520:	ldur	x10, [x10, #-48]
  431524:	add	x8, x8, x10
  431528:	mul	x8, x9, x8
  43152c:	subs	x8, x8, #0x1
  431530:	cmp	x8, #0x0
  431534:	cset	w11, ge  // ge = tcont
  431538:	tbnz	w11, #0, 431580 <readlinkat@plt+0x2e650>
  43153c:	ldr	x8, [sp, #5152]
  431540:	ldr	x8, [x8]
  431544:	mov	x9, xzr
  431548:	mul	x8, x9, x8
  43154c:	ldr	x10, [sp, #5152]
  431550:	ldur	x10, [x10, #-48]
  431554:	add	x8, x8, x10
  431558:	mul	x8, x9, x8
  43155c:	add	x8, x8, #0x1
  431560:	lsl	x8, x8, #62
  431564:	subs	x8, x8, #0x1
  431568:	mov	x9, #0x2                   	// #2
  43156c:	mul	x8, x8, x9
  431570:	add	x8, x8, #0x1
  431574:	mvn	x8, x8
  431578:	str	x8, [sp, #880]
  43157c:	b	4315a8 <readlinkat@plt+0x2e678>
  431580:	ldr	x8, [sp, #5152]
  431584:	ldr	x8, [x8]
  431588:	mov	x9, xzr
  43158c:	mul	x8, x9, x8
  431590:	ldr	x10, [sp, #5152]
  431594:	ldur	x10, [x10, #-48]
  431598:	add	x8, x8, x10
  43159c:	mul	x8, x9, x8
  4315a0:	add	x8, x8, #0x0
  4315a4:	str	x8, [sp, #880]
  4315a8:	ldr	x8, [sp, #880]
  4315ac:	cbnz	x8, 431608 <readlinkat@plt+0x2e6d8>
  4315b0:	ldr	x8, [sp, #5152]
  4315b4:	ldur	x8, [x8, #-48]
  4315b8:	cmp	x8, #0x0
  4315bc:	cset	w9, ge  // ge = tcont
  4315c0:	tbnz	w9, #0, 4315dc <readlinkat@plt+0x2e6ac>
  4315c4:	ldr	x8, [sp, #5152]
  4315c8:	ldr	x8, [x8]
  4315cc:	mov	x9, xzr
  4315d0:	cmp	x9, x8
  4315d4:	cset	w10, lt  // lt = tstop
  4315d8:	tbnz	w10, #0, 4319ec <readlinkat@plt+0x2eabc>
  4315dc:	ldr	x8, [sp, #5152]
  4315e0:	ldr	x8, [x8]
  4315e4:	cmp	x8, #0x0
  4315e8:	cset	w9, ge  // ge = tcont
  4315ec:	tbnz	w9, #0, 431608 <readlinkat@plt+0x2e6d8>
  4315f0:	ldr	x8, [sp, #5152]
  4315f4:	ldur	x8, [x8, #-48]
  4315f8:	mov	x9, xzr
  4315fc:	cmp	x9, x8
  431600:	cset	w10, lt  // lt = tstop
  431604:	tbnz	w10, #0, 4319ec <readlinkat@plt+0x2eabc>
  431608:	ldr	x8, [sp, #5152]
  43160c:	ldr	x8, [x8]
  431610:	cmp	x8, #0x0
  431614:	cset	w9, ge  // ge = tcont
  431618:	tbnz	w9, #0, 4317d4 <readlinkat@plt+0x2e8a4>
  43161c:	ldr	x8, [sp, #5152]
  431620:	ldur	x8, [x8, #-48]
  431624:	cmp	x8, #0x0
  431628:	cset	w9, ge  // ge = tcont
  43162c:	tbnz	w9, #0, 4316f4 <readlinkat@plt+0x2e7c4>
  431630:	ldr	x8, [sp, #5152]
  431634:	ldur	x8, [x8, #-48]
  431638:	ldr	x9, [sp, #5152]
  43163c:	ldr	x9, [x9]
  431640:	mov	x10, xzr
  431644:	mul	x9, x10, x9
  431648:	ldr	x11, [sp, #5152]
  43164c:	ldur	x11, [x11, #-48]
  431650:	add	x9, x9, x11
  431654:	mul	x9, x10, x9
  431658:	subs	x9, x9, #0x1
  43165c:	cmp	x9, #0x0
  431660:	cset	w12, ge  // ge = tcont
  431664:	str	x8, [sp, #872]
  431668:	tbnz	w12, #0, 4316ac <readlinkat@plt+0x2e77c>
  43166c:	ldr	x8, [sp, #5152]
  431670:	ldr	x8, [x8]
  431674:	mov	x9, xzr
  431678:	mul	x8, x9, x8
  43167c:	ldr	x10, [sp, #5152]
  431680:	ldur	x10, [x10, #-48]
  431684:	add	x8, x8, x10
  431688:	mul	x8, x9, x8
  43168c:	add	x8, x8, #0x1
  431690:	lsl	x8, x8, #62
  431694:	subs	x8, x8, #0x1
  431698:	mov	x9, #0x2                   	// #2
  43169c:	mul	x8, x8, x9
  4316a0:	add	x8, x8, #0x1
  4316a4:	str	x8, [sp, #864]
  4316a8:	b	4316d4 <readlinkat@plt+0x2e7a4>
  4316ac:	ldr	x8, [sp, #5152]
  4316b0:	ldr	x8, [x8]
  4316b4:	mov	x9, xzr
  4316b8:	mul	x8, x9, x8
  4316bc:	ldr	x10, [sp, #5152]
  4316c0:	ldur	x10, [x10, #-48]
  4316c4:	add	x8, x8, x10
  4316c8:	mul	x8, x9, x8
  4316cc:	subs	x8, x8, #0x1
  4316d0:	str	x8, [sp, #864]
  4316d4:	ldr	x8, [sp, #864]
  4316d8:	ldr	x9, [sp, #5152]
  4316dc:	ldr	x9, [x9]
  4316e0:	sdiv	x8, x8, x9
  4316e4:	ldr	x9, [sp, #872]
  4316e8:	cmp	x9, x8
  4316ec:	b.lt	4319ec <readlinkat@plt+0x2eabc>  // b.tstop
  4316f0:	b	431980 <readlinkat@plt+0x2ea50>
  4316f4:	ldr	x8, [sp, #5152]
  4316f8:	ldr	x8, [x8]
  4316fc:	mov	x9, #0xffffffffffffffff    	// #-1
  431700:	cmp	x8, x9
  431704:	b.ne	431714 <readlinkat@plt+0x2e7e4>  // b.any
  431708:	ldr	w8, [sp, #2996]
  43170c:	tbnz	w8, #0, 4319ec <readlinkat@plt+0x2eabc>
  431710:	b	431980 <readlinkat@plt+0x2ea50>
  431714:	ldr	x8, [sp, #5152]
  431718:	ldr	x8, [x8]
  43171c:	mov	x9, xzr
  431720:	mul	x8, x9, x8
  431724:	ldr	x10, [sp, #5152]
  431728:	ldur	x10, [x10, #-48]
  43172c:	add	x8, x8, x10
  431730:	mul	x8, x9, x8
  431734:	subs	x8, x8, #0x1
  431738:	cmp	x8, #0x0
  43173c:	cset	w11, ge  // ge = tcont
  431740:	tbnz	w11, #0, 431788 <readlinkat@plt+0x2e858>
  431744:	ldr	x8, [sp, #5152]
  431748:	ldr	x8, [x8]
  43174c:	mov	x9, xzr
  431750:	mul	x8, x9, x8
  431754:	ldr	x10, [sp, #5152]
  431758:	ldur	x10, [x10, #-48]
  43175c:	add	x8, x8, x10
  431760:	mul	x8, x9, x8
  431764:	add	x8, x8, #0x1
  431768:	lsl	x8, x8, #62
  43176c:	subs	x8, x8, #0x1
  431770:	mov	x9, #0x2                   	// #2
  431774:	mul	x8, x8, x9
  431778:	add	x8, x8, #0x1
  43177c:	mvn	x8, x8
  431780:	str	x8, [sp, #856]
  431784:	b	4317b0 <readlinkat@plt+0x2e880>
  431788:	ldr	x8, [sp, #5152]
  43178c:	ldr	x8, [x8]
  431790:	mov	x9, xzr
  431794:	mul	x8, x9, x8
  431798:	ldr	x10, [sp, #5152]
  43179c:	ldur	x10, [x10, #-48]
  4317a0:	add	x8, x8, x10
  4317a4:	mul	x8, x9, x8
  4317a8:	add	x8, x8, #0x0
  4317ac:	str	x8, [sp, #856]
  4317b0:	ldr	x8, [sp, #856]
  4317b4:	ldr	x9, [sp, #5152]
  4317b8:	ldr	x9, [x9]
  4317bc:	sdiv	x8, x8, x9
  4317c0:	ldr	x9, [sp, #5152]
  4317c4:	ldur	x9, [x9, #-48]
  4317c8:	cmp	x8, x9
  4317cc:	b.lt	4319ec <readlinkat@plt+0x2eabc>  // b.tstop
  4317d0:	b	431980 <readlinkat@plt+0x2ea50>
  4317d4:	ldr	x8, [sp, #5152]
  4317d8:	ldr	x8, [x8]
  4317dc:	cbnz	x8, 4317ec <readlinkat@plt+0x2e8bc>
  4317e0:	ldr	w8, [sp, #2996]
  4317e4:	tbnz	w8, #0, 4319ec <readlinkat@plt+0x2eabc>
  4317e8:	b	431980 <readlinkat@plt+0x2ea50>
  4317ec:	ldr	x8, [sp, #5152]
  4317f0:	ldur	x8, [x8, #-48]
  4317f4:	cmp	x8, #0x0
  4317f8:	cset	w9, ge  // ge = tcont
  4317fc:	tbnz	w9, #0, 4318c8 <readlinkat@plt+0x2e998>
  431800:	ldr	x8, [sp, #5152]
  431804:	ldur	x8, [x8, #-48]
  431808:	ldr	x9, [sp, #5152]
  43180c:	ldr	x9, [x9]
  431810:	mov	x10, xzr
  431814:	mul	x9, x10, x9
  431818:	ldr	x11, [sp, #5152]
  43181c:	ldur	x11, [x11, #-48]
  431820:	add	x9, x9, x11
  431824:	mul	x9, x10, x9
  431828:	subs	x9, x9, #0x1
  43182c:	cmp	x9, #0x0
  431830:	cset	w12, ge  // ge = tcont
  431834:	str	x8, [sp, #848]
  431838:	tbnz	w12, #0, 431880 <readlinkat@plt+0x2e950>
  43183c:	ldr	x8, [sp, #5152]
  431840:	ldr	x8, [x8]
  431844:	mov	x9, xzr
  431848:	mul	x8, x9, x8
  43184c:	ldr	x10, [sp, #5152]
  431850:	ldur	x10, [x10, #-48]
  431854:	add	x8, x8, x10
  431858:	mul	x8, x9, x8
  43185c:	add	x8, x8, #0x1
  431860:	lsl	x8, x8, #62
  431864:	subs	x8, x8, #0x1
  431868:	mov	x9, #0x2                   	// #2
  43186c:	mul	x8, x8, x9
  431870:	add	x8, x8, #0x1
  431874:	mvn	x8, x8
  431878:	str	x8, [sp, #840]
  43187c:	b	4318a8 <readlinkat@plt+0x2e978>
  431880:	ldr	x8, [sp, #5152]
  431884:	ldr	x8, [x8]
  431888:	mov	x9, xzr
  43188c:	mul	x8, x9, x8
  431890:	ldr	x10, [sp, #5152]
  431894:	ldur	x10, [x10, #-48]
  431898:	add	x8, x8, x10
  43189c:	mul	x8, x9, x8
  4318a0:	add	x8, x8, #0x0
  4318a4:	str	x8, [sp, #840]
  4318a8:	ldr	x8, [sp, #840]
  4318ac:	ldr	x9, [sp, #5152]
  4318b0:	ldr	x9, [x9]
  4318b4:	sdiv	x8, x8, x9
  4318b8:	ldr	x9, [sp, #848]
  4318bc:	cmp	x9, x8
  4318c0:	b.lt	4319ec <readlinkat@plt+0x2eabc>  // b.tstop
  4318c4:	b	431980 <readlinkat@plt+0x2ea50>
  4318c8:	ldr	x8, [sp, #5152]
  4318cc:	ldr	x8, [x8]
  4318d0:	mov	x9, xzr
  4318d4:	mul	x8, x9, x8
  4318d8:	ldr	x10, [sp, #5152]
  4318dc:	ldur	x10, [x10, #-48]
  4318e0:	add	x8, x8, x10
  4318e4:	mul	x8, x9, x8
  4318e8:	subs	x8, x8, #0x1
  4318ec:	cmp	x8, #0x0
  4318f0:	cset	w11, ge  // ge = tcont
  4318f4:	tbnz	w11, #0, 431938 <readlinkat@plt+0x2ea08>
  4318f8:	ldr	x8, [sp, #5152]
  4318fc:	ldr	x8, [x8]
  431900:	mov	x9, xzr
  431904:	mul	x8, x9, x8
  431908:	ldr	x10, [sp, #5152]
  43190c:	ldur	x10, [x10, #-48]
  431910:	add	x8, x8, x10
  431914:	mul	x8, x9, x8
  431918:	add	x8, x8, #0x1
  43191c:	lsl	x8, x8, #62
  431920:	subs	x8, x8, #0x1
  431924:	mov	x9, #0x2                   	// #2
  431928:	mul	x8, x8, x9
  43192c:	add	x8, x8, #0x1
  431930:	str	x8, [sp, #832]
  431934:	b	431960 <readlinkat@plt+0x2ea30>
  431938:	ldr	x8, [sp, #5152]
  43193c:	ldr	x8, [x8]
  431940:	mov	x9, xzr
  431944:	mul	x8, x9, x8
  431948:	ldr	x10, [sp, #5152]
  43194c:	ldur	x10, [x10, #-48]
  431950:	add	x8, x8, x10
  431954:	mul	x8, x9, x8
  431958:	subs	x8, x8, #0x1
  43195c:	str	x8, [sp, #832]
  431960:	ldr	x8, [sp, #832]
  431964:	ldr	x9, [sp, #5152]
  431968:	ldr	x9, [x9]
  43196c:	sdiv	x8, x8, x9
  431970:	ldr	x9, [sp, #5152]
  431974:	ldur	x9, [x9, #-48]
  431978:	cmp	x8, x9
  43197c:	b.lt	4319ec <readlinkat@plt+0x2eabc>  // b.tstop
  431980:	ldr	x8, [sp, #5152]
  431984:	ldur	x8, [x8, #-48]
  431988:	ldr	x9, [sp, #5152]
  43198c:	ldr	x9, [x9]
  431990:	mul	x8, x8, x9
  431994:	mov	x9, xzr
  431998:	mul	x8, x9, x8
  43199c:	subs	x8, x8, #0x1
  4319a0:	cmp	x8, #0x0
  4319a4:	cset	w10, ge  // ge = tcont
  4319a8:	tbnz	w10, #0, 4319cc <readlinkat@plt+0x2ea9c>
  4319ac:	ldr	x8, [sp, #5152]
  4319b0:	ldur	x8, [x8, #-48]
  4319b4:	ldr	x9, [sp, #5152]
  4319b8:	ldr	x9, [x9]
  4319bc:	mul	x8, x8, x9
  4319c0:	mov	x9, #0xffffffffffff8000    	// #-32768
  4319c4:	cmp	x8, x9
  4319c8:	b.lt	4319ec <readlinkat@plt+0x2eabc>  // b.tstop
  4319cc:	ldr	x8, [sp, #5152]
  4319d0:	ldur	x8, [x8, #-48]
  4319d4:	ldr	x9, [sp, #5152]
  4319d8:	ldr	x9, [x9]
  4319dc:	mul	x8, x8, x9
  4319e0:	mov	x9, #0x7fff                	// #32767
  4319e4:	cmp	x9, x8
  4319e8:	b.ge	431a1c <readlinkat@plt+0x2eaec>  // b.tcont
  4319ec:	ldr	x8, [sp, #5152]
  4319f0:	ldur	x8, [x8, #-48]
  4319f4:	ldr	x9, [sp, #5152]
  4319f8:	ldr	x9, [x9]
  4319fc:	mul	w8, w8, w9
  431a00:	mov	w0, w8
  431a04:	lsl	x10, x0, #48
  431a08:	asr	x10, x10, #48
  431a0c:	str	x10, [sp, #5088]
  431a10:	ldr	w8, [sp, #2992]
  431a14:	tbnz	w8, #0, 433998 <readlinkat@plt+0x30a68>
  431a18:	b	43399c <readlinkat@plt+0x30a6c>
  431a1c:	ldr	x8, [sp, #5152]
  431a20:	ldur	x8, [x8, #-48]
  431a24:	ldr	x9, [sp, #5152]
  431a28:	ldr	x9, [x9]
  431a2c:	mul	w8, w8, w9
  431a30:	mov	w0, w8
  431a34:	lsl	x10, x0, #48
  431a38:	asr	x10, x10, #48
  431a3c:	str	x10, [sp, #5088]
  431a40:	ldr	w8, [sp, #2996]
  431a44:	tbnz	w8, #0, 433998 <readlinkat@plt+0x30a68>
  431a48:	b	43399c <readlinkat@plt+0x30a6c>
  431a4c:	ldr	w8, [sp, #2996]
  431a50:	tbnz	w8, #0, 431a58 <readlinkat@plt+0x2eb28>
  431a54:	b	4324d4 <readlinkat@plt+0x2f5a4>
  431a58:	ldr	w8, [sp, #2996]
  431a5c:	tbnz	w8, #0, 431a64 <readlinkat@plt+0x2eb34>
  431a60:	b	431f9c <readlinkat@plt+0x2f06c>
  431a64:	ldr	x8, [sp, #5152]
  431a68:	ldr	x8, [x8]
  431a6c:	mov	w9, wzr
  431a70:	mul	w8, w9, w8
  431a74:	ldr	x10, [sp, #5152]
  431a78:	ldur	x10, [x10, #-48]
  431a7c:	add	w8, w8, w10
  431a80:	mul	w8, w9, w8
  431a84:	subs	w8, w8, #0x1
  431a88:	cmp	w8, #0x0
  431a8c:	cset	w8, ge  // ge = tcont
  431a90:	tbnz	w8, #0, 431ad8 <readlinkat@plt+0x2eba8>
  431a94:	ldr	x8, [sp, #5152]
  431a98:	ldr	x8, [x8]
  431a9c:	mov	w9, wzr
  431aa0:	mul	w8, w9, w8
  431aa4:	ldr	x10, [sp, #5152]
  431aa8:	ldur	x10, [x10, #-48]
  431aac:	add	w8, w8, w10
  431ab0:	mul	w8, w9, w8
  431ab4:	add	w8, w8, #0x1
  431ab8:	lsl	w8, w8, #30
  431abc:	subs	w8, w8, #0x1
  431ac0:	mov	w9, #0x2                   	// #2
  431ac4:	mul	w8, w8, w9
  431ac8:	add	w8, w8, #0x1
  431acc:	mvn	w8, w8
  431ad0:	str	w8, [sp, #828]
  431ad4:	b	431b00 <readlinkat@plt+0x2ebd0>
  431ad8:	ldr	x8, [sp, #5152]
  431adc:	ldr	x8, [x8]
  431ae0:	mov	w9, wzr
  431ae4:	mul	w8, w9, w8
  431ae8:	ldr	x10, [sp, #5152]
  431aec:	ldur	x10, [x10, #-48]
  431af0:	add	w8, w8, w10
  431af4:	mul	w8, w9, w8
  431af8:	add	w8, w8, #0x0
  431afc:	str	w8, [sp, #828]
  431b00:	ldr	w8, [sp, #828]
  431b04:	cbnz	w8, 431b60 <readlinkat@plt+0x2ec30>
  431b08:	ldr	x8, [sp, #5152]
  431b0c:	ldur	x8, [x8, #-48]
  431b10:	cmp	w8, #0x0
  431b14:	cset	w8, ge  // ge = tcont
  431b18:	tbnz	w8, #0, 431b34 <readlinkat@plt+0x2ec04>
  431b1c:	ldr	x8, [sp, #5152]
  431b20:	ldr	x8, [x8]
  431b24:	mov	w9, wzr
  431b28:	cmp	w9, w8
  431b2c:	cset	w8, lt  // lt = tstop
  431b30:	tbnz	w8, #0, 431f44 <readlinkat@plt+0x2f014>
  431b34:	ldr	x8, [sp, #5152]
  431b38:	ldr	x8, [x8]
  431b3c:	cmp	w8, #0x0
  431b40:	cset	w8, ge  // ge = tcont
  431b44:	tbnz	w8, #0, 431b60 <readlinkat@plt+0x2ec30>
  431b48:	ldr	x8, [sp, #5152]
  431b4c:	ldur	x8, [x8, #-48]
  431b50:	mov	w9, wzr
  431b54:	cmp	w9, w8
  431b58:	cset	w8, lt  // lt = tstop
  431b5c:	tbnz	w8, #0, 431f44 <readlinkat@plt+0x2f014>
  431b60:	ldr	x8, [sp, #5152]
  431b64:	ldr	x8, [x8]
  431b68:	cmp	w8, #0x0
  431b6c:	cset	w8, ge  // ge = tcont
  431b70:	tbnz	w8, #0, 431d2c <readlinkat@plt+0x2edfc>
  431b74:	ldr	x8, [sp, #5152]
  431b78:	ldur	x8, [x8, #-48]
  431b7c:	cmp	w8, #0x0
  431b80:	cset	w8, ge  // ge = tcont
  431b84:	tbnz	w8, #0, 431c4c <readlinkat@plt+0x2ed1c>
  431b88:	ldr	x8, [sp, #5152]
  431b8c:	ldur	x8, [x8, #-48]
  431b90:	ldr	x9, [sp, #5152]
  431b94:	ldr	x9, [x9]
  431b98:	mov	w10, wzr
  431b9c:	mul	w9, w10, w9
  431ba0:	ldr	x11, [sp, #5152]
  431ba4:	ldur	x11, [x11, #-48]
  431ba8:	add	w9, w9, w11
  431bac:	mul	w9, w10, w9
  431bb0:	subs	w9, w9, #0x1
  431bb4:	cmp	w9, #0x0
  431bb8:	cset	w9, ge  // ge = tcont
  431bbc:	str	w8, [sp, #824]
  431bc0:	tbnz	w9, #0, 431c04 <readlinkat@plt+0x2ecd4>
  431bc4:	ldr	x8, [sp, #5152]
  431bc8:	ldr	x8, [x8]
  431bcc:	mov	w9, wzr
  431bd0:	mul	w8, w9, w8
  431bd4:	ldr	x10, [sp, #5152]
  431bd8:	ldur	x10, [x10, #-48]
  431bdc:	add	w8, w8, w10
  431be0:	mul	w8, w9, w8
  431be4:	add	w8, w8, #0x1
  431be8:	lsl	w8, w8, #30
  431bec:	subs	w8, w8, #0x1
  431bf0:	mov	w9, #0x2                   	// #2
  431bf4:	mul	w8, w8, w9
  431bf8:	add	w8, w8, #0x1
  431bfc:	str	w8, [sp, #820]
  431c00:	b	431c2c <readlinkat@plt+0x2ecfc>
  431c04:	ldr	x8, [sp, #5152]
  431c08:	ldr	x8, [x8]
  431c0c:	mov	w9, wzr
  431c10:	mul	w8, w9, w8
  431c14:	ldr	x10, [sp, #5152]
  431c18:	ldur	x10, [x10, #-48]
  431c1c:	add	w8, w8, w10
  431c20:	mul	w8, w9, w8
  431c24:	subs	w8, w8, #0x1
  431c28:	str	w8, [sp, #820]
  431c2c:	ldr	w8, [sp, #820]
  431c30:	ldr	x9, [sp, #5152]
  431c34:	ldr	x9, [x9]
  431c38:	sdiv	w8, w8, w9
  431c3c:	ldr	w9, [sp, #824]
  431c40:	cmp	w9, w8
  431c44:	b.lt	431f44 <readlinkat@plt+0x2f014>  // b.tstop
  431c48:	b	431ed8 <readlinkat@plt+0x2efa8>
  431c4c:	ldr	x8, [sp, #5152]
  431c50:	ldr	x8, [x8]
  431c54:	mov	w9, #0xffffffff            	// #-1
  431c58:	cmp	w8, w9
  431c5c:	b.ne	431c6c <readlinkat@plt+0x2ed3c>  // b.any
  431c60:	ldr	w8, [sp, #2996]
  431c64:	tbnz	w8, #0, 431f44 <readlinkat@plt+0x2f014>
  431c68:	b	431ed8 <readlinkat@plt+0x2efa8>
  431c6c:	ldr	x8, [sp, #5152]
  431c70:	ldr	x8, [x8]
  431c74:	mov	w9, wzr
  431c78:	mul	w8, w9, w8
  431c7c:	ldr	x10, [sp, #5152]
  431c80:	ldur	x10, [x10, #-48]
  431c84:	add	w8, w8, w10
  431c88:	mul	w8, w9, w8
  431c8c:	subs	w8, w8, #0x1
  431c90:	cmp	w8, #0x0
  431c94:	cset	w8, ge  // ge = tcont
  431c98:	tbnz	w8, #0, 431ce0 <readlinkat@plt+0x2edb0>
  431c9c:	ldr	x8, [sp, #5152]
  431ca0:	ldr	x8, [x8]
  431ca4:	mov	w9, wzr
  431ca8:	mul	w8, w9, w8
  431cac:	ldr	x10, [sp, #5152]
  431cb0:	ldur	x10, [x10, #-48]
  431cb4:	add	w8, w8, w10
  431cb8:	mul	w8, w9, w8
  431cbc:	add	w8, w8, #0x1
  431cc0:	lsl	w8, w8, #30
  431cc4:	subs	w8, w8, #0x1
  431cc8:	mov	w9, #0x2                   	// #2
  431ccc:	mul	w8, w8, w9
  431cd0:	add	w8, w8, #0x1
  431cd4:	mvn	w8, w8
  431cd8:	str	w8, [sp, #816]
  431cdc:	b	431d08 <readlinkat@plt+0x2edd8>
  431ce0:	ldr	x8, [sp, #5152]
  431ce4:	ldr	x8, [x8]
  431ce8:	mov	w9, wzr
  431cec:	mul	w8, w9, w8
  431cf0:	ldr	x10, [sp, #5152]
  431cf4:	ldur	x10, [x10, #-48]
  431cf8:	add	w8, w8, w10
  431cfc:	mul	w8, w9, w8
  431d00:	add	w8, w8, #0x0
  431d04:	str	w8, [sp, #816]
  431d08:	ldr	w8, [sp, #816]
  431d0c:	ldr	x9, [sp, #5152]
  431d10:	ldr	x9, [x9]
  431d14:	sdiv	w8, w8, w9
  431d18:	ldr	x10, [sp, #5152]
  431d1c:	ldur	x10, [x10, #-48]
  431d20:	cmp	w8, w10
  431d24:	b.lt	431f44 <readlinkat@plt+0x2f014>  // b.tstop
  431d28:	b	431ed8 <readlinkat@plt+0x2efa8>
  431d2c:	ldr	x8, [sp, #5152]
  431d30:	ldr	x8, [x8]
  431d34:	cbnz	w8, 431d44 <readlinkat@plt+0x2ee14>
  431d38:	ldr	w8, [sp, #2996]
  431d3c:	tbnz	w8, #0, 431f44 <readlinkat@plt+0x2f014>
  431d40:	b	431ed8 <readlinkat@plt+0x2efa8>
  431d44:	ldr	x8, [sp, #5152]
  431d48:	ldur	x8, [x8, #-48]
  431d4c:	cmp	w8, #0x0
  431d50:	cset	w8, ge  // ge = tcont
  431d54:	tbnz	w8, #0, 431e20 <readlinkat@plt+0x2eef0>
  431d58:	ldr	x8, [sp, #5152]
  431d5c:	ldur	x8, [x8, #-48]
  431d60:	ldr	x9, [sp, #5152]
  431d64:	ldr	x9, [x9]
  431d68:	mov	w10, wzr
  431d6c:	mul	w9, w10, w9
  431d70:	ldr	x11, [sp, #5152]
  431d74:	ldur	x11, [x11, #-48]
  431d78:	add	w9, w9, w11
  431d7c:	mul	w9, w10, w9
  431d80:	subs	w9, w9, #0x1
  431d84:	cmp	w9, #0x0
  431d88:	cset	w9, ge  // ge = tcont
  431d8c:	str	w8, [sp, #812]
  431d90:	tbnz	w9, #0, 431dd8 <readlinkat@plt+0x2eea8>
  431d94:	ldr	x8, [sp, #5152]
  431d98:	ldr	x8, [x8]
  431d9c:	mov	w9, wzr
  431da0:	mul	w8, w9, w8
  431da4:	ldr	x10, [sp, #5152]
  431da8:	ldur	x10, [x10, #-48]
  431dac:	add	w8, w8, w10
  431db0:	mul	w8, w9, w8
  431db4:	add	w8, w8, #0x1
  431db8:	lsl	w8, w8, #30
  431dbc:	subs	w8, w8, #0x1
  431dc0:	mov	w9, #0x2                   	// #2
  431dc4:	mul	w8, w8, w9
  431dc8:	add	w8, w8, #0x1
  431dcc:	mvn	w8, w8
  431dd0:	str	w8, [sp, #808]
  431dd4:	b	431e00 <readlinkat@plt+0x2eed0>
  431dd8:	ldr	x8, [sp, #5152]
  431ddc:	ldr	x8, [x8]
  431de0:	mov	w9, wzr
  431de4:	mul	w8, w9, w8
  431de8:	ldr	x10, [sp, #5152]
  431dec:	ldur	x10, [x10, #-48]
  431df0:	add	w8, w8, w10
  431df4:	mul	w8, w9, w8
  431df8:	add	w8, w8, #0x0
  431dfc:	str	w8, [sp, #808]
  431e00:	ldr	w8, [sp, #808]
  431e04:	ldr	x9, [sp, #5152]
  431e08:	ldr	x9, [x9]
  431e0c:	sdiv	w8, w8, w9
  431e10:	ldr	w9, [sp, #812]
  431e14:	cmp	w9, w8
  431e18:	b.lt	431f44 <readlinkat@plt+0x2f014>  // b.tstop
  431e1c:	b	431ed8 <readlinkat@plt+0x2efa8>
  431e20:	ldr	x8, [sp, #5152]
  431e24:	ldr	x8, [x8]
  431e28:	mov	w9, wzr
  431e2c:	mul	w8, w9, w8
  431e30:	ldr	x10, [sp, #5152]
  431e34:	ldur	x10, [x10, #-48]
  431e38:	add	w8, w8, w10
  431e3c:	mul	w8, w9, w8
  431e40:	subs	w8, w8, #0x1
  431e44:	cmp	w8, #0x0
  431e48:	cset	w8, ge  // ge = tcont
  431e4c:	tbnz	w8, #0, 431e90 <readlinkat@plt+0x2ef60>
  431e50:	ldr	x8, [sp, #5152]
  431e54:	ldr	x8, [x8]
  431e58:	mov	w9, wzr
  431e5c:	mul	w8, w9, w8
  431e60:	ldr	x10, [sp, #5152]
  431e64:	ldur	x10, [x10, #-48]
  431e68:	add	w8, w8, w10
  431e6c:	mul	w8, w9, w8
  431e70:	add	w8, w8, #0x1
  431e74:	lsl	w8, w8, #30
  431e78:	subs	w8, w8, #0x1
  431e7c:	mov	w9, #0x2                   	// #2
  431e80:	mul	w8, w8, w9
  431e84:	add	w8, w8, #0x1
  431e88:	str	w8, [sp, #804]
  431e8c:	b	431eb8 <readlinkat@plt+0x2ef88>
  431e90:	ldr	x8, [sp, #5152]
  431e94:	ldr	x8, [x8]
  431e98:	mov	w9, wzr
  431e9c:	mul	w8, w9, w8
  431ea0:	ldr	x10, [sp, #5152]
  431ea4:	ldur	x10, [x10, #-48]
  431ea8:	add	w8, w8, w10
  431eac:	mul	w8, w9, w8
  431eb0:	subs	w8, w8, #0x1
  431eb4:	str	w8, [sp, #804]
  431eb8:	ldr	w8, [sp, #804]
  431ebc:	ldr	x9, [sp, #5152]
  431ec0:	ldr	x9, [x9]
  431ec4:	sdiv	w8, w8, w9
  431ec8:	ldr	x10, [sp, #5152]
  431ecc:	ldur	x10, [x10, #-48]
  431ed0:	cmp	w8, w10
  431ed4:	b.lt	431f44 <readlinkat@plt+0x2f014>  // b.tstop
  431ed8:	ldr	x8, [sp, #5152]
  431edc:	ldur	x8, [x8, #-48]
  431ee0:	ldr	x9, [sp, #5152]
  431ee4:	ldr	x9, [x9]
  431ee8:	mul	w8, w8, w9
  431eec:	mov	w9, wzr
  431ef0:	mul	w8, w9, w8
  431ef4:	subs	w8, w8, #0x1
  431ef8:	cmp	w8, #0x0
  431efc:	cset	w8, ge  // ge = tcont
  431f00:	tbnz	w8, #0, 431f24 <readlinkat@plt+0x2eff4>
  431f04:	ldr	x8, [sp, #5152]
  431f08:	ldur	x8, [x8, #-48]
  431f0c:	ldr	x9, [sp, #5152]
  431f10:	ldr	x9, [x9]
  431f14:	mul	w8, w8, w9
  431f18:	mov	w9, #0x80000000            	// #-2147483648
  431f1c:	cmp	w8, w9
  431f20:	b.lt	431f44 <readlinkat@plt+0x2f014>  // b.tstop
  431f24:	ldr	x8, [sp, #5152]
  431f28:	ldur	x8, [x8, #-48]
  431f2c:	ldr	x9, [sp, #5152]
  431f30:	ldr	x9, [x9]
  431f34:	mul	w8, w8, w9
  431f38:	mov	w9, #0x7fffffff            	// #2147483647
  431f3c:	cmp	w9, w8
  431f40:	b.ge	431f70 <readlinkat@plt+0x2f040>  // b.tcont
  431f44:	ldr	x8, [sp, #5152]
  431f48:	ldur	x8, [x8, #-48]
  431f4c:	ldr	x9, [sp, #5152]
  431f50:	ldr	x9, [x9]
  431f54:	mul	w8, w8, w9
  431f58:	mov	w0, w8
  431f5c:	sxtw	x10, w0
  431f60:	str	x10, [sp, #5088]
  431f64:	ldr	w8, [sp, #2992]
  431f68:	tbnz	w8, #0, 433998 <readlinkat@plt+0x30a68>
  431f6c:	b	43399c <readlinkat@plt+0x30a6c>
  431f70:	ldr	x8, [sp, #5152]
  431f74:	ldur	x8, [x8, #-48]
  431f78:	ldr	x9, [sp, #5152]
  431f7c:	ldr	x9, [x9]
  431f80:	mul	w8, w8, w9
  431f84:	mov	w0, w8
  431f88:	sxtw	x10, w0
  431f8c:	str	x10, [sp, #5088]
  431f90:	ldr	w8, [sp, #2996]
  431f94:	tbnz	w8, #0, 433998 <readlinkat@plt+0x30a68>
  431f98:	b	43399c <readlinkat@plt+0x30a6c>
  431f9c:	ldr	x8, [sp, #5152]
  431fa0:	ldr	x8, [x8]
  431fa4:	mov	x9, xzr
  431fa8:	mul	x8, x9, x8
  431fac:	ldr	x10, [sp, #5152]
  431fb0:	ldur	x10, [x10, #-48]
  431fb4:	add	x8, x8, x10
  431fb8:	mul	x8, x9, x8
  431fbc:	subs	x8, x8, #0x1
  431fc0:	cmp	x8, #0x0
  431fc4:	cset	w11, ge  // ge = tcont
  431fc8:	tbnz	w11, #0, 432010 <readlinkat@plt+0x2f0e0>
  431fcc:	ldr	x8, [sp, #5152]
  431fd0:	ldr	x8, [x8]
  431fd4:	mov	x9, xzr
  431fd8:	mul	x8, x9, x8
  431fdc:	ldr	x10, [sp, #5152]
  431fe0:	ldur	x10, [x10, #-48]
  431fe4:	add	x8, x8, x10
  431fe8:	mul	x8, x9, x8
  431fec:	add	x8, x8, #0x1
  431ff0:	lsl	x8, x8, #62
  431ff4:	subs	x8, x8, #0x1
  431ff8:	mov	x9, #0x2                   	// #2
  431ffc:	mul	x8, x8, x9
  432000:	add	x8, x8, #0x1
  432004:	mvn	x8, x8
  432008:	str	x8, [sp, #792]
  43200c:	b	432038 <readlinkat@plt+0x2f108>
  432010:	ldr	x8, [sp, #5152]
  432014:	ldr	x8, [x8]
  432018:	mov	x9, xzr
  43201c:	mul	x8, x9, x8
  432020:	ldr	x10, [sp, #5152]
  432024:	ldur	x10, [x10, #-48]
  432028:	add	x8, x8, x10
  43202c:	mul	x8, x9, x8
  432030:	add	x8, x8, #0x0
  432034:	str	x8, [sp, #792]
  432038:	ldr	x8, [sp, #792]
  43203c:	cbnz	x8, 432098 <readlinkat@plt+0x2f168>
  432040:	ldr	x8, [sp, #5152]
  432044:	ldur	x8, [x8, #-48]
  432048:	cmp	x8, #0x0
  43204c:	cset	w9, ge  // ge = tcont
  432050:	tbnz	w9, #0, 43206c <readlinkat@plt+0x2f13c>
  432054:	ldr	x8, [sp, #5152]
  432058:	ldr	x8, [x8]
  43205c:	mov	x9, xzr
  432060:	cmp	x9, x8
  432064:	cset	w10, lt  // lt = tstop
  432068:	tbnz	w10, #0, 43247c <readlinkat@plt+0x2f54c>
  43206c:	ldr	x8, [sp, #5152]
  432070:	ldr	x8, [x8]
  432074:	cmp	x8, #0x0
  432078:	cset	w9, ge  // ge = tcont
  43207c:	tbnz	w9, #0, 432098 <readlinkat@plt+0x2f168>
  432080:	ldr	x8, [sp, #5152]
  432084:	ldur	x8, [x8, #-48]
  432088:	mov	x9, xzr
  43208c:	cmp	x9, x8
  432090:	cset	w10, lt  // lt = tstop
  432094:	tbnz	w10, #0, 43247c <readlinkat@plt+0x2f54c>
  432098:	ldr	x8, [sp, #5152]
  43209c:	ldr	x8, [x8]
  4320a0:	cmp	x8, #0x0
  4320a4:	cset	w9, ge  // ge = tcont
  4320a8:	tbnz	w9, #0, 432264 <readlinkat@plt+0x2f334>
  4320ac:	ldr	x8, [sp, #5152]
  4320b0:	ldur	x8, [x8, #-48]
  4320b4:	cmp	x8, #0x0
  4320b8:	cset	w9, ge  // ge = tcont
  4320bc:	tbnz	w9, #0, 432184 <readlinkat@plt+0x2f254>
  4320c0:	ldr	x8, [sp, #5152]
  4320c4:	ldur	x8, [x8, #-48]
  4320c8:	ldr	x9, [sp, #5152]
  4320cc:	ldr	x9, [x9]
  4320d0:	mov	x10, xzr
  4320d4:	mul	x9, x10, x9
  4320d8:	ldr	x11, [sp, #5152]
  4320dc:	ldur	x11, [x11, #-48]
  4320e0:	add	x9, x9, x11
  4320e4:	mul	x9, x10, x9
  4320e8:	subs	x9, x9, #0x1
  4320ec:	cmp	x9, #0x0
  4320f0:	cset	w12, ge  // ge = tcont
  4320f4:	str	x8, [sp, #784]
  4320f8:	tbnz	w12, #0, 43213c <readlinkat@plt+0x2f20c>
  4320fc:	ldr	x8, [sp, #5152]
  432100:	ldr	x8, [x8]
  432104:	mov	x9, xzr
  432108:	mul	x8, x9, x8
  43210c:	ldr	x10, [sp, #5152]
  432110:	ldur	x10, [x10, #-48]
  432114:	add	x8, x8, x10
  432118:	mul	x8, x9, x8
  43211c:	add	x8, x8, #0x1
  432120:	lsl	x8, x8, #62
  432124:	subs	x8, x8, #0x1
  432128:	mov	x9, #0x2                   	// #2
  43212c:	mul	x8, x8, x9
  432130:	add	x8, x8, #0x1
  432134:	str	x8, [sp, #776]
  432138:	b	432164 <readlinkat@plt+0x2f234>
  43213c:	ldr	x8, [sp, #5152]
  432140:	ldr	x8, [x8]
  432144:	mov	x9, xzr
  432148:	mul	x8, x9, x8
  43214c:	ldr	x10, [sp, #5152]
  432150:	ldur	x10, [x10, #-48]
  432154:	add	x8, x8, x10
  432158:	mul	x8, x9, x8
  43215c:	subs	x8, x8, #0x1
  432160:	str	x8, [sp, #776]
  432164:	ldr	x8, [sp, #776]
  432168:	ldr	x9, [sp, #5152]
  43216c:	ldr	x9, [x9]
  432170:	sdiv	x8, x8, x9
  432174:	ldr	x9, [sp, #784]
  432178:	cmp	x9, x8
  43217c:	b.lt	43247c <readlinkat@plt+0x2f54c>  // b.tstop
  432180:	b	432410 <readlinkat@plt+0x2f4e0>
  432184:	ldr	x8, [sp, #5152]
  432188:	ldr	x8, [x8]
  43218c:	mov	x9, #0xffffffffffffffff    	// #-1
  432190:	cmp	x8, x9
  432194:	b.ne	4321a4 <readlinkat@plt+0x2f274>  // b.any
  432198:	ldr	w8, [sp, #2996]
  43219c:	tbnz	w8, #0, 43247c <readlinkat@plt+0x2f54c>
  4321a0:	b	432410 <readlinkat@plt+0x2f4e0>
  4321a4:	ldr	x8, [sp, #5152]
  4321a8:	ldr	x8, [x8]
  4321ac:	mov	x9, xzr
  4321b0:	mul	x8, x9, x8
  4321b4:	ldr	x10, [sp, #5152]
  4321b8:	ldur	x10, [x10, #-48]
  4321bc:	add	x8, x8, x10
  4321c0:	mul	x8, x9, x8
  4321c4:	subs	x8, x8, #0x1
  4321c8:	cmp	x8, #0x0
  4321cc:	cset	w11, ge  // ge = tcont
  4321d0:	tbnz	w11, #0, 432218 <readlinkat@plt+0x2f2e8>
  4321d4:	ldr	x8, [sp, #5152]
  4321d8:	ldr	x8, [x8]
  4321dc:	mov	x9, xzr
  4321e0:	mul	x8, x9, x8
  4321e4:	ldr	x10, [sp, #5152]
  4321e8:	ldur	x10, [x10, #-48]
  4321ec:	add	x8, x8, x10
  4321f0:	mul	x8, x9, x8
  4321f4:	add	x8, x8, #0x1
  4321f8:	lsl	x8, x8, #62
  4321fc:	subs	x8, x8, #0x1
  432200:	mov	x9, #0x2                   	// #2
  432204:	mul	x8, x8, x9
  432208:	add	x8, x8, #0x1
  43220c:	mvn	x8, x8
  432210:	str	x8, [sp, #768]
  432214:	b	432240 <readlinkat@plt+0x2f310>
  432218:	ldr	x8, [sp, #5152]
  43221c:	ldr	x8, [x8]
  432220:	mov	x9, xzr
  432224:	mul	x8, x9, x8
  432228:	ldr	x10, [sp, #5152]
  43222c:	ldur	x10, [x10, #-48]
  432230:	add	x8, x8, x10
  432234:	mul	x8, x9, x8
  432238:	add	x8, x8, #0x0
  43223c:	str	x8, [sp, #768]
  432240:	ldr	x8, [sp, #768]
  432244:	ldr	x9, [sp, #5152]
  432248:	ldr	x9, [x9]
  43224c:	sdiv	x8, x8, x9
  432250:	ldr	x9, [sp, #5152]
  432254:	ldur	x9, [x9, #-48]
  432258:	cmp	x8, x9
  43225c:	b.lt	43247c <readlinkat@plt+0x2f54c>  // b.tstop
  432260:	b	432410 <readlinkat@plt+0x2f4e0>
  432264:	ldr	x8, [sp, #5152]
  432268:	ldr	x8, [x8]
  43226c:	cbnz	x8, 43227c <readlinkat@plt+0x2f34c>
  432270:	ldr	w8, [sp, #2996]
  432274:	tbnz	w8, #0, 43247c <readlinkat@plt+0x2f54c>
  432278:	b	432410 <readlinkat@plt+0x2f4e0>
  43227c:	ldr	x8, [sp, #5152]
  432280:	ldur	x8, [x8, #-48]
  432284:	cmp	x8, #0x0
  432288:	cset	w9, ge  // ge = tcont
  43228c:	tbnz	w9, #0, 432358 <readlinkat@plt+0x2f428>
  432290:	ldr	x8, [sp, #5152]
  432294:	ldur	x8, [x8, #-48]
  432298:	ldr	x9, [sp, #5152]
  43229c:	ldr	x9, [x9]
  4322a0:	mov	x10, xzr
  4322a4:	mul	x9, x10, x9
  4322a8:	ldr	x11, [sp, #5152]
  4322ac:	ldur	x11, [x11, #-48]
  4322b0:	add	x9, x9, x11
  4322b4:	mul	x9, x10, x9
  4322b8:	subs	x9, x9, #0x1
  4322bc:	cmp	x9, #0x0
  4322c0:	cset	w12, ge  // ge = tcont
  4322c4:	str	x8, [sp, #760]
  4322c8:	tbnz	w12, #0, 432310 <readlinkat@plt+0x2f3e0>
  4322cc:	ldr	x8, [sp, #5152]
  4322d0:	ldr	x8, [x8]
  4322d4:	mov	x9, xzr
  4322d8:	mul	x8, x9, x8
  4322dc:	ldr	x10, [sp, #5152]
  4322e0:	ldur	x10, [x10, #-48]
  4322e4:	add	x8, x8, x10
  4322e8:	mul	x8, x9, x8
  4322ec:	add	x8, x8, #0x1
  4322f0:	lsl	x8, x8, #62
  4322f4:	subs	x8, x8, #0x1
  4322f8:	mov	x9, #0x2                   	// #2
  4322fc:	mul	x8, x8, x9
  432300:	add	x8, x8, #0x1
  432304:	mvn	x8, x8
  432308:	str	x8, [sp, #752]
  43230c:	b	432338 <readlinkat@plt+0x2f408>
  432310:	ldr	x8, [sp, #5152]
  432314:	ldr	x8, [x8]
  432318:	mov	x9, xzr
  43231c:	mul	x8, x9, x8
  432320:	ldr	x10, [sp, #5152]
  432324:	ldur	x10, [x10, #-48]
  432328:	add	x8, x8, x10
  43232c:	mul	x8, x9, x8
  432330:	add	x8, x8, #0x0
  432334:	str	x8, [sp, #752]
  432338:	ldr	x8, [sp, #752]
  43233c:	ldr	x9, [sp, #5152]
  432340:	ldr	x9, [x9]
  432344:	sdiv	x8, x8, x9
  432348:	ldr	x9, [sp, #760]
  43234c:	cmp	x9, x8
  432350:	b.lt	43247c <readlinkat@plt+0x2f54c>  // b.tstop
  432354:	b	432410 <readlinkat@plt+0x2f4e0>
  432358:	ldr	x8, [sp, #5152]
  43235c:	ldr	x8, [x8]
  432360:	mov	x9, xzr
  432364:	mul	x8, x9, x8
  432368:	ldr	x10, [sp, #5152]
  43236c:	ldur	x10, [x10, #-48]
  432370:	add	x8, x8, x10
  432374:	mul	x8, x9, x8
  432378:	subs	x8, x8, #0x1
  43237c:	cmp	x8, #0x0
  432380:	cset	w11, ge  // ge = tcont
  432384:	tbnz	w11, #0, 4323c8 <readlinkat@plt+0x2f498>
  432388:	ldr	x8, [sp, #5152]
  43238c:	ldr	x8, [x8]
  432390:	mov	x9, xzr
  432394:	mul	x8, x9, x8
  432398:	ldr	x10, [sp, #5152]
  43239c:	ldur	x10, [x10, #-48]
  4323a0:	add	x8, x8, x10
  4323a4:	mul	x8, x9, x8
  4323a8:	add	x8, x8, #0x1
  4323ac:	lsl	x8, x8, #62
  4323b0:	subs	x8, x8, #0x1
  4323b4:	mov	x9, #0x2                   	// #2
  4323b8:	mul	x8, x8, x9
  4323bc:	add	x8, x8, #0x1
  4323c0:	str	x8, [sp, #744]
  4323c4:	b	4323f0 <readlinkat@plt+0x2f4c0>
  4323c8:	ldr	x8, [sp, #5152]
  4323cc:	ldr	x8, [x8]
  4323d0:	mov	x9, xzr
  4323d4:	mul	x8, x9, x8
  4323d8:	ldr	x10, [sp, #5152]
  4323dc:	ldur	x10, [x10, #-48]
  4323e0:	add	x8, x8, x10
  4323e4:	mul	x8, x9, x8
  4323e8:	subs	x8, x8, #0x1
  4323ec:	str	x8, [sp, #744]
  4323f0:	ldr	x8, [sp, #744]
  4323f4:	ldr	x9, [sp, #5152]
  4323f8:	ldr	x9, [x9]
  4323fc:	sdiv	x8, x8, x9
  432400:	ldr	x9, [sp, #5152]
  432404:	ldur	x9, [x9, #-48]
  432408:	cmp	x8, x9
  43240c:	b.lt	43247c <readlinkat@plt+0x2f54c>  // b.tstop
  432410:	ldr	x8, [sp, #5152]
  432414:	ldur	x8, [x8, #-48]
  432418:	ldr	x9, [sp, #5152]
  43241c:	ldr	x9, [x9]
  432420:	mul	x8, x8, x9
  432424:	mov	x9, xzr
  432428:	mul	x8, x9, x8
  43242c:	subs	x8, x8, #0x1
  432430:	cmp	x8, #0x0
  432434:	cset	w10, ge  // ge = tcont
  432438:	tbnz	w10, #0, 43245c <readlinkat@plt+0x2f52c>
  43243c:	ldr	x8, [sp, #5152]
  432440:	ldur	x8, [x8, #-48]
  432444:	ldr	x9, [sp, #5152]
  432448:	ldr	x9, [x9]
  43244c:	mul	x8, x8, x9
  432450:	mov	x9, #0xffffffff80000000    	// #-2147483648
  432454:	cmp	x8, x9
  432458:	b.lt	43247c <readlinkat@plt+0x2f54c>  // b.tstop
  43245c:	ldr	x8, [sp, #5152]
  432460:	ldur	x8, [x8, #-48]
  432464:	ldr	x9, [sp, #5152]
  432468:	ldr	x9, [x9]
  43246c:	mul	x8, x8, x9
  432470:	mov	x9, #0x7fffffff            	// #2147483647
  432474:	cmp	x9, x8
  432478:	b.ge	4324a8 <readlinkat@plt+0x2f578>  // b.tcont
  43247c:	ldr	x8, [sp, #5152]
  432480:	ldur	x8, [x8, #-48]
  432484:	ldr	x9, [sp, #5152]
  432488:	ldr	x9, [x9]
  43248c:	mul	w8, w8, w9
  432490:	mov	w0, w8
  432494:	sxtw	x10, w0
  432498:	str	x10, [sp, #5088]
  43249c:	ldr	w8, [sp, #2992]
  4324a0:	tbnz	w8, #0, 433998 <readlinkat@plt+0x30a68>
  4324a4:	b	43399c <readlinkat@plt+0x30a6c>
  4324a8:	ldr	x8, [sp, #5152]
  4324ac:	ldur	x8, [x8, #-48]
  4324b0:	ldr	x9, [sp, #5152]
  4324b4:	ldr	x9, [x9]
  4324b8:	mul	w8, w8, w9
  4324bc:	mov	w0, w8
  4324c0:	sxtw	x10, w0
  4324c4:	str	x10, [sp, #5088]
  4324c8:	ldr	w8, [sp, #2996]
  4324cc:	tbnz	w8, #0, 433998 <readlinkat@plt+0x30a68>
  4324d0:	b	43399c <readlinkat@plt+0x30a6c>
  4324d4:	ldr	w8, [sp, #2992]
  4324d8:	tbnz	w8, #0, 4324e0 <readlinkat@plt+0x2f5b0>
  4324dc:	b	432f3c <readlinkat@plt+0x3000c>
  4324e0:	ldr	w8, [sp, #2996]
  4324e4:	tbnz	w8, #0, 4324ec <readlinkat@plt+0x2f5bc>
  4324e8:	b	432a14 <readlinkat@plt+0x2fae4>
  4324ec:	ldr	x8, [sp, #5152]
  4324f0:	ldr	x8, [x8]
  4324f4:	mov	x9, xzr
  4324f8:	mul	x8, x9, x8
  4324fc:	ldr	x10, [sp, #5152]
  432500:	ldur	x10, [x10, #-48]
  432504:	add	x8, x8, x10
  432508:	mul	x8, x9, x8
  43250c:	subs	x8, x8, #0x1
  432510:	cmp	x8, #0x0
  432514:	cset	w11, ge  // ge = tcont
  432518:	tbnz	w11, #0, 432560 <readlinkat@plt+0x2f630>
  43251c:	ldr	x8, [sp, #5152]
  432520:	ldr	x8, [x8]
  432524:	mov	x9, xzr
  432528:	mul	x8, x9, x8
  43252c:	ldr	x10, [sp, #5152]
  432530:	ldur	x10, [x10, #-48]
  432534:	add	x8, x8, x10
  432538:	mul	x8, x9, x8
  43253c:	add	x8, x8, #0x1
  432540:	lsl	x8, x8, #62
  432544:	subs	x8, x8, #0x1
  432548:	mov	x9, #0x2                   	// #2
  43254c:	mul	x8, x8, x9
  432550:	add	x8, x8, #0x1
  432554:	mvn	x8, x8
  432558:	str	x8, [sp, #736]
  43255c:	b	432588 <readlinkat@plt+0x2f658>
  432560:	ldr	x8, [sp, #5152]
  432564:	ldr	x8, [x8]
  432568:	mov	x9, xzr
  43256c:	mul	x8, x9, x8
  432570:	ldr	x10, [sp, #5152]
  432574:	ldur	x10, [x10, #-48]
  432578:	add	x8, x8, x10
  43257c:	mul	x8, x9, x8
  432580:	add	x8, x8, #0x0
  432584:	str	x8, [sp, #736]
  432588:	ldr	x8, [sp, #736]
  43258c:	cbnz	x8, 4325e8 <readlinkat@plt+0x2f6b8>
  432590:	ldr	x8, [sp, #5152]
  432594:	ldur	x8, [x8, #-48]
  432598:	cmp	x8, #0x0
  43259c:	cset	w9, ge  // ge = tcont
  4325a0:	tbnz	w9, #0, 4325bc <readlinkat@plt+0x2f68c>
  4325a4:	ldr	x8, [sp, #5152]
  4325a8:	ldr	x8, [x8]
  4325ac:	mov	x9, xzr
  4325b0:	cmp	x9, x8
  4325b4:	cset	w10, lt  // lt = tstop
  4325b8:	tbnz	w10, #0, 4329cc <readlinkat@plt+0x2fa9c>
  4325bc:	ldr	x8, [sp, #5152]
  4325c0:	ldr	x8, [x8]
  4325c4:	cmp	x8, #0x0
  4325c8:	cset	w9, ge  // ge = tcont
  4325cc:	tbnz	w9, #0, 4325e8 <readlinkat@plt+0x2f6b8>
  4325d0:	ldr	x8, [sp, #5152]
  4325d4:	ldur	x8, [x8, #-48]
  4325d8:	mov	x9, xzr
  4325dc:	cmp	x9, x8
  4325e0:	cset	w10, lt  // lt = tstop
  4325e4:	tbnz	w10, #0, 4329cc <readlinkat@plt+0x2fa9c>
  4325e8:	ldr	x8, [sp, #5152]
  4325ec:	ldr	x8, [x8]
  4325f0:	cmp	x8, #0x0
  4325f4:	cset	w9, ge  // ge = tcont
  4325f8:	tbnz	w9, #0, 4327b4 <readlinkat@plt+0x2f884>
  4325fc:	ldr	x8, [sp, #5152]
  432600:	ldur	x8, [x8, #-48]
  432604:	cmp	x8, #0x0
  432608:	cset	w9, ge  // ge = tcont
  43260c:	tbnz	w9, #0, 4326d4 <readlinkat@plt+0x2f7a4>
  432610:	ldr	x8, [sp, #5152]
  432614:	ldur	x8, [x8, #-48]
  432618:	ldr	x9, [sp, #5152]
  43261c:	ldr	x9, [x9]
  432620:	mov	x10, xzr
  432624:	mul	x9, x10, x9
  432628:	ldr	x11, [sp, #5152]
  43262c:	ldur	x11, [x11, #-48]
  432630:	add	x9, x9, x11
  432634:	mul	x9, x10, x9
  432638:	subs	x9, x9, #0x1
  43263c:	cmp	x9, #0x0
  432640:	cset	w12, ge  // ge = tcont
  432644:	str	x8, [sp, #728]
  432648:	tbnz	w12, #0, 43268c <readlinkat@plt+0x2f75c>
  43264c:	ldr	x8, [sp, #5152]
  432650:	ldr	x8, [x8]
  432654:	mov	x9, xzr
  432658:	mul	x8, x9, x8
  43265c:	ldr	x10, [sp, #5152]
  432660:	ldur	x10, [x10, #-48]
  432664:	add	x8, x8, x10
  432668:	mul	x8, x9, x8
  43266c:	add	x8, x8, #0x1
  432670:	lsl	x8, x8, #62
  432674:	subs	x8, x8, #0x1
  432678:	mov	x9, #0x2                   	// #2
  43267c:	mul	x8, x8, x9
  432680:	add	x8, x8, #0x1
  432684:	str	x8, [sp, #720]
  432688:	b	4326b4 <readlinkat@plt+0x2f784>
  43268c:	ldr	x8, [sp, #5152]
  432690:	ldr	x8, [x8]
  432694:	mov	x9, xzr
  432698:	mul	x8, x9, x8
  43269c:	ldr	x10, [sp, #5152]
  4326a0:	ldur	x10, [x10, #-48]
  4326a4:	add	x8, x8, x10
  4326a8:	mul	x8, x9, x8
  4326ac:	subs	x8, x8, #0x1
  4326b0:	str	x8, [sp, #720]
  4326b4:	ldr	x8, [sp, #720]
  4326b8:	ldr	x9, [sp, #5152]
  4326bc:	ldr	x9, [x9]
  4326c0:	sdiv	x8, x8, x9
  4326c4:	ldr	x9, [sp, #728]
  4326c8:	cmp	x9, x8
  4326cc:	b.lt	4329cc <readlinkat@plt+0x2fa9c>  // b.tstop
  4326d0:	b	432960 <readlinkat@plt+0x2fa30>
  4326d4:	ldr	x8, [sp, #5152]
  4326d8:	ldr	x8, [x8]
  4326dc:	mov	x9, #0xffffffffffffffff    	// #-1
  4326e0:	cmp	x8, x9
  4326e4:	b.ne	4326f4 <readlinkat@plt+0x2f7c4>  // b.any
  4326e8:	ldr	w8, [sp, #2996]
  4326ec:	tbnz	w8, #0, 4329cc <readlinkat@plt+0x2fa9c>
  4326f0:	b	432960 <readlinkat@plt+0x2fa30>
  4326f4:	ldr	x8, [sp, #5152]
  4326f8:	ldr	x8, [x8]
  4326fc:	mov	x9, xzr
  432700:	mul	x8, x9, x8
  432704:	ldr	x10, [sp, #5152]
  432708:	ldur	x10, [x10, #-48]
  43270c:	add	x8, x8, x10
  432710:	mul	x8, x9, x8
  432714:	subs	x8, x8, #0x1
  432718:	cmp	x8, #0x0
  43271c:	cset	w11, ge  // ge = tcont
  432720:	tbnz	w11, #0, 432768 <readlinkat@plt+0x2f838>
  432724:	ldr	x8, [sp, #5152]
  432728:	ldr	x8, [x8]
  43272c:	mov	x9, xzr
  432730:	mul	x8, x9, x8
  432734:	ldr	x10, [sp, #5152]
  432738:	ldur	x10, [x10, #-48]
  43273c:	add	x8, x8, x10
  432740:	mul	x8, x9, x8
  432744:	add	x8, x8, #0x1
  432748:	lsl	x8, x8, #62
  43274c:	subs	x8, x8, #0x1
  432750:	mov	x9, #0x2                   	// #2
  432754:	mul	x8, x8, x9
  432758:	add	x8, x8, #0x1
  43275c:	mvn	x8, x8
  432760:	str	x8, [sp, #712]
  432764:	b	432790 <readlinkat@plt+0x2f860>
  432768:	ldr	x8, [sp, #5152]
  43276c:	ldr	x8, [x8]
  432770:	mov	x9, xzr
  432774:	mul	x8, x9, x8
  432778:	ldr	x10, [sp, #5152]
  43277c:	ldur	x10, [x10, #-48]
  432780:	add	x8, x8, x10
  432784:	mul	x8, x9, x8
  432788:	add	x8, x8, #0x0
  43278c:	str	x8, [sp, #712]
  432790:	ldr	x8, [sp, #712]
  432794:	ldr	x9, [sp, #5152]
  432798:	ldr	x9, [x9]
  43279c:	sdiv	x8, x8, x9
  4327a0:	ldr	x9, [sp, #5152]
  4327a4:	ldur	x9, [x9, #-48]
  4327a8:	cmp	x8, x9
  4327ac:	b.lt	4329cc <readlinkat@plt+0x2fa9c>  // b.tstop
  4327b0:	b	432960 <readlinkat@plt+0x2fa30>
  4327b4:	ldr	x8, [sp, #5152]
  4327b8:	ldr	x8, [x8]
  4327bc:	cbnz	x8, 4327cc <readlinkat@plt+0x2f89c>
  4327c0:	ldr	w8, [sp, #2996]
  4327c4:	tbnz	w8, #0, 4329cc <readlinkat@plt+0x2fa9c>
  4327c8:	b	432960 <readlinkat@plt+0x2fa30>
  4327cc:	ldr	x8, [sp, #5152]
  4327d0:	ldur	x8, [x8, #-48]
  4327d4:	cmp	x8, #0x0
  4327d8:	cset	w9, ge  // ge = tcont
  4327dc:	tbnz	w9, #0, 4328a8 <readlinkat@plt+0x2f978>
  4327e0:	ldr	x8, [sp, #5152]
  4327e4:	ldur	x8, [x8, #-48]
  4327e8:	ldr	x9, [sp, #5152]
  4327ec:	ldr	x9, [x9]
  4327f0:	mov	x10, xzr
  4327f4:	mul	x9, x10, x9
  4327f8:	ldr	x11, [sp, #5152]
  4327fc:	ldur	x11, [x11, #-48]
  432800:	add	x9, x9, x11
  432804:	mul	x9, x10, x9
  432808:	subs	x9, x9, #0x1
  43280c:	cmp	x9, #0x0
  432810:	cset	w12, ge  // ge = tcont
  432814:	str	x8, [sp, #704]
  432818:	tbnz	w12, #0, 432860 <readlinkat@plt+0x2f930>
  43281c:	ldr	x8, [sp, #5152]
  432820:	ldr	x8, [x8]
  432824:	mov	x9, xzr
  432828:	mul	x8, x9, x8
  43282c:	ldr	x10, [sp, #5152]
  432830:	ldur	x10, [x10, #-48]
  432834:	add	x8, x8, x10
  432838:	mul	x8, x9, x8
  43283c:	add	x8, x8, #0x1
  432840:	lsl	x8, x8, #62
  432844:	subs	x8, x8, #0x1
  432848:	mov	x9, #0x2                   	// #2
  43284c:	mul	x8, x8, x9
  432850:	add	x8, x8, #0x1
  432854:	mvn	x8, x8
  432858:	str	x8, [sp, #696]
  43285c:	b	432888 <readlinkat@plt+0x2f958>
  432860:	ldr	x8, [sp, #5152]
  432864:	ldr	x8, [x8]
  432868:	mov	x9, xzr
  43286c:	mul	x8, x9, x8
  432870:	ldr	x10, [sp, #5152]
  432874:	ldur	x10, [x10, #-48]
  432878:	add	x8, x8, x10
  43287c:	mul	x8, x9, x8
  432880:	add	x8, x8, #0x0
  432884:	str	x8, [sp, #696]
  432888:	ldr	x8, [sp, #696]
  43288c:	ldr	x9, [sp, #5152]
  432890:	ldr	x9, [x9]
  432894:	sdiv	x8, x8, x9
  432898:	ldr	x9, [sp, #704]
  43289c:	cmp	x9, x8
  4328a0:	b.lt	4329cc <readlinkat@plt+0x2fa9c>  // b.tstop
  4328a4:	b	432960 <readlinkat@plt+0x2fa30>
  4328a8:	ldr	x8, [sp, #5152]
  4328ac:	ldr	x8, [x8]
  4328b0:	mov	x9, xzr
  4328b4:	mul	x8, x9, x8
  4328b8:	ldr	x10, [sp, #5152]
  4328bc:	ldur	x10, [x10, #-48]
  4328c0:	add	x8, x8, x10
  4328c4:	mul	x8, x9, x8
  4328c8:	subs	x8, x8, #0x1
  4328cc:	cmp	x8, #0x0
  4328d0:	cset	w11, ge  // ge = tcont
  4328d4:	tbnz	w11, #0, 432918 <readlinkat@plt+0x2f9e8>
  4328d8:	ldr	x8, [sp, #5152]
  4328dc:	ldr	x8, [x8]
  4328e0:	mov	x9, xzr
  4328e4:	mul	x8, x9, x8
  4328e8:	ldr	x10, [sp, #5152]
  4328ec:	ldur	x10, [x10, #-48]
  4328f0:	add	x8, x8, x10
  4328f4:	mul	x8, x9, x8
  4328f8:	add	x8, x8, #0x1
  4328fc:	lsl	x8, x8, #62
  432900:	subs	x8, x8, #0x1
  432904:	mov	x9, #0x2                   	// #2
  432908:	mul	x8, x8, x9
  43290c:	add	x8, x8, #0x1
  432910:	str	x8, [sp, #688]
  432914:	b	432940 <readlinkat@plt+0x2fa10>
  432918:	ldr	x8, [sp, #5152]
  43291c:	ldr	x8, [x8]
  432920:	mov	x9, xzr
  432924:	mul	x8, x9, x8
  432928:	ldr	x10, [sp, #5152]
  43292c:	ldur	x10, [x10, #-48]
  432930:	add	x8, x8, x10
  432934:	mul	x8, x9, x8
  432938:	subs	x8, x8, #0x1
  43293c:	str	x8, [sp, #688]
  432940:	ldr	x8, [sp, #688]
  432944:	ldr	x9, [sp, #5152]
  432948:	ldr	x9, [x9]
  43294c:	sdiv	x8, x8, x9
  432950:	ldr	x9, [sp, #5152]
  432954:	ldur	x9, [x9, #-48]
  432958:	cmp	x8, x9
  43295c:	b.lt	4329cc <readlinkat@plt+0x2fa9c>  // b.tstop
  432960:	ldr	x8, [sp, #5152]
  432964:	ldur	x8, [x8, #-48]
  432968:	ldr	x9, [sp, #5152]
  43296c:	ldr	x9, [x9]
  432970:	mul	x8, x8, x9
  432974:	mov	x9, xzr
  432978:	mul	x8, x9, x8
  43297c:	subs	x8, x8, #0x1
  432980:	cmp	x8, #0x0
  432984:	cset	w10, ge  // ge = tcont
  432988:	tbnz	w10, #0, 4329ac <readlinkat@plt+0x2fa7c>
  43298c:	ldr	x8, [sp, #5152]
  432990:	ldur	x8, [x8, #-48]
  432994:	ldr	x9, [sp, #5152]
  432998:	ldr	x9, [x9]
  43299c:	mul	x8, x8, x9
  4329a0:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  4329a4:	cmp	x8, x9
  4329a8:	b.lt	4329cc <readlinkat@plt+0x2fa9c>  // b.tstop
  4329ac:	ldr	x8, [sp, #5152]
  4329b0:	ldur	x8, [x8, #-48]
  4329b4:	ldr	x9, [sp, #5152]
  4329b8:	ldr	x9, [x9]
  4329bc:	mul	x8, x8, x9
  4329c0:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  4329c4:	cmp	x9, x8
  4329c8:	b.ge	4329f0 <readlinkat@plt+0x2fac0>  // b.tcont
  4329cc:	ldr	x8, [sp, #5152]
  4329d0:	ldur	x8, [x8, #-48]
  4329d4:	ldr	x9, [sp, #5152]
  4329d8:	ldr	x9, [x9]
  4329dc:	mul	x8, x8, x9
  4329e0:	str	x8, [sp, #5088]
  4329e4:	ldr	w10, [sp, #2992]
  4329e8:	tbnz	w10, #0, 433998 <readlinkat@plt+0x30a68>
  4329ec:	b	43399c <readlinkat@plt+0x30a6c>
  4329f0:	ldr	x8, [sp, #5152]
  4329f4:	ldur	x8, [x8, #-48]
  4329f8:	ldr	x9, [sp, #5152]
  4329fc:	ldr	x9, [x9]
  432a00:	mul	x8, x8, x9
  432a04:	str	x8, [sp, #5088]
  432a08:	ldr	w10, [sp, #2996]
  432a0c:	tbnz	w10, #0, 433998 <readlinkat@plt+0x30a68>
  432a10:	b	43399c <readlinkat@plt+0x30a6c>
  432a14:	ldr	x8, [sp, #5152]
  432a18:	ldr	x8, [x8]
  432a1c:	mov	x9, xzr
  432a20:	mul	x8, x9, x8
  432a24:	ldr	x10, [sp, #5152]
  432a28:	ldur	x10, [x10, #-48]
  432a2c:	add	x8, x8, x10
  432a30:	mul	x8, x9, x8
  432a34:	subs	x8, x8, #0x1
  432a38:	cmp	x8, #0x0
  432a3c:	cset	w11, ge  // ge = tcont
  432a40:	tbnz	w11, #0, 432a88 <readlinkat@plt+0x2fb58>
  432a44:	ldr	x8, [sp, #5152]
  432a48:	ldr	x8, [x8]
  432a4c:	mov	x9, xzr
  432a50:	mul	x8, x9, x8
  432a54:	ldr	x10, [sp, #5152]
  432a58:	ldur	x10, [x10, #-48]
  432a5c:	add	x8, x8, x10
  432a60:	mul	x8, x9, x8
  432a64:	add	x8, x8, #0x1
  432a68:	lsl	x8, x8, #62
  432a6c:	subs	x8, x8, #0x1
  432a70:	mov	x9, #0x2                   	// #2
  432a74:	mul	x8, x8, x9
  432a78:	add	x8, x8, #0x1
  432a7c:	mvn	x8, x8
  432a80:	str	x8, [sp, #680]
  432a84:	b	432ab0 <readlinkat@plt+0x2fb80>
  432a88:	ldr	x8, [sp, #5152]
  432a8c:	ldr	x8, [x8]
  432a90:	mov	x9, xzr
  432a94:	mul	x8, x9, x8
  432a98:	ldr	x10, [sp, #5152]
  432a9c:	ldur	x10, [x10, #-48]
  432aa0:	add	x8, x8, x10
  432aa4:	mul	x8, x9, x8
  432aa8:	add	x8, x8, #0x0
  432aac:	str	x8, [sp, #680]
  432ab0:	ldr	x8, [sp, #680]
  432ab4:	cbnz	x8, 432b10 <readlinkat@plt+0x2fbe0>
  432ab8:	ldr	x8, [sp, #5152]
  432abc:	ldur	x8, [x8, #-48]
  432ac0:	cmp	x8, #0x0
  432ac4:	cset	w9, ge  // ge = tcont
  432ac8:	tbnz	w9, #0, 432ae4 <readlinkat@plt+0x2fbb4>
  432acc:	ldr	x8, [sp, #5152]
  432ad0:	ldr	x8, [x8]
  432ad4:	mov	x9, xzr
  432ad8:	cmp	x9, x8
  432adc:	cset	w10, lt  // lt = tstop
  432ae0:	tbnz	w10, #0, 432ef4 <readlinkat@plt+0x2ffc4>
  432ae4:	ldr	x8, [sp, #5152]
  432ae8:	ldr	x8, [x8]
  432aec:	cmp	x8, #0x0
  432af0:	cset	w9, ge  // ge = tcont
  432af4:	tbnz	w9, #0, 432b10 <readlinkat@plt+0x2fbe0>
  432af8:	ldr	x8, [sp, #5152]
  432afc:	ldur	x8, [x8, #-48]
  432b00:	mov	x9, xzr
  432b04:	cmp	x9, x8
  432b08:	cset	w10, lt  // lt = tstop
  432b0c:	tbnz	w10, #0, 432ef4 <readlinkat@plt+0x2ffc4>
  432b10:	ldr	x8, [sp, #5152]
  432b14:	ldr	x8, [x8]
  432b18:	cmp	x8, #0x0
  432b1c:	cset	w9, ge  // ge = tcont
  432b20:	tbnz	w9, #0, 432cdc <readlinkat@plt+0x2fdac>
  432b24:	ldr	x8, [sp, #5152]
  432b28:	ldur	x8, [x8, #-48]
  432b2c:	cmp	x8, #0x0
  432b30:	cset	w9, ge  // ge = tcont
  432b34:	tbnz	w9, #0, 432bfc <readlinkat@plt+0x2fccc>
  432b38:	ldr	x8, [sp, #5152]
  432b3c:	ldur	x8, [x8, #-48]
  432b40:	ldr	x9, [sp, #5152]
  432b44:	ldr	x9, [x9]
  432b48:	mov	x10, xzr
  432b4c:	mul	x9, x10, x9
  432b50:	ldr	x11, [sp, #5152]
  432b54:	ldur	x11, [x11, #-48]
  432b58:	add	x9, x9, x11
  432b5c:	mul	x9, x10, x9
  432b60:	subs	x9, x9, #0x1
  432b64:	cmp	x9, #0x0
  432b68:	cset	w12, ge  // ge = tcont
  432b6c:	str	x8, [sp, #672]
  432b70:	tbnz	w12, #0, 432bb4 <readlinkat@plt+0x2fc84>
  432b74:	ldr	x8, [sp, #5152]
  432b78:	ldr	x8, [x8]
  432b7c:	mov	x9, xzr
  432b80:	mul	x8, x9, x8
  432b84:	ldr	x10, [sp, #5152]
  432b88:	ldur	x10, [x10, #-48]
  432b8c:	add	x8, x8, x10
  432b90:	mul	x8, x9, x8
  432b94:	add	x8, x8, #0x1
  432b98:	lsl	x8, x8, #62
  432b9c:	subs	x8, x8, #0x1
  432ba0:	mov	x9, #0x2                   	// #2
  432ba4:	mul	x8, x8, x9
  432ba8:	add	x8, x8, #0x1
  432bac:	str	x8, [sp, #664]
  432bb0:	b	432bdc <readlinkat@plt+0x2fcac>
  432bb4:	ldr	x8, [sp, #5152]
  432bb8:	ldr	x8, [x8]
  432bbc:	mov	x9, xzr
  432bc0:	mul	x8, x9, x8
  432bc4:	ldr	x10, [sp, #5152]
  432bc8:	ldur	x10, [x10, #-48]
  432bcc:	add	x8, x8, x10
  432bd0:	mul	x8, x9, x8
  432bd4:	subs	x8, x8, #0x1
  432bd8:	str	x8, [sp, #664]
  432bdc:	ldr	x8, [sp, #664]
  432be0:	ldr	x9, [sp, #5152]
  432be4:	ldr	x9, [x9]
  432be8:	sdiv	x8, x8, x9
  432bec:	ldr	x9, [sp, #672]
  432bf0:	cmp	x9, x8
  432bf4:	b.lt	432ef4 <readlinkat@plt+0x2ffc4>  // b.tstop
  432bf8:	b	432e88 <readlinkat@plt+0x2ff58>
  432bfc:	ldr	x8, [sp, #5152]
  432c00:	ldr	x8, [x8]
  432c04:	mov	x9, #0xffffffffffffffff    	// #-1
  432c08:	cmp	x8, x9
  432c0c:	b.ne	432c1c <readlinkat@plt+0x2fcec>  // b.any
  432c10:	ldr	w8, [sp, #2996]
  432c14:	tbnz	w8, #0, 432ef4 <readlinkat@plt+0x2ffc4>
  432c18:	b	432e88 <readlinkat@plt+0x2ff58>
  432c1c:	ldr	x8, [sp, #5152]
  432c20:	ldr	x8, [x8]
  432c24:	mov	x9, xzr
  432c28:	mul	x8, x9, x8
  432c2c:	ldr	x10, [sp, #5152]
  432c30:	ldur	x10, [x10, #-48]
  432c34:	add	x8, x8, x10
  432c38:	mul	x8, x9, x8
  432c3c:	subs	x8, x8, #0x1
  432c40:	cmp	x8, #0x0
  432c44:	cset	w11, ge  // ge = tcont
  432c48:	tbnz	w11, #0, 432c90 <readlinkat@plt+0x2fd60>
  432c4c:	ldr	x8, [sp, #5152]
  432c50:	ldr	x8, [x8]
  432c54:	mov	x9, xzr
  432c58:	mul	x8, x9, x8
  432c5c:	ldr	x10, [sp, #5152]
  432c60:	ldur	x10, [x10, #-48]
  432c64:	add	x8, x8, x10
  432c68:	mul	x8, x9, x8
  432c6c:	add	x8, x8, #0x1
  432c70:	lsl	x8, x8, #62
  432c74:	subs	x8, x8, #0x1
  432c78:	mov	x9, #0x2                   	// #2
  432c7c:	mul	x8, x8, x9
  432c80:	add	x8, x8, #0x1
  432c84:	mvn	x8, x8
  432c88:	str	x8, [sp, #656]
  432c8c:	b	432cb8 <readlinkat@plt+0x2fd88>
  432c90:	ldr	x8, [sp, #5152]
  432c94:	ldr	x8, [x8]
  432c98:	mov	x9, xzr
  432c9c:	mul	x8, x9, x8
  432ca0:	ldr	x10, [sp, #5152]
  432ca4:	ldur	x10, [x10, #-48]
  432ca8:	add	x8, x8, x10
  432cac:	mul	x8, x9, x8
  432cb0:	add	x8, x8, #0x0
  432cb4:	str	x8, [sp, #656]
  432cb8:	ldr	x8, [sp, #656]
  432cbc:	ldr	x9, [sp, #5152]
  432cc0:	ldr	x9, [x9]
  432cc4:	sdiv	x8, x8, x9
  432cc8:	ldr	x9, [sp, #5152]
  432ccc:	ldur	x9, [x9, #-48]
  432cd0:	cmp	x8, x9
  432cd4:	b.lt	432ef4 <readlinkat@plt+0x2ffc4>  // b.tstop
  432cd8:	b	432e88 <readlinkat@plt+0x2ff58>
  432cdc:	ldr	x8, [sp, #5152]
  432ce0:	ldr	x8, [x8]
  432ce4:	cbnz	x8, 432cf4 <readlinkat@plt+0x2fdc4>
  432ce8:	ldr	w8, [sp, #2996]
  432cec:	tbnz	w8, #0, 432ef4 <readlinkat@plt+0x2ffc4>
  432cf0:	b	432e88 <readlinkat@plt+0x2ff58>
  432cf4:	ldr	x8, [sp, #5152]
  432cf8:	ldur	x8, [x8, #-48]
  432cfc:	cmp	x8, #0x0
  432d00:	cset	w9, ge  // ge = tcont
  432d04:	tbnz	w9, #0, 432dd0 <readlinkat@plt+0x2fea0>
  432d08:	ldr	x8, [sp, #5152]
  432d0c:	ldur	x8, [x8, #-48]
  432d10:	ldr	x9, [sp, #5152]
  432d14:	ldr	x9, [x9]
  432d18:	mov	x10, xzr
  432d1c:	mul	x9, x10, x9
  432d20:	ldr	x11, [sp, #5152]
  432d24:	ldur	x11, [x11, #-48]
  432d28:	add	x9, x9, x11
  432d2c:	mul	x9, x10, x9
  432d30:	subs	x9, x9, #0x1
  432d34:	cmp	x9, #0x0
  432d38:	cset	w12, ge  // ge = tcont
  432d3c:	str	x8, [sp, #648]
  432d40:	tbnz	w12, #0, 432d88 <readlinkat@plt+0x2fe58>
  432d44:	ldr	x8, [sp, #5152]
  432d48:	ldr	x8, [x8]
  432d4c:	mov	x9, xzr
  432d50:	mul	x8, x9, x8
  432d54:	ldr	x10, [sp, #5152]
  432d58:	ldur	x10, [x10, #-48]
  432d5c:	add	x8, x8, x10
  432d60:	mul	x8, x9, x8
  432d64:	add	x8, x8, #0x1
  432d68:	lsl	x8, x8, #62
  432d6c:	subs	x8, x8, #0x1
  432d70:	mov	x9, #0x2                   	// #2
  432d74:	mul	x8, x8, x9
  432d78:	add	x8, x8, #0x1
  432d7c:	mvn	x8, x8
  432d80:	str	x8, [sp, #640]
  432d84:	b	432db0 <readlinkat@plt+0x2fe80>
  432d88:	ldr	x8, [sp, #5152]
  432d8c:	ldr	x8, [x8]
  432d90:	mov	x9, xzr
  432d94:	mul	x8, x9, x8
  432d98:	ldr	x10, [sp, #5152]
  432d9c:	ldur	x10, [x10, #-48]
  432da0:	add	x8, x8, x10
  432da4:	mul	x8, x9, x8
  432da8:	add	x8, x8, #0x0
  432dac:	str	x8, [sp, #640]
  432db0:	ldr	x8, [sp, #640]
  432db4:	ldr	x9, [sp, #5152]
  432db8:	ldr	x9, [x9]
  432dbc:	sdiv	x8, x8, x9
  432dc0:	ldr	x9, [sp, #648]
  432dc4:	cmp	x9, x8
  432dc8:	b.lt	432ef4 <readlinkat@plt+0x2ffc4>  // b.tstop
  432dcc:	b	432e88 <readlinkat@plt+0x2ff58>
  432dd0:	ldr	x8, [sp, #5152]
  432dd4:	ldr	x8, [x8]
  432dd8:	mov	x9, xzr
  432ddc:	mul	x8, x9, x8
  432de0:	ldr	x10, [sp, #5152]
  432de4:	ldur	x10, [x10, #-48]
  432de8:	add	x8, x8, x10
  432dec:	mul	x8, x9, x8
  432df0:	subs	x8, x8, #0x1
  432df4:	cmp	x8, #0x0
  432df8:	cset	w11, ge  // ge = tcont
  432dfc:	tbnz	w11, #0, 432e40 <readlinkat@plt+0x2ff10>
  432e00:	ldr	x8, [sp, #5152]
  432e04:	ldr	x8, [x8]
  432e08:	mov	x9, xzr
  432e0c:	mul	x8, x9, x8
  432e10:	ldr	x10, [sp, #5152]
  432e14:	ldur	x10, [x10, #-48]
  432e18:	add	x8, x8, x10
  432e1c:	mul	x8, x9, x8
  432e20:	add	x8, x8, #0x1
  432e24:	lsl	x8, x8, #62
  432e28:	subs	x8, x8, #0x1
  432e2c:	mov	x9, #0x2                   	// #2
  432e30:	mul	x8, x8, x9
  432e34:	add	x8, x8, #0x1
  432e38:	str	x8, [sp, #632]
  432e3c:	b	432e68 <readlinkat@plt+0x2ff38>
  432e40:	ldr	x8, [sp, #5152]
  432e44:	ldr	x8, [x8]
  432e48:	mov	x9, xzr
  432e4c:	mul	x8, x9, x8
  432e50:	ldr	x10, [sp, #5152]
  432e54:	ldur	x10, [x10, #-48]
  432e58:	add	x8, x8, x10
  432e5c:	mul	x8, x9, x8
  432e60:	subs	x8, x8, #0x1
  432e64:	str	x8, [sp, #632]
  432e68:	ldr	x8, [sp, #632]
  432e6c:	ldr	x9, [sp, #5152]
  432e70:	ldr	x9, [x9]
  432e74:	sdiv	x8, x8, x9
  432e78:	ldr	x9, [sp, #5152]
  432e7c:	ldur	x9, [x9, #-48]
  432e80:	cmp	x8, x9
  432e84:	b.lt	432ef4 <readlinkat@plt+0x2ffc4>  // b.tstop
  432e88:	ldr	x8, [sp, #5152]
  432e8c:	ldur	x8, [x8, #-48]
  432e90:	ldr	x9, [sp, #5152]
  432e94:	ldr	x9, [x9]
  432e98:	mul	x8, x8, x9
  432e9c:	mov	x9, xzr
  432ea0:	mul	x8, x9, x8
  432ea4:	subs	x8, x8, #0x1
  432ea8:	cmp	x8, #0x0
  432eac:	cset	w10, ge  // ge = tcont
  432eb0:	tbnz	w10, #0, 432ed4 <readlinkat@plt+0x2ffa4>
  432eb4:	ldr	x8, [sp, #5152]
  432eb8:	ldur	x8, [x8, #-48]
  432ebc:	ldr	x9, [sp, #5152]
  432ec0:	ldr	x9, [x9]
  432ec4:	mul	x8, x8, x9
  432ec8:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  432ecc:	cmp	x8, x9
  432ed0:	b.lt	432ef4 <readlinkat@plt+0x2ffc4>  // b.tstop
  432ed4:	ldr	x8, [sp, #5152]
  432ed8:	ldur	x8, [x8, #-48]
  432edc:	ldr	x9, [sp, #5152]
  432ee0:	ldr	x9, [x9]
  432ee4:	mul	x8, x8, x9
  432ee8:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  432eec:	cmp	x9, x8
  432ef0:	b.ge	432f18 <readlinkat@plt+0x2ffe8>  // b.tcont
  432ef4:	ldr	x8, [sp, #5152]
  432ef8:	ldur	x8, [x8, #-48]
  432efc:	ldr	x9, [sp, #5152]
  432f00:	ldr	x9, [x9]
  432f04:	mul	x8, x8, x9
  432f08:	str	x8, [sp, #5088]
  432f0c:	ldr	w10, [sp, #2992]
  432f10:	tbnz	w10, #0, 433998 <readlinkat@plt+0x30a68>
  432f14:	b	43399c <readlinkat@plt+0x30a6c>
  432f18:	ldr	x8, [sp, #5152]
  432f1c:	ldur	x8, [x8, #-48]
  432f20:	ldr	x9, [sp, #5152]
  432f24:	ldr	x9, [x9]
  432f28:	mul	x8, x8, x9
  432f2c:	str	x8, [sp, #5088]
  432f30:	ldr	w10, [sp, #2996]
  432f34:	tbnz	w10, #0, 433998 <readlinkat@plt+0x30a68>
  432f38:	b	43399c <readlinkat@plt+0x30a6c>
  432f3c:	ldr	w8, [sp, #2996]
  432f40:	tbnz	w8, #0, 432f48 <readlinkat@plt+0x30018>
  432f44:	b	433470 <readlinkat@plt+0x30540>
  432f48:	ldr	x8, [sp, #5152]
  432f4c:	ldr	x8, [x8]
  432f50:	mov	x9, xzr
  432f54:	mul	x8, x9, x8
  432f58:	ldr	x10, [sp, #5152]
  432f5c:	ldur	x10, [x10, #-48]
  432f60:	add	x8, x8, x10
  432f64:	mul	x8, x9, x8
  432f68:	subs	x8, x8, #0x1
  432f6c:	cmp	x8, #0x0
  432f70:	cset	w11, ge  // ge = tcont
  432f74:	tbnz	w11, #0, 432fbc <readlinkat@plt+0x3008c>
  432f78:	ldr	x8, [sp, #5152]
  432f7c:	ldr	x8, [x8]
  432f80:	mov	x9, xzr
  432f84:	mul	x8, x9, x8
  432f88:	ldr	x10, [sp, #5152]
  432f8c:	ldur	x10, [x10, #-48]
  432f90:	add	x8, x8, x10
  432f94:	mul	x8, x9, x8
  432f98:	add	x8, x8, #0x1
  432f9c:	lsl	x8, x8, #62
  432fa0:	subs	x8, x8, #0x1
  432fa4:	mov	x9, #0x2                   	// #2
  432fa8:	mul	x8, x8, x9
  432fac:	add	x8, x8, #0x1
  432fb0:	mvn	x8, x8
  432fb4:	str	x8, [sp, #624]
  432fb8:	b	432fe4 <readlinkat@plt+0x300b4>
  432fbc:	ldr	x8, [sp, #5152]
  432fc0:	ldr	x8, [x8]
  432fc4:	mov	x9, xzr
  432fc8:	mul	x8, x9, x8
  432fcc:	ldr	x10, [sp, #5152]
  432fd0:	ldur	x10, [x10, #-48]
  432fd4:	add	x8, x8, x10
  432fd8:	mul	x8, x9, x8
  432fdc:	add	x8, x8, #0x0
  432fe0:	str	x8, [sp, #624]
  432fe4:	ldr	x8, [sp, #624]
  432fe8:	cbnz	x8, 433044 <readlinkat@plt+0x30114>
  432fec:	ldr	x8, [sp, #5152]
  432ff0:	ldur	x8, [x8, #-48]
  432ff4:	cmp	x8, #0x0
  432ff8:	cset	w9, ge  // ge = tcont
  432ffc:	tbnz	w9, #0, 433018 <readlinkat@plt+0x300e8>
  433000:	ldr	x8, [sp, #5152]
  433004:	ldr	x8, [x8]
  433008:	mov	x9, xzr
  43300c:	cmp	x9, x8
  433010:	cset	w10, lt  // lt = tstop
  433014:	tbnz	w10, #0, 433428 <readlinkat@plt+0x304f8>
  433018:	ldr	x8, [sp, #5152]
  43301c:	ldr	x8, [x8]
  433020:	cmp	x8, #0x0
  433024:	cset	w9, ge  // ge = tcont
  433028:	tbnz	w9, #0, 433044 <readlinkat@plt+0x30114>
  43302c:	ldr	x8, [sp, #5152]
  433030:	ldur	x8, [x8, #-48]
  433034:	mov	x9, xzr
  433038:	cmp	x9, x8
  43303c:	cset	w10, lt  // lt = tstop
  433040:	tbnz	w10, #0, 433428 <readlinkat@plt+0x304f8>
  433044:	ldr	x8, [sp, #5152]
  433048:	ldr	x8, [x8]
  43304c:	cmp	x8, #0x0
  433050:	cset	w9, ge  // ge = tcont
  433054:	tbnz	w9, #0, 433210 <readlinkat@plt+0x302e0>
  433058:	ldr	x8, [sp, #5152]
  43305c:	ldur	x8, [x8, #-48]
  433060:	cmp	x8, #0x0
  433064:	cset	w9, ge  // ge = tcont
  433068:	tbnz	w9, #0, 433130 <readlinkat@plt+0x30200>
  43306c:	ldr	x8, [sp, #5152]
  433070:	ldur	x8, [x8, #-48]
  433074:	ldr	x9, [sp, #5152]
  433078:	ldr	x9, [x9]
  43307c:	mov	x10, xzr
  433080:	mul	x9, x10, x9
  433084:	ldr	x11, [sp, #5152]
  433088:	ldur	x11, [x11, #-48]
  43308c:	add	x9, x9, x11
  433090:	mul	x9, x10, x9
  433094:	subs	x9, x9, #0x1
  433098:	cmp	x9, #0x0
  43309c:	cset	w12, ge  // ge = tcont
  4330a0:	str	x8, [sp, #616]
  4330a4:	tbnz	w12, #0, 4330e8 <readlinkat@plt+0x301b8>
  4330a8:	ldr	x8, [sp, #5152]
  4330ac:	ldr	x8, [x8]
  4330b0:	mov	x9, xzr
  4330b4:	mul	x8, x9, x8
  4330b8:	ldr	x10, [sp, #5152]
  4330bc:	ldur	x10, [x10, #-48]
  4330c0:	add	x8, x8, x10
  4330c4:	mul	x8, x9, x8
  4330c8:	add	x8, x8, #0x1
  4330cc:	lsl	x8, x8, #62
  4330d0:	subs	x8, x8, #0x1
  4330d4:	mov	x9, #0x2                   	// #2
  4330d8:	mul	x8, x8, x9
  4330dc:	add	x8, x8, #0x1
  4330e0:	str	x8, [sp, #608]
  4330e4:	b	433110 <readlinkat@plt+0x301e0>
  4330e8:	ldr	x8, [sp, #5152]
  4330ec:	ldr	x8, [x8]
  4330f0:	mov	x9, xzr
  4330f4:	mul	x8, x9, x8
  4330f8:	ldr	x10, [sp, #5152]
  4330fc:	ldur	x10, [x10, #-48]
  433100:	add	x8, x8, x10
  433104:	mul	x8, x9, x8
  433108:	subs	x8, x8, #0x1
  43310c:	str	x8, [sp, #608]
  433110:	ldr	x8, [sp, #608]
  433114:	ldr	x9, [sp, #5152]
  433118:	ldr	x9, [x9]
  43311c:	sdiv	x8, x8, x9
  433120:	ldr	x9, [sp, #616]
  433124:	cmp	x9, x8
  433128:	b.lt	433428 <readlinkat@plt+0x304f8>  // b.tstop
  43312c:	b	4333bc <readlinkat@plt+0x3048c>
  433130:	ldr	x8, [sp, #5152]
  433134:	ldr	x8, [x8]
  433138:	mov	x9, #0xffffffffffffffff    	// #-1
  43313c:	cmp	x8, x9
  433140:	b.ne	433150 <readlinkat@plt+0x30220>  // b.any
  433144:	ldr	w8, [sp, #2996]
  433148:	tbnz	w8, #0, 433428 <readlinkat@plt+0x304f8>
  43314c:	b	4333bc <readlinkat@plt+0x3048c>
  433150:	ldr	x8, [sp, #5152]
  433154:	ldr	x8, [x8]
  433158:	mov	x9, xzr
  43315c:	mul	x8, x9, x8
  433160:	ldr	x10, [sp, #5152]
  433164:	ldur	x10, [x10, #-48]
  433168:	add	x8, x8, x10
  43316c:	mul	x8, x9, x8
  433170:	subs	x8, x8, #0x1
  433174:	cmp	x8, #0x0
  433178:	cset	w11, ge  // ge = tcont
  43317c:	tbnz	w11, #0, 4331c4 <readlinkat@plt+0x30294>
  433180:	ldr	x8, [sp, #5152]
  433184:	ldr	x8, [x8]
  433188:	mov	x9, xzr
  43318c:	mul	x8, x9, x8
  433190:	ldr	x10, [sp, #5152]
  433194:	ldur	x10, [x10, #-48]
  433198:	add	x8, x8, x10
  43319c:	mul	x8, x9, x8
  4331a0:	add	x8, x8, #0x1
  4331a4:	lsl	x8, x8, #62
  4331a8:	subs	x8, x8, #0x1
  4331ac:	mov	x9, #0x2                   	// #2
  4331b0:	mul	x8, x8, x9
  4331b4:	add	x8, x8, #0x1
  4331b8:	mvn	x8, x8
  4331bc:	str	x8, [sp, #600]
  4331c0:	b	4331ec <readlinkat@plt+0x302bc>
  4331c4:	ldr	x8, [sp, #5152]
  4331c8:	ldr	x8, [x8]
  4331cc:	mov	x9, xzr
  4331d0:	mul	x8, x9, x8
  4331d4:	ldr	x10, [sp, #5152]
  4331d8:	ldur	x10, [x10, #-48]
  4331dc:	add	x8, x8, x10
  4331e0:	mul	x8, x9, x8
  4331e4:	add	x8, x8, #0x0
  4331e8:	str	x8, [sp, #600]
  4331ec:	ldr	x8, [sp, #600]
  4331f0:	ldr	x9, [sp, #5152]
  4331f4:	ldr	x9, [x9]
  4331f8:	sdiv	x8, x8, x9
  4331fc:	ldr	x9, [sp, #5152]
  433200:	ldur	x9, [x9, #-48]
  433204:	cmp	x8, x9
  433208:	b.lt	433428 <readlinkat@plt+0x304f8>  // b.tstop
  43320c:	b	4333bc <readlinkat@plt+0x3048c>
  433210:	ldr	x8, [sp, #5152]
  433214:	ldr	x8, [x8]
  433218:	cbnz	x8, 433228 <readlinkat@plt+0x302f8>
  43321c:	ldr	w8, [sp, #2996]
  433220:	tbnz	w8, #0, 433428 <readlinkat@plt+0x304f8>
  433224:	b	4333bc <readlinkat@plt+0x3048c>
  433228:	ldr	x8, [sp, #5152]
  43322c:	ldur	x8, [x8, #-48]
  433230:	cmp	x8, #0x0
  433234:	cset	w9, ge  // ge = tcont
  433238:	tbnz	w9, #0, 433304 <readlinkat@plt+0x303d4>
  43323c:	ldr	x8, [sp, #5152]
  433240:	ldur	x8, [x8, #-48]
  433244:	ldr	x9, [sp, #5152]
  433248:	ldr	x9, [x9]
  43324c:	mov	x10, xzr
  433250:	mul	x9, x10, x9
  433254:	ldr	x11, [sp, #5152]
  433258:	ldur	x11, [x11, #-48]
  43325c:	add	x9, x9, x11
  433260:	mul	x9, x10, x9
  433264:	subs	x9, x9, #0x1
  433268:	cmp	x9, #0x0
  43326c:	cset	w12, ge  // ge = tcont
  433270:	str	x8, [sp, #592]
  433274:	tbnz	w12, #0, 4332bc <readlinkat@plt+0x3038c>
  433278:	ldr	x8, [sp, #5152]
  43327c:	ldr	x8, [x8]
  433280:	mov	x9, xzr
  433284:	mul	x8, x9, x8
  433288:	ldr	x10, [sp, #5152]
  43328c:	ldur	x10, [x10, #-48]
  433290:	add	x8, x8, x10
  433294:	mul	x8, x9, x8
  433298:	add	x8, x8, #0x1
  43329c:	lsl	x8, x8, #62
  4332a0:	subs	x8, x8, #0x1
  4332a4:	mov	x9, #0x2                   	// #2
  4332a8:	mul	x8, x8, x9
  4332ac:	add	x8, x8, #0x1
  4332b0:	mvn	x8, x8
  4332b4:	str	x8, [sp, #584]
  4332b8:	b	4332e4 <readlinkat@plt+0x303b4>
  4332bc:	ldr	x8, [sp, #5152]
  4332c0:	ldr	x8, [x8]
  4332c4:	mov	x9, xzr
  4332c8:	mul	x8, x9, x8
  4332cc:	ldr	x10, [sp, #5152]
  4332d0:	ldur	x10, [x10, #-48]
  4332d4:	add	x8, x8, x10
  4332d8:	mul	x8, x9, x8
  4332dc:	add	x8, x8, #0x0
  4332e0:	str	x8, [sp, #584]
  4332e4:	ldr	x8, [sp, #584]
  4332e8:	ldr	x9, [sp, #5152]
  4332ec:	ldr	x9, [x9]
  4332f0:	sdiv	x8, x8, x9
  4332f4:	ldr	x9, [sp, #592]
  4332f8:	cmp	x9, x8
  4332fc:	b.lt	433428 <readlinkat@plt+0x304f8>  // b.tstop
  433300:	b	4333bc <readlinkat@plt+0x3048c>
  433304:	ldr	x8, [sp, #5152]
  433308:	ldr	x8, [x8]
  43330c:	mov	x9, xzr
  433310:	mul	x8, x9, x8
  433314:	ldr	x10, [sp, #5152]
  433318:	ldur	x10, [x10, #-48]
  43331c:	add	x8, x8, x10
  433320:	mul	x8, x9, x8
  433324:	subs	x8, x8, #0x1
  433328:	cmp	x8, #0x0
  43332c:	cset	w11, ge  // ge = tcont
  433330:	tbnz	w11, #0, 433374 <readlinkat@plt+0x30444>
  433334:	ldr	x8, [sp, #5152]
  433338:	ldr	x8, [x8]
  43333c:	mov	x9, xzr
  433340:	mul	x8, x9, x8
  433344:	ldr	x10, [sp, #5152]
  433348:	ldur	x10, [x10, #-48]
  43334c:	add	x8, x8, x10
  433350:	mul	x8, x9, x8
  433354:	add	x8, x8, #0x1
  433358:	lsl	x8, x8, #62
  43335c:	subs	x8, x8, #0x1
  433360:	mov	x9, #0x2                   	// #2
  433364:	mul	x8, x8, x9
  433368:	add	x8, x8, #0x1
  43336c:	str	x8, [sp, #576]
  433370:	b	43339c <readlinkat@plt+0x3046c>
  433374:	ldr	x8, [sp, #5152]
  433378:	ldr	x8, [x8]
  43337c:	mov	x9, xzr
  433380:	mul	x8, x9, x8
  433384:	ldr	x10, [sp, #5152]
  433388:	ldur	x10, [x10, #-48]
  43338c:	add	x8, x8, x10
  433390:	mul	x8, x9, x8
  433394:	subs	x8, x8, #0x1
  433398:	str	x8, [sp, #576]
  43339c:	ldr	x8, [sp, #576]
  4333a0:	ldr	x9, [sp, #5152]
  4333a4:	ldr	x9, [x9]
  4333a8:	sdiv	x8, x8, x9
  4333ac:	ldr	x9, [sp, #5152]
  4333b0:	ldur	x9, [x9, #-48]
  4333b4:	cmp	x8, x9
  4333b8:	b.lt	433428 <readlinkat@plt+0x304f8>  // b.tstop
  4333bc:	ldr	x8, [sp, #5152]
  4333c0:	ldur	x8, [x8, #-48]
  4333c4:	ldr	x9, [sp, #5152]
  4333c8:	ldr	x9, [x9]
  4333cc:	mul	x8, x8, x9
  4333d0:	mov	x9, xzr
  4333d4:	mul	x8, x9, x8
  4333d8:	subs	x8, x8, #0x1
  4333dc:	cmp	x8, #0x0
  4333e0:	cset	w10, ge  // ge = tcont
  4333e4:	tbnz	w10, #0, 433408 <readlinkat@plt+0x304d8>
  4333e8:	ldr	x8, [sp, #5152]
  4333ec:	ldur	x8, [x8, #-48]
  4333f0:	ldr	x9, [sp, #5152]
  4333f4:	ldr	x9, [x9]
  4333f8:	mul	x8, x8, x9
  4333fc:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  433400:	cmp	x8, x9
  433404:	b.lt	433428 <readlinkat@plt+0x304f8>  // b.tstop
  433408:	ldr	x8, [sp, #5152]
  43340c:	ldur	x8, [x8, #-48]
  433410:	ldr	x9, [sp, #5152]
  433414:	ldr	x9, [x9]
  433418:	mul	x8, x8, x9
  43341c:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  433420:	cmp	x9, x8
  433424:	b.ge	43344c <readlinkat@plt+0x3051c>  // b.tcont
  433428:	ldr	x8, [sp, #5152]
  43342c:	ldur	x8, [x8, #-48]
  433430:	ldr	x9, [sp, #5152]
  433434:	ldr	x9, [x9]
  433438:	mul	x8, x8, x9
  43343c:	str	x8, [sp, #5088]
  433440:	ldr	w10, [sp, #2992]
  433444:	tbnz	w10, #0, 433998 <readlinkat@plt+0x30a68>
  433448:	b	43399c <readlinkat@plt+0x30a6c>
  43344c:	ldr	x8, [sp, #5152]
  433450:	ldur	x8, [x8, #-48]
  433454:	ldr	x9, [sp, #5152]
  433458:	ldr	x9, [x9]
  43345c:	mul	x8, x8, x9
  433460:	str	x8, [sp, #5088]
  433464:	ldr	w10, [sp, #2996]
  433468:	tbnz	w10, #0, 433998 <readlinkat@plt+0x30a68>
  43346c:	b	43399c <readlinkat@plt+0x30a6c>
  433470:	ldr	x8, [sp, #5152]
  433474:	ldr	x8, [x8]
  433478:	mov	x9, xzr
  43347c:	mul	x8, x9, x8
  433480:	ldr	x10, [sp, #5152]
  433484:	ldur	x10, [x10, #-48]
  433488:	add	x8, x8, x10
  43348c:	mul	x8, x9, x8
  433490:	subs	x8, x8, #0x1
  433494:	cmp	x8, #0x0
  433498:	cset	w11, ge  // ge = tcont
  43349c:	tbnz	w11, #0, 4334e4 <readlinkat@plt+0x305b4>
  4334a0:	ldr	x8, [sp, #5152]
  4334a4:	ldr	x8, [x8]
  4334a8:	mov	x9, xzr
  4334ac:	mul	x8, x9, x8
  4334b0:	ldr	x10, [sp, #5152]
  4334b4:	ldur	x10, [x10, #-48]
  4334b8:	add	x8, x8, x10
  4334bc:	mul	x8, x9, x8
  4334c0:	add	x8, x8, #0x1
  4334c4:	lsl	x8, x8, #62
  4334c8:	subs	x8, x8, #0x1
  4334cc:	mov	x9, #0x2                   	// #2
  4334d0:	mul	x8, x8, x9
  4334d4:	add	x8, x8, #0x1
  4334d8:	mvn	x8, x8
  4334dc:	str	x8, [sp, #568]
  4334e0:	b	43350c <readlinkat@plt+0x305dc>
  4334e4:	ldr	x8, [sp, #5152]
  4334e8:	ldr	x8, [x8]
  4334ec:	mov	x9, xzr
  4334f0:	mul	x8, x9, x8
  4334f4:	ldr	x10, [sp, #5152]
  4334f8:	ldur	x10, [x10, #-48]
  4334fc:	add	x8, x8, x10
  433500:	mul	x8, x9, x8
  433504:	add	x8, x8, #0x0
  433508:	str	x8, [sp, #568]
  43350c:	ldr	x8, [sp, #568]
  433510:	cbnz	x8, 43356c <readlinkat@plt+0x3063c>
  433514:	ldr	x8, [sp, #5152]
  433518:	ldur	x8, [x8, #-48]
  43351c:	cmp	x8, #0x0
  433520:	cset	w9, ge  // ge = tcont
  433524:	tbnz	w9, #0, 433540 <readlinkat@plt+0x30610>
  433528:	ldr	x8, [sp, #5152]
  43352c:	ldr	x8, [x8]
  433530:	mov	x9, xzr
  433534:	cmp	x9, x8
  433538:	cset	w10, lt  // lt = tstop
  43353c:	tbnz	w10, #0, 433950 <readlinkat@plt+0x30a20>
  433540:	ldr	x8, [sp, #5152]
  433544:	ldr	x8, [x8]
  433548:	cmp	x8, #0x0
  43354c:	cset	w9, ge  // ge = tcont
  433550:	tbnz	w9, #0, 43356c <readlinkat@plt+0x3063c>
  433554:	ldr	x8, [sp, #5152]
  433558:	ldur	x8, [x8, #-48]
  43355c:	mov	x9, xzr
  433560:	cmp	x9, x8
  433564:	cset	w10, lt  // lt = tstop
  433568:	tbnz	w10, #0, 433950 <readlinkat@plt+0x30a20>
  43356c:	ldr	x8, [sp, #5152]
  433570:	ldr	x8, [x8]
  433574:	cmp	x8, #0x0
  433578:	cset	w9, ge  // ge = tcont
  43357c:	tbnz	w9, #0, 433738 <readlinkat@plt+0x30808>
  433580:	ldr	x8, [sp, #5152]
  433584:	ldur	x8, [x8, #-48]
  433588:	cmp	x8, #0x0
  43358c:	cset	w9, ge  // ge = tcont
  433590:	tbnz	w9, #0, 433658 <readlinkat@plt+0x30728>
  433594:	ldr	x8, [sp, #5152]
  433598:	ldur	x8, [x8, #-48]
  43359c:	ldr	x9, [sp, #5152]
  4335a0:	ldr	x9, [x9]
  4335a4:	mov	x10, xzr
  4335a8:	mul	x9, x10, x9
  4335ac:	ldr	x11, [sp, #5152]
  4335b0:	ldur	x11, [x11, #-48]
  4335b4:	add	x9, x9, x11
  4335b8:	mul	x9, x10, x9
  4335bc:	subs	x9, x9, #0x1
  4335c0:	cmp	x9, #0x0
  4335c4:	cset	w12, ge  // ge = tcont
  4335c8:	str	x8, [sp, #560]
  4335cc:	tbnz	w12, #0, 433610 <readlinkat@plt+0x306e0>
  4335d0:	ldr	x8, [sp, #5152]
  4335d4:	ldr	x8, [x8]
  4335d8:	mov	x9, xzr
  4335dc:	mul	x8, x9, x8
  4335e0:	ldr	x10, [sp, #5152]
  4335e4:	ldur	x10, [x10, #-48]
  4335e8:	add	x8, x8, x10
  4335ec:	mul	x8, x9, x8
  4335f0:	add	x8, x8, #0x1
  4335f4:	lsl	x8, x8, #62
  4335f8:	subs	x8, x8, #0x1
  4335fc:	mov	x9, #0x2                   	// #2
  433600:	mul	x8, x8, x9
  433604:	add	x8, x8, #0x1
  433608:	str	x8, [sp, #552]
  43360c:	b	433638 <readlinkat@plt+0x30708>
  433610:	ldr	x8, [sp, #5152]
  433614:	ldr	x8, [x8]
  433618:	mov	x9, xzr
  43361c:	mul	x8, x9, x8
  433620:	ldr	x10, [sp, #5152]
  433624:	ldur	x10, [x10, #-48]
  433628:	add	x8, x8, x10
  43362c:	mul	x8, x9, x8
  433630:	subs	x8, x8, #0x1
  433634:	str	x8, [sp, #552]
  433638:	ldr	x8, [sp, #552]
  43363c:	ldr	x9, [sp, #5152]
  433640:	ldr	x9, [x9]
  433644:	sdiv	x8, x8, x9
  433648:	ldr	x9, [sp, #560]
  43364c:	cmp	x9, x8
  433650:	b.lt	433950 <readlinkat@plt+0x30a20>  // b.tstop
  433654:	b	4338e4 <readlinkat@plt+0x309b4>
  433658:	ldr	x8, [sp, #5152]
  43365c:	ldr	x8, [x8]
  433660:	mov	x9, #0xffffffffffffffff    	// #-1
  433664:	cmp	x8, x9
  433668:	b.ne	433678 <readlinkat@plt+0x30748>  // b.any
  43366c:	ldr	w8, [sp, #2996]
  433670:	tbnz	w8, #0, 433950 <readlinkat@plt+0x30a20>
  433674:	b	4338e4 <readlinkat@plt+0x309b4>
  433678:	ldr	x8, [sp, #5152]
  43367c:	ldr	x8, [x8]
  433680:	mov	x9, xzr
  433684:	mul	x8, x9, x8
  433688:	ldr	x10, [sp, #5152]
  43368c:	ldur	x10, [x10, #-48]
  433690:	add	x8, x8, x10
  433694:	mul	x8, x9, x8
  433698:	subs	x8, x8, #0x1
  43369c:	cmp	x8, #0x0
  4336a0:	cset	w11, ge  // ge = tcont
  4336a4:	tbnz	w11, #0, 4336ec <readlinkat@plt+0x307bc>
  4336a8:	ldr	x8, [sp, #5152]
  4336ac:	ldr	x8, [x8]
  4336b0:	mov	x9, xzr
  4336b4:	mul	x8, x9, x8
  4336b8:	ldr	x10, [sp, #5152]
  4336bc:	ldur	x10, [x10, #-48]
  4336c0:	add	x8, x8, x10
  4336c4:	mul	x8, x9, x8
  4336c8:	add	x8, x8, #0x1
  4336cc:	lsl	x8, x8, #62
  4336d0:	subs	x8, x8, #0x1
  4336d4:	mov	x9, #0x2                   	// #2
  4336d8:	mul	x8, x8, x9
  4336dc:	add	x8, x8, #0x1
  4336e0:	mvn	x8, x8
  4336e4:	str	x8, [sp, #544]
  4336e8:	b	433714 <readlinkat@plt+0x307e4>
  4336ec:	ldr	x8, [sp, #5152]
  4336f0:	ldr	x8, [x8]
  4336f4:	mov	x9, xzr
  4336f8:	mul	x8, x9, x8
  4336fc:	ldr	x10, [sp, #5152]
  433700:	ldur	x10, [x10, #-48]
  433704:	add	x8, x8, x10
  433708:	mul	x8, x9, x8
  43370c:	add	x8, x8, #0x0
  433710:	str	x8, [sp, #544]
  433714:	ldr	x8, [sp, #544]
  433718:	ldr	x9, [sp, #5152]
  43371c:	ldr	x9, [x9]
  433720:	sdiv	x8, x8, x9
  433724:	ldr	x9, [sp, #5152]
  433728:	ldur	x9, [x9, #-48]
  43372c:	cmp	x8, x9
  433730:	b.lt	433950 <readlinkat@plt+0x30a20>  // b.tstop
  433734:	b	4338e4 <readlinkat@plt+0x309b4>
  433738:	ldr	x8, [sp, #5152]
  43373c:	ldr	x8, [x8]
  433740:	cbnz	x8, 433750 <readlinkat@plt+0x30820>
  433744:	ldr	w8, [sp, #2996]
  433748:	tbnz	w8, #0, 433950 <readlinkat@plt+0x30a20>
  43374c:	b	4338e4 <readlinkat@plt+0x309b4>
  433750:	ldr	x8, [sp, #5152]
  433754:	ldur	x8, [x8, #-48]
  433758:	cmp	x8, #0x0
  43375c:	cset	w9, ge  // ge = tcont
  433760:	tbnz	w9, #0, 43382c <readlinkat@plt+0x308fc>
  433764:	ldr	x8, [sp, #5152]
  433768:	ldur	x8, [x8, #-48]
  43376c:	ldr	x9, [sp, #5152]
  433770:	ldr	x9, [x9]
  433774:	mov	x10, xzr
  433778:	mul	x9, x10, x9
  43377c:	ldr	x11, [sp, #5152]
  433780:	ldur	x11, [x11, #-48]
  433784:	add	x9, x9, x11
  433788:	mul	x9, x10, x9
  43378c:	subs	x9, x9, #0x1
  433790:	cmp	x9, #0x0
  433794:	cset	w12, ge  // ge = tcont
  433798:	str	x8, [sp, #536]
  43379c:	tbnz	w12, #0, 4337e4 <readlinkat@plt+0x308b4>
  4337a0:	ldr	x8, [sp, #5152]
  4337a4:	ldr	x8, [x8]
  4337a8:	mov	x9, xzr
  4337ac:	mul	x8, x9, x8
  4337b0:	ldr	x10, [sp, #5152]
  4337b4:	ldur	x10, [x10, #-48]
  4337b8:	add	x8, x8, x10
  4337bc:	mul	x8, x9, x8
  4337c0:	add	x8, x8, #0x1
  4337c4:	lsl	x8, x8, #62
  4337c8:	subs	x8, x8, #0x1
  4337cc:	mov	x9, #0x2                   	// #2
  4337d0:	mul	x8, x8, x9
  4337d4:	add	x8, x8, #0x1
  4337d8:	mvn	x8, x8
  4337dc:	str	x8, [sp, #528]
  4337e0:	b	43380c <readlinkat@plt+0x308dc>
  4337e4:	ldr	x8, [sp, #5152]
  4337e8:	ldr	x8, [x8]
  4337ec:	mov	x9, xzr
  4337f0:	mul	x8, x9, x8
  4337f4:	ldr	x10, [sp, #5152]
  4337f8:	ldur	x10, [x10, #-48]
  4337fc:	add	x8, x8, x10
  433800:	mul	x8, x9, x8
  433804:	add	x8, x8, #0x0
  433808:	str	x8, [sp, #528]
  43380c:	ldr	x8, [sp, #528]
  433810:	ldr	x9, [sp, #5152]
  433814:	ldr	x9, [x9]
  433818:	sdiv	x8, x8, x9
  43381c:	ldr	x9, [sp, #536]
  433820:	cmp	x9, x8
  433824:	b.lt	433950 <readlinkat@plt+0x30a20>  // b.tstop
  433828:	b	4338e4 <readlinkat@plt+0x309b4>
  43382c:	ldr	x8, [sp, #5152]
  433830:	ldr	x8, [x8]
  433834:	mov	x9, xzr
  433838:	mul	x8, x9, x8
  43383c:	ldr	x10, [sp, #5152]
  433840:	ldur	x10, [x10, #-48]
  433844:	add	x8, x8, x10
  433848:	mul	x8, x9, x8
  43384c:	subs	x8, x8, #0x1
  433850:	cmp	x8, #0x0
  433854:	cset	w11, ge  // ge = tcont
  433858:	tbnz	w11, #0, 43389c <readlinkat@plt+0x3096c>
  43385c:	ldr	x8, [sp, #5152]
  433860:	ldr	x8, [x8]
  433864:	mov	x9, xzr
  433868:	mul	x8, x9, x8
  43386c:	ldr	x10, [sp, #5152]
  433870:	ldur	x10, [x10, #-48]
  433874:	add	x8, x8, x10
  433878:	mul	x8, x9, x8
  43387c:	add	x8, x8, #0x1
  433880:	lsl	x8, x8, #62
  433884:	subs	x8, x8, #0x1
  433888:	mov	x9, #0x2                   	// #2
  43388c:	mul	x8, x8, x9
  433890:	add	x8, x8, #0x1
  433894:	str	x8, [sp, #520]
  433898:	b	4338c4 <readlinkat@plt+0x30994>
  43389c:	ldr	x8, [sp, #5152]
  4338a0:	ldr	x8, [x8]
  4338a4:	mov	x9, xzr
  4338a8:	mul	x8, x9, x8
  4338ac:	ldr	x10, [sp, #5152]
  4338b0:	ldur	x10, [x10, #-48]
  4338b4:	add	x8, x8, x10
  4338b8:	mul	x8, x9, x8
  4338bc:	subs	x8, x8, #0x1
  4338c0:	str	x8, [sp, #520]
  4338c4:	ldr	x8, [sp, #520]
  4338c8:	ldr	x9, [sp, #5152]
  4338cc:	ldr	x9, [x9]
  4338d0:	sdiv	x8, x8, x9
  4338d4:	ldr	x9, [sp, #5152]
  4338d8:	ldur	x9, [x9, #-48]
  4338dc:	cmp	x8, x9
  4338e0:	b.lt	433950 <readlinkat@plt+0x30a20>  // b.tstop
  4338e4:	ldr	x8, [sp, #5152]
  4338e8:	ldur	x8, [x8, #-48]
  4338ec:	ldr	x9, [sp, #5152]
  4338f0:	ldr	x9, [x9]
  4338f4:	mul	x8, x8, x9
  4338f8:	mov	x9, xzr
  4338fc:	mul	x8, x9, x8
  433900:	subs	x8, x8, #0x1
  433904:	cmp	x8, #0x0
  433908:	cset	w10, ge  // ge = tcont
  43390c:	tbnz	w10, #0, 433930 <readlinkat@plt+0x30a00>
  433910:	ldr	x8, [sp, #5152]
  433914:	ldur	x8, [x8, #-48]
  433918:	ldr	x9, [sp, #5152]
  43391c:	ldr	x9, [x9]
  433920:	mul	x8, x8, x9
  433924:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  433928:	cmp	x8, x9
  43392c:	b.lt	433950 <readlinkat@plt+0x30a20>  // b.tstop
  433930:	ldr	x8, [sp, #5152]
  433934:	ldur	x8, [x8, #-48]
  433938:	ldr	x9, [sp, #5152]
  43393c:	ldr	x9, [x9]
  433940:	mul	x8, x8, x9
  433944:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  433948:	cmp	x9, x8
  43394c:	b.ge	433974 <readlinkat@plt+0x30a44>  // b.tcont
  433950:	ldr	x8, [sp, #5152]
  433954:	ldur	x8, [x8, #-48]
  433958:	ldr	x9, [sp, #5152]
  43395c:	ldr	x9, [x9]
  433960:	mul	x8, x8, x9
  433964:	str	x8, [sp, #5088]
  433968:	ldr	w10, [sp, #2992]
  43396c:	tbnz	w10, #0, 433998 <readlinkat@plt+0x30a68>
  433970:	b	43399c <readlinkat@plt+0x30a6c>
  433974:	ldr	x8, [sp, #5152]
  433978:	ldur	x8, [x8, #-48]
  43397c:	ldr	x9, [sp, #5152]
  433980:	ldr	x9, [x9]
  433984:	mul	x8, x8, x9
  433988:	str	x8, [sp, #5088]
  43398c:	ldr	w10, [sp, #2996]
  433990:	tbnz	w10, #0, 433998 <readlinkat@plt+0x30a68>
  433994:	b	43399c <readlinkat@plt+0x30a6c>
  433998:	b	437aac <readlinkat@plt+0x34b7c>
  43399c:	b	4377bc <readlinkat@plt+0x3488c>
  4339a0:	add	x1, sp, #0x1, lsl #12
  4339a4:	add	x1, x1, #0x48
  4339a8:	str	xzr, [sp, #4168]
  4339ac:	str	xzr, [sp, #4176]
  4339b0:	str	xzr, [sp, #4184]
  4339b4:	str	xzr, [sp, #4192]
  4339b8:	str	xzr, [sp, #4200]
  4339bc:	str	xzr, [sp, #4208]
  4339c0:	str	wzr, [sp, #4216]
  4339c4:	add	x0, sp, #0x1, lsl #12
  4339c8:	add	x0, x0, #0x3d0
  4339cc:	mov	x2, #0x38                  	// #56
  4339d0:	bl	402760 <memcpy@plt>
  4339d4:	ldr	x8, [sp, #5152]
  4339d8:	ldr	x8, [x8]
  4339dc:	str	x8, [sp, #5088]
  4339e0:	b	4377bc <readlinkat@plt+0x3488c>
  4339e4:	add	x1, sp, #0x1, lsl #12
  4339e8:	add	x1, x1, #0x10
  4339ec:	str	xzr, [sp, #4112]
  4339f0:	str	xzr, [sp, #4120]
  4339f4:	str	xzr, [sp, #4128]
  4339f8:	str	xzr, [sp, #4136]
  4339fc:	str	xzr, [sp, #4144]
  433a00:	str	xzr, [sp, #4152]
  433a04:	str	wzr, [sp, #4160]
  433a08:	add	x0, sp, #0x1, lsl #12
  433a0c:	add	x0, x0, #0x3d0
  433a10:	mov	x2, #0x38                  	// #56
  433a14:	bl	402760 <memcpy@plt>
  433a18:	ldr	x8, [sp, #5152]
  433a1c:	ldur	x8, [x8, #-56]
  433a20:	str	x8, [sp, #5096]
  433a24:	b	4377bc <readlinkat@plt+0x3488c>
  433a28:	add	x1, sp, #0xfd8
  433a2c:	str	xzr, [sp, #4056]
  433a30:	str	xzr, [sp, #4064]
  433a34:	str	xzr, [sp, #4072]
  433a38:	str	xzr, [sp, #4080]
  433a3c:	str	xzr, [sp, #4088]
  433a40:	str	xzr, [sp, #4096]
  433a44:	str	wzr, [sp, #4104]
  433a48:	add	x0, sp, #0x1, lsl #12
  433a4c:	add	x0, x0, #0x3d0
  433a50:	mov	x2, #0x38                  	// #56
  433a54:	bl	402760 <memcpy@plt>
  433a58:	ldr	x8, [sp, #5152]
  433a5c:	ldur	x8, [x8, #-48]
  433a60:	str	x8, [sp, #5096]
  433a64:	b	4377bc <readlinkat@plt+0x3488c>
  433a68:	add	x1, sp, #0xfa0
  433a6c:	str	xzr, [sp, #4000]
  433a70:	str	xzr, [sp, #4008]
  433a74:	str	xzr, [sp, #4016]
  433a78:	str	xzr, [sp, #4024]
  433a7c:	str	xzr, [sp, #4032]
  433a80:	str	xzr, [sp, #4040]
  433a84:	str	wzr, [sp, #4048]
  433a88:	add	x0, sp, #0x1, lsl #12
  433a8c:	add	x0, x0, #0x3d0
  433a90:	mov	x2, #0x38                  	// #56
  433a94:	bl	402760 <memcpy@plt>
  433a98:	mov	x8, #0x1                   	// #1
  433a9c:	str	x8, [sp, #5096]
  433aa0:	b	4377bc <readlinkat@plt+0x3488c>
  433aa4:	add	x1, sp, #0xf68
  433aa8:	str	xzr, [sp, #3944]
  433aac:	str	xzr, [sp, #3952]
  433ab0:	str	xzr, [sp, #3960]
  433ab4:	str	xzr, [sp, #3968]
  433ab8:	str	xzr, [sp, #3976]
  433abc:	str	xzr, [sp, #3984]
  433ac0:	str	wzr, [sp, #3992]
  433ac4:	add	x0, sp, #0x1, lsl #12
  433ac8:	add	x0, x0, #0x3d0
  433acc:	mov	x2, #0x38                  	// #56
  433ad0:	bl	402760 <memcpy@plt>
  433ad4:	ldr	x8, [sp, #5152]
  433ad8:	ldur	x8, [x8, #-56]
  433adc:	str	x8, [sp, #5104]
  433ae0:	b	4377bc <readlinkat@plt+0x3488c>
  433ae4:	add	x1, sp, #0xf30
  433ae8:	str	xzr, [sp, #3888]
  433aec:	str	xzr, [sp, #3896]
  433af0:	str	xzr, [sp, #3904]
  433af4:	str	xzr, [sp, #3912]
  433af8:	str	xzr, [sp, #3920]
  433afc:	str	xzr, [sp, #3928]
  433b00:	str	wzr, [sp, #3936]
  433b04:	add	x0, sp, #0x1, lsl #12
  433b08:	add	x0, x0, #0x3d0
  433b0c:	mov	x2, #0x38                  	// #56
  433b10:	bl	402760 <memcpy@plt>
  433b14:	ldr	x8, [sp, #5152]
  433b18:	ldur	x8, [x8, #-48]
  433b1c:	str	x8, [sp, #5104]
  433b20:	b	4377bc <readlinkat@plt+0x3488c>
  433b24:	add	x1, sp, #0xef8
  433b28:	str	xzr, [sp, #3832]
  433b2c:	str	xzr, [sp, #3840]
  433b30:	str	xzr, [sp, #3848]
  433b34:	str	xzr, [sp, #3856]
  433b38:	str	xzr, [sp, #3864]
  433b3c:	str	xzr, [sp, #3872]
  433b40:	str	wzr, [sp, #3880]
  433b44:	add	x0, sp, #0x1, lsl #12
  433b48:	add	x0, x0, #0x3d0
  433b4c:	mov	x2, #0x38                  	// #56
  433b50:	bl	402760 <memcpy@plt>
  433b54:	mov	x8, #0x1                   	// #1
  433b58:	str	x8, [sp, #5104]
  433b5c:	b	4377bc <readlinkat@plt+0x3488c>
  433b60:	add	x1, sp, #0xec0
  433b64:	str	xzr, [sp, #3776]
  433b68:	str	xzr, [sp, #3784]
  433b6c:	str	xzr, [sp, #3792]
  433b70:	str	xzr, [sp, #3800]
  433b74:	str	xzr, [sp, #3808]
  433b78:	str	xzr, [sp, #3816]
  433b7c:	str	wzr, [sp, #3824]
  433b80:	add	x0, sp, #0x1, lsl #12
  433b84:	add	x0, x0, #0x3d0
  433b88:	mov	x2, #0x38                  	// #56
  433b8c:	bl	402760 <memcpy@plt>
  433b90:	ldr	x8, [sp, #5152]
  433b94:	ldur	x8, [x8, #-56]
  433b98:	str	x8, [sp, #5112]
  433b9c:	b	4377bc <readlinkat@plt+0x3488c>
  433ba0:	add	x1, sp, #0xe88
  433ba4:	str	xzr, [sp, #3720]
  433ba8:	str	xzr, [sp, #3728]
  433bac:	str	xzr, [sp, #3736]
  433bb0:	str	xzr, [sp, #3744]
  433bb4:	str	xzr, [sp, #3752]
  433bb8:	str	xzr, [sp, #3760]
  433bbc:	str	wzr, [sp, #3768]
  433bc0:	add	x0, sp, #0x1, lsl #12
  433bc4:	add	x0, x0, #0x3d0
  433bc8:	mov	x2, #0x38                  	// #56
  433bcc:	bl	402760 <memcpy@plt>
  433bd0:	ldr	x8, [sp, #5152]
  433bd4:	ldur	x8, [x8, #-48]
  433bd8:	str	x8, [sp, #5112]
  433bdc:	b	4377bc <readlinkat@plt+0x3488c>
  433be0:	add	x1, sp, #0xe50
  433be4:	str	xzr, [sp, #3664]
  433be8:	str	xzr, [sp, #3672]
  433bec:	str	xzr, [sp, #3680]
  433bf0:	str	xzr, [sp, #3688]
  433bf4:	str	xzr, [sp, #3696]
  433bf8:	str	xzr, [sp, #3704]
  433bfc:	str	wzr, [sp, #3712]
  433c00:	add	x0, sp, #0x1, lsl #12
  433c04:	add	x0, x0, #0x3d0
  433c08:	mov	x2, #0x38                  	// #56
  433c0c:	bl	402760 <memcpy@plt>
  433c10:	ldr	x8, [sp, #5152]
  433c14:	ldur	x8, [x8, #-56]
  433c18:	str	x8, [sp, #5112]
  433c1c:	ldr	x8, [sp, #5152]
  433c20:	ldur	x8, [x8, #-48]
  433c24:	str	w8, [sp, #5120]
  433c28:	b	4377bc <readlinkat@plt+0x3488c>
  433c2c:	add	x1, sp, #0xe18
  433c30:	str	xzr, [sp, #3608]
  433c34:	str	xzr, [sp, #3616]
  433c38:	str	xzr, [sp, #3624]
  433c3c:	str	xzr, [sp, #3632]
  433c40:	str	xzr, [sp, #3640]
  433c44:	str	xzr, [sp, #3648]
  433c48:	str	wzr, [sp, #3656]
  433c4c:	add	x0, sp, #0x1, lsl #12
  433c50:	add	x0, x0, #0x3d0
  433c54:	mov	x2, #0x38                  	// #56
  433c58:	bl	402760 <memcpy@plt>
  433c5c:	ldr	x8, [sp, #5152]
  433c60:	ldur	x8, [x8, #-56]
  433c64:	str	x8, [sp, #5112]
  433c68:	ldr	x8, [sp, #5152]
  433c6c:	ldur	x8, [x8, #-48]
  433c70:	str	w8, [sp, #5120]
  433c74:	b	4377bc <readlinkat@plt+0x3488c>
  433c78:	add	x1, sp, #0xde0
  433c7c:	str	xzr, [sp, #3552]
  433c80:	str	xzr, [sp, #3560]
  433c84:	str	xzr, [sp, #3568]
  433c88:	str	xzr, [sp, #3576]
  433c8c:	str	xzr, [sp, #3584]
  433c90:	str	xzr, [sp, #3592]
  433c94:	str	wzr, [sp, #3600]
  433c98:	add	x0, sp, #0x1, lsl #12
  433c9c:	add	x0, x0, #0x3d0
  433ca0:	mov	x2, #0x38                  	// #56
  433ca4:	bl	402760 <memcpy@plt>
  433ca8:	mov	x8, #0x1                   	// #1
  433cac:	str	x8, [sp, #5112]
  433cb0:	b	4377bc <readlinkat@plt+0x3488c>
  433cb4:	add	x1, sp, #0xda8
  433cb8:	str	xzr, [sp, #3496]
  433cbc:	str	xzr, [sp, #3504]
  433cc0:	str	xzr, [sp, #3512]
  433cc4:	str	xzr, [sp, #3520]
  433cc8:	str	xzr, [sp, #3528]
  433ccc:	str	xzr, [sp, #3536]
  433cd0:	str	wzr, [sp, #3544]
  433cd4:	add	x0, sp, #0x1, lsl #12
  433cd8:	add	x0, x0, #0x3d0
  433cdc:	mov	x2, #0x38                  	// #56
  433ce0:	bl	402760 <memcpy@plt>
  433ce4:	ldr	x8, [sp, #5152]
  433ce8:	ldur	x8, [x8, #-48]
  433cec:	str	x8, [sp, #5072]
  433cf0:	b	4377bc <readlinkat@plt+0x3488c>
  433cf4:	add	x1, sp, #0xd70
  433cf8:	str	xzr, [sp, #3440]
  433cfc:	str	xzr, [sp, #3448]
  433d00:	str	xzr, [sp, #3456]
  433d04:	str	xzr, [sp, #3464]
  433d08:	str	xzr, [sp, #3472]
  433d0c:	str	xzr, [sp, #3480]
  433d10:	str	wzr, [sp, #3488]
  433d14:	add	x0, sp, #0x1, lsl #12
  433d18:	add	x0, x0, #0x3d0
  433d1c:	mov	x2, #0x38                  	// #56
  433d20:	bl	402760 <memcpy@plt>
  433d24:	ldr	x8, [sp, #5152]
  433d28:	ldur	x8, [x8, #-48]
  433d2c:	str	x8, [sp, #5080]
  433d30:	b	4377bc <readlinkat@plt+0x3488c>
  433d34:	add	x1, sp, #0xd38
  433d38:	str	xzr, [sp, #3384]
  433d3c:	str	xzr, [sp, #3392]
  433d40:	str	xzr, [sp, #3400]
  433d44:	str	xzr, [sp, #3408]
  433d48:	str	xzr, [sp, #3416]
  433d4c:	str	xzr, [sp, #3424]
  433d50:	str	wzr, [sp, #3432]
  433d54:	add	x0, sp, #0x1, lsl #12
  433d58:	add	x0, x0, #0x3d0
  433d5c:	mov	x2, #0x38                  	// #56
  433d60:	bl	402760 <memcpy@plt>
  433d64:	ldr	w8, [sp, #2996]
  433d68:	tbnz	w8, #0, 433d70 <readlinkat@plt+0x30e40>
  433d6c:	b	4349e8 <readlinkat@plt+0x31ab8>
  433d70:	ldr	w8, [sp, #2996]
  433d74:	tbnz	w8, #0, 433d7c <readlinkat@plt+0x30e4c>
  433d78:	b	4344a8 <readlinkat@plt+0x31578>
  433d7c:	ldr	x8, [sp, #5152]
  433d80:	ldr	x8, [x8]
  433d84:	lsl	w8, w8, #24
  433d88:	mov	x9, #0x18                  	// #24
  433d8c:	asr	w8, w8, w9
  433d90:	mov	w9, wzr
  433d94:	mul	w8, w9, w8
  433d98:	ldr	x10, [sp, #5152]
  433d9c:	ldur	x10, [x10, #-48]
  433da0:	lsl	w10, w10, #24
  433da4:	add	w8, w8, w10, asr #24
  433da8:	mul	w8, w9, w8
  433dac:	subs	w8, w8, #0x1
  433db0:	cmp	w8, #0x0
  433db4:	cset	w8, ge  // ge = tcont
  433db8:	tbnz	w8, #0, 433e10 <readlinkat@plt+0x30ee0>
  433dbc:	ldr	x8, [sp, #5152]
  433dc0:	ldr	x8, [x8]
  433dc4:	lsl	w8, w8, #24
  433dc8:	mov	x9, #0x18                  	// #24
  433dcc:	asr	w8, w8, w9
  433dd0:	mov	w9, wzr
  433dd4:	mul	w8, w9, w8
  433dd8:	ldr	x10, [sp, #5152]
  433ddc:	ldur	x10, [x10, #-48]
  433de0:	lsl	w10, w10, #24
  433de4:	add	w8, w8, w10, asr #24
  433de8:	mul	w8, w9, w8
  433dec:	add	w8, w8, #0x1
  433df0:	lsl	w8, w8, #30
  433df4:	subs	w8, w8, #0x1
  433df8:	mov	w9, #0x2                   	// #2
  433dfc:	mul	w8, w8, w9
  433e00:	add	w8, w8, #0x1
  433e04:	mvn	w8, w8
  433e08:	str	w8, [sp, #516]
  433e0c:	b	433e48 <readlinkat@plt+0x30f18>
  433e10:	ldr	x8, [sp, #5152]
  433e14:	ldr	x8, [x8]
  433e18:	lsl	w8, w8, #24
  433e1c:	mov	x9, #0x18                  	// #24
  433e20:	asr	w8, w8, w9
  433e24:	mov	w9, wzr
  433e28:	mul	w8, w9, w8
  433e2c:	ldr	x10, [sp, #5152]
  433e30:	ldur	x10, [x10, #-48]
  433e34:	lsl	w10, w10, #24
  433e38:	add	w8, w8, w10, asr #24
  433e3c:	mul	w8, w9, w8
  433e40:	add	w8, w8, #0x0
  433e44:	str	w8, [sp, #516]
  433e48:	ldr	w8, [sp, #516]
  433e4c:	cbnz	w8, 433ec8 <readlinkat@plt+0x30f98>
  433e50:	ldr	x8, [sp, #5152]
  433e54:	ldur	x8, [x8, #-48]
  433e58:	lsl	w8, w8, #24
  433e5c:	asr	w8, w8, #24
  433e60:	cmp	w8, #0x0
  433e64:	cset	w8, ge  // ge = tcont
  433e68:	tbnz	w8, #0, 433e8c <readlinkat@plt+0x30f5c>
  433e6c:	ldr	x8, [sp, #5152]
  433e70:	ldr	x8, [x8]
  433e74:	lsl	w8, w8, #24
  433e78:	asr	w8, w8, #24
  433e7c:	mov	w9, wzr
  433e80:	cmp	w9, w8
  433e84:	cset	w8, lt  // lt = tstop
  433e88:	tbnz	w8, #0, 434420 <readlinkat@plt+0x314f0>
  433e8c:	ldr	x8, [sp, #5152]
  433e90:	ldr	x8, [x8]
  433e94:	lsl	w8, w8, #24
  433e98:	asr	w8, w8, #24
  433e9c:	cmp	w8, #0x0
  433ea0:	cset	w8, ge  // ge = tcont
  433ea4:	tbnz	w8, #0, 433ec8 <readlinkat@plt+0x30f98>
  433ea8:	ldr	x8, [sp, #5152]
  433eac:	ldur	x8, [x8, #-48]
  433eb0:	lsl	w8, w8, #24
  433eb4:	asr	w8, w8, #24
  433eb8:	mov	w9, wzr
  433ebc:	cmp	w9, w8
  433ec0:	cset	w8, lt  // lt = tstop
  433ec4:	tbnz	w8, #0, 434420 <readlinkat@plt+0x314f0>
  433ec8:	ldr	x8, [sp, #5152]
  433ecc:	ldr	x8, [x8]
  433ed0:	lsl	w8, w8, #24
  433ed4:	asr	w8, w8, #24
  433ed8:	cmp	w8, #0x0
  433edc:	cset	w8, ge  // ge = tcont
  433ee0:	tbnz	w8, #0, 434134 <readlinkat@plt+0x31204>
  433ee4:	ldr	x8, [sp, #5152]
  433ee8:	ldur	x8, [x8, #-48]
  433eec:	lsl	w8, w8, #24
  433ef0:	asr	w8, w8, #24
  433ef4:	cmp	w8, #0x0
  433ef8:	cset	w8, ge  // ge = tcont
  433efc:	tbnz	w8, #0, 434008 <readlinkat@plt+0x310d8>
  433f00:	ldr	x8, [sp, #5152]
  433f04:	ldur	x8, [x8, #-48]
  433f08:	lsl	w8, w8, #24
  433f0c:	mov	x9, #0x18                  	// #24
  433f10:	mov	x0, x9
  433f14:	asr	w8, w8, w0
  433f18:	ldr	x10, [sp, #5152]
  433f1c:	ldr	x10, [x10]
  433f20:	lsl	w10, w10, #24
  433f24:	asr	w9, w10, w9
  433f28:	mov	w10, wzr
  433f2c:	mul	w9, w10, w9
  433f30:	ldr	x11, [sp, #5152]
  433f34:	ldur	x11, [x11, #-48]
  433f38:	lsl	w11, w11, #24
  433f3c:	add	w9, w9, w11, asr #24
  433f40:	mul	w9, w10, w9
  433f44:	subs	w9, w9, #0x1
  433f48:	cmp	w9, #0x0
  433f4c:	cset	w9, ge  // ge = tcont
  433f50:	str	w8, [sp, #512]
  433f54:	tbnz	w9, #0, 433fa8 <readlinkat@plt+0x31078>
  433f58:	ldr	x8, [sp, #5152]
  433f5c:	ldr	x8, [x8]
  433f60:	lsl	w8, w8, #24
  433f64:	mov	x9, #0x18                  	// #24
  433f68:	asr	w8, w8, w9
  433f6c:	mov	w9, wzr
  433f70:	mul	w8, w9, w8
  433f74:	ldr	x10, [sp, #5152]
  433f78:	ldur	x10, [x10, #-48]
  433f7c:	lsl	w10, w10, #24
  433f80:	add	w8, w8, w10, asr #24
  433f84:	mul	w8, w9, w8
  433f88:	add	w8, w8, #0x1
  433f8c:	lsl	w8, w8, #30
  433f90:	subs	w8, w8, #0x1
  433f94:	mov	w9, #0x2                   	// #2
  433f98:	mul	w8, w8, w9
  433f9c:	add	w8, w8, #0x1
  433fa0:	str	w8, [sp, #508]
  433fa4:	b	433fe0 <readlinkat@plt+0x310b0>
  433fa8:	ldr	x8, [sp, #5152]
  433fac:	ldr	x8, [x8]
  433fb0:	lsl	w8, w8, #24
  433fb4:	mov	x9, #0x18                  	// #24
  433fb8:	asr	w8, w8, w9
  433fbc:	mov	w9, wzr
  433fc0:	mul	w8, w9, w8
  433fc4:	ldr	x10, [sp, #5152]
  433fc8:	ldur	x10, [x10, #-48]
  433fcc:	lsl	w10, w10, #24
  433fd0:	add	w8, w8, w10, asr #24
  433fd4:	mul	w8, w9, w8
  433fd8:	subs	w8, w8, #0x1
  433fdc:	str	w8, [sp, #508]
  433fe0:	ldr	w8, [sp, #508]
  433fe4:	ldr	x9, [sp, #5152]
  433fe8:	ldr	x9, [x9]
  433fec:	lsl	w9, w9, #24
  433ff0:	asr	w9, w9, #24
  433ff4:	sdiv	w8, w8, w9
  433ff8:	ldr	w9, [sp, #512]
  433ffc:	cmp	w9, w8
  434000:	b.lt	434420 <readlinkat@plt+0x314f0>  // b.tstop
  434004:	b	434378 <readlinkat@plt+0x31448>
  434008:	ldr	x8, [sp, #5152]
  43400c:	ldr	x8, [x8]
  434010:	lsl	w8, w8, #24
  434014:	asr	w8, w8, #24
  434018:	mov	w9, #0xffffffff            	// #-1
  43401c:	cmp	w8, w9
  434020:	b.ne	434030 <readlinkat@plt+0x31100>  // b.any
  434024:	ldr	w8, [sp, #2996]
  434028:	tbnz	w8, #0, 434420 <readlinkat@plt+0x314f0>
  43402c:	b	434378 <readlinkat@plt+0x31448>
  434030:	ldr	x8, [sp, #5152]
  434034:	ldr	x8, [x8]
  434038:	lsl	w8, w8, #24
  43403c:	mov	x9, #0x18                  	// #24
  434040:	asr	w8, w8, w9
  434044:	mov	w9, wzr
  434048:	mul	w8, w9, w8
  43404c:	ldr	x10, [sp, #5152]
  434050:	ldur	x10, [x10, #-48]
  434054:	lsl	w10, w10, #24
  434058:	add	w8, w8, w10, asr #24
  43405c:	mul	w8, w9, w8
  434060:	subs	w8, w8, #0x1
  434064:	cmp	w8, #0x0
  434068:	cset	w8, ge  // ge = tcont
  43406c:	tbnz	w8, #0, 4340c4 <readlinkat@plt+0x31194>
  434070:	ldr	x8, [sp, #5152]
  434074:	ldr	x8, [x8]
  434078:	lsl	w8, w8, #24
  43407c:	mov	x9, #0x18                  	// #24
  434080:	asr	w8, w8, w9
  434084:	mov	w9, wzr
  434088:	mul	w8, w9, w8
  43408c:	ldr	x10, [sp, #5152]
  434090:	ldur	x10, [x10, #-48]
  434094:	lsl	w10, w10, #24
  434098:	add	w8, w8, w10, asr #24
  43409c:	mul	w8, w9, w8
  4340a0:	add	w8, w8, #0x1
  4340a4:	lsl	w8, w8, #30
  4340a8:	subs	w8, w8, #0x1
  4340ac:	mov	w9, #0x2                   	// #2
  4340b0:	mul	w8, w8, w9
  4340b4:	add	w8, w8, #0x1
  4340b8:	mvn	w8, w8
  4340bc:	str	w8, [sp, #504]
  4340c0:	b	4340fc <readlinkat@plt+0x311cc>
  4340c4:	ldr	x8, [sp, #5152]
  4340c8:	ldr	x8, [x8]
  4340cc:	lsl	w8, w8, #24
  4340d0:	mov	x9, #0x18                  	// #24
  4340d4:	asr	w8, w8, w9
  4340d8:	mov	w9, wzr
  4340dc:	mul	w8, w9, w8
  4340e0:	ldr	x10, [sp, #5152]
  4340e4:	ldur	x10, [x10, #-48]
  4340e8:	lsl	w10, w10, #24
  4340ec:	add	w8, w8, w10, asr #24
  4340f0:	mul	w8, w9, w8
  4340f4:	add	w8, w8, #0x0
  4340f8:	str	w8, [sp, #504]
  4340fc:	ldr	w8, [sp, #504]
  434100:	ldr	x9, [sp, #5152]
  434104:	ldr	x9, [x9]
  434108:	lsl	w9, w9, #24
  43410c:	mov	x10, #0x18                  	// #24
  434110:	asr	w9, w9, w10
  434114:	sdiv	w8, w8, w9
  434118:	ldr	x11, [sp, #5152]
  43411c:	ldur	x11, [x11, #-48]
  434120:	lsl	w9, w11, #24
  434124:	asr	w9, w9, #24
  434128:	cmp	w8, w9
  43412c:	b.lt	434420 <readlinkat@plt+0x314f0>  // b.tstop
  434130:	b	434378 <readlinkat@plt+0x31448>
  434134:	ldr	x8, [sp, #5152]
  434138:	ldr	x8, [x8]
  43413c:	lsl	w8, w8, #24
  434140:	asr	w8, w8, #24
  434144:	cbnz	w8, 434154 <readlinkat@plt+0x31224>
  434148:	ldr	w8, [sp, #2996]
  43414c:	tbnz	w8, #0, 434420 <readlinkat@plt+0x314f0>
  434150:	b	434378 <readlinkat@plt+0x31448>
  434154:	ldr	x8, [sp, #5152]
  434158:	ldur	x8, [x8, #-48]
  43415c:	lsl	w8, w8, #24
  434160:	asr	w8, w8, #24
  434164:	cmp	w8, #0x0
  434168:	cset	w8, ge  // ge = tcont
  43416c:	tbnz	w8, #0, 43427c <readlinkat@plt+0x3134c>
  434170:	ldr	x8, [sp, #5152]
  434174:	ldur	x8, [x8, #-48]
  434178:	lsl	w8, w8, #24
  43417c:	mov	x9, #0x18                  	// #24
  434180:	mov	x0, x9
  434184:	asr	w8, w8, w0
  434188:	ldr	x10, [sp, #5152]
  43418c:	ldr	x10, [x10]
  434190:	lsl	w10, w10, #24
  434194:	asr	w9, w10, w9
  434198:	mov	w10, wzr
  43419c:	mul	w9, w10, w9
  4341a0:	ldr	x11, [sp, #5152]
  4341a4:	ldur	x11, [x11, #-48]
  4341a8:	lsl	w11, w11, #24
  4341ac:	add	w9, w9, w11, asr #24
  4341b0:	mul	w9, w10, w9
  4341b4:	subs	w9, w9, #0x1
  4341b8:	cmp	w9, #0x0
  4341bc:	cset	w9, ge  // ge = tcont
  4341c0:	str	w8, [sp, #500]
  4341c4:	tbnz	w9, #0, 43421c <readlinkat@plt+0x312ec>
  4341c8:	ldr	x8, [sp, #5152]
  4341cc:	ldr	x8, [x8]
  4341d0:	lsl	w8, w8, #24
  4341d4:	mov	x9, #0x18                  	// #24
  4341d8:	asr	w8, w8, w9
  4341dc:	mov	w9, wzr
  4341e0:	mul	w8, w9, w8
  4341e4:	ldr	x10, [sp, #5152]
  4341e8:	ldur	x10, [x10, #-48]
  4341ec:	lsl	w10, w10, #24
  4341f0:	add	w8, w8, w10, asr #24
  4341f4:	mul	w8, w9, w8
  4341f8:	add	w8, w8, #0x1
  4341fc:	lsl	w8, w8, #30
  434200:	subs	w8, w8, #0x1
  434204:	mov	w9, #0x2                   	// #2
  434208:	mul	w8, w8, w9
  43420c:	add	w8, w8, #0x1
  434210:	mvn	w8, w8
  434214:	str	w8, [sp, #496]
  434218:	b	434254 <readlinkat@plt+0x31324>
  43421c:	ldr	x8, [sp, #5152]
  434220:	ldr	x8, [x8]
  434224:	lsl	w8, w8, #24
  434228:	mov	x9, #0x18                  	// #24
  43422c:	asr	w8, w8, w9
  434230:	mov	w9, wzr
  434234:	mul	w8, w9, w8
  434238:	ldr	x10, [sp, #5152]
  43423c:	ldur	x10, [x10, #-48]
  434240:	lsl	w10, w10, #24
  434244:	add	w8, w8, w10, asr #24
  434248:	mul	w8, w9, w8
  43424c:	add	w8, w8, #0x0
  434250:	str	w8, [sp, #496]
  434254:	ldr	w8, [sp, #496]
  434258:	ldr	x9, [sp, #5152]
  43425c:	ldr	x9, [x9]
  434260:	lsl	w9, w9, #24
  434264:	asr	w9, w9, #24
  434268:	sdiv	w8, w8, w9
  43426c:	ldr	w9, [sp, #500]
  434270:	cmp	w9, w8
  434274:	b.lt	434420 <readlinkat@plt+0x314f0>  // b.tstop
  434278:	b	434378 <readlinkat@plt+0x31448>
  43427c:	ldr	x8, [sp, #5152]
  434280:	ldr	x8, [x8]
  434284:	lsl	w8, w8, #24
  434288:	mov	x9, #0x18                  	// #24
  43428c:	asr	w8, w8, w9
  434290:	mov	w9, wzr
  434294:	mul	w8, w9, w8
  434298:	ldr	x10, [sp, #5152]
  43429c:	ldur	x10, [x10, #-48]
  4342a0:	lsl	w10, w10, #24
  4342a4:	add	w8, w8, w10, asr #24
  4342a8:	mul	w8, w9, w8
  4342ac:	subs	w8, w8, #0x1
  4342b0:	cmp	w8, #0x0
  4342b4:	cset	w8, ge  // ge = tcont
  4342b8:	tbnz	w8, #0, 43430c <readlinkat@plt+0x313dc>
  4342bc:	ldr	x8, [sp, #5152]
  4342c0:	ldr	x8, [x8]
  4342c4:	lsl	w8, w8, #24
  4342c8:	mov	x9, #0x18                  	// #24
  4342cc:	asr	w8, w8, w9
  4342d0:	mov	w9, wzr
  4342d4:	mul	w8, w9, w8
  4342d8:	ldr	x10, [sp, #5152]
  4342dc:	ldur	x10, [x10, #-48]
  4342e0:	lsl	w10, w10, #24
  4342e4:	add	w8, w8, w10, asr #24
  4342e8:	mul	w8, w9, w8
  4342ec:	add	w8, w8, #0x1
  4342f0:	lsl	w8, w8, #30
  4342f4:	subs	w8, w8, #0x1
  4342f8:	mov	w9, #0x2                   	// #2
  4342fc:	mul	w8, w8, w9
  434300:	add	w8, w8, #0x1
  434304:	str	w8, [sp, #492]
  434308:	b	434344 <readlinkat@plt+0x31414>
  43430c:	ldr	x8, [sp, #5152]
  434310:	ldr	x8, [x8]
  434314:	lsl	w8, w8, #24
  434318:	mov	x9, #0x18                  	// #24
  43431c:	asr	w8, w8, w9
  434320:	mov	w9, wzr
  434324:	mul	w8, w9, w8
  434328:	ldr	x10, [sp, #5152]
  43432c:	ldur	x10, [x10, #-48]
  434330:	lsl	w10, w10, #24
  434334:	add	w8, w8, w10, asr #24
  434338:	mul	w8, w9, w8
  43433c:	subs	w8, w8, #0x1
  434340:	str	w8, [sp, #492]
  434344:	ldr	w8, [sp, #492]
  434348:	ldr	x9, [sp, #5152]
  43434c:	ldr	x9, [x9]
  434350:	lsl	w9, w9, #24
  434354:	mov	x10, #0x18                  	// #24
  434358:	asr	w9, w9, w10
  43435c:	sdiv	w8, w8, w9
  434360:	ldr	x11, [sp, #5152]
  434364:	ldur	x11, [x11, #-48]
  434368:	lsl	w9, w11, #24
  43436c:	asr	w9, w9, #24
  434370:	cmp	w8, w9
  434374:	b.lt	434420 <readlinkat@plt+0x314f0>  // b.tstop
  434378:	ldr	x8, [sp, #5152]
  43437c:	ldur	x8, [x8, #-48]
  434380:	lsl	w8, w8, #24
  434384:	mov	x9, #0x18                  	// #24
  434388:	asr	w8, w8, w9
  43438c:	ldr	x10, [sp, #5152]
  434390:	ldr	x10, [x10]
  434394:	lsl	w9, w10, #24
  434398:	asr	w9, w9, #24
  43439c:	mul	w8, w8, w9
  4343a0:	mov	w9, wzr
  4343a4:	mul	w8, w9, w8
  4343a8:	subs	w8, w8, #0x1
  4343ac:	cmp	w8, #0x0
  4343b0:	cset	w8, ge  // ge = tcont
  4343b4:	tbnz	w8, #0, 4343ec <readlinkat@plt+0x314bc>
  4343b8:	ldr	x8, [sp, #5152]
  4343bc:	ldur	x8, [x8, #-48]
  4343c0:	lsl	w8, w8, #24
  4343c4:	mov	x9, #0x18                  	// #24
  4343c8:	asr	w8, w8, w9
  4343cc:	ldr	x10, [sp, #5152]
  4343d0:	ldr	x10, [x10]
  4343d4:	lsl	w9, w10, #24
  4343d8:	asr	w9, w9, #24
  4343dc:	mul	w8, w8, w9
  4343e0:	mov	w9, #0xffffff80            	// #-128
  4343e4:	cmp	w8, w9
  4343e8:	b.lt	434420 <readlinkat@plt+0x314f0>  // b.tstop
  4343ec:	ldr	x8, [sp, #5152]
  4343f0:	ldur	x8, [x8, #-48]
  4343f4:	lsl	w8, w8, #24
  4343f8:	mov	x9, #0x18                  	// #24
  4343fc:	asr	w8, w8, w9
  434400:	ldr	x10, [sp, #5152]
  434404:	ldr	x10, [x10]
  434408:	lsl	w9, w10, #24
  43440c:	asr	w9, w9, #24
  434410:	mul	w8, w8, w9
  434414:	mov	w9, #0x7f                  	// #127
  434418:	cmp	w9, w8
  43441c:	b.ge	434464 <readlinkat@plt+0x31534>  // b.tcont
  434420:	ldr	x8, [sp, #5152]
  434424:	ldur	x8, [x8, #-48]
  434428:	lsl	w8, w8, #24
  43442c:	mov	x9, #0x18                  	// #24
  434430:	asr	w8, w8, w9
  434434:	ldr	x10, [sp, #5152]
  434438:	ldr	x10, [x10]
  43443c:	lsl	w9, w10, #24
  434440:	asr	w9, w9, #24
  434444:	mul	w8, w8, w9
  434448:	mov	w0, w8
  43444c:	lsl	x11, x0, #56
  434450:	asr	x11, x11, #56
  434454:	str	x11, [sp, #5088]
  434458:	ldr	w8, [sp, #2992]
  43445c:	tbnz	w8, #0, 4375c0 <readlinkat@plt+0x34690>
  434460:	b	4375c4 <readlinkat@plt+0x34694>
  434464:	ldr	x8, [sp, #5152]
  434468:	ldur	x8, [x8, #-48]
  43446c:	lsl	w8, w8, #24
  434470:	mov	x9, #0x18                  	// #24
  434474:	asr	w8, w8, w9
  434478:	ldr	x10, [sp, #5152]
  43447c:	ldr	x10, [x10]
  434480:	lsl	w9, w10, #24
  434484:	asr	w9, w9, #24
  434488:	mul	w8, w8, w9
  43448c:	mov	w0, w8
  434490:	lsl	x11, x0, #56
  434494:	asr	x11, x11, #56
  434498:	str	x11, [sp, #5088]
  43449c:	ldr	w8, [sp, #2996]
  4344a0:	tbnz	w8, #0, 4375c0 <readlinkat@plt+0x34690>
  4344a4:	b	4375c4 <readlinkat@plt+0x34694>
  4344a8:	ldr	x8, [sp, #5152]
  4344ac:	ldr	x8, [x8]
  4344b0:	mov	x9, xzr
  4344b4:	mul	x8, x9, x8
  4344b8:	ldr	x10, [sp, #5152]
  4344bc:	ldur	x10, [x10, #-48]
  4344c0:	add	x8, x8, x10
  4344c4:	mul	x8, x9, x8
  4344c8:	subs	x8, x8, #0x1
  4344cc:	cmp	x8, #0x0
  4344d0:	cset	w11, ge  // ge = tcont
  4344d4:	tbnz	w11, #0, 43451c <readlinkat@plt+0x315ec>
  4344d8:	ldr	x8, [sp, #5152]
  4344dc:	ldr	x8, [x8]
  4344e0:	mov	x9, xzr
  4344e4:	mul	x8, x9, x8
  4344e8:	ldr	x10, [sp, #5152]
  4344ec:	ldur	x10, [x10, #-48]
  4344f0:	add	x8, x8, x10
  4344f4:	mul	x8, x9, x8
  4344f8:	add	x8, x8, #0x1
  4344fc:	lsl	x8, x8, #62
  434500:	subs	x8, x8, #0x1
  434504:	mov	x9, #0x2                   	// #2
  434508:	mul	x8, x8, x9
  43450c:	add	x8, x8, #0x1
  434510:	mvn	x8, x8
  434514:	str	x8, [sp, #480]
  434518:	b	434544 <readlinkat@plt+0x31614>
  43451c:	ldr	x8, [sp, #5152]
  434520:	ldr	x8, [x8]
  434524:	mov	x9, xzr
  434528:	mul	x8, x9, x8
  43452c:	ldr	x10, [sp, #5152]
  434530:	ldur	x10, [x10, #-48]
  434534:	add	x8, x8, x10
  434538:	mul	x8, x9, x8
  43453c:	add	x8, x8, #0x0
  434540:	str	x8, [sp, #480]
  434544:	ldr	x8, [sp, #480]
  434548:	cbnz	x8, 4345a4 <readlinkat@plt+0x31674>
  43454c:	ldr	x8, [sp, #5152]
  434550:	ldur	x8, [x8, #-48]
  434554:	cmp	x8, #0x0
  434558:	cset	w9, ge  // ge = tcont
  43455c:	tbnz	w9, #0, 434578 <readlinkat@plt+0x31648>
  434560:	ldr	x8, [sp, #5152]
  434564:	ldr	x8, [x8]
  434568:	mov	x9, xzr
  43456c:	cmp	x9, x8
  434570:	cset	w10, lt  // lt = tstop
  434574:	tbnz	w10, #0, 434988 <readlinkat@plt+0x31a58>
  434578:	ldr	x8, [sp, #5152]
  43457c:	ldr	x8, [x8]
  434580:	cmp	x8, #0x0
  434584:	cset	w9, ge  // ge = tcont
  434588:	tbnz	w9, #0, 4345a4 <readlinkat@plt+0x31674>
  43458c:	ldr	x8, [sp, #5152]
  434590:	ldur	x8, [x8, #-48]
  434594:	mov	x9, xzr
  434598:	cmp	x9, x8
  43459c:	cset	w10, lt  // lt = tstop
  4345a0:	tbnz	w10, #0, 434988 <readlinkat@plt+0x31a58>
  4345a4:	ldr	x8, [sp, #5152]
  4345a8:	ldr	x8, [x8]
  4345ac:	cmp	x8, #0x0
  4345b0:	cset	w9, ge  // ge = tcont
  4345b4:	tbnz	w9, #0, 434770 <readlinkat@plt+0x31840>
  4345b8:	ldr	x8, [sp, #5152]
  4345bc:	ldur	x8, [x8, #-48]
  4345c0:	cmp	x8, #0x0
  4345c4:	cset	w9, ge  // ge = tcont
  4345c8:	tbnz	w9, #0, 434690 <readlinkat@plt+0x31760>
  4345cc:	ldr	x8, [sp, #5152]
  4345d0:	ldur	x8, [x8, #-48]
  4345d4:	ldr	x9, [sp, #5152]
  4345d8:	ldr	x9, [x9]
  4345dc:	mov	x10, xzr
  4345e0:	mul	x9, x10, x9
  4345e4:	ldr	x11, [sp, #5152]
  4345e8:	ldur	x11, [x11, #-48]
  4345ec:	add	x9, x9, x11
  4345f0:	mul	x9, x10, x9
  4345f4:	subs	x9, x9, #0x1
  4345f8:	cmp	x9, #0x0
  4345fc:	cset	w12, ge  // ge = tcont
  434600:	str	x8, [sp, #472]
  434604:	tbnz	w12, #0, 434648 <readlinkat@plt+0x31718>
  434608:	ldr	x8, [sp, #5152]
  43460c:	ldr	x8, [x8]
  434610:	mov	x9, xzr
  434614:	mul	x8, x9, x8
  434618:	ldr	x10, [sp, #5152]
  43461c:	ldur	x10, [x10, #-48]
  434620:	add	x8, x8, x10
  434624:	mul	x8, x9, x8
  434628:	add	x8, x8, #0x1
  43462c:	lsl	x8, x8, #62
  434630:	subs	x8, x8, #0x1
  434634:	mov	x9, #0x2                   	// #2
  434638:	mul	x8, x8, x9
  43463c:	add	x8, x8, #0x1
  434640:	str	x8, [sp, #464]
  434644:	b	434670 <readlinkat@plt+0x31740>
  434648:	ldr	x8, [sp, #5152]
  43464c:	ldr	x8, [x8]
  434650:	mov	x9, xzr
  434654:	mul	x8, x9, x8
  434658:	ldr	x10, [sp, #5152]
  43465c:	ldur	x10, [x10, #-48]
  434660:	add	x8, x8, x10
  434664:	mul	x8, x9, x8
  434668:	subs	x8, x8, #0x1
  43466c:	str	x8, [sp, #464]
  434670:	ldr	x8, [sp, #464]
  434674:	ldr	x9, [sp, #5152]
  434678:	ldr	x9, [x9]
  43467c:	sdiv	x8, x8, x9
  434680:	ldr	x9, [sp, #472]
  434684:	cmp	x9, x8
  434688:	b.lt	434988 <readlinkat@plt+0x31a58>  // b.tstop
  43468c:	b	43491c <readlinkat@plt+0x319ec>
  434690:	ldr	x8, [sp, #5152]
  434694:	ldr	x8, [x8]
  434698:	mov	x9, #0xffffffffffffffff    	// #-1
  43469c:	cmp	x8, x9
  4346a0:	b.ne	4346b0 <readlinkat@plt+0x31780>  // b.any
  4346a4:	ldr	w8, [sp, #2996]
  4346a8:	tbnz	w8, #0, 434988 <readlinkat@plt+0x31a58>
  4346ac:	b	43491c <readlinkat@plt+0x319ec>
  4346b0:	ldr	x8, [sp, #5152]
  4346b4:	ldr	x8, [x8]
  4346b8:	mov	x9, xzr
  4346bc:	mul	x8, x9, x8
  4346c0:	ldr	x10, [sp, #5152]
  4346c4:	ldur	x10, [x10, #-48]
  4346c8:	add	x8, x8, x10
  4346cc:	mul	x8, x9, x8
  4346d0:	subs	x8, x8, #0x1
  4346d4:	cmp	x8, #0x0
  4346d8:	cset	w11, ge  // ge = tcont
  4346dc:	tbnz	w11, #0, 434724 <readlinkat@plt+0x317f4>
  4346e0:	ldr	x8, [sp, #5152]
  4346e4:	ldr	x8, [x8]
  4346e8:	mov	x9, xzr
  4346ec:	mul	x8, x9, x8
  4346f0:	ldr	x10, [sp, #5152]
  4346f4:	ldur	x10, [x10, #-48]
  4346f8:	add	x8, x8, x10
  4346fc:	mul	x8, x9, x8
  434700:	add	x8, x8, #0x1
  434704:	lsl	x8, x8, #62
  434708:	subs	x8, x8, #0x1
  43470c:	mov	x9, #0x2                   	// #2
  434710:	mul	x8, x8, x9
  434714:	add	x8, x8, #0x1
  434718:	mvn	x8, x8
  43471c:	str	x8, [sp, #456]
  434720:	b	43474c <readlinkat@plt+0x3181c>
  434724:	ldr	x8, [sp, #5152]
  434728:	ldr	x8, [x8]
  43472c:	mov	x9, xzr
  434730:	mul	x8, x9, x8
  434734:	ldr	x10, [sp, #5152]
  434738:	ldur	x10, [x10, #-48]
  43473c:	add	x8, x8, x10
  434740:	mul	x8, x9, x8
  434744:	add	x8, x8, #0x0
  434748:	str	x8, [sp, #456]
  43474c:	ldr	x8, [sp, #456]
  434750:	ldr	x9, [sp, #5152]
  434754:	ldr	x9, [x9]
  434758:	sdiv	x8, x8, x9
  43475c:	ldr	x9, [sp, #5152]
  434760:	ldur	x9, [x9, #-48]
  434764:	cmp	x8, x9
  434768:	b.lt	434988 <readlinkat@plt+0x31a58>  // b.tstop
  43476c:	b	43491c <readlinkat@plt+0x319ec>
  434770:	ldr	x8, [sp, #5152]
  434774:	ldr	x8, [x8]
  434778:	cbnz	x8, 434788 <readlinkat@plt+0x31858>
  43477c:	ldr	w8, [sp, #2996]
  434780:	tbnz	w8, #0, 434988 <readlinkat@plt+0x31a58>
  434784:	b	43491c <readlinkat@plt+0x319ec>
  434788:	ldr	x8, [sp, #5152]
  43478c:	ldur	x8, [x8, #-48]
  434790:	cmp	x8, #0x0
  434794:	cset	w9, ge  // ge = tcont
  434798:	tbnz	w9, #0, 434864 <readlinkat@plt+0x31934>
  43479c:	ldr	x8, [sp, #5152]
  4347a0:	ldur	x8, [x8, #-48]
  4347a4:	ldr	x9, [sp, #5152]
  4347a8:	ldr	x9, [x9]
  4347ac:	mov	x10, xzr
  4347b0:	mul	x9, x10, x9
  4347b4:	ldr	x11, [sp, #5152]
  4347b8:	ldur	x11, [x11, #-48]
  4347bc:	add	x9, x9, x11
  4347c0:	mul	x9, x10, x9
  4347c4:	subs	x9, x9, #0x1
  4347c8:	cmp	x9, #0x0
  4347cc:	cset	w12, ge  // ge = tcont
  4347d0:	str	x8, [sp, #448]
  4347d4:	tbnz	w12, #0, 43481c <readlinkat@plt+0x318ec>
  4347d8:	ldr	x8, [sp, #5152]
  4347dc:	ldr	x8, [x8]
  4347e0:	mov	x9, xzr
  4347e4:	mul	x8, x9, x8
  4347e8:	ldr	x10, [sp, #5152]
  4347ec:	ldur	x10, [x10, #-48]
  4347f0:	add	x8, x8, x10
  4347f4:	mul	x8, x9, x8
  4347f8:	add	x8, x8, #0x1
  4347fc:	lsl	x8, x8, #62
  434800:	subs	x8, x8, #0x1
  434804:	mov	x9, #0x2                   	// #2
  434808:	mul	x8, x8, x9
  43480c:	add	x8, x8, #0x1
  434810:	mvn	x8, x8
  434814:	str	x8, [sp, #440]
  434818:	b	434844 <readlinkat@plt+0x31914>
  43481c:	ldr	x8, [sp, #5152]
  434820:	ldr	x8, [x8]
  434824:	mov	x9, xzr
  434828:	mul	x8, x9, x8
  43482c:	ldr	x10, [sp, #5152]
  434830:	ldur	x10, [x10, #-48]
  434834:	add	x8, x8, x10
  434838:	mul	x8, x9, x8
  43483c:	add	x8, x8, #0x0
  434840:	str	x8, [sp, #440]
  434844:	ldr	x8, [sp, #440]
  434848:	ldr	x9, [sp, #5152]
  43484c:	ldr	x9, [x9]
  434850:	sdiv	x8, x8, x9
  434854:	ldr	x9, [sp, #448]
  434858:	cmp	x9, x8
  43485c:	b.lt	434988 <readlinkat@plt+0x31a58>  // b.tstop
  434860:	b	43491c <readlinkat@plt+0x319ec>
  434864:	ldr	x8, [sp, #5152]
  434868:	ldr	x8, [x8]
  43486c:	mov	x9, xzr
  434870:	mul	x8, x9, x8
  434874:	ldr	x10, [sp, #5152]
  434878:	ldur	x10, [x10, #-48]
  43487c:	add	x8, x8, x10
  434880:	mul	x8, x9, x8
  434884:	subs	x8, x8, #0x1
  434888:	cmp	x8, #0x0
  43488c:	cset	w11, ge  // ge = tcont
  434890:	tbnz	w11, #0, 4348d4 <readlinkat@plt+0x319a4>
  434894:	ldr	x8, [sp, #5152]
  434898:	ldr	x8, [x8]
  43489c:	mov	x9, xzr
  4348a0:	mul	x8, x9, x8
  4348a4:	ldr	x10, [sp, #5152]
  4348a8:	ldur	x10, [x10, #-48]
  4348ac:	add	x8, x8, x10
  4348b0:	mul	x8, x9, x8
  4348b4:	add	x8, x8, #0x1
  4348b8:	lsl	x8, x8, #62
  4348bc:	subs	x8, x8, #0x1
  4348c0:	mov	x9, #0x2                   	// #2
  4348c4:	mul	x8, x8, x9
  4348c8:	add	x8, x8, #0x1
  4348cc:	str	x8, [sp, #432]
  4348d0:	b	4348fc <readlinkat@plt+0x319cc>
  4348d4:	ldr	x8, [sp, #5152]
  4348d8:	ldr	x8, [x8]
  4348dc:	mov	x9, xzr
  4348e0:	mul	x8, x9, x8
  4348e4:	ldr	x10, [sp, #5152]
  4348e8:	ldur	x10, [x10, #-48]
  4348ec:	add	x8, x8, x10
  4348f0:	mul	x8, x9, x8
  4348f4:	subs	x8, x8, #0x1
  4348f8:	str	x8, [sp, #432]
  4348fc:	ldr	x8, [sp, #432]
  434900:	ldr	x9, [sp, #5152]
  434904:	ldr	x9, [x9]
  434908:	sdiv	x8, x8, x9
  43490c:	ldr	x9, [sp, #5152]
  434910:	ldur	x9, [x9, #-48]
  434914:	cmp	x8, x9
  434918:	b.lt	434988 <readlinkat@plt+0x31a58>  // b.tstop
  43491c:	ldr	x8, [sp, #5152]
  434920:	ldur	x8, [x8, #-48]
  434924:	ldr	x9, [sp, #5152]
  434928:	ldr	x9, [x9]
  43492c:	mul	x8, x8, x9
  434930:	mov	x9, xzr
  434934:	mul	x8, x9, x8
  434938:	subs	x8, x8, #0x1
  43493c:	cmp	x8, #0x0
  434940:	cset	w10, ge  // ge = tcont
  434944:	tbnz	w10, #0, 434968 <readlinkat@plt+0x31a38>
  434948:	ldr	x8, [sp, #5152]
  43494c:	ldur	x8, [x8, #-48]
  434950:	ldr	x9, [sp, #5152]
  434954:	ldr	x9, [x9]
  434958:	mul	x8, x8, x9
  43495c:	mov	x9, #0xffffffffffffff80    	// #-128
  434960:	cmp	x8, x9
  434964:	b.lt	434988 <readlinkat@plt+0x31a58>  // b.tstop
  434968:	ldr	x8, [sp, #5152]
  43496c:	ldur	x8, [x8, #-48]
  434970:	ldr	x9, [sp, #5152]
  434974:	ldr	x9, [x9]
  434978:	mul	x8, x8, x9
  43497c:	mov	x9, #0x7f                  	// #127
  434980:	cmp	x9, x8
  434984:	b.ge	4349b8 <readlinkat@plt+0x31a88>  // b.tcont
  434988:	ldr	x8, [sp, #5152]
  43498c:	ldur	x8, [x8, #-48]
  434990:	ldr	x9, [sp, #5152]
  434994:	ldr	x9, [x9]
  434998:	mul	w8, w8, w9
  43499c:	mov	w0, w8
  4349a0:	lsl	x10, x0, #56
  4349a4:	asr	x10, x10, #56
  4349a8:	str	x10, [sp, #5088]
  4349ac:	ldr	w8, [sp, #2992]
  4349b0:	tbnz	w8, #0, 4375c0 <readlinkat@plt+0x34690>
  4349b4:	b	4375c4 <readlinkat@plt+0x34694>
  4349b8:	ldr	x8, [sp, #5152]
  4349bc:	ldur	x8, [x8, #-48]
  4349c0:	ldr	x9, [sp, #5152]
  4349c4:	ldr	x9, [x9]
  4349c8:	mul	w8, w8, w9
  4349cc:	mov	w0, w8
  4349d0:	lsl	x10, x0, #56
  4349d4:	asr	x10, x10, #56
  4349d8:	str	x10, [sp, #5088]
  4349dc:	ldr	w8, [sp, #2996]
  4349e0:	tbnz	w8, #0, 4375c0 <readlinkat@plt+0x34690>
  4349e4:	b	4375c4 <readlinkat@plt+0x34694>
  4349e8:	ldr	w8, [sp, #2996]
  4349ec:	tbnz	w8, #0, 4349f4 <readlinkat@plt+0x31ac4>
  4349f0:	b	435674 <readlinkat@plt+0x32744>
  4349f4:	ldr	w8, [sp, #2996]
  4349f8:	tbnz	w8, #0, 434a00 <readlinkat@plt+0x31ad0>
  4349fc:	b	435134 <readlinkat@plt+0x32204>
  434a00:	ldr	x8, [sp, #5152]
  434a04:	ldr	x8, [x8]
  434a08:	lsl	w8, w8, #16
  434a0c:	mov	x9, #0x10                  	// #16
  434a10:	asr	w8, w8, w9
  434a14:	mov	w9, wzr
  434a18:	mul	w8, w9, w8
  434a1c:	ldr	x10, [sp, #5152]
  434a20:	ldur	x10, [x10, #-48]
  434a24:	lsl	w10, w10, #16
  434a28:	add	w8, w8, w10, asr #16
  434a2c:	mul	w8, w9, w8
  434a30:	subs	w8, w8, #0x1
  434a34:	cmp	w8, #0x0
  434a38:	cset	w8, ge  // ge = tcont
  434a3c:	tbnz	w8, #0, 434a94 <readlinkat@plt+0x31b64>
  434a40:	ldr	x8, [sp, #5152]
  434a44:	ldr	x8, [x8]
  434a48:	lsl	w8, w8, #16
  434a4c:	mov	x9, #0x10                  	// #16
  434a50:	asr	w8, w8, w9
  434a54:	mov	w9, wzr
  434a58:	mul	w8, w9, w8
  434a5c:	ldr	x10, [sp, #5152]
  434a60:	ldur	x10, [x10, #-48]
  434a64:	lsl	w10, w10, #16
  434a68:	add	w8, w8, w10, asr #16
  434a6c:	mul	w8, w9, w8
  434a70:	add	w8, w8, #0x1
  434a74:	lsl	w8, w8, #30
  434a78:	subs	w8, w8, #0x1
  434a7c:	mov	w9, #0x2                   	// #2
  434a80:	mul	w8, w8, w9
  434a84:	add	w8, w8, #0x1
  434a88:	mvn	w8, w8
  434a8c:	str	w8, [sp, #428]
  434a90:	b	434acc <readlinkat@plt+0x31b9c>
  434a94:	ldr	x8, [sp, #5152]
  434a98:	ldr	x8, [x8]
  434a9c:	lsl	w8, w8, #16
  434aa0:	mov	x9, #0x10                  	// #16
  434aa4:	asr	w8, w8, w9
  434aa8:	mov	w9, wzr
  434aac:	mul	w8, w9, w8
  434ab0:	ldr	x10, [sp, #5152]
  434ab4:	ldur	x10, [x10, #-48]
  434ab8:	lsl	w10, w10, #16
  434abc:	add	w8, w8, w10, asr #16
  434ac0:	mul	w8, w9, w8
  434ac4:	add	w8, w8, #0x0
  434ac8:	str	w8, [sp, #428]
  434acc:	ldr	w8, [sp, #428]
  434ad0:	cbnz	w8, 434b4c <readlinkat@plt+0x31c1c>
  434ad4:	ldr	x8, [sp, #5152]
  434ad8:	ldur	x8, [x8, #-48]
  434adc:	lsl	w8, w8, #16
  434ae0:	asr	w8, w8, #16
  434ae4:	cmp	w8, #0x0
  434ae8:	cset	w8, ge  // ge = tcont
  434aec:	tbnz	w8, #0, 434b10 <readlinkat@plt+0x31be0>
  434af0:	ldr	x8, [sp, #5152]
  434af4:	ldr	x8, [x8]
  434af8:	lsl	w8, w8, #16
  434afc:	asr	w8, w8, #16
  434b00:	mov	w9, wzr
  434b04:	cmp	w9, w8
  434b08:	cset	w8, lt  // lt = tstop
  434b0c:	tbnz	w8, #0, 4350a4 <readlinkat@plt+0x32174>
  434b10:	ldr	x8, [sp, #5152]
  434b14:	ldr	x8, [x8]
  434b18:	lsl	w8, w8, #16
  434b1c:	asr	w8, w8, #16
  434b20:	cmp	w8, #0x0
  434b24:	cset	w8, ge  // ge = tcont
  434b28:	tbnz	w8, #0, 434b4c <readlinkat@plt+0x31c1c>
  434b2c:	ldr	x8, [sp, #5152]
  434b30:	ldur	x8, [x8, #-48]
  434b34:	lsl	w8, w8, #16
  434b38:	asr	w8, w8, #16
  434b3c:	mov	w9, wzr
  434b40:	cmp	w9, w8
  434b44:	cset	w8, lt  // lt = tstop
  434b48:	tbnz	w8, #0, 4350a4 <readlinkat@plt+0x32174>
  434b4c:	ldr	x8, [sp, #5152]
  434b50:	ldr	x8, [x8]
  434b54:	lsl	w8, w8, #16
  434b58:	asr	w8, w8, #16
  434b5c:	cmp	w8, #0x0
  434b60:	cset	w8, ge  // ge = tcont
  434b64:	tbnz	w8, #0, 434db8 <readlinkat@plt+0x31e88>
  434b68:	ldr	x8, [sp, #5152]
  434b6c:	ldur	x8, [x8, #-48]
  434b70:	lsl	w8, w8, #16
  434b74:	asr	w8, w8, #16
  434b78:	cmp	w8, #0x0
  434b7c:	cset	w8, ge  // ge = tcont
  434b80:	tbnz	w8, #0, 434c8c <readlinkat@plt+0x31d5c>
  434b84:	ldr	x8, [sp, #5152]
  434b88:	ldur	x8, [x8, #-48]
  434b8c:	lsl	w8, w8, #16
  434b90:	mov	x9, #0x10                  	// #16
  434b94:	mov	x0, x9
  434b98:	asr	w8, w8, w0
  434b9c:	ldr	x10, [sp, #5152]
  434ba0:	ldr	x10, [x10]
  434ba4:	lsl	w10, w10, #16
  434ba8:	asr	w9, w10, w9
  434bac:	mov	w10, wzr
  434bb0:	mul	w9, w10, w9
  434bb4:	ldr	x11, [sp, #5152]
  434bb8:	ldur	x11, [x11, #-48]
  434bbc:	lsl	w11, w11, #16
  434bc0:	add	w9, w9, w11, asr #16
  434bc4:	mul	w9, w10, w9
  434bc8:	subs	w9, w9, #0x1
  434bcc:	cmp	w9, #0x0
  434bd0:	cset	w9, ge  // ge = tcont
  434bd4:	str	w8, [sp, #424]
  434bd8:	tbnz	w9, #0, 434c2c <readlinkat@plt+0x31cfc>
  434bdc:	ldr	x8, [sp, #5152]
  434be0:	ldr	x8, [x8]
  434be4:	lsl	w8, w8, #16
  434be8:	mov	x9, #0x10                  	// #16
  434bec:	asr	w8, w8, w9
  434bf0:	mov	w9, wzr
  434bf4:	mul	w8, w9, w8
  434bf8:	ldr	x10, [sp, #5152]
  434bfc:	ldur	x10, [x10, #-48]
  434c00:	lsl	w10, w10, #16
  434c04:	add	w8, w8, w10, asr #16
  434c08:	mul	w8, w9, w8
  434c0c:	add	w8, w8, #0x1
  434c10:	lsl	w8, w8, #30
  434c14:	subs	w8, w8, #0x1
  434c18:	mov	w9, #0x2                   	// #2
  434c1c:	mul	w8, w8, w9
  434c20:	add	w8, w8, #0x1
  434c24:	str	w8, [sp, #420]
  434c28:	b	434c64 <readlinkat@plt+0x31d34>
  434c2c:	ldr	x8, [sp, #5152]
  434c30:	ldr	x8, [x8]
  434c34:	lsl	w8, w8, #16
  434c38:	mov	x9, #0x10                  	// #16
  434c3c:	asr	w8, w8, w9
  434c40:	mov	w9, wzr
  434c44:	mul	w8, w9, w8
  434c48:	ldr	x10, [sp, #5152]
  434c4c:	ldur	x10, [x10, #-48]
  434c50:	lsl	w10, w10, #16
  434c54:	add	w8, w8, w10, asr #16
  434c58:	mul	w8, w9, w8
  434c5c:	subs	w8, w8, #0x1
  434c60:	str	w8, [sp, #420]
  434c64:	ldr	w8, [sp, #420]
  434c68:	ldr	x9, [sp, #5152]
  434c6c:	ldr	x9, [x9]
  434c70:	lsl	w9, w9, #16
  434c74:	asr	w9, w9, #16
  434c78:	sdiv	w8, w8, w9
  434c7c:	ldr	w9, [sp, #424]
  434c80:	cmp	w9, w8
  434c84:	b.lt	4350a4 <readlinkat@plt+0x32174>  // b.tstop
  434c88:	b	434ffc <readlinkat@plt+0x320cc>
  434c8c:	ldr	x8, [sp, #5152]
  434c90:	ldr	x8, [x8]
  434c94:	lsl	w8, w8, #16
  434c98:	asr	w8, w8, #16
  434c9c:	mov	w9, #0xffffffff            	// #-1
  434ca0:	cmp	w8, w9
  434ca4:	b.ne	434cb4 <readlinkat@plt+0x31d84>  // b.any
  434ca8:	ldr	w8, [sp, #2996]
  434cac:	tbnz	w8, #0, 4350a4 <readlinkat@plt+0x32174>
  434cb0:	b	434ffc <readlinkat@plt+0x320cc>
  434cb4:	ldr	x8, [sp, #5152]
  434cb8:	ldr	x8, [x8]
  434cbc:	lsl	w8, w8, #16
  434cc0:	mov	x9, #0x10                  	// #16
  434cc4:	asr	w8, w8, w9
  434cc8:	mov	w9, wzr
  434ccc:	mul	w8, w9, w8
  434cd0:	ldr	x10, [sp, #5152]
  434cd4:	ldur	x10, [x10, #-48]
  434cd8:	lsl	w10, w10, #16
  434cdc:	add	w8, w8, w10, asr #16
  434ce0:	mul	w8, w9, w8
  434ce4:	subs	w8, w8, #0x1
  434ce8:	cmp	w8, #0x0
  434cec:	cset	w8, ge  // ge = tcont
  434cf0:	tbnz	w8, #0, 434d48 <readlinkat@plt+0x31e18>
  434cf4:	ldr	x8, [sp, #5152]
  434cf8:	ldr	x8, [x8]
  434cfc:	lsl	w8, w8, #16
  434d00:	mov	x9, #0x10                  	// #16
  434d04:	asr	w8, w8, w9
  434d08:	mov	w9, wzr
  434d0c:	mul	w8, w9, w8
  434d10:	ldr	x10, [sp, #5152]
  434d14:	ldur	x10, [x10, #-48]
  434d18:	lsl	w10, w10, #16
  434d1c:	add	w8, w8, w10, asr #16
  434d20:	mul	w8, w9, w8
  434d24:	add	w8, w8, #0x1
  434d28:	lsl	w8, w8, #30
  434d2c:	subs	w8, w8, #0x1
  434d30:	mov	w9, #0x2                   	// #2
  434d34:	mul	w8, w8, w9
  434d38:	add	w8, w8, #0x1
  434d3c:	mvn	w8, w8
  434d40:	str	w8, [sp, #416]
  434d44:	b	434d80 <readlinkat@plt+0x31e50>
  434d48:	ldr	x8, [sp, #5152]
  434d4c:	ldr	x8, [x8]
  434d50:	lsl	w8, w8, #16
  434d54:	mov	x9, #0x10                  	// #16
  434d58:	asr	w8, w8, w9
  434d5c:	mov	w9, wzr
  434d60:	mul	w8, w9, w8
  434d64:	ldr	x10, [sp, #5152]
  434d68:	ldur	x10, [x10, #-48]
  434d6c:	lsl	w10, w10, #16
  434d70:	add	w8, w8, w10, asr #16
  434d74:	mul	w8, w9, w8
  434d78:	add	w8, w8, #0x0
  434d7c:	str	w8, [sp, #416]
  434d80:	ldr	w8, [sp, #416]
  434d84:	ldr	x9, [sp, #5152]
  434d88:	ldr	x9, [x9]
  434d8c:	lsl	w9, w9, #16
  434d90:	mov	x10, #0x10                  	// #16
  434d94:	asr	w9, w9, w10
  434d98:	sdiv	w8, w8, w9
  434d9c:	ldr	x11, [sp, #5152]
  434da0:	ldur	x11, [x11, #-48]
  434da4:	lsl	w9, w11, #16
  434da8:	asr	w9, w9, #16
  434dac:	cmp	w8, w9
  434db0:	b.lt	4350a4 <readlinkat@plt+0x32174>  // b.tstop
  434db4:	b	434ffc <readlinkat@plt+0x320cc>
  434db8:	ldr	x8, [sp, #5152]
  434dbc:	ldr	x8, [x8]
  434dc0:	lsl	w8, w8, #16
  434dc4:	asr	w8, w8, #16
  434dc8:	cbnz	w8, 434dd8 <readlinkat@plt+0x31ea8>
  434dcc:	ldr	w8, [sp, #2996]
  434dd0:	tbnz	w8, #0, 4350a4 <readlinkat@plt+0x32174>
  434dd4:	b	434ffc <readlinkat@plt+0x320cc>
  434dd8:	ldr	x8, [sp, #5152]
  434ddc:	ldur	x8, [x8, #-48]
  434de0:	lsl	w8, w8, #16
  434de4:	asr	w8, w8, #16
  434de8:	cmp	w8, #0x0
  434dec:	cset	w8, ge  // ge = tcont
  434df0:	tbnz	w8, #0, 434f00 <readlinkat@plt+0x31fd0>
  434df4:	ldr	x8, [sp, #5152]
  434df8:	ldur	x8, [x8, #-48]
  434dfc:	lsl	w8, w8, #16
  434e00:	mov	x9, #0x10                  	// #16
  434e04:	mov	x0, x9
  434e08:	asr	w8, w8, w0
  434e0c:	ldr	x10, [sp, #5152]
  434e10:	ldr	x10, [x10]
  434e14:	lsl	w10, w10, #16
  434e18:	asr	w9, w10, w9
  434e1c:	mov	w10, wzr
  434e20:	mul	w9, w10, w9
  434e24:	ldr	x11, [sp, #5152]
  434e28:	ldur	x11, [x11, #-48]
  434e2c:	lsl	w11, w11, #16
  434e30:	add	w9, w9, w11, asr #16
  434e34:	mul	w9, w10, w9
  434e38:	subs	w9, w9, #0x1
  434e3c:	cmp	w9, #0x0
  434e40:	cset	w9, ge  // ge = tcont
  434e44:	str	w8, [sp, #412]
  434e48:	tbnz	w9, #0, 434ea0 <readlinkat@plt+0x31f70>
  434e4c:	ldr	x8, [sp, #5152]
  434e50:	ldr	x8, [x8]
  434e54:	lsl	w8, w8, #16
  434e58:	mov	x9, #0x10                  	// #16
  434e5c:	asr	w8, w8, w9
  434e60:	mov	w9, wzr
  434e64:	mul	w8, w9, w8
  434e68:	ldr	x10, [sp, #5152]
  434e6c:	ldur	x10, [x10, #-48]
  434e70:	lsl	w10, w10, #16
  434e74:	add	w8, w8, w10, asr #16
  434e78:	mul	w8, w9, w8
  434e7c:	add	w8, w8, #0x1
  434e80:	lsl	w8, w8, #30
  434e84:	subs	w8, w8, #0x1
  434e88:	mov	w9, #0x2                   	// #2
  434e8c:	mul	w8, w8, w9
  434e90:	add	w8, w8, #0x1
  434e94:	mvn	w8, w8
  434e98:	str	w8, [sp, #408]
  434e9c:	b	434ed8 <readlinkat@plt+0x31fa8>
  434ea0:	ldr	x8, [sp, #5152]
  434ea4:	ldr	x8, [x8]
  434ea8:	lsl	w8, w8, #16
  434eac:	mov	x9, #0x10                  	// #16
  434eb0:	asr	w8, w8, w9
  434eb4:	mov	w9, wzr
  434eb8:	mul	w8, w9, w8
  434ebc:	ldr	x10, [sp, #5152]
  434ec0:	ldur	x10, [x10, #-48]
  434ec4:	lsl	w10, w10, #16
  434ec8:	add	w8, w8, w10, asr #16
  434ecc:	mul	w8, w9, w8
  434ed0:	add	w8, w8, #0x0
  434ed4:	str	w8, [sp, #408]
  434ed8:	ldr	w8, [sp, #408]
  434edc:	ldr	x9, [sp, #5152]
  434ee0:	ldr	x9, [x9]
  434ee4:	lsl	w9, w9, #16
  434ee8:	asr	w9, w9, #16
  434eec:	sdiv	w8, w8, w9
  434ef0:	ldr	w9, [sp, #412]
  434ef4:	cmp	w9, w8
  434ef8:	b.lt	4350a4 <readlinkat@plt+0x32174>  // b.tstop
  434efc:	b	434ffc <readlinkat@plt+0x320cc>
  434f00:	ldr	x8, [sp, #5152]
  434f04:	ldr	x8, [x8]
  434f08:	lsl	w8, w8, #16
  434f0c:	mov	x9, #0x10                  	// #16
  434f10:	asr	w8, w8, w9
  434f14:	mov	w9, wzr
  434f18:	mul	w8, w9, w8
  434f1c:	ldr	x10, [sp, #5152]
  434f20:	ldur	x10, [x10, #-48]
  434f24:	lsl	w10, w10, #16
  434f28:	add	w8, w8, w10, asr #16
  434f2c:	mul	w8, w9, w8
  434f30:	subs	w8, w8, #0x1
  434f34:	cmp	w8, #0x0
  434f38:	cset	w8, ge  // ge = tcont
  434f3c:	tbnz	w8, #0, 434f90 <readlinkat@plt+0x32060>
  434f40:	ldr	x8, [sp, #5152]
  434f44:	ldr	x8, [x8]
  434f48:	lsl	w8, w8, #16
  434f4c:	mov	x9, #0x10                  	// #16
  434f50:	asr	w8, w8, w9
  434f54:	mov	w9, wzr
  434f58:	mul	w8, w9, w8
  434f5c:	ldr	x10, [sp, #5152]
  434f60:	ldur	x10, [x10, #-48]
  434f64:	lsl	w10, w10, #16
  434f68:	add	w8, w8, w10, asr #16
  434f6c:	mul	w8, w9, w8
  434f70:	add	w8, w8, #0x1
  434f74:	lsl	w8, w8, #30
  434f78:	subs	w8, w8, #0x1
  434f7c:	mov	w9, #0x2                   	// #2
  434f80:	mul	w8, w8, w9
  434f84:	add	w8, w8, #0x1
  434f88:	str	w8, [sp, #404]
  434f8c:	b	434fc8 <readlinkat@plt+0x32098>
  434f90:	ldr	x8, [sp, #5152]
  434f94:	ldr	x8, [x8]
  434f98:	lsl	w8, w8, #16
  434f9c:	mov	x9, #0x10                  	// #16
  434fa0:	asr	w8, w8, w9
  434fa4:	mov	w9, wzr
  434fa8:	mul	w8, w9, w8
  434fac:	ldr	x10, [sp, #5152]
  434fb0:	ldur	x10, [x10, #-48]
  434fb4:	lsl	w10, w10, #16
  434fb8:	add	w8, w8, w10, asr #16
  434fbc:	mul	w8, w9, w8
  434fc0:	subs	w8, w8, #0x1
  434fc4:	str	w8, [sp, #404]
  434fc8:	ldr	w8, [sp, #404]
  434fcc:	ldr	x9, [sp, #5152]
  434fd0:	ldr	x9, [x9]
  434fd4:	lsl	w9, w9, #16
  434fd8:	mov	x10, #0x10                  	// #16
  434fdc:	asr	w9, w9, w10
  434fe0:	sdiv	w8, w8, w9
  434fe4:	ldr	x11, [sp, #5152]
  434fe8:	ldur	x11, [x11, #-48]
  434fec:	lsl	w9, w11, #16
  434ff0:	asr	w9, w9, #16
  434ff4:	cmp	w8, w9
  434ff8:	b.lt	4350a4 <readlinkat@plt+0x32174>  // b.tstop
  434ffc:	ldr	x8, [sp, #5152]
  435000:	ldur	x8, [x8, #-48]
  435004:	lsl	w8, w8, #16
  435008:	mov	x9, #0x10                  	// #16
  43500c:	asr	w8, w8, w9
  435010:	ldr	x10, [sp, #5152]
  435014:	ldr	x10, [x10]
  435018:	lsl	w9, w10, #16
  43501c:	asr	w9, w9, #16
  435020:	mul	w8, w8, w9
  435024:	mov	w9, wzr
  435028:	mul	w8, w9, w8
  43502c:	subs	w8, w8, #0x1
  435030:	cmp	w8, #0x0
  435034:	cset	w8, ge  // ge = tcont
  435038:	tbnz	w8, #0, 435070 <readlinkat@plt+0x32140>
  43503c:	ldr	x8, [sp, #5152]
  435040:	ldur	x8, [x8, #-48]
  435044:	lsl	w8, w8, #16
  435048:	mov	x9, #0x10                  	// #16
  43504c:	asr	w8, w8, w9
  435050:	ldr	x10, [sp, #5152]
  435054:	ldr	x10, [x10]
  435058:	lsl	w9, w10, #16
  43505c:	asr	w9, w9, #16
  435060:	mul	w8, w8, w9
  435064:	mov	w9, #0xffff8000            	// #-32768
  435068:	cmp	w8, w9
  43506c:	b.lt	4350a4 <readlinkat@plt+0x32174>  // b.tstop
  435070:	ldr	x8, [sp, #5152]
  435074:	ldur	x8, [x8, #-48]
  435078:	lsl	w8, w8, #16
  43507c:	mov	x9, #0x10                  	// #16
  435080:	asr	w8, w8, w9
  435084:	ldr	x10, [sp, #5152]
  435088:	ldr	x10, [x10]
  43508c:	lsl	w9, w10, #16
  435090:	asr	w9, w9, #16
  435094:	mul	w8, w8, w9
  435098:	mov	w9, #0x7fff                	// #32767
  43509c:	cmp	w9, w8
  4350a0:	b.ge	4350ec <readlinkat@plt+0x321bc>  // b.tcont
  4350a4:	ldr	x8, [sp, #5152]
  4350a8:	ldur	x8, [x8, #-48]
  4350ac:	lsl	w8, w8, #16
  4350b0:	mov	x9, #0x10                  	// #16
  4350b4:	mov	x0, x9
  4350b8:	asr	w8, w8, w0
  4350bc:	ldr	x10, [sp, #5152]
  4350c0:	ldr	x10, [x10]
  4350c4:	lsl	w10, w10, #16
  4350c8:	asr	w9, w10, w9
  4350cc:	mul	w8, w8, w9
  4350d0:	mov	w1, w8
  4350d4:	lsl	x11, x1, #48
  4350d8:	asr	x11, x11, #48
  4350dc:	str	x11, [sp, #5088]
  4350e0:	ldr	w8, [sp, #2992]
  4350e4:	tbnz	w8, #0, 4375c0 <readlinkat@plt+0x34690>
  4350e8:	b	4375c4 <readlinkat@plt+0x34694>
  4350ec:	ldr	x8, [sp, #5152]
  4350f0:	ldur	x8, [x8, #-48]
  4350f4:	lsl	w8, w8, #16
  4350f8:	mov	x9, #0x10                  	// #16
  4350fc:	mov	x0, x9
  435100:	asr	w8, w8, w0
  435104:	ldr	x10, [sp, #5152]
  435108:	ldr	x10, [x10]
  43510c:	lsl	w10, w10, #16
  435110:	asr	w9, w10, w9
  435114:	mul	w8, w8, w9
  435118:	mov	w1, w8
  43511c:	lsl	x11, x1, #48
  435120:	asr	x11, x11, #48
  435124:	str	x11, [sp, #5088]
  435128:	ldr	w8, [sp, #2996]
  43512c:	tbnz	w8, #0, 4375c0 <readlinkat@plt+0x34690>
  435130:	b	4375c4 <readlinkat@plt+0x34694>
  435134:	ldr	x8, [sp, #5152]
  435138:	ldr	x8, [x8]
  43513c:	mov	x9, xzr
  435140:	mul	x8, x9, x8
  435144:	ldr	x10, [sp, #5152]
  435148:	ldur	x10, [x10, #-48]
  43514c:	add	x8, x8, x10
  435150:	mul	x8, x9, x8
  435154:	subs	x8, x8, #0x1
  435158:	cmp	x8, #0x0
  43515c:	cset	w11, ge  // ge = tcont
  435160:	tbnz	w11, #0, 4351a8 <readlinkat@plt+0x32278>
  435164:	ldr	x8, [sp, #5152]
  435168:	ldr	x8, [x8]
  43516c:	mov	x9, xzr
  435170:	mul	x8, x9, x8
  435174:	ldr	x10, [sp, #5152]
  435178:	ldur	x10, [x10, #-48]
  43517c:	add	x8, x8, x10
  435180:	mul	x8, x9, x8
  435184:	add	x8, x8, #0x1
  435188:	lsl	x8, x8, #62
  43518c:	subs	x8, x8, #0x1
  435190:	mov	x9, #0x2                   	// #2
  435194:	mul	x8, x8, x9
  435198:	add	x8, x8, #0x1
  43519c:	mvn	x8, x8
  4351a0:	str	x8, [sp, #392]
  4351a4:	b	4351d0 <readlinkat@plt+0x322a0>
  4351a8:	ldr	x8, [sp, #5152]
  4351ac:	ldr	x8, [x8]
  4351b0:	mov	x9, xzr
  4351b4:	mul	x8, x9, x8
  4351b8:	ldr	x10, [sp, #5152]
  4351bc:	ldur	x10, [x10, #-48]
  4351c0:	add	x8, x8, x10
  4351c4:	mul	x8, x9, x8
  4351c8:	add	x8, x8, #0x0
  4351cc:	str	x8, [sp, #392]
  4351d0:	ldr	x8, [sp, #392]
  4351d4:	cbnz	x8, 435230 <readlinkat@plt+0x32300>
  4351d8:	ldr	x8, [sp, #5152]
  4351dc:	ldur	x8, [x8, #-48]
  4351e0:	cmp	x8, #0x0
  4351e4:	cset	w9, ge  // ge = tcont
  4351e8:	tbnz	w9, #0, 435204 <readlinkat@plt+0x322d4>
  4351ec:	ldr	x8, [sp, #5152]
  4351f0:	ldr	x8, [x8]
  4351f4:	mov	x9, xzr
  4351f8:	cmp	x9, x8
  4351fc:	cset	w10, lt  // lt = tstop
  435200:	tbnz	w10, #0, 435614 <readlinkat@plt+0x326e4>
  435204:	ldr	x8, [sp, #5152]
  435208:	ldr	x8, [x8]
  43520c:	cmp	x8, #0x0
  435210:	cset	w9, ge  // ge = tcont
  435214:	tbnz	w9, #0, 435230 <readlinkat@plt+0x32300>
  435218:	ldr	x8, [sp, #5152]
  43521c:	ldur	x8, [x8, #-48]
  435220:	mov	x9, xzr
  435224:	cmp	x9, x8
  435228:	cset	w10, lt  // lt = tstop
  43522c:	tbnz	w10, #0, 435614 <readlinkat@plt+0x326e4>
  435230:	ldr	x8, [sp, #5152]
  435234:	ldr	x8, [x8]
  435238:	cmp	x8, #0x0
  43523c:	cset	w9, ge  // ge = tcont
  435240:	tbnz	w9, #0, 4353fc <readlinkat@plt+0x324cc>
  435244:	ldr	x8, [sp, #5152]
  435248:	ldur	x8, [x8, #-48]
  43524c:	cmp	x8, #0x0
  435250:	cset	w9, ge  // ge = tcont
  435254:	tbnz	w9, #0, 43531c <readlinkat@plt+0x323ec>
  435258:	ldr	x8, [sp, #5152]
  43525c:	ldur	x8, [x8, #-48]
  435260:	ldr	x9, [sp, #5152]
  435264:	ldr	x9, [x9]
  435268:	mov	x10, xzr
  43526c:	mul	x9, x10, x9
  435270:	ldr	x11, [sp, #5152]
  435274:	ldur	x11, [x11, #-48]
  435278:	add	x9, x9, x11
  43527c:	mul	x9, x10, x9
  435280:	subs	x9, x9, #0x1
  435284:	cmp	x9, #0x0
  435288:	cset	w12, ge  // ge = tcont
  43528c:	str	x8, [sp, #384]
  435290:	tbnz	w12, #0, 4352d4 <readlinkat@plt+0x323a4>
  435294:	ldr	x8, [sp, #5152]
  435298:	ldr	x8, [x8]
  43529c:	mov	x9, xzr
  4352a0:	mul	x8, x9, x8
  4352a4:	ldr	x10, [sp, #5152]
  4352a8:	ldur	x10, [x10, #-48]
  4352ac:	add	x8, x8, x10
  4352b0:	mul	x8, x9, x8
  4352b4:	add	x8, x8, #0x1
  4352b8:	lsl	x8, x8, #62
  4352bc:	subs	x8, x8, #0x1
  4352c0:	mov	x9, #0x2                   	// #2
  4352c4:	mul	x8, x8, x9
  4352c8:	add	x8, x8, #0x1
  4352cc:	str	x8, [sp, #376]
  4352d0:	b	4352fc <readlinkat@plt+0x323cc>
  4352d4:	ldr	x8, [sp, #5152]
  4352d8:	ldr	x8, [x8]
  4352dc:	mov	x9, xzr
  4352e0:	mul	x8, x9, x8
  4352e4:	ldr	x10, [sp, #5152]
  4352e8:	ldur	x10, [x10, #-48]
  4352ec:	add	x8, x8, x10
  4352f0:	mul	x8, x9, x8
  4352f4:	subs	x8, x8, #0x1
  4352f8:	str	x8, [sp, #376]
  4352fc:	ldr	x8, [sp, #376]
  435300:	ldr	x9, [sp, #5152]
  435304:	ldr	x9, [x9]
  435308:	sdiv	x8, x8, x9
  43530c:	ldr	x9, [sp, #384]
  435310:	cmp	x9, x8
  435314:	b.lt	435614 <readlinkat@plt+0x326e4>  // b.tstop
  435318:	b	4355a8 <readlinkat@plt+0x32678>
  43531c:	ldr	x8, [sp, #5152]
  435320:	ldr	x8, [x8]
  435324:	mov	x9, #0xffffffffffffffff    	// #-1
  435328:	cmp	x8, x9
  43532c:	b.ne	43533c <readlinkat@plt+0x3240c>  // b.any
  435330:	ldr	w8, [sp, #2996]
  435334:	tbnz	w8, #0, 435614 <readlinkat@plt+0x326e4>
  435338:	b	4355a8 <readlinkat@plt+0x32678>
  43533c:	ldr	x8, [sp, #5152]
  435340:	ldr	x8, [x8]
  435344:	mov	x9, xzr
  435348:	mul	x8, x9, x8
  43534c:	ldr	x10, [sp, #5152]
  435350:	ldur	x10, [x10, #-48]
  435354:	add	x8, x8, x10
  435358:	mul	x8, x9, x8
  43535c:	subs	x8, x8, #0x1
  435360:	cmp	x8, #0x0
  435364:	cset	w11, ge  // ge = tcont
  435368:	tbnz	w11, #0, 4353b0 <readlinkat@plt+0x32480>
  43536c:	ldr	x8, [sp, #5152]
  435370:	ldr	x8, [x8]
  435374:	mov	x9, xzr
  435378:	mul	x8, x9, x8
  43537c:	ldr	x10, [sp, #5152]
  435380:	ldur	x10, [x10, #-48]
  435384:	add	x8, x8, x10
  435388:	mul	x8, x9, x8
  43538c:	add	x8, x8, #0x1
  435390:	lsl	x8, x8, #62
  435394:	subs	x8, x8, #0x1
  435398:	mov	x9, #0x2                   	// #2
  43539c:	mul	x8, x8, x9
  4353a0:	add	x8, x8, #0x1
  4353a4:	mvn	x8, x8
  4353a8:	str	x8, [sp, #368]
  4353ac:	b	4353d8 <readlinkat@plt+0x324a8>
  4353b0:	ldr	x8, [sp, #5152]
  4353b4:	ldr	x8, [x8]
  4353b8:	mov	x9, xzr
  4353bc:	mul	x8, x9, x8
  4353c0:	ldr	x10, [sp, #5152]
  4353c4:	ldur	x10, [x10, #-48]
  4353c8:	add	x8, x8, x10
  4353cc:	mul	x8, x9, x8
  4353d0:	add	x8, x8, #0x0
  4353d4:	str	x8, [sp, #368]
  4353d8:	ldr	x8, [sp, #368]
  4353dc:	ldr	x9, [sp, #5152]
  4353e0:	ldr	x9, [x9]
  4353e4:	sdiv	x8, x8, x9
  4353e8:	ldr	x9, [sp, #5152]
  4353ec:	ldur	x9, [x9, #-48]
  4353f0:	cmp	x8, x9
  4353f4:	b.lt	435614 <readlinkat@plt+0x326e4>  // b.tstop
  4353f8:	b	4355a8 <readlinkat@plt+0x32678>
  4353fc:	ldr	x8, [sp, #5152]
  435400:	ldr	x8, [x8]
  435404:	cbnz	x8, 435414 <readlinkat@plt+0x324e4>
  435408:	ldr	w8, [sp, #2996]
  43540c:	tbnz	w8, #0, 435614 <readlinkat@plt+0x326e4>
  435410:	b	4355a8 <readlinkat@plt+0x32678>
  435414:	ldr	x8, [sp, #5152]
  435418:	ldur	x8, [x8, #-48]
  43541c:	cmp	x8, #0x0
  435420:	cset	w9, ge  // ge = tcont
  435424:	tbnz	w9, #0, 4354f0 <readlinkat@plt+0x325c0>
  435428:	ldr	x8, [sp, #5152]
  43542c:	ldur	x8, [x8, #-48]
  435430:	ldr	x9, [sp, #5152]
  435434:	ldr	x9, [x9]
  435438:	mov	x10, xzr
  43543c:	mul	x9, x10, x9
  435440:	ldr	x11, [sp, #5152]
  435444:	ldur	x11, [x11, #-48]
  435448:	add	x9, x9, x11
  43544c:	mul	x9, x10, x9
  435450:	subs	x9, x9, #0x1
  435454:	cmp	x9, #0x0
  435458:	cset	w12, ge  // ge = tcont
  43545c:	str	x8, [sp, #360]
  435460:	tbnz	w12, #0, 4354a8 <readlinkat@plt+0x32578>
  435464:	ldr	x8, [sp, #5152]
  435468:	ldr	x8, [x8]
  43546c:	mov	x9, xzr
  435470:	mul	x8, x9, x8
  435474:	ldr	x10, [sp, #5152]
  435478:	ldur	x10, [x10, #-48]
  43547c:	add	x8, x8, x10
  435480:	mul	x8, x9, x8
  435484:	add	x8, x8, #0x1
  435488:	lsl	x8, x8, #62
  43548c:	subs	x8, x8, #0x1
  435490:	mov	x9, #0x2                   	// #2
  435494:	mul	x8, x8, x9
  435498:	add	x8, x8, #0x1
  43549c:	mvn	x8, x8
  4354a0:	str	x8, [sp, #352]
  4354a4:	b	4354d0 <readlinkat@plt+0x325a0>
  4354a8:	ldr	x8, [sp, #5152]
  4354ac:	ldr	x8, [x8]
  4354b0:	mov	x9, xzr
  4354b4:	mul	x8, x9, x8
  4354b8:	ldr	x10, [sp, #5152]
  4354bc:	ldur	x10, [x10, #-48]
  4354c0:	add	x8, x8, x10
  4354c4:	mul	x8, x9, x8
  4354c8:	add	x8, x8, #0x0
  4354cc:	str	x8, [sp, #352]
  4354d0:	ldr	x8, [sp, #352]
  4354d4:	ldr	x9, [sp, #5152]
  4354d8:	ldr	x9, [x9]
  4354dc:	sdiv	x8, x8, x9
  4354e0:	ldr	x9, [sp, #360]
  4354e4:	cmp	x9, x8
  4354e8:	b.lt	435614 <readlinkat@plt+0x326e4>  // b.tstop
  4354ec:	b	4355a8 <readlinkat@plt+0x32678>
  4354f0:	ldr	x8, [sp, #5152]
  4354f4:	ldr	x8, [x8]
  4354f8:	mov	x9, xzr
  4354fc:	mul	x8, x9, x8
  435500:	ldr	x10, [sp, #5152]
  435504:	ldur	x10, [x10, #-48]
  435508:	add	x8, x8, x10
  43550c:	mul	x8, x9, x8
  435510:	subs	x8, x8, #0x1
  435514:	cmp	x8, #0x0
  435518:	cset	w11, ge  // ge = tcont
  43551c:	tbnz	w11, #0, 435560 <readlinkat@plt+0x32630>
  435520:	ldr	x8, [sp, #5152]
  435524:	ldr	x8, [x8]
  435528:	mov	x9, xzr
  43552c:	mul	x8, x9, x8
  435530:	ldr	x10, [sp, #5152]
  435534:	ldur	x10, [x10, #-48]
  435538:	add	x8, x8, x10
  43553c:	mul	x8, x9, x8
  435540:	add	x8, x8, #0x1
  435544:	lsl	x8, x8, #62
  435548:	subs	x8, x8, #0x1
  43554c:	mov	x9, #0x2                   	// #2
  435550:	mul	x8, x8, x9
  435554:	add	x8, x8, #0x1
  435558:	str	x8, [sp, #344]
  43555c:	b	435588 <readlinkat@plt+0x32658>
  435560:	ldr	x8, [sp, #5152]
  435564:	ldr	x8, [x8]
  435568:	mov	x9, xzr
  43556c:	mul	x8, x9, x8
  435570:	ldr	x10, [sp, #5152]
  435574:	ldur	x10, [x10, #-48]
  435578:	add	x8, x8, x10
  43557c:	mul	x8, x9, x8
  435580:	subs	x8, x8, #0x1
  435584:	str	x8, [sp, #344]
  435588:	ldr	x8, [sp, #344]
  43558c:	ldr	x9, [sp, #5152]
  435590:	ldr	x9, [x9]
  435594:	sdiv	x8, x8, x9
  435598:	ldr	x9, [sp, #5152]
  43559c:	ldur	x9, [x9, #-48]
  4355a0:	cmp	x8, x9
  4355a4:	b.lt	435614 <readlinkat@plt+0x326e4>  // b.tstop
  4355a8:	ldr	x8, [sp, #5152]
  4355ac:	ldur	x8, [x8, #-48]
  4355b0:	ldr	x9, [sp, #5152]
  4355b4:	ldr	x9, [x9]
  4355b8:	mul	x8, x8, x9
  4355bc:	mov	x9, xzr
  4355c0:	mul	x8, x9, x8
  4355c4:	subs	x8, x8, #0x1
  4355c8:	cmp	x8, #0x0
  4355cc:	cset	w10, ge  // ge = tcont
  4355d0:	tbnz	w10, #0, 4355f4 <readlinkat@plt+0x326c4>
  4355d4:	ldr	x8, [sp, #5152]
  4355d8:	ldur	x8, [x8, #-48]
  4355dc:	ldr	x9, [sp, #5152]
  4355e0:	ldr	x9, [x9]
  4355e4:	mul	x8, x8, x9
  4355e8:	mov	x9, #0xffffffffffff8000    	// #-32768
  4355ec:	cmp	x8, x9
  4355f0:	b.lt	435614 <readlinkat@plt+0x326e4>  // b.tstop
  4355f4:	ldr	x8, [sp, #5152]
  4355f8:	ldur	x8, [x8, #-48]
  4355fc:	ldr	x9, [sp, #5152]
  435600:	ldr	x9, [x9]
  435604:	mul	x8, x8, x9
  435608:	mov	x9, #0x7fff                	// #32767
  43560c:	cmp	x9, x8
  435610:	b.ge	435644 <readlinkat@plt+0x32714>  // b.tcont
  435614:	ldr	x8, [sp, #5152]
  435618:	ldur	x8, [x8, #-48]
  43561c:	ldr	x9, [sp, #5152]
  435620:	ldr	x9, [x9]
  435624:	mul	w8, w8, w9
  435628:	mov	w0, w8
  43562c:	lsl	x10, x0, #48
  435630:	asr	x10, x10, #48
  435634:	str	x10, [sp, #5088]
  435638:	ldr	w8, [sp, #2992]
  43563c:	tbnz	w8, #0, 4375c0 <readlinkat@plt+0x34690>
  435640:	b	4375c4 <readlinkat@plt+0x34694>
  435644:	ldr	x8, [sp, #5152]
  435648:	ldur	x8, [x8, #-48]
  43564c:	ldr	x9, [sp, #5152]
  435650:	ldr	x9, [x9]
  435654:	mul	w8, w8, w9
  435658:	mov	w0, w8
  43565c:	lsl	x10, x0, #48
  435660:	asr	x10, x10, #48
  435664:	str	x10, [sp, #5088]
  435668:	ldr	w8, [sp, #2996]
  43566c:	tbnz	w8, #0, 4375c0 <readlinkat@plt+0x34690>
  435670:	b	4375c4 <readlinkat@plt+0x34694>
  435674:	ldr	w8, [sp, #2996]
  435678:	tbnz	w8, #0, 435680 <readlinkat@plt+0x32750>
  43567c:	b	4360fc <readlinkat@plt+0x331cc>
  435680:	ldr	w8, [sp, #2996]
  435684:	tbnz	w8, #0, 43568c <readlinkat@plt+0x3275c>
  435688:	b	435bc4 <readlinkat@plt+0x32c94>
  43568c:	ldr	x8, [sp, #5152]
  435690:	ldr	x8, [x8]
  435694:	mov	w9, wzr
  435698:	mul	w8, w9, w8
  43569c:	ldr	x10, [sp, #5152]
  4356a0:	ldur	x10, [x10, #-48]
  4356a4:	add	w8, w8, w10
  4356a8:	mul	w8, w9, w8
  4356ac:	subs	w8, w8, #0x1
  4356b0:	cmp	w8, #0x0
  4356b4:	cset	w8, ge  // ge = tcont
  4356b8:	tbnz	w8, #0, 435700 <readlinkat@plt+0x327d0>
  4356bc:	ldr	x8, [sp, #5152]
  4356c0:	ldr	x8, [x8]
  4356c4:	mov	w9, wzr
  4356c8:	mul	w8, w9, w8
  4356cc:	ldr	x10, [sp, #5152]
  4356d0:	ldur	x10, [x10, #-48]
  4356d4:	add	w8, w8, w10
  4356d8:	mul	w8, w9, w8
  4356dc:	add	w8, w8, #0x1
  4356e0:	lsl	w8, w8, #30
  4356e4:	subs	w8, w8, #0x1
  4356e8:	mov	w9, #0x2                   	// #2
  4356ec:	mul	w8, w8, w9
  4356f0:	add	w8, w8, #0x1
  4356f4:	mvn	w8, w8
  4356f8:	str	w8, [sp, #340]
  4356fc:	b	435728 <readlinkat@plt+0x327f8>
  435700:	ldr	x8, [sp, #5152]
  435704:	ldr	x8, [x8]
  435708:	mov	w9, wzr
  43570c:	mul	w8, w9, w8
  435710:	ldr	x10, [sp, #5152]
  435714:	ldur	x10, [x10, #-48]
  435718:	add	w8, w8, w10
  43571c:	mul	w8, w9, w8
  435720:	add	w8, w8, #0x0
  435724:	str	w8, [sp, #340]
  435728:	ldr	w8, [sp, #340]
  43572c:	cbnz	w8, 435788 <readlinkat@plt+0x32858>
  435730:	ldr	x8, [sp, #5152]
  435734:	ldur	x8, [x8, #-48]
  435738:	cmp	w8, #0x0
  43573c:	cset	w8, ge  // ge = tcont
  435740:	tbnz	w8, #0, 43575c <readlinkat@plt+0x3282c>
  435744:	ldr	x8, [sp, #5152]
  435748:	ldr	x8, [x8]
  43574c:	mov	w9, wzr
  435750:	cmp	w9, w8
  435754:	cset	w8, lt  // lt = tstop
  435758:	tbnz	w8, #0, 435b6c <readlinkat@plt+0x32c3c>
  43575c:	ldr	x8, [sp, #5152]
  435760:	ldr	x8, [x8]
  435764:	cmp	w8, #0x0
  435768:	cset	w8, ge  // ge = tcont
  43576c:	tbnz	w8, #0, 435788 <readlinkat@plt+0x32858>
  435770:	ldr	x8, [sp, #5152]
  435774:	ldur	x8, [x8, #-48]
  435778:	mov	w9, wzr
  43577c:	cmp	w9, w8
  435780:	cset	w8, lt  // lt = tstop
  435784:	tbnz	w8, #0, 435b6c <readlinkat@plt+0x32c3c>
  435788:	ldr	x8, [sp, #5152]
  43578c:	ldr	x8, [x8]
  435790:	cmp	w8, #0x0
  435794:	cset	w8, ge  // ge = tcont
  435798:	tbnz	w8, #0, 435954 <readlinkat@plt+0x32a24>
  43579c:	ldr	x8, [sp, #5152]
  4357a0:	ldur	x8, [x8, #-48]
  4357a4:	cmp	w8, #0x0
  4357a8:	cset	w8, ge  // ge = tcont
  4357ac:	tbnz	w8, #0, 435874 <readlinkat@plt+0x32944>
  4357b0:	ldr	x8, [sp, #5152]
  4357b4:	ldur	x8, [x8, #-48]
  4357b8:	ldr	x9, [sp, #5152]
  4357bc:	ldr	x9, [x9]
  4357c0:	mov	w10, wzr
  4357c4:	mul	w9, w10, w9
  4357c8:	ldr	x11, [sp, #5152]
  4357cc:	ldur	x11, [x11, #-48]
  4357d0:	add	w9, w9, w11
  4357d4:	mul	w9, w10, w9
  4357d8:	subs	w9, w9, #0x1
  4357dc:	cmp	w9, #0x0
  4357e0:	cset	w9, ge  // ge = tcont
  4357e4:	str	w8, [sp, #336]
  4357e8:	tbnz	w9, #0, 43582c <readlinkat@plt+0x328fc>
  4357ec:	ldr	x8, [sp, #5152]
  4357f0:	ldr	x8, [x8]
  4357f4:	mov	w9, wzr
  4357f8:	mul	w8, w9, w8
  4357fc:	ldr	x10, [sp, #5152]
  435800:	ldur	x10, [x10, #-48]
  435804:	add	w8, w8, w10
  435808:	mul	w8, w9, w8
  43580c:	add	w8, w8, #0x1
  435810:	lsl	w8, w8, #30
  435814:	subs	w8, w8, #0x1
  435818:	mov	w9, #0x2                   	// #2
  43581c:	mul	w8, w8, w9
  435820:	add	w8, w8, #0x1
  435824:	str	w8, [sp, #332]
  435828:	b	435854 <readlinkat@plt+0x32924>
  43582c:	ldr	x8, [sp, #5152]
  435830:	ldr	x8, [x8]
  435834:	mov	w9, wzr
  435838:	mul	w8, w9, w8
  43583c:	ldr	x10, [sp, #5152]
  435840:	ldur	x10, [x10, #-48]
  435844:	add	w8, w8, w10
  435848:	mul	w8, w9, w8
  43584c:	subs	w8, w8, #0x1
  435850:	str	w8, [sp, #332]
  435854:	ldr	w8, [sp, #332]
  435858:	ldr	x9, [sp, #5152]
  43585c:	ldr	x9, [x9]
  435860:	sdiv	w8, w8, w9
  435864:	ldr	w9, [sp, #336]
  435868:	cmp	w9, w8
  43586c:	b.lt	435b6c <readlinkat@plt+0x32c3c>  // b.tstop
  435870:	b	435b00 <readlinkat@plt+0x32bd0>
  435874:	ldr	x8, [sp, #5152]
  435878:	ldr	x8, [x8]
  43587c:	mov	w9, #0xffffffff            	// #-1
  435880:	cmp	w8, w9
  435884:	b.ne	435894 <readlinkat@plt+0x32964>  // b.any
  435888:	ldr	w8, [sp, #2996]
  43588c:	tbnz	w8, #0, 435b6c <readlinkat@plt+0x32c3c>
  435890:	b	435b00 <readlinkat@plt+0x32bd0>
  435894:	ldr	x8, [sp, #5152]
  435898:	ldr	x8, [x8]
  43589c:	mov	w9, wzr
  4358a0:	mul	w8, w9, w8
  4358a4:	ldr	x10, [sp, #5152]
  4358a8:	ldur	x10, [x10, #-48]
  4358ac:	add	w8, w8, w10
  4358b0:	mul	w8, w9, w8
  4358b4:	subs	w8, w8, #0x1
  4358b8:	cmp	w8, #0x0
  4358bc:	cset	w8, ge  // ge = tcont
  4358c0:	tbnz	w8, #0, 435908 <readlinkat@plt+0x329d8>
  4358c4:	ldr	x8, [sp, #5152]
  4358c8:	ldr	x8, [x8]
  4358cc:	mov	w9, wzr
  4358d0:	mul	w8, w9, w8
  4358d4:	ldr	x10, [sp, #5152]
  4358d8:	ldur	x10, [x10, #-48]
  4358dc:	add	w8, w8, w10
  4358e0:	mul	w8, w9, w8
  4358e4:	add	w8, w8, #0x1
  4358e8:	lsl	w8, w8, #30
  4358ec:	subs	w8, w8, #0x1
  4358f0:	mov	w9, #0x2                   	// #2
  4358f4:	mul	w8, w8, w9
  4358f8:	add	w8, w8, #0x1
  4358fc:	mvn	w8, w8
  435900:	str	w8, [sp, #328]
  435904:	b	435930 <readlinkat@plt+0x32a00>
  435908:	ldr	x8, [sp, #5152]
  43590c:	ldr	x8, [x8]
  435910:	mov	w9, wzr
  435914:	mul	w8, w9, w8
  435918:	ldr	x10, [sp, #5152]
  43591c:	ldur	x10, [x10, #-48]
  435920:	add	w8, w8, w10
  435924:	mul	w8, w9, w8
  435928:	add	w8, w8, #0x0
  43592c:	str	w8, [sp, #328]
  435930:	ldr	w8, [sp, #328]
  435934:	ldr	x9, [sp, #5152]
  435938:	ldr	x9, [x9]
  43593c:	sdiv	w8, w8, w9
  435940:	ldr	x10, [sp, #5152]
  435944:	ldur	x10, [x10, #-48]
  435948:	cmp	w8, w10
  43594c:	b.lt	435b6c <readlinkat@plt+0x32c3c>  // b.tstop
  435950:	b	435b00 <readlinkat@plt+0x32bd0>
  435954:	ldr	x8, [sp, #5152]
  435958:	ldr	x8, [x8]
  43595c:	cbnz	w8, 43596c <readlinkat@plt+0x32a3c>
  435960:	ldr	w8, [sp, #2996]
  435964:	tbnz	w8, #0, 435b6c <readlinkat@plt+0x32c3c>
  435968:	b	435b00 <readlinkat@plt+0x32bd0>
  43596c:	ldr	x8, [sp, #5152]
  435970:	ldur	x8, [x8, #-48]
  435974:	cmp	w8, #0x0
  435978:	cset	w8, ge  // ge = tcont
  43597c:	tbnz	w8, #0, 435a48 <readlinkat@plt+0x32b18>
  435980:	ldr	x8, [sp, #5152]
  435984:	ldur	x8, [x8, #-48]
  435988:	ldr	x9, [sp, #5152]
  43598c:	ldr	x9, [x9]
  435990:	mov	w10, wzr
  435994:	mul	w9, w10, w9
  435998:	ldr	x11, [sp, #5152]
  43599c:	ldur	x11, [x11, #-48]
  4359a0:	add	w9, w9, w11
  4359a4:	mul	w9, w10, w9
  4359a8:	subs	w9, w9, #0x1
  4359ac:	cmp	w9, #0x0
  4359b0:	cset	w9, ge  // ge = tcont
  4359b4:	str	w8, [sp, #324]
  4359b8:	tbnz	w9, #0, 435a00 <readlinkat@plt+0x32ad0>
  4359bc:	ldr	x8, [sp, #5152]
  4359c0:	ldr	x8, [x8]
  4359c4:	mov	w9, wzr
  4359c8:	mul	w8, w9, w8
  4359cc:	ldr	x10, [sp, #5152]
  4359d0:	ldur	x10, [x10, #-48]
  4359d4:	add	w8, w8, w10
  4359d8:	mul	w8, w9, w8
  4359dc:	add	w8, w8, #0x1
  4359e0:	lsl	w8, w8, #30
  4359e4:	subs	w8, w8, #0x1
  4359e8:	mov	w9, #0x2                   	// #2
  4359ec:	mul	w8, w8, w9
  4359f0:	add	w8, w8, #0x1
  4359f4:	mvn	w8, w8
  4359f8:	str	w8, [sp, #320]
  4359fc:	b	435a28 <readlinkat@plt+0x32af8>
  435a00:	ldr	x8, [sp, #5152]
  435a04:	ldr	x8, [x8]
  435a08:	mov	w9, wzr
  435a0c:	mul	w8, w9, w8
  435a10:	ldr	x10, [sp, #5152]
  435a14:	ldur	x10, [x10, #-48]
  435a18:	add	w8, w8, w10
  435a1c:	mul	w8, w9, w8
  435a20:	add	w8, w8, #0x0
  435a24:	str	w8, [sp, #320]
  435a28:	ldr	w8, [sp, #320]
  435a2c:	ldr	x9, [sp, #5152]
  435a30:	ldr	x9, [x9]
  435a34:	sdiv	w8, w8, w9
  435a38:	ldr	w9, [sp, #324]
  435a3c:	cmp	w9, w8
  435a40:	b.lt	435b6c <readlinkat@plt+0x32c3c>  // b.tstop
  435a44:	b	435b00 <readlinkat@plt+0x32bd0>
  435a48:	ldr	x8, [sp, #5152]
  435a4c:	ldr	x8, [x8]
  435a50:	mov	w9, wzr
  435a54:	mul	w8, w9, w8
  435a58:	ldr	x10, [sp, #5152]
  435a5c:	ldur	x10, [x10, #-48]
  435a60:	add	w8, w8, w10
  435a64:	mul	w8, w9, w8
  435a68:	subs	w8, w8, #0x1
  435a6c:	cmp	w8, #0x0
  435a70:	cset	w8, ge  // ge = tcont
  435a74:	tbnz	w8, #0, 435ab8 <readlinkat@plt+0x32b88>
  435a78:	ldr	x8, [sp, #5152]
  435a7c:	ldr	x8, [x8]
  435a80:	mov	w9, wzr
  435a84:	mul	w8, w9, w8
  435a88:	ldr	x10, [sp, #5152]
  435a8c:	ldur	x10, [x10, #-48]
  435a90:	add	w8, w8, w10
  435a94:	mul	w8, w9, w8
  435a98:	add	w8, w8, #0x1
  435a9c:	lsl	w8, w8, #30
  435aa0:	subs	w8, w8, #0x1
  435aa4:	mov	w9, #0x2                   	// #2
  435aa8:	mul	w8, w8, w9
  435aac:	add	w8, w8, #0x1
  435ab0:	str	w8, [sp, #316]
  435ab4:	b	435ae0 <readlinkat@plt+0x32bb0>
  435ab8:	ldr	x8, [sp, #5152]
  435abc:	ldr	x8, [x8]
  435ac0:	mov	w9, wzr
  435ac4:	mul	w8, w9, w8
  435ac8:	ldr	x10, [sp, #5152]
  435acc:	ldur	x10, [x10, #-48]
  435ad0:	add	w8, w8, w10
  435ad4:	mul	w8, w9, w8
  435ad8:	subs	w8, w8, #0x1
  435adc:	str	w8, [sp, #316]
  435ae0:	ldr	w8, [sp, #316]
  435ae4:	ldr	x9, [sp, #5152]
  435ae8:	ldr	x9, [x9]
  435aec:	sdiv	w8, w8, w9
  435af0:	ldr	x10, [sp, #5152]
  435af4:	ldur	x10, [x10, #-48]
  435af8:	cmp	w8, w10
  435afc:	b.lt	435b6c <readlinkat@plt+0x32c3c>  // b.tstop
  435b00:	ldr	x8, [sp, #5152]
  435b04:	ldur	x8, [x8, #-48]
  435b08:	ldr	x9, [sp, #5152]
  435b0c:	ldr	x9, [x9]
  435b10:	mul	w8, w8, w9
  435b14:	mov	w9, wzr
  435b18:	mul	w8, w9, w8
  435b1c:	subs	w8, w8, #0x1
  435b20:	cmp	w8, #0x0
  435b24:	cset	w8, ge  // ge = tcont
  435b28:	tbnz	w8, #0, 435b4c <readlinkat@plt+0x32c1c>
  435b2c:	ldr	x8, [sp, #5152]
  435b30:	ldur	x8, [x8, #-48]
  435b34:	ldr	x9, [sp, #5152]
  435b38:	ldr	x9, [x9]
  435b3c:	mul	w8, w8, w9
  435b40:	mov	w9, #0x80000000            	// #-2147483648
  435b44:	cmp	w8, w9
  435b48:	b.lt	435b6c <readlinkat@plt+0x32c3c>  // b.tstop
  435b4c:	ldr	x8, [sp, #5152]
  435b50:	ldur	x8, [x8, #-48]
  435b54:	ldr	x9, [sp, #5152]
  435b58:	ldr	x9, [x9]
  435b5c:	mul	w8, w8, w9
  435b60:	mov	w9, #0x7fffffff            	// #2147483647
  435b64:	cmp	w9, w8
  435b68:	b.ge	435b98 <readlinkat@plt+0x32c68>  // b.tcont
  435b6c:	ldr	x8, [sp, #5152]
  435b70:	ldur	x8, [x8, #-48]
  435b74:	ldr	x9, [sp, #5152]
  435b78:	ldr	x9, [x9]
  435b7c:	mul	w8, w8, w9
  435b80:	mov	w0, w8
  435b84:	sxtw	x10, w0
  435b88:	str	x10, [sp, #5088]
  435b8c:	ldr	w8, [sp, #2992]
  435b90:	tbnz	w8, #0, 4375c0 <readlinkat@plt+0x34690>
  435b94:	b	4375c4 <readlinkat@plt+0x34694>
  435b98:	ldr	x8, [sp, #5152]
  435b9c:	ldur	x8, [x8, #-48]
  435ba0:	ldr	x9, [sp, #5152]
  435ba4:	ldr	x9, [x9]
  435ba8:	mul	w8, w8, w9
  435bac:	mov	w0, w8
  435bb0:	sxtw	x10, w0
  435bb4:	str	x10, [sp, #5088]
  435bb8:	ldr	w8, [sp, #2996]
  435bbc:	tbnz	w8, #0, 4375c0 <readlinkat@plt+0x34690>
  435bc0:	b	4375c4 <readlinkat@plt+0x34694>
  435bc4:	ldr	x8, [sp, #5152]
  435bc8:	ldr	x8, [x8]
  435bcc:	mov	x9, xzr
  435bd0:	mul	x8, x9, x8
  435bd4:	ldr	x10, [sp, #5152]
  435bd8:	ldur	x10, [x10, #-48]
  435bdc:	add	x8, x8, x10
  435be0:	mul	x8, x9, x8
  435be4:	subs	x8, x8, #0x1
  435be8:	cmp	x8, #0x0
  435bec:	cset	w11, ge  // ge = tcont
  435bf0:	tbnz	w11, #0, 435c38 <readlinkat@plt+0x32d08>
  435bf4:	ldr	x8, [sp, #5152]
  435bf8:	ldr	x8, [x8]
  435bfc:	mov	x9, xzr
  435c00:	mul	x8, x9, x8
  435c04:	ldr	x10, [sp, #5152]
  435c08:	ldur	x10, [x10, #-48]
  435c0c:	add	x8, x8, x10
  435c10:	mul	x8, x9, x8
  435c14:	add	x8, x8, #0x1
  435c18:	lsl	x8, x8, #62
  435c1c:	subs	x8, x8, #0x1
  435c20:	mov	x9, #0x2                   	// #2
  435c24:	mul	x8, x8, x9
  435c28:	add	x8, x8, #0x1
  435c2c:	mvn	x8, x8
  435c30:	str	x8, [sp, #304]
  435c34:	b	435c60 <readlinkat@plt+0x32d30>
  435c38:	ldr	x8, [sp, #5152]
  435c3c:	ldr	x8, [x8]
  435c40:	mov	x9, xzr
  435c44:	mul	x8, x9, x8
  435c48:	ldr	x10, [sp, #5152]
  435c4c:	ldur	x10, [x10, #-48]
  435c50:	add	x8, x8, x10
  435c54:	mul	x8, x9, x8
  435c58:	add	x8, x8, #0x0
  435c5c:	str	x8, [sp, #304]
  435c60:	ldr	x8, [sp, #304]
  435c64:	cbnz	x8, 435cc0 <readlinkat@plt+0x32d90>
  435c68:	ldr	x8, [sp, #5152]
  435c6c:	ldur	x8, [x8, #-48]
  435c70:	cmp	x8, #0x0
  435c74:	cset	w9, ge  // ge = tcont
  435c78:	tbnz	w9, #0, 435c94 <readlinkat@plt+0x32d64>
  435c7c:	ldr	x8, [sp, #5152]
  435c80:	ldr	x8, [x8]
  435c84:	mov	x9, xzr
  435c88:	cmp	x9, x8
  435c8c:	cset	w10, lt  // lt = tstop
  435c90:	tbnz	w10, #0, 4360a4 <readlinkat@plt+0x33174>
  435c94:	ldr	x8, [sp, #5152]
  435c98:	ldr	x8, [x8]
  435c9c:	cmp	x8, #0x0
  435ca0:	cset	w9, ge  // ge = tcont
  435ca4:	tbnz	w9, #0, 435cc0 <readlinkat@plt+0x32d90>
  435ca8:	ldr	x8, [sp, #5152]
  435cac:	ldur	x8, [x8, #-48]
  435cb0:	mov	x9, xzr
  435cb4:	cmp	x9, x8
  435cb8:	cset	w10, lt  // lt = tstop
  435cbc:	tbnz	w10, #0, 4360a4 <readlinkat@plt+0x33174>
  435cc0:	ldr	x8, [sp, #5152]
  435cc4:	ldr	x8, [x8]
  435cc8:	cmp	x8, #0x0
  435ccc:	cset	w9, ge  // ge = tcont
  435cd0:	tbnz	w9, #0, 435e8c <readlinkat@plt+0x32f5c>
  435cd4:	ldr	x8, [sp, #5152]
  435cd8:	ldur	x8, [x8, #-48]
  435cdc:	cmp	x8, #0x0
  435ce0:	cset	w9, ge  // ge = tcont
  435ce4:	tbnz	w9, #0, 435dac <readlinkat@plt+0x32e7c>
  435ce8:	ldr	x8, [sp, #5152]
  435cec:	ldur	x8, [x8, #-48]
  435cf0:	ldr	x9, [sp, #5152]
  435cf4:	ldr	x9, [x9]
  435cf8:	mov	x10, xzr
  435cfc:	mul	x9, x10, x9
  435d00:	ldr	x11, [sp, #5152]
  435d04:	ldur	x11, [x11, #-48]
  435d08:	add	x9, x9, x11
  435d0c:	mul	x9, x10, x9
  435d10:	subs	x9, x9, #0x1
  435d14:	cmp	x9, #0x0
  435d18:	cset	w12, ge  // ge = tcont
  435d1c:	str	x8, [sp, #296]
  435d20:	tbnz	w12, #0, 435d64 <readlinkat@plt+0x32e34>
  435d24:	ldr	x8, [sp, #5152]
  435d28:	ldr	x8, [x8]
  435d2c:	mov	x9, xzr
  435d30:	mul	x8, x9, x8
  435d34:	ldr	x10, [sp, #5152]
  435d38:	ldur	x10, [x10, #-48]
  435d3c:	add	x8, x8, x10
  435d40:	mul	x8, x9, x8
  435d44:	add	x8, x8, #0x1
  435d48:	lsl	x8, x8, #62
  435d4c:	subs	x8, x8, #0x1
  435d50:	mov	x9, #0x2                   	// #2
  435d54:	mul	x8, x8, x9
  435d58:	add	x8, x8, #0x1
  435d5c:	str	x8, [sp, #288]
  435d60:	b	435d8c <readlinkat@plt+0x32e5c>
  435d64:	ldr	x8, [sp, #5152]
  435d68:	ldr	x8, [x8]
  435d6c:	mov	x9, xzr
  435d70:	mul	x8, x9, x8
  435d74:	ldr	x10, [sp, #5152]
  435d78:	ldur	x10, [x10, #-48]
  435d7c:	add	x8, x8, x10
  435d80:	mul	x8, x9, x8
  435d84:	subs	x8, x8, #0x1
  435d88:	str	x8, [sp, #288]
  435d8c:	ldr	x8, [sp, #288]
  435d90:	ldr	x9, [sp, #5152]
  435d94:	ldr	x9, [x9]
  435d98:	sdiv	x8, x8, x9
  435d9c:	ldr	x9, [sp, #296]
  435da0:	cmp	x9, x8
  435da4:	b.lt	4360a4 <readlinkat@plt+0x33174>  // b.tstop
  435da8:	b	436038 <readlinkat@plt+0x33108>
  435dac:	ldr	x8, [sp, #5152]
  435db0:	ldr	x8, [x8]
  435db4:	mov	x9, #0xffffffffffffffff    	// #-1
  435db8:	cmp	x8, x9
  435dbc:	b.ne	435dcc <readlinkat@plt+0x32e9c>  // b.any
  435dc0:	ldr	w8, [sp, #2996]
  435dc4:	tbnz	w8, #0, 4360a4 <readlinkat@plt+0x33174>
  435dc8:	b	436038 <readlinkat@plt+0x33108>
  435dcc:	ldr	x8, [sp, #5152]
  435dd0:	ldr	x8, [x8]
  435dd4:	mov	x9, xzr
  435dd8:	mul	x8, x9, x8
  435ddc:	ldr	x10, [sp, #5152]
  435de0:	ldur	x10, [x10, #-48]
  435de4:	add	x8, x8, x10
  435de8:	mul	x8, x9, x8
  435dec:	subs	x8, x8, #0x1
  435df0:	cmp	x8, #0x0
  435df4:	cset	w11, ge  // ge = tcont
  435df8:	tbnz	w11, #0, 435e40 <readlinkat@plt+0x32f10>
  435dfc:	ldr	x8, [sp, #5152]
  435e00:	ldr	x8, [x8]
  435e04:	mov	x9, xzr
  435e08:	mul	x8, x9, x8
  435e0c:	ldr	x10, [sp, #5152]
  435e10:	ldur	x10, [x10, #-48]
  435e14:	add	x8, x8, x10
  435e18:	mul	x8, x9, x8
  435e1c:	add	x8, x8, #0x1
  435e20:	lsl	x8, x8, #62
  435e24:	subs	x8, x8, #0x1
  435e28:	mov	x9, #0x2                   	// #2
  435e2c:	mul	x8, x8, x9
  435e30:	add	x8, x8, #0x1
  435e34:	mvn	x8, x8
  435e38:	str	x8, [sp, #280]
  435e3c:	b	435e68 <readlinkat@plt+0x32f38>
  435e40:	ldr	x8, [sp, #5152]
  435e44:	ldr	x8, [x8]
  435e48:	mov	x9, xzr
  435e4c:	mul	x8, x9, x8
  435e50:	ldr	x10, [sp, #5152]
  435e54:	ldur	x10, [x10, #-48]
  435e58:	add	x8, x8, x10
  435e5c:	mul	x8, x9, x8
  435e60:	add	x8, x8, #0x0
  435e64:	str	x8, [sp, #280]
  435e68:	ldr	x8, [sp, #280]
  435e6c:	ldr	x9, [sp, #5152]
  435e70:	ldr	x9, [x9]
  435e74:	sdiv	x8, x8, x9
  435e78:	ldr	x9, [sp, #5152]
  435e7c:	ldur	x9, [x9, #-48]
  435e80:	cmp	x8, x9
  435e84:	b.lt	4360a4 <readlinkat@plt+0x33174>  // b.tstop
  435e88:	b	436038 <readlinkat@plt+0x33108>
  435e8c:	ldr	x8, [sp, #5152]
  435e90:	ldr	x8, [x8]
  435e94:	cbnz	x8, 435ea4 <readlinkat@plt+0x32f74>
  435e98:	ldr	w8, [sp, #2996]
  435e9c:	tbnz	w8, #0, 4360a4 <readlinkat@plt+0x33174>
  435ea0:	b	436038 <readlinkat@plt+0x33108>
  435ea4:	ldr	x8, [sp, #5152]
  435ea8:	ldur	x8, [x8, #-48]
  435eac:	cmp	x8, #0x0
  435eb0:	cset	w9, ge  // ge = tcont
  435eb4:	tbnz	w9, #0, 435f80 <readlinkat@plt+0x33050>
  435eb8:	ldr	x8, [sp, #5152]
  435ebc:	ldur	x8, [x8, #-48]
  435ec0:	ldr	x9, [sp, #5152]
  435ec4:	ldr	x9, [x9]
  435ec8:	mov	x10, xzr
  435ecc:	mul	x9, x10, x9
  435ed0:	ldr	x11, [sp, #5152]
  435ed4:	ldur	x11, [x11, #-48]
  435ed8:	add	x9, x9, x11
  435edc:	mul	x9, x10, x9
  435ee0:	subs	x9, x9, #0x1
  435ee4:	cmp	x9, #0x0
  435ee8:	cset	w12, ge  // ge = tcont
  435eec:	str	x8, [sp, #272]
  435ef0:	tbnz	w12, #0, 435f38 <readlinkat@plt+0x33008>
  435ef4:	ldr	x8, [sp, #5152]
  435ef8:	ldr	x8, [x8]
  435efc:	mov	x9, xzr
  435f00:	mul	x8, x9, x8
  435f04:	ldr	x10, [sp, #5152]
  435f08:	ldur	x10, [x10, #-48]
  435f0c:	add	x8, x8, x10
  435f10:	mul	x8, x9, x8
  435f14:	add	x8, x8, #0x1
  435f18:	lsl	x8, x8, #62
  435f1c:	subs	x8, x8, #0x1
  435f20:	mov	x9, #0x2                   	// #2
  435f24:	mul	x8, x8, x9
  435f28:	add	x8, x8, #0x1
  435f2c:	mvn	x8, x8
  435f30:	str	x8, [sp, #264]
  435f34:	b	435f60 <readlinkat@plt+0x33030>
  435f38:	ldr	x8, [sp, #5152]
  435f3c:	ldr	x8, [x8]
  435f40:	mov	x9, xzr
  435f44:	mul	x8, x9, x8
  435f48:	ldr	x10, [sp, #5152]
  435f4c:	ldur	x10, [x10, #-48]
  435f50:	add	x8, x8, x10
  435f54:	mul	x8, x9, x8
  435f58:	add	x8, x8, #0x0
  435f5c:	str	x8, [sp, #264]
  435f60:	ldr	x8, [sp, #264]
  435f64:	ldr	x9, [sp, #5152]
  435f68:	ldr	x9, [x9]
  435f6c:	sdiv	x8, x8, x9
  435f70:	ldr	x9, [sp, #272]
  435f74:	cmp	x9, x8
  435f78:	b.lt	4360a4 <readlinkat@plt+0x33174>  // b.tstop
  435f7c:	b	436038 <readlinkat@plt+0x33108>
  435f80:	ldr	x8, [sp, #5152]
  435f84:	ldr	x8, [x8]
  435f88:	mov	x9, xzr
  435f8c:	mul	x8, x9, x8
  435f90:	ldr	x10, [sp, #5152]
  435f94:	ldur	x10, [x10, #-48]
  435f98:	add	x8, x8, x10
  435f9c:	mul	x8, x9, x8
  435fa0:	subs	x8, x8, #0x1
  435fa4:	cmp	x8, #0x0
  435fa8:	cset	w11, ge  // ge = tcont
  435fac:	tbnz	w11, #0, 435ff0 <readlinkat@plt+0x330c0>
  435fb0:	ldr	x8, [sp, #5152]
  435fb4:	ldr	x8, [x8]
  435fb8:	mov	x9, xzr
  435fbc:	mul	x8, x9, x8
  435fc0:	ldr	x10, [sp, #5152]
  435fc4:	ldur	x10, [x10, #-48]
  435fc8:	add	x8, x8, x10
  435fcc:	mul	x8, x9, x8
  435fd0:	add	x8, x8, #0x1
  435fd4:	lsl	x8, x8, #62
  435fd8:	subs	x8, x8, #0x1
  435fdc:	mov	x9, #0x2                   	// #2
  435fe0:	mul	x8, x8, x9
  435fe4:	add	x8, x8, #0x1
  435fe8:	str	x8, [sp, #256]
  435fec:	b	436018 <readlinkat@plt+0x330e8>
  435ff0:	ldr	x8, [sp, #5152]
  435ff4:	ldr	x8, [x8]
  435ff8:	mov	x9, xzr
  435ffc:	mul	x8, x9, x8
  436000:	ldr	x10, [sp, #5152]
  436004:	ldur	x10, [x10, #-48]
  436008:	add	x8, x8, x10
  43600c:	mul	x8, x9, x8
  436010:	subs	x8, x8, #0x1
  436014:	str	x8, [sp, #256]
  436018:	ldr	x8, [sp, #256]
  43601c:	ldr	x9, [sp, #5152]
  436020:	ldr	x9, [x9]
  436024:	sdiv	x8, x8, x9
  436028:	ldr	x9, [sp, #5152]
  43602c:	ldur	x9, [x9, #-48]
  436030:	cmp	x8, x9
  436034:	b.lt	4360a4 <readlinkat@plt+0x33174>  // b.tstop
  436038:	ldr	x8, [sp, #5152]
  43603c:	ldur	x8, [x8, #-48]
  436040:	ldr	x9, [sp, #5152]
  436044:	ldr	x9, [x9]
  436048:	mul	x8, x8, x9
  43604c:	mov	x9, xzr
  436050:	mul	x8, x9, x8
  436054:	subs	x8, x8, #0x1
  436058:	cmp	x8, #0x0
  43605c:	cset	w10, ge  // ge = tcont
  436060:	tbnz	w10, #0, 436084 <readlinkat@plt+0x33154>
  436064:	ldr	x8, [sp, #5152]
  436068:	ldur	x8, [x8, #-48]
  43606c:	ldr	x9, [sp, #5152]
  436070:	ldr	x9, [x9]
  436074:	mul	x8, x8, x9
  436078:	mov	x9, #0xffffffff80000000    	// #-2147483648
  43607c:	cmp	x8, x9
  436080:	b.lt	4360a4 <readlinkat@plt+0x33174>  // b.tstop
  436084:	ldr	x8, [sp, #5152]
  436088:	ldur	x8, [x8, #-48]
  43608c:	ldr	x9, [sp, #5152]
  436090:	ldr	x9, [x9]
  436094:	mul	x8, x8, x9
  436098:	mov	x9, #0x7fffffff            	// #2147483647
  43609c:	cmp	x9, x8
  4360a0:	b.ge	4360d0 <readlinkat@plt+0x331a0>  // b.tcont
  4360a4:	ldr	x8, [sp, #5152]
  4360a8:	ldur	x8, [x8, #-48]
  4360ac:	ldr	x9, [sp, #5152]
  4360b0:	ldr	x9, [x9]
  4360b4:	mul	w8, w8, w9
  4360b8:	mov	w0, w8
  4360bc:	sxtw	x10, w0
  4360c0:	str	x10, [sp, #5088]
  4360c4:	ldr	w8, [sp, #2992]
  4360c8:	tbnz	w8, #0, 4375c0 <readlinkat@plt+0x34690>
  4360cc:	b	4375c4 <readlinkat@plt+0x34694>
  4360d0:	ldr	x8, [sp, #5152]
  4360d4:	ldur	x8, [x8, #-48]
  4360d8:	ldr	x9, [sp, #5152]
  4360dc:	ldr	x9, [x9]
  4360e0:	mul	w8, w8, w9
  4360e4:	mov	w0, w8
  4360e8:	sxtw	x10, w0
  4360ec:	str	x10, [sp, #5088]
  4360f0:	ldr	w8, [sp, #2996]
  4360f4:	tbnz	w8, #0, 4375c0 <readlinkat@plt+0x34690>
  4360f8:	b	4375c4 <readlinkat@plt+0x34694>
  4360fc:	ldr	w8, [sp, #2992]
  436100:	tbnz	w8, #0, 436108 <readlinkat@plt+0x331d8>
  436104:	b	436b64 <readlinkat@plt+0x33c34>
  436108:	ldr	w8, [sp, #2996]
  43610c:	tbnz	w8, #0, 436114 <readlinkat@plt+0x331e4>
  436110:	b	43663c <readlinkat@plt+0x3370c>
  436114:	ldr	x8, [sp, #5152]
  436118:	ldr	x8, [x8]
  43611c:	mov	x9, xzr
  436120:	mul	x8, x9, x8
  436124:	ldr	x10, [sp, #5152]
  436128:	ldur	x10, [x10, #-48]
  43612c:	add	x8, x8, x10
  436130:	mul	x8, x9, x8
  436134:	subs	x8, x8, #0x1
  436138:	cmp	x8, #0x0
  43613c:	cset	w11, ge  // ge = tcont
  436140:	tbnz	w11, #0, 436188 <readlinkat@plt+0x33258>
  436144:	ldr	x8, [sp, #5152]
  436148:	ldr	x8, [x8]
  43614c:	mov	x9, xzr
  436150:	mul	x8, x9, x8
  436154:	ldr	x10, [sp, #5152]
  436158:	ldur	x10, [x10, #-48]
  43615c:	add	x8, x8, x10
  436160:	mul	x8, x9, x8
  436164:	add	x8, x8, #0x1
  436168:	lsl	x8, x8, #62
  43616c:	subs	x8, x8, #0x1
  436170:	mov	x9, #0x2                   	// #2
  436174:	mul	x8, x8, x9
  436178:	add	x8, x8, #0x1
  43617c:	mvn	x8, x8
  436180:	str	x8, [sp, #248]
  436184:	b	4361b0 <readlinkat@plt+0x33280>
  436188:	ldr	x8, [sp, #5152]
  43618c:	ldr	x8, [x8]
  436190:	mov	x9, xzr
  436194:	mul	x8, x9, x8
  436198:	ldr	x10, [sp, #5152]
  43619c:	ldur	x10, [x10, #-48]
  4361a0:	add	x8, x8, x10
  4361a4:	mul	x8, x9, x8
  4361a8:	add	x8, x8, #0x0
  4361ac:	str	x8, [sp, #248]
  4361b0:	ldr	x8, [sp, #248]
  4361b4:	cbnz	x8, 436210 <readlinkat@plt+0x332e0>
  4361b8:	ldr	x8, [sp, #5152]
  4361bc:	ldur	x8, [x8, #-48]
  4361c0:	cmp	x8, #0x0
  4361c4:	cset	w9, ge  // ge = tcont
  4361c8:	tbnz	w9, #0, 4361e4 <readlinkat@plt+0x332b4>
  4361cc:	ldr	x8, [sp, #5152]
  4361d0:	ldr	x8, [x8]
  4361d4:	mov	x9, xzr
  4361d8:	cmp	x9, x8
  4361dc:	cset	w10, lt  // lt = tstop
  4361e0:	tbnz	w10, #0, 4365f4 <readlinkat@plt+0x336c4>
  4361e4:	ldr	x8, [sp, #5152]
  4361e8:	ldr	x8, [x8]
  4361ec:	cmp	x8, #0x0
  4361f0:	cset	w9, ge  // ge = tcont
  4361f4:	tbnz	w9, #0, 436210 <readlinkat@plt+0x332e0>
  4361f8:	ldr	x8, [sp, #5152]
  4361fc:	ldur	x8, [x8, #-48]
  436200:	mov	x9, xzr
  436204:	cmp	x9, x8
  436208:	cset	w10, lt  // lt = tstop
  43620c:	tbnz	w10, #0, 4365f4 <readlinkat@plt+0x336c4>
  436210:	ldr	x8, [sp, #5152]
  436214:	ldr	x8, [x8]
  436218:	cmp	x8, #0x0
  43621c:	cset	w9, ge  // ge = tcont
  436220:	tbnz	w9, #0, 4363dc <readlinkat@plt+0x334ac>
  436224:	ldr	x8, [sp, #5152]
  436228:	ldur	x8, [x8, #-48]
  43622c:	cmp	x8, #0x0
  436230:	cset	w9, ge  // ge = tcont
  436234:	tbnz	w9, #0, 4362fc <readlinkat@plt+0x333cc>
  436238:	ldr	x8, [sp, #5152]
  43623c:	ldur	x8, [x8, #-48]
  436240:	ldr	x9, [sp, #5152]
  436244:	ldr	x9, [x9]
  436248:	mov	x10, xzr
  43624c:	mul	x9, x10, x9
  436250:	ldr	x11, [sp, #5152]
  436254:	ldur	x11, [x11, #-48]
  436258:	add	x9, x9, x11
  43625c:	mul	x9, x10, x9
  436260:	subs	x9, x9, #0x1
  436264:	cmp	x9, #0x0
  436268:	cset	w12, ge  // ge = tcont
  43626c:	str	x8, [sp, #240]
  436270:	tbnz	w12, #0, 4362b4 <readlinkat@plt+0x33384>
  436274:	ldr	x8, [sp, #5152]
  436278:	ldr	x8, [x8]
  43627c:	mov	x9, xzr
  436280:	mul	x8, x9, x8
  436284:	ldr	x10, [sp, #5152]
  436288:	ldur	x10, [x10, #-48]
  43628c:	add	x8, x8, x10
  436290:	mul	x8, x9, x8
  436294:	add	x8, x8, #0x1
  436298:	lsl	x8, x8, #62
  43629c:	subs	x8, x8, #0x1
  4362a0:	mov	x9, #0x2                   	// #2
  4362a4:	mul	x8, x8, x9
  4362a8:	add	x8, x8, #0x1
  4362ac:	str	x8, [sp, #232]
  4362b0:	b	4362dc <readlinkat@plt+0x333ac>
  4362b4:	ldr	x8, [sp, #5152]
  4362b8:	ldr	x8, [x8]
  4362bc:	mov	x9, xzr
  4362c0:	mul	x8, x9, x8
  4362c4:	ldr	x10, [sp, #5152]
  4362c8:	ldur	x10, [x10, #-48]
  4362cc:	add	x8, x8, x10
  4362d0:	mul	x8, x9, x8
  4362d4:	subs	x8, x8, #0x1
  4362d8:	str	x8, [sp, #232]
  4362dc:	ldr	x8, [sp, #232]
  4362e0:	ldr	x9, [sp, #5152]
  4362e4:	ldr	x9, [x9]
  4362e8:	sdiv	x8, x8, x9
  4362ec:	ldr	x9, [sp, #240]
  4362f0:	cmp	x9, x8
  4362f4:	b.lt	4365f4 <readlinkat@plt+0x336c4>  // b.tstop
  4362f8:	b	436588 <readlinkat@plt+0x33658>
  4362fc:	ldr	x8, [sp, #5152]
  436300:	ldr	x8, [x8]
  436304:	mov	x9, #0xffffffffffffffff    	// #-1
  436308:	cmp	x8, x9
  43630c:	b.ne	43631c <readlinkat@plt+0x333ec>  // b.any
  436310:	ldr	w8, [sp, #2996]
  436314:	tbnz	w8, #0, 4365f4 <readlinkat@plt+0x336c4>
  436318:	b	436588 <readlinkat@plt+0x33658>
  43631c:	ldr	x8, [sp, #5152]
  436320:	ldr	x8, [x8]
  436324:	mov	x9, xzr
  436328:	mul	x8, x9, x8
  43632c:	ldr	x10, [sp, #5152]
  436330:	ldur	x10, [x10, #-48]
  436334:	add	x8, x8, x10
  436338:	mul	x8, x9, x8
  43633c:	subs	x8, x8, #0x1
  436340:	cmp	x8, #0x0
  436344:	cset	w11, ge  // ge = tcont
  436348:	tbnz	w11, #0, 436390 <readlinkat@plt+0x33460>
  43634c:	ldr	x8, [sp, #5152]
  436350:	ldr	x8, [x8]
  436354:	mov	x9, xzr
  436358:	mul	x8, x9, x8
  43635c:	ldr	x10, [sp, #5152]
  436360:	ldur	x10, [x10, #-48]
  436364:	add	x8, x8, x10
  436368:	mul	x8, x9, x8
  43636c:	add	x8, x8, #0x1
  436370:	lsl	x8, x8, #62
  436374:	subs	x8, x8, #0x1
  436378:	mov	x9, #0x2                   	// #2
  43637c:	mul	x8, x8, x9
  436380:	add	x8, x8, #0x1
  436384:	mvn	x8, x8
  436388:	str	x8, [sp, #224]
  43638c:	b	4363b8 <readlinkat@plt+0x33488>
  436390:	ldr	x8, [sp, #5152]
  436394:	ldr	x8, [x8]
  436398:	mov	x9, xzr
  43639c:	mul	x8, x9, x8
  4363a0:	ldr	x10, [sp, #5152]
  4363a4:	ldur	x10, [x10, #-48]
  4363a8:	add	x8, x8, x10
  4363ac:	mul	x8, x9, x8
  4363b0:	add	x8, x8, #0x0
  4363b4:	str	x8, [sp, #224]
  4363b8:	ldr	x8, [sp, #224]
  4363bc:	ldr	x9, [sp, #5152]
  4363c0:	ldr	x9, [x9]
  4363c4:	sdiv	x8, x8, x9
  4363c8:	ldr	x9, [sp, #5152]
  4363cc:	ldur	x9, [x9, #-48]
  4363d0:	cmp	x8, x9
  4363d4:	b.lt	4365f4 <readlinkat@plt+0x336c4>  // b.tstop
  4363d8:	b	436588 <readlinkat@plt+0x33658>
  4363dc:	ldr	x8, [sp, #5152]
  4363e0:	ldr	x8, [x8]
  4363e4:	cbnz	x8, 4363f4 <readlinkat@plt+0x334c4>
  4363e8:	ldr	w8, [sp, #2996]
  4363ec:	tbnz	w8, #0, 4365f4 <readlinkat@plt+0x336c4>
  4363f0:	b	436588 <readlinkat@plt+0x33658>
  4363f4:	ldr	x8, [sp, #5152]
  4363f8:	ldur	x8, [x8, #-48]
  4363fc:	cmp	x8, #0x0
  436400:	cset	w9, ge  // ge = tcont
  436404:	tbnz	w9, #0, 4364d0 <readlinkat@plt+0x335a0>
  436408:	ldr	x8, [sp, #5152]
  43640c:	ldur	x8, [x8, #-48]
  436410:	ldr	x9, [sp, #5152]
  436414:	ldr	x9, [x9]
  436418:	mov	x10, xzr
  43641c:	mul	x9, x10, x9
  436420:	ldr	x11, [sp, #5152]
  436424:	ldur	x11, [x11, #-48]
  436428:	add	x9, x9, x11
  43642c:	mul	x9, x10, x9
  436430:	subs	x9, x9, #0x1
  436434:	cmp	x9, #0x0
  436438:	cset	w12, ge  // ge = tcont
  43643c:	str	x8, [sp, #216]
  436440:	tbnz	w12, #0, 436488 <readlinkat@plt+0x33558>
  436444:	ldr	x8, [sp, #5152]
  436448:	ldr	x8, [x8]
  43644c:	mov	x9, xzr
  436450:	mul	x8, x9, x8
  436454:	ldr	x10, [sp, #5152]
  436458:	ldur	x10, [x10, #-48]
  43645c:	add	x8, x8, x10
  436460:	mul	x8, x9, x8
  436464:	add	x8, x8, #0x1
  436468:	lsl	x8, x8, #62
  43646c:	subs	x8, x8, #0x1
  436470:	mov	x9, #0x2                   	// #2
  436474:	mul	x8, x8, x9
  436478:	add	x8, x8, #0x1
  43647c:	mvn	x8, x8
  436480:	str	x8, [sp, #208]
  436484:	b	4364b0 <readlinkat@plt+0x33580>
  436488:	ldr	x8, [sp, #5152]
  43648c:	ldr	x8, [x8]
  436490:	mov	x9, xzr
  436494:	mul	x8, x9, x8
  436498:	ldr	x10, [sp, #5152]
  43649c:	ldur	x10, [x10, #-48]
  4364a0:	add	x8, x8, x10
  4364a4:	mul	x8, x9, x8
  4364a8:	add	x8, x8, #0x0
  4364ac:	str	x8, [sp, #208]
  4364b0:	ldr	x8, [sp, #208]
  4364b4:	ldr	x9, [sp, #5152]
  4364b8:	ldr	x9, [x9]
  4364bc:	sdiv	x8, x8, x9
  4364c0:	ldr	x9, [sp, #216]
  4364c4:	cmp	x9, x8
  4364c8:	b.lt	4365f4 <readlinkat@plt+0x336c4>  // b.tstop
  4364cc:	b	436588 <readlinkat@plt+0x33658>
  4364d0:	ldr	x8, [sp, #5152]
  4364d4:	ldr	x8, [x8]
  4364d8:	mov	x9, xzr
  4364dc:	mul	x8, x9, x8
  4364e0:	ldr	x10, [sp, #5152]
  4364e4:	ldur	x10, [x10, #-48]
  4364e8:	add	x8, x8, x10
  4364ec:	mul	x8, x9, x8
  4364f0:	subs	x8, x8, #0x1
  4364f4:	cmp	x8, #0x0
  4364f8:	cset	w11, ge  // ge = tcont
  4364fc:	tbnz	w11, #0, 436540 <readlinkat@plt+0x33610>
  436500:	ldr	x8, [sp, #5152]
  436504:	ldr	x8, [x8]
  436508:	mov	x9, xzr
  43650c:	mul	x8, x9, x8
  436510:	ldr	x10, [sp, #5152]
  436514:	ldur	x10, [x10, #-48]
  436518:	add	x8, x8, x10
  43651c:	mul	x8, x9, x8
  436520:	add	x8, x8, #0x1
  436524:	lsl	x8, x8, #62
  436528:	subs	x8, x8, #0x1
  43652c:	mov	x9, #0x2                   	// #2
  436530:	mul	x8, x8, x9
  436534:	add	x8, x8, #0x1
  436538:	str	x8, [sp, #200]
  43653c:	b	436568 <readlinkat@plt+0x33638>
  436540:	ldr	x8, [sp, #5152]
  436544:	ldr	x8, [x8]
  436548:	mov	x9, xzr
  43654c:	mul	x8, x9, x8
  436550:	ldr	x10, [sp, #5152]
  436554:	ldur	x10, [x10, #-48]
  436558:	add	x8, x8, x10
  43655c:	mul	x8, x9, x8
  436560:	subs	x8, x8, #0x1
  436564:	str	x8, [sp, #200]
  436568:	ldr	x8, [sp, #200]
  43656c:	ldr	x9, [sp, #5152]
  436570:	ldr	x9, [x9]
  436574:	sdiv	x8, x8, x9
  436578:	ldr	x9, [sp, #5152]
  43657c:	ldur	x9, [x9, #-48]
  436580:	cmp	x8, x9
  436584:	b.lt	4365f4 <readlinkat@plt+0x336c4>  // b.tstop
  436588:	ldr	x8, [sp, #5152]
  43658c:	ldur	x8, [x8, #-48]
  436590:	ldr	x9, [sp, #5152]
  436594:	ldr	x9, [x9]
  436598:	mul	x8, x8, x9
  43659c:	mov	x9, xzr
  4365a0:	mul	x8, x9, x8
  4365a4:	subs	x8, x8, #0x1
  4365a8:	cmp	x8, #0x0
  4365ac:	cset	w10, ge  // ge = tcont
  4365b0:	tbnz	w10, #0, 4365d4 <readlinkat@plt+0x336a4>
  4365b4:	ldr	x8, [sp, #5152]
  4365b8:	ldur	x8, [x8, #-48]
  4365bc:	ldr	x9, [sp, #5152]
  4365c0:	ldr	x9, [x9]
  4365c4:	mul	x8, x8, x9
  4365c8:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  4365cc:	cmp	x8, x9
  4365d0:	b.lt	4365f4 <readlinkat@plt+0x336c4>  // b.tstop
  4365d4:	ldr	x8, [sp, #5152]
  4365d8:	ldur	x8, [x8, #-48]
  4365dc:	ldr	x9, [sp, #5152]
  4365e0:	ldr	x9, [x9]
  4365e4:	mul	x8, x8, x9
  4365e8:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  4365ec:	cmp	x9, x8
  4365f0:	b.ge	436618 <readlinkat@plt+0x336e8>  // b.tcont
  4365f4:	ldr	x8, [sp, #5152]
  4365f8:	ldur	x8, [x8, #-48]
  4365fc:	ldr	x9, [sp, #5152]
  436600:	ldr	x9, [x9]
  436604:	mul	x8, x8, x9
  436608:	str	x8, [sp, #5088]
  43660c:	ldr	w10, [sp, #2992]
  436610:	tbnz	w10, #0, 4375c0 <readlinkat@plt+0x34690>
  436614:	b	4375c4 <readlinkat@plt+0x34694>
  436618:	ldr	x8, [sp, #5152]
  43661c:	ldur	x8, [x8, #-48]
  436620:	ldr	x9, [sp, #5152]
  436624:	ldr	x9, [x9]
  436628:	mul	x8, x8, x9
  43662c:	str	x8, [sp, #5088]
  436630:	ldr	w10, [sp, #2996]
  436634:	tbnz	w10, #0, 4375c0 <readlinkat@plt+0x34690>
  436638:	b	4375c4 <readlinkat@plt+0x34694>
  43663c:	ldr	x8, [sp, #5152]
  436640:	ldr	x8, [x8]
  436644:	mov	x9, xzr
  436648:	mul	x8, x9, x8
  43664c:	ldr	x10, [sp, #5152]
  436650:	ldur	x10, [x10, #-48]
  436654:	add	x8, x8, x10
  436658:	mul	x8, x9, x8
  43665c:	subs	x8, x8, #0x1
  436660:	cmp	x8, #0x0
  436664:	cset	w11, ge  // ge = tcont
  436668:	tbnz	w11, #0, 4366b0 <readlinkat@plt+0x33780>
  43666c:	ldr	x8, [sp, #5152]
  436670:	ldr	x8, [x8]
  436674:	mov	x9, xzr
  436678:	mul	x8, x9, x8
  43667c:	ldr	x10, [sp, #5152]
  436680:	ldur	x10, [x10, #-48]
  436684:	add	x8, x8, x10
  436688:	mul	x8, x9, x8
  43668c:	add	x8, x8, #0x1
  436690:	lsl	x8, x8, #62
  436694:	subs	x8, x8, #0x1
  436698:	mov	x9, #0x2                   	// #2
  43669c:	mul	x8, x8, x9
  4366a0:	add	x8, x8, #0x1
  4366a4:	mvn	x8, x8
  4366a8:	str	x8, [sp, #192]
  4366ac:	b	4366d8 <readlinkat@plt+0x337a8>
  4366b0:	ldr	x8, [sp, #5152]
  4366b4:	ldr	x8, [x8]
  4366b8:	mov	x9, xzr
  4366bc:	mul	x8, x9, x8
  4366c0:	ldr	x10, [sp, #5152]
  4366c4:	ldur	x10, [x10, #-48]
  4366c8:	add	x8, x8, x10
  4366cc:	mul	x8, x9, x8
  4366d0:	add	x8, x8, #0x0
  4366d4:	str	x8, [sp, #192]
  4366d8:	ldr	x8, [sp, #192]
  4366dc:	cbnz	x8, 436738 <readlinkat@plt+0x33808>
  4366e0:	ldr	x8, [sp, #5152]
  4366e4:	ldur	x8, [x8, #-48]
  4366e8:	cmp	x8, #0x0
  4366ec:	cset	w9, ge  // ge = tcont
  4366f0:	tbnz	w9, #0, 43670c <readlinkat@plt+0x337dc>
  4366f4:	ldr	x8, [sp, #5152]
  4366f8:	ldr	x8, [x8]
  4366fc:	mov	x9, xzr
  436700:	cmp	x9, x8
  436704:	cset	w10, lt  // lt = tstop
  436708:	tbnz	w10, #0, 436b1c <readlinkat@plt+0x33bec>
  43670c:	ldr	x8, [sp, #5152]
  436710:	ldr	x8, [x8]
  436714:	cmp	x8, #0x0
  436718:	cset	w9, ge  // ge = tcont
  43671c:	tbnz	w9, #0, 436738 <readlinkat@plt+0x33808>
  436720:	ldr	x8, [sp, #5152]
  436724:	ldur	x8, [x8, #-48]
  436728:	mov	x9, xzr
  43672c:	cmp	x9, x8
  436730:	cset	w10, lt  // lt = tstop
  436734:	tbnz	w10, #0, 436b1c <readlinkat@plt+0x33bec>
  436738:	ldr	x8, [sp, #5152]
  43673c:	ldr	x8, [x8]
  436740:	cmp	x8, #0x0
  436744:	cset	w9, ge  // ge = tcont
  436748:	tbnz	w9, #0, 436904 <readlinkat@plt+0x339d4>
  43674c:	ldr	x8, [sp, #5152]
  436750:	ldur	x8, [x8, #-48]
  436754:	cmp	x8, #0x0
  436758:	cset	w9, ge  // ge = tcont
  43675c:	tbnz	w9, #0, 436824 <readlinkat@plt+0x338f4>
  436760:	ldr	x8, [sp, #5152]
  436764:	ldur	x8, [x8, #-48]
  436768:	ldr	x9, [sp, #5152]
  43676c:	ldr	x9, [x9]
  436770:	mov	x10, xzr
  436774:	mul	x9, x10, x9
  436778:	ldr	x11, [sp, #5152]
  43677c:	ldur	x11, [x11, #-48]
  436780:	add	x9, x9, x11
  436784:	mul	x9, x10, x9
  436788:	subs	x9, x9, #0x1
  43678c:	cmp	x9, #0x0
  436790:	cset	w12, ge  // ge = tcont
  436794:	str	x8, [sp, #184]
  436798:	tbnz	w12, #0, 4367dc <readlinkat@plt+0x338ac>
  43679c:	ldr	x8, [sp, #5152]
  4367a0:	ldr	x8, [x8]
  4367a4:	mov	x9, xzr
  4367a8:	mul	x8, x9, x8
  4367ac:	ldr	x10, [sp, #5152]
  4367b0:	ldur	x10, [x10, #-48]
  4367b4:	add	x8, x8, x10
  4367b8:	mul	x8, x9, x8
  4367bc:	add	x8, x8, #0x1
  4367c0:	lsl	x8, x8, #62
  4367c4:	subs	x8, x8, #0x1
  4367c8:	mov	x9, #0x2                   	// #2
  4367cc:	mul	x8, x8, x9
  4367d0:	add	x8, x8, #0x1
  4367d4:	str	x8, [sp, #176]
  4367d8:	b	436804 <readlinkat@plt+0x338d4>
  4367dc:	ldr	x8, [sp, #5152]
  4367e0:	ldr	x8, [x8]
  4367e4:	mov	x9, xzr
  4367e8:	mul	x8, x9, x8
  4367ec:	ldr	x10, [sp, #5152]
  4367f0:	ldur	x10, [x10, #-48]
  4367f4:	add	x8, x8, x10
  4367f8:	mul	x8, x9, x8
  4367fc:	subs	x8, x8, #0x1
  436800:	str	x8, [sp, #176]
  436804:	ldr	x8, [sp, #176]
  436808:	ldr	x9, [sp, #5152]
  43680c:	ldr	x9, [x9]
  436810:	sdiv	x8, x8, x9
  436814:	ldr	x9, [sp, #184]
  436818:	cmp	x9, x8
  43681c:	b.lt	436b1c <readlinkat@plt+0x33bec>  // b.tstop
  436820:	b	436ab0 <readlinkat@plt+0x33b80>
  436824:	ldr	x8, [sp, #5152]
  436828:	ldr	x8, [x8]
  43682c:	mov	x9, #0xffffffffffffffff    	// #-1
  436830:	cmp	x8, x9
  436834:	b.ne	436844 <readlinkat@plt+0x33914>  // b.any
  436838:	ldr	w8, [sp, #2996]
  43683c:	tbnz	w8, #0, 436b1c <readlinkat@plt+0x33bec>
  436840:	b	436ab0 <readlinkat@plt+0x33b80>
  436844:	ldr	x8, [sp, #5152]
  436848:	ldr	x8, [x8]
  43684c:	mov	x9, xzr
  436850:	mul	x8, x9, x8
  436854:	ldr	x10, [sp, #5152]
  436858:	ldur	x10, [x10, #-48]
  43685c:	add	x8, x8, x10
  436860:	mul	x8, x9, x8
  436864:	subs	x8, x8, #0x1
  436868:	cmp	x8, #0x0
  43686c:	cset	w11, ge  // ge = tcont
  436870:	tbnz	w11, #0, 4368b8 <readlinkat@plt+0x33988>
  436874:	ldr	x8, [sp, #5152]
  436878:	ldr	x8, [x8]
  43687c:	mov	x9, xzr
  436880:	mul	x8, x9, x8
  436884:	ldr	x10, [sp, #5152]
  436888:	ldur	x10, [x10, #-48]
  43688c:	add	x8, x8, x10
  436890:	mul	x8, x9, x8
  436894:	add	x8, x8, #0x1
  436898:	lsl	x8, x8, #62
  43689c:	subs	x8, x8, #0x1
  4368a0:	mov	x9, #0x2                   	// #2
  4368a4:	mul	x8, x8, x9
  4368a8:	add	x8, x8, #0x1
  4368ac:	mvn	x8, x8
  4368b0:	str	x8, [sp, #168]
  4368b4:	b	4368e0 <readlinkat@plt+0x339b0>
  4368b8:	ldr	x8, [sp, #5152]
  4368bc:	ldr	x8, [x8]
  4368c0:	mov	x9, xzr
  4368c4:	mul	x8, x9, x8
  4368c8:	ldr	x10, [sp, #5152]
  4368cc:	ldur	x10, [x10, #-48]
  4368d0:	add	x8, x8, x10
  4368d4:	mul	x8, x9, x8
  4368d8:	add	x8, x8, #0x0
  4368dc:	str	x8, [sp, #168]
  4368e0:	ldr	x8, [sp, #168]
  4368e4:	ldr	x9, [sp, #5152]
  4368e8:	ldr	x9, [x9]
  4368ec:	sdiv	x8, x8, x9
  4368f0:	ldr	x9, [sp, #5152]
  4368f4:	ldur	x9, [x9, #-48]
  4368f8:	cmp	x8, x9
  4368fc:	b.lt	436b1c <readlinkat@plt+0x33bec>  // b.tstop
  436900:	b	436ab0 <readlinkat@plt+0x33b80>
  436904:	ldr	x8, [sp, #5152]
  436908:	ldr	x8, [x8]
  43690c:	cbnz	x8, 43691c <readlinkat@plt+0x339ec>
  436910:	ldr	w8, [sp, #2996]
  436914:	tbnz	w8, #0, 436b1c <readlinkat@plt+0x33bec>
  436918:	b	436ab0 <readlinkat@plt+0x33b80>
  43691c:	ldr	x8, [sp, #5152]
  436920:	ldur	x8, [x8, #-48]
  436924:	cmp	x8, #0x0
  436928:	cset	w9, ge  // ge = tcont
  43692c:	tbnz	w9, #0, 4369f8 <readlinkat@plt+0x33ac8>
  436930:	ldr	x8, [sp, #5152]
  436934:	ldur	x8, [x8, #-48]
  436938:	ldr	x9, [sp, #5152]
  43693c:	ldr	x9, [x9]
  436940:	mov	x10, xzr
  436944:	mul	x9, x10, x9
  436948:	ldr	x11, [sp, #5152]
  43694c:	ldur	x11, [x11, #-48]
  436950:	add	x9, x9, x11
  436954:	mul	x9, x10, x9
  436958:	subs	x9, x9, #0x1
  43695c:	cmp	x9, #0x0
  436960:	cset	w12, ge  // ge = tcont
  436964:	str	x8, [sp, #160]
  436968:	tbnz	w12, #0, 4369b0 <readlinkat@plt+0x33a80>
  43696c:	ldr	x8, [sp, #5152]
  436970:	ldr	x8, [x8]
  436974:	mov	x9, xzr
  436978:	mul	x8, x9, x8
  43697c:	ldr	x10, [sp, #5152]
  436980:	ldur	x10, [x10, #-48]
  436984:	add	x8, x8, x10
  436988:	mul	x8, x9, x8
  43698c:	add	x8, x8, #0x1
  436990:	lsl	x8, x8, #62
  436994:	subs	x8, x8, #0x1
  436998:	mov	x9, #0x2                   	// #2
  43699c:	mul	x8, x8, x9
  4369a0:	add	x8, x8, #0x1
  4369a4:	mvn	x8, x8
  4369a8:	str	x8, [sp, #152]
  4369ac:	b	4369d8 <readlinkat@plt+0x33aa8>
  4369b0:	ldr	x8, [sp, #5152]
  4369b4:	ldr	x8, [x8]
  4369b8:	mov	x9, xzr
  4369bc:	mul	x8, x9, x8
  4369c0:	ldr	x10, [sp, #5152]
  4369c4:	ldur	x10, [x10, #-48]
  4369c8:	add	x8, x8, x10
  4369cc:	mul	x8, x9, x8
  4369d0:	add	x8, x8, #0x0
  4369d4:	str	x8, [sp, #152]
  4369d8:	ldr	x8, [sp, #152]
  4369dc:	ldr	x9, [sp, #5152]
  4369e0:	ldr	x9, [x9]
  4369e4:	sdiv	x8, x8, x9
  4369e8:	ldr	x9, [sp, #160]
  4369ec:	cmp	x9, x8
  4369f0:	b.lt	436b1c <readlinkat@plt+0x33bec>  // b.tstop
  4369f4:	b	436ab0 <readlinkat@plt+0x33b80>
  4369f8:	ldr	x8, [sp, #5152]
  4369fc:	ldr	x8, [x8]
  436a00:	mov	x9, xzr
  436a04:	mul	x8, x9, x8
  436a08:	ldr	x10, [sp, #5152]
  436a0c:	ldur	x10, [x10, #-48]
  436a10:	add	x8, x8, x10
  436a14:	mul	x8, x9, x8
  436a18:	subs	x8, x8, #0x1
  436a1c:	cmp	x8, #0x0
  436a20:	cset	w11, ge  // ge = tcont
  436a24:	tbnz	w11, #0, 436a68 <readlinkat@plt+0x33b38>
  436a28:	ldr	x8, [sp, #5152]
  436a2c:	ldr	x8, [x8]
  436a30:	mov	x9, xzr
  436a34:	mul	x8, x9, x8
  436a38:	ldr	x10, [sp, #5152]
  436a3c:	ldur	x10, [x10, #-48]
  436a40:	add	x8, x8, x10
  436a44:	mul	x8, x9, x8
  436a48:	add	x8, x8, #0x1
  436a4c:	lsl	x8, x8, #62
  436a50:	subs	x8, x8, #0x1
  436a54:	mov	x9, #0x2                   	// #2
  436a58:	mul	x8, x8, x9
  436a5c:	add	x8, x8, #0x1
  436a60:	str	x8, [sp, #144]
  436a64:	b	436a90 <readlinkat@plt+0x33b60>
  436a68:	ldr	x8, [sp, #5152]
  436a6c:	ldr	x8, [x8]
  436a70:	mov	x9, xzr
  436a74:	mul	x8, x9, x8
  436a78:	ldr	x10, [sp, #5152]
  436a7c:	ldur	x10, [x10, #-48]
  436a80:	add	x8, x8, x10
  436a84:	mul	x8, x9, x8
  436a88:	subs	x8, x8, #0x1
  436a8c:	str	x8, [sp, #144]
  436a90:	ldr	x8, [sp, #144]
  436a94:	ldr	x9, [sp, #5152]
  436a98:	ldr	x9, [x9]
  436a9c:	sdiv	x8, x8, x9
  436aa0:	ldr	x9, [sp, #5152]
  436aa4:	ldur	x9, [x9, #-48]
  436aa8:	cmp	x8, x9
  436aac:	b.lt	436b1c <readlinkat@plt+0x33bec>  // b.tstop
  436ab0:	ldr	x8, [sp, #5152]
  436ab4:	ldur	x8, [x8, #-48]
  436ab8:	ldr	x9, [sp, #5152]
  436abc:	ldr	x9, [x9]
  436ac0:	mul	x8, x8, x9
  436ac4:	mov	x9, xzr
  436ac8:	mul	x8, x9, x8
  436acc:	subs	x8, x8, #0x1
  436ad0:	cmp	x8, #0x0
  436ad4:	cset	w10, ge  // ge = tcont
  436ad8:	tbnz	w10, #0, 436afc <readlinkat@plt+0x33bcc>
  436adc:	ldr	x8, [sp, #5152]
  436ae0:	ldur	x8, [x8, #-48]
  436ae4:	ldr	x9, [sp, #5152]
  436ae8:	ldr	x9, [x9]
  436aec:	mul	x8, x8, x9
  436af0:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  436af4:	cmp	x8, x9
  436af8:	b.lt	436b1c <readlinkat@plt+0x33bec>  // b.tstop
  436afc:	ldr	x8, [sp, #5152]
  436b00:	ldur	x8, [x8, #-48]
  436b04:	ldr	x9, [sp, #5152]
  436b08:	ldr	x9, [x9]
  436b0c:	mul	x8, x8, x9
  436b10:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  436b14:	cmp	x9, x8
  436b18:	b.ge	436b40 <readlinkat@plt+0x33c10>  // b.tcont
  436b1c:	ldr	x8, [sp, #5152]
  436b20:	ldur	x8, [x8, #-48]
  436b24:	ldr	x9, [sp, #5152]
  436b28:	ldr	x9, [x9]
  436b2c:	mul	x8, x8, x9
  436b30:	str	x8, [sp, #5088]
  436b34:	ldr	w10, [sp, #2992]
  436b38:	tbnz	w10, #0, 4375c0 <readlinkat@plt+0x34690>
  436b3c:	b	4375c4 <readlinkat@plt+0x34694>
  436b40:	ldr	x8, [sp, #5152]
  436b44:	ldur	x8, [x8, #-48]
  436b48:	ldr	x9, [sp, #5152]
  436b4c:	ldr	x9, [x9]
  436b50:	mul	x8, x8, x9
  436b54:	str	x8, [sp, #5088]
  436b58:	ldr	w10, [sp, #2996]
  436b5c:	tbnz	w10, #0, 4375c0 <readlinkat@plt+0x34690>
  436b60:	b	4375c4 <readlinkat@plt+0x34694>
  436b64:	ldr	w8, [sp, #2996]
  436b68:	tbnz	w8, #0, 436b70 <readlinkat@plt+0x33c40>
  436b6c:	b	437098 <readlinkat@plt+0x34168>
  436b70:	ldr	x8, [sp, #5152]
  436b74:	ldr	x8, [x8]
  436b78:	mov	x9, xzr
  436b7c:	mul	x8, x9, x8
  436b80:	ldr	x10, [sp, #5152]
  436b84:	ldur	x10, [x10, #-48]
  436b88:	add	x8, x8, x10
  436b8c:	mul	x8, x9, x8
  436b90:	subs	x8, x8, #0x1
  436b94:	cmp	x8, #0x0
  436b98:	cset	w11, ge  // ge = tcont
  436b9c:	tbnz	w11, #0, 436be4 <readlinkat@plt+0x33cb4>
  436ba0:	ldr	x8, [sp, #5152]
  436ba4:	ldr	x8, [x8]
  436ba8:	mov	x9, xzr
  436bac:	mul	x8, x9, x8
  436bb0:	ldr	x10, [sp, #5152]
  436bb4:	ldur	x10, [x10, #-48]
  436bb8:	add	x8, x8, x10
  436bbc:	mul	x8, x9, x8
  436bc0:	add	x8, x8, #0x1
  436bc4:	lsl	x8, x8, #62
  436bc8:	subs	x8, x8, #0x1
  436bcc:	mov	x9, #0x2                   	// #2
  436bd0:	mul	x8, x8, x9
  436bd4:	add	x8, x8, #0x1
  436bd8:	mvn	x8, x8
  436bdc:	str	x8, [sp, #136]
  436be0:	b	436c0c <readlinkat@plt+0x33cdc>
  436be4:	ldr	x8, [sp, #5152]
  436be8:	ldr	x8, [x8]
  436bec:	mov	x9, xzr
  436bf0:	mul	x8, x9, x8
  436bf4:	ldr	x10, [sp, #5152]
  436bf8:	ldur	x10, [x10, #-48]
  436bfc:	add	x8, x8, x10
  436c00:	mul	x8, x9, x8
  436c04:	add	x8, x8, #0x0
  436c08:	str	x8, [sp, #136]
  436c0c:	ldr	x8, [sp, #136]
  436c10:	cbnz	x8, 436c6c <readlinkat@plt+0x33d3c>
  436c14:	ldr	x8, [sp, #5152]
  436c18:	ldur	x8, [x8, #-48]
  436c1c:	cmp	x8, #0x0
  436c20:	cset	w9, ge  // ge = tcont
  436c24:	tbnz	w9, #0, 436c40 <readlinkat@plt+0x33d10>
  436c28:	ldr	x8, [sp, #5152]
  436c2c:	ldr	x8, [x8]
  436c30:	mov	x9, xzr
  436c34:	cmp	x9, x8
  436c38:	cset	w10, lt  // lt = tstop
  436c3c:	tbnz	w10, #0, 437050 <readlinkat@plt+0x34120>
  436c40:	ldr	x8, [sp, #5152]
  436c44:	ldr	x8, [x8]
  436c48:	cmp	x8, #0x0
  436c4c:	cset	w9, ge  // ge = tcont
  436c50:	tbnz	w9, #0, 436c6c <readlinkat@plt+0x33d3c>
  436c54:	ldr	x8, [sp, #5152]
  436c58:	ldur	x8, [x8, #-48]
  436c5c:	mov	x9, xzr
  436c60:	cmp	x9, x8
  436c64:	cset	w10, lt  // lt = tstop
  436c68:	tbnz	w10, #0, 437050 <readlinkat@plt+0x34120>
  436c6c:	ldr	x8, [sp, #5152]
  436c70:	ldr	x8, [x8]
  436c74:	cmp	x8, #0x0
  436c78:	cset	w9, ge  // ge = tcont
  436c7c:	tbnz	w9, #0, 436e38 <readlinkat@plt+0x33f08>
  436c80:	ldr	x8, [sp, #5152]
  436c84:	ldur	x8, [x8, #-48]
  436c88:	cmp	x8, #0x0
  436c8c:	cset	w9, ge  // ge = tcont
  436c90:	tbnz	w9, #0, 436d58 <readlinkat@plt+0x33e28>
  436c94:	ldr	x8, [sp, #5152]
  436c98:	ldur	x8, [x8, #-48]
  436c9c:	ldr	x9, [sp, #5152]
  436ca0:	ldr	x9, [x9]
  436ca4:	mov	x10, xzr
  436ca8:	mul	x9, x10, x9
  436cac:	ldr	x11, [sp, #5152]
  436cb0:	ldur	x11, [x11, #-48]
  436cb4:	add	x9, x9, x11
  436cb8:	mul	x9, x10, x9
  436cbc:	subs	x9, x9, #0x1
  436cc0:	cmp	x9, #0x0
  436cc4:	cset	w12, ge  // ge = tcont
  436cc8:	str	x8, [sp, #128]
  436ccc:	tbnz	w12, #0, 436d10 <readlinkat@plt+0x33de0>
  436cd0:	ldr	x8, [sp, #5152]
  436cd4:	ldr	x8, [x8]
  436cd8:	mov	x9, xzr
  436cdc:	mul	x8, x9, x8
  436ce0:	ldr	x10, [sp, #5152]
  436ce4:	ldur	x10, [x10, #-48]
  436ce8:	add	x8, x8, x10
  436cec:	mul	x8, x9, x8
  436cf0:	add	x8, x8, #0x1
  436cf4:	lsl	x8, x8, #62
  436cf8:	subs	x8, x8, #0x1
  436cfc:	mov	x9, #0x2                   	// #2
  436d00:	mul	x8, x8, x9
  436d04:	add	x8, x8, #0x1
  436d08:	str	x8, [sp, #120]
  436d0c:	b	436d38 <readlinkat@plt+0x33e08>
  436d10:	ldr	x8, [sp, #5152]
  436d14:	ldr	x8, [x8]
  436d18:	mov	x9, xzr
  436d1c:	mul	x8, x9, x8
  436d20:	ldr	x10, [sp, #5152]
  436d24:	ldur	x10, [x10, #-48]
  436d28:	add	x8, x8, x10
  436d2c:	mul	x8, x9, x8
  436d30:	subs	x8, x8, #0x1
  436d34:	str	x8, [sp, #120]
  436d38:	ldr	x8, [sp, #120]
  436d3c:	ldr	x9, [sp, #5152]
  436d40:	ldr	x9, [x9]
  436d44:	sdiv	x8, x8, x9
  436d48:	ldr	x9, [sp, #128]
  436d4c:	cmp	x9, x8
  436d50:	b.lt	437050 <readlinkat@plt+0x34120>  // b.tstop
  436d54:	b	436fe4 <readlinkat@plt+0x340b4>
  436d58:	ldr	x8, [sp, #5152]
  436d5c:	ldr	x8, [x8]
  436d60:	mov	x9, #0xffffffffffffffff    	// #-1
  436d64:	cmp	x8, x9
  436d68:	b.ne	436d78 <readlinkat@plt+0x33e48>  // b.any
  436d6c:	ldr	w8, [sp, #2996]
  436d70:	tbnz	w8, #0, 437050 <readlinkat@plt+0x34120>
  436d74:	b	436fe4 <readlinkat@plt+0x340b4>
  436d78:	ldr	x8, [sp, #5152]
  436d7c:	ldr	x8, [x8]
  436d80:	mov	x9, xzr
  436d84:	mul	x8, x9, x8
  436d88:	ldr	x10, [sp, #5152]
  436d8c:	ldur	x10, [x10, #-48]
  436d90:	add	x8, x8, x10
  436d94:	mul	x8, x9, x8
  436d98:	subs	x8, x8, #0x1
  436d9c:	cmp	x8, #0x0
  436da0:	cset	w11, ge  // ge = tcont
  436da4:	tbnz	w11, #0, 436dec <readlinkat@plt+0x33ebc>
  436da8:	ldr	x8, [sp, #5152]
  436dac:	ldr	x8, [x8]
  436db0:	mov	x9, xzr
  436db4:	mul	x8, x9, x8
  436db8:	ldr	x10, [sp, #5152]
  436dbc:	ldur	x10, [x10, #-48]
  436dc0:	add	x8, x8, x10
  436dc4:	mul	x8, x9, x8
  436dc8:	add	x8, x8, #0x1
  436dcc:	lsl	x8, x8, #62
  436dd0:	subs	x8, x8, #0x1
  436dd4:	mov	x9, #0x2                   	// #2
  436dd8:	mul	x8, x8, x9
  436ddc:	add	x8, x8, #0x1
  436de0:	mvn	x8, x8
  436de4:	str	x8, [sp, #112]
  436de8:	b	436e14 <readlinkat@plt+0x33ee4>
  436dec:	ldr	x8, [sp, #5152]
  436df0:	ldr	x8, [x8]
  436df4:	mov	x9, xzr
  436df8:	mul	x8, x9, x8
  436dfc:	ldr	x10, [sp, #5152]
  436e00:	ldur	x10, [x10, #-48]
  436e04:	add	x8, x8, x10
  436e08:	mul	x8, x9, x8
  436e0c:	add	x8, x8, #0x0
  436e10:	str	x8, [sp, #112]
  436e14:	ldr	x8, [sp, #112]
  436e18:	ldr	x9, [sp, #5152]
  436e1c:	ldr	x9, [x9]
  436e20:	sdiv	x8, x8, x9
  436e24:	ldr	x9, [sp, #5152]
  436e28:	ldur	x9, [x9, #-48]
  436e2c:	cmp	x8, x9
  436e30:	b.lt	437050 <readlinkat@plt+0x34120>  // b.tstop
  436e34:	b	436fe4 <readlinkat@plt+0x340b4>
  436e38:	ldr	x8, [sp, #5152]
  436e3c:	ldr	x8, [x8]
  436e40:	cbnz	x8, 436e50 <readlinkat@plt+0x33f20>
  436e44:	ldr	w8, [sp, #2996]
  436e48:	tbnz	w8, #0, 437050 <readlinkat@plt+0x34120>
  436e4c:	b	436fe4 <readlinkat@plt+0x340b4>
  436e50:	ldr	x8, [sp, #5152]
  436e54:	ldur	x8, [x8, #-48]
  436e58:	cmp	x8, #0x0
  436e5c:	cset	w9, ge  // ge = tcont
  436e60:	tbnz	w9, #0, 436f2c <readlinkat@plt+0x33ffc>
  436e64:	ldr	x8, [sp, #5152]
  436e68:	ldur	x8, [x8, #-48]
  436e6c:	ldr	x9, [sp, #5152]
  436e70:	ldr	x9, [x9]
  436e74:	mov	x10, xzr
  436e78:	mul	x9, x10, x9
  436e7c:	ldr	x11, [sp, #5152]
  436e80:	ldur	x11, [x11, #-48]
  436e84:	add	x9, x9, x11
  436e88:	mul	x9, x10, x9
  436e8c:	subs	x9, x9, #0x1
  436e90:	cmp	x9, #0x0
  436e94:	cset	w12, ge  // ge = tcont
  436e98:	str	x8, [sp, #104]
  436e9c:	tbnz	w12, #0, 436ee4 <readlinkat@plt+0x33fb4>
  436ea0:	ldr	x8, [sp, #5152]
  436ea4:	ldr	x8, [x8]
  436ea8:	mov	x9, xzr
  436eac:	mul	x8, x9, x8
  436eb0:	ldr	x10, [sp, #5152]
  436eb4:	ldur	x10, [x10, #-48]
  436eb8:	add	x8, x8, x10
  436ebc:	mul	x8, x9, x8
  436ec0:	add	x8, x8, #0x1
  436ec4:	lsl	x8, x8, #62
  436ec8:	subs	x8, x8, #0x1
  436ecc:	mov	x9, #0x2                   	// #2
  436ed0:	mul	x8, x8, x9
  436ed4:	add	x8, x8, #0x1
  436ed8:	mvn	x8, x8
  436edc:	str	x8, [sp, #96]
  436ee0:	b	436f0c <readlinkat@plt+0x33fdc>
  436ee4:	ldr	x8, [sp, #5152]
  436ee8:	ldr	x8, [x8]
  436eec:	mov	x9, xzr
  436ef0:	mul	x8, x9, x8
  436ef4:	ldr	x10, [sp, #5152]
  436ef8:	ldur	x10, [x10, #-48]
  436efc:	add	x8, x8, x10
  436f00:	mul	x8, x9, x8
  436f04:	add	x8, x8, #0x0
  436f08:	str	x8, [sp, #96]
  436f0c:	ldr	x8, [sp, #96]
  436f10:	ldr	x9, [sp, #5152]
  436f14:	ldr	x9, [x9]
  436f18:	sdiv	x8, x8, x9
  436f1c:	ldr	x9, [sp, #104]
  436f20:	cmp	x9, x8
  436f24:	b.lt	437050 <readlinkat@plt+0x34120>  // b.tstop
  436f28:	b	436fe4 <readlinkat@plt+0x340b4>
  436f2c:	ldr	x8, [sp, #5152]
  436f30:	ldr	x8, [x8]
  436f34:	mov	x9, xzr
  436f38:	mul	x8, x9, x8
  436f3c:	ldr	x10, [sp, #5152]
  436f40:	ldur	x10, [x10, #-48]
  436f44:	add	x8, x8, x10
  436f48:	mul	x8, x9, x8
  436f4c:	subs	x8, x8, #0x1
  436f50:	cmp	x8, #0x0
  436f54:	cset	w11, ge  // ge = tcont
  436f58:	tbnz	w11, #0, 436f9c <readlinkat@plt+0x3406c>
  436f5c:	ldr	x8, [sp, #5152]
  436f60:	ldr	x8, [x8]
  436f64:	mov	x9, xzr
  436f68:	mul	x8, x9, x8
  436f6c:	ldr	x10, [sp, #5152]
  436f70:	ldur	x10, [x10, #-48]
  436f74:	add	x8, x8, x10
  436f78:	mul	x8, x9, x8
  436f7c:	add	x8, x8, #0x1
  436f80:	lsl	x8, x8, #62
  436f84:	subs	x8, x8, #0x1
  436f88:	mov	x9, #0x2                   	// #2
  436f8c:	mul	x8, x8, x9
  436f90:	add	x8, x8, #0x1
  436f94:	str	x8, [sp, #88]
  436f98:	b	436fc4 <readlinkat@plt+0x34094>
  436f9c:	ldr	x8, [sp, #5152]
  436fa0:	ldr	x8, [x8]
  436fa4:	mov	x9, xzr
  436fa8:	mul	x8, x9, x8
  436fac:	ldr	x10, [sp, #5152]
  436fb0:	ldur	x10, [x10, #-48]
  436fb4:	add	x8, x8, x10
  436fb8:	mul	x8, x9, x8
  436fbc:	subs	x8, x8, #0x1
  436fc0:	str	x8, [sp, #88]
  436fc4:	ldr	x8, [sp, #88]
  436fc8:	ldr	x9, [sp, #5152]
  436fcc:	ldr	x9, [x9]
  436fd0:	sdiv	x8, x8, x9
  436fd4:	ldr	x9, [sp, #5152]
  436fd8:	ldur	x9, [x9, #-48]
  436fdc:	cmp	x8, x9
  436fe0:	b.lt	437050 <readlinkat@plt+0x34120>  // b.tstop
  436fe4:	ldr	x8, [sp, #5152]
  436fe8:	ldur	x8, [x8, #-48]
  436fec:	ldr	x9, [sp, #5152]
  436ff0:	ldr	x9, [x9]
  436ff4:	mul	x8, x8, x9
  436ff8:	mov	x9, xzr
  436ffc:	mul	x8, x9, x8
  437000:	subs	x8, x8, #0x1
  437004:	cmp	x8, #0x0
  437008:	cset	w10, ge  // ge = tcont
  43700c:	tbnz	w10, #0, 437030 <readlinkat@plt+0x34100>
  437010:	ldr	x8, [sp, #5152]
  437014:	ldur	x8, [x8, #-48]
  437018:	ldr	x9, [sp, #5152]
  43701c:	ldr	x9, [x9]
  437020:	mul	x8, x8, x9
  437024:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  437028:	cmp	x8, x9
  43702c:	b.lt	437050 <readlinkat@plt+0x34120>  // b.tstop
  437030:	ldr	x8, [sp, #5152]
  437034:	ldur	x8, [x8, #-48]
  437038:	ldr	x9, [sp, #5152]
  43703c:	ldr	x9, [x9]
  437040:	mul	x8, x8, x9
  437044:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  437048:	cmp	x9, x8
  43704c:	b.ge	437074 <readlinkat@plt+0x34144>  // b.tcont
  437050:	ldr	x8, [sp, #5152]
  437054:	ldur	x8, [x8, #-48]
  437058:	ldr	x9, [sp, #5152]
  43705c:	ldr	x9, [x9]
  437060:	mul	x8, x8, x9
  437064:	str	x8, [sp, #5088]
  437068:	ldr	w10, [sp, #2992]
  43706c:	tbnz	w10, #0, 4375c0 <readlinkat@plt+0x34690>
  437070:	b	4375c4 <readlinkat@plt+0x34694>
  437074:	ldr	x8, [sp, #5152]
  437078:	ldur	x8, [x8, #-48]
  43707c:	ldr	x9, [sp, #5152]
  437080:	ldr	x9, [x9]
  437084:	mul	x8, x8, x9
  437088:	str	x8, [sp, #5088]
  43708c:	ldr	w10, [sp, #2996]
  437090:	tbnz	w10, #0, 4375c0 <readlinkat@plt+0x34690>
  437094:	b	4375c4 <readlinkat@plt+0x34694>
  437098:	ldr	x8, [sp, #5152]
  43709c:	ldr	x8, [x8]
  4370a0:	mov	x9, xzr
  4370a4:	mul	x8, x9, x8
  4370a8:	ldr	x10, [sp, #5152]
  4370ac:	ldur	x10, [x10, #-48]
  4370b0:	add	x8, x8, x10
  4370b4:	mul	x8, x9, x8
  4370b8:	subs	x8, x8, #0x1
  4370bc:	cmp	x8, #0x0
  4370c0:	cset	w11, ge  // ge = tcont
  4370c4:	tbnz	w11, #0, 43710c <readlinkat@plt+0x341dc>
  4370c8:	ldr	x8, [sp, #5152]
  4370cc:	ldr	x8, [x8]
  4370d0:	mov	x9, xzr
  4370d4:	mul	x8, x9, x8
  4370d8:	ldr	x10, [sp, #5152]
  4370dc:	ldur	x10, [x10, #-48]
  4370e0:	add	x8, x8, x10
  4370e4:	mul	x8, x9, x8
  4370e8:	add	x8, x8, #0x1
  4370ec:	lsl	x8, x8, #62
  4370f0:	subs	x8, x8, #0x1
  4370f4:	mov	x9, #0x2                   	// #2
  4370f8:	mul	x8, x8, x9
  4370fc:	add	x8, x8, #0x1
  437100:	mvn	x8, x8
  437104:	str	x8, [sp, #80]
  437108:	b	437134 <readlinkat@plt+0x34204>
  43710c:	ldr	x8, [sp, #5152]
  437110:	ldr	x8, [x8]
  437114:	mov	x9, xzr
  437118:	mul	x8, x9, x8
  43711c:	ldr	x10, [sp, #5152]
  437120:	ldur	x10, [x10, #-48]
  437124:	add	x8, x8, x10
  437128:	mul	x8, x9, x8
  43712c:	add	x8, x8, #0x0
  437130:	str	x8, [sp, #80]
  437134:	ldr	x8, [sp, #80]
  437138:	cbnz	x8, 437194 <readlinkat@plt+0x34264>
  43713c:	ldr	x8, [sp, #5152]
  437140:	ldur	x8, [x8, #-48]
  437144:	cmp	x8, #0x0
  437148:	cset	w9, ge  // ge = tcont
  43714c:	tbnz	w9, #0, 437168 <readlinkat@plt+0x34238>
  437150:	ldr	x8, [sp, #5152]
  437154:	ldr	x8, [x8]
  437158:	mov	x9, xzr
  43715c:	cmp	x9, x8
  437160:	cset	w10, lt  // lt = tstop
  437164:	tbnz	w10, #0, 437578 <readlinkat@plt+0x34648>
  437168:	ldr	x8, [sp, #5152]
  43716c:	ldr	x8, [x8]
  437170:	cmp	x8, #0x0
  437174:	cset	w9, ge  // ge = tcont
  437178:	tbnz	w9, #0, 437194 <readlinkat@plt+0x34264>
  43717c:	ldr	x8, [sp, #5152]
  437180:	ldur	x8, [x8, #-48]
  437184:	mov	x9, xzr
  437188:	cmp	x9, x8
  43718c:	cset	w10, lt  // lt = tstop
  437190:	tbnz	w10, #0, 437578 <readlinkat@plt+0x34648>
  437194:	ldr	x8, [sp, #5152]
  437198:	ldr	x8, [x8]
  43719c:	cmp	x8, #0x0
  4371a0:	cset	w9, ge  // ge = tcont
  4371a4:	tbnz	w9, #0, 437360 <readlinkat@plt+0x34430>
  4371a8:	ldr	x8, [sp, #5152]
  4371ac:	ldur	x8, [x8, #-48]
  4371b0:	cmp	x8, #0x0
  4371b4:	cset	w9, ge  // ge = tcont
  4371b8:	tbnz	w9, #0, 437280 <readlinkat@plt+0x34350>
  4371bc:	ldr	x8, [sp, #5152]
  4371c0:	ldur	x8, [x8, #-48]
  4371c4:	ldr	x9, [sp, #5152]
  4371c8:	ldr	x9, [x9]
  4371cc:	mov	x10, xzr
  4371d0:	mul	x9, x10, x9
  4371d4:	ldr	x11, [sp, #5152]
  4371d8:	ldur	x11, [x11, #-48]
  4371dc:	add	x9, x9, x11
  4371e0:	mul	x9, x10, x9
  4371e4:	subs	x9, x9, #0x1
  4371e8:	cmp	x9, #0x0
  4371ec:	cset	w12, ge  // ge = tcont
  4371f0:	str	x8, [sp, #72]
  4371f4:	tbnz	w12, #0, 437238 <readlinkat@plt+0x34308>
  4371f8:	ldr	x8, [sp, #5152]
  4371fc:	ldr	x8, [x8]
  437200:	mov	x9, xzr
  437204:	mul	x8, x9, x8
  437208:	ldr	x10, [sp, #5152]
  43720c:	ldur	x10, [x10, #-48]
  437210:	add	x8, x8, x10
  437214:	mul	x8, x9, x8
  437218:	add	x8, x8, #0x1
  43721c:	lsl	x8, x8, #62
  437220:	subs	x8, x8, #0x1
  437224:	mov	x9, #0x2                   	// #2
  437228:	mul	x8, x8, x9
  43722c:	add	x8, x8, #0x1
  437230:	str	x8, [sp, #64]
  437234:	b	437260 <readlinkat@plt+0x34330>
  437238:	ldr	x8, [sp, #5152]
  43723c:	ldr	x8, [x8]
  437240:	mov	x9, xzr
  437244:	mul	x8, x9, x8
  437248:	ldr	x10, [sp, #5152]
  43724c:	ldur	x10, [x10, #-48]
  437250:	add	x8, x8, x10
  437254:	mul	x8, x9, x8
  437258:	subs	x8, x8, #0x1
  43725c:	str	x8, [sp, #64]
  437260:	ldr	x8, [sp, #64]
  437264:	ldr	x9, [sp, #5152]
  437268:	ldr	x9, [x9]
  43726c:	sdiv	x8, x8, x9
  437270:	ldr	x9, [sp, #72]
  437274:	cmp	x9, x8
  437278:	b.lt	437578 <readlinkat@plt+0x34648>  // b.tstop
  43727c:	b	43750c <readlinkat@plt+0x345dc>
  437280:	ldr	x8, [sp, #5152]
  437284:	ldr	x8, [x8]
  437288:	mov	x9, #0xffffffffffffffff    	// #-1
  43728c:	cmp	x8, x9
  437290:	b.ne	4372a0 <readlinkat@plt+0x34370>  // b.any
  437294:	ldr	w8, [sp, #2996]
  437298:	tbnz	w8, #0, 437578 <readlinkat@plt+0x34648>
  43729c:	b	43750c <readlinkat@plt+0x345dc>
  4372a0:	ldr	x8, [sp, #5152]
  4372a4:	ldr	x8, [x8]
  4372a8:	mov	x9, xzr
  4372ac:	mul	x8, x9, x8
  4372b0:	ldr	x10, [sp, #5152]
  4372b4:	ldur	x10, [x10, #-48]
  4372b8:	add	x8, x8, x10
  4372bc:	mul	x8, x9, x8
  4372c0:	subs	x8, x8, #0x1
  4372c4:	cmp	x8, #0x0
  4372c8:	cset	w11, ge  // ge = tcont
  4372cc:	tbnz	w11, #0, 437314 <readlinkat@plt+0x343e4>
  4372d0:	ldr	x8, [sp, #5152]
  4372d4:	ldr	x8, [x8]
  4372d8:	mov	x9, xzr
  4372dc:	mul	x8, x9, x8
  4372e0:	ldr	x10, [sp, #5152]
  4372e4:	ldur	x10, [x10, #-48]
  4372e8:	add	x8, x8, x10
  4372ec:	mul	x8, x9, x8
  4372f0:	add	x8, x8, #0x1
  4372f4:	lsl	x8, x8, #62
  4372f8:	subs	x8, x8, #0x1
  4372fc:	mov	x9, #0x2                   	// #2
  437300:	mul	x8, x8, x9
  437304:	add	x8, x8, #0x1
  437308:	mvn	x8, x8
  43730c:	str	x8, [sp, #56]
  437310:	b	43733c <readlinkat@plt+0x3440c>
  437314:	ldr	x8, [sp, #5152]
  437318:	ldr	x8, [x8]
  43731c:	mov	x9, xzr
  437320:	mul	x8, x9, x8
  437324:	ldr	x10, [sp, #5152]
  437328:	ldur	x10, [x10, #-48]
  43732c:	add	x8, x8, x10
  437330:	mul	x8, x9, x8
  437334:	add	x8, x8, #0x0
  437338:	str	x8, [sp, #56]
  43733c:	ldr	x8, [sp, #56]
  437340:	ldr	x9, [sp, #5152]
  437344:	ldr	x9, [x9]
  437348:	sdiv	x8, x8, x9
  43734c:	ldr	x9, [sp, #5152]
  437350:	ldur	x9, [x9, #-48]
  437354:	cmp	x8, x9
  437358:	b.lt	437578 <readlinkat@plt+0x34648>  // b.tstop
  43735c:	b	43750c <readlinkat@plt+0x345dc>
  437360:	ldr	x8, [sp, #5152]
  437364:	ldr	x8, [x8]
  437368:	cbnz	x8, 437378 <readlinkat@plt+0x34448>
  43736c:	ldr	w8, [sp, #2996]
  437370:	tbnz	w8, #0, 437578 <readlinkat@plt+0x34648>
  437374:	b	43750c <readlinkat@plt+0x345dc>
  437378:	ldr	x8, [sp, #5152]
  43737c:	ldur	x8, [x8, #-48]
  437380:	cmp	x8, #0x0
  437384:	cset	w9, ge  // ge = tcont
  437388:	tbnz	w9, #0, 437454 <readlinkat@plt+0x34524>
  43738c:	ldr	x8, [sp, #5152]
  437390:	ldur	x8, [x8, #-48]
  437394:	ldr	x9, [sp, #5152]
  437398:	ldr	x9, [x9]
  43739c:	mov	x10, xzr
  4373a0:	mul	x9, x10, x9
  4373a4:	ldr	x11, [sp, #5152]
  4373a8:	ldur	x11, [x11, #-48]
  4373ac:	add	x9, x9, x11
  4373b0:	mul	x9, x10, x9
  4373b4:	subs	x9, x9, #0x1
  4373b8:	cmp	x9, #0x0
  4373bc:	cset	w12, ge  // ge = tcont
  4373c0:	str	x8, [sp, #48]
  4373c4:	tbnz	w12, #0, 43740c <readlinkat@plt+0x344dc>
  4373c8:	ldr	x8, [sp, #5152]
  4373cc:	ldr	x8, [x8]
  4373d0:	mov	x9, xzr
  4373d4:	mul	x8, x9, x8
  4373d8:	ldr	x10, [sp, #5152]
  4373dc:	ldur	x10, [x10, #-48]
  4373e0:	add	x8, x8, x10
  4373e4:	mul	x8, x9, x8
  4373e8:	add	x8, x8, #0x1
  4373ec:	lsl	x8, x8, #62
  4373f0:	subs	x8, x8, #0x1
  4373f4:	mov	x9, #0x2                   	// #2
  4373f8:	mul	x8, x8, x9
  4373fc:	add	x8, x8, #0x1
  437400:	mvn	x8, x8
  437404:	str	x8, [sp, #40]
  437408:	b	437434 <readlinkat@plt+0x34504>
  43740c:	ldr	x8, [sp, #5152]
  437410:	ldr	x8, [x8]
  437414:	mov	x9, xzr
  437418:	mul	x8, x9, x8
  43741c:	ldr	x10, [sp, #5152]
  437420:	ldur	x10, [x10, #-48]
  437424:	add	x8, x8, x10
  437428:	mul	x8, x9, x8
  43742c:	add	x8, x8, #0x0
  437430:	str	x8, [sp, #40]
  437434:	ldr	x8, [sp, #40]
  437438:	ldr	x9, [sp, #5152]
  43743c:	ldr	x9, [x9]
  437440:	sdiv	x8, x8, x9
  437444:	ldr	x9, [sp, #48]
  437448:	cmp	x9, x8
  43744c:	b.lt	437578 <readlinkat@plt+0x34648>  // b.tstop
  437450:	b	43750c <readlinkat@plt+0x345dc>
  437454:	ldr	x8, [sp, #5152]
  437458:	ldr	x8, [x8]
  43745c:	mov	x9, xzr
  437460:	mul	x8, x9, x8
  437464:	ldr	x10, [sp, #5152]
  437468:	ldur	x10, [x10, #-48]
  43746c:	add	x8, x8, x10
  437470:	mul	x8, x9, x8
  437474:	subs	x8, x8, #0x1
  437478:	cmp	x8, #0x0
  43747c:	cset	w11, ge  // ge = tcont
  437480:	tbnz	w11, #0, 4374c4 <readlinkat@plt+0x34594>
  437484:	ldr	x8, [sp, #5152]
  437488:	ldr	x8, [x8]
  43748c:	mov	x9, xzr
  437490:	mul	x8, x9, x8
  437494:	ldr	x10, [sp, #5152]
  437498:	ldur	x10, [x10, #-48]
  43749c:	add	x8, x8, x10
  4374a0:	mul	x8, x9, x8
  4374a4:	add	x8, x8, #0x1
  4374a8:	lsl	x8, x8, #62
  4374ac:	subs	x8, x8, #0x1
  4374b0:	mov	x9, #0x2                   	// #2
  4374b4:	mul	x8, x8, x9
  4374b8:	add	x8, x8, #0x1
  4374bc:	str	x8, [sp, #32]
  4374c0:	b	4374ec <readlinkat@plt+0x345bc>
  4374c4:	ldr	x8, [sp, #5152]
  4374c8:	ldr	x8, [x8]
  4374cc:	mov	x9, xzr
  4374d0:	mul	x8, x9, x8
  4374d4:	ldr	x10, [sp, #5152]
  4374d8:	ldur	x10, [x10, #-48]
  4374dc:	add	x8, x8, x10
  4374e0:	mul	x8, x9, x8
  4374e4:	subs	x8, x8, #0x1
  4374e8:	str	x8, [sp, #32]
  4374ec:	ldr	x8, [sp, #32]
  4374f0:	ldr	x9, [sp, #5152]
  4374f4:	ldr	x9, [x9]
  4374f8:	sdiv	x8, x8, x9
  4374fc:	ldr	x9, [sp, #5152]
  437500:	ldur	x9, [x9, #-48]
  437504:	cmp	x8, x9
  437508:	b.lt	437578 <readlinkat@plt+0x34648>  // b.tstop
  43750c:	ldr	x8, [sp, #5152]
  437510:	ldur	x8, [x8, #-48]
  437514:	ldr	x9, [sp, #5152]
  437518:	ldr	x9, [x9]
  43751c:	mul	x8, x8, x9
  437520:	mov	x9, xzr
  437524:	mul	x8, x9, x8
  437528:	subs	x8, x8, #0x1
  43752c:	cmp	x8, #0x0
  437530:	cset	w10, ge  // ge = tcont
  437534:	tbnz	w10, #0, 437558 <readlinkat@plt+0x34628>
  437538:	ldr	x8, [sp, #5152]
  43753c:	ldur	x8, [x8, #-48]
  437540:	ldr	x9, [sp, #5152]
  437544:	ldr	x9, [x9]
  437548:	mul	x8, x8, x9
  43754c:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  437550:	cmp	x8, x9
  437554:	b.lt	437578 <readlinkat@plt+0x34648>  // b.tstop
  437558:	ldr	x8, [sp, #5152]
  43755c:	ldur	x8, [x8, #-48]
  437560:	ldr	x9, [sp, #5152]
  437564:	ldr	x9, [x9]
  437568:	mul	x8, x8, x9
  43756c:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  437570:	cmp	x9, x8
  437574:	b.ge	43759c <readlinkat@plt+0x3466c>  // b.tcont
  437578:	ldr	x8, [sp, #5152]
  43757c:	ldur	x8, [x8, #-48]
  437580:	ldr	x9, [sp, #5152]
  437584:	ldr	x9, [x9]
  437588:	mul	x8, x8, x9
  43758c:	str	x8, [sp, #5088]
  437590:	ldr	w10, [sp, #2992]
  437594:	tbnz	w10, #0, 4375c0 <readlinkat@plt+0x34690>
  437598:	b	4375c4 <readlinkat@plt+0x34694>
  43759c:	ldr	x8, [sp, #5152]
  4375a0:	ldur	x8, [x8, #-48]
  4375a4:	ldr	x9, [sp, #5152]
  4375a8:	ldr	x9, [x9]
  4375ac:	mul	x8, x8, x9
  4375b0:	str	x8, [sp, #5088]
  4375b4:	ldr	w10, [sp, #2996]
  4375b8:	tbnz	w10, #0, 4375c0 <readlinkat@plt+0x34690>
  4375bc:	b	4375c4 <readlinkat@plt+0x34694>
  4375c0:	b	437aac <readlinkat@plt+0x34b7c>
  4375c4:	b	4377bc <readlinkat@plt+0x3488c>
  4375c8:	add	x1, sp, #0xd00
  4375cc:	str	xzr, [sp, #3328]
  4375d0:	str	xzr, [sp, #3336]
  4375d4:	str	xzr, [sp, #3344]
  4375d8:	str	xzr, [sp, #3352]
  4375dc:	str	xzr, [sp, #3360]
  4375e0:	str	xzr, [sp, #3368]
  4375e4:	str	wzr, [sp, #3376]
  4375e8:	add	x0, sp, #0x1, lsl #12
  4375ec:	add	x0, x0, #0x3d0
  4375f0:	mov	x2, #0x38                  	// #56
  4375f4:	bl	402760 <memcpy@plt>
  4375f8:	ldr	x8, [sp, #5152]
  4375fc:	ldur	x8, [x8, #-48]
  437600:	str	x8, [sp, #5096]
  437604:	b	4377bc <readlinkat@plt+0x3488c>
  437608:	add	x1, sp, #0xcc8
  43760c:	str	xzr, [sp, #3272]
  437610:	str	xzr, [sp, #3280]
  437614:	str	xzr, [sp, #3288]
  437618:	str	xzr, [sp, #3296]
  43761c:	str	xzr, [sp, #3304]
  437620:	str	xzr, [sp, #3312]
  437624:	str	wzr, [sp, #3320]
  437628:	add	x0, sp, #0x1, lsl #12
  43762c:	add	x0, x0, #0x3d0
  437630:	mov	x2, #0x38                  	// #56
  437634:	bl	402760 <memcpy@plt>
  437638:	ldr	x8, [sp, #5152]
  43763c:	ldur	x8, [x8, #-48]
  437640:	str	x8, [sp, #5104]
  437644:	b	4377bc <readlinkat@plt+0x3488c>
  437648:	add	x1, sp, #0xc90
  43764c:	str	xzr, [sp, #3216]
  437650:	str	xzr, [sp, #3224]
  437654:	str	xzr, [sp, #3232]
  437658:	str	xzr, [sp, #3240]
  43765c:	str	xzr, [sp, #3248]
  437660:	str	xzr, [sp, #3256]
  437664:	str	wzr, [sp, #3264]
  437668:	add	x0, sp, #0x1, lsl #12
  43766c:	add	x0, x0, #0x3d0
  437670:	mov	x2, #0x38                  	// #56
  437674:	bl	402760 <memcpy@plt>
  437678:	ldr	x8, [sp, #5152]
  43767c:	ldur	x8, [x8, #-48]
  437680:	str	x8, [sp, #5112]
  437684:	b	4377bc <readlinkat@plt+0x3488c>
  437688:	add	x1, sp, #0xc58
  43768c:	str	xzr, [sp, #3160]
  437690:	str	xzr, [sp, #3168]
  437694:	str	xzr, [sp, #3176]
  437698:	str	xzr, [sp, #3184]
  43769c:	str	xzr, [sp, #3192]
  4376a0:	str	xzr, [sp, #3200]
  4376a4:	str	wzr, [sp, #3208]
  4376a8:	add	x0, sp, #0x1, lsl #12
  4376ac:	add	x0, x0, #0x3d0
  4376b0:	mov	x2, #0x38                  	// #56
  4376b4:	bl	402760 <memcpy@plt>
  4376b8:	ldr	x8, [sp, #5152]
  4376bc:	ldr	x8, [x8]
  4376c0:	str	x8, [sp, #5088]
  4376c4:	b	4377bc <readlinkat@plt+0x3488c>
  4376c8:	ldr	x8, [sp, #5152]
  4376cc:	ldr	x0, [x8, #8]
  4376d0:	bl	443ce4 <readlinkat@plt+0x40db4>
  4376d4:	tbnz	w0, #0, 4376dc <readlinkat@plt+0x347ac>
  4376d8:	b	4376e0 <readlinkat@plt+0x347b0>
  4376dc:	b	437aac <readlinkat@plt+0x34b7c>
  4376e0:	ldr	x8, [sp, #5152]
  4376e4:	ldr	x8, [x8, #8]
  4376e8:	str	x8, [sp, #5072]
  4376ec:	str	xzr, [sp, #5080]
  4376f0:	b	4377bc <readlinkat@plt+0x3488c>
  4376f4:	ldr	x8, [sp, #5152]
  4376f8:	ldr	x0, [x8, #8]
  4376fc:	bl	443ce4 <readlinkat@plt+0x40db4>
  437700:	tbnz	w0, #0, 437708 <readlinkat@plt+0x347d8>
  437704:	b	43770c <readlinkat@plt+0x347dc>
  437708:	b	437aac <readlinkat@plt+0x34b7c>
  43770c:	ldr	x8, [sp, #5152]
  437710:	ldr	x8, [x8, #8]
  437714:	str	x8, [sp, #5072]
  437718:	str	xzr, [sp, #5080]
  43771c:	b	4377bc <readlinkat@plt+0x3488c>
  437720:	ldur	x0, [x29, #-8]
  437724:	ldr	x8, [sp, #5152]
  437728:	ldr	q0, [x8]
  43772c:	add	x1, sp, #0xc40
  437730:	str	q0, [sp, #3136]
  437734:	ldr	x8, [x8, #16]
  437738:	str	x8, [sp, #3152]
  43773c:	bl	443d54 <readlinkat@plt+0x40e24>
  437740:	b	4377bc <readlinkat@plt+0x3488c>
  437744:	ldur	x0, [x29, #-8]
  437748:	ldr	x8, [sp, #5152]
  43774c:	ldur	q0, [x8, #-56]
  437750:	add	x1, sp, #0xc20
  437754:	str	q0, [sp, #3104]
  437758:	ldur	x8, [x8, #-40]
  43775c:	str	x8, [sp, #3120]
  437760:	bl	443d54 <readlinkat@plt+0x40e24>
  437764:	ldur	x0, [x29, #-8]
  437768:	ldr	x1, [sp, #5152]
  43776c:	add	x8, sp, #0xbe8
  437770:	str	x0, [sp, #24]
  437774:	mov	x0, x8
  437778:	mov	x2, #0x38                  	// #56
  43777c:	str	x8, [sp, #16]
  437780:	bl	402760 <memcpy@plt>
  437784:	ldr	x0, [sp, #24]
  437788:	ldr	x1, [sp, #16]
  43778c:	mov	w2, #0x1                   	// #1
  437790:	bl	4409c8 <readlinkat@plt+0x3da98>
  437794:	tbnz	w0, #0, 43779c <readlinkat@plt+0x3486c>
  437798:	b	437aac <readlinkat@plt+0x34b7c>
  43779c:	b	4377bc <readlinkat@plt+0x3488c>
  4377a0:	mov	x8, #0xffffffffffffffff    	// #-1
  4377a4:	str	x8, [sp, #5072]
  4377a8:	b	4377bc <readlinkat@plt+0x3488c>
  4377ac:	ldr	x8, [sp, #5152]
  4377b0:	ldr	x8, [x8, #8]
  4377b4:	str	x8, [sp, #5072]
  4377b8:	b	4377bc <readlinkat@plt+0x3488c>
  4377bc:	ldrsw	x8, [sp, #5068]
  4377c0:	ldr	x9, [sp, #5152]
  4377c4:	mov	x10, #0x38                  	// #56
  4377c8:	mneg	x8, x8, x10
  4377cc:	add	x8, x9, x8
  4377d0:	str	x8, [sp, #5152]
  4377d4:	ldrsw	x8, [sp, #5068]
  4377d8:	ldur	x9, [x29, #-144]
  4377dc:	mov	x10, #0x2                   	// #2
  4377e0:	mneg	x8, x8, x10
  4377e4:	add	x8, x9, x8
  4377e8:	stur	x8, [x29, #-144]
  4377ec:	mov	w11, wzr
  4377f0:	str	wzr, [sp, #5068]
  4377f4:	ldr	x8, [sp, #5152]
  4377f8:	add	x8, x8, #0x38
  4377fc:	str	x8, [sp, #5152]
  437800:	mov	x0, x8
  437804:	add	x1, sp, #0x1, lsl #12
  437808:	add	x1, x1, #0x3d0
  43780c:	mov	x2, #0x38                  	// #56
  437810:	str	w11, [sp, #12]
  437814:	bl	402760 <memcpy@plt>
  437818:	ldrsw	x8, [sp, #5140]
  43781c:	adrp	x9, 47d000 <renameat2@@Base+0x9768>
  437820:	add	x9, x9, #0x648
  437824:	ldrb	w11, [x9, x8]
  437828:	str	w11, [sp, #5140]
  43782c:	ldr	w11, [sp, #5140]
  437830:	subs	w11, w11, #0x1c
  437834:	adrp	x8, 47d000 <renameat2@@Base+0x9768>
  437838:	add	x8, x8, #0x6a4
  43783c:	ldrsb	w11, [x8, w11, sxtw]
  437840:	ldur	x8, [x29, #-144]
  437844:	ldrsh	w12, [x8]
  437848:	add	w11, w11, w12
  43784c:	stur	w11, [x29, #-80]
  437850:	ldur	w11, [x29, #-80]
  437854:	ldr	w12, [sp, #12]
  437858:	cmp	w12, w11
  43785c:	cset	w11, gt
  437860:	tbnz	w11, #0, 4378a0 <readlinkat@plt+0x34970>
  437864:	ldur	w8, [x29, #-80]
  437868:	cmp	w8, #0x70
  43786c:	b.gt	4378a0 <readlinkat@plt+0x34970>
  437870:	ldursw	x8, [x29, #-80]
  437874:	ldr	x9, [sp, #3008]
  437878:	ldrsb	w10, [x9, x8]
  43787c:	ldur	x8, [x29, #-144]
  437880:	ldrsh	w11, [x8]
  437884:	cmp	w10, w11
  437888:	b.ne	4378a0 <readlinkat@plt+0x34970>  // b.any
  43788c:	ldursw	x8, [x29, #-80]
  437890:	ldr	x9, [sp, #3000]
  437894:	ldrb	w10, [x9, x8]
  437898:	stur	w10, [x29, #-80]
  43789c:	b	4378b8 <readlinkat@plt+0x34988>
  4378a0:	ldr	w8, [sp, #5140]
  4378a4:	subs	w8, w8, #0x1c
  4378a8:	adrp	x9, 47d000 <renameat2@@Base+0x9768>
  4378ac:	add	x9, x9, #0x6be
  4378b0:	ldrsb	w8, [x9, w8, sxtw]
  4378b4:	stur	w8, [x29, #-80]
  4378b8:	b	41f5b0 <readlinkat@plt+0x1c680>
  4378bc:	ldur	w8, [x29, #-12]
  4378c0:	mov	w9, #0xfffffffe            	// #-2
  4378c4:	cmp	w8, w9
  4378c8:	b.ne	4378d8 <readlinkat@plt+0x349a8>  // b.any
  4378cc:	mov	w8, #0xfffffffe            	// #-2
  4378d0:	str	w8, [sp, #8]
  4378d4:	b	437908 <readlinkat@plt+0x349d8>
  4378d8:	ldur	w8, [x29, #-12]
  4378dc:	cmp	w8, #0x115
  4378e0:	b.hi	4378f8 <readlinkat@plt+0x349c8>  // b.pmore
  4378e4:	ldursw	x8, [x29, #-12]
  4378e8:	ldr	x9, [sp, #3016]
  4378ec:	ldrb	w10, [x9, x8]
  4378f0:	str	w10, [sp, #4]
  4378f4:	b	437900 <readlinkat@plt+0x349d0>
  4378f8:	mov	w8, #0x2                   	// #2
  4378fc:	str	w8, [sp, #4]
  437900:	ldr	w8, [sp, #4]
  437904:	str	w8, [sp, #8]
  437908:	ldr	w8, [sp, #8]
  43790c:	str	w8, [sp, #5132]
  437910:	ldur	w8, [x29, #-84]
  437914:	cbnz	w8, 437934 <readlinkat@plt+0x34a04>
  437918:	ldur	w8, [x29, #-76]
  43791c:	add	w8, w8, #0x1
  437920:	stur	w8, [x29, #-76]
  437924:	ldur	x0, [x29, #-8]
  437928:	adrp	x1, 47e000 <renameat2@@Base+0xa768>
  43792c:	add	x1, x1, #0x18f
  437930:	bl	443ee4 <readlinkat@plt+0x40fb4>
  437934:	ldur	w8, [x29, #-84]
  437938:	cmp	w8, #0x3
  43793c:	b.ne	437980 <readlinkat@plt+0x34a50>  // b.any
  437940:	ldur	w8, [x29, #-12]
  437944:	cmp	w8, #0x0
  437948:	cset	w8, gt
  43794c:	tbnz	w8, #0, 437960 <readlinkat@plt+0x34a30>
  437950:	ldur	w8, [x29, #-12]
  437954:	cbnz	w8, 43795c <readlinkat@plt+0x34a2c>
  437958:	b	437aac <readlinkat@plt+0x34b7c>
  43795c:	b	437980 <readlinkat@plt+0x34a50>
  437960:	ldr	w1, [sp, #5132]
  437964:	ldur	x3, [x29, #-8]
  437968:	adrp	x0, 47e000 <renameat2@@Base+0xa768>
  43796c:	add	x0, x0, #0x19c
  437970:	sub	x2, x29, #0x48
  437974:	bl	443f00 <readlinkat@plt+0x40fd0>
  437978:	mov	w8, #0xfffffffe            	// #-2
  43797c:	stur	w8, [x29, #-12]
  437980:	mov	w8, #0x3                   	// #3
  437984:	stur	w8, [x29, #-84]
  437988:	ldursw	x8, [x29, #-80]
  43798c:	adrp	x9, 47d000 <renameat2@@Base+0x9768>
  437990:	add	x9, x9, #0x310
  437994:	ldrsb	w10, [x9, x8]
  437998:	str	w10, [sp, #5140]
  43799c:	ldr	w10, [sp, #5140]
  4379a0:	mov	w11, #0xffffffa3            	// #-93
  4379a4:	cmp	w10, w11
  4379a8:	b.eq	437a14 <readlinkat@plt+0x34ae4>  // b.none
  4379ac:	ldr	w8, [sp, #5140]
  4379b0:	add	w8, w8, #0x1
  4379b4:	str	w8, [sp, #5140]
  4379b8:	ldr	w8, [sp, #5140]
  4379bc:	mov	w9, wzr
  4379c0:	cmp	w9, w8
  4379c4:	cset	w8, gt
  4379c8:	tbnz	w8, #0, 437a14 <readlinkat@plt+0x34ae4>
  4379cc:	ldr	w8, [sp, #5140]
  4379d0:	cmp	w8, #0x70
  4379d4:	b.gt	437a14 <readlinkat@plt+0x34ae4>
  4379d8:	ldrsw	x8, [sp, #5140]
  4379dc:	ldr	x9, [sp, #3008]
  4379e0:	ldrsb	w10, [x9, x8]
  4379e4:	cmp	w10, #0x1
  4379e8:	b.ne	437a14 <readlinkat@plt+0x34ae4>  // b.any
  4379ec:	ldrsw	x8, [sp, #5140]
  4379f0:	ldr	x9, [sp, #3000]
  4379f4:	ldrb	w10, [x9, x8]
  4379f8:	str	w10, [sp, #5140]
  4379fc:	ldr	w10, [sp, #5140]
  437a00:	mov	w11, wzr
  437a04:	cmp	w11, w10
  437a08:	cset	w10, ge  // ge = tcont
  437a0c:	tbnz	w10, #0, 437a14 <readlinkat@plt+0x34ae4>
  437a10:	b	437a7c <readlinkat@plt+0x34b4c>
  437a14:	ldur	x8, [x29, #-144]
  437a18:	ldur	x9, [x29, #-136]
  437a1c:	cmp	x8, x9
  437a20:	b.ne	437a28 <readlinkat@plt+0x34af8>  // b.any
  437a24:	b	437aac <readlinkat@plt+0x34b7c>
  437a28:	ldursw	x8, [x29, #-80]
  437a2c:	adrp	x9, 47d000 <renameat2@@Base+0x9768>
  437a30:	add	x9, x9, #0x6d8
  437a34:	ldrb	w1, [x9, x8]
  437a38:	ldr	x2, [sp, #5152]
  437a3c:	ldur	x3, [x29, #-8]
  437a40:	adrp	x0, 47e000 <renameat2@@Base+0xa768>
  437a44:	add	x0, x0, #0x1ae
  437a48:	bl	443f00 <readlinkat@plt+0x40fd0>
  437a4c:	ldr	x8, [sp, #5152]
  437a50:	mov	x9, #0xffffffffffffffc8    	// #-56
  437a54:	add	x8, x8, x9
  437a58:	str	x8, [sp, #5152]
  437a5c:	ldur	x8, [x29, #-144]
  437a60:	mov	x9, #0xfffffffffffffffe    	// #-2
  437a64:	add	x8, x8, x9
  437a68:	stur	x8, [x29, #-144]
  437a6c:	ldur	x8, [x29, #-144]
  437a70:	ldrsh	w10, [x8]
  437a74:	stur	w10, [x29, #-80]
  437a78:	b	437988 <readlinkat@plt+0x34a58>
  437a7c:	ldr	x8, [sp, #5152]
  437a80:	add	x8, x8, #0x38
  437a84:	str	x8, [sp, #5152]
  437a88:	mov	x0, x8
  437a8c:	sub	x1, x29, #0x48
  437a90:	mov	x2, #0x38                  	// #56
  437a94:	bl	402760 <memcpy@plt>
  437a98:	ldr	w9, [sp, #5140]
  437a9c:	stur	w9, [x29, #-80]
  437aa0:	b	41f5b0 <readlinkat@plt+0x1c680>
  437aa4:	str	wzr, [sp, #5136]
  437aa8:	b	437ad0 <readlinkat@plt+0x34ba0>
  437aac:	mov	w8, #0x1                   	// #1
  437ab0:	str	w8, [sp, #5136]
  437ab4:	b	437ad0 <readlinkat@plt+0x34ba0>
  437ab8:	ldur	x0, [x29, #-8]
  437abc:	adrp	x1, 47e000 <renameat2@@Base+0xa768>
  437ac0:	add	x1, x1, #0x1bd
  437ac4:	bl	443ee4 <readlinkat@plt+0x40fb4>
  437ac8:	mov	w8, #0x2                   	// #2
  437acc:	str	w8, [sp, #5136]
  437ad0:	ldur	w8, [x29, #-12]
  437ad4:	mov	w9, #0xfffffffe            	// #-2
  437ad8:	cmp	w8, w9
  437adc:	b.eq	437b28 <readlinkat@plt+0x34bf8>  // b.none
  437ae0:	ldur	w8, [x29, #-12]
  437ae4:	cmp	w8, #0x115
  437ae8:	b.hi	437b00 <readlinkat@plt+0x34bd0>  // b.pmore
  437aec:	ldursw	x8, [x29, #-12]
  437af0:	ldr	x9, [sp, #3016]
  437af4:	ldrb	w10, [x9, x8]
  437af8:	str	w10, [sp]
  437afc:	b	437b08 <readlinkat@plt+0x34bd8>
  437b00:	mov	w8, #0x2                   	// #2
  437b04:	str	w8, [sp]
  437b08:	ldr	w8, [sp]
  437b0c:	str	w8, [sp, #5132]
  437b10:	ldr	w1, [sp, #5132]
  437b14:	ldur	x3, [x29, #-8]
  437b18:	adrp	x0, 47e000 <renameat2@@Base+0xa768>
  437b1c:	add	x0, x0, #0x1ce
  437b20:	sub	x2, x29, #0x48
  437b24:	bl	443f00 <readlinkat@plt+0x40fd0>
  437b28:	ldrsw	x8, [sp, #5068]
  437b2c:	ldr	x9, [sp, #5152]
  437b30:	mov	x10, #0x38                  	// #56
  437b34:	mneg	x8, x8, x10
  437b38:	add	x8, x9, x8
  437b3c:	str	x8, [sp, #5152]
  437b40:	ldrsw	x8, [sp, #5068]
  437b44:	ldur	x9, [x29, #-144]
  437b48:	mov	x10, #0x2                   	// #2
  437b4c:	mneg	x8, x8, x10
  437b50:	add	x8, x9, x8
  437b54:	stur	x8, [x29, #-144]
  437b58:	ldur	x8, [x29, #-144]
  437b5c:	ldur	x9, [x29, #-136]
  437b60:	cmp	x8, x9
  437b64:	b.eq	437bb4 <readlinkat@plt+0x34c84>  // b.none
  437b68:	ldur	x8, [x29, #-144]
  437b6c:	ldrsh	x8, [x8]
  437b70:	adrp	x9, 47d000 <renameat2@@Base+0x9768>
  437b74:	add	x9, x9, #0x6d8
  437b78:	ldrb	w1, [x9, x8]
  437b7c:	ldr	x2, [sp, #5152]
  437b80:	ldur	x3, [x29, #-8]
  437b84:	adrp	x0, 47e000 <renameat2@@Base+0xa768>
  437b88:	add	x0, x0, #0x1ec
  437b8c:	bl	443f00 <readlinkat@plt+0x40fd0>
  437b90:	ldr	x8, [sp, #5152]
  437b94:	mov	x9, #0xffffffffffffffc8    	// #-56
  437b98:	add	x8, x8, x9
  437b9c:	str	x8, [sp, #5152]
  437ba0:	ldur	x8, [x29, #-144]
  437ba4:	mov	x9, #0xfffffffffffffffe    	// #-2
  437ba8:	add	x8, x8, x9
  437bac:	stur	x8, [x29, #-144]
  437bb0:	b	437b58 <readlinkat@plt+0x34c28>
  437bb4:	ldur	x8, [x29, #-136]
  437bb8:	sub	x9, x29, #0x7c
  437bbc:	cmp	x8, x9
  437bc0:	b.eq	437bcc <readlinkat@plt+0x34c9c>  // b.none
  437bc4:	ldur	x0, [x29, #-136]
  437bc8:	bl	402c30 <free@plt>
  437bcc:	ldr	w0, [sp, #5136]
  437bd0:	add	sp, sp, #0x1, lsl #12
  437bd4:	add	sp, sp, #0x920
  437bd8:	ldr	x28, [sp, #16]
  437bdc:	ldp	x29, x30, [sp], #32
  437be0:	ret
  437be4:	stp	x29, x30, [sp, #-32]!
  437be8:	str	x28, [sp, #16]
  437bec:	mov	x29, sp
  437bf0:	sub	sp, sp, #0xb90
  437bf4:	mov	w8, #0x0                   	// #0
  437bf8:	mov	w9, #0x1                   	// #1
  437bfc:	stur	x0, [x29, #-16]
  437c00:	stur	x1, [x29, #-24]
  437c04:	stur	w8, [x29, #-124]
  437c08:	stur	w9, [x29, #-128]
  437c0c:	ldur	x8, [x29, #-24]
  437c10:	ldr	x8, [x8]
  437c14:	ldrb	w9, [x8]
  437c18:	sturb	w9, [x29, #-25]
  437c1c:	ldurb	w0, [x29, #-25]
  437c20:	bl	476310 <renameat2@@Base+0x2a78>
  437c24:	tbnz	w0, #0, 437c2c <readlinkat@plt+0x34cfc>
  437c28:	b	437c40 <readlinkat@plt+0x34d10>
  437c2c:	ldur	x8, [x29, #-24]
  437c30:	ldr	x9, [x8]
  437c34:	add	x9, x9, #0x1
  437c38:	str	x9, [x8]
  437c3c:	b	437c0c <readlinkat@plt+0x34cdc>
  437c40:	ldurb	w0, [x29, #-25]
  437c44:	bl	476168 <renameat2@@Base+0x28d0>
  437c48:	tbnz	w0, #0, 437c64 <readlinkat@plt+0x34d34>
  437c4c:	ldurb	w8, [x29, #-25]
  437c50:	cmp	w8, #0x2d
  437c54:	b.eq	437c64 <readlinkat@plt+0x34d34>  // b.none
  437c58:	ldurb	w8, [x29, #-25]
  437c5c:	cmp	w8, #0x2b
  437c60:	b.ne	43f710 <readlinkat@plt+0x3c7e0>  // b.any
  437c64:	stur	xzr, [x29, #-56]
  437c68:	ldurb	w8, [x29, #-25]
  437c6c:	cmp	w8, #0x2d
  437c70:	b.eq	437c80 <readlinkat@plt+0x34d50>  // b.none
  437c74:	ldurb	w8, [x29, #-25]
  437c78:	cmp	w8, #0x2b
  437c7c:	b.ne	437cd8 <readlinkat@plt+0x34da8>  // b.any
  437c80:	ldurb	w8, [x29, #-25]
  437c84:	mov	w9, #0x1                   	// #1
  437c88:	mov	w10, #0xffffffff            	// #-1
  437c8c:	cmp	w8, #0x2d
  437c90:	csel	w8, w10, w9, eq  // eq = none
  437c94:	stur	w8, [x29, #-44]
  437c98:	ldur	x8, [x29, #-24]
  437c9c:	ldr	x9, [x8]
  437ca0:	add	x10, x9, #0x1
  437ca4:	str	x10, [x8]
  437ca8:	ldrb	w11, [x9, #1]
  437cac:	sturb	w11, [x29, #-25]
  437cb0:	ldurb	w0, [x29, #-25]
  437cb4:	bl	476310 <renameat2@@Base+0x2a78>
  437cb8:	tbnz	w0, #0, 437cc0 <readlinkat@plt+0x34d90>
  437cbc:	b	437cc4 <readlinkat@plt+0x34d94>
  437cc0:	b	437c98 <readlinkat@plt+0x34d68>
  437cc4:	ldurb	w0, [x29, #-25]
  437cc8:	bl	476168 <renameat2@@Base+0x28d0>
  437ccc:	tbnz	w0, #0, 437cd4 <readlinkat@plt+0x34da4>
  437cd0:	b	437c0c <readlinkat@plt+0x34cdc>
  437cd4:	b	437cdc <readlinkat@plt+0x34dac>
  437cd8:	stur	wzr, [x29, #-44]
  437cdc:	ldur	x8, [x29, #-24]
  437ce0:	ldr	x8, [x8]
  437ce4:	stur	x8, [x29, #-40]
  437ce8:	ldur	w8, [x29, #-124]
  437cec:	tbnz	w8, #0, 437cf4 <readlinkat@plt+0x34dc4>
  437cf0:	b	438530 <readlinkat@plt+0x35600>
  437cf4:	ldur	w8, [x29, #-124]
  437cf8:	tbnz	w8, #0, 437d00 <readlinkat@plt+0x34dd0>
  437cfc:	b	438188 <readlinkat@plt+0x35258>
  437d00:	ldur	x8, [x29, #-56]
  437d04:	lsl	w8, w8, #24
  437d08:	asr	w8, w8, #24
  437d0c:	mov	w9, wzr
  437d10:	add	w8, w8, #0x0
  437d14:	mul	w8, w9, w8
  437d18:	subs	w8, w8, #0x1
  437d1c:	cmp	w8, #0x0
  437d20:	cset	w8, ge  // ge = tcont
  437d24:	tbnz	w8, #0, 437d64 <readlinkat@plt+0x34e34>
  437d28:	ldur	x8, [x29, #-56]
  437d2c:	lsl	w8, w8, #24
  437d30:	asr	w8, w8, #24
  437d34:	mov	w9, wzr
  437d38:	add	w8, w8, #0x0
  437d3c:	mul	w8, w9, w8
  437d40:	add	w8, w8, #0x1
  437d44:	lsl	w8, w8, #30
  437d48:	subs	w8, w8, #0x1
  437d4c:	mov	w9, #0x2                   	// #2
  437d50:	mul	w8, w8, w9
  437d54:	add	w8, w8, #0x1
  437d58:	mvn	w8, w8
  437d5c:	stur	w8, [x29, #-132]
  437d60:	b	437d84 <readlinkat@plt+0x34e54>
  437d64:	ldur	x8, [x29, #-56]
  437d68:	lsl	w8, w8, #24
  437d6c:	asr	w8, w8, #24
  437d70:	mov	w9, wzr
  437d74:	add	w8, w8, #0x0
  437d78:	mul	w8, w9, w8
  437d7c:	add	w8, w8, #0x0
  437d80:	stur	w8, [x29, #-132]
  437d84:	ldur	w8, [x29, #-132]
  437d88:	cbnz	w8, 437da4 <readlinkat@plt+0x34e74>
  437d8c:	ldur	x8, [x29, #-56]
  437d90:	lsl	w8, w8, #24
  437d94:	asr	w8, w8, #24
  437d98:	cmp	w8, #0x0
  437d9c:	cset	w8, lt  // lt = tstop
  437da0:	tbnz	w8, #0, 438128 <readlinkat@plt+0x351f8>
  437da4:	ldur	w8, [x29, #-124]
  437da8:	tbnz	w8, #0, 437db0 <readlinkat@plt+0x34e80>
  437dac:	b	437f38 <readlinkat@plt+0x35008>
  437db0:	ldur	x8, [x29, #-56]
  437db4:	lsl	w8, w8, #24
  437db8:	asr	w8, w8, #24
  437dbc:	cmp	w8, #0x0
  437dc0:	cset	w8, ge  // ge = tcont
  437dc4:	tbnz	w8, #0, 437e78 <readlinkat@plt+0x34f48>
  437dc8:	ldur	x8, [x29, #-56]
  437dcc:	lsl	w8, w8, #24
  437dd0:	mov	x9, #0x18                  	// #24
  437dd4:	asr	w8, w8, w9
  437dd8:	ldur	x10, [x29, #-56]
  437ddc:	lsl	w9, w10, #24
  437de0:	asr	w9, w9, #24
  437de4:	mov	w10, wzr
  437de8:	add	w9, w9, #0x0
  437dec:	mul	w9, w10, w9
  437df0:	subs	w9, w9, #0x1
  437df4:	cmp	w9, #0x0
  437df8:	cset	w9, ge  // ge = tcont
  437dfc:	stur	w8, [x29, #-136]
  437e00:	tbnz	w9, #0, 437e3c <readlinkat@plt+0x34f0c>
  437e04:	ldur	x8, [x29, #-56]
  437e08:	lsl	w8, w8, #24
  437e0c:	asr	w8, w8, #24
  437e10:	mov	w9, wzr
  437e14:	add	w8, w8, #0x0
  437e18:	mul	w8, w9, w8
  437e1c:	add	w8, w8, #0x1
  437e20:	lsl	w8, w8, #30
  437e24:	subs	w8, w8, #0x1
  437e28:	mov	w9, #0x2                   	// #2
  437e2c:	mul	w8, w8, w9
  437e30:	add	w8, w8, #0x1
  437e34:	stur	w8, [x29, #-140]
  437e38:	b	437e5c <readlinkat@plt+0x34f2c>
  437e3c:	ldur	x8, [x29, #-56]
  437e40:	lsl	w8, w8, #24
  437e44:	asr	w8, w8, #24
  437e48:	mov	w9, wzr
  437e4c:	add	w8, w8, #0x0
  437e50:	mul	w8, w9, w8
  437e54:	subs	w8, w8, #0x1
  437e58:	stur	w8, [x29, #-140]
  437e5c:	ldur	w8, [x29, #-140]
  437e60:	mov	w9, #0xa                   	// #10
  437e64:	sdiv	w8, w8, w9
  437e68:	ldur	w9, [x29, #-136]
  437e6c:	cmp	w9, w8
  437e70:	b.lt	438128 <readlinkat@plt+0x351f8>  // b.tstop
  437e74:	b	4380bc <readlinkat@plt+0x3518c>
  437e78:	ldur	w8, [x29, #-124]
  437e7c:	tbnz	w8, #0, 437e84 <readlinkat@plt+0x34f54>
  437e80:	b	437e90 <readlinkat@plt+0x34f60>
  437e84:	ldur	w8, [x29, #-124]
  437e88:	tbnz	w8, #0, 438128 <readlinkat@plt+0x351f8>
  437e8c:	b	4380bc <readlinkat@plt+0x3518c>
  437e90:	ldur	x8, [x29, #-56]
  437e94:	lsl	w8, w8, #24
  437e98:	asr	w8, w8, #24
  437e9c:	mov	w9, wzr
  437ea0:	add	w8, w8, #0x0
  437ea4:	mul	w8, w9, w8
  437ea8:	subs	w8, w8, #0x1
  437eac:	cmp	w8, #0x0
  437eb0:	cset	w8, ge  // ge = tcont
  437eb4:	tbnz	w8, #0, 437ef4 <readlinkat@plt+0x34fc4>
  437eb8:	ldur	x8, [x29, #-56]
  437ebc:	lsl	w8, w8, #24
  437ec0:	asr	w8, w8, #24
  437ec4:	mov	w9, wzr
  437ec8:	add	w8, w8, #0x0
  437ecc:	mul	w8, w9, w8
  437ed0:	add	w8, w8, #0x1
  437ed4:	lsl	w8, w8, #30
  437ed8:	subs	w8, w8, #0x1
  437edc:	mov	w9, #0x2                   	// #2
  437ee0:	mul	w8, w8, w9
  437ee4:	add	w8, w8, #0x1
  437ee8:	mvn	w8, w8
  437eec:	stur	w8, [x29, #-144]
  437ef0:	b	437f14 <readlinkat@plt+0x34fe4>
  437ef4:	ldur	x8, [x29, #-56]
  437ef8:	lsl	w8, w8, #24
  437efc:	asr	w8, w8, #24
  437f00:	mov	w9, wzr
  437f04:	add	w8, w8, #0x0
  437f08:	mul	w8, w9, w8
  437f0c:	add	w8, w8, #0x0
  437f10:	stur	w8, [x29, #-144]
  437f14:	ldur	w8, [x29, #-144]
  437f18:	mov	w9, #0xa                   	// #10
  437f1c:	sdiv	w8, w8, w9
  437f20:	ldur	x10, [x29, #-56]
  437f24:	lsl	w9, w10, #24
  437f28:	asr	w9, w9, #24
  437f2c:	cmp	w8, w9
  437f30:	b.lt	438128 <readlinkat@plt+0x351f8>  // b.tstop
  437f34:	b	4380bc <readlinkat@plt+0x3518c>
  437f38:	ldur	w8, [x29, #-124]
  437f3c:	tbnz	w8, #0, 437f44 <readlinkat@plt+0x35014>
  437f40:	b	437f50 <readlinkat@plt+0x35020>
  437f44:	ldur	w8, [x29, #-124]
  437f48:	tbnz	w8, #0, 438128 <readlinkat@plt+0x351f8>
  437f4c:	b	4380bc <readlinkat@plt+0x3518c>
  437f50:	ldur	x8, [x29, #-56]
  437f54:	lsl	w8, w8, #24
  437f58:	asr	w8, w8, #24
  437f5c:	cmp	w8, #0x0
  437f60:	cset	w8, ge  // ge = tcont
  437f64:	tbnz	w8, #0, 43801c <readlinkat@plt+0x350ec>
  437f68:	ldur	x8, [x29, #-56]
  437f6c:	lsl	w8, w8, #24
  437f70:	mov	x9, #0x18                  	// #24
  437f74:	asr	w8, w8, w9
  437f78:	ldur	x10, [x29, #-56]
  437f7c:	lsl	w9, w10, #24
  437f80:	asr	w9, w9, #24
  437f84:	mov	w10, wzr
  437f88:	add	w9, w9, #0x0
  437f8c:	mul	w9, w10, w9
  437f90:	subs	w9, w9, #0x1
  437f94:	cmp	w9, #0x0
  437f98:	cset	w9, ge  // ge = tcont
  437f9c:	stur	w8, [x29, #-148]
  437fa0:	tbnz	w9, #0, 437fe0 <readlinkat@plt+0x350b0>
  437fa4:	ldur	x8, [x29, #-56]
  437fa8:	lsl	w8, w8, #24
  437fac:	asr	w8, w8, #24
  437fb0:	mov	w9, wzr
  437fb4:	add	w8, w8, #0x0
  437fb8:	mul	w8, w9, w8
  437fbc:	add	w8, w8, #0x1
  437fc0:	lsl	w8, w8, #30
  437fc4:	subs	w8, w8, #0x1
  437fc8:	mov	w9, #0x2                   	// #2
  437fcc:	mul	w8, w8, w9
  437fd0:	add	w8, w8, #0x1
  437fd4:	mvn	w8, w8
  437fd8:	stur	w8, [x29, #-152]
  437fdc:	b	438000 <readlinkat@plt+0x350d0>
  437fe0:	ldur	x8, [x29, #-56]
  437fe4:	lsl	w8, w8, #24
  437fe8:	asr	w8, w8, #24
  437fec:	mov	w9, wzr
  437ff0:	add	w8, w8, #0x0
  437ff4:	mul	w8, w9, w8
  437ff8:	add	w8, w8, #0x0
  437ffc:	stur	w8, [x29, #-152]
  438000:	ldur	w8, [x29, #-152]
  438004:	mov	w9, #0xa                   	// #10
  438008:	sdiv	w8, w8, w9
  43800c:	ldur	w9, [x29, #-148]
  438010:	cmp	w9, w8
  438014:	b.lt	438128 <readlinkat@plt+0x351f8>  // b.tstop
  438018:	b	4380bc <readlinkat@plt+0x3518c>
  43801c:	ldur	x8, [x29, #-56]
  438020:	lsl	w8, w8, #24
  438024:	asr	w8, w8, #24
  438028:	mov	w9, wzr
  43802c:	add	w8, w8, #0x0
  438030:	mul	w8, w9, w8
  438034:	subs	w8, w8, #0x1
  438038:	cmp	w8, #0x0
  43803c:	cset	w8, ge  // ge = tcont
  438040:	tbnz	w8, #0, 43807c <readlinkat@plt+0x3514c>
  438044:	ldur	x8, [x29, #-56]
  438048:	lsl	w8, w8, #24
  43804c:	asr	w8, w8, #24
  438050:	mov	w9, wzr
  438054:	add	w8, w8, #0x0
  438058:	mul	w8, w9, w8
  43805c:	add	w8, w8, #0x1
  438060:	lsl	w8, w8, #30
  438064:	subs	w8, w8, #0x1
  438068:	mov	w9, #0x2                   	// #2
  43806c:	mul	w8, w8, w9
  438070:	add	w8, w8, #0x1
  438074:	stur	w8, [x29, #-156]
  438078:	b	43809c <readlinkat@plt+0x3516c>
  43807c:	ldur	x8, [x29, #-56]
  438080:	lsl	w8, w8, #24
  438084:	asr	w8, w8, #24
  438088:	mov	w9, wzr
  43808c:	add	w8, w8, #0x0
  438090:	mul	w8, w9, w8
  438094:	subs	w8, w8, #0x1
  438098:	stur	w8, [x29, #-156]
  43809c:	ldur	w8, [x29, #-156]
  4380a0:	mov	w9, #0xa                   	// #10
  4380a4:	sdiv	w8, w8, w9
  4380a8:	ldur	x10, [x29, #-56]
  4380ac:	lsl	w9, w10, #24
  4380b0:	asr	w9, w9, #24
  4380b4:	cmp	w8, w9
  4380b8:	b.lt	438128 <readlinkat@plt+0x351f8>  // b.tstop
  4380bc:	ldur	x8, [x29, #-56]
  4380c0:	lsl	w8, w8, #24
  4380c4:	asr	w8, w8, #24
  4380c8:	mov	w9, #0xa                   	// #10
  4380cc:	mul	w8, w8, w9
  4380d0:	mov	w9, wzr
  4380d4:	mul	w8, w9, w8
  4380d8:	subs	w8, w8, #0x1
  4380dc:	cmp	w8, #0x0
  4380e0:	cset	w8, ge  // ge = tcont
  4380e4:	tbnz	w8, #0, 438108 <readlinkat@plt+0x351d8>
  4380e8:	ldur	x8, [x29, #-56]
  4380ec:	lsl	w8, w8, #24
  4380f0:	asr	w8, w8, #24
  4380f4:	mov	w9, #0xa                   	// #10
  4380f8:	mul	w8, w8, w9
  4380fc:	mov	w9, #0xffffff80            	// #-128
  438100:	cmp	w8, w9
  438104:	b.lt	438128 <readlinkat@plt+0x351f8>  // b.tstop
  438108:	ldur	x8, [x29, #-56]
  43810c:	lsl	w8, w8, #24
  438110:	asr	w8, w8, #24
  438114:	mov	w9, #0xa                   	// #10
  438118:	mul	w8, w8, w9
  43811c:	mov	w9, #0x7f                  	// #127
  438120:	cmp	w9, w8
  438124:	b.ge	438158 <readlinkat@plt+0x35228>  // b.tcont
  438128:	ldur	x8, [x29, #-56]
  43812c:	lsl	w8, w8, #24
  438130:	asr	w8, w8, #24
  438134:	mov	w9, #0xa                   	// #10
  438138:	mul	w8, w8, w9
  43813c:	mov	w0, w8
  438140:	lsl	x10, x0, #56
  438144:	asr	x10, x10, #56
  438148:	stur	x10, [x29, #-56]
  43814c:	ldur	w8, [x29, #-128]
  438150:	tbnz	w8, #0, 43a334 <readlinkat@plt+0x37404>
  438154:	b	43a340 <readlinkat@plt+0x37410>
  438158:	ldur	x8, [x29, #-56]
  43815c:	lsl	w8, w8, #24
  438160:	asr	w8, w8, #24
  438164:	mov	w9, #0xa                   	// #10
  438168:	mul	w8, w8, w9
  43816c:	mov	w0, w8
  438170:	lsl	x10, x0, #56
  438174:	asr	x10, x10, #56
  438178:	stur	x10, [x29, #-56]
  43817c:	ldur	w8, [x29, #-124]
  438180:	tbnz	w8, #0, 43a334 <readlinkat@plt+0x37404>
  438184:	b	43a340 <readlinkat@plt+0x37410>
  438188:	ldur	x8, [x29, #-56]
  43818c:	mov	x9, xzr
  438190:	add	x8, x8, #0x0
  438194:	mul	x8, x9, x8
  438198:	subs	x8, x8, #0x1
  43819c:	cmp	x8, #0x0
  4381a0:	cset	w10, ge  // ge = tcont
  4381a4:	tbnz	w10, #0, 4381dc <readlinkat@plt+0x352ac>
  4381a8:	ldur	x8, [x29, #-56]
  4381ac:	mov	x9, xzr
  4381b0:	add	x8, x8, #0x0
  4381b4:	mul	x8, x9, x8
  4381b8:	add	x8, x8, #0x1
  4381bc:	lsl	x8, x8, #62
  4381c0:	subs	x8, x8, #0x1
  4381c4:	mov	x9, #0x2                   	// #2
  4381c8:	mul	x8, x8, x9
  4381cc:	add	x8, x8, #0x1
  4381d0:	mvn	x8, x8
  4381d4:	stur	x8, [x29, #-168]
  4381d8:	b	4381f4 <readlinkat@plt+0x352c4>
  4381dc:	ldur	x8, [x29, #-56]
  4381e0:	mov	x9, xzr
  4381e4:	add	x8, x8, #0x0
  4381e8:	mul	x8, x9, x8
  4381ec:	add	x8, x8, #0x0
  4381f0:	stur	x8, [x29, #-168]
  4381f4:	ldur	x8, [x29, #-168]
  4381f8:	cbnz	x8, 43820c <readlinkat@plt+0x352dc>
  4381fc:	ldur	x8, [x29, #-56]
  438200:	cmp	x8, #0x0
  438204:	cset	w9, lt  // lt = tstop
  438208:	tbnz	w9, #0, 4384e0 <readlinkat@plt+0x355b0>
  43820c:	ldur	w8, [x29, #-124]
  438210:	tbnz	w8, #0, 438218 <readlinkat@plt+0x352e8>
  438214:	b	438354 <readlinkat@plt+0x35424>
  438218:	ldur	x8, [x29, #-56]
  43821c:	cmp	x8, #0x0
  438220:	cset	w9, ge  // ge = tcont
  438224:	tbnz	w9, #0, 4382b4 <readlinkat@plt+0x35384>
  438228:	ldur	x8, [x29, #-56]
  43822c:	ldur	x9, [x29, #-56]
  438230:	mov	x10, xzr
  438234:	add	x9, x9, #0x0
  438238:	mul	x9, x10, x9
  43823c:	subs	x9, x9, #0x1
  438240:	cmp	x9, #0x0
  438244:	cset	w11, ge  // ge = tcont
  438248:	stur	x8, [x29, #-176]
  43824c:	tbnz	w11, #0, 438280 <readlinkat@plt+0x35350>
  438250:	ldur	x8, [x29, #-56]
  438254:	mov	x9, xzr
  438258:	add	x8, x8, #0x0
  43825c:	mul	x8, x9, x8
  438260:	add	x8, x8, #0x1
  438264:	lsl	x8, x8, #62
  438268:	subs	x8, x8, #0x1
  43826c:	mov	x9, #0x2                   	// #2
  438270:	mul	x8, x8, x9
  438274:	add	x8, x8, #0x1
  438278:	stur	x8, [x29, #-184]
  43827c:	b	438298 <readlinkat@plt+0x35368>
  438280:	ldur	x8, [x29, #-56]
  438284:	mov	x9, xzr
  438288:	add	x8, x8, #0x0
  43828c:	mul	x8, x9, x8
  438290:	subs	x8, x8, #0x1
  438294:	stur	x8, [x29, #-184]
  438298:	ldur	x8, [x29, #-184]
  43829c:	mov	x9, #0xa                   	// #10
  4382a0:	sdiv	x8, x8, x9
  4382a4:	ldur	x9, [x29, #-176]
  4382a8:	cmp	x9, x8
  4382ac:	b.lt	4384e0 <readlinkat@plt+0x355b0>  // b.tstop
  4382b0:	b	43848c <readlinkat@plt+0x3555c>
  4382b4:	ldur	w8, [x29, #-124]
  4382b8:	tbnz	w8, #0, 4382c0 <readlinkat@plt+0x35390>
  4382bc:	b	4382cc <readlinkat@plt+0x3539c>
  4382c0:	ldur	w8, [x29, #-124]
  4382c4:	tbnz	w8, #0, 4384e0 <readlinkat@plt+0x355b0>
  4382c8:	b	43848c <readlinkat@plt+0x3555c>
  4382cc:	ldur	x8, [x29, #-56]
  4382d0:	mov	x9, xzr
  4382d4:	add	x8, x8, #0x0
  4382d8:	mul	x8, x9, x8
  4382dc:	subs	x8, x8, #0x1
  4382e0:	cmp	x8, #0x0
  4382e4:	cset	w10, ge  // ge = tcont
  4382e8:	tbnz	w10, #0, 438320 <readlinkat@plt+0x353f0>
  4382ec:	ldur	x8, [x29, #-56]
  4382f0:	mov	x9, xzr
  4382f4:	add	x8, x8, #0x0
  4382f8:	mul	x8, x9, x8
  4382fc:	add	x8, x8, #0x1
  438300:	lsl	x8, x8, #62
  438304:	subs	x8, x8, #0x1
  438308:	mov	x9, #0x2                   	// #2
  43830c:	mul	x8, x8, x9
  438310:	add	x8, x8, #0x1
  438314:	mvn	x8, x8
  438318:	stur	x8, [x29, #-192]
  43831c:	b	438338 <readlinkat@plt+0x35408>
  438320:	ldur	x8, [x29, #-56]
  438324:	mov	x9, xzr
  438328:	add	x8, x8, #0x0
  43832c:	mul	x8, x9, x8
  438330:	add	x8, x8, #0x0
  438334:	stur	x8, [x29, #-192]
  438338:	ldur	x8, [x29, #-192]
  43833c:	mov	x9, #0xa                   	// #10
  438340:	sdiv	x8, x8, x9
  438344:	ldur	x9, [x29, #-56]
  438348:	cmp	x8, x9
  43834c:	b.lt	4384e0 <readlinkat@plt+0x355b0>  // b.tstop
  438350:	b	43848c <readlinkat@plt+0x3555c>
  438354:	ldur	w8, [x29, #-124]
  438358:	tbnz	w8, #0, 438360 <readlinkat@plt+0x35430>
  43835c:	b	43836c <readlinkat@plt+0x3543c>
  438360:	ldur	w8, [x29, #-124]
  438364:	tbnz	w8, #0, 4384e0 <readlinkat@plt+0x355b0>
  438368:	b	43848c <readlinkat@plt+0x3555c>
  43836c:	ldur	x8, [x29, #-56]
  438370:	cmp	x8, #0x0
  438374:	cset	w9, ge  // ge = tcont
  438378:	tbnz	w9, #0, 43840c <readlinkat@plt+0x354dc>
  43837c:	ldur	x8, [x29, #-56]
  438380:	ldur	x9, [x29, #-56]
  438384:	mov	x10, xzr
  438388:	add	x9, x9, #0x0
  43838c:	mul	x9, x10, x9
  438390:	subs	x9, x9, #0x1
  438394:	cmp	x9, #0x0
  438398:	cset	w11, ge  // ge = tcont
  43839c:	stur	x8, [x29, #-200]
  4383a0:	tbnz	w11, #0, 4383d8 <readlinkat@plt+0x354a8>
  4383a4:	ldur	x8, [x29, #-56]
  4383a8:	mov	x9, xzr
  4383ac:	add	x8, x8, #0x0
  4383b0:	mul	x8, x9, x8
  4383b4:	add	x8, x8, #0x1
  4383b8:	lsl	x8, x8, #62
  4383bc:	subs	x8, x8, #0x1
  4383c0:	mov	x9, #0x2                   	// #2
  4383c4:	mul	x8, x8, x9
  4383c8:	add	x8, x8, #0x1
  4383cc:	mvn	x8, x8
  4383d0:	stur	x8, [x29, #-208]
  4383d4:	b	4383f0 <readlinkat@plt+0x354c0>
  4383d8:	ldur	x8, [x29, #-56]
  4383dc:	mov	x9, xzr
  4383e0:	add	x8, x8, #0x0
  4383e4:	mul	x8, x9, x8
  4383e8:	add	x8, x8, #0x0
  4383ec:	stur	x8, [x29, #-208]
  4383f0:	ldur	x8, [x29, #-208]
  4383f4:	mov	x9, #0xa                   	// #10
  4383f8:	sdiv	x8, x8, x9
  4383fc:	ldur	x9, [x29, #-200]
  438400:	cmp	x9, x8
  438404:	b.lt	4384e0 <readlinkat@plt+0x355b0>  // b.tstop
  438408:	b	43848c <readlinkat@plt+0x3555c>
  43840c:	ldur	x8, [x29, #-56]
  438410:	mov	x9, xzr
  438414:	add	x8, x8, #0x0
  438418:	mul	x8, x9, x8
  43841c:	subs	x8, x8, #0x1
  438420:	cmp	x8, #0x0
  438424:	cset	w10, ge  // ge = tcont
  438428:	tbnz	w10, #0, 43845c <readlinkat@plt+0x3552c>
  43842c:	ldur	x8, [x29, #-56]
  438430:	mov	x9, xzr
  438434:	add	x8, x8, #0x0
  438438:	mul	x8, x9, x8
  43843c:	add	x8, x8, #0x1
  438440:	lsl	x8, x8, #62
  438444:	subs	x8, x8, #0x1
  438448:	mov	x9, #0x2                   	// #2
  43844c:	mul	x8, x8, x9
  438450:	add	x8, x8, #0x1
  438454:	stur	x8, [x29, #-216]
  438458:	b	438474 <readlinkat@plt+0x35544>
  43845c:	ldur	x8, [x29, #-56]
  438460:	mov	x9, xzr
  438464:	add	x8, x8, #0x0
  438468:	mul	x8, x9, x8
  43846c:	subs	x8, x8, #0x1
  438470:	stur	x8, [x29, #-216]
  438474:	ldur	x8, [x29, #-216]
  438478:	mov	x9, #0xa                   	// #10
  43847c:	sdiv	x8, x8, x9
  438480:	ldur	x9, [x29, #-56]
  438484:	cmp	x8, x9
  438488:	b.lt	4384e0 <readlinkat@plt+0x355b0>  // b.tstop
  43848c:	ldur	x8, [x29, #-56]
  438490:	mov	x9, #0xa                   	// #10
  438494:	mul	x8, x8, x9
  438498:	mov	x9, xzr
  43849c:	mul	x8, x9, x8
  4384a0:	subs	x8, x8, #0x1
  4384a4:	cmp	x8, #0x0
  4384a8:	cset	w10, ge  // ge = tcont
  4384ac:	tbnz	w10, #0, 4384c8 <readlinkat@plt+0x35598>
  4384b0:	ldur	x8, [x29, #-56]
  4384b4:	mov	x9, #0xa                   	// #10
  4384b8:	mul	x8, x8, x9
  4384bc:	mov	x9, #0xffffffffffffff80    	// #-128
  4384c0:	cmp	x8, x9
  4384c4:	b.lt	4384e0 <readlinkat@plt+0x355b0>  // b.tstop
  4384c8:	ldur	x8, [x29, #-56]
  4384cc:	mov	x9, #0xa                   	// #10
  4384d0:	mul	x8, x8, x9
  4384d4:	mov	x9, #0x7f                  	// #127
  4384d8:	cmp	x9, x8
  4384dc:	b.ge	438508 <readlinkat@plt+0x355d8>  // b.tcont
  4384e0:	ldur	x8, [x29, #-56]
  4384e4:	mov	w9, #0xa                   	// #10
  4384e8:	mul	w8, w8, w9
  4384ec:	mov	w0, w8
  4384f0:	lsl	x10, x0, #56
  4384f4:	asr	x10, x10, #56
  4384f8:	stur	x10, [x29, #-56]
  4384fc:	ldur	w8, [x29, #-128]
  438500:	tbnz	w8, #0, 43a334 <readlinkat@plt+0x37404>
  438504:	b	43a340 <readlinkat@plt+0x37410>
  438508:	ldur	x8, [x29, #-56]
  43850c:	mov	w9, #0xa                   	// #10
  438510:	mul	w8, w8, w9
  438514:	mov	w0, w8
  438518:	lsl	x10, x0, #56
  43851c:	asr	x10, x10, #56
  438520:	stur	x10, [x29, #-56]
  438524:	ldur	w8, [x29, #-124]
  438528:	tbnz	w8, #0, 43a334 <readlinkat@plt+0x37404>
  43852c:	b	43a340 <readlinkat@plt+0x37410>
  438530:	ldur	w8, [x29, #-124]
  438534:	tbnz	w8, #0, 43853c <readlinkat@plt+0x3560c>
  438538:	b	438d78 <readlinkat@plt+0x35e48>
  43853c:	ldur	w8, [x29, #-124]
  438540:	tbnz	w8, #0, 438548 <readlinkat@plt+0x35618>
  438544:	b	4389d0 <readlinkat@plt+0x35aa0>
  438548:	ldur	x8, [x29, #-56]
  43854c:	lsl	w8, w8, #16
  438550:	asr	w8, w8, #16
  438554:	mov	w9, wzr
  438558:	add	w8, w8, #0x0
  43855c:	mul	w8, w9, w8
  438560:	subs	w8, w8, #0x1
  438564:	cmp	w8, #0x0
  438568:	cset	w8, ge  // ge = tcont
  43856c:	tbnz	w8, #0, 4385ac <readlinkat@plt+0x3567c>
  438570:	ldur	x8, [x29, #-56]
  438574:	lsl	w8, w8, #16
  438578:	asr	w8, w8, #16
  43857c:	mov	w9, wzr
  438580:	add	w8, w8, #0x0
  438584:	mul	w8, w9, w8
  438588:	add	w8, w8, #0x1
  43858c:	lsl	w8, w8, #30
  438590:	subs	w8, w8, #0x1
  438594:	mov	w9, #0x2                   	// #2
  438598:	mul	w8, w8, w9
  43859c:	add	w8, w8, #0x1
  4385a0:	mvn	w8, w8
  4385a4:	stur	w8, [x29, #-220]
  4385a8:	b	4385cc <readlinkat@plt+0x3569c>
  4385ac:	ldur	x8, [x29, #-56]
  4385b0:	lsl	w8, w8, #16
  4385b4:	asr	w8, w8, #16
  4385b8:	mov	w9, wzr
  4385bc:	add	w8, w8, #0x0
  4385c0:	mul	w8, w9, w8
  4385c4:	add	w8, w8, #0x0
  4385c8:	stur	w8, [x29, #-220]
  4385cc:	ldur	w8, [x29, #-220]
  4385d0:	cbnz	w8, 4385ec <readlinkat@plt+0x356bc>
  4385d4:	ldur	x8, [x29, #-56]
  4385d8:	lsl	w8, w8, #16
  4385dc:	asr	w8, w8, #16
  4385e0:	cmp	w8, #0x0
  4385e4:	cset	w8, lt  // lt = tstop
  4385e8:	tbnz	w8, #0, 438970 <readlinkat@plt+0x35a40>
  4385ec:	ldur	w8, [x29, #-124]
  4385f0:	tbnz	w8, #0, 4385f8 <readlinkat@plt+0x356c8>
  4385f4:	b	438780 <readlinkat@plt+0x35850>
  4385f8:	ldur	x8, [x29, #-56]
  4385fc:	lsl	w8, w8, #16
  438600:	asr	w8, w8, #16
  438604:	cmp	w8, #0x0
  438608:	cset	w8, ge  // ge = tcont
  43860c:	tbnz	w8, #0, 4386c0 <readlinkat@plt+0x35790>
  438610:	ldur	x8, [x29, #-56]
  438614:	lsl	w8, w8, #16
  438618:	mov	x9, #0x10                  	// #16
  43861c:	asr	w8, w8, w9
  438620:	ldur	x10, [x29, #-56]
  438624:	lsl	w9, w10, #16
  438628:	asr	w9, w9, #16
  43862c:	mov	w10, wzr
  438630:	add	w9, w9, #0x0
  438634:	mul	w9, w10, w9
  438638:	subs	w9, w9, #0x1
  43863c:	cmp	w9, #0x0
  438640:	cset	w9, ge  // ge = tcont
  438644:	stur	w8, [x29, #-224]
  438648:	tbnz	w9, #0, 438684 <readlinkat@plt+0x35754>
  43864c:	ldur	x8, [x29, #-56]
  438650:	lsl	w8, w8, #16
  438654:	asr	w8, w8, #16
  438658:	mov	w9, wzr
  43865c:	add	w8, w8, #0x0
  438660:	mul	w8, w9, w8
  438664:	add	w8, w8, #0x1
  438668:	lsl	w8, w8, #30
  43866c:	subs	w8, w8, #0x1
  438670:	mov	w9, #0x2                   	// #2
  438674:	mul	w8, w8, w9
  438678:	add	w8, w8, #0x1
  43867c:	stur	w8, [x29, #-228]
  438680:	b	4386a4 <readlinkat@plt+0x35774>
  438684:	ldur	x8, [x29, #-56]
  438688:	lsl	w8, w8, #16
  43868c:	asr	w8, w8, #16
  438690:	mov	w9, wzr
  438694:	add	w8, w8, #0x0
  438698:	mul	w8, w9, w8
  43869c:	subs	w8, w8, #0x1
  4386a0:	stur	w8, [x29, #-228]
  4386a4:	ldur	w8, [x29, #-228]
  4386a8:	mov	w9, #0xa                   	// #10
  4386ac:	sdiv	w8, w8, w9
  4386b0:	ldur	w9, [x29, #-224]
  4386b4:	cmp	w9, w8
  4386b8:	b.lt	438970 <readlinkat@plt+0x35a40>  // b.tstop
  4386bc:	b	438904 <readlinkat@plt+0x359d4>
  4386c0:	ldur	w8, [x29, #-124]
  4386c4:	tbnz	w8, #0, 4386cc <readlinkat@plt+0x3579c>
  4386c8:	b	4386d8 <readlinkat@plt+0x357a8>
  4386cc:	ldur	w8, [x29, #-124]
  4386d0:	tbnz	w8, #0, 438970 <readlinkat@plt+0x35a40>
  4386d4:	b	438904 <readlinkat@plt+0x359d4>
  4386d8:	ldur	x8, [x29, #-56]
  4386dc:	lsl	w8, w8, #16
  4386e0:	asr	w8, w8, #16
  4386e4:	mov	w9, wzr
  4386e8:	add	w8, w8, #0x0
  4386ec:	mul	w8, w9, w8
  4386f0:	subs	w8, w8, #0x1
  4386f4:	cmp	w8, #0x0
  4386f8:	cset	w8, ge  // ge = tcont
  4386fc:	tbnz	w8, #0, 43873c <readlinkat@plt+0x3580c>
  438700:	ldur	x8, [x29, #-56]
  438704:	lsl	w8, w8, #16
  438708:	asr	w8, w8, #16
  43870c:	mov	w9, wzr
  438710:	add	w8, w8, #0x0
  438714:	mul	w8, w9, w8
  438718:	add	w8, w8, #0x1
  43871c:	lsl	w8, w8, #30
  438720:	subs	w8, w8, #0x1
  438724:	mov	w9, #0x2                   	// #2
  438728:	mul	w8, w8, w9
  43872c:	add	w8, w8, #0x1
  438730:	mvn	w8, w8
  438734:	stur	w8, [x29, #-232]
  438738:	b	43875c <readlinkat@plt+0x3582c>
  43873c:	ldur	x8, [x29, #-56]
  438740:	lsl	w8, w8, #16
  438744:	asr	w8, w8, #16
  438748:	mov	w9, wzr
  43874c:	add	w8, w8, #0x0
  438750:	mul	w8, w9, w8
  438754:	add	w8, w8, #0x0
  438758:	stur	w8, [x29, #-232]
  43875c:	ldur	w8, [x29, #-232]
  438760:	mov	w9, #0xa                   	// #10
  438764:	sdiv	w8, w8, w9
  438768:	ldur	x10, [x29, #-56]
  43876c:	lsl	w9, w10, #16
  438770:	asr	w9, w9, #16
  438774:	cmp	w8, w9
  438778:	b.lt	438970 <readlinkat@plt+0x35a40>  // b.tstop
  43877c:	b	438904 <readlinkat@plt+0x359d4>
  438780:	ldur	w8, [x29, #-124]
  438784:	tbnz	w8, #0, 43878c <readlinkat@plt+0x3585c>
  438788:	b	438798 <readlinkat@plt+0x35868>
  43878c:	ldur	w8, [x29, #-124]
  438790:	tbnz	w8, #0, 438970 <readlinkat@plt+0x35a40>
  438794:	b	438904 <readlinkat@plt+0x359d4>
  438798:	ldur	x8, [x29, #-56]
  43879c:	lsl	w8, w8, #16
  4387a0:	asr	w8, w8, #16
  4387a4:	cmp	w8, #0x0
  4387a8:	cset	w8, ge  // ge = tcont
  4387ac:	tbnz	w8, #0, 438864 <readlinkat@plt+0x35934>
  4387b0:	ldur	x8, [x29, #-56]
  4387b4:	lsl	w8, w8, #16
  4387b8:	mov	x9, #0x10                  	// #16
  4387bc:	asr	w8, w8, w9
  4387c0:	ldur	x10, [x29, #-56]
  4387c4:	lsl	w9, w10, #16
  4387c8:	asr	w9, w9, #16
  4387cc:	mov	w10, wzr
  4387d0:	add	w9, w9, #0x0
  4387d4:	mul	w9, w10, w9
  4387d8:	subs	w9, w9, #0x1
  4387dc:	cmp	w9, #0x0
  4387e0:	cset	w9, ge  // ge = tcont
  4387e4:	stur	w8, [x29, #-236]
  4387e8:	tbnz	w9, #0, 438828 <readlinkat@plt+0x358f8>
  4387ec:	ldur	x8, [x29, #-56]
  4387f0:	lsl	w8, w8, #16
  4387f4:	asr	w8, w8, #16
  4387f8:	mov	w9, wzr
  4387fc:	add	w8, w8, #0x0
  438800:	mul	w8, w9, w8
  438804:	add	w8, w8, #0x1
  438808:	lsl	w8, w8, #30
  43880c:	subs	w8, w8, #0x1
  438810:	mov	w9, #0x2                   	// #2
  438814:	mul	w8, w8, w9
  438818:	add	w8, w8, #0x1
  43881c:	mvn	w8, w8
  438820:	stur	w8, [x29, #-240]
  438824:	b	438848 <readlinkat@plt+0x35918>
  438828:	ldur	x8, [x29, #-56]
  43882c:	lsl	w8, w8, #16
  438830:	asr	w8, w8, #16
  438834:	mov	w9, wzr
  438838:	add	w8, w8, #0x0
  43883c:	mul	w8, w9, w8
  438840:	add	w8, w8, #0x0
  438844:	stur	w8, [x29, #-240]
  438848:	ldur	w8, [x29, #-240]
  43884c:	mov	w9, #0xa                   	// #10
  438850:	sdiv	w8, w8, w9
  438854:	ldur	w9, [x29, #-236]
  438858:	cmp	w9, w8
  43885c:	b.lt	438970 <readlinkat@plt+0x35a40>  // b.tstop
  438860:	b	438904 <readlinkat@plt+0x359d4>
  438864:	ldur	x8, [x29, #-56]
  438868:	lsl	w8, w8, #16
  43886c:	asr	w8, w8, #16
  438870:	mov	w9, wzr
  438874:	add	w8, w8, #0x0
  438878:	mul	w8, w9, w8
  43887c:	subs	w8, w8, #0x1
  438880:	cmp	w8, #0x0
  438884:	cset	w8, ge  // ge = tcont
  438888:	tbnz	w8, #0, 4388c4 <readlinkat@plt+0x35994>
  43888c:	ldur	x8, [x29, #-56]
  438890:	lsl	w8, w8, #16
  438894:	asr	w8, w8, #16
  438898:	mov	w9, wzr
  43889c:	add	w8, w8, #0x0
  4388a0:	mul	w8, w9, w8
  4388a4:	add	w8, w8, #0x1
  4388a8:	lsl	w8, w8, #30
  4388ac:	subs	w8, w8, #0x1
  4388b0:	mov	w9, #0x2                   	// #2
  4388b4:	mul	w8, w8, w9
  4388b8:	add	w8, w8, #0x1
  4388bc:	stur	w8, [x29, #-244]
  4388c0:	b	4388e4 <readlinkat@plt+0x359b4>
  4388c4:	ldur	x8, [x29, #-56]
  4388c8:	lsl	w8, w8, #16
  4388cc:	asr	w8, w8, #16
  4388d0:	mov	w9, wzr
  4388d4:	add	w8, w8, #0x0
  4388d8:	mul	w8, w9, w8
  4388dc:	subs	w8, w8, #0x1
  4388e0:	stur	w8, [x29, #-244]
  4388e4:	ldur	w8, [x29, #-244]
  4388e8:	mov	w9, #0xa                   	// #10
  4388ec:	sdiv	w8, w8, w9
  4388f0:	ldur	x10, [x29, #-56]
  4388f4:	lsl	w9, w10, #16
  4388f8:	asr	w9, w9, #16
  4388fc:	cmp	w8, w9
  438900:	b.lt	438970 <readlinkat@plt+0x35a40>  // b.tstop
  438904:	ldur	x8, [x29, #-56]
  438908:	lsl	w8, w8, #16
  43890c:	asr	w8, w8, #16
  438910:	mov	w9, #0xa                   	// #10
  438914:	mul	w8, w8, w9
  438918:	mov	w9, wzr
  43891c:	mul	w8, w9, w8
  438920:	subs	w8, w8, #0x1
  438924:	cmp	w8, #0x0
  438928:	cset	w8, ge  // ge = tcont
  43892c:	tbnz	w8, #0, 438950 <readlinkat@plt+0x35a20>
  438930:	ldur	x8, [x29, #-56]
  438934:	lsl	w8, w8, #16
  438938:	asr	w8, w8, #16
  43893c:	mov	w9, #0xa                   	// #10
  438940:	mul	w8, w8, w9
  438944:	mov	w9, #0xffff8000            	// #-32768
  438948:	cmp	w8, w9
  43894c:	b.lt	438970 <readlinkat@plt+0x35a40>  // b.tstop
  438950:	ldur	x8, [x29, #-56]
  438954:	lsl	w8, w8, #16
  438958:	asr	w8, w8, #16
  43895c:	mov	w9, #0xa                   	// #10
  438960:	mul	w8, w8, w9
  438964:	mov	w9, #0x7fff                	// #32767
  438968:	cmp	w9, w8
  43896c:	b.ge	4389a0 <readlinkat@plt+0x35a70>  // b.tcont
  438970:	ldur	x8, [x29, #-56]
  438974:	lsl	w8, w8, #16
  438978:	asr	w8, w8, #16
  43897c:	mov	w9, #0xa                   	// #10
  438980:	mul	w8, w8, w9
  438984:	mov	w0, w8
  438988:	lsl	x10, x0, #48
  43898c:	asr	x10, x10, #48
  438990:	stur	x10, [x29, #-56]
  438994:	ldur	w8, [x29, #-128]
  438998:	tbnz	w8, #0, 43a334 <readlinkat@plt+0x37404>
  43899c:	b	43a340 <readlinkat@plt+0x37410>
  4389a0:	ldur	x8, [x29, #-56]
  4389a4:	lsl	w8, w8, #16
  4389a8:	asr	w8, w8, #16
  4389ac:	mov	w9, #0xa                   	// #10
  4389b0:	mul	w8, w8, w9
  4389b4:	mov	w0, w8
  4389b8:	lsl	x10, x0, #48
  4389bc:	asr	x10, x10, #48
  4389c0:	stur	x10, [x29, #-56]
  4389c4:	ldur	w8, [x29, #-124]
  4389c8:	tbnz	w8, #0, 43a334 <readlinkat@plt+0x37404>
  4389cc:	b	43a340 <readlinkat@plt+0x37410>
  4389d0:	ldur	x8, [x29, #-56]
  4389d4:	mov	x9, xzr
  4389d8:	add	x8, x8, #0x0
  4389dc:	mul	x8, x9, x8
  4389e0:	subs	x8, x8, #0x1
  4389e4:	cmp	x8, #0x0
  4389e8:	cset	w10, ge  // ge = tcont
  4389ec:	tbnz	w10, #0, 438a24 <readlinkat@plt+0x35af4>
  4389f0:	ldur	x8, [x29, #-56]
  4389f4:	mov	x9, xzr
  4389f8:	add	x8, x8, #0x0
  4389fc:	mul	x8, x9, x8
  438a00:	add	x8, x8, #0x1
  438a04:	lsl	x8, x8, #62
  438a08:	subs	x8, x8, #0x1
  438a0c:	mov	x9, #0x2                   	// #2
  438a10:	mul	x8, x8, x9
  438a14:	add	x8, x8, #0x1
  438a18:	mvn	x8, x8
  438a1c:	stur	x8, [x29, #-256]
  438a20:	b	438a3c <readlinkat@plt+0x35b0c>
  438a24:	ldur	x8, [x29, #-56]
  438a28:	mov	x9, xzr
  438a2c:	add	x8, x8, #0x0
  438a30:	mul	x8, x9, x8
  438a34:	add	x8, x8, #0x0
  438a38:	stur	x8, [x29, #-256]
  438a3c:	ldur	x8, [x29, #-256]
  438a40:	cbnz	x8, 438a54 <readlinkat@plt+0x35b24>
  438a44:	ldur	x8, [x29, #-56]
  438a48:	cmp	x8, #0x0
  438a4c:	cset	w9, lt  // lt = tstop
  438a50:	tbnz	w9, #0, 438d28 <readlinkat@plt+0x35df8>
  438a54:	ldur	w8, [x29, #-124]
  438a58:	tbnz	w8, #0, 438a60 <readlinkat@plt+0x35b30>
  438a5c:	b	438b9c <readlinkat@plt+0x35c6c>
  438a60:	ldur	x8, [x29, #-56]
  438a64:	cmp	x8, #0x0
  438a68:	cset	w9, ge  // ge = tcont
  438a6c:	tbnz	w9, #0, 438afc <readlinkat@plt+0x35bcc>
  438a70:	ldur	x8, [x29, #-56]
  438a74:	ldur	x9, [x29, #-56]
  438a78:	mov	x10, xzr
  438a7c:	add	x9, x9, #0x0
  438a80:	mul	x9, x10, x9
  438a84:	subs	x9, x9, #0x1
  438a88:	cmp	x9, #0x0
  438a8c:	cset	w11, ge  // ge = tcont
  438a90:	str	x8, [sp, #2696]
  438a94:	tbnz	w11, #0, 438ac8 <readlinkat@plt+0x35b98>
  438a98:	ldur	x8, [x29, #-56]
  438a9c:	mov	x9, xzr
  438aa0:	add	x8, x8, #0x0
  438aa4:	mul	x8, x9, x8
  438aa8:	add	x8, x8, #0x1
  438aac:	lsl	x8, x8, #62
  438ab0:	subs	x8, x8, #0x1
  438ab4:	mov	x9, #0x2                   	// #2
  438ab8:	mul	x8, x8, x9
  438abc:	add	x8, x8, #0x1
  438ac0:	str	x8, [sp, #2688]
  438ac4:	b	438ae0 <readlinkat@plt+0x35bb0>
  438ac8:	ldur	x8, [x29, #-56]
  438acc:	mov	x9, xzr
  438ad0:	add	x8, x8, #0x0
  438ad4:	mul	x8, x9, x8
  438ad8:	subs	x8, x8, #0x1
  438adc:	str	x8, [sp, #2688]
  438ae0:	ldr	x8, [sp, #2688]
  438ae4:	mov	x9, #0xa                   	// #10
  438ae8:	sdiv	x8, x8, x9
  438aec:	ldr	x9, [sp, #2696]
  438af0:	cmp	x9, x8
  438af4:	b.lt	438d28 <readlinkat@plt+0x35df8>  // b.tstop
  438af8:	b	438cd4 <readlinkat@plt+0x35da4>
  438afc:	ldur	w8, [x29, #-124]
  438b00:	tbnz	w8, #0, 438b08 <readlinkat@plt+0x35bd8>
  438b04:	b	438b14 <readlinkat@plt+0x35be4>
  438b08:	ldur	w8, [x29, #-124]
  438b0c:	tbnz	w8, #0, 438d28 <readlinkat@plt+0x35df8>
  438b10:	b	438cd4 <readlinkat@plt+0x35da4>
  438b14:	ldur	x8, [x29, #-56]
  438b18:	mov	x9, xzr
  438b1c:	add	x8, x8, #0x0
  438b20:	mul	x8, x9, x8
  438b24:	subs	x8, x8, #0x1
  438b28:	cmp	x8, #0x0
  438b2c:	cset	w10, ge  // ge = tcont
  438b30:	tbnz	w10, #0, 438b68 <readlinkat@plt+0x35c38>
  438b34:	ldur	x8, [x29, #-56]
  438b38:	mov	x9, xzr
  438b3c:	add	x8, x8, #0x0
  438b40:	mul	x8, x9, x8
  438b44:	add	x8, x8, #0x1
  438b48:	lsl	x8, x8, #62
  438b4c:	subs	x8, x8, #0x1
  438b50:	mov	x9, #0x2                   	// #2
  438b54:	mul	x8, x8, x9
  438b58:	add	x8, x8, #0x1
  438b5c:	mvn	x8, x8
  438b60:	str	x8, [sp, #2680]
  438b64:	b	438b80 <readlinkat@plt+0x35c50>
  438b68:	ldur	x8, [x29, #-56]
  438b6c:	mov	x9, xzr
  438b70:	add	x8, x8, #0x0
  438b74:	mul	x8, x9, x8
  438b78:	add	x8, x8, #0x0
  438b7c:	str	x8, [sp, #2680]
  438b80:	ldr	x8, [sp, #2680]
  438b84:	mov	x9, #0xa                   	// #10
  438b88:	sdiv	x8, x8, x9
  438b8c:	ldur	x9, [x29, #-56]
  438b90:	cmp	x8, x9
  438b94:	b.lt	438d28 <readlinkat@plt+0x35df8>  // b.tstop
  438b98:	b	438cd4 <readlinkat@plt+0x35da4>
  438b9c:	ldur	w8, [x29, #-124]
  438ba0:	tbnz	w8, #0, 438ba8 <readlinkat@plt+0x35c78>
  438ba4:	b	438bb4 <readlinkat@plt+0x35c84>
  438ba8:	ldur	w8, [x29, #-124]
  438bac:	tbnz	w8, #0, 438d28 <readlinkat@plt+0x35df8>
  438bb0:	b	438cd4 <readlinkat@plt+0x35da4>
  438bb4:	ldur	x8, [x29, #-56]
  438bb8:	cmp	x8, #0x0
  438bbc:	cset	w9, ge  // ge = tcont
  438bc0:	tbnz	w9, #0, 438c54 <readlinkat@plt+0x35d24>
  438bc4:	ldur	x8, [x29, #-56]
  438bc8:	ldur	x9, [x29, #-56]
  438bcc:	mov	x10, xzr
  438bd0:	add	x9, x9, #0x0
  438bd4:	mul	x9, x10, x9
  438bd8:	subs	x9, x9, #0x1
  438bdc:	cmp	x9, #0x0
  438be0:	cset	w11, ge  // ge = tcont
  438be4:	str	x8, [sp, #2672]
  438be8:	tbnz	w11, #0, 438c20 <readlinkat@plt+0x35cf0>
  438bec:	ldur	x8, [x29, #-56]
  438bf0:	mov	x9, xzr
  438bf4:	add	x8, x8, #0x0
  438bf8:	mul	x8, x9, x8
  438bfc:	add	x8, x8, #0x1
  438c00:	lsl	x8, x8, #62
  438c04:	subs	x8, x8, #0x1
  438c08:	mov	x9, #0x2                   	// #2
  438c0c:	mul	x8, x8, x9
  438c10:	add	x8, x8, #0x1
  438c14:	mvn	x8, x8
  438c18:	str	x8, [sp, #2664]
  438c1c:	b	438c38 <readlinkat@plt+0x35d08>
  438c20:	ldur	x8, [x29, #-56]
  438c24:	mov	x9, xzr
  438c28:	add	x8, x8, #0x0
  438c2c:	mul	x8, x9, x8
  438c30:	add	x8, x8, #0x0
  438c34:	str	x8, [sp, #2664]
  438c38:	ldr	x8, [sp, #2664]
  438c3c:	mov	x9, #0xa                   	// #10
  438c40:	sdiv	x8, x8, x9
  438c44:	ldr	x9, [sp, #2672]
  438c48:	cmp	x9, x8
  438c4c:	b.lt	438d28 <readlinkat@plt+0x35df8>  // b.tstop
  438c50:	b	438cd4 <readlinkat@plt+0x35da4>
  438c54:	ldur	x8, [x29, #-56]
  438c58:	mov	x9, xzr
  438c5c:	add	x8, x8, #0x0
  438c60:	mul	x8, x9, x8
  438c64:	subs	x8, x8, #0x1
  438c68:	cmp	x8, #0x0
  438c6c:	cset	w10, ge  // ge = tcont
  438c70:	tbnz	w10, #0, 438ca4 <readlinkat@plt+0x35d74>
  438c74:	ldur	x8, [x29, #-56]
  438c78:	mov	x9, xzr
  438c7c:	add	x8, x8, #0x0
  438c80:	mul	x8, x9, x8
  438c84:	add	x8, x8, #0x1
  438c88:	lsl	x8, x8, #62
  438c8c:	subs	x8, x8, #0x1
  438c90:	mov	x9, #0x2                   	// #2
  438c94:	mul	x8, x8, x9
  438c98:	add	x8, x8, #0x1
  438c9c:	str	x8, [sp, #2656]
  438ca0:	b	438cbc <readlinkat@plt+0x35d8c>
  438ca4:	ldur	x8, [x29, #-56]
  438ca8:	mov	x9, xzr
  438cac:	add	x8, x8, #0x0
  438cb0:	mul	x8, x9, x8
  438cb4:	subs	x8, x8, #0x1
  438cb8:	str	x8, [sp, #2656]
  438cbc:	ldr	x8, [sp, #2656]
  438cc0:	mov	x9, #0xa                   	// #10
  438cc4:	sdiv	x8, x8, x9
  438cc8:	ldur	x9, [x29, #-56]
  438ccc:	cmp	x8, x9
  438cd0:	b.lt	438d28 <readlinkat@plt+0x35df8>  // b.tstop
  438cd4:	ldur	x8, [x29, #-56]
  438cd8:	mov	x9, #0xa                   	// #10
  438cdc:	mul	x8, x8, x9
  438ce0:	mov	x9, xzr
  438ce4:	mul	x8, x9, x8
  438ce8:	subs	x8, x8, #0x1
  438cec:	cmp	x8, #0x0
  438cf0:	cset	w10, ge  // ge = tcont
  438cf4:	tbnz	w10, #0, 438d10 <readlinkat@plt+0x35de0>
  438cf8:	ldur	x8, [x29, #-56]
  438cfc:	mov	x9, #0xa                   	// #10
  438d00:	mul	x8, x8, x9
  438d04:	mov	x9, #0xffffffffffff8000    	// #-32768
  438d08:	cmp	x8, x9
  438d0c:	b.lt	438d28 <readlinkat@plt+0x35df8>  // b.tstop
  438d10:	ldur	x8, [x29, #-56]
  438d14:	mov	x9, #0xa                   	// #10
  438d18:	mul	x8, x8, x9
  438d1c:	mov	x9, #0x7fff                	// #32767
  438d20:	cmp	x9, x8
  438d24:	b.ge	438d50 <readlinkat@plt+0x35e20>  // b.tcont
  438d28:	ldur	x8, [x29, #-56]
  438d2c:	mov	w9, #0xa                   	// #10
  438d30:	mul	w8, w8, w9
  438d34:	mov	w0, w8
  438d38:	lsl	x10, x0, #48
  438d3c:	asr	x10, x10, #48
  438d40:	stur	x10, [x29, #-56]
  438d44:	ldur	w8, [x29, #-128]
  438d48:	tbnz	w8, #0, 43a334 <readlinkat@plt+0x37404>
  438d4c:	b	43a340 <readlinkat@plt+0x37410>
  438d50:	ldur	x8, [x29, #-56]
  438d54:	mov	w9, #0xa                   	// #10
  438d58:	mul	w8, w8, w9
  438d5c:	mov	w0, w8
  438d60:	lsl	x10, x0, #48
  438d64:	asr	x10, x10, #48
  438d68:	stur	x10, [x29, #-56]
  438d6c:	ldur	w8, [x29, #-124]
  438d70:	tbnz	w8, #0, 43a334 <readlinkat@plt+0x37404>
  438d74:	b	43a340 <readlinkat@plt+0x37410>
  438d78:	ldur	w8, [x29, #-124]
  438d7c:	tbnz	w8, #0, 438d84 <readlinkat@plt+0x35e54>
  438d80:	b	4394d0 <readlinkat@plt+0x365a0>
  438d84:	ldur	w8, [x29, #-124]
  438d88:	tbnz	w8, #0, 438d90 <readlinkat@plt+0x35e60>
  438d8c:	b	439130 <readlinkat@plt+0x36200>
  438d90:	ldur	x8, [x29, #-56]
  438d94:	mov	w9, wzr
  438d98:	add	w8, w8, #0x0
  438d9c:	mul	w8, w9, w8
  438da0:	subs	w8, w8, #0x1
  438da4:	cmp	w8, #0x0
  438da8:	cset	w8, ge  // ge = tcont
  438dac:	tbnz	w8, #0, 438de4 <readlinkat@plt+0x35eb4>
  438db0:	ldur	x8, [x29, #-56]
  438db4:	mov	w9, wzr
  438db8:	add	w8, w8, #0x0
  438dbc:	mul	w8, w9, w8
  438dc0:	add	w8, w8, #0x1
  438dc4:	lsl	w8, w8, #30
  438dc8:	subs	w8, w8, #0x1
  438dcc:	mov	w9, #0x2                   	// #2
  438dd0:	mul	w8, w8, w9
  438dd4:	add	w8, w8, #0x1
  438dd8:	mvn	w8, w8
  438ddc:	str	w8, [sp, #2652]
  438de0:	b	438dfc <readlinkat@plt+0x35ecc>
  438de4:	ldur	x8, [x29, #-56]
  438de8:	mov	w9, wzr
  438dec:	add	w8, w8, #0x0
  438df0:	mul	w8, w9, w8
  438df4:	add	w8, w8, #0x0
  438df8:	str	w8, [sp, #2652]
  438dfc:	ldr	w8, [sp, #2652]
  438e00:	cbnz	w8, 438e14 <readlinkat@plt+0x35ee4>
  438e04:	ldur	x8, [x29, #-56]
  438e08:	cmp	w8, #0x0
  438e0c:	cset	w8, lt  // lt = tstop
  438e10:	tbnz	w8, #0, 4390e8 <readlinkat@plt+0x361b8>
  438e14:	ldur	w8, [x29, #-124]
  438e18:	tbnz	w8, #0, 438e20 <readlinkat@plt+0x35ef0>
  438e1c:	b	438f5c <readlinkat@plt+0x3602c>
  438e20:	ldur	x8, [x29, #-56]
  438e24:	cmp	w8, #0x0
  438e28:	cset	w8, ge  // ge = tcont
  438e2c:	tbnz	w8, #0, 438ebc <readlinkat@plt+0x35f8c>
  438e30:	ldur	x8, [x29, #-56]
  438e34:	ldur	x9, [x29, #-56]
  438e38:	mov	w10, wzr
  438e3c:	add	w9, w9, #0x0
  438e40:	mul	w9, w10, w9
  438e44:	subs	w9, w9, #0x1
  438e48:	cmp	w9, #0x0
  438e4c:	cset	w9, ge  // ge = tcont
  438e50:	str	w8, [sp, #2648]
  438e54:	tbnz	w9, #0, 438e88 <readlinkat@plt+0x35f58>
  438e58:	ldur	x8, [x29, #-56]
  438e5c:	mov	w9, wzr
  438e60:	add	w8, w8, #0x0
  438e64:	mul	w8, w9, w8
  438e68:	add	w8, w8, #0x1
  438e6c:	lsl	w8, w8, #30
  438e70:	subs	w8, w8, #0x1
  438e74:	mov	w9, #0x2                   	// #2
  438e78:	mul	w8, w8, w9
  438e7c:	add	w8, w8, #0x1
  438e80:	str	w8, [sp, #2644]
  438e84:	b	438ea0 <readlinkat@plt+0x35f70>
  438e88:	ldur	x8, [x29, #-56]
  438e8c:	mov	w9, wzr
  438e90:	add	w8, w8, #0x0
  438e94:	mul	w8, w9, w8
  438e98:	subs	w8, w8, #0x1
  438e9c:	str	w8, [sp, #2644]
  438ea0:	ldr	w8, [sp, #2644]
  438ea4:	mov	w9, #0xa                   	// #10
  438ea8:	sdiv	w8, w8, w9
  438eac:	ldr	w9, [sp, #2648]
  438eb0:	cmp	w9, w8
  438eb4:	b.lt	4390e8 <readlinkat@plt+0x361b8>  // b.tstop
  438eb8:	b	439094 <readlinkat@plt+0x36164>
  438ebc:	ldur	w8, [x29, #-124]
  438ec0:	tbnz	w8, #0, 438ec8 <readlinkat@plt+0x35f98>
  438ec4:	b	438ed4 <readlinkat@plt+0x35fa4>
  438ec8:	ldur	w8, [x29, #-124]
  438ecc:	tbnz	w8, #0, 4390e8 <readlinkat@plt+0x361b8>
  438ed0:	b	439094 <readlinkat@plt+0x36164>
  438ed4:	ldur	x8, [x29, #-56]
  438ed8:	mov	w9, wzr
  438edc:	add	w8, w8, #0x0
  438ee0:	mul	w8, w9, w8
  438ee4:	subs	w8, w8, #0x1
  438ee8:	cmp	w8, #0x0
  438eec:	cset	w8, ge  // ge = tcont
  438ef0:	tbnz	w8, #0, 438f28 <readlinkat@plt+0x35ff8>
  438ef4:	ldur	x8, [x29, #-56]
  438ef8:	mov	w9, wzr
  438efc:	add	w8, w8, #0x0
  438f00:	mul	w8, w9, w8
  438f04:	add	w8, w8, #0x1
  438f08:	lsl	w8, w8, #30
  438f0c:	subs	w8, w8, #0x1
  438f10:	mov	w9, #0x2                   	// #2
  438f14:	mul	w8, w8, w9
  438f18:	add	w8, w8, #0x1
  438f1c:	mvn	w8, w8
  438f20:	str	w8, [sp, #2640]
  438f24:	b	438f40 <readlinkat@plt+0x36010>
  438f28:	ldur	x8, [x29, #-56]
  438f2c:	mov	w9, wzr
  438f30:	add	w8, w8, #0x0
  438f34:	mul	w8, w9, w8
  438f38:	add	w8, w8, #0x0
  438f3c:	str	w8, [sp, #2640]
  438f40:	ldr	w8, [sp, #2640]
  438f44:	mov	w9, #0xa                   	// #10
  438f48:	sdiv	w8, w8, w9
  438f4c:	ldur	x10, [x29, #-56]
  438f50:	cmp	w8, w10
  438f54:	b.lt	4390e8 <readlinkat@plt+0x361b8>  // b.tstop
  438f58:	b	439094 <readlinkat@plt+0x36164>
  438f5c:	ldur	w8, [x29, #-124]
  438f60:	tbnz	w8, #0, 438f68 <readlinkat@plt+0x36038>
  438f64:	b	438f74 <readlinkat@plt+0x36044>
  438f68:	ldur	w8, [x29, #-124]
  438f6c:	tbnz	w8, #0, 4390e8 <readlinkat@plt+0x361b8>
  438f70:	b	439094 <readlinkat@plt+0x36164>
  438f74:	ldur	x8, [x29, #-56]
  438f78:	cmp	w8, #0x0
  438f7c:	cset	w8, ge  // ge = tcont
  438f80:	tbnz	w8, #0, 439014 <readlinkat@plt+0x360e4>
  438f84:	ldur	x8, [x29, #-56]
  438f88:	ldur	x9, [x29, #-56]
  438f8c:	mov	w10, wzr
  438f90:	add	w9, w9, #0x0
  438f94:	mul	w9, w10, w9
  438f98:	subs	w9, w9, #0x1
  438f9c:	cmp	w9, #0x0
  438fa0:	cset	w9, ge  // ge = tcont
  438fa4:	str	w8, [sp, #2636]
  438fa8:	tbnz	w9, #0, 438fe0 <readlinkat@plt+0x360b0>
  438fac:	ldur	x8, [x29, #-56]
  438fb0:	mov	w9, wzr
  438fb4:	add	w8, w8, #0x0
  438fb8:	mul	w8, w9, w8
  438fbc:	add	w8, w8, #0x1
  438fc0:	lsl	w8, w8, #30
  438fc4:	subs	w8, w8, #0x1
  438fc8:	mov	w9, #0x2                   	// #2
  438fcc:	mul	w8, w8, w9
  438fd0:	add	w8, w8, #0x1
  438fd4:	mvn	w8, w8
  438fd8:	str	w8, [sp, #2632]
  438fdc:	b	438ff8 <readlinkat@plt+0x360c8>
  438fe0:	ldur	x8, [x29, #-56]
  438fe4:	mov	w9, wzr
  438fe8:	add	w8, w8, #0x0
  438fec:	mul	w8, w9, w8
  438ff0:	add	w8, w8, #0x0
  438ff4:	str	w8, [sp, #2632]
  438ff8:	ldr	w8, [sp, #2632]
  438ffc:	mov	w9, #0xa                   	// #10
  439000:	sdiv	w8, w8, w9
  439004:	ldr	w9, [sp, #2636]
  439008:	cmp	w9, w8
  43900c:	b.lt	4390e8 <readlinkat@plt+0x361b8>  // b.tstop
  439010:	b	439094 <readlinkat@plt+0x36164>
  439014:	ldur	x8, [x29, #-56]
  439018:	mov	w9, wzr
  43901c:	add	w8, w8, #0x0
  439020:	mul	w8, w9, w8
  439024:	subs	w8, w8, #0x1
  439028:	cmp	w8, #0x0
  43902c:	cset	w8, ge  // ge = tcont
  439030:	tbnz	w8, #0, 439064 <readlinkat@plt+0x36134>
  439034:	ldur	x8, [x29, #-56]
  439038:	mov	w9, wzr
  43903c:	add	w8, w8, #0x0
  439040:	mul	w8, w9, w8
  439044:	add	w8, w8, #0x1
  439048:	lsl	w8, w8, #30
  43904c:	subs	w8, w8, #0x1
  439050:	mov	w9, #0x2                   	// #2
  439054:	mul	w8, w8, w9
  439058:	add	w8, w8, #0x1
  43905c:	str	w8, [sp, #2628]
  439060:	b	43907c <readlinkat@plt+0x3614c>
  439064:	ldur	x8, [x29, #-56]
  439068:	mov	w9, wzr
  43906c:	add	w8, w8, #0x0
  439070:	mul	w8, w9, w8
  439074:	subs	w8, w8, #0x1
  439078:	str	w8, [sp, #2628]
  43907c:	ldr	w8, [sp, #2628]
  439080:	mov	w9, #0xa                   	// #10
  439084:	sdiv	w8, w8, w9
  439088:	ldur	x10, [x29, #-56]
  43908c:	cmp	w8, w10
  439090:	b.lt	4390e8 <readlinkat@plt+0x361b8>  // b.tstop
  439094:	ldur	x8, [x29, #-56]
  439098:	mov	w9, #0xa                   	// #10
  43909c:	mul	w8, w8, w9
  4390a0:	mov	w9, wzr
  4390a4:	mul	w8, w9, w8
  4390a8:	subs	w8, w8, #0x1
  4390ac:	cmp	w8, #0x0
  4390b0:	cset	w8, ge  // ge = tcont
  4390b4:	tbnz	w8, #0, 4390d0 <readlinkat@plt+0x361a0>
  4390b8:	ldur	x8, [x29, #-56]
  4390bc:	mov	w9, #0xa                   	// #10
  4390c0:	mul	w8, w8, w9
  4390c4:	mov	w9, #0x80000000            	// #-2147483648
  4390c8:	cmp	w8, w9
  4390cc:	b.lt	4390e8 <readlinkat@plt+0x361b8>  // b.tstop
  4390d0:	ldur	x8, [x29, #-56]
  4390d4:	mov	w9, #0xa                   	// #10
  4390d8:	mul	w8, w8, w9
  4390dc:	mov	w9, #0x7fffffff            	// #2147483647
  4390e0:	cmp	w9, w8
  4390e4:	b.ge	43910c <readlinkat@plt+0x361dc>  // b.tcont
  4390e8:	ldur	x8, [x29, #-56]
  4390ec:	mov	w9, #0xa                   	// #10
  4390f0:	mul	w8, w8, w9
  4390f4:	mov	w0, w8
  4390f8:	sxtw	x10, w0
  4390fc:	stur	x10, [x29, #-56]
  439100:	ldur	w8, [x29, #-128]
  439104:	tbnz	w8, #0, 43a334 <readlinkat@plt+0x37404>
  439108:	b	43a340 <readlinkat@plt+0x37410>
  43910c:	ldur	x8, [x29, #-56]
  439110:	mov	w9, #0xa                   	// #10
  439114:	mul	w8, w8, w9
  439118:	mov	w0, w8
  43911c:	sxtw	x10, w0
  439120:	stur	x10, [x29, #-56]
  439124:	ldur	w8, [x29, #-124]
  439128:	tbnz	w8, #0, 43a334 <readlinkat@plt+0x37404>
  43912c:	b	43a340 <readlinkat@plt+0x37410>
  439130:	ldur	x8, [x29, #-56]
  439134:	mov	x9, xzr
  439138:	add	x8, x8, #0x0
  43913c:	mul	x8, x9, x8
  439140:	subs	x8, x8, #0x1
  439144:	cmp	x8, #0x0
  439148:	cset	w10, ge  // ge = tcont
  43914c:	tbnz	w10, #0, 439184 <readlinkat@plt+0x36254>
  439150:	ldur	x8, [x29, #-56]
  439154:	mov	x9, xzr
  439158:	add	x8, x8, #0x0
  43915c:	mul	x8, x9, x8
  439160:	add	x8, x8, #0x1
  439164:	lsl	x8, x8, #62
  439168:	subs	x8, x8, #0x1
  43916c:	mov	x9, #0x2                   	// #2
  439170:	mul	x8, x8, x9
  439174:	add	x8, x8, #0x1
  439178:	mvn	x8, x8
  43917c:	str	x8, [sp, #2616]
  439180:	b	43919c <readlinkat@plt+0x3626c>
  439184:	ldur	x8, [x29, #-56]
  439188:	mov	x9, xzr
  43918c:	add	x8, x8, #0x0
  439190:	mul	x8, x9, x8
  439194:	add	x8, x8, #0x0
  439198:	str	x8, [sp, #2616]
  43919c:	ldr	x8, [sp, #2616]
  4391a0:	cbnz	x8, 4391b4 <readlinkat@plt+0x36284>
  4391a4:	ldur	x8, [x29, #-56]
  4391a8:	cmp	x8, #0x0
  4391ac:	cset	w9, lt  // lt = tstop
  4391b0:	tbnz	w9, #0, 439488 <readlinkat@plt+0x36558>
  4391b4:	ldur	w8, [x29, #-124]
  4391b8:	tbnz	w8, #0, 4391c0 <readlinkat@plt+0x36290>
  4391bc:	b	4392fc <readlinkat@plt+0x363cc>
  4391c0:	ldur	x8, [x29, #-56]
  4391c4:	cmp	x8, #0x0
  4391c8:	cset	w9, ge  // ge = tcont
  4391cc:	tbnz	w9, #0, 43925c <readlinkat@plt+0x3632c>
  4391d0:	ldur	x8, [x29, #-56]
  4391d4:	ldur	x9, [x29, #-56]
  4391d8:	mov	x10, xzr
  4391dc:	add	x9, x9, #0x0
  4391e0:	mul	x9, x10, x9
  4391e4:	subs	x9, x9, #0x1
  4391e8:	cmp	x9, #0x0
  4391ec:	cset	w11, ge  // ge = tcont
  4391f0:	str	x8, [sp, #2608]
  4391f4:	tbnz	w11, #0, 439228 <readlinkat@plt+0x362f8>
  4391f8:	ldur	x8, [x29, #-56]
  4391fc:	mov	x9, xzr
  439200:	add	x8, x8, #0x0
  439204:	mul	x8, x9, x8
  439208:	add	x8, x8, #0x1
  43920c:	lsl	x8, x8, #62
  439210:	subs	x8, x8, #0x1
  439214:	mov	x9, #0x2                   	// #2
  439218:	mul	x8, x8, x9
  43921c:	add	x8, x8, #0x1
  439220:	str	x8, [sp, #2600]
  439224:	b	439240 <readlinkat@plt+0x36310>
  439228:	ldur	x8, [x29, #-56]
  43922c:	mov	x9, xzr
  439230:	add	x8, x8, #0x0
  439234:	mul	x8, x9, x8
  439238:	subs	x8, x8, #0x1
  43923c:	str	x8, [sp, #2600]
  439240:	ldr	x8, [sp, #2600]
  439244:	mov	x9, #0xa                   	// #10
  439248:	sdiv	x8, x8, x9
  43924c:	ldr	x9, [sp, #2608]
  439250:	cmp	x9, x8
  439254:	b.lt	439488 <readlinkat@plt+0x36558>  // b.tstop
  439258:	b	439434 <readlinkat@plt+0x36504>
  43925c:	ldur	w8, [x29, #-124]
  439260:	tbnz	w8, #0, 439268 <readlinkat@plt+0x36338>
  439264:	b	439274 <readlinkat@plt+0x36344>
  439268:	ldur	w8, [x29, #-124]
  43926c:	tbnz	w8, #0, 439488 <readlinkat@plt+0x36558>
  439270:	b	439434 <readlinkat@plt+0x36504>
  439274:	ldur	x8, [x29, #-56]
  439278:	mov	x9, xzr
  43927c:	add	x8, x8, #0x0
  439280:	mul	x8, x9, x8
  439284:	subs	x8, x8, #0x1
  439288:	cmp	x8, #0x0
  43928c:	cset	w10, ge  // ge = tcont
  439290:	tbnz	w10, #0, 4392c8 <readlinkat@plt+0x36398>
  439294:	ldur	x8, [x29, #-56]
  439298:	mov	x9, xzr
  43929c:	add	x8, x8, #0x0
  4392a0:	mul	x8, x9, x8
  4392a4:	add	x8, x8, #0x1
  4392a8:	lsl	x8, x8, #62
  4392ac:	subs	x8, x8, #0x1
  4392b0:	mov	x9, #0x2                   	// #2
  4392b4:	mul	x8, x8, x9
  4392b8:	add	x8, x8, #0x1
  4392bc:	mvn	x8, x8
  4392c0:	str	x8, [sp, #2592]
  4392c4:	b	4392e0 <readlinkat@plt+0x363b0>
  4392c8:	ldur	x8, [x29, #-56]
  4392cc:	mov	x9, xzr
  4392d0:	add	x8, x8, #0x0
  4392d4:	mul	x8, x9, x8
  4392d8:	add	x8, x8, #0x0
  4392dc:	str	x8, [sp, #2592]
  4392e0:	ldr	x8, [sp, #2592]
  4392e4:	mov	x9, #0xa                   	// #10
  4392e8:	sdiv	x8, x8, x9
  4392ec:	ldur	x9, [x29, #-56]
  4392f0:	cmp	x8, x9
  4392f4:	b.lt	439488 <readlinkat@plt+0x36558>  // b.tstop
  4392f8:	b	439434 <readlinkat@plt+0x36504>
  4392fc:	ldur	w8, [x29, #-124]
  439300:	tbnz	w8, #0, 439308 <readlinkat@plt+0x363d8>
  439304:	b	439314 <readlinkat@plt+0x363e4>
  439308:	ldur	w8, [x29, #-124]
  43930c:	tbnz	w8, #0, 439488 <readlinkat@plt+0x36558>
  439310:	b	439434 <readlinkat@plt+0x36504>
  439314:	ldur	x8, [x29, #-56]
  439318:	cmp	x8, #0x0
  43931c:	cset	w9, ge  // ge = tcont
  439320:	tbnz	w9, #0, 4393b4 <readlinkat@plt+0x36484>
  439324:	ldur	x8, [x29, #-56]
  439328:	ldur	x9, [x29, #-56]
  43932c:	mov	x10, xzr
  439330:	add	x9, x9, #0x0
  439334:	mul	x9, x10, x9
  439338:	subs	x9, x9, #0x1
  43933c:	cmp	x9, #0x0
  439340:	cset	w11, ge  // ge = tcont
  439344:	str	x8, [sp, #2584]
  439348:	tbnz	w11, #0, 439380 <readlinkat@plt+0x36450>
  43934c:	ldur	x8, [x29, #-56]
  439350:	mov	x9, xzr
  439354:	add	x8, x8, #0x0
  439358:	mul	x8, x9, x8
  43935c:	add	x8, x8, #0x1
  439360:	lsl	x8, x8, #62
  439364:	subs	x8, x8, #0x1
  439368:	mov	x9, #0x2                   	// #2
  43936c:	mul	x8, x8, x9
  439370:	add	x8, x8, #0x1
  439374:	mvn	x8, x8
  439378:	str	x8, [sp, #2576]
  43937c:	b	439398 <readlinkat@plt+0x36468>
  439380:	ldur	x8, [x29, #-56]
  439384:	mov	x9, xzr
  439388:	add	x8, x8, #0x0
  43938c:	mul	x8, x9, x8
  439390:	add	x8, x8, #0x0
  439394:	str	x8, [sp, #2576]
  439398:	ldr	x8, [sp, #2576]
  43939c:	mov	x9, #0xa                   	// #10
  4393a0:	sdiv	x8, x8, x9
  4393a4:	ldr	x9, [sp, #2584]
  4393a8:	cmp	x9, x8
  4393ac:	b.lt	439488 <readlinkat@plt+0x36558>  // b.tstop
  4393b0:	b	439434 <readlinkat@plt+0x36504>
  4393b4:	ldur	x8, [x29, #-56]
  4393b8:	mov	x9, xzr
  4393bc:	add	x8, x8, #0x0
  4393c0:	mul	x8, x9, x8
  4393c4:	subs	x8, x8, #0x1
  4393c8:	cmp	x8, #0x0
  4393cc:	cset	w10, ge  // ge = tcont
  4393d0:	tbnz	w10, #0, 439404 <readlinkat@plt+0x364d4>
  4393d4:	ldur	x8, [x29, #-56]
  4393d8:	mov	x9, xzr
  4393dc:	add	x8, x8, #0x0
  4393e0:	mul	x8, x9, x8
  4393e4:	add	x8, x8, #0x1
  4393e8:	lsl	x8, x8, #62
  4393ec:	subs	x8, x8, #0x1
  4393f0:	mov	x9, #0x2                   	// #2
  4393f4:	mul	x8, x8, x9
  4393f8:	add	x8, x8, #0x1
  4393fc:	str	x8, [sp, #2568]
  439400:	b	43941c <readlinkat@plt+0x364ec>
  439404:	ldur	x8, [x29, #-56]
  439408:	mov	x9, xzr
  43940c:	add	x8, x8, #0x0
  439410:	mul	x8, x9, x8
  439414:	subs	x8, x8, #0x1
  439418:	str	x8, [sp, #2568]
  43941c:	ldr	x8, [sp, #2568]
  439420:	mov	x9, #0xa                   	// #10
  439424:	sdiv	x8, x8, x9
  439428:	ldur	x9, [x29, #-56]
  43942c:	cmp	x8, x9
  439430:	b.lt	439488 <readlinkat@plt+0x36558>  // b.tstop
  439434:	ldur	x8, [x29, #-56]
  439438:	mov	x9, #0xa                   	// #10
  43943c:	mul	x8, x8, x9
  439440:	mov	x9, xzr
  439444:	mul	x8, x9, x8
  439448:	subs	x8, x8, #0x1
  43944c:	cmp	x8, #0x0
  439450:	cset	w10, ge  // ge = tcont
  439454:	tbnz	w10, #0, 439470 <readlinkat@plt+0x36540>
  439458:	ldur	x8, [x29, #-56]
  43945c:	mov	x9, #0xa                   	// #10
  439460:	mul	x8, x8, x9
  439464:	mov	x9, #0xffffffff80000000    	// #-2147483648
  439468:	cmp	x8, x9
  43946c:	b.lt	439488 <readlinkat@plt+0x36558>  // b.tstop
  439470:	ldur	x8, [x29, #-56]
  439474:	mov	x9, #0xa                   	// #10
  439478:	mul	x8, x8, x9
  43947c:	mov	x9, #0x7fffffff            	// #2147483647
  439480:	cmp	x9, x8
  439484:	b.ge	4394ac <readlinkat@plt+0x3657c>  // b.tcont
  439488:	ldur	x8, [x29, #-56]
  43948c:	mov	w9, #0xa                   	// #10
  439490:	mul	w8, w8, w9
  439494:	mov	w0, w8
  439498:	sxtw	x10, w0
  43949c:	stur	x10, [x29, #-56]
  4394a0:	ldur	w8, [x29, #-128]
  4394a4:	tbnz	w8, #0, 43a334 <readlinkat@plt+0x37404>
  4394a8:	b	43a340 <readlinkat@plt+0x37410>
  4394ac:	ldur	x8, [x29, #-56]
  4394b0:	mov	w9, #0xa                   	// #10
  4394b4:	mul	w8, w8, w9
  4394b8:	mov	w0, w8
  4394bc:	sxtw	x10, w0
  4394c0:	stur	x10, [x29, #-56]
  4394c4:	ldur	w8, [x29, #-124]
  4394c8:	tbnz	w8, #0, 43a334 <readlinkat@plt+0x37404>
  4394cc:	b	43a340 <readlinkat@plt+0x37410>
  4394d0:	ldur	w8, [x29, #-128]
  4394d4:	tbnz	w8, #0, 4394dc <readlinkat@plt+0x365ac>
  4394d8:	b	439c08 <readlinkat@plt+0x36cd8>
  4394dc:	ldur	w8, [x29, #-124]
  4394e0:	tbnz	w8, #0, 4394e8 <readlinkat@plt+0x365b8>
  4394e4:	b	439878 <readlinkat@plt+0x36948>
  4394e8:	ldur	x8, [x29, #-56]
  4394ec:	mov	x9, xzr
  4394f0:	add	x8, x8, #0x0
  4394f4:	mul	x8, x9, x8
  4394f8:	subs	x8, x8, #0x1
  4394fc:	cmp	x8, #0x0
  439500:	cset	w10, ge  // ge = tcont
  439504:	tbnz	w10, #0, 43953c <readlinkat@plt+0x3660c>
  439508:	ldur	x8, [x29, #-56]
  43950c:	mov	x9, xzr
  439510:	add	x8, x8, #0x0
  439514:	mul	x8, x9, x8
  439518:	add	x8, x8, #0x1
  43951c:	lsl	x8, x8, #62
  439520:	subs	x8, x8, #0x1
  439524:	mov	x9, #0x2                   	// #2
  439528:	mul	x8, x8, x9
  43952c:	add	x8, x8, #0x1
  439530:	mvn	x8, x8
  439534:	str	x8, [sp, #2560]
  439538:	b	439554 <readlinkat@plt+0x36624>
  43953c:	ldur	x8, [x29, #-56]
  439540:	mov	x9, xzr
  439544:	add	x8, x8, #0x0
  439548:	mul	x8, x9, x8
  43954c:	add	x8, x8, #0x0
  439550:	str	x8, [sp, #2560]
  439554:	ldr	x8, [sp, #2560]
  439558:	cbnz	x8, 43956c <readlinkat@plt+0x3663c>
  43955c:	ldur	x8, [x29, #-56]
  439560:	cmp	x8, #0x0
  439564:	cset	w9, lt  // lt = tstop
  439568:	tbnz	w9, #0, 439840 <readlinkat@plt+0x36910>
  43956c:	ldur	w8, [x29, #-124]
  439570:	tbnz	w8, #0, 439578 <readlinkat@plt+0x36648>
  439574:	b	4396b4 <readlinkat@plt+0x36784>
  439578:	ldur	x8, [x29, #-56]
  43957c:	cmp	x8, #0x0
  439580:	cset	w9, ge  // ge = tcont
  439584:	tbnz	w9, #0, 439614 <readlinkat@plt+0x366e4>
  439588:	ldur	x8, [x29, #-56]
  43958c:	ldur	x9, [x29, #-56]
  439590:	mov	x10, xzr
  439594:	add	x9, x9, #0x0
  439598:	mul	x9, x10, x9
  43959c:	subs	x9, x9, #0x1
  4395a0:	cmp	x9, #0x0
  4395a4:	cset	w11, ge  // ge = tcont
  4395a8:	str	x8, [sp, #2552]
  4395ac:	tbnz	w11, #0, 4395e0 <readlinkat@plt+0x366b0>
  4395b0:	ldur	x8, [x29, #-56]
  4395b4:	mov	x9, xzr
  4395b8:	add	x8, x8, #0x0
  4395bc:	mul	x8, x9, x8
  4395c0:	add	x8, x8, #0x1
  4395c4:	lsl	x8, x8, #62
  4395c8:	subs	x8, x8, #0x1
  4395cc:	mov	x9, #0x2                   	// #2
  4395d0:	mul	x8, x8, x9
  4395d4:	add	x8, x8, #0x1
  4395d8:	str	x8, [sp, #2544]
  4395dc:	b	4395f8 <readlinkat@plt+0x366c8>
  4395e0:	ldur	x8, [x29, #-56]
  4395e4:	mov	x9, xzr
  4395e8:	add	x8, x8, #0x0
  4395ec:	mul	x8, x9, x8
  4395f0:	subs	x8, x8, #0x1
  4395f4:	str	x8, [sp, #2544]
  4395f8:	ldr	x8, [sp, #2544]
  4395fc:	mov	x9, #0xa                   	// #10
  439600:	sdiv	x8, x8, x9
  439604:	ldr	x9, [sp, #2552]
  439608:	cmp	x9, x8
  43960c:	b.lt	439840 <readlinkat@plt+0x36910>  // b.tstop
  439610:	b	4397ec <readlinkat@plt+0x368bc>
  439614:	ldur	w8, [x29, #-124]
  439618:	tbnz	w8, #0, 439620 <readlinkat@plt+0x366f0>
  43961c:	b	43962c <readlinkat@plt+0x366fc>
  439620:	ldur	w8, [x29, #-124]
  439624:	tbnz	w8, #0, 439840 <readlinkat@plt+0x36910>
  439628:	b	4397ec <readlinkat@plt+0x368bc>
  43962c:	ldur	x8, [x29, #-56]
  439630:	mov	x9, xzr
  439634:	add	x8, x8, #0x0
  439638:	mul	x8, x9, x8
  43963c:	subs	x8, x8, #0x1
  439640:	cmp	x8, #0x0
  439644:	cset	w10, ge  // ge = tcont
  439648:	tbnz	w10, #0, 439680 <readlinkat@plt+0x36750>
  43964c:	ldur	x8, [x29, #-56]
  439650:	mov	x9, xzr
  439654:	add	x8, x8, #0x0
  439658:	mul	x8, x9, x8
  43965c:	add	x8, x8, #0x1
  439660:	lsl	x8, x8, #62
  439664:	subs	x8, x8, #0x1
  439668:	mov	x9, #0x2                   	// #2
  43966c:	mul	x8, x8, x9
  439670:	add	x8, x8, #0x1
  439674:	mvn	x8, x8
  439678:	str	x8, [sp, #2536]
  43967c:	b	439698 <readlinkat@plt+0x36768>
  439680:	ldur	x8, [x29, #-56]
  439684:	mov	x9, xzr
  439688:	add	x8, x8, #0x0
  43968c:	mul	x8, x9, x8
  439690:	add	x8, x8, #0x0
  439694:	str	x8, [sp, #2536]
  439698:	ldr	x8, [sp, #2536]
  43969c:	mov	x9, #0xa                   	// #10
  4396a0:	sdiv	x8, x8, x9
  4396a4:	ldur	x9, [x29, #-56]
  4396a8:	cmp	x8, x9
  4396ac:	b.lt	439840 <readlinkat@plt+0x36910>  // b.tstop
  4396b0:	b	4397ec <readlinkat@plt+0x368bc>
  4396b4:	ldur	w8, [x29, #-124]
  4396b8:	tbnz	w8, #0, 4396c0 <readlinkat@plt+0x36790>
  4396bc:	b	4396cc <readlinkat@plt+0x3679c>
  4396c0:	ldur	w8, [x29, #-124]
  4396c4:	tbnz	w8, #0, 439840 <readlinkat@plt+0x36910>
  4396c8:	b	4397ec <readlinkat@plt+0x368bc>
  4396cc:	ldur	x8, [x29, #-56]
  4396d0:	cmp	x8, #0x0
  4396d4:	cset	w9, ge  // ge = tcont
  4396d8:	tbnz	w9, #0, 43976c <readlinkat@plt+0x3683c>
  4396dc:	ldur	x8, [x29, #-56]
  4396e0:	ldur	x9, [x29, #-56]
  4396e4:	mov	x10, xzr
  4396e8:	add	x9, x9, #0x0
  4396ec:	mul	x9, x10, x9
  4396f0:	subs	x9, x9, #0x1
  4396f4:	cmp	x9, #0x0
  4396f8:	cset	w11, ge  // ge = tcont
  4396fc:	str	x8, [sp, #2528]
  439700:	tbnz	w11, #0, 439738 <readlinkat@plt+0x36808>
  439704:	ldur	x8, [x29, #-56]
  439708:	mov	x9, xzr
  43970c:	add	x8, x8, #0x0
  439710:	mul	x8, x9, x8
  439714:	add	x8, x8, #0x1
  439718:	lsl	x8, x8, #62
  43971c:	subs	x8, x8, #0x1
  439720:	mov	x9, #0x2                   	// #2
  439724:	mul	x8, x8, x9
  439728:	add	x8, x8, #0x1
  43972c:	mvn	x8, x8
  439730:	str	x8, [sp, #2520]
  439734:	b	439750 <readlinkat@plt+0x36820>
  439738:	ldur	x8, [x29, #-56]
  43973c:	mov	x9, xzr
  439740:	add	x8, x8, #0x0
  439744:	mul	x8, x9, x8
  439748:	add	x8, x8, #0x0
  43974c:	str	x8, [sp, #2520]
  439750:	ldr	x8, [sp, #2520]
  439754:	mov	x9, #0xa                   	// #10
  439758:	sdiv	x8, x8, x9
  43975c:	ldr	x9, [sp, #2528]
  439760:	cmp	x9, x8
  439764:	b.lt	439840 <readlinkat@plt+0x36910>  // b.tstop
  439768:	b	4397ec <readlinkat@plt+0x368bc>
  43976c:	ldur	x8, [x29, #-56]
  439770:	mov	x9, xzr
  439774:	add	x8, x8, #0x0
  439778:	mul	x8, x9, x8
  43977c:	subs	x8, x8, #0x1
  439780:	cmp	x8, #0x0
  439784:	cset	w10, ge  // ge = tcont
  439788:	tbnz	w10, #0, 4397bc <readlinkat@plt+0x3688c>
  43978c:	ldur	x8, [x29, #-56]
  439790:	mov	x9, xzr
  439794:	add	x8, x8, #0x0
  439798:	mul	x8, x9, x8
  43979c:	add	x8, x8, #0x1
  4397a0:	lsl	x8, x8, #62
  4397a4:	subs	x8, x8, #0x1
  4397a8:	mov	x9, #0x2                   	// #2
  4397ac:	mul	x8, x8, x9
  4397b0:	add	x8, x8, #0x1
  4397b4:	str	x8, [sp, #2512]
  4397b8:	b	4397d4 <readlinkat@plt+0x368a4>
  4397bc:	ldur	x8, [x29, #-56]
  4397c0:	mov	x9, xzr
  4397c4:	add	x8, x8, #0x0
  4397c8:	mul	x8, x9, x8
  4397cc:	subs	x8, x8, #0x1
  4397d0:	str	x8, [sp, #2512]
  4397d4:	ldr	x8, [sp, #2512]
  4397d8:	mov	x9, #0xa                   	// #10
  4397dc:	sdiv	x8, x8, x9
  4397e0:	ldur	x9, [x29, #-56]
  4397e4:	cmp	x8, x9
  4397e8:	b.lt	439840 <readlinkat@plt+0x36910>  // b.tstop
  4397ec:	ldur	x8, [x29, #-56]
  4397f0:	mov	x9, #0xa                   	// #10
  4397f4:	mul	x8, x8, x9
  4397f8:	mov	x9, xzr
  4397fc:	mul	x8, x9, x8
  439800:	subs	x8, x8, #0x1
  439804:	cmp	x8, #0x0
  439808:	cset	w10, ge  // ge = tcont
  43980c:	tbnz	w10, #0, 439828 <readlinkat@plt+0x368f8>
  439810:	ldur	x8, [x29, #-56]
  439814:	mov	x9, #0xa                   	// #10
  439818:	mul	x8, x8, x9
  43981c:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  439820:	cmp	x8, x9
  439824:	b.lt	439840 <readlinkat@plt+0x36910>  // b.tstop
  439828:	ldur	x8, [x29, #-56]
  43982c:	mov	x9, #0xa                   	// #10
  439830:	mul	x8, x8, x9
  439834:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  439838:	cmp	x9, x8
  43983c:	b.ge	43985c <readlinkat@plt+0x3692c>  // b.tcont
  439840:	ldur	x8, [x29, #-56]
  439844:	mov	x9, #0xa                   	// #10
  439848:	mul	x8, x8, x9
  43984c:	stur	x8, [x29, #-56]
  439850:	ldur	w10, [x29, #-128]
  439854:	tbnz	w10, #0, 43a334 <readlinkat@plt+0x37404>
  439858:	b	43a340 <readlinkat@plt+0x37410>
  43985c:	ldur	x8, [x29, #-56]
  439860:	mov	x9, #0xa                   	// #10
  439864:	mul	x8, x8, x9
  439868:	stur	x8, [x29, #-56]
  43986c:	ldur	w10, [x29, #-124]
  439870:	tbnz	w10, #0, 43a334 <readlinkat@plt+0x37404>
  439874:	b	43a340 <readlinkat@plt+0x37410>
  439878:	ldur	x8, [x29, #-56]
  43987c:	mov	x9, xzr
  439880:	add	x8, x8, #0x0
  439884:	mul	x8, x9, x8
  439888:	subs	x8, x8, #0x1
  43988c:	cmp	x8, #0x0
  439890:	cset	w10, ge  // ge = tcont
  439894:	tbnz	w10, #0, 4398cc <readlinkat@plt+0x3699c>
  439898:	ldur	x8, [x29, #-56]
  43989c:	mov	x9, xzr
  4398a0:	add	x8, x8, #0x0
  4398a4:	mul	x8, x9, x8
  4398a8:	add	x8, x8, #0x1
  4398ac:	lsl	x8, x8, #62
  4398b0:	subs	x8, x8, #0x1
  4398b4:	mov	x9, #0x2                   	// #2
  4398b8:	mul	x8, x8, x9
  4398bc:	add	x8, x8, #0x1
  4398c0:	mvn	x8, x8
  4398c4:	str	x8, [sp, #2504]
  4398c8:	b	4398e4 <readlinkat@plt+0x369b4>
  4398cc:	ldur	x8, [x29, #-56]
  4398d0:	mov	x9, xzr
  4398d4:	add	x8, x8, #0x0
  4398d8:	mul	x8, x9, x8
  4398dc:	add	x8, x8, #0x0
  4398e0:	str	x8, [sp, #2504]
  4398e4:	ldr	x8, [sp, #2504]
  4398e8:	cbnz	x8, 4398fc <readlinkat@plt+0x369cc>
  4398ec:	ldur	x8, [x29, #-56]
  4398f0:	cmp	x8, #0x0
  4398f4:	cset	w9, lt  // lt = tstop
  4398f8:	tbnz	w9, #0, 439bd0 <readlinkat@plt+0x36ca0>
  4398fc:	ldur	w8, [x29, #-124]
  439900:	tbnz	w8, #0, 439908 <readlinkat@plt+0x369d8>
  439904:	b	439a44 <readlinkat@plt+0x36b14>
  439908:	ldur	x8, [x29, #-56]
  43990c:	cmp	x8, #0x0
  439910:	cset	w9, ge  // ge = tcont
  439914:	tbnz	w9, #0, 4399a4 <readlinkat@plt+0x36a74>
  439918:	ldur	x8, [x29, #-56]
  43991c:	ldur	x9, [x29, #-56]
  439920:	mov	x10, xzr
  439924:	add	x9, x9, #0x0
  439928:	mul	x9, x10, x9
  43992c:	subs	x9, x9, #0x1
  439930:	cmp	x9, #0x0
  439934:	cset	w11, ge  // ge = tcont
  439938:	str	x8, [sp, #2496]
  43993c:	tbnz	w11, #0, 439970 <readlinkat@plt+0x36a40>
  439940:	ldur	x8, [x29, #-56]
  439944:	mov	x9, xzr
  439948:	add	x8, x8, #0x0
  43994c:	mul	x8, x9, x8
  439950:	add	x8, x8, #0x1
  439954:	lsl	x8, x8, #62
  439958:	subs	x8, x8, #0x1
  43995c:	mov	x9, #0x2                   	// #2
  439960:	mul	x8, x8, x9
  439964:	add	x8, x8, #0x1
  439968:	str	x8, [sp, #2488]
  43996c:	b	439988 <readlinkat@plt+0x36a58>
  439970:	ldur	x8, [x29, #-56]
  439974:	mov	x9, xzr
  439978:	add	x8, x8, #0x0
  43997c:	mul	x8, x9, x8
  439980:	subs	x8, x8, #0x1
  439984:	str	x8, [sp, #2488]
  439988:	ldr	x8, [sp, #2488]
  43998c:	mov	x9, #0xa                   	// #10
  439990:	sdiv	x8, x8, x9
  439994:	ldr	x9, [sp, #2496]
  439998:	cmp	x9, x8
  43999c:	b.lt	439bd0 <readlinkat@plt+0x36ca0>  // b.tstop
  4399a0:	b	439b7c <readlinkat@plt+0x36c4c>
  4399a4:	ldur	w8, [x29, #-124]
  4399a8:	tbnz	w8, #0, 4399b0 <readlinkat@plt+0x36a80>
  4399ac:	b	4399bc <readlinkat@plt+0x36a8c>
  4399b0:	ldur	w8, [x29, #-124]
  4399b4:	tbnz	w8, #0, 439bd0 <readlinkat@plt+0x36ca0>
  4399b8:	b	439b7c <readlinkat@plt+0x36c4c>
  4399bc:	ldur	x8, [x29, #-56]
  4399c0:	mov	x9, xzr
  4399c4:	add	x8, x8, #0x0
  4399c8:	mul	x8, x9, x8
  4399cc:	subs	x8, x8, #0x1
  4399d0:	cmp	x8, #0x0
  4399d4:	cset	w10, ge  // ge = tcont
  4399d8:	tbnz	w10, #0, 439a10 <readlinkat@plt+0x36ae0>
  4399dc:	ldur	x8, [x29, #-56]
  4399e0:	mov	x9, xzr
  4399e4:	add	x8, x8, #0x0
  4399e8:	mul	x8, x9, x8
  4399ec:	add	x8, x8, #0x1
  4399f0:	lsl	x8, x8, #62
  4399f4:	subs	x8, x8, #0x1
  4399f8:	mov	x9, #0x2                   	// #2
  4399fc:	mul	x8, x8, x9
  439a00:	add	x8, x8, #0x1
  439a04:	mvn	x8, x8
  439a08:	str	x8, [sp, #2480]
  439a0c:	b	439a28 <readlinkat@plt+0x36af8>
  439a10:	ldur	x8, [x29, #-56]
  439a14:	mov	x9, xzr
  439a18:	add	x8, x8, #0x0
  439a1c:	mul	x8, x9, x8
  439a20:	add	x8, x8, #0x0
  439a24:	str	x8, [sp, #2480]
  439a28:	ldr	x8, [sp, #2480]
  439a2c:	mov	x9, #0xa                   	// #10
  439a30:	sdiv	x8, x8, x9
  439a34:	ldur	x9, [x29, #-56]
  439a38:	cmp	x8, x9
  439a3c:	b.lt	439bd0 <readlinkat@plt+0x36ca0>  // b.tstop
  439a40:	b	439b7c <readlinkat@plt+0x36c4c>
  439a44:	ldur	w8, [x29, #-124]
  439a48:	tbnz	w8, #0, 439a50 <readlinkat@plt+0x36b20>
  439a4c:	b	439a5c <readlinkat@plt+0x36b2c>
  439a50:	ldur	w8, [x29, #-124]
  439a54:	tbnz	w8, #0, 439bd0 <readlinkat@plt+0x36ca0>
  439a58:	b	439b7c <readlinkat@plt+0x36c4c>
  439a5c:	ldur	x8, [x29, #-56]
  439a60:	cmp	x8, #0x0
  439a64:	cset	w9, ge  // ge = tcont
  439a68:	tbnz	w9, #0, 439afc <readlinkat@plt+0x36bcc>
  439a6c:	ldur	x8, [x29, #-56]
  439a70:	ldur	x9, [x29, #-56]
  439a74:	mov	x10, xzr
  439a78:	add	x9, x9, #0x0
  439a7c:	mul	x9, x10, x9
  439a80:	subs	x9, x9, #0x1
  439a84:	cmp	x9, #0x0
  439a88:	cset	w11, ge  // ge = tcont
  439a8c:	str	x8, [sp, #2472]
  439a90:	tbnz	w11, #0, 439ac8 <readlinkat@plt+0x36b98>
  439a94:	ldur	x8, [x29, #-56]
  439a98:	mov	x9, xzr
  439a9c:	add	x8, x8, #0x0
  439aa0:	mul	x8, x9, x8
  439aa4:	add	x8, x8, #0x1
  439aa8:	lsl	x8, x8, #62
  439aac:	subs	x8, x8, #0x1
  439ab0:	mov	x9, #0x2                   	// #2
  439ab4:	mul	x8, x8, x9
  439ab8:	add	x8, x8, #0x1
  439abc:	mvn	x8, x8
  439ac0:	str	x8, [sp, #2464]
  439ac4:	b	439ae0 <readlinkat@plt+0x36bb0>
  439ac8:	ldur	x8, [x29, #-56]
  439acc:	mov	x9, xzr
  439ad0:	add	x8, x8, #0x0
  439ad4:	mul	x8, x9, x8
  439ad8:	add	x8, x8, #0x0
  439adc:	str	x8, [sp, #2464]
  439ae0:	ldr	x8, [sp, #2464]
  439ae4:	mov	x9, #0xa                   	// #10
  439ae8:	sdiv	x8, x8, x9
  439aec:	ldr	x9, [sp, #2472]
  439af0:	cmp	x9, x8
  439af4:	b.lt	439bd0 <readlinkat@plt+0x36ca0>  // b.tstop
  439af8:	b	439b7c <readlinkat@plt+0x36c4c>
  439afc:	ldur	x8, [x29, #-56]
  439b00:	mov	x9, xzr
  439b04:	add	x8, x8, #0x0
  439b08:	mul	x8, x9, x8
  439b0c:	subs	x8, x8, #0x1
  439b10:	cmp	x8, #0x0
  439b14:	cset	w10, ge  // ge = tcont
  439b18:	tbnz	w10, #0, 439b4c <readlinkat@plt+0x36c1c>
  439b1c:	ldur	x8, [x29, #-56]
  439b20:	mov	x9, xzr
  439b24:	add	x8, x8, #0x0
  439b28:	mul	x8, x9, x8
  439b2c:	add	x8, x8, #0x1
  439b30:	lsl	x8, x8, #62
  439b34:	subs	x8, x8, #0x1
  439b38:	mov	x9, #0x2                   	// #2
  439b3c:	mul	x8, x8, x9
  439b40:	add	x8, x8, #0x1
  439b44:	str	x8, [sp, #2456]
  439b48:	b	439b64 <readlinkat@plt+0x36c34>
  439b4c:	ldur	x8, [x29, #-56]
  439b50:	mov	x9, xzr
  439b54:	add	x8, x8, #0x0
  439b58:	mul	x8, x9, x8
  439b5c:	subs	x8, x8, #0x1
  439b60:	str	x8, [sp, #2456]
  439b64:	ldr	x8, [sp, #2456]
  439b68:	mov	x9, #0xa                   	// #10
  439b6c:	sdiv	x8, x8, x9
  439b70:	ldur	x9, [x29, #-56]
  439b74:	cmp	x8, x9
  439b78:	b.lt	439bd0 <readlinkat@plt+0x36ca0>  // b.tstop
  439b7c:	ldur	x8, [x29, #-56]
  439b80:	mov	x9, #0xa                   	// #10
  439b84:	mul	x8, x8, x9
  439b88:	mov	x9, xzr
  439b8c:	mul	x8, x9, x8
  439b90:	subs	x8, x8, #0x1
  439b94:	cmp	x8, #0x0
  439b98:	cset	w10, ge  // ge = tcont
  439b9c:	tbnz	w10, #0, 439bb8 <readlinkat@plt+0x36c88>
  439ba0:	ldur	x8, [x29, #-56]
  439ba4:	mov	x9, #0xa                   	// #10
  439ba8:	mul	x8, x8, x9
  439bac:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  439bb0:	cmp	x8, x9
  439bb4:	b.lt	439bd0 <readlinkat@plt+0x36ca0>  // b.tstop
  439bb8:	ldur	x8, [x29, #-56]
  439bbc:	mov	x9, #0xa                   	// #10
  439bc0:	mul	x8, x8, x9
  439bc4:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  439bc8:	cmp	x9, x8
  439bcc:	b.ge	439bec <readlinkat@plt+0x36cbc>  // b.tcont
  439bd0:	ldur	x8, [x29, #-56]
  439bd4:	mov	x9, #0xa                   	// #10
  439bd8:	mul	x8, x8, x9
  439bdc:	stur	x8, [x29, #-56]
  439be0:	ldur	w10, [x29, #-128]
  439be4:	tbnz	w10, #0, 43a334 <readlinkat@plt+0x37404>
  439be8:	b	43a340 <readlinkat@plt+0x37410>
  439bec:	ldur	x8, [x29, #-56]
  439bf0:	mov	x9, #0xa                   	// #10
  439bf4:	mul	x8, x8, x9
  439bf8:	stur	x8, [x29, #-56]
  439bfc:	ldur	w10, [x29, #-124]
  439c00:	tbnz	w10, #0, 43a334 <readlinkat@plt+0x37404>
  439c04:	b	43a340 <readlinkat@plt+0x37410>
  439c08:	ldur	w8, [x29, #-124]
  439c0c:	tbnz	w8, #0, 439c14 <readlinkat@plt+0x36ce4>
  439c10:	b	439fa4 <readlinkat@plt+0x37074>
  439c14:	ldur	x8, [x29, #-56]
  439c18:	mov	x9, xzr
  439c1c:	add	x8, x8, #0x0
  439c20:	mul	x8, x9, x8
  439c24:	subs	x8, x8, #0x1
  439c28:	cmp	x8, #0x0
  439c2c:	cset	w10, ge  // ge = tcont
  439c30:	tbnz	w10, #0, 439c68 <readlinkat@plt+0x36d38>
  439c34:	ldur	x8, [x29, #-56]
  439c38:	mov	x9, xzr
  439c3c:	add	x8, x8, #0x0
  439c40:	mul	x8, x9, x8
  439c44:	add	x8, x8, #0x1
  439c48:	lsl	x8, x8, #62
  439c4c:	subs	x8, x8, #0x1
  439c50:	mov	x9, #0x2                   	// #2
  439c54:	mul	x8, x8, x9
  439c58:	add	x8, x8, #0x1
  439c5c:	mvn	x8, x8
  439c60:	str	x8, [sp, #2448]
  439c64:	b	439c80 <readlinkat@plt+0x36d50>
  439c68:	ldur	x8, [x29, #-56]
  439c6c:	mov	x9, xzr
  439c70:	add	x8, x8, #0x0
  439c74:	mul	x8, x9, x8
  439c78:	add	x8, x8, #0x0
  439c7c:	str	x8, [sp, #2448]
  439c80:	ldr	x8, [sp, #2448]
  439c84:	cbnz	x8, 439c98 <readlinkat@plt+0x36d68>
  439c88:	ldur	x8, [x29, #-56]
  439c8c:	cmp	x8, #0x0
  439c90:	cset	w9, lt  // lt = tstop
  439c94:	tbnz	w9, #0, 439f6c <readlinkat@plt+0x3703c>
  439c98:	ldur	w8, [x29, #-124]
  439c9c:	tbnz	w8, #0, 439ca4 <readlinkat@plt+0x36d74>
  439ca0:	b	439de0 <readlinkat@plt+0x36eb0>
  439ca4:	ldur	x8, [x29, #-56]
  439ca8:	cmp	x8, #0x0
  439cac:	cset	w9, ge  // ge = tcont
  439cb0:	tbnz	w9, #0, 439d40 <readlinkat@plt+0x36e10>
  439cb4:	ldur	x8, [x29, #-56]
  439cb8:	ldur	x9, [x29, #-56]
  439cbc:	mov	x10, xzr
  439cc0:	add	x9, x9, #0x0
  439cc4:	mul	x9, x10, x9
  439cc8:	subs	x9, x9, #0x1
  439ccc:	cmp	x9, #0x0
  439cd0:	cset	w11, ge  // ge = tcont
  439cd4:	str	x8, [sp, #2440]
  439cd8:	tbnz	w11, #0, 439d0c <readlinkat@plt+0x36ddc>
  439cdc:	ldur	x8, [x29, #-56]
  439ce0:	mov	x9, xzr
  439ce4:	add	x8, x8, #0x0
  439ce8:	mul	x8, x9, x8
  439cec:	add	x8, x8, #0x1
  439cf0:	lsl	x8, x8, #62
  439cf4:	subs	x8, x8, #0x1
  439cf8:	mov	x9, #0x2                   	// #2
  439cfc:	mul	x8, x8, x9
  439d00:	add	x8, x8, #0x1
  439d04:	str	x8, [sp, #2432]
  439d08:	b	439d24 <readlinkat@plt+0x36df4>
  439d0c:	ldur	x8, [x29, #-56]
  439d10:	mov	x9, xzr
  439d14:	add	x8, x8, #0x0
  439d18:	mul	x8, x9, x8
  439d1c:	subs	x8, x8, #0x1
  439d20:	str	x8, [sp, #2432]
  439d24:	ldr	x8, [sp, #2432]
  439d28:	mov	x9, #0xa                   	// #10
  439d2c:	sdiv	x8, x8, x9
  439d30:	ldr	x9, [sp, #2440]
  439d34:	cmp	x9, x8
  439d38:	b.lt	439f6c <readlinkat@plt+0x3703c>  // b.tstop
  439d3c:	b	439f18 <readlinkat@plt+0x36fe8>
  439d40:	ldur	w8, [x29, #-124]
  439d44:	tbnz	w8, #0, 439d4c <readlinkat@plt+0x36e1c>
  439d48:	b	439d58 <readlinkat@plt+0x36e28>
  439d4c:	ldur	w8, [x29, #-124]
  439d50:	tbnz	w8, #0, 439f6c <readlinkat@plt+0x3703c>
  439d54:	b	439f18 <readlinkat@plt+0x36fe8>
  439d58:	ldur	x8, [x29, #-56]
  439d5c:	mov	x9, xzr
  439d60:	add	x8, x8, #0x0
  439d64:	mul	x8, x9, x8
  439d68:	subs	x8, x8, #0x1
  439d6c:	cmp	x8, #0x0
  439d70:	cset	w10, ge  // ge = tcont
  439d74:	tbnz	w10, #0, 439dac <readlinkat@plt+0x36e7c>
  439d78:	ldur	x8, [x29, #-56]
  439d7c:	mov	x9, xzr
  439d80:	add	x8, x8, #0x0
  439d84:	mul	x8, x9, x8
  439d88:	add	x8, x8, #0x1
  439d8c:	lsl	x8, x8, #62
  439d90:	subs	x8, x8, #0x1
  439d94:	mov	x9, #0x2                   	// #2
  439d98:	mul	x8, x8, x9
  439d9c:	add	x8, x8, #0x1
  439da0:	mvn	x8, x8
  439da4:	str	x8, [sp, #2424]
  439da8:	b	439dc4 <readlinkat@plt+0x36e94>
  439dac:	ldur	x8, [x29, #-56]
  439db0:	mov	x9, xzr
  439db4:	add	x8, x8, #0x0
  439db8:	mul	x8, x9, x8
  439dbc:	add	x8, x8, #0x0
  439dc0:	str	x8, [sp, #2424]
  439dc4:	ldr	x8, [sp, #2424]
  439dc8:	mov	x9, #0xa                   	// #10
  439dcc:	sdiv	x8, x8, x9
  439dd0:	ldur	x9, [x29, #-56]
  439dd4:	cmp	x8, x9
  439dd8:	b.lt	439f6c <readlinkat@plt+0x3703c>  // b.tstop
  439ddc:	b	439f18 <readlinkat@plt+0x36fe8>
  439de0:	ldur	w8, [x29, #-124]
  439de4:	tbnz	w8, #0, 439dec <readlinkat@plt+0x36ebc>
  439de8:	b	439df8 <readlinkat@plt+0x36ec8>
  439dec:	ldur	w8, [x29, #-124]
  439df0:	tbnz	w8, #0, 439f6c <readlinkat@plt+0x3703c>
  439df4:	b	439f18 <readlinkat@plt+0x36fe8>
  439df8:	ldur	x8, [x29, #-56]
  439dfc:	cmp	x8, #0x0
  439e00:	cset	w9, ge  // ge = tcont
  439e04:	tbnz	w9, #0, 439e98 <readlinkat@plt+0x36f68>
  439e08:	ldur	x8, [x29, #-56]
  439e0c:	ldur	x9, [x29, #-56]
  439e10:	mov	x10, xzr
  439e14:	add	x9, x9, #0x0
  439e18:	mul	x9, x10, x9
  439e1c:	subs	x9, x9, #0x1
  439e20:	cmp	x9, #0x0
  439e24:	cset	w11, ge  // ge = tcont
  439e28:	str	x8, [sp, #2416]
  439e2c:	tbnz	w11, #0, 439e64 <readlinkat@plt+0x36f34>
  439e30:	ldur	x8, [x29, #-56]
  439e34:	mov	x9, xzr
  439e38:	add	x8, x8, #0x0
  439e3c:	mul	x8, x9, x8
  439e40:	add	x8, x8, #0x1
  439e44:	lsl	x8, x8, #62
  439e48:	subs	x8, x8, #0x1
  439e4c:	mov	x9, #0x2                   	// #2
  439e50:	mul	x8, x8, x9
  439e54:	add	x8, x8, #0x1
  439e58:	mvn	x8, x8
  439e5c:	str	x8, [sp, #2408]
  439e60:	b	439e7c <readlinkat@plt+0x36f4c>
  439e64:	ldur	x8, [x29, #-56]
  439e68:	mov	x9, xzr
  439e6c:	add	x8, x8, #0x0
  439e70:	mul	x8, x9, x8
  439e74:	add	x8, x8, #0x0
  439e78:	str	x8, [sp, #2408]
  439e7c:	ldr	x8, [sp, #2408]
  439e80:	mov	x9, #0xa                   	// #10
  439e84:	sdiv	x8, x8, x9
  439e88:	ldr	x9, [sp, #2416]
  439e8c:	cmp	x9, x8
  439e90:	b.lt	439f6c <readlinkat@plt+0x3703c>  // b.tstop
  439e94:	b	439f18 <readlinkat@plt+0x36fe8>
  439e98:	ldur	x8, [x29, #-56]
  439e9c:	mov	x9, xzr
  439ea0:	add	x8, x8, #0x0
  439ea4:	mul	x8, x9, x8
  439ea8:	subs	x8, x8, #0x1
  439eac:	cmp	x8, #0x0
  439eb0:	cset	w10, ge  // ge = tcont
  439eb4:	tbnz	w10, #0, 439ee8 <readlinkat@plt+0x36fb8>
  439eb8:	ldur	x8, [x29, #-56]
  439ebc:	mov	x9, xzr
  439ec0:	add	x8, x8, #0x0
  439ec4:	mul	x8, x9, x8
  439ec8:	add	x8, x8, #0x1
  439ecc:	lsl	x8, x8, #62
  439ed0:	subs	x8, x8, #0x1
  439ed4:	mov	x9, #0x2                   	// #2
  439ed8:	mul	x8, x8, x9
  439edc:	add	x8, x8, #0x1
  439ee0:	str	x8, [sp, #2400]
  439ee4:	b	439f00 <readlinkat@plt+0x36fd0>
  439ee8:	ldur	x8, [x29, #-56]
  439eec:	mov	x9, xzr
  439ef0:	add	x8, x8, #0x0
  439ef4:	mul	x8, x9, x8
  439ef8:	subs	x8, x8, #0x1
  439efc:	str	x8, [sp, #2400]
  439f00:	ldr	x8, [sp, #2400]
  439f04:	mov	x9, #0xa                   	// #10
  439f08:	sdiv	x8, x8, x9
  439f0c:	ldur	x9, [x29, #-56]
  439f10:	cmp	x8, x9
  439f14:	b.lt	439f6c <readlinkat@plt+0x3703c>  // b.tstop
  439f18:	ldur	x8, [x29, #-56]
  439f1c:	mov	x9, #0xa                   	// #10
  439f20:	mul	x8, x8, x9
  439f24:	mov	x9, xzr
  439f28:	mul	x8, x9, x8
  439f2c:	subs	x8, x8, #0x1
  439f30:	cmp	x8, #0x0
  439f34:	cset	w10, ge  // ge = tcont
  439f38:	tbnz	w10, #0, 439f54 <readlinkat@plt+0x37024>
  439f3c:	ldur	x8, [x29, #-56]
  439f40:	mov	x9, #0xa                   	// #10
  439f44:	mul	x8, x8, x9
  439f48:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  439f4c:	cmp	x8, x9
  439f50:	b.lt	439f6c <readlinkat@plt+0x3703c>  // b.tstop
  439f54:	ldur	x8, [x29, #-56]
  439f58:	mov	x9, #0xa                   	// #10
  439f5c:	mul	x8, x8, x9
  439f60:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  439f64:	cmp	x9, x8
  439f68:	b.ge	439f88 <readlinkat@plt+0x37058>  // b.tcont
  439f6c:	ldur	x8, [x29, #-56]
  439f70:	mov	x9, #0xa                   	// #10
  439f74:	mul	x8, x8, x9
  439f78:	stur	x8, [x29, #-56]
  439f7c:	ldur	w10, [x29, #-128]
  439f80:	tbnz	w10, #0, 43a334 <readlinkat@plt+0x37404>
  439f84:	b	43a340 <readlinkat@plt+0x37410>
  439f88:	ldur	x8, [x29, #-56]
  439f8c:	mov	x9, #0xa                   	// #10
  439f90:	mul	x8, x8, x9
  439f94:	stur	x8, [x29, #-56]
  439f98:	ldur	w10, [x29, #-124]
  439f9c:	tbnz	w10, #0, 43a334 <readlinkat@plt+0x37404>
  439fa0:	b	43a340 <readlinkat@plt+0x37410>
  439fa4:	ldur	x8, [x29, #-56]
  439fa8:	mov	x9, xzr
  439fac:	add	x8, x8, #0x0
  439fb0:	mul	x8, x9, x8
  439fb4:	subs	x8, x8, #0x1
  439fb8:	cmp	x8, #0x0
  439fbc:	cset	w10, ge  // ge = tcont
  439fc0:	tbnz	w10, #0, 439ff8 <readlinkat@plt+0x370c8>
  439fc4:	ldur	x8, [x29, #-56]
  439fc8:	mov	x9, xzr
  439fcc:	add	x8, x8, #0x0
  439fd0:	mul	x8, x9, x8
  439fd4:	add	x8, x8, #0x1
  439fd8:	lsl	x8, x8, #62
  439fdc:	subs	x8, x8, #0x1
  439fe0:	mov	x9, #0x2                   	// #2
  439fe4:	mul	x8, x8, x9
  439fe8:	add	x8, x8, #0x1
  439fec:	mvn	x8, x8
  439ff0:	str	x8, [sp, #2392]
  439ff4:	b	43a010 <readlinkat@plt+0x370e0>
  439ff8:	ldur	x8, [x29, #-56]
  439ffc:	mov	x9, xzr
  43a000:	add	x8, x8, #0x0
  43a004:	mul	x8, x9, x8
  43a008:	add	x8, x8, #0x0
  43a00c:	str	x8, [sp, #2392]
  43a010:	ldr	x8, [sp, #2392]
  43a014:	cbnz	x8, 43a028 <readlinkat@plt+0x370f8>
  43a018:	ldur	x8, [x29, #-56]
  43a01c:	cmp	x8, #0x0
  43a020:	cset	w9, lt  // lt = tstop
  43a024:	tbnz	w9, #0, 43a2fc <readlinkat@plt+0x373cc>
  43a028:	ldur	w8, [x29, #-124]
  43a02c:	tbnz	w8, #0, 43a034 <readlinkat@plt+0x37104>
  43a030:	b	43a170 <readlinkat@plt+0x37240>
  43a034:	ldur	x8, [x29, #-56]
  43a038:	cmp	x8, #0x0
  43a03c:	cset	w9, ge  // ge = tcont
  43a040:	tbnz	w9, #0, 43a0d0 <readlinkat@plt+0x371a0>
  43a044:	ldur	x8, [x29, #-56]
  43a048:	ldur	x9, [x29, #-56]
  43a04c:	mov	x10, xzr
  43a050:	add	x9, x9, #0x0
  43a054:	mul	x9, x10, x9
  43a058:	subs	x9, x9, #0x1
  43a05c:	cmp	x9, #0x0
  43a060:	cset	w11, ge  // ge = tcont
  43a064:	str	x8, [sp, #2384]
  43a068:	tbnz	w11, #0, 43a09c <readlinkat@plt+0x3716c>
  43a06c:	ldur	x8, [x29, #-56]
  43a070:	mov	x9, xzr
  43a074:	add	x8, x8, #0x0
  43a078:	mul	x8, x9, x8
  43a07c:	add	x8, x8, #0x1
  43a080:	lsl	x8, x8, #62
  43a084:	subs	x8, x8, #0x1
  43a088:	mov	x9, #0x2                   	// #2
  43a08c:	mul	x8, x8, x9
  43a090:	add	x8, x8, #0x1
  43a094:	str	x8, [sp, #2376]
  43a098:	b	43a0b4 <readlinkat@plt+0x37184>
  43a09c:	ldur	x8, [x29, #-56]
  43a0a0:	mov	x9, xzr
  43a0a4:	add	x8, x8, #0x0
  43a0a8:	mul	x8, x9, x8
  43a0ac:	subs	x8, x8, #0x1
  43a0b0:	str	x8, [sp, #2376]
  43a0b4:	ldr	x8, [sp, #2376]
  43a0b8:	mov	x9, #0xa                   	// #10
  43a0bc:	sdiv	x8, x8, x9
  43a0c0:	ldr	x9, [sp, #2384]
  43a0c4:	cmp	x9, x8
  43a0c8:	b.lt	43a2fc <readlinkat@plt+0x373cc>  // b.tstop
  43a0cc:	b	43a2a8 <readlinkat@plt+0x37378>
  43a0d0:	ldur	w8, [x29, #-124]
  43a0d4:	tbnz	w8, #0, 43a0dc <readlinkat@plt+0x371ac>
  43a0d8:	b	43a0e8 <readlinkat@plt+0x371b8>
  43a0dc:	ldur	w8, [x29, #-124]
  43a0e0:	tbnz	w8, #0, 43a2fc <readlinkat@plt+0x373cc>
  43a0e4:	b	43a2a8 <readlinkat@plt+0x37378>
  43a0e8:	ldur	x8, [x29, #-56]
  43a0ec:	mov	x9, xzr
  43a0f0:	add	x8, x8, #0x0
  43a0f4:	mul	x8, x9, x8
  43a0f8:	subs	x8, x8, #0x1
  43a0fc:	cmp	x8, #0x0
  43a100:	cset	w10, ge  // ge = tcont
  43a104:	tbnz	w10, #0, 43a13c <readlinkat@plt+0x3720c>
  43a108:	ldur	x8, [x29, #-56]
  43a10c:	mov	x9, xzr
  43a110:	add	x8, x8, #0x0
  43a114:	mul	x8, x9, x8
  43a118:	add	x8, x8, #0x1
  43a11c:	lsl	x8, x8, #62
  43a120:	subs	x8, x8, #0x1
  43a124:	mov	x9, #0x2                   	// #2
  43a128:	mul	x8, x8, x9
  43a12c:	add	x8, x8, #0x1
  43a130:	mvn	x8, x8
  43a134:	str	x8, [sp, #2368]
  43a138:	b	43a154 <readlinkat@plt+0x37224>
  43a13c:	ldur	x8, [x29, #-56]
  43a140:	mov	x9, xzr
  43a144:	add	x8, x8, #0x0
  43a148:	mul	x8, x9, x8
  43a14c:	add	x8, x8, #0x0
  43a150:	str	x8, [sp, #2368]
  43a154:	ldr	x8, [sp, #2368]
  43a158:	mov	x9, #0xa                   	// #10
  43a15c:	sdiv	x8, x8, x9
  43a160:	ldur	x9, [x29, #-56]
  43a164:	cmp	x8, x9
  43a168:	b.lt	43a2fc <readlinkat@plt+0x373cc>  // b.tstop
  43a16c:	b	43a2a8 <readlinkat@plt+0x37378>
  43a170:	ldur	w8, [x29, #-124]
  43a174:	tbnz	w8, #0, 43a17c <readlinkat@plt+0x3724c>
  43a178:	b	43a188 <readlinkat@plt+0x37258>
  43a17c:	ldur	w8, [x29, #-124]
  43a180:	tbnz	w8, #0, 43a2fc <readlinkat@plt+0x373cc>
  43a184:	b	43a2a8 <readlinkat@plt+0x37378>
  43a188:	ldur	x8, [x29, #-56]
  43a18c:	cmp	x8, #0x0
  43a190:	cset	w9, ge  // ge = tcont
  43a194:	tbnz	w9, #0, 43a228 <readlinkat@plt+0x372f8>
  43a198:	ldur	x8, [x29, #-56]
  43a19c:	ldur	x9, [x29, #-56]
  43a1a0:	mov	x10, xzr
  43a1a4:	add	x9, x9, #0x0
  43a1a8:	mul	x9, x10, x9
  43a1ac:	subs	x9, x9, #0x1
  43a1b0:	cmp	x9, #0x0
  43a1b4:	cset	w11, ge  // ge = tcont
  43a1b8:	str	x8, [sp, #2360]
  43a1bc:	tbnz	w11, #0, 43a1f4 <readlinkat@plt+0x372c4>
  43a1c0:	ldur	x8, [x29, #-56]
  43a1c4:	mov	x9, xzr
  43a1c8:	add	x8, x8, #0x0
  43a1cc:	mul	x8, x9, x8
  43a1d0:	add	x8, x8, #0x1
  43a1d4:	lsl	x8, x8, #62
  43a1d8:	subs	x8, x8, #0x1
  43a1dc:	mov	x9, #0x2                   	// #2
  43a1e0:	mul	x8, x8, x9
  43a1e4:	add	x8, x8, #0x1
  43a1e8:	mvn	x8, x8
  43a1ec:	str	x8, [sp, #2352]
  43a1f0:	b	43a20c <readlinkat@plt+0x372dc>
  43a1f4:	ldur	x8, [x29, #-56]
  43a1f8:	mov	x9, xzr
  43a1fc:	add	x8, x8, #0x0
  43a200:	mul	x8, x9, x8
  43a204:	add	x8, x8, #0x0
  43a208:	str	x8, [sp, #2352]
  43a20c:	ldr	x8, [sp, #2352]
  43a210:	mov	x9, #0xa                   	// #10
  43a214:	sdiv	x8, x8, x9
  43a218:	ldr	x9, [sp, #2360]
  43a21c:	cmp	x9, x8
  43a220:	b.lt	43a2fc <readlinkat@plt+0x373cc>  // b.tstop
  43a224:	b	43a2a8 <readlinkat@plt+0x37378>
  43a228:	ldur	x8, [x29, #-56]
  43a22c:	mov	x9, xzr
  43a230:	add	x8, x8, #0x0
  43a234:	mul	x8, x9, x8
  43a238:	subs	x8, x8, #0x1
  43a23c:	cmp	x8, #0x0
  43a240:	cset	w10, ge  // ge = tcont
  43a244:	tbnz	w10, #0, 43a278 <readlinkat@plt+0x37348>
  43a248:	ldur	x8, [x29, #-56]
  43a24c:	mov	x9, xzr
  43a250:	add	x8, x8, #0x0
  43a254:	mul	x8, x9, x8
  43a258:	add	x8, x8, #0x1
  43a25c:	lsl	x8, x8, #62
  43a260:	subs	x8, x8, #0x1
  43a264:	mov	x9, #0x2                   	// #2
  43a268:	mul	x8, x8, x9
  43a26c:	add	x8, x8, #0x1
  43a270:	str	x8, [sp, #2344]
  43a274:	b	43a290 <readlinkat@plt+0x37360>
  43a278:	ldur	x8, [x29, #-56]
  43a27c:	mov	x9, xzr
  43a280:	add	x8, x8, #0x0
  43a284:	mul	x8, x9, x8
  43a288:	subs	x8, x8, #0x1
  43a28c:	str	x8, [sp, #2344]
  43a290:	ldr	x8, [sp, #2344]
  43a294:	mov	x9, #0xa                   	// #10
  43a298:	sdiv	x8, x8, x9
  43a29c:	ldur	x9, [x29, #-56]
  43a2a0:	cmp	x8, x9
  43a2a4:	b.lt	43a2fc <readlinkat@plt+0x373cc>  // b.tstop
  43a2a8:	ldur	x8, [x29, #-56]
  43a2ac:	mov	x9, #0xa                   	// #10
  43a2b0:	mul	x8, x8, x9
  43a2b4:	mov	x9, xzr
  43a2b8:	mul	x8, x9, x8
  43a2bc:	subs	x8, x8, #0x1
  43a2c0:	cmp	x8, #0x0
  43a2c4:	cset	w10, ge  // ge = tcont
  43a2c8:	tbnz	w10, #0, 43a2e4 <readlinkat@plt+0x373b4>
  43a2cc:	ldur	x8, [x29, #-56]
  43a2d0:	mov	x9, #0xa                   	// #10
  43a2d4:	mul	x8, x8, x9
  43a2d8:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  43a2dc:	cmp	x8, x9
  43a2e0:	b.lt	43a2fc <readlinkat@plt+0x373cc>  // b.tstop
  43a2e4:	ldur	x8, [x29, #-56]
  43a2e8:	mov	x9, #0xa                   	// #10
  43a2ec:	mul	x8, x8, x9
  43a2f0:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  43a2f4:	cmp	x9, x8
  43a2f8:	b.ge	43a318 <readlinkat@plt+0x373e8>  // b.tcont
  43a2fc:	ldur	x8, [x29, #-56]
  43a300:	mov	x9, #0xa                   	// #10
  43a304:	mul	x8, x8, x9
  43a308:	stur	x8, [x29, #-56]
  43a30c:	ldur	w10, [x29, #-128]
  43a310:	tbnz	w10, #0, 43a334 <readlinkat@plt+0x37404>
  43a314:	b	43a340 <readlinkat@plt+0x37410>
  43a318:	ldur	x8, [x29, #-56]
  43a31c:	mov	x9, #0xa                   	// #10
  43a320:	mul	x8, x8, x9
  43a324:	stur	x8, [x29, #-56]
  43a328:	ldur	w10, [x29, #-124]
  43a32c:	tbnz	w10, #0, 43a334 <readlinkat@plt+0x37404>
  43a330:	b	43a340 <readlinkat@plt+0x37410>
  43a334:	mov	w8, #0x3f                  	// #63
  43a338:	stur	w8, [x29, #-4]
  43a33c:	b	43f8a4 <readlinkat@plt+0x3c974>
  43a340:	ldur	w8, [x29, #-124]
  43a344:	tbnz	w8, #0, 43a34c <readlinkat@plt+0x3741c>
  43a348:	b	43b434 <readlinkat@plt+0x38504>
  43a34c:	ldur	w8, [x29, #-124]
  43a350:	tbnz	w8, #0, 43a358 <readlinkat@plt+0x37428>
  43a354:	b	43ac4c <readlinkat@plt+0x37d1c>
  43a358:	ldur	w8, [x29, #-44]
  43a35c:	cmp	w8, #0x0
  43a360:	cset	w8, ge  // ge = tcont
  43a364:	tbnz	w8, #0, 43a37c <readlinkat@plt+0x3744c>
  43a368:	ldurb	w8, [x29, #-25]
  43a36c:	mov	w9, #0x30                  	// #48
  43a370:	subs	w8, w9, w8
  43a374:	str	w8, [sp, #2340]
  43a378:	b	43a388 <readlinkat@plt+0x37458>
  43a37c:	ldurb	w8, [x29, #-25]
  43a380:	subs	w8, w8, #0x30
  43a384:	str	w8, [sp, #2340]
  43a388:	ldr	w8, [sp, #2340]
  43a38c:	lsl	w8, w8, #24
  43a390:	mov	x9, #0x18                  	// #24
  43a394:	asr	w8, w8, w9
  43a398:	mov	w9, wzr
  43a39c:	mul	w8, w9, w8
  43a3a0:	ldur	x10, [x29, #-56]
  43a3a4:	lsl	w10, w10, #24
  43a3a8:	add	w8, w8, w10, asr #24
  43a3ac:	mul	w8, w9, w8
  43a3b0:	subs	w8, w8, #0x1
  43a3b4:	cmp	w8, #0x0
  43a3b8:	cset	w8, ge  // ge = tcont
  43a3bc:	tbnz	w8, #0, 43a43c <readlinkat@plt+0x3750c>
  43a3c0:	ldur	w8, [x29, #-44]
  43a3c4:	cmp	w8, #0x0
  43a3c8:	cset	w8, ge  // ge = tcont
  43a3cc:	tbnz	w8, #0, 43a3e4 <readlinkat@plt+0x374b4>
  43a3d0:	ldurb	w8, [x29, #-25]
  43a3d4:	mov	w9, #0x30                  	// #48
  43a3d8:	subs	w8, w9, w8
  43a3dc:	str	w8, [sp, #2336]
  43a3e0:	b	43a3f0 <readlinkat@plt+0x374c0>
  43a3e4:	ldurb	w8, [x29, #-25]
  43a3e8:	subs	w8, w8, #0x30
  43a3ec:	str	w8, [sp, #2336]
  43a3f0:	ldr	w8, [sp, #2336]
  43a3f4:	lsl	w8, w8, #24
  43a3f8:	mov	x9, #0x18                  	// #24
  43a3fc:	asr	w8, w8, w9
  43a400:	mov	w9, wzr
  43a404:	mul	w8, w9, w8
  43a408:	ldur	x10, [x29, #-56]
  43a40c:	lsl	w10, w10, #24
  43a410:	add	w8, w8, w10, asr #24
  43a414:	mul	w8, w9, w8
  43a418:	add	w8, w8, #0x1
  43a41c:	lsl	w8, w8, #30
  43a420:	subs	w8, w8, #0x1
  43a424:	mov	w9, #0x2                   	// #2
  43a428:	mul	w8, w8, w9
  43a42c:	add	w8, w8, #0x1
  43a430:	mvn	w8, w8
  43a434:	str	w8, [sp, #2332]
  43a438:	b	43a49c <readlinkat@plt+0x3756c>
  43a43c:	ldur	w8, [x29, #-44]
  43a440:	cmp	w8, #0x0
  43a444:	cset	w8, ge  // ge = tcont
  43a448:	tbnz	w8, #0, 43a460 <readlinkat@plt+0x37530>
  43a44c:	ldurb	w8, [x29, #-25]
  43a450:	mov	w9, #0x30                  	// #48
  43a454:	subs	w8, w9, w8
  43a458:	str	w8, [sp, #2328]
  43a45c:	b	43a46c <readlinkat@plt+0x3753c>
  43a460:	ldurb	w8, [x29, #-25]
  43a464:	subs	w8, w8, #0x30
  43a468:	str	w8, [sp, #2328]
  43a46c:	ldr	w8, [sp, #2328]
  43a470:	lsl	w8, w8, #24
  43a474:	mov	x9, #0x18                  	// #24
  43a478:	asr	w8, w8, w9
  43a47c:	mov	w9, wzr
  43a480:	mul	w8, w9, w8
  43a484:	ldur	x10, [x29, #-56]
  43a488:	lsl	w10, w10, #24
  43a48c:	add	w8, w8, w10, asr #24
  43a490:	mul	w8, w9, w8
  43a494:	add	w8, w8, #0x0
  43a498:	str	w8, [sp, #2332]
  43a49c:	ldr	w8, [sp, #2332]
  43a4a0:	cmp	w8, #0x0
  43a4a4:	cset	w8, ge  // ge = tcont
  43a4a8:	tbnz	w8, #0, 43a840 <readlinkat@plt+0x37910>
  43a4ac:	ldur	w8, [x29, #-44]
  43a4b0:	cmp	w8, #0x0
  43a4b4:	cset	w8, ge  // ge = tcont
  43a4b8:	tbnz	w8, #0, 43a4d0 <readlinkat@plt+0x375a0>
  43a4bc:	ldurb	w8, [x29, #-25]
  43a4c0:	mov	w9, #0x30                  	// #48
  43a4c4:	subs	w8, w9, w8
  43a4c8:	str	w8, [sp, #2324]
  43a4cc:	b	43a4dc <readlinkat@plt+0x375ac>
  43a4d0:	ldurb	w8, [x29, #-25]
  43a4d4:	subs	w8, w8, #0x30
  43a4d8:	str	w8, [sp, #2324]
  43a4dc:	ldr	w8, [sp, #2324]
  43a4e0:	lsl	w8, w8, #24
  43a4e4:	asr	w8, w8, #24
  43a4e8:	cmp	w8, #0x0
  43a4ec:	cset	w8, ge  // ge = tcont
  43a4f0:	tbnz	w8, #0, 43a6a0 <readlinkat@plt+0x37770>
  43a4f4:	ldur	x8, [x29, #-56]
  43a4f8:	lsl	w8, w8, #24
  43a4fc:	asr	w8, w8, #24
  43a500:	ldur	w9, [x29, #-44]
  43a504:	cmp	w9, #0x0
  43a508:	cset	w9, ge  // ge = tcont
  43a50c:	str	w8, [sp, #2320]
  43a510:	tbnz	w9, #0, 43a528 <readlinkat@plt+0x375f8>
  43a514:	ldurb	w8, [x29, #-25]
  43a518:	mov	w9, #0x30                  	// #48
  43a51c:	subs	w8, w9, w8
  43a520:	str	w8, [sp, #2316]
  43a524:	b	43a534 <readlinkat@plt+0x37604>
  43a528:	ldurb	w8, [x29, #-25]
  43a52c:	subs	w8, w8, #0x30
  43a530:	str	w8, [sp, #2316]
  43a534:	ldr	w8, [sp, #2316]
  43a538:	lsl	w8, w8, #24
  43a53c:	mov	x9, #0x18                  	// #24
  43a540:	asr	w8, w8, w9
  43a544:	mov	w9, wzr
  43a548:	mul	w8, w9, w8
  43a54c:	ldur	x10, [x29, #-56]
  43a550:	lsl	w10, w10, #24
  43a554:	add	w8, w8, w10, asr #24
  43a558:	mul	w8, w9, w8
  43a55c:	subs	w8, w8, #0x1
  43a560:	cmp	w8, #0x0
  43a564:	cset	w8, ge  // ge = tcont
  43a568:	tbnz	w8, #0, 43a5e8 <readlinkat@plt+0x376b8>
  43a56c:	ldur	w8, [x29, #-44]
  43a570:	cmp	w8, #0x0
  43a574:	cset	w8, ge  // ge = tcont
  43a578:	tbnz	w8, #0, 43a590 <readlinkat@plt+0x37660>
  43a57c:	ldurb	w8, [x29, #-25]
  43a580:	mov	w9, #0x30                  	// #48
  43a584:	subs	w8, w9, w8
  43a588:	str	w8, [sp, #2312]
  43a58c:	b	43a59c <readlinkat@plt+0x3766c>
  43a590:	ldurb	w8, [x29, #-25]
  43a594:	subs	w8, w8, #0x30
  43a598:	str	w8, [sp, #2312]
  43a59c:	ldr	w8, [sp, #2312]
  43a5a0:	lsl	w8, w8, #24
  43a5a4:	mov	x9, #0x18                  	// #24
  43a5a8:	asr	w8, w8, w9
  43a5ac:	mov	w9, wzr
  43a5b0:	mul	w8, w9, w8
  43a5b4:	ldur	x10, [x29, #-56]
  43a5b8:	lsl	w10, w10, #24
  43a5bc:	add	w8, w8, w10, asr #24
  43a5c0:	mul	w8, w9, w8
  43a5c4:	add	w8, w8, #0x1
  43a5c8:	lsl	w8, w8, #30
  43a5cc:	subs	w8, w8, #0x1
  43a5d0:	mov	w9, #0x2                   	// #2
  43a5d4:	mul	w8, w8, w9
  43a5d8:	add	w8, w8, #0x1
  43a5dc:	mvn	w8, w8
  43a5e0:	str	w8, [sp, #2308]
  43a5e4:	b	43a648 <readlinkat@plt+0x37718>
  43a5e8:	ldur	w8, [x29, #-44]
  43a5ec:	cmp	w8, #0x0
  43a5f0:	cset	w8, ge  // ge = tcont
  43a5f4:	tbnz	w8, #0, 43a60c <readlinkat@plt+0x376dc>
  43a5f8:	ldurb	w8, [x29, #-25]
  43a5fc:	mov	w9, #0x30                  	// #48
  43a600:	subs	w8, w9, w8
  43a604:	str	w8, [sp, #2304]
  43a608:	b	43a618 <readlinkat@plt+0x376e8>
  43a60c:	ldurb	w8, [x29, #-25]
  43a610:	subs	w8, w8, #0x30
  43a614:	str	w8, [sp, #2304]
  43a618:	ldr	w8, [sp, #2304]
  43a61c:	lsl	w8, w8, #24
  43a620:	mov	x9, #0x18                  	// #24
  43a624:	asr	w8, w8, w9
  43a628:	mov	w9, wzr
  43a62c:	mul	w8, w9, w8
  43a630:	ldur	x10, [x29, #-56]
  43a634:	lsl	w10, w10, #24
  43a638:	add	w8, w8, w10, asr #24
  43a63c:	mul	w8, w9, w8
  43a640:	add	w8, w8, #0x0
  43a644:	str	w8, [sp, #2308]
  43a648:	ldr	w8, [sp, #2308]
  43a64c:	ldur	w9, [x29, #-44]
  43a650:	cmp	w9, #0x0
  43a654:	cset	w9, ge  // ge = tcont
  43a658:	str	w8, [sp, #2300]
  43a65c:	tbnz	w9, #0, 43a674 <readlinkat@plt+0x37744>
  43a660:	ldurb	w8, [x29, #-25]
  43a664:	mov	w9, #0x30                  	// #48
  43a668:	subs	w8, w9, w8
  43a66c:	str	w8, [sp, #2296]
  43a670:	b	43a680 <readlinkat@plt+0x37750>
  43a674:	ldurb	w8, [x29, #-25]
  43a678:	subs	w8, w8, #0x30
  43a67c:	str	w8, [sp, #2296]
  43a680:	ldr	w8, [sp, #2296]
  43a684:	lsl	w8, w8, #24
  43a688:	ldr	w9, [sp, #2300]
  43a68c:	subs	w8, w9, w8, asr #24
  43a690:	ldr	w10, [sp, #2320]
  43a694:	cmp	w10, w8
  43a698:	b.lt	43ab74 <readlinkat@plt+0x37c44>  // b.tstop
  43a69c:	b	43aa54 <readlinkat@plt+0x37b24>
  43a6a0:	ldur	w8, [x29, #-44]
  43a6a4:	cmp	w8, #0x0
  43a6a8:	cset	w8, ge  // ge = tcont
  43a6ac:	tbnz	w8, #0, 43a6c4 <readlinkat@plt+0x37794>
  43a6b0:	ldurb	w8, [x29, #-25]
  43a6b4:	mov	w9, #0x30                  	// #48
  43a6b8:	subs	w8, w9, w8
  43a6bc:	str	w8, [sp, #2292]
  43a6c0:	b	43a6d0 <readlinkat@plt+0x377a0>
  43a6c4:	ldurb	w8, [x29, #-25]
  43a6c8:	subs	w8, w8, #0x30
  43a6cc:	str	w8, [sp, #2292]
  43a6d0:	ldr	w8, [sp, #2292]
  43a6d4:	lsl	w8, w8, #24
  43a6d8:	mov	x9, #0x18                  	// #24
  43a6dc:	asr	w8, w8, w9
  43a6e0:	mov	w9, wzr
  43a6e4:	mul	w8, w9, w8
  43a6e8:	ldur	x10, [x29, #-56]
  43a6ec:	lsl	w10, w10, #24
  43a6f0:	add	w8, w8, w10, asr #24
  43a6f4:	mul	w8, w9, w8
  43a6f8:	subs	w8, w8, #0x1
  43a6fc:	cmp	w8, #0x0
  43a700:	cset	w8, ge  // ge = tcont
  43a704:	tbnz	w8, #0, 43a780 <readlinkat@plt+0x37850>
  43a708:	ldur	w8, [x29, #-44]
  43a70c:	cmp	w8, #0x0
  43a710:	cset	w8, ge  // ge = tcont
  43a714:	tbnz	w8, #0, 43a72c <readlinkat@plt+0x377fc>
  43a718:	ldurb	w8, [x29, #-25]
  43a71c:	mov	w9, #0x30                  	// #48
  43a720:	subs	w8, w9, w8
  43a724:	str	w8, [sp, #2288]
  43a728:	b	43a738 <readlinkat@plt+0x37808>
  43a72c:	ldurb	w8, [x29, #-25]
  43a730:	subs	w8, w8, #0x30
  43a734:	str	w8, [sp, #2288]
  43a738:	ldr	w8, [sp, #2288]
  43a73c:	lsl	w8, w8, #24
  43a740:	mov	x9, #0x18                  	// #24
  43a744:	asr	w8, w8, w9
  43a748:	mov	w9, wzr
  43a74c:	mul	w8, w9, w8
  43a750:	ldur	x10, [x29, #-56]
  43a754:	lsl	w10, w10, #24
  43a758:	add	w8, w8, w10, asr #24
  43a75c:	mul	w8, w9, w8
  43a760:	add	w8, w8, #0x1
  43a764:	lsl	w8, w8, #30
  43a768:	subs	w8, w8, #0x1
  43a76c:	mov	w9, #0x2                   	// #2
  43a770:	mul	w8, w8, w9
  43a774:	add	w8, w8, #0x1
  43a778:	str	w8, [sp, #2284]
  43a77c:	b	43a7e0 <readlinkat@plt+0x378b0>
  43a780:	ldur	w8, [x29, #-44]
  43a784:	cmp	w8, #0x0
  43a788:	cset	w8, ge  // ge = tcont
  43a78c:	tbnz	w8, #0, 43a7a4 <readlinkat@plt+0x37874>
  43a790:	ldurb	w8, [x29, #-25]
  43a794:	mov	w9, #0x30                  	// #48
  43a798:	subs	w8, w9, w8
  43a79c:	str	w8, [sp, #2280]
  43a7a0:	b	43a7b0 <readlinkat@plt+0x37880>
  43a7a4:	ldurb	w8, [x29, #-25]
  43a7a8:	subs	w8, w8, #0x30
  43a7ac:	str	w8, [sp, #2280]
  43a7b0:	ldr	w8, [sp, #2280]
  43a7b4:	lsl	w8, w8, #24
  43a7b8:	mov	x9, #0x18                  	// #24
  43a7bc:	asr	w8, w8, w9
  43a7c0:	mov	w9, wzr
  43a7c4:	mul	w8, w9, w8
  43a7c8:	ldur	x10, [x29, #-56]
  43a7cc:	lsl	w10, w10, #24
  43a7d0:	add	w8, w8, w10, asr #24
  43a7d4:	mul	w8, w9, w8
  43a7d8:	subs	w8, w8, #0x1
  43a7dc:	str	w8, [sp, #2284]
  43a7e0:	ldr	w8, [sp, #2284]
  43a7e4:	ldur	w9, [x29, #-44]
  43a7e8:	cmp	w9, #0x0
  43a7ec:	cset	w9, ge  // ge = tcont
  43a7f0:	str	w8, [sp, #2276]
  43a7f4:	tbnz	w9, #0, 43a80c <readlinkat@plt+0x378dc>
  43a7f8:	ldurb	w8, [x29, #-25]
  43a7fc:	mov	w9, #0x30                  	// #48
  43a800:	subs	w8, w9, w8
  43a804:	str	w8, [sp, #2272]
  43a808:	b	43a818 <readlinkat@plt+0x378e8>
  43a80c:	ldurb	w8, [x29, #-25]
  43a810:	subs	w8, w8, #0x30
  43a814:	str	w8, [sp, #2272]
  43a818:	ldr	w8, [sp, #2272]
  43a81c:	lsl	w8, w8, #24
  43a820:	ldr	w9, [sp, #2276]
  43a824:	subs	w8, w9, w8, asr #24
  43a828:	ldur	x10, [x29, #-56]
  43a82c:	lsl	w10, w10, #24
  43a830:	asr	w10, w10, #24
  43a834:	cmp	w8, w10
  43a838:	b.lt	43ab74 <readlinkat@plt+0x37c44>  // b.tstop
  43a83c:	b	43aa54 <readlinkat@plt+0x37b24>
  43a840:	ldur	x8, [x29, #-56]
  43a844:	lsl	w8, w8, #24
  43a848:	asr	w8, w8, #24
  43a84c:	cmp	w8, #0x0
  43a850:	cset	w8, ge  // ge = tcont
  43a854:	tbnz	w8, #0, 43a8fc <readlinkat@plt+0x379cc>
  43a858:	ldur	w8, [x29, #-44]
  43a85c:	cmp	w8, #0x0
  43a860:	cset	w8, ge  // ge = tcont
  43a864:	tbnz	w8, #0, 43a87c <readlinkat@plt+0x3794c>
  43a868:	ldurb	w8, [x29, #-25]
  43a86c:	mov	w9, #0x30                  	// #48
  43a870:	subs	w8, w9, w8
  43a874:	str	w8, [sp, #2268]
  43a878:	b	43a888 <readlinkat@plt+0x37958>
  43a87c:	ldurb	w8, [x29, #-25]
  43a880:	subs	w8, w8, #0x30
  43a884:	str	w8, [sp, #2268]
  43a888:	ldr	w8, [sp, #2268]
  43a88c:	lsl	w8, w8, #24
  43a890:	mov	x9, #0x18                  	// #24
  43a894:	asr	w8, w8, w9
  43a898:	ldur	x10, [x29, #-56]
  43a89c:	lsl	w9, w10, #24
  43a8a0:	ldur	w10, [x29, #-44]
  43a8a4:	cmp	w10, #0x0
  43a8a8:	cset	w10, ge  // ge = tcont
  43a8ac:	str	w8, [sp, #2264]
  43a8b0:	str	w9, [sp, #2260]
  43a8b4:	tbnz	w10, #0, 43a8cc <readlinkat@plt+0x3799c>
  43a8b8:	ldurb	w8, [x29, #-25]
  43a8bc:	mov	w9, #0x30                  	// #48
  43a8c0:	subs	w8, w9, w8
  43a8c4:	str	w8, [sp, #2256]
  43a8c8:	b	43a8d8 <readlinkat@plt+0x379a8>
  43a8cc:	ldurb	w8, [x29, #-25]
  43a8d0:	subs	w8, w8, #0x30
  43a8d4:	str	w8, [sp, #2256]
  43a8d8:	ldr	w8, [sp, #2256]
  43a8dc:	lsl	w8, w8, #24
  43a8e0:	asr	w8, w8, #24
  43a8e4:	ldr	w9, [sp, #2260]
  43a8e8:	add	w8, w8, w9, asr #24
  43a8ec:	ldr	w10, [sp, #2264]
  43a8f0:	cmp	w10, w8
  43a8f4:	b.le	43ab74 <readlinkat@plt+0x37c44>
  43a8f8:	b	43aa54 <readlinkat@plt+0x37b24>
  43a8fc:	ldur	w8, [x29, #-44]
  43a900:	cmp	w8, #0x0
  43a904:	cset	w8, ge  // ge = tcont
  43a908:	tbnz	w8, #0, 43a920 <readlinkat@plt+0x379f0>
  43a90c:	ldurb	w8, [x29, #-25]
  43a910:	mov	w9, #0x30                  	// #48
  43a914:	subs	w8, w9, w8
  43a918:	str	w8, [sp, #2252]
  43a91c:	b	43a92c <readlinkat@plt+0x379fc>
  43a920:	ldurb	w8, [x29, #-25]
  43a924:	subs	w8, w8, #0x30
  43a928:	str	w8, [sp, #2252]
  43a92c:	ldr	w8, [sp, #2252]
  43a930:	lsl	w8, w8, #24
  43a934:	asr	w8, w8, #24
  43a938:	cmp	w8, #0x0
  43a93c:	cset	w8, ge  // ge = tcont
  43a940:	tbnz	w8, #0, 43a9b8 <readlinkat@plt+0x37a88>
  43a944:	ldur	x8, [x29, #-56]
  43a948:	lsl	w8, w8, #24
  43a94c:	mov	x9, #0x18                  	// #24
  43a950:	asr	w8, w8, w9
  43a954:	ldur	x10, [x29, #-56]
  43a958:	lsl	w9, w10, #24
  43a95c:	ldur	w10, [x29, #-44]
  43a960:	cmp	w10, #0x0
  43a964:	cset	w10, ge  // ge = tcont
  43a968:	str	w8, [sp, #2248]
  43a96c:	str	w9, [sp, #2244]
  43a970:	tbnz	w10, #0, 43a988 <readlinkat@plt+0x37a58>
  43a974:	ldurb	w8, [x29, #-25]
  43a978:	mov	w9, #0x30                  	// #48
  43a97c:	subs	w8, w9, w8
  43a980:	str	w8, [sp, #2240]
  43a984:	b	43a994 <readlinkat@plt+0x37a64>
  43a988:	ldurb	w8, [x29, #-25]
  43a98c:	subs	w8, w8, #0x30
  43a990:	str	w8, [sp, #2240]
  43a994:	ldr	w8, [sp, #2240]
  43a998:	lsl	w8, w8, #24
  43a99c:	asr	w8, w8, #24
  43a9a0:	ldr	w9, [sp, #2244]
  43a9a4:	add	w8, w8, w9, asr #24
  43a9a8:	ldr	w10, [sp, #2248]
  43a9ac:	cmp	w10, w8
  43a9b0:	b.le	43ab74 <readlinkat@plt+0x37c44>
  43a9b4:	b	43aa54 <readlinkat@plt+0x37b24>
  43a9b8:	ldur	x8, [x29, #-56]
  43a9bc:	lsl	w8, w8, #24
  43a9c0:	ldur	w9, [x29, #-44]
  43a9c4:	cmp	w9, #0x0
  43a9c8:	cset	w9, ge  // ge = tcont
  43a9cc:	str	w8, [sp, #2236]
  43a9d0:	tbnz	w9, #0, 43a9e8 <readlinkat@plt+0x37ab8>
  43a9d4:	ldurb	w8, [x29, #-25]
  43a9d8:	mov	w9, #0x30                  	// #48
  43a9dc:	subs	w8, w9, w8
  43a9e0:	str	w8, [sp, #2232]
  43a9e4:	b	43a9f4 <readlinkat@plt+0x37ac4>
  43a9e8:	ldurb	w8, [x29, #-25]
  43a9ec:	subs	w8, w8, #0x30
  43a9f0:	str	w8, [sp, #2232]
  43a9f4:	ldr	w8, [sp, #2232]
  43a9f8:	lsl	w8, w8, #24
  43a9fc:	asr	w8, w8, #24
  43aa00:	ldr	w9, [sp, #2236]
  43aa04:	add	w8, w8, w9, asr #24
  43aa08:	ldur	w10, [x29, #-44]
  43aa0c:	cmp	w10, #0x0
  43aa10:	cset	w10, ge  // ge = tcont
  43aa14:	str	w8, [sp, #2228]
  43aa18:	tbnz	w10, #0, 43aa30 <readlinkat@plt+0x37b00>
  43aa1c:	ldurb	w8, [x29, #-25]
  43aa20:	mov	w9, #0x30                  	// #48
  43aa24:	subs	w8, w9, w8
  43aa28:	str	w8, [sp, #2224]
  43aa2c:	b	43aa3c <readlinkat@plt+0x37b0c>
  43aa30:	ldurb	w8, [x29, #-25]
  43aa34:	subs	w8, w8, #0x30
  43aa38:	str	w8, [sp, #2224]
  43aa3c:	ldr	w8, [sp, #2224]
  43aa40:	lsl	w8, w8, #24
  43aa44:	asr	w8, w8, #24
  43aa48:	ldr	w9, [sp, #2228]
  43aa4c:	cmp	w9, w8
  43aa50:	b.lt	43ab74 <readlinkat@plt+0x37c44>  // b.tstop
  43aa54:	ldur	x8, [x29, #-56]
  43aa58:	lsl	w8, w8, #24
  43aa5c:	ldur	w9, [x29, #-44]
  43aa60:	cmp	w9, #0x0
  43aa64:	cset	w9, ge  // ge = tcont
  43aa68:	str	w8, [sp, #2220]
  43aa6c:	tbnz	w9, #0, 43aa84 <readlinkat@plt+0x37b54>
  43aa70:	ldurb	w8, [x29, #-25]
  43aa74:	mov	w9, #0x30                  	// #48
  43aa78:	subs	w8, w9, w8
  43aa7c:	str	w8, [sp, #2216]
  43aa80:	b	43aa90 <readlinkat@plt+0x37b60>
  43aa84:	ldurb	w8, [x29, #-25]
  43aa88:	subs	w8, w8, #0x30
  43aa8c:	str	w8, [sp, #2216]
  43aa90:	ldr	w8, [sp, #2216]
  43aa94:	lsl	w8, w8, #24
  43aa98:	asr	w8, w8, #24
  43aa9c:	ldr	w9, [sp, #2220]
  43aaa0:	add	w8, w8, w9, asr #24
  43aaa4:	mov	w10, wzr
  43aaa8:	mul	w8, w10, w8
  43aaac:	subs	w8, w8, #0x1
  43aab0:	cmp	w8, #0x0
  43aab4:	cset	w8, ge  // ge = tcont
  43aab8:	tbnz	w8, #0, 43ab18 <readlinkat@plt+0x37be8>
  43aabc:	ldur	x8, [x29, #-56]
  43aac0:	lsl	w8, w8, #24
  43aac4:	ldur	w9, [x29, #-44]
  43aac8:	cmp	w9, #0x0
  43aacc:	cset	w9, ge  // ge = tcont
  43aad0:	str	w8, [sp, #2212]
  43aad4:	tbnz	w9, #0, 43aaec <readlinkat@plt+0x37bbc>
  43aad8:	ldurb	w8, [x29, #-25]
  43aadc:	mov	w9, #0x30                  	// #48
  43aae0:	subs	w8, w9, w8
  43aae4:	str	w8, [sp, #2208]
  43aae8:	b	43aaf8 <readlinkat@plt+0x37bc8>
  43aaec:	ldurb	w8, [x29, #-25]
  43aaf0:	subs	w8, w8, #0x30
  43aaf4:	str	w8, [sp, #2208]
  43aaf8:	ldr	w8, [sp, #2208]
  43aafc:	lsl	w8, w8, #24
  43ab00:	asr	w8, w8, #24
  43ab04:	ldr	w9, [sp, #2212]
  43ab08:	add	w8, w8, w9, asr #24
  43ab0c:	mov	w10, #0xffffff80            	// #-128
  43ab10:	cmp	w8, w10
  43ab14:	b.lt	43ab74 <readlinkat@plt+0x37c44>  // b.tstop
  43ab18:	ldur	x8, [x29, #-56]
  43ab1c:	lsl	w8, w8, #24
  43ab20:	ldur	w9, [x29, #-44]
  43ab24:	cmp	w9, #0x0
  43ab28:	cset	w9, ge  // ge = tcont
  43ab2c:	str	w8, [sp, #2204]
  43ab30:	tbnz	w9, #0, 43ab48 <readlinkat@plt+0x37c18>
  43ab34:	ldurb	w8, [x29, #-25]
  43ab38:	mov	w9, #0x30                  	// #48
  43ab3c:	subs	w8, w9, w8
  43ab40:	str	w8, [sp, #2200]
  43ab44:	b	43ab54 <readlinkat@plt+0x37c24>
  43ab48:	ldurb	w8, [x29, #-25]
  43ab4c:	subs	w8, w8, #0x30
  43ab50:	str	w8, [sp, #2200]
  43ab54:	ldr	w8, [sp, #2200]
  43ab58:	lsl	w8, w8, #24
  43ab5c:	asr	w8, w8, #24
  43ab60:	ldr	w9, [sp, #2204]
  43ab64:	add	w8, w8, w9, asr #24
  43ab68:	mov	w10, #0x7f                  	// #127
  43ab6c:	cmp	w10, w8
  43ab70:	b.ge	43abe0 <readlinkat@plt+0x37cb0>  // b.tcont
  43ab74:	ldur	x8, [x29, #-56]
  43ab78:	lsl	w8, w8, #24
  43ab7c:	ldur	w9, [x29, #-44]
  43ab80:	cmp	w9, #0x0
  43ab84:	cset	w9, ge  // ge = tcont
  43ab88:	str	w8, [sp, #2196]
  43ab8c:	tbnz	w9, #0, 43aba4 <readlinkat@plt+0x37c74>
  43ab90:	ldurb	w8, [x29, #-25]
  43ab94:	mov	w9, #0x30                  	// #48
  43ab98:	subs	w8, w9, w8
  43ab9c:	str	w8, [sp, #2192]
  43aba0:	b	43abb0 <readlinkat@plt+0x37c80>
  43aba4:	ldurb	w8, [x29, #-25]
  43aba8:	subs	w8, w8, #0x30
  43abac:	str	w8, [sp, #2192]
  43abb0:	ldr	w8, [sp, #2192]
  43abb4:	lsl	w8, w8, #24
  43abb8:	asr	w8, w8, #24
  43abbc:	ldr	w9, [sp, #2196]
  43abc0:	add	w8, w8, w9, asr #24
  43abc4:	mov	w0, w8
  43abc8:	lsl	x10, x0, #56
  43abcc:	asr	x10, x10, #56
  43abd0:	stur	x10, [x29, #-56]
  43abd4:	ldur	w8, [x29, #-128]
  43abd8:	tbnz	w8, #0, 43f498 <readlinkat@plt+0x3c568>
  43abdc:	b	43f4a4 <readlinkat@plt+0x3c574>
  43abe0:	ldur	x8, [x29, #-56]
  43abe4:	lsl	w8, w8, #24
  43abe8:	ldur	w9, [x29, #-44]
  43abec:	cmp	w9, #0x0
  43abf0:	cset	w9, ge  // ge = tcont
  43abf4:	str	w8, [sp, #2188]
  43abf8:	tbnz	w9, #0, 43ac10 <readlinkat@plt+0x37ce0>
  43abfc:	ldurb	w8, [x29, #-25]
  43ac00:	mov	w9, #0x30                  	// #48
  43ac04:	subs	w8, w9, w8
  43ac08:	str	w8, [sp, #2184]
  43ac0c:	b	43ac1c <readlinkat@plt+0x37cec>
  43ac10:	ldurb	w8, [x29, #-25]
  43ac14:	subs	w8, w8, #0x30
  43ac18:	str	w8, [sp, #2184]
  43ac1c:	ldr	w8, [sp, #2184]
  43ac20:	lsl	w8, w8, #24
  43ac24:	asr	w8, w8, #24
  43ac28:	ldr	w9, [sp, #2188]
  43ac2c:	add	w8, w8, w9, asr #24
  43ac30:	mov	w0, w8
  43ac34:	lsl	x10, x0, #56
  43ac38:	asr	x10, x10, #56
  43ac3c:	stur	x10, [x29, #-56]
  43ac40:	ldur	w8, [x29, #-124]
  43ac44:	tbnz	w8, #0, 43f498 <readlinkat@plt+0x3c568>
  43ac48:	b	43f4a4 <readlinkat@plt+0x3c574>
  43ac4c:	ldur	w8, [x29, #-44]
  43ac50:	cmp	w8, #0x0
  43ac54:	cset	w8, ge  // ge = tcont
  43ac58:	tbnz	w8, #0, 43ac70 <readlinkat@plt+0x37d40>
  43ac5c:	ldurb	w8, [x29, #-25]
  43ac60:	mov	w9, #0x30                  	// #48
  43ac64:	subs	w8, w9, w8
  43ac68:	str	w8, [sp, #2180]
  43ac6c:	b	43ac7c <readlinkat@plt+0x37d4c>
  43ac70:	ldurb	w8, [x29, #-25]
  43ac74:	subs	w8, w8, #0x30
  43ac78:	str	w8, [sp, #2180]
  43ac7c:	ldr	w8, [sp, #2180]
  43ac80:	mov	w9, wzr
  43ac84:	mul	w8, w9, w8
  43ac88:	ldur	x10, [x29, #-56]
  43ac8c:	add	x10, x10, w8, sxtw
  43ac90:	mov	x11, xzr
  43ac94:	mul	x10, x11, x10
  43ac98:	subs	x10, x10, #0x1
  43ac9c:	cmp	x10, #0x0
  43aca0:	cset	w8, ge  // ge = tcont
  43aca4:	tbnz	w8, #0, 43ad18 <readlinkat@plt+0x37de8>
  43aca8:	ldur	w8, [x29, #-44]
  43acac:	cmp	w8, #0x0
  43acb0:	cset	w8, ge  // ge = tcont
  43acb4:	tbnz	w8, #0, 43accc <readlinkat@plt+0x37d9c>
  43acb8:	ldurb	w8, [x29, #-25]
  43acbc:	mov	w9, #0x30                  	// #48
  43acc0:	subs	w8, w9, w8
  43acc4:	str	w8, [sp, #2176]
  43acc8:	b	43acd8 <readlinkat@plt+0x37da8>
  43accc:	ldurb	w8, [x29, #-25]
  43acd0:	subs	w8, w8, #0x30
  43acd4:	str	w8, [sp, #2176]
  43acd8:	ldr	w8, [sp, #2176]
  43acdc:	mov	w9, wzr
  43ace0:	mul	w8, w9, w8
  43ace4:	ldur	x10, [x29, #-56]
  43ace8:	add	x10, x10, w8, sxtw
  43acec:	mov	x11, xzr
  43acf0:	mul	x10, x11, x10
  43acf4:	add	x10, x10, #0x1
  43acf8:	lsl	x10, x10, #62
  43acfc:	subs	x10, x10, #0x1
  43ad00:	mov	x11, #0x2                   	// #2
  43ad04:	mul	x10, x10, x11
  43ad08:	add	x10, x10, #0x1
  43ad0c:	mvn	x10, x10
  43ad10:	str	x10, [sp, #2168]
  43ad14:	b	43ad6c <readlinkat@plt+0x37e3c>
  43ad18:	ldur	w8, [x29, #-44]
  43ad1c:	cmp	w8, #0x0
  43ad20:	cset	w8, ge  // ge = tcont
  43ad24:	tbnz	w8, #0, 43ad3c <readlinkat@plt+0x37e0c>
  43ad28:	ldurb	w8, [x29, #-25]
  43ad2c:	mov	w9, #0x30                  	// #48
  43ad30:	subs	w8, w9, w8
  43ad34:	str	w8, [sp, #2164]
  43ad38:	b	43ad48 <readlinkat@plt+0x37e18>
  43ad3c:	ldurb	w8, [x29, #-25]
  43ad40:	subs	w8, w8, #0x30
  43ad44:	str	w8, [sp, #2164]
  43ad48:	ldr	w8, [sp, #2164]
  43ad4c:	mov	w9, wzr
  43ad50:	mul	w8, w9, w8
  43ad54:	ldur	x10, [x29, #-56]
  43ad58:	add	x10, x10, w8, sxtw
  43ad5c:	mov	x11, xzr
  43ad60:	mul	x10, x11, x10
  43ad64:	add	x10, x10, #0x0
  43ad68:	str	x10, [sp, #2168]
  43ad6c:	ldr	x8, [sp, #2168]
  43ad70:	cmp	x8, #0x0
  43ad74:	cset	w9, ge  // ge = tcont
  43ad78:	tbnz	w9, #0, 43b0a8 <readlinkat@plt+0x38178>
  43ad7c:	ldur	w8, [x29, #-44]
  43ad80:	cmp	w8, #0x0
  43ad84:	cset	w8, ge  // ge = tcont
  43ad88:	tbnz	w8, #0, 43ada0 <readlinkat@plt+0x37e70>
  43ad8c:	ldurb	w8, [x29, #-25]
  43ad90:	mov	w9, #0x30                  	// #48
  43ad94:	subs	w8, w9, w8
  43ad98:	str	w8, [sp, #2160]
  43ad9c:	b	43adac <readlinkat@plt+0x37e7c>
  43ada0:	ldurb	w8, [x29, #-25]
  43ada4:	subs	w8, w8, #0x30
  43ada8:	str	w8, [sp, #2160]
  43adac:	ldr	w8, [sp, #2160]
  43adb0:	cmp	w8, #0x0
  43adb4:	cset	w8, ge  // ge = tcont
  43adb8:	tbnz	w8, #0, 43af38 <readlinkat@plt+0x38008>
  43adbc:	ldur	x8, [x29, #-56]
  43adc0:	ldur	w9, [x29, #-44]
  43adc4:	cmp	w9, #0x0
  43adc8:	cset	w9, ge  // ge = tcont
  43adcc:	str	x8, [sp, #2152]
  43add0:	tbnz	w9, #0, 43ade8 <readlinkat@plt+0x37eb8>
  43add4:	ldurb	w8, [x29, #-25]
  43add8:	mov	w9, #0x30                  	// #48
  43addc:	subs	w8, w9, w8
  43ade0:	str	w8, [sp, #2148]
  43ade4:	b	43adf4 <readlinkat@plt+0x37ec4>
  43ade8:	ldurb	w8, [x29, #-25]
  43adec:	subs	w8, w8, #0x30
  43adf0:	str	w8, [sp, #2148]
  43adf4:	ldr	w8, [sp, #2148]
  43adf8:	mov	w9, wzr
  43adfc:	mul	w8, w9, w8
  43ae00:	ldur	x10, [x29, #-56]
  43ae04:	add	x10, x10, w8, sxtw
  43ae08:	mov	x11, xzr
  43ae0c:	mul	x10, x11, x10
  43ae10:	subs	x10, x10, #0x1
  43ae14:	cmp	x10, #0x0
  43ae18:	cset	w8, ge  // ge = tcont
  43ae1c:	tbnz	w8, #0, 43ae90 <readlinkat@plt+0x37f60>
  43ae20:	ldur	w8, [x29, #-44]
  43ae24:	cmp	w8, #0x0
  43ae28:	cset	w8, ge  // ge = tcont
  43ae2c:	tbnz	w8, #0, 43ae44 <readlinkat@plt+0x37f14>
  43ae30:	ldurb	w8, [x29, #-25]
  43ae34:	mov	w9, #0x30                  	// #48
  43ae38:	subs	w8, w9, w8
  43ae3c:	str	w8, [sp, #2144]
  43ae40:	b	43ae50 <readlinkat@plt+0x37f20>
  43ae44:	ldurb	w8, [x29, #-25]
  43ae48:	subs	w8, w8, #0x30
  43ae4c:	str	w8, [sp, #2144]
  43ae50:	ldr	w8, [sp, #2144]
  43ae54:	mov	w9, wzr
  43ae58:	mul	w8, w9, w8
  43ae5c:	ldur	x10, [x29, #-56]
  43ae60:	add	x10, x10, w8, sxtw
  43ae64:	mov	x11, xzr
  43ae68:	mul	x10, x11, x10
  43ae6c:	add	x10, x10, #0x1
  43ae70:	lsl	x10, x10, #62
  43ae74:	subs	x10, x10, #0x1
  43ae78:	mov	x11, #0x2                   	// #2
  43ae7c:	mul	x10, x10, x11
  43ae80:	add	x10, x10, #0x1
  43ae84:	mvn	x10, x10
  43ae88:	str	x10, [sp, #2136]
  43ae8c:	b	43aee4 <readlinkat@plt+0x37fb4>
  43ae90:	ldur	w8, [x29, #-44]
  43ae94:	cmp	w8, #0x0
  43ae98:	cset	w8, ge  // ge = tcont
  43ae9c:	tbnz	w8, #0, 43aeb4 <readlinkat@plt+0x37f84>
  43aea0:	ldurb	w8, [x29, #-25]
  43aea4:	mov	w9, #0x30                  	// #48
  43aea8:	subs	w8, w9, w8
  43aeac:	str	w8, [sp, #2132]
  43aeb0:	b	43aec0 <readlinkat@plt+0x37f90>
  43aeb4:	ldurb	w8, [x29, #-25]
  43aeb8:	subs	w8, w8, #0x30
  43aebc:	str	w8, [sp, #2132]
  43aec0:	ldr	w8, [sp, #2132]
  43aec4:	mov	w9, wzr
  43aec8:	mul	w8, w9, w8
  43aecc:	ldur	x10, [x29, #-56]
  43aed0:	add	x10, x10, w8, sxtw
  43aed4:	mov	x11, xzr
  43aed8:	mul	x10, x11, x10
  43aedc:	add	x10, x10, #0x0
  43aee0:	str	x10, [sp, #2136]
  43aee4:	ldr	x8, [sp, #2136]
  43aee8:	ldur	w9, [x29, #-44]
  43aeec:	cmp	w9, #0x0
  43aef0:	cset	w9, ge  // ge = tcont
  43aef4:	str	x8, [sp, #2120]
  43aef8:	tbnz	w9, #0, 43af10 <readlinkat@plt+0x37fe0>
  43aefc:	ldurb	w8, [x29, #-25]
  43af00:	mov	w9, #0x30                  	// #48
  43af04:	subs	w8, w9, w8
  43af08:	str	w8, [sp, #2116]
  43af0c:	b	43af1c <readlinkat@plt+0x37fec>
  43af10:	ldurb	w8, [x29, #-25]
  43af14:	subs	w8, w8, #0x30
  43af18:	str	w8, [sp, #2116]
  43af1c:	ldr	w8, [sp, #2116]
  43af20:	ldr	x9, [sp, #2120]
  43af24:	subs	x10, x9, w8, sxtw
  43af28:	ldr	x11, [sp, #2152]
  43af2c:	cmp	x11, x10
  43af30:	b.lt	43b374 <readlinkat@plt+0x38444>  // b.tstop
  43af34:	b	43b278 <readlinkat@plt+0x38348>
  43af38:	ldur	w8, [x29, #-44]
  43af3c:	cmp	w8, #0x0
  43af40:	cset	w8, ge  // ge = tcont
  43af44:	tbnz	w8, #0, 43af5c <readlinkat@plt+0x3802c>
  43af48:	ldurb	w8, [x29, #-25]
  43af4c:	mov	w9, #0x30                  	// #48
  43af50:	subs	w8, w9, w8
  43af54:	str	w8, [sp, #2112]
  43af58:	b	43af68 <readlinkat@plt+0x38038>
  43af5c:	ldurb	w8, [x29, #-25]
  43af60:	subs	w8, w8, #0x30
  43af64:	str	w8, [sp, #2112]
  43af68:	ldr	w8, [sp, #2112]
  43af6c:	mov	w9, wzr
  43af70:	mul	w8, w9, w8
  43af74:	ldur	x10, [x29, #-56]
  43af78:	add	x10, x10, w8, sxtw
  43af7c:	mov	x11, xzr
  43af80:	mul	x10, x11, x10
  43af84:	subs	x10, x10, #0x1
  43af88:	cmp	x10, #0x0
  43af8c:	cset	w8, ge  // ge = tcont
  43af90:	tbnz	w8, #0, 43b000 <readlinkat@plt+0x380d0>
  43af94:	ldur	w8, [x29, #-44]
  43af98:	cmp	w8, #0x0
  43af9c:	cset	w8, ge  // ge = tcont
  43afa0:	tbnz	w8, #0, 43afb8 <readlinkat@plt+0x38088>
  43afa4:	ldurb	w8, [x29, #-25]
  43afa8:	mov	w9, #0x30                  	// #48
  43afac:	subs	w8, w9, w8
  43afb0:	str	w8, [sp, #2108]
  43afb4:	b	43afc4 <readlinkat@plt+0x38094>
  43afb8:	ldurb	w8, [x29, #-25]
  43afbc:	subs	w8, w8, #0x30
  43afc0:	str	w8, [sp, #2108]
  43afc4:	ldr	w8, [sp, #2108]
  43afc8:	mov	w9, wzr
  43afcc:	mul	w8, w9, w8
  43afd0:	ldur	x10, [x29, #-56]
  43afd4:	add	x10, x10, w8, sxtw
  43afd8:	mov	x11, xzr
  43afdc:	mul	x10, x11, x10
  43afe0:	add	x10, x10, #0x1
  43afe4:	lsl	x10, x10, #62
  43afe8:	subs	x10, x10, #0x1
  43afec:	mov	x11, #0x2                   	// #2
  43aff0:	mul	x10, x10, x11
  43aff4:	add	x10, x10, #0x1
  43aff8:	str	x10, [sp, #2096]
  43affc:	b	43b054 <readlinkat@plt+0x38124>
  43b000:	ldur	w8, [x29, #-44]
  43b004:	cmp	w8, #0x0
  43b008:	cset	w8, ge  // ge = tcont
  43b00c:	tbnz	w8, #0, 43b024 <readlinkat@plt+0x380f4>
  43b010:	ldurb	w8, [x29, #-25]
  43b014:	mov	w9, #0x30                  	// #48
  43b018:	subs	w8, w9, w8
  43b01c:	str	w8, [sp, #2092]
  43b020:	b	43b030 <readlinkat@plt+0x38100>
  43b024:	ldurb	w8, [x29, #-25]
  43b028:	subs	w8, w8, #0x30
  43b02c:	str	w8, [sp, #2092]
  43b030:	ldr	w8, [sp, #2092]
  43b034:	mov	w9, wzr
  43b038:	mul	w8, w9, w8
  43b03c:	ldur	x10, [x29, #-56]
  43b040:	add	x10, x10, w8, sxtw
  43b044:	mov	x11, xzr
  43b048:	mul	x10, x11, x10
  43b04c:	subs	x10, x10, #0x1
  43b050:	str	x10, [sp, #2096]
  43b054:	ldr	x8, [sp, #2096]
  43b058:	ldur	w9, [x29, #-44]
  43b05c:	cmp	w9, #0x0
  43b060:	cset	w9, ge  // ge = tcont
  43b064:	str	x8, [sp, #2080]
  43b068:	tbnz	w9, #0, 43b080 <readlinkat@plt+0x38150>
  43b06c:	ldurb	w8, [x29, #-25]
  43b070:	mov	w9, #0x30                  	// #48
  43b074:	subs	w8, w9, w8
  43b078:	str	w8, [sp, #2076]
  43b07c:	b	43b08c <readlinkat@plt+0x3815c>
  43b080:	ldurb	w8, [x29, #-25]
  43b084:	subs	w8, w8, #0x30
  43b088:	str	w8, [sp, #2076]
  43b08c:	ldr	w8, [sp, #2076]
  43b090:	ldr	x9, [sp, #2080]
  43b094:	subs	x10, x9, w8, sxtw
  43b098:	ldur	x11, [x29, #-56]
  43b09c:	cmp	x10, x11
  43b0a0:	b.lt	43b374 <readlinkat@plt+0x38444>  // b.tstop
  43b0a4:	b	43b278 <readlinkat@plt+0x38348>
  43b0a8:	ldur	x8, [x29, #-56]
  43b0ac:	cmp	x8, #0x0
  43b0b0:	cset	w9, ge  // ge = tcont
  43b0b4:	tbnz	w9, #0, 43b14c <readlinkat@plt+0x3821c>
  43b0b8:	ldur	w8, [x29, #-44]
  43b0bc:	cmp	w8, #0x0
  43b0c0:	cset	w8, ge  // ge = tcont
  43b0c4:	tbnz	w8, #0, 43b0dc <readlinkat@plt+0x381ac>
  43b0c8:	ldurb	w8, [x29, #-25]
  43b0cc:	mov	w9, #0x30                  	// #48
  43b0d0:	subs	w8, w9, w8
  43b0d4:	str	w8, [sp, #2072]
  43b0d8:	b	43b0e8 <readlinkat@plt+0x381b8>
  43b0dc:	ldurb	w8, [x29, #-25]
  43b0e0:	subs	w8, w8, #0x30
  43b0e4:	str	w8, [sp, #2072]
  43b0e8:	ldr	w8, [sp, #2072]
  43b0ec:	mov	w0, w8
  43b0f0:	sxtw	x9, w0
  43b0f4:	ldur	x10, [x29, #-56]
  43b0f8:	ldur	w8, [x29, #-44]
  43b0fc:	cmp	w8, #0x0
  43b100:	cset	w8, ge  // ge = tcont
  43b104:	str	x9, [sp, #2064]
  43b108:	str	x10, [sp, #2056]
  43b10c:	tbnz	w8, #0, 43b124 <readlinkat@plt+0x381f4>
  43b110:	ldurb	w8, [x29, #-25]
  43b114:	mov	w9, #0x30                  	// #48
  43b118:	subs	w8, w9, w8
  43b11c:	str	w8, [sp, #2052]
  43b120:	b	43b130 <readlinkat@plt+0x38200>
  43b124:	ldurb	w8, [x29, #-25]
  43b128:	subs	w8, w8, #0x30
  43b12c:	str	w8, [sp, #2052]
  43b130:	ldr	w8, [sp, #2052]
  43b134:	ldr	x9, [sp, #2056]
  43b138:	add	x10, x9, w8, sxtw
  43b13c:	ldr	x11, [sp, #2064]
  43b140:	cmp	x11, x10
  43b144:	b.le	43b374 <readlinkat@plt+0x38444>
  43b148:	b	43b278 <readlinkat@plt+0x38348>
  43b14c:	ldur	w8, [x29, #-44]
  43b150:	cmp	w8, #0x0
  43b154:	cset	w8, ge  // ge = tcont
  43b158:	tbnz	w8, #0, 43b170 <readlinkat@plt+0x38240>
  43b15c:	ldurb	w8, [x29, #-25]
  43b160:	mov	w9, #0x30                  	// #48
  43b164:	subs	w8, w9, w8
  43b168:	str	w8, [sp, #2048]
  43b16c:	b	43b17c <readlinkat@plt+0x3824c>
  43b170:	ldurb	w8, [x29, #-25]
  43b174:	subs	w8, w8, #0x30
  43b178:	str	w8, [sp, #2048]
  43b17c:	ldr	w8, [sp, #2048]
  43b180:	cmp	w8, #0x0
  43b184:	cset	w8, ge  // ge = tcont
  43b188:	tbnz	w8, #0, 43b1e8 <readlinkat@plt+0x382b8>
  43b18c:	ldur	x8, [x29, #-56]
  43b190:	ldur	x9, [x29, #-56]
  43b194:	ldur	w10, [x29, #-44]
  43b198:	cmp	w10, #0x0
  43b19c:	cset	w10, ge  // ge = tcont
  43b1a0:	str	x8, [sp, #2040]
  43b1a4:	str	x9, [sp, #2032]
  43b1a8:	tbnz	w10, #0, 43b1c0 <readlinkat@plt+0x38290>
  43b1ac:	ldurb	w8, [x29, #-25]
  43b1b0:	mov	w9, #0x30                  	// #48
  43b1b4:	subs	w8, w9, w8
  43b1b8:	str	w8, [sp, #2028]
  43b1bc:	b	43b1cc <readlinkat@plt+0x3829c>
  43b1c0:	ldurb	w8, [x29, #-25]
  43b1c4:	subs	w8, w8, #0x30
  43b1c8:	str	w8, [sp, #2028]
  43b1cc:	ldr	w8, [sp, #2028]
  43b1d0:	ldr	x9, [sp, #2032]
  43b1d4:	add	x10, x9, w8, sxtw
  43b1d8:	ldr	x11, [sp, #2040]
  43b1dc:	cmp	x11, x10
  43b1e0:	b.le	43b374 <readlinkat@plt+0x38444>
  43b1e4:	b	43b278 <readlinkat@plt+0x38348>
  43b1e8:	ldur	x8, [x29, #-56]
  43b1ec:	ldur	w9, [x29, #-44]
  43b1f0:	cmp	w9, #0x0
  43b1f4:	cset	w9, ge  // ge = tcont
  43b1f8:	str	x8, [sp, #2016]
  43b1fc:	tbnz	w9, #0, 43b214 <readlinkat@plt+0x382e4>
  43b200:	ldurb	w8, [x29, #-25]
  43b204:	mov	w9, #0x30                  	// #48
  43b208:	subs	w8, w9, w8
  43b20c:	str	w8, [sp, #2012]
  43b210:	b	43b220 <readlinkat@plt+0x382f0>
  43b214:	ldurb	w8, [x29, #-25]
  43b218:	subs	w8, w8, #0x30
  43b21c:	str	w8, [sp, #2012]
  43b220:	ldr	w8, [sp, #2012]
  43b224:	ldr	x9, [sp, #2016]
  43b228:	add	x10, x9, w8, sxtw
  43b22c:	ldur	w8, [x29, #-44]
  43b230:	cmp	w8, #0x0
  43b234:	cset	w8, ge  // ge = tcont
  43b238:	str	x10, [sp, #2000]
  43b23c:	tbnz	w8, #0, 43b254 <readlinkat@plt+0x38324>
  43b240:	ldurb	w8, [x29, #-25]
  43b244:	mov	w9, #0x30                  	// #48
  43b248:	subs	w8, w9, w8
  43b24c:	str	w8, [sp, #1996]
  43b250:	b	43b260 <readlinkat@plt+0x38330>
  43b254:	ldurb	w8, [x29, #-25]
  43b258:	subs	w8, w8, #0x30
  43b25c:	str	w8, [sp, #1996]
  43b260:	ldr	w8, [sp, #1996]
  43b264:	mov	w0, w8
  43b268:	sxtw	x9, w0
  43b26c:	ldr	x10, [sp, #2000]
  43b270:	cmp	x10, x9
  43b274:	b.lt	43b374 <readlinkat@plt+0x38444>  // b.tstop
  43b278:	ldur	x8, [x29, #-56]
  43b27c:	ldur	w9, [x29, #-44]
  43b280:	cmp	w9, #0x0
  43b284:	cset	w9, ge  // ge = tcont
  43b288:	str	x8, [sp, #1984]
  43b28c:	tbnz	w9, #0, 43b2a4 <readlinkat@plt+0x38374>
  43b290:	ldurb	w8, [x29, #-25]
  43b294:	mov	w9, #0x30                  	// #48
  43b298:	subs	w8, w9, w8
  43b29c:	str	w8, [sp, #1980]
  43b2a0:	b	43b2b0 <readlinkat@plt+0x38380>
  43b2a4:	ldurb	w8, [x29, #-25]
  43b2a8:	subs	w8, w8, #0x30
  43b2ac:	str	w8, [sp, #1980]
  43b2b0:	ldr	w8, [sp, #1980]
  43b2b4:	ldr	x9, [sp, #1984]
  43b2b8:	add	x10, x9, w8, sxtw
  43b2bc:	mov	x11, xzr
  43b2c0:	mul	x10, x11, x10
  43b2c4:	subs	x10, x10, #0x1
  43b2c8:	cmp	x10, #0x0
  43b2cc:	cset	w8, ge  // ge = tcont
  43b2d0:	tbnz	w8, #0, 43b324 <readlinkat@plt+0x383f4>
  43b2d4:	ldur	x8, [x29, #-56]
  43b2d8:	ldur	w9, [x29, #-44]
  43b2dc:	cmp	w9, #0x0
  43b2e0:	cset	w9, ge  // ge = tcont
  43b2e4:	str	x8, [sp, #1968]
  43b2e8:	tbnz	w9, #0, 43b300 <readlinkat@plt+0x383d0>
  43b2ec:	ldurb	w8, [x29, #-25]
  43b2f0:	mov	w9, #0x30                  	// #48
  43b2f4:	subs	w8, w9, w8
  43b2f8:	str	w8, [sp, #1964]
  43b2fc:	b	43b30c <readlinkat@plt+0x383dc>
  43b300:	ldurb	w8, [x29, #-25]
  43b304:	subs	w8, w8, #0x30
  43b308:	str	w8, [sp, #1964]
  43b30c:	ldr	w8, [sp, #1964]
  43b310:	ldr	x9, [sp, #1968]
  43b314:	add	x10, x9, w8, sxtw
  43b318:	mov	x11, #0xffffffffffffff80    	// #-128
  43b31c:	cmp	x10, x11
  43b320:	b.lt	43b374 <readlinkat@plt+0x38444>  // b.tstop
  43b324:	ldur	x8, [x29, #-56]
  43b328:	ldur	w9, [x29, #-44]
  43b32c:	cmp	w9, #0x0
  43b330:	cset	w9, ge  // ge = tcont
  43b334:	str	x8, [sp, #1952]
  43b338:	tbnz	w9, #0, 43b350 <readlinkat@plt+0x38420>
  43b33c:	ldurb	w8, [x29, #-25]
  43b340:	mov	w9, #0x30                  	// #48
  43b344:	subs	w8, w9, w8
  43b348:	str	w8, [sp, #1948]
  43b34c:	b	43b35c <readlinkat@plt+0x3842c>
  43b350:	ldurb	w8, [x29, #-25]
  43b354:	subs	w8, w8, #0x30
  43b358:	str	w8, [sp, #1948]
  43b35c:	ldr	w8, [sp, #1948]
  43b360:	ldr	x9, [sp, #1952]
  43b364:	add	x10, x9, w8, sxtw
  43b368:	mov	x11, #0x7f                  	// #127
  43b36c:	cmp	x11, x10
  43b370:	b.ge	43b3d4 <readlinkat@plt+0x384a4>  // b.tcont
  43b374:	ldur	x8, [x29, #-56]
  43b378:	ldur	w9, [x29, #-44]
  43b37c:	cmp	w9, #0x0
  43b380:	cset	w9, ge  // ge = tcont
  43b384:	str	w8, [sp, #1944]
  43b388:	tbnz	w9, #0, 43b3a0 <readlinkat@plt+0x38470>
  43b38c:	ldurb	w8, [x29, #-25]
  43b390:	mov	w9, #0x30                  	// #48
  43b394:	subs	w8, w9, w8
  43b398:	str	w8, [sp, #1940]
  43b39c:	b	43b3ac <readlinkat@plt+0x3847c>
  43b3a0:	ldurb	w8, [x29, #-25]
  43b3a4:	subs	w8, w8, #0x30
  43b3a8:	str	w8, [sp, #1940]
  43b3ac:	ldr	w8, [sp, #1940]
  43b3b0:	ldr	w9, [sp, #1944]
  43b3b4:	add	w8, w9, w8
  43b3b8:	mov	w0, w8
  43b3bc:	lsl	x10, x0, #56
  43b3c0:	asr	x10, x10, #56
  43b3c4:	stur	x10, [x29, #-56]
  43b3c8:	ldur	w8, [x29, #-128]
  43b3cc:	tbnz	w8, #0, 43f498 <readlinkat@plt+0x3c568>
  43b3d0:	b	43f4a4 <readlinkat@plt+0x3c574>
  43b3d4:	ldur	x8, [x29, #-56]
  43b3d8:	ldur	w9, [x29, #-44]
  43b3dc:	cmp	w9, #0x0
  43b3e0:	cset	w9, ge  // ge = tcont
  43b3e4:	str	w8, [sp, #1936]
  43b3e8:	tbnz	w9, #0, 43b400 <readlinkat@plt+0x384d0>
  43b3ec:	ldurb	w8, [x29, #-25]
  43b3f0:	mov	w9, #0x30                  	// #48
  43b3f4:	subs	w8, w9, w8
  43b3f8:	str	w8, [sp, #1932]
  43b3fc:	b	43b40c <readlinkat@plt+0x384dc>
  43b400:	ldurb	w8, [x29, #-25]
  43b404:	subs	w8, w8, #0x30
  43b408:	str	w8, [sp, #1932]
  43b40c:	ldr	w8, [sp, #1932]
  43b410:	ldr	w9, [sp, #1936]
  43b414:	add	w8, w9, w8
  43b418:	mov	w0, w8
  43b41c:	lsl	x10, x0, #56
  43b420:	asr	x10, x10, #56
  43b424:	stur	x10, [x29, #-56]
  43b428:	ldur	w8, [x29, #-124]
  43b42c:	tbnz	w8, #0, 43f498 <readlinkat@plt+0x3c568>
  43b430:	b	43f4a4 <readlinkat@plt+0x3c574>
  43b434:	ldur	w8, [x29, #-124]
  43b438:	tbnz	w8, #0, 43b440 <readlinkat@plt+0x38510>
  43b43c:	b	43c528 <readlinkat@plt+0x395f8>
  43b440:	ldur	w8, [x29, #-124]
  43b444:	tbnz	w8, #0, 43b44c <readlinkat@plt+0x3851c>
  43b448:	b	43bd40 <readlinkat@plt+0x38e10>
  43b44c:	ldur	w8, [x29, #-44]
  43b450:	cmp	w8, #0x0
  43b454:	cset	w8, ge  // ge = tcont
  43b458:	tbnz	w8, #0, 43b470 <readlinkat@plt+0x38540>
  43b45c:	ldurb	w8, [x29, #-25]
  43b460:	mov	w9, #0x30                  	// #48
  43b464:	subs	w8, w9, w8
  43b468:	str	w8, [sp, #1928]
  43b46c:	b	43b47c <readlinkat@plt+0x3854c>
  43b470:	ldurb	w8, [x29, #-25]
  43b474:	subs	w8, w8, #0x30
  43b478:	str	w8, [sp, #1928]
  43b47c:	ldr	w8, [sp, #1928]
  43b480:	lsl	w8, w8, #16
  43b484:	mov	x9, #0x10                  	// #16
  43b488:	asr	w8, w8, w9
  43b48c:	mov	w9, wzr
  43b490:	mul	w8, w9, w8
  43b494:	ldur	x10, [x29, #-56]
  43b498:	lsl	w10, w10, #16
  43b49c:	add	w8, w8, w10, asr #16
  43b4a0:	mul	w8, w9, w8
  43b4a4:	subs	w8, w8, #0x1
  43b4a8:	cmp	w8, #0x0
  43b4ac:	cset	w8, ge  // ge = tcont
  43b4b0:	tbnz	w8, #0, 43b530 <readlinkat@plt+0x38600>
  43b4b4:	ldur	w8, [x29, #-44]
  43b4b8:	cmp	w8, #0x0
  43b4bc:	cset	w8, ge  // ge = tcont
  43b4c0:	tbnz	w8, #0, 43b4d8 <readlinkat@plt+0x385a8>
  43b4c4:	ldurb	w8, [x29, #-25]
  43b4c8:	mov	w9, #0x30                  	// #48
  43b4cc:	subs	w8, w9, w8
  43b4d0:	str	w8, [sp, #1924]
  43b4d4:	b	43b4e4 <readlinkat@plt+0x385b4>
  43b4d8:	ldurb	w8, [x29, #-25]
  43b4dc:	subs	w8, w8, #0x30
  43b4e0:	str	w8, [sp, #1924]
  43b4e4:	ldr	w8, [sp, #1924]
  43b4e8:	lsl	w8, w8, #16
  43b4ec:	mov	x9, #0x10                  	// #16
  43b4f0:	asr	w8, w8, w9
  43b4f4:	mov	w9, wzr
  43b4f8:	mul	w8, w9, w8
  43b4fc:	ldur	x10, [x29, #-56]
  43b500:	lsl	w10, w10, #16
  43b504:	add	w8, w8, w10, asr #16
  43b508:	mul	w8, w9, w8
  43b50c:	add	w8, w8, #0x1
  43b510:	lsl	w8, w8, #30
  43b514:	subs	w8, w8, #0x1
  43b518:	mov	w9, #0x2                   	// #2
  43b51c:	mul	w8, w8, w9
  43b520:	add	w8, w8, #0x1
  43b524:	mvn	w8, w8
  43b528:	str	w8, [sp, #1920]
  43b52c:	b	43b590 <readlinkat@plt+0x38660>
  43b530:	ldur	w8, [x29, #-44]
  43b534:	cmp	w8, #0x0
  43b538:	cset	w8, ge  // ge = tcont
  43b53c:	tbnz	w8, #0, 43b554 <readlinkat@plt+0x38624>
  43b540:	ldurb	w8, [x29, #-25]
  43b544:	mov	w9, #0x30                  	// #48
  43b548:	subs	w8, w9, w8
  43b54c:	str	w8, [sp, #1916]
  43b550:	b	43b560 <readlinkat@plt+0x38630>
  43b554:	ldurb	w8, [x29, #-25]
  43b558:	subs	w8, w8, #0x30
  43b55c:	str	w8, [sp, #1916]
  43b560:	ldr	w8, [sp, #1916]
  43b564:	lsl	w8, w8, #16
  43b568:	mov	x9, #0x10                  	// #16
  43b56c:	asr	w8, w8, w9
  43b570:	mov	w9, wzr
  43b574:	mul	w8, w9, w8
  43b578:	ldur	x10, [x29, #-56]
  43b57c:	lsl	w10, w10, #16
  43b580:	add	w8, w8, w10, asr #16
  43b584:	mul	w8, w9, w8
  43b588:	add	w8, w8, #0x0
  43b58c:	str	w8, [sp, #1920]
  43b590:	ldr	w8, [sp, #1920]
  43b594:	cmp	w8, #0x0
  43b598:	cset	w8, ge  // ge = tcont
  43b59c:	tbnz	w8, #0, 43b934 <readlinkat@plt+0x38a04>
  43b5a0:	ldur	w8, [x29, #-44]
  43b5a4:	cmp	w8, #0x0
  43b5a8:	cset	w8, ge  // ge = tcont
  43b5ac:	tbnz	w8, #0, 43b5c4 <readlinkat@plt+0x38694>
  43b5b0:	ldurb	w8, [x29, #-25]
  43b5b4:	mov	w9, #0x30                  	// #48
  43b5b8:	subs	w8, w9, w8
  43b5bc:	str	w8, [sp, #1912]
  43b5c0:	b	43b5d0 <readlinkat@plt+0x386a0>
  43b5c4:	ldurb	w8, [x29, #-25]
  43b5c8:	subs	w8, w8, #0x30
  43b5cc:	str	w8, [sp, #1912]
  43b5d0:	ldr	w8, [sp, #1912]
  43b5d4:	lsl	w8, w8, #16
  43b5d8:	asr	w8, w8, #16
  43b5dc:	cmp	w8, #0x0
  43b5e0:	cset	w8, ge  // ge = tcont
  43b5e4:	tbnz	w8, #0, 43b794 <readlinkat@plt+0x38864>
  43b5e8:	ldur	x8, [x29, #-56]
  43b5ec:	lsl	w8, w8, #16
  43b5f0:	asr	w8, w8, #16
  43b5f4:	ldur	w9, [x29, #-44]
  43b5f8:	cmp	w9, #0x0
  43b5fc:	cset	w9, ge  // ge = tcont
  43b600:	str	w8, [sp, #1908]
  43b604:	tbnz	w9, #0, 43b61c <readlinkat@plt+0x386ec>
  43b608:	ldurb	w8, [x29, #-25]
  43b60c:	mov	w9, #0x30                  	// #48
  43b610:	subs	w8, w9, w8
  43b614:	str	w8, [sp, #1904]
  43b618:	b	43b628 <readlinkat@plt+0x386f8>
  43b61c:	ldurb	w8, [x29, #-25]
  43b620:	subs	w8, w8, #0x30
  43b624:	str	w8, [sp, #1904]
  43b628:	ldr	w8, [sp, #1904]
  43b62c:	lsl	w8, w8, #16
  43b630:	mov	x9, #0x10                  	// #16
  43b634:	asr	w8, w8, w9
  43b638:	mov	w9, wzr
  43b63c:	mul	w8, w9, w8
  43b640:	ldur	x10, [x29, #-56]
  43b644:	lsl	w10, w10, #16
  43b648:	add	w8, w8, w10, asr #16
  43b64c:	mul	w8, w9, w8
  43b650:	subs	w8, w8, #0x1
  43b654:	cmp	w8, #0x0
  43b658:	cset	w8, ge  // ge = tcont
  43b65c:	tbnz	w8, #0, 43b6dc <readlinkat@plt+0x387ac>
  43b660:	ldur	w8, [x29, #-44]
  43b664:	cmp	w8, #0x0
  43b668:	cset	w8, ge  // ge = tcont
  43b66c:	tbnz	w8, #0, 43b684 <readlinkat@plt+0x38754>
  43b670:	ldurb	w8, [x29, #-25]
  43b674:	mov	w9, #0x30                  	// #48
  43b678:	subs	w8, w9, w8
  43b67c:	str	w8, [sp, #1900]
  43b680:	b	43b690 <readlinkat@plt+0x38760>
  43b684:	ldurb	w8, [x29, #-25]
  43b688:	subs	w8, w8, #0x30
  43b68c:	str	w8, [sp, #1900]
  43b690:	ldr	w8, [sp, #1900]
  43b694:	lsl	w8, w8, #16
  43b698:	mov	x9, #0x10                  	// #16
  43b69c:	asr	w8, w8, w9
  43b6a0:	mov	w9, wzr
  43b6a4:	mul	w8, w9, w8
  43b6a8:	ldur	x10, [x29, #-56]
  43b6ac:	lsl	w10, w10, #16
  43b6b0:	add	w8, w8, w10, asr #16
  43b6b4:	mul	w8, w9, w8
  43b6b8:	add	w8, w8, #0x1
  43b6bc:	lsl	w8, w8, #30
  43b6c0:	subs	w8, w8, #0x1
  43b6c4:	mov	w9, #0x2                   	// #2
  43b6c8:	mul	w8, w8, w9
  43b6cc:	add	w8, w8, #0x1
  43b6d0:	mvn	w8, w8
  43b6d4:	str	w8, [sp, #1896]
  43b6d8:	b	43b73c <readlinkat@plt+0x3880c>
  43b6dc:	ldur	w8, [x29, #-44]
  43b6e0:	cmp	w8, #0x0
  43b6e4:	cset	w8, ge  // ge = tcont
  43b6e8:	tbnz	w8, #0, 43b700 <readlinkat@plt+0x387d0>
  43b6ec:	ldurb	w8, [x29, #-25]
  43b6f0:	mov	w9, #0x30                  	// #48
  43b6f4:	subs	w8, w9, w8
  43b6f8:	str	w8, [sp, #1892]
  43b6fc:	b	43b70c <readlinkat@plt+0x387dc>
  43b700:	ldurb	w8, [x29, #-25]
  43b704:	subs	w8, w8, #0x30
  43b708:	str	w8, [sp, #1892]
  43b70c:	ldr	w8, [sp, #1892]
  43b710:	lsl	w8, w8, #16
  43b714:	mov	x9, #0x10                  	// #16
  43b718:	asr	w8, w8, w9
  43b71c:	mov	w9, wzr
  43b720:	mul	w8, w9, w8
  43b724:	ldur	x10, [x29, #-56]
  43b728:	lsl	w10, w10, #16
  43b72c:	add	w8, w8, w10, asr #16
  43b730:	mul	w8, w9, w8
  43b734:	add	w8, w8, #0x0
  43b738:	str	w8, [sp, #1896]
  43b73c:	ldr	w8, [sp, #1896]
  43b740:	ldur	w9, [x29, #-44]
  43b744:	cmp	w9, #0x0
  43b748:	cset	w9, ge  // ge = tcont
  43b74c:	str	w8, [sp, #1888]
  43b750:	tbnz	w9, #0, 43b768 <readlinkat@plt+0x38838>
  43b754:	ldurb	w8, [x29, #-25]
  43b758:	mov	w9, #0x30                  	// #48
  43b75c:	subs	w8, w9, w8
  43b760:	str	w8, [sp, #1884]
  43b764:	b	43b774 <readlinkat@plt+0x38844>
  43b768:	ldurb	w8, [x29, #-25]
  43b76c:	subs	w8, w8, #0x30
  43b770:	str	w8, [sp, #1884]
  43b774:	ldr	w8, [sp, #1884]
  43b778:	lsl	w8, w8, #16
  43b77c:	ldr	w9, [sp, #1888]
  43b780:	subs	w8, w9, w8, asr #16
  43b784:	ldr	w10, [sp, #1908]
  43b788:	cmp	w10, w8
  43b78c:	b.lt	43bc68 <readlinkat@plt+0x38d38>  // b.tstop
  43b790:	b	43bb48 <readlinkat@plt+0x38c18>
  43b794:	ldur	w8, [x29, #-44]
  43b798:	cmp	w8, #0x0
  43b79c:	cset	w8, ge  // ge = tcont
  43b7a0:	tbnz	w8, #0, 43b7b8 <readlinkat@plt+0x38888>
  43b7a4:	ldurb	w8, [x29, #-25]
  43b7a8:	mov	w9, #0x30                  	// #48
  43b7ac:	subs	w8, w9, w8
  43b7b0:	str	w8, [sp, #1880]
  43b7b4:	b	43b7c4 <readlinkat@plt+0x38894>
  43b7b8:	ldurb	w8, [x29, #-25]
  43b7bc:	subs	w8, w8, #0x30
  43b7c0:	str	w8, [sp, #1880]
  43b7c4:	ldr	w8, [sp, #1880]
  43b7c8:	lsl	w8, w8, #16
  43b7cc:	mov	x9, #0x10                  	// #16
  43b7d0:	asr	w8, w8, w9
  43b7d4:	mov	w9, wzr
  43b7d8:	mul	w8, w9, w8
  43b7dc:	ldur	x10, [x29, #-56]
  43b7e0:	lsl	w10, w10, #16
  43b7e4:	add	w8, w8, w10, asr #16
  43b7e8:	mul	w8, w9, w8
  43b7ec:	subs	w8, w8, #0x1
  43b7f0:	cmp	w8, #0x0
  43b7f4:	cset	w8, ge  // ge = tcont
  43b7f8:	tbnz	w8, #0, 43b874 <readlinkat@plt+0x38944>
  43b7fc:	ldur	w8, [x29, #-44]
  43b800:	cmp	w8, #0x0
  43b804:	cset	w8, ge  // ge = tcont
  43b808:	tbnz	w8, #0, 43b820 <readlinkat@plt+0x388f0>
  43b80c:	ldurb	w8, [x29, #-25]
  43b810:	mov	w9, #0x30                  	// #48
  43b814:	subs	w8, w9, w8
  43b818:	str	w8, [sp, #1876]
  43b81c:	b	43b82c <readlinkat@plt+0x388fc>
  43b820:	ldurb	w8, [x29, #-25]
  43b824:	subs	w8, w8, #0x30
  43b828:	str	w8, [sp, #1876]
  43b82c:	ldr	w8, [sp, #1876]
  43b830:	lsl	w8, w8, #16
  43b834:	mov	x9, #0x10                  	// #16
  43b838:	asr	w8, w8, w9
  43b83c:	mov	w9, wzr
  43b840:	mul	w8, w9, w8
  43b844:	ldur	x10, [x29, #-56]
  43b848:	lsl	w10, w10, #16
  43b84c:	add	w8, w8, w10, asr #16
  43b850:	mul	w8, w9, w8
  43b854:	add	w8, w8, #0x1
  43b858:	lsl	w8, w8, #30
  43b85c:	subs	w8, w8, #0x1
  43b860:	mov	w9, #0x2                   	// #2
  43b864:	mul	w8, w8, w9
  43b868:	add	w8, w8, #0x1
  43b86c:	str	w8, [sp, #1872]
  43b870:	b	43b8d4 <readlinkat@plt+0x389a4>
  43b874:	ldur	w8, [x29, #-44]
  43b878:	cmp	w8, #0x0
  43b87c:	cset	w8, ge  // ge = tcont
  43b880:	tbnz	w8, #0, 43b898 <readlinkat@plt+0x38968>
  43b884:	ldurb	w8, [x29, #-25]
  43b888:	mov	w9, #0x30                  	// #48
  43b88c:	subs	w8, w9, w8
  43b890:	str	w8, [sp, #1868]
  43b894:	b	43b8a4 <readlinkat@plt+0x38974>
  43b898:	ldurb	w8, [x29, #-25]
  43b89c:	subs	w8, w8, #0x30
  43b8a0:	str	w8, [sp, #1868]
  43b8a4:	ldr	w8, [sp, #1868]
  43b8a8:	lsl	w8, w8, #16
  43b8ac:	mov	x9, #0x10                  	// #16
  43b8b0:	asr	w8, w8, w9
  43b8b4:	mov	w9, wzr
  43b8b8:	mul	w8, w9, w8
  43b8bc:	ldur	x10, [x29, #-56]
  43b8c0:	lsl	w10, w10, #16
  43b8c4:	add	w8, w8, w10, asr #16
  43b8c8:	mul	w8, w9, w8
  43b8cc:	subs	w8, w8, #0x1
  43b8d0:	str	w8, [sp, #1872]
  43b8d4:	ldr	w8, [sp, #1872]
  43b8d8:	ldur	w9, [x29, #-44]
  43b8dc:	cmp	w9, #0x0
  43b8e0:	cset	w9, ge  // ge = tcont
  43b8e4:	str	w8, [sp, #1864]
  43b8e8:	tbnz	w9, #0, 43b900 <readlinkat@plt+0x389d0>
  43b8ec:	ldurb	w8, [x29, #-25]
  43b8f0:	mov	w9, #0x30                  	// #48
  43b8f4:	subs	w8, w9, w8
  43b8f8:	str	w8, [sp, #1860]
  43b8fc:	b	43b90c <readlinkat@plt+0x389dc>
  43b900:	ldurb	w8, [x29, #-25]
  43b904:	subs	w8, w8, #0x30
  43b908:	str	w8, [sp, #1860]
  43b90c:	ldr	w8, [sp, #1860]
  43b910:	lsl	w8, w8, #16
  43b914:	ldr	w9, [sp, #1864]
  43b918:	subs	w8, w9, w8, asr #16
  43b91c:	ldur	x10, [x29, #-56]
  43b920:	lsl	w10, w10, #16
  43b924:	asr	w10, w10, #16
  43b928:	cmp	w8, w10
  43b92c:	b.lt	43bc68 <readlinkat@plt+0x38d38>  // b.tstop
  43b930:	b	43bb48 <readlinkat@plt+0x38c18>
  43b934:	ldur	x8, [x29, #-56]
  43b938:	lsl	w8, w8, #16
  43b93c:	asr	w8, w8, #16
  43b940:	cmp	w8, #0x0
  43b944:	cset	w8, ge  // ge = tcont
  43b948:	tbnz	w8, #0, 43b9f0 <readlinkat@plt+0x38ac0>
  43b94c:	ldur	w8, [x29, #-44]
  43b950:	cmp	w8, #0x0
  43b954:	cset	w8, ge  // ge = tcont
  43b958:	tbnz	w8, #0, 43b970 <readlinkat@plt+0x38a40>
  43b95c:	ldurb	w8, [x29, #-25]
  43b960:	mov	w9, #0x30                  	// #48
  43b964:	subs	w8, w9, w8
  43b968:	str	w8, [sp, #1856]
  43b96c:	b	43b97c <readlinkat@plt+0x38a4c>
  43b970:	ldurb	w8, [x29, #-25]
  43b974:	subs	w8, w8, #0x30
  43b978:	str	w8, [sp, #1856]
  43b97c:	ldr	w8, [sp, #1856]
  43b980:	lsl	w8, w8, #16
  43b984:	mov	x9, #0x10                  	// #16
  43b988:	asr	w8, w8, w9
  43b98c:	ldur	x10, [x29, #-56]
  43b990:	lsl	w9, w10, #16
  43b994:	ldur	w10, [x29, #-44]
  43b998:	cmp	w10, #0x0
  43b99c:	cset	w10, ge  // ge = tcont
  43b9a0:	str	w8, [sp, #1852]
  43b9a4:	str	w9, [sp, #1848]
  43b9a8:	tbnz	w10, #0, 43b9c0 <readlinkat@plt+0x38a90>
  43b9ac:	ldurb	w8, [x29, #-25]
  43b9b0:	mov	w9, #0x30                  	// #48
  43b9b4:	subs	w8, w9, w8
  43b9b8:	str	w8, [sp, #1844]
  43b9bc:	b	43b9cc <readlinkat@plt+0x38a9c>
  43b9c0:	ldurb	w8, [x29, #-25]
  43b9c4:	subs	w8, w8, #0x30
  43b9c8:	str	w8, [sp, #1844]
  43b9cc:	ldr	w8, [sp, #1844]
  43b9d0:	lsl	w8, w8, #16
  43b9d4:	asr	w8, w8, #16
  43b9d8:	ldr	w9, [sp, #1848]
  43b9dc:	add	w8, w8, w9, asr #16
  43b9e0:	ldr	w10, [sp, #1852]
  43b9e4:	cmp	w10, w8
  43b9e8:	b.le	43bc68 <readlinkat@plt+0x38d38>
  43b9ec:	b	43bb48 <readlinkat@plt+0x38c18>
  43b9f0:	ldur	w8, [x29, #-44]
  43b9f4:	cmp	w8, #0x0
  43b9f8:	cset	w8, ge  // ge = tcont
  43b9fc:	tbnz	w8, #0, 43ba14 <readlinkat@plt+0x38ae4>
  43ba00:	ldurb	w8, [x29, #-25]
  43ba04:	mov	w9, #0x30                  	// #48
  43ba08:	subs	w8, w9, w8
  43ba0c:	str	w8, [sp, #1840]
  43ba10:	b	43ba20 <readlinkat@plt+0x38af0>
  43ba14:	ldurb	w8, [x29, #-25]
  43ba18:	subs	w8, w8, #0x30
  43ba1c:	str	w8, [sp, #1840]
  43ba20:	ldr	w8, [sp, #1840]
  43ba24:	lsl	w8, w8, #16
  43ba28:	asr	w8, w8, #16
  43ba2c:	cmp	w8, #0x0
  43ba30:	cset	w8, ge  // ge = tcont
  43ba34:	tbnz	w8, #0, 43baac <readlinkat@plt+0x38b7c>
  43ba38:	ldur	x8, [x29, #-56]
  43ba3c:	lsl	w8, w8, #16
  43ba40:	mov	x9, #0x10                  	// #16
  43ba44:	asr	w8, w8, w9
  43ba48:	ldur	x10, [x29, #-56]
  43ba4c:	lsl	w9, w10, #16
  43ba50:	ldur	w10, [x29, #-44]
  43ba54:	cmp	w10, #0x0
  43ba58:	cset	w10, ge  // ge = tcont
  43ba5c:	str	w8, [sp, #1836]
  43ba60:	str	w9, [sp, #1832]
  43ba64:	tbnz	w10, #0, 43ba7c <readlinkat@plt+0x38b4c>
  43ba68:	ldurb	w8, [x29, #-25]
  43ba6c:	mov	w9, #0x30                  	// #48
  43ba70:	subs	w8, w9, w8
  43ba74:	str	w8, [sp, #1828]
  43ba78:	b	43ba88 <readlinkat@plt+0x38b58>
  43ba7c:	ldurb	w8, [x29, #-25]
  43ba80:	subs	w8, w8, #0x30
  43ba84:	str	w8, [sp, #1828]
  43ba88:	ldr	w8, [sp, #1828]
  43ba8c:	lsl	w8, w8, #16
  43ba90:	asr	w8, w8, #16
  43ba94:	ldr	w9, [sp, #1832]
  43ba98:	add	w8, w8, w9, asr #16
  43ba9c:	ldr	w10, [sp, #1836]
  43baa0:	cmp	w10, w8
  43baa4:	b.le	43bc68 <readlinkat@plt+0x38d38>
  43baa8:	b	43bb48 <readlinkat@plt+0x38c18>
  43baac:	ldur	x8, [x29, #-56]
  43bab0:	lsl	w8, w8, #16
  43bab4:	ldur	w9, [x29, #-44]
  43bab8:	cmp	w9, #0x0
  43babc:	cset	w9, ge  // ge = tcont
  43bac0:	str	w8, [sp, #1824]
  43bac4:	tbnz	w9, #0, 43badc <readlinkat@plt+0x38bac>
  43bac8:	ldurb	w8, [x29, #-25]
  43bacc:	mov	w9, #0x30                  	// #48
  43bad0:	subs	w8, w9, w8
  43bad4:	str	w8, [sp, #1820]
  43bad8:	b	43bae8 <readlinkat@plt+0x38bb8>
  43badc:	ldurb	w8, [x29, #-25]
  43bae0:	subs	w8, w8, #0x30
  43bae4:	str	w8, [sp, #1820]
  43bae8:	ldr	w8, [sp, #1820]
  43baec:	lsl	w8, w8, #16
  43baf0:	asr	w8, w8, #16
  43baf4:	ldr	w9, [sp, #1824]
  43baf8:	add	w8, w8, w9, asr #16
  43bafc:	ldur	w10, [x29, #-44]
  43bb00:	cmp	w10, #0x0
  43bb04:	cset	w10, ge  // ge = tcont
  43bb08:	str	w8, [sp, #1816]
  43bb0c:	tbnz	w10, #0, 43bb24 <readlinkat@plt+0x38bf4>
  43bb10:	ldurb	w8, [x29, #-25]
  43bb14:	mov	w9, #0x30                  	// #48
  43bb18:	subs	w8, w9, w8
  43bb1c:	str	w8, [sp, #1812]
  43bb20:	b	43bb30 <readlinkat@plt+0x38c00>
  43bb24:	ldurb	w8, [x29, #-25]
  43bb28:	subs	w8, w8, #0x30
  43bb2c:	str	w8, [sp, #1812]
  43bb30:	ldr	w8, [sp, #1812]
  43bb34:	lsl	w8, w8, #16
  43bb38:	asr	w8, w8, #16
  43bb3c:	ldr	w9, [sp, #1816]
  43bb40:	cmp	w9, w8
  43bb44:	b.lt	43bc68 <readlinkat@plt+0x38d38>  // b.tstop
  43bb48:	ldur	x8, [x29, #-56]
  43bb4c:	lsl	w8, w8, #16
  43bb50:	ldur	w9, [x29, #-44]
  43bb54:	cmp	w9, #0x0
  43bb58:	cset	w9, ge  // ge = tcont
  43bb5c:	str	w8, [sp, #1808]
  43bb60:	tbnz	w9, #0, 43bb78 <readlinkat@plt+0x38c48>
  43bb64:	ldurb	w8, [x29, #-25]
  43bb68:	mov	w9, #0x30                  	// #48
  43bb6c:	subs	w8, w9, w8
  43bb70:	str	w8, [sp, #1804]
  43bb74:	b	43bb84 <readlinkat@plt+0x38c54>
  43bb78:	ldurb	w8, [x29, #-25]
  43bb7c:	subs	w8, w8, #0x30
  43bb80:	str	w8, [sp, #1804]
  43bb84:	ldr	w8, [sp, #1804]
  43bb88:	lsl	w8, w8, #16
  43bb8c:	asr	w8, w8, #16
  43bb90:	ldr	w9, [sp, #1808]
  43bb94:	add	w8, w8, w9, asr #16
  43bb98:	mov	w10, wzr
  43bb9c:	mul	w8, w10, w8
  43bba0:	subs	w8, w8, #0x1
  43bba4:	cmp	w8, #0x0
  43bba8:	cset	w8, ge  // ge = tcont
  43bbac:	tbnz	w8, #0, 43bc0c <readlinkat@plt+0x38cdc>
  43bbb0:	ldur	x8, [x29, #-56]
  43bbb4:	lsl	w8, w8, #16
  43bbb8:	ldur	w9, [x29, #-44]
  43bbbc:	cmp	w9, #0x0
  43bbc0:	cset	w9, ge  // ge = tcont
  43bbc4:	str	w8, [sp, #1800]
  43bbc8:	tbnz	w9, #0, 43bbe0 <readlinkat@plt+0x38cb0>
  43bbcc:	ldurb	w8, [x29, #-25]
  43bbd0:	mov	w9, #0x30                  	// #48
  43bbd4:	subs	w8, w9, w8
  43bbd8:	str	w8, [sp, #1796]
  43bbdc:	b	43bbec <readlinkat@plt+0x38cbc>
  43bbe0:	ldurb	w8, [x29, #-25]
  43bbe4:	subs	w8, w8, #0x30
  43bbe8:	str	w8, [sp, #1796]
  43bbec:	ldr	w8, [sp, #1796]
  43bbf0:	lsl	w8, w8, #16
  43bbf4:	asr	w8, w8, #16
  43bbf8:	ldr	w9, [sp, #1800]
  43bbfc:	add	w8, w8, w9, asr #16
  43bc00:	mov	w10, #0xffff8000            	// #-32768
  43bc04:	cmp	w8, w10
  43bc08:	b.lt	43bc68 <readlinkat@plt+0x38d38>  // b.tstop
  43bc0c:	ldur	x8, [x29, #-56]
  43bc10:	lsl	w8, w8, #16
  43bc14:	ldur	w9, [x29, #-44]
  43bc18:	cmp	w9, #0x0
  43bc1c:	cset	w9, ge  // ge = tcont
  43bc20:	str	w8, [sp, #1792]
  43bc24:	tbnz	w9, #0, 43bc3c <readlinkat@plt+0x38d0c>
  43bc28:	ldurb	w8, [x29, #-25]
  43bc2c:	mov	w9, #0x30                  	// #48
  43bc30:	subs	w8, w9, w8
  43bc34:	str	w8, [sp, #1788]
  43bc38:	b	43bc48 <readlinkat@plt+0x38d18>
  43bc3c:	ldurb	w8, [x29, #-25]
  43bc40:	subs	w8, w8, #0x30
  43bc44:	str	w8, [sp, #1788]
  43bc48:	ldr	w8, [sp, #1788]
  43bc4c:	lsl	w8, w8, #16
  43bc50:	asr	w8, w8, #16
  43bc54:	ldr	w9, [sp, #1792]
  43bc58:	add	w8, w8, w9, asr #16
  43bc5c:	mov	w10, #0x7fff                	// #32767
  43bc60:	cmp	w10, w8
  43bc64:	b.ge	43bcd4 <readlinkat@plt+0x38da4>  // b.tcont
  43bc68:	ldur	x8, [x29, #-56]
  43bc6c:	lsl	w8, w8, #16
  43bc70:	ldur	w9, [x29, #-44]
  43bc74:	cmp	w9, #0x0
  43bc78:	cset	w9, ge  // ge = tcont
  43bc7c:	str	w8, [sp, #1784]
  43bc80:	tbnz	w9, #0, 43bc98 <readlinkat@plt+0x38d68>
  43bc84:	ldurb	w8, [x29, #-25]
  43bc88:	mov	w9, #0x30                  	// #48
  43bc8c:	subs	w8, w9, w8
  43bc90:	str	w8, [sp, #1780]
  43bc94:	b	43bca4 <readlinkat@plt+0x38d74>
  43bc98:	ldurb	w8, [x29, #-25]
  43bc9c:	subs	w8, w8, #0x30
  43bca0:	str	w8, [sp, #1780]
  43bca4:	ldr	w8, [sp, #1780]
  43bca8:	lsl	w8, w8, #16
  43bcac:	asr	w8, w8, #16
  43bcb0:	ldr	w9, [sp, #1784]
  43bcb4:	add	w8, w8, w9, asr #16
  43bcb8:	mov	w0, w8
  43bcbc:	lsl	x10, x0, #48
  43bcc0:	asr	x10, x10, #48
  43bcc4:	stur	x10, [x29, #-56]
  43bcc8:	ldur	w8, [x29, #-128]
  43bccc:	tbnz	w8, #0, 43f498 <readlinkat@plt+0x3c568>
  43bcd0:	b	43f4a4 <readlinkat@plt+0x3c574>
  43bcd4:	ldur	x8, [x29, #-56]
  43bcd8:	lsl	w8, w8, #16
  43bcdc:	ldur	w9, [x29, #-44]
  43bce0:	cmp	w9, #0x0
  43bce4:	cset	w9, ge  // ge = tcont
  43bce8:	str	w8, [sp, #1776]
  43bcec:	tbnz	w9, #0, 43bd04 <readlinkat@plt+0x38dd4>
  43bcf0:	ldurb	w8, [x29, #-25]
  43bcf4:	mov	w9, #0x30                  	// #48
  43bcf8:	subs	w8, w9, w8
  43bcfc:	str	w8, [sp, #1772]
  43bd00:	b	43bd10 <readlinkat@plt+0x38de0>
  43bd04:	ldurb	w8, [x29, #-25]
  43bd08:	subs	w8, w8, #0x30
  43bd0c:	str	w8, [sp, #1772]
  43bd10:	ldr	w8, [sp, #1772]
  43bd14:	lsl	w8, w8, #16
  43bd18:	asr	w8, w8, #16
  43bd1c:	ldr	w9, [sp, #1776]
  43bd20:	add	w8, w8, w9, asr #16
  43bd24:	mov	w0, w8
  43bd28:	lsl	x10, x0, #48
  43bd2c:	asr	x10, x10, #48
  43bd30:	stur	x10, [x29, #-56]
  43bd34:	ldur	w8, [x29, #-124]
  43bd38:	tbnz	w8, #0, 43f498 <readlinkat@plt+0x3c568>
  43bd3c:	b	43f4a4 <readlinkat@plt+0x3c574>
  43bd40:	ldur	w8, [x29, #-44]
  43bd44:	cmp	w8, #0x0
  43bd48:	cset	w8, ge  // ge = tcont
  43bd4c:	tbnz	w8, #0, 43bd64 <readlinkat@plt+0x38e34>
  43bd50:	ldurb	w8, [x29, #-25]
  43bd54:	mov	w9, #0x30                  	// #48
  43bd58:	subs	w8, w9, w8
  43bd5c:	str	w8, [sp, #1768]
  43bd60:	b	43bd70 <readlinkat@plt+0x38e40>
  43bd64:	ldurb	w8, [x29, #-25]
  43bd68:	subs	w8, w8, #0x30
  43bd6c:	str	w8, [sp, #1768]
  43bd70:	ldr	w8, [sp, #1768]
  43bd74:	mov	w9, wzr
  43bd78:	mul	w8, w9, w8
  43bd7c:	ldur	x10, [x29, #-56]
  43bd80:	add	x10, x10, w8, sxtw
  43bd84:	mov	x11, xzr
  43bd88:	mul	x10, x11, x10
  43bd8c:	subs	x10, x10, #0x1
  43bd90:	cmp	x10, #0x0
  43bd94:	cset	w8, ge  // ge = tcont
  43bd98:	tbnz	w8, #0, 43be0c <readlinkat@plt+0x38edc>
  43bd9c:	ldur	w8, [x29, #-44]
  43bda0:	cmp	w8, #0x0
  43bda4:	cset	w8, ge  // ge = tcont
  43bda8:	tbnz	w8, #0, 43bdc0 <readlinkat@plt+0x38e90>
  43bdac:	ldurb	w8, [x29, #-25]
  43bdb0:	mov	w9, #0x30                  	// #48
  43bdb4:	subs	w8, w9, w8
  43bdb8:	str	w8, [sp, #1764]
  43bdbc:	b	43bdcc <readlinkat@plt+0x38e9c>
  43bdc0:	ldurb	w8, [x29, #-25]
  43bdc4:	subs	w8, w8, #0x30
  43bdc8:	str	w8, [sp, #1764]
  43bdcc:	ldr	w8, [sp, #1764]
  43bdd0:	mov	w9, wzr
  43bdd4:	mul	w8, w9, w8
  43bdd8:	ldur	x10, [x29, #-56]
  43bddc:	add	x10, x10, w8, sxtw
  43bde0:	mov	x11, xzr
  43bde4:	mul	x10, x11, x10
  43bde8:	add	x10, x10, #0x1
  43bdec:	lsl	x10, x10, #62
  43bdf0:	subs	x10, x10, #0x1
  43bdf4:	mov	x11, #0x2                   	// #2
  43bdf8:	mul	x10, x10, x11
  43bdfc:	add	x10, x10, #0x1
  43be00:	mvn	x10, x10
  43be04:	str	x10, [sp, #1752]
  43be08:	b	43be60 <readlinkat@plt+0x38f30>
  43be0c:	ldur	w8, [x29, #-44]
  43be10:	cmp	w8, #0x0
  43be14:	cset	w8, ge  // ge = tcont
  43be18:	tbnz	w8, #0, 43be30 <readlinkat@plt+0x38f00>
  43be1c:	ldurb	w8, [x29, #-25]
  43be20:	mov	w9, #0x30                  	// #48
  43be24:	subs	w8, w9, w8
  43be28:	str	w8, [sp, #1748]
  43be2c:	b	43be3c <readlinkat@plt+0x38f0c>
  43be30:	ldurb	w8, [x29, #-25]
  43be34:	subs	w8, w8, #0x30
  43be38:	str	w8, [sp, #1748]
  43be3c:	ldr	w8, [sp, #1748]
  43be40:	mov	w9, wzr
  43be44:	mul	w8, w9, w8
  43be48:	ldur	x10, [x29, #-56]
  43be4c:	add	x10, x10, w8, sxtw
  43be50:	mov	x11, xzr
  43be54:	mul	x10, x11, x10
  43be58:	add	x10, x10, #0x0
  43be5c:	str	x10, [sp, #1752]
  43be60:	ldr	x8, [sp, #1752]
  43be64:	cmp	x8, #0x0
  43be68:	cset	w9, ge  // ge = tcont
  43be6c:	tbnz	w9, #0, 43c19c <readlinkat@plt+0x3926c>
  43be70:	ldur	w8, [x29, #-44]
  43be74:	cmp	w8, #0x0
  43be78:	cset	w8, ge  // ge = tcont
  43be7c:	tbnz	w8, #0, 43be94 <readlinkat@plt+0x38f64>
  43be80:	ldurb	w8, [x29, #-25]
  43be84:	mov	w9, #0x30                  	// #48
  43be88:	subs	w8, w9, w8
  43be8c:	str	w8, [sp, #1744]
  43be90:	b	43bea0 <readlinkat@plt+0x38f70>
  43be94:	ldurb	w8, [x29, #-25]
  43be98:	subs	w8, w8, #0x30
  43be9c:	str	w8, [sp, #1744]
  43bea0:	ldr	w8, [sp, #1744]
  43bea4:	cmp	w8, #0x0
  43bea8:	cset	w8, ge  // ge = tcont
  43beac:	tbnz	w8, #0, 43c02c <readlinkat@plt+0x390fc>
  43beb0:	ldur	x8, [x29, #-56]
  43beb4:	ldur	w9, [x29, #-44]
  43beb8:	cmp	w9, #0x0
  43bebc:	cset	w9, ge  // ge = tcont
  43bec0:	str	x8, [sp, #1736]
  43bec4:	tbnz	w9, #0, 43bedc <readlinkat@plt+0x38fac>
  43bec8:	ldurb	w8, [x29, #-25]
  43becc:	mov	w9, #0x30                  	// #48
  43bed0:	subs	w8, w9, w8
  43bed4:	str	w8, [sp, #1732]
  43bed8:	b	43bee8 <readlinkat@plt+0x38fb8>
  43bedc:	ldurb	w8, [x29, #-25]
  43bee0:	subs	w8, w8, #0x30
  43bee4:	str	w8, [sp, #1732]
  43bee8:	ldr	w8, [sp, #1732]
  43beec:	mov	w9, wzr
  43bef0:	mul	w8, w9, w8
  43bef4:	ldur	x10, [x29, #-56]
  43bef8:	add	x10, x10, w8, sxtw
  43befc:	mov	x11, xzr
  43bf00:	mul	x10, x11, x10
  43bf04:	subs	x10, x10, #0x1
  43bf08:	cmp	x10, #0x0
  43bf0c:	cset	w8, ge  // ge = tcont
  43bf10:	tbnz	w8, #0, 43bf84 <readlinkat@plt+0x39054>
  43bf14:	ldur	w8, [x29, #-44]
  43bf18:	cmp	w8, #0x0
  43bf1c:	cset	w8, ge  // ge = tcont
  43bf20:	tbnz	w8, #0, 43bf38 <readlinkat@plt+0x39008>
  43bf24:	ldurb	w8, [x29, #-25]
  43bf28:	mov	w9, #0x30                  	// #48
  43bf2c:	subs	w8, w9, w8
  43bf30:	str	w8, [sp, #1728]
  43bf34:	b	43bf44 <readlinkat@plt+0x39014>
  43bf38:	ldurb	w8, [x29, #-25]
  43bf3c:	subs	w8, w8, #0x30
  43bf40:	str	w8, [sp, #1728]
  43bf44:	ldr	w8, [sp, #1728]
  43bf48:	mov	w9, wzr
  43bf4c:	mul	w8, w9, w8
  43bf50:	ldur	x10, [x29, #-56]
  43bf54:	add	x10, x10, w8, sxtw
  43bf58:	mov	x11, xzr
  43bf5c:	mul	x10, x11, x10
  43bf60:	add	x10, x10, #0x1
  43bf64:	lsl	x10, x10, #62
  43bf68:	subs	x10, x10, #0x1
  43bf6c:	mov	x11, #0x2                   	// #2
  43bf70:	mul	x10, x10, x11
  43bf74:	add	x10, x10, #0x1
  43bf78:	mvn	x10, x10
  43bf7c:	str	x10, [sp, #1720]
  43bf80:	b	43bfd8 <readlinkat@plt+0x390a8>
  43bf84:	ldur	w8, [x29, #-44]
  43bf88:	cmp	w8, #0x0
  43bf8c:	cset	w8, ge  // ge = tcont
  43bf90:	tbnz	w8, #0, 43bfa8 <readlinkat@plt+0x39078>
  43bf94:	ldurb	w8, [x29, #-25]
  43bf98:	mov	w9, #0x30                  	// #48
  43bf9c:	subs	w8, w9, w8
  43bfa0:	str	w8, [sp, #1716]
  43bfa4:	b	43bfb4 <readlinkat@plt+0x39084>
  43bfa8:	ldurb	w8, [x29, #-25]
  43bfac:	subs	w8, w8, #0x30
  43bfb0:	str	w8, [sp, #1716]
  43bfb4:	ldr	w8, [sp, #1716]
  43bfb8:	mov	w9, wzr
  43bfbc:	mul	w8, w9, w8
  43bfc0:	ldur	x10, [x29, #-56]
  43bfc4:	add	x10, x10, w8, sxtw
  43bfc8:	mov	x11, xzr
  43bfcc:	mul	x10, x11, x10
  43bfd0:	add	x10, x10, #0x0
  43bfd4:	str	x10, [sp, #1720]
  43bfd8:	ldr	x8, [sp, #1720]
  43bfdc:	ldur	w9, [x29, #-44]
  43bfe0:	cmp	w9, #0x0
  43bfe4:	cset	w9, ge  // ge = tcont
  43bfe8:	str	x8, [sp, #1704]
  43bfec:	tbnz	w9, #0, 43c004 <readlinkat@plt+0x390d4>
  43bff0:	ldurb	w8, [x29, #-25]
  43bff4:	mov	w9, #0x30                  	// #48
  43bff8:	subs	w8, w9, w8
  43bffc:	str	w8, [sp, #1700]
  43c000:	b	43c010 <readlinkat@plt+0x390e0>
  43c004:	ldurb	w8, [x29, #-25]
  43c008:	subs	w8, w8, #0x30
  43c00c:	str	w8, [sp, #1700]
  43c010:	ldr	w8, [sp, #1700]
  43c014:	ldr	x9, [sp, #1704]
  43c018:	subs	x10, x9, w8, sxtw
  43c01c:	ldr	x11, [sp, #1736]
  43c020:	cmp	x11, x10
  43c024:	b.lt	43c468 <readlinkat@plt+0x39538>  // b.tstop
  43c028:	b	43c36c <readlinkat@plt+0x3943c>
  43c02c:	ldur	w8, [x29, #-44]
  43c030:	cmp	w8, #0x0
  43c034:	cset	w8, ge  // ge = tcont
  43c038:	tbnz	w8, #0, 43c050 <readlinkat@plt+0x39120>
  43c03c:	ldurb	w8, [x29, #-25]
  43c040:	mov	w9, #0x30                  	// #48
  43c044:	subs	w8, w9, w8
  43c048:	str	w8, [sp, #1696]
  43c04c:	b	43c05c <readlinkat@plt+0x3912c>
  43c050:	ldurb	w8, [x29, #-25]
  43c054:	subs	w8, w8, #0x30
  43c058:	str	w8, [sp, #1696]
  43c05c:	ldr	w8, [sp, #1696]
  43c060:	mov	w9, wzr
  43c064:	mul	w8, w9, w8
  43c068:	ldur	x10, [x29, #-56]
  43c06c:	add	x10, x10, w8, sxtw
  43c070:	mov	x11, xzr
  43c074:	mul	x10, x11, x10
  43c078:	subs	x10, x10, #0x1
  43c07c:	cmp	x10, #0x0
  43c080:	cset	w8, ge  // ge = tcont
  43c084:	tbnz	w8, #0, 43c0f4 <readlinkat@plt+0x391c4>
  43c088:	ldur	w8, [x29, #-44]
  43c08c:	cmp	w8, #0x0
  43c090:	cset	w8, ge  // ge = tcont
  43c094:	tbnz	w8, #0, 43c0ac <readlinkat@plt+0x3917c>
  43c098:	ldurb	w8, [x29, #-25]
  43c09c:	mov	w9, #0x30                  	// #48
  43c0a0:	subs	w8, w9, w8
  43c0a4:	str	w8, [sp, #1692]
  43c0a8:	b	43c0b8 <readlinkat@plt+0x39188>
  43c0ac:	ldurb	w8, [x29, #-25]
  43c0b0:	subs	w8, w8, #0x30
  43c0b4:	str	w8, [sp, #1692]
  43c0b8:	ldr	w8, [sp, #1692]
  43c0bc:	mov	w9, wzr
  43c0c0:	mul	w8, w9, w8
  43c0c4:	ldur	x10, [x29, #-56]
  43c0c8:	add	x10, x10, w8, sxtw
  43c0cc:	mov	x11, xzr
  43c0d0:	mul	x10, x11, x10
  43c0d4:	add	x10, x10, #0x1
  43c0d8:	lsl	x10, x10, #62
  43c0dc:	subs	x10, x10, #0x1
  43c0e0:	mov	x11, #0x2                   	// #2
  43c0e4:	mul	x10, x10, x11
  43c0e8:	add	x10, x10, #0x1
  43c0ec:	str	x10, [sp, #1680]
  43c0f0:	b	43c148 <readlinkat@plt+0x39218>
  43c0f4:	ldur	w8, [x29, #-44]
  43c0f8:	cmp	w8, #0x0
  43c0fc:	cset	w8, ge  // ge = tcont
  43c100:	tbnz	w8, #0, 43c118 <readlinkat@plt+0x391e8>
  43c104:	ldurb	w8, [x29, #-25]
  43c108:	mov	w9, #0x30                  	// #48
  43c10c:	subs	w8, w9, w8
  43c110:	str	w8, [sp, #1676]
  43c114:	b	43c124 <readlinkat@plt+0x391f4>
  43c118:	ldurb	w8, [x29, #-25]
  43c11c:	subs	w8, w8, #0x30
  43c120:	str	w8, [sp, #1676]
  43c124:	ldr	w8, [sp, #1676]
  43c128:	mov	w9, wzr
  43c12c:	mul	w8, w9, w8
  43c130:	ldur	x10, [x29, #-56]
  43c134:	add	x10, x10, w8, sxtw
  43c138:	mov	x11, xzr
  43c13c:	mul	x10, x11, x10
  43c140:	subs	x10, x10, #0x1
  43c144:	str	x10, [sp, #1680]
  43c148:	ldr	x8, [sp, #1680]
  43c14c:	ldur	w9, [x29, #-44]
  43c150:	cmp	w9, #0x0
  43c154:	cset	w9, ge  // ge = tcont
  43c158:	str	x8, [sp, #1664]
  43c15c:	tbnz	w9, #0, 43c174 <readlinkat@plt+0x39244>
  43c160:	ldurb	w8, [x29, #-25]
  43c164:	mov	w9, #0x30                  	// #48
  43c168:	subs	w8, w9, w8
  43c16c:	str	w8, [sp, #1660]
  43c170:	b	43c180 <readlinkat@plt+0x39250>
  43c174:	ldurb	w8, [x29, #-25]
  43c178:	subs	w8, w8, #0x30
  43c17c:	str	w8, [sp, #1660]
  43c180:	ldr	w8, [sp, #1660]
  43c184:	ldr	x9, [sp, #1664]
  43c188:	subs	x10, x9, w8, sxtw
  43c18c:	ldur	x11, [x29, #-56]
  43c190:	cmp	x10, x11
  43c194:	b.lt	43c468 <readlinkat@plt+0x39538>  // b.tstop
  43c198:	b	43c36c <readlinkat@plt+0x3943c>
  43c19c:	ldur	x8, [x29, #-56]
  43c1a0:	cmp	x8, #0x0
  43c1a4:	cset	w9, ge  // ge = tcont
  43c1a8:	tbnz	w9, #0, 43c240 <readlinkat@plt+0x39310>
  43c1ac:	ldur	w8, [x29, #-44]
  43c1b0:	cmp	w8, #0x0
  43c1b4:	cset	w8, ge  // ge = tcont
  43c1b8:	tbnz	w8, #0, 43c1d0 <readlinkat@plt+0x392a0>
  43c1bc:	ldurb	w8, [x29, #-25]
  43c1c0:	mov	w9, #0x30                  	// #48
  43c1c4:	subs	w8, w9, w8
  43c1c8:	str	w8, [sp, #1656]
  43c1cc:	b	43c1dc <readlinkat@plt+0x392ac>
  43c1d0:	ldurb	w8, [x29, #-25]
  43c1d4:	subs	w8, w8, #0x30
  43c1d8:	str	w8, [sp, #1656]
  43c1dc:	ldr	w8, [sp, #1656]
  43c1e0:	mov	w0, w8
  43c1e4:	sxtw	x9, w0
  43c1e8:	ldur	x10, [x29, #-56]
  43c1ec:	ldur	w8, [x29, #-44]
  43c1f0:	cmp	w8, #0x0
  43c1f4:	cset	w8, ge  // ge = tcont
  43c1f8:	str	x9, [sp, #1648]
  43c1fc:	str	x10, [sp, #1640]
  43c200:	tbnz	w8, #0, 43c218 <readlinkat@plt+0x392e8>
  43c204:	ldurb	w8, [x29, #-25]
  43c208:	mov	w9, #0x30                  	// #48
  43c20c:	subs	w8, w9, w8
  43c210:	str	w8, [sp, #1636]
  43c214:	b	43c224 <readlinkat@plt+0x392f4>
  43c218:	ldurb	w8, [x29, #-25]
  43c21c:	subs	w8, w8, #0x30
  43c220:	str	w8, [sp, #1636]
  43c224:	ldr	w8, [sp, #1636]
  43c228:	ldr	x9, [sp, #1640]
  43c22c:	add	x10, x9, w8, sxtw
  43c230:	ldr	x11, [sp, #1648]
  43c234:	cmp	x11, x10
  43c238:	b.le	43c468 <readlinkat@plt+0x39538>
  43c23c:	b	43c36c <readlinkat@plt+0x3943c>
  43c240:	ldur	w8, [x29, #-44]
  43c244:	cmp	w8, #0x0
  43c248:	cset	w8, ge  // ge = tcont
  43c24c:	tbnz	w8, #0, 43c264 <readlinkat@plt+0x39334>
  43c250:	ldurb	w8, [x29, #-25]
  43c254:	mov	w9, #0x30                  	// #48
  43c258:	subs	w8, w9, w8
  43c25c:	str	w8, [sp, #1632]
  43c260:	b	43c270 <readlinkat@plt+0x39340>
  43c264:	ldurb	w8, [x29, #-25]
  43c268:	subs	w8, w8, #0x30
  43c26c:	str	w8, [sp, #1632]
  43c270:	ldr	w8, [sp, #1632]
  43c274:	cmp	w8, #0x0
  43c278:	cset	w8, ge  // ge = tcont
  43c27c:	tbnz	w8, #0, 43c2dc <readlinkat@plt+0x393ac>
  43c280:	ldur	x8, [x29, #-56]
  43c284:	ldur	x9, [x29, #-56]
  43c288:	ldur	w10, [x29, #-44]
  43c28c:	cmp	w10, #0x0
  43c290:	cset	w10, ge  // ge = tcont
  43c294:	str	x8, [sp, #1624]
  43c298:	str	x9, [sp, #1616]
  43c29c:	tbnz	w10, #0, 43c2b4 <readlinkat@plt+0x39384>
  43c2a0:	ldurb	w8, [x29, #-25]
  43c2a4:	mov	w9, #0x30                  	// #48
  43c2a8:	subs	w8, w9, w8
  43c2ac:	str	w8, [sp, #1612]
  43c2b0:	b	43c2c0 <readlinkat@plt+0x39390>
  43c2b4:	ldurb	w8, [x29, #-25]
  43c2b8:	subs	w8, w8, #0x30
  43c2bc:	str	w8, [sp, #1612]
  43c2c0:	ldr	w8, [sp, #1612]
  43c2c4:	ldr	x9, [sp, #1616]
  43c2c8:	add	x10, x9, w8, sxtw
  43c2cc:	ldr	x11, [sp, #1624]
  43c2d0:	cmp	x11, x10
  43c2d4:	b.le	43c468 <readlinkat@plt+0x39538>
  43c2d8:	b	43c36c <readlinkat@plt+0x3943c>
  43c2dc:	ldur	x8, [x29, #-56]
  43c2e0:	ldur	w9, [x29, #-44]
  43c2e4:	cmp	w9, #0x0
  43c2e8:	cset	w9, ge  // ge = tcont
  43c2ec:	str	x8, [sp, #1600]
  43c2f0:	tbnz	w9, #0, 43c308 <readlinkat@plt+0x393d8>
  43c2f4:	ldurb	w8, [x29, #-25]
  43c2f8:	mov	w9, #0x30                  	// #48
  43c2fc:	subs	w8, w9, w8
  43c300:	str	w8, [sp, #1596]
  43c304:	b	43c314 <readlinkat@plt+0x393e4>
  43c308:	ldurb	w8, [x29, #-25]
  43c30c:	subs	w8, w8, #0x30
  43c310:	str	w8, [sp, #1596]
  43c314:	ldr	w8, [sp, #1596]
  43c318:	ldr	x9, [sp, #1600]
  43c31c:	add	x10, x9, w8, sxtw
  43c320:	ldur	w8, [x29, #-44]
  43c324:	cmp	w8, #0x0
  43c328:	cset	w8, ge  // ge = tcont
  43c32c:	str	x10, [sp, #1584]
  43c330:	tbnz	w8, #0, 43c348 <readlinkat@plt+0x39418>
  43c334:	ldurb	w8, [x29, #-25]
  43c338:	mov	w9, #0x30                  	// #48
  43c33c:	subs	w8, w9, w8
  43c340:	str	w8, [sp, #1580]
  43c344:	b	43c354 <readlinkat@plt+0x39424>
  43c348:	ldurb	w8, [x29, #-25]
  43c34c:	subs	w8, w8, #0x30
  43c350:	str	w8, [sp, #1580]
  43c354:	ldr	w8, [sp, #1580]
  43c358:	mov	w0, w8
  43c35c:	sxtw	x9, w0
  43c360:	ldr	x10, [sp, #1584]
  43c364:	cmp	x10, x9
  43c368:	b.lt	43c468 <readlinkat@plt+0x39538>  // b.tstop
  43c36c:	ldur	x8, [x29, #-56]
  43c370:	ldur	w9, [x29, #-44]
  43c374:	cmp	w9, #0x0
  43c378:	cset	w9, ge  // ge = tcont
  43c37c:	str	x8, [sp, #1568]
  43c380:	tbnz	w9, #0, 43c398 <readlinkat@plt+0x39468>
  43c384:	ldurb	w8, [x29, #-25]
  43c388:	mov	w9, #0x30                  	// #48
  43c38c:	subs	w8, w9, w8
  43c390:	str	w8, [sp, #1564]
  43c394:	b	43c3a4 <readlinkat@plt+0x39474>
  43c398:	ldurb	w8, [x29, #-25]
  43c39c:	subs	w8, w8, #0x30
  43c3a0:	str	w8, [sp, #1564]
  43c3a4:	ldr	w8, [sp, #1564]
  43c3a8:	ldr	x9, [sp, #1568]
  43c3ac:	add	x10, x9, w8, sxtw
  43c3b0:	mov	x11, xzr
  43c3b4:	mul	x10, x11, x10
  43c3b8:	subs	x10, x10, #0x1
  43c3bc:	cmp	x10, #0x0
  43c3c0:	cset	w8, ge  // ge = tcont
  43c3c4:	tbnz	w8, #0, 43c418 <readlinkat@plt+0x394e8>
  43c3c8:	ldur	x8, [x29, #-56]
  43c3cc:	ldur	w9, [x29, #-44]
  43c3d0:	cmp	w9, #0x0
  43c3d4:	cset	w9, ge  // ge = tcont
  43c3d8:	str	x8, [sp, #1552]
  43c3dc:	tbnz	w9, #0, 43c3f4 <readlinkat@plt+0x394c4>
  43c3e0:	ldurb	w8, [x29, #-25]
  43c3e4:	mov	w9, #0x30                  	// #48
  43c3e8:	subs	w8, w9, w8
  43c3ec:	str	w8, [sp, #1548]
  43c3f0:	b	43c400 <readlinkat@plt+0x394d0>
  43c3f4:	ldurb	w8, [x29, #-25]
  43c3f8:	subs	w8, w8, #0x30
  43c3fc:	str	w8, [sp, #1548]
  43c400:	ldr	w8, [sp, #1548]
  43c404:	ldr	x9, [sp, #1552]
  43c408:	add	x10, x9, w8, sxtw
  43c40c:	mov	x11, #0xffffffffffff8000    	// #-32768
  43c410:	cmp	x10, x11
  43c414:	b.lt	43c468 <readlinkat@plt+0x39538>  // b.tstop
  43c418:	ldur	x8, [x29, #-56]
  43c41c:	ldur	w9, [x29, #-44]
  43c420:	cmp	w9, #0x0
  43c424:	cset	w9, ge  // ge = tcont
  43c428:	str	x8, [sp, #1536]
  43c42c:	tbnz	w9, #0, 43c444 <readlinkat@plt+0x39514>
  43c430:	ldurb	w8, [x29, #-25]
  43c434:	mov	w9, #0x30                  	// #48
  43c438:	subs	w8, w9, w8
  43c43c:	str	w8, [sp, #1532]
  43c440:	b	43c450 <readlinkat@plt+0x39520>
  43c444:	ldurb	w8, [x29, #-25]
  43c448:	subs	w8, w8, #0x30
  43c44c:	str	w8, [sp, #1532]
  43c450:	ldr	w8, [sp, #1532]
  43c454:	ldr	x9, [sp, #1536]
  43c458:	add	x10, x9, w8, sxtw
  43c45c:	mov	x11, #0x7fff                	// #32767
  43c460:	cmp	x11, x10
  43c464:	b.ge	43c4c8 <readlinkat@plt+0x39598>  // b.tcont
  43c468:	ldur	x8, [x29, #-56]
  43c46c:	ldur	w9, [x29, #-44]
  43c470:	cmp	w9, #0x0
  43c474:	cset	w9, ge  // ge = tcont
  43c478:	str	w8, [sp, #1528]
  43c47c:	tbnz	w9, #0, 43c494 <readlinkat@plt+0x39564>
  43c480:	ldurb	w8, [x29, #-25]
  43c484:	mov	w9, #0x30                  	// #48
  43c488:	subs	w8, w9, w8
  43c48c:	str	w8, [sp, #1524]
  43c490:	b	43c4a0 <readlinkat@plt+0x39570>
  43c494:	ldurb	w8, [x29, #-25]
  43c498:	subs	w8, w8, #0x30
  43c49c:	str	w8, [sp, #1524]
  43c4a0:	ldr	w8, [sp, #1524]
  43c4a4:	ldr	w9, [sp, #1528]
  43c4a8:	add	w8, w9, w8
  43c4ac:	mov	w0, w8
  43c4b0:	lsl	x10, x0, #48
  43c4b4:	asr	x10, x10, #48
  43c4b8:	stur	x10, [x29, #-56]
  43c4bc:	ldur	w8, [x29, #-128]
  43c4c0:	tbnz	w8, #0, 43f498 <readlinkat@plt+0x3c568>
  43c4c4:	b	43f4a4 <readlinkat@plt+0x3c574>
  43c4c8:	ldur	x8, [x29, #-56]
  43c4cc:	ldur	w9, [x29, #-44]
  43c4d0:	cmp	w9, #0x0
  43c4d4:	cset	w9, ge  // ge = tcont
  43c4d8:	str	w8, [sp, #1520]
  43c4dc:	tbnz	w9, #0, 43c4f4 <readlinkat@plt+0x395c4>
  43c4e0:	ldurb	w8, [x29, #-25]
  43c4e4:	mov	w9, #0x30                  	// #48
  43c4e8:	subs	w8, w9, w8
  43c4ec:	str	w8, [sp, #1516]
  43c4f0:	b	43c500 <readlinkat@plt+0x395d0>
  43c4f4:	ldurb	w8, [x29, #-25]
  43c4f8:	subs	w8, w8, #0x30
  43c4fc:	str	w8, [sp, #1516]
  43c500:	ldr	w8, [sp, #1516]
  43c504:	ldr	w9, [sp, #1520]
  43c508:	add	w8, w9, w8
  43c50c:	mov	w0, w8
  43c510:	lsl	x10, x0, #48
  43c514:	asr	x10, x10, #48
  43c518:	stur	x10, [x29, #-56]
  43c51c:	ldur	w8, [x29, #-124]
  43c520:	tbnz	w8, #0, 43f498 <readlinkat@plt+0x3c568>
  43c524:	b	43f4a4 <readlinkat@plt+0x3c574>
  43c528:	ldur	w8, [x29, #-124]
  43c52c:	tbnz	w8, #0, 43c534 <readlinkat@plt+0x39604>
  43c530:	b	43d4cc <readlinkat@plt+0x3a59c>
  43c534:	ldur	w8, [x29, #-124]
  43c538:	tbnz	w8, #0, 43c540 <readlinkat@plt+0x39610>
  43c53c:	b	43ccec <readlinkat@plt+0x39dbc>
  43c540:	ldur	w8, [x29, #-44]
  43c544:	cmp	w8, #0x0
  43c548:	cset	w8, ge  // ge = tcont
  43c54c:	tbnz	w8, #0, 43c564 <readlinkat@plt+0x39634>
  43c550:	ldurb	w8, [x29, #-25]
  43c554:	mov	w9, #0x30                  	// #48
  43c558:	subs	w8, w9, w8
  43c55c:	str	w8, [sp, #1512]
  43c560:	b	43c570 <readlinkat@plt+0x39640>
  43c564:	ldurb	w8, [x29, #-25]
  43c568:	subs	w8, w8, #0x30
  43c56c:	str	w8, [sp, #1512]
  43c570:	ldr	w8, [sp, #1512]
  43c574:	mov	w9, wzr
  43c578:	mul	w8, w9, w8
  43c57c:	ldur	x10, [x29, #-56]
  43c580:	add	w8, w8, w10
  43c584:	mul	w8, w9, w8
  43c588:	subs	w8, w8, #0x1
  43c58c:	cmp	w8, #0x0
  43c590:	cset	w8, ge  // ge = tcont
  43c594:	tbnz	w8, #0, 43c604 <readlinkat@plt+0x396d4>
  43c598:	ldur	w8, [x29, #-44]
  43c59c:	cmp	w8, #0x0
  43c5a0:	cset	w8, ge  // ge = tcont
  43c5a4:	tbnz	w8, #0, 43c5bc <readlinkat@plt+0x3968c>
  43c5a8:	ldurb	w8, [x29, #-25]
  43c5ac:	mov	w9, #0x30                  	// #48
  43c5b0:	subs	w8, w9, w8
  43c5b4:	str	w8, [sp, #1508]
  43c5b8:	b	43c5c8 <readlinkat@plt+0x39698>
  43c5bc:	ldurb	w8, [x29, #-25]
  43c5c0:	subs	w8, w8, #0x30
  43c5c4:	str	w8, [sp, #1508]
  43c5c8:	ldr	w8, [sp, #1508]
  43c5cc:	mov	w9, wzr
  43c5d0:	mul	w8, w9, w8
  43c5d4:	ldur	x10, [x29, #-56]
  43c5d8:	add	w8, w8, w10
  43c5dc:	mul	w8, w9, w8
  43c5e0:	add	w8, w8, #0x1
  43c5e4:	lsl	w8, w8, #30
  43c5e8:	subs	w8, w8, #0x1
  43c5ec:	mov	w9, #0x2                   	// #2
  43c5f0:	mul	w8, w8, w9
  43c5f4:	add	w8, w8, #0x1
  43c5f8:	mvn	w8, w8
  43c5fc:	str	w8, [sp, #1504]
  43c600:	b	43c654 <readlinkat@plt+0x39724>
  43c604:	ldur	w8, [x29, #-44]
  43c608:	cmp	w8, #0x0
  43c60c:	cset	w8, ge  // ge = tcont
  43c610:	tbnz	w8, #0, 43c628 <readlinkat@plt+0x396f8>
  43c614:	ldurb	w8, [x29, #-25]
  43c618:	mov	w9, #0x30                  	// #48
  43c61c:	subs	w8, w9, w8
  43c620:	str	w8, [sp, #1500]
  43c624:	b	43c634 <readlinkat@plt+0x39704>
  43c628:	ldurb	w8, [x29, #-25]
  43c62c:	subs	w8, w8, #0x30
  43c630:	str	w8, [sp, #1500]
  43c634:	ldr	w8, [sp, #1500]
  43c638:	mov	w9, wzr
  43c63c:	mul	w8, w9, w8
  43c640:	ldur	x10, [x29, #-56]
  43c644:	add	w8, w8, w10
  43c648:	mul	w8, w9, w8
  43c64c:	add	w8, w8, #0x0
  43c650:	str	w8, [sp, #1504]
  43c654:	ldr	w8, [sp, #1504]
  43c658:	cmp	w8, #0x0
  43c65c:	cset	w8, ge  // ge = tcont
  43c660:	tbnz	w8, #0, 43c978 <readlinkat@plt+0x39a48>
  43c664:	ldur	w8, [x29, #-44]
  43c668:	cmp	w8, #0x0
  43c66c:	cset	w8, ge  // ge = tcont
  43c670:	tbnz	w8, #0, 43c688 <readlinkat@plt+0x39758>
  43c674:	ldurb	w8, [x29, #-25]
  43c678:	mov	w9, #0x30                  	// #48
  43c67c:	subs	w8, w9, w8
  43c680:	str	w8, [sp, #1496]
  43c684:	b	43c694 <readlinkat@plt+0x39764>
  43c688:	ldurb	w8, [x29, #-25]
  43c68c:	subs	w8, w8, #0x30
  43c690:	str	w8, [sp, #1496]
  43c694:	ldr	w8, [sp, #1496]
  43c698:	cmp	w8, #0x0
  43c69c:	cset	w8, ge  // ge = tcont
  43c6a0:	tbnz	w8, #0, 43c814 <readlinkat@plt+0x398e4>
  43c6a4:	ldur	x8, [x29, #-56]
  43c6a8:	ldur	w9, [x29, #-44]
  43c6ac:	cmp	w9, #0x0
  43c6b0:	cset	w9, ge  // ge = tcont
  43c6b4:	str	w8, [sp, #1492]
  43c6b8:	tbnz	w9, #0, 43c6d0 <readlinkat@plt+0x397a0>
  43c6bc:	ldurb	w8, [x29, #-25]
  43c6c0:	mov	w9, #0x30                  	// #48
  43c6c4:	subs	w8, w9, w8
  43c6c8:	str	w8, [sp, #1488]
  43c6cc:	b	43c6dc <readlinkat@plt+0x397ac>
  43c6d0:	ldurb	w8, [x29, #-25]
  43c6d4:	subs	w8, w8, #0x30
  43c6d8:	str	w8, [sp, #1488]
  43c6dc:	ldr	w8, [sp, #1488]
  43c6e0:	mov	w9, wzr
  43c6e4:	mul	w8, w9, w8
  43c6e8:	ldur	x10, [x29, #-56]
  43c6ec:	add	w8, w8, w10
  43c6f0:	mul	w8, w9, w8
  43c6f4:	subs	w8, w8, #0x1
  43c6f8:	cmp	w8, #0x0
  43c6fc:	cset	w8, ge  // ge = tcont
  43c700:	tbnz	w8, #0, 43c770 <readlinkat@plt+0x39840>
  43c704:	ldur	w8, [x29, #-44]
  43c708:	cmp	w8, #0x0
  43c70c:	cset	w8, ge  // ge = tcont
  43c710:	tbnz	w8, #0, 43c728 <readlinkat@plt+0x397f8>
  43c714:	ldurb	w8, [x29, #-25]
  43c718:	mov	w9, #0x30                  	// #48
  43c71c:	subs	w8, w9, w8
  43c720:	str	w8, [sp, #1484]
  43c724:	b	43c734 <readlinkat@plt+0x39804>
  43c728:	ldurb	w8, [x29, #-25]
  43c72c:	subs	w8, w8, #0x30
  43c730:	str	w8, [sp, #1484]
  43c734:	ldr	w8, [sp, #1484]
  43c738:	mov	w9, wzr
  43c73c:	mul	w8, w9, w8
  43c740:	ldur	x10, [x29, #-56]
  43c744:	add	w8, w8, w10
  43c748:	mul	w8, w9, w8
  43c74c:	add	w8, w8, #0x1
  43c750:	lsl	w8, w8, #30
  43c754:	subs	w8, w8, #0x1
  43c758:	mov	w9, #0x2                   	// #2
  43c75c:	mul	w8, w8, w9
  43c760:	add	w8, w8, #0x1
  43c764:	mvn	w8, w8
  43c768:	str	w8, [sp, #1480]
  43c76c:	b	43c7c0 <readlinkat@plt+0x39890>
  43c770:	ldur	w8, [x29, #-44]
  43c774:	cmp	w8, #0x0
  43c778:	cset	w8, ge  // ge = tcont
  43c77c:	tbnz	w8, #0, 43c794 <readlinkat@plt+0x39864>
  43c780:	ldurb	w8, [x29, #-25]
  43c784:	mov	w9, #0x30                  	// #48
  43c788:	subs	w8, w9, w8
  43c78c:	str	w8, [sp, #1476]
  43c790:	b	43c7a0 <readlinkat@plt+0x39870>
  43c794:	ldurb	w8, [x29, #-25]
  43c798:	subs	w8, w8, #0x30
  43c79c:	str	w8, [sp, #1476]
  43c7a0:	ldr	w8, [sp, #1476]
  43c7a4:	mov	w9, wzr
  43c7a8:	mul	w8, w9, w8
  43c7ac:	ldur	x10, [x29, #-56]
  43c7b0:	add	w8, w8, w10
  43c7b4:	mul	w8, w9, w8
  43c7b8:	add	w8, w8, #0x0
  43c7bc:	str	w8, [sp, #1480]
  43c7c0:	ldr	w8, [sp, #1480]
  43c7c4:	ldur	w9, [x29, #-44]
  43c7c8:	cmp	w9, #0x0
  43c7cc:	cset	w9, ge  // ge = tcont
  43c7d0:	str	w8, [sp, #1472]
  43c7d4:	tbnz	w9, #0, 43c7ec <readlinkat@plt+0x398bc>
  43c7d8:	ldurb	w8, [x29, #-25]
  43c7dc:	mov	w9, #0x30                  	// #48
  43c7e0:	subs	w8, w9, w8
  43c7e4:	str	w8, [sp, #1468]
  43c7e8:	b	43c7f8 <readlinkat@plt+0x398c8>
  43c7ec:	ldurb	w8, [x29, #-25]
  43c7f0:	subs	w8, w8, #0x30
  43c7f4:	str	w8, [sp, #1468]
  43c7f8:	ldr	w8, [sp, #1468]
  43c7fc:	ldr	w9, [sp, #1472]
  43c800:	subs	w8, w9, w8
  43c804:	ldr	w10, [sp, #1492]
  43c808:	cmp	w10, w8
  43c80c:	b.lt	43cc34 <readlinkat@plt+0x39d04>  // b.tstop
  43c810:	b	43cb38 <readlinkat@plt+0x39c08>
  43c814:	ldur	w8, [x29, #-44]
  43c818:	cmp	w8, #0x0
  43c81c:	cset	w8, ge  // ge = tcont
  43c820:	tbnz	w8, #0, 43c838 <readlinkat@plt+0x39908>
  43c824:	ldurb	w8, [x29, #-25]
  43c828:	mov	w9, #0x30                  	// #48
  43c82c:	subs	w8, w9, w8
  43c830:	str	w8, [sp, #1464]
  43c834:	b	43c844 <readlinkat@plt+0x39914>
  43c838:	ldurb	w8, [x29, #-25]
  43c83c:	subs	w8, w8, #0x30
  43c840:	str	w8, [sp, #1464]
  43c844:	ldr	w8, [sp, #1464]
  43c848:	mov	w9, wzr
  43c84c:	mul	w8, w9, w8
  43c850:	ldur	x10, [x29, #-56]
  43c854:	add	w8, w8, w10
  43c858:	mul	w8, w9, w8
  43c85c:	subs	w8, w8, #0x1
  43c860:	cmp	w8, #0x0
  43c864:	cset	w8, ge  // ge = tcont
  43c868:	tbnz	w8, #0, 43c8d4 <readlinkat@plt+0x399a4>
  43c86c:	ldur	w8, [x29, #-44]
  43c870:	cmp	w8, #0x0
  43c874:	cset	w8, ge  // ge = tcont
  43c878:	tbnz	w8, #0, 43c890 <readlinkat@plt+0x39960>
  43c87c:	ldurb	w8, [x29, #-25]
  43c880:	mov	w9, #0x30                  	// #48
  43c884:	subs	w8, w9, w8
  43c888:	str	w8, [sp, #1460]
  43c88c:	b	43c89c <readlinkat@plt+0x3996c>
  43c890:	ldurb	w8, [x29, #-25]
  43c894:	subs	w8, w8, #0x30
  43c898:	str	w8, [sp, #1460]
  43c89c:	ldr	w8, [sp, #1460]
  43c8a0:	mov	w9, wzr
  43c8a4:	mul	w8, w9, w8
  43c8a8:	ldur	x10, [x29, #-56]
  43c8ac:	add	w8, w8, w10
  43c8b0:	mul	w8, w9, w8
  43c8b4:	add	w8, w8, #0x1
  43c8b8:	lsl	w8, w8, #30
  43c8bc:	subs	w8, w8, #0x1
  43c8c0:	mov	w9, #0x2                   	// #2
  43c8c4:	mul	w8, w8, w9
  43c8c8:	add	w8, w8, #0x1
  43c8cc:	str	w8, [sp, #1456]
  43c8d0:	b	43c924 <readlinkat@plt+0x399f4>
  43c8d4:	ldur	w8, [x29, #-44]
  43c8d8:	cmp	w8, #0x0
  43c8dc:	cset	w8, ge  // ge = tcont
  43c8e0:	tbnz	w8, #0, 43c8f8 <readlinkat@plt+0x399c8>
  43c8e4:	ldurb	w8, [x29, #-25]
  43c8e8:	mov	w9, #0x30                  	// #48
  43c8ec:	subs	w8, w9, w8
  43c8f0:	str	w8, [sp, #1452]
  43c8f4:	b	43c904 <readlinkat@plt+0x399d4>
  43c8f8:	ldurb	w8, [x29, #-25]
  43c8fc:	subs	w8, w8, #0x30
  43c900:	str	w8, [sp, #1452]
  43c904:	ldr	w8, [sp, #1452]
  43c908:	mov	w9, wzr
  43c90c:	mul	w8, w9, w8
  43c910:	ldur	x10, [x29, #-56]
  43c914:	add	w8, w8, w10
  43c918:	mul	w8, w9, w8
  43c91c:	subs	w8, w8, #0x1
  43c920:	str	w8, [sp, #1456]
  43c924:	ldr	w8, [sp, #1456]
  43c928:	ldur	w9, [x29, #-44]
  43c92c:	cmp	w9, #0x0
  43c930:	cset	w9, ge  // ge = tcont
  43c934:	str	w8, [sp, #1448]
  43c938:	tbnz	w9, #0, 43c950 <readlinkat@plt+0x39a20>
  43c93c:	ldurb	w8, [x29, #-25]
  43c940:	mov	w9, #0x30                  	// #48
  43c944:	subs	w8, w9, w8
  43c948:	str	w8, [sp, #1444]
  43c94c:	b	43c95c <readlinkat@plt+0x39a2c>
  43c950:	ldurb	w8, [x29, #-25]
  43c954:	subs	w8, w8, #0x30
  43c958:	str	w8, [sp, #1444]
  43c95c:	ldr	w8, [sp, #1444]
  43c960:	ldr	w9, [sp, #1448]
  43c964:	subs	w8, w9, w8
  43c968:	ldur	x10, [x29, #-56]
  43c96c:	cmp	w8, w10
  43c970:	b.lt	43cc34 <readlinkat@plt+0x39d04>  // b.tstop
  43c974:	b	43cb38 <readlinkat@plt+0x39c08>
  43c978:	ldur	x8, [x29, #-56]
  43c97c:	cmp	w8, #0x0
  43c980:	cset	w8, ge  // ge = tcont
  43c984:	tbnz	w8, #0, 43ca14 <readlinkat@plt+0x39ae4>
  43c988:	ldur	w8, [x29, #-44]
  43c98c:	cmp	w8, #0x0
  43c990:	cset	w8, ge  // ge = tcont
  43c994:	tbnz	w8, #0, 43c9ac <readlinkat@plt+0x39a7c>
  43c998:	ldurb	w8, [x29, #-25]
  43c99c:	mov	w9, #0x30                  	// #48
  43c9a0:	subs	w8, w9, w8
  43c9a4:	str	w8, [sp, #1440]
  43c9a8:	b	43c9b8 <readlinkat@plt+0x39a88>
  43c9ac:	ldurb	w8, [x29, #-25]
  43c9b0:	subs	w8, w8, #0x30
  43c9b4:	str	w8, [sp, #1440]
  43c9b8:	ldr	w8, [sp, #1440]
  43c9bc:	ldur	x9, [x29, #-56]
  43c9c0:	ldur	w10, [x29, #-44]
  43c9c4:	cmp	w10, #0x0
  43c9c8:	cset	w10, ge  // ge = tcont
  43c9cc:	str	w8, [sp, #1436]
  43c9d0:	str	w9, [sp, #1432]
  43c9d4:	tbnz	w10, #0, 43c9ec <readlinkat@plt+0x39abc>
  43c9d8:	ldurb	w8, [x29, #-25]
  43c9dc:	mov	w9, #0x30                  	// #48
  43c9e0:	subs	w8, w9, w8
  43c9e4:	str	w8, [sp, #1428]
  43c9e8:	b	43c9f8 <readlinkat@plt+0x39ac8>
  43c9ec:	ldurb	w8, [x29, #-25]
  43c9f0:	subs	w8, w8, #0x30
  43c9f4:	str	w8, [sp, #1428]
  43c9f8:	ldr	w8, [sp, #1428]
  43c9fc:	ldr	w9, [sp, #1432]
  43ca00:	add	w8, w9, w8
  43ca04:	ldr	w10, [sp, #1436]
  43ca08:	cmp	w10, w8
  43ca0c:	b.le	43cc34 <readlinkat@plt+0x39d04>
  43ca10:	b	43cb38 <readlinkat@plt+0x39c08>
  43ca14:	ldur	w8, [x29, #-44]
  43ca18:	cmp	w8, #0x0
  43ca1c:	cset	w8, ge  // ge = tcont
  43ca20:	tbnz	w8, #0, 43ca38 <readlinkat@plt+0x39b08>
  43ca24:	ldurb	w8, [x29, #-25]
  43ca28:	mov	w9, #0x30                  	// #48
  43ca2c:	subs	w8, w9, w8
  43ca30:	str	w8, [sp, #1424]
  43ca34:	b	43ca44 <readlinkat@plt+0x39b14>
  43ca38:	ldurb	w8, [x29, #-25]
  43ca3c:	subs	w8, w8, #0x30
  43ca40:	str	w8, [sp, #1424]
  43ca44:	ldr	w8, [sp, #1424]
  43ca48:	cmp	w8, #0x0
  43ca4c:	cset	w8, ge  // ge = tcont
  43ca50:	tbnz	w8, #0, 43cab0 <readlinkat@plt+0x39b80>
  43ca54:	ldur	x8, [x29, #-56]
  43ca58:	ldur	x9, [x29, #-56]
  43ca5c:	ldur	w10, [x29, #-44]
  43ca60:	cmp	w10, #0x0
  43ca64:	cset	w10, ge  // ge = tcont
  43ca68:	str	w8, [sp, #1420]
  43ca6c:	str	w9, [sp, #1416]
  43ca70:	tbnz	w10, #0, 43ca88 <readlinkat@plt+0x39b58>
  43ca74:	ldurb	w8, [x29, #-25]
  43ca78:	mov	w9, #0x30                  	// #48
  43ca7c:	subs	w8, w9, w8
  43ca80:	str	w8, [sp, #1412]
  43ca84:	b	43ca94 <readlinkat@plt+0x39b64>
  43ca88:	ldurb	w8, [x29, #-25]
  43ca8c:	subs	w8, w8, #0x30
  43ca90:	str	w8, [sp, #1412]
  43ca94:	ldr	w8, [sp, #1412]
  43ca98:	ldr	w9, [sp, #1416]
  43ca9c:	add	w8, w9, w8
  43caa0:	ldr	w10, [sp, #1420]
  43caa4:	cmp	w10, w8
  43caa8:	b.le	43cc34 <readlinkat@plt+0x39d04>
  43caac:	b	43cb38 <readlinkat@plt+0x39c08>
  43cab0:	ldur	x8, [x29, #-56]
  43cab4:	ldur	w9, [x29, #-44]
  43cab8:	cmp	w9, #0x0
  43cabc:	cset	w9, ge  // ge = tcont
  43cac0:	str	w8, [sp, #1408]
  43cac4:	tbnz	w9, #0, 43cadc <readlinkat@plt+0x39bac>
  43cac8:	ldurb	w8, [x29, #-25]
  43cacc:	mov	w9, #0x30                  	// #48
  43cad0:	subs	w8, w9, w8
  43cad4:	str	w8, [sp, #1404]
  43cad8:	b	43cae8 <readlinkat@plt+0x39bb8>
  43cadc:	ldurb	w8, [x29, #-25]
  43cae0:	subs	w8, w8, #0x30
  43cae4:	str	w8, [sp, #1404]
  43cae8:	ldr	w8, [sp, #1404]
  43caec:	ldr	w9, [sp, #1408]
  43caf0:	add	w8, w9, w8
  43caf4:	ldur	w10, [x29, #-44]
  43caf8:	cmp	w10, #0x0
  43cafc:	cset	w10, ge  // ge = tcont
  43cb00:	str	w8, [sp, #1400]
  43cb04:	tbnz	w10, #0, 43cb1c <readlinkat@plt+0x39bec>
  43cb08:	ldurb	w8, [x29, #-25]
  43cb0c:	mov	w9, #0x30                  	// #48
  43cb10:	subs	w8, w9, w8
  43cb14:	str	w8, [sp, #1396]
  43cb18:	b	43cb28 <readlinkat@plt+0x39bf8>
  43cb1c:	ldurb	w8, [x29, #-25]
  43cb20:	subs	w8, w8, #0x30
  43cb24:	str	w8, [sp, #1396]
  43cb28:	ldr	w8, [sp, #1396]
  43cb2c:	ldr	w9, [sp, #1400]
  43cb30:	cmp	w9, w8
  43cb34:	b.lt	43cc34 <readlinkat@plt+0x39d04>  // b.tstop
  43cb38:	ldur	x8, [x29, #-56]
  43cb3c:	ldur	w9, [x29, #-44]
  43cb40:	cmp	w9, #0x0
  43cb44:	cset	w9, ge  // ge = tcont
  43cb48:	str	w8, [sp, #1392]
  43cb4c:	tbnz	w9, #0, 43cb64 <readlinkat@plt+0x39c34>
  43cb50:	ldurb	w8, [x29, #-25]
  43cb54:	mov	w9, #0x30                  	// #48
  43cb58:	subs	w8, w9, w8
  43cb5c:	str	w8, [sp, #1388]
  43cb60:	b	43cb70 <readlinkat@plt+0x39c40>
  43cb64:	ldurb	w8, [x29, #-25]
  43cb68:	subs	w8, w8, #0x30
  43cb6c:	str	w8, [sp, #1388]
  43cb70:	ldr	w8, [sp, #1388]
  43cb74:	ldr	w9, [sp, #1392]
  43cb78:	add	w8, w9, w8
  43cb7c:	mov	w10, wzr
  43cb80:	mul	w8, w10, w8
  43cb84:	subs	w8, w8, #0x1
  43cb88:	cmp	w8, #0x0
  43cb8c:	cset	w8, ge  // ge = tcont
  43cb90:	tbnz	w8, #0, 43cbe4 <readlinkat@plt+0x39cb4>
  43cb94:	ldur	x8, [x29, #-56]
  43cb98:	ldur	w9, [x29, #-44]
  43cb9c:	cmp	w9, #0x0
  43cba0:	cset	w9, ge  // ge = tcont
  43cba4:	str	w8, [sp, #1384]
  43cba8:	tbnz	w9, #0, 43cbc0 <readlinkat@plt+0x39c90>
  43cbac:	ldurb	w8, [x29, #-25]
  43cbb0:	mov	w9, #0x30                  	// #48
  43cbb4:	subs	w8, w9, w8
  43cbb8:	str	w8, [sp, #1380]
  43cbbc:	b	43cbcc <readlinkat@plt+0x39c9c>
  43cbc0:	ldurb	w8, [x29, #-25]
  43cbc4:	subs	w8, w8, #0x30
  43cbc8:	str	w8, [sp, #1380]
  43cbcc:	ldr	w8, [sp, #1380]
  43cbd0:	ldr	w9, [sp, #1384]
  43cbd4:	add	w8, w9, w8
  43cbd8:	mov	w10, #0x80000000            	// #-2147483648
  43cbdc:	cmp	w8, w10
  43cbe0:	b.lt	43cc34 <readlinkat@plt+0x39d04>  // b.tstop
  43cbe4:	ldur	x8, [x29, #-56]
  43cbe8:	ldur	w9, [x29, #-44]
  43cbec:	cmp	w9, #0x0
  43cbf0:	cset	w9, ge  // ge = tcont
  43cbf4:	str	w8, [sp, #1376]
  43cbf8:	tbnz	w9, #0, 43cc10 <readlinkat@plt+0x39ce0>
  43cbfc:	ldurb	w8, [x29, #-25]
  43cc00:	mov	w9, #0x30                  	// #48
  43cc04:	subs	w8, w9, w8
  43cc08:	str	w8, [sp, #1372]
  43cc0c:	b	43cc1c <readlinkat@plt+0x39cec>
  43cc10:	ldurb	w8, [x29, #-25]
  43cc14:	subs	w8, w8, #0x30
  43cc18:	str	w8, [sp, #1372]
  43cc1c:	ldr	w8, [sp, #1372]
  43cc20:	ldr	w9, [sp, #1376]
  43cc24:	add	w8, w9, w8
  43cc28:	mov	w10, #0x7fffffff            	// #2147483647
  43cc2c:	cmp	w10, w8
  43cc30:	b.ge	43cc90 <readlinkat@plt+0x39d60>  // b.tcont
  43cc34:	ldur	x8, [x29, #-56]
  43cc38:	ldur	w9, [x29, #-44]
  43cc3c:	cmp	w9, #0x0
  43cc40:	cset	w9, ge  // ge = tcont
  43cc44:	str	w8, [sp, #1368]
  43cc48:	tbnz	w9, #0, 43cc60 <readlinkat@plt+0x39d30>
  43cc4c:	ldurb	w8, [x29, #-25]
  43cc50:	mov	w9, #0x30                  	// #48
  43cc54:	subs	w8, w9, w8
  43cc58:	str	w8, [sp, #1364]
  43cc5c:	b	43cc6c <readlinkat@plt+0x39d3c>
  43cc60:	ldurb	w8, [x29, #-25]
  43cc64:	subs	w8, w8, #0x30
  43cc68:	str	w8, [sp, #1364]
  43cc6c:	ldr	w8, [sp, #1364]
  43cc70:	ldr	w9, [sp, #1368]
  43cc74:	add	w8, w9, w8
  43cc78:	mov	w0, w8
  43cc7c:	sxtw	x10, w0
  43cc80:	stur	x10, [x29, #-56]
  43cc84:	ldur	w8, [x29, #-128]
  43cc88:	tbnz	w8, #0, 43f498 <readlinkat@plt+0x3c568>
  43cc8c:	b	43f4a4 <readlinkat@plt+0x3c574>
  43cc90:	ldur	x8, [x29, #-56]
  43cc94:	ldur	w9, [x29, #-44]
  43cc98:	cmp	w9, #0x0
  43cc9c:	cset	w9, ge  // ge = tcont
  43cca0:	str	w8, [sp, #1360]
  43cca4:	tbnz	w9, #0, 43ccbc <readlinkat@plt+0x39d8c>
  43cca8:	ldurb	w8, [x29, #-25]
  43ccac:	mov	w9, #0x30                  	// #48
  43ccb0:	subs	w8, w9, w8
  43ccb4:	str	w8, [sp, #1356]
  43ccb8:	b	43ccc8 <readlinkat@plt+0x39d98>
  43ccbc:	ldurb	w8, [x29, #-25]
  43ccc0:	subs	w8, w8, #0x30
  43ccc4:	str	w8, [sp, #1356]
  43ccc8:	ldr	w8, [sp, #1356]
  43cccc:	ldr	w9, [sp, #1360]
  43ccd0:	add	w8, w9, w8
  43ccd4:	mov	w0, w8
  43ccd8:	sxtw	x10, w0
  43ccdc:	stur	x10, [x29, #-56]
  43cce0:	ldur	w8, [x29, #-124]
  43cce4:	tbnz	w8, #0, 43f498 <readlinkat@plt+0x3c568>
  43cce8:	b	43f4a4 <readlinkat@plt+0x3c574>
  43ccec:	ldur	w8, [x29, #-44]
  43ccf0:	cmp	w8, #0x0
  43ccf4:	cset	w8, ge  // ge = tcont
  43ccf8:	tbnz	w8, #0, 43cd10 <readlinkat@plt+0x39de0>
  43ccfc:	ldurb	w8, [x29, #-25]
  43cd00:	mov	w9, #0x30                  	// #48
  43cd04:	subs	w8, w9, w8
  43cd08:	str	w8, [sp, #1352]
  43cd0c:	b	43cd1c <readlinkat@plt+0x39dec>
  43cd10:	ldurb	w8, [x29, #-25]
  43cd14:	subs	w8, w8, #0x30
  43cd18:	str	w8, [sp, #1352]
  43cd1c:	ldr	w8, [sp, #1352]
  43cd20:	mov	w9, wzr
  43cd24:	mul	w8, w9, w8
  43cd28:	ldur	x10, [x29, #-56]
  43cd2c:	add	x10, x10, w8, sxtw
  43cd30:	mov	x11, xzr
  43cd34:	mul	x10, x11, x10
  43cd38:	subs	x10, x10, #0x1
  43cd3c:	cmp	x10, #0x0
  43cd40:	cset	w8, ge  // ge = tcont
  43cd44:	tbnz	w8, #0, 43cdb8 <readlinkat@plt+0x39e88>
  43cd48:	ldur	w8, [x29, #-44]
  43cd4c:	cmp	w8, #0x0
  43cd50:	cset	w8, ge  // ge = tcont
  43cd54:	tbnz	w8, #0, 43cd6c <readlinkat@plt+0x39e3c>
  43cd58:	ldurb	w8, [x29, #-25]
  43cd5c:	mov	w9, #0x30                  	// #48
  43cd60:	subs	w8, w9, w8
  43cd64:	str	w8, [sp, #1348]
  43cd68:	b	43cd78 <readlinkat@plt+0x39e48>
  43cd6c:	ldurb	w8, [x29, #-25]
  43cd70:	subs	w8, w8, #0x30
  43cd74:	str	w8, [sp, #1348]
  43cd78:	ldr	w8, [sp, #1348]
  43cd7c:	mov	w9, wzr
  43cd80:	mul	w8, w9, w8
  43cd84:	ldur	x10, [x29, #-56]
  43cd88:	add	x10, x10, w8, sxtw
  43cd8c:	mov	x11, xzr
  43cd90:	mul	x10, x11, x10
  43cd94:	add	x10, x10, #0x1
  43cd98:	lsl	x10, x10, #62
  43cd9c:	subs	x10, x10, #0x1
  43cda0:	mov	x11, #0x2                   	// #2
  43cda4:	mul	x10, x10, x11
  43cda8:	add	x10, x10, #0x1
  43cdac:	mvn	x10, x10
  43cdb0:	str	x10, [sp, #1336]
  43cdb4:	b	43ce0c <readlinkat@plt+0x39edc>
  43cdb8:	ldur	w8, [x29, #-44]
  43cdbc:	cmp	w8, #0x0
  43cdc0:	cset	w8, ge  // ge = tcont
  43cdc4:	tbnz	w8, #0, 43cddc <readlinkat@plt+0x39eac>
  43cdc8:	ldurb	w8, [x29, #-25]
  43cdcc:	mov	w9, #0x30                  	// #48
  43cdd0:	subs	w8, w9, w8
  43cdd4:	str	w8, [sp, #1332]
  43cdd8:	b	43cde8 <readlinkat@plt+0x39eb8>
  43cddc:	ldurb	w8, [x29, #-25]
  43cde0:	subs	w8, w8, #0x30
  43cde4:	str	w8, [sp, #1332]
  43cde8:	ldr	w8, [sp, #1332]
  43cdec:	mov	w9, wzr
  43cdf0:	mul	w8, w9, w8
  43cdf4:	ldur	x10, [x29, #-56]
  43cdf8:	add	x10, x10, w8, sxtw
  43cdfc:	mov	x11, xzr
  43ce00:	mul	x10, x11, x10
  43ce04:	add	x10, x10, #0x0
  43ce08:	str	x10, [sp, #1336]
  43ce0c:	ldr	x8, [sp, #1336]
  43ce10:	cmp	x8, #0x0
  43ce14:	cset	w9, ge  // ge = tcont
  43ce18:	tbnz	w9, #0, 43d148 <readlinkat@plt+0x3a218>
  43ce1c:	ldur	w8, [x29, #-44]
  43ce20:	cmp	w8, #0x0
  43ce24:	cset	w8, ge  // ge = tcont
  43ce28:	tbnz	w8, #0, 43ce40 <readlinkat@plt+0x39f10>
  43ce2c:	ldurb	w8, [x29, #-25]
  43ce30:	mov	w9, #0x30                  	// #48
  43ce34:	subs	w8, w9, w8
  43ce38:	str	w8, [sp, #1328]
  43ce3c:	b	43ce4c <readlinkat@plt+0x39f1c>
  43ce40:	ldurb	w8, [x29, #-25]
  43ce44:	subs	w8, w8, #0x30
  43ce48:	str	w8, [sp, #1328]
  43ce4c:	ldr	w8, [sp, #1328]
  43ce50:	cmp	w8, #0x0
  43ce54:	cset	w8, ge  // ge = tcont
  43ce58:	tbnz	w8, #0, 43cfd8 <readlinkat@plt+0x3a0a8>
  43ce5c:	ldur	x8, [x29, #-56]
  43ce60:	ldur	w9, [x29, #-44]
  43ce64:	cmp	w9, #0x0
  43ce68:	cset	w9, ge  // ge = tcont
  43ce6c:	str	x8, [sp, #1320]
  43ce70:	tbnz	w9, #0, 43ce88 <readlinkat@plt+0x39f58>
  43ce74:	ldurb	w8, [x29, #-25]
  43ce78:	mov	w9, #0x30                  	// #48
  43ce7c:	subs	w8, w9, w8
  43ce80:	str	w8, [sp, #1316]
  43ce84:	b	43ce94 <readlinkat@plt+0x39f64>
  43ce88:	ldurb	w8, [x29, #-25]
  43ce8c:	subs	w8, w8, #0x30
  43ce90:	str	w8, [sp, #1316]
  43ce94:	ldr	w8, [sp, #1316]
  43ce98:	mov	w9, wzr
  43ce9c:	mul	w8, w9, w8
  43cea0:	ldur	x10, [x29, #-56]
  43cea4:	add	x10, x10, w8, sxtw
  43cea8:	mov	x11, xzr
  43ceac:	mul	x10, x11, x10
  43ceb0:	subs	x10, x10, #0x1
  43ceb4:	cmp	x10, #0x0
  43ceb8:	cset	w8, ge  // ge = tcont
  43cebc:	tbnz	w8, #0, 43cf30 <readlinkat@plt+0x3a000>
  43cec0:	ldur	w8, [x29, #-44]
  43cec4:	cmp	w8, #0x0
  43cec8:	cset	w8, ge  // ge = tcont
  43cecc:	tbnz	w8, #0, 43cee4 <readlinkat@plt+0x39fb4>
  43ced0:	ldurb	w8, [x29, #-25]
  43ced4:	mov	w9, #0x30                  	// #48
  43ced8:	subs	w8, w9, w8
  43cedc:	str	w8, [sp, #1312]
  43cee0:	b	43cef0 <readlinkat@plt+0x39fc0>
  43cee4:	ldurb	w8, [x29, #-25]
  43cee8:	subs	w8, w8, #0x30
  43ceec:	str	w8, [sp, #1312]
  43cef0:	ldr	w8, [sp, #1312]
  43cef4:	mov	w9, wzr
  43cef8:	mul	w8, w9, w8
  43cefc:	ldur	x10, [x29, #-56]
  43cf00:	add	x10, x10, w8, sxtw
  43cf04:	mov	x11, xzr
  43cf08:	mul	x10, x11, x10
  43cf0c:	add	x10, x10, #0x1
  43cf10:	lsl	x10, x10, #62
  43cf14:	subs	x10, x10, #0x1
  43cf18:	mov	x11, #0x2                   	// #2
  43cf1c:	mul	x10, x10, x11
  43cf20:	add	x10, x10, #0x1
  43cf24:	mvn	x10, x10
  43cf28:	str	x10, [sp, #1304]
  43cf2c:	b	43cf84 <readlinkat@plt+0x3a054>
  43cf30:	ldur	w8, [x29, #-44]
  43cf34:	cmp	w8, #0x0
  43cf38:	cset	w8, ge  // ge = tcont
  43cf3c:	tbnz	w8, #0, 43cf54 <readlinkat@plt+0x3a024>
  43cf40:	ldurb	w8, [x29, #-25]
  43cf44:	mov	w9, #0x30                  	// #48
  43cf48:	subs	w8, w9, w8
  43cf4c:	str	w8, [sp, #1300]
  43cf50:	b	43cf60 <readlinkat@plt+0x3a030>
  43cf54:	ldurb	w8, [x29, #-25]
  43cf58:	subs	w8, w8, #0x30
  43cf5c:	str	w8, [sp, #1300]
  43cf60:	ldr	w8, [sp, #1300]
  43cf64:	mov	w9, wzr
  43cf68:	mul	w8, w9, w8
  43cf6c:	ldur	x10, [x29, #-56]
  43cf70:	add	x10, x10, w8, sxtw
  43cf74:	mov	x11, xzr
  43cf78:	mul	x10, x11, x10
  43cf7c:	add	x10, x10, #0x0
  43cf80:	str	x10, [sp, #1304]
  43cf84:	ldr	x8, [sp, #1304]
  43cf88:	ldur	w9, [x29, #-44]
  43cf8c:	cmp	w9, #0x0
  43cf90:	cset	w9, ge  // ge = tcont
  43cf94:	str	x8, [sp, #1288]
  43cf98:	tbnz	w9, #0, 43cfb0 <readlinkat@plt+0x3a080>
  43cf9c:	ldurb	w8, [x29, #-25]
  43cfa0:	mov	w9, #0x30                  	// #48
  43cfa4:	subs	w8, w9, w8
  43cfa8:	str	w8, [sp, #1284]
  43cfac:	b	43cfbc <readlinkat@plt+0x3a08c>
  43cfb0:	ldurb	w8, [x29, #-25]
  43cfb4:	subs	w8, w8, #0x30
  43cfb8:	str	w8, [sp, #1284]
  43cfbc:	ldr	w8, [sp, #1284]
  43cfc0:	ldr	x9, [sp, #1288]
  43cfc4:	subs	x10, x9, w8, sxtw
  43cfc8:	ldr	x11, [sp, #1320]
  43cfcc:	cmp	x11, x10
  43cfd0:	b.lt	43d414 <readlinkat@plt+0x3a4e4>  // b.tstop
  43cfd4:	b	43d318 <readlinkat@plt+0x3a3e8>
  43cfd8:	ldur	w8, [x29, #-44]
  43cfdc:	cmp	w8, #0x0
  43cfe0:	cset	w8, ge  // ge = tcont
  43cfe4:	tbnz	w8, #0, 43cffc <readlinkat@plt+0x3a0cc>
  43cfe8:	ldurb	w8, [x29, #-25]
  43cfec:	mov	w9, #0x30                  	// #48
  43cff0:	subs	w8, w9, w8
  43cff4:	str	w8, [sp, #1280]
  43cff8:	b	43d008 <readlinkat@plt+0x3a0d8>
  43cffc:	ldurb	w8, [x29, #-25]
  43d000:	subs	w8, w8, #0x30
  43d004:	str	w8, [sp, #1280]
  43d008:	ldr	w8, [sp, #1280]
  43d00c:	mov	w9, wzr
  43d010:	mul	w8, w9, w8
  43d014:	ldur	x10, [x29, #-56]
  43d018:	add	x10, x10, w8, sxtw
  43d01c:	mov	x11, xzr
  43d020:	mul	x10, x11, x10
  43d024:	subs	x10, x10, #0x1
  43d028:	cmp	x10, #0x0
  43d02c:	cset	w8, ge  // ge = tcont
  43d030:	tbnz	w8, #0, 43d0a0 <readlinkat@plt+0x3a170>
  43d034:	ldur	w8, [x29, #-44]
  43d038:	cmp	w8, #0x0
  43d03c:	cset	w8, ge  // ge = tcont
  43d040:	tbnz	w8, #0, 43d058 <readlinkat@plt+0x3a128>
  43d044:	ldurb	w8, [x29, #-25]
  43d048:	mov	w9, #0x30                  	// #48
  43d04c:	subs	w8, w9, w8
  43d050:	str	w8, [sp, #1276]
  43d054:	b	43d064 <readlinkat@plt+0x3a134>
  43d058:	ldurb	w8, [x29, #-25]
  43d05c:	subs	w8, w8, #0x30
  43d060:	str	w8, [sp, #1276]
  43d064:	ldr	w8, [sp, #1276]
  43d068:	mov	w9, wzr
  43d06c:	mul	w8, w9, w8
  43d070:	ldur	x10, [x29, #-56]
  43d074:	add	x10, x10, w8, sxtw
  43d078:	mov	x11, xzr
  43d07c:	mul	x10, x11, x10
  43d080:	add	x10, x10, #0x1
  43d084:	lsl	x10, x10, #62
  43d088:	subs	x10, x10, #0x1
  43d08c:	mov	x11, #0x2                   	// #2
  43d090:	mul	x10, x10, x11
  43d094:	add	x10, x10, #0x1
  43d098:	str	x10, [sp, #1264]
  43d09c:	b	43d0f4 <readlinkat@plt+0x3a1c4>
  43d0a0:	ldur	w8, [x29, #-44]
  43d0a4:	cmp	w8, #0x0
  43d0a8:	cset	w8, ge  // ge = tcont
  43d0ac:	tbnz	w8, #0, 43d0c4 <readlinkat@plt+0x3a194>
  43d0b0:	ldurb	w8, [x29, #-25]
  43d0b4:	mov	w9, #0x30                  	// #48
  43d0b8:	subs	w8, w9, w8
  43d0bc:	str	w8, [sp, #1260]
  43d0c0:	b	43d0d0 <readlinkat@plt+0x3a1a0>
  43d0c4:	ldurb	w8, [x29, #-25]
  43d0c8:	subs	w8, w8, #0x30
  43d0cc:	str	w8, [sp, #1260]
  43d0d0:	ldr	w8, [sp, #1260]
  43d0d4:	mov	w9, wzr
  43d0d8:	mul	w8, w9, w8
  43d0dc:	ldur	x10, [x29, #-56]
  43d0e0:	add	x10, x10, w8, sxtw
  43d0e4:	mov	x11, xzr
  43d0e8:	mul	x10, x11, x10
  43d0ec:	subs	x10, x10, #0x1
  43d0f0:	str	x10, [sp, #1264]
  43d0f4:	ldr	x8, [sp, #1264]
  43d0f8:	ldur	w9, [x29, #-44]
  43d0fc:	cmp	w9, #0x0
  43d100:	cset	w9, ge  // ge = tcont
  43d104:	str	x8, [sp, #1248]
  43d108:	tbnz	w9, #0, 43d120 <readlinkat@plt+0x3a1f0>
  43d10c:	ldurb	w8, [x29, #-25]
  43d110:	mov	w9, #0x30                  	// #48
  43d114:	subs	w8, w9, w8
  43d118:	str	w8, [sp, #1244]
  43d11c:	b	43d12c <readlinkat@plt+0x3a1fc>
  43d120:	ldurb	w8, [x29, #-25]
  43d124:	subs	w8, w8, #0x30
  43d128:	str	w8, [sp, #1244]
  43d12c:	ldr	w8, [sp, #1244]
  43d130:	ldr	x9, [sp, #1248]
  43d134:	subs	x10, x9, w8, sxtw
  43d138:	ldur	x11, [x29, #-56]
  43d13c:	cmp	x10, x11
  43d140:	b.lt	43d414 <readlinkat@plt+0x3a4e4>  // b.tstop
  43d144:	b	43d318 <readlinkat@plt+0x3a3e8>
  43d148:	ldur	x8, [x29, #-56]
  43d14c:	cmp	x8, #0x0
  43d150:	cset	w9, ge  // ge = tcont
  43d154:	tbnz	w9, #0, 43d1ec <readlinkat@plt+0x3a2bc>
  43d158:	ldur	w8, [x29, #-44]
  43d15c:	cmp	w8, #0x0
  43d160:	cset	w8, ge  // ge = tcont
  43d164:	tbnz	w8, #0, 43d17c <readlinkat@plt+0x3a24c>
  43d168:	ldurb	w8, [x29, #-25]
  43d16c:	mov	w9, #0x30                  	// #48
  43d170:	subs	w8, w9, w8
  43d174:	str	w8, [sp, #1240]
  43d178:	b	43d188 <readlinkat@plt+0x3a258>
  43d17c:	ldurb	w8, [x29, #-25]
  43d180:	subs	w8, w8, #0x30
  43d184:	str	w8, [sp, #1240]
  43d188:	ldr	w8, [sp, #1240]
  43d18c:	mov	w0, w8
  43d190:	sxtw	x9, w0
  43d194:	ldur	x10, [x29, #-56]
  43d198:	ldur	w8, [x29, #-44]
  43d19c:	cmp	w8, #0x0
  43d1a0:	cset	w8, ge  // ge = tcont
  43d1a4:	str	x9, [sp, #1232]
  43d1a8:	str	x10, [sp, #1224]
  43d1ac:	tbnz	w8, #0, 43d1c4 <readlinkat@plt+0x3a294>
  43d1b0:	ldurb	w8, [x29, #-25]
  43d1b4:	mov	w9, #0x30                  	// #48
  43d1b8:	subs	w8, w9, w8
  43d1bc:	str	w8, [sp, #1220]
  43d1c0:	b	43d1d0 <readlinkat@plt+0x3a2a0>
  43d1c4:	ldurb	w8, [x29, #-25]
  43d1c8:	subs	w8, w8, #0x30
  43d1cc:	str	w8, [sp, #1220]
  43d1d0:	ldr	w8, [sp, #1220]
  43d1d4:	ldr	x9, [sp, #1224]
  43d1d8:	add	x10, x9, w8, sxtw
  43d1dc:	ldr	x11, [sp, #1232]
  43d1e0:	cmp	x11, x10
  43d1e4:	b.le	43d414 <readlinkat@plt+0x3a4e4>
  43d1e8:	b	43d318 <readlinkat@plt+0x3a3e8>
  43d1ec:	ldur	w8, [x29, #-44]
  43d1f0:	cmp	w8, #0x0
  43d1f4:	cset	w8, ge  // ge = tcont
  43d1f8:	tbnz	w8, #0, 43d210 <readlinkat@plt+0x3a2e0>
  43d1fc:	ldurb	w8, [x29, #-25]
  43d200:	mov	w9, #0x30                  	// #48
  43d204:	subs	w8, w9, w8
  43d208:	str	w8, [sp, #1216]
  43d20c:	b	43d21c <readlinkat@plt+0x3a2ec>
  43d210:	ldurb	w8, [x29, #-25]
  43d214:	subs	w8, w8, #0x30
  43d218:	str	w8, [sp, #1216]
  43d21c:	ldr	w8, [sp, #1216]
  43d220:	cmp	w8, #0x0
  43d224:	cset	w8, ge  // ge = tcont
  43d228:	tbnz	w8, #0, 43d288 <readlinkat@plt+0x3a358>
  43d22c:	ldur	x8, [x29, #-56]
  43d230:	ldur	x9, [x29, #-56]
  43d234:	ldur	w10, [x29, #-44]
  43d238:	cmp	w10, #0x0
  43d23c:	cset	w10, ge  // ge = tcont
  43d240:	str	x8, [sp, #1208]
  43d244:	str	x9, [sp, #1200]
  43d248:	tbnz	w10, #0, 43d260 <readlinkat@plt+0x3a330>
  43d24c:	ldurb	w8, [x29, #-25]
  43d250:	mov	w9, #0x30                  	// #48
  43d254:	subs	w8, w9, w8
  43d258:	str	w8, [sp, #1196]
  43d25c:	b	43d26c <readlinkat@plt+0x3a33c>
  43d260:	ldurb	w8, [x29, #-25]
  43d264:	subs	w8, w8, #0x30
  43d268:	str	w8, [sp, #1196]
  43d26c:	ldr	w8, [sp, #1196]
  43d270:	ldr	x9, [sp, #1200]
  43d274:	add	x10, x9, w8, sxtw
  43d278:	ldr	x11, [sp, #1208]
  43d27c:	cmp	x11, x10
  43d280:	b.le	43d414 <readlinkat@plt+0x3a4e4>
  43d284:	b	43d318 <readlinkat@plt+0x3a3e8>
  43d288:	ldur	x8, [x29, #-56]
  43d28c:	ldur	w9, [x29, #-44]
  43d290:	cmp	w9, #0x0
  43d294:	cset	w9, ge  // ge = tcont
  43d298:	str	x8, [sp, #1184]
  43d29c:	tbnz	w9, #0, 43d2b4 <readlinkat@plt+0x3a384>
  43d2a0:	ldurb	w8, [x29, #-25]
  43d2a4:	mov	w9, #0x30                  	// #48
  43d2a8:	subs	w8, w9, w8
  43d2ac:	str	w8, [sp, #1180]
  43d2b0:	b	43d2c0 <readlinkat@plt+0x3a390>
  43d2b4:	ldurb	w8, [x29, #-25]
  43d2b8:	subs	w8, w8, #0x30
  43d2bc:	str	w8, [sp, #1180]
  43d2c0:	ldr	w8, [sp, #1180]
  43d2c4:	ldr	x9, [sp, #1184]
  43d2c8:	add	x10, x9, w8, sxtw
  43d2cc:	ldur	w8, [x29, #-44]
  43d2d0:	cmp	w8, #0x0
  43d2d4:	cset	w8, ge  // ge = tcont
  43d2d8:	str	x10, [sp, #1168]
  43d2dc:	tbnz	w8, #0, 43d2f4 <readlinkat@plt+0x3a3c4>
  43d2e0:	ldurb	w8, [x29, #-25]
  43d2e4:	mov	w9, #0x30                  	// #48
  43d2e8:	subs	w8, w9, w8
  43d2ec:	str	w8, [sp, #1164]
  43d2f0:	b	43d300 <readlinkat@plt+0x3a3d0>
  43d2f4:	ldurb	w8, [x29, #-25]
  43d2f8:	subs	w8, w8, #0x30
  43d2fc:	str	w8, [sp, #1164]
  43d300:	ldr	w8, [sp, #1164]
  43d304:	mov	w0, w8
  43d308:	sxtw	x9, w0
  43d30c:	ldr	x10, [sp, #1168]
  43d310:	cmp	x10, x9
  43d314:	b.lt	43d414 <readlinkat@plt+0x3a4e4>  // b.tstop
  43d318:	ldur	x8, [x29, #-56]
  43d31c:	ldur	w9, [x29, #-44]
  43d320:	cmp	w9, #0x0
  43d324:	cset	w9, ge  // ge = tcont
  43d328:	str	x8, [sp, #1152]
  43d32c:	tbnz	w9, #0, 43d344 <readlinkat@plt+0x3a414>
  43d330:	ldurb	w8, [x29, #-25]
  43d334:	mov	w9, #0x30                  	// #48
  43d338:	subs	w8, w9, w8
  43d33c:	str	w8, [sp, #1148]
  43d340:	b	43d350 <readlinkat@plt+0x3a420>
  43d344:	ldurb	w8, [x29, #-25]
  43d348:	subs	w8, w8, #0x30
  43d34c:	str	w8, [sp, #1148]
  43d350:	ldr	w8, [sp, #1148]
  43d354:	ldr	x9, [sp, #1152]
  43d358:	add	x10, x9, w8, sxtw
  43d35c:	mov	x11, xzr
  43d360:	mul	x10, x11, x10
  43d364:	subs	x10, x10, #0x1
  43d368:	cmp	x10, #0x0
  43d36c:	cset	w8, ge  // ge = tcont
  43d370:	tbnz	w8, #0, 43d3c4 <readlinkat@plt+0x3a494>
  43d374:	ldur	x8, [x29, #-56]
  43d378:	ldur	w9, [x29, #-44]
  43d37c:	cmp	w9, #0x0
  43d380:	cset	w9, ge  // ge = tcont
  43d384:	str	x8, [sp, #1136]
  43d388:	tbnz	w9, #0, 43d3a0 <readlinkat@plt+0x3a470>
  43d38c:	ldurb	w8, [x29, #-25]
  43d390:	mov	w9, #0x30                  	// #48
  43d394:	subs	w8, w9, w8
  43d398:	str	w8, [sp, #1132]
  43d39c:	b	43d3ac <readlinkat@plt+0x3a47c>
  43d3a0:	ldurb	w8, [x29, #-25]
  43d3a4:	subs	w8, w8, #0x30
  43d3a8:	str	w8, [sp, #1132]
  43d3ac:	ldr	w8, [sp, #1132]
  43d3b0:	ldr	x9, [sp, #1136]
  43d3b4:	add	x10, x9, w8, sxtw
  43d3b8:	mov	x11, #0xffffffff80000000    	// #-2147483648
  43d3bc:	cmp	x10, x11
  43d3c0:	b.lt	43d414 <readlinkat@plt+0x3a4e4>  // b.tstop
  43d3c4:	ldur	x8, [x29, #-56]
  43d3c8:	ldur	w9, [x29, #-44]
  43d3cc:	cmp	w9, #0x0
  43d3d0:	cset	w9, ge  // ge = tcont
  43d3d4:	str	x8, [sp, #1120]
  43d3d8:	tbnz	w9, #0, 43d3f0 <readlinkat@plt+0x3a4c0>
  43d3dc:	ldurb	w8, [x29, #-25]
  43d3e0:	mov	w9, #0x30                  	// #48
  43d3e4:	subs	w8, w9, w8
  43d3e8:	str	w8, [sp, #1116]
  43d3ec:	b	43d3fc <readlinkat@plt+0x3a4cc>
  43d3f0:	ldurb	w8, [x29, #-25]
  43d3f4:	subs	w8, w8, #0x30
  43d3f8:	str	w8, [sp, #1116]
  43d3fc:	ldr	w8, [sp, #1116]
  43d400:	ldr	x9, [sp, #1120]
  43d404:	add	x10, x9, w8, sxtw
  43d408:	mov	x11, #0x7fffffff            	// #2147483647
  43d40c:	cmp	x11, x10
  43d410:	b.ge	43d470 <readlinkat@plt+0x3a540>  // b.tcont
  43d414:	ldur	x8, [x29, #-56]
  43d418:	ldur	w9, [x29, #-44]
  43d41c:	cmp	w9, #0x0
  43d420:	cset	w9, ge  // ge = tcont
  43d424:	str	w8, [sp, #1112]
  43d428:	tbnz	w9, #0, 43d440 <readlinkat@plt+0x3a510>
  43d42c:	ldurb	w8, [x29, #-25]
  43d430:	mov	w9, #0x30                  	// #48
  43d434:	subs	w8, w9, w8
  43d438:	str	w8, [sp, #1108]
  43d43c:	b	43d44c <readlinkat@plt+0x3a51c>
  43d440:	ldurb	w8, [x29, #-25]
  43d444:	subs	w8, w8, #0x30
  43d448:	str	w8, [sp, #1108]
  43d44c:	ldr	w8, [sp, #1108]
  43d450:	ldr	w9, [sp, #1112]
  43d454:	add	w8, w9, w8
  43d458:	mov	w0, w8
  43d45c:	sxtw	x10, w0
  43d460:	stur	x10, [x29, #-56]
  43d464:	ldur	w8, [x29, #-128]
  43d468:	tbnz	w8, #0, 43f498 <readlinkat@plt+0x3c568>
  43d46c:	b	43f4a4 <readlinkat@plt+0x3c574>
  43d470:	ldur	x8, [x29, #-56]
  43d474:	ldur	w9, [x29, #-44]
  43d478:	cmp	w9, #0x0
  43d47c:	cset	w9, ge  // ge = tcont
  43d480:	str	w8, [sp, #1104]
  43d484:	tbnz	w9, #0, 43d49c <readlinkat@plt+0x3a56c>
  43d488:	ldurb	w8, [x29, #-25]
  43d48c:	mov	w9, #0x30                  	// #48
  43d490:	subs	w8, w9, w8
  43d494:	str	w8, [sp, #1100]
  43d498:	b	43d4a8 <readlinkat@plt+0x3a578>
  43d49c:	ldurb	w8, [x29, #-25]
  43d4a0:	subs	w8, w8, #0x30
  43d4a4:	str	w8, [sp, #1100]
  43d4a8:	ldr	w8, [sp, #1100]
  43d4ac:	ldr	w9, [sp, #1104]
  43d4b0:	add	w8, w9, w8
  43d4b4:	mov	w0, w8
  43d4b8:	sxtw	x10, w0
  43d4bc:	stur	x10, [x29, #-56]
  43d4c0:	ldur	w8, [x29, #-124]
  43d4c4:	tbnz	w8, #0, 43f498 <readlinkat@plt+0x3c568>
  43d4c8:	b	43f4a4 <readlinkat@plt+0x3c574>
  43d4cc:	ldur	w8, [x29, #-128]
  43d4d0:	tbnz	w8, #0, 43d4d8 <readlinkat@plt+0x3a5a8>
  43d4d4:	b	43e4b8 <readlinkat@plt+0x3b588>
  43d4d8:	ldur	w8, [x29, #-124]
  43d4dc:	tbnz	w8, #0, 43d4e4 <readlinkat@plt+0x3a5b4>
  43d4e0:	b	43dce8 <readlinkat@plt+0x3adb8>
  43d4e4:	ldur	w8, [x29, #-44]
  43d4e8:	cmp	w8, #0x0
  43d4ec:	cset	w8, ge  // ge = tcont
  43d4f0:	tbnz	w8, #0, 43d508 <readlinkat@plt+0x3a5d8>
  43d4f4:	ldurb	w8, [x29, #-25]
  43d4f8:	mov	w9, #0x30                  	// #48
  43d4fc:	subs	w8, w9, w8
  43d500:	str	w8, [sp, #1096]
  43d504:	b	43d514 <readlinkat@plt+0x3a5e4>
  43d508:	ldurb	w8, [x29, #-25]
  43d50c:	subs	w8, w8, #0x30
  43d510:	str	w8, [sp, #1096]
  43d514:	ldr	w8, [sp, #1096]
  43d518:	mov	w0, w8
  43d51c:	sxtw	x9, w0
  43d520:	mov	x10, xzr
  43d524:	mul	x9, x10, x9
  43d528:	ldur	x11, [x29, #-56]
  43d52c:	add	x9, x9, x11
  43d530:	mul	x9, x10, x9
  43d534:	subs	x9, x9, #0x1
  43d538:	cmp	x9, #0x0
  43d53c:	cset	w8, ge  // ge = tcont
  43d540:	tbnz	w8, #0, 43d5b8 <readlinkat@plt+0x3a688>
  43d544:	ldur	w8, [x29, #-44]
  43d548:	cmp	w8, #0x0
  43d54c:	cset	w8, ge  // ge = tcont
  43d550:	tbnz	w8, #0, 43d568 <readlinkat@plt+0x3a638>
  43d554:	ldurb	w8, [x29, #-25]
  43d558:	mov	w9, #0x30                  	// #48
  43d55c:	subs	w8, w9, w8
  43d560:	str	w8, [sp, #1092]
  43d564:	b	43d574 <readlinkat@plt+0x3a644>
  43d568:	ldurb	w8, [x29, #-25]
  43d56c:	subs	w8, w8, #0x30
  43d570:	str	w8, [sp, #1092]
  43d574:	ldr	w8, [sp, #1092]
  43d578:	mov	w0, w8
  43d57c:	sxtw	x9, w0
  43d580:	mov	x10, xzr
  43d584:	mul	x9, x10, x9
  43d588:	ldur	x11, [x29, #-56]
  43d58c:	add	x9, x9, x11
  43d590:	mul	x9, x10, x9
  43d594:	add	x9, x9, #0x1
  43d598:	lsl	x9, x9, #62
  43d59c:	subs	x9, x9, #0x1
  43d5a0:	mov	x10, #0x2                   	// #2
  43d5a4:	mul	x9, x9, x10
  43d5a8:	add	x9, x9, #0x1
  43d5ac:	mvn	x9, x9
  43d5b0:	str	x9, [sp, #1080]
  43d5b4:	b	43d610 <readlinkat@plt+0x3a6e0>
  43d5b8:	ldur	w8, [x29, #-44]
  43d5bc:	cmp	w8, #0x0
  43d5c0:	cset	w8, ge  // ge = tcont
  43d5c4:	tbnz	w8, #0, 43d5dc <readlinkat@plt+0x3a6ac>
  43d5c8:	ldurb	w8, [x29, #-25]
  43d5cc:	mov	w9, #0x30                  	// #48
  43d5d0:	subs	w8, w9, w8
  43d5d4:	str	w8, [sp, #1076]
  43d5d8:	b	43d5e8 <readlinkat@plt+0x3a6b8>
  43d5dc:	ldurb	w8, [x29, #-25]
  43d5e0:	subs	w8, w8, #0x30
  43d5e4:	str	w8, [sp, #1076]
  43d5e8:	ldr	w8, [sp, #1076]
  43d5ec:	mov	w0, w8
  43d5f0:	sxtw	x9, w0
  43d5f4:	mov	x10, xzr
  43d5f8:	mul	x9, x10, x9
  43d5fc:	ldur	x11, [x29, #-56]
  43d600:	add	x9, x9, x11
  43d604:	mul	x9, x10, x9
  43d608:	add	x9, x9, #0x0
  43d60c:	str	x9, [sp, #1080]
  43d610:	ldr	x8, [sp, #1080]
  43d614:	cmp	x8, #0x0
  43d618:	cset	w9, ge  // ge = tcont
  43d61c:	tbnz	w9, #0, 43d96c <readlinkat@plt+0x3aa3c>
  43d620:	ldur	w8, [x29, #-44]
  43d624:	cmp	w8, #0x0
  43d628:	cset	w8, ge  // ge = tcont
  43d62c:	tbnz	w8, #0, 43d644 <readlinkat@plt+0x3a714>
  43d630:	ldurb	w8, [x29, #-25]
  43d634:	mov	w9, #0x30                  	// #48
  43d638:	subs	w8, w9, w8
  43d63c:	str	w8, [sp, #1072]
  43d640:	b	43d650 <readlinkat@plt+0x3a720>
  43d644:	ldurb	w8, [x29, #-25]
  43d648:	subs	w8, w8, #0x30
  43d64c:	str	w8, [sp, #1072]
  43d650:	ldr	w8, [sp, #1072]
  43d654:	mov	w0, w8
  43d658:	sxtw	x9, w0
  43d65c:	cmp	x9, #0x0
  43d660:	cset	w8, ge  // ge = tcont
  43d664:	tbnz	w8, #0, 43d7f0 <readlinkat@plt+0x3a8c0>
  43d668:	ldur	x8, [x29, #-56]
  43d66c:	ldur	w9, [x29, #-44]
  43d670:	cmp	w9, #0x0
  43d674:	cset	w9, ge  // ge = tcont
  43d678:	str	x8, [sp, #1064]
  43d67c:	tbnz	w9, #0, 43d694 <readlinkat@plt+0x3a764>
  43d680:	ldurb	w8, [x29, #-25]
  43d684:	mov	w9, #0x30                  	// #48
  43d688:	subs	w8, w9, w8
  43d68c:	str	w8, [sp, #1060]
  43d690:	b	43d6a0 <readlinkat@plt+0x3a770>
  43d694:	ldurb	w8, [x29, #-25]
  43d698:	subs	w8, w8, #0x30
  43d69c:	str	w8, [sp, #1060]
  43d6a0:	ldr	w8, [sp, #1060]
  43d6a4:	mov	w0, w8
  43d6a8:	sxtw	x9, w0
  43d6ac:	mov	x10, xzr
  43d6b0:	mul	x9, x10, x9
  43d6b4:	ldur	x11, [x29, #-56]
  43d6b8:	add	x9, x9, x11
  43d6bc:	mul	x9, x10, x9
  43d6c0:	subs	x9, x9, #0x1
  43d6c4:	cmp	x9, #0x0
  43d6c8:	cset	w8, ge  // ge = tcont
  43d6cc:	tbnz	w8, #0, 43d744 <readlinkat@plt+0x3a814>
  43d6d0:	ldur	w8, [x29, #-44]
  43d6d4:	cmp	w8, #0x0
  43d6d8:	cset	w8, ge  // ge = tcont
  43d6dc:	tbnz	w8, #0, 43d6f4 <readlinkat@plt+0x3a7c4>
  43d6e0:	ldurb	w8, [x29, #-25]
  43d6e4:	mov	w9, #0x30                  	// #48
  43d6e8:	subs	w8, w9, w8
  43d6ec:	str	w8, [sp, #1056]
  43d6f0:	b	43d700 <readlinkat@plt+0x3a7d0>
  43d6f4:	ldurb	w8, [x29, #-25]
  43d6f8:	subs	w8, w8, #0x30
  43d6fc:	str	w8, [sp, #1056]
  43d700:	ldr	w8, [sp, #1056]
  43d704:	mov	w0, w8
  43d708:	sxtw	x9, w0
  43d70c:	mov	x10, xzr
  43d710:	mul	x9, x10, x9
  43d714:	ldur	x11, [x29, #-56]
  43d718:	add	x9, x9, x11
  43d71c:	mul	x9, x10, x9
  43d720:	add	x9, x9, #0x1
  43d724:	lsl	x9, x9, #62
  43d728:	subs	x9, x9, #0x1
  43d72c:	mov	x10, #0x2                   	// #2
  43d730:	mul	x9, x9, x10
  43d734:	add	x9, x9, #0x1
  43d738:	mvn	x9, x9
  43d73c:	str	x9, [sp, #1048]
  43d740:	b	43d79c <readlinkat@plt+0x3a86c>
  43d744:	ldur	w8, [x29, #-44]
  43d748:	cmp	w8, #0x0
  43d74c:	cset	w8, ge  // ge = tcont
  43d750:	tbnz	w8, #0, 43d768 <readlinkat@plt+0x3a838>
  43d754:	ldurb	w8, [x29, #-25]
  43d758:	mov	w9, #0x30                  	// #48
  43d75c:	subs	w8, w9, w8
  43d760:	str	w8, [sp, #1044]
  43d764:	b	43d774 <readlinkat@plt+0x3a844>
  43d768:	ldurb	w8, [x29, #-25]
  43d76c:	subs	w8, w8, #0x30
  43d770:	str	w8, [sp, #1044]
  43d774:	ldr	w8, [sp, #1044]
  43d778:	mov	w0, w8
  43d77c:	sxtw	x9, w0
  43d780:	mov	x10, xzr
  43d784:	mul	x9, x10, x9
  43d788:	ldur	x11, [x29, #-56]
  43d78c:	add	x9, x9, x11
  43d790:	mul	x9, x10, x9
  43d794:	add	x9, x9, #0x0
  43d798:	str	x9, [sp, #1048]
  43d79c:	ldr	x8, [sp, #1048]
  43d7a0:	ldur	w9, [x29, #-44]
  43d7a4:	cmp	w9, #0x0
  43d7a8:	cset	w9, ge  // ge = tcont
  43d7ac:	str	x8, [sp, #1032]
  43d7b0:	tbnz	w9, #0, 43d7c8 <readlinkat@plt+0x3a898>
  43d7b4:	ldurb	w8, [x29, #-25]
  43d7b8:	mov	w9, #0x30                  	// #48
  43d7bc:	subs	w8, w9, w8
  43d7c0:	str	w8, [sp, #1028]
  43d7c4:	b	43d7d4 <readlinkat@plt+0x3a8a4>
  43d7c8:	ldurb	w8, [x29, #-25]
  43d7cc:	subs	w8, w8, #0x30
  43d7d0:	str	w8, [sp, #1028]
  43d7d4:	ldr	w8, [sp, #1028]
  43d7d8:	ldr	x9, [sp, #1032]
  43d7dc:	subs	x10, x9, w8, sxtw
  43d7e0:	ldr	x11, [sp, #1064]
  43d7e4:	cmp	x11, x10
  43d7e8:	b.lt	43dc40 <readlinkat@plt+0x3ad10>  // b.tstop
  43d7ec:	b	43db44 <readlinkat@plt+0x3ac14>
  43d7f0:	ldur	w8, [x29, #-44]
  43d7f4:	cmp	w8, #0x0
  43d7f8:	cset	w8, ge  // ge = tcont
  43d7fc:	tbnz	w8, #0, 43d814 <readlinkat@plt+0x3a8e4>
  43d800:	ldurb	w8, [x29, #-25]
  43d804:	mov	w9, #0x30                  	// #48
  43d808:	subs	w8, w9, w8
  43d80c:	str	w8, [sp, #1024]
  43d810:	b	43d820 <readlinkat@plt+0x3a8f0>
  43d814:	ldurb	w8, [x29, #-25]
  43d818:	subs	w8, w8, #0x30
  43d81c:	str	w8, [sp, #1024]
  43d820:	ldr	w8, [sp, #1024]
  43d824:	mov	w0, w8
  43d828:	sxtw	x9, w0
  43d82c:	mov	x10, xzr
  43d830:	mul	x9, x10, x9
  43d834:	ldur	x11, [x29, #-56]
  43d838:	add	x9, x9, x11
  43d83c:	mul	x9, x10, x9
  43d840:	subs	x9, x9, #0x1
  43d844:	cmp	x9, #0x0
  43d848:	cset	w8, ge  // ge = tcont
  43d84c:	tbnz	w8, #0, 43d8c0 <readlinkat@plt+0x3a990>
  43d850:	ldur	w8, [x29, #-44]
  43d854:	cmp	w8, #0x0
  43d858:	cset	w8, ge  // ge = tcont
  43d85c:	tbnz	w8, #0, 43d874 <readlinkat@plt+0x3a944>
  43d860:	ldurb	w8, [x29, #-25]
  43d864:	mov	w9, #0x30                  	// #48
  43d868:	subs	w8, w9, w8
  43d86c:	str	w8, [sp, #1020]
  43d870:	b	43d880 <readlinkat@plt+0x3a950>
  43d874:	ldurb	w8, [x29, #-25]
  43d878:	subs	w8, w8, #0x30
  43d87c:	str	w8, [sp, #1020]
  43d880:	ldr	w8, [sp, #1020]
  43d884:	mov	w0, w8
  43d888:	sxtw	x9, w0
  43d88c:	mov	x10, xzr
  43d890:	mul	x9, x10, x9
  43d894:	ldur	x11, [x29, #-56]
  43d898:	add	x9, x9, x11
  43d89c:	mul	x9, x10, x9
  43d8a0:	add	x9, x9, #0x1
  43d8a4:	lsl	x9, x9, #62
  43d8a8:	subs	x9, x9, #0x1
  43d8ac:	mov	x10, #0x2                   	// #2
  43d8b0:	mul	x9, x9, x10
  43d8b4:	add	x9, x9, #0x1
  43d8b8:	str	x9, [sp, #1008]
  43d8bc:	b	43d918 <readlinkat@plt+0x3a9e8>
  43d8c0:	ldur	w8, [x29, #-44]
  43d8c4:	cmp	w8, #0x0
  43d8c8:	cset	w8, ge  // ge = tcont
  43d8cc:	tbnz	w8, #0, 43d8e4 <readlinkat@plt+0x3a9b4>
  43d8d0:	ldurb	w8, [x29, #-25]
  43d8d4:	mov	w9, #0x30                  	// #48
  43d8d8:	subs	w8, w9, w8
  43d8dc:	str	w8, [sp, #1004]
  43d8e0:	b	43d8f0 <readlinkat@plt+0x3a9c0>
  43d8e4:	ldurb	w8, [x29, #-25]
  43d8e8:	subs	w8, w8, #0x30
  43d8ec:	str	w8, [sp, #1004]
  43d8f0:	ldr	w8, [sp, #1004]
  43d8f4:	mov	w0, w8
  43d8f8:	sxtw	x9, w0
  43d8fc:	mov	x10, xzr
  43d900:	mul	x9, x10, x9
  43d904:	ldur	x11, [x29, #-56]
  43d908:	add	x9, x9, x11
  43d90c:	mul	x9, x10, x9
  43d910:	subs	x9, x9, #0x1
  43d914:	str	x9, [sp, #1008]
  43d918:	ldr	x8, [sp, #1008]
  43d91c:	ldur	w9, [x29, #-44]
  43d920:	cmp	w9, #0x0
  43d924:	cset	w9, ge  // ge = tcont
  43d928:	str	x8, [sp, #992]
  43d92c:	tbnz	w9, #0, 43d944 <readlinkat@plt+0x3aa14>
  43d930:	ldurb	w8, [x29, #-25]
  43d934:	mov	w9, #0x30                  	// #48
  43d938:	subs	w8, w9, w8
  43d93c:	str	w8, [sp, #988]
  43d940:	b	43d950 <readlinkat@plt+0x3aa20>
  43d944:	ldurb	w8, [x29, #-25]
  43d948:	subs	w8, w8, #0x30
  43d94c:	str	w8, [sp, #988]
  43d950:	ldr	w8, [sp, #988]
  43d954:	ldr	x9, [sp, #992]
  43d958:	subs	x10, x9, w8, sxtw
  43d95c:	ldur	x11, [x29, #-56]
  43d960:	cmp	x10, x11
  43d964:	b.lt	43dc40 <readlinkat@plt+0x3ad10>  // b.tstop
  43d968:	b	43db44 <readlinkat@plt+0x3ac14>
  43d96c:	ldur	x8, [x29, #-56]
  43d970:	cmp	x8, #0x0
  43d974:	cset	w9, ge  // ge = tcont
  43d978:	tbnz	w9, #0, 43da10 <readlinkat@plt+0x3aae0>
  43d97c:	ldur	w8, [x29, #-44]
  43d980:	cmp	w8, #0x0
  43d984:	cset	w8, ge  // ge = tcont
  43d988:	tbnz	w8, #0, 43d9a0 <readlinkat@plt+0x3aa70>
  43d98c:	ldurb	w8, [x29, #-25]
  43d990:	mov	w9, #0x30                  	// #48
  43d994:	subs	w8, w9, w8
  43d998:	str	w8, [sp, #984]
  43d99c:	b	43d9ac <readlinkat@plt+0x3aa7c>
  43d9a0:	ldurb	w8, [x29, #-25]
  43d9a4:	subs	w8, w8, #0x30
  43d9a8:	str	w8, [sp, #984]
  43d9ac:	ldr	w8, [sp, #984]
  43d9b0:	mov	w0, w8
  43d9b4:	sxtw	x9, w0
  43d9b8:	ldur	x10, [x29, #-56]
  43d9bc:	ldur	w8, [x29, #-44]
  43d9c0:	cmp	w8, #0x0
  43d9c4:	cset	w8, ge  // ge = tcont
  43d9c8:	str	x9, [sp, #976]
  43d9cc:	str	x10, [sp, #968]
  43d9d0:	tbnz	w8, #0, 43d9e8 <readlinkat@plt+0x3aab8>
  43d9d4:	ldurb	w8, [x29, #-25]
  43d9d8:	mov	w9, #0x30                  	// #48
  43d9dc:	subs	w8, w9, w8
  43d9e0:	str	w8, [sp, #964]
  43d9e4:	b	43d9f4 <readlinkat@plt+0x3aac4>
  43d9e8:	ldurb	w8, [x29, #-25]
  43d9ec:	subs	w8, w8, #0x30
  43d9f0:	str	w8, [sp, #964]
  43d9f4:	ldr	w8, [sp, #964]
  43d9f8:	ldr	x9, [sp, #968]
  43d9fc:	add	x10, x9, w8, sxtw
  43da00:	ldr	x11, [sp, #976]
  43da04:	cmp	x11, x10
  43da08:	b.le	43dc40 <readlinkat@plt+0x3ad10>
  43da0c:	b	43db44 <readlinkat@plt+0x3ac14>
  43da10:	ldur	w8, [x29, #-44]
  43da14:	cmp	w8, #0x0
  43da18:	cset	w8, ge  // ge = tcont
  43da1c:	tbnz	w8, #0, 43da34 <readlinkat@plt+0x3ab04>
  43da20:	ldurb	w8, [x29, #-25]
  43da24:	mov	w9, #0x30                  	// #48
  43da28:	subs	w8, w9, w8
  43da2c:	str	w8, [sp, #960]
  43da30:	b	43da40 <readlinkat@plt+0x3ab10>
  43da34:	ldurb	w8, [x29, #-25]
  43da38:	subs	w8, w8, #0x30
  43da3c:	str	w8, [sp, #960]
  43da40:	ldr	w8, [sp, #960]
  43da44:	mov	w0, w8
  43da48:	sxtw	x9, w0
  43da4c:	cmp	x9, #0x0
  43da50:	cset	w8, ge  // ge = tcont
  43da54:	tbnz	w8, #0, 43dab4 <readlinkat@plt+0x3ab84>
  43da58:	ldur	x8, [x29, #-56]
  43da5c:	ldur	x9, [x29, #-56]
  43da60:	ldur	w10, [x29, #-44]
  43da64:	cmp	w10, #0x0
  43da68:	cset	w10, ge  // ge = tcont
  43da6c:	str	x8, [sp, #952]
  43da70:	str	x9, [sp, #944]
  43da74:	tbnz	w10, #0, 43da8c <readlinkat@plt+0x3ab5c>
  43da78:	ldurb	w8, [x29, #-25]
  43da7c:	mov	w9, #0x30                  	// #48
  43da80:	subs	w8, w9, w8
  43da84:	str	w8, [sp, #940]
  43da88:	b	43da98 <readlinkat@plt+0x3ab68>
  43da8c:	ldurb	w8, [x29, #-25]
  43da90:	subs	w8, w8, #0x30
  43da94:	str	w8, [sp, #940]
  43da98:	ldr	w8, [sp, #940]
  43da9c:	ldr	x9, [sp, #944]
  43daa0:	add	x10, x9, w8, sxtw
  43daa4:	ldr	x11, [sp, #952]
  43daa8:	cmp	x11, x10
  43daac:	b.le	43dc40 <readlinkat@plt+0x3ad10>
  43dab0:	b	43db44 <readlinkat@plt+0x3ac14>
  43dab4:	ldur	x8, [x29, #-56]
  43dab8:	ldur	w9, [x29, #-44]
  43dabc:	cmp	w9, #0x0
  43dac0:	cset	w9, ge  // ge = tcont
  43dac4:	str	x8, [sp, #928]
  43dac8:	tbnz	w9, #0, 43dae0 <readlinkat@plt+0x3abb0>
  43dacc:	ldurb	w8, [x29, #-25]
  43dad0:	mov	w9, #0x30                  	// #48
  43dad4:	subs	w8, w9, w8
  43dad8:	str	w8, [sp, #924]
  43dadc:	b	43daec <readlinkat@plt+0x3abbc>
  43dae0:	ldurb	w8, [x29, #-25]
  43dae4:	subs	w8, w8, #0x30
  43dae8:	str	w8, [sp, #924]
  43daec:	ldr	w8, [sp, #924]
  43daf0:	ldr	x9, [sp, #928]
  43daf4:	add	x10, x9, w8, sxtw
  43daf8:	ldur	w8, [x29, #-44]
  43dafc:	cmp	w8, #0x0
  43db00:	cset	w8, ge  // ge = tcont
  43db04:	str	x10, [sp, #912]
  43db08:	tbnz	w8, #0, 43db20 <readlinkat@plt+0x3abf0>
  43db0c:	ldurb	w8, [x29, #-25]
  43db10:	mov	w9, #0x30                  	// #48
  43db14:	subs	w8, w9, w8
  43db18:	str	w8, [sp, #908]
  43db1c:	b	43db2c <readlinkat@plt+0x3abfc>
  43db20:	ldurb	w8, [x29, #-25]
  43db24:	subs	w8, w8, #0x30
  43db28:	str	w8, [sp, #908]
  43db2c:	ldr	w8, [sp, #908]
  43db30:	mov	w0, w8
  43db34:	sxtw	x9, w0
  43db38:	ldr	x10, [sp, #912]
  43db3c:	cmp	x10, x9
  43db40:	b.lt	43dc40 <readlinkat@plt+0x3ad10>  // b.tstop
  43db44:	ldur	x8, [x29, #-56]
  43db48:	ldur	w9, [x29, #-44]
  43db4c:	cmp	w9, #0x0
  43db50:	cset	w9, ge  // ge = tcont
  43db54:	str	x8, [sp, #896]
  43db58:	tbnz	w9, #0, 43db70 <readlinkat@plt+0x3ac40>
  43db5c:	ldurb	w8, [x29, #-25]
  43db60:	mov	w9, #0x30                  	// #48
  43db64:	subs	w8, w9, w8
  43db68:	str	w8, [sp, #892]
  43db6c:	b	43db7c <readlinkat@plt+0x3ac4c>
  43db70:	ldurb	w8, [x29, #-25]
  43db74:	subs	w8, w8, #0x30
  43db78:	str	w8, [sp, #892]
  43db7c:	ldr	w8, [sp, #892]
  43db80:	ldr	x9, [sp, #896]
  43db84:	add	x10, x9, w8, sxtw
  43db88:	mov	x11, xzr
  43db8c:	mul	x10, x11, x10
  43db90:	subs	x10, x10, #0x1
  43db94:	cmp	x10, #0x0
  43db98:	cset	w8, ge  // ge = tcont
  43db9c:	tbnz	w8, #0, 43dbf0 <readlinkat@plt+0x3acc0>
  43dba0:	ldur	x8, [x29, #-56]
  43dba4:	ldur	w9, [x29, #-44]
  43dba8:	cmp	w9, #0x0
  43dbac:	cset	w9, ge  // ge = tcont
  43dbb0:	str	x8, [sp, #880]
  43dbb4:	tbnz	w9, #0, 43dbcc <readlinkat@plt+0x3ac9c>
  43dbb8:	ldurb	w8, [x29, #-25]
  43dbbc:	mov	w9, #0x30                  	// #48
  43dbc0:	subs	w8, w9, w8
  43dbc4:	str	w8, [sp, #876]
  43dbc8:	b	43dbd8 <readlinkat@plt+0x3aca8>
  43dbcc:	ldurb	w8, [x29, #-25]
  43dbd0:	subs	w8, w8, #0x30
  43dbd4:	str	w8, [sp, #876]
  43dbd8:	ldr	w8, [sp, #876]
  43dbdc:	ldr	x9, [sp, #880]
  43dbe0:	add	x10, x9, w8, sxtw
  43dbe4:	mov	x11, #0x8000000000000000    	// #-9223372036854775808
  43dbe8:	cmp	x10, x11
  43dbec:	b.lt	43dc40 <readlinkat@plt+0x3ad10>  // b.tstop
  43dbf0:	ldur	x8, [x29, #-56]
  43dbf4:	ldur	w9, [x29, #-44]
  43dbf8:	cmp	w9, #0x0
  43dbfc:	cset	w9, ge  // ge = tcont
  43dc00:	str	x8, [sp, #864]
  43dc04:	tbnz	w9, #0, 43dc1c <readlinkat@plt+0x3acec>
  43dc08:	ldurb	w8, [x29, #-25]
  43dc0c:	mov	w9, #0x30                  	// #48
  43dc10:	subs	w8, w9, w8
  43dc14:	str	w8, [sp, #860]
  43dc18:	b	43dc28 <readlinkat@plt+0x3acf8>
  43dc1c:	ldurb	w8, [x29, #-25]
  43dc20:	subs	w8, w8, #0x30
  43dc24:	str	w8, [sp, #860]
  43dc28:	ldr	w8, [sp, #860]
  43dc2c:	ldr	x9, [sp, #864]
  43dc30:	add	x10, x9, w8, sxtw
  43dc34:	mov	x11, #0x7fffffffffffffff    	// #9223372036854775807
  43dc38:	cmp	x11, x10
  43dc3c:	b.ge	43dc94 <readlinkat@plt+0x3ad64>  // b.tcont
  43dc40:	ldur	x8, [x29, #-56]
  43dc44:	ldur	w9, [x29, #-44]
  43dc48:	cmp	w9, #0x0
  43dc4c:	cset	w9, ge  // ge = tcont
  43dc50:	str	x8, [sp, #848]
  43dc54:	tbnz	w9, #0, 43dc6c <readlinkat@plt+0x3ad3c>
  43dc58:	ldurb	w8, [x29, #-25]
  43dc5c:	mov	w9, #0x30                  	// #48
  43dc60:	subs	w8, w9, w8
  43dc64:	str	w8, [sp, #844]
  43dc68:	b	43dc78 <readlinkat@plt+0x3ad48>
  43dc6c:	ldurb	w8, [x29, #-25]
  43dc70:	subs	w8, w8, #0x30
  43dc74:	str	w8, [sp, #844]
  43dc78:	ldr	w8, [sp, #844]
  43dc7c:	ldr	x9, [sp, #848]
  43dc80:	add	x10, x9, w8, sxtw
  43dc84:	stur	x10, [x29, #-56]
  43dc88:	ldur	w8, [x29, #-128]
  43dc8c:	tbnz	w8, #0, 43f498 <readlinkat@plt+0x3c568>
  43dc90:	b	43f4a4 <readlinkat@plt+0x3c574>
  43dc94:	ldur	x8, [x29, #-56]
  43dc98:	ldur	w9, [x29, #-44]
  43dc9c:	cmp	w9, #0x0
  43dca0:	cset	w9, ge  // ge = tcont
  43dca4:	str	x8, [sp, #832]
  43dca8:	tbnz	w9, #0, 43dcc0 <readlinkat@plt+0x3ad90>
  43dcac:	ldurb	w8, [x29, #-25]
  43dcb0:	mov	w9, #0x30                  	// #48
  43dcb4:	subs	w8, w9, w8
  43dcb8:	str	w8, [sp, #828]
  43dcbc:	b	43dccc <readlinkat@plt+0x3ad9c>
  43dcc0:	ldurb	w8, [x29, #-25]
  43dcc4:	subs	w8, w8, #0x30
  43dcc8:	str	w8, [sp, #828]
  43dccc:	ldr	w8, [sp, #828]
  43dcd0:	ldr	x9, [sp, #832]
  43dcd4:	add	x10, x9, w8, sxtw
  43dcd8:	stur	x10, [x29, #-56]
  43dcdc:	ldur	w8, [x29, #-124]
  43dce0:	tbnz	w8, #0, 43f498 <readlinkat@plt+0x3c568>
  43dce4:	b	43f4a4 <readlinkat@plt+0x3c574>
  43dce8:	ldur	w8, [x29, #-44]
  43dcec:	cmp	w8, #0x0
  43dcf0:	cset	w8, ge  // ge = tcont
  43dcf4:	tbnz	w8, #0, 43dd0c <readlinkat@plt+0x3addc>
  43dcf8:	ldurb	w8, [x29, #-25]
  43dcfc:	mov	w9, #0x30                  	// #48
  43dd00:	subs	w8, w9, w8
  43dd04:	str	w8, [sp, #824]
  43dd08:	b	43dd18 <readlinkat@plt+0x3ade8>
  43dd0c:	ldurb	w8, [x29, #-25]
  43dd10:	subs	w8, w8, #0x30
  43dd14:	str	w8, [sp, #824]
  43dd18:	ldr	w8, [sp, #824]
  43dd1c:	mov	w9, wzr
  43dd20:	mul	w8, w9, w8
  43dd24:	ldur	x10, [x29, #-56]
  43dd28:	add	x10, x10, w8, sxtw
  43dd2c:	mov	x11, xzr
  43dd30:	mul	x10, x11, x10
  43dd34:	subs	x10, x10, #0x1
  43dd38:	cmp	x10, #0x0
  43dd3c:	cset	w8, ge  // ge = tcont
  43dd40:	tbnz	w8, #0, 43ddb4 <readlinkat@plt+0x3ae84>
  43dd44:	ldur	w8, [x29, #-44]
  43dd48:	cmp	w8, #0x0
  43dd4c:	cset	w8, ge  // ge = tcont
  43dd50:	tbnz	w8, #0, 43dd68 <readlinkat@plt+0x3ae38>
  43dd54:	ldurb	w8, [x29, #-25]
  43dd58:	mov	w9, #0x30                  	// #48
  43dd5c:	subs	w8, w9, w8
  43dd60:	str	w8, [sp, #820]
  43dd64:	b	43dd74 <readlinkat@plt+0x3ae44>
  43dd68:	ldurb	w8, [x29, #-25]
  43dd6c:	subs	w8, w8, #0x30
  43dd70:	str	w8, [sp, #820]
  43dd74:	ldr	w8, [sp, #820]
  43dd78:	mov	w9, wzr
  43dd7c:	mul	w8, w9, w8
  43dd80:	ldur	x10, [x29, #-56]
  43dd84:	add	x10, x10, w8, sxtw
  43dd88:	mov	x11, xzr
  43dd8c:	mul	x10, x11, x10
  43dd90:	add	x10, x10, #0x1
  43dd94:	lsl	x10, x10, #62
  43dd98:	subs	x10, x10, #0x1
  43dd9c:	mov	x11, #0x2                   	// #2
  43dda0:	mul	x10, x10, x11
  43dda4:	add	x10, x10, #0x1
  43dda8:	mvn	x10, x10
  43ddac:	str	x10, [sp, #808]
  43ddb0:	b	43de08 <readlinkat@plt+0x3aed8>
  43ddb4:	ldur	w8, [x29, #-44]
  43ddb8:	cmp	w8, #0x0
  43ddbc:	cset	w8, ge  // ge = tcont
  43ddc0:	tbnz	w8, #0, 43ddd8 <readlinkat@plt+0x3aea8>
  43ddc4:	ldurb	w8, [x29, #-25]
  43ddc8:	mov	w9, #0x30                  	// #48
  43ddcc:	subs	w8, w9, w8
  43ddd0:	str	w8, [sp, #804]
  43ddd4:	b	43dde4 <readlinkat@plt+0x3aeb4>
  43ddd8:	ldurb	w8, [x29, #-25]
  43dddc:	subs	w8, w8, #0x30
  43dde0:	str	w8, [sp, #804]
  43dde4:	ldr	w8, [sp, #804]
  43dde8:	mov	w9, wzr
  43ddec:	mul	w8, w9, w8
  43ddf0:	ldur	x10, [x29, #-56]
  43ddf4:	add	x10, x10, w8, sxtw
  43ddf8:	mov	x11, xzr
  43ddfc:	mul	x10, x11, x10
  43de00:	add	x10, x10, #0x0
  43de04:	str	x10, [sp, #808]
  43de08:	ldr	x8, [sp, #808]
  43de0c:	cmp	x8, #0x0
  43de10:	cset	w9, ge  // ge = tcont
  43de14:	tbnz	w9, #0, 43e144 <readlinkat@plt+0x3b214>
  43de18:	ldur	w8, [x29, #-44]
  43de1c:	cmp	w8, #0x0
  43de20:	cset	w8, ge  // ge = tcont
  43de24:	tbnz	w8, #0, 43de3c <readlinkat@plt+0x3af0c>
  43de28:	ldurb	w8, [x29, #-25]
  43de2c:	mov	w9, #0x30                  	// #48
  43de30:	subs	w8, w9, w8
  43de34:	str	w8, [sp, #800]
  43de38:	b	43de48 <readlinkat@plt+0x3af18>
  43de3c:	ldurb	w8, [x29, #-25]
  43de40:	subs	w8, w8, #0x30
  43de44:	str	w8, [sp, #800]
  43de48:	ldr	w8, [sp, #800]
  43de4c:	cmp	w8, #0x0
  43de50:	cset	w8, ge  // ge = tcont
  43de54:	tbnz	w8, #0, 43dfd4 <readlinkat@plt+0x3b0a4>
  43de58:	ldur	x8, [x29, #-56]
  43de5c:	ldur	w9, [x29, #-44]
  43de60:	cmp	w9, #0x0
  43de64:	cset	w9, ge  // ge = tcont
  43de68:	str	x8, [sp, #792]
  43de6c:	tbnz	w9, #0, 43de84 <readlinkat@plt+0x3af54>
  43de70:	ldurb	w8, [x29, #-25]
  43de74:	mov	w9, #0x30                  	// #48
  43de78:	subs	w8, w9, w8
  43de7c:	str	w8, [sp, #788]
  43de80:	b	43de90 <readlinkat@plt+0x3af60>
  43de84:	ldurb	w8, [x29, #-25]
  43de88:	subs	w8, w8, #0x30
  43de8c:	str	w8, [sp, #788]
  43de90:	ldr	w8, [sp, #788]
  43de94:	mov	w9, wzr
  43de98:	mul	w8, w9, w8
  43de9c:	ldur	x10, [x29, #-56]
  43dea0:	add	x10, x10, w8, sxtw
  43dea4:	mov	x11, xzr
  43dea8:	mul	x10, x11, x10
  43deac:	subs	x10, x10, #0x1
  43deb0:	cmp	x10, #0x0
  43deb4:	cset	w8, ge  // ge = tcont
  43deb8:	tbnz	w8, #0, 43df2c <readlinkat@plt+0x3affc>
  43debc:	ldur	w8, [x29, #-44]
  43dec0:	cmp	w8, #0x0
  43dec4:	cset	w8, ge  // ge = tcont
  43dec8:	tbnz	w8, #0, 43dee0 <readlinkat@plt+0x3afb0>
  43decc:	ldurb	w8, [x29, #-25]
  43ded0:	mov	w9, #0x30                  	// #48
  43ded4:	subs	w8, w9, w8
  43ded8:	str	w8, [sp, #784]
  43dedc:	b	43deec <readlinkat@plt+0x3afbc>
  43dee0:	ldurb	w8, [x29, #-25]
  43dee4:	subs	w8, w8, #0x30
  43dee8:	str	w8, [sp, #784]
  43deec:	ldr	w8, [sp, #784]
  43def0:	mov	w9, wzr
  43def4:	mul	w8, w9, w8
  43def8:	ldur	x10, [x29, #-56]
  43defc:	add	x10, x10, w8, sxtw
  43df00:	mov	x11, xzr
  43df04:	mul	x10, x11, x10
  43df08:	add	x10, x10, #0x1
  43df0c:	lsl	x10, x10, #62
  43df10:	subs	x10, x10, #0x1
  43df14:	mov	x11, #0x2                   	// #2
  43df18:	mul	x10, x10, x11
  43df1c:	add	x10, x10, #0x1
  43df20:	mvn	x10, x10
  43df24:	str	x10, [sp, #776]
  43df28:	b	43df80 <readlinkat@plt+0x3b050>
  43df2c:	ldur	w8, [x29, #-44]
  43df30:	cmp	w8, #0x0
  43df34:	cset	w8, ge  // ge = tcont
  43df38:	tbnz	w8, #0, 43df50 <readlinkat@plt+0x3b020>
  43df3c:	ldurb	w8, [x29, #-25]
  43df40:	mov	w9, #0x30                  	// #48
  43df44:	subs	w8, w9, w8
  43df48:	str	w8, [sp, #772]
  43df4c:	b	43df5c <readlinkat@plt+0x3b02c>
  43df50:	ldurb	w8, [x29, #-25]
  43df54:	subs	w8, w8, #0x30
  43df58:	str	w8, [sp, #772]
  43df5c:	ldr	w8, [sp, #772]
  43df60:	mov	w9, wzr
  43df64:	mul	w8, w9, w8
  43df68:	ldur	x10, [x29, #-56]
  43df6c:	add	x10, x10, w8, sxtw
  43df70:	mov	x11, xzr
  43df74:	mul	x10, x11, x10
  43df78:	add	x10, x10, #0x0
  43df7c:	str	x10, [sp, #776]
  43df80:	ldr	x8, [sp, #776]
  43df84:	ldur	w9, [x29, #-44]
  43df88:	cmp	w9, #0x0
  43df8c:	cset	w9, ge  // ge = tcont
  43df90:	str	x8, [sp, #760]
  43df94:	tbnz	w9, #0, 43dfac <readlinkat@plt+0x3b07c>
  43df98:	ldurb	w8, [x29, #-25]
  43df9c:	mov	w9, #0x30                  	// #48
  43dfa0:	subs	w8, w9, w8
  43dfa4:	str	w8, [sp, #756]
  43dfa8:	b	43dfb8 <readlinkat@plt+0x3b088>
  43dfac:	ldurb	w8, [x29, #-25]
  43dfb0:	subs	w8, w8, #0x30
  43dfb4:	str	w8, [sp, #756]
  43dfb8:	ldr	w8, [sp, #756]
  43dfbc:	ldr	x9, [sp, #760]
  43dfc0:	subs	x10, x9, w8, sxtw
  43dfc4:	ldr	x11, [sp, #792]
  43dfc8:	cmp	x11, x10
  43dfcc:	b.lt	43e410 <readlinkat@plt+0x3b4e0>  // b.tstop
  43dfd0:	b	43e314 <readlinkat@plt+0x3b3e4>
  43dfd4:	ldur	w8, [x29, #-44]
  43dfd8:	cmp	w8, #0x0
  43dfdc:	cset	w8, ge  // ge = tcont
  43dfe0:	tbnz	w8, #0, 43dff8 <readlinkat@plt+0x3b0c8>
  43dfe4:	ldurb	w8, [x29, #-25]
  43dfe8:	mov	w9, #0x30                  	// #48
  43dfec:	subs	w8, w9, w8
  43dff0:	str	w8, [sp, #752]
  43dff4:	b	43e004 <readlinkat@plt+0x3b0d4>
  43dff8:	ldurb	w8, [x29, #-25]
  43dffc:	subs	w8, w8, #0x30
  43e000:	str	w8, [sp, #752]
  43e004:	ldr	w8, [sp, #752]
  43e008:	mov	w9, wzr
  43e00c:	mul	w8, w9, w8
  43e010:	ldur	x10, [x29, #-56]
  43e014:	add	x10, x10, w8, sxtw
  43e018:	mov	x11, xzr
  43e01c:	mul	x10, x11, x10
  43e020:	subs	x10, x10, #0x1
  43e024:	cmp	x10, #0x0
  43e028:	cset	w8, ge  // ge = tcont
  43e02c:	tbnz	w8, #0, 43e09c <readlinkat@plt+0x3b16c>
  43e030:	ldur	w8, [x29, #-44]
  43e034:	cmp	w8, #0x0
  43e038:	cset	w8, ge  // ge = tcont
  43e03c:	tbnz	w8, #0, 43e054 <readlinkat@plt+0x3b124>
  43e040:	ldurb	w8, [x29, #-25]
  43e044:	mov	w9, #0x30                  	// #48
  43e048:	subs	w8, w9, w8
  43e04c:	str	w8, [sp, #748]
  43e050:	b	43e060 <readlinkat@plt+0x3b130>
  43e054:	ldurb	w8, [x29, #-25]
  43e058:	subs	w8, w8, #0x30
  43e05c:	str	w8, [sp, #748]
  43e060:	ldr	w8, [sp, #748]
  43e064:	mov	w9, wzr
  43e068:	mul	w8, w9, w8
  43e06c:	ldur	x10, [x29, #-56]
  43e070:	add	x10, x10, w8, sxtw
  43e074:	mov	x11, xzr
  43e078:	mul	x10, x11, x10
  43e07c:	add	x10, x10, #0x1
  43e080:	lsl	x10, x10, #62
  43e084:	subs	x10, x10, #0x1
  43e088:	mov	x11, #0x2                   	// #2
  43e08c:	mul	x10, x10, x11
  43e090:	add	x10, x10, #0x1
  43e094:	str	x10, [sp, #736]
  43e098:	b	43e0f0 <readlinkat@plt+0x3b1c0>
  43e09c:	ldur	w8, [x29, #-44]
  43e0a0:	cmp	w8, #0x0
  43e0a4:	cset	w8, ge  // ge = tcont
  43e0a8:	tbnz	w8, #0, 43e0c0 <readlinkat@plt+0x3b190>
  43e0ac:	ldurb	w8, [x29, #-25]
  43e0b0:	mov	w9, #0x30                  	// #48
  43e0b4:	subs	w8, w9, w8
  43e0b8:	str	w8, [sp, #732]
  43e0bc:	b	43e0cc <readlinkat@plt+0x3b19c>
  43e0c0:	ldurb	w8, [x29, #-25]
  43e0c4:	subs	w8, w8, #0x30
  43e0c8:	str	w8, [sp, #732]
  43e0cc:	ldr	w8, [sp, #732]
  43e0d0:	mov	w9, wzr
  43e0d4:	mul	w8, w9, w8
  43e0d8:	ldur	x10, [x29, #-56]
  43e0dc:	add	x10, x10, w8, sxtw
  43e0e0:	mov	x11, xzr
  43e0e4:	mul	x10, x11, x10
  43e0e8:	subs	x10, x10, #0x1
  43e0ec:	str	x10, [sp, #736]
  43e0f0:	ldr	x8, [sp, #736]
  43e0f4:	ldur	w9, [x29, #-44]
  43e0f8:	cmp	w9, #0x0
  43e0fc:	cset	w9, ge  // ge = tcont
  43e100:	str	x8, [sp, #720]
  43e104:	tbnz	w9, #0, 43e11c <readlinkat@plt+0x3b1ec>
  43e108:	ldurb	w8, [x29, #-25]
  43e10c:	mov	w9, #0x30                  	// #48
  43e110:	subs	w8, w9, w8
  43e114:	str	w8, [sp, #716]
  43e118:	b	43e128 <readlinkat@plt+0x3b1f8>
  43e11c:	ldurb	w8, [x29, #-25]
  43e120:	subs	w8, w8, #0x30
  43e124:	str	w8, [sp, #716]
  43e128:	ldr	w8, [sp, #716]
  43e12c:	ldr	x9, [sp, #720]
  43e130:	subs	x10, x9, w8, sxtw
  43e134:	ldur	x11, [x29, #-56]
  43e138:	cmp	x10, x11
  43e13c:	b.lt	43e410 <readlinkat@plt+0x3b4e0>  // b.tstop
  43e140:	b	43e314 <readlinkat@plt+0x3b3e4>
  43e144:	ldur	x8, [x29, #-56]
  43e148:	cmp	x8, #0x0
  43e14c:	cset	w9, ge  // ge = tcont
  43e150:	tbnz	w9, #0, 43e1e8 <readlinkat@plt+0x3b2b8>
  43e154:	ldur	w8, [x29, #-44]
  43e158:	cmp	w8, #0x0
  43e15c:	cset	w8, ge  // ge = tcont
  43e160:	tbnz	w8, #0, 43e178 <readlinkat@plt+0x3b248>
  43e164:	ldurb	w8, [x29, #-25]
  43e168:	mov	w9, #0x30                  	// #48
  43e16c:	subs	w8, w9, w8
  43e170:	str	w8, [sp, #712]
  43e174:	b	43e184 <readlinkat@plt+0x3b254>
  43e178:	ldurb	w8, [x29, #-25]
  43e17c:	subs	w8, w8, #0x30
  43e180:	str	w8, [sp, #712]
  43e184:	ldr	w8, [sp, #712]
  43e188:	mov	w0, w8
  43e18c:	sxtw	x9, w0
  43e190:	ldur	x10, [x29, #-56]
  43e194:	ldur	w8, [x29, #-44]
  43e198:	cmp	w8, #0x0
  43e19c:	cset	w8, ge  // ge = tcont
  43e1a0:	str	x9, [sp, #704]
  43e1a4:	str	x10, [sp, #696]
  43e1a8:	tbnz	w8, #0, 43e1c0 <readlinkat@plt+0x3b290>
  43e1ac:	ldurb	w8, [x29, #-25]
  43e1b0:	mov	w9, #0x30                  	// #48
  43e1b4:	subs	w8, w9, w8
  43e1b8:	str	w8, [sp, #692]
  43e1bc:	b	43e1cc <readlinkat@plt+0x3b29c>
  43e1c0:	ldurb	w8, [x29, #-25]
  43e1c4:	subs	w8, w8, #0x30
  43e1c8:	str	w8, [sp, #692]
  43e1cc:	ldr	w8, [sp, #692]
  43e1d0:	ldr	x9, [sp, #696]
  43e1d4:	add	x10, x9, w8, sxtw
  43e1d8:	ldr	x11, [sp, #704]
  43e1dc:	cmp	x11, x10
  43e1e0:	b.le	43e410 <readlinkat@plt+0x3b4e0>
  43e1e4:	b	43e314 <readlinkat@plt+0x3b3e4>
  43e1e8:	ldur	w8, [x29, #-44]
  43e1ec:	cmp	w8, #0x0
  43e1f0:	cset	w8, ge  // ge = tcont
  43e1f4:	tbnz	w8, #0, 43e20c <readlinkat@plt+0x3b2dc>
  43e1f8:	ldurb	w8, [x29, #-25]
  43e1fc:	mov	w9, #0x30                  	// #48
  43e200:	subs	w8, w9, w8
  43e204:	str	w8, [sp, #688]
  43e208:	b	43e218 <readlinkat@plt+0x3b2e8>
  43e20c:	ldurb	w8, [x29, #-25]
  43e210:	subs	w8, w8, #0x30
  43e214:	str	w8, [sp, #688]
  43e218:	ldr	w8, [sp, #688]
  43e21c:	cmp	w8, #0x0
  43e220:	cset	w8, ge  // ge = tcont
  43e224:	tbnz	w8, #0, 43e284 <readlinkat@plt+0x3b354>
  43e228:	ldur	x8, [x29, #-56]
  43e22c:	ldur	x9, [x29, #-56]
  43e230:	ldur	w10, [x29, #-44]
  43e234:	cmp	w10, #0x0
  43e238:	cset	w10, ge  // ge = tcont
  43e23c:	str	x8, [sp, #680]
  43e240:	str	x9, [sp, #672]
  43e244:	tbnz	w10, #0, 43e25c <readlinkat@plt+0x3b32c>
  43e248:	ldurb	w8, [x29, #-25]
  43e24c:	mov	w9, #0x30                  	// #48
  43e250:	subs	w8, w9, w8
  43e254:	str	w8, [sp, #668]
  43e258:	b	43e268 <readlinkat@plt+0x3b338>
  43e25c:	ldurb	w8, [x29, #-25]
  43e260:	subs	w8, w8, #0x30
  43e264:	str	w8, [sp, #668]
  43e268:	ldr	w8, [sp, #668]
  43e26c:	ldr	x9, [sp, #672]
  43e270:	add	x10, x9, w8, sxtw
  43e274:	ldr	x11, [sp, #680]
  43e278:	cmp	x11, x10
  43e27c:	b.le	43e410 <readlinkat@plt+0x3b4e0>
  43e280:	b	43e314 <readlinkat@plt+0x3b3e4>
  43e284:	ldur	x8, [x29, #-56]
  43e288:	ldur	w9, [x29, #-44]
  43e28c:	cmp	w9, #0x0
  43e290:	cset	w9, ge  // ge = tcont
  43e294:	str	x8, [sp, #656]
  43e298:	tbnz	w9, #0, 43e2b0 <readlinkat@plt+0x3b380>
  43e29c:	ldurb	w8, [x29, #-25]
  43e2a0:	mov	w9, #0x30                  	// #48
  43e2a4:	subs	w8, w9, w8
  43e2a8:	str	w8, [sp, #652]
  43e2ac:	b	43e2bc <readlinkat@plt+0x3b38c>
  43e2b0:	ldurb	w8, [x29, #-25]
  43e2b4:	subs	w8, w8, #0x30
  43e2b8:	str	w8, [sp, #652]
  43e2bc:	ldr	w8, [sp, #652]
  43e2c0:	ldr	x9, [sp, #656]
  43e2c4:	add	x10, x9, w8, sxtw
  43e2c8:	ldur	w8, [x29, #-44]
  43e2cc:	cmp	w8, #0x0
  43e2d0:	cset	w8, ge  // ge = tcont
  43e2d4:	str	x10, [sp, #640]
  43e2d8:	tbnz	w8, #0, 43e2f0 <readlinkat@plt+0x3b3c0>
  43e2dc:	ldurb	w8, [x29, #-25]
  43e2e0:	mov	w9, #0x30                  	// #48
  43e2e4:	subs	w8, w9, w8
  43e2e8:	str	w8, [sp, #636]
  43e2ec:	b	43e2fc <readlinkat@plt+0x3b3cc>
  43e2f0:	ldurb	w8, [x29, #-25]
  43e2f4:	subs	w8, w8, #0x30
  43e2f8:	str	w8, [sp, #636]
  43e2fc:	ldr	w8, [sp, #636]
  43e300:	mov	w0, w8
  43e304:	sxtw	x9, w0
  43e308:	ldr	x10, [sp, #640]
  43e30c:	cmp	x10, x9
  43e310:	b.lt	43e410 <readlinkat@plt+0x3b4e0>  // b.tstop
  43e314:	ldur	x8, [x29, #-56]
  43e318:	ldur	w9, [x29, #-44]
  43e31c:	cmp	w9, #0x0
  43e320:	cset	w9, ge  // ge = tcont
  43e324:	str	x8, [sp, #624]
  43e328:	tbnz	w9, #0, 43e340 <readlinkat@plt+0x3b410>
  43e32c:	ldurb	w8, [x29, #-25]
  43e330:	mov	w9, #0x30                  	// #48
  43e334:	subs	w8, w9, w8
  43e338:	str	w8, [sp, #620]
  43e33c:	b	43e34c <readlinkat@plt+0x3b41c>
  43e340:	ldurb	w8, [x29, #-25]
  43e344:	subs	w8, w8, #0x30
  43e348:	str	w8, [sp, #620]
  43e34c:	ldr	w8, [sp, #620]
  43e350:	ldr	x9, [sp, #624]
  43e354:	add	x10, x9, w8, sxtw
  43e358:	mov	x11, xzr
  43e35c:	mul	x10, x11, x10
  43e360:	subs	x10, x10, #0x1
  43e364:	cmp	x10, #0x0
  43e368:	cset	w8, ge  // ge = tcont
  43e36c:	tbnz	w8, #0, 43e3c0 <readlinkat@plt+0x3b490>
  43e370:	ldur	x8, [x29, #-56]
  43e374:	ldur	w9, [x29, #-44]
  43e378:	cmp	w9, #0x0
  43e37c:	cset	w9, ge  // ge = tcont
  43e380:	str	x8, [sp, #608]
  43e384:	tbnz	w9, #0, 43e39c <readlinkat@plt+0x3b46c>
  43e388:	ldurb	w8, [x29, #-25]
  43e38c:	mov	w9, #0x30                  	// #48
  43e390:	subs	w8, w9, w8
  43e394:	str	w8, [sp, #604]
  43e398:	b	43e3a8 <readlinkat@plt+0x3b478>
  43e39c:	ldurb	w8, [x29, #-25]
  43e3a0:	subs	w8, w8, #0x30
  43e3a4:	str	w8, [sp, #604]
  43e3a8:	ldr	w8, [sp, #604]
  43e3ac:	ldr	x9, [sp, #608]
  43e3b0:	add	x10, x9, w8, sxtw
  43e3b4:	mov	x11, #0x8000000000000000    	// #-9223372036854775808
  43e3b8:	cmp	x10, x11
  43e3bc:	b.lt	43e410 <readlinkat@plt+0x3b4e0>  // b.tstop
  43e3c0:	ldur	x8, [x29, #-56]
  43e3c4:	ldur	w9, [x29, #-44]
  43e3c8:	cmp	w9, #0x0
  43e3cc:	cset	w9, ge  // ge = tcont
  43e3d0:	str	x8, [sp, #592]
  43e3d4:	tbnz	w9, #0, 43e3ec <readlinkat@plt+0x3b4bc>
  43e3d8:	ldurb	w8, [x29, #-25]
  43e3dc:	mov	w9, #0x30                  	// #48
  43e3e0:	subs	w8, w9, w8
  43e3e4:	str	w8, [sp, #588]
  43e3e8:	b	43e3f8 <readlinkat@plt+0x3b4c8>
  43e3ec:	ldurb	w8, [x29, #-25]
  43e3f0:	subs	w8, w8, #0x30
  43e3f4:	str	w8, [sp, #588]
  43e3f8:	ldr	w8, [sp, #588]
  43e3fc:	ldr	x9, [sp, #592]
  43e400:	add	x10, x9, w8, sxtw
  43e404:	mov	x11, #0x7fffffffffffffff    	// #9223372036854775807
  43e408:	cmp	x11, x10
  43e40c:	b.ge	43e464 <readlinkat@plt+0x3b534>  // b.tcont
  43e410:	ldur	x8, [x29, #-56]
  43e414:	ldur	w9, [x29, #-44]
  43e418:	cmp	w9, #0x0
  43e41c:	cset	w9, ge  // ge = tcont
  43e420:	str	x8, [sp, #576]
  43e424:	tbnz	w9, #0, 43e43c <readlinkat@plt+0x3b50c>
  43e428:	ldurb	w8, [x29, #-25]
  43e42c:	mov	w9, #0x30                  	// #48
  43e430:	subs	w8, w9, w8
  43e434:	str	w8, [sp, #572]
  43e438:	b	43e448 <readlinkat@plt+0x3b518>
  43e43c:	ldurb	w8, [x29, #-25]
  43e440:	subs	w8, w8, #0x30
  43e444:	str	w8, [sp, #572]
  43e448:	ldr	w8, [sp, #572]
  43e44c:	ldr	x9, [sp, #576]
  43e450:	add	x10, x9, w8, sxtw
  43e454:	stur	x10, [x29, #-56]
  43e458:	ldur	w8, [x29, #-128]
  43e45c:	tbnz	w8, #0, 43f498 <readlinkat@plt+0x3c568>
  43e460:	b	43f4a4 <readlinkat@plt+0x3c574>
  43e464:	ldur	x8, [x29, #-56]
  43e468:	ldur	w9, [x29, #-44]
  43e46c:	cmp	w9, #0x0
  43e470:	cset	w9, ge  // ge = tcont
  43e474:	str	x8, [sp, #560]
  43e478:	tbnz	w9, #0, 43e490 <readlinkat@plt+0x3b560>
  43e47c:	ldurb	w8, [x29, #-25]
  43e480:	mov	w9, #0x30                  	// #48
  43e484:	subs	w8, w9, w8
  43e488:	str	w8, [sp, #556]
  43e48c:	b	43e49c <readlinkat@plt+0x3b56c>
  43e490:	ldurb	w8, [x29, #-25]
  43e494:	subs	w8, w8, #0x30
  43e498:	str	w8, [sp, #556]
  43e49c:	ldr	w8, [sp, #556]
  43e4a0:	ldr	x9, [sp, #560]
  43e4a4:	add	x10, x9, w8, sxtw
  43e4a8:	stur	x10, [x29, #-56]
  43e4ac:	ldur	w8, [x29, #-124]
  43e4b0:	tbnz	w8, #0, 43f498 <readlinkat@plt+0x3c568>
  43e4b4:	b	43f4a4 <readlinkat@plt+0x3c574>
  43e4b8:	ldur	w8, [x29, #-124]
  43e4bc:	tbnz	w8, #0, 43e4c4 <readlinkat@plt+0x3b594>
  43e4c0:	b	43ecc8 <readlinkat@plt+0x3bd98>
  43e4c4:	ldur	w8, [x29, #-44]
  43e4c8:	cmp	w8, #0x0
  43e4cc:	cset	w8, ge  // ge = tcont
  43e4d0:	tbnz	w8, #0, 43e4e8 <readlinkat@plt+0x3b5b8>
  43e4d4:	ldurb	w8, [x29, #-25]
  43e4d8:	mov	w9, #0x30                  	// #48
  43e4dc:	subs	w8, w9, w8
  43e4e0:	str	w8, [sp, #552]
  43e4e4:	b	43e4f4 <readlinkat@plt+0x3b5c4>
  43e4e8:	ldurb	w8, [x29, #-25]
  43e4ec:	subs	w8, w8, #0x30
  43e4f0:	str	w8, [sp, #552]
  43e4f4:	ldr	w8, [sp, #552]
  43e4f8:	mov	w0, w8
  43e4fc:	sxtw	x9, w0
  43e500:	mov	x10, xzr
  43e504:	mul	x9, x10, x9
  43e508:	ldur	x11, [x29, #-56]
  43e50c:	add	x9, x9, x11
  43e510:	mul	x9, x10, x9
  43e514:	subs	x9, x9, #0x1
  43e518:	cmp	x9, #0x0
  43e51c:	cset	w8, ge  // ge = tcont
  43e520:	tbnz	w8, #0, 43e598 <readlinkat@plt+0x3b668>
  43e524:	ldur	w8, [x29, #-44]
  43e528:	cmp	w8, #0x0
  43e52c:	cset	w8, ge  // ge = tcont
  43e530:	tbnz	w8, #0, 43e548 <readlinkat@plt+0x3b618>
  43e534:	ldurb	w8, [x29, #-25]
  43e538:	mov	w9, #0x30                  	// #48
  43e53c:	subs	w8, w9, w8
  43e540:	str	w8, [sp, #548]
  43e544:	b	43e554 <readlinkat@plt+0x3b624>
  43e548:	ldurb	w8, [x29, #-25]
  43e54c:	subs	w8, w8, #0x30
  43e550:	str	w8, [sp, #548]
  43e554:	ldr	w8, [sp, #548]
  43e558:	mov	w0, w8
  43e55c:	sxtw	x9, w0
  43e560:	mov	x10, xzr
  43e564:	mul	x9, x10, x9
  43e568:	ldur	x11, [x29, #-56]
  43e56c:	add	x9, x9, x11
  43e570:	mul	x9, x10, x9
  43e574:	add	x9, x9, #0x1
  43e578:	lsl	x9, x9, #62
  43e57c:	subs	x9, x9, #0x1
  43e580:	mov	x10, #0x2                   	// #2
  43e584:	mul	x9, x9, x10
  43e588:	add	x9, x9, #0x1
  43e58c:	mvn	x9, x9
  43e590:	str	x9, [sp, #536]
  43e594:	b	43e5f0 <readlinkat@plt+0x3b6c0>
  43e598:	ldur	w8, [x29, #-44]
  43e59c:	cmp	w8, #0x0
  43e5a0:	cset	w8, ge  // ge = tcont
  43e5a4:	tbnz	w8, #0, 43e5bc <readlinkat@plt+0x3b68c>
  43e5a8:	ldurb	w8, [x29, #-25]
  43e5ac:	mov	w9, #0x30                  	// #48
  43e5b0:	subs	w8, w9, w8
  43e5b4:	str	w8, [sp, #532]
  43e5b8:	b	43e5c8 <readlinkat@plt+0x3b698>
  43e5bc:	ldurb	w8, [x29, #-25]
  43e5c0:	subs	w8, w8, #0x30
  43e5c4:	str	w8, [sp, #532]
  43e5c8:	ldr	w8, [sp, #532]
  43e5cc:	mov	w0, w8
  43e5d0:	sxtw	x9, w0
  43e5d4:	mov	x10, xzr
  43e5d8:	mul	x9, x10, x9
  43e5dc:	ldur	x11, [x29, #-56]
  43e5e0:	add	x9, x9, x11
  43e5e4:	mul	x9, x10, x9
  43e5e8:	add	x9, x9, #0x0
  43e5ec:	str	x9, [sp, #536]
  43e5f0:	ldr	x8, [sp, #536]
  43e5f4:	cmp	x8, #0x0
  43e5f8:	cset	w9, ge  // ge = tcont
  43e5fc:	tbnz	w9, #0, 43e94c <readlinkat@plt+0x3ba1c>
  43e600:	ldur	w8, [x29, #-44]
  43e604:	cmp	w8, #0x0
  43e608:	cset	w8, ge  // ge = tcont
  43e60c:	tbnz	w8, #0, 43e624 <readlinkat@plt+0x3b6f4>
  43e610:	ldurb	w8, [x29, #-25]
  43e614:	mov	w9, #0x30                  	// #48
  43e618:	subs	w8, w9, w8
  43e61c:	str	w8, [sp, #528]
  43e620:	b	43e630 <readlinkat@plt+0x3b700>
  43e624:	ldurb	w8, [x29, #-25]
  43e628:	subs	w8, w8, #0x30
  43e62c:	str	w8, [sp, #528]
  43e630:	ldr	w8, [sp, #528]
  43e634:	mov	w0, w8
  43e638:	sxtw	x9, w0
  43e63c:	cmp	x9, #0x0
  43e640:	cset	w8, ge  // ge = tcont
  43e644:	tbnz	w8, #0, 43e7d0 <readlinkat@plt+0x3b8a0>
  43e648:	ldur	x8, [x29, #-56]
  43e64c:	ldur	w9, [x29, #-44]
  43e650:	cmp	w9, #0x0
  43e654:	cset	w9, ge  // ge = tcont
  43e658:	str	x8, [sp, #520]
  43e65c:	tbnz	w9, #0, 43e674 <readlinkat@plt+0x3b744>
  43e660:	ldurb	w8, [x29, #-25]
  43e664:	mov	w9, #0x30                  	// #48
  43e668:	subs	w8, w9, w8
  43e66c:	str	w8, [sp, #516]
  43e670:	b	43e680 <readlinkat@plt+0x3b750>
  43e674:	ldurb	w8, [x29, #-25]
  43e678:	subs	w8, w8, #0x30
  43e67c:	str	w8, [sp, #516]
  43e680:	ldr	w8, [sp, #516]
  43e684:	mov	w0, w8
  43e688:	sxtw	x9, w0
  43e68c:	mov	x10, xzr
  43e690:	mul	x9, x10, x9
  43e694:	ldur	x11, [x29, #-56]
  43e698:	add	x9, x9, x11
  43e69c:	mul	x9, x10, x9
  43e6a0:	subs	x9, x9, #0x1
  43e6a4:	cmp	x9, #0x0
  43e6a8:	cset	w8, ge  // ge = tcont
  43e6ac:	tbnz	w8, #0, 43e724 <readlinkat@plt+0x3b7f4>
  43e6b0:	ldur	w8, [x29, #-44]
  43e6b4:	cmp	w8, #0x0
  43e6b8:	cset	w8, ge  // ge = tcont
  43e6bc:	tbnz	w8, #0, 43e6d4 <readlinkat@plt+0x3b7a4>
  43e6c0:	ldurb	w8, [x29, #-25]
  43e6c4:	mov	w9, #0x30                  	// #48
  43e6c8:	subs	w8, w9, w8
  43e6cc:	str	w8, [sp, #512]
  43e6d0:	b	43e6e0 <readlinkat@plt+0x3b7b0>
  43e6d4:	ldurb	w8, [x29, #-25]
  43e6d8:	subs	w8, w8, #0x30
  43e6dc:	str	w8, [sp, #512]
  43e6e0:	ldr	w8, [sp, #512]
  43e6e4:	mov	w0, w8
  43e6e8:	sxtw	x9, w0
  43e6ec:	mov	x10, xzr
  43e6f0:	mul	x9, x10, x9
  43e6f4:	ldur	x11, [x29, #-56]
  43e6f8:	add	x9, x9, x11
  43e6fc:	mul	x9, x10, x9
  43e700:	add	x9, x9, #0x1
  43e704:	lsl	x9, x9, #62
  43e708:	subs	x9, x9, #0x1
  43e70c:	mov	x10, #0x2                   	// #2
  43e710:	mul	x9, x9, x10
  43e714:	add	x9, x9, #0x1
  43e718:	mvn	x9, x9
  43e71c:	str	x9, [sp, #504]
  43e720:	b	43e77c <readlinkat@plt+0x3b84c>
  43e724:	ldur	w8, [x29, #-44]
  43e728:	cmp	w8, #0x0
  43e72c:	cset	w8, ge  // ge = tcont
  43e730:	tbnz	w8, #0, 43e748 <readlinkat@plt+0x3b818>
  43e734:	ldurb	w8, [x29, #-25]
  43e738:	mov	w9, #0x30                  	// #48
  43e73c:	subs	w8, w9, w8
  43e740:	str	w8, [sp, #500]
  43e744:	b	43e754 <readlinkat@plt+0x3b824>
  43e748:	ldurb	w8, [x29, #-25]
  43e74c:	subs	w8, w8, #0x30
  43e750:	str	w8, [sp, #500]
  43e754:	ldr	w8, [sp, #500]
  43e758:	mov	w0, w8
  43e75c:	sxtw	x9, w0
  43e760:	mov	x10, xzr
  43e764:	mul	x9, x10, x9
  43e768:	ldur	x11, [x29, #-56]
  43e76c:	add	x9, x9, x11
  43e770:	mul	x9, x10, x9
  43e774:	add	x9, x9, #0x0
  43e778:	str	x9, [sp, #504]
  43e77c:	ldr	x8, [sp, #504]
  43e780:	ldur	w9, [x29, #-44]
  43e784:	cmp	w9, #0x0
  43e788:	cset	w9, ge  // ge = tcont
  43e78c:	str	x8, [sp, #488]
  43e790:	tbnz	w9, #0, 43e7a8 <readlinkat@plt+0x3b878>
  43e794:	ldurb	w8, [x29, #-25]
  43e798:	mov	w9, #0x30                  	// #48
  43e79c:	subs	w8, w9, w8
  43e7a0:	str	w8, [sp, #484]
  43e7a4:	b	43e7b4 <readlinkat@plt+0x3b884>
  43e7a8:	ldurb	w8, [x29, #-25]
  43e7ac:	subs	w8, w8, #0x30
  43e7b0:	str	w8, [sp, #484]
  43e7b4:	ldr	w8, [sp, #484]
  43e7b8:	ldr	x9, [sp, #488]
  43e7bc:	subs	x10, x9, w8, sxtw
  43e7c0:	ldr	x11, [sp, #520]
  43e7c4:	cmp	x11, x10
  43e7c8:	b.lt	43ec20 <readlinkat@plt+0x3bcf0>  // b.tstop
  43e7cc:	b	43eb24 <readlinkat@plt+0x3bbf4>
  43e7d0:	ldur	w8, [x29, #-44]
  43e7d4:	cmp	w8, #0x0
  43e7d8:	cset	w8, ge  // ge = tcont
  43e7dc:	tbnz	w8, #0, 43e7f4 <readlinkat@plt+0x3b8c4>
  43e7e0:	ldurb	w8, [x29, #-25]
  43e7e4:	mov	w9, #0x30                  	// #48
  43e7e8:	subs	w8, w9, w8
  43e7ec:	str	w8, [sp, #480]
  43e7f0:	b	43e800 <readlinkat@plt+0x3b8d0>
  43e7f4:	ldurb	w8, [x29, #-25]
  43e7f8:	subs	w8, w8, #0x30
  43e7fc:	str	w8, [sp, #480]
  43e800:	ldr	w8, [sp, #480]
  43e804:	mov	w0, w8
  43e808:	sxtw	x9, w0
  43e80c:	mov	x10, xzr
  43e810:	mul	x9, x10, x9
  43e814:	ldur	x11, [x29, #-56]
  43e818:	add	x9, x9, x11
  43e81c:	mul	x9, x10, x9
  43e820:	subs	x9, x9, #0x1
  43e824:	cmp	x9, #0x0
  43e828:	cset	w8, ge  // ge = tcont
  43e82c:	tbnz	w8, #0, 43e8a0 <readlinkat@plt+0x3b970>
  43e830:	ldur	w8, [x29, #-44]
  43e834:	cmp	w8, #0x0
  43e838:	cset	w8, ge  // ge = tcont
  43e83c:	tbnz	w8, #0, 43e854 <readlinkat@plt+0x3b924>
  43e840:	ldurb	w8, [x29, #-25]
  43e844:	mov	w9, #0x30                  	// #48
  43e848:	subs	w8, w9, w8
  43e84c:	str	w8, [sp, #476]
  43e850:	b	43e860 <readlinkat@plt+0x3b930>
  43e854:	ldurb	w8, [x29, #-25]
  43e858:	subs	w8, w8, #0x30
  43e85c:	str	w8, [sp, #476]
  43e860:	ldr	w8, [sp, #476]
  43e864:	mov	w0, w8
  43e868:	sxtw	x9, w0
  43e86c:	mov	x10, xzr
  43e870:	mul	x9, x10, x9
  43e874:	ldur	x11, [x29, #-56]
  43e878:	add	x9, x9, x11
  43e87c:	mul	x9, x10, x9
  43e880:	add	x9, x9, #0x1
  43e884:	lsl	x9, x9, #62
  43e888:	subs	x9, x9, #0x1
  43e88c:	mov	x10, #0x2                   	// #2
  43e890:	mul	x9, x9, x10
  43e894:	add	x9, x9, #0x1
  43e898:	str	x9, [sp, #464]
  43e89c:	b	43e8f8 <readlinkat@plt+0x3b9c8>
  43e8a0:	ldur	w8, [x29, #-44]
  43e8a4:	cmp	w8, #0x0
  43e8a8:	cset	w8, ge  // ge = tcont
  43e8ac:	tbnz	w8, #0, 43e8c4 <readlinkat@plt+0x3b994>
  43e8b0:	ldurb	w8, [x29, #-25]
  43e8b4:	mov	w9, #0x30                  	// #48
  43e8b8:	subs	w8, w9, w8
  43e8bc:	str	w8, [sp, #460]
  43e8c0:	b	43e8d0 <readlinkat@plt+0x3b9a0>
  43e8c4:	ldurb	w8, [x29, #-25]
  43e8c8:	subs	w8, w8, #0x30
  43e8cc:	str	w8, [sp, #460]
  43e8d0:	ldr	w8, [sp, #460]
  43e8d4:	mov	w0, w8
  43e8d8:	sxtw	x9, w0
  43e8dc:	mov	x10, xzr
  43e8e0:	mul	x9, x10, x9
  43e8e4:	ldur	x11, [x29, #-56]
  43e8e8:	add	x9, x9, x11
  43e8ec:	mul	x9, x10, x9
  43e8f0:	subs	x9, x9, #0x1
  43e8f4:	str	x9, [sp, #464]
  43e8f8:	ldr	x8, [sp, #464]
  43e8fc:	ldur	w9, [x29, #-44]
  43e900:	cmp	w9, #0x0
  43e904:	cset	w9, ge  // ge = tcont
  43e908:	str	x8, [sp, #448]
  43e90c:	tbnz	w9, #0, 43e924 <readlinkat@plt+0x3b9f4>
  43e910:	ldurb	w8, [x29, #-25]
  43e914:	mov	w9, #0x30                  	// #48
  43e918:	subs	w8, w9, w8
  43e91c:	str	w8, [sp, #444]
  43e920:	b	43e930 <readlinkat@plt+0x3ba00>
  43e924:	ldurb	w8, [x29, #-25]
  43e928:	subs	w8, w8, #0x30
  43e92c:	str	w8, [sp, #444]
  43e930:	ldr	w8, [sp, #444]
  43e934:	ldr	x9, [sp, #448]
  43e938:	subs	x10, x9, w8, sxtw
  43e93c:	ldur	x11, [x29, #-56]
  43e940:	cmp	x10, x11
  43e944:	b.lt	43ec20 <readlinkat@plt+0x3bcf0>  // b.tstop
  43e948:	b	43eb24 <readlinkat@plt+0x3bbf4>
  43e94c:	ldur	x8, [x29, #-56]
  43e950:	cmp	x8, #0x0
  43e954:	cset	w9, ge  // ge = tcont
  43e958:	tbnz	w9, #0, 43e9f0 <readlinkat@plt+0x3bac0>
  43e95c:	ldur	w8, [x29, #-44]
  43e960:	cmp	w8, #0x0
  43e964:	cset	w8, ge  // ge = tcont
  43e968:	tbnz	w8, #0, 43e980 <readlinkat@plt+0x3ba50>
  43e96c:	ldurb	w8, [x29, #-25]
  43e970:	mov	w9, #0x30                  	// #48
  43e974:	subs	w8, w9, w8
  43e978:	str	w8, [sp, #440]
  43e97c:	b	43e98c <readlinkat@plt+0x3ba5c>
  43e980:	ldurb	w8, [x29, #-25]
  43e984:	subs	w8, w8, #0x30
  43e988:	str	w8, [sp, #440]
  43e98c:	ldr	w8, [sp, #440]
  43e990:	mov	w0, w8
  43e994:	sxtw	x9, w0
  43e998:	ldur	x10, [x29, #-56]
  43e99c:	ldur	w8, [x29, #-44]
  43e9a0:	cmp	w8, #0x0
  43e9a4:	cset	w8, ge  // ge = tcont
  43e9a8:	str	x9, [sp, #432]
  43e9ac:	str	x10, [sp, #424]
  43e9b0:	tbnz	w8, #0, 43e9c8 <readlinkat@plt+0x3ba98>
  43e9b4:	ldurb	w8, [x29, #-25]
  43e9b8:	mov	w9, #0x30                  	// #48
  43e9bc:	subs	w8, w9, w8
  43e9c0:	str	w8, [sp, #420]
  43e9c4:	b	43e9d4 <readlinkat@plt+0x3baa4>
  43e9c8:	ldurb	w8, [x29, #-25]
  43e9cc:	subs	w8, w8, #0x30
  43e9d0:	str	w8, [sp, #420]
  43e9d4:	ldr	w8, [sp, #420]
  43e9d8:	ldr	x9, [sp, #424]
  43e9dc:	add	x10, x9, w8, sxtw
  43e9e0:	ldr	x11, [sp, #432]
  43e9e4:	cmp	x11, x10
  43e9e8:	b.le	43ec20 <readlinkat@plt+0x3bcf0>
  43e9ec:	b	43eb24 <readlinkat@plt+0x3bbf4>
  43e9f0:	ldur	w8, [x29, #-44]
  43e9f4:	cmp	w8, #0x0
  43e9f8:	cset	w8, ge  // ge = tcont
  43e9fc:	tbnz	w8, #0, 43ea14 <readlinkat@plt+0x3bae4>
  43ea00:	ldurb	w8, [x29, #-25]
  43ea04:	mov	w9, #0x30                  	// #48
  43ea08:	subs	w8, w9, w8
  43ea0c:	str	w8, [sp, #416]
  43ea10:	b	43ea20 <readlinkat@plt+0x3baf0>
  43ea14:	ldurb	w8, [x29, #-25]
  43ea18:	subs	w8, w8, #0x30
  43ea1c:	str	w8, [sp, #416]
  43ea20:	ldr	w8, [sp, #416]
  43ea24:	mov	w0, w8
  43ea28:	sxtw	x9, w0
  43ea2c:	cmp	x9, #0x0
  43ea30:	cset	w8, ge  // ge = tcont
  43ea34:	tbnz	w8, #0, 43ea94 <readlinkat@plt+0x3bb64>
  43ea38:	ldur	x8, [x29, #-56]
  43ea3c:	ldur	x9, [x29, #-56]
  43ea40:	ldur	w10, [x29, #-44]
  43ea44:	cmp	w10, #0x0
  43ea48:	cset	w10, ge  // ge = tcont
  43ea4c:	str	x8, [sp, #408]
  43ea50:	str	x9, [sp, #400]
  43ea54:	tbnz	w10, #0, 43ea6c <readlinkat@plt+0x3bb3c>
  43ea58:	ldurb	w8, [x29, #-25]
  43ea5c:	mov	w9, #0x30                  	// #48
  43ea60:	subs	w8, w9, w8
  43ea64:	str	w8, [sp, #396]
  43ea68:	b	43ea78 <readlinkat@plt+0x3bb48>
  43ea6c:	ldurb	w8, [x29, #-25]
  43ea70:	subs	w8, w8, #0x30
  43ea74:	str	w8, [sp, #396]
  43ea78:	ldr	w8, [sp, #396]
  43ea7c:	ldr	x9, [sp, #400]
  43ea80:	add	x10, x9, w8, sxtw
  43ea84:	ldr	x11, [sp, #408]
  43ea88:	cmp	x11, x10
  43ea8c:	b.le	43ec20 <readlinkat@plt+0x3bcf0>
  43ea90:	b	43eb24 <readlinkat@plt+0x3bbf4>
  43ea94:	ldur	x8, [x29, #-56]
  43ea98:	ldur	w9, [x29, #-44]
  43ea9c:	cmp	w9, #0x0
  43eaa0:	cset	w9, ge  // ge = tcont
  43eaa4:	str	x8, [sp, #384]
  43eaa8:	tbnz	w9, #0, 43eac0 <readlinkat@plt+0x3bb90>
  43eaac:	ldurb	w8, [x29, #-25]
  43eab0:	mov	w9, #0x30                  	// #48
  43eab4:	subs	w8, w9, w8
  43eab8:	str	w8, [sp, #380]
  43eabc:	b	43eacc <readlinkat@plt+0x3bb9c>
  43eac0:	ldurb	w8, [x29, #-25]
  43eac4:	subs	w8, w8, #0x30
  43eac8:	str	w8, [sp, #380]
  43eacc:	ldr	w8, [sp, #380]
  43ead0:	ldr	x9, [sp, #384]
  43ead4:	add	x10, x9, w8, sxtw
  43ead8:	ldur	w8, [x29, #-44]
  43eadc:	cmp	w8, #0x0
  43eae0:	cset	w8, ge  // ge = tcont
  43eae4:	str	x10, [sp, #368]
  43eae8:	tbnz	w8, #0, 43eb00 <readlinkat@plt+0x3bbd0>
  43eaec:	ldurb	w8, [x29, #-25]
  43eaf0:	mov	w9, #0x30                  	// #48
  43eaf4:	subs	w8, w9, w8
  43eaf8:	str	w8, [sp, #364]
  43eafc:	b	43eb0c <readlinkat@plt+0x3bbdc>
  43eb00:	ldurb	w8, [x29, #-25]
  43eb04:	subs	w8, w8, #0x30
  43eb08:	str	w8, [sp, #364]
  43eb0c:	ldr	w8, [sp, #364]
  43eb10:	mov	w0, w8
  43eb14:	sxtw	x9, w0
  43eb18:	ldr	x10, [sp, #368]
  43eb1c:	cmp	x10, x9
  43eb20:	b.lt	43ec20 <readlinkat@plt+0x3bcf0>  // b.tstop
  43eb24:	ldur	x8, [x29, #-56]
  43eb28:	ldur	w9, [x29, #-44]
  43eb2c:	cmp	w9, #0x0
  43eb30:	cset	w9, ge  // ge = tcont
  43eb34:	str	x8, [sp, #352]
  43eb38:	tbnz	w9, #0, 43eb50 <readlinkat@plt+0x3bc20>
  43eb3c:	ldurb	w8, [x29, #-25]
  43eb40:	mov	w9, #0x30                  	// #48
  43eb44:	subs	w8, w9, w8
  43eb48:	str	w8, [sp, #348]
  43eb4c:	b	43eb5c <readlinkat@plt+0x3bc2c>
  43eb50:	ldurb	w8, [x29, #-25]
  43eb54:	subs	w8, w8, #0x30
  43eb58:	str	w8, [sp, #348]
  43eb5c:	ldr	w8, [sp, #348]
  43eb60:	ldr	x9, [sp, #352]
  43eb64:	add	x10, x9, w8, sxtw
  43eb68:	mov	x11, xzr
  43eb6c:	mul	x10, x11, x10
  43eb70:	subs	x10, x10, #0x1
  43eb74:	cmp	x10, #0x0
  43eb78:	cset	w8, ge  // ge = tcont
  43eb7c:	tbnz	w8, #0, 43ebd0 <readlinkat@plt+0x3bca0>
  43eb80:	ldur	x8, [x29, #-56]
  43eb84:	ldur	w9, [x29, #-44]
  43eb88:	cmp	w9, #0x0
  43eb8c:	cset	w9, ge  // ge = tcont
  43eb90:	str	x8, [sp, #336]
  43eb94:	tbnz	w9, #0, 43ebac <readlinkat@plt+0x3bc7c>
  43eb98:	ldurb	w8, [x29, #-25]
  43eb9c:	mov	w9, #0x30                  	// #48
  43eba0:	subs	w8, w9, w8
  43eba4:	str	w8, [sp, #332]
  43eba8:	b	43ebb8 <readlinkat@plt+0x3bc88>
  43ebac:	ldurb	w8, [x29, #-25]
  43ebb0:	subs	w8, w8, #0x30
  43ebb4:	str	w8, [sp, #332]
  43ebb8:	ldr	w8, [sp, #332]
  43ebbc:	ldr	x9, [sp, #336]
  43ebc0:	add	x10, x9, w8, sxtw
  43ebc4:	mov	x11, #0x8000000000000000    	// #-9223372036854775808
  43ebc8:	cmp	x10, x11
  43ebcc:	b.lt	43ec20 <readlinkat@plt+0x3bcf0>  // b.tstop
  43ebd0:	ldur	x8, [x29, #-56]
  43ebd4:	ldur	w9, [x29, #-44]
  43ebd8:	cmp	w9, #0x0
  43ebdc:	cset	w9, ge  // ge = tcont
  43ebe0:	str	x8, [sp, #320]
  43ebe4:	tbnz	w9, #0, 43ebfc <readlinkat@plt+0x3bccc>
  43ebe8:	ldurb	w8, [x29, #-25]
  43ebec:	mov	w9, #0x30                  	// #48
  43ebf0:	subs	w8, w9, w8
  43ebf4:	str	w8, [sp, #316]
  43ebf8:	b	43ec08 <readlinkat@plt+0x3bcd8>
  43ebfc:	ldurb	w8, [x29, #-25]
  43ec00:	subs	w8, w8, #0x30
  43ec04:	str	w8, [sp, #316]
  43ec08:	ldr	w8, [sp, #316]
  43ec0c:	ldr	x9, [sp, #320]
  43ec10:	add	x10, x9, w8, sxtw
  43ec14:	mov	x11, #0x7fffffffffffffff    	// #9223372036854775807
  43ec18:	cmp	x11, x10
  43ec1c:	b.ge	43ec74 <readlinkat@plt+0x3bd44>  // b.tcont
  43ec20:	ldur	x8, [x29, #-56]
  43ec24:	ldur	w9, [x29, #-44]
  43ec28:	cmp	w9, #0x0
  43ec2c:	cset	w9, ge  // ge = tcont
  43ec30:	str	x8, [sp, #304]
  43ec34:	tbnz	w9, #0, 43ec4c <readlinkat@plt+0x3bd1c>
  43ec38:	ldurb	w8, [x29, #-25]
  43ec3c:	mov	w9, #0x30                  	// #48
  43ec40:	subs	w8, w9, w8
  43ec44:	str	w8, [sp, #300]
  43ec48:	b	43ec58 <readlinkat@plt+0x3bd28>
  43ec4c:	ldurb	w8, [x29, #-25]
  43ec50:	subs	w8, w8, #0x30
  43ec54:	str	w8, [sp, #300]
  43ec58:	ldr	w8, [sp, #300]
  43ec5c:	ldr	x9, [sp, #304]
  43ec60:	add	x10, x9, w8, sxtw
  43ec64:	stur	x10, [x29, #-56]
  43ec68:	ldur	w8, [x29, #-128]
  43ec6c:	tbnz	w8, #0, 43f498 <readlinkat@plt+0x3c568>
  43ec70:	b	43f4a4 <readlinkat@plt+0x3c574>
  43ec74:	ldur	x8, [x29, #-56]
  43ec78:	ldur	w9, [x29, #-44]
  43ec7c:	cmp	w9, #0x0
  43ec80:	cset	w9, ge  // ge = tcont
  43ec84:	str	x8, [sp, #288]
  43ec88:	tbnz	w9, #0, 43eca0 <readlinkat@plt+0x3bd70>
  43ec8c:	ldurb	w8, [x29, #-25]
  43ec90:	mov	w9, #0x30                  	// #48
  43ec94:	subs	w8, w9, w8
  43ec98:	str	w8, [sp, #284]
  43ec9c:	b	43ecac <readlinkat@plt+0x3bd7c>
  43eca0:	ldurb	w8, [x29, #-25]
  43eca4:	subs	w8, w8, #0x30
  43eca8:	str	w8, [sp, #284]
  43ecac:	ldr	w8, [sp, #284]
  43ecb0:	ldr	x9, [sp, #288]
  43ecb4:	add	x10, x9, w8, sxtw
  43ecb8:	stur	x10, [x29, #-56]
  43ecbc:	ldur	w8, [x29, #-124]
  43ecc0:	tbnz	w8, #0, 43f498 <readlinkat@plt+0x3c568>
  43ecc4:	b	43f4a4 <readlinkat@plt+0x3c574>
  43ecc8:	ldur	w8, [x29, #-44]
  43eccc:	cmp	w8, #0x0
  43ecd0:	cset	w8, ge  // ge = tcont
  43ecd4:	tbnz	w8, #0, 43ecec <readlinkat@plt+0x3bdbc>
  43ecd8:	ldurb	w8, [x29, #-25]
  43ecdc:	mov	w9, #0x30                  	// #48
  43ece0:	subs	w8, w9, w8
  43ece4:	str	w8, [sp, #280]
  43ece8:	b	43ecf8 <readlinkat@plt+0x3bdc8>
  43ecec:	ldurb	w8, [x29, #-25]
  43ecf0:	subs	w8, w8, #0x30
  43ecf4:	str	w8, [sp, #280]
  43ecf8:	ldr	w8, [sp, #280]
  43ecfc:	mov	w9, wzr
  43ed00:	mul	w8, w9, w8
  43ed04:	ldur	x10, [x29, #-56]
  43ed08:	add	x10, x10, w8, sxtw
  43ed0c:	mov	x11, xzr
  43ed10:	mul	x10, x11, x10
  43ed14:	subs	x10, x10, #0x1
  43ed18:	cmp	x10, #0x0
  43ed1c:	cset	w8, ge  // ge = tcont
  43ed20:	tbnz	w8, #0, 43ed94 <readlinkat@plt+0x3be64>
  43ed24:	ldur	w8, [x29, #-44]
  43ed28:	cmp	w8, #0x0
  43ed2c:	cset	w8, ge  // ge = tcont
  43ed30:	tbnz	w8, #0, 43ed48 <readlinkat@plt+0x3be18>
  43ed34:	ldurb	w8, [x29, #-25]
  43ed38:	mov	w9, #0x30                  	// #48
  43ed3c:	subs	w8, w9, w8
  43ed40:	str	w8, [sp, #276]
  43ed44:	b	43ed54 <readlinkat@plt+0x3be24>
  43ed48:	ldurb	w8, [x29, #-25]
  43ed4c:	subs	w8, w8, #0x30
  43ed50:	str	w8, [sp, #276]
  43ed54:	ldr	w8, [sp, #276]
  43ed58:	mov	w9, wzr
  43ed5c:	mul	w8, w9, w8
  43ed60:	ldur	x10, [x29, #-56]
  43ed64:	add	x10, x10, w8, sxtw
  43ed68:	mov	x11, xzr
  43ed6c:	mul	x10, x11, x10
  43ed70:	add	x10, x10, #0x1
  43ed74:	lsl	x10, x10, #62
  43ed78:	subs	x10, x10, #0x1
  43ed7c:	mov	x11, #0x2                   	// #2
  43ed80:	mul	x10, x10, x11
  43ed84:	add	x10, x10, #0x1
  43ed88:	mvn	x10, x10
  43ed8c:	str	x10, [sp, #264]
  43ed90:	b	43ede8 <readlinkat@plt+0x3beb8>
  43ed94:	ldur	w8, [x29, #-44]
  43ed98:	cmp	w8, #0x0
  43ed9c:	cset	w8, ge  // ge = tcont
  43eda0:	tbnz	w8, #0, 43edb8 <readlinkat@plt+0x3be88>
  43eda4:	ldurb	w8, [x29, #-25]
  43eda8:	mov	w9, #0x30                  	// #48
  43edac:	subs	w8, w9, w8
  43edb0:	str	w8, [sp, #260]
  43edb4:	b	43edc4 <readlinkat@plt+0x3be94>
  43edb8:	ldurb	w8, [x29, #-25]
  43edbc:	subs	w8, w8, #0x30
  43edc0:	str	w8, [sp, #260]
  43edc4:	ldr	w8, [sp, #260]
  43edc8:	mov	w9, wzr
  43edcc:	mul	w8, w9, w8
  43edd0:	ldur	x10, [x29, #-56]
  43edd4:	add	x10, x10, w8, sxtw
  43edd8:	mov	x11, xzr
  43eddc:	mul	x10, x11, x10
  43ede0:	add	x10, x10, #0x0
  43ede4:	str	x10, [sp, #264]
  43ede8:	ldr	x8, [sp, #264]
  43edec:	cmp	x8, #0x0
  43edf0:	cset	w9, ge  // ge = tcont
  43edf4:	tbnz	w9, #0, 43f124 <readlinkat@plt+0x3c1f4>
  43edf8:	ldur	w8, [x29, #-44]
  43edfc:	cmp	w8, #0x0
  43ee00:	cset	w8, ge  // ge = tcont
  43ee04:	tbnz	w8, #0, 43ee1c <readlinkat@plt+0x3beec>
  43ee08:	ldurb	w8, [x29, #-25]
  43ee0c:	mov	w9, #0x30                  	// #48
  43ee10:	subs	w8, w9, w8
  43ee14:	str	w8, [sp, #256]
  43ee18:	b	43ee28 <readlinkat@plt+0x3bef8>
  43ee1c:	ldurb	w8, [x29, #-25]
  43ee20:	subs	w8, w8, #0x30
  43ee24:	str	w8, [sp, #256]
  43ee28:	ldr	w8, [sp, #256]
  43ee2c:	cmp	w8, #0x0
  43ee30:	cset	w8, ge  // ge = tcont
  43ee34:	tbnz	w8, #0, 43efb4 <readlinkat@plt+0x3c084>
  43ee38:	ldur	x8, [x29, #-56]
  43ee3c:	ldur	w9, [x29, #-44]
  43ee40:	cmp	w9, #0x0
  43ee44:	cset	w9, ge  // ge = tcont
  43ee48:	str	x8, [sp, #248]
  43ee4c:	tbnz	w9, #0, 43ee64 <readlinkat@plt+0x3bf34>
  43ee50:	ldurb	w8, [x29, #-25]
  43ee54:	mov	w9, #0x30                  	// #48
  43ee58:	subs	w8, w9, w8
  43ee5c:	str	w8, [sp, #244]
  43ee60:	b	43ee70 <readlinkat@plt+0x3bf40>
  43ee64:	ldurb	w8, [x29, #-25]
  43ee68:	subs	w8, w8, #0x30
  43ee6c:	str	w8, [sp, #244]
  43ee70:	ldr	w8, [sp, #244]
  43ee74:	mov	w9, wzr
  43ee78:	mul	w8, w9, w8
  43ee7c:	ldur	x10, [x29, #-56]
  43ee80:	add	x10, x10, w8, sxtw
  43ee84:	mov	x11, xzr
  43ee88:	mul	x10, x11, x10
  43ee8c:	subs	x10, x10, #0x1
  43ee90:	cmp	x10, #0x0
  43ee94:	cset	w8, ge  // ge = tcont
  43ee98:	tbnz	w8, #0, 43ef0c <readlinkat@plt+0x3bfdc>
  43ee9c:	ldur	w8, [x29, #-44]
  43eea0:	cmp	w8, #0x0
  43eea4:	cset	w8, ge  // ge = tcont
  43eea8:	tbnz	w8, #0, 43eec0 <readlinkat@plt+0x3bf90>
  43eeac:	ldurb	w8, [x29, #-25]
  43eeb0:	mov	w9, #0x30                  	// #48
  43eeb4:	subs	w8, w9, w8
  43eeb8:	str	w8, [sp, #240]
  43eebc:	b	43eecc <readlinkat@plt+0x3bf9c>
  43eec0:	ldurb	w8, [x29, #-25]
  43eec4:	subs	w8, w8, #0x30
  43eec8:	str	w8, [sp, #240]
  43eecc:	ldr	w8, [sp, #240]
  43eed0:	mov	w9, wzr
  43eed4:	mul	w8, w9, w8
  43eed8:	ldur	x10, [x29, #-56]
  43eedc:	add	x10, x10, w8, sxtw
  43eee0:	mov	x11, xzr
  43eee4:	mul	x10, x11, x10
  43eee8:	add	x10, x10, #0x1
  43eeec:	lsl	x10, x10, #62
  43eef0:	subs	x10, x10, #0x1
  43eef4:	mov	x11, #0x2                   	// #2
  43eef8:	mul	x10, x10, x11
  43eefc:	add	x10, x10, #0x1
  43ef00:	mvn	x10, x10
  43ef04:	str	x10, [sp, #232]
  43ef08:	b	43ef60 <readlinkat@plt+0x3c030>
  43ef0c:	ldur	w8, [x29, #-44]
  43ef10:	cmp	w8, #0x0
  43ef14:	cset	w8, ge  // ge = tcont
  43ef18:	tbnz	w8, #0, 43ef30 <readlinkat@plt+0x3c000>
  43ef1c:	ldurb	w8, [x29, #-25]
  43ef20:	mov	w9, #0x30                  	// #48
  43ef24:	subs	w8, w9, w8
  43ef28:	str	w8, [sp, #228]
  43ef2c:	b	43ef3c <readlinkat@plt+0x3c00c>
  43ef30:	ldurb	w8, [x29, #-25]
  43ef34:	subs	w8, w8, #0x30
  43ef38:	str	w8, [sp, #228]
  43ef3c:	ldr	w8, [sp, #228]
  43ef40:	mov	w9, wzr
  43ef44:	mul	w8, w9, w8
  43ef48:	ldur	x10, [x29, #-56]
  43ef4c:	add	x10, x10, w8, sxtw
  43ef50:	mov	x11, xzr
  43ef54:	mul	x10, x11, x10
  43ef58:	add	x10, x10, #0x0
  43ef5c:	str	x10, [sp, #232]
  43ef60:	ldr	x8, [sp, #232]
  43ef64:	ldur	w9, [x29, #-44]
  43ef68:	cmp	w9, #0x0
  43ef6c:	cset	w9, ge  // ge = tcont
  43ef70:	str	x8, [sp, #216]
  43ef74:	tbnz	w9, #0, 43ef8c <readlinkat@plt+0x3c05c>
  43ef78:	ldurb	w8, [x29, #-25]
  43ef7c:	mov	w9, #0x30                  	// #48
  43ef80:	subs	w8, w9, w8
  43ef84:	str	w8, [sp, #212]
  43ef88:	b	43ef98 <readlinkat@plt+0x3c068>
  43ef8c:	ldurb	w8, [x29, #-25]
  43ef90:	subs	w8, w8, #0x30
  43ef94:	str	w8, [sp, #212]
  43ef98:	ldr	w8, [sp, #212]
  43ef9c:	ldr	x9, [sp, #216]
  43efa0:	subs	x10, x9, w8, sxtw
  43efa4:	ldr	x11, [sp, #248]
  43efa8:	cmp	x11, x10
  43efac:	b.lt	43f3f0 <readlinkat@plt+0x3c4c0>  // b.tstop
  43efb0:	b	43f2f4 <readlinkat@plt+0x3c3c4>
  43efb4:	ldur	w8, [x29, #-44]
  43efb8:	cmp	w8, #0x0
  43efbc:	cset	w8, ge  // ge = tcont
  43efc0:	tbnz	w8, #0, 43efd8 <readlinkat@plt+0x3c0a8>
  43efc4:	ldurb	w8, [x29, #-25]
  43efc8:	mov	w9, #0x30                  	// #48
  43efcc:	subs	w8, w9, w8
  43efd0:	str	w8, [sp, #208]
  43efd4:	b	43efe4 <readlinkat@plt+0x3c0b4>
  43efd8:	ldurb	w8, [x29, #-25]
  43efdc:	subs	w8, w8, #0x30
  43efe0:	str	w8, [sp, #208]
  43efe4:	ldr	w8, [sp, #208]
  43efe8:	mov	w9, wzr
  43efec:	mul	w8, w9, w8
  43eff0:	ldur	x10, [x29, #-56]
  43eff4:	add	x10, x10, w8, sxtw
  43eff8:	mov	x11, xzr
  43effc:	mul	x10, x11, x10
  43f000:	subs	x10, x10, #0x1
  43f004:	cmp	x10, #0x0
  43f008:	cset	w8, ge  // ge = tcont
  43f00c:	tbnz	w8, #0, 43f07c <readlinkat@plt+0x3c14c>
  43f010:	ldur	w8, [x29, #-44]
  43f014:	cmp	w8, #0x0
  43f018:	cset	w8, ge  // ge = tcont
  43f01c:	tbnz	w8, #0, 43f034 <readlinkat@plt+0x3c104>
  43f020:	ldurb	w8, [x29, #-25]
  43f024:	mov	w9, #0x30                  	// #48
  43f028:	subs	w8, w9, w8
  43f02c:	str	w8, [sp, #204]
  43f030:	b	43f040 <readlinkat@plt+0x3c110>
  43f034:	ldurb	w8, [x29, #-25]
  43f038:	subs	w8, w8, #0x30
  43f03c:	str	w8, [sp, #204]
  43f040:	ldr	w8, [sp, #204]
  43f044:	mov	w9, wzr
  43f048:	mul	w8, w9, w8
  43f04c:	ldur	x10, [x29, #-56]
  43f050:	add	x10, x10, w8, sxtw
  43f054:	mov	x11, xzr
  43f058:	mul	x10, x11, x10
  43f05c:	add	x10, x10, #0x1
  43f060:	lsl	x10, x10, #62
  43f064:	subs	x10, x10, #0x1
  43f068:	mov	x11, #0x2                   	// #2
  43f06c:	mul	x10, x10, x11
  43f070:	add	x10, x10, #0x1
  43f074:	str	x10, [sp, #192]
  43f078:	b	43f0d0 <readlinkat@plt+0x3c1a0>
  43f07c:	ldur	w8, [x29, #-44]
  43f080:	cmp	w8, #0x0
  43f084:	cset	w8, ge  // ge = tcont
  43f088:	tbnz	w8, #0, 43f0a0 <readlinkat@plt+0x3c170>
  43f08c:	ldurb	w8, [x29, #-25]
  43f090:	mov	w9, #0x30                  	// #48
  43f094:	subs	w8, w9, w8
  43f098:	str	w8, [sp, #188]
  43f09c:	b	43f0ac <readlinkat@plt+0x3c17c>
  43f0a0:	ldurb	w8, [x29, #-25]
  43f0a4:	subs	w8, w8, #0x30
  43f0a8:	str	w8, [sp, #188]
  43f0ac:	ldr	w8, [sp, #188]
  43f0b0:	mov	w9, wzr
  43f0b4:	mul	w8, w9, w8
  43f0b8:	ldur	x10, [x29, #-56]
  43f0bc:	add	x10, x10, w8, sxtw
  43f0c0:	mov	x11, xzr
  43f0c4:	mul	x10, x11, x10
  43f0c8:	subs	x10, x10, #0x1
  43f0cc:	str	x10, [sp, #192]
  43f0d0:	ldr	x8, [sp, #192]
  43f0d4:	ldur	w9, [x29, #-44]
  43f0d8:	cmp	w9, #0x0
  43f0dc:	cset	w9, ge  // ge = tcont
  43f0e0:	str	x8, [sp, #176]
  43f0e4:	tbnz	w9, #0, 43f0fc <readlinkat@plt+0x3c1cc>
  43f0e8:	ldurb	w8, [x29, #-25]
  43f0ec:	mov	w9, #0x30                  	// #48
  43f0f0:	subs	w8, w9, w8
  43f0f4:	str	w8, [sp, #172]
  43f0f8:	b	43f108 <readlinkat@plt+0x3c1d8>
  43f0fc:	ldurb	w8, [x29, #-25]
  43f100:	subs	w8, w8, #0x30
  43f104:	str	w8, [sp, #172]
  43f108:	ldr	w8, [sp, #172]
  43f10c:	ldr	x9, [sp, #176]
  43f110:	subs	x10, x9, w8, sxtw
  43f114:	ldur	x11, [x29, #-56]
  43f118:	cmp	x10, x11
  43f11c:	b.lt	43f3f0 <readlinkat@plt+0x3c4c0>  // b.tstop
  43f120:	b	43f2f4 <readlinkat@plt+0x3c3c4>
  43f124:	ldur	x8, [x29, #-56]
  43f128:	cmp	x8, #0x0
  43f12c:	cset	w9, ge  // ge = tcont
  43f130:	tbnz	w9, #0, 43f1c8 <readlinkat@plt+0x3c298>
  43f134:	ldur	w8, [x29, #-44]
  43f138:	cmp	w8, #0x0
  43f13c:	cset	w8, ge  // ge = tcont
  43f140:	tbnz	w8, #0, 43f158 <readlinkat@plt+0x3c228>
  43f144:	ldurb	w8, [x29, #-25]
  43f148:	mov	w9, #0x30                  	// #48
  43f14c:	subs	w8, w9, w8
  43f150:	str	w8, [sp, #168]
  43f154:	b	43f164 <readlinkat@plt+0x3c234>
  43f158:	ldurb	w8, [x29, #-25]
  43f15c:	subs	w8, w8, #0x30
  43f160:	str	w8, [sp, #168]
  43f164:	ldr	w8, [sp, #168]
  43f168:	mov	w0, w8
  43f16c:	sxtw	x9, w0
  43f170:	ldur	x10, [x29, #-56]
  43f174:	ldur	w8, [x29, #-44]
  43f178:	cmp	w8, #0x0
  43f17c:	cset	w8, ge  // ge = tcont
  43f180:	str	x9, [sp, #160]
  43f184:	str	x10, [sp, #152]
  43f188:	tbnz	w8, #0, 43f1a0 <readlinkat@plt+0x3c270>
  43f18c:	ldurb	w8, [x29, #-25]
  43f190:	mov	w9, #0x30                  	// #48
  43f194:	subs	w8, w9, w8
  43f198:	str	w8, [sp, #148]
  43f19c:	b	43f1ac <readlinkat@plt+0x3c27c>
  43f1a0:	ldurb	w8, [x29, #-25]
  43f1a4:	subs	w8, w8, #0x30
  43f1a8:	str	w8, [sp, #148]
  43f1ac:	ldr	w8, [sp, #148]
  43f1b0:	ldr	x9, [sp, #152]
  43f1b4:	add	x10, x9, w8, sxtw
  43f1b8:	ldr	x11, [sp, #160]
  43f1bc:	cmp	x11, x10
  43f1c0:	b.le	43f3f0 <readlinkat@plt+0x3c4c0>
  43f1c4:	b	43f2f4 <readlinkat@plt+0x3c3c4>
  43f1c8:	ldur	w8, [x29, #-44]
  43f1cc:	cmp	w8, #0x0
  43f1d0:	cset	w8, ge  // ge = tcont
  43f1d4:	tbnz	w8, #0, 43f1ec <readlinkat@plt+0x3c2bc>
  43f1d8:	ldurb	w8, [x29, #-25]
  43f1dc:	mov	w9, #0x30                  	// #48
  43f1e0:	subs	w8, w9, w8
  43f1e4:	str	w8, [sp, #144]
  43f1e8:	b	43f1f8 <readlinkat@plt+0x3c2c8>
  43f1ec:	ldurb	w8, [x29, #-25]
  43f1f0:	subs	w8, w8, #0x30
  43f1f4:	str	w8, [sp, #144]
  43f1f8:	ldr	w8, [sp, #144]
  43f1fc:	cmp	w8, #0x0
  43f200:	cset	w8, ge  // ge = tcont
  43f204:	tbnz	w8, #0, 43f264 <readlinkat@plt+0x3c334>
  43f208:	ldur	x8, [x29, #-56]
  43f20c:	ldur	x9, [x29, #-56]
  43f210:	ldur	w10, [x29, #-44]
  43f214:	cmp	w10, #0x0
  43f218:	cset	w10, ge  // ge = tcont
  43f21c:	str	x8, [sp, #136]
  43f220:	str	x9, [sp, #128]
  43f224:	tbnz	w10, #0, 43f23c <readlinkat@plt+0x3c30c>
  43f228:	ldurb	w8, [x29, #-25]
  43f22c:	mov	w9, #0x30                  	// #48
  43f230:	subs	w8, w9, w8
  43f234:	str	w8, [sp, #124]
  43f238:	b	43f248 <readlinkat@plt+0x3c318>
  43f23c:	ldurb	w8, [x29, #-25]
  43f240:	subs	w8, w8, #0x30
  43f244:	str	w8, [sp, #124]
  43f248:	ldr	w8, [sp, #124]
  43f24c:	ldr	x9, [sp, #128]
  43f250:	add	x10, x9, w8, sxtw
  43f254:	ldr	x11, [sp, #136]
  43f258:	cmp	x11, x10
  43f25c:	b.le	43f3f0 <readlinkat@plt+0x3c4c0>
  43f260:	b	43f2f4 <readlinkat@plt+0x3c3c4>
  43f264:	ldur	x8, [x29, #-56]
  43f268:	ldur	w9, [x29, #-44]
  43f26c:	cmp	w9, #0x0
  43f270:	cset	w9, ge  // ge = tcont
  43f274:	str	x8, [sp, #112]
  43f278:	tbnz	w9, #0, 43f290 <readlinkat@plt+0x3c360>
  43f27c:	ldurb	w8, [x29, #-25]
  43f280:	mov	w9, #0x30                  	// #48
  43f284:	subs	w8, w9, w8
  43f288:	str	w8, [sp, #108]
  43f28c:	b	43f29c <readlinkat@plt+0x3c36c>
  43f290:	ldurb	w8, [x29, #-25]
  43f294:	subs	w8, w8, #0x30
  43f298:	str	w8, [sp, #108]
  43f29c:	ldr	w8, [sp, #108]
  43f2a0:	ldr	x9, [sp, #112]
  43f2a4:	add	x10, x9, w8, sxtw
  43f2a8:	ldur	w8, [x29, #-44]
  43f2ac:	cmp	w8, #0x0
  43f2b0:	cset	w8, ge  // ge = tcont
  43f2b4:	str	x10, [sp, #96]
  43f2b8:	tbnz	w8, #0, 43f2d0 <readlinkat@plt+0x3c3a0>
  43f2bc:	ldurb	w8, [x29, #-25]
  43f2c0:	mov	w9, #0x30                  	// #48
  43f2c4:	subs	w8, w9, w8
  43f2c8:	str	w8, [sp, #92]
  43f2cc:	b	43f2dc <readlinkat@plt+0x3c3ac>
  43f2d0:	ldurb	w8, [x29, #-25]
  43f2d4:	subs	w8, w8, #0x30
  43f2d8:	str	w8, [sp, #92]
  43f2dc:	ldr	w8, [sp, #92]
  43f2e0:	mov	w0, w8
  43f2e4:	sxtw	x9, w0
  43f2e8:	ldr	x10, [sp, #96]
  43f2ec:	cmp	x10, x9
  43f2f0:	b.lt	43f3f0 <readlinkat@plt+0x3c4c0>  // b.tstop
  43f2f4:	ldur	x8, [x29, #-56]
  43f2f8:	ldur	w9, [x29, #-44]
  43f2fc:	cmp	w9, #0x0
  43f300:	cset	w9, ge  // ge = tcont
  43f304:	str	x8, [sp, #80]
  43f308:	tbnz	w9, #0, 43f320 <readlinkat@plt+0x3c3f0>
  43f30c:	ldurb	w8, [x29, #-25]
  43f310:	mov	w9, #0x30                  	// #48
  43f314:	subs	w8, w9, w8
  43f318:	str	w8, [sp, #76]
  43f31c:	b	43f32c <readlinkat@plt+0x3c3fc>
  43f320:	ldurb	w8, [x29, #-25]
  43f324:	subs	w8, w8, #0x30
  43f328:	str	w8, [sp, #76]
  43f32c:	ldr	w8, [sp, #76]
  43f330:	ldr	x9, [sp, #80]
  43f334:	add	x10, x9, w8, sxtw
  43f338:	mov	x11, xzr
  43f33c:	mul	x10, x11, x10
  43f340:	subs	x10, x10, #0x1
  43f344:	cmp	x10, #0x0
  43f348:	cset	w8, ge  // ge = tcont
  43f34c:	tbnz	w8, #0, 43f3a0 <readlinkat@plt+0x3c470>
  43f350:	ldur	x8, [x29, #-56]
  43f354:	ldur	w9, [x29, #-44]
  43f358:	cmp	w9, #0x0
  43f35c:	cset	w9, ge  // ge = tcont
  43f360:	str	x8, [sp, #64]
  43f364:	tbnz	w9, #0, 43f37c <readlinkat@plt+0x3c44c>
  43f368:	ldurb	w8, [x29, #-25]
  43f36c:	mov	w9, #0x30                  	// #48
  43f370:	subs	w8, w9, w8
  43f374:	str	w8, [sp, #60]
  43f378:	b	43f388 <readlinkat@plt+0x3c458>
  43f37c:	ldurb	w8, [x29, #-25]
  43f380:	subs	w8, w8, #0x30
  43f384:	str	w8, [sp, #60]
  43f388:	ldr	w8, [sp, #60]
  43f38c:	ldr	x9, [sp, #64]
  43f390:	add	x10, x9, w8, sxtw
  43f394:	mov	x11, #0x8000000000000000    	// #-9223372036854775808
  43f398:	cmp	x10, x11
  43f39c:	b.lt	43f3f0 <readlinkat@plt+0x3c4c0>  // b.tstop
  43f3a0:	ldur	x8, [x29, #-56]
  43f3a4:	ldur	w9, [x29, #-44]
  43f3a8:	cmp	w9, #0x0
  43f3ac:	cset	w9, ge  // ge = tcont
  43f3b0:	str	x8, [sp, #48]
  43f3b4:	tbnz	w9, #0, 43f3cc <readlinkat@plt+0x3c49c>
  43f3b8:	ldurb	w8, [x29, #-25]
  43f3bc:	mov	w9, #0x30                  	// #48
  43f3c0:	subs	w8, w9, w8
  43f3c4:	str	w8, [sp, #44]
  43f3c8:	b	43f3d8 <readlinkat@plt+0x3c4a8>
  43f3cc:	ldurb	w8, [x29, #-25]
  43f3d0:	subs	w8, w8, #0x30
  43f3d4:	str	w8, [sp, #44]
  43f3d8:	ldr	w8, [sp, #44]
  43f3dc:	ldr	x9, [sp, #48]
  43f3e0:	add	x10, x9, w8, sxtw
  43f3e4:	mov	x11, #0x7fffffffffffffff    	// #9223372036854775807
  43f3e8:	cmp	x11, x10
  43f3ec:	b.ge	43f444 <readlinkat@plt+0x3c514>  // b.tcont
  43f3f0:	ldur	x8, [x29, #-56]
  43f3f4:	ldur	w9, [x29, #-44]
  43f3f8:	cmp	w9, #0x0
  43f3fc:	cset	w9, ge  // ge = tcont
  43f400:	str	x8, [sp, #32]
  43f404:	tbnz	w9, #0, 43f41c <readlinkat@plt+0x3c4ec>
  43f408:	ldurb	w8, [x29, #-25]
  43f40c:	mov	w9, #0x30                  	// #48
  43f410:	subs	w8, w9, w8
  43f414:	str	w8, [sp, #28]
  43f418:	b	43f428 <readlinkat@plt+0x3c4f8>
  43f41c:	ldurb	w8, [x29, #-25]
  43f420:	subs	w8, w8, #0x30
  43f424:	str	w8, [sp, #28]
  43f428:	ldr	w8, [sp, #28]
  43f42c:	ldr	x9, [sp, #32]
  43f430:	add	x10, x9, w8, sxtw
  43f434:	stur	x10, [x29, #-56]
  43f438:	ldur	w8, [x29, #-128]
  43f43c:	tbnz	w8, #0, 43f498 <readlinkat@plt+0x3c568>
  43f440:	b	43f4a4 <readlinkat@plt+0x3c574>
  43f444:	ldur	x8, [x29, #-56]
  43f448:	ldur	w9, [x29, #-44]
  43f44c:	cmp	w9, #0x0
  43f450:	cset	w9, ge  // ge = tcont
  43f454:	str	x8, [sp, #16]
  43f458:	tbnz	w9, #0, 43f470 <readlinkat@plt+0x3c540>
  43f45c:	ldurb	w8, [x29, #-25]
  43f460:	mov	w9, #0x30                  	// #48
  43f464:	subs	w8, w9, w8
  43f468:	str	w8, [sp, #12]
  43f46c:	b	43f47c <readlinkat@plt+0x3c54c>
  43f470:	ldurb	w8, [x29, #-25]
  43f474:	subs	w8, w8, #0x30
  43f478:	str	w8, [sp, #12]
  43f47c:	ldr	w8, [sp, #12]
  43f480:	ldr	x9, [sp, #16]
  43f484:	add	x10, x9, w8, sxtw
  43f488:	stur	x10, [x29, #-56]
  43f48c:	ldur	w8, [x29, #-124]
  43f490:	tbnz	w8, #0, 43f498 <readlinkat@plt+0x3c568>
  43f494:	b	43f4a4 <readlinkat@plt+0x3c574>
  43f498:	mov	w8, #0x3f                  	// #63
  43f49c:	stur	w8, [x29, #-4]
  43f4a0:	b	43f8a4 <readlinkat@plt+0x3c974>
  43f4a4:	ldur	x8, [x29, #-40]
  43f4a8:	add	x9, x8, #0x1
  43f4ac:	stur	x9, [x29, #-40]
  43f4b0:	ldrb	w10, [x8, #1]
  43f4b4:	sturb	w10, [x29, #-25]
  43f4b8:	ldurb	w0, [x29, #-25]
  43f4bc:	bl	476168 <renameat2@@Base+0x28d0>
  43f4c0:	tbnz	w0, #0, 437ce8 <readlinkat@plt+0x34db8>
  43f4c4:	ldurb	w8, [x29, #-25]
  43f4c8:	cmp	w8, #0x2e
  43f4cc:	b.eq	43f4dc <readlinkat@plt+0x3c5ac>  // b.none
  43f4d0:	ldurb	w8, [x29, #-25]
  43f4d4:	cmp	w8, #0x2c
  43f4d8:	b.ne	43f6ac <readlinkat@plt+0x3c77c>  // b.any
  43f4dc:	ldur	x8, [x29, #-40]
  43f4e0:	ldrb	w0, [x8, #1]
  43f4e4:	bl	476168 <renameat2@@Base+0x28d0>
  43f4e8:	tbnz	w0, #0, 43f4f0 <readlinkat@plt+0x3c5c0>
  43f4ec:	b	43f6ac <readlinkat@plt+0x3c77c>
  43f4f0:	ldur	x0, [x29, #-56]
  43f4f4:	bl	443ce4 <readlinkat@plt+0x40db4>
  43f4f8:	tbnz	w0, #0, 43f500 <readlinkat@plt+0x3c5d0>
  43f4fc:	b	43f50c <readlinkat@plt+0x3c5dc>
  43f500:	mov	w8, #0x3f                  	// #63
  43f504:	stur	w8, [x29, #-4]
  43f508:	b	43f8a4 <readlinkat@plt+0x3c974>
  43f50c:	ldur	x8, [x29, #-56]
  43f510:	stur	x8, [x29, #-64]
  43f514:	ldur	x8, [x29, #-40]
  43f518:	add	x8, x8, #0x1
  43f51c:	stur	x8, [x29, #-40]
  43f520:	ldur	x8, [x29, #-40]
  43f524:	add	x9, x8, #0x1
  43f528:	stur	x9, [x29, #-40]
  43f52c:	ldrb	w10, [x8]
  43f530:	subs	w10, w10, #0x30
  43f534:	stur	w10, [x29, #-68]
  43f538:	mov	w10, #0x2                   	// #2
  43f53c:	stur	w10, [x29, #-72]
  43f540:	ldur	w8, [x29, #-72]
  43f544:	cmp	w8, #0x9
  43f548:	b.gt	43f5a0 <readlinkat@plt+0x3c670>
  43f54c:	ldur	w8, [x29, #-68]
  43f550:	mov	w9, #0xa                   	// #10
  43f554:	mul	w8, w8, w9
  43f558:	stur	w8, [x29, #-68]
  43f55c:	ldur	x10, [x29, #-40]
  43f560:	ldrb	w0, [x10]
  43f564:	bl	476168 <renameat2@@Base+0x28d0>
  43f568:	tbnz	w0, #0, 43f570 <readlinkat@plt+0x3c640>
  43f56c:	b	43f590 <readlinkat@plt+0x3c660>
  43f570:	ldur	x8, [x29, #-40]
  43f574:	add	x9, x8, #0x1
  43f578:	stur	x9, [x29, #-40]
  43f57c:	ldrb	w10, [x8]
  43f580:	subs	w10, w10, #0x30
  43f584:	ldur	w11, [x29, #-68]
  43f588:	add	w10, w11, w10
  43f58c:	stur	w10, [x29, #-68]
  43f590:	ldur	w8, [x29, #-72]
  43f594:	add	w8, w8, #0x1
  43f598:	stur	w8, [x29, #-72]
  43f59c:	b	43f540 <readlinkat@plt+0x3c610>
  43f5a0:	ldur	w8, [x29, #-44]
  43f5a4:	cmp	w8, #0x0
  43f5a8:	cset	w8, ge  // ge = tcont
  43f5ac:	tbnz	w8, #0, 43f5f4 <readlinkat@plt+0x3c6c4>
  43f5b0:	ldur	x8, [x29, #-40]
  43f5b4:	ldrb	w0, [x8]
  43f5b8:	bl	476168 <renameat2@@Base+0x28d0>
  43f5bc:	tbnz	w0, #0, 43f5c4 <readlinkat@plt+0x3c694>
  43f5c0:	b	43f5f4 <readlinkat@plt+0x3c6c4>
  43f5c4:	ldur	x8, [x29, #-40]
  43f5c8:	ldrb	w9, [x8]
  43f5cc:	cmp	w9, #0x30
  43f5d0:	b.eq	43f5e4 <readlinkat@plt+0x3c6b4>  // b.none
  43f5d4:	ldur	w8, [x29, #-68]
  43f5d8:	add	w8, w8, #0x1
  43f5dc:	stur	w8, [x29, #-68]
  43f5e0:	b	43f5f4 <readlinkat@plt+0x3c6c4>
  43f5e4:	ldur	x8, [x29, #-40]
  43f5e8:	add	x8, x8, #0x1
  43f5ec:	stur	x8, [x29, #-40]
  43f5f0:	b	43f5b0 <readlinkat@plt+0x3c680>
  43f5f4:	ldur	x8, [x29, #-40]
  43f5f8:	ldrb	w0, [x8]
  43f5fc:	bl	476168 <renameat2@@Base+0x28d0>
  43f600:	tbnz	w0, #0, 43f608 <readlinkat@plt+0x3c6d8>
  43f604:	b	43f618 <readlinkat@plt+0x3c6e8>
  43f608:	ldur	x8, [x29, #-40]
  43f60c:	add	x8, x8, #0x1
  43f610:	stur	x8, [x29, #-40]
  43f614:	b	43f5f4 <readlinkat@plt+0x3c6c4>
  43f618:	ldur	w8, [x29, #-44]
  43f61c:	cmp	w8, #0x0
  43f620:	cset	w8, ge  // ge = tcont
  43f624:	tbnz	w8, #0, 43f66c <readlinkat@plt+0x3c73c>
  43f628:	ldur	w8, [x29, #-68]
  43f62c:	cbz	w8, 43f66c <readlinkat@plt+0x3c73c>
  43f630:	ldur	x8, [x29, #-64]
  43f634:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  43f638:	cmp	x8, x9
  43f63c:	b.ne	43f64c <readlinkat@plt+0x3c71c>  // b.any
  43f640:	mov	w8, #0x3f                  	// #63
  43f644:	stur	w8, [x29, #-4]
  43f648:	b	43f8a4 <readlinkat@plt+0x3c974>
  43f64c:	ldur	x8, [x29, #-64]
  43f650:	subs	x8, x8, #0x1
  43f654:	stur	x8, [x29, #-64]
  43f658:	ldur	w9, [x29, #-68]
  43f65c:	mov	w10, #0xca00                	// #51712
  43f660:	movk	w10, #0x3b9a, lsl #16
  43f664:	subs	w9, w10, w9
  43f668:	stur	w9, [x29, #-68]
  43f66c:	ldur	x8, [x29, #-64]
  43f670:	ldur	x9, [x29, #-16]
  43f674:	str	x8, [x9]
  43f678:	ldursw	x8, [x29, #-68]
  43f67c:	ldur	x9, [x29, #-16]
  43f680:	str	x8, [x9, #8]
  43f684:	ldur	x8, [x29, #-40]
  43f688:	ldur	x9, [x29, #-24]
  43f68c:	str	x8, [x9]
  43f690:	ldur	w10, [x29, #-44]
  43f694:	mov	w11, #0x115                 	// #277
  43f698:	mov	w12, #0x114                 	// #276
  43f69c:	cmp	w10, #0x0
  43f6a0:	csel	w10, w12, w11, ne  // ne = any
  43f6a4:	stur	w10, [x29, #-4]
  43f6a8:	b	43f8a4 <readlinkat@plt+0x3c974>
  43f6ac:	ldur	w8, [x29, #-44]
  43f6b0:	cmp	w8, #0x0
  43f6b4:	cset	w8, lt  // lt = tstop
  43f6b8:	ldur	x9, [x29, #-16]
  43f6bc:	and	w8, w8, #0x1
  43f6c0:	strb	w8, [x9]
  43f6c4:	ldur	x9, [x29, #-56]
  43f6c8:	ldur	x10, [x29, #-16]
  43f6cc:	str	x9, [x10, #8]
  43f6d0:	ldur	x9, [x29, #-40]
  43f6d4:	ldur	x10, [x29, #-24]
  43f6d8:	ldr	x10, [x10]
  43f6dc:	subs	x9, x9, x10
  43f6e0:	ldur	x10, [x29, #-16]
  43f6e4:	str	x9, [x10, #16]
  43f6e8:	ldur	x9, [x29, #-40]
  43f6ec:	ldur	x10, [x29, #-24]
  43f6f0:	str	x9, [x10]
  43f6f4:	ldur	w8, [x29, #-44]
  43f6f8:	mov	w11, #0x113                 	// #275
  43f6fc:	mov	w12, #0x112                 	// #274
  43f700:	cmp	w8, #0x0
  43f704:	csel	w8, w12, w11, ne  // ne = any
  43f708:	stur	w8, [x29, #-4]
  43f70c:	b	43f8a4 <readlinkat@plt+0x3c974>
  43f710:	ldurb	w0, [x29, #-25]
  43f714:	bl	476010 <renameat2@@Base+0x2778>
  43f718:	tbnz	w0, #0, 43f720 <readlinkat@plt+0x3c7f0>
  43f71c:	b	43f804 <readlinkat@plt+0x3c8d4>
  43f720:	sub	x8, x29, #0x5c
  43f724:	stur	x8, [x29, #-104]
  43f728:	ldur	x8, [x29, #-104]
  43f72c:	sub	x9, x29, #0x5c
  43f730:	add	x9, x9, #0x13
  43f734:	cmp	x8, x9
  43f738:	b.cs	43f750 <readlinkat@plt+0x3c820>  // b.hs, b.nlast
  43f73c:	ldurb	w8, [x29, #-25]
  43f740:	ldur	x9, [x29, #-104]
  43f744:	add	x10, x9, #0x1
  43f748:	stur	x10, [x29, #-104]
  43f74c:	strb	w8, [x9]
  43f750:	ldur	x8, [x29, #-24]
  43f754:	ldr	x9, [x8]
  43f758:	add	x10, x9, #0x1
  43f75c:	str	x10, [x8]
  43f760:	ldrb	w11, [x9, #1]
  43f764:	sturb	w11, [x29, #-25]
  43f768:	ldurb	w0, [x29, #-25]
  43f76c:	bl	476010 <renameat2@@Base+0x2778>
  43f770:	mov	w8, #0x1                   	// #1
  43f774:	str	w8, [sp, #8]
  43f778:	tbnz	w0, #0, 43f78c <readlinkat@plt+0x3c85c>
  43f77c:	ldurb	w8, [x29, #-25]
  43f780:	cmp	w8, #0x2e
  43f784:	cset	w8, eq  // eq = none
  43f788:	str	w8, [sp, #8]
  43f78c:	ldr	w8, [sp, #8]
  43f790:	tbnz	w8, #0, 43f728 <readlinkat@plt+0x3c7f8>
  43f794:	ldur	x8, [x29, #-104]
  43f798:	mov	w9, #0x0                   	// #0
  43f79c:	strb	w9, [x8]
  43f7a0:	ldur	x0, [x29, #-24]
  43f7a4:	sub	x1, x29, #0x5c
  43f7a8:	bl	4710b4 <readlinkat@plt+0x6e184>
  43f7ac:	stur	x0, [x29, #-112]
  43f7b0:	ldur	x8, [x29, #-112]
  43f7b4:	cbnz	x8, 43f7e4 <readlinkat@plt+0x3c8b4>
  43f7b8:	ldur	x8, [x29, #-24]
  43f7bc:	ldrb	w9, [x8, #217]
  43f7c0:	tbnz	w9, #0, 43f7c8 <readlinkat@plt+0x3c898>
  43f7c4:	b	43f7d8 <readlinkat@plt+0x3c8a8>
  43f7c8:	adrp	x0, 47e000 <renameat2@@Base+0xa768>
  43f7cc:	add	x0, x0, #0xaa2
  43f7d0:	sub	x1, x29, #0x5c
  43f7d4:	bl	443c04 <readlinkat@plt+0x40cd4>
  43f7d8:	mov	w8, #0x3f                  	// #63
  43f7dc:	stur	w8, [x29, #-4]
  43f7e0:	b	43f8a4 <readlinkat@plt+0x3c974>
  43f7e4:	ldur	x8, [x29, #-112]
  43f7e8:	ldrsw	x8, [x8, #12]
  43f7ec:	ldur	x9, [x29, #-16]
  43f7f0:	str	x8, [x9]
  43f7f4:	ldur	x8, [x29, #-112]
  43f7f8:	ldr	w10, [x8, #8]
  43f7fc:	stur	w10, [x29, #-4]
  43f800:	b	43f8a4 <readlinkat@plt+0x3c974>
  43f804:	ldurb	w8, [x29, #-25]
  43f808:	cmp	w8, #0x28
  43f80c:	b.eq	43f834 <readlinkat@plt+0x3c904>  // b.none
  43f810:	ldur	x8, [x29, #-24]
  43f814:	ldr	x9, [x8]
  43f818:	add	x10, x9, #0x1
  43f81c:	str	x10, [x8]
  43f820:	ldrb	w0, [x9]
  43f824:	bl	47148c <readlinkat@plt+0x6e55c>
  43f828:	and	w11, w0, #0xff
  43f82c:	stur	w11, [x29, #-4]
  43f830:	b	43f8a4 <readlinkat@plt+0x3c974>
  43f834:	stur	xzr, [x29, #-120]
  43f838:	ldur	x8, [x29, #-24]
  43f83c:	ldr	x9, [x8]
  43f840:	add	x10, x9, #0x1
  43f844:	str	x10, [x8]
  43f848:	ldrb	w11, [x9]
  43f84c:	sturb	w11, [x29, #-25]
  43f850:	ldurb	w11, [x29, #-25]
  43f854:	cbnz	w11, 43f864 <readlinkat@plt+0x3c934>
  43f858:	ldurb	w8, [x29, #-25]
  43f85c:	stur	w8, [x29, #-4]
  43f860:	b	43f8a4 <readlinkat@plt+0x3c974>
  43f864:	ldurb	w8, [x29, #-25]
  43f868:	cmp	w8, #0x28
  43f86c:	b.ne	43f880 <readlinkat@plt+0x3c950>  // b.any
  43f870:	ldur	x8, [x29, #-120]
  43f874:	add	x8, x8, #0x1
  43f878:	stur	x8, [x29, #-120]
  43f87c:	b	43f898 <readlinkat@plt+0x3c968>
  43f880:	ldurb	w8, [x29, #-25]
  43f884:	cmp	w8, #0x29
  43f888:	b.ne	43f898 <readlinkat@plt+0x3c968>  // b.any
  43f88c:	ldur	x8, [x29, #-120]
  43f890:	subs	x8, x8, #0x1
  43f894:	stur	x8, [x29, #-120]
  43f898:	ldur	x8, [x29, #-120]
  43f89c:	cbnz	x8, 43f838 <readlinkat@plt+0x3c908>
  43f8a0:	b	437c0c <readlinkat@plt+0x34cdc>
  43f8a4:	ldur	w0, [x29, #-4]
  43f8a8:	add	sp, sp, #0xb90
  43f8ac:	ldr	x28, [sp, #16]
  43f8b0:	ldp	x29, x30, [sp], #32
  43f8b4:	ret
  43f8b8:	sub	sp, sp, #0xf0
  43f8bc:	stp	x29, x30, [sp, #224]
  43f8c0:	add	x29, sp, #0xe0
  43f8c4:	mov	w8, #0x0                   	// #0
  43f8c8:	adrp	x9, 490000 <renameat2@@Base+0x1c768>
  43f8cc:	add	x9, x9, #0x530
  43f8d0:	stur	x0, [x29, #-8]
  43f8d4:	stur	x1, [x29, #-16]
  43f8d8:	sturb	w8, [x29, #-17]
  43f8dc:	ldur	x10, [x29, #-16]
  43f8e0:	ldrb	w8, [x10, #217]
  43f8e4:	str	x9, [sp, #40]
  43f8e8:	tbnz	w8, #0, 43f8f0 <readlinkat@plt+0x3c9c0>
  43f8ec:	b	43fc84 <readlinkat@plt+0x3cd54>
  43f8f0:	ldur	x1, [x29, #-8]
  43f8f4:	adrp	x0, 47e000 <renameat2@@Base+0xa768>
  43f8f8:	add	x0, x0, #0x9a7
  43f8fc:	bl	443c04 <readlinkat@plt+0x40cd4>
  43f900:	ldur	x8, [x29, #-16]
  43f904:	ldr	x8, [x8, #168]
  43f908:	cbz	x8, 43f954 <readlinkat@plt+0x3ca24>
  43f90c:	ldur	x8, [x29, #-16]
  43f910:	ldrb	w9, [x8, #218]
  43f914:	tbnz	w9, #0, 43f954 <readlinkat@plt+0x3ca24>
  43f918:	ldr	x8, [sp, #40]
  43f91c:	ldr	x0, [x8]
  43f920:	ldur	x9, [x29, #-16]
  43f924:	ldr	x2, [x9, #40]
  43f928:	ldur	x9, [x29, #-16]
  43f92c:	ldr	x3, [x9, #56]
  43f930:	ldur	x9, [x29, #-16]
  43f934:	ldr	x4, [x9, #64]
  43f938:	adrp	x1, 47e000 <renameat2@@Base+0xa768>
  43f93c:	add	x1, x1, #0x9b8
  43f940:	bl	402ef0 <fprintf@plt>
  43f944:	ldur	x8, [x29, #-16]
  43f948:	mov	w10, #0x1                   	// #1
  43f94c:	strb	w10, [x8, #218]
  43f950:	sturb	w10, [x29, #-17]
  43f954:	ldur	x8, [x29, #-16]
  43f958:	ldrb	w9, [x8, #216]
  43f95c:	and	w9, w9, #0x1
  43f960:	ldur	x8, [x29, #-16]
  43f964:	ldrb	w10, [x8, #223]
  43f968:	and	w10, w10, #0x1
  43f96c:	cmp	w9, w10
  43f970:	b.eq	43f9c8 <readlinkat@plt+0x3ca98>  // b.none
  43f974:	ldurb	w8, [x29, #-17]
  43f978:	tbnz	w8, #0, 43f980 <readlinkat@plt+0x3ca50>
  43f97c:	b	43f990 <readlinkat@plt+0x3ca60>
  43f980:	ldr	x8, [sp, #40]
  43f984:	ldr	x1, [x8]
  43f988:	mov	w0, #0x20                  	// #32
  43f98c:	bl	4028c0 <fputc@plt>
  43f990:	ldr	x8, [sp, #40]
  43f994:	ldr	x0, [x8]
  43f998:	ldur	x9, [x29, #-16]
  43f99c:	ldr	x2, [x9, #40]
  43f9a0:	adrp	x1, 47e000 <renameat2@@Base+0xa768>
  43f9a4:	add	x1, x1, #0x9d2
  43f9a8:	bl	402ef0 <fprintf@plt>
  43f9ac:	ldur	x8, [x29, #-16]
  43f9b0:	ldrb	w10, [x8, #216]
  43f9b4:	ldur	x8, [x29, #-16]
  43f9b8:	and	w10, w10, #0x1
  43f9bc:	strb	w10, [x8, #223]
  43f9c0:	mov	w10, #0x1                   	// #1
  43f9c4:	sturb	w10, [x29, #-17]
  43f9c8:	ldur	x8, [x29, #-16]
  43f9cc:	ldr	x8, [x8, #200]
  43f9d0:	cbz	x8, 43fa90 <readlinkat@plt+0x3cb60>
  43f9d4:	ldur	x8, [x29, #-16]
  43f9d8:	ldrb	w9, [x8, #221]
  43f9dc:	tbnz	w9, #0, 43fa90 <readlinkat@plt+0x3cb60>
  43f9e0:	ldur	x8, [x29, #-16]
  43f9e4:	ldr	x8, [x8, #88]
  43f9e8:	stur	x8, [x29, #-32]
  43f9ec:	ldr	x8, [sp, #40]
  43f9f0:	ldr	x0, [x8]
  43f9f4:	ldurb	w9, [x29, #-17]
  43f9f8:	eor	w9, w9, #0x1
  43f9fc:	and	w9, w9, #0x1
  43fa00:	mov	w1, w9
  43fa04:	sxtw	x10, w1
  43fa08:	adrp	x11, 47e000 <renameat2@@Base+0xa768>
  43fa0c:	add	x11, x11, #0x9de
  43fa10:	add	x1, x11, x10
  43fa14:	ldur	x10, [x29, #-16]
  43fa18:	ldr	x2, [x10, #72]
  43fa1c:	ldur	x10, [x29, #-16]
  43fa20:	ldr	x3, [x10, #80]
  43fa24:	ldur	x4, [x29, #-32]
  43fa28:	bl	402ef0 <fprintf@plt>
  43fa2c:	ldur	x8, [x29, #-16]
  43fa30:	ldr	x8, [x8, #96]
  43fa34:	cbz	x8, 43fa5c <readlinkat@plt+0x3cb2c>
  43fa38:	ldur	x8, [x29, #-16]
  43fa3c:	ldr	x8, [x8, #96]
  43fa40:	stur	w8, [x29, #-36]
  43fa44:	ldr	x9, [sp, #40]
  43fa48:	ldr	x0, [x9]
  43fa4c:	ldur	w2, [x29, #-36]
  43fa50:	adrp	x1, 47e000 <renameat2@@Base+0xa768>
  43fa54:	add	x1, x1, #0x9f1
  43fa58:	bl	402ef0 <fprintf@plt>
  43fa5c:	ldur	x8, [x29, #-16]
  43fa60:	ldr	w9, [x8, #28]
  43fa64:	cmp	w9, #0x1
  43fa68:	b.ne	43fa80 <readlinkat@plt+0x3cb50>  // b.any
  43fa6c:	ldr	x8, [sp, #40]
  43fa70:	ldr	x1, [x8]
  43fa74:	adrp	x0, 47e000 <renameat2@@Base+0xa768>
  43fa78:	add	x0, x0, #0x3f5
  43fa7c:	bl	402790 <fputs@plt>
  43fa80:	ldur	x8, [x29, #-16]
  43fa84:	mov	w9, #0x1                   	// #1
  43fa88:	strb	w9, [x8, #221]
  43fa8c:	sturb	w9, [x29, #-17]
  43fa90:	ldur	x8, [x29, #-16]
  43fa94:	ldr	x8, [x8, #176]
  43fa98:	cbz	x8, 43fb20 <readlinkat@plt+0x3cbf0>
  43fa9c:	ldur	x8, [x29, #-16]
  43faa0:	ldrb	w9, [x8, #219]
  43faa4:	tbnz	w9, #0, 43fb20 <readlinkat@plt+0x3cbf0>
  43faa8:	ldurb	w8, [x29, #-17]
  43faac:	tbnz	w8, #0, 43fab4 <readlinkat@plt+0x3cb84>
  43fab0:	b	43fac4 <readlinkat@plt+0x3cb94>
  43fab4:	ldr	x8, [sp, #40]
  43fab8:	ldr	x1, [x8]
  43fabc:	mov	w0, #0x20                  	// #32
  43fac0:	bl	4028c0 <fputc@plt>
  43fac4:	ldr	x8, [sp, #40]
  43fac8:	ldr	x0, [x8]
  43facc:	ldur	x9, [x29, #-16]
  43fad0:	str	x0, [sp, #32]
  43fad4:	mov	x0, x9
  43fad8:	add	x1, sp, #0x58
  43fadc:	mov	w2, #0x64                  	// #100
  43fae0:	bl	470c30 <readlinkat@plt+0x6dd00>
  43fae4:	ldur	x8, [x29, #-16]
  43fae8:	ldr	x3, [x8, #8]
  43faec:	ldur	x8, [x29, #-16]
  43faf0:	ldr	w4, [x8, #16]
  43faf4:	ldr	x8, [sp, #32]
  43faf8:	str	x0, [sp, #24]
  43fafc:	mov	x0, x8
  43fb00:	adrp	x1, 47e000 <renameat2@@Base+0xa768>
  43fb04:	add	x1, x1, #0x9f7
  43fb08:	ldr	x2, [sp, #24]
  43fb0c:	bl	402ef0 <fprintf@plt>
  43fb10:	ldur	x8, [x29, #-16]
  43fb14:	mov	w10, #0x1                   	// #1
  43fb18:	strb	w10, [x8, #219]
  43fb1c:	sturb	w10, [x29, #-17]
  43fb20:	ldur	x8, [x29, #-16]
  43fb24:	ldr	x8, [x8, #184]
  43fb28:	cbz	x8, 43fb9c <readlinkat@plt+0x3cc6c>
  43fb2c:	ldur	x8, [x29, #-16]
  43fb30:	ldrb	w9, [x8, #220]
  43fb34:	tbnz	w9, #0, 43fb9c <readlinkat@plt+0x3cc6c>
  43fb38:	ldr	x8, [sp, #40]
  43fb3c:	ldr	x0, [x8]
  43fb40:	ldurb	w9, [x29, #-17]
  43fb44:	eor	w9, w9, #0x1
  43fb48:	and	w9, w9, #0x1
  43fb4c:	mov	w1, w9
  43fb50:	sxtw	x10, w1
  43fb54:	adrp	x11, 47e000 <renameat2@@Base+0xa768>
  43fb58:	add	x11, x11, #0xa16
  43fb5c:	add	x1, x11, x10
  43fb60:	ldur	x10, [x29, #-16]
  43fb64:	ldr	w2, [x10, #20]
  43fb68:	ldur	x10, [x29, #-16]
  43fb6c:	ldr	x10, [x10, #192]
  43fb70:	adrp	x11, 47a000 <renameat2@@Base+0x6768>
  43fb74:	add	x11, x11, #0x4c8
  43fb78:	adrp	x12, 47e000 <renameat2@@Base+0xa768>
  43fb7c:	add	x12, x12, #0xa22
  43fb80:	cmp	x10, #0x0
  43fb84:	csel	x3, x12, x11, ne  // ne = any
  43fb88:	bl	402ef0 <fprintf@plt>
  43fb8c:	ldur	x8, [x29, #-16]
  43fb90:	mov	w9, #0x1                   	// #1
  43fb94:	strb	w9, [x8, #220]
  43fb98:	sturb	w9, [x29, #-17]
  43fb9c:	ldur	x8, [x29, #-16]
  43fba0:	ldr	x8, [x8, #208]
  43fba4:	cbz	x8, 43fc24 <readlinkat@plt+0x3ccf4>
  43fba8:	ldur	x8, [x29, #-16]
  43fbac:	ldrb	w9, [x8, #222]
  43fbb0:	tbnz	w9, #0, 43fc24 <readlinkat@plt+0x3ccf4>
  43fbb4:	ldr	x8, [sp, #40]
  43fbb8:	ldr	x0, [x8]
  43fbbc:	ldurb	w9, [x29, #-17]
  43fbc0:	eor	w9, w9, #0x1
  43fbc4:	and	w9, w9, #0x1
  43fbc8:	mov	w1, w9
  43fbcc:	sxtw	x10, w1
  43fbd0:	adrp	x11, 47e000 <renameat2@@Base+0xa768>
  43fbd4:	add	x11, x11, #0xa27
  43fbd8:	add	x1, x11, x10
  43fbdc:	ldur	x10, [x29, #-16]
  43fbe0:	ldr	w9, [x10, #24]
  43fbe4:	str	x0, [sp, #16]
  43fbe8:	mov	w0, w9
  43fbec:	add	x10, sp, #0x3d
  43fbf0:	str	x1, [sp, #8]
  43fbf4:	mov	x1, x10
  43fbf8:	bl	46cd98 <readlinkat@plt+0x69e68>
  43fbfc:	ldr	x8, [sp, #16]
  43fc00:	str	x0, [sp]
  43fc04:	mov	x0, x8
  43fc08:	ldr	x1, [sp, #8]
  43fc0c:	ldr	x2, [sp]
  43fc10:	bl	402ef0 <fprintf@plt>
  43fc14:	ldur	x8, [x29, #-16]
  43fc18:	mov	w9, #0x1                   	// #1
  43fc1c:	strb	w9, [x8, #222]
  43fc20:	sturb	w9, [x29, #-17]
  43fc24:	ldur	x8, [x29, #-16]
  43fc28:	ldrb	w9, [x8, #160]
  43fc2c:	tbnz	w9, #0, 43fc34 <readlinkat@plt+0x3cd04>
  43fc30:	b	43fc74 <readlinkat@plt+0x3cd44>
  43fc34:	ldur	x8, [x29, #-16]
  43fc38:	ldr	x8, [x8, #88]
  43fc3c:	str	x8, [sp, #48]
  43fc40:	ldurb	w9, [x29, #-17]
  43fc44:	tbnz	w9, #0, 43fc4c <readlinkat@plt+0x3cd1c>
  43fc48:	b	43fc5c <readlinkat@plt+0x3cd2c>
  43fc4c:	ldr	x8, [sp, #40]
  43fc50:	ldr	x1, [x8]
  43fc54:	mov	w0, #0x20                  	// #32
  43fc58:	bl	4028c0 <fputc@plt>
  43fc5c:	ldr	x8, [sp, #40]
  43fc60:	ldr	x0, [x8]
  43fc64:	ldr	x2, [sp, #48]
  43fc68:	adrp	x1, 47e000 <renameat2@@Base+0xa768>
  43fc6c:	add	x1, x1, #0xa2e
  43fc70:	bl	402ef0 <fprintf@plt>
  43fc74:	ldr	x8, [sp, #40]
  43fc78:	ldr	x1, [x8]
  43fc7c:	mov	w0, #0xa                   	// #10
  43fc80:	bl	4028c0 <fputc@plt>
  43fc84:	ldp	x29, x30, [sp, #224]
  43fc88:	add	sp, sp, #0xf0
  43fc8c:	ret
  43fc90:	sub	sp, sp, #0x30
  43fc94:	stp	x29, x30, [sp, #32]
  43fc98:	add	x29, sp, #0x20
  43fc9c:	mov	w8, #0x0                   	// #0
  43fca0:	stur	x0, [x29, #-8]
  43fca4:	str	x1, [sp, #16]
  43fca8:	strb	w8, [sp, #15]
  43fcac:	ldr	x9, [sp, #16]
  43fcb0:	ldrb	w8, [x9, #217]
  43fcb4:	tbnz	w8, #0, 43fcbc <readlinkat@plt+0x3cd8c>
  43fcb8:	b	43fe68 <readlinkat@plt+0x3cf38>
  43fcbc:	ldur	x1, [x29, #-8]
  43fcc0:	adrp	x0, 47e000 <renameat2@@Base+0xa768>
  43fcc4:	add	x0, x0, #0x9a7
  43fcc8:	bl	443c04 <readlinkat@plt+0x40cd4>
  43fccc:	ldr	x8, [sp, #16]
  43fcd0:	ldr	x8, [x8, #104]
  43fcd4:	cbnz	x8, 43fd3c <readlinkat@plt+0x3ce0c>
  43fcd8:	ldr	x8, [sp, #16]
  43fcdc:	ldr	x8, [x8, #112]
  43fce0:	cbnz	x8, 43fd3c <readlinkat@plt+0x3ce0c>
  43fce4:	ldr	x8, [sp, #16]
  43fce8:	ldr	x8, [x8, #120]
  43fcec:	cbnz	x8, 43fd3c <readlinkat@plt+0x3ce0c>
  43fcf0:	ldr	x8, [sp, #16]
  43fcf4:	ldr	x8, [x8, #128]
  43fcf8:	cbnz	x8, 43fd3c <readlinkat@plt+0x3ce0c>
  43fcfc:	ldr	x8, [sp, #16]
  43fd00:	ldr	x8, [x8, #136]
  43fd04:	cbnz	x8, 43fd3c <readlinkat@plt+0x3ce0c>
  43fd08:	ldr	x8, [sp, #16]
  43fd0c:	ldr	x8, [x8, #144]
  43fd10:	cbnz	x8, 43fd3c <readlinkat@plt+0x3ce0c>
  43fd14:	ldr	x8, [sp, #16]
  43fd18:	ldr	w9, [x8, #152]
  43fd1c:	cbnz	w9, 43fd3c <readlinkat@plt+0x3ce0c>
  43fd20:	adrp	x8, 490000 <renameat2@@Base+0x1c768>
  43fd24:	add	x8, x8, #0x530
  43fd28:	ldr	x1, [x8]
  43fd2c:	adrp	x0, 47e000 <renameat2@@Base+0xa768>
  43fd30:	add	x0, x0, #0xa45
  43fd34:	bl	402790 <fputs@plt>
  43fd38:	b	43fe68 <readlinkat@plt+0x3cf38>
  43fd3c:	ldrb	w8, [sp, #15]
  43fd40:	ldr	x9, [sp, #16]
  43fd44:	ldr	x1, [x9, #104]
  43fd48:	mov	w10, #0x1                   	// #1
  43fd4c:	and	w0, w8, #0x1
  43fd50:	adrp	x2, 47e000 <renameat2@@Base+0xa768>
  43fd54:	add	x2, x2, #0xa55
  43fd58:	str	w10, [sp, #8]
  43fd5c:	bl	471020 <readlinkat@plt+0x6e0f0>
  43fd60:	ldr	w8, [sp, #8]
  43fd64:	and	w10, w0, w8
  43fd68:	strb	w10, [sp, #15]
  43fd6c:	ldrb	w10, [sp, #15]
  43fd70:	ldr	x9, [sp, #16]
  43fd74:	ldr	x1, [x9, #112]
  43fd78:	and	w0, w10, #0x1
  43fd7c:	adrp	x2, 47e000 <renameat2@@Base+0xa768>
  43fd80:	add	x2, x2, #0xa5d
  43fd84:	bl	471020 <readlinkat@plt+0x6e0f0>
  43fd88:	ldr	w8, [sp, #8]
  43fd8c:	and	w10, w0, w8
  43fd90:	strb	w10, [sp, #15]
  43fd94:	ldrb	w10, [sp, #15]
  43fd98:	ldr	x9, [sp, #16]
  43fd9c:	ldr	x1, [x9, #120]
  43fda0:	and	w0, w10, #0x1
  43fda4:	adrp	x2, 47e000 <renameat2@@Base+0xa768>
  43fda8:	add	x2, x2, #0xa66
  43fdac:	bl	471020 <readlinkat@plt+0x6e0f0>
  43fdb0:	ldr	w8, [sp, #8]
  43fdb4:	and	w10, w0, w8
  43fdb8:	strb	w10, [sp, #15]
  43fdbc:	ldrb	w10, [sp, #15]
  43fdc0:	ldr	x9, [sp, #16]
  43fdc4:	ldr	x1, [x9, #128]
  43fdc8:	and	w0, w10, #0x1
  43fdcc:	adrp	x2, 47e000 <renameat2@@Base+0xa768>
  43fdd0:	add	x2, x2, #0xa6d
  43fdd4:	bl	471020 <readlinkat@plt+0x6e0f0>
  43fdd8:	ldr	w8, [sp, #8]
  43fddc:	and	w10, w0, w8
  43fde0:	strb	w10, [sp, #15]
  43fde4:	ldrb	w10, [sp, #15]
  43fde8:	ldr	x9, [sp, #16]
  43fdec:	ldr	x1, [x9, #136]
  43fdf0:	and	w0, w10, #0x1
  43fdf4:	adrp	x2, 47e000 <renameat2@@Base+0xa768>
  43fdf8:	add	x2, x2, #0xa75
  43fdfc:	bl	471020 <readlinkat@plt+0x6e0f0>
  43fe00:	ldr	w8, [sp, #8]
  43fe04:	and	w10, w0, w8
  43fe08:	strb	w10, [sp, #15]
  43fe0c:	ldrb	w10, [sp, #15]
  43fe10:	ldr	x9, [sp, #16]
  43fe14:	ldr	x1, [x9, #144]
  43fe18:	and	w0, w10, #0x1
  43fe1c:	adrp	x2, 47e000 <renameat2@@Base+0xa768>
  43fe20:	add	x2, x2, #0xe0
  43fe24:	bl	471020 <readlinkat@plt+0x6e0f0>
  43fe28:	ldr	w8, [sp, #8]
  43fe2c:	and	w10, w0, w8
  43fe30:	strb	w10, [sp, #15]
  43fe34:	ldrb	w10, [sp, #15]
  43fe38:	ldr	x9, [sp, #16]
  43fe3c:	ldrsw	x1, [x9, #152]
  43fe40:	and	w0, w10, #0x1
  43fe44:	adrp	x2, 47e000 <renameat2@@Base+0xa768>
  43fe48:	add	x2, x2, #0xa7d
  43fe4c:	bl	471020 <readlinkat@plt+0x6e0f0>
  43fe50:	adrp	x9, 490000 <renameat2@@Base+0x1c768>
  43fe54:	add	x9, x9, #0x530
  43fe58:	ldr	x1, [x9]
  43fe5c:	mov	w8, #0xa                   	// #10
  43fe60:	mov	w0, w8
  43fe64:	bl	4028c0 <fputc@plt>
  43fe68:	ldp	x29, x30, [sp, #32]
  43fe6c:	add	sp, sp, #0x30
  43fe70:	ret
  43fe74:	sub	sp, sp, #0x30
  43fe78:	str	x0, [sp, #40]
  43fe7c:	str	x1, [sp, #32]
  43fe80:	str	x2, [sp, #24]
  43fe84:	str	x3, [sp, #16]
  43fe88:	str	w4, [sp, #12]
  43fe8c:	ldr	x8, [sp, #32]
  43fe90:	ldr	x9, [sp, #40]
  43fe94:	str	x8, [x9, #72]
  43fe98:	ldr	x8, [sp, #24]
  43fe9c:	ldr	x9, [sp, #40]
  43fea0:	str	x8, [x9, #80]
  43fea4:	ldr	x8, [sp, #16]
  43fea8:	ldr	x9, [sp, #40]
  43feac:	str	x8, [x9, #88]
  43feb0:	ldrsw	x8, [sp, #12]
  43feb4:	ldr	x9, [sp, #40]
  43feb8:	str	x8, [x9, #96]
  43febc:	add	sp, sp, #0x30
  43fec0:	ret
  43fec4:	sub	sp, sp, #0xd0
  43fec8:	mov	w8, #0x0                   	// #0
  43fecc:	mov	w9, #0x0                   	// #0
  43fed0:	mov	w10, #0x1                   	// #1
  43fed4:	str	x0, [sp, #192]
  43fed8:	str	x2, [sp, #184]
  43fedc:	strb	w8, [sp, #175]
  43fee0:	ldr	x11, [x1, #16]
  43fee4:	cmp	x11, #0x2
  43fee8:	str	x1, [sp, #160]
  43feec:	str	w9, [sp, #156]
  43fef0:	str	w10, [sp, #152]
  43fef4:	b.gt	43ff1c <readlinkat@plt+0x3cfec>
  43fef8:	ldr	x8, [sp, #184]
  43fefc:	cmp	x8, #0x0
  43ff00:	cset	w9, ge  // ge = tcont
  43ff04:	tbnz	w9, #0, 43ff1c <readlinkat@plt+0x3cfec>
  43ff08:	ldr	x8, [sp, #160]
  43ff0c:	ldr	x9, [x8, #8]
  43ff10:	mov	x10, #0x64                  	// #100
  43ff14:	mul	x9, x9, x10
  43ff18:	str	x9, [x8, #8]
  43ff1c:	ldr	x8, [sp, #184]
  43ff20:	cmp	x8, #0x0
  43ff24:	cset	w9, ge  // ge = tcont
  43ff28:	tbnz	w9, #0, 43ff60 <readlinkat@plt+0x3d030>
  43ff2c:	ldr	x8, [sp, #160]
  43ff30:	ldr	x9, [x8, #8]
  43ff34:	mov	x10, #0x64                  	// #100
  43ff38:	sdiv	x9, x9, x10
  43ff3c:	mov	x11, #0x3c                  	// #60
  43ff40:	mul	x9, x9, x11
  43ff44:	ldr	x11, [x8, #8]
  43ff48:	sdiv	x12, x11, x10
  43ff4c:	mul	x10, x12, x10
  43ff50:	subs	x10, x11, x10
  43ff54:	add	x9, x9, x10
  43ff58:	str	x9, [sp, #176]
  43ff5c:	b	440964 <readlinkat@plt+0x3da34>
  43ff60:	ldr	x8, [sp, #160]
  43ff64:	ldr	x9, [x8, #8]
  43ff68:	mov	x10, xzr
  43ff6c:	add	x9, x9, #0x0
  43ff70:	mul	x9, x10, x9
  43ff74:	subs	x9, x9, #0x1
  43ff78:	cmp	x9, #0x0
  43ff7c:	cset	w11, ge  // ge = tcont
  43ff80:	tbnz	w11, #0, 43ffbc <readlinkat@plt+0x3d08c>
  43ff84:	ldr	x8, [sp, #160]
  43ff88:	ldr	x9, [x8, #8]
  43ff8c:	mov	x10, xzr
  43ff90:	add	x9, x9, #0x0
  43ff94:	mul	x9, x10, x9
  43ff98:	add	x9, x9, #0x1
  43ff9c:	lsl	x9, x9, #62
  43ffa0:	subs	x9, x9, #0x1
  43ffa4:	mov	x10, #0x2                   	// #2
  43ffa8:	mul	x9, x9, x10
  43ffac:	add	x9, x9, #0x1
  43ffb0:	mvn	x9, x9
  43ffb4:	str	x9, [sp, #144]
  43ffb8:	b	43ffd8 <readlinkat@plt+0x3d0a8>
  43ffbc:	ldr	x8, [sp, #160]
  43ffc0:	ldr	x9, [x8, #8]
  43ffc4:	mov	x10, xzr
  43ffc8:	add	x9, x9, #0x0
  43ffcc:	mul	x9, x10, x9
  43ffd0:	add	x9, x9, #0x0
  43ffd4:	str	x9, [sp, #144]
  43ffd8:	ldr	x8, [sp, #144]
  43ffdc:	cbnz	x8, 43fff4 <readlinkat@plt+0x3d0c4>
  43ffe0:	ldr	x8, [sp, #160]
  43ffe4:	ldr	x9, [x8, #8]
  43ffe8:	cmp	x9, #0x0
  43ffec:	cset	w10, lt  // lt = tstop
  43fff0:	tbnz	w10, #0, 440314 <readlinkat@plt+0x3d3e4>
  43fff4:	ldr	w8, [sp, #156]
  43fff8:	tbnz	w8, #0, 440000 <readlinkat@plt+0x3d0d0>
  43fffc:	b	44015c <readlinkat@plt+0x3d22c>
  440000:	ldr	x8, [sp, #160]
  440004:	ldr	x9, [x8, #8]
  440008:	cmp	x9, #0x0
  44000c:	cset	w10, ge  // ge = tcont
  440010:	tbnz	w10, #0, 4400ac <readlinkat@plt+0x3d17c>
  440014:	ldr	x8, [sp, #160]
  440018:	ldr	x9, [x8, #8]
  44001c:	ldr	x10, [x8, #8]
  440020:	mov	x11, xzr
  440024:	add	x10, x10, #0x0
  440028:	mul	x10, x11, x10
  44002c:	subs	x10, x10, #0x1
  440030:	cmp	x10, #0x0
  440034:	cset	w12, ge  // ge = tcont
  440038:	str	x9, [sp, #136]
  44003c:	tbnz	w12, #0, 440074 <readlinkat@plt+0x3d144>
  440040:	ldr	x8, [sp, #160]
  440044:	ldr	x9, [x8, #8]
  440048:	mov	x10, xzr
  44004c:	add	x9, x9, #0x0
  440050:	mul	x9, x10, x9
  440054:	add	x9, x9, #0x1
  440058:	lsl	x9, x9, #62
  44005c:	subs	x9, x9, #0x1
  440060:	mov	x10, #0x2                   	// #2
  440064:	mul	x9, x9, x10
  440068:	add	x9, x9, #0x1
  44006c:	str	x9, [sp, #128]
  440070:	b	440090 <readlinkat@plt+0x3d160>
  440074:	ldr	x8, [sp, #160]
  440078:	ldr	x9, [x8, #8]
  44007c:	mov	x10, xzr
  440080:	add	x9, x9, #0x0
  440084:	mul	x9, x10, x9
  440088:	subs	x9, x9, #0x1
  44008c:	str	x9, [sp, #128]
  440090:	ldr	x8, [sp, #128]
  440094:	mov	x9, #0x3c                  	// #60
  440098:	sdiv	x8, x8, x9
  44009c:	ldr	x9, [sp, #136]
  4400a0:	cmp	x9, x8
  4400a4:	b.lt	440314 <readlinkat@plt+0x3d3e4>  // b.tstop
  4400a8:	b	4402b4 <readlinkat@plt+0x3d384>
  4400ac:	ldr	w8, [sp, #156]
  4400b0:	tbnz	w8, #0, 4400b8 <readlinkat@plt+0x3d188>
  4400b4:	b	4400c4 <readlinkat@plt+0x3d194>
  4400b8:	ldr	w8, [sp, #156]
  4400bc:	tbnz	w8, #0, 440314 <readlinkat@plt+0x3d3e4>
  4400c0:	b	4402b4 <readlinkat@plt+0x3d384>
  4400c4:	ldr	x8, [sp, #160]
  4400c8:	ldr	x9, [x8, #8]
  4400cc:	mov	x10, xzr
  4400d0:	add	x9, x9, #0x0
  4400d4:	mul	x9, x10, x9
  4400d8:	subs	x9, x9, #0x1
  4400dc:	cmp	x9, #0x0
  4400e0:	cset	w11, ge  // ge = tcont
  4400e4:	tbnz	w11, #0, 440120 <readlinkat@plt+0x3d1f0>
  4400e8:	ldr	x8, [sp, #160]
  4400ec:	ldr	x9, [x8, #8]
  4400f0:	mov	x10, xzr
  4400f4:	add	x9, x9, #0x0
  4400f8:	mul	x9, x10, x9
  4400fc:	add	x9, x9, #0x1
  440100:	lsl	x9, x9, #62
  440104:	subs	x9, x9, #0x1
  440108:	mov	x10, #0x2                   	// #2
  44010c:	mul	x9, x9, x10
  440110:	add	x9, x9, #0x1
  440114:	mvn	x9, x9
  440118:	str	x9, [sp, #120]
  44011c:	b	44013c <readlinkat@plt+0x3d20c>
  440120:	ldr	x8, [sp, #160]
  440124:	ldr	x9, [x8, #8]
  440128:	mov	x10, xzr
  44012c:	add	x9, x9, #0x0
  440130:	mul	x9, x10, x9
  440134:	add	x9, x9, #0x0
  440138:	str	x9, [sp, #120]
  44013c:	ldr	x8, [sp, #120]
  440140:	mov	x9, #0x3c                  	// #60
  440144:	sdiv	x8, x8, x9
  440148:	ldr	x9, [sp, #160]
  44014c:	ldr	x10, [x9, #8]
  440150:	cmp	x8, x10
  440154:	b.lt	440314 <readlinkat@plt+0x3d3e4>  // b.tstop
  440158:	b	4402b4 <readlinkat@plt+0x3d384>
  44015c:	ldr	w8, [sp, #156]
  440160:	tbnz	w8, #0, 440168 <readlinkat@plt+0x3d238>
  440164:	b	440174 <readlinkat@plt+0x3d244>
  440168:	ldr	w8, [sp, #156]
  44016c:	tbnz	w8, #0, 440314 <readlinkat@plt+0x3d3e4>
  440170:	b	4402b4 <readlinkat@plt+0x3d384>
  440174:	ldr	x8, [sp, #160]
  440178:	ldr	x9, [x8, #8]
  44017c:	cmp	x9, #0x0
  440180:	cset	w10, ge  // ge = tcont
  440184:	tbnz	w10, #0, 440224 <readlinkat@plt+0x3d2f4>
  440188:	ldr	x8, [sp, #160]
  44018c:	ldr	x9, [x8, #8]
  440190:	ldr	x10, [x8, #8]
  440194:	mov	x11, xzr
  440198:	add	x10, x10, #0x0
  44019c:	mul	x10, x11, x10
  4401a0:	subs	x10, x10, #0x1
  4401a4:	cmp	x10, #0x0
  4401a8:	cset	w12, ge  // ge = tcont
  4401ac:	str	x9, [sp, #112]
  4401b0:	tbnz	w12, #0, 4401ec <readlinkat@plt+0x3d2bc>
  4401b4:	ldr	x8, [sp, #160]
  4401b8:	ldr	x9, [x8, #8]
  4401bc:	mov	x10, xzr
  4401c0:	add	x9, x9, #0x0
  4401c4:	mul	x9, x10, x9
  4401c8:	add	x9, x9, #0x1
  4401cc:	lsl	x9, x9, #62
  4401d0:	subs	x9, x9, #0x1
  4401d4:	mov	x10, #0x2                   	// #2
  4401d8:	mul	x9, x9, x10
  4401dc:	add	x9, x9, #0x1
  4401e0:	mvn	x9, x9
  4401e4:	str	x9, [sp, #104]
  4401e8:	b	440208 <readlinkat@plt+0x3d2d8>
  4401ec:	ldr	x8, [sp, #160]
  4401f0:	ldr	x9, [x8, #8]
  4401f4:	mov	x10, xzr
  4401f8:	add	x9, x9, #0x0
  4401fc:	mul	x9, x10, x9
  440200:	add	x9, x9, #0x0
  440204:	str	x9, [sp, #104]
  440208:	ldr	x8, [sp, #104]
  44020c:	mov	x9, #0x3c                  	// #60
  440210:	sdiv	x8, x8, x9
  440214:	ldr	x9, [sp, #112]
  440218:	cmp	x9, x8
  44021c:	b.lt	440314 <readlinkat@plt+0x3d3e4>  // b.tstop
  440220:	b	4402b4 <readlinkat@plt+0x3d384>
  440224:	ldr	x8, [sp, #160]
  440228:	ldr	x9, [x8, #8]
  44022c:	mov	x10, xzr
  440230:	add	x9, x9, #0x0
  440234:	mul	x9, x10, x9
  440238:	subs	x9, x9, #0x1
  44023c:	cmp	x9, #0x0
  440240:	cset	w11, ge  // ge = tcont
  440244:	tbnz	w11, #0, 44027c <readlinkat@plt+0x3d34c>
  440248:	ldr	x8, [sp, #160]
  44024c:	ldr	x9, [x8, #8]
  440250:	mov	x10, xzr
  440254:	add	x9, x9, #0x0
  440258:	mul	x9, x10, x9
  44025c:	add	x9, x9, #0x1
  440260:	lsl	x9, x9, #62
  440264:	subs	x9, x9, #0x1
  440268:	mov	x10, #0x2                   	// #2
  44026c:	mul	x9, x9, x10
  440270:	add	x9, x9, #0x1
  440274:	str	x9, [sp, #96]
  440278:	b	440298 <readlinkat@plt+0x3d368>
  44027c:	ldr	x8, [sp, #160]
  440280:	ldr	x9, [x8, #8]
  440284:	mov	x10, xzr
  440288:	add	x9, x9, #0x0
  44028c:	mul	x9, x10, x9
  440290:	subs	x9, x9, #0x1
  440294:	str	x9, [sp, #96]
  440298:	ldr	x8, [sp, #96]
  44029c:	mov	x9, #0x3c                  	// #60
  4402a0:	sdiv	x8, x8, x9
  4402a4:	ldr	x9, [sp, #160]
  4402a8:	ldr	x10, [x9, #8]
  4402ac:	cmp	x8, x10
  4402b0:	b.lt	440314 <readlinkat@plt+0x3d3e4>  // b.tstop
  4402b4:	ldr	x8, [sp, #160]
  4402b8:	ldr	x9, [x8, #8]
  4402bc:	mov	x10, #0x3c                  	// #60
  4402c0:	mul	x9, x9, x10
  4402c4:	mov	x10, xzr
  4402c8:	mul	x9, x10, x9
  4402cc:	subs	x9, x9, #0x1
  4402d0:	cmp	x9, #0x0
  4402d4:	cset	w11, ge  // ge = tcont
  4402d8:	tbnz	w11, #0, 4402f8 <readlinkat@plt+0x3d3c8>
  4402dc:	ldr	x8, [sp, #160]
  4402e0:	ldr	x9, [x8, #8]
  4402e4:	mov	x10, #0x3c                  	// #60
  4402e8:	mul	x9, x9, x10
  4402ec:	mov	x10, #0x8000000000000000    	// #-9223372036854775808
  4402f0:	cmp	x9, x10
  4402f4:	b.lt	440314 <readlinkat@plt+0x3d3e4>  // b.tstop
  4402f8:	ldr	x8, [sp, #160]
  4402fc:	ldr	x9, [x8, #8]
  440300:	mov	x10, #0x3c                  	// #60
  440304:	mul	x9, x9, x10
  440308:	mov	x10, #0x7fffffffffffffff    	// #9223372036854775807
  44030c:	cmp	x10, x9
  440310:	b.ge	440334 <readlinkat@plt+0x3d404>  // b.tcont
  440314:	mov	w8, #0x1                   	// #1
  440318:	ldr	x9, [sp, #160]
  44031c:	ldr	x10, [x9, #8]
  440320:	mov	x11, #0x3c                  	// #60
  440324:	mul	x10, x10, x11
  440328:	str	x10, [sp, #176]
  44032c:	str	w8, [sp, #92]
  440330:	b	440350 <readlinkat@plt+0x3d420>
  440334:	mov	w8, wzr
  440338:	ldr	x9, [sp, #160]
  44033c:	ldr	x10, [x9, #8]
  440340:	mov	x11, #0x3c                  	// #60
  440344:	mul	x10, x10, x11
  440348:	str	x10, [sp, #176]
  44034c:	str	w8, [sp, #92]
  440350:	ldr	w8, [sp, #92]
  440354:	ldrb	w9, [sp, #175]
  440358:	mov	w10, #0x1                   	// #1
  44035c:	and	w9, w9, #0x1
  440360:	orr	w8, w9, w8
  440364:	cmp	w8, #0x0
  440368:	cset	w8, ne  // ne = any
  44036c:	and	w8, w8, w10
  440370:	strb	w8, [sp, #175]
  440374:	ldr	x11, [sp, #160]
  440378:	ldrb	w8, [x11]
  44037c:	tbnz	w8, #0, 440384 <readlinkat@plt+0x3d454>
  440380:	b	440658 <readlinkat@plt+0x3d728>
  440384:	ldr	x8, [sp, #184]
  440388:	mov	x9, xzr
  44038c:	mul	x8, x9, x8
  440390:	ldr	x10, [sp, #176]
  440394:	add	x8, x8, x10
  440398:	mul	x8, x9, x8
  44039c:	subs	x8, x8, #0x1
  4403a0:	cmp	x8, #0x0
  4403a4:	cset	w11, ge  // ge = tcont
  4403a8:	tbnz	w11, #0, 4403e8 <readlinkat@plt+0x3d4b8>
  4403ac:	ldr	x8, [sp, #184]
  4403b0:	mov	x9, xzr
  4403b4:	mul	x8, x9, x8
  4403b8:	ldr	x10, [sp, #176]
  4403bc:	add	x8, x8, x10
  4403c0:	mul	x8, x9, x8
  4403c4:	add	x8, x8, #0x1
  4403c8:	lsl	x8, x8, #62
  4403cc:	subs	x8, x8, #0x1
  4403d0:	mov	x9, #0x2                   	// #2
  4403d4:	mul	x8, x8, x9
  4403d8:	add	x8, x8, #0x1
  4403dc:	mvn	x8, x8
  4403e0:	str	x8, [sp, #80]
  4403e4:	b	440408 <readlinkat@plt+0x3d4d8>
  4403e8:	ldr	x8, [sp, #184]
  4403ec:	mov	x9, xzr
  4403f0:	mul	x8, x9, x8
  4403f4:	ldr	x10, [sp, #176]
  4403f8:	add	x8, x8, x10
  4403fc:	mul	x8, x9, x8
  440400:	add	x8, x8, #0x0
  440404:	str	x8, [sp, #80]
  440408:	ldr	x8, [sp, #80]
  44040c:	cmp	x8, #0x0
  440410:	cset	w9, ge  // ge = tcont
  440414:	tbnz	w9, #0, 44056c <readlinkat@plt+0x3d63c>
  440418:	ldr	x8, [sp, #184]
  44041c:	cmp	x8, #0x0
  440420:	cset	w9, ge  // ge = tcont
  440424:	tbnz	w9, #0, 4404c4 <readlinkat@plt+0x3d594>
  440428:	ldr	x8, [sp, #184]
  44042c:	mov	x9, xzr
  440430:	mul	x8, x9, x8
  440434:	ldr	x10, [sp, #176]
  440438:	add	x8, x8, x10
  44043c:	mul	x8, x9, x8
  440440:	subs	x8, x8, #0x1
  440444:	cmp	x8, #0x0
  440448:	cset	w11, ge  // ge = tcont
  44044c:	tbnz	w11, #0, 440488 <readlinkat@plt+0x3d558>
  440450:	ldr	x8, [sp, #184]
  440454:	mov	x9, xzr
  440458:	mul	x8, x9, x8
  44045c:	ldr	x10, [sp, #176]
  440460:	add	x8, x8, x10
  440464:	mul	x8, x9, x8
  440468:	add	x8, x8, #0x1
  44046c:	lsl	x8, x8, #62
  440470:	subs	x8, x8, #0x1
  440474:	mov	x9, #0x2                   	// #2
  440478:	mul	x8, x8, x9
  44047c:	add	x8, x8, #0x1
  440480:	str	x8, [sp, #72]
  440484:	b	4404a8 <readlinkat@plt+0x3d578>
  440488:	ldr	x8, [sp, #184]
  44048c:	mov	x9, xzr
  440490:	mul	x8, x9, x8
  440494:	ldr	x10, [sp, #176]
  440498:	add	x8, x8, x10
  44049c:	mul	x8, x9, x8
  4404a0:	subs	x8, x8, #0x1
  4404a4:	str	x8, [sp, #72]
  4404a8:	ldr	x8, [sp, #72]
  4404ac:	ldr	x9, [sp, #184]
  4404b0:	add	x8, x8, x9
  4404b4:	ldr	x9, [sp, #176]
  4404b8:	cmp	x8, x9
  4404bc:	b.lt	440618 <readlinkat@plt+0x3d6e8>  // b.tstop
  4404c0:	b	4405c4 <readlinkat@plt+0x3d694>
  4404c4:	ldr	x8, [sp, #176]
  4404c8:	ldr	x9, [sp, #184]
  4404cc:	mov	x10, xzr
  4404d0:	mul	x9, x10, x9
  4404d4:	ldr	x11, [sp, #176]
  4404d8:	add	x9, x9, x11
  4404dc:	mul	x9, x10, x9
  4404e0:	subs	x9, x9, #0x1
  4404e4:	cmp	x9, #0x0
  4404e8:	cset	w12, ge  // ge = tcont
  4404ec:	str	x8, [sp, #64]
  4404f0:	tbnz	w12, #0, 440530 <readlinkat@plt+0x3d600>
  4404f4:	ldr	x8, [sp, #184]
  4404f8:	mov	x9, xzr
  4404fc:	mul	x8, x9, x8
  440500:	ldr	x10, [sp, #176]
  440504:	add	x8, x8, x10
  440508:	mul	x8, x9, x8
  44050c:	add	x8, x8, #0x1
  440510:	lsl	x8, x8, #62
  440514:	subs	x8, x8, #0x1
  440518:	mov	x9, #0x2                   	// #2
  44051c:	mul	x8, x8, x9
  440520:	add	x8, x8, #0x1
  440524:	mvn	x8, x8
  440528:	str	x8, [sp, #56]
  44052c:	b	440550 <readlinkat@plt+0x3d620>
  440530:	ldr	x8, [sp, #184]
  440534:	mov	x9, xzr
  440538:	mul	x8, x9, x8
  44053c:	ldr	x10, [sp, #176]
  440540:	add	x8, x8, x10
  440544:	mul	x8, x9, x8
  440548:	add	x8, x8, #0x0
  44054c:	str	x8, [sp, #56]
  440550:	ldr	x8, [sp, #56]
  440554:	ldr	x9, [sp, #184]
  440558:	add	x8, x8, x9
  44055c:	ldr	x9, [sp, #64]
  440560:	cmp	x9, x8
  440564:	b.lt	440618 <readlinkat@plt+0x3d6e8>  // b.tstop
  440568:	b	4405c4 <readlinkat@plt+0x3d694>
  44056c:	ldr	x8, [sp, #176]
  440570:	cmp	x8, #0x0
  440574:	cset	w9, ge  // ge = tcont
  440578:	tbnz	w9, #0, 440588 <readlinkat@plt+0x3d658>
  44057c:	ldr	w8, [sp, #152]
  440580:	tbnz	w8, #0, 440618 <readlinkat@plt+0x3d6e8>
  440584:	b	4405c4 <readlinkat@plt+0x3d694>
  440588:	ldr	x8, [sp, #184]
  44058c:	cmp	x8, #0x0
  440590:	cset	w9, ge  // ge = tcont
  440594:	tbnz	w9, #0, 4405b4 <readlinkat@plt+0x3d684>
  440598:	ldr	x8, [sp, #176]
  44059c:	ldr	x9, [sp, #184]
  4405a0:	subs	x8, x8, x9
  4405a4:	ldr	x9, [sp, #176]
  4405a8:	cmp	x8, x9
  4405ac:	b.le	440618 <readlinkat@plt+0x3d6e8>
  4405b0:	b	4405c4 <readlinkat@plt+0x3d694>
  4405b4:	ldr	x8, [sp, #176]
  4405b8:	ldr	x9, [sp, #184]
  4405bc:	cmp	x8, x9
  4405c0:	b.lt	440618 <readlinkat@plt+0x3d6e8>  // b.tstop
  4405c4:	ldr	x8, [sp, #176]
  4405c8:	ldr	x9, [sp, #184]
  4405cc:	subs	x8, x8, x9
  4405d0:	mov	x9, xzr
  4405d4:	mul	x8, x9, x8
  4405d8:	subs	x8, x8, #0x1
  4405dc:	cmp	x8, #0x0
  4405e0:	cset	w10, ge  // ge = tcont
  4405e4:	tbnz	w10, #0, 440600 <readlinkat@plt+0x3d6d0>
  4405e8:	ldr	x8, [sp, #176]
  4405ec:	ldr	x9, [sp, #184]
  4405f0:	subs	x8, x8, x9
  4405f4:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  4405f8:	cmp	x8, x9
  4405fc:	b.lt	440618 <readlinkat@plt+0x3d6e8>  // b.tstop
  440600:	ldr	x8, [sp, #176]
  440604:	ldr	x9, [sp, #184]
  440608:	subs	x8, x8, x9
  44060c:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  440610:	cmp	x9, x8
  440614:	b.ge	440634 <readlinkat@plt+0x3d704>  // b.tcont
  440618:	mov	w8, #0x1                   	// #1
  44061c:	ldr	x9, [sp, #176]
  440620:	ldr	x10, [sp, #184]
  440624:	subs	x9, x9, x10
  440628:	str	x9, [sp, #176]
  44062c:	str	w8, [sp, #52]
  440630:	b	44064c <readlinkat@plt+0x3d71c>
  440634:	mov	w8, wzr
  440638:	ldr	x9, [sp, #176]
  44063c:	ldr	x10, [sp, #184]
  440640:	subs	x9, x9, x10
  440644:	str	x9, [sp, #176]
  440648:	str	w8, [sp, #52]
  44064c:	ldr	w8, [sp, #52]
  440650:	str	w8, [sp, #48]
  440654:	b	440940 <readlinkat@plt+0x3da10>
  440658:	ldr	x8, [sp, #184]
  44065c:	mov	x9, xzr
  440660:	mul	x8, x9, x8
  440664:	ldr	x10, [sp, #176]
  440668:	add	x8, x8, x10
  44066c:	mul	x8, x9, x8
  440670:	subs	x8, x8, #0x1
  440674:	cmp	x8, #0x0
  440678:	cset	w11, ge  // ge = tcont
  44067c:	tbnz	w11, #0, 4406bc <readlinkat@plt+0x3d78c>
  440680:	ldr	x8, [sp, #184]
  440684:	mov	x9, xzr
  440688:	mul	x8, x9, x8
  44068c:	ldr	x10, [sp, #176]
  440690:	add	x8, x8, x10
  440694:	mul	x8, x9, x8
  440698:	add	x8, x8, #0x1
  44069c:	lsl	x8, x8, #62
  4406a0:	subs	x8, x8, #0x1
  4406a4:	mov	x9, #0x2                   	// #2
  4406a8:	mul	x8, x8, x9
  4406ac:	add	x8, x8, #0x1
  4406b0:	mvn	x8, x8
  4406b4:	str	x8, [sp, #40]
  4406b8:	b	4406dc <readlinkat@plt+0x3d7ac>
  4406bc:	ldr	x8, [sp, #184]
  4406c0:	mov	x9, xzr
  4406c4:	mul	x8, x9, x8
  4406c8:	ldr	x10, [sp, #176]
  4406cc:	add	x8, x8, x10
  4406d0:	mul	x8, x9, x8
  4406d4:	add	x8, x8, #0x0
  4406d8:	str	x8, [sp, #40]
  4406dc:	ldr	x8, [sp, #40]
  4406e0:	cmp	x8, #0x0
  4406e4:	cset	w9, ge  // ge = tcont
  4406e8:	tbnz	w9, #0, 440840 <readlinkat@plt+0x3d910>
  4406ec:	ldr	x8, [sp, #184]
  4406f0:	cmp	x8, #0x0
  4406f4:	cset	w9, ge  // ge = tcont
  4406f8:	tbnz	w9, #0, 4407a4 <readlinkat@plt+0x3d874>
  4406fc:	ldr	x8, [sp, #176]
  440700:	ldr	x9, [sp, #184]
  440704:	mov	x10, xzr
  440708:	mul	x9, x10, x9
  44070c:	ldr	x11, [sp, #176]
  440710:	add	x9, x9, x11
  440714:	mul	x9, x10, x9
  440718:	subs	x9, x9, #0x1
  44071c:	cmp	x9, #0x0
  440720:	cset	w12, ge  // ge = tcont
  440724:	str	x8, [sp, #32]
  440728:	tbnz	w12, #0, 440768 <readlinkat@plt+0x3d838>
  44072c:	ldr	x8, [sp, #184]
  440730:	mov	x9, xzr
  440734:	mul	x8, x9, x8
  440738:	ldr	x10, [sp, #176]
  44073c:	add	x8, x8, x10
  440740:	mul	x8, x9, x8
  440744:	add	x8, x8, #0x1
  440748:	lsl	x8, x8, #62
  44074c:	subs	x8, x8, #0x1
  440750:	mov	x9, #0x2                   	// #2
  440754:	mul	x8, x8, x9
  440758:	add	x8, x8, #0x1
  44075c:	mvn	x8, x8
  440760:	str	x8, [sp, #24]
  440764:	b	440788 <readlinkat@plt+0x3d858>
  440768:	ldr	x8, [sp, #184]
  44076c:	mov	x9, xzr
  440770:	mul	x8, x9, x8
  440774:	ldr	x10, [sp, #176]
  440778:	add	x8, x8, x10
  44077c:	mul	x8, x9, x8
  440780:	add	x8, x8, #0x0
  440784:	str	x8, [sp, #24]
  440788:	ldr	x8, [sp, #24]
  44078c:	ldr	x9, [sp, #184]
  440790:	subs	x8, x8, x9
  440794:	ldr	x9, [sp, #32]
  440798:	cmp	x9, x8
  44079c:	b.lt	440904 <readlinkat@plt+0x3d9d4>  // b.tstop
  4407a0:	b	4408b0 <readlinkat@plt+0x3d980>
  4407a4:	ldr	x8, [sp, #184]
  4407a8:	mov	x9, xzr
  4407ac:	mul	x8, x9, x8
  4407b0:	ldr	x10, [sp, #176]
  4407b4:	add	x8, x8, x10
  4407b8:	mul	x8, x9, x8
  4407bc:	subs	x8, x8, #0x1
  4407c0:	cmp	x8, #0x0
  4407c4:	cset	w11, ge  // ge = tcont
  4407c8:	tbnz	w11, #0, 440804 <readlinkat@plt+0x3d8d4>
  4407cc:	ldr	x8, [sp, #184]
  4407d0:	mov	x9, xzr
  4407d4:	mul	x8, x9, x8
  4407d8:	ldr	x10, [sp, #176]
  4407dc:	add	x8, x8, x10
  4407e0:	mul	x8, x9, x8
  4407e4:	add	x8, x8, #0x1
  4407e8:	lsl	x8, x8, #62
  4407ec:	subs	x8, x8, #0x1
  4407f0:	mov	x9, #0x2                   	// #2
  4407f4:	mul	x8, x8, x9
  4407f8:	add	x8, x8, #0x1
  4407fc:	str	x8, [sp, #16]
  440800:	b	440824 <readlinkat@plt+0x3d8f4>
  440804:	ldr	x8, [sp, #184]
  440808:	mov	x9, xzr
  44080c:	mul	x8, x9, x8
  440810:	ldr	x10, [sp, #176]
  440814:	add	x8, x8, x10
  440818:	mul	x8, x9, x8
  44081c:	subs	x8, x8, #0x1
  440820:	str	x8, [sp, #16]
  440824:	ldr	x8, [sp, #16]
  440828:	ldr	x9, [sp, #184]
  44082c:	subs	x8, x8, x9
  440830:	ldr	x9, [sp, #176]
  440834:	cmp	x8, x9
  440838:	b.lt	440904 <readlinkat@plt+0x3d9d4>  // b.tstop
  44083c:	b	4408b0 <readlinkat@plt+0x3d980>
  440840:	ldr	x8, [sp, #176]
  440844:	cmp	x8, #0x0
  440848:	cset	w9, ge  // ge = tcont
  44084c:	tbnz	w9, #0, 44086c <readlinkat@plt+0x3d93c>
  440850:	ldr	x8, [sp, #184]
  440854:	ldr	x9, [sp, #176]
  440858:	ldr	x10, [sp, #184]
  44085c:	add	x9, x9, x10
  440860:	cmp	x8, x9
  440864:	b.le	440904 <readlinkat@plt+0x3d9d4>
  440868:	b	4408b0 <readlinkat@plt+0x3d980>
  44086c:	ldr	x8, [sp, #184]
  440870:	cmp	x8, #0x0
  440874:	cset	w9, ge  // ge = tcont
  440878:	tbnz	w9, #0, 440898 <readlinkat@plt+0x3d968>
  44087c:	ldr	x8, [sp, #176]
  440880:	ldr	x9, [sp, #176]
  440884:	ldr	x10, [sp, #184]
  440888:	add	x9, x9, x10
  44088c:	cmp	x8, x9
  440890:	b.le	440904 <readlinkat@plt+0x3d9d4>
  440894:	b	4408b0 <readlinkat@plt+0x3d980>
  440898:	ldr	x8, [sp, #176]
  44089c:	ldr	x9, [sp, #184]
  4408a0:	add	x8, x8, x9
  4408a4:	ldr	x9, [sp, #184]
  4408a8:	cmp	x8, x9
  4408ac:	b.lt	440904 <readlinkat@plt+0x3d9d4>  // b.tstop
  4408b0:	ldr	x8, [sp, #176]
  4408b4:	ldr	x9, [sp, #184]
  4408b8:	add	x8, x8, x9
  4408bc:	mov	x9, xzr
  4408c0:	mul	x8, x9, x8
  4408c4:	subs	x8, x8, #0x1
  4408c8:	cmp	x8, #0x0
  4408cc:	cset	w10, ge  // ge = tcont
  4408d0:	tbnz	w10, #0, 4408ec <readlinkat@plt+0x3d9bc>
  4408d4:	ldr	x8, [sp, #176]
  4408d8:	ldr	x9, [sp, #184]
  4408dc:	add	x8, x8, x9
  4408e0:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  4408e4:	cmp	x8, x9
  4408e8:	b.lt	440904 <readlinkat@plt+0x3d9d4>  // b.tstop
  4408ec:	ldr	x8, [sp, #176]
  4408f0:	ldr	x9, [sp, #184]
  4408f4:	add	x8, x8, x9
  4408f8:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  4408fc:	cmp	x9, x8
  440900:	b.ge	440920 <readlinkat@plt+0x3d9f0>  // b.tcont
  440904:	mov	w8, #0x1                   	// #1
  440908:	ldr	x9, [sp, #176]
  44090c:	ldr	x10, [sp, #184]
  440910:	add	x9, x9, x10
  440914:	str	x9, [sp, #176]
  440918:	str	w8, [sp, #12]
  44091c:	b	440938 <readlinkat@plt+0x3da08>
  440920:	mov	w8, wzr
  440924:	ldr	x9, [sp, #176]
  440928:	ldr	x10, [sp, #184]
  44092c:	add	x9, x9, x10
  440930:	str	x9, [sp, #176]
  440934:	str	w8, [sp, #12]
  440938:	ldr	w8, [sp, #12]
  44093c:	str	w8, [sp, #48]
  440940:	ldr	w8, [sp, #48]
  440944:	ldrb	w9, [sp, #175]
  440948:	mov	w10, #0x1                   	// #1
  44094c:	and	w9, w9, #0x1
  440950:	orr	w8, w9, w8
  440954:	cmp	w8, #0x0
  440958:	cset	w8, ne  // ne = any
  44095c:	and	w8, w8, w10
  440960:	strb	w8, [sp, #175]
  440964:	ldrb	w8, [sp, #175]
  440968:	tbnz	w8, #0, 440988 <readlinkat@plt+0x3da58>
  44096c:	ldr	x8, [sp, #176]
  440970:	mov	x9, #0xfffffffffffffa60    	// #-1440
  440974:	cmp	x9, x8
  440978:	b.gt	440988 <readlinkat@plt+0x3da58>
  44097c:	ldr	x8, [sp, #176]
  440980:	cmp	x8, #0x5a0
  440984:	b.le	440998 <readlinkat@plt+0x3da68>
  440988:	mov	w8, wzr
  44098c:	and	w8, w8, #0x1
  440990:	strb	w8, [sp, #207]
  440994:	b	4409b8 <readlinkat@plt+0x3da88>
  440998:	ldr	x8, [sp, #176]
  44099c:	mov	x9, #0x3c                  	// #60
  4409a0:	mul	x8, x8, x9
  4409a4:	ldr	x9, [sp, #192]
  4409a8:	str	w8, [x9, #24]
  4409ac:	mov	w8, #0x1                   	// #1
  4409b0:	and	w8, w8, #0x1
  4409b4:	strb	w8, [sp, #207]
  4409b8:	ldrb	w8, [sp, #207]
  4409bc:	and	w0, w8, #0x1
  4409c0:	add	sp, sp, #0xd0
  4409c4:	ret
  4409c8:	str	x29, [sp, #-16]!
  4409cc:	sub	sp, sp, #0x240
  4409d0:	mov	w8, #0x1                   	// #1
  4409d4:	str	x0, [sp, #560]
  4409d8:	str	w2, [sp, #556]
  4409dc:	ldr	w9, [sp, #556]
  4409e0:	cmp	w9, #0x0
  4409e4:	cset	w9, ge  // ge = tcont
  4409e8:	str	x1, [sp, #544]
  4409ec:	str	w8, [sp, #540]
  4409f0:	tbnz	w9, #0, 442270 <readlinkat@plt+0x3f340>
  4409f4:	ldr	x8, [sp, #544]
  4409f8:	ldr	w9, [x8, #48]
  4409fc:	mov	w10, wzr
  440a00:	mul	w9, w10, w9
  440a04:	ldr	x11, [sp, #560]
  440a08:	ldr	w12, [x11, #152]
  440a0c:	add	w9, w9, w12
  440a10:	mul	w9, w10, w9
  440a14:	subs	w9, w9, #0x1
  440a18:	cmp	w9, #0x0
  440a1c:	cset	w9, ge  // ge = tcont
  440a20:	tbnz	w9, #0, 440a68 <readlinkat@plt+0x3db38>
  440a24:	ldr	x8, [sp, #544]
  440a28:	ldr	w9, [x8, #48]
  440a2c:	mov	w10, wzr
  440a30:	mul	w9, w10, w9
  440a34:	ldr	x11, [sp, #560]
  440a38:	ldr	w12, [x11, #152]
  440a3c:	add	w9, w9, w12
  440a40:	mul	w9, w10, w9
  440a44:	add	w9, w9, #0x1
  440a48:	lsl	w9, w9, #30
  440a4c:	subs	w9, w9, #0x1
  440a50:	mov	w10, #0x2                   	// #2
  440a54:	mul	w9, w9, w10
  440a58:	add	w9, w9, #0x1
  440a5c:	mvn	w9, w9
  440a60:	str	w9, [sp, #536]
  440a64:	b	440a90 <readlinkat@plt+0x3db60>
  440a68:	ldr	x8, [sp, #544]
  440a6c:	ldr	w9, [x8, #48]
  440a70:	mov	w10, wzr
  440a74:	mul	w9, w10, w9
  440a78:	ldr	x11, [sp, #560]
  440a7c:	ldr	w12, [x11, #152]
  440a80:	add	w9, w9, w12
  440a84:	mul	w9, w10, w9
  440a88:	add	w9, w9, #0x0
  440a8c:	str	w9, [sp, #536]
  440a90:	ldr	w8, [sp, #536]
  440a94:	cmp	w8, #0x0
  440a98:	cset	w8, ge  // ge = tcont
  440a9c:	tbnz	w8, #0, 440c38 <readlinkat@plt+0x3dd08>
  440aa0:	ldr	x8, [sp, #544]
  440aa4:	ldr	w9, [x8, #48]
  440aa8:	cmp	w9, #0x0
  440aac:	cset	w9, ge  // ge = tcont
  440ab0:	tbnz	w9, #0, 440b70 <readlinkat@plt+0x3dc40>
  440ab4:	ldr	x8, [sp, #544]
  440ab8:	ldr	w9, [x8, #48]
  440abc:	mov	w10, wzr
  440ac0:	mul	w9, w10, w9
  440ac4:	ldr	x11, [sp, #560]
  440ac8:	ldr	w12, [x11, #152]
  440acc:	add	w9, w9, w12
  440ad0:	mul	w9, w10, w9
  440ad4:	subs	w9, w9, #0x1
  440ad8:	cmp	w9, #0x0
  440adc:	cset	w9, ge  // ge = tcont
  440ae0:	tbnz	w9, #0, 440b24 <readlinkat@plt+0x3dbf4>
  440ae4:	ldr	x8, [sp, #544]
  440ae8:	ldr	w9, [x8, #48]
  440aec:	mov	w10, wzr
  440af0:	mul	w9, w10, w9
  440af4:	ldr	x11, [sp, #560]
  440af8:	ldr	w12, [x11, #152]
  440afc:	add	w9, w9, w12
  440b00:	mul	w9, w10, w9
  440b04:	add	w9, w9, #0x1
  440b08:	lsl	w9, w9, #30
  440b0c:	subs	w9, w9, #0x1
  440b10:	mov	w10, #0x2                   	// #2
  440b14:	mul	w9, w9, w10
  440b18:	add	w9, w9, #0x1
  440b1c:	str	w9, [sp, #532]
  440b20:	b	440b4c <readlinkat@plt+0x3dc1c>
  440b24:	ldr	x8, [sp, #544]
  440b28:	ldr	w9, [x8, #48]
  440b2c:	mov	w10, wzr
  440b30:	mul	w9, w10, w9
  440b34:	ldr	x11, [sp, #560]
  440b38:	ldr	w12, [x11, #152]
  440b3c:	add	w9, w9, w12
  440b40:	mul	w9, w10, w9
  440b44:	subs	w9, w9, #0x1
  440b48:	str	w9, [sp, #532]
  440b4c:	ldr	w8, [sp, #532]
  440b50:	ldr	x9, [sp, #544]
  440b54:	ldr	w10, [x9, #48]
  440b58:	add	w8, w8, w10
  440b5c:	ldr	x11, [sp, #560]
  440b60:	ldr	w10, [x11, #152]
  440b64:	cmp	w8, w10
  440b68:	b.lt	440d18 <readlinkat@plt+0x3dde8>  // b.tstop
  440b6c:	b	440cac <readlinkat@plt+0x3dd7c>
  440b70:	ldr	x8, [sp, #560]
  440b74:	ldr	w9, [x8, #152]
  440b78:	ldr	x8, [sp, #544]
  440b7c:	ldr	w10, [x8, #48]
  440b80:	mov	w11, wzr
  440b84:	mul	w10, w11, w10
  440b88:	ldr	x12, [sp, #560]
  440b8c:	ldr	w13, [x12, #152]
  440b90:	add	w10, w10, w13
  440b94:	mul	w10, w11, w10
  440b98:	subs	w10, w10, #0x1
  440b9c:	cmp	w10, #0x0
  440ba0:	cset	w10, ge  // ge = tcont
  440ba4:	str	w9, [sp, #528]
  440ba8:	tbnz	w10, #0, 440bf0 <readlinkat@plt+0x3dcc0>
  440bac:	ldr	x8, [sp, #544]
  440bb0:	ldr	w9, [x8, #48]
  440bb4:	mov	w10, wzr
  440bb8:	mul	w9, w10, w9
  440bbc:	ldr	x11, [sp, #560]
  440bc0:	ldr	w12, [x11, #152]
  440bc4:	add	w9, w9, w12
  440bc8:	mul	w9, w10, w9
  440bcc:	add	w9, w9, #0x1
  440bd0:	lsl	w9, w9, #30
  440bd4:	subs	w9, w9, #0x1
  440bd8:	mov	w10, #0x2                   	// #2
  440bdc:	mul	w9, w9, w10
  440be0:	add	w9, w9, #0x1
  440be4:	mvn	w9, w9
  440be8:	str	w9, [sp, #524]
  440bec:	b	440c18 <readlinkat@plt+0x3dce8>
  440bf0:	ldr	x8, [sp, #544]
  440bf4:	ldr	w9, [x8, #48]
  440bf8:	mov	w10, wzr
  440bfc:	mul	w9, w10, w9
  440c00:	ldr	x11, [sp, #560]
  440c04:	ldr	w12, [x11, #152]
  440c08:	add	w9, w9, w12
  440c0c:	mul	w9, w10, w9
  440c10:	add	w9, w9, #0x0
  440c14:	str	w9, [sp, #524]
  440c18:	ldr	w8, [sp, #524]
  440c1c:	ldr	x9, [sp, #544]
  440c20:	ldr	w10, [x9, #48]
  440c24:	add	w8, w8, w10
  440c28:	ldr	w10, [sp, #528]
  440c2c:	cmp	w10, w8
  440c30:	b.lt	440d18 <readlinkat@plt+0x3dde8>  // b.tstop
  440c34:	b	440cac <readlinkat@plt+0x3dd7c>
  440c38:	ldr	x8, [sp, #560]
  440c3c:	ldr	w9, [x8, #152]
  440c40:	cmp	w9, #0x0
  440c44:	cset	w9, ge  // ge = tcont
  440c48:	tbnz	w9, #0, 440c58 <readlinkat@plt+0x3dd28>
  440c4c:	ldr	w8, [sp, #540]
  440c50:	tbnz	w8, #0, 440d18 <readlinkat@plt+0x3dde8>
  440c54:	b	440cac <readlinkat@plt+0x3dd7c>
  440c58:	ldr	x8, [sp, #544]
  440c5c:	ldr	w9, [x8, #48]
  440c60:	cmp	w9, #0x0
  440c64:	cset	w9, ge  // ge = tcont
  440c68:	tbnz	w9, #0, 440c94 <readlinkat@plt+0x3dd64>
  440c6c:	ldr	x8, [sp, #560]
  440c70:	ldr	w9, [x8, #152]
  440c74:	ldr	x8, [sp, #544]
  440c78:	ldr	w10, [x8, #48]
  440c7c:	subs	w9, w9, w10
  440c80:	ldr	x11, [sp, #560]
  440c84:	ldr	w10, [x11, #152]
  440c88:	cmp	w9, w10
  440c8c:	b.le	440d18 <readlinkat@plt+0x3dde8>
  440c90:	b	440cac <readlinkat@plt+0x3dd7c>
  440c94:	ldr	x8, [sp, #560]
  440c98:	ldr	w9, [x8, #152]
  440c9c:	ldr	x8, [sp, #544]
  440ca0:	ldr	w10, [x8, #48]
  440ca4:	cmp	w9, w10
  440ca8:	b.lt	440d18 <readlinkat@plt+0x3dde8>  // b.tstop
  440cac:	ldr	x8, [sp, #560]
  440cb0:	ldr	w9, [x8, #152]
  440cb4:	ldr	x8, [sp, #544]
  440cb8:	ldr	w10, [x8, #48]
  440cbc:	subs	w9, w9, w10
  440cc0:	mov	w10, wzr
  440cc4:	mul	w9, w10, w9
  440cc8:	subs	w9, w9, #0x1
  440ccc:	cmp	w9, #0x0
  440cd0:	cset	w9, ge  // ge = tcont
  440cd4:	tbnz	w9, #0, 440cf8 <readlinkat@plt+0x3ddc8>
  440cd8:	ldr	x8, [sp, #560]
  440cdc:	ldr	w9, [x8, #152]
  440ce0:	ldr	x8, [sp, #544]
  440ce4:	ldr	w10, [x8, #48]
  440ce8:	subs	w9, w9, w10
  440cec:	mov	w10, #0x80000000            	// #-2147483648
  440cf0:	cmp	w9, w10
  440cf4:	b.lt	440d18 <readlinkat@plt+0x3dde8>  // b.tstop
  440cf8:	ldr	x8, [sp, #560]
  440cfc:	ldr	w9, [x8, #152]
  440d00:	ldr	x8, [sp, #544]
  440d04:	ldr	w10, [x8, #48]
  440d08:	subs	w9, w9, w10
  440d0c:	mov	w10, #0x7fffffff            	// #2147483647
  440d10:	cmp	w10, w9
  440d14:	b.ge	440d40 <readlinkat@plt+0x3de10>  // b.tcont
  440d18:	mov	w8, #0x1                   	// #1
  440d1c:	ldr	x9, [sp, #560]
  440d20:	ldr	w10, [x9, #152]
  440d24:	ldr	x9, [sp, #544]
  440d28:	ldr	w11, [x9, #48]
  440d2c:	subs	w10, w10, w11
  440d30:	ldr	x12, [sp, #560]
  440d34:	str	w10, [x12, #152]
  440d38:	str	w8, [sp, #520]
  440d3c:	b	440d64 <readlinkat@plt+0x3de34>
  440d40:	mov	w8, wzr
  440d44:	ldr	x9, [sp, #560]
  440d48:	ldr	w10, [x9, #152]
  440d4c:	ldr	x9, [sp, #544]
  440d50:	ldr	w11, [x9, #48]
  440d54:	subs	w10, w10, w11
  440d58:	ldr	x12, [sp, #560]
  440d5c:	str	w10, [x12, #152]
  440d60:	str	w8, [sp, #520]
  440d64:	ldr	w8, [sp, #520]
  440d68:	ldr	x9, [sp, #544]
  440d6c:	ldr	x10, [x9, #40]
  440d70:	mov	x11, xzr
  440d74:	mul	x10, x11, x10
  440d78:	ldr	x12, [sp, #560]
  440d7c:	ldr	x12, [x12, #144]
  440d80:	add	x10, x10, x12
  440d84:	mul	x10, x11, x10
  440d88:	subs	x10, x10, #0x1
  440d8c:	cmp	x10, #0x0
  440d90:	cset	w13, ge  // ge = tcont
  440d94:	str	w8, [sp, #516]
  440d98:	tbnz	w13, #0, 440de0 <readlinkat@plt+0x3deb0>
  440d9c:	ldr	x8, [sp, #544]
  440da0:	ldr	x9, [x8, #40]
  440da4:	mov	x10, xzr
  440da8:	mul	x9, x10, x9
  440dac:	ldr	x11, [sp, #560]
  440db0:	ldr	x11, [x11, #144]
  440db4:	add	x9, x9, x11
  440db8:	mul	x9, x10, x9
  440dbc:	add	x9, x9, #0x1
  440dc0:	lsl	x9, x9, #62
  440dc4:	subs	x9, x9, #0x1
  440dc8:	mov	x10, #0x2                   	// #2
  440dcc:	mul	x9, x9, x10
  440dd0:	add	x9, x9, #0x1
  440dd4:	mvn	x9, x9
  440dd8:	str	x9, [sp, #504]
  440ddc:	b	440e08 <readlinkat@plt+0x3ded8>
  440de0:	ldr	x8, [sp, #544]
  440de4:	ldr	x9, [x8, #40]
  440de8:	mov	x10, xzr
  440dec:	mul	x9, x10, x9
  440df0:	ldr	x11, [sp, #560]
  440df4:	ldr	x11, [x11, #144]
  440df8:	add	x9, x9, x11
  440dfc:	mul	x9, x10, x9
  440e00:	add	x9, x9, #0x0
  440e04:	str	x9, [sp, #504]
  440e08:	ldr	x8, [sp, #504]
  440e0c:	cmp	x8, #0x0
  440e10:	cset	w9, ge  // ge = tcont
  440e14:	tbnz	w9, #0, 440fb0 <readlinkat@plt+0x3e080>
  440e18:	ldr	x8, [sp, #544]
  440e1c:	ldr	x9, [x8, #40]
  440e20:	cmp	x9, #0x0
  440e24:	cset	w10, ge  // ge = tcont
  440e28:	tbnz	w10, #0, 440ee8 <readlinkat@plt+0x3dfb8>
  440e2c:	ldr	x8, [sp, #544]
  440e30:	ldr	x9, [x8, #40]
  440e34:	mov	x10, xzr
  440e38:	mul	x9, x10, x9
  440e3c:	ldr	x11, [sp, #560]
  440e40:	ldr	x11, [x11, #144]
  440e44:	add	x9, x9, x11
  440e48:	mul	x9, x10, x9
  440e4c:	subs	x9, x9, #0x1
  440e50:	cmp	x9, #0x0
  440e54:	cset	w12, ge  // ge = tcont
  440e58:	tbnz	w12, #0, 440e9c <readlinkat@plt+0x3df6c>
  440e5c:	ldr	x8, [sp, #544]
  440e60:	ldr	x9, [x8, #40]
  440e64:	mov	x10, xzr
  440e68:	mul	x9, x10, x9
  440e6c:	ldr	x11, [sp, #560]
  440e70:	ldr	x11, [x11, #144]
  440e74:	add	x9, x9, x11
  440e78:	mul	x9, x10, x9
  440e7c:	add	x9, x9, #0x1
  440e80:	lsl	x9, x9, #62
  440e84:	subs	x9, x9, #0x1
  440e88:	mov	x10, #0x2                   	// #2
  440e8c:	mul	x9, x9, x10
  440e90:	add	x9, x9, #0x1
  440e94:	str	x9, [sp, #496]
  440e98:	b	440ec4 <readlinkat@plt+0x3df94>
  440e9c:	ldr	x8, [sp, #544]
  440ea0:	ldr	x9, [x8, #40]
  440ea4:	mov	x10, xzr
  440ea8:	mul	x9, x10, x9
  440eac:	ldr	x11, [sp, #560]
  440eb0:	ldr	x11, [x11, #144]
  440eb4:	add	x9, x9, x11
  440eb8:	mul	x9, x10, x9
  440ebc:	subs	x9, x9, #0x1
  440ec0:	str	x9, [sp, #496]
  440ec4:	ldr	x8, [sp, #496]
  440ec8:	ldr	x9, [sp, #544]
  440ecc:	ldr	x10, [x9, #40]
  440ed0:	add	x8, x8, x10
  440ed4:	ldr	x10, [sp, #560]
  440ed8:	ldr	x10, [x10, #144]
  440edc:	cmp	x8, x10
  440ee0:	b.lt	441090 <readlinkat@plt+0x3e160>  // b.tstop
  440ee4:	b	441024 <readlinkat@plt+0x3e0f4>
  440ee8:	ldr	x8, [sp, #560]
  440eec:	ldr	x8, [x8, #144]
  440ef0:	ldr	x9, [sp, #544]
  440ef4:	ldr	x10, [x9, #40]
  440ef8:	mov	x11, xzr
  440efc:	mul	x10, x11, x10
  440f00:	ldr	x12, [sp, #560]
  440f04:	ldr	x12, [x12, #144]
  440f08:	add	x10, x10, x12
  440f0c:	mul	x10, x11, x10
  440f10:	subs	x10, x10, #0x1
  440f14:	cmp	x10, #0x0
  440f18:	cset	w13, ge  // ge = tcont
  440f1c:	str	x8, [sp, #488]
  440f20:	tbnz	w13, #0, 440f68 <readlinkat@plt+0x3e038>
  440f24:	ldr	x8, [sp, #544]
  440f28:	ldr	x9, [x8, #40]
  440f2c:	mov	x10, xzr
  440f30:	mul	x9, x10, x9
  440f34:	ldr	x11, [sp, #560]
  440f38:	ldr	x11, [x11, #144]
  440f3c:	add	x9, x9, x11
  440f40:	mul	x9, x10, x9
  440f44:	add	x9, x9, #0x1
  440f48:	lsl	x9, x9, #62
  440f4c:	subs	x9, x9, #0x1
  440f50:	mov	x10, #0x2                   	// #2
  440f54:	mul	x9, x9, x10
  440f58:	add	x9, x9, #0x1
  440f5c:	mvn	x9, x9
  440f60:	str	x9, [sp, #480]
  440f64:	b	440f90 <readlinkat@plt+0x3e060>
  440f68:	ldr	x8, [sp, #544]
  440f6c:	ldr	x9, [x8, #40]
  440f70:	mov	x10, xzr
  440f74:	mul	x9, x10, x9
  440f78:	ldr	x11, [sp, #560]
  440f7c:	ldr	x11, [x11, #144]
  440f80:	add	x9, x9, x11
  440f84:	mul	x9, x10, x9
  440f88:	add	x9, x9, #0x0
  440f8c:	str	x9, [sp, #480]
  440f90:	ldr	x8, [sp, #480]
  440f94:	ldr	x9, [sp, #544]
  440f98:	ldr	x10, [x9, #40]
  440f9c:	add	x8, x8, x10
  440fa0:	ldr	x10, [sp, #488]
  440fa4:	cmp	x10, x8
  440fa8:	b.lt	441090 <readlinkat@plt+0x3e160>  // b.tstop
  440fac:	b	441024 <readlinkat@plt+0x3e0f4>
  440fb0:	ldr	x8, [sp, #560]
  440fb4:	ldr	x8, [x8, #144]
  440fb8:	cmp	x8, #0x0
  440fbc:	cset	w9, ge  // ge = tcont
  440fc0:	tbnz	w9, #0, 440fd0 <readlinkat@plt+0x3e0a0>
  440fc4:	ldr	w8, [sp, #540]
  440fc8:	tbnz	w8, #0, 441090 <readlinkat@plt+0x3e160>
  440fcc:	b	441024 <readlinkat@plt+0x3e0f4>
  440fd0:	ldr	x8, [sp, #544]
  440fd4:	ldr	x9, [x8, #40]
  440fd8:	cmp	x9, #0x0
  440fdc:	cset	w10, ge  // ge = tcont
  440fe0:	tbnz	w10, #0, 44100c <readlinkat@plt+0x3e0dc>
  440fe4:	ldr	x8, [sp, #560]
  440fe8:	ldr	x8, [x8, #144]
  440fec:	ldr	x9, [sp, #544]
  440ff0:	ldr	x10, [x9, #40]
  440ff4:	subs	x8, x8, x10
  440ff8:	ldr	x10, [sp, #560]
  440ffc:	ldr	x10, [x10, #144]
  441000:	cmp	x8, x10
  441004:	b.le	441090 <readlinkat@plt+0x3e160>
  441008:	b	441024 <readlinkat@plt+0x3e0f4>
  44100c:	ldr	x8, [sp, #560]
  441010:	ldr	x8, [x8, #144]
  441014:	ldr	x9, [sp, #544]
  441018:	ldr	x10, [x9, #40]
  44101c:	cmp	x8, x10
  441020:	b.lt	441090 <readlinkat@plt+0x3e160>  // b.tstop
  441024:	ldr	x8, [sp, #560]
  441028:	ldr	x8, [x8, #144]
  44102c:	ldr	x9, [sp, #544]
  441030:	ldr	x10, [x9, #40]
  441034:	subs	x8, x8, x10
  441038:	mov	x10, xzr
  44103c:	mul	x8, x10, x8
  441040:	subs	x8, x8, #0x1
  441044:	cmp	x8, #0x0
  441048:	cset	w11, ge  // ge = tcont
  44104c:	tbnz	w11, #0, 441070 <readlinkat@plt+0x3e140>
  441050:	ldr	x8, [sp, #560]
  441054:	ldr	x8, [x8, #144]
  441058:	ldr	x9, [sp, #544]
  44105c:	ldr	x10, [x9, #40]
  441060:	subs	x8, x8, x10
  441064:	mov	x10, #0x8000000000000000    	// #-9223372036854775808
  441068:	cmp	x8, x10
  44106c:	b.lt	441090 <readlinkat@plt+0x3e160>  // b.tstop
  441070:	ldr	x8, [sp, #560]
  441074:	ldr	x8, [x8, #144]
  441078:	ldr	x9, [sp, #544]
  44107c:	ldr	x10, [x9, #40]
  441080:	subs	x8, x8, x10
  441084:	mov	x10, #0x7fffffffffffffff    	// #9223372036854775807
  441088:	cmp	x10, x8
  44108c:	b.ge	4410b8 <readlinkat@plt+0x3e188>  // b.tcont
  441090:	mov	w8, #0x1                   	// #1
  441094:	ldr	x9, [sp, #560]
  441098:	ldr	x9, [x9, #144]
  44109c:	ldr	x10, [sp, #544]
  4410a0:	ldr	x11, [x10, #40]
  4410a4:	subs	x9, x9, x11
  4410a8:	ldr	x11, [sp, #560]
  4410ac:	str	x9, [x11, #144]
  4410b0:	str	w8, [sp, #476]
  4410b4:	b	4410dc <readlinkat@plt+0x3e1ac>
  4410b8:	mov	w8, wzr
  4410bc:	ldr	x9, [sp, #560]
  4410c0:	ldr	x9, [x9, #144]
  4410c4:	ldr	x10, [sp, #544]
  4410c8:	ldr	x11, [x10, #40]
  4410cc:	subs	x9, x9, x11
  4410d0:	ldr	x11, [sp, #560]
  4410d4:	str	x9, [x11, #144]
  4410d8:	str	w8, [sp, #476]
  4410dc:	ldr	w8, [sp, #476]
  4410e0:	ldr	w9, [sp, #516]
  4410e4:	orr	w8, w9, w8
  4410e8:	ldr	x10, [sp, #544]
  4410ec:	ldr	x11, [x10, #32]
  4410f0:	mov	x12, xzr
  4410f4:	mul	x11, x12, x11
  4410f8:	ldr	x13, [sp, #560]
  4410fc:	ldr	x13, [x13, #136]
  441100:	add	x11, x11, x13
  441104:	mul	x11, x12, x11
  441108:	subs	x11, x11, #0x1
  44110c:	cmp	x11, #0x0
  441110:	cset	w14, ge  // ge = tcont
  441114:	str	w8, [sp, #472]
  441118:	tbnz	w14, #0, 441160 <readlinkat@plt+0x3e230>
  44111c:	ldr	x8, [sp, #544]
  441120:	ldr	x9, [x8, #32]
  441124:	mov	x10, xzr
  441128:	mul	x9, x10, x9
  44112c:	ldr	x11, [sp, #560]
  441130:	ldr	x11, [x11, #136]
  441134:	add	x9, x9, x11
  441138:	mul	x9, x10, x9
  44113c:	add	x9, x9, #0x1
  441140:	lsl	x9, x9, #62
  441144:	subs	x9, x9, #0x1
  441148:	mov	x10, #0x2                   	// #2
  44114c:	mul	x9, x9, x10
  441150:	add	x9, x9, #0x1
  441154:	mvn	x9, x9
  441158:	str	x9, [sp, #464]
  44115c:	b	441188 <readlinkat@plt+0x3e258>
  441160:	ldr	x8, [sp, #544]
  441164:	ldr	x9, [x8, #32]
  441168:	mov	x10, xzr
  44116c:	mul	x9, x10, x9
  441170:	ldr	x11, [sp, #560]
  441174:	ldr	x11, [x11, #136]
  441178:	add	x9, x9, x11
  44117c:	mul	x9, x10, x9
  441180:	add	x9, x9, #0x0
  441184:	str	x9, [sp, #464]
  441188:	ldr	x8, [sp, #464]
  44118c:	cmp	x8, #0x0
  441190:	cset	w9, ge  // ge = tcont
  441194:	tbnz	w9, #0, 441330 <readlinkat@plt+0x3e400>
  441198:	ldr	x8, [sp, #544]
  44119c:	ldr	x9, [x8, #32]
  4411a0:	cmp	x9, #0x0
  4411a4:	cset	w10, ge  // ge = tcont
  4411a8:	tbnz	w10, #0, 441268 <readlinkat@plt+0x3e338>
  4411ac:	ldr	x8, [sp, #544]
  4411b0:	ldr	x9, [x8, #32]
  4411b4:	mov	x10, xzr
  4411b8:	mul	x9, x10, x9
  4411bc:	ldr	x11, [sp, #560]
  4411c0:	ldr	x11, [x11, #136]
  4411c4:	add	x9, x9, x11
  4411c8:	mul	x9, x10, x9
  4411cc:	subs	x9, x9, #0x1
  4411d0:	cmp	x9, #0x0
  4411d4:	cset	w12, ge  // ge = tcont
  4411d8:	tbnz	w12, #0, 44121c <readlinkat@plt+0x3e2ec>
  4411dc:	ldr	x8, [sp, #544]
  4411e0:	ldr	x9, [x8, #32]
  4411e4:	mov	x10, xzr
  4411e8:	mul	x9, x10, x9
  4411ec:	ldr	x11, [sp, #560]
  4411f0:	ldr	x11, [x11, #136]
  4411f4:	add	x9, x9, x11
  4411f8:	mul	x9, x10, x9
  4411fc:	add	x9, x9, #0x1
  441200:	lsl	x9, x9, #62
  441204:	subs	x9, x9, #0x1
  441208:	mov	x10, #0x2                   	// #2
  44120c:	mul	x9, x9, x10
  441210:	add	x9, x9, #0x1
  441214:	str	x9, [sp, #456]
  441218:	b	441244 <readlinkat@plt+0x3e314>
  44121c:	ldr	x8, [sp, #544]
  441220:	ldr	x9, [x8, #32]
  441224:	mov	x10, xzr
  441228:	mul	x9, x10, x9
  44122c:	ldr	x11, [sp, #560]
  441230:	ldr	x11, [x11, #136]
  441234:	add	x9, x9, x11
  441238:	mul	x9, x10, x9
  44123c:	subs	x9, x9, #0x1
  441240:	str	x9, [sp, #456]
  441244:	ldr	x8, [sp, #456]
  441248:	ldr	x9, [sp, #544]
  44124c:	ldr	x10, [x9, #32]
  441250:	add	x8, x8, x10
  441254:	ldr	x10, [sp, #560]
  441258:	ldr	x10, [x10, #136]
  44125c:	cmp	x8, x10
  441260:	b.lt	441410 <readlinkat@plt+0x3e4e0>  // b.tstop
  441264:	b	4413a4 <readlinkat@plt+0x3e474>
  441268:	ldr	x8, [sp, #560]
  44126c:	ldr	x8, [x8, #136]
  441270:	ldr	x9, [sp, #544]
  441274:	ldr	x10, [x9, #32]
  441278:	mov	x11, xzr
  44127c:	mul	x10, x11, x10
  441280:	ldr	x12, [sp, #560]
  441284:	ldr	x12, [x12, #136]
  441288:	add	x10, x10, x12
  44128c:	mul	x10, x11, x10
  441290:	subs	x10, x10, #0x1
  441294:	cmp	x10, #0x0
  441298:	cset	w13, ge  // ge = tcont
  44129c:	str	x8, [sp, #448]
  4412a0:	tbnz	w13, #0, 4412e8 <readlinkat@plt+0x3e3b8>
  4412a4:	ldr	x8, [sp, #544]
  4412a8:	ldr	x9, [x8, #32]
  4412ac:	mov	x10, xzr
  4412b0:	mul	x9, x10, x9
  4412b4:	ldr	x11, [sp, #560]
  4412b8:	ldr	x11, [x11, #136]
  4412bc:	add	x9, x9, x11
  4412c0:	mul	x9, x10, x9
  4412c4:	add	x9, x9, #0x1
  4412c8:	lsl	x9, x9, #62
  4412cc:	subs	x9, x9, #0x1
  4412d0:	mov	x10, #0x2                   	// #2
  4412d4:	mul	x9, x9, x10
  4412d8:	add	x9, x9, #0x1
  4412dc:	mvn	x9, x9
  4412e0:	str	x9, [sp, #440]
  4412e4:	b	441310 <readlinkat@plt+0x3e3e0>
  4412e8:	ldr	x8, [sp, #544]
  4412ec:	ldr	x9, [x8, #32]
  4412f0:	mov	x10, xzr
  4412f4:	mul	x9, x10, x9
  4412f8:	ldr	x11, [sp, #560]
  4412fc:	ldr	x11, [x11, #136]
  441300:	add	x9, x9, x11
  441304:	mul	x9, x10, x9
  441308:	add	x9, x9, #0x0
  44130c:	str	x9, [sp, #440]
  441310:	ldr	x8, [sp, #440]
  441314:	ldr	x9, [sp, #544]
  441318:	ldr	x10, [x9, #32]
  44131c:	add	x8, x8, x10
  441320:	ldr	x10, [sp, #448]
  441324:	cmp	x10, x8
  441328:	b.lt	441410 <readlinkat@plt+0x3e4e0>  // b.tstop
  44132c:	b	4413a4 <readlinkat@plt+0x3e474>
  441330:	ldr	x8, [sp, #560]
  441334:	ldr	x8, [x8, #136]
  441338:	cmp	x8, #0x0
  44133c:	cset	w9, ge  // ge = tcont
  441340:	tbnz	w9, #0, 441350 <readlinkat@plt+0x3e420>
  441344:	ldr	w8, [sp, #540]
  441348:	tbnz	w8, #0, 441410 <readlinkat@plt+0x3e4e0>
  44134c:	b	4413a4 <readlinkat@plt+0x3e474>
  441350:	ldr	x8, [sp, #544]
  441354:	ldr	x9, [x8, #32]
  441358:	cmp	x9, #0x0
  44135c:	cset	w10, ge  // ge = tcont
  441360:	tbnz	w10, #0, 44138c <readlinkat@plt+0x3e45c>
  441364:	ldr	x8, [sp, #560]
  441368:	ldr	x8, [x8, #136]
  44136c:	ldr	x9, [sp, #544]
  441370:	ldr	x10, [x9, #32]
  441374:	subs	x8, x8, x10
  441378:	ldr	x10, [sp, #560]
  44137c:	ldr	x10, [x10, #136]
  441380:	cmp	x8, x10
  441384:	b.le	441410 <readlinkat@plt+0x3e4e0>
  441388:	b	4413a4 <readlinkat@plt+0x3e474>
  44138c:	ldr	x8, [sp, #560]
  441390:	ldr	x8, [x8, #136]
  441394:	ldr	x9, [sp, #544]
  441398:	ldr	x10, [x9, #32]
  44139c:	cmp	x8, x10
  4413a0:	b.lt	441410 <readlinkat@plt+0x3e4e0>  // b.tstop
  4413a4:	ldr	x8, [sp, #560]
  4413a8:	ldr	x8, [x8, #136]
  4413ac:	ldr	x9, [sp, #544]
  4413b0:	ldr	x10, [x9, #32]
  4413b4:	subs	x8, x8, x10
  4413b8:	mov	x10, xzr
  4413bc:	mul	x8, x10, x8
  4413c0:	subs	x8, x8, #0x1
  4413c4:	cmp	x8, #0x0
  4413c8:	cset	w11, ge  // ge = tcont
  4413cc:	tbnz	w11, #0, 4413f0 <readlinkat@plt+0x3e4c0>
  4413d0:	ldr	x8, [sp, #560]
  4413d4:	ldr	x8, [x8, #136]
  4413d8:	ldr	x9, [sp, #544]
  4413dc:	ldr	x10, [x9, #32]
  4413e0:	subs	x8, x8, x10
  4413e4:	mov	x10, #0x8000000000000000    	// #-9223372036854775808
  4413e8:	cmp	x8, x10
  4413ec:	b.lt	441410 <readlinkat@plt+0x3e4e0>  // b.tstop
  4413f0:	ldr	x8, [sp, #560]
  4413f4:	ldr	x8, [x8, #136]
  4413f8:	ldr	x9, [sp, #544]
  4413fc:	ldr	x10, [x9, #32]
  441400:	subs	x8, x8, x10
  441404:	mov	x10, #0x7fffffffffffffff    	// #9223372036854775807
  441408:	cmp	x10, x8
  44140c:	b.ge	441438 <readlinkat@plt+0x3e508>  // b.tcont
  441410:	mov	w8, #0x1                   	// #1
  441414:	ldr	x9, [sp, #560]
  441418:	ldr	x9, [x9, #136]
  44141c:	ldr	x10, [sp, #544]
  441420:	ldr	x11, [x10, #32]
  441424:	subs	x9, x9, x11
  441428:	ldr	x11, [sp, #560]
  44142c:	str	x9, [x11, #136]
  441430:	str	w8, [sp, #436]
  441434:	b	44145c <readlinkat@plt+0x3e52c>
  441438:	mov	w8, wzr
  44143c:	ldr	x9, [sp, #560]
  441440:	ldr	x9, [x9, #136]
  441444:	ldr	x10, [sp, #544]
  441448:	ldr	x11, [x10, #32]
  44144c:	subs	x9, x9, x11
  441450:	ldr	x11, [sp, #560]
  441454:	str	x9, [x11, #136]
  441458:	str	w8, [sp, #436]
  44145c:	ldr	w8, [sp, #436]
  441460:	ldr	w9, [sp, #472]
  441464:	orr	w8, w9, w8
  441468:	ldr	x10, [sp, #544]
  44146c:	ldr	x11, [x10, #24]
  441470:	mov	x12, xzr
  441474:	mul	x11, x12, x11
  441478:	ldr	x13, [sp, #560]
  44147c:	ldr	x13, [x13, #128]
  441480:	add	x11, x11, x13
  441484:	mul	x11, x12, x11
  441488:	subs	x11, x11, #0x1
  44148c:	cmp	x11, #0x0
  441490:	cset	w14, ge  // ge = tcont
  441494:	str	w8, [sp, #432]
  441498:	tbnz	w14, #0, 4414e0 <readlinkat@plt+0x3e5b0>
  44149c:	ldr	x8, [sp, #544]
  4414a0:	ldr	x9, [x8, #24]
  4414a4:	mov	x10, xzr
  4414a8:	mul	x9, x10, x9
  4414ac:	ldr	x11, [sp, #560]
  4414b0:	ldr	x11, [x11, #128]
  4414b4:	add	x9, x9, x11
  4414b8:	mul	x9, x10, x9
  4414bc:	add	x9, x9, #0x1
  4414c0:	lsl	x9, x9, #62
  4414c4:	subs	x9, x9, #0x1
  4414c8:	mov	x10, #0x2                   	// #2
  4414cc:	mul	x9, x9, x10
  4414d0:	add	x9, x9, #0x1
  4414d4:	mvn	x9, x9
  4414d8:	str	x9, [sp, #424]
  4414dc:	b	441508 <readlinkat@plt+0x3e5d8>
  4414e0:	ldr	x8, [sp, #544]
  4414e4:	ldr	x9, [x8, #24]
  4414e8:	mov	x10, xzr
  4414ec:	mul	x9, x10, x9
  4414f0:	ldr	x11, [sp, #560]
  4414f4:	ldr	x11, [x11, #128]
  4414f8:	add	x9, x9, x11
  4414fc:	mul	x9, x10, x9
  441500:	add	x9, x9, #0x0
  441504:	str	x9, [sp, #424]
  441508:	ldr	x8, [sp, #424]
  44150c:	cmp	x8, #0x0
  441510:	cset	w9, ge  // ge = tcont
  441514:	tbnz	w9, #0, 4416b0 <readlinkat@plt+0x3e780>
  441518:	ldr	x8, [sp, #544]
  44151c:	ldr	x9, [x8, #24]
  441520:	cmp	x9, #0x0
  441524:	cset	w10, ge  // ge = tcont
  441528:	tbnz	w10, #0, 4415e8 <readlinkat@plt+0x3e6b8>
  44152c:	ldr	x8, [sp, #544]
  441530:	ldr	x9, [x8, #24]
  441534:	mov	x10, xzr
  441538:	mul	x9, x10, x9
  44153c:	ldr	x11, [sp, #560]
  441540:	ldr	x11, [x11, #128]
  441544:	add	x9, x9, x11
  441548:	mul	x9, x10, x9
  44154c:	subs	x9, x9, #0x1
  441550:	cmp	x9, #0x0
  441554:	cset	w12, ge  // ge = tcont
  441558:	tbnz	w12, #0, 44159c <readlinkat@plt+0x3e66c>
  44155c:	ldr	x8, [sp, #544]
  441560:	ldr	x9, [x8, #24]
  441564:	mov	x10, xzr
  441568:	mul	x9, x10, x9
  44156c:	ldr	x11, [sp, #560]
  441570:	ldr	x11, [x11, #128]
  441574:	add	x9, x9, x11
  441578:	mul	x9, x10, x9
  44157c:	add	x9, x9, #0x1
  441580:	lsl	x9, x9, #62
  441584:	subs	x9, x9, #0x1
  441588:	mov	x10, #0x2                   	// #2
  44158c:	mul	x9, x9, x10
  441590:	add	x9, x9, #0x1
  441594:	str	x9, [sp, #416]
  441598:	b	4415c4 <readlinkat@plt+0x3e694>
  44159c:	ldr	x8, [sp, #544]
  4415a0:	ldr	x9, [x8, #24]
  4415a4:	mov	x10, xzr
  4415a8:	mul	x9, x10, x9
  4415ac:	ldr	x11, [sp, #560]
  4415b0:	ldr	x11, [x11, #128]
  4415b4:	add	x9, x9, x11
  4415b8:	mul	x9, x10, x9
  4415bc:	subs	x9, x9, #0x1
  4415c0:	str	x9, [sp, #416]
  4415c4:	ldr	x8, [sp, #416]
  4415c8:	ldr	x9, [sp, #544]
  4415cc:	ldr	x10, [x9, #24]
  4415d0:	add	x8, x8, x10
  4415d4:	ldr	x10, [sp, #560]
  4415d8:	ldr	x10, [x10, #128]
  4415dc:	cmp	x8, x10
  4415e0:	b.lt	441790 <readlinkat@plt+0x3e860>  // b.tstop
  4415e4:	b	441724 <readlinkat@plt+0x3e7f4>
  4415e8:	ldr	x8, [sp, #560]
  4415ec:	ldr	x8, [x8, #128]
  4415f0:	ldr	x9, [sp, #544]
  4415f4:	ldr	x10, [x9, #24]
  4415f8:	mov	x11, xzr
  4415fc:	mul	x10, x11, x10
  441600:	ldr	x12, [sp, #560]
  441604:	ldr	x12, [x12, #128]
  441608:	add	x10, x10, x12
  44160c:	mul	x10, x11, x10
  441610:	subs	x10, x10, #0x1
  441614:	cmp	x10, #0x0
  441618:	cset	w13, ge  // ge = tcont
  44161c:	str	x8, [sp, #408]
  441620:	tbnz	w13, #0, 441668 <readlinkat@plt+0x3e738>
  441624:	ldr	x8, [sp, #544]
  441628:	ldr	x9, [x8, #24]
  44162c:	mov	x10, xzr
  441630:	mul	x9, x10, x9
  441634:	ldr	x11, [sp, #560]
  441638:	ldr	x11, [x11, #128]
  44163c:	add	x9, x9, x11
  441640:	mul	x9, x10, x9
  441644:	add	x9, x9, #0x1
  441648:	lsl	x9, x9, #62
  44164c:	subs	x9, x9, #0x1
  441650:	mov	x10, #0x2                   	// #2
  441654:	mul	x9, x9, x10
  441658:	add	x9, x9, #0x1
  44165c:	mvn	x9, x9
  441660:	str	x9, [sp, #400]
  441664:	b	441690 <readlinkat@plt+0x3e760>
  441668:	ldr	x8, [sp, #544]
  44166c:	ldr	x9, [x8, #24]
  441670:	mov	x10, xzr
  441674:	mul	x9, x10, x9
  441678:	ldr	x11, [sp, #560]
  44167c:	ldr	x11, [x11, #128]
  441680:	add	x9, x9, x11
  441684:	mul	x9, x10, x9
  441688:	add	x9, x9, #0x0
  44168c:	str	x9, [sp, #400]
  441690:	ldr	x8, [sp, #400]
  441694:	ldr	x9, [sp, #544]
  441698:	ldr	x10, [x9, #24]
  44169c:	add	x8, x8, x10
  4416a0:	ldr	x10, [sp, #408]
  4416a4:	cmp	x10, x8
  4416a8:	b.lt	441790 <readlinkat@plt+0x3e860>  // b.tstop
  4416ac:	b	441724 <readlinkat@plt+0x3e7f4>
  4416b0:	ldr	x8, [sp, #560]
  4416b4:	ldr	x8, [x8, #128]
  4416b8:	cmp	x8, #0x0
  4416bc:	cset	w9, ge  // ge = tcont
  4416c0:	tbnz	w9, #0, 4416d0 <readlinkat@plt+0x3e7a0>
  4416c4:	ldr	w8, [sp, #540]
  4416c8:	tbnz	w8, #0, 441790 <readlinkat@plt+0x3e860>
  4416cc:	b	441724 <readlinkat@plt+0x3e7f4>
  4416d0:	ldr	x8, [sp, #544]
  4416d4:	ldr	x9, [x8, #24]
  4416d8:	cmp	x9, #0x0
  4416dc:	cset	w10, ge  // ge = tcont
  4416e0:	tbnz	w10, #0, 44170c <readlinkat@plt+0x3e7dc>
  4416e4:	ldr	x8, [sp, #560]
  4416e8:	ldr	x8, [x8, #128]
  4416ec:	ldr	x9, [sp, #544]
  4416f0:	ldr	x10, [x9, #24]
  4416f4:	subs	x8, x8, x10
  4416f8:	ldr	x10, [sp, #560]
  4416fc:	ldr	x10, [x10, #128]
  441700:	cmp	x8, x10
  441704:	b.le	441790 <readlinkat@plt+0x3e860>
  441708:	b	441724 <readlinkat@plt+0x3e7f4>
  44170c:	ldr	x8, [sp, #560]
  441710:	ldr	x8, [x8, #128]
  441714:	ldr	x9, [sp, #544]
  441718:	ldr	x10, [x9, #24]
  44171c:	cmp	x8, x10
  441720:	b.lt	441790 <readlinkat@plt+0x3e860>  // b.tstop
  441724:	ldr	x8, [sp, #560]
  441728:	ldr	x8, [x8, #128]
  44172c:	ldr	x9, [sp, #544]
  441730:	ldr	x10, [x9, #24]
  441734:	subs	x8, x8, x10
  441738:	mov	x10, xzr
  44173c:	mul	x8, x10, x8
  441740:	subs	x8, x8, #0x1
  441744:	cmp	x8, #0x0
  441748:	cset	w11, ge  // ge = tcont
  44174c:	tbnz	w11, #0, 441770 <readlinkat@plt+0x3e840>
  441750:	ldr	x8, [sp, #560]
  441754:	ldr	x8, [x8, #128]
  441758:	ldr	x9, [sp, #544]
  44175c:	ldr	x10, [x9, #24]
  441760:	subs	x8, x8, x10
  441764:	mov	x10, #0x8000000000000000    	// #-9223372036854775808
  441768:	cmp	x8, x10
  44176c:	b.lt	441790 <readlinkat@plt+0x3e860>  // b.tstop
  441770:	ldr	x8, [sp, #560]
  441774:	ldr	x8, [x8, #128]
  441778:	ldr	x9, [sp, #544]
  44177c:	ldr	x10, [x9, #24]
  441780:	subs	x8, x8, x10
  441784:	mov	x10, #0x7fffffffffffffff    	// #9223372036854775807
  441788:	cmp	x10, x8
  44178c:	b.ge	4417b8 <readlinkat@plt+0x3e888>  // b.tcont
  441790:	mov	w8, #0x1                   	// #1
  441794:	ldr	x9, [sp, #560]
  441798:	ldr	x9, [x9, #128]
  44179c:	ldr	x10, [sp, #544]
  4417a0:	ldr	x11, [x10, #24]
  4417a4:	subs	x9, x9, x11
  4417a8:	ldr	x11, [sp, #560]
  4417ac:	str	x9, [x11, #128]
  4417b0:	str	w8, [sp, #396]
  4417b4:	b	4417dc <readlinkat@plt+0x3e8ac>
  4417b8:	mov	w8, wzr
  4417bc:	ldr	x9, [sp, #560]
  4417c0:	ldr	x9, [x9, #128]
  4417c4:	ldr	x10, [sp, #544]
  4417c8:	ldr	x11, [x10, #24]
  4417cc:	subs	x9, x9, x11
  4417d0:	ldr	x11, [sp, #560]
  4417d4:	str	x9, [x11, #128]
  4417d8:	str	w8, [sp, #396]
  4417dc:	ldr	w8, [sp, #396]
  4417e0:	ldr	w9, [sp, #432]
  4417e4:	orr	w8, w9, w8
  4417e8:	ldr	x10, [sp, #544]
  4417ec:	ldr	x11, [x10, #16]
  4417f0:	mov	x12, xzr
  4417f4:	mul	x11, x12, x11
  4417f8:	ldr	x13, [sp, #560]
  4417fc:	ldr	x13, [x13, #120]
  441800:	add	x11, x11, x13
  441804:	mul	x11, x12, x11
  441808:	subs	x11, x11, #0x1
  44180c:	cmp	x11, #0x0
  441810:	cset	w14, ge  // ge = tcont
  441814:	str	w8, [sp, #392]
  441818:	tbnz	w14, #0, 441860 <readlinkat@plt+0x3e930>
  44181c:	ldr	x8, [sp, #544]
  441820:	ldr	x9, [x8, #16]
  441824:	mov	x10, xzr
  441828:	mul	x9, x10, x9
  44182c:	ldr	x11, [sp, #560]
  441830:	ldr	x11, [x11, #120]
  441834:	add	x9, x9, x11
  441838:	mul	x9, x10, x9
  44183c:	add	x9, x9, #0x1
  441840:	lsl	x9, x9, #62
  441844:	subs	x9, x9, #0x1
  441848:	mov	x10, #0x2                   	// #2
  44184c:	mul	x9, x9, x10
  441850:	add	x9, x9, #0x1
  441854:	mvn	x9, x9
  441858:	str	x9, [sp, #384]
  44185c:	b	441888 <readlinkat@plt+0x3e958>
  441860:	ldr	x8, [sp, #544]
  441864:	ldr	x9, [x8, #16]
  441868:	mov	x10, xzr
  44186c:	mul	x9, x10, x9
  441870:	ldr	x11, [sp, #560]
  441874:	ldr	x11, [x11, #120]
  441878:	add	x9, x9, x11
  44187c:	mul	x9, x10, x9
  441880:	add	x9, x9, #0x0
  441884:	str	x9, [sp, #384]
  441888:	ldr	x8, [sp, #384]
  44188c:	cmp	x8, #0x0
  441890:	cset	w9, ge  // ge = tcont
  441894:	tbnz	w9, #0, 441a30 <readlinkat@plt+0x3eb00>
  441898:	ldr	x8, [sp, #544]
  44189c:	ldr	x9, [x8, #16]
  4418a0:	cmp	x9, #0x0
  4418a4:	cset	w10, ge  // ge = tcont
  4418a8:	tbnz	w10, #0, 441968 <readlinkat@plt+0x3ea38>
  4418ac:	ldr	x8, [sp, #544]
  4418b0:	ldr	x9, [x8, #16]
  4418b4:	mov	x10, xzr
  4418b8:	mul	x9, x10, x9
  4418bc:	ldr	x11, [sp, #560]
  4418c0:	ldr	x11, [x11, #120]
  4418c4:	add	x9, x9, x11
  4418c8:	mul	x9, x10, x9
  4418cc:	subs	x9, x9, #0x1
  4418d0:	cmp	x9, #0x0
  4418d4:	cset	w12, ge  // ge = tcont
  4418d8:	tbnz	w12, #0, 44191c <readlinkat@plt+0x3e9ec>
  4418dc:	ldr	x8, [sp, #544]
  4418e0:	ldr	x9, [x8, #16]
  4418e4:	mov	x10, xzr
  4418e8:	mul	x9, x10, x9
  4418ec:	ldr	x11, [sp, #560]
  4418f0:	ldr	x11, [x11, #120]
  4418f4:	add	x9, x9, x11
  4418f8:	mul	x9, x10, x9
  4418fc:	add	x9, x9, #0x1
  441900:	lsl	x9, x9, #62
  441904:	subs	x9, x9, #0x1
  441908:	mov	x10, #0x2                   	// #2
  44190c:	mul	x9, x9, x10
  441910:	add	x9, x9, #0x1
  441914:	str	x9, [sp, #376]
  441918:	b	441944 <readlinkat@plt+0x3ea14>
  44191c:	ldr	x8, [sp, #544]
  441920:	ldr	x9, [x8, #16]
  441924:	mov	x10, xzr
  441928:	mul	x9, x10, x9
  44192c:	ldr	x11, [sp, #560]
  441930:	ldr	x11, [x11, #120]
  441934:	add	x9, x9, x11
  441938:	mul	x9, x10, x9
  44193c:	subs	x9, x9, #0x1
  441940:	str	x9, [sp, #376]
  441944:	ldr	x8, [sp, #376]
  441948:	ldr	x9, [sp, #544]
  44194c:	ldr	x10, [x9, #16]
  441950:	add	x8, x8, x10
  441954:	ldr	x10, [sp, #560]
  441958:	ldr	x10, [x10, #120]
  44195c:	cmp	x8, x10
  441960:	b.lt	441b10 <readlinkat@plt+0x3ebe0>  // b.tstop
  441964:	b	441aa4 <readlinkat@plt+0x3eb74>
  441968:	ldr	x8, [sp, #560]
  44196c:	ldr	x8, [x8, #120]
  441970:	ldr	x9, [sp, #544]
  441974:	ldr	x10, [x9, #16]
  441978:	mov	x11, xzr
  44197c:	mul	x10, x11, x10
  441980:	ldr	x12, [sp, #560]
  441984:	ldr	x12, [x12, #120]
  441988:	add	x10, x10, x12
  44198c:	mul	x10, x11, x10
  441990:	subs	x10, x10, #0x1
  441994:	cmp	x10, #0x0
  441998:	cset	w13, ge  // ge = tcont
  44199c:	str	x8, [sp, #368]
  4419a0:	tbnz	w13, #0, 4419e8 <readlinkat@plt+0x3eab8>
  4419a4:	ldr	x8, [sp, #544]
  4419a8:	ldr	x9, [x8, #16]
  4419ac:	mov	x10, xzr
  4419b0:	mul	x9, x10, x9
  4419b4:	ldr	x11, [sp, #560]
  4419b8:	ldr	x11, [x11, #120]
  4419bc:	add	x9, x9, x11
  4419c0:	mul	x9, x10, x9
  4419c4:	add	x9, x9, #0x1
  4419c8:	lsl	x9, x9, #62
  4419cc:	subs	x9, x9, #0x1
  4419d0:	mov	x10, #0x2                   	// #2
  4419d4:	mul	x9, x9, x10
  4419d8:	add	x9, x9, #0x1
  4419dc:	mvn	x9, x9
  4419e0:	str	x9, [sp, #360]
  4419e4:	b	441a10 <readlinkat@plt+0x3eae0>
  4419e8:	ldr	x8, [sp, #544]
  4419ec:	ldr	x9, [x8, #16]
  4419f0:	mov	x10, xzr
  4419f4:	mul	x9, x10, x9
  4419f8:	ldr	x11, [sp, #560]
  4419fc:	ldr	x11, [x11, #120]
  441a00:	add	x9, x9, x11
  441a04:	mul	x9, x10, x9
  441a08:	add	x9, x9, #0x0
  441a0c:	str	x9, [sp, #360]
  441a10:	ldr	x8, [sp, #360]
  441a14:	ldr	x9, [sp, #544]
  441a18:	ldr	x10, [x9, #16]
  441a1c:	add	x8, x8, x10
  441a20:	ldr	x10, [sp, #368]
  441a24:	cmp	x10, x8
  441a28:	b.lt	441b10 <readlinkat@plt+0x3ebe0>  // b.tstop
  441a2c:	b	441aa4 <readlinkat@plt+0x3eb74>
  441a30:	ldr	x8, [sp, #560]
  441a34:	ldr	x8, [x8, #120]
  441a38:	cmp	x8, #0x0
  441a3c:	cset	w9, ge  // ge = tcont
  441a40:	tbnz	w9, #0, 441a50 <readlinkat@plt+0x3eb20>
  441a44:	ldr	w8, [sp, #540]
  441a48:	tbnz	w8, #0, 441b10 <readlinkat@plt+0x3ebe0>
  441a4c:	b	441aa4 <readlinkat@plt+0x3eb74>
  441a50:	ldr	x8, [sp, #544]
  441a54:	ldr	x9, [x8, #16]
  441a58:	cmp	x9, #0x0
  441a5c:	cset	w10, ge  // ge = tcont
  441a60:	tbnz	w10, #0, 441a8c <readlinkat@plt+0x3eb5c>
  441a64:	ldr	x8, [sp, #560]
  441a68:	ldr	x8, [x8, #120]
  441a6c:	ldr	x9, [sp, #544]
  441a70:	ldr	x10, [x9, #16]
  441a74:	subs	x8, x8, x10
  441a78:	ldr	x10, [sp, #560]
  441a7c:	ldr	x10, [x10, #120]
  441a80:	cmp	x8, x10
  441a84:	b.le	441b10 <readlinkat@plt+0x3ebe0>
  441a88:	b	441aa4 <readlinkat@plt+0x3eb74>
  441a8c:	ldr	x8, [sp, #560]
  441a90:	ldr	x8, [x8, #120]
  441a94:	ldr	x9, [sp, #544]
  441a98:	ldr	x10, [x9, #16]
  441a9c:	cmp	x8, x10
  441aa0:	b.lt	441b10 <readlinkat@plt+0x3ebe0>  // b.tstop
  441aa4:	ldr	x8, [sp, #560]
  441aa8:	ldr	x8, [x8, #120]
  441aac:	ldr	x9, [sp, #544]
  441ab0:	ldr	x10, [x9, #16]
  441ab4:	subs	x8, x8, x10
  441ab8:	mov	x10, xzr
  441abc:	mul	x8, x10, x8
  441ac0:	subs	x8, x8, #0x1
  441ac4:	cmp	x8, #0x0
  441ac8:	cset	w11, ge  // ge = tcont
  441acc:	tbnz	w11, #0, 441af0 <readlinkat@plt+0x3ebc0>
  441ad0:	ldr	x8, [sp, #560]
  441ad4:	ldr	x8, [x8, #120]
  441ad8:	ldr	x9, [sp, #544]
  441adc:	ldr	x10, [x9, #16]
  441ae0:	subs	x8, x8, x10
  441ae4:	mov	x10, #0x8000000000000000    	// #-9223372036854775808
  441ae8:	cmp	x8, x10
  441aec:	b.lt	441b10 <readlinkat@plt+0x3ebe0>  // b.tstop
  441af0:	ldr	x8, [sp, #560]
  441af4:	ldr	x8, [x8, #120]
  441af8:	ldr	x9, [sp, #544]
  441afc:	ldr	x10, [x9, #16]
  441b00:	subs	x8, x8, x10
  441b04:	mov	x10, #0x7fffffffffffffff    	// #9223372036854775807
  441b08:	cmp	x10, x8
  441b0c:	b.ge	441b38 <readlinkat@plt+0x3ec08>  // b.tcont
  441b10:	mov	w8, #0x1                   	// #1
  441b14:	ldr	x9, [sp, #560]
  441b18:	ldr	x9, [x9, #120]
  441b1c:	ldr	x10, [sp, #544]
  441b20:	ldr	x11, [x10, #16]
  441b24:	subs	x9, x9, x11
  441b28:	ldr	x11, [sp, #560]
  441b2c:	str	x9, [x11, #120]
  441b30:	str	w8, [sp, #356]
  441b34:	b	441b5c <readlinkat@plt+0x3ec2c>
  441b38:	mov	w8, wzr
  441b3c:	ldr	x9, [sp, #560]
  441b40:	ldr	x9, [x9, #120]
  441b44:	ldr	x10, [sp, #544]
  441b48:	ldr	x11, [x10, #16]
  441b4c:	subs	x9, x9, x11
  441b50:	ldr	x11, [sp, #560]
  441b54:	str	x9, [x11, #120]
  441b58:	str	w8, [sp, #356]
  441b5c:	ldr	w8, [sp, #356]
  441b60:	ldr	w9, [sp, #392]
  441b64:	orr	w8, w9, w8
  441b68:	ldr	x10, [sp, #544]
  441b6c:	ldr	x11, [x10, #8]
  441b70:	mov	x12, xzr
  441b74:	mul	x11, x12, x11
  441b78:	ldr	x13, [sp, #560]
  441b7c:	ldr	x13, [x13, #112]
  441b80:	add	x11, x11, x13
  441b84:	mul	x11, x12, x11
  441b88:	subs	x11, x11, #0x1
  441b8c:	cmp	x11, #0x0
  441b90:	cset	w14, ge  // ge = tcont
  441b94:	str	w8, [sp, #352]
  441b98:	tbnz	w14, #0, 441be0 <readlinkat@plt+0x3ecb0>
  441b9c:	ldr	x8, [sp, #544]
  441ba0:	ldr	x9, [x8, #8]
  441ba4:	mov	x10, xzr
  441ba8:	mul	x9, x10, x9
  441bac:	ldr	x11, [sp, #560]
  441bb0:	ldr	x11, [x11, #112]
  441bb4:	add	x9, x9, x11
  441bb8:	mul	x9, x10, x9
  441bbc:	add	x9, x9, #0x1
  441bc0:	lsl	x9, x9, #62
  441bc4:	subs	x9, x9, #0x1
  441bc8:	mov	x10, #0x2                   	// #2
  441bcc:	mul	x9, x9, x10
  441bd0:	add	x9, x9, #0x1
  441bd4:	mvn	x9, x9
  441bd8:	str	x9, [sp, #344]
  441bdc:	b	441c08 <readlinkat@plt+0x3ecd8>
  441be0:	ldr	x8, [sp, #544]
  441be4:	ldr	x9, [x8, #8]
  441be8:	mov	x10, xzr
  441bec:	mul	x9, x10, x9
  441bf0:	ldr	x11, [sp, #560]
  441bf4:	ldr	x11, [x11, #112]
  441bf8:	add	x9, x9, x11
  441bfc:	mul	x9, x10, x9
  441c00:	add	x9, x9, #0x0
  441c04:	str	x9, [sp, #344]
  441c08:	ldr	x8, [sp, #344]
  441c0c:	cmp	x8, #0x0
  441c10:	cset	w9, ge  // ge = tcont
  441c14:	tbnz	w9, #0, 441db0 <readlinkat@plt+0x3ee80>
  441c18:	ldr	x8, [sp, #544]
  441c1c:	ldr	x9, [x8, #8]
  441c20:	cmp	x9, #0x0
  441c24:	cset	w10, ge  // ge = tcont
  441c28:	tbnz	w10, #0, 441ce8 <readlinkat@plt+0x3edb8>
  441c2c:	ldr	x8, [sp, #544]
  441c30:	ldr	x9, [x8, #8]
  441c34:	mov	x10, xzr
  441c38:	mul	x9, x10, x9
  441c3c:	ldr	x11, [sp, #560]
  441c40:	ldr	x11, [x11, #112]
  441c44:	add	x9, x9, x11
  441c48:	mul	x9, x10, x9
  441c4c:	subs	x9, x9, #0x1
  441c50:	cmp	x9, #0x0
  441c54:	cset	w12, ge  // ge = tcont
  441c58:	tbnz	w12, #0, 441c9c <readlinkat@plt+0x3ed6c>
  441c5c:	ldr	x8, [sp, #544]
  441c60:	ldr	x9, [x8, #8]
  441c64:	mov	x10, xzr
  441c68:	mul	x9, x10, x9
  441c6c:	ldr	x11, [sp, #560]
  441c70:	ldr	x11, [x11, #112]
  441c74:	add	x9, x9, x11
  441c78:	mul	x9, x10, x9
  441c7c:	add	x9, x9, #0x1
  441c80:	lsl	x9, x9, #62
  441c84:	subs	x9, x9, #0x1
  441c88:	mov	x10, #0x2                   	// #2
  441c8c:	mul	x9, x9, x10
  441c90:	add	x9, x9, #0x1
  441c94:	str	x9, [sp, #336]
  441c98:	b	441cc4 <readlinkat@plt+0x3ed94>
  441c9c:	ldr	x8, [sp, #544]
  441ca0:	ldr	x9, [x8, #8]
  441ca4:	mov	x10, xzr
  441ca8:	mul	x9, x10, x9
  441cac:	ldr	x11, [sp, #560]
  441cb0:	ldr	x11, [x11, #112]
  441cb4:	add	x9, x9, x11
  441cb8:	mul	x9, x10, x9
  441cbc:	subs	x9, x9, #0x1
  441cc0:	str	x9, [sp, #336]
  441cc4:	ldr	x8, [sp, #336]
  441cc8:	ldr	x9, [sp, #544]
  441ccc:	ldr	x10, [x9, #8]
  441cd0:	add	x8, x8, x10
  441cd4:	ldr	x10, [sp, #560]
  441cd8:	ldr	x10, [x10, #112]
  441cdc:	cmp	x8, x10
  441ce0:	b.lt	441e90 <readlinkat@plt+0x3ef60>  // b.tstop
  441ce4:	b	441e24 <readlinkat@plt+0x3eef4>
  441ce8:	ldr	x8, [sp, #560]
  441cec:	ldr	x8, [x8, #112]
  441cf0:	ldr	x9, [sp, #544]
  441cf4:	ldr	x10, [x9, #8]
  441cf8:	mov	x11, xzr
  441cfc:	mul	x10, x11, x10
  441d00:	ldr	x12, [sp, #560]
  441d04:	ldr	x12, [x12, #112]
  441d08:	add	x10, x10, x12
  441d0c:	mul	x10, x11, x10
  441d10:	subs	x10, x10, #0x1
  441d14:	cmp	x10, #0x0
  441d18:	cset	w13, ge  // ge = tcont
  441d1c:	str	x8, [sp, #328]
  441d20:	tbnz	w13, #0, 441d68 <readlinkat@plt+0x3ee38>
  441d24:	ldr	x8, [sp, #544]
  441d28:	ldr	x9, [x8, #8]
  441d2c:	mov	x10, xzr
  441d30:	mul	x9, x10, x9
  441d34:	ldr	x11, [sp, #560]
  441d38:	ldr	x11, [x11, #112]
  441d3c:	add	x9, x9, x11
  441d40:	mul	x9, x10, x9
  441d44:	add	x9, x9, #0x1
  441d48:	lsl	x9, x9, #62
  441d4c:	subs	x9, x9, #0x1
  441d50:	mov	x10, #0x2                   	// #2
  441d54:	mul	x9, x9, x10
  441d58:	add	x9, x9, #0x1
  441d5c:	mvn	x9, x9
  441d60:	str	x9, [sp, #320]
  441d64:	b	441d90 <readlinkat@plt+0x3ee60>
  441d68:	ldr	x8, [sp, #544]
  441d6c:	ldr	x9, [x8, #8]
  441d70:	mov	x10, xzr
  441d74:	mul	x9, x10, x9
  441d78:	ldr	x11, [sp, #560]
  441d7c:	ldr	x11, [x11, #112]
  441d80:	add	x9, x9, x11
  441d84:	mul	x9, x10, x9
  441d88:	add	x9, x9, #0x0
  441d8c:	str	x9, [sp, #320]
  441d90:	ldr	x8, [sp, #320]
  441d94:	ldr	x9, [sp, #544]
  441d98:	ldr	x10, [x9, #8]
  441d9c:	add	x8, x8, x10
  441da0:	ldr	x10, [sp, #328]
  441da4:	cmp	x10, x8
  441da8:	b.lt	441e90 <readlinkat@plt+0x3ef60>  // b.tstop
  441dac:	b	441e24 <readlinkat@plt+0x3eef4>
  441db0:	ldr	x8, [sp, #560]
  441db4:	ldr	x8, [x8, #112]
  441db8:	cmp	x8, #0x0
  441dbc:	cset	w9, ge  // ge = tcont
  441dc0:	tbnz	w9, #0, 441dd0 <readlinkat@plt+0x3eea0>
  441dc4:	ldr	w8, [sp, #540]
  441dc8:	tbnz	w8, #0, 441e90 <readlinkat@plt+0x3ef60>
  441dcc:	b	441e24 <readlinkat@plt+0x3eef4>
  441dd0:	ldr	x8, [sp, #544]
  441dd4:	ldr	x9, [x8, #8]
  441dd8:	cmp	x9, #0x0
  441ddc:	cset	w10, ge  // ge = tcont
  441de0:	tbnz	w10, #0, 441e0c <readlinkat@plt+0x3eedc>
  441de4:	ldr	x8, [sp, #560]
  441de8:	ldr	x8, [x8, #112]
  441dec:	ldr	x9, [sp, #544]
  441df0:	ldr	x10, [x9, #8]
  441df4:	subs	x8, x8, x10
  441df8:	ldr	x10, [sp, #560]
  441dfc:	ldr	x10, [x10, #112]
  441e00:	cmp	x8, x10
  441e04:	b.le	441e90 <readlinkat@plt+0x3ef60>
  441e08:	b	441e24 <readlinkat@plt+0x3eef4>
  441e0c:	ldr	x8, [sp, #560]
  441e10:	ldr	x8, [x8, #112]
  441e14:	ldr	x9, [sp, #544]
  441e18:	ldr	x10, [x9, #8]
  441e1c:	cmp	x8, x10
  441e20:	b.lt	441e90 <readlinkat@plt+0x3ef60>  // b.tstop
  441e24:	ldr	x8, [sp, #560]
  441e28:	ldr	x8, [x8, #112]
  441e2c:	ldr	x9, [sp, #544]
  441e30:	ldr	x10, [x9, #8]
  441e34:	subs	x8, x8, x10
  441e38:	mov	x10, xzr
  441e3c:	mul	x8, x10, x8
  441e40:	subs	x8, x8, #0x1
  441e44:	cmp	x8, #0x0
  441e48:	cset	w11, ge  // ge = tcont
  441e4c:	tbnz	w11, #0, 441e70 <readlinkat@plt+0x3ef40>
  441e50:	ldr	x8, [sp, #560]
  441e54:	ldr	x8, [x8, #112]
  441e58:	ldr	x9, [sp, #544]
  441e5c:	ldr	x10, [x9, #8]
  441e60:	subs	x8, x8, x10
  441e64:	mov	x10, #0x8000000000000000    	// #-9223372036854775808
  441e68:	cmp	x8, x10
  441e6c:	b.lt	441e90 <readlinkat@plt+0x3ef60>  // b.tstop
  441e70:	ldr	x8, [sp, #560]
  441e74:	ldr	x8, [x8, #112]
  441e78:	ldr	x9, [sp, #544]
  441e7c:	ldr	x10, [x9, #8]
  441e80:	subs	x8, x8, x10
  441e84:	mov	x10, #0x7fffffffffffffff    	// #9223372036854775807
  441e88:	cmp	x10, x8
  441e8c:	b.ge	441eb8 <readlinkat@plt+0x3ef88>  // b.tcont
  441e90:	mov	w8, #0x1                   	// #1
  441e94:	ldr	x9, [sp, #560]
  441e98:	ldr	x9, [x9, #112]
  441e9c:	ldr	x10, [sp, #544]
  441ea0:	ldr	x11, [x10, #8]
  441ea4:	subs	x9, x9, x11
  441ea8:	ldr	x11, [sp, #560]
  441eac:	str	x9, [x11, #112]
  441eb0:	str	w8, [sp, #316]
  441eb4:	b	441edc <readlinkat@plt+0x3efac>
  441eb8:	mov	w8, wzr
  441ebc:	ldr	x9, [sp, #560]
  441ec0:	ldr	x9, [x9, #112]
  441ec4:	ldr	x10, [sp, #544]
  441ec8:	ldr	x11, [x10, #8]
  441ecc:	subs	x9, x9, x11
  441ed0:	ldr	x11, [sp, #560]
  441ed4:	str	x9, [x11, #112]
  441ed8:	str	w8, [sp, #316]
  441edc:	ldr	w8, [sp, #316]
  441ee0:	ldr	w9, [sp, #352]
  441ee4:	orr	w8, w9, w8
  441ee8:	ldr	x10, [sp, #544]
  441eec:	ldr	x11, [x10]
  441ef0:	mov	x12, xzr
  441ef4:	mul	x11, x12, x11
  441ef8:	ldr	x13, [sp, #560]
  441efc:	ldr	x13, [x13, #104]
  441f00:	add	x11, x11, x13
  441f04:	mul	x11, x12, x11
  441f08:	subs	x11, x11, #0x1
  441f0c:	cmp	x11, #0x0
  441f10:	cset	w14, ge  // ge = tcont
  441f14:	str	w8, [sp, #312]
  441f18:	tbnz	w14, #0, 441f60 <readlinkat@plt+0x3f030>
  441f1c:	ldr	x8, [sp, #544]
  441f20:	ldr	x9, [x8]
  441f24:	mov	x10, xzr
  441f28:	mul	x9, x10, x9
  441f2c:	ldr	x11, [sp, #560]
  441f30:	ldr	x11, [x11, #104]
  441f34:	add	x9, x9, x11
  441f38:	mul	x9, x10, x9
  441f3c:	add	x9, x9, #0x1
  441f40:	lsl	x9, x9, #62
  441f44:	subs	x9, x9, #0x1
  441f48:	mov	x10, #0x2                   	// #2
  441f4c:	mul	x9, x9, x10
  441f50:	add	x9, x9, #0x1
  441f54:	mvn	x9, x9
  441f58:	str	x9, [sp, #304]
  441f5c:	b	441f88 <readlinkat@plt+0x3f058>
  441f60:	ldr	x8, [sp, #544]
  441f64:	ldr	x9, [x8]
  441f68:	mov	x10, xzr
  441f6c:	mul	x9, x10, x9
  441f70:	ldr	x11, [sp, #560]
  441f74:	ldr	x11, [x11, #104]
  441f78:	add	x9, x9, x11
  441f7c:	mul	x9, x10, x9
  441f80:	add	x9, x9, #0x0
  441f84:	str	x9, [sp, #304]
  441f88:	ldr	x8, [sp, #304]
  441f8c:	cmp	x8, #0x0
  441f90:	cset	w9, ge  // ge = tcont
  441f94:	tbnz	w9, #0, 442130 <readlinkat@plt+0x3f200>
  441f98:	ldr	x8, [sp, #544]
  441f9c:	ldr	x9, [x8]
  441fa0:	cmp	x9, #0x0
  441fa4:	cset	w10, ge  // ge = tcont
  441fa8:	tbnz	w10, #0, 442068 <readlinkat@plt+0x3f138>
  441fac:	ldr	x8, [sp, #544]
  441fb0:	ldr	x9, [x8]
  441fb4:	mov	x10, xzr
  441fb8:	mul	x9, x10, x9
  441fbc:	ldr	x11, [sp, #560]
  441fc0:	ldr	x11, [x11, #104]
  441fc4:	add	x9, x9, x11
  441fc8:	mul	x9, x10, x9
  441fcc:	subs	x9, x9, #0x1
  441fd0:	cmp	x9, #0x0
  441fd4:	cset	w12, ge  // ge = tcont
  441fd8:	tbnz	w12, #0, 44201c <readlinkat@plt+0x3f0ec>
  441fdc:	ldr	x8, [sp, #544]
  441fe0:	ldr	x9, [x8]
  441fe4:	mov	x10, xzr
  441fe8:	mul	x9, x10, x9
  441fec:	ldr	x11, [sp, #560]
  441ff0:	ldr	x11, [x11, #104]
  441ff4:	add	x9, x9, x11
  441ff8:	mul	x9, x10, x9
  441ffc:	add	x9, x9, #0x1
  442000:	lsl	x9, x9, #62
  442004:	subs	x9, x9, #0x1
  442008:	mov	x10, #0x2                   	// #2
  44200c:	mul	x9, x9, x10
  442010:	add	x9, x9, #0x1
  442014:	str	x9, [sp, #296]
  442018:	b	442044 <readlinkat@plt+0x3f114>
  44201c:	ldr	x8, [sp, #544]
  442020:	ldr	x9, [x8]
  442024:	mov	x10, xzr
  442028:	mul	x9, x10, x9
  44202c:	ldr	x11, [sp, #560]
  442030:	ldr	x11, [x11, #104]
  442034:	add	x9, x9, x11
  442038:	mul	x9, x10, x9
  44203c:	subs	x9, x9, #0x1
  442040:	str	x9, [sp, #296]
  442044:	ldr	x8, [sp, #296]
  442048:	ldr	x9, [sp, #544]
  44204c:	ldr	x10, [x9]
  442050:	add	x8, x8, x10
  442054:	ldr	x10, [sp, #560]
  442058:	ldr	x10, [x10, #104]
  44205c:	cmp	x8, x10
  442060:	b.lt	442210 <readlinkat@plt+0x3f2e0>  // b.tstop
  442064:	b	4421a4 <readlinkat@plt+0x3f274>
  442068:	ldr	x8, [sp, #560]
  44206c:	ldr	x8, [x8, #104]
  442070:	ldr	x9, [sp, #544]
  442074:	ldr	x10, [x9]
  442078:	mov	x11, xzr
  44207c:	mul	x10, x11, x10
  442080:	ldr	x12, [sp, #560]
  442084:	ldr	x12, [x12, #104]
  442088:	add	x10, x10, x12
  44208c:	mul	x10, x11, x10
  442090:	subs	x10, x10, #0x1
  442094:	cmp	x10, #0x0
  442098:	cset	w13, ge  // ge = tcont
  44209c:	str	x8, [sp, #288]
  4420a0:	tbnz	w13, #0, 4420e8 <readlinkat@plt+0x3f1b8>
  4420a4:	ldr	x8, [sp, #544]
  4420a8:	ldr	x9, [x8]
  4420ac:	mov	x10, xzr
  4420b0:	mul	x9, x10, x9
  4420b4:	ldr	x11, [sp, #560]
  4420b8:	ldr	x11, [x11, #104]
  4420bc:	add	x9, x9, x11
  4420c0:	mul	x9, x10, x9
  4420c4:	add	x9, x9, #0x1
  4420c8:	lsl	x9, x9, #62
  4420cc:	subs	x9, x9, #0x1
  4420d0:	mov	x10, #0x2                   	// #2
  4420d4:	mul	x9, x9, x10
  4420d8:	add	x9, x9, #0x1
  4420dc:	mvn	x9, x9
  4420e0:	str	x9, [sp, #280]
  4420e4:	b	442110 <readlinkat@plt+0x3f1e0>
  4420e8:	ldr	x8, [sp, #544]
  4420ec:	ldr	x9, [x8]
  4420f0:	mov	x10, xzr
  4420f4:	mul	x9, x10, x9
  4420f8:	ldr	x11, [sp, #560]
  4420fc:	ldr	x11, [x11, #104]
  442100:	add	x9, x9, x11
  442104:	mul	x9, x10, x9
  442108:	add	x9, x9, #0x0
  44210c:	str	x9, [sp, #280]
  442110:	ldr	x8, [sp, #280]
  442114:	ldr	x9, [sp, #544]
  442118:	ldr	x10, [x9]
  44211c:	add	x8, x8, x10
  442120:	ldr	x10, [sp, #288]
  442124:	cmp	x10, x8
  442128:	b.lt	442210 <readlinkat@plt+0x3f2e0>  // b.tstop
  44212c:	b	4421a4 <readlinkat@plt+0x3f274>
  442130:	ldr	x8, [sp, #560]
  442134:	ldr	x8, [x8, #104]
  442138:	cmp	x8, #0x0
  44213c:	cset	w9, ge  // ge = tcont
  442140:	tbnz	w9, #0, 442150 <readlinkat@plt+0x3f220>
  442144:	ldr	w8, [sp, #540]
  442148:	tbnz	w8, #0, 442210 <readlinkat@plt+0x3f2e0>
  44214c:	b	4421a4 <readlinkat@plt+0x3f274>
  442150:	ldr	x8, [sp, #544]
  442154:	ldr	x9, [x8]
  442158:	cmp	x9, #0x0
  44215c:	cset	w10, ge  // ge = tcont
  442160:	tbnz	w10, #0, 44218c <readlinkat@plt+0x3f25c>
  442164:	ldr	x8, [sp, #560]
  442168:	ldr	x8, [x8, #104]
  44216c:	ldr	x9, [sp, #544]
  442170:	ldr	x10, [x9]
  442174:	subs	x8, x8, x10
  442178:	ldr	x10, [sp, #560]
  44217c:	ldr	x10, [x10, #104]
  442180:	cmp	x8, x10
  442184:	b.le	442210 <readlinkat@plt+0x3f2e0>
  442188:	b	4421a4 <readlinkat@plt+0x3f274>
  44218c:	ldr	x8, [sp, #560]
  442190:	ldr	x8, [x8, #104]
  442194:	ldr	x9, [sp, #544]
  442198:	ldr	x10, [x9]
  44219c:	cmp	x8, x10
  4421a0:	b.lt	442210 <readlinkat@plt+0x3f2e0>  // b.tstop
  4421a4:	ldr	x8, [sp, #560]
  4421a8:	ldr	x8, [x8, #104]
  4421ac:	ldr	x9, [sp, #544]
  4421b0:	ldr	x10, [x9]
  4421b4:	subs	x8, x8, x10
  4421b8:	mov	x10, xzr
  4421bc:	mul	x8, x10, x8
  4421c0:	subs	x8, x8, #0x1
  4421c4:	cmp	x8, #0x0
  4421c8:	cset	w11, ge  // ge = tcont
  4421cc:	tbnz	w11, #0, 4421f0 <readlinkat@plt+0x3f2c0>
  4421d0:	ldr	x8, [sp, #560]
  4421d4:	ldr	x8, [x8, #104]
  4421d8:	ldr	x9, [sp, #544]
  4421dc:	ldr	x10, [x9]
  4421e0:	subs	x8, x8, x10
  4421e4:	mov	x10, #0x8000000000000000    	// #-9223372036854775808
  4421e8:	cmp	x8, x10
  4421ec:	b.lt	442210 <readlinkat@plt+0x3f2e0>  // b.tstop
  4421f0:	ldr	x8, [sp, #560]
  4421f4:	ldr	x8, [x8, #104]
  4421f8:	ldr	x9, [sp, #544]
  4421fc:	ldr	x10, [x9]
  442200:	subs	x8, x8, x10
  442204:	mov	x10, #0x7fffffffffffffff    	// #9223372036854775807
  442208:	cmp	x10, x8
  44220c:	b.ge	442238 <readlinkat@plt+0x3f308>  // b.tcont
  442210:	mov	w8, #0x1                   	// #1
  442214:	ldr	x9, [sp, #560]
  442218:	ldr	x9, [x9, #104]
  44221c:	ldr	x10, [sp, #544]
  442220:	ldr	x11, [x10]
  442224:	subs	x9, x9, x11
  442228:	ldr	x11, [sp, #560]
  44222c:	str	x9, [x11, #104]
  442230:	str	w8, [sp, #276]
  442234:	b	44225c <readlinkat@plt+0x3f32c>
  442238:	mov	w8, wzr
  44223c:	ldr	x9, [sp, #560]
  442240:	ldr	x9, [x9, #104]
  442244:	ldr	x10, [sp, #544]
  442248:	ldr	x11, [x10]
  44224c:	subs	x9, x9, x11
  442250:	ldr	x11, [sp, #560]
  442254:	str	x9, [x11, #104]
  442258:	str	w8, [sp, #276]
  44225c:	ldr	w8, [sp, #276]
  442260:	ldr	w9, [sp, #312]
  442264:	orr	w8, w9, w8
  442268:	cbnz	w8, 443bc8 <readlinkat@plt+0x40c98>
  44226c:	b	443bd8 <readlinkat@plt+0x40ca8>
  442270:	ldr	x8, [sp, #544]
  442274:	ldr	w9, [x8, #48]
  442278:	mov	w10, wzr
  44227c:	mul	w9, w10, w9
  442280:	ldr	x11, [sp, #560]
  442284:	ldr	w12, [x11, #152]
  442288:	add	w9, w9, w12
  44228c:	mul	w9, w10, w9
  442290:	subs	w9, w9, #0x1
  442294:	cmp	w9, #0x0
  442298:	cset	w9, ge  // ge = tcont
  44229c:	tbnz	w9, #0, 4422e4 <readlinkat@plt+0x3f3b4>
  4422a0:	ldr	x8, [sp, #544]
  4422a4:	ldr	w9, [x8, #48]
  4422a8:	mov	w10, wzr
  4422ac:	mul	w9, w10, w9
  4422b0:	ldr	x11, [sp, #560]
  4422b4:	ldr	w12, [x11, #152]
  4422b8:	add	w9, w9, w12
  4422bc:	mul	w9, w10, w9
  4422c0:	add	w9, w9, #0x1
  4422c4:	lsl	w9, w9, #30
  4422c8:	subs	w9, w9, #0x1
  4422cc:	mov	w10, #0x2                   	// #2
  4422d0:	mul	w9, w9, w10
  4422d4:	add	w9, w9, #0x1
  4422d8:	mvn	w9, w9
  4422dc:	str	w9, [sp, #272]
  4422e0:	b	44230c <readlinkat@plt+0x3f3dc>
  4422e4:	ldr	x8, [sp, #544]
  4422e8:	ldr	w9, [x8, #48]
  4422ec:	mov	w10, wzr
  4422f0:	mul	w9, w10, w9
  4422f4:	ldr	x11, [sp, #560]
  4422f8:	ldr	w12, [x11, #152]
  4422fc:	add	w9, w9, w12
  442300:	mul	w9, w10, w9
  442304:	add	w9, w9, #0x0
  442308:	str	w9, [sp, #272]
  44230c:	ldr	w8, [sp, #272]
  442310:	cmp	w8, #0x0
  442314:	cset	w8, ge  // ge = tcont
  442318:	tbnz	w8, #0, 4424b4 <readlinkat@plt+0x3f584>
  44231c:	ldr	x8, [sp, #544]
  442320:	ldr	w9, [x8, #48]
  442324:	cmp	w9, #0x0
  442328:	cset	w9, ge  // ge = tcont
  44232c:	tbnz	w9, #0, 4423f8 <readlinkat@plt+0x3f4c8>
  442330:	ldr	x8, [sp, #560]
  442334:	ldr	w9, [x8, #152]
  442338:	ldr	x8, [sp, #544]
  44233c:	ldr	w10, [x8, #48]
  442340:	mov	w11, wzr
  442344:	mul	w10, w11, w10
  442348:	ldr	x12, [sp, #560]
  44234c:	ldr	w13, [x12, #152]
  442350:	add	w10, w10, w13
  442354:	mul	w10, w11, w10
  442358:	subs	w10, w10, #0x1
  44235c:	cmp	w10, #0x0
  442360:	cset	w10, ge  // ge = tcont
  442364:	str	w9, [sp, #268]
  442368:	tbnz	w10, #0, 4423b0 <readlinkat@plt+0x3f480>
  44236c:	ldr	x8, [sp, #544]
  442370:	ldr	w9, [x8, #48]
  442374:	mov	w10, wzr
  442378:	mul	w9, w10, w9
  44237c:	ldr	x11, [sp, #560]
  442380:	ldr	w12, [x11, #152]
  442384:	add	w9, w9, w12
  442388:	mul	w9, w10, w9
  44238c:	add	w9, w9, #0x1
  442390:	lsl	w9, w9, #30
  442394:	subs	w9, w9, #0x1
  442398:	mov	w10, #0x2                   	// #2
  44239c:	mul	w9, w9, w10
  4423a0:	add	w9, w9, #0x1
  4423a4:	mvn	w9, w9
  4423a8:	str	w9, [sp, #264]
  4423ac:	b	4423d8 <readlinkat@plt+0x3f4a8>
  4423b0:	ldr	x8, [sp, #544]
  4423b4:	ldr	w9, [x8, #48]
  4423b8:	mov	w10, wzr
  4423bc:	mul	w9, w10, w9
  4423c0:	ldr	x11, [sp, #560]
  4423c4:	ldr	w12, [x11, #152]
  4423c8:	add	w9, w9, w12
  4423cc:	mul	w9, w10, w9
  4423d0:	add	w9, w9, #0x0
  4423d4:	str	w9, [sp, #264]
  4423d8:	ldr	w8, [sp, #264]
  4423dc:	ldr	x9, [sp, #544]
  4423e0:	ldr	w10, [x9, #48]
  4423e4:	subs	w8, w8, w10
  4423e8:	ldr	w10, [sp, #268]
  4423ec:	cmp	w10, w8
  4423f0:	b.lt	4425b4 <readlinkat@plt+0x3f684>  // b.tstop
  4423f4:	b	442548 <readlinkat@plt+0x3f618>
  4423f8:	ldr	x8, [sp, #544]
  4423fc:	ldr	w9, [x8, #48]
  442400:	mov	w10, wzr
  442404:	mul	w9, w10, w9
  442408:	ldr	x11, [sp, #560]
  44240c:	ldr	w12, [x11, #152]
  442410:	add	w9, w9, w12
  442414:	mul	w9, w10, w9
  442418:	subs	w9, w9, #0x1
  44241c:	cmp	w9, #0x0
  442420:	cset	w9, ge  // ge = tcont
  442424:	tbnz	w9, #0, 442468 <readlinkat@plt+0x3f538>
  442428:	ldr	x8, [sp, #544]
  44242c:	ldr	w9, [x8, #48]
  442430:	mov	w10, wzr
  442434:	mul	w9, w10, w9
  442438:	ldr	x11, [sp, #560]
  44243c:	ldr	w12, [x11, #152]
  442440:	add	w9, w9, w12
  442444:	mul	w9, w10, w9
  442448:	add	w9, w9, #0x1
  44244c:	lsl	w9, w9, #30
  442450:	subs	w9, w9, #0x1
  442454:	mov	w10, #0x2                   	// #2
  442458:	mul	w9, w9, w10
  44245c:	add	w9, w9, #0x1
  442460:	str	w9, [sp, #260]
  442464:	b	442490 <readlinkat@plt+0x3f560>
  442468:	ldr	x8, [sp, #544]
  44246c:	ldr	w9, [x8, #48]
  442470:	mov	w10, wzr
  442474:	mul	w9, w10, w9
  442478:	ldr	x11, [sp, #560]
  44247c:	ldr	w12, [x11, #152]
  442480:	add	w9, w9, w12
  442484:	mul	w9, w10, w9
  442488:	subs	w9, w9, #0x1
  44248c:	str	w9, [sp, #260]
  442490:	ldr	w8, [sp, #260]
  442494:	ldr	x9, [sp, #544]
  442498:	ldr	w10, [x9, #48]
  44249c:	subs	w8, w8, w10
  4424a0:	ldr	x11, [sp, #560]
  4424a4:	ldr	w10, [x11, #152]
  4424a8:	cmp	w8, w10
  4424ac:	b.lt	4425b4 <readlinkat@plt+0x3f684>  // b.tstop
  4424b0:	b	442548 <readlinkat@plt+0x3f618>
  4424b4:	ldr	x8, [sp, #560]
  4424b8:	ldr	w9, [x8, #152]
  4424bc:	cmp	w9, #0x0
  4424c0:	cset	w9, ge  // ge = tcont
  4424c4:	tbnz	w9, #0, 4424ec <readlinkat@plt+0x3f5bc>
  4424c8:	ldr	x8, [sp, #544]
  4424cc:	ldr	w9, [x8, #48]
  4424d0:	ldr	x10, [sp, #560]
  4424d4:	ldr	w11, [x10, #152]
  4424d8:	ldr	w12, [x8, #48]
  4424dc:	add	w11, w11, w12
  4424e0:	cmp	w9, w11
  4424e4:	b.le	4425b4 <readlinkat@plt+0x3f684>
  4424e8:	b	442548 <readlinkat@plt+0x3f618>
  4424ec:	ldr	x8, [sp, #544]
  4424f0:	ldr	w9, [x8, #48]
  4424f4:	cmp	w9, #0x0
  4424f8:	cset	w9, ge  // ge = tcont
  4424fc:	tbnz	w9, #0, 442528 <readlinkat@plt+0x3f5f8>
  442500:	ldr	x8, [sp, #560]
  442504:	ldr	w9, [x8, #152]
  442508:	ldr	x8, [sp, #560]
  44250c:	ldr	w10, [x8, #152]
  442510:	ldr	x8, [sp, #544]
  442514:	ldr	w11, [x8, #48]
  442518:	add	w10, w10, w11
  44251c:	cmp	w9, w10
  442520:	b.le	4425b4 <readlinkat@plt+0x3f684>
  442524:	b	442548 <readlinkat@plt+0x3f618>
  442528:	ldr	x8, [sp, #560]
  44252c:	ldr	w9, [x8, #152]
  442530:	ldr	x8, [sp, #544]
  442534:	ldr	w10, [x8, #48]
  442538:	add	w9, w9, w10
  44253c:	ldr	w10, [x8, #48]
  442540:	cmp	w9, w10
  442544:	b.lt	4425b4 <readlinkat@plt+0x3f684>  // b.tstop
  442548:	ldr	x8, [sp, #560]
  44254c:	ldr	w9, [x8, #152]
  442550:	ldr	x8, [sp, #544]
  442554:	ldr	w10, [x8, #48]
  442558:	add	w9, w9, w10
  44255c:	mov	w10, wzr
  442560:	mul	w9, w10, w9
  442564:	subs	w9, w9, #0x1
  442568:	cmp	w9, #0x0
  44256c:	cset	w9, ge  // ge = tcont
  442570:	tbnz	w9, #0, 442594 <readlinkat@plt+0x3f664>
  442574:	ldr	x8, [sp, #560]
  442578:	ldr	w9, [x8, #152]
  44257c:	ldr	x8, [sp, #544]
  442580:	ldr	w10, [x8, #48]
  442584:	add	w9, w9, w10
  442588:	mov	w10, #0x80000000            	// #-2147483648
  44258c:	cmp	w9, w10
  442590:	b.lt	4425b4 <readlinkat@plt+0x3f684>  // b.tstop
  442594:	ldr	x8, [sp, #560]
  442598:	ldr	w9, [x8, #152]
  44259c:	ldr	x8, [sp, #544]
  4425a0:	ldr	w10, [x8, #48]
  4425a4:	add	w9, w9, w10
  4425a8:	mov	w10, #0x7fffffff            	// #2147483647
  4425ac:	cmp	w10, w9
  4425b0:	b.ge	4425dc <readlinkat@plt+0x3f6ac>  // b.tcont
  4425b4:	mov	w8, #0x1                   	// #1
  4425b8:	ldr	x9, [sp, #560]
  4425bc:	ldr	w10, [x9, #152]
  4425c0:	ldr	x9, [sp, #544]
  4425c4:	ldr	w11, [x9, #48]
  4425c8:	add	w10, w10, w11
  4425cc:	ldr	x12, [sp, #560]
  4425d0:	str	w10, [x12, #152]
  4425d4:	str	w8, [sp, #256]
  4425d8:	b	442600 <readlinkat@plt+0x3f6d0>
  4425dc:	mov	w8, wzr
  4425e0:	ldr	x9, [sp, #560]
  4425e4:	ldr	w10, [x9, #152]
  4425e8:	ldr	x9, [sp, #544]
  4425ec:	ldr	w11, [x9, #48]
  4425f0:	add	w10, w10, w11
  4425f4:	ldr	x12, [sp, #560]
  4425f8:	str	w10, [x12, #152]
  4425fc:	str	w8, [sp, #256]
  442600:	ldr	w8, [sp, #256]
  442604:	ldr	x9, [sp, #544]
  442608:	ldr	x10, [x9, #40]
  44260c:	mov	x11, xzr
  442610:	mul	x10, x11, x10
  442614:	ldr	x12, [sp, #560]
  442618:	ldr	x12, [x12, #144]
  44261c:	add	x10, x10, x12
  442620:	mul	x10, x11, x10
  442624:	subs	x10, x10, #0x1
  442628:	cmp	x10, #0x0
  44262c:	cset	w13, ge  // ge = tcont
  442630:	str	w8, [sp, #252]
  442634:	tbnz	w13, #0, 44267c <readlinkat@plt+0x3f74c>
  442638:	ldr	x8, [sp, #544]
  44263c:	ldr	x9, [x8, #40]
  442640:	mov	x10, xzr
  442644:	mul	x9, x10, x9
  442648:	ldr	x11, [sp, #560]
  44264c:	ldr	x11, [x11, #144]
  442650:	add	x9, x9, x11
  442654:	mul	x9, x10, x9
  442658:	add	x9, x9, #0x1
  44265c:	lsl	x9, x9, #62
  442660:	subs	x9, x9, #0x1
  442664:	mov	x10, #0x2                   	// #2
  442668:	mul	x9, x9, x10
  44266c:	add	x9, x9, #0x1
  442670:	mvn	x9, x9
  442674:	str	x9, [sp, #240]
  442678:	b	4426a4 <readlinkat@plt+0x3f774>
  44267c:	ldr	x8, [sp, #544]
  442680:	ldr	x9, [x8, #40]
  442684:	mov	x10, xzr
  442688:	mul	x9, x10, x9
  44268c:	ldr	x11, [sp, #560]
  442690:	ldr	x11, [x11, #144]
  442694:	add	x9, x9, x11
  442698:	mul	x9, x10, x9
  44269c:	add	x9, x9, #0x0
  4426a0:	str	x9, [sp, #240]
  4426a4:	ldr	x8, [sp, #240]
  4426a8:	cmp	x8, #0x0
  4426ac:	cset	w9, ge  // ge = tcont
  4426b0:	tbnz	w9, #0, 44284c <readlinkat@plt+0x3f91c>
  4426b4:	ldr	x8, [sp, #544]
  4426b8:	ldr	x9, [x8, #40]
  4426bc:	cmp	x9, #0x0
  4426c0:	cset	w10, ge  // ge = tcont
  4426c4:	tbnz	w10, #0, 442790 <readlinkat@plt+0x3f860>
  4426c8:	ldr	x8, [sp, #560]
  4426cc:	ldr	x8, [x8, #144]
  4426d0:	ldr	x9, [sp, #544]
  4426d4:	ldr	x10, [x9, #40]
  4426d8:	mov	x11, xzr
  4426dc:	mul	x10, x11, x10
  4426e0:	ldr	x12, [sp, #560]
  4426e4:	ldr	x12, [x12, #144]
  4426e8:	add	x10, x10, x12
  4426ec:	mul	x10, x11, x10
  4426f0:	subs	x10, x10, #0x1
  4426f4:	cmp	x10, #0x0
  4426f8:	cset	w13, ge  // ge = tcont
  4426fc:	str	x8, [sp, #232]
  442700:	tbnz	w13, #0, 442748 <readlinkat@plt+0x3f818>
  442704:	ldr	x8, [sp, #544]
  442708:	ldr	x9, [x8, #40]
  44270c:	mov	x10, xzr
  442710:	mul	x9, x10, x9
  442714:	ldr	x11, [sp, #560]
  442718:	ldr	x11, [x11, #144]
  44271c:	add	x9, x9, x11
  442720:	mul	x9, x10, x9
  442724:	add	x9, x9, #0x1
  442728:	lsl	x9, x9, #62
  44272c:	subs	x9, x9, #0x1
  442730:	mov	x10, #0x2                   	// #2
  442734:	mul	x9, x9, x10
  442738:	add	x9, x9, #0x1
  44273c:	mvn	x9, x9
  442740:	str	x9, [sp, #224]
  442744:	b	442770 <readlinkat@plt+0x3f840>
  442748:	ldr	x8, [sp, #544]
  44274c:	ldr	x9, [x8, #40]
  442750:	mov	x10, xzr
  442754:	mul	x9, x10, x9
  442758:	ldr	x11, [sp, #560]
  44275c:	ldr	x11, [x11, #144]
  442760:	add	x9, x9, x11
  442764:	mul	x9, x10, x9
  442768:	add	x9, x9, #0x0
  44276c:	str	x9, [sp, #224]
  442770:	ldr	x8, [sp, #224]
  442774:	ldr	x9, [sp, #544]
  442778:	ldr	x10, [x9, #40]
  44277c:	subs	x8, x8, x10
  442780:	ldr	x10, [sp, #232]
  442784:	cmp	x10, x8
  442788:	b.lt	44294c <readlinkat@plt+0x3fa1c>  // b.tstop
  44278c:	b	4428e0 <readlinkat@plt+0x3f9b0>
  442790:	ldr	x8, [sp, #544]
  442794:	ldr	x9, [x8, #40]
  442798:	mov	x10, xzr
  44279c:	mul	x9, x10, x9
  4427a0:	ldr	x11, [sp, #560]
  4427a4:	ldr	x11, [x11, #144]
  4427a8:	add	x9, x9, x11
  4427ac:	mul	x9, x10, x9
  4427b0:	subs	x9, x9, #0x1
  4427b4:	cmp	x9, #0x0
  4427b8:	cset	w12, ge  // ge = tcont
  4427bc:	tbnz	w12, #0, 442800 <readlinkat@plt+0x3f8d0>
  4427c0:	ldr	x8, [sp, #544]
  4427c4:	ldr	x9, [x8, #40]
  4427c8:	mov	x10, xzr
  4427cc:	mul	x9, x10, x9
  4427d0:	ldr	x11, [sp, #560]
  4427d4:	ldr	x11, [x11, #144]
  4427d8:	add	x9, x9, x11
  4427dc:	mul	x9, x10, x9
  4427e0:	add	x9, x9, #0x1
  4427e4:	lsl	x9, x9, #62
  4427e8:	subs	x9, x9, #0x1
  4427ec:	mov	x10, #0x2                   	// #2
  4427f0:	mul	x9, x9, x10
  4427f4:	add	x9, x9, #0x1
  4427f8:	str	x9, [sp, #216]
  4427fc:	b	442828 <readlinkat@plt+0x3f8f8>
  442800:	ldr	x8, [sp, #544]
  442804:	ldr	x9, [x8, #40]
  442808:	mov	x10, xzr
  44280c:	mul	x9, x10, x9
  442810:	ldr	x11, [sp, #560]
  442814:	ldr	x11, [x11, #144]
  442818:	add	x9, x9, x11
  44281c:	mul	x9, x10, x9
  442820:	subs	x9, x9, #0x1
  442824:	str	x9, [sp, #216]
  442828:	ldr	x8, [sp, #216]
  44282c:	ldr	x9, [sp, #544]
  442830:	ldr	x10, [x9, #40]
  442834:	subs	x8, x8, x10
  442838:	ldr	x10, [sp, #560]
  44283c:	ldr	x10, [x10, #144]
  442840:	cmp	x8, x10
  442844:	b.lt	44294c <readlinkat@plt+0x3fa1c>  // b.tstop
  442848:	b	4428e0 <readlinkat@plt+0x3f9b0>
  44284c:	ldr	x8, [sp, #560]
  442850:	ldr	x8, [x8, #144]
  442854:	cmp	x8, #0x0
  442858:	cset	w9, ge  // ge = tcont
  44285c:	tbnz	w9, #0, 442884 <readlinkat@plt+0x3f954>
  442860:	ldr	x8, [sp, #544]
  442864:	ldr	x9, [x8, #40]
  442868:	ldr	x10, [sp, #560]
  44286c:	ldr	x10, [x10, #144]
  442870:	ldr	x11, [x8, #40]
  442874:	add	x10, x10, x11
  442878:	cmp	x9, x10
  44287c:	b.le	44294c <readlinkat@plt+0x3fa1c>
  442880:	b	4428e0 <readlinkat@plt+0x3f9b0>
  442884:	ldr	x8, [sp, #544]
  442888:	ldr	x9, [x8, #40]
  44288c:	cmp	x9, #0x0
  442890:	cset	w10, ge  // ge = tcont
  442894:	tbnz	w10, #0, 4428c0 <readlinkat@plt+0x3f990>
  442898:	ldr	x8, [sp, #560]
  44289c:	ldr	x8, [x8, #144]
  4428a0:	ldr	x9, [sp, #560]
  4428a4:	ldr	x9, [x9, #144]
  4428a8:	ldr	x10, [sp, #544]
  4428ac:	ldr	x11, [x10, #40]
  4428b0:	add	x9, x9, x11
  4428b4:	cmp	x8, x9
  4428b8:	b.le	44294c <readlinkat@plt+0x3fa1c>
  4428bc:	b	4428e0 <readlinkat@plt+0x3f9b0>
  4428c0:	ldr	x8, [sp, #560]
  4428c4:	ldr	x8, [x8, #144]
  4428c8:	ldr	x9, [sp, #544]
  4428cc:	ldr	x10, [x9, #40]
  4428d0:	add	x8, x8, x10
  4428d4:	ldr	x10, [x9, #40]
  4428d8:	cmp	x8, x10
  4428dc:	b.lt	44294c <readlinkat@plt+0x3fa1c>  // b.tstop
  4428e0:	ldr	x8, [sp, #560]
  4428e4:	ldr	x8, [x8, #144]
  4428e8:	ldr	x9, [sp, #544]
  4428ec:	ldr	x10, [x9, #40]
  4428f0:	add	x8, x8, x10
  4428f4:	mov	x10, xzr
  4428f8:	mul	x8, x10, x8
  4428fc:	subs	x8, x8, #0x1
  442900:	cmp	x8, #0x0
  442904:	cset	w11, ge  // ge = tcont
  442908:	tbnz	w11, #0, 44292c <readlinkat@plt+0x3f9fc>
  44290c:	ldr	x8, [sp, #560]
  442910:	ldr	x8, [x8, #144]
  442914:	ldr	x9, [sp, #544]
  442918:	ldr	x10, [x9, #40]
  44291c:	add	x8, x8, x10
  442920:	mov	x10, #0x8000000000000000    	// #-9223372036854775808
  442924:	cmp	x8, x10
  442928:	b.lt	44294c <readlinkat@plt+0x3fa1c>  // b.tstop
  44292c:	ldr	x8, [sp, #560]
  442930:	ldr	x8, [x8, #144]
  442934:	ldr	x9, [sp, #544]
  442938:	ldr	x10, [x9, #40]
  44293c:	add	x8, x8, x10
  442940:	mov	x10, #0x7fffffffffffffff    	// #9223372036854775807
  442944:	cmp	x10, x8
  442948:	b.ge	442974 <readlinkat@plt+0x3fa44>  // b.tcont
  44294c:	mov	w8, #0x1                   	// #1
  442950:	ldr	x9, [sp, #560]
  442954:	ldr	x9, [x9, #144]
  442958:	ldr	x10, [sp, #544]
  44295c:	ldr	x11, [x10, #40]
  442960:	add	x9, x9, x11
  442964:	ldr	x11, [sp, #560]
  442968:	str	x9, [x11, #144]
  44296c:	str	w8, [sp, #212]
  442970:	b	442998 <readlinkat@plt+0x3fa68>
  442974:	mov	w8, wzr
  442978:	ldr	x9, [sp, #560]
  44297c:	ldr	x9, [x9, #144]
  442980:	ldr	x10, [sp, #544]
  442984:	ldr	x11, [x10, #40]
  442988:	add	x9, x9, x11
  44298c:	ldr	x11, [sp, #560]
  442990:	str	x9, [x11, #144]
  442994:	str	w8, [sp, #212]
  442998:	ldr	w8, [sp, #212]
  44299c:	ldr	w9, [sp, #252]
  4429a0:	orr	w8, w9, w8
  4429a4:	ldr	x10, [sp, #544]
  4429a8:	ldr	x11, [x10, #32]
  4429ac:	mov	x12, xzr
  4429b0:	mul	x11, x12, x11
  4429b4:	ldr	x13, [sp, #560]
  4429b8:	ldr	x13, [x13, #136]
  4429bc:	add	x11, x11, x13
  4429c0:	mul	x11, x12, x11
  4429c4:	subs	x11, x11, #0x1
  4429c8:	cmp	x11, #0x0
  4429cc:	cset	w14, ge  // ge = tcont
  4429d0:	str	w8, [sp, #208]
  4429d4:	tbnz	w14, #0, 442a1c <readlinkat@plt+0x3faec>
  4429d8:	ldr	x8, [sp, #544]
  4429dc:	ldr	x9, [x8, #32]
  4429e0:	mov	x10, xzr
  4429e4:	mul	x9, x10, x9
  4429e8:	ldr	x11, [sp, #560]
  4429ec:	ldr	x11, [x11, #136]
  4429f0:	add	x9, x9, x11
  4429f4:	mul	x9, x10, x9
  4429f8:	add	x9, x9, #0x1
  4429fc:	lsl	x9, x9, #62
  442a00:	subs	x9, x9, #0x1
  442a04:	mov	x10, #0x2                   	// #2
  442a08:	mul	x9, x9, x10
  442a0c:	add	x9, x9, #0x1
  442a10:	mvn	x9, x9
  442a14:	str	x9, [sp, #200]
  442a18:	b	442a44 <readlinkat@plt+0x3fb14>
  442a1c:	ldr	x8, [sp, #544]
  442a20:	ldr	x9, [x8, #32]
  442a24:	mov	x10, xzr
  442a28:	mul	x9, x10, x9
  442a2c:	ldr	x11, [sp, #560]
  442a30:	ldr	x11, [x11, #136]
  442a34:	add	x9, x9, x11
  442a38:	mul	x9, x10, x9
  442a3c:	add	x9, x9, #0x0
  442a40:	str	x9, [sp, #200]
  442a44:	ldr	x8, [sp, #200]
  442a48:	cmp	x8, #0x0
  442a4c:	cset	w9, ge  // ge = tcont
  442a50:	tbnz	w9, #0, 442bec <readlinkat@plt+0x3fcbc>
  442a54:	ldr	x8, [sp, #544]
  442a58:	ldr	x9, [x8, #32]
  442a5c:	cmp	x9, #0x0
  442a60:	cset	w10, ge  // ge = tcont
  442a64:	tbnz	w10, #0, 442b30 <readlinkat@plt+0x3fc00>
  442a68:	ldr	x8, [sp, #560]
  442a6c:	ldr	x8, [x8, #136]
  442a70:	ldr	x9, [sp, #544]
  442a74:	ldr	x10, [x9, #32]
  442a78:	mov	x11, xzr
  442a7c:	mul	x10, x11, x10
  442a80:	ldr	x12, [sp, #560]
  442a84:	ldr	x12, [x12, #136]
  442a88:	add	x10, x10, x12
  442a8c:	mul	x10, x11, x10
  442a90:	subs	x10, x10, #0x1
  442a94:	cmp	x10, #0x0
  442a98:	cset	w13, ge  // ge = tcont
  442a9c:	str	x8, [sp, #192]
  442aa0:	tbnz	w13, #0, 442ae8 <readlinkat@plt+0x3fbb8>
  442aa4:	ldr	x8, [sp, #544]
  442aa8:	ldr	x9, [x8, #32]
  442aac:	mov	x10, xzr
  442ab0:	mul	x9, x10, x9
  442ab4:	ldr	x11, [sp, #560]
  442ab8:	ldr	x11, [x11, #136]
  442abc:	add	x9, x9, x11
  442ac0:	mul	x9, x10, x9
  442ac4:	add	x9, x9, #0x1
  442ac8:	lsl	x9, x9, #62
  442acc:	subs	x9, x9, #0x1
  442ad0:	mov	x10, #0x2                   	// #2
  442ad4:	mul	x9, x9, x10
  442ad8:	add	x9, x9, #0x1
  442adc:	mvn	x9, x9
  442ae0:	str	x9, [sp, #184]
  442ae4:	b	442b10 <readlinkat@plt+0x3fbe0>
  442ae8:	ldr	x8, [sp, #544]
  442aec:	ldr	x9, [x8, #32]
  442af0:	mov	x10, xzr
  442af4:	mul	x9, x10, x9
  442af8:	ldr	x11, [sp, #560]
  442afc:	ldr	x11, [x11, #136]
  442b00:	add	x9, x9, x11
  442b04:	mul	x9, x10, x9
  442b08:	add	x9, x9, #0x0
  442b0c:	str	x9, [sp, #184]
  442b10:	ldr	x8, [sp, #184]
  442b14:	ldr	x9, [sp, #544]
  442b18:	ldr	x10, [x9, #32]
  442b1c:	subs	x8, x8, x10
  442b20:	ldr	x10, [sp, #192]
  442b24:	cmp	x10, x8
  442b28:	b.lt	442cec <readlinkat@plt+0x3fdbc>  // b.tstop
  442b2c:	b	442c80 <readlinkat@plt+0x3fd50>
  442b30:	ldr	x8, [sp, #544]
  442b34:	ldr	x9, [x8, #32]
  442b38:	mov	x10, xzr
  442b3c:	mul	x9, x10, x9
  442b40:	ldr	x11, [sp, #560]
  442b44:	ldr	x11, [x11, #136]
  442b48:	add	x9, x9, x11
  442b4c:	mul	x9, x10, x9
  442b50:	subs	x9, x9, #0x1
  442b54:	cmp	x9, #0x0
  442b58:	cset	w12, ge  // ge = tcont
  442b5c:	tbnz	w12, #0, 442ba0 <readlinkat@plt+0x3fc70>
  442b60:	ldr	x8, [sp, #544]
  442b64:	ldr	x9, [x8, #32]
  442b68:	mov	x10, xzr
  442b6c:	mul	x9, x10, x9
  442b70:	ldr	x11, [sp, #560]
  442b74:	ldr	x11, [x11, #136]
  442b78:	add	x9, x9, x11
  442b7c:	mul	x9, x10, x9
  442b80:	add	x9, x9, #0x1
  442b84:	lsl	x9, x9, #62
  442b88:	subs	x9, x9, #0x1
  442b8c:	mov	x10, #0x2                   	// #2
  442b90:	mul	x9, x9, x10
  442b94:	add	x9, x9, #0x1
  442b98:	str	x9, [sp, #176]
  442b9c:	b	442bc8 <readlinkat@plt+0x3fc98>
  442ba0:	ldr	x8, [sp, #544]
  442ba4:	ldr	x9, [x8, #32]
  442ba8:	mov	x10, xzr
  442bac:	mul	x9, x10, x9
  442bb0:	ldr	x11, [sp, #560]
  442bb4:	ldr	x11, [x11, #136]
  442bb8:	add	x9, x9, x11
  442bbc:	mul	x9, x10, x9
  442bc0:	subs	x9, x9, #0x1
  442bc4:	str	x9, [sp, #176]
  442bc8:	ldr	x8, [sp, #176]
  442bcc:	ldr	x9, [sp, #544]
  442bd0:	ldr	x10, [x9, #32]
  442bd4:	subs	x8, x8, x10
  442bd8:	ldr	x10, [sp, #560]
  442bdc:	ldr	x10, [x10, #136]
  442be0:	cmp	x8, x10
  442be4:	b.lt	442cec <readlinkat@plt+0x3fdbc>  // b.tstop
  442be8:	b	442c80 <readlinkat@plt+0x3fd50>
  442bec:	ldr	x8, [sp, #560]
  442bf0:	ldr	x8, [x8, #136]
  442bf4:	cmp	x8, #0x0
  442bf8:	cset	w9, ge  // ge = tcont
  442bfc:	tbnz	w9, #0, 442c24 <readlinkat@plt+0x3fcf4>
  442c00:	ldr	x8, [sp, #544]
  442c04:	ldr	x9, [x8, #32]
  442c08:	ldr	x10, [sp, #560]
  442c0c:	ldr	x10, [x10, #136]
  442c10:	ldr	x11, [x8, #32]
  442c14:	add	x10, x10, x11
  442c18:	cmp	x9, x10
  442c1c:	b.le	442cec <readlinkat@plt+0x3fdbc>
  442c20:	b	442c80 <readlinkat@plt+0x3fd50>
  442c24:	ldr	x8, [sp, #544]
  442c28:	ldr	x9, [x8, #32]
  442c2c:	cmp	x9, #0x0
  442c30:	cset	w10, ge  // ge = tcont
  442c34:	tbnz	w10, #0, 442c60 <readlinkat@plt+0x3fd30>
  442c38:	ldr	x8, [sp, #560]
  442c3c:	ldr	x8, [x8, #136]
  442c40:	ldr	x9, [sp, #560]
  442c44:	ldr	x9, [x9, #136]
  442c48:	ldr	x10, [sp, #544]
  442c4c:	ldr	x11, [x10, #32]
  442c50:	add	x9, x9, x11
  442c54:	cmp	x8, x9
  442c58:	b.le	442cec <readlinkat@plt+0x3fdbc>
  442c5c:	b	442c80 <readlinkat@plt+0x3fd50>
  442c60:	ldr	x8, [sp, #560]
  442c64:	ldr	x8, [x8, #136]
  442c68:	ldr	x9, [sp, #544]
  442c6c:	ldr	x10, [x9, #32]
  442c70:	add	x8, x8, x10
  442c74:	ldr	x10, [x9, #32]
  442c78:	cmp	x8, x10
  442c7c:	b.lt	442cec <readlinkat@plt+0x3fdbc>  // b.tstop
  442c80:	ldr	x8, [sp, #560]
  442c84:	ldr	x8, [x8, #136]
  442c88:	ldr	x9, [sp, #544]
  442c8c:	ldr	x10, [x9, #32]
  442c90:	add	x8, x8, x10
  442c94:	mov	x10, xzr
  442c98:	mul	x8, x10, x8
  442c9c:	subs	x8, x8, #0x1
  442ca0:	cmp	x8, #0x0
  442ca4:	cset	w11, ge  // ge = tcont
  442ca8:	tbnz	w11, #0, 442ccc <readlinkat@plt+0x3fd9c>
  442cac:	ldr	x8, [sp, #560]
  442cb0:	ldr	x8, [x8, #136]
  442cb4:	ldr	x9, [sp, #544]
  442cb8:	ldr	x10, [x9, #32]
  442cbc:	add	x8, x8, x10
  442cc0:	mov	x10, #0x8000000000000000    	// #-9223372036854775808
  442cc4:	cmp	x8, x10
  442cc8:	b.lt	442cec <readlinkat@plt+0x3fdbc>  // b.tstop
  442ccc:	ldr	x8, [sp, #560]
  442cd0:	ldr	x8, [x8, #136]
  442cd4:	ldr	x9, [sp, #544]
  442cd8:	ldr	x10, [x9, #32]
  442cdc:	add	x8, x8, x10
  442ce0:	mov	x10, #0x7fffffffffffffff    	// #9223372036854775807
  442ce4:	cmp	x10, x8
  442ce8:	b.ge	442d14 <readlinkat@plt+0x3fde4>  // b.tcont
  442cec:	mov	w8, #0x1                   	// #1
  442cf0:	ldr	x9, [sp, #560]
  442cf4:	ldr	x9, [x9, #136]
  442cf8:	ldr	x10, [sp, #544]
  442cfc:	ldr	x11, [x10, #32]
  442d00:	add	x9, x9, x11
  442d04:	ldr	x11, [sp, #560]
  442d08:	str	x9, [x11, #136]
  442d0c:	str	w8, [sp, #172]
  442d10:	b	442d38 <readlinkat@plt+0x3fe08>
  442d14:	mov	w8, wzr
  442d18:	ldr	x9, [sp, #560]
  442d1c:	ldr	x9, [x9, #136]
  442d20:	ldr	x10, [sp, #544]
  442d24:	ldr	x11, [x10, #32]
  442d28:	add	x9, x9, x11
  442d2c:	ldr	x11, [sp, #560]
  442d30:	str	x9, [x11, #136]
  442d34:	str	w8, [sp, #172]
  442d38:	ldr	w8, [sp, #172]
  442d3c:	ldr	w9, [sp, #208]
  442d40:	orr	w8, w9, w8
  442d44:	ldr	x10, [sp, #544]
  442d48:	ldr	x11, [x10, #24]
  442d4c:	mov	x12, xzr
  442d50:	mul	x11, x12, x11
  442d54:	ldr	x13, [sp, #560]
  442d58:	ldr	x13, [x13, #128]
  442d5c:	add	x11, x11, x13
  442d60:	mul	x11, x12, x11
  442d64:	subs	x11, x11, #0x1
  442d68:	cmp	x11, #0x0
  442d6c:	cset	w14, ge  // ge = tcont
  442d70:	str	w8, [sp, #168]
  442d74:	tbnz	w14, #0, 442dbc <readlinkat@plt+0x3fe8c>
  442d78:	ldr	x8, [sp, #544]
  442d7c:	ldr	x9, [x8, #24]
  442d80:	mov	x10, xzr
  442d84:	mul	x9, x10, x9
  442d88:	ldr	x11, [sp, #560]
  442d8c:	ldr	x11, [x11, #128]
  442d90:	add	x9, x9, x11
  442d94:	mul	x9, x10, x9
  442d98:	add	x9, x9, #0x1
  442d9c:	lsl	x9, x9, #62
  442da0:	subs	x9, x9, #0x1
  442da4:	mov	x10, #0x2                   	// #2
  442da8:	mul	x9, x9, x10
  442dac:	add	x9, x9, #0x1
  442db0:	mvn	x9, x9
  442db4:	str	x9, [sp, #160]
  442db8:	b	442de4 <readlinkat@plt+0x3feb4>
  442dbc:	ldr	x8, [sp, #544]
  442dc0:	ldr	x9, [x8, #24]
  442dc4:	mov	x10, xzr
  442dc8:	mul	x9, x10, x9
  442dcc:	ldr	x11, [sp, #560]
  442dd0:	ldr	x11, [x11, #128]
  442dd4:	add	x9, x9, x11
  442dd8:	mul	x9, x10, x9
  442ddc:	add	x9, x9, #0x0
  442de0:	str	x9, [sp, #160]
  442de4:	ldr	x8, [sp, #160]
  442de8:	cmp	x8, #0x0
  442dec:	cset	w9, ge  // ge = tcont
  442df0:	tbnz	w9, #0, 442f8c <readlinkat@plt+0x4005c>
  442df4:	ldr	x8, [sp, #544]
  442df8:	ldr	x9, [x8, #24]
  442dfc:	cmp	x9, #0x0
  442e00:	cset	w10, ge  // ge = tcont
  442e04:	tbnz	w10, #0, 442ed0 <readlinkat@plt+0x3ffa0>
  442e08:	ldr	x8, [sp, #560]
  442e0c:	ldr	x8, [x8, #128]
  442e10:	ldr	x9, [sp, #544]
  442e14:	ldr	x10, [x9, #24]
  442e18:	mov	x11, xzr
  442e1c:	mul	x10, x11, x10
  442e20:	ldr	x12, [sp, #560]
  442e24:	ldr	x12, [x12, #128]
  442e28:	add	x10, x10, x12
  442e2c:	mul	x10, x11, x10
  442e30:	subs	x10, x10, #0x1
  442e34:	cmp	x10, #0x0
  442e38:	cset	w13, ge  // ge = tcont
  442e3c:	str	x8, [sp, #152]
  442e40:	tbnz	w13, #0, 442e88 <readlinkat@plt+0x3ff58>
  442e44:	ldr	x8, [sp, #544]
  442e48:	ldr	x9, [x8, #24]
  442e4c:	mov	x10, xzr
  442e50:	mul	x9, x10, x9
  442e54:	ldr	x11, [sp, #560]
  442e58:	ldr	x11, [x11, #128]
  442e5c:	add	x9, x9, x11
  442e60:	mul	x9, x10, x9
  442e64:	add	x9, x9, #0x1
  442e68:	lsl	x9, x9, #62
  442e6c:	subs	x9, x9, #0x1
  442e70:	mov	x10, #0x2                   	// #2
  442e74:	mul	x9, x9, x10
  442e78:	add	x9, x9, #0x1
  442e7c:	mvn	x9, x9
  442e80:	str	x9, [sp, #144]
  442e84:	b	442eb0 <readlinkat@plt+0x3ff80>
  442e88:	ldr	x8, [sp, #544]
  442e8c:	ldr	x9, [x8, #24]
  442e90:	mov	x10, xzr
  442e94:	mul	x9, x10, x9
  442e98:	ldr	x11, [sp, #560]
  442e9c:	ldr	x11, [x11, #128]
  442ea0:	add	x9, x9, x11
  442ea4:	mul	x9, x10, x9
  442ea8:	add	x9, x9, #0x0
  442eac:	str	x9, [sp, #144]
  442eb0:	ldr	x8, [sp, #144]
  442eb4:	ldr	x9, [sp, #544]
  442eb8:	ldr	x10, [x9, #24]
  442ebc:	subs	x8, x8, x10
  442ec0:	ldr	x10, [sp, #152]
  442ec4:	cmp	x10, x8
  442ec8:	b.lt	44308c <readlinkat@plt+0x4015c>  // b.tstop
  442ecc:	b	443020 <readlinkat@plt+0x400f0>
  442ed0:	ldr	x8, [sp, #544]
  442ed4:	ldr	x9, [x8, #24]
  442ed8:	mov	x10, xzr
  442edc:	mul	x9, x10, x9
  442ee0:	ldr	x11, [sp, #560]
  442ee4:	ldr	x11, [x11, #128]
  442ee8:	add	x9, x9, x11
  442eec:	mul	x9, x10, x9
  442ef0:	subs	x9, x9, #0x1
  442ef4:	cmp	x9, #0x0
  442ef8:	cset	w12, ge  // ge = tcont
  442efc:	tbnz	w12, #0, 442f40 <readlinkat@plt+0x40010>
  442f00:	ldr	x8, [sp, #544]
  442f04:	ldr	x9, [x8, #24]
  442f08:	mov	x10, xzr
  442f0c:	mul	x9, x10, x9
  442f10:	ldr	x11, [sp, #560]
  442f14:	ldr	x11, [x11, #128]
  442f18:	add	x9, x9, x11
  442f1c:	mul	x9, x10, x9
  442f20:	add	x9, x9, #0x1
  442f24:	lsl	x9, x9, #62
  442f28:	subs	x9, x9, #0x1
  442f2c:	mov	x10, #0x2                   	// #2
  442f30:	mul	x9, x9, x10
  442f34:	add	x9, x9, #0x1
  442f38:	str	x9, [sp, #136]
  442f3c:	b	442f68 <readlinkat@plt+0x40038>
  442f40:	ldr	x8, [sp, #544]
  442f44:	ldr	x9, [x8, #24]
  442f48:	mov	x10, xzr
  442f4c:	mul	x9, x10, x9
  442f50:	ldr	x11, [sp, #560]
  442f54:	ldr	x11, [x11, #128]
  442f58:	add	x9, x9, x11
  442f5c:	mul	x9, x10, x9
  442f60:	subs	x9, x9, #0x1
  442f64:	str	x9, [sp, #136]
  442f68:	ldr	x8, [sp, #136]
  442f6c:	ldr	x9, [sp, #544]
  442f70:	ldr	x10, [x9, #24]
  442f74:	subs	x8, x8, x10
  442f78:	ldr	x10, [sp, #560]
  442f7c:	ldr	x10, [x10, #128]
  442f80:	cmp	x8, x10
  442f84:	b.lt	44308c <readlinkat@plt+0x4015c>  // b.tstop
  442f88:	b	443020 <readlinkat@plt+0x400f0>
  442f8c:	ldr	x8, [sp, #560]
  442f90:	ldr	x8, [x8, #128]
  442f94:	cmp	x8, #0x0
  442f98:	cset	w9, ge  // ge = tcont
  442f9c:	tbnz	w9, #0, 442fc4 <readlinkat@plt+0x40094>
  442fa0:	ldr	x8, [sp, #544]
  442fa4:	ldr	x9, [x8, #24]
  442fa8:	ldr	x10, [sp, #560]
  442fac:	ldr	x10, [x10, #128]
  442fb0:	ldr	x11, [x8, #24]
  442fb4:	add	x10, x10, x11
  442fb8:	cmp	x9, x10
  442fbc:	b.le	44308c <readlinkat@plt+0x4015c>
  442fc0:	b	443020 <readlinkat@plt+0x400f0>
  442fc4:	ldr	x8, [sp, #544]
  442fc8:	ldr	x9, [x8, #24]
  442fcc:	cmp	x9, #0x0
  442fd0:	cset	w10, ge  // ge = tcont
  442fd4:	tbnz	w10, #0, 443000 <readlinkat@plt+0x400d0>
  442fd8:	ldr	x8, [sp, #560]
  442fdc:	ldr	x8, [x8, #128]
  442fe0:	ldr	x9, [sp, #560]
  442fe4:	ldr	x9, [x9, #128]
  442fe8:	ldr	x10, [sp, #544]
  442fec:	ldr	x11, [x10, #24]
  442ff0:	add	x9, x9, x11
  442ff4:	cmp	x8, x9
  442ff8:	b.le	44308c <readlinkat@plt+0x4015c>
  442ffc:	b	443020 <readlinkat@plt+0x400f0>
  443000:	ldr	x8, [sp, #560]
  443004:	ldr	x8, [x8, #128]
  443008:	ldr	x9, [sp, #544]
  44300c:	ldr	x10, [x9, #24]
  443010:	add	x8, x8, x10
  443014:	ldr	x10, [x9, #24]
  443018:	cmp	x8, x10
  44301c:	b.lt	44308c <readlinkat@plt+0x4015c>  // b.tstop
  443020:	ldr	x8, [sp, #560]
  443024:	ldr	x8, [x8, #128]
  443028:	ldr	x9, [sp, #544]
  44302c:	ldr	x10, [x9, #24]
  443030:	add	x8, x8, x10
  443034:	mov	x10, xzr
  443038:	mul	x8, x10, x8
  44303c:	subs	x8, x8, #0x1
  443040:	cmp	x8, #0x0
  443044:	cset	w11, ge  // ge = tcont
  443048:	tbnz	w11, #0, 44306c <readlinkat@plt+0x4013c>
  44304c:	ldr	x8, [sp, #560]
  443050:	ldr	x8, [x8, #128]
  443054:	ldr	x9, [sp, #544]
  443058:	ldr	x10, [x9, #24]
  44305c:	add	x8, x8, x10
  443060:	mov	x10, #0x8000000000000000    	// #-9223372036854775808
  443064:	cmp	x8, x10
  443068:	b.lt	44308c <readlinkat@plt+0x4015c>  // b.tstop
  44306c:	ldr	x8, [sp, #560]
  443070:	ldr	x8, [x8, #128]
  443074:	ldr	x9, [sp, #544]
  443078:	ldr	x10, [x9, #24]
  44307c:	add	x8, x8, x10
  443080:	mov	x10, #0x7fffffffffffffff    	// #9223372036854775807
  443084:	cmp	x10, x8
  443088:	b.ge	4430b4 <readlinkat@plt+0x40184>  // b.tcont
  44308c:	mov	w8, #0x1                   	// #1
  443090:	ldr	x9, [sp, #560]
  443094:	ldr	x9, [x9, #128]
  443098:	ldr	x10, [sp, #544]
  44309c:	ldr	x11, [x10, #24]
  4430a0:	add	x9, x9, x11
  4430a4:	ldr	x11, [sp, #560]
  4430a8:	str	x9, [x11, #128]
  4430ac:	str	w8, [sp, #132]
  4430b0:	b	4430d8 <readlinkat@plt+0x401a8>
  4430b4:	mov	w8, wzr
  4430b8:	ldr	x9, [sp, #560]
  4430bc:	ldr	x9, [x9, #128]
  4430c0:	ldr	x10, [sp, #544]
  4430c4:	ldr	x11, [x10, #24]
  4430c8:	add	x9, x9, x11
  4430cc:	ldr	x11, [sp, #560]
  4430d0:	str	x9, [x11, #128]
  4430d4:	str	w8, [sp, #132]
  4430d8:	ldr	w8, [sp, #132]
  4430dc:	ldr	w9, [sp, #168]
  4430e0:	orr	w8, w9, w8
  4430e4:	ldr	x10, [sp, #544]
  4430e8:	ldr	x11, [x10, #16]
  4430ec:	mov	x12, xzr
  4430f0:	mul	x11, x12, x11
  4430f4:	ldr	x13, [sp, #560]
  4430f8:	ldr	x13, [x13, #120]
  4430fc:	add	x11, x11, x13
  443100:	mul	x11, x12, x11
  443104:	subs	x11, x11, #0x1
  443108:	cmp	x11, #0x0
  44310c:	cset	w14, ge  // ge = tcont
  443110:	str	w8, [sp, #128]
  443114:	tbnz	w14, #0, 44315c <readlinkat@plt+0x4022c>
  443118:	ldr	x8, [sp, #544]
  44311c:	ldr	x9, [x8, #16]
  443120:	mov	x10, xzr
  443124:	mul	x9, x10, x9
  443128:	ldr	x11, [sp, #560]
  44312c:	ldr	x11, [x11, #120]
  443130:	add	x9, x9, x11
  443134:	mul	x9, x10, x9
  443138:	add	x9, x9, #0x1
  44313c:	lsl	x9, x9, #62
  443140:	subs	x9, x9, #0x1
  443144:	mov	x10, #0x2                   	// #2
  443148:	mul	x9, x9, x10
  44314c:	add	x9, x9, #0x1
  443150:	mvn	x9, x9
  443154:	str	x9, [sp, #120]
  443158:	b	443184 <readlinkat@plt+0x40254>
  44315c:	ldr	x8, [sp, #544]
  443160:	ldr	x9, [x8, #16]
  443164:	mov	x10, xzr
  443168:	mul	x9, x10, x9
  44316c:	ldr	x11, [sp, #560]
  443170:	ldr	x11, [x11, #120]
  443174:	add	x9, x9, x11
  443178:	mul	x9, x10, x9
  44317c:	add	x9, x9, #0x0
  443180:	str	x9, [sp, #120]
  443184:	ldr	x8, [sp, #120]
  443188:	cmp	x8, #0x0
  44318c:	cset	w9, ge  // ge = tcont
  443190:	tbnz	w9, #0, 44332c <readlinkat@plt+0x403fc>
  443194:	ldr	x8, [sp, #544]
  443198:	ldr	x9, [x8, #16]
  44319c:	cmp	x9, #0x0
  4431a0:	cset	w10, ge  // ge = tcont
  4431a4:	tbnz	w10, #0, 443270 <readlinkat@plt+0x40340>
  4431a8:	ldr	x8, [sp, #560]
  4431ac:	ldr	x8, [x8, #120]
  4431b0:	ldr	x9, [sp, #544]
  4431b4:	ldr	x10, [x9, #16]
  4431b8:	mov	x11, xzr
  4431bc:	mul	x10, x11, x10
  4431c0:	ldr	x12, [sp, #560]
  4431c4:	ldr	x12, [x12, #120]
  4431c8:	add	x10, x10, x12
  4431cc:	mul	x10, x11, x10
  4431d0:	subs	x10, x10, #0x1
  4431d4:	cmp	x10, #0x0
  4431d8:	cset	w13, ge  // ge = tcont
  4431dc:	str	x8, [sp, #112]
  4431e0:	tbnz	w13, #0, 443228 <readlinkat@plt+0x402f8>
  4431e4:	ldr	x8, [sp, #544]
  4431e8:	ldr	x9, [x8, #16]
  4431ec:	mov	x10, xzr
  4431f0:	mul	x9, x10, x9
  4431f4:	ldr	x11, [sp, #560]
  4431f8:	ldr	x11, [x11, #120]
  4431fc:	add	x9, x9, x11
  443200:	mul	x9, x10, x9
  443204:	add	x9, x9, #0x1
  443208:	lsl	x9, x9, #62
  44320c:	subs	x9, x9, #0x1
  443210:	mov	x10, #0x2                   	// #2
  443214:	mul	x9, x9, x10
  443218:	add	x9, x9, #0x1
  44321c:	mvn	x9, x9
  443220:	str	x9, [sp, #104]
  443224:	b	443250 <readlinkat@plt+0x40320>
  443228:	ldr	x8, [sp, #544]
  44322c:	ldr	x9, [x8, #16]
  443230:	mov	x10, xzr
  443234:	mul	x9, x10, x9
  443238:	ldr	x11, [sp, #560]
  44323c:	ldr	x11, [x11, #120]
  443240:	add	x9, x9, x11
  443244:	mul	x9, x10, x9
  443248:	add	x9, x9, #0x0
  44324c:	str	x9, [sp, #104]
  443250:	ldr	x8, [sp, #104]
  443254:	ldr	x9, [sp, #544]
  443258:	ldr	x10, [x9, #16]
  44325c:	subs	x8, x8, x10
  443260:	ldr	x10, [sp, #112]
  443264:	cmp	x10, x8
  443268:	b.lt	44342c <readlinkat@plt+0x404fc>  // b.tstop
  44326c:	b	4433c0 <readlinkat@plt+0x40490>
  443270:	ldr	x8, [sp, #544]
  443274:	ldr	x9, [x8, #16]
  443278:	mov	x10, xzr
  44327c:	mul	x9, x10, x9
  443280:	ldr	x11, [sp, #560]
  443284:	ldr	x11, [x11, #120]
  443288:	add	x9, x9, x11
  44328c:	mul	x9, x10, x9
  443290:	subs	x9, x9, #0x1
  443294:	cmp	x9, #0x0
  443298:	cset	w12, ge  // ge = tcont
  44329c:	tbnz	w12, #0, 4432e0 <readlinkat@plt+0x403b0>
  4432a0:	ldr	x8, [sp, #544]
  4432a4:	ldr	x9, [x8, #16]
  4432a8:	mov	x10, xzr
  4432ac:	mul	x9, x10, x9
  4432b0:	ldr	x11, [sp, #560]
  4432b4:	ldr	x11, [x11, #120]
  4432b8:	add	x9, x9, x11
  4432bc:	mul	x9, x10, x9
  4432c0:	add	x9, x9, #0x1
  4432c4:	lsl	x9, x9, #62
  4432c8:	subs	x9, x9, #0x1
  4432cc:	mov	x10, #0x2                   	// #2
  4432d0:	mul	x9, x9, x10
  4432d4:	add	x9, x9, #0x1
  4432d8:	str	x9, [sp, #96]
  4432dc:	b	443308 <readlinkat@plt+0x403d8>
  4432e0:	ldr	x8, [sp, #544]
  4432e4:	ldr	x9, [x8, #16]
  4432e8:	mov	x10, xzr
  4432ec:	mul	x9, x10, x9
  4432f0:	ldr	x11, [sp, #560]
  4432f4:	ldr	x11, [x11, #120]
  4432f8:	add	x9, x9, x11
  4432fc:	mul	x9, x10, x9
  443300:	subs	x9, x9, #0x1
  443304:	str	x9, [sp, #96]
  443308:	ldr	x8, [sp, #96]
  44330c:	ldr	x9, [sp, #544]
  443310:	ldr	x10, [x9, #16]
  443314:	subs	x8, x8, x10
  443318:	ldr	x10, [sp, #560]
  44331c:	ldr	x10, [x10, #120]
  443320:	cmp	x8, x10
  443324:	b.lt	44342c <readlinkat@plt+0x404fc>  // b.tstop
  443328:	b	4433c0 <readlinkat@plt+0x40490>
  44332c:	ldr	x8, [sp, #560]
  443330:	ldr	x8, [x8, #120]
  443334:	cmp	x8, #0x0
  443338:	cset	w9, ge  // ge = tcont
  44333c:	tbnz	w9, #0, 443364 <readlinkat@plt+0x40434>
  443340:	ldr	x8, [sp, #544]
  443344:	ldr	x9, [x8, #16]
  443348:	ldr	x10, [sp, #560]
  44334c:	ldr	x10, [x10, #120]
  443350:	ldr	x11, [x8, #16]
  443354:	add	x10, x10, x11
  443358:	cmp	x9, x10
  44335c:	b.le	44342c <readlinkat@plt+0x404fc>
  443360:	b	4433c0 <readlinkat@plt+0x40490>
  443364:	ldr	x8, [sp, #544]
  443368:	ldr	x9, [x8, #16]
  44336c:	cmp	x9, #0x0
  443370:	cset	w10, ge  // ge = tcont
  443374:	tbnz	w10, #0, 4433a0 <readlinkat@plt+0x40470>
  443378:	ldr	x8, [sp, #560]
  44337c:	ldr	x8, [x8, #120]
  443380:	ldr	x9, [sp, #560]
  443384:	ldr	x9, [x9, #120]
  443388:	ldr	x10, [sp, #544]
  44338c:	ldr	x11, [x10, #16]
  443390:	add	x9, x9, x11
  443394:	cmp	x8, x9
  443398:	b.le	44342c <readlinkat@plt+0x404fc>
  44339c:	b	4433c0 <readlinkat@plt+0x40490>
  4433a0:	ldr	x8, [sp, #560]
  4433a4:	ldr	x8, [x8, #120]
  4433a8:	ldr	x9, [sp, #544]
  4433ac:	ldr	x10, [x9, #16]
  4433b0:	add	x8, x8, x10
  4433b4:	ldr	x10, [x9, #16]
  4433b8:	cmp	x8, x10
  4433bc:	b.lt	44342c <readlinkat@plt+0x404fc>  // b.tstop
  4433c0:	ldr	x8, [sp, #560]
  4433c4:	ldr	x8, [x8, #120]
  4433c8:	ldr	x9, [sp, #544]
  4433cc:	ldr	x10, [x9, #16]
  4433d0:	add	x8, x8, x10
  4433d4:	mov	x10, xzr
  4433d8:	mul	x8, x10, x8
  4433dc:	subs	x8, x8, #0x1
  4433e0:	cmp	x8, #0x0
  4433e4:	cset	w11, ge  // ge = tcont
  4433e8:	tbnz	w11, #0, 44340c <readlinkat@plt+0x404dc>
  4433ec:	ldr	x8, [sp, #560]
  4433f0:	ldr	x8, [x8, #120]
  4433f4:	ldr	x9, [sp, #544]
  4433f8:	ldr	x10, [x9, #16]
  4433fc:	add	x8, x8, x10
  443400:	mov	x10, #0x8000000000000000    	// #-9223372036854775808
  443404:	cmp	x8, x10
  443408:	b.lt	44342c <readlinkat@plt+0x404fc>  // b.tstop
  44340c:	ldr	x8, [sp, #560]
  443410:	ldr	x8, [x8, #120]
  443414:	ldr	x9, [sp, #544]
  443418:	ldr	x10, [x9, #16]
  44341c:	add	x8, x8, x10
  443420:	mov	x10, #0x7fffffffffffffff    	// #9223372036854775807
  443424:	cmp	x10, x8
  443428:	b.ge	443454 <readlinkat@plt+0x40524>  // b.tcont
  44342c:	mov	w8, #0x1                   	// #1
  443430:	ldr	x9, [sp, #560]
  443434:	ldr	x9, [x9, #120]
  443438:	ldr	x10, [sp, #544]
  44343c:	ldr	x11, [x10, #16]
  443440:	add	x9, x9, x11
  443444:	ldr	x11, [sp, #560]
  443448:	str	x9, [x11, #120]
  44344c:	str	w8, [sp, #92]
  443450:	b	443478 <readlinkat@plt+0x40548>
  443454:	mov	w8, wzr
  443458:	ldr	x9, [sp, #560]
  44345c:	ldr	x9, [x9, #120]
  443460:	ldr	x10, [sp, #544]
  443464:	ldr	x11, [x10, #16]
  443468:	add	x9, x9, x11
  44346c:	ldr	x11, [sp, #560]
  443470:	str	x9, [x11, #120]
  443474:	str	w8, [sp, #92]
  443478:	ldr	w8, [sp, #92]
  44347c:	ldr	w9, [sp, #128]
  443480:	orr	w8, w9, w8
  443484:	ldr	x10, [sp, #544]
  443488:	ldr	x11, [x10, #8]
  44348c:	mov	x12, xzr
  443490:	mul	x11, x12, x11
  443494:	ldr	x13, [sp, #560]
  443498:	ldr	x13, [x13, #112]
  44349c:	add	x11, x11, x13
  4434a0:	mul	x11, x12, x11
  4434a4:	subs	x11, x11, #0x1
  4434a8:	cmp	x11, #0x0
  4434ac:	cset	w14, ge  // ge = tcont
  4434b0:	str	w8, [sp, #88]
  4434b4:	tbnz	w14, #0, 4434fc <readlinkat@plt+0x405cc>
  4434b8:	ldr	x8, [sp, #544]
  4434bc:	ldr	x9, [x8, #8]
  4434c0:	mov	x10, xzr
  4434c4:	mul	x9, x10, x9
  4434c8:	ldr	x11, [sp, #560]
  4434cc:	ldr	x11, [x11, #112]
  4434d0:	add	x9, x9, x11
  4434d4:	mul	x9, x10, x9
  4434d8:	add	x9, x9, #0x1
  4434dc:	lsl	x9, x9, #62
  4434e0:	subs	x9, x9, #0x1
  4434e4:	mov	x10, #0x2                   	// #2
  4434e8:	mul	x9, x9, x10
  4434ec:	add	x9, x9, #0x1
  4434f0:	mvn	x9, x9
  4434f4:	str	x9, [sp, #80]
  4434f8:	b	443524 <readlinkat@plt+0x405f4>
  4434fc:	ldr	x8, [sp, #544]
  443500:	ldr	x9, [x8, #8]
  443504:	mov	x10, xzr
  443508:	mul	x9, x10, x9
  44350c:	ldr	x11, [sp, #560]
  443510:	ldr	x11, [x11, #112]
  443514:	add	x9, x9, x11
  443518:	mul	x9, x10, x9
  44351c:	add	x9, x9, #0x0
  443520:	str	x9, [sp, #80]
  443524:	ldr	x8, [sp, #80]
  443528:	cmp	x8, #0x0
  44352c:	cset	w9, ge  // ge = tcont
  443530:	tbnz	w9, #0, 4436cc <readlinkat@plt+0x4079c>
  443534:	ldr	x8, [sp, #544]
  443538:	ldr	x9, [x8, #8]
  44353c:	cmp	x9, #0x0
  443540:	cset	w10, ge  // ge = tcont
  443544:	tbnz	w10, #0, 443610 <readlinkat@plt+0x406e0>
  443548:	ldr	x8, [sp, #560]
  44354c:	ldr	x8, [x8, #112]
  443550:	ldr	x9, [sp, #544]
  443554:	ldr	x10, [x9, #8]
  443558:	mov	x11, xzr
  44355c:	mul	x10, x11, x10
  443560:	ldr	x12, [sp, #560]
  443564:	ldr	x12, [x12, #112]
  443568:	add	x10, x10, x12
  44356c:	mul	x10, x11, x10
  443570:	subs	x10, x10, #0x1
  443574:	cmp	x10, #0x0
  443578:	cset	w13, ge  // ge = tcont
  44357c:	str	x8, [sp, #72]
  443580:	tbnz	w13, #0, 4435c8 <readlinkat@plt+0x40698>
  443584:	ldr	x8, [sp, #544]
  443588:	ldr	x9, [x8, #8]
  44358c:	mov	x10, xzr
  443590:	mul	x9, x10, x9
  443594:	ldr	x11, [sp, #560]
  443598:	ldr	x11, [x11, #112]
  44359c:	add	x9, x9, x11
  4435a0:	mul	x9, x10, x9
  4435a4:	add	x9, x9, #0x1
  4435a8:	lsl	x9, x9, #62
  4435ac:	subs	x9, x9, #0x1
  4435b0:	mov	x10, #0x2                   	// #2
  4435b4:	mul	x9, x9, x10
  4435b8:	add	x9, x9, #0x1
  4435bc:	mvn	x9, x9
  4435c0:	str	x9, [sp, #64]
  4435c4:	b	4435f0 <readlinkat@plt+0x406c0>
  4435c8:	ldr	x8, [sp, #544]
  4435cc:	ldr	x9, [x8, #8]
  4435d0:	mov	x10, xzr
  4435d4:	mul	x9, x10, x9
  4435d8:	ldr	x11, [sp, #560]
  4435dc:	ldr	x11, [x11, #112]
  4435e0:	add	x9, x9, x11
  4435e4:	mul	x9, x10, x9
  4435e8:	add	x9, x9, #0x0
  4435ec:	str	x9, [sp, #64]
  4435f0:	ldr	x8, [sp, #64]
  4435f4:	ldr	x9, [sp, #544]
  4435f8:	ldr	x10, [x9, #8]
  4435fc:	subs	x8, x8, x10
  443600:	ldr	x10, [sp, #72]
  443604:	cmp	x10, x8
  443608:	b.lt	4437cc <readlinkat@plt+0x4089c>  // b.tstop
  44360c:	b	443760 <readlinkat@plt+0x40830>
  443610:	ldr	x8, [sp, #544]
  443614:	ldr	x9, [x8, #8]
  443618:	mov	x10, xzr
  44361c:	mul	x9, x10, x9
  443620:	ldr	x11, [sp, #560]
  443624:	ldr	x11, [x11, #112]
  443628:	add	x9, x9, x11
  44362c:	mul	x9, x10, x9
  443630:	subs	x9, x9, #0x1
  443634:	cmp	x9, #0x0
  443638:	cset	w12, ge  // ge = tcont
  44363c:	tbnz	w12, #0, 443680 <readlinkat@plt+0x40750>
  443640:	ldr	x8, [sp, #544]
  443644:	ldr	x9, [x8, #8]
  443648:	mov	x10, xzr
  44364c:	mul	x9, x10, x9
  443650:	ldr	x11, [sp, #560]
  443654:	ldr	x11, [x11, #112]
  443658:	add	x9, x9, x11
  44365c:	mul	x9, x10, x9
  443660:	add	x9, x9, #0x1
  443664:	lsl	x9, x9, #62
  443668:	subs	x9, x9, #0x1
  44366c:	mov	x10, #0x2                   	// #2
  443670:	mul	x9, x9, x10
  443674:	add	x9, x9, #0x1
  443678:	str	x9, [sp, #56]
  44367c:	b	4436a8 <readlinkat@plt+0x40778>
  443680:	ldr	x8, [sp, #544]
  443684:	ldr	x9, [x8, #8]
  443688:	mov	x10, xzr
  44368c:	mul	x9, x10, x9
  443690:	ldr	x11, [sp, #560]
  443694:	ldr	x11, [x11, #112]
  443698:	add	x9, x9, x11
  44369c:	mul	x9, x10, x9
  4436a0:	subs	x9, x9, #0x1
  4436a4:	str	x9, [sp, #56]
  4436a8:	ldr	x8, [sp, #56]
  4436ac:	ldr	x9, [sp, #544]
  4436b0:	ldr	x10, [x9, #8]
  4436b4:	subs	x8, x8, x10
  4436b8:	ldr	x10, [sp, #560]
  4436bc:	ldr	x10, [x10, #112]
  4436c0:	cmp	x8, x10
  4436c4:	b.lt	4437cc <readlinkat@plt+0x4089c>  // b.tstop
  4436c8:	b	443760 <readlinkat@plt+0x40830>
  4436cc:	ldr	x8, [sp, #560]
  4436d0:	ldr	x8, [x8, #112]
  4436d4:	cmp	x8, #0x0
  4436d8:	cset	w9, ge  // ge = tcont
  4436dc:	tbnz	w9, #0, 443704 <readlinkat@plt+0x407d4>
  4436e0:	ldr	x8, [sp, #544]
  4436e4:	ldr	x9, [x8, #8]
  4436e8:	ldr	x10, [sp, #560]
  4436ec:	ldr	x10, [x10, #112]
  4436f0:	ldr	x11, [x8, #8]
  4436f4:	add	x10, x10, x11
  4436f8:	cmp	x9, x10
  4436fc:	b.le	4437cc <readlinkat@plt+0x4089c>
  443700:	b	443760 <readlinkat@plt+0x40830>
  443704:	ldr	x8, [sp, #544]
  443708:	ldr	x9, [x8, #8]
  44370c:	cmp	x9, #0x0
  443710:	cset	w10, ge  // ge = tcont
  443714:	tbnz	w10, #0, 443740 <readlinkat@plt+0x40810>
  443718:	ldr	x8, [sp, #560]
  44371c:	ldr	x8, [x8, #112]
  443720:	ldr	x9, [sp, #560]
  443724:	ldr	x9, [x9, #112]
  443728:	ldr	x10, [sp, #544]
  44372c:	ldr	x11, [x10, #8]
  443730:	add	x9, x9, x11
  443734:	cmp	x8, x9
  443738:	b.le	4437cc <readlinkat@plt+0x4089c>
  44373c:	b	443760 <readlinkat@plt+0x40830>
  443740:	ldr	x8, [sp, #560]
  443744:	ldr	x8, [x8, #112]
  443748:	ldr	x9, [sp, #544]
  44374c:	ldr	x10, [x9, #8]
  443750:	add	x8, x8, x10
  443754:	ldr	x10, [x9, #8]
  443758:	cmp	x8, x10
  44375c:	b.lt	4437cc <readlinkat@plt+0x4089c>  // b.tstop
  443760:	ldr	x8, [sp, #560]
  443764:	ldr	x8, [x8, #112]
  443768:	ldr	x9, [sp, #544]
  44376c:	ldr	x10, [x9, #8]
  443770:	add	x8, x8, x10
  443774:	mov	x10, xzr
  443778:	mul	x8, x10, x8
  44377c:	subs	x8, x8, #0x1
  443780:	cmp	x8, #0x0
  443784:	cset	w11, ge  // ge = tcont
  443788:	tbnz	w11, #0, 4437ac <readlinkat@plt+0x4087c>
  44378c:	ldr	x8, [sp, #560]
  443790:	ldr	x8, [x8, #112]
  443794:	ldr	x9, [sp, #544]
  443798:	ldr	x10, [x9, #8]
  44379c:	add	x8, x8, x10
  4437a0:	mov	x10, #0x8000000000000000    	// #-9223372036854775808
  4437a4:	cmp	x8, x10
  4437a8:	b.lt	4437cc <readlinkat@plt+0x4089c>  // b.tstop
  4437ac:	ldr	x8, [sp, #560]
  4437b0:	ldr	x8, [x8, #112]
  4437b4:	ldr	x9, [sp, #544]
  4437b8:	ldr	x10, [x9, #8]
  4437bc:	add	x8, x8, x10
  4437c0:	mov	x10, #0x7fffffffffffffff    	// #9223372036854775807
  4437c4:	cmp	x10, x8
  4437c8:	b.ge	4437f4 <readlinkat@plt+0x408c4>  // b.tcont
  4437cc:	mov	w8, #0x1                   	// #1
  4437d0:	ldr	x9, [sp, #560]
  4437d4:	ldr	x9, [x9, #112]
  4437d8:	ldr	x10, [sp, #544]
  4437dc:	ldr	x11, [x10, #8]
  4437e0:	add	x9, x9, x11
  4437e4:	ldr	x11, [sp, #560]
  4437e8:	str	x9, [x11, #112]
  4437ec:	str	w8, [sp, #52]
  4437f0:	b	443818 <readlinkat@plt+0x408e8>
  4437f4:	mov	w8, wzr
  4437f8:	ldr	x9, [sp, #560]
  4437fc:	ldr	x9, [x9, #112]
  443800:	ldr	x10, [sp, #544]
  443804:	ldr	x11, [x10, #8]
  443808:	add	x9, x9, x11
  44380c:	ldr	x11, [sp, #560]
  443810:	str	x9, [x11, #112]
  443814:	str	w8, [sp, #52]
  443818:	ldr	w8, [sp, #52]
  44381c:	ldr	w9, [sp, #88]
  443820:	orr	w8, w9, w8
  443824:	ldr	x10, [sp, #544]
  443828:	ldr	x11, [x10]
  44382c:	mov	x12, xzr
  443830:	mul	x11, x12, x11
  443834:	ldr	x13, [sp, #560]
  443838:	ldr	x13, [x13, #104]
  44383c:	add	x11, x11, x13
  443840:	mul	x11, x12, x11
  443844:	subs	x11, x11, #0x1
  443848:	cmp	x11, #0x0
  44384c:	cset	w14, ge  // ge = tcont
  443850:	str	w8, [sp, #48]
  443854:	tbnz	w14, #0, 44389c <readlinkat@plt+0x4096c>
  443858:	ldr	x8, [sp, #544]
  44385c:	ldr	x9, [x8]
  443860:	mov	x10, xzr
  443864:	mul	x9, x10, x9
  443868:	ldr	x11, [sp, #560]
  44386c:	ldr	x11, [x11, #104]
  443870:	add	x9, x9, x11
  443874:	mul	x9, x10, x9
  443878:	add	x9, x9, #0x1
  44387c:	lsl	x9, x9, #62
  443880:	subs	x9, x9, #0x1
  443884:	mov	x10, #0x2                   	// #2
  443888:	mul	x9, x9, x10
  44388c:	add	x9, x9, #0x1
  443890:	mvn	x9, x9
  443894:	str	x9, [sp, #40]
  443898:	b	4438c4 <readlinkat@plt+0x40994>
  44389c:	ldr	x8, [sp, #544]
  4438a0:	ldr	x9, [x8]
  4438a4:	mov	x10, xzr
  4438a8:	mul	x9, x10, x9
  4438ac:	ldr	x11, [sp, #560]
  4438b0:	ldr	x11, [x11, #104]
  4438b4:	add	x9, x9, x11
  4438b8:	mul	x9, x10, x9
  4438bc:	add	x9, x9, #0x0
  4438c0:	str	x9, [sp, #40]
  4438c4:	ldr	x8, [sp, #40]
  4438c8:	cmp	x8, #0x0
  4438cc:	cset	w9, ge  // ge = tcont
  4438d0:	tbnz	w9, #0, 443a6c <readlinkat@plt+0x40b3c>
  4438d4:	ldr	x8, [sp, #544]
  4438d8:	ldr	x9, [x8]
  4438dc:	cmp	x9, #0x0
  4438e0:	cset	w10, ge  // ge = tcont
  4438e4:	tbnz	w10, #0, 4439b0 <readlinkat@plt+0x40a80>
  4438e8:	ldr	x8, [sp, #560]
  4438ec:	ldr	x8, [x8, #104]
  4438f0:	ldr	x9, [sp, #544]
  4438f4:	ldr	x10, [x9]
  4438f8:	mov	x11, xzr
  4438fc:	mul	x10, x11, x10
  443900:	ldr	x12, [sp, #560]
  443904:	ldr	x12, [x12, #104]
  443908:	add	x10, x10, x12
  44390c:	mul	x10, x11, x10
  443910:	subs	x10, x10, #0x1
  443914:	cmp	x10, #0x0
  443918:	cset	w13, ge  // ge = tcont
  44391c:	str	x8, [sp, #32]
  443920:	tbnz	w13, #0, 443968 <readlinkat@plt+0x40a38>
  443924:	ldr	x8, [sp, #544]
  443928:	ldr	x9, [x8]
  44392c:	mov	x10, xzr
  443930:	mul	x9, x10, x9
  443934:	ldr	x11, [sp, #560]
  443938:	ldr	x11, [x11, #104]
  44393c:	add	x9, x9, x11
  443940:	mul	x9, x10, x9
  443944:	add	x9, x9, #0x1
  443948:	lsl	x9, x9, #62
  44394c:	subs	x9, x9, #0x1
  443950:	mov	x10, #0x2                   	// #2
  443954:	mul	x9, x9, x10
  443958:	add	x9, x9, #0x1
  44395c:	mvn	x9, x9
  443960:	str	x9, [sp, #24]
  443964:	b	443990 <readlinkat@plt+0x40a60>
  443968:	ldr	x8, [sp, #544]
  44396c:	ldr	x9, [x8]
  443970:	mov	x10, xzr
  443974:	mul	x9, x10, x9
  443978:	ldr	x11, [sp, #560]
  44397c:	ldr	x11, [x11, #104]
  443980:	add	x9, x9, x11
  443984:	mul	x9, x10, x9
  443988:	add	x9, x9, #0x0
  44398c:	str	x9, [sp, #24]
  443990:	ldr	x8, [sp, #24]
  443994:	ldr	x9, [sp, #544]
  443998:	ldr	x10, [x9]
  44399c:	subs	x8, x8, x10
  4439a0:	ldr	x10, [sp, #32]
  4439a4:	cmp	x10, x8
  4439a8:	b.lt	443b6c <readlinkat@plt+0x40c3c>  // b.tstop
  4439ac:	b	443b00 <readlinkat@plt+0x40bd0>
  4439b0:	ldr	x8, [sp, #544]
  4439b4:	ldr	x9, [x8]
  4439b8:	mov	x10, xzr
  4439bc:	mul	x9, x10, x9
  4439c0:	ldr	x11, [sp, #560]
  4439c4:	ldr	x11, [x11, #104]
  4439c8:	add	x9, x9, x11
  4439cc:	mul	x9, x10, x9
  4439d0:	subs	x9, x9, #0x1
  4439d4:	cmp	x9, #0x0
  4439d8:	cset	w12, ge  // ge = tcont
  4439dc:	tbnz	w12, #0, 443a20 <readlinkat@plt+0x40af0>
  4439e0:	ldr	x8, [sp, #544]
  4439e4:	ldr	x9, [x8]
  4439e8:	mov	x10, xzr
  4439ec:	mul	x9, x10, x9
  4439f0:	ldr	x11, [sp, #560]
  4439f4:	ldr	x11, [x11, #104]
  4439f8:	add	x9, x9, x11
  4439fc:	mul	x9, x10, x9
  443a00:	add	x9, x9, #0x1
  443a04:	lsl	x9, x9, #62
  443a08:	subs	x9, x9, #0x1
  443a0c:	mov	x10, #0x2                   	// #2
  443a10:	mul	x9, x9, x10
  443a14:	add	x9, x9, #0x1
  443a18:	str	x9, [sp, #16]
  443a1c:	b	443a48 <readlinkat@plt+0x40b18>
  443a20:	ldr	x8, [sp, #544]
  443a24:	ldr	x9, [x8]
  443a28:	mov	x10, xzr
  443a2c:	mul	x9, x10, x9
  443a30:	ldr	x11, [sp, #560]
  443a34:	ldr	x11, [x11, #104]
  443a38:	add	x9, x9, x11
  443a3c:	mul	x9, x10, x9
  443a40:	subs	x9, x9, #0x1
  443a44:	str	x9, [sp, #16]
  443a48:	ldr	x8, [sp, #16]
  443a4c:	ldr	x9, [sp, #544]
  443a50:	ldr	x10, [x9]
  443a54:	subs	x8, x8, x10
  443a58:	ldr	x10, [sp, #560]
  443a5c:	ldr	x10, [x10, #104]
  443a60:	cmp	x8, x10
  443a64:	b.lt	443b6c <readlinkat@plt+0x40c3c>  // b.tstop
  443a68:	b	443b00 <readlinkat@plt+0x40bd0>
  443a6c:	ldr	x8, [sp, #560]
  443a70:	ldr	x8, [x8, #104]
  443a74:	cmp	x8, #0x0
  443a78:	cset	w9, ge  // ge = tcont
  443a7c:	tbnz	w9, #0, 443aa4 <readlinkat@plt+0x40b74>
  443a80:	ldr	x8, [sp, #544]
  443a84:	ldr	x9, [x8]
  443a88:	ldr	x10, [sp, #560]
  443a8c:	ldr	x10, [x10, #104]
  443a90:	ldr	x11, [x8]
  443a94:	add	x10, x10, x11
  443a98:	cmp	x9, x10
  443a9c:	b.le	443b6c <readlinkat@plt+0x40c3c>
  443aa0:	b	443b00 <readlinkat@plt+0x40bd0>
  443aa4:	ldr	x8, [sp, #544]
  443aa8:	ldr	x9, [x8]
  443aac:	cmp	x9, #0x0
  443ab0:	cset	w10, ge  // ge = tcont
  443ab4:	tbnz	w10, #0, 443ae0 <readlinkat@plt+0x40bb0>
  443ab8:	ldr	x8, [sp, #560]
  443abc:	ldr	x8, [x8, #104]
  443ac0:	ldr	x9, [sp, #560]
  443ac4:	ldr	x9, [x9, #104]
  443ac8:	ldr	x10, [sp, #544]
  443acc:	ldr	x11, [x10]
  443ad0:	add	x9, x9, x11
  443ad4:	cmp	x8, x9
  443ad8:	b.le	443b6c <readlinkat@plt+0x40c3c>
  443adc:	b	443b00 <readlinkat@plt+0x40bd0>
  443ae0:	ldr	x8, [sp, #560]
  443ae4:	ldr	x8, [x8, #104]
  443ae8:	ldr	x9, [sp, #544]
  443aec:	ldr	x10, [x9]
  443af0:	add	x8, x8, x10
  443af4:	ldr	x10, [x9]
  443af8:	cmp	x8, x10
  443afc:	b.lt	443b6c <readlinkat@plt+0x40c3c>  // b.tstop
  443b00:	ldr	x8, [sp, #560]
  443b04:	ldr	x8, [x8, #104]
  443b08:	ldr	x9, [sp, #544]
  443b0c:	ldr	x10, [x9]
  443b10:	add	x8, x8, x10
  443b14:	mov	x10, xzr
  443b18:	mul	x8, x10, x8
  443b1c:	subs	x8, x8, #0x1
  443b20:	cmp	x8, #0x0
  443b24:	cset	w11, ge  // ge = tcont
  443b28:	tbnz	w11, #0, 443b4c <readlinkat@plt+0x40c1c>
  443b2c:	ldr	x8, [sp, #560]
  443b30:	ldr	x8, [x8, #104]
  443b34:	ldr	x9, [sp, #544]
  443b38:	ldr	x10, [x9]
  443b3c:	add	x8, x8, x10
  443b40:	mov	x10, #0x8000000000000000    	// #-9223372036854775808
  443b44:	cmp	x8, x10
  443b48:	b.lt	443b6c <readlinkat@plt+0x40c3c>  // b.tstop
  443b4c:	ldr	x8, [sp, #560]
  443b50:	ldr	x8, [x8, #104]
  443b54:	ldr	x9, [sp, #544]
  443b58:	ldr	x10, [x9]
  443b5c:	add	x8, x8, x10
  443b60:	mov	x10, #0x7fffffffffffffff    	// #9223372036854775807
  443b64:	cmp	x10, x8
  443b68:	b.ge	443b94 <readlinkat@plt+0x40c64>  // b.tcont
  443b6c:	mov	w8, #0x1                   	// #1
  443b70:	ldr	x9, [sp, #560]
  443b74:	ldr	x9, [x9, #104]
  443b78:	ldr	x10, [sp, #544]
  443b7c:	ldr	x11, [x10]
  443b80:	add	x9, x9, x11
  443b84:	ldr	x11, [sp, #560]
  443b88:	str	x9, [x11, #104]
  443b8c:	str	w8, [sp, #12]
  443b90:	b	443bb8 <readlinkat@plt+0x40c88>
  443b94:	mov	w8, wzr
  443b98:	ldr	x9, [sp, #560]
  443b9c:	ldr	x9, [x9, #104]
  443ba0:	ldr	x10, [sp, #544]
  443ba4:	ldr	x11, [x10]
  443ba8:	add	x9, x9, x11
  443bac:	ldr	x11, [sp, #560]
  443bb0:	str	x9, [x11, #104]
  443bb4:	str	w8, [sp, #12]
  443bb8:	ldr	w8, [sp, #12]
  443bbc:	ldr	w9, [sp, #48]
  443bc0:	orr	w8, w9, w8
  443bc4:	cbz	w8, 443bd8 <readlinkat@plt+0x40ca8>
  443bc8:	mov	w8, wzr
  443bcc:	and	w8, w8, #0x1
  443bd0:	strb	w8, [sp, #575]
  443bd4:	b	443bf0 <readlinkat@plt+0x40cc0>
  443bd8:	ldr	x8, [sp, #560]
  443bdc:	mov	w9, #0x1                   	// #1
  443be0:	strb	w9, [x8, #161]
  443be4:	mov	w9, #0x1                   	// #1
  443be8:	and	w9, w9, #0x1
  443bec:	strb	w9, [sp, #575]
  443bf0:	ldrb	w8, [sp, #575]
  443bf4:	and	w0, w8, #0x1
  443bf8:	add	sp, sp, #0x240
  443bfc:	ldr	x29, [sp], #16
  443c00:	ret
  443c04:	sub	sp, sp, #0x150
  443c08:	stp	x29, x30, [sp, #304]
  443c0c:	str	x28, [sp, #320]
  443c10:	add	x29, sp, #0x130
  443c14:	sub	x8, x29, #0x28
  443c18:	str	q7, [sp, #144]
  443c1c:	str	q6, [sp, #128]
  443c20:	str	q5, [sp, #112]
  443c24:	str	q4, [sp, #96]
  443c28:	str	q3, [sp, #80]
  443c2c:	str	q2, [sp, #64]
  443c30:	str	q1, [sp, #48]
  443c34:	str	q0, [sp, #32]
  443c38:	stur	x7, [x29, #-88]
  443c3c:	stur	x6, [x29, #-96]
  443c40:	stur	x5, [x29, #-104]
  443c44:	stur	x4, [x29, #-112]
  443c48:	stur	x3, [x29, #-120]
  443c4c:	stur	x2, [x29, #-128]
  443c50:	stur	x1, [x29, #-136]
  443c54:	stur	x0, [x29, #-8]
  443c58:	adrp	x9, 490000 <renameat2@@Base+0x1c768>
  443c5c:	ldr	x1, [x9, #1328]
  443c60:	adrp	x0, 47e000 <renameat2@@Base+0xa768>
  443c64:	add	x0, x0, #0xa92
  443c68:	str	x8, [sp, #24]
  443c6c:	str	x9, [sp, #16]
  443c70:	bl	402790 <fputs@plt>
  443c74:	mov	w10, #0xffffff80            	// #-128
  443c78:	stur	w10, [x29, #-12]
  443c7c:	mov	w10, #0xffffffc8            	// #-56
  443c80:	stur	w10, [x29, #-16]
  443c84:	add	x8, sp, #0x20
  443c88:	add	x8, x8, #0x80
  443c8c:	stur	x8, [x29, #-24]
  443c90:	sub	x8, x29, #0x88
  443c94:	add	x8, x8, #0x38
  443c98:	stur	x8, [x29, #-32]
  443c9c:	add	x8, x29, #0x20
  443ca0:	stur	x8, [x29, #-40]
  443ca4:	ldr	x8, [sp, #16]
  443ca8:	ldr	x9, [x8, #1328]
  443cac:	ldur	x1, [x29, #-8]
  443cb0:	ldr	x11, [sp, #24]
  443cb4:	ldr	q0, [x11]
  443cb8:	ldr	q1, [x11, #16]
  443cbc:	stur	q1, [x29, #-64]
  443cc0:	stur	q0, [x29, #-80]
  443cc4:	sub	x2, x29, #0x50
  443cc8:	str	w0, [sp, #12]
  443ccc:	mov	x0, x9
  443cd0:	bl	402e10 <vfprintf@plt>
  443cd4:	ldr	x28, [sp, #320]
  443cd8:	ldp	x29, x30, [sp, #304]
  443cdc:	add	sp, sp, #0x150
  443ce0:	ret
  443ce4:	sub	sp, sp, #0x10
  443ce8:	mov	w8, #0x0                   	// #0
  443cec:	str	x0, [sp, #8]
  443cf0:	tbnz	w8, #0, 443d10 <readlinkat@plt+0x40de0>
  443cf4:	ldr	x8, [sp, #8]
  443cf8:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  443cfc:	mov	w10, #0x0                   	// #0
  443d00:	cmp	x9, x8
  443d04:	str	w10, [sp, #4]
  443d08:	b.le	443d2c <readlinkat@plt+0x40dfc>
  443d0c:	b	443d40 <readlinkat@plt+0x40e10>
  443d10:	ldr	x8, [sp, #8]
  443d14:	mov	x9, xzr
  443d18:	cmp	x9, x8
  443d1c:	cset	w10, gt
  443d20:	mov	w11, #0x0                   	// #0
  443d24:	str	w11, [sp, #4]
  443d28:	tbnz	w10, #0, 443d40 <readlinkat@plt+0x40e10>
  443d2c:	ldr	x8, [sp, #8]
  443d30:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  443d34:	cmp	x8, x9
  443d38:	cset	w10, le
  443d3c:	str	w10, [sp, #4]
  443d40:	ldr	w8, [sp, #4]
  443d44:	eor	w8, w8, #0x1
  443d48:	and	w0, w8, #0x1
  443d4c:	add	sp, sp, #0x10
  443d50:	ret
  443d54:	sub	sp, sp, #0x10
  443d58:	str	x0, [sp, #8]
  443d5c:	ldr	x8, [sp, #8]
  443d60:	ldr	x8, [x8, #168]
  443d64:	str	x1, [sp]
  443d68:	cbz	x8, 443dcc <readlinkat@plt+0x40e9c>
  443d6c:	ldr	x8, [sp, #8]
  443d70:	ldr	x8, [x8, #48]
  443d74:	cbnz	x8, 443dcc <readlinkat@plt+0x40e9c>
  443d78:	ldr	x8, [sp, #8]
  443d7c:	ldrb	w9, [x8, #161]
  443d80:	tbnz	w9, #0, 443dcc <readlinkat@plt+0x40e9c>
  443d84:	ldr	x8, [sp, #8]
  443d88:	ldr	x8, [x8, #200]
  443d8c:	cbnz	x8, 443da4 <readlinkat@plt+0x40e74>
  443d90:	ldr	x8, [sp]
  443d94:	ldr	x9, [x8, #16]
  443d98:	mov	x10, #0x2                   	// #2
  443d9c:	cmp	x10, x9
  443da0:	b.ge	443dcc <readlinkat@plt+0x40e9c>  // b.tcont
  443da4:	ldr	x8, [sp, #8]
  443da8:	mov	w9, #0x1                   	// #1
  443dac:	strb	w9, [x8, #216]
  443db0:	ldr	x8, [sp, #8]
  443db4:	ldr	x10, [sp]
  443db8:	ldr	q0, [x10]
  443dbc:	str	q0, [x8, #32]
  443dc0:	ldr	x11, [x10, #16]
  443dc4:	str	x11, [x8, #48]
  443dc8:	b	443edc <readlinkat@plt+0x40fac>
  443dcc:	ldr	x8, [sp]
  443dd0:	ldr	x9, [x8, #16]
  443dd4:	mov	x10, #0x4                   	// #4
  443dd8:	cmp	x10, x9
  443ddc:	b.ge	443e54 <readlinkat@plt+0x40f24>  // b.tcont
  443de0:	ldr	x8, [sp, #8]
  443de4:	ldr	x9, [x8, #168]
  443de8:	add	x9, x9, #0x1
  443dec:	str	x9, [x8, #168]
  443df0:	ldr	x8, [sp]
  443df4:	ldr	x9, [x8, #8]
  443df8:	mov	x10, #0x64                  	// #100
  443dfc:	sdiv	x11, x9, x10
  443e00:	mul	x11, x11, x10
  443e04:	subs	x9, x9, x11
  443e08:	ldr	x11, [sp, #8]
  443e0c:	str	x9, [x11, #64]
  443e10:	ldr	x9, [x8, #8]
  443e14:	sdiv	x9, x9, x10
  443e18:	sdiv	x11, x9, x10
  443e1c:	mul	x10, x11, x10
  443e20:	subs	x9, x9, x10
  443e24:	ldr	x10, [sp, #8]
  443e28:	str	x9, [x10, #56]
  443e2c:	ldr	x9, [x8, #8]
  443e30:	mov	x10, #0x2710                	// #10000
  443e34:	sdiv	x9, x9, x10
  443e38:	ldr	x10, [sp, #8]
  443e3c:	str	x9, [x10, #40]
  443e40:	ldr	x9, [x8, #16]
  443e44:	subs	x9, x9, #0x4
  443e48:	ldr	x10, [sp, #8]
  443e4c:	str	x9, [x10, #48]
  443e50:	b	443edc <readlinkat@plt+0x40fac>
  443e54:	ldr	x8, [sp, #8]
  443e58:	ldr	x9, [x8, #200]
  443e5c:	add	x9, x9, #0x1
  443e60:	str	x9, [x8, #200]
  443e64:	ldr	x8, [sp]
  443e68:	ldr	x9, [x8, #16]
  443e6c:	cmp	x9, #0x2
  443e70:	b.gt	443e90 <readlinkat@plt+0x40f60>
  443e74:	ldr	x8, [sp]
  443e78:	ldr	x9, [x8, #8]
  443e7c:	ldr	x10, [sp, #8]
  443e80:	str	x9, [x10, #72]
  443e84:	ldr	x9, [sp, #8]
  443e88:	str	xzr, [x9, #80]
  443e8c:	b	443ec0 <readlinkat@plt+0x40f90>
  443e90:	ldr	x8, [sp]
  443e94:	ldr	x9, [x8, #8]
  443e98:	mov	x10, #0x64                  	// #100
  443e9c:	sdiv	x9, x9, x10
  443ea0:	ldr	x11, [sp, #8]
  443ea4:	str	x9, [x11, #72]
  443ea8:	ldr	x9, [x8, #8]
  443eac:	sdiv	x11, x9, x10
  443eb0:	mul	x10, x11, x10
  443eb4:	subs	x9, x9, x10
  443eb8:	ldr	x10, [sp, #8]
  443ebc:	str	x9, [x10, #80]
  443ec0:	ldr	x8, [sp, #8]
  443ec4:	str	xzr, [x8, #88]
  443ec8:	ldr	x8, [sp, #8]
  443ecc:	str	xzr, [x8, #96]
  443ed0:	ldr	x8, [sp, #8]
  443ed4:	mov	w9, #0x2                   	// #2
  443ed8:	str	w9, [x8, #28]
  443edc:	add	sp, sp, #0x10
  443ee0:	ret
  443ee4:	sub	sp, sp, #0x10
  443ee8:	mov	w8, wzr
  443eec:	str	x0, [sp, #8]
  443ef0:	str	x1, [sp]
  443ef4:	mov	w0, w8
  443ef8:	add	sp, sp, #0x10
  443efc:	ret
  443f00:	sub	sp, sp, #0x20
  443f04:	str	x0, [sp, #24]
  443f08:	str	w1, [sp, #20]
  443f0c:	str	x2, [sp, #8]
  443f10:	str	x3, [sp]
  443f14:	ldr	x8, [sp, #24]
  443f18:	cbnz	x8, 443f28 <readlinkat@plt+0x40ff8>
  443f1c:	adrp	x8, 47e000 <renameat2@@Base+0xa768>
  443f20:	add	x8, x8, #0xa99
  443f24:	str	x8, [sp, #24]
  443f28:	add	sp, sp, #0x20
  443f2c:	ret
  443f30:	sub	sp, sp, #0x50
  443f34:	stp	x29, x30, [sp, #64]
  443f38:	add	x29, sp, #0x40
  443f3c:	adrp	x8, 47a000 <renameat2@@Base+0x6768>
  443f40:	add	x8, x8, #0x255
  443f44:	stur	x0, [x29, #-16]
  443f48:	stur	x1, [x29, #-24]
  443f4c:	str	x2, [sp, #32]
  443f50:	mov	x0, x8
  443f54:	bl	402e70 <getenv@plt>
  443f58:	str	x0, [sp, #24]
  443f5c:	ldr	x0, [sp, #24]
  443f60:	bl	4753f0 <renameat2@@Base+0x1b58>
  443f64:	str	x0, [sp, #16]
  443f68:	ldr	x8, [sp, #16]
  443f6c:	cbnz	x8, 443f80 <readlinkat@plt+0x41050>
  443f70:	mov	w8, wzr
  443f74:	and	w8, w8, #0x1
  443f78:	sturb	w8, [x29, #-1]
  443f7c:	b	443fc0 <readlinkat@plt+0x41090>
  443f80:	ldur	x0, [x29, #-16]
  443f84:	ldur	x1, [x29, #-24]
  443f88:	ldr	x2, [sp, #32]
  443f8c:	ldr	x4, [sp, #16]
  443f90:	ldr	x5, [sp, #24]
  443f94:	mov	w8, wzr
  443f98:	mov	w3, w8
  443f9c:	bl	443fd4 <readlinkat@plt+0x410a4>
  443fa0:	mov	w8, #0x1                   	// #1
  443fa4:	and	w8, w0, w8
  443fa8:	strb	w8, [sp, #15]
  443fac:	ldr	x0, [sp, #16]
  443fb0:	bl	47552c <renameat2@@Base+0x1c94>
  443fb4:	ldrb	w8, [sp, #15]
  443fb8:	and	w8, w8, #0x1
  443fbc:	sturb	w8, [x29, #-1]
  443fc0:	ldurb	w8, [x29, #-1]
  443fc4:	and	w0, w8, #0x1
  443fc8:	ldp	x29, x30, [sp, #64]
  443fcc:	add	sp, sp, #0x50
  443fd0:	ret
  443fd4:	stp	x29, x30, [sp, #-32]!
  443fd8:	str	x28, [sp, #16]
  443fdc:	mov	x29, sp
  443fe0:	sub	sp, sp, #0x2, lsl #12
  443fe4:	sub	sp, sp, #0xbb0
  443fe8:	add	x8, sp, #0x2, lsl #12
  443fec:	add	x8, x8, #0x7d0
  443ff0:	mov	w9, #0x0                   	// #0
  443ff4:	mov	x10, xzr
  443ff8:	mov	w11, #0x0                   	// #0
  443ffc:	mov	w12, #0x1                   	// #1
  444000:	adrp	x13, 490000 <renameat2@@Base+0x1c768>
  444004:	add	x13, x13, #0x530
  444008:	stur	x0, [x29, #-8]
  44400c:	stur	x1, [x29, #-16]
  444010:	stur	x2, [x29, #-24]
  444014:	stur	w3, [x29, #-28]
  444018:	stur	x4, [x29, #-40]
  44401c:	stur	x5, [x29, #-48]
  444020:	add	x14, sp, #0x1, lsl #12
  444024:	add	x14, x14, #0xa91
  444028:	strb	w9, [x14, #4095]
  44402c:	ldur	x14, [x29, #-16]
  444030:	ldur	x0, [x29, #-16]
  444034:	str	x8, [sp, #9680]
  444038:	str	x10, [sp, #9672]
  44403c:	str	w11, [sp, #9668]
  444040:	str	w12, [sp, #9664]
  444044:	str	x13, [sp, #9656]
  444048:	str	x14, [sp, #9648]
  44404c:	bl	402780 <strlen@plt>
  444050:	ldr	x8, [sp, #9648]
  444054:	add	x10, x8, x0
  444058:	str	x10, [sp, #10888]
  44405c:	ldr	x10, [sp, #9672]
  444060:	str	x10, [sp, #10880]
  444064:	ldur	x13, [x29, #-24]
  444068:	cbnz	x13, 444088 <readlinkat@plt+0x41158>
  44406c:	add	x8, sp, #0x2, lsl #12
  444070:	add	x8, x8, #0xa08
  444074:	mov	x0, x8
  444078:	str	x8, [sp, #9640]
  44407c:	bl	41b8e8 <readlinkat@plt+0x189b8>
  444080:	ldr	x8, [sp, #9640]
  444084:	stur	x8, [x29, #-24]
  444088:	ldur	x8, [x29, #-24]
  44408c:	ldr	x8, [x8]
  444090:	str	x8, [sp, #10752]
  444094:	ldur	x8, [x29, #-24]
  444098:	ldr	x8, [x8, #8]
  44409c:	str	w8, [sp, #10748]
  4440a0:	ldur	x8, [x29, #-16]
  4440a4:	ldrb	w9, [x8]
  4440a8:	add	x8, sp, #0x1, lsl #12
  4440ac:	add	x8, x8, #0x9fc
  4440b0:	strb	w9, [x8, #4095]
  4440b4:	add	x8, sp, #0x1, lsl #12
  4440b8:	add	x8, x8, #0x9fc
  4440bc:	ldrb	w0, [x8, #4095]
  4440c0:	bl	476310 <renameat2@@Base+0x2a78>
  4440c4:	tbnz	w0, #0, 4440cc <readlinkat@plt+0x4119c>
  4440c8:	b	4440dc <readlinkat@plt+0x411ac>
  4440cc:	ldur	x8, [x29, #-16]
  4440d0:	add	x8, x8, #0x1
  4440d4:	stur	x8, [x29, #-16]
  4440d8:	b	4440a0 <readlinkat@plt+0x41170>
  4440dc:	ldur	x8, [x29, #-40]
  4440e0:	str	x8, [sp, #10736]
  4440e4:	ldur	x0, [x29, #-16]
  4440e8:	adrp	x1, 47e000 <renameat2@@Base+0xa768>
  4440ec:	add	x1, x1, #0x1fd
  4440f0:	mov	x2, #0x4                   	// #4
  4440f4:	bl	402a10 <strncmp@plt>
  4440f8:	cbnz	w0, 4442bc <readlinkat@plt+0x4138c>
  4440fc:	ldur	x8, [x29, #-16]
  444100:	add	x8, x8, #0x4
  444104:	str	x8, [sp, #10728]
  444108:	mov	x8, #0x1                   	// #1
  44410c:	str	x8, [sp, #10720]
  444110:	ldr	x8, [sp, #10728]
  444114:	str	x8, [sp, #10712]
  444118:	ldr	x8, [sp, #10712]
  44411c:	ldrb	w9, [x8]
  444120:	cbz	w9, 4442bc <readlinkat@plt+0x4138c>
  444124:	ldr	x8, [sp, #10712]
  444128:	ldrb	w9, [x8]
  44412c:	cmp	w9, #0x5c
  444130:	b.ne	444168 <readlinkat@plt+0x41238>  // b.any
  444134:	ldr	x8, [sp, #10712]
  444138:	add	x8, x8, #0x1
  44413c:	str	x8, [sp, #10712]
  444140:	ldr	x8, [sp, #10712]
  444144:	ldrb	w9, [x8]
  444148:	cmp	w9, #0x5c
  44414c:	b.eq	444164 <readlinkat@plt+0x41234>  // b.none
  444150:	ldr	x8, [sp, #10712]
  444154:	ldrb	w9, [x8]
  444158:	cmp	w9, #0x22
  44415c:	b.eq	444164 <readlinkat@plt+0x41234>  // b.none
  444160:	b	4442bc <readlinkat@plt+0x4138c>
  444164:	b	4442a0 <readlinkat@plt+0x41370>
  444168:	ldr	x8, [sp, #10712]
  44416c:	ldrb	w9, [x8]
  444170:	cmp	w9, #0x22
  444174:	b.ne	4442a0 <readlinkat@plt+0x41370>  // b.any
  444178:	add	x8, sp, #0x2, lsl #12
  44417c:	add	x8, x8, #0xa1c
  444180:	str	x8, [sp, #10696]
  444184:	ldr	x8, [sp, #10720]
  444188:	mov	x9, #0x64                  	// #100
  44418c:	cmp	x9, x8
  444190:	b.ge	4441b4 <readlinkat@plt+0x41284>  // b.tcont
  444194:	ldr	x0, [sp, #10720]
  444198:	bl	402990 <malloc@plt>
  44419c:	str	x0, [sp, #10880]
  4441a0:	ldr	x8, [sp, #10880]
  4441a4:	cbnz	x8, 4441ac <readlinkat@plt+0x4127c>
  4441a8:	b	46cd54 <readlinkat@plt+0x69e24>
  4441ac:	ldr	x8, [sp, #10880]
  4441b0:	str	x8, [sp, #10696]
  4441b4:	ldr	x8, [sp, #10696]
  4441b8:	str	x8, [sp, #10688]
  4441bc:	ldr	x8, [sp, #10728]
  4441c0:	str	x8, [sp, #10712]
  4441c4:	ldr	x8, [sp, #10712]
  4441c8:	ldrb	w9, [x8]
  4441cc:	cmp	w9, #0x22
  4441d0:	b.eq	444220 <readlinkat@plt+0x412f0>  // b.none
  4441d4:	ldr	x8, [sp, #10712]
  4441d8:	ldrb	w9, [x8]
  4441dc:	cmp	w9, #0x5c
  4441e0:	cset	w9, eq  // eq = none
  4441e4:	and	w9, w9, #0x1
  4441e8:	ldr	x8, [sp, #10712]
  4441ec:	mov	w0, w9
  4441f0:	sxtw	x10, w0
  4441f4:	add	x8, x8, x10
  4441f8:	str	x8, [sp, #10712]
  4441fc:	ldrb	w9, [x8]
  444200:	ldr	x8, [sp, #10688]
  444204:	add	x10, x8, #0x1
  444208:	str	x10, [sp, #10688]
  44420c:	strb	w9, [x8]
  444210:	ldr	x8, [sp, #10712]
  444214:	add	x8, x8, #0x1
  444218:	str	x8, [sp, #10712]
  44421c:	b	4441c4 <readlinkat@plt+0x41294>
  444220:	ldr	x8, [sp, #10688]
  444224:	mov	w9, #0x0                   	// #0
  444228:	strb	w9, [x8]
  44422c:	ldr	x0, [sp, #10696]
  444230:	bl	4753f0 <renameat2@@Base+0x1b58>
  444234:	str	x0, [sp, #10704]
  444238:	ldr	x8, [sp, #10704]
  44423c:	cbnz	x8, 444244 <readlinkat@plt+0x41314>
  444240:	b	46cd54 <readlinkat@plt+0x69e24>
  444244:	ldr	x8, [sp, #10704]
  444248:	str	x8, [sp, #10736]
  44424c:	ldr	x8, [sp, #10696]
  444250:	stur	x8, [x29, #-48]
  444254:	ldr	x8, [sp, #10712]
  444258:	add	x8, x8, #0x1
  44425c:	stur	x8, [x29, #-16]
  444260:	ldur	x8, [x29, #-16]
  444264:	ldrb	w9, [x8]
  444268:	add	x8, sp, #0x1, lsl #12
  44426c:	add	x8, x8, #0x9fc
  444270:	strb	w9, [x8, #4095]
  444274:	add	x8, sp, #0x1, lsl #12
  444278:	add	x8, x8, #0x9fc
  44427c:	ldrb	w0, [x8, #4095]
  444280:	bl	476310 <renameat2@@Base+0x2a78>
  444284:	tbnz	w0, #0, 44428c <readlinkat@plt+0x4135c>
  444288:	b	44429c <readlinkat@plt+0x4136c>
  44428c:	ldur	x8, [x29, #-16]
  444290:	add	x8, x8, #0x1
  444294:	stur	x8, [x29, #-16]
  444298:	b	444260 <readlinkat@plt+0x41330>
  44429c:	b	4442bc <readlinkat@plt+0x4138c>
  4442a0:	ldr	x8, [sp, #10712]
  4442a4:	add	x8, x8, #0x1
  4442a8:	str	x8, [sp, #10712]
  4442ac:	ldr	x8, [sp, #10720]
  4442b0:	add	x8, x8, #0x1
  4442b4:	str	x8, [sp, #10720]
  4442b8:	b	444118 <readlinkat@plt+0x411e8>
  4442bc:	ldr	x0, [sp, #10736]
  4442c0:	ldur	x1, [x29, #-24]
  4442c4:	add	x2, sp, #0x2, lsl #12
  4442c8:	add	x2, x2, #0x988
  4442cc:	bl	47557c <renameat2@@Base+0x1ce4>
  4442d0:	cbnz	x0, 4442d8 <readlinkat@plt+0x413a8>
  4442d4:	b	46cd54 <readlinkat@plt+0x69e24>
  4442d8:	ldur	x8, [x29, #-16]
  4442dc:	ldrb	w9, [x8]
  4442e0:	cbnz	w9, 4442f0 <readlinkat@plt+0x413c0>
  4442e4:	adrp	x8, 47b000 <renameat2@@Base+0x7768>
  4442e8:	add	x8, x8, #0xbf7
  4442ec:	stur	x8, [x29, #-16]
  4442f0:	ldur	x8, [x29, #-16]
  4442f4:	add	x9, sp, #0x2, lsl #12
  4442f8:	add	x9, x9, #0x870
  4442fc:	str	x8, [sp, #10352]
  444300:	ldur	w10, [x29, #-28]
  444304:	tst	w10, #0x1
  444308:	cset	w10, ne  // ne = any
  44430c:	and	w10, w10, #0x1
  444310:	strb	w10, [x9, #217]
  444314:	ldr	w10, [sp, #9668]
  444318:	tbnz	w10, #0, 444320 <readlinkat@plt+0x413f0>
  44431c:	b	4448dc <readlinkat@plt+0x419ac>
  444320:	ldr	w8, [sp, #9668]
  444324:	tbnz	w8, #0, 44432c <readlinkat@plt+0x413fc>
  444328:	b	44465c <readlinkat@plt+0x4172c>
  44432c:	ldr	w8, [sp, #10652]
  444330:	lsl	w8, w8, #24
  444334:	asr	w8, w8, #24
  444338:	mov	w9, wzr
  44433c:	add	w8, w8, #0x0
  444340:	mul	w8, w9, w8
  444344:	subs	w8, w8, #0x1
  444348:	cmp	w8, #0x0
  44434c:	cset	w8, ge  // ge = tcont
  444350:	tbnz	w8, #0, 444390 <readlinkat@plt+0x41460>
  444354:	ldr	w8, [sp, #10652]
  444358:	lsl	w8, w8, #24
  44435c:	asr	w8, w8, #24
  444360:	mov	w9, wzr
  444364:	add	w8, w8, #0x0
  444368:	mul	w8, w9, w8
  44436c:	add	w8, w8, #0x1
  444370:	lsl	w8, w8, #30
  444374:	subs	w8, w8, #0x1
  444378:	mov	w9, #0x2                   	// #2
  44437c:	mul	w8, w8, w9
  444380:	add	w8, w8, #0x1
  444384:	mvn	w8, w8
  444388:	str	w8, [sp, #9636]
  44438c:	b	4443b0 <readlinkat@plt+0x41480>
  444390:	ldr	w8, [sp, #10652]
  444394:	lsl	w8, w8, #24
  444398:	asr	w8, w8, #24
  44439c:	mov	w9, wzr
  4443a0:	add	w8, w8, #0x0
  4443a4:	mul	w8, w9, w8
  4443a8:	add	w8, w8, #0x0
  4443ac:	str	w8, [sp, #9636]
  4443b0:	ldr	w8, [sp, #9636]
  4443b4:	cmp	w8, #0x0
  4443b8:	cset	w8, ge  // ge = tcont
  4443bc:	tbnz	w8, #0, 44451c <readlinkat@plt+0x415ec>
  4443c0:	ldr	w8, [sp, #9668]
  4443c4:	tbnz	w8, #0, 4443cc <readlinkat@plt+0x4149c>
  4443c8:	b	44447c <readlinkat@plt+0x4154c>
  4443cc:	ldr	w8, [sp, #10652]
  4443d0:	lsl	w8, w8, #24
  4443d4:	mov	x9, #0x18                  	// #24
  4443d8:	asr	w8, w8, w9
  4443dc:	ldr	w9, [sp, #10652]
  4443e0:	lsl	w9, w9, #24
  4443e4:	asr	w9, w9, #24
  4443e8:	mov	w10, wzr
  4443ec:	add	w9, w9, #0x0
  4443f0:	mul	w9, w10, w9
  4443f4:	subs	w9, w9, #0x1
  4443f8:	cmp	w9, #0x0
  4443fc:	cset	w9, ge  // ge = tcont
  444400:	str	w8, [sp, #9632]
  444404:	tbnz	w9, #0, 444444 <readlinkat@plt+0x41514>
  444408:	ldr	w8, [sp, #10652]
  44440c:	lsl	w8, w8, #24
  444410:	asr	w8, w8, #24
  444414:	mov	w9, wzr
  444418:	add	w8, w8, #0x0
  44441c:	mul	w8, w9, w8
  444420:	add	w8, w8, #0x1
  444424:	lsl	w8, w8, #30
  444428:	subs	w8, w8, #0x1
  44442c:	mov	w9, #0x2                   	// #2
  444430:	mul	w8, w8, w9
  444434:	add	w8, w8, #0x1
  444438:	mvn	w8, w8
  44443c:	str	w8, [sp, #9628]
  444440:	b	444464 <readlinkat@plt+0x41534>
  444444:	ldr	w8, [sp, #10652]
  444448:	lsl	w8, w8, #24
  44444c:	asr	w8, w8, #24
  444450:	mov	w9, wzr
  444454:	add	w8, w8, #0x0
  444458:	mul	w8, w9, w8
  44445c:	add	w8, w8, #0x0
  444460:	str	w8, [sp, #9628]
  444464:	ldr	w8, [sp, #9628]
  444468:	subs	w8, w8, #0x6c
  44446c:	ldr	w9, [sp, #9632]
  444470:	cmp	w9, w8
  444474:	b.lt	444604 <readlinkat@plt+0x416d4>  // b.tstop
  444478:	b	4445a4 <readlinkat@plt+0x41674>
  44447c:	ldr	w8, [sp, #10652]
  444480:	lsl	w8, w8, #24
  444484:	asr	w8, w8, #24
  444488:	mov	w9, wzr
  44448c:	add	w8, w8, #0x0
  444490:	mul	w8, w9, w8
  444494:	subs	w8, w8, #0x1
  444498:	cmp	w8, #0x0
  44449c:	cset	w8, ge  // ge = tcont
  4444a0:	tbnz	w8, #0, 4444dc <readlinkat@plt+0x415ac>
  4444a4:	ldr	w8, [sp, #10652]
  4444a8:	lsl	w8, w8, #24
  4444ac:	asr	w8, w8, #24
  4444b0:	mov	w9, wzr
  4444b4:	add	w8, w8, #0x0
  4444b8:	mul	w8, w9, w8
  4444bc:	add	w8, w8, #0x1
  4444c0:	lsl	w8, w8, #30
  4444c4:	subs	w8, w8, #0x1
  4444c8:	mov	w9, #0x2                   	// #2
  4444cc:	mul	w8, w8, w9
  4444d0:	add	w8, w8, #0x1
  4444d4:	str	w8, [sp, #9624]
  4444d8:	b	4444fc <readlinkat@plt+0x415cc>
  4444dc:	ldr	w8, [sp, #10652]
  4444e0:	lsl	w8, w8, #24
  4444e4:	asr	w8, w8, #24
  4444e8:	mov	w9, wzr
  4444ec:	add	w8, w8, #0x0
  4444f0:	mul	w8, w9, w8
  4444f4:	subs	w8, w8, #0x1
  4444f8:	str	w8, [sp, #9624]
  4444fc:	ldr	w8, [sp, #9624]
  444500:	subs	w8, w8, #0x6c
  444504:	ldr	w9, [sp, #10652]
  444508:	lsl	w9, w9, #24
  44450c:	asr	w9, w9, #24
  444510:	cmp	w8, w9
  444514:	b.lt	444604 <readlinkat@plt+0x416d4>  // b.tstop
  444518:	b	4445a4 <readlinkat@plt+0x41674>
  44451c:	ldr	w8, [sp, #10652]
  444520:	lsl	w8, w8, #24
  444524:	asr	w8, w8, #24
  444528:	cmp	w8, #0x0
  44452c:	cset	w8, ge  // ge = tcont
  444530:	tbnz	w8, #0, 444554 <readlinkat@plt+0x41624>
  444534:	ldr	w8, [sp, #10652]
  444538:	lsl	w8, w8, #24
  44453c:	asr	w8, w8, #24
  444540:	mov	w9, #0x6c                  	// #108
  444544:	add	w8, w8, #0x6c
  444548:	cmp	w9, w8
  44454c:	b.le	444604 <readlinkat@plt+0x416d4>
  444550:	b	4445a4 <readlinkat@plt+0x41674>
  444554:	ldr	w8, [sp, #9668]
  444558:	tbnz	w8, #0, 444560 <readlinkat@plt+0x41630>
  44455c:	b	44458c <readlinkat@plt+0x4165c>
  444560:	ldr	w8, [sp, #10652]
  444564:	lsl	w8, w8, #24
  444568:	mov	x9, #0x18                  	// #24
  44456c:	asr	w8, w8, w9
  444570:	ldr	w9, [sp, #10652]
  444574:	lsl	w9, w9, #24
  444578:	asr	w9, w9, #24
  44457c:	add	w9, w9, #0x6c
  444580:	cmp	w8, w9
  444584:	b.le	444604 <readlinkat@plt+0x416d4>
  444588:	b	4445a4 <readlinkat@plt+0x41674>
  44458c:	ldr	w8, [sp, #10652]
  444590:	lsl	w8, w8, #24
  444594:	asr	w8, w8, #24
  444598:	add	w8, w8, #0x6c
  44459c:	cmp	w8, #0x6c
  4445a0:	b.lt	444604 <readlinkat@plt+0x416d4>  // b.tstop
  4445a4:	ldr	w8, [sp, #10652]
  4445a8:	lsl	w8, w8, #24
  4445ac:	asr	w8, w8, #24
  4445b0:	add	w8, w8, #0x6c
  4445b4:	mov	w9, wzr
  4445b8:	mul	w8, w9, w8
  4445bc:	subs	w8, w8, #0x1
  4445c0:	cmp	w8, #0x0
  4445c4:	cset	w8, ge  // ge = tcont
  4445c8:	tbnz	w8, #0, 4445e8 <readlinkat@plt+0x416b8>
  4445cc:	ldr	w8, [sp, #10652]
  4445d0:	lsl	w8, w8, #24
  4445d4:	asr	w8, w8, #24
  4445d8:	add	w8, w8, #0x6c
  4445dc:	mov	w9, #0xffffff80            	// #-128
  4445e0:	cmp	w8, w9
  4445e4:	b.lt	444604 <readlinkat@plt+0x416d4>  // b.tstop
  4445e8:	ldr	w8, [sp, #10652]
  4445ec:	lsl	w8, w8, #24
  4445f0:	asr	w8, w8, #24
  4445f4:	add	w8, w8, #0x6c
  4445f8:	mov	w9, #0x7f                  	// #127
  4445fc:	cmp	w9, w8
  444600:	b.ge	444630 <readlinkat@plt+0x41700>  // b.tcont
  444604:	ldr	w8, [sp, #10652]
  444608:	lsl	w8, w8, #24
  44460c:	asr	w8, w8, #24
  444610:	add	w8, w8, #0x6c
  444614:	mov	w0, w8
  444618:	lsl	x9, x0, #56
  44461c:	asr	x9, x9, #56
  444620:	str	x9, [sp, #10392]
  444624:	ldr	w8, [sp, #9664]
  444628:	tbnz	w8, #0, 445d90 <readlinkat@plt+0x42e60>
  44462c:	b	445db4 <readlinkat@plt+0x42e84>
  444630:	ldr	w8, [sp, #10652]
  444634:	lsl	w8, w8, #24
  444638:	asr	w8, w8, #24
  44463c:	add	w8, w8, #0x6c
  444640:	mov	w0, w8
  444644:	lsl	x9, x0, #56
  444648:	asr	x9, x9, #56
  44464c:	str	x9, [sp, #10392]
  444650:	ldr	w8, [sp, #9668]
  444654:	tbnz	w8, #0, 445d90 <readlinkat@plt+0x42e60>
  444658:	b	445db4 <readlinkat@plt+0x42e84>
  44465c:	ldr	w8, [sp, #10652]
  444660:	mov	w9, wzr
  444664:	add	w8, w8, #0x0
  444668:	mul	w8, w9, w8
  44466c:	subs	w8, w8, #0x1
  444670:	cmp	w8, #0x0
  444674:	cset	w8, ge  // ge = tcont
  444678:	tbnz	w8, #0, 4446b0 <readlinkat@plt+0x41780>
  44467c:	ldr	w8, [sp, #10652]
  444680:	mov	w9, wzr
  444684:	add	w8, w8, #0x0
  444688:	mul	w8, w9, w8
  44468c:	add	w8, w8, #0x1
  444690:	lsl	w8, w8, #30
  444694:	subs	w8, w8, #0x1
  444698:	mov	w9, #0x2                   	// #2
  44469c:	mul	w8, w8, w9
  4446a0:	add	w8, w8, #0x1
  4446a4:	mvn	w8, w8
  4446a8:	str	w8, [sp, #9620]
  4446ac:	b	4446c8 <readlinkat@plt+0x41798>
  4446b0:	ldr	w8, [sp, #10652]
  4446b4:	mov	w9, wzr
  4446b8:	add	w8, w8, #0x0
  4446bc:	mul	w8, w9, w8
  4446c0:	add	w8, w8, #0x0
  4446c4:	str	w8, [sp, #9620]
  4446c8:	ldr	w8, [sp, #9620]
  4446cc:	cmp	w8, #0x0
  4446d0:	cset	w8, ge  // ge = tcont
  4446d4:	tbnz	w8, #0, 4447f0 <readlinkat@plt+0x418c0>
  4446d8:	ldr	w8, [sp, #9668]
  4446dc:	tbnz	w8, #0, 4446e4 <readlinkat@plt+0x417b4>
  4446e0:	b	444770 <readlinkat@plt+0x41840>
  4446e4:	ldr	w8, [sp, #10652]
  4446e8:	ldr	w9, [sp, #10652]
  4446ec:	mov	w10, wzr
  4446f0:	add	w9, w9, #0x0
  4446f4:	mul	w9, w10, w9
  4446f8:	subs	w9, w9, #0x1
  4446fc:	cmp	w9, #0x0
  444700:	cset	w9, ge  // ge = tcont
  444704:	str	w8, [sp, #9616]
  444708:	tbnz	w9, #0, 444740 <readlinkat@plt+0x41810>
  44470c:	ldr	w8, [sp, #10652]
  444710:	mov	w9, wzr
  444714:	add	w8, w8, #0x0
  444718:	mul	w8, w9, w8
  44471c:	add	w8, w8, #0x1
  444720:	lsl	w8, w8, #30
  444724:	subs	w8, w8, #0x1
  444728:	mov	w9, #0x2                   	// #2
  44472c:	mul	w8, w8, w9
  444730:	add	w8, w8, #0x1
  444734:	mvn	w8, w8
  444738:	str	w8, [sp, #9612]
  44473c:	b	444758 <readlinkat@plt+0x41828>
  444740:	ldr	w8, [sp, #10652]
  444744:	mov	w9, wzr
  444748:	add	w8, w8, #0x0
  44474c:	mul	w8, w9, w8
  444750:	add	w8, w8, #0x0
  444754:	str	w8, [sp, #9612]
  444758:	ldr	w8, [sp, #9612]
  44475c:	subs	w8, w8, #0x76c
  444760:	ldr	w9, [sp, #9616]
  444764:	cmp	w9, w8
  444768:	b.lt	444894 <readlinkat@plt+0x41964>  // b.tstop
  44476c:	b	44484c <readlinkat@plt+0x4191c>
  444770:	ldr	w8, [sp, #10652]
  444774:	mov	w9, wzr
  444778:	add	w8, w8, #0x0
  44477c:	mul	w8, w9, w8
  444780:	subs	w8, w8, #0x1
  444784:	cmp	w8, #0x0
  444788:	cset	w8, ge  // ge = tcont
  44478c:	tbnz	w8, #0, 4447c0 <readlinkat@plt+0x41890>
  444790:	ldr	w8, [sp, #10652]
  444794:	mov	w9, wzr
  444798:	add	w8, w8, #0x0
  44479c:	mul	w8, w9, w8
  4447a0:	add	w8, w8, #0x1
  4447a4:	lsl	w8, w8, #30
  4447a8:	subs	w8, w8, #0x1
  4447ac:	mov	w9, #0x2                   	// #2
  4447b0:	mul	w8, w8, w9
  4447b4:	add	w8, w8, #0x1
  4447b8:	str	w8, [sp, #9608]
  4447bc:	b	4447d8 <readlinkat@plt+0x418a8>
  4447c0:	ldr	w8, [sp, #10652]
  4447c4:	mov	w9, wzr
  4447c8:	add	w8, w8, #0x0
  4447cc:	mul	w8, w9, w8
  4447d0:	subs	w8, w8, #0x1
  4447d4:	str	w8, [sp, #9608]
  4447d8:	ldr	w8, [sp, #9608]
  4447dc:	subs	w8, w8, #0x76c
  4447e0:	ldr	w9, [sp, #10652]
  4447e4:	cmp	w8, w9
  4447e8:	b.lt	444894 <readlinkat@plt+0x41964>  // b.tstop
  4447ec:	b	44484c <readlinkat@plt+0x4191c>
  4447f0:	ldr	w8, [sp, #10652]
  4447f4:	cmp	w8, #0x0
  4447f8:	cset	w8, ge  // ge = tcont
  4447fc:	tbnz	w8, #0, 444818 <readlinkat@plt+0x418e8>
  444800:	ldr	w8, [sp, #10652]
  444804:	mov	w9, #0x76c                 	// #1900
  444808:	add	w8, w8, #0x76c
  44480c:	cmp	w9, w8
  444810:	b.le	444894 <readlinkat@plt+0x41964>
  444814:	b	44484c <readlinkat@plt+0x4191c>
  444818:	ldr	w8, [sp, #9668]
  44481c:	tbnz	w8, #0, 444824 <readlinkat@plt+0x418f4>
  444820:	b	44483c <readlinkat@plt+0x4190c>
  444824:	ldr	w8, [sp, #10652]
  444828:	ldr	w9, [sp, #10652]
  44482c:	add	w9, w9, #0x76c
  444830:	cmp	w8, w9
  444834:	b.le	444894 <readlinkat@plt+0x41964>
  444838:	b	44484c <readlinkat@plt+0x4191c>
  44483c:	ldr	w8, [sp, #10652]
  444840:	add	w8, w8, #0x76c
  444844:	cmp	w8, #0x76c
  444848:	b.lt	444894 <readlinkat@plt+0x41964>  // b.tstop
  44484c:	ldr	w8, [sp, #10652]
  444850:	add	w8, w8, #0x76c
  444854:	mov	w9, wzr
  444858:	mul	w8, w9, w8
  44485c:	subs	w8, w8, #0x1
  444860:	cmp	w8, #0x0
  444864:	cset	w8, ge  // ge = tcont
  444868:	tbnz	w8, #0, 444880 <readlinkat@plt+0x41950>
  44486c:	ldr	w8, [sp, #10652]
  444870:	add	w8, w8, #0x76c
  444874:	mov	w9, #0xffffff80            	// #-128
  444878:	cmp	w8, w9
  44487c:	b.lt	444894 <readlinkat@plt+0x41964>  // b.tstop
  444880:	ldr	w8, [sp, #10652]
  444884:	add	w8, w8, #0x76c
  444888:	mov	w9, #0x7f                  	// #127
  44488c:	cmp	w9, w8
  444890:	b.ge	4448b8 <readlinkat@plt+0x41988>  // b.tcont
  444894:	ldr	w8, [sp, #10652]
  444898:	add	w8, w8, #0x76c
  44489c:	mov	w0, w8
  4448a0:	lsl	x9, x0, #56
  4448a4:	asr	x9, x9, #56
  4448a8:	str	x9, [sp, #10392]
  4448ac:	ldr	w8, [sp, #9664]
  4448b0:	tbnz	w8, #0, 445d90 <readlinkat@plt+0x42e60>
  4448b4:	b	445db4 <readlinkat@plt+0x42e84>
  4448b8:	ldr	w8, [sp, #10652]
  4448bc:	add	w8, w8, #0x76c
  4448c0:	mov	w0, w8
  4448c4:	lsl	x9, x0, #56
  4448c8:	asr	x9, x9, #56
  4448cc:	str	x9, [sp, #10392]
  4448d0:	ldr	w8, [sp, #9668]
  4448d4:	tbnz	w8, #0, 445d90 <readlinkat@plt+0x42e60>
  4448d8:	b	445db4 <readlinkat@plt+0x42e84>
  4448dc:	ldr	w8, [sp, #9668]
  4448e0:	tbnz	w8, #0, 4448e8 <readlinkat@plt+0x419b8>
  4448e4:	b	444ea4 <readlinkat@plt+0x41f74>
  4448e8:	ldr	w8, [sp, #9668]
  4448ec:	tbnz	w8, #0, 4448f4 <readlinkat@plt+0x419c4>
  4448f0:	b	444c24 <readlinkat@plt+0x41cf4>
  4448f4:	ldr	w8, [sp, #10652]
  4448f8:	lsl	w8, w8, #16
  4448fc:	asr	w8, w8, #16
  444900:	mov	w9, wzr
  444904:	add	w8, w8, #0x0
  444908:	mul	w8, w9, w8
  44490c:	subs	w8, w8, #0x1
  444910:	cmp	w8, #0x0
  444914:	cset	w8, ge  // ge = tcont
  444918:	tbnz	w8, #0, 444958 <readlinkat@plt+0x41a28>
  44491c:	ldr	w8, [sp, #10652]
  444920:	lsl	w8, w8, #16
  444924:	asr	w8, w8, #16
  444928:	mov	w9, wzr
  44492c:	add	w8, w8, #0x0
  444930:	mul	w8, w9, w8
  444934:	add	w8, w8, #0x1
  444938:	lsl	w8, w8, #30
  44493c:	subs	w8, w8, #0x1
  444940:	mov	w9, #0x2                   	// #2
  444944:	mul	w8, w8, w9
  444948:	add	w8, w8, #0x1
  44494c:	mvn	w8, w8
  444950:	str	w8, [sp, #9604]
  444954:	b	444978 <readlinkat@plt+0x41a48>
  444958:	ldr	w8, [sp, #10652]
  44495c:	lsl	w8, w8, #16
  444960:	asr	w8, w8, #16
  444964:	mov	w9, wzr
  444968:	add	w8, w8, #0x0
  44496c:	mul	w8, w9, w8
  444970:	add	w8, w8, #0x0
  444974:	str	w8, [sp, #9604]
  444978:	ldr	w8, [sp, #9604]
  44497c:	cmp	w8, #0x0
  444980:	cset	w8, ge  // ge = tcont
  444984:	tbnz	w8, #0, 444ae4 <readlinkat@plt+0x41bb4>
  444988:	ldr	w8, [sp, #9668]
  44498c:	tbnz	w8, #0, 444994 <readlinkat@plt+0x41a64>
  444990:	b	444a44 <readlinkat@plt+0x41b14>
  444994:	ldr	w8, [sp, #10652]
  444998:	lsl	w8, w8, #16
  44499c:	mov	x9, #0x10                  	// #16
  4449a0:	asr	w8, w8, w9
  4449a4:	ldr	w9, [sp, #10652]
  4449a8:	lsl	w9, w9, #16
  4449ac:	asr	w9, w9, #16
  4449b0:	mov	w10, wzr
  4449b4:	add	w9, w9, #0x0
  4449b8:	mul	w9, w10, w9
  4449bc:	subs	w9, w9, #0x1
  4449c0:	cmp	w9, #0x0
  4449c4:	cset	w9, ge  // ge = tcont
  4449c8:	str	w8, [sp, #9600]
  4449cc:	tbnz	w9, #0, 444a0c <readlinkat@plt+0x41adc>
  4449d0:	ldr	w8, [sp, #10652]
  4449d4:	lsl	w8, w8, #16
  4449d8:	asr	w8, w8, #16
  4449dc:	mov	w9, wzr
  4449e0:	add	w8, w8, #0x0
  4449e4:	mul	w8, w9, w8
  4449e8:	add	w8, w8, #0x1
  4449ec:	lsl	w8, w8, #30
  4449f0:	subs	w8, w8, #0x1
  4449f4:	mov	w9, #0x2                   	// #2
  4449f8:	mul	w8, w8, w9
  4449fc:	add	w8, w8, #0x1
  444a00:	mvn	w8, w8
  444a04:	str	w8, [sp, #9596]
  444a08:	b	444a2c <readlinkat@plt+0x41afc>
  444a0c:	ldr	w8, [sp, #10652]
  444a10:	lsl	w8, w8, #16
  444a14:	asr	w8, w8, #16
  444a18:	mov	w9, wzr
  444a1c:	add	w8, w8, #0x0
  444a20:	mul	w8, w9, w8
  444a24:	add	w8, w8, #0x0
  444a28:	str	w8, [sp, #9596]
  444a2c:	ldr	w8, [sp, #9596]
  444a30:	subs	w8, w8, #0x76c
  444a34:	ldr	w9, [sp, #9600]
  444a38:	cmp	w9, w8
  444a3c:	b.lt	444bcc <readlinkat@plt+0x41c9c>  // b.tstop
  444a40:	b	444b6c <readlinkat@plt+0x41c3c>
  444a44:	ldr	w8, [sp, #10652]
  444a48:	lsl	w8, w8, #16
  444a4c:	asr	w8, w8, #16
  444a50:	mov	w9, wzr
  444a54:	add	w8, w8, #0x0
  444a58:	mul	w8, w9, w8
  444a5c:	subs	w8, w8, #0x1
  444a60:	cmp	w8, #0x0
  444a64:	cset	w8, ge  // ge = tcont
  444a68:	tbnz	w8, #0, 444aa4 <readlinkat@plt+0x41b74>
  444a6c:	ldr	w8, [sp, #10652]
  444a70:	lsl	w8, w8, #16
  444a74:	asr	w8, w8, #16
  444a78:	mov	w9, wzr
  444a7c:	add	w8, w8, #0x0
  444a80:	mul	w8, w9, w8
  444a84:	add	w8, w8, #0x1
  444a88:	lsl	w8, w8, #30
  444a8c:	subs	w8, w8, #0x1
  444a90:	mov	w9, #0x2                   	// #2
  444a94:	mul	w8, w8, w9
  444a98:	add	w8, w8, #0x1
  444a9c:	str	w8, [sp, #9592]
  444aa0:	b	444ac4 <readlinkat@plt+0x41b94>
  444aa4:	ldr	w8, [sp, #10652]
  444aa8:	lsl	w8, w8, #16
  444aac:	asr	w8, w8, #16
  444ab0:	mov	w9, wzr
  444ab4:	add	w8, w8, #0x0
  444ab8:	mul	w8, w9, w8
  444abc:	subs	w8, w8, #0x1
  444ac0:	str	w8, [sp, #9592]
  444ac4:	ldr	w8, [sp, #9592]
  444ac8:	subs	w8, w8, #0x76c
  444acc:	ldr	w9, [sp, #10652]
  444ad0:	lsl	w9, w9, #16
  444ad4:	asr	w9, w9, #16
  444ad8:	cmp	w8, w9
  444adc:	b.lt	444bcc <readlinkat@plt+0x41c9c>  // b.tstop
  444ae0:	b	444b6c <readlinkat@plt+0x41c3c>
  444ae4:	ldr	w8, [sp, #10652]
  444ae8:	lsl	w8, w8, #16
  444aec:	asr	w8, w8, #16
  444af0:	cmp	w8, #0x0
  444af4:	cset	w8, ge  // ge = tcont
  444af8:	tbnz	w8, #0, 444b1c <readlinkat@plt+0x41bec>
  444afc:	ldr	w8, [sp, #10652]
  444b00:	lsl	w8, w8, #16
  444b04:	asr	w8, w8, #16
  444b08:	mov	w9, #0x76c                 	// #1900
  444b0c:	add	w8, w8, #0x76c
  444b10:	cmp	w9, w8
  444b14:	b.le	444bcc <readlinkat@plt+0x41c9c>
  444b18:	b	444b6c <readlinkat@plt+0x41c3c>
  444b1c:	ldr	w8, [sp, #9668]
  444b20:	tbnz	w8, #0, 444b28 <readlinkat@plt+0x41bf8>
  444b24:	b	444b54 <readlinkat@plt+0x41c24>
  444b28:	ldr	w8, [sp, #10652]
  444b2c:	lsl	w8, w8, #16
  444b30:	mov	x9, #0x10                  	// #16
  444b34:	asr	w8, w8, w9
  444b38:	ldr	w9, [sp, #10652]
  444b3c:	lsl	w9, w9, #16
  444b40:	asr	w9, w9, #16
  444b44:	add	w9, w9, #0x76c
  444b48:	cmp	w8, w9
  444b4c:	b.le	444bcc <readlinkat@plt+0x41c9c>
  444b50:	b	444b6c <readlinkat@plt+0x41c3c>
  444b54:	ldr	w8, [sp, #10652]
  444b58:	lsl	w8, w8, #16
  444b5c:	asr	w8, w8, #16
  444b60:	add	w8, w8, #0x76c
  444b64:	cmp	w8, #0x76c
  444b68:	b.lt	444bcc <readlinkat@plt+0x41c9c>  // b.tstop
  444b6c:	ldr	w8, [sp, #10652]
  444b70:	lsl	w8, w8, #16
  444b74:	asr	w8, w8, #16
  444b78:	add	w8, w8, #0x76c
  444b7c:	mov	w9, wzr
  444b80:	mul	w8, w9, w8
  444b84:	subs	w8, w8, #0x1
  444b88:	cmp	w8, #0x0
  444b8c:	cset	w8, ge  // ge = tcont
  444b90:	tbnz	w8, #0, 444bb0 <readlinkat@plt+0x41c80>
  444b94:	ldr	w8, [sp, #10652]
  444b98:	lsl	w8, w8, #16
  444b9c:	asr	w8, w8, #16
  444ba0:	add	w8, w8, #0x76c
  444ba4:	mov	w9, #0xffff8000            	// #-32768
  444ba8:	cmp	w8, w9
  444bac:	b.lt	444bcc <readlinkat@plt+0x41c9c>  // b.tstop
  444bb0:	ldr	w8, [sp, #10652]
  444bb4:	lsl	w8, w8, #16
  444bb8:	asr	w8, w8, #16
  444bbc:	add	w8, w8, #0x76c
  444bc0:	mov	w9, #0x7fff                	// #32767
  444bc4:	cmp	w9, w8
  444bc8:	b.ge	444bf8 <readlinkat@plt+0x41cc8>  // b.tcont
  444bcc:	ldr	w8, [sp, #10652]
  444bd0:	lsl	w8, w8, #16
  444bd4:	asr	w8, w8, #16
  444bd8:	add	w8, w8, #0x76c
  444bdc:	mov	w0, w8
  444be0:	lsl	x9, x0, #48
  444be4:	asr	x9, x9, #48
  444be8:	str	x9, [sp, #10392]
  444bec:	ldr	w8, [sp, #9664]
  444bf0:	tbnz	w8, #0, 445d90 <readlinkat@plt+0x42e60>
  444bf4:	b	445db4 <readlinkat@plt+0x42e84>
  444bf8:	ldr	w8, [sp, #10652]
  444bfc:	lsl	w8, w8, #16
  444c00:	asr	w8, w8, #16
  444c04:	add	w8, w8, #0x76c
  444c08:	mov	w0, w8
  444c0c:	lsl	x9, x0, #48
  444c10:	asr	x9, x9, #48
  444c14:	str	x9, [sp, #10392]
  444c18:	ldr	w8, [sp, #9668]
  444c1c:	tbnz	w8, #0, 445d90 <readlinkat@plt+0x42e60>
  444c20:	b	445db4 <readlinkat@plt+0x42e84>
  444c24:	ldr	w8, [sp, #10652]
  444c28:	mov	w9, wzr
  444c2c:	add	w8, w8, #0x0
  444c30:	mul	w8, w9, w8
  444c34:	subs	w8, w8, #0x1
  444c38:	cmp	w8, #0x0
  444c3c:	cset	w8, ge  // ge = tcont
  444c40:	tbnz	w8, #0, 444c78 <readlinkat@plt+0x41d48>
  444c44:	ldr	w8, [sp, #10652]
  444c48:	mov	w9, wzr
  444c4c:	add	w8, w8, #0x0
  444c50:	mul	w8, w9, w8
  444c54:	add	w8, w8, #0x1
  444c58:	lsl	w8, w8, #30
  444c5c:	subs	w8, w8, #0x1
  444c60:	mov	w9, #0x2                   	// #2
  444c64:	mul	w8, w8, w9
  444c68:	add	w8, w8, #0x1
  444c6c:	mvn	w8, w8
  444c70:	str	w8, [sp, #9588]
  444c74:	b	444c90 <readlinkat@plt+0x41d60>
  444c78:	ldr	w8, [sp, #10652]
  444c7c:	mov	w9, wzr
  444c80:	add	w8, w8, #0x0
  444c84:	mul	w8, w9, w8
  444c88:	add	w8, w8, #0x0
  444c8c:	str	w8, [sp, #9588]
  444c90:	ldr	w8, [sp, #9588]
  444c94:	cmp	w8, #0x0
  444c98:	cset	w8, ge  // ge = tcont
  444c9c:	tbnz	w8, #0, 444db8 <readlinkat@plt+0x41e88>
  444ca0:	ldr	w8, [sp, #9668]
  444ca4:	tbnz	w8, #0, 444cac <readlinkat@plt+0x41d7c>
  444ca8:	b	444d38 <readlinkat@plt+0x41e08>
  444cac:	ldr	w8, [sp, #10652]
  444cb0:	ldr	w9, [sp, #10652]
  444cb4:	mov	w10, wzr
  444cb8:	add	w9, w9, #0x0
  444cbc:	mul	w9, w10, w9
  444cc0:	subs	w9, w9, #0x1
  444cc4:	cmp	w9, #0x0
  444cc8:	cset	w9, ge  // ge = tcont
  444ccc:	str	w8, [sp, #9584]
  444cd0:	tbnz	w9, #0, 444d08 <readlinkat@plt+0x41dd8>
  444cd4:	ldr	w8, [sp, #10652]
  444cd8:	mov	w9, wzr
  444cdc:	add	w8, w8, #0x0
  444ce0:	mul	w8, w9, w8
  444ce4:	add	w8, w8, #0x1
  444ce8:	lsl	w8, w8, #30
  444cec:	subs	w8, w8, #0x1
  444cf0:	mov	w9, #0x2                   	// #2
  444cf4:	mul	w8, w8, w9
  444cf8:	add	w8, w8, #0x1
  444cfc:	mvn	w8, w8
  444d00:	str	w8, [sp, #9580]
  444d04:	b	444d20 <readlinkat@plt+0x41df0>
  444d08:	ldr	w8, [sp, #10652]
  444d0c:	mov	w9, wzr
  444d10:	add	w8, w8, #0x0
  444d14:	mul	w8, w9, w8
  444d18:	add	w8, w8, #0x0
  444d1c:	str	w8, [sp, #9580]
  444d20:	ldr	w8, [sp, #9580]
  444d24:	subs	w8, w8, #0x76c
  444d28:	ldr	w9, [sp, #9584]
  444d2c:	cmp	w9, w8
  444d30:	b.lt	444e5c <readlinkat@plt+0x41f2c>  // b.tstop
  444d34:	b	444e14 <readlinkat@plt+0x41ee4>
  444d38:	ldr	w8, [sp, #10652]
  444d3c:	mov	w9, wzr
  444d40:	add	w8, w8, #0x0
  444d44:	mul	w8, w9, w8
  444d48:	subs	w8, w8, #0x1
  444d4c:	cmp	w8, #0x0
  444d50:	cset	w8, ge  // ge = tcont
  444d54:	tbnz	w8, #0, 444d88 <readlinkat@plt+0x41e58>
  444d58:	ldr	w8, [sp, #10652]
  444d5c:	mov	w9, wzr
  444d60:	add	w8, w8, #0x0
  444d64:	mul	w8, w9, w8
  444d68:	add	w8, w8, #0x1
  444d6c:	lsl	w8, w8, #30
  444d70:	subs	w8, w8, #0x1
  444d74:	mov	w9, #0x2                   	// #2
  444d78:	mul	w8, w8, w9
  444d7c:	add	w8, w8, #0x1
  444d80:	str	w8, [sp, #9576]
  444d84:	b	444da0 <readlinkat@plt+0x41e70>
  444d88:	ldr	w8, [sp, #10652]
  444d8c:	mov	w9, wzr
  444d90:	add	w8, w8, #0x0
  444d94:	mul	w8, w9, w8
  444d98:	subs	w8, w8, #0x1
  444d9c:	str	w8, [sp, #9576]
  444da0:	ldr	w8, [sp, #9576]
  444da4:	subs	w8, w8, #0x76c
  444da8:	ldr	w9, [sp, #10652]
  444dac:	cmp	w8, w9
  444db0:	b.lt	444e5c <readlinkat@plt+0x41f2c>  // b.tstop
  444db4:	b	444e14 <readlinkat@plt+0x41ee4>
  444db8:	ldr	w8, [sp, #10652]
  444dbc:	cmp	w8, #0x0
  444dc0:	cset	w8, ge  // ge = tcont
  444dc4:	tbnz	w8, #0, 444de0 <readlinkat@plt+0x41eb0>
  444dc8:	ldr	w8, [sp, #10652]
  444dcc:	mov	w9, #0x76c                 	// #1900
  444dd0:	add	w8, w8, #0x76c
  444dd4:	cmp	w9, w8
  444dd8:	b.le	444e5c <readlinkat@plt+0x41f2c>
  444ddc:	b	444e14 <readlinkat@plt+0x41ee4>
  444de0:	ldr	w8, [sp, #9668]
  444de4:	tbnz	w8, #0, 444dec <readlinkat@plt+0x41ebc>
  444de8:	b	444e04 <readlinkat@plt+0x41ed4>
  444dec:	ldr	w8, [sp, #10652]
  444df0:	ldr	w9, [sp, #10652]
  444df4:	add	w9, w9, #0x76c
  444df8:	cmp	w8, w9
  444dfc:	b.le	444e5c <readlinkat@plt+0x41f2c>
  444e00:	b	444e14 <readlinkat@plt+0x41ee4>
  444e04:	ldr	w8, [sp, #10652]
  444e08:	add	w8, w8, #0x76c
  444e0c:	cmp	w8, #0x76c
  444e10:	b.lt	444e5c <readlinkat@plt+0x41f2c>  // b.tstop
  444e14:	ldr	w8, [sp, #10652]
  444e18:	add	w8, w8, #0x76c
  444e1c:	mov	w9, wzr
  444e20:	mul	w8, w9, w8
  444e24:	subs	w8, w8, #0x1
  444e28:	cmp	w8, #0x0
  444e2c:	cset	w8, ge  // ge = tcont
  444e30:	tbnz	w8, #0, 444e48 <readlinkat@plt+0x41f18>
  444e34:	ldr	w8, [sp, #10652]
  444e38:	add	w8, w8, #0x76c
  444e3c:	mov	w9, #0xffff8000            	// #-32768
  444e40:	cmp	w8, w9
  444e44:	b.lt	444e5c <readlinkat@plt+0x41f2c>  // b.tstop
  444e48:	ldr	w8, [sp, #10652]
  444e4c:	add	w8, w8, #0x76c
  444e50:	mov	w9, #0x7fff                	// #32767
  444e54:	cmp	w9, w8
  444e58:	b.ge	444e80 <readlinkat@plt+0x41f50>  // b.tcont
  444e5c:	ldr	w8, [sp, #10652]
  444e60:	add	w8, w8, #0x76c
  444e64:	mov	w0, w8
  444e68:	lsl	x9, x0, #48
  444e6c:	asr	x9, x9, #48
  444e70:	str	x9, [sp, #10392]
  444e74:	ldr	w8, [sp, #9664]
  444e78:	tbnz	w8, #0, 445d90 <readlinkat@plt+0x42e60>
  444e7c:	b	445db4 <readlinkat@plt+0x42e84>
  444e80:	ldr	w8, [sp, #10652]
  444e84:	add	w8, w8, #0x76c
  444e88:	mov	w0, w8
  444e8c:	lsl	x9, x0, #48
  444e90:	asr	x9, x9, #48
  444e94:	str	x9, [sp, #10392]
  444e98:	ldr	w8, [sp, #9668]
  444e9c:	tbnz	w8, #0, 445d90 <readlinkat@plt+0x42e60>
  444ea0:	b	445db4 <readlinkat@plt+0x42e84>
  444ea4:	ldr	w8, [sp, #9668]
  444ea8:	tbnz	w8, #0, 444eb0 <readlinkat@plt+0x41f80>
  444eac:	b	4453ac <readlinkat@plt+0x4247c>
  444eb0:	ldr	w8, [sp, #9668]
  444eb4:	tbnz	w8, #0, 444ebc <readlinkat@plt+0x41f8c>
  444eb8:	b	445134 <readlinkat@plt+0x42204>
  444ebc:	ldr	w8, [sp, #10652]
  444ec0:	mov	w9, wzr
  444ec4:	add	w8, w8, #0x0
  444ec8:	mul	w8, w9, w8
  444ecc:	subs	w8, w8, #0x1
  444ed0:	cmp	w8, #0x0
  444ed4:	cset	w8, ge  // ge = tcont
  444ed8:	tbnz	w8, #0, 444f10 <readlinkat@plt+0x41fe0>
  444edc:	ldr	w8, [sp, #10652]
  444ee0:	mov	w9, wzr
  444ee4:	add	w8, w8, #0x0
  444ee8:	mul	w8, w9, w8
  444eec:	add	w8, w8, #0x1
  444ef0:	lsl	w8, w8, #30
  444ef4:	subs	w8, w8, #0x1
  444ef8:	mov	w9, #0x2                   	// #2
  444efc:	mul	w8, w8, w9
  444f00:	add	w8, w8, #0x1
  444f04:	mvn	w8, w8
  444f08:	str	w8, [sp, #9572]
  444f0c:	b	444f28 <readlinkat@plt+0x41ff8>
  444f10:	ldr	w8, [sp, #10652]
  444f14:	mov	w9, wzr
  444f18:	add	w8, w8, #0x0
  444f1c:	mul	w8, w9, w8
  444f20:	add	w8, w8, #0x0
  444f24:	str	w8, [sp, #9572]
  444f28:	ldr	w8, [sp, #9572]
  444f2c:	cmp	w8, #0x0
  444f30:	cset	w8, ge  // ge = tcont
  444f34:	tbnz	w8, #0, 445050 <readlinkat@plt+0x42120>
  444f38:	ldr	w8, [sp, #9668]
  444f3c:	tbnz	w8, #0, 444f44 <readlinkat@plt+0x42014>
  444f40:	b	444fd0 <readlinkat@plt+0x420a0>
  444f44:	ldr	w8, [sp, #10652]
  444f48:	ldr	w9, [sp, #10652]
  444f4c:	mov	w10, wzr
  444f50:	add	w9, w9, #0x0
  444f54:	mul	w9, w10, w9
  444f58:	subs	w9, w9, #0x1
  444f5c:	cmp	w9, #0x0
  444f60:	cset	w9, ge  // ge = tcont
  444f64:	str	w8, [sp, #9568]
  444f68:	tbnz	w9, #0, 444fa0 <readlinkat@plt+0x42070>
  444f6c:	ldr	w8, [sp, #10652]
  444f70:	mov	w9, wzr
  444f74:	add	w8, w8, #0x0
  444f78:	mul	w8, w9, w8
  444f7c:	add	w8, w8, #0x1
  444f80:	lsl	w8, w8, #30
  444f84:	subs	w8, w8, #0x1
  444f88:	mov	w9, #0x2                   	// #2
  444f8c:	mul	w8, w8, w9
  444f90:	add	w8, w8, #0x1
  444f94:	mvn	w8, w8
  444f98:	str	w8, [sp, #9564]
  444f9c:	b	444fb8 <readlinkat@plt+0x42088>
  444fa0:	ldr	w8, [sp, #10652]
  444fa4:	mov	w9, wzr
  444fa8:	add	w8, w8, #0x0
  444fac:	mul	w8, w9, w8
  444fb0:	add	w8, w8, #0x0
  444fb4:	str	w8, [sp, #9564]
  444fb8:	ldr	w8, [sp, #9564]
  444fbc:	subs	w8, w8, #0x76c
  444fc0:	ldr	w9, [sp, #9568]
  444fc4:	cmp	w9, w8
  444fc8:	b.lt	4450f4 <readlinkat@plt+0x421c4>  // b.tstop
  444fcc:	b	4450ac <readlinkat@plt+0x4217c>
  444fd0:	ldr	w8, [sp, #10652]
  444fd4:	mov	w9, wzr
  444fd8:	add	w8, w8, #0x0
  444fdc:	mul	w8, w9, w8
  444fe0:	subs	w8, w8, #0x1
  444fe4:	cmp	w8, #0x0
  444fe8:	cset	w8, ge  // ge = tcont
  444fec:	tbnz	w8, #0, 445020 <readlinkat@plt+0x420f0>
  444ff0:	ldr	w8, [sp, #10652]
  444ff4:	mov	w9, wzr
  444ff8:	add	w8, w8, #0x0
  444ffc:	mul	w8, w9, w8
  445000:	add	w8, w8, #0x1
  445004:	lsl	w8, w8, #30
  445008:	subs	w8, w8, #0x1
  44500c:	mov	w9, #0x2                   	// #2
  445010:	mul	w8, w8, w9
  445014:	add	w8, w8, #0x1
  445018:	str	w8, [sp, #9560]
  44501c:	b	445038 <readlinkat@plt+0x42108>
  445020:	ldr	w8, [sp, #10652]
  445024:	mov	w9, wzr
  445028:	add	w8, w8, #0x0
  44502c:	mul	w8, w9, w8
  445030:	subs	w8, w8, #0x1
  445034:	str	w8, [sp, #9560]
  445038:	ldr	w8, [sp, #9560]
  44503c:	subs	w8, w8, #0x76c
  445040:	ldr	w9, [sp, #10652]
  445044:	cmp	w8, w9
  445048:	b.lt	4450f4 <readlinkat@plt+0x421c4>  // b.tstop
  44504c:	b	4450ac <readlinkat@plt+0x4217c>
  445050:	ldr	w8, [sp, #10652]
  445054:	cmp	w8, #0x0
  445058:	cset	w8, ge  // ge = tcont
  44505c:	tbnz	w8, #0, 445078 <readlinkat@plt+0x42148>
  445060:	ldr	w8, [sp, #10652]
  445064:	mov	w9, #0x76c                 	// #1900
  445068:	add	w8, w8, #0x76c
  44506c:	cmp	w9, w8
  445070:	b.le	4450f4 <readlinkat@plt+0x421c4>
  445074:	b	4450ac <readlinkat@plt+0x4217c>
  445078:	ldr	w8, [sp, #9668]
  44507c:	tbnz	w8, #0, 445084 <readlinkat@plt+0x42154>
  445080:	b	44509c <readlinkat@plt+0x4216c>
  445084:	ldr	w8, [sp, #10652]
  445088:	ldr	w9, [sp, #10652]
  44508c:	add	w9, w9, #0x76c
  445090:	cmp	w8, w9
  445094:	b.le	4450f4 <readlinkat@plt+0x421c4>
  445098:	b	4450ac <readlinkat@plt+0x4217c>
  44509c:	ldr	w8, [sp, #10652]
  4450a0:	add	w8, w8, #0x76c
  4450a4:	cmp	w8, #0x76c
  4450a8:	b.lt	4450f4 <readlinkat@plt+0x421c4>  // b.tstop
  4450ac:	ldr	w8, [sp, #10652]
  4450b0:	add	w8, w8, #0x76c
  4450b4:	mov	w9, wzr
  4450b8:	mul	w8, w9, w8
  4450bc:	subs	w8, w8, #0x1
  4450c0:	cmp	w8, #0x0
  4450c4:	cset	w8, ge  // ge = tcont
  4450c8:	tbnz	w8, #0, 4450e0 <readlinkat@plt+0x421b0>
  4450cc:	ldr	w8, [sp, #10652]
  4450d0:	add	w8, w8, #0x76c
  4450d4:	mov	w9, #0x80000000            	// #-2147483648
  4450d8:	cmp	w8, w9
  4450dc:	b.lt	4450f4 <readlinkat@plt+0x421c4>  // b.tstop
  4450e0:	ldr	w8, [sp, #10652]
  4450e4:	add	w8, w8, #0x76c
  4450e8:	mov	w9, #0x7fffffff            	// #2147483647
  4450ec:	cmp	w9, w8
  4450f0:	b.ge	445114 <readlinkat@plt+0x421e4>  // b.tcont
  4450f4:	ldr	w8, [sp, #10652]
  4450f8:	add	w8, w8, #0x76c
  4450fc:	mov	w0, w8
  445100:	sxtw	x9, w0
  445104:	str	x9, [sp, #10392]
  445108:	ldr	w8, [sp, #9664]
  44510c:	tbnz	w8, #0, 445d90 <readlinkat@plt+0x42e60>
  445110:	b	445db4 <readlinkat@plt+0x42e84>
  445114:	ldr	w8, [sp, #10652]
  445118:	add	w8, w8, #0x76c
  44511c:	mov	w0, w8
  445120:	sxtw	x9, w0
  445124:	str	x9, [sp, #10392]
  445128:	ldr	w8, [sp, #9668]
  44512c:	tbnz	w8, #0, 445d90 <readlinkat@plt+0x42e60>
  445130:	b	445db4 <readlinkat@plt+0x42e84>
  445134:	ldr	w8, [sp, #10652]
  445138:	mov	w9, wzr
  44513c:	add	w8, w8, #0x0
  445140:	mul	w8, w9, w8
  445144:	subs	w8, w8, #0x1
  445148:	cmp	w8, #0x0
  44514c:	cset	w8, ge  // ge = tcont
  445150:	tbnz	w8, #0, 445188 <readlinkat@plt+0x42258>
  445154:	ldr	w8, [sp, #10652]
  445158:	mov	w9, wzr
  44515c:	add	w8, w8, #0x0
  445160:	mul	w8, w9, w8
  445164:	add	w8, w8, #0x1
  445168:	lsl	w8, w8, #30
  44516c:	subs	w8, w8, #0x1
  445170:	mov	w9, #0x2                   	// #2
  445174:	mul	w8, w8, w9
  445178:	add	w8, w8, #0x1
  44517c:	mvn	w8, w8
  445180:	str	w8, [sp, #9556]
  445184:	b	4451a0 <readlinkat@plt+0x42270>
  445188:	ldr	w8, [sp, #10652]
  44518c:	mov	w9, wzr
  445190:	add	w8, w8, #0x0
  445194:	mul	w8, w9, w8
  445198:	add	w8, w8, #0x0
  44519c:	str	w8, [sp, #9556]
  4451a0:	ldr	w8, [sp, #9556]
  4451a4:	cmp	w8, #0x0
  4451a8:	cset	w8, ge  // ge = tcont
  4451ac:	tbnz	w8, #0, 4452c8 <readlinkat@plt+0x42398>
  4451b0:	ldr	w8, [sp, #9668]
  4451b4:	tbnz	w8, #0, 4451bc <readlinkat@plt+0x4228c>
  4451b8:	b	445248 <readlinkat@plt+0x42318>
  4451bc:	ldr	w8, [sp, #10652]
  4451c0:	ldr	w9, [sp, #10652]
  4451c4:	mov	w10, wzr
  4451c8:	add	w9, w9, #0x0
  4451cc:	mul	w9, w10, w9
  4451d0:	subs	w9, w9, #0x1
  4451d4:	cmp	w9, #0x0
  4451d8:	cset	w9, ge  // ge = tcont
  4451dc:	str	w8, [sp, #9552]
  4451e0:	tbnz	w9, #0, 445218 <readlinkat@plt+0x422e8>
  4451e4:	ldr	w8, [sp, #10652]
  4451e8:	mov	w9, wzr
  4451ec:	add	w8, w8, #0x0
  4451f0:	mul	w8, w9, w8
  4451f4:	add	w8, w8, #0x1
  4451f8:	lsl	w8, w8, #30
  4451fc:	subs	w8, w8, #0x1
  445200:	mov	w9, #0x2                   	// #2
  445204:	mul	w8, w8, w9
  445208:	add	w8, w8, #0x1
  44520c:	mvn	w8, w8
  445210:	str	w8, [sp, #9548]
  445214:	b	445230 <readlinkat@plt+0x42300>
  445218:	ldr	w8, [sp, #10652]
  44521c:	mov	w9, wzr
  445220:	add	w8, w8, #0x0
  445224:	mul	w8, w9, w8
  445228:	add	w8, w8, #0x0
  44522c:	str	w8, [sp, #9548]
  445230:	ldr	w8, [sp, #9548]
  445234:	subs	w8, w8, #0x76c
  445238:	ldr	w9, [sp, #9552]
  44523c:	cmp	w9, w8
  445240:	b.lt	44536c <readlinkat@plt+0x4243c>  // b.tstop
  445244:	b	445324 <readlinkat@plt+0x423f4>
  445248:	ldr	w8, [sp, #10652]
  44524c:	mov	w9, wzr
  445250:	add	w8, w8, #0x0
  445254:	mul	w8, w9, w8
  445258:	subs	w8, w8, #0x1
  44525c:	cmp	w8, #0x0
  445260:	cset	w8, ge  // ge = tcont
  445264:	tbnz	w8, #0, 445298 <readlinkat@plt+0x42368>
  445268:	ldr	w8, [sp, #10652]
  44526c:	mov	w9, wzr
  445270:	add	w8, w8, #0x0
  445274:	mul	w8, w9, w8
  445278:	add	w8, w8, #0x1
  44527c:	lsl	w8, w8, #30
  445280:	subs	w8, w8, #0x1
  445284:	mov	w9, #0x2                   	// #2
  445288:	mul	w8, w8, w9
  44528c:	add	w8, w8, #0x1
  445290:	str	w8, [sp, #9544]
  445294:	b	4452b0 <readlinkat@plt+0x42380>
  445298:	ldr	w8, [sp, #10652]
  44529c:	mov	w9, wzr
  4452a0:	add	w8, w8, #0x0
  4452a4:	mul	w8, w9, w8
  4452a8:	subs	w8, w8, #0x1
  4452ac:	str	w8, [sp, #9544]
  4452b0:	ldr	w8, [sp, #9544]
  4452b4:	subs	w8, w8, #0x76c
  4452b8:	ldr	w9, [sp, #10652]
  4452bc:	cmp	w8, w9
  4452c0:	b.lt	44536c <readlinkat@plt+0x4243c>  // b.tstop
  4452c4:	b	445324 <readlinkat@plt+0x423f4>
  4452c8:	ldr	w8, [sp, #10652]
  4452cc:	cmp	w8, #0x0
  4452d0:	cset	w8, ge  // ge = tcont
  4452d4:	tbnz	w8, #0, 4452f0 <readlinkat@plt+0x423c0>
  4452d8:	ldr	w8, [sp, #10652]
  4452dc:	mov	w9, #0x76c                 	// #1900
  4452e0:	add	w8, w8, #0x76c
  4452e4:	cmp	w9, w8
  4452e8:	b.le	44536c <readlinkat@plt+0x4243c>
  4452ec:	b	445324 <readlinkat@plt+0x423f4>
  4452f0:	ldr	w8, [sp, #9668]
  4452f4:	tbnz	w8, #0, 4452fc <readlinkat@plt+0x423cc>
  4452f8:	b	445314 <readlinkat@plt+0x423e4>
  4452fc:	ldr	w8, [sp, #10652]
  445300:	ldr	w9, [sp, #10652]
  445304:	add	w9, w9, #0x76c
  445308:	cmp	w8, w9
  44530c:	b.le	44536c <readlinkat@plt+0x4243c>
  445310:	b	445324 <readlinkat@plt+0x423f4>
  445314:	ldr	w8, [sp, #10652]
  445318:	add	w8, w8, #0x76c
  44531c:	cmp	w8, #0x76c
  445320:	b.lt	44536c <readlinkat@plt+0x4243c>  // b.tstop
  445324:	ldr	w8, [sp, #10652]
  445328:	add	w8, w8, #0x76c
  44532c:	mov	w9, wzr
  445330:	mul	w8, w9, w8
  445334:	subs	w8, w8, #0x1
  445338:	cmp	w8, #0x0
  44533c:	cset	w8, ge  // ge = tcont
  445340:	tbnz	w8, #0, 445358 <readlinkat@plt+0x42428>
  445344:	ldr	w8, [sp, #10652]
  445348:	add	w8, w8, #0x76c
  44534c:	mov	w9, #0x80000000            	// #-2147483648
  445350:	cmp	w8, w9
  445354:	b.lt	44536c <readlinkat@plt+0x4243c>  // b.tstop
  445358:	ldr	w8, [sp, #10652]
  44535c:	add	w8, w8, #0x76c
  445360:	mov	w9, #0x7fffffff            	// #2147483647
  445364:	cmp	w9, w8
  445368:	b.ge	44538c <readlinkat@plt+0x4245c>  // b.tcont
  44536c:	ldr	w8, [sp, #10652]
  445370:	add	w8, w8, #0x76c
  445374:	mov	w0, w8
  445378:	sxtw	x9, w0
  44537c:	str	x9, [sp, #10392]
  445380:	ldr	w8, [sp, #9664]
  445384:	tbnz	w8, #0, 445d90 <readlinkat@plt+0x42e60>
  445388:	b	445db4 <readlinkat@plt+0x42e84>
  44538c:	ldr	w8, [sp, #10652]
  445390:	add	w8, w8, #0x76c
  445394:	mov	w0, w8
  445398:	sxtw	x9, w0
  44539c:	str	x9, [sp, #10392]
  4453a0:	ldr	w8, [sp, #9668]
  4453a4:	tbnz	w8, #0, 445d90 <readlinkat@plt+0x42e60>
  4453a8:	b	445db4 <readlinkat@plt+0x42e84>
  4453ac:	ldr	w8, [sp, #9664]
  4453b0:	tbnz	w8, #0, 4453b8 <readlinkat@plt+0x42488>
  4453b4:	b	4458a4 <readlinkat@plt+0x42974>
  4453b8:	ldr	w8, [sp, #9664]
  4453bc:	tbnz	w8, #0, 4453c4 <readlinkat@plt+0x42494>
  4453c0:	b	44562c <readlinkat@plt+0x426fc>
  4453c4:	ldrsw	x8, [sp, #10652]
  4453c8:	mov	x9, xzr
  4453cc:	add	x8, x8, #0x0
  4453d0:	mul	x8, x9, x8
  4453d4:	subs	x8, x8, #0x1
  4453d8:	cmp	x8, #0x0
  4453dc:	cset	w10, ge  // ge = tcont
  4453e0:	tbnz	w10, #0, 445418 <readlinkat@plt+0x424e8>
  4453e4:	ldrsw	x8, [sp, #10652]
  4453e8:	mov	x9, xzr
  4453ec:	add	x8, x8, #0x0
  4453f0:	mul	x8, x9, x8
  4453f4:	add	x8, x8, #0x1
  4453f8:	lsl	x8, x8, #62
  4453fc:	subs	x8, x8, #0x1
  445400:	mov	x9, #0x2                   	// #2
  445404:	mul	x8, x8, x9
  445408:	add	x8, x8, #0x1
  44540c:	mvn	x8, x8
  445410:	str	x8, [sp, #9536]
  445414:	b	445430 <readlinkat@plt+0x42500>
  445418:	ldrsw	x8, [sp, #10652]
  44541c:	mov	x9, xzr
  445420:	add	x8, x8, #0x0
  445424:	mul	x8, x9, x8
  445428:	add	x8, x8, #0x0
  44542c:	str	x8, [sp, #9536]
  445430:	ldr	x8, [sp, #9536]
  445434:	cmp	x8, #0x0
  445438:	cset	w9, ge  // ge = tcont
  44543c:	tbnz	w9, #0, 445558 <readlinkat@plt+0x42628>
  445440:	ldr	w8, [sp, #9668]
  445444:	tbnz	w8, #0, 44544c <readlinkat@plt+0x4251c>
  445448:	b	4454d8 <readlinkat@plt+0x425a8>
  44544c:	ldrsw	x8, [sp, #10652]
  445450:	ldrsw	x9, [sp, #10652]
  445454:	mov	x10, xzr
  445458:	add	x9, x9, #0x0
  44545c:	mul	x9, x10, x9
  445460:	subs	x9, x9, #0x1
  445464:	cmp	x9, #0x0
  445468:	cset	w11, ge  // ge = tcont
  44546c:	str	x8, [sp, #9528]
  445470:	tbnz	w11, #0, 4454a8 <readlinkat@plt+0x42578>
  445474:	ldrsw	x8, [sp, #10652]
  445478:	mov	x9, xzr
  44547c:	add	x8, x8, #0x0
  445480:	mul	x8, x9, x8
  445484:	add	x8, x8, #0x1
  445488:	lsl	x8, x8, #62
  44548c:	subs	x8, x8, #0x1
  445490:	mov	x9, #0x2                   	// #2
  445494:	mul	x8, x8, x9
  445498:	add	x8, x8, #0x1
  44549c:	mvn	x8, x8
  4454a0:	str	x8, [sp, #9520]
  4454a4:	b	4454c0 <readlinkat@plt+0x42590>
  4454a8:	ldrsw	x8, [sp, #10652]
  4454ac:	mov	x9, xzr
  4454b0:	add	x8, x8, #0x0
  4454b4:	mul	x8, x9, x8
  4454b8:	add	x8, x8, #0x0
  4454bc:	str	x8, [sp, #9520]
  4454c0:	ldr	x8, [sp, #9520]
  4454c4:	subs	x8, x8, #0x76c
  4454c8:	ldr	x9, [sp, #9528]
  4454cc:	cmp	x9, x8
  4454d0:	b.lt	4455fc <readlinkat@plt+0x426cc>  // b.tstop
  4454d4:	b	4455b4 <readlinkat@plt+0x42684>
  4454d8:	ldrsw	x8, [sp, #10652]
  4454dc:	mov	x9, xzr
  4454e0:	add	x8, x8, #0x0
  4454e4:	mul	x8, x9, x8
  4454e8:	subs	x8, x8, #0x1
  4454ec:	cmp	x8, #0x0
  4454f0:	cset	w10, ge  // ge = tcont
  4454f4:	tbnz	w10, #0, 445528 <readlinkat@plt+0x425f8>
  4454f8:	ldrsw	x8, [sp, #10652]
  4454fc:	mov	x9, xzr
  445500:	add	x8, x8, #0x0
  445504:	mul	x8, x9, x8
  445508:	add	x8, x8, #0x1
  44550c:	lsl	x8, x8, #62
  445510:	subs	x8, x8, #0x1
  445514:	mov	x9, #0x2                   	// #2
  445518:	mul	x8, x8, x9
  44551c:	add	x8, x8, #0x1
  445520:	str	x8, [sp, #9512]
  445524:	b	445540 <readlinkat@plt+0x42610>
  445528:	ldrsw	x8, [sp, #10652]
  44552c:	mov	x9, xzr
  445530:	add	x8, x8, #0x0
  445534:	mul	x8, x9, x8
  445538:	subs	x8, x8, #0x1
  44553c:	str	x8, [sp, #9512]
  445540:	ldr	x8, [sp, #9512]
  445544:	subs	x8, x8, #0x76c
  445548:	ldrsw	x9, [sp, #10652]
  44554c:	cmp	x8, x9
  445550:	b.lt	4455fc <readlinkat@plt+0x426cc>  // b.tstop
  445554:	b	4455b4 <readlinkat@plt+0x42684>
  445558:	ldrsw	x8, [sp, #10652]
  44555c:	cmp	x8, #0x0
  445560:	cset	w9, ge  // ge = tcont
  445564:	tbnz	w9, #0, 445580 <readlinkat@plt+0x42650>
  445568:	ldrsw	x8, [sp, #10652]
  44556c:	mov	x9, #0x76c                 	// #1900
  445570:	add	x8, x8, #0x76c
  445574:	cmp	x9, x8
  445578:	b.le	4455fc <readlinkat@plt+0x426cc>
  44557c:	b	4455b4 <readlinkat@plt+0x42684>
  445580:	ldr	w8, [sp, #9668]
  445584:	tbnz	w8, #0, 44558c <readlinkat@plt+0x4265c>
  445588:	b	4455a4 <readlinkat@plt+0x42674>
  44558c:	ldrsw	x8, [sp, #10652]
  445590:	ldrsw	x9, [sp, #10652]
  445594:	add	x9, x9, #0x76c
  445598:	cmp	x8, x9
  44559c:	b.le	4455fc <readlinkat@plt+0x426cc>
  4455a0:	b	4455b4 <readlinkat@plt+0x42684>
  4455a4:	ldrsw	x8, [sp, #10652]
  4455a8:	add	x8, x8, #0x76c
  4455ac:	cmp	x8, #0x76c
  4455b0:	b.lt	4455fc <readlinkat@plt+0x426cc>  // b.tstop
  4455b4:	ldrsw	x8, [sp, #10652]
  4455b8:	add	x8, x8, #0x76c
  4455bc:	mov	x9, xzr
  4455c0:	mul	x8, x9, x8
  4455c4:	subs	x8, x8, #0x1
  4455c8:	cmp	x8, #0x0
  4455cc:	cset	w10, ge  // ge = tcont
  4455d0:	tbnz	w10, #0, 4455e8 <readlinkat@plt+0x426b8>
  4455d4:	ldrsw	x8, [sp, #10652]
  4455d8:	add	x8, x8, #0x76c
  4455dc:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  4455e0:	cmp	x8, x9
  4455e4:	b.lt	4455fc <readlinkat@plt+0x426cc>  // b.tstop
  4455e8:	ldrsw	x8, [sp, #10652]
  4455ec:	add	x8, x8, #0x76c
  4455f0:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  4455f4:	cmp	x9, x8
  4455f8:	b.ge	445614 <readlinkat@plt+0x426e4>  // b.tcont
  4455fc:	ldrsw	x8, [sp, #10652]
  445600:	add	x8, x8, #0x76c
  445604:	str	x8, [sp, #10392]
  445608:	ldr	w9, [sp, #9664]
  44560c:	tbnz	w9, #0, 445d90 <readlinkat@plt+0x42e60>
  445610:	b	445db4 <readlinkat@plt+0x42e84>
  445614:	ldrsw	x8, [sp, #10652]
  445618:	add	x8, x8, #0x76c
  44561c:	str	x8, [sp, #10392]
  445620:	ldr	w9, [sp, #9668]
  445624:	tbnz	w9, #0, 445d90 <readlinkat@plt+0x42e60>
  445628:	b	445db4 <readlinkat@plt+0x42e84>
  44562c:	ldr	w8, [sp, #10652]
  445630:	mov	w9, wzr
  445634:	add	w8, w8, #0x0
  445638:	mul	w8, w9, w8
  44563c:	subs	w8, w8, #0x1
  445640:	cmp	w8, #0x0
  445644:	cset	w8, ge  // ge = tcont
  445648:	tbnz	w8, #0, 445680 <readlinkat@plt+0x42750>
  44564c:	ldr	w8, [sp, #10652]
  445650:	mov	w9, wzr
  445654:	add	w8, w8, #0x0
  445658:	mul	w8, w9, w8
  44565c:	add	w8, w8, #0x1
  445660:	lsl	w8, w8, #30
  445664:	subs	w8, w8, #0x1
  445668:	mov	w9, #0x2                   	// #2
  44566c:	mul	w8, w8, w9
  445670:	add	w8, w8, #0x1
  445674:	mvn	w8, w8
  445678:	str	w8, [sp, #9508]
  44567c:	b	445698 <readlinkat@plt+0x42768>
  445680:	ldr	w8, [sp, #10652]
  445684:	mov	w9, wzr
  445688:	add	w8, w8, #0x0
  44568c:	mul	w8, w9, w8
  445690:	add	w8, w8, #0x0
  445694:	str	w8, [sp, #9508]
  445698:	ldr	w8, [sp, #9508]
  44569c:	cmp	w8, #0x0
  4456a0:	cset	w8, ge  // ge = tcont
  4456a4:	tbnz	w8, #0, 4457c0 <readlinkat@plt+0x42890>
  4456a8:	ldr	w8, [sp, #9668]
  4456ac:	tbnz	w8, #0, 4456b4 <readlinkat@plt+0x42784>
  4456b0:	b	445740 <readlinkat@plt+0x42810>
  4456b4:	ldr	w8, [sp, #10652]
  4456b8:	ldr	w9, [sp, #10652]
  4456bc:	mov	w10, wzr
  4456c0:	add	w9, w9, #0x0
  4456c4:	mul	w9, w10, w9
  4456c8:	subs	w9, w9, #0x1
  4456cc:	cmp	w9, #0x0
  4456d0:	cset	w9, ge  // ge = tcont
  4456d4:	str	w8, [sp, #9504]
  4456d8:	tbnz	w9, #0, 445710 <readlinkat@plt+0x427e0>
  4456dc:	ldr	w8, [sp, #10652]
  4456e0:	mov	w9, wzr
  4456e4:	add	w8, w8, #0x0
  4456e8:	mul	w8, w9, w8
  4456ec:	add	w8, w8, #0x1
  4456f0:	lsl	w8, w8, #30
  4456f4:	subs	w8, w8, #0x1
  4456f8:	mov	w9, #0x2                   	// #2
  4456fc:	mul	w8, w8, w9
  445700:	add	w8, w8, #0x1
  445704:	mvn	w8, w8
  445708:	str	w8, [sp, #9500]
  44570c:	b	445728 <readlinkat@plt+0x427f8>
  445710:	ldr	w8, [sp, #10652]
  445714:	mov	w9, wzr
  445718:	add	w8, w8, #0x0
  44571c:	mul	w8, w9, w8
  445720:	add	w8, w8, #0x0
  445724:	str	w8, [sp, #9500]
  445728:	ldr	w8, [sp, #9500]
  44572c:	subs	w8, w8, #0x76c
  445730:	ldr	w9, [sp, #9504]
  445734:	cmp	w9, w8
  445738:	b.lt	445874 <readlinkat@plt+0x42944>  // b.tstop
  44573c:	b	44581c <readlinkat@plt+0x428ec>
  445740:	ldr	w8, [sp, #10652]
  445744:	mov	w9, wzr
  445748:	add	w8, w8, #0x0
  44574c:	mul	w8, w9, w8
  445750:	subs	w8, w8, #0x1
  445754:	cmp	w8, #0x0
  445758:	cset	w8, ge  // ge = tcont
  44575c:	tbnz	w8, #0, 445790 <readlinkat@plt+0x42860>
  445760:	ldr	w8, [sp, #10652]
  445764:	mov	w9, wzr
  445768:	add	w8, w8, #0x0
  44576c:	mul	w8, w9, w8
  445770:	add	w8, w8, #0x1
  445774:	lsl	w8, w8, #30
  445778:	subs	w8, w8, #0x1
  44577c:	mov	w9, #0x2                   	// #2
  445780:	mul	w8, w8, w9
  445784:	add	w8, w8, #0x1
  445788:	str	w8, [sp, #9496]
  44578c:	b	4457a8 <readlinkat@plt+0x42878>
  445790:	ldr	w8, [sp, #10652]
  445794:	mov	w9, wzr
  445798:	add	w8, w8, #0x0
  44579c:	mul	w8, w9, w8
  4457a0:	subs	w8, w8, #0x1
  4457a4:	str	w8, [sp, #9496]
  4457a8:	ldr	w8, [sp, #9496]
  4457ac:	subs	w8, w8, #0x76c
  4457b0:	ldr	w9, [sp, #10652]
  4457b4:	cmp	w8, w9
  4457b8:	b.lt	445874 <readlinkat@plt+0x42944>  // b.tstop
  4457bc:	b	44581c <readlinkat@plt+0x428ec>
  4457c0:	ldr	w8, [sp, #10652]
  4457c4:	cmp	w8, #0x0
  4457c8:	cset	w8, ge  // ge = tcont
  4457cc:	tbnz	w8, #0, 4457e8 <readlinkat@plt+0x428b8>
  4457d0:	ldr	w8, [sp, #10652]
  4457d4:	mov	w9, #0x76c                 	// #1900
  4457d8:	add	w8, w8, #0x76c
  4457dc:	cmp	w9, w8
  4457e0:	b.le	445874 <readlinkat@plt+0x42944>
  4457e4:	b	44581c <readlinkat@plt+0x428ec>
  4457e8:	ldr	w8, [sp, #9668]
  4457ec:	tbnz	w8, #0, 4457f4 <readlinkat@plt+0x428c4>
  4457f0:	b	44580c <readlinkat@plt+0x428dc>
  4457f4:	ldr	w8, [sp, #10652]
  4457f8:	ldr	w9, [sp, #10652]
  4457fc:	add	w9, w9, #0x76c
  445800:	cmp	w8, w9
  445804:	b.le	445874 <readlinkat@plt+0x42944>
  445808:	b	44581c <readlinkat@plt+0x428ec>
  44580c:	ldr	w8, [sp, #10652]
  445810:	add	w8, w8, #0x76c
  445814:	cmp	w8, #0x76c
  445818:	b.lt	445874 <readlinkat@plt+0x42944>  // b.tstop
  44581c:	ldr	w8, [sp, #10652]
  445820:	add	w8, w8, #0x76c
  445824:	mov	w9, wzr
  445828:	mul	w8, w9, w8
  44582c:	subs	w8, w8, #0x1
  445830:	cmp	w8, #0x0
  445834:	cset	w8, ge  // ge = tcont
  445838:	tbnz	w8, #0, 445858 <readlinkat@plt+0x42928>
  44583c:	ldr	w8, [sp, #10652]
  445840:	add	w8, w8, #0x76c
  445844:	mov	w0, w8
  445848:	sxtw	x9, w0
  44584c:	mov	x10, #0x8000000000000000    	// #-9223372036854775808
  445850:	cmp	x9, x10
  445854:	b.lt	445874 <readlinkat@plt+0x42944>  // b.tstop
  445858:	ldr	w8, [sp, #10652]
  44585c:	add	w8, w8, #0x76c
  445860:	mov	w0, w8
  445864:	sxtw	x9, w0
  445868:	mov	x10, #0x7fffffffffffffff    	// #9223372036854775807
  44586c:	cmp	x10, x9
  445870:	b.ge	44588c <readlinkat@plt+0x4295c>  // b.tcont
  445874:	ldrsw	x8, [sp, #10652]
  445878:	add	x8, x8, #0x76c
  44587c:	str	x8, [sp, #10392]
  445880:	ldr	w9, [sp, #9664]
  445884:	tbnz	w9, #0, 445d90 <readlinkat@plt+0x42e60>
  445888:	b	445db4 <readlinkat@plt+0x42e84>
  44588c:	ldrsw	x8, [sp, #10652]
  445890:	add	x8, x8, #0x76c
  445894:	str	x8, [sp, #10392]
  445898:	ldr	w9, [sp, #9668]
  44589c:	tbnz	w9, #0, 445d90 <readlinkat@plt+0x42e60>
  4458a0:	b	445db4 <readlinkat@plt+0x42e84>
  4458a4:	ldr	w8, [sp, #9664]
  4458a8:	tbnz	w8, #0, 4458b0 <readlinkat@plt+0x42980>
  4458ac:	b	445b18 <readlinkat@plt+0x42be8>
  4458b0:	ldrsw	x8, [sp, #10652]
  4458b4:	mov	x9, xzr
  4458b8:	add	x8, x8, #0x0
  4458bc:	mul	x8, x9, x8
  4458c0:	subs	x8, x8, #0x1
  4458c4:	cmp	x8, #0x0
  4458c8:	cset	w10, ge  // ge = tcont
  4458cc:	tbnz	w10, #0, 445904 <readlinkat@plt+0x429d4>
  4458d0:	ldrsw	x8, [sp, #10652]
  4458d4:	mov	x9, xzr
  4458d8:	add	x8, x8, #0x0
  4458dc:	mul	x8, x9, x8
  4458e0:	add	x8, x8, #0x1
  4458e4:	lsl	x8, x8, #62
  4458e8:	subs	x8, x8, #0x1
  4458ec:	mov	x9, #0x2                   	// #2
  4458f0:	mul	x8, x8, x9
  4458f4:	add	x8, x8, #0x1
  4458f8:	mvn	x8, x8
  4458fc:	str	x8, [sp, #9488]
  445900:	b	44591c <readlinkat@plt+0x429ec>
  445904:	ldrsw	x8, [sp, #10652]
  445908:	mov	x9, xzr
  44590c:	add	x8, x8, #0x0
  445910:	mul	x8, x9, x8
  445914:	add	x8, x8, #0x0
  445918:	str	x8, [sp, #9488]
  44591c:	ldr	x8, [sp, #9488]
  445920:	cmp	x8, #0x0
  445924:	cset	w9, ge  // ge = tcont
  445928:	tbnz	w9, #0, 445a44 <readlinkat@plt+0x42b14>
  44592c:	ldr	w8, [sp, #9668]
  445930:	tbnz	w8, #0, 445938 <readlinkat@plt+0x42a08>
  445934:	b	4459c4 <readlinkat@plt+0x42a94>
  445938:	ldrsw	x8, [sp, #10652]
  44593c:	ldrsw	x9, [sp, #10652]
  445940:	mov	x10, xzr
  445944:	add	x9, x9, #0x0
  445948:	mul	x9, x10, x9
  44594c:	subs	x9, x9, #0x1
  445950:	cmp	x9, #0x0
  445954:	cset	w11, ge  // ge = tcont
  445958:	str	x8, [sp, #9480]
  44595c:	tbnz	w11, #0, 445994 <readlinkat@plt+0x42a64>
  445960:	ldrsw	x8, [sp, #10652]
  445964:	mov	x9, xzr
  445968:	add	x8, x8, #0x0
  44596c:	mul	x8, x9, x8
  445970:	add	x8, x8, #0x1
  445974:	lsl	x8, x8, #62
  445978:	subs	x8, x8, #0x1
  44597c:	mov	x9, #0x2                   	// #2
  445980:	mul	x8, x8, x9
  445984:	add	x8, x8, #0x1
  445988:	mvn	x8, x8
  44598c:	str	x8, [sp, #9472]
  445990:	b	4459ac <readlinkat@plt+0x42a7c>
  445994:	ldrsw	x8, [sp, #10652]
  445998:	mov	x9, xzr
  44599c:	add	x8, x8, #0x0
  4459a0:	mul	x8, x9, x8
  4459a4:	add	x8, x8, #0x0
  4459a8:	str	x8, [sp, #9472]
  4459ac:	ldr	x8, [sp, #9472]
  4459b0:	subs	x8, x8, #0x76c
  4459b4:	ldr	x9, [sp, #9480]
  4459b8:	cmp	x9, x8
  4459bc:	b.lt	445ae8 <readlinkat@plt+0x42bb8>  // b.tstop
  4459c0:	b	445aa0 <readlinkat@plt+0x42b70>
  4459c4:	ldrsw	x8, [sp, #10652]
  4459c8:	mov	x9, xzr
  4459cc:	add	x8, x8, #0x0
  4459d0:	mul	x8, x9, x8
  4459d4:	subs	x8, x8, #0x1
  4459d8:	cmp	x8, #0x0
  4459dc:	cset	w10, ge  // ge = tcont
  4459e0:	tbnz	w10, #0, 445a14 <readlinkat@plt+0x42ae4>
  4459e4:	ldrsw	x8, [sp, #10652]
  4459e8:	mov	x9, xzr
  4459ec:	add	x8, x8, #0x0
  4459f0:	mul	x8, x9, x8
  4459f4:	add	x8, x8, #0x1
  4459f8:	lsl	x8, x8, #62
  4459fc:	subs	x8, x8, #0x1
  445a00:	mov	x9, #0x2                   	// #2
  445a04:	mul	x8, x8, x9
  445a08:	add	x8, x8, #0x1
  445a0c:	str	x8, [sp, #9464]
  445a10:	b	445a2c <readlinkat@plt+0x42afc>
  445a14:	ldrsw	x8, [sp, #10652]
  445a18:	mov	x9, xzr
  445a1c:	add	x8, x8, #0x0
  445a20:	mul	x8, x9, x8
  445a24:	subs	x8, x8, #0x1
  445a28:	str	x8, [sp, #9464]
  445a2c:	ldr	x8, [sp, #9464]
  445a30:	subs	x8, x8, #0x76c
  445a34:	ldrsw	x9, [sp, #10652]
  445a38:	cmp	x8, x9
  445a3c:	b.lt	445ae8 <readlinkat@plt+0x42bb8>  // b.tstop
  445a40:	b	445aa0 <readlinkat@plt+0x42b70>
  445a44:	ldrsw	x8, [sp, #10652]
  445a48:	cmp	x8, #0x0
  445a4c:	cset	w9, ge  // ge = tcont
  445a50:	tbnz	w9, #0, 445a6c <readlinkat@plt+0x42b3c>
  445a54:	ldrsw	x8, [sp, #10652]
  445a58:	mov	x9, #0x76c                 	// #1900
  445a5c:	add	x8, x8, #0x76c
  445a60:	cmp	x9, x8
  445a64:	b.le	445ae8 <readlinkat@plt+0x42bb8>
  445a68:	b	445aa0 <readlinkat@plt+0x42b70>
  445a6c:	ldr	w8, [sp, #9668]
  445a70:	tbnz	w8, #0, 445a78 <readlinkat@plt+0x42b48>
  445a74:	b	445a90 <readlinkat@plt+0x42b60>
  445a78:	ldrsw	x8, [sp, #10652]
  445a7c:	ldrsw	x9, [sp, #10652]
  445a80:	add	x9, x9, #0x76c
  445a84:	cmp	x8, x9
  445a88:	b.le	445ae8 <readlinkat@plt+0x42bb8>
  445a8c:	b	445aa0 <readlinkat@plt+0x42b70>
  445a90:	ldrsw	x8, [sp, #10652]
  445a94:	add	x8, x8, #0x76c
  445a98:	cmp	x8, #0x76c
  445a9c:	b.lt	445ae8 <readlinkat@plt+0x42bb8>  // b.tstop
  445aa0:	ldrsw	x8, [sp, #10652]
  445aa4:	add	x8, x8, #0x76c
  445aa8:	mov	x9, xzr
  445aac:	mul	x8, x9, x8
  445ab0:	subs	x8, x8, #0x1
  445ab4:	cmp	x8, #0x0
  445ab8:	cset	w10, ge  // ge = tcont
  445abc:	tbnz	w10, #0, 445ad4 <readlinkat@plt+0x42ba4>
  445ac0:	ldrsw	x8, [sp, #10652]
  445ac4:	add	x8, x8, #0x76c
  445ac8:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  445acc:	cmp	x8, x9
  445ad0:	b.lt	445ae8 <readlinkat@plt+0x42bb8>  // b.tstop
  445ad4:	ldrsw	x8, [sp, #10652]
  445ad8:	add	x8, x8, #0x76c
  445adc:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  445ae0:	cmp	x9, x8
  445ae4:	b.ge	445b00 <readlinkat@plt+0x42bd0>  // b.tcont
  445ae8:	ldrsw	x8, [sp, #10652]
  445aec:	add	x8, x8, #0x76c
  445af0:	str	x8, [sp, #10392]
  445af4:	ldr	w9, [sp, #9664]
  445af8:	tbnz	w9, #0, 445d90 <readlinkat@plt+0x42e60>
  445afc:	b	445db4 <readlinkat@plt+0x42e84>
  445b00:	ldrsw	x8, [sp, #10652]
  445b04:	add	x8, x8, #0x76c
  445b08:	str	x8, [sp, #10392]
  445b0c:	ldr	w9, [sp, #9668]
  445b10:	tbnz	w9, #0, 445d90 <readlinkat@plt+0x42e60>
  445b14:	b	445db4 <readlinkat@plt+0x42e84>
  445b18:	ldr	w8, [sp, #10652]
  445b1c:	mov	w9, wzr
  445b20:	add	w8, w8, #0x0
  445b24:	mul	w8, w9, w8
  445b28:	subs	w8, w8, #0x1
  445b2c:	cmp	w8, #0x0
  445b30:	cset	w8, ge  // ge = tcont
  445b34:	tbnz	w8, #0, 445b6c <readlinkat@plt+0x42c3c>
  445b38:	ldr	w8, [sp, #10652]
  445b3c:	mov	w9, wzr
  445b40:	add	w8, w8, #0x0
  445b44:	mul	w8, w9, w8
  445b48:	add	w8, w8, #0x1
  445b4c:	lsl	w8, w8, #30
  445b50:	subs	w8, w8, #0x1
  445b54:	mov	w9, #0x2                   	// #2
  445b58:	mul	w8, w8, w9
  445b5c:	add	w8, w8, #0x1
  445b60:	mvn	w8, w8
  445b64:	str	w8, [sp, #9460]
  445b68:	b	445b84 <readlinkat@plt+0x42c54>
  445b6c:	ldr	w8, [sp, #10652]
  445b70:	mov	w9, wzr
  445b74:	add	w8, w8, #0x0
  445b78:	mul	w8, w9, w8
  445b7c:	add	w8, w8, #0x0
  445b80:	str	w8, [sp, #9460]
  445b84:	ldr	w8, [sp, #9460]
  445b88:	cmp	w8, #0x0
  445b8c:	cset	w8, ge  // ge = tcont
  445b90:	tbnz	w8, #0, 445cac <readlinkat@plt+0x42d7c>
  445b94:	ldr	w8, [sp, #9668]
  445b98:	tbnz	w8, #0, 445ba0 <readlinkat@plt+0x42c70>
  445b9c:	b	445c2c <readlinkat@plt+0x42cfc>
  445ba0:	ldr	w8, [sp, #10652]
  445ba4:	ldr	w9, [sp, #10652]
  445ba8:	mov	w10, wzr
  445bac:	add	w9, w9, #0x0
  445bb0:	mul	w9, w10, w9
  445bb4:	subs	w9, w9, #0x1
  445bb8:	cmp	w9, #0x0
  445bbc:	cset	w9, ge  // ge = tcont
  445bc0:	str	w8, [sp, #9456]
  445bc4:	tbnz	w9, #0, 445bfc <readlinkat@plt+0x42ccc>
  445bc8:	ldr	w8, [sp, #10652]
  445bcc:	mov	w9, wzr
  445bd0:	add	w8, w8, #0x0
  445bd4:	mul	w8, w9, w8
  445bd8:	add	w8, w8, #0x1
  445bdc:	lsl	w8, w8, #30
  445be0:	subs	w8, w8, #0x1
  445be4:	mov	w9, #0x2                   	// #2
  445be8:	mul	w8, w8, w9
  445bec:	add	w8, w8, #0x1
  445bf0:	mvn	w8, w8
  445bf4:	str	w8, [sp, #9452]
  445bf8:	b	445c14 <readlinkat@plt+0x42ce4>
  445bfc:	ldr	w8, [sp, #10652]
  445c00:	mov	w9, wzr
  445c04:	add	w8, w8, #0x0
  445c08:	mul	w8, w9, w8
  445c0c:	add	w8, w8, #0x0
  445c10:	str	w8, [sp, #9452]
  445c14:	ldr	w8, [sp, #9452]
  445c18:	subs	w8, w8, #0x76c
  445c1c:	ldr	w9, [sp, #9456]
  445c20:	cmp	w9, w8
  445c24:	b.lt	445d60 <readlinkat@plt+0x42e30>  // b.tstop
  445c28:	b	445d08 <readlinkat@plt+0x42dd8>
  445c2c:	ldr	w8, [sp, #10652]
  445c30:	mov	w9, wzr
  445c34:	add	w8, w8, #0x0
  445c38:	mul	w8, w9, w8
  445c3c:	subs	w8, w8, #0x1
  445c40:	cmp	w8, #0x0
  445c44:	cset	w8, ge  // ge = tcont
  445c48:	tbnz	w8, #0, 445c7c <readlinkat@plt+0x42d4c>
  445c4c:	ldr	w8, [sp, #10652]
  445c50:	mov	w9, wzr
  445c54:	add	w8, w8, #0x0
  445c58:	mul	w8, w9, w8
  445c5c:	add	w8, w8, #0x1
  445c60:	lsl	w8, w8, #30
  445c64:	subs	w8, w8, #0x1
  445c68:	mov	w9, #0x2                   	// #2
  445c6c:	mul	w8, w8, w9
  445c70:	add	w8, w8, #0x1
  445c74:	str	w8, [sp, #9448]
  445c78:	b	445c94 <readlinkat@plt+0x42d64>
  445c7c:	ldr	w8, [sp, #10652]
  445c80:	mov	w9, wzr
  445c84:	add	w8, w8, #0x0
  445c88:	mul	w8, w9, w8
  445c8c:	subs	w8, w8, #0x1
  445c90:	str	w8, [sp, #9448]
  445c94:	ldr	w8, [sp, #9448]
  445c98:	subs	w8, w8, #0x76c
  445c9c:	ldr	w9, [sp, #10652]
  445ca0:	cmp	w8, w9
  445ca4:	b.lt	445d60 <readlinkat@plt+0x42e30>  // b.tstop
  445ca8:	b	445d08 <readlinkat@plt+0x42dd8>
  445cac:	ldr	w8, [sp, #10652]
  445cb0:	cmp	w8, #0x0
  445cb4:	cset	w8, ge  // ge = tcont
  445cb8:	tbnz	w8, #0, 445cd4 <readlinkat@plt+0x42da4>
  445cbc:	ldr	w8, [sp, #10652]
  445cc0:	mov	w9, #0x76c                 	// #1900
  445cc4:	add	w8, w8, #0x76c
  445cc8:	cmp	w9, w8
  445ccc:	b.le	445d60 <readlinkat@plt+0x42e30>
  445cd0:	b	445d08 <readlinkat@plt+0x42dd8>
  445cd4:	ldr	w8, [sp, #9668]
  445cd8:	tbnz	w8, #0, 445ce0 <readlinkat@plt+0x42db0>
  445cdc:	b	445cf8 <readlinkat@plt+0x42dc8>
  445ce0:	ldr	w8, [sp, #10652]
  445ce4:	ldr	w9, [sp, #10652]
  445ce8:	add	w9, w9, #0x76c
  445cec:	cmp	w8, w9
  445cf0:	b.le	445d60 <readlinkat@plt+0x42e30>
  445cf4:	b	445d08 <readlinkat@plt+0x42dd8>
  445cf8:	ldr	w8, [sp, #10652]
  445cfc:	add	w8, w8, #0x76c
  445d00:	cmp	w8, #0x76c
  445d04:	b.lt	445d60 <readlinkat@plt+0x42e30>  // b.tstop
  445d08:	ldr	w8, [sp, #10652]
  445d0c:	add	w8, w8, #0x76c
  445d10:	mov	w9, wzr
  445d14:	mul	w8, w9, w8
  445d18:	subs	w8, w8, #0x1
  445d1c:	cmp	w8, #0x0
  445d20:	cset	w8, ge  // ge = tcont
  445d24:	tbnz	w8, #0, 445d44 <readlinkat@plt+0x42e14>
  445d28:	ldr	w8, [sp, #10652]
  445d2c:	add	w8, w8, #0x76c
  445d30:	mov	w0, w8
  445d34:	sxtw	x9, w0
  445d38:	mov	x10, #0x8000000000000000    	// #-9223372036854775808
  445d3c:	cmp	x9, x10
  445d40:	b.lt	445d60 <readlinkat@plt+0x42e30>  // b.tstop
  445d44:	ldr	w8, [sp, #10652]
  445d48:	add	w8, w8, #0x76c
  445d4c:	mov	w0, w8
  445d50:	sxtw	x9, w0
  445d54:	mov	x10, #0x7fffffffffffffff    	// #9223372036854775807
  445d58:	cmp	x10, x9
  445d5c:	b.ge	445d78 <readlinkat@plt+0x42e48>  // b.tcont
  445d60:	ldrsw	x8, [sp, #10652]
  445d64:	add	x8, x8, #0x76c
  445d68:	str	x8, [sp, #10392]
  445d6c:	ldr	w9, [sp, #9664]
  445d70:	tbnz	w9, #0, 445d90 <readlinkat@plt+0x42e60>
  445d74:	b	445db4 <readlinkat@plt+0x42e84>
  445d78:	ldrsw	x8, [sp, #10652]
  445d7c:	add	x8, x8, #0x76c
  445d80:	str	x8, [sp, #10392]
  445d84:	ldr	w9, [sp, #9668]
  445d88:	tbnz	w9, #0, 445d90 <readlinkat@plt+0x42e60>
  445d8c:	b	445db4 <readlinkat@plt+0x42e84>
  445d90:	add	x8, sp, #0x2, lsl #12
  445d94:	add	x8, x8, #0x870
  445d98:	ldrb	w9, [x8, #217]
  445d9c:	tbnz	w9, #0, 445da4 <readlinkat@plt+0x42e74>
  445da0:	b	445db0 <readlinkat@plt+0x42e80>
  445da4:	adrp	x0, 47e000 <renameat2@@Base+0xa768>
  445da8:	add	x0, x0, #0x202
  445dac:	bl	443c04 <readlinkat@plt+0x40cd4>
  445db0:	b	46cd54 <readlinkat@plt+0x69e24>
  445db4:	add	x8, sp, #0x2, lsl #12
  445db8:	add	x8, x8, #0x870
  445dbc:	mov	x9, xzr
  445dc0:	str	xzr, [sp, #10400]
  445dc4:	add	x10, sp, #0x2, lsl #12
  445dc8:	add	x10, x10, #0x988
  445dcc:	ldr	w11, [sp, #10648]
  445dd0:	mov	w12, #0x1                   	// #1
  445dd4:	add	w11, w11, #0x1
  445dd8:	mov	w0, w11
  445ddc:	sxtw	x13, w0
  445de0:	str	x13, [sp, #10408]
  445de4:	ldrsw	x13, [sp, #10644]
  445de8:	str	x13, [sp, #10416]
  445dec:	ldrsw	x13, [sp, #10640]
  445df0:	str	x13, [sp, #10424]
  445df4:	ldrsw	x13, [sp, #10636]
  445df8:	str	x13, [sp, #10432]
  445dfc:	ldrsw	x13, [sp, #10632]
  445e00:	str	x13, [sp, #10440]
  445e04:	ldrsw	x13, [sp, #10748]
  445e08:	str	x13, [sp, #10448]
  445e0c:	ldr	w11, [sp, #10664]
  445e10:	stur	w11, [x29, #-72]
  445e14:	mov	w11, #0x2                   	// #2
  445e18:	str	w11, [sp, #10380]
  445e1c:	add	x0, x8, #0x68
  445e20:	add	x1, sp, #0x2, lsl #12
  445e24:	add	x1, x1, #0x838
  445e28:	str	xzr, [sp, #10296]
  445e2c:	str	xzr, [sp, #10304]
  445e30:	str	xzr, [sp, #10312]
  445e34:	str	xzr, [sp, #10320]
  445e38:	str	xzr, [sp, #10328]
  445e3c:	str	xzr, [sp, #10336]
  445e40:	str	wzr, [sp, #10344]
  445e44:	mov	x2, #0x38                  	// #56
  445e48:	str	x8, [sp, #9440]
  445e4c:	str	x9, [sp, #9432]
  445e50:	str	x10, [sp, #9424]
  445e54:	str	w12, [sp, #9420]
  445e58:	bl	402760 <memcpy@plt>
  445e5c:	mov	w11, #0x0                   	// #0
  445e60:	ldr	x8, [sp, #9440]
  445e64:	strb	w11, [x8, #160]
  445e68:	strb	w11, [x8, #161]
  445e6c:	str	xzr, [sp, #10520]
  445e70:	str	xzr, [sp, #10528]
  445e74:	str	xzr, [sp, #10552]
  445e78:	str	xzr, [sp, #10536]
  445e7c:	str	xzr, [sp, #10544]
  445e80:	str	xzr, [sp, #10560]
  445e84:	strb	w11, [x8, #216]
  445e88:	strb	w11, [x8, #218]
  445e8c:	strb	w11, [x8, #219]
  445e90:	strb	w11, [x8, #221]
  445e94:	strb	w11, [x8, #220]
  445e98:	strb	w11, [x8, #222]
  445e9c:	strb	w11, [x8, #223]
  445ea0:	strb	w11, [x8, #224]
  445ea4:	ldr	x9, [sp, #9424]
  445ea8:	ldr	x10, [x9, #48]
  445eac:	str	x10, [x8, #232]
  445eb0:	mov	w11, #0x10d                 	// #269
  445eb4:	str	w11, [sp, #10592]
  445eb8:	ldr	w11, [sp, #10664]
  445ebc:	str	w11, [sp, #10596]
  445ec0:	ldr	x10, [sp, #9432]
  445ec4:	str	x10, [x8, #248]
  445ec8:	ldr	w11, [sp, #9420]
  445ecc:	str	w11, [sp, #10292]
  445ed0:	ldr	w8, [sp, #10292]
  445ed4:	cmp	w8, #0x3
  445ed8:	b.gt	448bd4 <readlinkat@plt+0x45ca4>
  445edc:	ldr	w8, [sp, #9668]
  445ee0:	tbnz	w8, #0, 445ee8 <readlinkat@plt+0x42fb8>
  445ee4:	b	446870 <readlinkat@plt+0x43940>
  445ee8:	ldr	w8, [sp, #9668]
  445eec:	tbnz	w8, #0, 445ef4 <readlinkat@plt+0x42fc4>
  445ef0:	b	44643c <readlinkat@plt+0x4350c>
  445ef4:	ldr	w8, [sp, #10292]
  445ef8:	mov	w9, #0xa700                	// #42752
  445efc:	movk	w9, #0x76, lsl #16
  445f00:	mul	w8, w8, w9
  445f04:	lsl	w8, w8, #24
  445f08:	mov	x10, #0x18                  	// #24
  445f0c:	asr	w8, w8, w10
  445f10:	mov	w9, wzr
  445f14:	mul	w8, w9, w8
  445f18:	ldr	x11, [sp, #10752]
  445f1c:	lsl	w10, w11, #24
  445f20:	add	w8, w8, w10, asr #24
  445f24:	mul	w8, w9, w8
  445f28:	subs	w8, w8, #0x1
  445f2c:	cmp	w8, #0x0
  445f30:	cset	w8, ge  // ge = tcont
  445f34:	tbnz	w8, #0, 445f90 <readlinkat@plt+0x43060>
  445f38:	ldr	w8, [sp, #10292]
  445f3c:	mov	w9, #0xa700                	// #42752
  445f40:	movk	w9, #0x76, lsl #16
  445f44:	mul	w8, w8, w9
  445f48:	lsl	w8, w8, #24
  445f4c:	mov	x10, #0x18                  	// #24
  445f50:	asr	w8, w8, w10
  445f54:	mov	w9, wzr
  445f58:	mul	w8, w9, w8
  445f5c:	ldr	x11, [sp, #10752]
  445f60:	lsl	w10, w11, #24
  445f64:	add	w8, w8, w10, asr #24
  445f68:	mul	w8, w9, w8
  445f6c:	add	w8, w8, #0x1
  445f70:	lsl	w8, w8, #30
  445f74:	subs	w8, w8, #0x1
  445f78:	mov	w9, #0x2                   	// #2
  445f7c:	mul	w8, w8, w9
  445f80:	add	w8, w8, #0x1
  445f84:	mvn	w8, w8
  445f88:	str	w8, [sp, #9416]
  445f8c:	b	445fcc <readlinkat@plt+0x4309c>
  445f90:	ldr	w8, [sp, #10292]
  445f94:	mov	w9, #0xa700                	// #42752
  445f98:	movk	w9, #0x76, lsl #16
  445f9c:	mul	w8, w8, w9
  445fa0:	lsl	w8, w8, #24
  445fa4:	mov	x10, #0x18                  	// #24
  445fa8:	asr	w8, w8, w10
  445fac:	mov	w9, wzr
  445fb0:	mul	w8, w9, w8
  445fb4:	ldr	x11, [sp, #10752]
  445fb8:	lsl	w10, w11, #24
  445fbc:	add	w8, w8, w10, asr #24
  445fc0:	mul	w8, w9, w8
  445fc4:	add	w8, w8, #0x0
  445fc8:	str	w8, [sp, #9416]
  445fcc:	ldr	w8, [sp, #9416]
  445fd0:	cmp	w8, #0x0
  445fd4:	cset	w8, ge  // ge = tcont
  445fd8:	tbnz	w8, #0, 446220 <readlinkat@plt+0x432f0>
  445fdc:	ldr	w8, [sp, #10292]
  445fe0:	mov	w9, #0xa700                	// #42752
  445fe4:	movk	w9, #0x76, lsl #16
  445fe8:	mul	w8, w8, w9
  445fec:	lsl	w8, w8, #24
  445ff0:	asr	w8, w8, #24
  445ff4:	cmp	w8, #0x0
  445ff8:	cset	w8, ge  // ge = tcont
  445ffc:	tbnz	w8, #0, 446118 <readlinkat@plt+0x431e8>
  446000:	ldr	x8, [sp, #10752]
  446004:	lsl	w8, w8, #24
  446008:	mov	x9, #0x18                  	// #24
  44600c:	mov	x0, x9
  446010:	asr	w8, w8, w0
  446014:	ldr	w10, [sp, #10292]
  446018:	mov	w11, #0xa700                	// #42752
  44601c:	movk	w11, #0x76, lsl #16
  446020:	mul	w10, w10, w11
  446024:	lsl	w10, w10, #24
  446028:	asr	w9, w10, w9
  44602c:	mov	w10, wzr
  446030:	mul	w9, w10, w9
  446034:	ldr	x12, [sp, #10752]
  446038:	lsl	w11, w12, #24
  44603c:	add	w9, w9, w11, asr #24
  446040:	mul	w9, w10, w9
  446044:	subs	w9, w9, #0x1
  446048:	cmp	w9, #0x0
  44604c:	cset	w9, ge  // ge = tcont
  446050:	str	w8, [sp, #9412]
  446054:	tbnz	w9, #0, 4460b0 <readlinkat@plt+0x43180>
  446058:	ldr	w8, [sp, #10292]
  44605c:	mov	w9, #0xa700                	// #42752
  446060:	movk	w9, #0x76, lsl #16
  446064:	mul	w8, w8, w9
  446068:	lsl	w8, w8, #24
  44606c:	mov	x10, #0x18                  	// #24
  446070:	asr	w8, w8, w10
  446074:	mov	w9, wzr
  446078:	mul	w8, w9, w8
  44607c:	ldr	x11, [sp, #10752]
  446080:	lsl	w10, w11, #24
  446084:	add	w8, w8, w10, asr #24
  446088:	mul	w8, w9, w8
  44608c:	add	w8, w8, #0x1
  446090:	lsl	w8, w8, #30
  446094:	subs	w8, w8, #0x1
  446098:	mov	w9, #0x2                   	// #2
  44609c:	mul	w8, w8, w9
  4460a0:	add	w8, w8, #0x1
  4460a4:	mvn	w8, w8
  4460a8:	str	w8, [sp, #9408]
  4460ac:	b	4460ec <readlinkat@plt+0x431bc>
  4460b0:	ldr	w8, [sp, #10292]
  4460b4:	mov	w9, #0xa700                	// #42752
  4460b8:	movk	w9, #0x76, lsl #16
  4460bc:	mul	w8, w8, w9
  4460c0:	lsl	w8, w8, #24
  4460c4:	mov	x10, #0x18                  	// #24
  4460c8:	asr	w8, w8, w10
  4460cc:	mov	w9, wzr
  4460d0:	mul	w8, w9, w8
  4460d4:	ldr	x11, [sp, #10752]
  4460d8:	lsl	w10, w11, #24
  4460dc:	add	w8, w8, w10, asr #24
  4460e0:	mul	w8, w9, w8
  4460e4:	add	w8, w8, #0x0
  4460e8:	str	w8, [sp, #9408]
  4460ec:	ldr	w8, [sp, #9408]
  4460f0:	ldr	w9, [sp, #10292]
  4460f4:	mov	w10, #0xa700                	// #42752
  4460f8:	movk	w10, #0x76, lsl #16
  4460fc:	mul	w9, w9, w10
  446100:	lsl	w9, w9, #24
  446104:	subs	w8, w8, w9, asr #24
  446108:	ldr	w9, [sp, #9412]
  44610c:	cmp	w9, w8
  446110:	b.lt	4463bc <readlinkat@plt+0x4348c>  // b.tstop
  446114:	b	446320 <readlinkat@plt+0x433f0>
  446118:	ldr	w8, [sp, #10292]
  44611c:	mov	w9, #0xa700                	// #42752
  446120:	movk	w9, #0x76, lsl #16
  446124:	mul	w8, w8, w9
  446128:	lsl	w8, w8, #24
  44612c:	mov	x10, #0x18                  	// #24
  446130:	asr	w8, w8, w10
  446134:	mov	w9, wzr
  446138:	mul	w8, w9, w8
  44613c:	ldr	x11, [sp, #10752]
  446140:	lsl	w10, w11, #24
  446144:	add	w8, w8, w10, asr #24
  446148:	mul	w8, w9, w8
  44614c:	subs	w8, w8, #0x1
  446150:	cmp	w8, #0x0
  446154:	cset	w8, ge  // ge = tcont
  446158:	tbnz	w8, #0, 4461b0 <readlinkat@plt+0x43280>
  44615c:	ldr	w8, [sp, #10292]
  446160:	mov	w9, #0xa700                	// #42752
  446164:	movk	w9, #0x76, lsl #16
  446168:	mul	w8, w8, w9
  44616c:	lsl	w8, w8, #24
  446170:	mov	x10, #0x18                  	// #24
  446174:	asr	w8, w8, w10
  446178:	mov	w9, wzr
  44617c:	mul	w8, w9, w8
  446180:	ldr	x11, [sp, #10752]
  446184:	lsl	w10, w11, #24
  446188:	add	w8, w8, w10, asr #24
  44618c:	mul	w8, w9, w8
  446190:	add	w8, w8, #0x1
  446194:	lsl	w8, w8, #30
  446198:	subs	w8, w8, #0x1
  44619c:	mov	w9, #0x2                   	// #2
  4461a0:	mul	w8, w8, w9
  4461a4:	add	w8, w8, #0x1
  4461a8:	str	w8, [sp, #9404]
  4461ac:	b	4461ec <readlinkat@plt+0x432bc>
  4461b0:	ldr	w8, [sp, #10292]
  4461b4:	mov	w9, #0xa700                	// #42752
  4461b8:	movk	w9, #0x76, lsl #16
  4461bc:	mul	w8, w8, w9
  4461c0:	lsl	w8, w8, #24
  4461c4:	mov	x10, #0x18                  	// #24
  4461c8:	asr	w8, w8, w10
  4461cc:	mov	w9, wzr
  4461d0:	mul	w8, w9, w8
  4461d4:	ldr	x11, [sp, #10752]
  4461d8:	lsl	w10, w11, #24
  4461dc:	add	w8, w8, w10, asr #24
  4461e0:	mul	w8, w9, w8
  4461e4:	subs	w8, w8, #0x1
  4461e8:	str	w8, [sp, #9404]
  4461ec:	ldr	w8, [sp, #9404]
  4461f0:	ldr	w9, [sp, #10292]
  4461f4:	mov	w10, #0xa700                	// #42752
  4461f8:	movk	w10, #0x76, lsl #16
  4461fc:	mul	w9, w9, w10
  446200:	lsl	w9, w9, #24
  446204:	subs	w8, w8, w9, asr #24
  446208:	ldr	x11, [sp, #10752]
  44620c:	lsl	w9, w11, #24
  446210:	asr	w9, w9, #24
  446214:	cmp	w8, w9
  446218:	b.lt	4463bc <readlinkat@plt+0x4348c>  // b.tstop
  44621c:	b	446320 <readlinkat@plt+0x433f0>
  446220:	ldr	x8, [sp, #10752]
  446224:	lsl	w8, w8, #24
  446228:	asr	w8, w8, #24
  44622c:	cmp	w8, #0x0
  446230:	cset	w8, ge  // ge = tcont
  446234:	tbnz	w8, #0, 44627c <readlinkat@plt+0x4334c>
  446238:	ldr	w8, [sp, #10292]
  44623c:	mov	w9, #0xa700                	// #42752
  446240:	movk	w9, #0x76, lsl #16
  446244:	mul	w8, w8, w9
  446248:	lsl	w8, w8, #24
  44624c:	mov	x10, #0x18                  	// #24
  446250:	asr	w8, w8, w10
  446254:	ldr	x11, [sp, #10752]
  446258:	lsl	w10, w11, #24
  44625c:	ldr	w11, [sp, #10292]
  446260:	mul	w9, w11, w9
  446264:	lsl	w9, w9, #24
  446268:	asr	w9, w9, #24
  44626c:	add	w9, w9, w10, asr #24
  446270:	cmp	w8, w9
  446274:	b.le	4463bc <readlinkat@plt+0x4348c>
  446278:	b	446320 <readlinkat@plt+0x433f0>
  44627c:	ldr	w8, [sp, #10292]
  446280:	mov	w9, #0xa700                	// #42752
  446284:	movk	w9, #0x76, lsl #16
  446288:	mul	w8, w8, w9
  44628c:	lsl	w8, w8, #24
  446290:	asr	w8, w8, #24
  446294:	cmp	w8, #0x0
  446298:	cset	w8, ge  // ge = tcont
  44629c:	tbnz	w8, #0, 4462e0 <readlinkat@plt+0x433b0>
  4462a0:	ldr	x8, [sp, #10752]
  4462a4:	lsl	w8, w8, #24
  4462a8:	mov	x9, #0x18                  	// #24
  4462ac:	asr	w8, w8, w9
  4462b0:	ldr	x10, [sp, #10752]
  4462b4:	lsl	w9, w10, #24
  4462b8:	ldr	w10, [sp, #10292]
  4462bc:	mov	w11, #0xa700                	// #42752
  4462c0:	movk	w11, #0x76, lsl #16
  4462c4:	mul	w10, w10, w11
  4462c8:	lsl	w10, w10, #24
  4462cc:	asr	w10, w10, #24
  4462d0:	add	w9, w10, w9, asr #24
  4462d4:	cmp	w8, w9
  4462d8:	b.le	4463bc <readlinkat@plt+0x4348c>
  4462dc:	b	446320 <readlinkat@plt+0x433f0>
  4462e0:	ldr	x8, [sp, #10752]
  4462e4:	lsl	w8, w8, #24
  4462e8:	mov	x9, #0x18                  	// #24
  4462ec:	ldr	w10, [sp, #10292]
  4462f0:	mov	w11, #0xa700                	// #42752
  4462f4:	movk	w11, #0x76, lsl #16
  4462f8:	mul	w10, w10, w11
  4462fc:	lsl	w10, w10, #24
  446300:	asr	w9, w10, w9
  446304:	add	w8, w9, w8, asr #24
  446308:	ldr	w9, [sp, #10292]
  44630c:	mul	w9, w9, w11
  446310:	lsl	w9, w9, #24
  446314:	asr	w9, w9, #24
  446318:	cmp	w8, w9
  44631c:	b.lt	4463bc <readlinkat@plt+0x4348c>  // b.tstop
  446320:	ldr	x8, [sp, #10752]
  446324:	lsl	w8, w8, #24
  446328:	ldr	w9, [sp, #10292]
  44632c:	mov	w10, #0xa700                	// #42752
  446330:	movk	w10, #0x76, lsl #16
  446334:	mul	w9, w9, w10
  446338:	lsl	w9, w9, #24
  44633c:	asr	w9, w9, #24
  446340:	add	w8, w9, w8, asr #24
  446344:	mov	w9, wzr
  446348:	mul	w8, w9, w8
  44634c:	subs	w8, w8, #0x1
  446350:	cmp	w8, #0x0
  446354:	cset	w8, ge  // ge = tcont
  446358:	tbnz	w8, #0, 44638c <readlinkat@plt+0x4345c>
  44635c:	ldr	x8, [sp, #10752]
  446360:	lsl	w8, w8, #24
  446364:	ldr	w9, [sp, #10292]
  446368:	mov	w10, #0xa700                	// #42752
  44636c:	movk	w10, #0x76, lsl #16
  446370:	mul	w9, w9, w10
  446374:	lsl	w9, w9, #24
  446378:	asr	w9, w9, #24
  44637c:	add	w8, w9, w8, asr #24
  446380:	mov	w9, #0xffffff80            	// #-128
  446384:	cmp	w8, w9
  446388:	b.lt	4463bc <readlinkat@plt+0x4348c>  // b.tstop
  44638c:	ldr	x8, [sp, #10752]
  446390:	lsl	w8, w8, #24
  446394:	ldr	w9, [sp, #10292]
  446398:	mov	w10, #0xa700                	// #42752
  44639c:	movk	w10, #0x76, lsl #16
  4463a0:	mul	w9, w9, w10
  4463a4:	lsl	w9, w9, #24
  4463a8:	asr	w9, w9, #24
  4463ac:	add	w8, w9, w8, asr #24
  4463b0:	mov	w9, #0x7f                  	// #127
  4463b4:	cmp	w9, w8
  4463b8:	b.ge	4463fc <readlinkat@plt+0x434cc>  // b.tcont
  4463bc:	ldr	x8, [sp, #10752]
  4463c0:	lsl	w8, w8, #24
  4463c4:	ldr	w9, [sp, #10292]
  4463c8:	mov	w10, #0xa700                	// #42752
  4463cc:	movk	w10, #0x76, lsl #16
  4463d0:	mul	w9, w9, w10
  4463d4:	lsl	w9, w9, #24
  4463d8:	asr	w9, w9, #24
  4463dc:	add	w8, w9, w8, asr #24
  4463e0:	mov	w0, w8
  4463e4:	lsl	x11, x0, #56
  4463e8:	asr	x11, x11, #56
  4463ec:	str	x11, [sp, #10280]
  4463f0:	ldr	w8, [sp, #9664]
  4463f4:	tbnz	w8, #0, 448b48 <readlinkat@plt+0x45c18>
  4463f8:	b	448b38 <readlinkat@plt+0x45c08>
  4463fc:	ldr	x8, [sp, #10752]
  446400:	lsl	w8, w8, #24
  446404:	ldr	w9, [sp, #10292]
  446408:	mov	w10, #0xa700                	// #42752
  44640c:	movk	w10, #0x76, lsl #16
  446410:	mul	w9, w9, w10
  446414:	lsl	w9, w9, #24
  446418:	asr	w9, w9, #24
  44641c:	add	w8, w9, w8, asr #24
  446420:	mov	w0, w8
  446424:	lsl	x11, x0, #56
  446428:	asr	x11, x11, #56
  44642c:	str	x11, [sp, #10280]
  446430:	ldr	w8, [sp, #9668]
  446434:	tbnz	w8, #0, 448b48 <readlinkat@plt+0x45c18>
  446438:	b	448b38 <readlinkat@plt+0x45c08>
  44643c:	ldr	w8, [sp, #10292]
  446440:	mov	w9, #0xa700                	// #42752
  446444:	movk	w9, #0x76, lsl #16
  446448:	mul	w8, w8, w9
  44644c:	mov	w9, wzr
  446450:	mul	w8, w9, w8
  446454:	ldr	x10, [sp, #10752]
  446458:	add	x10, x10, w8, sxtw
  44645c:	mov	x11, xzr
  446460:	mul	x10, x11, x10
  446464:	subs	x10, x10, #0x1
  446468:	cmp	x10, #0x0
  44646c:	cset	w8, ge  // ge = tcont
  446470:	tbnz	w8, #0, 4464c0 <readlinkat@plt+0x43590>
  446474:	ldr	w8, [sp, #10292]
  446478:	mov	w9, #0xa700                	// #42752
  44647c:	movk	w9, #0x76, lsl #16
  446480:	mul	w8, w8, w9
  446484:	mov	w9, wzr
  446488:	mul	w8, w9, w8
  44648c:	ldr	x10, [sp, #10752]
  446490:	add	x10, x10, w8, sxtw
  446494:	mov	x11, xzr
  446498:	mul	x10, x11, x10
  44649c:	add	x10, x10, #0x1
  4464a0:	lsl	x10, x10, #62
  4464a4:	subs	x10, x10, #0x1
  4464a8:	mov	x11, #0x2                   	// #2
  4464ac:	mul	x10, x10, x11
  4464b0:	add	x10, x10, #0x1
  4464b4:	mvn	x10, x10
  4464b8:	str	x10, [sp, #9392]
  4464bc:	b	4464f0 <readlinkat@plt+0x435c0>
  4464c0:	ldr	w8, [sp, #10292]
  4464c4:	mov	w9, #0xa700                	// #42752
  4464c8:	movk	w9, #0x76, lsl #16
  4464cc:	mul	w8, w8, w9
  4464d0:	mov	w9, wzr
  4464d4:	mul	w8, w9, w8
  4464d8:	ldr	x10, [sp, #10752]
  4464dc:	add	x10, x10, w8, sxtw
  4464e0:	mov	x11, xzr
  4464e4:	mul	x10, x11, x10
  4464e8:	add	x10, x10, #0x0
  4464ec:	str	x10, [sp, #9392]
  4464f0:	ldr	x8, [sp, #9392]
  4464f4:	cmp	x8, #0x0
  4464f8:	cset	w9, ge  // ge = tcont
  4464fc:	tbnz	w9, #0, 4466d8 <readlinkat@plt+0x437a8>
  446500:	ldr	w8, [sp, #10292]
  446504:	mov	w9, #0xa700                	// #42752
  446508:	movk	w9, #0x76, lsl #16
  44650c:	mul	w8, w8, w9
  446510:	cmp	w8, #0x0
  446514:	cset	w8, ge  // ge = tcont
  446518:	tbnz	w8, #0, 446600 <readlinkat@plt+0x436d0>
  44651c:	ldr	x8, [sp, #10752]
  446520:	ldr	w9, [sp, #10292]
  446524:	mov	w10, #0xa700                	// #42752
  446528:	movk	w10, #0x76, lsl #16
  44652c:	mul	w9, w9, w10
  446530:	mov	w10, wzr
  446534:	mul	w9, w10, w9
  446538:	ldr	x11, [sp, #10752]
  44653c:	add	x11, x11, w9, sxtw
  446540:	mov	x12, xzr
  446544:	mul	x11, x12, x11
  446548:	subs	x11, x11, #0x1
  44654c:	cmp	x11, #0x0
  446550:	cset	w9, ge  // ge = tcont
  446554:	str	x8, [sp, #9384]
  446558:	tbnz	w9, #0, 4465a8 <readlinkat@plt+0x43678>
  44655c:	ldr	w8, [sp, #10292]
  446560:	mov	w9, #0xa700                	// #42752
  446564:	movk	w9, #0x76, lsl #16
  446568:	mul	w8, w8, w9
  44656c:	mov	w9, wzr
  446570:	mul	w8, w9, w8
  446574:	ldr	x10, [sp, #10752]
  446578:	add	x10, x10, w8, sxtw
  44657c:	mov	x11, xzr
  446580:	mul	x10, x11, x10
  446584:	add	x10, x10, #0x1
  446588:	lsl	x10, x10, #62
  44658c:	subs	x10, x10, #0x1
  446590:	mov	x11, #0x2                   	// #2
  446594:	mul	x10, x10, x11
  446598:	add	x10, x10, #0x1
  44659c:	mvn	x10, x10
  4465a0:	str	x10, [sp, #9376]
  4465a4:	b	4465d8 <readlinkat@plt+0x436a8>
  4465a8:	ldr	w8, [sp, #10292]
  4465ac:	mov	w9, #0xa700                	// #42752
  4465b0:	movk	w9, #0x76, lsl #16
  4465b4:	mul	w8, w8, w9
  4465b8:	mov	w9, wzr
  4465bc:	mul	w8, w9, w8
  4465c0:	ldr	x10, [sp, #10752]
  4465c4:	add	x10, x10, w8, sxtw
  4465c8:	mov	x11, xzr
  4465cc:	mul	x10, x11, x10
  4465d0:	add	x10, x10, #0x0
  4465d4:	str	x10, [sp, #9376]
  4465d8:	ldr	x8, [sp, #9376]
  4465dc:	ldr	w9, [sp, #10292]
  4465e0:	mov	w10, #0xa700                	// #42752
  4465e4:	movk	w10, #0x76, lsl #16
  4465e8:	mul	w9, w9, w10
  4465ec:	subs	x8, x8, w9, sxtw
  4465f0:	ldr	x11, [sp, #9384]
  4465f4:	cmp	x11, x8
  4465f8:	b.lt	446808 <readlinkat@plt+0x438d8>  // b.tstop
  4465fc:	b	446790 <readlinkat@plt+0x43860>
  446600:	ldr	w8, [sp, #10292]
  446604:	mov	w9, #0xa700                	// #42752
  446608:	movk	w9, #0x76, lsl #16
  44660c:	mul	w8, w8, w9
  446610:	mov	w9, wzr
  446614:	mul	w8, w9, w8
  446618:	ldr	x10, [sp, #10752]
  44661c:	add	x10, x10, w8, sxtw
  446620:	mov	x11, xzr
  446624:	mul	x10, x11, x10
  446628:	subs	x10, x10, #0x1
  44662c:	cmp	x10, #0x0
  446630:	cset	w8, ge  // ge = tcont
  446634:	tbnz	w8, #0, 446680 <readlinkat@plt+0x43750>
  446638:	ldr	w8, [sp, #10292]
  44663c:	mov	w9, #0xa700                	// #42752
  446640:	movk	w9, #0x76, lsl #16
  446644:	mul	w8, w8, w9
  446648:	mov	w9, wzr
  44664c:	mul	w8, w9, w8
  446650:	ldr	x10, [sp, #10752]
  446654:	add	x10, x10, w8, sxtw
  446658:	mov	x11, xzr
  44665c:	mul	x10, x11, x10
  446660:	add	x10, x10, #0x1
  446664:	lsl	x10, x10, #62
  446668:	subs	x10, x10, #0x1
  44666c:	mov	x11, #0x2                   	// #2
  446670:	mul	x10, x10, x11
  446674:	add	x10, x10, #0x1
  446678:	str	x10, [sp, #9368]
  44667c:	b	4466b0 <readlinkat@plt+0x43780>
  446680:	ldr	w8, [sp, #10292]
  446684:	mov	w9, #0xa700                	// #42752
  446688:	movk	w9, #0x76, lsl #16
  44668c:	mul	w8, w8, w9
  446690:	mov	w9, wzr
  446694:	mul	w8, w9, w8
  446698:	ldr	x10, [sp, #10752]
  44669c:	add	x10, x10, w8, sxtw
  4466a0:	mov	x11, xzr
  4466a4:	mul	x10, x11, x10
  4466a8:	subs	x10, x10, #0x1
  4466ac:	str	x10, [sp, #9368]
  4466b0:	ldr	x8, [sp, #9368]
  4466b4:	ldr	w9, [sp, #10292]
  4466b8:	mov	w10, #0xa700                	// #42752
  4466bc:	movk	w10, #0x76, lsl #16
  4466c0:	mul	w9, w9, w10
  4466c4:	subs	x8, x8, w9, sxtw
  4466c8:	ldr	x11, [sp, #10752]
  4466cc:	cmp	x8, x11
  4466d0:	b.lt	446808 <readlinkat@plt+0x438d8>  // b.tstop
  4466d4:	b	446790 <readlinkat@plt+0x43860>
  4466d8:	ldr	x8, [sp, #10752]
  4466dc:	cmp	x8, #0x0
  4466e0:	cset	w9, ge  // ge = tcont
  4466e4:	tbnz	w9, #0, 44671c <readlinkat@plt+0x437ec>
  4466e8:	ldr	w8, [sp, #10292]
  4466ec:	mov	w9, #0xa700                	// #42752
  4466f0:	movk	w9, #0x76, lsl #16
  4466f4:	mul	w8, w8, w9
  4466f8:	mov	w0, w8
  4466fc:	sxtw	x10, w0
  446700:	ldr	x11, [sp, #10752]
  446704:	ldr	w8, [sp, #10292]
  446708:	mul	w8, w8, w9
  44670c:	add	x11, x11, w8, sxtw
  446710:	cmp	x10, x11
  446714:	b.le	446808 <readlinkat@plt+0x438d8>
  446718:	b	446790 <readlinkat@plt+0x43860>
  44671c:	ldr	w8, [sp, #10292]
  446720:	mov	w9, #0xa700                	// #42752
  446724:	movk	w9, #0x76, lsl #16
  446728:	mul	w8, w8, w9
  44672c:	cmp	w8, #0x0
  446730:	cset	w8, ge  // ge = tcont
  446734:	tbnz	w8, #0, 446760 <readlinkat@plt+0x43830>
  446738:	ldr	x8, [sp, #10752]
  44673c:	ldr	x9, [sp, #10752]
  446740:	ldr	w10, [sp, #10292]
  446744:	mov	w11, #0xa700                	// #42752
  446748:	movk	w11, #0x76, lsl #16
  44674c:	mul	w10, w10, w11
  446750:	add	x9, x9, w10, sxtw
  446754:	cmp	x8, x9
  446758:	b.le	446808 <readlinkat@plt+0x438d8>
  44675c:	b	446790 <readlinkat@plt+0x43860>
  446760:	ldr	x8, [sp, #10752]
  446764:	ldr	w9, [sp, #10292]
  446768:	mov	w10, #0xa700                	// #42752
  44676c:	movk	w10, #0x76, lsl #16
  446770:	mul	w9, w9, w10
  446774:	add	x8, x8, w9, sxtw
  446778:	ldr	w9, [sp, #10292]
  44677c:	mul	w9, w9, w10
  446780:	mov	w0, w9
  446784:	sxtw	x11, w0
  446788:	cmp	x8, x11
  44678c:	b.lt	446808 <readlinkat@plt+0x438d8>  // b.tstop
  446790:	ldr	x8, [sp, #10752]
  446794:	ldr	w9, [sp, #10292]
  446798:	mov	w10, #0xa700                	// #42752
  44679c:	movk	w10, #0x76, lsl #16
  4467a0:	mul	w9, w9, w10
  4467a4:	add	x8, x8, w9, sxtw
  4467a8:	mov	x11, xzr
  4467ac:	mul	x8, x11, x8
  4467b0:	subs	x8, x8, #0x1
  4467b4:	cmp	x8, #0x0
  4467b8:	cset	w9, ge  // ge = tcont
  4467bc:	tbnz	w9, #0, 4467e4 <readlinkat@plt+0x438b4>
  4467c0:	ldr	x8, [sp, #10752]
  4467c4:	ldr	w9, [sp, #10292]
  4467c8:	mov	w10, #0xa700                	// #42752
  4467cc:	movk	w10, #0x76, lsl #16
  4467d0:	mul	w9, w9, w10
  4467d4:	add	x8, x8, w9, sxtw
  4467d8:	mov	x11, #0xffffffffffffff80    	// #-128
  4467dc:	cmp	x8, x11
  4467e0:	b.lt	446808 <readlinkat@plt+0x438d8>  // b.tstop
  4467e4:	ldr	x8, [sp, #10752]
  4467e8:	ldr	w9, [sp, #10292]
  4467ec:	mov	w10, #0xa700                	// #42752
  4467f0:	movk	w10, #0x76, lsl #16
  4467f4:	mul	w9, w9, w10
  4467f8:	add	x8, x8, w9, sxtw
  4467fc:	mov	x11, #0x7f                  	// #127
  446800:	cmp	x11, x8
  446804:	b.ge	44683c <readlinkat@plt+0x4390c>  // b.tcont
  446808:	ldr	x8, [sp, #10752]
  44680c:	ldr	w9, [sp, #10292]
  446810:	mov	w10, #0xa700                	// #42752
  446814:	movk	w10, #0x76, lsl #16
  446818:	mul	w9, w9, w10
  44681c:	add	w8, w8, w9
  446820:	mov	w0, w8
  446824:	lsl	x11, x0, #56
  446828:	asr	x11, x11, #56
  44682c:	str	x11, [sp, #10280]
  446830:	ldr	w8, [sp, #9664]
  446834:	tbnz	w8, #0, 448b48 <readlinkat@plt+0x45c18>
  446838:	b	448b38 <readlinkat@plt+0x45c08>
  44683c:	ldr	x8, [sp, #10752]
  446840:	ldr	w9, [sp, #10292]
  446844:	mov	w10, #0xa700                	// #42752
  446848:	movk	w10, #0x76, lsl #16
  44684c:	mul	w9, w9, w10
  446850:	add	w8, w8, w9
  446854:	mov	w0, w8
  446858:	lsl	x11, x0, #56
  44685c:	asr	x11, x11, #56
  446860:	str	x11, [sp, #10280]
  446864:	ldr	w8, [sp, #9668]
  446868:	tbnz	w8, #0, 448b48 <readlinkat@plt+0x45c18>
  44686c:	b	448b38 <readlinkat@plt+0x45c08>
  446870:	ldr	w8, [sp, #9668]
  446874:	tbnz	w8, #0, 44687c <readlinkat@plt+0x4394c>
  446878:	b	447204 <readlinkat@plt+0x442d4>
  44687c:	ldr	w8, [sp, #9668]
  446880:	tbnz	w8, #0, 446888 <readlinkat@plt+0x43958>
  446884:	b	446dd0 <readlinkat@plt+0x43ea0>
  446888:	ldr	w8, [sp, #10292]
  44688c:	mov	w9, #0xa700                	// #42752
  446890:	movk	w9, #0x76, lsl #16
  446894:	mul	w8, w8, w9
  446898:	lsl	w8, w8, #16
  44689c:	mov	x10, #0x10                  	// #16
  4468a0:	asr	w8, w8, w10
  4468a4:	mov	w9, wzr
  4468a8:	mul	w8, w9, w8
  4468ac:	ldr	x11, [sp, #10752]
  4468b0:	lsl	w10, w11, #16
  4468b4:	add	w8, w8, w10, asr #16
  4468b8:	mul	w8, w9, w8
  4468bc:	subs	w8, w8, #0x1
  4468c0:	cmp	w8, #0x0
  4468c4:	cset	w8, ge  // ge = tcont
  4468c8:	tbnz	w8, #0, 446924 <readlinkat@plt+0x439f4>
  4468cc:	ldr	w8, [sp, #10292]
  4468d0:	mov	w9, #0xa700                	// #42752
  4468d4:	movk	w9, #0x76, lsl #16
  4468d8:	mul	w8, w8, w9
  4468dc:	lsl	w8, w8, #16
  4468e0:	mov	x10, #0x10                  	// #16
  4468e4:	asr	w8, w8, w10
  4468e8:	mov	w9, wzr
  4468ec:	mul	w8, w9, w8
  4468f0:	ldr	x11, [sp, #10752]
  4468f4:	lsl	w10, w11, #16
  4468f8:	add	w8, w8, w10, asr #16
  4468fc:	mul	w8, w9, w8
  446900:	add	w8, w8, #0x1
  446904:	lsl	w8, w8, #30
  446908:	subs	w8, w8, #0x1
  44690c:	mov	w9, #0x2                   	// #2
  446910:	mul	w8, w8, w9
  446914:	add	w8, w8, #0x1
  446918:	mvn	w8, w8
  44691c:	str	w8, [sp, #9364]
  446920:	b	446960 <readlinkat@plt+0x43a30>
  446924:	ldr	w8, [sp, #10292]
  446928:	mov	w9, #0xa700                	// #42752
  44692c:	movk	w9, #0x76, lsl #16
  446930:	mul	w8, w8, w9
  446934:	lsl	w8, w8, #16
  446938:	mov	x10, #0x10                  	// #16
  44693c:	asr	w8, w8, w10
  446940:	mov	w9, wzr
  446944:	mul	w8, w9, w8
  446948:	ldr	x11, [sp, #10752]
  44694c:	lsl	w10, w11, #16
  446950:	add	w8, w8, w10, asr #16
  446954:	mul	w8, w9, w8
  446958:	add	w8, w8, #0x0
  44695c:	str	w8, [sp, #9364]
  446960:	ldr	w8, [sp, #9364]
  446964:	cmp	w8, #0x0
  446968:	cset	w8, ge  // ge = tcont
  44696c:	tbnz	w8, #0, 446bb4 <readlinkat@plt+0x43c84>
  446970:	ldr	w8, [sp, #10292]
  446974:	mov	w9, #0xa700                	// #42752
  446978:	movk	w9, #0x76, lsl #16
  44697c:	mul	w8, w8, w9
  446980:	lsl	w8, w8, #16
  446984:	asr	w8, w8, #16
  446988:	cmp	w8, #0x0
  44698c:	cset	w8, ge  // ge = tcont
  446990:	tbnz	w8, #0, 446aac <readlinkat@plt+0x43b7c>
  446994:	ldr	x8, [sp, #10752]
  446998:	lsl	w8, w8, #16
  44699c:	mov	x9, #0x10                  	// #16
  4469a0:	mov	x0, x9
  4469a4:	asr	w8, w8, w0
  4469a8:	ldr	w10, [sp, #10292]
  4469ac:	mov	w11, #0xa700                	// #42752
  4469b0:	movk	w11, #0x76, lsl #16
  4469b4:	mul	w10, w10, w11
  4469b8:	lsl	w10, w10, #16
  4469bc:	asr	w9, w10, w9
  4469c0:	mov	w10, wzr
  4469c4:	mul	w9, w10, w9
  4469c8:	ldr	x12, [sp, #10752]
  4469cc:	lsl	w11, w12, #16
  4469d0:	add	w9, w9, w11, asr #16
  4469d4:	mul	w9, w10, w9
  4469d8:	subs	w9, w9, #0x1
  4469dc:	cmp	w9, #0x0
  4469e0:	cset	w9, ge  // ge = tcont
  4469e4:	str	w8, [sp, #9360]
  4469e8:	tbnz	w9, #0, 446a44 <readlinkat@plt+0x43b14>
  4469ec:	ldr	w8, [sp, #10292]
  4469f0:	mov	w9, #0xa700                	// #42752
  4469f4:	movk	w9, #0x76, lsl #16
  4469f8:	mul	w8, w8, w9
  4469fc:	lsl	w8, w8, #16
  446a00:	mov	x10, #0x10                  	// #16
  446a04:	asr	w8, w8, w10
  446a08:	mov	w9, wzr
  446a0c:	mul	w8, w9, w8
  446a10:	ldr	x11, [sp, #10752]
  446a14:	lsl	w10, w11, #16
  446a18:	add	w8, w8, w10, asr #16
  446a1c:	mul	w8, w9, w8
  446a20:	add	w8, w8, #0x1
  446a24:	lsl	w8, w8, #30
  446a28:	subs	w8, w8, #0x1
  446a2c:	mov	w9, #0x2                   	// #2
  446a30:	mul	w8, w8, w9
  446a34:	add	w8, w8, #0x1
  446a38:	mvn	w8, w8
  446a3c:	str	w8, [sp, #9356]
  446a40:	b	446a80 <readlinkat@plt+0x43b50>
  446a44:	ldr	w8, [sp, #10292]
  446a48:	mov	w9, #0xa700                	// #42752
  446a4c:	movk	w9, #0x76, lsl #16
  446a50:	mul	w8, w8, w9
  446a54:	lsl	w8, w8, #16
  446a58:	mov	x10, #0x10                  	// #16
  446a5c:	asr	w8, w8, w10
  446a60:	mov	w9, wzr
  446a64:	mul	w8, w9, w8
  446a68:	ldr	x11, [sp, #10752]
  446a6c:	lsl	w10, w11, #16
  446a70:	add	w8, w8, w10, asr #16
  446a74:	mul	w8, w9, w8
  446a78:	add	w8, w8, #0x0
  446a7c:	str	w8, [sp, #9356]
  446a80:	ldr	w8, [sp, #9356]
  446a84:	ldr	w9, [sp, #10292]
  446a88:	mov	w10, #0xa700                	// #42752
  446a8c:	movk	w10, #0x76, lsl #16
  446a90:	mul	w9, w9, w10
  446a94:	lsl	w9, w9, #16
  446a98:	subs	w8, w8, w9, asr #16
  446a9c:	ldr	w9, [sp, #9360]
  446aa0:	cmp	w9, w8
  446aa4:	b.lt	446d50 <readlinkat@plt+0x43e20>  // b.tstop
  446aa8:	b	446cb4 <readlinkat@plt+0x43d84>
  446aac:	ldr	w8, [sp, #10292]
  446ab0:	mov	w9, #0xa700                	// #42752
  446ab4:	movk	w9, #0x76, lsl #16
  446ab8:	mul	w8, w8, w9
  446abc:	lsl	w8, w8, #16
  446ac0:	mov	x10, #0x10                  	// #16
  446ac4:	asr	w8, w8, w10
  446ac8:	mov	w9, wzr
  446acc:	mul	w8, w9, w8
  446ad0:	ldr	x11, [sp, #10752]
  446ad4:	lsl	w10, w11, #16
  446ad8:	add	w8, w8, w10, asr #16
  446adc:	mul	w8, w9, w8
  446ae0:	subs	w8, w8, #0x1
  446ae4:	cmp	w8, #0x0
  446ae8:	cset	w8, ge  // ge = tcont
  446aec:	tbnz	w8, #0, 446b44 <readlinkat@plt+0x43c14>
  446af0:	ldr	w8, [sp, #10292]
  446af4:	mov	w9, #0xa700                	// #42752
  446af8:	movk	w9, #0x76, lsl #16
  446afc:	mul	w8, w8, w9
  446b00:	lsl	w8, w8, #16
  446b04:	mov	x10, #0x10                  	// #16
  446b08:	asr	w8, w8, w10
  446b0c:	mov	w9, wzr
  446b10:	mul	w8, w9, w8
  446b14:	ldr	x11, [sp, #10752]
  446b18:	lsl	w10, w11, #16
  446b1c:	add	w8, w8, w10, asr #16
  446b20:	mul	w8, w9, w8
  446b24:	add	w8, w8, #0x1
  446b28:	lsl	w8, w8, #30
  446b2c:	subs	w8, w8, #0x1
  446b30:	mov	w9, #0x2                   	// #2
  446b34:	mul	w8, w8, w9
  446b38:	add	w8, w8, #0x1
  446b3c:	str	w8, [sp, #9352]
  446b40:	b	446b80 <readlinkat@plt+0x43c50>
  446b44:	ldr	w8, [sp, #10292]
  446b48:	mov	w9, #0xa700                	// #42752
  446b4c:	movk	w9, #0x76, lsl #16
  446b50:	mul	w8, w8, w9
  446b54:	lsl	w8, w8, #16
  446b58:	mov	x10, #0x10                  	// #16
  446b5c:	asr	w8, w8, w10
  446b60:	mov	w9, wzr
  446b64:	mul	w8, w9, w8
  446b68:	ldr	x11, [sp, #10752]
  446b6c:	lsl	w10, w11, #16
  446b70:	add	w8, w8, w10, asr #16
  446b74:	mul	w8, w9, w8
  446b78:	subs	w8, w8, #0x1
  446b7c:	str	w8, [sp, #9352]
  446b80:	ldr	w8, [sp, #9352]
  446b84:	ldr	w9, [sp, #10292]
  446b88:	mov	w10, #0xa700                	// #42752
  446b8c:	movk	w10, #0x76, lsl #16
  446b90:	mul	w9, w9, w10
  446b94:	lsl	w9, w9, #16
  446b98:	subs	w8, w8, w9, asr #16
  446b9c:	ldr	x11, [sp, #10752]
  446ba0:	lsl	w9, w11, #16
  446ba4:	asr	w9, w9, #16
  446ba8:	cmp	w8, w9
  446bac:	b.lt	446d50 <readlinkat@plt+0x43e20>  // b.tstop
  446bb0:	b	446cb4 <readlinkat@plt+0x43d84>
  446bb4:	ldr	x8, [sp, #10752]
  446bb8:	lsl	w8, w8, #16
  446bbc:	asr	w8, w8, #16
  446bc0:	cmp	w8, #0x0
  446bc4:	cset	w8, ge  // ge = tcont
  446bc8:	tbnz	w8, #0, 446c10 <readlinkat@plt+0x43ce0>
  446bcc:	ldr	w8, [sp, #10292]
  446bd0:	mov	w9, #0xa700                	// #42752
  446bd4:	movk	w9, #0x76, lsl #16
  446bd8:	mul	w8, w8, w9
  446bdc:	lsl	w8, w8, #16
  446be0:	mov	x10, #0x10                  	// #16
  446be4:	asr	w8, w8, w10
  446be8:	ldr	x11, [sp, #10752]
  446bec:	lsl	w10, w11, #16
  446bf0:	ldr	w11, [sp, #10292]
  446bf4:	mul	w9, w11, w9
  446bf8:	lsl	w9, w9, #16
  446bfc:	asr	w9, w9, #16
  446c00:	add	w9, w9, w10, asr #16
  446c04:	cmp	w8, w9
  446c08:	b.le	446d50 <readlinkat@plt+0x43e20>
  446c0c:	b	446cb4 <readlinkat@plt+0x43d84>
  446c10:	ldr	w8, [sp, #10292]
  446c14:	mov	w9, #0xa700                	// #42752
  446c18:	movk	w9, #0x76, lsl #16
  446c1c:	mul	w8, w8, w9
  446c20:	lsl	w8, w8, #16
  446c24:	asr	w8, w8, #16
  446c28:	cmp	w8, #0x0
  446c2c:	cset	w8, ge  // ge = tcont
  446c30:	tbnz	w8, #0, 446c74 <readlinkat@plt+0x43d44>
  446c34:	ldr	x8, [sp, #10752]
  446c38:	lsl	w8, w8, #16
  446c3c:	mov	x9, #0x10                  	// #16
  446c40:	asr	w8, w8, w9
  446c44:	ldr	x10, [sp, #10752]
  446c48:	lsl	w9, w10, #16
  446c4c:	ldr	w10, [sp, #10292]
  446c50:	mov	w11, #0xa700                	// #42752
  446c54:	movk	w11, #0x76, lsl #16
  446c58:	mul	w10, w10, w11
  446c5c:	lsl	w10, w10, #16
  446c60:	asr	w10, w10, #16
  446c64:	add	w9, w10, w9, asr #16
  446c68:	cmp	w8, w9
  446c6c:	b.le	446d50 <readlinkat@plt+0x43e20>
  446c70:	b	446cb4 <readlinkat@plt+0x43d84>
  446c74:	ldr	x8, [sp, #10752]
  446c78:	lsl	w8, w8, #16
  446c7c:	mov	x9, #0x10                  	// #16
  446c80:	ldr	w10, [sp, #10292]
  446c84:	mov	w11, #0xa700                	// #42752
  446c88:	movk	w11, #0x76, lsl #16
  446c8c:	mul	w10, w10, w11
  446c90:	lsl	w10, w10, #16
  446c94:	asr	w9, w10, w9
  446c98:	add	w8, w9, w8, asr #16
  446c9c:	ldr	w9, [sp, #10292]
  446ca0:	mul	w9, w9, w11
  446ca4:	lsl	w9, w9, #16
  446ca8:	asr	w9, w9, #16
  446cac:	cmp	w8, w9
  446cb0:	b.lt	446d50 <readlinkat@plt+0x43e20>  // b.tstop
  446cb4:	ldr	x8, [sp, #10752]
  446cb8:	lsl	w8, w8, #16
  446cbc:	ldr	w9, [sp, #10292]
  446cc0:	mov	w10, #0xa700                	// #42752
  446cc4:	movk	w10, #0x76, lsl #16
  446cc8:	mul	w9, w9, w10
  446ccc:	lsl	w9, w9, #16
  446cd0:	asr	w9, w9, #16
  446cd4:	add	w8, w9, w8, asr #16
  446cd8:	mov	w9, wzr
  446cdc:	mul	w8, w9, w8
  446ce0:	subs	w8, w8, #0x1
  446ce4:	cmp	w8, #0x0
  446ce8:	cset	w8, ge  // ge = tcont
  446cec:	tbnz	w8, #0, 446d20 <readlinkat@plt+0x43df0>
  446cf0:	ldr	x8, [sp, #10752]
  446cf4:	lsl	w8, w8, #16
  446cf8:	ldr	w9, [sp, #10292]
  446cfc:	mov	w10, #0xa700                	// #42752
  446d00:	movk	w10, #0x76, lsl #16
  446d04:	mul	w9, w9, w10
  446d08:	lsl	w9, w9, #16
  446d0c:	asr	w9, w9, #16
  446d10:	add	w8, w9, w8, asr #16
  446d14:	mov	w9, #0xffff8000            	// #-32768
  446d18:	cmp	w8, w9
  446d1c:	b.lt	446d50 <readlinkat@plt+0x43e20>  // b.tstop
  446d20:	ldr	x8, [sp, #10752]
  446d24:	lsl	w8, w8, #16
  446d28:	ldr	w9, [sp, #10292]
  446d2c:	mov	w10, #0xa700                	// #42752
  446d30:	movk	w10, #0x76, lsl #16
  446d34:	mul	w9, w9, w10
  446d38:	lsl	w9, w9, #16
  446d3c:	asr	w9, w9, #16
  446d40:	add	w8, w9, w8, asr #16
  446d44:	mov	w9, #0x7fff                	// #32767
  446d48:	cmp	w9, w8
  446d4c:	b.ge	446d90 <readlinkat@plt+0x43e60>  // b.tcont
  446d50:	ldr	x8, [sp, #10752]
  446d54:	lsl	w8, w8, #16
  446d58:	ldr	w9, [sp, #10292]
  446d5c:	mov	w10, #0xa700                	// #42752
  446d60:	movk	w10, #0x76, lsl #16
  446d64:	mul	w9, w9, w10
  446d68:	lsl	w9, w9, #16
  446d6c:	asr	w9, w9, #16
  446d70:	add	w8, w9, w8, asr #16
  446d74:	mov	w0, w8
  446d78:	lsl	x11, x0, #48
  446d7c:	asr	x11, x11, #48
  446d80:	str	x11, [sp, #10280]
  446d84:	ldr	w8, [sp, #9664]
  446d88:	tbnz	w8, #0, 448b48 <readlinkat@plt+0x45c18>
  446d8c:	b	448b38 <readlinkat@plt+0x45c08>
  446d90:	ldr	x8, [sp, #10752]
  446d94:	lsl	w8, w8, #16
  446d98:	ldr	w9, [sp, #10292]
  446d9c:	mov	w10, #0xa700                	// #42752
  446da0:	movk	w10, #0x76, lsl #16
  446da4:	mul	w9, w9, w10
  446da8:	lsl	w9, w9, #16
  446dac:	asr	w9, w9, #16
  446db0:	add	w8, w9, w8, asr #16
  446db4:	mov	w0, w8
  446db8:	lsl	x11, x0, #48
  446dbc:	asr	x11, x11, #48
  446dc0:	str	x11, [sp, #10280]
  446dc4:	ldr	w8, [sp, #9668]
  446dc8:	tbnz	w8, #0, 448b48 <readlinkat@plt+0x45c18>
  446dcc:	b	448b38 <readlinkat@plt+0x45c08>
  446dd0:	ldr	w8, [sp, #10292]
  446dd4:	mov	w9, #0xa700                	// #42752
  446dd8:	movk	w9, #0x76, lsl #16
  446ddc:	mul	w8, w8, w9
  446de0:	mov	w9, wzr
  446de4:	mul	w8, w9, w8
  446de8:	ldr	x10, [sp, #10752]
  446dec:	add	x10, x10, w8, sxtw
  446df0:	mov	x11, xzr
  446df4:	mul	x10, x11, x10
  446df8:	subs	x10, x10, #0x1
  446dfc:	cmp	x10, #0x0
  446e00:	cset	w8, ge  // ge = tcont
  446e04:	tbnz	w8, #0, 446e54 <readlinkat@plt+0x43f24>
  446e08:	ldr	w8, [sp, #10292]
  446e0c:	mov	w9, #0xa700                	// #42752
  446e10:	movk	w9, #0x76, lsl #16
  446e14:	mul	w8, w8, w9
  446e18:	mov	w9, wzr
  446e1c:	mul	w8, w9, w8
  446e20:	ldr	x10, [sp, #10752]
  446e24:	add	x10, x10, w8, sxtw
  446e28:	mov	x11, xzr
  446e2c:	mul	x10, x11, x10
  446e30:	add	x10, x10, #0x1
  446e34:	lsl	x10, x10, #62
  446e38:	subs	x10, x10, #0x1
  446e3c:	mov	x11, #0x2                   	// #2
  446e40:	mul	x10, x10, x11
  446e44:	add	x10, x10, #0x1
  446e48:	mvn	x10, x10
  446e4c:	str	x10, [sp, #9344]
  446e50:	b	446e84 <readlinkat@plt+0x43f54>
  446e54:	ldr	w8, [sp, #10292]
  446e58:	mov	w9, #0xa700                	// #42752
  446e5c:	movk	w9, #0x76, lsl #16
  446e60:	mul	w8, w8, w9
  446e64:	mov	w9, wzr
  446e68:	mul	w8, w9, w8
  446e6c:	ldr	x10, [sp, #10752]
  446e70:	add	x10, x10, w8, sxtw
  446e74:	mov	x11, xzr
  446e78:	mul	x10, x11, x10
  446e7c:	add	x10, x10, #0x0
  446e80:	str	x10, [sp, #9344]
  446e84:	ldr	x8, [sp, #9344]
  446e88:	cmp	x8, #0x0
  446e8c:	cset	w9, ge  // ge = tcont
  446e90:	tbnz	w9, #0, 44706c <readlinkat@plt+0x4413c>
  446e94:	ldr	w8, [sp, #10292]
  446e98:	mov	w9, #0xa700                	// #42752
  446e9c:	movk	w9, #0x76, lsl #16
  446ea0:	mul	w8, w8, w9
  446ea4:	cmp	w8, #0x0
  446ea8:	cset	w8, ge  // ge = tcont
  446eac:	tbnz	w8, #0, 446f94 <readlinkat@plt+0x44064>
  446eb0:	ldr	x8, [sp, #10752]
  446eb4:	ldr	w9, [sp, #10292]
  446eb8:	mov	w10, #0xa700                	// #42752
  446ebc:	movk	w10, #0x76, lsl #16
  446ec0:	mul	w9, w9, w10
  446ec4:	mov	w10, wzr
  446ec8:	mul	w9, w10, w9
  446ecc:	ldr	x11, [sp, #10752]
  446ed0:	add	x11, x11, w9, sxtw
  446ed4:	mov	x12, xzr
  446ed8:	mul	x11, x12, x11
  446edc:	subs	x11, x11, #0x1
  446ee0:	cmp	x11, #0x0
  446ee4:	cset	w9, ge  // ge = tcont
  446ee8:	str	x8, [sp, #9336]
  446eec:	tbnz	w9, #0, 446f3c <readlinkat@plt+0x4400c>
  446ef0:	ldr	w8, [sp, #10292]
  446ef4:	mov	w9, #0xa700                	// #42752
  446ef8:	movk	w9, #0x76, lsl #16
  446efc:	mul	w8, w8, w9
  446f00:	mov	w9, wzr
  446f04:	mul	w8, w9, w8
  446f08:	ldr	x10, [sp, #10752]
  446f0c:	add	x10, x10, w8, sxtw
  446f10:	mov	x11, xzr
  446f14:	mul	x10, x11, x10
  446f18:	add	x10, x10, #0x1
  446f1c:	lsl	x10, x10, #62
  446f20:	subs	x10, x10, #0x1
  446f24:	mov	x11, #0x2                   	// #2
  446f28:	mul	x10, x10, x11
  446f2c:	add	x10, x10, #0x1
  446f30:	mvn	x10, x10
  446f34:	str	x10, [sp, #9328]
  446f38:	b	446f6c <readlinkat@plt+0x4403c>
  446f3c:	ldr	w8, [sp, #10292]
  446f40:	mov	w9, #0xa700                	// #42752
  446f44:	movk	w9, #0x76, lsl #16
  446f48:	mul	w8, w8, w9
  446f4c:	mov	w9, wzr
  446f50:	mul	w8, w9, w8
  446f54:	ldr	x10, [sp, #10752]
  446f58:	add	x10, x10, w8, sxtw
  446f5c:	mov	x11, xzr
  446f60:	mul	x10, x11, x10
  446f64:	add	x10, x10, #0x0
  446f68:	str	x10, [sp, #9328]
  446f6c:	ldr	x8, [sp, #9328]
  446f70:	ldr	w9, [sp, #10292]
  446f74:	mov	w10, #0xa700                	// #42752
  446f78:	movk	w10, #0x76, lsl #16
  446f7c:	mul	w9, w9, w10
  446f80:	subs	x8, x8, w9, sxtw
  446f84:	ldr	x11, [sp, #9336]
  446f88:	cmp	x11, x8
  446f8c:	b.lt	44719c <readlinkat@plt+0x4426c>  // b.tstop
  446f90:	b	447124 <readlinkat@plt+0x441f4>
  446f94:	ldr	w8, [sp, #10292]
  446f98:	mov	w9, #0xa700                	// #42752
  446f9c:	movk	w9, #0x76, lsl #16
  446fa0:	mul	w8, w8, w9
  446fa4:	mov	w9, wzr
  446fa8:	mul	w8, w9, w8
  446fac:	ldr	x10, [sp, #10752]
  446fb0:	add	x10, x10, w8, sxtw
  446fb4:	mov	x11, xzr
  446fb8:	mul	x10, x11, x10
  446fbc:	subs	x10, x10, #0x1
  446fc0:	cmp	x10, #0x0
  446fc4:	cset	w8, ge  // ge = tcont
  446fc8:	tbnz	w8, #0, 447014 <readlinkat@plt+0x440e4>
  446fcc:	ldr	w8, [sp, #10292]
  446fd0:	mov	w9, #0xa700                	// #42752
  446fd4:	movk	w9, #0x76, lsl #16
  446fd8:	mul	w8, w8, w9
  446fdc:	mov	w9, wzr
  446fe0:	mul	w8, w9, w8
  446fe4:	ldr	x10, [sp, #10752]
  446fe8:	add	x10, x10, w8, sxtw
  446fec:	mov	x11, xzr
  446ff0:	mul	x10, x11, x10
  446ff4:	add	x10, x10, #0x1
  446ff8:	lsl	x10, x10, #62
  446ffc:	subs	x10, x10, #0x1
  447000:	mov	x11, #0x2                   	// #2
  447004:	mul	x10, x10, x11
  447008:	add	x10, x10, #0x1
  44700c:	str	x10, [sp, #9320]
  447010:	b	447044 <readlinkat@plt+0x44114>
  447014:	ldr	w8, [sp, #10292]
  447018:	mov	w9, #0xa700                	// #42752
  44701c:	movk	w9, #0x76, lsl #16
  447020:	mul	w8, w8, w9
  447024:	mov	w9, wzr
  447028:	mul	w8, w9, w8
  44702c:	ldr	x10, [sp, #10752]
  447030:	add	x10, x10, w8, sxtw
  447034:	mov	x11, xzr
  447038:	mul	x10, x11, x10
  44703c:	subs	x10, x10, #0x1
  447040:	str	x10, [sp, #9320]
  447044:	ldr	x8, [sp, #9320]
  447048:	ldr	w9, [sp, #10292]
  44704c:	mov	w10, #0xa700                	// #42752
  447050:	movk	w10, #0x76, lsl #16
  447054:	mul	w9, w9, w10
  447058:	subs	x8, x8, w9, sxtw
  44705c:	ldr	x11, [sp, #10752]
  447060:	cmp	x8, x11
  447064:	b.lt	44719c <readlinkat@plt+0x4426c>  // b.tstop
  447068:	b	447124 <readlinkat@plt+0x441f4>
  44706c:	ldr	x8, [sp, #10752]
  447070:	cmp	x8, #0x0
  447074:	cset	w9, ge  // ge = tcont
  447078:	tbnz	w9, #0, 4470b0 <readlinkat@plt+0x44180>
  44707c:	ldr	w8, [sp, #10292]
  447080:	mov	w9, #0xa700                	// #42752
  447084:	movk	w9, #0x76, lsl #16
  447088:	mul	w8, w8, w9
  44708c:	mov	w0, w8
  447090:	sxtw	x10, w0
  447094:	ldr	x11, [sp, #10752]
  447098:	ldr	w8, [sp, #10292]
  44709c:	mul	w8, w8, w9
  4470a0:	add	x11, x11, w8, sxtw
  4470a4:	cmp	x10, x11
  4470a8:	b.le	44719c <readlinkat@plt+0x4426c>
  4470ac:	b	447124 <readlinkat@plt+0x441f4>
  4470b0:	ldr	w8, [sp, #10292]
  4470b4:	mov	w9, #0xa700                	// #42752
  4470b8:	movk	w9, #0x76, lsl #16
  4470bc:	mul	w8, w8, w9
  4470c0:	cmp	w8, #0x0
  4470c4:	cset	w8, ge  // ge = tcont
  4470c8:	tbnz	w8, #0, 4470f4 <readlinkat@plt+0x441c4>
  4470cc:	ldr	x8, [sp, #10752]
  4470d0:	ldr	x9, [sp, #10752]
  4470d4:	ldr	w10, [sp, #10292]
  4470d8:	mov	w11, #0xa700                	// #42752
  4470dc:	movk	w11, #0x76, lsl #16
  4470e0:	mul	w10, w10, w11
  4470e4:	add	x9, x9, w10, sxtw
  4470e8:	cmp	x8, x9
  4470ec:	b.le	44719c <readlinkat@plt+0x4426c>
  4470f0:	b	447124 <readlinkat@plt+0x441f4>
  4470f4:	ldr	x8, [sp, #10752]
  4470f8:	ldr	w9, [sp, #10292]
  4470fc:	mov	w10, #0xa700                	// #42752
  447100:	movk	w10, #0x76, lsl #16
  447104:	mul	w9, w9, w10
  447108:	add	x8, x8, w9, sxtw
  44710c:	ldr	w9, [sp, #10292]
  447110:	mul	w9, w9, w10
  447114:	mov	w0, w9
  447118:	sxtw	x11, w0
  44711c:	cmp	x8, x11
  447120:	b.lt	44719c <readlinkat@plt+0x4426c>  // b.tstop
  447124:	ldr	x8, [sp, #10752]
  447128:	ldr	w9, [sp, #10292]
  44712c:	mov	w10, #0xa700                	// #42752
  447130:	movk	w10, #0x76, lsl #16
  447134:	mul	w9, w9, w10
  447138:	add	x8, x8, w9, sxtw
  44713c:	mov	x11, xzr
  447140:	mul	x8, x11, x8
  447144:	subs	x8, x8, #0x1
  447148:	cmp	x8, #0x0
  44714c:	cset	w9, ge  // ge = tcont
  447150:	tbnz	w9, #0, 447178 <readlinkat@plt+0x44248>
  447154:	ldr	x8, [sp, #10752]
  447158:	ldr	w9, [sp, #10292]
  44715c:	mov	w10, #0xa700                	// #42752
  447160:	movk	w10, #0x76, lsl #16
  447164:	mul	w9, w9, w10
  447168:	add	x8, x8, w9, sxtw
  44716c:	mov	x11, #0xffffffffffff8000    	// #-32768
  447170:	cmp	x8, x11
  447174:	b.lt	44719c <readlinkat@plt+0x4426c>  // b.tstop
  447178:	ldr	x8, [sp, #10752]
  44717c:	ldr	w9, [sp, #10292]
  447180:	mov	w10, #0xa700                	// #42752
  447184:	movk	w10, #0x76, lsl #16
  447188:	mul	w9, w9, w10
  44718c:	add	x8, x8, w9, sxtw
  447190:	mov	x11, #0x7fff                	// #32767
  447194:	cmp	x11, x8
  447198:	b.ge	4471d0 <readlinkat@plt+0x442a0>  // b.tcont
  44719c:	ldr	x8, [sp, #10752]
  4471a0:	ldr	w9, [sp, #10292]
  4471a4:	mov	w10, #0xa700                	// #42752
  4471a8:	movk	w10, #0x76, lsl #16
  4471ac:	mul	w9, w9, w10
  4471b0:	add	w8, w8, w9
  4471b4:	mov	w0, w8
  4471b8:	lsl	x11, x0, #48
  4471bc:	asr	x11, x11, #48
  4471c0:	str	x11, [sp, #10280]
  4471c4:	ldr	w8, [sp, #9664]
  4471c8:	tbnz	w8, #0, 448b48 <readlinkat@plt+0x45c18>
  4471cc:	b	448b38 <readlinkat@plt+0x45c08>
  4471d0:	ldr	x8, [sp, #10752]
  4471d4:	ldr	w9, [sp, #10292]
  4471d8:	mov	w10, #0xa700                	// #42752
  4471dc:	movk	w10, #0x76, lsl #16
  4471e0:	mul	w9, w9, w10
  4471e4:	add	w8, w8, w9
  4471e8:	mov	w0, w8
  4471ec:	lsl	x11, x0, #48
  4471f0:	asr	x11, x11, #48
  4471f4:	str	x11, [sp, #10280]
  4471f8:	ldr	w8, [sp, #9668]
  4471fc:	tbnz	w8, #0, 448b48 <readlinkat@plt+0x45c18>
  447200:	b	448b38 <readlinkat@plt+0x45c08>
  447204:	ldr	w8, [sp, #9668]
  447208:	tbnz	w8, #0, 447210 <readlinkat@plt+0x442e0>
  44720c:	b	447a40 <readlinkat@plt+0x44b10>
  447210:	ldr	w8, [sp, #9668]
  447214:	tbnz	w8, #0, 44721c <readlinkat@plt+0x442ec>
  447218:	b	447614 <readlinkat@plt+0x446e4>
  44721c:	ldr	w8, [sp, #10292]
  447220:	mov	w9, #0xa700                	// #42752
  447224:	movk	w9, #0x76, lsl #16
  447228:	mul	w8, w8, w9
  44722c:	mov	w9, wzr
  447230:	mul	w8, w9, w8
  447234:	ldr	x10, [sp, #10752]
  447238:	add	w8, w8, w10
  44723c:	mul	w8, w9, w8
  447240:	subs	w8, w8, #0x1
  447244:	cmp	w8, #0x0
  447248:	cset	w8, ge  // ge = tcont
  44724c:	tbnz	w8, #0, 447298 <readlinkat@plt+0x44368>
  447250:	ldr	w8, [sp, #10292]
  447254:	mov	w9, #0xa700                	// #42752
  447258:	movk	w9, #0x76, lsl #16
  44725c:	mul	w8, w8, w9
  447260:	mov	w9, wzr
  447264:	mul	w8, w9, w8
  447268:	ldr	x10, [sp, #10752]
  44726c:	add	w8, w8, w10
  447270:	mul	w8, w9, w8
  447274:	add	w8, w8, #0x1
  447278:	lsl	w8, w8, #30
  44727c:	subs	w8, w8, #0x1
  447280:	mov	w9, #0x2                   	// #2
  447284:	mul	w8, w8, w9
  447288:	add	w8, w8, #0x1
  44728c:	mvn	w8, w8
  447290:	str	w8, [sp, #9316]
  447294:	b	4472c4 <readlinkat@plt+0x44394>
  447298:	ldr	w8, [sp, #10292]
  44729c:	mov	w9, #0xa700                	// #42752
  4472a0:	movk	w9, #0x76, lsl #16
  4472a4:	mul	w8, w8, w9
  4472a8:	mov	w9, wzr
  4472ac:	mul	w8, w9, w8
  4472b0:	ldr	x10, [sp, #10752]
  4472b4:	add	w8, w8, w10
  4472b8:	mul	w8, w9, w8
  4472bc:	add	w8, w8, #0x0
  4472c0:	str	w8, [sp, #9316]
  4472c4:	ldr	w8, [sp, #9316]
  4472c8:	cmp	w8, #0x0
  4472cc:	cset	w8, ge  // ge = tcont
  4472d0:	tbnz	w8, #0, 447494 <readlinkat@plt+0x44564>
  4472d4:	ldr	w8, [sp, #10292]
  4472d8:	mov	w9, #0xa700                	// #42752
  4472dc:	movk	w9, #0x76, lsl #16
  4472e0:	mul	w8, w8, w9
  4472e4:	cmp	w8, #0x0
  4472e8:	cset	w8, ge  // ge = tcont
  4472ec:	tbnz	w8, #0, 4473c8 <readlinkat@plt+0x44498>
  4472f0:	ldr	x8, [sp, #10752]
  4472f4:	ldr	w9, [sp, #10292]
  4472f8:	mov	w10, #0xa700                	// #42752
  4472fc:	movk	w10, #0x76, lsl #16
  447300:	mul	w9, w9, w10
  447304:	mov	w10, wzr
  447308:	mul	w9, w10, w9
  44730c:	ldr	x11, [sp, #10752]
  447310:	add	w9, w9, w11
  447314:	mul	w9, w10, w9
  447318:	subs	w9, w9, #0x1
  44731c:	cmp	w9, #0x0
  447320:	cset	w9, ge  // ge = tcont
  447324:	str	w8, [sp, #9312]
  447328:	tbnz	w9, #0, 447374 <readlinkat@plt+0x44444>
  44732c:	ldr	w8, [sp, #10292]
  447330:	mov	w9, #0xa700                	// #42752
  447334:	movk	w9, #0x76, lsl #16
  447338:	mul	w8, w8, w9
  44733c:	mov	w9, wzr
  447340:	mul	w8, w9, w8
  447344:	ldr	x10, [sp, #10752]
  447348:	add	w8, w8, w10
  44734c:	mul	w8, w9, w8
  447350:	add	w8, w8, #0x1
  447354:	lsl	w8, w8, #30
  447358:	subs	w8, w8, #0x1
  44735c:	mov	w9, #0x2                   	// #2
  447360:	mul	w8, w8, w9
  447364:	add	w8, w8, #0x1
  447368:	mvn	w8, w8
  44736c:	str	w8, [sp, #9308]
  447370:	b	4473a0 <readlinkat@plt+0x44470>
  447374:	ldr	w8, [sp, #10292]
  447378:	mov	w9, #0xa700                	// #42752
  44737c:	movk	w9, #0x76, lsl #16
  447380:	mul	w8, w8, w9
  447384:	mov	w9, wzr
  447388:	mul	w8, w9, w8
  44738c:	ldr	x10, [sp, #10752]
  447390:	add	w8, w8, w10
  447394:	mul	w8, w9, w8
  447398:	add	w8, w8, #0x0
  44739c:	str	w8, [sp, #9308]
  4473a0:	ldr	w8, [sp, #9308]
  4473a4:	ldr	w9, [sp, #10292]
  4473a8:	mov	w10, #0xa700                	// #42752
  4473ac:	movk	w10, #0x76, lsl #16
  4473b0:	mul	w9, w9, w10
  4473b4:	subs	w8, w8, w9
  4473b8:	ldr	w9, [sp, #9312]
  4473bc:	cmp	w9, w8
  4473c0:	b.lt	4475b4 <readlinkat@plt+0x44684>  // b.tstop
  4473c4:	b	44753c <readlinkat@plt+0x4460c>
  4473c8:	ldr	w8, [sp, #10292]
  4473cc:	mov	w9, #0xa700                	// #42752
  4473d0:	movk	w9, #0x76, lsl #16
  4473d4:	mul	w8, w8, w9
  4473d8:	mov	w9, wzr
  4473dc:	mul	w8, w9, w8
  4473e0:	ldr	x10, [sp, #10752]
  4473e4:	add	w8, w8, w10
  4473e8:	mul	w8, w9, w8
  4473ec:	subs	w8, w8, #0x1
  4473f0:	cmp	w8, #0x0
  4473f4:	cset	w8, ge  // ge = tcont
  4473f8:	tbnz	w8, #0, 447440 <readlinkat@plt+0x44510>
  4473fc:	ldr	w8, [sp, #10292]
  447400:	mov	w9, #0xa700                	// #42752
  447404:	movk	w9, #0x76, lsl #16
  447408:	mul	w8, w8, w9
  44740c:	mov	w9, wzr
  447410:	mul	w8, w9, w8
  447414:	ldr	x10, [sp, #10752]
  447418:	add	w8, w8, w10
  44741c:	mul	w8, w9, w8
  447420:	add	w8, w8, #0x1
  447424:	lsl	w8, w8, #30
  447428:	subs	w8, w8, #0x1
  44742c:	mov	w9, #0x2                   	// #2
  447430:	mul	w8, w8, w9
  447434:	add	w8, w8, #0x1
  447438:	str	w8, [sp, #9304]
  44743c:	b	44746c <readlinkat@plt+0x4453c>
  447440:	ldr	w8, [sp, #10292]
  447444:	mov	w9, #0xa700                	// #42752
  447448:	movk	w9, #0x76, lsl #16
  44744c:	mul	w8, w8, w9
  447450:	mov	w9, wzr
  447454:	mul	w8, w9, w8
  447458:	ldr	x10, [sp, #10752]
  44745c:	add	w8, w8, w10
  447460:	mul	w8, w9, w8
  447464:	subs	w8, w8, #0x1
  447468:	str	w8, [sp, #9304]
  44746c:	ldr	w8, [sp, #9304]
  447470:	ldr	w9, [sp, #10292]
  447474:	mov	w10, #0xa700                	// #42752
  447478:	movk	w10, #0x76, lsl #16
  44747c:	mul	w9, w9, w10
  447480:	subs	w8, w8, w9
  447484:	ldr	x11, [sp, #10752]
  447488:	cmp	w8, w11
  44748c:	b.lt	4475b4 <readlinkat@plt+0x44684>  // b.tstop
  447490:	b	44753c <readlinkat@plt+0x4460c>
  447494:	ldr	x8, [sp, #10752]
  447498:	cmp	w8, #0x0
  44749c:	cset	w8, ge  // ge = tcont
  4474a0:	tbnz	w8, #0, 4474d0 <readlinkat@plt+0x445a0>
  4474a4:	ldr	w8, [sp, #10292]
  4474a8:	mov	w9, #0xa700                	// #42752
  4474ac:	movk	w9, #0x76, lsl #16
  4474b0:	mul	w8, w8, w9
  4474b4:	ldr	x10, [sp, #10752]
  4474b8:	ldr	w11, [sp, #10292]
  4474bc:	mul	w9, w11, w9
  4474c0:	add	w9, w10, w9
  4474c4:	cmp	w8, w9
  4474c8:	b.le	4475b4 <readlinkat@plt+0x44684>
  4474cc:	b	44753c <readlinkat@plt+0x4460c>
  4474d0:	ldr	w8, [sp, #10292]
  4474d4:	mov	w9, #0xa700                	// #42752
  4474d8:	movk	w9, #0x76, lsl #16
  4474dc:	mul	w8, w8, w9
  4474e0:	cmp	w8, #0x0
  4474e4:	cset	w8, ge  // ge = tcont
  4474e8:	tbnz	w8, #0, 447514 <readlinkat@plt+0x445e4>
  4474ec:	ldr	x8, [sp, #10752]
  4474f0:	ldr	x9, [sp, #10752]
  4474f4:	ldr	w10, [sp, #10292]
  4474f8:	mov	w11, #0xa700                	// #42752
  4474fc:	movk	w11, #0x76, lsl #16
  447500:	mul	w10, w10, w11
  447504:	add	w9, w9, w10
  447508:	cmp	w8, w9
  44750c:	b.le	4475b4 <readlinkat@plt+0x44684>
  447510:	b	44753c <readlinkat@plt+0x4460c>
  447514:	ldr	x8, [sp, #10752]
  447518:	ldr	w9, [sp, #10292]
  44751c:	mov	w10, #0xa700                	// #42752
  447520:	movk	w10, #0x76, lsl #16
  447524:	mul	w9, w9, w10
  447528:	add	w8, w8, w9
  44752c:	ldr	w9, [sp, #10292]
  447530:	mul	w9, w9, w10
  447534:	cmp	w8, w9
  447538:	b.lt	4475b4 <readlinkat@plt+0x44684>  // b.tstop
  44753c:	ldr	x8, [sp, #10752]
  447540:	ldr	w9, [sp, #10292]
  447544:	mov	w10, #0xa700                	// #42752
  447548:	movk	w10, #0x76, lsl #16
  44754c:	mul	w9, w9, w10
  447550:	add	w8, w8, w9
  447554:	mov	w9, wzr
  447558:	mul	w8, w9, w8
  44755c:	subs	w8, w8, #0x1
  447560:	cmp	w8, #0x0
  447564:	cset	w8, ge  // ge = tcont
  447568:	tbnz	w8, #0, 447590 <readlinkat@plt+0x44660>
  44756c:	ldr	x8, [sp, #10752]
  447570:	ldr	w9, [sp, #10292]
  447574:	mov	w10, #0xa700                	// #42752
  447578:	movk	w10, #0x76, lsl #16
  44757c:	mul	w9, w9, w10
  447580:	add	w8, w8, w9
  447584:	mov	w9, #0x80000000            	// #-2147483648
  447588:	cmp	w8, w9
  44758c:	b.lt	4475b4 <readlinkat@plt+0x44684>  // b.tstop
  447590:	ldr	x8, [sp, #10752]
  447594:	ldr	w9, [sp, #10292]
  447598:	mov	w10, #0xa700                	// #42752
  44759c:	movk	w10, #0x76, lsl #16
  4475a0:	mul	w9, w9, w10
  4475a4:	add	w8, w8, w9
  4475a8:	mov	w9, #0x7fffffff            	// #2147483647
  4475ac:	cmp	w9, w8
  4475b0:	b.ge	4475e4 <readlinkat@plt+0x446b4>  // b.tcont
  4475b4:	ldr	x8, [sp, #10752]
  4475b8:	ldr	w9, [sp, #10292]
  4475bc:	mov	w10, #0xa700                	// #42752
  4475c0:	movk	w10, #0x76, lsl #16
  4475c4:	mul	w9, w9, w10
  4475c8:	add	w8, w8, w9
  4475cc:	mov	w0, w8
  4475d0:	sxtw	x11, w0
  4475d4:	str	x11, [sp, #10280]
  4475d8:	ldr	w8, [sp, #9664]
  4475dc:	tbnz	w8, #0, 448b48 <readlinkat@plt+0x45c18>
  4475e0:	b	448b38 <readlinkat@plt+0x45c08>
  4475e4:	ldr	x8, [sp, #10752]
  4475e8:	ldr	w9, [sp, #10292]
  4475ec:	mov	w10, #0xa700                	// #42752
  4475f0:	movk	w10, #0x76, lsl #16
  4475f4:	mul	w9, w9, w10
  4475f8:	add	w8, w8, w9
  4475fc:	mov	w0, w8
  447600:	sxtw	x11, w0
  447604:	str	x11, [sp, #10280]
  447608:	ldr	w8, [sp, #9668]
  44760c:	tbnz	w8, #0, 448b48 <readlinkat@plt+0x45c18>
  447610:	b	448b38 <readlinkat@plt+0x45c08>
  447614:	ldr	w8, [sp, #10292]
  447618:	mov	w9, #0xa700                	// #42752
  44761c:	movk	w9, #0x76, lsl #16
  447620:	mul	w8, w8, w9
  447624:	mov	w9, wzr
  447628:	mul	w8, w9, w8
  44762c:	ldr	x10, [sp, #10752]
  447630:	add	x10, x10, w8, sxtw
  447634:	mov	x11, xzr
  447638:	mul	x10, x11, x10
  44763c:	subs	x10, x10, #0x1
  447640:	cmp	x10, #0x0
  447644:	cset	w8, ge  // ge = tcont
  447648:	tbnz	w8, #0, 447698 <readlinkat@plt+0x44768>
  44764c:	ldr	w8, [sp, #10292]
  447650:	mov	w9, #0xa700                	// #42752
  447654:	movk	w9, #0x76, lsl #16
  447658:	mul	w8, w8, w9
  44765c:	mov	w9, wzr
  447660:	mul	w8, w9, w8
  447664:	ldr	x10, [sp, #10752]
  447668:	add	x10, x10, w8, sxtw
  44766c:	mov	x11, xzr
  447670:	mul	x10, x11, x10
  447674:	add	x10, x10, #0x1
  447678:	lsl	x10, x10, #62
  44767c:	subs	x10, x10, #0x1
  447680:	mov	x11, #0x2                   	// #2
  447684:	mul	x10, x10, x11
  447688:	add	x10, x10, #0x1
  44768c:	mvn	x10, x10
  447690:	str	x10, [sp, #9296]
  447694:	b	4476c8 <readlinkat@plt+0x44798>
  447698:	ldr	w8, [sp, #10292]
  44769c:	mov	w9, #0xa700                	// #42752
  4476a0:	movk	w9, #0x76, lsl #16
  4476a4:	mul	w8, w8, w9
  4476a8:	mov	w9, wzr
  4476ac:	mul	w8, w9, w8
  4476b0:	ldr	x10, [sp, #10752]
  4476b4:	add	x10, x10, w8, sxtw
  4476b8:	mov	x11, xzr
  4476bc:	mul	x10, x11, x10
  4476c0:	add	x10, x10, #0x0
  4476c4:	str	x10, [sp, #9296]
  4476c8:	ldr	x8, [sp, #9296]
  4476cc:	cmp	x8, #0x0
  4476d0:	cset	w9, ge  // ge = tcont
  4476d4:	tbnz	w9, #0, 4478b0 <readlinkat@plt+0x44980>
  4476d8:	ldr	w8, [sp, #10292]
  4476dc:	mov	w9, #0xa700                	// #42752
  4476e0:	movk	w9, #0x76, lsl #16
  4476e4:	mul	w8, w8, w9
  4476e8:	cmp	w8, #0x0
  4476ec:	cset	w8, ge  // ge = tcont
  4476f0:	tbnz	w8, #0, 4477d8 <readlinkat@plt+0x448a8>
  4476f4:	ldr	x8, [sp, #10752]
  4476f8:	ldr	w9, [sp, #10292]
  4476fc:	mov	w10, #0xa700                	// #42752
  447700:	movk	w10, #0x76, lsl #16
  447704:	mul	w9, w9, w10
  447708:	mov	w10, wzr
  44770c:	mul	w9, w10, w9
  447710:	ldr	x11, [sp, #10752]
  447714:	add	x11, x11, w9, sxtw
  447718:	mov	x12, xzr
  44771c:	mul	x11, x12, x11
  447720:	subs	x11, x11, #0x1
  447724:	cmp	x11, #0x0
  447728:	cset	w9, ge  // ge = tcont
  44772c:	str	x8, [sp, #9288]
  447730:	tbnz	w9, #0, 447780 <readlinkat@plt+0x44850>
  447734:	ldr	w8, [sp, #10292]
  447738:	mov	w9, #0xa700                	// #42752
  44773c:	movk	w9, #0x76, lsl #16
  447740:	mul	w8, w8, w9
  447744:	mov	w9, wzr
  447748:	mul	w8, w9, w8
  44774c:	ldr	x10, [sp, #10752]
  447750:	add	x10, x10, w8, sxtw
  447754:	mov	x11, xzr
  447758:	mul	x10, x11, x10
  44775c:	add	x10, x10, #0x1
  447760:	lsl	x10, x10, #62
  447764:	subs	x10, x10, #0x1
  447768:	mov	x11, #0x2                   	// #2
  44776c:	mul	x10, x10, x11
  447770:	add	x10, x10, #0x1
  447774:	mvn	x10, x10
  447778:	str	x10, [sp, #9280]
  44777c:	b	4477b0 <readlinkat@plt+0x44880>
  447780:	ldr	w8, [sp, #10292]
  447784:	mov	w9, #0xa700                	// #42752
  447788:	movk	w9, #0x76, lsl #16
  44778c:	mul	w8, w8, w9
  447790:	mov	w9, wzr
  447794:	mul	w8, w9, w8
  447798:	ldr	x10, [sp, #10752]
  44779c:	add	x10, x10, w8, sxtw
  4477a0:	mov	x11, xzr
  4477a4:	mul	x10, x11, x10
  4477a8:	add	x10, x10, #0x0
  4477ac:	str	x10, [sp, #9280]
  4477b0:	ldr	x8, [sp, #9280]
  4477b4:	ldr	w9, [sp, #10292]
  4477b8:	mov	w10, #0xa700                	// #42752
  4477bc:	movk	w10, #0x76, lsl #16
  4477c0:	mul	w9, w9, w10
  4477c4:	subs	x8, x8, w9, sxtw
  4477c8:	ldr	x11, [sp, #9288]
  4477cc:	cmp	x11, x8
  4477d0:	b.lt	4479e0 <readlinkat@plt+0x44ab0>  // b.tstop
  4477d4:	b	447968 <readlinkat@plt+0x44a38>
  4477d8:	ldr	w8, [sp, #10292]
  4477dc:	mov	w9, #0xa700                	// #42752
  4477e0:	movk	w9, #0x76, lsl #16
  4477e4:	mul	w8, w8, w9
  4477e8:	mov	w9, wzr
  4477ec:	mul	w8, w9, w8
  4477f0:	ldr	x10, [sp, #10752]
  4477f4:	add	x10, x10, w8, sxtw
  4477f8:	mov	x11, xzr
  4477fc:	mul	x10, x11, x10
  447800:	subs	x10, x10, #0x1
  447804:	cmp	x10, #0x0
  447808:	cset	w8, ge  // ge = tcont
  44780c:	tbnz	w8, #0, 447858 <readlinkat@plt+0x44928>
  447810:	ldr	w8, [sp, #10292]
  447814:	mov	w9, #0xa700                	// #42752
  447818:	movk	w9, #0x76, lsl #16
  44781c:	mul	w8, w8, w9
  447820:	mov	w9, wzr
  447824:	mul	w8, w9, w8
  447828:	ldr	x10, [sp, #10752]
  44782c:	add	x10, x10, w8, sxtw
  447830:	mov	x11, xzr
  447834:	mul	x10, x11, x10
  447838:	add	x10, x10, #0x1
  44783c:	lsl	x10, x10, #62
  447840:	subs	x10, x10, #0x1
  447844:	mov	x11, #0x2                   	// #2
  447848:	mul	x10, x10, x11
  44784c:	add	x10, x10, #0x1
  447850:	str	x10, [sp, #9272]
  447854:	b	447888 <readlinkat@plt+0x44958>
  447858:	ldr	w8, [sp, #10292]
  44785c:	mov	w9, #0xa700                	// #42752
  447860:	movk	w9, #0x76, lsl #16
  447864:	mul	w8, w8, w9
  447868:	mov	w9, wzr
  44786c:	mul	w8, w9, w8
  447870:	ldr	x10, [sp, #10752]
  447874:	add	x10, x10, w8, sxtw
  447878:	mov	x11, xzr
  44787c:	mul	x10, x11, x10
  447880:	subs	x10, x10, #0x1
  447884:	str	x10, [sp, #9272]
  447888:	ldr	x8, [sp, #9272]
  44788c:	ldr	w9, [sp, #10292]
  447890:	mov	w10, #0xa700                	// #42752
  447894:	movk	w10, #0x76, lsl #16
  447898:	mul	w9, w9, w10
  44789c:	subs	x8, x8, w9, sxtw
  4478a0:	ldr	x11, [sp, #10752]
  4478a4:	cmp	x8, x11
  4478a8:	b.lt	4479e0 <readlinkat@plt+0x44ab0>  // b.tstop
  4478ac:	b	447968 <readlinkat@plt+0x44a38>
  4478b0:	ldr	x8, [sp, #10752]
  4478b4:	cmp	x8, #0x0
  4478b8:	cset	w9, ge  // ge = tcont
  4478bc:	tbnz	w9, #0, 4478f4 <readlinkat@plt+0x449c4>
  4478c0:	ldr	w8, [sp, #10292]
  4478c4:	mov	w9, #0xa700                	// #42752
  4478c8:	movk	w9, #0x76, lsl #16
  4478cc:	mul	w8, w8, w9
  4478d0:	mov	w0, w8
  4478d4:	sxtw	x10, w0
  4478d8:	ldr	x11, [sp, #10752]
  4478dc:	ldr	w8, [sp, #10292]
  4478e0:	mul	w8, w8, w9
  4478e4:	add	x11, x11, w8, sxtw
  4478e8:	cmp	x10, x11
  4478ec:	b.le	4479e0 <readlinkat@plt+0x44ab0>
  4478f0:	b	447968 <readlinkat@plt+0x44a38>
  4478f4:	ldr	w8, [sp, #10292]
  4478f8:	mov	w9, #0xa700                	// #42752
  4478fc:	movk	w9, #0x76, lsl #16
  447900:	mul	w8, w8, w9
  447904:	cmp	w8, #0x0
  447908:	cset	w8, ge  // ge = tcont
  44790c:	tbnz	w8, #0, 447938 <readlinkat@plt+0x44a08>
  447910:	ldr	x8, [sp, #10752]
  447914:	ldr	x9, [sp, #10752]
  447918:	ldr	w10, [sp, #10292]
  44791c:	mov	w11, #0xa700                	// #42752
  447920:	movk	w11, #0x76, lsl #16
  447924:	mul	w10, w10, w11
  447928:	add	x9, x9, w10, sxtw
  44792c:	cmp	x8, x9
  447930:	b.le	4479e0 <readlinkat@plt+0x44ab0>
  447934:	b	447968 <readlinkat@plt+0x44a38>
  447938:	ldr	x8, [sp, #10752]
  44793c:	ldr	w9, [sp, #10292]
  447940:	mov	w10, #0xa700                	// #42752
  447944:	movk	w10, #0x76, lsl #16
  447948:	mul	w9, w9, w10
  44794c:	add	x8, x8, w9, sxtw
  447950:	ldr	w9, [sp, #10292]
  447954:	mul	w9, w9, w10
  447958:	mov	w0, w9
  44795c:	sxtw	x11, w0
  447960:	cmp	x8, x11
  447964:	b.lt	4479e0 <readlinkat@plt+0x44ab0>  // b.tstop
  447968:	ldr	x8, [sp, #10752]
  44796c:	ldr	w9, [sp, #10292]
  447970:	mov	w10, #0xa700                	// #42752
  447974:	movk	w10, #0x76, lsl #16
  447978:	mul	w9, w9, w10
  44797c:	add	x8, x8, w9, sxtw
  447980:	mov	x11, xzr
  447984:	mul	x8, x11, x8
  447988:	subs	x8, x8, #0x1
  44798c:	cmp	x8, #0x0
  447990:	cset	w9, ge  // ge = tcont
  447994:	tbnz	w9, #0, 4479bc <readlinkat@plt+0x44a8c>
  447998:	ldr	x8, [sp, #10752]
  44799c:	ldr	w9, [sp, #10292]
  4479a0:	mov	w10, #0xa700                	// #42752
  4479a4:	movk	w10, #0x76, lsl #16
  4479a8:	mul	w9, w9, w10
  4479ac:	add	x8, x8, w9, sxtw
  4479b0:	mov	x11, #0xffffffff80000000    	// #-2147483648
  4479b4:	cmp	x8, x11
  4479b8:	b.lt	4479e0 <readlinkat@plt+0x44ab0>  // b.tstop
  4479bc:	ldr	x8, [sp, #10752]
  4479c0:	ldr	w9, [sp, #10292]
  4479c4:	mov	w10, #0xa700                	// #42752
  4479c8:	movk	w10, #0x76, lsl #16
  4479cc:	mul	w9, w9, w10
  4479d0:	add	x8, x8, w9, sxtw
  4479d4:	mov	x11, #0x7fffffff            	// #2147483647
  4479d8:	cmp	x11, x8
  4479dc:	b.ge	447a10 <readlinkat@plt+0x44ae0>  // b.tcont
  4479e0:	ldr	x8, [sp, #10752]
  4479e4:	ldr	w9, [sp, #10292]
  4479e8:	mov	w10, #0xa700                	// #42752
  4479ec:	movk	w10, #0x76, lsl #16
  4479f0:	mul	w9, w9, w10
  4479f4:	add	w8, w8, w9
  4479f8:	mov	w0, w8
  4479fc:	sxtw	x11, w0
  447a00:	str	x11, [sp, #10280]
  447a04:	ldr	w8, [sp, #9664]
  447a08:	tbnz	w8, #0, 448b48 <readlinkat@plt+0x45c18>
  447a0c:	b	448b38 <readlinkat@plt+0x45c08>
  447a10:	ldr	x8, [sp, #10752]
  447a14:	ldr	w9, [sp, #10292]
  447a18:	mov	w10, #0xa700                	// #42752
  447a1c:	movk	w10, #0x76, lsl #16
  447a20:	mul	w9, w9, w10
  447a24:	add	w8, w8, w9
  447a28:	mov	w0, w8
  447a2c:	sxtw	x11, w0
  447a30:	str	x11, [sp, #10280]
  447a34:	ldr	w8, [sp, #9668]
  447a38:	tbnz	w8, #0, 448b48 <readlinkat@plt+0x45c18>
  447a3c:	b	448b38 <readlinkat@plt+0x45c08>
  447a40:	ldr	w8, [sp, #9664]
  447a44:	tbnz	w8, #0, 447a4c <readlinkat@plt+0x44b1c>
  447a48:	b	4482c4 <readlinkat@plt+0x45394>
  447a4c:	ldr	w8, [sp, #9668]
  447a50:	tbnz	w8, #0, 447a58 <readlinkat@plt+0x44b28>
  447a54:	b	447ea8 <readlinkat@plt+0x44f78>
  447a58:	ldr	w8, [sp, #10292]
  447a5c:	mov	w9, #0xa700                	// #42752
  447a60:	movk	w9, #0x76, lsl #16
  447a64:	mul	w8, w8, w9
  447a68:	mov	w0, w8
  447a6c:	sxtw	x10, w0
  447a70:	mov	x11, xzr
  447a74:	mul	x10, x11, x10
  447a78:	ldr	x12, [sp, #10752]
  447a7c:	add	x10, x10, x12
  447a80:	mul	x10, x11, x10
  447a84:	subs	x10, x10, #0x1
  447a88:	cmp	x10, #0x0
  447a8c:	cset	w8, ge  // ge = tcont
  447a90:	tbnz	w8, #0, 447ae4 <readlinkat@plt+0x44bb4>
  447a94:	ldr	w8, [sp, #10292]
  447a98:	mov	w9, #0xa700                	// #42752
  447a9c:	movk	w9, #0x76, lsl #16
  447aa0:	mul	w8, w8, w9
  447aa4:	mov	w0, w8
  447aa8:	sxtw	x10, w0
  447aac:	mov	x11, xzr
  447ab0:	mul	x10, x11, x10
  447ab4:	ldr	x12, [sp, #10752]
  447ab8:	add	x10, x10, x12
  447abc:	mul	x10, x11, x10
  447ac0:	add	x10, x10, #0x1
  447ac4:	lsl	x10, x10, #62
  447ac8:	subs	x10, x10, #0x1
  447acc:	mov	x11, #0x2                   	// #2
  447ad0:	mul	x10, x10, x11
  447ad4:	add	x10, x10, #0x1
  447ad8:	mvn	x10, x10
  447adc:	str	x10, [sp, #9264]
  447ae0:	b	447b18 <readlinkat@plt+0x44be8>
  447ae4:	ldr	w8, [sp, #10292]
  447ae8:	mov	w9, #0xa700                	// #42752
  447aec:	movk	w9, #0x76, lsl #16
  447af0:	mul	w8, w8, w9
  447af4:	mov	w0, w8
  447af8:	sxtw	x10, w0
  447afc:	mov	x11, xzr
  447b00:	mul	x10, x11, x10
  447b04:	ldr	x12, [sp, #10752]
  447b08:	add	x10, x10, x12
  447b0c:	mul	x10, x11, x10
  447b10:	add	x10, x10, #0x0
  447b14:	str	x10, [sp, #9264]
  447b18:	ldr	x8, [sp, #9264]
  447b1c:	cmp	x8, #0x0
  447b20:	cset	w9, ge  // ge = tcont
  447b24:	tbnz	w9, #0, 447d20 <readlinkat@plt+0x44df0>
  447b28:	ldr	w8, [sp, #10292]
  447b2c:	mov	w9, #0xa700                	// #42752
  447b30:	movk	w9, #0x76, lsl #16
  447b34:	mul	w8, w8, w9
  447b38:	mov	w0, w8
  447b3c:	sxtw	x10, w0
  447b40:	cmp	x10, #0x0
  447b44:	cset	w8, ge  // ge = tcont
  447b48:	tbnz	w8, #0, 447c3c <readlinkat@plt+0x44d0c>
  447b4c:	ldr	x8, [sp, #10752]
  447b50:	ldr	w9, [sp, #10292]
  447b54:	mov	w10, #0xa700                	// #42752
  447b58:	movk	w10, #0x76, lsl #16
  447b5c:	mul	w9, w9, w10
  447b60:	mov	w0, w9
  447b64:	sxtw	x11, w0
  447b68:	mov	x12, xzr
  447b6c:	mul	x11, x12, x11
  447b70:	ldr	x13, [sp, #10752]
  447b74:	add	x11, x11, x13
  447b78:	mul	x11, x12, x11
  447b7c:	subs	x11, x11, #0x1
  447b80:	cmp	x11, #0x0
  447b84:	cset	w9, ge  // ge = tcont
  447b88:	str	x8, [sp, #9256]
  447b8c:	tbnz	w9, #0, 447be0 <readlinkat@plt+0x44cb0>
  447b90:	ldr	w8, [sp, #10292]
  447b94:	mov	w9, #0xa700                	// #42752
  447b98:	movk	w9, #0x76, lsl #16
  447b9c:	mul	w8, w8, w9
  447ba0:	mov	w0, w8
  447ba4:	sxtw	x10, w0
  447ba8:	mov	x11, xzr
  447bac:	mul	x10, x11, x10
  447bb0:	ldr	x12, [sp, #10752]
  447bb4:	add	x10, x10, x12
  447bb8:	mul	x10, x11, x10
  447bbc:	add	x10, x10, #0x1
  447bc0:	lsl	x10, x10, #62
  447bc4:	subs	x10, x10, #0x1
  447bc8:	mov	x11, #0x2                   	// #2
  447bcc:	mul	x10, x10, x11
  447bd0:	add	x10, x10, #0x1
  447bd4:	mvn	x10, x10
  447bd8:	str	x10, [sp, #9248]
  447bdc:	b	447c14 <readlinkat@plt+0x44ce4>
  447be0:	ldr	w8, [sp, #10292]
  447be4:	mov	w9, #0xa700                	// #42752
  447be8:	movk	w9, #0x76, lsl #16
  447bec:	mul	w8, w8, w9
  447bf0:	mov	w0, w8
  447bf4:	sxtw	x10, w0
  447bf8:	mov	x11, xzr
  447bfc:	mul	x10, x11, x10
  447c00:	ldr	x12, [sp, #10752]
  447c04:	add	x10, x10, x12
  447c08:	mul	x10, x11, x10
  447c0c:	add	x10, x10, #0x0
  447c10:	str	x10, [sp, #9248]
  447c14:	ldr	x8, [sp, #9248]
  447c18:	ldr	w9, [sp, #10292]
  447c1c:	mov	w10, #0xa700                	// #42752
  447c20:	movk	w10, #0x76, lsl #16
  447c24:	mul	w9, w9, w10
  447c28:	subs	x8, x8, w9, sxtw
  447c2c:	ldr	x11, [sp, #9256]
  447c30:	cmp	x11, x8
  447c34:	b.lt	447e58 <readlinkat@plt+0x44f28>  // b.tstop
  447c38:	b	447de0 <readlinkat@plt+0x44eb0>
  447c3c:	ldr	w8, [sp, #10292]
  447c40:	mov	w9, #0xa700                	// #42752
  447c44:	movk	w9, #0x76, lsl #16
  447c48:	mul	w8, w8, w9
  447c4c:	mov	w0, w8
  447c50:	sxtw	x10, w0
  447c54:	mov	x11, xzr
  447c58:	mul	x10, x11, x10
  447c5c:	ldr	x12, [sp, #10752]
  447c60:	add	x10, x10, x12
  447c64:	mul	x10, x11, x10
  447c68:	subs	x10, x10, #0x1
  447c6c:	cmp	x10, #0x0
  447c70:	cset	w8, ge  // ge = tcont
  447c74:	tbnz	w8, #0, 447cc4 <readlinkat@plt+0x44d94>
  447c78:	ldr	w8, [sp, #10292]
  447c7c:	mov	w9, #0xa700                	// #42752
  447c80:	movk	w9, #0x76, lsl #16
  447c84:	mul	w8, w8, w9
  447c88:	mov	w0, w8
  447c8c:	sxtw	x10, w0
  447c90:	mov	x11, xzr
  447c94:	mul	x10, x11, x10
  447c98:	ldr	x12, [sp, #10752]
  447c9c:	add	x10, x10, x12
  447ca0:	mul	x10, x11, x10
  447ca4:	add	x10, x10, #0x1
  447ca8:	lsl	x10, x10, #62
  447cac:	subs	x10, x10, #0x1
  447cb0:	mov	x11, #0x2                   	// #2
  447cb4:	mul	x10, x10, x11
  447cb8:	add	x10, x10, #0x1
  447cbc:	str	x10, [sp, #9240]
  447cc0:	b	447cf8 <readlinkat@plt+0x44dc8>
  447cc4:	ldr	w8, [sp, #10292]
  447cc8:	mov	w9, #0xa700                	// #42752
  447ccc:	movk	w9, #0x76, lsl #16
  447cd0:	mul	w8, w8, w9
  447cd4:	mov	w0, w8
  447cd8:	sxtw	x10, w0
  447cdc:	mov	x11, xzr
  447ce0:	mul	x10, x11, x10
  447ce4:	ldr	x12, [sp, #10752]
  447ce8:	add	x10, x10, x12
  447cec:	mul	x10, x11, x10
  447cf0:	subs	x10, x10, #0x1
  447cf4:	str	x10, [sp, #9240]
  447cf8:	ldr	x8, [sp, #9240]
  447cfc:	ldr	w9, [sp, #10292]
  447d00:	mov	w10, #0xa700                	// #42752
  447d04:	movk	w10, #0x76, lsl #16
  447d08:	mul	w9, w9, w10
  447d0c:	subs	x8, x8, w9, sxtw
  447d10:	ldr	x11, [sp, #10752]
  447d14:	cmp	x8, x11
  447d18:	b.lt	447e58 <readlinkat@plt+0x44f28>  // b.tstop
  447d1c:	b	447de0 <readlinkat@plt+0x44eb0>
  447d20:	ldr	x8, [sp, #10752]
  447d24:	cmp	x8, #0x0
  447d28:	cset	w9, ge  // ge = tcont
  447d2c:	tbnz	w9, #0, 447d64 <readlinkat@plt+0x44e34>
  447d30:	ldr	w8, [sp, #10292]
  447d34:	mov	w9, #0xa700                	// #42752
  447d38:	movk	w9, #0x76, lsl #16
  447d3c:	mul	w8, w8, w9
  447d40:	mov	w0, w8
  447d44:	sxtw	x10, w0
  447d48:	ldr	x11, [sp, #10752]
  447d4c:	ldr	w8, [sp, #10292]
  447d50:	mul	w8, w8, w9
  447d54:	add	x11, x11, w8, sxtw
  447d58:	cmp	x10, x11
  447d5c:	b.le	447e58 <readlinkat@plt+0x44f28>
  447d60:	b	447de0 <readlinkat@plt+0x44eb0>
  447d64:	ldr	w8, [sp, #10292]
  447d68:	mov	w9, #0xa700                	// #42752
  447d6c:	movk	w9, #0x76, lsl #16
  447d70:	mul	w8, w8, w9
  447d74:	mov	w0, w8
  447d78:	sxtw	x10, w0
  447d7c:	cmp	x10, #0x0
  447d80:	cset	w8, ge  // ge = tcont
  447d84:	tbnz	w8, #0, 447db0 <readlinkat@plt+0x44e80>
  447d88:	ldr	x8, [sp, #10752]
  447d8c:	ldr	x9, [sp, #10752]
  447d90:	ldr	w10, [sp, #10292]
  447d94:	mov	w11, #0xa700                	// #42752
  447d98:	movk	w11, #0x76, lsl #16
  447d9c:	mul	w10, w10, w11
  447da0:	add	x9, x9, w10, sxtw
  447da4:	cmp	x8, x9
  447da8:	b.le	447e58 <readlinkat@plt+0x44f28>
  447dac:	b	447de0 <readlinkat@plt+0x44eb0>
  447db0:	ldr	x8, [sp, #10752]
  447db4:	ldr	w9, [sp, #10292]
  447db8:	mov	w10, #0xa700                	// #42752
  447dbc:	movk	w10, #0x76, lsl #16
  447dc0:	mul	w9, w9, w10
  447dc4:	add	x8, x8, w9, sxtw
  447dc8:	ldr	w9, [sp, #10292]
  447dcc:	mul	w9, w9, w10
  447dd0:	mov	w0, w9
  447dd4:	sxtw	x11, w0
  447dd8:	cmp	x8, x11
  447ddc:	b.lt	447e58 <readlinkat@plt+0x44f28>  // b.tstop
  447de0:	ldr	x8, [sp, #10752]
  447de4:	ldr	w9, [sp, #10292]
  447de8:	mov	w10, #0xa700                	// #42752
  447dec:	movk	w10, #0x76, lsl #16
  447df0:	mul	w9, w9, w10
  447df4:	add	x8, x8, w9, sxtw
  447df8:	mov	x11, xzr
  447dfc:	mul	x8, x11, x8
  447e00:	subs	x8, x8, #0x1
  447e04:	cmp	x8, #0x0
  447e08:	cset	w9, ge  // ge = tcont
  447e0c:	tbnz	w9, #0, 447e34 <readlinkat@plt+0x44f04>
  447e10:	ldr	x8, [sp, #10752]
  447e14:	ldr	w9, [sp, #10292]
  447e18:	mov	w10, #0xa700                	// #42752
  447e1c:	movk	w10, #0x76, lsl #16
  447e20:	mul	w9, w9, w10
  447e24:	add	x8, x8, w9, sxtw
  447e28:	mov	x11, #0x8000000000000000    	// #-9223372036854775808
  447e2c:	cmp	x8, x11
  447e30:	b.lt	447e58 <readlinkat@plt+0x44f28>  // b.tstop
  447e34:	ldr	x8, [sp, #10752]
  447e38:	ldr	w9, [sp, #10292]
  447e3c:	mov	w10, #0xa700                	// #42752
  447e40:	movk	w10, #0x76, lsl #16
  447e44:	mul	w9, w9, w10
  447e48:	add	x8, x8, w9, sxtw
  447e4c:	mov	x11, #0x7fffffffffffffff    	// #9223372036854775807
  447e50:	cmp	x11, x8
  447e54:	b.ge	447e80 <readlinkat@plt+0x44f50>  // b.tcont
  447e58:	ldr	x8, [sp, #10752]
  447e5c:	ldr	w9, [sp, #10292]
  447e60:	mov	w10, #0xa700                	// #42752
  447e64:	movk	w10, #0x76, lsl #16
  447e68:	mul	w9, w9, w10
  447e6c:	add	x8, x8, w9, sxtw
  447e70:	str	x8, [sp, #10280]
  447e74:	ldr	w9, [sp, #9664]
  447e78:	tbnz	w9, #0, 448b48 <readlinkat@plt+0x45c18>
  447e7c:	b	448b38 <readlinkat@plt+0x45c08>
  447e80:	ldr	x8, [sp, #10752]
  447e84:	ldr	w9, [sp, #10292]
  447e88:	mov	w10, #0xa700                	// #42752
  447e8c:	movk	w10, #0x76, lsl #16
  447e90:	mul	w9, w9, w10
  447e94:	add	x8, x8, w9, sxtw
  447e98:	str	x8, [sp, #10280]
  447e9c:	ldr	w9, [sp, #9668]
  447ea0:	tbnz	w9, #0, 448b48 <readlinkat@plt+0x45c18>
  447ea4:	b	448b38 <readlinkat@plt+0x45c08>
  447ea8:	ldr	w8, [sp, #10292]
  447eac:	mov	w9, #0xa700                	// #42752
  447eb0:	movk	w9, #0x76, lsl #16
  447eb4:	mul	w8, w8, w9
  447eb8:	mov	w9, wzr
  447ebc:	mul	w8, w9, w8
  447ec0:	ldr	x10, [sp, #10752]
  447ec4:	add	x10, x10, w8, sxtw
  447ec8:	mov	x11, xzr
  447ecc:	mul	x10, x11, x10
  447ed0:	subs	x10, x10, #0x1
  447ed4:	cmp	x10, #0x0
  447ed8:	cset	w8, ge  // ge = tcont
  447edc:	tbnz	w8, #0, 447f2c <readlinkat@plt+0x44ffc>
  447ee0:	ldr	w8, [sp, #10292]
  447ee4:	mov	w9, #0xa700                	// #42752
  447ee8:	movk	w9, #0x76, lsl #16
  447eec:	mul	w8, w8, w9
  447ef0:	mov	w9, wzr
  447ef4:	mul	w8, w9, w8
  447ef8:	ldr	x10, [sp, #10752]
  447efc:	add	x10, x10, w8, sxtw
  447f00:	mov	x11, xzr
  447f04:	mul	x10, x11, x10
  447f08:	add	x10, x10, #0x1
  447f0c:	lsl	x10, x10, #62
  447f10:	subs	x10, x10, #0x1
  447f14:	mov	x11, #0x2                   	// #2
  447f18:	mul	x10, x10, x11
  447f1c:	add	x10, x10, #0x1
  447f20:	mvn	x10, x10
  447f24:	str	x10, [sp, #9232]
  447f28:	b	447f5c <readlinkat@plt+0x4502c>
  447f2c:	ldr	w8, [sp, #10292]
  447f30:	mov	w9, #0xa700                	// #42752
  447f34:	movk	w9, #0x76, lsl #16
  447f38:	mul	w8, w8, w9
  447f3c:	mov	w9, wzr
  447f40:	mul	w8, w9, w8
  447f44:	ldr	x10, [sp, #10752]
  447f48:	add	x10, x10, w8, sxtw
  447f4c:	mov	x11, xzr
  447f50:	mul	x10, x11, x10
  447f54:	add	x10, x10, #0x0
  447f58:	str	x10, [sp, #9232]
  447f5c:	ldr	x8, [sp, #9232]
  447f60:	cmp	x8, #0x0
  447f64:	cset	w9, ge  // ge = tcont
  447f68:	tbnz	w9, #0, 448144 <readlinkat@plt+0x45214>
  447f6c:	ldr	w8, [sp, #10292]
  447f70:	mov	w9, #0xa700                	// #42752
  447f74:	movk	w9, #0x76, lsl #16
  447f78:	mul	w8, w8, w9
  447f7c:	cmp	w8, #0x0
  447f80:	cset	w8, ge  // ge = tcont
  447f84:	tbnz	w8, #0, 44806c <readlinkat@plt+0x4513c>
  447f88:	ldr	x8, [sp, #10752]
  447f8c:	ldr	w9, [sp, #10292]
  447f90:	mov	w10, #0xa700                	// #42752
  447f94:	movk	w10, #0x76, lsl #16
  447f98:	mul	w9, w9, w10
  447f9c:	mov	w10, wzr
  447fa0:	mul	w9, w10, w9
  447fa4:	ldr	x11, [sp, #10752]
  447fa8:	add	x11, x11, w9, sxtw
  447fac:	mov	x12, xzr
  447fb0:	mul	x11, x12, x11
  447fb4:	subs	x11, x11, #0x1
  447fb8:	cmp	x11, #0x0
  447fbc:	cset	w9, ge  // ge = tcont
  447fc0:	str	x8, [sp, #9224]
  447fc4:	tbnz	w9, #0, 448014 <readlinkat@plt+0x450e4>
  447fc8:	ldr	w8, [sp, #10292]
  447fcc:	mov	w9, #0xa700                	// #42752
  447fd0:	movk	w9, #0x76, lsl #16
  447fd4:	mul	w8, w8, w9
  447fd8:	mov	w9, wzr
  447fdc:	mul	w8, w9, w8
  447fe0:	ldr	x10, [sp, #10752]
  447fe4:	add	x10, x10, w8, sxtw
  447fe8:	mov	x11, xzr
  447fec:	mul	x10, x11, x10
  447ff0:	add	x10, x10, #0x1
  447ff4:	lsl	x10, x10, #62
  447ff8:	subs	x10, x10, #0x1
  447ffc:	mov	x11, #0x2                   	// #2
  448000:	mul	x10, x10, x11
  448004:	add	x10, x10, #0x1
  448008:	mvn	x10, x10
  44800c:	str	x10, [sp, #9216]
  448010:	b	448044 <readlinkat@plt+0x45114>
  448014:	ldr	w8, [sp, #10292]
  448018:	mov	w9, #0xa700                	// #42752
  44801c:	movk	w9, #0x76, lsl #16
  448020:	mul	w8, w8, w9
  448024:	mov	w9, wzr
  448028:	mul	w8, w9, w8
  44802c:	ldr	x10, [sp, #10752]
  448030:	add	x10, x10, w8, sxtw
  448034:	mov	x11, xzr
  448038:	mul	x10, x11, x10
  44803c:	add	x10, x10, #0x0
  448040:	str	x10, [sp, #9216]
  448044:	ldr	x8, [sp, #9216]
  448048:	ldr	w9, [sp, #10292]
  44804c:	mov	w10, #0xa700                	// #42752
  448050:	movk	w10, #0x76, lsl #16
  448054:	mul	w9, w9, w10
  448058:	subs	x8, x8, w9, sxtw
  44805c:	ldr	x11, [sp, #9224]
  448060:	cmp	x11, x8
  448064:	b.lt	448274 <readlinkat@plt+0x45344>  // b.tstop
  448068:	b	4481fc <readlinkat@plt+0x452cc>
  44806c:	ldr	w8, [sp, #10292]
  448070:	mov	w9, #0xa700                	// #42752
  448074:	movk	w9, #0x76, lsl #16
  448078:	mul	w8, w8, w9
  44807c:	mov	w9, wzr
  448080:	mul	w8, w9, w8
  448084:	ldr	x10, [sp, #10752]
  448088:	add	x10, x10, w8, sxtw
  44808c:	mov	x11, xzr
  448090:	mul	x10, x11, x10
  448094:	subs	x10, x10, #0x1
  448098:	cmp	x10, #0x0
  44809c:	cset	w8, ge  // ge = tcont
  4480a0:	tbnz	w8, #0, 4480ec <readlinkat@plt+0x451bc>
  4480a4:	ldr	w8, [sp, #10292]
  4480a8:	mov	w9, #0xa700                	// #42752
  4480ac:	movk	w9, #0x76, lsl #16
  4480b0:	mul	w8, w8, w9
  4480b4:	mov	w9, wzr
  4480b8:	mul	w8, w9, w8
  4480bc:	ldr	x10, [sp, #10752]
  4480c0:	add	x10, x10, w8, sxtw
  4480c4:	mov	x11, xzr
  4480c8:	mul	x10, x11, x10
  4480cc:	add	x10, x10, #0x1
  4480d0:	lsl	x10, x10, #62
  4480d4:	subs	x10, x10, #0x1
  4480d8:	mov	x11, #0x2                   	// #2
  4480dc:	mul	x10, x10, x11
  4480e0:	add	x10, x10, #0x1
  4480e4:	str	x10, [sp, #9208]
  4480e8:	b	44811c <readlinkat@plt+0x451ec>
  4480ec:	ldr	w8, [sp, #10292]
  4480f0:	mov	w9, #0xa700                	// #42752
  4480f4:	movk	w9, #0x76, lsl #16
  4480f8:	mul	w8, w8, w9
  4480fc:	mov	w9, wzr
  448100:	mul	w8, w9, w8
  448104:	ldr	x10, [sp, #10752]
  448108:	add	x10, x10, w8, sxtw
  44810c:	mov	x11, xzr
  448110:	mul	x10, x11, x10
  448114:	subs	x10, x10, #0x1
  448118:	str	x10, [sp, #9208]
  44811c:	ldr	x8, [sp, #9208]
  448120:	ldr	w9, [sp, #10292]
  448124:	mov	w10, #0xa700                	// #42752
  448128:	movk	w10, #0x76, lsl #16
  44812c:	mul	w9, w9, w10
  448130:	subs	x8, x8, w9, sxtw
  448134:	ldr	x11, [sp, #10752]
  448138:	cmp	x8, x11
  44813c:	b.lt	448274 <readlinkat@plt+0x45344>  // b.tstop
  448140:	b	4481fc <readlinkat@plt+0x452cc>
  448144:	ldr	x8, [sp, #10752]
  448148:	cmp	x8, #0x0
  44814c:	cset	w9, ge  // ge = tcont
  448150:	tbnz	w9, #0, 448188 <readlinkat@plt+0x45258>
  448154:	ldr	w8, [sp, #10292]
  448158:	mov	w9, #0xa700                	// #42752
  44815c:	movk	w9, #0x76, lsl #16
  448160:	mul	w8, w8, w9
  448164:	mov	w0, w8
  448168:	sxtw	x10, w0
  44816c:	ldr	x11, [sp, #10752]
  448170:	ldr	w8, [sp, #10292]
  448174:	mul	w8, w8, w9
  448178:	add	x11, x11, w8, sxtw
  44817c:	cmp	x10, x11
  448180:	b.le	448274 <readlinkat@plt+0x45344>
  448184:	b	4481fc <readlinkat@plt+0x452cc>
  448188:	ldr	w8, [sp, #10292]
  44818c:	mov	w9, #0xa700                	// #42752
  448190:	movk	w9, #0x76, lsl #16
  448194:	mul	w8, w8, w9
  448198:	cmp	w8, #0x0
  44819c:	cset	w8, ge  // ge = tcont
  4481a0:	tbnz	w8, #0, 4481cc <readlinkat@plt+0x4529c>
  4481a4:	ldr	x8, [sp, #10752]
  4481a8:	ldr	x9, [sp, #10752]
  4481ac:	ldr	w10, [sp, #10292]
  4481b0:	mov	w11, #0xa700                	// #42752
  4481b4:	movk	w11, #0x76, lsl #16
  4481b8:	mul	w10, w10, w11
  4481bc:	add	x9, x9, w10, sxtw
  4481c0:	cmp	x8, x9
  4481c4:	b.le	448274 <readlinkat@plt+0x45344>
  4481c8:	b	4481fc <readlinkat@plt+0x452cc>
  4481cc:	ldr	x8, [sp, #10752]
  4481d0:	ldr	w9, [sp, #10292]
  4481d4:	mov	w10, #0xa700                	// #42752
  4481d8:	movk	w10, #0x76, lsl #16
  4481dc:	mul	w9, w9, w10
  4481e0:	add	x8, x8, w9, sxtw
  4481e4:	ldr	w9, [sp, #10292]
  4481e8:	mul	w9, w9, w10
  4481ec:	mov	w0, w9
  4481f0:	sxtw	x11, w0
  4481f4:	cmp	x8, x11
  4481f8:	b.lt	448274 <readlinkat@plt+0x45344>  // b.tstop
  4481fc:	ldr	x8, [sp, #10752]
  448200:	ldr	w9, [sp, #10292]
  448204:	mov	w10, #0xa700                	// #42752
  448208:	movk	w10, #0x76, lsl #16
  44820c:	mul	w9, w9, w10
  448210:	add	x8, x8, w9, sxtw
  448214:	mov	x11, xzr
  448218:	mul	x8, x11, x8
  44821c:	subs	x8, x8, #0x1
  448220:	cmp	x8, #0x0
  448224:	cset	w9, ge  // ge = tcont
  448228:	tbnz	w9, #0, 448250 <readlinkat@plt+0x45320>
  44822c:	ldr	x8, [sp, #10752]
  448230:	ldr	w9, [sp, #10292]
  448234:	mov	w10, #0xa700                	// #42752
  448238:	movk	w10, #0x76, lsl #16
  44823c:	mul	w9, w9, w10
  448240:	add	x8, x8, w9, sxtw
  448244:	mov	x11, #0x8000000000000000    	// #-9223372036854775808
  448248:	cmp	x8, x11
  44824c:	b.lt	448274 <readlinkat@plt+0x45344>  // b.tstop
  448250:	ldr	x8, [sp, #10752]
  448254:	ldr	w9, [sp, #10292]
  448258:	mov	w10, #0xa700                	// #42752
  44825c:	movk	w10, #0x76, lsl #16
  448260:	mul	w9, w9, w10
  448264:	add	x8, x8, w9, sxtw
  448268:	mov	x11, #0x7fffffffffffffff    	// #9223372036854775807
  44826c:	cmp	x11, x8
  448270:	b.ge	44829c <readlinkat@plt+0x4536c>  // b.tcont
  448274:	ldr	x8, [sp, #10752]
  448278:	ldr	w9, [sp, #10292]
  44827c:	mov	w10, #0xa700                	// #42752
  448280:	movk	w10, #0x76, lsl #16
  448284:	mul	w9, w9, w10
  448288:	add	x8, x8, w9, sxtw
  44828c:	str	x8, [sp, #10280]
  448290:	ldr	w9, [sp, #9664]
  448294:	tbnz	w9, #0, 448b48 <readlinkat@plt+0x45c18>
  448298:	b	448b38 <readlinkat@plt+0x45c08>
  44829c:	ldr	x8, [sp, #10752]
  4482a0:	ldr	w9, [sp, #10292]
  4482a4:	mov	w10, #0xa700                	// #42752
  4482a8:	movk	w10, #0x76, lsl #16
  4482ac:	mul	w9, w9, w10
  4482b0:	add	x8, x8, w9, sxtw
  4482b4:	str	x8, [sp, #10280]
  4482b8:	ldr	w9, [sp, #9668]
  4482bc:	tbnz	w9, #0, 448b48 <readlinkat@plt+0x45c18>
  4482c0:	b	448b38 <readlinkat@plt+0x45c08>
  4482c4:	ldr	w8, [sp, #9668]
  4482c8:	tbnz	w8, #0, 4482d0 <readlinkat@plt+0x453a0>
  4482cc:	b	448720 <readlinkat@plt+0x457f0>
  4482d0:	ldr	w8, [sp, #10292]
  4482d4:	mov	w9, #0xa700                	// #42752
  4482d8:	movk	w9, #0x76, lsl #16
  4482dc:	mul	w8, w8, w9
  4482e0:	mov	w0, w8
  4482e4:	sxtw	x10, w0
  4482e8:	mov	x11, xzr
  4482ec:	mul	x10, x11, x10
  4482f0:	ldr	x12, [sp, #10752]
  4482f4:	add	x10, x10, x12
  4482f8:	mul	x10, x11, x10
  4482fc:	subs	x10, x10, #0x1
  448300:	cmp	x10, #0x0
  448304:	cset	w8, ge  // ge = tcont
  448308:	tbnz	w8, #0, 44835c <readlinkat@plt+0x4542c>
  44830c:	ldr	w8, [sp, #10292]
  448310:	mov	w9, #0xa700                	// #42752
  448314:	movk	w9, #0x76, lsl #16
  448318:	mul	w8, w8, w9
  44831c:	mov	w0, w8
  448320:	sxtw	x10, w0
  448324:	mov	x11, xzr
  448328:	mul	x10, x11, x10
  44832c:	ldr	x12, [sp, #10752]
  448330:	add	x10, x10, x12
  448334:	mul	x10, x11, x10
  448338:	add	x10, x10, #0x1
  44833c:	lsl	x10, x10, #62
  448340:	subs	x10, x10, #0x1
  448344:	mov	x11, #0x2                   	// #2
  448348:	mul	x10, x10, x11
  44834c:	add	x10, x10, #0x1
  448350:	mvn	x10, x10
  448354:	str	x10, [sp, #9200]
  448358:	b	448390 <readlinkat@plt+0x45460>
  44835c:	ldr	w8, [sp, #10292]
  448360:	mov	w9, #0xa700                	// #42752
  448364:	movk	w9, #0x76, lsl #16
  448368:	mul	w8, w8, w9
  44836c:	mov	w0, w8
  448370:	sxtw	x10, w0
  448374:	mov	x11, xzr
  448378:	mul	x10, x11, x10
  44837c:	ldr	x12, [sp, #10752]
  448380:	add	x10, x10, x12
  448384:	mul	x10, x11, x10
  448388:	add	x10, x10, #0x0
  44838c:	str	x10, [sp, #9200]
  448390:	ldr	x8, [sp, #9200]
  448394:	cmp	x8, #0x0
  448398:	cset	w9, ge  // ge = tcont
  44839c:	tbnz	w9, #0, 448598 <readlinkat@plt+0x45668>
  4483a0:	ldr	w8, [sp, #10292]
  4483a4:	mov	w9, #0xa700                	// #42752
  4483a8:	movk	w9, #0x76, lsl #16
  4483ac:	mul	w8, w8, w9
  4483b0:	mov	w0, w8
  4483b4:	sxtw	x10, w0
  4483b8:	cmp	x10, #0x0
  4483bc:	cset	w8, ge  // ge = tcont
  4483c0:	tbnz	w8, #0, 4484b4 <readlinkat@plt+0x45584>
  4483c4:	ldr	x8, [sp, #10752]
  4483c8:	ldr	w9, [sp, #10292]
  4483cc:	mov	w10, #0xa700                	// #42752
  4483d0:	movk	w10, #0x76, lsl #16
  4483d4:	mul	w9, w9, w10
  4483d8:	mov	w0, w9
  4483dc:	sxtw	x11, w0
  4483e0:	mov	x12, xzr
  4483e4:	mul	x11, x12, x11
  4483e8:	ldr	x13, [sp, #10752]
  4483ec:	add	x11, x11, x13
  4483f0:	mul	x11, x12, x11
  4483f4:	subs	x11, x11, #0x1
  4483f8:	cmp	x11, #0x0
  4483fc:	cset	w9, ge  // ge = tcont
  448400:	str	x8, [sp, #9192]
  448404:	tbnz	w9, #0, 448458 <readlinkat@plt+0x45528>
  448408:	ldr	w8, [sp, #10292]
  44840c:	mov	w9, #0xa700                	// #42752
  448410:	movk	w9, #0x76, lsl #16
  448414:	mul	w8, w8, w9
  448418:	mov	w0, w8
  44841c:	sxtw	x10, w0
  448420:	mov	x11, xzr
  448424:	mul	x10, x11, x10
  448428:	ldr	x12, [sp, #10752]
  44842c:	add	x10, x10, x12
  448430:	mul	x10, x11, x10
  448434:	add	x10, x10, #0x1
  448438:	lsl	x10, x10, #62
  44843c:	subs	x10, x10, #0x1
  448440:	mov	x11, #0x2                   	// #2
  448444:	mul	x10, x10, x11
  448448:	add	x10, x10, #0x1
  44844c:	mvn	x10, x10
  448450:	str	x10, [sp, #9184]
  448454:	b	44848c <readlinkat@plt+0x4555c>
  448458:	ldr	w8, [sp, #10292]
  44845c:	mov	w9, #0xa700                	// #42752
  448460:	movk	w9, #0x76, lsl #16
  448464:	mul	w8, w8, w9
  448468:	mov	w0, w8
  44846c:	sxtw	x10, w0
  448470:	mov	x11, xzr
  448474:	mul	x10, x11, x10
  448478:	ldr	x12, [sp, #10752]
  44847c:	add	x10, x10, x12
  448480:	mul	x10, x11, x10
  448484:	add	x10, x10, #0x0
  448488:	str	x10, [sp, #9184]
  44848c:	ldr	x8, [sp, #9184]
  448490:	ldr	w9, [sp, #10292]
  448494:	mov	w10, #0xa700                	// #42752
  448498:	movk	w10, #0x76, lsl #16
  44849c:	mul	w9, w9, w10
  4484a0:	subs	x8, x8, w9, sxtw
  4484a4:	ldr	x11, [sp, #9192]
  4484a8:	cmp	x11, x8
  4484ac:	b.lt	4486d0 <readlinkat@plt+0x457a0>  // b.tstop
  4484b0:	b	448658 <readlinkat@plt+0x45728>
  4484b4:	ldr	w8, [sp, #10292]
  4484b8:	mov	w9, #0xa700                	// #42752
  4484bc:	movk	w9, #0x76, lsl #16
  4484c0:	mul	w8, w8, w9
  4484c4:	mov	w0, w8
  4484c8:	sxtw	x10, w0
  4484cc:	mov	x11, xzr
  4484d0:	mul	x10, x11, x10
  4484d4:	ldr	x12, [sp, #10752]
  4484d8:	add	x10, x10, x12
  4484dc:	mul	x10, x11, x10
  4484e0:	subs	x10, x10, #0x1
  4484e4:	cmp	x10, #0x0
  4484e8:	cset	w8, ge  // ge = tcont
  4484ec:	tbnz	w8, #0, 44853c <readlinkat@plt+0x4560c>
  4484f0:	ldr	w8, [sp, #10292]
  4484f4:	mov	w9, #0xa700                	// #42752
  4484f8:	movk	w9, #0x76, lsl #16
  4484fc:	mul	w8, w8, w9
  448500:	mov	w0, w8
  448504:	sxtw	x10, w0
  448508:	mov	x11, xzr
  44850c:	mul	x10, x11, x10
  448510:	ldr	x12, [sp, #10752]
  448514:	add	x10, x10, x12
  448518:	mul	x10, x11, x10
  44851c:	add	x10, x10, #0x1
  448520:	lsl	x10, x10, #62
  448524:	subs	x10, x10, #0x1
  448528:	mov	x11, #0x2                   	// #2
  44852c:	mul	x10, x10, x11
  448530:	add	x10, x10, #0x1
  448534:	str	x10, [sp, #9176]
  448538:	b	448570 <readlinkat@plt+0x45640>
  44853c:	ldr	w8, [sp, #10292]
  448540:	mov	w9, #0xa700                	// #42752
  448544:	movk	w9, #0x76, lsl #16
  448548:	mul	w8, w8, w9
  44854c:	mov	w0, w8
  448550:	sxtw	x10, w0
  448554:	mov	x11, xzr
  448558:	mul	x10, x11, x10
  44855c:	ldr	x12, [sp, #10752]
  448560:	add	x10, x10, x12
  448564:	mul	x10, x11, x10
  448568:	subs	x10, x10, #0x1
  44856c:	str	x10, [sp, #9176]
  448570:	ldr	x8, [sp, #9176]
  448574:	ldr	w9, [sp, #10292]
  448578:	mov	w10, #0xa700                	// #42752
  44857c:	movk	w10, #0x76, lsl #16
  448580:	mul	w9, w9, w10
  448584:	subs	x8, x8, w9, sxtw
  448588:	ldr	x11, [sp, #10752]
  44858c:	cmp	x8, x11
  448590:	b.lt	4486d0 <readlinkat@plt+0x457a0>  // b.tstop
  448594:	b	448658 <readlinkat@plt+0x45728>
  448598:	ldr	x8, [sp, #10752]
  44859c:	cmp	x8, #0x0
  4485a0:	cset	w9, ge  // ge = tcont
  4485a4:	tbnz	w9, #0, 4485dc <readlinkat@plt+0x456ac>
  4485a8:	ldr	w8, [sp, #10292]
  4485ac:	mov	w9, #0xa700                	// #42752
  4485b0:	movk	w9, #0x76, lsl #16
  4485b4:	mul	w8, w8, w9
  4485b8:	mov	w0, w8
  4485bc:	sxtw	x10, w0
  4485c0:	ldr	x11, [sp, #10752]
  4485c4:	ldr	w8, [sp, #10292]
  4485c8:	mul	w8, w8, w9
  4485cc:	add	x11, x11, w8, sxtw
  4485d0:	cmp	x10, x11
  4485d4:	b.le	4486d0 <readlinkat@plt+0x457a0>
  4485d8:	b	448658 <readlinkat@plt+0x45728>
  4485dc:	ldr	w8, [sp, #10292]
  4485e0:	mov	w9, #0xa700                	// #42752
  4485e4:	movk	w9, #0x76, lsl #16
  4485e8:	mul	w8, w8, w9
  4485ec:	mov	w0, w8
  4485f0:	sxtw	x10, w0
  4485f4:	cmp	x10, #0x0
  4485f8:	cset	w8, ge  // ge = tcont
  4485fc:	tbnz	w8, #0, 448628 <readlinkat@plt+0x456f8>
  448600:	ldr	x8, [sp, #10752]
  448604:	ldr	x9, [sp, #10752]
  448608:	ldr	w10, [sp, #10292]
  44860c:	mov	w11, #0xa700                	// #42752
  448610:	movk	w11, #0x76, lsl #16
  448614:	mul	w10, w10, w11
  448618:	add	x9, x9, w10, sxtw
  44861c:	cmp	x8, x9
  448620:	b.le	4486d0 <readlinkat@plt+0x457a0>
  448624:	b	448658 <readlinkat@plt+0x45728>
  448628:	ldr	x8, [sp, #10752]
  44862c:	ldr	w9, [sp, #10292]
  448630:	mov	w10, #0xa700                	// #42752
  448634:	movk	w10, #0x76, lsl #16
  448638:	mul	w9, w9, w10
  44863c:	add	x8, x8, w9, sxtw
  448640:	ldr	w9, [sp, #10292]
  448644:	mul	w9, w9, w10
  448648:	mov	w0, w9
  44864c:	sxtw	x11, w0
  448650:	cmp	x8, x11
  448654:	b.lt	4486d0 <readlinkat@plt+0x457a0>  // b.tstop
  448658:	ldr	x8, [sp, #10752]
  44865c:	ldr	w9, [sp, #10292]
  448660:	mov	w10, #0xa700                	// #42752
  448664:	movk	w10, #0x76, lsl #16
  448668:	mul	w9, w9, w10
  44866c:	add	x8, x8, w9, sxtw
  448670:	mov	x11, xzr
  448674:	mul	x8, x11, x8
  448678:	subs	x8, x8, #0x1
  44867c:	cmp	x8, #0x0
  448680:	cset	w9, ge  // ge = tcont
  448684:	tbnz	w9, #0, 4486ac <readlinkat@plt+0x4577c>
  448688:	ldr	x8, [sp, #10752]
  44868c:	ldr	w9, [sp, #10292]
  448690:	mov	w10, #0xa700                	// #42752
  448694:	movk	w10, #0x76, lsl #16
  448698:	mul	w9, w9, w10
  44869c:	add	x8, x8, w9, sxtw
  4486a0:	mov	x11, #0x8000000000000000    	// #-9223372036854775808
  4486a4:	cmp	x8, x11
  4486a8:	b.lt	4486d0 <readlinkat@plt+0x457a0>  // b.tstop
  4486ac:	ldr	x8, [sp, #10752]
  4486b0:	ldr	w9, [sp, #10292]
  4486b4:	mov	w10, #0xa700                	// #42752
  4486b8:	movk	w10, #0x76, lsl #16
  4486bc:	mul	w9, w9, w10
  4486c0:	add	x8, x8, w9, sxtw
  4486c4:	mov	x11, #0x7fffffffffffffff    	// #9223372036854775807
  4486c8:	cmp	x11, x8
  4486cc:	b.ge	4486f8 <readlinkat@plt+0x457c8>  // b.tcont
  4486d0:	ldr	x8, [sp, #10752]
  4486d4:	ldr	w9, [sp, #10292]
  4486d8:	mov	w10, #0xa700                	// #42752
  4486dc:	movk	w10, #0x76, lsl #16
  4486e0:	mul	w9, w9, w10
  4486e4:	add	x8, x8, w9, sxtw
  4486e8:	str	x8, [sp, #10280]
  4486ec:	ldr	w9, [sp, #9664]
  4486f0:	tbnz	w9, #0, 448b48 <readlinkat@plt+0x45c18>
  4486f4:	b	448b38 <readlinkat@plt+0x45c08>
  4486f8:	ldr	x8, [sp, #10752]
  4486fc:	ldr	w9, [sp, #10292]
  448700:	mov	w10, #0xa700                	// #42752
  448704:	movk	w10, #0x76, lsl #16
  448708:	mul	w9, w9, w10
  44870c:	add	x8, x8, w9, sxtw
  448710:	str	x8, [sp, #10280]
  448714:	ldr	w9, [sp, #9668]
  448718:	tbnz	w9, #0, 448b48 <readlinkat@plt+0x45c18>
  44871c:	b	448b38 <readlinkat@plt+0x45c08>
  448720:	ldr	w8, [sp, #10292]
  448724:	mov	w9, #0xa700                	// #42752
  448728:	movk	w9, #0x76, lsl #16
  44872c:	mul	w8, w8, w9
  448730:	mov	w9, wzr
  448734:	mul	w8, w9, w8
  448738:	ldr	x10, [sp, #10752]
  44873c:	add	x10, x10, w8, sxtw
  448740:	mov	x11, xzr
  448744:	mul	x10, x11, x10
  448748:	subs	x10, x10, #0x1
  44874c:	cmp	x10, #0x0
  448750:	cset	w8, ge  // ge = tcont
  448754:	tbnz	w8, #0, 4487a4 <readlinkat@plt+0x45874>
  448758:	ldr	w8, [sp, #10292]
  44875c:	mov	w9, #0xa700                	// #42752
  448760:	movk	w9, #0x76, lsl #16
  448764:	mul	w8, w8, w9
  448768:	mov	w9, wzr
  44876c:	mul	w8, w9, w8
  448770:	ldr	x10, [sp, #10752]
  448774:	add	x10, x10, w8, sxtw
  448778:	mov	x11, xzr
  44877c:	mul	x10, x11, x10
  448780:	add	x10, x10, #0x1
  448784:	lsl	x10, x10, #62
  448788:	subs	x10, x10, #0x1
  44878c:	mov	x11, #0x2                   	// #2
  448790:	mul	x10, x10, x11
  448794:	add	x10, x10, #0x1
  448798:	mvn	x10, x10
  44879c:	str	x10, [sp, #9168]
  4487a0:	b	4487d4 <readlinkat@plt+0x458a4>
  4487a4:	ldr	w8, [sp, #10292]
  4487a8:	mov	w9, #0xa700                	// #42752
  4487ac:	movk	w9, #0x76, lsl #16
  4487b0:	mul	w8, w8, w9
  4487b4:	mov	w9, wzr
  4487b8:	mul	w8, w9, w8
  4487bc:	ldr	x10, [sp, #10752]
  4487c0:	add	x10, x10, w8, sxtw
  4487c4:	mov	x11, xzr
  4487c8:	mul	x10, x11, x10
  4487cc:	add	x10, x10, #0x0
  4487d0:	str	x10, [sp, #9168]
  4487d4:	ldr	x8, [sp, #9168]
  4487d8:	cmp	x8, #0x0
  4487dc:	cset	w9, ge  // ge = tcont
  4487e0:	tbnz	w9, #0, 4489bc <readlinkat@plt+0x45a8c>
  4487e4:	ldr	w8, [sp, #10292]
  4487e8:	mov	w9, #0xa700                	// #42752
  4487ec:	movk	w9, #0x76, lsl #16
  4487f0:	mul	w8, w8, w9
  4487f4:	cmp	w8, #0x0
  4487f8:	cset	w8, ge  // ge = tcont
  4487fc:	tbnz	w8, #0, 4488e4 <readlinkat@plt+0x459b4>
  448800:	ldr	x8, [sp, #10752]
  448804:	ldr	w9, [sp, #10292]
  448808:	mov	w10, #0xa700                	// #42752
  44880c:	movk	w10, #0x76, lsl #16
  448810:	mul	w9, w9, w10
  448814:	mov	w10, wzr
  448818:	mul	w9, w10, w9
  44881c:	ldr	x11, [sp, #10752]
  448820:	add	x11, x11, w9, sxtw
  448824:	mov	x12, xzr
  448828:	mul	x11, x12, x11
  44882c:	subs	x11, x11, #0x1
  448830:	cmp	x11, #0x0
  448834:	cset	w9, ge  // ge = tcont
  448838:	str	x8, [sp, #9160]
  44883c:	tbnz	w9, #0, 44888c <readlinkat@plt+0x4595c>
  448840:	ldr	w8, [sp, #10292]
  448844:	mov	w9, #0xa700                	// #42752
  448848:	movk	w9, #0x76, lsl #16
  44884c:	mul	w8, w8, w9
  448850:	mov	w9, wzr
  448854:	mul	w8, w9, w8
  448858:	ldr	x10, [sp, #10752]
  44885c:	add	x10, x10, w8, sxtw
  448860:	mov	x11, xzr
  448864:	mul	x10, x11, x10
  448868:	add	x10, x10, #0x1
  44886c:	lsl	x10, x10, #62
  448870:	subs	x10, x10, #0x1
  448874:	mov	x11, #0x2                   	// #2
  448878:	mul	x10, x10, x11
  44887c:	add	x10, x10, #0x1
  448880:	mvn	x10, x10
  448884:	str	x10, [sp, #9152]
  448888:	b	4488bc <readlinkat@plt+0x4598c>
  44888c:	ldr	w8, [sp, #10292]
  448890:	mov	w9, #0xa700                	// #42752
  448894:	movk	w9, #0x76, lsl #16
  448898:	mul	w8, w8, w9
  44889c:	mov	w9, wzr
  4488a0:	mul	w8, w9, w8
  4488a4:	ldr	x10, [sp, #10752]
  4488a8:	add	x10, x10, w8, sxtw
  4488ac:	mov	x11, xzr
  4488b0:	mul	x10, x11, x10
  4488b4:	add	x10, x10, #0x0
  4488b8:	str	x10, [sp, #9152]
  4488bc:	ldr	x8, [sp, #9152]
  4488c0:	ldr	w9, [sp, #10292]
  4488c4:	mov	w10, #0xa700                	// #42752
  4488c8:	movk	w10, #0x76, lsl #16
  4488cc:	mul	w9, w9, w10
  4488d0:	subs	x8, x8, w9, sxtw
  4488d4:	ldr	x11, [sp, #9160]
  4488d8:	cmp	x11, x8
  4488dc:	b.lt	448aec <readlinkat@plt+0x45bbc>  // b.tstop
  4488e0:	b	448a74 <readlinkat@plt+0x45b44>
  4488e4:	ldr	w8, [sp, #10292]
  4488e8:	mov	w9, #0xa700                	// #42752
  4488ec:	movk	w9, #0x76, lsl #16
  4488f0:	mul	w8, w8, w9
  4488f4:	mov	w9, wzr
  4488f8:	mul	w8, w9, w8
  4488fc:	ldr	x10, [sp, #10752]
  448900:	add	x10, x10, w8, sxtw
  448904:	mov	x11, xzr
  448908:	mul	x10, x11, x10
  44890c:	subs	x10, x10, #0x1
  448910:	cmp	x10, #0x0
  448914:	cset	w8, ge  // ge = tcont
  448918:	tbnz	w8, #0, 448964 <readlinkat@plt+0x45a34>
  44891c:	ldr	w8, [sp, #10292]
  448920:	mov	w9, #0xa700                	// #42752
  448924:	movk	w9, #0x76, lsl #16
  448928:	mul	w8, w8, w9
  44892c:	mov	w9, wzr
  448930:	mul	w8, w9, w8
  448934:	ldr	x10, [sp, #10752]
  448938:	add	x10, x10, w8, sxtw
  44893c:	mov	x11, xzr
  448940:	mul	x10, x11, x10
  448944:	add	x10, x10, #0x1
  448948:	lsl	x10, x10, #62
  44894c:	subs	x10, x10, #0x1
  448950:	mov	x11, #0x2                   	// #2
  448954:	mul	x10, x10, x11
  448958:	add	x10, x10, #0x1
  44895c:	str	x10, [sp, #9144]
  448960:	b	448994 <readlinkat@plt+0x45a64>
  448964:	ldr	w8, [sp, #10292]
  448968:	mov	w9, #0xa700                	// #42752
  44896c:	movk	w9, #0x76, lsl #16
  448970:	mul	w8, w8, w9
  448974:	mov	w9, wzr
  448978:	mul	w8, w9, w8
  44897c:	ldr	x10, [sp, #10752]
  448980:	add	x10, x10, w8, sxtw
  448984:	mov	x11, xzr
  448988:	mul	x10, x11, x10
  44898c:	subs	x10, x10, #0x1
  448990:	str	x10, [sp, #9144]
  448994:	ldr	x8, [sp, #9144]
  448998:	ldr	w9, [sp, #10292]
  44899c:	mov	w10, #0xa700                	// #42752
  4489a0:	movk	w10, #0x76, lsl #16
  4489a4:	mul	w9, w9, w10
  4489a8:	subs	x8, x8, w9, sxtw
  4489ac:	ldr	x11, [sp, #10752]
  4489b0:	cmp	x8, x11
  4489b4:	b.lt	448aec <readlinkat@plt+0x45bbc>  // b.tstop
  4489b8:	b	448a74 <readlinkat@plt+0x45b44>
  4489bc:	ldr	x8, [sp, #10752]
  4489c0:	cmp	x8, #0x0
  4489c4:	cset	w9, ge  // ge = tcont
  4489c8:	tbnz	w9, #0, 448a00 <readlinkat@plt+0x45ad0>
  4489cc:	ldr	w8, [sp, #10292]
  4489d0:	mov	w9, #0xa700                	// #42752
  4489d4:	movk	w9, #0x76, lsl #16
  4489d8:	mul	w8, w8, w9
  4489dc:	mov	w0, w8
  4489e0:	sxtw	x10, w0
  4489e4:	ldr	x11, [sp, #10752]
  4489e8:	ldr	w8, [sp, #10292]
  4489ec:	mul	w8, w8, w9
  4489f0:	add	x11, x11, w8, sxtw
  4489f4:	cmp	x10, x11
  4489f8:	b.le	448aec <readlinkat@plt+0x45bbc>
  4489fc:	b	448a74 <readlinkat@plt+0x45b44>
  448a00:	ldr	w8, [sp, #10292]
  448a04:	mov	w9, #0xa700                	// #42752
  448a08:	movk	w9, #0x76, lsl #16
  448a0c:	mul	w8, w8, w9
  448a10:	cmp	w8, #0x0
  448a14:	cset	w8, ge  // ge = tcont
  448a18:	tbnz	w8, #0, 448a44 <readlinkat@plt+0x45b14>
  448a1c:	ldr	x8, [sp, #10752]
  448a20:	ldr	x9, [sp, #10752]
  448a24:	ldr	w10, [sp, #10292]
  448a28:	mov	w11, #0xa700                	// #42752
  448a2c:	movk	w11, #0x76, lsl #16
  448a30:	mul	w10, w10, w11
  448a34:	add	x9, x9, w10, sxtw
  448a38:	cmp	x8, x9
  448a3c:	b.le	448aec <readlinkat@plt+0x45bbc>
  448a40:	b	448a74 <readlinkat@plt+0x45b44>
  448a44:	ldr	x8, [sp, #10752]
  448a48:	ldr	w9, [sp, #10292]
  448a4c:	mov	w10, #0xa700                	// #42752
  448a50:	movk	w10, #0x76, lsl #16
  448a54:	mul	w9, w9, w10
  448a58:	add	x8, x8, w9, sxtw
  448a5c:	ldr	w9, [sp, #10292]
  448a60:	mul	w9, w9, w10
  448a64:	mov	w0, w9
  448a68:	sxtw	x11, w0
  448a6c:	cmp	x8, x11
  448a70:	b.lt	448aec <readlinkat@plt+0x45bbc>  // b.tstop
  448a74:	ldr	x8, [sp, #10752]
  448a78:	ldr	w9, [sp, #10292]
  448a7c:	mov	w10, #0xa700                	// #42752
  448a80:	movk	w10, #0x76, lsl #16
  448a84:	mul	w9, w9, w10
  448a88:	add	x8, x8, w9, sxtw
  448a8c:	mov	x11, xzr
  448a90:	mul	x8, x11, x8
  448a94:	subs	x8, x8, #0x1
  448a98:	cmp	x8, #0x0
  448a9c:	cset	w9, ge  // ge = tcont
  448aa0:	tbnz	w9, #0, 448ac8 <readlinkat@plt+0x45b98>
  448aa4:	ldr	x8, [sp, #10752]
  448aa8:	ldr	w9, [sp, #10292]
  448aac:	mov	w10, #0xa700                	// #42752
  448ab0:	movk	w10, #0x76, lsl #16
  448ab4:	mul	w9, w9, w10
  448ab8:	add	x8, x8, w9, sxtw
  448abc:	mov	x11, #0x8000000000000000    	// #-9223372036854775808
  448ac0:	cmp	x8, x11
  448ac4:	b.lt	448aec <readlinkat@plt+0x45bbc>  // b.tstop
  448ac8:	ldr	x8, [sp, #10752]
  448acc:	ldr	w9, [sp, #10292]
  448ad0:	mov	w10, #0xa700                	// #42752
  448ad4:	movk	w10, #0x76, lsl #16
  448ad8:	mul	w9, w9, w10
  448adc:	add	x8, x8, w9, sxtw
  448ae0:	mov	x11, #0x7fffffffffffffff    	// #9223372036854775807
  448ae4:	cmp	x11, x8
  448ae8:	b.ge	448b14 <readlinkat@plt+0x45be4>  // b.tcont
  448aec:	ldr	x8, [sp, #10752]
  448af0:	ldr	w9, [sp, #10292]
  448af4:	mov	w10, #0xa700                	// #42752
  448af8:	movk	w10, #0x76, lsl #16
  448afc:	mul	w9, w9, w10
  448b00:	add	x8, x8, w9, sxtw
  448b04:	str	x8, [sp, #10280]
  448b08:	ldr	w9, [sp, #9664]
  448b0c:	tbnz	w9, #0, 448b48 <readlinkat@plt+0x45c18>
  448b10:	b	448b38 <readlinkat@plt+0x45c08>
  448b14:	ldr	x8, [sp, #10752]
  448b18:	ldr	w9, [sp, #10292]
  448b1c:	mov	w10, #0xa700                	// #42752
  448b20:	movk	w10, #0x76, lsl #16
  448b24:	mul	w9, w9, w10
  448b28:	add	x8, x8, w9, sxtw
  448b2c:	str	x8, [sp, #10280]
  448b30:	ldr	w9, [sp, #9668]
  448b34:	tbnz	w9, #0, 448b48 <readlinkat@plt+0x45c18>
  448b38:	ldr	x0, [sp, #10280]
  448b3c:	bl	443ce4 <readlinkat@plt+0x40db4>
  448b40:	tbnz	w0, #0, 448b48 <readlinkat@plt+0x45c18>
  448b44:	b	448b4c <readlinkat@plt+0x45c1c>
  448b48:	b	448bd4 <readlinkat@plt+0x45ca4>
  448b4c:	ldr	x8, [sp, #10280]
  448b50:	add	x1, sp, #0x2, lsl #12
  448b54:	add	x1, x1, #0x820
  448b58:	str	x8, [sp, #10272]
  448b5c:	ldr	x0, [sp, #10736]
  448b60:	add	x2, sp, #0x2, lsl #12
  448b64:	add	x2, x2, #0x7e8
  448b68:	bl	47557c <renameat2@@Base+0x1ce4>
  448b6c:	cbz	x0, 448bc4 <readlinkat@plt+0x45c94>
  448b70:	add	x8, sp, #0x2, lsl #12
  448b74:	add	x8, x8, #0x7e8
  448b78:	ldr	x8, [x8, #48]
  448b7c:	cbz	x8, 448bc4 <readlinkat@plt+0x45c94>
  448b80:	ldr	w8, [sp, #10248]
  448b84:	ldr	w9, [sp, #10596]
  448b88:	cmp	w8, w9
  448b8c:	b.eq	448bc4 <readlinkat@plt+0x45c94>  // b.none
  448b90:	add	x8, sp, #0x2, lsl #12
  448b94:	add	x8, x8, #0x7e8
  448b98:	ldr	x8, [x8, #48]
  448b9c:	add	x9, sp, #0x2, lsl #12
  448ba0:	add	x9, x9, #0x870
  448ba4:	str	x8, [x9, #248]
  448ba8:	mov	w10, #0x10d                 	// #269
  448bac:	str	w10, [sp, #10608]
  448bb0:	ldr	w10, [sp, #10248]
  448bb4:	str	w10, [sp, #10612]
  448bb8:	mov	x8, xzr
  448bbc:	str	x8, [x9, #264]
  448bc0:	b	448bd4 <readlinkat@plt+0x45ca4>
  448bc4:	ldr	w8, [sp, #10292]
  448bc8:	add	w8, w8, #0x1
  448bcc:	str	w8, [sp, #10292]
  448bd0:	b	445ed0 <readlinkat@plt+0x42fa0>
  448bd4:	add	x8, sp, #0x2, lsl #12
  448bd8:	add	x8, x8, #0x870
  448bdc:	ldr	x8, [x8, #232]
  448be0:	cbz	x8, 448c24 <readlinkat@plt+0x45cf4>
  448be4:	add	x8, sp, #0x2, lsl #12
  448be8:	add	x8, x8, #0x870
  448bec:	ldr	x8, [x8, #248]
  448bf0:	cbz	x8, 448c24 <readlinkat@plt+0x45cf4>
  448bf4:	add	x8, sp, #0x2, lsl #12
  448bf8:	add	x8, x8, #0x870
  448bfc:	ldr	x0, [x8, #232]
  448c00:	ldr	x1, [x8, #248]
  448c04:	bl	402bb0 <strcmp@plt>
  448c08:	cbnz	w0, 448c24 <readlinkat@plt+0x45cf4>
  448c0c:	add	x8, sp, #0x2, lsl #12
  448c10:	add	x8, x8, #0x870
  448c14:	mov	w9, #0xffffffff            	// #-1
  448c18:	str	w9, [sp, #10596]
  448c1c:	mov	x10, xzr
  448c20:	str	x10, [x8, #248]
  448c24:	add	x0, sp, #0x2, lsl #12
  448c28:	add	x0, x0, #0x870
  448c2c:	bl	41f4d0 <readlinkat@plt+0x1c5a0>
  448c30:	cbz	w0, 448c74 <readlinkat@plt+0x45d44>
  448c34:	add	x8, sp, #0x2, lsl #12
  448c38:	add	x8, x8, #0x870
  448c3c:	ldrb	w9, [x8, #217]
  448c40:	tbnz	w9, #0, 448c48 <readlinkat@plt+0x45d18>
  448c44:	b	448c70 <readlinkat@plt+0x45d40>
  448c48:	ldr	x8, [sp, #10888]
  448c4c:	ldr	x9, [sp, #10352]
  448c50:	adrp	x10, 47e000 <renameat2@@Base+0xa768>
  448c54:	add	x10, x10, #0x23b
  448c58:	adrp	x11, 47e000 <renameat2@@Base+0xa768>
  448c5c:	add	x11, x11, #0x224
  448c60:	cmp	x8, x9
  448c64:	csel	x0, x11, x10, ls  // ls = plast
  448c68:	ldr	x1, [sp, #10352]
  448c6c:	bl	443c04 <readlinkat@plt+0x40cd4>
  448c70:	b	46cd54 <readlinkat@plt+0x69e24>
  448c74:	add	x8, sp, #0x2, lsl #12
  448c78:	add	x8, x8, #0x870
  448c7c:	ldrb	w9, [x8, #217]
  448c80:	tbnz	w9, #0, 448c88 <readlinkat@plt+0x45d58>
  448c84:	b	448df8 <readlinkat@plt+0x45ec8>
  448c88:	adrp	x0, 47e000 <renameat2@@Base+0xa768>
  448c8c:	add	x0, x0, #0x263
  448c90:	bl	443c04 <readlinkat@plt+0x40cd4>
  448c94:	add	x8, sp, #0x2, lsl #12
  448c98:	add	x8, x8, #0x870
  448c9c:	ldrb	w9, [x8, #160]
  448ca0:	tbnz	w9, #0, 448ca8 <readlinkat@plt+0x45d78>
  448ca4:	b	448cc0 <readlinkat@plt+0x45d90>
  448ca8:	ldr	x8, [sp, #9656]
  448cac:	ldr	x0, [x8]
  448cb0:	adrp	x1, 47e000 <renameat2@@Base+0xa768>
  448cb4:	add	x1, x1, #0x274
  448cb8:	bl	402ef0 <fprintf@plt>
  448cbc:	b	448d70 <readlinkat@plt+0x45e40>
  448cc0:	ldr	x8, [sp, #10560]
  448cc4:	cbz	x8, 448ce0 <readlinkat@plt+0x45db0>
  448cc8:	ldr	x8, [sp, #9656]
  448ccc:	ldr	x0, [x8]
  448cd0:	adrp	x1, 47e000 <renameat2@@Base+0xa768>
  448cd4:	add	x1, x1, #0x28d
  448cd8:	bl	402ef0 <fprintf@plt>
  448cdc:	b	448d70 <readlinkat@plt+0x45e40>
  448ce0:	ldur	x8, [x29, #-48]
  448ce4:	cbz	x8, 448d5c <readlinkat@plt+0x45e2c>
  448ce8:	ldr	x8, [sp, #10736]
  448cec:	ldur	x9, [x29, #-40]
  448cf0:	cmp	x8, x9
  448cf4:	b.eq	448d14 <readlinkat@plt+0x45de4>  // b.none
  448cf8:	ldr	x8, [sp, #9656]
  448cfc:	ldr	x0, [x8]
  448d00:	ldur	x2, [x29, #-48]
  448d04:	adrp	x1, 47e000 <renameat2@@Base+0xa768>
  448d08:	add	x1, x1, #0x2a5
  448d0c:	bl	402ef0 <fprintf@plt>
  448d10:	b	448d58 <readlinkat@plt+0x45e28>
  448d14:	ldur	x0, [x29, #-48]
  448d18:	adrp	x1, 47e000 <renameat2@@Base+0xa768>
  448d1c:	add	x1, x1, #0x2bc
  448d20:	bl	402bb0 <strcmp@plt>
  448d24:	cbnz	w0, 448d40 <readlinkat@plt+0x45e10>
  448d28:	ldr	x8, [sp, #9656]
  448d2c:	ldr	x0, [x8]
  448d30:	adrp	x1, 47e000 <renameat2@@Base+0xa768>
  448d34:	add	x1, x1, #0x2c1
  448d38:	bl	402ef0 <fprintf@plt>
  448d3c:	b	448d58 <readlinkat@plt+0x45e28>
  448d40:	ldr	x8, [sp, #9656]
  448d44:	ldr	x0, [x8]
  448d48:	ldur	x2, [x29, #-48]
  448d4c:	adrp	x1, 47e000 <renameat2@@Base+0xa768>
  448d50:	add	x1, x1, #0x2e3
  448d54:	bl	402ef0 <fprintf@plt>
  448d58:	b	448d70 <readlinkat@plt+0x45e40>
  448d5c:	ldr	x8, [sp, #9656]
  448d60:	ldr	x0, [x8]
  448d64:	adrp	x1, 47e000 <renameat2@@Base+0xa768>
  448d68:	add	x1, x1, #0x2fd
  448d6c:	bl	402ef0 <fprintf@plt>
  448d70:	ldr	x8, [sp, #10536]
  448d74:	cbz	x8, 448da8 <readlinkat@plt+0x45e78>
  448d78:	ldr	x8, [sp, #10560]
  448d7c:	cbnz	x8, 448da8 <readlinkat@plt+0x45e78>
  448d80:	ldr	w8, [sp, #10372]
  448d84:	mov	w9, wzr
  448d88:	cmp	w9, w8
  448d8c:	cset	w8, ge  // ge = tcont
  448d90:	tbnz	w8, #0, 448da8 <readlinkat@plt+0x45e78>
  448d94:	ldr	x8, [sp, #9656]
  448d98:	ldr	x0, [x8]
  448d9c:	adrp	x1, 47e000 <renameat2@@Base+0xa768>
  448da0:	add	x1, x1, #0x30c
  448da4:	bl	402ef0 <fprintf@plt>
  448da8:	ldr	x8, [sp, #10560]
  448dac:	cbz	x8, 448de8 <readlinkat@plt+0x45eb8>
  448db0:	ldr	x8, [sp, #9656]
  448db4:	ldr	x0, [x8]
  448db8:	ldr	w9, [sp, #10376]
  448dbc:	str	x0, [sp, #9136]
  448dc0:	mov	w0, w9
  448dc4:	sub	x1, x29, #0xbb
  448dc8:	bl	46cd98 <readlinkat@plt+0x69e68>
  448dcc:	ldr	x8, [sp, #9136]
  448dd0:	str	x0, [sp, #9128]
  448dd4:	mov	x0, x8
  448dd8:	adrp	x1, 47e000 <renameat2@@Base+0xa768>
  448ddc:	add	x1, x1, #0x312
  448de0:	ldr	x2, [sp, #9128]
  448de4:	bl	402ef0 <fprintf@plt>
  448de8:	ldr	x8, [sp, #9656]
  448dec:	ldr	x1, [x8]
  448df0:	mov	w0, #0xa                   	// #10
  448df4:	bl	4028c0 <fputc@plt>
  448df8:	add	x8, sp, #0x2, lsl #12
  448dfc:	add	x8, x8, #0x870
  448e00:	ldrb	w9, [x8, #160]
  448e04:	tbnz	w9, #0, 448e0c <readlinkat@plt+0x45edc>
  448e08:	b	448e24 <readlinkat@plt+0x45ef4>
  448e0c:	ldur	x8, [x29, #-8]
  448e10:	add	x9, sp, #0x2, lsl #12
  448e14:	add	x9, x9, #0x870
  448e18:	ldur	q0, [x9, #88]
  448e1c:	str	q0, [x8]
  448e20:	b	46cb68 <readlinkat@plt+0x69c38>
  448e24:	ldr	x8, [sp, #10552]
  448e28:	ldr	x9, [sp, #10520]
  448e2c:	orr	x8, x8, x9
  448e30:	ldr	x9, [sp, #10528]
  448e34:	orr	x8, x8, x9
  448e38:	ldr	x9, [sp, #10544]
  448e3c:	orr	x8, x8, x9
  448e40:	ldr	x9, [sp, #10536]
  448e44:	ldr	x10, [sp, #10560]
  448e48:	add	x9, x9, x10
  448e4c:	orr	x8, x8, x9
  448e50:	mov	x9, #0x1                   	// #1
  448e54:	cmp	x9, x8
  448e58:	b.ge	448ef4 <readlinkat@plt+0x45fc4>  // b.tcont
  448e5c:	add	x8, sp, #0x2, lsl #12
  448e60:	add	x8, x8, #0x870
  448e64:	ldrb	w9, [x8, #217]
  448e68:	tbnz	w9, #0, 448e70 <readlinkat@plt+0x45f40>
  448e6c:	b	448ef0 <readlinkat@plt+0x45fc0>
  448e70:	ldr	x8, [sp, #10552]
  448e74:	cmp	x8, #0x1
  448e78:	b.le	448e88 <readlinkat@plt+0x45f58>
  448e7c:	adrp	x0, 47e000 <renameat2@@Base+0xa768>
  448e80:	add	x0, x0, #0x318
  448e84:	bl	443c04 <readlinkat@plt+0x40cd4>
  448e88:	ldr	x8, [sp, #10520]
  448e8c:	cmp	x8, #0x1
  448e90:	b.le	448ea0 <readlinkat@plt+0x45f70>
  448e94:	adrp	x0, 47e000 <renameat2@@Base+0xa768>
  448e98:	add	x0, x0, #0x339
  448e9c:	bl	443c04 <readlinkat@plt+0x40cd4>
  448ea0:	ldr	x8, [sp, #10528]
  448ea4:	cmp	x8, #0x1
  448ea8:	b.le	448eb8 <readlinkat@plt+0x45f88>
  448eac:	adrp	x0, 47e000 <renameat2@@Base+0xa768>
  448eb0:	add	x0, x0, #0x35a
  448eb4:	bl	443c04 <readlinkat@plt+0x40cd4>
  448eb8:	ldr	x8, [sp, #10544]
  448ebc:	cmp	x8, #0x1
  448ec0:	b.le	448ed0 <readlinkat@plt+0x45fa0>
  448ec4:	adrp	x0, 47e000 <renameat2@@Base+0xa768>
  448ec8:	add	x0, x0, #0x37b
  448ecc:	bl	443c04 <readlinkat@plt+0x40cd4>
  448ed0:	ldr	x8, [sp, #10536]
  448ed4:	ldr	x9, [sp, #10560]
  448ed8:	add	x8, x8, x9
  448edc:	cmp	x8, #0x1
  448ee0:	b.le	448ef0 <readlinkat@plt+0x45fc0>
  448ee4:	adrp	x0, 47e000 <renameat2@@Base+0xa768>
  448ee8:	add	x0, x0, #0x3a7
  448eec:	bl	443c04 <readlinkat@plt+0x40cd4>
  448ef0:	b	46cd54 <readlinkat@plt+0x69e24>
  448ef4:	add	x8, sp, #0x2, lsl #12
  448ef8:	add	x8, x8, #0x870
  448efc:	ldrb	w9, [x8, #217]
  448f00:	sub	x8, x29, #0x68
  448f04:	add	x2, x8, #0x14
  448f08:	ldr	x8, [sp, #9680]
  448f0c:	ldr	q0, [x8, #192]
  448f10:	add	x0, sp, #0x2, lsl #12
  448f14:	add	x0, x0, #0x7d0
  448f18:	str	q0, [x8]
  448f1c:	ldr	x10, [sp, #10400]
  448f20:	str	x10, [sp, #10208]
  448f24:	and	w1, w9, #0x1
  448f28:	bl	46cf34 <readlinkat@plt+0x6a004>
  448f2c:	tbnz	w0, #0, 448f34 <readlinkat@plt+0x46004>
  448f30:	b	44c410 <readlinkat@plt+0x494e0>
  448f34:	ldr	w8, [sp, #9668]
  448f38:	tbnz	w8, #0, 448f40 <readlinkat@plt+0x46010>
  448f3c:	b	4494fc <readlinkat@plt+0x465cc>
  448f40:	ldr	w8, [sp, #9668]
  448f44:	tbnz	w8, #0, 448f4c <readlinkat@plt+0x4601c>
  448f48:	b	449280 <readlinkat@plt+0x46350>
  448f4c:	ldr	x8, [sp, #10408]
  448f50:	lsl	w8, w8, #24
  448f54:	asr	w8, w8, #24
  448f58:	mov	w9, wzr
  448f5c:	add	w8, w8, #0x0
  448f60:	mul	w8, w9, w8
  448f64:	subs	w8, w8, #0x1
  448f68:	cmp	w8, #0x0
  448f6c:	cset	w8, ge  // ge = tcont
  448f70:	tbnz	w8, #0, 448fb0 <readlinkat@plt+0x46080>
  448f74:	ldr	x8, [sp, #10408]
  448f78:	lsl	w8, w8, #24
  448f7c:	asr	w8, w8, #24
  448f80:	mov	w9, wzr
  448f84:	add	w8, w8, #0x0
  448f88:	mul	w8, w9, w8
  448f8c:	add	w8, w8, #0x1
  448f90:	lsl	w8, w8, #30
  448f94:	subs	w8, w8, #0x1
  448f98:	mov	w9, #0x2                   	// #2
  448f9c:	mul	w8, w8, w9
  448fa0:	add	w8, w8, #0x1
  448fa4:	mvn	w8, w8
  448fa8:	str	w8, [sp, #9124]
  448fac:	b	448fd0 <readlinkat@plt+0x460a0>
  448fb0:	ldr	x8, [sp, #10408]
  448fb4:	lsl	w8, w8, #24
  448fb8:	asr	w8, w8, #24
  448fbc:	mov	w9, wzr
  448fc0:	add	w8, w8, #0x0
  448fc4:	mul	w8, w9, w8
  448fc8:	add	w8, w8, #0x0
  448fcc:	str	w8, [sp, #9124]
  448fd0:	ldr	w8, [sp, #9124]
  448fd4:	cmp	w8, #0x0
  448fd8:	cset	w8, ge  // ge = tcont
  448fdc:	tbnz	w8, #0, 44913c <readlinkat@plt+0x4620c>
  448fe0:	ldr	w8, [sp, #9664]
  448fe4:	tbnz	w8, #0, 448fec <readlinkat@plt+0x460bc>
  448fe8:	b	44909c <readlinkat@plt+0x4616c>
  448fec:	ldr	x8, [sp, #10408]
  448ff0:	lsl	w8, w8, #24
  448ff4:	mov	x9, #0x18                  	// #24
  448ff8:	asr	w8, w8, w9
  448ffc:	ldr	x10, [sp, #10408]
  449000:	lsl	w9, w10, #24
  449004:	asr	w9, w9, #24
  449008:	mov	w10, wzr
  44900c:	add	w9, w9, #0x0
  449010:	mul	w9, w10, w9
  449014:	subs	w9, w9, #0x1
  449018:	cmp	w9, #0x0
  44901c:	cset	w9, ge  // ge = tcont
  449020:	str	w8, [sp, #9120]
  449024:	tbnz	w9, #0, 449064 <readlinkat@plt+0x46134>
  449028:	ldr	x8, [sp, #10408]
  44902c:	lsl	w8, w8, #24
  449030:	asr	w8, w8, #24
  449034:	mov	w9, wzr
  449038:	add	w8, w8, #0x0
  44903c:	mul	w8, w9, w8
  449040:	add	w8, w8, #0x1
  449044:	lsl	w8, w8, #30
  449048:	subs	w8, w8, #0x1
  44904c:	mov	w9, #0x2                   	// #2
  449050:	mul	w8, w8, w9
  449054:	add	w8, w8, #0x1
  449058:	mvn	w8, w8
  44905c:	str	w8, [sp, #9116]
  449060:	b	449084 <readlinkat@plt+0x46154>
  449064:	ldr	x8, [sp, #10408]
  449068:	lsl	w8, w8, #24
  44906c:	asr	w8, w8, #24
  449070:	mov	w9, wzr
  449074:	add	w8, w8, #0x0
  449078:	mul	w8, w9, w8
  44907c:	add	w8, w8, #0x0
  449080:	str	w8, [sp, #9116]
  449084:	ldr	w8, [sp, #9116]
  449088:	add	w8, w8, #0x1
  44908c:	ldr	w9, [sp, #9120]
  449090:	cmp	w9, w8
  449094:	b.lt	449228 <readlinkat@plt+0x462f8>  // b.tstop
  449098:	b	4491c8 <readlinkat@plt+0x46298>
  44909c:	ldr	x8, [sp, #10408]
  4490a0:	lsl	w8, w8, #24
  4490a4:	asr	w8, w8, #24
  4490a8:	mov	w9, wzr
  4490ac:	add	w8, w8, #0x0
  4490b0:	mul	w8, w9, w8
  4490b4:	subs	w8, w8, #0x1
  4490b8:	cmp	w8, #0x0
  4490bc:	cset	w8, ge  // ge = tcont
  4490c0:	tbnz	w8, #0, 4490fc <readlinkat@plt+0x461cc>
  4490c4:	ldr	x8, [sp, #10408]
  4490c8:	lsl	w8, w8, #24
  4490cc:	asr	w8, w8, #24
  4490d0:	mov	w9, wzr
  4490d4:	add	w8, w8, #0x0
  4490d8:	mul	w8, w9, w8
  4490dc:	add	w8, w8, #0x1
  4490e0:	lsl	w8, w8, #30
  4490e4:	subs	w8, w8, #0x1
  4490e8:	mov	w9, #0x2                   	// #2
  4490ec:	mul	w8, w8, w9
  4490f0:	add	w8, w8, #0x1
  4490f4:	str	w8, [sp, #9112]
  4490f8:	b	44911c <readlinkat@plt+0x461ec>
  4490fc:	ldr	x8, [sp, #10408]
  449100:	lsl	w8, w8, #24
  449104:	asr	w8, w8, #24
  449108:	mov	w9, wzr
  44910c:	add	w8, w8, #0x0
  449110:	mul	w8, w9, w8
  449114:	subs	w8, w8, #0x1
  449118:	str	w8, [sp, #9112]
  44911c:	ldr	w8, [sp, #9112]
  449120:	add	w8, w8, #0x1
  449124:	ldr	x9, [sp, #10408]
  449128:	lsl	w9, w9, #24
  44912c:	asr	w9, w9, #24
  449130:	cmp	w8, w9
  449134:	b.lt	449228 <readlinkat@plt+0x462f8>  // b.tstop
  449138:	b	4491c8 <readlinkat@plt+0x46298>
  44913c:	ldr	x8, [sp, #10408]
  449140:	lsl	w8, w8, #24
  449144:	asr	w8, w8, #24
  449148:	cmp	w8, #0x0
  44914c:	cset	w8, ge  // ge = tcont
  449150:	tbnz	w8, #0, 449174 <readlinkat@plt+0x46244>
  449154:	ldr	x8, [sp, #10408]
  449158:	lsl	w8, w8, #24
  44915c:	asr	w8, w8, #24
  449160:	mov	w9, #0xffffffff            	// #-1
  449164:	subs	w8, w8, #0x1
  449168:	cmp	w9, w8
  44916c:	b.le	449228 <readlinkat@plt+0x462f8>
  449170:	b	4491c8 <readlinkat@plt+0x46298>
  449174:	ldr	w8, [sp, #9664]
  449178:	tbnz	w8, #0, 449180 <readlinkat@plt+0x46250>
  44917c:	b	4491ac <readlinkat@plt+0x4627c>
  449180:	ldr	x8, [sp, #10408]
  449184:	lsl	w8, w8, #24
  449188:	mov	x9, #0x18                  	// #24
  44918c:	asr	w8, w8, w9
  449190:	ldr	x10, [sp, #10408]
  449194:	lsl	w9, w10, #24
  449198:	asr	w9, w9, #24
  44919c:	subs	w9, w9, #0x1
  4491a0:	cmp	w8, w9
  4491a4:	b.le	449228 <readlinkat@plt+0x462f8>
  4491a8:	b	4491c8 <readlinkat@plt+0x46298>
  4491ac:	ldr	x8, [sp, #10408]
  4491b0:	lsl	w8, w8, #24
  4491b4:	asr	w8, w8, #24
  4491b8:	mov	w9, #0xffffffff            	// #-1
  4491bc:	subs	w8, w8, #0x1
  4491c0:	cmp	w8, w9
  4491c4:	b.lt	449228 <readlinkat@plt+0x462f8>  // b.tstop
  4491c8:	ldr	x8, [sp, #10408]
  4491cc:	lsl	w8, w8, #24
  4491d0:	asr	w8, w8, #24
  4491d4:	subs	w8, w8, #0x1
  4491d8:	mov	w9, wzr
  4491dc:	mul	w8, w9, w8
  4491e0:	subs	w8, w8, #0x1
  4491e4:	cmp	w8, #0x0
  4491e8:	cset	w8, ge  // ge = tcont
  4491ec:	tbnz	w8, #0, 44920c <readlinkat@plt+0x462dc>
  4491f0:	ldr	x8, [sp, #10408]
  4491f4:	lsl	w8, w8, #24
  4491f8:	asr	w8, w8, #24
  4491fc:	subs	w8, w8, #0x1
  449200:	mov	w9, #0xffffff80            	// #-128
  449204:	cmp	w8, w9
  449208:	b.lt	449228 <readlinkat@plt+0x462f8>  // b.tstop
  44920c:	ldr	x8, [sp, #10408]
  449210:	lsl	w8, w8, #24
  449214:	asr	w8, w8, #24
  449218:	subs	w8, w8, #0x1
  44921c:	mov	w9, #0x7f                  	// #127
  449220:	cmp	w9, w8
  449224:	b.ge	449254 <readlinkat@plt+0x46324>  // b.tcont
  449228:	ldr	x8, [sp, #10408]
  44922c:	lsl	w8, w8, #24
  449230:	mov	x9, #0x18                  	// #24
  449234:	asr	w8, w8, w9
  449238:	subs	w8, w8, #0x1
  44923c:	lsl	w8, w8, #24
  449240:	asr	w8, w8, #24
  449244:	stur	w8, [x29, #-88]
  449248:	ldr	w8, [sp, #9664]
  44924c:	tbnz	w8, #0, 44c410 <readlinkat@plt+0x494e0>
  449250:	b	44a994 <readlinkat@plt+0x47a64>
  449254:	ldr	x8, [sp, #10408]
  449258:	lsl	w8, w8, #24
  44925c:	mov	x9, #0x18                  	// #24
  449260:	asr	w8, w8, w9
  449264:	subs	w8, w8, #0x1
  449268:	lsl	w8, w8, #24
  44926c:	asr	w8, w8, #24
  449270:	stur	w8, [x29, #-88]
  449274:	ldr	w8, [sp, #9668]
  449278:	tbnz	w8, #0, 44c410 <readlinkat@plt+0x494e0>
  44927c:	b	44a994 <readlinkat@plt+0x47a64>
  449280:	ldr	x8, [sp, #10408]
  449284:	mov	x9, xzr
  449288:	add	x8, x8, #0x0
  44928c:	mul	x8, x9, x8
  449290:	subs	x8, x8, #0x1
  449294:	cmp	x8, #0x0
  449298:	cset	w10, ge  // ge = tcont
  44929c:	tbnz	w10, #0, 4492d4 <readlinkat@plt+0x463a4>
  4492a0:	ldr	x8, [sp, #10408]
  4492a4:	mov	x9, xzr
  4492a8:	add	x8, x8, #0x0
  4492ac:	mul	x8, x9, x8
  4492b0:	add	x8, x8, #0x1
  4492b4:	lsl	x8, x8, #62
  4492b8:	subs	x8, x8, #0x1
  4492bc:	mov	x9, #0x2                   	// #2
  4492c0:	mul	x8, x8, x9
  4492c4:	add	x8, x8, #0x1
  4492c8:	mvn	x8, x8
  4492cc:	str	x8, [sp, #9104]
  4492d0:	b	4492ec <readlinkat@plt+0x463bc>
  4492d4:	ldr	x8, [sp, #10408]
  4492d8:	mov	x9, xzr
  4492dc:	add	x8, x8, #0x0
  4492e0:	mul	x8, x9, x8
  4492e4:	add	x8, x8, #0x0
  4492e8:	str	x8, [sp, #9104]
  4492ec:	ldr	x8, [sp, #9104]
  4492f0:	cmp	x8, #0x0
  4492f4:	cset	w9, ge  // ge = tcont
  4492f8:	tbnz	w9, #0, 449414 <readlinkat@plt+0x464e4>
  4492fc:	ldr	w8, [sp, #9664]
  449300:	tbnz	w8, #0, 449308 <readlinkat@plt+0x463d8>
  449304:	b	449394 <readlinkat@plt+0x46464>
  449308:	ldr	x8, [sp, #10408]
  44930c:	ldr	x9, [sp, #10408]
  449310:	mov	x10, xzr
  449314:	add	x9, x9, #0x0
  449318:	mul	x9, x10, x9
  44931c:	subs	x9, x9, #0x1
  449320:	cmp	x9, #0x0
  449324:	cset	w11, ge  // ge = tcont
  449328:	str	x8, [sp, #9096]
  44932c:	tbnz	w11, #0, 449364 <readlinkat@plt+0x46434>
  449330:	ldr	x8, [sp, #10408]
  449334:	mov	x9, xzr
  449338:	add	x8, x8, #0x0
  44933c:	mul	x8, x9, x8
  449340:	add	x8, x8, #0x1
  449344:	lsl	x8, x8, #62
  449348:	subs	x8, x8, #0x1
  44934c:	mov	x9, #0x2                   	// #2
  449350:	mul	x8, x8, x9
  449354:	add	x8, x8, #0x1
  449358:	mvn	x8, x8
  44935c:	str	x8, [sp, #9088]
  449360:	b	44937c <readlinkat@plt+0x4644c>
  449364:	ldr	x8, [sp, #10408]
  449368:	mov	x9, xzr
  44936c:	add	x8, x8, #0x0
  449370:	mul	x8, x9, x8
  449374:	add	x8, x8, #0x0
  449378:	str	x8, [sp, #9088]
  44937c:	ldr	x8, [sp, #9088]
  449380:	add	x8, x8, #0x1
  449384:	ldr	x9, [sp, #9096]
  449388:	cmp	x9, x8
  44938c:	b.lt	4494bc <readlinkat@plt+0x4658c>  // b.tstop
  449390:	b	449474 <readlinkat@plt+0x46544>
  449394:	ldr	x8, [sp, #10408]
  449398:	mov	x9, xzr
  44939c:	add	x8, x8, #0x0
  4493a0:	mul	x8, x9, x8
  4493a4:	subs	x8, x8, #0x1
  4493a8:	cmp	x8, #0x0
  4493ac:	cset	w10, ge  // ge = tcont
  4493b0:	tbnz	w10, #0, 4493e4 <readlinkat@plt+0x464b4>
  4493b4:	ldr	x8, [sp, #10408]
  4493b8:	mov	x9, xzr
  4493bc:	add	x8, x8, #0x0
  4493c0:	mul	x8, x9, x8
  4493c4:	add	x8, x8, #0x1
  4493c8:	lsl	x8, x8, #62
  4493cc:	subs	x8, x8, #0x1
  4493d0:	mov	x9, #0x2                   	// #2
  4493d4:	mul	x8, x8, x9
  4493d8:	add	x8, x8, #0x1
  4493dc:	str	x8, [sp, #9080]
  4493e0:	b	4493fc <readlinkat@plt+0x464cc>
  4493e4:	ldr	x8, [sp, #10408]
  4493e8:	mov	x9, xzr
  4493ec:	add	x8, x8, #0x0
  4493f0:	mul	x8, x9, x8
  4493f4:	subs	x8, x8, #0x1
  4493f8:	str	x8, [sp, #9080]
  4493fc:	ldr	x8, [sp, #9080]
  449400:	add	x8, x8, #0x1
  449404:	ldr	x9, [sp, #10408]
  449408:	cmp	x8, x9
  44940c:	b.lt	4494bc <readlinkat@plt+0x4658c>  // b.tstop
  449410:	b	449474 <readlinkat@plt+0x46544>
  449414:	ldr	x8, [sp, #10408]
  449418:	cmp	x8, #0x0
  44941c:	cset	w9, ge  // ge = tcont
  449420:	tbnz	w9, #0, 44943c <readlinkat@plt+0x4650c>
  449424:	ldr	x8, [sp, #10408]
  449428:	mov	x9, #0xffffffffffffffff    	// #-1
  44942c:	subs	x8, x8, #0x1
  449430:	cmp	x9, x8
  449434:	b.le	4494bc <readlinkat@plt+0x4658c>
  449438:	b	449474 <readlinkat@plt+0x46544>
  44943c:	ldr	w8, [sp, #9664]
  449440:	tbnz	w8, #0, 449448 <readlinkat@plt+0x46518>
  449444:	b	449460 <readlinkat@plt+0x46530>
  449448:	ldr	x8, [sp, #10408]
  44944c:	ldr	x9, [sp, #10408]
  449450:	subs	x9, x9, #0x1
  449454:	cmp	x8, x9
  449458:	b.le	4494bc <readlinkat@plt+0x4658c>
  44945c:	b	449474 <readlinkat@plt+0x46544>
  449460:	ldr	x8, [sp, #10408]
  449464:	mov	x9, #0xffffffffffffffff    	// #-1
  449468:	subs	x8, x8, #0x1
  44946c:	cmp	x8, x9
  449470:	b.lt	4494bc <readlinkat@plt+0x4658c>  // b.tstop
  449474:	ldr	x8, [sp, #10408]
  449478:	subs	x8, x8, #0x1
  44947c:	mov	x9, xzr
  449480:	mul	x8, x9, x8
  449484:	subs	x8, x8, #0x1
  449488:	cmp	x8, #0x0
  44948c:	cset	w10, ge  // ge = tcont
  449490:	tbnz	w10, #0, 4494a8 <readlinkat@plt+0x46578>
  449494:	ldr	x8, [sp, #10408]
  449498:	subs	x8, x8, #0x1
  44949c:	mov	x9, #0xffffffffffffff80    	// #-128
  4494a0:	cmp	x8, x9
  4494a4:	b.lt	4494bc <readlinkat@plt+0x4658c>  // b.tstop
  4494a8:	ldr	x8, [sp, #10408]
  4494ac:	subs	x8, x8, #0x1
  4494b0:	mov	x9, #0x7f                  	// #127
  4494b4:	cmp	x9, x8
  4494b8:	b.ge	4494dc <readlinkat@plt+0x465ac>  // b.tcont
  4494bc:	ldr	x8, [sp, #10408]
  4494c0:	subs	w8, w8, #0x1
  4494c4:	lsl	w8, w8, #24
  4494c8:	asr	w8, w8, #24
  4494cc:	stur	w8, [x29, #-88]
  4494d0:	ldr	w8, [sp, #9664]
  4494d4:	tbnz	w8, #0, 44c410 <readlinkat@plt+0x494e0>
  4494d8:	b	44a994 <readlinkat@plt+0x47a64>
  4494dc:	ldr	x8, [sp, #10408]
  4494e0:	subs	w8, w8, #0x1
  4494e4:	lsl	w8, w8, #24
  4494e8:	asr	w8, w8, #24
  4494ec:	stur	w8, [x29, #-88]
  4494f0:	ldr	w8, [sp, #9668]
  4494f4:	tbnz	w8, #0, 44c410 <readlinkat@plt+0x494e0>
  4494f8:	b	44a994 <readlinkat@plt+0x47a64>
  4494fc:	ldr	w8, [sp, #9668]
  449500:	tbnz	w8, #0, 449508 <readlinkat@plt+0x465d8>
  449504:	b	449ad4 <readlinkat@plt+0x46ba4>
  449508:	ldr	w8, [sp, #9668]
  44950c:	tbnz	w8, #0, 449514 <readlinkat@plt+0x465e4>
  449510:	b	449850 <readlinkat@plt+0x46920>
  449514:	ldr	x8, [sp, #10408]
  449518:	lsl	w8, w8, #16
  44951c:	asr	w8, w8, #16
  449520:	mov	w9, wzr
  449524:	add	w8, w8, #0x0
  449528:	mul	w8, w9, w8
  44952c:	subs	w8, w8, #0x1
  449530:	cmp	w8, #0x0
  449534:	cset	w8, ge  // ge = tcont
  449538:	tbnz	w8, #0, 449578 <readlinkat@plt+0x46648>
  44953c:	ldr	x8, [sp, #10408]
  449540:	lsl	w8, w8, #16
  449544:	asr	w8, w8, #16
  449548:	mov	w9, wzr
  44954c:	add	w8, w8, #0x0
  449550:	mul	w8, w9, w8
  449554:	add	w8, w8, #0x1
  449558:	lsl	w8, w8, #30
  44955c:	subs	w8, w8, #0x1
  449560:	mov	w9, #0x2                   	// #2
  449564:	mul	w8, w8, w9
  449568:	add	w8, w8, #0x1
  44956c:	mvn	w8, w8
  449570:	str	w8, [sp, #9076]
  449574:	b	449598 <readlinkat@plt+0x46668>
  449578:	ldr	x8, [sp, #10408]
  44957c:	lsl	w8, w8, #16
  449580:	asr	w8, w8, #16
  449584:	mov	w9, wzr
  449588:	add	w8, w8, #0x0
  44958c:	mul	w8, w9, w8
  449590:	add	w8, w8, #0x0
  449594:	str	w8, [sp, #9076]
  449598:	ldr	w8, [sp, #9076]
  44959c:	cmp	w8, #0x0
  4495a0:	cset	w8, ge  // ge = tcont
  4495a4:	tbnz	w8, #0, 449704 <readlinkat@plt+0x467d4>
  4495a8:	ldr	w8, [sp, #9664]
  4495ac:	tbnz	w8, #0, 4495b4 <readlinkat@plt+0x46684>
  4495b0:	b	449664 <readlinkat@plt+0x46734>
  4495b4:	ldr	x8, [sp, #10408]
  4495b8:	lsl	w8, w8, #16
  4495bc:	mov	x9, #0x10                  	// #16
  4495c0:	asr	w8, w8, w9
  4495c4:	ldr	x10, [sp, #10408]
  4495c8:	lsl	w9, w10, #16
  4495cc:	asr	w9, w9, #16
  4495d0:	mov	w10, wzr
  4495d4:	add	w9, w9, #0x0
  4495d8:	mul	w9, w10, w9
  4495dc:	subs	w9, w9, #0x1
  4495e0:	cmp	w9, #0x0
  4495e4:	cset	w9, ge  // ge = tcont
  4495e8:	str	w8, [sp, #9072]
  4495ec:	tbnz	w9, #0, 44962c <readlinkat@plt+0x466fc>
  4495f0:	ldr	x8, [sp, #10408]
  4495f4:	lsl	w8, w8, #16
  4495f8:	asr	w8, w8, #16
  4495fc:	mov	w9, wzr
  449600:	add	w8, w8, #0x0
  449604:	mul	w8, w9, w8
  449608:	add	w8, w8, #0x1
  44960c:	lsl	w8, w8, #30
  449610:	subs	w8, w8, #0x1
  449614:	mov	w9, #0x2                   	// #2
  449618:	mul	w8, w8, w9
  44961c:	add	w8, w8, #0x1
  449620:	mvn	w8, w8
  449624:	str	w8, [sp, #9068]
  449628:	b	44964c <readlinkat@plt+0x4671c>
  44962c:	ldr	x8, [sp, #10408]
  449630:	lsl	w8, w8, #16
  449634:	asr	w8, w8, #16
  449638:	mov	w9, wzr
  44963c:	add	w8, w8, #0x0
  449640:	mul	w8, w9, w8
  449644:	add	w8, w8, #0x0
  449648:	str	w8, [sp, #9068]
  44964c:	ldr	w8, [sp, #9068]
  449650:	add	w8, w8, #0x1
  449654:	ldr	w9, [sp, #9072]
  449658:	cmp	w9, w8
  44965c:	b.lt	4497f0 <readlinkat@plt+0x468c0>  // b.tstop
  449660:	b	449790 <readlinkat@plt+0x46860>
  449664:	ldr	x8, [sp, #10408]
  449668:	lsl	w8, w8, #16
  44966c:	asr	w8, w8, #16
  449670:	mov	w9, wzr
  449674:	add	w8, w8, #0x0
  449678:	mul	w8, w9, w8
  44967c:	subs	w8, w8, #0x1
  449680:	cmp	w8, #0x0
  449684:	cset	w8, ge  // ge = tcont
  449688:	tbnz	w8, #0, 4496c4 <readlinkat@plt+0x46794>
  44968c:	ldr	x8, [sp, #10408]
  449690:	lsl	w8, w8, #16
  449694:	asr	w8, w8, #16
  449698:	mov	w9, wzr
  44969c:	add	w8, w8, #0x0
  4496a0:	mul	w8, w9, w8
  4496a4:	add	w8, w8, #0x1
  4496a8:	lsl	w8, w8, #30
  4496ac:	subs	w8, w8, #0x1
  4496b0:	mov	w9, #0x2                   	// #2
  4496b4:	mul	w8, w8, w9
  4496b8:	add	w8, w8, #0x1
  4496bc:	str	w8, [sp, #9064]
  4496c0:	b	4496e4 <readlinkat@plt+0x467b4>
  4496c4:	ldr	x8, [sp, #10408]
  4496c8:	lsl	w8, w8, #16
  4496cc:	asr	w8, w8, #16
  4496d0:	mov	w9, wzr
  4496d4:	add	w8, w8, #0x0
  4496d8:	mul	w8, w9, w8
  4496dc:	subs	w8, w8, #0x1
  4496e0:	str	w8, [sp, #9064]
  4496e4:	ldr	w8, [sp, #9064]
  4496e8:	add	w8, w8, #0x1
  4496ec:	ldr	x9, [sp, #10408]
  4496f0:	lsl	w9, w9, #16
  4496f4:	asr	w9, w9, #16
  4496f8:	cmp	w8, w9
  4496fc:	b.lt	4497f0 <readlinkat@plt+0x468c0>  // b.tstop
  449700:	b	449790 <readlinkat@plt+0x46860>
  449704:	ldr	x8, [sp, #10408]
  449708:	lsl	w8, w8, #16
  44970c:	asr	w8, w8, #16
  449710:	cmp	w8, #0x0
  449714:	cset	w8, ge  // ge = tcont
  449718:	tbnz	w8, #0, 44973c <readlinkat@plt+0x4680c>
  44971c:	ldr	x8, [sp, #10408]
  449720:	lsl	w8, w8, #16
  449724:	asr	w8, w8, #16
  449728:	mov	w9, #0xffffffff            	// #-1
  44972c:	subs	w8, w8, #0x1
  449730:	cmp	w9, w8
  449734:	b.le	4497f0 <readlinkat@plt+0x468c0>
  449738:	b	449790 <readlinkat@plt+0x46860>
  44973c:	ldr	w8, [sp, #9664]
  449740:	tbnz	w8, #0, 449748 <readlinkat@plt+0x46818>
  449744:	b	449774 <readlinkat@plt+0x46844>
  449748:	ldr	x8, [sp, #10408]
  44974c:	lsl	w8, w8, #16
  449750:	mov	x9, #0x10                  	// #16
  449754:	asr	w8, w8, w9
  449758:	ldr	x10, [sp, #10408]
  44975c:	lsl	w9, w10, #16
  449760:	asr	w9, w9, #16
  449764:	subs	w9, w9, #0x1
  449768:	cmp	w8, w9
  44976c:	b.le	4497f0 <readlinkat@plt+0x468c0>
  449770:	b	449790 <readlinkat@plt+0x46860>
  449774:	ldr	x8, [sp, #10408]
  449778:	lsl	w8, w8, #16
  44977c:	asr	w8, w8, #16
  449780:	mov	w9, #0xffffffff            	// #-1
  449784:	subs	w8, w8, #0x1
  449788:	cmp	w8, w9
  44978c:	b.lt	4497f0 <readlinkat@plt+0x468c0>  // b.tstop
  449790:	ldr	x8, [sp, #10408]
  449794:	lsl	w8, w8, #16
  449798:	asr	w8, w8, #16
  44979c:	subs	w8, w8, #0x1
  4497a0:	mov	w9, wzr
  4497a4:	mul	w8, w9, w8
  4497a8:	subs	w8, w8, #0x1
  4497ac:	cmp	w8, #0x0
  4497b0:	cset	w8, ge  // ge = tcont
  4497b4:	tbnz	w8, #0, 4497d4 <readlinkat@plt+0x468a4>
  4497b8:	ldr	x8, [sp, #10408]
  4497bc:	lsl	w8, w8, #16
  4497c0:	asr	w8, w8, #16
  4497c4:	subs	w8, w8, #0x1
  4497c8:	mov	w9, #0xffff8000            	// #-32768
  4497cc:	cmp	w8, w9
  4497d0:	b.lt	4497f0 <readlinkat@plt+0x468c0>  // b.tstop
  4497d4:	ldr	x8, [sp, #10408]
  4497d8:	lsl	w8, w8, #16
  4497dc:	asr	w8, w8, #16
  4497e0:	subs	w8, w8, #0x1
  4497e4:	mov	w9, #0x7fff                	// #32767
  4497e8:	cmp	w9, w8
  4497ec:	b.ge	449820 <readlinkat@plt+0x468f0>  // b.tcont
  4497f0:	ldr	x8, [sp, #10408]
  4497f4:	lsl	w8, w8, #16
  4497f8:	mov	x9, #0x10                  	// #16
  4497fc:	mov	x0, x9
  449800:	asr	w8, w8, w0
  449804:	subs	w8, w8, #0x1
  449808:	lsl	w8, w8, #16
  44980c:	asr	w8, w8, w9
  449810:	stur	w8, [x29, #-88]
  449814:	ldr	w8, [sp, #9664]
  449818:	tbnz	w8, #0, 44c410 <readlinkat@plt+0x494e0>
  44981c:	b	44a994 <readlinkat@plt+0x47a64>
  449820:	ldr	x8, [sp, #10408]
  449824:	lsl	w8, w8, #16
  449828:	mov	x9, #0x10                  	// #16
  44982c:	mov	x0, x9
  449830:	asr	w8, w8, w0
  449834:	subs	w8, w8, #0x1
  449838:	lsl	w8, w8, #16
  44983c:	asr	w8, w8, w9
  449840:	stur	w8, [x29, #-88]
  449844:	ldr	w8, [sp, #9668]
  449848:	tbnz	w8, #0, 44c410 <readlinkat@plt+0x494e0>
  44984c:	b	44a994 <readlinkat@plt+0x47a64>
  449850:	ldr	x8, [sp, #10408]
  449854:	mov	x9, xzr
  449858:	add	x8, x8, #0x0
  44985c:	mul	x8, x9, x8
  449860:	subs	x8, x8, #0x1
  449864:	cmp	x8, #0x0
  449868:	cset	w10, ge  // ge = tcont
  44986c:	tbnz	w10, #0, 4498a4 <readlinkat@plt+0x46974>
  449870:	ldr	x8, [sp, #10408]
  449874:	mov	x9, xzr
  449878:	add	x8, x8, #0x0
  44987c:	mul	x8, x9, x8
  449880:	add	x8, x8, #0x1
  449884:	lsl	x8, x8, #62
  449888:	subs	x8, x8, #0x1
  44988c:	mov	x9, #0x2                   	// #2
  449890:	mul	x8, x8, x9
  449894:	add	x8, x8, #0x1
  449898:	mvn	x8, x8
  44989c:	str	x8, [sp, #9056]
  4498a0:	b	4498bc <readlinkat@plt+0x4698c>
  4498a4:	ldr	x8, [sp, #10408]
  4498a8:	mov	x9, xzr
  4498ac:	add	x8, x8, #0x0
  4498b0:	mul	x8, x9, x8
  4498b4:	add	x8, x8, #0x0
  4498b8:	str	x8, [sp, #9056]
  4498bc:	ldr	x8, [sp, #9056]
  4498c0:	cmp	x8, #0x0
  4498c4:	cset	w9, ge  // ge = tcont
  4498c8:	tbnz	w9, #0, 4499e4 <readlinkat@plt+0x46ab4>
  4498cc:	ldr	w8, [sp, #9664]
  4498d0:	tbnz	w8, #0, 4498d8 <readlinkat@plt+0x469a8>
  4498d4:	b	449964 <readlinkat@plt+0x46a34>
  4498d8:	ldr	x8, [sp, #10408]
  4498dc:	ldr	x9, [sp, #10408]
  4498e0:	mov	x10, xzr
  4498e4:	add	x9, x9, #0x0
  4498e8:	mul	x9, x10, x9
  4498ec:	subs	x9, x9, #0x1
  4498f0:	cmp	x9, #0x0
  4498f4:	cset	w11, ge  // ge = tcont
  4498f8:	str	x8, [sp, #9048]
  4498fc:	tbnz	w11, #0, 449934 <readlinkat@plt+0x46a04>
  449900:	ldr	x8, [sp, #10408]
  449904:	mov	x9, xzr
  449908:	add	x8, x8, #0x0
  44990c:	mul	x8, x9, x8
  449910:	add	x8, x8, #0x1
  449914:	lsl	x8, x8, #62
  449918:	subs	x8, x8, #0x1
  44991c:	mov	x9, #0x2                   	// #2
  449920:	mul	x8, x8, x9
  449924:	add	x8, x8, #0x1
  449928:	mvn	x8, x8
  44992c:	str	x8, [sp, #9040]
  449930:	b	44994c <readlinkat@plt+0x46a1c>
  449934:	ldr	x8, [sp, #10408]
  449938:	mov	x9, xzr
  44993c:	add	x8, x8, #0x0
  449940:	mul	x8, x9, x8
  449944:	add	x8, x8, #0x0
  449948:	str	x8, [sp, #9040]
  44994c:	ldr	x8, [sp, #9040]
  449950:	add	x8, x8, #0x1
  449954:	ldr	x9, [sp, #9048]
  449958:	cmp	x9, x8
  44995c:	b.lt	449a8c <readlinkat@plt+0x46b5c>  // b.tstop
  449960:	b	449a44 <readlinkat@plt+0x46b14>
  449964:	ldr	x8, [sp, #10408]
  449968:	mov	x9, xzr
  44996c:	add	x8, x8, #0x0
  449970:	mul	x8, x9, x8
  449974:	subs	x8, x8, #0x1
  449978:	cmp	x8, #0x0
  44997c:	cset	w10, ge  // ge = tcont
  449980:	tbnz	w10, #0, 4499b4 <readlinkat@plt+0x46a84>
  449984:	ldr	x8, [sp, #10408]
  449988:	mov	x9, xzr
  44998c:	add	x8, x8, #0x0
  449990:	mul	x8, x9, x8
  449994:	add	x8, x8, #0x1
  449998:	lsl	x8, x8, #62
  44999c:	subs	x8, x8, #0x1
  4499a0:	mov	x9, #0x2                   	// #2
  4499a4:	mul	x8, x8, x9
  4499a8:	add	x8, x8, #0x1
  4499ac:	str	x8, [sp, #9032]
  4499b0:	b	4499cc <readlinkat@plt+0x46a9c>
  4499b4:	ldr	x8, [sp, #10408]
  4499b8:	mov	x9, xzr
  4499bc:	add	x8, x8, #0x0
  4499c0:	mul	x8, x9, x8
  4499c4:	subs	x8, x8, #0x1
  4499c8:	str	x8, [sp, #9032]
  4499cc:	ldr	x8, [sp, #9032]
  4499d0:	add	x8, x8, #0x1
  4499d4:	ldr	x9, [sp, #10408]
  4499d8:	cmp	x8, x9
  4499dc:	b.lt	449a8c <readlinkat@plt+0x46b5c>  // b.tstop
  4499e0:	b	449a44 <readlinkat@plt+0x46b14>
  4499e4:	ldr	x8, [sp, #10408]
  4499e8:	cmp	x8, #0x0
  4499ec:	cset	w9, ge  // ge = tcont
  4499f0:	tbnz	w9, #0, 449a0c <readlinkat@plt+0x46adc>
  4499f4:	ldr	x8, [sp, #10408]
  4499f8:	mov	x9, #0xffffffffffffffff    	// #-1
  4499fc:	subs	x8, x8, #0x1
  449a00:	cmp	x9, x8
  449a04:	b.le	449a8c <readlinkat@plt+0x46b5c>
  449a08:	b	449a44 <readlinkat@plt+0x46b14>
  449a0c:	ldr	w8, [sp, #9664]
  449a10:	tbnz	w8, #0, 449a18 <readlinkat@plt+0x46ae8>
  449a14:	b	449a30 <readlinkat@plt+0x46b00>
  449a18:	ldr	x8, [sp, #10408]
  449a1c:	ldr	x9, [sp, #10408]
  449a20:	subs	x9, x9, #0x1
  449a24:	cmp	x8, x9
  449a28:	b.le	449a8c <readlinkat@plt+0x46b5c>
  449a2c:	b	449a44 <readlinkat@plt+0x46b14>
  449a30:	ldr	x8, [sp, #10408]
  449a34:	mov	x9, #0xffffffffffffffff    	// #-1
  449a38:	subs	x8, x8, #0x1
  449a3c:	cmp	x8, x9
  449a40:	b.lt	449a8c <readlinkat@plt+0x46b5c>  // b.tstop
  449a44:	ldr	x8, [sp, #10408]
  449a48:	subs	x8, x8, #0x1
  449a4c:	mov	x9, xzr
  449a50:	mul	x8, x9, x8
  449a54:	subs	x8, x8, #0x1
  449a58:	cmp	x8, #0x0
  449a5c:	cset	w10, ge  // ge = tcont
  449a60:	tbnz	w10, #0, 449a78 <readlinkat@plt+0x46b48>
  449a64:	ldr	x8, [sp, #10408]
  449a68:	subs	x8, x8, #0x1
  449a6c:	mov	x9, #0xffffffffffff8000    	// #-32768
  449a70:	cmp	x8, x9
  449a74:	b.lt	449a8c <readlinkat@plt+0x46b5c>  // b.tstop
  449a78:	ldr	x8, [sp, #10408]
  449a7c:	subs	x8, x8, #0x1
  449a80:	mov	x9, #0x7fff                	// #32767
  449a84:	cmp	x9, x8
  449a88:	b.ge	449ab0 <readlinkat@plt+0x46b80>  // b.tcont
  449a8c:	ldr	x8, [sp, #10408]
  449a90:	subs	w8, w8, #0x1
  449a94:	lsl	w8, w8, #16
  449a98:	mov	x9, #0x10                  	// #16
  449a9c:	asr	w8, w8, w9
  449aa0:	stur	w8, [x29, #-88]
  449aa4:	ldr	w8, [sp, #9664]
  449aa8:	tbnz	w8, #0, 44c410 <readlinkat@plt+0x494e0>
  449aac:	b	44a994 <readlinkat@plt+0x47a64>
  449ab0:	ldr	x8, [sp, #10408]
  449ab4:	subs	w8, w8, #0x1
  449ab8:	lsl	w8, w8, #16
  449abc:	mov	x9, #0x10                  	// #16
  449ac0:	asr	w8, w8, w9
  449ac4:	stur	w8, [x29, #-88]
  449ac8:	ldr	w8, [sp, #9668]
  449acc:	tbnz	w8, #0, 44c410 <readlinkat@plt+0x494e0>
  449ad0:	b	44a994 <readlinkat@plt+0x47a64>
  449ad4:	ldr	w8, [sp, #9664]
  449ad8:	tbnz	w8, #0, 449ae0 <readlinkat@plt+0x46bb0>
  449adc:	b	449fc4 <readlinkat@plt+0x47094>
  449ae0:	ldr	w8, [sp, #9668]
  449ae4:	tbnz	w8, #0, 449aec <readlinkat@plt+0x46bbc>
  449ae8:	b	449d58 <readlinkat@plt+0x46e28>
  449aec:	ldr	x8, [sp, #10408]
  449af0:	mov	w9, wzr
  449af4:	add	w8, w8, #0x0
  449af8:	mul	w8, w9, w8
  449afc:	subs	w8, w8, #0x1
  449b00:	cmp	w8, #0x0
  449b04:	cset	w8, ge  // ge = tcont
  449b08:	tbnz	w8, #0, 449b40 <readlinkat@plt+0x46c10>
  449b0c:	ldr	x8, [sp, #10408]
  449b10:	mov	w9, wzr
  449b14:	add	w8, w8, #0x0
  449b18:	mul	w8, w9, w8
  449b1c:	add	w8, w8, #0x1
  449b20:	lsl	w8, w8, #30
  449b24:	subs	w8, w8, #0x1
  449b28:	mov	w9, #0x2                   	// #2
  449b2c:	mul	w8, w8, w9
  449b30:	add	w8, w8, #0x1
  449b34:	mvn	w8, w8
  449b38:	str	w8, [sp, #9028]
  449b3c:	b	449b58 <readlinkat@plt+0x46c28>
  449b40:	ldr	x8, [sp, #10408]
  449b44:	mov	w9, wzr
  449b48:	add	w8, w8, #0x0
  449b4c:	mul	w8, w9, w8
  449b50:	add	w8, w8, #0x0
  449b54:	str	w8, [sp, #9028]
  449b58:	ldr	w8, [sp, #9028]
  449b5c:	cmp	w8, #0x0
  449b60:	cset	w8, ge  // ge = tcont
  449b64:	tbnz	w8, #0, 449c80 <readlinkat@plt+0x46d50>
  449b68:	ldr	w8, [sp, #9664]
  449b6c:	tbnz	w8, #0, 449b74 <readlinkat@plt+0x46c44>
  449b70:	b	449c00 <readlinkat@plt+0x46cd0>
  449b74:	ldr	x8, [sp, #10408]
  449b78:	ldr	x9, [sp, #10408]
  449b7c:	mov	w10, wzr
  449b80:	add	w9, w9, #0x0
  449b84:	mul	w9, w10, w9
  449b88:	subs	w9, w9, #0x1
  449b8c:	cmp	w9, #0x0
  449b90:	cset	w9, ge  // ge = tcont
  449b94:	str	w8, [sp, #9024]
  449b98:	tbnz	w9, #0, 449bd0 <readlinkat@plt+0x46ca0>
  449b9c:	ldr	x8, [sp, #10408]
  449ba0:	mov	w9, wzr
  449ba4:	add	w8, w8, #0x0
  449ba8:	mul	w8, w9, w8
  449bac:	add	w8, w8, #0x1
  449bb0:	lsl	w8, w8, #30
  449bb4:	subs	w8, w8, #0x1
  449bb8:	mov	w9, #0x2                   	// #2
  449bbc:	mul	w8, w8, w9
  449bc0:	add	w8, w8, #0x1
  449bc4:	mvn	w8, w8
  449bc8:	str	w8, [sp, #9020]
  449bcc:	b	449be8 <readlinkat@plt+0x46cb8>
  449bd0:	ldr	x8, [sp, #10408]
  449bd4:	mov	w9, wzr
  449bd8:	add	w8, w8, #0x0
  449bdc:	mul	w8, w9, w8
  449be0:	add	w8, w8, #0x0
  449be4:	str	w8, [sp, #9020]
  449be8:	ldr	w8, [sp, #9020]
  449bec:	add	w8, w8, #0x1
  449bf0:	ldr	w9, [sp, #9024]
  449bf4:	cmp	w9, w8
  449bf8:	b.lt	449d28 <readlinkat@plt+0x46df8>  // b.tstop
  449bfc:	b	449ce0 <readlinkat@plt+0x46db0>
  449c00:	ldr	x8, [sp, #10408]
  449c04:	mov	w9, wzr
  449c08:	add	w8, w8, #0x0
  449c0c:	mul	w8, w9, w8
  449c10:	subs	w8, w8, #0x1
  449c14:	cmp	w8, #0x0
  449c18:	cset	w8, ge  // ge = tcont
  449c1c:	tbnz	w8, #0, 449c50 <readlinkat@plt+0x46d20>
  449c20:	ldr	x8, [sp, #10408]
  449c24:	mov	w9, wzr
  449c28:	add	w8, w8, #0x0
  449c2c:	mul	w8, w9, w8
  449c30:	add	w8, w8, #0x1
  449c34:	lsl	w8, w8, #30
  449c38:	subs	w8, w8, #0x1
  449c3c:	mov	w9, #0x2                   	// #2
  449c40:	mul	w8, w8, w9
  449c44:	add	w8, w8, #0x1
  449c48:	str	w8, [sp, #9016]
  449c4c:	b	449c68 <readlinkat@plt+0x46d38>
  449c50:	ldr	x8, [sp, #10408]
  449c54:	mov	w9, wzr
  449c58:	add	w8, w8, #0x0
  449c5c:	mul	w8, w9, w8
  449c60:	subs	w8, w8, #0x1
  449c64:	str	w8, [sp, #9016]
  449c68:	ldr	w8, [sp, #9016]
  449c6c:	add	w8, w8, #0x1
  449c70:	ldr	x9, [sp, #10408]
  449c74:	cmp	w8, w9
  449c78:	b.lt	449d28 <readlinkat@plt+0x46df8>  // b.tstop
  449c7c:	b	449ce0 <readlinkat@plt+0x46db0>
  449c80:	ldr	x8, [sp, #10408]
  449c84:	cmp	w8, #0x0
  449c88:	cset	w8, ge  // ge = tcont
  449c8c:	tbnz	w8, #0, 449ca8 <readlinkat@plt+0x46d78>
  449c90:	ldr	x8, [sp, #10408]
  449c94:	mov	w9, #0xffffffff            	// #-1
  449c98:	subs	w8, w8, #0x1
  449c9c:	cmp	w9, w8
  449ca0:	b.le	449d28 <readlinkat@plt+0x46df8>
  449ca4:	b	449ce0 <readlinkat@plt+0x46db0>
  449ca8:	ldr	w8, [sp, #9664]
  449cac:	tbnz	w8, #0, 449cb4 <readlinkat@plt+0x46d84>
  449cb0:	b	449ccc <readlinkat@plt+0x46d9c>
  449cb4:	ldr	x8, [sp, #10408]
  449cb8:	ldr	x9, [sp, #10408]
  449cbc:	subs	w9, w9, #0x1
  449cc0:	cmp	w8, w9
  449cc4:	b.le	449d28 <readlinkat@plt+0x46df8>
  449cc8:	b	449ce0 <readlinkat@plt+0x46db0>
  449ccc:	ldr	x8, [sp, #10408]
  449cd0:	mov	w9, #0xffffffff            	// #-1
  449cd4:	subs	w8, w8, #0x1
  449cd8:	cmp	w8, w9
  449cdc:	b.lt	449d28 <readlinkat@plt+0x46df8>  // b.tstop
  449ce0:	ldr	x8, [sp, #10408]
  449ce4:	subs	w8, w8, #0x1
  449ce8:	mov	w9, wzr
  449cec:	mul	w8, w9, w8
  449cf0:	subs	w8, w8, #0x1
  449cf4:	cmp	w8, #0x0
  449cf8:	cset	w8, ge  // ge = tcont
  449cfc:	tbnz	w8, #0, 449d14 <readlinkat@plt+0x46de4>
  449d00:	ldr	x8, [sp, #10408]
  449d04:	subs	w8, w8, #0x1
  449d08:	mov	w9, #0x80000000            	// #-2147483648
  449d0c:	cmp	w8, w9
  449d10:	b.lt	449d28 <readlinkat@plt+0x46df8>  // b.tstop
  449d14:	ldr	x8, [sp, #10408]
  449d18:	subs	w8, w8, #0x1
  449d1c:	mov	w9, #0x7fffffff            	// #2147483647
  449d20:	cmp	w9, w8
  449d24:	b.ge	449d40 <readlinkat@plt+0x46e10>  // b.tcont
  449d28:	ldr	x8, [sp, #10408]
  449d2c:	subs	w8, w8, #0x1
  449d30:	stur	w8, [x29, #-88]
  449d34:	ldr	w8, [sp, #9664]
  449d38:	tbnz	w8, #0, 44c410 <readlinkat@plt+0x494e0>
  449d3c:	b	44a994 <readlinkat@plt+0x47a64>
  449d40:	ldr	x8, [sp, #10408]
  449d44:	subs	w8, w8, #0x1
  449d48:	stur	w8, [x29, #-88]
  449d4c:	ldr	w8, [sp, #9668]
  449d50:	tbnz	w8, #0, 44c410 <readlinkat@plt+0x494e0>
  449d54:	b	44a994 <readlinkat@plt+0x47a64>
  449d58:	ldr	x8, [sp, #10408]
  449d5c:	mov	x9, xzr
  449d60:	add	x8, x8, #0x0
  449d64:	mul	x8, x9, x8
  449d68:	subs	x8, x8, #0x1
  449d6c:	cmp	x8, #0x0
  449d70:	cset	w10, ge  // ge = tcont
  449d74:	tbnz	w10, #0, 449dac <readlinkat@plt+0x46e7c>
  449d78:	ldr	x8, [sp, #10408]
  449d7c:	mov	x9, xzr
  449d80:	add	x8, x8, #0x0
  449d84:	mul	x8, x9, x8
  449d88:	add	x8, x8, #0x1
  449d8c:	lsl	x8, x8, #62
  449d90:	subs	x8, x8, #0x1
  449d94:	mov	x9, #0x2                   	// #2
  449d98:	mul	x8, x8, x9
  449d9c:	add	x8, x8, #0x1
  449da0:	mvn	x8, x8
  449da4:	str	x8, [sp, #9008]
  449da8:	b	449dc4 <readlinkat@plt+0x46e94>
  449dac:	ldr	x8, [sp, #10408]
  449db0:	mov	x9, xzr
  449db4:	add	x8, x8, #0x0
  449db8:	mul	x8, x9, x8
  449dbc:	add	x8, x8, #0x0
  449dc0:	str	x8, [sp, #9008]
  449dc4:	ldr	x8, [sp, #9008]
  449dc8:	cmp	x8, #0x0
  449dcc:	cset	w9, ge  // ge = tcont
  449dd0:	tbnz	w9, #0, 449eec <readlinkat@plt+0x46fbc>
  449dd4:	ldr	w8, [sp, #9664]
  449dd8:	tbnz	w8, #0, 449de0 <readlinkat@plt+0x46eb0>
  449ddc:	b	449e6c <readlinkat@plt+0x46f3c>
  449de0:	ldr	x8, [sp, #10408]
  449de4:	ldr	x9, [sp, #10408]
  449de8:	mov	x10, xzr
  449dec:	add	x9, x9, #0x0
  449df0:	mul	x9, x10, x9
  449df4:	subs	x9, x9, #0x1
  449df8:	cmp	x9, #0x0
  449dfc:	cset	w11, ge  // ge = tcont
  449e00:	str	x8, [sp, #9000]
  449e04:	tbnz	w11, #0, 449e3c <readlinkat@plt+0x46f0c>
  449e08:	ldr	x8, [sp, #10408]
  449e0c:	mov	x9, xzr
  449e10:	add	x8, x8, #0x0
  449e14:	mul	x8, x9, x8
  449e18:	add	x8, x8, #0x1
  449e1c:	lsl	x8, x8, #62
  449e20:	subs	x8, x8, #0x1
  449e24:	mov	x9, #0x2                   	// #2
  449e28:	mul	x8, x8, x9
  449e2c:	add	x8, x8, #0x1
  449e30:	mvn	x8, x8
  449e34:	str	x8, [sp, #8992]
  449e38:	b	449e54 <readlinkat@plt+0x46f24>
  449e3c:	ldr	x8, [sp, #10408]
  449e40:	mov	x9, xzr
  449e44:	add	x8, x8, #0x0
  449e48:	mul	x8, x9, x8
  449e4c:	add	x8, x8, #0x0
  449e50:	str	x8, [sp, #8992]
  449e54:	ldr	x8, [sp, #8992]
  449e58:	add	x8, x8, #0x1
  449e5c:	ldr	x9, [sp, #9000]
  449e60:	cmp	x9, x8
  449e64:	b.lt	449f94 <readlinkat@plt+0x47064>  // b.tstop
  449e68:	b	449f4c <readlinkat@plt+0x4701c>
  449e6c:	ldr	x8, [sp, #10408]
  449e70:	mov	x9, xzr
  449e74:	add	x8, x8, #0x0
  449e78:	mul	x8, x9, x8
  449e7c:	subs	x8, x8, #0x1
  449e80:	cmp	x8, #0x0
  449e84:	cset	w10, ge  // ge = tcont
  449e88:	tbnz	w10, #0, 449ebc <readlinkat@plt+0x46f8c>
  449e8c:	ldr	x8, [sp, #10408]
  449e90:	mov	x9, xzr
  449e94:	add	x8, x8, #0x0
  449e98:	mul	x8, x9, x8
  449e9c:	add	x8, x8, #0x1
  449ea0:	lsl	x8, x8, #62
  449ea4:	subs	x8, x8, #0x1
  449ea8:	mov	x9, #0x2                   	// #2
  449eac:	mul	x8, x8, x9
  449eb0:	add	x8, x8, #0x1
  449eb4:	str	x8, [sp, #8984]
  449eb8:	b	449ed4 <readlinkat@plt+0x46fa4>
  449ebc:	ldr	x8, [sp, #10408]
  449ec0:	mov	x9, xzr
  449ec4:	add	x8, x8, #0x0
  449ec8:	mul	x8, x9, x8
  449ecc:	subs	x8, x8, #0x1
  449ed0:	str	x8, [sp, #8984]
  449ed4:	ldr	x8, [sp, #8984]
  449ed8:	add	x8, x8, #0x1
  449edc:	ldr	x9, [sp, #10408]
  449ee0:	cmp	x8, x9
  449ee4:	b.lt	449f94 <readlinkat@plt+0x47064>  // b.tstop
  449ee8:	b	449f4c <readlinkat@plt+0x4701c>
  449eec:	ldr	x8, [sp, #10408]
  449ef0:	cmp	x8, #0x0
  449ef4:	cset	w9, ge  // ge = tcont
  449ef8:	tbnz	w9, #0, 449f14 <readlinkat@plt+0x46fe4>
  449efc:	ldr	x8, [sp, #10408]
  449f00:	mov	x9, #0xffffffffffffffff    	// #-1
  449f04:	subs	x8, x8, #0x1
  449f08:	cmp	x9, x8
  449f0c:	b.le	449f94 <readlinkat@plt+0x47064>
  449f10:	b	449f4c <readlinkat@plt+0x4701c>
  449f14:	ldr	w8, [sp, #9664]
  449f18:	tbnz	w8, #0, 449f20 <readlinkat@plt+0x46ff0>
  449f1c:	b	449f38 <readlinkat@plt+0x47008>
  449f20:	ldr	x8, [sp, #10408]
  449f24:	ldr	x9, [sp, #10408]
  449f28:	subs	x9, x9, #0x1
  449f2c:	cmp	x8, x9
  449f30:	b.le	449f94 <readlinkat@plt+0x47064>
  449f34:	b	449f4c <readlinkat@plt+0x4701c>
  449f38:	ldr	x8, [sp, #10408]
  449f3c:	mov	x9, #0xffffffffffffffff    	// #-1
  449f40:	subs	x8, x8, #0x1
  449f44:	cmp	x8, x9
  449f48:	b.lt	449f94 <readlinkat@plt+0x47064>  // b.tstop
  449f4c:	ldr	x8, [sp, #10408]
  449f50:	subs	x8, x8, #0x1
  449f54:	mov	x9, xzr
  449f58:	mul	x8, x9, x8
  449f5c:	subs	x8, x8, #0x1
  449f60:	cmp	x8, #0x0
  449f64:	cset	w10, ge  // ge = tcont
  449f68:	tbnz	w10, #0, 449f80 <readlinkat@plt+0x47050>
  449f6c:	ldr	x8, [sp, #10408]
  449f70:	subs	x8, x8, #0x1
  449f74:	mov	x9, #0xffffffff80000000    	// #-2147483648
  449f78:	cmp	x8, x9
  449f7c:	b.lt	449f94 <readlinkat@plt+0x47064>  // b.tstop
  449f80:	ldr	x8, [sp, #10408]
  449f84:	subs	x8, x8, #0x1
  449f88:	mov	x9, #0x7fffffff            	// #2147483647
  449f8c:	cmp	x9, x8
  449f90:	b.ge	449fac <readlinkat@plt+0x4707c>  // b.tcont
  449f94:	ldr	x8, [sp, #10408]
  449f98:	subs	w8, w8, #0x1
  449f9c:	stur	w8, [x29, #-88]
  449fa0:	ldr	w8, [sp, #9664]
  449fa4:	tbnz	w8, #0, 44c410 <readlinkat@plt+0x494e0>
  449fa8:	b	44a994 <readlinkat@plt+0x47a64>
  449fac:	ldr	x8, [sp, #10408]
  449fb0:	subs	w8, w8, #0x1
  449fb4:	stur	w8, [x29, #-88]
  449fb8:	ldr	w8, [sp, #9668]
  449fbc:	tbnz	w8, #0, 44c410 <readlinkat@plt+0x494e0>
  449fc0:	b	44a994 <readlinkat@plt+0x47a64>
  449fc4:	ldr	w8, [sp, #9668]
  449fc8:	tbnz	w8, #0, 449fd0 <readlinkat@plt+0x470a0>
  449fcc:	b	44a4b4 <readlinkat@plt+0x47584>
  449fd0:	ldr	w8, [sp, #9668]
  449fd4:	tbnz	w8, #0, 449fdc <readlinkat@plt+0x470ac>
  449fd8:	b	44a248 <readlinkat@plt+0x47318>
  449fdc:	ldr	x8, [sp, #10408]
  449fe0:	mov	x9, xzr
  449fe4:	add	x8, x8, #0x0
  449fe8:	mul	x8, x9, x8
  449fec:	subs	x8, x8, #0x1
  449ff0:	cmp	x8, #0x0
  449ff4:	cset	w10, ge  // ge = tcont
  449ff8:	tbnz	w10, #0, 44a030 <readlinkat@plt+0x47100>
  449ffc:	ldr	x8, [sp, #10408]
  44a000:	mov	x9, xzr
  44a004:	add	x8, x8, #0x0
  44a008:	mul	x8, x9, x8
  44a00c:	add	x8, x8, #0x1
  44a010:	lsl	x8, x8, #62
  44a014:	subs	x8, x8, #0x1
  44a018:	mov	x9, #0x2                   	// #2
  44a01c:	mul	x8, x8, x9
  44a020:	add	x8, x8, #0x1
  44a024:	mvn	x8, x8
  44a028:	str	x8, [sp, #8976]
  44a02c:	b	44a048 <readlinkat@plt+0x47118>
  44a030:	ldr	x8, [sp, #10408]
  44a034:	mov	x9, xzr
  44a038:	add	x8, x8, #0x0
  44a03c:	mul	x8, x9, x8
  44a040:	add	x8, x8, #0x0
  44a044:	str	x8, [sp, #8976]
  44a048:	ldr	x8, [sp, #8976]
  44a04c:	cmp	x8, #0x0
  44a050:	cset	w9, ge  // ge = tcont
  44a054:	tbnz	w9, #0, 44a170 <readlinkat@plt+0x47240>
  44a058:	ldr	w8, [sp, #9664]
  44a05c:	tbnz	w8, #0, 44a064 <readlinkat@plt+0x47134>
  44a060:	b	44a0f0 <readlinkat@plt+0x471c0>
  44a064:	ldr	x8, [sp, #10408]
  44a068:	ldr	x9, [sp, #10408]
  44a06c:	mov	x10, xzr
  44a070:	add	x9, x9, #0x0
  44a074:	mul	x9, x10, x9
  44a078:	subs	x9, x9, #0x1
  44a07c:	cmp	x9, #0x0
  44a080:	cset	w11, ge  // ge = tcont
  44a084:	str	x8, [sp, #8968]
  44a088:	tbnz	w11, #0, 44a0c0 <readlinkat@plt+0x47190>
  44a08c:	ldr	x8, [sp, #10408]
  44a090:	mov	x9, xzr
  44a094:	add	x8, x8, #0x0
  44a098:	mul	x8, x9, x8
  44a09c:	add	x8, x8, #0x1
  44a0a0:	lsl	x8, x8, #62
  44a0a4:	subs	x8, x8, #0x1
  44a0a8:	mov	x9, #0x2                   	// #2
  44a0ac:	mul	x8, x8, x9
  44a0b0:	add	x8, x8, #0x1
  44a0b4:	mvn	x8, x8
  44a0b8:	str	x8, [sp, #8960]
  44a0bc:	b	44a0d8 <readlinkat@plt+0x471a8>
  44a0c0:	ldr	x8, [sp, #10408]
  44a0c4:	mov	x9, xzr
  44a0c8:	add	x8, x8, #0x0
  44a0cc:	mul	x8, x9, x8
  44a0d0:	add	x8, x8, #0x0
  44a0d4:	str	x8, [sp, #8960]
  44a0d8:	ldr	x8, [sp, #8960]
  44a0dc:	add	x8, x8, #0x1
  44a0e0:	ldr	x9, [sp, #8968]
  44a0e4:	cmp	x9, x8
  44a0e8:	b.lt	44a218 <readlinkat@plt+0x472e8>  // b.tstop
  44a0ec:	b	44a1d0 <readlinkat@plt+0x472a0>
  44a0f0:	ldr	x8, [sp, #10408]
  44a0f4:	mov	x9, xzr
  44a0f8:	add	x8, x8, #0x0
  44a0fc:	mul	x8, x9, x8
  44a100:	subs	x8, x8, #0x1
  44a104:	cmp	x8, #0x0
  44a108:	cset	w10, ge  // ge = tcont
  44a10c:	tbnz	w10, #0, 44a140 <readlinkat@plt+0x47210>
  44a110:	ldr	x8, [sp, #10408]
  44a114:	mov	x9, xzr
  44a118:	add	x8, x8, #0x0
  44a11c:	mul	x8, x9, x8
  44a120:	add	x8, x8, #0x1
  44a124:	lsl	x8, x8, #62
  44a128:	subs	x8, x8, #0x1
  44a12c:	mov	x9, #0x2                   	// #2
  44a130:	mul	x8, x8, x9
  44a134:	add	x8, x8, #0x1
  44a138:	str	x8, [sp, #8952]
  44a13c:	b	44a158 <readlinkat@plt+0x47228>
  44a140:	ldr	x8, [sp, #10408]
  44a144:	mov	x9, xzr
  44a148:	add	x8, x8, #0x0
  44a14c:	mul	x8, x9, x8
  44a150:	subs	x8, x8, #0x1
  44a154:	str	x8, [sp, #8952]
  44a158:	ldr	x8, [sp, #8952]
  44a15c:	add	x8, x8, #0x1
  44a160:	ldr	x9, [sp, #10408]
  44a164:	cmp	x8, x9
  44a168:	b.lt	44a218 <readlinkat@plt+0x472e8>  // b.tstop
  44a16c:	b	44a1d0 <readlinkat@plt+0x472a0>
  44a170:	ldr	x8, [sp, #10408]
  44a174:	cmp	x8, #0x0
  44a178:	cset	w9, ge  // ge = tcont
  44a17c:	tbnz	w9, #0, 44a198 <readlinkat@plt+0x47268>
  44a180:	ldr	x8, [sp, #10408]
  44a184:	mov	x9, #0xffffffffffffffff    	// #-1
  44a188:	subs	x8, x8, #0x1
  44a18c:	cmp	x9, x8
  44a190:	b.le	44a218 <readlinkat@plt+0x472e8>
  44a194:	b	44a1d0 <readlinkat@plt+0x472a0>
  44a198:	ldr	w8, [sp, #9664]
  44a19c:	tbnz	w8, #0, 44a1a4 <readlinkat@plt+0x47274>
  44a1a0:	b	44a1bc <readlinkat@plt+0x4728c>
  44a1a4:	ldr	x8, [sp, #10408]
  44a1a8:	ldr	x9, [sp, #10408]
  44a1ac:	subs	x9, x9, #0x1
  44a1b0:	cmp	x8, x9
  44a1b4:	b.le	44a218 <readlinkat@plt+0x472e8>
  44a1b8:	b	44a1d0 <readlinkat@plt+0x472a0>
  44a1bc:	ldr	x8, [sp, #10408]
  44a1c0:	mov	x9, #0xffffffffffffffff    	// #-1
  44a1c4:	subs	x8, x8, #0x1
  44a1c8:	cmp	x8, x9
  44a1cc:	b.lt	44a218 <readlinkat@plt+0x472e8>  // b.tstop
  44a1d0:	ldr	x8, [sp, #10408]
  44a1d4:	subs	x8, x8, #0x1
  44a1d8:	mov	x9, xzr
  44a1dc:	mul	x8, x9, x8
  44a1e0:	subs	x8, x8, #0x1
  44a1e4:	cmp	x8, #0x0
  44a1e8:	cset	w10, ge  // ge = tcont
  44a1ec:	tbnz	w10, #0, 44a204 <readlinkat@plt+0x472d4>
  44a1f0:	ldr	x8, [sp, #10408]
  44a1f4:	subs	x8, x8, #0x1
  44a1f8:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  44a1fc:	cmp	x8, x9
  44a200:	b.lt	44a218 <readlinkat@plt+0x472e8>  // b.tstop
  44a204:	ldr	x8, [sp, #10408]
  44a208:	subs	x8, x8, #0x1
  44a20c:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  44a210:	cmp	x9, x8
  44a214:	b.ge	44a230 <readlinkat@plt+0x47300>  // b.tcont
  44a218:	ldr	x8, [sp, #10408]
  44a21c:	subs	x8, x8, #0x1
  44a220:	stur	w8, [x29, #-88]
  44a224:	ldr	w8, [sp, #9664]
  44a228:	tbnz	w8, #0, 44c410 <readlinkat@plt+0x494e0>
  44a22c:	b	44a994 <readlinkat@plt+0x47a64>
  44a230:	ldr	x8, [sp, #10408]
  44a234:	subs	x8, x8, #0x1
  44a238:	stur	w8, [x29, #-88]
  44a23c:	ldr	w8, [sp, #9668]
  44a240:	tbnz	w8, #0, 44c410 <readlinkat@plt+0x494e0>
  44a244:	b	44a994 <readlinkat@plt+0x47a64>
  44a248:	ldr	x8, [sp, #10408]
  44a24c:	mov	x9, xzr
  44a250:	add	x8, x8, #0x0
  44a254:	mul	x8, x9, x8
  44a258:	subs	x8, x8, #0x1
  44a25c:	cmp	x8, #0x0
  44a260:	cset	w10, ge  // ge = tcont
  44a264:	tbnz	w10, #0, 44a29c <readlinkat@plt+0x4736c>
  44a268:	ldr	x8, [sp, #10408]
  44a26c:	mov	x9, xzr
  44a270:	add	x8, x8, #0x0
  44a274:	mul	x8, x9, x8
  44a278:	add	x8, x8, #0x1
  44a27c:	lsl	x8, x8, #62
  44a280:	subs	x8, x8, #0x1
  44a284:	mov	x9, #0x2                   	// #2
  44a288:	mul	x8, x8, x9
  44a28c:	add	x8, x8, #0x1
  44a290:	mvn	x8, x8
  44a294:	str	x8, [sp, #8944]
  44a298:	b	44a2b4 <readlinkat@plt+0x47384>
  44a29c:	ldr	x8, [sp, #10408]
  44a2a0:	mov	x9, xzr
  44a2a4:	add	x8, x8, #0x0
  44a2a8:	mul	x8, x9, x8
  44a2ac:	add	x8, x8, #0x0
  44a2b0:	str	x8, [sp, #8944]
  44a2b4:	ldr	x8, [sp, #8944]
  44a2b8:	cmp	x8, #0x0
  44a2bc:	cset	w9, ge  // ge = tcont
  44a2c0:	tbnz	w9, #0, 44a3dc <readlinkat@plt+0x474ac>
  44a2c4:	ldr	w8, [sp, #9664]
  44a2c8:	tbnz	w8, #0, 44a2d0 <readlinkat@plt+0x473a0>
  44a2cc:	b	44a35c <readlinkat@plt+0x4742c>
  44a2d0:	ldr	x8, [sp, #10408]
  44a2d4:	ldr	x9, [sp, #10408]
  44a2d8:	mov	x10, xzr
  44a2dc:	add	x9, x9, #0x0
  44a2e0:	mul	x9, x10, x9
  44a2e4:	subs	x9, x9, #0x1
  44a2e8:	cmp	x9, #0x0
  44a2ec:	cset	w11, ge  // ge = tcont
  44a2f0:	str	x8, [sp, #8936]
  44a2f4:	tbnz	w11, #0, 44a32c <readlinkat@plt+0x473fc>
  44a2f8:	ldr	x8, [sp, #10408]
  44a2fc:	mov	x9, xzr
  44a300:	add	x8, x8, #0x0
  44a304:	mul	x8, x9, x8
  44a308:	add	x8, x8, #0x1
  44a30c:	lsl	x8, x8, #62
  44a310:	subs	x8, x8, #0x1
  44a314:	mov	x9, #0x2                   	// #2
  44a318:	mul	x8, x8, x9
  44a31c:	add	x8, x8, #0x1
  44a320:	mvn	x8, x8
  44a324:	str	x8, [sp, #8928]
  44a328:	b	44a344 <readlinkat@plt+0x47414>
  44a32c:	ldr	x8, [sp, #10408]
  44a330:	mov	x9, xzr
  44a334:	add	x8, x8, #0x0
  44a338:	mul	x8, x9, x8
  44a33c:	add	x8, x8, #0x0
  44a340:	str	x8, [sp, #8928]
  44a344:	ldr	x8, [sp, #8928]
  44a348:	add	x8, x8, #0x1
  44a34c:	ldr	x9, [sp, #8936]
  44a350:	cmp	x9, x8
  44a354:	b.lt	44a484 <readlinkat@plt+0x47554>  // b.tstop
  44a358:	b	44a43c <readlinkat@plt+0x4750c>
  44a35c:	ldr	x8, [sp, #10408]
  44a360:	mov	x9, xzr
  44a364:	add	x8, x8, #0x0
  44a368:	mul	x8, x9, x8
  44a36c:	subs	x8, x8, #0x1
  44a370:	cmp	x8, #0x0
  44a374:	cset	w10, ge  // ge = tcont
  44a378:	tbnz	w10, #0, 44a3ac <readlinkat@plt+0x4747c>
  44a37c:	ldr	x8, [sp, #10408]
  44a380:	mov	x9, xzr
  44a384:	add	x8, x8, #0x0
  44a388:	mul	x8, x9, x8
  44a38c:	add	x8, x8, #0x1
  44a390:	lsl	x8, x8, #62
  44a394:	subs	x8, x8, #0x1
  44a398:	mov	x9, #0x2                   	// #2
  44a39c:	mul	x8, x8, x9
  44a3a0:	add	x8, x8, #0x1
  44a3a4:	str	x8, [sp, #8920]
  44a3a8:	b	44a3c4 <readlinkat@plt+0x47494>
  44a3ac:	ldr	x8, [sp, #10408]
  44a3b0:	mov	x9, xzr
  44a3b4:	add	x8, x8, #0x0
  44a3b8:	mul	x8, x9, x8
  44a3bc:	subs	x8, x8, #0x1
  44a3c0:	str	x8, [sp, #8920]
  44a3c4:	ldr	x8, [sp, #8920]
  44a3c8:	add	x8, x8, #0x1
  44a3cc:	ldr	x9, [sp, #10408]
  44a3d0:	cmp	x8, x9
  44a3d4:	b.lt	44a484 <readlinkat@plt+0x47554>  // b.tstop
  44a3d8:	b	44a43c <readlinkat@plt+0x4750c>
  44a3dc:	ldr	x8, [sp, #10408]
  44a3e0:	cmp	x8, #0x0
  44a3e4:	cset	w9, ge  // ge = tcont
  44a3e8:	tbnz	w9, #0, 44a404 <readlinkat@plt+0x474d4>
  44a3ec:	ldr	x8, [sp, #10408]
  44a3f0:	mov	x9, #0xffffffffffffffff    	// #-1
  44a3f4:	subs	x8, x8, #0x1
  44a3f8:	cmp	x9, x8
  44a3fc:	b.le	44a484 <readlinkat@plt+0x47554>
  44a400:	b	44a43c <readlinkat@plt+0x4750c>
  44a404:	ldr	w8, [sp, #9664]
  44a408:	tbnz	w8, #0, 44a410 <readlinkat@plt+0x474e0>
  44a40c:	b	44a428 <readlinkat@plt+0x474f8>
  44a410:	ldr	x8, [sp, #10408]
  44a414:	ldr	x9, [sp, #10408]
  44a418:	subs	x9, x9, #0x1
  44a41c:	cmp	x8, x9
  44a420:	b.le	44a484 <readlinkat@plt+0x47554>
  44a424:	b	44a43c <readlinkat@plt+0x4750c>
  44a428:	ldr	x8, [sp, #10408]
  44a42c:	mov	x9, #0xffffffffffffffff    	// #-1
  44a430:	subs	x8, x8, #0x1
  44a434:	cmp	x8, x9
  44a438:	b.lt	44a484 <readlinkat@plt+0x47554>  // b.tstop
  44a43c:	ldr	x8, [sp, #10408]
  44a440:	subs	x8, x8, #0x1
  44a444:	mov	x9, xzr
  44a448:	mul	x8, x9, x8
  44a44c:	subs	x8, x8, #0x1
  44a450:	cmp	x8, #0x0
  44a454:	cset	w10, ge  // ge = tcont
  44a458:	tbnz	w10, #0, 44a470 <readlinkat@plt+0x47540>
  44a45c:	ldr	x8, [sp, #10408]
  44a460:	subs	x8, x8, #0x1
  44a464:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  44a468:	cmp	x8, x9
  44a46c:	b.lt	44a484 <readlinkat@plt+0x47554>  // b.tstop
  44a470:	ldr	x8, [sp, #10408]
  44a474:	subs	x8, x8, #0x1
  44a478:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  44a47c:	cmp	x9, x8
  44a480:	b.ge	44a49c <readlinkat@plt+0x4756c>  // b.tcont
  44a484:	ldr	x8, [sp, #10408]
  44a488:	subs	x8, x8, #0x1
  44a48c:	stur	w8, [x29, #-88]
  44a490:	ldr	w8, [sp, #9664]
  44a494:	tbnz	w8, #0, 44c410 <readlinkat@plt+0x494e0>
  44a498:	b	44a994 <readlinkat@plt+0x47a64>
  44a49c:	ldr	x8, [sp, #10408]
  44a4a0:	subs	x8, x8, #0x1
  44a4a4:	stur	w8, [x29, #-88]
  44a4a8:	ldr	w8, [sp, #9668]
  44a4ac:	tbnz	w8, #0, 44c410 <readlinkat@plt+0x494e0>
  44a4b0:	b	44a994 <readlinkat@plt+0x47a64>
  44a4b4:	ldr	w8, [sp, #9668]
  44a4b8:	tbnz	w8, #0, 44a4c0 <readlinkat@plt+0x47590>
  44a4bc:	b	44a72c <readlinkat@plt+0x477fc>
  44a4c0:	ldr	x8, [sp, #10408]
  44a4c4:	mov	x9, xzr
  44a4c8:	add	x8, x8, #0x0
  44a4cc:	mul	x8, x9, x8
  44a4d0:	subs	x8, x8, #0x1
  44a4d4:	cmp	x8, #0x0
  44a4d8:	cset	w10, ge  // ge = tcont
  44a4dc:	tbnz	w10, #0, 44a514 <readlinkat@plt+0x475e4>
  44a4e0:	ldr	x8, [sp, #10408]
  44a4e4:	mov	x9, xzr
  44a4e8:	add	x8, x8, #0x0
  44a4ec:	mul	x8, x9, x8
  44a4f0:	add	x8, x8, #0x1
  44a4f4:	lsl	x8, x8, #62
  44a4f8:	subs	x8, x8, #0x1
  44a4fc:	mov	x9, #0x2                   	// #2
  44a500:	mul	x8, x8, x9
  44a504:	add	x8, x8, #0x1
  44a508:	mvn	x8, x8
  44a50c:	str	x8, [sp, #8912]
  44a510:	b	44a52c <readlinkat@plt+0x475fc>
  44a514:	ldr	x8, [sp, #10408]
  44a518:	mov	x9, xzr
  44a51c:	add	x8, x8, #0x0
  44a520:	mul	x8, x9, x8
  44a524:	add	x8, x8, #0x0
  44a528:	str	x8, [sp, #8912]
  44a52c:	ldr	x8, [sp, #8912]
  44a530:	cmp	x8, #0x0
  44a534:	cset	w9, ge  // ge = tcont
  44a538:	tbnz	w9, #0, 44a654 <readlinkat@plt+0x47724>
  44a53c:	ldr	w8, [sp, #9664]
  44a540:	tbnz	w8, #0, 44a548 <readlinkat@plt+0x47618>
  44a544:	b	44a5d4 <readlinkat@plt+0x476a4>
  44a548:	ldr	x8, [sp, #10408]
  44a54c:	ldr	x9, [sp, #10408]
  44a550:	mov	x10, xzr
  44a554:	add	x9, x9, #0x0
  44a558:	mul	x9, x10, x9
  44a55c:	subs	x9, x9, #0x1
  44a560:	cmp	x9, #0x0
  44a564:	cset	w11, ge  // ge = tcont
  44a568:	str	x8, [sp, #8904]
  44a56c:	tbnz	w11, #0, 44a5a4 <readlinkat@plt+0x47674>
  44a570:	ldr	x8, [sp, #10408]
  44a574:	mov	x9, xzr
  44a578:	add	x8, x8, #0x0
  44a57c:	mul	x8, x9, x8
  44a580:	add	x8, x8, #0x1
  44a584:	lsl	x8, x8, #62
  44a588:	subs	x8, x8, #0x1
  44a58c:	mov	x9, #0x2                   	// #2
  44a590:	mul	x8, x8, x9
  44a594:	add	x8, x8, #0x1
  44a598:	mvn	x8, x8
  44a59c:	str	x8, [sp, #8896]
  44a5a0:	b	44a5bc <readlinkat@plt+0x4768c>
  44a5a4:	ldr	x8, [sp, #10408]
  44a5a8:	mov	x9, xzr
  44a5ac:	add	x8, x8, #0x0
  44a5b0:	mul	x8, x9, x8
  44a5b4:	add	x8, x8, #0x0
  44a5b8:	str	x8, [sp, #8896]
  44a5bc:	ldr	x8, [sp, #8896]
  44a5c0:	add	x8, x8, #0x1
  44a5c4:	ldr	x9, [sp, #8904]
  44a5c8:	cmp	x9, x8
  44a5cc:	b.lt	44a6fc <readlinkat@plt+0x477cc>  // b.tstop
  44a5d0:	b	44a6b4 <readlinkat@plt+0x47784>
  44a5d4:	ldr	x8, [sp, #10408]
  44a5d8:	mov	x9, xzr
  44a5dc:	add	x8, x8, #0x0
  44a5e0:	mul	x8, x9, x8
  44a5e4:	subs	x8, x8, #0x1
  44a5e8:	cmp	x8, #0x0
  44a5ec:	cset	w10, ge  // ge = tcont
  44a5f0:	tbnz	w10, #0, 44a624 <readlinkat@plt+0x476f4>
  44a5f4:	ldr	x8, [sp, #10408]
  44a5f8:	mov	x9, xzr
  44a5fc:	add	x8, x8, #0x0
  44a600:	mul	x8, x9, x8
  44a604:	add	x8, x8, #0x1
  44a608:	lsl	x8, x8, #62
  44a60c:	subs	x8, x8, #0x1
  44a610:	mov	x9, #0x2                   	// #2
  44a614:	mul	x8, x8, x9
  44a618:	add	x8, x8, #0x1
  44a61c:	str	x8, [sp, #8888]
  44a620:	b	44a63c <readlinkat@plt+0x4770c>
  44a624:	ldr	x8, [sp, #10408]
  44a628:	mov	x9, xzr
  44a62c:	add	x8, x8, #0x0
  44a630:	mul	x8, x9, x8
  44a634:	subs	x8, x8, #0x1
  44a638:	str	x8, [sp, #8888]
  44a63c:	ldr	x8, [sp, #8888]
  44a640:	add	x8, x8, #0x1
  44a644:	ldr	x9, [sp, #10408]
  44a648:	cmp	x8, x9
  44a64c:	b.lt	44a6fc <readlinkat@plt+0x477cc>  // b.tstop
  44a650:	b	44a6b4 <readlinkat@plt+0x47784>
  44a654:	ldr	x8, [sp, #10408]
  44a658:	cmp	x8, #0x0
  44a65c:	cset	w9, ge  // ge = tcont
  44a660:	tbnz	w9, #0, 44a67c <readlinkat@plt+0x4774c>
  44a664:	ldr	x8, [sp, #10408]
  44a668:	mov	x9, #0xffffffffffffffff    	// #-1
  44a66c:	subs	x8, x8, #0x1
  44a670:	cmp	x9, x8
  44a674:	b.le	44a6fc <readlinkat@plt+0x477cc>
  44a678:	b	44a6b4 <readlinkat@plt+0x47784>
  44a67c:	ldr	w8, [sp, #9664]
  44a680:	tbnz	w8, #0, 44a688 <readlinkat@plt+0x47758>
  44a684:	b	44a6a0 <readlinkat@plt+0x47770>
  44a688:	ldr	x8, [sp, #10408]
  44a68c:	ldr	x9, [sp, #10408]
  44a690:	subs	x9, x9, #0x1
  44a694:	cmp	x8, x9
  44a698:	b.le	44a6fc <readlinkat@plt+0x477cc>
  44a69c:	b	44a6b4 <readlinkat@plt+0x47784>
  44a6a0:	ldr	x8, [sp, #10408]
  44a6a4:	mov	x9, #0xffffffffffffffff    	// #-1
  44a6a8:	subs	x8, x8, #0x1
  44a6ac:	cmp	x8, x9
  44a6b0:	b.lt	44a6fc <readlinkat@plt+0x477cc>  // b.tstop
  44a6b4:	ldr	x8, [sp, #10408]
  44a6b8:	subs	x8, x8, #0x1
  44a6bc:	mov	x9, xzr
  44a6c0:	mul	x8, x9, x8
  44a6c4:	subs	x8, x8, #0x1
  44a6c8:	cmp	x8, #0x0
  44a6cc:	cset	w10, ge  // ge = tcont
  44a6d0:	tbnz	w10, #0, 44a6e8 <readlinkat@plt+0x477b8>
  44a6d4:	ldr	x8, [sp, #10408]
  44a6d8:	subs	x8, x8, #0x1
  44a6dc:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  44a6e0:	cmp	x8, x9
  44a6e4:	b.lt	44a6fc <readlinkat@plt+0x477cc>  // b.tstop
  44a6e8:	ldr	x8, [sp, #10408]
  44a6ec:	subs	x8, x8, #0x1
  44a6f0:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  44a6f4:	cmp	x9, x8
  44a6f8:	b.ge	44a714 <readlinkat@plt+0x477e4>  // b.tcont
  44a6fc:	ldr	x8, [sp, #10408]
  44a700:	subs	x8, x8, #0x1
  44a704:	stur	w8, [x29, #-88]
  44a708:	ldr	w8, [sp, #9664]
  44a70c:	tbnz	w8, #0, 44c410 <readlinkat@plt+0x494e0>
  44a710:	b	44a994 <readlinkat@plt+0x47a64>
  44a714:	ldr	x8, [sp, #10408]
  44a718:	subs	x8, x8, #0x1
  44a71c:	stur	w8, [x29, #-88]
  44a720:	ldr	w8, [sp, #9668]
  44a724:	tbnz	w8, #0, 44c410 <readlinkat@plt+0x494e0>
  44a728:	b	44a994 <readlinkat@plt+0x47a64>
  44a72c:	ldr	x8, [sp, #10408]
  44a730:	mov	x9, xzr
  44a734:	add	x8, x8, #0x0
  44a738:	mul	x8, x9, x8
  44a73c:	subs	x8, x8, #0x1
  44a740:	cmp	x8, #0x0
  44a744:	cset	w10, ge  // ge = tcont
  44a748:	tbnz	w10, #0, 44a780 <readlinkat@plt+0x47850>
  44a74c:	ldr	x8, [sp, #10408]
  44a750:	mov	x9, xzr
  44a754:	add	x8, x8, #0x0
  44a758:	mul	x8, x9, x8
  44a75c:	add	x8, x8, #0x1
  44a760:	lsl	x8, x8, #62
  44a764:	subs	x8, x8, #0x1
  44a768:	mov	x9, #0x2                   	// #2
  44a76c:	mul	x8, x8, x9
  44a770:	add	x8, x8, #0x1
  44a774:	mvn	x8, x8
  44a778:	str	x8, [sp, #8880]
  44a77c:	b	44a798 <readlinkat@plt+0x47868>
  44a780:	ldr	x8, [sp, #10408]
  44a784:	mov	x9, xzr
  44a788:	add	x8, x8, #0x0
  44a78c:	mul	x8, x9, x8
  44a790:	add	x8, x8, #0x0
  44a794:	str	x8, [sp, #8880]
  44a798:	ldr	x8, [sp, #8880]
  44a79c:	cmp	x8, #0x0
  44a7a0:	cset	w9, ge  // ge = tcont
  44a7a4:	tbnz	w9, #0, 44a8c0 <readlinkat@plt+0x47990>
  44a7a8:	ldr	w8, [sp, #9664]
  44a7ac:	tbnz	w8, #0, 44a7b4 <readlinkat@plt+0x47884>
  44a7b0:	b	44a840 <readlinkat@plt+0x47910>
  44a7b4:	ldr	x8, [sp, #10408]
  44a7b8:	ldr	x9, [sp, #10408]
  44a7bc:	mov	x10, xzr
  44a7c0:	add	x9, x9, #0x0
  44a7c4:	mul	x9, x10, x9
  44a7c8:	subs	x9, x9, #0x1
  44a7cc:	cmp	x9, #0x0
  44a7d0:	cset	w11, ge  // ge = tcont
  44a7d4:	str	x8, [sp, #8872]
  44a7d8:	tbnz	w11, #0, 44a810 <readlinkat@plt+0x478e0>
  44a7dc:	ldr	x8, [sp, #10408]
  44a7e0:	mov	x9, xzr
  44a7e4:	add	x8, x8, #0x0
  44a7e8:	mul	x8, x9, x8
  44a7ec:	add	x8, x8, #0x1
  44a7f0:	lsl	x8, x8, #62
  44a7f4:	subs	x8, x8, #0x1
  44a7f8:	mov	x9, #0x2                   	// #2
  44a7fc:	mul	x8, x8, x9
  44a800:	add	x8, x8, #0x1
  44a804:	mvn	x8, x8
  44a808:	str	x8, [sp, #8864]
  44a80c:	b	44a828 <readlinkat@plt+0x478f8>
  44a810:	ldr	x8, [sp, #10408]
  44a814:	mov	x9, xzr
  44a818:	add	x8, x8, #0x0
  44a81c:	mul	x8, x9, x8
  44a820:	add	x8, x8, #0x0
  44a824:	str	x8, [sp, #8864]
  44a828:	ldr	x8, [sp, #8864]
  44a82c:	add	x8, x8, #0x1
  44a830:	ldr	x9, [sp, #8872]
  44a834:	cmp	x9, x8
  44a838:	b.lt	44a968 <readlinkat@plt+0x47a38>  // b.tstop
  44a83c:	b	44a920 <readlinkat@plt+0x479f0>
  44a840:	ldr	x8, [sp, #10408]
  44a844:	mov	x9, xzr
  44a848:	add	x8, x8, #0x0
  44a84c:	mul	x8, x9, x8
  44a850:	subs	x8, x8, #0x1
  44a854:	cmp	x8, #0x0
  44a858:	cset	w10, ge  // ge = tcont
  44a85c:	tbnz	w10, #0, 44a890 <readlinkat@plt+0x47960>
  44a860:	ldr	x8, [sp, #10408]
  44a864:	mov	x9, xzr
  44a868:	add	x8, x8, #0x0
  44a86c:	mul	x8, x9, x8
  44a870:	add	x8, x8, #0x1
  44a874:	lsl	x8, x8, #62
  44a878:	subs	x8, x8, #0x1
  44a87c:	mov	x9, #0x2                   	// #2
  44a880:	mul	x8, x8, x9
  44a884:	add	x8, x8, #0x1
  44a888:	str	x8, [sp, #8856]
  44a88c:	b	44a8a8 <readlinkat@plt+0x47978>
  44a890:	ldr	x8, [sp, #10408]
  44a894:	mov	x9, xzr
  44a898:	add	x8, x8, #0x0
  44a89c:	mul	x8, x9, x8
  44a8a0:	subs	x8, x8, #0x1
  44a8a4:	str	x8, [sp, #8856]
  44a8a8:	ldr	x8, [sp, #8856]
  44a8ac:	add	x8, x8, #0x1
  44a8b0:	ldr	x9, [sp, #10408]
  44a8b4:	cmp	x8, x9
  44a8b8:	b.lt	44a968 <readlinkat@plt+0x47a38>  // b.tstop
  44a8bc:	b	44a920 <readlinkat@plt+0x479f0>
  44a8c0:	ldr	x8, [sp, #10408]
  44a8c4:	cmp	x8, #0x0
  44a8c8:	cset	w9, ge  // ge = tcont
  44a8cc:	tbnz	w9, #0, 44a8e8 <readlinkat@plt+0x479b8>
  44a8d0:	ldr	x8, [sp, #10408]
  44a8d4:	mov	x9, #0xffffffffffffffff    	// #-1
  44a8d8:	subs	x8, x8, #0x1
  44a8dc:	cmp	x9, x8
  44a8e0:	b.le	44a968 <readlinkat@plt+0x47a38>
  44a8e4:	b	44a920 <readlinkat@plt+0x479f0>
  44a8e8:	ldr	w8, [sp, #9664]
  44a8ec:	tbnz	w8, #0, 44a8f4 <readlinkat@plt+0x479c4>
  44a8f0:	b	44a90c <readlinkat@plt+0x479dc>
  44a8f4:	ldr	x8, [sp, #10408]
  44a8f8:	ldr	x9, [sp, #10408]
  44a8fc:	subs	x9, x9, #0x1
  44a900:	cmp	x8, x9
  44a904:	b.le	44a968 <readlinkat@plt+0x47a38>
  44a908:	b	44a920 <readlinkat@plt+0x479f0>
  44a90c:	ldr	x8, [sp, #10408]
  44a910:	mov	x9, #0xffffffffffffffff    	// #-1
  44a914:	subs	x8, x8, #0x1
  44a918:	cmp	x8, x9
  44a91c:	b.lt	44a968 <readlinkat@plt+0x47a38>  // b.tstop
  44a920:	ldr	x8, [sp, #10408]
  44a924:	subs	x8, x8, #0x1
  44a928:	mov	x9, xzr
  44a92c:	mul	x8, x9, x8
  44a930:	subs	x8, x8, #0x1
  44a934:	cmp	x8, #0x0
  44a938:	cset	w10, ge  // ge = tcont
  44a93c:	tbnz	w10, #0, 44a954 <readlinkat@plt+0x47a24>
  44a940:	ldr	x8, [sp, #10408]
  44a944:	subs	x8, x8, #0x1
  44a948:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  44a94c:	cmp	x8, x9
  44a950:	b.lt	44a968 <readlinkat@plt+0x47a38>  // b.tstop
  44a954:	ldr	x8, [sp, #10408]
  44a958:	subs	x8, x8, #0x1
  44a95c:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  44a960:	cmp	x9, x8
  44a964:	b.ge	44a980 <readlinkat@plt+0x47a50>  // b.tcont
  44a968:	ldr	x8, [sp, #10408]
  44a96c:	subs	x8, x8, #0x1
  44a970:	stur	w8, [x29, #-88]
  44a974:	ldr	w8, [sp, #9664]
  44a978:	tbnz	w8, #0, 44c410 <readlinkat@plt+0x494e0>
  44a97c:	b	44a994 <readlinkat@plt+0x47a64>
  44a980:	ldr	x8, [sp, #10408]
  44a984:	subs	x8, x8, #0x1
  44a988:	stur	w8, [x29, #-88]
  44a98c:	ldr	w8, [sp, #9668]
  44a990:	tbnz	w8, #0, 44c410 <readlinkat@plt+0x494e0>
  44a994:	ldr	w8, [sp, #9668]
  44a998:	tbnz	w8, #0, 44a9a0 <readlinkat@plt+0x47a70>
  44a99c:	b	44af64 <readlinkat@plt+0x48034>
  44a9a0:	ldr	w8, [sp, #9668]
  44a9a4:	tbnz	w8, #0, 44a9ac <readlinkat@plt+0x47a7c>
  44a9a8:	b	44ace4 <readlinkat@plt+0x47db4>
  44a9ac:	ldr	x8, [sp, #10416]
  44a9b0:	lsl	w8, w8, #24
  44a9b4:	asr	w8, w8, #24
  44a9b8:	mov	w9, wzr
  44a9bc:	add	w8, w8, #0x0
  44a9c0:	mul	w8, w9, w8
  44a9c4:	subs	w8, w8, #0x1
  44a9c8:	cmp	w8, #0x0
  44a9cc:	cset	w8, ge  // ge = tcont
  44a9d0:	tbnz	w8, #0, 44aa10 <readlinkat@plt+0x47ae0>
  44a9d4:	ldr	x8, [sp, #10416]
  44a9d8:	lsl	w8, w8, #24
  44a9dc:	asr	w8, w8, #24
  44a9e0:	mov	w9, wzr
  44a9e4:	add	w8, w8, #0x0
  44a9e8:	mul	w8, w9, w8
  44a9ec:	add	w8, w8, #0x1
  44a9f0:	lsl	w8, w8, #30
  44a9f4:	subs	w8, w8, #0x1
  44a9f8:	mov	w9, #0x2                   	// #2
  44a9fc:	mul	w8, w8, w9
  44aa00:	add	w8, w8, #0x1
  44aa04:	mvn	w8, w8
  44aa08:	str	w8, [sp, #8852]
  44aa0c:	b	44aa30 <readlinkat@plt+0x47b00>
  44aa10:	ldr	x8, [sp, #10416]
  44aa14:	lsl	w8, w8, #24
  44aa18:	asr	w8, w8, #24
  44aa1c:	mov	w9, wzr
  44aa20:	add	w8, w8, #0x0
  44aa24:	mul	w8, w9, w8
  44aa28:	add	w8, w8, #0x0
  44aa2c:	str	w8, [sp, #8852]
  44aa30:	ldr	w8, [sp, #8852]
  44aa34:	cmp	w8, #0x0
  44aa38:	cset	w8, ge  // ge = tcont
  44aa3c:	tbnz	w8, #0, 44ab9c <readlinkat@plt+0x47c6c>
  44aa40:	ldr	w8, [sp, #9668]
  44aa44:	tbnz	w8, #0, 44aa4c <readlinkat@plt+0x47b1c>
  44aa48:	b	44aafc <readlinkat@plt+0x47bcc>
  44aa4c:	ldr	x8, [sp, #10416]
  44aa50:	lsl	w8, w8, #24
  44aa54:	mov	x9, #0x18                  	// #24
  44aa58:	asr	w8, w8, w9
  44aa5c:	ldr	x10, [sp, #10416]
  44aa60:	lsl	w9, w10, #24
  44aa64:	asr	w9, w9, #24
  44aa68:	mov	w10, wzr
  44aa6c:	add	w9, w9, #0x0
  44aa70:	mul	w9, w10, w9
  44aa74:	subs	w9, w9, #0x1
  44aa78:	cmp	w9, #0x0
  44aa7c:	cset	w9, ge  // ge = tcont
  44aa80:	str	w8, [sp, #8848]
  44aa84:	tbnz	w9, #0, 44aac4 <readlinkat@plt+0x47b94>
  44aa88:	ldr	x8, [sp, #10416]
  44aa8c:	lsl	w8, w8, #24
  44aa90:	asr	w8, w8, #24
  44aa94:	mov	w9, wzr
  44aa98:	add	w8, w8, #0x0
  44aa9c:	mul	w8, w9, w8
  44aaa0:	add	w8, w8, #0x1
  44aaa4:	lsl	w8, w8, #30
  44aaa8:	subs	w8, w8, #0x1
  44aaac:	mov	w9, #0x2                   	// #2
  44aab0:	mul	w8, w8, w9
  44aab4:	add	w8, w8, #0x1
  44aab8:	mvn	w8, w8
  44aabc:	str	w8, [sp, #8844]
  44aac0:	b	44aae4 <readlinkat@plt+0x47bb4>
  44aac4:	ldr	x8, [sp, #10416]
  44aac8:	lsl	w8, w8, #24
  44aacc:	asr	w8, w8, #24
  44aad0:	mov	w9, wzr
  44aad4:	add	w8, w8, #0x0
  44aad8:	mul	w8, w9, w8
  44aadc:	add	w8, w8, #0x0
  44aae0:	str	w8, [sp, #8844]
  44aae4:	ldr	w8, [sp, #8844]
  44aae8:	subs	w8, w8, #0x0
  44aaec:	ldr	w9, [sp, #8848]
  44aaf0:	cmp	w9, w8
  44aaf4:	b.lt	44ac8c <readlinkat@plt+0x47d5c>  // b.tstop
  44aaf8:	b	44ac2c <readlinkat@plt+0x47cfc>
  44aafc:	ldr	x8, [sp, #10416]
  44ab00:	lsl	w8, w8, #24
  44ab04:	asr	w8, w8, #24
  44ab08:	mov	w9, wzr
  44ab0c:	add	w8, w8, #0x0
  44ab10:	mul	w8, w9, w8
  44ab14:	subs	w8, w8, #0x1
  44ab18:	cmp	w8, #0x0
  44ab1c:	cset	w8, ge  // ge = tcont
  44ab20:	tbnz	w8, #0, 44ab5c <readlinkat@plt+0x47c2c>
  44ab24:	ldr	x8, [sp, #10416]
  44ab28:	lsl	w8, w8, #24
  44ab2c:	asr	w8, w8, #24
  44ab30:	mov	w9, wzr
  44ab34:	add	w8, w8, #0x0
  44ab38:	mul	w8, w9, w8
  44ab3c:	add	w8, w8, #0x1
  44ab40:	lsl	w8, w8, #30
  44ab44:	subs	w8, w8, #0x1
  44ab48:	mov	w9, #0x2                   	// #2
  44ab4c:	mul	w8, w8, w9
  44ab50:	add	w8, w8, #0x1
  44ab54:	str	w8, [sp, #8840]
  44ab58:	b	44ab7c <readlinkat@plt+0x47c4c>
  44ab5c:	ldr	x8, [sp, #10416]
  44ab60:	lsl	w8, w8, #24
  44ab64:	asr	w8, w8, #24
  44ab68:	mov	w9, wzr
  44ab6c:	add	w8, w8, #0x0
  44ab70:	mul	w8, w9, w8
  44ab74:	subs	w8, w8, #0x1
  44ab78:	str	w8, [sp, #8840]
  44ab7c:	ldr	w8, [sp, #8840]
  44ab80:	subs	w8, w8, #0x0
  44ab84:	ldr	x9, [sp, #10416]
  44ab88:	lsl	w9, w9, #24
  44ab8c:	asr	w9, w9, #24
  44ab90:	cmp	w8, w9
  44ab94:	b.lt	44ac8c <readlinkat@plt+0x47d5c>  // b.tstop
  44ab98:	b	44ac2c <readlinkat@plt+0x47cfc>
  44ab9c:	ldr	x8, [sp, #10416]
  44aba0:	lsl	w8, w8, #24
  44aba4:	asr	w8, w8, #24
  44aba8:	cmp	w8, #0x0
  44abac:	cset	w8, ge  // ge = tcont
  44abb0:	tbnz	w8, #0, 44abd8 <readlinkat@plt+0x47ca8>
  44abb4:	ldr	x8, [sp, #10416]
  44abb8:	lsl	w8, w8, #24
  44abbc:	asr	w8, w8, #24
  44abc0:	mov	w9, wzr
  44abc4:	add	w8, w8, #0x0
  44abc8:	cmp	w9, w8
  44abcc:	cset	w8, le
  44abd0:	tbnz	w8, #0, 44ac8c <readlinkat@plt+0x47d5c>
  44abd4:	b	44ac2c <readlinkat@plt+0x47cfc>
  44abd8:	ldr	w8, [sp, #9668]
  44abdc:	tbnz	w8, #0, 44abe4 <readlinkat@plt+0x47cb4>
  44abe0:	b	44ac10 <readlinkat@plt+0x47ce0>
  44abe4:	ldr	x8, [sp, #10416]
  44abe8:	lsl	w8, w8, #24
  44abec:	mov	x9, #0x18                  	// #24
  44abf0:	asr	w8, w8, w9
  44abf4:	ldr	x10, [sp, #10416]
  44abf8:	lsl	w9, w10, #24
  44abfc:	asr	w9, w9, #24
  44ac00:	add	w9, w9, #0x0
  44ac04:	cmp	w8, w9
  44ac08:	b.le	44ac8c <readlinkat@plt+0x47d5c>
  44ac0c:	b	44ac2c <readlinkat@plt+0x47cfc>
  44ac10:	ldr	x8, [sp, #10416]
  44ac14:	lsl	w8, w8, #24
  44ac18:	asr	w8, w8, #24
  44ac1c:	add	w8, w8, #0x0
  44ac20:	cmp	w8, #0x0
  44ac24:	cset	w8, lt  // lt = tstop
  44ac28:	tbnz	w8, #0, 44ac8c <readlinkat@plt+0x47d5c>
  44ac2c:	ldr	x8, [sp, #10416]
  44ac30:	lsl	w8, w8, #24
  44ac34:	asr	w8, w8, #24
  44ac38:	mov	w9, wzr
  44ac3c:	add	w8, w8, #0x0
  44ac40:	mul	w8, w9, w8
  44ac44:	subs	w8, w8, #0x1
  44ac48:	cmp	w8, #0x0
  44ac4c:	cset	w8, ge  // ge = tcont
  44ac50:	tbnz	w8, #0, 44ac70 <readlinkat@plt+0x47d40>
  44ac54:	ldr	x8, [sp, #10416]
  44ac58:	lsl	w8, w8, #24
  44ac5c:	asr	w8, w8, #24
  44ac60:	add	w8, w8, #0x0
  44ac64:	mov	w9, #0xffffff80            	// #-128
  44ac68:	cmp	w8, w9
  44ac6c:	b.lt	44ac8c <readlinkat@plt+0x47d5c>  // b.tstop
  44ac70:	ldr	x8, [sp, #10416]
  44ac74:	lsl	w8, w8, #24
  44ac78:	asr	w8, w8, #24
  44ac7c:	add	w8, w8, #0x0
  44ac80:	mov	w9, #0x7f                  	// #127
  44ac84:	cmp	w9, w8
  44ac88:	b.ge	44acb8 <readlinkat@plt+0x47d88>  // b.tcont
  44ac8c:	ldr	x8, [sp, #10416]
  44ac90:	lsl	w8, w8, #24
  44ac94:	mov	x9, #0x18                  	// #24
  44ac98:	asr	w8, w8, w9
  44ac9c:	add	w8, w8, #0x0
  44aca0:	lsl	w8, w8, #24
  44aca4:	asr	w8, w8, #24
  44aca8:	stur	w8, [x29, #-92]
  44acac:	ldr	w8, [sp, #9664]
  44acb0:	tbnz	w8, #0, 44c410 <readlinkat@plt+0x494e0>
  44acb4:	b	44c434 <readlinkat@plt+0x49504>
  44acb8:	ldr	x8, [sp, #10416]
  44acbc:	lsl	w8, w8, #24
  44acc0:	mov	x9, #0x18                  	// #24
  44acc4:	asr	w8, w8, w9
  44acc8:	add	w8, w8, #0x0
  44accc:	lsl	w8, w8, #24
  44acd0:	asr	w8, w8, #24
  44acd4:	stur	w8, [x29, #-92]
  44acd8:	ldr	w8, [sp, #9668]
  44acdc:	tbnz	w8, #0, 44c410 <readlinkat@plt+0x494e0>
  44ace0:	b	44c434 <readlinkat@plt+0x49504>
  44ace4:	ldr	x8, [sp, #10416]
  44ace8:	mov	x9, xzr
  44acec:	add	x8, x8, #0x0
  44acf0:	mul	x8, x9, x8
  44acf4:	subs	x8, x8, #0x1
  44acf8:	cmp	x8, #0x0
  44acfc:	cset	w10, ge  // ge = tcont
  44ad00:	tbnz	w10, #0, 44ad38 <readlinkat@plt+0x47e08>
  44ad04:	ldr	x8, [sp, #10416]
  44ad08:	mov	x9, xzr
  44ad0c:	add	x8, x8, #0x0
  44ad10:	mul	x8, x9, x8
  44ad14:	add	x8, x8, #0x1
  44ad18:	lsl	x8, x8, #62
  44ad1c:	subs	x8, x8, #0x1
  44ad20:	mov	x9, #0x2                   	// #2
  44ad24:	mul	x8, x8, x9
  44ad28:	add	x8, x8, #0x1
  44ad2c:	mvn	x8, x8
  44ad30:	str	x8, [sp, #8832]
  44ad34:	b	44ad50 <readlinkat@plt+0x47e20>
  44ad38:	ldr	x8, [sp, #10416]
  44ad3c:	mov	x9, xzr
  44ad40:	add	x8, x8, #0x0
  44ad44:	mul	x8, x9, x8
  44ad48:	add	x8, x8, #0x0
  44ad4c:	str	x8, [sp, #8832]
  44ad50:	ldr	x8, [sp, #8832]
  44ad54:	cmp	x8, #0x0
  44ad58:	cset	w9, ge  // ge = tcont
  44ad5c:	tbnz	w9, #0, 44ae78 <readlinkat@plt+0x47f48>
  44ad60:	ldr	w8, [sp, #9668]
  44ad64:	tbnz	w8, #0, 44ad6c <readlinkat@plt+0x47e3c>
  44ad68:	b	44adf8 <readlinkat@plt+0x47ec8>
  44ad6c:	ldr	x8, [sp, #10416]
  44ad70:	ldr	x9, [sp, #10416]
  44ad74:	mov	x10, xzr
  44ad78:	add	x9, x9, #0x0
  44ad7c:	mul	x9, x10, x9
  44ad80:	subs	x9, x9, #0x1
  44ad84:	cmp	x9, #0x0
  44ad88:	cset	w11, ge  // ge = tcont
  44ad8c:	str	x8, [sp, #8824]
  44ad90:	tbnz	w11, #0, 44adc8 <readlinkat@plt+0x47e98>
  44ad94:	ldr	x8, [sp, #10416]
  44ad98:	mov	x9, xzr
  44ad9c:	add	x8, x8, #0x0
  44ada0:	mul	x8, x9, x8
  44ada4:	add	x8, x8, #0x1
  44ada8:	lsl	x8, x8, #62
  44adac:	subs	x8, x8, #0x1
  44adb0:	mov	x9, #0x2                   	// #2
  44adb4:	mul	x8, x8, x9
  44adb8:	add	x8, x8, #0x1
  44adbc:	mvn	x8, x8
  44adc0:	str	x8, [sp, #8816]
  44adc4:	b	44ade0 <readlinkat@plt+0x47eb0>
  44adc8:	ldr	x8, [sp, #10416]
  44adcc:	mov	x9, xzr
  44add0:	add	x8, x8, #0x0
  44add4:	mul	x8, x9, x8
  44add8:	add	x8, x8, #0x0
  44addc:	str	x8, [sp, #8816]
  44ade0:	ldr	x8, [sp, #8816]
  44ade4:	subs	x8, x8, #0x0
  44ade8:	ldr	x9, [sp, #8824]
  44adec:	cmp	x9, x8
  44adf0:	b.lt	44af24 <readlinkat@plt+0x47ff4>  // b.tstop
  44adf4:	b	44aedc <readlinkat@plt+0x47fac>
  44adf8:	ldr	x8, [sp, #10416]
  44adfc:	mov	x9, xzr
  44ae00:	add	x8, x8, #0x0
  44ae04:	mul	x8, x9, x8
  44ae08:	subs	x8, x8, #0x1
  44ae0c:	cmp	x8, #0x0
  44ae10:	cset	w10, ge  // ge = tcont
  44ae14:	tbnz	w10, #0, 44ae48 <readlinkat@plt+0x47f18>
  44ae18:	ldr	x8, [sp, #10416]
  44ae1c:	mov	x9, xzr
  44ae20:	add	x8, x8, #0x0
  44ae24:	mul	x8, x9, x8
  44ae28:	add	x8, x8, #0x1
  44ae2c:	lsl	x8, x8, #62
  44ae30:	subs	x8, x8, #0x1
  44ae34:	mov	x9, #0x2                   	// #2
  44ae38:	mul	x8, x8, x9
  44ae3c:	add	x8, x8, #0x1
  44ae40:	str	x8, [sp, #8808]
  44ae44:	b	44ae60 <readlinkat@plt+0x47f30>
  44ae48:	ldr	x8, [sp, #10416]
  44ae4c:	mov	x9, xzr
  44ae50:	add	x8, x8, #0x0
  44ae54:	mul	x8, x9, x8
  44ae58:	subs	x8, x8, #0x1
  44ae5c:	str	x8, [sp, #8808]
  44ae60:	ldr	x8, [sp, #8808]
  44ae64:	subs	x8, x8, #0x0
  44ae68:	ldr	x9, [sp, #10416]
  44ae6c:	cmp	x8, x9
  44ae70:	b.lt	44af24 <readlinkat@plt+0x47ff4>  // b.tstop
  44ae74:	b	44aedc <readlinkat@plt+0x47fac>
  44ae78:	ldr	x8, [sp, #10416]
  44ae7c:	cmp	x8, #0x0
  44ae80:	cset	w9, ge  // ge = tcont
  44ae84:	tbnz	w9, #0, 44aea4 <readlinkat@plt+0x47f74>
  44ae88:	ldr	x8, [sp, #10416]
  44ae8c:	mov	x9, xzr
  44ae90:	add	x8, x8, #0x0
  44ae94:	cmp	x9, x8
  44ae98:	cset	w10, le
  44ae9c:	tbnz	w10, #0, 44af24 <readlinkat@plt+0x47ff4>
  44aea0:	b	44aedc <readlinkat@plt+0x47fac>
  44aea4:	ldr	w8, [sp, #9668]
  44aea8:	tbnz	w8, #0, 44aeb0 <readlinkat@plt+0x47f80>
  44aeac:	b	44aec8 <readlinkat@plt+0x47f98>
  44aeb0:	ldr	x8, [sp, #10416]
  44aeb4:	ldr	x9, [sp, #10416]
  44aeb8:	add	x9, x9, #0x0
  44aebc:	cmp	x8, x9
  44aec0:	b.le	44af24 <readlinkat@plt+0x47ff4>
  44aec4:	b	44aedc <readlinkat@plt+0x47fac>
  44aec8:	ldr	x8, [sp, #10416]
  44aecc:	add	x8, x8, #0x0
  44aed0:	cmp	x8, #0x0
  44aed4:	cset	w9, lt  // lt = tstop
  44aed8:	tbnz	w9, #0, 44af24 <readlinkat@plt+0x47ff4>
  44aedc:	ldr	x8, [sp, #10416]
  44aee0:	mov	x9, xzr
  44aee4:	add	x8, x8, #0x0
  44aee8:	mul	x8, x9, x8
  44aeec:	subs	x8, x8, #0x1
  44aef0:	cmp	x8, #0x0
  44aef4:	cset	w10, ge  // ge = tcont
  44aef8:	tbnz	w10, #0, 44af10 <readlinkat@plt+0x47fe0>
  44aefc:	ldr	x8, [sp, #10416]
  44af00:	add	x8, x8, #0x0
  44af04:	mov	x9, #0xffffffffffffff80    	// #-128
  44af08:	cmp	x8, x9
  44af0c:	b.lt	44af24 <readlinkat@plt+0x47ff4>  // b.tstop
  44af10:	ldr	x8, [sp, #10416]
  44af14:	add	x8, x8, #0x0
  44af18:	mov	x9, #0x7f                  	// #127
  44af1c:	cmp	x9, x8
  44af20:	b.ge	44af44 <readlinkat@plt+0x48014>  // b.tcont
  44af24:	ldr	x8, [sp, #10416]
  44af28:	add	w8, w8, #0x0
  44af2c:	lsl	w8, w8, #24
  44af30:	asr	w8, w8, #24
  44af34:	stur	w8, [x29, #-92]
  44af38:	ldr	w8, [sp, #9664]
  44af3c:	tbnz	w8, #0, 44c410 <readlinkat@plt+0x494e0>
  44af40:	b	44c434 <readlinkat@plt+0x49504>
  44af44:	ldr	x8, [sp, #10416]
  44af48:	add	w8, w8, #0x0
  44af4c:	lsl	w8, w8, #24
  44af50:	asr	w8, w8, #24
  44af54:	stur	w8, [x29, #-92]
  44af58:	ldr	w8, [sp, #9668]
  44af5c:	tbnz	w8, #0, 44c410 <readlinkat@plt+0x494e0>
  44af60:	b	44c434 <readlinkat@plt+0x49504>
  44af64:	ldr	w8, [sp, #9668]
  44af68:	tbnz	w8, #0, 44af70 <readlinkat@plt+0x48040>
  44af6c:	b	44b534 <readlinkat@plt+0x48604>
  44af70:	ldr	w8, [sp, #9668]
  44af74:	tbnz	w8, #0, 44af7c <readlinkat@plt+0x4804c>
  44af78:	b	44b2b4 <readlinkat@plt+0x48384>
  44af7c:	ldr	x8, [sp, #10416]
  44af80:	lsl	w8, w8, #16
  44af84:	asr	w8, w8, #16
  44af88:	mov	w9, wzr
  44af8c:	add	w8, w8, #0x0
  44af90:	mul	w8, w9, w8
  44af94:	subs	w8, w8, #0x1
  44af98:	cmp	w8, #0x0
  44af9c:	cset	w8, ge  // ge = tcont
  44afa0:	tbnz	w8, #0, 44afe0 <readlinkat@plt+0x480b0>
  44afa4:	ldr	x8, [sp, #10416]
  44afa8:	lsl	w8, w8, #16
  44afac:	asr	w8, w8, #16
  44afb0:	mov	w9, wzr
  44afb4:	add	w8, w8, #0x0
  44afb8:	mul	w8, w9, w8
  44afbc:	add	w8, w8, #0x1
  44afc0:	lsl	w8, w8, #30
  44afc4:	subs	w8, w8, #0x1
  44afc8:	mov	w9, #0x2                   	// #2
  44afcc:	mul	w8, w8, w9
  44afd0:	add	w8, w8, #0x1
  44afd4:	mvn	w8, w8
  44afd8:	str	w8, [sp, #8804]
  44afdc:	b	44b000 <readlinkat@plt+0x480d0>
  44afe0:	ldr	x8, [sp, #10416]
  44afe4:	lsl	w8, w8, #16
  44afe8:	asr	w8, w8, #16
  44afec:	mov	w9, wzr
  44aff0:	add	w8, w8, #0x0
  44aff4:	mul	w8, w9, w8
  44aff8:	add	w8, w8, #0x0
  44affc:	str	w8, [sp, #8804]
  44b000:	ldr	w8, [sp, #8804]
  44b004:	cmp	w8, #0x0
  44b008:	cset	w8, ge  // ge = tcont
  44b00c:	tbnz	w8, #0, 44b16c <readlinkat@plt+0x4823c>
  44b010:	ldr	w8, [sp, #9668]
  44b014:	tbnz	w8, #0, 44b01c <readlinkat@plt+0x480ec>
  44b018:	b	44b0cc <readlinkat@plt+0x4819c>
  44b01c:	ldr	x8, [sp, #10416]
  44b020:	lsl	w8, w8, #16
  44b024:	mov	x9, #0x10                  	// #16
  44b028:	asr	w8, w8, w9
  44b02c:	ldr	x10, [sp, #10416]
  44b030:	lsl	w9, w10, #16
  44b034:	asr	w9, w9, #16
  44b038:	mov	w10, wzr
  44b03c:	add	w9, w9, #0x0
  44b040:	mul	w9, w10, w9
  44b044:	subs	w9, w9, #0x1
  44b048:	cmp	w9, #0x0
  44b04c:	cset	w9, ge  // ge = tcont
  44b050:	str	w8, [sp, #8800]
  44b054:	tbnz	w9, #0, 44b094 <readlinkat@plt+0x48164>
  44b058:	ldr	x8, [sp, #10416]
  44b05c:	lsl	w8, w8, #16
  44b060:	asr	w8, w8, #16
  44b064:	mov	w9, wzr
  44b068:	add	w8, w8, #0x0
  44b06c:	mul	w8, w9, w8
  44b070:	add	w8, w8, #0x1
  44b074:	lsl	w8, w8, #30
  44b078:	subs	w8, w8, #0x1
  44b07c:	mov	w9, #0x2                   	// #2
  44b080:	mul	w8, w8, w9
  44b084:	add	w8, w8, #0x1
  44b088:	mvn	w8, w8
  44b08c:	str	w8, [sp, #8796]
  44b090:	b	44b0b4 <readlinkat@plt+0x48184>
  44b094:	ldr	x8, [sp, #10416]
  44b098:	lsl	w8, w8, #16
  44b09c:	asr	w8, w8, #16
  44b0a0:	mov	w9, wzr
  44b0a4:	add	w8, w8, #0x0
  44b0a8:	mul	w8, w9, w8
  44b0ac:	add	w8, w8, #0x0
  44b0b0:	str	w8, [sp, #8796]
  44b0b4:	ldr	w8, [sp, #8796]
  44b0b8:	subs	w8, w8, #0x0
  44b0bc:	ldr	w9, [sp, #8800]
  44b0c0:	cmp	w9, w8
  44b0c4:	b.lt	44b25c <readlinkat@plt+0x4832c>  // b.tstop
  44b0c8:	b	44b1fc <readlinkat@plt+0x482cc>
  44b0cc:	ldr	x8, [sp, #10416]
  44b0d0:	lsl	w8, w8, #16
  44b0d4:	asr	w8, w8, #16
  44b0d8:	mov	w9, wzr
  44b0dc:	add	w8, w8, #0x0
  44b0e0:	mul	w8, w9, w8
  44b0e4:	subs	w8, w8, #0x1
  44b0e8:	cmp	w8, #0x0
  44b0ec:	cset	w8, ge  // ge = tcont
  44b0f0:	tbnz	w8, #0, 44b12c <readlinkat@plt+0x481fc>
  44b0f4:	ldr	x8, [sp, #10416]
  44b0f8:	lsl	w8, w8, #16
  44b0fc:	asr	w8, w8, #16
  44b100:	mov	w9, wzr
  44b104:	add	w8, w8, #0x0
  44b108:	mul	w8, w9, w8
  44b10c:	add	w8, w8, #0x1
  44b110:	lsl	w8, w8, #30
  44b114:	subs	w8, w8, #0x1
  44b118:	mov	w9, #0x2                   	// #2
  44b11c:	mul	w8, w8, w9
  44b120:	add	w8, w8, #0x1
  44b124:	str	w8, [sp, #8792]
  44b128:	b	44b14c <readlinkat@plt+0x4821c>
  44b12c:	ldr	x8, [sp, #10416]
  44b130:	lsl	w8, w8, #16
  44b134:	asr	w8, w8, #16
  44b138:	mov	w9, wzr
  44b13c:	add	w8, w8, #0x0
  44b140:	mul	w8, w9, w8
  44b144:	subs	w8, w8, #0x1
  44b148:	str	w8, [sp, #8792]
  44b14c:	ldr	w8, [sp, #8792]
  44b150:	subs	w8, w8, #0x0
  44b154:	ldr	x9, [sp, #10416]
  44b158:	lsl	w9, w9, #16
  44b15c:	asr	w9, w9, #16
  44b160:	cmp	w8, w9
  44b164:	b.lt	44b25c <readlinkat@plt+0x4832c>  // b.tstop
  44b168:	b	44b1fc <readlinkat@plt+0x482cc>
  44b16c:	ldr	x8, [sp, #10416]
  44b170:	lsl	w8, w8, #16
  44b174:	asr	w8, w8, #16
  44b178:	cmp	w8, #0x0
  44b17c:	cset	w8, ge  // ge = tcont
  44b180:	tbnz	w8, #0, 44b1a8 <readlinkat@plt+0x48278>
  44b184:	ldr	x8, [sp, #10416]
  44b188:	lsl	w8, w8, #16
  44b18c:	asr	w8, w8, #16
  44b190:	mov	w9, wzr
  44b194:	add	w8, w8, #0x0
  44b198:	cmp	w9, w8
  44b19c:	cset	w8, le
  44b1a0:	tbnz	w8, #0, 44b25c <readlinkat@plt+0x4832c>
  44b1a4:	b	44b1fc <readlinkat@plt+0x482cc>
  44b1a8:	ldr	w8, [sp, #9668]
  44b1ac:	tbnz	w8, #0, 44b1b4 <readlinkat@plt+0x48284>
  44b1b0:	b	44b1e0 <readlinkat@plt+0x482b0>
  44b1b4:	ldr	x8, [sp, #10416]
  44b1b8:	lsl	w8, w8, #16
  44b1bc:	mov	x9, #0x10                  	// #16
  44b1c0:	asr	w8, w8, w9
  44b1c4:	ldr	x10, [sp, #10416]
  44b1c8:	lsl	w9, w10, #16
  44b1cc:	asr	w9, w9, #16
  44b1d0:	add	w9, w9, #0x0
  44b1d4:	cmp	w8, w9
  44b1d8:	b.le	44b25c <readlinkat@plt+0x4832c>
  44b1dc:	b	44b1fc <readlinkat@plt+0x482cc>
  44b1e0:	ldr	x8, [sp, #10416]
  44b1e4:	lsl	w8, w8, #16
  44b1e8:	asr	w8, w8, #16
  44b1ec:	add	w8, w8, #0x0
  44b1f0:	cmp	w8, #0x0
  44b1f4:	cset	w8, lt  // lt = tstop
  44b1f8:	tbnz	w8, #0, 44b25c <readlinkat@plt+0x4832c>
  44b1fc:	ldr	x8, [sp, #10416]
  44b200:	lsl	w8, w8, #16
  44b204:	asr	w8, w8, #16
  44b208:	mov	w9, wzr
  44b20c:	add	w8, w8, #0x0
  44b210:	mul	w8, w9, w8
  44b214:	subs	w8, w8, #0x1
  44b218:	cmp	w8, #0x0
  44b21c:	cset	w8, ge  // ge = tcont
  44b220:	tbnz	w8, #0, 44b240 <readlinkat@plt+0x48310>
  44b224:	ldr	x8, [sp, #10416]
  44b228:	lsl	w8, w8, #16
  44b22c:	asr	w8, w8, #16
  44b230:	add	w8, w8, #0x0
  44b234:	mov	w9, #0xffff8000            	// #-32768
  44b238:	cmp	w8, w9
  44b23c:	b.lt	44b25c <readlinkat@plt+0x4832c>  // b.tstop
  44b240:	ldr	x8, [sp, #10416]
  44b244:	lsl	w8, w8, #16
  44b248:	asr	w8, w8, #16
  44b24c:	add	w8, w8, #0x0
  44b250:	mov	w9, #0x7fff                	// #32767
  44b254:	cmp	w9, w8
  44b258:	b.ge	44b288 <readlinkat@plt+0x48358>  // b.tcont
  44b25c:	ldr	x8, [sp, #10416]
  44b260:	lsl	w8, w8, #16
  44b264:	mov	x9, #0x10                  	// #16
  44b268:	asr	w8, w8, w9
  44b26c:	add	w8, w8, #0x0
  44b270:	lsl	w8, w8, #16
  44b274:	asr	w8, w8, #16
  44b278:	stur	w8, [x29, #-92]
  44b27c:	ldr	w8, [sp, #9664]
  44b280:	tbnz	w8, #0, 44c410 <readlinkat@plt+0x494e0>
  44b284:	b	44c434 <readlinkat@plt+0x49504>
  44b288:	ldr	x8, [sp, #10416]
  44b28c:	lsl	w8, w8, #16
  44b290:	mov	x9, #0x10                  	// #16
  44b294:	asr	w8, w8, w9
  44b298:	add	w8, w8, #0x0
  44b29c:	lsl	w8, w8, #16
  44b2a0:	asr	w8, w8, #16
  44b2a4:	stur	w8, [x29, #-92]
  44b2a8:	ldr	w8, [sp, #9668]
  44b2ac:	tbnz	w8, #0, 44c410 <readlinkat@plt+0x494e0>
  44b2b0:	b	44c434 <readlinkat@plt+0x49504>
  44b2b4:	ldr	x8, [sp, #10416]
  44b2b8:	mov	x9, xzr
  44b2bc:	add	x8, x8, #0x0
  44b2c0:	mul	x8, x9, x8
  44b2c4:	subs	x8, x8, #0x1
  44b2c8:	cmp	x8, #0x0
  44b2cc:	cset	w10, ge  // ge = tcont
  44b2d0:	tbnz	w10, #0, 44b308 <readlinkat@plt+0x483d8>
  44b2d4:	ldr	x8, [sp, #10416]
  44b2d8:	mov	x9, xzr
  44b2dc:	add	x8, x8, #0x0
  44b2e0:	mul	x8, x9, x8
  44b2e4:	add	x8, x8, #0x1
  44b2e8:	lsl	x8, x8, #62
  44b2ec:	subs	x8, x8, #0x1
  44b2f0:	mov	x9, #0x2                   	// #2
  44b2f4:	mul	x8, x8, x9
  44b2f8:	add	x8, x8, #0x1
  44b2fc:	mvn	x8, x8
  44b300:	str	x8, [sp, #8784]
  44b304:	b	44b320 <readlinkat@plt+0x483f0>
  44b308:	ldr	x8, [sp, #10416]
  44b30c:	mov	x9, xzr
  44b310:	add	x8, x8, #0x0
  44b314:	mul	x8, x9, x8
  44b318:	add	x8, x8, #0x0
  44b31c:	str	x8, [sp, #8784]
  44b320:	ldr	x8, [sp, #8784]
  44b324:	cmp	x8, #0x0
  44b328:	cset	w9, ge  // ge = tcont
  44b32c:	tbnz	w9, #0, 44b448 <readlinkat@plt+0x48518>
  44b330:	ldr	w8, [sp, #9668]
  44b334:	tbnz	w8, #0, 44b33c <readlinkat@plt+0x4840c>
  44b338:	b	44b3c8 <readlinkat@plt+0x48498>
  44b33c:	ldr	x8, [sp, #10416]
  44b340:	ldr	x9, [sp, #10416]
  44b344:	mov	x10, xzr
  44b348:	add	x9, x9, #0x0
  44b34c:	mul	x9, x10, x9
  44b350:	subs	x9, x9, #0x1
  44b354:	cmp	x9, #0x0
  44b358:	cset	w11, ge  // ge = tcont
  44b35c:	str	x8, [sp, #8776]
  44b360:	tbnz	w11, #0, 44b398 <readlinkat@plt+0x48468>
  44b364:	ldr	x8, [sp, #10416]
  44b368:	mov	x9, xzr
  44b36c:	add	x8, x8, #0x0
  44b370:	mul	x8, x9, x8
  44b374:	add	x8, x8, #0x1
  44b378:	lsl	x8, x8, #62
  44b37c:	subs	x8, x8, #0x1
  44b380:	mov	x9, #0x2                   	// #2
  44b384:	mul	x8, x8, x9
  44b388:	add	x8, x8, #0x1
  44b38c:	mvn	x8, x8
  44b390:	str	x8, [sp, #8768]
  44b394:	b	44b3b0 <readlinkat@plt+0x48480>
  44b398:	ldr	x8, [sp, #10416]
  44b39c:	mov	x9, xzr
  44b3a0:	add	x8, x8, #0x0
  44b3a4:	mul	x8, x9, x8
  44b3a8:	add	x8, x8, #0x0
  44b3ac:	str	x8, [sp, #8768]
  44b3b0:	ldr	x8, [sp, #8768]
  44b3b4:	subs	x8, x8, #0x0
  44b3b8:	ldr	x9, [sp, #8776]
  44b3bc:	cmp	x9, x8
  44b3c0:	b.lt	44b4f4 <readlinkat@plt+0x485c4>  // b.tstop
  44b3c4:	b	44b4ac <readlinkat@plt+0x4857c>
  44b3c8:	ldr	x8, [sp, #10416]
  44b3cc:	mov	x9, xzr
  44b3d0:	add	x8, x8, #0x0
  44b3d4:	mul	x8, x9, x8
  44b3d8:	subs	x8, x8, #0x1
  44b3dc:	cmp	x8, #0x0
  44b3e0:	cset	w10, ge  // ge = tcont
  44b3e4:	tbnz	w10, #0, 44b418 <readlinkat@plt+0x484e8>
  44b3e8:	ldr	x8, [sp, #10416]
  44b3ec:	mov	x9, xzr
  44b3f0:	add	x8, x8, #0x0
  44b3f4:	mul	x8, x9, x8
  44b3f8:	add	x8, x8, #0x1
  44b3fc:	lsl	x8, x8, #62
  44b400:	subs	x8, x8, #0x1
  44b404:	mov	x9, #0x2                   	// #2
  44b408:	mul	x8, x8, x9
  44b40c:	add	x8, x8, #0x1
  44b410:	str	x8, [sp, #8760]
  44b414:	b	44b430 <readlinkat@plt+0x48500>
  44b418:	ldr	x8, [sp, #10416]
  44b41c:	mov	x9, xzr
  44b420:	add	x8, x8, #0x0
  44b424:	mul	x8, x9, x8
  44b428:	subs	x8, x8, #0x1
  44b42c:	str	x8, [sp, #8760]
  44b430:	ldr	x8, [sp, #8760]
  44b434:	subs	x8, x8, #0x0
  44b438:	ldr	x9, [sp, #10416]
  44b43c:	cmp	x8, x9
  44b440:	b.lt	44b4f4 <readlinkat@plt+0x485c4>  // b.tstop
  44b444:	b	44b4ac <readlinkat@plt+0x4857c>
  44b448:	ldr	x8, [sp, #10416]
  44b44c:	cmp	x8, #0x0
  44b450:	cset	w9, ge  // ge = tcont
  44b454:	tbnz	w9, #0, 44b474 <readlinkat@plt+0x48544>
  44b458:	ldr	x8, [sp, #10416]
  44b45c:	mov	x9, xzr
  44b460:	add	x8, x8, #0x0
  44b464:	cmp	x9, x8
  44b468:	cset	w10, le
  44b46c:	tbnz	w10, #0, 44b4f4 <readlinkat@plt+0x485c4>
  44b470:	b	44b4ac <readlinkat@plt+0x4857c>
  44b474:	ldr	w8, [sp, #9668]
  44b478:	tbnz	w8, #0, 44b480 <readlinkat@plt+0x48550>
  44b47c:	b	44b498 <readlinkat@plt+0x48568>
  44b480:	ldr	x8, [sp, #10416]
  44b484:	ldr	x9, [sp, #10416]
  44b488:	add	x9, x9, #0x0
  44b48c:	cmp	x8, x9
  44b490:	b.le	44b4f4 <readlinkat@plt+0x485c4>
  44b494:	b	44b4ac <readlinkat@plt+0x4857c>
  44b498:	ldr	x8, [sp, #10416]
  44b49c:	add	x8, x8, #0x0
  44b4a0:	cmp	x8, #0x0
  44b4a4:	cset	w9, lt  // lt = tstop
  44b4a8:	tbnz	w9, #0, 44b4f4 <readlinkat@plt+0x485c4>
  44b4ac:	ldr	x8, [sp, #10416]
  44b4b0:	mov	x9, xzr
  44b4b4:	add	x8, x8, #0x0
  44b4b8:	mul	x8, x9, x8
  44b4bc:	subs	x8, x8, #0x1
  44b4c0:	cmp	x8, #0x0
  44b4c4:	cset	w10, ge  // ge = tcont
  44b4c8:	tbnz	w10, #0, 44b4e0 <readlinkat@plt+0x485b0>
  44b4cc:	ldr	x8, [sp, #10416]
  44b4d0:	add	x8, x8, #0x0
  44b4d4:	mov	x9, #0xffffffffffff8000    	// #-32768
  44b4d8:	cmp	x8, x9
  44b4dc:	b.lt	44b4f4 <readlinkat@plt+0x485c4>  // b.tstop
  44b4e0:	ldr	x8, [sp, #10416]
  44b4e4:	add	x8, x8, #0x0
  44b4e8:	mov	x9, #0x7fff                	// #32767
  44b4ec:	cmp	x9, x8
  44b4f0:	b.ge	44b514 <readlinkat@plt+0x485e4>  // b.tcont
  44b4f4:	ldr	x8, [sp, #10416]
  44b4f8:	add	w8, w8, #0x0
  44b4fc:	lsl	w8, w8, #16
  44b500:	asr	w8, w8, #16
  44b504:	stur	w8, [x29, #-92]
  44b508:	ldr	w8, [sp, #9664]
  44b50c:	tbnz	w8, #0, 44c410 <readlinkat@plt+0x494e0>
  44b510:	b	44c434 <readlinkat@plt+0x49504>
  44b514:	ldr	x8, [sp, #10416]
  44b518:	add	w8, w8, #0x0
  44b51c:	lsl	w8, w8, #16
  44b520:	asr	w8, w8, #16
  44b524:	stur	w8, [x29, #-92]
  44b528:	ldr	w8, [sp, #9668]
  44b52c:	tbnz	w8, #0, 44c410 <readlinkat@plt+0x494e0>
  44b530:	b	44c434 <readlinkat@plt+0x49504>
  44b534:	ldr	w8, [sp, #9664]
  44b538:	tbnz	w8, #0, 44b540 <readlinkat@plt+0x48610>
  44b53c:	b	44ba2c <readlinkat@plt+0x48afc>
  44b540:	ldr	w8, [sp, #9668]
  44b544:	tbnz	w8, #0, 44b54c <readlinkat@plt+0x4861c>
  44b548:	b	44b7bc <readlinkat@plt+0x4888c>
  44b54c:	ldr	x8, [sp, #10416]
  44b550:	mov	w9, wzr
  44b554:	add	w8, w8, #0x0
  44b558:	mul	w8, w9, w8
  44b55c:	subs	w8, w8, #0x1
  44b560:	cmp	w8, #0x0
  44b564:	cset	w8, ge  // ge = tcont
  44b568:	tbnz	w8, #0, 44b5a0 <readlinkat@plt+0x48670>
  44b56c:	ldr	x8, [sp, #10416]
  44b570:	mov	w9, wzr
  44b574:	add	w8, w8, #0x0
  44b578:	mul	w8, w9, w8
  44b57c:	add	w8, w8, #0x1
  44b580:	lsl	w8, w8, #30
  44b584:	subs	w8, w8, #0x1
  44b588:	mov	w9, #0x2                   	// #2
  44b58c:	mul	w8, w8, w9
  44b590:	add	w8, w8, #0x1
  44b594:	mvn	w8, w8
  44b598:	str	w8, [sp, #8756]
  44b59c:	b	44b5b8 <readlinkat@plt+0x48688>
  44b5a0:	ldr	x8, [sp, #10416]
  44b5a4:	mov	w9, wzr
  44b5a8:	add	w8, w8, #0x0
  44b5ac:	mul	w8, w9, w8
  44b5b0:	add	w8, w8, #0x0
  44b5b4:	str	w8, [sp, #8756]
  44b5b8:	ldr	w8, [sp, #8756]
  44b5bc:	cmp	w8, #0x0
  44b5c0:	cset	w8, ge  // ge = tcont
  44b5c4:	tbnz	w8, #0, 44b6e0 <readlinkat@plt+0x487b0>
  44b5c8:	ldr	w8, [sp, #9668]
  44b5cc:	tbnz	w8, #0, 44b5d4 <readlinkat@plt+0x486a4>
  44b5d0:	b	44b660 <readlinkat@plt+0x48730>
  44b5d4:	ldr	x8, [sp, #10416]
  44b5d8:	ldr	x9, [sp, #10416]
  44b5dc:	mov	w10, wzr
  44b5e0:	add	w9, w9, #0x0
  44b5e4:	mul	w9, w10, w9
  44b5e8:	subs	w9, w9, #0x1
  44b5ec:	cmp	w9, #0x0
  44b5f0:	cset	w9, ge  // ge = tcont
  44b5f4:	str	w8, [sp, #8752]
  44b5f8:	tbnz	w9, #0, 44b630 <readlinkat@plt+0x48700>
  44b5fc:	ldr	x8, [sp, #10416]
  44b600:	mov	w9, wzr
  44b604:	add	w8, w8, #0x0
  44b608:	mul	w8, w9, w8
  44b60c:	add	w8, w8, #0x1
  44b610:	lsl	w8, w8, #30
  44b614:	subs	w8, w8, #0x1
  44b618:	mov	w9, #0x2                   	// #2
  44b61c:	mul	w8, w8, w9
  44b620:	add	w8, w8, #0x1
  44b624:	mvn	w8, w8
  44b628:	str	w8, [sp, #8748]
  44b62c:	b	44b648 <readlinkat@plt+0x48718>
  44b630:	ldr	x8, [sp, #10416]
  44b634:	mov	w9, wzr
  44b638:	add	w8, w8, #0x0
  44b63c:	mul	w8, w9, w8
  44b640:	add	w8, w8, #0x0
  44b644:	str	w8, [sp, #8748]
  44b648:	ldr	w8, [sp, #8748]
  44b64c:	subs	w8, w8, #0x0
  44b650:	ldr	w9, [sp, #8752]
  44b654:	cmp	w9, w8
  44b658:	b.lt	44b78c <readlinkat@plt+0x4885c>  // b.tstop
  44b65c:	b	44b744 <readlinkat@plt+0x48814>
  44b660:	ldr	x8, [sp, #10416]
  44b664:	mov	w9, wzr
  44b668:	add	w8, w8, #0x0
  44b66c:	mul	w8, w9, w8
  44b670:	subs	w8, w8, #0x1
  44b674:	cmp	w8, #0x0
  44b678:	cset	w8, ge  // ge = tcont
  44b67c:	tbnz	w8, #0, 44b6b0 <readlinkat@plt+0x48780>
  44b680:	ldr	x8, [sp, #10416]
  44b684:	mov	w9, wzr
  44b688:	add	w8, w8, #0x0
  44b68c:	mul	w8, w9, w8
  44b690:	add	w8, w8, #0x1
  44b694:	lsl	w8, w8, #30
  44b698:	subs	w8, w8, #0x1
  44b69c:	mov	w9, #0x2                   	// #2
  44b6a0:	mul	w8, w8, w9
  44b6a4:	add	w8, w8, #0x1
  44b6a8:	str	w8, [sp, #8744]
  44b6ac:	b	44b6c8 <readlinkat@plt+0x48798>
  44b6b0:	ldr	x8, [sp, #10416]
  44b6b4:	mov	w9, wzr
  44b6b8:	add	w8, w8, #0x0
  44b6bc:	mul	w8, w9, w8
  44b6c0:	subs	w8, w8, #0x1
  44b6c4:	str	w8, [sp, #8744]
  44b6c8:	ldr	w8, [sp, #8744]
  44b6cc:	subs	w8, w8, #0x0
  44b6d0:	ldr	x9, [sp, #10416]
  44b6d4:	cmp	w8, w9
  44b6d8:	b.lt	44b78c <readlinkat@plt+0x4885c>  // b.tstop
  44b6dc:	b	44b744 <readlinkat@plt+0x48814>
  44b6e0:	ldr	x8, [sp, #10416]
  44b6e4:	cmp	w8, #0x0
  44b6e8:	cset	w8, ge  // ge = tcont
  44b6ec:	tbnz	w8, #0, 44b70c <readlinkat@plt+0x487dc>
  44b6f0:	ldr	x8, [sp, #10416]
  44b6f4:	mov	w9, wzr
  44b6f8:	add	w8, w8, #0x0
  44b6fc:	cmp	w9, w8
  44b700:	cset	w8, le
  44b704:	tbnz	w8, #0, 44b78c <readlinkat@plt+0x4885c>
  44b708:	b	44b744 <readlinkat@plt+0x48814>
  44b70c:	ldr	w8, [sp, #9668]
  44b710:	tbnz	w8, #0, 44b718 <readlinkat@plt+0x487e8>
  44b714:	b	44b730 <readlinkat@plt+0x48800>
  44b718:	ldr	x8, [sp, #10416]
  44b71c:	ldr	x9, [sp, #10416]
  44b720:	add	w9, w9, #0x0
  44b724:	cmp	w8, w9
  44b728:	b.le	44b78c <readlinkat@plt+0x4885c>
  44b72c:	b	44b744 <readlinkat@plt+0x48814>
  44b730:	ldr	x8, [sp, #10416]
  44b734:	add	w8, w8, #0x0
  44b738:	cmp	w8, #0x0
  44b73c:	cset	w8, lt  // lt = tstop
  44b740:	tbnz	w8, #0, 44b78c <readlinkat@plt+0x4885c>
  44b744:	ldr	x8, [sp, #10416]
  44b748:	mov	w9, wzr
  44b74c:	add	w8, w8, #0x0
  44b750:	mul	w8, w9, w8
  44b754:	subs	w8, w8, #0x1
  44b758:	cmp	w8, #0x0
  44b75c:	cset	w8, ge  // ge = tcont
  44b760:	tbnz	w8, #0, 44b778 <readlinkat@plt+0x48848>
  44b764:	ldr	x8, [sp, #10416]
  44b768:	add	w8, w8, #0x0
  44b76c:	mov	w9, #0x80000000            	// #-2147483648
  44b770:	cmp	w8, w9
  44b774:	b.lt	44b78c <readlinkat@plt+0x4885c>  // b.tstop
  44b778:	ldr	x8, [sp, #10416]
  44b77c:	add	w8, w8, #0x0
  44b780:	mov	w9, #0x7fffffff            	// #2147483647
  44b784:	cmp	w9, w8
  44b788:	b.ge	44b7a4 <readlinkat@plt+0x48874>  // b.tcont
  44b78c:	ldr	x8, [sp, #10416]
  44b790:	add	w8, w8, #0x0
  44b794:	stur	w8, [x29, #-92]
  44b798:	ldr	w8, [sp, #9664]
  44b79c:	tbnz	w8, #0, 44c410 <readlinkat@plt+0x494e0>
  44b7a0:	b	44c434 <readlinkat@plt+0x49504>
  44b7a4:	ldr	x8, [sp, #10416]
  44b7a8:	add	w8, w8, #0x0
  44b7ac:	stur	w8, [x29, #-92]
  44b7b0:	ldr	w8, [sp, #9668]
  44b7b4:	tbnz	w8, #0, 44c410 <readlinkat@plt+0x494e0>
  44b7b8:	b	44c434 <readlinkat@plt+0x49504>
  44b7bc:	ldr	x8, [sp, #10416]
  44b7c0:	mov	x9, xzr
  44b7c4:	add	x8, x8, #0x0
  44b7c8:	mul	x8, x9, x8
  44b7cc:	subs	x8, x8, #0x1
  44b7d0:	cmp	x8, #0x0
  44b7d4:	cset	w10, ge  // ge = tcont
  44b7d8:	tbnz	w10, #0, 44b810 <readlinkat@plt+0x488e0>
  44b7dc:	ldr	x8, [sp, #10416]
  44b7e0:	mov	x9, xzr
  44b7e4:	add	x8, x8, #0x0
  44b7e8:	mul	x8, x9, x8
  44b7ec:	add	x8, x8, #0x1
  44b7f0:	lsl	x8, x8, #62
  44b7f4:	subs	x8, x8, #0x1
  44b7f8:	mov	x9, #0x2                   	// #2
  44b7fc:	mul	x8, x8, x9
  44b800:	add	x8, x8, #0x1
  44b804:	mvn	x8, x8
  44b808:	str	x8, [sp, #8736]
  44b80c:	b	44b828 <readlinkat@plt+0x488f8>
  44b810:	ldr	x8, [sp, #10416]
  44b814:	mov	x9, xzr
  44b818:	add	x8, x8, #0x0
  44b81c:	mul	x8, x9, x8
  44b820:	add	x8, x8, #0x0
  44b824:	str	x8, [sp, #8736]
  44b828:	ldr	x8, [sp, #8736]
  44b82c:	cmp	x8, #0x0
  44b830:	cset	w9, ge  // ge = tcont
  44b834:	tbnz	w9, #0, 44b950 <readlinkat@plt+0x48a20>
  44b838:	ldr	w8, [sp, #9668]
  44b83c:	tbnz	w8, #0, 44b844 <readlinkat@plt+0x48914>
  44b840:	b	44b8d0 <readlinkat@plt+0x489a0>
  44b844:	ldr	x8, [sp, #10416]
  44b848:	ldr	x9, [sp, #10416]
  44b84c:	mov	x10, xzr
  44b850:	add	x9, x9, #0x0
  44b854:	mul	x9, x10, x9
  44b858:	subs	x9, x9, #0x1
  44b85c:	cmp	x9, #0x0
  44b860:	cset	w11, ge  // ge = tcont
  44b864:	str	x8, [sp, #8728]
  44b868:	tbnz	w11, #0, 44b8a0 <readlinkat@plt+0x48970>
  44b86c:	ldr	x8, [sp, #10416]
  44b870:	mov	x9, xzr
  44b874:	add	x8, x8, #0x0
  44b878:	mul	x8, x9, x8
  44b87c:	add	x8, x8, #0x1
  44b880:	lsl	x8, x8, #62
  44b884:	subs	x8, x8, #0x1
  44b888:	mov	x9, #0x2                   	// #2
  44b88c:	mul	x8, x8, x9
  44b890:	add	x8, x8, #0x1
  44b894:	mvn	x8, x8
  44b898:	str	x8, [sp, #8720]
  44b89c:	b	44b8b8 <readlinkat@plt+0x48988>
  44b8a0:	ldr	x8, [sp, #10416]
  44b8a4:	mov	x9, xzr
  44b8a8:	add	x8, x8, #0x0
  44b8ac:	mul	x8, x9, x8
  44b8b0:	add	x8, x8, #0x0
  44b8b4:	str	x8, [sp, #8720]
  44b8b8:	ldr	x8, [sp, #8720]
  44b8bc:	subs	x8, x8, #0x0
  44b8c0:	ldr	x9, [sp, #8728]
  44b8c4:	cmp	x9, x8
  44b8c8:	b.lt	44b9fc <readlinkat@plt+0x48acc>  // b.tstop
  44b8cc:	b	44b9b4 <readlinkat@plt+0x48a84>
  44b8d0:	ldr	x8, [sp, #10416]
  44b8d4:	mov	x9, xzr
  44b8d8:	add	x8, x8, #0x0
  44b8dc:	mul	x8, x9, x8
  44b8e0:	subs	x8, x8, #0x1
  44b8e4:	cmp	x8, #0x0
  44b8e8:	cset	w10, ge  // ge = tcont
  44b8ec:	tbnz	w10, #0, 44b920 <readlinkat@plt+0x489f0>
  44b8f0:	ldr	x8, [sp, #10416]
  44b8f4:	mov	x9, xzr
  44b8f8:	add	x8, x8, #0x0
  44b8fc:	mul	x8, x9, x8
  44b900:	add	x8, x8, #0x1
  44b904:	lsl	x8, x8, #62
  44b908:	subs	x8, x8, #0x1
  44b90c:	mov	x9, #0x2                   	// #2
  44b910:	mul	x8, x8, x9
  44b914:	add	x8, x8, #0x1
  44b918:	str	x8, [sp, #8712]
  44b91c:	b	44b938 <readlinkat@plt+0x48a08>
  44b920:	ldr	x8, [sp, #10416]
  44b924:	mov	x9, xzr
  44b928:	add	x8, x8, #0x0
  44b92c:	mul	x8, x9, x8
  44b930:	subs	x8, x8, #0x1
  44b934:	str	x8, [sp, #8712]
  44b938:	ldr	x8, [sp, #8712]
  44b93c:	subs	x8, x8, #0x0
  44b940:	ldr	x9, [sp, #10416]
  44b944:	cmp	x8, x9
  44b948:	b.lt	44b9fc <readlinkat@plt+0x48acc>  // b.tstop
  44b94c:	b	44b9b4 <readlinkat@plt+0x48a84>
  44b950:	ldr	x8, [sp, #10416]
  44b954:	cmp	x8, #0x0
  44b958:	cset	w9, ge  // ge = tcont
  44b95c:	tbnz	w9, #0, 44b97c <readlinkat@plt+0x48a4c>
  44b960:	ldr	x8, [sp, #10416]
  44b964:	mov	x9, xzr
  44b968:	add	x8, x8, #0x0
  44b96c:	cmp	x9, x8
  44b970:	cset	w10, le
  44b974:	tbnz	w10, #0, 44b9fc <readlinkat@plt+0x48acc>
  44b978:	b	44b9b4 <readlinkat@plt+0x48a84>
  44b97c:	ldr	w8, [sp, #9668]
  44b980:	tbnz	w8, #0, 44b988 <readlinkat@plt+0x48a58>
  44b984:	b	44b9a0 <readlinkat@plt+0x48a70>
  44b988:	ldr	x8, [sp, #10416]
  44b98c:	ldr	x9, [sp, #10416]
  44b990:	add	x9, x9, #0x0
  44b994:	cmp	x8, x9
  44b998:	b.le	44b9fc <readlinkat@plt+0x48acc>
  44b99c:	b	44b9b4 <readlinkat@plt+0x48a84>
  44b9a0:	ldr	x8, [sp, #10416]
  44b9a4:	add	x8, x8, #0x0
  44b9a8:	cmp	x8, #0x0
  44b9ac:	cset	w9, lt  // lt = tstop
  44b9b0:	tbnz	w9, #0, 44b9fc <readlinkat@plt+0x48acc>
  44b9b4:	ldr	x8, [sp, #10416]
  44b9b8:	mov	x9, xzr
  44b9bc:	add	x8, x8, #0x0
  44b9c0:	mul	x8, x9, x8
  44b9c4:	subs	x8, x8, #0x1
  44b9c8:	cmp	x8, #0x0
  44b9cc:	cset	w10, ge  // ge = tcont
  44b9d0:	tbnz	w10, #0, 44b9e8 <readlinkat@plt+0x48ab8>
  44b9d4:	ldr	x8, [sp, #10416]
  44b9d8:	add	x8, x8, #0x0
  44b9dc:	mov	x9, #0xffffffff80000000    	// #-2147483648
  44b9e0:	cmp	x8, x9
  44b9e4:	b.lt	44b9fc <readlinkat@plt+0x48acc>  // b.tstop
  44b9e8:	ldr	x8, [sp, #10416]
  44b9ec:	add	x8, x8, #0x0
  44b9f0:	mov	x9, #0x7fffffff            	// #2147483647
  44b9f4:	cmp	x9, x8
  44b9f8:	b.ge	44ba14 <readlinkat@plt+0x48ae4>  // b.tcont
  44b9fc:	ldr	x8, [sp, #10416]
  44ba00:	add	w8, w8, #0x0
  44ba04:	stur	w8, [x29, #-92]
  44ba08:	ldr	w8, [sp, #9664]
  44ba0c:	tbnz	w8, #0, 44c410 <readlinkat@plt+0x494e0>
  44ba10:	b	44c434 <readlinkat@plt+0x49504>
  44ba14:	ldr	x8, [sp, #10416]
  44ba18:	add	w8, w8, #0x0
  44ba1c:	stur	w8, [x29, #-92]
  44ba20:	ldr	w8, [sp, #9668]
  44ba24:	tbnz	w8, #0, 44c410 <readlinkat@plt+0x494e0>
  44ba28:	b	44c434 <readlinkat@plt+0x49504>
  44ba2c:	ldr	w8, [sp, #9668]
  44ba30:	tbnz	w8, #0, 44ba38 <readlinkat@plt+0x48b08>
  44ba34:	b	44bf24 <readlinkat@plt+0x48ff4>
  44ba38:	ldr	w8, [sp, #9668]
  44ba3c:	tbnz	w8, #0, 44ba44 <readlinkat@plt+0x48b14>
  44ba40:	b	44bcb4 <readlinkat@plt+0x48d84>
  44ba44:	ldr	x8, [sp, #10416]
  44ba48:	mov	x9, xzr
  44ba4c:	add	x8, x8, #0x0
  44ba50:	mul	x8, x9, x8
  44ba54:	subs	x8, x8, #0x1
  44ba58:	cmp	x8, #0x0
  44ba5c:	cset	w10, ge  // ge = tcont
  44ba60:	tbnz	w10, #0, 44ba98 <readlinkat@plt+0x48b68>
  44ba64:	ldr	x8, [sp, #10416]
  44ba68:	mov	x9, xzr
  44ba6c:	add	x8, x8, #0x0
  44ba70:	mul	x8, x9, x8
  44ba74:	add	x8, x8, #0x1
  44ba78:	lsl	x8, x8, #62
  44ba7c:	subs	x8, x8, #0x1
  44ba80:	mov	x9, #0x2                   	// #2
  44ba84:	mul	x8, x8, x9
  44ba88:	add	x8, x8, #0x1
  44ba8c:	mvn	x8, x8
  44ba90:	str	x8, [sp, #8704]
  44ba94:	b	44bab0 <readlinkat@plt+0x48b80>
  44ba98:	ldr	x8, [sp, #10416]
  44ba9c:	mov	x9, xzr
  44baa0:	add	x8, x8, #0x0
  44baa4:	mul	x8, x9, x8
  44baa8:	add	x8, x8, #0x0
  44baac:	str	x8, [sp, #8704]
  44bab0:	ldr	x8, [sp, #8704]
  44bab4:	cmp	x8, #0x0
  44bab8:	cset	w9, ge  // ge = tcont
  44babc:	tbnz	w9, #0, 44bbd8 <readlinkat@plt+0x48ca8>
  44bac0:	ldr	w8, [sp, #9668]
  44bac4:	tbnz	w8, #0, 44bacc <readlinkat@plt+0x48b9c>
  44bac8:	b	44bb58 <readlinkat@plt+0x48c28>
  44bacc:	ldr	x8, [sp, #10416]
  44bad0:	ldr	x9, [sp, #10416]
  44bad4:	mov	x10, xzr
  44bad8:	add	x9, x9, #0x0
  44badc:	mul	x9, x10, x9
  44bae0:	subs	x9, x9, #0x1
  44bae4:	cmp	x9, #0x0
  44bae8:	cset	w11, ge  // ge = tcont
  44baec:	str	x8, [sp, #8696]
  44baf0:	tbnz	w11, #0, 44bb28 <readlinkat@plt+0x48bf8>
  44baf4:	ldr	x8, [sp, #10416]
  44baf8:	mov	x9, xzr
  44bafc:	add	x8, x8, #0x0
  44bb00:	mul	x8, x9, x8
  44bb04:	add	x8, x8, #0x1
  44bb08:	lsl	x8, x8, #62
  44bb0c:	subs	x8, x8, #0x1
  44bb10:	mov	x9, #0x2                   	// #2
  44bb14:	mul	x8, x8, x9
  44bb18:	add	x8, x8, #0x1
  44bb1c:	mvn	x8, x8
  44bb20:	str	x8, [sp, #8688]
  44bb24:	b	44bb40 <readlinkat@plt+0x48c10>
  44bb28:	ldr	x8, [sp, #10416]
  44bb2c:	mov	x9, xzr
  44bb30:	add	x8, x8, #0x0
  44bb34:	mul	x8, x9, x8
  44bb38:	add	x8, x8, #0x0
  44bb3c:	str	x8, [sp, #8688]
  44bb40:	ldr	x8, [sp, #8688]
  44bb44:	subs	x8, x8, #0x0
  44bb48:	ldr	x9, [sp, #8696]
  44bb4c:	cmp	x9, x8
  44bb50:	b.lt	44bc84 <readlinkat@plt+0x48d54>  // b.tstop
  44bb54:	b	44bc3c <readlinkat@plt+0x48d0c>
  44bb58:	ldr	x8, [sp, #10416]
  44bb5c:	mov	x9, xzr
  44bb60:	add	x8, x8, #0x0
  44bb64:	mul	x8, x9, x8
  44bb68:	subs	x8, x8, #0x1
  44bb6c:	cmp	x8, #0x0
  44bb70:	cset	w10, ge  // ge = tcont
  44bb74:	tbnz	w10, #0, 44bba8 <readlinkat@plt+0x48c78>
  44bb78:	ldr	x8, [sp, #10416]
  44bb7c:	mov	x9, xzr
  44bb80:	add	x8, x8, #0x0
  44bb84:	mul	x8, x9, x8
  44bb88:	add	x8, x8, #0x1
  44bb8c:	lsl	x8, x8, #62
  44bb90:	subs	x8, x8, #0x1
  44bb94:	mov	x9, #0x2                   	// #2
  44bb98:	mul	x8, x8, x9
  44bb9c:	add	x8, x8, #0x1
  44bba0:	str	x8, [sp, #8680]
  44bba4:	b	44bbc0 <readlinkat@plt+0x48c90>
  44bba8:	ldr	x8, [sp, #10416]
  44bbac:	mov	x9, xzr
  44bbb0:	add	x8, x8, #0x0
  44bbb4:	mul	x8, x9, x8
  44bbb8:	subs	x8, x8, #0x1
  44bbbc:	str	x8, [sp, #8680]
  44bbc0:	ldr	x8, [sp, #8680]
  44bbc4:	subs	x8, x8, #0x0
  44bbc8:	ldr	x9, [sp, #10416]
  44bbcc:	cmp	x8, x9
  44bbd0:	b.lt	44bc84 <readlinkat@plt+0x48d54>  // b.tstop
  44bbd4:	b	44bc3c <readlinkat@plt+0x48d0c>
  44bbd8:	ldr	x8, [sp, #10416]
  44bbdc:	cmp	x8, #0x0
  44bbe0:	cset	w9, ge  // ge = tcont
  44bbe4:	tbnz	w9, #0, 44bc04 <readlinkat@plt+0x48cd4>
  44bbe8:	ldr	x8, [sp, #10416]
  44bbec:	mov	x9, xzr
  44bbf0:	add	x8, x8, #0x0
  44bbf4:	cmp	x9, x8
  44bbf8:	cset	w10, le
  44bbfc:	tbnz	w10, #0, 44bc84 <readlinkat@plt+0x48d54>
  44bc00:	b	44bc3c <readlinkat@plt+0x48d0c>
  44bc04:	ldr	w8, [sp, #9668]
  44bc08:	tbnz	w8, #0, 44bc10 <readlinkat@plt+0x48ce0>
  44bc0c:	b	44bc28 <readlinkat@plt+0x48cf8>
  44bc10:	ldr	x8, [sp, #10416]
  44bc14:	ldr	x9, [sp, #10416]
  44bc18:	add	x9, x9, #0x0
  44bc1c:	cmp	x8, x9
  44bc20:	b.le	44bc84 <readlinkat@plt+0x48d54>
  44bc24:	b	44bc3c <readlinkat@plt+0x48d0c>
  44bc28:	ldr	x8, [sp, #10416]
  44bc2c:	add	x8, x8, #0x0
  44bc30:	cmp	x8, #0x0
  44bc34:	cset	w9, lt  // lt = tstop
  44bc38:	tbnz	w9, #0, 44bc84 <readlinkat@plt+0x48d54>
  44bc3c:	ldr	x8, [sp, #10416]
  44bc40:	mov	x9, xzr
  44bc44:	add	x8, x8, #0x0
  44bc48:	mul	x8, x9, x8
  44bc4c:	subs	x8, x8, #0x1
  44bc50:	cmp	x8, #0x0
  44bc54:	cset	w10, ge  // ge = tcont
  44bc58:	tbnz	w10, #0, 44bc70 <readlinkat@plt+0x48d40>
  44bc5c:	ldr	x8, [sp, #10416]
  44bc60:	add	x8, x8, #0x0
  44bc64:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  44bc68:	cmp	x8, x9
  44bc6c:	b.lt	44bc84 <readlinkat@plt+0x48d54>  // b.tstop
  44bc70:	ldr	x8, [sp, #10416]
  44bc74:	add	x8, x8, #0x0
  44bc78:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  44bc7c:	cmp	x9, x8
  44bc80:	b.ge	44bc9c <readlinkat@plt+0x48d6c>  // b.tcont
  44bc84:	ldr	x8, [sp, #10416]
  44bc88:	add	x8, x8, #0x0
  44bc8c:	stur	w8, [x29, #-92]
  44bc90:	ldr	w8, [sp, #9664]
  44bc94:	tbnz	w8, #0, 44c410 <readlinkat@plt+0x494e0>
  44bc98:	b	44c434 <readlinkat@plt+0x49504>
  44bc9c:	ldr	x8, [sp, #10416]
  44bca0:	add	x8, x8, #0x0
  44bca4:	stur	w8, [x29, #-92]
  44bca8:	ldr	w8, [sp, #9668]
  44bcac:	tbnz	w8, #0, 44c410 <readlinkat@plt+0x494e0>
  44bcb0:	b	44c434 <readlinkat@plt+0x49504>
  44bcb4:	ldr	x8, [sp, #10416]
  44bcb8:	mov	x9, xzr
  44bcbc:	add	x8, x8, #0x0
  44bcc0:	mul	x8, x9, x8
  44bcc4:	subs	x8, x8, #0x1
  44bcc8:	cmp	x8, #0x0
  44bccc:	cset	w10, ge  // ge = tcont
  44bcd0:	tbnz	w10, #0, 44bd08 <readlinkat@plt+0x48dd8>
  44bcd4:	ldr	x8, [sp, #10416]
  44bcd8:	mov	x9, xzr
  44bcdc:	add	x8, x8, #0x0
  44bce0:	mul	x8, x9, x8
  44bce4:	add	x8, x8, #0x1
  44bce8:	lsl	x8, x8, #62
  44bcec:	subs	x8, x8, #0x1
  44bcf0:	mov	x9, #0x2                   	// #2
  44bcf4:	mul	x8, x8, x9
  44bcf8:	add	x8, x8, #0x1
  44bcfc:	mvn	x8, x8
  44bd00:	str	x8, [sp, #8672]
  44bd04:	b	44bd20 <readlinkat@plt+0x48df0>
  44bd08:	ldr	x8, [sp, #10416]
  44bd0c:	mov	x9, xzr
  44bd10:	add	x8, x8, #0x0
  44bd14:	mul	x8, x9, x8
  44bd18:	add	x8, x8, #0x0
  44bd1c:	str	x8, [sp, #8672]
  44bd20:	ldr	x8, [sp, #8672]
  44bd24:	cmp	x8, #0x0
  44bd28:	cset	w9, ge  // ge = tcont
  44bd2c:	tbnz	w9, #0, 44be48 <readlinkat@plt+0x48f18>
  44bd30:	ldr	w8, [sp, #9668]
  44bd34:	tbnz	w8, #0, 44bd3c <readlinkat@plt+0x48e0c>
  44bd38:	b	44bdc8 <readlinkat@plt+0x48e98>
  44bd3c:	ldr	x8, [sp, #10416]
  44bd40:	ldr	x9, [sp, #10416]
  44bd44:	mov	x10, xzr
  44bd48:	add	x9, x9, #0x0
  44bd4c:	mul	x9, x10, x9
  44bd50:	subs	x9, x9, #0x1
  44bd54:	cmp	x9, #0x0
  44bd58:	cset	w11, ge  // ge = tcont
  44bd5c:	str	x8, [sp, #8664]
  44bd60:	tbnz	w11, #0, 44bd98 <readlinkat@plt+0x48e68>
  44bd64:	ldr	x8, [sp, #10416]
  44bd68:	mov	x9, xzr
  44bd6c:	add	x8, x8, #0x0
  44bd70:	mul	x8, x9, x8
  44bd74:	add	x8, x8, #0x1
  44bd78:	lsl	x8, x8, #62
  44bd7c:	subs	x8, x8, #0x1
  44bd80:	mov	x9, #0x2                   	// #2
  44bd84:	mul	x8, x8, x9
  44bd88:	add	x8, x8, #0x1
  44bd8c:	mvn	x8, x8
  44bd90:	str	x8, [sp, #8656]
  44bd94:	b	44bdb0 <readlinkat@plt+0x48e80>
  44bd98:	ldr	x8, [sp, #10416]
  44bd9c:	mov	x9, xzr
  44bda0:	add	x8, x8, #0x0
  44bda4:	mul	x8, x9, x8
  44bda8:	add	x8, x8, #0x0
  44bdac:	str	x8, [sp, #8656]
  44bdb0:	ldr	x8, [sp, #8656]
  44bdb4:	subs	x8, x8, #0x0
  44bdb8:	ldr	x9, [sp, #8664]
  44bdbc:	cmp	x9, x8
  44bdc0:	b.lt	44bef4 <readlinkat@plt+0x48fc4>  // b.tstop
  44bdc4:	b	44beac <readlinkat@plt+0x48f7c>
  44bdc8:	ldr	x8, [sp, #10416]
  44bdcc:	mov	x9, xzr
  44bdd0:	add	x8, x8, #0x0
  44bdd4:	mul	x8, x9, x8
  44bdd8:	subs	x8, x8, #0x1
  44bddc:	cmp	x8, #0x0
  44bde0:	cset	w10, ge  // ge = tcont
  44bde4:	tbnz	w10, #0, 44be18 <readlinkat@plt+0x48ee8>
  44bde8:	ldr	x8, [sp, #10416]
  44bdec:	mov	x9, xzr
  44bdf0:	add	x8, x8, #0x0
  44bdf4:	mul	x8, x9, x8
  44bdf8:	add	x8, x8, #0x1
  44bdfc:	lsl	x8, x8, #62
  44be00:	subs	x8, x8, #0x1
  44be04:	mov	x9, #0x2                   	// #2
  44be08:	mul	x8, x8, x9
  44be0c:	add	x8, x8, #0x1
  44be10:	str	x8, [sp, #8648]
  44be14:	b	44be30 <readlinkat@plt+0x48f00>
  44be18:	ldr	x8, [sp, #10416]
  44be1c:	mov	x9, xzr
  44be20:	add	x8, x8, #0x0
  44be24:	mul	x8, x9, x8
  44be28:	subs	x8, x8, #0x1
  44be2c:	str	x8, [sp, #8648]
  44be30:	ldr	x8, [sp, #8648]
  44be34:	subs	x8, x8, #0x0
  44be38:	ldr	x9, [sp, #10416]
  44be3c:	cmp	x8, x9
  44be40:	b.lt	44bef4 <readlinkat@plt+0x48fc4>  // b.tstop
  44be44:	b	44beac <readlinkat@plt+0x48f7c>
  44be48:	ldr	x8, [sp, #10416]
  44be4c:	cmp	x8, #0x0
  44be50:	cset	w9, ge  // ge = tcont
  44be54:	tbnz	w9, #0, 44be74 <readlinkat@plt+0x48f44>
  44be58:	ldr	x8, [sp, #10416]
  44be5c:	mov	x9, xzr
  44be60:	add	x8, x8, #0x0
  44be64:	cmp	x9, x8
  44be68:	cset	w10, le
  44be6c:	tbnz	w10, #0, 44bef4 <readlinkat@plt+0x48fc4>
  44be70:	b	44beac <readlinkat@plt+0x48f7c>
  44be74:	ldr	w8, [sp, #9668]
  44be78:	tbnz	w8, #0, 44be80 <readlinkat@plt+0x48f50>
  44be7c:	b	44be98 <readlinkat@plt+0x48f68>
  44be80:	ldr	x8, [sp, #10416]
  44be84:	ldr	x9, [sp, #10416]
  44be88:	add	x9, x9, #0x0
  44be8c:	cmp	x8, x9
  44be90:	b.le	44bef4 <readlinkat@plt+0x48fc4>
  44be94:	b	44beac <readlinkat@plt+0x48f7c>
  44be98:	ldr	x8, [sp, #10416]
  44be9c:	add	x8, x8, #0x0
  44bea0:	cmp	x8, #0x0
  44bea4:	cset	w9, lt  // lt = tstop
  44bea8:	tbnz	w9, #0, 44bef4 <readlinkat@plt+0x48fc4>
  44beac:	ldr	x8, [sp, #10416]
  44beb0:	mov	x9, xzr
  44beb4:	add	x8, x8, #0x0
  44beb8:	mul	x8, x9, x8
  44bebc:	subs	x8, x8, #0x1
  44bec0:	cmp	x8, #0x0
  44bec4:	cset	w10, ge  // ge = tcont
  44bec8:	tbnz	w10, #0, 44bee0 <readlinkat@plt+0x48fb0>
  44becc:	ldr	x8, [sp, #10416]
  44bed0:	add	x8, x8, #0x0
  44bed4:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  44bed8:	cmp	x8, x9
  44bedc:	b.lt	44bef4 <readlinkat@plt+0x48fc4>  // b.tstop
  44bee0:	ldr	x8, [sp, #10416]
  44bee4:	add	x8, x8, #0x0
  44bee8:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  44beec:	cmp	x9, x8
  44bef0:	b.ge	44bf0c <readlinkat@plt+0x48fdc>  // b.tcont
  44bef4:	ldr	x8, [sp, #10416]
  44bef8:	add	x8, x8, #0x0
  44befc:	stur	w8, [x29, #-92]
  44bf00:	ldr	w8, [sp, #9664]
  44bf04:	tbnz	w8, #0, 44c410 <readlinkat@plt+0x494e0>
  44bf08:	b	44c434 <readlinkat@plt+0x49504>
  44bf0c:	ldr	x8, [sp, #10416]
  44bf10:	add	x8, x8, #0x0
  44bf14:	stur	w8, [x29, #-92]
  44bf18:	ldr	w8, [sp, #9668]
  44bf1c:	tbnz	w8, #0, 44c410 <readlinkat@plt+0x494e0>
  44bf20:	b	44c434 <readlinkat@plt+0x49504>
  44bf24:	ldr	w8, [sp, #9668]
  44bf28:	tbnz	w8, #0, 44bf30 <readlinkat@plt+0x49000>
  44bf2c:	b	44c1a0 <readlinkat@plt+0x49270>
  44bf30:	ldr	x8, [sp, #10416]
  44bf34:	mov	x9, xzr
  44bf38:	add	x8, x8, #0x0
  44bf3c:	mul	x8, x9, x8
  44bf40:	subs	x8, x8, #0x1
  44bf44:	cmp	x8, #0x0
  44bf48:	cset	w10, ge  // ge = tcont
  44bf4c:	tbnz	w10, #0, 44bf84 <readlinkat@plt+0x49054>
  44bf50:	ldr	x8, [sp, #10416]
  44bf54:	mov	x9, xzr
  44bf58:	add	x8, x8, #0x0
  44bf5c:	mul	x8, x9, x8
  44bf60:	add	x8, x8, #0x1
  44bf64:	lsl	x8, x8, #62
  44bf68:	subs	x8, x8, #0x1
  44bf6c:	mov	x9, #0x2                   	// #2
  44bf70:	mul	x8, x8, x9
  44bf74:	add	x8, x8, #0x1
  44bf78:	mvn	x8, x8
  44bf7c:	str	x8, [sp, #8640]
  44bf80:	b	44bf9c <readlinkat@plt+0x4906c>
  44bf84:	ldr	x8, [sp, #10416]
  44bf88:	mov	x9, xzr
  44bf8c:	add	x8, x8, #0x0
  44bf90:	mul	x8, x9, x8
  44bf94:	add	x8, x8, #0x0
  44bf98:	str	x8, [sp, #8640]
  44bf9c:	ldr	x8, [sp, #8640]
  44bfa0:	cmp	x8, #0x0
  44bfa4:	cset	w9, ge  // ge = tcont
  44bfa8:	tbnz	w9, #0, 44c0c4 <readlinkat@plt+0x49194>
  44bfac:	ldr	w8, [sp, #9668]
  44bfb0:	tbnz	w8, #0, 44bfb8 <readlinkat@plt+0x49088>
  44bfb4:	b	44c044 <readlinkat@plt+0x49114>
  44bfb8:	ldr	x8, [sp, #10416]
  44bfbc:	ldr	x9, [sp, #10416]
  44bfc0:	mov	x10, xzr
  44bfc4:	add	x9, x9, #0x0
  44bfc8:	mul	x9, x10, x9
  44bfcc:	subs	x9, x9, #0x1
  44bfd0:	cmp	x9, #0x0
  44bfd4:	cset	w11, ge  // ge = tcont
  44bfd8:	str	x8, [sp, #8632]
  44bfdc:	tbnz	w11, #0, 44c014 <readlinkat@plt+0x490e4>
  44bfe0:	ldr	x8, [sp, #10416]
  44bfe4:	mov	x9, xzr
  44bfe8:	add	x8, x8, #0x0
  44bfec:	mul	x8, x9, x8
  44bff0:	add	x8, x8, #0x1
  44bff4:	lsl	x8, x8, #62
  44bff8:	subs	x8, x8, #0x1
  44bffc:	mov	x9, #0x2                   	// #2
  44c000:	mul	x8, x8, x9
  44c004:	add	x8, x8, #0x1
  44c008:	mvn	x8, x8
  44c00c:	str	x8, [sp, #8624]
  44c010:	b	44c02c <readlinkat@plt+0x490fc>
  44c014:	ldr	x8, [sp, #10416]
  44c018:	mov	x9, xzr
  44c01c:	add	x8, x8, #0x0
  44c020:	mul	x8, x9, x8
  44c024:	add	x8, x8, #0x0
  44c028:	str	x8, [sp, #8624]
  44c02c:	ldr	x8, [sp, #8624]
  44c030:	subs	x8, x8, #0x0
  44c034:	ldr	x9, [sp, #8632]
  44c038:	cmp	x9, x8
  44c03c:	b.lt	44c170 <readlinkat@plt+0x49240>  // b.tstop
  44c040:	b	44c128 <readlinkat@plt+0x491f8>
  44c044:	ldr	x8, [sp, #10416]
  44c048:	mov	x9, xzr
  44c04c:	add	x8, x8, #0x0
  44c050:	mul	x8, x9, x8
  44c054:	subs	x8, x8, #0x1
  44c058:	cmp	x8, #0x0
  44c05c:	cset	w10, ge  // ge = tcont
  44c060:	tbnz	w10, #0, 44c094 <readlinkat@plt+0x49164>
  44c064:	ldr	x8, [sp, #10416]
  44c068:	mov	x9, xzr
  44c06c:	add	x8, x8, #0x0
  44c070:	mul	x8, x9, x8
  44c074:	add	x8, x8, #0x1
  44c078:	lsl	x8, x8, #62
  44c07c:	subs	x8, x8, #0x1
  44c080:	mov	x9, #0x2                   	// #2
  44c084:	mul	x8, x8, x9
  44c088:	add	x8, x8, #0x1
  44c08c:	str	x8, [sp, #8616]
  44c090:	b	44c0ac <readlinkat@plt+0x4917c>
  44c094:	ldr	x8, [sp, #10416]
  44c098:	mov	x9, xzr
  44c09c:	add	x8, x8, #0x0
  44c0a0:	mul	x8, x9, x8
  44c0a4:	subs	x8, x8, #0x1
  44c0a8:	str	x8, [sp, #8616]
  44c0ac:	ldr	x8, [sp, #8616]
  44c0b0:	subs	x8, x8, #0x0
  44c0b4:	ldr	x9, [sp, #10416]
  44c0b8:	cmp	x8, x9
  44c0bc:	b.lt	44c170 <readlinkat@plt+0x49240>  // b.tstop
  44c0c0:	b	44c128 <readlinkat@plt+0x491f8>
  44c0c4:	ldr	x8, [sp, #10416]
  44c0c8:	cmp	x8, #0x0
  44c0cc:	cset	w9, ge  // ge = tcont
  44c0d0:	tbnz	w9, #0, 44c0f0 <readlinkat@plt+0x491c0>
  44c0d4:	ldr	x8, [sp, #10416]
  44c0d8:	mov	x9, xzr
  44c0dc:	add	x8, x8, #0x0
  44c0e0:	cmp	x9, x8
  44c0e4:	cset	w10, le
  44c0e8:	tbnz	w10, #0, 44c170 <readlinkat@plt+0x49240>
  44c0ec:	b	44c128 <readlinkat@plt+0x491f8>
  44c0f0:	ldr	w8, [sp, #9668]
  44c0f4:	tbnz	w8, #0, 44c0fc <readlinkat@plt+0x491cc>
  44c0f8:	b	44c114 <readlinkat@plt+0x491e4>
  44c0fc:	ldr	x8, [sp, #10416]
  44c100:	ldr	x9, [sp, #10416]
  44c104:	add	x9, x9, #0x0
  44c108:	cmp	x8, x9
  44c10c:	b.le	44c170 <readlinkat@plt+0x49240>
  44c110:	b	44c128 <readlinkat@plt+0x491f8>
  44c114:	ldr	x8, [sp, #10416]
  44c118:	add	x8, x8, #0x0
  44c11c:	cmp	x8, #0x0
  44c120:	cset	w9, lt  // lt = tstop
  44c124:	tbnz	w9, #0, 44c170 <readlinkat@plt+0x49240>
  44c128:	ldr	x8, [sp, #10416]
  44c12c:	mov	x9, xzr
  44c130:	add	x8, x8, #0x0
  44c134:	mul	x8, x9, x8
  44c138:	subs	x8, x8, #0x1
  44c13c:	cmp	x8, #0x0
  44c140:	cset	w10, ge  // ge = tcont
  44c144:	tbnz	w10, #0, 44c15c <readlinkat@plt+0x4922c>
  44c148:	ldr	x8, [sp, #10416]
  44c14c:	add	x8, x8, #0x0
  44c150:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  44c154:	cmp	x8, x9
  44c158:	b.lt	44c170 <readlinkat@plt+0x49240>  // b.tstop
  44c15c:	ldr	x8, [sp, #10416]
  44c160:	add	x8, x8, #0x0
  44c164:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  44c168:	cmp	x9, x8
  44c16c:	b.ge	44c188 <readlinkat@plt+0x49258>  // b.tcont
  44c170:	ldr	x8, [sp, #10416]
  44c174:	add	x8, x8, #0x0
  44c178:	stur	w8, [x29, #-92]
  44c17c:	ldr	w8, [sp, #9664]
  44c180:	tbnz	w8, #0, 44c410 <readlinkat@plt+0x494e0>
  44c184:	b	44c434 <readlinkat@plt+0x49504>
  44c188:	ldr	x8, [sp, #10416]
  44c18c:	add	x8, x8, #0x0
  44c190:	stur	w8, [x29, #-92]
  44c194:	ldr	w8, [sp, #9668]
  44c198:	tbnz	w8, #0, 44c410 <readlinkat@plt+0x494e0>
  44c19c:	b	44c434 <readlinkat@plt+0x49504>
  44c1a0:	ldr	x8, [sp, #10416]
  44c1a4:	mov	x9, xzr
  44c1a8:	add	x8, x8, #0x0
  44c1ac:	mul	x8, x9, x8
  44c1b0:	subs	x8, x8, #0x1
  44c1b4:	cmp	x8, #0x0
  44c1b8:	cset	w10, ge  // ge = tcont
  44c1bc:	tbnz	w10, #0, 44c1f4 <readlinkat@plt+0x492c4>
  44c1c0:	ldr	x8, [sp, #10416]
  44c1c4:	mov	x9, xzr
  44c1c8:	add	x8, x8, #0x0
  44c1cc:	mul	x8, x9, x8
  44c1d0:	add	x8, x8, #0x1
  44c1d4:	lsl	x8, x8, #62
  44c1d8:	subs	x8, x8, #0x1
  44c1dc:	mov	x9, #0x2                   	// #2
  44c1e0:	mul	x8, x8, x9
  44c1e4:	add	x8, x8, #0x1
  44c1e8:	mvn	x8, x8
  44c1ec:	str	x8, [sp, #8608]
  44c1f0:	b	44c20c <readlinkat@plt+0x492dc>
  44c1f4:	ldr	x8, [sp, #10416]
  44c1f8:	mov	x9, xzr
  44c1fc:	add	x8, x8, #0x0
  44c200:	mul	x8, x9, x8
  44c204:	add	x8, x8, #0x0
  44c208:	str	x8, [sp, #8608]
  44c20c:	ldr	x8, [sp, #8608]
  44c210:	cmp	x8, #0x0
  44c214:	cset	w9, ge  // ge = tcont
  44c218:	tbnz	w9, #0, 44c334 <readlinkat@plt+0x49404>
  44c21c:	ldr	w8, [sp, #9668]
  44c220:	tbnz	w8, #0, 44c228 <readlinkat@plt+0x492f8>
  44c224:	b	44c2b4 <readlinkat@plt+0x49384>
  44c228:	ldr	x8, [sp, #10416]
  44c22c:	ldr	x9, [sp, #10416]
  44c230:	mov	x10, xzr
  44c234:	add	x9, x9, #0x0
  44c238:	mul	x9, x10, x9
  44c23c:	subs	x9, x9, #0x1
  44c240:	cmp	x9, #0x0
  44c244:	cset	w11, ge  // ge = tcont
  44c248:	str	x8, [sp, #8600]
  44c24c:	tbnz	w11, #0, 44c284 <readlinkat@plt+0x49354>
  44c250:	ldr	x8, [sp, #10416]
  44c254:	mov	x9, xzr
  44c258:	add	x8, x8, #0x0
  44c25c:	mul	x8, x9, x8
  44c260:	add	x8, x8, #0x1
  44c264:	lsl	x8, x8, #62
  44c268:	subs	x8, x8, #0x1
  44c26c:	mov	x9, #0x2                   	// #2
  44c270:	mul	x8, x8, x9
  44c274:	add	x8, x8, #0x1
  44c278:	mvn	x8, x8
  44c27c:	str	x8, [sp, #8592]
  44c280:	b	44c29c <readlinkat@plt+0x4936c>
  44c284:	ldr	x8, [sp, #10416]
  44c288:	mov	x9, xzr
  44c28c:	add	x8, x8, #0x0
  44c290:	mul	x8, x9, x8
  44c294:	add	x8, x8, #0x0
  44c298:	str	x8, [sp, #8592]
  44c29c:	ldr	x8, [sp, #8592]
  44c2a0:	subs	x8, x8, #0x0
  44c2a4:	ldr	x9, [sp, #8600]
  44c2a8:	cmp	x9, x8
  44c2ac:	b.lt	44c3e0 <readlinkat@plt+0x494b0>  // b.tstop
  44c2b0:	b	44c398 <readlinkat@plt+0x49468>
  44c2b4:	ldr	x8, [sp, #10416]
  44c2b8:	mov	x9, xzr
  44c2bc:	add	x8, x8, #0x0
  44c2c0:	mul	x8, x9, x8
  44c2c4:	subs	x8, x8, #0x1
  44c2c8:	cmp	x8, #0x0
  44c2cc:	cset	w10, ge  // ge = tcont
  44c2d0:	tbnz	w10, #0, 44c304 <readlinkat@plt+0x493d4>
  44c2d4:	ldr	x8, [sp, #10416]
  44c2d8:	mov	x9, xzr
  44c2dc:	add	x8, x8, #0x0
  44c2e0:	mul	x8, x9, x8
  44c2e4:	add	x8, x8, #0x1
  44c2e8:	lsl	x8, x8, #62
  44c2ec:	subs	x8, x8, #0x1
  44c2f0:	mov	x9, #0x2                   	// #2
  44c2f4:	mul	x8, x8, x9
  44c2f8:	add	x8, x8, #0x1
  44c2fc:	str	x8, [sp, #8584]
  44c300:	b	44c31c <readlinkat@plt+0x493ec>
  44c304:	ldr	x8, [sp, #10416]
  44c308:	mov	x9, xzr
  44c30c:	add	x8, x8, #0x0
  44c310:	mul	x8, x9, x8
  44c314:	subs	x8, x8, #0x1
  44c318:	str	x8, [sp, #8584]
  44c31c:	ldr	x8, [sp, #8584]
  44c320:	subs	x8, x8, #0x0
  44c324:	ldr	x9, [sp, #10416]
  44c328:	cmp	x8, x9
  44c32c:	b.lt	44c3e0 <readlinkat@plt+0x494b0>  // b.tstop
  44c330:	b	44c398 <readlinkat@plt+0x49468>
  44c334:	ldr	x8, [sp, #10416]
  44c338:	cmp	x8, #0x0
  44c33c:	cset	w9, ge  // ge = tcont
  44c340:	tbnz	w9, #0, 44c360 <readlinkat@plt+0x49430>
  44c344:	ldr	x8, [sp, #10416]
  44c348:	mov	x9, xzr
  44c34c:	add	x8, x8, #0x0
  44c350:	cmp	x9, x8
  44c354:	cset	w10, le
  44c358:	tbnz	w10, #0, 44c3e0 <readlinkat@plt+0x494b0>
  44c35c:	b	44c398 <readlinkat@plt+0x49468>
  44c360:	ldr	w8, [sp, #9668]
  44c364:	tbnz	w8, #0, 44c36c <readlinkat@plt+0x4943c>
  44c368:	b	44c384 <readlinkat@plt+0x49454>
  44c36c:	ldr	x8, [sp, #10416]
  44c370:	ldr	x9, [sp, #10416]
  44c374:	add	x9, x9, #0x0
  44c378:	cmp	x8, x9
  44c37c:	b.le	44c3e0 <readlinkat@plt+0x494b0>
  44c380:	b	44c398 <readlinkat@plt+0x49468>
  44c384:	ldr	x8, [sp, #10416]
  44c388:	add	x8, x8, #0x0
  44c38c:	cmp	x8, #0x0
  44c390:	cset	w9, lt  // lt = tstop
  44c394:	tbnz	w9, #0, 44c3e0 <readlinkat@plt+0x494b0>
  44c398:	ldr	x8, [sp, #10416]
  44c39c:	mov	x9, xzr
  44c3a0:	add	x8, x8, #0x0
  44c3a4:	mul	x8, x9, x8
  44c3a8:	subs	x8, x8, #0x1
  44c3ac:	cmp	x8, #0x0
  44c3b0:	cset	w10, ge  // ge = tcont
  44c3b4:	tbnz	w10, #0, 44c3cc <readlinkat@plt+0x4949c>
  44c3b8:	ldr	x8, [sp, #10416]
  44c3bc:	add	x8, x8, #0x0
  44c3c0:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  44c3c4:	cmp	x8, x9
  44c3c8:	b.lt	44c3e0 <readlinkat@plt+0x494b0>  // b.tstop
  44c3cc:	ldr	x8, [sp, #10416]
  44c3d0:	add	x8, x8, #0x0
  44c3d4:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  44c3d8:	cmp	x9, x8
  44c3dc:	b.ge	44c3f8 <readlinkat@plt+0x494c8>  // b.tcont
  44c3e0:	ldr	x8, [sp, #10416]
  44c3e4:	add	x8, x8, #0x0
  44c3e8:	stur	w8, [x29, #-92]
  44c3ec:	ldr	w8, [sp, #9664]
  44c3f0:	tbnz	w8, #0, 44c410 <readlinkat@plt+0x494e0>
  44c3f4:	b	44c434 <readlinkat@plt+0x49504>
  44c3f8:	ldr	x8, [sp, #10416]
  44c3fc:	add	x8, x8, #0x0
  44c400:	stur	w8, [x29, #-92]
  44c404:	ldr	w8, [sp, #9668]
  44c408:	tbnz	w8, #0, 44c410 <readlinkat@plt+0x494e0>
  44c40c:	b	44c434 <readlinkat@plt+0x49504>
  44c410:	add	x8, sp, #0x2, lsl #12
  44c414:	add	x8, x8, #0x870
  44c418:	ldrb	w9, [x8, #217]
  44c41c:	tbnz	w9, #0, 44c424 <readlinkat@plt+0x494f4>
  44c420:	b	44c430 <readlinkat@plt+0x49500>
  44c424:	adrp	x0, 47e000 <renameat2@@Base+0xa768>
  44c428:	add	x0, x0, #0x3cd
  44c42c:	bl	443c04 <readlinkat@plt+0x40cd4>
  44c430:	b	46cd54 <readlinkat@plt+0x69e24>
  44c434:	ldr	x8, [sp, #10552]
  44c438:	cbnz	x8, 44c460 <readlinkat@plt+0x49530>
  44c43c:	add	x8, sp, #0x2, lsl #12
  44c440:	add	x8, x8, #0x870
  44c444:	ldrb	w9, [x8, #161]
  44c448:	tbnz	w9, #0, 44c450 <readlinkat@plt+0x49520>
  44c44c:	b	44c560 <readlinkat@plt+0x49630>
  44c450:	ldr	x8, [sp, #10520]
  44c454:	cbnz	x8, 44c560 <readlinkat@plt+0x49630>
  44c458:	ldr	x8, [sp, #10528]
  44c45c:	cbnz	x8, 44c560 <readlinkat@plt+0x49630>
  44c460:	ldr	x0, [sp, #10424]
  44c464:	ldr	w1, [sp, #10380]
  44c468:	bl	4705f0 <readlinkat@plt+0x6d6c0>
  44c46c:	stur	w0, [x29, #-96]
  44c470:	ldur	w8, [x29, #-96]
  44c474:	cmp	w8, #0x0
  44c478:	cset	w8, ge  // ge = tcont
  44c47c:	tbnz	w8, #0, 44c4ec <readlinkat@plt+0x495bc>
  44c480:	ldr	w8, [sp, #10380]
  44c484:	cbnz	w8, 44c498 <readlinkat@plt+0x49568>
  44c488:	adrp	x8, 47e000 <renameat2@@Base+0xa768>
  44c48c:	add	x8, x8, #0x3f2
  44c490:	str	x8, [sp, #8576]
  44c494:	b	44c4b8 <readlinkat@plt+0x49588>
  44c498:	ldr	w8, [sp, #10380]
  44c49c:	adrp	x9, 47a000 <renameat2@@Base+0x6768>
  44c4a0:	add	x9, x9, #0x4c8
  44c4a4:	adrp	x10, 47e000 <renameat2@@Base+0xa768>
  44c4a8:	add	x10, x10, #0x3f5
  44c4ac:	cmp	w8, #0x1
  44c4b0:	csel	x9, x10, x9, eq  // eq = none
  44c4b4:	str	x9, [sp, #8576]
  44c4b8:	ldr	x8, [sp, #8576]
  44c4bc:	str	x8, [sp, #10184]
  44c4c0:	add	x8, sp, #0x2, lsl #12
  44c4c4:	add	x8, x8, #0x870
  44c4c8:	ldrb	w9, [x8, #217]
  44c4cc:	tbnz	w9, #0, 44c4d4 <readlinkat@plt+0x495a4>
  44c4d0:	b	44c4e8 <readlinkat@plt+0x495b8>
  44c4d4:	ldr	x1, [sp, #10424]
  44c4d8:	ldr	x2, [sp, #10184]
  44c4dc:	adrp	x0, 47e000 <renameat2@@Base+0xa768>
  44c4e0:	add	x0, x0, #0x3f8
  44c4e4:	bl	443c04 <readlinkat@plt+0x40cd4>
  44c4e8:	b	46cd54 <readlinkat@plt+0x69e24>
  44c4ec:	add	x8, sp, #0x2, lsl #12
  44c4f0:	add	x8, x8, #0x870
  44c4f4:	ldr	x9, [sp, #10432]
  44c4f8:	stur	w9, [x29, #-100]
  44c4fc:	ldr	x10, [sp, #10440]
  44c500:	stur	w10, [x29, #-104]
  44c504:	ldrb	w9, [x8, #217]
  44c508:	tbnz	w9, #0, 44c510 <readlinkat@plt+0x495e0>
  44c50c:	b	44c55c <readlinkat@plt+0x4962c>
  44c510:	ldr	x8, [sp, #10552]
  44c514:	adrp	x9, 47e000 <renameat2@@Base+0xa768>
  44c518:	add	x9, x9, #0x441
  44c51c:	adrp	x10, 47e000 <renameat2@@Base+0xa768>
  44c520:	add	x10, x10, #0x413
  44c524:	cmp	x8, #0x0
  44c528:	csel	x0, x10, x9, ne  // ne = any
  44c52c:	sub	x8, x29, #0x68
  44c530:	str	x0, [sp, #8568]
  44c534:	mov	x0, x8
  44c538:	add	x1, sp, #0x2, lsl #12
  44c53c:	add	x1, x1, #0xa91
  44c540:	mov	w2, #0x64                  	// #100
  44c544:	bl	470728 <readlinkat@plt+0x6d7f8>
  44c548:	ldr	x8, [sp, #8568]
  44c54c:	str	x0, [sp, #8560]
  44c550:	mov	x0, x8
  44c554:	ldr	x1, [sp, #8560]
  44c558:	bl	443c04 <readlinkat@plt+0x40cd4>
  44c55c:	b	44c590 <readlinkat@plt+0x49660>
  44c560:	stur	wzr, [x29, #-104]
  44c564:	stur	wzr, [x29, #-100]
  44c568:	stur	wzr, [x29, #-96]
  44c56c:	add	x8, sp, #0x2, lsl #12
  44c570:	add	x8, x8, #0x870
  44c574:	str	xzr, [sp, #10448]
  44c578:	ldrb	w9, [x8, #217]
  44c57c:	tbnz	w9, #0, 44c584 <readlinkat@plt+0x49654>
  44c580:	b	44c590 <readlinkat@plt+0x49660>
  44c584:	adrp	x0, 47e000 <renameat2@@Base+0xa768>
  44c588:	add	x0, x0, #0x46d
  44c58c:	bl	443c04 <readlinkat@plt+0x40cd4>
  44c590:	ldr	x8, [sp, #10520]
  44c594:	ldr	x9, [sp, #10528]
  44c598:	orr	x8, x8, x9
  44c59c:	ldr	x9, [sp, #10552]
  44c5a0:	orr	x8, x8, x9
  44c5a4:	cbz	x8, 44c5b0 <readlinkat@plt+0x49680>
  44c5a8:	mov	w8, #0xffffffff            	// #-1
  44c5ac:	stur	w8, [x29, #-72]
  44c5b0:	ldr	x8, [sp, #10536]
  44c5b4:	cbz	x8, 44c5c0 <readlinkat@plt+0x49690>
  44c5b8:	ldr	w8, [sp, #10372]
  44c5bc:	stur	w8, [x29, #-72]
  44c5c0:	sub	x8, x29, #0x68
  44c5c4:	ldur	w9, [x29, #-104]
  44c5c8:	sub	x1, x29, #0xa0
  44c5cc:	stur	w9, [x29, #-160]
  44c5d0:	ldur	w9, [x29, #-100]
  44c5d4:	stur	w9, [x29, #-156]
  44c5d8:	ldur	w9, [x29, #-96]
  44c5dc:	stur	w9, [x29, #-152]
  44c5e0:	ldur	w9, [x29, #-92]
  44c5e4:	stur	w9, [x29, #-148]
  44c5e8:	ldur	w9, [x29, #-88]
  44c5ec:	stur	w9, [x29, #-144]
  44c5f0:	ldur	w9, [x29, #-84]
  44c5f4:	stur	w9, [x29, #-140]
  44c5f8:	ldur	w9, [x29, #-72]
  44c5fc:	stur	w9, [x29, #-128]
  44c600:	ldr	x0, [sp, #10736]
  44c604:	str	x1, [sp, #8552]
  44c608:	mov	x1, x8
  44c60c:	str	x8, [sp, #8544]
  44c610:	bl	4759a8 <renameat2@@Base+0x2110>
  44c614:	str	x0, [sp, #10752]
  44c618:	ldr	x0, [sp, #10736]
  44c61c:	ldr	x3, [sp, #10752]
  44c620:	ldr	x1, [sp, #8552]
  44c624:	ldr	x2, [sp, #8544]
  44c628:	bl	470784 <readlinkat@plt+0x6d854>
  44c62c:	tbnz	w0, #0, 44c7a0 <readlinkat@plt+0x49870>
  44c630:	mov	w8, #0x0                   	// #0
  44c634:	add	x9, sp, #0x1, lsl #12
  44c638:	add	x9, x9, #0x7c8
  44c63c:	strb	w8, [x9, #4095]
  44c640:	ldr	x9, [sp, #10560]
  44c644:	cmp	x9, #0x0
  44c648:	cset	w8, ne  // ne = any
  44c64c:	and	w8, w8, #0x1
  44c650:	add	x9, sp, #0x1, lsl #12
  44c654:	add	x9, x9, #0x7c7
  44c658:	strb	w8, [x9, #4095]
  44c65c:	add	x8, sp, #0x1, lsl #12
  44c660:	add	x8, x8, #0x7c7
  44c664:	ldrb	w8, [x8, #4095]
  44c668:	tbnz	w8, #0, 44c670 <readlinkat@plt+0x49740>
  44c66c:	b	44c768 <readlinkat@plt+0x49838>
  44c670:	add	x8, sp, #0x2, lsl #12
  44c674:	add	x8, x8, #0x7a8
  44c678:	mov	w9, #0x58                  	// #88
  44c67c:	strb	w9, [x8, #2]
  44c680:	strb	w9, [x8, #1]
  44c684:	add	x10, sp, #0x1, lsl #12
  44c688:	add	x10, x10, #0x7a9
  44c68c:	strb	w9, [x10, #4095]
  44c690:	ldr	w0, [sp, #10376]
  44c694:	add	x1, x8, #0x3
  44c698:	str	x8, [sp, #8536]
  44c69c:	bl	46cd98 <readlinkat@plt+0x69e68>
  44c6a0:	ldr	x8, [sp, #8536]
  44c6a4:	mov	x0, x8
  44c6a8:	bl	4753f0 <renameat2@@Base+0x1b58>
  44c6ac:	str	x0, [sp, #10144]
  44c6b0:	ldr	x8, [sp, #10144]
  44c6b4:	cbnz	x8, 44c6e4 <readlinkat@plt+0x497b4>
  44c6b8:	add	x8, sp, #0x2, lsl #12
  44c6bc:	add	x8, x8, #0x870
  44c6c0:	ldrb	w9, [x8, #217]
  44c6c4:	tbnz	w9, #0, 44c6cc <readlinkat@plt+0x4979c>
  44c6c8:	b	44c6e0 <readlinkat@plt+0x497b0>
  44c6cc:	adrp	x0, 47e000 <renameat2@@Base+0xa768>
  44c6d0:	add	x0, x0, #0x4a1
  44c6d4:	add	x1, sp, #0x2, lsl #12
  44c6d8:	add	x1, x1, #0x7a8
  44c6dc:	bl	443c04 <readlinkat@plt+0x40cd4>
  44c6e0:	b	46cd54 <readlinkat@plt+0x69e24>
  44c6e4:	sub	x1, x29, #0xa0
  44c6e8:	ldur	w8, [x29, #-160]
  44c6ec:	sub	x9, x29, #0x68
  44c6f0:	stur	w8, [x29, #-104]
  44c6f4:	ldur	w8, [x29, #-156]
  44c6f8:	stur	w8, [x29, #-100]
  44c6fc:	ldur	w8, [x29, #-152]
  44c700:	stur	w8, [x29, #-96]
  44c704:	ldur	w8, [x29, #-148]
  44c708:	stur	w8, [x29, #-92]
  44c70c:	ldur	w8, [x29, #-144]
  44c710:	stur	w8, [x29, #-88]
  44c714:	ldur	w8, [x29, #-140]
  44c718:	stur	w8, [x29, #-84]
  44c71c:	ldur	w8, [x29, #-128]
  44c720:	stur	w8, [x29, #-72]
  44c724:	ldr	x0, [sp, #10144]
  44c728:	str	x1, [sp, #8528]
  44c72c:	mov	x1, x9
  44c730:	str	x9, [sp, #8520]
  44c734:	bl	4759a8 <renameat2@@Base+0x2110>
  44c738:	str	x0, [sp, #10752]
  44c73c:	ldr	x0, [sp, #10144]
  44c740:	ldr	x3, [sp, #10752]
  44c744:	ldr	x1, [sp, #8528]
  44c748:	ldr	x2, [sp, #8520]
  44c74c:	bl	470784 <readlinkat@plt+0x6d854>
  44c750:	and	w8, w0, #0x1
  44c754:	add	x9, sp, #0x1, lsl #12
  44c758:	add	x9, x9, #0x7c8
  44c75c:	strb	w8, [x9, #4095]
  44c760:	ldr	x0, [sp, #10144]
  44c764:	bl	47552c <renameat2@@Base+0x1c94>
  44c768:	add	x8, sp, #0x1, lsl #12
  44c76c:	add	x8, x8, #0x7c8
  44c770:	ldrb	w8, [x8, #4095]
  44c774:	tbnz	w8, #0, 44c7a0 <readlinkat@plt+0x49870>
  44c778:	add	x8, sp, #0x1, lsl #12
  44c77c:	add	x8, x8, #0x7c7
  44c780:	ldrb	w8, [x8, #4095]
  44c784:	sub	x0, x29, #0xa0
  44c788:	sub	x1, x29, #0x68
  44c78c:	add	x2, sp, #0x2, lsl #12
  44c790:	add	x2, x2, #0x870
  44c794:	and	w3, w8, #0x1
  44c798:	bl	470894 <readlinkat@plt+0x6d964>
  44c79c:	b	46cd54 <readlinkat@plt+0x69e24>
  44c7a0:	ldr	x8, [sp, #10528]
  44c7a4:	cbz	x8, 459080 <readlinkat@plt+0x56150>
  44c7a8:	ldr	x8, [sp, #10520]
  44c7ac:	cbnz	x8, 459080 <readlinkat@plt+0x56150>
  44c7b0:	ldr	w8, [sp, #9668]
  44c7b4:	tbnz	w8, #0, 44c7bc <readlinkat@plt+0x4988c>
  44c7b8:	b	44de68 <readlinkat@plt+0x4af38>
  44c7bc:	ldr	w8, [sp, #9668]
  44c7c0:	tbnz	w8, #0, 44c7c8 <readlinkat@plt+0x49898>
  44c7c4:	b	44d384 <readlinkat@plt+0x4a454>
  44c7c8:	ldr	x8, [sp, #10360]
  44c7cc:	ldr	x9, [sp, #10360]
  44c7d0:	mov	x10, xzr
  44c7d4:	cmp	x10, x9
  44c7d8:	cset	w11, ge  // ge = tcont
  44c7dc:	mov	w12, #0x0                   	// #0
  44c7e0:	str	x8, [sp, #8512]
  44c7e4:	str	w12, [sp, #8508]
  44c7e8:	tbnz	w11, #0, 44c800 <readlinkat@plt+0x498d0>
  44c7ec:	ldur	w8, [x29, #-80]
  44c7f0:	ldr	w9, [sp, #10368]
  44c7f4:	cmp	w8, w9
  44c7f8:	cset	w8, ne  // ne = any
  44c7fc:	str	w8, [sp, #8508]
  44c800:	ldr	w8, [sp, #8508]
  44c804:	and	w8, w8, #0x1
  44c808:	ldr	x9, [sp, #8512]
  44c80c:	subs	x10, x9, w8, sxtw
  44c810:	lsl	w8, w10, #24
  44c814:	asr	w8, w8, #24
  44c818:	mov	w10, wzr
  44c81c:	add	w8, w8, #0x0
  44c820:	mul	w8, w10, w8
  44c824:	subs	w8, w8, #0x1
  44c828:	cmp	w8, #0x0
  44c82c:	cset	w8, ge  // ge = tcont
  44c830:	tbnz	w8, #0, 44c8b4 <readlinkat@plt+0x49984>
  44c834:	ldr	x8, [sp, #10360]
  44c838:	ldr	x9, [sp, #10360]
  44c83c:	mov	x10, xzr
  44c840:	cmp	x10, x9
  44c844:	cset	w11, ge  // ge = tcont
  44c848:	mov	w12, #0x0                   	// #0
  44c84c:	str	x8, [sp, #8496]
  44c850:	str	w12, [sp, #8492]
  44c854:	tbnz	w11, #0, 44c86c <readlinkat@plt+0x4993c>
  44c858:	ldur	w8, [x29, #-80]
  44c85c:	ldr	w9, [sp, #10368]
  44c860:	cmp	w8, w9
  44c864:	cset	w8, ne  // ne = any
  44c868:	str	w8, [sp, #8492]
  44c86c:	ldr	w8, [sp, #8492]
  44c870:	and	w8, w8, #0x1
  44c874:	ldr	x9, [sp, #8496]
  44c878:	subs	x10, x9, w8, sxtw
  44c87c:	lsl	w8, w10, #24
  44c880:	asr	w8, w8, #24
  44c884:	mov	w10, wzr
  44c888:	add	w8, w8, #0x0
  44c88c:	mul	w8, w10, w8
  44c890:	add	w8, w8, #0x1
  44c894:	lsl	w8, w8, #30
  44c898:	subs	w8, w8, #0x1
  44c89c:	mov	w10, #0x2                   	// #2
  44c8a0:	mul	w8, w8, w10
  44c8a4:	add	w8, w8, #0x1
  44c8a8:	mvn	w8, w8
  44c8ac:	str	w8, [sp, #8488]
  44c8b0:	b	44c918 <readlinkat@plt+0x499e8>
  44c8b4:	ldr	x8, [sp, #10360]
  44c8b8:	ldr	x9, [sp, #10360]
  44c8bc:	mov	x10, xzr
  44c8c0:	cmp	x10, x9
  44c8c4:	cset	w11, ge  // ge = tcont
  44c8c8:	mov	w12, #0x0                   	// #0
  44c8cc:	str	x8, [sp, #8480]
  44c8d0:	str	w12, [sp, #8476]
  44c8d4:	tbnz	w11, #0, 44c8ec <readlinkat@plt+0x499bc>
  44c8d8:	ldur	w8, [x29, #-80]
  44c8dc:	ldr	w9, [sp, #10368]
  44c8e0:	cmp	w8, w9
  44c8e4:	cset	w8, ne  // ne = any
  44c8e8:	str	w8, [sp, #8476]
  44c8ec:	ldr	w8, [sp, #8476]
  44c8f0:	and	w8, w8, #0x1
  44c8f4:	ldr	x9, [sp, #8480]
  44c8f8:	subs	x10, x9, w8, sxtw
  44c8fc:	lsl	w8, w10, #24
  44c900:	asr	w8, w8, #24
  44c904:	mov	w10, wzr
  44c908:	add	w8, w8, #0x0
  44c90c:	mul	w8, w10, w8
  44c910:	add	w8, w8, #0x0
  44c914:	str	w8, [sp, #8488]
  44c918:	ldr	w8, [sp, #8488]
  44c91c:	cbnz	w8, 44c97c <readlinkat@plt+0x49a4c>
  44c920:	ldr	x8, [sp, #10360]
  44c924:	ldr	x9, [sp, #10360]
  44c928:	mov	x10, xzr
  44c92c:	cmp	x10, x9
  44c930:	cset	w11, ge  // ge = tcont
  44c934:	mov	w12, #0x0                   	// #0
  44c938:	str	x8, [sp, #8464]
  44c93c:	str	w12, [sp, #8460]
  44c940:	tbnz	w11, #0, 44c958 <readlinkat@plt+0x49a28>
  44c944:	ldur	w8, [x29, #-80]
  44c948:	ldr	w9, [sp, #10368]
  44c94c:	cmp	w8, w9
  44c950:	cset	w8, ne  // ne = any
  44c954:	str	w8, [sp, #8460]
  44c958:	ldr	w8, [sp, #8460]
  44c95c:	and	w8, w8, #0x1
  44c960:	ldr	x9, [sp, #8464]
  44c964:	subs	x10, x9, w8, sxtw
  44c968:	lsl	w8, w10, #24
  44c96c:	asr	w8, w8, #24
  44c970:	cmp	w8, #0x0
  44c974:	cset	w8, lt  // lt = tstop
  44c978:	tbnz	w8, #0, 44d29c <readlinkat@plt+0x4a36c>
  44c97c:	ldr	w8, [sp, #9668]
  44c980:	tbnz	w8, #0, 44c988 <readlinkat@plt+0x49a58>
  44c984:	b	44cd78 <readlinkat@plt+0x49e48>
  44c988:	ldr	x8, [sp, #10360]
  44c98c:	ldr	x9, [sp, #10360]
  44c990:	mov	x10, xzr
  44c994:	cmp	x10, x9
  44c998:	cset	w11, ge  // ge = tcont
  44c99c:	mov	w12, #0x0                   	// #0
  44c9a0:	str	x8, [sp, #8448]
  44c9a4:	str	w12, [sp, #8444]
  44c9a8:	tbnz	w11, #0, 44c9c0 <readlinkat@plt+0x49a90>
  44c9ac:	ldur	w8, [x29, #-80]
  44c9b0:	ldr	w9, [sp, #10368]
  44c9b4:	cmp	w8, w9
  44c9b8:	cset	w8, ne  // ne = any
  44c9bc:	str	w8, [sp, #8444]
  44c9c0:	ldr	w8, [sp, #8444]
  44c9c4:	and	w8, w8, #0x1
  44c9c8:	ldr	x9, [sp, #8448]
  44c9cc:	subs	x10, x9, w8, sxtw
  44c9d0:	lsl	w8, w10, #24
  44c9d4:	asr	w8, w8, #24
  44c9d8:	cmp	w8, #0x0
  44c9dc:	cset	w8, ge  // ge = tcont
  44c9e0:	tbnz	w8, #0, 44cba0 <readlinkat@plt+0x49c70>
  44c9e4:	ldr	x8, [sp, #10360]
  44c9e8:	ldr	x9, [sp, #10360]
  44c9ec:	mov	x10, xzr
  44c9f0:	cmp	x10, x9
  44c9f4:	cset	w11, ge  // ge = tcont
  44c9f8:	mov	w12, #0x0                   	// #0
  44c9fc:	str	x8, [sp, #8432]
  44ca00:	str	w12, [sp, #8428]
  44ca04:	tbnz	w11, #0, 44ca1c <readlinkat@plt+0x49aec>
  44ca08:	ldur	w8, [x29, #-80]
  44ca0c:	ldr	w9, [sp, #10368]
  44ca10:	cmp	w8, w9
  44ca14:	cset	w8, ne  // ne = any
  44ca18:	str	w8, [sp, #8428]
  44ca1c:	ldr	w8, [sp, #8428]
  44ca20:	and	w8, w8, #0x1
  44ca24:	ldr	x9, [sp, #8432]
  44ca28:	subs	x10, x9, w8, sxtw
  44ca2c:	lsl	w8, w10, #24
  44ca30:	asr	w8, w8, #24
  44ca34:	ldr	x11, [sp, #10360]
  44ca38:	ldr	x12, [sp, #10360]
  44ca3c:	mov	x13, xzr
  44ca40:	cmp	x13, x12
  44ca44:	cset	w10, ge  // ge = tcont
  44ca48:	mov	w14, #0x0                   	// #0
  44ca4c:	str	w8, [sp, #8424]
  44ca50:	str	x11, [sp, #8416]
  44ca54:	str	w14, [sp, #8412]
  44ca58:	tbnz	w10, #0, 44ca70 <readlinkat@plt+0x49b40>
  44ca5c:	ldur	w8, [x29, #-80]
  44ca60:	ldr	w9, [sp, #10368]
  44ca64:	cmp	w8, w9
  44ca68:	cset	w8, ne  // ne = any
  44ca6c:	str	w8, [sp, #8412]
  44ca70:	ldr	w8, [sp, #8412]
  44ca74:	and	w8, w8, #0x1
  44ca78:	ldr	x9, [sp, #8416]
  44ca7c:	subs	x10, x9, w8, sxtw
  44ca80:	lsl	w8, w10, #24
  44ca84:	asr	w8, w8, #24
  44ca88:	mov	w10, wzr
  44ca8c:	add	w8, w8, #0x0
  44ca90:	mul	w8, w10, w8
  44ca94:	subs	w8, w8, #0x1
  44ca98:	cmp	w8, #0x0
  44ca9c:	cset	w8, ge  // ge = tcont
  44caa0:	tbnz	w8, #0, 44cb20 <readlinkat@plt+0x49bf0>
  44caa4:	ldr	x8, [sp, #10360]
  44caa8:	ldr	x9, [sp, #10360]
  44caac:	mov	x10, xzr
  44cab0:	cmp	x10, x9
  44cab4:	cset	w11, ge  // ge = tcont
  44cab8:	mov	w12, #0x0                   	// #0
  44cabc:	str	x8, [sp, #8400]
  44cac0:	str	w12, [sp, #8396]
  44cac4:	tbnz	w11, #0, 44cadc <readlinkat@plt+0x49bac>
  44cac8:	ldur	w8, [x29, #-80]
  44cacc:	ldr	w9, [sp, #10368]
  44cad0:	cmp	w8, w9
  44cad4:	cset	w8, ne  // ne = any
  44cad8:	str	w8, [sp, #8396]
  44cadc:	ldr	w8, [sp, #8396]
  44cae0:	and	w8, w8, #0x1
  44cae4:	ldr	x9, [sp, #8400]
  44cae8:	subs	x10, x9, w8, sxtw
  44caec:	lsl	w8, w10, #24
  44caf0:	asr	w8, w8, #24
  44caf4:	mov	w10, wzr
  44caf8:	add	w8, w8, #0x0
  44cafc:	mul	w8, w10, w8
  44cb00:	add	w8, w8, #0x1
  44cb04:	lsl	w8, w8, #30
  44cb08:	subs	w8, w8, #0x1
  44cb0c:	mov	w10, #0x2                   	// #2
  44cb10:	mul	w8, w8, w10
  44cb14:	add	w8, w8, #0x1
  44cb18:	str	w8, [sp, #8392]
  44cb1c:	b	44cb84 <readlinkat@plt+0x49c54>
  44cb20:	ldr	x8, [sp, #10360]
  44cb24:	ldr	x9, [sp, #10360]
  44cb28:	mov	x10, xzr
  44cb2c:	cmp	x10, x9
  44cb30:	cset	w11, ge  // ge = tcont
  44cb34:	mov	w12, #0x0                   	// #0
  44cb38:	str	x8, [sp, #8384]
  44cb3c:	str	w12, [sp, #8380]
  44cb40:	tbnz	w11, #0, 44cb58 <readlinkat@plt+0x49c28>
  44cb44:	ldur	w8, [x29, #-80]
  44cb48:	ldr	w9, [sp, #10368]
  44cb4c:	cmp	w8, w9
  44cb50:	cset	w8, ne  // ne = any
  44cb54:	str	w8, [sp, #8380]
  44cb58:	ldr	w8, [sp, #8380]
  44cb5c:	and	w8, w8, #0x1
  44cb60:	ldr	x9, [sp, #8384]
  44cb64:	subs	x10, x9, w8, sxtw
  44cb68:	lsl	w8, w10, #24
  44cb6c:	asr	w8, w8, #24
  44cb70:	mov	w10, wzr
  44cb74:	add	w8, w8, #0x0
  44cb78:	mul	w8, w10, w8
  44cb7c:	subs	w8, w8, #0x1
  44cb80:	str	w8, [sp, #8392]
  44cb84:	ldr	w8, [sp, #8392]
  44cb88:	mov	w9, #0x7                   	// #7
  44cb8c:	sdiv	w8, w8, w9
  44cb90:	ldr	w9, [sp, #8424]
  44cb94:	cmp	w9, w8
  44cb98:	b.lt	44d29c <readlinkat@plt+0x4a36c>  // b.tstop
  44cb9c:	b	44d164 <readlinkat@plt+0x4a234>
  44cba0:	ldr	w8, [sp, #9668]
  44cba4:	tbnz	w8, #0, 44cbac <readlinkat@plt+0x49c7c>
  44cba8:	b	44cbb8 <readlinkat@plt+0x49c88>
  44cbac:	ldr	w8, [sp, #9668]
  44cbb0:	tbnz	w8, #0, 44d29c <readlinkat@plt+0x4a36c>
  44cbb4:	b	44d164 <readlinkat@plt+0x4a234>
  44cbb8:	ldr	x8, [sp, #10360]
  44cbbc:	ldr	x9, [sp, #10360]
  44cbc0:	mov	x10, xzr
  44cbc4:	cmp	x10, x9
  44cbc8:	cset	w11, ge  // ge = tcont
  44cbcc:	mov	w12, #0x0                   	// #0
  44cbd0:	str	x8, [sp, #8368]
  44cbd4:	str	w12, [sp, #8364]
  44cbd8:	tbnz	w11, #0, 44cbf0 <readlinkat@plt+0x49cc0>
  44cbdc:	ldur	w8, [x29, #-80]
  44cbe0:	ldr	w9, [sp, #10368]
  44cbe4:	cmp	w8, w9
  44cbe8:	cset	w8, ne  // ne = any
  44cbec:	str	w8, [sp, #8364]
  44cbf0:	ldr	w8, [sp, #8364]
  44cbf4:	and	w8, w8, #0x1
  44cbf8:	ldr	x9, [sp, #8368]
  44cbfc:	subs	x10, x9, w8, sxtw
  44cc00:	lsl	w8, w10, #24
  44cc04:	asr	w8, w8, #24
  44cc08:	mov	w10, wzr
  44cc0c:	add	w8, w8, #0x0
  44cc10:	mul	w8, w10, w8
  44cc14:	subs	w8, w8, #0x1
  44cc18:	cmp	w8, #0x0
  44cc1c:	cset	w8, ge  // ge = tcont
  44cc20:	tbnz	w8, #0, 44cca4 <readlinkat@plt+0x49d74>
  44cc24:	ldr	x8, [sp, #10360]
  44cc28:	ldr	x9, [sp, #10360]
  44cc2c:	mov	x10, xzr
  44cc30:	cmp	x10, x9
  44cc34:	cset	w11, ge  // ge = tcont
  44cc38:	mov	w12, #0x0                   	// #0
  44cc3c:	str	x8, [sp, #8352]
  44cc40:	str	w12, [sp, #8348]
  44cc44:	tbnz	w11, #0, 44cc5c <readlinkat@plt+0x49d2c>
  44cc48:	ldur	w8, [x29, #-80]
  44cc4c:	ldr	w9, [sp, #10368]
  44cc50:	cmp	w8, w9
  44cc54:	cset	w8, ne  // ne = any
  44cc58:	str	w8, [sp, #8348]
  44cc5c:	ldr	w8, [sp, #8348]
  44cc60:	and	w8, w8, #0x1
  44cc64:	ldr	x9, [sp, #8352]
  44cc68:	subs	x10, x9, w8, sxtw
  44cc6c:	lsl	w8, w10, #24
  44cc70:	asr	w8, w8, #24
  44cc74:	mov	w10, wzr
  44cc78:	add	w8, w8, #0x0
  44cc7c:	mul	w8, w10, w8
  44cc80:	add	w8, w8, #0x1
  44cc84:	lsl	w8, w8, #30
  44cc88:	subs	w8, w8, #0x1
  44cc8c:	mov	w10, #0x2                   	// #2
  44cc90:	mul	w8, w8, w10
  44cc94:	add	w8, w8, #0x1
  44cc98:	mvn	w8, w8
  44cc9c:	str	w8, [sp, #8344]
  44cca0:	b	44cd08 <readlinkat@plt+0x49dd8>
  44cca4:	ldr	x8, [sp, #10360]
  44cca8:	ldr	x9, [sp, #10360]
  44ccac:	mov	x10, xzr
  44ccb0:	cmp	x10, x9
  44ccb4:	cset	w11, ge  // ge = tcont
  44ccb8:	mov	w12, #0x0                   	// #0
  44ccbc:	str	x8, [sp, #8336]
  44ccc0:	str	w12, [sp, #8332]
  44ccc4:	tbnz	w11, #0, 44ccdc <readlinkat@plt+0x49dac>
  44ccc8:	ldur	w8, [x29, #-80]
  44cccc:	ldr	w9, [sp, #10368]
  44ccd0:	cmp	w8, w9
  44ccd4:	cset	w8, ne  // ne = any
  44ccd8:	str	w8, [sp, #8332]
  44ccdc:	ldr	w8, [sp, #8332]
  44cce0:	and	w8, w8, #0x1
  44cce4:	ldr	x9, [sp, #8336]
  44cce8:	subs	x10, x9, w8, sxtw
  44ccec:	lsl	w8, w10, #24
  44ccf0:	asr	w8, w8, #24
  44ccf4:	mov	w10, wzr
  44ccf8:	add	w8, w8, #0x0
  44ccfc:	mul	w8, w10, w8
  44cd00:	add	w8, w8, #0x0
  44cd04:	str	w8, [sp, #8344]
  44cd08:	ldr	w8, [sp, #8344]
  44cd0c:	mov	w9, #0x7                   	// #7
  44cd10:	sdiv	w8, w8, w9
  44cd14:	ldr	x10, [sp, #10360]
  44cd18:	ldr	x11, [sp, #10360]
  44cd1c:	mov	x12, xzr
  44cd20:	cmp	x12, x11
  44cd24:	cset	w9, ge  // ge = tcont
  44cd28:	mov	w13, #0x0                   	// #0
  44cd2c:	str	w8, [sp, #8328]
  44cd30:	str	x10, [sp, #8320]
  44cd34:	str	w13, [sp, #8316]
  44cd38:	tbnz	w9, #0, 44cd50 <readlinkat@plt+0x49e20>
  44cd3c:	ldur	w8, [x29, #-80]
  44cd40:	ldr	w9, [sp, #10368]
  44cd44:	cmp	w8, w9
  44cd48:	cset	w8, ne  // ne = any
  44cd4c:	str	w8, [sp, #8316]
  44cd50:	ldr	w8, [sp, #8316]
  44cd54:	and	w8, w8, #0x1
  44cd58:	ldr	x9, [sp, #8320]
  44cd5c:	subs	x10, x9, w8, sxtw
  44cd60:	lsl	w8, w10, #24
  44cd64:	asr	w8, w8, #24
  44cd68:	ldr	w10, [sp, #8328]
  44cd6c:	cmp	w10, w8
  44cd70:	b.lt	44d29c <readlinkat@plt+0x4a36c>  // b.tstop
  44cd74:	b	44d164 <readlinkat@plt+0x4a234>
  44cd78:	ldr	w8, [sp, #9668]
  44cd7c:	tbnz	w8, #0, 44cd84 <readlinkat@plt+0x49e54>
  44cd80:	b	44cd90 <readlinkat@plt+0x49e60>
  44cd84:	ldr	w8, [sp, #9668]
  44cd88:	tbnz	w8, #0, 44d29c <readlinkat@plt+0x4a36c>
  44cd8c:	b	44d164 <readlinkat@plt+0x4a234>
  44cd90:	ldr	x8, [sp, #10360]
  44cd94:	ldr	x9, [sp, #10360]
  44cd98:	mov	x10, xzr
  44cd9c:	cmp	x10, x9
  44cda0:	cset	w11, ge  // ge = tcont
  44cda4:	mov	w12, #0x0                   	// #0
  44cda8:	str	x8, [sp, #8304]
  44cdac:	str	w12, [sp, #8300]
  44cdb0:	tbnz	w11, #0, 44cdc8 <readlinkat@plt+0x49e98>
  44cdb4:	ldur	w8, [x29, #-80]
  44cdb8:	ldr	w9, [sp, #10368]
  44cdbc:	cmp	w8, w9
  44cdc0:	cset	w8, ne  // ne = any
  44cdc4:	str	w8, [sp, #8300]
  44cdc8:	ldr	w8, [sp, #8300]
  44cdcc:	and	w8, w8, #0x1
  44cdd0:	ldr	x9, [sp, #8304]
  44cdd4:	subs	x10, x9, w8, sxtw
  44cdd8:	lsl	w8, w10, #24
  44cddc:	asr	w8, w8, #24
  44cde0:	cmp	w8, #0x0
  44cde4:	cset	w8, ge  // ge = tcont
  44cde8:	tbnz	w8, #0, 44cfac <readlinkat@plt+0x4a07c>
  44cdec:	ldr	x8, [sp, #10360]
  44cdf0:	ldr	x9, [sp, #10360]
  44cdf4:	mov	x10, xzr
  44cdf8:	cmp	x10, x9
  44cdfc:	cset	w11, ge  // ge = tcont
  44ce00:	mov	w12, #0x0                   	// #0
  44ce04:	str	x8, [sp, #8288]
  44ce08:	str	w12, [sp, #8284]
  44ce0c:	tbnz	w11, #0, 44ce24 <readlinkat@plt+0x49ef4>
  44ce10:	ldur	w8, [x29, #-80]
  44ce14:	ldr	w9, [sp, #10368]
  44ce18:	cmp	w8, w9
  44ce1c:	cset	w8, ne  // ne = any
  44ce20:	str	w8, [sp, #8284]
  44ce24:	ldr	w8, [sp, #8284]
  44ce28:	and	w8, w8, #0x1
  44ce2c:	ldr	x9, [sp, #8288]
  44ce30:	subs	x10, x9, w8, sxtw
  44ce34:	lsl	w8, w10, #24
  44ce38:	asr	w8, w8, #24
  44ce3c:	ldr	x11, [sp, #10360]
  44ce40:	ldr	x12, [sp, #10360]
  44ce44:	mov	x13, xzr
  44ce48:	cmp	x13, x12
  44ce4c:	cset	w10, ge  // ge = tcont
  44ce50:	mov	w14, #0x0                   	// #0
  44ce54:	str	w8, [sp, #8280]
  44ce58:	str	x11, [sp, #8272]
  44ce5c:	str	w14, [sp, #8268]
  44ce60:	tbnz	w10, #0, 44ce78 <readlinkat@plt+0x49f48>
  44ce64:	ldur	w8, [x29, #-80]
  44ce68:	ldr	w9, [sp, #10368]
  44ce6c:	cmp	w8, w9
  44ce70:	cset	w8, ne  // ne = any
  44ce74:	str	w8, [sp, #8268]
  44ce78:	ldr	w8, [sp, #8268]
  44ce7c:	and	w8, w8, #0x1
  44ce80:	ldr	x9, [sp, #8272]
  44ce84:	subs	x10, x9, w8, sxtw
  44ce88:	lsl	w8, w10, #24
  44ce8c:	asr	w8, w8, #24
  44ce90:	mov	w10, wzr
  44ce94:	add	w8, w8, #0x0
  44ce98:	mul	w8, w10, w8
  44ce9c:	subs	w8, w8, #0x1
  44cea0:	cmp	w8, #0x0
  44cea4:	cset	w8, ge  // ge = tcont
  44cea8:	tbnz	w8, #0, 44cf2c <readlinkat@plt+0x49ffc>
  44ceac:	ldr	x8, [sp, #10360]
  44ceb0:	ldr	x9, [sp, #10360]
  44ceb4:	mov	x10, xzr
  44ceb8:	cmp	x10, x9
  44cebc:	cset	w11, ge  // ge = tcont
  44cec0:	mov	w12, #0x0                   	// #0
  44cec4:	str	x8, [sp, #8256]
  44cec8:	str	w12, [sp, #8252]
  44cecc:	tbnz	w11, #0, 44cee4 <readlinkat@plt+0x49fb4>
  44ced0:	ldur	w8, [x29, #-80]
  44ced4:	ldr	w9, [sp, #10368]
  44ced8:	cmp	w8, w9
  44cedc:	cset	w8, ne  // ne = any
  44cee0:	str	w8, [sp, #8252]
  44cee4:	ldr	w8, [sp, #8252]
  44cee8:	and	w8, w8, #0x1
  44ceec:	ldr	x9, [sp, #8256]
  44cef0:	subs	x10, x9, w8, sxtw
  44cef4:	lsl	w8, w10, #24
  44cef8:	asr	w8, w8, #24
  44cefc:	mov	w10, wzr
  44cf00:	add	w8, w8, #0x0
  44cf04:	mul	w8, w10, w8
  44cf08:	add	w8, w8, #0x1
  44cf0c:	lsl	w8, w8, #30
  44cf10:	subs	w8, w8, #0x1
  44cf14:	mov	w10, #0x2                   	// #2
  44cf18:	mul	w8, w8, w10
  44cf1c:	add	w8, w8, #0x1
  44cf20:	mvn	w8, w8
  44cf24:	str	w8, [sp, #8248]
  44cf28:	b	44cf90 <readlinkat@plt+0x4a060>
  44cf2c:	ldr	x8, [sp, #10360]
  44cf30:	ldr	x9, [sp, #10360]
  44cf34:	mov	x10, xzr
  44cf38:	cmp	x10, x9
  44cf3c:	cset	w11, ge  // ge = tcont
  44cf40:	mov	w12, #0x0                   	// #0
  44cf44:	str	x8, [sp, #8240]
  44cf48:	str	w12, [sp, #8236]
  44cf4c:	tbnz	w11, #0, 44cf64 <readlinkat@plt+0x4a034>
  44cf50:	ldur	w8, [x29, #-80]
  44cf54:	ldr	w9, [sp, #10368]
  44cf58:	cmp	w8, w9
  44cf5c:	cset	w8, ne  // ne = any
  44cf60:	str	w8, [sp, #8236]
  44cf64:	ldr	w8, [sp, #8236]
  44cf68:	and	w8, w8, #0x1
  44cf6c:	ldr	x9, [sp, #8240]
  44cf70:	subs	x10, x9, w8, sxtw
  44cf74:	lsl	w8, w10, #24
  44cf78:	asr	w8, w8, #24
  44cf7c:	mov	w10, wzr
  44cf80:	add	w8, w8, #0x0
  44cf84:	mul	w8, w10, w8
  44cf88:	add	w8, w8, #0x0
  44cf8c:	str	w8, [sp, #8248]
  44cf90:	ldr	w8, [sp, #8248]
  44cf94:	mov	w9, #0x7                   	// #7
  44cf98:	sdiv	w8, w8, w9
  44cf9c:	ldr	w9, [sp, #8280]
  44cfa0:	cmp	w9, w8
  44cfa4:	b.lt	44d29c <readlinkat@plt+0x4a36c>  // b.tstop
  44cfa8:	b	44d164 <readlinkat@plt+0x4a234>
  44cfac:	ldr	x8, [sp, #10360]
  44cfb0:	ldr	x9, [sp, #10360]
  44cfb4:	mov	x10, xzr
  44cfb8:	cmp	x10, x9
  44cfbc:	cset	w11, ge  // ge = tcont
  44cfc0:	mov	w12, #0x0                   	// #0
  44cfc4:	str	x8, [sp, #8224]
  44cfc8:	str	w12, [sp, #8220]
  44cfcc:	tbnz	w11, #0, 44cfe4 <readlinkat@plt+0x4a0b4>
  44cfd0:	ldur	w8, [x29, #-80]
  44cfd4:	ldr	w9, [sp, #10368]
  44cfd8:	cmp	w8, w9
  44cfdc:	cset	w8, ne  // ne = any
  44cfe0:	str	w8, [sp, #8220]
  44cfe4:	ldr	w8, [sp, #8220]
  44cfe8:	and	w8, w8, #0x1
  44cfec:	ldr	x9, [sp, #8224]
  44cff0:	subs	x10, x9, w8, sxtw
  44cff4:	lsl	w8, w10, #24
  44cff8:	asr	w8, w8, #24
  44cffc:	mov	w10, wzr
  44d000:	add	w8, w8, #0x0
  44d004:	mul	w8, w10, w8
  44d008:	subs	w8, w8, #0x1
  44d00c:	cmp	w8, #0x0
  44d010:	cset	w8, ge  // ge = tcont
  44d014:	tbnz	w8, #0, 44d094 <readlinkat@plt+0x4a164>
  44d018:	ldr	x8, [sp, #10360]
  44d01c:	ldr	x9, [sp, #10360]
  44d020:	mov	x10, xzr
  44d024:	cmp	x10, x9
  44d028:	cset	w11, ge  // ge = tcont
  44d02c:	mov	w12, #0x0                   	// #0
  44d030:	str	x8, [sp, #8208]
  44d034:	str	w12, [sp, #8204]
  44d038:	tbnz	w11, #0, 44d050 <readlinkat@plt+0x4a120>
  44d03c:	ldur	w8, [x29, #-80]
  44d040:	ldr	w9, [sp, #10368]
  44d044:	cmp	w8, w9
  44d048:	cset	w8, ne  // ne = any
  44d04c:	str	w8, [sp, #8204]
  44d050:	ldr	w8, [sp, #8204]
  44d054:	and	w8, w8, #0x1
  44d058:	ldr	x9, [sp, #8208]
  44d05c:	subs	x10, x9, w8, sxtw
  44d060:	lsl	w8, w10, #24
  44d064:	asr	w8, w8, #24
  44d068:	mov	w10, wzr
  44d06c:	add	w8, w8, #0x0
  44d070:	mul	w8, w10, w8
  44d074:	add	w8, w8, #0x1
  44d078:	lsl	w8, w8, #30
  44d07c:	subs	w8, w8, #0x1
  44d080:	mov	w10, #0x2                   	// #2
  44d084:	mul	w8, w8, w10
  44d088:	add	w8, w8, #0x1
  44d08c:	str	w8, [sp, #8200]
  44d090:	b	44d0f8 <readlinkat@plt+0x4a1c8>
  44d094:	ldr	x8, [sp, #10360]
  44d098:	ldr	x9, [sp, #10360]
  44d09c:	mov	x10, xzr
  44d0a0:	cmp	x10, x9
  44d0a4:	cset	w11, ge  // ge = tcont
  44d0a8:	mov	w12, #0x0                   	// #0
  44d0ac:	str	x8, [sp, #8192]
  44d0b0:	str	w12, [sp, #8188]
  44d0b4:	tbnz	w11, #0, 44d0cc <readlinkat@plt+0x4a19c>
  44d0b8:	ldur	w8, [x29, #-80]
  44d0bc:	ldr	w9, [sp, #10368]
  44d0c0:	cmp	w8, w9
  44d0c4:	cset	w8, ne  // ne = any
  44d0c8:	str	w8, [sp, #8188]
  44d0cc:	ldr	w8, [sp, #8188]
  44d0d0:	and	w8, w8, #0x1
  44d0d4:	ldr	x9, [sp, #8192]
  44d0d8:	subs	x10, x9, w8, sxtw
  44d0dc:	lsl	w8, w10, #24
  44d0e0:	asr	w8, w8, #24
  44d0e4:	mov	w10, wzr
  44d0e8:	add	w8, w8, #0x0
  44d0ec:	mul	w8, w10, w8
  44d0f0:	subs	w8, w8, #0x1
  44d0f4:	str	w8, [sp, #8200]
  44d0f8:	ldr	w8, [sp, #8200]
  44d0fc:	mov	w9, #0x7                   	// #7
  44d100:	sdiv	w8, w8, w9
  44d104:	ldr	x10, [sp, #10360]
  44d108:	ldr	x11, [sp, #10360]
  44d10c:	mov	x12, xzr
  44d110:	cmp	x12, x11
  44d114:	cset	w9, ge  // ge = tcont
  44d118:	mov	w13, #0x0                   	// #0
  44d11c:	str	w8, [sp, #8184]
  44d120:	str	x10, [sp, #8176]
  44d124:	str	w13, [sp, #8172]
  44d128:	tbnz	w9, #0, 44d140 <readlinkat@plt+0x4a210>
  44d12c:	ldur	w8, [x29, #-80]
  44d130:	ldr	w9, [sp, #10368]
  44d134:	cmp	w8, w9
  44d138:	cset	w8, ne  // ne = any
  44d13c:	str	w8, [sp, #8172]
  44d140:	ldr	w8, [sp, #8172]
  44d144:	and	w8, w8, #0x1
  44d148:	ldr	x9, [sp, #8176]
  44d14c:	subs	x10, x9, w8, sxtw
  44d150:	lsl	w8, w10, #24
  44d154:	asr	w8, w8, #24
  44d158:	ldr	w10, [sp, #8184]
  44d15c:	cmp	w10, w8
  44d160:	b.lt	44d29c <readlinkat@plt+0x4a36c>  // b.tstop
  44d164:	ldr	x8, [sp, #10360]
  44d168:	ldr	x9, [sp, #10360]
  44d16c:	mov	x10, xzr
  44d170:	cmp	x10, x9
  44d174:	cset	w11, ge  // ge = tcont
  44d178:	mov	w12, #0x0                   	// #0
  44d17c:	str	x8, [sp, #8160]
  44d180:	str	w12, [sp, #8156]
  44d184:	tbnz	w11, #0, 44d19c <readlinkat@plt+0x4a26c>
  44d188:	ldur	w8, [x29, #-80]
  44d18c:	ldr	w9, [sp, #10368]
  44d190:	cmp	w8, w9
  44d194:	cset	w8, ne  // ne = any
  44d198:	str	w8, [sp, #8156]
  44d19c:	ldr	w8, [sp, #8156]
  44d1a0:	and	w8, w8, #0x1
  44d1a4:	ldr	x9, [sp, #8160]
  44d1a8:	subs	x10, x9, w8, sxtw
  44d1ac:	lsl	w8, w10, #24
  44d1b0:	asr	w8, w8, #24
  44d1b4:	mov	w10, #0x7                   	// #7
  44d1b8:	mul	w8, w8, w10
  44d1bc:	mov	w10, wzr
  44d1c0:	mul	w8, w10, w8
  44d1c4:	subs	w8, w8, #0x1
  44d1c8:	cmp	w8, #0x0
  44d1cc:	cset	w8, ge  // ge = tcont
  44d1d0:	tbnz	w8, #0, 44d238 <readlinkat@plt+0x4a308>
  44d1d4:	ldr	x8, [sp, #10360]
  44d1d8:	ldr	x9, [sp, #10360]
  44d1dc:	mov	x10, xzr
  44d1e0:	cmp	x10, x9
  44d1e4:	cset	w11, ge  // ge = tcont
  44d1e8:	mov	w12, #0x0                   	// #0
  44d1ec:	str	x8, [sp, #8144]
  44d1f0:	str	w12, [sp, #8140]
  44d1f4:	tbnz	w11, #0, 44d20c <readlinkat@plt+0x4a2dc>
  44d1f8:	ldur	w8, [x29, #-80]
  44d1fc:	ldr	w9, [sp, #10368]
  44d200:	cmp	w8, w9
  44d204:	cset	w8, ne  // ne = any
  44d208:	str	w8, [sp, #8140]
  44d20c:	ldr	w8, [sp, #8140]
  44d210:	and	w8, w8, #0x1
  44d214:	ldr	x9, [sp, #8144]
  44d218:	subs	x10, x9, w8, sxtw
  44d21c:	lsl	w8, w10, #24
  44d220:	asr	w8, w8, #24
  44d224:	mov	w10, #0x7                   	// #7
  44d228:	mul	w8, w8, w10
  44d22c:	mov	w10, #0xffffff80            	// #-128
  44d230:	cmp	w8, w10
  44d234:	b.lt	44d29c <readlinkat@plt+0x4a36c>  // b.tstop
  44d238:	ldr	x8, [sp, #10360]
  44d23c:	ldr	x9, [sp, #10360]
  44d240:	mov	x10, xzr
  44d244:	cmp	x10, x9
  44d248:	cset	w11, ge  // ge = tcont
  44d24c:	mov	w12, #0x0                   	// #0
  44d250:	str	x8, [sp, #8128]
  44d254:	str	w12, [sp, #8124]
  44d258:	tbnz	w11, #0, 44d270 <readlinkat@plt+0x4a340>
  44d25c:	ldur	w8, [x29, #-80]
  44d260:	ldr	w9, [sp, #10368]
  44d264:	cmp	w8, w9
  44d268:	cset	w8, ne  // ne = any
  44d26c:	str	w8, [sp, #8124]
  44d270:	ldr	w8, [sp, #8124]
  44d274:	and	w8, w8, #0x1
  44d278:	ldr	x9, [sp, #8128]
  44d27c:	subs	x10, x9, w8, sxtw
  44d280:	lsl	w8, w10, #24
  44d284:	asr	w8, w8, #24
  44d288:	mov	w10, #0x7                   	// #7
  44d28c:	mul	w8, w8, w10
  44d290:	mov	w10, #0x7f                  	// #127
  44d294:	cmp	w10, w8
  44d298:	b.ge	44d310 <readlinkat@plt+0x4a3e0>  // b.tcont
  44d29c:	ldr	x8, [sp, #10360]
  44d2a0:	ldr	x9, [sp, #10360]
  44d2a4:	mov	x10, xzr
  44d2a8:	cmp	x10, x9
  44d2ac:	cset	w11, ge  // ge = tcont
  44d2b0:	mov	w12, #0x0                   	// #0
  44d2b4:	str	x8, [sp, #8112]
  44d2b8:	str	w12, [sp, #8108]
  44d2bc:	tbnz	w11, #0, 44d2d4 <readlinkat@plt+0x4a3a4>
  44d2c0:	ldur	w8, [x29, #-80]
  44d2c4:	ldr	w9, [sp, #10368]
  44d2c8:	cmp	w8, w9
  44d2cc:	cset	w8, ne  // ne = any
  44d2d0:	str	w8, [sp, #8108]
  44d2d4:	ldr	w8, [sp, #8108]
  44d2d8:	and	w8, w8, #0x1
  44d2dc:	ldr	x9, [sp, #8112]
  44d2e0:	subs	x10, x9, w8, sxtw
  44d2e4:	lsl	w8, w10, #24
  44d2e8:	asr	w8, w8, #24
  44d2ec:	mov	w10, #0x7                   	// #7
  44d2f0:	mul	w8, w8, w10
  44d2f4:	mov	w0, w8
  44d2f8:	lsl	x11, x0, #56
  44d2fc:	asr	x11, x11, #56
  44d300:	str	x11, [sp, #10032]
  44d304:	ldr	w8, [sp, #9664]
  44d308:	tbz	w8, #0, 453640 <readlinkat@plt+0x50710>
  44d30c:	b	458f38 <readlinkat@plt+0x56008>
  44d310:	ldr	x8, [sp, #10360]
  44d314:	ldr	x9, [sp, #10360]
  44d318:	mov	x10, xzr
  44d31c:	cmp	x10, x9
  44d320:	cset	w11, ge  // ge = tcont
  44d324:	mov	w12, #0x0                   	// #0
  44d328:	str	x8, [sp, #8096]
  44d32c:	str	w12, [sp, #8092]
  44d330:	tbnz	w11, #0, 44d348 <readlinkat@plt+0x4a418>
  44d334:	ldur	w8, [x29, #-80]
  44d338:	ldr	w9, [sp, #10368]
  44d33c:	cmp	w8, w9
  44d340:	cset	w8, ne  // ne = any
  44d344:	str	w8, [sp, #8092]
  44d348:	ldr	w8, [sp, #8092]
  44d34c:	and	w8, w8, #0x1
  44d350:	ldr	x9, [sp, #8096]
  44d354:	subs	x10, x9, w8, sxtw
  44d358:	lsl	w8, w10, #24
  44d35c:	asr	w8, w8, #24
  44d360:	mov	w10, #0x7                   	// #7
  44d364:	mul	w8, w8, w10
  44d368:	mov	w0, w8
  44d36c:	lsl	x11, x0, #56
  44d370:	asr	x11, x11, #56
  44d374:	str	x11, [sp, #10032]
  44d378:	ldr	w8, [sp, #9668]
  44d37c:	tbz	w8, #0, 453640 <readlinkat@plt+0x50710>
  44d380:	b	458f38 <readlinkat@plt+0x56008>
  44d384:	ldr	x8, [sp, #10360]
  44d388:	ldr	x9, [sp, #10360]
  44d38c:	mov	x10, xzr
  44d390:	cmp	x10, x9
  44d394:	cset	w11, ge  // ge = tcont
  44d398:	mov	w12, #0x0                   	// #0
  44d39c:	str	x8, [sp, #8080]
  44d3a0:	str	w12, [sp, #8076]
  44d3a4:	tbnz	w11, #0, 44d3bc <readlinkat@plt+0x4a48c>
  44d3a8:	ldur	w8, [x29, #-80]
  44d3ac:	ldr	w9, [sp, #10368]
  44d3b0:	cmp	w8, w9
  44d3b4:	cset	w8, ne  // ne = any
  44d3b8:	str	w8, [sp, #8076]
  44d3bc:	ldr	w8, [sp, #8076]
  44d3c0:	and	w8, w8, #0x1
  44d3c4:	ldr	x9, [sp, #8080]
  44d3c8:	subs	x10, x9, w8, sxtw
  44d3cc:	mov	x11, xzr
  44d3d0:	add	x10, x10, #0x0
  44d3d4:	mul	x10, x11, x10
  44d3d8:	subs	x10, x10, #0x1
  44d3dc:	cmp	x10, #0x0
  44d3e0:	cset	w8, ge  // ge = tcont
  44d3e4:	tbnz	w8, #0, 44d460 <readlinkat@plt+0x4a530>
  44d3e8:	ldr	x8, [sp, #10360]
  44d3ec:	ldr	x9, [sp, #10360]
  44d3f0:	mov	x10, xzr
  44d3f4:	cmp	x10, x9
  44d3f8:	cset	w11, ge  // ge = tcont
  44d3fc:	mov	w12, #0x0                   	// #0
  44d400:	str	x8, [sp, #8064]
  44d404:	str	w12, [sp, #8060]
  44d408:	tbnz	w11, #0, 44d420 <readlinkat@plt+0x4a4f0>
  44d40c:	ldur	w8, [x29, #-80]
  44d410:	ldr	w9, [sp, #10368]
  44d414:	cmp	w8, w9
  44d418:	cset	w8, ne  // ne = any
  44d41c:	str	w8, [sp, #8060]
  44d420:	ldr	w8, [sp, #8060]
  44d424:	and	w8, w8, #0x1
  44d428:	ldr	x9, [sp, #8064]
  44d42c:	subs	x10, x9, w8, sxtw
  44d430:	mov	x11, xzr
  44d434:	add	x10, x10, #0x0
  44d438:	mul	x10, x11, x10
  44d43c:	add	x10, x10, #0x1
  44d440:	lsl	x10, x10, #62
  44d444:	subs	x10, x10, #0x1
  44d448:	mov	x11, #0x2                   	// #2
  44d44c:	mul	x10, x10, x11
  44d450:	add	x10, x10, #0x1
  44d454:	mvn	x10, x10
  44d458:	str	x10, [sp, #8048]
  44d45c:	b	44d4bc <readlinkat@plt+0x4a58c>
  44d460:	ldr	x8, [sp, #10360]
  44d464:	ldr	x9, [sp, #10360]
  44d468:	mov	x10, xzr
  44d46c:	cmp	x10, x9
  44d470:	cset	w11, ge  // ge = tcont
  44d474:	mov	w12, #0x0                   	// #0
  44d478:	str	x8, [sp, #8040]
  44d47c:	str	w12, [sp, #8036]
  44d480:	tbnz	w11, #0, 44d498 <readlinkat@plt+0x4a568>
  44d484:	ldur	w8, [x29, #-80]
  44d488:	ldr	w9, [sp, #10368]
  44d48c:	cmp	w8, w9
  44d490:	cset	w8, ne  // ne = any
  44d494:	str	w8, [sp, #8036]
  44d498:	ldr	w8, [sp, #8036]
  44d49c:	and	w8, w8, #0x1
  44d4a0:	ldr	x9, [sp, #8040]
  44d4a4:	subs	x10, x9, w8, sxtw
  44d4a8:	mov	x11, xzr
  44d4ac:	add	x10, x10, #0x0
  44d4b0:	mul	x10, x11, x10
  44d4b4:	add	x10, x10, #0x0
  44d4b8:	str	x10, [sp, #8048]
  44d4bc:	ldr	x8, [sp, #8048]
  44d4c0:	cbnz	x8, 44d518 <readlinkat@plt+0x4a5e8>
  44d4c4:	ldr	x8, [sp, #10360]
  44d4c8:	ldr	x9, [sp, #10360]
  44d4cc:	mov	x10, xzr
  44d4d0:	cmp	x10, x9
  44d4d4:	cset	w11, ge  // ge = tcont
  44d4d8:	mov	w12, #0x0                   	// #0
  44d4dc:	str	x8, [sp, #8024]
  44d4e0:	str	w12, [sp, #8020]
  44d4e4:	tbnz	w11, #0, 44d4fc <readlinkat@plt+0x4a5cc>
  44d4e8:	ldur	w8, [x29, #-80]
  44d4ec:	ldr	w9, [sp, #10368]
  44d4f0:	cmp	w8, w9
  44d4f4:	cset	w8, ne  // ne = any
  44d4f8:	str	w8, [sp, #8020]
  44d4fc:	ldr	w8, [sp, #8020]
  44d500:	and	w8, w8, #0x1
  44d504:	ldr	x9, [sp, #8024]
  44d508:	subs	x10, x9, w8, sxtw
  44d50c:	cmp	x10, #0x0
  44d510:	cset	w8, lt  // lt = tstop
  44d514:	tbnz	w8, #0, 44dd90 <readlinkat@plt+0x4ae60>
  44d518:	ldr	w8, [sp, #9668]
  44d51c:	tbnz	w8, #0, 44d524 <readlinkat@plt+0x4a5f4>
  44d520:	b	44d8cc <readlinkat@plt+0x4a99c>
  44d524:	ldr	x8, [sp, #10360]
  44d528:	ldr	x9, [sp, #10360]
  44d52c:	mov	x10, xzr
  44d530:	cmp	x10, x9
  44d534:	cset	w11, ge  // ge = tcont
  44d538:	mov	w12, #0x0                   	// #0
  44d53c:	str	x8, [sp, #8008]
  44d540:	str	w12, [sp, #8004]
  44d544:	tbnz	w11, #0, 44d55c <readlinkat@plt+0x4a62c>
  44d548:	ldur	w8, [x29, #-80]
  44d54c:	ldr	w9, [sp, #10368]
  44d550:	cmp	w8, w9
  44d554:	cset	w8, ne  // ne = any
  44d558:	str	w8, [sp, #8004]
  44d55c:	ldr	w8, [sp, #8004]
  44d560:	and	w8, w8, #0x1
  44d564:	ldr	x9, [sp, #8008]
  44d568:	subs	x10, x9, w8, sxtw
  44d56c:	cmp	x10, #0x0
  44d570:	cset	w8, ge  // ge = tcont
  44d574:	tbnz	w8, #0, 44d714 <readlinkat@plt+0x4a7e4>
  44d578:	ldr	x8, [sp, #10360]
  44d57c:	ldr	x9, [sp, #10360]
  44d580:	mov	x10, xzr
  44d584:	cmp	x10, x9
  44d588:	cset	w11, ge  // ge = tcont
  44d58c:	mov	w12, #0x0                   	// #0
  44d590:	str	x8, [sp, #7992]
  44d594:	str	w12, [sp, #7988]
  44d598:	tbnz	w11, #0, 44d5b0 <readlinkat@plt+0x4a680>
  44d59c:	ldur	w8, [x29, #-80]
  44d5a0:	ldr	w9, [sp, #10368]
  44d5a4:	cmp	w8, w9
  44d5a8:	cset	w8, ne  // ne = any
  44d5ac:	str	w8, [sp, #7988]
  44d5b0:	ldr	w8, [sp, #7988]
  44d5b4:	and	w8, w8, #0x1
  44d5b8:	ldr	x9, [sp, #7992]
  44d5bc:	subs	x10, x9, w8, sxtw
  44d5c0:	ldr	x11, [sp, #10360]
  44d5c4:	ldr	x12, [sp, #10360]
  44d5c8:	mov	x13, xzr
  44d5cc:	cmp	x13, x12
  44d5d0:	cset	w8, ge  // ge = tcont
  44d5d4:	mov	w14, #0x0                   	// #0
  44d5d8:	str	x10, [sp, #7976]
  44d5dc:	str	x11, [sp, #7968]
  44d5e0:	str	w14, [sp, #7964]
  44d5e4:	tbnz	w8, #0, 44d5fc <readlinkat@plt+0x4a6cc>
  44d5e8:	ldur	w8, [x29, #-80]
  44d5ec:	ldr	w9, [sp, #10368]
  44d5f0:	cmp	w8, w9
  44d5f4:	cset	w8, ne  // ne = any
  44d5f8:	str	w8, [sp, #7964]
  44d5fc:	ldr	w8, [sp, #7964]
  44d600:	and	w8, w8, #0x1
  44d604:	ldr	x9, [sp, #7968]
  44d608:	subs	x10, x9, w8, sxtw
  44d60c:	mov	x11, xzr
  44d610:	add	x10, x10, #0x0
  44d614:	mul	x10, x11, x10
  44d618:	subs	x10, x10, #0x1
  44d61c:	cmp	x10, #0x0
  44d620:	cset	w8, ge  // ge = tcont
  44d624:	tbnz	w8, #0, 44d69c <readlinkat@plt+0x4a76c>
  44d628:	ldr	x8, [sp, #10360]
  44d62c:	ldr	x9, [sp, #10360]
  44d630:	mov	x10, xzr
  44d634:	cmp	x10, x9
  44d638:	cset	w11, ge  // ge = tcont
  44d63c:	mov	w12, #0x0                   	// #0
  44d640:	str	x8, [sp, #7952]
  44d644:	str	w12, [sp, #7948]
  44d648:	tbnz	w11, #0, 44d660 <readlinkat@plt+0x4a730>
  44d64c:	ldur	w8, [x29, #-80]
  44d650:	ldr	w9, [sp, #10368]
  44d654:	cmp	w8, w9
  44d658:	cset	w8, ne  // ne = any
  44d65c:	str	w8, [sp, #7948]
  44d660:	ldr	w8, [sp, #7948]
  44d664:	and	w8, w8, #0x1
  44d668:	ldr	x9, [sp, #7952]
  44d66c:	subs	x10, x9, w8, sxtw
  44d670:	mov	x11, xzr
  44d674:	add	x10, x10, #0x0
  44d678:	mul	x10, x11, x10
  44d67c:	add	x10, x10, #0x1
  44d680:	lsl	x10, x10, #62
  44d684:	subs	x10, x10, #0x1
  44d688:	mov	x11, #0x2                   	// #2
  44d68c:	mul	x10, x10, x11
  44d690:	add	x10, x10, #0x1
  44d694:	str	x10, [sp, #7936]
  44d698:	b	44d6f8 <readlinkat@plt+0x4a7c8>
  44d69c:	ldr	x8, [sp, #10360]
  44d6a0:	ldr	x9, [sp, #10360]
  44d6a4:	mov	x10, xzr
  44d6a8:	cmp	x10, x9
  44d6ac:	cset	w11, ge  // ge = tcont
  44d6b0:	mov	w12, #0x0                   	// #0
  44d6b4:	str	x8, [sp, #7928]
  44d6b8:	str	w12, [sp, #7924]
  44d6bc:	tbnz	w11, #0, 44d6d4 <readlinkat@plt+0x4a7a4>
  44d6c0:	ldur	w8, [x29, #-80]
  44d6c4:	ldr	w9, [sp, #10368]
  44d6c8:	cmp	w8, w9
  44d6cc:	cset	w8, ne  // ne = any
  44d6d0:	str	w8, [sp, #7924]
  44d6d4:	ldr	w8, [sp, #7924]
  44d6d8:	and	w8, w8, #0x1
  44d6dc:	ldr	x9, [sp, #7928]
  44d6e0:	subs	x10, x9, w8, sxtw
  44d6e4:	mov	x11, xzr
  44d6e8:	add	x10, x10, #0x0
  44d6ec:	mul	x10, x11, x10
  44d6f0:	subs	x10, x10, #0x1
  44d6f4:	str	x10, [sp, #7936]
  44d6f8:	ldr	x8, [sp, #7936]
  44d6fc:	mov	x9, #0x7                   	// #7
  44d700:	sdiv	x8, x8, x9
  44d704:	ldr	x9, [sp, #7976]
  44d708:	cmp	x9, x8
  44d70c:	b.lt	44dd90 <readlinkat@plt+0x4ae60>  // b.tstop
  44d710:	b	44dc70 <readlinkat@plt+0x4ad40>
  44d714:	ldr	w8, [sp, #9668]
  44d718:	tbnz	w8, #0, 44d720 <readlinkat@plt+0x4a7f0>
  44d71c:	b	44d72c <readlinkat@plt+0x4a7fc>
  44d720:	ldr	w8, [sp, #9668]
  44d724:	tbnz	w8, #0, 44dd90 <readlinkat@plt+0x4ae60>
  44d728:	b	44dc70 <readlinkat@plt+0x4ad40>
  44d72c:	ldr	x8, [sp, #10360]
  44d730:	ldr	x9, [sp, #10360]
  44d734:	mov	x10, xzr
  44d738:	cmp	x10, x9
  44d73c:	cset	w11, ge  // ge = tcont
  44d740:	mov	w12, #0x0                   	// #0
  44d744:	str	x8, [sp, #7912]
  44d748:	str	w12, [sp, #7908]
  44d74c:	tbnz	w11, #0, 44d764 <readlinkat@plt+0x4a834>
  44d750:	ldur	w8, [x29, #-80]
  44d754:	ldr	w9, [sp, #10368]
  44d758:	cmp	w8, w9
  44d75c:	cset	w8, ne  // ne = any
  44d760:	str	w8, [sp, #7908]
  44d764:	ldr	w8, [sp, #7908]
  44d768:	and	w8, w8, #0x1
  44d76c:	ldr	x9, [sp, #7912]
  44d770:	subs	x10, x9, w8, sxtw
  44d774:	mov	x11, xzr
  44d778:	add	x10, x10, #0x0
  44d77c:	mul	x10, x11, x10
  44d780:	subs	x10, x10, #0x1
  44d784:	cmp	x10, #0x0
  44d788:	cset	w8, ge  // ge = tcont
  44d78c:	tbnz	w8, #0, 44d808 <readlinkat@plt+0x4a8d8>
  44d790:	ldr	x8, [sp, #10360]
  44d794:	ldr	x9, [sp, #10360]
  44d798:	mov	x10, xzr
  44d79c:	cmp	x10, x9
  44d7a0:	cset	w11, ge  // ge = tcont
  44d7a4:	mov	w12, #0x0                   	// #0
  44d7a8:	str	x8, [sp, #7896]
  44d7ac:	str	w12, [sp, #7892]
  44d7b0:	tbnz	w11, #0, 44d7c8 <readlinkat@plt+0x4a898>
  44d7b4:	ldur	w8, [x29, #-80]
  44d7b8:	ldr	w9, [sp, #10368]
  44d7bc:	cmp	w8, w9
  44d7c0:	cset	w8, ne  // ne = any
  44d7c4:	str	w8, [sp, #7892]
  44d7c8:	ldr	w8, [sp, #7892]
  44d7cc:	and	w8, w8, #0x1
  44d7d0:	ldr	x9, [sp, #7896]
  44d7d4:	subs	x10, x9, w8, sxtw
  44d7d8:	mov	x11, xzr
  44d7dc:	add	x10, x10, #0x0
  44d7e0:	mul	x10, x11, x10
  44d7e4:	add	x10, x10, #0x1
  44d7e8:	lsl	x10, x10, #62
  44d7ec:	subs	x10, x10, #0x1
  44d7f0:	mov	x11, #0x2                   	// #2
  44d7f4:	mul	x10, x10, x11
  44d7f8:	add	x10, x10, #0x1
  44d7fc:	mvn	x10, x10
  44d800:	str	x10, [sp, #7880]
  44d804:	b	44d864 <readlinkat@plt+0x4a934>
  44d808:	ldr	x8, [sp, #10360]
  44d80c:	ldr	x9, [sp, #10360]
  44d810:	mov	x10, xzr
  44d814:	cmp	x10, x9
  44d818:	cset	w11, ge  // ge = tcont
  44d81c:	mov	w12, #0x0                   	// #0
  44d820:	str	x8, [sp, #7872]
  44d824:	str	w12, [sp, #7868]
  44d828:	tbnz	w11, #0, 44d840 <readlinkat@plt+0x4a910>
  44d82c:	ldur	w8, [x29, #-80]
  44d830:	ldr	w9, [sp, #10368]
  44d834:	cmp	w8, w9
  44d838:	cset	w8, ne  // ne = any
  44d83c:	str	w8, [sp, #7868]
  44d840:	ldr	w8, [sp, #7868]
  44d844:	and	w8, w8, #0x1
  44d848:	ldr	x9, [sp, #7872]
  44d84c:	subs	x10, x9, w8, sxtw
  44d850:	mov	x11, xzr
  44d854:	add	x10, x10, #0x0
  44d858:	mul	x10, x11, x10
  44d85c:	add	x10, x10, #0x0
  44d860:	str	x10, [sp, #7880]
  44d864:	ldr	x8, [sp, #7880]
  44d868:	mov	x9, #0x7                   	// #7
  44d86c:	sdiv	x8, x8, x9
  44d870:	ldr	x9, [sp, #10360]
  44d874:	ldr	x10, [sp, #10360]
  44d878:	mov	x11, xzr
  44d87c:	cmp	x11, x10
  44d880:	cset	w12, ge  // ge = tcont
  44d884:	mov	w13, #0x0                   	// #0
  44d888:	str	x8, [sp, #7856]
  44d88c:	str	x9, [sp, #7848]
  44d890:	str	w13, [sp, #7844]
  44d894:	tbnz	w12, #0, 44d8ac <readlinkat@plt+0x4a97c>
  44d898:	ldur	w8, [x29, #-80]
  44d89c:	ldr	w9, [sp, #10368]
  44d8a0:	cmp	w8, w9
  44d8a4:	cset	w8, ne  // ne = any
  44d8a8:	str	w8, [sp, #7844]
  44d8ac:	ldr	w8, [sp, #7844]
  44d8b0:	and	w8, w8, #0x1
  44d8b4:	ldr	x9, [sp, #7848]
  44d8b8:	subs	x10, x9, w8, sxtw
  44d8bc:	ldr	x11, [sp, #7856]
  44d8c0:	cmp	x11, x10
  44d8c4:	b.lt	44dd90 <readlinkat@plt+0x4ae60>  // b.tstop
  44d8c8:	b	44dc70 <readlinkat@plt+0x4ad40>
  44d8cc:	ldr	w8, [sp, #9668]
  44d8d0:	tbnz	w8, #0, 44d8d8 <readlinkat@plt+0x4a9a8>
  44d8d4:	b	44d8e4 <readlinkat@plt+0x4a9b4>
  44d8d8:	ldr	w8, [sp, #9668]
  44d8dc:	tbnz	w8, #0, 44dd90 <readlinkat@plt+0x4ae60>
  44d8e0:	b	44dc70 <readlinkat@plt+0x4ad40>
  44d8e4:	ldr	x8, [sp, #10360]
  44d8e8:	ldr	x9, [sp, #10360]
  44d8ec:	mov	x10, xzr
  44d8f0:	cmp	x10, x9
  44d8f4:	cset	w11, ge  // ge = tcont
  44d8f8:	mov	w12, #0x0                   	// #0
  44d8fc:	str	x8, [sp, #7832]
  44d900:	str	w12, [sp, #7828]
  44d904:	tbnz	w11, #0, 44d91c <readlinkat@plt+0x4a9ec>
  44d908:	ldur	w8, [x29, #-80]
  44d90c:	ldr	w9, [sp, #10368]
  44d910:	cmp	w8, w9
  44d914:	cset	w8, ne  // ne = any
  44d918:	str	w8, [sp, #7828]
  44d91c:	ldr	w8, [sp, #7828]
  44d920:	and	w8, w8, #0x1
  44d924:	ldr	x9, [sp, #7832]
  44d928:	subs	x10, x9, w8, sxtw
  44d92c:	cmp	x10, #0x0
  44d930:	cset	w8, ge  // ge = tcont
  44d934:	tbnz	w8, #0, 44dad8 <readlinkat@plt+0x4aba8>
  44d938:	ldr	x8, [sp, #10360]
  44d93c:	ldr	x9, [sp, #10360]
  44d940:	mov	x10, xzr
  44d944:	cmp	x10, x9
  44d948:	cset	w11, ge  // ge = tcont
  44d94c:	mov	w12, #0x0                   	// #0
  44d950:	str	x8, [sp, #7816]
  44d954:	str	w12, [sp, #7812]
  44d958:	tbnz	w11, #0, 44d970 <readlinkat@plt+0x4aa40>
  44d95c:	ldur	w8, [x29, #-80]
  44d960:	ldr	w9, [sp, #10368]
  44d964:	cmp	w8, w9
  44d968:	cset	w8, ne  // ne = any
  44d96c:	str	w8, [sp, #7812]
  44d970:	ldr	w8, [sp, #7812]
  44d974:	and	w8, w8, #0x1
  44d978:	ldr	x9, [sp, #7816]
  44d97c:	subs	x10, x9, w8, sxtw
  44d980:	ldr	x11, [sp, #10360]
  44d984:	ldr	x12, [sp, #10360]
  44d988:	mov	x13, xzr
  44d98c:	cmp	x13, x12
  44d990:	cset	w8, ge  // ge = tcont
  44d994:	mov	w14, #0x0                   	// #0
  44d998:	str	x10, [sp, #7800]
  44d99c:	str	x11, [sp, #7792]
  44d9a0:	str	w14, [sp, #7788]
  44d9a4:	tbnz	w8, #0, 44d9bc <readlinkat@plt+0x4aa8c>
  44d9a8:	ldur	w8, [x29, #-80]
  44d9ac:	ldr	w9, [sp, #10368]
  44d9b0:	cmp	w8, w9
  44d9b4:	cset	w8, ne  // ne = any
  44d9b8:	str	w8, [sp, #7788]
  44d9bc:	ldr	w8, [sp, #7788]
  44d9c0:	and	w8, w8, #0x1
  44d9c4:	ldr	x9, [sp, #7792]
  44d9c8:	subs	x10, x9, w8, sxtw
  44d9cc:	mov	x11, xzr
  44d9d0:	add	x10, x10, #0x0
  44d9d4:	mul	x10, x11, x10
  44d9d8:	subs	x10, x10, #0x1
  44d9dc:	cmp	x10, #0x0
  44d9e0:	cset	w8, ge  // ge = tcont
  44d9e4:	tbnz	w8, #0, 44da60 <readlinkat@plt+0x4ab30>
  44d9e8:	ldr	x8, [sp, #10360]
  44d9ec:	ldr	x9, [sp, #10360]
  44d9f0:	mov	x10, xzr
  44d9f4:	cmp	x10, x9
  44d9f8:	cset	w11, ge  // ge = tcont
  44d9fc:	mov	w12, #0x0                   	// #0
  44da00:	str	x8, [sp, #7776]
  44da04:	str	w12, [sp, #7772]
  44da08:	tbnz	w11, #0, 44da20 <readlinkat@plt+0x4aaf0>
  44da0c:	ldur	w8, [x29, #-80]
  44da10:	ldr	w9, [sp, #10368]
  44da14:	cmp	w8, w9
  44da18:	cset	w8, ne  // ne = any
  44da1c:	str	w8, [sp, #7772]
  44da20:	ldr	w8, [sp, #7772]
  44da24:	and	w8, w8, #0x1
  44da28:	ldr	x9, [sp, #7776]
  44da2c:	subs	x10, x9, w8, sxtw
  44da30:	mov	x11, xzr
  44da34:	add	x10, x10, #0x0
  44da38:	mul	x10, x11, x10
  44da3c:	add	x10, x10, #0x1
  44da40:	lsl	x10, x10, #62
  44da44:	subs	x10, x10, #0x1
  44da48:	mov	x11, #0x2                   	// #2
  44da4c:	mul	x10, x10, x11
  44da50:	add	x10, x10, #0x1
  44da54:	mvn	x10, x10
  44da58:	str	x10, [sp, #7760]
  44da5c:	b	44dabc <readlinkat@plt+0x4ab8c>
  44da60:	ldr	x8, [sp, #10360]
  44da64:	ldr	x9, [sp, #10360]
  44da68:	mov	x10, xzr
  44da6c:	cmp	x10, x9
  44da70:	cset	w11, ge  // ge = tcont
  44da74:	mov	w12, #0x0                   	// #0
  44da78:	str	x8, [sp, #7752]
  44da7c:	str	w12, [sp, #7748]
  44da80:	tbnz	w11, #0, 44da98 <readlinkat@plt+0x4ab68>
  44da84:	ldur	w8, [x29, #-80]
  44da88:	ldr	w9, [sp, #10368]
  44da8c:	cmp	w8, w9
  44da90:	cset	w8, ne  // ne = any
  44da94:	str	w8, [sp, #7748]
  44da98:	ldr	w8, [sp, #7748]
  44da9c:	and	w8, w8, #0x1
  44daa0:	ldr	x9, [sp, #7752]
  44daa4:	subs	x10, x9, w8, sxtw
  44daa8:	mov	x11, xzr
  44daac:	add	x10, x10, #0x0
  44dab0:	mul	x10, x11, x10
  44dab4:	add	x10, x10, #0x0
  44dab8:	str	x10, [sp, #7760]
  44dabc:	ldr	x8, [sp, #7760]
  44dac0:	mov	x9, #0x7                   	// #7
  44dac4:	sdiv	x8, x8, x9
  44dac8:	ldr	x9, [sp, #7800]
  44dacc:	cmp	x9, x8
  44dad0:	b.lt	44dd90 <readlinkat@plt+0x4ae60>  // b.tstop
  44dad4:	b	44dc70 <readlinkat@plt+0x4ad40>
  44dad8:	ldr	x8, [sp, #10360]
  44dadc:	ldr	x9, [sp, #10360]
  44dae0:	mov	x10, xzr
  44dae4:	cmp	x10, x9
  44dae8:	cset	w11, ge  // ge = tcont
  44daec:	mov	w12, #0x0                   	// #0
  44daf0:	str	x8, [sp, #7736]
  44daf4:	str	w12, [sp, #7732]
  44daf8:	tbnz	w11, #0, 44db10 <readlinkat@plt+0x4abe0>
  44dafc:	ldur	w8, [x29, #-80]
  44db00:	ldr	w9, [sp, #10368]
  44db04:	cmp	w8, w9
  44db08:	cset	w8, ne  // ne = any
  44db0c:	str	w8, [sp, #7732]
  44db10:	ldr	w8, [sp, #7732]
  44db14:	and	w8, w8, #0x1
  44db18:	ldr	x9, [sp, #7736]
  44db1c:	subs	x10, x9, w8, sxtw
  44db20:	mov	x11, xzr
  44db24:	add	x10, x10, #0x0
  44db28:	mul	x10, x11, x10
  44db2c:	subs	x10, x10, #0x1
  44db30:	cmp	x10, #0x0
  44db34:	cset	w8, ge  // ge = tcont
  44db38:	tbnz	w8, #0, 44dbb0 <readlinkat@plt+0x4ac80>
  44db3c:	ldr	x8, [sp, #10360]
  44db40:	ldr	x9, [sp, #10360]
  44db44:	mov	x10, xzr
  44db48:	cmp	x10, x9
  44db4c:	cset	w11, ge  // ge = tcont
  44db50:	mov	w12, #0x0                   	// #0
  44db54:	str	x8, [sp, #7720]
  44db58:	str	w12, [sp, #7716]
  44db5c:	tbnz	w11, #0, 44db74 <readlinkat@plt+0x4ac44>
  44db60:	ldur	w8, [x29, #-80]
  44db64:	ldr	w9, [sp, #10368]
  44db68:	cmp	w8, w9
  44db6c:	cset	w8, ne  // ne = any
  44db70:	str	w8, [sp, #7716]
  44db74:	ldr	w8, [sp, #7716]
  44db78:	and	w8, w8, #0x1
  44db7c:	ldr	x9, [sp, #7720]
  44db80:	subs	x10, x9, w8, sxtw
  44db84:	mov	x11, xzr
  44db88:	add	x10, x10, #0x0
  44db8c:	mul	x10, x11, x10
  44db90:	add	x10, x10, #0x1
  44db94:	lsl	x10, x10, #62
  44db98:	subs	x10, x10, #0x1
  44db9c:	mov	x11, #0x2                   	// #2
  44dba0:	mul	x10, x10, x11
  44dba4:	add	x10, x10, #0x1
  44dba8:	str	x10, [sp, #7704]
  44dbac:	b	44dc0c <readlinkat@plt+0x4acdc>
  44dbb0:	ldr	x8, [sp, #10360]
  44dbb4:	ldr	x9, [sp, #10360]
  44dbb8:	mov	x10, xzr
  44dbbc:	cmp	x10, x9
  44dbc0:	cset	w11, ge  // ge = tcont
  44dbc4:	mov	w12, #0x0                   	// #0
  44dbc8:	str	x8, [sp, #7696]
  44dbcc:	str	w12, [sp, #7692]
  44dbd0:	tbnz	w11, #0, 44dbe8 <readlinkat@plt+0x4acb8>
  44dbd4:	ldur	w8, [x29, #-80]
  44dbd8:	ldr	w9, [sp, #10368]
  44dbdc:	cmp	w8, w9
  44dbe0:	cset	w8, ne  // ne = any
  44dbe4:	str	w8, [sp, #7692]
  44dbe8:	ldr	w8, [sp, #7692]
  44dbec:	and	w8, w8, #0x1
  44dbf0:	ldr	x9, [sp, #7696]
  44dbf4:	subs	x10, x9, w8, sxtw
  44dbf8:	mov	x11, xzr
  44dbfc:	add	x10, x10, #0x0
  44dc00:	mul	x10, x11, x10
  44dc04:	subs	x10, x10, #0x1
  44dc08:	str	x10, [sp, #7704]
  44dc0c:	ldr	x8, [sp, #7704]
  44dc10:	mov	x9, #0x7                   	// #7
  44dc14:	sdiv	x8, x8, x9
  44dc18:	ldr	x9, [sp, #10360]
  44dc1c:	ldr	x10, [sp, #10360]
  44dc20:	mov	x11, xzr
  44dc24:	cmp	x11, x10
  44dc28:	cset	w12, ge  // ge = tcont
  44dc2c:	mov	w13, #0x0                   	// #0
  44dc30:	str	x8, [sp, #7680]
  44dc34:	str	x9, [sp, #7672]
  44dc38:	str	w13, [sp, #7668]
  44dc3c:	tbnz	w12, #0, 44dc54 <readlinkat@plt+0x4ad24>
  44dc40:	ldur	w8, [x29, #-80]
  44dc44:	ldr	w9, [sp, #10368]
  44dc48:	cmp	w8, w9
  44dc4c:	cset	w8, ne  // ne = any
  44dc50:	str	w8, [sp, #7668]
  44dc54:	ldr	w8, [sp, #7668]
  44dc58:	and	w8, w8, #0x1
  44dc5c:	ldr	x9, [sp, #7672]
  44dc60:	subs	x10, x9, w8, sxtw
  44dc64:	ldr	x11, [sp, #7680]
  44dc68:	cmp	x11, x10
  44dc6c:	b.lt	44dd90 <readlinkat@plt+0x4ae60>  // b.tstop
  44dc70:	ldr	x8, [sp, #10360]
  44dc74:	ldr	x9, [sp, #10360]
  44dc78:	mov	x10, xzr
  44dc7c:	cmp	x10, x9
  44dc80:	cset	w11, ge  // ge = tcont
  44dc84:	mov	w12, #0x0                   	// #0
  44dc88:	str	x8, [sp, #7656]
  44dc8c:	str	w12, [sp, #7652]
  44dc90:	tbnz	w11, #0, 44dca8 <readlinkat@plt+0x4ad78>
  44dc94:	ldur	w8, [x29, #-80]
  44dc98:	ldr	w9, [sp, #10368]
  44dc9c:	cmp	w8, w9
  44dca0:	cset	w8, ne  // ne = any
  44dca4:	str	w8, [sp, #7652]
  44dca8:	ldr	w8, [sp, #7652]
  44dcac:	and	w8, w8, #0x1
  44dcb0:	ldr	x9, [sp, #7656]
  44dcb4:	subs	x10, x9, w8, sxtw
  44dcb8:	mov	x11, #0x7                   	// #7
  44dcbc:	mul	x10, x10, x11
  44dcc0:	mov	x11, xzr
  44dcc4:	mul	x10, x11, x10
  44dcc8:	subs	x10, x10, #0x1
  44dccc:	cmp	x10, #0x0
  44dcd0:	cset	w8, ge  // ge = tcont
  44dcd4:	tbnz	w8, #0, 44dd34 <readlinkat@plt+0x4ae04>
  44dcd8:	ldr	x8, [sp, #10360]
  44dcdc:	ldr	x9, [sp, #10360]
  44dce0:	mov	x10, xzr
  44dce4:	cmp	x10, x9
  44dce8:	cset	w11, ge  // ge = tcont
  44dcec:	mov	w12, #0x0                   	// #0
  44dcf0:	str	x8, [sp, #7640]
  44dcf4:	str	w12, [sp, #7636]
  44dcf8:	tbnz	w11, #0, 44dd10 <readlinkat@plt+0x4ade0>
  44dcfc:	ldur	w8, [x29, #-80]
  44dd00:	ldr	w9, [sp, #10368]
  44dd04:	cmp	w8, w9
  44dd08:	cset	w8, ne  // ne = any
  44dd0c:	str	w8, [sp, #7636]
  44dd10:	ldr	w8, [sp, #7636]
  44dd14:	and	w8, w8, #0x1
  44dd18:	ldr	x9, [sp, #7640]
  44dd1c:	subs	x10, x9, w8, sxtw
  44dd20:	mov	x11, #0x7                   	// #7
  44dd24:	mul	x10, x10, x11
  44dd28:	mov	x11, #0xffffffffffffff80    	// #-128
  44dd2c:	cmp	x10, x11
  44dd30:	b.lt	44dd90 <readlinkat@plt+0x4ae60>  // b.tstop
  44dd34:	ldr	x8, [sp, #10360]
  44dd38:	ldr	x9, [sp, #10360]
  44dd3c:	mov	x10, xzr
  44dd40:	cmp	x10, x9
  44dd44:	cset	w11, ge  // ge = tcont
  44dd48:	mov	w12, #0x0                   	// #0
  44dd4c:	str	x8, [sp, #7624]
  44dd50:	str	w12, [sp, #7620]
  44dd54:	tbnz	w11, #0, 44dd6c <readlinkat@plt+0x4ae3c>
  44dd58:	ldur	w8, [x29, #-80]
  44dd5c:	ldr	w9, [sp, #10368]
  44dd60:	cmp	w8, w9
  44dd64:	cset	w8, ne  // ne = any
  44dd68:	str	w8, [sp, #7620]
  44dd6c:	ldr	w8, [sp, #7620]
  44dd70:	and	w8, w8, #0x1
  44dd74:	ldr	x9, [sp, #7624]
  44dd78:	subs	x10, x9, w8, sxtw
  44dd7c:	mov	x11, #0x7                   	// #7
  44dd80:	mul	x10, x10, x11
  44dd84:	mov	x11, #0x7f                  	// #127
  44dd88:	cmp	x11, x10
  44dd8c:	b.ge	44ddfc <readlinkat@plt+0x4aecc>  // b.tcont
  44dd90:	ldr	x8, [sp, #10360]
  44dd94:	ldr	x9, [sp, #10360]
  44dd98:	mov	x10, xzr
  44dd9c:	cmp	x10, x9
  44dda0:	cset	w11, ge  // ge = tcont
  44dda4:	mov	w12, #0x0                   	// #0
  44dda8:	str	x8, [sp, #7608]
  44ddac:	str	w12, [sp, #7604]
  44ddb0:	tbnz	w11, #0, 44ddc8 <readlinkat@plt+0x4ae98>
  44ddb4:	ldur	w8, [x29, #-80]
  44ddb8:	ldr	w9, [sp, #10368]
  44ddbc:	cmp	w8, w9
  44ddc0:	cset	w8, ne  // ne = any
  44ddc4:	str	w8, [sp, #7604]
  44ddc8:	ldr	w8, [sp, #7604]
  44ddcc:	and	w8, w8, #0x1
  44ddd0:	ldr	x9, [sp, #7608]
  44ddd4:	subs	x10, x9, w8, sxtw
  44ddd8:	mov	w8, #0x7                   	// #7
  44dddc:	mul	w8, w10, w8
  44dde0:	mov	w0, w8
  44dde4:	lsl	x11, x0, #56
  44dde8:	asr	x11, x11, #56
  44ddec:	str	x11, [sp, #10032]
  44ddf0:	ldr	w8, [sp, #9664]
  44ddf4:	tbz	w8, #0, 453640 <readlinkat@plt+0x50710>
  44ddf8:	b	458f38 <readlinkat@plt+0x56008>
  44ddfc:	ldr	x8, [sp, #10360]
  44de00:	ldr	x9, [sp, #10360]
  44de04:	mov	x10, xzr
  44de08:	cmp	x10, x9
  44de0c:	cset	w11, ge  // ge = tcont
  44de10:	mov	w12, #0x0                   	// #0
  44de14:	str	x8, [sp, #7592]
  44de18:	str	w12, [sp, #7588]
  44de1c:	tbnz	w11, #0, 44de34 <readlinkat@plt+0x4af04>
  44de20:	ldur	w8, [x29, #-80]
  44de24:	ldr	w9, [sp, #10368]
  44de28:	cmp	w8, w9
  44de2c:	cset	w8, ne  // ne = any
  44de30:	str	w8, [sp, #7588]
  44de34:	ldr	w8, [sp, #7588]
  44de38:	and	w8, w8, #0x1
  44de3c:	ldr	x9, [sp, #7592]
  44de40:	subs	x10, x9, w8, sxtw
  44de44:	mov	w8, #0x7                   	// #7
  44de48:	mul	w8, w10, w8
  44de4c:	mov	w0, w8
  44de50:	lsl	x11, x0, #56
  44de54:	asr	x11, x11, #56
  44de58:	str	x11, [sp, #10032]
  44de5c:	ldr	w8, [sp, #9668]
  44de60:	tbz	w8, #0, 453640 <readlinkat@plt+0x50710>
  44de64:	b	458f38 <readlinkat@plt+0x56008>
  44de68:	ldr	w8, [sp, #9668]
  44de6c:	tbnz	w8, #0, 44de74 <readlinkat@plt+0x4af44>
  44de70:	b	44f520 <readlinkat@plt+0x4c5f0>
  44de74:	ldr	w8, [sp, #9668]
  44de78:	tbnz	w8, #0, 44de80 <readlinkat@plt+0x4af50>
  44de7c:	b	44ea3c <readlinkat@plt+0x4bb0c>
  44de80:	ldr	x8, [sp, #10360]
  44de84:	ldr	x9, [sp, #10360]
  44de88:	mov	x10, xzr
  44de8c:	cmp	x10, x9
  44de90:	cset	w11, ge  // ge = tcont
  44de94:	mov	w12, #0x0                   	// #0
  44de98:	str	x8, [sp, #7576]
  44de9c:	str	w12, [sp, #7572]
  44dea0:	tbnz	w11, #0, 44deb8 <readlinkat@plt+0x4af88>
  44dea4:	ldur	w8, [x29, #-80]
  44dea8:	ldr	w9, [sp, #10368]
  44deac:	cmp	w8, w9
  44deb0:	cset	w8, ne  // ne = any
  44deb4:	str	w8, [sp, #7572]
  44deb8:	ldr	w8, [sp, #7572]
  44debc:	and	w8, w8, #0x1
  44dec0:	ldr	x9, [sp, #7576]
  44dec4:	subs	x10, x9, w8, sxtw
  44dec8:	lsl	w8, w10, #16
  44decc:	asr	w8, w8, #16
  44ded0:	mov	w10, wzr
  44ded4:	add	w8, w8, #0x0
  44ded8:	mul	w8, w10, w8
  44dedc:	subs	w8, w8, #0x1
  44dee0:	cmp	w8, #0x0
  44dee4:	cset	w8, ge  // ge = tcont
  44dee8:	tbnz	w8, #0, 44df6c <readlinkat@plt+0x4b03c>
  44deec:	ldr	x8, [sp, #10360]
  44def0:	ldr	x9, [sp, #10360]
  44def4:	mov	x10, xzr
  44def8:	cmp	x10, x9
  44defc:	cset	w11, ge  // ge = tcont
  44df00:	mov	w12, #0x0                   	// #0
  44df04:	str	x8, [sp, #7560]
  44df08:	str	w12, [sp, #7556]
  44df0c:	tbnz	w11, #0, 44df24 <readlinkat@plt+0x4aff4>
  44df10:	ldur	w8, [x29, #-80]
  44df14:	ldr	w9, [sp, #10368]
  44df18:	cmp	w8, w9
  44df1c:	cset	w8, ne  // ne = any
  44df20:	str	w8, [sp, #7556]
  44df24:	ldr	w8, [sp, #7556]
  44df28:	and	w8, w8, #0x1
  44df2c:	ldr	x9, [sp, #7560]
  44df30:	subs	x10, x9, w8, sxtw
  44df34:	lsl	w8, w10, #16
  44df38:	asr	w8, w8, #16
  44df3c:	mov	w10, wzr
  44df40:	add	w8, w8, #0x0
  44df44:	mul	w8, w10, w8
  44df48:	add	w8, w8, #0x1
  44df4c:	lsl	w8, w8, #30
  44df50:	subs	w8, w8, #0x1
  44df54:	mov	w10, #0x2                   	// #2
  44df58:	mul	w8, w8, w10
  44df5c:	add	w8, w8, #0x1
  44df60:	mvn	w8, w8
  44df64:	str	w8, [sp, #7552]
  44df68:	b	44dfd0 <readlinkat@plt+0x4b0a0>
  44df6c:	ldr	x8, [sp, #10360]
  44df70:	ldr	x9, [sp, #10360]
  44df74:	mov	x10, xzr
  44df78:	cmp	x10, x9
  44df7c:	cset	w11, ge  // ge = tcont
  44df80:	mov	w12, #0x0                   	// #0
  44df84:	str	x8, [sp, #7544]
  44df88:	str	w12, [sp, #7540]
  44df8c:	tbnz	w11, #0, 44dfa4 <readlinkat@plt+0x4b074>
  44df90:	ldur	w8, [x29, #-80]
  44df94:	ldr	w9, [sp, #10368]
  44df98:	cmp	w8, w9
  44df9c:	cset	w8, ne  // ne = any
  44dfa0:	str	w8, [sp, #7540]
  44dfa4:	ldr	w8, [sp, #7540]
  44dfa8:	and	w8, w8, #0x1
  44dfac:	ldr	x9, [sp, #7544]
  44dfb0:	subs	x10, x9, w8, sxtw
  44dfb4:	lsl	w8, w10, #16
  44dfb8:	asr	w8, w8, #16
  44dfbc:	mov	w10, wzr
  44dfc0:	add	w8, w8, #0x0
  44dfc4:	mul	w8, w10, w8
  44dfc8:	add	w8, w8, #0x0
  44dfcc:	str	w8, [sp, #7552]
  44dfd0:	ldr	w8, [sp, #7552]
  44dfd4:	cbnz	w8, 44e034 <readlinkat@plt+0x4b104>
  44dfd8:	ldr	x8, [sp, #10360]
  44dfdc:	ldr	x9, [sp, #10360]
  44dfe0:	mov	x10, xzr
  44dfe4:	cmp	x10, x9
  44dfe8:	cset	w11, ge  // ge = tcont
  44dfec:	mov	w12, #0x0                   	// #0
  44dff0:	str	x8, [sp, #7528]
  44dff4:	str	w12, [sp, #7524]
  44dff8:	tbnz	w11, #0, 44e010 <readlinkat@plt+0x4b0e0>
  44dffc:	ldur	w8, [x29, #-80]
  44e000:	ldr	w9, [sp, #10368]
  44e004:	cmp	w8, w9
  44e008:	cset	w8, ne  // ne = any
  44e00c:	str	w8, [sp, #7524]
  44e010:	ldr	w8, [sp, #7524]
  44e014:	and	w8, w8, #0x1
  44e018:	ldr	x9, [sp, #7528]
  44e01c:	subs	x10, x9, w8, sxtw
  44e020:	lsl	w8, w10, #16
  44e024:	asr	w8, w8, #16
  44e028:	cmp	w8, #0x0
  44e02c:	cset	w8, lt  // lt = tstop
  44e030:	tbnz	w8, #0, 44e954 <readlinkat@plt+0x4ba24>
  44e034:	ldr	w8, [sp, #9668]
  44e038:	tbnz	w8, #0, 44e040 <readlinkat@plt+0x4b110>
  44e03c:	b	44e430 <readlinkat@plt+0x4b500>
  44e040:	ldr	x8, [sp, #10360]
  44e044:	ldr	x9, [sp, #10360]
  44e048:	mov	x10, xzr
  44e04c:	cmp	x10, x9
  44e050:	cset	w11, ge  // ge = tcont
  44e054:	mov	w12, #0x0                   	// #0
  44e058:	str	x8, [sp, #7512]
  44e05c:	str	w12, [sp, #7508]
  44e060:	tbnz	w11, #0, 44e078 <readlinkat@plt+0x4b148>
  44e064:	ldur	w8, [x29, #-80]
  44e068:	ldr	w9, [sp, #10368]
  44e06c:	cmp	w8, w9
  44e070:	cset	w8, ne  // ne = any
  44e074:	str	w8, [sp, #7508]
  44e078:	ldr	w8, [sp, #7508]
  44e07c:	and	w8, w8, #0x1
  44e080:	ldr	x9, [sp, #7512]
  44e084:	subs	x10, x9, w8, sxtw
  44e088:	lsl	w8, w10, #16
  44e08c:	asr	w8, w8, #16
  44e090:	cmp	w8, #0x0
  44e094:	cset	w8, ge  // ge = tcont
  44e098:	tbnz	w8, #0, 44e258 <readlinkat@plt+0x4b328>
  44e09c:	ldr	x8, [sp, #10360]
  44e0a0:	ldr	x9, [sp, #10360]
  44e0a4:	mov	x10, xzr
  44e0a8:	cmp	x10, x9
  44e0ac:	cset	w11, ge  // ge = tcont
  44e0b0:	mov	w12, #0x0                   	// #0
  44e0b4:	str	x8, [sp, #7496]
  44e0b8:	str	w12, [sp, #7492]
  44e0bc:	tbnz	w11, #0, 44e0d4 <readlinkat@plt+0x4b1a4>
  44e0c0:	ldur	w8, [x29, #-80]
  44e0c4:	ldr	w9, [sp, #10368]
  44e0c8:	cmp	w8, w9
  44e0cc:	cset	w8, ne  // ne = any
  44e0d0:	str	w8, [sp, #7492]
  44e0d4:	ldr	w8, [sp, #7492]
  44e0d8:	and	w8, w8, #0x1
  44e0dc:	ldr	x9, [sp, #7496]
  44e0e0:	subs	x10, x9, w8, sxtw
  44e0e4:	lsl	w8, w10, #16
  44e0e8:	asr	w8, w8, #16
  44e0ec:	ldr	x11, [sp, #10360]
  44e0f0:	ldr	x12, [sp, #10360]
  44e0f4:	mov	x13, xzr
  44e0f8:	cmp	x13, x12
  44e0fc:	cset	w10, ge  // ge = tcont
  44e100:	mov	w14, #0x0                   	// #0
  44e104:	str	w8, [sp, #7488]
  44e108:	str	x11, [sp, #7480]
  44e10c:	str	w14, [sp, #7476]
  44e110:	tbnz	w10, #0, 44e128 <readlinkat@plt+0x4b1f8>
  44e114:	ldur	w8, [x29, #-80]
  44e118:	ldr	w9, [sp, #10368]
  44e11c:	cmp	w8, w9
  44e120:	cset	w8, ne  // ne = any
  44e124:	str	w8, [sp, #7476]
  44e128:	ldr	w8, [sp, #7476]
  44e12c:	and	w8, w8, #0x1
  44e130:	ldr	x9, [sp, #7480]
  44e134:	subs	x10, x9, w8, sxtw
  44e138:	lsl	w8, w10, #16
  44e13c:	asr	w8, w8, #16
  44e140:	mov	w10, wzr
  44e144:	add	w8, w8, #0x0
  44e148:	mul	w8, w10, w8
  44e14c:	subs	w8, w8, #0x1
  44e150:	cmp	w8, #0x0
  44e154:	cset	w8, ge  // ge = tcont
  44e158:	tbnz	w8, #0, 44e1d8 <readlinkat@plt+0x4b2a8>
  44e15c:	ldr	x8, [sp, #10360]
  44e160:	ldr	x9, [sp, #10360]
  44e164:	mov	x10, xzr
  44e168:	cmp	x10, x9
  44e16c:	cset	w11, ge  // ge = tcont
  44e170:	mov	w12, #0x0                   	// #0
  44e174:	str	x8, [sp, #7464]
  44e178:	str	w12, [sp, #7460]
  44e17c:	tbnz	w11, #0, 44e194 <readlinkat@plt+0x4b264>
  44e180:	ldur	w8, [x29, #-80]
  44e184:	ldr	w9, [sp, #10368]
  44e188:	cmp	w8, w9
  44e18c:	cset	w8, ne  // ne = any
  44e190:	str	w8, [sp, #7460]
  44e194:	ldr	w8, [sp, #7460]
  44e198:	and	w8, w8, #0x1
  44e19c:	ldr	x9, [sp, #7464]
  44e1a0:	subs	x10, x9, w8, sxtw
  44e1a4:	lsl	w8, w10, #16
  44e1a8:	asr	w8, w8, #16
  44e1ac:	mov	w10, wzr
  44e1b0:	add	w8, w8, #0x0
  44e1b4:	mul	w8, w10, w8
  44e1b8:	add	w8, w8, #0x1
  44e1bc:	lsl	w8, w8, #30
  44e1c0:	subs	w8, w8, #0x1
  44e1c4:	mov	w10, #0x2                   	// #2
  44e1c8:	mul	w8, w8, w10
  44e1cc:	add	w8, w8, #0x1
  44e1d0:	str	w8, [sp, #7456]
  44e1d4:	b	44e23c <readlinkat@plt+0x4b30c>
  44e1d8:	ldr	x8, [sp, #10360]
  44e1dc:	ldr	x9, [sp, #10360]
  44e1e0:	mov	x10, xzr
  44e1e4:	cmp	x10, x9
  44e1e8:	cset	w11, ge  // ge = tcont
  44e1ec:	mov	w12, #0x0                   	// #0
  44e1f0:	str	x8, [sp, #7448]
  44e1f4:	str	w12, [sp, #7444]
  44e1f8:	tbnz	w11, #0, 44e210 <readlinkat@plt+0x4b2e0>
  44e1fc:	ldur	w8, [x29, #-80]
  44e200:	ldr	w9, [sp, #10368]
  44e204:	cmp	w8, w9
  44e208:	cset	w8, ne  // ne = any
  44e20c:	str	w8, [sp, #7444]
  44e210:	ldr	w8, [sp, #7444]
  44e214:	and	w8, w8, #0x1
  44e218:	ldr	x9, [sp, #7448]
  44e21c:	subs	x10, x9, w8, sxtw
  44e220:	lsl	w8, w10, #16
  44e224:	asr	w8, w8, #16
  44e228:	mov	w10, wzr
  44e22c:	add	w8, w8, #0x0
  44e230:	mul	w8, w10, w8
  44e234:	subs	w8, w8, #0x1
  44e238:	str	w8, [sp, #7456]
  44e23c:	ldr	w8, [sp, #7456]
  44e240:	mov	w9, #0x7                   	// #7
  44e244:	sdiv	w8, w8, w9
  44e248:	ldr	w9, [sp, #7488]
  44e24c:	cmp	w9, w8
  44e250:	b.lt	44e954 <readlinkat@plt+0x4ba24>  // b.tstop
  44e254:	b	44e81c <readlinkat@plt+0x4b8ec>
  44e258:	ldr	w8, [sp, #9668]
  44e25c:	tbnz	w8, #0, 44e264 <readlinkat@plt+0x4b334>
  44e260:	b	44e270 <readlinkat@plt+0x4b340>
  44e264:	ldr	w8, [sp, #9668]
  44e268:	tbnz	w8, #0, 44e954 <readlinkat@plt+0x4ba24>
  44e26c:	b	44e81c <readlinkat@plt+0x4b8ec>
  44e270:	ldr	x8, [sp, #10360]
  44e274:	ldr	x9, [sp, #10360]
  44e278:	mov	x10, xzr
  44e27c:	cmp	x10, x9
  44e280:	cset	w11, ge  // ge = tcont
  44e284:	mov	w12, #0x0                   	// #0
  44e288:	str	x8, [sp, #7432]
  44e28c:	str	w12, [sp, #7428]
  44e290:	tbnz	w11, #0, 44e2a8 <readlinkat@plt+0x4b378>
  44e294:	ldur	w8, [x29, #-80]
  44e298:	ldr	w9, [sp, #10368]
  44e29c:	cmp	w8, w9
  44e2a0:	cset	w8, ne  // ne = any
  44e2a4:	str	w8, [sp, #7428]
  44e2a8:	ldr	w8, [sp, #7428]
  44e2ac:	and	w8, w8, #0x1
  44e2b0:	ldr	x9, [sp, #7432]
  44e2b4:	subs	x10, x9, w8, sxtw
  44e2b8:	lsl	w8, w10, #16
  44e2bc:	asr	w8, w8, #16
  44e2c0:	mov	w10, wzr
  44e2c4:	add	w8, w8, #0x0
  44e2c8:	mul	w8, w10, w8
  44e2cc:	subs	w8, w8, #0x1
  44e2d0:	cmp	w8, #0x0
  44e2d4:	cset	w8, ge  // ge = tcont
  44e2d8:	tbnz	w8, #0, 44e35c <readlinkat@plt+0x4b42c>
  44e2dc:	ldr	x8, [sp, #10360]
  44e2e0:	ldr	x9, [sp, #10360]
  44e2e4:	mov	x10, xzr
  44e2e8:	cmp	x10, x9
  44e2ec:	cset	w11, ge  // ge = tcont
  44e2f0:	mov	w12, #0x0                   	// #0
  44e2f4:	str	x8, [sp, #7416]
  44e2f8:	str	w12, [sp, #7412]
  44e2fc:	tbnz	w11, #0, 44e314 <readlinkat@plt+0x4b3e4>
  44e300:	ldur	w8, [x29, #-80]
  44e304:	ldr	w9, [sp, #10368]
  44e308:	cmp	w8, w9
  44e30c:	cset	w8, ne  // ne = any
  44e310:	str	w8, [sp, #7412]
  44e314:	ldr	w8, [sp, #7412]
  44e318:	and	w8, w8, #0x1
  44e31c:	ldr	x9, [sp, #7416]
  44e320:	subs	x10, x9, w8, sxtw
  44e324:	lsl	w8, w10, #16
  44e328:	asr	w8, w8, #16
  44e32c:	mov	w10, wzr
  44e330:	add	w8, w8, #0x0
  44e334:	mul	w8, w10, w8
  44e338:	add	w8, w8, #0x1
  44e33c:	lsl	w8, w8, #30
  44e340:	subs	w8, w8, #0x1
  44e344:	mov	w10, #0x2                   	// #2
  44e348:	mul	w8, w8, w10
  44e34c:	add	w8, w8, #0x1
  44e350:	mvn	w8, w8
  44e354:	str	w8, [sp, #7408]
  44e358:	b	44e3c0 <readlinkat@plt+0x4b490>
  44e35c:	ldr	x8, [sp, #10360]
  44e360:	ldr	x9, [sp, #10360]
  44e364:	mov	x10, xzr
  44e368:	cmp	x10, x9
  44e36c:	cset	w11, ge  // ge = tcont
  44e370:	mov	w12, #0x0                   	// #0
  44e374:	str	x8, [sp, #7400]
  44e378:	str	w12, [sp, #7396]
  44e37c:	tbnz	w11, #0, 44e394 <readlinkat@plt+0x4b464>
  44e380:	ldur	w8, [x29, #-80]
  44e384:	ldr	w9, [sp, #10368]
  44e388:	cmp	w8, w9
  44e38c:	cset	w8, ne  // ne = any
  44e390:	str	w8, [sp, #7396]
  44e394:	ldr	w8, [sp, #7396]
  44e398:	and	w8, w8, #0x1
  44e39c:	ldr	x9, [sp, #7400]
  44e3a0:	subs	x10, x9, w8, sxtw
  44e3a4:	lsl	w8, w10, #16
  44e3a8:	asr	w8, w8, #16
  44e3ac:	mov	w10, wzr
  44e3b0:	add	w8, w8, #0x0
  44e3b4:	mul	w8, w10, w8
  44e3b8:	add	w8, w8, #0x0
  44e3bc:	str	w8, [sp, #7408]
  44e3c0:	ldr	w8, [sp, #7408]
  44e3c4:	mov	w9, #0x7                   	// #7
  44e3c8:	sdiv	w8, w8, w9
  44e3cc:	ldr	x10, [sp, #10360]
  44e3d0:	ldr	x11, [sp, #10360]
  44e3d4:	mov	x12, xzr
  44e3d8:	cmp	x12, x11
  44e3dc:	cset	w9, ge  // ge = tcont
  44e3e0:	mov	w13, #0x0                   	// #0
  44e3e4:	str	w8, [sp, #7392]
  44e3e8:	str	x10, [sp, #7384]
  44e3ec:	str	w13, [sp, #7380]
  44e3f0:	tbnz	w9, #0, 44e408 <readlinkat@plt+0x4b4d8>
  44e3f4:	ldur	w8, [x29, #-80]
  44e3f8:	ldr	w9, [sp, #10368]
  44e3fc:	cmp	w8, w9
  44e400:	cset	w8, ne  // ne = any
  44e404:	str	w8, [sp, #7380]
  44e408:	ldr	w8, [sp, #7380]
  44e40c:	and	w8, w8, #0x1
  44e410:	ldr	x9, [sp, #7384]
  44e414:	subs	x10, x9, w8, sxtw
  44e418:	lsl	w8, w10, #16
  44e41c:	asr	w8, w8, #16
  44e420:	ldr	w10, [sp, #7392]
  44e424:	cmp	w10, w8
  44e428:	b.lt	44e954 <readlinkat@plt+0x4ba24>  // b.tstop
  44e42c:	b	44e81c <readlinkat@plt+0x4b8ec>
  44e430:	ldr	w8, [sp, #9668]
  44e434:	tbnz	w8, #0, 44e43c <readlinkat@plt+0x4b50c>
  44e438:	b	44e448 <readlinkat@plt+0x4b518>
  44e43c:	ldr	w8, [sp, #9668]
  44e440:	tbnz	w8, #0, 44e954 <readlinkat@plt+0x4ba24>
  44e444:	b	44e81c <readlinkat@plt+0x4b8ec>
  44e448:	ldr	x8, [sp, #10360]
  44e44c:	ldr	x9, [sp, #10360]
  44e450:	mov	x10, xzr
  44e454:	cmp	x10, x9
  44e458:	cset	w11, ge  // ge = tcont
  44e45c:	mov	w12, #0x0                   	// #0
  44e460:	str	x8, [sp, #7368]
  44e464:	str	w12, [sp, #7364]
  44e468:	tbnz	w11, #0, 44e480 <readlinkat@plt+0x4b550>
  44e46c:	ldur	w8, [x29, #-80]
  44e470:	ldr	w9, [sp, #10368]
  44e474:	cmp	w8, w9
  44e478:	cset	w8, ne  // ne = any
  44e47c:	str	w8, [sp, #7364]
  44e480:	ldr	w8, [sp, #7364]
  44e484:	and	w8, w8, #0x1
  44e488:	ldr	x9, [sp, #7368]
  44e48c:	subs	x10, x9, w8, sxtw
  44e490:	lsl	w8, w10, #16
  44e494:	asr	w8, w8, #16
  44e498:	cmp	w8, #0x0
  44e49c:	cset	w8, ge  // ge = tcont
  44e4a0:	tbnz	w8, #0, 44e664 <readlinkat@plt+0x4b734>
  44e4a4:	ldr	x8, [sp, #10360]
  44e4a8:	ldr	x9, [sp, #10360]
  44e4ac:	mov	x10, xzr
  44e4b0:	cmp	x10, x9
  44e4b4:	cset	w11, ge  // ge = tcont
  44e4b8:	mov	w12, #0x0                   	// #0
  44e4bc:	str	x8, [sp, #7352]
  44e4c0:	str	w12, [sp, #7348]
  44e4c4:	tbnz	w11, #0, 44e4dc <readlinkat@plt+0x4b5ac>
  44e4c8:	ldur	w8, [x29, #-80]
  44e4cc:	ldr	w9, [sp, #10368]
  44e4d0:	cmp	w8, w9
  44e4d4:	cset	w8, ne  // ne = any
  44e4d8:	str	w8, [sp, #7348]
  44e4dc:	ldr	w8, [sp, #7348]
  44e4e0:	and	w8, w8, #0x1
  44e4e4:	ldr	x9, [sp, #7352]
  44e4e8:	subs	x10, x9, w8, sxtw
  44e4ec:	lsl	w8, w10, #16
  44e4f0:	asr	w8, w8, #16
  44e4f4:	ldr	x11, [sp, #10360]
  44e4f8:	ldr	x12, [sp, #10360]
  44e4fc:	mov	x13, xzr
  44e500:	cmp	x13, x12
  44e504:	cset	w10, ge  // ge = tcont
  44e508:	mov	w14, #0x0                   	// #0
  44e50c:	str	w8, [sp, #7344]
  44e510:	str	x11, [sp, #7336]
  44e514:	str	w14, [sp, #7332]
  44e518:	tbnz	w10, #0, 44e530 <readlinkat@plt+0x4b600>
  44e51c:	ldur	w8, [x29, #-80]
  44e520:	ldr	w9, [sp, #10368]
  44e524:	cmp	w8, w9
  44e528:	cset	w8, ne  // ne = any
  44e52c:	str	w8, [sp, #7332]
  44e530:	ldr	w8, [sp, #7332]
  44e534:	and	w8, w8, #0x1
  44e538:	ldr	x9, [sp, #7336]
  44e53c:	subs	x10, x9, w8, sxtw
  44e540:	lsl	w8, w10, #16
  44e544:	asr	w8, w8, #16
  44e548:	mov	w10, wzr
  44e54c:	add	w8, w8, #0x0
  44e550:	mul	w8, w10, w8
  44e554:	subs	w8, w8, #0x1
  44e558:	cmp	w8, #0x0
  44e55c:	cset	w8, ge  // ge = tcont
  44e560:	tbnz	w8, #0, 44e5e4 <readlinkat@plt+0x4b6b4>
  44e564:	ldr	x8, [sp, #10360]
  44e568:	ldr	x9, [sp, #10360]
  44e56c:	mov	x10, xzr
  44e570:	cmp	x10, x9
  44e574:	cset	w11, ge  // ge = tcont
  44e578:	mov	w12, #0x0                   	// #0
  44e57c:	str	x8, [sp, #7320]
  44e580:	str	w12, [sp, #7316]
  44e584:	tbnz	w11, #0, 44e59c <readlinkat@plt+0x4b66c>
  44e588:	ldur	w8, [x29, #-80]
  44e58c:	ldr	w9, [sp, #10368]
  44e590:	cmp	w8, w9
  44e594:	cset	w8, ne  // ne = any
  44e598:	str	w8, [sp, #7316]
  44e59c:	ldr	w8, [sp, #7316]
  44e5a0:	and	w8, w8, #0x1
  44e5a4:	ldr	x9, [sp, #7320]
  44e5a8:	subs	x10, x9, w8, sxtw
  44e5ac:	lsl	w8, w10, #16
  44e5b0:	asr	w8, w8, #16
  44e5b4:	mov	w10, wzr
  44e5b8:	add	w8, w8, #0x0
  44e5bc:	mul	w8, w10, w8
  44e5c0:	add	w8, w8, #0x1
  44e5c4:	lsl	w8, w8, #30
  44e5c8:	subs	w8, w8, #0x1
  44e5cc:	mov	w10, #0x2                   	// #2
  44e5d0:	mul	w8, w8, w10
  44e5d4:	add	w8, w8, #0x1
  44e5d8:	mvn	w8, w8
  44e5dc:	str	w8, [sp, #7312]
  44e5e0:	b	44e648 <readlinkat@plt+0x4b718>
  44e5e4:	ldr	x8, [sp, #10360]
  44e5e8:	ldr	x9, [sp, #10360]
  44e5ec:	mov	x10, xzr
  44e5f0:	cmp	x10, x9
  44e5f4:	cset	w11, ge  // ge = tcont
  44e5f8:	mov	w12, #0x0                   	// #0
  44e5fc:	str	x8, [sp, #7304]
  44e600:	str	w12, [sp, #7300]
  44e604:	tbnz	w11, #0, 44e61c <readlinkat@plt+0x4b6ec>
  44e608:	ldur	w8, [x29, #-80]
  44e60c:	ldr	w9, [sp, #10368]
  44e610:	cmp	w8, w9
  44e614:	cset	w8, ne  // ne = any
  44e618:	str	w8, [sp, #7300]
  44e61c:	ldr	w8, [sp, #7300]
  44e620:	and	w8, w8, #0x1
  44e624:	ldr	x9, [sp, #7304]
  44e628:	subs	x10, x9, w8, sxtw
  44e62c:	lsl	w8, w10, #16
  44e630:	asr	w8, w8, #16
  44e634:	mov	w10, wzr
  44e638:	add	w8, w8, #0x0
  44e63c:	mul	w8, w10, w8
  44e640:	add	w8, w8, #0x0
  44e644:	str	w8, [sp, #7312]
  44e648:	ldr	w8, [sp, #7312]
  44e64c:	mov	w9, #0x7                   	// #7
  44e650:	sdiv	w8, w8, w9
  44e654:	ldr	w9, [sp, #7344]
  44e658:	cmp	w9, w8
  44e65c:	b.lt	44e954 <readlinkat@plt+0x4ba24>  // b.tstop
  44e660:	b	44e81c <readlinkat@plt+0x4b8ec>
  44e664:	ldr	x8, [sp, #10360]
  44e668:	ldr	x9, [sp, #10360]
  44e66c:	mov	x10, xzr
  44e670:	cmp	x10, x9
  44e674:	cset	w11, ge  // ge = tcont
  44e678:	mov	w12, #0x0                   	// #0
  44e67c:	str	x8, [sp, #7288]
  44e680:	str	w12, [sp, #7284]
  44e684:	tbnz	w11, #0, 44e69c <readlinkat@plt+0x4b76c>
  44e688:	ldur	w8, [x29, #-80]
  44e68c:	ldr	w9, [sp, #10368]
  44e690:	cmp	w8, w9
  44e694:	cset	w8, ne  // ne = any
  44e698:	str	w8, [sp, #7284]
  44e69c:	ldr	w8, [sp, #7284]
  44e6a0:	and	w8, w8, #0x1
  44e6a4:	ldr	x9, [sp, #7288]
  44e6a8:	subs	x10, x9, w8, sxtw
  44e6ac:	lsl	w8, w10, #16
  44e6b0:	asr	w8, w8, #16
  44e6b4:	mov	w10, wzr
  44e6b8:	add	w8, w8, #0x0
  44e6bc:	mul	w8, w10, w8
  44e6c0:	subs	w8, w8, #0x1
  44e6c4:	cmp	w8, #0x0
  44e6c8:	cset	w8, ge  // ge = tcont
  44e6cc:	tbnz	w8, #0, 44e74c <readlinkat@plt+0x4b81c>
  44e6d0:	ldr	x8, [sp, #10360]
  44e6d4:	ldr	x9, [sp, #10360]
  44e6d8:	mov	x10, xzr
  44e6dc:	cmp	x10, x9
  44e6e0:	cset	w11, ge  // ge = tcont
  44e6e4:	mov	w12, #0x0                   	// #0
  44e6e8:	str	x8, [sp, #7272]
  44e6ec:	str	w12, [sp, #7268]
  44e6f0:	tbnz	w11, #0, 44e708 <readlinkat@plt+0x4b7d8>
  44e6f4:	ldur	w8, [x29, #-80]
  44e6f8:	ldr	w9, [sp, #10368]
  44e6fc:	cmp	w8, w9
  44e700:	cset	w8, ne  // ne = any
  44e704:	str	w8, [sp, #7268]
  44e708:	ldr	w8, [sp, #7268]
  44e70c:	and	w8, w8, #0x1
  44e710:	ldr	x9, [sp, #7272]
  44e714:	subs	x10, x9, w8, sxtw
  44e718:	lsl	w8, w10, #16
  44e71c:	asr	w8, w8, #16
  44e720:	mov	w10, wzr
  44e724:	add	w8, w8, #0x0
  44e728:	mul	w8, w10, w8
  44e72c:	add	w8, w8, #0x1
  44e730:	lsl	w8, w8, #30
  44e734:	subs	w8, w8, #0x1
  44e738:	mov	w10, #0x2                   	// #2
  44e73c:	mul	w8, w8, w10
  44e740:	add	w8, w8, #0x1
  44e744:	str	w8, [sp, #7264]
  44e748:	b	44e7b0 <readlinkat@plt+0x4b880>
  44e74c:	ldr	x8, [sp, #10360]
  44e750:	ldr	x9, [sp, #10360]
  44e754:	mov	x10, xzr
  44e758:	cmp	x10, x9
  44e75c:	cset	w11, ge  // ge = tcont
  44e760:	mov	w12, #0x0                   	// #0
  44e764:	str	x8, [sp, #7256]
  44e768:	str	w12, [sp, #7252]
  44e76c:	tbnz	w11, #0, 44e784 <readlinkat@plt+0x4b854>
  44e770:	ldur	w8, [x29, #-80]
  44e774:	ldr	w9, [sp, #10368]
  44e778:	cmp	w8, w9
  44e77c:	cset	w8, ne  // ne = any
  44e780:	str	w8, [sp, #7252]
  44e784:	ldr	w8, [sp, #7252]
  44e788:	and	w8, w8, #0x1
  44e78c:	ldr	x9, [sp, #7256]
  44e790:	subs	x10, x9, w8, sxtw
  44e794:	lsl	w8, w10, #16
  44e798:	asr	w8, w8, #16
  44e79c:	mov	w10, wzr
  44e7a0:	add	w8, w8, #0x0
  44e7a4:	mul	w8, w10, w8
  44e7a8:	subs	w8, w8, #0x1
  44e7ac:	str	w8, [sp, #7264]
  44e7b0:	ldr	w8, [sp, #7264]
  44e7b4:	mov	w9, #0x7                   	// #7
  44e7b8:	sdiv	w8, w8, w9
  44e7bc:	ldr	x10, [sp, #10360]
  44e7c0:	ldr	x11, [sp, #10360]
  44e7c4:	mov	x12, xzr
  44e7c8:	cmp	x12, x11
  44e7cc:	cset	w9, ge  // ge = tcont
  44e7d0:	mov	w13, #0x0                   	// #0
  44e7d4:	str	w8, [sp, #7248]
  44e7d8:	str	x10, [sp, #7240]
  44e7dc:	str	w13, [sp, #7236]
  44e7e0:	tbnz	w9, #0, 44e7f8 <readlinkat@plt+0x4b8c8>
  44e7e4:	ldur	w8, [x29, #-80]
  44e7e8:	ldr	w9, [sp, #10368]
  44e7ec:	cmp	w8, w9
  44e7f0:	cset	w8, ne  // ne = any
  44e7f4:	str	w8, [sp, #7236]
  44e7f8:	ldr	w8, [sp, #7236]
  44e7fc:	and	w8, w8, #0x1
  44e800:	ldr	x9, [sp, #7240]
  44e804:	subs	x10, x9, w8, sxtw
  44e808:	lsl	w8, w10, #16
  44e80c:	asr	w8, w8, #16
  44e810:	ldr	w10, [sp, #7248]
  44e814:	cmp	w10, w8
  44e818:	b.lt	44e954 <readlinkat@plt+0x4ba24>  // b.tstop
  44e81c:	ldr	x8, [sp, #10360]
  44e820:	ldr	x9, [sp, #10360]
  44e824:	mov	x10, xzr
  44e828:	cmp	x10, x9
  44e82c:	cset	w11, ge  // ge = tcont
  44e830:	mov	w12, #0x0                   	// #0
  44e834:	str	x8, [sp, #7224]
  44e838:	str	w12, [sp, #7220]
  44e83c:	tbnz	w11, #0, 44e854 <readlinkat@plt+0x4b924>
  44e840:	ldur	w8, [x29, #-80]
  44e844:	ldr	w9, [sp, #10368]
  44e848:	cmp	w8, w9
  44e84c:	cset	w8, ne  // ne = any
  44e850:	str	w8, [sp, #7220]
  44e854:	ldr	w8, [sp, #7220]
  44e858:	and	w8, w8, #0x1
  44e85c:	ldr	x9, [sp, #7224]
  44e860:	subs	x10, x9, w8, sxtw
  44e864:	lsl	w8, w10, #16
  44e868:	asr	w8, w8, #16
  44e86c:	mov	w10, #0x7                   	// #7
  44e870:	mul	w8, w8, w10
  44e874:	mov	w10, wzr
  44e878:	mul	w8, w10, w8
  44e87c:	subs	w8, w8, #0x1
  44e880:	cmp	w8, #0x0
  44e884:	cset	w8, ge  // ge = tcont
  44e888:	tbnz	w8, #0, 44e8f0 <readlinkat@plt+0x4b9c0>
  44e88c:	ldr	x8, [sp, #10360]
  44e890:	ldr	x9, [sp, #10360]
  44e894:	mov	x10, xzr
  44e898:	cmp	x10, x9
  44e89c:	cset	w11, ge  // ge = tcont
  44e8a0:	mov	w12, #0x0                   	// #0
  44e8a4:	str	x8, [sp, #7208]
  44e8a8:	str	w12, [sp, #7204]
  44e8ac:	tbnz	w11, #0, 44e8c4 <readlinkat@plt+0x4b994>
  44e8b0:	ldur	w8, [x29, #-80]
  44e8b4:	ldr	w9, [sp, #10368]
  44e8b8:	cmp	w8, w9
  44e8bc:	cset	w8, ne  // ne = any
  44e8c0:	str	w8, [sp, #7204]
  44e8c4:	ldr	w8, [sp, #7204]
  44e8c8:	and	w8, w8, #0x1
  44e8cc:	ldr	x9, [sp, #7208]
  44e8d0:	subs	x10, x9, w8, sxtw
  44e8d4:	lsl	w8, w10, #16
  44e8d8:	asr	w8, w8, #16
  44e8dc:	mov	w10, #0x7                   	// #7
  44e8e0:	mul	w8, w8, w10
  44e8e4:	mov	w10, #0xffff8000            	// #-32768
  44e8e8:	cmp	w8, w10
  44e8ec:	b.lt	44e954 <readlinkat@plt+0x4ba24>  // b.tstop
  44e8f0:	ldr	x8, [sp, #10360]
  44e8f4:	ldr	x9, [sp, #10360]
  44e8f8:	mov	x10, xzr
  44e8fc:	cmp	x10, x9
  44e900:	cset	w11, ge  // ge = tcont
  44e904:	mov	w12, #0x0                   	// #0
  44e908:	str	x8, [sp, #7192]
  44e90c:	str	w12, [sp, #7188]
  44e910:	tbnz	w11, #0, 44e928 <readlinkat@plt+0x4b9f8>
  44e914:	ldur	w8, [x29, #-80]
  44e918:	ldr	w9, [sp, #10368]
  44e91c:	cmp	w8, w9
  44e920:	cset	w8, ne  // ne = any
  44e924:	str	w8, [sp, #7188]
  44e928:	ldr	w8, [sp, #7188]
  44e92c:	and	w8, w8, #0x1
  44e930:	ldr	x9, [sp, #7192]
  44e934:	subs	x10, x9, w8, sxtw
  44e938:	lsl	w8, w10, #16
  44e93c:	asr	w8, w8, #16
  44e940:	mov	w10, #0x7                   	// #7
  44e944:	mul	w8, w8, w10
  44e948:	mov	w10, #0x7fff                	// #32767
  44e94c:	cmp	w10, w8
  44e950:	b.ge	44e9c8 <readlinkat@plt+0x4ba98>  // b.tcont
  44e954:	ldr	x8, [sp, #10360]
  44e958:	ldr	x9, [sp, #10360]
  44e95c:	mov	x10, xzr
  44e960:	cmp	x10, x9
  44e964:	cset	w11, ge  // ge = tcont
  44e968:	mov	w12, #0x0                   	// #0
  44e96c:	str	x8, [sp, #7176]
  44e970:	str	w12, [sp, #7172]
  44e974:	tbnz	w11, #0, 44e98c <readlinkat@plt+0x4ba5c>
  44e978:	ldur	w8, [x29, #-80]
  44e97c:	ldr	w9, [sp, #10368]
  44e980:	cmp	w8, w9
  44e984:	cset	w8, ne  // ne = any
  44e988:	str	w8, [sp, #7172]
  44e98c:	ldr	w8, [sp, #7172]
  44e990:	and	w8, w8, #0x1
  44e994:	ldr	x9, [sp, #7176]
  44e998:	subs	x10, x9, w8, sxtw
  44e99c:	lsl	w8, w10, #16
  44e9a0:	asr	w8, w8, #16
  44e9a4:	mov	w10, #0x7                   	// #7
  44e9a8:	mul	w8, w8, w10
  44e9ac:	mov	w0, w8
  44e9b0:	lsl	x11, x0, #48
  44e9b4:	asr	x11, x11, #48
  44e9b8:	str	x11, [sp, #10032]
  44e9bc:	ldr	w8, [sp, #9664]
  44e9c0:	tbz	w8, #0, 453640 <readlinkat@plt+0x50710>
  44e9c4:	b	458f38 <readlinkat@plt+0x56008>
  44e9c8:	ldr	x8, [sp, #10360]
  44e9cc:	ldr	x9, [sp, #10360]
  44e9d0:	mov	x10, xzr
  44e9d4:	cmp	x10, x9
  44e9d8:	cset	w11, ge  // ge = tcont
  44e9dc:	mov	w12, #0x0                   	// #0
  44e9e0:	str	x8, [sp, #7160]
  44e9e4:	str	w12, [sp, #7156]
  44e9e8:	tbnz	w11, #0, 44ea00 <readlinkat@plt+0x4bad0>
  44e9ec:	ldur	w8, [x29, #-80]
  44e9f0:	ldr	w9, [sp, #10368]
  44e9f4:	cmp	w8, w9
  44e9f8:	cset	w8, ne  // ne = any
  44e9fc:	str	w8, [sp, #7156]
  44ea00:	ldr	w8, [sp, #7156]
  44ea04:	and	w8, w8, #0x1
  44ea08:	ldr	x9, [sp, #7160]
  44ea0c:	subs	x10, x9, w8, sxtw
  44ea10:	lsl	w8, w10, #16
  44ea14:	asr	w8, w8, #16
  44ea18:	mov	w10, #0x7                   	// #7
  44ea1c:	mul	w8, w8, w10
  44ea20:	mov	w0, w8
  44ea24:	lsl	x11, x0, #48
  44ea28:	asr	x11, x11, #48
  44ea2c:	str	x11, [sp, #10032]
  44ea30:	ldr	w8, [sp, #9668]
  44ea34:	tbz	w8, #0, 453640 <readlinkat@plt+0x50710>
  44ea38:	b	458f38 <readlinkat@plt+0x56008>
  44ea3c:	ldr	x8, [sp, #10360]
  44ea40:	ldr	x9, [sp, #10360]
  44ea44:	mov	x10, xzr
  44ea48:	cmp	x10, x9
  44ea4c:	cset	w11, ge  // ge = tcont
  44ea50:	mov	w12, #0x0                   	// #0
  44ea54:	str	x8, [sp, #7144]
  44ea58:	str	w12, [sp, #7140]
  44ea5c:	tbnz	w11, #0, 44ea74 <readlinkat@plt+0x4bb44>
  44ea60:	ldur	w8, [x29, #-80]
  44ea64:	ldr	w9, [sp, #10368]
  44ea68:	cmp	w8, w9
  44ea6c:	cset	w8, ne  // ne = any
  44ea70:	str	w8, [sp, #7140]
  44ea74:	ldr	w8, [sp, #7140]
  44ea78:	and	w8, w8, #0x1
  44ea7c:	ldr	x9, [sp, #7144]
  44ea80:	subs	x10, x9, w8, sxtw
  44ea84:	mov	x11, xzr
  44ea88:	add	x10, x10, #0x0
  44ea8c:	mul	x10, x11, x10
  44ea90:	subs	x10, x10, #0x1
  44ea94:	cmp	x10, #0x0
  44ea98:	cset	w8, ge  // ge = tcont
  44ea9c:	tbnz	w8, #0, 44eb18 <readlinkat@plt+0x4bbe8>
  44eaa0:	ldr	x8, [sp, #10360]
  44eaa4:	ldr	x9, [sp, #10360]
  44eaa8:	mov	x10, xzr
  44eaac:	cmp	x10, x9
  44eab0:	cset	w11, ge  // ge = tcont
  44eab4:	mov	w12, #0x0                   	// #0
  44eab8:	str	x8, [sp, #7128]
  44eabc:	str	w12, [sp, #7124]
  44eac0:	tbnz	w11, #0, 44ead8 <readlinkat@plt+0x4bba8>
  44eac4:	ldur	w8, [x29, #-80]
  44eac8:	ldr	w9, [sp, #10368]
  44eacc:	cmp	w8, w9
  44ead0:	cset	w8, ne  // ne = any
  44ead4:	str	w8, [sp, #7124]
  44ead8:	ldr	w8, [sp, #7124]
  44eadc:	and	w8, w8, #0x1
  44eae0:	ldr	x9, [sp, #7128]
  44eae4:	subs	x10, x9, w8, sxtw
  44eae8:	mov	x11, xzr
  44eaec:	add	x10, x10, #0x0
  44eaf0:	mul	x10, x11, x10
  44eaf4:	add	x10, x10, #0x1
  44eaf8:	lsl	x10, x10, #62
  44eafc:	subs	x10, x10, #0x1
  44eb00:	mov	x11, #0x2                   	// #2
  44eb04:	mul	x10, x10, x11
  44eb08:	add	x10, x10, #0x1
  44eb0c:	mvn	x10, x10
  44eb10:	str	x10, [sp, #7112]
  44eb14:	b	44eb74 <readlinkat@plt+0x4bc44>
  44eb18:	ldr	x8, [sp, #10360]
  44eb1c:	ldr	x9, [sp, #10360]
  44eb20:	mov	x10, xzr
  44eb24:	cmp	x10, x9
  44eb28:	cset	w11, ge  // ge = tcont
  44eb2c:	mov	w12, #0x0                   	// #0
  44eb30:	str	x8, [sp, #7104]
  44eb34:	str	w12, [sp, #7100]
  44eb38:	tbnz	w11, #0, 44eb50 <readlinkat@plt+0x4bc20>
  44eb3c:	ldur	w8, [x29, #-80]
  44eb40:	ldr	w9, [sp, #10368]
  44eb44:	cmp	w8, w9
  44eb48:	cset	w8, ne  // ne = any
  44eb4c:	str	w8, [sp, #7100]
  44eb50:	ldr	w8, [sp, #7100]
  44eb54:	and	w8, w8, #0x1
  44eb58:	ldr	x9, [sp, #7104]
  44eb5c:	subs	x10, x9, w8, sxtw
  44eb60:	mov	x11, xzr
  44eb64:	add	x10, x10, #0x0
  44eb68:	mul	x10, x11, x10
  44eb6c:	add	x10, x10, #0x0
  44eb70:	str	x10, [sp, #7112]
  44eb74:	ldr	x8, [sp, #7112]
  44eb78:	cbnz	x8, 44ebd0 <readlinkat@plt+0x4bca0>
  44eb7c:	ldr	x8, [sp, #10360]
  44eb80:	ldr	x9, [sp, #10360]
  44eb84:	mov	x10, xzr
  44eb88:	cmp	x10, x9
  44eb8c:	cset	w11, ge  // ge = tcont
  44eb90:	mov	w12, #0x0                   	// #0
  44eb94:	str	x8, [sp, #7088]
  44eb98:	str	w12, [sp, #7084]
  44eb9c:	tbnz	w11, #0, 44ebb4 <readlinkat@plt+0x4bc84>
  44eba0:	ldur	w8, [x29, #-80]
  44eba4:	ldr	w9, [sp, #10368]
  44eba8:	cmp	w8, w9
  44ebac:	cset	w8, ne  // ne = any
  44ebb0:	str	w8, [sp, #7084]
  44ebb4:	ldr	w8, [sp, #7084]
  44ebb8:	and	w8, w8, #0x1
  44ebbc:	ldr	x9, [sp, #7088]
  44ebc0:	subs	x10, x9, w8, sxtw
  44ebc4:	cmp	x10, #0x0
  44ebc8:	cset	w8, lt  // lt = tstop
  44ebcc:	tbnz	w8, #0, 44f448 <readlinkat@plt+0x4c518>
  44ebd0:	ldr	w8, [sp, #9668]
  44ebd4:	tbnz	w8, #0, 44ebdc <readlinkat@plt+0x4bcac>
  44ebd8:	b	44ef84 <readlinkat@plt+0x4c054>
  44ebdc:	ldr	x8, [sp, #10360]
  44ebe0:	ldr	x9, [sp, #10360]
  44ebe4:	mov	x10, xzr
  44ebe8:	cmp	x10, x9
  44ebec:	cset	w11, ge  // ge = tcont
  44ebf0:	mov	w12, #0x0                   	// #0
  44ebf4:	str	x8, [sp, #7072]
  44ebf8:	str	w12, [sp, #7068]
  44ebfc:	tbnz	w11, #0, 44ec14 <readlinkat@plt+0x4bce4>
  44ec00:	ldur	w8, [x29, #-80]
  44ec04:	ldr	w9, [sp, #10368]
  44ec08:	cmp	w8, w9
  44ec0c:	cset	w8, ne  // ne = any
  44ec10:	str	w8, [sp, #7068]
  44ec14:	ldr	w8, [sp, #7068]
  44ec18:	and	w8, w8, #0x1
  44ec1c:	ldr	x9, [sp, #7072]
  44ec20:	subs	x10, x9, w8, sxtw
  44ec24:	cmp	x10, #0x0
  44ec28:	cset	w8, ge  // ge = tcont
  44ec2c:	tbnz	w8, #0, 44edcc <readlinkat@plt+0x4be9c>
  44ec30:	ldr	x8, [sp, #10360]
  44ec34:	ldr	x9, [sp, #10360]
  44ec38:	mov	x10, xzr
  44ec3c:	cmp	x10, x9
  44ec40:	cset	w11, ge  // ge = tcont
  44ec44:	mov	w12, #0x0                   	// #0
  44ec48:	str	x8, [sp, #7056]
  44ec4c:	str	w12, [sp, #7052]
  44ec50:	tbnz	w11, #0, 44ec68 <readlinkat@plt+0x4bd38>
  44ec54:	ldur	w8, [x29, #-80]
  44ec58:	ldr	w9, [sp, #10368]
  44ec5c:	cmp	w8, w9
  44ec60:	cset	w8, ne  // ne = any
  44ec64:	str	w8, [sp, #7052]
  44ec68:	ldr	w8, [sp, #7052]
  44ec6c:	and	w8, w8, #0x1
  44ec70:	ldr	x9, [sp, #7056]
  44ec74:	subs	x10, x9, w8, sxtw
  44ec78:	ldr	x11, [sp, #10360]
  44ec7c:	ldr	x12, [sp, #10360]
  44ec80:	mov	x13, xzr
  44ec84:	cmp	x13, x12
  44ec88:	cset	w8, ge  // ge = tcont
  44ec8c:	mov	w14, #0x0                   	// #0
  44ec90:	str	x10, [sp, #7040]
  44ec94:	str	x11, [sp, #7032]
  44ec98:	str	w14, [sp, #7028]
  44ec9c:	tbnz	w8, #0, 44ecb4 <readlinkat@plt+0x4bd84>
  44eca0:	ldur	w8, [x29, #-80]
  44eca4:	ldr	w9, [sp, #10368]
  44eca8:	cmp	w8, w9
  44ecac:	cset	w8, ne  // ne = any
  44ecb0:	str	w8, [sp, #7028]
  44ecb4:	ldr	w8, [sp, #7028]
  44ecb8:	and	w8, w8, #0x1
  44ecbc:	ldr	x9, [sp, #7032]
  44ecc0:	subs	x10, x9, w8, sxtw
  44ecc4:	mov	x11, xzr
  44ecc8:	add	x10, x10, #0x0
  44eccc:	mul	x10, x11, x10
  44ecd0:	subs	x10, x10, #0x1
  44ecd4:	cmp	x10, #0x0
  44ecd8:	cset	w8, ge  // ge = tcont
  44ecdc:	tbnz	w8, #0, 44ed54 <readlinkat@plt+0x4be24>
  44ece0:	ldr	x8, [sp, #10360]
  44ece4:	ldr	x9, [sp, #10360]
  44ece8:	mov	x10, xzr
  44ecec:	cmp	x10, x9
  44ecf0:	cset	w11, ge  // ge = tcont
  44ecf4:	mov	w12, #0x0                   	// #0
  44ecf8:	str	x8, [sp, #7016]
  44ecfc:	str	w12, [sp, #7012]
  44ed00:	tbnz	w11, #0, 44ed18 <readlinkat@plt+0x4bde8>
  44ed04:	ldur	w8, [x29, #-80]
  44ed08:	ldr	w9, [sp, #10368]
  44ed0c:	cmp	w8, w9
  44ed10:	cset	w8, ne  // ne = any
  44ed14:	str	w8, [sp, #7012]
  44ed18:	ldr	w8, [sp, #7012]
  44ed1c:	and	w8, w8, #0x1
  44ed20:	ldr	x9, [sp, #7016]
  44ed24:	subs	x10, x9, w8, sxtw
  44ed28:	mov	x11, xzr
  44ed2c:	add	x10, x10, #0x0
  44ed30:	mul	x10, x11, x10
  44ed34:	add	x10, x10, #0x1
  44ed38:	lsl	x10, x10, #62
  44ed3c:	subs	x10, x10, #0x1
  44ed40:	mov	x11, #0x2                   	// #2
  44ed44:	mul	x10, x10, x11
  44ed48:	add	x10, x10, #0x1
  44ed4c:	str	x10, [sp, #7000]
  44ed50:	b	44edb0 <readlinkat@plt+0x4be80>
  44ed54:	ldr	x8, [sp, #10360]
  44ed58:	ldr	x9, [sp, #10360]
  44ed5c:	mov	x10, xzr
  44ed60:	cmp	x10, x9
  44ed64:	cset	w11, ge  // ge = tcont
  44ed68:	mov	w12, #0x0                   	// #0
  44ed6c:	str	x8, [sp, #6992]
  44ed70:	str	w12, [sp, #6988]
  44ed74:	tbnz	w11, #0, 44ed8c <readlinkat@plt+0x4be5c>
  44ed78:	ldur	w8, [x29, #-80]
  44ed7c:	ldr	w9, [sp, #10368]
  44ed80:	cmp	w8, w9
  44ed84:	cset	w8, ne  // ne = any
  44ed88:	str	w8, [sp, #6988]
  44ed8c:	ldr	w8, [sp, #6988]
  44ed90:	and	w8, w8, #0x1
  44ed94:	ldr	x9, [sp, #6992]
  44ed98:	subs	x10, x9, w8, sxtw
  44ed9c:	mov	x11, xzr
  44eda0:	add	x10, x10, #0x0
  44eda4:	mul	x10, x11, x10
  44eda8:	subs	x10, x10, #0x1
  44edac:	str	x10, [sp, #7000]
  44edb0:	ldr	x8, [sp, #7000]
  44edb4:	mov	x9, #0x7                   	// #7
  44edb8:	sdiv	x8, x8, x9
  44edbc:	ldr	x9, [sp, #7040]
  44edc0:	cmp	x9, x8
  44edc4:	b.lt	44f448 <readlinkat@plt+0x4c518>  // b.tstop
  44edc8:	b	44f328 <readlinkat@plt+0x4c3f8>
  44edcc:	ldr	w8, [sp, #9668]
  44edd0:	tbnz	w8, #0, 44edd8 <readlinkat@plt+0x4bea8>
  44edd4:	b	44ede4 <readlinkat@plt+0x4beb4>
  44edd8:	ldr	w8, [sp, #9668]
  44eddc:	tbnz	w8, #0, 44f448 <readlinkat@plt+0x4c518>
  44ede0:	b	44f328 <readlinkat@plt+0x4c3f8>
  44ede4:	ldr	x8, [sp, #10360]
  44ede8:	ldr	x9, [sp, #10360]
  44edec:	mov	x10, xzr
  44edf0:	cmp	x10, x9
  44edf4:	cset	w11, ge  // ge = tcont
  44edf8:	mov	w12, #0x0                   	// #0
  44edfc:	str	x8, [sp, #6976]
  44ee00:	str	w12, [sp, #6972]
  44ee04:	tbnz	w11, #0, 44ee1c <readlinkat@plt+0x4beec>
  44ee08:	ldur	w8, [x29, #-80]
  44ee0c:	ldr	w9, [sp, #10368]
  44ee10:	cmp	w8, w9
  44ee14:	cset	w8, ne  // ne = any
  44ee18:	str	w8, [sp, #6972]
  44ee1c:	ldr	w8, [sp, #6972]
  44ee20:	and	w8, w8, #0x1
  44ee24:	ldr	x9, [sp, #6976]
  44ee28:	subs	x10, x9, w8, sxtw
  44ee2c:	mov	x11, xzr
  44ee30:	add	x10, x10, #0x0
  44ee34:	mul	x10, x11, x10
  44ee38:	subs	x10, x10, #0x1
  44ee3c:	cmp	x10, #0x0
  44ee40:	cset	w8, ge  // ge = tcont
  44ee44:	tbnz	w8, #0, 44eec0 <readlinkat@plt+0x4bf90>
  44ee48:	ldr	x8, [sp, #10360]
  44ee4c:	ldr	x9, [sp, #10360]
  44ee50:	mov	x10, xzr
  44ee54:	cmp	x10, x9
  44ee58:	cset	w11, ge  // ge = tcont
  44ee5c:	mov	w12, #0x0                   	// #0
  44ee60:	str	x8, [sp, #6960]
  44ee64:	str	w12, [sp, #6956]
  44ee68:	tbnz	w11, #0, 44ee80 <readlinkat@plt+0x4bf50>
  44ee6c:	ldur	w8, [x29, #-80]
  44ee70:	ldr	w9, [sp, #10368]
  44ee74:	cmp	w8, w9
  44ee78:	cset	w8, ne  // ne = any
  44ee7c:	str	w8, [sp, #6956]
  44ee80:	ldr	w8, [sp, #6956]
  44ee84:	and	w8, w8, #0x1
  44ee88:	ldr	x9, [sp, #6960]
  44ee8c:	subs	x10, x9, w8, sxtw
  44ee90:	mov	x11, xzr
  44ee94:	add	x10, x10, #0x0
  44ee98:	mul	x10, x11, x10
  44ee9c:	add	x10, x10, #0x1
  44eea0:	lsl	x10, x10, #62
  44eea4:	subs	x10, x10, #0x1
  44eea8:	mov	x11, #0x2                   	// #2
  44eeac:	mul	x10, x10, x11
  44eeb0:	add	x10, x10, #0x1
  44eeb4:	mvn	x10, x10
  44eeb8:	str	x10, [sp, #6944]
  44eebc:	b	44ef1c <readlinkat@plt+0x4bfec>
  44eec0:	ldr	x8, [sp, #10360]
  44eec4:	ldr	x9, [sp, #10360]
  44eec8:	mov	x10, xzr
  44eecc:	cmp	x10, x9
  44eed0:	cset	w11, ge  // ge = tcont
  44eed4:	mov	w12, #0x0                   	// #0
  44eed8:	str	x8, [sp, #6936]
  44eedc:	str	w12, [sp, #6932]
  44eee0:	tbnz	w11, #0, 44eef8 <readlinkat@plt+0x4bfc8>
  44eee4:	ldur	w8, [x29, #-80]
  44eee8:	ldr	w9, [sp, #10368]
  44eeec:	cmp	w8, w9
  44eef0:	cset	w8, ne  // ne = any
  44eef4:	str	w8, [sp, #6932]
  44eef8:	ldr	w8, [sp, #6932]
  44eefc:	and	w8, w8, #0x1
  44ef00:	ldr	x9, [sp, #6936]
  44ef04:	subs	x10, x9, w8, sxtw
  44ef08:	mov	x11, xzr
  44ef0c:	add	x10, x10, #0x0
  44ef10:	mul	x10, x11, x10
  44ef14:	add	x10, x10, #0x0
  44ef18:	str	x10, [sp, #6944]
  44ef1c:	ldr	x8, [sp, #6944]
  44ef20:	mov	x9, #0x7                   	// #7
  44ef24:	sdiv	x8, x8, x9
  44ef28:	ldr	x9, [sp, #10360]
  44ef2c:	ldr	x10, [sp, #10360]
  44ef30:	mov	x11, xzr
  44ef34:	cmp	x11, x10
  44ef38:	cset	w12, ge  // ge = tcont
  44ef3c:	mov	w13, #0x0                   	// #0
  44ef40:	str	x8, [sp, #6920]
  44ef44:	str	x9, [sp, #6912]
  44ef48:	str	w13, [sp, #6908]
  44ef4c:	tbnz	w12, #0, 44ef64 <readlinkat@plt+0x4c034>
  44ef50:	ldur	w8, [x29, #-80]
  44ef54:	ldr	w9, [sp, #10368]
  44ef58:	cmp	w8, w9
  44ef5c:	cset	w8, ne  // ne = any
  44ef60:	str	w8, [sp, #6908]
  44ef64:	ldr	w8, [sp, #6908]
  44ef68:	and	w8, w8, #0x1
  44ef6c:	ldr	x9, [sp, #6912]
  44ef70:	subs	x10, x9, w8, sxtw
  44ef74:	ldr	x11, [sp, #6920]
  44ef78:	cmp	x11, x10
  44ef7c:	b.lt	44f448 <readlinkat@plt+0x4c518>  // b.tstop
  44ef80:	b	44f328 <readlinkat@plt+0x4c3f8>
  44ef84:	ldr	w8, [sp, #9668]
  44ef88:	tbnz	w8, #0, 44ef90 <readlinkat@plt+0x4c060>
  44ef8c:	b	44ef9c <readlinkat@plt+0x4c06c>
  44ef90:	ldr	w8, [sp, #9668]
  44ef94:	tbnz	w8, #0, 44f448 <readlinkat@plt+0x4c518>
  44ef98:	b	44f328 <readlinkat@plt+0x4c3f8>
  44ef9c:	ldr	x8, [sp, #10360]
  44efa0:	ldr	x9, [sp, #10360]
  44efa4:	mov	x10, xzr
  44efa8:	cmp	x10, x9
  44efac:	cset	w11, ge  // ge = tcont
  44efb0:	mov	w12, #0x0                   	// #0
  44efb4:	str	x8, [sp, #6896]
  44efb8:	str	w12, [sp, #6892]
  44efbc:	tbnz	w11, #0, 44efd4 <readlinkat@plt+0x4c0a4>
  44efc0:	ldur	w8, [x29, #-80]
  44efc4:	ldr	w9, [sp, #10368]
  44efc8:	cmp	w8, w9
  44efcc:	cset	w8, ne  // ne = any
  44efd0:	str	w8, [sp, #6892]
  44efd4:	ldr	w8, [sp, #6892]
  44efd8:	and	w8, w8, #0x1
  44efdc:	ldr	x9, [sp, #6896]
  44efe0:	subs	x10, x9, w8, sxtw
  44efe4:	cmp	x10, #0x0
  44efe8:	cset	w8, ge  // ge = tcont
  44efec:	tbnz	w8, #0, 44f190 <readlinkat@plt+0x4c260>
  44eff0:	ldr	x8, [sp, #10360]
  44eff4:	ldr	x9, [sp, #10360]
  44eff8:	mov	x10, xzr
  44effc:	cmp	x10, x9
  44f000:	cset	w11, ge  // ge = tcont
  44f004:	mov	w12, #0x0                   	// #0
  44f008:	str	x8, [sp, #6880]
  44f00c:	str	w12, [sp, #6876]
  44f010:	tbnz	w11, #0, 44f028 <readlinkat@plt+0x4c0f8>
  44f014:	ldur	w8, [x29, #-80]
  44f018:	ldr	w9, [sp, #10368]
  44f01c:	cmp	w8, w9
  44f020:	cset	w8, ne  // ne = any
  44f024:	str	w8, [sp, #6876]
  44f028:	ldr	w8, [sp, #6876]
  44f02c:	and	w8, w8, #0x1
  44f030:	ldr	x9, [sp, #6880]
  44f034:	subs	x10, x9, w8, sxtw
  44f038:	ldr	x11, [sp, #10360]
  44f03c:	ldr	x12, [sp, #10360]
  44f040:	mov	x13, xzr
  44f044:	cmp	x13, x12
  44f048:	cset	w8, ge  // ge = tcont
  44f04c:	mov	w14, #0x0                   	// #0
  44f050:	str	x10, [sp, #6864]
  44f054:	str	x11, [sp, #6856]
  44f058:	str	w14, [sp, #6852]
  44f05c:	tbnz	w8, #0, 44f074 <readlinkat@plt+0x4c144>
  44f060:	ldur	w8, [x29, #-80]
  44f064:	ldr	w9, [sp, #10368]
  44f068:	cmp	w8, w9
  44f06c:	cset	w8, ne  // ne = any
  44f070:	str	w8, [sp, #6852]
  44f074:	ldr	w8, [sp, #6852]
  44f078:	and	w8, w8, #0x1
  44f07c:	ldr	x9, [sp, #6856]
  44f080:	subs	x10, x9, w8, sxtw
  44f084:	mov	x11, xzr
  44f088:	add	x10, x10, #0x0
  44f08c:	mul	x10, x11, x10
  44f090:	subs	x10, x10, #0x1
  44f094:	cmp	x10, #0x0
  44f098:	cset	w8, ge  // ge = tcont
  44f09c:	tbnz	w8, #0, 44f118 <readlinkat@plt+0x4c1e8>
  44f0a0:	ldr	x8, [sp, #10360]
  44f0a4:	ldr	x9, [sp, #10360]
  44f0a8:	mov	x10, xzr
  44f0ac:	cmp	x10, x9
  44f0b0:	cset	w11, ge  // ge = tcont
  44f0b4:	mov	w12, #0x0                   	// #0
  44f0b8:	str	x8, [sp, #6840]
  44f0bc:	str	w12, [sp, #6836]
  44f0c0:	tbnz	w11, #0, 44f0d8 <readlinkat@plt+0x4c1a8>
  44f0c4:	ldur	w8, [x29, #-80]
  44f0c8:	ldr	w9, [sp, #10368]
  44f0cc:	cmp	w8, w9
  44f0d0:	cset	w8, ne  // ne = any
  44f0d4:	str	w8, [sp, #6836]
  44f0d8:	ldr	w8, [sp, #6836]
  44f0dc:	and	w8, w8, #0x1
  44f0e0:	ldr	x9, [sp, #6840]
  44f0e4:	subs	x10, x9, w8, sxtw
  44f0e8:	mov	x11, xzr
  44f0ec:	add	x10, x10, #0x0
  44f0f0:	mul	x10, x11, x10
  44f0f4:	add	x10, x10, #0x1
  44f0f8:	lsl	x10, x10, #62
  44f0fc:	subs	x10, x10, #0x1
  44f100:	mov	x11, #0x2                   	// #2
  44f104:	mul	x10, x10, x11
  44f108:	add	x10, x10, #0x1
  44f10c:	mvn	x10, x10
  44f110:	str	x10, [sp, #6824]
  44f114:	b	44f174 <readlinkat@plt+0x4c244>
  44f118:	ldr	x8, [sp, #10360]
  44f11c:	ldr	x9, [sp, #10360]
  44f120:	mov	x10, xzr
  44f124:	cmp	x10, x9
  44f128:	cset	w11, ge  // ge = tcont
  44f12c:	mov	w12, #0x0                   	// #0
  44f130:	str	x8, [sp, #6816]
  44f134:	str	w12, [sp, #6812]
  44f138:	tbnz	w11, #0, 44f150 <readlinkat@plt+0x4c220>
  44f13c:	ldur	w8, [x29, #-80]
  44f140:	ldr	w9, [sp, #10368]
  44f144:	cmp	w8, w9
  44f148:	cset	w8, ne  // ne = any
  44f14c:	str	w8, [sp, #6812]
  44f150:	ldr	w8, [sp, #6812]
  44f154:	and	w8, w8, #0x1
  44f158:	ldr	x9, [sp, #6816]
  44f15c:	subs	x10, x9, w8, sxtw
  44f160:	mov	x11, xzr
  44f164:	add	x10, x10, #0x0
  44f168:	mul	x10, x11, x10
  44f16c:	add	x10, x10, #0x0
  44f170:	str	x10, [sp, #6824]
  44f174:	ldr	x8, [sp, #6824]
  44f178:	mov	x9, #0x7                   	// #7
  44f17c:	sdiv	x8, x8, x9
  44f180:	ldr	x9, [sp, #6864]
  44f184:	cmp	x9, x8
  44f188:	b.lt	44f448 <readlinkat@plt+0x4c518>  // b.tstop
  44f18c:	b	44f328 <readlinkat@plt+0x4c3f8>
  44f190:	ldr	x8, [sp, #10360]
  44f194:	ldr	x9, [sp, #10360]
  44f198:	mov	x10, xzr
  44f19c:	cmp	x10, x9
  44f1a0:	cset	w11, ge  // ge = tcont
  44f1a4:	mov	w12, #0x0                   	// #0
  44f1a8:	str	x8, [sp, #6800]
  44f1ac:	str	w12, [sp, #6796]
  44f1b0:	tbnz	w11, #0, 44f1c8 <readlinkat@plt+0x4c298>
  44f1b4:	ldur	w8, [x29, #-80]
  44f1b8:	ldr	w9, [sp, #10368]
  44f1bc:	cmp	w8, w9
  44f1c0:	cset	w8, ne  // ne = any
  44f1c4:	str	w8, [sp, #6796]
  44f1c8:	ldr	w8, [sp, #6796]
  44f1cc:	and	w8, w8, #0x1
  44f1d0:	ldr	x9, [sp, #6800]
  44f1d4:	subs	x10, x9, w8, sxtw
  44f1d8:	mov	x11, xzr
  44f1dc:	add	x10, x10, #0x0
  44f1e0:	mul	x10, x11, x10
  44f1e4:	subs	x10, x10, #0x1
  44f1e8:	cmp	x10, #0x0
  44f1ec:	cset	w8, ge  // ge = tcont
  44f1f0:	tbnz	w8, #0, 44f268 <readlinkat@plt+0x4c338>
  44f1f4:	ldr	x8, [sp, #10360]
  44f1f8:	ldr	x9, [sp, #10360]
  44f1fc:	mov	x10, xzr
  44f200:	cmp	x10, x9
  44f204:	cset	w11, ge  // ge = tcont
  44f208:	mov	w12, #0x0                   	// #0
  44f20c:	str	x8, [sp, #6784]
  44f210:	str	w12, [sp, #6780]
  44f214:	tbnz	w11, #0, 44f22c <readlinkat@plt+0x4c2fc>
  44f218:	ldur	w8, [x29, #-80]
  44f21c:	ldr	w9, [sp, #10368]
  44f220:	cmp	w8, w9
  44f224:	cset	w8, ne  // ne = any
  44f228:	str	w8, [sp, #6780]
  44f22c:	ldr	w8, [sp, #6780]
  44f230:	and	w8, w8, #0x1
  44f234:	ldr	x9, [sp, #6784]
  44f238:	subs	x10, x9, w8, sxtw
  44f23c:	mov	x11, xzr
  44f240:	add	x10, x10, #0x0
  44f244:	mul	x10, x11, x10
  44f248:	add	x10, x10, #0x1
  44f24c:	lsl	x10, x10, #62
  44f250:	subs	x10, x10, #0x1
  44f254:	mov	x11, #0x2                   	// #2
  44f258:	mul	x10, x10, x11
  44f25c:	add	x10, x10, #0x1
  44f260:	str	x10, [sp, #6768]
  44f264:	b	44f2c4 <readlinkat@plt+0x4c394>
  44f268:	ldr	x8, [sp, #10360]
  44f26c:	ldr	x9, [sp, #10360]
  44f270:	mov	x10, xzr
  44f274:	cmp	x10, x9
  44f278:	cset	w11, ge  // ge = tcont
  44f27c:	mov	w12, #0x0                   	// #0
  44f280:	str	x8, [sp, #6760]
  44f284:	str	w12, [sp, #6756]
  44f288:	tbnz	w11, #0, 44f2a0 <readlinkat@plt+0x4c370>
  44f28c:	ldur	w8, [x29, #-80]
  44f290:	ldr	w9, [sp, #10368]
  44f294:	cmp	w8, w9
  44f298:	cset	w8, ne  // ne = any
  44f29c:	str	w8, [sp, #6756]
  44f2a0:	ldr	w8, [sp, #6756]
  44f2a4:	and	w8, w8, #0x1
  44f2a8:	ldr	x9, [sp, #6760]
  44f2ac:	subs	x10, x9, w8, sxtw
  44f2b0:	mov	x11, xzr
  44f2b4:	add	x10, x10, #0x0
  44f2b8:	mul	x10, x11, x10
  44f2bc:	subs	x10, x10, #0x1
  44f2c0:	str	x10, [sp, #6768]
  44f2c4:	ldr	x8, [sp, #6768]
  44f2c8:	mov	x9, #0x7                   	// #7
  44f2cc:	sdiv	x8, x8, x9
  44f2d0:	ldr	x9, [sp, #10360]
  44f2d4:	ldr	x10, [sp, #10360]
  44f2d8:	mov	x11, xzr
  44f2dc:	cmp	x11, x10
  44f2e0:	cset	w12, ge  // ge = tcont
  44f2e4:	mov	w13, #0x0                   	// #0
  44f2e8:	str	x8, [sp, #6744]
  44f2ec:	str	x9, [sp, #6736]
  44f2f0:	str	w13, [sp, #6732]
  44f2f4:	tbnz	w12, #0, 44f30c <readlinkat@plt+0x4c3dc>
  44f2f8:	ldur	w8, [x29, #-80]
  44f2fc:	ldr	w9, [sp, #10368]
  44f300:	cmp	w8, w9
  44f304:	cset	w8, ne  // ne = any
  44f308:	str	w8, [sp, #6732]
  44f30c:	ldr	w8, [sp, #6732]
  44f310:	and	w8, w8, #0x1
  44f314:	ldr	x9, [sp, #6736]
  44f318:	subs	x10, x9, w8, sxtw
  44f31c:	ldr	x11, [sp, #6744]
  44f320:	cmp	x11, x10
  44f324:	b.lt	44f448 <readlinkat@plt+0x4c518>  // b.tstop
  44f328:	ldr	x8, [sp, #10360]
  44f32c:	ldr	x9, [sp, #10360]
  44f330:	mov	x10, xzr
  44f334:	cmp	x10, x9
  44f338:	cset	w11, ge  // ge = tcont
  44f33c:	mov	w12, #0x0                   	// #0
  44f340:	str	x8, [sp, #6720]
  44f344:	str	w12, [sp, #6716]
  44f348:	tbnz	w11, #0, 44f360 <readlinkat@plt+0x4c430>
  44f34c:	ldur	w8, [x29, #-80]
  44f350:	ldr	w9, [sp, #10368]
  44f354:	cmp	w8, w9
  44f358:	cset	w8, ne  // ne = any
  44f35c:	str	w8, [sp, #6716]
  44f360:	ldr	w8, [sp, #6716]
  44f364:	and	w8, w8, #0x1
  44f368:	ldr	x9, [sp, #6720]
  44f36c:	subs	x10, x9, w8, sxtw
  44f370:	mov	x11, #0x7                   	// #7
  44f374:	mul	x10, x10, x11
  44f378:	mov	x11, xzr
  44f37c:	mul	x10, x11, x10
  44f380:	subs	x10, x10, #0x1
  44f384:	cmp	x10, #0x0
  44f388:	cset	w8, ge  // ge = tcont
  44f38c:	tbnz	w8, #0, 44f3ec <readlinkat@plt+0x4c4bc>
  44f390:	ldr	x8, [sp, #10360]
  44f394:	ldr	x9, [sp, #10360]
  44f398:	mov	x10, xzr
  44f39c:	cmp	x10, x9
  44f3a0:	cset	w11, ge  // ge = tcont
  44f3a4:	mov	w12, #0x0                   	// #0
  44f3a8:	str	x8, [sp, #6704]
  44f3ac:	str	w12, [sp, #6700]
  44f3b0:	tbnz	w11, #0, 44f3c8 <readlinkat@plt+0x4c498>
  44f3b4:	ldur	w8, [x29, #-80]
  44f3b8:	ldr	w9, [sp, #10368]
  44f3bc:	cmp	w8, w9
  44f3c0:	cset	w8, ne  // ne = any
  44f3c4:	str	w8, [sp, #6700]
  44f3c8:	ldr	w8, [sp, #6700]
  44f3cc:	and	w8, w8, #0x1
  44f3d0:	ldr	x9, [sp, #6704]
  44f3d4:	subs	x10, x9, w8, sxtw
  44f3d8:	mov	x11, #0x7                   	// #7
  44f3dc:	mul	x10, x10, x11
  44f3e0:	mov	x11, #0xffffffffffff8000    	// #-32768
  44f3e4:	cmp	x10, x11
  44f3e8:	b.lt	44f448 <readlinkat@plt+0x4c518>  // b.tstop
  44f3ec:	ldr	x8, [sp, #10360]
  44f3f0:	ldr	x9, [sp, #10360]
  44f3f4:	mov	x10, xzr
  44f3f8:	cmp	x10, x9
  44f3fc:	cset	w11, ge  // ge = tcont
  44f400:	mov	w12, #0x0                   	// #0
  44f404:	str	x8, [sp, #6688]
  44f408:	str	w12, [sp, #6684]
  44f40c:	tbnz	w11, #0, 44f424 <readlinkat@plt+0x4c4f4>
  44f410:	ldur	w8, [x29, #-80]
  44f414:	ldr	w9, [sp, #10368]
  44f418:	cmp	w8, w9
  44f41c:	cset	w8, ne  // ne = any
  44f420:	str	w8, [sp, #6684]
  44f424:	ldr	w8, [sp, #6684]
  44f428:	and	w8, w8, #0x1
  44f42c:	ldr	x9, [sp, #6688]
  44f430:	subs	x10, x9, w8, sxtw
  44f434:	mov	x11, #0x7                   	// #7
  44f438:	mul	x10, x10, x11
  44f43c:	mov	x11, #0x7fff                	// #32767
  44f440:	cmp	x11, x10
  44f444:	b.ge	44f4b4 <readlinkat@plt+0x4c584>  // b.tcont
  44f448:	ldr	x8, [sp, #10360]
  44f44c:	ldr	x9, [sp, #10360]
  44f450:	mov	x10, xzr
  44f454:	cmp	x10, x9
  44f458:	cset	w11, ge  // ge = tcont
  44f45c:	mov	w12, #0x0                   	// #0
  44f460:	str	x8, [sp, #6672]
  44f464:	str	w12, [sp, #6668]
  44f468:	tbnz	w11, #0, 44f480 <readlinkat@plt+0x4c550>
  44f46c:	ldur	w8, [x29, #-80]
  44f470:	ldr	w9, [sp, #10368]
  44f474:	cmp	w8, w9
  44f478:	cset	w8, ne  // ne = any
  44f47c:	str	w8, [sp, #6668]
  44f480:	ldr	w8, [sp, #6668]
  44f484:	and	w8, w8, #0x1
  44f488:	ldr	x9, [sp, #6672]
  44f48c:	subs	x10, x9, w8, sxtw
  44f490:	mov	w8, #0x7                   	// #7
  44f494:	mul	w8, w10, w8
  44f498:	mov	w0, w8
  44f49c:	lsl	x11, x0, #48
  44f4a0:	asr	x11, x11, #48
  44f4a4:	str	x11, [sp, #10032]
  44f4a8:	ldr	w8, [sp, #9664]
  44f4ac:	tbz	w8, #0, 453640 <readlinkat@plt+0x50710>
  44f4b0:	b	458f38 <readlinkat@plt+0x56008>
  44f4b4:	ldr	x8, [sp, #10360]
  44f4b8:	ldr	x9, [sp, #10360]
  44f4bc:	mov	x10, xzr
  44f4c0:	cmp	x10, x9
  44f4c4:	cset	w11, ge  // ge = tcont
  44f4c8:	mov	w12, #0x0                   	// #0
  44f4cc:	str	x8, [sp, #6656]
  44f4d0:	str	w12, [sp, #6652]
  44f4d4:	tbnz	w11, #0, 44f4ec <readlinkat@plt+0x4c5bc>
  44f4d8:	ldur	w8, [x29, #-80]
  44f4dc:	ldr	w9, [sp, #10368]
  44f4e0:	cmp	w8, w9
  44f4e4:	cset	w8, ne  // ne = any
  44f4e8:	str	w8, [sp, #6652]
  44f4ec:	ldr	w8, [sp, #6652]
  44f4f0:	and	w8, w8, #0x1
  44f4f4:	ldr	x9, [sp, #6656]
  44f4f8:	subs	x10, x9, w8, sxtw
  44f4fc:	mov	w8, #0x7                   	// #7
  44f500:	mul	w8, w10, w8
  44f504:	mov	w0, w8
  44f508:	lsl	x11, x0, #48
  44f50c:	asr	x11, x11, #48
  44f510:	str	x11, [sp, #10032]
  44f514:	ldr	w8, [sp, #9668]
  44f518:	tbz	w8, #0, 453640 <readlinkat@plt+0x50710>
  44f51c:	b	458f38 <readlinkat@plt+0x56008>
  44f520:	ldr	w8, [sp, #9668]
  44f524:	tbnz	w8, #0, 44f52c <readlinkat@plt+0x4c5fc>
  44f528:	b	450af0 <readlinkat@plt+0x4dbc0>
  44f52c:	ldr	w8, [sp, #9668]
  44f530:	tbnz	w8, #0, 44f538 <readlinkat@plt+0x4c608>
  44f534:	b	450014 <readlinkat@plt+0x4d0e4>
  44f538:	ldr	x8, [sp, #10360]
  44f53c:	ldr	x9, [sp, #10360]
  44f540:	mov	x10, xzr
  44f544:	cmp	x10, x9
  44f548:	cset	w11, ge  // ge = tcont
  44f54c:	mov	w12, #0x0                   	// #0
  44f550:	str	x8, [sp, #6640]
  44f554:	str	w12, [sp, #6636]
  44f558:	tbnz	w11, #0, 44f570 <readlinkat@plt+0x4c640>
  44f55c:	ldur	w8, [x29, #-80]
  44f560:	ldr	w9, [sp, #10368]
  44f564:	cmp	w8, w9
  44f568:	cset	w8, ne  // ne = any
  44f56c:	str	w8, [sp, #6636]
  44f570:	ldr	w8, [sp, #6636]
  44f574:	and	w8, w8, #0x1
  44f578:	ldr	x9, [sp, #6640]
  44f57c:	subs	x10, x9, w8, sxtw
  44f580:	mov	w8, wzr
  44f584:	add	w10, w10, #0x0
  44f588:	mul	w8, w8, w10
  44f58c:	subs	w8, w8, #0x1
  44f590:	cmp	w8, #0x0
  44f594:	cset	w8, ge  // ge = tcont
  44f598:	tbnz	w8, #0, 44f614 <readlinkat@plt+0x4c6e4>
  44f59c:	ldr	x8, [sp, #10360]
  44f5a0:	ldr	x9, [sp, #10360]
  44f5a4:	mov	x10, xzr
  44f5a8:	cmp	x10, x9
  44f5ac:	cset	w11, ge  // ge = tcont
  44f5b0:	mov	w12, #0x0                   	// #0
  44f5b4:	str	x8, [sp, #6624]
  44f5b8:	str	w12, [sp, #6620]
  44f5bc:	tbnz	w11, #0, 44f5d4 <readlinkat@plt+0x4c6a4>
  44f5c0:	ldur	w8, [x29, #-80]
  44f5c4:	ldr	w9, [sp, #10368]
  44f5c8:	cmp	w8, w9
  44f5cc:	cset	w8, ne  // ne = any
  44f5d0:	str	w8, [sp, #6620]
  44f5d4:	ldr	w8, [sp, #6620]
  44f5d8:	and	w8, w8, #0x1
  44f5dc:	ldr	x9, [sp, #6624]
  44f5e0:	subs	x10, x9, w8, sxtw
  44f5e4:	mov	w8, wzr
  44f5e8:	add	w10, w10, #0x0
  44f5ec:	mul	w8, w8, w10
  44f5f0:	add	w8, w8, #0x1
  44f5f4:	lsl	w8, w8, #30
  44f5f8:	subs	w8, w8, #0x1
  44f5fc:	mov	w10, #0x2                   	// #2
  44f600:	mul	w8, w8, w10
  44f604:	add	w8, w8, #0x1
  44f608:	mvn	w8, w8
  44f60c:	str	w8, [sp, #6616]
  44f610:	b	44f670 <readlinkat@plt+0x4c740>
  44f614:	ldr	x8, [sp, #10360]
  44f618:	ldr	x9, [sp, #10360]
  44f61c:	mov	x10, xzr
  44f620:	cmp	x10, x9
  44f624:	cset	w11, ge  // ge = tcont
  44f628:	mov	w12, #0x0                   	// #0
  44f62c:	str	x8, [sp, #6608]
  44f630:	str	w12, [sp, #6604]
  44f634:	tbnz	w11, #0, 44f64c <readlinkat@plt+0x4c71c>
  44f638:	ldur	w8, [x29, #-80]
  44f63c:	ldr	w9, [sp, #10368]
  44f640:	cmp	w8, w9
  44f644:	cset	w8, ne  // ne = any
  44f648:	str	w8, [sp, #6604]
  44f64c:	ldr	w8, [sp, #6604]
  44f650:	and	w8, w8, #0x1
  44f654:	ldr	x9, [sp, #6608]
  44f658:	subs	x10, x9, w8, sxtw
  44f65c:	mov	w8, wzr
  44f660:	add	w10, w10, #0x0
  44f664:	mul	w8, w8, w10
  44f668:	add	w8, w8, #0x0
  44f66c:	str	w8, [sp, #6616]
  44f670:	ldr	w8, [sp, #6616]
  44f674:	cbnz	w8, 44f6cc <readlinkat@plt+0x4c79c>
  44f678:	ldr	x8, [sp, #10360]
  44f67c:	ldr	x9, [sp, #10360]
  44f680:	mov	x10, xzr
  44f684:	cmp	x10, x9
  44f688:	cset	w11, ge  // ge = tcont
  44f68c:	mov	w12, #0x0                   	// #0
  44f690:	str	x8, [sp, #6592]
  44f694:	str	w12, [sp, #6588]
  44f698:	tbnz	w11, #0, 44f6b0 <readlinkat@plt+0x4c780>
  44f69c:	ldur	w8, [x29, #-80]
  44f6a0:	ldr	w9, [sp, #10368]
  44f6a4:	cmp	w8, w9
  44f6a8:	cset	w8, ne  // ne = any
  44f6ac:	str	w8, [sp, #6588]
  44f6b0:	ldr	w8, [sp, #6588]
  44f6b4:	and	w8, w8, #0x1
  44f6b8:	ldr	x9, [sp, #6592]
  44f6bc:	subs	x10, x9, w8, sxtw
  44f6c0:	cmp	w10, #0x0
  44f6c4:	cset	w8, lt  // lt = tstop
  44f6c8:	tbnz	w8, #0, 44ff44 <readlinkat@plt+0x4d014>
  44f6cc:	ldr	w8, [sp, #9668]
  44f6d0:	tbnz	w8, #0, 44f6d8 <readlinkat@plt+0x4c7a8>
  44f6d4:	b	44fa80 <readlinkat@plt+0x4cb50>
  44f6d8:	ldr	x8, [sp, #10360]
  44f6dc:	ldr	x9, [sp, #10360]
  44f6e0:	mov	x10, xzr
  44f6e4:	cmp	x10, x9
  44f6e8:	cset	w11, ge  // ge = tcont
  44f6ec:	mov	w12, #0x0                   	// #0
  44f6f0:	str	x8, [sp, #6576]
  44f6f4:	str	w12, [sp, #6572]
  44f6f8:	tbnz	w11, #0, 44f710 <readlinkat@plt+0x4c7e0>
  44f6fc:	ldur	w8, [x29, #-80]
  44f700:	ldr	w9, [sp, #10368]
  44f704:	cmp	w8, w9
  44f708:	cset	w8, ne  // ne = any
  44f70c:	str	w8, [sp, #6572]
  44f710:	ldr	w8, [sp, #6572]
  44f714:	and	w8, w8, #0x1
  44f718:	ldr	x9, [sp, #6576]
  44f71c:	subs	x10, x9, w8, sxtw
  44f720:	cmp	w10, #0x0
  44f724:	cset	w8, ge  // ge = tcont
  44f728:	tbnz	w8, #0, 44f8c8 <readlinkat@plt+0x4c998>
  44f72c:	ldr	x8, [sp, #10360]
  44f730:	ldr	x9, [sp, #10360]
  44f734:	mov	x10, xzr
  44f738:	cmp	x10, x9
  44f73c:	cset	w11, ge  // ge = tcont
  44f740:	mov	w12, #0x0                   	// #0
  44f744:	str	x8, [sp, #6560]
  44f748:	str	w12, [sp, #6556]
  44f74c:	tbnz	w11, #0, 44f764 <readlinkat@plt+0x4c834>
  44f750:	ldur	w8, [x29, #-80]
  44f754:	ldr	w9, [sp, #10368]
  44f758:	cmp	w8, w9
  44f75c:	cset	w8, ne  // ne = any
  44f760:	str	w8, [sp, #6556]
  44f764:	ldr	w8, [sp, #6556]
  44f768:	and	w8, w8, #0x1
  44f76c:	ldr	x9, [sp, #6560]
  44f770:	subs	x10, x9, w8, sxtw
  44f774:	ldr	x11, [sp, #10360]
  44f778:	ldr	x12, [sp, #10360]
  44f77c:	mov	x13, xzr
  44f780:	cmp	x13, x12
  44f784:	cset	w8, ge  // ge = tcont
  44f788:	mov	w14, #0x0                   	// #0
  44f78c:	str	w10, [sp, #6552]
  44f790:	str	x11, [sp, #6544]
  44f794:	str	w14, [sp, #6540]
  44f798:	tbnz	w8, #0, 44f7b0 <readlinkat@plt+0x4c880>
  44f79c:	ldur	w8, [x29, #-80]
  44f7a0:	ldr	w9, [sp, #10368]
  44f7a4:	cmp	w8, w9
  44f7a8:	cset	w8, ne  // ne = any
  44f7ac:	str	w8, [sp, #6540]
  44f7b0:	ldr	w8, [sp, #6540]
  44f7b4:	and	w8, w8, #0x1
  44f7b8:	ldr	x9, [sp, #6544]
  44f7bc:	subs	x10, x9, w8, sxtw
  44f7c0:	mov	w8, wzr
  44f7c4:	add	w10, w10, #0x0
  44f7c8:	mul	w8, w8, w10
  44f7cc:	subs	w8, w8, #0x1
  44f7d0:	cmp	w8, #0x0
  44f7d4:	cset	w8, ge  // ge = tcont
  44f7d8:	tbnz	w8, #0, 44f850 <readlinkat@plt+0x4c920>
  44f7dc:	ldr	x8, [sp, #10360]
  44f7e0:	ldr	x9, [sp, #10360]
  44f7e4:	mov	x10, xzr
  44f7e8:	cmp	x10, x9
  44f7ec:	cset	w11, ge  // ge = tcont
  44f7f0:	mov	w12, #0x0                   	// #0
  44f7f4:	str	x8, [sp, #6528]
  44f7f8:	str	w12, [sp, #6524]
  44f7fc:	tbnz	w11, #0, 44f814 <readlinkat@plt+0x4c8e4>
  44f800:	ldur	w8, [x29, #-80]
  44f804:	ldr	w9, [sp, #10368]
  44f808:	cmp	w8, w9
  44f80c:	cset	w8, ne  // ne = any
  44f810:	str	w8, [sp, #6524]
  44f814:	ldr	w8, [sp, #6524]
  44f818:	and	w8, w8, #0x1
  44f81c:	ldr	x9, [sp, #6528]
  44f820:	subs	x10, x9, w8, sxtw
  44f824:	mov	w8, wzr
  44f828:	add	w10, w10, #0x0
  44f82c:	mul	w8, w8, w10
  44f830:	add	w8, w8, #0x1
  44f834:	lsl	w8, w8, #30
  44f838:	subs	w8, w8, #0x1
  44f83c:	mov	w10, #0x2                   	// #2
  44f840:	mul	w8, w8, w10
  44f844:	add	w8, w8, #0x1
  44f848:	str	w8, [sp, #6520]
  44f84c:	b	44f8ac <readlinkat@plt+0x4c97c>
  44f850:	ldr	x8, [sp, #10360]
  44f854:	ldr	x9, [sp, #10360]
  44f858:	mov	x10, xzr
  44f85c:	cmp	x10, x9
  44f860:	cset	w11, ge  // ge = tcont
  44f864:	mov	w12, #0x0                   	// #0
  44f868:	str	x8, [sp, #6512]
  44f86c:	str	w12, [sp, #6508]
  44f870:	tbnz	w11, #0, 44f888 <readlinkat@plt+0x4c958>
  44f874:	ldur	w8, [x29, #-80]
  44f878:	ldr	w9, [sp, #10368]
  44f87c:	cmp	w8, w9
  44f880:	cset	w8, ne  // ne = any
  44f884:	str	w8, [sp, #6508]
  44f888:	ldr	w8, [sp, #6508]
  44f88c:	and	w8, w8, #0x1
  44f890:	ldr	x9, [sp, #6512]
  44f894:	subs	x10, x9, w8, sxtw
  44f898:	mov	w8, wzr
  44f89c:	add	w10, w10, #0x0
  44f8a0:	mul	w8, w8, w10
  44f8a4:	subs	w8, w8, #0x1
  44f8a8:	str	w8, [sp, #6520]
  44f8ac:	ldr	w8, [sp, #6520]
  44f8b0:	mov	w9, #0x7                   	// #7
  44f8b4:	sdiv	w8, w8, w9
  44f8b8:	ldr	w9, [sp, #6552]
  44f8bc:	cmp	w9, w8
  44f8c0:	b.lt	44ff44 <readlinkat@plt+0x4d014>  // b.tstop
  44f8c4:	b	44fe24 <readlinkat@plt+0x4cef4>
  44f8c8:	ldr	w8, [sp, #9668]
  44f8cc:	tbnz	w8, #0, 44f8d4 <readlinkat@plt+0x4c9a4>
  44f8d0:	b	44f8e0 <readlinkat@plt+0x4c9b0>
  44f8d4:	ldr	w8, [sp, #9668]
  44f8d8:	tbnz	w8, #0, 44ff44 <readlinkat@plt+0x4d014>
  44f8dc:	b	44fe24 <readlinkat@plt+0x4cef4>
  44f8e0:	ldr	x8, [sp, #10360]
  44f8e4:	ldr	x9, [sp, #10360]
  44f8e8:	mov	x10, xzr
  44f8ec:	cmp	x10, x9
  44f8f0:	cset	w11, ge  // ge = tcont
  44f8f4:	mov	w12, #0x0                   	// #0
  44f8f8:	str	x8, [sp, #6496]
  44f8fc:	str	w12, [sp, #6492]
  44f900:	tbnz	w11, #0, 44f918 <readlinkat@plt+0x4c9e8>
  44f904:	ldur	w8, [x29, #-80]
  44f908:	ldr	w9, [sp, #10368]
  44f90c:	cmp	w8, w9
  44f910:	cset	w8, ne  // ne = any
  44f914:	str	w8, [sp, #6492]
  44f918:	ldr	w8, [sp, #6492]
  44f91c:	and	w8, w8, #0x1
  44f920:	ldr	x9, [sp, #6496]
  44f924:	subs	x10, x9, w8, sxtw
  44f928:	mov	w8, wzr
  44f92c:	add	w10, w10, #0x0
  44f930:	mul	w8, w8, w10
  44f934:	subs	w8, w8, #0x1
  44f938:	cmp	w8, #0x0
  44f93c:	cset	w8, ge  // ge = tcont
  44f940:	tbnz	w8, #0, 44f9bc <readlinkat@plt+0x4ca8c>
  44f944:	ldr	x8, [sp, #10360]
  44f948:	ldr	x9, [sp, #10360]
  44f94c:	mov	x10, xzr
  44f950:	cmp	x10, x9
  44f954:	cset	w11, ge  // ge = tcont
  44f958:	mov	w12, #0x0                   	// #0
  44f95c:	str	x8, [sp, #6480]
  44f960:	str	w12, [sp, #6476]
  44f964:	tbnz	w11, #0, 44f97c <readlinkat@plt+0x4ca4c>
  44f968:	ldur	w8, [x29, #-80]
  44f96c:	ldr	w9, [sp, #10368]
  44f970:	cmp	w8, w9
  44f974:	cset	w8, ne  // ne = any
  44f978:	str	w8, [sp, #6476]
  44f97c:	ldr	w8, [sp, #6476]
  44f980:	and	w8, w8, #0x1
  44f984:	ldr	x9, [sp, #6480]
  44f988:	subs	x10, x9, w8, sxtw
  44f98c:	mov	w8, wzr
  44f990:	add	w10, w10, #0x0
  44f994:	mul	w8, w8, w10
  44f998:	add	w8, w8, #0x1
  44f99c:	lsl	w8, w8, #30
  44f9a0:	subs	w8, w8, #0x1
  44f9a4:	mov	w10, #0x2                   	// #2
  44f9a8:	mul	w8, w8, w10
  44f9ac:	add	w8, w8, #0x1
  44f9b0:	mvn	w8, w8
  44f9b4:	str	w8, [sp, #6472]
  44f9b8:	b	44fa18 <readlinkat@plt+0x4cae8>
  44f9bc:	ldr	x8, [sp, #10360]
  44f9c0:	ldr	x9, [sp, #10360]
  44f9c4:	mov	x10, xzr
  44f9c8:	cmp	x10, x9
  44f9cc:	cset	w11, ge  // ge = tcont
  44f9d0:	mov	w12, #0x0                   	// #0
  44f9d4:	str	x8, [sp, #6464]
  44f9d8:	str	w12, [sp, #6460]
  44f9dc:	tbnz	w11, #0, 44f9f4 <readlinkat@plt+0x4cac4>
  44f9e0:	ldur	w8, [x29, #-80]
  44f9e4:	ldr	w9, [sp, #10368]
  44f9e8:	cmp	w8, w9
  44f9ec:	cset	w8, ne  // ne = any
  44f9f0:	str	w8, [sp, #6460]
  44f9f4:	ldr	w8, [sp, #6460]
  44f9f8:	and	w8, w8, #0x1
  44f9fc:	ldr	x9, [sp, #6464]
  44fa00:	subs	x10, x9, w8, sxtw
  44fa04:	mov	w8, wzr
  44fa08:	add	w10, w10, #0x0
  44fa0c:	mul	w8, w8, w10
  44fa10:	add	w8, w8, #0x0
  44fa14:	str	w8, [sp, #6472]
  44fa18:	ldr	w8, [sp, #6472]
  44fa1c:	mov	w9, #0x7                   	// #7
  44fa20:	sdiv	w8, w8, w9
  44fa24:	ldr	x10, [sp, #10360]
  44fa28:	ldr	x11, [sp, #10360]
  44fa2c:	mov	x12, xzr
  44fa30:	cmp	x12, x11
  44fa34:	cset	w9, ge  // ge = tcont
  44fa38:	mov	w13, #0x0                   	// #0
  44fa3c:	str	w8, [sp, #6456]
  44fa40:	str	x10, [sp, #6448]
  44fa44:	str	w13, [sp, #6444]
  44fa48:	tbnz	w9, #0, 44fa60 <readlinkat@plt+0x4cb30>
  44fa4c:	ldur	w8, [x29, #-80]
  44fa50:	ldr	w9, [sp, #10368]
  44fa54:	cmp	w8, w9
  44fa58:	cset	w8, ne  // ne = any
  44fa5c:	str	w8, [sp, #6444]
  44fa60:	ldr	w8, [sp, #6444]
  44fa64:	and	w8, w8, #0x1
  44fa68:	ldr	x9, [sp, #6448]
  44fa6c:	subs	x10, x9, w8, sxtw
  44fa70:	ldr	w8, [sp, #6456]
  44fa74:	cmp	w8, w10
  44fa78:	b.lt	44ff44 <readlinkat@plt+0x4d014>  // b.tstop
  44fa7c:	b	44fe24 <readlinkat@plt+0x4cef4>
  44fa80:	ldr	w8, [sp, #9668]
  44fa84:	tbnz	w8, #0, 44fa8c <readlinkat@plt+0x4cb5c>
  44fa88:	b	44fa98 <readlinkat@plt+0x4cb68>
  44fa8c:	ldr	w8, [sp, #9668]
  44fa90:	tbnz	w8, #0, 44ff44 <readlinkat@plt+0x4d014>
  44fa94:	b	44fe24 <readlinkat@plt+0x4cef4>
  44fa98:	ldr	x8, [sp, #10360]
  44fa9c:	ldr	x9, [sp, #10360]
  44faa0:	mov	x10, xzr
  44faa4:	cmp	x10, x9
  44faa8:	cset	w11, ge  // ge = tcont
  44faac:	mov	w12, #0x0                   	// #0
  44fab0:	str	x8, [sp, #6432]
  44fab4:	str	w12, [sp, #6428]
  44fab8:	tbnz	w11, #0, 44fad0 <readlinkat@plt+0x4cba0>
  44fabc:	ldur	w8, [x29, #-80]
  44fac0:	ldr	w9, [sp, #10368]
  44fac4:	cmp	w8, w9
  44fac8:	cset	w8, ne  // ne = any
  44facc:	str	w8, [sp, #6428]
  44fad0:	ldr	w8, [sp, #6428]
  44fad4:	and	w8, w8, #0x1
  44fad8:	ldr	x9, [sp, #6432]
  44fadc:	subs	x10, x9, w8, sxtw
  44fae0:	cmp	w10, #0x0
  44fae4:	cset	w8, ge  // ge = tcont
  44fae8:	tbnz	w8, #0, 44fc8c <readlinkat@plt+0x4cd5c>
  44faec:	ldr	x8, [sp, #10360]
  44faf0:	ldr	x9, [sp, #10360]
  44faf4:	mov	x10, xzr
  44faf8:	cmp	x10, x9
  44fafc:	cset	w11, ge  // ge = tcont
  44fb00:	mov	w12, #0x0                   	// #0
  44fb04:	str	x8, [sp, #6416]
  44fb08:	str	w12, [sp, #6412]
  44fb0c:	tbnz	w11, #0, 44fb24 <readlinkat@plt+0x4cbf4>
  44fb10:	ldur	w8, [x29, #-80]
  44fb14:	ldr	w9, [sp, #10368]
  44fb18:	cmp	w8, w9
  44fb1c:	cset	w8, ne  // ne = any
  44fb20:	str	w8, [sp, #6412]
  44fb24:	ldr	w8, [sp, #6412]
  44fb28:	and	w8, w8, #0x1
  44fb2c:	ldr	x9, [sp, #6416]
  44fb30:	subs	x10, x9, w8, sxtw
  44fb34:	ldr	x11, [sp, #10360]
  44fb38:	ldr	x12, [sp, #10360]
  44fb3c:	mov	x13, xzr
  44fb40:	cmp	x13, x12
  44fb44:	cset	w8, ge  // ge = tcont
  44fb48:	mov	w14, #0x0                   	// #0
  44fb4c:	str	w10, [sp, #6408]
  44fb50:	str	x11, [sp, #6400]
  44fb54:	str	w14, [sp, #6396]
  44fb58:	tbnz	w8, #0, 44fb70 <readlinkat@plt+0x4cc40>
  44fb5c:	ldur	w8, [x29, #-80]
  44fb60:	ldr	w9, [sp, #10368]
  44fb64:	cmp	w8, w9
  44fb68:	cset	w8, ne  // ne = any
  44fb6c:	str	w8, [sp, #6396]
  44fb70:	ldr	w8, [sp, #6396]
  44fb74:	and	w8, w8, #0x1
  44fb78:	ldr	x9, [sp, #6400]
  44fb7c:	subs	x10, x9, w8, sxtw
  44fb80:	mov	w8, wzr
  44fb84:	add	w10, w10, #0x0
  44fb88:	mul	w8, w8, w10
  44fb8c:	subs	w8, w8, #0x1
  44fb90:	cmp	w8, #0x0
  44fb94:	cset	w8, ge  // ge = tcont
  44fb98:	tbnz	w8, #0, 44fc14 <readlinkat@plt+0x4cce4>
  44fb9c:	ldr	x8, [sp, #10360]
  44fba0:	ldr	x9, [sp, #10360]
  44fba4:	mov	x10, xzr
  44fba8:	cmp	x10, x9
  44fbac:	cset	w11, ge  // ge = tcont
  44fbb0:	mov	w12, #0x0                   	// #0
  44fbb4:	str	x8, [sp, #6384]
  44fbb8:	str	w12, [sp, #6380]
  44fbbc:	tbnz	w11, #0, 44fbd4 <readlinkat@plt+0x4cca4>
  44fbc0:	ldur	w8, [x29, #-80]
  44fbc4:	ldr	w9, [sp, #10368]
  44fbc8:	cmp	w8, w9
  44fbcc:	cset	w8, ne  // ne = any
  44fbd0:	str	w8, [sp, #6380]
  44fbd4:	ldr	w8, [sp, #6380]
  44fbd8:	and	w8, w8, #0x1
  44fbdc:	ldr	x9, [sp, #6384]
  44fbe0:	subs	x10, x9, w8, sxtw
  44fbe4:	mov	w8, wzr
  44fbe8:	add	w10, w10, #0x0
  44fbec:	mul	w8, w8, w10
  44fbf0:	add	w8, w8, #0x1
  44fbf4:	lsl	w8, w8, #30
  44fbf8:	subs	w8, w8, #0x1
  44fbfc:	mov	w10, #0x2                   	// #2
  44fc00:	mul	w8, w8, w10
  44fc04:	add	w8, w8, #0x1
  44fc08:	mvn	w8, w8
  44fc0c:	str	w8, [sp, #6376]
  44fc10:	b	44fc70 <readlinkat@plt+0x4cd40>
  44fc14:	ldr	x8, [sp, #10360]
  44fc18:	ldr	x9, [sp, #10360]
  44fc1c:	mov	x10, xzr
  44fc20:	cmp	x10, x9
  44fc24:	cset	w11, ge  // ge = tcont
  44fc28:	mov	w12, #0x0                   	// #0
  44fc2c:	str	x8, [sp, #6368]
  44fc30:	str	w12, [sp, #6364]
  44fc34:	tbnz	w11, #0, 44fc4c <readlinkat@plt+0x4cd1c>
  44fc38:	ldur	w8, [x29, #-80]
  44fc3c:	ldr	w9, [sp, #10368]
  44fc40:	cmp	w8, w9
  44fc44:	cset	w8, ne  // ne = any
  44fc48:	str	w8, [sp, #6364]
  44fc4c:	ldr	w8, [sp, #6364]
  44fc50:	and	w8, w8, #0x1
  44fc54:	ldr	x9, [sp, #6368]
  44fc58:	subs	x10, x9, w8, sxtw
  44fc5c:	mov	w8, wzr
  44fc60:	add	w10, w10, #0x0
  44fc64:	mul	w8, w8, w10
  44fc68:	add	w8, w8, #0x0
  44fc6c:	str	w8, [sp, #6376]
  44fc70:	ldr	w8, [sp, #6376]
  44fc74:	mov	w9, #0x7                   	// #7
  44fc78:	sdiv	w8, w8, w9
  44fc7c:	ldr	w9, [sp, #6408]
  44fc80:	cmp	w9, w8
  44fc84:	b.lt	44ff44 <readlinkat@plt+0x4d014>  // b.tstop
  44fc88:	b	44fe24 <readlinkat@plt+0x4cef4>
  44fc8c:	ldr	x8, [sp, #10360]
  44fc90:	ldr	x9, [sp, #10360]
  44fc94:	mov	x10, xzr
  44fc98:	cmp	x10, x9
  44fc9c:	cset	w11, ge  // ge = tcont
  44fca0:	mov	w12, #0x0                   	// #0
  44fca4:	str	x8, [sp, #6352]
  44fca8:	str	w12, [sp, #6348]
  44fcac:	tbnz	w11, #0, 44fcc4 <readlinkat@plt+0x4cd94>
  44fcb0:	ldur	w8, [x29, #-80]
  44fcb4:	ldr	w9, [sp, #10368]
  44fcb8:	cmp	w8, w9
  44fcbc:	cset	w8, ne  // ne = any
  44fcc0:	str	w8, [sp, #6348]
  44fcc4:	ldr	w8, [sp, #6348]
  44fcc8:	and	w8, w8, #0x1
  44fccc:	ldr	x9, [sp, #6352]
  44fcd0:	subs	x10, x9, w8, sxtw
  44fcd4:	mov	w8, wzr
  44fcd8:	add	w10, w10, #0x0
  44fcdc:	mul	w8, w8, w10
  44fce0:	subs	w8, w8, #0x1
  44fce4:	cmp	w8, #0x0
  44fce8:	cset	w8, ge  // ge = tcont
  44fcec:	tbnz	w8, #0, 44fd64 <readlinkat@plt+0x4ce34>
  44fcf0:	ldr	x8, [sp, #10360]
  44fcf4:	ldr	x9, [sp, #10360]
  44fcf8:	mov	x10, xzr
  44fcfc:	cmp	x10, x9
  44fd00:	cset	w11, ge  // ge = tcont
  44fd04:	mov	w12, #0x0                   	// #0
  44fd08:	str	x8, [sp, #6336]
  44fd0c:	str	w12, [sp, #6332]
  44fd10:	tbnz	w11, #0, 44fd28 <readlinkat@plt+0x4cdf8>
  44fd14:	ldur	w8, [x29, #-80]
  44fd18:	ldr	w9, [sp, #10368]
  44fd1c:	cmp	w8, w9
  44fd20:	cset	w8, ne  // ne = any
  44fd24:	str	w8, [sp, #6332]
  44fd28:	ldr	w8, [sp, #6332]
  44fd2c:	and	w8, w8, #0x1
  44fd30:	ldr	x9, [sp, #6336]
  44fd34:	subs	x10, x9, w8, sxtw
  44fd38:	mov	w8, wzr
  44fd3c:	add	w10, w10, #0x0
  44fd40:	mul	w8, w8, w10
  44fd44:	add	w8, w8, #0x1
  44fd48:	lsl	w8, w8, #30
  44fd4c:	subs	w8, w8, #0x1
  44fd50:	mov	w10, #0x2                   	// #2
  44fd54:	mul	w8, w8, w10
  44fd58:	add	w8, w8, #0x1
  44fd5c:	str	w8, [sp, #6328]
  44fd60:	b	44fdc0 <readlinkat@plt+0x4ce90>
  44fd64:	ldr	x8, [sp, #10360]
  44fd68:	ldr	x9, [sp, #10360]
  44fd6c:	mov	x10, xzr
  44fd70:	cmp	x10, x9
  44fd74:	cset	w11, ge  // ge = tcont
  44fd78:	mov	w12, #0x0                   	// #0
  44fd7c:	str	x8, [sp, #6320]
  44fd80:	str	w12, [sp, #6316]
  44fd84:	tbnz	w11, #0, 44fd9c <readlinkat@plt+0x4ce6c>
  44fd88:	ldur	w8, [x29, #-80]
  44fd8c:	ldr	w9, [sp, #10368]
  44fd90:	cmp	w8, w9
  44fd94:	cset	w8, ne  // ne = any
  44fd98:	str	w8, [sp, #6316]
  44fd9c:	ldr	w8, [sp, #6316]
  44fda0:	and	w8, w8, #0x1
  44fda4:	ldr	x9, [sp, #6320]
  44fda8:	subs	x10, x9, w8, sxtw
  44fdac:	mov	w8, wzr
  44fdb0:	add	w10, w10, #0x0
  44fdb4:	mul	w8, w8, w10
  44fdb8:	subs	w8, w8, #0x1
  44fdbc:	str	w8, [sp, #6328]
  44fdc0:	ldr	w8, [sp, #6328]
  44fdc4:	mov	w9, #0x7                   	// #7
  44fdc8:	sdiv	w8, w8, w9
  44fdcc:	ldr	x10, [sp, #10360]
  44fdd0:	ldr	x11, [sp, #10360]
  44fdd4:	mov	x12, xzr
  44fdd8:	cmp	x12, x11
  44fddc:	cset	w9, ge  // ge = tcont
  44fde0:	mov	w13, #0x0                   	// #0
  44fde4:	str	w8, [sp, #6312]
  44fde8:	str	x10, [sp, #6304]
  44fdec:	str	w13, [sp, #6300]
  44fdf0:	tbnz	w9, #0, 44fe08 <readlinkat@plt+0x4ced8>
  44fdf4:	ldur	w8, [x29, #-80]
  44fdf8:	ldr	w9, [sp, #10368]
  44fdfc:	cmp	w8, w9
  44fe00:	cset	w8, ne  // ne = any
  44fe04:	str	w8, [sp, #6300]
  44fe08:	ldr	w8, [sp, #6300]
  44fe0c:	and	w8, w8, #0x1
  44fe10:	ldr	x9, [sp, #6304]
  44fe14:	subs	x10, x9, w8, sxtw
  44fe18:	ldr	w8, [sp, #6312]
  44fe1c:	cmp	w8, w10
  44fe20:	b.lt	44ff44 <readlinkat@plt+0x4d014>  // b.tstop
  44fe24:	ldr	x8, [sp, #10360]
  44fe28:	ldr	x9, [sp, #10360]
  44fe2c:	mov	x10, xzr
  44fe30:	cmp	x10, x9
  44fe34:	cset	w11, ge  // ge = tcont
  44fe38:	mov	w12, #0x0                   	// #0
  44fe3c:	str	x8, [sp, #6288]
  44fe40:	str	w12, [sp, #6284]
  44fe44:	tbnz	w11, #0, 44fe5c <readlinkat@plt+0x4cf2c>
  44fe48:	ldur	w8, [x29, #-80]
  44fe4c:	ldr	w9, [sp, #10368]
  44fe50:	cmp	w8, w9
  44fe54:	cset	w8, ne  // ne = any
  44fe58:	str	w8, [sp, #6284]
  44fe5c:	ldr	w8, [sp, #6284]
  44fe60:	and	w8, w8, #0x1
  44fe64:	ldr	x9, [sp, #6288]
  44fe68:	subs	x10, x9, w8, sxtw
  44fe6c:	mov	w8, #0x7                   	// #7
  44fe70:	mul	w8, w10, w8
  44fe74:	mov	w10, wzr
  44fe78:	mul	w8, w10, w8
  44fe7c:	subs	w8, w8, #0x1
  44fe80:	cmp	w8, #0x0
  44fe84:	cset	w8, ge  // ge = tcont
  44fe88:	tbnz	w8, #0, 44fee8 <readlinkat@plt+0x4cfb8>
  44fe8c:	ldr	x8, [sp, #10360]
  44fe90:	ldr	x9, [sp, #10360]
  44fe94:	mov	x10, xzr
  44fe98:	cmp	x10, x9
  44fe9c:	cset	w11, ge  // ge = tcont
  44fea0:	mov	w12, #0x0                   	// #0
  44fea4:	str	x8, [sp, #6272]
  44fea8:	str	w12, [sp, #6268]
  44feac:	tbnz	w11, #0, 44fec4 <readlinkat@plt+0x4cf94>
  44feb0:	ldur	w8, [x29, #-80]
  44feb4:	ldr	w9, [sp, #10368]
  44feb8:	cmp	w8, w9
  44febc:	cset	w8, ne  // ne = any
  44fec0:	str	w8, [sp, #6268]
  44fec4:	ldr	w8, [sp, #6268]
  44fec8:	and	w8, w8, #0x1
  44fecc:	ldr	x9, [sp, #6272]
  44fed0:	subs	x10, x9, w8, sxtw
  44fed4:	mov	w8, #0x7                   	// #7
  44fed8:	mul	w8, w10, w8
  44fedc:	mov	w10, #0x80000000            	// #-2147483648
  44fee0:	cmp	w8, w10
  44fee4:	b.lt	44ff44 <readlinkat@plt+0x4d014>  // b.tstop
  44fee8:	ldr	x8, [sp, #10360]
  44feec:	ldr	x9, [sp, #10360]
  44fef0:	mov	x10, xzr
  44fef4:	cmp	x10, x9
  44fef8:	cset	w11, ge  // ge = tcont
  44fefc:	mov	w12, #0x0                   	// #0
  44ff00:	str	x8, [sp, #6256]
  44ff04:	str	w12, [sp, #6252]
  44ff08:	tbnz	w11, #0, 44ff20 <readlinkat@plt+0x4cff0>
  44ff0c:	ldur	w8, [x29, #-80]
  44ff10:	ldr	w9, [sp, #10368]
  44ff14:	cmp	w8, w9
  44ff18:	cset	w8, ne  // ne = any
  44ff1c:	str	w8, [sp, #6252]
  44ff20:	ldr	w8, [sp, #6252]
  44ff24:	and	w8, w8, #0x1
  44ff28:	ldr	x9, [sp, #6256]
  44ff2c:	subs	x10, x9, w8, sxtw
  44ff30:	mov	w8, #0x7                   	// #7
  44ff34:	mul	w8, w10, w8
  44ff38:	mov	w10, #0x7fffffff            	// #2147483647
  44ff3c:	cmp	w10, w8
  44ff40:	b.ge	44ffac <readlinkat@plt+0x4d07c>  // b.tcont
  44ff44:	ldr	x8, [sp, #10360]
  44ff48:	ldr	x9, [sp, #10360]
  44ff4c:	mov	x10, xzr
  44ff50:	cmp	x10, x9
  44ff54:	cset	w11, ge  // ge = tcont
  44ff58:	mov	w12, #0x0                   	// #0
  44ff5c:	str	x8, [sp, #6240]
  44ff60:	str	w12, [sp, #6236]
  44ff64:	tbnz	w11, #0, 44ff7c <readlinkat@plt+0x4d04c>
  44ff68:	ldur	w8, [x29, #-80]
  44ff6c:	ldr	w9, [sp, #10368]
  44ff70:	cmp	w8, w9
  44ff74:	cset	w8, ne  // ne = any
  44ff78:	str	w8, [sp, #6236]
  44ff7c:	ldr	w8, [sp, #6236]
  44ff80:	and	w8, w8, #0x1
  44ff84:	ldr	x9, [sp, #6240]
  44ff88:	subs	x10, x9, w8, sxtw
  44ff8c:	mov	w8, #0x7                   	// #7
  44ff90:	mul	w8, w10, w8
  44ff94:	mov	w0, w8
  44ff98:	sxtw	x11, w0
  44ff9c:	str	x11, [sp, #10032]
  44ffa0:	ldr	w8, [sp, #9664]
  44ffa4:	tbz	w8, #0, 453640 <readlinkat@plt+0x50710>
  44ffa8:	b	458f38 <readlinkat@plt+0x56008>
  44ffac:	ldr	x8, [sp, #10360]
  44ffb0:	ldr	x9, [sp, #10360]
  44ffb4:	mov	x10, xzr
  44ffb8:	cmp	x10, x9
  44ffbc:	cset	w11, ge  // ge = tcont
  44ffc0:	mov	w12, #0x0                   	// #0
  44ffc4:	str	x8, [sp, #6224]
  44ffc8:	str	w12, [sp, #6220]
  44ffcc:	tbnz	w11, #0, 44ffe4 <readlinkat@plt+0x4d0b4>
  44ffd0:	ldur	w8, [x29, #-80]
  44ffd4:	ldr	w9, [sp, #10368]
  44ffd8:	cmp	w8, w9
  44ffdc:	cset	w8, ne  // ne = any
  44ffe0:	str	w8, [sp, #6220]
  44ffe4:	ldr	w8, [sp, #6220]
  44ffe8:	and	w8, w8, #0x1
  44ffec:	ldr	x9, [sp, #6224]
  44fff0:	subs	x10, x9, w8, sxtw
  44fff4:	mov	w8, #0x7                   	// #7
  44fff8:	mul	w8, w10, w8
  44fffc:	mov	w0, w8
  450000:	sxtw	x11, w0
  450004:	str	x11, [sp, #10032]
  450008:	ldr	w8, [sp, #9668]
  45000c:	tbz	w8, #0, 453640 <readlinkat@plt+0x50710>
  450010:	b	458f38 <readlinkat@plt+0x56008>
  450014:	ldr	x8, [sp, #10360]
  450018:	ldr	x9, [sp, #10360]
  45001c:	mov	x10, xzr
  450020:	cmp	x10, x9
  450024:	cset	w11, ge  // ge = tcont
  450028:	mov	w12, #0x0                   	// #0
  45002c:	str	x8, [sp, #6208]
  450030:	str	w12, [sp, #6204]
  450034:	tbnz	w11, #0, 45004c <readlinkat@plt+0x4d11c>
  450038:	ldur	w8, [x29, #-80]
  45003c:	ldr	w9, [sp, #10368]
  450040:	cmp	w8, w9
  450044:	cset	w8, ne  // ne = any
  450048:	str	w8, [sp, #6204]
  45004c:	ldr	w8, [sp, #6204]
  450050:	and	w8, w8, #0x1
  450054:	ldr	x9, [sp, #6208]
  450058:	subs	x10, x9, w8, sxtw
  45005c:	mov	x11, xzr
  450060:	add	x10, x10, #0x0
  450064:	mul	x10, x11, x10
  450068:	subs	x10, x10, #0x1
  45006c:	cmp	x10, #0x0
  450070:	cset	w8, ge  // ge = tcont
  450074:	tbnz	w8, #0, 4500f0 <readlinkat@plt+0x4d1c0>
  450078:	ldr	x8, [sp, #10360]
  45007c:	ldr	x9, [sp, #10360]
  450080:	mov	x10, xzr
  450084:	cmp	x10, x9
  450088:	cset	w11, ge  // ge = tcont
  45008c:	mov	w12, #0x0                   	// #0
  450090:	str	x8, [sp, #6192]
  450094:	str	w12, [sp, #6188]
  450098:	tbnz	w11, #0, 4500b0 <readlinkat@plt+0x4d180>
  45009c:	ldur	w8, [x29, #-80]
  4500a0:	ldr	w9, [sp, #10368]
  4500a4:	cmp	w8, w9
  4500a8:	cset	w8, ne  // ne = any
  4500ac:	str	w8, [sp, #6188]
  4500b0:	ldr	w8, [sp, #6188]
  4500b4:	and	w8, w8, #0x1
  4500b8:	ldr	x9, [sp, #6192]
  4500bc:	subs	x10, x9, w8, sxtw
  4500c0:	mov	x11, xzr
  4500c4:	add	x10, x10, #0x0
  4500c8:	mul	x10, x11, x10
  4500cc:	add	x10, x10, #0x1
  4500d0:	lsl	x10, x10, #62
  4500d4:	subs	x10, x10, #0x1
  4500d8:	mov	x11, #0x2                   	// #2
  4500dc:	mul	x10, x10, x11
  4500e0:	add	x10, x10, #0x1
  4500e4:	mvn	x10, x10
  4500e8:	str	x10, [sp, #6176]
  4500ec:	b	45014c <readlinkat@plt+0x4d21c>
  4500f0:	ldr	x8, [sp, #10360]
  4500f4:	ldr	x9, [sp, #10360]
  4500f8:	mov	x10, xzr
  4500fc:	cmp	x10, x9
  450100:	cset	w11, ge  // ge = tcont
  450104:	mov	w12, #0x0                   	// #0
  450108:	str	x8, [sp, #6168]
  45010c:	str	w12, [sp, #6164]
  450110:	tbnz	w11, #0, 450128 <readlinkat@plt+0x4d1f8>
  450114:	ldur	w8, [x29, #-80]
  450118:	ldr	w9, [sp, #10368]
  45011c:	cmp	w8, w9
  450120:	cset	w8, ne  // ne = any
  450124:	str	w8, [sp, #6164]
  450128:	ldr	w8, [sp, #6164]
  45012c:	and	w8, w8, #0x1
  450130:	ldr	x9, [sp, #6168]
  450134:	subs	x10, x9, w8, sxtw
  450138:	mov	x11, xzr
  45013c:	add	x10, x10, #0x0
  450140:	mul	x10, x11, x10
  450144:	add	x10, x10, #0x0
  450148:	str	x10, [sp, #6176]
  45014c:	ldr	x8, [sp, #6176]
  450150:	cbnz	x8, 4501a8 <readlinkat@plt+0x4d278>
  450154:	ldr	x8, [sp, #10360]
  450158:	ldr	x9, [sp, #10360]
  45015c:	mov	x10, xzr
  450160:	cmp	x10, x9
  450164:	cset	w11, ge  // ge = tcont
  450168:	mov	w12, #0x0                   	// #0
  45016c:	str	x8, [sp, #6152]
  450170:	str	w12, [sp, #6148]
  450174:	tbnz	w11, #0, 45018c <readlinkat@plt+0x4d25c>
  450178:	ldur	w8, [x29, #-80]
  45017c:	ldr	w9, [sp, #10368]
  450180:	cmp	w8, w9
  450184:	cset	w8, ne  // ne = any
  450188:	str	w8, [sp, #6148]
  45018c:	ldr	w8, [sp, #6148]
  450190:	and	w8, w8, #0x1
  450194:	ldr	x9, [sp, #6152]
  450198:	subs	x10, x9, w8, sxtw
  45019c:	cmp	x10, #0x0
  4501a0:	cset	w8, lt  // lt = tstop
  4501a4:	tbnz	w8, #0, 450a20 <readlinkat@plt+0x4daf0>
  4501a8:	ldr	w8, [sp, #9668]
  4501ac:	tbnz	w8, #0, 4501b4 <readlinkat@plt+0x4d284>
  4501b0:	b	45055c <readlinkat@plt+0x4d62c>
  4501b4:	ldr	x8, [sp, #10360]
  4501b8:	ldr	x9, [sp, #10360]
  4501bc:	mov	x10, xzr
  4501c0:	cmp	x10, x9
  4501c4:	cset	w11, ge  // ge = tcont
  4501c8:	mov	w12, #0x0                   	// #0
  4501cc:	str	x8, [sp, #6136]
  4501d0:	str	w12, [sp, #6132]
  4501d4:	tbnz	w11, #0, 4501ec <readlinkat@plt+0x4d2bc>
  4501d8:	ldur	w8, [x29, #-80]
  4501dc:	ldr	w9, [sp, #10368]
  4501e0:	cmp	w8, w9
  4501e4:	cset	w8, ne  // ne = any
  4501e8:	str	w8, [sp, #6132]
  4501ec:	ldr	w8, [sp, #6132]
  4501f0:	and	w8, w8, #0x1
  4501f4:	ldr	x9, [sp, #6136]
  4501f8:	subs	x10, x9, w8, sxtw
  4501fc:	cmp	x10, #0x0
  450200:	cset	w8, ge  // ge = tcont
  450204:	tbnz	w8, #0, 4503a4 <readlinkat@plt+0x4d474>
  450208:	ldr	x8, [sp, #10360]
  45020c:	ldr	x9, [sp, #10360]
  450210:	mov	x10, xzr
  450214:	cmp	x10, x9
  450218:	cset	w11, ge  // ge = tcont
  45021c:	mov	w12, #0x0                   	// #0
  450220:	str	x8, [sp, #6120]
  450224:	str	w12, [sp, #6116]
  450228:	tbnz	w11, #0, 450240 <readlinkat@plt+0x4d310>
  45022c:	ldur	w8, [x29, #-80]
  450230:	ldr	w9, [sp, #10368]
  450234:	cmp	w8, w9
  450238:	cset	w8, ne  // ne = any
  45023c:	str	w8, [sp, #6116]
  450240:	ldr	w8, [sp, #6116]
  450244:	and	w8, w8, #0x1
  450248:	ldr	x9, [sp, #6120]
  45024c:	subs	x10, x9, w8, sxtw
  450250:	ldr	x11, [sp, #10360]
  450254:	ldr	x12, [sp, #10360]
  450258:	mov	x13, xzr
  45025c:	cmp	x13, x12
  450260:	cset	w8, ge  // ge = tcont
  450264:	mov	w14, #0x0                   	// #0
  450268:	str	x10, [sp, #6104]
  45026c:	str	x11, [sp, #6096]
  450270:	str	w14, [sp, #6092]
  450274:	tbnz	w8, #0, 45028c <readlinkat@plt+0x4d35c>
  450278:	ldur	w8, [x29, #-80]
  45027c:	ldr	w9, [sp, #10368]
  450280:	cmp	w8, w9
  450284:	cset	w8, ne  // ne = any
  450288:	str	w8, [sp, #6092]
  45028c:	ldr	w8, [sp, #6092]
  450290:	and	w8, w8, #0x1
  450294:	ldr	x9, [sp, #6096]
  450298:	subs	x10, x9, w8, sxtw
  45029c:	mov	x11, xzr
  4502a0:	add	x10, x10, #0x0
  4502a4:	mul	x10, x11, x10
  4502a8:	subs	x10, x10, #0x1
  4502ac:	cmp	x10, #0x0
  4502b0:	cset	w8, ge  // ge = tcont
  4502b4:	tbnz	w8, #0, 45032c <readlinkat@plt+0x4d3fc>
  4502b8:	ldr	x8, [sp, #10360]
  4502bc:	ldr	x9, [sp, #10360]
  4502c0:	mov	x10, xzr
  4502c4:	cmp	x10, x9
  4502c8:	cset	w11, ge  // ge = tcont
  4502cc:	mov	w12, #0x0                   	// #0
  4502d0:	str	x8, [sp, #6080]
  4502d4:	str	w12, [sp, #6076]
  4502d8:	tbnz	w11, #0, 4502f0 <readlinkat@plt+0x4d3c0>
  4502dc:	ldur	w8, [x29, #-80]
  4502e0:	ldr	w9, [sp, #10368]
  4502e4:	cmp	w8, w9
  4502e8:	cset	w8, ne  // ne = any
  4502ec:	str	w8, [sp, #6076]
  4502f0:	ldr	w8, [sp, #6076]
  4502f4:	and	w8, w8, #0x1
  4502f8:	ldr	x9, [sp, #6080]
  4502fc:	subs	x10, x9, w8, sxtw
  450300:	mov	x11, xzr
  450304:	add	x10, x10, #0x0
  450308:	mul	x10, x11, x10
  45030c:	add	x10, x10, #0x1
  450310:	lsl	x10, x10, #62
  450314:	subs	x10, x10, #0x1
  450318:	mov	x11, #0x2                   	// #2
  45031c:	mul	x10, x10, x11
  450320:	add	x10, x10, #0x1
  450324:	str	x10, [sp, #6064]
  450328:	b	450388 <readlinkat@plt+0x4d458>
  45032c:	ldr	x8, [sp, #10360]
  450330:	ldr	x9, [sp, #10360]
  450334:	mov	x10, xzr
  450338:	cmp	x10, x9
  45033c:	cset	w11, ge  // ge = tcont
  450340:	mov	w12, #0x0                   	// #0
  450344:	str	x8, [sp, #6056]
  450348:	str	w12, [sp, #6052]
  45034c:	tbnz	w11, #0, 450364 <readlinkat@plt+0x4d434>
  450350:	ldur	w8, [x29, #-80]
  450354:	ldr	w9, [sp, #10368]
  450358:	cmp	w8, w9
  45035c:	cset	w8, ne  // ne = any
  450360:	str	w8, [sp, #6052]
  450364:	ldr	w8, [sp, #6052]
  450368:	and	w8, w8, #0x1
  45036c:	ldr	x9, [sp, #6056]
  450370:	subs	x10, x9, w8, sxtw
  450374:	mov	x11, xzr
  450378:	add	x10, x10, #0x0
  45037c:	mul	x10, x11, x10
  450380:	subs	x10, x10, #0x1
  450384:	str	x10, [sp, #6064]
  450388:	ldr	x8, [sp, #6064]
  45038c:	mov	x9, #0x7                   	// #7
  450390:	sdiv	x8, x8, x9
  450394:	ldr	x9, [sp, #6104]
  450398:	cmp	x9, x8
  45039c:	b.lt	450a20 <readlinkat@plt+0x4daf0>  // b.tstop
  4503a0:	b	450900 <readlinkat@plt+0x4d9d0>
  4503a4:	ldr	w8, [sp, #9668]
  4503a8:	tbnz	w8, #0, 4503b0 <readlinkat@plt+0x4d480>
  4503ac:	b	4503bc <readlinkat@plt+0x4d48c>
  4503b0:	ldr	w8, [sp, #9668]
  4503b4:	tbnz	w8, #0, 450a20 <readlinkat@plt+0x4daf0>
  4503b8:	b	450900 <readlinkat@plt+0x4d9d0>
  4503bc:	ldr	x8, [sp, #10360]
  4503c0:	ldr	x9, [sp, #10360]
  4503c4:	mov	x10, xzr
  4503c8:	cmp	x10, x9
  4503cc:	cset	w11, ge  // ge = tcont
  4503d0:	mov	w12, #0x0                   	// #0
  4503d4:	str	x8, [sp, #6040]
  4503d8:	str	w12, [sp, #6036]
  4503dc:	tbnz	w11, #0, 4503f4 <readlinkat@plt+0x4d4c4>
  4503e0:	ldur	w8, [x29, #-80]
  4503e4:	ldr	w9, [sp, #10368]
  4503e8:	cmp	w8, w9
  4503ec:	cset	w8, ne  // ne = any
  4503f0:	str	w8, [sp, #6036]
  4503f4:	ldr	w8, [sp, #6036]
  4503f8:	and	w8, w8, #0x1
  4503fc:	ldr	x9, [sp, #6040]
  450400:	subs	x10, x9, w8, sxtw
  450404:	mov	x11, xzr
  450408:	add	x10, x10, #0x0
  45040c:	mul	x10, x11, x10
  450410:	subs	x10, x10, #0x1
  450414:	cmp	x10, #0x0
  450418:	cset	w8, ge  // ge = tcont
  45041c:	tbnz	w8, #0, 450498 <readlinkat@plt+0x4d568>
  450420:	ldr	x8, [sp, #10360]
  450424:	ldr	x9, [sp, #10360]
  450428:	mov	x10, xzr
  45042c:	cmp	x10, x9
  450430:	cset	w11, ge  // ge = tcont
  450434:	mov	w12, #0x0                   	// #0
  450438:	str	x8, [sp, #6024]
  45043c:	str	w12, [sp, #6020]
  450440:	tbnz	w11, #0, 450458 <readlinkat@plt+0x4d528>
  450444:	ldur	w8, [x29, #-80]
  450448:	ldr	w9, [sp, #10368]
  45044c:	cmp	w8, w9
  450450:	cset	w8, ne  // ne = any
  450454:	str	w8, [sp, #6020]
  450458:	ldr	w8, [sp, #6020]
  45045c:	and	w8, w8, #0x1
  450460:	ldr	x9, [sp, #6024]
  450464:	subs	x10, x9, w8, sxtw
  450468:	mov	x11, xzr
  45046c:	add	x10, x10, #0x0
  450470:	mul	x10, x11, x10
  450474:	add	x10, x10, #0x1
  450478:	lsl	x10, x10, #62
  45047c:	subs	x10, x10, #0x1
  450480:	mov	x11, #0x2                   	// #2
  450484:	mul	x10, x10, x11
  450488:	add	x10, x10, #0x1
  45048c:	mvn	x10, x10
  450490:	str	x10, [sp, #6008]
  450494:	b	4504f4 <readlinkat@plt+0x4d5c4>
  450498:	ldr	x8, [sp, #10360]
  45049c:	ldr	x9, [sp, #10360]
  4504a0:	mov	x10, xzr
  4504a4:	cmp	x10, x9
  4504a8:	cset	w11, ge  // ge = tcont
  4504ac:	mov	w12, #0x0                   	// #0
  4504b0:	str	x8, [sp, #6000]
  4504b4:	str	w12, [sp, #5996]
  4504b8:	tbnz	w11, #0, 4504d0 <readlinkat@plt+0x4d5a0>
  4504bc:	ldur	w8, [x29, #-80]
  4504c0:	ldr	w9, [sp, #10368]
  4504c4:	cmp	w8, w9
  4504c8:	cset	w8, ne  // ne = any
  4504cc:	str	w8, [sp, #5996]
  4504d0:	ldr	w8, [sp, #5996]
  4504d4:	and	w8, w8, #0x1
  4504d8:	ldr	x9, [sp, #6000]
  4504dc:	subs	x10, x9, w8, sxtw
  4504e0:	mov	x11, xzr
  4504e4:	add	x10, x10, #0x0
  4504e8:	mul	x10, x11, x10
  4504ec:	add	x10, x10, #0x0
  4504f0:	str	x10, [sp, #6008]
  4504f4:	ldr	x8, [sp, #6008]
  4504f8:	mov	x9, #0x7                   	// #7
  4504fc:	sdiv	x8, x8, x9
  450500:	ldr	x9, [sp, #10360]
  450504:	ldr	x10, [sp, #10360]
  450508:	mov	x11, xzr
  45050c:	cmp	x11, x10
  450510:	cset	w12, ge  // ge = tcont
  450514:	mov	w13, #0x0                   	// #0
  450518:	str	x8, [sp, #5984]
  45051c:	str	x9, [sp, #5976]
  450520:	str	w13, [sp, #5972]
  450524:	tbnz	w12, #0, 45053c <readlinkat@plt+0x4d60c>
  450528:	ldur	w8, [x29, #-80]
  45052c:	ldr	w9, [sp, #10368]
  450530:	cmp	w8, w9
  450534:	cset	w8, ne  // ne = any
  450538:	str	w8, [sp, #5972]
  45053c:	ldr	w8, [sp, #5972]
  450540:	and	w8, w8, #0x1
  450544:	ldr	x9, [sp, #5976]
  450548:	subs	x10, x9, w8, sxtw
  45054c:	ldr	x11, [sp, #5984]
  450550:	cmp	x11, x10
  450554:	b.lt	450a20 <readlinkat@plt+0x4daf0>  // b.tstop
  450558:	b	450900 <readlinkat@plt+0x4d9d0>
  45055c:	ldr	w8, [sp, #9668]
  450560:	tbnz	w8, #0, 450568 <readlinkat@plt+0x4d638>
  450564:	b	450574 <readlinkat@plt+0x4d644>
  450568:	ldr	w8, [sp, #9668]
  45056c:	tbnz	w8, #0, 450a20 <readlinkat@plt+0x4daf0>
  450570:	b	450900 <readlinkat@plt+0x4d9d0>
  450574:	ldr	x8, [sp, #10360]
  450578:	ldr	x9, [sp, #10360]
  45057c:	mov	x10, xzr
  450580:	cmp	x10, x9
  450584:	cset	w11, ge  // ge = tcont
  450588:	mov	w12, #0x0                   	// #0
  45058c:	str	x8, [sp, #5960]
  450590:	str	w12, [sp, #5956]
  450594:	tbnz	w11, #0, 4505ac <readlinkat@plt+0x4d67c>
  450598:	ldur	w8, [x29, #-80]
  45059c:	ldr	w9, [sp, #10368]
  4505a0:	cmp	w8, w9
  4505a4:	cset	w8, ne  // ne = any
  4505a8:	str	w8, [sp, #5956]
  4505ac:	ldr	w8, [sp, #5956]
  4505b0:	and	w8, w8, #0x1
  4505b4:	ldr	x9, [sp, #5960]
  4505b8:	subs	x10, x9, w8, sxtw
  4505bc:	cmp	x10, #0x0
  4505c0:	cset	w8, ge  // ge = tcont
  4505c4:	tbnz	w8, #0, 450768 <readlinkat@plt+0x4d838>
  4505c8:	ldr	x8, [sp, #10360]
  4505cc:	ldr	x9, [sp, #10360]
  4505d0:	mov	x10, xzr
  4505d4:	cmp	x10, x9
  4505d8:	cset	w11, ge  // ge = tcont
  4505dc:	mov	w12, #0x0                   	// #0
  4505e0:	str	x8, [sp, #5944]
  4505e4:	str	w12, [sp, #5940]
  4505e8:	tbnz	w11, #0, 450600 <readlinkat@plt+0x4d6d0>
  4505ec:	ldur	w8, [x29, #-80]
  4505f0:	ldr	w9, [sp, #10368]
  4505f4:	cmp	w8, w9
  4505f8:	cset	w8, ne  // ne = any
  4505fc:	str	w8, [sp, #5940]
  450600:	ldr	w8, [sp, #5940]
  450604:	and	w8, w8, #0x1
  450608:	ldr	x9, [sp, #5944]
  45060c:	subs	x10, x9, w8, sxtw
  450610:	ldr	x11, [sp, #10360]
  450614:	ldr	x12, [sp, #10360]
  450618:	mov	x13, xzr
  45061c:	cmp	x13, x12
  450620:	cset	w8, ge  // ge = tcont
  450624:	mov	w14, #0x0                   	// #0
  450628:	str	x10, [sp, #5928]
  45062c:	str	x11, [sp, #5920]
  450630:	str	w14, [sp, #5916]
  450634:	tbnz	w8, #0, 45064c <readlinkat@plt+0x4d71c>
  450638:	ldur	w8, [x29, #-80]
  45063c:	ldr	w9, [sp, #10368]
  450640:	cmp	w8, w9
  450644:	cset	w8, ne  // ne = any
  450648:	str	w8, [sp, #5916]
  45064c:	ldr	w8, [sp, #5916]
  450650:	and	w8, w8, #0x1
  450654:	ldr	x9, [sp, #5920]
  450658:	subs	x10, x9, w8, sxtw
  45065c:	mov	x11, xzr
  450660:	add	x10, x10, #0x0
  450664:	mul	x10, x11, x10
  450668:	subs	x10, x10, #0x1
  45066c:	cmp	x10, #0x0
  450670:	cset	w8, ge  // ge = tcont
  450674:	tbnz	w8, #0, 4506f0 <readlinkat@plt+0x4d7c0>
  450678:	ldr	x8, [sp, #10360]
  45067c:	ldr	x9, [sp, #10360]
  450680:	mov	x10, xzr
  450684:	cmp	x10, x9
  450688:	cset	w11, ge  // ge = tcont
  45068c:	mov	w12, #0x0                   	// #0
  450690:	str	x8, [sp, #5904]
  450694:	str	w12, [sp, #5900]
  450698:	tbnz	w11, #0, 4506b0 <readlinkat@plt+0x4d780>
  45069c:	ldur	w8, [x29, #-80]
  4506a0:	ldr	w9, [sp, #10368]
  4506a4:	cmp	w8, w9
  4506a8:	cset	w8, ne  // ne = any
  4506ac:	str	w8, [sp, #5900]
  4506b0:	ldr	w8, [sp, #5900]
  4506b4:	and	w8, w8, #0x1
  4506b8:	ldr	x9, [sp, #5904]
  4506bc:	subs	x10, x9, w8, sxtw
  4506c0:	mov	x11, xzr
  4506c4:	add	x10, x10, #0x0
  4506c8:	mul	x10, x11, x10
  4506cc:	add	x10, x10, #0x1
  4506d0:	lsl	x10, x10, #62
  4506d4:	subs	x10, x10, #0x1
  4506d8:	mov	x11, #0x2                   	// #2
  4506dc:	mul	x10, x10, x11
  4506e0:	add	x10, x10, #0x1
  4506e4:	mvn	x10, x10
  4506e8:	str	x10, [sp, #5888]
  4506ec:	b	45074c <readlinkat@plt+0x4d81c>
  4506f0:	ldr	x8, [sp, #10360]
  4506f4:	ldr	x9, [sp, #10360]
  4506f8:	mov	x10, xzr
  4506fc:	cmp	x10, x9
  450700:	cset	w11, ge  // ge = tcont
  450704:	mov	w12, #0x0                   	// #0
  450708:	str	x8, [sp, #5880]
  45070c:	str	w12, [sp, #5876]
  450710:	tbnz	w11, #0, 450728 <readlinkat@plt+0x4d7f8>
  450714:	ldur	w8, [x29, #-80]
  450718:	ldr	w9, [sp, #10368]
  45071c:	cmp	w8, w9
  450720:	cset	w8, ne  // ne = any
  450724:	str	w8, [sp, #5876]
  450728:	ldr	w8, [sp, #5876]
  45072c:	and	w8, w8, #0x1
  450730:	ldr	x9, [sp, #5880]
  450734:	subs	x10, x9, w8, sxtw
  450738:	mov	x11, xzr
  45073c:	add	x10, x10, #0x0
  450740:	mul	x10, x11, x10
  450744:	add	x10, x10, #0x0
  450748:	str	x10, [sp, #5888]
  45074c:	ldr	x8, [sp, #5888]
  450750:	mov	x9, #0x7                   	// #7
  450754:	sdiv	x8, x8, x9
  450758:	ldr	x9, [sp, #5928]
  45075c:	cmp	x9, x8
  450760:	b.lt	450a20 <readlinkat@plt+0x4daf0>  // b.tstop
  450764:	b	450900 <readlinkat@plt+0x4d9d0>
  450768:	ldr	x8, [sp, #10360]
  45076c:	ldr	x9, [sp, #10360]
  450770:	mov	x10, xzr
  450774:	cmp	x10, x9
  450778:	cset	w11, ge  // ge = tcont
  45077c:	mov	w12, #0x0                   	// #0
  450780:	str	x8, [sp, #5864]
  450784:	str	w12, [sp, #5860]
  450788:	tbnz	w11, #0, 4507a0 <readlinkat@plt+0x4d870>
  45078c:	ldur	w8, [x29, #-80]
  450790:	ldr	w9, [sp, #10368]
  450794:	cmp	w8, w9
  450798:	cset	w8, ne  // ne = any
  45079c:	str	w8, [sp, #5860]
  4507a0:	ldr	w8, [sp, #5860]
  4507a4:	and	w8, w8, #0x1
  4507a8:	ldr	x9, [sp, #5864]
  4507ac:	subs	x10, x9, w8, sxtw
  4507b0:	mov	x11, xzr
  4507b4:	add	x10, x10, #0x0
  4507b8:	mul	x10, x11, x10
  4507bc:	subs	x10, x10, #0x1
  4507c0:	cmp	x10, #0x0
  4507c4:	cset	w8, ge  // ge = tcont
  4507c8:	tbnz	w8, #0, 450840 <readlinkat@plt+0x4d910>
  4507cc:	ldr	x8, [sp, #10360]
  4507d0:	ldr	x9, [sp, #10360]
  4507d4:	mov	x10, xzr
  4507d8:	cmp	x10, x9
  4507dc:	cset	w11, ge  // ge = tcont
  4507e0:	mov	w12, #0x0                   	// #0
  4507e4:	str	x8, [sp, #5848]
  4507e8:	str	w12, [sp, #5844]
  4507ec:	tbnz	w11, #0, 450804 <readlinkat@plt+0x4d8d4>
  4507f0:	ldur	w8, [x29, #-80]
  4507f4:	ldr	w9, [sp, #10368]
  4507f8:	cmp	w8, w9
  4507fc:	cset	w8, ne  // ne = any
  450800:	str	w8, [sp, #5844]
  450804:	ldr	w8, [sp, #5844]
  450808:	and	w8, w8, #0x1
  45080c:	ldr	x9, [sp, #5848]
  450810:	subs	x10, x9, w8, sxtw
  450814:	mov	x11, xzr
  450818:	add	x10, x10, #0x0
  45081c:	mul	x10, x11, x10
  450820:	add	x10, x10, #0x1
  450824:	lsl	x10, x10, #62
  450828:	subs	x10, x10, #0x1
  45082c:	mov	x11, #0x2                   	// #2
  450830:	mul	x10, x10, x11
  450834:	add	x10, x10, #0x1
  450838:	str	x10, [sp, #5832]
  45083c:	b	45089c <readlinkat@plt+0x4d96c>
  450840:	ldr	x8, [sp, #10360]
  450844:	ldr	x9, [sp, #10360]
  450848:	mov	x10, xzr
  45084c:	cmp	x10, x9
  450850:	cset	w11, ge  // ge = tcont
  450854:	mov	w12, #0x0                   	// #0
  450858:	str	x8, [sp, #5824]
  45085c:	str	w12, [sp, #5820]
  450860:	tbnz	w11, #0, 450878 <readlinkat@plt+0x4d948>
  450864:	ldur	w8, [x29, #-80]
  450868:	ldr	w9, [sp, #10368]
  45086c:	cmp	w8, w9
  450870:	cset	w8, ne  // ne = any
  450874:	str	w8, [sp, #5820]
  450878:	ldr	w8, [sp, #5820]
  45087c:	and	w8, w8, #0x1
  450880:	ldr	x9, [sp, #5824]
  450884:	subs	x10, x9, w8, sxtw
  450888:	mov	x11, xzr
  45088c:	add	x10, x10, #0x0
  450890:	mul	x10, x11, x10
  450894:	subs	x10, x10, #0x1
  450898:	str	x10, [sp, #5832]
  45089c:	ldr	x8, [sp, #5832]
  4508a0:	mov	x9, #0x7                   	// #7
  4508a4:	sdiv	x8, x8, x9
  4508a8:	ldr	x9, [sp, #10360]
  4508ac:	ldr	x10, [sp, #10360]
  4508b0:	mov	x11, xzr
  4508b4:	cmp	x11, x10
  4508b8:	cset	w12, ge  // ge = tcont
  4508bc:	mov	w13, #0x0                   	// #0
  4508c0:	str	x8, [sp, #5808]
  4508c4:	str	x9, [sp, #5800]
  4508c8:	str	w13, [sp, #5796]
  4508cc:	tbnz	w12, #0, 4508e4 <readlinkat@plt+0x4d9b4>
  4508d0:	ldur	w8, [x29, #-80]
  4508d4:	ldr	w9, [sp, #10368]
  4508d8:	cmp	w8, w9
  4508dc:	cset	w8, ne  // ne = any
  4508e0:	str	w8, [sp, #5796]
  4508e4:	ldr	w8, [sp, #5796]
  4508e8:	and	w8, w8, #0x1
  4508ec:	ldr	x9, [sp, #5800]
  4508f0:	subs	x10, x9, w8, sxtw
  4508f4:	ldr	x11, [sp, #5808]
  4508f8:	cmp	x11, x10
  4508fc:	b.lt	450a20 <readlinkat@plt+0x4daf0>  // b.tstop
  450900:	ldr	x8, [sp, #10360]
  450904:	ldr	x9, [sp, #10360]
  450908:	mov	x10, xzr
  45090c:	cmp	x10, x9
  450910:	cset	w11, ge  // ge = tcont
  450914:	mov	w12, #0x0                   	// #0
  450918:	str	x8, [sp, #5784]
  45091c:	str	w12, [sp, #5780]
  450920:	tbnz	w11, #0, 450938 <readlinkat@plt+0x4da08>
  450924:	ldur	w8, [x29, #-80]
  450928:	ldr	w9, [sp, #10368]
  45092c:	cmp	w8, w9
  450930:	cset	w8, ne  // ne = any
  450934:	str	w8, [sp, #5780]
  450938:	ldr	w8, [sp, #5780]
  45093c:	and	w8, w8, #0x1
  450940:	ldr	x9, [sp, #5784]
  450944:	subs	x10, x9, w8, sxtw
  450948:	mov	x11, #0x7                   	// #7
  45094c:	mul	x10, x10, x11
  450950:	mov	x11, xzr
  450954:	mul	x10, x11, x10
  450958:	subs	x10, x10, #0x1
  45095c:	cmp	x10, #0x0
  450960:	cset	w8, ge  // ge = tcont
  450964:	tbnz	w8, #0, 4509c4 <readlinkat@plt+0x4da94>
  450968:	ldr	x8, [sp, #10360]
  45096c:	ldr	x9, [sp, #10360]
  450970:	mov	x10, xzr
  450974:	cmp	x10, x9
  450978:	cset	w11, ge  // ge = tcont
  45097c:	mov	w12, #0x0                   	// #0
  450980:	str	x8, [sp, #5768]
  450984:	str	w12, [sp, #5764]
  450988:	tbnz	w11, #0, 4509a0 <readlinkat@plt+0x4da70>
  45098c:	ldur	w8, [x29, #-80]
  450990:	ldr	w9, [sp, #10368]
  450994:	cmp	w8, w9
  450998:	cset	w8, ne  // ne = any
  45099c:	str	w8, [sp, #5764]
  4509a0:	ldr	w8, [sp, #5764]
  4509a4:	and	w8, w8, #0x1
  4509a8:	ldr	x9, [sp, #5768]
  4509ac:	subs	x10, x9, w8, sxtw
  4509b0:	mov	x11, #0x7                   	// #7
  4509b4:	mul	x10, x10, x11
  4509b8:	mov	x11, #0xffffffff80000000    	// #-2147483648
  4509bc:	cmp	x10, x11
  4509c0:	b.lt	450a20 <readlinkat@plt+0x4daf0>  // b.tstop
  4509c4:	ldr	x8, [sp, #10360]
  4509c8:	ldr	x9, [sp, #10360]
  4509cc:	mov	x10, xzr
  4509d0:	cmp	x10, x9
  4509d4:	cset	w11, ge  // ge = tcont
  4509d8:	mov	w12, #0x0                   	// #0
  4509dc:	str	x8, [sp, #5752]
  4509e0:	str	w12, [sp, #5748]
  4509e4:	tbnz	w11, #0, 4509fc <readlinkat@plt+0x4dacc>
  4509e8:	ldur	w8, [x29, #-80]
  4509ec:	ldr	w9, [sp, #10368]
  4509f0:	cmp	w8, w9
  4509f4:	cset	w8, ne  // ne = any
  4509f8:	str	w8, [sp, #5748]
  4509fc:	ldr	w8, [sp, #5748]
  450a00:	and	w8, w8, #0x1
  450a04:	ldr	x9, [sp, #5752]
  450a08:	subs	x10, x9, w8, sxtw
  450a0c:	mov	x11, #0x7                   	// #7
  450a10:	mul	x10, x10, x11
  450a14:	mov	x11, #0x7fffffff            	// #2147483647
  450a18:	cmp	x11, x10
  450a1c:	b.ge	450a88 <readlinkat@plt+0x4db58>  // b.tcont
  450a20:	ldr	x8, [sp, #10360]
  450a24:	ldr	x9, [sp, #10360]
  450a28:	mov	x10, xzr
  450a2c:	cmp	x10, x9
  450a30:	cset	w11, ge  // ge = tcont
  450a34:	mov	w12, #0x0                   	// #0
  450a38:	str	x8, [sp, #5736]
  450a3c:	str	w12, [sp, #5732]
  450a40:	tbnz	w11, #0, 450a58 <readlinkat@plt+0x4db28>
  450a44:	ldur	w8, [x29, #-80]
  450a48:	ldr	w9, [sp, #10368]
  450a4c:	cmp	w8, w9
  450a50:	cset	w8, ne  // ne = any
  450a54:	str	w8, [sp, #5732]
  450a58:	ldr	w8, [sp, #5732]
  450a5c:	and	w8, w8, #0x1
  450a60:	ldr	x9, [sp, #5736]
  450a64:	subs	x10, x9, w8, sxtw
  450a68:	mov	w8, #0x7                   	// #7
  450a6c:	mul	w8, w10, w8
  450a70:	mov	w0, w8
  450a74:	sxtw	x11, w0
  450a78:	str	x11, [sp, #10032]
  450a7c:	ldr	w8, [sp, #9664]
  450a80:	tbz	w8, #0, 453640 <readlinkat@plt+0x50710>
  450a84:	b	458f38 <readlinkat@plt+0x56008>
  450a88:	ldr	x8, [sp, #10360]
  450a8c:	ldr	x9, [sp, #10360]
  450a90:	mov	x10, xzr
  450a94:	cmp	x10, x9
  450a98:	cset	w11, ge  // ge = tcont
  450a9c:	mov	w12, #0x0                   	// #0
  450aa0:	str	x8, [sp, #5720]
  450aa4:	str	w12, [sp, #5716]
  450aa8:	tbnz	w11, #0, 450ac0 <readlinkat@plt+0x4db90>
  450aac:	ldur	w8, [x29, #-80]
  450ab0:	ldr	w9, [sp, #10368]
  450ab4:	cmp	w8, w9
  450ab8:	cset	w8, ne  // ne = any
  450abc:	str	w8, [sp, #5716]
  450ac0:	ldr	w8, [sp, #5716]
  450ac4:	and	w8, w8, #0x1
  450ac8:	ldr	x9, [sp, #5720]
  450acc:	subs	x10, x9, w8, sxtw
  450ad0:	mov	w8, #0x7                   	// #7
  450ad4:	mul	w8, w10, w8
  450ad8:	mov	w0, w8
  450adc:	sxtw	x11, w0
  450ae0:	str	x11, [sp, #10032]
  450ae4:	ldr	w8, [sp, #9668]
  450ae8:	tbz	w8, #0, 453640 <readlinkat@plt+0x50710>
  450aec:	b	458f38 <readlinkat@plt+0x56008>
  450af0:	ldr	w8, [sp, #9664]
  450af4:	tbnz	w8, #0, 450afc <readlinkat@plt+0x4dbcc>
  450af8:	b	4520a0 <readlinkat@plt+0x4f170>
  450afc:	ldr	w8, [sp, #9668]
  450b00:	tbnz	w8, #0, 450b08 <readlinkat@plt+0x4dbd8>
  450b04:	b	4515d4 <readlinkat@plt+0x4e6a4>
  450b08:	ldr	x8, [sp, #10360]
  450b0c:	ldr	x9, [sp, #10360]
  450b10:	mov	x10, xzr
  450b14:	cmp	x10, x9
  450b18:	cset	w11, ge  // ge = tcont
  450b1c:	mov	w12, #0x0                   	// #0
  450b20:	str	x8, [sp, #5704]
  450b24:	str	w12, [sp, #5700]
  450b28:	tbnz	w11, #0, 450b40 <readlinkat@plt+0x4dc10>
  450b2c:	ldur	w8, [x29, #-80]
  450b30:	ldr	w9, [sp, #10368]
  450b34:	cmp	w8, w9
  450b38:	cset	w8, ne  // ne = any
  450b3c:	str	w8, [sp, #5700]
  450b40:	ldr	w8, [sp, #5700]
  450b44:	and	w8, w8, #0x1
  450b48:	ldr	x9, [sp, #5704]
  450b4c:	subs	x10, x9, w8, sxtw
  450b50:	mov	x11, xzr
  450b54:	add	x10, x10, #0x0
  450b58:	mul	x10, x11, x10
  450b5c:	subs	x10, x10, #0x1
  450b60:	cmp	x10, #0x0
  450b64:	cset	w8, ge  // ge = tcont
  450b68:	tbnz	w8, #0, 450be4 <readlinkat@plt+0x4dcb4>
  450b6c:	ldr	x8, [sp, #10360]
  450b70:	ldr	x9, [sp, #10360]
  450b74:	mov	x10, xzr
  450b78:	cmp	x10, x9
  450b7c:	cset	w11, ge  // ge = tcont
  450b80:	mov	w12, #0x0                   	// #0
  450b84:	str	x8, [sp, #5688]
  450b88:	str	w12, [sp, #5684]
  450b8c:	tbnz	w11, #0, 450ba4 <readlinkat@plt+0x4dc74>
  450b90:	ldur	w8, [x29, #-80]
  450b94:	ldr	w9, [sp, #10368]
  450b98:	cmp	w8, w9
  450b9c:	cset	w8, ne  // ne = any
  450ba0:	str	w8, [sp, #5684]
  450ba4:	ldr	w8, [sp, #5684]
  450ba8:	and	w8, w8, #0x1
  450bac:	ldr	x9, [sp, #5688]
  450bb0:	subs	x10, x9, w8, sxtw
  450bb4:	mov	x11, xzr
  450bb8:	add	x10, x10, #0x0
  450bbc:	mul	x10, x11, x10
  450bc0:	add	x10, x10, #0x1
  450bc4:	lsl	x10, x10, #62
  450bc8:	subs	x10, x10, #0x1
  450bcc:	mov	x11, #0x2                   	// #2
  450bd0:	mul	x10, x10, x11
  450bd4:	add	x10, x10, #0x1
  450bd8:	mvn	x10, x10
  450bdc:	str	x10, [sp, #5672]
  450be0:	b	450c40 <readlinkat@plt+0x4dd10>
  450be4:	ldr	x8, [sp, #10360]
  450be8:	ldr	x9, [sp, #10360]
  450bec:	mov	x10, xzr
  450bf0:	cmp	x10, x9
  450bf4:	cset	w11, ge  // ge = tcont
  450bf8:	mov	w12, #0x0                   	// #0
  450bfc:	str	x8, [sp, #5664]
  450c00:	str	w12, [sp, #5660]
  450c04:	tbnz	w11, #0, 450c1c <readlinkat@plt+0x4dcec>
  450c08:	ldur	w8, [x29, #-80]
  450c0c:	ldr	w9, [sp, #10368]
  450c10:	cmp	w8, w9
  450c14:	cset	w8, ne  // ne = any
  450c18:	str	w8, [sp, #5660]
  450c1c:	ldr	w8, [sp, #5660]
  450c20:	and	w8, w8, #0x1
  450c24:	ldr	x9, [sp, #5664]
  450c28:	subs	x10, x9, w8, sxtw
  450c2c:	mov	x11, xzr
  450c30:	add	x10, x10, #0x0
  450c34:	mul	x10, x11, x10
  450c38:	add	x10, x10, #0x0
  450c3c:	str	x10, [sp, #5672]
  450c40:	ldr	x8, [sp, #5672]
  450c44:	cbnz	x8, 450c9c <readlinkat@plt+0x4dd6c>
  450c48:	ldr	x8, [sp, #10360]
  450c4c:	ldr	x9, [sp, #10360]
  450c50:	mov	x10, xzr
  450c54:	cmp	x10, x9
  450c58:	cset	w11, ge  // ge = tcont
  450c5c:	mov	w12, #0x0                   	// #0
  450c60:	str	x8, [sp, #5648]
  450c64:	str	w12, [sp, #5644]
  450c68:	tbnz	w11, #0, 450c80 <readlinkat@plt+0x4dd50>
  450c6c:	ldur	w8, [x29, #-80]
  450c70:	ldr	w9, [sp, #10368]
  450c74:	cmp	w8, w9
  450c78:	cset	w8, ne  // ne = any
  450c7c:	str	w8, [sp, #5644]
  450c80:	ldr	w8, [sp, #5644]
  450c84:	and	w8, w8, #0x1
  450c88:	ldr	x9, [sp, #5648]
  450c8c:	subs	x10, x9, w8, sxtw
  450c90:	cmp	x10, #0x0
  450c94:	cset	w8, lt  // lt = tstop
  450c98:	tbnz	w8, #0, 451514 <readlinkat@plt+0x4e5e4>
  450c9c:	ldr	w8, [sp, #9668]
  450ca0:	tbnz	w8, #0, 450ca8 <readlinkat@plt+0x4dd78>
  450ca4:	b	451050 <readlinkat@plt+0x4e120>
  450ca8:	ldr	x8, [sp, #10360]
  450cac:	ldr	x9, [sp, #10360]
  450cb0:	mov	x10, xzr
  450cb4:	cmp	x10, x9
  450cb8:	cset	w11, ge  // ge = tcont
  450cbc:	mov	w12, #0x0                   	// #0
  450cc0:	str	x8, [sp, #5632]
  450cc4:	str	w12, [sp, #5628]
  450cc8:	tbnz	w11, #0, 450ce0 <readlinkat@plt+0x4ddb0>
  450ccc:	ldur	w8, [x29, #-80]
  450cd0:	ldr	w9, [sp, #10368]
  450cd4:	cmp	w8, w9
  450cd8:	cset	w8, ne  // ne = any
  450cdc:	str	w8, [sp, #5628]
  450ce0:	ldr	w8, [sp, #5628]
  450ce4:	and	w8, w8, #0x1
  450ce8:	ldr	x9, [sp, #5632]
  450cec:	subs	x10, x9, w8, sxtw
  450cf0:	cmp	x10, #0x0
  450cf4:	cset	w8, ge  // ge = tcont
  450cf8:	tbnz	w8, #0, 450e98 <readlinkat@plt+0x4df68>
  450cfc:	ldr	x8, [sp, #10360]
  450d00:	ldr	x9, [sp, #10360]
  450d04:	mov	x10, xzr
  450d08:	cmp	x10, x9
  450d0c:	cset	w11, ge  // ge = tcont
  450d10:	mov	w12, #0x0                   	// #0
  450d14:	str	x8, [sp, #5616]
  450d18:	str	w12, [sp, #5612]
  450d1c:	tbnz	w11, #0, 450d34 <readlinkat@plt+0x4de04>
  450d20:	ldur	w8, [x29, #-80]
  450d24:	ldr	w9, [sp, #10368]
  450d28:	cmp	w8, w9
  450d2c:	cset	w8, ne  // ne = any
  450d30:	str	w8, [sp, #5612]
  450d34:	ldr	w8, [sp, #5612]
  450d38:	and	w8, w8, #0x1
  450d3c:	ldr	x9, [sp, #5616]
  450d40:	subs	x10, x9, w8, sxtw
  450d44:	ldr	x11, [sp, #10360]
  450d48:	ldr	x12, [sp, #10360]
  450d4c:	mov	x13, xzr
  450d50:	cmp	x13, x12
  450d54:	cset	w8, ge  // ge = tcont
  450d58:	mov	w14, #0x0                   	// #0
  450d5c:	str	x10, [sp, #5600]
  450d60:	str	x11, [sp, #5592]
  450d64:	str	w14, [sp, #5588]
  450d68:	tbnz	w8, #0, 450d80 <readlinkat@plt+0x4de50>
  450d6c:	ldur	w8, [x29, #-80]
  450d70:	ldr	w9, [sp, #10368]
  450d74:	cmp	w8, w9
  450d78:	cset	w8, ne  // ne = any
  450d7c:	str	w8, [sp, #5588]
  450d80:	ldr	w8, [sp, #5588]
  450d84:	and	w8, w8, #0x1
  450d88:	ldr	x9, [sp, #5592]
  450d8c:	subs	x10, x9, w8, sxtw
  450d90:	mov	x11, xzr
  450d94:	add	x10, x10, #0x0
  450d98:	mul	x10, x11, x10
  450d9c:	subs	x10, x10, #0x1
  450da0:	cmp	x10, #0x0
  450da4:	cset	w8, ge  // ge = tcont
  450da8:	tbnz	w8, #0, 450e20 <readlinkat@plt+0x4def0>
  450dac:	ldr	x8, [sp, #10360]
  450db0:	ldr	x9, [sp, #10360]
  450db4:	mov	x10, xzr
  450db8:	cmp	x10, x9
  450dbc:	cset	w11, ge  // ge = tcont
  450dc0:	mov	w12, #0x0                   	// #0
  450dc4:	str	x8, [sp, #5576]
  450dc8:	str	w12, [sp, #5572]
  450dcc:	tbnz	w11, #0, 450de4 <readlinkat@plt+0x4deb4>
  450dd0:	ldur	w8, [x29, #-80]
  450dd4:	ldr	w9, [sp, #10368]
  450dd8:	cmp	w8, w9
  450ddc:	cset	w8, ne  // ne = any
  450de0:	str	w8, [sp, #5572]
  450de4:	ldr	w8, [sp, #5572]
  450de8:	and	w8, w8, #0x1
  450dec:	ldr	x9, [sp, #5576]
  450df0:	subs	x10, x9, w8, sxtw
  450df4:	mov	x11, xzr
  450df8:	add	x10, x10, #0x0
  450dfc:	mul	x10, x11, x10
  450e00:	add	x10, x10, #0x1
  450e04:	lsl	x10, x10, #62
  450e08:	subs	x10, x10, #0x1
  450e0c:	mov	x11, #0x2                   	// #2
  450e10:	mul	x10, x10, x11
  450e14:	add	x10, x10, #0x1
  450e18:	str	x10, [sp, #5560]
  450e1c:	b	450e7c <readlinkat@plt+0x4df4c>
  450e20:	ldr	x8, [sp, #10360]
  450e24:	ldr	x9, [sp, #10360]
  450e28:	mov	x10, xzr
  450e2c:	cmp	x10, x9
  450e30:	cset	w11, ge  // ge = tcont
  450e34:	mov	w12, #0x0                   	// #0
  450e38:	str	x8, [sp, #5552]
  450e3c:	str	w12, [sp, #5548]
  450e40:	tbnz	w11, #0, 450e58 <readlinkat@plt+0x4df28>
  450e44:	ldur	w8, [x29, #-80]
  450e48:	ldr	w9, [sp, #10368]
  450e4c:	cmp	w8, w9
  450e50:	cset	w8, ne  // ne = any
  450e54:	str	w8, [sp, #5548]
  450e58:	ldr	w8, [sp, #5548]
  450e5c:	and	w8, w8, #0x1
  450e60:	ldr	x9, [sp, #5552]
  450e64:	subs	x10, x9, w8, sxtw
  450e68:	mov	x11, xzr
  450e6c:	add	x10, x10, #0x0
  450e70:	mul	x10, x11, x10
  450e74:	subs	x10, x10, #0x1
  450e78:	str	x10, [sp, #5560]
  450e7c:	ldr	x8, [sp, #5560]
  450e80:	mov	x9, #0x7                   	// #7
  450e84:	sdiv	x8, x8, x9
  450e88:	ldr	x9, [sp, #5600]
  450e8c:	cmp	x9, x8
  450e90:	b.lt	451514 <readlinkat@plt+0x4e5e4>  // b.tstop
  450e94:	b	4513f4 <readlinkat@plt+0x4e4c4>
  450e98:	ldr	w8, [sp, #9668]
  450e9c:	tbnz	w8, #0, 450ea4 <readlinkat@plt+0x4df74>
  450ea0:	b	450eb0 <readlinkat@plt+0x4df80>
  450ea4:	ldr	w8, [sp, #9668]
  450ea8:	tbnz	w8, #0, 451514 <readlinkat@plt+0x4e5e4>
  450eac:	b	4513f4 <readlinkat@plt+0x4e4c4>
  450eb0:	ldr	x8, [sp, #10360]
  450eb4:	ldr	x9, [sp, #10360]
  450eb8:	mov	x10, xzr
  450ebc:	cmp	x10, x9
  450ec0:	cset	w11, ge  // ge = tcont
  450ec4:	mov	w12, #0x0                   	// #0
  450ec8:	str	x8, [sp, #5536]
  450ecc:	str	w12, [sp, #5532]
  450ed0:	tbnz	w11, #0, 450ee8 <readlinkat@plt+0x4dfb8>
  450ed4:	ldur	w8, [x29, #-80]
  450ed8:	ldr	w9, [sp, #10368]
  450edc:	cmp	w8, w9
  450ee0:	cset	w8, ne  // ne = any
  450ee4:	str	w8, [sp, #5532]
  450ee8:	ldr	w8, [sp, #5532]
  450eec:	and	w8, w8, #0x1
  450ef0:	ldr	x9, [sp, #5536]
  450ef4:	subs	x10, x9, w8, sxtw
  450ef8:	mov	x11, xzr
  450efc:	add	x10, x10, #0x0
  450f00:	mul	x10, x11, x10
  450f04:	subs	x10, x10, #0x1
  450f08:	cmp	x10, #0x0
  450f0c:	cset	w8, ge  // ge = tcont
  450f10:	tbnz	w8, #0, 450f8c <readlinkat@plt+0x4e05c>
  450f14:	ldr	x8, [sp, #10360]
  450f18:	ldr	x9, [sp, #10360]
  450f1c:	mov	x10, xzr
  450f20:	cmp	x10, x9
  450f24:	cset	w11, ge  // ge = tcont
  450f28:	mov	w12, #0x0                   	// #0
  450f2c:	str	x8, [sp, #5520]
  450f30:	str	w12, [sp, #5516]
  450f34:	tbnz	w11, #0, 450f4c <readlinkat@plt+0x4e01c>
  450f38:	ldur	w8, [x29, #-80]
  450f3c:	ldr	w9, [sp, #10368]
  450f40:	cmp	w8, w9
  450f44:	cset	w8, ne  // ne = any
  450f48:	str	w8, [sp, #5516]
  450f4c:	ldr	w8, [sp, #5516]
  450f50:	and	w8, w8, #0x1
  450f54:	ldr	x9, [sp, #5520]
  450f58:	subs	x10, x9, w8, sxtw
  450f5c:	mov	x11, xzr
  450f60:	add	x10, x10, #0x0
  450f64:	mul	x10, x11, x10
  450f68:	add	x10, x10, #0x1
  450f6c:	lsl	x10, x10, #62
  450f70:	subs	x10, x10, #0x1
  450f74:	mov	x11, #0x2                   	// #2
  450f78:	mul	x10, x10, x11
  450f7c:	add	x10, x10, #0x1
  450f80:	mvn	x10, x10
  450f84:	str	x10, [sp, #5504]
  450f88:	b	450fe8 <readlinkat@plt+0x4e0b8>
  450f8c:	ldr	x8, [sp, #10360]
  450f90:	ldr	x9, [sp, #10360]
  450f94:	mov	x10, xzr
  450f98:	cmp	x10, x9
  450f9c:	cset	w11, ge  // ge = tcont
  450fa0:	mov	w12, #0x0                   	// #0
  450fa4:	str	x8, [sp, #5496]
  450fa8:	str	w12, [sp, #5492]
  450fac:	tbnz	w11, #0, 450fc4 <readlinkat@plt+0x4e094>
  450fb0:	ldur	w8, [x29, #-80]
  450fb4:	ldr	w9, [sp, #10368]
  450fb8:	cmp	w8, w9
  450fbc:	cset	w8, ne  // ne = any
  450fc0:	str	w8, [sp, #5492]
  450fc4:	ldr	w8, [sp, #5492]
  450fc8:	and	w8, w8, #0x1
  450fcc:	ldr	x9, [sp, #5496]
  450fd0:	subs	x10, x9, w8, sxtw
  450fd4:	mov	x11, xzr
  450fd8:	add	x10, x10, #0x0
  450fdc:	mul	x10, x11, x10
  450fe0:	add	x10, x10, #0x0
  450fe4:	str	x10, [sp, #5504]
  450fe8:	ldr	x8, [sp, #5504]
  450fec:	mov	x9, #0x7                   	// #7
  450ff0:	sdiv	x8, x8, x9
  450ff4:	ldr	x9, [sp, #10360]
  450ff8:	ldr	x10, [sp, #10360]
  450ffc:	mov	x11, xzr
  451000:	cmp	x11, x10
  451004:	cset	w12, ge  // ge = tcont
  451008:	mov	w13, #0x0                   	// #0
  45100c:	str	x8, [sp, #5480]
  451010:	str	x9, [sp, #5472]
  451014:	str	w13, [sp, #5468]
  451018:	tbnz	w12, #0, 451030 <readlinkat@plt+0x4e100>
  45101c:	ldur	w8, [x29, #-80]
  451020:	ldr	w9, [sp, #10368]
  451024:	cmp	w8, w9
  451028:	cset	w8, ne  // ne = any
  45102c:	str	w8, [sp, #5468]
  451030:	ldr	w8, [sp, #5468]
  451034:	and	w8, w8, #0x1
  451038:	ldr	x9, [sp, #5472]
  45103c:	subs	x10, x9, w8, sxtw
  451040:	ldr	x11, [sp, #5480]
  451044:	cmp	x11, x10
  451048:	b.lt	451514 <readlinkat@plt+0x4e5e4>  // b.tstop
  45104c:	b	4513f4 <readlinkat@plt+0x4e4c4>
  451050:	ldr	w8, [sp, #9668]
  451054:	tbnz	w8, #0, 45105c <readlinkat@plt+0x4e12c>
  451058:	b	451068 <readlinkat@plt+0x4e138>
  45105c:	ldr	w8, [sp, #9668]
  451060:	tbnz	w8, #0, 451514 <readlinkat@plt+0x4e5e4>
  451064:	b	4513f4 <readlinkat@plt+0x4e4c4>
  451068:	ldr	x8, [sp, #10360]
  45106c:	ldr	x9, [sp, #10360]
  451070:	mov	x10, xzr
  451074:	cmp	x10, x9
  451078:	cset	w11, ge  // ge = tcont
  45107c:	mov	w12, #0x0                   	// #0
  451080:	str	x8, [sp, #5456]
  451084:	str	w12, [sp, #5452]
  451088:	tbnz	w11, #0, 4510a0 <readlinkat@plt+0x4e170>
  45108c:	ldur	w8, [x29, #-80]
  451090:	ldr	w9, [sp, #10368]
  451094:	cmp	w8, w9
  451098:	cset	w8, ne  // ne = any
  45109c:	str	w8, [sp, #5452]
  4510a0:	ldr	w8, [sp, #5452]
  4510a4:	and	w8, w8, #0x1
  4510a8:	ldr	x9, [sp, #5456]
  4510ac:	subs	x10, x9, w8, sxtw
  4510b0:	cmp	x10, #0x0
  4510b4:	cset	w8, ge  // ge = tcont
  4510b8:	tbnz	w8, #0, 45125c <readlinkat@plt+0x4e32c>
  4510bc:	ldr	x8, [sp, #10360]
  4510c0:	ldr	x9, [sp, #10360]
  4510c4:	mov	x10, xzr
  4510c8:	cmp	x10, x9
  4510cc:	cset	w11, ge  // ge = tcont
  4510d0:	mov	w12, #0x0                   	// #0
  4510d4:	str	x8, [sp, #5440]
  4510d8:	str	w12, [sp, #5436]
  4510dc:	tbnz	w11, #0, 4510f4 <readlinkat@plt+0x4e1c4>
  4510e0:	ldur	w8, [x29, #-80]
  4510e4:	ldr	w9, [sp, #10368]
  4510e8:	cmp	w8, w9
  4510ec:	cset	w8, ne  // ne = any
  4510f0:	str	w8, [sp, #5436]
  4510f4:	ldr	w8, [sp, #5436]
  4510f8:	and	w8, w8, #0x1
  4510fc:	ldr	x9, [sp, #5440]
  451100:	subs	x10, x9, w8, sxtw
  451104:	ldr	x11, [sp, #10360]
  451108:	ldr	x12, [sp, #10360]
  45110c:	mov	x13, xzr
  451110:	cmp	x13, x12
  451114:	cset	w8, ge  // ge = tcont
  451118:	mov	w14, #0x0                   	// #0
  45111c:	str	x10, [sp, #5424]
  451120:	str	x11, [sp, #5416]
  451124:	str	w14, [sp, #5412]
  451128:	tbnz	w8, #0, 451140 <readlinkat@plt+0x4e210>
  45112c:	ldur	w8, [x29, #-80]
  451130:	ldr	w9, [sp, #10368]
  451134:	cmp	w8, w9
  451138:	cset	w8, ne  // ne = any
  45113c:	str	w8, [sp, #5412]
  451140:	ldr	w8, [sp, #5412]
  451144:	and	w8, w8, #0x1
  451148:	ldr	x9, [sp, #5416]
  45114c:	subs	x10, x9, w8, sxtw
  451150:	mov	x11, xzr
  451154:	add	x10, x10, #0x0
  451158:	mul	x10, x11, x10
  45115c:	subs	x10, x10, #0x1
  451160:	cmp	x10, #0x0
  451164:	cset	w8, ge  // ge = tcont
  451168:	tbnz	w8, #0, 4511e4 <readlinkat@plt+0x4e2b4>
  45116c:	ldr	x8, [sp, #10360]
  451170:	ldr	x9, [sp, #10360]
  451174:	mov	x10, xzr
  451178:	cmp	x10, x9
  45117c:	cset	w11, ge  // ge = tcont
  451180:	mov	w12, #0x0                   	// #0
  451184:	str	x8, [sp, #5400]
  451188:	str	w12, [sp, #5396]
  45118c:	tbnz	w11, #0, 4511a4 <readlinkat@plt+0x4e274>
  451190:	ldur	w8, [x29, #-80]
  451194:	ldr	w9, [sp, #10368]
  451198:	cmp	w8, w9
  45119c:	cset	w8, ne  // ne = any
  4511a0:	str	w8, [sp, #5396]
  4511a4:	ldr	w8, [sp, #5396]
  4511a8:	and	w8, w8, #0x1
  4511ac:	ldr	x9, [sp, #5400]
  4511b0:	subs	x10, x9, w8, sxtw
  4511b4:	mov	x11, xzr
  4511b8:	add	x10, x10, #0x0
  4511bc:	mul	x10, x11, x10
  4511c0:	add	x10, x10, #0x1
  4511c4:	lsl	x10, x10, #62
  4511c8:	subs	x10, x10, #0x1
  4511cc:	mov	x11, #0x2                   	// #2
  4511d0:	mul	x10, x10, x11
  4511d4:	add	x10, x10, #0x1
  4511d8:	mvn	x10, x10
  4511dc:	str	x10, [sp, #5384]
  4511e0:	b	451240 <readlinkat@plt+0x4e310>
  4511e4:	ldr	x8, [sp, #10360]
  4511e8:	ldr	x9, [sp, #10360]
  4511ec:	mov	x10, xzr
  4511f0:	cmp	x10, x9
  4511f4:	cset	w11, ge  // ge = tcont
  4511f8:	mov	w12, #0x0                   	// #0
  4511fc:	str	x8, [sp, #5376]
  451200:	str	w12, [sp, #5372]
  451204:	tbnz	w11, #0, 45121c <readlinkat@plt+0x4e2ec>
  451208:	ldur	w8, [x29, #-80]
  45120c:	ldr	w9, [sp, #10368]
  451210:	cmp	w8, w9
  451214:	cset	w8, ne  // ne = any
  451218:	str	w8, [sp, #5372]
  45121c:	ldr	w8, [sp, #5372]
  451220:	and	w8, w8, #0x1
  451224:	ldr	x9, [sp, #5376]
  451228:	subs	x10, x9, w8, sxtw
  45122c:	mov	x11, xzr
  451230:	add	x10, x10, #0x0
  451234:	mul	x10, x11, x10
  451238:	add	x10, x10, #0x0
  45123c:	str	x10, [sp, #5384]
  451240:	ldr	x8, [sp, #5384]
  451244:	mov	x9, #0x7                   	// #7
  451248:	sdiv	x8, x8, x9
  45124c:	ldr	x9, [sp, #5424]
  451250:	cmp	x9, x8
  451254:	b.lt	451514 <readlinkat@plt+0x4e5e4>  // b.tstop
  451258:	b	4513f4 <readlinkat@plt+0x4e4c4>
  45125c:	ldr	x8, [sp, #10360]
  451260:	ldr	x9, [sp, #10360]
  451264:	mov	x10, xzr
  451268:	cmp	x10, x9
  45126c:	cset	w11, ge  // ge = tcont
  451270:	mov	w12, #0x0                   	// #0
  451274:	str	x8, [sp, #5360]
  451278:	str	w12, [sp, #5356]
  45127c:	tbnz	w11, #0, 451294 <readlinkat@plt+0x4e364>
  451280:	ldur	w8, [x29, #-80]
  451284:	ldr	w9, [sp, #10368]
  451288:	cmp	w8, w9
  45128c:	cset	w8, ne  // ne = any
  451290:	str	w8, [sp, #5356]
  451294:	ldr	w8, [sp, #5356]
  451298:	and	w8, w8, #0x1
  45129c:	ldr	x9, [sp, #5360]
  4512a0:	subs	x10, x9, w8, sxtw
  4512a4:	mov	x11, xzr
  4512a8:	add	x10, x10, #0x0
  4512ac:	mul	x10, x11, x10
  4512b0:	subs	x10, x10, #0x1
  4512b4:	cmp	x10, #0x0
  4512b8:	cset	w8, ge  // ge = tcont
  4512bc:	tbnz	w8, #0, 451334 <readlinkat@plt+0x4e404>
  4512c0:	ldr	x8, [sp, #10360]
  4512c4:	ldr	x9, [sp, #10360]
  4512c8:	mov	x10, xzr
  4512cc:	cmp	x10, x9
  4512d0:	cset	w11, ge  // ge = tcont
  4512d4:	mov	w12, #0x0                   	// #0
  4512d8:	str	x8, [sp, #5344]
  4512dc:	str	w12, [sp, #5340]
  4512e0:	tbnz	w11, #0, 4512f8 <readlinkat@plt+0x4e3c8>
  4512e4:	ldur	w8, [x29, #-80]
  4512e8:	ldr	w9, [sp, #10368]
  4512ec:	cmp	w8, w9
  4512f0:	cset	w8, ne  // ne = any
  4512f4:	str	w8, [sp, #5340]
  4512f8:	ldr	w8, [sp, #5340]
  4512fc:	and	w8, w8, #0x1
  451300:	ldr	x9, [sp, #5344]
  451304:	subs	x10, x9, w8, sxtw
  451308:	mov	x11, xzr
  45130c:	add	x10, x10, #0x0
  451310:	mul	x10, x11, x10
  451314:	add	x10, x10, #0x1
  451318:	lsl	x10, x10, #62
  45131c:	subs	x10, x10, #0x1
  451320:	mov	x11, #0x2                   	// #2
  451324:	mul	x10, x10, x11
  451328:	add	x10, x10, #0x1
  45132c:	str	x10, [sp, #5328]
  451330:	b	451390 <readlinkat@plt+0x4e460>
  451334:	ldr	x8, [sp, #10360]
  451338:	ldr	x9, [sp, #10360]
  45133c:	mov	x10, xzr
  451340:	cmp	x10, x9
  451344:	cset	w11, ge  // ge = tcont
  451348:	mov	w12, #0x0                   	// #0
  45134c:	str	x8, [sp, #5320]
  451350:	str	w12, [sp, #5316]
  451354:	tbnz	w11, #0, 45136c <readlinkat@plt+0x4e43c>
  451358:	ldur	w8, [x29, #-80]
  45135c:	ldr	w9, [sp, #10368]
  451360:	cmp	w8, w9
  451364:	cset	w8, ne  // ne = any
  451368:	str	w8, [sp, #5316]
  45136c:	ldr	w8, [sp, #5316]
  451370:	and	w8, w8, #0x1
  451374:	ldr	x9, [sp, #5320]
  451378:	subs	x10, x9, w8, sxtw
  45137c:	mov	x11, xzr
  451380:	add	x10, x10, #0x0
  451384:	mul	x10, x11, x10
  451388:	subs	x10, x10, #0x1
  45138c:	str	x10, [sp, #5328]
  451390:	ldr	x8, [sp, #5328]
  451394:	mov	x9, #0x7                   	// #7
  451398:	sdiv	x8, x8, x9
  45139c:	ldr	x9, [sp, #10360]
  4513a0:	ldr	x10, [sp, #10360]
  4513a4:	mov	x11, xzr
  4513a8:	cmp	x11, x10
  4513ac:	cset	w12, ge  // ge = tcont
  4513b0:	mov	w13, #0x0                   	// #0
  4513b4:	str	x8, [sp, #5304]
  4513b8:	str	x9, [sp, #5296]
  4513bc:	str	w13, [sp, #5292]
  4513c0:	tbnz	w12, #0, 4513d8 <readlinkat@plt+0x4e4a8>
  4513c4:	ldur	w8, [x29, #-80]
  4513c8:	ldr	w9, [sp, #10368]
  4513cc:	cmp	w8, w9
  4513d0:	cset	w8, ne  // ne = any
  4513d4:	str	w8, [sp, #5292]
  4513d8:	ldr	w8, [sp, #5292]
  4513dc:	and	w8, w8, #0x1
  4513e0:	ldr	x9, [sp, #5296]
  4513e4:	subs	x10, x9, w8, sxtw
  4513e8:	ldr	x11, [sp, #5304]
  4513ec:	cmp	x11, x10
  4513f0:	b.lt	451514 <readlinkat@plt+0x4e5e4>  // b.tstop
  4513f4:	ldr	x8, [sp, #10360]
  4513f8:	ldr	x9, [sp, #10360]
  4513fc:	mov	x10, xzr
  451400:	cmp	x10, x9
  451404:	cset	w11, ge  // ge = tcont
  451408:	mov	w12, #0x0                   	// #0
  45140c:	str	x8, [sp, #5280]
  451410:	str	w12, [sp, #5276]
  451414:	tbnz	w11, #0, 45142c <readlinkat@plt+0x4e4fc>
  451418:	ldur	w8, [x29, #-80]
  45141c:	ldr	w9, [sp, #10368]
  451420:	cmp	w8, w9
  451424:	cset	w8, ne  // ne = any
  451428:	str	w8, [sp, #5276]
  45142c:	ldr	w8, [sp, #5276]
  451430:	and	w8, w8, #0x1
  451434:	ldr	x9, [sp, #5280]
  451438:	subs	x10, x9, w8, sxtw
  45143c:	mov	x11, #0x7                   	// #7
  451440:	mul	x10, x10, x11
  451444:	mov	x11, xzr
  451448:	mul	x10, x11, x10
  45144c:	subs	x10, x10, #0x1
  451450:	cmp	x10, #0x0
  451454:	cset	w8, ge  // ge = tcont
  451458:	tbnz	w8, #0, 4514b8 <readlinkat@plt+0x4e588>
  45145c:	ldr	x8, [sp, #10360]
  451460:	ldr	x9, [sp, #10360]
  451464:	mov	x10, xzr
  451468:	cmp	x10, x9
  45146c:	cset	w11, ge  // ge = tcont
  451470:	mov	w12, #0x0                   	// #0
  451474:	str	x8, [sp, #5264]
  451478:	str	w12, [sp, #5260]
  45147c:	tbnz	w11, #0, 451494 <readlinkat@plt+0x4e564>
  451480:	ldur	w8, [x29, #-80]
  451484:	ldr	w9, [sp, #10368]
  451488:	cmp	w8, w9
  45148c:	cset	w8, ne  // ne = any
  451490:	str	w8, [sp, #5260]
  451494:	ldr	w8, [sp, #5260]
  451498:	and	w8, w8, #0x1
  45149c:	ldr	x9, [sp, #5264]
  4514a0:	subs	x10, x9, w8, sxtw
  4514a4:	mov	x11, #0x7                   	// #7
  4514a8:	mul	x10, x10, x11
  4514ac:	mov	x11, #0x8000000000000000    	// #-9223372036854775808
  4514b0:	cmp	x10, x11
  4514b4:	b.lt	451514 <readlinkat@plt+0x4e5e4>  // b.tstop
  4514b8:	ldr	x8, [sp, #10360]
  4514bc:	ldr	x9, [sp, #10360]
  4514c0:	mov	x10, xzr
  4514c4:	cmp	x10, x9
  4514c8:	cset	w11, ge  // ge = tcont
  4514cc:	mov	w12, #0x0                   	// #0
  4514d0:	str	x8, [sp, #5248]
  4514d4:	str	w12, [sp, #5244]
  4514d8:	tbnz	w11, #0, 4514f0 <readlinkat@plt+0x4e5c0>
  4514dc:	ldur	w8, [x29, #-80]
  4514e0:	ldr	w9, [sp, #10368]
  4514e4:	cmp	w8, w9
  4514e8:	cset	w8, ne  // ne = any
  4514ec:	str	w8, [sp, #5244]
  4514f0:	ldr	w8, [sp, #5244]
  4514f4:	and	w8, w8, #0x1
  4514f8:	ldr	x9, [sp, #5248]
  4514fc:	subs	x10, x9, w8, sxtw
  451500:	mov	x11, #0x7                   	// #7
  451504:	mul	x10, x10, x11
  451508:	mov	x11, #0x7fffffffffffffff    	// #9223372036854775807
  45150c:	cmp	x11, x10
  451510:	b.ge	451574 <readlinkat@plt+0x4e644>  // b.tcont
  451514:	ldr	x8, [sp, #10360]
  451518:	ldr	x9, [sp, #10360]
  45151c:	mov	x10, xzr
  451520:	cmp	x10, x9
  451524:	cset	w11, ge  // ge = tcont
  451528:	mov	w12, #0x0                   	// #0
  45152c:	str	x8, [sp, #5232]
  451530:	str	w12, [sp, #5228]
  451534:	tbnz	w11, #0, 45154c <readlinkat@plt+0x4e61c>
  451538:	ldur	w8, [x29, #-80]
  45153c:	ldr	w9, [sp, #10368]
  451540:	cmp	w8, w9
  451544:	cset	w8, ne  // ne = any
  451548:	str	w8, [sp, #5228]
  45154c:	ldr	w8, [sp, #5228]
  451550:	and	w8, w8, #0x1
  451554:	ldr	x9, [sp, #5232]
  451558:	subs	x10, x9, w8, sxtw
  45155c:	mov	x11, #0x7                   	// #7
  451560:	mul	x10, x10, x11
  451564:	str	x10, [sp, #10032]
  451568:	ldr	w8, [sp, #9664]
  45156c:	tbnz	w8, #0, 458f38 <readlinkat@plt+0x56008>
  451570:	b	453640 <readlinkat@plt+0x50710>
  451574:	ldr	x8, [sp, #10360]
  451578:	ldr	x9, [sp, #10360]
  45157c:	mov	x10, xzr
  451580:	cmp	x10, x9
  451584:	cset	w11, ge  // ge = tcont
  451588:	mov	w12, #0x0                   	// #0
  45158c:	str	x8, [sp, #5216]
  451590:	str	w12, [sp, #5212]
  451594:	tbnz	w11, #0, 4515ac <readlinkat@plt+0x4e67c>
  451598:	ldur	w8, [x29, #-80]
  45159c:	ldr	w9, [sp, #10368]
  4515a0:	cmp	w8, w9
  4515a4:	cset	w8, ne  // ne = any
  4515a8:	str	w8, [sp, #5212]
  4515ac:	ldr	w8, [sp, #5212]
  4515b0:	and	w8, w8, #0x1
  4515b4:	ldr	x9, [sp, #5216]
  4515b8:	subs	x10, x9, w8, sxtw
  4515bc:	mov	x11, #0x7                   	// #7
  4515c0:	mul	x10, x10, x11
  4515c4:	str	x10, [sp, #10032]
  4515c8:	ldr	w8, [sp, #9668]
  4515cc:	tbnz	w8, #0, 458f38 <readlinkat@plt+0x56008>
  4515d0:	b	453640 <readlinkat@plt+0x50710>
  4515d4:	ldr	x8, [sp, #10360]
  4515d8:	ldr	x9, [sp, #10360]
  4515dc:	mov	x10, xzr
  4515e0:	cmp	x10, x9
  4515e4:	cset	w11, ge  // ge = tcont
  4515e8:	mov	w12, #0x0                   	// #0
  4515ec:	str	x8, [sp, #5200]
  4515f0:	str	w12, [sp, #5196]
  4515f4:	tbnz	w11, #0, 45160c <readlinkat@plt+0x4e6dc>
  4515f8:	ldur	w8, [x29, #-80]
  4515fc:	ldr	w9, [sp, #10368]
  451600:	cmp	w8, w9
  451604:	cset	w8, ne  // ne = any
  451608:	str	w8, [sp, #5196]
  45160c:	ldr	w8, [sp, #5196]
  451610:	and	w8, w8, #0x1
  451614:	ldr	x9, [sp, #5200]
  451618:	subs	x10, x9, w8, sxtw
  45161c:	mov	x11, xzr
  451620:	add	x10, x10, #0x0
  451624:	mul	x10, x11, x10
  451628:	subs	x10, x10, #0x1
  45162c:	cmp	x10, #0x0
  451630:	cset	w8, ge  // ge = tcont
  451634:	tbnz	w8, #0, 4516b0 <readlinkat@plt+0x4e780>
  451638:	ldr	x8, [sp, #10360]
  45163c:	ldr	x9, [sp, #10360]
  451640:	mov	x10, xzr
  451644:	cmp	x10, x9
  451648:	cset	w11, ge  // ge = tcont
  45164c:	mov	w12, #0x0                   	// #0
  451650:	str	x8, [sp, #5184]
  451654:	str	w12, [sp, #5180]
  451658:	tbnz	w11, #0, 451670 <readlinkat@plt+0x4e740>
  45165c:	ldur	w8, [x29, #-80]
  451660:	ldr	w9, [sp, #10368]
  451664:	cmp	w8, w9
  451668:	cset	w8, ne  // ne = any
  45166c:	str	w8, [sp, #5180]
  451670:	ldr	w8, [sp, #5180]
  451674:	and	w8, w8, #0x1
  451678:	ldr	x9, [sp, #5184]
  45167c:	subs	x10, x9, w8, sxtw
  451680:	mov	x11, xzr
  451684:	add	x10, x10, #0x0
  451688:	mul	x10, x11, x10
  45168c:	add	x10, x10, #0x1
  451690:	lsl	x10, x10, #62
  451694:	subs	x10, x10, #0x1
  451698:	mov	x11, #0x2                   	// #2
  45169c:	mul	x10, x10, x11
  4516a0:	add	x10, x10, #0x1
  4516a4:	mvn	x10, x10
  4516a8:	str	x10, [sp, #5168]
  4516ac:	b	45170c <readlinkat@plt+0x4e7dc>
  4516b0:	ldr	x8, [sp, #10360]
  4516b4:	ldr	x9, [sp, #10360]
  4516b8:	mov	x10, xzr
  4516bc:	cmp	x10, x9
  4516c0:	cset	w11, ge  // ge = tcont
  4516c4:	mov	w12, #0x0                   	// #0
  4516c8:	str	x8, [sp, #5160]
  4516cc:	str	w12, [sp, #5156]
  4516d0:	tbnz	w11, #0, 4516e8 <readlinkat@plt+0x4e7b8>
  4516d4:	ldur	w8, [x29, #-80]
  4516d8:	ldr	w9, [sp, #10368]
  4516dc:	cmp	w8, w9
  4516e0:	cset	w8, ne  // ne = any
  4516e4:	str	w8, [sp, #5156]
  4516e8:	ldr	w8, [sp, #5156]
  4516ec:	and	w8, w8, #0x1
  4516f0:	ldr	x9, [sp, #5160]
  4516f4:	subs	x10, x9, w8, sxtw
  4516f8:	mov	x11, xzr
  4516fc:	add	x10, x10, #0x0
  451700:	mul	x10, x11, x10
  451704:	add	x10, x10, #0x0
  451708:	str	x10, [sp, #5168]
  45170c:	ldr	x8, [sp, #5168]
  451710:	cbnz	x8, 451768 <readlinkat@plt+0x4e838>
  451714:	ldr	x8, [sp, #10360]
  451718:	ldr	x9, [sp, #10360]
  45171c:	mov	x10, xzr
  451720:	cmp	x10, x9
  451724:	cset	w11, ge  // ge = tcont
  451728:	mov	w12, #0x0                   	// #0
  45172c:	str	x8, [sp, #5144]
  451730:	str	w12, [sp, #5140]
  451734:	tbnz	w11, #0, 45174c <readlinkat@plt+0x4e81c>
  451738:	ldur	w8, [x29, #-80]
  45173c:	ldr	w9, [sp, #10368]
  451740:	cmp	w8, w9
  451744:	cset	w8, ne  // ne = any
  451748:	str	w8, [sp, #5140]
  45174c:	ldr	w8, [sp, #5140]
  451750:	and	w8, w8, #0x1
  451754:	ldr	x9, [sp, #5144]
  451758:	subs	x10, x9, w8, sxtw
  45175c:	cmp	x10, #0x0
  451760:	cset	w8, lt  // lt = tstop
  451764:	tbnz	w8, #0, 451fe0 <readlinkat@plt+0x4f0b0>
  451768:	ldr	w8, [sp, #9668]
  45176c:	tbnz	w8, #0, 451774 <readlinkat@plt+0x4e844>
  451770:	b	451b1c <readlinkat@plt+0x4ebec>
  451774:	ldr	x8, [sp, #10360]
  451778:	ldr	x9, [sp, #10360]
  45177c:	mov	x10, xzr
  451780:	cmp	x10, x9
  451784:	cset	w11, ge  // ge = tcont
  451788:	mov	w12, #0x0                   	// #0
  45178c:	str	x8, [sp, #5128]
  451790:	str	w12, [sp, #5124]
  451794:	tbnz	w11, #0, 4517ac <readlinkat@plt+0x4e87c>
  451798:	ldur	w8, [x29, #-80]
  45179c:	ldr	w9, [sp, #10368]
  4517a0:	cmp	w8, w9
  4517a4:	cset	w8, ne  // ne = any
  4517a8:	str	w8, [sp, #5124]
  4517ac:	ldr	w8, [sp, #5124]
  4517b0:	and	w8, w8, #0x1
  4517b4:	ldr	x9, [sp, #5128]
  4517b8:	subs	x10, x9, w8, sxtw
  4517bc:	cmp	x10, #0x0
  4517c0:	cset	w8, ge  // ge = tcont
  4517c4:	tbnz	w8, #0, 451964 <readlinkat@plt+0x4ea34>
  4517c8:	ldr	x8, [sp, #10360]
  4517cc:	ldr	x9, [sp, #10360]
  4517d0:	mov	x10, xzr
  4517d4:	cmp	x10, x9
  4517d8:	cset	w11, ge  // ge = tcont
  4517dc:	mov	w12, #0x0                   	// #0
  4517e0:	str	x8, [sp, #5112]
  4517e4:	str	w12, [sp, #5108]
  4517e8:	tbnz	w11, #0, 451800 <readlinkat@plt+0x4e8d0>
  4517ec:	ldur	w8, [x29, #-80]
  4517f0:	ldr	w9, [sp, #10368]
  4517f4:	cmp	w8, w9
  4517f8:	cset	w8, ne  // ne = any
  4517fc:	str	w8, [sp, #5108]
  451800:	ldr	w8, [sp, #5108]
  451804:	and	w8, w8, #0x1
  451808:	ldr	x9, [sp, #5112]
  45180c:	subs	x10, x9, w8, sxtw
  451810:	ldr	x11, [sp, #10360]
  451814:	ldr	x12, [sp, #10360]
  451818:	mov	x13, xzr
  45181c:	cmp	x13, x12
  451820:	cset	w8, ge  // ge = tcont
  451824:	mov	w14, #0x0                   	// #0
  451828:	str	x10, [sp, #5096]
  45182c:	str	x11, [sp, #5088]
  451830:	str	w14, [sp, #5084]
  451834:	tbnz	w8, #0, 45184c <readlinkat@plt+0x4e91c>
  451838:	ldur	w8, [x29, #-80]
  45183c:	ldr	w9, [sp, #10368]
  451840:	cmp	w8, w9
  451844:	cset	w8, ne  // ne = any
  451848:	str	w8, [sp, #5084]
  45184c:	ldr	w8, [sp, #5084]
  451850:	and	w8, w8, #0x1
  451854:	ldr	x9, [sp, #5088]
  451858:	subs	x10, x9, w8, sxtw
  45185c:	mov	x11, xzr
  451860:	add	x10, x10, #0x0
  451864:	mul	x10, x11, x10
  451868:	subs	x10, x10, #0x1
  45186c:	cmp	x10, #0x0
  451870:	cset	w8, ge  // ge = tcont
  451874:	tbnz	w8, #0, 4518ec <readlinkat@plt+0x4e9bc>
  451878:	ldr	x8, [sp, #10360]
  45187c:	ldr	x9, [sp, #10360]
  451880:	mov	x10, xzr
  451884:	cmp	x10, x9
  451888:	cset	w11, ge  // ge = tcont
  45188c:	mov	w12, #0x0                   	// #0
  451890:	str	x8, [sp, #5072]
  451894:	str	w12, [sp, #5068]
  451898:	tbnz	w11, #0, 4518b0 <readlinkat@plt+0x4e980>
  45189c:	ldur	w8, [x29, #-80]
  4518a0:	ldr	w9, [sp, #10368]
  4518a4:	cmp	w8, w9
  4518a8:	cset	w8, ne  // ne = any
  4518ac:	str	w8, [sp, #5068]
  4518b0:	ldr	w8, [sp, #5068]
  4518b4:	and	w8, w8, #0x1
  4518b8:	ldr	x9, [sp, #5072]
  4518bc:	subs	x10, x9, w8, sxtw
  4518c0:	mov	x11, xzr
  4518c4:	add	x10, x10, #0x0
  4518c8:	mul	x10, x11, x10
  4518cc:	add	x10, x10, #0x1
  4518d0:	lsl	x10, x10, #62
  4518d4:	subs	x10, x10, #0x1
  4518d8:	mov	x11, #0x2                   	// #2
  4518dc:	mul	x10, x10, x11
  4518e0:	add	x10, x10, #0x1
  4518e4:	str	x10, [sp, #5056]
  4518e8:	b	451948 <readlinkat@plt+0x4ea18>
  4518ec:	ldr	x8, [sp, #10360]
  4518f0:	ldr	x9, [sp, #10360]
  4518f4:	mov	x10, xzr
  4518f8:	cmp	x10, x9
  4518fc:	cset	w11, ge  // ge = tcont
  451900:	mov	w12, #0x0                   	// #0
  451904:	str	x8, [sp, #5048]
  451908:	str	w12, [sp, #5044]
  45190c:	tbnz	w11, #0, 451924 <readlinkat@plt+0x4e9f4>
  451910:	ldur	w8, [x29, #-80]
  451914:	ldr	w9, [sp, #10368]
  451918:	cmp	w8, w9
  45191c:	cset	w8, ne  // ne = any
  451920:	str	w8, [sp, #5044]
  451924:	ldr	w8, [sp, #5044]
  451928:	and	w8, w8, #0x1
  45192c:	ldr	x9, [sp, #5048]
  451930:	subs	x10, x9, w8, sxtw
  451934:	mov	x11, xzr
  451938:	add	x10, x10, #0x0
  45193c:	mul	x10, x11, x10
  451940:	subs	x10, x10, #0x1
  451944:	str	x10, [sp, #5056]
  451948:	ldr	x8, [sp, #5056]
  45194c:	mov	x9, #0x7                   	// #7
  451950:	sdiv	x8, x8, x9
  451954:	ldr	x9, [sp, #5096]
  451958:	cmp	x9, x8
  45195c:	b.lt	451fe0 <readlinkat@plt+0x4f0b0>  // b.tstop
  451960:	b	451ec0 <readlinkat@plt+0x4ef90>
  451964:	ldr	w8, [sp, #9668]
  451968:	tbnz	w8, #0, 451970 <readlinkat@plt+0x4ea40>
  45196c:	b	45197c <readlinkat@plt+0x4ea4c>
  451970:	ldr	w8, [sp, #9668]
  451974:	tbnz	w8, #0, 451fe0 <readlinkat@plt+0x4f0b0>
  451978:	b	451ec0 <readlinkat@plt+0x4ef90>
  45197c:	ldr	x8, [sp, #10360]
  451980:	ldr	x9, [sp, #10360]
  451984:	mov	x10, xzr
  451988:	cmp	x10, x9
  45198c:	cset	w11, ge  // ge = tcont
  451990:	mov	w12, #0x0                   	// #0
  451994:	str	x8, [sp, #5032]
  451998:	str	w12, [sp, #5028]
  45199c:	tbnz	w11, #0, 4519b4 <readlinkat@plt+0x4ea84>
  4519a0:	ldur	w8, [x29, #-80]
  4519a4:	ldr	w9, [sp, #10368]
  4519a8:	cmp	w8, w9
  4519ac:	cset	w8, ne  // ne = any
  4519b0:	str	w8, [sp, #5028]
  4519b4:	ldr	w8, [sp, #5028]
  4519b8:	and	w8, w8, #0x1
  4519bc:	ldr	x9, [sp, #5032]
  4519c0:	subs	x10, x9, w8, sxtw
  4519c4:	mov	x11, xzr
  4519c8:	add	x10, x10, #0x0
  4519cc:	mul	x10, x11, x10
  4519d0:	subs	x10, x10, #0x1
  4519d4:	cmp	x10, #0x0
  4519d8:	cset	w8, ge  // ge = tcont
  4519dc:	tbnz	w8, #0, 451a58 <readlinkat@plt+0x4eb28>
  4519e0:	ldr	x8, [sp, #10360]
  4519e4:	ldr	x9, [sp, #10360]
  4519e8:	mov	x10, xzr
  4519ec:	cmp	x10, x9
  4519f0:	cset	w11, ge  // ge = tcont
  4519f4:	mov	w12, #0x0                   	// #0
  4519f8:	str	x8, [sp, #5016]
  4519fc:	str	w12, [sp, #5012]
  451a00:	tbnz	w11, #0, 451a18 <readlinkat@plt+0x4eae8>
  451a04:	ldur	w8, [x29, #-80]
  451a08:	ldr	w9, [sp, #10368]
  451a0c:	cmp	w8, w9
  451a10:	cset	w8, ne  // ne = any
  451a14:	str	w8, [sp, #5012]
  451a18:	ldr	w8, [sp, #5012]
  451a1c:	and	w8, w8, #0x1
  451a20:	ldr	x9, [sp, #5016]
  451a24:	subs	x10, x9, w8, sxtw
  451a28:	mov	x11, xzr
  451a2c:	add	x10, x10, #0x0
  451a30:	mul	x10, x11, x10
  451a34:	add	x10, x10, #0x1
  451a38:	lsl	x10, x10, #62
  451a3c:	subs	x10, x10, #0x1
  451a40:	mov	x11, #0x2                   	// #2
  451a44:	mul	x10, x10, x11
  451a48:	add	x10, x10, #0x1
  451a4c:	mvn	x10, x10
  451a50:	str	x10, [sp, #5000]
  451a54:	b	451ab4 <readlinkat@plt+0x4eb84>
  451a58:	ldr	x8, [sp, #10360]
  451a5c:	ldr	x9, [sp, #10360]
  451a60:	mov	x10, xzr
  451a64:	cmp	x10, x9
  451a68:	cset	w11, ge  // ge = tcont
  451a6c:	mov	w12, #0x0                   	// #0
  451a70:	str	x8, [sp, #4992]
  451a74:	str	w12, [sp, #4988]
  451a78:	tbnz	w11, #0, 451a90 <readlinkat@plt+0x4eb60>
  451a7c:	ldur	w8, [x29, #-80]
  451a80:	ldr	w9, [sp, #10368]
  451a84:	cmp	w8, w9
  451a88:	cset	w8, ne  // ne = any
  451a8c:	str	w8, [sp, #4988]
  451a90:	ldr	w8, [sp, #4988]
  451a94:	and	w8, w8, #0x1
  451a98:	ldr	x9, [sp, #4992]
  451a9c:	subs	x10, x9, w8, sxtw
  451aa0:	mov	x11, xzr
  451aa4:	add	x10, x10, #0x0
  451aa8:	mul	x10, x11, x10
  451aac:	add	x10, x10, #0x0
  451ab0:	str	x10, [sp, #5000]
  451ab4:	ldr	x8, [sp, #5000]
  451ab8:	mov	x9, #0x7                   	// #7
  451abc:	sdiv	x8, x8, x9
  451ac0:	ldr	x9, [sp, #10360]
  451ac4:	ldr	x10, [sp, #10360]
  451ac8:	mov	x11, xzr
  451acc:	cmp	x11, x10
  451ad0:	cset	w12, ge  // ge = tcont
  451ad4:	mov	w13, #0x0                   	// #0
  451ad8:	str	x8, [sp, #4976]
  451adc:	str	x9, [sp, #4968]
  451ae0:	str	w13, [sp, #4964]
  451ae4:	tbnz	w12, #0, 451afc <readlinkat@plt+0x4ebcc>
  451ae8:	ldur	w8, [x29, #-80]
  451aec:	ldr	w9, [sp, #10368]
  451af0:	cmp	w8, w9
  451af4:	cset	w8, ne  // ne = any
  451af8:	str	w8, [sp, #4964]
  451afc:	ldr	w8, [sp, #4964]
  451b00:	and	w8, w8, #0x1
  451b04:	ldr	x9, [sp, #4968]
  451b08:	subs	x10, x9, w8, sxtw
  451b0c:	ldr	x11, [sp, #4976]
  451b10:	cmp	x11, x10
  451b14:	b.lt	451fe0 <readlinkat@plt+0x4f0b0>  // b.tstop
  451b18:	b	451ec0 <readlinkat@plt+0x4ef90>
  451b1c:	ldr	w8, [sp, #9668]
  451b20:	tbnz	w8, #0, 451b28 <readlinkat@plt+0x4ebf8>
  451b24:	b	451b34 <readlinkat@plt+0x4ec04>
  451b28:	ldr	w8, [sp, #9668]
  451b2c:	tbnz	w8, #0, 451fe0 <readlinkat@plt+0x4f0b0>
  451b30:	b	451ec0 <readlinkat@plt+0x4ef90>
  451b34:	ldr	x8, [sp, #10360]
  451b38:	ldr	x9, [sp, #10360]
  451b3c:	mov	x10, xzr
  451b40:	cmp	x10, x9
  451b44:	cset	w11, ge  // ge = tcont
  451b48:	mov	w12, #0x0                   	// #0
  451b4c:	str	x8, [sp, #4952]
  451b50:	str	w12, [sp, #4948]
  451b54:	tbnz	w11, #0, 451b6c <readlinkat@plt+0x4ec3c>
  451b58:	ldur	w8, [x29, #-80]
  451b5c:	ldr	w9, [sp, #10368]
  451b60:	cmp	w8, w9
  451b64:	cset	w8, ne  // ne = any
  451b68:	str	w8, [sp, #4948]
  451b6c:	ldr	w8, [sp, #4948]
  451b70:	and	w8, w8, #0x1
  451b74:	ldr	x9, [sp, #4952]
  451b78:	subs	x10, x9, w8, sxtw
  451b7c:	cmp	x10, #0x0
  451b80:	cset	w8, ge  // ge = tcont
  451b84:	tbnz	w8, #0, 451d28 <readlinkat@plt+0x4edf8>
  451b88:	ldr	x8, [sp, #10360]
  451b8c:	ldr	x9, [sp, #10360]
  451b90:	mov	x10, xzr
  451b94:	cmp	x10, x9
  451b98:	cset	w11, ge  // ge = tcont
  451b9c:	mov	w12, #0x0                   	// #0
  451ba0:	str	x8, [sp, #4936]
  451ba4:	str	w12, [sp, #4932]
  451ba8:	tbnz	w11, #0, 451bc0 <readlinkat@plt+0x4ec90>
  451bac:	ldur	w8, [x29, #-80]
  451bb0:	ldr	w9, [sp, #10368]
  451bb4:	cmp	w8, w9
  451bb8:	cset	w8, ne  // ne = any
  451bbc:	str	w8, [sp, #4932]
  451bc0:	ldr	w8, [sp, #4932]
  451bc4:	and	w8, w8, #0x1
  451bc8:	ldr	x9, [sp, #4936]
  451bcc:	subs	x10, x9, w8, sxtw
  451bd0:	ldr	x11, [sp, #10360]
  451bd4:	ldr	x12, [sp, #10360]
  451bd8:	mov	x13, xzr
  451bdc:	cmp	x13, x12
  451be0:	cset	w8, ge  // ge = tcont
  451be4:	mov	w14, #0x0                   	// #0
  451be8:	str	x10, [sp, #4920]
  451bec:	str	x11, [sp, #4912]
  451bf0:	str	w14, [sp, #4908]
  451bf4:	tbnz	w8, #0, 451c0c <readlinkat@plt+0x4ecdc>
  451bf8:	ldur	w8, [x29, #-80]
  451bfc:	ldr	w9, [sp, #10368]
  451c00:	cmp	w8, w9
  451c04:	cset	w8, ne  // ne = any
  451c08:	str	w8, [sp, #4908]
  451c0c:	ldr	w8, [sp, #4908]
  451c10:	and	w8, w8, #0x1
  451c14:	ldr	x9, [sp, #4912]
  451c18:	subs	x10, x9, w8, sxtw
  451c1c:	mov	x11, xzr
  451c20:	add	x10, x10, #0x0
  451c24:	mul	x10, x11, x10
  451c28:	subs	x10, x10, #0x1
  451c2c:	cmp	x10, #0x0
  451c30:	cset	w8, ge  // ge = tcont
  451c34:	tbnz	w8, #0, 451cb0 <readlinkat@plt+0x4ed80>
  451c38:	ldr	x8, [sp, #10360]
  451c3c:	ldr	x9, [sp, #10360]
  451c40:	mov	x10, xzr
  451c44:	cmp	x10, x9
  451c48:	cset	w11, ge  // ge = tcont
  451c4c:	mov	w12, #0x0                   	// #0
  451c50:	str	x8, [sp, #4896]
  451c54:	str	w12, [sp, #4892]
  451c58:	tbnz	w11, #0, 451c70 <readlinkat@plt+0x4ed40>
  451c5c:	ldur	w8, [x29, #-80]
  451c60:	ldr	w9, [sp, #10368]
  451c64:	cmp	w8, w9
  451c68:	cset	w8, ne  // ne = any
  451c6c:	str	w8, [sp, #4892]
  451c70:	ldr	w8, [sp, #4892]
  451c74:	and	w8, w8, #0x1
  451c78:	ldr	x9, [sp, #4896]
  451c7c:	subs	x10, x9, w8, sxtw
  451c80:	mov	x11, xzr
  451c84:	add	x10, x10, #0x0
  451c88:	mul	x10, x11, x10
  451c8c:	add	x10, x10, #0x1
  451c90:	lsl	x10, x10, #62
  451c94:	subs	x10, x10, #0x1
  451c98:	mov	x11, #0x2                   	// #2
  451c9c:	mul	x10, x10, x11
  451ca0:	add	x10, x10, #0x1
  451ca4:	mvn	x10, x10
  451ca8:	str	x10, [sp, #4880]
  451cac:	b	451d0c <readlinkat@plt+0x4eddc>
  451cb0:	ldr	x8, [sp, #10360]
  451cb4:	ldr	x9, [sp, #10360]
  451cb8:	mov	x10, xzr
  451cbc:	cmp	x10, x9
  451cc0:	cset	w11, ge  // ge = tcont
  451cc4:	mov	w12, #0x0                   	// #0
  451cc8:	str	x8, [sp, #4872]
  451ccc:	str	w12, [sp, #4868]
  451cd0:	tbnz	w11, #0, 451ce8 <readlinkat@plt+0x4edb8>
  451cd4:	ldur	w8, [x29, #-80]
  451cd8:	ldr	w9, [sp, #10368]
  451cdc:	cmp	w8, w9
  451ce0:	cset	w8, ne  // ne = any
  451ce4:	str	w8, [sp, #4868]
  451ce8:	ldr	w8, [sp, #4868]
  451cec:	and	w8, w8, #0x1
  451cf0:	ldr	x9, [sp, #4872]
  451cf4:	subs	x10, x9, w8, sxtw
  451cf8:	mov	x11, xzr
  451cfc:	add	x10, x10, #0x0
  451d00:	mul	x10, x11, x10
  451d04:	add	x10, x10, #0x0
  451d08:	str	x10, [sp, #4880]
  451d0c:	ldr	x8, [sp, #4880]
  451d10:	mov	x9, #0x7                   	// #7
  451d14:	sdiv	x8, x8, x9
  451d18:	ldr	x9, [sp, #4920]
  451d1c:	cmp	x9, x8
  451d20:	b.lt	451fe0 <readlinkat@plt+0x4f0b0>  // b.tstop
  451d24:	b	451ec0 <readlinkat@plt+0x4ef90>
  451d28:	ldr	x8, [sp, #10360]
  451d2c:	ldr	x9, [sp, #10360]
  451d30:	mov	x10, xzr
  451d34:	cmp	x10, x9
  451d38:	cset	w11, ge  // ge = tcont
  451d3c:	mov	w12, #0x0                   	// #0
  451d40:	str	x8, [sp, #4856]
  451d44:	str	w12, [sp, #4852]
  451d48:	tbnz	w11, #0, 451d60 <readlinkat@plt+0x4ee30>
  451d4c:	ldur	w8, [x29, #-80]
  451d50:	ldr	w9, [sp, #10368]
  451d54:	cmp	w8, w9
  451d58:	cset	w8, ne  // ne = any
  451d5c:	str	w8, [sp, #4852]
  451d60:	ldr	w8, [sp, #4852]
  451d64:	and	w8, w8, #0x1
  451d68:	ldr	x9, [sp, #4856]
  451d6c:	subs	x10, x9, w8, sxtw
  451d70:	mov	x11, xzr
  451d74:	add	x10, x10, #0x0
  451d78:	mul	x10, x11, x10
  451d7c:	subs	x10, x10, #0x1
  451d80:	cmp	x10, #0x0
  451d84:	cset	w8, ge  // ge = tcont
  451d88:	tbnz	w8, #0, 451e00 <readlinkat@plt+0x4eed0>
  451d8c:	ldr	x8, [sp, #10360]
  451d90:	ldr	x9, [sp, #10360]
  451d94:	mov	x10, xzr
  451d98:	cmp	x10, x9
  451d9c:	cset	w11, ge  // ge = tcont
  451da0:	mov	w12, #0x0                   	// #0
  451da4:	str	x8, [sp, #4840]
  451da8:	str	w12, [sp, #4836]
  451dac:	tbnz	w11, #0, 451dc4 <readlinkat@plt+0x4ee94>
  451db0:	ldur	w8, [x29, #-80]
  451db4:	ldr	w9, [sp, #10368]
  451db8:	cmp	w8, w9
  451dbc:	cset	w8, ne  // ne = any
  451dc0:	str	w8, [sp, #4836]
  451dc4:	ldr	w8, [sp, #4836]
  451dc8:	and	w8, w8, #0x1
  451dcc:	ldr	x9, [sp, #4840]
  451dd0:	subs	x10, x9, w8, sxtw
  451dd4:	mov	x11, xzr
  451dd8:	add	x10, x10, #0x0
  451ddc:	mul	x10, x11, x10
  451de0:	add	x10, x10, #0x1
  451de4:	lsl	x10, x10, #62
  451de8:	subs	x10, x10, #0x1
  451dec:	mov	x11, #0x2                   	// #2
  451df0:	mul	x10, x10, x11
  451df4:	add	x10, x10, #0x1
  451df8:	str	x10, [sp, #4824]
  451dfc:	b	451e5c <readlinkat@plt+0x4ef2c>
  451e00:	ldr	x8, [sp, #10360]
  451e04:	ldr	x9, [sp, #10360]
  451e08:	mov	x10, xzr
  451e0c:	cmp	x10, x9
  451e10:	cset	w11, ge  // ge = tcont
  451e14:	mov	w12, #0x0                   	// #0
  451e18:	str	x8, [sp, #4816]
  451e1c:	str	w12, [sp, #4812]
  451e20:	tbnz	w11, #0, 451e38 <readlinkat@plt+0x4ef08>
  451e24:	ldur	w8, [x29, #-80]
  451e28:	ldr	w9, [sp, #10368]
  451e2c:	cmp	w8, w9
  451e30:	cset	w8, ne  // ne = any
  451e34:	str	w8, [sp, #4812]
  451e38:	ldr	w8, [sp, #4812]
  451e3c:	and	w8, w8, #0x1
  451e40:	ldr	x9, [sp, #4816]
  451e44:	subs	x10, x9, w8, sxtw
  451e48:	mov	x11, xzr
  451e4c:	add	x10, x10, #0x0
  451e50:	mul	x10, x11, x10
  451e54:	subs	x10, x10, #0x1
  451e58:	str	x10, [sp, #4824]
  451e5c:	ldr	x8, [sp, #4824]
  451e60:	mov	x9, #0x7                   	// #7
  451e64:	sdiv	x8, x8, x9
  451e68:	ldr	x9, [sp, #10360]
  451e6c:	ldr	x10, [sp, #10360]
  451e70:	mov	x11, xzr
  451e74:	cmp	x11, x10
  451e78:	cset	w12, ge  // ge = tcont
  451e7c:	mov	w13, #0x0                   	// #0
  451e80:	str	x8, [sp, #4800]
  451e84:	str	x9, [sp, #4792]
  451e88:	str	w13, [sp, #4788]
  451e8c:	tbnz	w12, #0, 451ea4 <readlinkat@plt+0x4ef74>
  451e90:	ldur	w8, [x29, #-80]
  451e94:	ldr	w9, [sp, #10368]
  451e98:	cmp	w8, w9
  451e9c:	cset	w8, ne  // ne = any
  451ea0:	str	w8, [sp, #4788]
  451ea4:	ldr	w8, [sp, #4788]
  451ea8:	and	w8, w8, #0x1
  451eac:	ldr	x9, [sp, #4792]
  451eb0:	subs	x10, x9, w8, sxtw
  451eb4:	ldr	x11, [sp, #4800]
  451eb8:	cmp	x11, x10
  451ebc:	b.lt	451fe0 <readlinkat@plt+0x4f0b0>  // b.tstop
  451ec0:	ldr	x8, [sp, #10360]
  451ec4:	ldr	x9, [sp, #10360]
  451ec8:	mov	x10, xzr
  451ecc:	cmp	x10, x9
  451ed0:	cset	w11, ge  // ge = tcont
  451ed4:	mov	w12, #0x0                   	// #0
  451ed8:	str	x8, [sp, #4776]
  451edc:	str	w12, [sp, #4772]
  451ee0:	tbnz	w11, #0, 451ef8 <readlinkat@plt+0x4efc8>
  451ee4:	ldur	w8, [x29, #-80]
  451ee8:	ldr	w9, [sp, #10368]
  451eec:	cmp	w8, w9
  451ef0:	cset	w8, ne  // ne = any
  451ef4:	str	w8, [sp, #4772]
  451ef8:	ldr	w8, [sp, #4772]
  451efc:	and	w8, w8, #0x1
  451f00:	ldr	x9, [sp, #4776]
  451f04:	subs	x10, x9, w8, sxtw
  451f08:	mov	x11, #0x7                   	// #7
  451f0c:	mul	x10, x10, x11
  451f10:	mov	x11, xzr
  451f14:	mul	x10, x11, x10
  451f18:	subs	x10, x10, #0x1
  451f1c:	cmp	x10, #0x0
  451f20:	cset	w8, ge  // ge = tcont
  451f24:	tbnz	w8, #0, 451f84 <readlinkat@plt+0x4f054>
  451f28:	ldr	x8, [sp, #10360]
  451f2c:	ldr	x9, [sp, #10360]
  451f30:	mov	x10, xzr
  451f34:	cmp	x10, x9
  451f38:	cset	w11, ge  // ge = tcont
  451f3c:	mov	w12, #0x0                   	// #0
  451f40:	str	x8, [sp, #4760]
  451f44:	str	w12, [sp, #4756]
  451f48:	tbnz	w11, #0, 451f60 <readlinkat@plt+0x4f030>
  451f4c:	ldur	w8, [x29, #-80]
  451f50:	ldr	w9, [sp, #10368]
  451f54:	cmp	w8, w9
  451f58:	cset	w8, ne  // ne = any
  451f5c:	str	w8, [sp, #4756]
  451f60:	ldr	w8, [sp, #4756]
  451f64:	and	w8, w8, #0x1
  451f68:	ldr	x9, [sp, #4760]
  451f6c:	subs	x10, x9, w8, sxtw
  451f70:	mov	x11, #0x7                   	// #7
  451f74:	mul	x10, x10, x11
  451f78:	mov	x11, #0x8000000000000000    	// #-9223372036854775808
  451f7c:	cmp	x10, x11
  451f80:	b.lt	451fe0 <readlinkat@plt+0x4f0b0>  // b.tstop
  451f84:	ldr	x8, [sp, #10360]
  451f88:	ldr	x9, [sp, #10360]
  451f8c:	mov	x10, xzr
  451f90:	cmp	x10, x9
  451f94:	cset	w11, ge  // ge = tcont
  451f98:	mov	w12, #0x0                   	// #0
  451f9c:	str	x8, [sp, #4744]
  451fa0:	str	w12, [sp, #4740]
  451fa4:	tbnz	w11, #0, 451fbc <readlinkat@plt+0x4f08c>
  451fa8:	ldur	w8, [x29, #-80]
  451fac:	ldr	w9, [sp, #10368]
  451fb0:	cmp	w8, w9
  451fb4:	cset	w8, ne  // ne = any
  451fb8:	str	w8, [sp, #4740]
  451fbc:	ldr	w8, [sp, #4740]
  451fc0:	and	w8, w8, #0x1
  451fc4:	ldr	x9, [sp, #4744]
  451fc8:	subs	x10, x9, w8, sxtw
  451fcc:	mov	x11, #0x7                   	// #7
  451fd0:	mul	x10, x10, x11
  451fd4:	mov	x11, #0x7fffffffffffffff    	// #9223372036854775807
  451fd8:	cmp	x11, x10
  451fdc:	b.ge	452040 <readlinkat@plt+0x4f110>  // b.tcont
  451fe0:	ldr	x8, [sp, #10360]
  451fe4:	ldr	x9, [sp, #10360]
  451fe8:	mov	x10, xzr
  451fec:	cmp	x10, x9
  451ff0:	cset	w11, ge  // ge = tcont
  451ff4:	mov	w12, #0x0                   	// #0
  451ff8:	str	x8, [sp, #4728]
  451ffc:	str	w12, [sp, #4724]
  452000:	tbnz	w11, #0, 452018 <readlinkat@plt+0x4f0e8>
  452004:	ldur	w8, [x29, #-80]
  452008:	ldr	w9, [sp, #10368]
  45200c:	cmp	w8, w9
  452010:	cset	w8, ne  // ne = any
  452014:	str	w8, [sp, #4724]
  452018:	ldr	w8, [sp, #4724]
  45201c:	and	w8, w8, #0x1
  452020:	ldr	x9, [sp, #4728]
  452024:	subs	x10, x9, w8, sxtw
  452028:	mov	x11, #0x7                   	// #7
  45202c:	mul	x10, x10, x11
  452030:	str	x10, [sp, #10032]
  452034:	ldr	w8, [sp, #9664]
  452038:	tbnz	w8, #0, 458f38 <readlinkat@plt+0x56008>
  45203c:	b	453640 <readlinkat@plt+0x50710>
  452040:	ldr	x8, [sp, #10360]
  452044:	ldr	x9, [sp, #10360]
  452048:	mov	x10, xzr
  45204c:	cmp	x10, x9
  452050:	cset	w11, ge  // ge = tcont
  452054:	mov	w12, #0x0                   	// #0
  452058:	str	x8, [sp, #4712]
  45205c:	str	w12, [sp, #4708]
  452060:	tbnz	w11, #0, 452078 <readlinkat@plt+0x4f148>
  452064:	ldur	w8, [x29, #-80]
  452068:	ldr	w9, [sp, #10368]
  45206c:	cmp	w8, w9
  452070:	cset	w8, ne  // ne = any
  452074:	str	w8, [sp, #4708]
  452078:	ldr	w8, [sp, #4708]
  45207c:	and	w8, w8, #0x1
  452080:	ldr	x9, [sp, #4712]
  452084:	subs	x10, x9, w8, sxtw
  452088:	mov	x11, #0x7                   	// #7
  45208c:	mul	x10, x10, x11
  452090:	str	x10, [sp, #10032]
  452094:	ldr	w8, [sp, #9668]
  452098:	tbnz	w8, #0, 458f38 <readlinkat@plt+0x56008>
  45209c:	b	453640 <readlinkat@plt+0x50710>
  4520a0:	ldr	w8, [sp, #9668]
  4520a4:	tbnz	w8, #0, 4520ac <readlinkat@plt+0x4f17c>
  4520a8:	b	452b78 <readlinkat@plt+0x4fc48>
  4520ac:	ldr	x8, [sp, #10360]
  4520b0:	ldr	x9, [sp, #10360]
  4520b4:	mov	x10, xzr
  4520b8:	cmp	x10, x9
  4520bc:	cset	w11, ge  // ge = tcont
  4520c0:	mov	w12, #0x0                   	// #0
  4520c4:	str	x8, [sp, #4696]
  4520c8:	str	w12, [sp, #4692]
  4520cc:	tbnz	w11, #0, 4520e4 <readlinkat@plt+0x4f1b4>
  4520d0:	ldur	w8, [x29, #-80]
  4520d4:	ldr	w9, [sp, #10368]
  4520d8:	cmp	w8, w9
  4520dc:	cset	w8, ne  // ne = any
  4520e0:	str	w8, [sp, #4692]
  4520e4:	ldr	w8, [sp, #4692]
  4520e8:	and	w8, w8, #0x1
  4520ec:	ldr	x9, [sp, #4696]
  4520f0:	subs	x10, x9, w8, sxtw
  4520f4:	mov	x11, xzr
  4520f8:	add	x10, x10, #0x0
  4520fc:	mul	x10, x11, x10
  452100:	subs	x10, x10, #0x1
  452104:	cmp	x10, #0x0
  452108:	cset	w8, ge  // ge = tcont
  45210c:	tbnz	w8, #0, 452188 <readlinkat@plt+0x4f258>
  452110:	ldr	x8, [sp, #10360]
  452114:	ldr	x9, [sp, #10360]
  452118:	mov	x10, xzr
  45211c:	cmp	x10, x9
  452120:	cset	w11, ge  // ge = tcont
  452124:	mov	w12, #0x0                   	// #0
  452128:	str	x8, [sp, #4680]
  45212c:	str	w12, [sp, #4676]
  452130:	tbnz	w11, #0, 452148 <readlinkat@plt+0x4f218>
  452134:	ldur	w8, [x29, #-80]
  452138:	ldr	w9, [sp, #10368]
  45213c:	cmp	w8, w9
  452140:	cset	w8, ne  // ne = any
  452144:	str	w8, [sp, #4676]
  452148:	ldr	w8, [sp, #4676]
  45214c:	and	w8, w8, #0x1
  452150:	ldr	x9, [sp, #4680]
  452154:	subs	x10, x9, w8, sxtw
  452158:	mov	x11, xzr
  45215c:	add	x10, x10, #0x0
  452160:	mul	x10, x11, x10
  452164:	add	x10, x10, #0x1
  452168:	lsl	x10, x10, #62
  45216c:	subs	x10, x10, #0x1
  452170:	mov	x11, #0x2                   	// #2
  452174:	mul	x10, x10, x11
  452178:	add	x10, x10, #0x1
  45217c:	mvn	x10, x10
  452180:	str	x10, [sp, #4664]
  452184:	b	4521e4 <readlinkat@plt+0x4f2b4>
  452188:	ldr	x8, [sp, #10360]
  45218c:	ldr	x9, [sp, #10360]
  452190:	mov	x10, xzr
  452194:	cmp	x10, x9
  452198:	cset	w11, ge  // ge = tcont
  45219c:	mov	w12, #0x0                   	// #0
  4521a0:	str	x8, [sp, #4656]
  4521a4:	str	w12, [sp, #4652]
  4521a8:	tbnz	w11, #0, 4521c0 <readlinkat@plt+0x4f290>
  4521ac:	ldur	w8, [x29, #-80]
  4521b0:	ldr	w9, [sp, #10368]
  4521b4:	cmp	w8, w9
  4521b8:	cset	w8, ne  // ne = any
  4521bc:	str	w8, [sp, #4652]
  4521c0:	ldr	w8, [sp, #4652]
  4521c4:	and	w8, w8, #0x1
  4521c8:	ldr	x9, [sp, #4656]
  4521cc:	subs	x10, x9, w8, sxtw
  4521d0:	mov	x11, xzr
  4521d4:	add	x10, x10, #0x0
  4521d8:	mul	x10, x11, x10
  4521dc:	add	x10, x10, #0x0
  4521e0:	str	x10, [sp, #4664]
  4521e4:	ldr	x8, [sp, #4664]
  4521e8:	cbnz	x8, 452240 <readlinkat@plt+0x4f310>
  4521ec:	ldr	x8, [sp, #10360]
  4521f0:	ldr	x9, [sp, #10360]
  4521f4:	mov	x10, xzr
  4521f8:	cmp	x10, x9
  4521fc:	cset	w11, ge  // ge = tcont
  452200:	mov	w12, #0x0                   	// #0
  452204:	str	x8, [sp, #4640]
  452208:	str	w12, [sp, #4636]
  45220c:	tbnz	w11, #0, 452224 <readlinkat@plt+0x4f2f4>
  452210:	ldur	w8, [x29, #-80]
  452214:	ldr	w9, [sp, #10368]
  452218:	cmp	w8, w9
  45221c:	cset	w8, ne  // ne = any
  452220:	str	w8, [sp, #4636]
  452224:	ldr	w8, [sp, #4636]
  452228:	and	w8, w8, #0x1
  45222c:	ldr	x9, [sp, #4640]
  452230:	subs	x10, x9, w8, sxtw
  452234:	cmp	x10, #0x0
  452238:	cset	w8, lt  // lt = tstop
  45223c:	tbnz	w8, #0, 452ab8 <readlinkat@plt+0x4fb88>
  452240:	ldr	w8, [sp, #9668]
  452244:	tbnz	w8, #0, 45224c <readlinkat@plt+0x4f31c>
  452248:	b	4525f4 <readlinkat@plt+0x4f6c4>
  45224c:	ldr	x8, [sp, #10360]
  452250:	ldr	x9, [sp, #10360]
  452254:	mov	x10, xzr
  452258:	cmp	x10, x9
  45225c:	cset	w11, ge  // ge = tcont
  452260:	mov	w12, #0x0                   	// #0
  452264:	str	x8, [sp, #4624]
  452268:	str	w12, [sp, #4620]
  45226c:	tbnz	w11, #0, 452284 <readlinkat@plt+0x4f354>
  452270:	ldur	w8, [x29, #-80]
  452274:	ldr	w9, [sp, #10368]
  452278:	cmp	w8, w9
  45227c:	cset	w8, ne  // ne = any
  452280:	str	w8, [sp, #4620]
  452284:	ldr	w8, [sp, #4620]
  452288:	and	w8, w8, #0x1
  45228c:	ldr	x9, [sp, #4624]
  452290:	subs	x10, x9, w8, sxtw
  452294:	cmp	x10, #0x0
  452298:	cset	w8, ge  // ge = tcont
  45229c:	tbnz	w8, #0, 45243c <readlinkat@plt+0x4f50c>
  4522a0:	ldr	x8, [sp, #10360]
  4522a4:	ldr	x9, [sp, #10360]
  4522a8:	mov	x10, xzr
  4522ac:	cmp	x10, x9
  4522b0:	cset	w11, ge  // ge = tcont
  4522b4:	mov	w12, #0x0                   	// #0
  4522b8:	str	x8, [sp, #4608]
  4522bc:	str	w12, [sp, #4604]
  4522c0:	tbnz	w11, #0, 4522d8 <readlinkat@plt+0x4f3a8>
  4522c4:	ldur	w8, [x29, #-80]
  4522c8:	ldr	w9, [sp, #10368]
  4522cc:	cmp	w8, w9
  4522d0:	cset	w8, ne  // ne = any
  4522d4:	str	w8, [sp, #4604]
  4522d8:	ldr	w8, [sp, #4604]
  4522dc:	and	w8, w8, #0x1
  4522e0:	ldr	x9, [sp, #4608]
  4522e4:	subs	x10, x9, w8, sxtw
  4522e8:	ldr	x11, [sp, #10360]
  4522ec:	ldr	x12, [sp, #10360]
  4522f0:	mov	x13, xzr
  4522f4:	cmp	x13, x12
  4522f8:	cset	w8, ge  // ge = tcont
  4522fc:	mov	w14, #0x0                   	// #0
  452300:	str	x10, [sp, #4592]
  452304:	str	x11, [sp, #4584]
  452308:	str	w14, [sp, #4580]
  45230c:	tbnz	w8, #0, 452324 <readlinkat@plt+0x4f3f4>
  452310:	ldur	w8, [x29, #-80]
  452314:	ldr	w9, [sp, #10368]
  452318:	cmp	w8, w9
  45231c:	cset	w8, ne  // ne = any
  452320:	str	w8, [sp, #4580]
  452324:	ldr	w8, [sp, #4580]
  452328:	and	w8, w8, #0x1
  45232c:	ldr	x9, [sp, #4584]
  452330:	subs	x10, x9, w8, sxtw
  452334:	mov	x11, xzr
  452338:	add	x10, x10, #0x0
  45233c:	mul	x10, x11, x10
  452340:	subs	x10, x10, #0x1
  452344:	cmp	x10, #0x0
  452348:	cset	w8, ge  // ge = tcont
  45234c:	tbnz	w8, #0, 4523c4 <readlinkat@plt+0x4f494>
  452350:	ldr	x8, [sp, #10360]
  452354:	ldr	x9, [sp, #10360]
  452358:	mov	x10, xzr
  45235c:	cmp	x10, x9
  452360:	cset	w11, ge  // ge = tcont
  452364:	mov	w12, #0x0                   	// #0
  452368:	str	x8, [sp, #4568]
  45236c:	str	w12, [sp, #4564]
  452370:	tbnz	w11, #0, 452388 <readlinkat@plt+0x4f458>
  452374:	ldur	w8, [x29, #-80]
  452378:	ldr	w9, [sp, #10368]
  45237c:	cmp	w8, w9
  452380:	cset	w8, ne  // ne = any
  452384:	str	w8, [sp, #4564]
  452388:	ldr	w8, [sp, #4564]
  45238c:	and	w8, w8, #0x1
  452390:	ldr	x9, [sp, #4568]
  452394:	subs	x10, x9, w8, sxtw
  452398:	mov	x11, xzr
  45239c:	add	x10, x10, #0x0
  4523a0:	mul	x10, x11, x10
  4523a4:	add	x10, x10, #0x1
  4523a8:	lsl	x10, x10, #62
  4523ac:	subs	x10, x10, #0x1
  4523b0:	mov	x11, #0x2                   	// #2
  4523b4:	mul	x10, x10, x11
  4523b8:	add	x10, x10, #0x1
  4523bc:	str	x10, [sp, #4552]
  4523c0:	b	452420 <readlinkat@plt+0x4f4f0>
  4523c4:	ldr	x8, [sp, #10360]
  4523c8:	ldr	x9, [sp, #10360]
  4523cc:	mov	x10, xzr
  4523d0:	cmp	x10, x9
  4523d4:	cset	w11, ge  // ge = tcont
  4523d8:	mov	w12, #0x0                   	// #0
  4523dc:	str	x8, [sp, #4544]
  4523e0:	str	w12, [sp, #4540]
  4523e4:	tbnz	w11, #0, 4523fc <readlinkat@plt+0x4f4cc>
  4523e8:	ldur	w8, [x29, #-80]
  4523ec:	ldr	w9, [sp, #10368]
  4523f0:	cmp	w8, w9
  4523f4:	cset	w8, ne  // ne = any
  4523f8:	str	w8, [sp, #4540]
  4523fc:	ldr	w8, [sp, #4540]
  452400:	and	w8, w8, #0x1
  452404:	ldr	x9, [sp, #4544]
  452408:	subs	x10, x9, w8, sxtw
  45240c:	mov	x11, xzr
  452410:	add	x10, x10, #0x0
  452414:	mul	x10, x11, x10
  452418:	subs	x10, x10, #0x1
  45241c:	str	x10, [sp, #4552]
  452420:	ldr	x8, [sp, #4552]
  452424:	mov	x9, #0x7                   	// #7
  452428:	sdiv	x8, x8, x9
  45242c:	ldr	x9, [sp, #4592]
  452430:	cmp	x9, x8
  452434:	b.lt	452ab8 <readlinkat@plt+0x4fb88>  // b.tstop
  452438:	b	452998 <readlinkat@plt+0x4fa68>
  45243c:	ldr	w8, [sp, #9668]
  452440:	tbnz	w8, #0, 452448 <readlinkat@plt+0x4f518>
  452444:	b	452454 <readlinkat@plt+0x4f524>
  452448:	ldr	w8, [sp, #9668]
  45244c:	tbnz	w8, #0, 452ab8 <readlinkat@plt+0x4fb88>
  452450:	b	452998 <readlinkat@plt+0x4fa68>
  452454:	ldr	x8, [sp, #10360]
  452458:	ldr	x9, [sp, #10360]
  45245c:	mov	x10, xzr
  452460:	cmp	x10, x9
  452464:	cset	w11, ge  // ge = tcont
  452468:	mov	w12, #0x0                   	// #0
  45246c:	str	x8, [sp, #4528]
  452470:	str	w12, [sp, #4524]
  452474:	tbnz	w11, #0, 45248c <readlinkat@plt+0x4f55c>
  452478:	ldur	w8, [x29, #-80]
  45247c:	ldr	w9, [sp, #10368]
  452480:	cmp	w8, w9
  452484:	cset	w8, ne  // ne = any
  452488:	str	w8, [sp, #4524]
  45248c:	ldr	w8, [sp, #4524]
  452490:	and	w8, w8, #0x1
  452494:	ldr	x9, [sp, #4528]
  452498:	subs	x10, x9, w8, sxtw
  45249c:	mov	x11, xzr
  4524a0:	add	x10, x10, #0x0
  4524a4:	mul	x10, x11, x10
  4524a8:	subs	x10, x10, #0x1
  4524ac:	cmp	x10, #0x0
  4524b0:	cset	w8, ge  // ge = tcont
  4524b4:	tbnz	w8, #0, 452530 <readlinkat@plt+0x4f600>
  4524b8:	ldr	x8, [sp, #10360]
  4524bc:	ldr	x9, [sp, #10360]
  4524c0:	mov	x10, xzr
  4524c4:	cmp	x10, x9
  4524c8:	cset	w11, ge  // ge = tcont
  4524cc:	mov	w12, #0x0                   	// #0
  4524d0:	str	x8, [sp, #4512]
  4524d4:	str	w12, [sp, #4508]
  4524d8:	tbnz	w11, #0, 4524f0 <readlinkat@plt+0x4f5c0>
  4524dc:	ldur	w8, [x29, #-80]
  4524e0:	ldr	w9, [sp, #10368]
  4524e4:	cmp	w8, w9
  4524e8:	cset	w8, ne  // ne = any
  4524ec:	str	w8, [sp, #4508]
  4524f0:	ldr	w8, [sp, #4508]
  4524f4:	and	w8, w8, #0x1
  4524f8:	ldr	x9, [sp, #4512]
  4524fc:	subs	x10, x9, w8, sxtw
  452500:	mov	x11, xzr
  452504:	add	x10, x10, #0x0
  452508:	mul	x10, x11, x10
  45250c:	add	x10, x10, #0x1
  452510:	lsl	x10, x10, #62
  452514:	subs	x10, x10, #0x1
  452518:	mov	x11, #0x2                   	// #2
  45251c:	mul	x10, x10, x11
  452520:	add	x10, x10, #0x1
  452524:	mvn	x10, x10
  452528:	str	x10, [sp, #4496]
  45252c:	b	45258c <readlinkat@plt+0x4f65c>
  452530:	ldr	x8, [sp, #10360]
  452534:	ldr	x9, [sp, #10360]
  452538:	mov	x10, xzr
  45253c:	cmp	x10, x9
  452540:	cset	w11, ge  // ge = tcont
  452544:	mov	w12, #0x0                   	// #0
  452548:	str	x8, [sp, #4488]
  45254c:	str	w12, [sp, #4484]
  452550:	tbnz	w11, #0, 452568 <readlinkat@plt+0x4f638>
  452554:	ldur	w8, [x29, #-80]
  452558:	ldr	w9, [sp, #10368]
  45255c:	cmp	w8, w9
  452560:	cset	w8, ne  // ne = any
  452564:	str	w8, [sp, #4484]
  452568:	ldr	w8, [sp, #4484]
  45256c:	and	w8, w8, #0x1
  452570:	ldr	x9, [sp, #4488]
  452574:	subs	x10, x9, w8, sxtw
  452578:	mov	x11, xzr
  45257c:	add	x10, x10, #0x0
  452580:	mul	x10, x11, x10
  452584:	add	x10, x10, #0x0
  452588:	str	x10, [sp, #4496]
  45258c:	ldr	x8, [sp, #4496]
  452590:	mov	x9, #0x7                   	// #7
  452594:	sdiv	x8, x8, x9
  452598:	ldr	x9, [sp, #10360]
  45259c:	ldr	x10, [sp, #10360]
  4525a0:	mov	x11, xzr
  4525a4:	cmp	x11, x10
  4525a8:	cset	w12, ge  // ge = tcont
  4525ac:	mov	w13, #0x0                   	// #0
  4525b0:	str	x8, [sp, #4472]
  4525b4:	str	x9, [sp, #4464]
  4525b8:	str	w13, [sp, #4460]
  4525bc:	tbnz	w12, #0, 4525d4 <readlinkat@plt+0x4f6a4>
  4525c0:	ldur	w8, [x29, #-80]
  4525c4:	ldr	w9, [sp, #10368]
  4525c8:	cmp	w8, w9
  4525cc:	cset	w8, ne  // ne = any
  4525d0:	str	w8, [sp, #4460]
  4525d4:	ldr	w8, [sp, #4460]
  4525d8:	and	w8, w8, #0x1
  4525dc:	ldr	x9, [sp, #4464]
  4525e0:	subs	x10, x9, w8, sxtw
  4525e4:	ldr	x11, [sp, #4472]
  4525e8:	cmp	x11, x10
  4525ec:	b.lt	452ab8 <readlinkat@plt+0x4fb88>  // b.tstop
  4525f0:	b	452998 <readlinkat@plt+0x4fa68>
  4525f4:	ldr	w8, [sp, #9668]
  4525f8:	tbnz	w8, #0, 452600 <readlinkat@plt+0x4f6d0>
  4525fc:	b	45260c <readlinkat@plt+0x4f6dc>
  452600:	ldr	w8, [sp, #9668]
  452604:	tbnz	w8, #0, 452ab8 <readlinkat@plt+0x4fb88>
  452608:	b	452998 <readlinkat@plt+0x4fa68>
  45260c:	ldr	x8, [sp, #10360]
  452610:	ldr	x9, [sp, #10360]
  452614:	mov	x10, xzr
  452618:	cmp	x10, x9
  45261c:	cset	w11, ge  // ge = tcont
  452620:	mov	w12, #0x0                   	// #0
  452624:	str	x8, [sp, #4448]
  452628:	str	w12, [sp, #4444]
  45262c:	tbnz	w11, #0, 452644 <readlinkat@plt+0x4f714>
  452630:	ldur	w8, [x29, #-80]
  452634:	ldr	w9, [sp, #10368]
  452638:	cmp	w8, w9
  45263c:	cset	w8, ne  // ne = any
  452640:	str	w8, [sp, #4444]
  452644:	ldr	w8, [sp, #4444]
  452648:	and	w8, w8, #0x1
  45264c:	ldr	x9, [sp, #4448]
  452650:	subs	x10, x9, w8, sxtw
  452654:	cmp	x10, #0x0
  452658:	cset	w8, ge  // ge = tcont
  45265c:	tbnz	w8, #0, 452800 <readlinkat@plt+0x4f8d0>
  452660:	ldr	x8, [sp, #10360]
  452664:	ldr	x9, [sp, #10360]
  452668:	mov	x10, xzr
  45266c:	cmp	x10, x9
  452670:	cset	w11, ge  // ge = tcont
  452674:	mov	w12, #0x0                   	// #0
  452678:	str	x8, [sp, #4432]
  45267c:	str	w12, [sp, #4428]
  452680:	tbnz	w11, #0, 452698 <readlinkat@plt+0x4f768>
  452684:	ldur	w8, [x29, #-80]
  452688:	ldr	w9, [sp, #10368]
  45268c:	cmp	w8, w9
  452690:	cset	w8, ne  // ne = any
  452694:	str	w8, [sp, #4428]
  452698:	ldr	w8, [sp, #4428]
  45269c:	and	w8, w8, #0x1
  4526a0:	ldr	x9, [sp, #4432]
  4526a4:	subs	x10, x9, w8, sxtw
  4526a8:	ldr	x11, [sp, #10360]
  4526ac:	ldr	x12, [sp, #10360]
  4526b0:	mov	x13, xzr
  4526b4:	cmp	x13, x12
  4526b8:	cset	w8, ge  // ge = tcont
  4526bc:	mov	w14, #0x0                   	// #0
  4526c0:	str	x10, [sp, #4416]
  4526c4:	str	x11, [sp, #4408]
  4526c8:	str	w14, [sp, #4404]
  4526cc:	tbnz	w8, #0, 4526e4 <readlinkat@plt+0x4f7b4>
  4526d0:	ldur	w8, [x29, #-80]
  4526d4:	ldr	w9, [sp, #10368]
  4526d8:	cmp	w8, w9
  4526dc:	cset	w8, ne  // ne = any
  4526e0:	str	w8, [sp, #4404]
  4526e4:	ldr	w8, [sp, #4404]
  4526e8:	and	w8, w8, #0x1
  4526ec:	ldr	x9, [sp, #4408]
  4526f0:	subs	x10, x9, w8, sxtw
  4526f4:	mov	x11, xzr
  4526f8:	add	x10, x10, #0x0
  4526fc:	mul	x10, x11, x10
  452700:	subs	x10, x10, #0x1
  452704:	cmp	x10, #0x0
  452708:	cset	w8, ge  // ge = tcont
  45270c:	tbnz	w8, #0, 452788 <readlinkat@plt+0x4f858>
  452710:	ldr	x8, [sp, #10360]
  452714:	ldr	x9, [sp, #10360]
  452718:	mov	x10, xzr
  45271c:	cmp	x10, x9
  452720:	cset	w11, ge  // ge = tcont
  452724:	mov	w12, #0x0                   	// #0
  452728:	str	x8, [sp, #4392]
  45272c:	str	w12, [sp, #4388]
  452730:	tbnz	w11, #0, 452748 <readlinkat@plt+0x4f818>
  452734:	ldur	w8, [x29, #-80]
  452738:	ldr	w9, [sp, #10368]
  45273c:	cmp	w8, w9
  452740:	cset	w8, ne  // ne = any
  452744:	str	w8, [sp, #4388]
  452748:	ldr	w8, [sp, #4388]
  45274c:	and	w8, w8, #0x1
  452750:	ldr	x9, [sp, #4392]
  452754:	subs	x10, x9, w8, sxtw
  452758:	mov	x11, xzr
  45275c:	add	x10, x10, #0x0
  452760:	mul	x10, x11, x10
  452764:	add	x10, x10, #0x1
  452768:	lsl	x10, x10, #62
  45276c:	subs	x10, x10, #0x1
  452770:	mov	x11, #0x2                   	// #2
  452774:	mul	x10, x10, x11
  452778:	add	x10, x10, #0x1
  45277c:	mvn	x10, x10
  452780:	str	x10, [sp, #4376]
  452784:	b	4527e4 <readlinkat@plt+0x4f8b4>
  452788:	ldr	x8, [sp, #10360]
  45278c:	ldr	x9, [sp, #10360]
  452790:	mov	x10, xzr
  452794:	cmp	x10, x9
  452798:	cset	w11, ge  // ge = tcont
  45279c:	mov	w12, #0x0                   	// #0
  4527a0:	str	x8, [sp, #4368]
  4527a4:	str	w12, [sp, #4364]
  4527a8:	tbnz	w11, #0, 4527c0 <readlinkat@plt+0x4f890>
  4527ac:	ldur	w8, [x29, #-80]
  4527b0:	ldr	w9, [sp, #10368]
  4527b4:	cmp	w8, w9
  4527b8:	cset	w8, ne  // ne = any
  4527bc:	str	w8, [sp, #4364]
  4527c0:	ldr	w8, [sp, #4364]
  4527c4:	and	w8, w8, #0x1
  4527c8:	ldr	x9, [sp, #4368]
  4527cc:	subs	x10, x9, w8, sxtw
  4527d0:	mov	x11, xzr
  4527d4:	add	x10, x10, #0x0
  4527d8:	mul	x10, x11, x10
  4527dc:	add	x10, x10, #0x0
  4527e0:	str	x10, [sp, #4376]
  4527e4:	ldr	x8, [sp, #4376]
  4527e8:	mov	x9, #0x7                   	// #7
  4527ec:	sdiv	x8, x8, x9
  4527f0:	ldr	x9, [sp, #4416]
  4527f4:	cmp	x9, x8
  4527f8:	b.lt	452ab8 <readlinkat@plt+0x4fb88>  // b.tstop
  4527fc:	b	452998 <readlinkat@plt+0x4fa68>
  452800:	ldr	x8, [sp, #10360]
  452804:	ldr	x9, [sp, #10360]
  452808:	mov	x10, xzr
  45280c:	cmp	x10, x9
  452810:	cset	w11, ge  // ge = tcont
  452814:	mov	w12, #0x0                   	// #0
  452818:	str	x8, [sp, #4352]
  45281c:	str	w12, [sp, #4348]
  452820:	tbnz	w11, #0, 452838 <readlinkat@plt+0x4f908>
  452824:	ldur	w8, [x29, #-80]
  452828:	ldr	w9, [sp, #10368]
  45282c:	cmp	w8, w9
  452830:	cset	w8, ne  // ne = any
  452834:	str	w8, [sp, #4348]
  452838:	ldr	w8, [sp, #4348]
  45283c:	and	w8, w8, #0x1
  452840:	ldr	x9, [sp, #4352]
  452844:	subs	x10, x9, w8, sxtw
  452848:	mov	x11, xzr
  45284c:	add	x10, x10, #0x0
  452850:	mul	x10, x11, x10
  452854:	subs	x10, x10, #0x1
  452858:	cmp	x10, #0x0
  45285c:	cset	w8, ge  // ge = tcont
  452860:	tbnz	w8, #0, 4528d8 <readlinkat@plt+0x4f9a8>
  452864:	ldr	x8, [sp, #10360]
  452868:	ldr	x9, [sp, #10360]
  45286c:	mov	x10, xzr
  452870:	cmp	x10, x9
  452874:	cset	w11, ge  // ge = tcont
  452878:	mov	w12, #0x0                   	// #0
  45287c:	str	x8, [sp, #4336]
  452880:	str	w12, [sp, #4332]
  452884:	tbnz	w11, #0, 45289c <readlinkat@plt+0x4f96c>
  452888:	ldur	w8, [x29, #-80]
  45288c:	ldr	w9, [sp, #10368]
  452890:	cmp	w8, w9
  452894:	cset	w8, ne  // ne = any
  452898:	str	w8, [sp, #4332]
  45289c:	ldr	w8, [sp, #4332]
  4528a0:	and	w8, w8, #0x1
  4528a4:	ldr	x9, [sp, #4336]
  4528a8:	subs	x10, x9, w8, sxtw
  4528ac:	mov	x11, xzr
  4528b0:	add	x10, x10, #0x0
  4528b4:	mul	x10, x11, x10
  4528b8:	add	x10, x10, #0x1
  4528bc:	lsl	x10, x10, #62
  4528c0:	subs	x10, x10, #0x1
  4528c4:	mov	x11, #0x2                   	// #2
  4528c8:	mul	x10, x10, x11
  4528cc:	add	x10, x10, #0x1
  4528d0:	str	x10, [sp, #4320]
  4528d4:	b	452934 <readlinkat@plt+0x4fa04>
  4528d8:	ldr	x8, [sp, #10360]
  4528dc:	ldr	x9, [sp, #10360]
  4528e0:	mov	x10, xzr
  4528e4:	cmp	x10, x9
  4528e8:	cset	w11, ge  // ge = tcont
  4528ec:	mov	w12, #0x0                   	// #0
  4528f0:	str	x8, [sp, #4312]
  4528f4:	str	w12, [sp, #4308]
  4528f8:	tbnz	w11, #0, 452910 <readlinkat@plt+0x4f9e0>
  4528fc:	ldur	w8, [x29, #-80]
  452900:	ldr	w9, [sp, #10368]
  452904:	cmp	w8, w9
  452908:	cset	w8, ne  // ne = any
  45290c:	str	w8, [sp, #4308]
  452910:	ldr	w8, [sp, #4308]
  452914:	and	w8, w8, #0x1
  452918:	ldr	x9, [sp, #4312]
  45291c:	subs	x10, x9, w8, sxtw
  452920:	mov	x11, xzr
  452924:	add	x10, x10, #0x0
  452928:	mul	x10, x11, x10
  45292c:	subs	x10, x10, #0x1
  452930:	str	x10, [sp, #4320]
  452934:	ldr	x8, [sp, #4320]
  452938:	mov	x9, #0x7                   	// #7
  45293c:	sdiv	x8, x8, x9
  452940:	ldr	x9, [sp, #10360]
  452944:	ldr	x10, [sp, #10360]
  452948:	mov	x11, xzr
  45294c:	cmp	x11, x10
  452950:	cset	w12, ge  // ge = tcont
  452954:	mov	w13, #0x0                   	// #0
  452958:	str	x8, [sp, #4296]
  45295c:	str	x9, [sp, #4288]
  452960:	str	w13, [sp, #4284]
  452964:	tbnz	w12, #0, 45297c <readlinkat@plt+0x4fa4c>
  452968:	ldur	w8, [x29, #-80]
  45296c:	ldr	w9, [sp, #10368]
  452970:	cmp	w8, w9
  452974:	cset	w8, ne  // ne = any
  452978:	str	w8, [sp, #4284]
  45297c:	ldr	w8, [sp, #4284]
  452980:	and	w8, w8, #0x1
  452984:	ldr	x9, [sp, #4288]
  452988:	subs	x10, x9, w8, sxtw
  45298c:	ldr	x11, [sp, #4296]
  452990:	cmp	x11, x10
  452994:	b.lt	452ab8 <readlinkat@plt+0x4fb88>  // b.tstop
  452998:	ldr	x8, [sp, #10360]
  45299c:	ldr	x9, [sp, #10360]
  4529a0:	mov	x10, xzr
  4529a4:	cmp	x10, x9
  4529a8:	cset	w11, ge  // ge = tcont
  4529ac:	mov	w12, #0x0                   	// #0
  4529b0:	str	x8, [sp, #4272]
  4529b4:	str	w12, [sp, #4268]
  4529b8:	tbnz	w11, #0, 4529d0 <readlinkat@plt+0x4faa0>
  4529bc:	ldur	w8, [x29, #-80]
  4529c0:	ldr	w9, [sp, #10368]
  4529c4:	cmp	w8, w9
  4529c8:	cset	w8, ne  // ne = any
  4529cc:	str	w8, [sp, #4268]
  4529d0:	ldr	w8, [sp, #4268]
  4529d4:	and	w8, w8, #0x1
  4529d8:	ldr	x9, [sp, #4272]
  4529dc:	subs	x10, x9, w8, sxtw
  4529e0:	mov	x11, #0x7                   	// #7
  4529e4:	mul	x10, x10, x11
  4529e8:	mov	x11, xzr
  4529ec:	mul	x10, x11, x10
  4529f0:	subs	x10, x10, #0x1
  4529f4:	cmp	x10, #0x0
  4529f8:	cset	w8, ge  // ge = tcont
  4529fc:	tbnz	w8, #0, 452a5c <readlinkat@plt+0x4fb2c>
  452a00:	ldr	x8, [sp, #10360]
  452a04:	ldr	x9, [sp, #10360]
  452a08:	mov	x10, xzr
  452a0c:	cmp	x10, x9
  452a10:	cset	w11, ge  // ge = tcont
  452a14:	mov	w12, #0x0                   	// #0
  452a18:	str	x8, [sp, #4256]
  452a1c:	str	w12, [sp, #4252]
  452a20:	tbnz	w11, #0, 452a38 <readlinkat@plt+0x4fb08>
  452a24:	ldur	w8, [x29, #-80]
  452a28:	ldr	w9, [sp, #10368]
  452a2c:	cmp	w8, w9
  452a30:	cset	w8, ne  // ne = any
  452a34:	str	w8, [sp, #4252]
  452a38:	ldr	w8, [sp, #4252]
  452a3c:	and	w8, w8, #0x1
  452a40:	ldr	x9, [sp, #4256]
  452a44:	subs	x10, x9, w8, sxtw
  452a48:	mov	x11, #0x7                   	// #7
  452a4c:	mul	x10, x10, x11
  452a50:	mov	x11, #0x8000000000000000    	// #-9223372036854775808
  452a54:	cmp	x10, x11
  452a58:	b.lt	452ab8 <readlinkat@plt+0x4fb88>  // b.tstop
  452a5c:	ldr	x8, [sp, #10360]
  452a60:	ldr	x9, [sp, #10360]
  452a64:	mov	x10, xzr
  452a68:	cmp	x10, x9
  452a6c:	cset	w11, ge  // ge = tcont
  452a70:	mov	w12, #0x0                   	// #0
  452a74:	str	x8, [sp, #4240]
  452a78:	str	w12, [sp, #4236]
  452a7c:	tbnz	w11, #0, 452a94 <readlinkat@plt+0x4fb64>
  452a80:	ldur	w8, [x29, #-80]
  452a84:	ldr	w9, [sp, #10368]
  452a88:	cmp	w8, w9
  452a8c:	cset	w8, ne  // ne = any
  452a90:	str	w8, [sp, #4236]
  452a94:	ldr	w8, [sp, #4236]
  452a98:	and	w8, w8, #0x1
  452a9c:	ldr	x9, [sp, #4240]
  452aa0:	subs	x10, x9, w8, sxtw
  452aa4:	mov	x11, #0x7                   	// #7
  452aa8:	mul	x10, x10, x11
  452aac:	mov	x11, #0x7fffffffffffffff    	// #9223372036854775807
  452ab0:	cmp	x11, x10
  452ab4:	b.ge	452b18 <readlinkat@plt+0x4fbe8>  // b.tcont
  452ab8:	ldr	x8, [sp, #10360]
  452abc:	ldr	x9, [sp, #10360]
  452ac0:	mov	x10, xzr
  452ac4:	cmp	x10, x9
  452ac8:	cset	w11, ge  // ge = tcont
  452acc:	mov	w12, #0x0                   	// #0
  452ad0:	str	x8, [sp, #4224]
  452ad4:	str	w12, [sp, #4220]
  452ad8:	tbnz	w11, #0, 452af0 <readlinkat@plt+0x4fbc0>
  452adc:	ldur	w8, [x29, #-80]
  452ae0:	ldr	w9, [sp, #10368]
  452ae4:	cmp	w8, w9
  452ae8:	cset	w8, ne  // ne = any
  452aec:	str	w8, [sp, #4220]
  452af0:	ldr	w8, [sp, #4220]
  452af4:	and	w8, w8, #0x1
  452af8:	ldr	x9, [sp, #4224]
  452afc:	subs	x10, x9, w8, sxtw
  452b00:	mov	x11, #0x7                   	// #7
  452b04:	mul	x10, x10, x11
  452b08:	str	x10, [sp, #10032]
  452b0c:	ldr	w8, [sp, #9664]
  452b10:	tbnz	w8, #0, 458f38 <readlinkat@plt+0x56008>
  452b14:	b	453640 <readlinkat@plt+0x50710>
  452b18:	ldr	x8, [sp, #10360]
  452b1c:	ldr	x9, [sp, #10360]
  452b20:	mov	x10, xzr
  452b24:	cmp	x10, x9
  452b28:	cset	w11, ge  // ge = tcont
  452b2c:	mov	w12, #0x0                   	// #0
  452b30:	str	x8, [sp, #4208]
  452b34:	str	w12, [sp, #4204]
  452b38:	tbnz	w11, #0, 452b50 <readlinkat@plt+0x4fc20>
  452b3c:	ldur	w8, [x29, #-80]
  452b40:	ldr	w9, [sp, #10368]
  452b44:	cmp	w8, w9
  452b48:	cset	w8, ne  // ne = any
  452b4c:	str	w8, [sp, #4204]
  452b50:	ldr	w8, [sp, #4204]
  452b54:	and	w8, w8, #0x1
  452b58:	ldr	x9, [sp, #4208]
  452b5c:	subs	x10, x9, w8, sxtw
  452b60:	mov	x11, #0x7                   	// #7
  452b64:	mul	x10, x10, x11
  452b68:	str	x10, [sp, #10032]
  452b6c:	ldr	w8, [sp, #9668]
  452b70:	tbnz	w8, #0, 458f38 <readlinkat@plt+0x56008>
  452b74:	b	453640 <readlinkat@plt+0x50710>
  452b78:	ldr	x8, [sp, #10360]
  452b7c:	ldr	x9, [sp, #10360]
  452b80:	mov	x10, xzr
  452b84:	cmp	x10, x9
  452b88:	cset	w11, ge  // ge = tcont
  452b8c:	mov	w12, #0x0                   	// #0
  452b90:	str	x8, [sp, #4192]
  452b94:	str	w12, [sp, #4188]
  452b98:	tbnz	w11, #0, 452bb0 <readlinkat@plt+0x4fc80>
  452b9c:	ldur	w8, [x29, #-80]
  452ba0:	ldr	w9, [sp, #10368]
  452ba4:	cmp	w8, w9
  452ba8:	cset	w8, ne  // ne = any
  452bac:	str	w8, [sp, #4188]
  452bb0:	ldr	w8, [sp, #4188]
  452bb4:	and	w8, w8, #0x1
  452bb8:	ldr	x9, [sp, #4192]
  452bbc:	subs	x10, x9, w8, sxtw
  452bc0:	mov	x11, xzr
  452bc4:	add	x10, x10, #0x0
  452bc8:	mul	x10, x11, x10
  452bcc:	subs	x10, x10, #0x1
  452bd0:	cmp	x10, #0x0
  452bd4:	cset	w8, ge  // ge = tcont
  452bd8:	tbnz	w8, #0, 452c54 <readlinkat@plt+0x4fd24>
  452bdc:	ldr	x8, [sp, #10360]
  452be0:	ldr	x9, [sp, #10360]
  452be4:	mov	x10, xzr
  452be8:	cmp	x10, x9
  452bec:	cset	w11, ge  // ge = tcont
  452bf0:	mov	w12, #0x0                   	// #0
  452bf4:	str	x8, [sp, #4176]
  452bf8:	str	w12, [sp, #4172]
  452bfc:	tbnz	w11, #0, 452c14 <readlinkat@plt+0x4fce4>
  452c00:	ldur	w8, [x29, #-80]
  452c04:	ldr	w9, [sp, #10368]
  452c08:	cmp	w8, w9
  452c0c:	cset	w8, ne  // ne = any
  452c10:	str	w8, [sp, #4172]
  452c14:	ldr	w8, [sp, #4172]
  452c18:	and	w8, w8, #0x1
  452c1c:	ldr	x9, [sp, #4176]
  452c20:	subs	x10, x9, w8, sxtw
  452c24:	mov	x11, xzr
  452c28:	add	x10, x10, #0x0
  452c2c:	mul	x10, x11, x10
  452c30:	add	x10, x10, #0x1
  452c34:	lsl	x10, x10, #62
  452c38:	subs	x10, x10, #0x1
  452c3c:	mov	x11, #0x2                   	// #2
  452c40:	mul	x10, x10, x11
  452c44:	add	x10, x10, #0x1
  452c48:	mvn	x10, x10
  452c4c:	str	x10, [sp, #4160]
  452c50:	b	452cb0 <readlinkat@plt+0x4fd80>
  452c54:	ldr	x8, [sp, #10360]
  452c58:	ldr	x9, [sp, #10360]
  452c5c:	mov	x10, xzr
  452c60:	cmp	x10, x9
  452c64:	cset	w11, ge  // ge = tcont
  452c68:	mov	w12, #0x0                   	// #0
  452c6c:	str	x8, [sp, #4152]
  452c70:	str	w12, [sp, #4148]
  452c74:	tbnz	w11, #0, 452c8c <readlinkat@plt+0x4fd5c>
  452c78:	ldur	w8, [x29, #-80]
  452c7c:	ldr	w9, [sp, #10368]
  452c80:	cmp	w8, w9
  452c84:	cset	w8, ne  // ne = any
  452c88:	str	w8, [sp, #4148]
  452c8c:	ldr	w8, [sp, #4148]
  452c90:	and	w8, w8, #0x1
  452c94:	ldr	x9, [sp, #4152]
  452c98:	subs	x10, x9, w8, sxtw
  452c9c:	mov	x11, xzr
  452ca0:	add	x10, x10, #0x0
  452ca4:	mul	x10, x11, x10
  452ca8:	add	x10, x10, #0x0
  452cac:	str	x10, [sp, #4160]
  452cb0:	ldr	x8, [sp, #4160]
  452cb4:	cbnz	x8, 452d0c <readlinkat@plt+0x4fddc>
  452cb8:	ldr	x8, [sp, #10360]
  452cbc:	ldr	x9, [sp, #10360]
  452cc0:	mov	x10, xzr
  452cc4:	cmp	x10, x9
  452cc8:	cset	w11, ge  // ge = tcont
  452ccc:	mov	w12, #0x0                   	// #0
  452cd0:	str	x8, [sp, #4136]
  452cd4:	str	w12, [sp, #4132]
  452cd8:	tbnz	w11, #0, 452cf0 <readlinkat@plt+0x4fdc0>
  452cdc:	ldur	w8, [x29, #-80]
  452ce0:	ldr	w9, [sp, #10368]
  452ce4:	cmp	w8, w9
  452ce8:	cset	w8, ne  // ne = any
  452cec:	str	w8, [sp, #4132]
  452cf0:	ldr	w8, [sp, #4132]
  452cf4:	and	w8, w8, #0x1
  452cf8:	ldr	x9, [sp, #4136]
  452cfc:	subs	x10, x9, w8, sxtw
  452d00:	cmp	x10, #0x0
  452d04:	cset	w8, lt  // lt = tstop
  452d08:	tbnz	w8, #0, 453584 <readlinkat@plt+0x50654>
  452d0c:	ldr	w8, [sp, #9668]
  452d10:	tbnz	w8, #0, 452d18 <readlinkat@plt+0x4fde8>
  452d14:	b	4530c0 <readlinkat@plt+0x50190>
  452d18:	ldr	x8, [sp, #10360]
  452d1c:	ldr	x9, [sp, #10360]
  452d20:	mov	x10, xzr
  452d24:	cmp	x10, x9
  452d28:	cset	w11, ge  // ge = tcont
  452d2c:	mov	w12, #0x0                   	// #0
  452d30:	str	x8, [sp, #4120]
  452d34:	str	w12, [sp, #4116]
  452d38:	tbnz	w11, #0, 452d50 <readlinkat@plt+0x4fe20>
  452d3c:	ldur	w8, [x29, #-80]
  452d40:	ldr	w9, [sp, #10368]
  452d44:	cmp	w8, w9
  452d48:	cset	w8, ne  // ne = any
  452d4c:	str	w8, [sp, #4116]
  452d50:	ldr	w8, [sp, #4116]
  452d54:	and	w8, w8, #0x1
  452d58:	ldr	x9, [sp, #4120]
  452d5c:	subs	x10, x9, w8, sxtw
  452d60:	cmp	x10, #0x0
  452d64:	cset	w8, ge  // ge = tcont
  452d68:	tbnz	w8, #0, 452f08 <readlinkat@plt+0x4ffd8>
  452d6c:	ldr	x8, [sp, #10360]
  452d70:	ldr	x9, [sp, #10360]
  452d74:	mov	x10, xzr
  452d78:	cmp	x10, x9
  452d7c:	cset	w11, ge  // ge = tcont
  452d80:	mov	w12, #0x0                   	// #0
  452d84:	str	x8, [sp, #4104]
  452d88:	str	w12, [sp, #4100]
  452d8c:	tbnz	w11, #0, 452da4 <readlinkat@plt+0x4fe74>
  452d90:	ldur	w8, [x29, #-80]
  452d94:	ldr	w9, [sp, #10368]
  452d98:	cmp	w8, w9
  452d9c:	cset	w8, ne  // ne = any
  452da0:	str	w8, [sp, #4100]
  452da4:	ldr	w8, [sp, #4100]
  452da8:	and	w8, w8, #0x1
  452dac:	ldr	x9, [sp, #4104]
  452db0:	subs	x10, x9, w8, sxtw
  452db4:	ldr	x11, [sp, #10360]
  452db8:	ldr	x12, [sp, #10360]
  452dbc:	mov	x13, xzr
  452dc0:	cmp	x13, x12
  452dc4:	cset	w8, ge  // ge = tcont
  452dc8:	mov	w14, #0x0                   	// #0
  452dcc:	str	x10, [sp, #4088]
  452dd0:	str	x11, [sp, #4080]
  452dd4:	str	w14, [sp, #4076]
  452dd8:	tbnz	w8, #0, 452df0 <readlinkat@plt+0x4fec0>
  452ddc:	ldur	w8, [x29, #-80]
  452de0:	ldr	w9, [sp, #10368]
  452de4:	cmp	w8, w9
  452de8:	cset	w8, ne  // ne = any
  452dec:	str	w8, [sp, #4076]
  452df0:	ldr	w8, [sp, #4076]
  452df4:	and	w8, w8, #0x1
  452df8:	ldr	x9, [sp, #4080]
  452dfc:	subs	x10, x9, w8, sxtw
  452e00:	mov	x11, xzr
  452e04:	add	x10, x10, #0x0
  452e08:	mul	x10, x11, x10
  452e0c:	subs	x10, x10, #0x1
  452e10:	cmp	x10, #0x0
  452e14:	cset	w8, ge  // ge = tcont
  452e18:	tbnz	w8, #0, 452e90 <readlinkat@plt+0x4ff60>
  452e1c:	ldr	x8, [sp, #10360]
  452e20:	ldr	x9, [sp, #10360]
  452e24:	mov	x10, xzr
  452e28:	cmp	x10, x9
  452e2c:	cset	w11, ge  // ge = tcont
  452e30:	mov	w12, #0x0                   	// #0
  452e34:	str	x8, [sp, #4064]
  452e38:	str	w12, [sp, #4060]
  452e3c:	tbnz	w11, #0, 452e54 <readlinkat@plt+0x4ff24>
  452e40:	ldur	w8, [x29, #-80]
  452e44:	ldr	w9, [sp, #10368]
  452e48:	cmp	w8, w9
  452e4c:	cset	w8, ne  // ne = any
  452e50:	str	w8, [sp, #4060]
  452e54:	ldr	w8, [sp, #4060]
  452e58:	and	w8, w8, #0x1
  452e5c:	ldr	x9, [sp, #4064]
  452e60:	subs	x10, x9, w8, sxtw
  452e64:	mov	x11, xzr
  452e68:	add	x10, x10, #0x0
  452e6c:	mul	x10, x11, x10
  452e70:	add	x10, x10, #0x1
  452e74:	lsl	x10, x10, #62
  452e78:	subs	x10, x10, #0x1
  452e7c:	mov	x11, #0x2                   	// #2
  452e80:	mul	x10, x10, x11
  452e84:	add	x10, x10, #0x1
  452e88:	str	x10, [sp, #4048]
  452e8c:	b	452eec <readlinkat@plt+0x4ffbc>
  452e90:	ldr	x8, [sp, #10360]
  452e94:	ldr	x9, [sp, #10360]
  452e98:	mov	x10, xzr
  452e9c:	cmp	x10, x9
  452ea0:	cset	w11, ge  // ge = tcont
  452ea4:	mov	w12, #0x0                   	// #0
  452ea8:	str	x8, [sp, #4040]
  452eac:	str	w12, [sp, #4036]
  452eb0:	tbnz	w11, #0, 452ec8 <readlinkat@plt+0x4ff98>
  452eb4:	ldur	w8, [x29, #-80]
  452eb8:	ldr	w9, [sp, #10368]
  452ebc:	cmp	w8, w9
  452ec0:	cset	w8, ne  // ne = any
  452ec4:	str	w8, [sp, #4036]
  452ec8:	ldr	w8, [sp, #4036]
  452ecc:	and	w8, w8, #0x1
  452ed0:	ldr	x9, [sp, #4040]
  452ed4:	subs	x10, x9, w8, sxtw
  452ed8:	mov	x11, xzr
  452edc:	add	x10, x10, #0x0
  452ee0:	mul	x10, x11, x10
  452ee4:	subs	x10, x10, #0x1
  452ee8:	str	x10, [sp, #4048]
  452eec:	ldr	x8, [sp, #4048]
  452ef0:	mov	x9, #0x7                   	// #7
  452ef4:	sdiv	x8, x8, x9
  452ef8:	ldr	x9, [sp, #4088]
  452efc:	cmp	x9, x8
  452f00:	b.lt	453584 <readlinkat@plt+0x50654>  // b.tstop
  452f04:	b	453464 <readlinkat@plt+0x50534>
  452f08:	ldr	w8, [sp, #9668]
  452f0c:	tbnz	w8, #0, 452f14 <readlinkat@plt+0x4ffe4>
  452f10:	b	452f20 <readlinkat@plt+0x4fff0>
  452f14:	ldr	w8, [sp, #9668]
  452f18:	tbnz	w8, #0, 453584 <readlinkat@plt+0x50654>
  452f1c:	b	453464 <readlinkat@plt+0x50534>
  452f20:	ldr	x8, [sp, #10360]
  452f24:	ldr	x9, [sp, #10360]
  452f28:	mov	x10, xzr
  452f2c:	cmp	x10, x9
  452f30:	cset	w11, ge  // ge = tcont
  452f34:	mov	w12, #0x0                   	// #0
  452f38:	str	x8, [sp, #4024]
  452f3c:	str	w12, [sp, #4020]
  452f40:	tbnz	w11, #0, 452f58 <readlinkat@plt+0x50028>
  452f44:	ldur	w8, [x29, #-80]
  452f48:	ldr	w9, [sp, #10368]
  452f4c:	cmp	w8, w9
  452f50:	cset	w8, ne  // ne = any
  452f54:	str	w8, [sp, #4020]
  452f58:	ldr	w8, [sp, #4020]
  452f5c:	and	w8, w8, #0x1
  452f60:	ldr	x9, [sp, #4024]
  452f64:	subs	x10, x9, w8, sxtw
  452f68:	mov	x11, xzr
  452f6c:	add	x10, x10, #0x0
  452f70:	mul	x10, x11, x10
  452f74:	subs	x10, x10, #0x1
  452f78:	cmp	x10, #0x0
  452f7c:	cset	w8, ge  // ge = tcont
  452f80:	tbnz	w8, #0, 452ffc <readlinkat@plt+0x500cc>
  452f84:	ldr	x8, [sp, #10360]
  452f88:	ldr	x9, [sp, #10360]
  452f8c:	mov	x10, xzr
  452f90:	cmp	x10, x9
  452f94:	cset	w11, ge  // ge = tcont
  452f98:	mov	w12, #0x0                   	// #0
  452f9c:	str	x8, [sp, #4008]
  452fa0:	str	w12, [sp, #4004]
  452fa4:	tbnz	w11, #0, 452fbc <readlinkat@plt+0x5008c>
  452fa8:	ldur	w8, [x29, #-80]
  452fac:	ldr	w9, [sp, #10368]
  452fb0:	cmp	w8, w9
  452fb4:	cset	w8, ne  // ne = any
  452fb8:	str	w8, [sp, #4004]
  452fbc:	ldr	w8, [sp, #4004]
  452fc0:	and	w8, w8, #0x1
  452fc4:	ldr	x9, [sp, #4008]
  452fc8:	subs	x10, x9, w8, sxtw
  452fcc:	mov	x11, xzr
  452fd0:	add	x10, x10, #0x0
  452fd4:	mul	x10, x11, x10
  452fd8:	add	x10, x10, #0x1
  452fdc:	lsl	x10, x10, #62
  452fe0:	subs	x10, x10, #0x1
  452fe4:	mov	x11, #0x2                   	// #2
  452fe8:	mul	x10, x10, x11
  452fec:	add	x10, x10, #0x1
  452ff0:	mvn	x10, x10
  452ff4:	str	x10, [sp, #3992]
  452ff8:	b	453058 <readlinkat@plt+0x50128>
  452ffc:	ldr	x8, [sp, #10360]
  453000:	ldr	x9, [sp, #10360]
  453004:	mov	x10, xzr
  453008:	cmp	x10, x9
  45300c:	cset	w11, ge  // ge = tcont
  453010:	mov	w12, #0x0                   	// #0
  453014:	str	x8, [sp, #3984]
  453018:	str	w12, [sp, #3980]
  45301c:	tbnz	w11, #0, 453034 <readlinkat@plt+0x50104>
  453020:	ldur	w8, [x29, #-80]
  453024:	ldr	w9, [sp, #10368]
  453028:	cmp	w8, w9
  45302c:	cset	w8, ne  // ne = any
  453030:	str	w8, [sp, #3980]
  453034:	ldr	w8, [sp, #3980]
  453038:	and	w8, w8, #0x1
  45303c:	ldr	x9, [sp, #3984]
  453040:	subs	x10, x9, w8, sxtw
  453044:	mov	x11, xzr
  453048:	add	x10, x10, #0x0
  45304c:	mul	x10, x11, x10
  453050:	add	x10, x10, #0x0
  453054:	str	x10, [sp, #3992]
  453058:	ldr	x8, [sp, #3992]
  45305c:	mov	x9, #0x7                   	// #7
  453060:	sdiv	x8, x8, x9
  453064:	ldr	x9, [sp, #10360]
  453068:	ldr	x10, [sp, #10360]
  45306c:	mov	x11, xzr
  453070:	cmp	x11, x10
  453074:	cset	w12, ge  // ge = tcont
  453078:	mov	w13, #0x0                   	// #0
  45307c:	str	x8, [sp, #3968]
  453080:	str	x9, [sp, #3960]
  453084:	str	w13, [sp, #3956]
  453088:	tbnz	w12, #0, 4530a0 <readlinkat@plt+0x50170>
  45308c:	ldur	w8, [x29, #-80]
  453090:	ldr	w9, [sp, #10368]
  453094:	cmp	w8, w9
  453098:	cset	w8, ne  // ne = any
  45309c:	str	w8, [sp, #3956]
  4530a0:	ldr	w8, [sp, #3956]
  4530a4:	and	w8, w8, #0x1
  4530a8:	ldr	x9, [sp, #3960]
  4530ac:	subs	x10, x9, w8, sxtw
  4530b0:	ldr	x11, [sp, #3968]
  4530b4:	cmp	x11, x10
  4530b8:	b.lt	453584 <readlinkat@plt+0x50654>  // b.tstop
  4530bc:	b	453464 <readlinkat@plt+0x50534>
  4530c0:	ldr	w8, [sp, #9668]
  4530c4:	tbnz	w8, #0, 4530cc <readlinkat@plt+0x5019c>
  4530c8:	b	4530d8 <readlinkat@plt+0x501a8>
  4530cc:	ldr	w8, [sp, #9668]
  4530d0:	tbnz	w8, #0, 453584 <readlinkat@plt+0x50654>
  4530d4:	b	453464 <readlinkat@plt+0x50534>
  4530d8:	ldr	x8, [sp, #10360]
  4530dc:	ldr	x9, [sp, #10360]
  4530e0:	mov	x10, xzr
  4530e4:	cmp	x10, x9
  4530e8:	cset	w11, ge  // ge = tcont
  4530ec:	mov	w12, #0x0                   	// #0
  4530f0:	str	x8, [sp, #3944]
  4530f4:	str	w12, [sp, #3940]
  4530f8:	tbnz	w11, #0, 453110 <readlinkat@plt+0x501e0>
  4530fc:	ldur	w8, [x29, #-80]
  453100:	ldr	w9, [sp, #10368]
  453104:	cmp	w8, w9
  453108:	cset	w8, ne  // ne = any
  45310c:	str	w8, [sp, #3940]
  453110:	ldr	w8, [sp, #3940]
  453114:	and	w8, w8, #0x1
  453118:	ldr	x9, [sp, #3944]
  45311c:	subs	x10, x9, w8, sxtw
  453120:	cmp	x10, #0x0
  453124:	cset	w8, ge  // ge = tcont
  453128:	tbnz	w8, #0, 4532cc <readlinkat@plt+0x5039c>
  45312c:	ldr	x8, [sp, #10360]
  453130:	ldr	x9, [sp, #10360]
  453134:	mov	x10, xzr
  453138:	cmp	x10, x9
  45313c:	cset	w11, ge  // ge = tcont
  453140:	mov	w12, #0x0                   	// #0
  453144:	str	x8, [sp, #3928]
  453148:	str	w12, [sp, #3924]
  45314c:	tbnz	w11, #0, 453164 <readlinkat@plt+0x50234>
  453150:	ldur	w8, [x29, #-80]
  453154:	ldr	w9, [sp, #10368]
  453158:	cmp	w8, w9
  45315c:	cset	w8, ne  // ne = any
  453160:	str	w8, [sp, #3924]
  453164:	ldr	w8, [sp, #3924]
  453168:	and	w8, w8, #0x1
  45316c:	ldr	x9, [sp, #3928]
  453170:	subs	x10, x9, w8, sxtw
  453174:	ldr	x11, [sp, #10360]
  453178:	ldr	x12, [sp, #10360]
  45317c:	mov	x13, xzr
  453180:	cmp	x13, x12
  453184:	cset	w8, ge  // ge = tcont
  453188:	mov	w14, #0x0                   	// #0
  45318c:	str	x10, [sp, #3912]
  453190:	str	x11, [sp, #3904]
  453194:	str	w14, [sp, #3900]
  453198:	tbnz	w8, #0, 4531b0 <readlinkat@plt+0x50280>
  45319c:	ldur	w8, [x29, #-80]
  4531a0:	ldr	w9, [sp, #10368]
  4531a4:	cmp	w8, w9
  4531a8:	cset	w8, ne  // ne = any
  4531ac:	str	w8, [sp, #3900]
  4531b0:	ldr	w8, [sp, #3900]
  4531b4:	and	w8, w8, #0x1
  4531b8:	ldr	x9, [sp, #3904]
  4531bc:	subs	x10, x9, w8, sxtw
  4531c0:	mov	x11, xzr
  4531c4:	add	x10, x10, #0x0
  4531c8:	mul	x10, x11, x10
  4531cc:	subs	x10, x10, #0x1
  4531d0:	cmp	x10, #0x0
  4531d4:	cset	w8, ge  // ge = tcont
  4531d8:	tbnz	w8, #0, 453254 <readlinkat@plt+0x50324>
  4531dc:	ldr	x8, [sp, #10360]
  4531e0:	ldr	x9, [sp, #10360]
  4531e4:	mov	x10, xzr
  4531e8:	cmp	x10, x9
  4531ec:	cset	w11, ge  // ge = tcont
  4531f0:	mov	w12, #0x0                   	// #0
  4531f4:	str	x8, [sp, #3888]
  4531f8:	str	w12, [sp, #3884]
  4531fc:	tbnz	w11, #0, 453214 <readlinkat@plt+0x502e4>
  453200:	ldur	w8, [x29, #-80]
  453204:	ldr	w9, [sp, #10368]
  453208:	cmp	w8, w9
  45320c:	cset	w8, ne  // ne = any
  453210:	str	w8, [sp, #3884]
  453214:	ldr	w8, [sp, #3884]
  453218:	and	w8, w8, #0x1
  45321c:	ldr	x9, [sp, #3888]
  453220:	subs	x10, x9, w8, sxtw
  453224:	mov	x11, xzr
  453228:	add	x10, x10, #0x0
  45322c:	mul	x10, x11, x10
  453230:	add	x10, x10, #0x1
  453234:	lsl	x10, x10, #62
  453238:	subs	x10, x10, #0x1
  45323c:	mov	x11, #0x2                   	// #2
  453240:	mul	x10, x10, x11
  453244:	add	x10, x10, #0x1
  453248:	mvn	x10, x10
  45324c:	str	x10, [sp, #3872]
  453250:	b	4532b0 <readlinkat@plt+0x50380>
  453254:	ldr	x8, [sp, #10360]
  453258:	ldr	x9, [sp, #10360]
  45325c:	mov	x10, xzr
  453260:	cmp	x10, x9
  453264:	cset	w11, ge  // ge = tcont
  453268:	mov	w12, #0x0                   	// #0
  45326c:	str	x8, [sp, #3864]
  453270:	str	w12, [sp, #3860]
  453274:	tbnz	w11, #0, 45328c <readlinkat@plt+0x5035c>
  453278:	ldur	w8, [x29, #-80]
  45327c:	ldr	w9, [sp, #10368]
  453280:	cmp	w8, w9
  453284:	cset	w8, ne  // ne = any
  453288:	str	w8, [sp, #3860]
  45328c:	ldr	w8, [sp, #3860]
  453290:	and	w8, w8, #0x1
  453294:	ldr	x9, [sp, #3864]
  453298:	subs	x10, x9, w8, sxtw
  45329c:	mov	x11, xzr
  4532a0:	add	x10, x10, #0x0
  4532a4:	mul	x10, x11, x10
  4532a8:	add	x10, x10, #0x0
  4532ac:	str	x10, [sp, #3872]
  4532b0:	ldr	x8, [sp, #3872]
  4532b4:	mov	x9, #0x7                   	// #7
  4532b8:	sdiv	x8, x8, x9
  4532bc:	ldr	x9, [sp, #3912]
  4532c0:	cmp	x9, x8
  4532c4:	b.lt	453584 <readlinkat@plt+0x50654>  // b.tstop
  4532c8:	b	453464 <readlinkat@plt+0x50534>
  4532cc:	ldr	x8, [sp, #10360]
  4532d0:	ldr	x9, [sp, #10360]
  4532d4:	mov	x10, xzr
  4532d8:	cmp	x10, x9
  4532dc:	cset	w11, ge  // ge = tcont
  4532e0:	mov	w12, #0x0                   	// #0
  4532e4:	str	x8, [sp, #3848]
  4532e8:	str	w12, [sp, #3844]
  4532ec:	tbnz	w11, #0, 453304 <readlinkat@plt+0x503d4>
  4532f0:	ldur	w8, [x29, #-80]
  4532f4:	ldr	w9, [sp, #10368]
  4532f8:	cmp	w8, w9
  4532fc:	cset	w8, ne  // ne = any
  453300:	str	w8, [sp, #3844]
  453304:	ldr	w8, [sp, #3844]
  453308:	and	w8, w8, #0x1
  45330c:	ldr	x9, [sp, #3848]
  453310:	subs	x10, x9, w8, sxtw
  453314:	mov	x11, xzr
  453318:	add	x10, x10, #0x0
  45331c:	mul	x10, x11, x10
  453320:	subs	x10, x10, #0x1
  453324:	cmp	x10, #0x0
  453328:	cset	w8, ge  // ge = tcont
  45332c:	tbnz	w8, #0, 4533a4 <readlinkat@plt+0x50474>
  453330:	ldr	x8, [sp, #10360]
  453334:	ldr	x9, [sp, #10360]
  453338:	mov	x10, xzr
  45333c:	cmp	x10, x9
  453340:	cset	w11, ge  // ge = tcont
  453344:	mov	w12, #0x0                   	// #0
  453348:	str	x8, [sp, #3832]
  45334c:	str	w12, [sp, #3828]
  453350:	tbnz	w11, #0, 453368 <readlinkat@plt+0x50438>
  453354:	ldur	w8, [x29, #-80]
  453358:	ldr	w9, [sp, #10368]
  45335c:	cmp	w8, w9
  453360:	cset	w8, ne  // ne = any
  453364:	str	w8, [sp, #3828]
  453368:	ldr	w8, [sp, #3828]
  45336c:	and	w8, w8, #0x1
  453370:	ldr	x9, [sp, #3832]
  453374:	subs	x10, x9, w8, sxtw
  453378:	mov	x11, xzr
  45337c:	add	x10, x10, #0x0
  453380:	mul	x10, x11, x10
  453384:	add	x10, x10, #0x1
  453388:	lsl	x10, x10, #62
  45338c:	subs	x10, x10, #0x1
  453390:	mov	x11, #0x2                   	// #2
  453394:	mul	x10, x10, x11
  453398:	add	x10, x10, #0x1
  45339c:	str	x10, [sp, #3816]
  4533a0:	b	453400 <readlinkat@plt+0x504d0>
  4533a4:	ldr	x8, [sp, #10360]
  4533a8:	ldr	x9, [sp, #10360]
  4533ac:	mov	x10, xzr
  4533b0:	cmp	x10, x9
  4533b4:	cset	w11, ge  // ge = tcont
  4533b8:	mov	w12, #0x0                   	// #0
  4533bc:	str	x8, [sp, #3808]
  4533c0:	str	w12, [sp, #3804]
  4533c4:	tbnz	w11, #0, 4533dc <readlinkat@plt+0x504ac>
  4533c8:	ldur	w8, [x29, #-80]
  4533cc:	ldr	w9, [sp, #10368]
  4533d0:	cmp	w8, w9
  4533d4:	cset	w8, ne  // ne = any
  4533d8:	str	w8, [sp, #3804]
  4533dc:	ldr	w8, [sp, #3804]
  4533e0:	and	w8, w8, #0x1
  4533e4:	ldr	x9, [sp, #3808]
  4533e8:	subs	x10, x9, w8, sxtw
  4533ec:	mov	x11, xzr
  4533f0:	add	x10, x10, #0x0
  4533f4:	mul	x10, x11, x10
  4533f8:	subs	x10, x10, #0x1
  4533fc:	str	x10, [sp, #3816]
  453400:	ldr	x8, [sp, #3816]
  453404:	mov	x9, #0x7                   	// #7
  453408:	sdiv	x8, x8, x9
  45340c:	ldr	x9, [sp, #10360]
  453410:	ldr	x10, [sp, #10360]
  453414:	mov	x11, xzr
  453418:	cmp	x11, x10
  45341c:	cset	w12, ge  // ge = tcont
  453420:	mov	w13, #0x0                   	// #0
  453424:	str	x8, [sp, #3792]
  453428:	str	x9, [sp, #3784]
  45342c:	str	w13, [sp, #3780]
  453430:	tbnz	w12, #0, 453448 <readlinkat@plt+0x50518>
  453434:	ldur	w8, [x29, #-80]
  453438:	ldr	w9, [sp, #10368]
  45343c:	cmp	w8, w9
  453440:	cset	w8, ne  // ne = any
  453444:	str	w8, [sp, #3780]
  453448:	ldr	w8, [sp, #3780]
  45344c:	and	w8, w8, #0x1
  453450:	ldr	x9, [sp, #3784]
  453454:	subs	x10, x9, w8, sxtw
  453458:	ldr	x11, [sp, #3792]
  45345c:	cmp	x11, x10
  453460:	b.lt	453584 <readlinkat@plt+0x50654>  // b.tstop
  453464:	ldr	x8, [sp, #10360]
  453468:	ldr	x9, [sp, #10360]
  45346c:	mov	x10, xzr
  453470:	cmp	x10, x9
  453474:	cset	w11, ge  // ge = tcont
  453478:	mov	w12, #0x0                   	// #0
  45347c:	str	x8, [sp, #3768]
  453480:	str	w12, [sp, #3764]
  453484:	tbnz	w11, #0, 45349c <readlinkat@plt+0x5056c>
  453488:	ldur	w8, [x29, #-80]
  45348c:	ldr	w9, [sp, #10368]
  453490:	cmp	w8, w9
  453494:	cset	w8, ne  // ne = any
  453498:	str	w8, [sp, #3764]
  45349c:	ldr	w8, [sp, #3764]
  4534a0:	and	w8, w8, #0x1
  4534a4:	ldr	x9, [sp, #3768]
  4534a8:	subs	x10, x9, w8, sxtw
  4534ac:	mov	x11, #0x7                   	// #7
  4534b0:	mul	x10, x10, x11
  4534b4:	mov	x11, xzr
  4534b8:	mul	x10, x11, x10
  4534bc:	subs	x10, x10, #0x1
  4534c0:	cmp	x10, #0x0
  4534c4:	cset	w8, ge  // ge = tcont
  4534c8:	tbnz	w8, #0, 453528 <readlinkat@plt+0x505f8>
  4534cc:	ldr	x8, [sp, #10360]
  4534d0:	ldr	x9, [sp, #10360]
  4534d4:	mov	x10, xzr
  4534d8:	cmp	x10, x9
  4534dc:	cset	w11, ge  // ge = tcont
  4534e0:	mov	w12, #0x0                   	// #0
  4534e4:	str	x8, [sp, #3752]
  4534e8:	str	w12, [sp, #3748]
  4534ec:	tbnz	w11, #0, 453504 <readlinkat@plt+0x505d4>
  4534f0:	ldur	w8, [x29, #-80]
  4534f4:	ldr	w9, [sp, #10368]
  4534f8:	cmp	w8, w9
  4534fc:	cset	w8, ne  // ne = any
  453500:	str	w8, [sp, #3748]
  453504:	ldr	w8, [sp, #3748]
  453508:	and	w8, w8, #0x1
  45350c:	ldr	x9, [sp, #3752]
  453510:	subs	x10, x9, w8, sxtw
  453514:	mov	x11, #0x7                   	// #7
  453518:	mul	x10, x10, x11
  45351c:	mov	x11, #0x8000000000000000    	// #-9223372036854775808
  453520:	cmp	x10, x11
  453524:	b.lt	453584 <readlinkat@plt+0x50654>  // b.tstop
  453528:	ldr	x8, [sp, #10360]
  45352c:	ldr	x9, [sp, #10360]
  453530:	mov	x10, xzr
  453534:	cmp	x10, x9
  453538:	cset	w11, ge  // ge = tcont
  45353c:	mov	w12, #0x0                   	// #0
  453540:	str	x8, [sp, #3736]
  453544:	str	w12, [sp, #3732]
  453548:	tbnz	w11, #0, 453560 <readlinkat@plt+0x50630>
  45354c:	ldur	w8, [x29, #-80]
  453550:	ldr	w9, [sp, #10368]
  453554:	cmp	w8, w9
  453558:	cset	w8, ne  // ne = any
  45355c:	str	w8, [sp, #3732]
  453560:	ldr	w8, [sp, #3732]
  453564:	and	w8, w8, #0x1
  453568:	ldr	x9, [sp, #3736]
  45356c:	subs	x10, x9, w8, sxtw
  453570:	mov	x11, #0x7                   	// #7
  453574:	mul	x10, x10, x11
  453578:	mov	x11, #0x7fffffffffffffff    	// #9223372036854775807
  45357c:	cmp	x11, x10
  453580:	b.ge	4535e4 <readlinkat@plt+0x506b4>  // b.tcont
  453584:	ldr	x8, [sp, #10360]
  453588:	ldr	x9, [sp, #10360]
  45358c:	mov	x10, xzr
  453590:	cmp	x10, x9
  453594:	cset	w11, ge  // ge = tcont
  453598:	mov	w12, #0x0                   	// #0
  45359c:	str	x8, [sp, #3720]
  4535a0:	str	w12, [sp, #3716]
  4535a4:	tbnz	w11, #0, 4535bc <readlinkat@plt+0x5068c>
  4535a8:	ldur	w8, [x29, #-80]
  4535ac:	ldr	w9, [sp, #10368]
  4535b0:	cmp	w8, w9
  4535b4:	cset	w8, ne  // ne = any
  4535b8:	str	w8, [sp, #3716]
  4535bc:	ldr	w8, [sp, #3716]
  4535c0:	and	w8, w8, #0x1
  4535c4:	ldr	x9, [sp, #3720]
  4535c8:	subs	x10, x9, w8, sxtw
  4535cc:	mov	x11, #0x7                   	// #7
  4535d0:	mul	x10, x10, x11
  4535d4:	str	x10, [sp, #10032]
  4535d8:	ldr	w8, [sp, #9664]
  4535dc:	tbnz	w8, #0, 458f38 <readlinkat@plt+0x56008>
  4535e0:	b	453640 <readlinkat@plt+0x50710>
  4535e4:	ldr	x8, [sp, #10360]
  4535e8:	ldr	x9, [sp, #10360]
  4535ec:	mov	x10, xzr
  4535f0:	cmp	x10, x9
  4535f4:	cset	w11, ge  // ge = tcont
  4535f8:	mov	w12, #0x0                   	// #0
  4535fc:	str	x8, [sp, #3704]
  453600:	str	w12, [sp, #3700]
  453604:	tbnz	w11, #0, 45361c <readlinkat@plt+0x506ec>
  453608:	ldur	w8, [x29, #-80]
  45360c:	ldr	w9, [sp, #10368]
  453610:	cmp	w8, w9
  453614:	cset	w8, ne  // ne = any
  453618:	str	w8, [sp, #3700]
  45361c:	ldr	w8, [sp, #3700]
  453620:	and	w8, w8, #0x1
  453624:	ldr	x9, [sp, #3704]
  453628:	subs	x10, x9, w8, sxtw
  45362c:	mov	x11, #0x7                   	// #7
  453630:	mul	x10, x10, x11
  453634:	str	x10, [sp, #10032]
  453638:	ldr	w8, [sp, #9668]
  45363c:	tbnz	w8, #0, 458f38 <readlinkat@plt+0x56008>
  453640:	ldr	w8, [sp, #9668]
  453644:	tbnz	w8, #0, 45364c <readlinkat@plt+0x5071c>
  453648:	b	454260 <readlinkat@plt+0x51330>
  45364c:	ldr	w8, [sp, #9668]
  453650:	tbnz	w8, #0, 453658 <readlinkat@plt+0x50728>
  453654:	b	453d08 <readlinkat@plt+0x50dd8>
  453658:	ldr	x8, [sp, #10032]
  45365c:	lsl	w8, w8, #24
  453660:	mov	x9, #0x18                  	// #24
  453664:	asr	w8, w8, w9
  453668:	mov	w9, wzr
  45366c:	mul	w8, w9, w8
  453670:	ldr	w10, [sp, #10368]
  453674:	ldur	w11, [x29, #-80]
  453678:	subs	w10, w10, w11
  45367c:	mov	w11, #0x7                   	// #7
  453680:	add	w10, w10, #0x7
  453684:	sdiv	w12, w10, w11
  453688:	mul	w11, w12, w11
  45368c:	subs	w10, w10, w11
  453690:	lsl	w10, w10, #24
  453694:	add	w8, w8, w10, asr #24
  453698:	mul	w8, w9, w8
  45369c:	subs	w8, w8, #0x1
  4536a0:	cmp	w8, #0x0
  4536a4:	cset	w8, ge  // ge = tcont
  4536a8:	tbnz	w8, #0, 453714 <readlinkat@plt+0x507e4>
  4536ac:	ldr	x8, [sp, #10032]
  4536b0:	lsl	w8, w8, #24
  4536b4:	mov	x9, #0x18                  	// #24
  4536b8:	asr	w8, w8, w9
  4536bc:	mov	w9, wzr
  4536c0:	mul	w8, w9, w8
  4536c4:	ldr	w10, [sp, #10368]
  4536c8:	ldur	w11, [x29, #-80]
  4536cc:	subs	w10, w10, w11
  4536d0:	mov	w11, #0x7                   	// #7
  4536d4:	add	w10, w10, #0x7
  4536d8:	sdiv	w12, w10, w11
  4536dc:	mul	w11, w12, w11
  4536e0:	subs	w10, w10, w11
  4536e4:	lsl	w10, w10, #24
  4536e8:	add	w8, w8, w10, asr #24
  4536ec:	mul	w8, w9, w8
  4536f0:	add	w8, w8, #0x1
  4536f4:	lsl	w8, w8, #30
  4536f8:	subs	w8, w8, #0x1
  4536fc:	mov	w9, #0x2                   	// #2
  453700:	mul	w8, w8, w9
  453704:	add	w8, w8, #0x1
  453708:	mvn	w8, w8
  45370c:	str	w8, [sp, #3696]
  453710:	b	453760 <readlinkat@plt+0x50830>
  453714:	ldr	x8, [sp, #10032]
  453718:	lsl	w8, w8, #24
  45371c:	mov	x9, #0x18                  	// #24
  453720:	asr	w8, w8, w9
  453724:	mov	w9, wzr
  453728:	mul	w8, w9, w8
  45372c:	ldr	w10, [sp, #10368]
  453730:	ldur	w11, [x29, #-80]
  453734:	subs	w10, w10, w11
  453738:	mov	w11, #0x7                   	// #7
  45373c:	add	w10, w10, #0x7
  453740:	sdiv	w12, w10, w11
  453744:	mul	w11, w12, w11
  453748:	subs	w10, w10, w11
  45374c:	lsl	w10, w10, #24
  453750:	add	w8, w8, w10, asr #24
  453754:	mul	w8, w9, w8
  453758:	add	w8, w8, #0x0
  45375c:	str	w8, [sp, #3696]
  453760:	ldr	w8, [sp, #3696]
  453764:	cmp	w8, #0x0
  453768:	cset	w8, ge  // ge = tcont
  45376c:	tbnz	w8, #0, 453a28 <readlinkat@plt+0x50af8>
  453770:	ldr	x8, [sp, #10032]
  453774:	lsl	w8, w8, #24
  453778:	asr	w8, w8, #24
  45377c:	cmp	w8, #0x0
  453780:	cset	w8, ge  // ge = tcont
  453784:	tbnz	w8, #0, 4538dc <readlinkat@plt+0x509ac>
  453788:	ldr	w8, [sp, #10368]
  45378c:	mov	x9, #0x18                  	// #24
  453790:	ldur	w10, [x29, #-80]
  453794:	subs	w8, w8, w10
  453798:	mov	w10, #0x7                   	// #7
  45379c:	add	w8, w8, #0x7
  4537a0:	sdiv	w11, w8, w10
  4537a4:	mul	w11, w11, w10
  4537a8:	subs	w8, w8, w11
  4537ac:	lsl	w8, w8, #24
  4537b0:	mov	x0, x9
  4537b4:	asr	w8, w8, w0
  4537b8:	ldr	x12, [sp, #10032]
  4537bc:	lsl	w11, w12, #24
  4537c0:	asr	w9, w11, w9
  4537c4:	mov	w11, wzr
  4537c8:	mul	w9, w11, w9
  4537cc:	ldr	w12, [sp, #10368]
  4537d0:	ldur	w13, [x29, #-80]
  4537d4:	subs	w12, w12, w13
  4537d8:	add	w12, w12, #0x7
  4537dc:	sdiv	w13, w12, w10
  4537e0:	mul	w10, w13, w10
  4537e4:	subs	w10, w12, w10
  4537e8:	lsl	w10, w10, #24
  4537ec:	add	w9, w9, w10, asr #24
  4537f0:	mul	w9, w11, w9
  4537f4:	subs	w9, w9, #0x1
  4537f8:	cmp	w9, #0x0
  4537fc:	cset	w9, ge  // ge = tcont
  453800:	str	w8, [sp, #3692]
  453804:	tbnz	w9, #0, 453870 <readlinkat@plt+0x50940>
  453808:	ldr	x8, [sp, #10032]
  45380c:	lsl	w8, w8, #24
  453810:	mov	x9, #0x18                  	// #24
  453814:	asr	w8, w8, w9
  453818:	mov	w9, wzr
  45381c:	mul	w8, w9, w8
  453820:	ldr	w10, [sp, #10368]
  453824:	ldur	w11, [x29, #-80]
  453828:	subs	w10, w10, w11
  45382c:	mov	w11, #0x7                   	// #7
  453830:	add	w10, w10, #0x7
  453834:	sdiv	w12, w10, w11
  453838:	mul	w11, w12, w11
  45383c:	subs	w10, w10, w11
  453840:	lsl	w10, w10, #24
  453844:	add	w8, w8, w10, asr #24
  453848:	mul	w8, w9, w8
  45384c:	add	w8, w8, #0x1
  453850:	lsl	w8, w8, #30
  453854:	subs	w8, w8, #0x1
  453858:	mov	w9, #0x2                   	// #2
  45385c:	mul	w8, w8, w9
  453860:	add	w8, w8, #0x1
  453864:	mvn	w8, w8
  453868:	str	w8, [sp, #3688]
  45386c:	b	4538bc <readlinkat@plt+0x5098c>
  453870:	ldr	x8, [sp, #10032]
  453874:	lsl	w8, w8, #24
  453878:	mov	x9, #0x18                  	// #24
  45387c:	asr	w8, w8, w9
  453880:	mov	w9, wzr
  453884:	mul	w8, w9, w8
  453888:	ldr	w10, [sp, #10368]
  45388c:	ldur	w11, [x29, #-80]
  453890:	subs	w10, w10, w11
  453894:	mov	w11, #0x7                   	// #7
  453898:	add	w10, w10, #0x7
  45389c:	sdiv	w12, w10, w11
  4538a0:	mul	w11, w12, w11
  4538a4:	subs	w10, w10, w11
  4538a8:	lsl	w10, w10, #24
  4538ac:	add	w8, w8, w10, asr #24
  4538b0:	mul	w8, w9, w8
  4538b4:	add	w8, w8, #0x0
  4538b8:	str	w8, [sp, #3688]
  4538bc:	ldr	w8, [sp, #3688]
  4538c0:	ldr	x9, [sp, #10032]
  4538c4:	lsl	w9, w9, #24
  4538c8:	subs	w8, w8, w9, asr #24
  4538cc:	ldr	w9, [sp, #3692]
  4538d0:	cmp	w9, w8
  4538d4:	b.lt	453c60 <readlinkat@plt+0x50d30>  // b.tstop
  4538d8:	b	453b88 <readlinkat@plt+0x50c58>
  4538dc:	ldr	x8, [sp, #10032]
  4538e0:	lsl	w8, w8, #24
  4538e4:	mov	x9, #0x18                  	// #24
  4538e8:	asr	w8, w8, w9
  4538ec:	mov	w9, wzr
  4538f0:	mul	w8, w9, w8
  4538f4:	ldr	w10, [sp, #10368]
  4538f8:	ldur	w11, [x29, #-80]
  4538fc:	subs	w10, w10, w11
  453900:	mov	w11, #0x7                   	// #7
  453904:	add	w10, w10, #0x7
  453908:	sdiv	w12, w10, w11
  45390c:	mul	w11, w12, w11
  453910:	subs	w10, w10, w11
  453914:	lsl	w10, w10, #24
  453918:	add	w8, w8, w10, asr #24
  45391c:	mul	w8, w9, w8
  453920:	subs	w8, w8, #0x1
  453924:	cmp	w8, #0x0
  453928:	cset	w8, ge  // ge = tcont
  45392c:	tbnz	w8, #0, 453994 <readlinkat@plt+0x50a64>
  453930:	ldr	x8, [sp, #10032]
  453934:	lsl	w8, w8, #24
  453938:	mov	x9, #0x18                  	// #24
  45393c:	asr	w8, w8, w9
  453940:	mov	w9, wzr
  453944:	mul	w8, w9, w8
  453948:	ldr	w10, [sp, #10368]
  45394c:	ldur	w11, [x29, #-80]
  453950:	subs	w10, w10, w11
  453954:	mov	w11, #0x7                   	// #7
  453958:	add	w10, w10, #0x7
  45395c:	sdiv	w12, w10, w11
  453960:	mul	w11, w12, w11
  453964:	subs	w10, w10, w11
  453968:	lsl	w10, w10, #24
  45396c:	add	w8, w8, w10, asr #24
  453970:	mul	w8, w9, w8
  453974:	add	w8, w8, #0x1
  453978:	lsl	w8, w8, #30
  45397c:	subs	w8, w8, #0x1
  453980:	mov	w9, #0x2                   	// #2
  453984:	mul	w8, w8, w9
  453988:	add	w8, w8, #0x1
  45398c:	str	w8, [sp, #3684]
  453990:	b	4539e0 <readlinkat@plt+0x50ab0>
  453994:	ldr	x8, [sp, #10032]
  453998:	lsl	w8, w8, #24
  45399c:	mov	x9, #0x18                  	// #24
  4539a0:	asr	w8, w8, w9
  4539a4:	mov	w9, wzr
  4539a8:	mul	w8, w9, w8
  4539ac:	ldr	w10, [sp, #10368]
  4539b0:	ldur	w11, [x29, #-80]
  4539b4:	subs	w10, w10, w11
  4539b8:	mov	w11, #0x7                   	// #7
  4539bc:	add	w10, w10, #0x7
  4539c0:	sdiv	w12, w10, w11
  4539c4:	mul	w11, w12, w11
  4539c8:	subs	w10, w10, w11
  4539cc:	lsl	w10, w10, #24
  4539d0:	add	w8, w8, w10, asr #24
  4539d4:	mul	w8, w9, w8
  4539d8:	subs	w8, w8, #0x1
  4539dc:	str	w8, [sp, #3684]
  4539e0:	ldr	w8, [sp, #3684]
  4539e4:	ldr	x9, [sp, #10032]
  4539e8:	lsl	w9, w9, #24
  4539ec:	mov	x10, #0x18                  	// #24
  4539f0:	subs	w8, w8, w9, asr #24
  4539f4:	ldr	w9, [sp, #10368]
  4539f8:	ldur	w11, [x29, #-80]
  4539fc:	subs	w9, w9, w11
  453a00:	mov	w11, #0x7                   	// #7
  453a04:	add	w9, w9, #0x7
  453a08:	sdiv	w12, w9, w11
  453a0c:	mul	w11, w12, w11
  453a10:	subs	w9, w9, w11
  453a14:	lsl	w9, w9, #24
  453a18:	asr	w9, w9, w10
  453a1c:	cmp	w8, w9
  453a20:	b.lt	453c60 <readlinkat@plt+0x50d30>  // b.tstop
  453a24:	b	453b88 <readlinkat@plt+0x50c58>
  453a28:	ldr	w8, [sp, #10368]
  453a2c:	mov	x9, #0x18                  	// #24
  453a30:	ldur	w10, [x29, #-80]
  453a34:	subs	w8, w8, w10
  453a38:	mov	w10, #0x7                   	// #7
  453a3c:	add	w8, w8, #0x7
  453a40:	sdiv	w11, w8, w10
  453a44:	mul	w10, w11, w10
  453a48:	subs	w8, w8, w10
  453a4c:	lsl	w8, w8, #24
  453a50:	asr	w8, w8, w9
  453a54:	cmp	w8, #0x0
  453a58:	cset	w8, ge  // ge = tcont
  453a5c:	tbnz	w8, #0, 453ab4 <readlinkat@plt+0x50b84>
  453a60:	ldr	x8, [sp, #10032]
  453a64:	lsl	w8, w8, #24
  453a68:	mov	x9, #0x18                  	// #24
  453a6c:	mov	x0, x9
  453a70:	asr	w8, w8, w0
  453a74:	ldr	w10, [sp, #10368]
  453a78:	ldur	w11, [x29, #-80]
  453a7c:	subs	w10, w10, w11
  453a80:	mov	w11, #0x7                   	// #7
  453a84:	add	w10, w10, #0x7
  453a88:	sdiv	w12, w10, w11
  453a8c:	mul	w11, w12, w11
  453a90:	subs	w10, w10, w11
  453a94:	lsl	w10, w10, #24
  453a98:	ldr	x13, [sp, #10032]
  453a9c:	lsl	w11, w13, #24
  453aa0:	asr	w9, w11, w9
  453aa4:	add	w9, w9, w10, asr #24
  453aa8:	cmp	w8, w9
  453aac:	b.le	453c60 <readlinkat@plt+0x50d30>
  453ab0:	b	453b88 <readlinkat@plt+0x50c58>
  453ab4:	ldr	x8, [sp, #10032]
  453ab8:	lsl	w8, w8, #24
  453abc:	asr	w8, w8, #24
  453ac0:	cmp	w8, #0x0
  453ac4:	cset	w8, ge  // ge = tcont
  453ac8:	tbnz	w8, #0, 453b38 <readlinkat@plt+0x50c08>
  453acc:	ldr	w8, [sp, #10368]
  453ad0:	mov	x9, #0x18                  	// #24
  453ad4:	ldur	w10, [x29, #-80]
  453ad8:	subs	w8, w8, w10
  453adc:	mov	w10, #0x7                   	// #7
  453ae0:	add	w8, w8, #0x7
  453ae4:	sdiv	w11, w8, w10
  453ae8:	mul	w11, w11, w10
  453aec:	subs	w8, w8, w11
  453af0:	lsl	w8, w8, #24
  453af4:	mov	x0, x9
  453af8:	asr	w8, w8, w0
  453afc:	ldr	w11, [sp, #10368]
  453b00:	ldur	w12, [x29, #-80]
  453b04:	subs	w11, w11, w12
  453b08:	add	w11, w11, #0x7
  453b0c:	sdiv	w12, w11, w10
  453b10:	mul	w10, w12, w10
  453b14:	subs	w10, w11, w10
  453b18:	lsl	w10, w10, #24
  453b1c:	ldr	x13, [sp, #10032]
  453b20:	lsl	w11, w13, #24
  453b24:	asr	w9, w11, w9
  453b28:	add	w9, w9, w10, asr #24
  453b2c:	cmp	w8, w9
  453b30:	b.le	453c60 <readlinkat@plt+0x50d30>
  453b34:	b	453b88 <readlinkat@plt+0x50c58>
  453b38:	ldr	w8, [sp, #10368]
  453b3c:	mov	x9, #0x18                  	// #24
  453b40:	ldur	w10, [x29, #-80]
  453b44:	subs	w8, w8, w10
  453b48:	mov	w10, #0x7                   	// #7
  453b4c:	add	w8, w8, #0x7
  453b50:	sdiv	w11, w8, w10
  453b54:	mul	w10, w11, w10
  453b58:	subs	w8, w8, w10
  453b5c:	lsl	w8, w8, #24
  453b60:	ldr	x12, [sp, #10032]
  453b64:	lsl	w10, w12, #24
  453b68:	mov	x0, x9
  453b6c:	asr	w10, w10, w0
  453b70:	add	w8, w10, w8, asr #24
  453b74:	ldr	x13, [sp, #10032]
  453b78:	lsl	w10, w13, #24
  453b7c:	asr	w9, w10, w9
  453b80:	cmp	w8, w9
  453b84:	b.lt	453c60 <readlinkat@plt+0x50d30>  // b.tstop
  453b88:	ldr	w8, [sp, #10368]
  453b8c:	mov	x9, #0x18                  	// #24
  453b90:	ldur	w10, [x29, #-80]
  453b94:	subs	w8, w8, w10
  453b98:	mov	w10, #0x7                   	// #7
  453b9c:	add	w8, w8, #0x7
  453ba0:	sdiv	w11, w8, w10
  453ba4:	mul	w10, w11, w10
  453ba8:	subs	w8, w8, w10
  453bac:	lsl	w8, w8, #24
  453bb0:	ldr	x12, [sp, #10032]
  453bb4:	lsl	w10, w12, #24
  453bb8:	asr	w9, w10, w9
  453bbc:	add	w8, w9, w8, asr #24
  453bc0:	mov	w9, wzr
  453bc4:	mul	w8, w9, w8
  453bc8:	subs	w8, w8, #0x1
  453bcc:	cmp	w8, #0x0
  453bd0:	cset	w8, ge  // ge = tcont
  453bd4:	tbnz	w8, #0, 453c1c <readlinkat@plt+0x50cec>
  453bd8:	ldr	w8, [sp, #10368]
  453bdc:	mov	x9, #0x18                  	// #24
  453be0:	ldur	w10, [x29, #-80]
  453be4:	subs	w8, w8, w10
  453be8:	mov	w10, #0x7                   	// #7
  453bec:	add	w8, w8, #0x7
  453bf0:	sdiv	w11, w8, w10
  453bf4:	mul	w10, w11, w10
  453bf8:	subs	w8, w8, w10
  453bfc:	lsl	w8, w8, #24
  453c00:	ldr	x12, [sp, #10032]
  453c04:	lsl	w10, w12, #24
  453c08:	asr	w9, w10, w9
  453c0c:	add	w8, w9, w8, asr #24
  453c10:	mov	w9, #0xffffff80            	// #-128
  453c14:	cmp	w8, w9
  453c18:	b.lt	453c60 <readlinkat@plt+0x50d30>  // b.tstop
  453c1c:	ldr	w8, [sp, #10368]
  453c20:	mov	x9, #0x18                  	// #24
  453c24:	ldur	w10, [x29, #-80]
  453c28:	subs	w8, w8, w10
  453c2c:	mov	w10, #0x7                   	// #7
  453c30:	add	w8, w8, #0x7
  453c34:	sdiv	w11, w8, w10
  453c38:	mul	w10, w11, w10
  453c3c:	subs	w8, w8, w10
  453c40:	lsl	w8, w8, #24
  453c44:	ldr	x12, [sp, #10032]
  453c48:	lsl	w10, w12, #24
  453c4c:	asr	w9, w10, w9
  453c50:	add	w8, w9, w8, asr #24
  453c54:	mov	w9, #0x7f                  	// #127
  453c58:	cmp	w9, w8
  453c5c:	b.ge	453cb4 <readlinkat@plt+0x50d84>  // b.tcont
  453c60:	ldr	w8, [sp, #10368]
  453c64:	mov	x9, #0x18                  	// #24
  453c68:	ldur	w10, [x29, #-80]
  453c6c:	subs	w8, w8, w10
  453c70:	mov	w10, #0x7                   	// #7
  453c74:	add	w8, w8, #0x7
  453c78:	sdiv	w11, w8, w10
  453c7c:	mul	w10, w11, w10
  453c80:	subs	w8, w8, w10
  453c84:	lsl	w8, w8, #24
  453c88:	ldr	x12, [sp, #10032]
  453c8c:	lsl	w10, w12, #24
  453c90:	asr	w9, w10, w9
  453c94:	add	w8, w9, w8, asr #24
  453c98:	mov	w0, w8
  453c9c:	lsl	x13, x0, #56
  453ca0:	asr	x13, x13, #56
  453ca4:	str	x13, [sp, #10032]
  453ca8:	ldr	w8, [sp, #9664]
  453cac:	tbnz	w8, #0, 458f38 <readlinkat@plt+0x56008>
  453cb0:	b	456e50 <readlinkat@plt+0x53f20>
  453cb4:	ldr	w8, [sp, #10368]
  453cb8:	mov	x9, #0x18                  	// #24
  453cbc:	ldur	w10, [x29, #-80]
  453cc0:	subs	w8, w8, w10
  453cc4:	mov	w10, #0x7                   	// #7
  453cc8:	add	w8, w8, #0x7
  453ccc:	sdiv	w11, w8, w10
  453cd0:	mul	w10, w11, w10
  453cd4:	subs	w8, w8, w10
  453cd8:	lsl	w8, w8, #24
  453cdc:	ldr	x12, [sp, #10032]
  453ce0:	lsl	w10, w12, #24
  453ce4:	asr	w9, w10, w9
  453ce8:	add	w8, w9, w8, asr #24
  453cec:	mov	w0, w8
  453cf0:	lsl	x13, x0, #56
  453cf4:	asr	x13, x13, #56
  453cf8:	str	x13, [sp, #10032]
  453cfc:	ldr	w8, [sp, #9668]
  453d00:	tbnz	w8, #0, 458f38 <readlinkat@plt+0x56008>
  453d04:	b	456e50 <readlinkat@plt+0x53f20>
  453d08:	ldr	x8, [sp, #10032]
  453d0c:	mov	x9, xzr
  453d10:	mul	x8, x9, x8
  453d14:	ldr	w10, [sp, #10368]
  453d18:	ldur	w11, [x29, #-80]
  453d1c:	subs	w10, w10, w11
  453d20:	mov	w11, #0x7                   	// #7
  453d24:	add	w10, w10, #0x7
  453d28:	sdiv	w12, w10, w11
  453d2c:	mul	w11, w12, w11
  453d30:	subs	w10, w10, w11
  453d34:	add	x8, x8, w10, sxtw
  453d38:	mul	x8, x9, x8
  453d3c:	subs	x8, x8, #0x1
  453d40:	cmp	x8, #0x0
  453d44:	cset	w10, ge  // ge = tcont
  453d48:	tbnz	w10, #0, 453da4 <readlinkat@plt+0x50e74>
  453d4c:	ldr	x8, [sp, #10032]
  453d50:	mov	x9, xzr
  453d54:	mul	x8, x9, x8
  453d58:	ldr	w10, [sp, #10368]
  453d5c:	ldur	w11, [x29, #-80]
  453d60:	subs	w10, w10, w11
  453d64:	mov	w11, #0x7                   	// #7
  453d68:	add	w10, w10, #0x7
  453d6c:	sdiv	w12, w10, w11
  453d70:	mul	w11, w12, w11
  453d74:	subs	w10, w10, w11
  453d78:	add	x8, x8, w10, sxtw
  453d7c:	mul	x8, x9, x8
  453d80:	add	x8, x8, #0x1
  453d84:	lsl	x8, x8, #62
  453d88:	subs	x8, x8, #0x1
  453d8c:	mov	x9, #0x2                   	// #2
  453d90:	mul	x8, x8, x9
  453d94:	add	x8, x8, #0x1
  453d98:	mvn	x8, x8
  453d9c:	str	x8, [sp, #3672]
  453da0:	b	453de0 <readlinkat@plt+0x50eb0>
  453da4:	ldr	x8, [sp, #10032]
  453da8:	mov	x9, xzr
  453dac:	mul	x8, x9, x8
  453db0:	ldr	w10, [sp, #10368]
  453db4:	ldur	w11, [x29, #-80]
  453db8:	subs	w10, w10, w11
  453dbc:	mov	w11, #0x7                   	// #7
  453dc0:	add	w10, w10, #0x7
  453dc4:	sdiv	w12, w10, w11
  453dc8:	mul	w11, w12, w11
  453dcc:	subs	w10, w10, w11
  453dd0:	add	x8, x8, w10, sxtw
  453dd4:	mul	x8, x9, x8
  453dd8:	add	x8, x8, #0x0
  453ddc:	str	x8, [sp, #3672]
  453de0:	ldr	x8, [sp, #3672]
  453de4:	cmp	x8, #0x0
  453de8:	cset	w9, ge  // ge = tcont
  453dec:	tbnz	w9, #0, 454030 <readlinkat@plt+0x51100>
  453df0:	ldr	x8, [sp, #10032]
  453df4:	cmp	x8, #0x0
  453df8:	cset	w9, ge  // ge = tcont
  453dfc:	tbnz	w9, #0, 453f1c <readlinkat@plt+0x50fec>
  453e00:	ldr	w8, [sp, #10368]
  453e04:	ldur	w9, [x29, #-80]
  453e08:	subs	w8, w8, w9
  453e0c:	mov	w9, #0x7                   	// #7
  453e10:	add	w8, w8, #0x7
  453e14:	sdiv	w10, w8, w9
  453e18:	mul	w10, w10, w9
  453e1c:	subs	w8, w8, w10
  453e20:	mov	w0, w8
  453e24:	sxtw	x11, w0
  453e28:	ldr	x12, [sp, #10032]
  453e2c:	mov	x13, xzr
  453e30:	mul	x12, x13, x12
  453e34:	ldr	w8, [sp, #10368]
  453e38:	ldur	w10, [x29, #-80]
  453e3c:	subs	w8, w8, w10
  453e40:	add	w8, w8, #0x7
  453e44:	sdiv	w10, w8, w9
  453e48:	mul	w9, w10, w9
  453e4c:	subs	w8, w8, w9
  453e50:	add	x12, x12, w8, sxtw
  453e54:	mul	x12, x13, x12
  453e58:	subs	x12, x12, #0x1
  453e5c:	cmp	x12, #0x0
  453e60:	cset	w8, ge  // ge = tcont
  453e64:	str	x11, [sp, #3664]
  453e68:	tbnz	w8, #0, 453ec4 <readlinkat@plt+0x50f94>
  453e6c:	ldr	x8, [sp, #10032]
  453e70:	mov	x9, xzr
  453e74:	mul	x8, x9, x8
  453e78:	ldr	w10, [sp, #10368]
  453e7c:	ldur	w11, [x29, #-80]
  453e80:	subs	w10, w10, w11
  453e84:	mov	w11, #0x7                   	// #7
  453e88:	add	w10, w10, #0x7
  453e8c:	sdiv	w12, w10, w11
  453e90:	mul	w11, w12, w11
  453e94:	subs	w10, w10, w11
  453e98:	add	x8, x8, w10, sxtw
  453e9c:	mul	x8, x9, x8
  453ea0:	add	x8, x8, #0x1
  453ea4:	lsl	x8, x8, #62
  453ea8:	subs	x8, x8, #0x1
  453eac:	mov	x9, #0x2                   	// #2
  453eb0:	mul	x8, x8, x9
  453eb4:	add	x8, x8, #0x1
  453eb8:	mvn	x8, x8
  453ebc:	str	x8, [sp, #3656]
  453ec0:	b	453f00 <readlinkat@plt+0x50fd0>
  453ec4:	ldr	x8, [sp, #10032]
  453ec8:	mov	x9, xzr
  453ecc:	mul	x8, x9, x8
  453ed0:	ldr	w10, [sp, #10368]
  453ed4:	ldur	w11, [x29, #-80]
  453ed8:	subs	w10, w10, w11
  453edc:	mov	w11, #0x7                   	// #7
  453ee0:	add	w10, w10, #0x7
  453ee4:	sdiv	w12, w10, w11
  453ee8:	mul	w11, w12, w11
  453eec:	subs	w10, w10, w11
  453ef0:	add	x8, x8, w10, sxtw
  453ef4:	mul	x8, x9, x8
  453ef8:	add	x8, x8, #0x0
  453efc:	str	x8, [sp, #3656]
  453f00:	ldr	x8, [sp, #3656]
  453f04:	ldr	x9, [sp, #10032]
  453f08:	subs	x8, x8, x9
  453f0c:	ldr	x9, [sp, #3664]
  453f10:	cmp	x9, x8
  453f14:	b.lt	4541d8 <readlinkat@plt+0x512a8>  // b.tstop
  453f18:	b	454130 <readlinkat@plt+0x51200>
  453f1c:	ldr	x8, [sp, #10032]
  453f20:	mov	x9, xzr
  453f24:	mul	x8, x9, x8
  453f28:	ldr	w10, [sp, #10368]
  453f2c:	ldur	w11, [x29, #-80]
  453f30:	subs	w10, w10, w11
  453f34:	mov	w11, #0x7                   	// #7
  453f38:	add	w10, w10, #0x7
  453f3c:	sdiv	w12, w10, w11
  453f40:	mul	w11, w12, w11
  453f44:	subs	w10, w10, w11
  453f48:	add	x8, x8, w10, sxtw
  453f4c:	mul	x8, x9, x8
  453f50:	subs	x8, x8, #0x1
  453f54:	cmp	x8, #0x0
  453f58:	cset	w10, ge  // ge = tcont
  453f5c:	tbnz	w10, #0, 453fb4 <readlinkat@plt+0x51084>
  453f60:	ldr	x8, [sp, #10032]
  453f64:	mov	x9, xzr
  453f68:	mul	x8, x9, x8
  453f6c:	ldr	w10, [sp, #10368]
  453f70:	ldur	w11, [x29, #-80]
  453f74:	subs	w10, w10, w11
  453f78:	mov	w11, #0x7                   	// #7
  453f7c:	add	w10, w10, #0x7
  453f80:	sdiv	w12, w10, w11
  453f84:	mul	w11, w12, w11
  453f88:	subs	w10, w10, w11
  453f8c:	add	x8, x8, w10, sxtw
  453f90:	mul	x8, x9, x8
  453f94:	add	x8, x8, #0x1
  453f98:	lsl	x8, x8, #62
  453f9c:	subs	x8, x8, #0x1
  453fa0:	mov	x9, #0x2                   	// #2
  453fa4:	mul	x8, x8, x9
  453fa8:	add	x8, x8, #0x1
  453fac:	str	x8, [sp, #3648]
  453fb0:	b	453ff0 <readlinkat@plt+0x510c0>
  453fb4:	ldr	x8, [sp, #10032]
  453fb8:	mov	x9, xzr
  453fbc:	mul	x8, x9, x8
  453fc0:	ldr	w10, [sp, #10368]
  453fc4:	ldur	w11, [x29, #-80]
  453fc8:	subs	w10, w10, w11
  453fcc:	mov	w11, #0x7                   	// #7
  453fd0:	add	w10, w10, #0x7
  453fd4:	sdiv	w12, w10, w11
  453fd8:	mul	w11, w12, w11
  453fdc:	subs	w10, w10, w11
  453fe0:	add	x8, x8, w10, sxtw
  453fe4:	mul	x8, x9, x8
  453fe8:	subs	x8, x8, #0x1
  453fec:	str	x8, [sp, #3648]
  453ff0:	ldr	x8, [sp, #3648]
  453ff4:	ldr	x9, [sp, #10032]
  453ff8:	subs	x8, x8, x9
  453ffc:	ldr	w10, [sp, #10368]
  454000:	ldur	w11, [x29, #-80]
  454004:	subs	w10, w10, w11
  454008:	mov	w11, #0x7                   	// #7
  45400c:	add	w10, w10, #0x7
  454010:	sdiv	w12, w10, w11
  454014:	mul	w11, w12, w11
  454018:	subs	w10, w10, w11
  45401c:	mov	w0, w10
  454020:	sxtw	x9, w0
  454024:	cmp	x8, x9
  454028:	b.lt	4541d8 <readlinkat@plt+0x512a8>  // b.tstop
  45402c:	b	454130 <readlinkat@plt+0x51200>
  454030:	ldr	w8, [sp, #10368]
  454034:	ldur	w9, [x29, #-80]
  454038:	subs	w8, w8, w9
  45403c:	mov	w9, #0x7                   	// #7
  454040:	add	w8, w8, #0x7
  454044:	sdiv	w10, w8, w9
  454048:	mul	w9, w10, w9
  45404c:	subs	w8, w8, w9
  454050:	cmp	w8, #0x0
  454054:	cset	w8, ge  // ge = tcont
  454058:	tbnz	w8, #0, 454094 <readlinkat@plt+0x51164>
  45405c:	ldr	x8, [sp, #10032]
  454060:	ldr	w9, [sp, #10368]
  454064:	ldur	w10, [x29, #-80]
  454068:	subs	w9, w9, w10
  45406c:	mov	w10, #0x7                   	// #7
  454070:	add	w9, w9, #0x7
  454074:	sdiv	w11, w9, w10
  454078:	mul	w10, w11, w10
  45407c:	subs	w9, w9, w10
  454080:	ldr	x12, [sp, #10032]
  454084:	add	x12, x12, w9, sxtw
  454088:	cmp	x8, x12
  45408c:	b.le	4541d8 <readlinkat@plt+0x512a8>
  454090:	b	454130 <readlinkat@plt+0x51200>
  454094:	ldr	x8, [sp, #10032]
  454098:	cmp	x8, #0x0
  45409c:	cset	w9, ge  // ge = tcont
  4540a0:	tbnz	w9, #0, 4540fc <readlinkat@plt+0x511cc>
  4540a4:	ldr	w8, [sp, #10368]
  4540a8:	ldur	w9, [x29, #-80]
  4540ac:	subs	w8, w8, w9
  4540b0:	mov	w9, #0x7                   	// #7
  4540b4:	add	w8, w8, #0x7
  4540b8:	sdiv	w10, w8, w9
  4540bc:	mul	w10, w10, w9
  4540c0:	subs	w8, w8, w10
  4540c4:	mov	w0, w8
  4540c8:	sxtw	x11, w0
  4540cc:	ldr	w8, [sp, #10368]
  4540d0:	ldur	w10, [x29, #-80]
  4540d4:	subs	w8, w8, w10
  4540d8:	add	w8, w8, #0x7
  4540dc:	sdiv	w10, w8, w9
  4540e0:	mul	w9, w10, w9
  4540e4:	subs	w8, w8, w9
  4540e8:	ldr	x12, [sp, #10032]
  4540ec:	add	x12, x12, w8, sxtw
  4540f0:	cmp	x11, x12
  4540f4:	b.le	4541d8 <readlinkat@plt+0x512a8>
  4540f8:	b	454130 <readlinkat@plt+0x51200>
  4540fc:	ldr	w8, [sp, #10368]
  454100:	ldur	w9, [x29, #-80]
  454104:	subs	w8, w8, w9
  454108:	mov	w9, #0x7                   	// #7
  45410c:	add	w8, w8, #0x7
  454110:	sdiv	w10, w8, w9
  454114:	mul	w9, w10, w9
  454118:	subs	w8, w8, w9
  45411c:	ldr	x11, [sp, #10032]
  454120:	add	x11, x11, w8, sxtw
  454124:	ldr	x12, [sp, #10032]
  454128:	cmp	x11, x12
  45412c:	b.lt	4541d8 <readlinkat@plt+0x512a8>  // b.tstop
  454130:	ldr	w8, [sp, #10368]
  454134:	ldur	w9, [x29, #-80]
  454138:	subs	w8, w8, w9
  45413c:	mov	w9, #0x7                   	// #7
  454140:	add	w8, w8, #0x7
  454144:	sdiv	w10, w8, w9
  454148:	mul	w9, w10, w9
  45414c:	subs	w8, w8, w9
  454150:	ldr	x11, [sp, #10032]
  454154:	add	x11, x11, w8, sxtw
  454158:	mov	x12, xzr
  45415c:	mul	x11, x12, x11
  454160:	subs	x11, x11, #0x1
  454164:	cmp	x11, #0x0
  454168:	cset	w8, ge  // ge = tcont
  45416c:	tbnz	w8, #0, 4541a4 <readlinkat@plt+0x51274>
  454170:	ldr	w8, [sp, #10368]
  454174:	ldur	w9, [x29, #-80]
  454178:	subs	w8, w8, w9
  45417c:	mov	w9, #0x7                   	// #7
  454180:	add	w8, w8, #0x7
  454184:	sdiv	w10, w8, w9
  454188:	mul	w9, w10, w9
  45418c:	subs	w8, w8, w9
  454190:	ldr	x11, [sp, #10032]
  454194:	add	x11, x11, w8, sxtw
  454198:	mov	x12, #0xffffffffffffff80    	// #-128
  45419c:	cmp	x11, x12
  4541a0:	b.lt	4541d8 <readlinkat@plt+0x512a8>  // b.tstop
  4541a4:	ldr	w8, [sp, #10368]
  4541a8:	ldur	w9, [x29, #-80]
  4541ac:	subs	w8, w8, w9
  4541b0:	mov	w9, #0x7                   	// #7
  4541b4:	add	w8, w8, #0x7
  4541b8:	sdiv	w10, w8, w9
  4541bc:	mul	w9, w10, w9
  4541c0:	subs	w8, w8, w9
  4541c4:	ldr	x11, [sp, #10032]
  4541c8:	add	x11, x11, w8, sxtw
  4541cc:	mov	x12, #0x7f                  	// #127
  4541d0:	cmp	x12, x11
  4541d4:	b.ge	45421c <readlinkat@plt+0x512ec>  // b.tcont
  4541d8:	ldr	w8, [sp, #10368]
  4541dc:	ldur	w9, [x29, #-80]
  4541e0:	subs	w8, w8, w9
  4541e4:	mov	w9, #0x7                   	// #7
  4541e8:	add	w8, w8, #0x7
  4541ec:	sdiv	w10, w8, w9
  4541f0:	mul	w9, w10, w9
  4541f4:	subs	w8, w8, w9
  4541f8:	ldr	x11, [sp, #10032]
  4541fc:	add	w8, w8, w11
  454200:	mov	w0, w8
  454204:	lsl	x12, x0, #56
  454208:	asr	x12, x12, #56
  45420c:	str	x12, [sp, #10032]
  454210:	ldr	w8, [sp, #9664]
  454214:	tbnz	w8, #0, 458f38 <readlinkat@plt+0x56008>
  454218:	b	456e50 <readlinkat@plt+0x53f20>
  45421c:	ldr	w8, [sp, #10368]
  454220:	ldur	w9, [x29, #-80]
  454224:	subs	w8, w8, w9
  454228:	mov	w9, #0x7                   	// #7
  45422c:	add	w8, w8, #0x7
  454230:	sdiv	w10, w8, w9
  454234:	mul	w9, w10, w9
  454238:	subs	w8, w8, w9
  45423c:	ldr	x11, [sp, #10032]
  454240:	add	w8, w8, w11
  454244:	mov	w0, w8
  454248:	lsl	x12, x0, #56
  45424c:	asr	x12, x12, #56
  454250:	str	x12, [sp, #10032]
  454254:	ldr	w8, [sp, #9668]
  454258:	tbnz	w8, #0, 458f38 <readlinkat@plt+0x56008>
  45425c:	b	456e50 <readlinkat@plt+0x53f20>
  454260:	ldr	w8, [sp, #9668]
  454264:	tbnz	w8, #0, 45426c <readlinkat@plt+0x5133c>
  454268:	b	454e80 <readlinkat@plt+0x51f50>
  45426c:	ldr	w8, [sp, #9668]
  454270:	tbnz	w8, #0, 454278 <readlinkat@plt+0x51348>
  454274:	b	454928 <readlinkat@plt+0x519f8>
  454278:	ldr	x8, [sp, #10032]
  45427c:	lsl	w8, w8, #16
  454280:	mov	x9, #0x10                  	// #16
  454284:	asr	w8, w8, w9
  454288:	mov	w9, wzr
  45428c:	mul	w8, w9, w8
  454290:	ldr	w10, [sp, #10368]
  454294:	ldur	w11, [x29, #-80]
  454298:	subs	w10, w10, w11
  45429c:	mov	w11, #0x7                   	// #7
  4542a0:	add	w10, w10, #0x7
  4542a4:	sdiv	w12, w10, w11
  4542a8:	mul	w11, w12, w11
  4542ac:	subs	w10, w10, w11
  4542b0:	lsl	w10, w10, #16
  4542b4:	add	w8, w8, w10, asr #16
  4542b8:	mul	w8, w9, w8
  4542bc:	subs	w8, w8, #0x1
  4542c0:	cmp	w8, #0x0
  4542c4:	cset	w8, ge  // ge = tcont
  4542c8:	tbnz	w8, #0, 454334 <readlinkat@plt+0x51404>
  4542cc:	ldr	x8, [sp, #10032]
  4542d0:	lsl	w8, w8, #16
  4542d4:	mov	x9, #0x10                  	// #16
  4542d8:	asr	w8, w8, w9
  4542dc:	mov	w9, wzr
  4542e0:	mul	w8, w9, w8
  4542e4:	ldr	w10, [sp, #10368]
  4542e8:	ldur	w11, [x29, #-80]
  4542ec:	subs	w10, w10, w11
  4542f0:	mov	w11, #0x7                   	// #7
  4542f4:	add	w10, w10, #0x7
  4542f8:	sdiv	w12, w10, w11
  4542fc:	mul	w11, w12, w11
  454300:	subs	w10, w10, w11
  454304:	lsl	w10, w10, #16
  454308:	add	w8, w8, w10, asr #16
  45430c:	mul	w8, w9, w8
  454310:	add	w8, w8, #0x1
  454314:	lsl	w8, w8, #30
  454318:	subs	w8, w8, #0x1
  45431c:	mov	w9, #0x2                   	// #2
  454320:	mul	w8, w8, w9
  454324:	add	w8, w8, #0x1
  454328:	mvn	w8, w8
  45432c:	str	w8, [sp, #3644]
  454330:	b	454380 <readlinkat@plt+0x51450>
  454334:	ldr	x8, [sp, #10032]
  454338:	lsl	w8, w8, #16
  45433c:	mov	x9, #0x10                  	// #16
  454340:	asr	w8, w8, w9
  454344:	mov	w9, wzr
  454348:	mul	w8, w9, w8
  45434c:	ldr	w10, [sp, #10368]
  454350:	ldur	w11, [x29, #-80]
  454354:	subs	w10, w10, w11
  454358:	mov	w11, #0x7                   	// #7
  45435c:	add	w10, w10, #0x7
  454360:	sdiv	w12, w10, w11
  454364:	mul	w11, w12, w11
  454368:	subs	w10, w10, w11
  45436c:	lsl	w10, w10, #16
  454370:	add	w8, w8, w10, asr #16
  454374:	mul	w8, w9, w8
  454378:	add	w8, w8, #0x0
  45437c:	str	w8, [sp, #3644]
  454380:	ldr	w8, [sp, #3644]
  454384:	cmp	w8, #0x0
  454388:	cset	w8, ge  // ge = tcont
  45438c:	tbnz	w8, #0, 454648 <readlinkat@plt+0x51718>
  454390:	ldr	x8, [sp, #10032]
  454394:	lsl	w8, w8, #16
  454398:	asr	w8, w8, #16
  45439c:	cmp	w8, #0x0
  4543a0:	cset	w8, ge  // ge = tcont
  4543a4:	tbnz	w8, #0, 4544fc <readlinkat@plt+0x515cc>
  4543a8:	mov	x8, #0x10                  	// #16
  4543ac:	ldr	w9, [sp, #10368]
  4543b0:	ldur	w10, [x29, #-80]
  4543b4:	subs	w9, w9, w10
  4543b8:	mov	w10, #0x7                   	// #7
  4543bc:	add	w9, w9, #0x7
  4543c0:	sdiv	w11, w9, w10
  4543c4:	mul	w11, w11, w10
  4543c8:	subs	w9, w9, w11
  4543cc:	lsl	w9, w9, #16
  4543d0:	mov	x0, x8
  4543d4:	asr	w9, w9, w0
  4543d8:	ldr	x12, [sp, #10032]
  4543dc:	lsl	w11, w12, #16
  4543e0:	asr	w8, w11, w8
  4543e4:	mov	w11, wzr
  4543e8:	mul	w8, w11, w8
  4543ec:	ldr	w12, [sp, #10368]
  4543f0:	ldur	w13, [x29, #-80]
  4543f4:	subs	w12, w12, w13
  4543f8:	add	w12, w12, #0x7
  4543fc:	sdiv	w13, w12, w10
  454400:	mul	w10, w13, w10
  454404:	subs	w10, w12, w10
  454408:	lsl	w10, w10, #16
  45440c:	add	w8, w8, w10, asr #16
  454410:	mul	w8, w11, w8
  454414:	subs	w8, w8, #0x1
  454418:	cmp	w8, #0x0
  45441c:	cset	w8, ge  // ge = tcont
  454420:	str	w9, [sp, #3640]
  454424:	tbnz	w8, #0, 454490 <readlinkat@plt+0x51560>
  454428:	ldr	x8, [sp, #10032]
  45442c:	lsl	w8, w8, #16
  454430:	mov	x9, #0x10                  	// #16
  454434:	asr	w8, w8, w9
  454438:	mov	w9, wzr
  45443c:	mul	w8, w9, w8
  454440:	ldr	w10, [sp, #10368]
  454444:	ldur	w11, [x29, #-80]
  454448:	subs	w10, w10, w11
  45444c:	mov	w11, #0x7                   	// #7
  454450:	add	w10, w10, #0x7
  454454:	sdiv	w12, w10, w11
  454458:	mul	w11, w12, w11
  45445c:	subs	w10, w10, w11
  454460:	lsl	w10, w10, #16
  454464:	add	w8, w8, w10, asr #16
  454468:	mul	w8, w9, w8
  45446c:	add	w8, w8, #0x1
  454470:	lsl	w8, w8, #30
  454474:	subs	w8, w8, #0x1
  454478:	mov	w9, #0x2                   	// #2
  45447c:	mul	w8, w8, w9
  454480:	add	w8, w8, #0x1
  454484:	mvn	w8, w8
  454488:	str	w8, [sp, #3636]
  45448c:	b	4544dc <readlinkat@plt+0x515ac>
  454490:	ldr	x8, [sp, #10032]
  454494:	lsl	w8, w8, #16
  454498:	mov	x9, #0x10                  	// #16
  45449c:	asr	w8, w8, w9
  4544a0:	mov	w9, wzr
  4544a4:	mul	w8, w9, w8
  4544a8:	ldr	w10, [sp, #10368]
  4544ac:	ldur	w11, [x29, #-80]
  4544b0:	subs	w10, w10, w11
  4544b4:	mov	w11, #0x7                   	// #7
  4544b8:	add	w10, w10, #0x7
  4544bc:	sdiv	w12, w10, w11
  4544c0:	mul	w11, w12, w11
  4544c4:	subs	w10, w10, w11
  4544c8:	lsl	w10, w10, #16
  4544cc:	add	w8, w8, w10, asr #16
  4544d0:	mul	w8, w9, w8
  4544d4:	add	w8, w8, #0x0
  4544d8:	str	w8, [sp, #3636]
  4544dc:	ldr	w8, [sp, #3636]
  4544e0:	ldr	x9, [sp, #10032]
  4544e4:	lsl	w9, w9, #16
  4544e8:	subs	w8, w8, w9, asr #16
  4544ec:	ldr	w9, [sp, #3640]
  4544f0:	cmp	w9, w8
  4544f4:	b.lt	454880 <readlinkat@plt+0x51950>  // b.tstop
  4544f8:	b	4547a8 <readlinkat@plt+0x51878>
  4544fc:	ldr	x8, [sp, #10032]
  454500:	lsl	w8, w8, #16
  454504:	mov	x9, #0x10                  	// #16
  454508:	asr	w8, w8, w9
  45450c:	mov	w9, wzr
  454510:	mul	w8, w9, w8
  454514:	ldr	w10, [sp, #10368]
  454518:	ldur	w11, [x29, #-80]
  45451c:	subs	w10, w10, w11
  454520:	mov	w11, #0x7                   	// #7
  454524:	add	w10, w10, #0x7
  454528:	sdiv	w12, w10, w11
  45452c:	mul	w11, w12, w11
  454530:	subs	w10, w10, w11
  454534:	lsl	w10, w10, #16
  454538:	add	w8, w8, w10, asr #16
  45453c:	mul	w8, w9, w8
  454540:	subs	w8, w8, #0x1
  454544:	cmp	w8, #0x0
  454548:	cset	w8, ge  // ge = tcont
  45454c:	tbnz	w8, #0, 4545b4 <readlinkat@plt+0x51684>
  454550:	ldr	x8, [sp, #10032]
  454554:	lsl	w8, w8, #16
  454558:	mov	x9, #0x10                  	// #16
  45455c:	asr	w8, w8, w9
  454560:	mov	w9, wzr
  454564:	mul	w8, w9, w8
  454568:	ldr	w10, [sp, #10368]
  45456c:	ldur	w11, [x29, #-80]
  454570:	subs	w10, w10, w11
  454574:	mov	w11, #0x7                   	// #7
  454578:	add	w10, w10, #0x7
  45457c:	sdiv	w12, w10, w11
  454580:	mul	w11, w12, w11
  454584:	subs	w10, w10, w11
  454588:	lsl	w10, w10, #16
  45458c:	add	w8, w8, w10, asr #16
  454590:	mul	w8, w9, w8
  454594:	add	w8, w8, #0x1
  454598:	lsl	w8, w8, #30
  45459c:	subs	w8, w8, #0x1
  4545a0:	mov	w9, #0x2                   	// #2
  4545a4:	mul	w8, w8, w9
  4545a8:	add	w8, w8, #0x1
  4545ac:	str	w8, [sp, #3632]
  4545b0:	b	454600 <readlinkat@plt+0x516d0>
  4545b4:	ldr	x8, [sp, #10032]
  4545b8:	lsl	w8, w8, #16
  4545bc:	mov	x9, #0x10                  	// #16
  4545c0:	asr	w8, w8, w9
  4545c4:	mov	w9, wzr
  4545c8:	mul	w8, w9, w8
  4545cc:	ldr	w10, [sp, #10368]
  4545d0:	ldur	w11, [x29, #-80]
  4545d4:	subs	w10, w10, w11
  4545d8:	mov	w11, #0x7                   	// #7
  4545dc:	add	w10, w10, #0x7
  4545e0:	sdiv	w12, w10, w11
  4545e4:	mul	w11, w12, w11
  4545e8:	subs	w10, w10, w11
  4545ec:	lsl	w10, w10, #16
  4545f0:	add	w8, w8, w10, asr #16
  4545f4:	mul	w8, w9, w8
  4545f8:	subs	w8, w8, #0x1
  4545fc:	str	w8, [sp, #3632]
  454600:	ldr	w8, [sp, #3632]
  454604:	ldr	x9, [sp, #10032]
  454608:	lsl	w9, w9, #16
  45460c:	mov	x10, #0x10                  	// #16
  454610:	subs	w8, w8, w9, asr #16
  454614:	ldr	w9, [sp, #10368]
  454618:	ldur	w11, [x29, #-80]
  45461c:	subs	w9, w9, w11
  454620:	mov	w11, #0x7                   	// #7
  454624:	add	w9, w9, #0x7
  454628:	sdiv	w12, w9, w11
  45462c:	mul	w11, w12, w11
  454630:	subs	w9, w9, w11
  454634:	lsl	w9, w9, #16
  454638:	asr	w9, w9, w10
  45463c:	cmp	w8, w9
  454640:	b.lt	454880 <readlinkat@plt+0x51950>  // b.tstop
  454644:	b	4547a8 <readlinkat@plt+0x51878>
  454648:	mov	x8, #0x10                  	// #16
  45464c:	ldr	w9, [sp, #10368]
  454650:	ldur	w10, [x29, #-80]
  454654:	subs	w9, w9, w10
  454658:	mov	w10, #0x7                   	// #7
  45465c:	add	w9, w9, #0x7
  454660:	sdiv	w11, w9, w10
  454664:	mul	w10, w11, w10
  454668:	subs	w9, w9, w10
  45466c:	lsl	w9, w9, #16
  454670:	asr	w8, w9, w8
  454674:	cmp	w8, #0x0
  454678:	cset	w8, ge  // ge = tcont
  45467c:	tbnz	w8, #0, 4546d4 <readlinkat@plt+0x517a4>
  454680:	ldr	x8, [sp, #10032]
  454684:	lsl	w8, w8, #16
  454688:	mov	x9, #0x10                  	// #16
  45468c:	mov	x0, x9
  454690:	asr	w8, w8, w0
  454694:	ldr	w10, [sp, #10368]
  454698:	ldur	w11, [x29, #-80]
  45469c:	subs	w10, w10, w11
  4546a0:	mov	w11, #0x7                   	// #7
  4546a4:	add	w10, w10, #0x7
  4546a8:	sdiv	w12, w10, w11
  4546ac:	mul	w11, w12, w11
  4546b0:	subs	w10, w10, w11
  4546b4:	lsl	w10, w10, #16
  4546b8:	ldr	x13, [sp, #10032]
  4546bc:	lsl	w11, w13, #16
  4546c0:	asr	w9, w11, w9
  4546c4:	add	w9, w9, w10, asr #16
  4546c8:	cmp	w8, w9
  4546cc:	b.le	454880 <readlinkat@plt+0x51950>
  4546d0:	b	4547a8 <readlinkat@plt+0x51878>
  4546d4:	ldr	x8, [sp, #10032]
  4546d8:	lsl	w8, w8, #16
  4546dc:	asr	w8, w8, #16
  4546e0:	cmp	w8, #0x0
  4546e4:	cset	w8, ge  // ge = tcont
  4546e8:	tbnz	w8, #0, 454758 <readlinkat@plt+0x51828>
  4546ec:	mov	x8, #0x10                  	// #16
  4546f0:	ldr	w9, [sp, #10368]
  4546f4:	ldur	w10, [x29, #-80]
  4546f8:	subs	w9, w9, w10
  4546fc:	mov	w10, #0x7                   	// #7
  454700:	add	w9, w9, #0x7
  454704:	sdiv	w11, w9, w10
  454708:	mul	w11, w11, w10
  45470c:	subs	w9, w9, w11
  454710:	lsl	w9, w9, #16
  454714:	mov	x0, x8
  454718:	asr	w9, w9, w0
  45471c:	ldr	w11, [sp, #10368]
  454720:	ldur	w12, [x29, #-80]
  454724:	subs	w11, w11, w12
  454728:	add	w11, w11, #0x7
  45472c:	sdiv	w12, w11, w10
  454730:	mul	w10, w12, w10
  454734:	subs	w10, w11, w10
  454738:	lsl	w10, w10, #16
  45473c:	ldr	x13, [sp, #10032]
  454740:	lsl	w11, w13, #16
  454744:	asr	w8, w11, w8
  454748:	add	w8, w8, w10, asr #16
  45474c:	cmp	w9, w8
  454750:	b.le	454880 <readlinkat@plt+0x51950>
  454754:	b	4547a8 <readlinkat@plt+0x51878>
  454758:	mov	x8, #0x10                  	// #16
  45475c:	ldr	w9, [sp, #10368]
  454760:	ldur	w10, [x29, #-80]
  454764:	subs	w9, w9, w10
  454768:	mov	w10, #0x7                   	// #7
  45476c:	add	w9, w9, #0x7
  454770:	sdiv	w11, w9, w10
  454774:	mul	w10, w11, w10
  454778:	subs	w9, w9, w10
  45477c:	lsl	w9, w9, #16
  454780:	ldr	x12, [sp, #10032]
  454784:	lsl	w10, w12, #16
  454788:	mov	x0, x8
  45478c:	asr	w10, w10, w0
  454790:	add	w9, w10, w9, asr #16
  454794:	ldr	x13, [sp, #10032]
  454798:	lsl	w10, w13, #16
  45479c:	asr	w8, w10, w8
  4547a0:	cmp	w9, w8
  4547a4:	b.lt	454880 <readlinkat@plt+0x51950>  // b.tstop
  4547a8:	mov	x8, #0x10                  	// #16
  4547ac:	ldr	w9, [sp, #10368]
  4547b0:	ldur	w10, [x29, #-80]
  4547b4:	subs	w9, w9, w10
  4547b8:	mov	w10, #0x7                   	// #7
  4547bc:	add	w9, w9, #0x7
  4547c0:	sdiv	w11, w9, w10
  4547c4:	mul	w10, w11, w10
  4547c8:	subs	w9, w9, w10
  4547cc:	lsl	w9, w9, #16
  4547d0:	ldr	x12, [sp, #10032]
  4547d4:	lsl	w10, w12, #16
  4547d8:	asr	w8, w10, w8
  4547dc:	add	w8, w8, w9, asr #16
  4547e0:	mov	w9, wzr
  4547e4:	mul	w8, w9, w8
  4547e8:	subs	w8, w8, #0x1
  4547ec:	cmp	w8, #0x0
  4547f0:	cset	w8, ge  // ge = tcont
  4547f4:	tbnz	w8, #0, 45483c <readlinkat@plt+0x5190c>
  4547f8:	mov	x8, #0x10                  	// #16
  4547fc:	ldr	w9, [sp, #10368]
  454800:	ldur	w10, [x29, #-80]
  454804:	subs	w9, w9, w10
  454808:	mov	w10, #0x7                   	// #7
  45480c:	add	w9, w9, #0x7
  454810:	sdiv	w11, w9, w10
  454814:	mul	w10, w11, w10
  454818:	subs	w9, w9, w10
  45481c:	lsl	w9, w9, #16
  454820:	ldr	x12, [sp, #10032]
  454824:	lsl	w10, w12, #16
  454828:	asr	w8, w10, w8
  45482c:	add	w8, w8, w9, asr #16
  454830:	mov	w9, #0xffff8000            	// #-32768
  454834:	cmp	w8, w9
  454838:	b.lt	454880 <readlinkat@plt+0x51950>  // b.tstop
  45483c:	mov	x8, #0x10                  	// #16
  454840:	ldr	w9, [sp, #10368]
  454844:	ldur	w10, [x29, #-80]
  454848:	subs	w9, w9, w10
  45484c:	mov	w10, #0x7                   	// #7
  454850:	add	w9, w9, #0x7
  454854:	sdiv	w11, w9, w10
  454858:	mul	w10, w11, w10
  45485c:	subs	w9, w9, w10
  454860:	lsl	w9, w9, #16
  454864:	ldr	x12, [sp, #10032]
  454868:	lsl	w10, w12, #16
  45486c:	asr	w8, w10, w8
  454870:	add	w8, w8, w9, asr #16
  454874:	mov	w9, #0x7fff                	// #32767
  454878:	cmp	w9, w8
  45487c:	b.ge	4548d4 <readlinkat@plt+0x519a4>  // b.tcont
  454880:	mov	x8, #0x10                  	// #16
  454884:	ldr	w9, [sp, #10368]
  454888:	ldur	w10, [x29, #-80]
  45488c:	subs	w9, w9, w10
  454890:	mov	w10, #0x7                   	// #7
  454894:	add	w9, w9, #0x7
  454898:	sdiv	w11, w9, w10
  45489c:	mul	w10, w11, w10
  4548a0:	subs	w9, w9, w10
  4548a4:	lsl	w9, w9, #16
  4548a8:	ldr	x12, [sp, #10032]
  4548ac:	lsl	w10, w12, #16
  4548b0:	asr	w8, w10, w8
  4548b4:	add	w8, w8, w9, asr #16
  4548b8:	mov	w0, w8
  4548bc:	lsl	x13, x0, #48
  4548c0:	asr	x13, x13, #48
  4548c4:	str	x13, [sp, #10032]
  4548c8:	ldr	w8, [sp, #9664]
  4548cc:	tbnz	w8, #0, 458f38 <readlinkat@plt+0x56008>
  4548d0:	b	456e50 <readlinkat@plt+0x53f20>
  4548d4:	mov	x8, #0x10                  	// #16
  4548d8:	ldr	w9, [sp, #10368]
  4548dc:	ldur	w10, [x29, #-80]
  4548e0:	subs	w9, w9, w10
  4548e4:	mov	w10, #0x7                   	// #7
  4548e8:	add	w9, w9, #0x7
  4548ec:	sdiv	w11, w9, w10
  4548f0:	mul	w10, w11, w10
  4548f4:	subs	w9, w9, w10
  4548f8:	lsl	w9, w9, #16
  4548fc:	ldr	x12, [sp, #10032]
  454900:	lsl	w10, w12, #16
  454904:	asr	w8, w10, w8
  454908:	add	w8, w8, w9, asr #16
  45490c:	mov	w0, w8
  454910:	lsl	x13, x0, #48
  454914:	asr	x13, x13, #48
  454918:	str	x13, [sp, #10032]
  45491c:	ldr	w8, [sp, #9668]
  454920:	tbnz	w8, #0, 458f38 <readlinkat@plt+0x56008>
  454924:	b	456e50 <readlinkat@plt+0x53f20>
  454928:	ldr	x8, [sp, #10032]
  45492c:	mov	x9, xzr
  454930:	mul	x8, x9, x8
  454934:	ldr	w10, [sp, #10368]
  454938:	ldur	w11, [x29, #-80]
  45493c:	subs	w10, w10, w11
  454940:	mov	w11, #0x7                   	// #7
  454944:	add	w10, w10, #0x7
  454948:	sdiv	w12, w10, w11
  45494c:	mul	w11, w12, w11
  454950:	subs	w10, w10, w11
  454954:	add	x8, x8, w10, sxtw
  454958:	mul	x8, x9, x8
  45495c:	subs	x8, x8, #0x1
  454960:	cmp	x8, #0x0
  454964:	cset	w10, ge  // ge = tcont
  454968:	tbnz	w10, #0, 4549c4 <readlinkat@plt+0x51a94>
  45496c:	ldr	x8, [sp, #10032]
  454970:	mov	x9, xzr
  454974:	mul	x8, x9, x8
  454978:	ldr	w10, [sp, #10368]
  45497c:	ldur	w11, [x29, #-80]
  454980:	subs	w10, w10, w11
  454984:	mov	w11, #0x7                   	// #7
  454988:	add	w10, w10, #0x7
  45498c:	sdiv	w12, w10, w11
  454990:	mul	w11, w12, w11
  454994:	subs	w10, w10, w11
  454998:	add	x8, x8, w10, sxtw
  45499c:	mul	x8, x9, x8
  4549a0:	add	x8, x8, #0x1
  4549a4:	lsl	x8, x8, #62
  4549a8:	subs	x8, x8, #0x1
  4549ac:	mov	x9, #0x2                   	// #2
  4549b0:	mul	x8, x8, x9
  4549b4:	add	x8, x8, #0x1
  4549b8:	mvn	x8, x8
  4549bc:	str	x8, [sp, #3624]
  4549c0:	b	454a00 <readlinkat@plt+0x51ad0>
  4549c4:	ldr	x8, [sp, #10032]
  4549c8:	mov	x9, xzr
  4549cc:	mul	x8, x9, x8
  4549d0:	ldr	w10, [sp, #10368]
  4549d4:	ldur	w11, [x29, #-80]
  4549d8:	subs	w10, w10, w11
  4549dc:	mov	w11, #0x7                   	// #7
  4549e0:	add	w10, w10, #0x7
  4549e4:	sdiv	w12, w10, w11
  4549e8:	mul	w11, w12, w11
  4549ec:	subs	w10, w10, w11
  4549f0:	add	x8, x8, w10, sxtw
  4549f4:	mul	x8, x9, x8
  4549f8:	add	x8, x8, #0x0
  4549fc:	str	x8, [sp, #3624]
  454a00:	ldr	x8, [sp, #3624]
  454a04:	cmp	x8, #0x0
  454a08:	cset	w9, ge  // ge = tcont
  454a0c:	tbnz	w9, #0, 454c50 <readlinkat@plt+0x51d20>
  454a10:	ldr	x8, [sp, #10032]
  454a14:	cmp	x8, #0x0
  454a18:	cset	w9, ge  // ge = tcont
  454a1c:	tbnz	w9, #0, 454b3c <readlinkat@plt+0x51c0c>
  454a20:	ldr	w8, [sp, #10368]
  454a24:	ldur	w9, [x29, #-80]
  454a28:	subs	w8, w8, w9
  454a2c:	mov	w9, #0x7                   	// #7
  454a30:	add	w8, w8, #0x7
  454a34:	sdiv	w10, w8, w9
  454a38:	mul	w10, w10, w9
  454a3c:	subs	w8, w8, w10
  454a40:	mov	w0, w8
  454a44:	sxtw	x11, w0
  454a48:	ldr	x12, [sp, #10032]
  454a4c:	mov	x13, xzr
  454a50:	mul	x12, x13, x12
  454a54:	ldr	w8, [sp, #10368]
  454a58:	ldur	w10, [x29, #-80]
  454a5c:	subs	w8, w8, w10
  454a60:	add	w8, w8, #0x7
  454a64:	sdiv	w10, w8, w9
  454a68:	mul	w9, w10, w9
  454a6c:	subs	w8, w8, w9
  454a70:	add	x12, x12, w8, sxtw
  454a74:	mul	x12, x13, x12
  454a78:	subs	x12, x12, #0x1
  454a7c:	cmp	x12, #0x0
  454a80:	cset	w8, ge  // ge = tcont
  454a84:	str	x11, [sp, #3616]
  454a88:	tbnz	w8, #0, 454ae4 <readlinkat@plt+0x51bb4>
  454a8c:	ldr	x8, [sp, #10032]
  454a90:	mov	x9, xzr
  454a94:	mul	x8, x9, x8
  454a98:	ldr	w10, [sp, #10368]
  454a9c:	ldur	w11, [x29, #-80]
  454aa0:	subs	w10, w10, w11
  454aa4:	mov	w11, #0x7                   	// #7
  454aa8:	add	w10, w10, #0x7
  454aac:	sdiv	w12, w10, w11
  454ab0:	mul	w11, w12, w11
  454ab4:	subs	w10, w10, w11
  454ab8:	add	x8, x8, w10, sxtw
  454abc:	mul	x8, x9, x8
  454ac0:	add	x8, x8, #0x1
  454ac4:	lsl	x8, x8, #62
  454ac8:	subs	x8, x8, #0x1
  454acc:	mov	x9, #0x2                   	// #2
  454ad0:	mul	x8, x8, x9
  454ad4:	add	x8, x8, #0x1
  454ad8:	mvn	x8, x8
  454adc:	str	x8, [sp, #3608]
  454ae0:	b	454b20 <readlinkat@plt+0x51bf0>
  454ae4:	ldr	x8, [sp, #10032]
  454ae8:	mov	x9, xzr
  454aec:	mul	x8, x9, x8
  454af0:	ldr	w10, [sp, #10368]
  454af4:	ldur	w11, [x29, #-80]
  454af8:	subs	w10, w10, w11
  454afc:	mov	w11, #0x7                   	// #7
  454b00:	add	w10, w10, #0x7
  454b04:	sdiv	w12, w10, w11
  454b08:	mul	w11, w12, w11
  454b0c:	subs	w10, w10, w11
  454b10:	add	x8, x8, w10, sxtw
  454b14:	mul	x8, x9, x8
  454b18:	add	x8, x8, #0x0
  454b1c:	str	x8, [sp, #3608]
  454b20:	ldr	x8, [sp, #3608]
  454b24:	ldr	x9, [sp, #10032]
  454b28:	subs	x8, x8, x9
  454b2c:	ldr	x9, [sp, #3616]
  454b30:	cmp	x9, x8
  454b34:	b.lt	454df8 <readlinkat@plt+0x51ec8>  // b.tstop
  454b38:	b	454d50 <readlinkat@plt+0x51e20>
  454b3c:	ldr	x8, [sp, #10032]
  454b40:	mov	x9, xzr
  454b44:	mul	x8, x9, x8
  454b48:	ldr	w10, [sp, #10368]
  454b4c:	ldur	w11, [x29, #-80]
  454b50:	subs	w10, w10, w11
  454b54:	mov	w11, #0x7                   	// #7
  454b58:	add	w10, w10, #0x7
  454b5c:	sdiv	w12, w10, w11
  454b60:	mul	w11, w12, w11
  454b64:	subs	w10, w10, w11
  454b68:	add	x8, x8, w10, sxtw
  454b6c:	mul	x8, x9, x8
  454b70:	subs	x8, x8, #0x1
  454b74:	cmp	x8, #0x0
  454b78:	cset	w10, ge  // ge = tcont
  454b7c:	tbnz	w10, #0, 454bd4 <readlinkat@plt+0x51ca4>
  454b80:	ldr	x8, [sp, #10032]
  454b84:	mov	x9, xzr
  454b88:	mul	x8, x9, x8
  454b8c:	ldr	w10, [sp, #10368]
  454b90:	ldur	w11, [x29, #-80]
  454b94:	subs	w10, w10, w11
  454b98:	mov	w11, #0x7                   	// #7
  454b9c:	add	w10, w10, #0x7
  454ba0:	sdiv	w12, w10, w11
  454ba4:	mul	w11, w12, w11
  454ba8:	subs	w10, w10, w11
  454bac:	add	x8, x8, w10, sxtw
  454bb0:	mul	x8, x9, x8
  454bb4:	add	x8, x8, #0x1
  454bb8:	lsl	x8, x8, #62
  454bbc:	subs	x8, x8, #0x1
  454bc0:	mov	x9, #0x2                   	// #2
  454bc4:	mul	x8, x8, x9
  454bc8:	add	x8, x8, #0x1
  454bcc:	str	x8, [sp, #3600]
  454bd0:	b	454c10 <readlinkat@plt+0x51ce0>
  454bd4:	ldr	x8, [sp, #10032]
  454bd8:	mov	x9, xzr
  454bdc:	mul	x8, x9, x8
  454be0:	ldr	w10, [sp, #10368]
  454be4:	ldur	w11, [x29, #-80]
  454be8:	subs	w10, w10, w11
  454bec:	mov	w11, #0x7                   	// #7
  454bf0:	add	w10, w10, #0x7
  454bf4:	sdiv	w12, w10, w11
  454bf8:	mul	w11, w12, w11
  454bfc:	subs	w10, w10, w11
  454c00:	add	x8, x8, w10, sxtw
  454c04:	mul	x8, x9, x8
  454c08:	subs	x8, x8, #0x1
  454c0c:	str	x8, [sp, #3600]
  454c10:	ldr	x8, [sp, #3600]
  454c14:	ldr	x9, [sp, #10032]
  454c18:	subs	x8, x8, x9
  454c1c:	ldr	w10, [sp, #10368]
  454c20:	ldur	w11, [x29, #-80]
  454c24:	subs	w10, w10, w11
  454c28:	mov	w11, #0x7                   	// #7
  454c2c:	add	w10, w10, #0x7
  454c30:	sdiv	w12, w10, w11
  454c34:	mul	w11, w12, w11
  454c38:	subs	w10, w10, w11
  454c3c:	mov	w0, w10
  454c40:	sxtw	x9, w0
  454c44:	cmp	x8, x9
  454c48:	b.lt	454df8 <readlinkat@plt+0x51ec8>  // b.tstop
  454c4c:	b	454d50 <readlinkat@plt+0x51e20>
  454c50:	ldr	w8, [sp, #10368]
  454c54:	ldur	w9, [x29, #-80]
  454c58:	subs	w8, w8, w9
  454c5c:	mov	w9, #0x7                   	// #7
  454c60:	add	w8, w8, #0x7
  454c64:	sdiv	w10, w8, w9
  454c68:	mul	w9, w10, w9
  454c6c:	subs	w8, w8, w9
  454c70:	cmp	w8, #0x0
  454c74:	cset	w8, ge  // ge = tcont
  454c78:	tbnz	w8, #0, 454cb4 <readlinkat@plt+0x51d84>
  454c7c:	ldr	x8, [sp, #10032]
  454c80:	ldr	w9, [sp, #10368]
  454c84:	ldur	w10, [x29, #-80]
  454c88:	subs	w9, w9, w10
  454c8c:	mov	w10, #0x7                   	// #7
  454c90:	add	w9, w9, #0x7
  454c94:	sdiv	w11, w9, w10
  454c98:	mul	w10, w11, w10
  454c9c:	subs	w9, w9, w10
  454ca0:	ldr	x12, [sp, #10032]
  454ca4:	add	x12, x12, w9, sxtw
  454ca8:	cmp	x8, x12
  454cac:	b.le	454df8 <readlinkat@plt+0x51ec8>
  454cb0:	b	454d50 <readlinkat@plt+0x51e20>
  454cb4:	ldr	x8, [sp, #10032]
  454cb8:	cmp	x8, #0x0
  454cbc:	cset	w9, ge  // ge = tcont
  454cc0:	tbnz	w9, #0, 454d1c <readlinkat@plt+0x51dec>
  454cc4:	ldr	w8, [sp, #10368]
  454cc8:	ldur	w9, [x29, #-80]
  454ccc:	subs	w8, w8, w9
  454cd0:	mov	w9, #0x7                   	// #7
  454cd4:	add	w8, w8, #0x7
  454cd8:	sdiv	w10, w8, w9
  454cdc:	mul	w10, w10, w9
  454ce0:	subs	w8, w8, w10
  454ce4:	mov	w0, w8
  454ce8:	sxtw	x11, w0
  454cec:	ldr	w8, [sp, #10368]
  454cf0:	ldur	w10, [x29, #-80]
  454cf4:	subs	w8, w8, w10
  454cf8:	add	w8, w8, #0x7
  454cfc:	sdiv	w10, w8, w9
  454d00:	mul	w9, w10, w9
  454d04:	subs	w8, w8, w9
  454d08:	ldr	x12, [sp, #10032]
  454d0c:	add	x12, x12, w8, sxtw
  454d10:	cmp	x11, x12
  454d14:	b.le	454df8 <readlinkat@plt+0x51ec8>
  454d18:	b	454d50 <readlinkat@plt+0x51e20>
  454d1c:	ldr	w8, [sp, #10368]
  454d20:	ldur	w9, [x29, #-80]
  454d24:	subs	w8, w8, w9
  454d28:	mov	w9, #0x7                   	// #7
  454d2c:	add	w8, w8, #0x7
  454d30:	sdiv	w10, w8, w9
  454d34:	mul	w9, w10, w9
  454d38:	subs	w8, w8, w9
  454d3c:	ldr	x11, [sp, #10032]
  454d40:	add	x11, x11, w8, sxtw
  454d44:	ldr	x12, [sp, #10032]
  454d48:	cmp	x11, x12
  454d4c:	b.lt	454df8 <readlinkat@plt+0x51ec8>  // b.tstop
  454d50:	ldr	w8, [sp, #10368]
  454d54:	ldur	w9, [x29, #-80]
  454d58:	subs	w8, w8, w9
  454d5c:	mov	w9, #0x7                   	// #7
  454d60:	add	w8, w8, #0x7
  454d64:	sdiv	w10, w8, w9
  454d68:	mul	w9, w10, w9
  454d6c:	subs	w8, w8, w9
  454d70:	ldr	x11, [sp, #10032]
  454d74:	add	x11, x11, w8, sxtw
  454d78:	mov	x12, xzr
  454d7c:	mul	x11, x12, x11
  454d80:	subs	x11, x11, #0x1
  454d84:	cmp	x11, #0x0
  454d88:	cset	w8, ge  // ge = tcont
  454d8c:	tbnz	w8, #0, 454dc4 <readlinkat@plt+0x51e94>
  454d90:	ldr	w8, [sp, #10368]
  454d94:	ldur	w9, [x29, #-80]
  454d98:	subs	w8, w8, w9
  454d9c:	mov	w9, #0x7                   	// #7
  454da0:	add	w8, w8, #0x7
  454da4:	sdiv	w10, w8, w9
  454da8:	mul	w9, w10, w9
  454dac:	subs	w8, w8, w9
  454db0:	ldr	x11, [sp, #10032]
  454db4:	add	x11, x11, w8, sxtw
  454db8:	mov	x12, #0xffffffffffff8000    	// #-32768
  454dbc:	cmp	x11, x12
  454dc0:	b.lt	454df8 <readlinkat@plt+0x51ec8>  // b.tstop
  454dc4:	ldr	w8, [sp, #10368]
  454dc8:	ldur	w9, [x29, #-80]
  454dcc:	subs	w8, w8, w9
  454dd0:	mov	w9, #0x7                   	// #7
  454dd4:	add	w8, w8, #0x7
  454dd8:	sdiv	w10, w8, w9
  454ddc:	mul	w9, w10, w9
  454de0:	subs	w8, w8, w9
  454de4:	ldr	x11, [sp, #10032]
  454de8:	add	x11, x11, w8, sxtw
  454dec:	mov	x12, #0x7fff                	// #32767
  454df0:	cmp	x12, x11
  454df4:	b.ge	454e3c <readlinkat@plt+0x51f0c>  // b.tcont
  454df8:	ldr	w8, [sp, #10368]
  454dfc:	ldur	w9, [x29, #-80]
  454e00:	subs	w8, w8, w9
  454e04:	mov	w9, #0x7                   	// #7
  454e08:	add	w8, w8, #0x7
  454e0c:	sdiv	w10, w8, w9
  454e10:	mul	w9, w10, w9
  454e14:	subs	w8, w8, w9
  454e18:	ldr	x11, [sp, #10032]
  454e1c:	add	w8, w8, w11
  454e20:	mov	w0, w8
  454e24:	lsl	x12, x0, #48
  454e28:	asr	x12, x12, #48
  454e2c:	str	x12, [sp, #10032]
  454e30:	ldr	w8, [sp, #9664]
  454e34:	tbnz	w8, #0, 458f38 <readlinkat@plt+0x56008>
  454e38:	b	456e50 <readlinkat@plt+0x53f20>
  454e3c:	ldr	w8, [sp, #10368]
  454e40:	ldur	w9, [x29, #-80]
  454e44:	subs	w8, w8, w9
  454e48:	mov	w9, #0x7                   	// #7
  454e4c:	add	w8, w8, #0x7
  454e50:	sdiv	w10, w8, w9
  454e54:	mul	w9, w10, w9
  454e58:	subs	w8, w8, w9
  454e5c:	ldr	x11, [sp, #10032]
  454e60:	add	w8, w8, w11
  454e64:	mov	w0, w8
  454e68:	lsl	x12, x0, #48
  454e6c:	asr	x12, x12, #48
  454e70:	str	x12, [sp, #10032]
  454e74:	ldr	w8, [sp, #9668]
  454e78:	tbnz	w8, #0, 458f38 <readlinkat@plt+0x56008>
  454e7c:	b	456e50 <readlinkat@plt+0x53f20>
  454e80:	ldr	w8, [sp, #9668]
  454e84:	tbnz	w8, #0, 454e8c <readlinkat@plt+0x51f5c>
  454e88:	b	455920 <readlinkat@plt+0x529f0>
  454e8c:	ldr	w8, [sp, #9668]
  454e90:	tbnz	w8, #0, 454e98 <readlinkat@plt+0x51f68>
  454e94:	b	4553d0 <readlinkat@plt+0x524a0>
  454e98:	ldr	x8, [sp, #10032]
  454e9c:	mov	w9, wzr
  454ea0:	mul	w8, w9, w8
  454ea4:	ldr	w10, [sp, #10368]
  454ea8:	ldur	w11, [x29, #-80]
  454eac:	subs	w10, w10, w11
  454eb0:	mov	w11, #0x7                   	// #7
  454eb4:	add	w10, w10, #0x7
  454eb8:	sdiv	w12, w10, w11
  454ebc:	mul	w11, w12, w11
  454ec0:	subs	w10, w10, w11
  454ec4:	add	w8, w8, w10
  454ec8:	mul	w8, w9, w8
  454ecc:	subs	w8, w8, #0x1
  454ed0:	cmp	w8, #0x0
  454ed4:	cset	w8, ge  // ge = tcont
  454ed8:	tbnz	w8, #0, 454f34 <readlinkat@plt+0x52004>
  454edc:	ldr	x8, [sp, #10032]
  454ee0:	mov	w9, wzr
  454ee4:	mul	w8, w9, w8
  454ee8:	ldr	w10, [sp, #10368]
  454eec:	ldur	w11, [x29, #-80]
  454ef0:	subs	w10, w10, w11
  454ef4:	mov	w11, #0x7                   	// #7
  454ef8:	add	w10, w10, #0x7
  454efc:	sdiv	w12, w10, w11
  454f00:	mul	w11, w12, w11
  454f04:	subs	w10, w10, w11
  454f08:	add	w8, w8, w10
  454f0c:	mul	w8, w9, w8
  454f10:	add	w8, w8, #0x1
  454f14:	lsl	w8, w8, #30
  454f18:	subs	w8, w8, #0x1
  454f1c:	mov	w9, #0x2                   	// #2
  454f20:	mul	w8, w8, w9
  454f24:	add	w8, w8, #0x1
  454f28:	mvn	w8, w8
  454f2c:	str	w8, [sp, #3596]
  454f30:	b	454f70 <readlinkat@plt+0x52040>
  454f34:	ldr	x8, [sp, #10032]
  454f38:	mov	w9, wzr
  454f3c:	mul	w8, w9, w8
  454f40:	ldr	w10, [sp, #10368]
  454f44:	ldur	w11, [x29, #-80]
  454f48:	subs	w10, w10, w11
  454f4c:	mov	w11, #0x7                   	// #7
  454f50:	add	w10, w10, #0x7
  454f54:	sdiv	w12, w10, w11
  454f58:	mul	w11, w12, w11
  454f5c:	subs	w10, w10, w11
  454f60:	add	w8, w8, w10
  454f64:	mul	w8, w9, w8
  454f68:	add	w8, w8, #0x0
  454f6c:	str	w8, [sp, #3596]
  454f70:	ldr	w8, [sp, #3596]
  454f74:	cmp	w8, #0x0
  454f78:	cset	w8, ge  // ge = tcont
  454f7c:	tbnz	w8, #0, 4551b0 <readlinkat@plt+0x52280>
  454f80:	ldr	x8, [sp, #10032]
  454f84:	cmp	w8, #0x0
  454f88:	cset	w8, ge  // ge = tcont
  454f8c:	tbnz	w8, #0, 4550a4 <readlinkat@plt+0x52174>
  454f90:	ldr	w8, [sp, #10368]
  454f94:	ldur	w9, [x29, #-80]
  454f98:	subs	w8, w8, w9
  454f9c:	mov	w9, #0x7                   	// #7
  454fa0:	add	w8, w8, #0x7
  454fa4:	sdiv	w10, w8, w9
  454fa8:	mul	w10, w10, w9
  454fac:	subs	w8, w8, w10
  454fb0:	ldr	x11, [sp, #10032]
  454fb4:	mov	w10, wzr
  454fb8:	mul	w11, w10, w11
  454fbc:	ldr	w12, [sp, #10368]
  454fc0:	ldur	w13, [x29, #-80]
  454fc4:	subs	w12, w12, w13
  454fc8:	add	w12, w12, #0x7
  454fcc:	sdiv	w13, w12, w9
  454fd0:	mul	w9, w13, w9
  454fd4:	subs	w9, w12, w9
  454fd8:	add	w9, w11, w9
  454fdc:	mul	w9, w10, w9
  454fe0:	subs	w9, w9, #0x1
  454fe4:	cmp	w9, #0x0
  454fe8:	cset	w9, ge  // ge = tcont
  454fec:	str	w8, [sp, #3592]
  454ff0:	tbnz	w9, #0, 45504c <readlinkat@plt+0x5211c>
  454ff4:	ldr	x8, [sp, #10032]
  454ff8:	mov	w9, wzr
  454ffc:	mul	w8, w9, w8
  455000:	ldr	w10, [sp, #10368]
  455004:	ldur	w11, [x29, #-80]
  455008:	subs	w10, w10, w11
  45500c:	mov	w11, #0x7                   	// #7
  455010:	add	w10, w10, #0x7
  455014:	sdiv	w12, w10, w11
  455018:	mul	w11, w12, w11
  45501c:	subs	w10, w10, w11
  455020:	add	w8, w8, w10
  455024:	mul	w8, w9, w8
  455028:	add	w8, w8, #0x1
  45502c:	lsl	w8, w8, #30
  455030:	subs	w8, w8, #0x1
  455034:	mov	w9, #0x2                   	// #2
  455038:	mul	w8, w8, w9
  45503c:	add	w8, w8, #0x1
  455040:	mvn	w8, w8
  455044:	str	w8, [sp, #3588]
  455048:	b	455088 <readlinkat@plt+0x52158>
  45504c:	ldr	x8, [sp, #10032]
  455050:	mov	w9, wzr
  455054:	mul	w8, w9, w8
  455058:	ldr	w10, [sp, #10368]
  45505c:	ldur	w11, [x29, #-80]
  455060:	subs	w10, w10, w11
  455064:	mov	w11, #0x7                   	// #7
  455068:	add	w10, w10, #0x7
  45506c:	sdiv	w12, w10, w11
  455070:	mul	w11, w12, w11
  455074:	subs	w10, w10, w11
  455078:	add	w8, w8, w10
  45507c:	mul	w8, w9, w8
  455080:	add	w8, w8, #0x0
  455084:	str	w8, [sp, #3588]
  455088:	ldr	w8, [sp, #3588]
  45508c:	ldr	x9, [sp, #10032]
  455090:	subs	w8, w8, w9
  455094:	ldr	w9, [sp, #3592]
  455098:	cmp	w9, w8
  45509c:	b.lt	455350 <readlinkat@plt+0x52420>  // b.tstop
  4550a0:	b	4552a8 <readlinkat@plt+0x52378>
  4550a4:	ldr	x8, [sp, #10032]
  4550a8:	mov	w9, wzr
  4550ac:	mul	w8, w9, w8
  4550b0:	ldr	w10, [sp, #10368]
  4550b4:	ldur	w11, [x29, #-80]
  4550b8:	subs	w10, w10, w11
  4550bc:	mov	w11, #0x7                   	// #7
  4550c0:	add	w10, w10, #0x7
  4550c4:	sdiv	w12, w10, w11
  4550c8:	mul	w11, w12, w11
  4550cc:	subs	w10, w10, w11
  4550d0:	add	w8, w8, w10
  4550d4:	mul	w8, w9, w8
  4550d8:	subs	w8, w8, #0x1
  4550dc:	cmp	w8, #0x0
  4550e0:	cset	w8, ge  // ge = tcont
  4550e4:	tbnz	w8, #0, 45513c <readlinkat@plt+0x5220c>
  4550e8:	ldr	x8, [sp, #10032]
  4550ec:	mov	w9, wzr
  4550f0:	mul	w8, w9, w8
  4550f4:	ldr	w10, [sp, #10368]
  4550f8:	ldur	w11, [x29, #-80]
  4550fc:	subs	w10, w10, w11
  455100:	mov	w11, #0x7                   	// #7
  455104:	add	w10, w10, #0x7
  455108:	sdiv	w12, w10, w11
  45510c:	mul	w11, w12, w11
  455110:	subs	w10, w10, w11
  455114:	add	w8, w8, w10
  455118:	mul	w8, w9, w8
  45511c:	add	w8, w8, #0x1
  455120:	lsl	w8, w8, #30
  455124:	subs	w8, w8, #0x1
  455128:	mov	w9, #0x2                   	// #2
  45512c:	mul	w8, w8, w9
  455130:	add	w8, w8, #0x1
  455134:	str	w8, [sp, #3584]
  455138:	b	455178 <readlinkat@plt+0x52248>
  45513c:	ldr	x8, [sp, #10032]
  455140:	mov	w9, wzr
  455144:	mul	w8, w9, w8
  455148:	ldr	w10, [sp, #10368]
  45514c:	ldur	w11, [x29, #-80]
  455150:	subs	w10, w10, w11
  455154:	mov	w11, #0x7                   	// #7
  455158:	add	w10, w10, #0x7
  45515c:	sdiv	w12, w10, w11
  455160:	mul	w11, w12, w11
  455164:	subs	w10, w10, w11
  455168:	add	w8, w8, w10
  45516c:	mul	w8, w9, w8
  455170:	subs	w8, w8, #0x1
  455174:	str	w8, [sp, #3584]
  455178:	ldr	w8, [sp, #3584]
  45517c:	ldr	x9, [sp, #10032]
  455180:	subs	w8, w8, w9
  455184:	ldr	w9, [sp, #10368]
  455188:	ldur	w10, [x29, #-80]
  45518c:	subs	w9, w9, w10
  455190:	mov	w10, #0x7                   	// #7
  455194:	add	w9, w9, #0x7
  455198:	sdiv	w11, w9, w10
  45519c:	mul	w10, w11, w10
  4551a0:	subs	w9, w9, w10
  4551a4:	cmp	w8, w9
  4551a8:	b.lt	455350 <readlinkat@plt+0x52420>  // b.tstop
  4551ac:	b	4552a8 <readlinkat@plt+0x52378>
  4551b0:	ldr	w8, [sp, #10368]
  4551b4:	ldur	w9, [x29, #-80]
  4551b8:	subs	w8, w8, w9
  4551bc:	mov	w9, #0x7                   	// #7
  4551c0:	add	w8, w8, #0x7
  4551c4:	sdiv	w10, w8, w9
  4551c8:	mul	w9, w10, w9
  4551cc:	subs	w8, w8, w9
  4551d0:	cmp	w8, #0x0
  4551d4:	cset	w8, ge  // ge = tcont
  4551d8:	tbnz	w8, #0, 455214 <readlinkat@plt+0x522e4>
  4551dc:	ldr	x8, [sp, #10032]
  4551e0:	ldr	w9, [sp, #10368]
  4551e4:	ldur	w10, [x29, #-80]
  4551e8:	subs	w9, w9, w10
  4551ec:	mov	w10, #0x7                   	// #7
  4551f0:	add	w9, w9, #0x7
  4551f4:	sdiv	w11, w9, w10
  4551f8:	mul	w10, w11, w10
  4551fc:	subs	w9, w9, w10
  455200:	ldr	x12, [sp, #10032]
  455204:	add	w9, w9, w12
  455208:	cmp	w8, w9
  45520c:	b.le	455350 <readlinkat@plt+0x52420>
  455210:	b	4552a8 <readlinkat@plt+0x52378>
  455214:	ldr	x8, [sp, #10032]
  455218:	cmp	w8, #0x0
  45521c:	cset	w8, ge  // ge = tcont
  455220:	tbnz	w8, #0, 455274 <readlinkat@plt+0x52344>
  455224:	ldr	w8, [sp, #10368]
  455228:	ldur	w9, [x29, #-80]
  45522c:	subs	w8, w8, w9
  455230:	mov	w9, #0x7                   	// #7
  455234:	add	w8, w8, #0x7
  455238:	sdiv	w10, w8, w9
  45523c:	mul	w10, w10, w9
  455240:	subs	w8, w8, w10
  455244:	ldr	w10, [sp, #10368]
  455248:	ldur	w11, [x29, #-80]
  45524c:	subs	w10, w10, w11
  455250:	add	w10, w10, #0x7
  455254:	sdiv	w11, w10, w9
  455258:	mul	w9, w11, w9
  45525c:	subs	w9, w10, w9
  455260:	ldr	x12, [sp, #10032]
  455264:	add	w9, w9, w12
  455268:	cmp	w8, w9
  45526c:	b.le	455350 <readlinkat@plt+0x52420>
  455270:	b	4552a8 <readlinkat@plt+0x52378>
  455274:	ldr	w8, [sp, #10368]
  455278:	ldur	w9, [x29, #-80]
  45527c:	subs	w8, w8, w9
  455280:	mov	w9, #0x7                   	// #7
  455284:	add	w8, w8, #0x7
  455288:	sdiv	w10, w8, w9
  45528c:	mul	w9, w10, w9
  455290:	subs	w8, w8, w9
  455294:	ldr	x11, [sp, #10032]
  455298:	add	w8, w8, w11
  45529c:	ldr	x12, [sp, #10032]
  4552a0:	cmp	w8, w12
  4552a4:	b.lt	455350 <readlinkat@plt+0x52420>  // b.tstop
  4552a8:	ldr	w8, [sp, #10368]
  4552ac:	ldur	w9, [x29, #-80]
  4552b0:	subs	w8, w8, w9
  4552b4:	mov	w9, #0x7                   	// #7
  4552b8:	add	w8, w8, #0x7
  4552bc:	sdiv	w10, w8, w9
  4552c0:	mul	w9, w10, w9
  4552c4:	subs	w8, w8, w9
  4552c8:	ldr	x11, [sp, #10032]
  4552cc:	add	w8, w8, w11
  4552d0:	mov	w9, wzr
  4552d4:	mul	w8, w9, w8
  4552d8:	subs	w8, w8, #0x1
  4552dc:	cmp	w8, #0x0
  4552e0:	cset	w8, ge  // ge = tcont
  4552e4:	tbnz	w8, #0, 45531c <readlinkat@plt+0x523ec>
  4552e8:	ldr	w8, [sp, #10368]
  4552ec:	ldur	w9, [x29, #-80]
  4552f0:	subs	w8, w8, w9
  4552f4:	mov	w9, #0x7                   	// #7
  4552f8:	add	w8, w8, #0x7
  4552fc:	sdiv	w10, w8, w9
  455300:	mul	w9, w10, w9
  455304:	subs	w8, w8, w9
  455308:	ldr	x11, [sp, #10032]
  45530c:	add	w8, w8, w11
  455310:	mov	w9, #0x80000000            	// #-2147483648
  455314:	cmp	w8, w9
  455318:	b.lt	455350 <readlinkat@plt+0x52420>  // b.tstop
  45531c:	ldr	w8, [sp, #10368]
  455320:	ldur	w9, [x29, #-80]
  455324:	subs	w8, w8, w9
  455328:	mov	w9, #0x7                   	// #7
  45532c:	add	w8, w8, #0x7
  455330:	sdiv	w10, w8, w9
  455334:	mul	w9, w10, w9
  455338:	subs	w8, w8, w9
  45533c:	ldr	x11, [sp, #10032]
  455340:	add	w8, w8, w11
  455344:	mov	w9, #0x7fffffff            	// #2147483647
  455348:	cmp	w9, w8
  45534c:	b.ge	455390 <readlinkat@plt+0x52460>  // b.tcont
  455350:	ldr	w8, [sp, #10368]
  455354:	ldur	w9, [x29, #-80]
  455358:	subs	w8, w8, w9
  45535c:	mov	w9, #0x7                   	// #7
  455360:	add	w8, w8, #0x7
  455364:	sdiv	w10, w8, w9
  455368:	mul	w9, w10, w9
  45536c:	subs	w8, w8, w9
  455370:	ldr	x11, [sp, #10032]
  455374:	add	w8, w8, w11
  455378:	mov	w0, w8
  45537c:	sxtw	x12, w0
  455380:	str	x12, [sp, #10032]
  455384:	ldr	w8, [sp, #9664]
  455388:	tbnz	w8, #0, 458f38 <readlinkat@plt+0x56008>
  45538c:	b	456e50 <readlinkat@plt+0x53f20>
  455390:	ldr	w8, [sp, #10368]
  455394:	ldur	w9, [x29, #-80]
  455398:	subs	w8, w8, w9
  45539c:	mov	w9, #0x7                   	// #7
  4553a0:	add	w8, w8, #0x7
  4553a4:	sdiv	w10, w8, w9
  4553a8:	mul	w9, w10, w9
  4553ac:	subs	w8, w8, w9
  4553b0:	ldr	x11, [sp, #10032]
  4553b4:	add	w8, w8, w11
  4553b8:	mov	w0, w8
  4553bc:	sxtw	x12, w0
  4553c0:	str	x12, [sp, #10032]
  4553c4:	ldr	w8, [sp, #9668]
  4553c8:	tbnz	w8, #0, 458f38 <readlinkat@plt+0x56008>
  4553cc:	b	456e50 <readlinkat@plt+0x53f20>
  4553d0:	ldr	x8, [sp, #10032]
  4553d4:	mov	x9, xzr
  4553d8:	mul	x8, x9, x8
  4553dc:	ldr	w10, [sp, #10368]
  4553e0:	ldur	w11, [x29, #-80]
  4553e4:	subs	w10, w10, w11
  4553e8:	mov	w11, #0x7                   	// #7
  4553ec:	add	w10, w10, #0x7
  4553f0:	sdiv	w12, w10, w11
  4553f4:	mul	w11, w12, w11
  4553f8:	subs	w10, w10, w11
  4553fc:	add	x8, x8, w10, sxtw
  455400:	mul	x8, x9, x8
  455404:	subs	x8, x8, #0x1
  455408:	cmp	x8, #0x0
  45540c:	cset	w10, ge  // ge = tcont
  455410:	tbnz	w10, #0, 45546c <readlinkat@plt+0x5253c>
  455414:	ldr	x8, [sp, #10032]
  455418:	mov	x9, xzr
  45541c:	mul	x8, x9, x8
  455420:	ldr	w10, [sp, #10368]
  455424:	ldur	w11, [x29, #-80]
  455428:	subs	w10, w10, w11
  45542c:	mov	w11, #0x7                   	// #7
  455430:	add	w10, w10, #0x7
  455434:	sdiv	w12, w10, w11
  455438:	mul	w11, w12, w11
  45543c:	subs	w10, w10, w11
  455440:	add	x8, x8, w10, sxtw
  455444:	mul	x8, x9, x8
  455448:	add	x8, x8, #0x1
  45544c:	lsl	x8, x8, #62
  455450:	subs	x8, x8, #0x1
  455454:	mov	x9, #0x2                   	// #2
  455458:	mul	x8, x8, x9
  45545c:	add	x8, x8, #0x1
  455460:	mvn	x8, x8
  455464:	str	x8, [sp, #3576]
  455468:	b	4554a8 <readlinkat@plt+0x52578>
  45546c:	ldr	x8, [sp, #10032]
  455470:	mov	x9, xzr
  455474:	mul	x8, x9, x8
  455478:	ldr	w10, [sp, #10368]
  45547c:	ldur	w11, [x29, #-80]
  455480:	subs	w10, w10, w11
  455484:	mov	w11, #0x7                   	// #7
  455488:	add	w10, w10, #0x7
  45548c:	sdiv	w12, w10, w11
  455490:	mul	w11, w12, w11
  455494:	subs	w10, w10, w11
  455498:	add	x8, x8, w10, sxtw
  45549c:	mul	x8, x9, x8
  4554a0:	add	x8, x8, #0x0
  4554a4:	str	x8, [sp, #3576]
  4554a8:	ldr	x8, [sp, #3576]
  4554ac:	cmp	x8, #0x0
  4554b0:	cset	w9, ge  // ge = tcont
  4554b4:	tbnz	w9, #0, 4556f8 <readlinkat@plt+0x527c8>
  4554b8:	ldr	x8, [sp, #10032]
  4554bc:	cmp	x8, #0x0
  4554c0:	cset	w9, ge  // ge = tcont
  4554c4:	tbnz	w9, #0, 4555e4 <readlinkat@plt+0x526b4>
  4554c8:	ldr	w8, [sp, #10368]
  4554cc:	ldur	w9, [x29, #-80]
  4554d0:	subs	w8, w8, w9
  4554d4:	mov	w9, #0x7                   	// #7
  4554d8:	add	w8, w8, #0x7
  4554dc:	sdiv	w10, w8, w9
  4554e0:	mul	w10, w10, w9
  4554e4:	subs	w8, w8, w10
  4554e8:	mov	w0, w8
  4554ec:	sxtw	x11, w0
  4554f0:	ldr	x12, [sp, #10032]
  4554f4:	mov	x13, xzr
  4554f8:	mul	x12, x13, x12
  4554fc:	ldr	w8, [sp, #10368]
  455500:	ldur	w10, [x29, #-80]
  455504:	subs	w8, w8, w10
  455508:	add	w8, w8, #0x7
  45550c:	sdiv	w10, w8, w9
  455510:	mul	w9, w10, w9
  455514:	subs	w8, w8, w9
  455518:	add	x12, x12, w8, sxtw
  45551c:	mul	x12, x13, x12
  455520:	subs	x12, x12, #0x1
  455524:	cmp	x12, #0x0
  455528:	cset	w8, ge  // ge = tcont
  45552c:	str	x11, [sp, #3568]
  455530:	tbnz	w8, #0, 45558c <readlinkat@plt+0x5265c>
  455534:	ldr	x8, [sp, #10032]
  455538:	mov	x9, xzr
  45553c:	mul	x8, x9, x8
  455540:	ldr	w10, [sp, #10368]
  455544:	ldur	w11, [x29, #-80]
  455548:	subs	w10, w10, w11
  45554c:	mov	w11, #0x7                   	// #7
  455550:	add	w10, w10, #0x7
  455554:	sdiv	w12, w10, w11
  455558:	mul	w11, w12, w11
  45555c:	subs	w10, w10, w11
  455560:	add	x8, x8, w10, sxtw
  455564:	mul	x8, x9, x8
  455568:	add	x8, x8, #0x1
  45556c:	lsl	x8, x8, #62
  455570:	subs	x8, x8, #0x1
  455574:	mov	x9, #0x2                   	// #2
  455578:	mul	x8, x8, x9
  45557c:	add	x8, x8, #0x1
  455580:	mvn	x8, x8
  455584:	str	x8, [sp, #3560]
  455588:	b	4555c8 <readlinkat@plt+0x52698>
  45558c:	ldr	x8, [sp, #10032]
  455590:	mov	x9, xzr
  455594:	mul	x8, x9, x8
  455598:	ldr	w10, [sp, #10368]
  45559c:	ldur	w11, [x29, #-80]
  4555a0:	subs	w10, w10, w11
  4555a4:	mov	w11, #0x7                   	// #7
  4555a8:	add	w10, w10, #0x7
  4555ac:	sdiv	w12, w10, w11
  4555b0:	mul	w11, w12, w11
  4555b4:	subs	w10, w10, w11
  4555b8:	add	x8, x8, w10, sxtw
  4555bc:	mul	x8, x9, x8
  4555c0:	add	x8, x8, #0x0
  4555c4:	str	x8, [sp, #3560]
  4555c8:	ldr	x8, [sp, #3560]
  4555cc:	ldr	x9, [sp, #10032]
  4555d0:	subs	x8, x8, x9
  4555d4:	ldr	x9, [sp, #3568]
  4555d8:	cmp	x9, x8
  4555dc:	b.lt	4558a0 <readlinkat@plt+0x52970>  // b.tstop
  4555e0:	b	4557f8 <readlinkat@plt+0x528c8>
  4555e4:	ldr	x8, [sp, #10032]
  4555e8:	mov	x9, xzr
  4555ec:	mul	x8, x9, x8
  4555f0:	ldr	w10, [sp, #10368]
  4555f4:	ldur	w11, [x29, #-80]
  4555f8:	subs	w10, w10, w11
  4555fc:	mov	w11, #0x7                   	// #7
  455600:	add	w10, w10, #0x7
  455604:	sdiv	w12, w10, w11
  455608:	mul	w11, w12, w11
  45560c:	subs	w10, w10, w11
  455610:	add	x8, x8, w10, sxtw
  455614:	mul	x8, x9, x8
  455618:	subs	x8, x8, #0x1
  45561c:	cmp	x8, #0x0
  455620:	cset	w10, ge  // ge = tcont
  455624:	tbnz	w10, #0, 45567c <readlinkat@plt+0x5274c>
  455628:	ldr	x8, [sp, #10032]
  45562c:	mov	x9, xzr
  455630:	mul	x8, x9, x8
  455634:	ldr	w10, [sp, #10368]
  455638:	ldur	w11, [x29, #-80]
  45563c:	subs	w10, w10, w11
  455640:	mov	w11, #0x7                   	// #7
  455644:	add	w10, w10, #0x7
  455648:	sdiv	w12, w10, w11
  45564c:	mul	w11, w12, w11
  455650:	subs	w10, w10, w11
  455654:	add	x8, x8, w10, sxtw
  455658:	mul	x8, x9, x8
  45565c:	add	x8, x8, #0x1
  455660:	lsl	x8, x8, #62
  455664:	subs	x8, x8, #0x1
  455668:	mov	x9, #0x2                   	// #2
  45566c:	mul	x8, x8, x9
  455670:	add	x8, x8, #0x1
  455674:	str	x8, [sp, #3552]
  455678:	b	4556b8 <readlinkat@plt+0x52788>
  45567c:	ldr	x8, [sp, #10032]
  455680:	mov	x9, xzr
  455684:	mul	x8, x9, x8
  455688:	ldr	w10, [sp, #10368]
  45568c:	ldur	w11, [x29, #-80]
  455690:	subs	w10, w10, w11
  455694:	mov	w11, #0x7                   	// #7
  455698:	add	w10, w10, #0x7
  45569c:	sdiv	w12, w10, w11
  4556a0:	mul	w11, w12, w11
  4556a4:	subs	w10, w10, w11
  4556a8:	add	x8, x8, w10, sxtw
  4556ac:	mul	x8, x9, x8
  4556b0:	subs	x8, x8, #0x1
  4556b4:	str	x8, [sp, #3552]
  4556b8:	ldr	x8, [sp, #3552]
  4556bc:	ldr	x9, [sp, #10032]
  4556c0:	subs	x8, x8, x9
  4556c4:	ldr	w10, [sp, #10368]
  4556c8:	ldur	w11, [x29, #-80]
  4556cc:	subs	w10, w10, w11
  4556d0:	mov	w11, #0x7                   	// #7
  4556d4:	add	w10, w10, #0x7
  4556d8:	sdiv	w12, w10, w11
  4556dc:	mul	w11, w12, w11
  4556e0:	subs	w10, w10, w11
  4556e4:	mov	w0, w10
  4556e8:	sxtw	x9, w0
  4556ec:	cmp	x8, x9
  4556f0:	b.lt	4558a0 <readlinkat@plt+0x52970>  // b.tstop
  4556f4:	b	4557f8 <readlinkat@plt+0x528c8>
  4556f8:	ldr	w8, [sp, #10368]
  4556fc:	ldur	w9, [x29, #-80]
  455700:	subs	w8, w8, w9
  455704:	mov	w9, #0x7                   	// #7
  455708:	add	w8, w8, #0x7
  45570c:	sdiv	w10, w8, w9
  455710:	mul	w9, w10, w9
  455714:	subs	w8, w8, w9
  455718:	cmp	w8, #0x0
  45571c:	cset	w8, ge  // ge = tcont
  455720:	tbnz	w8, #0, 45575c <readlinkat@plt+0x5282c>
  455724:	ldr	x8, [sp, #10032]
  455728:	ldr	w9, [sp, #10368]
  45572c:	ldur	w10, [x29, #-80]
  455730:	subs	w9, w9, w10
  455734:	mov	w10, #0x7                   	// #7
  455738:	add	w9, w9, #0x7
  45573c:	sdiv	w11, w9, w10
  455740:	mul	w10, w11, w10
  455744:	subs	w9, w9, w10
  455748:	ldr	x12, [sp, #10032]
  45574c:	add	x12, x12, w9, sxtw
  455750:	cmp	x8, x12
  455754:	b.le	4558a0 <readlinkat@plt+0x52970>
  455758:	b	4557f8 <readlinkat@plt+0x528c8>
  45575c:	ldr	x8, [sp, #10032]
  455760:	cmp	x8, #0x0
  455764:	cset	w9, ge  // ge = tcont
  455768:	tbnz	w9, #0, 4557c4 <readlinkat@plt+0x52894>
  45576c:	ldr	w8, [sp, #10368]
  455770:	ldur	w9, [x29, #-80]
  455774:	subs	w8, w8, w9
  455778:	mov	w9, #0x7                   	// #7
  45577c:	add	w8, w8, #0x7
  455780:	sdiv	w10, w8, w9
  455784:	mul	w10, w10, w9
  455788:	subs	w8, w8, w10
  45578c:	mov	w0, w8
  455790:	sxtw	x11, w0
  455794:	ldr	w8, [sp, #10368]
  455798:	ldur	w10, [x29, #-80]
  45579c:	subs	w8, w8, w10
  4557a0:	add	w8, w8, #0x7
  4557a4:	sdiv	w10, w8, w9
  4557a8:	mul	w9, w10, w9
  4557ac:	subs	w8, w8, w9
  4557b0:	ldr	x12, [sp, #10032]
  4557b4:	add	x12, x12, w8, sxtw
  4557b8:	cmp	x11, x12
  4557bc:	b.le	4558a0 <readlinkat@plt+0x52970>
  4557c0:	b	4557f8 <readlinkat@plt+0x528c8>
  4557c4:	ldr	w8, [sp, #10368]
  4557c8:	ldur	w9, [x29, #-80]
  4557cc:	subs	w8, w8, w9
  4557d0:	mov	w9, #0x7                   	// #7
  4557d4:	add	w8, w8, #0x7
  4557d8:	sdiv	w10, w8, w9
  4557dc:	mul	w9, w10, w9
  4557e0:	subs	w8, w8, w9
  4557e4:	ldr	x11, [sp, #10032]
  4557e8:	add	x11, x11, w8, sxtw
  4557ec:	ldr	x12, [sp, #10032]
  4557f0:	cmp	x11, x12
  4557f4:	b.lt	4558a0 <readlinkat@plt+0x52970>  // b.tstop
  4557f8:	ldr	w8, [sp, #10368]
  4557fc:	ldur	w9, [x29, #-80]
  455800:	subs	w8, w8, w9
  455804:	mov	w9, #0x7                   	// #7
  455808:	add	w8, w8, #0x7
  45580c:	sdiv	w10, w8, w9
  455810:	mul	w9, w10, w9
  455814:	subs	w8, w8, w9
  455818:	ldr	x11, [sp, #10032]
  45581c:	add	x11, x11, w8, sxtw
  455820:	mov	x12, xzr
  455824:	mul	x11, x12, x11
  455828:	subs	x11, x11, #0x1
  45582c:	cmp	x11, #0x0
  455830:	cset	w8, ge  // ge = tcont
  455834:	tbnz	w8, #0, 45586c <readlinkat@plt+0x5293c>
  455838:	ldr	w8, [sp, #10368]
  45583c:	ldur	w9, [x29, #-80]
  455840:	subs	w8, w8, w9
  455844:	mov	w9, #0x7                   	// #7
  455848:	add	w8, w8, #0x7
  45584c:	sdiv	w10, w8, w9
  455850:	mul	w9, w10, w9
  455854:	subs	w8, w8, w9
  455858:	ldr	x11, [sp, #10032]
  45585c:	add	x11, x11, w8, sxtw
  455860:	mov	x12, #0xffffffff80000000    	// #-2147483648
  455864:	cmp	x11, x12
  455868:	b.lt	4558a0 <readlinkat@plt+0x52970>  // b.tstop
  45586c:	ldr	w8, [sp, #10368]
  455870:	ldur	w9, [x29, #-80]
  455874:	subs	w8, w8, w9
  455878:	mov	w9, #0x7                   	// #7
  45587c:	add	w8, w8, #0x7
  455880:	sdiv	w10, w8, w9
  455884:	mul	w9, w10, w9
  455888:	subs	w8, w8, w9
  45588c:	ldr	x11, [sp, #10032]
  455890:	add	x11, x11, w8, sxtw
  455894:	mov	x12, #0x7fffffff            	// #2147483647
  455898:	cmp	x12, x11
  45589c:	b.ge	4558e0 <readlinkat@plt+0x529b0>  // b.tcont
  4558a0:	ldr	w8, [sp, #10368]
  4558a4:	ldur	w9, [x29, #-80]
  4558a8:	subs	w8, w8, w9
  4558ac:	mov	w9, #0x7                   	// #7
  4558b0:	add	w8, w8, #0x7
  4558b4:	sdiv	w10, w8, w9
  4558b8:	mul	w9, w10, w9
  4558bc:	subs	w8, w8, w9
  4558c0:	ldr	x11, [sp, #10032]
  4558c4:	add	w8, w8, w11
  4558c8:	mov	w0, w8
  4558cc:	sxtw	x12, w0
  4558d0:	str	x12, [sp, #10032]
  4558d4:	ldr	w8, [sp, #9664]
  4558d8:	tbnz	w8, #0, 458f38 <readlinkat@plt+0x56008>
  4558dc:	b	456e50 <readlinkat@plt+0x53f20>
  4558e0:	ldr	w8, [sp, #10368]
  4558e4:	ldur	w9, [x29, #-80]
  4558e8:	subs	w8, w8, w9
  4558ec:	mov	w9, #0x7                   	// #7
  4558f0:	add	w8, w8, #0x7
  4558f4:	sdiv	w10, w8, w9
  4558f8:	mul	w9, w10, w9
  4558fc:	subs	w8, w8, w9
  455900:	ldr	x11, [sp, #10032]
  455904:	add	w8, w8, w11
  455908:	mov	w0, w8
  45590c:	sxtw	x12, w0
  455910:	str	x12, [sp, #10032]
  455914:	ldr	w8, [sp, #9668]
  455918:	tbnz	w8, #0, 458f38 <readlinkat@plt+0x56008>
  45591c:	b	456e50 <readlinkat@plt+0x53f20>
  455920:	ldr	w8, [sp, #9664]
  455924:	tbnz	w8, #0, 45592c <readlinkat@plt+0x529fc>
  455928:	b	4563c0 <readlinkat@plt+0x53490>
  45592c:	ldr	w8, [sp, #9668]
  455930:	tbnz	w8, #0, 455938 <readlinkat@plt+0x52a08>
  455934:	b	455e80 <readlinkat@plt+0x52f50>
  455938:	ldr	x8, [sp, #10032]
  45593c:	mov	x9, xzr
  455940:	mul	x8, x9, x8
  455944:	ldr	w10, [sp, #10368]
  455948:	ldur	w11, [x29, #-80]
  45594c:	subs	w10, w10, w11
  455950:	mov	w11, #0x7                   	// #7
  455954:	add	w10, w10, #0x7
  455958:	sdiv	w12, w10, w11
  45595c:	mul	w11, w12, w11
  455960:	subs	w10, w10, w11
  455964:	add	x8, x8, w10, sxtw
  455968:	mul	x8, x9, x8
  45596c:	subs	x8, x8, #0x1
  455970:	cmp	x8, #0x0
  455974:	cset	w10, ge  // ge = tcont
  455978:	tbnz	w10, #0, 4559d4 <readlinkat@plt+0x52aa4>
  45597c:	ldr	x8, [sp, #10032]
  455980:	mov	x9, xzr
  455984:	mul	x8, x9, x8
  455988:	ldr	w10, [sp, #10368]
  45598c:	ldur	w11, [x29, #-80]
  455990:	subs	w10, w10, w11
  455994:	mov	w11, #0x7                   	// #7
  455998:	add	w10, w10, #0x7
  45599c:	sdiv	w12, w10, w11
  4559a0:	mul	w11, w12, w11
  4559a4:	subs	w10, w10, w11
  4559a8:	add	x8, x8, w10, sxtw
  4559ac:	mul	x8, x9, x8
  4559b0:	add	x8, x8, #0x1
  4559b4:	lsl	x8, x8, #62
  4559b8:	subs	x8, x8, #0x1
  4559bc:	mov	x9, #0x2                   	// #2
  4559c0:	mul	x8, x8, x9
  4559c4:	add	x8, x8, #0x1
  4559c8:	mvn	x8, x8
  4559cc:	str	x8, [sp, #3544]
  4559d0:	b	455a10 <readlinkat@plt+0x52ae0>
  4559d4:	ldr	x8, [sp, #10032]
  4559d8:	mov	x9, xzr
  4559dc:	mul	x8, x9, x8
  4559e0:	ldr	w10, [sp, #10368]
  4559e4:	ldur	w11, [x29, #-80]
  4559e8:	subs	w10, w10, w11
  4559ec:	mov	w11, #0x7                   	// #7
  4559f0:	add	w10, w10, #0x7
  4559f4:	sdiv	w12, w10, w11
  4559f8:	mul	w11, w12, w11
  4559fc:	subs	w10, w10, w11
  455a00:	add	x8, x8, w10, sxtw
  455a04:	mul	x8, x9, x8
  455a08:	add	x8, x8, #0x0
  455a0c:	str	x8, [sp, #3544]
  455a10:	ldr	x8, [sp, #3544]
  455a14:	cmp	x8, #0x0
  455a18:	cset	w9, ge  // ge = tcont
  455a1c:	tbnz	w9, #0, 455c60 <readlinkat@plt+0x52d30>
  455a20:	ldr	x8, [sp, #10032]
  455a24:	cmp	x8, #0x0
  455a28:	cset	w9, ge  // ge = tcont
  455a2c:	tbnz	w9, #0, 455b4c <readlinkat@plt+0x52c1c>
  455a30:	ldr	w8, [sp, #10368]
  455a34:	ldur	w9, [x29, #-80]
  455a38:	subs	w8, w8, w9
  455a3c:	mov	w9, #0x7                   	// #7
  455a40:	add	w8, w8, #0x7
  455a44:	sdiv	w10, w8, w9
  455a48:	mul	w10, w10, w9
  455a4c:	subs	w8, w8, w10
  455a50:	mov	w0, w8
  455a54:	sxtw	x11, w0
  455a58:	ldr	x12, [sp, #10032]
  455a5c:	mov	x13, xzr
  455a60:	mul	x12, x13, x12
  455a64:	ldr	w8, [sp, #10368]
  455a68:	ldur	w10, [x29, #-80]
  455a6c:	subs	w8, w8, w10
  455a70:	add	w8, w8, #0x7
  455a74:	sdiv	w10, w8, w9
  455a78:	mul	w9, w10, w9
  455a7c:	subs	w8, w8, w9
  455a80:	add	x12, x12, w8, sxtw
  455a84:	mul	x12, x13, x12
  455a88:	subs	x12, x12, #0x1
  455a8c:	cmp	x12, #0x0
  455a90:	cset	w8, ge  // ge = tcont
  455a94:	str	x11, [sp, #3536]
  455a98:	tbnz	w8, #0, 455af4 <readlinkat@plt+0x52bc4>
  455a9c:	ldr	x8, [sp, #10032]
  455aa0:	mov	x9, xzr
  455aa4:	mul	x8, x9, x8
  455aa8:	ldr	w10, [sp, #10368]
  455aac:	ldur	w11, [x29, #-80]
  455ab0:	subs	w10, w10, w11
  455ab4:	mov	w11, #0x7                   	// #7
  455ab8:	add	w10, w10, #0x7
  455abc:	sdiv	w12, w10, w11
  455ac0:	mul	w11, w12, w11
  455ac4:	subs	w10, w10, w11
  455ac8:	add	x8, x8, w10, sxtw
  455acc:	mul	x8, x9, x8
  455ad0:	add	x8, x8, #0x1
  455ad4:	lsl	x8, x8, #62
  455ad8:	subs	x8, x8, #0x1
  455adc:	mov	x9, #0x2                   	// #2
  455ae0:	mul	x8, x8, x9
  455ae4:	add	x8, x8, #0x1
  455ae8:	mvn	x8, x8
  455aec:	str	x8, [sp, #3528]
  455af0:	b	455b30 <readlinkat@plt+0x52c00>
  455af4:	ldr	x8, [sp, #10032]
  455af8:	mov	x9, xzr
  455afc:	mul	x8, x9, x8
  455b00:	ldr	w10, [sp, #10368]
  455b04:	ldur	w11, [x29, #-80]
  455b08:	subs	w10, w10, w11
  455b0c:	mov	w11, #0x7                   	// #7
  455b10:	add	w10, w10, #0x7
  455b14:	sdiv	w12, w10, w11
  455b18:	mul	w11, w12, w11
  455b1c:	subs	w10, w10, w11
  455b20:	add	x8, x8, w10, sxtw
  455b24:	mul	x8, x9, x8
  455b28:	add	x8, x8, #0x0
  455b2c:	str	x8, [sp, #3528]
  455b30:	ldr	x8, [sp, #3528]
  455b34:	ldr	x9, [sp, #10032]
  455b38:	subs	x8, x8, x9
  455b3c:	ldr	x9, [sp, #3536]
  455b40:	cmp	x9, x8
  455b44:	b.lt	455e10 <readlinkat@plt+0x52ee0>  // b.tstop
  455b48:	b	455d68 <readlinkat@plt+0x52e38>
  455b4c:	ldr	x8, [sp, #10032]
  455b50:	mov	x9, xzr
  455b54:	mul	x8, x9, x8
  455b58:	ldr	w10, [sp, #10368]
  455b5c:	ldur	w11, [x29, #-80]
  455b60:	subs	w10, w10, w11
  455b64:	mov	w11, #0x7                   	// #7
  455b68:	add	w10, w10, #0x7
  455b6c:	sdiv	w12, w10, w11
  455b70:	mul	w11, w12, w11
  455b74:	subs	w10, w10, w11
  455b78:	add	x8, x8, w10, sxtw
  455b7c:	mul	x8, x9, x8
  455b80:	subs	x8, x8, #0x1
  455b84:	cmp	x8, #0x0
  455b88:	cset	w10, ge  // ge = tcont
  455b8c:	tbnz	w10, #0, 455be4 <readlinkat@plt+0x52cb4>
  455b90:	ldr	x8, [sp, #10032]
  455b94:	mov	x9, xzr
  455b98:	mul	x8, x9, x8
  455b9c:	ldr	w10, [sp, #10368]
  455ba0:	ldur	w11, [x29, #-80]
  455ba4:	subs	w10, w10, w11
  455ba8:	mov	w11, #0x7                   	// #7
  455bac:	add	w10, w10, #0x7
  455bb0:	sdiv	w12, w10, w11
  455bb4:	mul	w11, w12, w11
  455bb8:	subs	w10, w10, w11
  455bbc:	add	x8, x8, w10, sxtw
  455bc0:	mul	x8, x9, x8
  455bc4:	add	x8, x8, #0x1
  455bc8:	lsl	x8, x8, #62
  455bcc:	subs	x8, x8, #0x1
  455bd0:	mov	x9, #0x2                   	// #2
  455bd4:	mul	x8, x8, x9
  455bd8:	add	x8, x8, #0x1
  455bdc:	str	x8, [sp, #3520]
  455be0:	b	455c20 <readlinkat@plt+0x52cf0>
  455be4:	ldr	x8, [sp, #10032]
  455be8:	mov	x9, xzr
  455bec:	mul	x8, x9, x8
  455bf0:	ldr	w10, [sp, #10368]
  455bf4:	ldur	w11, [x29, #-80]
  455bf8:	subs	w10, w10, w11
  455bfc:	mov	w11, #0x7                   	// #7
  455c00:	add	w10, w10, #0x7
  455c04:	sdiv	w12, w10, w11
  455c08:	mul	w11, w12, w11
  455c0c:	subs	w10, w10, w11
  455c10:	add	x8, x8, w10, sxtw
  455c14:	mul	x8, x9, x8
  455c18:	subs	x8, x8, #0x1
  455c1c:	str	x8, [sp, #3520]
  455c20:	ldr	x8, [sp, #3520]
  455c24:	ldr	x9, [sp, #10032]
  455c28:	subs	x8, x8, x9
  455c2c:	ldr	w10, [sp, #10368]
  455c30:	ldur	w11, [x29, #-80]
  455c34:	subs	w10, w10, w11
  455c38:	mov	w11, #0x7                   	// #7
  455c3c:	add	w10, w10, #0x7
  455c40:	sdiv	w12, w10, w11
  455c44:	mul	w11, w12, w11
  455c48:	subs	w10, w10, w11
  455c4c:	mov	w0, w10
  455c50:	sxtw	x9, w0
  455c54:	cmp	x8, x9
  455c58:	b.lt	455e10 <readlinkat@plt+0x52ee0>  // b.tstop
  455c5c:	b	455d68 <readlinkat@plt+0x52e38>
  455c60:	ldr	w8, [sp, #10368]
  455c64:	ldur	w9, [x29, #-80]
  455c68:	subs	w8, w8, w9
  455c6c:	mov	w9, #0x7                   	// #7
  455c70:	add	w8, w8, #0x7
  455c74:	sdiv	w10, w8, w9
  455c78:	mul	w9, w10, w9
  455c7c:	subs	w8, w8, w9
  455c80:	mov	w0, w8
  455c84:	sxtw	x11, w0
  455c88:	cmp	x11, #0x0
  455c8c:	cset	w8, ge  // ge = tcont
  455c90:	tbnz	w8, #0, 455ccc <readlinkat@plt+0x52d9c>
  455c94:	ldr	x8, [sp, #10032]
  455c98:	ldr	w9, [sp, #10368]
  455c9c:	ldur	w10, [x29, #-80]
  455ca0:	subs	w9, w9, w10
  455ca4:	mov	w10, #0x7                   	// #7
  455ca8:	add	w9, w9, #0x7
  455cac:	sdiv	w11, w9, w10
  455cb0:	mul	w10, w11, w10
  455cb4:	subs	w9, w9, w10
  455cb8:	ldr	x12, [sp, #10032]
  455cbc:	add	x12, x12, w9, sxtw
  455cc0:	cmp	x8, x12
  455cc4:	b.le	455e10 <readlinkat@plt+0x52ee0>
  455cc8:	b	455d68 <readlinkat@plt+0x52e38>
  455ccc:	ldr	x8, [sp, #10032]
  455cd0:	cmp	x8, #0x0
  455cd4:	cset	w9, ge  // ge = tcont
  455cd8:	tbnz	w9, #0, 455d34 <readlinkat@plt+0x52e04>
  455cdc:	ldr	w8, [sp, #10368]
  455ce0:	ldur	w9, [x29, #-80]
  455ce4:	subs	w8, w8, w9
  455ce8:	mov	w9, #0x7                   	// #7
  455cec:	add	w8, w8, #0x7
  455cf0:	sdiv	w10, w8, w9
  455cf4:	mul	w10, w10, w9
  455cf8:	subs	w8, w8, w10
  455cfc:	mov	w0, w8
  455d00:	sxtw	x11, w0
  455d04:	ldr	w8, [sp, #10368]
  455d08:	ldur	w10, [x29, #-80]
  455d0c:	subs	w8, w8, w10
  455d10:	add	w8, w8, #0x7
  455d14:	sdiv	w10, w8, w9
  455d18:	mul	w9, w10, w9
  455d1c:	subs	w8, w8, w9
  455d20:	ldr	x12, [sp, #10032]
  455d24:	add	x12, x12, w8, sxtw
  455d28:	cmp	x11, x12
  455d2c:	b.le	455e10 <readlinkat@plt+0x52ee0>
  455d30:	b	455d68 <readlinkat@plt+0x52e38>
  455d34:	ldr	w8, [sp, #10368]
  455d38:	ldur	w9, [x29, #-80]
  455d3c:	subs	w8, w8, w9
  455d40:	mov	w9, #0x7                   	// #7
  455d44:	add	w8, w8, #0x7
  455d48:	sdiv	w10, w8, w9
  455d4c:	mul	w9, w10, w9
  455d50:	subs	w8, w8, w9
  455d54:	ldr	x11, [sp, #10032]
  455d58:	add	x11, x11, w8, sxtw
  455d5c:	ldr	x12, [sp, #10032]
  455d60:	cmp	x11, x12
  455d64:	b.lt	455e10 <readlinkat@plt+0x52ee0>  // b.tstop
  455d68:	ldr	w8, [sp, #10368]
  455d6c:	ldur	w9, [x29, #-80]
  455d70:	subs	w8, w8, w9
  455d74:	mov	w9, #0x7                   	// #7
  455d78:	add	w8, w8, #0x7
  455d7c:	sdiv	w10, w8, w9
  455d80:	mul	w9, w10, w9
  455d84:	subs	w8, w8, w9
  455d88:	ldr	x11, [sp, #10032]
  455d8c:	add	x11, x11, w8, sxtw
  455d90:	mov	x12, xzr
  455d94:	mul	x11, x12, x11
  455d98:	subs	x11, x11, #0x1
  455d9c:	cmp	x11, #0x0
  455da0:	cset	w8, ge  // ge = tcont
  455da4:	tbnz	w8, #0, 455ddc <readlinkat@plt+0x52eac>
  455da8:	ldr	w8, [sp, #10368]
  455dac:	ldur	w9, [x29, #-80]
  455db0:	subs	w8, w8, w9
  455db4:	mov	w9, #0x7                   	// #7
  455db8:	add	w8, w8, #0x7
  455dbc:	sdiv	w10, w8, w9
  455dc0:	mul	w9, w10, w9
  455dc4:	subs	w8, w8, w9
  455dc8:	ldr	x11, [sp, #10032]
  455dcc:	add	x11, x11, w8, sxtw
  455dd0:	mov	x12, #0x8000000000000000    	// #-9223372036854775808
  455dd4:	cmp	x11, x12
  455dd8:	b.lt	455e10 <readlinkat@plt+0x52ee0>  // b.tstop
  455ddc:	ldr	w8, [sp, #10368]
  455de0:	ldur	w9, [x29, #-80]
  455de4:	subs	w8, w8, w9
  455de8:	mov	w9, #0x7                   	// #7
  455dec:	add	w8, w8, #0x7
  455df0:	sdiv	w10, w8, w9
  455df4:	mul	w9, w10, w9
  455df8:	subs	w8, w8, w9
  455dfc:	ldr	x11, [sp, #10032]
  455e00:	add	x11, x11, w8, sxtw
  455e04:	mov	x12, #0x7fffffffffffffff    	// #9223372036854775807
  455e08:	cmp	x12, x11
  455e0c:	b.ge	455e48 <readlinkat@plt+0x52f18>  // b.tcont
  455e10:	ldr	w8, [sp, #10368]
  455e14:	ldur	w9, [x29, #-80]
  455e18:	subs	w8, w8, w9
  455e1c:	mov	w9, #0x7                   	// #7
  455e20:	add	w8, w8, #0x7
  455e24:	sdiv	w10, w8, w9
  455e28:	mul	w9, w10, w9
  455e2c:	subs	w8, w8, w9
  455e30:	ldr	x11, [sp, #10032]
  455e34:	add	x11, x11, w8, sxtw
  455e38:	str	x11, [sp, #10032]
  455e3c:	ldr	w8, [sp, #9664]
  455e40:	tbnz	w8, #0, 458f38 <readlinkat@plt+0x56008>
  455e44:	b	456e50 <readlinkat@plt+0x53f20>
  455e48:	ldr	w8, [sp, #10368]
  455e4c:	ldur	w9, [x29, #-80]
  455e50:	subs	w8, w8, w9
  455e54:	mov	w9, #0x7                   	// #7
  455e58:	add	w8, w8, #0x7
  455e5c:	sdiv	w10, w8, w9
  455e60:	mul	w9, w10, w9
  455e64:	subs	w8, w8, w9
  455e68:	ldr	x11, [sp, #10032]
  455e6c:	add	x11, x11, w8, sxtw
  455e70:	str	x11, [sp, #10032]
  455e74:	ldr	w8, [sp, #9668]
  455e78:	tbnz	w8, #0, 458f38 <readlinkat@plt+0x56008>
  455e7c:	b	456e50 <readlinkat@plt+0x53f20>
  455e80:	ldr	x8, [sp, #10032]
  455e84:	mov	x9, xzr
  455e88:	mul	x8, x9, x8
  455e8c:	ldr	w10, [sp, #10368]
  455e90:	ldur	w11, [x29, #-80]
  455e94:	subs	w10, w10, w11
  455e98:	mov	w11, #0x7                   	// #7
  455e9c:	add	w10, w10, #0x7
  455ea0:	sdiv	w12, w10, w11
  455ea4:	mul	w11, w12, w11
  455ea8:	subs	w10, w10, w11
  455eac:	add	x8, x8, w10, sxtw
  455eb0:	mul	x8, x9, x8
  455eb4:	subs	x8, x8, #0x1
  455eb8:	cmp	x8, #0x0
  455ebc:	cset	w10, ge  // ge = tcont
  455ec0:	tbnz	w10, #0, 455f1c <readlinkat@plt+0x52fec>
  455ec4:	ldr	x8, [sp, #10032]
  455ec8:	mov	x9, xzr
  455ecc:	mul	x8, x9, x8
  455ed0:	ldr	w10, [sp, #10368]
  455ed4:	ldur	w11, [x29, #-80]
  455ed8:	subs	w10, w10, w11
  455edc:	mov	w11, #0x7                   	// #7
  455ee0:	add	w10, w10, #0x7
  455ee4:	sdiv	w12, w10, w11
  455ee8:	mul	w11, w12, w11
  455eec:	subs	w10, w10, w11
  455ef0:	add	x8, x8, w10, sxtw
  455ef4:	mul	x8, x9, x8
  455ef8:	add	x8, x8, #0x1
  455efc:	lsl	x8, x8, #62
  455f00:	subs	x8, x8, #0x1
  455f04:	mov	x9, #0x2                   	// #2
  455f08:	mul	x8, x8, x9
  455f0c:	add	x8, x8, #0x1
  455f10:	mvn	x8, x8
  455f14:	str	x8, [sp, #3512]
  455f18:	b	455f58 <readlinkat@plt+0x53028>
  455f1c:	ldr	x8, [sp, #10032]
  455f20:	mov	x9, xzr
  455f24:	mul	x8, x9, x8
  455f28:	ldr	w10, [sp, #10368]
  455f2c:	ldur	w11, [x29, #-80]
  455f30:	subs	w10, w10, w11
  455f34:	mov	w11, #0x7                   	// #7
  455f38:	add	w10, w10, #0x7
  455f3c:	sdiv	w12, w10, w11
  455f40:	mul	w11, w12, w11
  455f44:	subs	w10, w10, w11
  455f48:	add	x8, x8, w10, sxtw
  455f4c:	mul	x8, x9, x8
  455f50:	add	x8, x8, #0x0
  455f54:	str	x8, [sp, #3512]
  455f58:	ldr	x8, [sp, #3512]
  455f5c:	cmp	x8, #0x0
  455f60:	cset	w9, ge  // ge = tcont
  455f64:	tbnz	w9, #0, 4561a8 <readlinkat@plt+0x53278>
  455f68:	ldr	x8, [sp, #10032]
  455f6c:	cmp	x8, #0x0
  455f70:	cset	w9, ge  // ge = tcont
  455f74:	tbnz	w9, #0, 456094 <readlinkat@plt+0x53164>
  455f78:	ldr	w8, [sp, #10368]
  455f7c:	ldur	w9, [x29, #-80]
  455f80:	subs	w8, w8, w9
  455f84:	mov	w9, #0x7                   	// #7
  455f88:	add	w8, w8, #0x7
  455f8c:	sdiv	w10, w8, w9
  455f90:	mul	w10, w10, w9
  455f94:	subs	w8, w8, w10
  455f98:	mov	w0, w8
  455f9c:	sxtw	x11, w0
  455fa0:	ldr	x12, [sp, #10032]
  455fa4:	mov	x13, xzr
  455fa8:	mul	x12, x13, x12
  455fac:	ldr	w8, [sp, #10368]
  455fb0:	ldur	w10, [x29, #-80]
  455fb4:	subs	w8, w8, w10
  455fb8:	add	w8, w8, #0x7
  455fbc:	sdiv	w10, w8, w9
  455fc0:	mul	w9, w10, w9
  455fc4:	subs	w8, w8, w9
  455fc8:	add	x12, x12, w8, sxtw
  455fcc:	mul	x12, x13, x12
  455fd0:	subs	x12, x12, #0x1
  455fd4:	cmp	x12, #0x0
  455fd8:	cset	w8, ge  // ge = tcont
  455fdc:	str	x11, [sp, #3504]
  455fe0:	tbnz	w8, #0, 45603c <readlinkat@plt+0x5310c>
  455fe4:	ldr	x8, [sp, #10032]
  455fe8:	mov	x9, xzr
  455fec:	mul	x8, x9, x8
  455ff0:	ldr	w10, [sp, #10368]
  455ff4:	ldur	w11, [x29, #-80]
  455ff8:	subs	w10, w10, w11
  455ffc:	mov	w11, #0x7                   	// #7
  456000:	add	w10, w10, #0x7
  456004:	sdiv	w12, w10, w11
  456008:	mul	w11, w12, w11
  45600c:	subs	w10, w10, w11
  456010:	add	x8, x8, w10, sxtw
  456014:	mul	x8, x9, x8
  456018:	add	x8, x8, #0x1
  45601c:	lsl	x8, x8, #62
  456020:	subs	x8, x8, #0x1
  456024:	mov	x9, #0x2                   	// #2
  456028:	mul	x8, x8, x9
  45602c:	add	x8, x8, #0x1
  456030:	mvn	x8, x8
  456034:	str	x8, [sp, #3496]
  456038:	b	456078 <readlinkat@plt+0x53148>
  45603c:	ldr	x8, [sp, #10032]
  456040:	mov	x9, xzr
  456044:	mul	x8, x9, x8
  456048:	ldr	w10, [sp, #10368]
  45604c:	ldur	w11, [x29, #-80]
  456050:	subs	w10, w10, w11
  456054:	mov	w11, #0x7                   	// #7
  456058:	add	w10, w10, #0x7
  45605c:	sdiv	w12, w10, w11
  456060:	mul	w11, w12, w11
  456064:	subs	w10, w10, w11
  456068:	add	x8, x8, w10, sxtw
  45606c:	mul	x8, x9, x8
  456070:	add	x8, x8, #0x0
  456074:	str	x8, [sp, #3496]
  456078:	ldr	x8, [sp, #3496]
  45607c:	ldr	x9, [sp, #10032]
  456080:	subs	x8, x8, x9
  456084:	ldr	x9, [sp, #3504]
  456088:	cmp	x9, x8
  45608c:	b.lt	456350 <readlinkat@plt+0x53420>  // b.tstop
  456090:	b	4562a8 <readlinkat@plt+0x53378>
  456094:	ldr	x8, [sp, #10032]
  456098:	mov	x9, xzr
  45609c:	mul	x8, x9, x8
  4560a0:	ldr	w10, [sp, #10368]
  4560a4:	ldur	w11, [x29, #-80]
  4560a8:	subs	w10, w10, w11
  4560ac:	mov	w11, #0x7                   	// #7
  4560b0:	add	w10, w10, #0x7
  4560b4:	sdiv	w12, w10, w11
  4560b8:	mul	w11, w12, w11
  4560bc:	subs	w10, w10, w11
  4560c0:	add	x8, x8, w10, sxtw
  4560c4:	mul	x8, x9, x8
  4560c8:	subs	x8, x8, #0x1
  4560cc:	cmp	x8, #0x0
  4560d0:	cset	w10, ge  // ge = tcont
  4560d4:	tbnz	w10, #0, 45612c <readlinkat@plt+0x531fc>
  4560d8:	ldr	x8, [sp, #10032]
  4560dc:	mov	x9, xzr
  4560e0:	mul	x8, x9, x8
  4560e4:	ldr	w10, [sp, #10368]
  4560e8:	ldur	w11, [x29, #-80]
  4560ec:	subs	w10, w10, w11
  4560f0:	mov	w11, #0x7                   	// #7
  4560f4:	add	w10, w10, #0x7
  4560f8:	sdiv	w12, w10, w11
  4560fc:	mul	w11, w12, w11
  456100:	subs	w10, w10, w11
  456104:	add	x8, x8, w10, sxtw
  456108:	mul	x8, x9, x8
  45610c:	add	x8, x8, #0x1
  456110:	lsl	x8, x8, #62
  456114:	subs	x8, x8, #0x1
  456118:	mov	x9, #0x2                   	// #2
  45611c:	mul	x8, x8, x9
  456120:	add	x8, x8, #0x1
  456124:	str	x8, [sp, #3488]
  456128:	b	456168 <readlinkat@plt+0x53238>
  45612c:	ldr	x8, [sp, #10032]
  456130:	mov	x9, xzr
  456134:	mul	x8, x9, x8
  456138:	ldr	w10, [sp, #10368]
  45613c:	ldur	w11, [x29, #-80]
  456140:	subs	w10, w10, w11
  456144:	mov	w11, #0x7                   	// #7
  456148:	add	w10, w10, #0x7
  45614c:	sdiv	w12, w10, w11
  456150:	mul	w11, w12, w11
  456154:	subs	w10, w10, w11
  456158:	add	x8, x8, w10, sxtw
  45615c:	mul	x8, x9, x8
  456160:	subs	x8, x8, #0x1
  456164:	str	x8, [sp, #3488]
  456168:	ldr	x8, [sp, #3488]
  45616c:	ldr	x9, [sp, #10032]
  456170:	subs	x8, x8, x9
  456174:	ldr	w10, [sp, #10368]
  456178:	ldur	w11, [x29, #-80]
  45617c:	subs	w10, w10, w11
  456180:	mov	w11, #0x7                   	// #7
  456184:	add	w10, w10, #0x7
  456188:	sdiv	w12, w10, w11
  45618c:	mul	w11, w12, w11
  456190:	subs	w10, w10, w11
  456194:	mov	w0, w10
  456198:	sxtw	x9, w0
  45619c:	cmp	x8, x9
  4561a0:	b.lt	456350 <readlinkat@plt+0x53420>  // b.tstop
  4561a4:	b	4562a8 <readlinkat@plt+0x53378>
  4561a8:	ldr	w8, [sp, #10368]
  4561ac:	ldur	w9, [x29, #-80]
  4561b0:	subs	w8, w8, w9
  4561b4:	mov	w9, #0x7                   	// #7
  4561b8:	add	w8, w8, #0x7
  4561bc:	sdiv	w10, w8, w9
  4561c0:	mul	w9, w10, w9
  4561c4:	subs	w8, w8, w9
  4561c8:	cmp	w8, #0x0
  4561cc:	cset	w8, ge  // ge = tcont
  4561d0:	tbnz	w8, #0, 45620c <readlinkat@plt+0x532dc>
  4561d4:	ldr	x8, [sp, #10032]
  4561d8:	ldr	w9, [sp, #10368]
  4561dc:	ldur	w10, [x29, #-80]
  4561e0:	subs	w9, w9, w10
  4561e4:	mov	w10, #0x7                   	// #7
  4561e8:	add	w9, w9, #0x7
  4561ec:	sdiv	w11, w9, w10
  4561f0:	mul	w10, w11, w10
  4561f4:	subs	w9, w9, w10
  4561f8:	ldr	x12, [sp, #10032]
  4561fc:	add	x12, x12, w9, sxtw
  456200:	cmp	x8, x12
  456204:	b.le	456350 <readlinkat@plt+0x53420>
  456208:	b	4562a8 <readlinkat@plt+0x53378>
  45620c:	ldr	x8, [sp, #10032]
  456210:	cmp	x8, #0x0
  456214:	cset	w9, ge  // ge = tcont
  456218:	tbnz	w9, #0, 456274 <readlinkat@plt+0x53344>
  45621c:	ldr	w8, [sp, #10368]
  456220:	ldur	w9, [x29, #-80]
  456224:	subs	w8, w8, w9
  456228:	mov	w9, #0x7                   	// #7
  45622c:	add	w8, w8, #0x7
  456230:	sdiv	w10, w8, w9
  456234:	mul	w10, w10, w9
  456238:	subs	w8, w8, w10
  45623c:	mov	w0, w8
  456240:	sxtw	x11, w0
  456244:	ldr	w8, [sp, #10368]
  456248:	ldur	w10, [x29, #-80]
  45624c:	subs	w8, w8, w10
  456250:	add	w8, w8, #0x7
  456254:	sdiv	w10, w8, w9
  456258:	mul	w9, w10, w9
  45625c:	subs	w8, w8, w9
  456260:	ldr	x12, [sp, #10032]
  456264:	add	x12, x12, w8, sxtw
  456268:	cmp	x11, x12
  45626c:	b.le	456350 <readlinkat@plt+0x53420>
  456270:	b	4562a8 <readlinkat@plt+0x53378>
  456274:	ldr	w8, [sp, #10368]
  456278:	ldur	w9, [x29, #-80]
  45627c:	subs	w8, w8, w9
  456280:	mov	w9, #0x7                   	// #7
  456284:	add	w8, w8, #0x7
  456288:	sdiv	w10, w8, w9
  45628c:	mul	w9, w10, w9
  456290:	subs	w8, w8, w9
  456294:	ldr	x11, [sp, #10032]
  456298:	add	x11, x11, w8, sxtw
  45629c:	ldr	x12, [sp, #10032]
  4562a0:	cmp	x11, x12
  4562a4:	b.lt	456350 <readlinkat@plt+0x53420>  // b.tstop
  4562a8:	ldr	w8, [sp, #10368]
  4562ac:	ldur	w9, [x29, #-80]
  4562b0:	subs	w8, w8, w9
  4562b4:	mov	w9, #0x7                   	// #7
  4562b8:	add	w8, w8, #0x7
  4562bc:	sdiv	w10, w8, w9
  4562c0:	mul	w9, w10, w9
  4562c4:	subs	w8, w8, w9
  4562c8:	ldr	x11, [sp, #10032]
  4562cc:	add	x11, x11, w8, sxtw
  4562d0:	mov	x12, xzr
  4562d4:	mul	x11, x12, x11
  4562d8:	subs	x11, x11, #0x1
  4562dc:	cmp	x11, #0x0
  4562e0:	cset	w8, ge  // ge = tcont
  4562e4:	tbnz	w8, #0, 45631c <readlinkat@plt+0x533ec>
  4562e8:	ldr	w8, [sp, #10368]
  4562ec:	ldur	w9, [x29, #-80]
  4562f0:	subs	w8, w8, w9
  4562f4:	mov	w9, #0x7                   	// #7
  4562f8:	add	w8, w8, #0x7
  4562fc:	sdiv	w10, w8, w9
  456300:	mul	w9, w10, w9
  456304:	subs	w8, w8, w9
  456308:	ldr	x11, [sp, #10032]
  45630c:	add	x11, x11, w8, sxtw
  456310:	mov	x12, #0x8000000000000000    	// #-9223372036854775808
  456314:	cmp	x11, x12
  456318:	b.lt	456350 <readlinkat@plt+0x53420>  // b.tstop
  45631c:	ldr	w8, [sp, #10368]
  456320:	ldur	w9, [x29, #-80]
  456324:	subs	w8, w8, w9
  456328:	mov	w9, #0x7                   	// #7
  45632c:	add	w8, w8, #0x7
  456330:	sdiv	w10, w8, w9
  456334:	mul	w9, w10, w9
  456338:	subs	w8, w8, w9
  45633c:	ldr	x11, [sp, #10032]
  456340:	add	x11, x11, w8, sxtw
  456344:	mov	x12, #0x7fffffffffffffff    	// #9223372036854775807
  456348:	cmp	x12, x11
  45634c:	b.ge	456388 <readlinkat@plt+0x53458>  // b.tcont
  456350:	ldr	w8, [sp, #10368]
  456354:	ldur	w9, [x29, #-80]
  456358:	subs	w8, w8, w9
  45635c:	mov	w9, #0x7                   	// #7
  456360:	add	w8, w8, #0x7
  456364:	sdiv	w10, w8, w9
  456368:	mul	w9, w10, w9
  45636c:	subs	w8, w8, w9
  456370:	ldr	x11, [sp, #10032]
  456374:	add	x11, x11, w8, sxtw
  456378:	str	x11, [sp, #10032]
  45637c:	ldr	w8, [sp, #9664]
  456380:	tbnz	w8, #0, 458f38 <readlinkat@plt+0x56008>
  456384:	b	456e50 <readlinkat@plt+0x53f20>
  456388:	ldr	w8, [sp, #10368]
  45638c:	ldur	w9, [x29, #-80]
  456390:	subs	w8, w8, w9
  456394:	mov	w9, #0x7                   	// #7
  456398:	add	w8, w8, #0x7
  45639c:	sdiv	w10, w8, w9
  4563a0:	mul	w9, w10, w9
  4563a4:	subs	w8, w8, w9
  4563a8:	ldr	x11, [sp, #10032]
  4563ac:	add	x11, x11, w8, sxtw
  4563b0:	str	x11, [sp, #10032]
  4563b4:	ldr	w8, [sp, #9668]
  4563b8:	tbnz	w8, #0, 458f38 <readlinkat@plt+0x56008>
  4563bc:	b	456e50 <readlinkat@plt+0x53f20>
  4563c0:	ldr	w8, [sp, #9668]
  4563c4:	tbnz	w8, #0, 4563cc <readlinkat@plt+0x5349c>
  4563c8:	b	456914 <readlinkat@plt+0x539e4>
  4563cc:	ldr	x8, [sp, #10032]
  4563d0:	mov	x9, xzr
  4563d4:	mul	x8, x9, x8
  4563d8:	ldr	w10, [sp, #10368]
  4563dc:	ldur	w11, [x29, #-80]
  4563e0:	subs	w10, w10, w11
  4563e4:	mov	w11, #0x7                   	// #7
  4563e8:	add	w10, w10, #0x7
  4563ec:	sdiv	w12, w10, w11
  4563f0:	mul	w11, w12, w11
  4563f4:	subs	w10, w10, w11
  4563f8:	add	x8, x8, w10, sxtw
  4563fc:	mul	x8, x9, x8
  456400:	subs	x8, x8, #0x1
  456404:	cmp	x8, #0x0
  456408:	cset	w10, ge  // ge = tcont
  45640c:	tbnz	w10, #0, 456468 <readlinkat@plt+0x53538>
  456410:	ldr	x8, [sp, #10032]
  456414:	mov	x9, xzr
  456418:	mul	x8, x9, x8
  45641c:	ldr	w10, [sp, #10368]
  456420:	ldur	w11, [x29, #-80]
  456424:	subs	w10, w10, w11
  456428:	mov	w11, #0x7                   	// #7
  45642c:	add	w10, w10, #0x7
  456430:	sdiv	w12, w10, w11
  456434:	mul	w11, w12, w11
  456438:	subs	w10, w10, w11
  45643c:	add	x8, x8, w10, sxtw
  456440:	mul	x8, x9, x8
  456444:	add	x8, x8, #0x1
  456448:	lsl	x8, x8, #62
  45644c:	subs	x8, x8, #0x1
  456450:	mov	x9, #0x2                   	// #2
  456454:	mul	x8, x8, x9
  456458:	add	x8, x8, #0x1
  45645c:	mvn	x8, x8
  456460:	str	x8, [sp, #3480]
  456464:	b	4564a4 <readlinkat@plt+0x53574>
  456468:	ldr	x8, [sp, #10032]
  45646c:	mov	x9, xzr
  456470:	mul	x8, x9, x8
  456474:	ldr	w10, [sp, #10368]
  456478:	ldur	w11, [x29, #-80]
  45647c:	subs	w10, w10, w11
  456480:	mov	w11, #0x7                   	// #7
  456484:	add	w10, w10, #0x7
  456488:	sdiv	w12, w10, w11
  45648c:	mul	w11, w12, w11
  456490:	subs	w10, w10, w11
  456494:	add	x8, x8, w10, sxtw
  456498:	mul	x8, x9, x8
  45649c:	add	x8, x8, #0x0
  4564a0:	str	x8, [sp, #3480]
  4564a4:	ldr	x8, [sp, #3480]
  4564a8:	cmp	x8, #0x0
  4564ac:	cset	w9, ge  // ge = tcont
  4564b0:	tbnz	w9, #0, 4566f4 <readlinkat@plt+0x537c4>
  4564b4:	ldr	x8, [sp, #10032]
  4564b8:	cmp	x8, #0x0
  4564bc:	cset	w9, ge  // ge = tcont
  4564c0:	tbnz	w9, #0, 4565e0 <readlinkat@plt+0x536b0>
  4564c4:	ldr	w8, [sp, #10368]
  4564c8:	ldur	w9, [x29, #-80]
  4564cc:	subs	w8, w8, w9
  4564d0:	mov	w9, #0x7                   	// #7
  4564d4:	add	w8, w8, #0x7
  4564d8:	sdiv	w10, w8, w9
  4564dc:	mul	w10, w10, w9
  4564e0:	subs	w8, w8, w10
  4564e4:	mov	w0, w8
  4564e8:	sxtw	x11, w0
  4564ec:	ldr	x12, [sp, #10032]
  4564f0:	mov	x13, xzr
  4564f4:	mul	x12, x13, x12
  4564f8:	ldr	w8, [sp, #10368]
  4564fc:	ldur	w10, [x29, #-80]
  456500:	subs	w8, w8, w10
  456504:	add	w8, w8, #0x7
  456508:	sdiv	w10, w8, w9
  45650c:	mul	w9, w10, w9
  456510:	subs	w8, w8, w9
  456514:	add	x12, x12, w8, sxtw
  456518:	mul	x12, x13, x12
  45651c:	subs	x12, x12, #0x1
  456520:	cmp	x12, #0x0
  456524:	cset	w8, ge  // ge = tcont
  456528:	str	x11, [sp, #3472]
  45652c:	tbnz	w8, #0, 456588 <readlinkat@plt+0x53658>
  456530:	ldr	x8, [sp, #10032]
  456534:	mov	x9, xzr
  456538:	mul	x8, x9, x8
  45653c:	ldr	w10, [sp, #10368]
  456540:	ldur	w11, [x29, #-80]
  456544:	subs	w10, w10, w11
  456548:	mov	w11, #0x7                   	// #7
  45654c:	add	w10, w10, #0x7
  456550:	sdiv	w12, w10, w11
  456554:	mul	w11, w12, w11
  456558:	subs	w10, w10, w11
  45655c:	add	x8, x8, w10, sxtw
  456560:	mul	x8, x9, x8
  456564:	add	x8, x8, #0x1
  456568:	lsl	x8, x8, #62
  45656c:	subs	x8, x8, #0x1
  456570:	mov	x9, #0x2                   	// #2
  456574:	mul	x8, x8, x9
  456578:	add	x8, x8, #0x1
  45657c:	mvn	x8, x8
  456580:	str	x8, [sp, #3464]
  456584:	b	4565c4 <readlinkat@plt+0x53694>
  456588:	ldr	x8, [sp, #10032]
  45658c:	mov	x9, xzr
  456590:	mul	x8, x9, x8
  456594:	ldr	w10, [sp, #10368]
  456598:	ldur	w11, [x29, #-80]
  45659c:	subs	w10, w10, w11
  4565a0:	mov	w11, #0x7                   	// #7
  4565a4:	add	w10, w10, #0x7
  4565a8:	sdiv	w12, w10, w11
  4565ac:	mul	w11, w12, w11
  4565b0:	subs	w10, w10, w11
  4565b4:	add	x8, x8, w10, sxtw
  4565b8:	mul	x8, x9, x8
  4565bc:	add	x8, x8, #0x0
  4565c0:	str	x8, [sp, #3464]
  4565c4:	ldr	x8, [sp, #3464]
  4565c8:	ldr	x9, [sp, #10032]
  4565cc:	subs	x8, x8, x9
  4565d0:	ldr	x9, [sp, #3472]
  4565d4:	cmp	x9, x8
  4565d8:	b.lt	4568a4 <readlinkat@plt+0x53974>  // b.tstop
  4565dc:	b	4567fc <readlinkat@plt+0x538cc>
  4565e0:	ldr	x8, [sp, #10032]
  4565e4:	mov	x9, xzr
  4565e8:	mul	x8, x9, x8
  4565ec:	ldr	w10, [sp, #10368]
  4565f0:	ldur	w11, [x29, #-80]
  4565f4:	subs	w10, w10, w11
  4565f8:	mov	w11, #0x7                   	// #7
  4565fc:	add	w10, w10, #0x7
  456600:	sdiv	w12, w10, w11
  456604:	mul	w11, w12, w11
  456608:	subs	w10, w10, w11
  45660c:	add	x8, x8, w10, sxtw
  456610:	mul	x8, x9, x8
  456614:	subs	x8, x8, #0x1
  456618:	cmp	x8, #0x0
  45661c:	cset	w10, ge  // ge = tcont
  456620:	tbnz	w10, #0, 456678 <readlinkat@plt+0x53748>
  456624:	ldr	x8, [sp, #10032]
  456628:	mov	x9, xzr
  45662c:	mul	x8, x9, x8
  456630:	ldr	w10, [sp, #10368]
  456634:	ldur	w11, [x29, #-80]
  456638:	subs	w10, w10, w11
  45663c:	mov	w11, #0x7                   	// #7
  456640:	add	w10, w10, #0x7
  456644:	sdiv	w12, w10, w11
  456648:	mul	w11, w12, w11
  45664c:	subs	w10, w10, w11
  456650:	add	x8, x8, w10, sxtw
  456654:	mul	x8, x9, x8
  456658:	add	x8, x8, #0x1
  45665c:	lsl	x8, x8, #62
  456660:	subs	x8, x8, #0x1
  456664:	mov	x9, #0x2                   	// #2
  456668:	mul	x8, x8, x9
  45666c:	add	x8, x8, #0x1
  456670:	str	x8, [sp, #3456]
  456674:	b	4566b4 <readlinkat@plt+0x53784>
  456678:	ldr	x8, [sp, #10032]
  45667c:	mov	x9, xzr
  456680:	mul	x8, x9, x8
  456684:	ldr	w10, [sp, #10368]
  456688:	ldur	w11, [x29, #-80]
  45668c:	subs	w10, w10, w11
  456690:	mov	w11, #0x7                   	// #7
  456694:	add	w10, w10, #0x7
  456698:	sdiv	w12, w10, w11
  45669c:	mul	w11, w12, w11
  4566a0:	subs	w10, w10, w11
  4566a4:	add	x8, x8, w10, sxtw
  4566a8:	mul	x8, x9, x8
  4566ac:	subs	x8, x8, #0x1
  4566b0:	str	x8, [sp, #3456]
  4566b4:	ldr	x8, [sp, #3456]
  4566b8:	ldr	x9, [sp, #10032]
  4566bc:	subs	x8, x8, x9
  4566c0:	ldr	w10, [sp, #10368]
  4566c4:	ldur	w11, [x29, #-80]
  4566c8:	subs	w10, w10, w11
  4566cc:	mov	w11, #0x7                   	// #7
  4566d0:	add	w10, w10, #0x7
  4566d4:	sdiv	w12, w10, w11
  4566d8:	mul	w11, w12, w11
  4566dc:	subs	w10, w10, w11
  4566e0:	mov	w0, w10
  4566e4:	sxtw	x9, w0
  4566e8:	cmp	x8, x9
  4566ec:	b.lt	4568a4 <readlinkat@plt+0x53974>  // b.tstop
  4566f0:	b	4567fc <readlinkat@plt+0x538cc>
  4566f4:	ldr	w8, [sp, #10368]
  4566f8:	ldur	w9, [x29, #-80]
  4566fc:	subs	w8, w8, w9
  456700:	mov	w9, #0x7                   	// #7
  456704:	add	w8, w8, #0x7
  456708:	sdiv	w10, w8, w9
  45670c:	mul	w9, w10, w9
  456710:	subs	w8, w8, w9
  456714:	mov	w0, w8
  456718:	sxtw	x11, w0
  45671c:	cmp	x11, #0x0
  456720:	cset	w8, ge  // ge = tcont
  456724:	tbnz	w8, #0, 456760 <readlinkat@plt+0x53830>
  456728:	ldr	x8, [sp, #10032]
  45672c:	ldr	w9, [sp, #10368]
  456730:	ldur	w10, [x29, #-80]
  456734:	subs	w9, w9, w10
  456738:	mov	w10, #0x7                   	// #7
  45673c:	add	w9, w9, #0x7
  456740:	sdiv	w11, w9, w10
  456744:	mul	w10, w11, w10
  456748:	subs	w9, w9, w10
  45674c:	ldr	x12, [sp, #10032]
  456750:	add	x12, x12, w9, sxtw
  456754:	cmp	x8, x12
  456758:	b.le	4568a4 <readlinkat@plt+0x53974>
  45675c:	b	4567fc <readlinkat@plt+0x538cc>
  456760:	ldr	x8, [sp, #10032]
  456764:	cmp	x8, #0x0
  456768:	cset	w9, ge  // ge = tcont
  45676c:	tbnz	w9, #0, 4567c8 <readlinkat@plt+0x53898>
  456770:	ldr	w8, [sp, #10368]
  456774:	ldur	w9, [x29, #-80]
  456778:	subs	w8, w8, w9
  45677c:	mov	w9, #0x7                   	// #7
  456780:	add	w8, w8, #0x7
  456784:	sdiv	w10, w8, w9
  456788:	mul	w10, w10, w9
  45678c:	subs	w8, w8, w10
  456790:	mov	w0, w8
  456794:	sxtw	x11, w0
  456798:	ldr	w8, [sp, #10368]
  45679c:	ldur	w10, [x29, #-80]
  4567a0:	subs	w8, w8, w10
  4567a4:	add	w8, w8, #0x7
  4567a8:	sdiv	w10, w8, w9
  4567ac:	mul	w9, w10, w9
  4567b0:	subs	w8, w8, w9
  4567b4:	ldr	x12, [sp, #10032]
  4567b8:	add	x12, x12, w8, sxtw
  4567bc:	cmp	x11, x12
  4567c0:	b.le	4568a4 <readlinkat@plt+0x53974>
  4567c4:	b	4567fc <readlinkat@plt+0x538cc>
  4567c8:	ldr	w8, [sp, #10368]
  4567cc:	ldur	w9, [x29, #-80]
  4567d0:	subs	w8, w8, w9
  4567d4:	mov	w9, #0x7                   	// #7
  4567d8:	add	w8, w8, #0x7
  4567dc:	sdiv	w10, w8, w9
  4567e0:	mul	w9, w10, w9
  4567e4:	subs	w8, w8, w9
  4567e8:	ldr	x11, [sp, #10032]
  4567ec:	add	x11, x11, w8, sxtw
  4567f0:	ldr	x12, [sp, #10032]
  4567f4:	cmp	x11, x12
  4567f8:	b.lt	4568a4 <readlinkat@plt+0x53974>  // b.tstop
  4567fc:	ldr	w8, [sp, #10368]
  456800:	ldur	w9, [x29, #-80]
  456804:	subs	w8, w8, w9
  456808:	mov	w9, #0x7                   	// #7
  45680c:	add	w8, w8, #0x7
  456810:	sdiv	w10, w8, w9
  456814:	mul	w9, w10, w9
  456818:	subs	w8, w8, w9
  45681c:	ldr	x11, [sp, #10032]
  456820:	add	x11, x11, w8, sxtw
  456824:	mov	x12, xzr
  456828:	mul	x11, x12, x11
  45682c:	subs	x11, x11, #0x1
  456830:	cmp	x11, #0x0
  456834:	cset	w8, ge  // ge = tcont
  456838:	tbnz	w8, #0, 456870 <readlinkat@plt+0x53940>
  45683c:	ldr	w8, [sp, #10368]
  456840:	ldur	w9, [x29, #-80]
  456844:	subs	w8, w8, w9
  456848:	mov	w9, #0x7                   	// #7
  45684c:	add	w8, w8, #0x7
  456850:	sdiv	w10, w8, w9
  456854:	mul	w9, w10, w9
  456858:	subs	w8, w8, w9
  45685c:	ldr	x11, [sp, #10032]
  456860:	add	x11, x11, w8, sxtw
  456864:	mov	x12, #0x8000000000000000    	// #-9223372036854775808
  456868:	cmp	x11, x12
  45686c:	b.lt	4568a4 <readlinkat@plt+0x53974>  // b.tstop
  456870:	ldr	w8, [sp, #10368]
  456874:	ldur	w9, [x29, #-80]
  456878:	subs	w8, w8, w9
  45687c:	mov	w9, #0x7                   	// #7
  456880:	add	w8, w8, #0x7
  456884:	sdiv	w10, w8, w9
  456888:	mul	w9, w10, w9
  45688c:	subs	w8, w8, w9
  456890:	ldr	x11, [sp, #10032]
  456894:	add	x11, x11, w8, sxtw
  456898:	mov	x12, #0x7fffffffffffffff    	// #9223372036854775807
  45689c:	cmp	x12, x11
  4568a0:	b.ge	4568dc <readlinkat@plt+0x539ac>  // b.tcont
  4568a4:	ldr	w8, [sp, #10368]
  4568a8:	ldur	w9, [x29, #-80]
  4568ac:	subs	w8, w8, w9
  4568b0:	mov	w9, #0x7                   	// #7
  4568b4:	add	w8, w8, #0x7
  4568b8:	sdiv	w10, w8, w9
  4568bc:	mul	w9, w10, w9
  4568c0:	subs	w8, w8, w9
  4568c4:	ldr	x11, [sp, #10032]
  4568c8:	add	x11, x11, w8, sxtw
  4568cc:	str	x11, [sp, #10032]
  4568d0:	ldr	w8, [sp, #9664]
  4568d4:	tbnz	w8, #0, 458f38 <readlinkat@plt+0x56008>
  4568d8:	b	456e50 <readlinkat@plt+0x53f20>
  4568dc:	ldr	w8, [sp, #10368]
  4568e0:	ldur	w9, [x29, #-80]
  4568e4:	subs	w8, w8, w9
  4568e8:	mov	w9, #0x7                   	// #7
  4568ec:	add	w8, w8, #0x7
  4568f0:	sdiv	w10, w8, w9
  4568f4:	mul	w9, w10, w9
  4568f8:	subs	w8, w8, w9
  4568fc:	ldr	x11, [sp, #10032]
  456900:	add	x11, x11, w8, sxtw
  456904:	str	x11, [sp, #10032]
  456908:	ldr	w8, [sp, #9668]
  45690c:	tbnz	w8, #0, 458f38 <readlinkat@plt+0x56008>
  456910:	b	456e50 <readlinkat@plt+0x53f20>
  456914:	ldr	x8, [sp, #10032]
  456918:	mov	x9, xzr
  45691c:	mul	x8, x9, x8
  456920:	ldr	w10, [sp, #10368]
  456924:	ldur	w11, [x29, #-80]
  456928:	subs	w10, w10, w11
  45692c:	mov	w11, #0x7                   	// #7
  456930:	add	w10, w10, #0x7
  456934:	sdiv	w12, w10, w11
  456938:	mul	w11, w12, w11
  45693c:	subs	w10, w10, w11
  456940:	add	x8, x8, w10, sxtw
  456944:	mul	x8, x9, x8
  456948:	subs	x8, x8, #0x1
  45694c:	cmp	x8, #0x0
  456950:	cset	w10, ge  // ge = tcont
  456954:	tbnz	w10, #0, 4569b0 <readlinkat@plt+0x53a80>
  456958:	ldr	x8, [sp, #10032]
  45695c:	mov	x9, xzr
  456960:	mul	x8, x9, x8
  456964:	ldr	w10, [sp, #10368]
  456968:	ldur	w11, [x29, #-80]
  45696c:	subs	w10, w10, w11
  456970:	mov	w11, #0x7                   	// #7
  456974:	add	w10, w10, #0x7
  456978:	sdiv	w12, w10, w11
  45697c:	mul	w11, w12, w11
  456980:	subs	w10, w10, w11
  456984:	add	x8, x8, w10, sxtw
  456988:	mul	x8, x9, x8
  45698c:	add	x8, x8, #0x1
  456990:	lsl	x8, x8, #62
  456994:	subs	x8, x8, #0x1
  456998:	mov	x9, #0x2                   	// #2
  45699c:	mul	x8, x8, x9
  4569a0:	add	x8, x8, #0x1
  4569a4:	mvn	x8, x8
  4569a8:	str	x8, [sp, #3448]
  4569ac:	b	4569ec <readlinkat@plt+0x53abc>
  4569b0:	ldr	x8, [sp, #10032]
  4569b4:	mov	x9, xzr
  4569b8:	mul	x8, x9, x8
  4569bc:	ldr	w10, [sp, #10368]
  4569c0:	ldur	w11, [x29, #-80]
  4569c4:	subs	w10, w10, w11
  4569c8:	mov	w11, #0x7                   	// #7
  4569cc:	add	w10, w10, #0x7
  4569d0:	sdiv	w12, w10, w11
  4569d4:	mul	w11, w12, w11
  4569d8:	subs	w10, w10, w11
  4569dc:	add	x8, x8, w10, sxtw
  4569e0:	mul	x8, x9, x8
  4569e4:	add	x8, x8, #0x0
  4569e8:	str	x8, [sp, #3448]
  4569ec:	ldr	x8, [sp, #3448]
  4569f0:	cmp	x8, #0x0
  4569f4:	cset	w9, ge  // ge = tcont
  4569f8:	tbnz	w9, #0, 456c3c <readlinkat@plt+0x53d0c>
  4569fc:	ldr	x8, [sp, #10032]
  456a00:	cmp	x8, #0x0
  456a04:	cset	w9, ge  // ge = tcont
  456a08:	tbnz	w9, #0, 456b28 <readlinkat@plt+0x53bf8>
  456a0c:	ldr	w8, [sp, #10368]
  456a10:	ldur	w9, [x29, #-80]
  456a14:	subs	w8, w8, w9
  456a18:	mov	w9, #0x7                   	// #7
  456a1c:	add	w8, w8, #0x7
  456a20:	sdiv	w10, w8, w9
  456a24:	mul	w10, w10, w9
  456a28:	subs	w8, w8, w10
  456a2c:	mov	w0, w8
  456a30:	sxtw	x11, w0
  456a34:	ldr	x12, [sp, #10032]
  456a38:	mov	x13, xzr
  456a3c:	mul	x12, x13, x12
  456a40:	ldr	w8, [sp, #10368]
  456a44:	ldur	w10, [x29, #-80]
  456a48:	subs	w8, w8, w10
  456a4c:	add	w8, w8, #0x7
  456a50:	sdiv	w10, w8, w9
  456a54:	mul	w9, w10, w9
  456a58:	subs	w8, w8, w9
  456a5c:	add	x12, x12, w8, sxtw
  456a60:	mul	x12, x13, x12
  456a64:	subs	x12, x12, #0x1
  456a68:	cmp	x12, #0x0
  456a6c:	cset	w8, ge  // ge = tcont
  456a70:	str	x11, [sp, #3440]
  456a74:	tbnz	w8, #0, 456ad0 <readlinkat@plt+0x53ba0>
  456a78:	ldr	x8, [sp, #10032]
  456a7c:	mov	x9, xzr
  456a80:	mul	x8, x9, x8
  456a84:	ldr	w10, [sp, #10368]
  456a88:	ldur	w11, [x29, #-80]
  456a8c:	subs	w10, w10, w11
  456a90:	mov	w11, #0x7                   	// #7
  456a94:	add	w10, w10, #0x7
  456a98:	sdiv	w12, w10, w11
  456a9c:	mul	w11, w12, w11
  456aa0:	subs	w10, w10, w11
  456aa4:	add	x8, x8, w10, sxtw
  456aa8:	mul	x8, x9, x8
  456aac:	add	x8, x8, #0x1
  456ab0:	lsl	x8, x8, #62
  456ab4:	subs	x8, x8, #0x1
  456ab8:	mov	x9, #0x2                   	// #2
  456abc:	mul	x8, x8, x9
  456ac0:	add	x8, x8, #0x1
  456ac4:	mvn	x8, x8
  456ac8:	str	x8, [sp, #3432]
  456acc:	b	456b0c <readlinkat@plt+0x53bdc>
  456ad0:	ldr	x8, [sp, #10032]
  456ad4:	mov	x9, xzr
  456ad8:	mul	x8, x9, x8
  456adc:	ldr	w10, [sp, #10368]
  456ae0:	ldur	w11, [x29, #-80]
  456ae4:	subs	w10, w10, w11
  456ae8:	mov	w11, #0x7                   	// #7
  456aec:	add	w10, w10, #0x7
  456af0:	sdiv	w12, w10, w11
  456af4:	mul	w11, w12, w11
  456af8:	subs	w10, w10, w11
  456afc:	add	x8, x8, w10, sxtw
  456b00:	mul	x8, x9, x8
  456b04:	add	x8, x8, #0x0
  456b08:	str	x8, [sp, #3432]
  456b0c:	ldr	x8, [sp, #3432]
  456b10:	ldr	x9, [sp, #10032]
  456b14:	subs	x8, x8, x9
  456b18:	ldr	x9, [sp, #3440]
  456b1c:	cmp	x9, x8
  456b20:	b.lt	456de4 <readlinkat@plt+0x53eb4>  // b.tstop
  456b24:	b	456d3c <readlinkat@plt+0x53e0c>
  456b28:	ldr	x8, [sp, #10032]
  456b2c:	mov	x9, xzr
  456b30:	mul	x8, x9, x8
  456b34:	ldr	w10, [sp, #10368]
  456b38:	ldur	w11, [x29, #-80]
  456b3c:	subs	w10, w10, w11
  456b40:	mov	w11, #0x7                   	// #7
  456b44:	add	w10, w10, #0x7
  456b48:	sdiv	w12, w10, w11
  456b4c:	mul	w11, w12, w11
  456b50:	subs	w10, w10, w11
  456b54:	add	x8, x8, w10, sxtw
  456b58:	mul	x8, x9, x8
  456b5c:	subs	x8, x8, #0x1
  456b60:	cmp	x8, #0x0
  456b64:	cset	w10, ge  // ge = tcont
  456b68:	tbnz	w10, #0, 456bc0 <readlinkat@plt+0x53c90>
  456b6c:	ldr	x8, [sp, #10032]
  456b70:	mov	x9, xzr
  456b74:	mul	x8, x9, x8
  456b78:	ldr	w10, [sp, #10368]
  456b7c:	ldur	w11, [x29, #-80]
  456b80:	subs	w10, w10, w11
  456b84:	mov	w11, #0x7                   	// #7
  456b88:	add	w10, w10, #0x7
  456b8c:	sdiv	w12, w10, w11
  456b90:	mul	w11, w12, w11
  456b94:	subs	w10, w10, w11
  456b98:	add	x8, x8, w10, sxtw
  456b9c:	mul	x8, x9, x8
  456ba0:	add	x8, x8, #0x1
  456ba4:	lsl	x8, x8, #62
  456ba8:	subs	x8, x8, #0x1
  456bac:	mov	x9, #0x2                   	// #2
  456bb0:	mul	x8, x8, x9
  456bb4:	add	x8, x8, #0x1
  456bb8:	str	x8, [sp, #3424]
  456bbc:	b	456bfc <readlinkat@plt+0x53ccc>
  456bc0:	ldr	x8, [sp, #10032]
  456bc4:	mov	x9, xzr
  456bc8:	mul	x8, x9, x8
  456bcc:	ldr	w10, [sp, #10368]
  456bd0:	ldur	w11, [x29, #-80]
  456bd4:	subs	w10, w10, w11
  456bd8:	mov	w11, #0x7                   	// #7
  456bdc:	add	w10, w10, #0x7
  456be0:	sdiv	w12, w10, w11
  456be4:	mul	w11, w12, w11
  456be8:	subs	w10, w10, w11
  456bec:	add	x8, x8, w10, sxtw
  456bf0:	mul	x8, x9, x8
  456bf4:	subs	x8, x8, #0x1
  456bf8:	str	x8, [sp, #3424]
  456bfc:	ldr	x8, [sp, #3424]
  456c00:	ldr	x9, [sp, #10032]
  456c04:	subs	x8, x8, x9
  456c08:	ldr	w10, [sp, #10368]
  456c0c:	ldur	w11, [x29, #-80]
  456c10:	subs	w10, w10, w11
  456c14:	mov	w11, #0x7                   	// #7
  456c18:	add	w10, w10, #0x7
  456c1c:	sdiv	w12, w10, w11
  456c20:	mul	w11, w12, w11
  456c24:	subs	w10, w10, w11
  456c28:	mov	w0, w10
  456c2c:	sxtw	x9, w0
  456c30:	cmp	x8, x9
  456c34:	b.lt	456de4 <readlinkat@plt+0x53eb4>  // b.tstop
  456c38:	b	456d3c <readlinkat@plt+0x53e0c>
  456c3c:	ldr	w8, [sp, #10368]
  456c40:	ldur	w9, [x29, #-80]
  456c44:	subs	w8, w8, w9
  456c48:	mov	w9, #0x7                   	// #7
  456c4c:	add	w8, w8, #0x7
  456c50:	sdiv	w10, w8, w9
  456c54:	mul	w9, w10, w9
  456c58:	subs	w8, w8, w9
  456c5c:	cmp	w8, #0x0
  456c60:	cset	w8, ge  // ge = tcont
  456c64:	tbnz	w8, #0, 456ca0 <readlinkat@plt+0x53d70>
  456c68:	ldr	x8, [sp, #10032]
  456c6c:	ldr	w9, [sp, #10368]
  456c70:	ldur	w10, [x29, #-80]
  456c74:	subs	w9, w9, w10
  456c78:	mov	w10, #0x7                   	// #7
  456c7c:	add	w9, w9, #0x7
  456c80:	sdiv	w11, w9, w10
  456c84:	mul	w10, w11, w10
  456c88:	subs	w9, w9, w10
  456c8c:	ldr	x12, [sp, #10032]
  456c90:	add	x12, x12, w9, sxtw
  456c94:	cmp	x8, x12
  456c98:	b.le	456de4 <readlinkat@plt+0x53eb4>
  456c9c:	b	456d3c <readlinkat@plt+0x53e0c>
  456ca0:	ldr	x8, [sp, #10032]
  456ca4:	cmp	x8, #0x0
  456ca8:	cset	w9, ge  // ge = tcont
  456cac:	tbnz	w9, #0, 456d08 <readlinkat@plt+0x53dd8>
  456cb0:	ldr	w8, [sp, #10368]
  456cb4:	ldur	w9, [x29, #-80]
  456cb8:	subs	w8, w8, w9
  456cbc:	mov	w9, #0x7                   	// #7
  456cc0:	add	w8, w8, #0x7
  456cc4:	sdiv	w10, w8, w9
  456cc8:	mul	w10, w10, w9
  456ccc:	subs	w8, w8, w10
  456cd0:	mov	w0, w8
  456cd4:	sxtw	x11, w0
  456cd8:	ldr	w8, [sp, #10368]
  456cdc:	ldur	w10, [x29, #-80]
  456ce0:	subs	w8, w8, w10
  456ce4:	add	w8, w8, #0x7
  456ce8:	sdiv	w10, w8, w9
  456cec:	mul	w9, w10, w9
  456cf0:	subs	w8, w8, w9
  456cf4:	ldr	x12, [sp, #10032]
  456cf8:	add	x12, x12, w8, sxtw
  456cfc:	cmp	x11, x12
  456d00:	b.le	456de4 <readlinkat@plt+0x53eb4>
  456d04:	b	456d3c <readlinkat@plt+0x53e0c>
  456d08:	ldr	w8, [sp, #10368]
  456d0c:	ldur	w9, [x29, #-80]
  456d10:	subs	w8, w8, w9
  456d14:	mov	w9, #0x7                   	// #7
  456d18:	add	w8, w8, #0x7
  456d1c:	sdiv	w10, w8, w9
  456d20:	mul	w9, w10, w9
  456d24:	subs	w8, w8, w9
  456d28:	ldr	x11, [sp, #10032]
  456d2c:	add	x11, x11, w8, sxtw
  456d30:	ldr	x12, [sp, #10032]
  456d34:	cmp	x11, x12
  456d38:	b.lt	456de4 <readlinkat@plt+0x53eb4>  // b.tstop
  456d3c:	ldr	w8, [sp, #10368]
  456d40:	ldur	w9, [x29, #-80]
  456d44:	subs	w8, w8, w9
  456d48:	mov	w9, #0x7                   	// #7
  456d4c:	add	w8, w8, #0x7
  456d50:	sdiv	w10, w8, w9
  456d54:	mul	w9, w10, w9
  456d58:	subs	w8, w8, w9
  456d5c:	ldr	x11, [sp, #10032]
  456d60:	add	x11, x11, w8, sxtw
  456d64:	mov	x12, xzr
  456d68:	mul	x11, x12, x11
  456d6c:	subs	x11, x11, #0x1
  456d70:	cmp	x11, #0x0
  456d74:	cset	w8, ge  // ge = tcont
  456d78:	tbnz	w8, #0, 456db0 <readlinkat@plt+0x53e80>
  456d7c:	ldr	w8, [sp, #10368]
  456d80:	ldur	w9, [x29, #-80]
  456d84:	subs	w8, w8, w9
  456d88:	mov	w9, #0x7                   	// #7
  456d8c:	add	w8, w8, #0x7
  456d90:	sdiv	w10, w8, w9
  456d94:	mul	w9, w10, w9
  456d98:	subs	w8, w8, w9
  456d9c:	ldr	x11, [sp, #10032]
  456da0:	add	x11, x11, w8, sxtw
  456da4:	mov	x12, #0x8000000000000000    	// #-9223372036854775808
  456da8:	cmp	x11, x12
  456dac:	b.lt	456de4 <readlinkat@plt+0x53eb4>  // b.tstop
  456db0:	ldr	w8, [sp, #10368]
  456db4:	ldur	w9, [x29, #-80]
  456db8:	subs	w8, w8, w9
  456dbc:	mov	w9, #0x7                   	// #7
  456dc0:	add	w8, w8, #0x7
  456dc4:	sdiv	w10, w8, w9
  456dc8:	mul	w9, w10, w9
  456dcc:	subs	w8, w8, w9
  456dd0:	ldr	x11, [sp, #10032]
  456dd4:	add	x11, x11, w8, sxtw
  456dd8:	mov	x12, #0x7fffffffffffffff    	// #9223372036854775807
  456ddc:	cmp	x12, x11
  456de0:	b.ge	456e1c <readlinkat@plt+0x53eec>  // b.tcont
  456de4:	ldr	w8, [sp, #10368]
  456de8:	ldur	w9, [x29, #-80]
  456dec:	subs	w8, w8, w9
  456df0:	mov	w9, #0x7                   	// #7
  456df4:	add	w8, w8, #0x7
  456df8:	sdiv	w10, w8, w9
  456dfc:	mul	w9, w10, w9
  456e00:	subs	w8, w8, w9
  456e04:	ldr	x11, [sp, #10032]
  456e08:	add	x11, x11, w8, sxtw
  456e0c:	str	x11, [sp, #10032]
  456e10:	ldr	w8, [sp, #9664]
  456e14:	tbnz	w8, #0, 458f38 <readlinkat@plt+0x56008>
  456e18:	b	456e50 <readlinkat@plt+0x53f20>
  456e1c:	ldr	w8, [sp, #10368]
  456e20:	ldur	w9, [x29, #-80]
  456e24:	subs	w8, w8, w9
  456e28:	mov	w9, #0x7                   	// #7
  456e2c:	add	w8, w8, #0x7
  456e30:	sdiv	w10, w8, w9
  456e34:	mul	w9, w10, w9
  456e38:	subs	w8, w8, w9
  456e3c:	ldr	x11, [sp, #10032]
  456e40:	add	x11, x11, w8, sxtw
  456e44:	str	x11, [sp, #10032]
  456e48:	ldr	w8, [sp, #9668]
  456e4c:	tbnz	w8, #0, 458f38 <readlinkat@plt+0x56008>
  456e50:	ldr	w8, [sp, #9668]
  456e54:	tbnz	w8, #0, 456e5c <readlinkat@plt+0x53f2c>
  456e58:	b	4575c4 <readlinkat@plt+0x54694>
  456e5c:	ldr	w8, [sp, #9668]
  456e60:	tbnz	w8, #0, 456e68 <readlinkat@plt+0x53f38>
  456e64:	b	4572ac <readlinkat@plt+0x5437c>
  456e68:	ldur	w8, [x29, #-92]
  456e6c:	lsl	w8, w8, #24
  456e70:	mov	x9, #0x18                  	// #24
  456e74:	asr	w8, w8, w9
  456e78:	mov	w9, wzr
  456e7c:	mul	w8, w9, w8
  456e80:	ldr	x10, [sp, #10032]
  456e84:	lsl	w10, w10, #24
  456e88:	add	w8, w8, w10, asr #24
  456e8c:	mul	w8, w9, w8
  456e90:	subs	w8, w8, #0x1
  456e94:	cmp	w8, #0x0
  456e98:	cset	w8, ge  // ge = tcont
  456e9c:	tbnz	w8, #0, 456eec <readlinkat@plt+0x53fbc>
  456ea0:	ldur	w8, [x29, #-92]
  456ea4:	lsl	w8, w8, #24
  456ea8:	mov	x9, #0x18                  	// #24
  456eac:	asr	w8, w8, w9
  456eb0:	mov	w9, wzr
  456eb4:	mul	w8, w9, w8
  456eb8:	ldr	x10, [sp, #10032]
  456ebc:	lsl	w10, w10, #24
  456ec0:	add	w8, w8, w10, asr #24
  456ec4:	mul	w8, w9, w8
  456ec8:	add	w8, w8, #0x1
  456ecc:	lsl	w8, w8, #30
  456ed0:	subs	w8, w8, #0x1
  456ed4:	mov	w9, #0x2                   	// #2
  456ed8:	mul	w8, w8, w9
  456edc:	add	w8, w8, #0x1
  456ee0:	mvn	w8, w8
  456ee4:	str	w8, [sp, #3420]
  456ee8:	b	456f1c <readlinkat@plt+0x53fec>
  456eec:	ldur	w8, [x29, #-92]
  456ef0:	lsl	w8, w8, #24
  456ef4:	mov	x9, #0x18                  	// #24
  456ef8:	asr	w8, w8, w9
  456efc:	mov	w9, wzr
  456f00:	mul	w8, w9, w8
  456f04:	ldr	x10, [sp, #10032]
  456f08:	lsl	w10, w10, #24
  456f0c:	add	w8, w8, w10, asr #24
  456f10:	mul	w8, w9, w8
  456f14:	add	w8, w8, #0x0
  456f18:	str	w8, [sp, #3420]
  456f1c:	ldr	w8, [sp, #3420]
  456f20:	cmp	w8, #0x0
  456f24:	cset	w8, ge  // ge = tcont
  456f28:	tbnz	w8, #0, 457104 <readlinkat@plt+0x541d4>
  456f2c:	ldur	w8, [x29, #-92]
  456f30:	lsl	w8, w8, #24
  456f34:	asr	w8, w8, #24
  456f38:	cmp	w8, #0x0
  456f3c:	cset	w8, ge  // ge = tcont
  456f40:	tbnz	w8, #0, 45702c <readlinkat@plt+0x540fc>
  456f44:	ldr	x8, [sp, #10032]
  456f48:	lsl	w8, w8, #24
  456f4c:	mov	x9, #0x18                  	// #24
  456f50:	mov	x0, x9
  456f54:	asr	w8, w8, w0
  456f58:	ldur	w10, [x29, #-92]
  456f5c:	lsl	w10, w10, #24
  456f60:	asr	w9, w10, w9
  456f64:	mov	w10, wzr
  456f68:	mul	w9, w10, w9
  456f6c:	ldr	x11, [sp, #10032]
  456f70:	lsl	w11, w11, #24
  456f74:	add	w9, w9, w11, asr #24
  456f78:	mul	w9, w10, w9
  456f7c:	subs	w9, w9, #0x1
  456f80:	cmp	w9, #0x0
  456f84:	cset	w9, ge  // ge = tcont
  456f88:	str	w8, [sp, #3416]
  456f8c:	tbnz	w9, #0, 456fdc <readlinkat@plt+0x540ac>
  456f90:	ldur	w8, [x29, #-92]
  456f94:	lsl	w8, w8, #24
  456f98:	mov	x9, #0x18                  	// #24
  456f9c:	asr	w8, w8, w9
  456fa0:	mov	w9, wzr
  456fa4:	mul	w8, w9, w8
  456fa8:	ldr	x10, [sp, #10032]
  456fac:	lsl	w10, w10, #24
  456fb0:	add	w8, w8, w10, asr #24
  456fb4:	mul	w8, w9, w8
  456fb8:	add	w8, w8, #0x1
  456fbc:	lsl	w8, w8, #30
  456fc0:	subs	w8, w8, #0x1
  456fc4:	mov	w9, #0x2                   	// #2
  456fc8:	mul	w8, w8, w9
  456fcc:	add	w8, w8, #0x1
  456fd0:	mvn	w8, w8
  456fd4:	str	w8, [sp, #3412]
  456fd8:	b	45700c <readlinkat@plt+0x540dc>
  456fdc:	ldur	w8, [x29, #-92]
  456fe0:	lsl	w8, w8, #24
  456fe4:	mov	x9, #0x18                  	// #24
  456fe8:	asr	w8, w8, w9
  456fec:	mov	w9, wzr
  456ff0:	mul	w8, w9, w8
  456ff4:	ldr	x10, [sp, #10032]
  456ff8:	lsl	w10, w10, #24
  456ffc:	add	w8, w8, w10, asr #24
  457000:	mul	w8, w9, w8
  457004:	add	w8, w8, #0x0
  457008:	str	w8, [sp, #3412]
  45700c:	ldr	w8, [sp, #3412]
  457010:	ldur	w9, [x29, #-92]
  457014:	lsl	w9, w9, #24
  457018:	subs	w8, w8, w9, asr #24
  45701c:	ldr	w9, [sp, #3416]
  457020:	cmp	w9, w8
  457024:	b.lt	457244 <readlinkat@plt+0x54314>  // b.tstop
  457028:	b	4571cc <readlinkat@plt+0x5429c>
  45702c:	ldur	w8, [x29, #-92]
  457030:	lsl	w8, w8, #24
  457034:	mov	x9, #0x18                  	// #24
  457038:	asr	w8, w8, w9
  45703c:	mov	w9, wzr
  457040:	mul	w8, w9, w8
  457044:	ldr	x10, [sp, #10032]
  457048:	lsl	w10, w10, #24
  45704c:	add	w8, w8, w10, asr #24
  457050:	mul	w8, w9, w8
  457054:	subs	w8, w8, #0x1
  457058:	cmp	w8, #0x0
  45705c:	cset	w8, ge  // ge = tcont
  457060:	tbnz	w8, #0, 4570ac <readlinkat@plt+0x5417c>
  457064:	ldur	w8, [x29, #-92]
  457068:	lsl	w8, w8, #24
  45706c:	mov	x9, #0x18                  	// #24
  457070:	asr	w8, w8, w9
  457074:	mov	w9, wzr
  457078:	mul	w8, w9, w8
  45707c:	ldr	x10, [sp, #10032]
  457080:	lsl	w10, w10, #24
  457084:	add	w8, w8, w10, asr #24
  457088:	mul	w8, w9, w8
  45708c:	add	w8, w8, #0x1
  457090:	lsl	w8, w8, #30
  457094:	subs	w8, w8, #0x1
  457098:	mov	w9, #0x2                   	// #2
  45709c:	mul	w8, w8, w9
  4570a0:	add	w8, w8, #0x1
  4570a4:	str	w8, [sp, #3408]
  4570a8:	b	4570dc <readlinkat@plt+0x541ac>
  4570ac:	ldur	w8, [x29, #-92]
  4570b0:	lsl	w8, w8, #24
  4570b4:	mov	x9, #0x18                  	// #24
  4570b8:	asr	w8, w8, w9
  4570bc:	mov	w9, wzr
  4570c0:	mul	w8, w9, w8
  4570c4:	ldr	x10, [sp, #10032]
  4570c8:	lsl	w10, w10, #24
  4570cc:	add	w8, w8, w10, asr #24
  4570d0:	mul	w8, w9, w8
  4570d4:	subs	w8, w8, #0x1
  4570d8:	str	w8, [sp, #3408]
  4570dc:	ldr	w8, [sp, #3408]
  4570e0:	ldur	w9, [x29, #-92]
  4570e4:	lsl	w9, w9, #24
  4570e8:	subs	w8, w8, w9, asr #24
  4570ec:	ldr	x10, [sp, #10032]
  4570f0:	lsl	w9, w10, #24
  4570f4:	asr	w9, w9, #24
  4570f8:	cmp	w8, w9
  4570fc:	b.lt	457244 <readlinkat@plt+0x54314>  // b.tstop
  457100:	b	4571cc <readlinkat@plt+0x5429c>
  457104:	ldr	x8, [sp, #10032]
  457108:	lsl	w8, w8, #24
  45710c:	asr	w8, w8, #24
  457110:	cmp	w8, #0x0
  457114:	cset	w8, ge  // ge = tcont
  457118:	tbnz	w8, #0, 457150 <readlinkat@plt+0x54220>
  45711c:	ldur	w8, [x29, #-92]
  457120:	lsl	w8, w8, #24
  457124:	mov	x9, #0x18                  	// #24
  457128:	asr	w8, w8, w9
  45712c:	ldr	x10, [sp, #10032]
  457130:	lsl	w9, w10, #24
  457134:	ldur	w10, [x29, #-92]
  457138:	lsl	w10, w10, #24
  45713c:	asr	w10, w10, #24
  457140:	add	w9, w10, w9, asr #24
  457144:	cmp	w8, w9
  457148:	b.le	457244 <readlinkat@plt+0x54314>
  45714c:	b	4571cc <readlinkat@plt+0x5429c>
  457150:	ldur	w8, [x29, #-92]
  457154:	lsl	w8, w8, #24
  457158:	asr	w8, w8, #24
  45715c:	cmp	w8, #0x0
  457160:	cset	w8, ge  // ge = tcont
  457164:	tbnz	w8, #0, 45719c <readlinkat@plt+0x5426c>
  457168:	ldr	x8, [sp, #10032]
  45716c:	lsl	w8, w8, #24
  457170:	mov	x9, #0x18                  	// #24
  457174:	asr	w8, w8, w9
  457178:	ldr	x10, [sp, #10032]
  45717c:	lsl	w9, w10, #24
  457180:	ldur	w10, [x29, #-92]
  457184:	lsl	w10, w10, #24
  457188:	asr	w10, w10, #24
  45718c:	add	w9, w10, w9, asr #24
  457190:	cmp	w8, w9
  457194:	b.le	457244 <readlinkat@plt+0x54314>
  457198:	b	4571cc <readlinkat@plt+0x5429c>
  45719c:	ldr	x8, [sp, #10032]
  4571a0:	lsl	w8, w8, #24
  4571a4:	mov	x9, #0x18                  	// #24
  4571a8:	ldur	w10, [x29, #-92]
  4571ac:	lsl	w10, w10, #24
  4571b0:	asr	w9, w10, w9
  4571b4:	add	w8, w9, w8, asr #24
  4571b8:	ldur	w9, [x29, #-92]
  4571bc:	lsl	w9, w9, #24
  4571c0:	asr	w9, w9, #24
  4571c4:	cmp	w8, w9
  4571c8:	b.lt	457244 <readlinkat@plt+0x54314>  // b.tstop
  4571cc:	ldr	x8, [sp, #10032]
  4571d0:	lsl	w8, w8, #24
  4571d4:	ldur	w9, [x29, #-92]
  4571d8:	lsl	w9, w9, #24
  4571dc:	asr	w9, w9, #24
  4571e0:	add	w8, w9, w8, asr #24
  4571e4:	mov	w9, wzr
  4571e8:	mul	w8, w9, w8
  4571ec:	subs	w8, w8, #0x1
  4571f0:	cmp	w8, #0x0
  4571f4:	cset	w8, ge  // ge = tcont
  4571f8:	tbnz	w8, #0, 457220 <readlinkat@plt+0x542f0>
  4571fc:	ldr	x8, [sp, #10032]
  457200:	lsl	w8, w8, #24
  457204:	ldur	w9, [x29, #-92]
  457208:	lsl	w9, w9, #24
  45720c:	asr	w9, w9, #24
  457210:	add	w8, w9, w8, asr #24
  457214:	mov	w9, #0xffffff80            	// #-128
  457218:	cmp	w8, w9
  45721c:	b.lt	457244 <readlinkat@plt+0x54314>  // b.tstop
  457220:	ldr	x8, [sp, #10032]
  457224:	lsl	w8, w8, #24
  457228:	ldur	w9, [x29, #-92]
  45722c:	lsl	w9, w9, #24
  457230:	asr	w9, w9, #24
  457234:	add	w8, w9, w8, asr #24
  457238:	mov	w9, #0x7f                  	// #127
  45723c:	cmp	w9, w8
  457240:	b.ge	457278 <readlinkat@plt+0x54348>  // b.tcont
  457244:	ldr	x8, [sp, #10032]
  457248:	lsl	w8, w8, #24
  45724c:	mov	x9, #0x18                  	// #24
  457250:	ldur	w10, [x29, #-92]
  457254:	lsl	w10, w10, #24
  457258:	asr	w9, w10, w9
  45725c:	add	w8, w9, w8, asr #24
  457260:	lsl	w8, w8, #24
  457264:	asr	w8, w8, #24
  457268:	stur	w8, [x29, #-92]
  45726c:	ldr	w8, [sp, #9664]
  457270:	tbnz	w8, #0, 458f38 <readlinkat@plt+0x56008>
  457274:	b	458f44 <readlinkat@plt+0x56014>
  457278:	ldr	x8, [sp, #10032]
  45727c:	lsl	w8, w8, #24
  457280:	mov	x9, #0x18                  	// #24
  457284:	ldur	w10, [x29, #-92]
  457288:	lsl	w10, w10, #24
  45728c:	asr	w9, w10, w9
  457290:	add	w8, w9, w8, asr #24
  457294:	lsl	w8, w8, #24
  457298:	asr	w8, w8, #24
  45729c:	stur	w8, [x29, #-92]
  4572a0:	ldr	w8, [sp, #9668]
  4572a4:	tbnz	w8, #0, 458f38 <readlinkat@plt+0x56008>
  4572a8:	b	458f44 <readlinkat@plt+0x56014>
  4572ac:	ldur	w8, [x29, #-92]
  4572b0:	mov	w9, wzr
  4572b4:	mul	w8, w9, w8
  4572b8:	ldr	x10, [sp, #10032]
  4572bc:	add	x10, x10, w8, sxtw
  4572c0:	mov	x11, xzr
  4572c4:	mul	x10, x11, x10
  4572c8:	subs	x10, x10, #0x1
  4572cc:	cmp	x10, #0x0
  4572d0:	cset	w8, ge  // ge = tcont
  4572d4:	tbnz	w8, #0, 457318 <readlinkat@plt+0x543e8>
  4572d8:	ldur	w8, [x29, #-92]
  4572dc:	mov	w9, wzr
  4572e0:	mul	w8, w9, w8
  4572e4:	ldr	x10, [sp, #10032]
  4572e8:	add	x10, x10, w8, sxtw
  4572ec:	mov	x11, xzr
  4572f0:	mul	x10, x11, x10
  4572f4:	add	x10, x10, #0x1
  4572f8:	lsl	x10, x10, #62
  4572fc:	subs	x10, x10, #0x1
  457300:	mov	x11, #0x2                   	// #2
  457304:	mul	x10, x10, x11
  457308:	add	x10, x10, #0x1
  45730c:	mvn	x10, x10
  457310:	str	x10, [sp, #3400]
  457314:	b	45733c <readlinkat@plt+0x5440c>
  457318:	ldur	w8, [x29, #-92]
  45731c:	mov	w9, wzr
  457320:	mul	w8, w9, w8
  457324:	ldr	x10, [sp, #10032]
  457328:	add	x10, x10, w8, sxtw
  45732c:	mov	x11, xzr
  457330:	mul	x10, x11, x10
  457334:	add	x10, x10, #0x0
  457338:	str	x10, [sp, #3400]
  45733c:	ldr	x8, [sp, #3400]
  457340:	cmp	x8, #0x0
  457344:	cset	w9, ge  // ge = tcont
  457348:	tbnz	w9, #0, 4574b8 <readlinkat@plt+0x54588>
  45734c:	ldur	w8, [x29, #-92]
  457350:	cmp	w8, #0x0
  457354:	cset	w8, ge  // ge = tcont
  457358:	tbnz	w8, #0, 457410 <readlinkat@plt+0x544e0>
  45735c:	ldr	x8, [sp, #10032]
  457360:	ldur	w9, [x29, #-92]
  457364:	mov	w10, wzr
  457368:	mul	w9, w10, w9
  45736c:	ldr	x11, [sp, #10032]
  457370:	add	x11, x11, w9, sxtw
  457374:	mov	x12, xzr
  457378:	mul	x11, x12, x11
  45737c:	subs	x11, x11, #0x1
  457380:	cmp	x11, #0x0
  457384:	cset	w9, ge  // ge = tcont
  457388:	str	x8, [sp, #3392]
  45738c:	tbnz	w9, #0, 4573d0 <readlinkat@plt+0x544a0>
  457390:	ldur	w8, [x29, #-92]
  457394:	mov	w9, wzr
  457398:	mul	w8, w9, w8
  45739c:	ldr	x10, [sp, #10032]
  4573a0:	add	x10, x10, w8, sxtw
  4573a4:	mov	x11, xzr
  4573a8:	mul	x10, x11, x10
  4573ac:	add	x10, x10, #0x1
  4573b0:	lsl	x10, x10, #62
  4573b4:	subs	x10, x10, #0x1
  4573b8:	mov	x11, #0x2                   	// #2
  4573bc:	mul	x10, x10, x11
  4573c0:	add	x10, x10, #0x1
  4573c4:	mvn	x10, x10
  4573c8:	str	x10, [sp, #3384]
  4573cc:	b	4573f4 <readlinkat@plt+0x544c4>
  4573d0:	ldur	w8, [x29, #-92]
  4573d4:	mov	w9, wzr
  4573d8:	mul	w8, w9, w8
  4573dc:	ldr	x10, [sp, #10032]
  4573e0:	add	x10, x10, w8, sxtw
  4573e4:	mov	x11, xzr
  4573e8:	mul	x10, x11, x10
  4573ec:	add	x10, x10, #0x0
  4573f0:	str	x10, [sp, #3384]
  4573f4:	ldr	x8, [sp, #3384]
  4573f8:	ldursw	x9, [x29, #-92]
  4573fc:	subs	x8, x8, x9
  457400:	ldr	x9, [sp, #3392]
  457404:	cmp	x9, x8
  457408:	b.lt	45757c <readlinkat@plt+0x5464c>  // b.tstop
  45740c:	b	457528 <readlinkat@plt+0x545f8>
  457410:	ldur	w8, [x29, #-92]
  457414:	mov	w9, wzr
  457418:	mul	w8, w9, w8
  45741c:	ldr	x10, [sp, #10032]
  457420:	add	x10, x10, w8, sxtw
  457424:	mov	x11, xzr
  457428:	mul	x10, x11, x10
  45742c:	subs	x10, x10, #0x1
  457430:	cmp	x10, #0x0
  457434:	cset	w8, ge  // ge = tcont
  457438:	tbnz	w8, #0, 457478 <readlinkat@plt+0x54548>
  45743c:	ldur	w8, [x29, #-92]
  457440:	mov	w9, wzr
  457444:	mul	w8, w9, w8
  457448:	ldr	x10, [sp, #10032]
  45744c:	add	x10, x10, w8, sxtw
  457450:	mov	x11, xzr
  457454:	mul	x10, x11, x10
  457458:	add	x10, x10, #0x1
  45745c:	lsl	x10, x10, #62
  457460:	subs	x10, x10, #0x1
  457464:	mov	x11, #0x2                   	// #2
  457468:	mul	x10, x10, x11
  45746c:	add	x10, x10, #0x1
  457470:	str	x10, [sp, #3376]
  457474:	b	45749c <readlinkat@plt+0x5456c>
  457478:	ldur	w8, [x29, #-92]
  45747c:	mov	w9, wzr
  457480:	mul	w8, w9, w8
  457484:	ldr	x10, [sp, #10032]
  457488:	add	x10, x10, w8, sxtw
  45748c:	mov	x11, xzr
  457490:	mul	x10, x11, x10
  457494:	subs	x10, x10, #0x1
  457498:	str	x10, [sp, #3376]
  45749c:	ldr	x8, [sp, #3376]
  4574a0:	ldursw	x9, [x29, #-92]
  4574a4:	subs	x8, x8, x9
  4574a8:	ldr	x9, [sp, #10032]
  4574ac:	cmp	x8, x9
  4574b0:	b.lt	45757c <readlinkat@plt+0x5464c>  // b.tstop
  4574b4:	b	457528 <readlinkat@plt+0x545f8>
  4574b8:	ldr	x8, [sp, #10032]
  4574bc:	cmp	x8, #0x0
  4574c0:	cset	w9, ge  // ge = tcont
  4574c4:	tbnz	w9, #0, 4574e4 <readlinkat@plt+0x545b4>
  4574c8:	ldursw	x8, [x29, #-92]
  4574cc:	ldr	x9, [sp, #10032]
  4574d0:	ldursw	x10, [x29, #-92]
  4574d4:	add	x9, x9, x10
  4574d8:	cmp	x8, x9
  4574dc:	b.le	45757c <readlinkat@plt+0x5464c>
  4574e0:	b	457528 <readlinkat@plt+0x545f8>
  4574e4:	ldur	w8, [x29, #-92]
  4574e8:	cmp	w8, #0x0
  4574ec:	cset	w8, ge  // ge = tcont
  4574f0:	tbnz	w8, #0, 457510 <readlinkat@plt+0x545e0>
  4574f4:	ldr	x8, [sp, #10032]
  4574f8:	ldr	x9, [sp, #10032]
  4574fc:	ldursw	x10, [x29, #-92]
  457500:	add	x9, x9, x10
  457504:	cmp	x8, x9
  457508:	b.le	45757c <readlinkat@plt+0x5464c>
  45750c:	b	457528 <readlinkat@plt+0x545f8>
  457510:	ldr	x8, [sp, #10032]
  457514:	ldursw	x9, [x29, #-92]
  457518:	add	x8, x8, x9
  45751c:	ldursw	x9, [x29, #-92]
  457520:	cmp	x8, x9
  457524:	b.lt	45757c <readlinkat@plt+0x5464c>  // b.tstop
  457528:	ldr	x8, [sp, #10032]
  45752c:	ldursw	x9, [x29, #-92]
  457530:	add	x8, x8, x9
  457534:	mov	x9, xzr
  457538:	mul	x8, x9, x8
  45753c:	subs	x8, x8, #0x1
  457540:	cmp	x8, #0x0
  457544:	cset	w10, ge  // ge = tcont
  457548:	tbnz	w10, #0, 457564 <readlinkat@plt+0x54634>
  45754c:	ldr	x8, [sp, #10032]
  457550:	ldursw	x9, [x29, #-92]
  457554:	add	x8, x8, x9
  457558:	mov	x9, #0xffffffffffffff80    	// #-128
  45755c:	cmp	x8, x9
  457560:	b.lt	45757c <readlinkat@plt+0x5464c>  // b.tstop
  457564:	ldr	x8, [sp, #10032]
  457568:	ldursw	x9, [x29, #-92]
  45756c:	add	x8, x8, x9
  457570:	mov	x9, #0x7f                  	// #127
  457574:	cmp	x9, x8
  457578:	b.ge	4575a0 <readlinkat@plt+0x54670>  // b.tcont
  45757c:	ldr	x8, [sp, #10032]
  457580:	ldur	w9, [x29, #-92]
  457584:	add	w8, w8, w9
  457588:	lsl	w8, w8, #24
  45758c:	asr	w8, w8, #24
  457590:	stur	w8, [x29, #-92]
  457594:	ldr	w8, [sp, #9664]
  457598:	tbnz	w8, #0, 458f38 <readlinkat@plt+0x56008>
  45759c:	b	458f44 <readlinkat@plt+0x56014>
  4575a0:	ldr	x8, [sp, #10032]
  4575a4:	ldur	w9, [x29, #-92]
  4575a8:	add	w8, w8, w9
  4575ac:	lsl	w8, w8, #24
  4575b0:	asr	w8, w8, #24
  4575b4:	stur	w8, [x29, #-92]
  4575b8:	ldr	w8, [sp, #9668]
  4575bc:	tbnz	w8, #0, 458f38 <readlinkat@plt+0x56008>
  4575c0:	b	458f44 <readlinkat@plt+0x56014>
  4575c4:	ldr	w8, [sp, #9668]
  4575c8:	tbnz	w8, #0, 4575d0 <readlinkat@plt+0x546a0>
  4575cc:	b	457d38 <readlinkat@plt+0x54e08>
  4575d0:	ldr	w8, [sp, #9668]
  4575d4:	tbnz	w8, #0, 4575dc <readlinkat@plt+0x546ac>
  4575d8:	b	457a20 <readlinkat@plt+0x54af0>
  4575dc:	ldur	w8, [x29, #-92]
  4575e0:	lsl	w8, w8, #16
  4575e4:	mov	x9, #0x10                  	// #16
  4575e8:	asr	w8, w8, w9
  4575ec:	mov	w9, wzr
  4575f0:	mul	w8, w9, w8
  4575f4:	ldr	x10, [sp, #10032]
  4575f8:	lsl	w10, w10, #16
  4575fc:	add	w8, w8, w10, asr #16
  457600:	mul	w8, w9, w8
  457604:	subs	w8, w8, #0x1
  457608:	cmp	w8, #0x0
  45760c:	cset	w8, ge  // ge = tcont
  457610:	tbnz	w8, #0, 457660 <readlinkat@plt+0x54730>
  457614:	ldur	w8, [x29, #-92]
  457618:	lsl	w8, w8, #16
  45761c:	mov	x9, #0x10                  	// #16
  457620:	asr	w8, w8, w9
  457624:	mov	w9, wzr
  457628:	mul	w8, w9, w8
  45762c:	ldr	x10, [sp, #10032]
  457630:	lsl	w10, w10, #16
  457634:	add	w8, w8, w10, asr #16
  457638:	mul	w8, w9, w8
  45763c:	add	w8, w8, #0x1
  457640:	lsl	w8, w8, #30
  457644:	subs	w8, w8, #0x1
  457648:	mov	w9, #0x2                   	// #2
  45764c:	mul	w8, w8, w9
  457650:	add	w8, w8, #0x1
  457654:	mvn	w8, w8
  457658:	str	w8, [sp, #3372]
  45765c:	b	457690 <readlinkat@plt+0x54760>
  457660:	ldur	w8, [x29, #-92]
  457664:	lsl	w8, w8, #16
  457668:	mov	x9, #0x10                  	// #16
  45766c:	asr	w8, w8, w9
  457670:	mov	w9, wzr
  457674:	mul	w8, w9, w8
  457678:	ldr	x10, [sp, #10032]
  45767c:	lsl	w10, w10, #16
  457680:	add	w8, w8, w10, asr #16
  457684:	mul	w8, w9, w8
  457688:	add	w8, w8, #0x0
  45768c:	str	w8, [sp, #3372]
  457690:	ldr	w8, [sp, #3372]
  457694:	cmp	w8, #0x0
  457698:	cset	w8, ge  // ge = tcont
  45769c:	tbnz	w8, #0, 457878 <readlinkat@plt+0x54948>
  4576a0:	ldur	w8, [x29, #-92]
  4576a4:	lsl	w8, w8, #16
  4576a8:	asr	w8, w8, #16
  4576ac:	cmp	w8, #0x0
  4576b0:	cset	w8, ge  // ge = tcont
  4576b4:	tbnz	w8, #0, 4577a0 <readlinkat@plt+0x54870>
  4576b8:	ldr	x8, [sp, #10032]
  4576bc:	lsl	w8, w8, #16
  4576c0:	mov	x9, #0x10                  	// #16
  4576c4:	mov	x0, x9
  4576c8:	asr	w8, w8, w0
  4576cc:	ldur	w10, [x29, #-92]
  4576d0:	lsl	w10, w10, #16
  4576d4:	asr	w9, w10, w9
  4576d8:	mov	w10, wzr
  4576dc:	mul	w9, w10, w9
  4576e0:	ldr	x11, [sp, #10032]
  4576e4:	lsl	w11, w11, #16
  4576e8:	add	w9, w9, w11, asr #16
  4576ec:	mul	w9, w10, w9
  4576f0:	subs	w9, w9, #0x1
  4576f4:	cmp	w9, #0x0
  4576f8:	cset	w9, ge  // ge = tcont
  4576fc:	str	w8, [sp, #3368]
  457700:	tbnz	w9, #0, 457750 <readlinkat@plt+0x54820>
  457704:	ldur	w8, [x29, #-92]
  457708:	lsl	w8, w8, #16
  45770c:	mov	x9, #0x10                  	// #16
  457710:	asr	w8, w8, w9
  457714:	mov	w9, wzr
  457718:	mul	w8, w9, w8
  45771c:	ldr	x10, [sp, #10032]
  457720:	lsl	w10, w10, #16
  457724:	add	w8, w8, w10, asr #16
  457728:	mul	w8, w9, w8
  45772c:	add	w8, w8, #0x1
  457730:	lsl	w8, w8, #30
  457734:	subs	w8, w8, #0x1
  457738:	mov	w9, #0x2                   	// #2
  45773c:	mul	w8, w8, w9
  457740:	add	w8, w8, #0x1
  457744:	mvn	w8, w8
  457748:	str	w8, [sp, #3364]
  45774c:	b	457780 <readlinkat@plt+0x54850>
  457750:	ldur	w8, [x29, #-92]
  457754:	lsl	w8, w8, #16
  457758:	mov	x9, #0x10                  	// #16
  45775c:	asr	w8, w8, w9
  457760:	mov	w9, wzr
  457764:	mul	w8, w9, w8
  457768:	ldr	x10, [sp, #10032]
  45776c:	lsl	w10, w10, #16
  457770:	add	w8, w8, w10, asr #16
  457774:	mul	w8, w9, w8
  457778:	add	w8, w8, #0x0
  45777c:	str	w8, [sp, #3364]
  457780:	ldr	w8, [sp, #3364]
  457784:	ldur	w9, [x29, #-92]
  457788:	lsl	w9, w9, #16
  45778c:	subs	w8, w8, w9, asr #16
  457790:	ldr	w9, [sp, #3368]
  457794:	cmp	w9, w8
  457798:	b.lt	4579b8 <readlinkat@plt+0x54a88>  // b.tstop
  45779c:	b	457940 <readlinkat@plt+0x54a10>
  4577a0:	ldur	w8, [x29, #-92]
  4577a4:	lsl	w8, w8, #16
  4577a8:	mov	x9, #0x10                  	// #16
  4577ac:	asr	w8, w8, w9
  4577b0:	mov	w9, wzr
  4577b4:	mul	w8, w9, w8
  4577b8:	ldr	x10, [sp, #10032]
  4577bc:	lsl	w10, w10, #16
  4577c0:	add	w8, w8, w10, asr #16
  4577c4:	mul	w8, w9, w8
  4577c8:	subs	w8, w8, #0x1
  4577cc:	cmp	w8, #0x0
  4577d0:	cset	w8, ge  // ge = tcont
  4577d4:	tbnz	w8, #0, 457820 <readlinkat@plt+0x548f0>
  4577d8:	ldur	w8, [x29, #-92]
  4577dc:	lsl	w8, w8, #16
  4577e0:	mov	x9, #0x10                  	// #16
  4577e4:	asr	w8, w8, w9
  4577e8:	mov	w9, wzr
  4577ec:	mul	w8, w9, w8
  4577f0:	ldr	x10, [sp, #10032]
  4577f4:	lsl	w10, w10, #16
  4577f8:	add	w8, w8, w10, asr #16
  4577fc:	mul	w8, w9, w8
  457800:	add	w8, w8, #0x1
  457804:	lsl	w8, w8, #30
  457808:	subs	w8, w8, #0x1
  45780c:	mov	w9, #0x2                   	// #2
  457810:	mul	w8, w8, w9
  457814:	add	w8, w8, #0x1
  457818:	str	w8, [sp, #3360]
  45781c:	b	457850 <readlinkat@plt+0x54920>
  457820:	ldur	w8, [x29, #-92]
  457824:	lsl	w8, w8, #16
  457828:	mov	x9, #0x10                  	// #16
  45782c:	asr	w8, w8, w9
  457830:	mov	w9, wzr
  457834:	mul	w8, w9, w8
  457838:	ldr	x10, [sp, #10032]
  45783c:	lsl	w10, w10, #16
  457840:	add	w8, w8, w10, asr #16
  457844:	mul	w8, w9, w8
  457848:	subs	w8, w8, #0x1
  45784c:	str	w8, [sp, #3360]
  457850:	ldr	w8, [sp, #3360]
  457854:	ldur	w9, [x29, #-92]
  457858:	lsl	w9, w9, #16
  45785c:	subs	w8, w8, w9, asr #16
  457860:	ldr	x10, [sp, #10032]
  457864:	lsl	w9, w10, #16
  457868:	asr	w9, w9, #16
  45786c:	cmp	w8, w9
  457870:	b.lt	4579b8 <readlinkat@plt+0x54a88>  // b.tstop
  457874:	b	457940 <readlinkat@plt+0x54a10>
  457878:	ldr	x8, [sp, #10032]
  45787c:	lsl	w8, w8, #16
  457880:	asr	w8, w8, #16
  457884:	cmp	w8, #0x0
  457888:	cset	w8, ge  // ge = tcont
  45788c:	tbnz	w8, #0, 4578c4 <readlinkat@plt+0x54994>
  457890:	ldur	w8, [x29, #-92]
  457894:	lsl	w8, w8, #16
  457898:	mov	x9, #0x10                  	// #16
  45789c:	asr	w8, w8, w9
  4578a0:	ldr	x10, [sp, #10032]
  4578a4:	lsl	w9, w10, #16
  4578a8:	ldur	w10, [x29, #-92]
  4578ac:	lsl	w10, w10, #16
  4578b0:	asr	w10, w10, #16
  4578b4:	add	w9, w10, w9, asr #16
  4578b8:	cmp	w8, w9
  4578bc:	b.le	4579b8 <readlinkat@plt+0x54a88>
  4578c0:	b	457940 <readlinkat@plt+0x54a10>
  4578c4:	ldur	w8, [x29, #-92]
  4578c8:	lsl	w8, w8, #16
  4578cc:	asr	w8, w8, #16
  4578d0:	cmp	w8, #0x0
  4578d4:	cset	w8, ge  // ge = tcont
  4578d8:	tbnz	w8, #0, 457910 <readlinkat@plt+0x549e0>
  4578dc:	ldr	x8, [sp, #10032]
  4578e0:	lsl	w8, w8, #16
  4578e4:	mov	x9, #0x10                  	// #16
  4578e8:	asr	w8, w8, w9
  4578ec:	ldr	x10, [sp, #10032]
  4578f0:	lsl	w9, w10, #16
  4578f4:	ldur	w10, [x29, #-92]
  4578f8:	lsl	w10, w10, #16
  4578fc:	asr	w10, w10, #16
  457900:	add	w9, w10, w9, asr #16
  457904:	cmp	w8, w9
  457908:	b.le	4579b8 <readlinkat@plt+0x54a88>
  45790c:	b	457940 <readlinkat@plt+0x54a10>
  457910:	ldr	x8, [sp, #10032]
  457914:	lsl	w8, w8, #16
  457918:	mov	x9, #0x10                  	// #16
  45791c:	ldur	w10, [x29, #-92]
  457920:	lsl	w10, w10, #16
  457924:	asr	w9, w10, w9
  457928:	add	w8, w9, w8, asr #16
  45792c:	ldur	w9, [x29, #-92]
  457930:	lsl	w9, w9, #16
  457934:	asr	w9, w9, #16
  457938:	cmp	w8, w9
  45793c:	b.lt	4579b8 <readlinkat@plt+0x54a88>  // b.tstop
  457940:	ldr	x8, [sp, #10032]
  457944:	lsl	w8, w8, #16
  457948:	ldur	w9, [x29, #-92]
  45794c:	lsl	w9, w9, #16
  457950:	asr	w9, w9, #16
  457954:	add	w8, w9, w8, asr #16
  457958:	mov	w9, wzr
  45795c:	mul	w8, w9, w8
  457960:	subs	w8, w8, #0x1
  457964:	cmp	w8, #0x0
  457968:	cset	w8, ge  // ge = tcont
  45796c:	tbnz	w8, #0, 457994 <readlinkat@plt+0x54a64>
  457970:	ldr	x8, [sp, #10032]
  457974:	lsl	w8, w8, #16
  457978:	ldur	w9, [x29, #-92]
  45797c:	lsl	w9, w9, #16
  457980:	asr	w9, w9, #16
  457984:	add	w8, w9, w8, asr #16
  457988:	mov	w9, #0xffff8000            	// #-32768
  45798c:	cmp	w8, w9
  457990:	b.lt	4579b8 <readlinkat@plt+0x54a88>  // b.tstop
  457994:	ldr	x8, [sp, #10032]
  457998:	lsl	w8, w8, #16
  45799c:	ldur	w9, [x29, #-92]
  4579a0:	lsl	w9, w9, #16
  4579a4:	asr	w9, w9, #16
  4579a8:	add	w8, w9, w8, asr #16
  4579ac:	mov	w9, #0x7fff                	// #32767
  4579b0:	cmp	w9, w8
  4579b4:	b.ge	4579ec <readlinkat@plt+0x54abc>  // b.tcont
  4579b8:	ldr	x8, [sp, #10032]
  4579bc:	lsl	w8, w8, #16
  4579c0:	mov	x9, #0x10                  	// #16
  4579c4:	ldur	w10, [x29, #-92]
  4579c8:	lsl	w10, w10, #16
  4579cc:	asr	w9, w10, w9
  4579d0:	add	w8, w9, w8, asr #16
  4579d4:	lsl	w8, w8, #16
  4579d8:	asr	w8, w8, #16
  4579dc:	stur	w8, [x29, #-92]
  4579e0:	ldr	w8, [sp, #9664]
  4579e4:	tbnz	w8, #0, 458f38 <readlinkat@plt+0x56008>
  4579e8:	b	458f44 <readlinkat@plt+0x56014>
  4579ec:	ldr	x8, [sp, #10032]
  4579f0:	lsl	w8, w8, #16
  4579f4:	mov	x9, #0x10                  	// #16
  4579f8:	ldur	w10, [x29, #-92]
  4579fc:	lsl	w10, w10, #16
  457a00:	asr	w9, w10, w9
  457a04:	add	w8, w9, w8, asr #16
  457a08:	lsl	w8, w8, #16
  457a0c:	asr	w8, w8, #16
  457a10:	stur	w8, [x29, #-92]
  457a14:	ldr	w8, [sp, #9668]
  457a18:	tbnz	w8, #0, 458f38 <readlinkat@plt+0x56008>
  457a1c:	b	458f44 <readlinkat@plt+0x56014>
  457a20:	ldur	w8, [x29, #-92]
  457a24:	mov	w9, wzr
  457a28:	mul	w8, w9, w8
  457a2c:	ldr	x10, [sp, #10032]
  457a30:	add	x10, x10, w8, sxtw
  457a34:	mov	x11, xzr
  457a38:	mul	x10, x11, x10
  457a3c:	subs	x10, x10, #0x1
  457a40:	cmp	x10, #0x0
  457a44:	cset	w8, ge  // ge = tcont
  457a48:	tbnz	w8, #0, 457a8c <readlinkat@plt+0x54b5c>
  457a4c:	ldur	w8, [x29, #-92]
  457a50:	mov	w9, wzr
  457a54:	mul	w8, w9, w8
  457a58:	ldr	x10, [sp, #10032]
  457a5c:	add	x10, x10, w8, sxtw
  457a60:	mov	x11, xzr
  457a64:	mul	x10, x11, x10
  457a68:	add	x10, x10, #0x1
  457a6c:	lsl	x10, x10, #62
  457a70:	subs	x10, x10, #0x1
  457a74:	mov	x11, #0x2                   	// #2
  457a78:	mul	x10, x10, x11
  457a7c:	add	x10, x10, #0x1
  457a80:	mvn	x10, x10
  457a84:	str	x10, [sp, #3352]
  457a88:	b	457ab0 <readlinkat@plt+0x54b80>
  457a8c:	ldur	w8, [x29, #-92]
  457a90:	mov	w9, wzr
  457a94:	mul	w8, w9, w8
  457a98:	ldr	x10, [sp, #10032]
  457a9c:	add	x10, x10, w8, sxtw
  457aa0:	mov	x11, xzr
  457aa4:	mul	x10, x11, x10
  457aa8:	add	x10, x10, #0x0
  457aac:	str	x10, [sp, #3352]
  457ab0:	ldr	x8, [sp, #3352]
  457ab4:	cmp	x8, #0x0
  457ab8:	cset	w9, ge  // ge = tcont
  457abc:	tbnz	w9, #0, 457c2c <readlinkat@plt+0x54cfc>
  457ac0:	ldur	w8, [x29, #-92]
  457ac4:	cmp	w8, #0x0
  457ac8:	cset	w8, ge  // ge = tcont
  457acc:	tbnz	w8, #0, 457b84 <readlinkat@plt+0x54c54>
  457ad0:	ldr	x8, [sp, #10032]
  457ad4:	ldur	w9, [x29, #-92]
  457ad8:	mov	w10, wzr
  457adc:	mul	w9, w10, w9
  457ae0:	ldr	x11, [sp, #10032]
  457ae4:	add	x11, x11, w9, sxtw
  457ae8:	mov	x12, xzr
  457aec:	mul	x11, x12, x11
  457af0:	subs	x11, x11, #0x1
  457af4:	cmp	x11, #0x0
  457af8:	cset	w9, ge  // ge = tcont
  457afc:	str	x8, [sp, #3344]
  457b00:	tbnz	w9, #0, 457b44 <readlinkat@plt+0x54c14>
  457b04:	ldur	w8, [x29, #-92]
  457b08:	mov	w9, wzr
  457b0c:	mul	w8, w9, w8
  457b10:	ldr	x10, [sp, #10032]
  457b14:	add	x10, x10, w8, sxtw
  457b18:	mov	x11, xzr
  457b1c:	mul	x10, x11, x10
  457b20:	add	x10, x10, #0x1
  457b24:	lsl	x10, x10, #62
  457b28:	subs	x10, x10, #0x1
  457b2c:	mov	x11, #0x2                   	// #2
  457b30:	mul	x10, x10, x11
  457b34:	add	x10, x10, #0x1
  457b38:	mvn	x10, x10
  457b3c:	str	x10, [sp, #3336]
  457b40:	b	457b68 <readlinkat@plt+0x54c38>
  457b44:	ldur	w8, [x29, #-92]
  457b48:	mov	w9, wzr
  457b4c:	mul	w8, w9, w8
  457b50:	ldr	x10, [sp, #10032]
  457b54:	add	x10, x10, w8, sxtw
  457b58:	mov	x11, xzr
  457b5c:	mul	x10, x11, x10
  457b60:	add	x10, x10, #0x0
  457b64:	str	x10, [sp, #3336]
  457b68:	ldr	x8, [sp, #3336]
  457b6c:	ldursw	x9, [x29, #-92]
  457b70:	subs	x8, x8, x9
  457b74:	ldr	x9, [sp, #3344]
  457b78:	cmp	x9, x8
  457b7c:	b.lt	457cf0 <readlinkat@plt+0x54dc0>  // b.tstop
  457b80:	b	457c9c <readlinkat@plt+0x54d6c>
  457b84:	ldur	w8, [x29, #-92]
  457b88:	mov	w9, wzr
  457b8c:	mul	w8, w9, w8
  457b90:	ldr	x10, [sp, #10032]
  457b94:	add	x10, x10, w8, sxtw
  457b98:	mov	x11, xzr
  457b9c:	mul	x10, x11, x10
  457ba0:	subs	x10, x10, #0x1
  457ba4:	cmp	x10, #0x0
  457ba8:	cset	w8, ge  // ge = tcont
  457bac:	tbnz	w8, #0, 457bec <readlinkat@plt+0x54cbc>
  457bb0:	ldur	w8, [x29, #-92]
  457bb4:	mov	w9, wzr
  457bb8:	mul	w8, w9, w8
  457bbc:	ldr	x10, [sp, #10032]
  457bc0:	add	x10, x10, w8, sxtw
  457bc4:	mov	x11, xzr
  457bc8:	mul	x10, x11, x10
  457bcc:	add	x10, x10, #0x1
  457bd0:	lsl	x10, x10, #62
  457bd4:	subs	x10, x10, #0x1
  457bd8:	mov	x11, #0x2                   	// #2
  457bdc:	mul	x10, x10, x11
  457be0:	add	x10, x10, #0x1
  457be4:	str	x10, [sp, #3328]
  457be8:	b	457c10 <readlinkat@plt+0x54ce0>
  457bec:	ldur	w8, [x29, #-92]
  457bf0:	mov	w9, wzr
  457bf4:	mul	w8, w9, w8
  457bf8:	ldr	x10, [sp, #10032]
  457bfc:	add	x10, x10, w8, sxtw
  457c00:	mov	x11, xzr
  457c04:	mul	x10, x11, x10
  457c08:	subs	x10, x10, #0x1
  457c0c:	str	x10, [sp, #3328]
  457c10:	ldr	x8, [sp, #3328]
  457c14:	ldursw	x9, [x29, #-92]
  457c18:	subs	x8, x8, x9
  457c1c:	ldr	x9, [sp, #10032]
  457c20:	cmp	x8, x9
  457c24:	b.lt	457cf0 <readlinkat@plt+0x54dc0>  // b.tstop
  457c28:	b	457c9c <readlinkat@plt+0x54d6c>
  457c2c:	ldr	x8, [sp, #10032]
  457c30:	cmp	x8, #0x0
  457c34:	cset	w9, ge  // ge = tcont
  457c38:	tbnz	w9, #0, 457c58 <readlinkat@plt+0x54d28>
  457c3c:	ldursw	x8, [x29, #-92]
  457c40:	ldr	x9, [sp, #10032]
  457c44:	ldursw	x10, [x29, #-92]
  457c48:	add	x9, x9, x10
  457c4c:	cmp	x8, x9
  457c50:	b.le	457cf0 <readlinkat@plt+0x54dc0>
  457c54:	b	457c9c <readlinkat@plt+0x54d6c>
  457c58:	ldur	w8, [x29, #-92]
  457c5c:	cmp	w8, #0x0
  457c60:	cset	w8, ge  // ge = tcont
  457c64:	tbnz	w8, #0, 457c84 <readlinkat@plt+0x54d54>
  457c68:	ldr	x8, [sp, #10032]
  457c6c:	ldr	x9, [sp, #10032]
  457c70:	ldursw	x10, [x29, #-92]
  457c74:	add	x9, x9, x10
  457c78:	cmp	x8, x9
  457c7c:	b.le	457cf0 <readlinkat@plt+0x54dc0>
  457c80:	b	457c9c <readlinkat@plt+0x54d6c>
  457c84:	ldr	x8, [sp, #10032]
  457c88:	ldursw	x9, [x29, #-92]
  457c8c:	add	x8, x8, x9
  457c90:	ldursw	x9, [x29, #-92]
  457c94:	cmp	x8, x9
  457c98:	b.lt	457cf0 <readlinkat@plt+0x54dc0>  // b.tstop
  457c9c:	ldr	x8, [sp, #10032]
  457ca0:	ldursw	x9, [x29, #-92]
  457ca4:	add	x8, x8, x9
  457ca8:	mov	x9, xzr
  457cac:	mul	x8, x9, x8
  457cb0:	subs	x8, x8, #0x1
  457cb4:	cmp	x8, #0x0
  457cb8:	cset	w10, ge  // ge = tcont
  457cbc:	tbnz	w10, #0, 457cd8 <readlinkat@plt+0x54da8>
  457cc0:	ldr	x8, [sp, #10032]
  457cc4:	ldursw	x9, [x29, #-92]
  457cc8:	add	x8, x8, x9
  457ccc:	mov	x9, #0xffffffffffff8000    	// #-32768
  457cd0:	cmp	x8, x9
  457cd4:	b.lt	457cf0 <readlinkat@plt+0x54dc0>  // b.tstop
  457cd8:	ldr	x8, [sp, #10032]
  457cdc:	ldursw	x9, [x29, #-92]
  457ce0:	add	x8, x8, x9
  457ce4:	mov	x9, #0x7fff                	// #32767
  457ce8:	cmp	x9, x8
  457cec:	b.ge	457d14 <readlinkat@plt+0x54de4>  // b.tcont
  457cf0:	ldr	x8, [sp, #10032]
  457cf4:	ldur	w9, [x29, #-92]
  457cf8:	add	w8, w8, w9
  457cfc:	lsl	w8, w8, #16
  457d00:	asr	w8, w8, #16
  457d04:	stur	w8, [x29, #-92]
  457d08:	ldr	w8, [sp, #9664]
  457d0c:	tbnz	w8, #0, 458f38 <readlinkat@plt+0x56008>
  457d10:	b	458f44 <readlinkat@plt+0x56014>
  457d14:	ldr	x8, [sp, #10032]
  457d18:	ldur	w9, [x29, #-92]
  457d1c:	add	w8, w8, w9
  457d20:	lsl	w8, w8, #16
  457d24:	asr	w8, w8, #16
  457d28:	stur	w8, [x29, #-92]
  457d2c:	ldr	w8, [sp, #9668]
  457d30:	tbnz	w8, #0, 458f38 <readlinkat@plt+0x56008>
  457d34:	b	458f44 <readlinkat@plt+0x56014>
  457d38:	ldr	w8, [sp, #9664]
  457d3c:	tbnz	w8, #0, 457d44 <readlinkat@plt+0x54e14>
  457d40:	b	45833c <readlinkat@plt+0x5540c>
  457d44:	ldr	w8, [sp, #9668]
  457d48:	tbnz	w8, #0, 457d50 <readlinkat@plt+0x54e20>
  457d4c:	b	458034 <readlinkat@plt+0x55104>
  457d50:	ldur	w8, [x29, #-92]
  457d54:	mov	w9, wzr
  457d58:	mul	w8, w9, w8
  457d5c:	ldr	x10, [sp, #10032]
  457d60:	add	w8, w8, w10
  457d64:	mul	w8, w9, w8
  457d68:	subs	w8, w8, #0x1
  457d6c:	cmp	w8, #0x0
  457d70:	cset	w8, ge  // ge = tcont
  457d74:	tbnz	w8, #0, 457db4 <readlinkat@plt+0x54e84>
  457d78:	ldur	w8, [x29, #-92]
  457d7c:	mov	w9, wzr
  457d80:	mul	w8, w9, w8
  457d84:	ldr	x10, [sp, #10032]
  457d88:	add	w8, w8, w10
  457d8c:	mul	w8, w9, w8
  457d90:	add	w8, w8, #0x1
  457d94:	lsl	w8, w8, #30
  457d98:	subs	w8, w8, #0x1
  457d9c:	mov	w9, #0x2                   	// #2
  457da0:	mul	w8, w8, w9
  457da4:	add	w8, w8, #0x1
  457da8:	mvn	w8, w8
  457dac:	str	w8, [sp, #3324]
  457db0:	b	457dd4 <readlinkat@plt+0x54ea4>
  457db4:	ldur	w8, [x29, #-92]
  457db8:	mov	w9, wzr
  457dbc:	mul	w8, w9, w8
  457dc0:	ldr	x10, [sp, #10032]
  457dc4:	add	w8, w8, w10
  457dc8:	mul	w8, w9, w8
  457dcc:	add	w8, w8, #0x0
  457dd0:	str	w8, [sp, #3324]
  457dd4:	ldr	w8, [sp, #3324]
  457dd8:	cmp	w8, #0x0
  457ddc:	cset	w8, ge  // ge = tcont
  457de0:	tbnz	w8, #0, 457f38 <readlinkat@plt+0x55008>
  457de4:	ldur	w8, [x29, #-92]
  457de8:	cmp	w8, #0x0
  457dec:	cset	w8, ge  // ge = tcont
  457df0:	tbnz	w8, #0, 457e9c <readlinkat@plt+0x54f6c>
  457df4:	ldr	x8, [sp, #10032]
  457df8:	ldur	w9, [x29, #-92]
  457dfc:	mov	w10, wzr
  457e00:	mul	w9, w10, w9
  457e04:	ldr	x11, [sp, #10032]
  457e08:	add	w9, w9, w11
  457e0c:	mul	w9, w10, w9
  457e10:	subs	w9, w9, #0x1
  457e14:	cmp	w9, #0x0
  457e18:	cset	w9, ge  // ge = tcont
  457e1c:	str	w8, [sp, #3320]
  457e20:	tbnz	w9, #0, 457e60 <readlinkat@plt+0x54f30>
  457e24:	ldur	w8, [x29, #-92]
  457e28:	mov	w9, wzr
  457e2c:	mul	w8, w9, w8
  457e30:	ldr	x10, [sp, #10032]
  457e34:	add	w8, w8, w10
  457e38:	mul	w8, w9, w8
  457e3c:	add	w8, w8, #0x1
  457e40:	lsl	w8, w8, #30
  457e44:	subs	w8, w8, #0x1
  457e48:	mov	w9, #0x2                   	// #2
  457e4c:	mul	w8, w8, w9
  457e50:	add	w8, w8, #0x1
  457e54:	mvn	w8, w8
  457e58:	str	w8, [sp, #3316]
  457e5c:	b	457e80 <readlinkat@plt+0x54f50>
  457e60:	ldur	w8, [x29, #-92]
  457e64:	mov	w9, wzr
  457e68:	mul	w8, w9, w8
  457e6c:	ldr	x10, [sp, #10032]
  457e70:	add	w8, w8, w10
  457e74:	mul	w8, w9, w8
  457e78:	add	w8, w8, #0x0
  457e7c:	str	w8, [sp, #3316]
  457e80:	ldr	w8, [sp, #3316]
  457e84:	ldur	w9, [x29, #-92]
  457e88:	subs	w8, w8, w9
  457e8c:	ldr	w9, [sp, #3320]
  457e90:	cmp	w9, w8
  457e94:	b.lt	457ffc <readlinkat@plt+0x550cc>  // b.tstop
  457e98:	b	457fa8 <readlinkat@plt+0x55078>
  457e9c:	ldur	w8, [x29, #-92]
  457ea0:	mov	w9, wzr
  457ea4:	mul	w8, w9, w8
  457ea8:	ldr	x10, [sp, #10032]
  457eac:	add	w8, w8, w10
  457eb0:	mul	w8, w9, w8
  457eb4:	subs	w8, w8, #0x1
  457eb8:	cmp	w8, #0x0
  457ebc:	cset	w8, ge  // ge = tcont
  457ec0:	tbnz	w8, #0, 457efc <readlinkat@plt+0x54fcc>
  457ec4:	ldur	w8, [x29, #-92]
  457ec8:	mov	w9, wzr
  457ecc:	mul	w8, w9, w8
  457ed0:	ldr	x10, [sp, #10032]
  457ed4:	add	w8, w8, w10
  457ed8:	mul	w8, w9, w8
  457edc:	add	w8, w8, #0x1
  457ee0:	lsl	w8, w8, #30
  457ee4:	subs	w8, w8, #0x1
  457ee8:	mov	w9, #0x2                   	// #2
  457eec:	mul	w8, w8, w9
  457ef0:	add	w8, w8, #0x1
  457ef4:	str	w8, [sp, #3312]
  457ef8:	b	457f1c <readlinkat@plt+0x54fec>
  457efc:	ldur	w8, [x29, #-92]
  457f00:	mov	w9, wzr
  457f04:	mul	w8, w9, w8
  457f08:	ldr	x10, [sp, #10032]
  457f0c:	add	w8, w8, w10
  457f10:	mul	w8, w9, w8
  457f14:	subs	w8, w8, #0x1
  457f18:	str	w8, [sp, #3312]
  457f1c:	ldr	w8, [sp, #3312]
  457f20:	ldur	w9, [x29, #-92]
  457f24:	subs	w8, w8, w9
  457f28:	ldr	x10, [sp, #10032]
  457f2c:	cmp	w8, w10
  457f30:	b.lt	457ffc <readlinkat@plt+0x550cc>  // b.tstop
  457f34:	b	457fa8 <readlinkat@plt+0x55078>
  457f38:	ldr	x8, [sp, #10032]
  457f3c:	cmp	w8, #0x0
  457f40:	cset	w8, ge  // ge = tcont
  457f44:	tbnz	w8, #0, 457f64 <readlinkat@plt+0x55034>
  457f48:	ldur	w8, [x29, #-92]
  457f4c:	ldr	x9, [sp, #10032]
  457f50:	ldur	w10, [x29, #-92]
  457f54:	add	w9, w9, w10
  457f58:	cmp	w8, w9
  457f5c:	b.le	457ffc <readlinkat@plt+0x550cc>
  457f60:	b	457fa8 <readlinkat@plt+0x55078>
  457f64:	ldur	w8, [x29, #-92]
  457f68:	cmp	w8, #0x0
  457f6c:	cset	w8, ge  // ge = tcont
  457f70:	tbnz	w8, #0, 457f90 <readlinkat@plt+0x55060>
  457f74:	ldr	x8, [sp, #10032]
  457f78:	ldr	x9, [sp, #10032]
  457f7c:	ldur	w10, [x29, #-92]
  457f80:	add	w9, w9, w10
  457f84:	cmp	w8, w9
  457f88:	b.le	457ffc <readlinkat@plt+0x550cc>
  457f8c:	b	457fa8 <readlinkat@plt+0x55078>
  457f90:	ldr	x8, [sp, #10032]
  457f94:	ldur	w9, [x29, #-92]
  457f98:	add	w8, w8, w9
  457f9c:	ldur	w9, [x29, #-92]
  457fa0:	cmp	w8, w9
  457fa4:	b.lt	457ffc <readlinkat@plt+0x550cc>  // b.tstop
  457fa8:	ldr	x8, [sp, #10032]
  457fac:	ldur	w9, [x29, #-92]
  457fb0:	add	w8, w8, w9
  457fb4:	mov	w9, wzr
  457fb8:	mul	w8, w9, w8
  457fbc:	subs	w8, w8, #0x1
  457fc0:	cmp	w8, #0x0
  457fc4:	cset	w8, ge  // ge = tcont
  457fc8:	tbnz	w8, #0, 457fe4 <readlinkat@plt+0x550b4>
  457fcc:	ldr	x8, [sp, #10032]
  457fd0:	ldur	w9, [x29, #-92]
  457fd4:	add	w8, w8, w9
  457fd8:	mov	w9, #0x80000000            	// #-2147483648
  457fdc:	cmp	w8, w9
  457fe0:	b.lt	457ffc <readlinkat@plt+0x550cc>  // b.tstop
  457fe4:	ldr	x8, [sp, #10032]
  457fe8:	ldur	w9, [x29, #-92]
  457fec:	add	w8, w8, w9
  457ff0:	mov	w9, #0x7fffffff            	// #2147483647
  457ff4:	cmp	w9, w8
  457ff8:	b.ge	458018 <readlinkat@plt+0x550e8>  // b.tcont
  457ffc:	ldr	x8, [sp, #10032]
  458000:	ldur	w9, [x29, #-92]
  458004:	add	w8, w8, w9
  458008:	stur	w8, [x29, #-92]
  45800c:	ldr	w8, [sp, #9664]
  458010:	tbnz	w8, #0, 458f38 <readlinkat@plt+0x56008>
  458014:	b	458f44 <readlinkat@plt+0x56014>
  458018:	ldr	x8, [sp, #10032]
  45801c:	ldur	w9, [x29, #-92]
  458020:	add	w8, w8, w9
  458024:	stur	w8, [x29, #-92]
  458028:	ldr	w8, [sp, #9668]
  45802c:	tbnz	w8, #0, 458f38 <readlinkat@plt+0x56008>
  458030:	b	458f44 <readlinkat@plt+0x56014>
  458034:	ldur	w8, [x29, #-92]
  458038:	mov	w9, wzr
  45803c:	mul	w8, w9, w8
  458040:	ldr	x10, [sp, #10032]
  458044:	add	x10, x10, w8, sxtw
  458048:	mov	x11, xzr
  45804c:	mul	x10, x11, x10
  458050:	subs	x10, x10, #0x1
  458054:	cmp	x10, #0x0
  458058:	cset	w8, ge  // ge = tcont
  45805c:	tbnz	w8, #0, 4580a0 <readlinkat@plt+0x55170>
  458060:	ldur	w8, [x29, #-92]
  458064:	mov	w9, wzr
  458068:	mul	w8, w9, w8
  45806c:	ldr	x10, [sp, #10032]
  458070:	add	x10, x10, w8, sxtw
  458074:	mov	x11, xzr
  458078:	mul	x10, x11, x10
  45807c:	add	x10, x10, #0x1
  458080:	lsl	x10, x10, #62
  458084:	subs	x10, x10, #0x1
  458088:	mov	x11, #0x2                   	// #2
  45808c:	mul	x10, x10, x11
  458090:	add	x10, x10, #0x1
  458094:	mvn	x10, x10
  458098:	str	x10, [sp, #3304]
  45809c:	b	4580c4 <readlinkat@plt+0x55194>
  4580a0:	ldur	w8, [x29, #-92]
  4580a4:	mov	w9, wzr
  4580a8:	mul	w8, w9, w8
  4580ac:	ldr	x10, [sp, #10032]
  4580b0:	add	x10, x10, w8, sxtw
  4580b4:	mov	x11, xzr
  4580b8:	mul	x10, x11, x10
  4580bc:	add	x10, x10, #0x0
  4580c0:	str	x10, [sp, #3304]
  4580c4:	ldr	x8, [sp, #3304]
  4580c8:	cmp	x8, #0x0
  4580cc:	cset	w9, ge  // ge = tcont
  4580d0:	tbnz	w9, #0, 458240 <readlinkat@plt+0x55310>
  4580d4:	ldur	w8, [x29, #-92]
  4580d8:	cmp	w8, #0x0
  4580dc:	cset	w8, ge  // ge = tcont
  4580e0:	tbnz	w8, #0, 458198 <readlinkat@plt+0x55268>
  4580e4:	ldr	x8, [sp, #10032]
  4580e8:	ldur	w9, [x29, #-92]
  4580ec:	mov	w10, wzr
  4580f0:	mul	w9, w10, w9
  4580f4:	ldr	x11, [sp, #10032]
  4580f8:	add	x11, x11, w9, sxtw
  4580fc:	mov	x12, xzr
  458100:	mul	x11, x12, x11
  458104:	subs	x11, x11, #0x1
  458108:	cmp	x11, #0x0
  45810c:	cset	w9, ge  // ge = tcont
  458110:	str	x8, [sp, #3296]
  458114:	tbnz	w9, #0, 458158 <readlinkat@plt+0x55228>
  458118:	ldur	w8, [x29, #-92]
  45811c:	mov	w9, wzr
  458120:	mul	w8, w9, w8
  458124:	ldr	x10, [sp, #10032]
  458128:	add	x10, x10, w8, sxtw
  45812c:	mov	x11, xzr
  458130:	mul	x10, x11, x10
  458134:	add	x10, x10, #0x1
  458138:	lsl	x10, x10, #62
  45813c:	subs	x10, x10, #0x1
  458140:	mov	x11, #0x2                   	// #2
  458144:	mul	x10, x10, x11
  458148:	add	x10, x10, #0x1
  45814c:	mvn	x10, x10
  458150:	str	x10, [sp, #3288]
  458154:	b	45817c <readlinkat@plt+0x5524c>
  458158:	ldur	w8, [x29, #-92]
  45815c:	mov	w9, wzr
  458160:	mul	w8, w9, w8
  458164:	ldr	x10, [sp, #10032]
  458168:	add	x10, x10, w8, sxtw
  45816c:	mov	x11, xzr
  458170:	mul	x10, x11, x10
  458174:	add	x10, x10, #0x0
  458178:	str	x10, [sp, #3288]
  45817c:	ldr	x8, [sp, #3288]
  458180:	ldursw	x9, [x29, #-92]
  458184:	subs	x8, x8, x9
  458188:	ldr	x9, [sp, #3296]
  45818c:	cmp	x9, x8
  458190:	b.lt	458304 <readlinkat@plt+0x553d4>  // b.tstop
  458194:	b	4582b0 <readlinkat@plt+0x55380>
  458198:	ldur	w8, [x29, #-92]
  45819c:	mov	w9, wzr
  4581a0:	mul	w8, w9, w8
  4581a4:	ldr	x10, [sp, #10032]
  4581a8:	add	x10, x10, w8, sxtw
  4581ac:	mov	x11, xzr
  4581b0:	mul	x10, x11, x10
  4581b4:	subs	x10, x10, #0x1
  4581b8:	cmp	x10, #0x0
  4581bc:	cset	w8, ge  // ge = tcont
  4581c0:	tbnz	w8, #0, 458200 <readlinkat@plt+0x552d0>
  4581c4:	ldur	w8, [x29, #-92]
  4581c8:	mov	w9, wzr
  4581cc:	mul	w8, w9, w8
  4581d0:	ldr	x10, [sp, #10032]
  4581d4:	add	x10, x10, w8, sxtw
  4581d8:	mov	x11, xzr
  4581dc:	mul	x10, x11, x10
  4581e0:	add	x10, x10, #0x1
  4581e4:	lsl	x10, x10, #62
  4581e8:	subs	x10, x10, #0x1
  4581ec:	mov	x11, #0x2                   	// #2
  4581f0:	mul	x10, x10, x11
  4581f4:	add	x10, x10, #0x1
  4581f8:	str	x10, [sp, #3280]
  4581fc:	b	458224 <readlinkat@plt+0x552f4>
  458200:	ldur	w8, [x29, #-92]
  458204:	mov	w9, wzr
  458208:	mul	w8, w9, w8
  45820c:	ldr	x10, [sp, #10032]
  458210:	add	x10, x10, w8, sxtw
  458214:	mov	x11, xzr
  458218:	mul	x10, x11, x10
  45821c:	subs	x10, x10, #0x1
  458220:	str	x10, [sp, #3280]
  458224:	ldr	x8, [sp, #3280]
  458228:	ldursw	x9, [x29, #-92]
  45822c:	subs	x8, x8, x9
  458230:	ldr	x9, [sp, #10032]
  458234:	cmp	x8, x9
  458238:	b.lt	458304 <readlinkat@plt+0x553d4>  // b.tstop
  45823c:	b	4582b0 <readlinkat@plt+0x55380>
  458240:	ldr	x8, [sp, #10032]
  458244:	cmp	x8, #0x0
  458248:	cset	w9, ge  // ge = tcont
  45824c:	tbnz	w9, #0, 45826c <readlinkat@plt+0x5533c>
  458250:	ldursw	x8, [x29, #-92]
  458254:	ldr	x9, [sp, #10032]
  458258:	ldursw	x10, [x29, #-92]
  45825c:	add	x9, x9, x10
  458260:	cmp	x8, x9
  458264:	b.le	458304 <readlinkat@plt+0x553d4>
  458268:	b	4582b0 <readlinkat@plt+0x55380>
  45826c:	ldur	w8, [x29, #-92]
  458270:	cmp	w8, #0x0
  458274:	cset	w8, ge  // ge = tcont
  458278:	tbnz	w8, #0, 458298 <readlinkat@plt+0x55368>
  45827c:	ldr	x8, [sp, #10032]
  458280:	ldr	x9, [sp, #10032]
  458284:	ldursw	x10, [x29, #-92]
  458288:	add	x9, x9, x10
  45828c:	cmp	x8, x9
  458290:	b.le	458304 <readlinkat@plt+0x553d4>
  458294:	b	4582b0 <readlinkat@plt+0x55380>
  458298:	ldr	x8, [sp, #10032]
  45829c:	ldursw	x9, [x29, #-92]
  4582a0:	add	x8, x8, x9
  4582a4:	ldursw	x9, [x29, #-92]
  4582a8:	cmp	x8, x9
  4582ac:	b.lt	458304 <readlinkat@plt+0x553d4>  // b.tstop
  4582b0:	ldr	x8, [sp, #10032]
  4582b4:	ldursw	x9, [x29, #-92]
  4582b8:	add	x8, x8, x9
  4582bc:	mov	x9, xzr
  4582c0:	mul	x8, x9, x8
  4582c4:	subs	x8, x8, #0x1
  4582c8:	cmp	x8, #0x0
  4582cc:	cset	w10, ge  // ge = tcont
  4582d0:	tbnz	w10, #0, 4582ec <readlinkat@plt+0x553bc>
  4582d4:	ldr	x8, [sp, #10032]
  4582d8:	ldursw	x9, [x29, #-92]
  4582dc:	add	x8, x8, x9
  4582e0:	mov	x9, #0xffffffff80000000    	// #-2147483648
  4582e4:	cmp	x8, x9
  4582e8:	b.lt	458304 <readlinkat@plt+0x553d4>  // b.tstop
  4582ec:	ldr	x8, [sp, #10032]
  4582f0:	ldursw	x9, [x29, #-92]
  4582f4:	add	x8, x8, x9
  4582f8:	mov	x9, #0x7fffffff            	// #2147483647
  4582fc:	cmp	x9, x8
  458300:	b.ge	458320 <readlinkat@plt+0x553f0>  // b.tcont
  458304:	ldr	x8, [sp, #10032]
  458308:	ldur	w9, [x29, #-92]
  45830c:	add	w8, w8, w9
  458310:	stur	w8, [x29, #-92]
  458314:	ldr	w8, [sp, #9664]
  458318:	tbnz	w8, #0, 458f38 <readlinkat@plt+0x56008>
  45831c:	b	458f44 <readlinkat@plt+0x56014>
  458320:	ldr	x8, [sp, #10032]
  458324:	ldur	w9, [x29, #-92]
  458328:	add	w8, w8, w9
  45832c:	stur	w8, [x29, #-92]
  458330:	ldr	w8, [sp, #9668]
  458334:	tbnz	w8, #0, 458f38 <readlinkat@plt+0x56008>
  458338:	b	458f44 <readlinkat@plt+0x56014>
  45833c:	ldr	w8, [sp, #9668]
  458340:	tbnz	w8, #0, 458348 <readlinkat@plt+0x55418>
  458344:	b	458940 <readlinkat@plt+0x55a10>
  458348:	ldr	w8, [sp, #9668]
  45834c:	tbnz	w8, #0, 458354 <readlinkat@plt+0x55424>
  458350:	b	458638 <readlinkat@plt+0x55708>
  458354:	ldursw	x8, [x29, #-92]
  458358:	mov	x9, xzr
  45835c:	mul	x8, x9, x8
  458360:	ldr	x10, [sp, #10032]
  458364:	add	x8, x8, x10
  458368:	mul	x8, x9, x8
  45836c:	subs	x8, x8, #0x1
  458370:	cmp	x8, #0x0
  458374:	cset	w11, ge  // ge = tcont
  458378:	tbnz	w11, #0, 4583b8 <readlinkat@plt+0x55488>
  45837c:	ldursw	x8, [x29, #-92]
  458380:	mov	x9, xzr
  458384:	mul	x8, x9, x8
  458388:	ldr	x10, [sp, #10032]
  45838c:	add	x8, x8, x10
  458390:	mul	x8, x9, x8
  458394:	add	x8, x8, #0x1
  458398:	lsl	x8, x8, #62
  45839c:	subs	x8, x8, #0x1
  4583a0:	mov	x9, #0x2                   	// #2
  4583a4:	mul	x8, x8, x9
  4583a8:	add	x8, x8, #0x1
  4583ac:	mvn	x8, x8
  4583b0:	str	x8, [sp, #3272]
  4583b4:	b	4583d8 <readlinkat@plt+0x554a8>
  4583b8:	ldursw	x8, [x29, #-92]
  4583bc:	mov	x9, xzr
  4583c0:	mul	x8, x9, x8
  4583c4:	ldr	x10, [sp, #10032]
  4583c8:	add	x8, x8, x10
  4583cc:	mul	x8, x9, x8
  4583d0:	add	x8, x8, #0x0
  4583d4:	str	x8, [sp, #3272]
  4583d8:	ldr	x8, [sp, #3272]
  4583dc:	cmp	x8, #0x0
  4583e0:	cset	w9, ge  // ge = tcont
  4583e4:	tbnz	w9, #0, 45853c <readlinkat@plt+0x5560c>
  4583e8:	ldursw	x8, [x29, #-92]
  4583ec:	cmp	x8, #0x0
  4583f0:	cset	w9, ge  // ge = tcont
  4583f4:	tbnz	w9, #0, 4584a0 <readlinkat@plt+0x55570>
  4583f8:	ldr	x8, [sp, #10032]
  4583fc:	ldursw	x9, [x29, #-92]
  458400:	mov	x10, xzr
  458404:	mul	x9, x10, x9
  458408:	ldr	x11, [sp, #10032]
  45840c:	add	x9, x9, x11
  458410:	mul	x9, x10, x9
  458414:	subs	x9, x9, #0x1
  458418:	cmp	x9, #0x0
  45841c:	cset	w12, ge  // ge = tcont
  458420:	str	x8, [sp, #3264]
  458424:	tbnz	w12, #0, 458464 <readlinkat@plt+0x55534>
  458428:	ldursw	x8, [x29, #-92]
  45842c:	mov	x9, xzr
  458430:	mul	x8, x9, x8
  458434:	ldr	x10, [sp, #10032]
  458438:	add	x8, x8, x10
  45843c:	mul	x8, x9, x8
  458440:	add	x8, x8, #0x1
  458444:	lsl	x8, x8, #62
  458448:	subs	x8, x8, #0x1
  45844c:	mov	x9, #0x2                   	// #2
  458450:	mul	x8, x8, x9
  458454:	add	x8, x8, #0x1
  458458:	mvn	x8, x8
  45845c:	str	x8, [sp, #3256]
  458460:	b	458484 <readlinkat@plt+0x55554>
  458464:	ldursw	x8, [x29, #-92]
  458468:	mov	x9, xzr
  45846c:	mul	x8, x9, x8
  458470:	ldr	x10, [sp, #10032]
  458474:	add	x8, x8, x10
  458478:	mul	x8, x9, x8
  45847c:	add	x8, x8, #0x0
  458480:	str	x8, [sp, #3256]
  458484:	ldr	x8, [sp, #3256]
  458488:	ldursw	x9, [x29, #-92]
  45848c:	subs	x8, x8, x9
  458490:	ldr	x9, [sp, #3264]
  458494:	cmp	x9, x8
  458498:	b.lt	458600 <readlinkat@plt+0x556d0>  // b.tstop
  45849c:	b	4585ac <readlinkat@plt+0x5567c>
  4584a0:	ldursw	x8, [x29, #-92]
  4584a4:	mov	x9, xzr
  4584a8:	mul	x8, x9, x8
  4584ac:	ldr	x10, [sp, #10032]
  4584b0:	add	x8, x8, x10
  4584b4:	mul	x8, x9, x8
  4584b8:	subs	x8, x8, #0x1
  4584bc:	cmp	x8, #0x0
  4584c0:	cset	w11, ge  // ge = tcont
  4584c4:	tbnz	w11, #0, 458500 <readlinkat@plt+0x555d0>
  4584c8:	ldursw	x8, [x29, #-92]
  4584cc:	mov	x9, xzr
  4584d0:	mul	x8, x9, x8
  4584d4:	ldr	x10, [sp, #10032]
  4584d8:	add	x8, x8, x10
  4584dc:	mul	x8, x9, x8
  4584e0:	add	x8, x8, #0x1
  4584e4:	lsl	x8, x8, #62
  4584e8:	subs	x8, x8, #0x1
  4584ec:	mov	x9, #0x2                   	// #2
  4584f0:	mul	x8, x8, x9
  4584f4:	add	x8, x8, #0x1
  4584f8:	str	x8, [sp, #3248]
  4584fc:	b	458520 <readlinkat@plt+0x555f0>
  458500:	ldursw	x8, [x29, #-92]
  458504:	mov	x9, xzr
  458508:	mul	x8, x9, x8
  45850c:	ldr	x10, [sp, #10032]
  458510:	add	x8, x8, x10
  458514:	mul	x8, x9, x8
  458518:	subs	x8, x8, #0x1
  45851c:	str	x8, [sp, #3248]
  458520:	ldr	x8, [sp, #3248]
  458524:	ldursw	x9, [x29, #-92]
  458528:	subs	x8, x8, x9
  45852c:	ldr	x9, [sp, #10032]
  458530:	cmp	x8, x9
  458534:	b.lt	458600 <readlinkat@plt+0x556d0>  // b.tstop
  458538:	b	4585ac <readlinkat@plt+0x5567c>
  45853c:	ldr	x8, [sp, #10032]
  458540:	cmp	x8, #0x0
  458544:	cset	w9, ge  // ge = tcont
  458548:	tbnz	w9, #0, 458568 <readlinkat@plt+0x55638>
  45854c:	ldursw	x8, [x29, #-92]
  458550:	ldr	x9, [sp, #10032]
  458554:	ldursw	x10, [x29, #-92]
  458558:	add	x9, x9, x10
  45855c:	cmp	x8, x9
  458560:	b.le	458600 <readlinkat@plt+0x556d0>
  458564:	b	4585ac <readlinkat@plt+0x5567c>
  458568:	ldursw	x8, [x29, #-92]
  45856c:	cmp	x8, #0x0
  458570:	cset	w9, ge  // ge = tcont
  458574:	tbnz	w9, #0, 458594 <readlinkat@plt+0x55664>
  458578:	ldr	x8, [sp, #10032]
  45857c:	ldr	x9, [sp, #10032]
  458580:	ldursw	x10, [x29, #-92]
  458584:	add	x9, x9, x10
  458588:	cmp	x8, x9
  45858c:	b.le	458600 <readlinkat@plt+0x556d0>
  458590:	b	4585ac <readlinkat@plt+0x5567c>
  458594:	ldr	x8, [sp, #10032]
  458598:	ldursw	x9, [x29, #-92]
  45859c:	add	x8, x8, x9
  4585a0:	ldursw	x9, [x29, #-92]
  4585a4:	cmp	x8, x9
  4585a8:	b.lt	458600 <readlinkat@plt+0x556d0>  // b.tstop
  4585ac:	ldr	x8, [sp, #10032]
  4585b0:	ldursw	x9, [x29, #-92]
  4585b4:	add	x8, x8, x9
  4585b8:	mov	x9, xzr
  4585bc:	mul	x8, x9, x8
  4585c0:	subs	x8, x8, #0x1
  4585c4:	cmp	x8, #0x0
  4585c8:	cset	w10, ge  // ge = tcont
  4585cc:	tbnz	w10, #0, 4585e8 <readlinkat@plt+0x556b8>
  4585d0:	ldr	x8, [sp, #10032]
  4585d4:	ldursw	x9, [x29, #-92]
  4585d8:	add	x8, x8, x9
  4585dc:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  4585e0:	cmp	x8, x9
  4585e4:	b.lt	458600 <readlinkat@plt+0x556d0>  // b.tstop
  4585e8:	ldr	x8, [sp, #10032]
  4585ec:	ldursw	x9, [x29, #-92]
  4585f0:	add	x8, x8, x9
  4585f4:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  4585f8:	cmp	x9, x8
  4585fc:	b.ge	45861c <readlinkat@plt+0x556ec>  // b.tcont
  458600:	ldr	x8, [sp, #10032]
  458604:	ldursw	x9, [x29, #-92]
  458608:	add	x8, x8, x9
  45860c:	stur	w8, [x29, #-92]
  458610:	ldr	w8, [sp, #9664]
  458614:	tbnz	w8, #0, 458f38 <readlinkat@plt+0x56008>
  458618:	b	458f44 <readlinkat@plt+0x56014>
  45861c:	ldr	x8, [sp, #10032]
  458620:	ldursw	x9, [x29, #-92]
  458624:	add	x8, x8, x9
  458628:	stur	w8, [x29, #-92]
  45862c:	ldr	w8, [sp, #9668]
  458630:	tbnz	w8, #0, 458f38 <readlinkat@plt+0x56008>
  458634:	b	458f44 <readlinkat@plt+0x56014>
  458638:	ldur	w8, [x29, #-92]
  45863c:	mov	w9, wzr
  458640:	mul	w8, w9, w8
  458644:	ldr	x10, [sp, #10032]
  458648:	add	x10, x10, w8, sxtw
  45864c:	mov	x11, xzr
  458650:	mul	x10, x11, x10
  458654:	subs	x10, x10, #0x1
  458658:	cmp	x10, #0x0
  45865c:	cset	w8, ge  // ge = tcont
  458660:	tbnz	w8, #0, 4586a4 <readlinkat@plt+0x55774>
  458664:	ldur	w8, [x29, #-92]
  458668:	mov	w9, wzr
  45866c:	mul	w8, w9, w8
  458670:	ldr	x10, [sp, #10032]
  458674:	add	x10, x10, w8, sxtw
  458678:	mov	x11, xzr
  45867c:	mul	x10, x11, x10
  458680:	add	x10, x10, #0x1
  458684:	lsl	x10, x10, #62
  458688:	subs	x10, x10, #0x1
  45868c:	mov	x11, #0x2                   	// #2
  458690:	mul	x10, x10, x11
  458694:	add	x10, x10, #0x1
  458698:	mvn	x10, x10
  45869c:	str	x10, [sp, #3240]
  4586a0:	b	4586c8 <readlinkat@plt+0x55798>
  4586a4:	ldur	w8, [x29, #-92]
  4586a8:	mov	w9, wzr
  4586ac:	mul	w8, w9, w8
  4586b0:	ldr	x10, [sp, #10032]
  4586b4:	add	x10, x10, w8, sxtw
  4586b8:	mov	x11, xzr
  4586bc:	mul	x10, x11, x10
  4586c0:	add	x10, x10, #0x0
  4586c4:	str	x10, [sp, #3240]
  4586c8:	ldr	x8, [sp, #3240]
  4586cc:	cmp	x8, #0x0
  4586d0:	cset	w9, ge  // ge = tcont
  4586d4:	tbnz	w9, #0, 458844 <readlinkat@plt+0x55914>
  4586d8:	ldur	w8, [x29, #-92]
  4586dc:	cmp	w8, #0x0
  4586e0:	cset	w8, ge  // ge = tcont
  4586e4:	tbnz	w8, #0, 45879c <readlinkat@plt+0x5586c>
  4586e8:	ldr	x8, [sp, #10032]
  4586ec:	ldur	w9, [x29, #-92]
  4586f0:	mov	w10, wzr
  4586f4:	mul	w9, w10, w9
  4586f8:	ldr	x11, [sp, #10032]
  4586fc:	add	x11, x11, w9, sxtw
  458700:	mov	x12, xzr
  458704:	mul	x11, x12, x11
  458708:	subs	x11, x11, #0x1
  45870c:	cmp	x11, #0x0
  458710:	cset	w9, ge  // ge = tcont
  458714:	str	x8, [sp, #3232]
  458718:	tbnz	w9, #0, 45875c <readlinkat@plt+0x5582c>
  45871c:	ldur	w8, [x29, #-92]
  458720:	mov	w9, wzr
  458724:	mul	w8, w9, w8
  458728:	ldr	x10, [sp, #10032]
  45872c:	add	x10, x10, w8, sxtw
  458730:	mov	x11, xzr
  458734:	mul	x10, x11, x10
  458738:	add	x10, x10, #0x1
  45873c:	lsl	x10, x10, #62
  458740:	subs	x10, x10, #0x1
  458744:	mov	x11, #0x2                   	// #2
  458748:	mul	x10, x10, x11
  45874c:	add	x10, x10, #0x1
  458750:	mvn	x10, x10
  458754:	str	x10, [sp, #3224]
  458758:	b	458780 <readlinkat@plt+0x55850>
  45875c:	ldur	w8, [x29, #-92]
  458760:	mov	w9, wzr
  458764:	mul	w8, w9, w8
  458768:	ldr	x10, [sp, #10032]
  45876c:	add	x10, x10, w8, sxtw
  458770:	mov	x11, xzr
  458774:	mul	x10, x11, x10
  458778:	add	x10, x10, #0x0
  45877c:	str	x10, [sp, #3224]
  458780:	ldr	x8, [sp, #3224]
  458784:	ldursw	x9, [x29, #-92]
  458788:	subs	x8, x8, x9
  45878c:	ldr	x9, [sp, #3232]
  458790:	cmp	x9, x8
  458794:	b.lt	458908 <readlinkat@plt+0x559d8>  // b.tstop
  458798:	b	4588b4 <readlinkat@plt+0x55984>
  45879c:	ldur	w8, [x29, #-92]
  4587a0:	mov	w9, wzr
  4587a4:	mul	w8, w9, w8
  4587a8:	ldr	x10, [sp, #10032]
  4587ac:	add	x10, x10, w8, sxtw
  4587b0:	mov	x11, xzr
  4587b4:	mul	x10, x11, x10
  4587b8:	subs	x10, x10, #0x1
  4587bc:	cmp	x10, #0x0
  4587c0:	cset	w8, ge  // ge = tcont
  4587c4:	tbnz	w8, #0, 458804 <readlinkat@plt+0x558d4>
  4587c8:	ldur	w8, [x29, #-92]
  4587cc:	mov	w9, wzr
  4587d0:	mul	w8, w9, w8
  4587d4:	ldr	x10, [sp, #10032]
  4587d8:	add	x10, x10, w8, sxtw
  4587dc:	mov	x11, xzr
  4587e0:	mul	x10, x11, x10
  4587e4:	add	x10, x10, #0x1
  4587e8:	lsl	x10, x10, #62
  4587ec:	subs	x10, x10, #0x1
  4587f0:	mov	x11, #0x2                   	// #2
  4587f4:	mul	x10, x10, x11
  4587f8:	add	x10, x10, #0x1
  4587fc:	str	x10, [sp, #3216]
  458800:	b	458828 <readlinkat@plt+0x558f8>
  458804:	ldur	w8, [x29, #-92]
  458808:	mov	w9, wzr
  45880c:	mul	w8, w9, w8
  458810:	ldr	x10, [sp, #10032]
  458814:	add	x10, x10, w8, sxtw
  458818:	mov	x11, xzr
  45881c:	mul	x10, x11, x10
  458820:	subs	x10, x10, #0x1
  458824:	str	x10, [sp, #3216]
  458828:	ldr	x8, [sp, #3216]
  45882c:	ldursw	x9, [x29, #-92]
  458830:	subs	x8, x8, x9
  458834:	ldr	x9, [sp, #10032]
  458838:	cmp	x8, x9
  45883c:	b.lt	458908 <readlinkat@plt+0x559d8>  // b.tstop
  458840:	b	4588b4 <readlinkat@plt+0x55984>
  458844:	ldr	x8, [sp, #10032]
  458848:	cmp	x8, #0x0
  45884c:	cset	w9, ge  // ge = tcont
  458850:	tbnz	w9, #0, 458870 <readlinkat@plt+0x55940>
  458854:	ldursw	x8, [x29, #-92]
  458858:	ldr	x9, [sp, #10032]
  45885c:	ldursw	x10, [x29, #-92]
  458860:	add	x9, x9, x10
  458864:	cmp	x8, x9
  458868:	b.le	458908 <readlinkat@plt+0x559d8>
  45886c:	b	4588b4 <readlinkat@plt+0x55984>
  458870:	ldur	w8, [x29, #-92]
  458874:	cmp	w8, #0x0
  458878:	cset	w8, ge  // ge = tcont
  45887c:	tbnz	w8, #0, 45889c <readlinkat@plt+0x5596c>
  458880:	ldr	x8, [sp, #10032]
  458884:	ldr	x9, [sp, #10032]
  458888:	ldursw	x10, [x29, #-92]
  45888c:	add	x9, x9, x10
  458890:	cmp	x8, x9
  458894:	b.le	458908 <readlinkat@plt+0x559d8>
  458898:	b	4588b4 <readlinkat@plt+0x55984>
  45889c:	ldr	x8, [sp, #10032]
  4588a0:	ldursw	x9, [x29, #-92]
  4588a4:	add	x8, x8, x9
  4588a8:	ldursw	x9, [x29, #-92]
  4588ac:	cmp	x8, x9
  4588b0:	b.lt	458908 <readlinkat@plt+0x559d8>  // b.tstop
  4588b4:	ldr	x8, [sp, #10032]
  4588b8:	ldursw	x9, [x29, #-92]
  4588bc:	add	x8, x8, x9
  4588c0:	mov	x9, xzr
  4588c4:	mul	x8, x9, x8
  4588c8:	subs	x8, x8, #0x1
  4588cc:	cmp	x8, #0x0
  4588d0:	cset	w10, ge  // ge = tcont
  4588d4:	tbnz	w10, #0, 4588f0 <readlinkat@plt+0x559c0>
  4588d8:	ldr	x8, [sp, #10032]
  4588dc:	ldursw	x9, [x29, #-92]
  4588e0:	add	x8, x8, x9
  4588e4:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  4588e8:	cmp	x8, x9
  4588ec:	b.lt	458908 <readlinkat@plt+0x559d8>  // b.tstop
  4588f0:	ldr	x8, [sp, #10032]
  4588f4:	ldursw	x9, [x29, #-92]
  4588f8:	add	x8, x8, x9
  4588fc:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  458900:	cmp	x9, x8
  458904:	b.ge	458924 <readlinkat@plt+0x559f4>  // b.tcont
  458908:	ldr	x8, [sp, #10032]
  45890c:	ldursw	x9, [x29, #-92]
  458910:	add	x8, x8, x9
  458914:	stur	w8, [x29, #-92]
  458918:	ldr	w8, [sp, #9664]
  45891c:	tbnz	w8, #0, 458f38 <readlinkat@plt+0x56008>
  458920:	b	458f44 <readlinkat@plt+0x56014>
  458924:	ldr	x8, [sp, #10032]
  458928:	ldursw	x9, [x29, #-92]
  45892c:	add	x8, x8, x9
  458930:	stur	w8, [x29, #-92]
  458934:	ldr	w8, [sp, #9668]
  458938:	tbnz	w8, #0, 458f38 <readlinkat@plt+0x56008>
  45893c:	b	458f44 <readlinkat@plt+0x56014>
  458940:	ldr	w8, [sp, #9668]
  458944:	tbnz	w8, #0, 45894c <readlinkat@plt+0x55a1c>
  458948:	b	458c30 <readlinkat@plt+0x55d00>
  45894c:	ldursw	x8, [x29, #-92]
  458950:	mov	x9, xzr
  458954:	mul	x8, x9, x8
  458958:	ldr	x10, [sp, #10032]
  45895c:	add	x8, x8, x10
  458960:	mul	x8, x9, x8
  458964:	subs	x8, x8, #0x1
  458968:	cmp	x8, #0x0
  45896c:	cset	w11, ge  // ge = tcont
  458970:	tbnz	w11, #0, 4589b0 <readlinkat@plt+0x55a80>
  458974:	ldursw	x8, [x29, #-92]
  458978:	mov	x9, xzr
  45897c:	mul	x8, x9, x8
  458980:	ldr	x10, [sp, #10032]
  458984:	add	x8, x8, x10
  458988:	mul	x8, x9, x8
  45898c:	add	x8, x8, #0x1
  458990:	lsl	x8, x8, #62
  458994:	subs	x8, x8, #0x1
  458998:	mov	x9, #0x2                   	// #2
  45899c:	mul	x8, x8, x9
  4589a0:	add	x8, x8, #0x1
  4589a4:	mvn	x8, x8
  4589a8:	str	x8, [sp, #3208]
  4589ac:	b	4589d0 <readlinkat@plt+0x55aa0>
  4589b0:	ldursw	x8, [x29, #-92]
  4589b4:	mov	x9, xzr
  4589b8:	mul	x8, x9, x8
  4589bc:	ldr	x10, [sp, #10032]
  4589c0:	add	x8, x8, x10
  4589c4:	mul	x8, x9, x8
  4589c8:	add	x8, x8, #0x0
  4589cc:	str	x8, [sp, #3208]
  4589d0:	ldr	x8, [sp, #3208]
  4589d4:	cmp	x8, #0x0
  4589d8:	cset	w9, ge  // ge = tcont
  4589dc:	tbnz	w9, #0, 458b34 <readlinkat@plt+0x55c04>
  4589e0:	ldursw	x8, [x29, #-92]
  4589e4:	cmp	x8, #0x0
  4589e8:	cset	w9, ge  // ge = tcont
  4589ec:	tbnz	w9, #0, 458a98 <readlinkat@plt+0x55b68>
  4589f0:	ldr	x8, [sp, #10032]
  4589f4:	ldursw	x9, [x29, #-92]
  4589f8:	mov	x10, xzr
  4589fc:	mul	x9, x10, x9
  458a00:	ldr	x11, [sp, #10032]
  458a04:	add	x9, x9, x11
  458a08:	mul	x9, x10, x9
  458a0c:	subs	x9, x9, #0x1
  458a10:	cmp	x9, #0x0
  458a14:	cset	w12, ge  // ge = tcont
  458a18:	str	x8, [sp, #3200]
  458a1c:	tbnz	w12, #0, 458a5c <readlinkat@plt+0x55b2c>
  458a20:	ldursw	x8, [x29, #-92]
  458a24:	mov	x9, xzr
  458a28:	mul	x8, x9, x8
  458a2c:	ldr	x10, [sp, #10032]
  458a30:	add	x8, x8, x10
  458a34:	mul	x8, x9, x8
  458a38:	add	x8, x8, #0x1
  458a3c:	lsl	x8, x8, #62
  458a40:	subs	x8, x8, #0x1
  458a44:	mov	x9, #0x2                   	// #2
  458a48:	mul	x8, x8, x9
  458a4c:	add	x8, x8, #0x1
  458a50:	mvn	x8, x8
  458a54:	str	x8, [sp, #3192]
  458a58:	b	458a7c <readlinkat@plt+0x55b4c>
  458a5c:	ldursw	x8, [x29, #-92]
  458a60:	mov	x9, xzr
  458a64:	mul	x8, x9, x8
  458a68:	ldr	x10, [sp, #10032]
  458a6c:	add	x8, x8, x10
  458a70:	mul	x8, x9, x8
  458a74:	add	x8, x8, #0x0
  458a78:	str	x8, [sp, #3192]
  458a7c:	ldr	x8, [sp, #3192]
  458a80:	ldursw	x9, [x29, #-92]
  458a84:	subs	x8, x8, x9
  458a88:	ldr	x9, [sp, #3200]
  458a8c:	cmp	x9, x8
  458a90:	b.lt	458bf8 <readlinkat@plt+0x55cc8>  // b.tstop
  458a94:	b	458ba4 <readlinkat@plt+0x55c74>
  458a98:	ldursw	x8, [x29, #-92]
  458a9c:	mov	x9, xzr
  458aa0:	mul	x8, x9, x8
  458aa4:	ldr	x10, [sp, #10032]
  458aa8:	add	x8, x8, x10
  458aac:	mul	x8, x9, x8
  458ab0:	subs	x8, x8, #0x1
  458ab4:	cmp	x8, #0x0
  458ab8:	cset	w11, ge  // ge = tcont
  458abc:	tbnz	w11, #0, 458af8 <readlinkat@plt+0x55bc8>
  458ac0:	ldursw	x8, [x29, #-92]
  458ac4:	mov	x9, xzr
  458ac8:	mul	x8, x9, x8
  458acc:	ldr	x10, [sp, #10032]
  458ad0:	add	x8, x8, x10
  458ad4:	mul	x8, x9, x8
  458ad8:	add	x8, x8, #0x1
  458adc:	lsl	x8, x8, #62
  458ae0:	subs	x8, x8, #0x1
  458ae4:	mov	x9, #0x2                   	// #2
  458ae8:	mul	x8, x8, x9
  458aec:	add	x8, x8, #0x1
  458af0:	str	x8, [sp, #3184]
  458af4:	b	458b18 <readlinkat@plt+0x55be8>
  458af8:	ldursw	x8, [x29, #-92]
  458afc:	mov	x9, xzr
  458b00:	mul	x8, x9, x8
  458b04:	ldr	x10, [sp, #10032]
  458b08:	add	x8, x8, x10
  458b0c:	mul	x8, x9, x8
  458b10:	subs	x8, x8, #0x1
  458b14:	str	x8, [sp, #3184]
  458b18:	ldr	x8, [sp, #3184]
  458b1c:	ldursw	x9, [x29, #-92]
  458b20:	subs	x8, x8, x9
  458b24:	ldr	x9, [sp, #10032]
  458b28:	cmp	x8, x9
  458b2c:	b.lt	458bf8 <readlinkat@plt+0x55cc8>  // b.tstop
  458b30:	b	458ba4 <readlinkat@plt+0x55c74>
  458b34:	ldr	x8, [sp, #10032]
  458b38:	cmp	x8, #0x0
  458b3c:	cset	w9, ge  // ge = tcont
  458b40:	tbnz	w9, #0, 458b60 <readlinkat@plt+0x55c30>
  458b44:	ldursw	x8, [x29, #-92]
  458b48:	ldr	x9, [sp, #10032]
  458b4c:	ldursw	x10, [x29, #-92]
  458b50:	add	x9, x9, x10
  458b54:	cmp	x8, x9
  458b58:	b.le	458bf8 <readlinkat@plt+0x55cc8>
  458b5c:	b	458ba4 <readlinkat@plt+0x55c74>
  458b60:	ldursw	x8, [x29, #-92]
  458b64:	cmp	x8, #0x0
  458b68:	cset	w9, ge  // ge = tcont
  458b6c:	tbnz	w9, #0, 458b8c <readlinkat@plt+0x55c5c>
  458b70:	ldr	x8, [sp, #10032]
  458b74:	ldr	x9, [sp, #10032]
  458b78:	ldursw	x10, [x29, #-92]
  458b7c:	add	x9, x9, x10
  458b80:	cmp	x8, x9
  458b84:	b.le	458bf8 <readlinkat@plt+0x55cc8>
  458b88:	b	458ba4 <readlinkat@plt+0x55c74>
  458b8c:	ldr	x8, [sp, #10032]
  458b90:	ldursw	x9, [x29, #-92]
  458b94:	add	x8, x8, x9
  458b98:	ldursw	x9, [x29, #-92]
  458b9c:	cmp	x8, x9
  458ba0:	b.lt	458bf8 <readlinkat@plt+0x55cc8>  // b.tstop
  458ba4:	ldr	x8, [sp, #10032]
  458ba8:	ldursw	x9, [x29, #-92]
  458bac:	add	x8, x8, x9
  458bb0:	mov	x9, xzr
  458bb4:	mul	x8, x9, x8
  458bb8:	subs	x8, x8, #0x1
  458bbc:	cmp	x8, #0x0
  458bc0:	cset	w10, ge  // ge = tcont
  458bc4:	tbnz	w10, #0, 458be0 <readlinkat@plt+0x55cb0>
  458bc8:	ldr	x8, [sp, #10032]
  458bcc:	ldursw	x9, [x29, #-92]
  458bd0:	add	x8, x8, x9
  458bd4:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  458bd8:	cmp	x8, x9
  458bdc:	b.lt	458bf8 <readlinkat@plt+0x55cc8>  // b.tstop
  458be0:	ldr	x8, [sp, #10032]
  458be4:	ldursw	x9, [x29, #-92]
  458be8:	add	x8, x8, x9
  458bec:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  458bf0:	cmp	x9, x8
  458bf4:	b.ge	458c14 <readlinkat@plt+0x55ce4>  // b.tcont
  458bf8:	ldr	x8, [sp, #10032]
  458bfc:	ldursw	x9, [x29, #-92]
  458c00:	add	x8, x8, x9
  458c04:	stur	w8, [x29, #-92]
  458c08:	ldr	w8, [sp, #9664]
  458c0c:	tbnz	w8, #0, 458f38 <readlinkat@plt+0x56008>
  458c10:	b	458f44 <readlinkat@plt+0x56014>
  458c14:	ldr	x8, [sp, #10032]
  458c18:	ldursw	x9, [x29, #-92]
  458c1c:	add	x8, x8, x9
  458c20:	stur	w8, [x29, #-92]
  458c24:	ldr	w8, [sp, #9668]
  458c28:	tbnz	w8, #0, 458f38 <readlinkat@plt+0x56008>
  458c2c:	b	458f44 <readlinkat@plt+0x56014>
  458c30:	ldur	w8, [x29, #-92]
  458c34:	mov	w9, wzr
  458c38:	mul	w8, w9, w8
  458c3c:	ldr	x10, [sp, #10032]
  458c40:	add	x10, x10, w8, sxtw
  458c44:	mov	x11, xzr
  458c48:	mul	x10, x11, x10
  458c4c:	subs	x10, x10, #0x1
  458c50:	cmp	x10, #0x0
  458c54:	cset	w8, ge  // ge = tcont
  458c58:	tbnz	w8, #0, 458c9c <readlinkat@plt+0x55d6c>
  458c5c:	ldur	w8, [x29, #-92]
  458c60:	mov	w9, wzr
  458c64:	mul	w8, w9, w8
  458c68:	ldr	x10, [sp, #10032]
  458c6c:	add	x10, x10, w8, sxtw
  458c70:	mov	x11, xzr
  458c74:	mul	x10, x11, x10
  458c78:	add	x10, x10, #0x1
  458c7c:	lsl	x10, x10, #62
  458c80:	subs	x10, x10, #0x1
  458c84:	mov	x11, #0x2                   	// #2
  458c88:	mul	x10, x10, x11
  458c8c:	add	x10, x10, #0x1
  458c90:	mvn	x10, x10
  458c94:	str	x10, [sp, #3176]
  458c98:	b	458cc0 <readlinkat@plt+0x55d90>
  458c9c:	ldur	w8, [x29, #-92]
  458ca0:	mov	w9, wzr
  458ca4:	mul	w8, w9, w8
  458ca8:	ldr	x10, [sp, #10032]
  458cac:	add	x10, x10, w8, sxtw
  458cb0:	mov	x11, xzr
  458cb4:	mul	x10, x11, x10
  458cb8:	add	x10, x10, #0x0
  458cbc:	str	x10, [sp, #3176]
  458cc0:	ldr	x8, [sp, #3176]
  458cc4:	cmp	x8, #0x0
  458cc8:	cset	w9, ge  // ge = tcont
  458ccc:	tbnz	w9, #0, 458e3c <readlinkat@plt+0x55f0c>
  458cd0:	ldur	w8, [x29, #-92]
  458cd4:	cmp	w8, #0x0
  458cd8:	cset	w8, ge  // ge = tcont
  458cdc:	tbnz	w8, #0, 458d94 <readlinkat@plt+0x55e64>
  458ce0:	ldr	x8, [sp, #10032]
  458ce4:	ldur	w9, [x29, #-92]
  458ce8:	mov	w10, wzr
  458cec:	mul	w9, w10, w9
  458cf0:	ldr	x11, [sp, #10032]
  458cf4:	add	x11, x11, w9, sxtw
  458cf8:	mov	x12, xzr
  458cfc:	mul	x11, x12, x11
  458d00:	subs	x11, x11, #0x1
  458d04:	cmp	x11, #0x0
  458d08:	cset	w9, ge  // ge = tcont
  458d0c:	str	x8, [sp, #3168]
  458d10:	tbnz	w9, #0, 458d54 <readlinkat@plt+0x55e24>
  458d14:	ldur	w8, [x29, #-92]
  458d18:	mov	w9, wzr
  458d1c:	mul	w8, w9, w8
  458d20:	ldr	x10, [sp, #10032]
  458d24:	add	x10, x10, w8, sxtw
  458d28:	mov	x11, xzr
  458d2c:	mul	x10, x11, x10
  458d30:	add	x10, x10, #0x1
  458d34:	lsl	x10, x10, #62
  458d38:	subs	x10, x10, #0x1
  458d3c:	mov	x11, #0x2                   	// #2
  458d40:	mul	x10, x10, x11
  458d44:	add	x10, x10, #0x1
  458d48:	mvn	x10, x10
  458d4c:	str	x10, [sp, #3160]
  458d50:	b	458d78 <readlinkat@plt+0x55e48>
  458d54:	ldur	w8, [x29, #-92]
  458d58:	mov	w9, wzr
  458d5c:	mul	w8, w9, w8
  458d60:	ldr	x10, [sp, #10032]
  458d64:	add	x10, x10, w8, sxtw
  458d68:	mov	x11, xzr
  458d6c:	mul	x10, x11, x10
  458d70:	add	x10, x10, #0x0
  458d74:	str	x10, [sp, #3160]
  458d78:	ldr	x8, [sp, #3160]
  458d7c:	ldursw	x9, [x29, #-92]
  458d80:	subs	x8, x8, x9
  458d84:	ldr	x9, [sp, #3168]
  458d88:	cmp	x9, x8
  458d8c:	b.lt	458f00 <readlinkat@plt+0x55fd0>  // b.tstop
  458d90:	b	458eac <readlinkat@plt+0x55f7c>
  458d94:	ldur	w8, [x29, #-92]
  458d98:	mov	w9, wzr
  458d9c:	mul	w8, w9, w8
  458da0:	ldr	x10, [sp, #10032]
  458da4:	add	x10, x10, w8, sxtw
  458da8:	mov	x11, xzr
  458dac:	mul	x10, x11, x10
  458db0:	subs	x10, x10, #0x1
  458db4:	cmp	x10, #0x0
  458db8:	cset	w8, ge  // ge = tcont
  458dbc:	tbnz	w8, #0, 458dfc <readlinkat@plt+0x55ecc>
  458dc0:	ldur	w8, [x29, #-92]
  458dc4:	mov	w9, wzr
  458dc8:	mul	w8, w9, w8
  458dcc:	ldr	x10, [sp, #10032]
  458dd0:	add	x10, x10, w8, sxtw
  458dd4:	mov	x11, xzr
  458dd8:	mul	x10, x11, x10
  458ddc:	add	x10, x10, #0x1
  458de0:	lsl	x10, x10, #62
  458de4:	subs	x10, x10, #0x1
  458de8:	mov	x11, #0x2                   	// #2
  458dec:	mul	x10, x10, x11
  458df0:	add	x10, x10, #0x1
  458df4:	str	x10, [sp, #3152]
  458df8:	b	458e20 <readlinkat@plt+0x55ef0>
  458dfc:	ldur	w8, [x29, #-92]
  458e00:	mov	w9, wzr
  458e04:	mul	w8, w9, w8
  458e08:	ldr	x10, [sp, #10032]
  458e0c:	add	x10, x10, w8, sxtw
  458e10:	mov	x11, xzr
  458e14:	mul	x10, x11, x10
  458e18:	subs	x10, x10, #0x1
  458e1c:	str	x10, [sp, #3152]
  458e20:	ldr	x8, [sp, #3152]
  458e24:	ldursw	x9, [x29, #-92]
  458e28:	subs	x8, x8, x9
  458e2c:	ldr	x9, [sp, #10032]
  458e30:	cmp	x8, x9
  458e34:	b.lt	458f00 <readlinkat@plt+0x55fd0>  // b.tstop
  458e38:	b	458eac <readlinkat@plt+0x55f7c>
  458e3c:	ldr	x8, [sp, #10032]
  458e40:	cmp	x8, #0x0
  458e44:	cset	w9, ge  // ge = tcont
  458e48:	tbnz	w9, #0, 458e68 <readlinkat@plt+0x55f38>
  458e4c:	ldursw	x8, [x29, #-92]
  458e50:	ldr	x9, [sp, #10032]
  458e54:	ldursw	x10, [x29, #-92]
  458e58:	add	x9, x9, x10
  458e5c:	cmp	x8, x9
  458e60:	b.le	458f00 <readlinkat@plt+0x55fd0>
  458e64:	b	458eac <readlinkat@plt+0x55f7c>
  458e68:	ldur	w8, [x29, #-92]
  458e6c:	cmp	w8, #0x0
  458e70:	cset	w8, ge  // ge = tcont
  458e74:	tbnz	w8, #0, 458e94 <readlinkat@plt+0x55f64>
  458e78:	ldr	x8, [sp, #10032]
  458e7c:	ldr	x9, [sp, #10032]
  458e80:	ldursw	x10, [x29, #-92]
  458e84:	add	x9, x9, x10
  458e88:	cmp	x8, x9
  458e8c:	b.le	458f00 <readlinkat@plt+0x55fd0>
  458e90:	b	458eac <readlinkat@plt+0x55f7c>
  458e94:	ldr	x8, [sp, #10032]
  458e98:	ldursw	x9, [x29, #-92]
  458e9c:	add	x8, x8, x9
  458ea0:	ldursw	x9, [x29, #-92]
  458ea4:	cmp	x8, x9
  458ea8:	b.lt	458f00 <readlinkat@plt+0x55fd0>  // b.tstop
  458eac:	ldr	x8, [sp, #10032]
  458eb0:	ldursw	x9, [x29, #-92]
  458eb4:	add	x8, x8, x9
  458eb8:	mov	x9, xzr
  458ebc:	mul	x8, x9, x8
  458ec0:	subs	x8, x8, #0x1
  458ec4:	cmp	x8, #0x0
  458ec8:	cset	w10, ge  // ge = tcont
  458ecc:	tbnz	w10, #0, 458ee8 <readlinkat@plt+0x55fb8>
  458ed0:	ldr	x8, [sp, #10032]
  458ed4:	ldursw	x9, [x29, #-92]
  458ed8:	add	x8, x8, x9
  458edc:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  458ee0:	cmp	x8, x9
  458ee4:	b.lt	458f00 <readlinkat@plt+0x55fd0>  // b.tstop
  458ee8:	ldr	x8, [sp, #10032]
  458eec:	ldursw	x9, [x29, #-92]
  458ef0:	add	x8, x8, x9
  458ef4:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  458ef8:	cmp	x9, x8
  458efc:	b.ge	458f1c <readlinkat@plt+0x55fec>  // b.tcont
  458f00:	ldr	x8, [sp, #10032]
  458f04:	ldursw	x9, [x29, #-92]
  458f08:	add	x8, x8, x9
  458f0c:	stur	w8, [x29, #-92]
  458f10:	ldr	w8, [sp, #9664]
  458f14:	tbnz	w8, #0, 458f38 <readlinkat@plt+0x56008>
  458f18:	b	458f44 <readlinkat@plt+0x56014>
  458f1c:	ldr	x8, [sp, #10032]
  458f20:	ldursw	x9, [x29, #-92]
  458f24:	add	x8, x8, x9
  458f28:	stur	w8, [x29, #-92]
  458f2c:	ldr	w8, [sp, #9668]
  458f30:	tbnz	w8, #0, 458f38 <readlinkat@plt+0x56008>
  458f34:	b	458f44 <readlinkat@plt+0x56014>
  458f38:	mov	x8, #0xffffffffffffffff    	// #-1
  458f3c:	str	x8, [sp, #10752]
  458f40:	b	458f5c <readlinkat@plt+0x5602c>
  458f44:	sub	x1, x29, #0x68
  458f48:	mov	w8, #0xffffffff            	// #-1
  458f4c:	stur	w8, [x29, #-72]
  458f50:	ldr	x0, [sp, #10736]
  458f54:	bl	4759a8 <renameat2@@Base+0x2110>
  458f58:	str	x0, [sp, #10752]
  458f5c:	ldr	x8, [sp, #10752]
  458f60:	mov	x9, #0xffffffffffffffff    	// #-1
  458f64:	cmp	x8, x9
  458f68:	b.ne	459008 <readlinkat@plt+0x560d8>  // b.any
  458f6c:	add	x8, sp, #0x2, lsl #12
  458f70:	add	x8, x8, #0x870
  458f74:	ldrb	w9, [x8, #217]
  458f78:	tbnz	w9, #0, 458f80 <readlinkat@plt+0x56050>
  458f7c:	b	459004 <readlinkat@plt+0x560d4>
  458f80:	add	x8, sp, #0x2, lsl #12
  458f84:	add	x8, x8, #0x870
  458f88:	mov	x0, x8
  458f8c:	add	x1, sp, #0x2, lsl #12
  458f90:	add	x1, x1, #0x73c
  458f94:	mov	w9, #0x64                  	// #100
  458f98:	mov	w2, w9
  458f9c:	str	x8, [sp, #3144]
  458fa0:	str	w9, [sp, #3140]
  458fa4:	bl	470c30 <readlinkat@plt+0x6dd00>
  458fa8:	ldr	x2, [sp, #10360]
  458fac:	ldr	w3, [sp, #10368]
  458fb0:	sub	x8, x29, #0x68
  458fb4:	str	x0, [sp, #3128]
  458fb8:	mov	x0, x8
  458fbc:	ldr	x1, [sp, #3144]
  458fc0:	add	x8, sp, #0x2, lsl #12
  458fc4:	add	x8, x8, #0xa91
  458fc8:	str	x2, [sp, #3120]
  458fcc:	mov	x2, x8
  458fd0:	ldr	w9, [sp, #3140]
  458fd4:	str	w3, [sp, #3116]
  458fd8:	mov	w3, w9
  458fdc:	bl	470db8 <readlinkat@plt+0x6de88>
  458fe0:	adrp	x8, 47e000 <renameat2@@Base+0xa768>
  458fe4:	add	x8, x8, #0x4bf
  458fe8:	str	x0, [sp, #3104]
  458fec:	mov	x0, x8
  458ff0:	ldr	x1, [sp, #3128]
  458ff4:	ldr	x2, [sp, #3120]
  458ff8:	ldr	w3, [sp, #3116]
  458ffc:	ldr	x4, [sp, #3104]
  459000:	bl	443c04 <readlinkat@plt+0x40cd4>
  459004:	b	46cd54 <readlinkat@plt+0x69e24>
  459008:	add	x8, sp, #0x2, lsl #12
  45900c:	add	x8, x8, #0x870
  459010:	ldrb	w9, [x8, #217]
  459014:	tbnz	w9, #0, 45901c <readlinkat@plt+0x560ec>
  459018:	b	459080 <readlinkat@plt+0x56150>
  45901c:	add	x8, sp, #0x2, lsl #12
  459020:	add	x8, x8, #0x870
  459024:	mov	x0, x8
  459028:	add	x1, sp, #0x2, lsl #12
  45902c:	add	x1, x1, #0x73c
  459030:	mov	w9, #0x64                  	// #100
  459034:	mov	w2, w9
  459038:	str	x8, [sp, #3096]
  45903c:	str	w9, [sp, #3092]
  459040:	bl	470c30 <readlinkat@plt+0x6dd00>
  459044:	sub	x8, x29, #0x68
  459048:	str	x0, [sp, #3080]
  45904c:	mov	x0, x8
  459050:	ldr	x1, [sp, #3096]
  459054:	add	x2, sp, #0x2, lsl #12
  459058:	add	x2, x2, #0xa91
  45905c:	ldr	w3, [sp, #3092]
  459060:	bl	470db8 <readlinkat@plt+0x6de88>
  459064:	adrp	x8, 47e000 <renameat2@@Base+0xa768>
  459068:	add	x8, x8, #0x50e
  45906c:	str	x0, [sp, #3072]
  459070:	mov	x0, x8
  459074:	ldr	x1, [sp, #3080]
  459078:	ldr	x2, [sp, #3072]
  45907c:	bl	443c04 <readlinkat@plt+0x40cd4>
  459080:	add	x8, sp, #0x2, lsl #12
  459084:	add	x8, x8, #0x870
  459088:	ldrb	w9, [x8, #217]
  45908c:	tbnz	w9, #0, 459094 <readlinkat@plt+0x56164>
  459090:	b	459144 <readlinkat@plt+0x56214>
  459094:	ldr	x8, [sp, #10520]
  459098:	cbnz	x8, 4590d0 <readlinkat@plt+0x561a0>
  45909c:	ldr	x8, [sp, #10528]
  4590a0:	cbnz	x8, 4590d0 <readlinkat@plt+0x561a0>
  4590a4:	sub	x0, x29, #0x68
  4590a8:	add	x1, sp, #0x2, lsl #12
  4590ac:	add	x1, x1, #0xa91
  4590b0:	mov	w2, #0x64                  	// #100
  4590b4:	bl	470edc <readlinkat@plt+0x6dfac>
  4590b8:	adrp	x8, 47e000 <renameat2@@Base+0xa768>
  4590bc:	add	x8, x8, #0x52c
  4590c0:	str	x0, [sp, #3064]
  4590c4:	mov	x0, x8
  4590c8:	ldr	x1, [sp, #3064]
  4590cc:	bl	443c04 <readlinkat@plt+0x40cd4>
  4590d0:	ldr	x8, [sp, #10528]
  4590d4:	cbz	x8, 459110 <readlinkat@plt+0x561e0>
  4590d8:	ldr	x8, [sp, #10520]
  4590dc:	cbz	x8, 459110 <readlinkat@plt+0x561e0>
  4590e0:	add	x0, sp, #0x2, lsl #12
  4590e4:	add	x0, x0, #0x870
  4590e8:	add	x1, sp, #0x2, lsl #12
  4590ec:	add	x1, x1, #0x73c
  4590f0:	mov	w2, #0x64                  	// #100
  4590f4:	bl	470c30 <readlinkat@plt+0x6dd00>
  4590f8:	adrp	x8, 47e000 <renameat2@@Base+0xa768>
  4590fc:	add	x8, x8, #0x558
  459100:	str	x0, [sp, #3056]
  459104:	mov	x0, x8
  459108:	ldr	x1, [sp, #3056]
  45910c:	bl	443c04 <readlinkat@plt+0x40cd4>
  459110:	sub	x0, x29, #0x68
  459114:	add	x1, sp, #0x2, lsl #12
  459118:	add	x1, x1, #0x870
  45911c:	add	x2, sp, #0x2, lsl #12
  459120:	add	x2, x2, #0xa91
  459124:	mov	w3, #0x64                  	// #100
  459128:	bl	470db8 <readlinkat@plt+0x6de88>
  45912c:	adrp	x8, 47e000 <renameat2@@Base+0xa768>
  459130:	add	x8, x8, #0x591
  459134:	str	x0, [sp, #3048]
  459138:	mov	x0, x8
  45913c:	ldr	x1, [sp, #3048]
  459140:	bl	443c04 <readlinkat@plt+0x40cd4>
  459144:	ldr	x8, [sp, #10456]
  459148:	ldr	x9, [sp, #10464]
  45914c:	orr	x8, x8, x9
  459150:	ldr	x9, [sp, #10472]
  459154:	orr	x8, x8, x9
  459158:	cbz	x8, 45f490 <readlinkat@plt+0x5c560>
  45915c:	add	x8, sp, #0x2, lsl #12
  459160:	add	x8, x8, #0x870
  459164:	ldrb	w9, [x8, #217]
  459168:	tbnz	w9, #0, 459170 <readlinkat@plt+0x56240>
  45916c:	b	4591b8 <readlinkat@plt+0x56288>
  459170:	ldr	x8, [sp, #10456]
  459174:	cbnz	x8, 459180 <readlinkat@plt+0x56250>
  459178:	ldr	x8, [sp, #10464]
  45917c:	cbz	x8, 459198 <readlinkat@plt+0x56268>
  459180:	ldur	w8, [x29, #-92]
  459184:	cmp	w8, #0xf
  459188:	b.eq	459198 <readlinkat@plt+0x56268>  // b.none
  45918c:	adrp	x0, 47e000 <renameat2@@Base+0xa768>
  459190:	add	x0, x0, #0x5ab
  459194:	bl	443c04 <readlinkat@plt+0x40cd4>
  459198:	ldr	x8, [sp, #10472]
  45919c:	cbz	x8, 4591b8 <readlinkat@plt+0x56288>
  4591a0:	ldur	w8, [x29, #-96]
  4591a4:	cmp	w8, #0xc
  4591a8:	b.eq	4591b8 <readlinkat@plt+0x56288>  // b.none
  4591ac:	adrp	x0, 47e000 <renameat2@@Base+0xa768>
  4591b0:	add	x0, x0, #0x60c
  4591b4:	bl	443c04 <readlinkat@plt+0x40cd4>
  4591b8:	ldr	w8, [sp, #9668]
  4591bc:	tbnz	w8, #0, 4591c4 <readlinkat@plt+0x56294>
  4591c0:	b	459908 <readlinkat@plt+0x569d8>
  4591c4:	ldr	w8, [sp, #9668]
  4591c8:	tbnz	w8, #0, 4591d0 <readlinkat@plt+0x562a0>
  4591cc:	b	459614 <readlinkat@plt+0x566e4>
  4591d0:	ldr	x8, [sp, #10456]
  4591d4:	lsl	w8, w8, #24
  4591d8:	mov	x9, #0x18                  	// #24
  4591dc:	asr	w8, w8, w9
  4591e0:	mov	w9, wzr
  4591e4:	mul	w8, w9, w8
  4591e8:	ldur	w10, [x29, #-84]
  4591ec:	lsl	w10, w10, #24
  4591f0:	add	w8, w8, w10, asr #24
  4591f4:	mul	w8, w9, w8
  4591f8:	subs	w8, w8, #0x1
  4591fc:	cmp	w8, #0x0
  459200:	cset	w8, ge  // ge = tcont
  459204:	tbnz	w8, #0, 459254 <readlinkat@plt+0x56324>
  459208:	ldr	x8, [sp, #10456]
  45920c:	lsl	w8, w8, #24
  459210:	mov	x9, #0x18                  	// #24
  459214:	asr	w8, w8, w9
  459218:	mov	w9, wzr
  45921c:	mul	w8, w9, w8
  459220:	ldur	w10, [x29, #-84]
  459224:	lsl	w10, w10, #24
  459228:	add	w8, w8, w10, asr #24
  45922c:	mul	w8, w9, w8
  459230:	add	w8, w8, #0x1
  459234:	lsl	w8, w8, #30
  459238:	subs	w8, w8, #0x1
  45923c:	mov	w9, #0x2                   	// #2
  459240:	mul	w8, w8, w9
  459244:	add	w8, w8, #0x1
  459248:	mvn	w8, w8
  45924c:	str	w8, [sp, #3044]
  459250:	b	459284 <readlinkat@plt+0x56354>
  459254:	ldr	x8, [sp, #10456]
  459258:	lsl	w8, w8, #24
  45925c:	mov	x9, #0x18                  	// #24
  459260:	asr	w8, w8, w9
  459264:	mov	w9, wzr
  459268:	mul	w8, w9, w8
  45926c:	ldur	w10, [x29, #-84]
  459270:	lsl	w10, w10, #24
  459274:	add	w8, w8, w10, asr #24
  459278:	mul	w8, w9, w8
  45927c:	add	w8, w8, #0x0
  459280:	str	w8, [sp, #3044]
  459284:	ldr	w8, [sp, #3044]
  459288:	cmp	w8, #0x0
  45928c:	cset	w8, ge  // ge = tcont
  459290:	tbnz	w8, #0, 45946c <readlinkat@plt+0x5653c>
  459294:	ldr	x8, [sp, #10456]
  459298:	lsl	w8, w8, #24
  45929c:	asr	w8, w8, #24
  4592a0:	cmp	w8, #0x0
  4592a4:	cset	w8, ge  // ge = tcont
  4592a8:	tbnz	w8, #0, 459394 <readlinkat@plt+0x56464>
  4592ac:	ldur	w8, [x29, #-84]
  4592b0:	lsl	w8, w8, #24
  4592b4:	mov	x9, #0x18                  	// #24
  4592b8:	mov	x0, x9
  4592bc:	asr	w8, w8, w0
  4592c0:	ldr	x10, [sp, #10456]
  4592c4:	lsl	w10, w10, #24
  4592c8:	asr	w9, w10, w9
  4592cc:	mov	w10, wzr
  4592d0:	mul	w9, w10, w9
  4592d4:	ldur	w11, [x29, #-84]
  4592d8:	lsl	w11, w11, #24
  4592dc:	add	w9, w9, w11, asr #24
  4592e0:	mul	w9, w10, w9
  4592e4:	subs	w9, w9, #0x1
  4592e8:	cmp	w9, #0x0
  4592ec:	cset	w9, ge  // ge = tcont
  4592f0:	str	w8, [sp, #3040]
  4592f4:	tbnz	w9, #0, 459344 <readlinkat@plt+0x56414>
  4592f8:	ldr	x8, [sp, #10456]
  4592fc:	lsl	w8, w8, #24
  459300:	mov	x9, #0x18                  	// #24
  459304:	asr	w8, w8, w9
  459308:	mov	w9, wzr
  45930c:	mul	w8, w9, w8
  459310:	ldur	w10, [x29, #-84]
  459314:	lsl	w10, w10, #24
  459318:	add	w8, w8, w10, asr #24
  45931c:	mul	w8, w9, w8
  459320:	add	w8, w8, #0x1
  459324:	lsl	w8, w8, #30
  459328:	subs	w8, w8, #0x1
  45932c:	mov	w9, #0x2                   	// #2
  459330:	mul	w8, w8, w9
  459334:	add	w8, w8, #0x1
  459338:	mvn	w8, w8
  45933c:	str	w8, [sp, #3036]
  459340:	b	459374 <readlinkat@plt+0x56444>
  459344:	ldr	x8, [sp, #10456]
  459348:	lsl	w8, w8, #24
  45934c:	mov	x9, #0x18                  	// #24
  459350:	asr	w8, w8, w9
  459354:	mov	w9, wzr
  459358:	mul	w8, w9, w8
  45935c:	ldur	w10, [x29, #-84]
  459360:	lsl	w10, w10, #24
  459364:	add	w8, w8, w10, asr #24
  459368:	mul	w8, w9, w8
  45936c:	add	w8, w8, #0x0
  459370:	str	w8, [sp, #3036]
  459374:	ldr	w8, [sp, #3036]
  459378:	ldr	x9, [sp, #10456]
  45937c:	lsl	w9, w9, #24
  459380:	subs	w8, w8, w9, asr #24
  459384:	ldr	w9, [sp, #3040]
  459388:	cmp	w9, w8
  45938c:	b.lt	4595ac <readlinkat@plt+0x5667c>  // b.tstop
  459390:	b	459534 <readlinkat@plt+0x56604>
  459394:	ldr	x8, [sp, #10456]
  459398:	lsl	w8, w8, #24
  45939c:	mov	x9, #0x18                  	// #24
  4593a0:	asr	w8, w8, w9
  4593a4:	mov	w9, wzr
  4593a8:	mul	w8, w9, w8
  4593ac:	ldur	w10, [x29, #-84]
  4593b0:	lsl	w10, w10, #24
  4593b4:	add	w8, w8, w10, asr #24
  4593b8:	mul	w8, w9, w8
  4593bc:	subs	w8, w8, #0x1
  4593c0:	cmp	w8, #0x0
  4593c4:	cset	w8, ge  // ge = tcont
  4593c8:	tbnz	w8, #0, 459414 <readlinkat@plt+0x564e4>
  4593cc:	ldr	x8, [sp, #10456]
  4593d0:	lsl	w8, w8, #24
  4593d4:	mov	x9, #0x18                  	// #24
  4593d8:	asr	w8, w8, w9
  4593dc:	mov	w9, wzr
  4593e0:	mul	w8, w9, w8
  4593e4:	ldur	w10, [x29, #-84]
  4593e8:	lsl	w10, w10, #24
  4593ec:	add	w8, w8, w10, asr #24
  4593f0:	mul	w8, w9, w8
  4593f4:	add	w8, w8, #0x1
  4593f8:	lsl	w8, w8, #30
  4593fc:	subs	w8, w8, #0x1
  459400:	mov	w9, #0x2                   	// #2
  459404:	mul	w8, w8, w9
  459408:	add	w8, w8, #0x1
  45940c:	str	w8, [sp, #3032]
  459410:	b	459444 <readlinkat@plt+0x56514>
  459414:	ldr	x8, [sp, #10456]
  459418:	lsl	w8, w8, #24
  45941c:	mov	x9, #0x18                  	// #24
  459420:	asr	w8, w8, w9
  459424:	mov	w9, wzr
  459428:	mul	w8, w9, w8
  45942c:	ldur	w10, [x29, #-84]
  459430:	lsl	w10, w10, #24
  459434:	add	w8, w8, w10, asr #24
  459438:	mul	w8, w9, w8
  45943c:	subs	w8, w8, #0x1
  459440:	str	w8, [sp, #3032]
  459444:	ldr	w8, [sp, #3032]
  459448:	ldr	x9, [sp, #10456]
  45944c:	lsl	w9, w9, #24
  459450:	subs	w8, w8, w9, asr #24
  459454:	ldur	w9, [x29, #-84]
  459458:	lsl	w9, w9, #24
  45945c:	asr	w9, w9, #24
  459460:	cmp	w8, w9
  459464:	b.lt	4595ac <readlinkat@plt+0x5667c>  // b.tstop
  459468:	b	459534 <readlinkat@plt+0x56604>
  45946c:	ldur	w8, [x29, #-84]
  459470:	lsl	w8, w8, #24
  459474:	asr	w8, w8, #24
  459478:	cmp	w8, #0x0
  45947c:	cset	w8, ge  // ge = tcont
  459480:	tbnz	w8, #0, 4594b8 <readlinkat@plt+0x56588>
  459484:	ldr	x8, [sp, #10456]
  459488:	lsl	w8, w8, #24
  45948c:	mov	x9, #0x18                  	// #24
  459490:	asr	w8, w8, w9
  459494:	ldur	w9, [x29, #-84]
  459498:	lsl	w9, w9, #24
  45949c:	ldr	x10, [sp, #10456]
  4594a0:	lsl	w10, w10, #24
  4594a4:	asr	w10, w10, #24
  4594a8:	add	w9, w10, w9, asr #24
  4594ac:	cmp	w8, w9
  4594b0:	b.le	4595ac <readlinkat@plt+0x5667c>
  4594b4:	b	459534 <readlinkat@plt+0x56604>
  4594b8:	ldr	x8, [sp, #10456]
  4594bc:	lsl	w8, w8, #24
  4594c0:	asr	w8, w8, #24
  4594c4:	cmp	w8, #0x0
  4594c8:	cset	w8, ge  // ge = tcont
  4594cc:	tbnz	w8, #0, 459504 <readlinkat@plt+0x565d4>
  4594d0:	ldur	w8, [x29, #-84]
  4594d4:	lsl	w8, w8, #24
  4594d8:	mov	x9, #0x18                  	// #24
  4594dc:	asr	w8, w8, w9
  4594e0:	ldur	w9, [x29, #-84]
  4594e4:	lsl	w9, w9, #24
  4594e8:	ldr	x10, [sp, #10456]
  4594ec:	lsl	w10, w10, #24
  4594f0:	asr	w10, w10, #24
  4594f4:	add	w9, w10, w9, asr #24
  4594f8:	cmp	w8, w9
  4594fc:	b.le	4595ac <readlinkat@plt+0x5667c>
  459500:	b	459534 <readlinkat@plt+0x56604>
  459504:	ldur	w8, [x29, #-84]
  459508:	lsl	w8, w8, #24
  45950c:	mov	x9, #0x18                  	// #24
  459510:	ldr	x10, [sp, #10456]
  459514:	lsl	w10, w10, #24
  459518:	asr	w9, w10, w9
  45951c:	add	w8, w9, w8, asr #24
  459520:	ldr	x11, [sp, #10456]
  459524:	lsl	w9, w11, #24
  459528:	asr	w9, w9, #24
  45952c:	cmp	w8, w9
  459530:	b.lt	4595ac <readlinkat@plt+0x5667c>  // b.tstop
  459534:	ldur	w8, [x29, #-84]
  459538:	lsl	w8, w8, #24
  45953c:	ldr	x9, [sp, #10456]
  459540:	lsl	w9, w9, #24
  459544:	asr	w9, w9, #24
  459548:	add	w8, w9, w8, asr #24
  45954c:	mov	w9, wzr
  459550:	mul	w8, w9, w8
  459554:	subs	w8, w8, #0x1
  459558:	cmp	w8, #0x0
  45955c:	cset	w8, ge  // ge = tcont
  459560:	tbnz	w8, #0, 459588 <readlinkat@plt+0x56658>
  459564:	ldur	w8, [x29, #-84]
  459568:	lsl	w8, w8, #24
  45956c:	ldr	x9, [sp, #10456]
  459570:	lsl	w9, w9, #24
  459574:	asr	w9, w9, #24
  459578:	add	w8, w9, w8, asr #24
  45957c:	mov	w9, #0xffffff80            	// #-128
  459580:	cmp	w8, w9
  459584:	b.lt	4595ac <readlinkat@plt+0x5667c>  // b.tstop
  459588:	ldur	w8, [x29, #-84]
  45958c:	lsl	w8, w8, #24
  459590:	ldr	x9, [sp, #10456]
  459594:	lsl	w9, w9, #24
  459598:	asr	w9, w9, #24
  45959c:	add	w8, w9, w8, asr #24
  4595a0:	mov	w9, #0x7f                  	// #127
  4595a4:	cmp	w9, w8
  4595a8:	b.ge	4595e0 <readlinkat@plt+0x566b0>  // b.tcont
  4595ac:	ldur	w8, [x29, #-84]
  4595b0:	lsl	w8, w8, #24
  4595b4:	mov	x9, #0x18                  	// #24
  4595b8:	ldr	x10, [sp, #10456]
  4595bc:	lsl	w10, w10, #24
  4595c0:	asr	w9, w10, w9
  4595c4:	add	w8, w9, w8, asr #24
  4595c8:	lsl	w8, w8, #24
  4595cc:	asr	w8, w8, #24
  4595d0:	str	w8, [sp, #10028]
  4595d4:	ldr	w8, [sp, #9664]
  4595d8:	tbnz	w8, #0, 45f27c <readlinkat@plt+0x5c34c>
  4595dc:	b	45b1e8 <readlinkat@plt+0x582b8>
  4595e0:	ldur	w8, [x29, #-84]
  4595e4:	lsl	w8, w8, #24
  4595e8:	mov	x9, #0x18                  	// #24
  4595ec:	ldr	x10, [sp, #10456]
  4595f0:	lsl	w10, w10, #24
  4595f4:	asr	w9, w10, w9
  4595f8:	add	w8, w9, w8, asr #24
  4595fc:	lsl	w8, w8, #24
  459600:	asr	w8, w8, #24
  459604:	str	w8, [sp, #10028]
  459608:	ldr	w8, [sp, #9668]
  45960c:	tbnz	w8, #0, 45f27c <readlinkat@plt+0x5c34c>
  459610:	b	45b1e8 <readlinkat@plt+0x582b8>
  459614:	ldr	x8, [sp, #10456]
  459618:	mov	x9, xzr
  45961c:	mul	x8, x9, x8
  459620:	ldursw	x10, [x29, #-84]
  459624:	add	x8, x8, x10
  459628:	mul	x8, x9, x8
  45962c:	subs	x8, x8, #0x1
  459630:	cmp	x8, #0x0
  459634:	cset	w11, ge  // ge = tcont
  459638:	tbnz	w11, #0, 459678 <readlinkat@plt+0x56748>
  45963c:	ldr	x8, [sp, #10456]
  459640:	mov	x9, xzr
  459644:	mul	x8, x9, x8
  459648:	ldursw	x10, [x29, #-84]
  45964c:	add	x8, x8, x10
  459650:	mul	x8, x9, x8
  459654:	add	x8, x8, #0x1
  459658:	lsl	x8, x8, #62
  45965c:	subs	x8, x8, #0x1
  459660:	mov	x9, #0x2                   	// #2
  459664:	mul	x8, x8, x9
  459668:	add	x8, x8, #0x1
  45966c:	mvn	x8, x8
  459670:	str	x8, [sp, #3024]
  459674:	b	459698 <readlinkat@plt+0x56768>
  459678:	ldr	x8, [sp, #10456]
  45967c:	mov	x9, xzr
  459680:	mul	x8, x9, x8
  459684:	ldursw	x10, [x29, #-84]
  459688:	add	x8, x8, x10
  45968c:	mul	x8, x9, x8
  459690:	add	x8, x8, #0x0
  459694:	str	x8, [sp, #3024]
  459698:	ldr	x8, [sp, #3024]
  45969c:	cmp	x8, #0x0
  4596a0:	cset	w9, ge  // ge = tcont
  4596a4:	tbnz	w9, #0, 4597fc <readlinkat@plt+0x568cc>
  4596a8:	ldr	x8, [sp, #10456]
  4596ac:	cmp	x8, #0x0
  4596b0:	cset	w9, ge  // ge = tcont
  4596b4:	tbnz	w9, #0, 459760 <readlinkat@plt+0x56830>
  4596b8:	ldursw	x8, [x29, #-84]
  4596bc:	ldr	x9, [sp, #10456]
  4596c0:	mov	x10, xzr
  4596c4:	mul	x9, x10, x9
  4596c8:	ldursw	x11, [x29, #-84]
  4596cc:	add	x9, x9, x11
  4596d0:	mul	x9, x10, x9
  4596d4:	subs	x9, x9, #0x1
  4596d8:	cmp	x9, #0x0
  4596dc:	cset	w12, ge  // ge = tcont
  4596e0:	str	x8, [sp, #3016]
  4596e4:	tbnz	w12, #0, 459724 <readlinkat@plt+0x567f4>
  4596e8:	ldr	x8, [sp, #10456]
  4596ec:	mov	x9, xzr
  4596f0:	mul	x8, x9, x8
  4596f4:	ldursw	x10, [x29, #-84]
  4596f8:	add	x8, x8, x10
  4596fc:	mul	x8, x9, x8
  459700:	add	x8, x8, #0x1
  459704:	lsl	x8, x8, #62
  459708:	subs	x8, x8, #0x1
  45970c:	mov	x9, #0x2                   	// #2
  459710:	mul	x8, x8, x9
  459714:	add	x8, x8, #0x1
  459718:	mvn	x8, x8
  45971c:	str	x8, [sp, #3008]
  459720:	b	459744 <readlinkat@plt+0x56814>
  459724:	ldr	x8, [sp, #10456]
  459728:	mov	x9, xzr
  45972c:	mul	x8, x9, x8
  459730:	ldursw	x10, [x29, #-84]
  459734:	add	x8, x8, x10
  459738:	mul	x8, x9, x8
  45973c:	add	x8, x8, #0x0
  459740:	str	x8, [sp, #3008]
  459744:	ldr	x8, [sp, #3008]
  459748:	ldr	x9, [sp, #10456]
  45974c:	subs	x8, x8, x9
  459750:	ldr	x9, [sp, #3016]
  459754:	cmp	x9, x8
  459758:	b.lt	4598c0 <readlinkat@plt+0x56990>  // b.tstop
  45975c:	b	45986c <readlinkat@plt+0x5693c>
  459760:	ldr	x8, [sp, #10456]
  459764:	mov	x9, xzr
  459768:	mul	x8, x9, x8
  45976c:	ldursw	x10, [x29, #-84]
  459770:	add	x8, x8, x10
  459774:	mul	x8, x9, x8
  459778:	subs	x8, x8, #0x1
  45977c:	cmp	x8, #0x0
  459780:	cset	w11, ge  // ge = tcont
  459784:	tbnz	w11, #0, 4597c0 <readlinkat@plt+0x56890>
  459788:	ldr	x8, [sp, #10456]
  45978c:	mov	x9, xzr
  459790:	mul	x8, x9, x8
  459794:	ldursw	x10, [x29, #-84]
  459798:	add	x8, x8, x10
  45979c:	mul	x8, x9, x8
  4597a0:	add	x8, x8, #0x1
  4597a4:	lsl	x8, x8, #62
  4597a8:	subs	x8, x8, #0x1
  4597ac:	mov	x9, #0x2                   	// #2
  4597b0:	mul	x8, x8, x9
  4597b4:	add	x8, x8, #0x1
  4597b8:	str	x8, [sp, #3000]
  4597bc:	b	4597e0 <readlinkat@plt+0x568b0>
  4597c0:	ldr	x8, [sp, #10456]
  4597c4:	mov	x9, xzr
  4597c8:	mul	x8, x9, x8
  4597cc:	ldursw	x10, [x29, #-84]
  4597d0:	add	x8, x8, x10
  4597d4:	mul	x8, x9, x8
  4597d8:	subs	x8, x8, #0x1
  4597dc:	str	x8, [sp, #3000]
  4597e0:	ldr	x8, [sp, #3000]
  4597e4:	ldr	x9, [sp, #10456]
  4597e8:	subs	x8, x8, x9
  4597ec:	ldursw	x9, [x29, #-84]
  4597f0:	cmp	x8, x9
  4597f4:	b.lt	4598c0 <readlinkat@plt+0x56990>  // b.tstop
  4597f8:	b	45986c <readlinkat@plt+0x5693c>
  4597fc:	ldur	w8, [x29, #-84]
  459800:	cmp	w8, #0x0
  459804:	cset	w8, ge  // ge = tcont
  459808:	tbnz	w8, #0, 459828 <readlinkat@plt+0x568f8>
  45980c:	ldr	x8, [sp, #10456]
  459810:	ldursw	x9, [x29, #-84]
  459814:	ldr	x10, [sp, #10456]
  459818:	add	x9, x9, x10
  45981c:	cmp	x8, x9
  459820:	b.le	4598c0 <readlinkat@plt+0x56990>
  459824:	b	45986c <readlinkat@plt+0x5693c>
  459828:	ldr	x8, [sp, #10456]
  45982c:	cmp	x8, #0x0
  459830:	cset	w9, ge  // ge = tcont
  459834:	tbnz	w9, #0, 459854 <readlinkat@plt+0x56924>
  459838:	ldursw	x8, [x29, #-84]
  45983c:	ldursw	x9, [x29, #-84]
  459840:	ldr	x10, [sp, #10456]
  459844:	add	x9, x9, x10
  459848:	cmp	x8, x9
  45984c:	b.le	4598c0 <readlinkat@plt+0x56990>
  459850:	b	45986c <readlinkat@plt+0x5693c>
  459854:	ldursw	x8, [x29, #-84]
  459858:	ldr	x9, [sp, #10456]
  45985c:	add	x8, x8, x9
  459860:	ldr	x9, [sp, #10456]
  459864:	cmp	x8, x9
  459868:	b.lt	4598c0 <readlinkat@plt+0x56990>  // b.tstop
  45986c:	ldursw	x8, [x29, #-84]
  459870:	ldr	x9, [sp, #10456]
  459874:	add	x8, x8, x9
  459878:	mov	x9, xzr
  45987c:	mul	x8, x9, x8
  459880:	subs	x8, x8, #0x1
  459884:	cmp	x8, #0x0
  459888:	cset	w10, ge  // ge = tcont
  45988c:	tbnz	w10, #0, 4598a8 <readlinkat@plt+0x56978>
  459890:	ldursw	x8, [x29, #-84]
  459894:	ldr	x9, [sp, #10456]
  459898:	add	x8, x8, x9
  45989c:	mov	x9, #0xffffffffffffff80    	// #-128
  4598a0:	cmp	x8, x9
  4598a4:	b.lt	4598c0 <readlinkat@plt+0x56990>  // b.tstop
  4598a8:	ldursw	x8, [x29, #-84]
  4598ac:	ldr	x9, [sp, #10456]
  4598b0:	add	x8, x8, x9
  4598b4:	mov	x9, #0x7f                  	// #127
  4598b8:	cmp	x9, x8
  4598bc:	b.ge	4598e4 <readlinkat@plt+0x569b4>  // b.tcont
  4598c0:	ldur	w8, [x29, #-84]
  4598c4:	ldr	x9, [sp, #10456]
  4598c8:	add	w8, w8, w9
  4598cc:	lsl	w8, w8, #24
  4598d0:	asr	w8, w8, #24
  4598d4:	str	w8, [sp, #10028]
  4598d8:	ldr	w8, [sp, #9664]
  4598dc:	tbnz	w8, #0, 45f27c <readlinkat@plt+0x5c34c>
  4598e0:	b	45b1e8 <readlinkat@plt+0x582b8>
  4598e4:	ldur	w8, [x29, #-84]
  4598e8:	ldr	x9, [sp, #10456]
  4598ec:	add	w8, w8, w9
  4598f0:	lsl	w8, w8, #24
  4598f4:	asr	w8, w8, #24
  4598f8:	str	w8, [sp, #10028]
  4598fc:	ldr	w8, [sp, #9668]
  459900:	tbnz	w8, #0, 45f27c <readlinkat@plt+0x5c34c>
  459904:	b	45b1e8 <readlinkat@plt+0x582b8>
  459908:	ldr	w8, [sp, #9668]
  45990c:	tbnz	w8, #0, 459914 <readlinkat@plt+0x569e4>
  459910:	b	45a058 <readlinkat@plt+0x57128>
  459914:	ldr	w8, [sp, #9668]
  459918:	tbnz	w8, #0, 459920 <readlinkat@plt+0x569f0>
  45991c:	b	459d64 <readlinkat@plt+0x56e34>
  459920:	ldr	x8, [sp, #10456]
  459924:	lsl	w8, w8, #16
  459928:	mov	x9, #0x10                  	// #16
  45992c:	asr	w8, w8, w9
  459930:	mov	w9, wzr
  459934:	mul	w8, w9, w8
  459938:	ldur	w10, [x29, #-84]
  45993c:	lsl	w10, w10, #16
  459940:	add	w8, w8, w10, asr #16
  459944:	mul	w8, w9, w8
  459948:	subs	w8, w8, #0x1
  45994c:	cmp	w8, #0x0
  459950:	cset	w8, ge  // ge = tcont
  459954:	tbnz	w8, #0, 4599a4 <readlinkat@plt+0x56a74>
  459958:	ldr	x8, [sp, #10456]
  45995c:	lsl	w8, w8, #16
  459960:	mov	x9, #0x10                  	// #16
  459964:	asr	w8, w8, w9
  459968:	mov	w9, wzr
  45996c:	mul	w8, w9, w8
  459970:	ldur	w10, [x29, #-84]
  459974:	lsl	w10, w10, #16
  459978:	add	w8, w8, w10, asr #16
  45997c:	mul	w8, w9, w8
  459980:	add	w8, w8, #0x1
  459984:	lsl	w8, w8, #30
  459988:	subs	w8, w8, #0x1
  45998c:	mov	w9, #0x2                   	// #2
  459990:	mul	w8, w8, w9
  459994:	add	w8, w8, #0x1
  459998:	mvn	w8, w8
  45999c:	str	w8, [sp, #2996]
  4599a0:	b	4599d4 <readlinkat@plt+0x56aa4>
  4599a4:	ldr	x8, [sp, #10456]
  4599a8:	lsl	w8, w8, #16
  4599ac:	mov	x9, #0x10                  	// #16
  4599b0:	asr	w8, w8, w9
  4599b4:	mov	w9, wzr
  4599b8:	mul	w8, w9, w8
  4599bc:	ldur	w10, [x29, #-84]
  4599c0:	lsl	w10, w10, #16
  4599c4:	add	w8, w8, w10, asr #16
  4599c8:	mul	w8, w9, w8
  4599cc:	add	w8, w8, #0x0
  4599d0:	str	w8, [sp, #2996]
  4599d4:	ldr	w8, [sp, #2996]
  4599d8:	cmp	w8, #0x0
  4599dc:	cset	w8, ge  // ge = tcont
  4599e0:	tbnz	w8, #0, 459bbc <readlinkat@plt+0x56c8c>
  4599e4:	ldr	x8, [sp, #10456]
  4599e8:	lsl	w8, w8, #16
  4599ec:	asr	w8, w8, #16
  4599f0:	cmp	w8, #0x0
  4599f4:	cset	w8, ge  // ge = tcont
  4599f8:	tbnz	w8, #0, 459ae4 <readlinkat@plt+0x56bb4>
  4599fc:	ldur	w8, [x29, #-84]
  459a00:	lsl	w8, w8, #16
  459a04:	mov	x9, #0x10                  	// #16
  459a08:	mov	x0, x9
  459a0c:	asr	w8, w8, w0
  459a10:	ldr	x10, [sp, #10456]
  459a14:	lsl	w10, w10, #16
  459a18:	asr	w9, w10, w9
  459a1c:	mov	w10, wzr
  459a20:	mul	w9, w10, w9
  459a24:	ldur	w11, [x29, #-84]
  459a28:	lsl	w11, w11, #16
  459a2c:	add	w9, w9, w11, asr #16
  459a30:	mul	w9, w10, w9
  459a34:	subs	w9, w9, #0x1
  459a38:	cmp	w9, #0x0
  459a3c:	cset	w9, ge  // ge = tcont
  459a40:	str	w8, [sp, #2992]
  459a44:	tbnz	w9, #0, 459a94 <readlinkat@plt+0x56b64>
  459a48:	ldr	x8, [sp, #10456]
  459a4c:	lsl	w8, w8, #16
  459a50:	mov	x9, #0x10                  	// #16
  459a54:	asr	w8, w8, w9
  459a58:	mov	w9, wzr
  459a5c:	mul	w8, w9, w8
  459a60:	ldur	w10, [x29, #-84]
  459a64:	lsl	w10, w10, #16
  459a68:	add	w8, w8, w10, asr #16
  459a6c:	mul	w8, w9, w8
  459a70:	add	w8, w8, #0x1
  459a74:	lsl	w8, w8, #30
  459a78:	subs	w8, w8, #0x1
  459a7c:	mov	w9, #0x2                   	// #2
  459a80:	mul	w8, w8, w9
  459a84:	add	w8, w8, #0x1
  459a88:	mvn	w8, w8
  459a8c:	str	w8, [sp, #2988]
  459a90:	b	459ac4 <readlinkat@plt+0x56b94>
  459a94:	ldr	x8, [sp, #10456]
  459a98:	lsl	w8, w8, #16
  459a9c:	mov	x9, #0x10                  	// #16
  459aa0:	asr	w8, w8, w9
  459aa4:	mov	w9, wzr
  459aa8:	mul	w8, w9, w8
  459aac:	ldur	w10, [x29, #-84]
  459ab0:	lsl	w10, w10, #16
  459ab4:	add	w8, w8, w10, asr #16
  459ab8:	mul	w8, w9, w8
  459abc:	add	w8, w8, #0x0
  459ac0:	str	w8, [sp, #2988]
  459ac4:	ldr	w8, [sp, #2988]
  459ac8:	ldr	x9, [sp, #10456]
  459acc:	lsl	w9, w9, #16
  459ad0:	subs	w8, w8, w9, asr #16
  459ad4:	ldr	w9, [sp, #2992]
  459ad8:	cmp	w9, w8
  459adc:	b.lt	459cfc <readlinkat@plt+0x56dcc>  // b.tstop
  459ae0:	b	459c84 <readlinkat@plt+0x56d54>
  459ae4:	ldr	x8, [sp, #10456]
  459ae8:	lsl	w8, w8, #16
  459aec:	mov	x9, #0x10                  	// #16
  459af0:	asr	w8, w8, w9
  459af4:	mov	w9, wzr
  459af8:	mul	w8, w9, w8
  459afc:	ldur	w10, [x29, #-84]
  459b00:	lsl	w10, w10, #16
  459b04:	add	w8, w8, w10, asr #16
  459b08:	mul	w8, w9, w8
  459b0c:	subs	w8, w8, #0x1
  459b10:	cmp	w8, #0x0
  459b14:	cset	w8, ge  // ge = tcont
  459b18:	tbnz	w8, #0, 459b64 <readlinkat@plt+0x56c34>
  459b1c:	ldr	x8, [sp, #10456]
  459b20:	lsl	w8, w8, #16
  459b24:	mov	x9, #0x10                  	// #16
  459b28:	asr	w8, w8, w9
  459b2c:	mov	w9, wzr
  459b30:	mul	w8, w9, w8
  459b34:	ldur	w10, [x29, #-84]
  459b38:	lsl	w10, w10, #16
  459b3c:	add	w8, w8, w10, asr #16
  459b40:	mul	w8, w9, w8
  459b44:	add	w8, w8, #0x1
  459b48:	lsl	w8, w8, #30
  459b4c:	subs	w8, w8, #0x1
  459b50:	mov	w9, #0x2                   	// #2
  459b54:	mul	w8, w8, w9
  459b58:	add	w8, w8, #0x1
  459b5c:	str	w8, [sp, #2984]
  459b60:	b	459b94 <readlinkat@plt+0x56c64>
  459b64:	ldr	x8, [sp, #10456]
  459b68:	lsl	w8, w8, #16
  459b6c:	mov	x9, #0x10                  	// #16
  459b70:	asr	w8, w8, w9
  459b74:	mov	w9, wzr
  459b78:	mul	w8, w9, w8
  459b7c:	ldur	w10, [x29, #-84]
  459b80:	lsl	w10, w10, #16
  459b84:	add	w8, w8, w10, asr #16
  459b88:	mul	w8, w9, w8
  459b8c:	subs	w8, w8, #0x1
  459b90:	str	w8, [sp, #2984]
  459b94:	ldr	w8, [sp, #2984]
  459b98:	ldr	x9, [sp, #10456]
  459b9c:	lsl	w9, w9, #16
  459ba0:	subs	w8, w8, w9, asr #16
  459ba4:	ldur	w9, [x29, #-84]
  459ba8:	lsl	w9, w9, #16
  459bac:	asr	w9, w9, #16
  459bb0:	cmp	w8, w9
  459bb4:	b.lt	459cfc <readlinkat@plt+0x56dcc>  // b.tstop
  459bb8:	b	459c84 <readlinkat@plt+0x56d54>
  459bbc:	ldur	w8, [x29, #-84]
  459bc0:	lsl	w8, w8, #16
  459bc4:	asr	w8, w8, #16
  459bc8:	cmp	w8, #0x0
  459bcc:	cset	w8, ge  // ge = tcont
  459bd0:	tbnz	w8, #0, 459c08 <readlinkat@plt+0x56cd8>
  459bd4:	ldr	x8, [sp, #10456]
  459bd8:	lsl	w8, w8, #16
  459bdc:	mov	x9, #0x10                  	// #16
  459be0:	asr	w8, w8, w9
  459be4:	ldur	w9, [x29, #-84]
  459be8:	lsl	w9, w9, #16
  459bec:	ldr	x10, [sp, #10456]
  459bf0:	lsl	w10, w10, #16
  459bf4:	asr	w10, w10, #16
  459bf8:	add	w9, w10, w9, asr #16
  459bfc:	cmp	w8, w9
  459c00:	b.le	459cfc <readlinkat@plt+0x56dcc>
  459c04:	b	459c84 <readlinkat@plt+0x56d54>
  459c08:	ldr	x8, [sp, #10456]
  459c0c:	lsl	w8, w8, #16
  459c10:	asr	w8, w8, #16
  459c14:	cmp	w8, #0x0
  459c18:	cset	w8, ge  // ge = tcont
  459c1c:	tbnz	w8, #0, 459c54 <readlinkat@plt+0x56d24>
  459c20:	ldur	w8, [x29, #-84]
  459c24:	lsl	w8, w8, #16
  459c28:	mov	x9, #0x10                  	// #16
  459c2c:	asr	w8, w8, w9
  459c30:	ldur	w9, [x29, #-84]
  459c34:	lsl	w9, w9, #16
  459c38:	ldr	x10, [sp, #10456]
  459c3c:	lsl	w10, w10, #16
  459c40:	asr	w10, w10, #16
  459c44:	add	w9, w10, w9, asr #16
  459c48:	cmp	w8, w9
  459c4c:	b.le	459cfc <readlinkat@plt+0x56dcc>
  459c50:	b	459c84 <readlinkat@plt+0x56d54>
  459c54:	ldur	w8, [x29, #-84]
  459c58:	lsl	w8, w8, #16
  459c5c:	mov	x9, #0x10                  	// #16
  459c60:	ldr	x10, [sp, #10456]
  459c64:	lsl	w10, w10, #16
  459c68:	asr	w9, w10, w9
  459c6c:	add	w8, w9, w8, asr #16
  459c70:	ldr	x11, [sp, #10456]
  459c74:	lsl	w9, w11, #16
  459c78:	asr	w9, w9, #16
  459c7c:	cmp	w8, w9
  459c80:	b.lt	459cfc <readlinkat@plt+0x56dcc>  // b.tstop
  459c84:	ldur	w8, [x29, #-84]
  459c88:	lsl	w8, w8, #16
  459c8c:	ldr	x9, [sp, #10456]
  459c90:	lsl	w9, w9, #16
  459c94:	asr	w9, w9, #16
  459c98:	add	w8, w9, w8, asr #16
  459c9c:	mov	w9, wzr
  459ca0:	mul	w8, w9, w8
  459ca4:	subs	w8, w8, #0x1
  459ca8:	cmp	w8, #0x0
  459cac:	cset	w8, ge  // ge = tcont
  459cb0:	tbnz	w8, #0, 459cd8 <readlinkat@plt+0x56da8>
  459cb4:	ldur	w8, [x29, #-84]
  459cb8:	lsl	w8, w8, #16
  459cbc:	ldr	x9, [sp, #10456]
  459cc0:	lsl	w9, w9, #16
  459cc4:	asr	w9, w9, #16
  459cc8:	add	w8, w9, w8, asr #16
  459ccc:	mov	w9, #0xffff8000            	// #-32768
  459cd0:	cmp	w8, w9
  459cd4:	b.lt	459cfc <readlinkat@plt+0x56dcc>  // b.tstop
  459cd8:	ldur	w8, [x29, #-84]
  459cdc:	lsl	w8, w8, #16
  459ce0:	ldr	x9, [sp, #10456]
  459ce4:	lsl	w9, w9, #16
  459ce8:	asr	w9, w9, #16
  459cec:	add	w8, w9, w8, asr #16
  459cf0:	mov	w9, #0x7fff                	// #32767
  459cf4:	cmp	w9, w8
  459cf8:	b.ge	459d30 <readlinkat@plt+0x56e00>  // b.tcont
  459cfc:	ldur	w8, [x29, #-84]
  459d00:	lsl	w8, w8, #16
  459d04:	mov	x9, #0x10                  	// #16
  459d08:	ldr	x10, [sp, #10456]
  459d0c:	lsl	w10, w10, #16
  459d10:	asr	w9, w10, w9
  459d14:	add	w8, w9, w8, asr #16
  459d18:	lsl	w8, w8, #16
  459d1c:	asr	w8, w8, #16
  459d20:	str	w8, [sp, #10028]
  459d24:	ldr	w8, [sp, #9664]
  459d28:	tbnz	w8, #0, 45f27c <readlinkat@plt+0x5c34c>
  459d2c:	b	45b1e8 <readlinkat@plt+0x582b8>
  459d30:	ldur	w8, [x29, #-84]
  459d34:	lsl	w8, w8, #16
  459d38:	mov	x9, #0x10                  	// #16
  459d3c:	ldr	x10, [sp, #10456]
  459d40:	lsl	w10, w10, #16
  459d44:	asr	w9, w10, w9
  459d48:	add	w8, w9, w8, asr #16
  459d4c:	lsl	w8, w8, #16
  459d50:	asr	w8, w8, #16
  459d54:	str	w8, [sp, #10028]
  459d58:	ldr	w8, [sp, #9668]
  459d5c:	tbnz	w8, #0, 45f27c <readlinkat@plt+0x5c34c>
  459d60:	b	45b1e8 <readlinkat@plt+0x582b8>
  459d64:	ldr	x8, [sp, #10456]
  459d68:	mov	x9, xzr
  459d6c:	mul	x8, x9, x8
  459d70:	ldursw	x10, [x29, #-84]
  459d74:	add	x8, x8, x10
  459d78:	mul	x8, x9, x8
  459d7c:	subs	x8, x8, #0x1
  459d80:	cmp	x8, #0x0
  459d84:	cset	w11, ge  // ge = tcont
  459d88:	tbnz	w11, #0, 459dc8 <readlinkat@plt+0x56e98>
  459d8c:	ldr	x8, [sp, #10456]
  459d90:	mov	x9, xzr
  459d94:	mul	x8, x9, x8
  459d98:	ldursw	x10, [x29, #-84]
  459d9c:	add	x8, x8, x10
  459da0:	mul	x8, x9, x8
  459da4:	add	x8, x8, #0x1
  459da8:	lsl	x8, x8, #62
  459dac:	subs	x8, x8, #0x1
  459db0:	mov	x9, #0x2                   	// #2
  459db4:	mul	x8, x8, x9
  459db8:	add	x8, x8, #0x1
  459dbc:	mvn	x8, x8
  459dc0:	str	x8, [sp, #2976]
  459dc4:	b	459de8 <readlinkat@plt+0x56eb8>
  459dc8:	ldr	x8, [sp, #10456]
  459dcc:	mov	x9, xzr
  459dd0:	mul	x8, x9, x8
  459dd4:	ldursw	x10, [x29, #-84]
  459dd8:	add	x8, x8, x10
  459ddc:	mul	x8, x9, x8
  459de0:	add	x8, x8, #0x0
  459de4:	str	x8, [sp, #2976]
  459de8:	ldr	x8, [sp, #2976]
  459dec:	cmp	x8, #0x0
  459df0:	cset	w9, ge  // ge = tcont
  459df4:	tbnz	w9, #0, 459f4c <readlinkat@plt+0x5701c>
  459df8:	ldr	x8, [sp, #10456]
  459dfc:	cmp	x8, #0x0
  459e00:	cset	w9, ge  // ge = tcont
  459e04:	tbnz	w9, #0, 459eb0 <readlinkat@plt+0x56f80>
  459e08:	ldursw	x8, [x29, #-84]
  459e0c:	ldr	x9, [sp, #10456]
  459e10:	mov	x10, xzr
  459e14:	mul	x9, x10, x9
  459e18:	ldursw	x11, [x29, #-84]
  459e1c:	add	x9, x9, x11
  459e20:	mul	x9, x10, x9
  459e24:	subs	x9, x9, #0x1
  459e28:	cmp	x9, #0x0
  459e2c:	cset	w12, ge  // ge = tcont
  459e30:	str	x8, [sp, #2968]
  459e34:	tbnz	w12, #0, 459e74 <readlinkat@plt+0x56f44>
  459e38:	ldr	x8, [sp, #10456]
  459e3c:	mov	x9, xzr
  459e40:	mul	x8, x9, x8
  459e44:	ldursw	x10, [x29, #-84]
  459e48:	add	x8, x8, x10
  459e4c:	mul	x8, x9, x8
  459e50:	add	x8, x8, #0x1
  459e54:	lsl	x8, x8, #62
  459e58:	subs	x8, x8, #0x1
  459e5c:	mov	x9, #0x2                   	// #2
  459e60:	mul	x8, x8, x9
  459e64:	add	x8, x8, #0x1
  459e68:	mvn	x8, x8
  459e6c:	str	x8, [sp, #2960]
  459e70:	b	459e94 <readlinkat@plt+0x56f64>
  459e74:	ldr	x8, [sp, #10456]
  459e78:	mov	x9, xzr
  459e7c:	mul	x8, x9, x8
  459e80:	ldursw	x10, [x29, #-84]
  459e84:	add	x8, x8, x10
  459e88:	mul	x8, x9, x8
  459e8c:	add	x8, x8, #0x0
  459e90:	str	x8, [sp, #2960]
  459e94:	ldr	x8, [sp, #2960]
  459e98:	ldr	x9, [sp, #10456]
  459e9c:	subs	x8, x8, x9
  459ea0:	ldr	x9, [sp, #2968]
  459ea4:	cmp	x9, x8
  459ea8:	b.lt	45a010 <readlinkat@plt+0x570e0>  // b.tstop
  459eac:	b	459fbc <readlinkat@plt+0x5708c>
  459eb0:	ldr	x8, [sp, #10456]
  459eb4:	mov	x9, xzr
  459eb8:	mul	x8, x9, x8
  459ebc:	ldursw	x10, [x29, #-84]
  459ec0:	add	x8, x8, x10
  459ec4:	mul	x8, x9, x8
  459ec8:	subs	x8, x8, #0x1
  459ecc:	cmp	x8, #0x0
  459ed0:	cset	w11, ge  // ge = tcont
  459ed4:	tbnz	w11, #0, 459f10 <readlinkat@plt+0x56fe0>
  459ed8:	ldr	x8, [sp, #10456]
  459edc:	mov	x9, xzr
  459ee0:	mul	x8, x9, x8
  459ee4:	ldursw	x10, [x29, #-84]
  459ee8:	add	x8, x8, x10
  459eec:	mul	x8, x9, x8
  459ef0:	add	x8, x8, #0x1
  459ef4:	lsl	x8, x8, #62
  459ef8:	subs	x8, x8, #0x1
  459efc:	mov	x9, #0x2                   	// #2
  459f00:	mul	x8, x8, x9
  459f04:	add	x8, x8, #0x1
  459f08:	str	x8, [sp, #2952]
  459f0c:	b	459f30 <readlinkat@plt+0x57000>
  459f10:	ldr	x8, [sp, #10456]
  459f14:	mov	x9, xzr
  459f18:	mul	x8, x9, x8
  459f1c:	ldursw	x10, [x29, #-84]
  459f20:	add	x8, x8, x10
  459f24:	mul	x8, x9, x8
  459f28:	subs	x8, x8, #0x1
  459f2c:	str	x8, [sp, #2952]
  459f30:	ldr	x8, [sp, #2952]
  459f34:	ldr	x9, [sp, #10456]
  459f38:	subs	x8, x8, x9
  459f3c:	ldursw	x9, [x29, #-84]
  459f40:	cmp	x8, x9
  459f44:	b.lt	45a010 <readlinkat@plt+0x570e0>  // b.tstop
  459f48:	b	459fbc <readlinkat@plt+0x5708c>
  459f4c:	ldur	w8, [x29, #-84]
  459f50:	cmp	w8, #0x0
  459f54:	cset	w8, ge  // ge = tcont
  459f58:	tbnz	w8, #0, 459f78 <readlinkat@plt+0x57048>
  459f5c:	ldr	x8, [sp, #10456]
  459f60:	ldursw	x9, [x29, #-84]
  459f64:	ldr	x10, [sp, #10456]
  459f68:	add	x9, x9, x10
  459f6c:	cmp	x8, x9
  459f70:	b.le	45a010 <readlinkat@plt+0x570e0>
  459f74:	b	459fbc <readlinkat@plt+0x5708c>
  459f78:	ldr	x8, [sp, #10456]
  459f7c:	cmp	x8, #0x0
  459f80:	cset	w9, ge  // ge = tcont
  459f84:	tbnz	w9, #0, 459fa4 <readlinkat@plt+0x57074>
  459f88:	ldursw	x8, [x29, #-84]
  459f8c:	ldursw	x9, [x29, #-84]
  459f90:	ldr	x10, [sp, #10456]
  459f94:	add	x9, x9, x10
  459f98:	cmp	x8, x9
  459f9c:	b.le	45a010 <readlinkat@plt+0x570e0>
  459fa0:	b	459fbc <readlinkat@plt+0x5708c>
  459fa4:	ldursw	x8, [x29, #-84]
  459fa8:	ldr	x9, [sp, #10456]
  459fac:	add	x8, x8, x9
  459fb0:	ldr	x9, [sp, #10456]
  459fb4:	cmp	x8, x9
  459fb8:	b.lt	45a010 <readlinkat@plt+0x570e0>  // b.tstop
  459fbc:	ldursw	x8, [x29, #-84]
  459fc0:	ldr	x9, [sp, #10456]
  459fc4:	add	x8, x8, x9
  459fc8:	mov	x9, xzr
  459fcc:	mul	x8, x9, x8
  459fd0:	subs	x8, x8, #0x1
  459fd4:	cmp	x8, #0x0
  459fd8:	cset	w10, ge  // ge = tcont
  459fdc:	tbnz	w10, #0, 459ff8 <readlinkat@plt+0x570c8>
  459fe0:	ldursw	x8, [x29, #-84]
  459fe4:	ldr	x9, [sp, #10456]
  459fe8:	add	x8, x8, x9
  459fec:	mov	x9, #0xffffffffffff8000    	// #-32768
  459ff0:	cmp	x8, x9
  459ff4:	b.lt	45a010 <readlinkat@plt+0x570e0>  // b.tstop
  459ff8:	ldursw	x8, [x29, #-84]
  459ffc:	ldr	x9, [sp, #10456]
  45a000:	add	x8, x8, x9
  45a004:	mov	x9, #0x7fff                	// #32767
  45a008:	cmp	x9, x8
  45a00c:	b.ge	45a034 <readlinkat@plt+0x57104>  // b.tcont
  45a010:	ldur	w8, [x29, #-84]
  45a014:	ldr	x9, [sp, #10456]
  45a018:	add	w8, w8, w9
  45a01c:	lsl	w8, w8, #16
  45a020:	asr	w8, w8, #16
  45a024:	str	w8, [sp, #10028]
  45a028:	ldr	w8, [sp, #9664]
  45a02c:	tbnz	w8, #0, 45f27c <readlinkat@plt+0x5c34c>
  45a030:	b	45b1e8 <readlinkat@plt+0x582b8>
  45a034:	ldur	w8, [x29, #-84]
  45a038:	ldr	x9, [sp, #10456]
  45a03c:	add	w8, w8, w9
  45a040:	lsl	w8, w8, #16
  45a044:	asr	w8, w8, #16
  45a048:	str	w8, [sp, #10028]
  45a04c:	ldr	w8, [sp, #9668]
  45a050:	tbnz	w8, #0, 45f27c <readlinkat@plt+0x5c34c>
  45a054:	b	45b1e8 <readlinkat@plt+0x582b8>
  45a058:	ldr	w8, [sp, #9664]
  45a05c:	tbnz	w8, #0, 45a064 <readlinkat@plt+0x57134>
  45a060:	b	45a638 <readlinkat@plt+0x57708>
  45a064:	ldr	w8, [sp, #9668]
  45a068:	tbnz	w8, #0, 45a070 <readlinkat@plt+0x57140>
  45a06c:	b	45a354 <readlinkat@plt+0x57424>
  45a070:	ldr	x8, [sp, #10456]
  45a074:	mov	w9, wzr
  45a078:	mul	w8, w9, w8
  45a07c:	ldur	w10, [x29, #-84]
  45a080:	add	w8, w8, w10
  45a084:	mul	w8, w9, w8
  45a088:	subs	w8, w8, #0x1
  45a08c:	cmp	w8, #0x0
  45a090:	cset	w8, ge  // ge = tcont
  45a094:	tbnz	w8, #0, 45a0d4 <readlinkat@plt+0x571a4>
  45a098:	ldr	x8, [sp, #10456]
  45a09c:	mov	w9, wzr
  45a0a0:	mul	w8, w9, w8
  45a0a4:	ldur	w10, [x29, #-84]
  45a0a8:	add	w8, w8, w10
  45a0ac:	mul	w8, w9, w8
  45a0b0:	add	w8, w8, #0x1
  45a0b4:	lsl	w8, w8, #30
  45a0b8:	subs	w8, w8, #0x1
  45a0bc:	mov	w9, #0x2                   	// #2
  45a0c0:	mul	w8, w8, w9
  45a0c4:	add	w8, w8, #0x1
  45a0c8:	mvn	w8, w8
  45a0cc:	str	w8, [sp, #2948]
  45a0d0:	b	45a0f4 <readlinkat@plt+0x571c4>
  45a0d4:	ldr	x8, [sp, #10456]
  45a0d8:	mov	w9, wzr
  45a0dc:	mul	w8, w9, w8
  45a0e0:	ldur	w10, [x29, #-84]
  45a0e4:	add	w8, w8, w10
  45a0e8:	mul	w8, w9, w8
  45a0ec:	add	w8, w8, #0x0
  45a0f0:	str	w8, [sp, #2948]
  45a0f4:	ldr	w8, [sp, #2948]
  45a0f8:	cmp	w8, #0x0
  45a0fc:	cset	w8, ge  // ge = tcont
  45a100:	tbnz	w8, #0, 45a258 <readlinkat@plt+0x57328>
  45a104:	ldr	x8, [sp, #10456]
  45a108:	cmp	w8, #0x0
  45a10c:	cset	w8, ge  // ge = tcont
  45a110:	tbnz	w8, #0, 45a1bc <readlinkat@plt+0x5728c>
  45a114:	ldur	w8, [x29, #-84]
  45a118:	ldr	x9, [sp, #10456]
  45a11c:	mov	w10, wzr
  45a120:	mul	w9, w10, w9
  45a124:	ldur	w11, [x29, #-84]
  45a128:	add	w9, w9, w11
  45a12c:	mul	w9, w10, w9
  45a130:	subs	w9, w9, #0x1
  45a134:	cmp	w9, #0x0
  45a138:	cset	w9, ge  // ge = tcont
  45a13c:	str	w8, [sp, #2944]
  45a140:	tbnz	w9, #0, 45a180 <readlinkat@plt+0x57250>
  45a144:	ldr	x8, [sp, #10456]
  45a148:	mov	w9, wzr
  45a14c:	mul	w8, w9, w8
  45a150:	ldur	w10, [x29, #-84]
  45a154:	add	w8, w8, w10
  45a158:	mul	w8, w9, w8
  45a15c:	add	w8, w8, #0x1
  45a160:	lsl	w8, w8, #30
  45a164:	subs	w8, w8, #0x1
  45a168:	mov	w9, #0x2                   	// #2
  45a16c:	mul	w8, w8, w9
  45a170:	add	w8, w8, #0x1
  45a174:	mvn	w8, w8
  45a178:	str	w8, [sp, #2940]
  45a17c:	b	45a1a0 <readlinkat@plt+0x57270>
  45a180:	ldr	x8, [sp, #10456]
  45a184:	mov	w9, wzr
  45a188:	mul	w8, w9, w8
  45a18c:	ldur	w10, [x29, #-84]
  45a190:	add	w8, w8, w10
  45a194:	mul	w8, w9, w8
  45a198:	add	w8, w8, #0x0
  45a19c:	str	w8, [sp, #2940]
  45a1a0:	ldr	w8, [sp, #2940]
  45a1a4:	ldr	x9, [sp, #10456]
  45a1a8:	subs	w8, w8, w9
  45a1ac:	ldr	w9, [sp, #2944]
  45a1b0:	cmp	w9, w8
  45a1b4:	b.lt	45a31c <readlinkat@plt+0x573ec>  // b.tstop
  45a1b8:	b	45a2c8 <readlinkat@plt+0x57398>
  45a1bc:	ldr	x8, [sp, #10456]
  45a1c0:	mov	w9, wzr
  45a1c4:	mul	w8, w9, w8
  45a1c8:	ldur	w10, [x29, #-84]
  45a1cc:	add	w8, w8, w10
  45a1d0:	mul	w8, w9, w8
  45a1d4:	subs	w8, w8, #0x1
  45a1d8:	cmp	w8, #0x0
  45a1dc:	cset	w8, ge  // ge = tcont
  45a1e0:	tbnz	w8, #0, 45a21c <readlinkat@plt+0x572ec>
  45a1e4:	ldr	x8, [sp, #10456]
  45a1e8:	mov	w9, wzr
  45a1ec:	mul	w8, w9, w8
  45a1f0:	ldur	w10, [x29, #-84]
  45a1f4:	add	w8, w8, w10
  45a1f8:	mul	w8, w9, w8
  45a1fc:	add	w8, w8, #0x1
  45a200:	lsl	w8, w8, #30
  45a204:	subs	w8, w8, #0x1
  45a208:	mov	w9, #0x2                   	// #2
  45a20c:	mul	w8, w8, w9
  45a210:	add	w8, w8, #0x1
  45a214:	str	w8, [sp, #2936]
  45a218:	b	45a23c <readlinkat@plt+0x5730c>
  45a21c:	ldr	x8, [sp, #10456]
  45a220:	mov	w9, wzr
  45a224:	mul	w8, w9, w8
  45a228:	ldur	w10, [x29, #-84]
  45a22c:	add	w8, w8, w10
  45a230:	mul	w8, w9, w8
  45a234:	subs	w8, w8, #0x1
  45a238:	str	w8, [sp, #2936]
  45a23c:	ldr	w8, [sp, #2936]
  45a240:	ldr	x9, [sp, #10456]
  45a244:	subs	w8, w8, w9
  45a248:	ldur	w9, [x29, #-84]
  45a24c:	cmp	w8, w9
  45a250:	b.lt	45a31c <readlinkat@plt+0x573ec>  // b.tstop
  45a254:	b	45a2c8 <readlinkat@plt+0x57398>
  45a258:	ldur	w8, [x29, #-84]
  45a25c:	cmp	w8, #0x0
  45a260:	cset	w8, ge  // ge = tcont
  45a264:	tbnz	w8, #0, 45a284 <readlinkat@plt+0x57354>
  45a268:	ldr	x8, [sp, #10456]
  45a26c:	ldur	w9, [x29, #-84]
  45a270:	ldr	x10, [sp, #10456]
  45a274:	add	w9, w9, w10
  45a278:	cmp	w8, w9
  45a27c:	b.le	45a31c <readlinkat@plt+0x573ec>
  45a280:	b	45a2c8 <readlinkat@plt+0x57398>
  45a284:	ldr	x8, [sp, #10456]
  45a288:	cmp	w8, #0x0
  45a28c:	cset	w8, ge  // ge = tcont
  45a290:	tbnz	w8, #0, 45a2b0 <readlinkat@plt+0x57380>
  45a294:	ldur	w8, [x29, #-84]
  45a298:	ldur	w9, [x29, #-84]
  45a29c:	ldr	x10, [sp, #10456]
  45a2a0:	add	w9, w9, w10
  45a2a4:	cmp	w8, w9
  45a2a8:	b.le	45a31c <readlinkat@plt+0x573ec>
  45a2ac:	b	45a2c8 <readlinkat@plt+0x57398>
  45a2b0:	ldur	w8, [x29, #-84]
  45a2b4:	ldr	x9, [sp, #10456]
  45a2b8:	add	w8, w8, w9
  45a2bc:	ldr	x10, [sp, #10456]
  45a2c0:	cmp	w8, w10
  45a2c4:	b.lt	45a31c <readlinkat@plt+0x573ec>  // b.tstop
  45a2c8:	ldur	w8, [x29, #-84]
  45a2cc:	ldr	x9, [sp, #10456]
  45a2d0:	add	w8, w8, w9
  45a2d4:	mov	w9, wzr
  45a2d8:	mul	w8, w9, w8
  45a2dc:	subs	w8, w8, #0x1
  45a2e0:	cmp	w8, #0x0
  45a2e4:	cset	w8, ge  // ge = tcont
  45a2e8:	tbnz	w8, #0, 45a304 <readlinkat@plt+0x573d4>
  45a2ec:	ldur	w8, [x29, #-84]
  45a2f0:	ldr	x9, [sp, #10456]
  45a2f4:	add	w8, w8, w9
  45a2f8:	mov	w9, #0x80000000            	// #-2147483648
  45a2fc:	cmp	w8, w9
  45a300:	b.lt	45a31c <readlinkat@plt+0x573ec>  // b.tstop
  45a304:	ldur	w8, [x29, #-84]
  45a308:	ldr	x9, [sp, #10456]
  45a30c:	add	w8, w8, w9
  45a310:	mov	w9, #0x7fffffff            	// #2147483647
  45a314:	cmp	w9, w8
  45a318:	b.ge	45a338 <readlinkat@plt+0x57408>  // b.tcont
  45a31c:	ldur	w8, [x29, #-84]
  45a320:	ldr	x9, [sp, #10456]
  45a324:	add	w8, w8, w9
  45a328:	str	w8, [sp, #10028]
  45a32c:	ldr	w8, [sp, #9664]
  45a330:	tbnz	w8, #0, 45f27c <readlinkat@plt+0x5c34c>
  45a334:	b	45b1e8 <readlinkat@plt+0x582b8>
  45a338:	ldur	w8, [x29, #-84]
  45a33c:	ldr	x9, [sp, #10456]
  45a340:	add	w8, w8, w9
  45a344:	str	w8, [sp, #10028]
  45a348:	ldr	w8, [sp, #9668]
  45a34c:	tbnz	w8, #0, 45f27c <readlinkat@plt+0x5c34c>
  45a350:	b	45b1e8 <readlinkat@plt+0x582b8>
  45a354:	ldr	x8, [sp, #10456]
  45a358:	mov	x9, xzr
  45a35c:	mul	x8, x9, x8
  45a360:	ldursw	x10, [x29, #-84]
  45a364:	add	x8, x8, x10
  45a368:	mul	x8, x9, x8
  45a36c:	subs	x8, x8, #0x1
  45a370:	cmp	x8, #0x0
  45a374:	cset	w11, ge  // ge = tcont
  45a378:	tbnz	w11, #0, 45a3b8 <readlinkat@plt+0x57488>
  45a37c:	ldr	x8, [sp, #10456]
  45a380:	mov	x9, xzr
  45a384:	mul	x8, x9, x8
  45a388:	ldursw	x10, [x29, #-84]
  45a38c:	add	x8, x8, x10
  45a390:	mul	x8, x9, x8
  45a394:	add	x8, x8, #0x1
  45a398:	lsl	x8, x8, #62
  45a39c:	subs	x8, x8, #0x1
  45a3a0:	mov	x9, #0x2                   	// #2
  45a3a4:	mul	x8, x8, x9
  45a3a8:	add	x8, x8, #0x1
  45a3ac:	mvn	x8, x8
  45a3b0:	str	x8, [sp, #2928]
  45a3b4:	b	45a3d8 <readlinkat@plt+0x574a8>
  45a3b8:	ldr	x8, [sp, #10456]
  45a3bc:	mov	x9, xzr
  45a3c0:	mul	x8, x9, x8
  45a3c4:	ldursw	x10, [x29, #-84]
  45a3c8:	add	x8, x8, x10
  45a3cc:	mul	x8, x9, x8
  45a3d0:	add	x8, x8, #0x0
  45a3d4:	str	x8, [sp, #2928]
  45a3d8:	ldr	x8, [sp, #2928]
  45a3dc:	cmp	x8, #0x0
  45a3e0:	cset	w9, ge  // ge = tcont
  45a3e4:	tbnz	w9, #0, 45a53c <readlinkat@plt+0x5760c>
  45a3e8:	ldr	x8, [sp, #10456]
  45a3ec:	cmp	x8, #0x0
  45a3f0:	cset	w9, ge  // ge = tcont
  45a3f4:	tbnz	w9, #0, 45a4a0 <readlinkat@plt+0x57570>
  45a3f8:	ldursw	x8, [x29, #-84]
  45a3fc:	ldr	x9, [sp, #10456]
  45a400:	mov	x10, xzr
  45a404:	mul	x9, x10, x9
  45a408:	ldursw	x11, [x29, #-84]
  45a40c:	add	x9, x9, x11
  45a410:	mul	x9, x10, x9
  45a414:	subs	x9, x9, #0x1
  45a418:	cmp	x9, #0x0
  45a41c:	cset	w12, ge  // ge = tcont
  45a420:	str	x8, [sp, #2920]
  45a424:	tbnz	w12, #0, 45a464 <readlinkat@plt+0x57534>
  45a428:	ldr	x8, [sp, #10456]
  45a42c:	mov	x9, xzr
  45a430:	mul	x8, x9, x8
  45a434:	ldursw	x10, [x29, #-84]
  45a438:	add	x8, x8, x10
  45a43c:	mul	x8, x9, x8
  45a440:	add	x8, x8, #0x1
  45a444:	lsl	x8, x8, #62
  45a448:	subs	x8, x8, #0x1
  45a44c:	mov	x9, #0x2                   	// #2
  45a450:	mul	x8, x8, x9
  45a454:	add	x8, x8, #0x1
  45a458:	mvn	x8, x8
  45a45c:	str	x8, [sp, #2912]
  45a460:	b	45a484 <readlinkat@plt+0x57554>
  45a464:	ldr	x8, [sp, #10456]
  45a468:	mov	x9, xzr
  45a46c:	mul	x8, x9, x8
  45a470:	ldursw	x10, [x29, #-84]
  45a474:	add	x8, x8, x10
  45a478:	mul	x8, x9, x8
  45a47c:	add	x8, x8, #0x0
  45a480:	str	x8, [sp, #2912]
  45a484:	ldr	x8, [sp, #2912]
  45a488:	ldr	x9, [sp, #10456]
  45a48c:	subs	x8, x8, x9
  45a490:	ldr	x9, [sp, #2920]
  45a494:	cmp	x9, x8
  45a498:	b.lt	45a600 <readlinkat@plt+0x576d0>  // b.tstop
  45a49c:	b	45a5ac <readlinkat@plt+0x5767c>
  45a4a0:	ldr	x8, [sp, #10456]
  45a4a4:	mov	x9, xzr
  45a4a8:	mul	x8, x9, x8
  45a4ac:	ldursw	x10, [x29, #-84]
  45a4b0:	add	x8, x8, x10
  45a4b4:	mul	x8, x9, x8
  45a4b8:	subs	x8, x8, #0x1
  45a4bc:	cmp	x8, #0x0
  45a4c0:	cset	w11, ge  // ge = tcont
  45a4c4:	tbnz	w11, #0, 45a500 <readlinkat@plt+0x575d0>
  45a4c8:	ldr	x8, [sp, #10456]
  45a4cc:	mov	x9, xzr
  45a4d0:	mul	x8, x9, x8
  45a4d4:	ldursw	x10, [x29, #-84]
  45a4d8:	add	x8, x8, x10
  45a4dc:	mul	x8, x9, x8
  45a4e0:	add	x8, x8, #0x1
  45a4e4:	lsl	x8, x8, #62
  45a4e8:	subs	x8, x8, #0x1
  45a4ec:	mov	x9, #0x2                   	// #2
  45a4f0:	mul	x8, x8, x9
  45a4f4:	add	x8, x8, #0x1
  45a4f8:	str	x8, [sp, #2904]
  45a4fc:	b	45a520 <readlinkat@plt+0x575f0>
  45a500:	ldr	x8, [sp, #10456]
  45a504:	mov	x9, xzr
  45a508:	mul	x8, x9, x8
  45a50c:	ldursw	x10, [x29, #-84]
  45a510:	add	x8, x8, x10
  45a514:	mul	x8, x9, x8
  45a518:	subs	x8, x8, #0x1
  45a51c:	str	x8, [sp, #2904]
  45a520:	ldr	x8, [sp, #2904]
  45a524:	ldr	x9, [sp, #10456]
  45a528:	subs	x8, x8, x9
  45a52c:	ldursw	x9, [x29, #-84]
  45a530:	cmp	x8, x9
  45a534:	b.lt	45a600 <readlinkat@plt+0x576d0>  // b.tstop
  45a538:	b	45a5ac <readlinkat@plt+0x5767c>
  45a53c:	ldur	w8, [x29, #-84]
  45a540:	cmp	w8, #0x0
  45a544:	cset	w8, ge  // ge = tcont
  45a548:	tbnz	w8, #0, 45a568 <readlinkat@plt+0x57638>
  45a54c:	ldr	x8, [sp, #10456]
  45a550:	ldursw	x9, [x29, #-84]
  45a554:	ldr	x10, [sp, #10456]
  45a558:	add	x9, x9, x10
  45a55c:	cmp	x8, x9
  45a560:	b.le	45a600 <readlinkat@plt+0x576d0>
  45a564:	b	45a5ac <readlinkat@plt+0x5767c>
  45a568:	ldr	x8, [sp, #10456]
  45a56c:	cmp	x8, #0x0
  45a570:	cset	w9, ge  // ge = tcont
  45a574:	tbnz	w9, #0, 45a594 <readlinkat@plt+0x57664>
  45a578:	ldursw	x8, [x29, #-84]
  45a57c:	ldursw	x9, [x29, #-84]
  45a580:	ldr	x10, [sp, #10456]
  45a584:	add	x9, x9, x10
  45a588:	cmp	x8, x9
  45a58c:	b.le	45a600 <readlinkat@plt+0x576d0>
  45a590:	b	45a5ac <readlinkat@plt+0x5767c>
  45a594:	ldursw	x8, [x29, #-84]
  45a598:	ldr	x9, [sp, #10456]
  45a59c:	add	x8, x8, x9
  45a5a0:	ldr	x9, [sp, #10456]
  45a5a4:	cmp	x8, x9
  45a5a8:	b.lt	45a600 <readlinkat@plt+0x576d0>  // b.tstop
  45a5ac:	ldursw	x8, [x29, #-84]
  45a5b0:	ldr	x9, [sp, #10456]
  45a5b4:	add	x8, x8, x9
  45a5b8:	mov	x9, xzr
  45a5bc:	mul	x8, x9, x8
  45a5c0:	subs	x8, x8, #0x1
  45a5c4:	cmp	x8, #0x0
  45a5c8:	cset	w10, ge  // ge = tcont
  45a5cc:	tbnz	w10, #0, 45a5e8 <readlinkat@plt+0x576b8>
  45a5d0:	ldursw	x8, [x29, #-84]
  45a5d4:	ldr	x9, [sp, #10456]
  45a5d8:	add	x8, x8, x9
  45a5dc:	mov	x9, #0xffffffff80000000    	// #-2147483648
  45a5e0:	cmp	x8, x9
  45a5e4:	b.lt	45a600 <readlinkat@plt+0x576d0>  // b.tstop
  45a5e8:	ldursw	x8, [x29, #-84]
  45a5ec:	ldr	x9, [sp, #10456]
  45a5f0:	add	x8, x8, x9
  45a5f4:	mov	x9, #0x7fffffff            	// #2147483647
  45a5f8:	cmp	x9, x8
  45a5fc:	b.ge	45a61c <readlinkat@plt+0x576ec>  // b.tcont
  45a600:	ldur	w8, [x29, #-84]
  45a604:	ldr	x9, [sp, #10456]
  45a608:	add	w8, w8, w9
  45a60c:	str	w8, [sp, #10028]
  45a610:	ldr	w8, [sp, #9664]
  45a614:	tbnz	w8, #0, 45f27c <readlinkat@plt+0x5c34c>
  45a618:	b	45b1e8 <readlinkat@plt+0x582b8>
  45a61c:	ldur	w8, [x29, #-84]
  45a620:	ldr	x9, [sp, #10456]
  45a624:	add	w8, w8, w9
  45a628:	str	w8, [sp, #10028]
  45a62c:	ldr	w8, [sp, #9668]
  45a630:	tbnz	w8, #0, 45f27c <readlinkat@plt+0x5c34c>
  45a634:	b	45b1e8 <readlinkat@plt+0x582b8>
  45a638:	ldr	w8, [sp, #9668]
  45a63c:	tbnz	w8, #0, 45a644 <readlinkat@plt+0x57714>
  45a640:	b	45ac18 <readlinkat@plt+0x57ce8>
  45a644:	ldr	w8, [sp, #9668]
  45a648:	tbnz	w8, #0, 45a650 <readlinkat@plt+0x57720>
  45a64c:	b	45a934 <readlinkat@plt+0x57a04>
  45a650:	ldr	x8, [sp, #10456]
  45a654:	mov	x9, xzr
  45a658:	mul	x8, x9, x8
  45a65c:	ldursw	x10, [x29, #-84]
  45a660:	add	x8, x8, x10
  45a664:	mul	x8, x9, x8
  45a668:	subs	x8, x8, #0x1
  45a66c:	cmp	x8, #0x0
  45a670:	cset	w11, ge  // ge = tcont
  45a674:	tbnz	w11, #0, 45a6b4 <readlinkat@plt+0x57784>
  45a678:	ldr	x8, [sp, #10456]
  45a67c:	mov	x9, xzr
  45a680:	mul	x8, x9, x8
  45a684:	ldursw	x10, [x29, #-84]
  45a688:	add	x8, x8, x10
  45a68c:	mul	x8, x9, x8
  45a690:	add	x8, x8, #0x1
  45a694:	lsl	x8, x8, #62
  45a698:	subs	x8, x8, #0x1
  45a69c:	mov	x9, #0x2                   	// #2
  45a6a0:	mul	x8, x8, x9
  45a6a4:	add	x8, x8, #0x1
  45a6a8:	mvn	x8, x8
  45a6ac:	str	x8, [sp, #2896]
  45a6b0:	b	45a6d4 <readlinkat@plt+0x577a4>
  45a6b4:	ldr	x8, [sp, #10456]
  45a6b8:	mov	x9, xzr
  45a6bc:	mul	x8, x9, x8
  45a6c0:	ldursw	x10, [x29, #-84]
  45a6c4:	add	x8, x8, x10
  45a6c8:	mul	x8, x9, x8
  45a6cc:	add	x8, x8, #0x0
  45a6d0:	str	x8, [sp, #2896]
  45a6d4:	ldr	x8, [sp, #2896]
  45a6d8:	cmp	x8, #0x0
  45a6dc:	cset	w9, ge  // ge = tcont
  45a6e0:	tbnz	w9, #0, 45a838 <readlinkat@plt+0x57908>
  45a6e4:	ldr	x8, [sp, #10456]
  45a6e8:	cmp	x8, #0x0
  45a6ec:	cset	w9, ge  // ge = tcont
  45a6f0:	tbnz	w9, #0, 45a79c <readlinkat@plt+0x5786c>
  45a6f4:	ldursw	x8, [x29, #-84]
  45a6f8:	ldr	x9, [sp, #10456]
  45a6fc:	mov	x10, xzr
  45a700:	mul	x9, x10, x9
  45a704:	ldursw	x11, [x29, #-84]
  45a708:	add	x9, x9, x11
  45a70c:	mul	x9, x10, x9
  45a710:	subs	x9, x9, #0x1
  45a714:	cmp	x9, #0x0
  45a718:	cset	w12, ge  // ge = tcont
  45a71c:	str	x8, [sp, #2888]
  45a720:	tbnz	w12, #0, 45a760 <readlinkat@plt+0x57830>
  45a724:	ldr	x8, [sp, #10456]
  45a728:	mov	x9, xzr
  45a72c:	mul	x8, x9, x8
  45a730:	ldursw	x10, [x29, #-84]
  45a734:	add	x8, x8, x10
  45a738:	mul	x8, x9, x8
  45a73c:	add	x8, x8, #0x1
  45a740:	lsl	x8, x8, #62
  45a744:	subs	x8, x8, #0x1
  45a748:	mov	x9, #0x2                   	// #2
  45a74c:	mul	x8, x8, x9
  45a750:	add	x8, x8, #0x1
  45a754:	mvn	x8, x8
  45a758:	str	x8, [sp, #2880]
  45a75c:	b	45a780 <readlinkat@plt+0x57850>
  45a760:	ldr	x8, [sp, #10456]
  45a764:	mov	x9, xzr
  45a768:	mul	x8, x9, x8
  45a76c:	ldursw	x10, [x29, #-84]
  45a770:	add	x8, x8, x10
  45a774:	mul	x8, x9, x8
  45a778:	add	x8, x8, #0x0
  45a77c:	str	x8, [sp, #2880]
  45a780:	ldr	x8, [sp, #2880]
  45a784:	ldr	x9, [sp, #10456]
  45a788:	subs	x8, x8, x9
  45a78c:	ldr	x9, [sp, #2888]
  45a790:	cmp	x9, x8
  45a794:	b.lt	45a8fc <readlinkat@plt+0x579cc>  // b.tstop
  45a798:	b	45a8a8 <readlinkat@plt+0x57978>
  45a79c:	ldr	x8, [sp, #10456]
  45a7a0:	mov	x9, xzr
  45a7a4:	mul	x8, x9, x8
  45a7a8:	ldursw	x10, [x29, #-84]
  45a7ac:	add	x8, x8, x10
  45a7b0:	mul	x8, x9, x8
  45a7b4:	subs	x8, x8, #0x1
  45a7b8:	cmp	x8, #0x0
  45a7bc:	cset	w11, ge  // ge = tcont
  45a7c0:	tbnz	w11, #0, 45a7fc <readlinkat@plt+0x578cc>
  45a7c4:	ldr	x8, [sp, #10456]
  45a7c8:	mov	x9, xzr
  45a7cc:	mul	x8, x9, x8
  45a7d0:	ldursw	x10, [x29, #-84]
  45a7d4:	add	x8, x8, x10
  45a7d8:	mul	x8, x9, x8
  45a7dc:	add	x8, x8, #0x1
  45a7e0:	lsl	x8, x8, #62
  45a7e4:	subs	x8, x8, #0x1
  45a7e8:	mov	x9, #0x2                   	// #2
  45a7ec:	mul	x8, x8, x9
  45a7f0:	add	x8, x8, #0x1
  45a7f4:	str	x8, [sp, #2872]
  45a7f8:	b	45a81c <readlinkat@plt+0x578ec>
  45a7fc:	ldr	x8, [sp, #10456]
  45a800:	mov	x9, xzr
  45a804:	mul	x8, x9, x8
  45a808:	ldursw	x10, [x29, #-84]
  45a80c:	add	x8, x8, x10
  45a810:	mul	x8, x9, x8
  45a814:	subs	x8, x8, #0x1
  45a818:	str	x8, [sp, #2872]
  45a81c:	ldr	x8, [sp, #2872]
  45a820:	ldr	x9, [sp, #10456]
  45a824:	subs	x8, x8, x9
  45a828:	ldursw	x9, [x29, #-84]
  45a82c:	cmp	x8, x9
  45a830:	b.lt	45a8fc <readlinkat@plt+0x579cc>  // b.tstop
  45a834:	b	45a8a8 <readlinkat@plt+0x57978>
  45a838:	ldursw	x8, [x29, #-84]
  45a83c:	cmp	x8, #0x0
  45a840:	cset	w9, ge  // ge = tcont
  45a844:	tbnz	w9, #0, 45a864 <readlinkat@plt+0x57934>
  45a848:	ldr	x8, [sp, #10456]
  45a84c:	ldursw	x9, [x29, #-84]
  45a850:	ldr	x10, [sp, #10456]
  45a854:	add	x9, x9, x10
  45a858:	cmp	x8, x9
  45a85c:	b.le	45a8fc <readlinkat@plt+0x579cc>
  45a860:	b	45a8a8 <readlinkat@plt+0x57978>
  45a864:	ldr	x8, [sp, #10456]
  45a868:	cmp	x8, #0x0
  45a86c:	cset	w9, ge  // ge = tcont
  45a870:	tbnz	w9, #0, 45a890 <readlinkat@plt+0x57960>
  45a874:	ldursw	x8, [x29, #-84]
  45a878:	ldursw	x9, [x29, #-84]
  45a87c:	ldr	x10, [sp, #10456]
  45a880:	add	x9, x9, x10
  45a884:	cmp	x8, x9
  45a888:	b.le	45a8fc <readlinkat@plt+0x579cc>
  45a88c:	b	45a8a8 <readlinkat@plt+0x57978>
  45a890:	ldursw	x8, [x29, #-84]
  45a894:	ldr	x9, [sp, #10456]
  45a898:	add	x8, x8, x9
  45a89c:	ldr	x9, [sp, #10456]
  45a8a0:	cmp	x8, x9
  45a8a4:	b.lt	45a8fc <readlinkat@plt+0x579cc>  // b.tstop
  45a8a8:	ldursw	x8, [x29, #-84]
  45a8ac:	ldr	x9, [sp, #10456]
  45a8b0:	add	x8, x8, x9
  45a8b4:	mov	x9, xzr
  45a8b8:	mul	x8, x9, x8
  45a8bc:	subs	x8, x8, #0x1
  45a8c0:	cmp	x8, #0x0
  45a8c4:	cset	w10, ge  // ge = tcont
  45a8c8:	tbnz	w10, #0, 45a8e4 <readlinkat@plt+0x579b4>
  45a8cc:	ldursw	x8, [x29, #-84]
  45a8d0:	ldr	x9, [sp, #10456]
  45a8d4:	add	x8, x8, x9
  45a8d8:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  45a8dc:	cmp	x8, x9
  45a8e0:	b.lt	45a8fc <readlinkat@plt+0x579cc>  // b.tstop
  45a8e4:	ldursw	x8, [x29, #-84]
  45a8e8:	ldr	x9, [sp, #10456]
  45a8ec:	add	x8, x8, x9
  45a8f0:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  45a8f4:	cmp	x9, x8
  45a8f8:	b.ge	45a918 <readlinkat@plt+0x579e8>  // b.tcont
  45a8fc:	ldursw	x8, [x29, #-84]
  45a900:	ldr	x9, [sp, #10456]
  45a904:	add	x8, x8, x9
  45a908:	str	w8, [sp, #10028]
  45a90c:	ldr	w8, [sp, #9664]
  45a910:	tbnz	w8, #0, 45f27c <readlinkat@plt+0x5c34c>
  45a914:	b	45b1e8 <readlinkat@plt+0x582b8>
  45a918:	ldursw	x8, [x29, #-84]
  45a91c:	ldr	x9, [sp, #10456]
  45a920:	add	x8, x8, x9
  45a924:	str	w8, [sp, #10028]
  45a928:	ldr	w8, [sp, #9668]
  45a92c:	tbnz	w8, #0, 45f27c <readlinkat@plt+0x5c34c>
  45a930:	b	45b1e8 <readlinkat@plt+0x582b8>
  45a934:	ldr	x8, [sp, #10456]
  45a938:	mov	x9, xzr
  45a93c:	mul	x8, x9, x8
  45a940:	ldursw	x10, [x29, #-84]
  45a944:	add	x8, x8, x10
  45a948:	mul	x8, x9, x8
  45a94c:	subs	x8, x8, #0x1
  45a950:	cmp	x8, #0x0
  45a954:	cset	w11, ge  // ge = tcont
  45a958:	tbnz	w11, #0, 45a998 <readlinkat@plt+0x57a68>
  45a95c:	ldr	x8, [sp, #10456]
  45a960:	mov	x9, xzr
  45a964:	mul	x8, x9, x8
  45a968:	ldursw	x10, [x29, #-84]
  45a96c:	add	x8, x8, x10
  45a970:	mul	x8, x9, x8
  45a974:	add	x8, x8, #0x1
  45a978:	lsl	x8, x8, #62
  45a97c:	subs	x8, x8, #0x1
  45a980:	mov	x9, #0x2                   	// #2
  45a984:	mul	x8, x8, x9
  45a988:	add	x8, x8, #0x1
  45a98c:	mvn	x8, x8
  45a990:	str	x8, [sp, #2864]
  45a994:	b	45a9b8 <readlinkat@plt+0x57a88>
  45a998:	ldr	x8, [sp, #10456]
  45a99c:	mov	x9, xzr
  45a9a0:	mul	x8, x9, x8
  45a9a4:	ldursw	x10, [x29, #-84]
  45a9a8:	add	x8, x8, x10
  45a9ac:	mul	x8, x9, x8
  45a9b0:	add	x8, x8, #0x0
  45a9b4:	str	x8, [sp, #2864]
  45a9b8:	ldr	x8, [sp, #2864]
  45a9bc:	cmp	x8, #0x0
  45a9c0:	cset	w9, ge  // ge = tcont
  45a9c4:	tbnz	w9, #0, 45ab1c <readlinkat@plt+0x57bec>
  45a9c8:	ldr	x8, [sp, #10456]
  45a9cc:	cmp	x8, #0x0
  45a9d0:	cset	w9, ge  // ge = tcont
  45a9d4:	tbnz	w9, #0, 45aa80 <readlinkat@plt+0x57b50>
  45a9d8:	ldursw	x8, [x29, #-84]
  45a9dc:	ldr	x9, [sp, #10456]
  45a9e0:	mov	x10, xzr
  45a9e4:	mul	x9, x10, x9
  45a9e8:	ldursw	x11, [x29, #-84]
  45a9ec:	add	x9, x9, x11
  45a9f0:	mul	x9, x10, x9
  45a9f4:	subs	x9, x9, #0x1
  45a9f8:	cmp	x9, #0x0
  45a9fc:	cset	w12, ge  // ge = tcont
  45aa00:	str	x8, [sp, #2856]
  45aa04:	tbnz	w12, #0, 45aa44 <readlinkat@plt+0x57b14>
  45aa08:	ldr	x8, [sp, #10456]
  45aa0c:	mov	x9, xzr
  45aa10:	mul	x8, x9, x8
  45aa14:	ldursw	x10, [x29, #-84]
  45aa18:	add	x8, x8, x10
  45aa1c:	mul	x8, x9, x8
  45aa20:	add	x8, x8, #0x1
  45aa24:	lsl	x8, x8, #62
  45aa28:	subs	x8, x8, #0x1
  45aa2c:	mov	x9, #0x2                   	// #2
  45aa30:	mul	x8, x8, x9
  45aa34:	add	x8, x8, #0x1
  45aa38:	mvn	x8, x8
  45aa3c:	str	x8, [sp, #2848]
  45aa40:	b	45aa64 <readlinkat@plt+0x57b34>
  45aa44:	ldr	x8, [sp, #10456]
  45aa48:	mov	x9, xzr
  45aa4c:	mul	x8, x9, x8
  45aa50:	ldursw	x10, [x29, #-84]
  45aa54:	add	x8, x8, x10
  45aa58:	mul	x8, x9, x8
  45aa5c:	add	x8, x8, #0x0
  45aa60:	str	x8, [sp, #2848]
  45aa64:	ldr	x8, [sp, #2848]
  45aa68:	ldr	x9, [sp, #10456]
  45aa6c:	subs	x8, x8, x9
  45aa70:	ldr	x9, [sp, #2856]
  45aa74:	cmp	x9, x8
  45aa78:	b.lt	45abe0 <readlinkat@plt+0x57cb0>  // b.tstop
  45aa7c:	b	45ab8c <readlinkat@plt+0x57c5c>
  45aa80:	ldr	x8, [sp, #10456]
  45aa84:	mov	x9, xzr
  45aa88:	mul	x8, x9, x8
  45aa8c:	ldursw	x10, [x29, #-84]
  45aa90:	add	x8, x8, x10
  45aa94:	mul	x8, x9, x8
  45aa98:	subs	x8, x8, #0x1
  45aa9c:	cmp	x8, #0x0
  45aaa0:	cset	w11, ge  // ge = tcont
  45aaa4:	tbnz	w11, #0, 45aae0 <readlinkat@plt+0x57bb0>
  45aaa8:	ldr	x8, [sp, #10456]
  45aaac:	mov	x9, xzr
  45aab0:	mul	x8, x9, x8
  45aab4:	ldursw	x10, [x29, #-84]
  45aab8:	add	x8, x8, x10
  45aabc:	mul	x8, x9, x8
  45aac0:	add	x8, x8, #0x1
  45aac4:	lsl	x8, x8, #62
  45aac8:	subs	x8, x8, #0x1
  45aacc:	mov	x9, #0x2                   	// #2
  45aad0:	mul	x8, x8, x9
  45aad4:	add	x8, x8, #0x1
  45aad8:	str	x8, [sp, #2840]
  45aadc:	b	45ab00 <readlinkat@plt+0x57bd0>
  45aae0:	ldr	x8, [sp, #10456]
  45aae4:	mov	x9, xzr
  45aae8:	mul	x8, x9, x8
  45aaec:	ldursw	x10, [x29, #-84]
  45aaf0:	add	x8, x8, x10
  45aaf4:	mul	x8, x9, x8
  45aaf8:	subs	x8, x8, #0x1
  45aafc:	str	x8, [sp, #2840]
  45ab00:	ldr	x8, [sp, #2840]
  45ab04:	ldr	x9, [sp, #10456]
  45ab08:	subs	x8, x8, x9
  45ab0c:	ldursw	x9, [x29, #-84]
  45ab10:	cmp	x8, x9
  45ab14:	b.lt	45abe0 <readlinkat@plt+0x57cb0>  // b.tstop
  45ab18:	b	45ab8c <readlinkat@plt+0x57c5c>
  45ab1c:	ldur	w8, [x29, #-84]
  45ab20:	cmp	w8, #0x0
  45ab24:	cset	w8, ge  // ge = tcont
  45ab28:	tbnz	w8, #0, 45ab48 <readlinkat@plt+0x57c18>
  45ab2c:	ldr	x8, [sp, #10456]
  45ab30:	ldursw	x9, [x29, #-84]
  45ab34:	ldr	x10, [sp, #10456]
  45ab38:	add	x9, x9, x10
  45ab3c:	cmp	x8, x9
  45ab40:	b.le	45abe0 <readlinkat@plt+0x57cb0>
  45ab44:	b	45ab8c <readlinkat@plt+0x57c5c>
  45ab48:	ldr	x8, [sp, #10456]
  45ab4c:	cmp	x8, #0x0
  45ab50:	cset	w9, ge  // ge = tcont
  45ab54:	tbnz	w9, #0, 45ab74 <readlinkat@plt+0x57c44>
  45ab58:	ldursw	x8, [x29, #-84]
  45ab5c:	ldursw	x9, [x29, #-84]
  45ab60:	ldr	x10, [sp, #10456]
  45ab64:	add	x9, x9, x10
  45ab68:	cmp	x8, x9
  45ab6c:	b.le	45abe0 <readlinkat@plt+0x57cb0>
  45ab70:	b	45ab8c <readlinkat@plt+0x57c5c>
  45ab74:	ldursw	x8, [x29, #-84]
  45ab78:	ldr	x9, [sp, #10456]
  45ab7c:	add	x8, x8, x9
  45ab80:	ldr	x9, [sp, #10456]
  45ab84:	cmp	x8, x9
  45ab88:	b.lt	45abe0 <readlinkat@plt+0x57cb0>  // b.tstop
  45ab8c:	ldursw	x8, [x29, #-84]
  45ab90:	ldr	x9, [sp, #10456]
  45ab94:	add	x8, x8, x9
  45ab98:	mov	x9, xzr
  45ab9c:	mul	x8, x9, x8
  45aba0:	subs	x8, x8, #0x1
  45aba4:	cmp	x8, #0x0
  45aba8:	cset	w10, ge  // ge = tcont
  45abac:	tbnz	w10, #0, 45abc8 <readlinkat@plt+0x57c98>
  45abb0:	ldursw	x8, [x29, #-84]
  45abb4:	ldr	x9, [sp, #10456]
  45abb8:	add	x8, x8, x9
  45abbc:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  45abc0:	cmp	x8, x9
  45abc4:	b.lt	45abe0 <readlinkat@plt+0x57cb0>  // b.tstop
  45abc8:	ldursw	x8, [x29, #-84]
  45abcc:	ldr	x9, [sp, #10456]
  45abd0:	add	x8, x8, x9
  45abd4:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  45abd8:	cmp	x9, x8
  45abdc:	b.ge	45abfc <readlinkat@plt+0x57ccc>  // b.tcont
  45abe0:	ldursw	x8, [x29, #-84]
  45abe4:	ldr	x9, [sp, #10456]
  45abe8:	add	x8, x8, x9
  45abec:	str	w8, [sp, #10028]
  45abf0:	ldr	w8, [sp, #9664]
  45abf4:	tbnz	w8, #0, 45f27c <readlinkat@plt+0x5c34c>
  45abf8:	b	45b1e8 <readlinkat@plt+0x582b8>
  45abfc:	ldursw	x8, [x29, #-84]
  45ac00:	ldr	x9, [sp, #10456]
  45ac04:	add	x8, x8, x9
  45ac08:	str	w8, [sp, #10028]
  45ac0c:	ldr	w8, [sp, #9668]
  45ac10:	tbnz	w8, #0, 45f27c <readlinkat@plt+0x5c34c>
  45ac14:	b	45b1e8 <readlinkat@plt+0x582b8>
  45ac18:	ldr	w8, [sp, #9668]
  45ac1c:	tbnz	w8, #0, 45ac24 <readlinkat@plt+0x57cf4>
  45ac20:	b	45af08 <readlinkat@plt+0x57fd8>
  45ac24:	ldr	x8, [sp, #10456]
  45ac28:	mov	x9, xzr
  45ac2c:	mul	x8, x9, x8
  45ac30:	ldursw	x10, [x29, #-84]
  45ac34:	add	x8, x8, x10
  45ac38:	mul	x8, x9, x8
  45ac3c:	subs	x8, x8, #0x1
  45ac40:	cmp	x8, #0x0
  45ac44:	cset	w11, ge  // ge = tcont
  45ac48:	tbnz	w11, #0, 45ac88 <readlinkat@plt+0x57d58>
  45ac4c:	ldr	x8, [sp, #10456]
  45ac50:	mov	x9, xzr
  45ac54:	mul	x8, x9, x8
  45ac58:	ldursw	x10, [x29, #-84]
  45ac5c:	add	x8, x8, x10
  45ac60:	mul	x8, x9, x8
  45ac64:	add	x8, x8, #0x1
  45ac68:	lsl	x8, x8, #62
  45ac6c:	subs	x8, x8, #0x1
  45ac70:	mov	x9, #0x2                   	// #2
  45ac74:	mul	x8, x8, x9
  45ac78:	add	x8, x8, #0x1
  45ac7c:	mvn	x8, x8
  45ac80:	str	x8, [sp, #2832]
  45ac84:	b	45aca8 <readlinkat@plt+0x57d78>
  45ac88:	ldr	x8, [sp, #10456]
  45ac8c:	mov	x9, xzr
  45ac90:	mul	x8, x9, x8
  45ac94:	ldursw	x10, [x29, #-84]
  45ac98:	add	x8, x8, x10
  45ac9c:	mul	x8, x9, x8
  45aca0:	add	x8, x8, #0x0
  45aca4:	str	x8, [sp, #2832]
  45aca8:	ldr	x8, [sp, #2832]
  45acac:	cmp	x8, #0x0
  45acb0:	cset	w9, ge  // ge = tcont
  45acb4:	tbnz	w9, #0, 45ae0c <readlinkat@plt+0x57edc>
  45acb8:	ldr	x8, [sp, #10456]
  45acbc:	cmp	x8, #0x0
  45acc0:	cset	w9, ge  // ge = tcont
  45acc4:	tbnz	w9, #0, 45ad70 <readlinkat@plt+0x57e40>
  45acc8:	ldursw	x8, [x29, #-84]
  45accc:	ldr	x9, [sp, #10456]
  45acd0:	mov	x10, xzr
  45acd4:	mul	x9, x10, x9
  45acd8:	ldursw	x11, [x29, #-84]
  45acdc:	add	x9, x9, x11
  45ace0:	mul	x9, x10, x9
  45ace4:	subs	x9, x9, #0x1
  45ace8:	cmp	x9, #0x0
  45acec:	cset	w12, ge  // ge = tcont
  45acf0:	str	x8, [sp, #2824]
  45acf4:	tbnz	w12, #0, 45ad34 <readlinkat@plt+0x57e04>
  45acf8:	ldr	x8, [sp, #10456]
  45acfc:	mov	x9, xzr
  45ad00:	mul	x8, x9, x8
  45ad04:	ldursw	x10, [x29, #-84]
  45ad08:	add	x8, x8, x10
  45ad0c:	mul	x8, x9, x8
  45ad10:	add	x8, x8, #0x1
  45ad14:	lsl	x8, x8, #62
  45ad18:	subs	x8, x8, #0x1
  45ad1c:	mov	x9, #0x2                   	// #2
  45ad20:	mul	x8, x8, x9
  45ad24:	add	x8, x8, #0x1
  45ad28:	mvn	x8, x8
  45ad2c:	str	x8, [sp, #2816]
  45ad30:	b	45ad54 <readlinkat@plt+0x57e24>
  45ad34:	ldr	x8, [sp, #10456]
  45ad38:	mov	x9, xzr
  45ad3c:	mul	x8, x9, x8
  45ad40:	ldursw	x10, [x29, #-84]
  45ad44:	add	x8, x8, x10
  45ad48:	mul	x8, x9, x8
  45ad4c:	add	x8, x8, #0x0
  45ad50:	str	x8, [sp, #2816]
  45ad54:	ldr	x8, [sp, #2816]
  45ad58:	ldr	x9, [sp, #10456]
  45ad5c:	subs	x8, x8, x9
  45ad60:	ldr	x9, [sp, #2824]
  45ad64:	cmp	x9, x8
  45ad68:	b.lt	45aed0 <readlinkat@plt+0x57fa0>  // b.tstop
  45ad6c:	b	45ae7c <readlinkat@plt+0x57f4c>
  45ad70:	ldr	x8, [sp, #10456]
  45ad74:	mov	x9, xzr
  45ad78:	mul	x8, x9, x8
  45ad7c:	ldursw	x10, [x29, #-84]
  45ad80:	add	x8, x8, x10
  45ad84:	mul	x8, x9, x8
  45ad88:	subs	x8, x8, #0x1
  45ad8c:	cmp	x8, #0x0
  45ad90:	cset	w11, ge  // ge = tcont
  45ad94:	tbnz	w11, #0, 45add0 <readlinkat@plt+0x57ea0>
  45ad98:	ldr	x8, [sp, #10456]
  45ad9c:	mov	x9, xzr
  45ada0:	mul	x8, x9, x8
  45ada4:	ldursw	x10, [x29, #-84]
  45ada8:	add	x8, x8, x10
  45adac:	mul	x8, x9, x8
  45adb0:	add	x8, x8, #0x1
  45adb4:	lsl	x8, x8, #62
  45adb8:	subs	x8, x8, #0x1
  45adbc:	mov	x9, #0x2                   	// #2
  45adc0:	mul	x8, x8, x9
  45adc4:	add	x8, x8, #0x1
  45adc8:	str	x8, [sp, #2808]
  45adcc:	b	45adf0 <readlinkat@plt+0x57ec0>
  45add0:	ldr	x8, [sp, #10456]
  45add4:	mov	x9, xzr
  45add8:	mul	x8, x9, x8
  45addc:	ldursw	x10, [x29, #-84]
  45ade0:	add	x8, x8, x10
  45ade4:	mul	x8, x9, x8
  45ade8:	subs	x8, x8, #0x1
  45adec:	str	x8, [sp, #2808]
  45adf0:	ldr	x8, [sp, #2808]
  45adf4:	ldr	x9, [sp, #10456]
  45adf8:	subs	x8, x8, x9
  45adfc:	ldursw	x9, [x29, #-84]
  45ae00:	cmp	x8, x9
  45ae04:	b.lt	45aed0 <readlinkat@plt+0x57fa0>  // b.tstop
  45ae08:	b	45ae7c <readlinkat@plt+0x57f4c>
  45ae0c:	ldursw	x8, [x29, #-84]
  45ae10:	cmp	x8, #0x0
  45ae14:	cset	w9, ge  // ge = tcont
  45ae18:	tbnz	w9, #0, 45ae38 <readlinkat@plt+0x57f08>
  45ae1c:	ldr	x8, [sp, #10456]
  45ae20:	ldursw	x9, [x29, #-84]
  45ae24:	ldr	x10, [sp, #10456]
  45ae28:	add	x9, x9, x10
  45ae2c:	cmp	x8, x9
  45ae30:	b.le	45aed0 <readlinkat@plt+0x57fa0>
  45ae34:	b	45ae7c <readlinkat@plt+0x57f4c>
  45ae38:	ldr	x8, [sp, #10456]
  45ae3c:	cmp	x8, #0x0
  45ae40:	cset	w9, ge  // ge = tcont
  45ae44:	tbnz	w9, #0, 45ae64 <readlinkat@plt+0x57f34>
  45ae48:	ldursw	x8, [x29, #-84]
  45ae4c:	ldursw	x9, [x29, #-84]
  45ae50:	ldr	x10, [sp, #10456]
  45ae54:	add	x9, x9, x10
  45ae58:	cmp	x8, x9
  45ae5c:	b.le	45aed0 <readlinkat@plt+0x57fa0>
  45ae60:	b	45ae7c <readlinkat@plt+0x57f4c>
  45ae64:	ldursw	x8, [x29, #-84]
  45ae68:	ldr	x9, [sp, #10456]
  45ae6c:	add	x8, x8, x9
  45ae70:	ldr	x9, [sp, #10456]
  45ae74:	cmp	x8, x9
  45ae78:	b.lt	45aed0 <readlinkat@plt+0x57fa0>  // b.tstop
  45ae7c:	ldursw	x8, [x29, #-84]
  45ae80:	ldr	x9, [sp, #10456]
  45ae84:	add	x8, x8, x9
  45ae88:	mov	x9, xzr
  45ae8c:	mul	x8, x9, x8
  45ae90:	subs	x8, x8, #0x1
  45ae94:	cmp	x8, #0x0
  45ae98:	cset	w10, ge  // ge = tcont
  45ae9c:	tbnz	w10, #0, 45aeb8 <readlinkat@plt+0x57f88>
  45aea0:	ldursw	x8, [x29, #-84]
  45aea4:	ldr	x9, [sp, #10456]
  45aea8:	add	x8, x8, x9
  45aeac:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  45aeb0:	cmp	x8, x9
  45aeb4:	b.lt	45aed0 <readlinkat@plt+0x57fa0>  // b.tstop
  45aeb8:	ldursw	x8, [x29, #-84]
  45aebc:	ldr	x9, [sp, #10456]
  45aec0:	add	x8, x8, x9
  45aec4:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  45aec8:	cmp	x9, x8
  45aecc:	b.ge	45aeec <readlinkat@plt+0x57fbc>  // b.tcont
  45aed0:	ldursw	x8, [x29, #-84]
  45aed4:	ldr	x9, [sp, #10456]
  45aed8:	add	x8, x8, x9
  45aedc:	str	w8, [sp, #10028]
  45aee0:	ldr	w8, [sp, #9664]
  45aee4:	tbnz	w8, #0, 45f27c <readlinkat@plt+0x5c34c>
  45aee8:	b	45b1e8 <readlinkat@plt+0x582b8>
  45aeec:	ldursw	x8, [x29, #-84]
  45aef0:	ldr	x9, [sp, #10456]
  45aef4:	add	x8, x8, x9
  45aef8:	str	w8, [sp, #10028]
  45aefc:	ldr	w8, [sp, #9668]
  45af00:	tbnz	w8, #0, 45f27c <readlinkat@plt+0x5c34c>
  45af04:	b	45b1e8 <readlinkat@plt+0x582b8>
  45af08:	ldr	x8, [sp, #10456]
  45af0c:	mov	x9, xzr
  45af10:	mul	x8, x9, x8
  45af14:	ldursw	x10, [x29, #-84]
  45af18:	add	x8, x8, x10
  45af1c:	mul	x8, x9, x8
  45af20:	subs	x8, x8, #0x1
  45af24:	cmp	x8, #0x0
  45af28:	cset	w11, ge  // ge = tcont
  45af2c:	tbnz	w11, #0, 45af6c <readlinkat@plt+0x5803c>
  45af30:	ldr	x8, [sp, #10456]
  45af34:	mov	x9, xzr
  45af38:	mul	x8, x9, x8
  45af3c:	ldursw	x10, [x29, #-84]
  45af40:	add	x8, x8, x10
  45af44:	mul	x8, x9, x8
  45af48:	add	x8, x8, #0x1
  45af4c:	lsl	x8, x8, #62
  45af50:	subs	x8, x8, #0x1
  45af54:	mov	x9, #0x2                   	// #2
  45af58:	mul	x8, x8, x9
  45af5c:	add	x8, x8, #0x1
  45af60:	mvn	x8, x8
  45af64:	str	x8, [sp, #2800]
  45af68:	b	45af8c <readlinkat@plt+0x5805c>
  45af6c:	ldr	x8, [sp, #10456]
  45af70:	mov	x9, xzr
  45af74:	mul	x8, x9, x8
  45af78:	ldursw	x10, [x29, #-84]
  45af7c:	add	x8, x8, x10
  45af80:	mul	x8, x9, x8
  45af84:	add	x8, x8, #0x0
  45af88:	str	x8, [sp, #2800]
  45af8c:	ldr	x8, [sp, #2800]
  45af90:	cmp	x8, #0x0
  45af94:	cset	w9, ge  // ge = tcont
  45af98:	tbnz	w9, #0, 45b0f0 <readlinkat@plt+0x581c0>
  45af9c:	ldr	x8, [sp, #10456]
  45afa0:	cmp	x8, #0x0
  45afa4:	cset	w9, ge  // ge = tcont
  45afa8:	tbnz	w9, #0, 45b054 <readlinkat@plt+0x58124>
  45afac:	ldursw	x8, [x29, #-84]
  45afb0:	ldr	x9, [sp, #10456]
  45afb4:	mov	x10, xzr
  45afb8:	mul	x9, x10, x9
  45afbc:	ldursw	x11, [x29, #-84]
  45afc0:	add	x9, x9, x11
  45afc4:	mul	x9, x10, x9
  45afc8:	subs	x9, x9, #0x1
  45afcc:	cmp	x9, #0x0
  45afd0:	cset	w12, ge  // ge = tcont
  45afd4:	str	x8, [sp, #2792]
  45afd8:	tbnz	w12, #0, 45b018 <readlinkat@plt+0x580e8>
  45afdc:	ldr	x8, [sp, #10456]
  45afe0:	mov	x9, xzr
  45afe4:	mul	x8, x9, x8
  45afe8:	ldursw	x10, [x29, #-84]
  45afec:	add	x8, x8, x10
  45aff0:	mul	x8, x9, x8
  45aff4:	add	x8, x8, #0x1
  45aff8:	lsl	x8, x8, #62
  45affc:	subs	x8, x8, #0x1
  45b000:	mov	x9, #0x2                   	// #2
  45b004:	mul	x8, x8, x9
  45b008:	add	x8, x8, #0x1
  45b00c:	mvn	x8, x8
  45b010:	str	x8, [sp, #2784]
  45b014:	b	45b038 <readlinkat@plt+0x58108>
  45b018:	ldr	x8, [sp, #10456]
  45b01c:	mov	x9, xzr
  45b020:	mul	x8, x9, x8
  45b024:	ldursw	x10, [x29, #-84]
  45b028:	add	x8, x8, x10
  45b02c:	mul	x8, x9, x8
  45b030:	add	x8, x8, #0x0
  45b034:	str	x8, [sp, #2784]
  45b038:	ldr	x8, [sp, #2784]
  45b03c:	ldr	x9, [sp, #10456]
  45b040:	subs	x8, x8, x9
  45b044:	ldr	x9, [sp, #2792]
  45b048:	cmp	x9, x8
  45b04c:	b.lt	45b1b4 <readlinkat@plt+0x58284>  // b.tstop
  45b050:	b	45b160 <readlinkat@plt+0x58230>
  45b054:	ldr	x8, [sp, #10456]
  45b058:	mov	x9, xzr
  45b05c:	mul	x8, x9, x8
  45b060:	ldursw	x10, [x29, #-84]
  45b064:	add	x8, x8, x10
  45b068:	mul	x8, x9, x8
  45b06c:	subs	x8, x8, #0x1
  45b070:	cmp	x8, #0x0
  45b074:	cset	w11, ge  // ge = tcont
  45b078:	tbnz	w11, #0, 45b0b4 <readlinkat@plt+0x58184>
  45b07c:	ldr	x8, [sp, #10456]
  45b080:	mov	x9, xzr
  45b084:	mul	x8, x9, x8
  45b088:	ldursw	x10, [x29, #-84]
  45b08c:	add	x8, x8, x10
  45b090:	mul	x8, x9, x8
  45b094:	add	x8, x8, #0x1
  45b098:	lsl	x8, x8, #62
  45b09c:	subs	x8, x8, #0x1
  45b0a0:	mov	x9, #0x2                   	// #2
  45b0a4:	mul	x8, x8, x9
  45b0a8:	add	x8, x8, #0x1
  45b0ac:	str	x8, [sp, #2776]
  45b0b0:	b	45b0d4 <readlinkat@plt+0x581a4>
  45b0b4:	ldr	x8, [sp, #10456]
  45b0b8:	mov	x9, xzr
  45b0bc:	mul	x8, x9, x8
  45b0c0:	ldursw	x10, [x29, #-84]
  45b0c4:	add	x8, x8, x10
  45b0c8:	mul	x8, x9, x8
  45b0cc:	subs	x8, x8, #0x1
  45b0d0:	str	x8, [sp, #2776]
  45b0d4:	ldr	x8, [sp, #2776]
  45b0d8:	ldr	x9, [sp, #10456]
  45b0dc:	subs	x8, x8, x9
  45b0e0:	ldursw	x9, [x29, #-84]
  45b0e4:	cmp	x8, x9
  45b0e8:	b.lt	45b1b4 <readlinkat@plt+0x58284>  // b.tstop
  45b0ec:	b	45b160 <readlinkat@plt+0x58230>
  45b0f0:	ldur	w8, [x29, #-84]
  45b0f4:	cmp	w8, #0x0
  45b0f8:	cset	w8, ge  // ge = tcont
  45b0fc:	tbnz	w8, #0, 45b11c <readlinkat@plt+0x581ec>
  45b100:	ldr	x8, [sp, #10456]
  45b104:	ldursw	x9, [x29, #-84]
  45b108:	ldr	x10, [sp, #10456]
  45b10c:	add	x9, x9, x10
  45b110:	cmp	x8, x9
  45b114:	b.le	45b1b4 <readlinkat@plt+0x58284>
  45b118:	b	45b160 <readlinkat@plt+0x58230>
  45b11c:	ldr	x8, [sp, #10456]
  45b120:	cmp	x8, #0x0
  45b124:	cset	w9, ge  // ge = tcont
  45b128:	tbnz	w9, #0, 45b148 <readlinkat@plt+0x58218>
  45b12c:	ldursw	x8, [x29, #-84]
  45b130:	ldursw	x9, [x29, #-84]
  45b134:	ldr	x10, [sp, #10456]
  45b138:	add	x9, x9, x10
  45b13c:	cmp	x8, x9
  45b140:	b.le	45b1b4 <readlinkat@plt+0x58284>
  45b144:	b	45b160 <readlinkat@plt+0x58230>
  45b148:	ldursw	x8, [x29, #-84]
  45b14c:	ldr	x9, [sp, #10456]
  45b150:	add	x8, x8, x9
  45b154:	ldr	x9, [sp, #10456]
  45b158:	cmp	x8, x9
  45b15c:	b.lt	45b1b4 <readlinkat@plt+0x58284>  // b.tstop
  45b160:	ldursw	x8, [x29, #-84]
  45b164:	ldr	x9, [sp, #10456]
  45b168:	add	x8, x8, x9
  45b16c:	mov	x9, xzr
  45b170:	mul	x8, x9, x8
  45b174:	subs	x8, x8, #0x1
  45b178:	cmp	x8, #0x0
  45b17c:	cset	w10, ge  // ge = tcont
  45b180:	tbnz	w10, #0, 45b19c <readlinkat@plt+0x5826c>
  45b184:	ldursw	x8, [x29, #-84]
  45b188:	ldr	x9, [sp, #10456]
  45b18c:	add	x8, x8, x9
  45b190:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  45b194:	cmp	x8, x9
  45b198:	b.lt	45b1b4 <readlinkat@plt+0x58284>  // b.tstop
  45b19c:	ldursw	x8, [x29, #-84]
  45b1a0:	ldr	x9, [sp, #10456]
  45b1a4:	add	x8, x8, x9
  45b1a8:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  45b1ac:	cmp	x9, x8
  45b1b0:	b.ge	45b1d0 <readlinkat@plt+0x582a0>  // b.tcont
  45b1b4:	ldursw	x8, [x29, #-84]
  45b1b8:	ldr	x9, [sp, #10456]
  45b1bc:	add	x8, x8, x9
  45b1c0:	str	w8, [sp, #10028]
  45b1c4:	ldr	w8, [sp, #9664]
  45b1c8:	tbnz	w8, #0, 45f27c <readlinkat@plt+0x5c34c>
  45b1cc:	b	45b1e8 <readlinkat@plt+0x582b8>
  45b1d0:	ldursw	x8, [x29, #-84]
  45b1d4:	ldr	x9, [sp, #10456]
  45b1d8:	add	x8, x8, x9
  45b1dc:	str	w8, [sp, #10028]
  45b1e0:	ldr	w8, [sp, #9668]
  45b1e4:	tbnz	w8, #0, 45f27c <readlinkat@plt+0x5c34c>
  45b1e8:	ldr	w8, [sp, #9668]
  45b1ec:	tbnz	w8, #0, 45b1f4 <readlinkat@plt+0x582c4>
  45b1f0:	b	45b938 <readlinkat@plt+0x58a08>
  45b1f4:	ldr	w8, [sp, #9668]
  45b1f8:	tbnz	w8, #0, 45b200 <readlinkat@plt+0x582d0>
  45b1fc:	b	45b644 <readlinkat@plt+0x58714>
  45b200:	ldr	x8, [sp, #10464]
  45b204:	lsl	w8, w8, #24
  45b208:	mov	x9, #0x18                  	// #24
  45b20c:	asr	w8, w8, w9
  45b210:	mov	w9, wzr
  45b214:	mul	w8, w9, w8
  45b218:	ldur	w10, [x29, #-88]
  45b21c:	lsl	w10, w10, #24
  45b220:	add	w8, w8, w10, asr #24
  45b224:	mul	w8, w9, w8
  45b228:	subs	w8, w8, #0x1
  45b22c:	cmp	w8, #0x0
  45b230:	cset	w8, ge  // ge = tcont
  45b234:	tbnz	w8, #0, 45b284 <readlinkat@plt+0x58354>
  45b238:	ldr	x8, [sp, #10464]
  45b23c:	lsl	w8, w8, #24
  45b240:	mov	x9, #0x18                  	// #24
  45b244:	asr	w8, w8, w9
  45b248:	mov	w9, wzr
  45b24c:	mul	w8, w9, w8
  45b250:	ldur	w10, [x29, #-88]
  45b254:	lsl	w10, w10, #24
  45b258:	add	w8, w8, w10, asr #24
  45b25c:	mul	w8, w9, w8
  45b260:	add	w8, w8, #0x1
  45b264:	lsl	w8, w8, #30
  45b268:	subs	w8, w8, #0x1
  45b26c:	mov	w9, #0x2                   	// #2
  45b270:	mul	w8, w8, w9
  45b274:	add	w8, w8, #0x1
  45b278:	mvn	w8, w8
  45b27c:	str	w8, [sp, #2772]
  45b280:	b	45b2b4 <readlinkat@plt+0x58384>
  45b284:	ldr	x8, [sp, #10464]
  45b288:	lsl	w8, w8, #24
  45b28c:	mov	x9, #0x18                  	// #24
  45b290:	asr	w8, w8, w9
  45b294:	mov	w9, wzr
  45b298:	mul	w8, w9, w8
  45b29c:	ldur	w10, [x29, #-88]
  45b2a0:	lsl	w10, w10, #24
  45b2a4:	add	w8, w8, w10, asr #24
  45b2a8:	mul	w8, w9, w8
  45b2ac:	add	w8, w8, #0x0
  45b2b0:	str	w8, [sp, #2772]
  45b2b4:	ldr	w8, [sp, #2772]
  45b2b8:	cmp	w8, #0x0
  45b2bc:	cset	w8, ge  // ge = tcont
  45b2c0:	tbnz	w8, #0, 45b49c <readlinkat@plt+0x5856c>
  45b2c4:	ldr	x8, [sp, #10464]
  45b2c8:	lsl	w8, w8, #24
  45b2cc:	asr	w8, w8, #24
  45b2d0:	cmp	w8, #0x0
  45b2d4:	cset	w8, ge  // ge = tcont
  45b2d8:	tbnz	w8, #0, 45b3c4 <readlinkat@plt+0x58494>
  45b2dc:	ldur	w8, [x29, #-88]
  45b2e0:	lsl	w8, w8, #24
  45b2e4:	mov	x9, #0x18                  	// #24
  45b2e8:	mov	x0, x9
  45b2ec:	asr	w8, w8, w0
  45b2f0:	ldr	x10, [sp, #10464]
  45b2f4:	lsl	w10, w10, #24
  45b2f8:	asr	w9, w10, w9
  45b2fc:	mov	w10, wzr
  45b300:	mul	w9, w10, w9
  45b304:	ldur	w11, [x29, #-88]
  45b308:	lsl	w11, w11, #24
  45b30c:	add	w9, w9, w11, asr #24
  45b310:	mul	w9, w10, w9
  45b314:	subs	w9, w9, #0x1
  45b318:	cmp	w9, #0x0
  45b31c:	cset	w9, ge  // ge = tcont
  45b320:	str	w8, [sp, #2768]
  45b324:	tbnz	w9, #0, 45b374 <readlinkat@plt+0x58444>
  45b328:	ldr	x8, [sp, #10464]
  45b32c:	lsl	w8, w8, #24
  45b330:	mov	x9, #0x18                  	// #24
  45b334:	asr	w8, w8, w9
  45b338:	mov	w9, wzr
  45b33c:	mul	w8, w9, w8
  45b340:	ldur	w10, [x29, #-88]
  45b344:	lsl	w10, w10, #24
  45b348:	add	w8, w8, w10, asr #24
  45b34c:	mul	w8, w9, w8
  45b350:	add	w8, w8, #0x1
  45b354:	lsl	w8, w8, #30
  45b358:	subs	w8, w8, #0x1
  45b35c:	mov	w9, #0x2                   	// #2
  45b360:	mul	w8, w8, w9
  45b364:	add	w8, w8, #0x1
  45b368:	mvn	w8, w8
  45b36c:	str	w8, [sp, #2764]
  45b370:	b	45b3a4 <readlinkat@plt+0x58474>
  45b374:	ldr	x8, [sp, #10464]
  45b378:	lsl	w8, w8, #24
  45b37c:	mov	x9, #0x18                  	// #24
  45b380:	asr	w8, w8, w9
  45b384:	mov	w9, wzr
  45b388:	mul	w8, w9, w8
  45b38c:	ldur	w10, [x29, #-88]
  45b390:	lsl	w10, w10, #24
  45b394:	add	w8, w8, w10, asr #24
  45b398:	mul	w8, w9, w8
  45b39c:	add	w8, w8, #0x0
  45b3a0:	str	w8, [sp, #2764]
  45b3a4:	ldr	w8, [sp, #2764]
  45b3a8:	ldr	x9, [sp, #10464]
  45b3ac:	lsl	w9, w9, #24
  45b3b0:	subs	w8, w8, w9, asr #24
  45b3b4:	ldr	w9, [sp, #2768]
  45b3b8:	cmp	w9, w8
  45b3bc:	b.lt	45b5dc <readlinkat@plt+0x586ac>  // b.tstop
  45b3c0:	b	45b564 <readlinkat@plt+0x58634>
  45b3c4:	ldr	x8, [sp, #10464]
  45b3c8:	lsl	w8, w8, #24
  45b3cc:	mov	x9, #0x18                  	// #24
  45b3d0:	asr	w8, w8, w9
  45b3d4:	mov	w9, wzr
  45b3d8:	mul	w8, w9, w8
  45b3dc:	ldur	w10, [x29, #-88]
  45b3e0:	lsl	w10, w10, #24
  45b3e4:	add	w8, w8, w10, asr #24
  45b3e8:	mul	w8, w9, w8
  45b3ec:	subs	w8, w8, #0x1
  45b3f0:	cmp	w8, #0x0
  45b3f4:	cset	w8, ge  // ge = tcont
  45b3f8:	tbnz	w8, #0, 45b444 <readlinkat@plt+0x58514>
  45b3fc:	ldr	x8, [sp, #10464]
  45b400:	lsl	w8, w8, #24
  45b404:	mov	x9, #0x18                  	// #24
  45b408:	asr	w8, w8, w9
  45b40c:	mov	w9, wzr
  45b410:	mul	w8, w9, w8
  45b414:	ldur	w10, [x29, #-88]
  45b418:	lsl	w10, w10, #24
  45b41c:	add	w8, w8, w10, asr #24
  45b420:	mul	w8, w9, w8
  45b424:	add	w8, w8, #0x1
  45b428:	lsl	w8, w8, #30
  45b42c:	subs	w8, w8, #0x1
  45b430:	mov	w9, #0x2                   	// #2
  45b434:	mul	w8, w8, w9
  45b438:	add	w8, w8, #0x1
  45b43c:	str	w8, [sp, #2760]
  45b440:	b	45b474 <readlinkat@plt+0x58544>
  45b444:	ldr	x8, [sp, #10464]
  45b448:	lsl	w8, w8, #24
  45b44c:	mov	x9, #0x18                  	// #24
  45b450:	asr	w8, w8, w9
  45b454:	mov	w9, wzr
  45b458:	mul	w8, w9, w8
  45b45c:	ldur	w10, [x29, #-88]
  45b460:	lsl	w10, w10, #24
  45b464:	add	w8, w8, w10, asr #24
  45b468:	mul	w8, w9, w8
  45b46c:	subs	w8, w8, #0x1
  45b470:	str	w8, [sp, #2760]
  45b474:	ldr	w8, [sp, #2760]
  45b478:	ldr	x9, [sp, #10464]
  45b47c:	lsl	w9, w9, #24
  45b480:	subs	w8, w8, w9, asr #24
  45b484:	ldur	w9, [x29, #-88]
  45b488:	lsl	w9, w9, #24
  45b48c:	asr	w9, w9, #24
  45b490:	cmp	w8, w9
  45b494:	b.lt	45b5dc <readlinkat@plt+0x586ac>  // b.tstop
  45b498:	b	45b564 <readlinkat@plt+0x58634>
  45b49c:	ldur	w8, [x29, #-88]
  45b4a0:	lsl	w8, w8, #24
  45b4a4:	asr	w8, w8, #24
  45b4a8:	cmp	w8, #0x0
  45b4ac:	cset	w8, ge  // ge = tcont
  45b4b0:	tbnz	w8, #0, 45b4e8 <readlinkat@plt+0x585b8>
  45b4b4:	ldr	x8, [sp, #10464]
  45b4b8:	lsl	w8, w8, #24
  45b4bc:	mov	x9, #0x18                  	// #24
  45b4c0:	asr	w8, w8, w9
  45b4c4:	ldur	w9, [x29, #-88]
  45b4c8:	lsl	w9, w9, #24
  45b4cc:	ldr	x10, [sp, #10464]
  45b4d0:	lsl	w10, w10, #24
  45b4d4:	asr	w10, w10, #24
  45b4d8:	add	w9, w10, w9, asr #24
  45b4dc:	cmp	w8, w9
  45b4e0:	b.le	45b5dc <readlinkat@plt+0x586ac>
  45b4e4:	b	45b564 <readlinkat@plt+0x58634>
  45b4e8:	ldr	x8, [sp, #10464]
  45b4ec:	lsl	w8, w8, #24
  45b4f0:	asr	w8, w8, #24
  45b4f4:	cmp	w8, #0x0
  45b4f8:	cset	w8, ge  // ge = tcont
  45b4fc:	tbnz	w8, #0, 45b534 <readlinkat@plt+0x58604>
  45b500:	ldur	w8, [x29, #-88]
  45b504:	lsl	w8, w8, #24
  45b508:	mov	x9, #0x18                  	// #24
  45b50c:	asr	w8, w8, w9
  45b510:	ldur	w9, [x29, #-88]
  45b514:	lsl	w9, w9, #24
  45b518:	ldr	x10, [sp, #10464]
  45b51c:	lsl	w10, w10, #24
  45b520:	asr	w10, w10, #24
  45b524:	add	w9, w10, w9, asr #24
  45b528:	cmp	w8, w9
  45b52c:	b.le	45b5dc <readlinkat@plt+0x586ac>
  45b530:	b	45b564 <readlinkat@plt+0x58634>
  45b534:	ldur	w8, [x29, #-88]
  45b538:	lsl	w8, w8, #24
  45b53c:	mov	x9, #0x18                  	// #24
  45b540:	ldr	x10, [sp, #10464]
  45b544:	lsl	w10, w10, #24
  45b548:	asr	w9, w10, w9
  45b54c:	add	w8, w9, w8, asr #24
  45b550:	ldr	x11, [sp, #10464]
  45b554:	lsl	w9, w11, #24
  45b558:	asr	w9, w9, #24
  45b55c:	cmp	w8, w9
  45b560:	b.lt	45b5dc <readlinkat@plt+0x586ac>  // b.tstop
  45b564:	ldur	w8, [x29, #-88]
  45b568:	lsl	w8, w8, #24
  45b56c:	ldr	x9, [sp, #10464]
  45b570:	lsl	w9, w9, #24
  45b574:	asr	w9, w9, #24
  45b578:	add	w8, w9, w8, asr #24
  45b57c:	mov	w9, wzr
  45b580:	mul	w8, w9, w8
  45b584:	subs	w8, w8, #0x1
  45b588:	cmp	w8, #0x0
  45b58c:	cset	w8, ge  // ge = tcont
  45b590:	tbnz	w8, #0, 45b5b8 <readlinkat@plt+0x58688>
  45b594:	ldur	w8, [x29, #-88]
  45b598:	lsl	w8, w8, #24
  45b59c:	ldr	x9, [sp, #10464]
  45b5a0:	lsl	w9, w9, #24
  45b5a4:	asr	w9, w9, #24
  45b5a8:	add	w8, w9, w8, asr #24
  45b5ac:	mov	w9, #0xffffff80            	// #-128
  45b5b0:	cmp	w8, w9
  45b5b4:	b.lt	45b5dc <readlinkat@plt+0x586ac>  // b.tstop
  45b5b8:	ldur	w8, [x29, #-88]
  45b5bc:	lsl	w8, w8, #24
  45b5c0:	ldr	x9, [sp, #10464]
  45b5c4:	lsl	w9, w9, #24
  45b5c8:	asr	w9, w9, #24
  45b5cc:	add	w8, w9, w8, asr #24
  45b5d0:	mov	w9, #0x7f                  	// #127
  45b5d4:	cmp	w9, w8
  45b5d8:	b.ge	45b610 <readlinkat@plt+0x586e0>  // b.tcont
  45b5dc:	ldur	w8, [x29, #-88]
  45b5e0:	lsl	w8, w8, #24
  45b5e4:	mov	x9, #0x18                  	// #24
  45b5e8:	ldr	x10, [sp, #10464]
  45b5ec:	lsl	w10, w10, #24
  45b5f0:	asr	w9, w10, w9
  45b5f4:	add	w8, w9, w8, asr #24
  45b5f8:	lsl	w8, w8, #24
  45b5fc:	asr	w8, w8, #24
  45b600:	str	w8, [sp, #10024]
  45b604:	ldr	w8, [sp, #9664]
  45b608:	tbnz	w8, #0, 45f27c <readlinkat@plt+0x5c34c>
  45b60c:	b	45d248 <readlinkat@plt+0x5a318>
  45b610:	ldur	w8, [x29, #-88]
  45b614:	lsl	w8, w8, #24
  45b618:	mov	x9, #0x18                  	// #24
  45b61c:	ldr	x10, [sp, #10464]
  45b620:	lsl	w10, w10, #24
  45b624:	asr	w9, w10, w9
  45b628:	add	w8, w9, w8, asr #24
  45b62c:	lsl	w8, w8, #24
  45b630:	asr	w8, w8, #24
  45b634:	str	w8, [sp, #10024]
  45b638:	ldr	w8, [sp, #9668]
  45b63c:	tbnz	w8, #0, 45f27c <readlinkat@plt+0x5c34c>
  45b640:	b	45d248 <readlinkat@plt+0x5a318>
  45b644:	ldr	x8, [sp, #10464]
  45b648:	mov	x9, xzr
  45b64c:	mul	x8, x9, x8
  45b650:	ldursw	x10, [x29, #-88]
  45b654:	add	x8, x8, x10
  45b658:	mul	x8, x9, x8
  45b65c:	subs	x8, x8, #0x1
  45b660:	cmp	x8, #0x0
  45b664:	cset	w11, ge  // ge = tcont
  45b668:	tbnz	w11, #0, 45b6a8 <readlinkat@plt+0x58778>
  45b66c:	ldr	x8, [sp, #10464]
  45b670:	mov	x9, xzr
  45b674:	mul	x8, x9, x8
  45b678:	ldursw	x10, [x29, #-88]
  45b67c:	add	x8, x8, x10
  45b680:	mul	x8, x9, x8
  45b684:	add	x8, x8, #0x1
  45b688:	lsl	x8, x8, #62
  45b68c:	subs	x8, x8, #0x1
  45b690:	mov	x9, #0x2                   	// #2
  45b694:	mul	x8, x8, x9
  45b698:	add	x8, x8, #0x1
  45b69c:	mvn	x8, x8
  45b6a0:	str	x8, [sp, #2752]
  45b6a4:	b	45b6c8 <readlinkat@plt+0x58798>
  45b6a8:	ldr	x8, [sp, #10464]
  45b6ac:	mov	x9, xzr
  45b6b0:	mul	x8, x9, x8
  45b6b4:	ldursw	x10, [x29, #-88]
  45b6b8:	add	x8, x8, x10
  45b6bc:	mul	x8, x9, x8
  45b6c0:	add	x8, x8, #0x0
  45b6c4:	str	x8, [sp, #2752]
  45b6c8:	ldr	x8, [sp, #2752]
  45b6cc:	cmp	x8, #0x0
  45b6d0:	cset	w9, ge  // ge = tcont
  45b6d4:	tbnz	w9, #0, 45b82c <readlinkat@plt+0x588fc>
  45b6d8:	ldr	x8, [sp, #10464]
  45b6dc:	cmp	x8, #0x0
  45b6e0:	cset	w9, ge  // ge = tcont
  45b6e4:	tbnz	w9, #0, 45b790 <readlinkat@plt+0x58860>
  45b6e8:	ldursw	x8, [x29, #-88]
  45b6ec:	ldr	x9, [sp, #10464]
  45b6f0:	mov	x10, xzr
  45b6f4:	mul	x9, x10, x9
  45b6f8:	ldursw	x11, [x29, #-88]
  45b6fc:	add	x9, x9, x11
  45b700:	mul	x9, x10, x9
  45b704:	subs	x9, x9, #0x1
  45b708:	cmp	x9, #0x0
  45b70c:	cset	w12, ge  // ge = tcont
  45b710:	str	x8, [sp, #2744]
  45b714:	tbnz	w12, #0, 45b754 <readlinkat@plt+0x58824>
  45b718:	ldr	x8, [sp, #10464]
  45b71c:	mov	x9, xzr
  45b720:	mul	x8, x9, x8
  45b724:	ldursw	x10, [x29, #-88]
  45b728:	add	x8, x8, x10
  45b72c:	mul	x8, x9, x8
  45b730:	add	x8, x8, #0x1
  45b734:	lsl	x8, x8, #62
  45b738:	subs	x8, x8, #0x1
  45b73c:	mov	x9, #0x2                   	// #2
  45b740:	mul	x8, x8, x9
  45b744:	add	x8, x8, #0x1
  45b748:	mvn	x8, x8
  45b74c:	str	x8, [sp, #2736]
  45b750:	b	45b774 <readlinkat@plt+0x58844>
  45b754:	ldr	x8, [sp, #10464]
  45b758:	mov	x9, xzr
  45b75c:	mul	x8, x9, x8
  45b760:	ldursw	x10, [x29, #-88]
  45b764:	add	x8, x8, x10
  45b768:	mul	x8, x9, x8
  45b76c:	add	x8, x8, #0x0
  45b770:	str	x8, [sp, #2736]
  45b774:	ldr	x8, [sp, #2736]
  45b778:	ldr	x9, [sp, #10464]
  45b77c:	subs	x8, x8, x9
  45b780:	ldr	x9, [sp, #2744]
  45b784:	cmp	x9, x8
  45b788:	b.lt	45b8f0 <readlinkat@plt+0x589c0>  // b.tstop
  45b78c:	b	45b89c <readlinkat@plt+0x5896c>
  45b790:	ldr	x8, [sp, #10464]
  45b794:	mov	x9, xzr
  45b798:	mul	x8, x9, x8
  45b79c:	ldursw	x10, [x29, #-88]
  45b7a0:	add	x8, x8, x10
  45b7a4:	mul	x8, x9, x8
  45b7a8:	subs	x8, x8, #0x1
  45b7ac:	cmp	x8, #0x0
  45b7b0:	cset	w11, ge  // ge = tcont
  45b7b4:	tbnz	w11, #0, 45b7f0 <readlinkat@plt+0x588c0>
  45b7b8:	ldr	x8, [sp, #10464]
  45b7bc:	mov	x9, xzr
  45b7c0:	mul	x8, x9, x8
  45b7c4:	ldursw	x10, [x29, #-88]
  45b7c8:	add	x8, x8, x10
  45b7cc:	mul	x8, x9, x8
  45b7d0:	add	x8, x8, #0x1
  45b7d4:	lsl	x8, x8, #62
  45b7d8:	subs	x8, x8, #0x1
  45b7dc:	mov	x9, #0x2                   	// #2
  45b7e0:	mul	x8, x8, x9
  45b7e4:	add	x8, x8, #0x1
  45b7e8:	str	x8, [sp, #2728]
  45b7ec:	b	45b810 <readlinkat@plt+0x588e0>
  45b7f0:	ldr	x8, [sp, #10464]
  45b7f4:	mov	x9, xzr
  45b7f8:	mul	x8, x9, x8
  45b7fc:	ldursw	x10, [x29, #-88]
  45b800:	add	x8, x8, x10
  45b804:	mul	x8, x9, x8
  45b808:	subs	x8, x8, #0x1
  45b80c:	str	x8, [sp, #2728]
  45b810:	ldr	x8, [sp, #2728]
  45b814:	ldr	x9, [sp, #10464]
  45b818:	subs	x8, x8, x9
  45b81c:	ldursw	x9, [x29, #-88]
  45b820:	cmp	x8, x9
  45b824:	b.lt	45b8f0 <readlinkat@plt+0x589c0>  // b.tstop
  45b828:	b	45b89c <readlinkat@plt+0x5896c>
  45b82c:	ldur	w8, [x29, #-88]
  45b830:	cmp	w8, #0x0
  45b834:	cset	w8, ge  // ge = tcont
  45b838:	tbnz	w8, #0, 45b858 <readlinkat@plt+0x58928>
  45b83c:	ldr	x8, [sp, #10464]
  45b840:	ldursw	x9, [x29, #-88]
  45b844:	ldr	x10, [sp, #10464]
  45b848:	add	x9, x9, x10
  45b84c:	cmp	x8, x9
  45b850:	b.le	45b8f0 <readlinkat@plt+0x589c0>
  45b854:	b	45b89c <readlinkat@plt+0x5896c>
  45b858:	ldr	x8, [sp, #10464]
  45b85c:	cmp	x8, #0x0
  45b860:	cset	w9, ge  // ge = tcont
  45b864:	tbnz	w9, #0, 45b884 <readlinkat@plt+0x58954>
  45b868:	ldursw	x8, [x29, #-88]
  45b86c:	ldursw	x9, [x29, #-88]
  45b870:	ldr	x10, [sp, #10464]
  45b874:	add	x9, x9, x10
  45b878:	cmp	x8, x9
  45b87c:	b.le	45b8f0 <readlinkat@plt+0x589c0>
  45b880:	b	45b89c <readlinkat@plt+0x5896c>
  45b884:	ldursw	x8, [x29, #-88]
  45b888:	ldr	x9, [sp, #10464]
  45b88c:	add	x8, x8, x9
  45b890:	ldr	x9, [sp, #10464]
  45b894:	cmp	x8, x9
  45b898:	b.lt	45b8f0 <readlinkat@plt+0x589c0>  // b.tstop
  45b89c:	ldursw	x8, [x29, #-88]
  45b8a0:	ldr	x9, [sp, #10464]
  45b8a4:	add	x8, x8, x9
  45b8a8:	mov	x9, xzr
  45b8ac:	mul	x8, x9, x8
  45b8b0:	subs	x8, x8, #0x1
  45b8b4:	cmp	x8, #0x0
  45b8b8:	cset	w10, ge  // ge = tcont
  45b8bc:	tbnz	w10, #0, 45b8d8 <readlinkat@plt+0x589a8>
  45b8c0:	ldursw	x8, [x29, #-88]
  45b8c4:	ldr	x9, [sp, #10464]
  45b8c8:	add	x8, x8, x9
  45b8cc:	mov	x9, #0xffffffffffffff80    	// #-128
  45b8d0:	cmp	x8, x9
  45b8d4:	b.lt	45b8f0 <readlinkat@plt+0x589c0>  // b.tstop
  45b8d8:	ldursw	x8, [x29, #-88]
  45b8dc:	ldr	x9, [sp, #10464]
  45b8e0:	add	x8, x8, x9
  45b8e4:	mov	x9, #0x7f                  	// #127
  45b8e8:	cmp	x9, x8
  45b8ec:	b.ge	45b914 <readlinkat@plt+0x589e4>  // b.tcont
  45b8f0:	ldur	w8, [x29, #-88]
  45b8f4:	ldr	x9, [sp, #10464]
  45b8f8:	add	w8, w8, w9
  45b8fc:	lsl	w8, w8, #24
  45b900:	asr	w8, w8, #24
  45b904:	str	w8, [sp, #10024]
  45b908:	ldr	w8, [sp, #9664]
  45b90c:	tbnz	w8, #0, 45f27c <readlinkat@plt+0x5c34c>
  45b910:	b	45d248 <readlinkat@plt+0x5a318>
  45b914:	ldur	w8, [x29, #-88]
  45b918:	ldr	x9, [sp, #10464]
  45b91c:	add	w8, w8, w9
  45b920:	lsl	w8, w8, #24
  45b924:	asr	w8, w8, #24
  45b928:	str	w8, [sp, #10024]
  45b92c:	ldr	w8, [sp, #9668]
  45b930:	tbnz	w8, #0, 45f27c <readlinkat@plt+0x5c34c>
  45b934:	b	45d248 <readlinkat@plt+0x5a318>
  45b938:	ldr	w8, [sp, #9668]
  45b93c:	tbnz	w8, #0, 45b944 <readlinkat@plt+0x58a14>
  45b940:	b	45c0b8 <readlinkat@plt+0x59188>
  45b944:	ldr	w8, [sp, #9668]
  45b948:	tbnz	w8, #0, 45b950 <readlinkat@plt+0x58a20>
  45b94c:	b	45bdbc <readlinkat@plt+0x58e8c>
  45b950:	ldr	x8, [sp, #10464]
  45b954:	lsl	w8, w8, #16
  45b958:	mov	x9, #0x10                  	// #16
  45b95c:	asr	w8, w8, w9
  45b960:	mov	w9, wzr
  45b964:	mul	w8, w9, w8
  45b968:	ldur	w10, [x29, #-88]
  45b96c:	lsl	w10, w10, #16
  45b970:	add	w8, w8, w10, asr #16
  45b974:	mul	w8, w9, w8
  45b978:	subs	w8, w8, #0x1
  45b97c:	cmp	w8, #0x0
  45b980:	cset	w8, ge  // ge = tcont
  45b984:	tbnz	w8, #0, 45b9d4 <readlinkat@plt+0x58aa4>
  45b988:	ldr	x8, [sp, #10464]
  45b98c:	lsl	w8, w8, #16
  45b990:	mov	x9, #0x10                  	// #16
  45b994:	asr	w8, w8, w9
  45b998:	mov	w9, wzr
  45b99c:	mul	w8, w9, w8
  45b9a0:	ldur	w10, [x29, #-88]
  45b9a4:	lsl	w10, w10, #16
  45b9a8:	add	w8, w8, w10, asr #16
  45b9ac:	mul	w8, w9, w8
  45b9b0:	add	w8, w8, #0x1
  45b9b4:	lsl	w8, w8, #30
  45b9b8:	subs	w8, w8, #0x1
  45b9bc:	mov	w9, #0x2                   	// #2
  45b9c0:	mul	w8, w8, w9
  45b9c4:	add	w8, w8, #0x1
  45b9c8:	mvn	w8, w8
  45b9cc:	str	w8, [sp, #2724]
  45b9d0:	b	45ba04 <readlinkat@plt+0x58ad4>
  45b9d4:	ldr	x8, [sp, #10464]
  45b9d8:	lsl	w8, w8, #16
  45b9dc:	mov	x9, #0x10                  	// #16
  45b9e0:	asr	w8, w8, w9
  45b9e4:	mov	w9, wzr
  45b9e8:	mul	w8, w9, w8
  45b9ec:	ldur	w10, [x29, #-88]
  45b9f0:	lsl	w10, w10, #16
  45b9f4:	add	w8, w8, w10, asr #16
  45b9f8:	mul	w8, w9, w8
  45b9fc:	add	w8, w8, #0x0
  45ba00:	str	w8, [sp, #2724]
  45ba04:	ldr	w8, [sp, #2724]
  45ba08:	cmp	w8, #0x0
  45ba0c:	cset	w8, ge  // ge = tcont
  45ba10:	tbnz	w8, #0, 45bbf0 <readlinkat@plt+0x58cc0>
  45ba14:	ldr	x8, [sp, #10464]
  45ba18:	lsl	w8, w8, #16
  45ba1c:	asr	w8, w8, #16
  45ba20:	cmp	w8, #0x0
  45ba24:	cset	w8, ge  // ge = tcont
  45ba28:	tbnz	w8, #0, 45bb14 <readlinkat@plt+0x58be4>
  45ba2c:	mov	x8, #0x10                  	// #16
  45ba30:	ldur	w9, [x29, #-88]
  45ba34:	lsl	w9, w9, #16
  45ba38:	mov	x0, x8
  45ba3c:	asr	w9, w9, w0
  45ba40:	ldr	x10, [sp, #10464]
  45ba44:	lsl	w10, w10, #16
  45ba48:	asr	w8, w10, w8
  45ba4c:	mov	w10, wzr
  45ba50:	mul	w8, w10, w8
  45ba54:	ldur	w11, [x29, #-88]
  45ba58:	lsl	w11, w11, #16
  45ba5c:	add	w8, w8, w11, asr #16
  45ba60:	mul	w8, w10, w8
  45ba64:	subs	w8, w8, #0x1
  45ba68:	cmp	w8, #0x0
  45ba6c:	cset	w8, ge  // ge = tcont
  45ba70:	str	w9, [sp, #2720]
  45ba74:	tbnz	w8, #0, 45bac4 <readlinkat@plt+0x58b94>
  45ba78:	ldr	x8, [sp, #10464]
  45ba7c:	lsl	w8, w8, #16
  45ba80:	mov	x9, #0x10                  	// #16
  45ba84:	asr	w8, w8, w9
  45ba88:	mov	w9, wzr
  45ba8c:	mul	w8, w9, w8
  45ba90:	ldur	w10, [x29, #-88]
  45ba94:	lsl	w10, w10, #16
  45ba98:	add	w8, w8, w10, asr #16
  45ba9c:	mul	w8, w9, w8
  45baa0:	add	w8, w8, #0x1
  45baa4:	lsl	w8, w8, #30
  45baa8:	subs	w8, w8, #0x1
  45baac:	mov	w9, #0x2                   	// #2
  45bab0:	mul	w8, w8, w9
  45bab4:	add	w8, w8, #0x1
  45bab8:	mvn	w8, w8
  45babc:	str	w8, [sp, #2716]
  45bac0:	b	45baf4 <readlinkat@plt+0x58bc4>
  45bac4:	ldr	x8, [sp, #10464]
  45bac8:	lsl	w8, w8, #16
  45bacc:	mov	x9, #0x10                  	// #16
  45bad0:	asr	w8, w8, w9
  45bad4:	mov	w9, wzr
  45bad8:	mul	w8, w9, w8
  45badc:	ldur	w10, [x29, #-88]
  45bae0:	lsl	w10, w10, #16
  45bae4:	add	w8, w8, w10, asr #16
  45bae8:	mul	w8, w9, w8
  45baec:	add	w8, w8, #0x0
  45baf0:	str	w8, [sp, #2716]
  45baf4:	ldr	w8, [sp, #2716]
  45baf8:	ldr	x9, [sp, #10464]
  45bafc:	lsl	w9, w9, #16
  45bb00:	subs	w8, w8, w9, asr #16
  45bb04:	ldr	w9, [sp, #2720]
  45bb08:	cmp	w9, w8
  45bb0c:	b.lt	45bd4c <readlinkat@plt+0x58e1c>  // b.tstop
  45bb10:	b	45bcc8 <readlinkat@plt+0x58d98>
  45bb14:	ldr	x8, [sp, #10464]
  45bb18:	lsl	w8, w8, #16
  45bb1c:	mov	x9, #0x10                  	// #16
  45bb20:	asr	w8, w8, w9
  45bb24:	mov	w9, wzr
  45bb28:	mul	w8, w9, w8
  45bb2c:	ldur	w10, [x29, #-88]
  45bb30:	lsl	w10, w10, #16
  45bb34:	add	w8, w8, w10, asr #16
  45bb38:	mul	w8, w9, w8
  45bb3c:	subs	w8, w8, #0x1
  45bb40:	cmp	w8, #0x0
  45bb44:	cset	w8, ge  // ge = tcont
  45bb48:	tbnz	w8, #0, 45bb94 <readlinkat@plt+0x58c64>
  45bb4c:	ldr	x8, [sp, #10464]
  45bb50:	lsl	w8, w8, #16
  45bb54:	mov	x9, #0x10                  	// #16
  45bb58:	asr	w8, w8, w9
  45bb5c:	mov	w9, wzr
  45bb60:	mul	w8, w9, w8
  45bb64:	ldur	w10, [x29, #-88]
  45bb68:	lsl	w10, w10, #16
  45bb6c:	add	w8, w8, w10, asr #16
  45bb70:	mul	w8, w9, w8
  45bb74:	add	w8, w8, #0x1
  45bb78:	lsl	w8, w8, #30
  45bb7c:	subs	w8, w8, #0x1
  45bb80:	mov	w9, #0x2                   	// #2
  45bb84:	mul	w8, w8, w9
  45bb88:	add	w8, w8, #0x1
  45bb8c:	str	w8, [sp, #2712]
  45bb90:	b	45bbc4 <readlinkat@plt+0x58c94>
  45bb94:	ldr	x8, [sp, #10464]
  45bb98:	lsl	w8, w8, #16
  45bb9c:	mov	x9, #0x10                  	// #16
  45bba0:	asr	w8, w8, w9
  45bba4:	mov	w9, wzr
  45bba8:	mul	w8, w9, w8
  45bbac:	ldur	w10, [x29, #-88]
  45bbb0:	lsl	w10, w10, #16
  45bbb4:	add	w8, w8, w10, asr #16
  45bbb8:	mul	w8, w9, w8
  45bbbc:	subs	w8, w8, #0x1
  45bbc0:	str	w8, [sp, #2712]
  45bbc4:	ldr	w8, [sp, #2712]
  45bbc8:	ldr	x9, [sp, #10464]
  45bbcc:	lsl	w9, w9, #16
  45bbd0:	mov	x10, #0x10                  	// #16
  45bbd4:	subs	w8, w8, w9, asr #16
  45bbd8:	ldur	w9, [x29, #-88]
  45bbdc:	lsl	w9, w9, #16
  45bbe0:	asr	w9, w9, w10
  45bbe4:	cmp	w8, w9
  45bbe8:	b.lt	45bd4c <readlinkat@plt+0x58e1c>  // b.tstop
  45bbec:	b	45bcc8 <readlinkat@plt+0x58d98>
  45bbf0:	mov	x8, #0x10                  	// #16
  45bbf4:	ldur	w9, [x29, #-88]
  45bbf8:	lsl	w9, w9, #16
  45bbfc:	asr	w8, w9, w8
  45bc00:	cmp	w8, #0x0
  45bc04:	cset	w8, ge  // ge = tcont
  45bc08:	tbnz	w8, #0, 45bc44 <readlinkat@plt+0x58d14>
  45bc0c:	ldr	x8, [sp, #10464]
  45bc10:	lsl	w8, w8, #16
  45bc14:	mov	x9, #0x10                  	// #16
  45bc18:	mov	x0, x9
  45bc1c:	asr	w8, w8, w0
  45bc20:	ldur	w10, [x29, #-88]
  45bc24:	lsl	w10, w10, #16
  45bc28:	ldr	x11, [sp, #10464]
  45bc2c:	lsl	w11, w11, #16
  45bc30:	asr	w9, w11, w9
  45bc34:	add	w9, w9, w10, asr #16
  45bc38:	cmp	w8, w9
  45bc3c:	b.le	45bd4c <readlinkat@plt+0x58e1c>
  45bc40:	b	45bcc8 <readlinkat@plt+0x58d98>
  45bc44:	ldr	x8, [sp, #10464]
  45bc48:	lsl	w8, w8, #16
  45bc4c:	asr	w8, w8, #16
  45bc50:	cmp	w8, #0x0
  45bc54:	cset	w8, ge  // ge = tcont
  45bc58:	tbnz	w8, #0, 45bc94 <readlinkat@plt+0x58d64>
  45bc5c:	mov	x8, #0x10                  	// #16
  45bc60:	ldur	w9, [x29, #-88]
  45bc64:	lsl	w9, w9, #16
  45bc68:	mov	x0, x8
  45bc6c:	asr	w9, w9, w0
  45bc70:	ldur	w10, [x29, #-88]
  45bc74:	lsl	w10, w10, #16
  45bc78:	ldr	x11, [sp, #10464]
  45bc7c:	lsl	w11, w11, #16
  45bc80:	asr	w8, w11, w8
  45bc84:	add	w8, w8, w10, asr #16
  45bc88:	cmp	w9, w8
  45bc8c:	b.le	45bd4c <readlinkat@plt+0x58e1c>
  45bc90:	b	45bcc8 <readlinkat@plt+0x58d98>
  45bc94:	mov	x8, #0x10                  	// #16
  45bc98:	ldur	w9, [x29, #-88]
  45bc9c:	lsl	w9, w9, #16
  45bca0:	ldr	x10, [sp, #10464]
  45bca4:	lsl	w10, w10, #16
  45bca8:	mov	x0, x8
  45bcac:	asr	w10, w10, w0
  45bcb0:	add	w9, w10, w9, asr #16
  45bcb4:	ldr	x11, [sp, #10464]
  45bcb8:	lsl	w10, w11, #16
  45bcbc:	asr	w8, w10, w8
  45bcc0:	cmp	w9, w8
  45bcc4:	b.lt	45bd4c <readlinkat@plt+0x58e1c>  // b.tstop
  45bcc8:	mov	x8, #0x10                  	// #16
  45bccc:	ldur	w9, [x29, #-88]
  45bcd0:	lsl	w9, w9, #16
  45bcd4:	ldr	x10, [sp, #10464]
  45bcd8:	lsl	w10, w10, #16
  45bcdc:	asr	w8, w10, w8
  45bce0:	add	w8, w8, w9, asr #16
  45bce4:	mov	w9, wzr
  45bce8:	mul	w8, w9, w8
  45bcec:	subs	w8, w8, #0x1
  45bcf0:	cmp	w8, #0x0
  45bcf4:	cset	w8, ge  // ge = tcont
  45bcf8:	tbnz	w8, #0, 45bd24 <readlinkat@plt+0x58df4>
  45bcfc:	mov	x8, #0x10                  	// #16
  45bd00:	ldur	w9, [x29, #-88]
  45bd04:	lsl	w9, w9, #16
  45bd08:	ldr	x10, [sp, #10464]
  45bd0c:	lsl	w10, w10, #16
  45bd10:	asr	w8, w10, w8
  45bd14:	add	w8, w8, w9, asr #16
  45bd18:	mov	w9, #0xffff8000            	// #-32768
  45bd1c:	cmp	w8, w9
  45bd20:	b.lt	45bd4c <readlinkat@plt+0x58e1c>  // b.tstop
  45bd24:	mov	x8, #0x10                  	// #16
  45bd28:	ldur	w9, [x29, #-88]
  45bd2c:	lsl	w9, w9, #16
  45bd30:	ldr	x10, [sp, #10464]
  45bd34:	lsl	w10, w10, #16
  45bd38:	asr	w8, w10, w8
  45bd3c:	add	w8, w8, w9, asr #16
  45bd40:	mov	w9, #0x7fff                	// #32767
  45bd44:	cmp	w9, w8
  45bd48:	b.ge	45bd84 <readlinkat@plt+0x58e54>  // b.tcont
  45bd4c:	mov	x8, #0x10                  	// #16
  45bd50:	ldur	w9, [x29, #-88]
  45bd54:	lsl	w9, w9, #16
  45bd58:	ldr	x10, [sp, #10464]
  45bd5c:	lsl	w10, w10, #16
  45bd60:	mov	x0, x8
  45bd64:	asr	w10, w10, w0
  45bd68:	add	w9, w10, w9, asr #16
  45bd6c:	lsl	w9, w9, #16
  45bd70:	asr	w8, w9, w8
  45bd74:	str	w8, [sp, #10024]
  45bd78:	ldr	w8, [sp, #9664]
  45bd7c:	tbnz	w8, #0, 45f27c <readlinkat@plt+0x5c34c>
  45bd80:	b	45d248 <readlinkat@plt+0x5a318>
  45bd84:	mov	x8, #0x10                  	// #16
  45bd88:	ldur	w9, [x29, #-88]
  45bd8c:	lsl	w9, w9, #16
  45bd90:	ldr	x10, [sp, #10464]
  45bd94:	lsl	w10, w10, #16
  45bd98:	mov	x0, x8
  45bd9c:	asr	w10, w10, w0
  45bda0:	add	w9, w10, w9, asr #16
  45bda4:	lsl	w9, w9, #16
  45bda8:	asr	w8, w9, w8
  45bdac:	str	w8, [sp, #10024]
  45bdb0:	ldr	w8, [sp, #9668]
  45bdb4:	tbnz	w8, #0, 45f27c <readlinkat@plt+0x5c34c>
  45bdb8:	b	45d248 <readlinkat@plt+0x5a318>
  45bdbc:	ldr	x8, [sp, #10464]
  45bdc0:	mov	x9, xzr
  45bdc4:	mul	x8, x9, x8
  45bdc8:	ldursw	x10, [x29, #-88]
  45bdcc:	add	x8, x8, x10
  45bdd0:	mul	x8, x9, x8
  45bdd4:	subs	x8, x8, #0x1
  45bdd8:	cmp	x8, #0x0
  45bddc:	cset	w11, ge  // ge = tcont
  45bde0:	tbnz	w11, #0, 45be20 <readlinkat@plt+0x58ef0>
  45bde4:	ldr	x8, [sp, #10464]
  45bde8:	mov	x9, xzr
  45bdec:	mul	x8, x9, x8
  45bdf0:	ldursw	x10, [x29, #-88]
  45bdf4:	add	x8, x8, x10
  45bdf8:	mul	x8, x9, x8
  45bdfc:	add	x8, x8, #0x1
  45be00:	lsl	x8, x8, #62
  45be04:	subs	x8, x8, #0x1
  45be08:	mov	x9, #0x2                   	// #2
  45be0c:	mul	x8, x8, x9
  45be10:	add	x8, x8, #0x1
  45be14:	mvn	x8, x8
  45be18:	str	x8, [sp, #2704]
  45be1c:	b	45be40 <readlinkat@plt+0x58f10>
  45be20:	ldr	x8, [sp, #10464]
  45be24:	mov	x9, xzr
  45be28:	mul	x8, x9, x8
  45be2c:	ldursw	x10, [x29, #-88]
  45be30:	add	x8, x8, x10
  45be34:	mul	x8, x9, x8
  45be38:	add	x8, x8, #0x0
  45be3c:	str	x8, [sp, #2704]
  45be40:	ldr	x8, [sp, #2704]
  45be44:	cmp	x8, #0x0
  45be48:	cset	w9, ge  // ge = tcont
  45be4c:	tbnz	w9, #0, 45bfa4 <readlinkat@plt+0x59074>
  45be50:	ldr	x8, [sp, #10464]
  45be54:	cmp	x8, #0x0
  45be58:	cset	w9, ge  // ge = tcont
  45be5c:	tbnz	w9, #0, 45bf08 <readlinkat@plt+0x58fd8>
  45be60:	ldursw	x8, [x29, #-88]
  45be64:	ldr	x9, [sp, #10464]
  45be68:	mov	x10, xzr
  45be6c:	mul	x9, x10, x9
  45be70:	ldursw	x11, [x29, #-88]
  45be74:	add	x9, x9, x11
  45be78:	mul	x9, x10, x9
  45be7c:	subs	x9, x9, #0x1
  45be80:	cmp	x9, #0x0
  45be84:	cset	w12, ge  // ge = tcont
  45be88:	str	x8, [sp, #2696]
  45be8c:	tbnz	w12, #0, 45becc <readlinkat@plt+0x58f9c>
  45be90:	ldr	x8, [sp, #10464]
  45be94:	mov	x9, xzr
  45be98:	mul	x8, x9, x8
  45be9c:	ldursw	x10, [x29, #-88]
  45bea0:	add	x8, x8, x10
  45bea4:	mul	x8, x9, x8
  45bea8:	add	x8, x8, #0x1
  45beac:	lsl	x8, x8, #62
  45beb0:	subs	x8, x8, #0x1
  45beb4:	mov	x9, #0x2                   	// #2
  45beb8:	mul	x8, x8, x9
  45bebc:	add	x8, x8, #0x1
  45bec0:	mvn	x8, x8
  45bec4:	str	x8, [sp, #2688]
  45bec8:	b	45beec <readlinkat@plt+0x58fbc>
  45becc:	ldr	x8, [sp, #10464]
  45bed0:	mov	x9, xzr
  45bed4:	mul	x8, x9, x8
  45bed8:	ldursw	x10, [x29, #-88]
  45bedc:	add	x8, x8, x10
  45bee0:	mul	x8, x9, x8
  45bee4:	add	x8, x8, #0x0
  45bee8:	str	x8, [sp, #2688]
  45beec:	ldr	x8, [sp, #2688]
  45bef0:	ldr	x9, [sp, #10464]
  45bef4:	subs	x8, x8, x9
  45bef8:	ldr	x9, [sp, #2696]
  45befc:	cmp	x9, x8
  45bf00:	b.lt	45c068 <readlinkat@plt+0x59138>  // b.tstop
  45bf04:	b	45c014 <readlinkat@plt+0x590e4>
  45bf08:	ldr	x8, [sp, #10464]
  45bf0c:	mov	x9, xzr
  45bf10:	mul	x8, x9, x8
  45bf14:	ldursw	x10, [x29, #-88]
  45bf18:	add	x8, x8, x10
  45bf1c:	mul	x8, x9, x8
  45bf20:	subs	x8, x8, #0x1
  45bf24:	cmp	x8, #0x0
  45bf28:	cset	w11, ge  // ge = tcont
  45bf2c:	tbnz	w11, #0, 45bf68 <readlinkat@plt+0x59038>
  45bf30:	ldr	x8, [sp, #10464]
  45bf34:	mov	x9, xzr
  45bf38:	mul	x8, x9, x8
  45bf3c:	ldursw	x10, [x29, #-88]
  45bf40:	add	x8, x8, x10
  45bf44:	mul	x8, x9, x8
  45bf48:	add	x8, x8, #0x1
  45bf4c:	lsl	x8, x8, #62
  45bf50:	subs	x8, x8, #0x1
  45bf54:	mov	x9, #0x2                   	// #2
  45bf58:	mul	x8, x8, x9
  45bf5c:	add	x8, x8, #0x1
  45bf60:	str	x8, [sp, #2680]
  45bf64:	b	45bf88 <readlinkat@plt+0x59058>
  45bf68:	ldr	x8, [sp, #10464]
  45bf6c:	mov	x9, xzr
  45bf70:	mul	x8, x9, x8
  45bf74:	ldursw	x10, [x29, #-88]
  45bf78:	add	x8, x8, x10
  45bf7c:	mul	x8, x9, x8
  45bf80:	subs	x8, x8, #0x1
  45bf84:	str	x8, [sp, #2680]
  45bf88:	ldr	x8, [sp, #2680]
  45bf8c:	ldr	x9, [sp, #10464]
  45bf90:	subs	x8, x8, x9
  45bf94:	ldursw	x9, [x29, #-88]
  45bf98:	cmp	x8, x9
  45bf9c:	b.lt	45c068 <readlinkat@plt+0x59138>  // b.tstop
  45bfa0:	b	45c014 <readlinkat@plt+0x590e4>
  45bfa4:	ldur	w8, [x29, #-88]
  45bfa8:	cmp	w8, #0x0
  45bfac:	cset	w8, ge  // ge = tcont
  45bfb0:	tbnz	w8, #0, 45bfd0 <readlinkat@plt+0x590a0>
  45bfb4:	ldr	x8, [sp, #10464]
  45bfb8:	ldursw	x9, [x29, #-88]
  45bfbc:	ldr	x10, [sp, #10464]
  45bfc0:	add	x9, x9, x10
  45bfc4:	cmp	x8, x9
  45bfc8:	b.le	45c068 <readlinkat@plt+0x59138>
  45bfcc:	b	45c014 <readlinkat@plt+0x590e4>
  45bfd0:	ldr	x8, [sp, #10464]
  45bfd4:	cmp	x8, #0x0
  45bfd8:	cset	w9, ge  // ge = tcont
  45bfdc:	tbnz	w9, #0, 45bffc <readlinkat@plt+0x590cc>
  45bfe0:	ldursw	x8, [x29, #-88]
  45bfe4:	ldursw	x9, [x29, #-88]
  45bfe8:	ldr	x10, [sp, #10464]
  45bfec:	add	x9, x9, x10
  45bff0:	cmp	x8, x9
  45bff4:	b.le	45c068 <readlinkat@plt+0x59138>
  45bff8:	b	45c014 <readlinkat@plt+0x590e4>
  45bffc:	ldursw	x8, [x29, #-88]
  45c000:	ldr	x9, [sp, #10464]
  45c004:	add	x8, x8, x9
  45c008:	ldr	x9, [sp, #10464]
  45c00c:	cmp	x8, x9
  45c010:	b.lt	45c068 <readlinkat@plt+0x59138>  // b.tstop
  45c014:	ldursw	x8, [x29, #-88]
  45c018:	ldr	x9, [sp, #10464]
  45c01c:	add	x8, x8, x9
  45c020:	mov	x9, xzr
  45c024:	mul	x8, x9, x8
  45c028:	subs	x8, x8, #0x1
  45c02c:	cmp	x8, #0x0
  45c030:	cset	w10, ge  // ge = tcont
  45c034:	tbnz	w10, #0, 45c050 <readlinkat@plt+0x59120>
  45c038:	ldursw	x8, [x29, #-88]
  45c03c:	ldr	x9, [sp, #10464]
  45c040:	add	x8, x8, x9
  45c044:	mov	x9, #0xffffffffffff8000    	// #-32768
  45c048:	cmp	x8, x9
  45c04c:	b.lt	45c068 <readlinkat@plt+0x59138>  // b.tstop
  45c050:	ldursw	x8, [x29, #-88]
  45c054:	ldr	x9, [sp, #10464]
  45c058:	add	x8, x8, x9
  45c05c:	mov	x9, #0x7fff                	// #32767
  45c060:	cmp	x9, x8
  45c064:	b.ge	45c090 <readlinkat@plt+0x59160>  // b.tcont
  45c068:	mov	x8, #0x10                  	// #16
  45c06c:	ldur	w9, [x29, #-88]
  45c070:	ldr	x10, [sp, #10464]
  45c074:	add	w9, w9, w10
  45c078:	lsl	w9, w9, #16
  45c07c:	asr	w8, w9, w8
  45c080:	str	w8, [sp, #10024]
  45c084:	ldr	w8, [sp, #9664]
  45c088:	tbnz	w8, #0, 45f27c <readlinkat@plt+0x5c34c>
  45c08c:	b	45d248 <readlinkat@plt+0x5a318>
  45c090:	mov	x8, #0x10                  	// #16
  45c094:	ldur	w9, [x29, #-88]
  45c098:	ldr	x10, [sp, #10464]
  45c09c:	add	w9, w9, w10
  45c0a0:	lsl	w9, w9, #16
  45c0a4:	asr	w8, w9, w8
  45c0a8:	str	w8, [sp, #10024]
  45c0ac:	ldr	w8, [sp, #9668]
  45c0b0:	tbnz	w8, #0, 45f27c <readlinkat@plt+0x5c34c>
  45c0b4:	b	45d248 <readlinkat@plt+0x5a318>
  45c0b8:	ldr	w8, [sp, #9664]
  45c0bc:	tbnz	w8, #0, 45c0c4 <readlinkat@plt+0x59194>
  45c0c0:	b	45c698 <readlinkat@plt+0x59768>
  45c0c4:	ldr	w8, [sp, #9668]
  45c0c8:	tbnz	w8, #0, 45c0d0 <readlinkat@plt+0x591a0>
  45c0cc:	b	45c3b4 <readlinkat@plt+0x59484>
  45c0d0:	ldr	x8, [sp, #10464]
  45c0d4:	mov	w9, wzr
  45c0d8:	mul	w8, w9, w8
  45c0dc:	ldur	w10, [x29, #-88]
  45c0e0:	add	w8, w8, w10
  45c0e4:	mul	w8, w9, w8
  45c0e8:	subs	w8, w8, #0x1
  45c0ec:	cmp	w8, #0x0
  45c0f0:	cset	w8, ge  // ge = tcont
  45c0f4:	tbnz	w8, #0, 45c134 <readlinkat@plt+0x59204>
  45c0f8:	ldr	x8, [sp, #10464]
  45c0fc:	mov	w9, wzr
  45c100:	mul	w8, w9, w8
  45c104:	ldur	w10, [x29, #-88]
  45c108:	add	w8, w8, w10
  45c10c:	mul	w8, w9, w8
  45c110:	add	w8, w8, #0x1
  45c114:	lsl	w8, w8, #30
  45c118:	subs	w8, w8, #0x1
  45c11c:	mov	w9, #0x2                   	// #2
  45c120:	mul	w8, w8, w9
  45c124:	add	w8, w8, #0x1
  45c128:	mvn	w8, w8
  45c12c:	str	w8, [sp, #2676]
  45c130:	b	45c154 <readlinkat@plt+0x59224>
  45c134:	ldr	x8, [sp, #10464]
  45c138:	mov	w9, wzr
  45c13c:	mul	w8, w9, w8
  45c140:	ldur	w10, [x29, #-88]
  45c144:	add	w8, w8, w10
  45c148:	mul	w8, w9, w8
  45c14c:	add	w8, w8, #0x0
  45c150:	str	w8, [sp, #2676]
  45c154:	ldr	w8, [sp, #2676]
  45c158:	cmp	w8, #0x0
  45c15c:	cset	w8, ge  // ge = tcont
  45c160:	tbnz	w8, #0, 45c2b8 <readlinkat@plt+0x59388>
  45c164:	ldr	x8, [sp, #10464]
  45c168:	cmp	w8, #0x0
  45c16c:	cset	w8, ge  // ge = tcont
  45c170:	tbnz	w8, #0, 45c21c <readlinkat@plt+0x592ec>
  45c174:	ldur	w8, [x29, #-88]
  45c178:	ldr	x9, [sp, #10464]
  45c17c:	mov	w10, wzr
  45c180:	mul	w9, w10, w9
  45c184:	ldur	w11, [x29, #-88]
  45c188:	add	w9, w9, w11
  45c18c:	mul	w9, w10, w9
  45c190:	subs	w9, w9, #0x1
  45c194:	cmp	w9, #0x0
  45c198:	cset	w9, ge  // ge = tcont
  45c19c:	str	w8, [sp, #2672]
  45c1a0:	tbnz	w9, #0, 45c1e0 <readlinkat@plt+0x592b0>
  45c1a4:	ldr	x8, [sp, #10464]
  45c1a8:	mov	w9, wzr
  45c1ac:	mul	w8, w9, w8
  45c1b0:	ldur	w10, [x29, #-88]
  45c1b4:	add	w8, w8, w10
  45c1b8:	mul	w8, w9, w8
  45c1bc:	add	w8, w8, #0x1
  45c1c0:	lsl	w8, w8, #30
  45c1c4:	subs	w8, w8, #0x1
  45c1c8:	mov	w9, #0x2                   	// #2
  45c1cc:	mul	w8, w8, w9
  45c1d0:	add	w8, w8, #0x1
  45c1d4:	mvn	w8, w8
  45c1d8:	str	w8, [sp, #2668]
  45c1dc:	b	45c200 <readlinkat@plt+0x592d0>
  45c1e0:	ldr	x8, [sp, #10464]
  45c1e4:	mov	w9, wzr
  45c1e8:	mul	w8, w9, w8
  45c1ec:	ldur	w10, [x29, #-88]
  45c1f0:	add	w8, w8, w10
  45c1f4:	mul	w8, w9, w8
  45c1f8:	add	w8, w8, #0x0
  45c1fc:	str	w8, [sp, #2668]
  45c200:	ldr	w8, [sp, #2668]
  45c204:	ldr	x9, [sp, #10464]
  45c208:	subs	w8, w8, w9
  45c20c:	ldr	w9, [sp, #2672]
  45c210:	cmp	w9, w8
  45c214:	b.lt	45c37c <readlinkat@plt+0x5944c>  // b.tstop
  45c218:	b	45c328 <readlinkat@plt+0x593f8>
  45c21c:	ldr	x8, [sp, #10464]
  45c220:	mov	w9, wzr
  45c224:	mul	w8, w9, w8
  45c228:	ldur	w10, [x29, #-88]
  45c22c:	add	w8, w8, w10
  45c230:	mul	w8, w9, w8
  45c234:	subs	w8, w8, #0x1
  45c238:	cmp	w8, #0x0
  45c23c:	cset	w8, ge  // ge = tcont
  45c240:	tbnz	w8, #0, 45c27c <readlinkat@plt+0x5934c>
  45c244:	ldr	x8, [sp, #10464]
  45c248:	mov	w9, wzr
  45c24c:	mul	w8, w9, w8
  45c250:	ldur	w10, [x29, #-88]
  45c254:	add	w8, w8, w10
  45c258:	mul	w8, w9, w8
  45c25c:	add	w8, w8, #0x1
  45c260:	lsl	w8, w8, #30
  45c264:	subs	w8, w8, #0x1
  45c268:	mov	w9, #0x2                   	// #2
  45c26c:	mul	w8, w8, w9
  45c270:	add	w8, w8, #0x1
  45c274:	str	w8, [sp, #2664]
  45c278:	b	45c29c <readlinkat@plt+0x5936c>
  45c27c:	ldr	x8, [sp, #10464]
  45c280:	mov	w9, wzr
  45c284:	mul	w8, w9, w8
  45c288:	ldur	w10, [x29, #-88]
  45c28c:	add	w8, w8, w10
  45c290:	mul	w8, w9, w8
  45c294:	subs	w8, w8, #0x1
  45c298:	str	w8, [sp, #2664]
  45c29c:	ldr	w8, [sp, #2664]
  45c2a0:	ldr	x9, [sp, #10464]
  45c2a4:	subs	w8, w8, w9
  45c2a8:	ldur	w9, [x29, #-88]
  45c2ac:	cmp	w8, w9
  45c2b0:	b.lt	45c37c <readlinkat@plt+0x5944c>  // b.tstop
  45c2b4:	b	45c328 <readlinkat@plt+0x593f8>
  45c2b8:	ldur	w8, [x29, #-88]
  45c2bc:	cmp	w8, #0x0
  45c2c0:	cset	w8, ge  // ge = tcont
  45c2c4:	tbnz	w8, #0, 45c2e4 <readlinkat@plt+0x593b4>
  45c2c8:	ldr	x8, [sp, #10464]
  45c2cc:	ldur	w9, [x29, #-88]
  45c2d0:	ldr	x10, [sp, #10464]
  45c2d4:	add	w9, w9, w10
  45c2d8:	cmp	w8, w9
  45c2dc:	b.le	45c37c <readlinkat@plt+0x5944c>
  45c2e0:	b	45c328 <readlinkat@plt+0x593f8>
  45c2e4:	ldr	x8, [sp, #10464]
  45c2e8:	cmp	w8, #0x0
  45c2ec:	cset	w8, ge  // ge = tcont
  45c2f0:	tbnz	w8, #0, 45c310 <readlinkat@plt+0x593e0>
  45c2f4:	ldur	w8, [x29, #-88]
  45c2f8:	ldur	w9, [x29, #-88]
  45c2fc:	ldr	x10, [sp, #10464]
  45c300:	add	w9, w9, w10
  45c304:	cmp	w8, w9
  45c308:	b.le	45c37c <readlinkat@plt+0x5944c>
  45c30c:	b	45c328 <readlinkat@plt+0x593f8>
  45c310:	ldur	w8, [x29, #-88]
  45c314:	ldr	x9, [sp, #10464]
  45c318:	add	w8, w8, w9
  45c31c:	ldr	x10, [sp, #10464]
  45c320:	cmp	w8, w10
  45c324:	b.lt	45c37c <readlinkat@plt+0x5944c>  // b.tstop
  45c328:	ldur	w8, [x29, #-88]
  45c32c:	ldr	x9, [sp, #10464]
  45c330:	add	w8, w8, w9
  45c334:	mov	w9, wzr
  45c338:	mul	w8, w9, w8
  45c33c:	subs	w8, w8, #0x1
  45c340:	cmp	w8, #0x0
  45c344:	cset	w8, ge  // ge = tcont
  45c348:	tbnz	w8, #0, 45c364 <readlinkat@plt+0x59434>
  45c34c:	ldur	w8, [x29, #-88]
  45c350:	ldr	x9, [sp, #10464]
  45c354:	add	w8, w8, w9
  45c358:	mov	w9, #0x80000000            	// #-2147483648
  45c35c:	cmp	w8, w9
  45c360:	b.lt	45c37c <readlinkat@plt+0x5944c>  // b.tstop
  45c364:	ldur	w8, [x29, #-88]
  45c368:	ldr	x9, [sp, #10464]
  45c36c:	add	w8, w8, w9
  45c370:	mov	w9, #0x7fffffff            	// #2147483647
  45c374:	cmp	w9, w8
  45c378:	b.ge	45c398 <readlinkat@plt+0x59468>  // b.tcont
  45c37c:	ldur	w8, [x29, #-88]
  45c380:	ldr	x9, [sp, #10464]
  45c384:	add	w8, w8, w9
  45c388:	str	w8, [sp, #10024]
  45c38c:	ldr	w8, [sp, #9664]
  45c390:	tbnz	w8, #0, 45f27c <readlinkat@plt+0x5c34c>
  45c394:	b	45d248 <readlinkat@plt+0x5a318>
  45c398:	ldur	w8, [x29, #-88]
  45c39c:	ldr	x9, [sp, #10464]
  45c3a0:	add	w8, w8, w9
  45c3a4:	str	w8, [sp, #10024]
  45c3a8:	ldr	w8, [sp, #9668]
  45c3ac:	tbnz	w8, #0, 45f27c <readlinkat@plt+0x5c34c>
  45c3b0:	b	45d248 <readlinkat@plt+0x5a318>
  45c3b4:	ldr	x8, [sp, #10464]
  45c3b8:	mov	x9, xzr
  45c3bc:	mul	x8, x9, x8
  45c3c0:	ldursw	x10, [x29, #-88]
  45c3c4:	add	x8, x8, x10
  45c3c8:	mul	x8, x9, x8
  45c3cc:	subs	x8, x8, #0x1
  45c3d0:	cmp	x8, #0x0
  45c3d4:	cset	w11, ge  // ge = tcont
  45c3d8:	tbnz	w11, #0, 45c418 <readlinkat@plt+0x594e8>
  45c3dc:	ldr	x8, [sp, #10464]
  45c3e0:	mov	x9, xzr
  45c3e4:	mul	x8, x9, x8
  45c3e8:	ldursw	x10, [x29, #-88]
  45c3ec:	add	x8, x8, x10
  45c3f0:	mul	x8, x9, x8
  45c3f4:	add	x8, x8, #0x1
  45c3f8:	lsl	x8, x8, #62
  45c3fc:	subs	x8, x8, #0x1
  45c400:	mov	x9, #0x2                   	// #2
  45c404:	mul	x8, x8, x9
  45c408:	add	x8, x8, #0x1
  45c40c:	mvn	x8, x8
  45c410:	str	x8, [sp, #2656]
  45c414:	b	45c438 <readlinkat@plt+0x59508>
  45c418:	ldr	x8, [sp, #10464]
  45c41c:	mov	x9, xzr
  45c420:	mul	x8, x9, x8
  45c424:	ldursw	x10, [x29, #-88]
  45c428:	add	x8, x8, x10
  45c42c:	mul	x8, x9, x8
  45c430:	add	x8, x8, #0x0
  45c434:	str	x8, [sp, #2656]
  45c438:	ldr	x8, [sp, #2656]
  45c43c:	cmp	x8, #0x0
  45c440:	cset	w9, ge  // ge = tcont
  45c444:	tbnz	w9, #0, 45c59c <readlinkat@plt+0x5966c>
  45c448:	ldr	x8, [sp, #10464]
  45c44c:	cmp	x8, #0x0
  45c450:	cset	w9, ge  // ge = tcont
  45c454:	tbnz	w9, #0, 45c500 <readlinkat@plt+0x595d0>
  45c458:	ldursw	x8, [x29, #-88]
  45c45c:	ldr	x9, [sp, #10464]
  45c460:	mov	x10, xzr
  45c464:	mul	x9, x10, x9
  45c468:	ldursw	x11, [x29, #-88]
  45c46c:	add	x9, x9, x11
  45c470:	mul	x9, x10, x9
  45c474:	subs	x9, x9, #0x1
  45c478:	cmp	x9, #0x0
  45c47c:	cset	w12, ge  // ge = tcont
  45c480:	str	x8, [sp, #2648]
  45c484:	tbnz	w12, #0, 45c4c4 <readlinkat@plt+0x59594>
  45c488:	ldr	x8, [sp, #10464]
  45c48c:	mov	x9, xzr
  45c490:	mul	x8, x9, x8
  45c494:	ldursw	x10, [x29, #-88]
  45c498:	add	x8, x8, x10
  45c49c:	mul	x8, x9, x8
  45c4a0:	add	x8, x8, #0x1
  45c4a4:	lsl	x8, x8, #62
  45c4a8:	subs	x8, x8, #0x1
  45c4ac:	mov	x9, #0x2                   	// #2
  45c4b0:	mul	x8, x8, x9
  45c4b4:	add	x8, x8, #0x1
  45c4b8:	mvn	x8, x8
  45c4bc:	str	x8, [sp, #2640]
  45c4c0:	b	45c4e4 <readlinkat@plt+0x595b4>
  45c4c4:	ldr	x8, [sp, #10464]
  45c4c8:	mov	x9, xzr
  45c4cc:	mul	x8, x9, x8
  45c4d0:	ldursw	x10, [x29, #-88]
  45c4d4:	add	x8, x8, x10
  45c4d8:	mul	x8, x9, x8
  45c4dc:	add	x8, x8, #0x0
  45c4e0:	str	x8, [sp, #2640]
  45c4e4:	ldr	x8, [sp, #2640]
  45c4e8:	ldr	x9, [sp, #10464]
  45c4ec:	subs	x8, x8, x9
  45c4f0:	ldr	x9, [sp, #2648]
  45c4f4:	cmp	x9, x8
  45c4f8:	b.lt	45c660 <readlinkat@plt+0x59730>  // b.tstop
  45c4fc:	b	45c60c <readlinkat@plt+0x596dc>
  45c500:	ldr	x8, [sp, #10464]
  45c504:	mov	x9, xzr
  45c508:	mul	x8, x9, x8
  45c50c:	ldursw	x10, [x29, #-88]
  45c510:	add	x8, x8, x10
  45c514:	mul	x8, x9, x8
  45c518:	subs	x8, x8, #0x1
  45c51c:	cmp	x8, #0x0
  45c520:	cset	w11, ge  // ge = tcont
  45c524:	tbnz	w11, #0, 45c560 <readlinkat@plt+0x59630>
  45c528:	ldr	x8, [sp, #10464]
  45c52c:	mov	x9, xzr
  45c530:	mul	x8, x9, x8
  45c534:	ldursw	x10, [x29, #-88]
  45c538:	add	x8, x8, x10
  45c53c:	mul	x8, x9, x8
  45c540:	add	x8, x8, #0x1
  45c544:	lsl	x8, x8, #62
  45c548:	subs	x8, x8, #0x1
  45c54c:	mov	x9, #0x2                   	// #2
  45c550:	mul	x8, x8, x9
  45c554:	add	x8, x8, #0x1
  45c558:	str	x8, [sp, #2632]
  45c55c:	b	45c580 <readlinkat@plt+0x59650>
  45c560:	ldr	x8, [sp, #10464]
  45c564:	mov	x9, xzr
  45c568:	mul	x8, x9, x8
  45c56c:	ldursw	x10, [x29, #-88]
  45c570:	add	x8, x8, x10
  45c574:	mul	x8, x9, x8
  45c578:	subs	x8, x8, #0x1
  45c57c:	str	x8, [sp, #2632]
  45c580:	ldr	x8, [sp, #2632]
  45c584:	ldr	x9, [sp, #10464]
  45c588:	subs	x8, x8, x9
  45c58c:	ldursw	x9, [x29, #-88]
  45c590:	cmp	x8, x9
  45c594:	b.lt	45c660 <readlinkat@plt+0x59730>  // b.tstop
  45c598:	b	45c60c <readlinkat@plt+0x596dc>
  45c59c:	ldur	w8, [x29, #-88]
  45c5a0:	cmp	w8, #0x0
  45c5a4:	cset	w8, ge  // ge = tcont
  45c5a8:	tbnz	w8, #0, 45c5c8 <readlinkat@plt+0x59698>
  45c5ac:	ldr	x8, [sp, #10464]
  45c5b0:	ldursw	x9, [x29, #-88]
  45c5b4:	ldr	x10, [sp, #10464]
  45c5b8:	add	x9, x9, x10
  45c5bc:	cmp	x8, x9
  45c5c0:	b.le	45c660 <readlinkat@plt+0x59730>
  45c5c4:	b	45c60c <readlinkat@plt+0x596dc>
  45c5c8:	ldr	x8, [sp, #10464]
  45c5cc:	cmp	x8, #0x0
  45c5d0:	cset	w9, ge  // ge = tcont
  45c5d4:	tbnz	w9, #0, 45c5f4 <readlinkat@plt+0x596c4>
  45c5d8:	ldursw	x8, [x29, #-88]
  45c5dc:	ldursw	x9, [x29, #-88]
  45c5e0:	ldr	x10, [sp, #10464]
  45c5e4:	add	x9, x9, x10
  45c5e8:	cmp	x8, x9
  45c5ec:	b.le	45c660 <readlinkat@plt+0x59730>
  45c5f0:	b	45c60c <readlinkat@plt+0x596dc>
  45c5f4:	ldursw	x8, [x29, #-88]
  45c5f8:	ldr	x9, [sp, #10464]
  45c5fc:	add	x8, x8, x9
  45c600:	ldr	x9, [sp, #10464]
  45c604:	cmp	x8, x9
  45c608:	b.lt	45c660 <readlinkat@plt+0x59730>  // b.tstop
  45c60c:	ldursw	x8, [x29, #-88]
  45c610:	ldr	x9, [sp, #10464]
  45c614:	add	x8, x8, x9
  45c618:	mov	x9, xzr
  45c61c:	mul	x8, x9, x8
  45c620:	subs	x8, x8, #0x1
  45c624:	cmp	x8, #0x0
  45c628:	cset	w10, ge  // ge = tcont
  45c62c:	tbnz	w10, #0, 45c648 <readlinkat@plt+0x59718>
  45c630:	ldursw	x8, [x29, #-88]
  45c634:	ldr	x9, [sp, #10464]
  45c638:	add	x8, x8, x9
  45c63c:	mov	x9, #0xffffffff80000000    	// #-2147483648
  45c640:	cmp	x8, x9
  45c644:	b.lt	45c660 <readlinkat@plt+0x59730>  // b.tstop
  45c648:	ldursw	x8, [x29, #-88]
  45c64c:	ldr	x9, [sp, #10464]
  45c650:	add	x8, x8, x9
  45c654:	mov	x9, #0x7fffffff            	// #2147483647
  45c658:	cmp	x9, x8
  45c65c:	b.ge	45c67c <readlinkat@plt+0x5974c>  // b.tcont
  45c660:	ldur	w8, [x29, #-88]
  45c664:	ldr	x9, [sp, #10464]
  45c668:	add	w8, w8, w9
  45c66c:	str	w8, [sp, #10024]
  45c670:	ldr	w8, [sp, #9664]
  45c674:	tbnz	w8, #0, 45f27c <readlinkat@plt+0x5c34c>
  45c678:	b	45d248 <readlinkat@plt+0x5a318>
  45c67c:	ldur	w8, [x29, #-88]
  45c680:	ldr	x9, [sp, #10464]
  45c684:	add	w8, w8, w9
  45c688:	str	w8, [sp, #10024]
  45c68c:	ldr	w8, [sp, #9668]
  45c690:	tbnz	w8, #0, 45f27c <readlinkat@plt+0x5c34c>
  45c694:	b	45d248 <readlinkat@plt+0x5a318>
  45c698:	ldr	w8, [sp, #9668]
  45c69c:	tbnz	w8, #0, 45c6a4 <readlinkat@plt+0x59774>
  45c6a0:	b	45cc78 <readlinkat@plt+0x59d48>
  45c6a4:	ldr	w8, [sp, #9668]
  45c6a8:	tbnz	w8, #0, 45c6b0 <readlinkat@plt+0x59780>
  45c6ac:	b	45c994 <readlinkat@plt+0x59a64>
  45c6b0:	ldr	x8, [sp, #10464]
  45c6b4:	mov	x9, xzr
  45c6b8:	mul	x8, x9, x8
  45c6bc:	ldursw	x10, [x29, #-88]
  45c6c0:	add	x8, x8, x10
  45c6c4:	mul	x8, x9, x8
  45c6c8:	subs	x8, x8, #0x1
  45c6cc:	cmp	x8, #0x0
  45c6d0:	cset	w11, ge  // ge = tcont
  45c6d4:	tbnz	w11, #0, 45c714 <readlinkat@plt+0x597e4>
  45c6d8:	ldr	x8, [sp, #10464]
  45c6dc:	mov	x9, xzr
  45c6e0:	mul	x8, x9, x8
  45c6e4:	ldursw	x10, [x29, #-88]
  45c6e8:	add	x8, x8, x10
  45c6ec:	mul	x8, x9, x8
  45c6f0:	add	x8, x8, #0x1
  45c6f4:	lsl	x8, x8, #62
  45c6f8:	subs	x8, x8, #0x1
  45c6fc:	mov	x9, #0x2                   	// #2
  45c700:	mul	x8, x8, x9
  45c704:	add	x8, x8, #0x1
  45c708:	mvn	x8, x8
  45c70c:	str	x8, [sp, #2624]
  45c710:	b	45c734 <readlinkat@plt+0x59804>
  45c714:	ldr	x8, [sp, #10464]
  45c718:	mov	x9, xzr
  45c71c:	mul	x8, x9, x8
  45c720:	ldursw	x10, [x29, #-88]
  45c724:	add	x8, x8, x10
  45c728:	mul	x8, x9, x8
  45c72c:	add	x8, x8, #0x0
  45c730:	str	x8, [sp, #2624]
  45c734:	ldr	x8, [sp, #2624]
  45c738:	cmp	x8, #0x0
  45c73c:	cset	w9, ge  // ge = tcont
  45c740:	tbnz	w9, #0, 45c898 <readlinkat@plt+0x59968>
  45c744:	ldr	x8, [sp, #10464]
  45c748:	cmp	x8, #0x0
  45c74c:	cset	w9, ge  // ge = tcont
  45c750:	tbnz	w9, #0, 45c7fc <readlinkat@plt+0x598cc>
  45c754:	ldursw	x8, [x29, #-88]
  45c758:	ldr	x9, [sp, #10464]
  45c75c:	mov	x10, xzr
  45c760:	mul	x9, x10, x9
  45c764:	ldursw	x11, [x29, #-88]
  45c768:	add	x9, x9, x11
  45c76c:	mul	x9, x10, x9
  45c770:	subs	x9, x9, #0x1
  45c774:	cmp	x9, #0x0
  45c778:	cset	w12, ge  // ge = tcont
  45c77c:	str	x8, [sp, #2616]
  45c780:	tbnz	w12, #0, 45c7c0 <readlinkat@plt+0x59890>
  45c784:	ldr	x8, [sp, #10464]
  45c788:	mov	x9, xzr
  45c78c:	mul	x8, x9, x8
  45c790:	ldursw	x10, [x29, #-88]
  45c794:	add	x8, x8, x10
  45c798:	mul	x8, x9, x8
  45c79c:	add	x8, x8, #0x1
  45c7a0:	lsl	x8, x8, #62
  45c7a4:	subs	x8, x8, #0x1
  45c7a8:	mov	x9, #0x2                   	// #2
  45c7ac:	mul	x8, x8, x9
  45c7b0:	add	x8, x8, #0x1
  45c7b4:	mvn	x8, x8
  45c7b8:	str	x8, [sp, #2608]
  45c7bc:	b	45c7e0 <readlinkat@plt+0x598b0>
  45c7c0:	ldr	x8, [sp, #10464]
  45c7c4:	mov	x9, xzr
  45c7c8:	mul	x8, x9, x8
  45c7cc:	ldursw	x10, [x29, #-88]
  45c7d0:	add	x8, x8, x10
  45c7d4:	mul	x8, x9, x8
  45c7d8:	add	x8, x8, #0x0
  45c7dc:	str	x8, [sp, #2608]
  45c7e0:	ldr	x8, [sp, #2608]
  45c7e4:	ldr	x9, [sp, #10464]
  45c7e8:	subs	x8, x8, x9
  45c7ec:	ldr	x9, [sp, #2616]
  45c7f0:	cmp	x9, x8
  45c7f4:	b.lt	45c95c <readlinkat@plt+0x59a2c>  // b.tstop
  45c7f8:	b	45c908 <readlinkat@plt+0x599d8>
  45c7fc:	ldr	x8, [sp, #10464]
  45c800:	mov	x9, xzr
  45c804:	mul	x8, x9, x8
  45c808:	ldursw	x10, [x29, #-88]
  45c80c:	add	x8, x8, x10
  45c810:	mul	x8, x9, x8
  45c814:	subs	x8, x8, #0x1
  45c818:	cmp	x8, #0x0
  45c81c:	cset	w11, ge  // ge = tcont
  45c820:	tbnz	w11, #0, 45c85c <readlinkat@plt+0x5992c>
  45c824:	ldr	x8, [sp, #10464]
  45c828:	mov	x9, xzr
  45c82c:	mul	x8, x9, x8
  45c830:	ldursw	x10, [x29, #-88]
  45c834:	add	x8, x8, x10
  45c838:	mul	x8, x9, x8
  45c83c:	add	x8, x8, #0x1
  45c840:	lsl	x8, x8, #62
  45c844:	subs	x8, x8, #0x1
  45c848:	mov	x9, #0x2                   	// #2
  45c84c:	mul	x8, x8, x9
  45c850:	add	x8, x8, #0x1
  45c854:	str	x8, [sp, #2600]
  45c858:	b	45c87c <readlinkat@plt+0x5994c>
  45c85c:	ldr	x8, [sp, #10464]
  45c860:	mov	x9, xzr
  45c864:	mul	x8, x9, x8
  45c868:	ldursw	x10, [x29, #-88]
  45c86c:	add	x8, x8, x10
  45c870:	mul	x8, x9, x8
  45c874:	subs	x8, x8, #0x1
  45c878:	str	x8, [sp, #2600]
  45c87c:	ldr	x8, [sp, #2600]
  45c880:	ldr	x9, [sp, #10464]
  45c884:	subs	x8, x8, x9
  45c888:	ldursw	x9, [x29, #-88]
  45c88c:	cmp	x8, x9
  45c890:	b.lt	45c95c <readlinkat@plt+0x59a2c>  // b.tstop
  45c894:	b	45c908 <readlinkat@plt+0x599d8>
  45c898:	ldursw	x8, [x29, #-88]
  45c89c:	cmp	x8, #0x0
  45c8a0:	cset	w9, ge  // ge = tcont
  45c8a4:	tbnz	w9, #0, 45c8c4 <readlinkat@plt+0x59994>
  45c8a8:	ldr	x8, [sp, #10464]
  45c8ac:	ldursw	x9, [x29, #-88]
  45c8b0:	ldr	x10, [sp, #10464]
  45c8b4:	add	x9, x9, x10
  45c8b8:	cmp	x8, x9
  45c8bc:	b.le	45c95c <readlinkat@plt+0x59a2c>
  45c8c0:	b	45c908 <readlinkat@plt+0x599d8>
  45c8c4:	ldr	x8, [sp, #10464]
  45c8c8:	cmp	x8, #0x0
  45c8cc:	cset	w9, ge  // ge = tcont
  45c8d0:	tbnz	w9, #0, 45c8f0 <readlinkat@plt+0x599c0>
  45c8d4:	ldursw	x8, [x29, #-88]
  45c8d8:	ldursw	x9, [x29, #-88]
  45c8dc:	ldr	x10, [sp, #10464]
  45c8e0:	add	x9, x9, x10
  45c8e4:	cmp	x8, x9
  45c8e8:	b.le	45c95c <readlinkat@plt+0x59a2c>
  45c8ec:	b	45c908 <readlinkat@plt+0x599d8>
  45c8f0:	ldursw	x8, [x29, #-88]
  45c8f4:	ldr	x9, [sp, #10464]
  45c8f8:	add	x8, x8, x9
  45c8fc:	ldr	x9, [sp, #10464]
  45c900:	cmp	x8, x9
  45c904:	b.lt	45c95c <readlinkat@plt+0x59a2c>  // b.tstop
  45c908:	ldursw	x8, [x29, #-88]
  45c90c:	ldr	x9, [sp, #10464]
  45c910:	add	x8, x8, x9
  45c914:	mov	x9, xzr
  45c918:	mul	x8, x9, x8
  45c91c:	subs	x8, x8, #0x1
  45c920:	cmp	x8, #0x0
  45c924:	cset	w10, ge  // ge = tcont
  45c928:	tbnz	w10, #0, 45c944 <readlinkat@plt+0x59a14>
  45c92c:	ldursw	x8, [x29, #-88]
  45c930:	ldr	x9, [sp, #10464]
  45c934:	add	x8, x8, x9
  45c938:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  45c93c:	cmp	x8, x9
  45c940:	b.lt	45c95c <readlinkat@plt+0x59a2c>  // b.tstop
  45c944:	ldursw	x8, [x29, #-88]
  45c948:	ldr	x9, [sp, #10464]
  45c94c:	add	x8, x8, x9
  45c950:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  45c954:	cmp	x9, x8
  45c958:	b.ge	45c978 <readlinkat@plt+0x59a48>  // b.tcont
  45c95c:	ldursw	x8, [x29, #-88]
  45c960:	ldr	x9, [sp, #10464]
  45c964:	add	x8, x8, x9
  45c968:	str	w8, [sp, #10024]
  45c96c:	ldr	w8, [sp, #9664]
  45c970:	tbnz	w8, #0, 45f27c <readlinkat@plt+0x5c34c>
  45c974:	b	45d248 <readlinkat@plt+0x5a318>
  45c978:	ldursw	x8, [x29, #-88]
  45c97c:	ldr	x9, [sp, #10464]
  45c980:	add	x8, x8, x9
  45c984:	str	w8, [sp, #10024]
  45c988:	ldr	w8, [sp, #9668]
  45c98c:	tbnz	w8, #0, 45f27c <readlinkat@plt+0x5c34c>
  45c990:	b	45d248 <readlinkat@plt+0x5a318>
  45c994:	ldr	x8, [sp, #10464]
  45c998:	mov	x9, xzr
  45c99c:	mul	x8, x9, x8
  45c9a0:	ldursw	x10, [x29, #-88]
  45c9a4:	add	x8, x8, x10
  45c9a8:	mul	x8, x9, x8
  45c9ac:	subs	x8, x8, #0x1
  45c9b0:	cmp	x8, #0x0
  45c9b4:	cset	w11, ge  // ge = tcont
  45c9b8:	tbnz	w11, #0, 45c9f8 <readlinkat@plt+0x59ac8>
  45c9bc:	ldr	x8, [sp, #10464]
  45c9c0:	mov	x9, xzr
  45c9c4:	mul	x8, x9, x8
  45c9c8:	ldursw	x10, [x29, #-88]
  45c9cc:	add	x8, x8, x10
  45c9d0:	mul	x8, x9, x8
  45c9d4:	add	x8, x8, #0x1
  45c9d8:	lsl	x8, x8, #62
  45c9dc:	subs	x8, x8, #0x1
  45c9e0:	mov	x9, #0x2                   	// #2
  45c9e4:	mul	x8, x8, x9
  45c9e8:	add	x8, x8, #0x1
  45c9ec:	mvn	x8, x8
  45c9f0:	str	x8, [sp, #2592]
  45c9f4:	b	45ca18 <readlinkat@plt+0x59ae8>
  45c9f8:	ldr	x8, [sp, #10464]
  45c9fc:	mov	x9, xzr
  45ca00:	mul	x8, x9, x8
  45ca04:	ldursw	x10, [x29, #-88]
  45ca08:	add	x8, x8, x10
  45ca0c:	mul	x8, x9, x8
  45ca10:	add	x8, x8, #0x0
  45ca14:	str	x8, [sp, #2592]
  45ca18:	ldr	x8, [sp, #2592]
  45ca1c:	cmp	x8, #0x0
  45ca20:	cset	w9, ge  // ge = tcont
  45ca24:	tbnz	w9, #0, 45cb7c <readlinkat@plt+0x59c4c>
  45ca28:	ldr	x8, [sp, #10464]
  45ca2c:	cmp	x8, #0x0
  45ca30:	cset	w9, ge  // ge = tcont
  45ca34:	tbnz	w9, #0, 45cae0 <readlinkat@plt+0x59bb0>
  45ca38:	ldursw	x8, [x29, #-88]
  45ca3c:	ldr	x9, [sp, #10464]
  45ca40:	mov	x10, xzr
  45ca44:	mul	x9, x10, x9
  45ca48:	ldursw	x11, [x29, #-88]
  45ca4c:	add	x9, x9, x11
  45ca50:	mul	x9, x10, x9
  45ca54:	subs	x9, x9, #0x1
  45ca58:	cmp	x9, #0x0
  45ca5c:	cset	w12, ge  // ge = tcont
  45ca60:	str	x8, [sp, #2584]
  45ca64:	tbnz	w12, #0, 45caa4 <readlinkat@plt+0x59b74>
  45ca68:	ldr	x8, [sp, #10464]
  45ca6c:	mov	x9, xzr
  45ca70:	mul	x8, x9, x8
  45ca74:	ldursw	x10, [x29, #-88]
  45ca78:	add	x8, x8, x10
  45ca7c:	mul	x8, x9, x8
  45ca80:	add	x8, x8, #0x1
  45ca84:	lsl	x8, x8, #62
  45ca88:	subs	x8, x8, #0x1
  45ca8c:	mov	x9, #0x2                   	// #2
  45ca90:	mul	x8, x8, x9
  45ca94:	add	x8, x8, #0x1
  45ca98:	mvn	x8, x8
  45ca9c:	str	x8, [sp, #2576]
  45caa0:	b	45cac4 <readlinkat@plt+0x59b94>
  45caa4:	ldr	x8, [sp, #10464]
  45caa8:	mov	x9, xzr
  45caac:	mul	x8, x9, x8
  45cab0:	ldursw	x10, [x29, #-88]
  45cab4:	add	x8, x8, x10
  45cab8:	mul	x8, x9, x8
  45cabc:	add	x8, x8, #0x0
  45cac0:	str	x8, [sp, #2576]
  45cac4:	ldr	x8, [sp, #2576]
  45cac8:	ldr	x9, [sp, #10464]
  45cacc:	subs	x8, x8, x9
  45cad0:	ldr	x9, [sp, #2584]
  45cad4:	cmp	x9, x8
  45cad8:	b.lt	45cc40 <readlinkat@plt+0x59d10>  // b.tstop
  45cadc:	b	45cbec <readlinkat@plt+0x59cbc>
  45cae0:	ldr	x8, [sp, #10464]
  45cae4:	mov	x9, xzr
  45cae8:	mul	x8, x9, x8
  45caec:	ldursw	x10, [x29, #-88]
  45caf0:	add	x8, x8, x10
  45caf4:	mul	x8, x9, x8
  45caf8:	subs	x8, x8, #0x1
  45cafc:	cmp	x8, #0x0
  45cb00:	cset	w11, ge  // ge = tcont
  45cb04:	tbnz	w11, #0, 45cb40 <readlinkat@plt+0x59c10>
  45cb08:	ldr	x8, [sp, #10464]
  45cb0c:	mov	x9, xzr
  45cb10:	mul	x8, x9, x8
  45cb14:	ldursw	x10, [x29, #-88]
  45cb18:	add	x8, x8, x10
  45cb1c:	mul	x8, x9, x8
  45cb20:	add	x8, x8, #0x1
  45cb24:	lsl	x8, x8, #62
  45cb28:	subs	x8, x8, #0x1
  45cb2c:	mov	x9, #0x2                   	// #2
  45cb30:	mul	x8, x8, x9
  45cb34:	add	x8, x8, #0x1
  45cb38:	str	x8, [sp, #2568]
  45cb3c:	b	45cb60 <readlinkat@plt+0x59c30>
  45cb40:	ldr	x8, [sp, #10464]
  45cb44:	mov	x9, xzr
  45cb48:	mul	x8, x9, x8
  45cb4c:	ldursw	x10, [x29, #-88]
  45cb50:	add	x8, x8, x10
  45cb54:	mul	x8, x9, x8
  45cb58:	subs	x8, x8, #0x1
  45cb5c:	str	x8, [sp, #2568]
  45cb60:	ldr	x8, [sp, #2568]
  45cb64:	ldr	x9, [sp, #10464]
  45cb68:	subs	x8, x8, x9
  45cb6c:	ldursw	x9, [x29, #-88]
  45cb70:	cmp	x8, x9
  45cb74:	b.lt	45cc40 <readlinkat@plt+0x59d10>  // b.tstop
  45cb78:	b	45cbec <readlinkat@plt+0x59cbc>
  45cb7c:	ldur	w8, [x29, #-88]
  45cb80:	cmp	w8, #0x0
  45cb84:	cset	w8, ge  // ge = tcont
  45cb88:	tbnz	w8, #0, 45cba8 <readlinkat@plt+0x59c78>
  45cb8c:	ldr	x8, [sp, #10464]
  45cb90:	ldursw	x9, [x29, #-88]
  45cb94:	ldr	x10, [sp, #10464]
  45cb98:	add	x9, x9, x10
  45cb9c:	cmp	x8, x9
  45cba0:	b.le	45cc40 <readlinkat@plt+0x59d10>
  45cba4:	b	45cbec <readlinkat@plt+0x59cbc>
  45cba8:	ldr	x8, [sp, #10464]
  45cbac:	cmp	x8, #0x0
  45cbb0:	cset	w9, ge  // ge = tcont
  45cbb4:	tbnz	w9, #0, 45cbd4 <readlinkat@plt+0x59ca4>
  45cbb8:	ldursw	x8, [x29, #-88]
  45cbbc:	ldursw	x9, [x29, #-88]
  45cbc0:	ldr	x10, [sp, #10464]
  45cbc4:	add	x9, x9, x10
  45cbc8:	cmp	x8, x9
  45cbcc:	b.le	45cc40 <readlinkat@plt+0x59d10>
  45cbd0:	b	45cbec <readlinkat@plt+0x59cbc>
  45cbd4:	ldursw	x8, [x29, #-88]
  45cbd8:	ldr	x9, [sp, #10464]
  45cbdc:	add	x8, x8, x9
  45cbe0:	ldr	x9, [sp, #10464]
  45cbe4:	cmp	x8, x9
  45cbe8:	b.lt	45cc40 <readlinkat@plt+0x59d10>  // b.tstop
  45cbec:	ldursw	x8, [x29, #-88]
  45cbf0:	ldr	x9, [sp, #10464]
  45cbf4:	add	x8, x8, x9
  45cbf8:	mov	x9, xzr
  45cbfc:	mul	x8, x9, x8
  45cc00:	subs	x8, x8, #0x1
  45cc04:	cmp	x8, #0x0
  45cc08:	cset	w10, ge  // ge = tcont
  45cc0c:	tbnz	w10, #0, 45cc28 <readlinkat@plt+0x59cf8>
  45cc10:	ldursw	x8, [x29, #-88]
  45cc14:	ldr	x9, [sp, #10464]
  45cc18:	add	x8, x8, x9
  45cc1c:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  45cc20:	cmp	x8, x9
  45cc24:	b.lt	45cc40 <readlinkat@plt+0x59d10>  // b.tstop
  45cc28:	ldursw	x8, [x29, #-88]
  45cc2c:	ldr	x9, [sp, #10464]
  45cc30:	add	x8, x8, x9
  45cc34:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  45cc38:	cmp	x9, x8
  45cc3c:	b.ge	45cc5c <readlinkat@plt+0x59d2c>  // b.tcont
  45cc40:	ldursw	x8, [x29, #-88]
  45cc44:	ldr	x9, [sp, #10464]
  45cc48:	add	x8, x8, x9
  45cc4c:	str	w8, [sp, #10024]
  45cc50:	ldr	w8, [sp, #9664]
  45cc54:	tbnz	w8, #0, 45f27c <readlinkat@plt+0x5c34c>
  45cc58:	b	45d248 <readlinkat@plt+0x5a318>
  45cc5c:	ldursw	x8, [x29, #-88]
  45cc60:	ldr	x9, [sp, #10464]
  45cc64:	add	x8, x8, x9
  45cc68:	str	w8, [sp, #10024]
  45cc6c:	ldr	w8, [sp, #9668]
  45cc70:	tbnz	w8, #0, 45f27c <readlinkat@plt+0x5c34c>
  45cc74:	b	45d248 <readlinkat@plt+0x5a318>
  45cc78:	ldr	w8, [sp, #9668]
  45cc7c:	tbnz	w8, #0, 45cc84 <readlinkat@plt+0x59d54>
  45cc80:	b	45cf68 <readlinkat@plt+0x5a038>
  45cc84:	ldr	x8, [sp, #10464]
  45cc88:	mov	x9, xzr
  45cc8c:	mul	x8, x9, x8
  45cc90:	ldursw	x10, [x29, #-88]
  45cc94:	add	x8, x8, x10
  45cc98:	mul	x8, x9, x8
  45cc9c:	subs	x8, x8, #0x1
  45cca0:	cmp	x8, #0x0
  45cca4:	cset	w11, ge  // ge = tcont
  45cca8:	tbnz	w11, #0, 45cce8 <readlinkat@plt+0x59db8>
  45ccac:	ldr	x8, [sp, #10464]
  45ccb0:	mov	x9, xzr
  45ccb4:	mul	x8, x9, x8
  45ccb8:	ldursw	x10, [x29, #-88]
  45ccbc:	add	x8, x8, x10
  45ccc0:	mul	x8, x9, x8
  45ccc4:	add	x8, x8, #0x1
  45ccc8:	lsl	x8, x8, #62
  45cccc:	subs	x8, x8, #0x1
  45ccd0:	mov	x9, #0x2                   	// #2
  45ccd4:	mul	x8, x8, x9
  45ccd8:	add	x8, x8, #0x1
  45ccdc:	mvn	x8, x8
  45cce0:	str	x8, [sp, #2560]
  45cce4:	b	45cd08 <readlinkat@plt+0x59dd8>
  45cce8:	ldr	x8, [sp, #10464]
  45ccec:	mov	x9, xzr
  45ccf0:	mul	x8, x9, x8
  45ccf4:	ldursw	x10, [x29, #-88]
  45ccf8:	add	x8, x8, x10
  45ccfc:	mul	x8, x9, x8
  45cd00:	add	x8, x8, #0x0
  45cd04:	str	x8, [sp, #2560]
  45cd08:	ldr	x8, [sp, #2560]
  45cd0c:	cmp	x8, #0x0
  45cd10:	cset	w9, ge  // ge = tcont
  45cd14:	tbnz	w9, #0, 45ce6c <readlinkat@plt+0x59f3c>
  45cd18:	ldr	x8, [sp, #10464]
  45cd1c:	cmp	x8, #0x0
  45cd20:	cset	w9, ge  // ge = tcont
  45cd24:	tbnz	w9, #0, 45cdd0 <readlinkat@plt+0x59ea0>
  45cd28:	ldursw	x8, [x29, #-88]
  45cd2c:	ldr	x9, [sp, #10464]
  45cd30:	mov	x10, xzr
  45cd34:	mul	x9, x10, x9
  45cd38:	ldursw	x11, [x29, #-88]
  45cd3c:	add	x9, x9, x11
  45cd40:	mul	x9, x10, x9
  45cd44:	subs	x9, x9, #0x1
  45cd48:	cmp	x9, #0x0
  45cd4c:	cset	w12, ge  // ge = tcont
  45cd50:	str	x8, [sp, #2552]
  45cd54:	tbnz	w12, #0, 45cd94 <readlinkat@plt+0x59e64>
  45cd58:	ldr	x8, [sp, #10464]
  45cd5c:	mov	x9, xzr
  45cd60:	mul	x8, x9, x8
  45cd64:	ldursw	x10, [x29, #-88]
  45cd68:	add	x8, x8, x10
  45cd6c:	mul	x8, x9, x8
  45cd70:	add	x8, x8, #0x1
  45cd74:	lsl	x8, x8, #62
  45cd78:	subs	x8, x8, #0x1
  45cd7c:	mov	x9, #0x2                   	// #2
  45cd80:	mul	x8, x8, x9
  45cd84:	add	x8, x8, #0x1
  45cd88:	mvn	x8, x8
  45cd8c:	str	x8, [sp, #2544]
  45cd90:	b	45cdb4 <readlinkat@plt+0x59e84>
  45cd94:	ldr	x8, [sp, #10464]
  45cd98:	mov	x9, xzr
  45cd9c:	mul	x8, x9, x8
  45cda0:	ldursw	x10, [x29, #-88]
  45cda4:	add	x8, x8, x10
  45cda8:	mul	x8, x9, x8
  45cdac:	add	x8, x8, #0x0
  45cdb0:	str	x8, [sp, #2544]
  45cdb4:	ldr	x8, [sp, #2544]
  45cdb8:	ldr	x9, [sp, #10464]
  45cdbc:	subs	x8, x8, x9
  45cdc0:	ldr	x9, [sp, #2552]
  45cdc4:	cmp	x9, x8
  45cdc8:	b.lt	45cf30 <readlinkat@plt+0x5a000>  // b.tstop
  45cdcc:	b	45cedc <readlinkat@plt+0x59fac>
  45cdd0:	ldr	x8, [sp, #10464]
  45cdd4:	mov	x9, xzr
  45cdd8:	mul	x8, x9, x8
  45cddc:	ldursw	x10, [x29, #-88]
  45cde0:	add	x8, x8, x10
  45cde4:	mul	x8, x9, x8
  45cde8:	subs	x8, x8, #0x1
  45cdec:	cmp	x8, #0x0
  45cdf0:	cset	w11, ge  // ge = tcont
  45cdf4:	tbnz	w11, #0, 45ce30 <readlinkat@plt+0x59f00>
  45cdf8:	ldr	x8, [sp, #10464]
  45cdfc:	mov	x9, xzr
  45ce00:	mul	x8, x9, x8
  45ce04:	ldursw	x10, [x29, #-88]
  45ce08:	add	x8, x8, x10
  45ce0c:	mul	x8, x9, x8
  45ce10:	add	x8, x8, #0x1
  45ce14:	lsl	x8, x8, #62
  45ce18:	subs	x8, x8, #0x1
  45ce1c:	mov	x9, #0x2                   	// #2
  45ce20:	mul	x8, x8, x9
  45ce24:	add	x8, x8, #0x1
  45ce28:	str	x8, [sp, #2536]
  45ce2c:	b	45ce50 <readlinkat@plt+0x59f20>
  45ce30:	ldr	x8, [sp, #10464]
  45ce34:	mov	x9, xzr
  45ce38:	mul	x8, x9, x8
  45ce3c:	ldursw	x10, [x29, #-88]
  45ce40:	add	x8, x8, x10
  45ce44:	mul	x8, x9, x8
  45ce48:	subs	x8, x8, #0x1
  45ce4c:	str	x8, [sp, #2536]
  45ce50:	ldr	x8, [sp, #2536]
  45ce54:	ldr	x9, [sp, #10464]
  45ce58:	subs	x8, x8, x9
  45ce5c:	ldursw	x9, [x29, #-88]
  45ce60:	cmp	x8, x9
  45ce64:	b.lt	45cf30 <readlinkat@plt+0x5a000>  // b.tstop
  45ce68:	b	45cedc <readlinkat@plt+0x59fac>
  45ce6c:	ldursw	x8, [x29, #-88]
  45ce70:	cmp	x8, #0x0
  45ce74:	cset	w9, ge  // ge = tcont
  45ce78:	tbnz	w9, #0, 45ce98 <readlinkat@plt+0x59f68>
  45ce7c:	ldr	x8, [sp, #10464]
  45ce80:	ldursw	x9, [x29, #-88]
  45ce84:	ldr	x10, [sp, #10464]
  45ce88:	add	x9, x9, x10
  45ce8c:	cmp	x8, x9
  45ce90:	b.le	45cf30 <readlinkat@plt+0x5a000>
  45ce94:	b	45cedc <readlinkat@plt+0x59fac>
  45ce98:	ldr	x8, [sp, #10464]
  45ce9c:	cmp	x8, #0x0
  45cea0:	cset	w9, ge  // ge = tcont
  45cea4:	tbnz	w9, #0, 45cec4 <readlinkat@plt+0x59f94>
  45cea8:	ldursw	x8, [x29, #-88]
  45ceac:	ldursw	x9, [x29, #-88]
  45ceb0:	ldr	x10, [sp, #10464]
  45ceb4:	add	x9, x9, x10
  45ceb8:	cmp	x8, x9
  45cebc:	b.le	45cf30 <readlinkat@plt+0x5a000>
  45cec0:	b	45cedc <readlinkat@plt+0x59fac>
  45cec4:	ldursw	x8, [x29, #-88]
  45cec8:	ldr	x9, [sp, #10464]
  45cecc:	add	x8, x8, x9
  45ced0:	ldr	x9, [sp, #10464]
  45ced4:	cmp	x8, x9
  45ced8:	b.lt	45cf30 <readlinkat@plt+0x5a000>  // b.tstop
  45cedc:	ldursw	x8, [x29, #-88]
  45cee0:	ldr	x9, [sp, #10464]
  45cee4:	add	x8, x8, x9
  45cee8:	mov	x9, xzr
  45ceec:	mul	x8, x9, x8
  45cef0:	subs	x8, x8, #0x1
  45cef4:	cmp	x8, #0x0
  45cef8:	cset	w10, ge  // ge = tcont
  45cefc:	tbnz	w10, #0, 45cf18 <readlinkat@plt+0x59fe8>
  45cf00:	ldursw	x8, [x29, #-88]
  45cf04:	ldr	x9, [sp, #10464]
  45cf08:	add	x8, x8, x9
  45cf0c:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  45cf10:	cmp	x8, x9
  45cf14:	b.lt	45cf30 <readlinkat@plt+0x5a000>  // b.tstop
  45cf18:	ldursw	x8, [x29, #-88]
  45cf1c:	ldr	x9, [sp, #10464]
  45cf20:	add	x8, x8, x9
  45cf24:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  45cf28:	cmp	x9, x8
  45cf2c:	b.ge	45cf4c <readlinkat@plt+0x5a01c>  // b.tcont
  45cf30:	ldursw	x8, [x29, #-88]
  45cf34:	ldr	x9, [sp, #10464]
  45cf38:	add	x8, x8, x9
  45cf3c:	str	w8, [sp, #10024]
  45cf40:	ldr	w8, [sp, #9664]
  45cf44:	tbnz	w8, #0, 45f27c <readlinkat@plt+0x5c34c>
  45cf48:	b	45d248 <readlinkat@plt+0x5a318>
  45cf4c:	ldursw	x8, [x29, #-88]
  45cf50:	ldr	x9, [sp, #10464]
  45cf54:	add	x8, x8, x9
  45cf58:	str	w8, [sp, #10024]
  45cf5c:	ldr	w8, [sp, #9668]
  45cf60:	tbnz	w8, #0, 45f27c <readlinkat@plt+0x5c34c>
  45cf64:	b	45d248 <readlinkat@plt+0x5a318>
  45cf68:	ldr	x8, [sp, #10464]
  45cf6c:	mov	x9, xzr
  45cf70:	mul	x8, x9, x8
  45cf74:	ldursw	x10, [x29, #-88]
  45cf78:	add	x8, x8, x10
  45cf7c:	mul	x8, x9, x8
  45cf80:	subs	x8, x8, #0x1
  45cf84:	cmp	x8, #0x0
  45cf88:	cset	w11, ge  // ge = tcont
  45cf8c:	tbnz	w11, #0, 45cfcc <readlinkat@plt+0x5a09c>
  45cf90:	ldr	x8, [sp, #10464]
  45cf94:	mov	x9, xzr
  45cf98:	mul	x8, x9, x8
  45cf9c:	ldursw	x10, [x29, #-88]
  45cfa0:	add	x8, x8, x10
  45cfa4:	mul	x8, x9, x8
  45cfa8:	add	x8, x8, #0x1
  45cfac:	lsl	x8, x8, #62
  45cfb0:	subs	x8, x8, #0x1
  45cfb4:	mov	x9, #0x2                   	// #2
  45cfb8:	mul	x8, x8, x9
  45cfbc:	add	x8, x8, #0x1
  45cfc0:	mvn	x8, x8
  45cfc4:	str	x8, [sp, #2528]
  45cfc8:	b	45cfec <readlinkat@plt+0x5a0bc>
  45cfcc:	ldr	x8, [sp, #10464]
  45cfd0:	mov	x9, xzr
  45cfd4:	mul	x8, x9, x8
  45cfd8:	ldursw	x10, [x29, #-88]
  45cfdc:	add	x8, x8, x10
  45cfe0:	mul	x8, x9, x8
  45cfe4:	add	x8, x8, #0x0
  45cfe8:	str	x8, [sp, #2528]
  45cfec:	ldr	x8, [sp, #2528]
  45cff0:	cmp	x8, #0x0
  45cff4:	cset	w9, ge  // ge = tcont
  45cff8:	tbnz	w9, #0, 45d150 <readlinkat@plt+0x5a220>
  45cffc:	ldr	x8, [sp, #10464]
  45d000:	cmp	x8, #0x0
  45d004:	cset	w9, ge  // ge = tcont
  45d008:	tbnz	w9, #0, 45d0b4 <readlinkat@plt+0x5a184>
  45d00c:	ldursw	x8, [x29, #-88]
  45d010:	ldr	x9, [sp, #10464]
  45d014:	mov	x10, xzr
  45d018:	mul	x9, x10, x9
  45d01c:	ldursw	x11, [x29, #-88]
  45d020:	add	x9, x9, x11
  45d024:	mul	x9, x10, x9
  45d028:	subs	x9, x9, #0x1
  45d02c:	cmp	x9, #0x0
  45d030:	cset	w12, ge  // ge = tcont
  45d034:	str	x8, [sp, #2520]
  45d038:	tbnz	w12, #0, 45d078 <readlinkat@plt+0x5a148>
  45d03c:	ldr	x8, [sp, #10464]
  45d040:	mov	x9, xzr
  45d044:	mul	x8, x9, x8
  45d048:	ldursw	x10, [x29, #-88]
  45d04c:	add	x8, x8, x10
  45d050:	mul	x8, x9, x8
  45d054:	add	x8, x8, #0x1
  45d058:	lsl	x8, x8, #62
  45d05c:	subs	x8, x8, #0x1
  45d060:	mov	x9, #0x2                   	// #2
  45d064:	mul	x8, x8, x9
  45d068:	add	x8, x8, #0x1
  45d06c:	mvn	x8, x8
  45d070:	str	x8, [sp, #2512]
  45d074:	b	45d098 <readlinkat@plt+0x5a168>
  45d078:	ldr	x8, [sp, #10464]
  45d07c:	mov	x9, xzr
  45d080:	mul	x8, x9, x8
  45d084:	ldursw	x10, [x29, #-88]
  45d088:	add	x8, x8, x10
  45d08c:	mul	x8, x9, x8
  45d090:	add	x8, x8, #0x0
  45d094:	str	x8, [sp, #2512]
  45d098:	ldr	x8, [sp, #2512]
  45d09c:	ldr	x9, [sp, #10464]
  45d0a0:	subs	x8, x8, x9
  45d0a4:	ldr	x9, [sp, #2520]
  45d0a8:	cmp	x9, x8
  45d0ac:	b.lt	45d214 <readlinkat@plt+0x5a2e4>  // b.tstop
  45d0b0:	b	45d1c0 <readlinkat@plt+0x5a290>
  45d0b4:	ldr	x8, [sp, #10464]
  45d0b8:	mov	x9, xzr
  45d0bc:	mul	x8, x9, x8
  45d0c0:	ldursw	x10, [x29, #-88]
  45d0c4:	add	x8, x8, x10
  45d0c8:	mul	x8, x9, x8
  45d0cc:	subs	x8, x8, #0x1
  45d0d0:	cmp	x8, #0x0
  45d0d4:	cset	w11, ge  // ge = tcont
  45d0d8:	tbnz	w11, #0, 45d114 <readlinkat@plt+0x5a1e4>
  45d0dc:	ldr	x8, [sp, #10464]
  45d0e0:	mov	x9, xzr
  45d0e4:	mul	x8, x9, x8
  45d0e8:	ldursw	x10, [x29, #-88]
  45d0ec:	add	x8, x8, x10
  45d0f0:	mul	x8, x9, x8
  45d0f4:	add	x8, x8, #0x1
  45d0f8:	lsl	x8, x8, #62
  45d0fc:	subs	x8, x8, #0x1
  45d100:	mov	x9, #0x2                   	// #2
  45d104:	mul	x8, x8, x9
  45d108:	add	x8, x8, #0x1
  45d10c:	str	x8, [sp, #2504]
  45d110:	b	45d134 <readlinkat@plt+0x5a204>
  45d114:	ldr	x8, [sp, #10464]
  45d118:	mov	x9, xzr
  45d11c:	mul	x8, x9, x8
  45d120:	ldursw	x10, [x29, #-88]
  45d124:	add	x8, x8, x10
  45d128:	mul	x8, x9, x8
  45d12c:	subs	x8, x8, #0x1
  45d130:	str	x8, [sp, #2504]
  45d134:	ldr	x8, [sp, #2504]
  45d138:	ldr	x9, [sp, #10464]
  45d13c:	subs	x8, x8, x9
  45d140:	ldursw	x9, [x29, #-88]
  45d144:	cmp	x8, x9
  45d148:	b.lt	45d214 <readlinkat@plt+0x5a2e4>  // b.tstop
  45d14c:	b	45d1c0 <readlinkat@plt+0x5a290>
  45d150:	ldur	w8, [x29, #-88]
  45d154:	cmp	w8, #0x0
  45d158:	cset	w8, ge  // ge = tcont
  45d15c:	tbnz	w8, #0, 45d17c <readlinkat@plt+0x5a24c>
  45d160:	ldr	x8, [sp, #10464]
  45d164:	ldursw	x9, [x29, #-88]
  45d168:	ldr	x10, [sp, #10464]
  45d16c:	add	x9, x9, x10
  45d170:	cmp	x8, x9
  45d174:	b.le	45d214 <readlinkat@plt+0x5a2e4>
  45d178:	b	45d1c0 <readlinkat@plt+0x5a290>
  45d17c:	ldr	x8, [sp, #10464]
  45d180:	cmp	x8, #0x0
  45d184:	cset	w9, ge  // ge = tcont
  45d188:	tbnz	w9, #0, 45d1a8 <readlinkat@plt+0x5a278>
  45d18c:	ldursw	x8, [x29, #-88]
  45d190:	ldursw	x9, [x29, #-88]
  45d194:	ldr	x10, [sp, #10464]
  45d198:	add	x9, x9, x10
  45d19c:	cmp	x8, x9
  45d1a0:	b.le	45d214 <readlinkat@plt+0x5a2e4>
  45d1a4:	b	45d1c0 <readlinkat@plt+0x5a290>
  45d1a8:	ldursw	x8, [x29, #-88]
  45d1ac:	ldr	x9, [sp, #10464]
  45d1b0:	add	x8, x8, x9
  45d1b4:	ldr	x9, [sp, #10464]
  45d1b8:	cmp	x8, x9
  45d1bc:	b.lt	45d214 <readlinkat@plt+0x5a2e4>  // b.tstop
  45d1c0:	ldursw	x8, [x29, #-88]
  45d1c4:	ldr	x9, [sp, #10464]
  45d1c8:	add	x8, x8, x9
  45d1cc:	mov	x9, xzr
  45d1d0:	mul	x8, x9, x8
  45d1d4:	subs	x8, x8, #0x1
  45d1d8:	cmp	x8, #0x0
  45d1dc:	cset	w10, ge  // ge = tcont
  45d1e0:	tbnz	w10, #0, 45d1fc <readlinkat@plt+0x5a2cc>
  45d1e4:	ldursw	x8, [x29, #-88]
  45d1e8:	ldr	x9, [sp, #10464]
  45d1ec:	add	x8, x8, x9
  45d1f0:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  45d1f4:	cmp	x8, x9
  45d1f8:	b.lt	45d214 <readlinkat@plt+0x5a2e4>  // b.tstop
  45d1fc:	ldursw	x8, [x29, #-88]
  45d200:	ldr	x9, [sp, #10464]
  45d204:	add	x8, x8, x9
  45d208:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  45d20c:	cmp	x9, x8
  45d210:	b.ge	45d230 <readlinkat@plt+0x5a300>  // b.tcont
  45d214:	ldursw	x8, [x29, #-88]
  45d218:	ldr	x9, [sp, #10464]
  45d21c:	add	x8, x8, x9
  45d220:	str	w8, [sp, #10024]
  45d224:	ldr	w8, [sp, #9664]
  45d228:	tbnz	w8, #0, 45f27c <readlinkat@plt+0x5c34c>
  45d22c:	b	45d248 <readlinkat@plt+0x5a318>
  45d230:	ldursw	x8, [x29, #-88]
  45d234:	ldr	x9, [sp, #10464]
  45d238:	add	x8, x8, x9
  45d23c:	str	w8, [sp, #10024]
  45d240:	ldr	w8, [sp, #9668]
  45d244:	tbnz	w8, #0, 45f27c <readlinkat@plt+0x5c34c>
  45d248:	ldr	w8, [sp, #9668]
  45d24c:	tbnz	w8, #0, 45d254 <readlinkat@plt+0x5a324>
  45d250:	b	45d998 <readlinkat@plt+0x5aa68>
  45d254:	ldr	w8, [sp, #9668]
  45d258:	tbnz	w8, #0, 45d260 <readlinkat@plt+0x5a330>
  45d25c:	b	45d6a4 <readlinkat@plt+0x5a774>
  45d260:	ldr	x8, [sp, #10472]
  45d264:	lsl	w8, w8, #24
  45d268:	mov	x9, #0x18                  	// #24
  45d26c:	asr	w8, w8, w9
  45d270:	mov	w9, wzr
  45d274:	mul	w8, w9, w8
  45d278:	ldur	w10, [x29, #-92]
  45d27c:	lsl	w10, w10, #24
  45d280:	add	w8, w8, w10, asr #24
  45d284:	mul	w8, w9, w8
  45d288:	subs	w8, w8, #0x1
  45d28c:	cmp	w8, #0x0
  45d290:	cset	w8, ge  // ge = tcont
  45d294:	tbnz	w8, #0, 45d2e4 <readlinkat@plt+0x5a3b4>
  45d298:	ldr	x8, [sp, #10472]
  45d29c:	lsl	w8, w8, #24
  45d2a0:	mov	x9, #0x18                  	// #24
  45d2a4:	asr	w8, w8, w9
  45d2a8:	mov	w9, wzr
  45d2ac:	mul	w8, w9, w8
  45d2b0:	ldur	w10, [x29, #-92]
  45d2b4:	lsl	w10, w10, #24
  45d2b8:	add	w8, w8, w10, asr #24
  45d2bc:	mul	w8, w9, w8
  45d2c0:	add	w8, w8, #0x1
  45d2c4:	lsl	w8, w8, #30
  45d2c8:	subs	w8, w8, #0x1
  45d2cc:	mov	w9, #0x2                   	// #2
  45d2d0:	mul	w8, w8, w9
  45d2d4:	add	w8, w8, #0x1
  45d2d8:	mvn	w8, w8
  45d2dc:	str	w8, [sp, #2500]
  45d2e0:	b	45d314 <readlinkat@plt+0x5a3e4>
  45d2e4:	ldr	x8, [sp, #10472]
  45d2e8:	lsl	w8, w8, #24
  45d2ec:	mov	x9, #0x18                  	// #24
  45d2f0:	asr	w8, w8, w9
  45d2f4:	mov	w9, wzr
  45d2f8:	mul	w8, w9, w8
  45d2fc:	ldur	w10, [x29, #-92]
  45d300:	lsl	w10, w10, #24
  45d304:	add	w8, w8, w10, asr #24
  45d308:	mul	w8, w9, w8
  45d30c:	add	w8, w8, #0x0
  45d310:	str	w8, [sp, #2500]
  45d314:	ldr	w8, [sp, #2500]
  45d318:	cmp	w8, #0x0
  45d31c:	cset	w8, ge  // ge = tcont
  45d320:	tbnz	w8, #0, 45d4fc <readlinkat@plt+0x5a5cc>
  45d324:	ldr	x8, [sp, #10472]
  45d328:	lsl	w8, w8, #24
  45d32c:	asr	w8, w8, #24
  45d330:	cmp	w8, #0x0
  45d334:	cset	w8, ge  // ge = tcont
  45d338:	tbnz	w8, #0, 45d424 <readlinkat@plt+0x5a4f4>
  45d33c:	ldur	w8, [x29, #-92]
  45d340:	lsl	w8, w8, #24
  45d344:	mov	x9, #0x18                  	// #24
  45d348:	mov	x0, x9
  45d34c:	asr	w8, w8, w0
  45d350:	ldr	x10, [sp, #10472]
  45d354:	lsl	w10, w10, #24
  45d358:	asr	w9, w10, w9
  45d35c:	mov	w10, wzr
  45d360:	mul	w9, w10, w9
  45d364:	ldur	w11, [x29, #-92]
  45d368:	lsl	w11, w11, #24
  45d36c:	add	w9, w9, w11, asr #24
  45d370:	mul	w9, w10, w9
  45d374:	subs	w9, w9, #0x1
  45d378:	cmp	w9, #0x0
  45d37c:	cset	w9, ge  // ge = tcont
  45d380:	str	w8, [sp, #2496]
  45d384:	tbnz	w9, #0, 45d3d4 <readlinkat@plt+0x5a4a4>
  45d388:	ldr	x8, [sp, #10472]
  45d38c:	lsl	w8, w8, #24
  45d390:	mov	x9, #0x18                  	// #24
  45d394:	asr	w8, w8, w9
  45d398:	mov	w9, wzr
  45d39c:	mul	w8, w9, w8
  45d3a0:	ldur	w10, [x29, #-92]
  45d3a4:	lsl	w10, w10, #24
  45d3a8:	add	w8, w8, w10, asr #24
  45d3ac:	mul	w8, w9, w8
  45d3b0:	add	w8, w8, #0x1
  45d3b4:	lsl	w8, w8, #30
  45d3b8:	subs	w8, w8, #0x1
  45d3bc:	mov	w9, #0x2                   	// #2
  45d3c0:	mul	w8, w8, w9
  45d3c4:	add	w8, w8, #0x1
  45d3c8:	mvn	w8, w8
  45d3cc:	str	w8, [sp, #2492]
  45d3d0:	b	45d404 <readlinkat@plt+0x5a4d4>
  45d3d4:	ldr	x8, [sp, #10472]
  45d3d8:	lsl	w8, w8, #24
  45d3dc:	mov	x9, #0x18                  	// #24
  45d3e0:	asr	w8, w8, w9
  45d3e4:	mov	w9, wzr
  45d3e8:	mul	w8, w9, w8
  45d3ec:	ldur	w10, [x29, #-92]
  45d3f0:	lsl	w10, w10, #24
  45d3f4:	add	w8, w8, w10, asr #24
  45d3f8:	mul	w8, w9, w8
  45d3fc:	add	w8, w8, #0x0
  45d400:	str	w8, [sp, #2492]
  45d404:	ldr	w8, [sp, #2492]
  45d408:	ldr	x9, [sp, #10472]
  45d40c:	lsl	w9, w9, #24
  45d410:	subs	w8, w8, w9, asr #24
  45d414:	ldr	w9, [sp, #2496]
  45d418:	cmp	w9, w8
  45d41c:	b.lt	45d63c <readlinkat@plt+0x5a70c>  // b.tstop
  45d420:	b	45d5c4 <readlinkat@plt+0x5a694>
  45d424:	ldr	x8, [sp, #10472]
  45d428:	lsl	w8, w8, #24
  45d42c:	mov	x9, #0x18                  	// #24
  45d430:	asr	w8, w8, w9
  45d434:	mov	w9, wzr
  45d438:	mul	w8, w9, w8
  45d43c:	ldur	w10, [x29, #-92]
  45d440:	lsl	w10, w10, #24
  45d444:	add	w8, w8, w10, asr #24
  45d448:	mul	w8, w9, w8
  45d44c:	subs	w8, w8, #0x1
  45d450:	cmp	w8, #0x0
  45d454:	cset	w8, ge  // ge = tcont
  45d458:	tbnz	w8, #0, 45d4a4 <readlinkat@plt+0x5a574>
  45d45c:	ldr	x8, [sp, #10472]
  45d460:	lsl	w8, w8, #24
  45d464:	mov	x9, #0x18                  	// #24
  45d468:	asr	w8, w8, w9
  45d46c:	mov	w9, wzr
  45d470:	mul	w8, w9, w8
  45d474:	ldur	w10, [x29, #-92]
  45d478:	lsl	w10, w10, #24
  45d47c:	add	w8, w8, w10, asr #24
  45d480:	mul	w8, w9, w8
  45d484:	add	w8, w8, #0x1
  45d488:	lsl	w8, w8, #30
  45d48c:	subs	w8, w8, #0x1
  45d490:	mov	w9, #0x2                   	// #2
  45d494:	mul	w8, w8, w9
  45d498:	add	w8, w8, #0x1
  45d49c:	str	w8, [sp, #2488]
  45d4a0:	b	45d4d4 <readlinkat@plt+0x5a5a4>
  45d4a4:	ldr	x8, [sp, #10472]
  45d4a8:	lsl	w8, w8, #24
  45d4ac:	mov	x9, #0x18                  	// #24
  45d4b0:	asr	w8, w8, w9
  45d4b4:	mov	w9, wzr
  45d4b8:	mul	w8, w9, w8
  45d4bc:	ldur	w10, [x29, #-92]
  45d4c0:	lsl	w10, w10, #24
  45d4c4:	add	w8, w8, w10, asr #24
  45d4c8:	mul	w8, w9, w8
  45d4cc:	subs	w8, w8, #0x1
  45d4d0:	str	w8, [sp, #2488]
  45d4d4:	ldr	w8, [sp, #2488]
  45d4d8:	ldr	x9, [sp, #10472]
  45d4dc:	lsl	w9, w9, #24
  45d4e0:	subs	w8, w8, w9, asr #24
  45d4e4:	ldur	w9, [x29, #-92]
  45d4e8:	lsl	w9, w9, #24
  45d4ec:	asr	w9, w9, #24
  45d4f0:	cmp	w8, w9
  45d4f4:	b.lt	45d63c <readlinkat@plt+0x5a70c>  // b.tstop
  45d4f8:	b	45d5c4 <readlinkat@plt+0x5a694>
  45d4fc:	ldur	w8, [x29, #-92]
  45d500:	lsl	w8, w8, #24
  45d504:	asr	w8, w8, #24
  45d508:	cmp	w8, #0x0
  45d50c:	cset	w8, ge  // ge = tcont
  45d510:	tbnz	w8, #0, 45d548 <readlinkat@plt+0x5a618>
  45d514:	ldr	x8, [sp, #10472]
  45d518:	lsl	w8, w8, #24
  45d51c:	mov	x9, #0x18                  	// #24
  45d520:	asr	w8, w8, w9
  45d524:	ldur	w9, [x29, #-92]
  45d528:	lsl	w9, w9, #24
  45d52c:	ldr	x10, [sp, #10472]
  45d530:	lsl	w10, w10, #24
  45d534:	asr	w10, w10, #24
  45d538:	add	w9, w10, w9, asr #24
  45d53c:	cmp	w8, w9
  45d540:	b.le	45d63c <readlinkat@plt+0x5a70c>
  45d544:	b	45d5c4 <readlinkat@plt+0x5a694>
  45d548:	ldr	x8, [sp, #10472]
  45d54c:	lsl	w8, w8, #24
  45d550:	asr	w8, w8, #24
  45d554:	cmp	w8, #0x0
  45d558:	cset	w8, ge  // ge = tcont
  45d55c:	tbnz	w8, #0, 45d594 <readlinkat@plt+0x5a664>
  45d560:	ldur	w8, [x29, #-92]
  45d564:	lsl	w8, w8, #24
  45d568:	mov	x9, #0x18                  	// #24
  45d56c:	asr	w8, w8, w9
  45d570:	ldur	w9, [x29, #-92]
  45d574:	lsl	w9, w9, #24
  45d578:	ldr	x10, [sp, #10472]
  45d57c:	lsl	w10, w10, #24
  45d580:	asr	w10, w10, #24
  45d584:	add	w9, w10, w9, asr #24
  45d588:	cmp	w8, w9
  45d58c:	b.le	45d63c <readlinkat@plt+0x5a70c>
  45d590:	b	45d5c4 <readlinkat@plt+0x5a694>
  45d594:	ldur	w8, [x29, #-92]
  45d598:	lsl	w8, w8, #24
  45d59c:	mov	x9, #0x18                  	// #24
  45d5a0:	ldr	x10, [sp, #10472]
  45d5a4:	lsl	w10, w10, #24
  45d5a8:	asr	w9, w10, w9
  45d5ac:	add	w8, w9, w8, asr #24
  45d5b0:	ldr	x11, [sp, #10472]
  45d5b4:	lsl	w9, w11, #24
  45d5b8:	asr	w9, w9, #24
  45d5bc:	cmp	w8, w9
  45d5c0:	b.lt	45d63c <readlinkat@plt+0x5a70c>  // b.tstop
  45d5c4:	ldur	w8, [x29, #-92]
  45d5c8:	lsl	w8, w8, #24
  45d5cc:	ldr	x9, [sp, #10472]
  45d5d0:	lsl	w9, w9, #24
  45d5d4:	asr	w9, w9, #24
  45d5d8:	add	w8, w9, w8, asr #24
  45d5dc:	mov	w9, wzr
  45d5e0:	mul	w8, w9, w8
  45d5e4:	subs	w8, w8, #0x1
  45d5e8:	cmp	w8, #0x0
  45d5ec:	cset	w8, ge  // ge = tcont
  45d5f0:	tbnz	w8, #0, 45d618 <readlinkat@plt+0x5a6e8>
  45d5f4:	ldur	w8, [x29, #-92]
  45d5f8:	lsl	w8, w8, #24
  45d5fc:	ldr	x9, [sp, #10472]
  45d600:	lsl	w9, w9, #24
  45d604:	asr	w9, w9, #24
  45d608:	add	w8, w9, w8, asr #24
  45d60c:	mov	w9, #0xffffff80            	// #-128
  45d610:	cmp	w8, w9
  45d614:	b.lt	45d63c <readlinkat@plt+0x5a70c>  // b.tstop
  45d618:	ldur	w8, [x29, #-92]
  45d61c:	lsl	w8, w8, #24
  45d620:	ldr	x9, [sp, #10472]
  45d624:	lsl	w9, w9, #24
  45d628:	asr	w9, w9, #24
  45d62c:	add	w8, w9, w8, asr #24
  45d630:	mov	w9, #0x7f                  	// #127
  45d634:	cmp	w9, w8
  45d638:	b.ge	45d670 <readlinkat@plt+0x5a740>  // b.tcont
  45d63c:	ldur	w8, [x29, #-92]
  45d640:	lsl	w8, w8, #24
  45d644:	mov	x9, #0x18                  	// #24
  45d648:	ldr	x10, [sp, #10472]
  45d64c:	lsl	w10, w10, #24
  45d650:	asr	w9, w10, w9
  45d654:	add	w8, w9, w8, asr #24
  45d658:	lsl	w8, w8, #24
  45d65c:	asr	w8, w8, #24
  45d660:	str	w8, [sp, #10020]
  45d664:	ldr	w8, [sp, #9664]
  45d668:	tbnz	w8, #0, 45f27c <readlinkat@plt+0x5c34c>
  45d66c:	b	45f2ac <readlinkat@plt+0x5c37c>
  45d670:	ldur	w8, [x29, #-92]
  45d674:	lsl	w8, w8, #24
  45d678:	mov	x9, #0x18                  	// #24
  45d67c:	ldr	x10, [sp, #10472]
  45d680:	lsl	w10, w10, #24
  45d684:	asr	w9, w10, w9
  45d688:	add	w8, w9, w8, asr #24
  45d68c:	lsl	w8, w8, #24
  45d690:	asr	w8, w8, #24
  45d694:	str	w8, [sp, #10020]
  45d698:	ldr	w8, [sp, #9668]
  45d69c:	tbnz	w8, #0, 45f27c <readlinkat@plt+0x5c34c>
  45d6a0:	b	45f2ac <readlinkat@plt+0x5c37c>
  45d6a4:	ldr	x8, [sp, #10472]
  45d6a8:	mov	x9, xzr
  45d6ac:	mul	x8, x9, x8
  45d6b0:	ldursw	x10, [x29, #-92]
  45d6b4:	add	x8, x8, x10
  45d6b8:	mul	x8, x9, x8
  45d6bc:	subs	x8, x8, #0x1
  45d6c0:	cmp	x8, #0x0
  45d6c4:	cset	w11, ge  // ge = tcont
  45d6c8:	tbnz	w11, #0, 45d708 <readlinkat@plt+0x5a7d8>
  45d6cc:	ldr	x8, [sp, #10472]
  45d6d0:	mov	x9, xzr
  45d6d4:	mul	x8, x9, x8
  45d6d8:	ldursw	x10, [x29, #-92]
  45d6dc:	add	x8, x8, x10
  45d6e0:	mul	x8, x9, x8
  45d6e4:	add	x8, x8, #0x1
  45d6e8:	lsl	x8, x8, #62
  45d6ec:	subs	x8, x8, #0x1
  45d6f0:	mov	x9, #0x2                   	// #2
  45d6f4:	mul	x8, x8, x9
  45d6f8:	add	x8, x8, #0x1
  45d6fc:	mvn	x8, x8
  45d700:	str	x8, [sp, #2480]
  45d704:	b	45d728 <readlinkat@plt+0x5a7f8>
  45d708:	ldr	x8, [sp, #10472]
  45d70c:	mov	x9, xzr
  45d710:	mul	x8, x9, x8
  45d714:	ldursw	x10, [x29, #-92]
  45d718:	add	x8, x8, x10
  45d71c:	mul	x8, x9, x8
  45d720:	add	x8, x8, #0x0
  45d724:	str	x8, [sp, #2480]
  45d728:	ldr	x8, [sp, #2480]
  45d72c:	cmp	x8, #0x0
  45d730:	cset	w9, ge  // ge = tcont
  45d734:	tbnz	w9, #0, 45d88c <readlinkat@plt+0x5a95c>
  45d738:	ldr	x8, [sp, #10472]
  45d73c:	cmp	x8, #0x0
  45d740:	cset	w9, ge  // ge = tcont
  45d744:	tbnz	w9, #0, 45d7f0 <readlinkat@plt+0x5a8c0>
  45d748:	ldursw	x8, [x29, #-92]
  45d74c:	ldr	x9, [sp, #10472]
  45d750:	mov	x10, xzr
  45d754:	mul	x9, x10, x9
  45d758:	ldursw	x11, [x29, #-92]
  45d75c:	add	x9, x9, x11
  45d760:	mul	x9, x10, x9
  45d764:	subs	x9, x9, #0x1
  45d768:	cmp	x9, #0x0
  45d76c:	cset	w12, ge  // ge = tcont
  45d770:	str	x8, [sp, #2472]
  45d774:	tbnz	w12, #0, 45d7b4 <readlinkat@plt+0x5a884>
  45d778:	ldr	x8, [sp, #10472]
  45d77c:	mov	x9, xzr
  45d780:	mul	x8, x9, x8
  45d784:	ldursw	x10, [x29, #-92]
  45d788:	add	x8, x8, x10
  45d78c:	mul	x8, x9, x8
  45d790:	add	x8, x8, #0x1
  45d794:	lsl	x8, x8, #62
  45d798:	subs	x8, x8, #0x1
  45d79c:	mov	x9, #0x2                   	// #2
  45d7a0:	mul	x8, x8, x9
  45d7a4:	add	x8, x8, #0x1
  45d7a8:	mvn	x8, x8
  45d7ac:	str	x8, [sp, #2464]
  45d7b0:	b	45d7d4 <readlinkat@plt+0x5a8a4>
  45d7b4:	ldr	x8, [sp, #10472]
  45d7b8:	mov	x9, xzr
  45d7bc:	mul	x8, x9, x8
  45d7c0:	ldursw	x10, [x29, #-92]
  45d7c4:	add	x8, x8, x10
  45d7c8:	mul	x8, x9, x8
  45d7cc:	add	x8, x8, #0x0
  45d7d0:	str	x8, [sp, #2464]
  45d7d4:	ldr	x8, [sp, #2464]
  45d7d8:	ldr	x9, [sp, #10472]
  45d7dc:	subs	x8, x8, x9
  45d7e0:	ldr	x9, [sp, #2472]
  45d7e4:	cmp	x9, x8
  45d7e8:	b.lt	45d950 <readlinkat@plt+0x5aa20>  // b.tstop
  45d7ec:	b	45d8fc <readlinkat@plt+0x5a9cc>
  45d7f0:	ldr	x8, [sp, #10472]
  45d7f4:	mov	x9, xzr
  45d7f8:	mul	x8, x9, x8
  45d7fc:	ldursw	x10, [x29, #-92]
  45d800:	add	x8, x8, x10
  45d804:	mul	x8, x9, x8
  45d808:	subs	x8, x8, #0x1
  45d80c:	cmp	x8, #0x0
  45d810:	cset	w11, ge  // ge = tcont
  45d814:	tbnz	w11, #0, 45d850 <readlinkat@plt+0x5a920>
  45d818:	ldr	x8, [sp, #10472]
  45d81c:	mov	x9, xzr
  45d820:	mul	x8, x9, x8
  45d824:	ldursw	x10, [x29, #-92]
  45d828:	add	x8, x8, x10
  45d82c:	mul	x8, x9, x8
  45d830:	add	x8, x8, #0x1
  45d834:	lsl	x8, x8, #62
  45d838:	subs	x8, x8, #0x1
  45d83c:	mov	x9, #0x2                   	// #2
  45d840:	mul	x8, x8, x9
  45d844:	add	x8, x8, #0x1
  45d848:	str	x8, [sp, #2456]
  45d84c:	b	45d870 <readlinkat@plt+0x5a940>
  45d850:	ldr	x8, [sp, #10472]
  45d854:	mov	x9, xzr
  45d858:	mul	x8, x9, x8
  45d85c:	ldursw	x10, [x29, #-92]
  45d860:	add	x8, x8, x10
  45d864:	mul	x8, x9, x8
  45d868:	subs	x8, x8, #0x1
  45d86c:	str	x8, [sp, #2456]
  45d870:	ldr	x8, [sp, #2456]
  45d874:	ldr	x9, [sp, #10472]
  45d878:	subs	x8, x8, x9
  45d87c:	ldursw	x9, [x29, #-92]
  45d880:	cmp	x8, x9
  45d884:	b.lt	45d950 <readlinkat@plt+0x5aa20>  // b.tstop
  45d888:	b	45d8fc <readlinkat@plt+0x5a9cc>
  45d88c:	ldur	w8, [x29, #-92]
  45d890:	cmp	w8, #0x0
  45d894:	cset	w8, ge  // ge = tcont
  45d898:	tbnz	w8, #0, 45d8b8 <readlinkat@plt+0x5a988>
  45d89c:	ldr	x8, [sp, #10472]
  45d8a0:	ldursw	x9, [x29, #-92]
  45d8a4:	ldr	x10, [sp, #10472]
  45d8a8:	add	x9, x9, x10
  45d8ac:	cmp	x8, x9
  45d8b0:	b.le	45d950 <readlinkat@plt+0x5aa20>
  45d8b4:	b	45d8fc <readlinkat@plt+0x5a9cc>
  45d8b8:	ldr	x8, [sp, #10472]
  45d8bc:	cmp	x8, #0x0
  45d8c0:	cset	w9, ge  // ge = tcont
  45d8c4:	tbnz	w9, #0, 45d8e4 <readlinkat@plt+0x5a9b4>
  45d8c8:	ldursw	x8, [x29, #-92]
  45d8cc:	ldursw	x9, [x29, #-92]
  45d8d0:	ldr	x10, [sp, #10472]
  45d8d4:	add	x9, x9, x10
  45d8d8:	cmp	x8, x9
  45d8dc:	b.le	45d950 <readlinkat@plt+0x5aa20>
  45d8e0:	b	45d8fc <readlinkat@plt+0x5a9cc>
  45d8e4:	ldursw	x8, [x29, #-92]
  45d8e8:	ldr	x9, [sp, #10472]
  45d8ec:	add	x8, x8, x9
  45d8f0:	ldr	x9, [sp, #10472]
  45d8f4:	cmp	x8, x9
  45d8f8:	b.lt	45d950 <readlinkat@plt+0x5aa20>  // b.tstop
  45d8fc:	ldursw	x8, [x29, #-92]
  45d900:	ldr	x9, [sp, #10472]
  45d904:	add	x8, x8, x9
  45d908:	mov	x9, xzr
  45d90c:	mul	x8, x9, x8
  45d910:	subs	x8, x8, #0x1
  45d914:	cmp	x8, #0x0
  45d918:	cset	w10, ge  // ge = tcont
  45d91c:	tbnz	w10, #0, 45d938 <readlinkat@plt+0x5aa08>
  45d920:	ldursw	x8, [x29, #-92]
  45d924:	ldr	x9, [sp, #10472]
  45d928:	add	x8, x8, x9
  45d92c:	mov	x9, #0xffffffffffffff80    	// #-128
  45d930:	cmp	x8, x9
  45d934:	b.lt	45d950 <readlinkat@plt+0x5aa20>  // b.tstop
  45d938:	ldursw	x8, [x29, #-92]
  45d93c:	ldr	x9, [sp, #10472]
  45d940:	add	x8, x8, x9
  45d944:	mov	x9, #0x7f                  	// #127
  45d948:	cmp	x9, x8
  45d94c:	b.ge	45d974 <readlinkat@plt+0x5aa44>  // b.tcont
  45d950:	ldur	w8, [x29, #-92]
  45d954:	ldr	x9, [sp, #10472]
  45d958:	add	w8, w8, w9
  45d95c:	lsl	w8, w8, #24
  45d960:	asr	w8, w8, #24
  45d964:	str	w8, [sp, #10020]
  45d968:	ldr	w8, [sp, #9664]
  45d96c:	tbnz	w8, #0, 45f27c <readlinkat@plt+0x5c34c>
  45d970:	b	45f2ac <readlinkat@plt+0x5c37c>
  45d974:	ldur	w8, [x29, #-92]
  45d978:	ldr	x9, [sp, #10472]
  45d97c:	add	w8, w8, w9
  45d980:	lsl	w8, w8, #24
  45d984:	asr	w8, w8, #24
  45d988:	str	w8, [sp, #10020]
  45d98c:	ldr	w8, [sp, #9668]
  45d990:	tbnz	w8, #0, 45f27c <readlinkat@plt+0x5c34c>
  45d994:	b	45f2ac <readlinkat@plt+0x5c37c>
  45d998:	ldr	w8, [sp, #9668]
  45d99c:	tbnz	w8, #0, 45d9a4 <readlinkat@plt+0x5aa74>
  45d9a0:	b	45e0e8 <readlinkat@plt+0x5b1b8>
  45d9a4:	ldr	w8, [sp, #9668]
  45d9a8:	tbnz	w8, #0, 45d9b0 <readlinkat@plt+0x5aa80>
  45d9ac:	b	45ddf4 <readlinkat@plt+0x5aec4>
  45d9b0:	ldr	x8, [sp, #10472]
  45d9b4:	lsl	w8, w8, #16
  45d9b8:	mov	x9, #0x10                  	// #16
  45d9bc:	asr	w8, w8, w9
  45d9c0:	mov	w9, wzr
  45d9c4:	mul	w8, w9, w8
  45d9c8:	ldur	w10, [x29, #-92]
  45d9cc:	lsl	w10, w10, #16
  45d9d0:	add	w8, w8, w10, asr #16
  45d9d4:	mul	w8, w9, w8
  45d9d8:	subs	w8, w8, #0x1
  45d9dc:	cmp	w8, #0x0
  45d9e0:	cset	w8, ge  // ge = tcont
  45d9e4:	tbnz	w8, #0, 45da34 <readlinkat@plt+0x5ab04>
  45d9e8:	ldr	x8, [sp, #10472]
  45d9ec:	lsl	w8, w8, #16
  45d9f0:	mov	x9, #0x10                  	// #16
  45d9f4:	asr	w8, w8, w9
  45d9f8:	mov	w9, wzr
  45d9fc:	mul	w8, w9, w8
  45da00:	ldur	w10, [x29, #-92]
  45da04:	lsl	w10, w10, #16
  45da08:	add	w8, w8, w10, asr #16
  45da0c:	mul	w8, w9, w8
  45da10:	add	w8, w8, #0x1
  45da14:	lsl	w8, w8, #30
  45da18:	subs	w8, w8, #0x1
  45da1c:	mov	w9, #0x2                   	// #2
  45da20:	mul	w8, w8, w9
  45da24:	add	w8, w8, #0x1
  45da28:	mvn	w8, w8
  45da2c:	str	w8, [sp, #2452]
  45da30:	b	45da64 <readlinkat@plt+0x5ab34>
  45da34:	ldr	x8, [sp, #10472]
  45da38:	lsl	w8, w8, #16
  45da3c:	mov	x9, #0x10                  	// #16
  45da40:	asr	w8, w8, w9
  45da44:	mov	w9, wzr
  45da48:	mul	w8, w9, w8
  45da4c:	ldur	w10, [x29, #-92]
  45da50:	lsl	w10, w10, #16
  45da54:	add	w8, w8, w10, asr #16
  45da58:	mul	w8, w9, w8
  45da5c:	add	w8, w8, #0x0
  45da60:	str	w8, [sp, #2452]
  45da64:	ldr	w8, [sp, #2452]
  45da68:	cmp	w8, #0x0
  45da6c:	cset	w8, ge  // ge = tcont
  45da70:	tbnz	w8, #0, 45dc4c <readlinkat@plt+0x5ad1c>
  45da74:	ldr	x8, [sp, #10472]
  45da78:	lsl	w8, w8, #16
  45da7c:	asr	w8, w8, #16
  45da80:	cmp	w8, #0x0
  45da84:	cset	w8, ge  // ge = tcont
  45da88:	tbnz	w8, #0, 45db74 <readlinkat@plt+0x5ac44>
  45da8c:	ldur	w8, [x29, #-92]
  45da90:	lsl	w8, w8, #16
  45da94:	mov	x9, #0x10                  	// #16
  45da98:	mov	x0, x9
  45da9c:	asr	w8, w8, w0
  45daa0:	ldr	x10, [sp, #10472]
  45daa4:	lsl	w10, w10, #16
  45daa8:	asr	w9, w10, w9
  45daac:	mov	w10, wzr
  45dab0:	mul	w9, w10, w9
  45dab4:	ldur	w11, [x29, #-92]
  45dab8:	lsl	w11, w11, #16
  45dabc:	add	w9, w9, w11, asr #16
  45dac0:	mul	w9, w10, w9
  45dac4:	subs	w9, w9, #0x1
  45dac8:	cmp	w9, #0x0
  45dacc:	cset	w9, ge  // ge = tcont
  45dad0:	str	w8, [sp, #2448]
  45dad4:	tbnz	w9, #0, 45db24 <readlinkat@plt+0x5abf4>
  45dad8:	ldr	x8, [sp, #10472]
  45dadc:	lsl	w8, w8, #16
  45dae0:	mov	x9, #0x10                  	// #16
  45dae4:	asr	w8, w8, w9
  45dae8:	mov	w9, wzr
  45daec:	mul	w8, w9, w8
  45daf0:	ldur	w10, [x29, #-92]
  45daf4:	lsl	w10, w10, #16
  45daf8:	add	w8, w8, w10, asr #16
  45dafc:	mul	w8, w9, w8
  45db00:	add	w8, w8, #0x1
  45db04:	lsl	w8, w8, #30
  45db08:	subs	w8, w8, #0x1
  45db0c:	mov	w9, #0x2                   	// #2
  45db10:	mul	w8, w8, w9
  45db14:	add	w8, w8, #0x1
  45db18:	mvn	w8, w8
  45db1c:	str	w8, [sp, #2444]
  45db20:	b	45db54 <readlinkat@plt+0x5ac24>
  45db24:	ldr	x8, [sp, #10472]
  45db28:	lsl	w8, w8, #16
  45db2c:	mov	x9, #0x10                  	// #16
  45db30:	asr	w8, w8, w9
  45db34:	mov	w9, wzr
  45db38:	mul	w8, w9, w8
  45db3c:	ldur	w10, [x29, #-92]
  45db40:	lsl	w10, w10, #16
  45db44:	add	w8, w8, w10, asr #16
  45db48:	mul	w8, w9, w8
  45db4c:	add	w8, w8, #0x0
  45db50:	str	w8, [sp, #2444]
  45db54:	ldr	w8, [sp, #2444]
  45db58:	ldr	x9, [sp, #10472]
  45db5c:	lsl	w9, w9, #16
  45db60:	subs	w8, w8, w9, asr #16
  45db64:	ldr	w9, [sp, #2448]
  45db68:	cmp	w9, w8
  45db6c:	b.lt	45dd8c <readlinkat@plt+0x5ae5c>  // b.tstop
  45db70:	b	45dd14 <readlinkat@plt+0x5ade4>
  45db74:	ldr	x8, [sp, #10472]
  45db78:	lsl	w8, w8, #16
  45db7c:	mov	x9, #0x10                  	// #16
  45db80:	asr	w8, w8, w9
  45db84:	mov	w9, wzr
  45db88:	mul	w8, w9, w8
  45db8c:	ldur	w10, [x29, #-92]
  45db90:	lsl	w10, w10, #16
  45db94:	add	w8, w8, w10, asr #16
  45db98:	mul	w8, w9, w8
  45db9c:	subs	w8, w8, #0x1
  45dba0:	cmp	w8, #0x0
  45dba4:	cset	w8, ge  // ge = tcont
  45dba8:	tbnz	w8, #0, 45dbf4 <readlinkat@plt+0x5acc4>
  45dbac:	ldr	x8, [sp, #10472]
  45dbb0:	lsl	w8, w8, #16
  45dbb4:	mov	x9, #0x10                  	// #16
  45dbb8:	asr	w8, w8, w9
  45dbbc:	mov	w9, wzr
  45dbc0:	mul	w8, w9, w8
  45dbc4:	ldur	w10, [x29, #-92]
  45dbc8:	lsl	w10, w10, #16
  45dbcc:	add	w8, w8, w10, asr #16
  45dbd0:	mul	w8, w9, w8
  45dbd4:	add	w8, w8, #0x1
  45dbd8:	lsl	w8, w8, #30
  45dbdc:	subs	w8, w8, #0x1
  45dbe0:	mov	w9, #0x2                   	// #2
  45dbe4:	mul	w8, w8, w9
  45dbe8:	add	w8, w8, #0x1
  45dbec:	str	w8, [sp, #2440]
  45dbf0:	b	45dc24 <readlinkat@plt+0x5acf4>
  45dbf4:	ldr	x8, [sp, #10472]
  45dbf8:	lsl	w8, w8, #16
  45dbfc:	mov	x9, #0x10                  	// #16
  45dc00:	asr	w8, w8, w9
  45dc04:	mov	w9, wzr
  45dc08:	mul	w8, w9, w8
  45dc0c:	ldur	w10, [x29, #-92]
  45dc10:	lsl	w10, w10, #16
  45dc14:	add	w8, w8, w10, asr #16
  45dc18:	mul	w8, w9, w8
  45dc1c:	subs	w8, w8, #0x1
  45dc20:	str	w8, [sp, #2440]
  45dc24:	ldr	w8, [sp, #2440]
  45dc28:	ldr	x9, [sp, #10472]
  45dc2c:	lsl	w9, w9, #16
  45dc30:	subs	w8, w8, w9, asr #16
  45dc34:	ldur	w9, [x29, #-92]
  45dc38:	lsl	w9, w9, #16
  45dc3c:	asr	w9, w9, #16
  45dc40:	cmp	w8, w9
  45dc44:	b.lt	45dd8c <readlinkat@plt+0x5ae5c>  // b.tstop
  45dc48:	b	45dd14 <readlinkat@plt+0x5ade4>
  45dc4c:	ldur	w8, [x29, #-92]
  45dc50:	lsl	w8, w8, #16
  45dc54:	asr	w8, w8, #16
  45dc58:	cmp	w8, #0x0
  45dc5c:	cset	w8, ge  // ge = tcont
  45dc60:	tbnz	w8, #0, 45dc98 <readlinkat@plt+0x5ad68>
  45dc64:	ldr	x8, [sp, #10472]
  45dc68:	lsl	w8, w8, #16
  45dc6c:	mov	x9, #0x10                  	// #16
  45dc70:	asr	w8, w8, w9
  45dc74:	ldur	w9, [x29, #-92]
  45dc78:	lsl	w9, w9, #16
  45dc7c:	ldr	x10, [sp, #10472]
  45dc80:	lsl	w10, w10, #16
  45dc84:	asr	w10, w10, #16
  45dc88:	add	w9, w10, w9, asr #16
  45dc8c:	cmp	w8, w9
  45dc90:	b.le	45dd8c <readlinkat@plt+0x5ae5c>
  45dc94:	b	45dd14 <readlinkat@plt+0x5ade4>
  45dc98:	ldr	x8, [sp, #10472]
  45dc9c:	lsl	w8, w8, #16
  45dca0:	asr	w8, w8, #16
  45dca4:	cmp	w8, #0x0
  45dca8:	cset	w8, ge  // ge = tcont
  45dcac:	tbnz	w8, #0, 45dce4 <readlinkat@plt+0x5adb4>
  45dcb0:	ldur	w8, [x29, #-92]
  45dcb4:	lsl	w8, w8, #16
  45dcb8:	mov	x9, #0x10                  	// #16
  45dcbc:	asr	w8, w8, w9
  45dcc0:	ldur	w9, [x29, #-92]
  45dcc4:	lsl	w9, w9, #16
  45dcc8:	ldr	x10, [sp, #10472]
  45dccc:	lsl	w10, w10, #16
  45dcd0:	asr	w10, w10, #16
  45dcd4:	add	w9, w10, w9, asr #16
  45dcd8:	cmp	w8, w9
  45dcdc:	b.le	45dd8c <readlinkat@plt+0x5ae5c>
  45dce0:	b	45dd14 <readlinkat@plt+0x5ade4>
  45dce4:	ldur	w8, [x29, #-92]
  45dce8:	lsl	w8, w8, #16
  45dcec:	mov	x9, #0x10                  	// #16
  45dcf0:	ldr	x10, [sp, #10472]
  45dcf4:	lsl	w10, w10, #16
  45dcf8:	asr	w9, w10, w9
  45dcfc:	add	w8, w9, w8, asr #16
  45dd00:	ldr	x11, [sp, #10472]
  45dd04:	lsl	w9, w11, #16
  45dd08:	asr	w9, w9, #16
  45dd0c:	cmp	w8, w9
  45dd10:	b.lt	45dd8c <readlinkat@plt+0x5ae5c>  // b.tstop
  45dd14:	ldur	w8, [x29, #-92]
  45dd18:	lsl	w8, w8, #16
  45dd1c:	ldr	x9, [sp, #10472]
  45dd20:	lsl	w9, w9, #16
  45dd24:	asr	w9, w9, #16
  45dd28:	add	w8, w9, w8, asr #16
  45dd2c:	mov	w9, wzr
  45dd30:	mul	w8, w9, w8
  45dd34:	subs	w8, w8, #0x1
  45dd38:	cmp	w8, #0x0
  45dd3c:	cset	w8, ge  // ge = tcont
  45dd40:	tbnz	w8, #0, 45dd68 <readlinkat@plt+0x5ae38>
  45dd44:	ldur	w8, [x29, #-92]
  45dd48:	lsl	w8, w8, #16
  45dd4c:	ldr	x9, [sp, #10472]
  45dd50:	lsl	w9, w9, #16
  45dd54:	asr	w9, w9, #16
  45dd58:	add	w8, w9, w8, asr #16
  45dd5c:	mov	w9, #0xffff8000            	// #-32768
  45dd60:	cmp	w8, w9
  45dd64:	b.lt	45dd8c <readlinkat@plt+0x5ae5c>  // b.tstop
  45dd68:	ldur	w8, [x29, #-92]
  45dd6c:	lsl	w8, w8, #16
  45dd70:	ldr	x9, [sp, #10472]
  45dd74:	lsl	w9, w9, #16
  45dd78:	asr	w9, w9, #16
  45dd7c:	add	w8, w9, w8, asr #16
  45dd80:	mov	w9, #0x7fff                	// #32767
  45dd84:	cmp	w9, w8
  45dd88:	b.ge	45ddc0 <readlinkat@plt+0x5ae90>  // b.tcont
  45dd8c:	ldur	w8, [x29, #-92]
  45dd90:	lsl	w8, w8, #16
  45dd94:	mov	x9, #0x10                  	// #16
  45dd98:	ldr	x10, [sp, #10472]
  45dd9c:	lsl	w10, w10, #16
  45dda0:	asr	w9, w10, w9
  45dda4:	add	w8, w9, w8, asr #16
  45dda8:	lsl	w8, w8, #16
  45ddac:	asr	w8, w8, #16
  45ddb0:	str	w8, [sp, #10020]
  45ddb4:	ldr	w8, [sp, #9664]
  45ddb8:	tbnz	w8, #0, 45f27c <readlinkat@plt+0x5c34c>
  45ddbc:	b	45f2ac <readlinkat@plt+0x5c37c>
  45ddc0:	ldur	w8, [x29, #-92]
  45ddc4:	lsl	w8, w8, #16
  45ddc8:	mov	x9, #0x10                  	// #16
  45ddcc:	ldr	x10, [sp, #10472]
  45ddd0:	lsl	w10, w10, #16
  45ddd4:	asr	w9, w10, w9
  45ddd8:	add	w8, w9, w8, asr #16
  45dddc:	lsl	w8, w8, #16
  45dde0:	asr	w8, w8, #16
  45dde4:	str	w8, [sp, #10020]
  45dde8:	ldr	w8, [sp, #9668]
  45ddec:	tbnz	w8, #0, 45f27c <readlinkat@plt+0x5c34c>
  45ddf0:	b	45f2ac <readlinkat@plt+0x5c37c>
  45ddf4:	ldr	x8, [sp, #10472]
  45ddf8:	mov	x9, xzr
  45ddfc:	mul	x8, x9, x8
  45de00:	ldursw	x10, [x29, #-92]
  45de04:	add	x8, x8, x10
  45de08:	mul	x8, x9, x8
  45de0c:	subs	x8, x8, #0x1
  45de10:	cmp	x8, #0x0
  45de14:	cset	w11, ge  // ge = tcont
  45de18:	tbnz	w11, #0, 45de58 <readlinkat@plt+0x5af28>
  45de1c:	ldr	x8, [sp, #10472]
  45de20:	mov	x9, xzr
  45de24:	mul	x8, x9, x8
  45de28:	ldursw	x10, [x29, #-92]
  45de2c:	add	x8, x8, x10
  45de30:	mul	x8, x9, x8
  45de34:	add	x8, x8, #0x1
  45de38:	lsl	x8, x8, #62
  45de3c:	subs	x8, x8, #0x1
  45de40:	mov	x9, #0x2                   	// #2
  45de44:	mul	x8, x8, x9
  45de48:	add	x8, x8, #0x1
  45de4c:	mvn	x8, x8
  45de50:	str	x8, [sp, #2432]
  45de54:	b	45de78 <readlinkat@plt+0x5af48>
  45de58:	ldr	x8, [sp, #10472]
  45de5c:	mov	x9, xzr
  45de60:	mul	x8, x9, x8
  45de64:	ldursw	x10, [x29, #-92]
  45de68:	add	x8, x8, x10
  45de6c:	mul	x8, x9, x8
  45de70:	add	x8, x8, #0x0
  45de74:	str	x8, [sp, #2432]
  45de78:	ldr	x8, [sp, #2432]
  45de7c:	cmp	x8, #0x0
  45de80:	cset	w9, ge  // ge = tcont
  45de84:	tbnz	w9, #0, 45dfdc <readlinkat@plt+0x5b0ac>
  45de88:	ldr	x8, [sp, #10472]
  45de8c:	cmp	x8, #0x0
  45de90:	cset	w9, ge  // ge = tcont
  45de94:	tbnz	w9, #0, 45df40 <readlinkat@plt+0x5b010>
  45de98:	ldursw	x8, [x29, #-92]
  45de9c:	ldr	x9, [sp, #10472]
  45dea0:	mov	x10, xzr
  45dea4:	mul	x9, x10, x9
  45dea8:	ldursw	x11, [x29, #-92]
  45deac:	add	x9, x9, x11
  45deb0:	mul	x9, x10, x9
  45deb4:	subs	x9, x9, #0x1
  45deb8:	cmp	x9, #0x0
  45debc:	cset	w12, ge  // ge = tcont
  45dec0:	str	x8, [sp, #2424]
  45dec4:	tbnz	w12, #0, 45df04 <readlinkat@plt+0x5afd4>
  45dec8:	ldr	x8, [sp, #10472]
  45decc:	mov	x9, xzr
  45ded0:	mul	x8, x9, x8
  45ded4:	ldursw	x10, [x29, #-92]
  45ded8:	add	x8, x8, x10
  45dedc:	mul	x8, x9, x8
  45dee0:	add	x8, x8, #0x1
  45dee4:	lsl	x8, x8, #62
  45dee8:	subs	x8, x8, #0x1
  45deec:	mov	x9, #0x2                   	// #2
  45def0:	mul	x8, x8, x9
  45def4:	add	x8, x8, #0x1
  45def8:	mvn	x8, x8
  45defc:	str	x8, [sp, #2416]
  45df00:	b	45df24 <readlinkat@plt+0x5aff4>
  45df04:	ldr	x8, [sp, #10472]
  45df08:	mov	x9, xzr
  45df0c:	mul	x8, x9, x8
  45df10:	ldursw	x10, [x29, #-92]
  45df14:	add	x8, x8, x10
  45df18:	mul	x8, x9, x8
  45df1c:	add	x8, x8, #0x0
  45df20:	str	x8, [sp, #2416]
  45df24:	ldr	x8, [sp, #2416]
  45df28:	ldr	x9, [sp, #10472]
  45df2c:	subs	x8, x8, x9
  45df30:	ldr	x9, [sp, #2424]
  45df34:	cmp	x9, x8
  45df38:	b.lt	45e0a0 <readlinkat@plt+0x5b170>  // b.tstop
  45df3c:	b	45e04c <readlinkat@plt+0x5b11c>
  45df40:	ldr	x8, [sp, #10472]
  45df44:	mov	x9, xzr
  45df48:	mul	x8, x9, x8
  45df4c:	ldursw	x10, [x29, #-92]
  45df50:	add	x8, x8, x10
  45df54:	mul	x8, x9, x8
  45df58:	subs	x8, x8, #0x1
  45df5c:	cmp	x8, #0x0
  45df60:	cset	w11, ge  // ge = tcont
  45df64:	tbnz	w11, #0, 45dfa0 <readlinkat@plt+0x5b070>
  45df68:	ldr	x8, [sp, #10472]
  45df6c:	mov	x9, xzr
  45df70:	mul	x8, x9, x8
  45df74:	ldursw	x10, [x29, #-92]
  45df78:	add	x8, x8, x10
  45df7c:	mul	x8, x9, x8
  45df80:	add	x8, x8, #0x1
  45df84:	lsl	x8, x8, #62
  45df88:	subs	x8, x8, #0x1
  45df8c:	mov	x9, #0x2                   	// #2
  45df90:	mul	x8, x8, x9
  45df94:	add	x8, x8, #0x1
  45df98:	str	x8, [sp, #2408]
  45df9c:	b	45dfc0 <readlinkat@plt+0x5b090>
  45dfa0:	ldr	x8, [sp, #10472]
  45dfa4:	mov	x9, xzr
  45dfa8:	mul	x8, x9, x8
  45dfac:	ldursw	x10, [x29, #-92]
  45dfb0:	add	x8, x8, x10
  45dfb4:	mul	x8, x9, x8
  45dfb8:	subs	x8, x8, #0x1
  45dfbc:	str	x8, [sp, #2408]
  45dfc0:	ldr	x8, [sp, #2408]
  45dfc4:	ldr	x9, [sp, #10472]
  45dfc8:	subs	x8, x8, x9
  45dfcc:	ldursw	x9, [x29, #-92]
  45dfd0:	cmp	x8, x9
  45dfd4:	b.lt	45e0a0 <readlinkat@plt+0x5b170>  // b.tstop
  45dfd8:	b	45e04c <readlinkat@plt+0x5b11c>
  45dfdc:	ldur	w8, [x29, #-92]
  45dfe0:	cmp	w8, #0x0
  45dfe4:	cset	w8, ge  // ge = tcont
  45dfe8:	tbnz	w8, #0, 45e008 <readlinkat@plt+0x5b0d8>
  45dfec:	ldr	x8, [sp, #10472]
  45dff0:	ldursw	x9, [x29, #-92]
  45dff4:	ldr	x10, [sp, #10472]
  45dff8:	add	x9, x9, x10
  45dffc:	cmp	x8, x9
  45e000:	b.le	45e0a0 <readlinkat@plt+0x5b170>
  45e004:	b	45e04c <readlinkat@plt+0x5b11c>
  45e008:	ldr	x8, [sp, #10472]
  45e00c:	cmp	x8, #0x0
  45e010:	cset	w9, ge  // ge = tcont
  45e014:	tbnz	w9, #0, 45e034 <readlinkat@plt+0x5b104>
  45e018:	ldursw	x8, [x29, #-92]
  45e01c:	ldursw	x9, [x29, #-92]
  45e020:	ldr	x10, [sp, #10472]
  45e024:	add	x9, x9, x10
  45e028:	cmp	x8, x9
  45e02c:	b.le	45e0a0 <readlinkat@plt+0x5b170>
  45e030:	b	45e04c <readlinkat@plt+0x5b11c>
  45e034:	ldursw	x8, [x29, #-92]
  45e038:	ldr	x9, [sp, #10472]
  45e03c:	add	x8, x8, x9
  45e040:	ldr	x9, [sp, #10472]
  45e044:	cmp	x8, x9
  45e048:	b.lt	45e0a0 <readlinkat@plt+0x5b170>  // b.tstop
  45e04c:	ldursw	x8, [x29, #-92]
  45e050:	ldr	x9, [sp, #10472]
  45e054:	add	x8, x8, x9
  45e058:	mov	x9, xzr
  45e05c:	mul	x8, x9, x8
  45e060:	subs	x8, x8, #0x1
  45e064:	cmp	x8, #0x0
  45e068:	cset	w10, ge  // ge = tcont
  45e06c:	tbnz	w10, #0, 45e088 <readlinkat@plt+0x5b158>
  45e070:	ldursw	x8, [x29, #-92]
  45e074:	ldr	x9, [sp, #10472]
  45e078:	add	x8, x8, x9
  45e07c:	mov	x9, #0xffffffffffff8000    	// #-32768
  45e080:	cmp	x8, x9
  45e084:	b.lt	45e0a0 <readlinkat@plt+0x5b170>  // b.tstop
  45e088:	ldursw	x8, [x29, #-92]
  45e08c:	ldr	x9, [sp, #10472]
  45e090:	add	x8, x8, x9
  45e094:	mov	x9, #0x7fff                	// #32767
  45e098:	cmp	x9, x8
  45e09c:	b.ge	45e0c4 <readlinkat@plt+0x5b194>  // b.tcont
  45e0a0:	ldur	w8, [x29, #-92]
  45e0a4:	ldr	x9, [sp, #10472]
  45e0a8:	add	w8, w8, w9
  45e0ac:	lsl	w8, w8, #16
  45e0b0:	asr	w8, w8, #16
  45e0b4:	str	w8, [sp, #10020]
  45e0b8:	ldr	w8, [sp, #9664]
  45e0bc:	tbnz	w8, #0, 45f27c <readlinkat@plt+0x5c34c>
  45e0c0:	b	45f2ac <readlinkat@plt+0x5c37c>
  45e0c4:	ldur	w8, [x29, #-92]
  45e0c8:	ldr	x9, [sp, #10472]
  45e0cc:	add	w8, w8, w9
  45e0d0:	lsl	w8, w8, #16
  45e0d4:	asr	w8, w8, #16
  45e0d8:	str	w8, [sp, #10020]
  45e0dc:	ldr	w8, [sp, #9668]
  45e0e0:	tbnz	w8, #0, 45f27c <readlinkat@plt+0x5c34c>
  45e0e4:	b	45f2ac <readlinkat@plt+0x5c37c>
  45e0e8:	ldr	w8, [sp, #9664]
  45e0ec:	tbnz	w8, #0, 45e0f4 <readlinkat@plt+0x5b1c4>
  45e0f0:	b	45e6c8 <readlinkat@plt+0x5b798>
  45e0f4:	ldr	w8, [sp, #9668]
  45e0f8:	tbnz	w8, #0, 45e100 <readlinkat@plt+0x5b1d0>
  45e0fc:	b	45e3e4 <readlinkat@plt+0x5b4b4>
  45e100:	ldr	x8, [sp, #10472]
  45e104:	mov	w9, wzr
  45e108:	mul	w8, w9, w8
  45e10c:	ldur	w10, [x29, #-92]
  45e110:	add	w8, w8, w10
  45e114:	mul	w8, w9, w8
  45e118:	subs	w8, w8, #0x1
  45e11c:	cmp	w8, #0x0
  45e120:	cset	w8, ge  // ge = tcont
  45e124:	tbnz	w8, #0, 45e164 <readlinkat@plt+0x5b234>
  45e128:	ldr	x8, [sp, #10472]
  45e12c:	mov	w9, wzr
  45e130:	mul	w8, w9, w8
  45e134:	ldur	w10, [x29, #-92]
  45e138:	add	w8, w8, w10
  45e13c:	mul	w8, w9, w8
  45e140:	add	w8, w8, #0x1
  45e144:	lsl	w8, w8, #30
  45e148:	subs	w8, w8, #0x1
  45e14c:	mov	w9, #0x2                   	// #2
  45e150:	mul	w8, w8, w9
  45e154:	add	w8, w8, #0x1
  45e158:	mvn	w8, w8
  45e15c:	str	w8, [sp, #2404]
  45e160:	b	45e184 <readlinkat@plt+0x5b254>
  45e164:	ldr	x8, [sp, #10472]
  45e168:	mov	w9, wzr
  45e16c:	mul	w8, w9, w8
  45e170:	ldur	w10, [x29, #-92]
  45e174:	add	w8, w8, w10
  45e178:	mul	w8, w9, w8
  45e17c:	add	w8, w8, #0x0
  45e180:	str	w8, [sp, #2404]
  45e184:	ldr	w8, [sp, #2404]
  45e188:	cmp	w8, #0x0
  45e18c:	cset	w8, ge  // ge = tcont
  45e190:	tbnz	w8, #0, 45e2e8 <readlinkat@plt+0x5b3b8>
  45e194:	ldr	x8, [sp, #10472]
  45e198:	cmp	w8, #0x0
  45e19c:	cset	w8, ge  // ge = tcont
  45e1a0:	tbnz	w8, #0, 45e24c <readlinkat@plt+0x5b31c>
  45e1a4:	ldur	w8, [x29, #-92]
  45e1a8:	ldr	x9, [sp, #10472]
  45e1ac:	mov	w10, wzr
  45e1b0:	mul	w9, w10, w9
  45e1b4:	ldur	w11, [x29, #-92]
  45e1b8:	add	w9, w9, w11
  45e1bc:	mul	w9, w10, w9
  45e1c0:	subs	w9, w9, #0x1
  45e1c4:	cmp	w9, #0x0
  45e1c8:	cset	w9, ge  // ge = tcont
  45e1cc:	str	w8, [sp, #2400]
  45e1d0:	tbnz	w9, #0, 45e210 <readlinkat@plt+0x5b2e0>
  45e1d4:	ldr	x8, [sp, #10472]
  45e1d8:	mov	w9, wzr
  45e1dc:	mul	w8, w9, w8
  45e1e0:	ldur	w10, [x29, #-92]
  45e1e4:	add	w8, w8, w10
  45e1e8:	mul	w8, w9, w8
  45e1ec:	add	w8, w8, #0x1
  45e1f0:	lsl	w8, w8, #30
  45e1f4:	subs	w8, w8, #0x1
  45e1f8:	mov	w9, #0x2                   	// #2
  45e1fc:	mul	w8, w8, w9
  45e200:	add	w8, w8, #0x1
  45e204:	mvn	w8, w8
  45e208:	str	w8, [sp, #2396]
  45e20c:	b	45e230 <readlinkat@plt+0x5b300>
  45e210:	ldr	x8, [sp, #10472]
  45e214:	mov	w9, wzr
  45e218:	mul	w8, w9, w8
  45e21c:	ldur	w10, [x29, #-92]
  45e220:	add	w8, w8, w10
  45e224:	mul	w8, w9, w8
  45e228:	add	w8, w8, #0x0
  45e22c:	str	w8, [sp, #2396]
  45e230:	ldr	w8, [sp, #2396]
  45e234:	ldr	x9, [sp, #10472]
  45e238:	subs	w8, w8, w9
  45e23c:	ldr	w9, [sp, #2400]
  45e240:	cmp	w9, w8
  45e244:	b.lt	45e3ac <readlinkat@plt+0x5b47c>  // b.tstop
  45e248:	b	45e358 <readlinkat@plt+0x5b428>
  45e24c:	ldr	x8, [sp, #10472]
  45e250:	mov	w9, wzr
  45e254:	mul	w8, w9, w8
  45e258:	ldur	w10, [x29, #-92]
  45e25c:	add	w8, w8, w10
  45e260:	mul	w8, w9, w8
  45e264:	subs	w8, w8, #0x1
  45e268:	cmp	w8, #0x0
  45e26c:	cset	w8, ge  // ge = tcont
  45e270:	tbnz	w8, #0, 45e2ac <readlinkat@plt+0x5b37c>
  45e274:	ldr	x8, [sp, #10472]
  45e278:	mov	w9, wzr
  45e27c:	mul	w8, w9, w8
  45e280:	ldur	w10, [x29, #-92]
  45e284:	add	w8, w8, w10
  45e288:	mul	w8, w9, w8
  45e28c:	add	w8, w8, #0x1
  45e290:	lsl	w8, w8, #30
  45e294:	subs	w8, w8, #0x1
  45e298:	mov	w9, #0x2                   	// #2
  45e29c:	mul	w8, w8, w9
  45e2a0:	add	w8, w8, #0x1
  45e2a4:	str	w8, [sp, #2392]
  45e2a8:	b	45e2cc <readlinkat@plt+0x5b39c>
  45e2ac:	ldr	x8, [sp, #10472]
  45e2b0:	mov	w9, wzr
  45e2b4:	mul	w8, w9, w8
  45e2b8:	ldur	w10, [x29, #-92]
  45e2bc:	add	w8, w8, w10
  45e2c0:	mul	w8, w9, w8
  45e2c4:	subs	w8, w8, #0x1
  45e2c8:	str	w8, [sp, #2392]
  45e2cc:	ldr	w8, [sp, #2392]
  45e2d0:	ldr	x9, [sp, #10472]
  45e2d4:	subs	w8, w8, w9
  45e2d8:	ldur	w9, [x29, #-92]
  45e2dc:	cmp	w8, w9
  45e2e0:	b.lt	45e3ac <readlinkat@plt+0x5b47c>  // b.tstop
  45e2e4:	b	45e358 <readlinkat@plt+0x5b428>
  45e2e8:	ldur	w8, [x29, #-92]
  45e2ec:	cmp	w8, #0x0
  45e2f0:	cset	w8, ge  // ge = tcont
  45e2f4:	tbnz	w8, #0, 45e314 <readlinkat@plt+0x5b3e4>
  45e2f8:	ldr	x8, [sp, #10472]
  45e2fc:	ldur	w9, [x29, #-92]
  45e300:	ldr	x10, [sp, #10472]
  45e304:	add	w9, w9, w10
  45e308:	cmp	w8, w9
  45e30c:	b.le	45e3ac <readlinkat@plt+0x5b47c>
  45e310:	b	45e358 <readlinkat@plt+0x5b428>
  45e314:	ldr	x8, [sp, #10472]
  45e318:	cmp	w8, #0x0
  45e31c:	cset	w8, ge  // ge = tcont
  45e320:	tbnz	w8, #0, 45e340 <readlinkat@plt+0x5b410>
  45e324:	ldur	w8, [x29, #-92]
  45e328:	ldur	w9, [x29, #-92]
  45e32c:	ldr	x10, [sp, #10472]
  45e330:	add	w9, w9, w10
  45e334:	cmp	w8, w9
  45e338:	b.le	45e3ac <readlinkat@plt+0x5b47c>
  45e33c:	b	45e358 <readlinkat@plt+0x5b428>
  45e340:	ldur	w8, [x29, #-92]
  45e344:	ldr	x9, [sp, #10472]
  45e348:	add	w8, w8, w9
  45e34c:	ldr	x10, [sp, #10472]
  45e350:	cmp	w8, w10
  45e354:	b.lt	45e3ac <readlinkat@plt+0x5b47c>  // b.tstop
  45e358:	ldur	w8, [x29, #-92]
  45e35c:	ldr	x9, [sp, #10472]
  45e360:	add	w8, w8, w9
  45e364:	mov	w9, wzr
  45e368:	mul	w8, w9, w8
  45e36c:	subs	w8, w8, #0x1
  45e370:	cmp	w8, #0x0
  45e374:	cset	w8, ge  // ge = tcont
  45e378:	tbnz	w8, #0, 45e394 <readlinkat@plt+0x5b464>
  45e37c:	ldur	w8, [x29, #-92]
  45e380:	ldr	x9, [sp, #10472]
  45e384:	add	w8, w8, w9
  45e388:	mov	w9, #0x80000000            	// #-2147483648
  45e38c:	cmp	w8, w9
  45e390:	b.lt	45e3ac <readlinkat@plt+0x5b47c>  // b.tstop
  45e394:	ldur	w8, [x29, #-92]
  45e398:	ldr	x9, [sp, #10472]
  45e39c:	add	w8, w8, w9
  45e3a0:	mov	w9, #0x7fffffff            	// #2147483647
  45e3a4:	cmp	w9, w8
  45e3a8:	b.ge	45e3c8 <readlinkat@plt+0x5b498>  // b.tcont
  45e3ac:	ldur	w8, [x29, #-92]
  45e3b0:	ldr	x9, [sp, #10472]
  45e3b4:	add	w8, w8, w9
  45e3b8:	str	w8, [sp, #10020]
  45e3bc:	ldr	w8, [sp, #9664]
  45e3c0:	tbnz	w8, #0, 45f27c <readlinkat@plt+0x5c34c>
  45e3c4:	b	45f2ac <readlinkat@plt+0x5c37c>
  45e3c8:	ldur	w8, [x29, #-92]
  45e3cc:	ldr	x9, [sp, #10472]
  45e3d0:	add	w8, w8, w9
  45e3d4:	str	w8, [sp, #10020]
  45e3d8:	ldr	w8, [sp, #9668]
  45e3dc:	tbnz	w8, #0, 45f27c <readlinkat@plt+0x5c34c>
  45e3e0:	b	45f2ac <readlinkat@plt+0x5c37c>
  45e3e4:	ldr	x8, [sp, #10472]
  45e3e8:	mov	x9, xzr
  45e3ec:	mul	x8, x9, x8
  45e3f0:	ldursw	x10, [x29, #-92]
  45e3f4:	add	x8, x8, x10
  45e3f8:	mul	x8, x9, x8
  45e3fc:	subs	x8, x8, #0x1
  45e400:	cmp	x8, #0x0
  45e404:	cset	w11, ge  // ge = tcont
  45e408:	tbnz	w11, #0, 45e448 <readlinkat@plt+0x5b518>
  45e40c:	ldr	x8, [sp, #10472]
  45e410:	mov	x9, xzr
  45e414:	mul	x8, x9, x8
  45e418:	ldursw	x10, [x29, #-92]
  45e41c:	add	x8, x8, x10
  45e420:	mul	x8, x9, x8
  45e424:	add	x8, x8, #0x1
  45e428:	lsl	x8, x8, #62
  45e42c:	subs	x8, x8, #0x1
  45e430:	mov	x9, #0x2                   	// #2
  45e434:	mul	x8, x8, x9
  45e438:	add	x8, x8, #0x1
  45e43c:	mvn	x8, x8
  45e440:	str	x8, [sp, #2384]
  45e444:	b	45e468 <readlinkat@plt+0x5b538>
  45e448:	ldr	x8, [sp, #10472]
  45e44c:	mov	x9, xzr
  45e450:	mul	x8, x9, x8
  45e454:	ldursw	x10, [x29, #-92]
  45e458:	add	x8, x8, x10
  45e45c:	mul	x8, x9, x8
  45e460:	add	x8, x8, #0x0
  45e464:	str	x8, [sp, #2384]
  45e468:	ldr	x8, [sp, #2384]
  45e46c:	cmp	x8, #0x0
  45e470:	cset	w9, ge  // ge = tcont
  45e474:	tbnz	w9, #0, 45e5cc <readlinkat@plt+0x5b69c>
  45e478:	ldr	x8, [sp, #10472]
  45e47c:	cmp	x8, #0x0
  45e480:	cset	w9, ge  // ge = tcont
  45e484:	tbnz	w9, #0, 45e530 <readlinkat@plt+0x5b600>
  45e488:	ldursw	x8, [x29, #-92]
  45e48c:	ldr	x9, [sp, #10472]
  45e490:	mov	x10, xzr
  45e494:	mul	x9, x10, x9
  45e498:	ldursw	x11, [x29, #-92]
  45e49c:	add	x9, x9, x11
  45e4a0:	mul	x9, x10, x9
  45e4a4:	subs	x9, x9, #0x1
  45e4a8:	cmp	x9, #0x0
  45e4ac:	cset	w12, ge  // ge = tcont
  45e4b0:	str	x8, [sp, #2376]
  45e4b4:	tbnz	w12, #0, 45e4f4 <readlinkat@plt+0x5b5c4>
  45e4b8:	ldr	x8, [sp, #10472]
  45e4bc:	mov	x9, xzr
  45e4c0:	mul	x8, x9, x8
  45e4c4:	ldursw	x10, [x29, #-92]
  45e4c8:	add	x8, x8, x10
  45e4cc:	mul	x8, x9, x8
  45e4d0:	add	x8, x8, #0x1
  45e4d4:	lsl	x8, x8, #62
  45e4d8:	subs	x8, x8, #0x1
  45e4dc:	mov	x9, #0x2                   	// #2
  45e4e0:	mul	x8, x8, x9
  45e4e4:	add	x8, x8, #0x1
  45e4e8:	mvn	x8, x8
  45e4ec:	str	x8, [sp, #2368]
  45e4f0:	b	45e514 <readlinkat@plt+0x5b5e4>
  45e4f4:	ldr	x8, [sp, #10472]
  45e4f8:	mov	x9, xzr
  45e4fc:	mul	x8, x9, x8
  45e500:	ldursw	x10, [x29, #-92]
  45e504:	add	x8, x8, x10
  45e508:	mul	x8, x9, x8
  45e50c:	add	x8, x8, #0x0
  45e510:	str	x8, [sp, #2368]
  45e514:	ldr	x8, [sp, #2368]
  45e518:	ldr	x9, [sp, #10472]
  45e51c:	subs	x8, x8, x9
  45e520:	ldr	x9, [sp, #2376]
  45e524:	cmp	x9, x8
  45e528:	b.lt	45e690 <readlinkat@plt+0x5b760>  // b.tstop
  45e52c:	b	45e63c <readlinkat@plt+0x5b70c>
  45e530:	ldr	x8, [sp, #10472]
  45e534:	mov	x9, xzr
  45e538:	mul	x8, x9, x8
  45e53c:	ldursw	x10, [x29, #-92]
  45e540:	add	x8, x8, x10
  45e544:	mul	x8, x9, x8
  45e548:	subs	x8, x8, #0x1
  45e54c:	cmp	x8, #0x0
  45e550:	cset	w11, ge  // ge = tcont
  45e554:	tbnz	w11, #0, 45e590 <readlinkat@plt+0x5b660>
  45e558:	ldr	x8, [sp, #10472]
  45e55c:	mov	x9, xzr
  45e560:	mul	x8, x9, x8
  45e564:	ldursw	x10, [x29, #-92]
  45e568:	add	x8, x8, x10
  45e56c:	mul	x8, x9, x8
  45e570:	add	x8, x8, #0x1
  45e574:	lsl	x8, x8, #62
  45e578:	subs	x8, x8, #0x1
  45e57c:	mov	x9, #0x2                   	// #2
  45e580:	mul	x8, x8, x9
  45e584:	add	x8, x8, #0x1
  45e588:	str	x8, [sp, #2360]
  45e58c:	b	45e5b0 <readlinkat@plt+0x5b680>
  45e590:	ldr	x8, [sp, #10472]
  45e594:	mov	x9, xzr
  45e598:	mul	x8, x9, x8
  45e59c:	ldursw	x10, [x29, #-92]
  45e5a0:	add	x8, x8, x10
  45e5a4:	mul	x8, x9, x8
  45e5a8:	subs	x8, x8, #0x1
  45e5ac:	str	x8, [sp, #2360]
  45e5b0:	ldr	x8, [sp, #2360]
  45e5b4:	ldr	x9, [sp, #10472]
  45e5b8:	subs	x8, x8, x9
  45e5bc:	ldursw	x9, [x29, #-92]
  45e5c0:	cmp	x8, x9
  45e5c4:	b.lt	45e690 <readlinkat@plt+0x5b760>  // b.tstop
  45e5c8:	b	45e63c <readlinkat@plt+0x5b70c>
  45e5cc:	ldur	w8, [x29, #-92]
  45e5d0:	cmp	w8, #0x0
  45e5d4:	cset	w8, ge  // ge = tcont
  45e5d8:	tbnz	w8, #0, 45e5f8 <readlinkat@plt+0x5b6c8>
  45e5dc:	ldr	x8, [sp, #10472]
  45e5e0:	ldursw	x9, [x29, #-92]
  45e5e4:	ldr	x10, [sp, #10472]
  45e5e8:	add	x9, x9, x10
  45e5ec:	cmp	x8, x9
  45e5f0:	b.le	45e690 <readlinkat@plt+0x5b760>
  45e5f4:	b	45e63c <readlinkat@plt+0x5b70c>
  45e5f8:	ldr	x8, [sp, #10472]
  45e5fc:	cmp	x8, #0x0
  45e600:	cset	w9, ge  // ge = tcont
  45e604:	tbnz	w9, #0, 45e624 <readlinkat@plt+0x5b6f4>
  45e608:	ldursw	x8, [x29, #-92]
  45e60c:	ldursw	x9, [x29, #-92]
  45e610:	ldr	x10, [sp, #10472]
  45e614:	add	x9, x9, x10
  45e618:	cmp	x8, x9
  45e61c:	b.le	45e690 <readlinkat@plt+0x5b760>
  45e620:	b	45e63c <readlinkat@plt+0x5b70c>
  45e624:	ldursw	x8, [x29, #-92]
  45e628:	ldr	x9, [sp, #10472]
  45e62c:	add	x8, x8, x9
  45e630:	ldr	x9, [sp, #10472]
  45e634:	cmp	x8, x9
  45e638:	b.lt	45e690 <readlinkat@plt+0x5b760>  // b.tstop
  45e63c:	ldursw	x8, [x29, #-92]
  45e640:	ldr	x9, [sp, #10472]
  45e644:	add	x8, x8, x9
  45e648:	mov	x9, xzr
  45e64c:	mul	x8, x9, x8
  45e650:	subs	x8, x8, #0x1
  45e654:	cmp	x8, #0x0
  45e658:	cset	w10, ge  // ge = tcont
  45e65c:	tbnz	w10, #0, 45e678 <readlinkat@plt+0x5b748>
  45e660:	ldursw	x8, [x29, #-92]
  45e664:	ldr	x9, [sp, #10472]
  45e668:	add	x8, x8, x9
  45e66c:	mov	x9, #0xffffffff80000000    	// #-2147483648
  45e670:	cmp	x8, x9
  45e674:	b.lt	45e690 <readlinkat@plt+0x5b760>  // b.tstop
  45e678:	ldursw	x8, [x29, #-92]
  45e67c:	ldr	x9, [sp, #10472]
  45e680:	add	x8, x8, x9
  45e684:	mov	x9, #0x7fffffff            	// #2147483647
  45e688:	cmp	x9, x8
  45e68c:	b.ge	45e6ac <readlinkat@plt+0x5b77c>  // b.tcont
  45e690:	ldur	w8, [x29, #-92]
  45e694:	ldr	x9, [sp, #10472]
  45e698:	add	w8, w8, w9
  45e69c:	str	w8, [sp, #10020]
  45e6a0:	ldr	w8, [sp, #9664]
  45e6a4:	tbnz	w8, #0, 45f27c <readlinkat@plt+0x5c34c>
  45e6a8:	b	45f2ac <readlinkat@plt+0x5c37c>
  45e6ac:	ldur	w8, [x29, #-92]
  45e6b0:	ldr	x9, [sp, #10472]
  45e6b4:	add	w8, w8, w9
  45e6b8:	str	w8, [sp, #10020]
  45e6bc:	ldr	w8, [sp, #9668]
  45e6c0:	tbnz	w8, #0, 45f27c <readlinkat@plt+0x5c34c>
  45e6c4:	b	45f2ac <readlinkat@plt+0x5c37c>
  45e6c8:	ldr	w8, [sp, #9668]
  45e6cc:	tbnz	w8, #0, 45e6d4 <readlinkat@plt+0x5b7a4>
  45e6d0:	b	45eca8 <readlinkat@plt+0x5bd78>
  45e6d4:	ldr	w8, [sp, #9668]
  45e6d8:	tbnz	w8, #0, 45e6e0 <readlinkat@plt+0x5b7b0>
  45e6dc:	b	45e9c4 <readlinkat@plt+0x5ba94>
  45e6e0:	ldr	x8, [sp, #10472]
  45e6e4:	mov	x9, xzr
  45e6e8:	mul	x8, x9, x8
  45e6ec:	ldursw	x10, [x29, #-92]
  45e6f0:	add	x8, x8, x10
  45e6f4:	mul	x8, x9, x8
  45e6f8:	subs	x8, x8, #0x1
  45e6fc:	cmp	x8, #0x0
  45e700:	cset	w11, ge  // ge = tcont
  45e704:	tbnz	w11, #0, 45e744 <readlinkat@plt+0x5b814>
  45e708:	ldr	x8, [sp, #10472]
  45e70c:	mov	x9, xzr
  45e710:	mul	x8, x9, x8
  45e714:	ldursw	x10, [x29, #-92]
  45e718:	add	x8, x8, x10
  45e71c:	mul	x8, x9, x8
  45e720:	add	x8, x8, #0x1
  45e724:	lsl	x8, x8, #62
  45e728:	subs	x8, x8, #0x1
  45e72c:	mov	x9, #0x2                   	// #2
  45e730:	mul	x8, x8, x9
  45e734:	add	x8, x8, #0x1
  45e738:	mvn	x8, x8
  45e73c:	str	x8, [sp, #2352]
  45e740:	b	45e764 <readlinkat@plt+0x5b834>
  45e744:	ldr	x8, [sp, #10472]
  45e748:	mov	x9, xzr
  45e74c:	mul	x8, x9, x8
  45e750:	ldursw	x10, [x29, #-92]
  45e754:	add	x8, x8, x10
  45e758:	mul	x8, x9, x8
  45e75c:	add	x8, x8, #0x0
  45e760:	str	x8, [sp, #2352]
  45e764:	ldr	x8, [sp, #2352]
  45e768:	cmp	x8, #0x0
  45e76c:	cset	w9, ge  // ge = tcont
  45e770:	tbnz	w9, #0, 45e8c8 <readlinkat@plt+0x5b998>
  45e774:	ldr	x8, [sp, #10472]
  45e778:	cmp	x8, #0x0
  45e77c:	cset	w9, ge  // ge = tcont
  45e780:	tbnz	w9, #0, 45e82c <readlinkat@plt+0x5b8fc>
  45e784:	ldursw	x8, [x29, #-92]
  45e788:	ldr	x9, [sp, #10472]
  45e78c:	mov	x10, xzr
  45e790:	mul	x9, x10, x9
  45e794:	ldursw	x11, [x29, #-92]
  45e798:	add	x9, x9, x11
  45e79c:	mul	x9, x10, x9
  45e7a0:	subs	x9, x9, #0x1
  45e7a4:	cmp	x9, #0x0
  45e7a8:	cset	w12, ge  // ge = tcont
  45e7ac:	str	x8, [sp, #2344]
  45e7b0:	tbnz	w12, #0, 45e7f0 <readlinkat@plt+0x5b8c0>
  45e7b4:	ldr	x8, [sp, #10472]
  45e7b8:	mov	x9, xzr
  45e7bc:	mul	x8, x9, x8
  45e7c0:	ldursw	x10, [x29, #-92]
  45e7c4:	add	x8, x8, x10
  45e7c8:	mul	x8, x9, x8
  45e7cc:	add	x8, x8, #0x1
  45e7d0:	lsl	x8, x8, #62
  45e7d4:	subs	x8, x8, #0x1
  45e7d8:	mov	x9, #0x2                   	// #2
  45e7dc:	mul	x8, x8, x9
  45e7e0:	add	x8, x8, #0x1
  45e7e4:	mvn	x8, x8
  45e7e8:	str	x8, [sp, #2336]
  45e7ec:	b	45e810 <readlinkat@plt+0x5b8e0>
  45e7f0:	ldr	x8, [sp, #10472]
  45e7f4:	mov	x9, xzr
  45e7f8:	mul	x8, x9, x8
  45e7fc:	ldursw	x10, [x29, #-92]
  45e800:	add	x8, x8, x10
  45e804:	mul	x8, x9, x8
  45e808:	add	x8, x8, #0x0
  45e80c:	str	x8, [sp, #2336]
  45e810:	ldr	x8, [sp, #2336]
  45e814:	ldr	x9, [sp, #10472]
  45e818:	subs	x8, x8, x9
  45e81c:	ldr	x9, [sp, #2344]
  45e820:	cmp	x9, x8
  45e824:	b.lt	45e98c <readlinkat@plt+0x5ba5c>  // b.tstop
  45e828:	b	45e938 <readlinkat@plt+0x5ba08>
  45e82c:	ldr	x8, [sp, #10472]
  45e830:	mov	x9, xzr
  45e834:	mul	x8, x9, x8
  45e838:	ldursw	x10, [x29, #-92]
  45e83c:	add	x8, x8, x10
  45e840:	mul	x8, x9, x8
  45e844:	subs	x8, x8, #0x1
  45e848:	cmp	x8, #0x0
  45e84c:	cset	w11, ge  // ge = tcont
  45e850:	tbnz	w11, #0, 45e88c <readlinkat@plt+0x5b95c>
  45e854:	ldr	x8, [sp, #10472]
  45e858:	mov	x9, xzr
  45e85c:	mul	x8, x9, x8
  45e860:	ldursw	x10, [x29, #-92]
  45e864:	add	x8, x8, x10
  45e868:	mul	x8, x9, x8
  45e86c:	add	x8, x8, #0x1
  45e870:	lsl	x8, x8, #62
  45e874:	subs	x8, x8, #0x1
  45e878:	mov	x9, #0x2                   	// #2
  45e87c:	mul	x8, x8, x9
  45e880:	add	x8, x8, #0x1
  45e884:	str	x8, [sp, #2328]
  45e888:	b	45e8ac <readlinkat@plt+0x5b97c>
  45e88c:	ldr	x8, [sp, #10472]
  45e890:	mov	x9, xzr
  45e894:	mul	x8, x9, x8
  45e898:	ldursw	x10, [x29, #-92]
  45e89c:	add	x8, x8, x10
  45e8a0:	mul	x8, x9, x8
  45e8a4:	subs	x8, x8, #0x1
  45e8a8:	str	x8, [sp, #2328]
  45e8ac:	ldr	x8, [sp, #2328]
  45e8b0:	ldr	x9, [sp, #10472]
  45e8b4:	subs	x8, x8, x9
  45e8b8:	ldursw	x9, [x29, #-92]
  45e8bc:	cmp	x8, x9
  45e8c0:	b.lt	45e98c <readlinkat@plt+0x5ba5c>  // b.tstop
  45e8c4:	b	45e938 <readlinkat@plt+0x5ba08>
  45e8c8:	ldursw	x8, [x29, #-92]
  45e8cc:	cmp	x8, #0x0
  45e8d0:	cset	w9, ge  // ge = tcont
  45e8d4:	tbnz	w9, #0, 45e8f4 <readlinkat@plt+0x5b9c4>
  45e8d8:	ldr	x8, [sp, #10472]
  45e8dc:	ldursw	x9, [x29, #-92]
  45e8e0:	ldr	x10, [sp, #10472]
  45e8e4:	add	x9, x9, x10
  45e8e8:	cmp	x8, x9
  45e8ec:	b.le	45e98c <readlinkat@plt+0x5ba5c>
  45e8f0:	b	45e938 <readlinkat@plt+0x5ba08>
  45e8f4:	ldr	x8, [sp, #10472]
  45e8f8:	cmp	x8, #0x0
  45e8fc:	cset	w9, ge  // ge = tcont
  45e900:	tbnz	w9, #0, 45e920 <readlinkat@plt+0x5b9f0>
  45e904:	ldursw	x8, [x29, #-92]
  45e908:	ldursw	x9, [x29, #-92]
  45e90c:	ldr	x10, [sp, #10472]
  45e910:	add	x9, x9, x10
  45e914:	cmp	x8, x9
  45e918:	b.le	45e98c <readlinkat@plt+0x5ba5c>
  45e91c:	b	45e938 <readlinkat@plt+0x5ba08>
  45e920:	ldursw	x8, [x29, #-92]
  45e924:	ldr	x9, [sp, #10472]
  45e928:	add	x8, x8, x9
  45e92c:	ldr	x9, [sp, #10472]
  45e930:	cmp	x8, x9
  45e934:	b.lt	45e98c <readlinkat@plt+0x5ba5c>  // b.tstop
  45e938:	ldursw	x8, [x29, #-92]
  45e93c:	ldr	x9, [sp, #10472]
  45e940:	add	x8, x8, x9
  45e944:	mov	x9, xzr
  45e948:	mul	x8, x9, x8
  45e94c:	subs	x8, x8, #0x1
  45e950:	cmp	x8, #0x0
  45e954:	cset	w10, ge  // ge = tcont
  45e958:	tbnz	w10, #0, 45e974 <readlinkat@plt+0x5ba44>
  45e95c:	ldursw	x8, [x29, #-92]
  45e960:	ldr	x9, [sp, #10472]
  45e964:	add	x8, x8, x9
  45e968:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  45e96c:	cmp	x8, x9
  45e970:	b.lt	45e98c <readlinkat@plt+0x5ba5c>  // b.tstop
  45e974:	ldursw	x8, [x29, #-92]
  45e978:	ldr	x9, [sp, #10472]
  45e97c:	add	x8, x8, x9
  45e980:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  45e984:	cmp	x9, x8
  45e988:	b.ge	45e9a8 <readlinkat@plt+0x5ba78>  // b.tcont
  45e98c:	ldursw	x8, [x29, #-92]
  45e990:	ldr	x9, [sp, #10472]
  45e994:	add	x8, x8, x9
  45e998:	str	w8, [sp, #10020]
  45e99c:	ldr	w8, [sp, #9664]
  45e9a0:	tbnz	w8, #0, 45f27c <readlinkat@plt+0x5c34c>
  45e9a4:	b	45f2ac <readlinkat@plt+0x5c37c>
  45e9a8:	ldursw	x8, [x29, #-92]
  45e9ac:	ldr	x9, [sp, #10472]
  45e9b0:	add	x8, x8, x9
  45e9b4:	str	w8, [sp, #10020]
  45e9b8:	ldr	w8, [sp, #9668]
  45e9bc:	tbnz	w8, #0, 45f27c <readlinkat@plt+0x5c34c>
  45e9c0:	b	45f2ac <readlinkat@plt+0x5c37c>
  45e9c4:	ldr	x8, [sp, #10472]
  45e9c8:	mov	x9, xzr
  45e9cc:	mul	x8, x9, x8
  45e9d0:	ldursw	x10, [x29, #-92]
  45e9d4:	add	x8, x8, x10
  45e9d8:	mul	x8, x9, x8
  45e9dc:	subs	x8, x8, #0x1
  45e9e0:	cmp	x8, #0x0
  45e9e4:	cset	w11, ge  // ge = tcont
  45e9e8:	tbnz	w11, #0, 45ea28 <readlinkat@plt+0x5baf8>
  45e9ec:	ldr	x8, [sp, #10472]
  45e9f0:	mov	x9, xzr
  45e9f4:	mul	x8, x9, x8
  45e9f8:	ldursw	x10, [x29, #-92]
  45e9fc:	add	x8, x8, x10
  45ea00:	mul	x8, x9, x8
  45ea04:	add	x8, x8, #0x1
  45ea08:	lsl	x8, x8, #62
  45ea0c:	subs	x8, x8, #0x1
  45ea10:	mov	x9, #0x2                   	// #2
  45ea14:	mul	x8, x8, x9
  45ea18:	add	x8, x8, #0x1
  45ea1c:	mvn	x8, x8
  45ea20:	str	x8, [sp, #2320]
  45ea24:	b	45ea48 <readlinkat@plt+0x5bb18>
  45ea28:	ldr	x8, [sp, #10472]
  45ea2c:	mov	x9, xzr
  45ea30:	mul	x8, x9, x8
  45ea34:	ldursw	x10, [x29, #-92]
  45ea38:	add	x8, x8, x10
  45ea3c:	mul	x8, x9, x8
  45ea40:	add	x8, x8, #0x0
  45ea44:	str	x8, [sp, #2320]
  45ea48:	ldr	x8, [sp, #2320]
  45ea4c:	cmp	x8, #0x0
  45ea50:	cset	w9, ge  // ge = tcont
  45ea54:	tbnz	w9, #0, 45ebac <readlinkat@plt+0x5bc7c>
  45ea58:	ldr	x8, [sp, #10472]
  45ea5c:	cmp	x8, #0x0
  45ea60:	cset	w9, ge  // ge = tcont
  45ea64:	tbnz	w9, #0, 45eb10 <readlinkat@plt+0x5bbe0>
  45ea68:	ldursw	x8, [x29, #-92]
  45ea6c:	ldr	x9, [sp, #10472]
  45ea70:	mov	x10, xzr
  45ea74:	mul	x9, x10, x9
  45ea78:	ldursw	x11, [x29, #-92]
  45ea7c:	add	x9, x9, x11
  45ea80:	mul	x9, x10, x9
  45ea84:	subs	x9, x9, #0x1
  45ea88:	cmp	x9, #0x0
  45ea8c:	cset	w12, ge  // ge = tcont
  45ea90:	str	x8, [sp, #2312]
  45ea94:	tbnz	w12, #0, 45ead4 <readlinkat@plt+0x5bba4>
  45ea98:	ldr	x8, [sp, #10472]
  45ea9c:	mov	x9, xzr
  45eaa0:	mul	x8, x9, x8
  45eaa4:	ldursw	x10, [x29, #-92]
  45eaa8:	add	x8, x8, x10
  45eaac:	mul	x8, x9, x8
  45eab0:	add	x8, x8, #0x1
  45eab4:	lsl	x8, x8, #62
  45eab8:	subs	x8, x8, #0x1
  45eabc:	mov	x9, #0x2                   	// #2
  45eac0:	mul	x8, x8, x9
  45eac4:	add	x8, x8, #0x1
  45eac8:	mvn	x8, x8
  45eacc:	str	x8, [sp, #2304]
  45ead0:	b	45eaf4 <readlinkat@plt+0x5bbc4>
  45ead4:	ldr	x8, [sp, #10472]
  45ead8:	mov	x9, xzr
  45eadc:	mul	x8, x9, x8
  45eae0:	ldursw	x10, [x29, #-92]
  45eae4:	add	x8, x8, x10
  45eae8:	mul	x8, x9, x8
  45eaec:	add	x8, x8, #0x0
  45eaf0:	str	x8, [sp, #2304]
  45eaf4:	ldr	x8, [sp, #2304]
  45eaf8:	ldr	x9, [sp, #10472]
  45eafc:	subs	x8, x8, x9
  45eb00:	ldr	x9, [sp, #2312]
  45eb04:	cmp	x9, x8
  45eb08:	b.lt	45ec70 <readlinkat@plt+0x5bd40>  // b.tstop
  45eb0c:	b	45ec1c <readlinkat@plt+0x5bcec>
  45eb10:	ldr	x8, [sp, #10472]
  45eb14:	mov	x9, xzr
  45eb18:	mul	x8, x9, x8
  45eb1c:	ldursw	x10, [x29, #-92]
  45eb20:	add	x8, x8, x10
  45eb24:	mul	x8, x9, x8
  45eb28:	subs	x8, x8, #0x1
  45eb2c:	cmp	x8, #0x0
  45eb30:	cset	w11, ge  // ge = tcont
  45eb34:	tbnz	w11, #0, 45eb70 <readlinkat@plt+0x5bc40>
  45eb38:	ldr	x8, [sp, #10472]
  45eb3c:	mov	x9, xzr
  45eb40:	mul	x8, x9, x8
  45eb44:	ldursw	x10, [x29, #-92]
  45eb48:	add	x8, x8, x10
  45eb4c:	mul	x8, x9, x8
  45eb50:	add	x8, x8, #0x1
  45eb54:	lsl	x8, x8, #62
  45eb58:	subs	x8, x8, #0x1
  45eb5c:	mov	x9, #0x2                   	// #2
  45eb60:	mul	x8, x8, x9
  45eb64:	add	x8, x8, #0x1
  45eb68:	str	x8, [sp, #2296]
  45eb6c:	b	45eb90 <readlinkat@plt+0x5bc60>
  45eb70:	ldr	x8, [sp, #10472]
  45eb74:	mov	x9, xzr
  45eb78:	mul	x8, x9, x8
  45eb7c:	ldursw	x10, [x29, #-92]
  45eb80:	add	x8, x8, x10
  45eb84:	mul	x8, x9, x8
  45eb88:	subs	x8, x8, #0x1
  45eb8c:	str	x8, [sp, #2296]
  45eb90:	ldr	x8, [sp, #2296]
  45eb94:	ldr	x9, [sp, #10472]
  45eb98:	subs	x8, x8, x9
  45eb9c:	ldursw	x9, [x29, #-92]
  45eba0:	cmp	x8, x9
  45eba4:	b.lt	45ec70 <readlinkat@plt+0x5bd40>  // b.tstop
  45eba8:	b	45ec1c <readlinkat@plt+0x5bcec>
  45ebac:	ldur	w8, [x29, #-92]
  45ebb0:	cmp	w8, #0x0
  45ebb4:	cset	w8, ge  // ge = tcont
  45ebb8:	tbnz	w8, #0, 45ebd8 <readlinkat@plt+0x5bca8>
  45ebbc:	ldr	x8, [sp, #10472]
  45ebc0:	ldursw	x9, [x29, #-92]
  45ebc4:	ldr	x10, [sp, #10472]
  45ebc8:	add	x9, x9, x10
  45ebcc:	cmp	x8, x9
  45ebd0:	b.le	45ec70 <readlinkat@plt+0x5bd40>
  45ebd4:	b	45ec1c <readlinkat@plt+0x5bcec>
  45ebd8:	ldr	x8, [sp, #10472]
  45ebdc:	cmp	x8, #0x0
  45ebe0:	cset	w9, ge  // ge = tcont
  45ebe4:	tbnz	w9, #0, 45ec04 <readlinkat@plt+0x5bcd4>
  45ebe8:	ldursw	x8, [x29, #-92]
  45ebec:	ldursw	x9, [x29, #-92]
  45ebf0:	ldr	x10, [sp, #10472]
  45ebf4:	add	x9, x9, x10
  45ebf8:	cmp	x8, x9
  45ebfc:	b.le	45ec70 <readlinkat@plt+0x5bd40>
  45ec00:	b	45ec1c <readlinkat@plt+0x5bcec>
  45ec04:	ldursw	x8, [x29, #-92]
  45ec08:	ldr	x9, [sp, #10472]
  45ec0c:	add	x8, x8, x9
  45ec10:	ldr	x9, [sp, #10472]
  45ec14:	cmp	x8, x9
  45ec18:	b.lt	45ec70 <readlinkat@plt+0x5bd40>  // b.tstop
  45ec1c:	ldursw	x8, [x29, #-92]
  45ec20:	ldr	x9, [sp, #10472]
  45ec24:	add	x8, x8, x9
  45ec28:	mov	x9, xzr
  45ec2c:	mul	x8, x9, x8
  45ec30:	subs	x8, x8, #0x1
  45ec34:	cmp	x8, #0x0
  45ec38:	cset	w10, ge  // ge = tcont
  45ec3c:	tbnz	w10, #0, 45ec58 <readlinkat@plt+0x5bd28>
  45ec40:	ldursw	x8, [x29, #-92]
  45ec44:	ldr	x9, [sp, #10472]
  45ec48:	add	x8, x8, x9
  45ec4c:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  45ec50:	cmp	x8, x9
  45ec54:	b.lt	45ec70 <readlinkat@plt+0x5bd40>  // b.tstop
  45ec58:	ldursw	x8, [x29, #-92]
  45ec5c:	ldr	x9, [sp, #10472]
  45ec60:	add	x8, x8, x9
  45ec64:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  45ec68:	cmp	x9, x8
  45ec6c:	b.ge	45ec8c <readlinkat@plt+0x5bd5c>  // b.tcont
  45ec70:	ldursw	x8, [x29, #-92]
  45ec74:	ldr	x9, [sp, #10472]
  45ec78:	add	x8, x8, x9
  45ec7c:	str	w8, [sp, #10020]
  45ec80:	ldr	w8, [sp, #9664]
  45ec84:	tbnz	w8, #0, 45f27c <readlinkat@plt+0x5c34c>
  45ec88:	b	45f2ac <readlinkat@plt+0x5c37c>
  45ec8c:	ldursw	x8, [x29, #-92]
  45ec90:	ldr	x9, [sp, #10472]
  45ec94:	add	x8, x8, x9
  45ec98:	str	w8, [sp, #10020]
  45ec9c:	ldr	w8, [sp, #9668]
  45eca0:	tbnz	w8, #0, 45f27c <readlinkat@plt+0x5c34c>
  45eca4:	b	45f2ac <readlinkat@plt+0x5c37c>
  45eca8:	ldr	w8, [sp, #9668]
  45ecac:	tbnz	w8, #0, 45ecb4 <readlinkat@plt+0x5bd84>
  45ecb0:	b	45ef98 <readlinkat@plt+0x5c068>
  45ecb4:	ldr	x8, [sp, #10472]
  45ecb8:	mov	x9, xzr
  45ecbc:	mul	x8, x9, x8
  45ecc0:	ldursw	x10, [x29, #-92]
  45ecc4:	add	x8, x8, x10
  45ecc8:	mul	x8, x9, x8
  45eccc:	subs	x8, x8, #0x1
  45ecd0:	cmp	x8, #0x0
  45ecd4:	cset	w11, ge  // ge = tcont
  45ecd8:	tbnz	w11, #0, 45ed18 <readlinkat@plt+0x5bde8>
  45ecdc:	ldr	x8, [sp, #10472]
  45ece0:	mov	x9, xzr
  45ece4:	mul	x8, x9, x8
  45ece8:	ldursw	x10, [x29, #-92]
  45ecec:	add	x8, x8, x10
  45ecf0:	mul	x8, x9, x8
  45ecf4:	add	x8, x8, #0x1
  45ecf8:	lsl	x8, x8, #62
  45ecfc:	subs	x8, x8, #0x1
  45ed00:	mov	x9, #0x2                   	// #2
  45ed04:	mul	x8, x8, x9
  45ed08:	add	x8, x8, #0x1
  45ed0c:	mvn	x8, x8
  45ed10:	str	x8, [sp, #2288]
  45ed14:	b	45ed38 <readlinkat@plt+0x5be08>
  45ed18:	ldr	x8, [sp, #10472]
  45ed1c:	mov	x9, xzr
  45ed20:	mul	x8, x9, x8
  45ed24:	ldursw	x10, [x29, #-92]
  45ed28:	add	x8, x8, x10
  45ed2c:	mul	x8, x9, x8
  45ed30:	add	x8, x8, #0x0
  45ed34:	str	x8, [sp, #2288]
  45ed38:	ldr	x8, [sp, #2288]
  45ed3c:	cmp	x8, #0x0
  45ed40:	cset	w9, ge  // ge = tcont
  45ed44:	tbnz	w9, #0, 45ee9c <readlinkat@plt+0x5bf6c>
  45ed48:	ldr	x8, [sp, #10472]
  45ed4c:	cmp	x8, #0x0
  45ed50:	cset	w9, ge  // ge = tcont
  45ed54:	tbnz	w9, #0, 45ee00 <readlinkat@plt+0x5bed0>
  45ed58:	ldursw	x8, [x29, #-92]
  45ed5c:	ldr	x9, [sp, #10472]
  45ed60:	mov	x10, xzr
  45ed64:	mul	x9, x10, x9
  45ed68:	ldursw	x11, [x29, #-92]
  45ed6c:	add	x9, x9, x11
  45ed70:	mul	x9, x10, x9
  45ed74:	subs	x9, x9, #0x1
  45ed78:	cmp	x9, #0x0
  45ed7c:	cset	w12, ge  // ge = tcont
  45ed80:	str	x8, [sp, #2280]
  45ed84:	tbnz	w12, #0, 45edc4 <readlinkat@plt+0x5be94>
  45ed88:	ldr	x8, [sp, #10472]
  45ed8c:	mov	x9, xzr
  45ed90:	mul	x8, x9, x8
  45ed94:	ldursw	x10, [x29, #-92]
  45ed98:	add	x8, x8, x10
  45ed9c:	mul	x8, x9, x8
  45eda0:	add	x8, x8, #0x1
  45eda4:	lsl	x8, x8, #62
  45eda8:	subs	x8, x8, #0x1
  45edac:	mov	x9, #0x2                   	// #2
  45edb0:	mul	x8, x8, x9
  45edb4:	add	x8, x8, #0x1
  45edb8:	mvn	x8, x8
  45edbc:	str	x8, [sp, #2272]
  45edc0:	b	45ede4 <readlinkat@plt+0x5beb4>
  45edc4:	ldr	x8, [sp, #10472]
  45edc8:	mov	x9, xzr
  45edcc:	mul	x8, x9, x8
  45edd0:	ldursw	x10, [x29, #-92]
  45edd4:	add	x8, x8, x10
  45edd8:	mul	x8, x9, x8
  45eddc:	add	x8, x8, #0x0
  45ede0:	str	x8, [sp, #2272]
  45ede4:	ldr	x8, [sp, #2272]
  45ede8:	ldr	x9, [sp, #10472]
  45edec:	subs	x8, x8, x9
  45edf0:	ldr	x9, [sp, #2280]
  45edf4:	cmp	x9, x8
  45edf8:	b.lt	45ef60 <readlinkat@plt+0x5c030>  // b.tstop
  45edfc:	b	45ef0c <readlinkat@plt+0x5bfdc>
  45ee00:	ldr	x8, [sp, #10472]
  45ee04:	mov	x9, xzr
  45ee08:	mul	x8, x9, x8
  45ee0c:	ldursw	x10, [x29, #-92]
  45ee10:	add	x8, x8, x10
  45ee14:	mul	x8, x9, x8
  45ee18:	subs	x8, x8, #0x1
  45ee1c:	cmp	x8, #0x0
  45ee20:	cset	w11, ge  // ge = tcont
  45ee24:	tbnz	w11, #0, 45ee60 <readlinkat@plt+0x5bf30>
  45ee28:	ldr	x8, [sp, #10472]
  45ee2c:	mov	x9, xzr
  45ee30:	mul	x8, x9, x8
  45ee34:	ldursw	x10, [x29, #-92]
  45ee38:	add	x8, x8, x10
  45ee3c:	mul	x8, x9, x8
  45ee40:	add	x8, x8, #0x1
  45ee44:	lsl	x8, x8, #62
  45ee48:	subs	x8, x8, #0x1
  45ee4c:	mov	x9, #0x2                   	// #2
  45ee50:	mul	x8, x8, x9
  45ee54:	add	x8, x8, #0x1
  45ee58:	str	x8, [sp, #2264]
  45ee5c:	b	45ee80 <readlinkat@plt+0x5bf50>
  45ee60:	ldr	x8, [sp, #10472]
  45ee64:	mov	x9, xzr
  45ee68:	mul	x8, x9, x8
  45ee6c:	ldursw	x10, [x29, #-92]
  45ee70:	add	x8, x8, x10
  45ee74:	mul	x8, x9, x8
  45ee78:	subs	x8, x8, #0x1
  45ee7c:	str	x8, [sp, #2264]
  45ee80:	ldr	x8, [sp, #2264]
  45ee84:	ldr	x9, [sp, #10472]
  45ee88:	subs	x8, x8, x9
  45ee8c:	ldursw	x9, [x29, #-92]
  45ee90:	cmp	x8, x9
  45ee94:	b.lt	45ef60 <readlinkat@plt+0x5c030>  // b.tstop
  45ee98:	b	45ef0c <readlinkat@plt+0x5bfdc>
  45ee9c:	ldursw	x8, [x29, #-92]
  45eea0:	cmp	x8, #0x0
  45eea4:	cset	w9, ge  // ge = tcont
  45eea8:	tbnz	w9, #0, 45eec8 <readlinkat@plt+0x5bf98>
  45eeac:	ldr	x8, [sp, #10472]
  45eeb0:	ldursw	x9, [x29, #-92]
  45eeb4:	ldr	x10, [sp, #10472]
  45eeb8:	add	x9, x9, x10
  45eebc:	cmp	x8, x9
  45eec0:	b.le	45ef60 <readlinkat@plt+0x5c030>
  45eec4:	b	45ef0c <readlinkat@plt+0x5bfdc>
  45eec8:	ldr	x8, [sp, #10472]
  45eecc:	cmp	x8, #0x0
  45eed0:	cset	w9, ge  // ge = tcont
  45eed4:	tbnz	w9, #0, 45eef4 <readlinkat@plt+0x5bfc4>
  45eed8:	ldursw	x8, [x29, #-92]
  45eedc:	ldursw	x9, [x29, #-92]
  45eee0:	ldr	x10, [sp, #10472]
  45eee4:	add	x9, x9, x10
  45eee8:	cmp	x8, x9
  45eeec:	b.le	45ef60 <readlinkat@plt+0x5c030>
  45eef0:	b	45ef0c <readlinkat@plt+0x5bfdc>
  45eef4:	ldursw	x8, [x29, #-92]
  45eef8:	ldr	x9, [sp, #10472]
  45eefc:	add	x8, x8, x9
  45ef00:	ldr	x9, [sp, #10472]
  45ef04:	cmp	x8, x9
  45ef08:	b.lt	45ef60 <readlinkat@plt+0x5c030>  // b.tstop
  45ef0c:	ldursw	x8, [x29, #-92]
  45ef10:	ldr	x9, [sp, #10472]
  45ef14:	add	x8, x8, x9
  45ef18:	mov	x9, xzr
  45ef1c:	mul	x8, x9, x8
  45ef20:	subs	x8, x8, #0x1
  45ef24:	cmp	x8, #0x0
  45ef28:	cset	w10, ge  // ge = tcont
  45ef2c:	tbnz	w10, #0, 45ef48 <readlinkat@plt+0x5c018>
  45ef30:	ldursw	x8, [x29, #-92]
  45ef34:	ldr	x9, [sp, #10472]
  45ef38:	add	x8, x8, x9
  45ef3c:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  45ef40:	cmp	x8, x9
  45ef44:	b.lt	45ef60 <readlinkat@plt+0x5c030>  // b.tstop
  45ef48:	ldursw	x8, [x29, #-92]
  45ef4c:	ldr	x9, [sp, #10472]
  45ef50:	add	x8, x8, x9
  45ef54:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  45ef58:	cmp	x9, x8
  45ef5c:	b.ge	45ef7c <readlinkat@plt+0x5c04c>  // b.tcont
  45ef60:	ldursw	x8, [x29, #-92]
  45ef64:	ldr	x9, [sp, #10472]
  45ef68:	add	x8, x8, x9
  45ef6c:	str	w8, [sp, #10020]
  45ef70:	ldr	w8, [sp, #9664]
  45ef74:	tbnz	w8, #0, 45f27c <readlinkat@plt+0x5c34c>
  45ef78:	b	45f2ac <readlinkat@plt+0x5c37c>
  45ef7c:	ldursw	x8, [x29, #-92]
  45ef80:	ldr	x9, [sp, #10472]
  45ef84:	add	x8, x8, x9
  45ef88:	str	w8, [sp, #10020]
  45ef8c:	ldr	w8, [sp, #9668]
  45ef90:	tbnz	w8, #0, 45f27c <readlinkat@plt+0x5c34c>
  45ef94:	b	45f2ac <readlinkat@plt+0x5c37c>
  45ef98:	ldr	x8, [sp, #10472]
  45ef9c:	mov	x9, xzr
  45efa0:	mul	x8, x9, x8
  45efa4:	ldursw	x10, [x29, #-92]
  45efa8:	add	x8, x8, x10
  45efac:	mul	x8, x9, x8
  45efb0:	subs	x8, x8, #0x1
  45efb4:	cmp	x8, #0x0
  45efb8:	cset	w11, ge  // ge = tcont
  45efbc:	tbnz	w11, #0, 45effc <readlinkat@plt+0x5c0cc>
  45efc0:	ldr	x8, [sp, #10472]
  45efc4:	mov	x9, xzr
  45efc8:	mul	x8, x9, x8
  45efcc:	ldursw	x10, [x29, #-92]
  45efd0:	add	x8, x8, x10
  45efd4:	mul	x8, x9, x8
  45efd8:	add	x8, x8, #0x1
  45efdc:	lsl	x8, x8, #62
  45efe0:	subs	x8, x8, #0x1
  45efe4:	mov	x9, #0x2                   	// #2
  45efe8:	mul	x8, x8, x9
  45efec:	add	x8, x8, #0x1
  45eff0:	mvn	x8, x8
  45eff4:	str	x8, [sp, #2256]
  45eff8:	b	45f01c <readlinkat@plt+0x5c0ec>
  45effc:	ldr	x8, [sp, #10472]
  45f000:	mov	x9, xzr
  45f004:	mul	x8, x9, x8
  45f008:	ldursw	x10, [x29, #-92]
  45f00c:	add	x8, x8, x10
  45f010:	mul	x8, x9, x8
  45f014:	add	x8, x8, #0x0
  45f018:	str	x8, [sp, #2256]
  45f01c:	ldr	x8, [sp, #2256]
  45f020:	cmp	x8, #0x0
  45f024:	cset	w9, ge  // ge = tcont
  45f028:	tbnz	w9, #0, 45f180 <readlinkat@plt+0x5c250>
  45f02c:	ldr	x8, [sp, #10472]
  45f030:	cmp	x8, #0x0
  45f034:	cset	w9, ge  // ge = tcont
  45f038:	tbnz	w9, #0, 45f0e4 <readlinkat@plt+0x5c1b4>
  45f03c:	ldursw	x8, [x29, #-92]
  45f040:	ldr	x9, [sp, #10472]
  45f044:	mov	x10, xzr
  45f048:	mul	x9, x10, x9
  45f04c:	ldursw	x11, [x29, #-92]
  45f050:	add	x9, x9, x11
  45f054:	mul	x9, x10, x9
  45f058:	subs	x9, x9, #0x1
  45f05c:	cmp	x9, #0x0
  45f060:	cset	w12, ge  // ge = tcont
  45f064:	str	x8, [sp, #2248]
  45f068:	tbnz	w12, #0, 45f0a8 <readlinkat@plt+0x5c178>
  45f06c:	ldr	x8, [sp, #10472]
  45f070:	mov	x9, xzr
  45f074:	mul	x8, x9, x8
  45f078:	ldursw	x10, [x29, #-92]
  45f07c:	add	x8, x8, x10
  45f080:	mul	x8, x9, x8
  45f084:	add	x8, x8, #0x1
  45f088:	lsl	x8, x8, #62
  45f08c:	subs	x8, x8, #0x1
  45f090:	mov	x9, #0x2                   	// #2
  45f094:	mul	x8, x8, x9
  45f098:	add	x8, x8, #0x1
  45f09c:	mvn	x8, x8
  45f0a0:	str	x8, [sp, #2240]
  45f0a4:	b	45f0c8 <readlinkat@plt+0x5c198>
  45f0a8:	ldr	x8, [sp, #10472]
  45f0ac:	mov	x9, xzr
  45f0b0:	mul	x8, x9, x8
  45f0b4:	ldursw	x10, [x29, #-92]
  45f0b8:	add	x8, x8, x10
  45f0bc:	mul	x8, x9, x8
  45f0c0:	add	x8, x8, #0x0
  45f0c4:	str	x8, [sp, #2240]
  45f0c8:	ldr	x8, [sp, #2240]
  45f0cc:	ldr	x9, [sp, #10472]
  45f0d0:	subs	x8, x8, x9
  45f0d4:	ldr	x9, [sp, #2248]
  45f0d8:	cmp	x9, x8
  45f0dc:	b.lt	45f244 <readlinkat@plt+0x5c314>  // b.tstop
  45f0e0:	b	45f1f0 <readlinkat@plt+0x5c2c0>
  45f0e4:	ldr	x8, [sp, #10472]
  45f0e8:	mov	x9, xzr
  45f0ec:	mul	x8, x9, x8
  45f0f0:	ldursw	x10, [x29, #-92]
  45f0f4:	add	x8, x8, x10
  45f0f8:	mul	x8, x9, x8
  45f0fc:	subs	x8, x8, #0x1
  45f100:	cmp	x8, #0x0
  45f104:	cset	w11, ge  // ge = tcont
  45f108:	tbnz	w11, #0, 45f144 <readlinkat@plt+0x5c214>
  45f10c:	ldr	x8, [sp, #10472]
  45f110:	mov	x9, xzr
  45f114:	mul	x8, x9, x8
  45f118:	ldursw	x10, [x29, #-92]
  45f11c:	add	x8, x8, x10
  45f120:	mul	x8, x9, x8
  45f124:	add	x8, x8, #0x1
  45f128:	lsl	x8, x8, #62
  45f12c:	subs	x8, x8, #0x1
  45f130:	mov	x9, #0x2                   	// #2
  45f134:	mul	x8, x8, x9
  45f138:	add	x8, x8, #0x1
  45f13c:	str	x8, [sp, #2232]
  45f140:	b	45f164 <readlinkat@plt+0x5c234>
  45f144:	ldr	x8, [sp, #10472]
  45f148:	mov	x9, xzr
  45f14c:	mul	x8, x9, x8
  45f150:	ldursw	x10, [x29, #-92]
  45f154:	add	x8, x8, x10
  45f158:	mul	x8, x9, x8
  45f15c:	subs	x8, x8, #0x1
  45f160:	str	x8, [sp, #2232]
  45f164:	ldr	x8, [sp, #2232]
  45f168:	ldr	x9, [sp, #10472]
  45f16c:	subs	x8, x8, x9
  45f170:	ldursw	x9, [x29, #-92]
  45f174:	cmp	x8, x9
  45f178:	b.lt	45f244 <readlinkat@plt+0x5c314>  // b.tstop
  45f17c:	b	45f1f0 <readlinkat@plt+0x5c2c0>
  45f180:	ldur	w8, [x29, #-92]
  45f184:	cmp	w8, #0x0
  45f188:	cset	w8, ge  // ge = tcont
  45f18c:	tbnz	w8, #0, 45f1ac <readlinkat@plt+0x5c27c>
  45f190:	ldr	x8, [sp, #10472]
  45f194:	ldursw	x9, [x29, #-92]
  45f198:	ldr	x10, [sp, #10472]
  45f19c:	add	x9, x9, x10
  45f1a0:	cmp	x8, x9
  45f1a4:	b.le	45f244 <readlinkat@plt+0x5c314>
  45f1a8:	b	45f1f0 <readlinkat@plt+0x5c2c0>
  45f1ac:	ldr	x8, [sp, #10472]
  45f1b0:	cmp	x8, #0x0
  45f1b4:	cset	w9, ge  // ge = tcont
  45f1b8:	tbnz	w9, #0, 45f1d8 <readlinkat@plt+0x5c2a8>
  45f1bc:	ldursw	x8, [x29, #-92]
  45f1c0:	ldursw	x9, [x29, #-92]
  45f1c4:	ldr	x10, [sp, #10472]
  45f1c8:	add	x9, x9, x10
  45f1cc:	cmp	x8, x9
  45f1d0:	b.le	45f244 <readlinkat@plt+0x5c314>
  45f1d4:	b	45f1f0 <readlinkat@plt+0x5c2c0>
  45f1d8:	ldursw	x8, [x29, #-92]
  45f1dc:	ldr	x9, [sp, #10472]
  45f1e0:	add	x8, x8, x9
  45f1e4:	ldr	x9, [sp, #10472]
  45f1e8:	cmp	x8, x9
  45f1ec:	b.lt	45f244 <readlinkat@plt+0x5c314>  // b.tstop
  45f1f0:	ldursw	x8, [x29, #-92]
  45f1f4:	ldr	x9, [sp, #10472]
  45f1f8:	add	x8, x8, x9
  45f1fc:	mov	x9, xzr
  45f200:	mul	x8, x9, x8
  45f204:	subs	x8, x8, #0x1
  45f208:	cmp	x8, #0x0
  45f20c:	cset	w10, ge  // ge = tcont
  45f210:	tbnz	w10, #0, 45f22c <readlinkat@plt+0x5c2fc>
  45f214:	ldursw	x8, [x29, #-92]
  45f218:	ldr	x9, [sp, #10472]
  45f21c:	add	x8, x8, x9
  45f220:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  45f224:	cmp	x8, x9
  45f228:	b.lt	45f244 <readlinkat@plt+0x5c314>  // b.tstop
  45f22c:	ldursw	x8, [x29, #-92]
  45f230:	ldr	x9, [sp, #10472]
  45f234:	add	x8, x8, x9
  45f238:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  45f23c:	cmp	x9, x8
  45f240:	b.ge	45f260 <readlinkat@plt+0x5c330>  // b.tcont
  45f244:	ldursw	x8, [x29, #-92]
  45f248:	ldr	x9, [sp, #10472]
  45f24c:	add	x8, x8, x9
  45f250:	str	w8, [sp, #10020]
  45f254:	ldr	w8, [sp, #9664]
  45f258:	tbnz	w8, #0, 45f27c <readlinkat@plt+0x5c34c>
  45f25c:	b	45f2ac <readlinkat@plt+0x5c37c>
  45f260:	ldursw	x8, [x29, #-92]
  45f264:	ldr	x9, [sp, #10472]
  45f268:	add	x8, x8, x9
  45f26c:	str	w8, [sp, #10020]
  45f270:	ldr	w8, [sp, #9668]
  45f274:	tbnz	w8, #0, 45f27c <readlinkat@plt+0x5c34c>
  45f278:	b	45f2ac <readlinkat@plt+0x5c37c>
  45f27c:	add	x8, sp, #0x2, lsl #12
  45f280:	add	x8, x8, #0x870
  45f284:	ldrb	w9, [x8, #217]
  45f288:	tbnz	w9, #0, 45f290 <readlinkat@plt+0x5c360>
  45f28c:	b	45f2a8 <readlinkat@plt+0x5c378>
  45f290:	adrp	x0, 47e000 <renameat2@@Base+0xa768>
  45f294:	add	x0, x0, #0x653
  45f298:	adrp	x1, 47e000 <renameat2@@Base+0xa768>
  45f29c:	add	x1, x1, #0x661
  45f2a0:	mov	w2, #0x877                 	// #2167
  45f2a4:	bl	443c04 <readlinkat@plt+0x40cd4>
  45f2a8:	b	46cd54 <readlinkat@plt+0x69e24>
  45f2ac:	ldr	w8, [sp, #10028]
  45f2b0:	sub	x1, x29, #0x68
  45f2b4:	stur	w8, [x29, #-84]
  45f2b8:	ldr	w8, [sp, #10024]
  45f2bc:	stur	w8, [x29, #-88]
  45f2c0:	ldr	w8, [sp, #10020]
  45f2c4:	stur	w8, [x29, #-92]
  45f2c8:	ldur	w8, [x29, #-152]
  45f2cc:	stur	w8, [x29, #-96]
  45f2d0:	ldur	w8, [x29, #-156]
  45f2d4:	stur	w8, [x29, #-100]
  45f2d8:	ldur	w8, [x29, #-160]
  45f2dc:	stur	w8, [x29, #-104]
  45f2e0:	ldur	w8, [x29, #-128]
  45f2e4:	stur	w8, [x29, #-72]
  45f2e8:	ldr	x0, [sp, #10736]
  45f2ec:	bl	4759a8 <renameat2@@Base+0x2110>
  45f2f0:	str	x0, [sp, #10752]
  45f2f4:	ldr	x9, [sp, #10752]
  45f2f8:	mov	x10, #0xffffffffffffffff    	// #-1
  45f2fc:	cmp	x9, x10
  45f300:	b.ne	45f350 <readlinkat@plt+0x5c420>  // b.any
  45f304:	add	x8, sp, #0x2, lsl #12
  45f308:	add	x8, x8, #0x870
  45f30c:	ldrb	w9, [x8, #217]
  45f310:	tbnz	w9, #0, 45f318 <readlinkat@plt+0x5c3e8>
  45f314:	b	45f34c <readlinkat@plt+0x5c41c>
  45f318:	sub	x0, x29, #0x68
  45f31c:	add	x1, sp, #0x2, lsl #12
  45f320:	add	x1, x1, #0x870
  45f324:	add	x2, sp, #0x2, lsl #12
  45f328:	add	x2, x2, #0xa91
  45f32c:	mov	w3, #0x64                  	// #100
  45f330:	bl	470db8 <readlinkat@plt+0x6de88>
  45f334:	adrp	x8, 47e000 <renameat2@@Base+0xa768>
  45f338:	add	x8, x8, #0x672
  45f33c:	str	x0, [sp, #2224]
  45f340:	mov	x0, x8
  45f344:	ldr	x1, [sp, #2224]
  45f348:	bl	443c04 <readlinkat@plt+0x40cd4>
  45f34c:	b	46cd54 <readlinkat@plt+0x69e24>
  45f350:	add	x8, sp, #0x2, lsl #12
  45f354:	add	x8, x8, #0x870
  45f358:	ldrb	w9, [x8, #217]
  45f35c:	tbnz	w9, #0, 45f364 <readlinkat@plt+0x5c434>
  45f360:	b	45f490 <readlinkat@plt+0x5c560>
  45f364:	add	x1, sp, #0x2, lsl #12
  45f368:	add	x1, x1, #0x870
  45f36c:	ldr	x8, [sp, #10456]
  45f370:	ldr	x2, [sp, #10464]
  45f374:	ldr	x3, [sp, #10472]
  45f378:	adrp	x0, 47e000 <renameat2@@Base+0xa768>
  45f37c:	add	x0, x0, #0x6b1
  45f380:	str	x1, [sp, #2216]
  45f384:	mov	x1, x8
  45f388:	bl	443c04 <readlinkat@plt+0x40cd4>
  45f38c:	sub	x0, x29, #0x68
  45f390:	ldr	x1, [sp, #2216]
  45f394:	add	x2, sp, #0x2, lsl #12
  45f398:	add	x2, x2, #0xa91
  45f39c:	mov	w3, #0x64                  	// #100
  45f3a0:	bl	470db8 <readlinkat@plt+0x6de88>
  45f3a4:	adrp	x8, 47e000 <renameat2@@Base+0xa768>
  45f3a8:	add	x8, x8, #0x6ee
  45f3ac:	str	x0, [sp, #2208]
  45f3b0:	mov	x0, x8
  45f3b4:	ldr	x1, [sp, #2208]
  45f3b8:	bl	443c04 <readlinkat@plt+0x40cd4>
  45f3bc:	ldur	w9, [x29, #-128]
  45f3c0:	mov	w10, #0xffffffff            	// #-1
  45f3c4:	cmp	w9, w10
  45f3c8:	b.eq	45f3e8 <readlinkat@plt+0x5c4b8>  // b.none
  45f3cc:	ldur	w8, [x29, #-72]
  45f3d0:	ldur	w9, [x29, #-128]
  45f3d4:	cmp	w8, w9
  45f3d8:	b.eq	45f3e8 <readlinkat@plt+0x5c4b8>  // b.none
  45f3dc:	adrp	x0, 47e000 <renameat2@@Base+0xa768>
  45f3e0:	add	x0, x0, #0x708
  45f3e4:	bl	443c04 <readlinkat@plt+0x40cd4>
  45f3e8:	ldr	x8, [sp, #10472]
  45f3ec:	cbnz	x8, 45f490 <readlinkat@plt+0x5c560>
  45f3f0:	ldur	w8, [x29, #-92]
  45f3f4:	ldr	w9, [sp, #10020]
  45f3f8:	cmp	w8, w9
  45f3fc:	b.ne	45f418 <readlinkat@plt+0x5c4e8>  // b.any
  45f400:	ldr	x8, [sp, #10464]
  45f404:	cbnz	x8, 45f490 <readlinkat@plt+0x5c560>
  45f408:	ldur	w8, [x29, #-88]
  45f40c:	ldr	w9, [sp, #10024]
  45f410:	cmp	w8, w9
  45f414:	b.eq	45f490 <readlinkat@plt+0x5c560>  // b.none
  45f418:	adrp	x0, 47e000 <renameat2@@Base+0xa768>
  45f41c:	add	x0, x0, #0x745
  45f420:	bl	443c04 <readlinkat@plt+0x40cd4>
  45f424:	ldr	w0, [sp, #10028]
  45f428:	add	x8, sp, #0x2, lsl #12
  45f42c:	add	x8, x8, #0x717
  45f430:	mov	x1, x8
  45f434:	str	x8, [sp, #2200]
  45f438:	bl	470f6c <readlinkat@plt+0x6e03c>
  45f43c:	ldr	w9, [sp, #10024]
  45f440:	add	w2, w9, #0x1
  45f444:	ldr	w3, [sp, #10020]
  45f448:	adrp	x8, 47e000 <renameat2@@Base+0xa768>
  45f44c:	add	x8, x8, #0x780
  45f450:	str	x0, [sp, #2192]
  45f454:	mov	x0, x8
  45f458:	ldr	x1, [sp, #2192]
  45f45c:	bl	443c04 <readlinkat@plt+0x40cd4>
  45f460:	ldur	w0, [x29, #-84]
  45f464:	ldr	x1, [sp, #2200]
  45f468:	bl	470f6c <readlinkat@plt+0x6e03c>
  45f46c:	ldur	w9, [x29, #-88]
  45f470:	add	w2, w9, #0x1
  45f474:	ldur	w3, [x29, #-92]
  45f478:	adrp	x8, 47e000 <renameat2@@Base+0xa768>
  45f47c:	add	x8, x8, #0x7a3
  45f480:	str	x0, [sp, #2184]
  45f484:	mov	x0, x8
  45f488:	ldr	x1, [sp, #2184]
  45f48c:	bl	443c04 <readlinkat@plt+0x40cd4>
  45f490:	ldr	x8, [sp, #10560]
  45f494:	cbz	x8, 45fb00 <readlinkat@plt+0x5cbd0>
  45f498:	ldrsw	x8, [sp, #10376]
  45f49c:	str	x8, [sp, #9992]
  45f4a0:	mov	w9, #0x0                   	// #0
  45f4a4:	add	x8, sp, #0x1, lsl #12
  45f4a8:	add	x8, x8, #0x700
  45f4ac:	strb	w9, [x8, #4095]
  45f4b0:	ldur	x8, [x29, #-64]
  45f4b4:	str	x8, [sp, #9968]
  45f4b8:	ldr	x8, [sp, #9968]
  45f4bc:	mov	x10, xzr
  45f4c0:	mul	x8, x10, x8
  45f4c4:	ldr	x11, [sp, #9992]
  45f4c8:	add	x8, x8, x11
  45f4cc:	mul	x8, x10, x8
  45f4d0:	subs	x8, x8, #0x1
  45f4d4:	cmp	x8, #0x0
  45f4d8:	cset	w9, ge  // ge = tcont
  45f4dc:	tbnz	w9, #0, 45f51c <readlinkat@plt+0x5c5ec>
  45f4e0:	ldr	x8, [sp, #9968]
  45f4e4:	mov	x9, xzr
  45f4e8:	mul	x8, x9, x8
  45f4ec:	ldr	x10, [sp, #9992]
  45f4f0:	add	x8, x8, x10
  45f4f4:	mul	x8, x9, x8
  45f4f8:	add	x8, x8, #0x1
  45f4fc:	lsl	x8, x8, #62
  45f500:	subs	x8, x8, #0x1
  45f504:	mov	x9, #0x2                   	// #2
  45f508:	mul	x8, x8, x9
  45f50c:	add	x8, x8, #0x1
  45f510:	mvn	x8, x8
  45f514:	str	x8, [sp, #2176]
  45f518:	b	45f53c <readlinkat@plt+0x5c60c>
  45f51c:	ldr	x8, [sp, #9968]
  45f520:	mov	x9, xzr
  45f524:	mul	x8, x9, x8
  45f528:	ldr	x10, [sp, #9992]
  45f52c:	add	x8, x8, x10
  45f530:	mul	x8, x9, x8
  45f534:	add	x8, x8, #0x0
  45f538:	str	x8, [sp, #2176]
  45f53c:	ldr	x8, [sp, #2176]
  45f540:	cmp	x8, #0x0
  45f544:	cset	w9, ge  // ge = tcont
  45f548:	tbnz	w9, #0, 45f6a0 <readlinkat@plt+0x5c770>
  45f54c:	ldr	x8, [sp, #9968]
  45f550:	cmp	x8, #0x0
  45f554:	cset	w9, ge  // ge = tcont
  45f558:	tbnz	w9, #0, 45f5f8 <readlinkat@plt+0x5c6c8>
  45f55c:	ldr	x8, [sp, #9968]
  45f560:	mov	x9, xzr
  45f564:	mul	x8, x9, x8
  45f568:	ldr	x10, [sp, #9992]
  45f56c:	add	x8, x8, x10
  45f570:	mul	x8, x9, x8
  45f574:	subs	x8, x8, #0x1
  45f578:	cmp	x8, #0x0
  45f57c:	cset	w11, ge  // ge = tcont
  45f580:	tbnz	w11, #0, 45f5bc <readlinkat@plt+0x5c68c>
  45f584:	ldr	x8, [sp, #9968]
  45f588:	mov	x9, xzr
  45f58c:	mul	x8, x9, x8
  45f590:	ldr	x10, [sp, #9992]
  45f594:	add	x8, x8, x10
  45f598:	mul	x8, x9, x8
  45f59c:	add	x8, x8, #0x1
  45f5a0:	lsl	x8, x8, #62
  45f5a4:	subs	x8, x8, #0x1
  45f5a8:	mov	x9, #0x2                   	// #2
  45f5ac:	mul	x8, x8, x9
  45f5b0:	add	x8, x8, #0x1
  45f5b4:	str	x8, [sp, #2168]
  45f5b8:	b	45f5dc <readlinkat@plt+0x5c6ac>
  45f5bc:	ldr	x8, [sp, #9968]
  45f5c0:	mov	x9, xzr
  45f5c4:	mul	x8, x9, x8
  45f5c8:	ldr	x10, [sp, #9992]
  45f5cc:	add	x8, x8, x10
  45f5d0:	mul	x8, x9, x8
  45f5d4:	subs	x8, x8, #0x1
  45f5d8:	str	x8, [sp, #2168]
  45f5dc:	ldr	x8, [sp, #2168]
  45f5e0:	ldr	x9, [sp, #9968]
  45f5e4:	add	x8, x8, x9
  45f5e8:	ldr	x9, [sp, #9992]
  45f5ec:	cmp	x8, x9
  45f5f0:	b.lt	45f74c <readlinkat@plt+0x5c81c>  // b.tstop
  45f5f4:	b	45f6f8 <readlinkat@plt+0x5c7c8>
  45f5f8:	ldr	x8, [sp, #9992]
  45f5fc:	ldr	x9, [sp, #9968]
  45f600:	mov	x10, xzr
  45f604:	mul	x9, x10, x9
  45f608:	ldr	x11, [sp, #9992]
  45f60c:	add	x9, x9, x11
  45f610:	mul	x9, x10, x9
  45f614:	subs	x9, x9, #0x1
  45f618:	cmp	x9, #0x0
  45f61c:	cset	w12, ge  // ge = tcont
  45f620:	str	x8, [sp, #2160]
  45f624:	tbnz	w12, #0, 45f664 <readlinkat@plt+0x5c734>
  45f628:	ldr	x8, [sp, #9968]
  45f62c:	mov	x9, xzr
  45f630:	mul	x8, x9, x8
  45f634:	ldr	x10, [sp, #9992]
  45f638:	add	x8, x8, x10
  45f63c:	mul	x8, x9, x8
  45f640:	add	x8, x8, #0x1
  45f644:	lsl	x8, x8, #62
  45f648:	subs	x8, x8, #0x1
  45f64c:	mov	x9, #0x2                   	// #2
  45f650:	mul	x8, x8, x9
  45f654:	add	x8, x8, #0x1
  45f658:	mvn	x8, x8
  45f65c:	str	x8, [sp, #2152]
  45f660:	b	45f684 <readlinkat@plt+0x5c754>
  45f664:	ldr	x8, [sp, #9968]
  45f668:	mov	x9, xzr
  45f66c:	mul	x8, x9, x8
  45f670:	ldr	x10, [sp, #9992]
  45f674:	add	x8, x8, x10
  45f678:	mul	x8, x9, x8
  45f67c:	add	x8, x8, #0x0
  45f680:	str	x8, [sp, #2152]
  45f684:	ldr	x8, [sp, #2152]
  45f688:	ldr	x9, [sp, #9968]
  45f68c:	add	x8, x8, x9
  45f690:	ldr	x9, [sp, #2160]
  45f694:	cmp	x9, x8
  45f698:	b.lt	45f74c <readlinkat@plt+0x5c81c>  // b.tstop
  45f69c:	b	45f6f8 <readlinkat@plt+0x5c7c8>
  45f6a0:	ldr	x8, [sp, #9992]
  45f6a4:	cmp	x8, #0x0
  45f6a8:	cset	w9, ge  // ge = tcont
  45f6ac:	tbnz	w9, #0, 45f6bc <readlinkat@plt+0x5c78c>
  45f6b0:	ldr	w8, [sp, #9664]
  45f6b4:	tbnz	w8, #0, 45f74c <readlinkat@plt+0x5c81c>
  45f6b8:	b	45f6f8 <readlinkat@plt+0x5c7c8>
  45f6bc:	ldr	x8, [sp, #9968]
  45f6c0:	cmp	x8, #0x0
  45f6c4:	cset	w9, ge  // ge = tcont
  45f6c8:	tbnz	w9, #0, 45f6e8 <readlinkat@plt+0x5c7b8>
  45f6cc:	ldr	x8, [sp, #9992]
  45f6d0:	ldr	x9, [sp, #9968]
  45f6d4:	subs	x8, x8, x9
  45f6d8:	ldr	x9, [sp, #9992]
  45f6dc:	cmp	x8, x9
  45f6e0:	b.le	45f74c <readlinkat@plt+0x5c81c>
  45f6e4:	b	45f6f8 <readlinkat@plt+0x5c7c8>
  45f6e8:	ldr	x8, [sp, #9992]
  45f6ec:	ldr	x9, [sp, #9968]
  45f6f0:	cmp	x8, x9
  45f6f4:	b.lt	45f74c <readlinkat@plt+0x5c81c>  // b.tstop
  45f6f8:	ldr	x8, [sp, #9992]
  45f6fc:	ldr	x9, [sp, #9968]
  45f700:	subs	x8, x8, x9
  45f704:	mov	x9, xzr
  45f708:	mul	x8, x9, x8
  45f70c:	subs	x8, x8, #0x1
  45f710:	cmp	x8, #0x0
  45f714:	cset	w10, ge  // ge = tcont
  45f718:	tbnz	w10, #0, 45f734 <readlinkat@plt+0x5c804>
  45f71c:	ldr	x8, [sp, #9992]
  45f720:	ldr	x9, [sp, #9968]
  45f724:	subs	x8, x8, x9
  45f728:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  45f72c:	cmp	x8, x9
  45f730:	b.lt	45f74c <readlinkat@plt+0x5c81c>  // b.tstop
  45f734:	ldr	x8, [sp, #9992]
  45f738:	ldr	x9, [sp, #9968]
  45f73c:	subs	x8, x8, x9
  45f740:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  45f744:	cmp	x9, x8
  45f748:	b.ge	45f768 <readlinkat@plt+0x5c838>  // b.tcont
  45f74c:	mov	w8, #0x1                   	// #1
  45f750:	ldr	x9, [sp, #9992]
  45f754:	ldr	x10, [sp, #9968]
  45f758:	subs	x9, x9, x10
  45f75c:	str	x9, [sp, #9992]
  45f760:	str	w8, [sp, #2148]
  45f764:	b	45f780 <readlinkat@plt+0x5c850>
  45f768:	mov	w8, wzr
  45f76c:	ldr	x9, [sp, #9992]
  45f770:	ldr	x10, [sp, #9968]
  45f774:	subs	x9, x9, x10
  45f778:	str	x9, [sp, #9992]
  45f77c:	str	w8, [sp, #2148]
  45f780:	ldr	w8, [sp, #2148]
  45f784:	add	x9, sp, #0x1, lsl #12
  45f788:	add	x9, x9, #0x700
  45f78c:	ldrb	w9, [x9, #4095]
  45f790:	mov	w10, #0x1                   	// #1
  45f794:	and	w9, w9, #0x1
  45f798:	orr	w8, w9, w8
  45f79c:	cmp	w8, #0x0
  45f7a0:	cset	w8, ne  // ne = any
  45f7a4:	and	w8, w8, w10
  45f7a8:	add	x9, sp, #0x1, lsl #12
  45f7ac:	add	x9, x9, #0x700
  45f7b0:	strb	w8, [x9, #4095]
  45f7b4:	ldr	x11, [sp, #9992]
  45f7b8:	mov	x12, xzr
  45f7bc:	mul	x11, x12, x11
  45f7c0:	ldr	x13, [sp, #10752]
  45f7c4:	add	x11, x11, x13
  45f7c8:	mul	x11, x12, x11
  45f7cc:	subs	x11, x11, #0x1
  45f7d0:	cmp	x11, #0x0
  45f7d4:	cset	w8, ge  // ge = tcont
  45f7d8:	tbnz	w8, #0, 45f818 <readlinkat@plt+0x5c8e8>
  45f7dc:	ldr	x8, [sp, #9992]
  45f7e0:	mov	x9, xzr
  45f7e4:	mul	x8, x9, x8
  45f7e8:	ldr	x10, [sp, #10752]
  45f7ec:	add	x8, x8, x10
  45f7f0:	mul	x8, x9, x8
  45f7f4:	add	x8, x8, #0x1
  45f7f8:	lsl	x8, x8, #62
  45f7fc:	subs	x8, x8, #0x1
  45f800:	mov	x9, #0x2                   	// #2
  45f804:	mul	x8, x8, x9
  45f808:	add	x8, x8, #0x1
  45f80c:	mvn	x8, x8
  45f810:	str	x8, [sp, #2136]
  45f814:	b	45f838 <readlinkat@plt+0x5c908>
  45f818:	ldr	x8, [sp, #9992]
  45f81c:	mov	x9, xzr
  45f820:	mul	x8, x9, x8
  45f824:	ldr	x10, [sp, #10752]
  45f828:	add	x8, x8, x10
  45f82c:	mul	x8, x9, x8
  45f830:	add	x8, x8, #0x0
  45f834:	str	x8, [sp, #2136]
  45f838:	ldr	x8, [sp, #2136]
  45f83c:	cmp	x8, #0x0
  45f840:	cset	w9, ge  // ge = tcont
  45f844:	tbnz	w9, #0, 45f99c <readlinkat@plt+0x5ca6c>
  45f848:	ldr	x8, [sp, #9992]
  45f84c:	cmp	x8, #0x0
  45f850:	cset	w9, ge  // ge = tcont
  45f854:	tbnz	w9, #0, 45f8f4 <readlinkat@plt+0x5c9c4>
  45f858:	ldr	x8, [sp, #9992]
  45f85c:	mov	x9, xzr
  45f860:	mul	x8, x9, x8
  45f864:	ldr	x10, [sp, #10752]
  45f868:	add	x8, x8, x10
  45f86c:	mul	x8, x9, x8
  45f870:	subs	x8, x8, #0x1
  45f874:	cmp	x8, #0x0
  45f878:	cset	w11, ge  // ge = tcont
  45f87c:	tbnz	w11, #0, 45f8b8 <readlinkat@plt+0x5c988>
  45f880:	ldr	x8, [sp, #9992]
  45f884:	mov	x9, xzr
  45f888:	mul	x8, x9, x8
  45f88c:	ldr	x10, [sp, #10752]
  45f890:	add	x8, x8, x10
  45f894:	mul	x8, x9, x8
  45f898:	add	x8, x8, #0x1
  45f89c:	lsl	x8, x8, #62
  45f8a0:	subs	x8, x8, #0x1
  45f8a4:	mov	x9, #0x2                   	// #2
  45f8a8:	mul	x8, x8, x9
  45f8ac:	add	x8, x8, #0x1
  45f8b0:	str	x8, [sp, #2128]
  45f8b4:	b	45f8d8 <readlinkat@plt+0x5c9a8>
  45f8b8:	ldr	x8, [sp, #9992]
  45f8bc:	mov	x9, xzr
  45f8c0:	mul	x8, x9, x8
  45f8c4:	ldr	x10, [sp, #10752]
  45f8c8:	add	x8, x8, x10
  45f8cc:	mul	x8, x9, x8
  45f8d0:	subs	x8, x8, #0x1
  45f8d4:	str	x8, [sp, #2128]
  45f8d8:	ldr	x8, [sp, #2128]
  45f8dc:	ldr	x9, [sp, #9992]
  45f8e0:	add	x8, x8, x9
  45f8e4:	ldr	x9, [sp, #10752]
  45f8e8:	cmp	x8, x9
  45f8ec:	b.lt	45fa48 <readlinkat@plt+0x5cb18>  // b.tstop
  45f8f0:	b	45f9f4 <readlinkat@plt+0x5cac4>
  45f8f4:	ldr	x8, [sp, #10752]
  45f8f8:	ldr	x9, [sp, #9992]
  45f8fc:	mov	x10, xzr
  45f900:	mul	x9, x10, x9
  45f904:	ldr	x11, [sp, #10752]
  45f908:	add	x9, x9, x11
  45f90c:	mul	x9, x10, x9
  45f910:	subs	x9, x9, #0x1
  45f914:	cmp	x9, #0x0
  45f918:	cset	w12, ge  // ge = tcont
  45f91c:	str	x8, [sp, #2120]
  45f920:	tbnz	w12, #0, 45f960 <readlinkat@plt+0x5ca30>
  45f924:	ldr	x8, [sp, #9992]
  45f928:	mov	x9, xzr
  45f92c:	mul	x8, x9, x8
  45f930:	ldr	x10, [sp, #10752]
  45f934:	add	x8, x8, x10
  45f938:	mul	x8, x9, x8
  45f93c:	add	x8, x8, #0x1
  45f940:	lsl	x8, x8, #62
  45f944:	subs	x8, x8, #0x1
  45f948:	mov	x9, #0x2                   	// #2
  45f94c:	mul	x8, x8, x9
  45f950:	add	x8, x8, #0x1
  45f954:	mvn	x8, x8
  45f958:	str	x8, [sp, #2112]
  45f95c:	b	45f980 <readlinkat@plt+0x5ca50>
  45f960:	ldr	x8, [sp, #9992]
  45f964:	mov	x9, xzr
  45f968:	mul	x8, x9, x8
  45f96c:	ldr	x10, [sp, #10752]
  45f970:	add	x8, x8, x10
  45f974:	mul	x8, x9, x8
  45f978:	add	x8, x8, #0x0
  45f97c:	str	x8, [sp, #2112]
  45f980:	ldr	x8, [sp, #2112]
  45f984:	ldr	x9, [sp, #9992]
  45f988:	add	x8, x8, x9
  45f98c:	ldr	x9, [sp, #2120]
  45f990:	cmp	x9, x8
  45f994:	b.lt	45fa48 <readlinkat@plt+0x5cb18>  // b.tstop
  45f998:	b	45f9f4 <readlinkat@plt+0x5cac4>
  45f99c:	ldr	x8, [sp, #10752]
  45f9a0:	cmp	x8, #0x0
  45f9a4:	cset	w9, ge  // ge = tcont
  45f9a8:	tbnz	w9, #0, 45f9b8 <readlinkat@plt+0x5ca88>
  45f9ac:	ldr	w8, [sp, #9664]
  45f9b0:	tbnz	w8, #0, 45fa48 <readlinkat@plt+0x5cb18>
  45f9b4:	b	45f9f4 <readlinkat@plt+0x5cac4>
  45f9b8:	ldr	x8, [sp, #9992]
  45f9bc:	cmp	x8, #0x0
  45f9c0:	cset	w9, ge  // ge = tcont
  45f9c4:	tbnz	w9, #0, 45f9e4 <readlinkat@plt+0x5cab4>
  45f9c8:	ldr	x8, [sp, #10752]
  45f9cc:	ldr	x9, [sp, #9992]
  45f9d0:	subs	x8, x8, x9
  45f9d4:	ldr	x9, [sp, #10752]
  45f9d8:	cmp	x8, x9
  45f9dc:	b.le	45fa48 <readlinkat@plt+0x5cb18>
  45f9e0:	b	45f9f4 <readlinkat@plt+0x5cac4>
  45f9e4:	ldr	x8, [sp, #10752]
  45f9e8:	ldr	x9, [sp, #9992]
  45f9ec:	cmp	x8, x9
  45f9f0:	b.lt	45fa48 <readlinkat@plt+0x5cb18>  // b.tstop
  45f9f4:	ldr	x8, [sp, #10752]
  45f9f8:	ldr	x9, [sp, #9992]
  45f9fc:	subs	x8, x8, x9
  45fa00:	mov	x9, xzr
  45fa04:	mul	x8, x9, x8
  45fa08:	subs	x8, x8, #0x1
  45fa0c:	cmp	x8, #0x0
  45fa10:	cset	w10, ge  // ge = tcont
  45fa14:	tbnz	w10, #0, 45fa30 <readlinkat@plt+0x5cb00>
  45fa18:	ldr	x8, [sp, #10752]
  45fa1c:	ldr	x9, [sp, #9992]
  45fa20:	subs	x8, x8, x9
  45fa24:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  45fa28:	cmp	x8, x9
  45fa2c:	b.lt	45fa48 <readlinkat@plt+0x5cb18>  // b.tstop
  45fa30:	ldr	x8, [sp, #10752]
  45fa34:	ldr	x9, [sp, #9992]
  45fa38:	subs	x8, x8, x9
  45fa3c:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  45fa40:	cmp	x9, x8
  45fa44:	b.ge	45fa64 <readlinkat@plt+0x5cb34>  // b.tcont
  45fa48:	mov	w8, #0x1                   	// #1
  45fa4c:	ldr	x9, [sp, #10752]
  45fa50:	ldr	x10, [sp, #9992]
  45fa54:	subs	x9, x9, x10
  45fa58:	str	x9, [sp, #9984]
  45fa5c:	str	w8, [sp, #2108]
  45fa60:	b	45fa7c <readlinkat@plt+0x5cb4c>
  45fa64:	mov	w8, wzr
  45fa68:	ldr	x9, [sp, #10752]
  45fa6c:	ldr	x10, [sp, #9992]
  45fa70:	subs	x9, x9, x10
  45fa74:	str	x9, [sp, #9984]
  45fa78:	str	w8, [sp, #2108]
  45fa7c:	ldr	w8, [sp, #2108]
  45fa80:	add	x9, sp, #0x1, lsl #12
  45fa84:	add	x9, x9, #0x700
  45fa88:	ldrb	w9, [x9, #4095]
  45fa8c:	mov	w10, #0x1                   	// #1
  45fa90:	and	w9, w9, #0x1
  45fa94:	orr	w8, w9, w8
  45fa98:	cmp	w8, #0x0
  45fa9c:	cset	w8, ne  // ne = any
  45faa0:	and	w8, w8, w10
  45faa4:	add	x9, sp, #0x1, lsl #12
  45faa8:	add	x9, x9, #0x700
  45faac:	strb	w8, [x9, #4095]
  45fab0:	add	x8, sp, #0x1, lsl #12
  45fab4:	add	x8, x8, #0x700
  45fab8:	ldrb	w8, [x8, #4095]
  45fabc:	tbnz	w8, #0, 45fad0 <readlinkat@plt+0x5cba0>
  45fac0:	ldr	x0, [sp, #9984]
  45fac4:	bl	443ce4 <readlinkat@plt+0x40db4>
  45fac8:	tbnz	w0, #0, 45fad0 <readlinkat@plt+0x5cba0>
  45facc:	b	45faf8 <readlinkat@plt+0x5cbc8>
  45fad0:	add	x8, sp, #0x2, lsl #12
  45fad4:	add	x8, x8, #0x870
  45fad8:	ldrb	w9, [x8, #217]
  45fadc:	tbnz	w9, #0, 45fae4 <readlinkat@plt+0x5cbb4>
  45fae0:	b	45faf4 <readlinkat@plt+0x5cbc4>
  45fae4:	ldr	w1, [sp, #10376]
  45fae8:	adrp	x0, 47e000 <renameat2@@Base+0xa768>
  45faec:	add	x0, x0, #0x7c6
  45faf0:	bl	443c04 <readlinkat@plt+0x40cd4>
  45faf4:	b	46cd54 <readlinkat@plt+0x69e24>
  45faf8:	ldr	x8, [sp, #9984]
  45fafc:	str	x8, [sp, #10752]
  45fb00:	add	x8, sp, #0x2, lsl #12
  45fb04:	add	x8, x8, #0x870
  45fb08:	ldrb	w9, [x8, #217]
  45fb0c:	tbnz	w9, #0, 45fb14 <readlinkat@plt+0x5cbe4>
  45fb10:	b	45fb54 <readlinkat@plt+0x5cc24>
  45fb14:	ldr	x8, [sp, #10752]
  45fb18:	str	x8, [sp, #9960]
  45fb1c:	sub	x0, x29, #0x68
  45fb20:	add	x1, sp, #0x2, lsl #12
  45fb24:	add	x1, x1, #0x870
  45fb28:	add	x2, sp, #0x2, lsl #12
  45fb2c:	add	x2, x2, #0xa91
  45fb30:	mov	w3, #0x64                  	// #100
  45fb34:	bl	470db8 <readlinkat@plt+0x6de88>
  45fb38:	ldr	x2, [sp, #9960]
  45fb3c:	adrp	x8, 47e000 <renameat2@@Base+0xa768>
  45fb40:	add	x8, x8, #0x7f1
  45fb44:	str	x0, [sp, #2096]
  45fb48:	mov	x0, x8
  45fb4c:	ldr	x1, [sp, #2096]
  45fb50:	bl	443c04 <readlinkat@plt+0x40cd4>
  45fb54:	ldr	x8, [sp, #10448]
  45fb58:	str	x8, [sp, #9952]
  45fb5c:	ldr	x8, [sp, #9952]
  45fb60:	ldrsw	x9, [sp, #10504]
  45fb64:	add	x8, x8, x9
  45fb68:	str	x8, [sp, #9944]
  45fb6c:	ldr	x8, [sp, #9944]
  45fb70:	mov	x9, #0xca00                	// #51712
  45fb74:	movk	x9, #0x3b9a, lsl #16
  45fb78:	sdiv	x10, x8, x9
  45fb7c:	mul	x10, x10, x9
  45fb80:	subs	x8, x8, x10
  45fb84:	add	x8, x8, x9
  45fb88:	sdiv	x10, x8, x9
  45fb8c:	mul	x10, x10, x9
  45fb90:	subs	x8, x8, x10
  45fb94:	str	w8, [sp, #9940]
  45fb98:	ldr	x10, [sp, #9944]
  45fb9c:	ldrsw	x11, [sp, #9940]
  45fba0:	subs	x10, x10, x11
  45fba4:	sdiv	x9, x10, x9
  45fba8:	str	w9, [sp, #9936]
  45fbac:	ldr	w8, [sp, #9668]
  45fbb0:	tbnz	w8, #0, 45fbb8 <readlinkat@plt+0x5cc88>
  45fbb4:	b	4603f4 <readlinkat@plt+0x5d4c4>
  45fbb8:	ldr	w8, [sp, #9668]
  45fbbc:	tbnz	w8, #0, 45fbc4 <readlinkat@plt+0x5cc94>
  45fbc0:	b	46004c <readlinkat@plt+0x5d11c>
  45fbc4:	ldr	x8, [sp, #10480]
  45fbc8:	lsl	w8, w8, #24
  45fbcc:	asr	w8, w8, #24
  45fbd0:	mov	w9, wzr
  45fbd4:	add	w8, w8, #0x0
  45fbd8:	mul	w8, w9, w8
  45fbdc:	subs	w8, w8, #0x1
  45fbe0:	cmp	w8, #0x0
  45fbe4:	cset	w8, ge  // ge = tcont
  45fbe8:	tbnz	w8, #0, 45fc28 <readlinkat@plt+0x5ccf8>
  45fbec:	ldr	x8, [sp, #10480]
  45fbf0:	lsl	w8, w8, #24
  45fbf4:	asr	w8, w8, #24
  45fbf8:	mov	w9, wzr
  45fbfc:	add	w8, w8, #0x0
  45fc00:	mul	w8, w9, w8
  45fc04:	add	w8, w8, #0x1
  45fc08:	lsl	w8, w8, #30
  45fc0c:	subs	w8, w8, #0x1
  45fc10:	mov	w9, #0x2                   	// #2
  45fc14:	mul	w8, w8, w9
  45fc18:	add	w8, w8, #0x1
  45fc1c:	mvn	w8, w8
  45fc20:	str	w8, [sp, #2092]
  45fc24:	b	45fc48 <readlinkat@plt+0x5cd18>
  45fc28:	ldr	x8, [sp, #10480]
  45fc2c:	lsl	w8, w8, #24
  45fc30:	asr	w8, w8, #24
  45fc34:	mov	w9, wzr
  45fc38:	add	w8, w8, #0x0
  45fc3c:	mul	w8, w9, w8
  45fc40:	add	w8, w8, #0x0
  45fc44:	str	w8, [sp, #2092]
  45fc48:	ldr	w8, [sp, #2092]
  45fc4c:	cbnz	w8, 45fc68 <readlinkat@plt+0x5cd38>
  45fc50:	ldr	x8, [sp, #10480]
  45fc54:	lsl	w8, w8, #24
  45fc58:	asr	w8, w8, #24
  45fc5c:	cmp	w8, #0x0
  45fc60:	cset	w8, lt  // lt = tstop
  45fc64:	tbnz	w8, #0, 45ffec <readlinkat@plt+0x5d0bc>
  45fc68:	ldr	w8, [sp, #9668]
  45fc6c:	tbnz	w8, #0, 45fc74 <readlinkat@plt+0x5cd44>
  45fc70:	b	45fdfc <readlinkat@plt+0x5cecc>
  45fc74:	ldr	x8, [sp, #10480]
  45fc78:	lsl	w8, w8, #24
  45fc7c:	asr	w8, w8, #24
  45fc80:	cmp	w8, #0x0
  45fc84:	cset	w8, ge  // ge = tcont
  45fc88:	tbnz	w8, #0, 45fd3c <readlinkat@plt+0x5ce0c>
  45fc8c:	ldr	x8, [sp, #10480]
  45fc90:	lsl	w8, w8, #24
  45fc94:	mov	x9, #0x18                  	// #24
  45fc98:	asr	w8, w8, w9
  45fc9c:	ldr	x10, [sp, #10480]
  45fca0:	lsl	w9, w10, #24
  45fca4:	asr	w9, w9, #24
  45fca8:	mov	w10, wzr
  45fcac:	add	w9, w9, #0x0
  45fcb0:	mul	w9, w10, w9
  45fcb4:	subs	w9, w9, #0x1
  45fcb8:	cmp	w9, #0x0
  45fcbc:	cset	w9, ge  // ge = tcont
  45fcc0:	str	w8, [sp, #2088]
  45fcc4:	tbnz	w9, #0, 45fd00 <readlinkat@plt+0x5cdd0>
  45fcc8:	ldr	x8, [sp, #10480]
  45fccc:	lsl	w8, w8, #24
  45fcd0:	asr	w8, w8, #24
  45fcd4:	mov	w9, wzr
  45fcd8:	add	w8, w8, #0x0
  45fcdc:	mul	w8, w9, w8
  45fce0:	add	w8, w8, #0x1
  45fce4:	lsl	w8, w8, #30
  45fce8:	subs	w8, w8, #0x1
  45fcec:	mov	w9, #0x2                   	// #2
  45fcf0:	mul	w8, w8, w9
  45fcf4:	add	w8, w8, #0x1
  45fcf8:	str	w8, [sp, #2084]
  45fcfc:	b	45fd20 <readlinkat@plt+0x5cdf0>
  45fd00:	ldr	x8, [sp, #10480]
  45fd04:	lsl	w8, w8, #24
  45fd08:	asr	w8, w8, #24
  45fd0c:	mov	w9, wzr
  45fd10:	add	w8, w8, #0x0
  45fd14:	mul	w8, w9, w8
  45fd18:	subs	w8, w8, #0x1
  45fd1c:	str	w8, [sp, #2084]
  45fd20:	ldr	w8, [sp, #2084]
  45fd24:	mov	w9, #0x10                  	// #16
  45fd28:	sdiv	w8, w8, w9
  45fd2c:	ldr	w9, [sp, #2088]
  45fd30:	cmp	w9, w8
  45fd34:	b.lt	45ffec <readlinkat@plt+0x5d0bc>  // b.tstop
  45fd38:	b	45ff80 <readlinkat@plt+0x5d050>
  45fd3c:	ldr	w8, [sp, #9668]
  45fd40:	tbnz	w8, #0, 45fd48 <readlinkat@plt+0x5ce18>
  45fd44:	b	45fd54 <readlinkat@plt+0x5ce24>
  45fd48:	ldr	w8, [sp, #9668]
  45fd4c:	tbnz	w8, #0, 45ffec <readlinkat@plt+0x5d0bc>
  45fd50:	b	45ff80 <readlinkat@plt+0x5d050>
  45fd54:	ldr	x8, [sp, #10480]
  45fd58:	lsl	w8, w8, #24
  45fd5c:	asr	w8, w8, #24
  45fd60:	mov	w9, wzr
  45fd64:	add	w8, w8, #0x0
  45fd68:	mul	w8, w9, w8
  45fd6c:	subs	w8, w8, #0x1
  45fd70:	cmp	w8, #0x0
  45fd74:	cset	w8, ge  // ge = tcont
  45fd78:	tbnz	w8, #0, 45fdb8 <readlinkat@plt+0x5ce88>
  45fd7c:	ldr	x8, [sp, #10480]
  45fd80:	lsl	w8, w8, #24
  45fd84:	asr	w8, w8, #24
  45fd88:	mov	w9, wzr
  45fd8c:	add	w8, w8, #0x0
  45fd90:	mul	w8, w9, w8
  45fd94:	add	w8, w8, #0x1
  45fd98:	lsl	w8, w8, #30
  45fd9c:	subs	w8, w8, #0x1
  45fda0:	mov	w9, #0x2                   	// #2
  45fda4:	mul	w8, w8, w9
  45fda8:	add	w8, w8, #0x1
  45fdac:	mvn	w8, w8
  45fdb0:	str	w8, [sp, #2080]
  45fdb4:	b	45fdd8 <readlinkat@plt+0x5cea8>
  45fdb8:	ldr	x8, [sp, #10480]
  45fdbc:	lsl	w8, w8, #24
  45fdc0:	asr	w8, w8, #24
  45fdc4:	mov	w9, wzr
  45fdc8:	add	w8, w8, #0x0
  45fdcc:	mul	w8, w9, w8
  45fdd0:	add	w8, w8, #0x0
  45fdd4:	str	w8, [sp, #2080]
  45fdd8:	ldr	w8, [sp, #2080]
  45fddc:	mov	w9, #0x10                  	// #16
  45fde0:	sdiv	w8, w8, w9
  45fde4:	ldr	x10, [sp, #10480]
  45fde8:	lsl	w9, w10, #24
  45fdec:	asr	w9, w9, #24
  45fdf0:	cmp	w8, w9
  45fdf4:	b.lt	45ffec <readlinkat@plt+0x5d0bc>  // b.tstop
  45fdf8:	b	45ff80 <readlinkat@plt+0x5d050>
  45fdfc:	ldr	w8, [sp, #9668]
  45fe00:	tbnz	w8, #0, 45fe08 <readlinkat@plt+0x5ced8>
  45fe04:	b	45fe14 <readlinkat@plt+0x5cee4>
  45fe08:	ldr	w8, [sp, #9668]
  45fe0c:	tbnz	w8, #0, 45ffec <readlinkat@plt+0x5d0bc>
  45fe10:	b	45ff80 <readlinkat@plt+0x5d050>
  45fe14:	ldr	x8, [sp, #10480]
  45fe18:	lsl	w8, w8, #24
  45fe1c:	asr	w8, w8, #24
  45fe20:	cmp	w8, #0x0
  45fe24:	cset	w8, ge  // ge = tcont
  45fe28:	tbnz	w8, #0, 45fee0 <readlinkat@plt+0x5cfb0>
  45fe2c:	ldr	x8, [sp, #10480]
  45fe30:	lsl	w8, w8, #24
  45fe34:	mov	x9, #0x18                  	// #24
  45fe38:	asr	w8, w8, w9
  45fe3c:	ldr	x10, [sp, #10480]
  45fe40:	lsl	w9, w10, #24
  45fe44:	asr	w9, w9, #24
  45fe48:	mov	w10, wzr
  45fe4c:	add	w9, w9, #0x0
  45fe50:	mul	w9, w10, w9
  45fe54:	subs	w9, w9, #0x1
  45fe58:	cmp	w9, #0x0
  45fe5c:	cset	w9, ge  // ge = tcont
  45fe60:	str	w8, [sp, #2076]
  45fe64:	tbnz	w9, #0, 45fea4 <readlinkat@plt+0x5cf74>
  45fe68:	ldr	x8, [sp, #10480]
  45fe6c:	lsl	w8, w8, #24
  45fe70:	asr	w8, w8, #24
  45fe74:	mov	w9, wzr
  45fe78:	add	w8, w8, #0x0
  45fe7c:	mul	w8, w9, w8
  45fe80:	add	w8, w8, #0x1
  45fe84:	lsl	w8, w8, #30
  45fe88:	subs	w8, w8, #0x1
  45fe8c:	mov	w9, #0x2                   	// #2
  45fe90:	mul	w8, w8, w9
  45fe94:	add	w8, w8, #0x1
  45fe98:	mvn	w8, w8
  45fe9c:	str	w8, [sp, #2072]
  45fea0:	b	45fec4 <readlinkat@plt+0x5cf94>
  45fea4:	ldr	x8, [sp, #10480]
  45fea8:	lsl	w8, w8, #24
  45feac:	asr	w8, w8, #24
  45feb0:	mov	w9, wzr
  45feb4:	add	w8, w8, #0x0
  45feb8:	mul	w8, w9, w8
  45febc:	add	w8, w8, #0x0
  45fec0:	str	w8, [sp, #2072]
  45fec4:	ldr	w8, [sp, #2072]
  45fec8:	mov	w9, #0x10                  	// #16
  45fecc:	sdiv	w8, w8, w9
  45fed0:	ldr	w9, [sp, #2076]
  45fed4:	cmp	w9, w8
  45fed8:	b.lt	45ffec <readlinkat@plt+0x5d0bc>  // b.tstop
  45fedc:	b	45ff80 <readlinkat@plt+0x5d050>
  45fee0:	ldr	x8, [sp, #10480]
  45fee4:	lsl	w8, w8, #24
  45fee8:	asr	w8, w8, #24
  45feec:	mov	w9, wzr
  45fef0:	add	w8, w8, #0x0
  45fef4:	mul	w8, w9, w8
  45fef8:	subs	w8, w8, #0x1
  45fefc:	cmp	w8, #0x0
  45ff00:	cset	w8, ge  // ge = tcont
  45ff04:	tbnz	w8, #0, 45ff40 <readlinkat@plt+0x5d010>
  45ff08:	ldr	x8, [sp, #10480]
  45ff0c:	lsl	w8, w8, #24
  45ff10:	asr	w8, w8, #24
  45ff14:	mov	w9, wzr
  45ff18:	add	w8, w8, #0x0
  45ff1c:	mul	w8, w9, w8
  45ff20:	add	w8, w8, #0x1
  45ff24:	lsl	w8, w8, #30
  45ff28:	subs	w8, w8, #0x1
  45ff2c:	mov	w9, #0x2                   	// #2
  45ff30:	mul	w8, w8, w9
  45ff34:	add	w8, w8, #0x1
  45ff38:	str	w8, [sp, #2068]
  45ff3c:	b	45ff60 <readlinkat@plt+0x5d030>
  45ff40:	ldr	x8, [sp, #10480]
  45ff44:	lsl	w8, w8, #24
  45ff48:	asr	w8, w8, #24
  45ff4c:	mov	w9, wzr
  45ff50:	add	w8, w8, #0x0
  45ff54:	mul	w8, w9, w8
  45ff58:	subs	w8, w8, #0x1
  45ff5c:	str	w8, [sp, #2068]
  45ff60:	ldr	w8, [sp, #2068]
  45ff64:	mov	w9, #0x10                  	// #16
  45ff68:	sdiv	w8, w8, w9
  45ff6c:	ldr	x10, [sp, #10480]
  45ff70:	lsl	w9, w10, #24
  45ff74:	asr	w9, w9, #24
  45ff78:	cmp	w8, w9
  45ff7c:	b.lt	45ffec <readlinkat@plt+0x5d0bc>  // b.tstop
  45ff80:	ldr	x8, [sp, #10480]
  45ff84:	lsl	w8, w8, #24
  45ff88:	asr	w8, w8, #24
  45ff8c:	mov	w9, #0x10                  	// #16
  45ff90:	mul	w8, w8, w9
  45ff94:	mov	w9, wzr
  45ff98:	mul	w8, w9, w8
  45ff9c:	subs	w8, w8, #0x1
  45ffa0:	cmp	w8, #0x0
  45ffa4:	cset	w8, ge  // ge = tcont
  45ffa8:	tbnz	w8, #0, 45ffcc <readlinkat@plt+0x5d09c>
  45ffac:	ldr	x8, [sp, #10480]
  45ffb0:	lsl	w8, w8, #24
  45ffb4:	asr	w8, w8, #24
  45ffb8:	mov	w9, #0x10                  	// #16
  45ffbc:	mul	w8, w8, w9
  45ffc0:	mov	w9, #0xffffff80            	// #-128
  45ffc4:	cmp	w8, w9
  45ffc8:	b.lt	45ffec <readlinkat@plt+0x5d0bc>  // b.tstop
  45ffcc:	ldr	x8, [sp, #10480]
  45ffd0:	lsl	w8, w8, #24
  45ffd4:	asr	w8, w8, #24
  45ffd8:	mov	w9, #0x10                  	// #16
  45ffdc:	mul	w8, w8, w9
  45ffe0:	mov	w9, #0x7f                  	// #127
  45ffe4:	cmp	w9, w8
  45ffe8:	b.ge	46001c <readlinkat@plt+0x5d0ec>  // b.tcont
  45ffec:	ldr	x8, [sp, #10480]
  45fff0:	lsl	w8, w8, #24
  45fff4:	asr	w8, w8, #24
  45fff8:	mov	w9, #0x10                  	// #16
  45fffc:	mul	w8, w8, w9
  460000:	mov	w0, w8
  460004:	lsl	x10, x0, #56
  460008:	asr	x10, x10, #56
  46000c:	str	x10, [sp, #9928]
  460010:	ldr	w8, [sp, #9664]
  460014:	tbz	w8, #0, 4621f8 <readlinkat@plt+0x5f2c8>
  460018:	b	46ca88 <readlinkat@plt+0x69b58>
  46001c:	ldr	x8, [sp, #10480]
  460020:	lsl	w8, w8, #24
  460024:	asr	w8, w8, #24
  460028:	mov	w9, #0x10                  	// #16
  46002c:	mul	w8, w8, w9
  460030:	mov	w0, w8
  460034:	lsl	x10, x0, #56
  460038:	asr	x10, x10, #56
  46003c:	str	x10, [sp, #9928]
  460040:	ldr	w8, [sp, #9668]
  460044:	tbz	w8, #0, 4621f8 <readlinkat@plt+0x5f2c8>
  460048:	b	46ca88 <readlinkat@plt+0x69b58>
  46004c:	ldr	x8, [sp, #10480]
  460050:	mov	x9, xzr
  460054:	add	x8, x8, #0x0
  460058:	mul	x8, x9, x8
  46005c:	subs	x8, x8, #0x1
  460060:	cmp	x8, #0x0
  460064:	cset	w10, ge  // ge = tcont
  460068:	tbnz	w10, #0, 4600a0 <readlinkat@plt+0x5d170>
  46006c:	ldr	x8, [sp, #10480]
  460070:	mov	x9, xzr
  460074:	add	x8, x8, #0x0
  460078:	mul	x8, x9, x8
  46007c:	add	x8, x8, #0x1
  460080:	lsl	x8, x8, #62
  460084:	subs	x8, x8, #0x1
  460088:	mov	x9, #0x2                   	// #2
  46008c:	mul	x8, x8, x9
  460090:	add	x8, x8, #0x1
  460094:	mvn	x8, x8
  460098:	str	x8, [sp, #2056]
  46009c:	b	4600b8 <readlinkat@plt+0x5d188>
  4600a0:	ldr	x8, [sp, #10480]
  4600a4:	mov	x9, xzr
  4600a8:	add	x8, x8, #0x0
  4600ac:	mul	x8, x9, x8
  4600b0:	add	x8, x8, #0x0
  4600b4:	str	x8, [sp, #2056]
  4600b8:	ldr	x8, [sp, #2056]
  4600bc:	cbnz	x8, 4600d0 <readlinkat@plt+0x5d1a0>
  4600c0:	ldr	x8, [sp, #10480]
  4600c4:	cmp	x8, #0x0
  4600c8:	cset	w9, lt  // lt = tstop
  4600cc:	tbnz	w9, #0, 4603a4 <readlinkat@plt+0x5d474>
  4600d0:	ldr	w8, [sp, #9668]
  4600d4:	tbnz	w8, #0, 4600dc <readlinkat@plt+0x5d1ac>
  4600d8:	b	460218 <readlinkat@plt+0x5d2e8>
  4600dc:	ldr	x8, [sp, #10480]
  4600e0:	cmp	x8, #0x0
  4600e4:	cset	w9, ge  // ge = tcont
  4600e8:	tbnz	w9, #0, 460178 <readlinkat@plt+0x5d248>
  4600ec:	ldr	x8, [sp, #10480]
  4600f0:	ldr	x9, [sp, #10480]
  4600f4:	mov	x10, xzr
  4600f8:	add	x9, x9, #0x0
  4600fc:	mul	x9, x10, x9
  460100:	subs	x9, x9, #0x1
  460104:	cmp	x9, #0x0
  460108:	cset	w11, ge  // ge = tcont
  46010c:	str	x8, [sp, #2048]
  460110:	tbnz	w11, #0, 460144 <readlinkat@plt+0x5d214>
  460114:	ldr	x8, [sp, #10480]
  460118:	mov	x9, xzr
  46011c:	add	x8, x8, #0x0
  460120:	mul	x8, x9, x8
  460124:	add	x8, x8, #0x1
  460128:	lsl	x8, x8, #62
  46012c:	subs	x8, x8, #0x1
  460130:	mov	x9, #0x2                   	// #2
  460134:	mul	x8, x8, x9
  460138:	add	x8, x8, #0x1
  46013c:	str	x8, [sp, #2040]
  460140:	b	46015c <readlinkat@plt+0x5d22c>
  460144:	ldr	x8, [sp, #10480]
  460148:	mov	x9, xzr
  46014c:	add	x8, x8, #0x0
  460150:	mul	x8, x9, x8
  460154:	subs	x8, x8, #0x1
  460158:	str	x8, [sp, #2040]
  46015c:	ldr	x8, [sp, #2040]
  460160:	mov	x9, #0xe10                 	// #3600
  460164:	sdiv	x8, x8, x9
  460168:	ldr	x9, [sp, #2048]
  46016c:	cmp	x9, x8
  460170:	b.lt	4603a4 <readlinkat@plt+0x5d474>  // b.tstop
  460174:	b	460350 <readlinkat@plt+0x5d420>
  460178:	ldr	w8, [sp, #9668]
  46017c:	tbnz	w8, #0, 460184 <readlinkat@plt+0x5d254>
  460180:	b	460190 <readlinkat@plt+0x5d260>
  460184:	ldr	w8, [sp, #9668]
  460188:	tbnz	w8, #0, 4603a4 <readlinkat@plt+0x5d474>
  46018c:	b	460350 <readlinkat@plt+0x5d420>
  460190:	ldr	x8, [sp, #10480]
  460194:	mov	x9, xzr
  460198:	add	x8, x8, #0x0
  46019c:	mul	x8, x9, x8
  4601a0:	subs	x8, x8, #0x1
  4601a4:	cmp	x8, #0x0
  4601a8:	cset	w10, ge  // ge = tcont
  4601ac:	tbnz	w10, #0, 4601e4 <readlinkat@plt+0x5d2b4>
  4601b0:	ldr	x8, [sp, #10480]
  4601b4:	mov	x9, xzr
  4601b8:	add	x8, x8, #0x0
  4601bc:	mul	x8, x9, x8
  4601c0:	add	x8, x8, #0x1
  4601c4:	lsl	x8, x8, #62
  4601c8:	subs	x8, x8, #0x1
  4601cc:	mov	x9, #0x2                   	// #2
  4601d0:	mul	x8, x8, x9
  4601d4:	add	x8, x8, #0x1
  4601d8:	mvn	x8, x8
  4601dc:	str	x8, [sp, #2032]
  4601e0:	b	4601fc <readlinkat@plt+0x5d2cc>
  4601e4:	ldr	x8, [sp, #10480]
  4601e8:	mov	x9, xzr
  4601ec:	add	x8, x8, #0x0
  4601f0:	mul	x8, x9, x8
  4601f4:	add	x8, x8, #0x0
  4601f8:	str	x8, [sp, #2032]
  4601fc:	ldr	x8, [sp, #2032]
  460200:	mov	x9, #0xe10                 	// #3600
  460204:	sdiv	x8, x8, x9
  460208:	ldr	x9, [sp, #10480]
  46020c:	cmp	x8, x9
  460210:	b.lt	4603a4 <readlinkat@plt+0x5d474>  // b.tstop
  460214:	b	460350 <readlinkat@plt+0x5d420>
  460218:	ldr	w8, [sp, #9668]
  46021c:	tbnz	w8, #0, 460224 <readlinkat@plt+0x5d2f4>
  460220:	b	460230 <readlinkat@plt+0x5d300>
  460224:	ldr	w8, [sp, #9668]
  460228:	tbnz	w8, #0, 4603a4 <readlinkat@plt+0x5d474>
  46022c:	b	460350 <readlinkat@plt+0x5d420>
  460230:	ldr	x8, [sp, #10480]
  460234:	cmp	x8, #0x0
  460238:	cset	w9, ge  // ge = tcont
  46023c:	tbnz	w9, #0, 4602d0 <readlinkat@plt+0x5d3a0>
  460240:	ldr	x8, [sp, #10480]
  460244:	ldr	x9, [sp, #10480]
  460248:	mov	x10, xzr
  46024c:	add	x9, x9, #0x0
  460250:	mul	x9, x10, x9
  460254:	subs	x9, x9, #0x1
  460258:	cmp	x9, #0x0
  46025c:	cset	w11, ge  // ge = tcont
  460260:	str	x8, [sp, #2024]
  460264:	tbnz	w11, #0, 46029c <readlinkat@plt+0x5d36c>
  460268:	ldr	x8, [sp, #10480]
  46026c:	mov	x9, xzr
  460270:	add	x8, x8, #0x0
  460274:	mul	x8, x9, x8
  460278:	add	x8, x8, #0x1
  46027c:	lsl	x8, x8, #62
  460280:	subs	x8, x8, #0x1
  460284:	mov	x9, #0x2                   	// #2
  460288:	mul	x8, x8, x9
  46028c:	add	x8, x8, #0x1
  460290:	mvn	x8, x8
  460294:	str	x8, [sp, #2016]
  460298:	b	4602b4 <readlinkat@plt+0x5d384>
  46029c:	ldr	x8, [sp, #10480]
  4602a0:	mov	x9, xzr
  4602a4:	add	x8, x8, #0x0
  4602a8:	mul	x8, x9, x8
  4602ac:	add	x8, x8, #0x0
  4602b0:	str	x8, [sp, #2016]
  4602b4:	ldr	x8, [sp, #2016]
  4602b8:	mov	x9, #0xe10                 	// #3600
  4602bc:	sdiv	x8, x8, x9
  4602c0:	ldr	x9, [sp, #2024]
  4602c4:	cmp	x9, x8
  4602c8:	b.lt	4603a4 <readlinkat@plt+0x5d474>  // b.tstop
  4602cc:	b	460350 <readlinkat@plt+0x5d420>
  4602d0:	ldr	x8, [sp, #10480]
  4602d4:	mov	x9, xzr
  4602d8:	add	x8, x8, #0x0
  4602dc:	mul	x8, x9, x8
  4602e0:	subs	x8, x8, #0x1
  4602e4:	cmp	x8, #0x0
  4602e8:	cset	w10, ge  // ge = tcont
  4602ec:	tbnz	w10, #0, 460320 <readlinkat@plt+0x5d3f0>
  4602f0:	ldr	x8, [sp, #10480]
  4602f4:	mov	x9, xzr
  4602f8:	add	x8, x8, #0x0
  4602fc:	mul	x8, x9, x8
  460300:	add	x8, x8, #0x1
  460304:	lsl	x8, x8, #62
  460308:	subs	x8, x8, #0x1
  46030c:	mov	x9, #0x2                   	// #2
  460310:	mul	x8, x8, x9
  460314:	add	x8, x8, #0x1
  460318:	str	x8, [sp, #2008]
  46031c:	b	460338 <readlinkat@plt+0x5d408>
  460320:	ldr	x8, [sp, #10480]
  460324:	mov	x9, xzr
  460328:	add	x8, x8, #0x0
  46032c:	mul	x8, x9, x8
  460330:	subs	x8, x8, #0x1
  460334:	str	x8, [sp, #2008]
  460338:	ldr	x8, [sp, #2008]
  46033c:	mov	x9, #0xe10                 	// #3600
  460340:	sdiv	x8, x8, x9
  460344:	ldr	x9, [sp, #10480]
  460348:	cmp	x8, x9
  46034c:	b.lt	4603a4 <readlinkat@plt+0x5d474>  // b.tstop
  460350:	ldr	x8, [sp, #10480]
  460354:	mov	x9, #0xe10                 	// #3600
  460358:	mul	x8, x8, x9
  46035c:	mov	x9, xzr
  460360:	mul	x8, x9, x8
  460364:	subs	x8, x8, #0x1
  460368:	cmp	x8, #0x0
  46036c:	cset	w10, ge  // ge = tcont
  460370:	tbnz	w10, #0, 46038c <readlinkat@plt+0x5d45c>
  460374:	ldr	x8, [sp, #10480]
  460378:	mov	x9, #0xe10                 	// #3600
  46037c:	mul	x8, x8, x9
  460380:	mov	x9, #0xffffffffffffff80    	// #-128
  460384:	cmp	x8, x9
  460388:	b.lt	4603a4 <readlinkat@plt+0x5d474>  // b.tstop
  46038c:	ldr	x8, [sp, #10480]
  460390:	mov	x9, #0xe10                 	// #3600
  460394:	mul	x8, x8, x9
  460398:	mov	x9, #0x7f                  	// #127
  46039c:	cmp	x9, x8
  4603a0:	b.ge	4603cc <readlinkat@plt+0x5d49c>  // b.tcont
  4603a4:	ldr	x8, [sp, #10480]
  4603a8:	mov	w9, #0xe10                 	// #3600
  4603ac:	mul	w8, w8, w9
  4603b0:	mov	w0, w8
  4603b4:	lsl	x10, x0, #56
  4603b8:	asr	x10, x10, #56
  4603bc:	str	x10, [sp, #9928]
  4603c0:	ldr	w8, [sp, #9664]
  4603c4:	tbz	w8, #0, 4621f8 <readlinkat@plt+0x5f2c8>
  4603c8:	b	46ca88 <readlinkat@plt+0x69b58>
  4603cc:	ldr	x8, [sp, #10480]
  4603d0:	mov	w9, #0xe10                 	// #3600
  4603d4:	mul	w8, w8, w9
  4603d8:	mov	w0, w8
  4603dc:	lsl	x10, x0, #56
  4603e0:	asr	x10, x10, #56
  4603e4:	str	x10, [sp, #9928]
  4603e8:	ldr	w8, [sp, #9668]
  4603ec:	tbz	w8, #0, 4621f8 <readlinkat@plt+0x5f2c8>
  4603f0:	b	46ca88 <readlinkat@plt+0x69b58>
  4603f4:	ldr	w8, [sp, #9668]
  4603f8:	tbnz	w8, #0, 460400 <readlinkat@plt+0x5d4d0>
  4603fc:	b	460c3c <readlinkat@plt+0x5dd0c>
  460400:	ldr	w8, [sp, #9668]
  460404:	tbnz	w8, #0, 46040c <readlinkat@plt+0x5d4dc>
  460408:	b	460894 <readlinkat@plt+0x5d964>
  46040c:	ldr	x8, [sp, #10480]
  460410:	lsl	w8, w8, #16
  460414:	asr	w8, w8, #16
  460418:	mov	w9, wzr
  46041c:	add	w8, w8, #0x0
  460420:	mul	w8, w9, w8
  460424:	subs	w8, w8, #0x1
  460428:	cmp	w8, #0x0
  46042c:	cset	w8, ge  // ge = tcont
  460430:	tbnz	w8, #0, 460470 <readlinkat@plt+0x5d540>
  460434:	ldr	x8, [sp, #10480]
  460438:	lsl	w8, w8, #16
  46043c:	asr	w8, w8, #16
  460440:	mov	w9, wzr
  460444:	add	w8, w8, #0x0
  460448:	mul	w8, w9, w8
  46044c:	add	w8, w8, #0x1
  460450:	lsl	w8, w8, #30
  460454:	subs	w8, w8, #0x1
  460458:	mov	w9, #0x2                   	// #2
  46045c:	mul	w8, w8, w9
  460460:	add	w8, w8, #0x1
  460464:	mvn	w8, w8
  460468:	str	w8, [sp, #2004]
  46046c:	b	460490 <readlinkat@plt+0x5d560>
  460470:	ldr	x8, [sp, #10480]
  460474:	lsl	w8, w8, #16
  460478:	asr	w8, w8, #16
  46047c:	mov	w9, wzr
  460480:	add	w8, w8, #0x0
  460484:	mul	w8, w9, w8
  460488:	add	w8, w8, #0x0
  46048c:	str	w8, [sp, #2004]
  460490:	ldr	w8, [sp, #2004]
  460494:	cbnz	w8, 4604b0 <readlinkat@plt+0x5d580>
  460498:	ldr	x8, [sp, #10480]
  46049c:	lsl	w8, w8, #16
  4604a0:	asr	w8, w8, #16
  4604a4:	cmp	w8, #0x0
  4604a8:	cset	w8, lt  // lt = tstop
  4604ac:	tbnz	w8, #0, 460834 <readlinkat@plt+0x5d904>
  4604b0:	ldr	w8, [sp, #9668]
  4604b4:	tbnz	w8, #0, 4604bc <readlinkat@plt+0x5d58c>
  4604b8:	b	460644 <readlinkat@plt+0x5d714>
  4604bc:	ldr	x8, [sp, #10480]
  4604c0:	lsl	w8, w8, #16
  4604c4:	asr	w8, w8, #16
  4604c8:	cmp	w8, #0x0
  4604cc:	cset	w8, ge  // ge = tcont
  4604d0:	tbnz	w8, #0, 460584 <readlinkat@plt+0x5d654>
  4604d4:	ldr	x8, [sp, #10480]
  4604d8:	lsl	w8, w8, #16
  4604dc:	mov	x9, #0x10                  	// #16
  4604e0:	asr	w8, w8, w9
  4604e4:	ldr	x10, [sp, #10480]
  4604e8:	lsl	w9, w10, #16
  4604ec:	asr	w9, w9, #16
  4604f0:	mov	w10, wzr
  4604f4:	add	w9, w9, #0x0
  4604f8:	mul	w9, w10, w9
  4604fc:	subs	w9, w9, #0x1
  460500:	cmp	w9, #0x0
  460504:	cset	w9, ge  // ge = tcont
  460508:	str	w8, [sp, #2000]
  46050c:	tbnz	w9, #0, 460548 <readlinkat@plt+0x5d618>
  460510:	ldr	x8, [sp, #10480]
  460514:	lsl	w8, w8, #16
  460518:	asr	w8, w8, #16
  46051c:	mov	w9, wzr
  460520:	add	w8, w8, #0x0
  460524:	mul	w8, w9, w8
  460528:	add	w8, w8, #0x1
  46052c:	lsl	w8, w8, #30
  460530:	subs	w8, w8, #0x1
  460534:	mov	w9, #0x2                   	// #2
  460538:	mul	w8, w8, w9
  46053c:	add	w8, w8, #0x1
  460540:	str	w8, [sp, #1996]
  460544:	b	460568 <readlinkat@plt+0x5d638>
  460548:	ldr	x8, [sp, #10480]
  46054c:	lsl	w8, w8, #16
  460550:	asr	w8, w8, #16
  460554:	mov	w9, wzr
  460558:	add	w8, w8, #0x0
  46055c:	mul	w8, w9, w8
  460560:	subs	w8, w8, #0x1
  460564:	str	w8, [sp, #1996]
  460568:	ldr	w8, [sp, #1996]
  46056c:	mov	w9, #0xe10                 	// #3600
  460570:	sdiv	w8, w8, w9
  460574:	ldr	w9, [sp, #2000]
  460578:	cmp	w9, w8
  46057c:	b.lt	460834 <readlinkat@plt+0x5d904>  // b.tstop
  460580:	b	4607c8 <readlinkat@plt+0x5d898>
  460584:	ldr	w8, [sp, #9668]
  460588:	tbnz	w8, #0, 460590 <readlinkat@plt+0x5d660>
  46058c:	b	46059c <readlinkat@plt+0x5d66c>
  460590:	ldr	w8, [sp, #9668]
  460594:	tbnz	w8, #0, 460834 <readlinkat@plt+0x5d904>
  460598:	b	4607c8 <readlinkat@plt+0x5d898>
  46059c:	ldr	x8, [sp, #10480]
  4605a0:	lsl	w8, w8, #16
  4605a4:	asr	w8, w8, #16
  4605a8:	mov	w9, wzr
  4605ac:	add	w8, w8, #0x0
  4605b0:	mul	w8, w9, w8
  4605b4:	subs	w8, w8, #0x1
  4605b8:	cmp	w8, #0x0
  4605bc:	cset	w8, ge  // ge = tcont
  4605c0:	tbnz	w8, #0, 460600 <readlinkat@plt+0x5d6d0>
  4605c4:	ldr	x8, [sp, #10480]
  4605c8:	lsl	w8, w8, #16
  4605cc:	asr	w8, w8, #16
  4605d0:	mov	w9, wzr
  4605d4:	add	w8, w8, #0x0
  4605d8:	mul	w8, w9, w8
  4605dc:	add	w8, w8, #0x1
  4605e0:	lsl	w8, w8, #30
  4605e4:	subs	w8, w8, #0x1
  4605e8:	mov	w9, #0x2                   	// #2
  4605ec:	mul	w8, w8, w9
  4605f0:	add	w8, w8, #0x1
  4605f4:	mvn	w8, w8
  4605f8:	str	w8, [sp, #1992]
  4605fc:	b	460620 <readlinkat@plt+0x5d6f0>
  460600:	ldr	x8, [sp, #10480]
  460604:	lsl	w8, w8, #16
  460608:	asr	w8, w8, #16
  46060c:	mov	w9, wzr
  460610:	add	w8, w8, #0x0
  460614:	mul	w8, w9, w8
  460618:	add	w8, w8, #0x0
  46061c:	str	w8, [sp, #1992]
  460620:	ldr	w8, [sp, #1992]
  460624:	mov	w9, #0xe10                 	// #3600
  460628:	sdiv	w8, w8, w9
  46062c:	ldr	x10, [sp, #10480]
  460630:	lsl	w9, w10, #16
  460634:	asr	w9, w9, #16
  460638:	cmp	w8, w9
  46063c:	b.lt	460834 <readlinkat@plt+0x5d904>  // b.tstop
  460640:	b	4607c8 <readlinkat@plt+0x5d898>
  460644:	ldr	w8, [sp, #9668]
  460648:	tbnz	w8, #0, 460650 <readlinkat@plt+0x5d720>
  46064c:	b	46065c <readlinkat@plt+0x5d72c>
  460650:	ldr	w8, [sp, #9668]
  460654:	tbnz	w8, #0, 460834 <readlinkat@plt+0x5d904>
  460658:	b	4607c8 <readlinkat@plt+0x5d898>
  46065c:	ldr	x8, [sp, #10480]
  460660:	lsl	w8, w8, #16
  460664:	asr	w8, w8, #16
  460668:	cmp	w8, #0x0
  46066c:	cset	w8, ge  // ge = tcont
  460670:	tbnz	w8, #0, 460728 <readlinkat@plt+0x5d7f8>
  460674:	ldr	x8, [sp, #10480]
  460678:	lsl	w8, w8, #16
  46067c:	mov	x9, #0x10                  	// #16
  460680:	asr	w8, w8, w9
  460684:	ldr	x10, [sp, #10480]
  460688:	lsl	w9, w10, #16
  46068c:	asr	w9, w9, #16
  460690:	mov	w10, wzr
  460694:	add	w9, w9, #0x0
  460698:	mul	w9, w10, w9
  46069c:	subs	w9, w9, #0x1
  4606a0:	cmp	w9, #0x0
  4606a4:	cset	w9, ge  // ge = tcont
  4606a8:	str	w8, [sp, #1988]
  4606ac:	tbnz	w9, #0, 4606ec <readlinkat@plt+0x5d7bc>
  4606b0:	ldr	x8, [sp, #10480]
  4606b4:	lsl	w8, w8, #16
  4606b8:	asr	w8, w8, #16
  4606bc:	mov	w9, wzr
  4606c0:	add	w8, w8, #0x0
  4606c4:	mul	w8, w9, w8
  4606c8:	add	w8, w8, #0x1
  4606cc:	lsl	w8, w8, #30
  4606d0:	subs	w8, w8, #0x1
  4606d4:	mov	w9, #0x2                   	// #2
  4606d8:	mul	w8, w8, w9
  4606dc:	add	w8, w8, #0x1
  4606e0:	mvn	w8, w8
  4606e4:	str	w8, [sp, #1984]
  4606e8:	b	46070c <readlinkat@plt+0x5d7dc>
  4606ec:	ldr	x8, [sp, #10480]
  4606f0:	lsl	w8, w8, #16
  4606f4:	asr	w8, w8, #16
  4606f8:	mov	w9, wzr
  4606fc:	add	w8, w8, #0x0
  460700:	mul	w8, w9, w8
  460704:	add	w8, w8, #0x0
  460708:	str	w8, [sp, #1984]
  46070c:	ldr	w8, [sp, #1984]
  460710:	mov	w9, #0xe10                 	// #3600
  460714:	sdiv	w8, w8, w9
  460718:	ldr	w9, [sp, #1988]
  46071c:	cmp	w9, w8
  460720:	b.lt	460834 <readlinkat@plt+0x5d904>  // b.tstop
  460724:	b	4607c8 <readlinkat@plt+0x5d898>
  460728:	ldr	x8, [sp, #10480]
  46072c:	lsl	w8, w8, #16
  460730:	asr	w8, w8, #16
  460734:	mov	w9, wzr
  460738:	add	w8, w8, #0x0
  46073c:	mul	w8, w9, w8
  460740:	subs	w8, w8, #0x1
  460744:	cmp	w8, #0x0
  460748:	cset	w8, ge  // ge = tcont
  46074c:	tbnz	w8, #0, 460788 <readlinkat@plt+0x5d858>
  460750:	ldr	x8, [sp, #10480]
  460754:	lsl	w8, w8, #16
  460758:	asr	w8, w8, #16
  46075c:	mov	w9, wzr
  460760:	add	w8, w8, #0x0
  460764:	mul	w8, w9, w8
  460768:	add	w8, w8, #0x1
  46076c:	lsl	w8, w8, #30
  460770:	subs	w8, w8, #0x1
  460774:	mov	w9, #0x2                   	// #2
  460778:	mul	w8, w8, w9
  46077c:	add	w8, w8, #0x1
  460780:	str	w8, [sp, #1980]
  460784:	b	4607a8 <readlinkat@plt+0x5d878>
  460788:	ldr	x8, [sp, #10480]
  46078c:	lsl	w8, w8, #16
  460790:	asr	w8, w8, #16
  460794:	mov	w9, wzr
  460798:	add	w8, w8, #0x0
  46079c:	mul	w8, w9, w8
  4607a0:	subs	w8, w8, #0x1
  4607a4:	str	w8, [sp, #1980]
  4607a8:	ldr	w8, [sp, #1980]
  4607ac:	mov	w9, #0xe10                 	// #3600
  4607b0:	sdiv	w8, w8, w9
  4607b4:	ldr	x10, [sp, #10480]
  4607b8:	lsl	w9, w10, #16
  4607bc:	asr	w9, w9, #16
  4607c0:	cmp	w8, w9
  4607c4:	b.lt	460834 <readlinkat@plt+0x5d904>  // b.tstop
  4607c8:	ldr	x8, [sp, #10480]
  4607cc:	lsl	w8, w8, #16
  4607d0:	asr	w8, w8, #16
  4607d4:	mov	w9, #0xe10                 	// #3600
  4607d8:	mul	w8, w8, w9
  4607dc:	mov	w9, wzr
  4607e0:	mul	w8, w9, w8
  4607e4:	subs	w8, w8, #0x1
  4607e8:	cmp	w8, #0x0
  4607ec:	cset	w8, ge  // ge = tcont
  4607f0:	tbnz	w8, #0, 460814 <readlinkat@plt+0x5d8e4>
  4607f4:	ldr	x8, [sp, #10480]
  4607f8:	lsl	w8, w8, #16
  4607fc:	asr	w8, w8, #16
  460800:	mov	w9, #0xe10                 	// #3600
  460804:	mul	w8, w8, w9
  460808:	mov	w9, #0xffff8000            	// #-32768
  46080c:	cmp	w8, w9
  460810:	b.lt	460834 <readlinkat@plt+0x5d904>  // b.tstop
  460814:	ldr	x8, [sp, #10480]
  460818:	lsl	w8, w8, #16
  46081c:	asr	w8, w8, #16
  460820:	mov	w9, #0xe10                 	// #3600
  460824:	mul	w8, w8, w9
  460828:	mov	w9, #0x7fff                	// #32767
  46082c:	cmp	w9, w8
  460830:	b.ge	460864 <readlinkat@plt+0x5d934>  // b.tcont
  460834:	ldr	x8, [sp, #10480]
  460838:	lsl	w8, w8, #16
  46083c:	asr	w8, w8, #16
  460840:	mov	w9, #0xe10                 	// #3600
  460844:	mul	w8, w8, w9
  460848:	mov	w0, w8
  46084c:	lsl	x10, x0, #48
  460850:	asr	x10, x10, #48
  460854:	str	x10, [sp, #9928]
  460858:	ldr	w8, [sp, #9664]
  46085c:	tbz	w8, #0, 4621f8 <readlinkat@plt+0x5f2c8>
  460860:	b	46ca88 <readlinkat@plt+0x69b58>
  460864:	ldr	x8, [sp, #10480]
  460868:	lsl	w8, w8, #16
  46086c:	asr	w8, w8, #16
  460870:	mov	w9, #0xe10                 	// #3600
  460874:	mul	w8, w8, w9
  460878:	mov	w0, w8
  46087c:	lsl	x10, x0, #48
  460880:	asr	x10, x10, #48
  460884:	str	x10, [sp, #9928]
  460888:	ldr	w8, [sp, #9668]
  46088c:	tbz	w8, #0, 4621f8 <readlinkat@plt+0x5f2c8>
  460890:	b	46ca88 <readlinkat@plt+0x69b58>
  460894:	ldr	x8, [sp, #10480]
  460898:	mov	x9, xzr
  46089c:	add	x8, x8, #0x0
  4608a0:	mul	x8, x9, x8
  4608a4:	subs	x8, x8, #0x1
  4608a8:	cmp	x8, #0x0
  4608ac:	cset	w10, ge  // ge = tcont
  4608b0:	tbnz	w10, #0, 4608e8 <readlinkat@plt+0x5d9b8>
  4608b4:	ldr	x8, [sp, #10480]
  4608b8:	mov	x9, xzr
  4608bc:	add	x8, x8, #0x0
  4608c0:	mul	x8, x9, x8
  4608c4:	add	x8, x8, #0x1
  4608c8:	lsl	x8, x8, #62
  4608cc:	subs	x8, x8, #0x1
  4608d0:	mov	x9, #0x2                   	// #2
  4608d4:	mul	x8, x8, x9
  4608d8:	add	x8, x8, #0x1
  4608dc:	mvn	x8, x8
  4608e0:	str	x8, [sp, #1968]
  4608e4:	b	460900 <readlinkat@plt+0x5d9d0>
  4608e8:	ldr	x8, [sp, #10480]
  4608ec:	mov	x9, xzr
  4608f0:	add	x8, x8, #0x0
  4608f4:	mul	x8, x9, x8
  4608f8:	add	x8, x8, #0x0
  4608fc:	str	x8, [sp, #1968]
  460900:	ldr	x8, [sp, #1968]
  460904:	cbnz	x8, 460918 <readlinkat@plt+0x5d9e8>
  460908:	ldr	x8, [sp, #10480]
  46090c:	cmp	x8, #0x0
  460910:	cset	w9, lt  // lt = tstop
  460914:	tbnz	w9, #0, 460bec <readlinkat@plt+0x5dcbc>
  460918:	ldr	w8, [sp, #9668]
  46091c:	tbnz	w8, #0, 460924 <readlinkat@plt+0x5d9f4>
  460920:	b	460a60 <readlinkat@plt+0x5db30>
  460924:	ldr	x8, [sp, #10480]
  460928:	cmp	x8, #0x0
  46092c:	cset	w9, ge  // ge = tcont
  460930:	tbnz	w9, #0, 4609c0 <readlinkat@plt+0x5da90>
  460934:	ldr	x8, [sp, #10480]
  460938:	ldr	x9, [sp, #10480]
  46093c:	mov	x10, xzr
  460940:	add	x9, x9, #0x0
  460944:	mul	x9, x10, x9
  460948:	subs	x9, x9, #0x1
  46094c:	cmp	x9, #0x0
  460950:	cset	w11, ge  // ge = tcont
  460954:	str	x8, [sp, #1960]
  460958:	tbnz	w11, #0, 46098c <readlinkat@plt+0x5da5c>
  46095c:	ldr	x8, [sp, #10480]
  460960:	mov	x9, xzr
  460964:	add	x8, x8, #0x0
  460968:	mul	x8, x9, x8
  46096c:	add	x8, x8, #0x1
  460970:	lsl	x8, x8, #62
  460974:	subs	x8, x8, #0x1
  460978:	mov	x9, #0x2                   	// #2
  46097c:	mul	x8, x8, x9
  460980:	add	x8, x8, #0x1
  460984:	str	x8, [sp, #1952]
  460988:	b	4609a4 <readlinkat@plt+0x5da74>
  46098c:	ldr	x8, [sp, #10480]
  460990:	mov	x9, xzr
  460994:	add	x8, x8, #0x0
  460998:	mul	x8, x9, x8
  46099c:	subs	x8, x8, #0x1
  4609a0:	str	x8, [sp, #1952]
  4609a4:	ldr	x8, [sp, #1952]
  4609a8:	mov	x9, #0xe10                 	// #3600
  4609ac:	sdiv	x8, x8, x9
  4609b0:	ldr	x9, [sp, #1960]
  4609b4:	cmp	x9, x8
  4609b8:	b.lt	460bec <readlinkat@plt+0x5dcbc>  // b.tstop
  4609bc:	b	460b98 <readlinkat@plt+0x5dc68>
  4609c0:	ldr	w8, [sp, #9668]
  4609c4:	tbnz	w8, #0, 4609cc <readlinkat@plt+0x5da9c>
  4609c8:	b	4609d8 <readlinkat@plt+0x5daa8>
  4609cc:	ldr	w8, [sp, #9668]
  4609d0:	tbnz	w8, #0, 460bec <readlinkat@plt+0x5dcbc>
  4609d4:	b	460b98 <readlinkat@plt+0x5dc68>
  4609d8:	ldr	x8, [sp, #10480]
  4609dc:	mov	x9, xzr
  4609e0:	add	x8, x8, #0x0
  4609e4:	mul	x8, x9, x8
  4609e8:	subs	x8, x8, #0x1
  4609ec:	cmp	x8, #0x0
  4609f0:	cset	w10, ge  // ge = tcont
  4609f4:	tbnz	w10, #0, 460a2c <readlinkat@plt+0x5dafc>
  4609f8:	ldr	x8, [sp, #10480]
  4609fc:	mov	x9, xzr
  460a00:	add	x8, x8, #0x0
  460a04:	mul	x8, x9, x8
  460a08:	add	x8, x8, #0x1
  460a0c:	lsl	x8, x8, #62
  460a10:	subs	x8, x8, #0x1
  460a14:	mov	x9, #0x2                   	// #2
  460a18:	mul	x8, x8, x9
  460a1c:	add	x8, x8, #0x1
  460a20:	mvn	x8, x8
  460a24:	str	x8, [sp, #1944]
  460a28:	b	460a44 <readlinkat@plt+0x5db14>
  460a2c:	ldr	x8, [sp, #10480]
  460a30:	mov	x9, xzr
  460a34:	add	x8, x8, #0x0
  460a38:	mul	x8, x9, x8
  460a3c:	add	x8, x8, #0x0
  460a40:	str	x8, [sp, #1944]
  460a44:	ldr	x8, [sp, #1944]
  460a48:	mov	x9, #0xe10                 	// #3600
  460a4c:	sdiv	x8, x8, x9
  460a50:	ldr	x9, [sp, #10480]
  460a54:	cmp	x8, x9
  460a58:	b.lt	460bec <readlinkat@plt+0x5dcbc>  // b.tstop
  460a5c:	b	460b98 <readlinkat@plt+0x5dc68>
  460a60:	ldr	w8, [sp, #9668]
  460a64:	tbnz	w8, #0, 460a6c <readlinkat@plt+0x5db3c>
  460a68:	b	460a78 <readlinkat@plt+0x5db48>
  460a6c:	ldr	w8, [sp, #9668]
  460a70:	tbnz	w8, #0, 460bec <readlinkat@plt+0x5dcbc>
  460a74:	b	460b98 <readlinkat@plt+0x5dc68>
  460a78:	ldr	x8, [sp, #10480]
  460a7c:	cmp	x8, #0x0
  460a80:	cset	w9, ge  // ge = tcont
  460a84:	tbnz	w9, #0, 460b18 <readlinkat@plt+0x5dbe8>
  460a88:	ldr	x8, [sp, #10480]
  460a8c:	ldr	x9, [sp, #10480]
  460a90:	mov	x10, xzr
  460a94:	add	x9, x9, #0x0
  460a98:	mul	x9, x10, x9
  460a9c:	subs	x9, x9, #0x1
  460aa0:	cmp	x9, #0x0
  460aa4:	cset	w11, ge  // ge = tcont
  460aa8:	str	x8, [sp, #1936]
  460aac:	tbnz	w11, #0, 460ae4 <readlinkat@plt+0x5dbb4>
  460ab0:	ldr	x8, [sp, #10480]
  460ab4:	mov	x9, xzr
  460ab8:	add	x8, x8, #0x0
  460abc:	mul	x8, x9, x8
  460ac0:	add	x8, x8, #0x1
  460ac4:	lsl	x8, x8, #62
  460ac8:	subs	x8, x8, #0x1
  460acc:	mov	x9, #0x2                   	// #2
  460ad0:	mul	x8, x8, x9
  460ad4:	add	x8, x8, #0x1
  460ad8:	mvn	x8, x8
  460adc:	str	x8, [sp, #1928]
  460ae0:	b	460afc <readlinkat@plt+0x5dbcc>
  460ae4:	ldr	x8, [sp, #10480]
  460ae8:	mov	x9, xzr
  460aec:	add	x8, x8, #0x0
  460af0:	mul	x8, x9, x8
  460af4:	add	x8, x8, #0x0
  460af8:	str	x8, [sp, #1928]
  460afc:	ldr	x8, [sp, #1928]
  460b00:	mov	x9, #0xe10                 	// #3600
  460b04:	sdiv	x8, x8, x9
  460b08:	ldr	x9, [sp, #1936]
  460b0c:	cmp	x9, x8
  460b10:	b.lt	460bec <readlinkat@plt+0x5dcbc>  // b.tstop
  460b14:	b	460b98 <readlinkat@plt+0x5dc68>
  460b18:	ldr	x8, [sp, #10480]
  460b1c:	mov	x9, xzr
  460b20:	add	x8, x8, #0x0
  460b24:	mul	x8, x9, x8
  460b28:	subs	x8, x8, #0x1
  460b2c:	cmp	x8, #0x0
  460b30:	cset	w10, ge  // ge = tcont
  460b34:	tbnz	w10, #0, 460b68 <readlinkat@plt+0x5dc38>
  460b38:	ldr	x8, [sp, #10480]
  460b3c:	mov	x9, xzr
  460b40:	add	x8, x8, #0x0
  460b44:	mul	x8, x9, x8
  460b48:	add	x8, x8, #0x1
  460b4c:	lsl	x8, x8, #62
  460b50:	subs	x8, x8, #0x1
  460b54:	mov	x9, #0x2                   	// #2
  460b58:	mul	x8, x8, x9
  460b5c:	add	x8, x8, #0x1
  460b60:	str	x8, [sp, #1920]
  460b64:	b	460b80 <readlinkat@plt+0x5dc50>
  460b68:	ldr	x8, [sp, #10480]
  460b6c:	mov	x9, xzr
  460b70:	add	x8, x8, #0x0
  460b74:	mul	x8, x9, x8
  460b78:	subs	x8, x8, #0x1
  460b7c:	str	x8, [sp, #1920]
  460b80:	ldr	x8, [sp, #1920]
  460b84:	mov	x9, #0xe10                 	// #3600
  460b88:	sdiv	x8, x8, x9
  460b8c:	ldr	x9, [sp, #10480]
  460b90:	cmp	x8, x9
  460b94:	b.lt	460bec <readlinkat@plt+0x5dcbc>  // b.tstop
  460b98:	ldr	x8, [sp, #10480]
  460b9c:	mov	x9, #0xe10                 	// #3600
  460ba0:	mul	x8, x8, x9
  460ba4:	mov	x9, xzr
  460ba8:	mul	x8, x9, x8
  460bac:	subs	x8, x8, #0x1
  460bb0:	cmp	x8, #0x0
  460bb4:	cset	w10, ge  // ge = tcont
  460bb8:	tbnz	w10, #0, 460bd4 <readlinkat@plt+0x5dca4>
  460bbc:	ldr	x8, [sp, #10480]
  460bc0:	mov	x9, #0xe10                 	// #3600
  460bc4:	mul	x8, x8, x9
  460bc8:	mov	x9, #0xffffffffffff8000    	// #-32768
  460bcc:	cmp	x8, x9
  460bd0:	b.lt	460bec <readlinkat@plt+0x5dcbc>  // b.tstop
  460bd4:	ldr	x8, [sp, #10480]
  460bd8:	mov	x9, #0xe10                 	// #3600
  460bdc:	mul	x8, x8, x9
  460be0:	mov	x9, #0x7fff                	// #32767
  460be4:	cmp	x9, x8
  460be8:	b.ge	460c14 <readlinkat@plt+0x5dce4>  // b.tcont
  460bec:	ldr	x8, [sp, #10480]
  460bf0:	mov	w9, #0xe10                 	// #3600
  460bf4:	mul	w8, w8, w9
  460bf8:	mov	w0, w8
  460bfc:	lsl	x10, x0, #48
  460c00:	asr	x10, x10, #48
  460c04:	str	x10, [sp, #9928]
  460c08:	ldr	w8, [sp, #9664]
  460c0c:	tbz	w8, #0, 4621f8 <readlinkat@plt+0x5f2c8>
  460c10:	b	46ca88 <readlinkat@plt+0x69b58>
  460c14:	ldr	x8, [sp, #10480]
  460c18:	mov	w9, #0xe10                 	// #3600
  460c1c:	mul	w8, w8, w9
  460c20:	mov	w0, w8
  460c24:	lsl	x10, x0, #48
  460c28:	asr	x10, x10, #48
  460c2c:	str	x10, [sp, #9928]
  460c30:	ldr	w8, [sp, #9668]
  460c34:	tbz	w8, #0, 4621f8 <readlinkat@plt+0x5f2c8>
  460c38:	b	46ca88 <readlinkat@plt+0x69b58>
  460c3c:	ldr	w8, [sp, #9668]
  460c40:	tbnz	w8, #0, 460c48 <readlinkat@plt+0x5dd18>
  460c44:	b	461394 <readlinkat@plt+0x5e464>
  460c48:	ldr	w8, [sp, #9668]
  460c4c:	tbnz	w8, #0, 460c54 <readlinkat@plt+0x5dd24>
  460c50:	b	460ff4 <readlinkat@plt+0x5e0c4>
  460c54:	ldr	x8, [sp, #10480]
  460c58:	mov	w9, wzr
  460c5c:	add	w8, w8, #0x0
  460c60:	mul	w8, w9, w8
  460c64:	subs	w8, w8, #0x1
  460c68:	cmp	w8, #0x0
  460c6c:	cset	w8, ge  // ge = tcont
  460c70:	tbnz	w8, #0, 460ca8 <readlinkat@plt+0x5dd78>
  460c74:	ldr	x8, [sp, #10480]
  460c78:	mov	w9, wzr
  460c7c:	add	w8, w8, #0x0
  460c80:	mul	w8, w9, w8
  460c84:	add	w8, w8, #0x1
  460c88:	lsl	w8, w8, #30
  460c8c:	subs	w8, w8, #0x1
  460c90:	mov	w9, #0x2                   	// #2
  460c94:	mul	w8, w8, w9
  460c98:	add	w8, w8, #0x1
  460c9c:	mvn	w8, w8
  460ca0:	str	w8, [sp, #1916]
  460ca4:	b	460cc0 <readlinkat@plt+0x5dd90>
  460ca8:	ldr	x8, [sp, #10480]
  460cac:	mov	w9, wzr
  460cb0:	add	w8, w8, #0x0
  460cb4:	mul	w8, w9, w8
  460cb8:	add	w8, w8, #0x0
  460cbc:	str	w8, [sp, #1916]
  460cc0:	ldr	w8, [sp, #1916]
  460cc4:	cbnz	w8, 460cd8 <readlinkat@plt+0x5dda8>
  460cc8:	ldr	x8, [sp, #10480]
  460ccc:	cmp	w8, #0x0
  460cd0:	cset	w8, lt  // lt = tstop
  460cd4:	tbnz	w8, #0, 460fac <readlinkat@plt+0x5e07c>
  460cd8:	ldr	w8, [sp, #9668]
  460cdc:	tbnz	w8, #0, 460ce4 <readlinkat@plt+0x5ddb4>
  460ce0:	b	460e20 <readlinkat@plt+0x5def0>
  460ce4:	ldr	x8, [sp, #10480]
  460ce8:	cmp	w8, #0x0
  460cec:	cset	w8, ge  // ge = tcont
  460cf0:	tbnz	w8, #0, 460d80 <readlinkat@plt+0x5de50>
  460cf4:	ldr	x8, [sp, #10480]
  460cf8:	ldr	x9, [sp, #10480]
  460cfc:	mov	w10, wzr
  460d00:	add	w9, w9, #0x0
  460d04:	mul	w9, w10, w9
  460d08:	subs	w9, w9, #0x1
  460d0c:	cmp	w9, #0x0
  460d10:	cset	w9, ge  // ge = tcont
  460d14:	str	w8, [sp, #1912]
  460d18:	tbnz	w9, #0, 460d4c <readlinkat@plt+0x5de1c>
  460d1c:	ldr	x8, [sp, #10480]
  460d20:	mov	w9, wzr
  460d24:	add	w8, w8, #0x0
  460d28:	mul	w8, w9, w8
  460d2c:	add	w8, w8, #0x1
  460d30:	lsl	w8, w8, #30
  460d34:	subs	w8, w8, #0x1
  460d38:	mov	w9, #0x2                   	// #2
  460d3c:	mul	w8, w8, w9
  460d40:	add	w8, w8, #0x1
  460d44:	str	w8, [sp, #1908]
  460d48:	b	460d64 <readlinkat@plt+0x5de34>
  460d4c:	ldr	x8, [sp, #10480]
  460d50:	mov	w9, wzr
  460d54:	add	w8, w8, #0x0
  460d58:	mul	w8, w9, w8
  460d5c:	subs	w8, w8, #0x1
  460d60:	str	w8, [sp, #1908]
  460d64:	ldr	w8, [sp, #1908]
  460d68:	mov	w9, #0xe10                 	// #3600
  460d6c:	sdiv	w8, w8, w9
  460d70:	ldr	w9, [sp, #1912]
  460d74:	cmp	w9, w8
  460d78:	b.lt	460fac <readlinkat@plt+0x5e07c>  // b.tstop
  460d7c:	b	460f58 <readlinkat@plt+0x5e028>
  460d80:	ldr	w8, [sp, #9668]
  460d84:	tbnz	w8, #0, 460d8c <readlinkat@plt+0x5de5c>
  460d88:	b	460d98 <readlinkat@plt+0x5de68>
  460d8c:	ldr	w8, [sp, #9668]
  460d90:	tbnz	w8, #0, 460fac <readlinkat@plt+0x5e07c>
  460d94:	b	460f58 <readlinkat@plt+0x5e028>
  460d98:	ldr	x8, [sp, #10480]
  460d9c:	mov	w9, wzr
  460da0:	add	w8, w8, #0x0
  460da4:	mul	w8, w9, w8
  460da8:	subs	w8, w8, #0x1
  460dac:	cmp	w8, #0x0
  460db0:	cset	w8, ge  // ge = tcont
  460db4:	tbnz	w8, #0, 460dec <readlinkat@plt+0x5debc>
  460db8:	ldr	x8, [sp, #10480]
  460dbc:	mov	w9, wzr
  460dc0:	add	w8, w8, #0x0
  460dc4:	mul	w8, w9, w8
  460dc8:	add	w8, w8, #0x1
  460dcc:	lsl	w8, w8, #30
  460dd0:	subs	w8, w8, #0x1
  460dd4:	mov	w9, #0x2                   	// #2
  460dd8:	mul	w8, w8, w9
  460ddc:	add	w8, w8, #0x1
  460de0:	mvn	w8, w8
  460de4:	str	w8, [sp, #1904]
  460de8:	b	460e04 <readlinkat@plt+0x5ded4>
  460dec:	ldr	x8, [sp, #10480]
  460df0:	mov	w9, wzr
  460df4:	add	w8, w8, #0x0
  460df8:	mul	w8, w9, w8
  460dfc:	add	w8, w8, #0x0
  460e00:	str	w8, [sp, #1904]
  460e04:	ldr	w8, [sp, #1904]
  460e08:	mov	w9, #0xe10                 	// #3600
  460e0c:	sdiv	w8, w8, w9
  460e10:	ldr	x10, [sp, #10480]
  460e14:	cmp	w8, w10
  460e18:	b.lt	460fac <readlinkat@plt+0x5e07c>  // b.tstop
  460e1c:	b	460f58 <readlinkat@plt+0x5e028>
  460e20:	ldr	w8, [sp, #9668]
  460e24:	tbnz	w8, #0, 460e2c <readlinkat@plt+0x5defc>
  460e28:	b	460e38 <readlinkat@plt+0x5df08>
  460e2c:	ldr	w8, [sp, #9668]
  460e30:	tbnz	w8, #0, 460fac <readlinkat@plt+0x5e07c>
  460e34:	b	460f58 <readlinkat@plt+0x5e028>
  460e38:	ldr	x8, [sp, #10480]
  460e3c:	cmp	w8, #0x0
  460e40:	cset	w8, ge  // ge = tcont
  460e44:	tbnz	w8, #0, 460ed8 <readlinkat@plt+0x5dfa8>
  460e48:	ldr	x8, [sp, #10480]
  460e4c:	ldr	x9, [sp, #10480]
  460e50:	mov	w10, wzr
  460e54:	add	w9, w9, #0x0
  460e58:	mul	w9, w10, w9
  460e5c:	subs	w9, w9, #0x1
  460e60:	cmp	w9, #0x0
  460e64:	cset	w9, ge  // ge = tcont
  460e68:	str	w8, [sp, #1900]
  460e6c:	tbnz	w9, #0, 460ea4 <readlinkat@plt+0x5df74>
  460e70:	ldr	x8, [sp, #10480]
  460e74:	mov	w9, wzr
  460e78:	add	w8, w8, #0x0
  460e7c:	mul	w8, w9, w8
  460e80:	add	w8, w8, #0x1
  460e84:	lsl	w8, w8, #30
  460e88:	subs	w8, w8, #0x1
  460e8c:	mov	w9, #0x2                   	// #2
  460e90:	mul	w8, w8, w9
  460e94:	add	w8, w8, #0x1
  460e98:	mvn	w8, w8
  460e9c:	str	w8, [sp, #1896]
  460ea0:	b	460ebc <readlinkat@plt+0x5df8c>
  460ea4:	ldr	x8, [sp, #10480]
  460ea8:	mov	w9, wzr
  460eac:	add	w8, w8, #0x0
  460eb0:	mul	w8, w9, w8
  460eb4:	add	w8, w8, #0x0
  460eb8:	str	w8, [sp, #1896]
  460ebc:	ldr	w8, [sp, #1896]
  460ec0:	mov	w9, #0xe10                 	// #3600
  460ec4:	sdiv	w8, w8, w9
  460ec8:	ldr	w9, [sp, #1900]
  460ecc:	cmp	w9, w8
  460ed0:	b.lt	460fac <readlinkat@plt+0x5e07c>  // b.tstop
  460ed4:	b	460f58 <readlinkat@plt+0x5e028>
  460ed8:	ldr	x8, [sp, #10480]
  460edc:	mov	w9, wzr
  460ee0:	add	w8, w8, #0x0
  460ee4:	mul	w8, w9, w8
  460ee8:	subs	w8, w8, #0x1
  460eec:	cmp	w8, #0x0
  460ef0:	cset	w8, ge  // ge = tcont
  460ef4:	tbnz	w8, #0, 460f28 <readlinkat@plt+0x5dff8>
  460ef8:	ldr	x8, [sp, #10480]
  460efc:	mov	w9, wzr
  460f00:	add	w8, w8, #0x0
  460f04:	mul	w8, w9, w8
  460f08:	add	w8, w8, #0x1
  460f0c:	lsl	w8, w8, #30
  460f10:	subs	w8, w8, #0x1
  460f14:	mov	w9, #0x2                   	// #2
  460f18:	mul	w8, w8, w9
  460f1c:	add	w8, w8, #0x1
  460f20:	str	w8, [sp, #1892]
  460f24:	b	460f40 <readlinkat@plt+0x5e010>
  460f28:	ldr	x8, [sp, #10480]
  460f2c:	mov	w9, wzr
  460f30:	add	w8, w8, #0x0
  460f34:	mul	w8, w9, w8
  460f38:	subs	w8, w8, #0x1
  460f3c:	str	w8, [sp, #1892]
  460f40:	ldr	w8, [sp, #1892]
  460f44:	mov	w9, #0xe10                 	// #3600
  460f48:	sdiv	w8, w8, w9
  460f4c:	ldr	x10, [sp, #10480]
  460f50:	cmp	w8, w10
  460f54:	b.lt	460fac <readlinkat@plt+0x5e07c>  // b.tstop
  460f58:	ldr	x8, [sp, #10480]
  460f5c:	mov	w9, #0xe10                 	// #3600
  460f60:	mul	w8, w8, w9
  460f64:	mov	w9, wzr
  460f68:	mul	w8, w9, w8
  460f6c:	subs	w8, w8, #0x1
  460f70:	cmp	w8, #0x0
  460f74:	cset	w8, ge  // ge = tcont
  460f78:	tbnz	w8, #0, 460f94 <readlinkat@plt+0x5e064>
  460f7c:	ldr	x8, [sp, #10480]
  460f80:	mov	w9, #0xe10                 	// #3600
  460f84:	mul	w8, w8, w9
  460f88:	mov	w9, #0x80000000            	// #-2147483648
  460f8c:	cmp	w8, w9
  460f90:	b.lt	460fac <readlinkat@plt+0x5e07c>  // b.tstop
  460f94:	ldr	x8, [sp, #10480]
  460f98:	mov	w9, #0xe10                 	// #3600
  460f9c:	mul	w8, w8, w9
  460fa0:	mov	w9, #0x7fffffff            	// #2147483647
  460fa4:	cmp	w9, w8
  460fa8:	b.ge	460fd0 <readlinkat@plt+0x5e0a0>  // b.tcont
  460fac:	ldr	x8, [sp, #10480]
  460fb0:	mov	w9, #0xe10                 	// #3600
  460fb4:	mul	w8, w8, w9
  460fb8:	mov	w0, w8
  460fbc:	sxtw	x10, w0
  460fc0:	str	x10, [sp, #9928]
  460fc4:	ldr	w8, [sp, #9664]
  460fc8:	tbz	w8, #0, 4621f8 <readlinkat@plt+0x5f2c8>
  460fcc:	b	46ca88 <readlinkat@plt+0x69b58>
  460fd0:	ldr	x8, [sp, #10480]
  460fd4:	mov	w9, #0xe10                 	// #3600
  460fd8:	mul	w8, w8, w9
  460fdc:	mov	w0, w8
  460fe0:	sxtw	x10, w0
  460fe4:	str	x10, [sp, #9928]
  460fe8:	ldr	w8, [sp, #9668]
  460fec:	tbz	w8, #0, 4621f8 <readlinkat@plt+0x5f2c8>
  460ff0:	b	46ca88 <readlinkat@plt+0x69b58>
  460ff4:	ldr	x8, [sp, #10480]
  460ff8:	mov	x9, xzr
  460ffc:	add	x8, x8, #0x0
  461000:	mul	x8, x9, x8
  461004:	subs	x8, x8, #0x1
  461008:	cmp	x8, #0x0
  46100c:	cset	w10, ge  // ge = tcont
  461010:	tbnz	w10, #0, 461048 <readlinkat@plt+0x5e118>
  461014:	ldr	x8, [sp, #10480]
  461018:	mov	x9, xzr
  46101c:	add	x8, x8, #0x0
  461020:	mul	x8, x9, x8
  461024:	add	x8, x8, #0x1
  461028:	lsl	x8, x8, #62
  46102c:	subs	x8, x8, #0x1
  461030:	mov	x9, #0x2                   	// #2
  461034:	mul	x8, x8, x9
  461038:	add	x8, x8, #0x1
  46103c:	mvn	x8, x8
  461040:	str	x8, [sp, #1880]
  461044:	b	461060 <readlinkat@plt+0x5e130>
  461048:	ldr	x8, [sp, #10480]
  46104c:	mov	x9, xzr
  461050:	add	x8, x8, #0x0
  461054:	mul	x8, x9, x8
  461058:	add	x8, x8, #0x0
  46105c:	str	x8, [sp, #1880]
  461060:	ldr	x8, [sp, #1880]
  461064:	cbnz	x8, 461078 <readlinkat@plt+0x5e148>
  461068:	ldr	x8, [sp, #10480]
  46106c:	cmp	x8, #0x0
  461070:	cset	w9, lt  // lt = tstop
  461074:	tbnz	w9, #0, 46134c <readlinkat@plt+0x5e41c>
  461078:	ldr	w8, [sp, #9668]
  46107c:	tbnz	w8, #0, 461084 <readlinkat@plt+0x5e154>
  461080:	b	4611c0 <readlinkat@plt+0x5e290>
  461084:	ldr	x8, [sp, #10480]
  461088:	cmp	x8, #0x0
  46108c:	cset	w9, ge  // ge = tcont
  461090:	tbnz	w9, #0, 461120 <readlinkat@plt+0x5e1f0>
  461094:	ldr	x8, [sp, #10480]
  461098:	ldr	x9, [sp, #10480]
  46109c:	mov	x10, xzr
  4610a0:	add	x9, x9, #0x0
  4610a4:	mul	x9, x10, x9
  4610a8:	subs	x9, x9, #0x1
  4610ac:	cmp	x9, #0x0
  4610b0:	cset	w11, ge  // ge = tcont
  4610b4:	str	x8, [sp, #1872]
  4610b8:	tbnz	w11, #0, 4610ec <readlinkat@plt+0x5e1bc>
  4610bc:	ldr	x8, [sp, #10480]
  4610c0:	mov	x9, xzr
  4610c4:	add	x8, x8, #0x0
  4610c8:	mul	x8, x9, x8
  4610cc:	add	x8, x8, #0x1
  4610d0:	lsl	x8, x8, #62
  4610d4:	subs	x8, x8, #0x1
  4610d8:	mov	x9, #0x2                   	// #2
  4610dc:	mul	x8, x8, x9
  4610e0:	add	x8, x8, #0x1
  4610e4:	str	x8, [sp, #1864]
  4610e8:	b	461104 <readlinkat@plt+0x5e1d4>
  4610ec:	ldr	x8, [sp, #10480]
  4610f0:	mov	x9, xzr
  4610f4:	add	x8, x8, #0x0
  4610f8:	mul	x8, x9, x8
  4610fc:	subs	x8, x8, #0x1
  461100:	str	x8, [sp, #1864]
  461104:	ldr	x8, [sp, #1864]
  461108:	mov	x9, #0xe10                 	// #3600
  46110c:	sdiv	x8, x8, x9
  461110:	ldr	x9, [sp, #1872]
  461114:	cmp	x9, x8
  461118:	b.lt	46134c <readlinkat@plt+0x5e41c>  // b.tstop
  46111c:	b	4612f8 <readlinkat@plt+0x5e3c8>
  461120:	ldr	w8, [sp, #9668]
  461124:	tbnz	w8, #0, 46112c <readlinkat@plt+0x5e1fc>
  461128:	b	461138 <readlinkat@plt+0x5e208>
  46112c:	ldr	w8, [sp, #9668]
  461130:	tbnz	w8, #0, 46134c <readlinkat@plt+0x5e41c>
  461134:	b	4612f8 <readlinkat@plt+0x5e3c8>
  461138:	ldr	x8, [sp, #10480]
  46113c:	mov	x9, xzr
  461140:	add	x8, x8, #0x0
  461144:	mul	x8, x9, x8
  461148:	subs	x8, x8, #0x1
  46114c:	cmp	x8, #0x0
  461150:	cset	w10, ge  // ge = tcont
  461154:	tbnz	w10, #0, 46118c <readlinkat@plt+0x5e25c>
  461158:	ldr	x8, [sp, #10480]
  46115c:	mov	x9, xzr
  461160:	add	x8, x8, #0x0
  461164:	mul	x8, x9, x8
  461168:	add	x8, x8, #0x1
  46116c:	lsl	x8, x8, #62
  461170:	subs	x8, x8, #0x1
  461174:	mov	x9, #0x2                   	// #2
  461178:	mul	x8, x8, x9
  46117c:	add	x8, x8, #0x1
  461180:	mvn	x8, x8
  461184:	str	x8, [sp, #1856]
  461188:	b	4611a4 <readlinkat@plt+0x5e274>
  46118c:	ldr	x8, [sp, #10480]
  461190:	mov	x9, xzr
  461194:	add	x8, x8, #0x0
  461198:	mul	x8, x9, x8
  46119c:	add	x8, x8, #0x0
  4611a0:	str	x8, [sp, #1856]
  4611a4:	ldr	x8, [sp, #1856]
  4611a8:	mov	x9, #0xe10                 	// #3600
  4611ac:	sdiv	x8, x8, x9
  4611b0:	ldr	x9, [sp, #10480]
  4611b4:	cmp	x8, x9
  4611b8:	b.lt	46134c <readlinkat@plt+0x5e41c>  // b.tstop
  4611bc:	b	4612f8 <readlinkat@plt+0x5e3c8>
  4611c0:	ldr	w8, [sp, #9668]
  4611c4:	tbnz	w8, #0, 4611cc <readlinkat@plt+0x5e29c>
  4611c8:	b	4611d8 <readlinkat@plt+0x5e2a8>
  4611cc:	ldr	w8, [sp, #9668]
  4611d0:	tbnz	w8, #0, 46134c <readlinkat@plt+0x5e41c>
  4611d4:	b	4612f8 <readlinkat@plt+0x5e3c8>
  4611d8:	ldr	x8, [sp, #10480]
  4611dc:	cmp	x8, #0x0
  4611e0:	cset	w9, ge  // ge = tcont
  4611e4:	tbnz	w9, #0, 461278 <readlinkat@plt+0x5e348>
  4611e8:	ldr	x8, [sp, #10480]
  4611ec:	ldr	x9, [sp, #10480]
  4611f0:	mov	x10, xzr
  4611f4:	add	x9, x9, #0x0
  4611f8:	mul	x9, x10, x9
  4611fc:	subs	x9, x9, #0x1
  461200:	cmp	x9, #0x0
  461204:	cset	w11, ge  // ge = tcont
  461208:	str	x8, [sp, #1848]
  46120c:	tbnz	w11, #0, 461244 <readlinkat@plt+0x5e314>
  461210:	ldr	x8, [sp, #10480]
  461214:	mov	x9, xzr
  461218:	add	x8, x8, #0x0
  46121c:	mul	x8, x9, x8
  461220:	add	x8, x8, #0x1
  461224:	lsl	x8, x8, #62
  461228:	subs	x8, x8, #0x1
  46122c:	mov	x9, #0x2                   	// #2
  461230:	mul	x8, x8, x9
  461234:	add	x8, x8, #0x1
  461238:	mvn	x8, x8
  46123c:	str	x8, [sp, #1840]
  461240:	b	46125c <readlinkat@plt+0x5e32c>
  461244:	ldr	x8, [sp, #10480]
  461248:	mov	x9, xzr
  46124c:	add	x8, x8, #0x0
  461250:	mul	x8, x9, x8
  461254:	add	x8, x8, #0x0
  461258:	str	x8, [sp, #1840]
  46125c:	ldr	x8, [sp, #1840]
  461260:	mov	x9, #0xe10                 	// #3600
  461264:	sdiv	x8, x8, x9
  461268:	ldr	x9, [sp, #1848]
  46126c:	cmp	x9, x8
  461270:	b.lt	46134c <readlinkat@plt+0x5e41c>  // b.tstop
  461274:	b	4612f8 <readlinkat@plt+0x5e3c8>
  461278:	ldr	x8, [sp, #10480]
  46127c:	mov	x9, xzr
  461280:	add	x8, x8, #0x0
  461284:	mul	x8, x9, x8
  461288:	subs	x8, x8, #0x1
  46128c:	cmp	x8, #0x0
  461290:	cset	w10, ge  // ge = tcont
  461294:	tbnz	w10, #0, 4612c8 <readlinkat@plt+0x5e398>
  461298:	ldr	x8, [sp, #10480]
  46129c:	mov	x9, xzr
  4612a0:	add	x8, x8, #0x0
  4612a4:	mul	x8, x9, x8
  4612a8:	add	x8, x8, #0x1
  4612ac:	lsl	x8, x8, #62
  4612b0:	subs	x8, x8, #0x1
  4612b4:	mov	x9, #0x2                   	// #2
  4612b8:	mul	x8, x8, x9
  4612bc:	add	x8, x8, #0x1
  4612c0:	str	x8, [sp, #1832]
  4612c4:	b	4612e0 <readlinkat@plt+0x5e3b0>
  4612c8:	ldr	x8, [sp, #10480]
  4612cc:	mov	x9, xzr
  4612d0:	add	x8, x8, #0x0
  4612d4:	mul	x8, x9, x8
  4612d8:	subs	x8, x8, #0x1
  4612dc:	str	x8, [sp, #1832]
  4612e0:	ldr	x8, [sp, #1832]
  4612e4:	mov	x9, #0xe10                 	// #3600
  4612e8:	sdiv	x8, x8, x9
  4612ec:	ldr	x9, [sp, #10480]
  4612f0:	cmp	x8, x9
  4612f4:	b.lt	46134c <readlinkat@plt+0x5e41c>  // b.tstop
  4612f8:	ldr	x8, [sp, #10480]
  4612fc:	mov	x9, #0xe10                 	// #3600
  461300:	mul	x8, x8, x9
  461304:	mov	x9, xzr
  461308:	mul	x8, x9, x8
  46130c:	subs	x8, x8, #0x1
  461310:	cmp	x8, #0x0
  461314:	cset	w10, ge  // ge = tcont
  461318:	tbnz	w10, #0, 461334 <readlinkat@plt+0x5e404>
  46131c:	ldr	x8, [sp, #10480]
  461320:	mov	x9, #0xe10                 	// #3600
  461324:	mul	x8, x8, x9
  461328:	mov	x9, #0xffffffff80000000    	// #-2147483648
  46132c:	cmp	x8, x9
  461330:	b.lt	46134c <readlinkat@plt+0x5e41c>  // b.tstop
  461334:	ldr	x8, [sp, #10480]
  461338:	mov	x9, #0xe10                 	// #3600
  46133c:	mul	x8, x8, x9
  461340:	mov	x9, #0x7fffffff            	// #2147483647
  461344:	cmp	x9, x8
  461348:	b.ge	461370 <readlinkat@plt+0x5e440>  // b.tcont
  46134c:	ldr	x8, [sp, #10480]
  461350:	mov	w9, #0xe10                 	// #3600
  461354:	mul	w8, w8, w9
  461358:	mov	w0, w8
  46135c:	sxtw	x10, w0
  461360:	str	x10, [sp, #9928]
  461364:	ldr	w8, [sp, #9664]
  461368:	tbz	w8, #0, 4621f8 <readlinkat@plt+0x5f2c8>
  46136c:	b	46ca88 <readlinkat@plt+0x69b58>
  461370:	ldr	x8, [sp, #10480]
  461374:	mov	w9, #0xe10                 	// #3600
  461378:	mul	w8, w8, w9
  46137c:	mov	w0, w8
  461380:	sxtw	x10, w0
  461384:	str	x10, [sp, #9928]
  461388:	ldr	w8, [sp, #9668]
  46138c:	tbz	w8, #0, 4621f8 <readlinkat@plt+0x5f2c8>
  461390:	b	46ca88 <readlinkat@plt+0x69b58>
  461394:	ldr	w8, [sp, #9664]
  461398:	tbnz	w8, #0, 4613a0 <readlinkat@plt+0x5e470>
  46139c:	b	461acc <readlinkat@plt+0x5eb9c>
  4613a0:	ldr	w8, [sp, #9668]
  4613a4:	tbnz	w8, #0, 4613ac <readlinkat@plt+0x5e47c>
  4613a8:	b	46173c <readlinkat@plt+0x5e80c>
  4613ac:	ldr	x8, [sp, #10480]
  4613b0:	mov	x9, xzr
  4613b4:	add	x8, x8, #0x0
  4613b8:	mul	x8, x9, x8
  4613bc:	subs	x8, x8, #0x1
  4613c0:	cmp	x8, #0x0
  4613c4:	cset	w10, ge  // ge = tcont
  4613c8:	tbnz	w10, #0, 461400 <readlinkat@plt+0x5e4d0>
  4613cc:	ldr	x8, [sp, #10480]
  4613d0:	mov	x9, xzr
  4613d4:	add	x8, x8, #0x0
  4613d8:	mul	x8, x9, x8
  4613dc:	add	x8, x8, #0x1
  4613e0:	lsl	x8, x8, #62
  4613e4:	subs	x8, x8, #0x1
  4613e8:	mov	x9, #0x2                   	// #2
  4613ec:	mul	x8, x8, x9
  4613f0:	add	x8, x8, #0x1
  4613f4:	mvn	x8, x8
  4613f8:	str	x8, [sp, #1824]
  4613fc:	b	461418 <readlinkat@plt+0x5e4e8>
  461400:	ldr	x8, [sp, #10480]
  461404:	mov	x9, xzr
  461408:	add	x8, x8, #0x0
  46140c:	mul	x8, x9, x8
  461410:	add	x8, x8, #0x0
  461414:	str	x8, [sp, #1824]
  461418:	ldr	x8, [sp, #1824]
  46141c:	cbnz	x8, 461430 <readlinkat@plt+0x5e500>
  461420:	ldr	x8, [sp, #10480]
  461424:	cmp	x8, #0x0
  461428:	cset	w9, lt  // lt = tstop
  46142c:	tbnz	w9, #0, 461704 <readlinkat@plt+0x5e7d4>
  461430:	ldr	w8, [sp, #9668]
  461434:	tbnz	w8, #0, 46143c <readlinkat@plt+0x5e50c>
  461438:	b	461578 <readlinkat@plt+0x5e648>
  46143c:	ldr	x8, [sp, #10480]
  461440:	cmp	x8, #0x0
  461444:	cset	w9, ge  // ge = tcont
  461448:	tbnz	w9, #0, 4614d8 <readlinkat@plt+0x5e5a8>
  46144c:	ldr	x8, [sp, #10480]
  461450:	ldr	x9, [sp, #10480]
  461454:	mov	x10, xzr
  461458:	add	x9, x9, #0x0
  46145c:	mul	x9, x10, x9
  461460:	subs	x9, x9, #0x1
  461464:	cmp	x9, #0x0
  461468:	cset	w11, ge  // ge = tcont
  46146c:	str	x8, [sp, #1816]
  461470:	tbnz	w11, #0, 4614a4 <readlinkat@plt+0x5e574>
  461474:	ldr	x8, [sp, #10480]
  461478:	mov	x9, xzr
  46147c:	add	x8, x8, #0x0
  461480:	mul	x8, x9, x8
  461484:	add	x8, x8, #0x1
  461488:	lsl	x8, x8, #62
  46148c:	subs	x8, x8, #0x1
  461490:	mov	x9, #0x2                   	// #2
  461494:	mul	x8, x8, x9
  461498:	add	x8, x8, #0x1
  46149c:	str	x8, [sp, #1808]
  4614a0:	b	4614bc <readlinkat@plt+0x5e58c>
  4614a4:	ldr	x8, [sp, #10480]
  4614a8:	mov	x9, xzr
  4614ac:	add	x8, x8, #0x0
  4614b0:	mul	x8, x9, x8
  4614b4:	subs	x8, x8, #0x1
  4614b8:	str	x8, [sp, #1808]
  4614bc:	ldr	x8, [sp, #1808]
  4614c0:	mov	x9, #0xe10                 	// #3600
  4614c4:	sdiv	x8, x8, x9
  4614c8:	ldr	x9, [sp, #1816]
  4614cc:	cmp	x9, x8
  4614d0:	b.lt	461704 <readlinkat@plt+0x5e7d4>  // b.tstop
  4614d4:	b	4616b0 <readlinkat@plt+0x5e780>
  4614d8:	ldr	w8, [sp, #9668]
  4614dc:	tbnz	w8, #0, 4614e4 <readlinkat@plt+0x5e5b4>
  4614e0:	b	4614f0 <readlinkat@plt+0x5e5c0>
  4614e4:	ldr	w8, [sp, #9668]
  4614e8:	tbnz	w8, #0, 461704 <readlinkat@plt+0x5e7d4>
  4614ec:	b	4616b0 <readlinkat@plt+0x5e780>
  4614f0:	ldr	x8, [sp, #10480]
  4614f4:	mov	x9, xzr
  4614f8:	add	x8, x8, #0x0
  4614fc:	mul	x8, x9, x8
  461500:	subs	x8, x8, #0x1
  461504:	cmp	x8, #0x0
  461508:	cset	w10, ge  // ge = tcont
  46150c:	tbnz	w10, #0, 461544 <readlinkat@plt+0x5e614>
  461510:	ldr	x8, [sp, #10480]
  461514:	mov	x9, xzr
  461518:	add	x8, x8, #0x0
  46151c:	mul	x8, x9, x8
  461520:	add	x8, x8, #0x1
  461524:	lsl	x8, x8, #62
  461528:	subs	x8, x8, #0x1
  46152c:	mov	x9, #0x2                   	// #2
  461530:	mul	x8, x8, x9
  461534:	add	x8, x8, #0x1
  461538:	mvn	x8, x8
  46153c:	str	x8, [sp, #1800]
  461540:	b	46155c <readlinkat@plt+0x5e62c>
  461544:	ldr	x8, [sp, #10480]
  461548:	mov	x9, xzr
  46154c:	add	x8, x8, #0x0
  461550:	mul	x8, x9, x8
  461554:	add	x8, x8, #0x0
  461558:	str	x8, [sp, #1800]
  46155c:	ldr	x8, [sp, #1800]
  461560:	mov	x9, #0xe10                 	// #3600
  461564:	sdiv	x8, x8, x9
  461568:	ldr	x9, [sp, #10480]
  46156c:	cmp	x8, x9
  461570:	b.lt	461704 <readlinkat@plt+0x5e7d4>  // b.tstop
  461574:	b	4616b0 <readlinkat@plt+0x5e780>
  461578:	ldr	w8, [sp, #9668]
  46157c:	tbnz	w8, #0, 461584 <readlinkat@plt+0x5e654>
  461580:	b	461590 <readlinkat@plt+0x5e660>
  461584:	ldr	w8, [sp, #9668]
  461588:	tbnz	w8, #0, 461704 <readlinkat@plt+0x5e7d4>
  46158c:	b	4616b0 <readlinkat@plt+0x5e780>
  461590:	ldr	x8, [sp, #10480]
  461594:	cmp	x8, #0x0
  461598:	cset	w9, ge  // ge = tcont
  46159c:	tbnz	w9, #0, 461630 <readlinkat@plt+0x5e700>
  4615a0:	ldr	x8, [sp, #10480]
  4615a4:	ldr	x9, [sp, #10480]
  4615a8:	mov	x10, xzr
  4615ac:	add	x9, x9, #0x0
  4615b0:	mul	x9, x10, x9
  4615b4:	subs	x9, x9, #0x1
  4615b8:	cmp	x9, #0x0
  4615bc:	cset	w11, ge  // ge = tcont
  4615c0:	str	x8, [sp, #1792]
  4615c4:	tbnz	w11, #0, 4615fc <readlinkat@plt+0x5e6cc>
  4615c8:	ldr	x8, [sp, #10480]
  4615cc:	mov	x9, xzr
  4615d0:	add	x8, x8, #0x0
  4615d4:	mul	x8, x9, x8
  4615d8:	add	x8, x8, #0x1
  4615dc:	lsl	x8, x8, #62
  4615e0:	subs	x8, x8, #0x1
  4615e4:	mov	x9, #0x2                   	// #2
  4615e8:	mul	x8, x8, x9
  4615ec:	add	x8, x8, #0x1
  4615f0:	mvn	x8, x8
  4615f4:	str	x8, [sp, #1784]
  4615f8:	b	461614 <readlinkat@plt+0x5e6e4>
  4615fc:	ldr	x8, [sp, #10480]
  461600:	mov	x9, xzr
  461604:	add	x8, x8, #0x0
  461608:	mul	x8, x9, x8
  46160c:	add	x8, x8, #0x0
  461610:	str	x8, [sp, #1784]
  461614:	ldr	x8, [sp, #1784]
  461618:	mov	x9, #0xe10                 	// #3600
  46161c:	sdiv	x8, x8, x9
  461620:	ldr	x9, [sp, #1792]
  461624:	cmp	x9, x8
  461628:	b.lt	461704 <readlinkat@plt+0x5e7d4>  // b.tstop
  46162c:	b	4616b0 <readlinkat@plt+0x5e780>
  461630:	ldr	x8, [sp, #10480]
  461634:	mov	x9, xzr
  461638:	add	x8, x8, #0x0
  46163c:	mul	x8, x9, x8
  461640:	subs	x8, x8, #0x1
  461644:	cmp	x8, #0x0
  461648:	cset	w10, ge  // ge = tcont
  46164c:	tbnz	w10, #0, 461680 <readlinkat@plt+0x5e750>
  461650:	ldr	x8, [sp, #10480]
  461654:	mov	x9, xzr
  461658:	add	x8, x8, #0x0
  46165c:	mul	x8, x9, x8
  461660:	add	x8, x8, #0x1
  461664:	lsl	x8, x8, #62
  461668:	subs	x8, x8, #0x1
  46166c:	mov	x9, #0x2                   	// #2
  461670:	mul	x8, x8, x9
  461674:	add	x8, x8, #0x1
  461678:	str	x8, [sp, #1776]
  46167c:	b	461698 <readlinkat@plt+0x5e768>
  461680:	ldr	x8, [sp, #10480]
  461684:	mov	x9, xzr
  461688:	add	x8, x8, #0x0
  46168c:	mul	x8, x9, x8
  461690:	subs	x8, x8, #0x1
  461694:	str	x8, [sp, #1776]
  461698:	ldr	x8, [sp, #1776]
  46169c:	mov	x9, #0xe10                 	// #3600
  4616a0:	sdiv	x8, x8, x9
  4616a4:	ldr	x9, [sp, #10480]
  4616a8:	cmp	x8, x9
  4616ac:	b.lt	461704 <readlinkat@plt+0x5e7d4>  // b.tstop
  4616b0:	ldr	x8, [sp, #10480]
  4616b4:	mov	x9, #0xe10                 	// #3600
  4616b8:	mul	x8, x8, x9
  4616bc:	mov	x9, xzr
  4616c0:	mul	x8, x9, x8
  4616c4:	subs	x8, x8, #0x1
  4616c8:	cmp	x8, #0x0
  4616cc:	cset	w10, ge  // ge = tcont
  4616d0:	tbnz	w10, #0, 4616ec <readlinkat@plt+0x5e7bc>
  4616d4:	ldr	x8, [sp, #10480]
  4616d8:	mov	x9, #0xe10                 	// #3600
  4616dc:	mul	x8, x8, x9
  4616e0:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  4616e4:	cmp	x8, x9
  4616e8:	b.lt	461704 <readlinkat@plt+0x5e7d4>  // b.tstop
  4616ec:	ldr	x8, [sp, #10480]
  4616f0:	mov	x9, #0xe10                 	// #3600
  4616f4:	mul	x8, x8, x9
  4616f8:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  4616fc:	cmp	x9, x8
  461700:	b.ge	461720 <readlinkat@plt+0x5e7f0>  // b.tcont
  461704:	ldr	x8, [sp, #10480]
  461708:	mov	x9, #0xe10                 	// #3600
  46170c:	mul	x8, x8, x9
  461710:	str	x8, [sp, #9928]
  461714:	ldr	w10, [sp, #9664]
  461718:	tbz	w10, #0, 4621f8 <readlinkat@plt+0x5f2c8>
  46171c:	b	46ca88 <readlinkat@plt+0x69b58>
  461720:	ldr	x8, [sp, #10480]
  461724:	mov	x9, #0xe10                 	// #3600
  461728:	mul	x8, x8, x9
  46172c:	str	x8, [sp, #9928]
  461730:	ldr	w10, [sp, #9668]
  461734:	tbz	w10, #0, 4621f8 <readlinkat@plt+0x5f2c8>
  461738:	b	46ca88 <readlinkat@plt+0x69b58>
  46173c:	ldr	x8, [sp, #10480]
  461740:	mov	x9, xzr
  461744:	add	x8, x8, #0x0
  461748:	mul	x8, x9, x8
  46174c:	subs	x8, x8, #0x1
  461750:	cmp	x8, #0x0
  461754:	cset	w10, ge  // ge = tcont
  461758:	tbnz	w10, #0, 461790 <readlinkat@plt+0x5e860>
  46175c:	ldr	x8, [sp, #10480]
  461760:	mov	x9, xzr
  461764:	add	x8, x8, #0x0
  461768:	mul	x8, x9, x8
  46176c:	add	x8, x8, #0x1
  461770:	lsl	x8, x8, #62
  461774:	subs	x8, x8, #0x1
  461778:	mov	x9, #0x2                   	// #2
  46177c:	mul	x8, x8, x9
  461780:	add	x8, x8, #0x1
  461784:	mvn	x8, x8
  461788:	str	x8, [sp, #1768]
  46178c:	b	4617a8 <readlinkat@plt+0x5e878>
  461790:	ldr	x8, [sp, #10480]
  461794:	mov	x9, xzr
  461798:	add	x8, x8, #0x0
  46179c:	mul	x8, x9, x8
  4617a0:	add	x8, x8, #0x0
  4617a4:	str	x8, [sp, #1768]
  4617a8:	ldr	x8, [sp, #1768]
  4617ac:	cbnz	x8, 4617c0 <readlinkat@plt+0x5e890>
  4617b0:	ldr	x8, [sp, #10480]
  4617b4:	cmp	x8, #0x0
  4617b8:	cset	w9, lt  // lt = tstop
  4617bc:	tbnz	w9, #0, 461a94 <readlinkat@plt+0x5eb64>
  4617c0:	ldr	w8, [sp, #9668]
  4617c4:	tbnz	w8, #0, 4617cc <readlinkat@plt+0x5e89c>
  4617c8:	b	461908 <readlinkat@plt+0x5e9d8>
  4617cc:	ldr	x8, [sp, #10480]
  4617d0:	cmp	x8, #0x0
  4617d4:	cset	w9, ge  // ge = tcont
  4617d8:	tbnz	w9, #0, 461868 <readlinkat@plt+0x5e938>
  4617dc:	ldr	x8, [sp, #10480]
  4617e0:	ldr	x9, [sp, #10480]
  4617e4:	mov	x10, xzr
  4617e8:	add	x9, x9, #0x0
  4617ec:	mul	x9, x10, x9
  4617f0:	subs	x9, x9, #0x1
  4617f4:	cmp	x9, #0x0
  4617f8:	cset	w11, ge  // ge = tcont
  4617fc:	str	x8, [sp, #1760]
  461800:	tbnz	w11, #0, 461834 <readlinkat@plt+0x5e904>
  461804:	ldr	x8, [sp, #10480]
  461808:	mov	x9, xzr
  46180c:	add	x8, x8, #0x0
  461810:	mul	x8, x9, x8
  461814:	add	x8, x8, #0x1
  461818:	lsl	x8, x8, #62
  46181c:	subs	x8, x8, #0x1
  461820:	mov	x9, #0x2                   	// #2
  461824:	mul	x8, x8, x9
  461828:	add	x8, x8, #0x1
  46182c:	str	x8, [sp, #1752]
  461830:	b	46184c <readlinkat@plt+0x5e91c>
  461834:	ldr	x8, [sp, #10480]
  461838:	mov	x9, xzr
  46183c:	add	x8, x8, #0x0
  461840:	mul	x8, x9, x8
  461844:	subs	x8, x8, #0x1
  461848:	str	x8, [sp, #1752]
  46184c:	ldr	x8, [sp, #1752]
  461850:	mov	x9, #0xe10                 	// #3600
  461854:	sdiv	x8, x8, x9
  461858:	ldr	x9, [sp, #1760]
  46185c:	cmp	x9, x8
  461860:	b.lt	461a94 <readlinkat@plt+0x5eb64>  // b.tstop
  461864:	b	461a40 <readlinkat@plt+0x5eb10>
  461868:	ldr	w8, [sp, #9668]
  46186c:	tbnz	w8, #0, 461874 <readlinkat@plt+0x5e944>
  461870:	b	461880 <readlinkat@plt+0x5e950>
  461874:	ldr	w8, [sp, #9668]
  461878:	tbnz	w8, #0, 461a94 <readlinkat@plt+0x5eb64>
  46187c:	b	461a40 <readlinkat@plt+0x5eb10>
  461880:	ldr	x8, [sp, #10480]
  461884:	mov	x9, xzr
  461888:	add	x8, x8, #0x0
  46188c:	mul	x8, x9, x8
  461890:	subs	x8, x8, #0x1
  461894:	cmp	x8, #0x0
  461898:	cset	w10, ge  // ge = tcont
  46189c:	tbnz	w10, #0, 4618d4 <readlinkat@plt+0x5e9a4>
  4618a0:	ldr	x8, [sp, #10480]
  4618a4:	mov	x9, xzr
  4618a8:	add	x8, x8, #0x0
  4618ac:	mul	x8, x9, x8
  4618b0:	add	x8, x8, #0x1
  4618b4:	lsl	x8, x8, #62
  4618b8:	subs	x8, x8, #0x1
  4618bc:	mov	x9, #0x2                   	// #2
  4618c0:	mul	x8, x8, x9
  4618c4:	add	x8, x8, #0x1
  4618c8:	mvn	x8, x8
  4618cc:	str	x8, [sp, #1744]
  4618d0:	b	4618ec <readlinkat@plt+0x5e9bc>
  4618d4:	ldr	x8, [sp, #10480]
  4618d8:	mov	x9, xzr
  4618dc:	add	x8, x8, #0x0
  4618e0:	mul	x8, x9, x8
  4618e4:	add	x8, x8, #0x0
  4618e8:	str	x8, [sp, #1744]
  4618ec:	ldr	x8, [sp, #1744]
  4618f0:	mov	x9, #0xe10                 	// #3600
  4618f4:	sdiv	x8, x8, x9
  4618f8:	ldr	x9, [sp, #10480]
  4618fc:	cmp	x8, x9
  461900:	b.lt	461a94 <readlinkat@plt+0x5eb64>  // b.tstop
  461904:	b	461a40 <readlinkat@plt+0x5eb10>
  461908:	ldr	w8, [sp, #9668]
  46190c:	tbnz	w8, #0, 461914 <readlinkat@plt+0x5e9e4>
  461910:	b	461920 <readlinkat@plt+0x5e9f0>
  461914:	ldr	w8, [sp, #9668]
  461918:	tbnz	w8, #0, 461a94 <readlinkat@plt+0x5eb64>
  46191c:	b	461a40 <readlinkat@plt+0x5eb10>
  461920:	ldr	x8, [sp, #10480]
  461924:	cmp	x8, #0x0
  461928:	cset	w9, ge  // ge = tcont
  46192c:	tbnz	w9, #0, 4619c0 <readlinkat@plt+0x5ea90>
  461930:	ldr	x8, [sp, #10480]
  461934:	ldr	x9, [sp, #10480]
  461938:	mov	x10, xzr
  46193c:	add	x9, x9, #0x0
  461940:	mul	x9, x10, x9
  461944:	subs	x9, x9, #0x1
  461948:	cmp	x9, #0x0
  46194c:	cset	w11, ge  // ge = tcont
  461950:	str	x8, [sp, #1736]
  461954:	tbnz	w11, #0, 46198c <readlinkat@plt+0x5ea5c>
  461958:	ldr	x8, [sp, #10480]
  46195c:	mov	x9, xzr
  461960:	add	x8, x8, #0x0
  461964:	mul	x8, x9, x8
  461968:	add	x8, x8, #0x1
  46196c:	lsl	x8, x8, #62
  461970:	subs	x8, x8, #0x1
  461974:	mov	x9, #0x2                   	// #2
  461978:	mul	x8, x8, x9
  46197c:	add	x8, x8, #0x1
  461980:	mvn	x8, x8
  461984:	str	x8, [sp, #1728]
  461988:	b	4619a4 <readlinkat@plt+0x5ea74>
  46198c:	ldr	x8, [sp, #10480]
  461990:	mov	x9, xzr
  461994:	add	x8, x8, #0x0
  461998:	mul	x8, x9, x8
  46199c:	add	x8, x8, #0x0
  4619a0:	str	x8, [sp, #1728]
  4619a4:	ldr	x8, [sp, #1728]
  4619a8:	mov	x9, #0xe10                 	// #3600
  4619ac:	sdiv	x8, x8, x9
  4619b0:	ldr	x9, [sp, #1736]
  4619b4:	cmp	x9, x8
  4619b8:	b.lt	461a94 <readlinkat@plt+0x5eb64>  // b.tstop
  4619bc:	b	461a40 <readlinkat@plt+0x5eb10>
  4619c0:	ldr	x8, [sp, #10480]
  4619c4:	mov	x9, xzr
  4619c8:	add	x8, x8, #0x0
  4619cc:	mul	x8, x9, x8
  4619d0:	subs	x8, x8, #0x1
  4619d4:	cmp	x8, #0x0
  4619d8:	cset	w10, ge  // ge = tcont
  4619dc:	tbnz	w10, #0, 461a10 <readlinkat@plt+0x5eae0>
  4619e0:	ldr	x8, [sp, #10480]
  4619e4:	mov	x9, xzr
  4619e8:	add	x8, x8, #0x0
  4619ec:	mul	x8, x9, x8
  4619f0:	add	x8, x8, #0x1
  4619f4:	lsl	x8, x8, #62
  4619f8:	subs	x8, x8, #0x1
  4619fc:	mov	x9, #0x2                   	// #2
  461a00:	mul	x8, x8, x9
  461a04:	add	x8, x8, #0x1
  461a08:	str	x8, [sp, #1720]
  461a0c:	b	461a28 <readlinkat@plt+0x5eaf8>
  461a10:	ldr	x8, [sp, #10480]
  461a14:	mov	x9, xzr
  461a18:	add	x8, x8, #0x0
  461a1c:	mul	x8, x9, x8
  461a20:	subs	x8, x8, #0x1
  461a24:	str	x8, [sp, #1720]
  461a28:	ldr	x8, [sp, #1720]
  461a2c:	mov	x9, #0xe10                 	// #3600
  461a30:	sdiv	x8, x8, x9
  461a34:	ldr	x9, [sp, #10480]
  461a38:	cmp	x8, x9
  461a3c:	b.lt	461a94 <readlinkat@plt+0x5eb64>  // b.tstop
  461a40:	ldr	x8, [sp, #10480]
  461a44:	mov	x9, #0xe10                 	// #3600
  461a48:	mul	x8, x8, x9
  461a4c:	mov	x9, xzr
  461a50:	mul	x8, x9, x8
  461a54:	subs	x8, x8, #0x1
  461a58:	cmp	x8, #0x0
  461a5c:	cset	w10, ge  // ge = tcont
  461a60:	tbnz	w10, #0, 461a7c <readlinkat@plt+0x5eb4c>
  461a64:	ldr	x8, [sp, #10480]
  461a68:	mov	x9, #0xe10                 	// #3600
  461a6c:	mul	x8, x8, x9
  461a70:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  461a74:	cmp	x8, x9
  461a78:	b.lt	461a94 <readlinkat@plt+0x5eb64>  // b.tstop
  461a7c:	ldr	x8, [sp, #10480]
  461a80:	mov	x9, #0xe10                 	// #3600
  461a84:	mul	x8, x8, x9
  461a88:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  461a8c:	cmp	x9, x8
  461a90:	b.ge	461ab0 <readlinkat@plt+0x5eb80>  // b.tcont
  461a94:	ldr	x8, [sp, #10480]
  461a98:	mov	x9, #0xe10                 	// #3600
  461a9c:	mul	x8, x8, x9
  461aa0:	str	x8, [sp, #9928]
  461aa4:	ldr	w10, [sp, #9664]
  461aa8:	tbz	w10, #0, 4621f8 <readlinkat@plt+0x5f2c8>
  461aac:	b	46ca88 <readlinkat@plt+0x69b58>
  461ab0:	ldr	x8, [sp, #10480]
  461ab4:	mov	x9, #0xe10                 	// #3600
  461ab8:	mul	x8, x8, x9
  461abc:	str	x8, [sp, #9928]
  461ac0:	ldr	w10, [sp, #9668]
  461ac4:	tbz	w10, #0, 4621f8 <readlinkat@plt+0x5f2c8>
  461ac8:	b	46ca88 <readlinkat@plt+0x69b58>
  461acc:	ldr	w8, [sp, #9668]
  461ad0:	tbnz	w8, #0, 461ad8 <readlinkat@plt+0x5eba8>
  461ad4:	b	461e68 <readlinkat@plt+0x5ef38>
  461ad8:	ldr	x8, [sp, #10480]
  461adc:	mov	x9, xzr
  461ae0:	add	x8, x8, #0x0
  461ae4:	mul	x8, x9, x8
  461ae8:	subs	x8, x8, #0x1
  461aec:	cmp	x8, #0x0
  461af0:	cset	w10, ge  // ge = tcont
  461af4:	tbnz	w10, #0, 461b2c <readlinkat@plt+0x5ebfc>
  461af8:	ldr	x8, [sp, #10480]
  461afc:	mov	x9, xzr
  461b00:	add	x8, x8, #0x0
  461b04:	mul	x8, x9, x8
  461b08:	add	x8, x8, #0x1
  461b0c:	lsl	x8, x8, #62
  461b10:	subs	x8, x8, #0x1
  461b14:	mov	x9, #0x2                   	// #2
  461b18:	mul	x8, x8, x9
  461b1c:	add	x8, x8, #0x1
  461b20:	mvn	x8, x8
  461b24:	str	x8, [sp, #1712]
  461b28:	b	461b44 <readlinkat@plt+0x5ec14>
  461b2c:	ldr	x8, [sp, #10480]
  461b30:	mov	x9, xzr
  461b34:	add	x8, x8, #0x0
  461b38:	mul	x8, x9, x8
  461b3c:	add	x8, x8, #0x0
  461b40:	str	x8, [sp, #1712]
  461b44:	ldr	x8, [sp, #1712]
  461b48:	cbnz	x8, 461b5c <readlinkat@plt+0x5ec2c>
  461b4c:	ldr	x8, [sp, #10480]
  461b50:	cmp	x8, #0x0
  461b54:	cset	w9, lt  // lt = tstop
  461b58:	tbnz	w9, #0, 461e30 <readlinkat@plt+0x5ef00>
  461b5c:	ldr	w8, [sp, #9668]
  461b60:	tbnz	w8, #0, 461b68 <readlinkat@plt+0x5ec38>
  461b64:	b	461ca4 <readlinkat@plt+0x5ed74>
  461b68:	ldr	x8, [sp, #10480]
  461b6c:	cmp	x8, #0x0
  461b70:	cset	w9, ge  // ge = tcont
  461b74:	tbnz	w9, #0, 461c04 <readlinkat@plt+0x5ecd4>
  461b78:	ldr	x8, [sp, #10480]
  461b7c:	ldr	x9, [sp, #10480]
  461b80:	mov	x10, xzr
  461b84:	add	x9, x9, #0x0
  461b88:	mul	x9, x10, x9
  461b8c:	subs	x9, x9, #0x1
  461b90:	cmp	x9, #0x0
  461b94:	cset	w11, ge  // ge = tcont
  461b98:	str	x8, [sp, #1704]
  461b9c:	tbnz	w11, #0, 461bd0 <readlinkat@plt+0x5eca0>
  461ba0:	ldr	x8, [sp, #10480]
  461ba4:	mov	x9, xzr
  461ba8:	add	x8, x8, #0x0
  461bac:	mul	x8, x9, x8
  461bb0:	add	x8, x8, #0x1
  461bb4:	lsl	x8, x8, #62
  461bb8:	subs	x8, x8, #0x1
  461bbc:	mov	x9, #0x2                   	// #2
  461bc0:	mul	x8, x8, x9
  461bc4:	add	x8, x8, #0x1
  461bc8:	str	x8, [sp, #1696]
  461bcc:	b	461be8 <readlinkat@plt+0x5ecb8>
  461bd0:	ldr	x8, [sp, #10480]
  461bd4:	mov	x9, xzr
  461bd8:	add	x8, x8, #0x0
  461bdc:	mul	x8, x9, x8
  461be0:	subs	x8, x8, #0x1
  461be4:	str	x8, [sp, #1696]
  461be8:	ldr	x8, [sp, #1696]
  461bec:	mov	x9, #0xe10                 	// #3600
  461bf0:	sdiv	x8, x8, x9
  461bf4:	ldr	x9, [sp, #1704]
  461bf8:	cmp	x9, x8
  461bfc:	b.lt	461e30 <readlinkat@plt+0x5ef00>  // b.tstop
  461c00:	b	461ddc <readlinkat@plt+0x5eeac>
  461c04:	ldr	w8, [sp, #9668]
  461c08:	tbnz	w8, #0, 461c10 <readlinkat@plt+0x5ece0>
  461c0c:	b	461c1c <readlinkat@plt+0x5ecec>
  461c10:	ldr	w8, [sp, #9668]
  461c14:	tbnz	w8, #0, 461e30 <readlinkat@plt+0x5ef00>
  461c18:	b	461ddc <readlinkat@plt+0x5eeac>
  461c1c:	ldr	x8, [sp, #10480]
  461c20:	mov	x9, xzr
  461c24:	add	x8, x8, #0x0
  461c28:	mul	x8, x9, x8
  461c2c:	subs	x8, x8, #0x1
  461c30:	cmp	x8, #0x0
  461c34:	cset	w10, ge  // ge = tcont
  461c38:	tbnz	w10, #0, 461c70 <readlinkat@plt+0x5ed40>
  461c3c:	ldr	x8, [sp, #10480]
  461c40:	mov	x9, xzr
  461c44:	add	x8, x8, #0x0
  461c48:	mul	x8, x9, x8
  461c4c:	add	x8, x8, #0x1
  461c50:	lsl	x8, x8, #62
  461c54:	subs	x8, x8, #0x1
  461c58:	mov	x9, #0x2                   	// #2
  461c5c:	mul	x8, x8, x9
  461c60:	add	x8, x8, #0x1
  461c64:	mvn	x8, x8
  461c68:	str	x8, [sp, #1688]
  461c6c:	b	461c88 <readlinkat@plt+0x5ed58>
  461c70:	ldr	x8, [sp, #10480]
  461c74:	mov	x9, xzr
  461c78:	add	x8, x8, #0x0
  461c7c:	mul	x8, x9, x8
  461c80:	add	x8, x8, #0x0
  461c84:	str	x8, [sp, #1688]
  461c88:	ldr	x8, [sp, #1688]
  461c8c:	mov	x9, #0xe10                 	// #3600
  461c90:	sdiv	x8, x8, x9
  461c94:	ldr	x9, [sp, #10480]
  461c98:	cmp	x8, x9
  461c9c:	b.lt	461e30 <readlinkat@plt+0x5ef00>  // b.tstop
  461ca0:	b	461ddc <readlinkat@plt+0x5eeac>
  461ca4:	ldr	w8, [sp, #9668]
  461ca8:	tbnz	w8, #0, 461cb0 <readlinkat@plt+0x5ed80>
  461cac:	b	461cbc <readlinkat@plt+0x5ed8c>
  461cb0:	ldr	w8, [sp, #9668]
  461cb4:	tbnz	w8, #0, 461e30 <readlinkat@plt+0x5ef00>
  461cb8:	b	461ddc <readlinkat@plt+0x5eeac>
  461cbc:	ldr	x8, [sp, #10480]
  461cc0:	cmp	x8, #0x0
  461cc4:	cset	w9, ge  // ge = tcont
  461cc8:	tbnz	w9, #0, 461d5c <readlinkat@plt+0x5ee2c>
  461ccc:	ldr	x8, [sp, #10480]
  461cd0:	ldr	x9, [sp, #10480]
  461cd4:	mov	x10, xzr
  461cd8:	add	x9, x9, #0x0
  461cdc:	mul	x9, x10, x9
  461ce0:	subs	x9, x9, #0x1
  461ce4:	cmp	x9, #0x0
  461ce8:	cset	w11, ge  // ge = tcont
  461cec:	str	x8, [sp, #1680]
  461cf0:	tbnz	w11, #0, 461d28 <readlinkat@plt+0x5edf8>
  461cf4:	ldr	x8, [sp, #10480]
  461cf8:	mov	x9, xzr
  461cfc:	add	x8, x8, #0x0
  461d00:	mul	x8, x9, x8
  461d04:	add	x8, x8, #0x1
  461d08:	lsl	x8, x8, #62
  461d0c:	subs	x8, x8, #0x1
  461d10:	mov	x9, #0x2                   	// #2
  461d14:	mul	x8, x8, x9
  461d18:	add	x8, x8, #0x1
  461d1c:	mvn	x8, x8
  461d20:	str	x8, [sp, #1672]
  461d24:	b	461d40 <readlinkat@plt+0x5ee10>
  461d28:	ldr	x8, [sp, #10480]
  461d2c:	mov	x9, xzr
  461d30:	add	x8, x8, #0x0
  461d34:	mul	x8, x9, x8
  461d38:	add	x8, x8, #0x0
  461d3c:	str	x8, [sp, #1672]
  461d40:	ldr	x8, [sp, #1672]
  461d44:	mov	x9, #0xe10                 	// #3600
  461d48:	sdiv	x8, x8, x9
  461d4c:	ldr	x9, [sp, #1680]
  461d50:	cmp	x9, x8
  461d54:	b.lt	461e30 <readlinkat@plt+0x5ef00>  // b.tstop
  461d58:	b	461ddc <readlinkat@plt+0x5eeac>
  461d5c:	ldr	x8, [sp, #10480]
  461d60:	mov	x9, xzr
  461d64:	add	x8, x8, #0x0
  461d68:	mul	x8, x9, x8
  461d6c:	subs	x8, x8, #0x1
  461d70:	cmp	x8, #0x0
  461d74:	cset	w10, ge  // ge = tcont
  461d78:	tbnz	w10, #0, 461dac <readlinkat@plt+0x5ee7c>
  461d7c:	ldr	x8, [sp, #10480]
  461d80:	mov	x9, xzr
  461d84:	add	x8, x8, #0x0
  461d88:	mul	x8, x9, x8
  461d8c:	add	x8, x8, #0x1
  461d90:	lsl	x8, x8, #62
  461d94:	subs	x8, x8, #0x1
  461d98:	mov	x9, #0x2                   	// #2
  461d9c:	mul	x8, x8, x9
  461da0:	add	x8, x8, #0x1
  461da4:	str	x8, [sp, #1664]
  461da8:	b	461dc4 <readlinkat@plt+0x5ee94>
  461dac:	ldr	x8, [sp, #10480]
  461db0:	mov	x9, xzr
  461db4:	add	x8, x8, #0x0
  461db8:	mul	x8, x9, x8
  461dbc:	subs	x8, x8, #0x1
  461dc0:	str	x8, [sp, #1664]
  461dc4:	ldr	x8, [sp, #1664]
  461dc8:	mov	x9, #0xe10                 	// #3600
  461dcc:	sdiv	x8, x8, x9
  461dd0:	ldr	x9, [sp, #10480]
  461dd4:	cmp	x8, x9
  461dd8:	b.lt	461e30 <readlinkat@plt+0x5ef00>  // b.tstop
  461ddc:	ldr	x8, [sp, #10480]
  461de0:	mov	x9, #0xe10                 	// #3600
  461de4:	mul	x8, x8, x9
  461de8:	mov	x9, xzr
  461dec:	mul	x8, x9, x8
  461df0:	subs	x8, x8, #0x1
  461df4:	cmp	x8, #0x0
  461df8:	cset	w10, ge  // ge = tcont
  461dfc:	tbnz	w10, #0, 461e18 <readlinkat@plt+0x5eee8>
  461e00:	ldr	x8, [sp, #10480]
  461e04:	mov	x9, #0xe10                 	// #3600
  461e08:	mul	x8, x8, x9
  461e0c:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  461e10:	cmp	x8, x9
  461e14:	b.lt	461e30 <readlinkat@plt+0x5ef00>  // b.tstop
  461e18:	ldr	x8, [sp, #10480]
  461e1c:	mov	x9, #0xe10                 	// #3600
  461e20:	mul	x8, x8, x9
  461e24:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  461e28:	cmp	x9, x8
  461e2c:	b.ge	461e4c <readlinkat@plt+0x5ef1c>  // b.tcont
  461e30:	ldr	x8, [sp, #10480]
  461e34:	mov	x9, #0xe10                 	// #3600
  461e38:	mul	x8, x8, x9
  461e3c:	str	x8, [sp, #9928]
  461e40:	ldr	w10, [sp, #9664]
  461e44:	tbz	w10, #0, 4621f8 <readlinkat@plt+0x5f2c8>
  461e48:	b	46ca88 <readlinkat@plt+0x69b58>
  461e4c:	ldr	x8, [sp, #10480]
  461e50:	mov	x9, #0xe10                 	// #3600
  461e54:	mul	x8, x8, x9
  461e58:	str	x8, [sp, #9928]
  461e5c:	ldr	w10, [sp, #9668]
  461e60:	tbz	w10, #0, 4621f8 <readlinkat@plt+0x5f2c8>
  461e64:	b	46ca88 <readlinkat@plt+0x69b58>
  461e68:	ldr	x8, [sp, #10480]
  461e6c:	mov	x9, xzr
  461e70:	add	x8, x8, #0x0
  461e74:	mul	x8, x9, x8
  461e78:	subs	x8, x8, #0x1
  461e7c:	cmp	x8, #0x0
  461e80:	cset	w10, ge  // ge = tcont
  461e84:	tbnz	w10, #0, 461ebc <readlinkat@plt+0x5ef8c>
  461e88:	ldr	x8, [sp, #10480]
  461e8c:	mov	x9, xzr
  461e90:	add	x8, x8, #0x0
  461e94:	mul	x8, x9, x8
  461e98:	add	x8, x8, #0x1
  461e9c:	lsl	x8, x8, #62
  461ea0:	subs	x8, x8, #0x1
  461ea4:	mov	x9, #0x2                   	// #2
  461ea8:	mul	x8, x8, x9
  461eac:	add	x8, x8, #0x1
  461eb0:	mvn	x8, x8
  461eb4:	str	x8, [sp, #1656]
  461eb8:	b	461ed4 <readlinkat@plt+0x5efa4>
  461ebc:	ldr	x8, [sp, #10480]
  461ec0:	mov	x9, xzr
  461ec4:	add	x8, x8, #0x0
  461ec8:	mul	x8, x9, x8
  461ecc:	add	x8, x8, #0x0
  461ed0:	str	x8, [sp, #1656]
  461ed4:	ldr	x8, [sp, #1656]
  461ed8:	cbnz	x8, 461eec <readlinkat@plt+0x5efbc>
  461edc:	ldr	x8, [sp, #10480]
  461ee0:	cmp	x8, #0x0
  461ee4:	cset	w9, lt  // lt = tstop
  461ee8:	tbnz	w9, #0, 4621c0 <readlinkat@plt+0x5f290>
  461eec:	ldr	w8, [sp, #9668]
  461ef0:	tbnz	w8, #0, 461ef8 <readlinkat@plt+0x5efc8>
  461ef4:	b	462034 <readlinkat@plt+0x5f104>
  461ef8:	ldr	x8, [sp, #10480]
  461efc:	cmp	x8, #0x0
  461f00:	cset	w9, ge  // ge = tcont
  461f04:	tbnz	w9, #0, 461f94 <readlinkat@plt+0x5f064>
  461f08:	ldr	x8, [sp, #10480]
  461f0c:	ldr	x9, [sp, #10480]
  461f10:	mov	x10, xzr
  461f14:	add	x9, x9, #0x0
  461f18:	mul	x9, x10, x9
  461f1c:	subs	x9, x9, #0x1
  461f20:	cmp	x9, #0x0
  461f24:	cset	w11, ge  // ge = tcont
  461f28:	str	x8, [sp, #1648]
  461f2c:	tbnz	w11, #0, 461f60 <readlinkat@plt+0x5f030>
  461f30:	ldr	x8, [sp, #10480]
  461f34:	mov	x9, xzr
  461f38:	add	x8, x8, #0x0
  461f3c:	mul	x8, x9, x8
  461f40:	add	x8, x8, #0x1
  461f44:	lsl	x8, x8, #62
  461f48:	subs	x8, x8, #0x1
  461f4c:	mov	x9, #0x2                   	// #2
  461f50:	mul	x8, x8, x9
  461f54:	add	x8, x8, #0x1
  461f58:	str	x8, [sp, #1640]
  461f5c:	b	461f78 <readlinkat@plt+0x5f048>
  461f60:	ldr	x8, [sp, #10480]
  461f64:	mov	x9, xzr
  461f68:	add	x8, x8, #0x0
  461f6c:	mul	x8, x9, x8
  461f70:	subs	x8, x8, #0x1
  461f74:	str	x8, [sp, #1640]
  461f78:	ldr	x8, [sp, #1640]
  461f7c:	mov	x9, #0xe10                 	// #3600
  461f80:	sdiv	x8, x8, x9
  461f84:	ldr	x9, [sp, #1648]
  461f88:	cmp	x9, x8
  461f8c:	b.lt	4621c0 <readlinkat@plt+0x5f290>  // b.tstop
  461f90:	b	46216c <readlinkat@plt+0x5f23c>
  461f94:	ldr	w8, [sp, #9668]
  461f98:	tbnz	w8, #0, 461fa0 <readlinkat@plt+0x5f070>
  461f9c:	b	461fac <readlinkat@plt+0x5f07c>
  461fa0:	ldr	w8, [sp, #9668]
  461fa4:	tbnz	w8, #0, 4621c0 <readlinkat@plt+0x5f290>
  461fa8:	b	46216c <readlinkat@plt+0x5f23c>
  461fac:	ldr	x8, [sp, #10480]
  461fb0:	mov	x9, xzr
  461fb4:	add	x8, x8, #0x0
  461fb8:	mul	x8, x9, x8
  461fbc:	subs	x8, x8, #0x1
  461fc0:	cmp	x8, #0x0
  461fc4:	cset	w10, ge  // ge = tcont
  461fc8:	tbnz	w10, #0, 462000 <readlinkat@plt+0x5f0d0>
  461fcc:	ldr	x8, [sp, #10480]
  461fd0:	mov	x9, xzr
  461fd4:	add	x8, x8, #0x0
  461fd8:	mul	x8, x9, x8
  461fdc:	add	x8, x8, #0x1
  461fe0:	lsl	x8, x8, #62
  461fe4:	subs	x8, x8, #0x1
  461fe8:	mov	x9, #0x2                   	// #2
  461fec:	mul	x8, x8, x9
  461ff0:	add	x8, x8, #0x1
  461ff4:	mvn	x8, x8
  461ff8:	str	x8, [sp, #1632]
  461ffc:	b	462018 <readlinkat@plt+0x5f0e8>
  462000:	ldr	x8, [sp, #10480]
  462004:	mov	x9, xzr
  462008:	add	x8, x8, #0x0
  46200c:	mul	x8, x9, x8
  462010:	add	x8, x8, #0x0
  462014:	str	x8, [sp, #1632]
  462018:	ldr	x8, [sp, #1632]
  46201c:	mov	x9, #0xe10                 	// #3600
  462020:	sdiv	x8, x8, x9
  462024:	ldr	x9, [sp, #10480]
  462028:	cmp	x8, x9
  46202c:	b.lt	4621c0 <readlinkat@plt+0x5f290>  // b.tstop
  462030:	b	46216c <readlinkat@plt+0x5f23c>
  462034:	ldr	w8, [sp, #9668]
  462038:	tbnz	w8, #0, 462040 <readlinkat@plt+0x5f110>
  46203c:	b	46204c <readlinkat@plt+0x5f11c>
  462040:	ldr	w8, [sp, #9668]
  462044:	tbnz	w8, #0, 4621c0 <readlinkat@plt+0x5f290>
  462048:	b	46216c <readlinkat@plt+0x5f23c>
  46204c:	ldr	x8, [sp, #10480]
  462050:	cmp	x8, #0x0
  462054:	cset	w9, ge  // ge = tcont
  462058:	tbnz	w9, #0, 4620ec <readlinkat@plt+0x5f1bc>
  46205c:	ldr	x8, [sp, #10480]
  462060:	ldr	x9, [sp, #10480]
  462064:	mov	x10, xzr
  462068:	add	x9, x9, #0x0
  46206c:	mul	x9, x10, x9
  462070:	subs	x9, x9, #0x1
  462074:	cmp	x9, #0x0
  462078:	cset	w11, ge  // ge = tcont
  46207c:	str	x8, [sp, #1624]
  462080:	tbnz	w11, #0, 4620b8 <readlinkat@plt+0x5f188>
  462084:	ldr	x8, [sp, #10480]
  462088:	mov	x9, xzr
  46208c:	add	x8, x8, #0x0
  462090:	mul	x8, x9, x8
  462094:	add	x8, x8, #0x1
  462098:	lsl	x8, x8, #62
  46209c:	subs	x8, x8, #0x1
  4620a0:	mov	x9, #0x2                   	// #2
  4620a4:	mul	x8, x8, x9
  4620a8:	add	x8, x8, #0x1
  4620ac:	mvn	x8, x8
  4620b0:	str	x8, [sp, #1616]
  4620b4:	b	4620d0 <readlinkat@plt+0x5f1a0>
  4620b8:	ldr	x8, [sp, #10480]
  4620bc:	mov	x9, xzr
  4620c0:	add	x8, x8, #0x0
  4620c4:	mul	x8, x9, x8
  4620c8:	add	x8, x8, #0x0
  4620cc:	str	x8, [sp, #1616]
  4620d0:	ldr	x8, [sp, #1616]
  4620d4:	mov	x9, #0xe10                 	// #3600
  4620d8:	sdiv	x8, x8, x9
  4620dc:	ldr	x9, [sp, #1624]
  4620e0:	cmp	x9, x8
  4620e4:	b.lt	4621c0 <readlinkat@plt+0x5f290>  // b.tstop
  4620e8:	b	46216c <readlinkat@plt+0x5f23c>
  4620ec:	ldr	x8, [sp, #10480]
  4620f0:	mov	x9, xzr
  4620f4:	add	x8, x8, #0x0
  4620f8:	mul	x8, x9, x8
  4620fc:	subs	x8, x8, #0x1
  462100:	cmp	x8, #0x0
  462104:	cset	w10, ge  // ge = tcont
  462108:	tbnz	w10, #0, 46213c <readlinkat@plt+0x5f20c>
  46210c:	ldr	x8, [sp, #10480]
  462110:	mov	x9, xzr
  462114:	add	x8, x8, #0x0
  462118:	mul	x8, x9, x8
  46211c:	add	x8, x8, #0x1
  462120:	lsl	x8, x8, #62
  462124:	subs	x8, x8, #0x1
  462128:	mov	x9, #0x2                   	// #2
  46212c:	mul	x8, x8, x9
  462130:	add	x8, x8, #0x1
  462134:	str	x8, [sp, #1608]
  462138:	b	462154 <readlinkat@plt+0x5f224>
  46213c:	ldr	x8, [sp, #10480]
  462140:	mov	x9, xzr
  462144:	add	x8, x8, #0x0
  462148:	mul	x8, x9, x8
  46214c:	subs	x8, x8, #0x1
  462150:	str	x8, [sp, #1608]
  462154:	ldr	x8, [sp, #1608]
  462158:	mov	x9, #0xe10                 	// #3600
  46215c:	sdiv	x8, x8, x9
  462160:	ldr	x9, [sp, #10480]
  462164:	cmp	x8, x9
  462168:	b.lt	4621c0 <readlinkat@plt+0x5f290>  // b.tstop
  46216c:	ldr	x8, [sp, #10480]
  462170:	mov	x9, #0xe10                 	// #3600
  462174:	mul	x8, x8, x9
  462178:	mov	x9, xzr
  46217c:	mul	x8, x9, x8
  462180:	subs	x8, x8, #0x1
  462184:	cmp	x8, #0x0
  462188:	cset	w10, ge  // ge = tcont
  46218c:	tbnz	w10, #0, 4621a8 <readlinkat@plt+0x5f278>
  462190:	ldr	x8, [sp, #10480]
  462194:	mov	x9, #0xe10                 	// #3600
  462198:	mul	x8, x8, x9
  46219c:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  4621a0:	cmp	x8, x9
  4621a4:	b.lt	4621c0 <readlinkat@plt+0x5f290>  // b.tstop
  4621a8:	ldr	x8, [sp, #10480]
  4621ac:	mov	x9, #0xe10                 	// #3600
  4621b0:	mul	x8, x8, x9
  4621b4:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  4621b8:	cmp	x9, x8
  4621bc:	b.ge	4621dc <readlinkat@plt+0x5f2ac>  // b.tcont
  4621c0:	ldr	x8, [sp, #10480]
  4621c4:	mov	x9, #0xe10                 	// #3600
  4621c8:	mul	x8, x8, x9
  4621cc:	str	x8, [sp, #9928]
  4621d0:	ldr	w10, [sp, #9664]
  4621d4:	tbz	w10, #0, 4621f8 <readlinkat@plt+0x5f2c8>
  4621d8:	b	46ca88 <readlinkat@plt+0x69b58>
  4621dc:	ldr	x8, [sp, #10480]
  4621e0:	mov	x9, #0xe10                 	// #3600
  4621e4:	mul	x8, x8, x9
  4621e8:	str	x8, [sp, #9928]
  4621ec:	ldr	w10, [sp, #9668]
  4621f0:	tbz	w10, #0, 4621f8 <readlinkat@plt+0x5f2c8>
  4621f4:	b	46ca88 <readlinkat@plt+0x69b58>
  4621f8:	ldr	w8, [sp, #9668]
  4621fc:	tbnz	w8, #0, 462204 <readlinkat@plt+0x5f2d4>
  462200:	b	462950 <readlinkat@plt+0x5fa20>
  462204:	ldr	w8, [sp, #9668]
  462208:	tbnz	w8, #0, 462210 <readlinkat@plt+0x5f2e0>
  46220c:	b	462654 <readlinkat@plt+0x5f724>
  462210:	ldr	x8, [sp, #9928]
  462214:	lsl	w8, w8, #24
  462218:	mov	x9, #0x18                  	// #24
  46221c:	asr	w8, w8, w9
  462220:	mov	w9, wzr
  462224:	mul	w8, w9, w8
  462228:	ldr	x10, [sp, #10752]
  46222c:	lsl	w10, w10, #24
  462230:	add	w8, w8, w10, asr #24
  462234:	mul	w8, w9, w8
  462238:	subs	w8, w8, #0x1
  46223c:	cmp	w8, #0x0
  462240:	cset	w8, ge  // ge = tcont
  462244:	tbnz	w8, #0, 462294 <readlinkat@plt+0x5f364>
  462248:	ldr	x8, [sp, #9928]
  46224c:	lsl	w8, w8, #24
  462250:	mov	x9, #0x18                  	// #24
  462254:	asr	w8, w8, w9
  462258:	mov	w9, wzr
  46225c:	mul	w8, w9, w8
  462260:	ldr	x10, [sp, #10752]
  462264:	lsl	w10, w10, #24
  462268:	add	w8, w8, w10, asr #24
  46226c:	mul	w8, w9, w8
  462270:	add	w8, w8, #0x1
  462274:	lsl	w8, w8, #30
  462278:	subs	w8, w8, #0x1
  46227c:	mov	w9, #0x2                   	// #2
  462280:	mul	w8, w8, w9
  462284:	add	w8, w8, #0x1
  462288:	mvn	w8, w8
  46228c:	str	w8, [sp, #1604]
  462290:	b	4622c4 <readlinkat@plt+0x5f394>
  462294:	ldr	x8, [sp, #9928]
  462298:	lsl	w8, w8, #24
  46229c:	mov	x9, #0x18                  	// #24
  4622a0:	asr	w8, w8, w9
  4622a4:	mov	w9, wzr
  4622a8:	mul	w8, w9, w8
  4622ac:	ldr	x10, [sp, #10752]
  4622b0:	lsl	w10, w10, #24
  4622b4:	add	w8, w8, w10, asr #24
  4622b8:	mul	w8, w9, w8
  4622bc:	add	w8, w8, #0x0
  4622c0:	str	w8, [sp, #1604]
  4622c4:	ldr	w8, [sp, #1604]
  4622c8:	cmp	w8, #0x0
  4622cc:	cset	w8, ge  // ge = tcont
  4622d0:	tbnz	w8, #0, 4624ac <readlinkat@plt+0x5f57c>
  4622d4:	ldr	x8, [sp, #9928]
  4622d8:	lsl	w8, w8, #24
  4622dc:	asr	w8, w8, #24
  4622e0:	cmp	w8, #0x0
  4622e4:	cset	w8, ge  // ge = tcont
  4622e8:	tbnz	w8, #0, 4623d4 <readlinkat@plt+0x5f4a4>
  4622ec:	ldr	x8, [sp, #10752]
  4622f0:	lsl	w8, w8, #24
  4622f4:	mov	x9, #0x18                  	// #24
  4622f8:	mov	x0, x9
  4622fc:	asr	w8, w8, w0
  462300:	ldr	x10, [sp, #9928]
  462304:	lsl	w10, w10, #24
  462308:	asr	w9, w10, w9
  46230c:	mov	w10, wzr
  462310:	mul	w9, w10, w9
  462314:	ldr	x11, [sp, #10752]
  462318:	lsl	w11, w11, #24
  46231c:	add	w9, w9, w11, asr #24
  462320:	mul	w9, w10, w9
  462324:	subs	w9, w9, #0x1
  462328:	cmp	w9, #0x0
  46232c:	cset	w9, ge  // ge = tcont
  462330:	str	w8, [sp, #1600]
  462334:	tbnz	w9, #0, 462384 <readlinkat@plt+0x5f454>
  462338:	ldr	x8, [sp, #9928]
  46233c:	lsl	w8, w8, #24
  462340:	mov	x9, #0x18                  	// #24
  462344:	asr	w8, w8, w9
  462348:	mov	w9, wzr
  46234c:	mul	w8, w9, w8
  462350:	ldr	x10, [sp, #10752]
  462354:	lsl	w10, w10, #24
  462358:	add	w8, w8, w10, asr #24
  46235c:	mul	w8, w9, w8
  462360:	add	w8, w8, #0x1
  462364:	lsl	w8, w8, #30
  462368:	subs	w8, w8, #0x1
  46236c:	mov	w9, #0x2                   	// #2
  462370:	mul	w8, w8, w9
  462374:	add	w8, w8, #0x1
  462378:	mvn	w8, w8
  46237c:	str	w8, [sp, #1596]
  462380:	b	4623b4 <readlinkat@plt+0x5f484>
  462384:	ldr	x8, [sp, #9928]
  462388:	lsl	w8, w8, #24
  46238c:	mov	x9, #0x18                  	// #24
  462390:	asr	w8, w8, w9
  462394:	mov	w9, wzr
  462398:	mul	w8, w9, w8
  46239c:	ldr	x10, [sp, #10752]
  4623a0:	lsl	w10, w10, #24
  4623a4:	add	w8, w8, w10, asr #24
  4623a8:	mul	w8, w9, w8
  4623ac:	add	w8, w8, #0x0
  4623b0:	str	w8, [sp, #1596]
  4623b4:	ldr	w8, [sp, #1596]
  4623b8:	ldr	x9, [sp, #9928]
  4623bc:	lsl	w9, w9, #24
  4623c0:	subs	w8, w8, w9, asr #24
  4623c4:	ldr	w9, [sp, #1600]
  4623c8:	cmp	w9, w8
  4623cc:	b.lt	4625ec <readlinkat@plt+0x5f6bc>  // b.tstop
  4623d0:	b	462574 <readlinkat@plt+0x5f644>
  4623d4:	ldr	x8, [sp, #9928]
  4623d8:	lsl	w8, w8, #24
  4623dc:	mov	x9, #0x18                  	// #24
  4623e0:	asr	w8, w8, w9
  4623e4:	mov	w9, wzr
  4623e8:	mul	w8, w9, w8
  4623ec:	ldr	x10, [sp, #10752]
  4623f0:	lsl	w10, w10, #24
  4623f4:	add	w8, w8, w10, asr #24
  4623f8:	mul	w8, w9, w8
  4623fc:	subs	w8, w8, #0x1
  462400:	cmp	w8, #0x0
  462404:	cset	w8, ge  // ge = tcont
  462408:	tbnz	w8, #0, 462454 <readlinkat@plt+0x5f524>
  46240c:	ldr	x8, [sp, #9928]
  462410:	lsl	w8, w8, #24
  462414:	mov	x9, #0x18                  	// #24
  462418:	asr	w8, w8, w9
  46241c:	mov	w9, wzr
  462420:	mul	w8, w9, w8
  462424:	ldr	x10, [sp, #10752]
  462428:	lsl	w10, w10, #24
  46242c:	add	w8, w8, w10, asr #24
  462430:	mul	w8, w9, w8
  462434:	add	w8, w8, #0x1
  462438:	lsl	w8, w8, #30
  46243c:	subs	w8, w8, #0x1
  462440:	mov	w9, #0x2                   	// #2
  462444:	mul	w8, w8, w9
  462448:	add	w8, w8, #0x1
  46244c:	str	w8, [sp, #1592]
  462450:	b	462484 <readlinkat@plt+0x5f554>
  462454:	ldr	x8, [sp, #9928]
  462458:	lsl	w8, w8, #24
  46245c:	mov	x9, #0x18                  	// #24
  462460:	asr	w8, w8, w9
  462464:	mov	w9, wzr
  462468:	mul	w8, w9, w8
  46246c:	ldr	x10, [sp, #10752]
  462470:	lsl	w10, w10, #24
  462474:	add	w8, w8, w10, asr #24
  462478:	mul	w8, w9, w8
  46247c:	subs	w8, w8, #0x1
  462480:	str	w8, [sp, #1592]
  462484:	ldr	w8, [sp, #1592]
  462488:	ldr	x9, [sp, #9928]
  46248c:	lsl	w9, w9, #24
  462490:	subs	w8, w8, w9, asr #24
  462494:	ldr	x10, [sp, #10752]
  462498:	lsl	w9, w10, #24
  46249c:	asr	w9, w9, #24
  4624a0:	cmp	w8, w9
  4624a4:	b.lt	4625ec <readlinkat@plt+0x5f6bc>  // b.tstop
  4624a8:	b	462574 <readlinkat@plt+0x5f644>
  4624ac:	ldr	x8, [sp, #10752]
  4624b0:	lsl	w8, w8, #24
  4624b4:	asr	w8, w8, #24
  4624b8:	cmp	w8, #0x0
  4624bc:	cset	w8, ge  // ge = tcont
  4624c0:	tbnz	w8, #0, 4624f8 <readlinkat@plt+0x5f5c8>
  4624c4:	ldr	x8, [sp, #9928]
  4624c8:	lsl	w8, w8, #24
  4624cc:	mov	x9, #0x18                  	// #24
  4624d0:	asr	w8, w8, w9
  4624d4:	ldr	x10, [sp, #10752]
  4624d8:	lsl	w9, w10, #24
  4624dc:	ldr	x11, [sp, #9928]
  4624e0:	lsl	w10, w11, #24
  4624e4:	asr	w10, w10, #24
  4624e8:	add	w9, w10, w9, asr #24
  4624ec:	cmp	w8, w9
  4624f0:	b.le	4625ec <readlinkat@plt+0x5f6bc>
  4624f4:	b	462574 <readlinkat@plt+0x5f644>
  4624f8:	ldr	x8, [sp, #9928]
  4624fc:	lsl	w8, w8, #24
  462500:	asr	w8, w8, #24
  462504:	cmp	w8, #0x0
  462508:	cset	w8, ge  // ge = tcont
  46250c:	tbnz	w8, #0, 462544 <readlinkat@plt+0x5f614>
  462510:	ldr	x8, [sp, #10752]
  462514:	lsl	w8, w8, #24
  462518:	mov	x9, #0x18                  	// #24
  46251c:	asr	w8, w8, w9
  462520:	ldr	x10, [sp, #10752]
  462524:	lsl	w9, w10, #24
  462528:	ldr	x11, [sp, #9928]
  46252c:	lsl	w10, w11, #24
  462530:	asr	w10, w10, #24
  462534:	add	w9, w10, w9, asr #24
  462538:	cmp	w8, w9
  46253c:	b.le	4625ec <readlinkat@plt+0x5f6bc>
  462540:	b	462574 <readlinkat@plt+0x5f644>
  462544:	ldr	x8, [sp, #10752]
  462548:	lsl	w8, w8, #24
  46254c:	mov	x9, #0x18                  	// #24
  462550:	ldr	x10, [sp, #9928]
  462554:	lsl	w10, w10, #24
  462558:	asr	w9, w10, w9
  46255c:	add	w8, w9, w8, asr #24
  462560:	ldr	x11, [sp, #9928]
  462564:	lsl	w9, w11, #24
  462568:	asr	w9, w9, #24
  46256c:	cmp	w8, w9
  462570:	b.lt	4625ec <readlinkat@plt+0x5f6bc>  // b.tstop
  462574:	ldr	x8, [sp, #10752]
  462578:	lsl	w8, w8, #24
  46257c:	ldr	x9, [sp, #9928]
  462580:	lsl	w9, w9, #24
  462584:	asr	w9, w9, #24
  462588:	add	w8, w9, w8, asr #24
  46258c:	mov	w9, wzr
  462590:	mul	w8, w9, w8
  462594:	subs	w8, w8, #0x1
  462598:	cmp	w8, #0x0
  46259c:	cset	w8, ge  // ge = tcont
  4625a0:	tbnz	w8, #0, 4625c8 <readlinkat@plt+0x5f698>
  4625a4:	ldr	x8, [sp, #10752]
  4625a8:	lsl	w8, w8, #24
  4625ac:	ldr	x9, [sp, #9928]
  4625b0:	lsl	w9, w9, #24
  4625b4:	asr	w9, w9, #24
  4625b8:	add	w8, w9, w8, asr #24
  4625bc:	mov	w9, #0xffffff80            	// #-128
  4625c0:	cmp	w8, w9
  4625c4:	b.lt	4625ec <readlinkat@plt+0x5f6bc>  // b.tstop
  4625c8:	ldr	x8, [sp, #10752]
  4625cc:	lsl	w8, w8, #24
  4625d0:	ldr	x9, [sp, #9928]
  4625d4:	lsl	w9, w9, #24
  4625d8:	asr	w9, w9, #24
  4625dc:	add	w8, w9, w8, asr #24
  4625e0:	mov	w9, #0x7f                  	// #127
  4625e4:	cmp	w9, w8
  4625e8:	b.ge	462620 <readlinkat@plt+0x5f6f0>  // b.tcont
  4625ec:	ldr	x8, [sp, #10752]
  4625f0:	lsl	w8, w8, #24
  4625f4:	ldr	x9, [sp, #9928]
  4625f8:	lsl	w9, w9, #24
  4625fc:	asr	w9, w9, #24
  462600:	add	w8, w9, w8, asr #24
  462604:	mov	w0, w8
  462608:	lsl	x10, x0, #56
  46260c:	asr	x10, x10, #56
  462610:	str	x10, [sp, #9920]
  462614:	ldr	w8, [sp, #9664]
  462618:	tbz	w8, #0, 46425c <readlinkat@plt+0x6132c>
  46261c:	b	46ca88 <readlinkat@plt+0x69b58>
  462620:	ldr	x8, [sp, #10752]
  462624:	lsl	w8, w8, #24
  462628:	ldr	x9, [sp, #9928]
  46262c:	lsl	w9, w9, #24
  462630:	asr	w9, w9, #24
  462634:	add	w8, w9, w8, asr #24
  462638:	mov	w0, w8
  46263c:	lsl	x10, x0, #56
  462640:	asr	x10, x10, #56
  462644:	str	x10, [sp, #9920]
  462648:	ldr	w8, [sp, #9668]
  46264c:	tbz	w8, #0, 46425c <readlinkat@plt+0x6132c>
  462650:	b	46ca88 <readlinkat@plt+0x69b58>
  462654:	ldr	x8, [sp, #9928]
  462658:	mov	x9, xzr
  46265c:	mul	x8, x9, x8
  462660:	ldr	x10, [sp, #10752]
  462664:	add	x8, x8, x10
  462668:	mul	x8, x9, x8
  46266c:	subs	x8, x8, #0x1
  462670:	cmp	x8, #0x0
  462674:	cset	w11, ge  // ge = tcont
  462678:	tbnz	w11, #0, 4626b8 <readlinkat@plt+0x5f788>
  46267c:	ldr	x8, [sp, #9928]
  462680:	mov	x9, xzr
  462684:	mul	x8, x9, x8
  462688:	ldr	x10, [sp, #10752]
  46268c:	add	x8, x8, x10
  462690:	mul	x8, x9, x8
  462694:	add	x8, x8, #0x1
  462698:	lsl	x8, x8, #62
  46269c:	subs	x8, x8, #0x1
  4626a0:	mov	x9, #0x2                   	// #2
  4626a4:	mul	x8, x8, x9
  4626a8:	add	x8, x8, #0x1
  4626ac:	mvn	x8, x8
  4626b0:	str	x8, [sp, #1584]
  4626b4:	b	4626d8 <readlinkat@plt+0x5f7a8>
  4626b8:	ldr	x8, [sp, #9928]
  4626bc:	mov	x9, xzr
  4626c0:	mul	x8, x9, x8
  4626c4:	ldr	x10, [sp, #10752]
  4626c8:	add	x8, x8, x10
  4626cc:	mul	x8, x9, x8
  4626d0:	add	x8, x8, #0x0
  4626d4:	str	x8, [sp, #1584]
  4626d8:	ldr	x8, [sp, #1584]
  4626dc:	cmp	x8, #0x0
  4626e0:	cset	w9, ge  // ge = tcont
  4626e4:	tbnz	w9, #0, 46283c <readlinkat@plt+0x5f90c>
  4626e8:	ldr	x8, [sp, #9928]
  4626ec:	cmp	x8, #0x0
  4626f0:	cset	w9, ge  // ge = tcont
  4626f4:	tbnz	w9, #0, 4627a0 <readlinkat@plt+0x5f870>
  4626f8:	ldr	x8, [sp, #10752]
  4626fc:	ldr	x9, [sp, #9928]
  462700:	mov	x10, xzr
  462704:	mul	x9, x10, x9
  462708:	ldr	x11, [sp, #10752]
  46270c:	add	x9, x9, x11
  462710:	mul	x9, x10, x9
  462714:	subs	x9, x9, #0x1
  462718:	cmp	x9, #0x0
  46271c:	cset	w12, ge  // ge = tcont
  462720:	str	x8, [sp, #1576]
  462724:	tbnz	w12, #0, 462764 <readlinkat@plt+0x5f834>
  462728:	ldr	x8, [sp, #9928]
  46272c:	mov	x9, xzr
  462730:	mul	x8, x9, x8
  462734:	ldr	x10, [sp, #10752]
  462738:	add	x8, x8, x10
  46273c:	mul	x8, x9, x8
  462740:	add	x8, x8, #0x1
  462744:	lsl	x8, x8, #62
  462748:	subs	x8, x8, #0x1
  46274c:	mov	x9, #0x2                   	// #2
  462750:	mul	x8, x8, x9
  462754:	add	x8, x8, #0x1
  462758:	mvn	x8, x8
  46275c:	str	x8, [sp, #1568]
  462760:	b	462784 <readlinkat@plt+0x5f854>
  462764:	ldr	x8, [sp, #9928]
  462768:	mov	x9, xzr
  46276c:	mul	x8, x9, x8
  462770:	ldr	x10, [sp, #10752]
  462774:	add	x8, x8, x10
  462778:	mul	x8, x9, x8
  46277c:	add	x8, x8, #0x0
  462780:	str	x8, [sp, #1568]
  462784:	ldr	x8, [sp, #1568]
  462788:	ldr	x9, [sp, #9928]
  46278c:	subs	x8, x8, x9
  462790:	ldr	x9, [sp, #1576]
  462794:	cmp	x9, x8
  462798:	b.lt	462900 <readlinkat@plt+0x5f9d0>  // b.tstop
  46279c:	b	4628ac <readlinkat@plt+0x5f97c>
  4627a0:	ldr	x8, [sp, #9928]
  4627a4:	mov	x9, xzr
  4627a8:	mul	x8, x9, x8
  4627ac:	ldr	x10, [sp, #10752]
  4627b0:	add	x8, x8, x10
  4627b4:	mul	x8, x9, x8
  4627b8:	subs	x8, x8, #0x1
  4627bc:	cmp	x8, #0x0
  4627c0:	cset	w11, ge  // ge = tcont
  4627c4:	tbnz	w11, #0, 462800 <readlinkat@plt+0x5f8d0>
  4627c8:	ldr	x8, [sp, #9928]
  4627cc:	mov	x9, xzr
  4627d0:	mul	x8, x9, x8
  4627d4:	ldr	x10, [sp, #10752]
  4627d8:	add	x8, x8, x10
  4627dc:	mul	x8, x9, x8
  4627e0:	add	x8, x8, #0x1
  4627e4:	lsl	x8, x8, #62
  4627e8:	subs	x8, x8, #0x1
  4627ec:	mov	x9, #0x2                   	// #2
  4627f0:	mul	x8, x8, x9
  4627f4:	add	x8, x8, #0x1
  4627f8:	str	x8, [sp, #1560]
  4627fc:	b	462820 <readlinkat@plt+0x5f8f0>
  462800:	ldr	x8, [sp, #9928]
  462804:	mov	x9, xzr
  462808:	mul	x8, x9, x8
  46280c:	ldr	x10, [sp, #10752]
  462810:	add	x8, x8, x10
  462814:	mul	x8, x9, x8
  462818:	subs	x8, x8, #0x1
  46281c:	str	x8, [sp, #1560]
  462820:	ldr	x8, [sp, #1560]
  462824:	ldr	x9, [sp, #9928]
  462828:	subs	x8, x8, x9
  46282c:	ldr	x9, [sp, #10752]
  462830:	cmp	x8, x9
  462834:	b.lt	462900 <readlinkat@plt+0x5f9d0>  // b.tstop
  462838:	b	4628ac <readlinkat@plt+0x5f97c>
  46283c:	ldr	x8, [sp, #10752]
  462840:	cmp	x8, #0x0
  462844:	cset	w9, ge  // ge = tcont
  462848:	tbnz	w9, #0, 462868 <readlinkat@plt+0x5f938>
  46284c:	ldr	x8, [sp, #9928]
  462850:	ldr	x9, [sp, #10752]
  462854:	ldr	x10, [sp, #9928]
  462858:	add	x9, x9, x10
  46285c:	cmp	x8, x9
  462860:	b.le	462900 <readlinkat@plt+0x5f9d0>
  462864:	b	4628ac <readlinkat@plt+0x5f97c>
  462868:	ldr	x8, [sp, #9928]
  46286c:	cmp	x8, #0x0
  462870:	cset	w9, ge  // ge = tcont
  462874:	tbnz	w9, #0, 462894 <readlinkat@plt+0x5f964>
  462878:	ldr	x8, [sp, #10752]
  46287c:	ldr	x9, [sp, #10752]
  462880:	ldr	x10, [sp, #9928]
  462884:	add	x9, x9, x10
  462888:	cmp	x8, x9
  46288c:	b.le	462900 <readlinkat@plt+0x5f9d0>
  462890:	b	4628ac <readlinkat@plt+0x5f97c>
  462894:	ldr	x8, [sp, #10752]
  462898:	ldr	x9, [sp, #9928]
  46289c:	add	x8, x8, x9
  4628a0:	ldr	x9, [sp, #9928]
  4628a4:	cmp	x8, x9
  4628a8:	b.lt	462900 <readlinkat@plt+0x5f9d0>  // b.tstop
  4628ac:	ldr	x8, [sp, #10752]
  4628b0:	ldr	x9, [sp, #9928]
  4628b4:	add	x8, x8, x9
  4628b8:	mov	x9, xzr
  4628bc:	mul	x8, x9, x8
  4628c0:	subs	x8, x8, #0x1
  4628c4:	cmp	x8, #0x0
  4628c8:	cset	w10, ge  // ge = tcont
  4628cc:	tbnz	w10, #0, 4628e8 <readlinkat@plt+0x5f9b8>
  4628d0:	ldr	x8, [sp, #10752]
  4628d4:	ldr	x9, [sp, #9928]
  4628d8:	add	x8, x8, x9
  4628dc:	mov	x9, #0xffffffffffffff80    	// #-128
  4628e0:	cmp	x8, x9
  4628e4:	b.lt	462900 <readlinkat@plt+0x5f9d0>  // b.tstop
  4628e8:	ldr	x8, [sp, #10752]
  4628ec:	ldr	x9, [sp, #9928]
  4628f0:	add	x8, x8, x9
  4628f4:	mov	x9, #0x7f                  	// #127
  4628f8:	cmp	x9, x8
  4628fc:	b.ge	462928 <readlinkat@plt+0x5f9f8>  // b.tcont
  462900:	ldr	x8, [sp, #10752]
  462904:	ldr	x9, [sp, #9928]
  462908:	add	w8, w8, w9
  46290c:	mov	w0, w8
  462910:	lsl	x10, x0, #56
  462914:	asr	x10, x10, #56
  462918:	str	x10, [sp, #9920]
  46291c:	ldr	w8, [sp, #9664]
  462920:	tbz	w8, #0, 46425c <readlinkat@plt+0x6132c>
  462924:	b	46ca88 <readlinkat@plt+0x69b58>
  462928:	ldr	x8, [sp, #10752]
  46292c:	ldr	x9, [sp, #9928]
  462930:	add	w8, w8, w9
  462934:	mov	w0, w8
  462938:	lsl	x10, x0, #56
  46293c:	asr	x10, x10, #56
  462940:	str	x10, [sp, #9920]
  462944:	ldr	w8, [sp, #9668]
  462948:	tbz	w8, #0, 46425c <readlinkat@plt+0x6132c>
  46294c:	b	46ca88 <readlinkat@plt+0x69b58>
  462950:	ldr	w8, [sp, #9668]
  462954:	tbnz	w8, #0, 46295c <readlinkat@plt+0x5fa2c>
  462958:	b	4630a8 <readlinkat@plt+0x60178>
  46295c:	ldr	w8, [sp, #9668]
  462960:	tbnz	w8, #0, 462968 <readlinkat@plt+0x5fa38>
  462964:	b	462dac <readlinkat@plt+0x5fe7c>
  462968:	ldr	x8, [sp, #9928]
  46296c:	lsl	w8, w8, #16
  462970:	mov	x9, #0x10                  	// #16
  462974:	asr	w8, w8, w9
  462978:	mov	w9, wzr
  46297c:	mul	w8, w9, w8
  462980:	ldr	x10, [sp, #10752]
  462984:	lsl	w10, w10, #16
  462988:	add	w8, w8, w10, asr #16
  46298c:	mul	w8, w9, w8
  462990:	subs	w8, w8, #0x1
  462994:	cmp	w8, #0x0
  462998:	cset	w8, ge  // ge = tcont
  46299c:	tbnz	w8, #0, 4629ec <readlinkat@plt+0x5fabc>
  4629a0:	ldr	x8, [sp, #9928]
  4629a4:	lsl	w8, w8, #16
  4629a8:	mov	x9, #0x10                  	// #16
  4629ac:	asr	w8, w8, w9
  4629b0:	mov	w9, wzr
  4629b4:	mul	w8, w9, w8
  4629b8:	ldr	x10, [sp, #10752]
  4629bc:	lsl	w10, w10, #16
  4629c0:	add	w8, w8, w10, asr #16
  4629c4:	mul	w8, w9, w8
  4629c8:	add	w8, w8, #0x1
  4629cc:	lsl	w8, w8, #30
  4629d0:	subs	w8, w8, #0x1
  4629d4:	mov	w9, #0x2                   	// #2
  4629d8:	mul	w8, w8, w9
  4629dc:	add	w8, w8, #0x1
  4629e0:	mvn	w8, w8
  4629e4:	str	w8, [sp, #1556]
  4629e8:	b	462a1c <readlinkat@plt+0x5faec>
  4629ec:	ldr	x8, [sp, #9928]
  4629f0:	lsl	w8, w8, #16
  4629f4:	mov	x9, #0x10                  	// #16
  4629f8:	asr	w8, w8, w9
  4629fc:	mov	w9, wzr
  462a00:	mul	w8, w9, w8
  462a04:	ldr	x10, [sp, #10752]
  462a08:	lsl	w10, w10, #16
  462a0c:	add	w8, w8, w10, asr #16
  462a10:	mul	w8, w9, w8
  462a14:	add	w8, w8, #0x0
  462a18:	str	w8, [sp, #1556]
  462a1c:	ldr	w8, [sp, #1556]
  462a20:	cmp	w8, #0x0
  462a24:	cset	w8, ge  // ge = tcont
  462a28:	tbnz	w8, #0, 462c04 <readlinkat@plt+0x5fcd4>
  462a2c:	ldr	x8, [sp, #9928]
  462a30:	lsl	w8, w8, #16
  462a34:	asr	w8, w8, #16
  462a38:	cmp	w8, #0x0
  462a3c:	cset	w8, ge  // ge = tcont
  462a40:	tbnz	w8, #0, 462b2c <readlinkat@plt+0x5fbfc>
  462a44:	ldr	x8, [sp, #10752]
  462a48:	lsl	w8, w8, #16
  462a4c:	mov	x9, #0x10                  	// #16
  462a50:	mov	x0, x9
  462a54:	asr	w8, w8, w0
  462a58:	ldr	x10, [sp, #9928]
  462a5c:	lsl	w10, w10, #16
  462a60:	asr	w9, w10, w9
  462a64:	mov	w10, wzr
  462a68:	mul	w9, w10, w9
  462a6c:	ldr	x11, [sp, #10752]
  462a70:	lsl	w11, w11, #16
  462a74:	add	w9, w9, w11, asr #16
  462a78:	mul	w9, w10, w9
  462a7c:	subs	w9, w9, #0x1
  462a80:	cmp	w9, #0x0
  462a84:	cset	w9, ge  // ge = tcont
  462a88:	str	w8, [sp, #1552]
  462a8c:	tbnz	w9, #0, 462adc <readlinkat@plt+0x5fbac>
  462a90:	ldr	x8, [sp, #9928]
  462a94:	lsl	w8, w8, #16
  462a98:	mov	x9, #0x10                  	// #16
  462a9c:	asr	w8, w8, w9
  462aa0:	mov	w9, wzr
  462aa4:	mul	w8, w9, w8
  462aa8:	ldr	x10, [sp, #10752]
  462aac:	lsl	w10, w10, #16
  462ab0:	add	w8, w8, w10, asr #16
  462ab4:	mul	w8, w9, w8
  462ab8:	add	w8, w8, #0x1
  462abc:	lsl	w8, w8, #30
  462ac0:	subs	w8, w8, #0x1
  462ac4:	mov	w9, #0x2                   	// #2
  462ac8:	mul	w8, w8, w9
  462acc:	add	w8, w8, #0x1
  462ad0:	mvn	w8, w8
  462ad4:	str	w8, [sp, #1548]
  462ad8:	b	462b0c <readlinkat@plt+0x5fbdc>
  462adc:	ldr	x8, [sp, #9928]
  462ae0:	lsl	w8, w8, #16
  462ae4:	mov	x9, #0x10                  	// #16
  462ae8:	asr	w8, w8, w9
  462aec:	mov	w9, wzr
  462af0:	mul	w8, w9, w8
  462af4:	ldr	x10, [sp, #10752]
  462af8:	lsl	w10, w10, #16
  462afc:	add	w8, w8, w10, asr #16
  462b00:	mul	w8, w9, w8
  462b04:	add	w8, w8, #0x0
  462b08:	str	w8, [sp, #1548]
  462b0c:	ldr	w8, [sp, #1548]
  462b10:	ldr	x9, [sp, #9928]
  462b14:	lsl	w9, w9, #16
  462b18:	subs	w8, w8, w9, asr #16
  462b1c:	ldr	w9, [sp, #1552]
  462b20:	cmp	w9, w8
  462b24:	b.lt	462d44 <readlinkat@plt+0x5fe14>  // b.tstop
  462b28:	b	462ccc <readlinkat@plt+0x5fd9c>
  462b2c:	ldr	x8, [sp, #9928]
  462b30:	lsl	w8, w8, #16
  462b34:	mov	x9, #0x10                  	// #16
  462b38:	asr	w8, w8, w9
  462b3c:	mov	w9, wzr
  462b40:	mul	w8, w9, w8
  462b44:	ldr	x10, [sp, #10752]
  462b48:	lsl	w10, w10, #16
  462b4c:	add	w8, w8, w10, asr #16
  462b50:	mul	w8, w9, w8
  462b54:	subs	w8, w8, #0x1
  462b58:	cmp	w8, #0x0
  462b5c:	cset	w8, ge  // ge = tcont
  462b60:	tbnz	w8, #0, 462bac <readlinkat@plt+0x5fc7c>
  462b64:	ldr	x8, [sp, #9928]
  462b68:	lsl	w8, w8, #16
  462b6c:	mov	x9, #0x10                  	// #16
  462b70:	asr	w8, w8, w9
  462b74:	mov	w9, wzr
  462b78:	mul	w8, w9, w8
  462b7c:	ldr	x10, [sp, #10752]
  462b80:	lsl	w10, w10, #16
  462b84:	add	w8, w8, w10, asr #16
  462b88:	mul	w8, w9, w8
  462b8c:	add	w8, w8, #0x1
  462b90:	lsl	w8, w8, #30
  462b94:	subs	w8, w8, #0x1
  462b98:	mov	w9, #0x2                   	// #2
  462b9c:	mul	w8, w8, w9
  462ba0:	add	w8, w8, #0x1
  462ba4:	str	w8, [sp, #1544]
  462ba8:	b	462bdc <readlinkat@plt+0x5fcac>
  462bac:	ldr	x8, [sp, #9928]
  462bb0:	lsl	w8, w8, #16
  462bb4:	mov	x9, #0x10                  	// #16
  462bb8:	asr	w8, w8, w9
  462bbc:	mov	w9, wzr
  462bc0:	mul	w8, w9, w8
  462bc4:	ldr	x10, [sp, #10752]
  462bc8:	lsl	w10, w10, #16
  462bcc:	add	w8, w8, w10, asr #16
  462bd0:	mul	w8, w9, w8
  462bd4:	subs	w8, w8, #0x1
  462bd8:	str	w8, [sp, #1544]
  462bdc:	ldr	w8, [sp, #1544]
  462be0:	ldr	x9, [sp, #9928]
  462be4:	lsl	w9, w9, #16
  462be8:	subs	w8, w8, w9, asr #16
  462bec:	ldr	x10, [sp, #10752]
  462bf0:	lsl	w9, w10, #16
  462bf4:	asr	w9, w9, #16
  462bf8:	cmp	w8, w9
  462bfc:	b.lt	462d44 <readlinkat@plt+0x5fe14>  // b.tstop
  462c00:	b	462ccc <readlinkat@plt+0x5fd9c>
  462c04:	ldr	x8, [sp, #10752]
  462c08:	lsl	w8, w8, #16
  462c0c:	asr	w8, w8, #16
  462c10:	cmp	w8, #0x0
  462c14:	cset	w8, ge  // ge = tcont
  462c18:	tbnz	w8, #0, 462c50 <readlinkat@plt+0x5fd20>
  462c1c:	ldr	x8, [sp, #9928]
  462c20:	lsl	w8, w8, #16
  462c24:	mov	x9, #0x10                  	// #16
  462c28:	asr	w8, w8, w9
  462c2c:	ldr	x10, [sp, #10752]
  462c30:	lsl	w9, w10, #16
  462c34:	ldr	x11, [sp, #9928]
  462c38:	lsl	w10, w11, #16
  462c3c:	asr	w10, w10, #16
  462c40:	add	w9, w10, w9, asr #16
  462c44:	cmp	w8, w9
  462c48:	b.le	462d44 <readlinkat@plt+0x5fe14>
  462c4c:	b	462ccc <readlinkat@plt+0x5fd9c>
  462c50:	ldr	x8, [sp, #9928]
  462c54:	lsl	w8, w8, #16
  462c58:	asr	w8, w8, #16
  462c5c:	cmp	w8, #0x0
  462c60:	cset	w8, ge  // ge = tcont
  462c64:	tbnz	w8, #0, 462c9c <readlinkat@plt+0x5fd6c>
  462c68:	ldr	x8, [sp, #10752]
  462c6c:	lsl	w8, w8, #16
  462c70:	mov	x9, #0x10                  	// #16
  462c74:	asr	w8, w8, w9
  462c78:	ldr	x10, [sp, #10752]
  462c7c:	lsl	w9, w10, #16
  462c80:	ldr	x11, [sp, #9928]
  462c84:	lsl	w10, w11, #16
  462c88:	asr	w10, w10, #16
  462c8c:	add	w9, w10, w9, asr #16
  462c90:	cmp	w8, w9
  462c94:	b.le	462d44 <readlinkat@plt+0x5fe14>
  462c98:	b	462ccc <readlinkat@plt+0x5fd9c>
  462c9c:	ldr	x8, [sp, #10752]
  462ca0:	lsl	w8, w8, #16
  462ca4:	mov	x9, #0x10                  	// #16
  462ca8:	ldr	x10, [sp, #9928]
  462cac:	lsl	w10, w10, #16
  462cb0:	asr	w9, w10, w9
  462cb4:	add	w8, w9, w8, asr #16
  462cb8:	ldr	x11, [sp, #9928]
  462cbc:	lsl	w9, w11, #16
  462cc0:	asr	w9, w9, #16
  462cc4:	cmp	w8, w9
  462cc8:	b.lt	462d44 <readlinkat@plt+0x5fe14>  // b.tstop
  462ccc:	ldr	x8, [sp, #10752]
  462cd0:	lsl	w8, w8, #16
  462cd4:	ldr	x9, [sp, #9928]
  462cd8:	lsl	w9, w9, #16
  462cdc:	asr	w9, w9, #16
  462ce0:	add	w8, w9, w8, asr #16
  462ce4:	mov	w9, wzr
  462ce8:	mul	w8, w9, w8
  462cec:	subs	w8, w8, #0x1
  462cf0:	cmp	w8, #0x0
  462cf4:	cset	w8, ge  // ge = tcont
  462cf8:	tbnz	w8, #0, 462d20 <readlinkat@plt+0x5fdf0>
  462cfc:	ldr	x8, [sp, #10752]
  462d00:	lsl	w8, w8, #16
  462d04:	ldr	x9, [sp, #9928]
  462d08:	lsl	w9, w9, #16
  462d0c:	asr	w9, w9, #16
  462d10:	add	w8, w9, w8, asr #16
  462d14:	mov	w9, #0xffff8000            	// #-32768
  462d18:	cmp	w8, w9
  462d1c:	b.lt	462d44 <readlinkat@plt+0x5fe14>  // b.tstop
  462d20:	ldr	x8, [sp, #10752]
  462d24:	lsl	w8, w8, #16
  462d28:	ldr	x9, [sp, #9928]
  462d2c:	lsl	w9, w9, #16
  462d30:	asr	w9, w9, #16
  462d34:	add	w8, w9, w8, asr #16
  462d38:	mov	w9, #0x7fff                	// #32767
  462d3c:	cmp	w9, w8
  462d40:	b.ge	462d78 <readlinkat@plt+0x5fe48>  // b.tcont
  462d44:	ldr	x8, [sp, #10752]
  462d48:	lsl	w8, w8, #16
  462d4c:	ldr	x9, [sp, #9928]
  462d50:	lsl	w9, w9, #16
  462d54:	asr	w9, w9, #16
  462d58:	add	w8, w9, w8, asr #16
  462d5c:	mov	w0, w8
  462d60:	lsl	x10, x0, #48
  462d64:	asr	x10, x10, #48
  462d68:	str	x10, [sp, #9920]
  462d6c:	ldr	w8, [sp, #9664]
  462d70:	tbz	w8, #0, 46425c <readlinkat@plt+0x6132c>
  462d74:	b	46ca88 <readlinkat@plt+0x69b58>
  462d78:	ldr	x8, [sp, #10752]
  462d7c:	lsl	w8, w8, #16
  462d80:	ldr	x9, [sp, #9928]
  462d84:	lsl	w9, w9, #16
  462d88:	asr	w9, w9, #16
  462d8c:	add	w8, w9, w8, asr #16
  462d90:	mov	w0, w8
  462d94:	lsl	x10, x0, #48
  462d98:	asr	x10, x10, #48
  462d9c:	str	x10, [sp, #9920]
  462da0:	ldr	w8, [sp, #9668]
  462da4:	tbz	w8, #0, 46425c <readlinkat@plt+0x6132c>
  462da8:	b	46ca88 <readlinkat@plt+0x69b58>
  462dac:	ldr	x8, [sp, #9928]
  462db0:	mov	x9, xzr
  462db4:	mul	x8, x9, x8
  462db8:	ldr	x10, [sp, #10752]
  462dbc:	add	x8, x8, x10
  462dc0:	mul	x8, x9, x8
  462dc4:	subs	x8, x8, #0x1
  462dc8:	cmp	x8, #0x0
  462dcc:	cset	w11, ge  // ge = tcont
  462dd0:	tbnz	w11, #0, 462e10 <readlinkat@plt+0x5fee0>
  462dd4:	ldr	x8, [sp, #9928]
  462dd8:	mov	x9, xzr
  462ddc:	mul	x8, x9, x8
  462de0:	ldr	x10, [sp, #10752]
  462de4:	add	x8, x8, x10
  462de8:	mul	x8, x9, x8
  462dec:	add	x8, x8, #0x1
  462df0:	lsl	x8, x8, #62
  462df4:	subs	x8, x8, #0x1
  462df8:	mov	x9, #0x2                   	// #2
  462dfc:	mul	x8, x8, x9
  462e00:	add	x8, x8, #0x1
  462e04:	mvn	x8, x8
  462e08:	str	x8, [sp, #1536]
  462e0c:	b	462e30 <readlinkat@plt+0x5ff00>
  462e10:	ldr	x8, [sp, #9928]
  462e14:	mov	x9, xzr
  462e18:	mul	x8, x9, x8
  462e1c:	ldr	x10, [sp, #10752]
  462e20:	add	x8, x8, x10
  462e24:	mul	x8, x9, x8
  462e28:	add	x8, x8, #0x0
  462e2c:	str	x8, [sp, #1536]
  462e30:	ldr	x8, [sp, #1536]
  462e34:	cmp	x8, #0x0
  462e38:	cset	w9, ge  // ge = tcont
  462e3c:	tbnz	w9, #0, 462f94 <readlinkat@plt+0x60064>
  462e40:	ldr	x8, [sp, #9928]
  462e44:	cmp	x8, #0x0
  462e48:	cset	w9, ge  // ge = tcont
  462e4c:	tbnz	w9, #0, 462ef8 <readlinkat@plt+0x5ffc8>
  462e50:	ldr	x8, [sp, #10752]
  462e54:	ldr	x9, [sp, #9928]
  462e58:	mov	x10, xzr
  462e5c:	mul	x9, x10, x9
  462e60:	ldr	x11, [sp, #10752]
  462e64:	add	x9, x9, x11
  462e68:	mul	x9, x10, x9
  462e6c:	subs	x9, x9, #0x1
  462e70:	cmp	x9, #0x0
  462e74:	cset	w12, ge  // ge = tcont
  462e78:	str	x8, [sp, #1528]
  462e7c:	tbnz	w12, #0, 462ebc <readlinkat@plt+0x5ff8c>
  462e80:	ldr	x8, [sp, #9928]
  462e84:	mov	x9, xzr
  462e88:	mul	x8, x9, x8
  462e8c:	ldr	x10, [sp, #10752]
  462e90:	add	x8, x8, x10
  462e94:	mul	x8, x9, x8
  462e98:	add	x8, x8, #0x1
  462e9c:	lsl	x8, x8, #62
  462ea0:	subs	x8, x8, #0x1
  462ea4:	mov	x9, #0x2                   	// #2
  462ea8:	mul	x8, x8, x9
  462eac:	add	x8, x8, #0x1
  462eb0:	mvn	x8, x8
  462eb4:	str	x8, [sp, #1520]
  462eb8:	b	462edc <readlinkat@plt+0x5ffac>
  462ebc:	ldr	x8, [sp, #9928]
  462ec0:	mov	x9, xzr
  462ec4:	mul	x8, x9, x8
  462ec8:	ldr	x10, [sp, #10752]
  462ecc:	add	x8, x8, x10
  462ed0:	mul	x8, x9, x8
  462ed4:	add	x8, x8, #0x0
  462ed8:	str	x8, [sp, #1520]
  462edc:	ldr	x8, [sp, #1520]
  462ee0:	ldr	x9, [sp, #9928]
  462ee4:	subs	x8, x8, x9
  462ee8:	ldr	x9, [sp, #1528]
  462eec:	cmp	x9, x8
  462ef0:	b.lt	463058 <readlinkat@plt+0x60128>  // b.tstop
  462ef4:	b	463004 <readlinkat@plt+0x600d4>
  462ef8:	ldr	x8, [sp, #9928]
  462efc:	mov	x9, xzr
  462f00:	mul	x8, x9, x8
  462f04:	ldr	x10, [sp, #10752]
  462f08:	add	x8, x8, x10
  462f0c:	mul	x8, x9, x8
  462f10:	subs	x8, x8, #0x1
  462f14:	cmp	x8, #0x0
  462f18:	cset	w11, ge  // ge = tcont
  462f1c:	tbnz	w11, #0, 462f58 <readlinkat@plt+0x60028>
  462f20:	ldr	x8, [sp, #9928]
  462f24:	mov	x9, xzr
  462f28:	mul	x8, x9, x8
  462f2c:	ldr	x10, [sp, #10752]
  462f30:	add	x8, x8, x10
  462f34:	mul	x8, x9, x8
  462f38:	add	x8, x8, #0x1
  462f3c:	lsl	x8, x8, #62
  462f40:	subs	x8, x8, #0x1
  462f44:	mov	x9, #0x2                   	// #2
  462f48:	mul	x8, x8, x9
  462f4c:	add	x8, x8, #0x1
  462f50:	str	x8, [sp, #1512]
  462f54:	b	462f78 <readlinkat@plt+0x60048>
  462f58:	ldr	x8, [sp, #9928]
  462f5c:	mov	x9, xzr
  462f60:	mul	x8, x9, x8
  462f64:	ldr	x10, [sp, #10752]
  462f68:	add	x8, x8, x10
  462f6c:	mul	x8, x9, x8
  462f70:	subs	x8, x8, #0x1
  462f74:	str	x8, [sp, #1512]
  462f78:	ldr	x8, [sp, #1512]
  462f7c:	ldr	x9, [sp, #9928]
  462f80:	subs	x8, x8, x9
  462f84:	ldr	x9, [sp, #10752]
  462f88:	cmp	x8, x9
  462f8c:	b.lt	463058 <readlinkat@plt+0x60128>  // b.tstop
  462f90:	b	463004 <readlinkat@plt+0x600d4>
  462f94:	ldr	x8, [sp, #10752]
  462f98:	cmp	x8, #0x0
  462f9c:	cset	w9, ge  // ge = tcont
  462fa0:	tbnz	w9, #0, 462fc0 <readlinkat@plt+0x60090>
  462fa4:	ldr	x8, [sp, #9928]
  462fa8:	ldr	x9, [sp, #10752]
  462fac:	ldr	x10, [sp, #9928]
  462fb0:	add	x9, x9, x10
  462fb4:	cmp	x8, x9
  462fb8:	b.le	463058 <readlinkat@plt+0x60128>
  462fbc:	b	463004 <readlinkat@plt+0x600d4>
  462fc0:	ldr	x8, [sp, #9928]
  462fc4:	cmp	x8, #0x0
  462fc8:	cset	w9, ge  // ge = tcont
  462fcc:	tbnz	w9, #0, 462fec <readlinkat@plt+0x600bc>
  462fd0:	ldr	x8, [sp, #10752]
  462fd4:	ldr	x9, [sp, #10752]
  462fd8:	ldr	x10, [sp, #9928]
  462fdc:	add	x9, x9, x10
  462fe0:	cmp	x8, x9
  462fe4:	b.le	463058 <readlinkat@plt+0x60128>
  462fe8:	b	463004 <readlinkat@plt+0x600d4>
  462fec:	ldr	x8, [sp, #10752]
  462ff0:	ldr	x9, [sp, #9928]
  462ff4:	add	x8, x8, x9
  462ff8:	ldr	x9, [sp, #9928]
  462ffc:	cmp	x8, x9
  463000:	b.lt	463058 <readlinkat@plt+0x60128>  // b.tstop
  463004:	ldr	x8, [sp, #10752]
  463008:	ldr	x9, [sp, #9928]
  46300c:	add	x8, x8, x9
  463010:	mov	x9, xzr
  463014:	mul	x8, x9, x8
  463018:	subs	x8, x8, #0x1
  46301c:	cmp	x8, #0x0
  463020:	cset	w10, ge  // ge = tcont
  463024:	tbnz	w10, #0, 463040 <readlinkat@plt+0x60110>
  463028:	ldr	x8, [sp, #10752]
  46302c:	ldr	x9, [sp, #9928]
  463030:	add	x8, x8, x9
  463034:	mov	x9, #0xffffffffffff8000    	// #-32768
  463038:	cmp	x8, x9
  46303c:	b.lt	463058 <readlinkat@plt+0x60128>  // b.tstop
  463040:	ldr	x8, [sp, #10752]
  463044:	ldr	x9, [sp, #9928]
  463048:	add	x8, x8, x9
  46304c:	mov	x9, #0x7fff                	// #32767
  463050:	cmp	x9, x8
  463054:	b.ge	463080 <readlinkat@plt+0x60150>  // b.tcont
  463058:	ldr	x8, [sp, #10752]
  46305c:	ldr	x9, [sp, #9928]
  463060:	add	w8, w8, w9
  463064:	mov	w0, w8
  463068:	lsl	x10, x0, #48
  46306c:	asr	x10, x10, #48
  463070:	str	x10, [sp, #9920]
  463074:	ldr	w8, [sp, #9664]
  463078:	tbz	w8, #0, 46425c <readlinkat@plt+0x6132c>
  46307c:	b	46ca88 <readlinkat@plt+0x69b58>
  463080:	ldr	x8, [sp, #10752]
  463084:	ldr	x9, [sp, #9928]
  463088:	add	w8, w8, w9
  46308c:	mov	w0, w8
  463090:	lsl	x10, x0, #48
  463094:	asr	x10, x10, #48
  463098:	str	x10, [sp, #9920]
  46309c:	ldr	w8, [sp, #9668]
  4630a0:	tbz	w8, #0, 46425c <readlinkat@plt+0x6132c>
  4630a4:	b	46ca88 <readlinkat@plt+0x69b58>
  4630a8:	ldr	w8, [sp, #9668]
  4630ac:	tbnz	w8, #0, 4630b4 <readlinkat@plt+0x60184>
  4630b0:	b	4636a8 <readlinkat@plt+0x60778>
  4630b4:	ldr	w8, [sp, #9668]
  4630b8:	tbnz	w8, #0, 4630c0 <readlinkat@plt+0x60190>
  4630bc:	b	4633b4 <readlinkat@plt+0x60484>
  4630c0:	ldr	x8, [sp, #9928]
  4630c4:	mov	w9, wzr
  4630c8:	mul	w8, w9, w8
  4630cc:	ldr	x10, [sp, #10752]
  4630d0:	add	w8, w8, w10
  4630d4:	mul	w8, w9, w8
  4630d8:	subs	w8, w8, #0x1
  4630dc:	cmp	w8, #0x0
  4630e0:	cset	w8, ge  // ge = tcont
  4630e4:	tbnz	w8, #0, 463124 <readlinkat@plt+0x601f4>
  4630e8:	ldr	x8, [sp, #9928]
  4630ec:	mov	w9, wzr
  4630f0:	mul	w8, w9, w8
  4630f4:	ldr	x10, [sp, #10752]
  4630f8:	add	w8, w8, w10
  4630fc:	mul	w8, w9, w8
  463100:	add	w8, w8, #0x1
  463104:	lsl	w8, w8, #30
  463108:	subs	w8, w8, #0x1
  46310c:	mov	w9, #0x2                   	// #2
  463110:	mul	w8, w8, w9
  463114:	add	w8, w8, #0x1
  463118:	mvn	w8, w8
  46311c:	str	w8, [sp, #1508]
  463120:	b	463144 <readlinkat@plt+0x60214>
  463124:	ldr	x8, [sp, #9928]
  463128:	mov	w9, wzr
  46312c:	mul	w8, w9, w8
  463130:	ldr	x10, [sp, #10752]
  463134:	add	w8, w8, w10
  463138:	mul	w8, w9, w8
  46313c:	add	w8, w8, #0x0
  463140:	str	w8, [sp, #1508]
  463144:	ldr	w8, [sp, #1508]
  463148:	cmp	w8, #0x0
  46314c:	cset	w8, ge  // ge = tcont
  463150:	tbnz	w8, #0, 4632a8 <readlinkat@plt+0x60378>
  463154:	ldr	x8, [sp, #9928]
  463158:	cmp	w8, #0x0
  46315c:	cset	w8, ge  // ge = tcont
  463160:	tbnz	w8, #0, 46320c <readlinkat@plt+0x602dc>
  463164:	ldr	x8, [sp, #10752]
  463168:	ldr	x9, [sp, #9928]
  46316c:	mov	w10, wzr
  463170:	mul	w9, w10, w9
  463174:	ldr	x11, [sp, #10752]
  463178:	add	w9, w9, w11
  46317c:	mul	w9, w10, w9
  463180:	subs	w9, w9, #0x1
  463184:	cmp	w9, #0x0
  463188:	cset	w9, ge  // ge = tcont
  46318c:	str	w8, [sp, #1504]
  463190:	tbnz	w9, #0, 4631d0 <readlinkat@plt+0x602a0>
  463194:	ldr	x8, [sp, #9928]
  463198:	mov	w9, wzr
  46319c:	mul	w8, w9, w8
  4631a0:	ldr	x10, [sp, #10752]
  4631a4:	add	w8, w8, w10
  4631a8:	mul	w8, w9, w8
  4631ac:	add	w8, w8, #0x1
  4631b0:	lsl	w8, w8, #30
  4631b4:	subs	w8, w8, #0x1
  4631b8:	mov	w9, #0x2                   	// #2
  4631bc:	mul	w8, w8, w9
  4631c0:	add	w8, w8, #0x1
  4631c4:	mvn	w8, w8
  4631c8:	str	w8, [sp, #1500]
  4631cc:	b	4631f0 <readlinkat@plt+0x602c0>
  4631d0:	ldr	x8, [sp, #9928]
  4631d4:	mov	w9, wzr
  4631d8:	mul	w8, w9, w8
  4631dc:	ldr	x10, [sp, #10752]
  4631e0:	add	w8, w8, w10
  4631e4:	mul	w8, w9, w8
  4631e8:	add	w8, w8, #0x0
  4631ec:	str	w8, [sp, #1500]
  4631f0:	ldr	w8, [sp, #1500]
  4631f4:	ldr	x9, [sp, #9928]
  4631f8:	subs	w8, w8, w9
  4631fc:	ldr	w9, [sp, #1504]
  463200:	cmp	w9, w8
  463204:	b.lt	46336c <readlinkat@plt+0x6043c>  // b.tstop
  463208:	b	463318 <readlinkat@plt+0x603e8>
  46320c:	ldr	x8, [sp, #9928]
  463210:	mov	w9, wzr
  463214:	mul	w8, w9, w8
  463218:	ldr	x10, [sp, #10752]
  46321c:	add	w8, w8, w10
  463220:	mul	w8, w9, w8
  463224:	subs	w8, w8, #0x1
  463228:	cmp	w8, #0x0
  46322c:	cset	w8, ge  // ge = tcont
  463230:	tbnz	w8, #0, 46326c <readlinkat@plt+0x6033c>
  463234:	ldr	x8, [sp, #9928]
  463238:	mov	w9, wzr
  46323c:	mul	w8, w9, w8
  463240:	ldr	x10, [sp, #10752]
  463244:	add	w8, w8, w10
  463248:	mul	w8, w9, w8
  46324c:	add	w8, w8, #0x1
  463250:	lsl	w8, w8, #30
  463254:	subs	w8, w8, #0x1
  463258:	mov	w9, #0x2                   	// #2
  46325c:	mul	w8, w8, w9
  463260:	add	w8, w8, #0x1
  463264:	str	w8, [sp, #1496]
  463268:	b	46328c <readlinkat@plt+0x6035c>
  46326c:	ldr	x8, [sp, #9928]
  463270:	mov	w9, wzr
  463274:	mul	w8, w9, w8
  463278:	ldr	x10, [sp, #10752]
  46327c:	add	w8, w8, w10
  463280:	mul	w8, w9, w8
  463284:	subs	w8, w8, #0x1
  463288:	str	w8, [sp, #1496]
  46328c:	ldr	w8, [sp, #1496]
  463290:	ldr	x9, [sp, #9928]
  463294:	subs	w8, w8, w9
  463298:	ldr	x10, [sp, #10752]
  46329c:	cmp	w8, w10
  4632a0:	b.lt	46336c <readlinkat@plt+0x6043c>  // b.tstop
  4632a4:	b	463318 <readlinkat@plt+0x603e8>
  4632a8:	ldr	x8, [sp, #10752]
  4632ac:	cmp	w8, #0x0
  4632b0:	cset	w8, ge  // ge = tcont
  4632b4:	tbnz	w8, #0, 4632d4 <readlinkat@plt+0x603a4>
  4632b8:	ldr	x8, [sp, #9928]
  4632bc:	ldr	x9, [sp, #10752]
  4632c0:	ldr	x10, [sp, #9928]
  4632c4:	add	w9, w9, w10
  4632c8:	cmp	w8, w9
  4632cc:	b.le	46336c <readlinkat@plt+0x6043c>
  4632d0:	b	463318 <readlinkat@plt+0x603e8>
  4632d4:	ldr	x8, [sp, #9928]
  4632d8:	cmp	w8, #0x0
  4632dc:	cset	w8, ge  // ge = tcont
  4632e0:	tbnz	w8, #0, 463300 <readlinkat@plt+0x603d0>
  4632e4:	ldr	x8, [sp, #10752]
  4632e8:	ldr	x9, [sp, #10752]
  4632ec:	ldr	x10, [sp, #9928]
  4632f0:	add	w9, w9, w10
  4632f4:	cmp	w8, w9
  4632f8:	b.le	46336c <readlinkat@plt+0x6043c>
  4632fc:	b	463318 <readlinkat@plt+0x603e8>
  463300:	ldr	x8, [sp, #10752]
  463304:	ldr	x9, [sp, #9928]
  463308:	add	w8, w8, w9
  46330c:	ldr	x10, [sp, #9928]
  463310:	cmp	w8, w10
  463314:	b.lt	46336c <readlinkat@plt+0x6043c>  // b.tstop
  463318:	ldr	x8, [sp, #10752]
  46331c:	ldr	x9, [sp, #9928]
  463320:	add	w8, w8, w9
  463324:	mov	w9, wzr
  463328:	mul	w8, w9, w8
  46332c:	subs	w8, w8, #0x1
  463330:	cmp	w8, #0x0
  463334:	cset	w8, ge  // ge = tcont
  463338:	tbnz	w8, #0, 463354 <readlinkat@plt+0x60424>
  46333c:	ldr	x8, [sp, #10752]
  463340:	ldr	x9, [sp, #9928]
  463344:	add	w8, w8, w9
  463348:	mov	w9, #0x80000000            	// #-2147483648
  46334c:	cmp	w8, w9
  463350:	b.lt	46336c <readlinkat@plt+0x6043c>  // b.tstop
  463354:	ldr	x8, [sp, #10752]
  463358:	ldr	x9, [sp, #9928]
  46335c:	add	w8, w8, w9
  463360:	mov	w9, #0x7fffffff            	// #2147483647
  463364:	cmp	w9, w8
  463368:	b.ge	463390 <readlinkat@plt+0x60460>  // b.tcont
  46336c:	ldr	x8, [sp, #10752]
  463370:	ldr	x9, [sp, #9928]
  463374:	add	w8, w8, w9
  463378:	mov	w0, w8
  46337c:	sxtw	x10, w0
  463380:	str	x10, [sp, #9920]
  463384:	ldr	w8, [sp, #9664]
  463388:	tbz	w8, #0, 46425c <readlinkat@plt+0x6132c>
  46338c:	b	46ca88 <readlinkat@plt+0x69b58>
  463390:	ldr	x8, [sp, #10752]
  463394:	ldr	x9, [sp, #9928]
  463398:	add	w8, w8, w9
  46339c:	mov	w0, w8
  4633a0:	sxtw	x10, w0
  4633a4:	str	x10, [sp, #9920]
  4633a8:	ldr	w8, [sp, #9668]
  4633ac:	tbz	w8, #0, 46425c <readlinkat@plt+0x6132c>
  4633b0:	b	46ca88 <readlinkat@plt+0x69b58>
  4633b4:	ldr	x8, [sp, #9928]
  4633b8:	mov	x9, xzr
  4633bc:	mul	x8, x9, x8
  4633c0:	ldr	x10, [sp, #10752]
  4633c4:	add	x8, x8, x10
  4633c8:	mul	x8, x9, x8
  4633cc:	subs	x8, x8, #0x1
  4633d0:	cmp	x8, #0x0
  4633d4:	cset	w11, ge  // ge = tcont
  4633d8:	tbnz	w11, #0, 463418 <readlinkat@plt+0x604e8>
  4633dc:	ldr	x8, [sp, #9928]
  4633e0:	mov	x9, xzr
  4633e4:	mul	x8, x9, x8
  4633e8:	ldr	x10, [sp, #10752]
  4633ec:	add	x8, x8, x10
  4633f0:	mul	x8, x9, x8
  4633f4:	add	x8, x8, #0x1
  4633f8:	lsl	x8, x8, #62
  4633fc:	subs	x8, x8, #0x1
  463400:	mov	x9, #0x2                   	// #2
  463404:	mul	x8, x8, x9
  463408:	add	x8, x8, #0x1
  46340c:	mvn	x8, x8
  463410:	str	x8, [sp, #1488]
  463414:	b	463438 <readlinkat@plt+0x60508>
  463418:	ldr	x8, [sp, #9928]
  46341c:	mov	x9, xzr
  463420:	mul	x8, x9, x8
  463424:	ldr	x10, [sp, #10752]
  463428:	add	x8, x8, x10
  46342c:	mul	x8, x9, x8
  463430:	add	x8, x8, #0x0
  463434:	str	x8, [sp, #1488]
  463438:	ldr	x8, [sp, #1488]
  46343c:	cmp	x8, #0x0
  463440:	cset	w9, ge  // ge = tcont
  463444:	tbnz	w9, #0, 46359c <readlinkat@plt+0x6066c>
  463448:	ldr	x8, [sp, #9928]
  46344c:	cmp	x8, #0x0
  463450:	cset	w9, ge  // ge = tcont
  463454:	tbnz	w9, #0, 463500 <readlinkat@plt+0x605d0>
  463458:	ldr	x8, [sp, #10752]
  46345c:	ldr	x9, [sp, #9928]
  463460:	mov	x10, xzr
  463464:	mul	x9, x10, x9
  463468:	ldr	x11, [sp, #10752]
  46346c:	add	x9, x9, x11
  463470:	mul	x9, x10, x9
  463474:	subs	x9, x9, #0x1
  463478:	cmp	x9, #0x0
  46347c:	cset	w12, ge  // ge = tcont
  463480:	str	x8, [sp, #1480]
  463484:	tbnz	w12, #0, 4634c4 <readlinkat@plt+0x60594>
  463488:	ldr	x8, [sp, #9928]
  46348c:	mov	x9, xzr
  463490:	mul	x8, x9, x8
  463494:	ldr	x10, [sp, #10752]
  463498:	add	x8, x8, x10
  46349c:	mul	x8, x9, x8
  4634a0:	add	x8, x8, #0x1
  4634a4:	lsl	x8, x8, #62
  4634a8:	subs	x8, x8, #0x1
  4634ac:	mov	x9, #0x2                   	// #2
  4634b0:	mul	x8, x8, x9
  4634b4:	add	x8, x8, #0x1
  4634b8:	mvn	x8, x8
  4634bc:	str	x8, [sp, #1472]
  4634c0:	b	4634e4 <readlinkat@plt+0x605b4>
  4634c4:	ldr	x8, [sp, #9928]
  4634c8:	mov	x9, xzr
  4634cc:	mul	x8, x9, x8
  4634d0:	ldr	x10, [sp, #10752]
  4634d4:	add	x8, x8, x10
  4634d8:	mul	x8, x9, x8
  4634dc:	add	x8, x8, #0x0
  4634e0:	str	x8, [sp, #1472]
  4634e4:	ldr	x8, [sp, #1472]
  4634e8:	ldr	x9, [sp, #9928]
  4634ec:	subs	x8, x8, x9
  4634f0:	ldr	x9, [sp, #1480]
  4634f4:	cmp	x9, x8
  4634f8:	b.lt	463660 <readlinkat@plt+0x60730>  // b.tstop
  4634fc:	b	46360c <readlinkat@plt+0x606dc>
  463500:	ldr	x8, [sp, #9928]
  463504:	mov	x9, xzr
  463508:	mul	x8, x9, x8
  46350c:	ldr	x10, [sp, #10752]
  463510:	add	x8, x8, x10
  463514:	mul	x8, x9, x8
  463518:	subs	x8, x8, #0x1
  46351c:	cmp	x8, #0x0
  463520:	cset	w11, ge  // ge = tcont
  463524:	tbnz	w11, #0, 463560 <readlinkat@plt+0x60630>
  463528:	ldr	x8, [sp, #9928]
  46352c:	mov	x9, xzr
  463530:	mul	x8, x9, x8
  463534:	ldr	x10, [sp, #10752]
  463538:	add	x8, x8, x10
  46353c:	mul	x8, x9, x8
  463540:	add	x8, x8, #0x1
  463544:	lsl	x8, x8, #62
  463548:	subs	x8, x8, #0x1
  46354c:	mov	x9, #0x2                   	// #2
  463550:	mul	x8, x8, x9
  463554:	add	x8, x8, #0x1
  463558:	str	x8, [sp, #1464]
  46355c:	b	463580 <readlinkat@plt+0x60650>
  463560:	ldr	x8, [sp, #9928]
  463564:	mov	x9, xzr
  463568:	mul	x8, x9, x8
  46356c:	ldr	x10, [sp, #10752]
  463570:	add	x8, x8, x10
  463574:	mul	x8, x9, x8
  463578:	subs	x8, x8, #0x1
  46357c:	str	x8, [sp, #1464]
  463580:	ldr	x8, [sp, #1464]
  463584:	ldr	x9, [sp, #9928]
  463588:	subs	x8, x8, x9
  46358c:	ldr	x9, [sp, #10752]
  463590:	cmp	x8, x9
  463594:	b.lt	463660 <readlinkat@plt+0x60730>  // b.tstop
  463598:	b	46360c <readlinkat@plt+0x606dc>
  46359c:	ldr	x8, [sp, #10752]
  4635a0:	cmp	x8, #0x0
  4635a4:	cset	w9, ge  // ge = tcont
  4635a8:	tbnz	w9, #0, 4635c8 <readlinkat@plt+0x60698>
  4635ac:	ldr	x8, [sp, #9928]
  4635b0:	ldr	x9, [sp, #10752]
  4635b4:	ldr	x10, [sp, #9928]
  4635b8:	add	x9, x9, x10
  4635bc:	cmp	x8, x9
  4635c0:	b.le	463660 <readlinkat@plt+0x60730>
  4635c4:	b	46360c <readlinkat@plt+0x606dc>
  4635c8:	ldr	x8, [sp, #9928]
  4635cc:	cmp	x8, #0x0
  4635d0:	cset	w9, ge  // ge = tcont
  4635d4:	tbnz	w9, #0, 4635f4 <readlinkat@plt+0x606c4>
  4635d8:	ldr	x8, [sp, #10752]
  4635dc:	ldr	x9, [sp, #10752]
  4635e0:	ldr	x10, [sp, #9928]
  4635e4:	add	x9, x9, x10
  4635e8:	cmp	x8, x9
  4635ec:	b.le	463660 <readlinkat@plt+0x60730>
  4635f0:	b	46360c <readlinkat@plt+0x606dc>
  4635f4:	ldr	x8, [sp, #10752]
  4635f8:	ldr	x9, [sp, #9928]
  4635fc:	add	x8, x8, x9
  463600:	ldr	x9, [sp, #9928]
  463604:	cmp	x8, x9
  463608:	b.lt	463660 <readlinkat@plt+0x60730>  // b.tstop
  46360c:	ldr	x8, [sp, #10752]
  463610:	ldr	x9, [sp, #9928]
  463614:	add	x8, x8, x9
  463618:	mov	x9, xzr
  46361c:	mul	x8, x9, x8
  463620:	subs	x8, x8, #0x1
  463624:	cmp	x8, #0x0
  463628:	cset	w10, ge  // ge = tcont
  46362c:	tbnz	w10, #0, 463648 <readlinkat@plt+0x60718>
  463630:	ldr	x8, [sp, #10752]
  463634:	ldr	x9, [sp, #9928]
  463638:	add	x8, x8, x9
  46363c:	mov	x9, #0xffffffff80000000    	// #-2147483648
  463640:	cmp	x8, x9
  463644:	b.lt	463660 <readlinkat@plt+0x60730>  // b.tstop
  463648:	ldr	x8, [sp, #10752]
  46364c:	ldr	x9, [sp, #9928]
  463650:	add	x8, x8, x9
  463654:	mov	x9, #0x7fffffff            	// #2147483647
  463658:	cmp	x9, x8
  46365c:	b.ge	463684 <readlinkat@plt+0x60754>  // b.tcont
  463660:	ldr	x8, [sp, #10752]
  463664:	ldr	x9, [sp, #9928]
  463668:	add	w8, w8, w9
  46366c:	mov	w0, w8
  463670:	sxtw	x10, w0
  463674:	str	x10, [sp, #9920]
  463678:	ldr	w8, [sp, #9664]
  46367c:	tbz	w8, #0, 46425c <readlinkat@plt+0x6132c>
  463680:	b	46ca88 <readlinkat@plt+0x69b58>
  463684:	ldr	x8, [sp, #10752]
  463688:	ldr	x9, [sp, #9928]
  46368c:	add	w8, w8, w9
  463690:	mov	w0, w8
  463694:	sxtw	x10, w0
  463698:	str	x10, [sp, #9920]
  46369c:	ldr	w8, [sp, #9668]
  4636a0:	tbz	w8, #0, 46425c <readlinkat@plt+0x6132c>
  4636a4:	b	46ca88 <readlinkat@plt+0x69b58>
  4636a8:	ldr	w8, [sp, #9664]
  4636ac:	tbnz	w8, #0, 4636b4 <readlinkat@plt+0x60784>
  4636b0:	b	463c88 <readlinkat@plt+0x60d58>
  4636b4:	ldr	w8, [sp, #9668]
  4636b8:	tbnz	w8, #0, 4636c0 <readlinkat@plt+0x60790>
  4636bc:	b	4639a4 <readlinkat@plt+0x60a74>
  4636c0:	ldr	x8, [sp, #9928]
  4636c4:	mov	x9, xzr
  4636c8:	mul	x8, x9, x8
  4636cc:	ldr	x10, [sp, #10752]
  4636d0:	add	x8, x8, x10
  4636d4:	mul	x8, x9, x8
  4636d8:	subs	x8, x8, #0x1
  4636dc:	cmp	x8, #0x0
  4636e0:	cset	w11, ge  // ge = tcont
  4636e4:	tbnz	w11, #0, 463724 <readlinkat@plt+0x607f4>
  4636e8:	ldr	x8, [sp, #9928]
  4636ec:	mov	x9, xzr
  4636f0:	mul	x8, x9, x8
  4636f4:	ldr	x10, [sp, #10752]
  4636f8:	add	x8, x8, x10
  4636fc:	mul	x8, x9, x8
  463700:	add	x8, x8, #0x1
  463704:	lsl	x8, x8, #62
  463708:	subs	x8, x8, #0x1
  46370c:	mov	x9, #0x2                   	// #2
  463710:	mul	x8, x8, x9
  463714:	add	x8, x8, #0x1
  463718:	mvn	x8, x8
  46371c:	str	x8, [sp, #1456]
  463720:	b	463744 <readlinkat@plt+0x60814>
  463724:	ldr	x8, [sp, #9928]
  463728:	mov	x9, xzr
  46372c:	mul	x8, x9, x8
  463730:	ldr	x10, [sp, #10752]
  463734:	add	x8, x8, x10
  463738:	mul	x8, x9, x8
  46373c:	add	x8, x8, #0x0
  463740:	str	x8, [sp, #1456]
  463744:	ldr	x8, [sp, #1456]
  463748:	cmp	x8, #0x0
  46374c:	cset	w9, ge  // ge = tcont
  463750:	tbnz	w9, #0, 4638a8 <readlinkat@plt+0x60978>
  463754:	ldr	x8, [sp, #9928]
  463758:	cmp	x8, #0x0
  46375c:	cset	w9, ge  // ge = tcont
  463760:	tbnz	w9, #0, 46380c <readlinkat@plt+0x608dc>
  463764:	ldr	x8, [sp, #10752]
  463768:	ldr	x9, [sp, #9928]
  46376c:	mov	x10, xzr
  463770:	mul	x9, x10, x9
  463774:	ldr	x11, [sp, #10752]
  463778:	add	x9, x9, x11
  46377c:	mul	x9, x10, x9
  463780:	subs	x9, x9, #0x1
  463784:	cmp	x9, #0x0
  463788:	cset	w12, ge  // ge = tcont
  46378c:	str	x8, [sp, #1448]
  463790:	tbnz	w12, #0, 4637d0 <readlinkat@plt+0x608a0>
  463794:	ldr	x8, [sp, #9928]
  463798:	mov	x9, xzr
  46379c:	mul	x8, x9, x8
  4637a0:	ldr	x10, [sp, #10752]
  4637a4:	add	x8, x8, x10
  4637a8:	mul	x8, x9, x8
  4637ac:	add	x8, x8, #0x1
  4637b0:	lsl	x8, x8, #62
  4637b4:	subs	x8, x8, #0x1
  4637b8:	mov	x9, #0x2                   	// #2
  4637bc:	mul	x8, x8, x9
  4637c0:	add	x8, x8, #0x1
  4637c4:	mvn	x8, x8
  4637c8:	str	x8, [sp, #1440]
  4637cc:	b	4637f0 <readlinkat@plt+0x608c0>
  4637d0:	ldr	x8, [sp, #9928]
  4637d4:	mov	x9, xzr
  4637d8:	mul	x8, x9, x8
  4637dc:	ldr	x10, [sp, #10752]
  4637e0:	add	x8, x8, x10
  4637e4:	mul	x8, x9, x8
  4637e8:	add	x8, x8, #0x0
  4637ec:	str	x8, [sp, #1440]
  4637f0:	ldr	x8, [sp, #1440]
  4637f4:	ldr	x9, [sp, #9928]
  4637f8:	subs	x8, x8, x9
  4637fc:	ldr	x9, [sp, #1448]
  463800:	cmp	x9, x8
  463804:	b.lt	46396c <readlinkat@plt+0x60a3c>  // b.tstop
  463808:	b	463918 <readlinkat@plt+0x609e8>
  46380c:	ldr	x8, [sp, #9928]
  463810:	mov	x9, xzr
  463814:	mul	x8, x9, x8
  463818:	ldr	x10, [sp, #10752]
  46381c:	add	x8, x8, x10
  463820:	mul	x8, x9, x8
  463824:	subs	x8, x8, #0x1
  463828:	cmp	x8, #0x0
  46382c:	cset	w11, ge  // ge = tcont
  463830:	tbnz	w11, #0, 46386c <readlinkat@plt+0x6093c>
  463834:	ldr	x8, [sp, #9928]
  463838:	mov	x9, xzr
  46383c:	mul	x8, x9, x8
  463840:	ldr	x10, [sp, #10752]
  463844:	add	x8, x8, x10
  463848:	mul	x8, x9, x8
  46384c:	add	x8, x8, #0x1
  463850:	lsl	x8, x8, #62
  463854:	subs	x8, x8, #0x1
  463858:	mov	x9, #0x2                   	// #2
  46385c:	mul	x8, x8, x9
  463860:	add	x8, x8, #0x1
  463864:	str	x8, [sp, #1432]
  463868:	b	46388c <readlinkat@plt+0x6095c>
  46386c:	ldr	x8, [sp, #9928]
  463870:	mov	x9, xzr
  463874:	mul	x8, x9, x8
  463878:	ldr	x10, [sp, #10752]
  46387c:	add	x8, x8, x10
  463880:	mul	x8, x9, x8
  463884:	subs	x8, x8, #0x1
  463888:	str	x8, [sp, #1432]
  46388c:	ldr	x8, [sp, #1432]
  463890:	ldr	x9, [sp, #9928]
  463894:	subs	x8, x8, x9
  463898:	ldr	x9, [sp, #10752]
  46389c:	cmp	x8, x9
  4638a0:	b.lt	46396c <readlinkat@plt+0x60a3c>  // b.tstop
  4638a4:	b	463918 <readlinkat@plt+0x609e8>
  4638a8:	ldr	x8, [sp, #10752]
  4638ac:	cmp	x8, #0x0
  4638b0:	cset	w9, ge  // ge = tcont
  4638b4:	tbnz	w9, #0, 4638d4 <readlinkat@plt+0x609a4>
  4638b8:	ldr	x8, [sp, #9928]
  4638bc:	ldr	x9, [sp, #10752]
  4638c0:	ldr	x10, [sp, #9928]
  4638c4:	add	x9, x9, x10
  4638c8:	cmp	x8, x9
  4638cc:	b.le	46396c <readlinkat@plt+0x60a3c>
  4638d0:	b	463918 <readlinkat@plt+0x609e8>
  4638d4:	ldr	x8, [sp, #9928]
  4638d8:	cmp	x8, #0x0
  4638dc:	cset	w9, ge  // ge = tcont
  4638e0:	tbnz	w9, #0, 463900 <readlinkat@plt+0x609d0>
  4638e4:	ldr	x8, [sp, #10752]
  4638e8:	ldr	x9, [sp, #10752]
  4638ec:	ldr	x10, [sp, #9928]
  4638f0:	add	x9, x9, x10
  4638f4:	cmp	x8, x9
  4638f8:	b.le	46396c <readlinkat@plt+0x60a3c>
  4638fc:	b	463918 <readlinkat@plt+0x609e8>
  463900:	ldr	x8, [sp, #10752]
  463904:	ldr	x9, [sp, #9928]
  463908:	add	x8, x8, x9
  46390c:	ldr	x9, [sp, #9928]
  463910:	cmp	x8, x9
  463914:	b.lt	46396c <readlinkat@plt+0x60a3c>  // b.tstop
  463918:	ldr	x8, [sp, #10752]
  46391c:	ldr	x9, [sp, #9928]
  463920:	add	x8, x8, x9
  463924:	mov	x9, xzr
  463928:	mul	x8, x9, x8
  46392c:	subs	x8, x8, #0x1
  463930:	cmp	x8, #0x0
  463934:	cset	w10, ge  // ge = tcont
  463938:	tbnz	w10, #0, 463954 <readlinkat@plt+0x60a24>
  46393c:	ldr	x8, [sp, #10752]
  463940:	ldr	x9, [sp, #9928]
  463944:	add	x8, x8, x9
  463948:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  46394c:	cmp	x8, x9
  463950:	b.lt	46396c <readlinkat@plt+0x60a3c>  // b.tstop
  463954:	ldr	x8, [sp, #10752]
  463958:	ldr	x9, [sp, #9928]
  46395c:	add	x8, x8, x9
  463960:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  463964:	cmp	x9, x8
  463968:	b.ge	463988 <readlinkat@plt+0x60a58>  // b.tcont
  46396c:	ldr	x8, [sp, #10752]
  463970:	ldr	x9, [sp, #9928]
  463974:	add	x8, x8, x9
  463978:	str	x8, [sp, #9920]
  46397c:	ldr	w10, [sp, #9664]
  463980:	tbz	w10, #0, 46425c <readlinkat@plt+0x6132c>
  463984:	b	46ca88 <readlinkat@plt+0x69b58>
  463988:	ldr	x8, [sp, #10752]
  46398c:	ldr	x9, [sp, #9928]
  463990:	add	x8, x8, x9
  463994:	str	x8, [sp, #9920]
  463998:	ldr	w10, [sp, #9668]
  46399c:	tbz	w10, #0, 46425c <readlinkat@plt+0x6132c>
  4639a0:	b	46ca88 <readlinkat@plt+0x69b58>
  4639a4:	ldr	x8, [sp, #9928]
  4639a8:	mov	x9, xzr
  4639ac:	mul	x8, x9, x8
  4639b0:	ldr	x10, [sp, #10752]
  4639b4:	add	x8, x8, x10
  4639b8:	mul	x8, x9, x8
  4639bc:	subs	x8, x8, #0x1
  4639c0:	cmp	x8, #0x0
  4639c4:	cset	w11, ge  // ge = tcont
  4639c8:	tbnz	w11, #0, 463a08 <readlinkat@plt+0x60ad8>
  4639cc:	ldr	x8, [sp, #9928]
  4639d0:	mov	x9, xzr
  4639d4:	mul	x8, x9, x8
  4639d8:	ldr	x10, [sp, #10752]
  4639dc:	add	x8, x8, x10
  4639e0:	mul	x8, x9, x8
  4639e4:	add	x8, x8, #0x1
  4639e8:	lsl	x8, x8, #62
  4639ec:	subs	x8, x8, #0x1
  4639f0:	mov	x9, #0x2                   	// #2
  4639f4:	mul	x8, x8, x9
  4639f8:	add	x8, x8, #0x1
  4639fc:	mvn	x8, x8
  463a00:	str	x8, [sp, #1424]
  463a04:	b	463a28 <readlinkat@plt+0x60af8>
  463a08:	ldr	x8, [sp, #9928]
  463a0c:	mov	x9, xzr
  463a10:	mul	x8, x9, x8
  463a14:	ldr	x10, [sp, #10752]
  463a18:	add	x8, x8, x10
  463a1c:	mul	x8, x9, x8
  463a20:	add	x8, x8, #0x0
  463a24:	str	x8, [sp, #1424]
  463a28:	ldr	x8, [sp, #1424]
  463a2c:	cmp	x8, #0x0
  463a30:	cset	w9, ge  // ge = tcont
  463a34:	tbnz	w9, #0, 463b8c <readlinkat@plt+0x60c5c>
  463a38:	ldr	x8, [sp, #9928]
  463a3c:	cmp	x8, #0x0
  463a40:	cset	w9, ge  // ge = tcont
  463a44:	tbnz	w9, #0, 463af0 <readlinkat@plt+0x60bc0>
  463a48:	ldr	x8, [sp, #10752]
  463a4c:	ldr	x9, [sp, #9928]
  463a50:	mov	x10, xzr
  463a54:	mul	x9, x10, x9
  463a58:	ldr	x11, [sp, #10752]
  463a5c:	add	x9, x9, x11
  463a60:	mul	x9, x10, x9
  463a64:	subs	x9, x9, #0x1
  463a68:	cmp	x9, #0x0
  463a6c:	cset	w12, ge  // ge = tcont
  463a70:	str	x8, [sp, #1416]
  463a74:	tbnz	w12, #0, 463ab4 <readlinkat@plt+0x60b84>
  463a78:	ldr	x8, [sp, #9928]
  463a7c:	mov	x9, xzr
  463a80:	mul	x8, x9, x8
  463a84:	ldr	x10, [sp, #10752]
  463a88:	add	x8, x8, x10
  463a8c:	mul	x8, x9, x8
  463a90:	add	x8, x8, #0x1
  463a94:	lsl	x8, x8, #62
  463a98:	subs	x8, x8, #0x1
  463a9c:	mov	x9, #0x2                   	// #2
  463aa0:	mul	x8, x8, x9
  463aa4:	add	x8, x8, #0x1
  463aa8:	mvn	x8, x8
  463aac:	str	x8, [sp, #1408]
  463ab0:	b	463ad4 <readlinkat@plt+0x60ba4>
  463ab4:	ldr	x8, [sp, #9928]
  463ab8:	mov	x9, xzr
  463abc:	mul	x8, x9, x8
  463ac0:	ldr	x10, [sp, #10752]
  463ac4:	add	x8, x8, x10
  463ac8:	mul	x8, x9, x8
  463acc:	add	x8, x8, #0x0
  463ad0:	str	x8, [sp, #1408]
  463ad4:	ldr	x8, [sp, #1408]
  463ad8:	ldr	x9, [sp, #9928]
  463adc:	subs	x8, x8, x9
  463ae0:	ldr	x9, [sp, #1416]
  463ae4:	cmp	x9, x8
  463ae8:	b.lt	463c50 <readlinkat@plt+0x60d20>  // b.tstop
  463aec:	b	463bfc <readlinkat@plt+0x60ccc>
  463af0:	ldr	x8, [sp, #9928]
  463af4:	mov	x9, xzr
  463af8:	mul	x8, x9, x8
  463afc:	ldr	x10, [sp, #10752]
  463b00:	add	x8, x8, x10
  463b04:	mul	x8, x9, x8
  463b08:	subs	x8, x8, #0x1
  463b0c:	cmp	x8, #0x0
  463b10:	cset	w11, ge  // ge = tcont
  463b14:	tbnz	w11, #0, 463b50 <readlinkat@plt+0x60c20>
  463b18:	ldr	x8, [sp, #9928]
  463b1c:	mov	x9, xzr
  463b20:	mul	x8, x9, x8
  463b24:	ldr	x10, [sp, #10752]
  463b28:	add	x8, x8, x10
  463b2c:	mul	x8, x9, x8
  463b30:	add	x8, x8, #0x1
  463b34:	lsl	x8, x8, #62
  463b38:	subs	x8, x8, #0x1
  463b3c:	mov	x9, #0x2                   	// #2
  463b40:	mul	x8, x8, x9
  463b44:	add	x8, x8, #0x1
  463b48:	str	x8, [sp, #1400]
  463b4c:	b	463b70 <readlinkat@plt+0x60c40>
  463b50:	ldr	x8, [sp, #9928]
  463b54:	mov	x9, xzr
  463b58:	mul	x8, x9, x8
  463b5c:	ldr	x10, [sp, #10752]
  463b60:	add	x8, x8, x10
  463b64:	mul	x8, x9, x8
  463b68:	subs	x8, x8, #0x1
  463b6c:	str	x8, [sp, #1400]
  463b70:	ldr	x8, [sp, #1400]
  463b74:	ldr	x9, [sp, #9928]
  463b78:	subs	x8, x8, x9
  463b7c:	ldr	x9, [sp, #10752]
  463b80:	cmp	x8, x9
  463b84:	b.lt	463c50 <readlinkat@plt+0x60d20>  // b.tstop
  463b88:	b	463bfc <readlinkat@plt+0x60ccc>
  463b8c:	ldr	x8, [sp, #10752]
  463b90:	cmp	x8, #0x0
  463b94:	cset	w9, ge  // ge = tcont
  463b98:	tbnz	w9, #0, 463bb8 <readlinkat@plt+0x60c88>
  463b9c:	ldr	x8, [sp, #9928]
  463ba0:	ldr	x9, [sp, #10752]
  463ba4:	ldr	x10, [sp, #9928]
  463ba8:	add	x9, x9, x10
  463bac:	cmp	x8, x9
  463bb0:	b.le	463c50 <readlinkat@plt+0x60d20>
  463bb4:	b	463bfc <readlinkat@plt+0x60ccc>
  463bb8:	ldr	x8, [sp, #9928]
  463bbc:	cmp	x8, #0x0
  463bc0:	cset	w9, ge  // ge = tcont
  463bc4:	tbnz	w9, #0, 463be4 <readlinkat@plt+0x60cb4>
  463bc8:	ldr	x8, [sp, #10752]
  463bcc:	ldr	x9, [sp, #10752]
  463bd0:	ldr	x10, [sp, #9928]
  463bd4:	add	x9, x9, x10
  463bd8:	cmp	x8, x9
  463bdc:	b.le	463c50 <readlinkat@plt+0x60d20>
  463be0:	b	463bfc <readlinkat@plt+0x60ccc>
  463be4:	ldr	x8, [sp, #10752]
  463be8:	ldr	x9, [sp, #9928]
  463bec:	add	x8, x8, x9
  463bf0:	ldr	x9, [sp, #9928]
  463bf4:	cmp	x8, x9
  463bf8:	b.lt	463c50 <readlinkat@plt+0x60d20>  // b.tstop
  463bfc:	ldr	x8, [sp, #10752]
  463c00:	ldr	x9, [sp, #9928]
  463c04:	add	x8, x8, x9
  463c08:	mov	x9, xzr
  463c0c:	mul	x8, x9, x8
  463c10:	subs	x8, x8, #0x1
  463c14:	cmp	x8, #0x0
  463c18:	cset	w10, ge  // ge = tcont
  463c1c:	tbnz	w10, #0, 463c38 <readlinkat@plt+0x60d08>
  463c20:	ldr	x8, [sp, #10752]
  463c24:	ldr	x9, [sp, #9928]
  463c28:	add	x8, x8, x9
  463c2c:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  463c30:	cmp	x8, x9
  463c34:	b.lt	463c50 <readlinkat@plt+0x60d20>  // b.tstop
  463c38:	ldr	x8, [sp, #10752]
  463c3c:	ldr	x9, [sp, #9928]
  463c40:	add	x8, x8, x9
  463c44:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  463c48:	cmp	x9, x8
  463c4c:	b.ge	463c6c <readlinkat@plt+0x60d3c>  // b.tcont
  463c50:	ldr	x8, [sp, #10752]
  463c54:	ldr	x9, [sp, #9928]
  463c58:	add	x8, x8, x9
  463c5c:	str	x8, [sp, #9920]
  463c60:	ldr	w10, [sp, #9664]
  463c64:	tbz	w10, #0, 46425c <readlinkat@plt+0x6132c>
  463c68:	b	46ca88 <readlinkat@plt+0x69b58>
  463c6c:	ldr	x8, [sp, #10752]
  463c70:	ldr	x9, [sp, #9928]
  463c74:	add	x8, x8, x9
  463c78:	str	x8, [sp, #9920]
  463c7c:	ldr	w10, [sp, #9668]
  463c80:	tbz	w10, #0, 46425c <readlinkat@plt+0x6132c>
  463c84:	b	46ca88 <readlinkat@plt+0x69b58>
  463c88:	ldr	w8, [sp, #9668]
  463c8c:	tbnz	w8, #0, 463c94 <readlinkat@plt+0x60d64>
  463c90:	b	463f78 <readlinkat@plt+0x61048>
  463c94:	ldr	x8, [sp, #9928]
  463c98:	mov	x9, xzr
  463c9c:	mul	x8, x9, x8
  463ca0:	ldr	x10, [sp, #10752]
  463ca4:	add	x8, x8, x10
  463ca8:	mul	x8, x9, x8
  463cac:	subs	x8, x8, #0x1
  463cb0:	cmp	x8, #0x0
  463cb4:	cset	w11, ge  // ge = tcont
  463cb8:	tbnz	w11, #0, 463cf8 <readlinkat@plt+0x60dc8>
  463cbc:	ldr	x8, [sp, #9928]
  463cc0:	mov	x9, xzr
  463cc4:	mul	x8, x9, x8
  463cc8:	ldr	x10, [sp, #10752]
  463ccc:	add	x8, x8, x10
  463cd0:	mul	x8, x9, x8
  463cd4:	add	x8, x8, #0x1
  463cd8:	lsl	x8, x8, #62
  463cdc:	subs	x8, x8, #0x1
  463ce0:	mov	x9, #0x2                   	// #2
  463ce4:	mul	x8, x8, x9
  463ce8:	add	x8, x8, #0x1
  463cec:	mvn	x8, x8
  463cf0:	str	x8, [sp, #1392]
  463cf4:	b	463d18 <readlinkat@plt+0x60de8>
  463cf8:	ldr	x8, [sp, #9928]
  463cfc:	mov	x9, xzr
  463d00:	mul	x8, x9, x8
  463d04:	ldr	x10, [sp, #10752]
  463d08:	add	x8, x8, x10
  463d0c:	mul	x8, x9, x8
  463d10:	add	x8, x8, #0x0
  463d14:	str	x8, [sp, #1392]
  463d18:	ldr	x8, [sp, #1392]
  463d1c:	cmp	x8, #0x0
  463d20:	cset	w9, ge  // ge = tcont
  463d24:	tbnz	w9, #0, 463e7c <readlinkat@plt+0x60f4c>
  463d28:	ldr	x8, [sp, #9928]
  463d2c:	cmp	x8, #0x0
  463d30:	cset	w9, ge  // ge = tcont
  463d34:	tbnz	w9, #0, 463de0 <readlinkat@plt+0x60eb0>
  463d38:	ldr	x8, [sp, #10752]
  463d3c:	ldr	x9, [sp, #9928]
  463d40:	mov	x10, xzr
  463d44:	mul	x9, x10, x9
  463d48:	ldr	x11, [sp, #10752]
  463d4c:	add	x9, x9, x11
  463d50:	mul	x9, x10, x9
  463d54:	subs	x9, x9, #0x1
  463d58:	cmp	x9, #0x0
  463d5c:	cset	w12, ge  // ge = tcont
  463d60:	str	x8, [sp, #1384]
  463d64:	tbnz	w12, #0, 463da4 <readlinkat@plt+0x60e74>
  463d68:	ldr	x8, [sp, #9928]
  463d6c:	mov	x9, xzr
  463d70:	mul	x8, x9, x8
  463d74:	ldr	x10, [sp, #10752]
  463d78:	add	x8, x8, x10
  463d7c:	mul	x8, x9, x8
  463d80:	add	x8, x8, #0x1
  463d84:	lsl	x8, x8, #62
  463d88:	subs	x8, x8, #0x1
  463d8c:	mov	x9, #0x2                   	// #2
  463d90:	mul	x8, x8, x9
  463d94:	add	x8, x8, #0x1
  463d98:	mvn	x8, x8
  463d9c:	str	x8, [sp, #1376]
  463da0:	b	463dc4 <readlinkat@plt+0x60e94>
  463da4:	ldr	x8, [sp, #9928]
  463da8:	mov	x9, xzr
  463dac:	mul	x8, x9, x8
  463db0:	ldr	x10, [sp, #10752]
  463db4:	add	x8, x8, x10
  463db8:	mul	x8, x9, x8
  463dbc:	add	x8, x8, #0x0
  463dc0:	str	x8, [sp, #1376]
  463dc4:	ldr	x8, [sp, #1376]
  463dc8:	ldr	x9, [sp, #9928]
  463dcc:	subs	x8, x8, x9
  463dd0:	ldr	x9, [sp, #1384]
  463dd4:	cmp	x9, x8
  463dd8:	b.lt	463f40 <readlinkat@plt+0x61010>  // b.tstop
  463ddc:	b	463eec <readlinkat@plt+0x60fbc>
  463de0:	ldr	x8, [sp, #9928]
  463de4:	mov	x9, xzr
  463de8:	mul	x8, x9, x8
  463dec:	ldr	x10, [sp, #10752]
  463df0:	add	x8, x8, x10
  463df4:	mul	x8, x9, x8
  463df8:	subs	x8, x8, #0x1
  463dfc:	cmp	x8, #0x0
  463e00:	cset	w11, ge  // ge = tcont
  463e04:	tbnz	w11, #0, 463e40 <readlinkat@plt+0x60f10>
  463e08:	ldr	x8, [sp, #9928]
  463e0c:	mov	x9, xzr
  463e10:	mul	x8, x9, x8
  463e14:	ldr	x10, [sp, #10752]
  463e18:	add	x8, x8, x10
  463e1c:	mul	x8, x9, x8
  463e20:	add	x8, x8, #0x1
  463e24:	lsl	x8, x8, #62
  463e28:	subs	x8, x8, #0x1
  463e2c:	mov	x9, #0x2                   	// #2
  463e30:	mul	x8, x8, x9
  463e34:	add	x8, x8, #0x1
  463e38:	str	x8, [sp, #1368]
  463e3c:	b	463e60 <readlinkat@plt+0x60f30>
  463e40:	ldr	x8, [sp, #9928]
  463e44:	mov	x9, xzr
  463e48:	mul	x8, x9, x8
  463e4c:	ldr	x10, [sp, #10752]
  463e50:	add	x8, x8, x10
  463e54:	mul	x8, x9, x8
  463e58:	subs	x8, x8, #0x1
  463e5c:	str	x8, [sp, #1368]
  463e60:	ldr	x8, [sp, #1368]
  463e64:	ldr	x9, [sp, #9928]
  463e68:	subs	x8, x8, x9
  463e6c:	ldr	x9, [sp, #10752]
  463e70:	cmp	x8, x9
  463e74:	b.lt	463f40 <readlinkat@plt+0x61010>  // b.tstop
  463e78:	b	463eec <readlinkat@plt+0x60fbc>
  463e7c:	ldr	x8, [sp, #10752]
  463e80:	cmp	x8, #0x0
  463e84:	cset	w9, ge  // ge = tcont
  463e88:	tbnz	w9, #0, 463ea8 <readlinkat@plt+0x60f78>
  463e8c:	ldr	x8, [sp, #9928]
  463e90:	ldr	x9, [sp, #10752]
  463e94:	ldr	x10, [sp, #9928]
  463e98:	add	x9, x9, x10
  463e9c:	cmp	x8, x9
  463ea0:	b.le	463f40 <readlinkat@plt+0x61010>
  463ea4:	b	463eec <readlinkat@plt+0x60fbc>
  463ea8:	ldr	x8, [sp, #9928]
  463eac:	cmp	x8, #0x0
  463eb0:	cset	w9, ge  // ge = tcont
  463eb4:	tbnz	w9, #0, 463ed4 <readlinkat@plt+0x60fa4>
  463eb8:	ldr	x8, [sp, #10752]
  463ebc:	ldr	x9, [sp, #10752]
  463ec0:	ldr	x10, [sp, #9928]
  463ec4:	add	x9, x9, x10
  463ec8:	cmp	x8, x9
  463ecc:	b.le	463f40 <readlinkat@plt+0x61010>
  463ed0:	b	463eec <readlinkat@plt+0x60fbc>
  463ed4:	ldr	x8, [sp, #10752]
  463ed8:	ldr	x9, [sp, #9928]
  463edc:	add	x8, x8, x9
  463ee0:	ldr	x9, [sp, #9928]
  463ee4:	cmp	x8, x9
  463ee8:	b.lt	463f40 <readlinkat@plt+0x61010>  // b.tstop
  463eec:	ldr	x8, [sp, #10752]
  463ef0:	ldr	x9, [sp, #9928]
  463ef4:	add	x8, x8, x9
  463ef8:	mov	x9, xzr
  463efc:	mul	x8, x9, x8
  463f00:	subs	x8, x8, #0x1
  463f04:	cmp	x8, #0x0
  463f08:	cset	w10, ge  // ge = tcont
  463f0c:	tbnz	w10, #0, 463f28 <readlinkat@plt+0x60ff8>
  463f10:	ldr	x8, [sp, #10752]
  463f14:	ldr	x9, [sp, #9928]
  463f18:	add	x8, x8, x9
  463f1c:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  463f20:	cmp	x8, x9
  463f24:	b.lt	463f40 <readlinkat@plt+0x61010>  // b.tstop
  463f28:	ldr	x8, [sp, #10752]
  463f2c:	ldr	x9, [sp, #9928]
  463f30:	add	x8, x8, x9
  463f34:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  463f38:	cmp	x9, x8
  463f3c:	b.ge	463f5c <readlinkat@plt+0x6102c>  // b.tcont
  463f40:	ldr	x8, [sp, #10752]
  463f44:	ldr	x9, [sp, #9928]
  463f48:	add	x8, x8, x9
  463f4c:	str	x8, [sp, #9920]
  463f50:	ldr	w10, [sp, #9664]
  463f54:	tbz	w10, #0, 46425c <readlinkat@plt+0x6132c>
  463f58:	b	46ca88 <readlinkat@plt+0x69b58>
  463f5c:	ldr	x8, [sp, #10752]
  463f60:	ldr	x9, [sp, #9928]
  463f64:	add	x8, x8, x9
  463f68:	str	x8, [sp, #9920]
  463f6c:	ldr	w10, [sp, #9668]
  463f70:	tbz	w10, #0, 46425c <readlinkat@plt+0x6132c>
  463f74:	b	46ca88 <readlinkat@plt+0x69b58>
  463f78:	ldr	x8, [sp, #9928]
  463f7c:	mov	x9, xzr
  463f80:	mul	x8, x9, x8
  463f84:	ldr	x10, [sp, #10752]
  463f88:	add	x8, x8, x10
  463f8c:	mul	x8, x9, x8
  463f90:	subs	x8, x8, #0x1
  463f94:	cmp	x8, #0x0
  463f98:	cset	w11, ge  // ge = tcont
  463f9c:	tbnz	w11, #0, 463fdc <readlinkat@plt+0x610ac>
  463fa0:	ldr	x8, [sp, #9928]
  463fa4:	mov	x9, xzr
  463fa8:	mul	x8, x9, x8
  463fac:	ldr	x10, [sp, #10752]
  463fb0:	add	x8, x8, x10
  463fb4:	mul	x8, x9, x8
  463fb8:	add	x8, x8, #0x1
  463fbc:	lsl	x8, x8, #62
  463fc0:	subs	x8, x8, #0x1
  463fc4:	mov	x9, #0x2                   	// #2
  463fc8:	mul	x8, x8, x9
  463fcc:	add	x8, x8, #0x1
  463fd0:	mvn	x8, x8
  463fd4:	str	x8, [sp, #1360]
  463fd8:	b	463ffc <readlinkat@plt+0x610cc>
  463fdc:	ldr	x8, [sp, #9928]
  463fe0:	mov	x9, xzr
  463fe4:	mul	x8, x9, x8
  463fe8:	ldr	x10, [sp, #10752]
  463fec:	add	x8, x8, x10
  463ff0:	mul	x8, x9, x8
  463ff4:	add	x8, x8, #0x0
  463ff8:	str	x8, [sp, #1360]
  463ffc:	ldr	x8, [sp, #1360]
  464000:	cmp	x8, #0x0
  464004:	cset	w9, ge  // ge = tcont
  464008:	tbnz	w9, #0, 464160 <readlinkat@plt+0x61230>
  46400c:	ldr	x8, [sp, #9928]
  464010:	cmp	x8, #0x0
  464014:	cset	w9, ge  // ge = tcont
  464018:	tbnz	w9, #0, 4640c4 <readlinkat@plt+0x61194>
  46401c:	ldr	x8, [sp, #10752]
  464020:	ldr	x9, [sp, #9928]
  464024:	mov	x10, xzr
  464028:	mul	x9, x10, x9
  46402c:	ldr	x11, [sp, #10752]
  464030:	add	x9, x9, x11
  464034:	mul	x9, x10, x9
  464038:	subs	x9, x9, #0x1
  46403c:	cmp	x9, #0x0
  464040:	cset	w12, ge  // ge = tcont
  464044:	str	x8, [sp, #1352]
  464048:	tbnz	w12, #0, 464088 <readlinkat@plt+0x61158>
  46404c:	ldr	x8, [sp, #9928]
  464050:	mov	x9, xzr
  464054:	mul	x8, x9, x8
  464058:	ldr	x10, [sp, #10752]
  46405c:	add	x8, x8, x10
  464060:	mul	x8, x9, x8
  464064:	add	x8, x8, #0x1
  464068:	lsl	x8, x8, #62
  46406c:	subs	x8, x8, #0x1
  464070:	mov	x9, #0x2                   	// #2
  464074:	mul	x8, x8, x9
  464078:	add	x8, x8, #0x1
  46407c:	mvn	x8, x8
  464080:	str	x8, [sp, #1344]
  464084:	b	4640a8 <readlinkat@plt+0x61178>
  464088:	ldr	x8, [sp, #9928]
  46408c:	mov	x9, xzr
  464090:	mul	x8, x9, x8
  464094:	ldr	x10, [sp, #10752]
  464098:	add	x8, x8, x10
  46409c:	mul	x8, x9, x8
  4640a0:	add	x8, x8, #0x0
  4640a4:	str	x8, [sp, #1344]
  4640a8:	ldr	x8, [sp, #1344]
  4640ac:	ldr	x9, [sp, #9928]
  4640b0:	subs	x8, x8, x9
  4640b4:	ldr	x9, [sp, #1352]
  4640b8:	cmp	x9, x8
  4640bc:	b.lt	464224 <readlinkat@plt+0x612f4>  // b.tstop
  4640c0:	b	4641d0 <readlinkat@plt+0x612a0>
  4640c4:	ldr	x8, [sp, #9928]
  4640c8:	mov	x9, xzr
  4640cc:	mul	x8, x9, x8
  4640d0:	ldr	x10, [sp, #10752]
  4640d4:	add	x8, x8, x10
  4640d8:	mul	x8, x9, x8
  4640dc:	subs	x8, x8, #0x1
  4640e0:	cmp	x8, #0x0
  4640e4:	cset	w11, ge  // ge = tcont
  4640e8:	tbnz	w11, #0, 464124 <readlinkat@plt+0x611f4>
  4640ec:	ldr	x8, [sp, #9928]
  4640f0:	mov	x9, xzr
  4640f4:	mul	x8, x9, x8
  4640f8:	ldr	x10, [sp, #10752]
  4640fc:	add	x8, x8, x10
  464100:	mul	x8, x9, x8
  464104:	add	x8, x8, #0x1
  464108:	lsl	x8, x8, #62
  46410c:	subs	x8, x8, #0x1
  464110:	mov	x9, #0x2                   	// #2
  464114:	mul	x8, x8, x9
  464118:	add	x8, x8, #0x1
  46411c:	str	x8, [sp, #1336]
  464120:	b	464144 <readlinkat@plt+0x61214>
  464124:	ldr	x8, [sp, #9928]
  464128:	mov	x9, xzr
  46412c:	mul	x8, x9, x8
  464130:	ldr	x10, [sp, #10752]
  464134:	add	x8, x8, x10
  464138:	mul	x8, x9, x8
  46413c:	subs	x8, x8, #0x1
  464140:	str	x8, [sp, #1336]
  464144:	ldr	x8, [sp, #1336]
  464148:	ldr	x9, [sp, #9928]
  46414c:	subs	x8, x8, x9
  464150:	ldr	x9, [sp, #10752]
  464154:	cmp	x8, x9
  464158:	b.lt	464224 <readlinkat@plt+0x612f4>  // b.tstop
  46415c:	b	4641d0 <readlinkat@plt+0x612a0>
  464160:	ldr	x8, [sp, #10752]
  464164:	cmp	x8, #0x0
  464168:	cset	w9, ge  // ge = tcont
  46416c:	tbnz	w9, #0, 46418c <readlinkat@plt+0x6125c>
  464170:	ldr	x8, [sp, #9928]
  464174:	ldr	x9, [sp, #10752]
  464178:	ldr	x10, [sp, #9928]
  46417c:	add	x9, x9, x10
  464180:	cmp	x8, x9
  464184:	b.le	464224 <readlinkat@plt+0x612f4>
  464188:	b	4641d0 <readlinkat@plt+0x612a0>
  46418c:	ldr	x8, [sp, #9928]
  464190:	cmp	x8, #0x0
  464194:	cset	w9, ge  // ge = tcont
  464198:	tbnz	w9, #0, 4641b8 <readlinkat@plt+0x61288>
  46419c:	ldr	x8, [sp, #10752]
  4641a0:	ldr	x9, [sp, #10752]
  4641a4:	ldr	x10, [sp, #9928]
  4641a8:	add	x9, x9, x10
  4641ac:	cmp	x8, x9
  4641b0:	b.le	464224 <readlinkat@plt+0x612f4>
  4641b4:	b	4641d0 <readlinkat@plt+0x612a0>
  4641b8:	ldr	x8, [sp, #10752]
  4641bc:	ldr	x9, [sp, #9928]
  4641c0:	add	x8, x8, x9
  4641c4:	ldr	x9, [sp, #9928]
  4641c8:	cmp	x8, x9
  4641cc:	b.lt	464224 <readlinkat@plt+0x612f4>  // b.tstop
  4641d0:	ldr	x8, [sp, #10752]
  4641d4:	ldr	x9, [sp, #9928]
  4641d8:	add	x8, x8, x9
  4641dc:	mov	x9, xzr
  4641e0:	mul	x8, x9, x8
  4641e4:	subs	x8, x8, #0x1
  4641e8:	cmp	x8, #0x0
  4641ec:	cset	w10, ge  // ge = tcont
  4641f0:	tbnz	w10, #0, 46420c <readlinkat@plt+0x612dc>
  4641f4:	ldr	x8, [sp, #10752]
  4641f8:	ldr	x9, [sp, #9928]
  4641fc:	add	x8, x8, x9
  464200:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  464204:	cmp	x8, x9
  464208:	b.lt	464224 <readlinkat@plt+0x612f4>  // b.tstop
  46420c:	ldr	x8, [sp, #10752]
  464210:	ldr	x9, [sp, #9928]
  464214:	add	x8, x8, x9
  464218:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  46421c:	cmp	x9, x8
  464220:	b.ge	464240 <readlinkat@plt+0x61310>  // b.tcont
  464224:	ldr	x8, [sp, #10752]
  464228:	ldr	x9, [sp, #9928]
  46422c:	add	x8, x8, x9
  464230:	str	x8, [sp, #9920]
  464234:	ldr	w10, [sp, #9664]
  464238:	tbz	w10, #0, 46425c <readlinkat@plt+0x6132c>
  46423c:	b	46ca88 <readlinkat@plt+0x69b58>
  464240:	ldr	x8, [sp, #10752]
  464244:	ldr	x9, [sp, #9928]
  464248:	add	x8, x8, x9
  46424c:	str	x8, [sp, #9920]
  464250:	ldr	w10, [sp, #9668]
  464254:	tbz	w10, #0, 46425c <readlinkat@plt+0x6132c>
  464258:	b	46ca88 <readlinkat@plt+0x69b58>
  46425c:	ldr	w8, [sp, #9668]
  464260:	tbnz	w8, #0, 464268 <readlinkat@plt+0x61338>
  464264:	b	464aa4 <readlinkat@plt+0x61b74>
  464268:	ldr	w8, [sp, #9668]
  46426c:	tbnz	w8, #0, 464274 <readlinkat@plt+0x61344>
  464270:	b	4646fc <readlinkat@plt+0x617cc>
  464274:	ldr	x8, [sp, #10488]
  464278:	lsl	w8, w8, #24
  46427c:	asr	w8, w8, #24
  464280:	mov	w9, wzr
  464284:	add	w8, w8, #0x0
  464288:	mul	w8, w9, w8
  46428c:	subs	w8, w8, #0x1
  464290:	cmp	w8, #0x0
  464294:	cset	w8, ge  // ge = tcont
  464298:	tbnz	w8, #0, 4642d8 <readlinkat@plt+0x613a8>
  46429c:	ldr	x8, [sp, #10488]
  4642a0:	lsl	w8, w8, #24
  4642a4:	asr	w8, w8, #24
  4642a8:	mov	w9, wzr
  4642ac:	add	w8, w8, #0x0
  4642b0:	mul	w8, w9, w8
  4642b4:	add	w8, w8, #0x1
  4642b8:	lsl	w8, w8, #30
  4642bc:	subs	w8, w8, #0x1
  4642c0:	mov	w9, #0x2                   	// #2
  4642c4:	mul	w8, w8, w9
  4642c8:	add	w8, w8, #0x1
  4642cc:	mvn	w8, w8
  4642d0:	str	w8, [sp, #1332]
  4642d4:	b	4642f8 <readlinkat@plt+0x613c8>
  4642d8:	ldr	x8, [sp, #10488]
  4642dc:	lsl	w8, w8, #24
  4642e0:	asr	w8, w8, #24
  4642e4:	mov	w9, wzr
  4642e8:	add	w8, w8, #0x0
  4642ec:	mul	w8, w9, w8
  4642f0:	add	w8, w8, #0x0
  4642f4:	str	w8, [sp, #1332]
  4642f8:	ldr	w8, [sp, #1332]
  4642fc:	cbnz	w8, 464318 <readlinkat@plt+0x613e8>
  464300:	ldr	x8, [sp, #10488]
  464304:	lsl	w8, w8, #24
  464308:	asr	w8, w8, #24
  46430c:	cmp	w8, #0x0
  464310:	cset	w8, lt  // lt = tstop
  464314:	tbnz	w8, #0, 46469c <readlinkat@plt+0x6176c>
  464318:	ldr	w8, [sp, #9668]
  46431c:	tbnz	w8, #0, 464324 <readlinkat@plt+0x613f4>
  464320:	b	4644ac <readlinkat@plt+0x6157c>
  464324:	ldr	x8, [sp, #10488]
  464328:	lsl	w8, w8, #24
  46432c:	asr	w8, w8, #24
  464330:	cmp	w8, #0x0
  464334:	cset	w8, ge  // ge = tcont
  464338:	tbnz	w8, #0, 4643ec <readlinkat@plt+0x614bc>
  46433c:	ldr	x8, [sp, #10488]
  464340:	lsl	w8, w8, #24
  464344:	mov	x9, #0x18                  	// #24
  464348:	asr	w8, w8, w9
  46434c:	ldr	x10, [sp, #10488]
  464350:	lsl	w9, w10, #24
  464354:	asr	w9, w9, #24
  464358:	mov	w10, wzr
  46435c:	add	w9, w9, #0x0
  464360:	mul	w9, w10, w9
  464364:	subs	w9, w9, #0x1
  464368:	cmp	w9, #0x0
  46436c:	cset	w9, ge  // ge = tcont
  464370:	str	w8, [sp, #1328]
  464374:	tbnz	w9, #0, 4643b0 <readlinkat@plt+0x61480>
  464378:	ldr	x8, [sp, #10488]
  46437c:	lsl	w8, w8, #24
  464380:	asr	w8, w8, #24
  464384:	mov	w9, wzr
  464388:	add	w8, w8, #0x0
  46438c:	mul	w8, w9, w8
  464390:	add	w8, w8, #0x1
  464394:	lsl	w8, w8, #30
  464398:	subs	w8, w8, #0x1
  46439c:	mov	w9, #0x2                   	// #2
  4643a0:	mul	w8, w8, w9
  4643a4:	add	w8, w8, #0x1
  4643a8:	str	w8, [sp, #1324]
  4643ac:	b	4643d0 <readlinkat@plt+0x614a0>
  4643b0:	ldr	x8, [sp, #10488]
  4643b4:	lsl	w8, w8, #24
  4643b8:	asr	w8, w8, #24
  4643bc:	mov	w9, wzr
  4643c0:	add	w8, w8, #0x0
  4643c4:	mul	w8, w9, w8
  4643c8:	subs	w8, w8, #0x1
  4643cc:	str	w8, [sp, #1324]
  4643d0:	ldr	w8, [sp, #1324]
  4643d4:	mov	w9, #0x3c                  	// #60
  4643d8:	sdiv	w8, w8, w9
  4643dc:	ldr	w9, [sp, #1328]
  4643e0:	cmp	w9, w8
  4643e4:	b.lt	46469c <readlinkat@plt+0x6176c>  // b.tstop
  4643e8:	b	464630 <readlinkat@plt+0x61700>
  4643ec:	ldr	w8, [sp, #9668]
  4643f0:	tbnz	w8, #0, 4643f8 <readlinkat@plt+0x614c8>
  4643f4:	b	464404 <readlinkat@plt+0x614d4>
  4643f8:	ldr	w8, [sp, #9668]
  4643fc:	tbnz	w8, #0, 46469c <readlinkat@plt+0x6176c>
  464400:	b	464630 <readlinkat@plt+0x61700>
  464404:	ldr	x8, [sp, #10488]
  464408:	lsl	w8, w8, #24
  46440c:	asr	w8, w8, #24
  464410:	mov	w9, wzr
  464414:	add	w8, w8, #0x0
  464418:	mul	w8, w9, w8
  46441c:	subs	w8, w8, #0x1
  464420:	cmp	w8, #0x0
  464424:	cset	w8, ge  // ge = tcont
  464428:	tbnz	w8, #0, 464468 <readlinkat@plt+0x61538>
  46442c:	ldr	x8, [sp, #10488]
  464430:	lsl	w8, w8, #24
  464434:	asr	w8, w8, #24
  464438:	mov	w9, wzr
  46443c:	add	w8, w8, #0x0
  464440:	mul	w8, w9, w8
  464444:	add	w8, w8, #0x1
  464448:	lsl	w8, w8, #30
  46444c:	subs	w8, w8, #0x1
  464450:	mov	w9, #0x2                   	// #2
  464454:	mul	w8, w8, w9
  464458:	add	w8, w8, #0x1
  46445c:	mvn	w8, w8
  464460:	str	w8, [sp, #1320]
  464464:	b	464488 <readlinkat@plt+0x61558>
  464468:	ldr	x8, [sp, #10488]
  46446c:	lsl	w8, w8, #24
  464470:	asr	w8, w8, #24
  464474:	mov	w9, wzr
  464478:	add	w8, w8, #0x0
  46447c:	mul	w8, w9, w8
  464480:	add	w8, w8, #0x0
  464484:	str	w8, [sp, #1320]
  464488:	ldr	w8, [sp, #1320]
  46448c:	mov	w9, #0x3c                  	// #60
  464490:	sdiv	w8, w8, w9
  464494:	ldr	x10, [sp, #10488]
  464498:	lsl	w9, w10, #24
  46449c:	asr	w9, w9, #24
  4644a0:	cmp	w8, w9
  4644a4:	b.lt	46469c <readlinkat@plt+0x6176c>  // b.tstop
  4644a8:	b	464630 <readlinkat@plt+0x61700>
  4644ac:	ldr	w8, [sp, #9668]
  4644b0:	tbnz	w8, #0, 4644b8 <readlinkat@plt+0x61588>
  4644b4:	b	4644c4 <readlinkat@plt+0x61594>
  4644b8:	ldr	w8, [sp, #9668]
  4644bc:	tbnz	w8, #0, 46469c <readlinkat@plt+0x6176c>
  4644c0:	b	464630 <readlinkat@plt+0x61700>
  4644c4:	ldr	x8, [sp, #10488]
  4644c8:	lsl	w8, w8, #24
  4644cc:	asr	w8, w8, #24
  4644d0:	cmp	w8, #0x0
  4644d4:	cset	w8, ge  // ge = tcont
  4644d8:	tbnz	w8, #0, 464590 <readlinkat@plt+0x61660>
  4644dc:	ldr	x8, [sp, #10488]
  4644e0:	lsl	w8, w8, #24
  4644e4:	mov	x9, #0x18                  	// #24
  4644e8:	asr	w8, w8, w9
  4644ec:	ldr	x10, [sp, #10488]
  4644f0:	lsl	w9, w10, #24
  4644f4:	asr	w9, w9, #24
  4644f8:	mov	w10, wzr
  4644fc:	add	w9, w9, #0x0
  464500:	mul	w9, w10, w9
  464504:	subs	w9, w9, #0x1
  464508:	cmp	w9, #0x0
  46450c:	cset	w9, ge  // ge = tcont
  464510:	str	w8, [sp, #1316]
  464514:	tbnz	w9, #0, 464554 <readlinkat@plt+0x61624>
  464518:	ldr	x8, [sp, #10488]
  46451c:	lsl	w8, w8, #24
  464520:	asr	w8, w8, #24
  464524:	mov	w9, wzr
  464528:	add	w8, w8, #0x0
  46452c:	mul	w8, w9, w8
  464530:	add	w8, w8, #0x1
  464534:	lsl	w8, w8, #30
  464538:	subs	w8, w8, #0x1
  46453c:	mov	w9, #0x2                   	// #2
  464540:	mul	w8, w8, w9
  464544:	add	w8, w8, #0x1
  464548:	mvn	w8, w8
  46454c:	str	w8, [sp, #1312]
  464550:	b	464574 <readlinkat@plt+0x61644>
  464554:	ldr	x8, [sp, #10488]
  464558:	lsl	w8, w8, #24
  46455c:	asr	w8, w8, #24
  464560:	mov	w9, wzr
  464564:	add	w8, w8, #0x0
  464568:	mul	w8, w9, w8
  46456c:	add	w8, w8, #0x0
  464570:	str	w8, [sp, #1312]
  464574:	ldr	w8, [sp, #1312]
  464578:	mov	w9, #0x3c                  	// #60
  46457c:	sdiv	w8, w8, w9
  464580:	ldr	w9, [sp, #1316]
  464584:	cmp	w9, w8
  464588:	b.lt	46469c <readlinkat@plt+0x6176c>  // b.tstop
  46458c:	b	464630 <readlinkat@plt+0x61700>
  464590:	ldr	x8, [sp, #10488]
  464594:	lsl	w8, w8, #24
  464598:	asr	w8, w8, #24
  46459c:	mov	w9, wzr
  4645a0:	add	w8, w8, #0x0
  4645a4:	mul	w8, w9, w8
  4645a8:	subs	w8, w8, #0x1
  4645ac:	cmp	w8, #0x0
  4645b0:	cset	w8, ge  // ge = tcont
  4645b4:	tbnz	w8, #0, 4645f0 <readlinkat@plt+0x616c0>
  4645b8:	ldr	x8, [sp, #10488]
  4645bc:	lsl	w8, w8, #24
  4645c0:	asr	w8, w8, #24
  4645c4:	mov	w9, wzr
  4645c8:	add	w8, w8, #0x0
  4645cc:	mul	w8, w9, w8
  4645d0:	add	w8, w8, #0x1
  4645d4:	lsl	w8, w8, #30
  4645d8:	subs	w8, w8, #0x1
  4645dc:	mov	w9, #0x2                   	// #2
  4645e0:	mul	w8, w8, w9
  4645e4:	add	w8, w8, #0x1
  4645e8:	str	w8, [sp, #1308]
  4645ec:	b	464610 <readlinkat@plt+0x616e0>
  4645f0:	ldr	x8, [sp, #10488]
  4645f4:	lsl	w8, w8, #24
  4645f8:	asr	w8, w8, #24
  4645fc:	mov	w9, wzr
  464600:	add	w8, w8, #0x0
  464604:	mul	w8, w9, w8
  464608:	subs	w8, w8, #0x1
  46460c:	str	w8, [sp, #1308]
  464610:	ldr	w8, [sp, #1308]
  464614:	mov	w9, #0x3c                  	// #60
  464618:	sdiv	w8, w8, w9
  46461c:	ldr	x10, [sp, #10488]
  464620:	lsl	w9, w10, #24
  464624:	asr	w9, w9, #24
  464628:	cmp	w8, w9
  46462c:	b.lt	46469c <readlinkat@plt+0x6176c>  // b.tstop
  464630:	ldr	x8, [sp, #10488]
  464634:	lsl	w8, w8, #24
  464638:	asr	w8, w8, #24
  46463c:	mov	w9, #0x3c                  	// #60
  464640:	mul	w8, w8, w9
  464644:	mov	w9, wzr
  464648:	mul	w8, w9, w8
  46464c:	subs	w8, w8, #0x1
  464650:	cmp	w8, #0x0
  464654:	cset	w8, ge  // ge = tcont
  464658:	tbnz	w8, #0, 46467c <readlinkat@plt+0x6174c>
  46465c:	ldr	x8, [sp, #10488]
  464660:	lsl	w8, w8, #24
  464664:	asr	w8, w8, #24
  464668:	mov	w9, #0x3c                  	// #60
  46466c:	mul	w8, w8, w9
  464670:	mov	w9, #0xffffff80            	// #-128
  464674:	cmp	w8, w9
  464678:	b.lt	46469c <readlinkat@plt+0x6176c>  // b.tstop
  46467c:	ldr	x8, [sp, #10488]
  464680:	lsl	w8, w8, #24
  464684:	asr	w8, w8, #24
  464688:	mov	w9, #0x3c                  	// #60
  46468c:	mul	w8, w8, w9
  464690:	mov	w9, #0x7f                  	// #127
  464694:	cmp	w9, w8
  464698:	b.ge	4646cc <readlinkat@plt+0x6179c>  // b.tcont
  46469c:	ldr	x8, [sp, #10488]
  4646a0:	lsl	w8, w8, #24
  4646a4:	asr	w8, w8, #24
  4646a8:	mov	w9, #0x3c                  	// #60
  4646ac:	mul	w8, w8, w9
  4646b0:	mov	w0, w8
  4646b4:	lsl	x10, x0, #56
  4646b8:	asr	x10, x10, #56
  4646bc:	str	x10, [sp, #9912]
  4646c0:	ldr	w8, [sp, #9664]
  4646c4:	tbz	w8, #0, 4668a4 <readlinkat@plt+0x63974>
  4646c8:	b	46ca88 <readlinkat@plt+0x69b58>
  4646cc:	ldr	x8, [sp, #10488]
  4646d0:	lsl	w8, w8, #24
  4646d4:	asr	w8, w8, #24
  4646d8:	mov	w9, #0x3c                  	// #60
  4646dc:	mul	w8, w8, w9
  4646e0:	mov	w0, w8
  4646e4:	lsl	x10, x0, #56
  4646e8:	asr	x10, x10, #56
  4646ec:	str	x10, [sp, #9912]
  4646f0:	ldr	w8, [sp, #9668]
  4646f4:	tbz	w8, #0, 4668a4 <readlinkat@plt+0x63974>
  4646f8:	b	46ca88 <readlinkat@plt+0x69b58>
  4646fc:	ldr	x8, [sp, #10488]
  464700:	mov	x9, xzr
  464704:	add	x8, x8, #0x0
  464708:	mul	x8, x9, x8
  46470c:	subs	x8, x8, #0x1
  464710:	cmp	x8, #0x0
  464714:	cset	w10, ge  // ge = tcont
  464718:	tbnz	w10, #0, 464750 <readlinkat@plt+0x61820>
  46471c:	ldr	x8, [sp, #10488]
  464720:	mov	x9, xzr
  464724:	add	x8, x8, #0x0
  464728:	mul	x8, x9, x8
  46472c:	add	x8, x8, #0x1
  464730:	lsl	x8, x8, #62
  464734:	subs	x8, x8, #0x1
  464738:	mov	x9, #0x2                   	// #2
  46473c:	mul	x8, x8, x9
  464740:	add	x8, x8, #0x1
  464744:	mvn	x8, x8
  464748:	str	x8, [sp, #1296]
  46474c:	b	464768 <readlinkat@plt+0x61838>
  464750:	ldr	x8, [sp, #10488]
  464754:	mov	x9, xzr
  464758:	add	x8, x8, #0x0
  46475c:	mul	x8, x9, x8
  464760:	add	x8, x8, #0x0
  464764:	str	x8, [sp, #1296]
  464768:	ldr	x8, [sp, #1296]
  46476c:	cbnz	x8, 464780 <readlinkat@plt+0x61850>
  464770:	ldr	x8, [sp, #10488]
  464774:	cmp	x8, #0x0
  464778:	cset	w9, lt  // lt = tstop
  46477c:	tbnz	w9, #0, 464a54 <readlinkat@plt+0x61b24>
  464780:	ldr	w8, [sp, #9668]
  464784:	tbnz	w8, #0, 46478c <readlinkat@plt+0x6185c>
  464788:	b	4648c8 <readlinkat@plt+0x61998>
  46478c:	ldr	x8, [sp, #10488]
  464790:	cmp	x8, #0x0
  464794:	cset	w9, ge  // ge = tcont
  464798:	tbnz	w9, #0, 464828 <readlinkat@plt+0x618f8>
  46479c:	ldr	x8, [sp, #10488]
  4647a0:	ldr	x9, [sp, #10488]
  4647a4:	mov	x10, xzr
  4647a8:	add	x9, x9, #0x0
  4647ac:	mul	x9, x10, x9
  4647b0:	subs	x9, x9, #0x1
  4647b4:	cmp	x9, #0x0
  4647b8:	cset	w11, ge  // ge = tcont
  4647bc:	str	x8, [sp, #1288]
  4647c0:	tbnz	w11, #0, 4647f4 <readlinkat@plt+0x618c4>
  4647c4:	ldr	x8, [sp, #10488]
  4647c8:	mov	x9, xzr
  4647cc:	add	x8, x8, #0x0
  4647d0:	mul	x8, x9, x8
  4647d4:	add	x8, x8, #0x1
  4647d8:	lsl	x8, x8, #62
  4647dc:	subs	x8, x8, #0x1
  4647e0:	mov	x9, #0x2                   	// #2
  4647e4:	mul	x8, x8, x9
  4647e8:	add	x8, x8, #0x1
  4647ec:	str	x8, [sp, #1280]
  4647f0:	b	46480c <readlinkat@plt+0x618dc>
  4647f4:	ldr	x8, [sp, #10488]
  4647f8:	mov	x9, xzr
  4647fc:	add	x8, x8, #0x0
  464800:	mul	x8, x9, x8
  464804:	subs	x8, x8, #0x1
  464808:	str	x8, [sp, #1280]
  46480c:	ldr	x8, [sp, #1280]
  464810:	mov	x9, #0x3c                  	// #60
  464814:	sdiv	x8, x8, x9
  464818:	ldr	x9, [sp, #1288]
  46481c:	cmp	x9, x8
  464820:	b.lt	464a54 <readlinkat@plt+0x61b24>  // b.tstop
  464824:	b	464a00 <readlinkat@plt+0x61ad0>
  464828:	ldr	w8, [sp, #9668]
  46482c:	tbnz	w8, #0, 464834 <readlinkat@plt+0x61904>
  464830:	b	464840 <readlinkat@plt+0x61910>
  464834:	ldr	w8, [sp, #9668]
  464838:	tbnz	w8, #0, 464a54 <readlinkat@plt+0x61b24>
  46483c:	b	464a00 <readlinkat@plt+0x61ad0>
  464840:	ldr	x8, [sp, #10488]
  464844:	mov	x9, xzr
  464848:	add	x8, x8, #0x0
  46484c:	mul	x8, x9, x8
  464850:	subs	x8, x8, #0x1
  464854:	cmp	x8, #0x0
  464858:	cset	w10, ge  // ge = tcont
  46485c:	tbnz	w10, #0, 464894 <readlinkat@plt+0x61964>
  464860:	ldr	x8, [sp, #10488]
  464864:	mov	x9, xzr
  464868:	add	x8, x8, #0x0
  46486c:	mul	x8, x9, x8
  464870:	add	x8, x8, #0x1
  464874:	lsl	x8, x8, #62
  464878:	subs	x8, x8, #0x1
  46487c:	mov	x9, #0x2                   	// #2
  464880:	mul	x8, x8, x9
  464884:	add	x8, x8, #0x1
  464888:	mvn	x8, x8
  46488c:	str	x8, [sp, #1272]
  464890:	b	4648ac <readlinkat@plt+0x6197c>
  464894:	ldr	x8, [sp, #10488]
  464898:	mov	x9, xzr
  46489c:	add	x8, x8, #0x0
  4648a0:	mul	x8, x9, x8
  4648a4:	add	x8, x8, #0x0
  4648a8:	str	x8, [sp, #1272]
  4648ac:	ldr	x8, [sp, #1272]
  4648b0:	mov	x9, #0x3c                  	// #60
  4648b4:	sdiv	x8, x8, x9
  4648b8:	ldr	x9, [sp, #10488]
  4648bc:	cmp	x8, x9
  4648c0:	b.lt	464a54 <readlinkat@plt+0x61b24>  // b.tstop
  4648c4:	b	464a00 <readlinkat@plt+0x61ad0>
  4648c8:	ldr	w8, [sp, #9668]
  4648cc:	tbnz	w8, #0, 4648d4 <readlinkat@plt+0x619a4>
  4648d0:	b	4648e0 <readlinkat@plt+0x619b0>
  4648d4:	ldr	w8, [sp, #9668]
  4648d8:	tbnz	w8, #0, 464a54 <readlinkat@plt+0x61b24>
  4648dc:	b	464a00 <readlinkat@plt+0x61ad0>
  4648e0:	ldr	x8, [sp, #10488]
  4648e4:	cmp	x8, #0x0
  4648e8:	cset	w9, ge  // ge = tcont
  4648ec:	tbnz	w9, #0, 464980 <readlinkat@plt+0x61a50>
  4648f0:	ldr	x8, [sp, #10488]
  4648f4:	ldr	x9, [sp, #10488]
  4648f8:	mov	x10, xzr
  4648fc:	add	x9, x9, #0x0
  464900:	mul	x9, x10, x9
  464904:	subs	x9, x9, #0x1
  464908:	cmp	x9, #0x0
  46490c:	cset	w11, ge  // ge = tcont
  464910:	str	x8, [sp, #1264]
  464914:	tbnz	w11, #0, 46494c <readlinkat@plt+0x61a1c>
  464918:	ldr	x8, [sp, #10488]
  46491c:	mov	x9, xzr
  464920:	add	x8, x8, #0x0
  464924:	mul	x8, x9, x8
  464928:	add	x8, x8, #0x1
  46492c:	lsl	x8, x8, #62
  464930:	subs	x8, x8, #0x1
  464934:	mov	x9, #0x2                   	// #2
  464938:	mul	x8, x8, x9
  46493c:	add	x8, x8, #0x1
  464940:	mvn	x8, x8
  464944:	str	x8, [sp, #1256]
  464948:	b	464964 <readlinkat@plt+0x61a34>
  46494c:	ldr	x8, [sp, #10488]
  464950:	mov	x9, xzr
  464954:	add	x8, x8, #0x0
  464958:	mul	x8, x9, x8
  46495c:	add	x8, x8, #0x0
  464960:	str	x8, [sp, #1256]
  464964:	ldr	x8, [sp, #1256]
  464968:	mov	x9, #0x3c                  	// #60
  46496c:	sdiv	x8, x8, x9
  464970:	ldr	x9, [sp, #1264]
  464974:	cmp	x9, x8
  464978:	b.lt	464a54 <readlinkat@plt+0x61b24>  // b.tstop
  46497c:	b	464a00 <readlinkat@plt+0x61ad0>
  464980:	ldr	x8, [sp, #10488]
  464984:	mov	x9, xzr
  464988:	add	x8, x8, #0x0
  46498c:	mul	x8, x9, x8
  464990:	subs	x8, x8, #0x1
  464994:	cmp	x8, #0x0
  464998:	cset	w10, ge  // ge = tcont
  46499c:	tbnz	w10, #0, 4649d0 <readlinkat@plt+0x61aa0>
  4649a0:	ldr	x8, [sp, #10488]
  4649a4:	mov	x9, xzr
  4649a8:	add	x8, x8, #0x0
  4649ac:	mul	x8, x9, x8
  4649b0:	add	x8, x8, #0x1
  4649b4:	lsl	x8, x8, #62
  4649b8:	subs	x8, x8, #0x1
  4649bc:	mov	x9, #0x2                   	// #2
  4649c0:	mul	x8, x8, x9
  4649c4:	add	x8, x8, #0x1
  4649c8:	str	x8, [sp, #1248]
  4649cc:	b	4649e8 <readlinkat@plt+0x61ab8>
  4649d0:	ldr	x8, [sp, #10488]
  4649d4:	mov	x9, xzr
  4649d8:	add	x8, x8, #0x0
  4649dc:	mul	x8, x9, x8
  4649e0:	subs	x8, x8, #0x1
  4649e4:	str	x8, [sp, #1248]
  4649e8:	ldr	x8, [sp, #1248]
  4649ec:	mov	x9, #0x3c                  	// #60
  4649f0:	sdiv	x8, x8, x9
  4649f4:	ldr	x9, [sp, #10488]
  4649f8:	cmp	x8, x9
  4649fc:	b.lt	464a54 <readlinkat@plt+0x61b24>  // b.tstop
  464a00:	ldr	x8, [sp, #10488]
  464a04:	mov	x9, #0x3c                  	// #60
  464a08:	mul	x8, x8, x9
  464a0c:	mov	x9, xzr
  464a10:	mul	x8, x9, x8
  464a14:	subs	x8, x8, #0x1
  464a18:	cmp	x8, #0x0
  464a1c:	cset	w10, ge  // ge = tcont
  464a20:	tbnz	w10, #0, 464a3c <readlinkat@plt+0x61b0c>
  464a24:	ldr	x8, [sp, #10488]
  464a28:	mov	x9, #0x3c                  	// #60
  464a2c:	mul	x8, x8, x9
  464a30:	mov	x9, #0xffffffffffffff80    	// #-128
  464a34:	cmp	x8, x9
  464a38:	b.lt	464a54 <readlinkat@plt+0x61b24>  // b.tstop
  464a3c:	ldr	x8, [sp, #10488]
  464a40:	mov	x9, #0x3c                  	// #60
  464a44:	mul	x8, x8, x9
  464a48:	mov	x9, #0x7f                  	// #127
  464a4c:	cmp	x9, x8
  464a50:	b.ge	464a7c <readlinkat@plt+0x61b4c>  // b.tcont
  464a54:	ldr	x8, [sp, #10488]
  464a58:	mov	w9, #0x3c                  	// #60
  464a5c:	mul	w8, w8, w9
  464a60:	mov	w0, w8
  464a64:	lsl	x10, x0, #56
  464a68:	asr	x10, x10, #56
  464a6c:	str	x10, [sp, #9912]
  464a70:	ldr	w8, [sp, #9664]
  464a74:	tbz	w8, #0, 4668a4 <readlinkat@plt+0x63974>
  464a78:	b	46ca88 <readlinkat@plt+0x69b58>
  464a7c:	ldr	x8, [sp, #10488]
  464a80:	mov	w9, #0x3c                  	// #60
  464a84:	mul	w8, w8, w9
  464a88:	mov	w0, w8
  464a8c:	lsl	x10, x0, #56
  464a90:	asr	x10, x10, #56
  464a94:	str	x10, [sp, #9912]
  464a98:	ldr	w8, [sp, #9668]
  464a9c:	tbnz	w8, #0, 46ca88 <readlinkat@plt+0x69b58>
  464aa0:	b	4668a4 <readlinkat@plt+0x63974>
  464aa4:	ldr	w8, [sp, #9668]
  464aa8:	tbnz	w8, #0, 464ab0 <readlinkat@plt+0x61b80>
  464aac:	b	4652ec <readlinkat@plt+0x623bc>
  464ab0:	ldr	w8, [sp, #9668]
  464ab4:	tbnz	w8, #0, 464abc <readlinkat@plt+0x61b8c>
  464ab8:	b	464f44 <readlinkat@plt+0x62014>
  464abc:	ldr	x8, [sp, #10488]
  464ac0:	lsl	w8, w8, #16
  464ac4:	asr	w8, w8, #16
  464ac8:	mov	w9, wzr
  464acc:	add	w8, w8, #0x0
  464ad0:	mul	w8, w9, w8
  464ad4:	subs	w8, w8, #0x1
  464ad8:	cmp	w8, #0x0
  464adc:	cset	w8, ge  // ge = tcont
  464ae0:	tbnz	w8, #0, 464b20 <readlinkat@plt+0x61bf0>
  464ae4:	ldr	x8, [sp, #10488]
  464ae8:	lsl	w8, w8, #16
  464aec:	asr	w8, w8, #16
  464af0:	mov	w9, wzr
  464af4:	add	w8, w8, #0x0
  464af8:	mul	w8, w9, w8
  464afc:	add	w8, w8, #0x1
  464b00:	lsl	w8, w8, #30
  464b04:	subs	w8, w8, #0x1
  464b08:	mov	w9, #0x2                   	// #2
  464b0c:	mul	w8, w8, w9
  464b10:	add	w8, w8, #0x1
  464b14:	mvn	w8, w8
  464b18:	str	w8, [sp, #1244]
  464b1c:	b	464b40 <readlinkat@plt+0x61c10>
  464b20:	ldr	x8, [sp, #10488]
  464b24:	lsl	w8, w8, #16
  464b28:	asr	w8, w8, #16
  464b2c:	mov	w9, wzr
  464b30:	add	w8, w8, #0x0
  464b34:	mul	w8, w9, w8
  464b38:	add	w8, w8, #0x0
  464b3c:	str	w8, [sp, #1244]
  464b40:	ldr	w8, [sp, #1244]
  464b44:	cbnz	w8, 464b60 <readlinkat@plt+0x61c30>
  464b48:	ldr	x8, [sp, #10488]
  464b4c:	lsl	w8, w8, #16
  464b50:	asr	w8, w8, #16
  464b54:	cmp	w8, #0x0
  464b58:	cset	w8, lt  // lt = tstop
  464b5c:	tbnz	w8, #0, 464ee4 <readlinkat@plt+0x61fb4>
  464b60:	ldr	w8, [sp, #9668]
  464b64:	tbnz	w8, #0, 464b6c <readlinkat@plt+0x61c3c>
  464b68:	b	464cf4 <readlinkat@plt+0x61dc4>
  464b6c:	ldr	x8, [sp, #10488]
  464b70:	lsl	w8, w8, #16
  464b74:	asr	w8, w8, #16
  464b78:	cmp	w8, #0x0
  464b7c:	cset	w8, ge  // ge = tcont
  464b80:	tbnz	w8, #0, 464c34 <readlinkat@plt+0x61d04>
  464b84:	ldr	x8, [sp, #10488]
  464b88:	lsl	w8, w8, #16
  464b8c:	mov	x9, #0x10                  	// #16
  464b90:	asr	w8, w8, w9
  464b94:	ldr	x10, [sp, #10488]
  464b98:	lsl	w9, w10, #16
  464b9c:	asr	w9, w9, #16
  464ba0:	mov	w10, wzr
  464ba4:	add	w9, w9, #0x0
  464ba8:	mul	w9, w10, w9
  464bac:	subs	w9, w9, #0x1
  464bb0:	cmp	w9, #0x0
  464bb4:	cset	w9, ge  // ge = tcont
  464bb8:	str	w8, [sp, #1240]
  464bbc:	tbnz	w9, #0, 464bf8 <readlinkat@plt+0x61cc8>
  464bc0:	ldr	x8, [sp, #10488]
  464bc4:	lsl	w8, w8, #16
  464bc8:	asr	w8, w8, #16
  464bcc:	mov	w9, wzr
  464bd0:	add	w8, w8, #0x0
  464bd4:	mul	w8, w9, w8
  464bd8:	add	w8, w8, #0x1
  464bdc:	lsl	w8, w8, #30
  464be0:	subs	w8, w8, #0x1
  464be4:	mov	w9, #0x2                   	// #2
  464be8:	mul	w8, w8, w9
  464bec:	add	w8, w8, #0x1
  464bf0:	str	w8, [sp, #1236]
  464bf4:	b	464c18 <readlinkat@plt+0x61ce8>
  464bf8:	ldr	x8, [sp, #10488]
  464bfc:	lsl	w8, w8, #16
  464c00:	asr	w8, w8, #16
  464c04:	mov	w9, wzr
  464c08:	add	w8, w8, #0x0
  464c0c:	mul	w8, w9, w8
  464c10:	subs	w8, w8, #0x1
  464c14:	str	w8, [sp, #1236]
  464c18:	ldr	w8, [sp, #1236]
  464c1c:	mov	w9, #0x3c                  	// #60
  464c20:	sdiv	w8, w8, w9
  464c24:	ldr	w9, [sp, #1240]
  464c28:	cmp	w9, w8
  464c2c:	b.lt	464ee4 <readlinkat@plt+0x61fb4>  // b.tstop
  464c30:	b	464e78 <readlinkat@plt+0x61f48>
  464c34:	ldr	w8, [sp, #9668]
  464c38:	tbnz	w8, #0, 464c40 <readlinkat@plt+0x61d10>
  464c3c:	b	464c4c <readlinkat@plt+0x61d1c>
  464c40:	ldr	w8, [sp, #9668]
  464c44:	tbnz	w8, #0, 464ee4 <readlinkat@plt+0x61fb4>
  464c48:	b	464e78 <readlinkat@plt+0x61f48>
  464c4c:	ldr	x8, [sp, #10488]
  464c50:	lsl	w8, w8, #16
  464c54:	asr	w8, w8, #16
  464c58:	mov	w9, wzr
  464c5c:	add	w8, w8, #0x0
  464c60:	mul	w8, w9, w8
  464c64:	subs	w8, w8, #0x1
  464c68:	cmp	w8, #0x0
  464c6c:	cset	w8, ge  // ge = tcont
  464c70:	tbnz	w8, #0, 464cb0 <readlinkat@plt+0x61d80>
  464c74:	ldr	x8, [sp, #10488]
  464c78:	lsl	w8, w8, #16
  464c7c:	asr	w8, w8, #16
  464c80:	mov	w9, wzr
  464c84:	add	w8, w8, #0x0
  464c88:	mul	w8, w9, w8
  464c8c:	add	w8, w8, #0x1
  464c90:	lsl	w8, w8, #30
  464c94:	subs	w8, w8, #0x1
  464c98:	mov	w9, #0x2                   	// #2
  464c9c:	mul	w8, w8, w9
  464ca0:	add	w8, w8, #0x1
  464ca4:	mvn	w8, w8
  464ca8:	str	w8, [sp, #1232]
  464cac:	b	464cd0 <readlinkat@plt+0x61da0>
  464cb0:	ldr	x8, [sp, #10488]
  464cb4:	lsl	w8, w8, #16
  464cb8:	asr	w8, w8, #16
  464cbc:	mov	w9, wzr
  464cc0:	add	w8, w8, #0x0
  464cc4:	mul	w8, w9, w8
  464cc8:	add	w8, w8, #0x0
  464ccc:	str	w8, [sp, #1232]
  464cd0:	ldr	w8, [sp, #1232]
  464cd4:	mov	w9, #0x3c                  	// #60
  464cd8:	sdiv	w8, w8, w9
  464cdc:	ldr	x10, [sp, #10488]
  464ce0:	lsl	w9, w10, #16
  464ce4:	asr	w9, w9, #16
  464ce8:	cmp	w8, w9
  464cec:	b.lt	464ee4 <readlinkat@plt+0x61fb4>  // b.tstop
  464cf0:	b	464e78 <readlinkat@plt+0x61f48>
  464cf4:	ldr	w8, [sp, #9668]
  464cf8:	tbnz	w8, #0, 464d00 <readlinkat@plt+0x61dd0>
  464cfc:	b	464d0c <readlinkat@plt+0x61ddc>
  464d00:	ldr	w8, [sp, #9668]
  464d04:	tbnz	w8, #0, 464ee4 <readlinkat@plt+0x61fb4>
  464d08:	b	464e78 <readlinkat@plt+0x61f48>
  464d0c:	ldr	x8, [sp, #10488]
  464d10:	lsl	w8, w8, #16
  464d14:	asr	w8, w8, #16
  464d18:	cmp	w8, #0x0
  464d1c:	cset	w8, ge  // ge = tcont
  464d20:	tbnz	w8, #0, 464dd8 <readlinkat@plt+0x61ea8>
  464d24:	ldr	x8, [sp, #10488]
  464d28:	lsl	w8, w8, #16
  464d2c:	mov	x9, #0x10                  	// #16
  464d30:	asr	w8, w8, w9
  464d34:	ldr	x10, [sp, #10488]
  464d38:	lsl	w9, w10, #16
  464d3c:	asr	w9, w9, #16
  464d40:	mov	w10, wzr
  464d44:	add	w9, w9, #0x0
  464d48:	mul	w9, w10, w9
  464d4c:	subs	w9, w9, #0x1
  464d50:	cmp	w9, #0x0
  464d54:	cset	w9, ge  // ge = tcont
  464d58:	str	w8, [sp, #1228]
  464d5c:	tbnz	w9, #0, 464d9c <readlinkat@plt+0x61e6c>
  464d60:	ldr	x8, [sp, #10488]
  464d64:	lsl	w8, w8, #16
  464d68:	asr	w8, w8, #16
  464d6c:	mov	w9, wzr
  464d70:	add	w8, w8, #0x0
  464d74:	mul	w8, w9, w8
  464d78:	add	w8, w8, #0x1
  464d7c:	lsl	w8, w8, #30
  464d80:	subs	w8, w8, #0x1
  464d84:	mov	w9, #0x2                   	// #2
  464d88:	mul	w8, w8, w9
  464d8c:	add	w8, w8, #0x1
  464d90:	mvn	w8, w8
  464d94:	str	w8, [sp, #1224]
  464d98:	b	464dbc <readlinkat@plt+0x61e8c>
  464d9c:	ldr	x8, [sp, #10488]
  464da0:	lsl	w8, w8, #16
  464da4:	asr	w8, w8, #16
  464da8:	mov	w9, wzr
  464dac:	add	w8, w8, #0x0
  464db0:	mul	w8, w9, w8
  464db4:	add	w8, w8, #0x0
  464db8:	str	w8, [sp, #1224]
  464dbc:	ldr	w8, [sp, #1224]
  464dc0:	mov	w9, #0x3c                  	// #60
  464dc4:	sdiv	w8, w8, w9
  464dc8:	ldr	w9, [sp, #1228]
  464dcc:	cmp	w9, w8
  464dd0:	b.lt	464ee4 <readlinkat@plt+0x61fb4>  // b.tstop
  464dd4:	b	464e78 <readlinkat@plt+0x61f48>
  464dd8:	ldr	x8, [sp, #10488]
  464ddc:	lsl	w8, w8, #16
  464de0:	asr	w8, w8, #16
  464de4:	mov	w9, wzr
  464de8:	add	w8, w8, #0x0
  464dec:	mul	w8, w9, w8
  464df0:	subs	w8, w8, #0x1
  464df4:	cmp	w8, #0x0
  464df8:	cset	w8, ge  // ge = tcont
  464dfc:	tbnz	w8, #0, 464e38 <readlinkat@plt+0x61f08>
  464e00:	ldr	x8, [sp, #10488]
  464e04:	lsl	w8, w8, #16
  464e08:	asr	w8, w8, #16
  464e0c:	mov	w9, wzr
  464e10:	add	w8, w8, #0x0
  464e14:	mul	w8, w9, w8
  464e18:	add	w8, w8, #0x1
  464e1c:	lsl	w8, w8, #30
  464e20:	subs	w8, w8, #0x1
  464e24:	mov	w9, #0x2                   	// #2
  464e28:	mul	w8, w8, w9
  464e2c:	add	w8, w8, #0x1
  464e30:	str	w8, [sp, #1220]
  464e34:	b	464e58 <readlinkat@plt+0x61f28>
  464e38:	ldr	x8, [sp, #10488]
  464e3c:	lsl	w8, w8, #16
  464e40:	asr	w8, w8, #16
  464e44:	mov	w9, wzr
  464e48:	add	w8, w8, #0x0
  464e4c:	mul	w8, w9, w8
  464e50:	subs	w8, w8, #0x1
  464e54:	str	w8, [sp, #1220]
  464e58:	ldr	w8, [sp, #1220]
  464e5c:	mov	w9, #0x3c                  	// #60
  464e60:	sdiv	w8, w8, w9
  464e64:	ldr	x10, [sp, #10488]
  464e68:	lsl	w9, w10, #16
  464e6c:	asr	w9, w9, #16
  464e70:	cmp	w8, w9
  464e74:	b.lt	464ee4 <readlinkat@plt+0x61fb4>  // b.tstop
  464e78:	ldr	x8, [sp, #10488]
  464e7c:	lsl	w8, w8, #16
  464e80:	asr	w8, w8, #16
  464e84:	mov	w9, #0x3c                  	// #60
  464e88:	mul	w8, w8, w9
  464e8c:	mov	w9, wzr
  464e90:	mul	w8, w9, w8
  464e94:	subs	w8, w8, #0x1
  464e98:	cmp	w8, #0x0
  464e9c:	cset	w8, ge  // ge = tcont
  464ea0:	tbnz	w8, #0, 464ec4 <readlinkat@plt+0x61f94>
  464ea4:	ldr	x8, [sp, #10488]
  464ea8:	lsl	w8, w8, #16
  464eac:	asr	w8, w8, #16
  464eb0:	mov	w9, #0x3c                  	// #60
  464eb4:	mul	w8, w8, w9
  464eb8:	mov	w9, #0xffff8000            	// #-32768
  464ebc:	cmp	w8, w9
  464ec0:	b.lt	464ee4 <readlinkat@plt+0x61fb4>  // b.tstop
  464ec4:	ldr	x8, [sp, #10488]
  464ec8:	lsl	w8, w8, #16
  464ecc:	asr	w8, w8, #16
  464ed0:	mov	w9, #0x3c                  	// #60
  464ed4:	mul	w8, w8, w9
  464ed8:	mov	w9, #0x7fff                	// #32767
  464edc:	cmp	w9, w8
  464ee0:	b.ge	464f14 <readlinkat@plt+0x61fe4>  // b.tcont
  464ee4:	ldr	x8, [sp, #10488]
  464ee8:	lsl	w8, w8, #16
  464eec:	asr	w8, w8, #16
  464ef0:	mov	w9, #0x3c                  	// #60
  464ef4:	mul	w8, w8, w9
  464ef8:	mov	w0, w8
  464efc:	lsl	x10, x0, #48
  464f00:	asr	x10, x10, #48
  464f04:	str	x10, [sp, #9912]
  464f08:	ldr	w8, [sp, #9664]
  464f0c:	tbnz	w8, #0, 46ca88 <readlinkat@plt+0x69b58>
  464f10:	b	4668a4 <readlinkat@plt+0x63974>
  464f14:	ldr	x8, [sp, #10488]
  464f18:	lsl	w8, w8, #16
  464f1c:	asr	w8, w8, #16
  464f20:	mov	w9, #0x3c                  	// #60
  464f24:	mul	w8, w8, w9
  464f28:	mov	w0, w8
  464f2c:	lsl	x10, x0, #48
  464f30:	asr	x10, x10, #48
  464f34:	str	x10, [sp, #9912]
  464f38:	ldr	w8, [sp, #9668]
  464f3c:	tbnz	w8, #0, 46ca88 <readlinkat@plt+0x69b58>
  464f40:	b	4668a4 <readlinkat@plt+0x63974>
  464f44:	ldr	x8, [sp, #10488]
  464f48:	mov	x9, xzr
  464f4c:	add	x8, x8, #0x0
  464f50:	mul	x8, x9, x8
  464f54:	subs	x8, x8, #0x1
  464f58:	cmp	x8, #0x0
  464f5c:	cset	w10, ge  // ge = tcont
  464f60:	tbnz	w10, #0, 464f98 <readlinkat@plt+0x62068>
  464f64:	ldr	x8, [sp, #10488]
  464f68:	mov	x9, xzr
  464f6c:	add	x8, x8, #0x0
  464f70:	mul	x8, x9, x8
  464f74:	add	x8, x8, #0x1
  464f78:	lsl	x8, x8, #62
  464f7c:	subs	x8, x8, #0x1
  464f80:	mov	x9, #0x2                   	// #2
  464f84:	mul	x8, x8, x9
  464f88:	add	x8, x8, #0x1
  464f8c:	mvn	x8, x8
  464f90:	str	x8, [sp, #1208]
  464f94:	b	464fb0 <readlinkat@plt+0x62080>
  464f98:	ldr	x8, [sp, #10488]
  464f9c:	mov	x9, xzr
  464fa0:	add	x8, x8, #0x0
  464fa4:	mul	x8, x9, x8
  464fa8:	add	x8, x8, #0x0
  464fac:	str	x8, [sp, #1208]
  464fb0:	ldr	x8, [sp, #1208]
  464fb4:	cbnz	x8, 464fc8 <readlinkat@plt+0x62098>
  464fb8:	ldr	x8, [sp, #10488]
  464fbc:	cmp	x8, #0x0
  464fc0:	cset	w9, lt  // lt = tstop
  464fc4:	tbnz	w9, #0, 46529c <readlinkat@plt+0x6236c>
  464fc8:	ldr	w8, [sp, #9668]
  464fcc:	tbnz	w8, #0, 464fd4 <readlinkat@plt+0x620a4>
  464fd0:	b	465110 <readlinkat@plt+0x621e0>
  464fd4:	ldr	x8, [sp, #10488]
  464fd8:	cmp	x8, #0x0
  464fdc:	cset	w9, ge  // ge = tcont
  464fe0:	tbnz	w9, #0, 465070 <readlinkat@plt+0x62140>
  464fe4:	ldr	x8, [sp, #10488]
  464fe8:	ldr	x9, [sp, #10488]
  464fec:	mov	x10, xzr
  464ff0:	add	x9, x9, #0x0
  464ff4:	mul	x9, x10, x9
  464ff8:	subs	x9, x9, #0x1
  464ffc:	cmp	x9, #0x0
  465000:	cset	w11, ge  // ge = tcont
  465004:	str	x8, [sp, #1200]
  465008:	tbnz	w11, #0, 46503c <readlinkat@plt+0x6210c>
  46500c:	ldr	x8, [sp, #10488]
  465010:	mov	x9, xzr
  465014:	add	x8, x8, #0x0
  465018:	mul	x8, x9, x8
  46501c:	add	x8, x8, #0x1
  465020:	lsl	x8, x8, #62
  465024:	subs	x8, x8, #0x1
  465028:	mov	x9, #0x2                   	// #2
  46502c:	mul	x8, x8, x9
  465030:	add	x8, x8, #0x1
  465034:	str	x8, [sp, #1192]
  465038:	b	465054 <readlinkat@plt+0x62124>
  46503c:	ldr	x8, [sp, #10488]
  465040:	mov	x9, xzr
  465044:	add	x8, x8, #0x0
  465048:	mul	x8, x9, x8
  46504c:	subs	x8, x8, #0x1
  465050:	str	x8, [sp, #1192]
  465054:	ldr	x8, [sp, #1192]
  465058:	mov	x9, #0x3c                  	// #60
  46505c:	sdiv	x8, x8, x9
  465060:	ldr	x9, [sp, #1200]
  465064:	cmp	x9, x8
  465068:	b.lt	46529c <readlinkat@plt+0x6236c>  // b.tstop
  46506c:	b	465248 <readlinkat@plt+0x62318>
  465070:	ldr	w8, [sp, #9668]
  465074:	tbnz	w8, #0, 46507c <readlinkat@plt+0x6214c>
  465078:	b	465088 <readlinkat@plt+0x62158>
  46507c:	ldr	w8, [sp, #9668]
  465080:	tbnz	w8, #0, 46529c <readlinkat@plt+0x6236c>
  465084:	b	465248 <readlinkat@plt+0x62318>
  465088:	ldr	x8, [sp, #10488]
  46508c:	mov	x9, xzr
  465090:	add	x8, x8, #0x0
  465094:	mul	x8, x9, x8
  465098:	subs	x8, x8, #0x1
  46509c:	cmp	x8, #0x0
  4650a0:	cset	w10, ge  // ge = tcont
  4650a4:	tbnz	w10, #0, 4650dc <readlinkat@plt+0x621ac>
  4650a8:	ldr	x8, [sp, #10488]
  4650ac:	mov	x9, xzr
  4650b0:	add	x8, x8, #0x0
  4650b4:	mul	x8, x9, x8
  4650b8:	add	x8, x8, #0x1
  4650bc:	lsl	x8, x8, #62
  4650c0:	subs	x8, x8, #0x1
  4650c4:	mov	x9, #0x2                   	// #2
  4650c8:	mul	x8, x8, x9
  4650cc:	add	x8, x8, #0x1
  4650d0:	mvn	x8, x8
  4650d4:	str	x8, [sp, #1184]
  4650d8:	b	4650f4 <readlinkat@plt+0x621c4>
  4650dc:	ldr	x8, [sp, #10488]
  4650e0:	mov	x9, xzr
  4650e4:	add	x8, x8, #0x0
  4650e8:	mul	x8, x9, x8
  4650ec:	add	x8, x8, #0x0
  4650f0:	str	x8, [sp, #1184]
  4650f4:	ldr	x8, [sp, #1184]
  4650f8:	mov	x9, #0x3c                  	// #60
  4650fc:	sdiv	x8, x8, x9
  465100:	ldr	x9, [sp, #10488]
  465104:	cmp	x8, x9
  465108:	b.lt	46529c <readlinkat@plt+0x6236c>  // b.tstop
  46510c:	b	465248 <readlinkat@plt+0x62318>
  465110:	ldr	w8, [sp, #9668]
  465114:	tbnz	w8, #0, 46511c <readlinkat@plt+0x621ec>
  465118:	b	465128 <readlinkat@plt+0x621f8>
  46511c:	ldr	w8, [sp, #9668]
  465120:	tbnz	w8, #0, 46529c <readlinkat@plt+0x6236c>
  465124:	b	465248 <readlinkat@plt+0x62318>
  465128:	ldr	x8, [sp, #10488]
  46512c:	cmp	x8, #0x0
  465130:	cset	w9, ge  // ge = tcont
  465134:	tbnz	w9, #0, 4651c8 <readlinkat@plt+0x62298>
  465138:	ldr	x8, [sp, #10488]
  46513c:	ldr	x9, [sp, #10488]
  465140:	mov	x10, xzr
  465144:	add	x9, x9, #0x0
  465148:	mul	x9, x10, x9
  46514c:	subs	x9, x9, #0x1
  465150:	cmp	x9, #0x0
  465154:	cset	w11, ge  // ge = tcont
  465158:	str	x8, [sp, #1176]
  46515c:	tbnz	w11, #0, 465194 <readlinkat@plt+0x62264>
  465160:	ldr	x8, [sp, #10488]
  465164:	mov	x9, xzr
  465168:	add	x8, x8, #0x0
  46516c:	mul	x8, x9, x8
  465170:	add	x8, x8, #0x1
  465174:	lsl	x8, x8, #62
  465178:	subs	x8, x8, #0x1
  46517c:	mov	x9, #0x2                   	// #2
  465180:	mul	x8, x8, x9
  465184:	add	x8, x8, #0x1
  465188:	mvn	x8, x8
  46518c:	str	x8, [sp, #1168]
  465190:	b	4651ac <readlinkat@plt+0x6227c>
  465194:	ldr	x8, [sp, #10488]
  465198:	mov	x9, xzr
  46519c:	add	x8, x8, #0x0
  4651a0:	mul	x8, x9, x8
  4651a4:	add	x8, x8, #0x0
  4651a8:	str	x8, [sp, #1168]
  4651ac:	ldr	x8, [sp, #1168]
  4651b0:	mov	x9, #0x3c                  	// #60
  4651b4:	sdiv	x8, x8, x9
  4651b8:	ldr	x9, [sp, #1176]
  4651bc:	cmp	x9, x8
  4651c0:	b.lt	46529c <readlinkat@plt+0x6236c>  // b.tstop
  4651c4:	b	465248 <readlinkat@plt+0x62318>
  4651c8:	ldr	x8, [sp, #10488]
  4651cc:	mov	x9, xzr
  4651d0:	add	x8, x8, #0x0
  4651d4:	mul	x8, x9, x8
  4651d8:	subs	x8, x8, #0x1
  4651dc:	cmp	x8, #0x0
  4651e0:	cset	w10, ge  // ge = tcont
  4651e4:	tbnz	w10, #0, 465218 <readlinkat@plt+0x622e8>
  4651e8:	ldr	x8, [sp, #10488]
  4651ec:	mov	x9, xzr
  4651f0:	add	x8, x8, #0x0
  4651f4:	mul	x8, x9, x8
  4651f8:	add	x8, x8, #0x1
  4651fc:	lsl	x8, x8, #62
  465200:	subs	x8, x8, #0x1
  465204:	mov	x9, #0x2                   	// #2
  465208:	mul	x8, x8, x9
  46520c:	add	x8, x8, #0x1
  465210:	str	x8, [sp, #1160]
  465214:	b	465230 <readlinkat@plt+0x62300>
  465218:	ldr	x8, [sp, #10488]
  46521c:	mov	x9, xzr
  465220:	add	x8, x8, #0x0
  465224:	mul	x8, x9, x8
  465228:	subs	x8, x8, #0x1
  46522c:	str	x8, [sp, #1160]
  465230:	ldr	x8, [sp, #1160]
  465234:	mov	x9, #0x3c                  	// #60
  465238:	sdiv	x8, x8, x9
  46523c:	ldr	x9, [sp, #10488]
  465240:	cmp	x8, x9
  465244:	b.lt	46529c <readlinkat@plt+0x6236c>  // b.tstop
  465248:	ldr	x8, [sp, #10488]
  46524c:	mov	x9, #0x3c                  	// #60
  465250:	mul	x8, x8, x9
  465254:	mov	x9, xzr
  465258:	mul	x8, x9, x8
  46525c:	subs	x8, x8, #0x1
  465260:	cmp	x8, #0x0
  465264:	cset	w10, ge  // ge = tcont
  465268:	tbnz	w10, #0, 465284 <readlinkat@plt+0x62354>
  46526c:	ldr	x8, [sp, #10488]
  465270:	mov	x9, #0x3c                  	// #60
  465274:	mul	x8, x8, x9
  465278:	mov	x9, #0xffffffffffff8000    	// #-32768
  46527c:	cmp	x8, x9
  465280:	b.lt	46529c <readlinkat@plt+0x6236c>  // b.tstop
  465284:	ldr	x8, [sp, #10488]
  465288:	mov	x9, #0x3c                  	// #60
  46528c:	mul	x8, x8, x9
  465290:	mov	x9, #0x7fff                	// #32767
  465294:	cmp	x9, x8
  465298:	b.ge	4652c4 <readlinkat@plt+0x62394>  // b.tcont
  46529c:	ldr	x8, [sp, #10488]
  4652a0:	mov	w9, #0x3c                  	// #60
  4652a4:	mul	w8, w8, w9
  4652a8:	mov	w0, w8
  4652ac:	lsl	x10, x0, #48
  4652b0:	asr	x10, x10, #48
  4652b4:	str	x10, [sp, #9912]
  4652b8:	ldr	w8, [sp, #9664]
  4652bc:	tbnz	w8, #0, 46ca88 <readlinkat@plt+0x69b58>
  4652c0:	b	4668a4 <readlinkat@plt+0x63974>
  4652c4:	ldr	x8, [sp, #10488]
  4652c8:	mov	w9, #0x3c                  	// #60
  4652cc:	mul	w8, w8, w9
  4652d0:	mov	w0, w8
  4652d4:	lsl	x10, x0, #48
  4652d8:	asr	x10, x10, #48
  4652dc:	str	x10, [sp, #9912]
  4652e0:	ldr	w8, [sp, #9668]
  4652e4:	tbnz	w8, #0, 46ca88 <readlinkat@plt+0x69b58>
  4652e8:	b	4668a4 <readlinkat@plt+0x63974>
  4652ec:	ldr	w8, [sp, #9668]
  4652f0:	tbnz	w8, #0, 4652f8 <readlinkat@plt+0x623c8>
  4652f4:	b	465a44 <readlinkat@plt+0x62b14>
  4652f8:	ldr	w8, [sp, #9668]
  4652fc:	tbnz	w8, #0, 465304 <readlinkat@plt+0x623d4>
  465300:	b	4656a4 <readlinkat@plt+0x62774>
  465304:	ldr	x8, [sp, #10488]
  465308:	mov	w9, wzr
  46530c:	add	w8, w8, #0x0
  465310:	mul	w8, w9, w8
  465314:	subs	w8, w8, #0x1
  465318:	cmp	w8, #0x0
  46531c:	cset	w8, ge  // ge = tcont
  465320:	tbnz	w8, #0, 465358 <readlinkat@plt+0x62428>
  465324:	ldr	x8, [sp, #10488]
  465328:	mov	w9, wzr
  46532c:	add	w8, w8, #0x0
  465330:	mul	w8, w9, w8
  465334:	add	w8, w8, #0x1
  465338:	lsl	w8, w8, #30
  46533c:	subs	w8, w8, #0x1
  465340:	mov	w9, #0x2                   	// #2
  465344:	mul	w8, w8, w9
  465348:	add	w8, w8, #0x1
  46534c:	mvn	w8, w8
  465350:	str	w8, [sp, #1156]
  465354:	b	465370 <readlinkat@plt+0x62440>
  465358:	ldr	x8, [sp, #10488]
  46535c:	mov	w9, wzr
  465360:	add	w8, w8, #0x0
  465364:	mul	w8, w9, w8
  465368:	add	w8, w8, #0x0
  46536c:	str	w8, [sp, #1156]
  465370:	ldr	w8, [sp, #1156]
  465374:	cbnz	w8, 465388 <readlinkat@plt+0x62458>
  465378:	ldr	x8, [sp, #10488]
  46537c:	cmp	w8, #0x0
  465380:	cset	w8, lt  // lt = tstop
  465384:	tbnz	w8, #0, 46565c <readlinkat@plt+0x6272c>
  465388:	ldr	w8, [sp, #9668]
  46538c:	tbnz	w8, #0, 465394 <readlinkat@plt+0x62464>
  465390:	b	4654d0 <readlinkat@plt+0x625a0>
  465394:	ldr	x8, [sp, #10488]
  465398:	cmp	w8, #0x0
  46539c:	cset	w8, ge  // ge = tcont
  4653a0:	tbnz	w8, #0, 465430 <readlinkat@plt+0x62500>
  4653a4:	ldr	x8, [sp, #10488]
  4653a8:	ldr	x9, [sp, #10488]
  4653ac:	mov	w10, wzr
  4653b0:	add	w9, w9, #0x0
  4653b4:	mul	w9, w10, w9
  4653b8:	subs	w9, w9, #0x1
  4653bc:	cmp	w9, #0x0
  4653c0:	cset	w9, ge  // ge = tcont
  4653c4:	str	w8, [sp, #1152]
  4653c8:	tbnz	w9, #0, 4653fc <readlinkat@plt+0x624cc>
  4653cc:	ldr	x8, [sp, #10488]
  4653d0:	mov	w9, wzr
  4653d4:	add	w8, w8, #0x0
  4653d8:	mul	w8, w9, w8
  4653dc:	add	w8, w8, #0x1
  4653e0:	lsl	w8, w8, #30
  4653e4:	subs	w8, w8, #0x1
  4653e8:	mov	w9, #0x2                   	// #2
  4653ec:	mul	w8, w8, w9
  4653f0:	add	w8, w8, #0x1
  4653f4:	str	w8, [sp, #1148]
  4653f8:	b	465414 <readlinkat@plt+0x624e4>
  4653fc:	ldr	x8, [sp, #10488]
  465400:	mov	w9, wzr
  465404:	add	w8, w8, #0x0
  465408:	mul	w8, w9, w8
  46540c:	subs	w8, w8, #0x1
  465410:	str	w8, [sp, #1148]
  465414:	ldr	w8, [sp, #1148]
  465418:	mov	w9, #0x3c                  	// #60
  46541c:	sdiv	w8, w8, w9
  465420:	ldr	w9, [sp, #1152]
  465424:	cmp	w9, w8
  465428:	b.lt	46565c <readlinkat@plt+0x6272c>  // b.tstop
  46542c:	b	465608 <readlinkat@plt+0x626d8>
  465430:	ldr	w8, [sp, #9668]
  465434:	tbnz	w8, #0, 46543c <readlinkat@plt+0x6250c>
  465438:	b	465448 <readlinkat@plt+0x62518>
  46543c:	ldr	w8, [sp, #9668]
  465440:	tbnz	w8, #0, 46565c <readlinkat@plt+0x6272c>
  465444:	b	465608 <readlinkat@plt+0x626d8>
  465448:	ldr	x8, [sp, #10488]
  46544c:	mov	w9, wzr
  465450:	add	w8, w8, #0x0
  465454:	mul	w8, w9, w8
  465458:	subs	w8, w8, #0x1
  46545c:	cmp	w8, #0x0
  465460:	cset	w8, ge  // ge = tcont
  465464:	tbnz	w8, #0, 46549c <readlinkat@plt+0x6256c>
  465468:	ldr	x8, [sp, #10488]
  46546c:	mov	w9, wzr
  465470:	add	w8, w8, #0x0
  465474:	mul	w8, w9, w8
  465478:	add	w8, w8, #0x1
  46547c:	lsl	w8, w8, #30
  465480:	subs	w8, w8, #0x1
  465484:	mov	w9, #0x2                   	// #2
  465488:	mul	w8, w8, w9
  46548c:	add	w8, w8, #0x1
  465490:	mvn	w8, w8
  465494:	str	w8, [sp, #1144]
  465498:	b	4654b4 <readlinkat@plt+0x62584>
  46549c:	ldr	x8, [sp, #10488]
  4654a0:	mov	w9, wzr
  4654a4:	add	w8, w8, #0x0
  4654a8:	mul	w8, w9, w8
  4654ac:	add	w8, w8, #0x0
  4654b0:	str	w8, [sp, #1144]
  4654b4:	ldr	w8, [sp, #1144]
  4654b8:	mov	w9, #0x3c                  	// #60
  4654bc:	sdiv	w8, w8, w9
  4654c0:	ldr	x10, [sp, #10488]
  4654c4:	cmp	w8, w10
  4654c8:	b.lt	46565c <readlinkat@plt+0x6272c>  // b.tstop
  4654cc:	b	465608 <readlinkat@plt+0x626d8>
  4654d0:	ldr	w8, [sp, #9668]
  4654d4:	tbnz	w8, #0, 4654dc <readlinkat@plt+0x625ac>
  4654d8:	b	4654e8 <readlinkat@plt+0x625b8>
  4654dc:	ldr	w8, [sp, #9668]
  4654e0:	tbnz	w8, #0, 46565c <readlinkat@plt+0x6272c>
  4654e4:	b	465608 <readlinkat@plt+0x626d8>
  4654e8:	ldr	x8, [sp, #10488]
  4654ec:	cmp	w8, #0x0
  4654f0:	cset	w8, ge  // ge = tcont
  4654f4:	tbnz	w8, #0, 465588 <readlinkat@plt+0x62658>
  4654f8:	ldr	x8, [sp, #10488]
  4654fc:	ldr	x9, [sp, #10488]
  465500:	mov	w10, wzr
  465504:	add	w9, w9, #0x0
  465508:	mul	w9, w10, w9
  46550c:	subs	w9, w9, #0x1
  465510:	cmp	w9, #0x0
  465514:	cset	w9, ge  // ge = tcont
  465518:	str	w8, [sp, #1140]
  46551c:	tbnz	w9, #0, 465554 <readlinkat@plt+0x62624>
  465520:	ldr	x8, [sp, #10488]
  465524:	mov	w9, wzr
  465528:	add	w8, w8, #0x0
  46552c:	mul	w8, w9, w8
  465530:	add	w8, w8, #0x1
  465534:	lsl	w8, w8, #30
  465538:	subs	w8, w8, #0x1
  46553c:	mov	w9, #0x2                   	// #2
  465540:	mul	w8, w8, w9
  465544:	add	w8, w8, #0x1
  465548:	mvn	w8, w8
  46554c:	str	w8, [sp, #1136]
  465550:	b	46556c <readlinkat@plt+0x6263c>
  465554:	ldr	x8, [sp, #10488]
  465558:	mov	w9, wzr
  46555c:	add	w8, w8, #0x0
  465560:	mul	w8, w9, w8
  465564:	add	w8, w8, #0x0
  465568:	str	w8, [sp, #1136]
  46556c:	ldr	w8, [sp, #1136]
  465570:	mov	w9, #0x3c                  	// #60
  465574:	sdiv	w8, w8, w9
  465578:	ldr	w9, [sp, #1140]
  46557c:	cmp	w9, w8
  465580:	b.lt	46565c <readlinkat@plt+0x6272c>  // b.tstop
  465584:	b	465608 <readlinkat@plt+0x626d8>
  465588:	ldr	x8, [sp, #10488]
  46558c:	mov	w9, wzr
  465590:	add	w8, w8, #0x0
  465594:	mul	w8, w9, w8
  465598:	subs	w8, w8, #0x1
  46559c:	cmp	w8, #0x0
  4655a0:	cset	w8, ge  // ge = tcont
  4655a4:	tbnz	w8, #0, 4655d8 <readlinkat@plt+0x626a8>
  4655a8:	ldr	x8, [sp, #10488]
  4655ac:	mov	w9, wzr
  4655b0:	add	w8, w8, #0x0
  4655b4:	mul	w8, w9, w8
  4655b8:	add	w8, w8, #0x1
  4655bc:	lsl	w8, w8, #30
  4655c0:	subs	w8, w8, #0x1
  4655c4:	mov	w9, #0x2                   	// #2
  4655c8:	mul	w8, w8, w9
  4655cc:	add	w8, w8, #0x1
  4655d0:	str	w8, [sp, #1132]
  4655d4:	b	4655f0 <readlinkat@plt+0x626c0>
  4655d8:	ldr	x8, [sp, #10488]
  4655dc:	mov	w9, wzr
  4655e0:	add	w8, w8, #0x0
  4655e4:	mul	w8, w9, w8
  4655e8:	subs	w8, w8, #0x1
  4655ec:	str	w8, [sp, #1132]
  4655f0:	ldr	w8, [sp, #1132]
  4655f4:	mov	w9, #0x3c                  	// #60
  4655f8:	sdiv	w8, w8, w9
  4655fc:	ldr	x10, [sp, #10488]
  465600:	cmp	w8, w10
  465604:	b.lt	46565c <readlinkat@plt+0x6272c>  // b.tstop
  465608:	ldr	x8, [sp, #10488]
  46560c:	mov	w9, #0x3c                  	// #60
  465610:	mul	w8, w8, w9
  465614:	mov	w9, wzr
  465618:	mul	w8, w9, w8
  46561c:	subs	w8, w8, #0x1
  465620:	cmp	w8, #0x0
  465624:	cset	w8, ge  // ge = tcont
  465628:	tbnz	w8, #0, 465644 <readlinkat@plt+0x62714>
  46562c:	ldr	x8, [sp, #10488]
  465630:	mov	w9, #0x3c                  	// #60
  465634:	mul	w8, w8, w9
  465638:	mov	w9, #0x80000000            	// #-2147483648
  46563c:	cmp	w8, w9
  465640:	b.lt	46565c <readlinkat@plt+0x6272c>  // b.tstop
  465644:	ldr	x8, [sp, #10488]
  465648:	mov	w9, #0x3c                  	// #60
  46564c:	mul	w8, w8, w9
  465650:	mov	w9, #0x7fffffff            	// #2147483647
  465654:	cmp	w9, w8
  465658:	b.ge	465680 <readlinkat@plt+0x62750>  // b.tcont
  46565c:	ldr	x8, [sp, #10488]
  465660:	mov	w9, #0x3c                  	// #60
  465664:	mul	w8, w8, w9
  465668:	mov	w0, w8
  46566c:	sxtw	x10, w0
  465670:	str	x10, [sp, #9912]
  465674:	ldr	w8, [sp, #9664]
  465678:	tbnz	w8, #0, 46ca88 <readlinkat@plt+0x69b58>
  46567c:	b	4668a4 <readlinkat@plt+0x63974>
  465680:	ldr	x8, [sp, #10488]
  465684:	mov	w9, #0x3c                  	// #60
  465688:	mul	w8, w8, w9
  46568c:	mov	w0, w8
  465690:	sxtw	x10, w0
  465694:	str	x10, [sp, #9912]
  465698:	ldr	w8, [sp, #9668]
  46569c:	tbnz	w8, #0, 46ca88 <readlinkat@plt+0x69b58>
  4656a0:	b	4668a4 <readlinkat@plt+0x63974>
  4656a4:	ldr	x8, [sp, #10488]
  4656a8:	mov	x9, xzr
  4656ac:	add	x8, x8, #0x0
  4656b0:	mul	x8, x9, x8
  4656b4:	subs	x8, x8, #0x1
  4656b8:	cmp	x8, #0x0
  4656bc:	cset	w10, ge  // ge = tcont
  4656c0:	tbnz	w10, #0, 4656f8 <readlinkat@plt+0x627c8>
  4656c4:	ldr	x8, [sp, #10488]
  4656c8:	mov	x9, xzr
  4656cc:	add	x8, x8, #0x0
  4656d0:	mul	x8, x9, x8
  4656d4:	add	x8, x8, #0x1
  4656d8:	lsl	x8, x8, #62
  4656dc:	subs	x8, x8, #0x1
  4656e0:	mov	x9, #0x2                   	// #2
  4656e4:	mul	x8, x8, x9
  4656e8:	add	x8, x8, #0x1
  4656ec:	mvn	x8, x8
  4656f0:	str	x8, [sp, #1120]
  4656f4:	b	465710 <readlinkat@plt+0x627e0>
  4656f8:	ldr	x8, [sp, #10488]
  4656fc:	mov	x9, xzr
  465700:	add	x8, x8, #0x0
  465704:	mul	x8, x9, x8
  465708:	add	x8, x8, #0x0
  46570c:	str	x8, [sp, #1120]
  465710:	ldr	x8, [sp, #1120]
  465714:	cbnz	x8, 465728 <readlinkat@plt+0x627f8>
  465718:	ldr	x8, [sp, #10488]
  46571c:	cmp	x8, #0x0
  465720:	cset	w9, lt  // lt = tstop
  465724:	tbnz	w9, #0, 4659fc <readlinkat@plt+0x62acc>
  465728:	ldr	w8, [sp, #9668]
  46572c:	tbnz	w8, #0, 465734 <readlinkat@plt+0x62804>
  465730:	b	465870 <readlinkat@plt+0x62940>
  465734:	ldr	x8, [sp, #10488]
  465738:	cmp	x8, #0x0
  46573c:	cset	w9, ge  // ge = tcont
  465740:	tbnz	w9, #0, 4657d0 <readlinkat@plt+0x628a0>
  465744:	ldr	x8, [sp, #10488]
  465748:	ldr	x9, [sp, #10488]
  46574c:	mov	x10, xzr
  465750:	add	x9, x9, #0x0
  465754:	mul	x9, x10, x9
  465758:	subs	x9, x9, #0x1
  46575c:	cmp	x9, #0x0
  465760:	cset	w11, ge  // ge = tcont
  465764:	str	x8, [sp, #1112]
  465768:	tbnz	w11, #0, 46579c <readlinkat@plt+0x6286c>
  46576c:	ldr	x8, [sp, #10488]
  465770:	mov	x9, xzr
  465774:	add	x8, x8, #0x0
  465778:	mul	x8, x9, x8
  46577c:	add	x8, x8, #0x1
  465780:	lsl	x8, x8, #62
  465784:	subs	x8, x8, #0x1
  465788:	mov	x9, #0x2                   	// #2
  46578c:	mul	x8, x8, x9
  465790:	add	x8, x8, #0x1
  465794:	str	x8, [sp, #1104]
  465798:	b	4657b4 <readlinkat@plt+0x62884>
  46579c:	ldr	x8, [sp, #10488]
  4657a0:	mov	x9, xzr
  4657a4:	add	x8, x8, #0x0
  4657a8:	mul	x8, x9, x8
  4657ac:	subs	x8, x8, #0x1
  4657b0:	str	x8, [sp, #1104]
  4657b4:	ldr	x8, [sp, #1104]
  4657b8:	mov	x9, #0x3c                  	// #60
  4657bc:	sdiv	x8, x8, x9
  4657c0:	ldr	x9, [sp, #1112]
  4657c4:	cmp	x9, x8
  4657c8:	b.lt	4659fc <readlinkat@plt+0x62acc>  // b.tstop
  4657cc:	b	4659a8 <readlinkat@plt+0x62a78>
  4657d0:	ldr	w8, [sp, #9668]
  4657d4:	tbnz	w8, #0, 4657dc <readlinkat@plt+0x628ac>
  4657d8:	b	4657e8 <readlinkat@plt+0x628b8>
  4657dc:	ldr	w8, [sp, #9668]
  4657e0:	tbnz	w8, #0, 4659fc <readlinkat@plt+0x62acc>
  4657e4:	b	4659a8 <readlinkat@plt+0x62a78>
  4657e8:	ldr	x8, [sp, #10488]
  4657ec:	mov	x9, xzr
  4657f0:	add	x8, x8, #0x0
  4657f4:	mul	x8, x9, x8
  4657f8:	subs	x8, x8, #0x1
  4657fc:	cmp	x8, #0x0
  465800:	cset	w10, ge  // ge = tcont
  465804:	tbnz	w10, #0, 46583c <readlinkat@plt+0x6290c>
  465808:	ldr	x8, [sp, #10488]
  46580c:	mov	x9, xzr
  465810:	add	x8, x8, #0x0
  465814:	mul	x8, x9, x8
  465818:	add	x8, x8, #0x1
  46581c:	lsl	x8, x8, #62
  465820:	subs	x8, x8, #0x1
  465824:	mov	x9, #0x2                   	// #2
  465828:	mul	x8, x8, x9
  46582c:	add	x8, x8, #0x1
  465830:	mvn	x8, x8
  465834:	str	x8, [sp, #1096]
  465838:	b	465854 <readlinkat@plt+0x62924>
  46583c:	ldr	x8, [sp, #10488]
  465840:	mov	x9, xzr
  465844:	add	x8, x8, #0x0
  465848:	mul	x8, x9, x8
  46584c:	add	x8, x8, #0x0
  465850:	str	x8, [sp, #1096]
  465854:	ldr	x8, [sp, #1096]
  465858:	mov	x9, #0x3c                  	// #60
  46585c:	sdiv	x8, x8, x9
  465860:	ldr	x9, [sp, #10488]
  465864:	cmp	x8, x9
  465868:	b.lt	4659fc <readlinkat@plt+0x62acc>  // b.tstop
  46586c:	b	4659a8 <readlinkat@plt+0x62a78>
  465870:	ldr	w8, [sp, #9668]
  465874:	tbnz	w8, #0, 46587c <readlinkat@plt+0x6294c>
  465878:	b	465888 <readlinkat@plt+0x62958>
  46587c:	ldr	w8, [sp, #9668]
  465880:	tbnz	w8, #0, 4659fc <readlinkat@plt+0x62acc>
  465884:	b	4659a8 <readlinkat@plt+0x62a78>
  465888:	ldr	x8, [sp, #10488]
  46588c:	cmp	x8, #0x0
  465890:	cset	w9, ge  // ge = tcont
  465894:	tbnz	w9, #0, 465928 <readlinkat@plt+0x629f8>
  465898:	ldr	x8, [sp, #10488]
  46589c:	ldr	x9, [sp, #10488]
  4658a0:	mov	x10, xzr
  4658a4:	add	x9, x9, #0x0
  4658a8:	mul	x9, x10, x9
  4658ac:	subs	x9, x9, #0x1
  4658b0:	cmp	x9, #0x0
  4658b4:	cset	w11, ge  // ge = tcont
  4658b8:	str	x8, [sp, #1088]
  4658bc:	tbnz	w11, #0, 4658f4 <readlinkat@plt+0x629c4>
  4658c0:	ldr	x8, [sp, #10488]
  4658c4:	mov	x9, xzr
  4658c8:	add	x8, x8, #0x0
  4658cc:	mul	x8, x9, x8
  4658d0:	add	x8, x8, #0x1
  4658d4:	lsl	x8, x8, #62
  4658d8:	subs	x8, x8, #0x1
  4658dc:	mov	x9, #0x2                   	// #2
  4658e0:	mul	x8, x8, x9
  4658e4:	add	x8, x8, #0x1
  4658e8:	mvn	x8, x8
  4658ec:	str	x8, [sp, #1080]
  4658f0:	b	46590c <readlinkat@plt+0x629dc>
  4658f4:	ldr	x8, [sp, #10488]
  4658f8:	mov	x9, xzr
  4658fc:	add	x8, x8, #0x0
  465900:	mul	x8, x9, x8
  465904:	add	x8, x8, #0x0
  465908:	str	x8, [sp, #1080]
  46590c:	ldr	x8, [sp, #1080]
  465910:	mov	x9, #0x3c                  	// #60
  465914:	sdiv	x8, x8, x9
  465918:	ldr	x9, [sp, #1088]
  46591c:	cmp	x9, x8
  465920:	b.lt	4659fc <readlinkat@plt+0x62acc>  // b.tstop
  465924:	b	4659a8 <readlinkat@plt+0x62a78>
  465928:	ldr	x8, [sp, #10488]
  46592c:	mov	x9, xzr
  465930:	add	x8, x8, #0x0
  465934:	mul	x8, x9, x8
  465938:	subs	x8, x8, #0x1
  46593c:	cmp	x8, #0x0
  465940:	cset	w10, ge  // ge = tcont
  465944:	tbnz	w10, #0, 465978 <readlinkat@plt+0x62a48>
  465948:	ldr	x8, [sp, #10488]
  46594c:	mov	x9, xzr
  465950:	add	x8, x8, #0x0
  465954:	mul	x8, x9, x8
  465958:	add	x8, x8, #0x1
  46595c:	lsl	x8, x8, #62
  465960:	subs	x8, x8, #0x1
  465964:	mov	x9, #0x2                   	// #2
  465968:	mul	x8, x8, x9
  46596c:	add	x8, x8, #0x1
  465970:	str	x8, [sp, #1072]
  465974:	b	465990 <readlinkat@plt+0x62a60>
  465978:	ldr	x8, [sp, #10488]
  46597c:	mov	x9, xzr
  465980:	add	x8, x8, #0x0
  465984:	mul	x8, x9, x8
  465988:	subs	x8, x8, #0x1
  46598c:	str	x8, [sp, #1072]
  465990:	ldr	x8, [sp, #1072]
  465994:	mov	x9, #0x3c                  	// #60
  465998:	sdiv	x8, x8, x9
  46599c:	ldr	x9, [sp, #10488]
  4659a0:	cmp	x8, x9
  4659a4:	b.lt	4659fc <readlinkat@plt+0x62acc>  // b.tstop
  4659a8:	ldr	x8, [sp, #10488]
  4659ac:	mov	x9, #0x3c                  	// #60
  4659b0:	mul	x8, x8, x9
  4659b4:	mov	x9, xzr
  4659b8:	mul	x8, x9, x8
  4659bc:	subs	x8, x8, #0x1
  4659c0:	cmp	x8, #0x0
  4659c4:	cset	w10, ge  // ge = tcont
  4659c8:	tbnz	w10, #0, 4659e4 <readlinkat@plt+0x62ab4>
  4659cc:	ldr	x8, [sp, #10488]
  4659d0:	mov	x9, #0x3c                  	// #60
  4659d4:	mul	x8, x8, x9
  4659d8:	mov	x9, #0xffffffff80000000    	// #-2147483648
  4659dc:	cmp	x8, x9
  4659e0:	b.lt	4659fc <readlinkat@plt+0x62acc>  // b.tstop
  4659e4:	ldr	x8, [sp, #10488]
  4659e8:	mov	x9, #0x3c                  	// #60
  4659ec:	mul	x8, x8, x9
  4659f0:	mov	x9, #0x7fffffff            	// #2147483647
  4659f4:	cmp	x9, x8
  4659f8:	b.ge	465a20 <readlinkat@plt+0x62af0>  // b.tcont
  4659fc:	ldr	x8, [sp, #10488]
  465a00:	mov	w9, #0x3c                  	// #60
  465a04:	mul	w8, w8, w9
  465a08:	mov	w0, w8
  465a0c:	sxtw	x10, w0
  465a10:	str	x10, [sp, #9912]
  465a14:	ldr	w8, [sp, #9664]
  465a18:	tbnz	w8, #0, 46ca88 <readlinkat@plt+0x69b58>
  465a1c:	b	4668a4 <readlinkat@plt+0x63974>
  465a20:	ldr	x8, [sp, #10488]
  465a24:	mov	w9, #0x3c                  	// #60
  465a28:	mul	w8, w8, w9
  465a2c:	mov	w0, w8
  465a30:	sxtw	x10, w0
  465a34:	str	x10, [sp, #9912]
  465a38:	ldr	w8, [sp, #9668]
  465a3c:	tbnz	w8, #0, 46ca88 <readlinkat@plt+0x69b58>
  465a40:	b	4668a4 <readlinkat@plt+0x63974>
  465a44:	ldr	w8, [sp, #9664]
  465a48:	tbnz	w8, #0, 465a50 <readlinkat@plt+0x62b20>
  465a4c:	b	46617c <readlinkat@plt+0x6324c>
  465a50:	ldr	w8, [sp, #9668]
  465a54:	tbnz	w8, #0, 465a5c <readlinkat@plt+0x62b2c>
  465a58:	b	465dec <readlinkat@plt+0x62ebc>
  465a5c:	ldr	x8, [sp, #10488]
  465a60:	mov	x9, xzr
  465a64:	add	x8, x8, #0x0
  465a68:	mul	x8, x9, x8
  465a6c:	subs	x8, x8, #0x1
  465a70:	cmp	x8, #0x0
  465a74:	cset	w10, ge  // ge = tcont
  465a78:	tbnz	w10, #0, 465ab0 <readlinkat@plt+0x62b80>
  465a7c:	ldr	x8, [sp, #10488]
  465a80:	mov	x9, xzr
  465a84:	add	x8, x8, #0x0
  465a88:	mul	x8, x9, x8
  465a8c:	add	x8, x8, #0x1
  465a90:	lsl	x8, x8, #62
  465a94:	subs	x8, x8, #0x1
  465a98:	mov	x9, #0x2                   	// #2
  465a9c:	mul	x8, x8, x9
  465aa0:	add	x8, x8, #0x1
  465aa4:	mvn	x8, x8
  465aa8:	str	x8, [sp, #1064]
  465aac:	b	465ac8 <readlinkat@plt+0x62b98>
  465ab0:	ldr	x8, [sp, #10488]
  465ab4:	mov	x9, xzr
  465ab8:	add	x8, x8, #0x0
  465abc:	mul	x8, x9, x8
  465ac0:	add	x8, x8, #0x0
  465ac4:	str	x8, [sp, #1064]
  465ac8:	ldr	x8, [sp, #1064]
  465acc:	cbnz	x8, 465ae0 <readlinkat@plt+0x62bb0>
  465ad0:	ldr	x8, [sp, #10488]
  465ad4:	cmp	x8, #0x0
  465ad8:	cset	w9, lt  // lt = tstop
  465adc:	tbnz	w9, #0, 465db4 <readlinkat@plt+0x62e84>
  465ae0:	ldr	w8, [sp, #9668]
  465ae4:	tbnz	w8, #0, 465aec <readlinkat@plt+0x62bbc>
  465ae8:	b	465c28 <readlinkat@plt+0x62cf8>
  465aec:	ldr	x8, [sp, #10488]
  465af0:	cmp	x8, #0x0
  465af4:	cset	w9, ge  // ge = tcont
  465af8:	tbnz	w9, #0, 465b88 <readlinkat@plt+0x62c58>
  465afc:	ldr	x8, [sp, #10488]
  465b00:	ldr	x9, [sp, #10488]
  465b04:	mov	x10, xzr
  465b08:	add	x9, x9, #0x0
  465b0c:	mul	x9, x10, x9
  465b10:	subs	x9, x9, #0x1
  465b14:	cmp	x9, #0x0
  465b18:	cset	w11, ge  // ge = tcont
  465b1c:	str	x8, [sp, #1056]
  465b20:	tbnz	w11, #0, 465b54 <readlinkat@plt+0x62c24>
  465b24:	ldr	x8, [sp, #10488]
  465b28:	mov	x9, xzr
  465b2c:	add	x8, x8, #0x0
  465b30:	mul	x8, x9, x8
  465b34:	add	x8, x8, #0x1
  465b38:	lsl	x8, x8, #62
  465b3c:	subs	x8, x8, #0x1
  465b40:	mov	x9, #0x2                   	// #2
  465b44:	mul	x8, x8, x9
  465b48:	add	x8, x8, #0x1
  465b4c:	str	x8, [sp, #1048]
  465b50:	b	465b6c <readlinkat@plt+0x62c3c>
  465b54:	ldr	x8, [sp, #10488]
  465b58:	mov	x9, xzr
  465b5c:	add	x8, x8, #0x0
  465b60:	mul	x8, x9, x8
  465b64:	subs	x8, x8, #0x1
  465b68:	str	x8, [sp, #1048]
  465b6c:	ldr	x8, [sp, #1048]
  465b70:	mov	x9, #0x3c                  	// #60
  465b74:	sdiv	x8, x8, x9
  465b78:	ldr	x9, [sp, #1056]
  465b7c:	cmp	x9, x8
  465b80:	b.lt	465db4 <readlinkat@plt+0x62e84>  // b.tstop
  465b84:	b	465d60 <readlinkat@plt+0x62e30>
  465b88:	ldr	w8, [sp, #9668]
  465b8c:	tbnz	w8, #0, 465b94 <readlinkat@plt+0x62c64>
  465b90:	b	465ba0 <readlinkat@plt+0x62c70>
  465b94:	ldr	w8, [sp, #9668]
  465b98:	tbnz	w8, #0, 465db4 <readlinkat@plt+0x62e84>
  465b9c:	b	465d60 <readlinkat@plt+0x62e30>
  465ba0:	ldr	x8, [sp, #10488]
  465ba4:	mov	x9, xzr
  465ba8:	add	x8, x8, #0x0
  465bac:	mul	x8, x9, x8
  465bb0:	subs	x8, x8, #0x1
  465bb4:	cmp	x8, #0x0
  465bb8:	cset	w10, ge  // ge = tcont
  465bbc:	tbnz	w10, #0, 465bf4 <readlinkat@plt+0x62cc4>
  465bc0:	ldr	x8, [sp, #10488]
  465bc4:	mov	x9, xzr
  465bc8:	add	x8, x8, #0x0
  465bcc:	mul	x8, x9, x8
  465bd0:	add	x8, x8, #0x1
  465bd4:	lsl	x8, x8, #62
  465bd8:	subs	x8, x8, #0x1
  465bdc:	mov	x9, #0x2                   	// #2
  465be0:	mul	x8, x8, x9
  465be4:	add	x8, x8, #0x1
  465be8:	mvn	x8, x8
  465bec:	str	x8, [sp, #1040]
  465bf0:	b	465c0c <readlinkat@plt+0x62cdc>
  465bf4:	ldr	x8, [sp, #10488]
  465bf8:	mov	x9, xzr
  465bfc:	add	x8, x8, #0x0
  465c00:	mul	x8, x9, x8
  465c04:	add	x8, x8, #0x0
  465c08:	str	x8, [sp, #1040]
  465c0c:	ldr	x8, [sp, #1040]
  465c10:	mov	x9, #0x3c                  	// #60
  465c14:	sdiv	x8, x8, x9
  465c18:	ldr	x9, [sp, #10488]
  465c1c:	cmp	x8, x9
  465c20:	b.lt	465db4 <readlinkat@plt+0x62e84>  // b.tstop
  465c24:	b	465d60 <readlinkat@plt+0x62e30>
  465c28:	ldr	w8, [sp, #9668]
  465c2c:	tbnz	w8, #0, 465c34 <readlinkat@plt+0x62d04>
  465c30:	b	465c40 <readlinkat@plt+0x62d10>
  465c34:	ldr	w8, [sp, #9668]
  465c38:	tbnz	w8, #0, 465db4 <readlinkat@plt+0x62e84>
  465c3c:	b	465d60 <readlinkat@plt+0x62e30>
  465c40:	ldr	x8, [sp, #10488]
  465c44:	cmp	x8, #0x0
  465c48:	cset	w9, ge  // ge = tcont
  465c4c:	tbnz	w9, #0, 465ce0 <readlinkat@plt+0x62db0>
  465c50:	ldr	x8, [sp, #10488]
  465c54:	ldr	x9, [sp, #10488]
  465c58:	mov	x10, xzr
  465c5c:	add	x9, x9, #0x0
  465c60:	mul	x9, x10, x9
  465c64:	subs	x9, x9, #0x1
  465c68:	cmp	x9, #0x0
  465c6c:	cset	w11, ge  // ge = tcont
  465c70:	str	x8, [sp, #1032]
  465c74:	tbnz	w11, #0, 465cac <readlinkat@plt+0x62d7c>
  465c78:	ldr	x8, [sp, #10488]
  465c7c:	mov	x9, xzr
  465c80:	add	x8, x8, #0x0
  465c84:	mul	x8, x9, x8
  465c88:	add	x8, x8, #0x1
  465c8c:	lsl	x8, x8, #62
  465c90:	subs	x8, x8, #0x1
  465c94:	mov	x9, #0x2                   	// #2
  465c98:	mul	x8, x8, x9
  465c9c:	add	x8, x8, #0x1
  465ca0:	mvn	x8, x8
  465ca4:	str	x8, [sp, #1024]
  465ca8:	b	465cc4 <readlinkat@plt+0x62d94>
  465cac:	ldr	x8, [sp, #10488]
  465cb0:	mov	x9, xzr
  465cb4:	add	x8, x8, #0x0
  465cb8:	mul	x8, x9, x8
  465cbc:	add	x8, x8, #0x0
  465cc0:	str	x8, [sp, #1024]
  465cc4:	ldr	x8, [sp, #1024]
  465cc8:	mov	x9, #0x3c                  	// #60
  465ccc:	sdiv	x8, x8, x9
  465cd0:	ldr	x9, [sp, #1032]
  465cd4:	cmp	x9, x8
  465cd8:	b.lt	465db4 <readlinkat@plt+0x62e84>  // b.tstop
  465cdc:	b	465d60 <readlinkat@plt+0x62e30>
  465ce0:	ldr	x8, [sp, #10488]
  465ce4:	mov	x9, xzr
  465ce8:	add	x8, x8, #0x0
  465cec:	mul	x8, x9, x8
  465cf0:	subs	x8, x8, #0x1
  465cf4:	cmp	x8, #0x0
  465cf8:	cset	w10, ge  // ge = tcont
  465cfc:	tbnz	w10, #0, 465d30 <readlinkat@plt+0x62e00>
  465d00:	ldr	x8, [sp, #10488]
  465d04:	mov	x9, xzr
  465d08:	add	x8, x8, #0x0
  465d0c:	mul	x8, x9, x8
  465d10:	add	x8, x8, #0x1
  465d14:	lsl	x8, x8, #62
  465d18:	subs	x8, x8, #0x1
  465d1c:	mov	x9, #0x2                   	// #2
  465d20:	mul	x8, x8, x9
  465d24:	add	x8, x8, #0x1
  465d28:	str	x8, [sp, #1016]
  465d2c:	b	465d48 <readlinkat@plt+0x62e18>
  465d30:	ldr	x8, [sp, #10488]
  465d34:	mov	x9, xzr
  465d38:	add	x8, x8, #0x0
  465d3c:	mul	x8, x9, x8
  465d40:	subs	x8, x8, #0x1
  465d44:	str	x8, [sp, #1016]
  465d48:	ldr	x8, [sp, #1016]
  465d4c:	mov	x9, #0x3c                  	// #60
  465d50:	sdiv	x8, x8, x9
  465d54:	ldr	x9, [sp, #10488]
  465d58:	cmp	x8, x9
  465d5c:	b.lt	465db4 <readlinkat@plt+0x62e84>  // b.tstop
  465d60:	ldr	x8, [sp, #10488]
  465d64:	mov	x9, #0x3c                  	// #60
  465d68:	mul	x8, x8, x9
  465d6c:	mov	x9, xzr
  465d70:	mul	x8, x9, x8
  465d74:	subs	x8, x8, #0x1
  465d78:	cmp	x8, #0x0
  465d7c:	cset	w10, ge  // ge = tcont
  465d80:	tbnz	w10, #0, 465d9c <readlinkat@plt+0x62e6c>
  465d84:	ldr	x8, [sp, #10488]
  465d88:	mov	x9, #0x3c                  	// #60
  465d8c:	mul	x8, x8, x9
  465d90:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  465d94:	cmp	x8, x9
  465d98:	b.lt	465db4 <readlinkat@plt+0x62e84>  // b.tstop
  465d9c:	ldr	x8, [sp, #10488]
  465da0:	mov	x9, #0x3c                  	// #60
  465da4:	mul	x8, x8, x9
  465da8:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  465dac:	cmp	x9, x8
  465db0:	b.ge	465dd0 <readlinkat@plt+0x62ea0>  // b.tcont
  465db4:	ldr	x8, [sp, #10488]
  465db8:	mov	x9, #0x3c                  	// #60
  465dbc:	mul	x8, x8, x9
  465dc0:	str	x8, [sp, #9912]
  465dc4:	ldr	w10, [sp, #9664]
  465dc8:	tbnz	w10, #0, 46ca88 <readlinkat@plt+0x69b58>
  465dcc:	b	4668a4 <readlinkat@plt+0x63974>
  465dd0:	ldr	x8, [sp, #10488]
  465dd4:	mov	x9, #0x3c                  	// #60
  465dd8:	mul	x8, x8, x9
  465ddc:	str	x8, [sp, #9912]
  465de0:	ldr	w10, [sp, #9668]
  465de4:	tbnz	w10, #0, 46ca88 <readlinkat@plt+0x69b58>
  465de8:	b	4668a4 <readlinkat@plt+0x63974>
  465dec:	ldr	x8, [sp, #10488]
  465df0:	mov	x9, xzr
  465df4:	add	x8, x8, #0x0
  465df8:	mul	x8, x9, x8
  465dfc:	subs	x8, x8, #0x1
  465e00:	cmp	x8, #0x0
  465e04:	cset	w10, ge  // ge = tcont
  465e08:	tbnz	w10, #0, 465e40 <readlinkat@plt+0x62f10>
  465e0c:	ldr	x8, [sp, #10488]
  465e10:	mov	x9, xzr
  465e14:	add	x8, x8, #0x0
  465e18:	mul	x8, x9, x8
  465e1c:	add	x8, x8, #0x1
  465e20:	lsl	x8, x8, #62
  465e24:	subs	x8, x8, #0x1
  465e28:	mov	x9, #0x2                   	// #2
  465e2c:	mul	x8, x8, x9
  465e30:	add	x8, x8, #0x1
  465e34:	mvn	x8, x8
  465e38:	str	x8, [sp, #1008]
  465e3c:	b	465e58 <readlinkat@plt+0x62f28>
  465e40:	ldr	x8, [sp, #10488]
  465e44:	mov	x9, xzr
  465e48:	add	x8, x8, #0x0
  465e4c:	mul	x8, x9, x8
  465e50:	add	x8, x8, #0x0
  465e54:	str	x8, [sp, #1008]
  465e58:	ldr	x8, [sp, #1008]
  465e5c:	cbnz	x8, 465e70 <readlinkat@plt+0x62f40>
  465e60:	ldr	x8, [sp, #10488]
  465e64:	cmp	x8, #0x0
  465e68:	cset	w9, lt  // lt = tstop
  465e6c:	tbnz	w9, #0, 466144 <readlinkat@plt+0x63214>
  465e70:	ldr	w8, [sp, #9668]
  465e74:	tbnz	w8, #0, 465e7c <readlinkat@plt+0x62f4c>
  465e78:	b	465fb8 <readlinkat@plt+0x63088>
  465e7c:	ldr	x8, [sp, #10488]
  465e80:	cmp	x8, #0x0
  465e84:	cset	w9, ge  // ge = tcont
  465e88:	tbnz	w9, #0, 465f18 <readlinkat@plt+0x62fe8>
  465e8c:	ldr	x8, [sp, #10488]
  465e90:	ldr	x9, [sp, #10488]
  465e94:	mov	x10, xzr
  465e98:	add	x9, x9, #0x0
  465e9c:	mul	x9, x10, x9
  465ea0:	subs	x9, x9, #0x1
  465ea4:	cmp	x9, #0x0
  465ea8:	cset	w11, ge  // ge = tcont
  465eac:	str	x8, [sp, #1000]
  465eb0:	tbnz	w11, #0, 465ee4 <readlinkat@plt+0x62fb4>
  465eb4:	ldr	x8, [sp, #10488]
  465eb8:	mov	x9, xzr
  465ebc:	add	x8, x8, #0x0
  465ec0:	mul	x8, x9, x8
  465ec4:	add	x8, x8, #0x1
  465ec8:	lsl	x8, x8, #62
  465ecc:	subs	x8, x8, #0x1
  465ed0:	mov	x9, #0x2                   	// #2
  465ed4:	mul	x8, x8, x9
  465ed8:	add	x8, x8, #0x1
  465edc:	str	x8, [sp, #992]
  465ee0:	b	465efc <readlinkat@plt+0x62fcc>
  465ee4:	ldr	x8, [sp, #10488]
  465ee8:	mov	x9, xzr
  465eec:	add	x8, x8, #0x0
  465ef0:	mul	x8, x9, x8
  465ef4:	subs	x8, x8, #0x1
  465ef8:	str	x8, [sp, #992]
  465efc:	ldr	x8, [sp, #992]
  465f00:	mov	x9, #0x3c                  	// #60
  465f04:	sdiv	x8, x8, x9
  465f08:	ldr	x9, [sp, #1000]
  465f0c:	cmp	x9, x8
  465f10:	b.lt	466144 <readlinkat@plt+0x63214>  // b.tstop
  465f14:	b	4660f0 <readlinkat@plt+0x631c0>
  465f18:	ldr	w8, [sp, #9668]
  465f1c:	tbnz	w8, #0, 465f24 <readlinkat@plt+0x62ff4>
  465f20:	b	465f30 <readlinkat@plt+0x63000>
  465f24:	ldr	w8, [sp, #9668]
  465f28:	tbnz	w8, #0, 466144 <readlinkat@plt+0x63214>
  465f2c:	b	4660f0 <readlinkat@plt+0x631c0>
  465f30:	ldr	x8, [sp, #10488]
  465f34:	mov	x9, xzr
  465f38:	add	x8, x8, #0x0
  465f3c:	mul	x8, x9, x8
  465f40:	subs	x8, x8, #0x1
  465f44:	cmp	x8, #0x0
  465f48:	cset	w10, ge  // ge = tcont
  465f4c:	tbnz	w10, #0, 465f84 <readlinkat@plt+0x63054>
  465f50:	ldr	x8, [sp, #10488]
  465f54:	mov	x9, xzr
  465f58:	add	x8, x8, #0x0
  465f5c:	mul	x8, x9, x8
  465f60:	add	x8, x8, #0x1
  465f64:	lsl	x8, x8, #62
  465f68:	subs	x8, x8, #0x1
  465f6c:	mov	x9, #0x2                   	// #2
  465f70:	mul	x8, x8, x9
  465f74:	add	x8, x8, #0x1
  465f78:	mvn	x8, x8
  465f7c:	str	x8, [sp, #984]
  465f80:	b	465f9c <readlinkat@plt+0x6306c>
  465f84:	ldr	x8, [sp, #10488]
  465f88:	mov	x9, xzr
  465f8c:	add	x8, x8, #0x0
  465f90:	mul	x8, x9, x8
  465f94:	add	x8, x8, #0x0
  465f98:	str	x8, [sp, #984]
  465f9c:	ldr	x8, [sp, #984]
  465fa0:	mov	x9, #0x3c                  	// #60
  465fa4:	sdiv	x8, x8, x9
  465fa8:	ldr	x9, [sp, #10488]
  465fac:	cmp	x8, x9
  465fb0:	b.lt	466144 <readlinkat@plt+0x63214>  // b.tstop
  465fb4:	b	4660f0 <readlinkat@plt+0x631c0>
  465fb8:	ldr	w8, [sp, #9668]
  465fbc:	tbnz	w8, #0, 465fc4 <readlinkat@plt+0x63094>
  465fc0:	b	465fd0 <readlinkat@plt+0x630a0>
  465fc4:	ldr	w8, [sp, #9668]
  465fc8:	tbnz	w8, #0, 466144 <readlinkat@plt+0x63214>
  465fcc:	b	4660f0 <readlinkat@plt+0x631c0>
  465fd0:	ldr	x8, [sp, #10488]
  465fd4:	cmp	x8, #0x0
  465fd8:	cset	w9, ge  // ge = tcont
  465fdc:	tbnz	w9, #0, 466070 <readlinkat@plt+0x63140>
  465fe0:	ldr	x8, [sp, #10488]
  465fe4:	ldr	x9, [sp, #10488]
  465fe8:	mov	x10, xzr
  465fec:	add	x9, x9, #0x0
  465ff0:	mul	x9, x10, x9
  465ff4:	subs	x9, x9, #0x1
  465ff8:	cmp	x9, #0x0
  465ffc:	cset	w11, ge  // ge = tcont
  466000:	str	x8, [sp, #976]
  466004:	tbnz	w11, #0, 46603c <readlinkat@plt+0x6310c>
  466008:	ldr	x8, [sp, #10488]
  46600c:	mov	x9, xzr
  466010:	add	x8, x8, #0x0
  466014:	mul	x8, x9, x8
  466018:	add	x8, x8, #0x1
  46601c:	lsl	x8, x8, #62
  466020:	subs	x8, x8, #0x1
  466024:	mov	x9, #0x2                   	// #2
  466028:	mul	x8, x8, x9
  46602c:	add	x8, x8, #0x1
  466030:	mvn	x8, x8
  466034:	str	x8, [sp, #968]
  466038:	b	466054 <readlinkat@plt+0x63124>
  46603c:	ldr	x8, [sp, #10488]
  466040:	mov	x9, xzr
  466044:	add	x8, x8, #0x0
  466048:	mul	x8, x9, x8
  46604c:	add	x8, x8, #0x0
  466050:	str	x8, [sp, #968]
  466054:	ldr	x8, [sp, #968]
  466058:	mov	x9, #0x3c                  	// #60
  46605c:	sdiv	x8, x8, x9
  466060:	ldr	x9, [sp, #976]
  466064:	cmp	x9, x8
  466068:	b.lt	466144 <readlinkat@plt+0x63214>  // b.tstop
  46606c:	b	4660f0 <readlinkat@plt+0x631c0>
  466070:	ldr	x8, [sp, #10488]
  466074:	mov	x9, xzr
  466078:	add	x8, x8, #0x0
  46607c:	mul	x8, x9, x8
  466080:	subs	x8, x8, #0x1
  466084:	cmp	x8, #0x0
  466088:	cset	w10, ge  // ge = tcont
  46608c:	tbnz	w10, #0, 4660c0 <readlinkat@plt+0x63190>
  466090:	ldr	x8, [sp, #10488]
  466094:	mov	x9, xzr
  466098:	add	x8, x8, #0x0
  46609c:	mul	x8, x9, x8
  4660a0:	add	x8, x8, #0x1
  4660a4:	lsl	x8, x8, #62
  4660a8:	subs	x8, x8, #0x1
  4660ac:	mov	x9, #0x2                   	// #2
  4660b0:	mul	x8, x8, x9
  4660b4:	add	x8, x8, #0x1
  4660b8:	str	x8, [sp, #960]
  4660bc:	b	4660d8 <readlinkat@plt+0x631a8>
  4660c0:	ldr	x8, [sp, #10488]
  4660c4:	mov	x9, xzr
  4660c8:	add	x8, x8, #0x0
  4660cc:	mul	x8, x9, x8
  4660d0:	subs	x8, x8, #0x1
  4660d4:	str	x8, [sp, #960]
  4660d8:	ldr	x8, [sp, #960]
  4660dc:	mov	x9, #0x3c                  	// #60
  4660e0:	sdiv	x8, x8, x9
  4660e4:	ldr	x9, [sp, #10488]
  4660e8:	cmp	x8, x9
  4660ec:	b.lt	466144 <readlinkat@plt+0x63214>  // b.tstop
  4660f0:	ldr	x8, [sp, #10488]
  4660f4:	mov	x9, #0x3c                  	// #60
  4660f8:	mul	x8, x8, x9
  4660fc:	mov	x9, xzr
  466100:	mul	x8, x9, x8
  466104:	subs	x8, x8, #0x1
  466108:	cmp	x8, #0x0
  46610c:	cset	w10, ge  // ge = tcont
  466110:	tbnz	w10, #0, 46612c <readlinkat@plt+0x631fc>
  466114:	ldr	x8, [sp, #10488]
  466118:	mov	x9, #0x3c                  	// #60
  46611c:	mul	x8, x8, x9
  466120:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  466124:	cmp	x8, x9
  466128:	b.lt	466144 <readlinkat@plt+0x63214>  // b.tstop
  46612c:	ldr	x8, [sp, #10488]
  466130:	mov	x9, #0x3c                  	// #60
  466134:	mul	x8, x8, x9
  466138:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  46613c:	cmp	x9, x8
  466140:	b.ge	466160 <readlinkat@plt+0x63230>  // b.tcont
  466144:	ldr	x8, [sp, #10488]
  466148:	mov	x9, #0x3c                  	// #60
  46614c:	mul	x8, x8, x9
  466150:	str	x8, [sp, #9912]
  466154:	ldr	w10, [sp, #9664]
  466158:	tbnz	w10, #0, 46ca88 <readlinkat@plt+0x69b58>
  46615c:	b	4668a4 <readlinkat@plt+0x63974>
  466160:	ldr	x8, [sp, #10488]
  466164:	mov	x9, #0x3c                  	// #60
  466168:	mul	x8, x8, x9
  46616c:	str	x8, [sp, #9912]
  466170:	ldr	w10, [sp, #9668]
  466174:	tbnz	w10, #0, 46ca88 <readlinkat@plt+0x69b58>
  466178:	b	4668a4 <readlinkat@plt+0x63974>
  46617c:	ldr	w8, [sp, #9668]
  466180:	tbnz	w8, #0, 466188 <readlinkat@plt+0x63258>
  466184:	b	466518 <readlinkat@plt+0x635e8>
  466188:	ldr	x8, [sp, #10488]
  46618c:	mov	x9, xzr
  466190:	add	x8, x8, #0x0
  466194:	mul	x8, x9, x8
  466198:	subs	x8, x8, #0x1
  46619c:	cmp	x8, #0x0
  4661a0:	cset	w10, ge  // ge = tcont
  4661a4:	tbnz	w10, #0, 4661dc <readlinkat@plt+0x632ac>
  4661a8:	ldr	x8, [sp, #10488]
  4661ac:	mov	x9, xzr
  4661b0:	add	x8, x8, #0x0
  4661b4:	mul	x8, x9, x8
  4661b8:	add	x8, x8, #0x1
  4661bc:	lsl	x8, x8, #62
  4661c0:	subs	x8, x8, #0x1
  4661c4:	mov	x9, #0x2                   	// #2
  4661c8:	mul	x8, x8, x9
  4661cc:	add	x8, x8, #0x1
  4661d0:	mvn	x8, x8
  4661d4:	str	x8, [sp, #952]
  4661d8:	b	4661f4 <readlinkat@plt+0x632c4>
  4661dc:	ldr	x8, [sp, #10488]
  4661e0:	mov	x9, xzr
  4661e4:	add	x8, x8, #0x0
  4661e8:	mul	x8, x9, x8
  4661ec:	add	x8, x8, #0x0
  4661f0:	str	x8, [sp, #952]
  4661f4:	ldr	x8, [sp, #952]
  4661f8:	cbnz	x8, 46620c <readlinkat@plt+0x632dc>
  4661fc:	ldr	x8, [sp, #10488]
  466200:	cmp	x8, #0x0
  466204:	cset	w9, lt  // lt = tstop
  466208:	tbnz	w9, #0, 4664e0 <readlinkat@plt+0x635b0>
  46620c:	ldr	w8, [sp, #9668]
  466210:	tbnz	w8, #0, 466218 <readlinkat@plt+0x632e8>
  466214:	b	466354 <readlinkat@plt+0x63424>
  466218:	ldr	x8, [sp, #10488]
  46621c:	cmp	x8, #0x0
  466220:	cset	w9, ge  // ge = tcont
  466224:	tbnz	w9, #0, 4662b4 <readlinkat@plt+0x63384>
  466228:	ldr	x8, [sp, #10488]
  46622c:	ldr	x9, [sp, #10488]
  466230:	mov	x10, xzr
  466234:	add	x9, x9, #0x0
  466238:	mul	x9, x10, x9
  46623c:	subs	x9, x9, #0x1
  466240:	cmp	x9, #0x0
  466244:	cset	w11, ge  // ge = tcont
  466248:	str	x8, [sp, #944]
  46624c:	tbnz	w11, #0, 466280 <readlinkat@plt+0x63350>
  466250:	ldr	x8, [sp, #10488]
  466254:	mov	x9, xzr
  466258:	add	x8, x8, #0x0
  46625c:	mul	x8, x9, x8
  466260:	add	x8, x8, #0x1
  466264:	lsl	x8, x8, #62
  466268:	subs	x8, x8, #0x1
  46626c:	mov	x9, #0x2                   	// #2
  466270:	mul	x8, x8, x9
  466274:	add	x8, x8, #0x1
  466278:	str	x8, [sp, #936]
  46627c:	b	466298 <readlinkat@plt+0x63368>
  466280:	ldr	x8, [sp, #10488]
  466284:	mov	x9, xzr
  466288:	add	x8, x8, #0x0
  46628c:	mul	x8, x9, x8
  466290:	subs	x8, x8, #0x1
  466294:	str	x8, [sp, #936]
  466298:	ldr	x8, [sp, #936]
  46629c:	mov	x9, #0x3c                  	// #60
  4662a0:	sdiv	x8, x8, x9
  4662a4:	ldr	x9, [sp, #944]
  4662a8:	cmp	x9, x8
  4662ac:	b.lt	4664e0 <readlinkat@plt+0x635b0>  // b.tstop
  4662b0:	b	46648c <readlinkat@plt+0x6355c>
  4662b4:	ldr	w8, [sp, #9668]
  4662b8:	tbnz	w8, #0, 4662c0 <readlinkat@plt+0x63390>
  4662bc:	b	4662cc <readlinkat@plt+0x6339c>
  4662c0:	ldr	w8, [sp, #9668]
  4662c4:	tbnz	w8, #0, 4664e0 <readlinkat@plt+0x635b0>
  4662c8:	b	46648c <readlinkat@plt+0x6355c>
  4662cc:	ldr	x8, [sp, #10488]
  4662d0:	mov	x9, xzr
  4662d4:	add	x8, x8, #0x0
  4662d8:	mul	x8, x9, x8
  4662dc:	subs	x8, x8, #0x1
  4662e0:	cmp	x8, #0x0
  4662e4:	cset	w10, ge  // ge = tcont
  4662e8:	tbnz	w10, #0, 466320 <readlinkat@plt+0x633f0>
  4662ec:	ldr	x8, [sp, #10488]
  4662f0:	mov	x9, xzr
  4662f4:	add	x8, x8, #0x0
  4662f8:	mul	x8, x9, x8
  4662fc:	add	x8, x8, #0x1
  466300:	lsl	x8, x8, #62
  466304:	subs	x8, x8, #0x1
  466308:	mov	x9, #0x2                   	// #2
  46630c:	mul	x8, x8, x9
  466310:	add	x8, x8, #0x1
  466314:	mvn	x8, x8
  466318:	str	x8, [sp, #928]
  46631c:	b	466338 <readlinkat@plt+0x63408>
  466320:	ldr	x8, [sp, #10488]
  466324:	mov	x9, xzr
  466328:	add	x8, x8, #0x0
  46632c:	mul	x8, x9, x8
  466330:	add	x8, x8, #0x0
  466334:	str	x8, [sp, #928]
  466338:	ldr	x8, [sp, #928]
  46633c:	mov	x9, #0x3c                  	// #60
  466340:	sdiv	x8, x8, x9
  466344:	ldr	x9, [sp, #10488]
  466348:	cmp	x8, x9
  46634c:	b.lt	4664e0 <readlinkat@plt+0x635b0>  // b.tstop
  466350:	b	46648c <readlinkat@plt+0x6355c>
  466354:	ldr	w8, [sp, #9668]
  466358:	tbnz	w8, #0, 466360 <readlinkat@plt+0x63430>
  46635c:	b	46636c <readlinkat@plt+0x6343c>
  466360:	ldr	w8, [sp, #9668]
  466364:	tbnz	w8, #0, 4664e0 <readlinkat@plt+0x635b0>
  466368:	b	46648c <readlinkat@plt+0x6355c>
  46636c:	ldr	x8, [sp, #10488]
  466370:	cmp	x8, #0x0
  466374:	cset	w9, ge  // ge = tcont
  466378:	tbnz	w9, #0, 46640c <readlinkat@plt+0x634dc>
  46637c:	ldr	x8, [sp, #10488]
  466380:	ldr	x9, [sp, #10488]
  466384:	mov	x10, xzr
  466388:	add	x9, x9, #0x0
  46638c:	mul	x9, x10, x9
  466390:	subs	x9, x9, #0x1
  466394:	cmp	x9, #0x0
  466398:	cset	w11, ge  // ge = tcont
  46639c:	str	x8, [sp, #920]
  4663a0:	tbnz	w11, #0, 4663d8 <readlinkat@plt+0x634a8>
  4663a4:	ldr	x8, [sp, #10488]
  4663a8:	mov	x9, xzr
  4663ac:	add	x8, x8, #0x0
  4663b0:	mul	x8, x9, x8
  4663b4:	add	x8, x8, #0x1
  4663b8:	lsl	x8, x8, #62
  4663bc:	subs	x8, x8, #0x1
  4663c0:	mov	x9, #0x2                   	// #2
  4663c4:	mul	x8, x8, x9
  4663c8:	add	x8, x8, #0x1
  4663cc:	mvn	x8, x8
  4663d0:	str	x8, [sp, #912]
  4663d4:	b	4663f0 <readlinkat@plt+0x634c0>
  4663d8:	ldr	x8, [sp, #10488]
  4663dc:	mov	x9, xzr
  4663e0:	add	x8, x8, #0x0
  4663e4:	mul	x8, x9, x8
  4663e8:	add	x8, x8, #0x0
  4663ec:	str	x8, [sp, #912]
  4663f0:	ldr	x8, [sp, #912]
  4663f4:	mov	x9, #0x3c                  	// #60
  4663f8:	sdiv	x8, x8, x9
  4663fc:	ldr	x9, [sp, #920]
  466400:	cmp	x9, x8
  466404:	b.lt	4664e0 <readlinkat@plt+0x635b0>  // b.tstop
  466408:	b	46648c <readlinkat@plt+0x6355c>
  46640c:	ldr	x8, [sp, #10488]
  466410:	mov	x9, xzr
  466414:	add	x8, x8, #0x0
  466418:	mul	x8, x9, x8
  46641c:	subs	x8, x8, #0x1
  466420:	cmp	x8, #0x0
  466424:	cset	w10, ge  // ge = tcont
  466428:	tbnz	w10, #0, 46645c <readlinkat@plt+0x6352c>
  46642c:	ldr	x8, [sp, #10488]
  466430:	mov	x9, xzr
  466434:	add	x8, x8, #0x0
  466438:	mul	x8, x9, x8
  46643c:	add	x8, x8, #0x1
  466440:	lsl	x8, x8, #62
  466444:	subs	x8, x8, #0x1
  466448:	mov	x9, #0x2                   	// #2
  46644c:	mul	x8, x8, x9
  466450:	add	x8, x8, #0x1
  466454:	str	x8, [sp, #904]
  466458:	b	466474 <readlinkat@plt+0x63544>
  46645c:	ldr	x8, [sp, #10488]
  466460:	mov	x9, xzr
  466464:	add	x8, x8, #0x0
  466468:	mul	x8, x9, x8
  46646c:	subs	x8, x8, #0x1
  466470:	str	x8, [sp, #904]
  466474:	ldr	x8, [sp, #904]
  466478:	mov	x9, #0x3c                  	// #60
  46647c:	sdiv	x8, x8, x9
  466480:	ldr	x9, [sp, #10488]
  466484:	cmp	x8, x9
  466488:	b.lt	4664e0 <readlinkat@plt+0x635b0>  // b.tstop
  46648c:	ldr	x8, [sp, #10488]
  466490:	mov	x9, #0x3c                  	// #60
  466494:	mul	x8, x8, x9
  466498:	mov	x9, xzr
  46649c:	mul	x8, x9, x8
  4664a0:	subs	x8, x8, #0x1
  4664a4:	cmp	x8, #0x0
  4664a8:	cset	w10, ge  // ge = tcont
  4664ac:	tbnz	w10, #0, 4664c8 <readlinkat@plt+0x63598>
  4664b0:	ldr	x8, [sp, #10488]
  4664b4:	mov	x9, #0x3c                  	// #60
  4664b8:	mul	x8, x8, x9
  4664bc:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  4664c0:	cmp	x8, x9
  4664c4:	b.lt	4664e0 <readlinkat@plt+0x635b0>  // b.tstop
  4664c8:	ldr	x8, [sp, #10488]
  4664cc:	mov	x9, #0x3c                  	// #60
  4664d0:	mul	x8, x8, x9
  4664d4:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  4664d8:	cmp	x9, x8
  4664dc:	b.ge	4664fc <readlinkat@plt+0x635cc>  // b.tcont
  4664e0:	ldr	x8, [sp, #10488]
  4664e4:	mov	x9, #0x3c                  	// #60
  4664e8:	mul	x8, x8, x9
  4664ec:	str	x8, [sp, #9912]
  4664f0:	ldr	w10, [sp, #9664]
  4664f4:	tbnz	w10, #0, 46ca88 <readlinkat@plt+0x69b58>
  4664f8:	b	4668a4 <readlinkat@plt+0x63974>
  4664fc:	ldr	x8, [sp, #10488]
  466500:	mov	x9, #0x3c                  	// #60
  466504:	mul	x8, x8, x9
  466508:	str	x8, [sp, #9912]
  46650c:	ldr	w10, [sp, #9668]
  466510:	tbnz	w10, #0, 46ca88 <readlinkat@plt+0x69b58>
  466514:	b	4668a4 <readlinkat@plt+0x63974>
  466518:	ldr	x8, [sp, #10488]
  46651c:	mov	x9, xzr
  466520:	add	x8, x8, #0x0
  466524:	mul	x8, x9, x8
  466528:	subs	x8, x8, #0x1
  46652c:	cmp	x8, #0x0
  466530:	cset	w10, ge  // ge = tcont
  466534:	tbnz	w10, #0, 46656c <readlinkat@plt+0x6363c>
  466538:	ldr	x8, [sp, #10488]
  46653c:	mov	x9, xzr
  466540:	add	x8, x8, #0x0
  466544:	mul	x8, x9, x8
  466548:	add	x8, x8, #0x1
  46654c:	lsl	x8, x8, #62
  466550:	subs	x8, x8, #0x1
  466554:	mov	x9, #0x2                   	// #2
  466558:	mul	x8, x8, x9
  46655c:	add	x8, x8, #0x1
  466560:	mvn	x8, x8
  466564:	str	x8, [sp, #896]
  466568:	b	466584 <readlinkat@plt+0x63654>
  46656c:	ldr	x8, [sp, #10488]
  466570:	mov	x9, xzr
  466574:	add	x8, x8, #0x0
  466578:	mul	x8, x9, x8
  46657c:	add	x8, x8, #0x0
  466580:	str	x8, [sp, #896]
  466584:	ldr	x8, [sp, #896]
  466588:	cbnz	x8, 46659c <readlinkat@plt+0x6366c>
  46658c:	ldr	x8, [sp, #10488]
  466590:	cmp	x8, #0x0
  466594:	cset	w9, lt  // lt = tstop
  466598:	tbnz	w9, #0, 466870 <readlinkat@plt+0x63940>
  46659c:	ldr	w8, [sp, #9668]
  4665a0:	tbnz	w8, #0, 4665a8 <readlinkat@plt+0x63678>
  4665a4:	b	4666e4 <readlinkat@plt+0x637b4>
  4665a8:	ldr	x8, [sp, #10488]
  4665ac:	cmp	x8, #0x0
  4665b0:	cset	w9, ge  // ge = tcont
  4665b4:	tbnz	w9, #0, 466644 <readlinkat@plt+0x63714>
  4665b8:	ldr	x8, [sp, #10488]
  4665bc:	ldr	x9, [sp, #10488]
  4665c0:	mov	x10, xzr
  4665c4:	add	x9, x9, #0x0
  4665c8:	mul	x9, x10, x9
  4665cc:	subs	x9, x9, #0x1
  4665d0:	cmp	x9, #0x0
  4665d4:	cset	w11, ge  // ge = tcont
  4665d8:	str	x8, [sp, #888]
  4665dc:	tbnz	w11, #0, 466610 <readlinkat@plt+0x636e0>
  4665e0:	ldr	x8, [sp, #10488]
  4665e4:	mov	x9, xzr
  4665e8:	add	x8, x8, #0x0
  4665ec:	mul	x8, x9, x8
  4665f0:	add	x8, x8, #0x1
  4665f4:	lsl	x8, x8, #62
  4665f8:	subs	x8, x8, #0x1
  4665fc:	mov	x9, #0x2                   	// #2
  466600:	mul	x8, x8, x9
  466604:	add	x8, x8, #0x1
  466608:	str	x8, [sp, #880]
  46660c:	b	466628 <readlinkat@plt+0x636f8>
  466610:	ldr	x8, [sp, #10488]
  466614:	mov	x9, xzr
  466618:	add	x8, x8, #0x0
  46661c:	mul	x8, x9, x8
  466620:	subs	x8, x8, #0x1
  466624:	str	x8, [sp, #880]
  466628:	ldr	x8, [sp, #880]
  46662c:	mov	x9, #0x3c                  	// #60
  466630:	sdiv	x8, x8, x9
  466634:	ldr	x9, [sp, #888]
  466638:	cmp	x9, x8
  46663c:	b.lt	466870 <readlinkat@plt+0x63940>  // b.tstop
  466640:	b	46681c <readlinkat@plt+0x638ec>
  466644:	ldr	w8, [sp, #9668]
  466648:	tbnz	w8, #0, 466650 <readlinkat@plt+0x63720>
  46664c:	b	46665c <readlinkat@plt+0x6372c>
  466650:	ldr	w8, [sp, #9668]
  466654:	tbnz	w8, #0, 466870 <readlinkat@plt+0x63940>
  466658:	b	46681c <readlinkat@plt+0x638ec>
  46665c:	ldr	x8, [sp, #10488]
  466660:	mov	x9, xzr
  466664:	add	x8, x8, #0x0
  466668:	mul	x8, x9, x8
  46666c:	subs	x8, x8, #0x1
  466670:	cmp	x8, #0x0
  466674:	cset	w10, ge  // ge = tcont
  466678:	tbnz	w10, #0, 4666b0 <readlinkat@plt+0x63780>
  46667c:	ldr	x8, [sp, #10488]
  466680:	mov	x9, xzr
  466684:	add	x8, x8, #0x0
  466688:	mul	x8, x9, x8
  46668c:	add	x8, x8, #0x1
  466690:	lsl	x8, x8, #62
  466694:	subs	x8, x8, #0x1
  466698:	mov	x9, #0x2                   	// #2
  46669c:	mul	x8, x8, x9
  4666a0:	add	x8, x8, #0x1
  4666a4:	mvn	x8, x8
  4666a8:	str	x8, [sp, #872]
  4666ac:	b	4666c8 <readlinkat@plt+0x63798>
  4666b0:	ldr	x8, [sp, #10488]
  4666b4:	mov	x9, xzr
  4666b8:	add	x8, x8, #0x0
  4666bc:	mul	x8, x9, x8
  4666c0:	add	x8, x8, #0x0
  4666c4:	str	x8, [sp, #872]
  4666c8:	ldr	x8, [sp, #872]
  4666cc:	mov	x9, #0x3c                  	// #60
  4666d0:	sdiv	x8, x8, x9
  4666d4:	ldr	x9, [sp, #10488]
  4666d8:	cmp	x8, x9
  4666dc:	b.lt	466870 <readlinkat@plt+0x63940>  // b.tstop
  4666e0:	b	46681c <readlinkat@plt+0x638ec>
  4666e4:	ldr	w8, [sp, #9668]
  4666e8:	tbnz	w8, #0, 4666f0 <readlinkat@plt+0x637c0>
  4666ec:	b	4666fc <readlinkat@plt+0x637cc>
  4666f0:	ldr	w8, [sp, #9668]
  4666f4:	tbnz	w8, #0, 466870 <readlinkat@plt+0x63940>
  4666f8:	b	46681c <readlinkat@plt+0x638ec>
  4666fc:	ldr	x8, [sp, #10488]
  466700:	cmp	x8, #0x0
  466704:	cset	w9, ge  // ge = tcont
  466708:	tbnz	w9, #0, 46679c <readlinkat@plt+0x6386c>
  46670c:	ldr	x8, [sp, #10488]
  466710:	ldr	x9, [sp, #10488]
  466714:	mov	x10, xzr
  466718:	add	x9, x9, #0x0
  46671c:	mul	x9, x10, x9
  466720:	subs	x9, x9, #0x1
  466724:	cmp	x9, #0x0
  466728:	cset	w11, ge  // ge = tcont
  46672c:	str	x8, [sp, #864]
  466730:	tbnz	w11, #0, 466768 <readlinkat@plt+0x63838>
  466734:	ldr	x8, [sp, #10488]
  466738:	mov	x9, xzr
  46673c:	add	x8, x8, #0x0
  466740:	mul	x8, x9, x8
  466744:	add	x8, x8, #0x1
  466748:	lsl	x8, x8, #62
  46674c:	subs	x8, x8, #0x1
  466750:	mov	x9, #0x2                   	// #2
  466754:	mul	x8, x8, x9
  466758:	add	x8, x8, #0x1
  46675c:	mvn	x8, x8
  466760:	str	x8, [sp, #856]
  466764:	b	466780 <readlinkat@plt+0x63850>
  466768:	ldr	x8, [sp, #10488]
  46676c:	mov	x9, xzr
  466770:	add	x8, x8, #0x0
  466774:	mul	x8, x9, x8
  466778:	add	x8, x8, #0x0
  46677c:	str	x8, [sp, #856]
  466780:	ldr	x8, [sp, #856]
  466784:	mov	x9, #0x3c                  	// #60
  466788:	sdiv	x8, x8, x9
  46678c:	ldr	x9, [sp, #864]
  466790:	cmp	x9, x8
  466794:	b.lt	466870 <readlinkat@plt+0x63940>  // b.tstop
  466798:	b	46681c <readlinkat@plt+0x638ec>
  46679c:	ldr	x8, [sp, #10488]
  4667a0:	mov	x9, xzr
  4667a4:	add	x8, x8, #0x0
  4667a8:	mul	x8, x9, x8
  4667ac:	subs	x8, x8, #0x1
  4667b0:	cmp	x8, #0x0
  4667b4:	cset	w10, ge  // ge = tcont
  4667b8:	tbnz	w10, #0, 4667ec <readlinkat@plt+0x638bc>
  4667bc:	ldr	x8, [sp, #10488]
  4667c0:	mov	x9, xzr
  4667c4:	add	x8, x8, #0x0
  4667c8:	mul	x8, x9, x8
  4667cc:	add	x8, x8, #0x1
  4667d0:	lsl	x8, x8, #62
  4667d4:	subs	x8, x8, #0x1
  4667d8:	mov	x9, #0x2                   	// #2
  4667dc:	mul	x8, x8, x9
  4667e0:	add	x8, x8, #0x1
  4667e4:	str	x8, [sp, #848]
  4667e8:	b	466804 <readlinkat@plt+0x638d4>
  4667ec:	ldr	x8, [sp, #10488]
  4667f0:	mov	x9, xzr
  4667f4:	add	x8, x8, #0x0
  4667f8:	mul	x8, x9, x8
  4667fc:	subs	x8, x8, #0x1
  466800:	str	x8, [sp, #848]
  466804:	ldr	x8, [sp, #848]
  466808:	mov	x9, #0x3c                  	// #60
  46680c:	sdiv	x8, x8, x9
  466810:	ldr	x9, [sp, #10488]
  466814:	cmp	x8, x9
  466818:	b.lt	466870 <readlinkat@plt+0x63940>  // b.tstop
  46681c:	ldr	x8, [sp, #10488]
  466820:	mov	x9, #0x3c                  	// #60
  466824:	mul	x8, x8, x9
  466828:	mov	x9, xzr
  46682c:	mul	x8, x9, x8
  466830:	subs	x8, x8, #0x1
  466834:	cmp	x8, #0x0
  466838:	cset	w10, ge  // ge = tcont
  46683c:	tbnz	w10, #0, 466858 <readlinkat@plt+0x63928>
  466840:	ldr	x8, [sp, #10488]
  466844:	mov	x9, #0x3c                  	// #60
  466848:	mul	x8, x8, x9
  46684c:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  466850:	cmp	x8, x9
  466854:	b.lt	466870 <readlinkat@plt+0x63940>  // b.tstop
  466858:	ldr	x8, [sp, #10488]
  46685c:	mov	x9, #0x3c                  	// #60
  466860:	mul	x8, x8, x9
  466864:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  466868:	cmp	x9, x8
  46686c:	b.ge	46688c <readlinkat@plt+0x6395c>  // b.tcont
  466870:	ldr	x8, [sp, #10488]
  466874:	mov	x9, #0x3c                  	// #60
  466878:	mul	x8, x8, x9
  46687c:	str	x8, [sp, #9912]
  466880:	ldr	w10, [sp, #9664]
  466884:	tbnz	w10, #0, 46ca88 <readlinkat@plt+0x69b58>
  466888:	b	4668a4 <readlinkat@plt+0x63974>
  46688c:	ldr	x8, [sp, #10488]
  466890:	mov	x9, #0x3c                  	// #60
  466894:	mul	x8, x8, x9
  466898:	str	x8, [sp, #9912]
  46689c:	ldr	w10, [sp, #9668]
  4668a0:	tbnz	w10, #0, 46ca88 <readlinkat@plt+0x69b58>
  4668a4:	ldr	w8, [sp, #9668]
  4668a8:	tbnz	w8, #0, 4668b0 <readlinkat@plt+0x63980>
  4668ac:	b	466ffc <readlinkat@plt+0x640cc>
  4668b0:	ldr	w8, [sp, #9668]
  4668b4:	tbnz	w8, #0, 4668bc <readlinkat@plt+0x6398c>
  4668b8:	b	466d00 <readlinkat@plt+0x63dd0>
  4668bc:	ldr	x8, [sp, #9912]
  4668c0:	lsl	w8, w8, #24
  4668c4:	mov	x9, #0x18                  	// #24
  4668c8:	asr	w8, w8, w9
  4668cc:	mov	w9, wzr
  4668d0:	mul	w8, w9, w8
  4668d4:	ldr	x10, [sp, #9920]
  4668d8:	lsl	w10, w10, #24
  4668dc:	add	w8, w8, w10, asr #24
  4668e0:	mul	w8, w9, w8
  4668e4:	subs	w8, w8, #0x1
  4668e8:	cmp	w8, #0x0
  4668ec:	cset	w8, ge  // ge = tcont
  4668f0:	tbnz	w8, #0, 466940 <readlinkat@plt+0x63a10>
  4668f4:	ldr	x8, [sp, #9912]
  4668f8:	lsl	w8, w8, #24
  4668fc:	mov	x9, #0x18                  	// #24
  466900:	asr	w8, w8, w9
  466904:	mov	w9, wzr
  466908:	mul	w8, w9, w8
  46690c:	ldr	x10, [sp, #9920]
  466910:	lsl	w10, w10, #24
  466914:	add	w8, w8, w10, asr #24
  466918:	mul	w8, w9, w8
  46691c:	add	w8, w8, #0x1
  466920:	lsl	w8, w8, #30
  466924:	subs	w8, w8, #0x1
  466928:	mov	w9, #0x2                   	// #2
  46692c:	mul	w8, w8, w9
  466930:	add	w8, w8, #0x1
  466934:	mvn	w8, w8
  466938:	str	w8, [sp, #844]
  46693c:	b	466970 <readlinkat@plt+0x63a40>
  466940:	ldr	x8, [sp, #9912]
  466944:	lsl	w8, w8, #24
  466948:	mov	x9, #0x18                  	// #24
  46694c:	asr	w8, w8, w9
  466950:	mov	w9, wzr
  466954:	mul	w8, w9, w8
  466958:	ldr	x10, [sp, #9920]
  46695c:	lsl	w10, w10, #24
  466960:	add	w8, w8, w10, asr #24
  466964:	mul	w8, w9, w8
  466968:	add	w8, w8, #0x0
  46696c:	str	w8, [sp, #844]
  466970:	ldr	w8, [sp, #844]
  466974:	cmp	w8, #0x0
  466978:	cset	w8, ge  // ge = tcont
  46697c:	tbnz	w8, #0, 466b58 <readlinkat@plt+0x63c28>
  466980:	ldr	x8, [sp, #9912]
  466984:	lsl	w8, w8, #24
  466988:	asr	w8, w8, #24
  46698c:	cmp	w8, #0x0
  466990:	cset	w8, ge  // ge = tcont
  466994:	tbnz	w8, #0, 466a80 <readlinkat@plt+0x63b50>
  466998:	ldr	x8, [sp, #9920]
  46699c:	lsl	w8, w8, #24
  4669a0:	mov	x9, #0x18                  	// #24
  4669a4:	mov	x0, x9
  4669a8:	asr	w8, w8, w0
  4669ac:	ldr	x10, [sp, #9912]
  4669b0:	lsl	w10, w10, #24
  4669b4:	asr	w9, w10, w9
  4669b8:	mov	w10, wzr
  4669bc:	mul	w9, w10, w9
  4669c0:	ldr	x11, [sp, #9920]
  4669c4:	lsl	w11, w11, #24
  4669c8:	add	w9, w9, w11, asr #24
  4669cc:	mul	w9, w10, w9
  4669d0:	subs	w9, w9, #0x1
  4669d4:	cmp	w9, #0x0
  4669d8:	cset	w9, ge  // ge = tcont
  4669dc:	str	w8, [sp, #840]
  4669e0:	tbnz	w9, #0, 466a30 <readlinkat@plt+0x63b00>
  4669e4:	ldr	x8, [sp, #9912]
  4669e8:	lsl	w8, w8, #24
  4669ec:	mov	x9, #0x18                  	// #24
  4669f0:	asr	w8, w8, w9
  4669f4:	mov	w9, wzr
  4669f8:	mul	w8, w9, w8
  4669fc:	ldr	x10, [sp, #9920]
  466a00:	lsl	w10, w10, #24
  466a04:	add	w8, w8, w10, asr #24
  466a08:	mul	w8, w9, w8
  466a0c:	add	w8, w8, #0x1
  466a10:	lsl	w8, w8, #30
  466a14:	subs	w8, w8, #0x1
  466a18:	mov	w9, #0x2                   	// #2
  466a1c:	mul	w8, w8, w9
  466a20:	add	w8, w8, #0x1
  466a24:	mvn	w8, w8
  466a28:	str	w8, [sp, #836]
  466a2c:	b	466a60 <readlinkat@plt+0x63b30>
  466a30:	ldr	x8, [sp, #9912]
  466a34:	lsl	w8, w8, #24
  466a38:	mov	x9, #0x18                  	// #24
  466a3c:	asr	w8, w8, w9
  466a40:	mov	w9, wzr
  466a44:	mul	w8, w9, w8
  466a48:	ldr	x10, [sp, #9920]
  466a4c:	lsl	w10, w10, #24
  466a50:	add	w8, w8, w10, asr #24
  466a54:	mul	w8, w9, w8
  466a58:	add	w8, w8, #0x0
  466a5c:	str	w8, [sp, #836]
  466a60:	ldr	w8, [sp, #836]
  466a64:	ldr	x9, [sp, #9912]
  466a68:	lsl	w9, w9, #24
  466a6c:	subs	w8, w8, w9, asr #24
  466a70:	ldr	w9, [sp, #840]
  466a74:	cmp	w9, w8
  466a78:	b.lt	466c98 <readlinkat@plt+0x63d68>  // b.tstop
  466a7c:	b	466c20 <readlinkat@plt+0x63cf0>
  466a80:	ldr	x8, [sp, #9912]
  466a84:	lsl	w8, w8, #24
  466a88:	mov	x9, #0x18                  	// #24
  466a8c:	asr	w8, w8, w9
  466a90:	mov	w9, wzr
  466a94:	mul	w8, w9, w8
  466a98:	ldr	x10, [sp, #9920]
  466a9c:	lsl	w10, w10, #24
  466aa0:	add	w8, w8, w10, asr #24
  466aa4:	mul	w8, w9, w8
  466aa8:	subs	w8, w8, #0x1
  466aac:	cmp	w8, #0x0
  466ab0:	cset	w8, ge  // ge = tcont
  466ab4:	tbnz	w8, #0, 466b00 <readlinkat@plt+0x63bd0>
  466ab8:	ldr	x8, [sp, #9912]
  466abc:	lsl	w8, w8, #24
  466ac0:	mov	x9, #0x18                  	// #24
  466ac4:	asr	w8, w8, w9
  466ac8:	mov	w9, wzr
  466acc:	mul	w8, w9, w8
  466ad0:	ldr	x10, [sp, #9920]
  466ad4:	lsl	w10, w10, #24
  466ad8:	add	w8, w8, w10, asr #24
  466adc:	mul	w8, w9, w8
  466ae0:	add	w8, w8, #0x1
  466ae4:	lsl	w8, w8, #30
  466ae8:	subs	w8, w8, #0x1
  466aec:	mov	w9, #0x2                   	// #2
  466af0:	mul	w8, w8, w9
  466af4:	add	w8, w8, #0x1
  466af8:	str	w8, [sp, #832]
  466afc:	b	466b30 <readlinkat@plt+0x63c00>
  466b00:	ldr	x8, [sp, #9912]
  466b04:	lsl	w8, w8, #24
  466b08:	mov	x9, #0x18                  	// #24
  466b0c:	asr	w8, w8, w9
  466b10:	mov	w9, wzr
  466b14:	mul	w8, w9, w8
  466b18:	ldr	x10, [sp, #9920]
  466b1c:	lsl	w10, w10, #24
  466b20:	add	w8, w8, w10, asr #24
  466b24:	mul	w8, w9, w8
  466b28:	subs	w8, w8, #0x1
  466b2c:	str	w8, [sp, #832]
  466b30:	ldr	w8, [sp, #832]
  466b34:	ldr	x9, [sp, #9912]
  466b38:	lsl	w9, w9, #24
  466b3c:	subs	w8, w8, w9, asr #24
  466b40:	ldr	x10, [sp, #9920]
  466b44:	lsl	w9, w10, #24
  466b48:	asr	w9, w9, #24
  466b4c:	cmp	w8, w9
  466b50:	b.lt	466c98 <readlinkat@plt+0x63d68>  // b.tstop
  466b54:	b	466c20 <readlinkat@plt+0x63cf0>
  466b58:	ldr	x8, [sp, #9920]
  466b5c:	lsl	w8, w8, #24
  466b60:	asr	w8, w8, #24
  466b64:	cmp	w8, #0x0
  466b68:	cset	w8, ge  // ge = tcont
  466b6c:	tbnz	w8, #0, 466ba4 <readlinkat@plt+0x63c74>
  466b70:	ldr	x8, [sp, #9912]
  466b74:	lsl	w8, w8, #24
  466b78:	mov	x9, #0x18                  	// #24
  466b7c:	asr	w8, w8, w9
  466b80:	ldr	x10, [sp, #9920]
  466b84:	lsl	w9, w10, #24
  466b88:	ldr	x11, [sp, #9912]
  466b8c:	lsl	w10, w11, #24
  466b90:	asr	w10, w10, #24
  466b94:	add	w9, w10, w9, asr #24
  466b98:	cmp	w8, w9
  466b9c:	b.le	466c98 <readlinkat@plt+0x63d68>
  466ba0:	b	466c20 <readlinkat@plt+0x63cf0>
  466ba4:	ldr	x8, [sp, #9912]
  466ba8:	lsl	w8, w8, #24
  466bac:	asr	w8, w8, #24
  466bb0:	cmp	w8, #0x0
  466bb4:	cset	w8, ge  // ge = tcont
  466bb8:	tbnz	w8, #0, 466bf0 <readlinkat@plt+0x63cc0>
  466bbc:	ldr	x8, [sp, #9920]
  466bc0:	lsl	w8, w8, #24
  466bc4:	mov	x9, #0x18                  	// #24
  466bc8:	asr	w8, w8, w9
  466bcc:	ldr	x10, [sp, #9920]
  466bd0:	lsl	w9, w10, #24
  466bd4:	ldr	x11, [sp, #9912]
  466bd8:	lsl	w10, w11, #24
  466bdc:	asr	w10, w10, #24
  466be0:	add	w9, w10, w9, asr #24
  466be4:	cmp	w8, w9
  466be8:	b.le	466c98 <readlinkat@plt+0x63d68>
  466bec:	b	466c20 <readlinkat@plt+0x63cf0>
  466bf0:	ldr	x8, [sp, #9920]
  466bf4:	lsl	w8, w8, #24
  466bf8:	mov	x9, #0x18                  	// #24
  466bfc:	ldr	x10, [sp, #9912]
  466c00:	lsl	w10, w10, #24
  466c04:	asr	w9, w10, w9
  466c08:	add	w8, w9, w8, asr #24
  466c0c:	ldr	x11, [sp, #9912]
  466c10:	lsl	w9, w11, #24
  466c14:	asr	w9, w9, #24
  466c18:	cmp	w8, w9
  466c1c:	b.lt	466c98 <readlinkat@plt+0x63d68>  // b.tstop
  466c20:	ldr	x8, [sp, #9920]
  466c24:	lsl	w8, w8, #24
  466c28:	ldr	x9, [sp, #9912]
  466c2c:	lsl	w9, w9, #24
  466c30:	asr	w9, w9, #24
  466c34:	add	w8, w9, w8, asr #24
  466c38:	mov	w9, wzr
  466c3c:	mul	w8, w9, w8
  466c40:	subs	w8, w8, #0x1
  466c44:	cmp	w8, #0x0
  466c48:	cset	w8, ge  // ge = tcont
  466c4c:	tbnz	w8, #0, 466c74 <readlinkat@plt+0x63d44>
  466c50:	ldr	x8, [sp, #9920]
  466c54:	lsl	w8, w8, #24
  466c58:	ldr	x9, [sp, #9912]
  466c5c:	lsl	w9, w9, #24
  466c60:	asr	w9, w9, #24
  466c64:	add	w8, w9, w8, asr #24
  466c68:	mov	w9, #0xffffff80            	// #-128
  466c6c:	cmp	w8, w9
  466c70:	b.lt	466c98 <readlinkat@plt+0x63d68>  // b.tstop
  466c74:	ldr	x8, [sp, #9920]
  466c78:	lsl	w8, w8, #24
  466c7c:	ldr	x9, [sp, #9912]
  466c80:	lsl	w9, w9, #24
  466c84:	asr	w9, w9, #24
  466c88:	add	w8, w9, w8, asr #24
  466c8c:	mov	w9, #0x7f                  	// #127
  466c90:	cmp	w9, w8
  466c94:	b.ge	466ccc <readlinkat@plt+0x63d9c>  // b.tcont
  466c98:	ldr	x8, [sp, #9920]
  466c9c:	lsl	w8, w8, #24
  466ca0:	ldr	x9, [sp, #9912]
  466ca4:	lsl	w9, w9, #24
  466ca8:	asr	w9, w9, #24
  466cac:	add	w8, w9, w8, asr #24
  466cb0:	mov	w0, w8
  466cb4:	lsl	x10, x0, #56
  466cb8:	asr	x10, x10, #56
  466cbc:	str	x10, [sp, #9904]
  466cc0:	ldr	w8, [sp, #9664]
  466cc4:	tbnz	w8, #0, 46ca88 <readlinkat@plt+0x69b58>
  466cc8:	b	468904 <readlinkat@plt+0x659d4>
  466ccc:	ldr	x8, [sp, #9920]
  466cd0:	lsl	w8, w8, #24
  466cd4:	ldr	x9, [sp, #9912]
  466cd8:	lsl	w9, w9, #24
  466cdc:	asr	w9, w9, #24
  466ce0:	add	w8, w9, w8, asr #24
  466ce4:	mov	w0, w8
  466ce8:	lsl	x10, x0, #56
  466cec:	asr	x10, x10, #56
  466cf0:	str	x10, [sp, #9904]
  466cf4:	ldr	w8, [sp, #9668]
  466cf8:	tbnz	w8, #0, 46ca88 <readlinkat@plt+0x69b58>
  466cfc:	b	468904 <readlinkat@plt+0x659d4>
  466d00:	ldr	x8, [sp, #9912]
  466d04:	mov	x9, xzr
  466d08:	mul	x8, x9, x8
  466d0c:	ldr	x10, [sp, #9920]
  466d10:	add	x8, x8, x10
  466d14:	mul	x8, x9, x8
  466d18:	subs	x8, x8, #0x1
  466d1c:	cmp	x8, #0x0
  466d20:	cset	w11, ge  // ge = tcont
  466d24:	tbnz	w11, #0, 466d64 <readlinkat@plt+0x63e34>
  466d28:	ldr	x8, [sp, #9912]
  466d2c:	mov	x9, xzr
  466d30:	mul	x8, x9, x8
  466d34:	ldr	x10, [sp, #9920]
  466d38:	add	x8, x8, x10
  466d3c:	mul	x8, x9, x8
  466d40:	add	x8, x8, #0x1
  466d44:	lsl	x8, x8, #62
  466d48:	subs	x8, x8, #0x1
  466d4c:	mov	x9, #0x2                   	// #2
  466d50:	mul	x8, x8, x9
  466d54:	add	x8, x8, #0x1
  466d58:	mvn	x8, x8
  466d5c:	str	x8, [sp, #824]
  466d60:	b	466d84 <readlinkat@plt+0x63e54>
  466d64:	ldr	x8, [sp, #9912]
  466d68:	mov	x9, xzr
  466d6c:	mul	x8, x9, x8
  466d70:	ldr	x10, [sp, #9920]
  466d74:	add	x8, x8, x10
  466d78:	mul	x8, x9, x8
  466d7c:	add	x8, x8, #0x0
  466d80:	str	x8, [sp, #824]
  466d84:	ldr	x8, [sp, #824]
  466d88:	cmp	x8, #0x0
  466d8c:	cset	w9, ge  // ge = tcont
  466d90:	tbnz	w9, #0, 466ee8 <readlinkat@plt+0x63fb8>
  466d94:	ldr	x8, [sp, #9912]
  466d98:	cmp	x8, #0x0
  466d9c:	cset	w9, ge  // ge = tcont
  466da0:	tbnz	w9, #0, 466e4c <readlinkat@plt+0x63f1c>
  466da4:	ldr	x8, [sp, #9920]
  466da8:	ldr	x9, [sp, #9912]
  466dac:	mov	x10, xzr
  466db0:	mul	x9, x10, x9
  466db4:	ldr	x11, [sp, #9920]
  466db8:	add	x9, x9, x11
  466dbc:	mul	x9, x10, x9
  466dc0:	subs	x9, x9, #0x1
  466dc4:	cmp	x9, #0x0
  466dc8:	cset	w12, ge  // ge = tcont
  466dcc:	str	x8, [sp, #816]
  466dd0:	tbnz	w12, #0, 466e10 <readlinkat@plt+0x63ee0>
  466dd4:	ldr	x8, [sp, #9912]
  466dd8:	mov	x9, xzr
  466ddc:	mul	x8, x9, x8
  466de0:	ldr	x10, [sp, #9920]
  466de4:	add	x8, x8, x10
  466de8:	mul	x8, x9, x8
  466dec:	add	x8, x8, #0x1
  466df0:	lsl	x8, x8, #62
  466df4:	subs	x8, x8, #0x1
  466df8:	mov	x9, #0x2                   	// #2
  466dfc:	mul	x8, x8, x9
  466e00:	add	x8, x8, #0x1
  466e04:	mvn	x8, x8
  466e08:	str	x8, [sp, #808]
  466e0c:	b	466e30 <readlinkat@plt+0x63f00>
  466e10:	ldr	x8, [sp, #9912]
  466e14:	mov	x9, xzr
  466e18:	mul	x8, x9, x8
  466e1c:	ldr	x10, [sp, #9920]
  466e20:	add	x8, x8, x10
  466e24:	mul	x8, x9, x8
  466e28:	add	x8, x8, #0x0
  466e2c:	str	x8, [sp, #808]
  466e30:	ldr	x8, [sp, #808]
  466e34:	ldr	x9, [sp, #9912]
  466e38:	subs	x8, x8, x9
  466e3c:	ldr	x9, [sp, #816]
  466e40:	cmp	x9, x8
  466e44:	b.lt	466fac <readlinkat@plt+0x6407c>  // b.tstop
  466e48:	b	466f58 <readlinkat@plt+0x64028>
  466e4c:	ldr	x8, [sp, #9912]
  466e50:	mov	x9, xzr
  466e54:	mul	x8, x9, x8
  466e58:	ldr	x10, [sp, #9920]
  466e5c:	add	x8, x8, x10
  466e60:	mul	x8, x9, x8
  466e64:	subs	x8, x8, #0x1
  466e68:	cmp	x8, #0x0
  466e6c:	cset	w11, ge  // ge = tcont
  466e70:	tbnz	w11, #0, 466eac <readlinkat@plt+0x63f7c>
  466e74:	ldr	x8, [sp, #9912]
  466e78:	mov	x9, xzr
  466e7c:	mul	x8, x9, x8
  466e80:	ldr	x10, [sp, #9920]
  466e84:	add	x8, x8, x10
  466e88:	mul	x8, x9, x8
  466e8c:	add	x8, x8, #0x1
  466e90:	lsl	x8, x8, #62
  466e94:	subs	x8, x8, #0x1
  466e98:	mov	x9, #0x2                   	// #2
  466e9c:	mul	x8, x8, x9
  466ea0:	add	x8, x8, #0x1
  466ea4:	str	x8, [sp, #800]
  466ea8:	b	466ecc <readlinkat@plt+0x63f9c>
  466eac:	ldr	x8, [sp, #9912]
  466eb0:	mov	x9, xzr
  466eb4:	mul	x8, x9, x8
  466eb8:	ldr	x10, [sp, #9920]
  466ebc:	add	x8, x8, x10
  466ec0:	mul	x8, x9, x8
  466ec4:	subs	x8, x8, #0x1
  466ec8:	str	x8, [sp, #800]
  466ecc:	ldr	x8, [sp, #800]
  466ed0:	ldr	x9, [sp, #9912]
  466ed4:	subs	x8, x8, x9
  466ed8:	ldr	x9, [sp, #9920]
  466edc:	cmp	x8, x9
  466ee0:	b.lt	466fac <readlinkat@plt+0x6407c>  // b.tstop
  466ee4:	b	466f58 <readlinkat@plt+0x64028>
  466ee8:	ldr	x8, [sp, #9920]
  466eec:	cmp	x8, #0x0
  466ef0:	cset	w9, ge  // ge = tcont
  466ef4:	tbnz	w9, #0, 466f14 <readlinkat@plt+0x63fe4>
  466ef8:	ldr	x8, [sp, #9912]
  466efc:	ldr	x9, [sp, #9920]
  466f00:	ldr	x10, [sp, #9912]
  466f04:	add	x9, x9, x10
  466f08:	cmp	x8, x9
  466f0c:	b.le	466fac <readlinkat@plt+0x6407c>
  466f10:	b	466f58 <readlinkat@plt+0x64028>
  466f14:	ldr	x8, [sp, #9912]
  466f18:	cmp	x8, #0x0
  466f1c:	cset	w9, ge  // ge = tcont
  466f20:	tbnz	w9, #0, 466f40 <readlinkat@plt+0x64010>
  466f24:	ldr	x8, [sp, #9920]
  466f28:	ldr	x9, [sp, #9920]
  466f2c:	ldr	x10, [sp, #9912]
  466f30:	add	x9, x9, x10
  466f34:	cmp	x8, x9
  466f38:	b.le	466fac <readlinkat@plt+0x6407c>
  466f3c:	b	466f58 <readlinkat@plt+0x64028>
  466f40:	ldr	x8, [sp, #9920]
  466f44:	ldr	x9, [sp, #9912]
  466f48:	add	x8, x8, x9
  466f4c:	ldr	x9, [sp, #9912]
  466f50:	cmp	x8, x9
  466f54:	b.lt	466fac <readlinkat@plt+0x6407c>  // b.tstop
  466f58:	ldr	x8, [sp, #9920]
  466f5c:	ldr	x9, [sp, #9912]
  466f60:	add	x8, x8, x9
  466f64:	mov	x9, xzr
  466f68:	mul	x8, x9, x8
  466f6c:	subs	x8, x8, #0x1
  466f70:	cmp	x8, #0x0
  466f74:	cset	w10, ge  // ge = tcont
  466f78:	tbnz	w10, #0, 466f94 <readlinkat@plt+0x64064>
  466f7c:	ldr	x8, [sp, #9920]
  466f80:	ldr	x9, [sp, #9912]
  466f84:	add	x8, x8, x9
  466f88:	mov	x9, #0xffffffffffffff80    	// #-128
  466f8c:	cmp	x8, x9
  466f90:	b.lt	466fac <readlinkat@plt+0x6407c>  // b.tstop
  466f94:	ldr	x8, [sp, #9920]
  466f98:	ldr	x9, [sp, #9912]
  466f9c:	add	x8, x8, x9
  466fa0:	mov	x9, #0x7f                  	// #127
  466fa4:	cmp	x9, x8
  466fa8:	b.ge	466fd4 <readlinkat@plt+0x640a4>  // b.tcont
  466fac:	ldr	x8, [sp, #9920]
  466fb0:	ldr	x9, [sp, #9912]
  466fb4:	add	w8, w8, w9
  466fb8:	mov	w0, w8
  466fbc:	lsl	x10, x0, #56
  466fc0:	asr	x10, x10, #56
  466fc4:	str	x10, [sp, #9904]
  466fc8:	ldr	w8, [sp, #9664]
  466fcc:	tbnz	w8, #0, 46ca88 <readlinkat@plt+0x69b58>
  466fd0:	b	468904 <readlinkat@plt+0x659d4>
  466fd4:	ldr	x8, [sp, #9920]
  466fd8:	ldr	x9, [sp, #9912]
  466fdc:	add	w8, w8, w9
  466fe0:	mov	w0, w8
  466fe4:	lsl	x10, x0, #56
  466fe8:	asr	x10, x10, #56
  466fec:	str	x10, [sp, #9904]
  466ff0:	ldr	w8, [sp, #9668]
  466ff4:	tbnz	w8, #0, 46ca88 <readlinkat@plt+0x69b58>
  466ff8:	b	468904 <readlinkat@plt+0x659d4>
  466ffc:	ldr	w8, [sp, #9668]
  467000:	tbnz	w8, #0, 467008 <readlinkat@plt+0x640d8>
  467004:	b	467754 <readlinkat@plt+0x64824>
  467008:	ldr	w8, [sp, #9668]
  46700c:	tbnz	w8, #0, 467014 <readlinkat@plt+0x640e4>
  467010:	b	467458 <readlinkat@plt+0x64528>
  467014:	ldr	x8, [sp, #9912]
  467018:	lsl	w8, w8, #16
  46701c:	mov	x9, #0x10                  	// #16
  467020:	asr	w8, w8, w9
  467024:	mov	w9, wzr
  467028:	mul	w8, w9, w8
  46702c:	ldr	x10, [sp, #9920]
  467030:	lsl	w10, w10, #16
  467034:	add	w8, w8, w10, asr #16
  467038:	mul	w8, w9, w8
  46703c:	subs	w8, w8, #0x1
  467040:	cmp	w8, #0x0
  467044:	cset	w8, ge  // ge = tcont
  467048:	tbnz	w8, #0, 467098 <readlinkat@plt+0x64168>
  46704c:	ldr	x8, [sp, #9912]
  467050:	lsl	w8, w8, #16
  467054:	mov	x9, #0x10                  	// #16
  467058:	asr	w8, w8, w9
  46705c:	mov	w9, wzr
  467060:	mul	w8, w9, w8
  467064:	ldr	x10, [sp, #9920]
  467068:	lsl	w10, w10, #16
  46706c:	add	w8, w8, w10, asr #16
  467070:	mul	w8, w9, w8
  467074:	add	w8, w8, #0x1
  467078:	lsl	w8, w8, #30
  46707c:	subs	w8, w8, #0x1
  467080:	mov	w9, #0x2                   	// #2
  467084:	mul	w8, w8, w9
  467088:	add	w8, w8, #0x1
  46708c:	mvn	w8, w8
  467090:	str	w8, [sp, #796]
  467094:	b	4670c8 <readlinkat@plt+0x64198>
  467098:	ldr	x8, [sp, #9912]
  46709c:	lsl	w8, w8, #16
  4670a0:	mov	x9, #0x10                  	// #16
  4670a4:	asr	w8, w8, w9
  4670a8:	mov	w9, wzr
  4670ac:	mul	w8, w9, w8
  4670b0:	ldr	x10, [sp, #9920]
  4670b4:	lsl	w10, w10, #16
  4670b8:	add	w8, w8, w10, asr #16
  4670bc:	mul	w8, w9, w8
  4670c0:	add	w8, w8, #0x0
  4670c4:	str	w8, [sp, #796]
  4670c8:	ldr	w8, [sp, #796]
  4670cc:	cmp	w8, #0x0
  4670d0:	cset	w8, ge  // ge = tcont
  4670d4:	tbnz	w8, #0, 4672b0 <readlinkat@plt+0x64380>
  4670d8:	ldr	x8, [sp, #9912]
  4670dc:	lsl	w8, w8, #16
  4670e0:	asr	w8, w8, #16
  4670e4:	cmp	w8, #0x0
  4670e8:	cset	w8, ge  // ge = tcont
  4670ec:	tbnz	w8, #0, 4671d8 <readlinkat@plt+0x642a8>
  4670f0:	ldr	x8, [sp, #9920]
  4670f4:	lsl	w8, w8, #16
  4670f8:	mov	x9, #0x10                  	// #16
  4670fc:	mov	x0, x9
  467100:	asr	w8, w8, w0
  467104:	ldr	x10, [sp, #9912]
  467108:	lsl	w10, w10, #16
  46710c:	asr	w9, w10, w9
  467110:	mov	w10, wzr
  467114:	mul	w9, w10, w9
  467118:	ldr	x11, [sp, #9920]
  46711c:	lsl	w11, w11, #16
  467120:	add	w9, w9, w11, asr #16
  467124:	mul	w9, w10, w9
  467128:	subs	w9, w9, #0x1
  46712c:	cmp	w9, #0x0
  467130:	cset	w9, ge  // ge = tcont
  467134:	str	w8, [sp, #792]
  467138:	tbnz	w9, #0, 467188 <readlinkat@plt+0x64258>
  46713c:	ldr	x8, [sp, #9912]
  467140:	lsl	w8, w8, #16
  467144:	mov	x9, #0x10                  	// #16
  467148:	asr	w8, w8, w9
  46714c:	mov	w9, wzr
  467150:	mul	w8, w9, w8
  467154:	ldr	x10, [sp, #9920]
  467158:	lsl	w10, w10, #16
  46715c:	add	w8, w8, w10, asr #16
  467160:	mul	w8, w9, w8
  467164:	add	w8, w8, #0x1
  467168:	lsl	w8, w8, #30
  46716c:	subs	w8, w8, #0x1
  467170:	mov	w9, #0x2                   	// #2
  467174:	mul	w8, w8, w9
  467178:	add	w8, w8, #0x1
  46717c:	mvn	w8, w8
  467180:	str	w8, [sp, #788]
  467184:	b	4671b8 <readlinkat@plt+0x64288>
  467188:	ldr	x8, [sp, #9912]
  46718c:	lsl	w8, w8, #16
  467190:	mov	x9, #0x10                  	// #16
  467194:	asr	w8, w8, w9
  467198:	mov	w9, wzr
  46719c:	mul	w8, w9, w8
  4671a0:	ldr	x10, [sp, #9920]
  4671a4:	lsl	w10, w10, #16
  4671a8:	add	w8, w8, w10, asr #16
  4671ac:	mul	w8, w9, w8
  4671b0:	add	w8, w8, #0x0
  4671b4:	str	w8, [sp, #788]
  4671b8:	ldr	w8, [sp, #788]
  4671bc:	ldr	x9, [sp, #9912]
  4671c0:	lsl	w9, w9, #16
  4671c4:	subs	w8, w8, w9, asr #16
  4671c8:	ldr	w9, [sp, #792]
  4671cc:	cmp	w9, w8
  4671d0:	b.lt	4673f0 <readlinkat@plt+0x644c0>  // b.tstop
  4671d4:	b	467378 <readlinkat@plt+0x64448>
  4671d8:	ldr	x8, [sp, #9912]
  4671dc:	lsl	w8, w8, #16
  4671e0:	mov	x9, #0x10                  	// #16
  4671e4:	asr	w8, w8, w9
  4671e8:	mov	w9, wzr
  4671ec:	mul	w8, w9, w8
  4671f0:	ldr	x10, [sp, #9920]
  4671f4:	lsl	w10, w10, #16
  4671f8:	add	w8, w8, w10, asr #16
  4671fc:	mul	w8, w9, w8
  467200:	subs	w8, w8, #0x1
  467204:	cmp	w8, #0x0
  467208:	cset	w8, ge  // ge = tcont
  46720c:	tbnz	w8, #0, 467258 <readlinkat@plt+0x64328>
  467210:	ldr	x8, [sp, #9912]
  467214:	lsl	w8, w8, #16
  467218:	mov	x9, #0x10                  	// #16
  46721c:	asr	w8, w8, w9
  467220:	mov	w9, wzr
  467224:	mul	w8, w9, w8
  467228:	ldr	x10, [sp, #9920]
  46722c:	lsl	w10, w10, #16
  467230:	add	w8, w8, w10, asr #16
  467234:	mul	w8, w9, w8
  467238:	add	w8, w8, #0x1
  46723c:	lsl	w8, w8, #30
  467240:	subs	w8, w8, #0x1
  467244:	mov	w9, #0x2                   	// #2
  467248:	mul	w8, w8, w9
  46724c:	add	w8, w8, #0x1
  467250:	str	w8, [sp, #784]
  467254:	b	467288 <readlinkat@plt+0x64358>
  467258:	ldr	x8, [sp, #9912]
  46725c:	lsl	w8, w8, #16
  467260:	mov	x9, #0x10                  	// #16
  467264:	asr	w8, w8, w9
  467268:	mov	w9, wzr
  46726c:	mul	w8, w9, w8
  467270:	ldr	x10, [sp, #9920]
  467274:	lsl	w10, w10, #16
  467278:	add	w8, w8, w10, asr #16
  46727c:	mul	w8, w9, w8
  467280:	subs	w8, w8, #0x1
  467284:	str	w8, [sp, #784]
  467288:	ldr	w8, [sp, #784]
  46728c:	ldr	x9, [sp, #9912]
  467290:	lsl	w9, w9, #16
  467294:	subs	w8, w8, w9, asr #16
  467298:	ldr	x10, [sp, #9920]
  46729c:	lsl	w9, w10, #16
  4672a0:	asr	w9, w9, #16
  4672a4:	cmp	w8, w9
  4672a8:	b.lt	4673f0 <readlinkat@plt+0x644c0>  // b.tstop
  4672ac:	b	467378 <readlinkat@plt+0x64448>
  4672b0:	ldr	x8, [sp, #9920]
  4672b4:	lsl	w8, w8, #16
  4672b8:	asr	w8, w8, #16
  4672bc:	cmp	w8, #0x0
  4672c0:	cset	w8, ge  // ge = tcont
  4672c4:	tbnz	w8, #0, 4672fc <readlinkat@plt+0x643cc>
  4672c8:	ldr	x8, [sp, #9912]
  4672cc:	lsl	w8, w8, #16
  4672d0:	mov	x9, #0x10                  	// #16
  4672d4:	asr	w8, w8, w9
  4672d8:	ldr	x10, [sp, #9920]
  4672dc:	lsl	w9, w10, #16
  4672e0:	ldr	x11, [sp, #9912]
  4672e4:	lsl	w10, w11, #16
  4672e8:	asr	w10, w10, #16
  4672ec:	add	w9, w10, w9, asr #16
  4672f0:	cmp	w8, w9
  4672f4:	b.le	4673f0 <readlinkat@plt+0x644c0>
  4672f8:	b	467378 <readlinkat@plt+0x64448>
  4672fc:	ldr	x8, [sp, #9912]
  467300:	lsl	w8, w8, #16
  467304:	asr	w8, w8, #16
  467308:	cmp	w8, #0x0
  46730c:	cset	w8, ge  // ge = tcont
  467310:	tbnz	w8, #0, 467348 <readlinkat@plt+0x64418>
  467314:	ldr	x8, [sp, #9920]
  467318:	lsl	w8, w8, #16
  46731c:	mov	x9, #0x10                  	// #16
  467320:	asr	w8, w8, w9
  467324:	ldr	x10, [sp, #9920]
  467328:	lsl	w9, w10, #16
  46732c:	ldr	x11, [sp, #9912]
  467330:	lsl	w10, w11, #16
  467334:	asr	w10, w10, #16
  467338:	add	w9, w10, w9, asr #16
  46733c:	cmp	w8, w9
  467340:	b.le	4673f0 <readlinkat@plt+0x644c0>
  467344:	b	467378 <readlinkat@plt+0x64448>
  467348:	ldr	x8, [sp, #9920]
  46734c:	lsl	w8, w8, #16
  467350:	mov	x9, #0x10                  	// #16
  467354:	ldr	x10, [sp, #9912]
  467358:	lsl	w10, w10, #16
  46735c:	asr	w9, w10, w9
  467360:	add	w8, w9, w8, asr #16
  467364:	ldr	x11, [sp, #9912]
  467368:	lsl	w9, w11, #16
  46736c:	asr	w9, w9, #16
  467370:	cmp	w8, w9
  467374:	b.lt	4673f0 <readlinkat@plt+0x644c0>  // b.tstop
  467378:	ldr	x8, [sp, #9920]
  46737c:	lsl	w8, w8, #16
  467380:	ldr	x9, [sp, #9912]
  467384:	lsl	w9, w9, #16
  467388:	asr	w9, w9, #16
  46738c:	add	w8, w9, w8, asr #16
  467390:	mov	w9, wzr
  467394:	mul	w8, w9, w8
  467398:	subs	w8, w8, #0x1
  46739c:	cmp	w8, #0x0
  4673a0:	cset	w8, ge  // ge = tcont
  4673a4:	tbnz	w8, #0, 4673cc <readlinkat@plt+0x6449c>
  4673a8:	ldr	x8, [sp, #9920]
  4673ac:	lsl	w8, w8, #16
  4673b0:	ldr	x9, [sp, #9912]
  4673b4:	lsl	w9, w9, #16
  4673b8:	asr	w9, w9, #16
  4673bc:	add	w8, w9, w8, asr #16
  4673c0:	mov	w9, #0xffff8000            	// #-32768
  4673c4:	cmp	w8, w9
  4673c8:	b.lt	4673f0 <readlinkat@plt+0x644c0>  // b.tstop
  4673cc:	ldr	x8, [sp, #9920]
  4673d0:	lsl	w8, w8, #16
  4673d4:	ldr	x9, [sp, #9912]
  4673d8:	lsl	w9, w9, #16
  4673dc:	asr	w9, w9, #16
  4673e0:	add	w8, w9, w8, asr #16
  4673e4:	mov	w9, #0x7fff                	// #32767
  4673e8:	cmp	w9, w8
  4673ec:	b.ge	467424 <readlinkat@plt+0x644f4>  // b.tcont
  4673f0:	ldr	x8, [sp, #9920]
  4673f4:	lsl	w8, w8, #16
  4673f8:	ldr	x9, [sp, #9912]
  4673fc:	lsl	w9, w9, #16
  467400:	asr	w9, w9, #16
  467404:	add	w8, w9, w8, asr #16
  467408:	mov	w0, w8
  46740c:	lsl	x10, x0, #48
  467410:	asr	x10, x10, #48
  467414:	str	x10, [sp, #9904]
  467418:	ldr	w8, [sp, #9664]
  46741c:	tbnz	w8, #0, 46ca88 <readlinkat@plt+0x69b58>
  467420:	b	468904 <readlinkat@plt+0x659d4>
  467424:	ldr	x8, [sp, #9920]
  467428:	lsl	w8, w8, #16
  46742c:	ldr	x9, [sp, #9912]
  467430:	lsl	w9, w9, #16
  467434:	asr	w9, w9, #16
  467438:	add	w8, w9, w8, asr #16
  46743c:	mov	w0, w8
  467440:	lsl	x10, x0, #48
  467444:	asr	x10, x10, #48
  467448:	str	x10, [sp, #9904]
  46744c:	ldr	w8, [sp, #9668]
  467450:	tbnz	w8, #0, 46ca88 <readlinkat@plt+0x69b58>
  467454:	b	468904 <readlinkat@plt+0x659d4>
  467458:	ldr	x8, [sp, #9912]
  46745c:	mov	x9, xzr
  467460:	mul	x8, x9, x8
  467464:	ldr	x10, [sp, #9920]
  467468:	add	x8, x8, x10
  46746c:	mul	x8, x9, x8
  467470:	subs	x8, x8, #0x1
  467474:	cmp	x8, #0x0
  467478:	cset	w11, ge  // ge = tcont
  46747c:	tbnz	w11, #0, 4674bc <readlinkat@plt+0x6458c>
  467480:	ldr	x8, [sp, #9912]
  467484:	mov	x9, xzr
  467488:	mul	x8, x9, x8
  46748c:	ldr	x10, [sp, #9920]
  467490:	add	x8, x8, x10
  467494:	mul	x8, x9, x8
  467498:	add	x8, x8, #0x1
  46749c:	lsl	x8, x8, #62
  4674a0:	subs	x8, x8, #0x1
  4674a4:	mov	x9, #0x2                   	// #2
  4674a8:	mul	x8, x8, x9
  4674ac:	add	x8, x8, #0x1
  4674b0:	mvn	x8, x8
  4674b4:	str	x8, [sp, #776]
  4674b8:	b	4674dc <readlinkat@plt+0x645ac>
  4674bc:	ldr	x8, [sp, #9912]
  4674c0:	mov	x9, xzr
  4674c4:	mul	x8, x9, x8
  4674c8:	ldr	x10, [sp, #9920]
  4674cc:	add	x8, x8, x10
  4674d0:	mul	x8, x9, x8
  4674d4:	add	x8, x8, #0x0
  4674d8:	str	x8, [sp, #776]
  4674dc:	ldr	x8, [sp, #776]
  4674e0:	cmp	x8, #0x0
  4674e4:	cset	w9, ge  // ge = tcont
  4674e8:	tbnz	w9, #0, 467640 <readlinkat@plt+0x64710>
  4674ec:	ldr	x8, [sp, #9912]
  4674f0:	cmp	x8, #0x0
  4674f4:	cset	w9, ge  // ge = tcont
  4674f8:	tbnz	w9, #0, 4675a4 <readlinkat@plt+0x64674>
  4674fc:	ldr	x8, [sp, #9920]
  467500:	ldr	x9, [sp, #9912]
  467504:	mov	x10, xzr
  467508:	mul	x9, x10, x9
  46750c:	ldr	x11, [sp, #9920]
  467510:	add	x9, x9, x11
  467514:	mul	x9, x10, x9
  467518:	subs	x9, x9, #0x1
  46751c:	cmp	x9, #0x0
  467520:	cset	w12, ge  // ge = tcont
  467524:	str	x8, [sp, #768]
  467528:	tbnz	w12, #0, 467568 <readlinkat@plt+0x64638>
  46752c:	ldr	x8, [sp, #9912]
  467530:	mov	x9, xzr
  467534:	mul	x8, x9, x8
  467538:	ldr	x10, [sp, #9920]
  46753c:	add	x8, x8, x10
  467540:	mul	x8, x9, x8
  467544:	add	x8, x8, #0x1
  467548:	lsl	x8, x8, #62
  46754c:	subs	x8, x8, #0x1
  467550:	mov	x9, #0x2                   	// #2
  467554:	mul	x8, x8, x9
  467558:	add	x8, x8, #0x1
  46755c:	mvn	x8, x8
  467560:	str	x8, [sp, #760]
  467564:	b	467588 <readlinkat@plt+0x64658>
  467568:	ldr	x8, [sp, #9912]
  46756c:	mov	x9, xzr
  467570:	mul	x8, x9, x8
  467574:	ldr	x10, [sp, #9920]
  467578:	add	x8, x8, x10
  46757c:	mul	x8, x9, x8
  467580:	add	x8, x8, #0x0
  467584:	str	x8, [sp, #760]
  467588:	ldr	x8, [sp, #760]
  46758c:	ldr	x9, [sp, #9912]
  467590:	subs	x8, x8, x9
  467594:	ldr	x9, [sp, #768]
  467598:	cmp	x9, x8
  46759c:	b.lt	467704 <readlinkat@plt+0x647d4>  // b.tstop
  4675a0:	b	4676b0 <readlinkat@plt+0x64780>
  4675a4:	ldr	x8, [sp, #9912]
  4675a8:	mov	x9, xzr
  4675ac:	mul	x8, x9, x8
  4675b0:	ldr	x10, [sp, #9920]
  4675b4:	add	x8, x8, x10
  4675b8:	mul	x8, x9, x8
  4675bc:	subs	x8, x8, #0x1
  4675c0:	cmp	x8, #0x0
  4675c4:	cset	w11, ge  // ge = tcont
  4675c8:	tbnz	w11, #0, 467604 <readlinkat@plt+0x646d4>
  4675cc:	ldr	x8, [sp, #9912]
  4675d0:	mov	x9, xzr
  4675d4:	mul	x8, x9, x8
  4675d8:	ldr	x10, [sp, #9920]
  4675dc:	add	x8, x8, x10
  4675e0:	mul	x8, x9, x8
  4675e4:	add	x8, x8, #0x1
  4675e8:	lsl	x8, x8, #62
  4675ec:	subs	x8, x8, #0x1
  4675f0:	mov	x9, #0x2                   	// #2
  4675f4:	mul	x8, x8, x9
  4675f8:	add	x8, x8, #0x1
  4675fc:	str	x8, [sp, #752]
  467600:	b	467624 <readlinkat@plt+0x646f4>
  467604:	ldr	x8, [sp, #9912]
  467608:	mov	x9, xzr
  46760c:	mul	x8, x9, x8
  467610:	ldr	x10, [sp, #9920]
  467614:	add	x8, x8, x10
  467618:	mul	x8, x9, x8
  46761c:	subs	x8, x8, #0x1
  467620:	str	x8, [sp, #752]
  467624:	ldr	x8, [sp, #752]
  467628:	ldr	x9, [sp, #9912]
  46762c:	subs	x8, x8, x9
  467630:	ldr	x9, [sp, #9920]
  467634:	cmp	x8, x9
  467638:	b.lt	467704 <readlinkat@plt+0x647d4>  // b.tstop
  46763c:	b	4676b0 <readlinkat@plt+0x64780>
  467640:	ldr	x8, [sp, #9920]
  467644:	cmp	x8, #0x0
  467648:	cset	w9, ge  // ge = tcont
  46764c:	tbnz	w9, #0, 46766c <readlinkat@plt+0x6473c>
  467650:	ldr	x8, [sp, #9912]
  467654:	ldr	x9, [sp, #9920]
  467658:	ldr	x10, [sp, #9912]
  46765c:	add	x9, x9, x10
  467660:	cmp	x8, x9
  467664:	b.le	467704 <readlinkat@plt+0x647d4>
  467668:	b	4676b0 <readlinkat@plt+0x64780>
  46766c:	ldr	x8, [sp, #9912]
  467670:	cmp	x8, #0x0
  467674:	cset	w9, ge  // ge = tcont
  467678:	tbnz	w9, #0, 467698 <readlinkat@plt+0x64768>
  46767c:	ldr	x8, [sp, #9920]
  467680:	ldr	x9, [sp, #9920]
  467684:	ldr	x10, [sp, #9912]
  467688:	add	x9, x9, x10
  46768c:	cmp	x8, x9
  467690:	b.le	467704 <readlinkat@plt+0x647d4>
  467694:	b	4676b0 <readlinkat@plt+0x64780>
  467698:	ldr	x8, [sp, #9920]
  46769c:	ldr	x9, [sp, #9912]
  4676a0:	add	x8, x8, x9
  4676a4:	ldr	x9, [sp, #9912]
  4676a8:	cmp	x8, x9
  4676ac:	b.lt	467704 <readlinkat@plt+0x647d4>  // b.tstop
  4676b0:	ldr	x8, [sp, #9920]
  4676b4:	ldr	x9, [sp, #9912]
  4676b8:	add	x8, x8, x9
  4676bc:	mov	x9, xzr
  4676c0:	mul	x8, x9, x8
  4676c4:	subs	x8, x8, #0x1
  4676c8:	cmp	x8, #0x0
  4676cc:	cset	w10, ge  // ge = tcont
  4676d0:	tbnz	w10, #0, 4676ec <readlinkat@plt+0x647bc>
  4676d4:	ldr	x8, [sp, #9920]
  4676d8:	ldr	x9, [sp, #9912]
  4676dc:	add	x8, x8, x9
  4676e0:	mov	x9, #0xffffffffffff8000    	// #-32768
  4676e4:	cmp	x8, x9
  4676e8:	b.lt	467704 <readlinkat@plt+0x647d4>  // b.tstop
  4676ec:	ldr	x8, [sp, #9920]
  4676f0:	ldr	x9, [sp, #9912]
  4676f4:	add	x8, x8, x9
  4676f8:	mov	x9, #0x7fff                	// #32767
  4676fc:	cmp	x9, x8
  467700:	b.ge	46772c <readlinkat@plt+0x647fc>  // b.tcont
  467704:	ldr	x8, [sp, #9920]
  467708:	ldr	x9, [sp, #9912]
  46770c:	add	w8, w8, w9
  467710:	mov	w0, w8
  467714:	lsl	x10, x0, #48
  467718:	asr	x10, x10, #48
  46771c:	str	x10, [sp, #9904]
  467720:	ldr	w8, [sp, #9664]
  467724:	tbnz	w8, #0, 46ca88 <readlinkat@plt+0x69b58>
  467728:	b	468904 <readlinkat@plt+0x659d4>
  46772c:	ldr	x8, [sp, #9920]
  467730:	ldr	x9, [sp, #9912]
  467734:	add	w8, w8, w9
  467738:	mov	w0, w8
  46773c:	lsl	x10, x0, #48
  467740:	asr	x10, x10, #48
  467744:	str	x10, [sp, #9904]
  467748:	ldr	w8, [sp, #9668]
  46774c:	tbnz	w8, #0, 46ca88 <readlinkat@plt+0x69b58>
  467750:	b	468904 <readlinkat@plt+0x659d4>
  467754:	ldr	w8, [sp, #9668]
  467758:	tbnz	w8, #0, 467760 <readlinkat@plt+0x64830>
  46775c:	b	467d54 <readlinkat@plt+0x64e24>
  467760:	ldr	w8, [sp, #9668]
  467764:	tbnz	w8, #0, 46776c <readlinkat@plt+0x6483c>
  467768:	b	467a60 <readlinkat@plt+0x64b30>
  46776c:	ldr	x8, [sp, #9912]
  467770:	mov	w9, wzr
  467774:	mul	w8, w9, w8
  467778:	ldr	x10, [sp, #9920]
  46777c:	add	w8, w8, w10
  467780:	mul	w8, w9, w8
  467784:	subs	w8, w8, #0x1
  467788:	cmp	w8, #0x0
  46778c:	cset	w8, ge  // ge = tcont
  467790:	tbnz	w8, #0, 4677d0 <readlinkat@plt+0x648a0>
  467794:	ldr	x8, [sp, #9912]
  467798:	mov	w9, wzr
  46779c:	mul	w8, w9, w8
  4677a0:	ldr	x10, [sp, #9920]
  4677a4:	add	w8, w8, w10
  4677a8:	mul	w8, w9, w8
  4677ac:	add	w8, w8, #0x1
  4677b0:	lsl	w8, w8, #30
  4677b4:	subs	w8, w8, #0x1
  4677b8:	mov	w9, #0x2                   	// #2
  4677bc:	mul	w8, w8, w9
  4677c0:	add	w8, w8, #0x1
  4677c4:	mvn	w8, w8
  4677c8:	str	w8, [sp, #748]
  4677cc:	b	4677f0 <readlinkat@plt+0x648c0>
  4677d0:	ldr	x8, [sp, #9912]
  4677d4:	mov	w9, wzr
  4677d8:	mul	w8, w9, w8
  4677dc:	ldr	x10, [sp, #9920]
  4677e0:	add	w8, w8, w10
  4677e4:	mul	w8, w9, w8
  4677e8:	add	w8, w8, #0x0
  4677ec:	str	w8, [sp, #748]
  4677f0:	ldr	w8, [sp, #748]
  4677f4:	cmp	w8, #0x0
  4677f8:	cset	w8, ge  // ge = tcont
  4677fc:	tbnz	w8, #0, 467954 <readlinkat@plt+0x64a24>
  467800:	ldr	x8, [sp, #9912]
  467804:	cmp	w8, #0x0
  467808:	cset	w8, ge  // ge = tcont
  46780c:	tbnz	w8, #0, 4678b8 <readlinkat@plt+0x64988>
  467810:	ldr	x8, [sp, #9920]
  467814:	ldr	x9, [sp, #9912]
  467818:	mov	w10, wzr
  46781c:	mul	w9, w10, w9
  467820:	ldr	x11, [sp, #9920]
  467824:	add	w9, w9, w11
  467828:	mul	w9, w10, w9
  46782c:	subs	w9, w9, #0x1
  467830:	cmp	w9, #0x0
  467834:	cset	w9, ge  // ge = tcont
  467838:	str	w8, [sp, #744]
  46783c:	tbnz	w9, #0, 46787c <readlinkat@plt+0x6494c>
  467840:	ldr	x8, [sp, #9912]
  467844:	mov	w9, wzr
  467848:	mul	w8, w9, w8
  46784c:	ldr	x10, [sp, #9920]
  467850:	add	w8, w8, w10
  467854:	mul	w8, w9, w8
  467858:	add	w8, w8, #0x1
  46785c:	lsl	w8, w8, #30
  467860:	subs	w8, w8, #0x1
  467864:	mov	w9, #0x2                   	// #2
  467868:	mul	w8, w8, w9
  46786c:	add	w8, w8, #0x1
  467870:	mvn	w8, w8
  467874:	str	w8, [sp, #740]
  467878:	b	46789c <readlinkat@plt+0x6496c>
  46787c:	ldr	x8, [sp, #9912]
  467880:	mov	w9, wzr
  467884:	mul	w8, w9, w8
  467888:	ldr	x10, [sp, #9920]
  46788c:	add	w8, w8, w10
  467890:	mul	w8, w9, w8
  467894:	add	w8, w8, #0x0
  467898:	str	w8, [sp, #740]
  46789c:	ldr	w8, [sp, #740]
  4678a0:	ldr	x9, [sp, #9912]
  4678a4:	subs	w8, w8, w9
  4678a8:	ldr	w9, [sp, #744]
  4678ac:	cmp	w9, w8
  4678b0:	b.lt	467a18 <readlinkat@plt+0x64ae8>  // b.tstop
  4678b4:	b	4679c4 <readlinkat@plt+0x64a94>
  4678b8:	ldr	x8, [sp, #9912]
  4678bc:	mov	w9, wzr
  4678c0:	mul	w8, w9, w8
  4678c4:	ldr	x10, [sp, #9920]
  4678c8:	add	w8, w8, w10
  4678cc:	mul	w8, w9, w8
  4678d0:	subs	w8, w8, #0x1
  4678d4:	cmp	w8, #0x0
  4678d8:	cset	w8, ge  // ge = tcont
  4678dc:	tbnz	w8, #0, 467918 <readlinkat@plt+0x649e8>
  4678e0:	ldr	x8, [sp, #9912]
  4678e4:	mov	w9, wzr
  4678e8:	mul	w8, w9, w8
  4678ec:	ldr	x10, [sp, #9920]
  4678f0:	add	w8, w8, w10
  4678f4:	mul	w8, w9, w8
  4678f8:	add	w8, w8, #0x1
  4678fc:	lsl	w8, w8, #30
  467900:	subs	w8, w8, #0x1
  467904:	mov	w9, #0x2                   	// #2
  467908:	mul	w8, w8, w9
  46790c:	add	w8, w8, #0x1
  467910:	str	w8, [sp, #736]
  467914:	b	467938 <readlinkat@plt+0x64a08>
  467918:	ldr	x8, [sp, #9912]
  46791c:	mov	w9, wzr
  467920:	mul	w8, w9, w8
  467924:	ldr	x10, [sp, #9920]
  467928:	add	w8, w8, w10
  46792c:	mul	w8, w9, w8
  467930:	subs	w8, w8, #0x1
  467934:	str	w8, [sp, #736]
  467938:	ldr	w8, [sp, #736]
  46793c:	ldr	x9, [sp, #9912]
  467940:	subs	w8, w8, w9
  467944:	ldr	x10, [sp, #9920]
  467948:	cmp	w8, w10
  46794c:	b.lt	467a18 <readlinkat@plt+0x64ae8>  // b.tstop
  467950:	b	4679c4 <readlinkat@plt+0x64a94>
  467954:	ldr	x8, [sp, #9920]
  467958:	cmp	w8, #0x0
  46795c:	cset	w8, ge  // ge = tcont
  467960:	tbnz	w8, #0, 467980 <readlinkat@plt+0x64a50>
  467964:	ldr	x8, [sp, #9912]
  467968:	ldr	x9, [sp, #9920]
  46796c:	ldr	x10, [sp, #9912]
  467970:	add	w9, w9, w10
  467974:	cmp	w8, w9
  467978:	b.le	467a18 <readlinkat@plt+0x64ae8>
  46797c:	b	4679c4 <readlinkat@plt+0x64a94>
  467980:	ldr	x8, [sp, #9912]
  467984:	cmp	w8, #0x0
  467988:	cset	w8, ge  // ge = tcont
  46798c:	tbnz	w8, #0, 4679ac <readlinkat@plt+0x64a7c>
  467990:	ldr	x8, [sp, #9920]
  467994:	ldr	x9, [sp, #9920]
  467998:	ldr	x10, [sp, #9912]
  46799c:	add	w9, w9, w10
  4679a0:	cmp	w8, w9
  4679a4:	b.le	467a18 <readlinkat@plt+0x64ae8>
  4679a8:	b	4679c4 <readlinkat@plt+0x64a94>
  4679ac:	ldr	x8, [sp, #9920]
  4679b0:	ldr	x9, [sp, #9912]
  4679b4:	add	w8, w8, w9
  4679b8:	ldr	x10, [sp, #9912]
  4679bc:	cmp	w8, w10
  4679c0:	b.lt	467a18 <readlinkat@plt+0x64ae8>  // b.tstop
  4679c4:	ldr	x8, [sp, #9920]
  4679c8:	ldr	x9, [sp, #9912]
  4679cc:	add	w8, w8, w9
  4679d0:	mov	w9, wzr
  4679d4:	mul	w8, w9, w8
  4679d8:	subs	w8, w8, #0x1
  4679dc:	cmp	w8, #0x0
  4679e0:	cset	w8, ge  // ge = tcont
  4679e4:	tbnz	w8, #0, 467a00 <readlinkat@plt+0x64ad0>
  4679e8:	ldr	x8, [sp, #9920]
  4679ec:	ldr	x9, [sp, #9912]
  4679f0:	add	w8, w8, w9
  4679f4:	mov	w9, #0x80000000            	// #-2147483648
  4679f8:	cmp	w8, w9
  4679fc:	b.lt	467a18 <readlinkat@plt+0x64ae8>  // b.tstop
  467a00:	ldr	x8, [sp, #9920]
  467a04:	ldr	x9, [sp, #9912]
  467a08:	add	w8, w8, w9
  467a0c:	mov	w9, #0x7fffffff            	// #2147483647
  467a10:	cmp	w9, w8
  467a14:	b.ge	467a3c <readlinkat@plt+0x64b0c>  // b.tcont
  467a18:	ldr	x8, [sp, #9920]
  467a1c:	ldr	x9, [sp, #9912]
  467a20:	add	w8, w8, w9
  467a24:	mov	w0, w8
  467a28:	sxtw	x10, w0
  467a2c:	str	x10, [sp, #9904]
  467a30:	ldr	w8, [sp, #9664]
  467a34:	tbnz	w8, #0, 46ca88 <readlinkat@plt+0x69b58>
  467a38:	b	468904 <readlinkat@plt+0x659d4>
  467a3c:	ldr	x8, [sp, #9920]
  467a40:	ldr	x9, [sp, #9912]
  467a44:	add	w8, w8, w9
  467a48:	mov	w0, w8
  467a4c:	sxtw	x10, w0
  467a50:	str	x10, [sp, #9904]
  467a54:	ldr	w8, [sp, #9668]
  467a58:	tbnz	w8, #0, 46ca88 <readlinkat@plt+0x69b58>
  467a5c:	b	468904 <readlinkat@plt+0x659d4>
  467a60:	ldr	x8, [sp, #9912]
  467a64:	mov	x9, xzr
  467a68:	mul	x8, x9, x8
  467a6c:	ldr	x10, [sp, #9920]
  467a70:	add	x8, x8, x10
  467a74:	mul	x8, x9, x8
  467a78:	subs	x8, x8, #0x1
  467a7c:	cmp	x8, #0x0
  467a80:	cset	w11, ge  // ge = tcont
  467a84:	tbnz	w11, #0, 467ac4 <readlinkat@plt+0x64b94>
  467a88:	ldr	x8, [sp, #9912]
  467a8c:	mov	x9, xzr
  467a90:	mul	x8, x9, x8
  467a94:	ldr	x10, [sp, #9920]
  467a98:	add	x8, x8, x10
  467a9c:	mul	x8, x9, x8
  467aa0:	add	x8, x8, #0x1
  467aa4:	lsl	x8, x8, #62
  467aa8:	subs	x8, x8, #0x1
  467aac:	mov	x9, #0x2                   	// #2
  467ab0:	mul	x8, x8, x9
  467ab4:	add	x8, x8, #0x1
  467ab8:	mvn	x8, x8
  467abc:	str	x8, [sp, #728]
  467ac0:	b	467ae4 <readlinkat@plt+0x64bb4>
  467ac4:	ldr	x8, [sp, #9912]
  467ac8:	mov	x9, xzr
  467acc:	mul	x8, x9, x8
  467ad0:	ldr	x10, [sp, #9920]
  467ad4:	add	x8, x8, x10
  467ad8:	mul	x8, x9, x8
  467adc:	add	x8, x8, #0x0
  467ae0:	str	x8, [sp, #728]
  467ae4:	ldr	x8, [sp, #728]
  467ae8:	cmp	x8, #0x0
  467aec:	cset	w9, ge  // ge = tcont
  467af0:	tbnz	w9, #0, 467c48 <readlinkat@plt+0x64d18>
  467af4:	ldr	x8, [sp, #9912]
  467af8:	cmp	x8, #0x0
  467afc:	cset	w9, ge  // ge = tcont
  467b00:	tbnz	w9, #0, 467bac <readlinkat@plt+0x64c7c>
  467b04:	ldr	x8, [sp, #9920]
  467b08:	ldr	x9, [sp, #9912]
  467b0c:	mov	x10, xzr
  467b10:	mul	x9, x10, x9
  467b14:	ldr	x11, [sp, #9920]
  467b18:	add	x9, x9, x11
  467b1c:	mul	x9, x10, x9
  467b20:	subs	x9, x9, #0x1
  467b24:	cmp	x9, #0x0
  467b28:	cset	w12, ge  // ge = tcont
  467b2c:	str	x8, [sp, #720]
  467b30:	tbnz	w12, #0, 467b70 <readlinkat@plt+0x64c40>
  467b34:	ldr	x8, [sp, #9912]
  467b38:	mov	x9, xzr
  467b3c:	mul	x8, x9, x8
  467b40:	ldr	x10, [sp, #9920]
  467b44:	add	x8, x8, x10
  467b48:	mul	x8, x9, x8
  467b4c:	add	x8, x8, #0x1
  467b50:	lsl	x8, x8, #62
  467b54:	subs	x8, x8, #0x1
  467b58:	mov	x9, #0x2                   	// #2
  467b5c:	mul	x8, x8, x9
  467b60:	add	x8, x8, #0x1
  467b64:	mvn	x8, x8
  467b68:	str	x8, [sp, #712]
  467b6c:	b	467b90 <readlinkat@plt+0x64c60>
  467b70:	ldr	x8, [sp, #9912]
  467b74:	mov	x9, xzr
  467b78:	mul	x8, x9, x8
  467b7c:	ldr	x10, [sp, #9920]
  467b80:	add	x8, x8, x10
  467b84:	mul	x8, x9, x8
  467b88:	add	x8, x8, #0x0
  467b8c:	str	x8, [sp, #712]
  467b90:	ldr	x8, [sp, #712]
  467b94:	ldr	x9, [sp, #9912]
  467b98:	subs	x8, x8, x9
  467b9c:	ldr	x9, [sp, #720]
  467ba0:	cmp	x9, x8
  467ba4:	b.lt	467d0c <readlinkat@plt+0x64ddc>  // b.tstop
  467ba8:	b	467cb8 <readlinkat@plt+0x64d88>
  467bac:	ldr	x8, [sp, #9912]
  467bb0:	mov	x9, xzr
  467bb4:	mul	x8, x9, x8
  467bb8:	ldr	x10, [sp, #9920]
  467bbc:	add	x8, x8, x10
  467bc0:	mul	x8, x9, x8
  467bc4:	subs	x8, x8, #0x1
  467bc8:	cmp	x8, #0x0
  467bcc:	cset	w11, ge  // ge = tcont
  467bd0:	tbnz	w11, #0, 467c0c <readlinkat@plt+0x64cdc>
  467bd4:	ldr	x8, [sp, #9912]
  467bd8:	mov	x9, xzr
  467bdc:	mul	x8, x9, x8
  467be0:	ldr	x10, [sp, #9920]
  467be4:	add	x8, x8, x10
  467be8:	mul	x8, x9, x8
  467bec:	add	x8, x8, #0x1
  467bf0:	lsl	x8, x8, #62
  467bf4:	subs	x8, x8, #0x1
  467bf8:	mov	x9, #0x2                   	// #2
  467bfc:	mul	x8, x8, x9
  467c00:	add	x8, x8, #0x1
  467c04:	str	x8, [sp, #704]
  467c08:	b	467c2c <readlinkat@plt+0x64cfc>
  467c0c:	ldr	x8, [sp, #9912]
  467c10:	mov	x9, xzr
  467c14:	mul	x8, x9, x8
  467c18:	ldr	x10, [sp, #9920]
  467c1c:	add	x8, x8, x10
  467c20:	mul	x8, x9, x8
  467c24:	subs	x8, x8, #0x1
  467c28:	str	x8, [sp, #704]
  467c2c:	ldr	x8, [sp, #704]
  467c30:	ldr	x9, [sp, #9912]
  467c34:	subs	x8, x8, x9
  467c38:	ldr	x9, [sp, #9920]
  467c3c:	cmp	x8, x9
  467c40:	b.lt	467d0c <readlinkat@plt+0x64ddc>  // b.tstop
  467c44:	b	467cb8 <readlinkat@plt+0x64d88>
  467c48:	ldr	x8, [sp, #9920]
  467c4c:	cmp	x8, #0x0
  467c50:	cset	w9, ge  // ge = tcont
  467c54:	tbnz	w9, #0, 467c74 <readlinkat@plt+0x64d44>
  467c58:	ldr	x8, [sp, #9912]
  467c5c:	ldr	x9, [sp, #9920]
  467c60:	ldr	x10, [sp, #9912]
  467c64:	add	x9, x9, x10
  467c68:	cmp	x8, x9
  467c6c:	b.le	467d0c <readlinkat@plt+0x64ddc>
  467c70:	b	467cb8 <readlinkat@plt+0x64d88>
  467c74:	ldr	x8, [sp, #9912]
  467c78:	cmp	x8, #0x0
  467c7c:	cset	w9, ge  // ge = tcont
  467c80:	tbnz	w9, #0, 467ca0 <readlinkat@plt+0x64d70>
  467c84:	ldr	x8, [sp, #9920]
  467c88:	ldr	x9, [sp, #9920]
  467c8c:	ldr	x10, [sp, #9912]
  467c90:	add	x9, x9, x10
  467c94:	cmp	x8, x9
  467c98:	b.le	467d0c <readlinkat@plt+0x64ddc>
  467c9c:	b	467cb8 <readlinkat@plt+0x64d88>
  467ca0:	ldr	x8, [sp, #9920]
  467ca4:	ldr	x9, [sp, #9912]
  467ca8:	add	x8, x8, x9
  467cac:	ldr	x9, [sp, #9912]
  467cb0:	cmp	x8, x9
  467cb4:	b.lt	467d0c <readlinkat@plt+0x64ddc>  // b.tstop
  467cb8:	ldr	x8, [sp, #9920]
  467cbc:	ldr	x9, [sp, #9912]
  467cc0:	add	x8, x8, x9
  467cc4:	mov	x9, xzr
  467cc8:	mul	x8, x9, x8
  467ccc:	subs	x8, x8, #0x1
  467cd0:	cmp	x8, #0x0
  467cd4:	cset	w10, ge  // ge = tcont
  467cd8:	tbnz	w10, #0, 467cf4 <readlinkat@plt+0x64dc4>
  467cdc:	ldr	x8, [sp, #9920]
  467ce0:	ldr	x9, [sp, #9912]
  467ce4:	add	x8, x8, x9
  467ce8:	mov	x9, #0xffffffff80000000    	// #-2147483648
  467cec:	cmp	x8, x9
  467cf0:	b.lt	467d0c <readlinkat@plt+0x64ddc>  // b.tstop
  467cf4:	ldr	x8, [sp, #9920]
  467cf8:	ldr	x9, [sp, #9912]
  467cfc:	add	x8, x8, x9
  467d00:	mov	x9, #0x7fffffff            	// #2147483647
  467d04:	cmp	x9, x8
  467d08:	b.ge	467d30 <readlinkat@plt+0x64e00>  // b.tcont
  467d0c:	ldr	x8, [sp, #9920]
  467d10:	ldr	x9, [sp, #9912]
  467d14:	add	w8, w8, w9
  467d18:	mov	w0, w8
  467d1c:	sxtw	x10, w0
  467d20:	str	x10, [sp, #9904]
  467d24:	ldr	w8, [sp, #9664]
  467d28:	tbnz	w8, #0, 46ca88 <readlinkat@plt+0x69b58>
  467d2c:	b	468904 <readlinkat@plt+0x659d4>
  467d30:	ldr	x8, [sp, #9920]
  467d34:	ldr	x9, [sp, #9912]
  467d38:	add	w8, w8, w9
  467d3c:	mov	w0, w8
  467d40:	sxtw	x10, w0
  467d44:	str	x10, [sp, #9904]
  467d48:	ldr	w8, [sp, #9668]
  467d4c:	tbnz	w8, #0, 46ca88 <readlinkat@plt+0x69b58>
  467d50:	b	468904 <readlinkat@plt+0x659d4>
  467d54:	ldr	w8, [sp, #9664]
  467d58:	tbnz	w8, #0, 467d60 <readlinkat@plt+0x64e30>
  467d5c:	b	468334 <readlinkat@plt+0x65404>
  467d60:	ldr	w8, [sp, #9668]
  467d64:	tbnz	w8, #0, 467d6c <readlinkat@plt+0x64e3c>
  467d68:	b	468050 <readlinkat@plt+0x65120>
  467d6c:	ldr	x8, [sp, #9912]
  467d70:	mov	x9, xzr
  467d74:	mul	x8, x9, x8
  467d78:	ldr	x10, [sp, #9920]
  467d7c:	add	x8, x8, x10
  467d80:	mul	x8, x9, x8
  467d84:	subs	x8, x8, #0x1
  467d88:	cmp	x8, #0x0
  467d8c:	cset	w11, ge  // ge = tcont
  467d90:	tbnz	w11, #0, 467dd0 <readlinkat@plt+0x64ea0>
  467d94:	ldr	x8, [sp, #9912]
  467d98:	mov	x9, xzr
  467d9c:	mul	x8, x9, x8
  467da0:	ldr	x10, [sp, #9920]
  467da4:	add	x8, x8, x10
  467da8:	mul	x8, x9, x8
  467dac:	add	x8, x8, #0x1
  467db0:	lsl	x8, x8, #62
  467db4:	subs	x8, x8, #0x1
  467db8:	mov	x9, #0x2                   	// #2
  467dbc:	mul	x8, x8, x9
  467dc0:	add	x8, x8, #0x1
  467dc4:	mvn	x8, x8
  467dc8:	str	x8, [sp, #696]
  467dcc:	b	467df0 <readlinkat@plt+0x64ec0>
  467dd0:	ldr	x8, [sp, #9912]
  467dd4:	mov	x9, xzr
  467dd8:	mul	x8, x9, x8
  467ddc:	ldr	x10, [sp, #9920]
  467de0:	add	x8, x8, x10
  467de4:	mul	x8, x9, x8
  467de8:	add	x8, x8, #0x0
  467dec:	str	x8, [sp, #696]
  467df0:	ldr	x8, [sp, #696]
  467df4:	cmp	x8, #0x0
  467df8:	cset	w9, ge  // ge = tcont
  467dfc:	tbnz	w9, #0, 467f54 <readlinkat@plt+0x65024>
  467e00:	ldr	x8, [sp, #9912]
  467e04:	cmp	x8, #0x0
  467e08:	cset	w9, ge  // ge = tcont
  467e0c:	tbnz	w9, #0, 467eb8 <readlinkat@plt+0x64f88>
  467e10:	ldr	x8, [sp, #9920]
  467e14:	ldr	x9, [sp, #9912]
  467e18:	mov	x10, xzr
  467e1c:	mul	x9, x10, x9
  467e20:	ldr	x11, [sp, #9920]
  467e24:	add	x9, x9, x11
  467e28:	mul	x9, x10, x9
  467e2c:	subs	x9, x9, #0x1
  467e30:	cmp	x9, #0x0
  467e34:	cset	w12, ge  // ge = tcont
  467e38:	str	x8, [sp, #688]
  467e3c:	tbnz	w12, #0, 467e7c <readlinkat@plt+0x64f4c>
  467e40:	ldr	x8, [sp, #9912]
  467e44:	mov	x9, xzr
  467e48:	mul	x8, x9, x8
  467e4c:	ldr	x10, [sp, #9920]
  467e50:	add	x8, x8, x10
  467e54:	mul	x8, x9, x8
  467e58:	add	x8, x8, #0x1
  467e5c:	lsl	x8, x8, #62
  467e60:	subs	x8, x8, #0x1
  467e64:	mov	x9, #0x2                   	// #2
  467e68:	mul	x8, x8, x9
  467e6c:	add	x8, x8, #0x1
  467e70:	mvn	x8, x8
  467e74:	str	x8, [sp, #680]
  467e78:	b	467e9c <readlinkat@plt+0x64f6c>
  467e7c:	ldr	x8, [sp, #9912]
  467e80:	mov	x9, xzr
  467e84:	mul	x8, x9, x8
  467e88:	ldr	x10, [sp, #9920]
  467e8c:	add	x8, x8, x10
  467e90:	mul	x8, x9, x8
  467e94:	add	x8, x8, #0x0
  467e98:	str	x8, [sp, #680]
  467e9c:	ldr	x8, [sp, #680]
  467ea0:	ldr	x9, [sp, #9912]
  467ea4:	subs	x8, x8, x9
  467ea8:	ldr	x9, [sp, #688]
  467eac:	cmp	x9, x8
  467eb0:	b.lt	468018 <readlinkat@plt+0x650e8>  // b.tstop
  467eb4:	b	467fc4 <readlinkat@plt+0x65094>
  467eb8:	ldr	x8, [sp, #9912]
  467ebc:	mov	x9, xzr
  467ec0:	mul	x8, x9, x8
  467ec4:	ldr	x10, [sp, #9920]
  467ec8:	add	x8, x8, x10
  467ecc:	mul	x8, x9, x8
  467ed0:	subs	x8, x8, #0x1
  467ed4:	cmp	x8, #0x0
  467ed8:	cset	w11, ge  // ge = tcont
  467edc:	tbnz	w11, #0, 467f18 <readlinkat@plt+0x64fe8>
  467ee0:	ldr	x8, [sp, #9912]
  467ee4:	mov	x9, xzr
  467ee8:	mul	x8, x9, x8
  467eec:	ldr	x10, [sp, #9920]
  467ef0:	add	x8, x8, x10
  467ef4:	mul	x8, x9, x8
  467ef8:	add	x8, x8, #0x1
  467efc:	lsl	x8, x8, #62
  467f00:	subs	x8, x8, #0x1
  467f04:	mov	x9, #0x2                   	// #2
  467f08:	mul	x8, x8, x9
  467f0c:	add	x8, x8, #0x1
  467f10:	str	x8, [sp, #672]
  467f14:	b	467f38 <readlinkat@plt+0x65008>
  467f18:	ldr	x8, [sp, #9912]
  467f1c:	mov	x9, xzr
  467f20:	mul	x8, x9, x8
  467f24:	ldr	x10, [sp, #9920]
  467f28:	add	x8, x8, x10
  467f2c:	mul	x8, x9, x8
  467f30:	subs	x8, x8, #0x1
  467f34:	str	x8, [sp, #672]
  467f38:	ldr	x8, [sp, #672]
  467f3c:	ldr	x9, [sp, #9912]
  467f40:	subs	x8, x8, x9
  467f44:	ldr	x9, [sp, #9920]
  467f48:	cmp	x8, x9
  467f4c:	b.lt	468018 <readlinkat@plt+0x650e8>  // b.tstop
  467f50:	b	467fc4 <readlinkat@plt+0x65094>
  467f54:	ldr	x8, [sp, #9920]
  467f58:	cmp	x8, #0x0
  467f5c:	cset	w9, ge  // ge = tcont
  467f60:	tbnz	w9, #0, 467f80 <readlinkat@plt+0x65050>
  467f64:	ldr	x8, [sp, #9912]
  467f68:	ldr	x9, [sp, #9920]
  467f6c:	ldr	x10, [sp, #9912]
  467f70:	add	x9, x9, x10
  467f74:	cmp	x8, x9
  467f78:	b.le	468018 <readlinkat@plt+0x650e8>
  467f7c:	b	467fc4 <readlinkat@plt+0x65094>
  467f80:	ldr	x8, [sp, #9912]
  467f84:	cmp	x8, #0x0
  467f88:	cset	w9, ge  // ge = tcont
  467f8c:	tbnz	w9, #0, 467fac <readlinkat@plt+0x6507c>
  467f90:	ldr	x8, [sp, #9920]
  467f94:	ldr	x9, [sp, #9920]
  467f98:	ldr	x10, [sp, #9912]
  467f9c:	add	x9, x9, x10
  467fa0:	cmp	x8, x9
  467fa4:	b.le	468018 <readlinkat@plt+0x650e8>
  467fa8:	b	467fc4 <readlinkat@plt+0x65094>
  467fac:	ldr	x8, [sp, #9920]
  467fb0:	ldr	x9, [sp, #9912]
  467fb4:	add	x8, x8, x9
  467fb8:	ldr	x9, [sp, #9912]
  467fbc:	cmp	x8, x9
  467fc0:	b.lt	468018 <readlinkat@plt+0x650e8>  // b.tstop
  467fc4:	ldr	x8, [sp, #9920]
  467fc8:	ldr	x9, [sp, #9912]
  467fcc:	add	x8, x8, x9
  467fd0:	mov	x9, xzr
  467fd4:	mul	x8, x9, x8
  467fd8:	subs	x8, x8, #0x1
  467fdc:	cmp	x8, #0x0
  467fe0:	cset	w10, ge  // ge = tcont
  467fe4:	tbnz	w10, #0, 468000 <readlinkat@plt+0x650d0>
  467fe8:	ldr	x8, [sp, #9920]
  467fec:	ldr	x9, [sp, #9912]
  467ff0:	add	x8, x8, x9
  467ff4:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  467ff8:	cmp	x8, x9
  467ffc:	b.lt	468018 <readlinkat@plt+0x650e8>  // b.tstop
  468000:	ldr	x8, [sp, #9920]
  468004:	ldr	x9, [sp, #9912]
  468008:	add	x8, x8, x9
  46800c:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  468010:	cmp	x9, x8
  468014:	b.ge	468034 <readlinkat@plt+0x65104>  // b.tcont
  468018:	ldr	x8, [sp, #9920]
  46801c:	ldr	x9, [sp, #9912]
  468020:	add	x8, x8, x9
  468024:	str	x8, [sp, #9904]
  468028:	ldr	w10, [sp, #9664]
  46802c:	tbnz	w10, #0, 46ca88 <readlinkat@plt+0x69b58>
  468030:	b	468904 <readlinkat@plt+0x659d4>
  468034:	ldr	x8, [sp, #9920]
  468038:	ldr	x9, [sp, #9912]
  46803c:	add	x8, x8, x9
  468040:	str	x8, [sp, #9904]
  468044:	ldr	w10, [sp, #9668]
  468048:	tbnz	w10, #0, 46ca88 <readlinkat@plt+0x69b58>
  46804c:	b	468904 <readlinkat@plt+0x659d4>
  468050:	ldr	x8, [sp, #9912]
  468054:	mov	x9, xzr
  468058:	mul	x8, x9, x8
  46805c:	ldr	x10, [sp, #9920]
  468060:	add	x8, x8, x10
  468064:	mul	x8, x9, x8
  468068:	subs	x8, x8, #0x1
  46806c:	cmp	x8, #0x0
  468070:	cset	w11, ge  // ge = tcont
  468074:	tbnz	w11, #0, 4680b4 <readlinkat@plt+0x65184>
  468078:	ldr	x8, [sp, #9912]
  46807c:	mov	x9, xzr
  468080:	mul	x8, x9, x8
  468084:	ldr	x10, [sp, #9920]
  468088:	add	x8, x8, x10
  46808c:	mul	x8, x9, x8
  468090:	add	x8, x8, #0x1
  468094:	lsl	x8, x8, #62
  468098:	subs	x8, x8, #0x1
  46809c:	mov	x9, #0x2                   	// #2
  4680a0:	mul	x8, x8, x9
  4680a4:	add	x8, x8, #0x1
  4680a8:	mvn	x8, x8
  4680ac:	str	x8, [sp, #664]
  4680b0:	b	4680d4 <readlinkat@plt+0x651a4>
  4680b4:	ldr	x8, [sp, #9912]
  4680b8:	mov	x9, xzr
  4680bc:	mul	x8, x9, x8
  4680c0:	ldr	x10, [sp, #9920]
  4680c4:	add	x8, x8, x10
  4680c8:	mul	x8, x9, x8
  4680cc:	add	x8, x8, #0x0
  4680d0:	str	x8, [sp, #664]
  4680d4:	ldr	x8, [sp, #664]
  4680d8:	cmp	x8, #0x0
  4680dc:	cset	w9, ge  // ge = tcont
  4680e0:	tbnz	w9, #0, 468238 <readlinkat@plt+0x65308>
  4680e4:	ldr	x8, [sp, #9912]
  4680e8:	cmp	x8, #0x0
  4680ec:	cset	w9, ge  // ge = tcont
  4680f0:	tbnz	w9, #0, 46819c <readlinkat@plt+0x6526c>
  4680f4:	ldr	x8, [sp, #9920]
  4680f8:	ldr	x9, [sp, #9912]
  4680fc:	mov	x10, xzr
  468100:	mul	x9, x10, x9
  468104:	ldr	x11, [sp, #9920]
  468108:	add	x9, x9, x11
  46810c:	mul	x9, x10, x9
  468110:	subs	x9, x9, #0x1
  468114:	cmp	x9, #0x0
  468118:	cset	w12, ge  // ge = tcont
  46811c:	str	x8, [sp, #656]
  468120:	tbnz	w12, #0, 468160 <readlinkat@plt+0x65230>
  468124:	ldr	x8, [sp, #9912]
  468128:	mov	x9, xzr
  46812c:	mul	x8, x9, x8
  468130:	ldr	x10, [sp, #9920]
  468134:	add	x8, x8, x10
  468138:	mul	x8, x9, x8
  46813c:	add	x8, x8, #0x1
  468140:	lsl	x8, x8, #62
  468144:	subs	x8, x8, #0x1
  468148:	mov	x9, #0x2                   	// #2
  46814c:	mul	x8, x8, x9
  468150:	add	x8, x8, #0x1
  468154:	mvn	x8, x8
  468158:	str	x8, [sp, #648]
  46815c:	b	468180 <readlinkat@plt+0x65250>
  468160:	ldr	x8, [sp, #9912]
  468164:	mov	x9, xzr
  468168:	mul	x8, x9, x8
  46816c:	ldr	x10, [sp, #9920]
  468170:	add	x8, x8, x10
  468174:	mul	x8, x9, x8
  468178:	add	x8, x8, #0x0
  46817c:	str	x8, [sp, #648]
  468180:	ldr	x8, [sp, #648]
  468184:	ldr	x9, [sp, #9912]
  468188:	subs	x8, x8, x9
  46818c:	ldr	x9, [sp, #656]
  468190:	cmp	x9, x8
  468194:	b.lt	4682fc <readlinkat@plt+0x653cc>  // b.tstop
  468198:	b	4682a8 <readlinkat@plt+0x65378>
  46819c:	ldr	x8, [sp, #9912]
  4681a0:	mov	x9, xzr
  4681a4:	mul	x8, x9, x8
  4681a8:	ldr	x10, [sp, #9920]
  4681ac:	add	x8, x8, x10
  4681b0:	mul	x8, x9, x8
  4681b4:	subs	x8, x8, #0x1
  4681b8:	cmp	x8, #0x0
  4681bc:	cset	w11, ge  // ge = tcont
  4681c0:	tbnz	w11, #0, 4681fc <readlinkat@plt+0x652cc>
  4681c4:	ldr	x8, [sp, #9912]
  4681c8:	mov	x9, xzr
  4681cc:	mul	x8, x9, x8
  4681d0:	ldr	x10, [sp, #9920]
  4681d4:	add	x8, x8, x10
  4681d8:	mul	x8, x9, x8
  4681dc:	add	x8, x8, #0x1
  4681e0:	lsl	x8, x8, #62
  4681e4:	subs	x8, x8, #0x1
  4681e8:	mov	x9, #0x2                   	// #2
  4681ec:	mul	x8, x8, x9
  4681f0:	add	x8, x8, #0x1
  4681f4:	str	x8, [sp, #640]
  4681f8:	b	46821c <readlinkat@plt+0x652ec>
  4681fc:	ldr	x8, [sp, #9912]
  468200:	mov	x9, xzr
  468204:	mul	x8, x9, x8
  468208:	ldr	x10, [sp, #9920]
  46820c:	add	x8, x8, x10
  468210:	mul	x8, x9, x8
  468214:	subs	x8, x8, #0x1
  468218:	str	x8, [sp, #640]
  46821c:	ldr	x8, [sp, #640]
  468220:	ldr	x9, [sp, #9912]
  468224:	subs	x8, x8, x9
  468228:	ldr	x9, [sp, #9920]
  46822c:	cmp	x8, x9
  468230:	b.lt	4682fc <readlinkat@plt+0x653cc>  // b.tstop
  468234:	b	4682a8 <readlinkat@plt+0x65378>
  468238:	ldr	x8, [sp, #9920]
  46823c:	cmp	x8, #0x0
  468240:	cset	w9, ge  // ge = tcont
  468244:	tbnz	w9, #0, 468264 <readlinkat@plt+0x65334>
  468248:	ldr	x8, [sp, #9912]
  46824c:	ldr	x9, [sp, #9920]
  468250:	ldr	x10, [sp, #9912]
  468254:	add	x9, x9, x10
  468258:	cmp	x8, x9
  46825c:	b.le	4682fc <readlinkat@plt+0x653cc>
  468260:	b	4682a8 <readlinkat@plt+0x65378>
  468264:	ldr	x8, [sp, #9912]
  468268:	cmp	x8, #0x0
  46826c:	cset	w9, ge  // ge = tcont
  468270:	tbnz	w9, #0, 468290 <readlinkat@plt+0x65360>
  468274:	ldr	x8, [sp, #9920]
  468278:	ldr	x9, [sp, #9920]
  46827c:	ldr	x10, [sp, #9912]
  468280:	add	x9, x9, x10
  468284:	cmp	x8, x9
  468288:	b.le	4682fc <readlinkat@plt+0x653cc>
  46828c:	b	4682a8 <readlinkat@plt+0x65378>
  468290:	ldr	x8, [sp, #9920]
  468294:	ldr	x9, [sp, #9912]
  468298:	add	x8, x8, x9
  46829c:	ldr	x9, [sp, #9912]
  4682a0:	cmp	x8, x9
  4682a4:	b.lt	4682fc <readlinkat@plt+0x653cc>  // b.tstop
  4682a8:	ldr	x8, [sp, #9920]
  4682ac:	ldr	x9, [sp, #9912]
  4682b0:	add	x8, x8, x9
  4682b4:	mov	x9, xzr
  4682b8:	mul	x8, x9, x8
  4682bc:	subs	x8, x8, #0x1
  4682c0:	cmp	x8, #0x0
  4682c4:	cset	w10, ge  // ge = tcont
  4682c8:	tbnz	w10, #0, 4682e4 <readlinkat@plt+0x653b4>
  4682cc:	ldr	x8, [sp, #9920]
  4682d0:	ldr	x9, [sp, #9912]
  4682d4:	add	x8, x8, x9
  4682d8:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  4682dc:	cmp	x8, x9
  4682e0:	b.lt	4682fc <readlinkat@plt+0x653cc>  // b.tstop
  4682e4:	ldr	x8, [sp, #9920]
  4682e8:	ldr	x9, [sp, #9912]
  4682ec:	add	x8, x8, x9
  4682f0:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  4682f4:	cmp	x9, x8
  4682f8:	b.ge	468318 <readlinkat@plt+0x653e8>  // b.tcont
  4682fc:	ldr	x8, [sp, #9920]
  468300:	ldr	x9, [sp, #9912]
  468304:	add	x8, x8, x9
  468308:	str	x8, [sp, #9904]
  46830c:	ldr	w10, [sp, #9664]
  468310:	tbnz	w10, #0, 46ca88 <readlinkat@plt+0x69b58>
  468314:	b	468904 <readlinkat@plt+0x659d4>
  468318:	ldr	x8, [sp, #9920]
  46831c:	ldr	x9, [sp, #9912]
  468320:	add	x8, x8, x9
  468324:	str	x8, [sp, #9904]
  468328:	ldr	w10, [sp, #9668]
  46832c:	tbnz	w10, #0, 46ca88 <readlinkat@plt+0x69b58>
  468330:	b	468904 <readlinkat@plt+0x659d4>
  468334:	ldr	w8, [sp, #9668]
  468338:	tbnz	w8, #0, 468340 <readlinkat@plt+0x65410>
  46833c:	b	468624 <readlinkat@plt+0x656f4>
  468340:	ldr	x8, [sp, #9912]
  468344:	mov	x9, xzr
  468348:	mul	x8, x9, x8
  46834c:	ldr	x10, [sp, #9920]
  468350:	add	x8, x8, x10
  468354:	mul	x8, x9, x8
  468358:	subs	x8, x8, #0x1
  46835c:	cmp	x8, #0x0
  468360:	cset	w11, ge  // ge = tcont
  468364:	tbnz	w11, #0, 4683a4 <readlinkat@plt+0x65474>
  468368:	ldr	x8, [sp, #9912]
  46836c:	mov	x9, xzr
  468370:	mul	x8, x9, x8
  468374:	ldr	x10, [sp, #9920]
  468378:	add	x8, x8, x10
  46837c:	mul	x8, x9, x8
  468380:	add	x8, x8, #0x1
  468384:	lsl	x8, x8, #62
  468388:	subs	x8, x8, #0x1
  46838c:	mov	x9, #0x2                   	// #2
  468390:	mul	x8, x8, x9
  468394:	add	x8, x8, #0x1
  468398:	mvn	x8, x8
  46839c:	str	x8, [sp, #632]
  4683a0:	b	4683c4 <readlinkat@plt+0x65494>
  4683a4:	ldr	x8, [sp, #9912]
  4683a8:	mov	x9, xzr
  4683ac:	mul	x8, x9, x8
  4683b0:	ldr	x10, [sp, #9920]
  4683b4:	add	x8, x8, x10
  4683b8:	mul	x8, x9, x8
  4683bc:	add	x8, x8, #0x0
  4683c0:	str	x8, [sp, #632]
  4683c4:	ldr	x8, [sp, #632]
  4683c8:	cmp	x8, #0x0
  4683cc:	cset	w9, ge  // ge = tcont
  4683d0:	tbnz	w9, #0, 468528 <readlinkat@plt+0x655f8>
  4683d4:	ldr	x8, [sp, #9912]
  4683d8:	cmp	x8, #0x0
  4683dc:	cset	w9, ge  // ge = tcont
  4683e0:	tbnz	w9, #0, 46848c <readlinkat@plt+0x6555c>
  4683e4:	ldr	x8, [sp, #9920]
  4683e8:	ldr	x9, [sp, #9912]
  4683ec:	mov	x10, xzr
  4683f0:	mul	x9, x10, x9
  4683f4:	ldr	x11, [sp, #9920]
  4683f8:	add	x9, x9, x11
  4683fc:	mul	x9, x10, x9
  468400:	subs	x9, x9, #0x1
  468404:	cmp	x9, #0x0
  468408:	cset	w12, ge  // ge = tcont
  46840c:	str	x8, [sp, #624]
  468410:	tbnz	w12, #0, 468450 <readlinkat@plt+0x65520>
  468414:	ldr	x8, [sp, #9912]
  468418:	mov	x9, xzr
  46841c:	mul	x8, x9, x8
  468420:	ldr	x10, [sp, #9920]
  468424:	add	x8, x8, x10
  468428:	mul	x8, x9, x8
  46842c:	add	x8, x8, #0x1
  468430:	lsl	x8, x8, #62
  468434:	subs	x8, x8, #0x1
  468438:	mov	x9, #0x2                   	// #2
  46843c:	mul	x8, x8, x9
  468440:	add	x8, x8, #0x1
  468444:	mvn	x8, x8
  468448:	str	x8, [sp, #616]
  46844c:	b	468470 <readlinkat@plt+0x65540>
  468450:	ldr	x8, [sp, #9912]
  468454:	mov	x9, xzr
  468458:	mul	x8, x9, x8
  46845c:	ldr	x10, [sp, #9920]
  468460:	add	x8, x8, x10
  468464:	mul	x8, x9, x8
  468468:	add	x8, x8, #0x0
  46846c:	str	x8, [sp, #616]
  468470:	ldr	x8, [sp, #616]
  468474:	ldr	x9, [sp, #9912]
  468478:	subs	x8, x8, x9
  46847c:	ldr	x9, [sp, #624]
  468480:	cmp	x9, x8
  468484:	b.lt	4685ec <readlinkat@plt+0x656bc>  // b.tstop
  468488:	b	468598 <readlinkat@plt+0x65668>
  46848c:	ldr	x8, [sp, #9912]
  468490:	mov	x9, xzr
  468494:	mul	x8, x9, x8
  468498:	ldr	x10, [sp, #9920]
  46849c:	add	x8, x8, x10
  4684a0:	mul	x8, x9, x8
  4684a4:	subs	x8, x8, #0x1
  4684a8:	cmp	x8, #0x0
  4684ac:	cset	w11, ge  // ge = tcont
  4684b0:	tbnz	w11, #0, 4684ec <readlinkat@plt+0x655bc>
  4684b4:	ldr	x8, [sp, #9912]
  4684b8:	mov	x9, xzr
  4684bc:	mul	x8, x9, x8
  4684c0:	ldr	x10, [sp, #9920]
  4684c4:	add	x8, x8, x10
  4684c8:	mul	x8, x9, x8
  4684cc:	add	x8, x8, #0x1
  4684d0:	lsl	x8, x8, #62
  4684d4:	subs	x8, x8, #0x1
  4684d8:	mov	x9, #0x2                   	// #2
  4684dc:	mul	x8, x8, x9
  4684e0:	add	x8, x8, #0x1
  4684e4:	str	x8, [sp, #608]
  4684e8:	b	46850c <readlinkat@plt+0x655dc>
  4684ec:	ldr	x8, [sp, #9912]
  4684f0:	mov	x9, xzr
  4684f4:	mul	x8, x9, x8
  4684f8:	ldr	x10, [sp, #9920]
  4684fc:	add	x8, x8, x10
  468500:	mul	x8, x9, x8
  468504:	subs	x8, x8, #0x1
  468508:	str	x8, [sp, #608]
  46850c:	ldr	x8, [sp, #608]
  468510:	ldr	x9, [sp, #9912]
  468514:	subs	x8, x8, x9
  468518:	ldr	x9, [sp, #9920]
  46851c:	cmp	x8, x9
  468520:	b.lt	4685ec <readlinkat@plt+0x656bc>  // b.tstop
  468524:	b	468598 <readlinkat@plt+0x65668>
  468528:	ldr	x8, [sp, #9920]
  46852c:	cmp	x8, #0x0
  468530:	cset	w9, ge  // ge = tcont
  468534:	tbnz	w9, #0, 468554 <readlinkat@plt+0x65624>
  468538:	ldr	x8, [sp, #9912]
  46853c:	ldr	x9, [sp, #9920]
  468540:	ldr	x10, [sp, #9912]
  468544:	add	x9, x9, x10
  468548:	cmp	x8, x9
  46854c:	b.le	4685ec <readlinkat@plt+0x656bc>
  468550:	b	468598 <readlinkat@plt+0x65668>
  468554:	ldr	x8, [sp, #9912]
  468558:	cmp	x8, #0x0
  46855c:	cset	w9, ge  // ge = tcont
  468560:	tbnz	w9, #0, 468580 <readlinkat@plt+0x65650>
  468564:	ldr	x8, [sp, #9920]
  468568:	ldr	x9, [sp, #9920]
  46856c:	ldr	x10, [sp, #9912]
  468570:	add	x9, x9, x10
  468574:	cmp	x8, x9
  468578:	b.le	4685ec <readlinkat@plt+0x656bc>
  46857c:	b	468598 <readlinkat@plt+0x65668>
  468580:	ldr	x8, [sp, #9920]
  468584:	ldr	x9, [sp, #9912]
  468588:	add	x8, x8, x9
  46858c:	ldr	x9, [sp, #9912]
  468590:	cmp	x8, x9
  468594:	b.lt	4685ec <readlinkat@plt+0x656bc>  // b.tstop
  468598:	ldr	x8, [sp, #9920]
  46859c:	ldr	x9, [sp, #9912]
  4685a0:	add	x8, x8, x9
  4685a4:	mov	x9, xzr
  4685a8:	mul	x8, x9, x8
  4685ac:	subs	x8, x8, #0x1
  4685b0:	cmp	x8, #0x0
  4685b4:	cset	w10, ge  // ge = tcont
  4685b8:	tbnz	w10, #0, 4685d4 <readlinkat@plt+0x656a4>
  4685bc:	ldr	x8, [sp, #9920]
  4685c0:	ldr	x9, [sp, #9912]
  4685c4:	add	x8, x8, x9
  4685c8:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  4685cc:	cmp	x8, x9
  4685d0:	b.lt	4685ec <readlinkat@plt+0x656bc>  // b.tstop
  4685d4:	ldr	x8, [sp, #9920]
  4685d8:	ldr	x9, [sp, #9912]
  4685dc:	add	x8, x8, x9
  4685e0:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  4685e4:	cmp	x9, x8
  4685e8:	b.ge	468608 <readlinkat@plt+0x656d8>  // b.tcont
  4685ec:	ldr	x8, [sp, #9920]
  4685f0:	ldr	x9, [sp, #9912]
  4685f4:	add	x8, x8, x9
  4685f8:	str	x8, [sp, #9904]
  4685fc:	ldr	w10, [sp, #9664]
  468600:	tbnz	w10, #0, 46ca88 <readlinkat@plt+0x69b58>
  468604:	b	468904 <readlinkat@plt+0x659d4>
  468608:	ldr	x8, [sp, #9920]
  46860c:	ldr	x9, [sp, #9912]
  468610:	add	x8, x8, x9
  468614:	str	x8, [sp, #9904]
  468618:	ldr	w10, [sp, #9668]
  46861c:	tbnz	w10, #0, 46ca88 <readlinkat@plt+0x69b58>
  468620:	b	468904 <readlinkat@plt+0x659d4>
  468624:	ldr	x8, [sp, #9912]
  468628:	mov	x9, xzr
  46862c:	mul	x8, x9, x8
  468630:	ldr	x10, [sp, #9920]
  468634:	add	x8, x8, x10
  468638:	mul	x8, x9, x8
  46863c:	subs	x8, x8, #0x1
  468640:	cmp	x8, #0x0
  468644:	cset	w11, ge  // ge = tcont
  468648:	tbnz	w11, #0, 468688 <readlinkat@plt+0x65758>
  46864c:	ldr	x8, [sp, #9912]
  468650:	mov	x9, xzr
  468654:	mul	x8, x9, x8
  468658:	ldr	x10, [sp, #9920]
  46865c:	add	x8, x8, x10
  468660:	mul	x8, x9, x8
  468664:	add	x8, x8, #0x1
  468668:	lsl	x8, x8, #62
  46866c:	subs	x8, x8, #0x1
  468670:	mov	x9, #0x2                   	// #2
  468674:	mul	x8, x8, x9
  468678:	add	x8, x8, #0x1
  46867c:	mvn	x8, x8
  468680:	str	x8, [sp, #600]
  468684:	b	4686a8 <readlinkat@plt+0x65778>
  468688:	ldr	x8, [sp, #9912]
  46868c:	mov	x9, xzr
  468690:	mul	x8, x9, x8
  468694:	ldr	x10, [sp, #9920]
  468698:	add	x8, x8, x10
  46869c:	mul	x8, x9, x8
  4686a0:	add	x8, x8, #0x0
  4686a4:	str	x8, [sp, #600]
  4686a8:	ldr	x8, [sp, #600]
  4686ac:	cmp	x8, #0x0
  4686b0:	cset	w9, ge  // ge = tcont
  4686b4:	tbnz	w9, #0, 46880c <readlinkat@plt+0x658dc>
  4686b8:	ldr	x8, [sp, #9912]
  4686bc:	cmp	x8, #0x0
  4686c0:	cset	w9, ge  // ge = tcont
  4686c4:	tbnz	w9, #0, 468770 <readlinkat@plt+0x65840>
  4686c8:	ldr	x8, [sp, #9920]
  4686cc:	ldr	x9, [sp, #9912]
  4686d0:	mov	x10, xzr
  4686d4:	mul	x9, x10, x9
  4686d8:	ldr	x11, [sp, #9920]
  4686dc:	add	x9, x9, x11
  4686e0:	mul	x9, x10, x9
  4686e4:	subs	x9, x9, #0x1
  4686e8:	cmp	x9, #0x0
  4686ec:	cset	w12, ge  // ge = tcont
  4686f0:	str	x8, [sp, #592]
  4686f4:	tbnz	w12, #0, 468734 <readlinkat@plt+0x65804>
  4686f8:	ldr	x8, [sp, #9912]
  4686fc:	mov	x9, xzr
  468700:	mul	x8, x9, x8
  468704:	ldr	x10, [sp, #9920]
  468708:	add	x8, x8, x10
  46870c:	mul	x8, x9, x8
  468710:	add	x8, x8, #0x1
  468714:	lsl	x8, x8, #62
  468718:	subs	x8, x8, #0x1
  46871c:	mov	x9, #0x2                   	// #2
  468720:	mul	x8, x8, x9
  468724:	add	x8, x8, #0x1
  468728:	mvn	x8, x8
  46872c:	str	x8, [sp, #584]
  468730:	b	468754 <readlinkat@plt+0x65824>
  468734:	ldr	x8, [sp, #9912]
  468738:	mov	x9, xzr
  46873c:	mul	x8, x9, x8
  468740:	ldr	x10, [sp, #9920]
  468744:	add	x8, x8, x10
  468748:	mul	x8, x9, x8
  46874c:	add	x8, x8, #0x0
  468750:	str	x8, [sp, #584]
  468754:	ldr	x8, [sp, #584]
  468758:	ldr	x9, [sp, #9912]
  46875c:	subs	x8, x8, x9
  468760:	ldr	x9, [sp, #592]
  468764:	cmp	x9, x8
  468768:	b.lt	4688d0 <readlinkat@plt+0x659a0>  // b.tstop
  46876c:	b	46887c <readlinkat@plt+0x6594c>
  468770:	ldr	x8, [sp, #9912]
  468774:	mov	x9, xzr
  468778:	mul	x8, x9, x8
  46877c:	ldr	x10, [sp, #9920]
  468780:	add	x8, x8, x10
  468784:	mul	x8, x9, x8
  468788:	subs	x8, x8, #0x1
  46878c:	cmp	x8, #0x0
  468790:	cset	w11, ge  // ge = tcont
  468794:	tbnz	w11, #0, 4687d0 <readlinkat@plt+0x658a0>
  468798:	ldr	x8, [sp, #9912]
  46879c:	mov	x9, xzr
  4687a0:	mul	x8, x9, x8
  4687a4:	ldr	x10, [sp, #9920]
  4687a8:	add	x8, x8, x10
  4687ac:	mul	x8, x9, x8
  4687b0:	add	x8, x8, #0x1
  4687b4:	lsl	x8, x8, #62
  4687b8:	subs	x8, x8, #0x1
  4687bc:	mov	x9, #0x2                   	// #2
  4687c0:	mul	x8, x8, x9
  4687c4:	add	x8, x8, #0x1
  4687c8:	str	x8, [sp, #576]
  4687cc:	b	4687f0 <readlinkat@plt+0x658c0>
  4687d0:	ldr	x8, [sp, #9912]
  4687d4:	mov	x9, xzr
  4687d8:	mul	x8, x9, x8
  4687dc:	ldr	x10, [sp, #9920]
  4687e0:	add	x8, x8, x10
  4687e4:	mul	x8, x9, x8
  4687e8:	subs	x8, x8, #0x1
  4687ec:	str	x8, [sp, #576]
  4687f0:	ldr	x8, [sp, #576]
  4687f4:	ldr	x9, [sp, #9912]
  4687f8:	subs	x8, x8, x9
  4687fc:	ldr	x9, [sp, #9920]
  468800:	cmp	x8, x9
  468804:	b.lt	4688d0 <readlinkat@plt+0x659a0>  // b.tstop
  468808:	b	46887c <readlinkat@plt+0x6594c>
  46880c:	ldr	x8, [sp, #9920]
  468810:	cmp	x8, #0x0
  468814:	cset	w9, ge  // ge = tcont
  468818:	tbnz	w9, #0, 468838 <readlinkat@plt+0x65908>
  46881c:	ldr	x8, [sp, #9912]
  468820:	ldr	x9, [sp, #9920]
  468824:	ldr	x10, [sp, #9912]
  468828:	add	x9, x9, x10
  46882c:	cmp	x8, x9
  468830:	b.le	4688d0 <readlinkat@plt+0x659a0>
  468834:	b	46887c <readlinkat@plt+0x6594c>
  468838:	ldr	x8, [sp, #9912]
  46883c:	cmp	x8, #0x0
  468840:	cset	w9, ge  // ge = tcont
  468844:	tbnz	w9, #0, 468864 <readlinkat@plt+0x65934>
  468848:	ldr	x8, [sp, #9920]
  46884c:	ldr	x9, [sp, #9920]
  468850:	ldr	x10, [sp, #9912]
  468854:	add	x9, x9, x10
  468858:	cmp	x8, x9
  46885c:	b.le	4688d0 <readlinkat@plt+0x659a0>
  468860:	b	46887c <readlinkat@plt+0x6594c>
  468864:	ldr	x8, [sp, #9920]
  468868:	ldr	x9, [sp, #9912]
  46886c:	add	x8, x8, x9
  468870:	ldr	x9, [sp, #9912]
  468874:	cmp	x8, x9
  468878:	b.lt	4688d0 <readlinkat@plt+0x659a0>  // b.tstop
  46887c:	ldr	x8, [sp, #9920]
  468880:	ldr	x9, [sp, #9912]
  468884:	add	x8, x8, x9
  468888:	mov	x9, xzr
  46888c:	mul	x8, x9, x8
  468890:	subs	x8, x8, #0x1
  468894:	cmp	x8, #0x0
  468898:	cset	w10, ge  // ge = tcont
  46889c:	tbnz	w10, #0, 4688b8 <readlinkat@plt+0x65988>
  4688a0:	ldr	x8, [sp, #9920]
  4688a4:	ldr	x9, [sp, #9912]
  4688a8:	add	x8, x8, x9
  4688ac:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  4688b0:	cmp	x8, x9
  4688b4:	b.lt	4688d0 <readlinkat@plt+0x659a0>  // b.tstop
  4688b8:	ldr	x8, [sp, #9920]
  4688bc:	ldr	x9, [sp, #9912]
  4688c0:	add	x8, x8, x9
  4688c4:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  4688c8:	cmp	x9, x8
  4688cc:	b.ge	4688ec <readlinkat@plt+0x659bc>  // b.tcont
  4688d0:	ldr	x8, [sp, #9920]
  4688d4:	ldr	x9, [sp, #9912]
  4688d8:	add	x8, x8, x9
  4688dc:	str	x8, [sp, #9904]
  4688e0:	ldr	w10, [sp, #9664]
  4688e4:	tbnz	w10, #0, 46ca88 <readlinkat@plt+0x69b58>
  4688e8:	b	468904 <readlinkat@plt+0x659d4>
  4688ec:	ldr	x8, [sp, #9920]
  4688f0:	ldr	x9, [sp, #9912]
  4688f4:	add	x8, x8, x9
  4688f8:	str	x8, [sp, #9904]
  4688fc:	ldr	w10, [sp, #9668]
  468900:	tbnz	w10, #0, 46ca88 <readlinkat@plt+0x69b58>
  468904:	ldr	w8, [sp, #9668]
  468908:	tbnz	w8, #0, 468910 <readlinkat@plt+0x659e0>
  46890c:	b	46905c <readlinkat@plt+0x6612c>
  468910:	ldr	w8, [sp, #9668]
  468914:	tbnz	w8, #0, 46891c <readlinkat@plt+0x659ec>
  468918:	b	468d60 <readlinkat@plt+0x65e30>
  46891c:	ldr	x8, [sp, #10496]
  468920:	lsl	w8, w8, #24
  468924:	mov	x9, #0x18                  	// #24
  468928:	asr	w8, w8, w9
  46892c:	mov	w9, wzr
  468930:	mul	w8, w9, w8
  468934:	ldr	x10, [sp, #9904]
  468938:	lsl	w10, w10, #24
  46893c:	add	w8, w8, w10, asr #24
  468940:	mul	w8, w9, w8
  468944:	subs	w8, w8, #0x1
  468948:	cmp	w8, #0x0
  46894c:	cset	w8, ge  // ge = tcont
  468950:	tbnz	w8, #0, 4689a0 <readlinkat@plt+0x65a70>
  468954:	ldr	x8, [sp, #10496]
  468958:	lsl	w8, w8, #24
  46895c:	mov	x9, #0x18                  	// #24
  468960:	asr	w8, w8, w9
  468964:	mov	w9, wzr
  468968:	mul	w8, w9, w8
  46896c:	ldr	x10, [sp, #9904]
  468970:	lsl	w10, w10, #24
  468974:	add	w8, w8, w10, asr #24
  468978:	mul	w8, w9, w8
  46897c:	add	w8, w8, #0x1
  468980:	lsl	w8, w8, #30
  468984:	subs	w8, w8, #0x1
  468988:	mov	w9, #0x2                   	// #2
  46898c:	mul	w8, w8, w9
  468990:	add	w8, w8, #0x1
  468994:	mvn	w8, w8
  468998:	str	w8, [sp, #572]
  46899c:	b	4689d0 <readlinkat@plt+0x65aa0>
  4689a0:	ldr	x8, [sp, #10496]
  4689a4:	lsl	w8, w8, #24
  4689a8:	mov	x9, #0x18                  	// #24
  4689ac:	asr	w8, w8, w9
  4689b0:	mov	w9, wzr
  4689b4:	mul	w8, w9, w8
  4689b8:	ldr	x10, [sp, #9904]
  4689bc:	lsl	w10, w10, #24
  4689c0:	add	w8, w8, w10, asr #24
  4689c4:	mul	w8, w9, w8
  4689c8:	add	w8, w8, #0x0
  4689cc:	str	w8, [sp, #572]
  4689d0:	ldr	w8, [sp, #572]
  4689d4:	cmp	w8, #0x0
  4689d8:	cset	w8, ge  // ge = tcont
  4689dc:	tbnz	w8, #0, 468bb8 <readlinkat@plt+0x65c88>
  4689e0:	ldr	x8, [sp, #10496]
  4689e4:	lsl	w8, w8, #24
  4689e8:	asr	w8, w8, #24
  4689ec:	cmp	w8, #0x0
  4689f0:	cset	w8, ge  // ge = tcont
  4689f4:	tbnz	w8, #0, 468ae0 <readlinkat@plt+0x65bb0>
  4689f8:	ldr	x8, [sp, #9904]
  4689fc:	lsl	w8, w8, #24
  468a00:	mov	x9, #0x18                  	// #24
  468a04:	mov	x0, x9
  468a08:	asr	w8, w8, w0
  468a0c:	ldr	x10, [sp, #10496]
  468a10:	lsl	w10, w10, #24
  468a14:	asr	w9, w10, w9
  468a18:	mov	w10, wzr
  468a1c:	mul	w9, w10, w9
  468a20:	ldr	x11, [sp, #9904]
  468a24:	lsl	w11, w11, #24
  468a28:	add	w9, w9, w11, asr #24
  468a2c:	mul	w9, w10, w9
  468a30:	subs	w9, w9, #0x1
  468a34:	cmp	w9, #0x0
  468a38:	cset	w9, ge  // ge = tcont
  468a3c:	str	w8, [sp, #568]
  468a40:	tbnz	w9, #0, 468a90 <readlinkat@plt+0x65b60>
  468a44:	ldr	x8, [sp, #10496]
  468a48:	lsl	w8, w8, #24
  468a4c:	mov	x9, #0x18                  	// #24
  468a50:	asr	w8, w8, w9
  468a54:	mov	w9, wzr
  468a58:	mul	w8, w9, w8
  468a5c:	ldr	x10, [sp, #9904]
  468a60:	lsl	w10, w10, #24
  468a64:	add	w8, w8, w10, asr #24
  468a68:	mul	w8, w9, w8
  468a6c:	add	w8, w8, #0x1
  468a70:	lsl	w8, w8, #30
  468a74:	subs	w8, w8, #0x1
  468a78:	mov	w9, #0x2                   	// #2
  468a7c:	mul	w8, w8, w9
  468a80:	add	w8, w8, #0x1
  468a84:	mvn	w8, w8
  468a88:	str	w8, [sp, #564]
  468a8c:	b	468ac0 <readlinkat@plt+0x65b90>
  468a90:	ldr	x8, [sp, #10496]
  468a94:	lsl	w8, w8, #24
  468a98:	mov	x9, #0x18                  	// #24
  468a9c:	asr	w8, w8, w9
  468aa0:	mov	w9, wzr
  468aa4:	mul	w8, w9, w8
  468aa8:	ldr	x10, [sp, #9904]
  468aac:	lsl	w10, w10, #24
  468ab0:	add	w8, w8, w10, asr #24
  468ab4:	mul	w8, w9, w8
  468ab8:	add	w8, w8, #0x0
  468abc:	str	w8, [sp, #564]
  468ac0:	ldr	w8, [sp, #564]
  468ac4:	ldr	x9, [sp, #10496]
  468ac8:	lsl	w9, w9, #24
  468acc:	subs	w8, w8, w9, asr #24
  468ad0:	ldr	w9, [sp, #568]
  468ad4:	cmp	w9, w8
  468ad8:	b.lt	468cf8 <readlinkat@plt+0x65dc8>  // b.tstop
  468adc:	b	468c80 <readlinkat@plt+0x65d50>
  468ae0:	ldr	x8, [sp, #10496]
  468ae4:	lsl	w8, w8, #24
  468ae8:	mov	x9, #0x18                  	// #24
  468aec:	asr	w8, w8, w9
  468af0:	mov	w9, wzr
  468af4:	mul	w8, w9, w8
  468af8:	ldr	x10, [sp, #9904]
  468afc:	lsl	w10, w10, #24
  468b00:	add	w8, w8, w10, asr #24
  468b04:	mul	w8, w9, w8
  468b08:	subs	w8, w8, #0x1
  468b0c:	cmp	w8, #0x0
  468b10:	cset	w8, ge  // ge = tcont
  468b14:	tbnz	w8, #0, 468b60 <readlinkat@plt+0x65c30>
  468b18:	ldr	x8, [sp, #10496]
  468b1c:	lsl	w8, w8, #24
  468b20:	mov	x9, #0x18                  	// #24
  468b24:	asr	w8, w8, w9
  468b28:	mov	w9, wzr
  468b2c:	mul	w8, w9, w8
  468b30:	ldr	x10, [sp, #9904]
  468b34:	lsl	w10, w10, #24
  468b38:	add	w8, w8, w10, asr #24
  468b3c:	mul	w8, w9, w8
  468b40:	add	w8, w8, #0x1
  468b44:	lsl	w8, w8, #30
  468b48:	subs	w8, w8, #0x1
  468b4c:	mov	w9, #0x2                   	// #2
  468b50:	mul	w8, w8, w9
  468b54:	add	w8, w8, #0x1
  468b58:	str	w8, [sp, #560]
  468b5c:	b	468b90 <readlinkat@plt+0x65c60>
  468b60:	ldr	x8, [sp, #10496]
  468b64:	lsl	w8, w8, #24
  468b68:	mov	x9, #0x18                  	// #24
  468b6c:	asr	w8, w8, w9
  468b70:	mov	w9, wzr
  468b74:	mul	w8, w9, w8
  468b78:	ldr	x10, [sp, #9904]
  468b7c:	lsl	w10, w10, #24
  468b80:	add	w8, w8, w10, asr #24
  468b84:	mul	w8, w9, w8
  468b88:	subs	w8, w8, #0x1
  468b8c:	str	w8, [sp, #560]
  468b90:	ldr	w8, [sp, #560]
  468b94:	ldr	x9, [sp, #10496]
  468b98:	lsl	w9, w9, #24
  468b9c:	subs	w8, w8, w9, asr #24
  468ba0:	ldr	x10, [sp, #9904]
  468ba4:	lsl	w9, w10, #24
  468ba8:	asr	w9, w9, #24
  468bac:	cmp	w8, w9
  468bb0:	b.lt	468cf8 <readlinkat@plt+0x65dc8>  // b.tstop
  468bb4:	b	468c80 <readlinkat@plt+0x65d50>
  468bb8:	ldr	x8, [sp, #9904]
  468bbc:	lsl	w8, w8, #24
  468bc0:	asr	w8, w8, #24
  468bc4:	cmp	w8, #0x0
  468bc8:	cset	w8, ge  // ge = tcont
  468bcc:	tbnz	w8, #0, 468c04 <readlinkat@plt+0x65cd4>
  468bd0:	ldr	x8, [sp, #10496]
  468bd4:	lsl	w8, w8, #24
  468bd8:	mov	x9, #0x18                  	// #24
  468bdc:	asr	w8, w8, w9
  468be0:	ldr	x10, [sp, #9904]
  468be4:	lsl	w9, w10, #24
  468be8:	ldr	x11, [sp, #10496]
  468bec:	lsl	w10, w11, #24
  468bf0:	asr	w10, w10, #24
  468bf4:	add	w9, w10, w9, asr #24
  468bf8:	cmp	w8, w9
  468bfc:	b.le	468cf8 <readlinkat@plt+0x65dc8>
  468c00:	b	468c80 <readlinkat@plt+0x65d50>
  468c04:	ldr	x8, [sp, #10496]
  468c08:	lsl	w8, w8, #24
  468c0c:	asr	w8, w8, #24
  468c10:	cmp	w8, #0x0
  468c14:	cset	w8, ge  // ge = tcont
  468c18:	tbnz	w8, #0, 468c50 <readlinkat@plt+0x65d20>
  468c1c:	ldr	x8, [sp, #9904]
  468c20:	lsl	w8, w8, #24
  468c24:	mov	x9, #0x18                  	// #24
  468c28:	asr	w8, w8, w9
  468c2c:	ldr	x10, [sp, #9904]
  468c30:	lsl	w9, w10, #24
  468c34:	ldr	x11, [sp, #10496]
  468c38:	lsl	w10, w11, #24
  468c3c:	asr	w10, w10, #24
  468c40:	add	w9, w10, w9, asr #24
  468c44:	cmp	w8, w9
  468c48:	b.le	468cf8 <readlinkat@plt+0x65dc8>
  468c4c:	b	468c80 <readlinkat@plt+0x65d50>
  468c50:	ldr	x8, [sp, #9904]
  468c54:	lsl	w8, w8, #24
  468c58:	mov	x9, #0x18                  	// #24
  468c5c:	ldr	x10, [sp, #10496]
  468c60:	lsl	w10, w10, #24
  468c64:	asr	w9, w10, w9
  468c68:	add	w8, w9, w8, asr #24
  468c6c:	ldr	x11, [sp, #10496]
  468c70:	lsl	w9, w11, #24
  468c74:	asr	w9, w9, #24
  468c78:	cmp	w8, w9
  468c7c:	b.lt	468cf8 <readlinkat@plt+0x65dc8>  // b.tstop
  468c80:	ldr	x8, [sp, #9904]
  468c84:	lsl	w8, w8, #24
  468c88:	ldr	x9, [sp, #10496]
  468c8c:	lsl	w9, w9, #24
  468c90:	asr	w9, w9, #24
  468c94:	add	w8, w9, w8, asr #24
  468c98:	mov	w9, wzr
  468c9c:	mul	w8, w9, w8
  468ca0:	subs	w8, w8, #0x1
  468ca4:	cmp	w8, #0x0
  468ca8:	cset	w8, ge  // ge = tcont
  468cac:	tbnz	w8, #0, 468cd4 <readlinkat@plt+0x65da4>
  468cb0:	ldr	x8, [sp, #9904]
  468cb4:	lsl	w8, w8, #24
  468cb8:	ldr	x9, [sp, #10496]
  468cbc:	lsl	w9, w9, #24
  468cc0:	asr	w9, w9, #24
  468cc4:	add	w8, w9, w8, asr #24
  468cc8:	mov	w9, #0xffffff80            	// #-128
  468ccc:	cmp	w8, w9
  468cd0:	b.lt	468cf8 <readlinkat@plt+0x65dc8>  // b.tstop
  468cd4:	ldr	x8, [sp, #9904]
  468cd8:	lsl	w8, w8, #24
  468cdc:	ldr	x9, [sp, #10496]
  468ce0:	lsl	w9, w9, #24
  468ce4:	asr	w9, w9, #24
  468ce8:	add	w8, w9, w8, asr #24
  468cec:	mov	w9, #0x7f                  	// #127
  468cf0:	cmp	w9, w8
  468cf4:	b.ge	468d2c <readlinkat@plt+0x65dfc>  // b.tcont
  468cf8:	ldr	x8, [sp, #9904]
  468cfc:	lsl	w8, w8, #24
  468d00:	ldr	x9, [sp, #10496]
  468d04:	lsl	w9, w9, #24
  468d08:	asr	w9, w9, #24
  468d0c:	add	w8, w9, w8, asr #24
  468d10:	mov	w0, w8
  468d14:	lsl	x10, x0, #56
  468d18:	asr	x10, x10, #56
  468d1c:	str	x10, [sp, #9896]
  468d20:	ldr	w8, [sp, #9664]
  468d24:	tbnz	w8, #0, 46ca88 <readlinkat@plt+0x69b58>
  468d28:	b	46a964 <readlinkat@plt+0x67a34>
  468d2c:	ldr	x8, [sp, #9904]
  468d30:	lsl	w8, w8, #24
  468d34:	ldr	x9, [sp, #10496]
  468d38:	lsl	w9, w9, #24
  468d3c:	asr	w9, w9, #24
  468d40:	add	w8, w9, w8, asr #24
  468d44:	mov	w0, w8
  468d48:	lsl	x10, x0, #56
  468d4c:	asr	x10, x10, #56
  468d50:	str	x10, [sp, #9896]
  468d54:	ldr	w8, [sp, #9668]
  468d58:	tbnz	w8, #0, 46ca88 <readlinkat@plt+0x69b58>
  468d5c:	b	46a964 <readlinkat@plt+0x67a34>
  468d60:	ldr	x8, [sp, #10496]
  468d64:	mov	x9, xzr
  468d68:	mul	x8, x9, x8
  468d6c:	ldr	x10, [sp, #9904]
  468d70:	add	x8, x8, x10
  468d74:	mul	x8, x9, x8
  468d78:	subs	x8, x8, #0x1
  468d7c:	cmp	x8, #0x0
  468d80:	cset	w11, ge  // ge = tcont
  468d84:	tbnz	w11, #0, 468dc4 <readlinkat@plt+0x65e94>
  468d88:	ldr	x8, [sp, #10496]
  468d8c:	mov	x9, xzr
  468d90:	mul	x8, x9, x8
  468d94:	ldr	x10, [sp, #9904]
  468d98:	add	x8, x8, x10
  468d9c:	mul	x8, x9, x8
  468da0:	add	x8, x8, #0x1
  468da4:	lsl	x8, x8, #62
  468da8:	subs	x8, x8, #0x1
  468dac:	mov	x9, #0x2                   	// #2
  468db0:	mul	x8, x8, x9
  468db4:	add	x8, x8, #0x1
  468db8:	mvn	x8, x8
  468dbc:	str	x8, [sp, #552]
  468dc0:	b	468de4 <readlinkat@plt+0x65eb4>
  468dc4:	ldr	x8, [sp, #10496]
  468dc8:	mov	x9, xzr
  468dcc:	mul	x8, x9, x8
  468dd0:	ldr	x10, [sp, #9904]
  468dd4:	add	x8, x8, x10
  468dd8:	mul	x8, x9, x8
  468ddc:	add	x8, x8, #0x0
  468de0:	str	x8, [sp, #552]
  468de4:	ldr	x8, [sp, #552]
  468de8:	cmp	x8, #0x0
  468dec:	cset	w9, ge  // ge = tcont
  468df0:	tbnz	w9, #0, 468f48 <readlinkat@plt+0x66018>
  468df4:	ldr	x8, [sp, #10496]
  468df8:	cmp	x8, #0x0
  468dfc:	cset	w9, ge  // ge = tcont
  468e00:	tbnz	w9, #0, 468eac <readlinkat@plt+0x65f7c>
  468e04:	ldr	x8, [sp, #9904]
  468e08:	ldr	x9, [sp, #10496]
  468e0c:	mov	x10, xzr
  468e10:	mul	x9, x10, x9
  468e14:	ldr	x11, [sp, #9904]
  468e18:	add	x9, x9, x11
  468e1c:	mul	x9, x10, x9
  468e20:	subs	x9, x9, #0x1
  468e24:	cmp	x9, #0x0
  468e28:	cset	w12, ge  // ge = tcont
  468e2c:	str	x8, [sp, #544]
  468e30:	tbnz	w12, #0, 468e70 <readlinkat@plt+0x65f40>
  468e34:	ldr	x8, [sp, #10496]
  468e38:	mov	x9, xzr
  468e3c:	mul	x8, x9, x8
  468e40:	ldr	x10, [sp, #9904]
  468e44:	add	x8, x8, x10
  468e48:	mul	x8, x9, x8
  468e4c:	add	x8, x8, #0x1
  468e50:	lsl	x8, x8, #62
  468e54:	subs	x8, x8, #0x1
  468e58:	mov	x9, #0x2                   	// #2
  468e5c:	mul	x8, x8, x9
  468e60:	add	x8, x8, #0x1
  468e64:	mvn	x8, x8
  468e68:	str	x8, [sp, #536]
  468e6c:	b	468e90 <readlinkat@plt+0x65f60>
  468e70:	ldr	x8, [sp, #10496]
  468e74:	mov	x9, xzr
  468e78:	mul	x8, x9, x8
  468e7c:	ldr	x10, [sp, #9904]
  468e80:	add	x8, x8, x10
  468e84:	mul	x8, x9, x8
  468e88:	add	x8, x8, #0x0
  468e8c:	str	x8, [sp, #536]
  468e90:	ldr	x8, [sp, #536]
  468e94:	ldr	x9, [sp, #10496]
  468e98:	subs	x8, x8, x9
  468e9c:	ldr	x9, [sp, #544]
  468ea0:	cmp	x9, x8
  468ea4:	b.lt	46900c <readlinkat@plt+0x660dc>  // b.tstop
  468ea8:	b	468fb8 <readlinkat@plt+0x66088>
  468eac:	ldr	x8, [sp, #10496]
  468eb0:	mov	x9, xzr
  468eb4:	mul	x8, x9, x8
  468eb8:	ldr	x10, [sp, #9904]
  468ebc:	add	x8, x8, x10
  468ec0:	mul	x8, x9, x8
  468ec4:	subs	x8, x8, #0x1
  468ec8:	cmp	x8, #0x0
  468ecc:	cset	w11, ge  // ge = tcont
  468ed0:	tbnz	w11, #0, 468f0c <readlinkat@plt+0x65fdc>
  468ed4:	ldr	x8, [sp, #10496]
  468ed8:	mov	x9, xzr
  468edc:	mul	x8, x9, x8
  468ee0:	ldr	x10, [sp, #9904]
  468ee4:	add	x8, x8, x10
  468ee8:	mul	x8, x9, x8
  468eec:	add	x8, x8, #0x1
  468ef0:	lsl	x8, x8, #62
  468ef4:	subs	x8, x8, #0x1
  468ef8:	mov	x9, #0x2                   	// #2
  468efc:	mul	x8, x8, x9
  468f00:	add	x8, x8, #0x1
  468f04:	str	x8, [sp, #528]
  468f08:	b	468f2c <readlinkat@plt+0x65ffc>
  468f0c:	ldr	x8, [sp, #10496]
  468f10:	mov	x9, xzr
  468f14:	mul	x8, x9, x8
  468f18:	ldr	x10, [sp, #9904]
  468f1c:	add	x8, x8, x10
  468f20:	mul	x8, x9, x8
  468f24:	subs	x8, x8, #0x1
  468f28:	str	x8, [sp, #528]
  468f2c:	ldr	x8, [sp, #528]
  468f30:	ldr	x9, [sp, #10496]
  468f34:	subs	x8, x8, x9
  468f38:	ldr	x9, [sp, #9904]
  468f3c:	cmp	x8, x9
  468f40:	b.lt	46900c <readlinkat@plt+0x660dc>  // b.tstop
  468f44:	b	468fb8 <readlinkat@plt+0x66088>
  468f48:	ldr	x8, [sp, #9904]
  468f4c:	cmp	x8, #0x0
  468f50:	cset	w9, ge  // ge = tcont
  468f54:	tbnz	w9, #0, 468f74 <readlinkat@plt+0x66044>
  468f58:	ldr	x8, [sp, #10496]
  468f5c:	ldr	x9, [sp, #9904]
  468f60:	ldr	x10, [sp, #10496]
  468f64:	add	x9, x9, x10
  468f68:	cmp	x8, x9
  468f6c:	b.le	46900c <readlinkat@plt+0x660dc>
  468f70:	b	468fb8 <readlinkat@plt+0x66088>
  468f74:	ldr	x8, [sp, #10496]
  468f78:	cmp	x8, #0x0
  468f7c:	cset	w9, ge  // ge = tcont
  468f80:	tbnz	w9, #0, 468fa0 <readlinkat@plt+0x66070>
  468f84:	ldr	x8, [sp, #9904]
  468f88:	ldr	x9, [sp, #9904]
  468f8c:	ldr	x10, [sp, #10496]
  468f90:	add	x9, x9, x10
  468f94:	cmp	x8, x9
  468f98:	b.le	46900c <readlinkat@plt+0x660dc>
  468f9c:	b	468fb8 <readlinkat@plt+0x66088>
  468fa0:	ldr	x8, [sp, #9904]
  468fa4:	ldr	x9, [sp, #10496]
  468fa8:	add	x8, x8, x9
  468fac:	ldr	x9, [sp, #10496]
  468fb0:	cmp	x8, x9
  468fb4:	b.lt	46900c <readlinkat@plt+0x660dc>  // b.tstop
  468fb8:	ldr	x8, [sp, #9904]
  468fbc:	ldr	x9, [sp, #10496]
  468fc0:	add	x8, x8, x9
  468fc4:	mov	x9, xzr
  468fc8:	mul	x8, x9, x8
  468fcc:	subs	x8, x8, #0x1
  468fd0:	cmp	x8, #0x0
  468fd4:	cset	w10, ge  // ge = tcont
  468fd8:	tbnz	w10, #0, 468ff4 <readlinkat@plt+0x660c4>
  468fdc:	ldr	x8, [sp, #9904]
  468fe0:	ldr	x9, [sp, #10496]
  468fe4:	add	x8, x8, x9
  468fe8:	mov	x9, #0xffffffffffffff80    	// #-128
  468fec:	cmp	x8, x9
  468ff0:	b.lt	46900c <readlinkat@plt+0x660dc>  // b.tstop
  468ff4:	ldr	x8, [sp, #9904]
  468ff8:	ldr	x9, [sp, #10496]
  468ffc:	add	x8, x8, x9
  469000:	mov	x9, #0x7f                  	// #127
  469004:	cmp	x9, x8
  469008:	b.ge	469034 <readlinkat@plt+0x66104>  // b.tcont
  46900c:	ldr	x8, [sp, #9904]
  469010:	ldr	x9, [sp, #10496]
  469014:	add	w8, w8, w9
  469018:	mov	w0, w8
  46901c:	lsl	x10, x0, #56
  469020:	asr	x10, x10, #56
  469024:	str	x10, [sp, #9896]
  469028:	ldr	w8, [sp, #9664]
  46902c:	tbnz	w8, #0, 46ca88 <readlinkat@plt+0x69b58>
  469030:	b	46a964 <readlinkat@plt+0x67a34>
  469034:	ldr	x8, [sp, #9904]
  469038:	ldr	x9, [sp, #10496]
  46903c:	add	w8, w8, w9
  469040:	mov	w0, w8
  469044:	lsl	x10, x0, #56
  469048:	asr	x10, x10, #56
  46904c:	str	x10, [sp, #9896]
  469050:	ldr	w8, [sp, #9668]
  469054:	tbnz	w8, #0, 46ca88 <readlinkat@plt+0x69b58>
  469058:	b	46a964 <readlinkat@plt+0x67a34>
  46905c:	ldr	w8, [sp, #9668]
  469060:	tbnz	w8, #0, 469068 <readlinkat@plt+0x66138>
  469064:	b	4697b4 <readlinkat@plt+0x66884>
  469068:	ldr	w8, [sp, #9668]
  46906c:	tbnz	w8, #0, 469074 <readlinkat@plt+0x66144>
  469070:	b	4694b8 <readlinkat@plt+0x66588>
  469074:	ldr	x8, [sp, #10496]
  469078:	lsl	w8, w8, #16
  46907c:	mov	x9, #0x10                  	// #16
  469080:	asr	w8, w8, w9
  469084:	mov	w9, wzr
  469088:	mul	w8, w9, w8
  46908c:	ldr	x10, [sp, #9904]
  469090:	lsl	w10, w10, #16
  469094:	add	w8, w8, w10, asr #16
  469098:	mul	w8, w9, w8
  46909c:	subs	w8, w8, #0x1
  4690a0:	cmp	w8, #0x0
  4690a4:	cset	w8, ge  // ge = tcont
  4690a8:	tbnz	w8, #0, 4690f8 <readlinkat@plt+0x661c8>
  4690ac:	ldr	x8, [sp, #10496]
  4690b0:	lsl	w8, w8, #16
  4690b4:	mov	x9, #0x10                  	// #16
  4690b8:	asr	w8, w8, w9
  4690bc:	mov	w9, wzr
  4690c0:	mul	w8, w9, w8
  4690c4:	ldr	x10, [sp, #9904]
  4690c8:	lsl	w10, w10, #16
  4690cc:	add	w8, w8, w10, asr #16
  4690d0:	mul	w8, w9, w8
  4690d4:	add	w8, w8, #0x1
  4690d8:	lsl	w8, w8, #30
  4690dc:	subs	w8, w8, #0x1
  4690e0:	mov	w9, #0x2                   	// #2
  4690e4:	mul	w8, w8, w9
  4690e8:	add	w8, w8, #0x1
  4690ec:	mvn	w8, w8
  4690f0:	str	w8, [sp, #524]
  4690f4:	b	469128 <readlinkat@plt+0x661f8>
  4690f8:	ldr	x8, [sp, #10496]
  4690fc:	lsl	w8, w8, #16
  469100:	mov	x9, #0x10                  	// #16
  469104:	asr	w8, w8, w9
  469108:	mov	w9, wzr
  46910c:	mul	w8, w9, w8
  469110:	ldr	x10, [sp, #9904]
  469114:	lsl	w10, w10, #16
  469118:	add	w8, w8, w10, asr #16
  46911c:	mul	w8, w9, w8
  469120:	add	w8, w8, #0x0
  469124:	str	w8, [sp, #524]
  469128:	ldr	w8, [sp, #524]
  46912c:	cmp	w8, #0x0
  469130:	cset	w8, ge  // ge = tcont
  469134:	tbnz	w8, #0, 469310 <readlinkat@plt+0x663e0>
  469138:	ldr	x8, [sp, #10496]
  46913c:	lsl	w8, w8, #16
  469140:	asr	w8, w8, #16
  469144:	cmp	w8, #0x0
  469148:	cset	w8, ge  // ge = tcont
  46914c:	tbnz	w8, #0, 469238 <readlinkat@plt+0x66308>
  469150:	ldr	x8, [sp, #9904]
  469154:	lsl	w8, w8, #16
  469158:	mov	x9, #0x10                  	// #16
  46915c:	mov	x0, x9
  469160:	asr	w8, w8, w0
  469164:	ldr	x10, [sp, #10496]
  469168:	lsl	w10, w10, #16
  46916c:	asr	w9, w10, w9
  469170:	mov	w10, wzr
  469174:	mul	w9, w10, w9
  469178:	ldr	x11, [sp, #9904]
  46917c:	lsl	w11, w11, #16
  469180:	add	w9, w9, w11, asr #16
  469184:	mul	w9, w10, w9
  469188:	subs	w9, w9, #0x1
  46918c:	cmp	w9, #0x0
  469190:	cset	w9, ge  // ge = tcont
  469194:	str	w8, [sp, #520]
  469198:	tbnz	w9, #0, 4691e8 <readlinkat@plt+0x662b8>
  46919c:	ldr	x8, [sp, #10496]
  4691a0:	lsl	w8, w8, #16
  4691a4:	mov	x9, #0x10                  	// #16
  4691a8:	asr	w8, w8, w9
  4691ac:	mov	w9, wzr
  4691b0:	mul	w8, w9, w8
  4691b4:	ldr	x10, [sp, #9904]
  4691b8:	lsl	w10, w10, #16
  4691bc:	add	w8, w8, w10, asr #16
  4691c0:	mul	w8, w9, w8
  4691c4:	add	w8, w8, #0x1
  4691c8:	lsl	w8, w8, #30
  4691cc:	subs	w8, w8, #0x1
  4691d0:	mov	w9, #0x2                   	// #2
  4691d4:	mul	w8, w8, w9
  4691d8:	add	w8, w8, #0x1
  4691dc:	mvn	w8, w8
  4691e0:	str	w8, [sp, #516]
  4691e4:	b	469218 <readlinkat@plt+0x662e8>
  4691e8:	ldr	x8, [sp, #10496]
  4691ec:	lsl	w8, w8, #16
  4691f0:	mov	x9, #0x10                  	// #16
  4691f4:	asr	w8, w8, w9
  4691f8:	mov	w9, wzr
  4691fc:	mul	w8, w9, w8
  469200:	ldr	x10, [sp, #9904]
  469204:	lsl	w10, w10, #16
  469208:	add	w8, w8, w10, asr #16
  46920c:	mul	w8, w9, w8
  469210:	add	w8, w8, #0x0
  469214:	str	w8, [sp, #516]
  469218:	ldr	w8, [sp, #516]
  46921c:	ldr	x9, [sp, #10496]
  469220:	lsl	w9, w9, #16
  469224:	subs	w8, w8, w9, asr #16
  469228:	ldr	w9, [sp, #520]
  46922c:	cmp	w9, w8
  469230:	b.lt	469450 <readlinkat@plt+0x66520>  // b.tstop
  469234:	b	4693d8 <readlinkat@plt+0x664a8>
  469238:	ldr	x8, [sp, #10496]
  46923c:	lsl	w8, w8, #16
  469240:	mov	x9, #0x10                  	// #16
  469244:	asr	w8, w8, w9
  469248:	mov	w9, wzr
  46924c:	mul	w8, w9, w8
  469250:	ldr	x10, [sp, #9904]
  469254:	lsl	w10, w10, #16
  469258:	add	w8, w8, w10, asr #16
  46925c:	mul	w8, w9, w8
  469260:	subs	w8, w8, #0x1
  469264:	cmp	w8, #0x0
  469268:	cset	w8, ge  // ge = tcont
  46926c:	tbnz	w8, #0, 4692b8 <readlinkat@plt+0x66388>
  469270:	ldr	x8, [sp, #10496]
  469274:	lsl	w8, w8, #16
  469278:	mov	x9, #0x10                  	// #16
  46927c:	asr	w8, w8, w9
  469280:	mov	w9, wzr
  469284:	mul	w8, w9, w8
  469288:	ldr	x10, [sp, #9904]
  46928c:	lsl	w10, w10, #16
  469290:	add	w8, w8, w10, asr #16
  469294:	mul	w8, w9, w8
  469298:	add	w8, w8, #0x1
  46929c:	lsl	w8, w8, #30
  4692a0:	subs	w8, w8, #0x1
  4692a4:	mov	w9, #0x2                   	// #2
  4692a8:	mul	w8, w8, w9
  4692ac:	add	w8, w8, #0x1
  4692b0:	str	w8, [sp, #512]
  4692b4:	b	4692e8 <readlinkat@plt+0x663b8>
  4692b8:	ldr	x8, [sp, #10496]
  4692bc:	lsl	w8, w8, #16
  4692c0:	mov	x9, #0x10                  	// #16
  4692c4:	asr	w8, w8, w9
  4692c8:	mov	w9, wzr
  4692cc:	mul	w8, w9, w8
  4692d0:	ldr	x10, [sp, #9904]
  4692d4:	lsl	w10, w10, #16
  4692d8:	add	w8, w8, w10, asr #16
  4692dc:	mul	w8, w9, w8
  4692e0:	subs	w8, w8, #0x1
  4692e4:	str	w8, [sp, #512]
  4692e8:	ldr	w8, [sp, #512]
  4692ec:	ldr	x9, [sp, #10496]
  4692f0:	lsl	w9, w9, #16
  4692f4:	subs	w8, w8, w9, asr #16
  4692f8:	ldr	x10, [sp, #9904]
  4692fc:	lsl	w9, w10, #16
  469300:	asr	w9, w9, #16
  469304:	cmp	w8, w9
  469308:	b.lt	469450 <readlinkat@plt+0x66520>  // b.tstop
  46930c:	b	4693d8 <readlinkat@plt+0x664a8>
  469310:	ldr	x8, [sp, #9904]
  469314:	lsl	w8, w8, #16
  469318:	asr	w8, w8, #16
  46931c:	cmp	w8, #0x0
  469320:	cset	w8, ge  // ge = tcont
  469324:	tbnz	w8, #0, 46935c <readlinkat@plt+0x6642c>
  469328:	ldr	x8, [sp, #10496]
  46932c:	lsl	w8, w8, #16
  469330:	mov	x9, #0x10                  	// #16
  469334:	asr	w8, w8, w9
  469338:	ldr	x10, [sp, #9904]
  46933c:	lsl	w9, w10, #16
  469340:	ldr	x11, [sp, #10496]
  469344:	lsl	w10, w11, #16
  469348:	asr	w10, w10, #16
  46934c:	add	w9, w10, w9, asr #16
  469350:	cmp	w8, w9
  469354:	b.le	469450 <readlinkat@plt+0x66520>
  469358:	b	4693d8 <readlinkat@plt+0x664a8>
  46935c:	ldr	x8, [sp, #10496]
  469360:	lsl	w8, w8, #16
  469364:	asr	w8, w8, #16
  469368:	cmp	w8, #0x0
  46936c:	cset	w8, ge  // ge = tcont
  469370:	tbnz	w8, #0, 4693a8 <readlinkat@plt+0x66478>
  469374:	ldr	x8, [sp, #9904]
  469378:	lsl	w8, w8, #16
  46937c:	mov	x9, #0x10                  	// #16
  469380:	asr	w8, w8, w9
  469384:	ldr	x10, [sp, #9904]
  469388:	lsl	w9, w10, #16
  46938c:	ldr	x11, [sp, #10496]
  469390:	lsl	w10, w11, #16
  469394:	asr	w10, w10, #16
  469398:	add	w9, w10, w9, asr #16
  46939c:	cmp	w8, w9
  4693a0:	b.le	469450 <readlinkat@plt+0x66520>
  4693a4:	b	4693d8 <readlinkat@plt+0x664a8>
  4693a8:	ldr	x8, [sp, #9904]
  4693ac:	lsl	w8, w8, #16
  4693b0:	mov	x9, #0x10                  	// #16
  4693b4:	ldr	x10, [sp, #10496]
  4693b8:	lsl	w10, w10, #16
  4693bc:	asr	w9, w10, w9
  4693c0:	add	w8, w9, w8, asr #16
  4693c4:	ldr	x11, [sp, #10496]
  4693c8:	lsl	w9, w11, #16
  4693cc:	asr	w9, w9, #16
  4693d0:	cmp	w8, w9
  4693d4:	b.lt	469450 <readlinkat@plt+0x66520>  // b.tstop
  4693d8:	ldr	x8, [sp, #9904]
  4693dc:	lsl	w8, w8, #16
  4693e0:	ldr	x9, [sp, #10496]
  4693e4:	lsl	w9, w9, #16
  4693e8:	asr	w9, w9, #16
  4693ec:	add	w8, w9, w8, asr #16
  4693f0:	mov	w9, wzr
  4693f4:	mul	w8, w9, w8
  4693f8:	subs	w8, w8, #0x1
  4693fc:	cmp	w8, #0x0
  469400:	cset	w8, ge  // ge = tcont
  469404:	tbnz	w8, #0, 46942c <readlinkat@plt+0x664fc>
  469408:	ldr	x8, [sp, #9904]
  46940c:	lsl	w8, w8, #16
  469410:	ldr	x9, [sp, #10496]
  469414:	lsl	w9, w9, #16
  469418:	asr	w9, w9, #16
  46941c:	add	w8, w9, w8, asr #16
  469420:	mov	w9, #0xffff8000            	// #-32768
  469424:	cmp	w8, w9
  469428:	b.lt	469450 <readlinkat@plt+0x66520>  // b.tstop
  46942c:	ldr	x8, [sp, #9904]
  469430:	lsl	w8, w8, #16
  469434:	ldr	x9, [sp, #10496]
  469438:	lsl	w9, w9, #16
  46943c:	asr	w9, w9, #16
  469440:	add	w8, w9, w8, asr #16
  469444:	mov	w9, #0x7fff                	// #32767
  469448:	cmp	w9, w8
  46944c:	b.ge	469484 <readlinkat@plt+0x66554>  // b.tcont
  469450:	ldr	x8, [sp, #9904]
  469454:	lsl	w8, w8, #16
  469458:	ldr	x9, [sp, #10496]
  46945c:	lsl	w9, w9, #16
  469460:	asr	w9, w9, #16
  469464:	add	w8, w9, w8, asr #16
  469468:	mov	w0, w8
  46946c:	lsl	x10, x0, #48
  469470:	asr	x10, x10, #48
  469474:	str	x10, [sp, #9896]
  469478:	ldr	w8, [sp, #9664]
  46947c:	tbnz	w8, #0, 46ca88 <readlinkat@plt+0x69b58>
  469480:	b	46a964 <readlinkat@plt+0x67a34>
  469484:	ldr	x8, [sp, #9904]
  469488:	lsl	w8, w8, #16
  46948c:	ldr	x9, [sp, #10496]
  469490:	lsl	w9, w9, #16
  469494:	asr	w9, w9, #16
  469498:	add	w8, w9, w8, asr #16
  46949c:	mov	w0, w8
  4694a0:	lsl	x10, x0, #48
  4694a4:	asr	x10, x10, #48
  4694a8:	str	x10, [sp, #9896]
  4694ac:	ldr	w8, [sp, #9668]
  4694b0:	tbnz	w8, #0, 46ca88 <readlinkat@plt+0x69b58>
  4694b4:	b	46a964 <readlinkat@plt+0x67a34>
  4694b8:	ldr	x8, [sp, #10496]
  4694bc:	mov	x9, xzr
  4694c0:	mul	x8, x9, x8
  4694c4:	ldr	x10, [sp, #9904]
  4694c8:	add	x8, x8, x10
  4694cc:	mul	x8, x9, x8
  4694d0:	subs	x8, x8, #0x1
  4694d4:	cmp	x8, #0x0
  4694d8:	cset	w11, ge  // ge = tcont
  4694dc:	tbnz	w11, #0, 46951c <readlinkat@plt+0x665ec>
  4694e0:	ldr	x8, [sp, #10496]
  4694e4:	mov	x9, xzr
  4694e8:	mul	x8, x9, x8
  4694ec:	ldr	x10, [sp, #9904]
  4694f0:	add	x8, x8, x10
  4694f4:	mul	x8, x9, x8
  4694f8:	add	x8, x8, #0x1
  4694fc:	lsl	x8, x8, #62
  469500:	subs	x8, x8, #0x1
  469504:	mov	x9, #0x2                   	// #2
  469508:	mul	x8, x8, x9
  46950c:	add	x8, x8, #0x1
  469510:	mvn	x8, x8
  469514:	str	x8, [sp, #504]
  469518:	b	46953c <readlinkat@plt+0x6660c>
  46951c:	ldr	x8, [sp, #10496]
  469520:	mov	x9, xzr
  469524:	mul	x8, x9, x8
  469528:	ldr	x10, [sp, #9904]
  46952c:	add	x8, x8, x10
  469530:	mul	x8, x9, x8
  469534:	add	x8, x8, #0x0
  469538:	str	x8, [sp, #504]
  46953c:	ldr	x8, [sp, #504]
  469540:	cmp	x8, #0x0
  469544:	cset	w9, ge  // ge = tcont
  469548:	tbnz	w9, #0, 4696a0 <readlinkat@plt+0x66770>
  46954c:	ldr	x8, [sp, #10496]
  469550:	cmp	x8, #0x0
  469554:	cset	w9, ge  // ge = tcont
  469558:	tbnz	w9, #0, 469604 <readlinkat@plt+0x666d4>
  46955c:	ldr	x8, [sp, #9904]
  469560:	ldr	x9, [sp, #10496]
  469564:	mov	x10, xzr
  469568:	mul	x9, x10, x9
  46956c:	ldr	x11, [sp, #9904]
  469570:	add	x9, x9, x11
  469574:	mul	x9, x10, x9
  469578:	subs	x9, x9, #0x1
  46957c:	cmp	x9, #0x0
  469580:	cset	w12, ge  // ge = tcont
  469584:	str	x8, [sp, #496]
  469588:	tbnz	w12, #0, 4695c8 <readlinkat@plt+0x66698>
  46958c:	ldr	x8, [sp, #10496]
  469590:	mov	x9, xzr
  469594:	mul	x8, x9, x8
  469598:	ldr	x10, [sp, #9904]
  46959c:	add	x8, x8, x10
  4695a0:	mul	x8, x9, x8
  4695a4:	add	x8, x8, #0x1
  4695a8:	lsl	x8, x8, #62
  4695ac:	subs	x8, x8, #0x1
  4695b0:	mov	x9, #0x2                   	// #2
  4695b4:	mul	x8, x8, x9
  4695b8:	add	x8, x8, #0x1
  4695bc:	mvn	x8, x8
  4695c0:	str	x8, [sp, #488]
  4695c4:	b	4695e8 <readlinkat@plt+0x666b8>
  4695c8:	ldr	x8, [sp, #10496]
  4695cc:	mov	x9, xzr
  4695d0:	mul	x8, x9, x8
  4695d4:	ldr	x10, [sp, #9904]
  4695d8:	add	x8, x8, x10
  4695dc:	mul	x8, x9, x8
  4695e0:	add	x8, x8, #0x0
  4695e4:	str	x8, [sp, #488]
  4695e8:	ldr	x8, [sp, #488]
  4695ec:	ldr	x9, [sp, #10496]
  4695f0:	subs	x8, x8, x9
  4695f4:	ldr	x9, [sp, #496]
  4695f8:	cmp	x9, x8
  4695fc:	b.lt	469764 <readlinkat@plt+0x66834>  // b.tstop
  469600:	b	469710 <readlinkat@plt+0x667e0>
  469604:	ldr	x8, [sp, #10496]
  469608:	mov	x9, xzr
  46960c:	mul	x8, x9, x8
  469610:	ldr	x10, [sp, #9904]
  469614:	add	x8, x8, x10
  469618:	mul	x8, x9, x8
  46961c:	subs	x8, x8, #0x1
  469620:	cmp	x8, #0x0
  469624:	cset	w11, ge  // ge = tcont
  469628:	tbnz	w11, #0, 469664 <readlinkat@plt+0x66734>
  46962c:	ldr	x8, [sp, #10496]
  469630:	mov	x9, xzr
  469634:	mul	x8, x9, x8
  469638:	ldr	x10, [sp, #9904]
  46963c:	add	x8, x8, x10
  469640:	mul	x8, x9, x8
  469644:	add	x8, x8, #0x1
  469648:	lsl	x8, x8, #62
  46964c:	subs	x8, x8, #0x1
  469650:	mov	x9, #0x2                   	// #2
  469654:	mul	x8, x8, x9
  469658:	add	x8, x8, #0x1
  46965c:	str	x8, [sp, #480]
  469660:	b	469684 <readlinkat@plt+0x66754>
  469664:	ldr	x8, [sp, #10496]
  469668:	mov	x9, xzr
  46966c:	mul	x8, x9, x8
  469670:	ldr	x10, [sp, #9904]
  469674:	add	x8, x8, x10
  469678:	mul	x8, x9, x8
  46967c:	subs	x8, x8, #0x1
  469680:	str	x8, [sp, #480]
  469684:	ldr	x8, [sp, #480]
  469688:	ldr	x9, [sp, #10496]
  46968c:	subs	x8, x8, x9
  469690:	ldr	x9, [sp, #9904]
  469694:	cmp	x8, x9
  469698:	b.lt	469764 <readlinkat@plt+0x66834>  // b.tstop
  46969c:	b	469710 <readlinkat@plt+0x667e0>
  4696a0:	ldr	x8, [sp, #9904]
  4696a4:	cmp	x8, #0x0
  4696a8:	cset	w9, ge  // ge = tcont
  4696ac:	tbnz	w9, #0, 4696cc <readlinkat@plt+0x6679c>
  4696b0:	ldr	x8, [sp, #10496]
  4696b4:	ldr	x9, [sp, #9904]
  4696b8:	ldr	x10, [sp, #10496]
  4696bc:	add	x9, x9, x10
  4696c0:	cmp	x8, x9
  4696c4:	b.le	469764 <readlinkat@plt+0x66834>
  4696c8:	b	469710 <readlinkat@plt+0x667e0>
  4696cc:	ldr	x8, [sp, #10496]
  4696d0:	cmp	x8, #0x0
  4696d4:	cset	w9, ge  // ge = tcont
  4696d8:	tbnz	w9, #0, 4696f8 <readlinkat@plt+0x667c8>
  4696dc:	ldr	x8, [sp, #9904]
  4696e0:	ldr	x9, [sp, #9904]
  4696e4:	ldr	x10, [sp, #10496]
  4696e8:	add	x9, x9, x10
  4696ec:	cmp	x8, x9
  4696f0:	b.le	469764 <readlinkat@plt+0x66834>
  4696f4:	b	469710 <readlinkat@plt+0x667e0>
  4696f8:	ldr	x8, [sp, #9904]
  4696fc:	ldr	x9, [sp, #10496]
  469700:	add	x8, x8, x9
  469704:	ldr	x9, [sp, #10496]
  469708:	cmp	x8, x9
  46970c:	b.lt	469764 <readlinkat@plt+0x66834>  // b.tstop
  469710:	ldr	x8, [sp, #9904]
  469714:	ldr	x9, [sp, #10496]
  469718:	add	x8, x8, x9
  46971c:	mov	x9, xzr
  469720:	mul	x8, x9, x8
  469724:	subs	x8, x8, #0x1
  469728:	cmp	x8, #0x0
  46972c:	cset	w10, ge  // ge = tcont
  469730:	tbnz	w10, #0, 46974c <readlinkat@plt+0x6681c>
  469734:	ldr	x8, [sp, #9904]
  469738:	ldr	x9, [sp, #10496]
  46973c:	add	x8, x8, x9
  469740:	mov	x9, #0xffffffffffff8000    	// #-32768
  469744:	cmp	x8, x9
  469748:	b.lt	469764 <readlinkat@plt+0x66834>  // b.tstop
  46974c:	ldr	x8, [sp, #9904]
  469750:	ldr	x9, [sp, #10496]
  469754:	add	x8, x8, x9
  469758:	mov	x9, #0x7fff                	// #32767
  46975c:	cmp	x9, x8
  469760:	b.ge	46978c <readlinkat@plt+0x6685c>  // b.tcont
  469764:	ldr	x8, [sp, #9904]
  469768:	ldr	x9, [sp, #10496]
  46976c:	add	w8, w8, w9
  469770:	mov	w0, w8
  469774:	lsl	x10, x0, #48
  469778:	asr	x10, x10, #48
  46977c:	str	x10, [sp, #9896]
  469780:	ldr	w8, [sp, #9664]
  469784:	tbnz	w8, #0, 46ca88 <readlinkat@plt+0x69b58>
  469788:	b	46a964 <readlinkat@plt+0x67a34>
  46978c:	ldr	x8, [sp, #9904]
  469790:	ldr	x9, [sp, #10496]
  469794:	add	w8, w8, w9
  469798:	mov	w0, w8
  46979c:	lsl	x10, x0, #48
  4697a0:	asr	x10, x10, #48
  4697a4:	str	x10, [sp, #9896]
  4697a8:	ldr	w8, [sp, #9668]
  4697ac:	tbnz	w8, #0, 46ca88 <readlinkat@plt+0x69b58>
  4697b0:	b	46a964 <readlinkat@plt+0x67a34>
  4697b4:	ldr	w8, [sp, #9668]
  4697b8:	tbnz	w8, #0, 4697c0 <readlinkat@plt+0x66890>
  4697bc:	b	469db4 <readlinkat@plt+0x66e84>
  4697c0:	ldr	w8, [sp, #9668]
  4697c4:	tbnz	w8, #0, 4697cc <readlinkat@plt+0x6689c>
  4697c8:	b	469ac0 <readlinkat@plt+0x66b90>
  4697cc:	ldr	x8, [sp, #10496]
  4697d0:	mov	w9, wzr
  4697d4:	mul	w8, w9, w8
  4697d8:	ldr	x10, [sp, #9904]
  4697dc:	add	w8, w8, w10
  4697e0:	mul	w8, w9, w8
  4697e4:	subs	w8, w8, #0x1
  4697e8:	cmp	w8, #0x0
  4697ec:	cset	w8, ge  // ge = tcont
  4697f0:	tbnz	w8, #0, 469830 <readlinkat@plt+0x66900>
  4697f4:	ldr	x8, [sp, #10496]
  4697f8:	mov	w9, wzr
  4697fc:	mul	w8, w9, w8
  469800:	ldr	x10, [sp, #9904]
  469804:	add	w8, w8, w10
  469808:	mul	w8, w9, w8
  46980c:	add	w8, w8, #0x1
  469810:	lsl	w8, w8, #30
  469814:	subs	w8, w8, #0x1
  469818:	mov	w9, #0x2                   	// #2
  46981c:	mul	w8, w8, w9
  469820:	add	w8, w8, #0x1
  469824:	mvn	w8, w8
  469828:	str	w8, [sp, #476]
  46982c:	b	469850 <readlinkat@plt+0x66920>
  469830:	ldr	x8, [sp, #10496]
  469834:	mov	w9, wzr
  469838:	mul	w8, w9, w8
  46983c:	ldr	x10, [sp, #9904]
  469840:	add	w8, w8, w10
  469844:	mul	w8, w9, w8
  469848:	add	w8, w8, #0x0
  46984c:	str	w8, [sp, #476]
  469850:	ldr	w8, [sp, #476]
  469854:	cmp	w8, #0x0
  469858:	cset	w8, ge  // ge = tcont
  46985c:	tbnz	w8, #0, 4699b4 <readlinkat@plt+0x66a84>
  469860:	ldr	x8, [sp, #10496]
  469864:	cmp	w8, #0x0
  469868:	cset	w8, ge  // ge = tcont
  46986c:	tbnz	w8, #0, 469918 <readlinkat@plt+0x669e8>
  469870:	ldr	x8, [sp, #9904]
  469874:	ldr	x9, [sp, #10496]
  469878:	mov	w10, wzr
  46987c:	mul	w9, w10, w9
  469880:	ldr	x11, [sp, #9904]
  469884:	add	w9, w9, w11
  469888:	mul	w9, w10, w9
  46988c:	subs	w9, w9, #0x1
  469890:	cmp	w9, #0x0
  469894:	cset	w9, ge  // ge = tcont
  469898:	str	w8, [sp, #472]
  46989c:	tbnz	w9, #0, 4698dc <readlinkat@plt+0x669ac>
  4698a0:	ldr	x8, [sp, #10496]
  4698a4:	mov	w9, wzr
  4698a8:	mul	w8, w9, w8
  4698ac:	ldr	x10, [sp, #9904]
  4698b0:	add	w8, w8, w10
  4698b4:	mul	w8, w9, w8
  4698b8:	add	w8, w8, #0x1
  4698bc:	lsl	w8, w8, #30
  4698c0:	subs	w8, w8, #0x1
  4698c4:	mov	w9, #0x2                   	// #2
  4698c8:	mul	w8, w8, w9
  4698cc:	add	w8, w8, #0x1
  4698d0:	mvn	w8, w8
  4698d4:	str	w8, [sp, #468]
  4698d8:	b	4698fc <readlinkat@plt+0x669cc>
  4698dc:	ldr	x8, [sp, #10496]
  4698e0:	mov	w9, wzr
  4698e4:	mul	w8, w9, w8
  4698e8:	ldr	x10, [sp, #9904]
  4698ec:	add	w8, w8, w10
  4698f0:	mul	w8, w9, w8
  4698f4:	add	w8, w8, #0x0
  4698f8:	str	w8, [sp, #468]
  4698fc:	ldr	w8, [sp, #468]
  469900:	ldr	x9, [sp, #10496]
  469904:	subs	w8, w8, w9
  469908:	ldr	w9, [sp, #472]
  46990c:	cmp	w9, w8
  469910:	b.lt	469a78 <readlinkat@plt+0x66b48>  // b.tstop
  469914:	b	469a24 <readlinkat@plt+0x66af4>
  469918:	ldr	x8, [sp, #10496]
  46991c:	mov	w9, wzr
  469920:	mul	w8, w9, w8
  469924:	ldr	x10, [sp, #9904]
  469928:	add	w8, w8, w10
  46992c:	mul	w8, w9, w8
  469930:	subs	w8, w8, #0x1
  469934:	cmp	w8, #0x0
  469938:	cset	w8, ge  // ge = tcont
  46993c:	tbnz	w8, #0, 469978 <readlinkat@plt+0x66a48>
  469940:	ldr	x8, [sp, #10496]
  469944:	mov	w9, wzr
  469948:	mul	w8, w9, w8
  46994c:	ldr	x10, [sp, #9904]
  469950:	add	w8, w8, w10
  469954:	mul	w8, w9, w8
  469958:	add	w8, w8, #0x1
  46995c:	lsl	w8, w8, #30
  469960:	subs	w8, w8, #0x1
  469964:	mov	w9, #0x2                   	// #2
  469968:	mul	w8, w8, w9
  46996c:	add	w8, w8, #0x1
  469970:	str	w8, [sp, #464]
  469974:	b	469998 <readlinkat@plt+0x66a68>
  469978:	ldr	x8, [sp, #10496]
  46997c:	mov	w9, wzr
  469980:	mul	w8, w9, w8
  469984:	ldr	x10, [sp, #9904]
  469988:	add	w8, w8, w10
  46998c:	mul	w8, w9, w8
  469990:	subs	w8, w8, #0x1
  469994:	str	w8, [sp, #464]
  469998:	ldr	w8, [sp, #464]
  46999c:	ldr	x9, [sp, #10496]
  4699a0:	subs	w8, w8, w9
  4699a4:	ldr	x10, [sp, #9904]
  4699a8:	cmp	w8, w10
  4699ac:	b.lt	469a78 <readlinkat@plt+0x66b48>  // b.tstop
  4699b0:	b	469a24 <readlinkat@plt+0x66af4>
  4699b4:	ldr	x8, [sp, #9904]
  4699b8:	cmp	w8, #0x0
  4699bc:	cset	w8, ge  // ge = tcont
  4699c0:	tbnz	w8, #0, 4699e0 <readlinkat@plt+0x66ab0>
  4699c4:	ldr	x8, [sp, #10496]
  4699c8:	ldr	x9, [sp, #9904]
  4699cc:	ldr	x10, [sp, #10496]
  4699d0:	add	w9, w9, w10
  4699d4:	cmp	w8, w9
  4699d8:	b.le	469a78 <readlinkat@plt+0x66b48>
  4699dc:	b	469a24 <readlinkat@plt+0x66af4>
  4699e0:	ldr	x8, [sp, #10496]
  4699e4:	cmp	w8, #0x0
  4699e8:	cset	w8, ge  // ge = tcont
  4699ec:	tbnz	w8, #0, 469a0c <readlinkat@plt+0x66adc>
  4699f0:	ldr	x8, [sp, #9904]
  4699f4:	ldr	x9, [sp, #9904]
  4699f8:	ldr	x10, [sp, #10496]
  4699fc:	add	w9, w9, w10
  469a00:	cmp	w8, w9
  469a04:	b.le	469a78 <readlinkat@plt+0x66b48>
  469a08:	b	469a24 <readlinkat@plt+0x66af4>
  469a0c:	ldr	x8, [sp, #9904]
  469a10:	ldr	x9, [sp, #10496]
  469a14:	add	w8, w8, w9
  469a18:	ldr	x10, [sp, #10496]
  469a1c:	cmp	w8, w10
  469a20:	b.lt	469a78 <readlinkat@plt+0x66b48>  // b.tstop
  469a24:	ldr	x8, [sp, #9904]
  469a28:	ldr	x9, [sp, #10496]
  469a2c:	add	w8, w8, w9
  469a30:	mov	w9, wzr
  469a34:	mul	w8, w9, w8
  469a38:	subs	w8, w8, #0x1
  469a3c:	cmp	w8, #0x0
  469a40:	cset	w8, ge  // ge = tcont
  469a44:	tbnz	w8, #0, 469a60 <readlinkat@plt+0x66b30>
  469a48:	ldr	x8, [sp, #9904]
  469a4c:	ldr	x9, [sp, #10496]
  469a50:	add	w8, w8, w9
  469a54:	mov	w9, #0x80000000            	// #-2147483648
  469a58:	cmp	w8, w9
  469a5c:	b.lt	469a78 <readlinkat@plt+0x66b48>  // b.tstop
  469a60:	ldr	x8, [sp, #9904]
  469a64:	ldr	x9, [sp, #10496]
  469a68:	add	w8, w8, w9
  469a6c:	mov	w9, #0x7fffffff            	// #2147483647
  469a70:	cmp	w9, w8
  469a74:	b.ge	469a9c <readlinkat@plt+0x66b6c>  // b.tcont
  469a78:	ldr	x8, [sp, #9904]
  469a7c:	ldr	x9, [sp, #10496]
  469a80:	add	w8, w8, w9
  469a84:	mov	w0, w8
  469a88:	sxtw	x10, w0
  469a8c:	str	x10, [sp, #9896]
  469a90:	ldr	w8, [sp, #9664]
  469a94:	tbnz	w8, #0, 46ca88 <readlinkat@plt+0x69b58>
  469a98:	b	46a964 <readlinkat@plt+0x67a34>
  469a9c:	ldr	x8, [sp, #9904]
  469aa0:	ldr	x9, [sp, #10496]
  469aa4:	add	w8, w8, w9
  469aa8:	mov	w0, w8
  469aac:	sxtw	x10, w0
  469ab0:	str	x10, [sp, #9896]
  469ab4:	ldr	w8, [sp, #9668]
  469ab8:	tbnz	w8, #0, 46ca88 <readlinkat@plt+0x69b58>
  469abc:	b	46a964 <readlinkat@plt+0x67a34>
  469ac0:	ldr	x8, [sp, #10496]
  469ac4:	mov	x9, xzr
  469ac8:	mul	x8, x9, x8
  469acc:	ldr	x10, [sp, #9904]
  469ad0:	add	x8, x8, x10
  469ad4:	mul	x8, x9, x8
  469ad8:	subs	x8, x8, #0x1
  469adc:	cmp	x8, #0x0
  469ae0:	cset	w11, ge  // ge = tcont
  469ae4:	tbnz	w11, #0, 469b24 <readlinkat@plt+0x66bf4>
  469ae8:	ldr	x8, [sp, #10496]
  469aec:	mov	x9, xzr
  469af0:	mul	x8, x9, x8
  469af4:	ldr	x10, [sp, #9904]
  469af8:	add	x8, x8, x10
  469afc:	mul	x8, x9, x8
  469b00:	add	x8, x8, #0x1
  469b04:	lsl	x8, x8, #62
  469b08:	subs	x8, x8, #0x1
  469b0c:	mov	x9, #0x2                   	// #2
  469b10:	mul	x8, x8, x9
  469b14:	add	x8, x8, #0x1
  469b18:	mvn	x8, x8
  469b1c:	str	x8, [sp, #456]
  469b20:	b	469b44 <readlinkat@plt+0x66c14>
  469b24:	ldr	x8, [sp, #10496]
  469b28:	mov	x9, xzr
  469b2c:	mul	x8, x9, x8
  469b30:	ldr	x10, [sp, #9904]
  469b34:	add	x8, x8, x10
  469b38:	mul	x8, x9, x8
  469b3c:	add	x8, x8, #0x0
  469b40:	str	x8, [sp, #456]
  469b44:	ldr	x8, [sp, #456]
  469b48:	cmp	x8, #0x0
  469b4c:	cset	w9, ge  // ge = tcont
  469b50:	tbnz	w9, #0, 469ca8 <readlinkat@plt+0x66d78>
  469b54:	ldr	x8, [sp, #10496]
  469b58:	cmp	x8, #0x0
  469b5c:	cset	w9, ge  // ge = tcont
  469b60:	tbnz	w9, #0, 469c0c <readlinkat@plt+0x66cdc>
  469b64:	ldr	x8, [sp, #9904]
  469b68:	ldr	x9, [sp, #10496]
  469b6c:	mov	x10, xzr
  469b70:	mul	x9, x10, x9
  469b74:	ldr	x11, [sp, #9904]
  469b78:	add	x9, x9, x11
  469b7c:	mul	x9, x10, x9
  469b80:	subs	x9, x9, #0x1
  469b84:	cmp	x9, #0x0
  469b88:	cset	w12, ge  // ge = tcont
  469b8c:	str	x8, [sp, #448]
  469b90:	tbnz	w12, #0, 469bd0 <readlinkat@plt+0x66ca0>
  469b94:	ldr	x8, [sp, #10496]
  469b98:	mov	x9, xzr
  469b9c:	mul	x8, x9, x8
  469ba0:	ldr	x10, [sp, #9904]
  469ba4:	add	x8, x8, x10
  469ba8:	mul	x8, x9, x8
  469bac:	add	x8, x8, #0x1
  469bb0:	lsl	x8, x8, #62
  469bb4:	subs	x8, x8, #0x1
  469bb8:	mov	x9, #0x2                   	// #2
  469bbc:	mul	x8, x8, x9
  469bc0:	add	x8, x8, #0x1
  469bc4:	mvn	x8, x8
  469bc8:	str	x8, [sp, #440]
  469bcc:	b	469bf0 <readlinkat@plt+0x66cc0>
  469bd0:	ldr	x8, [sp, #10496]
  469bd4:	mov	x9, xzr
  469bd8:	mul	x8, x9, x8
  469bdc:	ldr	x10, [sp, #9904]
  469be0:	add	x8, x8, x10
  469be4:	mul	x8, x9, x8
  469be8:	add	x8, x8, #0x0
  469bec:	str	x8, [sp, #440]
  469bf0:	ldr	x8, [sp, #440]
  469bf4:	ldr	x9, [sp, #10496]
  469bf8:	subs	x8, x8, x9
  469bfc:	ldr	x9, [sp, #448]
  469c00:	cmp	x9, x8
  469c04:	b.lt	469d6c <readlinkat@plt+0x66e3c>  // b.tstop
  469c08:	b	469d18 <readlinkat@plt+0x66de8>
  469c0c:	ldr	x8, [sp, #10496]
  469c10:	mov	x9, xzr
  469c14:	mul	x8, x9, x8
  469c18:	ldr	x10, [sp, #9904]
  469c1c:	add	x8, x8, x10
  469c20:	mul	x8, x9, x8
  469c24:	subs	x8, x8, #0x1
  469c28:	cmp	x8, #0x0
  469c2c:	cset	w11, ge  // ge = tcont
  469c30:	tbnz	w11, #0, 469c6c <readlinkat@plt+0x66d3c>
  469c34:	ldr	x8, [sp, #10496]
  469c38:	mov	x9, xzr
  469c3c:	mul	x8, x9, x8
  469c40:	ldr	x10, [sp, #9904]
  469c44:	add	x8, x8, x10
  469c48:	mul	x8, x9, x8
  469c4c:	add	x8, x8, #0x1
  469c50:	lsl	x8, x8, #62
  469c54:	subs	x8, x8, #0x1
  469c58:	mov	x9, #0x2                   	// #2
  469c5c:	mul	x8, x8, x9
  469c60:	add	x8, x8, #0x1
  469c64:	str	x8, [sp, #432]
  469c68:	b	469c8c <readlinkat@plt+0x66d5c>
  469c6c:	ldr	x8, [sp, #10496]
  469c70:	mov	x9, xzr
  469c74:	mul	x8, x9, x8
  469c78:	ldr	x10, [sp, #9904]
  469c7c:	add	x8, x8, x10
  469c80:	mul	x8, x9, x8
  469c84:	subs	x8, x8, #0x1
  469c88:	str	x8, [sp, #432]
  469c8c:	ldr	x8, [sp, #432]
  469c90:	ldr	x9, [sp, #10496]
  469c94:	subs	x8, x8, x9
  469c98:	ldr	x9, [sp, #9904]
  469c9c:	cmp	x8, x9
  469ca0:	b.lt	469d6c <readlinkat@plt+0x66e3c>  // b.tstop
  469ca4:	b	469d18 <readlinkat@plt+0x66de8>
  469ca8:	ldr	x8, [sp, #9904]
  469cac:	cmp	x8, #0x0
  469cb0:	cset	w9, ge  // ge = tcont
  469cb4:	tbnz	w9, #0, 469cd4 <readlinkat@plt+0x66da4>
  469cb8:	ldr	x8, [sp, #10496]
  469cbc:	ldr	x9, [sp, #9904]
  469cc0:	ldr	x10, [sp, #10496]
  469cc4:	add	x9, x9, x10
  469cc8:	cmp	x8, x9
  469ccc:	b.le	469d6c <readlinkat@plt+0x66e3c>
  469cd0:	b	469d18 <readlinkat@plt+0x66de8>
  469cd4:	ldr	x8, [sp, #10496]
  469cd8:	cmp	x8, #0x0
  469cdc:	cset	w9, ge  // ge = tcont
  469ce0:	tbnz	w9, #0, 469d00 <readlinkat@plt+0x66dd0>
  469ce4:	ldr	x8, [sp, #9904]
  469ce8:	ldr	x9, [sp, #9904]
  469cec:	ldr	x10, [sp, #10496]
  469cf0:	add	x9, x9, x10
  469cf4:	cmp	x8, x9
  469cf8:	b.le	469d6c <readlinkat@plt+0x66e3c>
  469cfc:	b	469d18 <readlinkat@plt+0x66de8>
  469d00:	ldr	x8, [sp, #9904]
  469d04:	ldr	x9, [sp, #10496]
  469d08:	add	x8, x8, x9
  469d0c:	ldr	x9, [sp, #10496]
  469d10:	cmp	x8, x9
  469d14:	b.lt	469d6c <readlinkat@plt+0x66e3c>  // b.tstop
  469d18:	ldr	x8, [sp, #9904]
  469d1c:	ldr	x9, [sp, #10496]
  469d20:	add	x8, x8, x9
  469d24:	mov	x9, xzr
  469d28:	mul	x8, x9, x8
  469d2c:	subs	x8, x8, #0x1
  469d30:	cmp	x8, #0x0
  469d34:	cset	w10, ge  // ge = tcont
  469d38:	tbnz	w10, #0, 469d54 <readlinkat@plt+0x66e24>
  469d3c:	ldr	x8, [sp, #9904]
  469d40:	ldr	x9, [sp, #10496]
  469d44:	add	x8, x8, x9
  469d48:	mov	x9, #0xffffffff80000000    	// #-2147483648
  469d4c:	cmp	x8, x9
  469d50:	b.lt	469d6c <readlinkat@plt+0x66e3c>  // b.tstop
  469d54:	ldr	x8, [sp, #9904]
  469d58:	ldr	x9, [sp, #10496]
  469d5c:	add	x8, x8, x9
  469d60:	mov	x9, #0x7fffffff            	// #2147483647
  469d64:	cmp	x9, x8
  469d68:	b.ge	469d90 <readlinkat@plt+0x66e60>  // b.tcont
  469d6c:	ldr	x8, [sp, #9904]
  469d70:	ldr	x9, [sp, #10496]
  469d74:	add	w8, w8, w9
  469d78:	mov	w0, w8
  469d7c:	sxtw	x10, w0
  469d80:	str	x10, [sp, #9896]
  469d84:	ldr	w8, [sp, #9664]
  469d88:	tbnz	w8, #0, 46ca88 <readlinkat@plt+0x69b58>
  469d8c:	b	46a964 <readlinkat@plt+0x67a34>
  469d90:	ldr	x8, [sp, #9904]
  469d94:	ldr	x9, [sp, #10496]
  469d98:	add	w8, w8, w9
  469d9c:	mov	w0, w8
  469da0:	sxtw	x10, w0
  469da4:	str	x10, [sp, #9896]
  469da8:	ldr	w8, [sp, #9668]
  469dac:	tbnz	w8, #0, 46ca88 <readlinkat@plt+0x69b58>
  469db0:	b	46a964 <readlinkat@plt+0x67a34>
  469db4:	ldr	w8, [sp, #9664]
  469db8:	tbnz	w8, #0, 469dc0 <readlinkat@plt+0x66e90>
  469dbc:	b	46a394 <readlinkat@plt+0x67464>
  469dc0:	ldr	w8, [sp, #9668]
  469dc4:	tbnz	w8, #0, 469dcc <readlinkat@plt+0x66e9c>
  469dc8:	b	46a0b0 <readlinkat@plt+0x67180>
  469dcc:	ldr	x8, [sp, #10496]
  469dd0:	mov	x9, xzr
  469dd4:	mul	x8, x9, x8
  469dd8:	ldr	x10, [sp, #9904]
  469ddc:	add	x8, x8, x10
  469de0:	mul	x8, x9, x8
  469de4:	subs	x8, x8, #0x1
  469de8:	cmp	x8, #0x0
  469dec:	cset	w11, ge  // ge = tcont
  469df0:	tbnz	w11, #0, 469e30 <readlinkat@plt+0x66f00>
  469df4:	ldr	x8, [sp, #10496]
  469df8:	mov	x9, xzr
  469dfc:	mul	x8, x9, x8
  469e00:	ldr	x10, [sp, #9904]
  469e04:	add	x8, x8, x10
  469e08:	mul	x8, x9, x8
  469e0c:	add	x8, x8, #0x1
  469e10:	lsl	x8, x8, #62
  469e14:	subs	x8, x8, #0x1
  469e18:	mov	x9, #0x2                   	// #2
  469e1c:	mul	x8, x8, x9
  469e20:	add	x8, x8, #0x1
  469e24:	mvn	x8, x8
  469e28:	str	x8, [sp, #424]
  469e2c:	b	469e50 <readlinkat@plt+0x66f20>
  469e30:	ldr	x8, [sp, #10496]
  469e34:	mov	x9, xzr
  469e38:	mul	x8, x9, x8
  469e3c:	ldr	x10, [sp, #9904]
  469e40:	add	x8, x8, x10
  469e44:	mul	x8, x9, x8
  469e48:	add	x8, x8, #0x0
  469e4c:	str	x8, [sp, #424]
  469e50:	ldr	x8, [sp, #424]
  469e54:	cmp	x8, #0x0
  469e58:	cset	w9, ge  // ge = tcont
  469e5c:	tbnz	w9, #0, 469fb4 <readlinkat@plt+0x67084>
  469e60:	ldr	x8, [sp, #10496]
  469e64:	cmp	x8, #0x0
  469e68:	cset	w9, ge  // ge = tcont
  469e6c:	tbnz	w9, #0, 469f18 <readlinkat@plt+0x66fe8>
  469e70:	ldr	x8, [sp, #9904]
  469e74:	ldr	x9, [sp, #10496]
  469e78:	mov	x10, xzr
  469e7c:	mul	x9, x10, x9
  469e80:	ldr	x11, [sp, #9904]
  469e84:	add	x9, x9, x11
  469e88:	mul	x9, x10, x9
  469e8c:	subs	x9, x9, #0x1
  469e90:	cmp	x9, #0x0
  469e94:	cset	w12, ge  // ge = tcont
  469e98:	str	x8, [sp, #416]
  469e9c:	tbnz	w12, #0, 469edc <readlinkat@plt+0x66fac>
  469ea0:	ldr	x8, [sp, #10496]
  469ea4:	mov	x9, xzr
  469ea8:	mul	x8, x9, x8
  469eac:	ldr	x10, [sp, #9904]
  469eb0:	add	x8, x8, x10
  469eb4:	mul	x8, x9, x8
  469eb8:	add	x8, x8, #0x1
  469ebc:	lsl	x8, x8, #62
  469ec0:	subs	x8, x8, #0x1
  469ec4:	mov	x9, #0x2                   	// #2
  469ec8:	mul	x8, x8, x9
  469ecc:	add	x8, x8, #0x1
  469ed0:	mvn	x8, x8
  469ed4:	str	x8, [sp, #408]
  469ed8:	b	469efc <readlinkat@plt+0x66fcc>
  469edc:	ldr	x8, [sp, #10496]
  469ee0:	mov	x9, xzr
  469ee4:	mul	x8, x9, x8
  469ee8:	ldr	x10, [sp, #9904]
  469eec:	add	x8, x8, x10
  469ef0:	mul	x8, x9, x8
  469ef4:	add	x8, x8, #0x0
  469ef8:	str	x8, [sp, #408]
  469efc:	ldr	x8, [sp, #408]
  469f00:	ldr	x9, [sp, #10496]
  469f04:	subs	x8, x8, x9
  469f08:	ldr	x9, [sp, #416]
  469f0c:	cmp	x9, x8
  469f10:	b.lt	46a078 <readlinkat@plt+0x67148>  // b.tstop
  469f14:	b	46a024 <readlinkat@plt+0x670f4>
  469f18:	ldr	x8, [sp, #10496]
  469f1c:	mov	x9, xzr
  469f20:	mul	x8, x9, x8
  469f24:	ldr	x10, [sp, #9904]
  469f28:	add	x8, x8, x10
  469f2c:	mul	x8, x9, x8
  469f30:	subs	x8, x8, #0x1
  469f34:	cmp	x8, #0x0
  469f38:	cset	w11, ge  // ge = tcont
  469f3c:	tbnz	w11, #0, 469f78 <readlinkat@plt+0x67048>
  469f40:	ldr	x8, [sp, #10496]
  469f44:	mov	x9, xzr
  469f48:	mul	x8, x9, x8
  469f4c:	ldr	x10, [sp, #9904]
  469f50:	add	x8, x8, x10
  469f54:	mul	x8, x9, x8
  469f58:	add	x8, x8, #0x1
  469f5c:	lsl	x8, x8, #62
  469f60:	subs	x8, x8, #0x1
  469f64:	mov	x9, #0x2                   	// #2
  469f68:	mul	x8, x8, x9
  469f6c:	add	x8, x8, #0x1
  469f70:	str	x8, [sp, #400]
  469f74:	b	469f98 <readlinkat@plt+0x67068>
  469f78:	ldr	x8, [sp, #10496]
  469f7c:	mov	x9, xzr
  469f80:	mul	x8, x9, x8
  469f84:	ldr	x10, [sp, #9904]
  469f88:	add	x8, x8, x10
  469f8c:	mul	x8, x9, x8
  469f90:	subs	x8, x8, #0x1
  469f94:	str	x8, [sp, #400]
  469f98:	ldr	x8, [sp, #400]
  469f9c:	ldr	x9, [sp, #10496]
  469fa0:	subs	x8, x8, x9
  469fa4:	ldr	x9, [sp, #9904]
  469fa8:	cmp	x8, x9
  469fac:	b.lt	46a078 <readlinkat@plt+0x67148>  // b.tstop
  469fb0:	b	46a024 <readlinkat@plt+0x670f4>
  469fb4:	ldr	x8, [sp, #9904]
  469fb8:	cmp	x8, #0x0
  469fbc:	cset	w9, ge  // ge = tcont
  469fc0:	tbnz	w9, #0, 469fe0 <readlinkat@plt+0x670b0>
  469fc4:	ldr	x8, [sp, #10496]
  469fc8:	ldr	x9, [sp, #9904]
  469fcc:	ldr	x10, [sp, #10496]
  469fd0:	add	x9, x9, x10
  469fd4:	cmp	x8, x9
  469fd8:	b.le	46a078 <readlinkat@plt+0x67148>
  469fdc:	b	46a024 <readlinkat@plt+0x670f4>
  469fe0:	ldr	x8, [sp, #10496]
  469fe4:	cmp	x8, #0x0
  469fe8:	cset	w9, ge  // ge = tcont
  469fec:	tbnz	w9, #0, 46a00c <readlinkat@plt+0x670dc>
  469ff0:	ldr	x8, [sp, #9904]
  469ff4:	ldr	x9, [sp, #9904]
  469ff8:	ldr	x10, [sp, #10496]
  469ffc:	add	x9, x9, x10
  46a000:	cmp	x8, x9
  46a004:	b.le	46a078 <readlinkat@plt+0x67148>
  46a008:	b	46a024 <readlinkat@plt+0x670f4>
  46a00c:	ldr	x8, [sp, #9904]
  46a010:	ldr	x9, [sp, #10496]
  46a014:	add	x8, x8, x9
  46a018:	ldr	x9, [sp, #10496]
  46a01c:	cmp	x8, x9
  46a020:	b.lt	46a078 <readlinkat@plt+0x67148>  // b.tstop
  46a024:	ldr	x8, [sp, #9904]
  46a028:	ldr	x9, [sp, #10496]
  46a02c:	add	x8, x8, x9
  46a030:	mov	x9, xzr
  46a034:	mul	x8, x9, x8
  46a038:	subs	x8, x8, #0x1
  46a03c:	cmp	x8, #0x0
  46a040:	cset	w10, ge  // ge = tcont
  46a044:	tbnz	w10, #0, 46a060 <readlinkat@plt+0x67130>
  46a048:	ldr	x8, [sp, #9904]
  46a04c:	ldr	x9, [sp, #10496]
  46a050:	add	x8, x8, x9
  46a054:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  46a058:	cmp	x8, x9
  46a05c:	b.lt	46a078 <readlinkat@plt+0x67148>  // b.tstop
  46a060:	ldr	x8, [sp, #9904]
  46a064:	ldr	x9, [sp, #10496]
  46a068:	add	x8, x8, x9
  46a06c:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  46a070:	cmp	x9, x8
  46a074:	b.ge	46a094 <readlinkat@plt+0x67164>  // b.tcont
  46a078:	ldr	x8, [sp, #9904]
  46a07c:	ldr	x9, [sp, #10496]
  46a080:	add	x8, x8, x9
  46a084:	str	x8, [sp, #9896]
  46a088:	ldr	w10, [sp, #9664]
  46a08c:	tbnz	w10, #0, 46ca88 <readlinkat@plt+0x69b58>
  46a090:	b	46a964 <readlinkat@plt+0x67a34>
  46a094:	ldr	x8, [sp, #9904]
  46a098:	ldr	x9, [sp, #10496]
  46a09c:	add	x8, x8, x9
  46a0a0:	str	x8, [sp, #9896]
  46a0a4:	ldr	w10, [sp, #9668]
  46a0a8:	tbnz	w10, #0, 46ca88 <readlinkat@plt+0x69b58>
  46a0ac:	b	46a964 <readlinkat@plt+0x67a34>
  46a0b0:	ldr	x8, [sp, #10496]
  46a0b4:	mov	x9, xzr
  46a0b8:	mul	x8, x9, x8
  46a0bc:	ldr	x10, [sp, #9904]
  46a0c0:	add	x8, x8, x10
  46a0c4:	mul	x8, x9, x8
  46a0c8:	subs	x8, x8, #0x1
  46a0cc:	cmp	x8, #0x0
  46a0d0:	cset	w11, ge  // ge = tcont
  46a0d4:	tbnz	w11, #0, 46a114 <readlinkat@plt+0x671e4>
  46a0d8:	ldr	x8, [sp, #10496]
  46a0dc:	mov	x9, xzr
  46a0e0:	mul	x8, x9, x8
  46a0e4:	ldr	x10, [sp, #9904]
  46a0e8:	add	x8, x8, x10
  46a0ec:	mul	x8, x9, x8
  46a0f0:	add	x8, x8, #0x1
  46a0f4:	lsl	x8, x8, #62
  46a0f8:	subs	x8, x8, #0x1
  46a0fc:	mov	x9, #0x2                   	// #2
  46a100:	mul	x8, x8, x9
  46a104:	add	x8, x8, #0x1
  46a108:	mvn	x8, x8
  46a10c:	str	x8, [sp, #392]
  46a110:	b	46a134 <readlinkat@plt+0x67204>
  46a114:	ldr	x8, [sp, #10496]
  46a118:	mov	x9, xzr
  46a11c:	mul	x8, x9, x8
  46a120:	ldr	x10, [sp, #9904]
  46a124:	add	x8, x8, x10
  46a128:	mul	x8, x9, x8
  46a12c:	add	x8, x8, #0x0
  46a130:	str	x8, [sp, #392]
  46a134:	ldr	x8, [sp, #392]
  46a138:	cmp	x8, #0x0
  46a13c:	cset	w9, ge  // ge = tcont
  46a140:	tbnz	w9, #0, 46a298 <readlinkat@plt+0x67368>
  46a144:	ldr	x8, [sp, #10496]
  46a148:	cmp	x8, #0x0
  46a14c:	cset	w9, ge  // ge = tcont
  46a150:	tbnz	w9, #0, 46a1fc <readlinkat@plt+0x672cc>
  46a154:	ldr	x8, [sp, #9904]
  46a158:	ldr	x9, [sp, #10496]
  46a15c:	mov	x10, xzr
  46a160:	mul	x9, x10, x9
  46a164:	ldr	x11, [sp, #9904]
  46a168:	add	x9, x9, x11
  46a16c:	mul	x9, x10, x9
  46a170:	subs	x9, x9, #0x1
  46a174:	cmp	x9, #0x0
  46a178:	cset	w12, ge  // ge = tcont
  46a17c:	str	x8, [sp, #384]
  46a180:	tbnz	w12, #0, 46a1c0 <readlinkat@plt+0x67290>
  46a184:	ldr	x8, [sp, #10496]
  46a188:	mov	x9, xzr
  46a18c:	mul	x8, x9, x8
  46a190:	ldr	x10, [sp, #9904]
  46a194:	add	x8, x8, x10
  46a198:	mul	x8, x9, x8
  46a19c:	add	x8, x8, #0x1
  46a1a0:	lsl	x8, x8, #62
  46a1a4:	subs	x8, x8, #0x1
  46a1a8:	mov	x9, #0x2                   	// #2
  46a1ac:	mul	x8, x8, x9
  46a1b0:	add	x8, x8, #0x1
  46a1b4:	mvn	x8, x8
  46a1b8:	str	x8, [sp, #376]
  46a1bc:	b	46a1e0 <readlinkat@plt+0x672b0>
  46a1c0:	ldr	x8, [sp, #10496]
  46a1c4:	mov	x9, xzr
  46a1c8:	mul	x8, x9, x8
  46a1cc:	ldr	x10, [sp, #9904]
  46a1d0:	add	x8, x8, x10
  46a1d4:	mul	x8, x9, x8
  46a1d8:	add	x8, x8, #0x0
  46a1dc:	str	x8, [sp, #376]
  46a1e0:	ldr	x8, [sp, #376]
  46a1e4:	ldr	x9, [sp, #10496]
  46a1e8:	subs	x8, x8, x9
  46a1ec:	ldr	x9, [sp, #384]
  46a1f0:	cmp	x9, x8
  46a1f4:	b.lt	46a35c <readlinkat@plt+0x6742c>  // b.tstop
  46a1f8:	b	46a308 <readlinkat@plt+0x673d8>
  46a1fc:	ldr	x8, [sp, #10496]
  46a200:	mov	x9, xzr
  46a204:	mul	x8, x9, x8
  46a208:	ldr	x10, [sp, #9904]
  46a20c:	add	x8, x8, x10
  46a210:	mul	x8, x9, x8
  46a214:	subs	x8, x8, #0x1
  46a218:	cmp	x8, #0x0
  46a21c:	cset	w11, ge  // ge = tcont
  46a220:	tbnz	w11, #0, 46a25c <readlinkat@plt+0x6732c>
  46a224:	ldr	x8, [sp, #10496]
  46a228:	mov	x9, xzr
  46a22c:	mul	x8, x9, x8
  46a230:	ldr	x10, [sp, #9904]
  46a234:	add	x8, x8, x10
  46a238:	mul	x8, x9, x8
  46a23c:	add	x8, x8, #0x1
  46a240:	lsl	x8, x8, #62
  46a244:	subs	x8, x8, #0x1
  46a248:	mov	x9, #0x2                   	// #2
  46a24c:	mul	x8, x8, x9
  46a250:	add	x8, x8, #0x1
  46a254:	str	x8, [sp, #368]
  46a258:	b	46a27c <readlinkat@plt+0x6734c>
  46a25c:	ldr	x8, [sp, #10496]
  46a260:	mov	x9, xzr
  46a264:	mul	x8, x9, x8
  46a268:	ldr	x10, [sp, #9904]
  46a26c:	add	x8, x8, x10
  46a270:	mul	x8, x9, x8
  46a274:	subs	x8, x8, #0x1
  46a278:	str	x8, [sp, #368]
  46a27c:	ldr	x8, [sp, #368]
  46a280:	ldr	x9, [sp, #10496]
  46a284:	subs	x8, x8, x9
  46a288:	ldr	x9, [sp, #9904]
  46a28c:	cmp	x8, x9
  46a290:	b.lt	46a35c <readlinkat@plt+0x6742c>  // b.tstop
  46a294:	b	46a308 <readlinkat@plt+0x673d8>
  46a298:	ldr	x8, [sp, #9904]
  46a29c:	cmp	x8, #0x0
  46a2a0:	cset	w9, ge  // ge = tcont
  46a2a4:	tbnz	w9, #0, 46a2c4 <readlinkat@plt+0x67394>
  46a2a8:	ldr	x8, [sp, #10496]
  46a2ac:	ldr	x9, [sp, #9904]
  46a2b0:	ldr	x10, [sp, #10496]
  46a2b4:	add	x9, x9, x10
  46a2b8:	cmp	x8, x9
  46a2bc:	b.le	46a35c <readlinkat@plt+0x6742c>
  46a2c0:	b	46a308 <readlinkat@plt+0x673d8>
  46a2c4:	ldr	x8, [sp, #10496]
  46a2c8:	cmp	x8, #0x0
  46a2cc:	cset	w9, ge  // ge = tcont
  46a2d0:	tbnz	w9, #0, 46a2f0 <readlinkat@plt+0x673c0>
  46a2d4:	ldr	x8, [sp, #9904]
  46a2d8:	ldr	x9, [sp, #9904]
  46a2dc:	ldr	x10, [sp, #10496]
  46a2e0:	add	x9, x9, x10
  46a2e4:	cmp	x8, x9
  46a2e8:	b.le	46a35c <readlinkat@plt+0x6742c>
  46a2ec:	b	46a308 <readlinkat@plt+0x673d8>
  46a2f0:	ldr	x8, [sp, #9904]
  46a2f4:	ldr	x9, [sp, #10496]
  46a2f8:	add	x8, x8, x9
  46a2fc:	ldr	x9, [sp, #10496]
  46a300:	cmp	x8, x9
  46a304:	b.lt	46a35c <readlinkat@plt+0x6742c>  // b.tstop
  46a308:	ldr	x8, [sp, #9904]
  46a30c:	ldr	x9, [sp, #10496]
  46a310:	add	x8, x8, x9
  46a314:	mov	x9, xzr
  46a318:	mul	x8, x9, x8
  46a31c:	subs	x8, x8, #0x1
  46a320:	cmp	x8, #0x0
  46a324:	cset	w10, ge  // ge = tcont
  46a328:	tbnz	w10, #0, 46a344 <readlinkat@plt+0x67414>
  46a32c:	ldr	x8, [sp, #9904]
  46a330:	ldr	x9, [sp, #10496]
  46a334:	add	x8, x8, x9
  46a338:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  46a33c:	cmp	x8, x9
  46a340:	b.lt	46a35c <readlinkat@plt+0x6742c>  // b.tstop
  46a344:	ldr	x8, [sp, #9904]
  46a348:	ldr	x9, [sp, #10496]
  46a34c:	add	x8, x8, x9
  46a350:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  46a354:	cmp	x9, x8
  46a358:	b.ge	46a378 <readlinkat@plt+0x67448>  // b.tcont
  46a35c:	ldr	x8, [sp, #9904]
  46a360:	ldr	x9, [sp, #10496]
  46a364:	add	x8, x8, x9
  46a368:	str	x8, [sp, #9896]
  46a36c:	ldr	w10, [sp, #9664]
  46a370:	tbnz	w10, #0, 46ca88 <readlinkat@plt+0x69b58>
  46a374:	b	46a964 <readlinkat@plt+0x67a34>
  46a378:	ldr	x8, [sp, #9904]
  46a37c:	ldr	x9, [sp, #10496]
  46a380:	add	x8, x8, x9
  46a384:	str	x8, [sp, #9896]
  46a388:	ldr	w10, [sp, #9668]
  46a38c:	tbnz	w10, #0, 46ca88 <readlinkat@plt+0x69b58>
  46a390:	b	46a964 <readlinkat@plt+0x67a34>
  46a394:	ldr	w8, [sp, #9668]
  46a398:	tbnz	w8, #0, 46a3a0 <readlinkat@plt+0x67470>
  46a39c:	b	46a684 <readlinkat@plt+0x67754>
  46a3a0:	ldr	x8, [sp, #10496]
  46a3a4:	mov	x9, xzr
  46a3a8:	mul	x8, x9, x8
  46a3ac:	ldr	x10, [sp, #9904]
  46a3b0:	add	x8, x8, x10
  46a3b4:	mul	x8, x9, x8
  46a3b8:	subs	x8, x8, #0x1
  46a3bc:	cmp	x8, #0x0
  46a3c0:	cset	w11, ge  // ge = tcont
  46a3c4:	tbnz	w11, #0, 46a404 <readlinkat@plt+0x674d4>
  46a3c8:	ldr	x8, [sp, #10496]
  46a3cc:	mov	x9, xzr
  46a3d0:	mul	x8, x9, x8
  46a3d4:	ldr	x10, [sp, #9904]
  46a3d8:	add	x8, x8, x10
  46a3dc:	mul	x8, x9, x8
  46a3e0:	add	x8, x8, #0x1
  46a3e4:	lsl	x8, x8, #62
  46a3e8:	subs	x8, x8, #0x1
  46a3ec:	mov	x9, #0x2                   	// #2
  46a3f0:	mul	x8, x8, x9
  46a3f4:	add	x8, x8, #0x1
  46a3f8:	mvn	x8, x8
  46a3fc:	str	x8, [sp, #360]
  46a400:	b	46a424 <readlinkat@plt+0x674f4>
  46a404:	ldr	x8, [sp, #10496]
  46a408:	mov	x9, xzr
  46a40c:	mul	x8, x9, x8
  46a410:	ldr	x10, [sp, #9904]
  46a414:	add	x8, x8, x10
  46a418:	mul	x8, x9, x8
  46a41c:	add	x8, x8, #0x0
  46a420:	str	x8, [sp, #360]
  46a424:	ldr	x8, [sp, #360]
  46a428:	cmp	x8, #0x0
  46a42c:	cset	w9, ge  // ge = tcont
  46a430:	tbnz	w9, #0, 46a588 <readlinkat@plt+0x67658>
  46a434:	ldr	x8, [sp, #10496]
  46a438:	cmp	x8, #0x0
  46a43c:	cset	w9, ge  // ge = tcont
  46a440:	tbnz	w9, #0, 46a4ec <readlinkat@plt+0x675bc>
  46a444:	ldr	x8, [sp, #9904]
  46a448:	ldr	x9, [sp, #10496]
  46a44c:	mov	x10, xzr
  46a450:	mul	x9, x10, x9
  46a454:	ldr	x11, [sp, #9904]
  46a458:	add	x9, x9, x11
  46a45c:	mul	x9, x10, x9
  46a460:	subs	x9, x9, #0x1
  46a464:	cmp	x9, #0x0
  46a468:	cset	w12, ge  // ge = tcont
  46a46c:	str	x8, [sp, #352]
  46a470:	tbnz	w12, #0, 46a4b0 <readlinkat@plt+0x67580>
  46a474:	ldr	x8, [sp, #10496]
  46a478:	mov	x9, xzr
  46a47c:	mul	x8, x9, x8
  46a480:	ldr	x10, [sp, #9904]
  46a484:	add	x8, x8, x10
  46a488:	mul	x8, x9, x8
  46a48c:	add	x8, x8, #0x1
  46a490:	lsl	x8, x8, #62
  46a494:	subs	x8, x8, #0x1
  46a498:	mov	x9, #0x2                   	// #2
  46a49c:	mul	x8, x8, x9
  46a4a0:	add	x8, x8, #0x1
  46a4a4:	mvn	x8, x8
  46a4a8:	str	x8, [sp, #344]
  46a4ac:	b	46a4d0 <readlinkat@plt+0x675a0>
  46a4b0:	ldr	x8, [sp, #10496]
  46a4b4:	mov	x9, xzr
  46a4b8:	mul	x8, x9, x8
  46a4bc:	ldr	x10, [sp, #9904]
  46a4c0:	add	x8, x8, x10
  46a4c4:	mul	x8, x9, x8
  46a4c8:	add	x8, x8, #0x0
  46a4cc:	str	x8, [sp, #344]
  46a4d0:	ldr	x8, [sp, #344]
  46a4d4:	ldr	x9, [sp, #10496]
  46a4d8:	subs	x8, x8, x9
  46a4dc:	ldr	x9, [sp, #352]
  46a4e0:	cmp	x9, x8
  46a4e4:	b.lt	46a64c <readlinkat@plt+0x6771c>  // b.tstop
  46a4e8:	b	46a5f8 <readlinkat@plt+0x676c8>
  46a4ec:	ldr	x8, [sp, #10496]
  46a4f0:	mov	x9, xzr
  46a4f4:	mul	x8, x9, x8
  46a4f8:	ldr	x10, [sp, #9904]
  46a4fc:	add	x8, x8, x10
  46a500:	mul	x8, x9, x8
  46a504:	subs	x8, x8, #0x1
  46a508:	cmp	x8, #0x0
  46a50c:	cset	w11, ge  // ge = tcont
  46a510:	tbnz	w11, #0, 46a54c <readlinkat@plt+0x6761c>
  46a514:	ldr	x8, [sp, #10496]
  46a518:	mov	x9, xzr
  46a51c:	mul	x8, x9, x8
  46a520:	ldr	x10, [sp, #9904]
  46a524:	add	x8, x8, x10
  46a528:	mul	x8, x9, x8
  46a52c:	add	x8, x8, #0x1
  46a530:	lsl	x8, x8, #62
  46a534:	subs	x8, x8, #0x1
  46a538:	mov	x9, #0x2                   	// #2
  46a53c:	mul	x8, x8, x9
  46a540:	add	x8, x8, #0x1
  46a544:	str	x8, [sp, #336]
  46a548:	b	46a56c <readlinkat@plt+0x6763c>
  46a54c:	ldr	x8, [sp, #10496]
  46a550:	mov	x9, xzr
  46a554:	mul	x8, x9, x8
  46a558:	ldr	x10, [sp, #9904]
  46a55c:	add	x8, x8, x10
  46a560:	mul	x8, x9, x8
  46a564:	subs	x8, x8, #0x1
  46a568:	str	x8, [sp, #336]
  46a56c:	ldr	x8, [sp, #336]
  46a570:	ldr	x9, [sp, #10496]
  46a574:	subs	x8, x8, x9
  46a578:	ldr	x9, [sp, #9904]
  46a57c:	cmp	x8, x9
  46a580:	b.lt	46a64c <readlinkat@plt+0x6771c>  // b.tstop
  46a584:	b	46a5f8 <readlinkat@plt+0x676c8>
  46a588:	ldr	x8, [sp, #9904]
  46a58c:	cmp	x8, #0x0
  46a590:	cset	w9, ge  // ge = tcont
  46a594:	tbnz	w9, #0, 46a5b4 <readlinkat@plt+0x67684>
  46a598:	ldr	x8, [sp, #10496]
  46a59c:	ldr	x9, [sp, #9904]
  46a5a0:	ldr	x10, [sp, #10496]
  46a5a4:	add	x9, x9, x10
  46a5a8:	cmp	x8, x9
  46a5ac:	b.le	46a64c <readlinkat@plt+0x6771c>
  46a5b0:	b	46a5f8 <readlinkat@plt+0x676c8>
  46a5b4:	ldr	x8, [sp, #10496]
  46a5b8:	cmp	x8, #0x0
  46a5bc:	cset	w9, ge  // ge = tcont
  46a5c0:	tbnz	w9, #0, 46a5e0 <readlinkat@plt+0x676b0>
  46a5c4:	ldr	x8, [sp, #9904]
  46a5c8:	ldr	x9, [sp, #9904]
  46a5cc:	ldr	x10, [sp, #10496]
  46a5d0:	add	x9, x9, x10
  46a5d4:	cmp	x8, x9
  46a5d8:	b.le	46a64c <readlinkat@plt+0x6771c>
  46a5dc:	b	46a5f8 <readlinkat@plt+0x676c8>
  46a5e0:	ldr	x8, [sp, #9904]
  46a5e4:	ldr	x9, [sp, #10496]
  46a5e8:	add	x8, x8, x9
  46a5ec:	ldr	x9, [sp, #10496]
  46a5f0:	cmp	x8, x9
  46a5f4:	b.lt	46a64c <readlinkat@plt+0x6771c>  // b.tstop
  46a5f8:	ldr	x8, [sp, #9904]
  46a5fc:	ldr	x9, [sp, #10496]
  46a600:	add	x8, x8, x9
  46a604:	mov	x9, xzr
  46a608:	mul	x8, x9, x8
  46a60c:	subs	x8, x8, #0x1
  46a610:	cmp	x8, #0x0
  46a614:	cset	w10, ge  // ge = tcont
  46a618:	tbnz	w10, #0, 46a634 <readlinkat@plt+0x67704>
  46a61c:	ldr	x8, [sp, #9904]
  46a620:	ldr	x9, [sp, #10496]
  46a624:	add	x8, x8, x9
  46a628:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  46a62c:	cmp	x8, x9
  46a630:	b.lt	46a64c <readlinkat@plt+0x6771c>  // b.tstop
  46a634:	ldr	x8, [sp, #9904]
  46a638:	ldr	x9, [sp, #10496]
  46a63c:	add	x8, x8, x9
  46a640:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  46a644:	cmp	x9, x8
  46a648:	b.ge	46a668 <readlinkat@plt+0x67738>  // b.tcont
  46a64c:	ldr	x8, [sp, #9904]
  46a650:	ldr	x9, [sp, #10496]
  46a654:	add	x8, x8, x9
  46a658:	str	x8, [sp, #9896]
  46a65c:	ldr	w10, [sp, #9664]
  46a660:	tbnz	w10, #0, 46ca88 <readlinkat@plt+0x69b58>
  46a664:	b	46a964 <readlinkat@plt+0x67a34>
  46a668:	ldr	x8, [sp, #9904]
  46a66c:	ldr	x9, [sp, #10496]
  46a670:	add	x8, x8, x9
  46a674:	str	x8, [sp, #9896]
  46a678:	ldr	w10, [sp, #9668]
  46a67c:	tbnz	w10, #0, 46ca88 <readlinkat@plt+0x69b58>
  46a680:	b	46a964 <readlinkat@plt+0x67a34>
  46a684:	ldr	x8, [sp, #10496]
  46a688:	mov	x9, xzr
  46a68c:	mul	x8, x9, x8
  46a690:	ldr	x10, [sp, #9904]
  46a694:	add	x8, x8, x10
  46a698:	mul	x8, x9, x8
  46a69c:	subs	x8, x8, #0x1
  46a6a0:	cmp	x8, #0x0
  46a6a4:	cset	w11, ge  // ge = tcont
  46a6a8:	tbnz	w11, #0, 46a6e8 <readlinkat@plt+0x677b8>
  46a6ac:	ldr	x8, [sp, #10496]
  46a6b0:	mov	x9, xzr
  46a6b4:	mul	x8, x9, x8
  46a6b8:	ldr	x10, [sp, #9904]
  46a6bc:	add	x8, x8, x10
  46a6c0:	mul	x8, x9, x8
  46a6c4:	add	x8, x8, #0x1
  46a6c8:	lsl	x8, x8, #62
  46a6cc:	subs	x8, x8, #0x1
  46a6d0:	mov	x9, #0x2                   	// #2
  46a6d4:	mul	x8, x8, x9
  46a6d8:	add	x8, x8, #0x1
  46a6dc:	mvn	x8, x8
  46a6e0:	str	x8, [sp, #328]
  46a6e4:	b	46a708 <readlinkat@plt+0x677d8>
  46a6e8:	ldr	x8, [sp, #10496]
  46a6ec:	mov	x9, xzr
  46a6f0:	mul	x8, x9, x8
  46a6f4:	ldr	x10, [sp, #9904]
  46a6f8:	add	x8, x8, x10
  46a6fc:	mul	x8, x9, x8
  46a700:	add	x8, x8, #0x0
  46a704:	str	x8, [sp, #328]
  46a708:	ldr	x8, [sp, #328]
  46a70c:	cmp	x8, #0x0
  46a710:	cset	w9, ge  // ge = tcont
  46a714:	tbnz	w9, #0, 46a86c <readlinkat@plt+0x6793c>
  46a718:	ldr	x8, [sp, #10496]
  46a71c:	cmp	x8, #0x0
  46a720:	cset	w9, ge  // ge = tcont
  46a724:	tbnz	w9, #0, 46a7d0 <readlinkat@plt+0x678a0>
  46a728:	ldr	x8, [sp, #9904]
  46a72c:	ldr	x9, [sp, #10496]
  46a730:	mov	x10, xzr
  46a734:	mul	x9, x10, x9
  46a738:	ldr	x11, [sp, #9904]
  46a73c:	add	x9, x9, x11
  46a740:	mul	x9, x10, x9
  46a744:	subs	x9, x9, #0x1
  46a748:	cmp	x9, #0x0
  46a74c:	cset	w12, ge  // ge = tcont
  46a750:	str	x8, [sp, #320]
  46a754:	tbnz	w12, #0, 46a794 <readlinkat@plt+0x67864>
  46a758:	ldr	x8, [sp, #10496]
  46a75c:	mov	x9, xzr
  46a760:	mul	x8, x9, x8
  46a764:	ldr	x10, [sp, #9904]
  46a768:	add	x8, x8, x10
  46a76c:	mul	x8, x9, x8
  46a770:	add	x8, x8, #0x1
  46a774:	lsl	x8, x8, #62
  46a778:	subs	x8, x8, #0x1
  46a77c:	mov	x9, #0x2                   	// #2
  46a780:	mul	x8, x8, x9
  46a784:	add	x8, x8, #0x1
  46a788:	mvn	x8, x8
  46a78c:	str	x8, [sp, #312]
  46a790:	b	46a7b4 <readlinkat@plt+0x67884>
  46a794:	ldr	x8, [sp, #10496]
  46a798:	mov	x9, xzr
  46a79c:	mul	x8, x9, x8
  46a7a0:	ldr	x10, [sp, #9904]
  46a7a4:	add	x8, x8, x10
  46a7a8:	mul	x8, x9, x8
  46a7ac:	add	x8, x8, #0x0
  46a7b0:	str	x8, [sp, #312]
  46a7b4:	ldr	x8, [sp, #312]
  46a7b8:	ldr	x9, [sp, #10496]
  46a7bc:	subs	x8, x8, x9
  46a7c0:	ldr	x9, [sp, #320]
  46a7c4:	cmp	x9, x8
  46a7c8:	b.lt	46a930 <readlinkat@plt+0x67a00>  // b.tstop
  46a7cc:	b	46a8dc <readlinkat@plt+0x679ac>
  46a7d0:	ldr	x8, [sp, #10496]
  46a7d4:	mov	x9, xzr
  46a7d8:	mul	x8, x9, x8
  46a7dc:	ldr	x10, [sp, #9904]
  46a7e0:	add	x8, x8, x10
  46a7e4:	mul	x8, x9, x8
  46a7e8:	subs	x8, x8, #0x1
  46a7ec:	cmp	x8, #0x0
  46a7f0:	cset	w11, ge  // ge = tcont
  46a7f4:	tbnz	w11, #0, 46a830 <readlinkat@plt+0x67900>
  46a7f8:	ldr	x8, [sp, #10496]
  46a7fc:	mov	x9, xzr
  46a800:	mul	x8, x9, x8
  46a804:	ldr	x10, [sp, #9904]
  46a808:	add	x8, x8, x10
  46a80c:	mul	x8, x9, x8
  46a810:	add	x8, x8, #0x1
  46a814:	lsl	x8, x8, #62
  46a818:	subs	x8, x8, #0x1
  46a81c:	mov	x9, #0x2                   	// #2
  46a820:	mul	x8, x8, x9
  46a824:	add	x8, x8, #0x1
  46a828:	str	x8, [sp, #304]
  46a82c:	b	46a850 <readlinkat@plt+0x67920>
  46a830:	ldr	x8, [sp, #10496]
  46a834:	mov	x9, xzr
  46a838:	mul	x8, x9, x8
  46a83c:	ldr	x10, [sp, #9904]
  46a840:	add	x8, x8, x10
  46a844:	mul	x8, x9, x8
  46a848:	subs	x8, x8, #0x1
  46a84c:	str	x8, [sp, #304]
  46a850:	ldr	x8, [sp, #304]
  46a854:	ldr	x9, [sp, #10496]
  46a858:	subs	x8, x8, x9
  46a85c:	ldr	x9, [sp, #9904]
  46a860:	cmp	x8, x9
  46a864:	b.lt	46a930 <readlinkat@plt+0x67a00>  // b.tstop
  46a868:	b	46a8dc <readlinkat@plt+0x679ac>
  46a86c:	ldr	x8, [sp, #9904]
  46a870:	cmp	x8, #0x0
  46a874:	cset	w9, ge  // ge = tcont
  46a878:	tbnz	w9, #0, 46a898 <readlinkat@plt+0x67968>
  46a87c:	ldr	x8, [sp, #10496]
  46a880:	ldr	x9, [sp, #9904]
  46a884:	ldr	x10, [sp, #10496]
  46a888:	add	x9, x9, x10
  46a88c:	cmp	x8, x9
  46a890:	b.le	46a930 <readlinkat@plt+0x67a00>
  46a894:	b	46a8dc <readlinkat@plt+0x679ac>
  46a898:	ldr	x8, [sp, #10496]
  46a89c:	cmp	x8, #0x0
  46a8a0:	cset	w9, ge  // ge = tcont
  46a8a4:	tbnz	w9, #0, 46a8c4 <readlinkat@plt+0x67994>
  46a8a8:	ldr	x8, [sp, #9904]
  46a8ac:	ldr	x9, [sp, #9904]
  46a8b0:	ldr	x10, [sp, #10496]
  46a8b4:	add	x9, x9, x10
  46a8b8:	cmp	x8, x9
  46a8bc:	b.le	46a930 <readlinkat@plt+0x67a00>
  46a8c0:	b	46a8dc <readlinkat@plt+0x679ac>
  46a8c4:	ldr	x8, [sp, #9904]
  46a8c8:	ldr	x9, [sp, #10496]
  46a8cc:	add	x8, x8, x9
  46a8d0:	ldr	x9, [sp, #10496]
  46a8d4:	cmp	x8, x9
  46a8d8:	b.lt	46a930 <readlinkat@plt+0x67a00>  // b.tstop
  46a8dc:	ldr	x8, [sp, #9904]
  46a8e0:	ldr	x9, [sp, #10496]
  46a8e4:	add	x8, x8, x9
  46a8e8:	mov	x9, xzr
  46a8ec:	mul	x8, x9, x8
  46a8f0:	subs	x8, x8, #0x1
  46a8f4:	cmp	x8, #0x0
  46a8f8:	cset	w10, ge  // ge = tcont
  46a8fc:	tbnz	w10, #0, 46a918 <readlinkat@plt+0x679e8>
  46a900:	ldr	x8, [sp, #9904]
  46a904:	ldr	x9, [sp, #10496]
  46a908:	add	x8, x8, x9
  46a90c:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  46a910:	cmp	x8, x9
  46a914:	b.lt	46a930 <readlinkat@plt+0x67a00>  // b.tstop
  46a918:	ldr	x8, [sp, #9904]
  46a91c:	ldr	x9, [sp, #10496]
  46a920:	add	x8, x8, x9
  46a924:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  46a928:	cmp	x9, x8
  46a92c:	b.ge	46a94c <readlinkat@plt+0x67a1c>  // b.tcont
  46a930:	ldr	x8, [sp, #9904]
  46a934:	ldr	x9, [sp, #10496]
  46a938:	add	x8, x8, x9
  46a93c:	str	x8, [sp, #9896]
  46a940:	ldr	w10, [sp, #9664]
  46a944:	tbnz	w10, #0, 46ca88 <readlinkat@plt+0x69b58>
  46a948:	b	46a964 <readlinkat@plt+0x67a34>
  46a94c:	ldr	x8, [sp, #9904]
  46a950:	ldr	x9, [sp, #10496]
  46a954:	add	x8, x8, x9
  46a958:	str	x8, [sp, #9896]
  46a95c:	ldr	w10, [sp, #9668]
  46a960:	tbnz	w10, #0, 46ca88 <readlinkat@plt+0x69b58>
  46a964:	ldr	w8, [sp, #9668]
  46a968:	tbnz	w8, #0, 46a970 <readlinkat@plt+0x67a40>
  46a96c:	b	46b0e0 <readlinkat@plt+0x681b0>
  46a970:	ldr	w8, [sp, #9668]
  46a974:	tbnz	w8, #0, 46a97c <readlinkat@plt+0x67a4c>
  46a978:	b	46adc0 <readlinkat@plt+0x67e90>
  46a97c:	ldr	w8, [sp, #9936]
  46a980:	lsl	w8, w8, #24
  46a984:	mov	x9, #0x18                  	// #24
  46a988:	asr	w8, w8, w9
  46a98c:	mov	w9, wzr
  46a990:	mul	w8, w9, w8
  46a994:	ldr	x10, [sp, #9896]
  46a998:	lsl	w10, w10, #24
  46a99c:	add	w8, w8, w10, asr #24
  46a9a0:	mul	w8, w9, w8
  46a9a4:	subs	w8, w8, #0x1
  46a9a8:	cmp	w8, #0x0
  46a9ac:	cset	w8, ge  // ge = tcont
  46a9b0:	tbnz	w8, #0, 46aa00 <readlinkat@plt+0x67ad0>
  46a9b4:	ldr	w8, [sp, #9936]
  46a9b8:	lsl	w8, w8, #24
  46a9bc:	mov	x9, #0x18                  	// #24
  46a9c0:	asr	w8, w8, w9
  46a9c4:	mov	w9, wzr
  46a9c8:	mul	w8, w9, w8
  46a9cc:	ldr	x10, [sp, #9896]
  46a9d0:	lsl	w10, w10, #24
  46a9d4:	add	w8, w8, w10, asr #24
  46a9d8:	mul	w8, w9, w8
  46a9dc:	add	w8, w8, #0x1
  46a9e0:	lsl	w8, w8, #30
  46a9e4:	subs	w8, w8, #0x1
  46a9e8:	mov	w9, #0x2                   	// #2
  46a9ec:	mul	w8, w8, w9
  46a9f0:	add	w8, w8, #0x1
  46a9f4:	mvn	w8, w8
  46a9f8:	str	w8, [sp, #300]
  46a9fc:	b	46aa30 <readlinkat@plt+0x67b00>
  46aa00:	ldr	w8, [sp, #9936]
  46aa04:	lsl	w8, w8, #24
  46aa08:	mov	x9, #0x18                  	// #24
  46aa0c:	asr	w8, w8, w9
  46aa10:	mov	w9, wzr
  46aa14:	mul	w8, w9, w8
  46aa18:	ldr	x10, [sp, #9896]
  46aa1c:	lsl	w10, w10, #24
  46aa20:	add	w8, w8, w10, asr #24
  46aa24:	mul	w8, w9, w8
  46aa28:	add	w8, w8, #0x0
  46aa2c:	str	w8, [sp, #300]
  46aa30:	ldr	w8, [sp, #300]
  46aa34:	cmp	w8, #0x0
  46aa38:	cset	w8, ge  // ge = tcont
  46aa3c:	tbnz	w8, #0, 46ac18 <readlinkat@plt+0x67ce8>
  46aa40:	ldr	w8, [sp, #9936]
  46aa44:	lsl	w8, w8, #24
  46aa48:	asr	w8, w8, #24
  46aa4c:	cmp	w8, #0x0
  46aa50:	cset	w8, ge  // ge = tcont
  46aa54:	tbnz	w8, #0, 46ab40 <readlinkat@plt+0x67c10>
  46aa58:	ldr	x8, [sp, #9896]
  46aa5c:	lsl	w8, w8, #24
  46aa60:	mov	x9, #0x18                  	// #24
  46aa64:	mov	x0, x9
  46aa68:	asr	w8, w8, w0
  46aa6c:	ldr	w10, [sp, #9936]
  46aa70:	lsl	w10, w10, #24
  46aa74:	asr	w9, w10, w9
  46aa78:	mov	w10, wzr
  46aa7c:	mul	w9, w10, w9
  46aa80:	ldr	x11, [sp, #9896]
  46aa84:	lsl	w11, w11, #24
  46aa88:	add	w9, w9, w11, asr #24
  46aa8c:	mul	w9, w10, w9
  46aa90:	subs	w9, w9, #0x1
  46aa94:	cmp	w9, #0x0
  46aa98:	cset	w9, ge  // ge = tcont
  46aa9c:	str	w8, [sp, #296]
  46aaa0:	tbnz	w9, #0, 46aaf0 <readlinkat@plt+0x67bc0>
  46aaa4:	ldr	w8, [sp, #9936]
  46aaa8:	lsl	w8, w8, #24
  46aaac:	mov	x9, #0x18                  	// #24
  46aab0:	asr	w8, w8, w9
  46aab4:	mov	w9, wzr
  46aab8:	mul	w8, w9, w8
  46aabc:	ldr	x10, [sp, #9896]
  46aac0:	lsl	w10, w10, #24
  46aac4:	add	w8, w8, w10, asr #24
  46aac8:	mul	w8, w9, w8
  46aacc:	add	w8, w8, #0x1
  46aad0:	lsl	w8, w8, #30
  46aad4:	subs	w8, w8, #0x1
  46aad8:	mov	w9, #0x2                   	// #2
  46aadc:	mul	w8, w8, w9
  46aae0:	add	w8, w8, #0x1
  46aae4:	mvn	w8, w8
  46aae8:	str	w8, [sp, #292]
  46aaec:	b	46ab20 <readlinkat@plt+0x67bf0>
  46aaf0:	ldr	w8, [sp, #9936]
  46aaf4:	lsl	w8, w8, #24
  46aaf8:	mov	x9, #0x18                  	// #24
  46aafc:	asr	w8, w8, w9
  46ab00:	mov	w9, wzr
  46ab04:	mul	w8, w9, w8
  46ab08:	ldr	x10, [sp, #9896]
  46ab0c:	lsl	w10, w10, #24
  46ab10:	add	w8, w8, w10, asr #24
  46ab14:	mul	w8, w9, w8
  46ab18:	add	w8, w8, #0x0
  46ab1c:	str	w8, [sp, #292]
  46ab20:	ldr	w8, [sp, #292]
  46ab24:	ldr	w9, [sp, #9936]
  46ab28:	lsl	w9, w9, #24
  46ab2c:	subs	w8, w8, w9, asr #24
  46ab30:	ldr	w9, [sp, #296]
  46ab34:	cmp	w9, w8
  46ab38:	b.lt	46ad58 <readlinkat@plt+0x67e28>  // b.tstop
  46ab3c:	b	46ace0 <readlinkat@plt+0x67db0>
  46ab40:	ldr	w8, [sp, #9936]
  46ab44:	lsl	w8, w8, #24
  46ab48:	mov	x9, #0x18                  	// #24
  46ab4c:	asr	w8, w8, w9
  46ab50:	mov	w9, wzr
  46ab54:	mul	w8, w9, w8
  46ab58:	ldr	x10, [sp, #9896]
  46ab5c:	lsl	w10, w10, #24
  46ab60:	add	w8, w8, w10, asr #24
  46ab64:	mul	w8, w9, w8
  46ab68:	subs	w8, w8, #0x1
  46ab6c:	cmp	w8, #0x0
  46ab70:	cset	w8, ge  // ge = tcont
  46ab74:	tbnz	w8, #0, 46abc0 <readlinkat@plt+0x67c90>
  46ab78:	ldr	w8, [sp, #9936]
  46ab7c:	lsl	w8, w8, #24
  46ab80:	mov	x9, #0x18                  	// #24
  46ab84:	asr	w8, w8, w9
  46ab88:	mov	w9, wzr
  46ab8c:	mul	w8, w9, w8
  46ab90:	ldr	x10, [sp, #9896]
  46ab94:	lsl	w10, w10, #24
  46ab98:	add	w8, w8, w10, asr #24
  46ab9c:	mul	w8, w9, w8
  46aba0:	add	w8, w8, #0x1
  46aba4:	lsl	w8, w8, #30
  46aba8:	subs	w8, w8, #0x1
  46abac:	mov	w9, #0x2                   	// #2
  46abb0:	mul	w8, w8, w9
  46abb4:	add	w8, w8, #0x1
  46abb8:	str	w8, [sp, #288]
  46abbc:	b	46abf0 <readlinkat@plt+0x67cc0>
  46abc0:	ldr	w8, [sp, #9936]
  46abc4:	lsl	w8, w8, #24
  46abc8:	mov	x9, #0x18                  	// #24
  46abcc:	asr	w8, w8, w9
  46abd0:	mov	w9, wzr
  46abd4:	mul	w8, w9, w8
  46abd8:	ldr	x10, [sp, #9896]
  46abdc:	lsl	w10, w10, #24
  46abe0:	add	w8, w8, w10, asr #24
  46abe4:	mul	w8, w9, w8
  46abe8:	subs	w8, w8, #0x1
  46abec:	str	w8, [sp, #288]
  46abf0:	ldr	w8, [sp, #288]
  46abf4:	ldr	w9, [sp, #9936]
  46abf8:	lsl	w9, w9, #24
  46abfc:	subs	w8, w8, w9, asr #24
  46ac00:	ldr	x10, [sp, #9896]
  46ac04:	lsl	w9, w10, #24
  46ac08:	asr	w9, w9, #24
  46ac0c:	cmp	w8, w9
  46ac10:	b.lt	46ad58 <readlinkat@plt+0x67e28>  // b.tstop
  46ac14:	b	46ace0 <readlinkat@plt+0x67db0>
  46ac18:	ldr	x8, [sp, #9896]
  46ac1c:	lsl	w8, w8, #24
  46ac20:	asr	w8, w8, #24
  46ac24:	cmp	w8, #0x0
  46ac28:	cset	w8, ge  // ge = tcont
  46ac2c:	tbnz	w8, #0, 46ac64 <readlinkat@plt+0x67d34>
  46ac30:	ldr	w8, [sp, #9936]
  46ac34:	lsl	w8, w8, #24
  46ac38:	mov	x9, #0x18                  	// #24
  46ac3c:	asr	w8, w8, w9
  46ac40:	ldr	x10, [sp, #9896]
  46ac44:	lsl	w9, w10, #24
  46ac48:	ldr	w10, [sp, #9936]
  46ac4c:	lsl	w10, w10, #24
  46ac50:	asr	w10, w10, #24
  46ac54:	add	w9, w10, w9, asr #24
  46ac58:	cmp	w8, w9
  46ac5c:	b.le	46ad58 <readlinkat@plt+0x67e28>
  46ac60:	b	46ace0 <readlinkat@plt+0x67db0>
  46ac64:	ldr	w8, [sp, #9936]
  46ac68:	lsl	w8, w8, #24
  46ac6c:	asr	w8, w8, #24
  46ac70:	cmp	w8, #0x0
  46ac74:	cset	w8, ge  // ge = tcont
  46ac78:	tbnz	w8, #0, 46acb0 <readlinkat@plt+0x67d80>
  46ac7c:	ldr	x8, [sp, #9896]
  46ac80:	lsl	w8, w8, #24
  46ac84:	mov	x9, #0x18                  	// #24
  46ac88:	asr	w8, w8, w9
  46ac8c:	ldr	x10, [sp, #9896]
  46ac90:	lsl	w9, w10, #24
  46ac94:	ldr	w10, [sp, #9936]
  46ac98:	lsl	w10, w10, #24
  46ac9c:	asr	w10, w10, #24
  46aca0:	add	w9, w10, w9, asr #24
  46aca4:	cmp	w8, w9
  46aca8:	b.le	46ad58 <readlinkat@plt+0x67e28>
  46acac:	b	46ace0 <readlinkat@plt+0x67db0>
  46acb0:	ldr	x8, [sp, #9896]
  46acb4:	lsl	w8, w8, #24
  46acb8:	mov	x9, #0x18                  	// #24
  46acbc:	ldr	w10, [sp, #9936]
  46acc0:	lsl	w10, w10, #24
  46acc4:	asr	w9, w10, w9
  46acc8:	add	w8, w9, w8, asr #24
  46accc:	ldr	w9, [sp, #9936]
  46acd0:	lsl	w9, w9, #24
  46acd4:	asr	w9, w9, #24
  46acd8:	cmp	w8, w9
  46acdc:	b.lt	46ad58 <readlinkat@plt+0x67e28>  // b.tstop
  46ace0:	ldr	x8, [sp, #9896]
  46ace4:	lsl	w8, w8, #24
  46ace8:	ldr	w9, [sp, #9936]
  46acec:	lsl	w9, w9, #24
  46acf0:	asr	w9, w9, #24
  46acf4:	add	w8, w9, w8, asr #24
  46acf8:	mov	w9, wzr
  46acfc:	mul	w8, w9, w8
  46ad00:	subs	w8, w8, #0x1
  46ad04:	cmp	w8, #0x0
  46ad08:	cset	w8, ge  // ge = tcont
  46ad0c:	tbnz	w8, #0, 46ad34 <readlinkat@plt+0x67e04>
  46ad10:	ldr	x8, [sp, #9896]
  46ad14:	lsl	w8, w8, #24
  46ad18:	ldr	w9, [sp, #9936]
  46ad1c:	lsl	w9, w9, #24
  46ad20:	asr	w9, w9, #24
  46ad24:	add	w8, w9, w8, asr #24
  46ad28:	mov	w9, #0xffffff80            	// #-128
  46ad2c:	cmp	w8, w9
  46ad30:	b.lt	46ad58 <readlinkat@plt+0x67e28>  // b.tstop
  46ad34:	ldr	x8, [sp, #9896]
  46ad38:	lsl	w8, w8, #24
  46ad3c:	ldr	w9, [sp, #9936]
  46ad40:	lsl	w9, w9, #24
  46ad44:	asr	w9, w9, #24
  46ad48:	add	w8, w9, w8, asr #24
  46ad4c:	mov	w9, #0x7f                  	// #127
  46ad50:	cmp	w9, w8
  46ad54:	b.ge	46ad8c <readlinkat@plt+0x67e5c>  // b.tcont
  46ad58:	ldr	x8, [sp, #9896]
  46ad5c:	lsl	w8, w8, #24
  46ad60:	ldr	w9, [sp, #9936]
  46ad64:	lsl	w9, w9, #24
  46ad68:	asr	w9, w9, #24
  46ad6c:	add	w8, w9, w8, asr #24
  46ad70:	mov	w0, w8
  46ad74:	lsl	x10, x0, #56
  46ad78:	asr	x10, x10, #56
  46ad7c:	str	x10, [sp, #9888]
  46ad80:	ldr	w8, [sp, #9664]
  46ad84:	tbnz	w8, #0, 46ca88 <readlinkat@plt+0x69b58>
  46ad88:	b	46ca78 <readlinkat@plt+0x69b48>
  46ad8c:	ldr	x8, [sp, #9896]
  46ad90:	lsl	w8, w8, #24
  46ad94:	ldr	w9, [sp, #9936]
  46ad98:	lsl	w9, w9, #24
  46ad9c:	asr	w9, w9, #24
  46ada0:	add	w8, w9, w8, asr #24
  46ada4:	mov	w0, w8
  46ada8:	lsl	x10, x0, #56
  46adac:	asr	x10, x10, #56
  46adb0:	str	x10, [sp, #9888]
  46adb4:	ldr	w8, [sp, #9668]
  46adb8:	tbnz	w8, #0, 46ca88 <readlinkat@plt+0x69b58>
  46adbc:	b	46ca78 <readlinkat@plt+0x69b48>
  46adc0:	ldr	w8, [sp, #9936]
  46adc4:	mov	w9, wzr
  46adc8:	mul	w8, w9, w8
  46adcc:	ldr	x10, [sp, #9896]
  46add0:	add	x10, x10, w8, sxtw
  46add4:	mov	x11, xzr
  46add8:	mul	x10, x11, x10
  46addc:	subs	x10, x10, #0x1
  46ade0:	cmp	x10, #0x0
  46ade4:	cset	w8, ge  // ge = tcont
  46ade8:	tbnz	w8, #0, 46ae2c <readlinkat@plt+0x67efc>
  46adec:	ldr	w8, [sp, #9936]
  46adf0:	mov	w9, wzr
  46adf4:	mul	w8, w9, w8
  46adf8:	ldr	x10, [sp, #9896]
  46adfc:	add	x10, x10, w8, sxtw
  46ae00:	mov	x11, xzr
  46ae04:	mul	x10, x11, x10
  46ae08:	add	x10, x10, #0x1
  46ae0c:	lsl	x10, x10, #62
  46ae10:	subs	x10, x10, #0x1
  46ae14:	mov	x11, #0x2                   	// #2
  46ae18:	mul	x10, x10, x11
  46ae1c:	add	x10, x10, #0x1
  46ae20:	mvn	x10, x10
  46ae24:	str	x10, [sp, #280]
  46ae28:	b	46ae50 <readlinkat@plt+0x67f20>
  46ae2c:	ldr	w8, [sp, #9936]
  46ae30:	mov	w9, wzr
  46ae34:	mul	w8, w9, w8
  46ae38:	ldr	x10, [sp, #9896]
  46ae3c:	add	x10, x10, w8, sxtw
  46ae40:	mov	x11, xzr
  46ae44:	mul	x10, x11, x10
  46ae48:	add	x10, x10, #0x0
  46ae4c:	str	x10, [sp, #280]
  46ae50:	ldr	x8, [sp, #280]
  46ae54:	cmp	x8, #0x0
  46ae58:	cset	w9, ge  // ge = tcont
  46ae5c:	tbnz	w9, #0, 46afcc <readlinkat@plt+0x6809c>
  46ae60:	ldr	w8, [sp, #9936]
  46ae64:	cmp	w8, #0x0
  46ae68:	cset	w8, ge  // ge = tcont
  46ae6c:	tbnz	w8, #0, 46af24 <readlinkat@plt+0x67ff4>
  46ae70:	ldr	x8, [sp, #9896]
  46ae74:	ldr	w9, [sp, #9936]
  46ae78:	mov	w10, wzr
  46ae7c:	mul	w9, w10, w9
  46ae80:	ldr	x11, [sp, #9896]
  46ae84:	add	x11, x11, w9, sxtw
  46ae88:	mov	x12, xzr
  46ae8c:	mul	x11, x12, x11
  46ae90:	subs	x11, x11, #0x1
  46ae94:	cmp	x11, #0x0
  46ae98:	cset	w9, ge  // ge = tcont
  46ae9c:	str	x8, [sp, #272]
  46aea0:	tbnz	w9, #0, 46aee4 <readlinkat@plt+0x67fb4>
  46aea4:	ldr	w8, [sp, #9936]
  46aea8:	mov	w9, wzr
  46aeac:	mul	w8, w9, w8
  46aeb0:	ldr	x10, [sp, #9896]
  46aeb4:	add	x10, x10, w8, sxtw
  46aeb8:	mov	x11, xzr
  46aebc:	mul	x10, x11, x10
  46aec0:	add	x10, x10, #0x1
  46aec4:	lsl	x10, x10, #62
  46aec8:	subs	x10, x10, #0x1
  46aecc:	mov	x11, #0x2                   	// #2
  46aed0:	mul	x10, x10, x11
  46aed4:	add	x10, x10, #0x1
  46aed8:	mvn	x10, x10
  46aedc:	str	x10, [sp, #264]
  46aee0:	b	46af08 <readlinkat@plt+0x67fd8>
  46aee4:	ldr	w8, [sp, #9936]
  46aee8:	mov	w9, wzr
  46aeec:	mul	w8, w9, w8
  46aef0:	ldr	x10, [sp, #9896]
  46aef4:	add	x10, x10, w8, sxtw
  46aef8:	mov	x11, xzr
  46aefc:	mul	x10, x11, x10
  46af00:	add	x10, x10, #0x0
  46af04:	str	x10, [sp, #264]
  46af08:	ldr	x8, [sp, #264]
  46af0c:	ldrsw	x9, [sp, #9936]
  46af10:	subs	x8, x8, x9
  46af14:	ldr	x9, [sp, #272]
  46af18:	cmp	x9, x8
  46af1c:	b.lt	46b090 <readlinkat@plt+0x68160>  // b.tstop
  46af20:	b	46b03c <readlinkat@plt+0x6810c>
  46af24:	ldr	w8, [sp, #9936]
  46af28:	mov	w9, wzr
  46af2c:	mul	w8, w9, w8
  46af30:	ldr	x10, [sp, #9896]
  46af34:	add	x10, x10, w8, sxtw
  46af38:	mov	x11, xzr
  46af3c:	mul	x10, x11, x10
  46af40:	subs	x10, x10, #0x1
  46af44:	cmp	x10, #0x0
  46af48:	cset	w8, ge  // ge = tcont
  46af4c:	tbnz	w8, #0, 46af8c <readlinkat@plt+0x6805c>
  46af50:	ldr	w8, [sp, #9936]
  46af54:	mov	w9, wzr
  46af58:	mul	w8, w9, w8
  46af5c:	ldr	x10, [sp, #9896]
  46af60:	add	x10, x10, w8, sxtw
  46af64:	mov	x11, xzr
  46af68:	mul	x10, x11, x10
  46af6c:	add	x10, x10, #0x1
  46af70:	lsl	x10, x10, #62
  46af74:	subs	x10, x10, #0x1
  46af78:	mov	x11, #0x2                   	// #2
  46af7c:	mul	x10, x10, x11
  46af80:	add	x10, x10, #0x1
  46af84:	str	x10, [sp, #256]
  46af88:	b	46afb0 <readlinkat@plt+0x68080>
  46af8c:	ldr	w8, [sp, #9936]
  46af90:	mov	w9, wzr
  46af94:	mul	w8, w9, w8
  46af98:	ldr	x10, [sp, #9896]
  46af9c:	add	x10, x10, w8, sxtw
  46afa0:	mov	x11, xzr
  46afa4:	mul	x10, x11, x10
  46afa8:	subs	x10, x10, #0x1
  46afac:	str	x10, [sp, #256]
  46afb0:	ldr	x8, [sp, #256]
  46afb4:	ldrsw	x9, [sp, #9936]
  46afb8:	subs	x8, x8, x9
  46afbc:	ldr	x9, [sp, #9896]
  46afc0:	cmp	x8, x9
  46afc4:	b.lt	46b090 <readlinkat@plt+0x68160>  // b.tstop
  46afc8:	b	46b03c <readlinkat@plt+0x6810c>
  46afcc:	ldr	x8, [sp, #9896]
  46afd0:	cmp	x8, #0x0
  46afd4:	cset	w9, ge  // ge = tcont
  46afd8:	tbnz	w9, #0, 46aff8 <readlinkat@plt+0x680c8>
  46afdc:	ldrsw	x8, [sp, #9936]
  46afe0:	ldr	x9, [sp, #9896]
  46afe4:	ldrsw	x10, [sp, #9936]
  46afe8:	add	x9, x9, x10
  46afec:	cmp	x8, x9
  46aff0:	b.le	46b090 <readlinkat@plt+0x68160>
  46aff4:	b	46b03c <readlinkat@plt+0x6810c>
  46aff8:	ldr	w8, [sp, #9936]
  46affc:	cmp	w8, #0x0
  46b000:	cset	w8, ge  // ge = tcont
  46b004:	tbnz	w8, #0, 46b024 <readlinkat@plt+0x680f4>
  46b008:	ldr	x8, [sp, #9896]
  46b00c:	ldr	x9, [sp, #9896]
  46b010:	ldrsw	x10, [sp, #9936]
  46b014:	add	x9, x9, x10
  46b018:	cmp	x8, x9
  46b01c:	b.le	46b090 <readlinkat@plt+0x68160>
  46b020:	b	46b03c <readlinkat@plt+0x6810c>
  46b024:	ldr	x8, [sp, #9896]
  46b028:	ldrsw	x9, [sp, #9936]
  46b02c:	add	x8, x8, x9
  46b030:	ldrsw	x9, [sp, #9936]
  46b034:	cmp	x8, x9
  46b038:	b.lt	46b090 <readlinkat@plt+0x68160>  // b.tstop
  46b03c:	ldr	x8, [sp, #9896]
  46b040:	ldrsw	x9, [sp, #9936]
  46b044:	add	x8, x8, x9
  46b048:	mov	x9, xzr
  46b04c:	mul	x8, x9, x8
  46b050:	subs	x8, x8, #0x1
  46b054:	cmp	x8, #0x0
  46b058:	cset	w10, ge  // ge = tcont
  46b05c:	tbnz	w10, #0, 46b078 <readlinkat@plt+0x68148>
  46b060:	ldr	x8, [sp, #9896]
  46b064:	ldrsw	x9, [sp, #9936]
  46b068:	add	x8, x8, x9
  46b06c:	mov	x9, #0xffffffffffffff80    	// #-128
  46b070:	cmp	x8, x9
  46b074:	b.lt	46b090 <readlinkat@plt+0x68160>  // b.tstop
  46b078:	ldr	x8, [sp, #9896]
  46b07c:	ldrsw	x9, [sp, #9936]
  46b080:	add	x8, x8, x9
  46b084:	mov	x9, #0x7f                  	// #127
  46b088:	cmp	x9, x8
  46b08c:	b.ge	46b0b8 <readlinkat@plt+0x68188>  // b.tcont
  46b090:	ldr	x8, [sp, #9896]
  46b094:	ldr	w9, [sp, #9936]
  46b098:	add	w8, w8, w9
  46b09c:	mov	w0, w8
  46b0a0:	lsl	x10, x0, #56
  46b0a4:	asr	x10, x10, #56
  46b0a8:	str	x10, [sp, #9888]
  46b0ac:	ldr	w8, [sp, #9664]
  46b0b0:	tbnz	w8, #0, 46ca88 <readlinkat@plt+0x69b58>
  46b0b4:	b	46ca78 <readlinkat@plt+0x69b48>
  46b0b8:	ldr	x8, [sp, #9896]
  46b0bc:	ldr	w9, [sp, #9936]
  46b0c0:	add	w8, w8, w9
  46b0c4:	mov	w0, w8
  46b0c8:	lsl	x10, x0, #56
  46b0cc:	asr	x10, x10, #56
  46b0d0:	str	x10, [sp, #9888]
  46b0d4:	ldr	w8, [sp, #9668]
  46b0d8:	tbnz	w8, #0, 46ca88 <readlinkat@plt+0x69b58>
  46b0dc:	b	46ca78 <readlinkat@plt+0x69b48>
  46b0e0:	ldr	w8, [sp, #9668]
  46b0e4:	tbnz	w8, #0, 46b0ec <readlinkat@plt+0x681bc>
  46b0e8:	b	46b85c <readlinkat@plt+0x6892c>
  46b0ec:	ldr	w8, [sp, #9668]
  46b0f0:	tbnz	w8, #0, 46b0f8 <readlinkat@plt+0x681c8>
  46b0f4:	b	46b53c <readlinkat@plt+0x6860c>
  46b0f8:	ldr	w8, [sp, #9936]
  46b0fc:	lsl	w8, w8, #16
  46b100:	mov	x9, #0x10                  	// #16
  46b104:	asr	w8, w8, w9
  46b108:	mov	w9, wzr
  46b10c:	mul	w8, w9, w8
  46b110:	ldr	x10, [sp, #9896]
  46b114:	lsl	w10, w10, #16
  46b118:	add	w8, w8, w10, asr #16
  46b11c:	mul	w8, w9, w8
  46b120:	subs	w8, w8, #0x1
  46b124:	cmp	w8, #0x0
  46b128:	cset	w8, ge  // ge = tcont
  46b12c:	tbnz	w8, #0, 46b17c <readlinkat@plt+0x6824c>
  46b130:	ldr	w8, [sp, #9936]
  46b134:	lsl	w8, w8, #16
  46b138:	mov	x9, #0x10                  	// #16
  46b13c:	asr	w8, w8, w9
  46b140:	mov	w9, wzr
  46b144:	mul	w8, w9, w8
  46b148:	ldr	x10, [sp, #9896]
  46b14c:	lsl	w10, w10, #16
  46b150:	add	w8, w8, w10, asr #16
  46b154:	mul	w8, w9, w8
  46b158:	add	w8, w8, #0x1
  46b15c:	lsl	w8, w8, #30
  46b160:	subs	w8, w8, #0x1
  46b164:	mov	w9, #0x2                   	// #2
  46b168:	mul	w8, w8, w9
  46b16c:	add	w8, w8, #0x1
  46b170:	mvn	w8, w8
  46b174:	str	w8, [sp, #252]
  46b178:	b	46b1ac <readlinkat@plt+0x6827c>
  46b17c:	ldr	w8, [sp, #9936]
  46b180:	lsl	w8, w8, #16
  46b184:	mov	x9, #0x10                  	// #16
  46b188:	asr	w8, w8, w9
  46b18c:	mov	w9, wzr
  46b190:	mul	w8, w9, w8
  46b194:	ldr	x10, [sp, #9896]
  46b198:	lsl	w10, w10, #16
  46b19c:	add	w8, w8, w10, asr #16
  46b1a0:	mul	w8, w9, w8
  46b1a4:	add	w8, w8, #0x0
  46b1a8:	str	w8, [sp, #252]
  46b1ac:	ldr	w8, [sp, #252]
  46b1b0:	cmp	w8, #0x0
  46b1b4:	cset	w8, ge  // ge = tcont
  46b1b8:	tbnz	w8, #0, 46b394 <readlinkat@plt+0x68464>
  46b1bc:	ldr	w8, [sp, #9936]
  46b1c0:	lsl	w8, w8, #16
  46b1c4:	asr	w8, w8, #16
  46b1c8:	cmp	w8, #0x0
  46b1cc:	cset	w8, ge  // ge = tcont
  46b1d0:	tbnz	w8, #0, 46b2bc <readlinkat@plt+0x6838c>
  46b1d4:	ldr	x8, [sp, #9896]
  46b1d8:	lsl	w8, w8, #16
  46b1dc:	mov	x9, #0x10                  	// #16
  46b1e0:	mov	x0, x9
  46b1e4:	asr	w8, w8, w0
  46b1e8:	ldr	w10, [sp, #9936]
  46b1ec:	lsl	w10, w10, #16
  46b1f0:	asr	w9, w10, w9
  46b1f4:	mov	w10, wzr
  46b1f8:	mul	w9, w10, w9
  46b1fc:	ldr	x11, [sp, #9896]
  46b200:	lsl	w11, w11, #16
  46b204:	add	w9, w9, w11, asr #16
  46b208:	mul	w9, w10, w9
  46b20c:	subs	w9, w9, #0x1
  46b210:	cmp	w9, #0x0
  46b214:	cset	w9, ge  // ge = tcont
  46b218:	str	w8, [sp, #248]
  46b21c:	tbnz	w9, #0, 46b26c <readlinkat@plt+0x6833c>
  46b220:	ldr	w8, [sp, #9936]
  46b224:	lsl	w8, w8, #16
  46b228:	mov	x9, #0x10                  	// #16
  46b22c:	asr	w8, w8, w9
  46b230:	mov	w9, wzr
  46b234:	mul	w8, w9, w8
  46b238:	ldr	x10, [sp, #9896]
  46b23c:	lsl	w10, w10, #16
  46b240:	add	w8, w8, w10, asr #16
  46b244:	mul	w8, w9, w8
  46b248:	add	w8, w8, #0x1
  46b24c:	lsl	w8, w8, #30
  46b250:	subs	w8, w8, #0x1
  46b254:	mov	w9, #0x2                   	// #2
  46b258:	mul	w8, w8, w9
  46b25c:	add	w8, w8, #0x1
  46b260:	mvn	w8, w8
  46b264:	str	w8, [sp, #244]
  46b268:	b	46b29c <readlinkat@plt+0x6836c>
  46b26c:	ldr	w8, [sp, #9936]
  46b270:	lsl	w8, w8, #16
  46b274:	mov	x9, #0x10                  	// #16
  46b278:	asr	w8, w8, w9
  46b27c:	mov	w9, wzr
  46b280:	mul	w8, w9, w8
  46b284:	ldr	x10, [sp, #9896]
  46b288:	lsl	w10, w10, #16
  46b28c:	add	w8, w8, w10, asr #16
  46b290:	mul	w8, w9, w8
  46b294:	add	w8, w8, #0x0
  46b298:	str	w8, [sp, #244]
  46b29c:	ldr	w8, [sp, #244]
  46b2a0:	ldr	w9, [sp, #9936]
  46b2a4:	lsl	w9, w9, #16
  46b2a8:	subs	w8, w8, w9, asr #16
  46b2ac:	ldr	w9, [sp, #248]
  46b2b0:	cmp	w9, w8
  46b2b4:	b.lt	46b4d4 <readlinkat@plt+0x685a4>  // b.tstop
  46b2b8:	b	46b45c <readlinkat@plt+0x6852c>
  46b2bc:	ldr	w8, [sp, #9936]
  46b2c0:	lsl	w8, w8, #16
  46b2c4:	mov	x9, #0x10                  	// #16
  46b2c8:	asr	w8, w8, w9
  46b2cc:	mov	w9, wzr
  46b2d0:	mul	w8, w9, w8
  46b2d4:	ldr	x10, [sp, #9896]
  46b2d8:	lsl	w10, w10, #16
  46b2dc:	add	w8, w8, w10, asr #16
  46b2e0:	mul	w8, w9, w8
  46b2e4:	subs	w8, w8, #0x1
  46b2e8:	cmp	w8, #0x0
  46b2ec:	cset	w8, ge  // ge = tcont
  46b2f0:	tbnz	w8, #0, 46b33c <readlinkat@plt+0x6840c>
  46b2f4:	ldr	w8, [sp, #9936]
  46b2f8:	lsl	w8, w8, #16
  46b2fc:	mov	x9, #0x10                  	// #16
  46b300:	asr	w8, w8, w9
  46b304:	mov	w9, wzr
  46b308:	mul	w8, w9, w8
  46b30c:	ldr	x10, [sp, #9896]
  46b310:	lsl	w10, w10, #16
  46b314:	add	w8, w8, w10, asr #16
  46b318:	mul	w8, w9, w8
  46b31c:	add	w8, w8, #0x1
  46b320:	lsl	w8, w8, #30
  46b324:	subs	w8, w8, #0x1
  46b328:	mov	w9, #0x2                   	// #2
  46b32c:	mul	w8, w8, w9
  46b330:	add	w8, w8, #0x1
  46b334:	str	w8, [sp, #240]
  46b338:	b	46b36c <readlinkat@plt+0x6843c>
  46b33c:	ldr	w8, [sp, #9936]
  46b340:	lsl	w8, w8, #16
  46b344:	mov	x9, #0x10                  	// #16
  46b348:	asr	w8, w8, w9
  46b34c:	mov	w9, wzr
  46b350:	mul	w8, w9, w8
  46b354:	ldr	x10, [sp, #9896]
  46b358:	lsl	w10, w10, #16
  46b35c:	add	w8, w8, w10, asr #16
  46b360:	mul	w8, w9, w8
  46b364:	subs	w8, w8, #0x1
  46b368:	str	w8, [sp, #240]
  46b36c:	ldr	w8, [sp, #240]
  46b370:	ldr	w9, [sp, #9936]
  46b374:	lsl	w9, w9, #16
  46b378:	subs	w8, w8, w9, asr #16
  46b37c:	ldr	x10, [sp, #9896]
  46b380:	lsl	w9, w10, #16
  46b384:	asr	w9, w9, #16
  46b388:	cmp	w8, w9
  46b38c:	b.lt	46b4d4 <readlinkat@plt+0x685a4>  // b.tstop
  46b390:	b	46b45c <readlinkat@plt+0x6852c>
  46b394:	ldr	x8, [sp, #9896]
  46b398:	lsl	w8, w8, #16
  46b39c:	asr	w8, w8, #16
  46b3a0:	cmp	w8, #0x0
  46b3a4:	cset	w8, ge  // ge = tcont
  46b3a8:	tbnz	w8, #0, 46b3e0 <readlinkat@plt+0x684b0>
  46b3ac:	ldr	w8, [sp, #9936]
  46b3b0:	lsl	w8, w8, #16
  46b3b4:	mov	x9, #0x10                  	// #16
  46b3b8:	asr	w8, w8, w9
  46b3bc:	ldr	x10, [sp, #9896]
  46b3c0:	lsl	w9, w10, #16
  46b3c4:	ldr	w10, [sp, #9936]
  46b3c8:	lsl	w10, w10, #16
  46b3cc:	asr	w10, w10, #16
  46b3d0:	add	w9, w10, w9, asr #16
  46b3d4:	cmp	w8, w9
  46b3d8:	b.le	46b4d4 <readlinkat@plt+0x685a4>
  46b3dc:	b	46b45c <readlinkat@plt+0x6852c>
  46b3e0:	ldr	w8, [sp, #9936]
  46b3e4:	lsl	w8, w8, #16
  46b3e8:	asr	w8, w8, #16
  46b3ec:	cmp	w8, #0x0
  46b3f0:	cset	w8, ge  // ge = tcont
  46b3f4:	tbnz	w8, #0, 46b42c <readlinkat@plt+0x684fc>
  46b3f8:	ldr	x8, [sp, #9896]
  46b3fc:	lsl	w8, w8, #16
  46b400:	mov	x9, #0x10                  	// #16
  46b404:	asr	w8, w8, w9
  46b408:	ldr	x10, [sp, #9896]
  46b40c:	lsl	w9, w10, #16
  46b410:	ldr	w10, [sp, #9936]
  46b414:	lsl	w10, w10, #16
  46b418:	asr	w10, w10, #16
  46b41c:	add	w9, w10, w9, asr #16
  46b420:	cmp	w8, w9
  46b424:	b.le	46b4d4 <readlinkat@plt+0x685a4>
  46b428:	b	46b45c <readlinkat@plt+0x6852c>
  46b42c:	ldr	x8, [sp, #9896]
  46b430:	lsl	w8, w8, #16
  46b434:	mov	x9, #0x10                  	// #16
  46b438:	ldr	w10, [sp, #9936]
  46b43c:	lsl	w10, w10, #16
  46b440:	asr	w9, w10, w9
  46b444:	add	w8, w9, w8, asr #16
  46b448:	ldr	w9, [sp, #9936]
  46b44c:	lsl	w9, w9, #16
  46b450:	asr	w9, w9, #16
  46b454:	cmp	w8, w9
  46b458:	b.lt	46b4d4 <readlinkat@plt+0x685a4>  // b.tstop
  46b45c:	ldr	x8, [sp, #9896]
  46b460:	lsl	w8, w8, #16
  46b464:	ldr	w9, [sp, #9936]
  46b468:	lsl	w9, w9, #16
  46b46c:	asr	w9, w9, #16
  46b470:	add	w8, w9, w8, asr #16
  46b474:	mov	w9, wzr
  46b478:	mul	w8, w9, w8
  46b47c:	subs	w8, w8, #0x1
  46b480:	cmp	w8, #0x0
  46b484:	cset	w8, ge  // ge = tcont
  46b488:	tbnz	w8, #0, 46b4b0 <readlinkat@plt+0x68580>
  46b48c:	ldr	x8, [sp, #9896]
  46b490:	lsl	w8, w8, #16
  46b494:	ldr	w9, [sp, #9936]
  46b498:	lsl	w9, w9, #16
  46b49c:	asr	w9, w9, #16
  46b4a0:	add	w8, w9, w8, asr #16
  46b4a4:	mov	w9, #0xffff8000            	// #-32768
  46b4a8:	cmp	w8, w9
  46b4ac:	b.lt	46b4d4 <readlinkat@plt+0x685a4>  // b.tstop
  46b4b0:	ldr	x8, [sp, #9896]
  46b4b4:	lsl	w8, w8, #16
  46b4b8:	ldr	w9, [sp, #9936]
  46b4bc:	lsl	w9, w9, #16
  46b4c0:	asr	w9, w9, #16
  46b4c4:	add	w8, w9, w8, asr #16
  46b4c8:	mov	w9, #0x7fff                	// #32767
  46b4cc:	cmp	w9, w8
  46b4d0:	b.ge	46b508 <readlinkat@plt+0x685d8>  // b.tcont
  46b4d4:	ldr	x8, [sp, #9896]
  46b4d8:	lsl	w8, w8, #16
  46b4dc:	ldr	w9, [sp, #9936]
  46b4e0:	lsl	w9, w9, #16
  46b4e4:	asr	w9, w9, #16
  46b4e8:	add	w8, w9, w8, asr #16
  46b4ec:	mov	w0, w8
  46b4f0:	lsl	x10, x0, #48
  46b4f4:	asr	x10, x10, #48
  46b4f8:	str	x10, [sp, #9888]
  46b4fc:	ldr	w8, [sp, #9664]
  46b500:	tbnz	w8, #0, 46ca88 <readlinkat@plt+0x69b58>
  46b504:	b	46ca78 <readlinkat@plt+0x69b48>
  46b508:	ldr	x8, [sp, #9896]
  46b50c:	lsl	w8, w8, #16
  46b510:	ldr	w9, [sp, #9936]
  46b514:	lsl	w9, w9, #16
  46b518:	asr	w9, w9, #16
  46b51c:	add	w8, w9, w8, asr #16
  46b520:	mov	w0, w8
  46b524:	lsl	x10, x0, #48
  46b528:	asr	x10, x10, #48
  46b52c:	str	x10, [sp, #9888]
  46b530:	ldr	w8, [sp, #9668]
  46b534:	tbnz	w8, #0, 46ca88 <readlinkat@plt+0x69b58>
  46b538:	b	46ca78 <readlinkat@plt+0x69b48>
  46b53c:	ldr	w8, [sp, #9936]
  46b540:	mov	w9, wzr
  46b544:	mul	w8, w9, w8
  46b548:	ldr	x10, [sp, #9896]
  46b54c:	add	x10, x10, w8, sxtw
  46b550:	mov	x11, xzr
  46b554:	mul	x10, x11, x10
  46b558:	subs	x10, x10, #0x1
  46b55c:	cmp	x10, #0x0
  46b560:	cset	w8, ge  // ge = tcont
  46b564:	tbnz	w8, #0, 46b5a8 <readlinkat@plt+0x68678>
  46b568:	ldr	w8, [sp, #9936]
  46b56c:	mov	w9, wzr
  46b570:	mul	w8, w9, w8
  46b574:	ldr	x10, [sp, #9896]
  46b578:	add	x10, x10, w8, sxtw
  46b57c:	mov	x11, xzr
  46b580:	mul	x10, x11, x10
  46b584:	add	x10, x10, #0x1
  46b588:	lsl	x10, x10, #62
  46b58c:	subs	x10, x10, #0x1
  46b590:	mov	x11, #0x2                   	// #2
  46b594:	mul	x10, x10, x11
  46b598:	add	x10, x10, #0x1
  46b59c:	mvn	x10, x10
  46b5a0:	str	x10, [sp, #232]
  46b5a4:	b	46b5cc <readlinkat@plt+0x6869c>
  46b5a8:	ldr	w8, [sp, #9936]
  46b5ac:	mov	w9, wzr
  46b5b0:	mul	w8, w9, w8
  46b5b4:	ldr	x10, [sp, #9896]
  46b5b8:	add	x10, x10, w8, sxtw
  46b5bc:	mov	x11, xzr
  46b5c0:	mul	x10, x11, x10
  46b5c4:	add	x10, x10, #0x0
  46b5c8:	str	x10, [sp, #232]
  46b5cc:	ldr	x8, [sp, #232]
  46b5d0:	cmp	x8, #0x0
  46b5d4:	cset	w9, ge  // ge = tcont
  46b5d8:	tbnz	w9, #0, 46b748 <readlinkat@plt+0x68818>
  46b5dc:	ldr	w8, [sp, #9936]
  46b5e0:	cmp	w8, #0x0
  46b5e4:	cset	w8, ge  // ge = tcont
  46b5e8:	tbnz	w8, #0, 46b6a0 <readlinkat@plt+0x68770>
  46b5ec:	ldr	x8, [sp, #9896]
  46b5f0:	ldr	w9, [sp, #9936]
  46b5f4:	mov	w10, wzr
  46b5f8:	mul	w9, w10, w9
  46b5fc:	ldr	x11, [sp, #9896]
  46b600:	add	x11, x11, w9, sxtw
  46b604:	mov	x12, xzr
  46b608:	mul	x11, x12, x11
  46b60c:	subs	x11, x11, #0x1
  46b610:	cmp	x11, #0x0
  46b614:	cset	w9, ge  // ge = tcont
  46b618:	str	x8, [sp, #224]
  46b61c:	tbnz	w9, #0, 46b660 <readlinkat@plt+0x68730>
  46b620:	ldr	w8, [sp, #9936]
  46b624:	mov	w9, wzr
  46b628:	mul	w8, w9, w8
  46b62c:	ldr	x10, [sp, #9896]
  46b630:	add	x10, x10, w8, sxtw
  46b634:	mov	x11, xzr
  46b638:	mul	x10, x11, x10
  46b63c:	add	x10, x10, #0x1
  46b640:	lsl	x10, x10, #62
  46b644:	subs	x10, x10, #0x1
  46b648:	mov	x11, #0x2                   	// #2
  46b64c:	mul	x10, x10, x11
  46b650:	add	x10, x10, #0x1
  46b654:	mvn	x10, x10
  46b658:	str	x10, [sp, #216]
  46b65c:	b	46b684 <readlinkat@plt+0x68754>
  46b660:	ldr	w8, [sp, #9936]
  46b664:	mov	w9, wzr
  46b668:	mul	w8, w9, w8
  46b66c:	ldr	x10, [sp, #9896]
  46b670:	add	x10, x10, w8, sxtw
  46b674:	mov	x11, xzr
  46b678:	mul	x10, x11, x10
  46b67c:	add	x10, x10, #0x0
  46b680:	str	x10, [sp, #216]
  46b684:	ldr	x8, [sp, #216]
  46b688:	ldrsw	x9, [sp, #9936]
  46b68c:	subs	x8, x8, x9
  46b690:	ldr	x9, [sp, #224]
  46b694:	cmp	x9, x8
  46b698:	b.lt	46b80c <readlinkat@plt+0x688dc>  // b.tstop
  46b69c:	b	46b7b8 <readlinkat@plt+0x68888>
  46b6a0:	ldr	w8, [sp, #9936]
  46b6a4:	mov	w9, wzr
  46b6a8:	mul	w8, w9, w8
  46b6ac:	ldr	x10, [sp, #9896]
  46b6b0:	add	x10, x10, w8, sxtw
  46b6b4:	mov	x11, xzr
  46b6b8:	mul	x10, x11, x10
  46b6bc:	subs	x10, x10, #0x1
  46b6c0:	cmp	x10, #0x0
  46b6c4:	cset	w8, ge  // ge = tcont
  46b6c8:	tbnz	w8, #0, 46b708 <readlinkat@plt+0x687d8>
  46b6cc:	ldr	w8, [sp, #9936]
  46b6d0:	mov	w9, wzr
  46b6d4:	mul	w8, w9, w8
  46b6d8:	ldr	x10, [sp, #9896]
  46b6dc:	add	x10, x10, w8, sxtw
  46b6e0:	mov	x11, xzr
  46b6e4:	mul	x10, x11, x10
  46b6e8:	add	x10, x10, #0x1
  46b6ec:	lsl	x10, x10, #62
  46b6f0:	subs	x10, x10, #0x1
  46b6f4:	mov	x11, #0x2                   	// #2
  46b6f8:	mul	x10, x10, x11
  46b6fc:	add	x10, x10, #0x1
  46b700:	str	x10, [sp, #208]
  46b704:	b	46b72c <readlinkat@plt+0x687fc>
  46b708:	ldr	w8, [sp, #9936]
  46b70c:	mov	w9, wzr
  46b710:	mul	w8, w9, w8
  46b714:	ldr	x10, [sp, #9896]
  46b718:	add	x10, x10, w8, sxtw
  46b71c:	mov	x11, xzr
  46b720:	mul	x10, x11, x10
  46b724:	subs	x10, x10, #0x1
  46b728:	str	x10, [sp, #208]
  46b72c:	ldr	x8, [sp, #208]
  46b730:	ldrsw	x9, [sp, #9936]
  46b734:	subs	x8, x8, x9
  46b738:	ldr	x9, [sp, #9896]
  46b73c:	cmp	x8, x9
  46b740:	b.lt	46b80c <readlinkat@plt+0x688dc>  // b.tstop
  46b744:	b	46b7b8 <readlinkat@plt+0x68888>
  46b748:	ldr	x8, [sp, #9896]
  46b74c:	cmp	x8, #0x0
  46b750:	cset	w9, ge  // ge = tcont
  46b754:	tbnz	w9, #0, 46b774 <readlinkat@plt+0x68844>
  46b758:	ldrsw	x8, [sp, #9936]
  46b75c:	ldr	x9, [sp, #9896]
  46b760:	ldrsw	x10, [sp, #9936]
  46b764:	add	x9, x9, x10
  46b768:	cmp	x8, x9
  46b76c:	b.le	46b80c <readlinkat@plt+0x688dc>
  46b770:	b	46b7b8 <readlinkat@plt+0x68888>
  46b774:	ldr	w8, [sp, #9936]
  46b778:	cmp	w8, #0x0
  46b77c:	cset	w8, ge  // ge = tcont
  46b780:	tbnz	w8, #0, 46b7a0 <readlinkat@plt+0x68870>
  46b784:	ldr	x8, [sp, #9896]
  46b788:	ldr	x9, [sp, #9896]
  46b78c:	ldrsw	x10, [sp, #9936]
  46b790:	add	x9, x9, x10
  46b794:	cmp	x8, x9
  46b798:	b.le	46b80c <readlinkat@plt+0x688dc>
  46b79c:	b	46b7b8 <readlinkat@plt+0x68888>
  46b7a0:	ldr	x8, [sp, #9896]
  46b7a4:	ldrsw	x9, [sp, #9936]
  46b7a8:	add	x8, x8, x9
  46b7ac:	ldrsw	x9, [sp, #9936]
  46b7b0:	cmp	x8, x9
  46b7b4:	b.lt	46b80c <readlinkat@plt+0x688dc>  // b.tstop
  46b7b8:	ldr	x8, [sp, #9896]
  46b7bc:	ldrsw	x9, [sp, #9936]
  46b7c0:	add	x8, x8, x9
  46b7c4:	mov	x9, xzr
  46b7c8:	mul	x8, x9, x8
  46b7cc:	subs	x8, x8, #0x1
  46b7d0:	cmp	x8, #0x0
  46b7d4:	cset	w10, ge  // ge = tcont
  46b7d8:	tbnz	w10, #0, 46b7f4 <readlinkat@plt+0x688c4>
  46b7dc:	ldr	x8, [sp, #9896]
  46b7e0:	ldrsw	x9, [sp, #9936]
  46b7e4:	add	x8, x8, x9
  46b7e8:	mov	x9, #0xffffffffffff8000    	// #-32768
  46b7ec:	cmp	x8, x9
  46b7f0:	b.lt	46b80c <readlinkat@plt+0x688dc>  // b.tstop
  46b7f4:	ldr	x8, [sp, #9896]
  46b7f8:	ldrsw	x9, [sp, #9936]
  46b7fc:	add	x8, x8, x9
  46b800:	mov	x9, #0x7fff                	// #32767
  46b804:	cmp	x9, x8
  46b808:	b.ge	46b834 <readlinkat@plt+0x68904>  // b.tcont
  46b80c:	ldr	x8, [sp, #9896]
  46b810:	ldr	w9, [sp, #9936]
  46b814:	add	w8, w8, w9
  46b818:	mov	w0, w8
  46b81c:	lsl	x10, x0, #48
  46b820:	asr	x10, x10, #48
  46b824:	str	x10, [sp, #9888]
  46b828:	ldr	w8, [sp, #9664]
  46b82c:	tbnz	w8, #0, 46ca88 <readlinkat@plt+0x69b58>
  46b830:	b	46ca78 <readlinkat@plt+0x69b48>
  46b834:	ldr	x8, [sp, #9896]
  46b838:	ldr	w9, [sp, #9936]
  46b83c:	add	w8, w8, w9
  46b840:	mov	w0, w8
  46b844:	lsl	x10, x0, #48
  46b848:	asr	x10, x10, #48
  46b84c:	str	x10, [sp, #9888]
  46b850:	ldr	w8, [sp, #9668]
  46b854:	tbnz	w8, #0, 46ca88 <readlinkat@plt+0x69b58>
  46b858:	b	46ca78 <readlinkat@plt+0x69b48>
  46b85c:	ldr	w8, [sp, #9668]
  46b860:	tbnz	w8, #0, 46b868 <readlinkat@plt+0x68938>
  46b864:	b	46be80 <readlinkat@plt+0x68f50>
  46b868:	ldr	w8, [sp, #9668]
  46b86c:	tbnz	w8, #0, 46b874 <readlinkat@plt+0x68944>
  46b870:	b	46bb68 <readlinkat@plt+0x68c38>
  46b874:	ldr	w8, [sp, #9936]
  46b878:	mov	w9, wzr
  46b87c:	mul	w8, w9, w8
  46b880:	ldr	x10, [sp, #9896]
  46b884:	add	w8, w8, w10
  46b888:	mul	w8, w9, w8
  46b88c:	subs	w8, w8, #0x1
  46b890:	cmp	w8, #0x0
  46b894:	cset	w8, ge  // ge = tcont
  46b898:	tbnz	w8, #0, 46b8d8 <readlinkat@plt+0x689a8>
  46b89c:	ldr	w8, [sp, #9936]
  46b8a0:	mov	w9, wzr
  46b8a4:	mul	w8, w9, w8
  46b8a8:	ldr	x10, [sp, #9896]
  46b8ac:	add	w8, w8, w10
  46b8b0:	mul	w8, w9, w8
  46b8b4:	add	w8, w8, #0x1
  46b8b8:	lsl	w8, w8, #30
  46b8bc:	subs	w8, w8, #0x1
  46b8c0:	mov	w9, #0x2                   	// #2
  46b8c4:	mul	w8, w8, w9
  46b8c8:	add	w8, w8, #0x1
  46b8cc:	mvn	w8, w8
  46b8d0:	str	w8, [sp, #204]
  46b8d4:	b	46b8f8 <readlinkat@plt+0x689c8>
  46b8d8:	ldr	w8, [sp, #9936]
  46b8dc:	mov	w9, wzr
  46b8e0:	mul	w8, w9, w8
  46b8e4:	ldr	x10, [sp, #9896]
  46b8e8:	add	w8, w8, w10
  46b8ec:	mul	w8, w9, w8
  46b8f0:	add	w8, w8, #0x0
  46b8f4:	str	w8, [sp, #204]
  46b8f8:	ldr	w8, [sp, #204]
  46b8fc:	cmp	w8, #0x0
  46b900:	cset	w8, ge  // ge = tcont
  46b904:	tbnz	w8, #0, 46ba5c <readlinkat@plt+0x68b2c>
  46b908:	ldr	w8, [sp, #9936]
  46b90c:	cmp	w8, #0x0
  46b910:	cset	w8, ge  // ge = tcont
  46b914:	tbnz	w8, #0, 46b9c0 <readlinkat@plt+0x68a90>
  46b918:	ldr	x8, [sp, #9896]
  46b91c:	ldr	w9, [sp, #9936]
  46b920:	mov	w10, wzr
  46b924:	mul	w9, w10, w9
  46b928:	ldr	x11, [sp, #9896]
  46b92c:	add	w9, w9, w11
  46b930:	mul	w9, w10, w9
  46b934:	subs	w9, w9, #0x1
  46b938:	cmp	w9, #0x0
  46b93c:	cset	w9, ge  // ge = tcont
  46b940:	str	w8, [sp, #200]
  46b944:	tbnz	w9, #0, 46b984 <readlinkat@plt+0x68a54>
  46b948:	ldr	w8, [sp, #9936]
  46b94c:	mov	w9, wzr
  46b950:	mul	w8, w9, w8
  46b954:	ldr	x10, [sp, #9896]
  46b958:	add	w8, w8, w10
  46b95c:	mul	w8, w9, w8
  46b960:	add	w8, w8, #0x1
  46b964:	lsl	w8, w8, #30
  46b968:	subs	w8, w8, #0x1
  46b96c:	mov	w9, #0x2                   	// #2
  46b970:	mul	w8, w8, w9
  46b974:	add	w8, w8, #0x1
  46b978:	mvn	w8, w8
  46b97c:	str	w8, [sp, #196]
  46b980:	b	46b9a4 <readlinkat@plt+0x68a74>
  46b984:	ldr	w8, [sp, #9936]
  46b988:	mov	w9, wzr
  46b98c:	mul	w8, w9, w8
  46b990:	ldr	x10, [sp, #9896]
  46b994:	add	w8, w8, w10
  46b998:	mul	w8, w9, w8
  46b99c:	add	w8, w8, #0x0
  46b9a0:	str	w8, [sp, #196]
  46b9a4:	ldr	w8, [sp, #196]
  46b9a8:	ldr	w9, [sp, #9936]
  46b9ac:	subs	w8, w8, w9
  46b9b0:	ldr	w9, [sp, #200]
  46b9b4:	cmp	w9, w8
  46b9b8:	b.lt	46bb20 <readlinkat@plt+0x68bf0>  // b.tstop
  46b9bc:	b	46bacc <readlinkat@plt+0x68b9c>
  46b9c0:	ldr	w8, [sp, #9936]
  46b9c4:	mov	w9, wzr
  46b9c8:	mul	w8, w9, w8
  46b9cc:	ldr	x10, [sp, #9896]
  46b9d0:	add	w8, w8, w10
  46b9d4:	mul	w8, w9, w8
  46b9d8:	subs	w8, w8, #0x1
  46b9dc:	cmp	w8, #0x0
  46b9e0:	cset	w8, ge  // ge = tcont
  46b9e4:	tbnz	w8, #0, 46ba20 <readlinkat@plt+0x68af0>
  46b9e8:	ldr	w8, [sp, #9936]
  46b9ec:	mov	w9, wzr
  46b9f0:	mul	w8, w9, w8
  46b9f4:	ldr	x10, [sp, #9896]
  46b9f8:	add	w8, w8, w10
  46b9fc:	mul	w8, w9, w8
  46ba00:	add	w8, w8, #0x1
  46ba04:	lsl	w8, w8, #30
  46ba08:	subs	w8, w8, #0x1
  46ba0c:	mov	w9, #0x2                   	// #2
  46ba10:	mul	w8, w8, w9
  46ba14:	add	w8, w8, #0x1
  46ba18:	str	w8, [sp, #192]
  46ba1c:	b	46ba40 <readlinkat@plt+0x68b10>
  46ba20:	ldr	w8, [sp, #9936]
  46ba24:	mov	w9, wzr
  46ba28:	mul	w8, w9, w8
  46ba2c:	ldr	x10, [sp, #9896]
  46ba30:	add	w8, w8, w10
  46ba34:	mul	w8, w9, w8
  46ba38:	subs	w8, w8, #0x1
  46ba3c:	str	w8, [sp, #192]
  46ba40:	ldr	w8, [sp, #192]
  46ba44:	ldr	w9, [sp, #9936]
  46ba48:	subs	w8, w8, w9
  46ba4c:	ldr	x10, [sp, #9896]
  46ba50:	cmp	w8, w10
  46ba54:	b.lt	46bb20 <readlinkat@plt+0x68bf0>  // b.tstop
  46ba58:	b	46bacc <readlinkat@plt+0x68b9c>
  46ba5c:	ldr	x8, [sp, #9896]
  46ba60:	cmp	w8, #0x0
  46ba64:	cset	w8, ge  // ge = tcont
  46ba68:	tbnz	w8, #0, 46ba88 <readlinkat@plt+0x68b58>
  46ba6c:	ldr	w8, [sp, #9936]
  46ba70:	ldr	x9, [sp, #9896]
  46ba74:	ldr	w10, [sp, #9936]
  46ba78:	add	w9, w9, w10
  46ba7c:	cmp	w8, w9
  46ba80:	b.le	46bb20 <readlinkat@plt+0x68bf0>
  46ba84:	b	46bacc <readlinkat@plt+0x68b9c>
  46ba88:	ldr	w8, [sp, #9936]
  46ba8c:	cmp	w8, #0x0
  46ba90:	cset	w8, ge  // ge = tcont
  46ba94:	tbnz	w8, #0, 46bab4 <readlinkat@plt+0x68b84>
  46ba98:	ldr	x8, [sp, #9896]
  46ba9c:	ldr	x9, [sp, #9896]
  46baa0:	ldr	w10, [sp, #9936]
  46baa4:	add	w9, w9, w10
  46baa8:	cmp	w8, w9
  46baac:	b.le	46bb20 <readlinkat@plt+0x68bf0>
  46bab0:	b	46bacc <readlinkat@plt+0x68b9c>
  46bab4:	ldr	x8, [sp, #9896]
  46bab8:	ldr	w9, [sp, #9936]
  46babc:	add	w8, w8, w9
  46bac0:	ldr	w9, [sp, #9936]
  46bac4:	cmp	w8, w9
  46bac8:	b.lt	46bb20 <readlinkat@plt+0x68bf0>  // b.tstop
  46bacc:	ldr	x8, [sp, #9896]
  46bad0:	ldr	w9, [sp, #9936]
  46bad4:	add	w8, w8, w9
  46bad8:	mov	w9, wzr
  46badc:	mul	w8, w9, w8
  46bae0:	subs	w8, w8, #0x1
  46bae4:	cmp	w8, #0x0
  46bae8:	cset	w8, ge  // ge = tcont
  46baec:	tbnz	w8, #0, 46bb08 <readlinkat@plt+0x68bd8>
  46baf0:	ldr	x8, [sp, #9896]
  46baf4:	ldr	w9, [sp, #9936]
  46baf8:	add	w8, w8, w9
  46bafc:	mov	w9, #0x80000000            	// #-2147483648
  46bb00:	cmp	w8, w9
  46bb04:	b.lt	46bb20 <readlinkat@plt+0x68bf0>  // b.tstop
  46bb08:	ldr	x8, [sp, #9896]
  46bb0c:	ldr	w9, [sp, #9936]
  46bb10:	add	w8, w8, w9
  46bb14:	mov	w9, #0x7fffffff            	// #2147483647
  46bb18:	cmp	w9, w8
  46bb1c:	b.ge	46bb44 <readlinkat@plt+0x68c14>  // b.tcont
  46bb20:	ldr	x8, [sp, #9896]
  46bb24:	ldr	w9, [sp, #9936]
  46bb28:	add	w8, w8, w9
  46bb2c:	mov	w0, w8
  46bb30:	sxtw	x10, w0
  46bb34:	str	x10, [sp, #9888]
  46bb38:	ldr	w8, [sp, #9664]
  46bb3c:	tbnz	w8, #0, 46ca88 <readlinkat@plt+0x69b58>
  46bb40:	b	46ca78 <readlinkat@plt+0x69b48>
  46bb44:	ldr	x8, [sp, #9896]
  46bb48:	ldr	w9, [sp, #9936]
  46bb4c:	add	w8, w8, w9
  46bb50:	mov	w0, w8
  46bb54:	sxtw	x10, w0
  46bb58:	str	x10, [sp, #9888]
  46bb5c:	ldr	w8, [sp, #9668]
  46bb60:	tbnz	w8, #0, 46ca88 <readlinkat@plt+0x69b58>
  46bb64:	b	46ca78 <readlinkat@plt+0x69b48>
  46bb68:	ldr	w8, [sp, #9936]
  46bb6c:	mov	w9, wzr
  46bb70:	mul	w8, w9, w8
  46bb74:	ldr	x10, [sp, #9896]
  46bb78:	add	x10, x10, w8, sxtw
  46bb7c:	mov	x11, xzr
  46bb80:	mul	x10, x11, x10
  46bb84:	subs	x10, x10, #0x1
  46bb88:	cmp	x10, #0x0
  46bb8c:	cset	w8, ge  // ge = tcont
  46bb90:	tbnz	w8, #0, 46bbd4 <readlinkat@plt+0x68ca4>
  46bb94:	ldr	w8, [sp, #9936]
  46bb98:	mov	w9, wzr
  46bb9c:	mul	w8, w9, w8
  46bba0:	ldr	x10, [sp, #9896]
  46bba4:	add	x10, x10, w8, sxtw
  46bba8:	mov	x11, xzr
  46bbac:	mul	x10, x11, x10
  46bbb0:	add	x10, x10, #0x1
  46bbb4:	lsl	x10, x10, #62
  46bbb8:	subs	x10, x10, #0x1
  46bbbc:	mov	x11, #0x2                   	// #2
  46bbc0:	mul	x10, x10, x11
  46bbc4:	add	x10, x10, #0x1
  46bbc8:	mvn	x10, x10
  46bbcc:	str	x10, [sp, #184]
  46bbd0:	b	46bbf8 <readlinkat@plt+0x68cc8>
  46bbd4:	ldr	w8, [sp, #9936]
  46bbd8:	mov	w9, wzr
  46bbdc:	mul	w8, w9, w8
  46bbe0:	ldr	x10, [sp, #9896]
  46bbe4:	add	x10, x10, w8, sxtw
  46bbe8:	mov	x11, xzr
  46bbec:	mul	x10, x11, x10
  46bbf0:	add	x10, x10, #0x0
  46bbf4:	str	x10, [sp, #184]
  46bbf8:	ldr	x8, [sp, #184]
  46bbfc:	cmp	x8, #0x0
  46bc00:	cset	w9, ge  // ge = tcont
  46bc04:	tbnz	w9, #0, 46bd74 <readlinkat@plt+0x68e44>
  46bc08:	ldr	w8, [sp, #9936]
  46bc0c:	cmp	w8, #0x0
  46bc10:	cset	w8, ge  // ge = tcont
  46bc14:	tbnz	w8, #0, 46bccc <readlinkat@plt+0x68d9c>
  46bc18:	ldr	x8, [sp, #9896]
  46bc1c:	ldr	w9, [sp, #9936]
  46bc20:	mov	w10, wzr
  46bc24:	mul	w9, w10, w9
  46bc28:	ldr	x11, [sp, #9896]
  46bc2c:	add	x11, x11, w9, sxtw
  46bc30:	mov	x12, xzr
  46bc34:	mul	x11, x12, x11
  46bc38:	subs	x11, x11, #0x1
  46bc3c:	cmp	x11, #0x0
  46bc40:	cset	w9, ge  // ge = tcont
  46bc44:	str	x8, [sp, #176]
  46bc48:	tbnz	w9, #0, 46bc8c <readlinkat@plt+0x68d5c>
  46bc4c:	ldr	w8, [sp, #9936]
  46bc50:	mov	w9, wzr
  46bc54:	mul	w8, w9, w8
  46bc58:	ldr	x10, [sp, #9896]
  46bc5c:	add	x10, x10, w8, sxtw
  46bc60:	mov	x11, xzr
  46bc64:	mul	x10, x11, x10
  46bc68:	add	x10, x10, #0x1
  46bc6c:	lsl	x10, x10, #62
  46bc70:	subs	x10, x10, #0x1
  46bc74:	mov	x11, #0x2                   	// #2
  46bc78:	mul	x10, x10, x11
  46bc7c:	add	x10, x10, #0x1
  46bc80:	mvn	x10, x10
  46bc84:	str	x10, [sp, #168]
  46bc88:	b	46bcb0 <readlinkat@plt+0x68d80>
  46bc8c:	ldr	w8, [sp, #9936]
  46bc90:	mov	w9, wzr
  46bc94:	mul	w8, w9, w8
  46bc98:	ldr	x10, [sp, #9896]
  46bc9c:	add	x10, x10, w8, sxtw
  46bca0:	mov	x11, xzr
  46bca4:	mul	x10, x11, x10
  46bca8:	add	x10, x10, #0x0
  46bcac:	str	x10, [sp, #168]
  46bcb0:	ldr	x8, [sp, #168]
  46bcb4:	ldrsw	x9, [sp, #9936]
  46bcb8:	subs	x8, x8, x9
  46bcbc:	ldr	x9, [sp, #176]
  46bcc0:	cmp	x9, x8
  46bcc4:	b.lt	46be38 <readlinkat@plt+0x68f08>  // b.tstop
  46bcc8:	b	46bde4 <readlinkat@plt+0x68eb4>
  46bccc:	ldr	w8, [sp, #9936]
  46bcd0:	mov	w9, wzr
  46bcd4:	mul	w8, w9, w8
  46bcd8:	ldr	x10, [sp, #9896]
  46bcdc:	add	x10, x10, w8, sxtw
  46bce0:	mov	x11, xzr
  46bce4:	mul	x10, x11, x10
  46bce8:	subs	x10, x10, #0x1
  46bcec:	cmp	x10, #0x0
  46bcf0:	cset	w8, ge  // ge = tcont
  46bcf4:	tbnz	w8, #0, 46bd34 <readlinkat@plt+0x68e04>
  46bcf8:	ldr	w8, [sp, #9936]
  46bcfc:	mov	w9, wzr
  46bd00:	mul	w8, w9, w8
  46bd04:	ldr	x10, [sp, #9896]
  46bd08:	add	x10, x10, w8, sxtw
  46bd0c:	mov	x11, xzr
  46bd10:	mul	x10, x11, x10
  46bd14:	add	x10, x10, #0x1
  46bd18:	lsl	x10, x10, #62
  46bd1c:	subs	x10, x10, #0x1
  46bd20:	mov	x11, #0x2                   	// #2
  46bd24:	mul	x10, x10, x11
  46bd28:	add	x10, x10, #0x1
  46bd2c:	str	x10, [sp, #160]
  46bd30:	b	46bd58 <readlinkat@plt+0x68e28>
  46bd34:	ldr	w8, [sp, #9936]
  46bd38:	mov	w9, wzr
  46bd3c:	mul	w8, w9, w8
  46bd40:	ldr	x10, [sp, #9896]
  46bd44:	add	x10, x10, w8, sxtw
  46bd48:	mov	x11, xzr
  46bd4c:	mul	x10, x11, x10
  46bd50:	subs	x10, x10, #0x1
  46bd54:	str	x10, [sp, #160]
  46bd58:	ldr	x8, [sp, #160]
  46bd5c:	ldrsw	x9, [sp, #9936]
  46bd60:	subs	x8, x8, x9
  46bd64:	ldr	x9, [sp, #9896]
  46bd68:	cmp	x8, x9
  46bd6c:	b.lt	46be38 <readlinkat@plt+0x68f08>  // b.tstop
  46bd70:	b	46bde4 <readlinkat@plt+0x68eb4>
  46bd74:	ldr	x8, [sp, #9896]
  46bd78:	cmp	x8, #0x0
  46bd7c:	cset	w9, ge  // ge = tcont
  46bd80:	tbnz	w9, #0, 46bda0 <readlinkat@plt+0x68e70>
  46bd84:	ldrsw	x8, [sp, #9936]
  46bd88:	ldr	x9, [sp, #9896]
  46bd8c:	ldrsw	x10, [sp, #9936]
  46bd90:	add	x9, x9, x10
  46bd94:	cmp	x8, x9
  46bd98:	b.le	46be38 <readlinkat@plt+0x68f08>
  46bd9c:	b	46bde4 <readlinkat@plt+0x68eb4>
  46bda0:	ldr	w8, [sp, #9936]
  46bda4:	cmp	w8, #0x0
  46bda8:	cset	w8, ge  // ge = tcont
  46bdac:	tbnz	w8, #0, 46bdcc <readlinkat@plt+0x68e9c>
  46bdb0:	ldr	x8, [sp, #9896]
  46bdb4:	ldr	x9, [sp, #9896]
  46bdb8:	ldrsw	x10, [sp, #9936]
  46bdbc:	add	x9, x9, x10
  46bdc0:	cmp	x8, x9
  46bdc4:	b.le	46be38 <readlinkat@plt+0x68f08>
  46bdc8:	b	46bde4 <readlinkat@plt+0x68eb4>
  46bdcc:	ldr	x8, [sp, #9896]
  46bdd0:	ldrsw	x9, [sp, #9936]
  46bdd4:	add	x8, x8, x9
  46bdd8:	ldrsw	x9, [sp, #9936]
  46bddc:	cmp	x8, x9
  46bde0:	b.lt	46be38 <readlinkat@plt+0x68f08>  // b.tstop
  46bde4:	ldr	x8, [sp, #9896]
  46bde8:	ldrsw	x9, [sp, #9936]
  46bdec:	add	x8, x8, x9
  46bdf0:	mov	x9, xzr
  46bdf4:	mul	x8, x9, x8
  46bdf8:	subs	x8, x8, #0x1
  46bdfc:	cmp	x8, #0x0
  46be00:	cset	w10, ge  // ge = tcont
  46be04:	tbnz	w10, #0, 46be20 <readlinkat@plt+0x68ef0>
  46be08:	ldr	x8, [sp, #9896]
  46be0c:	ldrsw	x9, [sp, #9936]
  46be10:	add	x8, x8, x9
  46be14:	mov	x9, #0xffffffff80000000    	// #-2147483648
  46be18:	cmp	x8, x9
  46be1c:	b.lt	46be38 <readlinkat@plt+0x68f08>  // b.tstop
  46be20:	ldr	x8, [sp, #9896]
  46be24:	ldrsw	x9, [sp, #9936]
  46be28:	add	x8, x8, x9
  46be2c:	mov	x9, #0x7fffffff            	// #2147483647
  46be30:	cmp	x9, x8
  46be34:	b.ge	46be5c <readlinkat@plt+0x68f2c>  // b.tcont
  46be38:	ldr	x8, [sp, #9896]
  46be3c:	ldr	w9, [sp, #9936]
  46be40:	add	w8, w8, w9
  46be44:	mov	w0, w8
  46be48:	sxtw	x10, w0
  46be4c:	str	x10, [sp, #9888]
  46be50:	ldr	w8, [sp, #9664]
  46be54:	tbnz	w8, #0, 46ca88 <readlinkat@plt+0x69b58>
  46be58:	b	46ca78 <readlinkat@plt+0x69b48>
  46be5c:	ldr	x8, [sp, #9896]
  46be60:	ldr	w9, [sp, #9936]
  46be64:	add	w8, w8, w9
  46be68:	mov	w0, w8
  46be6c:	sxtw	x10, w0
  46be70:	str	x10, [sp, #9888]
  46be74:	ldr	w8, [sp, #9668]
  46be78:	tbnz	w8, #0, 46ca88 <readlinkat@plt+0x69b58>
  46be7c:	b	46ca78 <readlinkat@plt+0x69b48>
  46be80:	ldr	w8, [sp, #9664]
  46be84:	tbnz	w8, #0, 46be8c <readlinkat@plt+0x68f5c>
  46be88:	b	46c484 <readlinkat@plt+0x69554>
  46be8c:	ldr	w8, [sp, #9668]
  46be90:	tbnz	w8, #0, 46be98 <readlinkat@plt+0x68f68>
  46be94:	b	46c17c <readlinkat@plt+0x6924c>
  46be98:	ldrsw	x8, [sp, #9936]
  46be9c:	mov	x9, xzr
  46bea0:	mul	x8, x9, x8
  46bea4:	ldr	x10, [sp, #9896]
  46bea8:	add	x8, x8, x10
  46beac:	mul	x8, x9, x8
  46beb0:	subs	x8, x8, #0x1
  46beb4:	cmp	x8, #0x0
  46beb8:	cset	w11, ge  // ge = tcont
  46bebc:	tbnz	w11, #0, 46befc <readlinkat@plt+0x68fcc>
  46bec0:	ldrsw	x8, [sp, #9936]
  46bec4:	mov	x9, xzr
  46bec8:	mul	x8, x9, x8
  46becc:	ldr	x10, [sp, #9896]
  46bed0:	add	x8, x8, x10
  46bed4:	mul	x8, x9, x8
  46bed8:	add	x8, x8, #0x1
  46bedc:	lsl	x8, x8, #62
  46bee0:	subs	x8, x8, #0x1
  46bee4:	mov	x9, #0x2                   	// #2
  46bee8:	mul	x8, x8, x9
  46beec:	add	x8, x8, #0x1
  46bef0:	mvn	x8, x8
  46bef4:	str	x8, [sp, #152]
  46bef8:	b	46bf1c <readlinkat@plt+0x68fec>
  46befc:	ldrsw	x8, [sp, #9936]
  46bf00:	mov	x9, xzr
  46bf04:	mul	x8, x9, x8
  46bf08:	ldr	x10, [sp, #9896]
  46bf0c:	add	x8, x8, x10
  46bf10:	mul	x8, x9, x8
  46bf14:	add	x8, x8, #0x0
  46bf18:	str	x8, [sp, #152]
  46bf1c:	ldr	x8, [sp, #152]
  46bf20:	cmp	x8, #0x0
  46bf24:	cset	w9, ge  // ge = tcont
  46bf28:	tbnz	w9, #0, 46c080 <readlinkat@plt+0x69150>
  46bf2c:	ldrsw	x8, [sp, #9936]
  46bf30:	cmp	x8, #0x0
  46bf34:	cset	w9, ge  // ge = tcont
  46bf38:	tbnz	w9, #0, 46bfe4 <readlinkat@plt+0x690b4>
  46bf3c:	ldr	x8, [sp, #9896]
  46bf40:	ldrsw	x9, [sp, #9936]
  46bf44:	mov	x10, xzr
  46bf48:	mul	x9, x10, x9
  46bf4c:	ldr	x11, [sp, #9896]
  46bf50:	add	x9, x9, x11
  46bf54:	mul	x9, x10, x9
  46bf58:	subs	x9, x9, #0x1
  46bf5c:	cmp	x9, #0x0
  46bf60:	cset	w12, ge  // ge = tcont
  46bf64:	str	x8, [sp, #144]
  46bf68:	tbnz	w12, #0, 46bfa8 <readlinkat@plt+0x69078>
  46bf6c:	ldrsw	x8, [sp, #9936]
  46bf70:	mov	x9, xzr
  46bf74:	mul	x8, x9, x8
  46bf78:	ldr	x10, [sp, #9896]
  46bf7c:	add	x8, x8, x10
  46bf80:	mul	x8, x9, x8
  46bf84:	add	x8, x8, #0x1
  46bf88:	lsl	x8, x8, #62
  46bf8c:	subs	x8, x8, #0x1
  46bf90:	mov	x9, #0x2                   	// #2
  46bf94:	mul	x8, x8, x9
  46bf98:	add	x8, x8, #0x1
  46bf9c:	mvn	x8, x8
  46bfa0:	str	x8, [sp, #136]
  46bfa4:	b	46bfc8 <readlinkat@plt+0x69098>
  46bfa8:	ldrsw	x8, [sp, #9936]
  46bfac:	mov	x9, xzr
  46bfb0:	mul	x8, x9, x8
  46bfb4:	ldr	x10, [sp, #9896]
  46bfb8:	add	x8, x8, x10
  46bfbc:	mul	x8, x9, x8
  46bfc0:	add	x8, x8, #0x0
  46bfc4:	str	x8, [sp, #136]
  46bfc8:	ldr	x8, [sp, #136]
  46bfcc:	ldrsw	x9, [sp, #9936]
  46bfd0:	subs	x8, x8, x9
  46bfd4:	ldr	x9, [sp, #144]
  46bfd8:	cmp	x9, x8
  46bfdc:	b.lt	46c144 <readlinkat@plt+0x69214>  // b.tstop
  46bfe0:	b	46c0f0 <readlinkat@plt+0x691c0>
  46bfe4:	ldrsw	x8, [sp, #9936]
  46bfe8:	mov	x9, xzr
  46bfec:	mul	x8, x9, x8
  46bff0:	ldr	x10, [sp, #9896]
  46bff4:	add	x8, x8, x10
  46bff8:	mul	x8, x9, x8
  46bffc:	subs	x8, x8, #0x1
  46c000:	cmp	x8, #0x0
  46c004:	cset	w11, ge  // ge = tcont
  46c008:	tbnz	w11, #0, 46c044 <readlinkat@plt+0x69114>
  46c00c:	ldrsw	x8, [sp, #9936]
  46c010:	mov	x9, xzr
  46c014:	mul	x8, x9, x8
  46c018:	ldr	x10, [sp, #9896]
  46c01c:	add	x8, x8, x10
  46c020:	mul	x8, x9, x8
  46c024:	add	x8, x8, #0x1
  46c028:	lsl	x8, x8, #62
  46c02c:	subs	x8, x8, #0x1
  46c030:	mov	x9, #0x2                   	// #2
  46c034:	mul	x8, x8, x9
  46c038:	add	x8, x8, #0x1
  46c03c:	str	x8, [sp, #128]
  46c040:	b	46c064 <readlinkat@plt+0x69134>
  46c044:	ldrsw	x8, [sp, #9936]
  46c048:	mov	x9, xzr
  46c04c:	mul	x8, x9, x8
  46c050:	ldr	x10, [sp, #9896]
  46c054:	add	x8, x8, x10
  46c058:	mul	x8, x9, x8
  46c05c:	subs	x8, x8, #0x1
  46c060:	str	x8, [sp, #128]
  46c064:	ldr	x8, [sp, #128]
  46c068:	ldrsw	x9, [sp, #9936]
  46c06c:	subs	x8, x8, x9
  46c070:	ldr	x9, [sp, #9896]
  46c074:	cmp	x8, x9
  46c078:	b.lt	46c144 <readlinkat@plt+0x69214>  // b.tstop
  46c07c:	b	46c0f0 <readlinkat@plt+0x691c0>
  46c080:	ldr	x8, [sp, #9896]
  46c084:	cmp	x8, #0x0
  46c088:	cset	w9, ge  // ge = tcont
  46c08c:	tbnz	w9, #0, 46c0ac <readlinkat@plt+0x6917c>
  46c090:	ldrsw	x8, [sp, #9936]
  46c094:	ldr	x9, [sp, #9896]
  46c098:	ldrsw	x10, [sp, #9936]
  46c09c:	add	x9, x9, x10
  46c0a0:	cmp	x8, x9
  46c0a4:	b.le	46c144 <readlinkat@plt+0x69214>
  46c0a8:	b	46c0f0 <readlinkat@plt+0x691c0>
  46c0ac:	ldrsw	x8, [sp, #9936]
  46c0b0:	cmp	x8, #0x0
  46c0b4:	cset	w9, ge  // ge = tcont
  46c0b8:	tbnz	w9, #0, 46c0d8 <readlinkat@plt+0x691a8>
  46c0bc:	ldr	x8, [sp, #9896]
  46c0c0:	ldr	x9, [sp, #9896]
  46c0c4:	ldrsw	x10, [sp, #9936]
  46c0c8:	add	x9, x9, x10
  46c0cc:	cmp	x8, x9
  46c0d0:	b.le	46c144 <readlinkat@plt+0x69214>
  46c0d4:	b	46c0f0 <readlinkat@plt+0x691c0>
  46c0d8:	ldr	x8, [sp, #9896]
  46c0dc:	ldrsw	x9, [sp, #9936]
  46c0e0:	add	x8, x8, x9
  46c0e4:	ldrsw	x9, [sp, #9936]
  46c0e8:	cmp	x8, x9
  46c0ec:	b.lt	46c144 <readlinkat@plt+0x69214>  // b.tstop
  46c0f0:	ldr	x8, [sp, #9896]
  46c0f4:	ldrsw	x9, [sp, #9936]
  46c0f8:	add	x8, x8, x9
  46c0fc:	mov	x9, xzr
  46c100:	mul	x8, x9, x8
  46c104:	subs	x8, x8, #0x1
  46c108:	cmp	x8, #0x0
  46c10c:	cset	w10, ge  // ge = tcont
  46c110:	tbnz	w10, #0, 46c12c <readlinkat@plt+0x691fc>
  46c114:	ldr	x8, [sp, #9896]
  46c118:	ldrsw	x9, [sp, #9936]
  46c11c:	add	x8, x8, x9
  46c120:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  46c124:	cmp	x8, x9
  46c128:	b.lt	46c144 <readlinkat@plt+0x69214>  // b.tstop
  46c12c:	ldr	x8, [sp, #9896]
  46c130:	ldrsw	x9, [sp, #9936]
  46c134:	add	x8, x8, x9
  46c138:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  46c13c:	cmp	x9, x8
  46c140:	b.ge	46c160 <readlinkat@plt+0x69230>  // b.tcont
  46c144:	ldr	x8, [sp, #9896]
  46c148:	ldrsw	x9, [sp, #9936]
  46c14c:	add	x8, x8, x9
  46c150:	str	x8, [sp, #9888]
  46c154:	ldr	w10, [sp, #9664]
  46c158:	tbnz	w10, #0, 46ca88 <readlinkat@plt+0x69b58>
  46c15c:	b	46ca78 <readlinkat@plt+0x69b48>
  46c160:	ldr	x8, [sp, #9896]
  46c164:	ldrsw	x9, [sp, #9936]
  46c168:	add	x8, x8, x9
  46c16c:	str	x8, [sp, #9888]
  46c170:	ldr	w10, [sp, #9668]
  46c174:	tbnz	w10, #0, 46ca88 <readlinkat@plt+0x69b58>
  46c178:	b	46ca78 <readlinkat@plt+0x69b48>
  46c17c:	ldr	w8, [sp, #9936]
  46c180:	mov	w9, wzr
  46c184:	mul	w8, w9, w8
  46c188:	ldr	x10, [sp, #9896]
  46c18c:	add	x10, x10, w8, sxtw
  46c190:	mov	x11, xzr
  46c194:	mul	x10, x11, x10
  46c198:	subs	x10, x10, #0x1
  46c19c:	cmp	x10, #0x0
  46c1a0:	cset	w8, ge  // ge = tcont
  46c1a4:	tbnz	w8, #0, 46c1e8 <readlinkat@plt+0x692b8>
  46c1a8:	ldr	w8, [sp, #9936]
  46c1ac:	mov	w9, wzr
  46c1b0:	mul	w8, w9, w8
  46c1b4:	ldr	x10, [sp, #9896]
  46c1b8:	add	x10, x10, w8, sxtw
  46c1bc:	mov	x11, xzr
  46c1c0:	mul	x10, x11, x10
  46c1c4:	add	x10, x10, #0x1
  46c1c8:	lsl	x10, x10, #62
  46c1cc:	subs	x10, x10, #0x1
  46c1d0:	mov	x11, #0x2                   	// #2
  46c1d4:	mul	x10, x10, x11
  46c1d8:	add	x10, x10, #0x1
  46c1dc:	mvn	x10, x10
  46c1e0:	str	x10, [sp, #120]
  46c1e4:	b	46c20c <readlinkat@plt+0x692dc>
  46c1e8:	ldr	w8, [sp, #9936]
  46c1ec:	mov	w9, wzr
  46c1f0:	mul	w8, w9, w8
  46c1f4:	ldr	x10, [sp, #9896]
  46c1f8:	add	x10, x10, w8, sxtw
  46c1fc:	mov	x11, xzr
  46c200:	mul	x10, x11, x10
  46c204:	add	x10, x10, #0x0
  46c208:	str	x10, [sp, #120]
  46c20c:	ldr	x8, [sp, #120]
  46c210:	cmp	x8, #0x0
  46c214:	cset	w9, ge  // ge = tcont
  46c218:	tbnz	w9, #0, 46c388 <readlinkat@plt+0x69458>
  46c21c:	ldr	w8, [sp, #9936]
  46c220:	cmp	w8, #0x0
  46c224:	cset	w8, ge  // ge = tcont
  46c228:	tbnz	w8, #0, 46c2e0 <readlinkat@plt+0x693b0>
  46c22c:	ldr	x8, [sp, #9896]
  46c230:	ldr	w9, [sp, #9936]
  46c234:	mov	w10, wzr
  46c238:	mul	w9, w10, w9
  46c23c:	ldr	x11, [sp, #9896]
  46c240:	add	x11, x11, w9, sxtw
  46c244:	mov	x12, xzr
  46c248:	mul	x11, x12, x11
  46c24c:	subs	x11, x11, #0x1
  46c250:	cmp	x11, #0x0
  46c254:	cset	w9, ge  // ge = tcont
  46c258:	str	x8, [sp, #112]
  46c25c:	tbnz	w9, #0, 46c2a0 <readlinkat@plt+0x69370>
  46c260:	ldr	w8, [sp, #9936]
  46c264:	mov	w9, wzr
  46c268:	mul	w8, w9, w8
  46c26c:	ldr	x10, [sp, #9896]
  46c270:	add	x10, x10, w8, sxtw
  46c274:	mov	x11, xzr
  46c278:	mul	x10, x11, x10
  46c27c:	add	x10, x10, #0x1
  46c280:	lsl	x10, x10, #62
  46c284:	subs	x10, x10, #0x1
  46c288:	mov	x11, #0x2                   	// #2
  46c28c:	mul	x10, x10, x11
  46c290:	add	x10, x10, #0x1
  46c294:	mvn	x10, x10
  46c298:	str	x10, [sp, #104]
  46c29c:	b	46c2c4 <readlinkat@plt+0x69394>
  46c2a0:	ldr	w8, [sp, #9936]
  46c2a4:	mov	w9, wzr
  46c2a8:	mul	w8, w9, w8
  46c2ac:	ldr	x10, [sp, #9896]
  46c2b0:	add	x10, x10, w8, sxtw
  46c2b4:	mov	x11, xzr
  46c2b8:	mul	x10, x11, x10
  46c2bc:	add	x10, x10, #0x0
  46c2c0:	str	x10, [sp, #104]
  46c2c4:	ldr	x8, [sp, #104]
  46c2c8:	ldrsw	x9, [sp, #9936]
  46c2cc:	subs	x8, x8, x9
  46c2d0:	ldr	x9, [sp, #112]
  46c2d4:	cmp	x9, x8
  46c2d8:	b.lt	46c44c <readlinkat@plt+0x6951c>  // b.tstop
  46c2dc:	b	46c3f8 <readlinkat@plt+0x694c8>
  46c2e0:	ldr	w8, [sp, #9936]
  46c2e4:	mov	w9, wzr
  46c2e8:	mul	w8, w9, w8
  46c2ec:	ldr	x10, [sp, #9896]
  46c2f0:	add	x10, x10, w8, sxtw
  46c2f4:	mov	x11, xzr
  46c2f8:	mul	x10, x11, x10
  46c2fc:	subs	x10, x10, #0x1
  46c300:	cmp	x10, #0x0
  46c304:	cset	w8, ge  // ge = tcont
  46c308:	tbnz	w8, #0, 46c348 <readlinkat@plt+0x69418>
  46c30c:	ldr	w8, [sp, #9936]
  46c310:	mov	w9, wzr
  46c314:	mul	w8, w9, w8
  46c318:	ldr	x10, [sp, #9896]
  46c31c:	add	x10, x10, w8, sxtw
  46c320:	mov	x11, xzr
  46c324:	mul	x10, x11, x10
  46c328:	add	x10, x10, #0x1
  46c32c:	lsl	x10, x10, #62
  46c330:	subs	x10, x10, #0x1
  46c334:	mov	x11, #0x2                   	// #2
  46c338:	mul	x10, x10, x11
  46c33c:	add	x10, x10, #0x1
  46c340:	str	x10, [sp, #96]
  46c344:	b	46c36c <readlinkat@plt+0x6943c>
  46c348:	ldr	w8, [sp, #9936]
  46c34c:	mov	w9, wzr
  46c350:	mul	w8, w9, w8
  46c354:	ldr	x10, [sp, #9896]
  46c358:	add	x10, x10, w8, sxtw
  46c35c:	mov	x11, xzr
  46c360:	mul	x10, x11, x10
  46c364:	subs	x10, x10, #0x1
  46c368:	str	x10, [sp, #96]
  46c36c:	ldr	x8, [sp, #96]
  46c370:	ldrsw	x9, [sp, #9936]
  46c374:	subs	x8, x8, x9
  46c378:	ldr	x9, [sp, #9896]
  46c37c:	cmp	x8, x9
  46c380:	b.lt	46c44c <readlinkat@plt+0x6951c>  // b.tstop
  46c384:	b	46c3f8 <readlinkat@plt+0x694c8>
  46c388:	ldr	x8, [sp, #9896]
  46c38c:	cmp	x8, #0x0
  46c390:	cset	w9, ge  // ge = tcont
  46c394:	tbnz	w9, #0, 46c3b4 <readlinkat@plt+0x69484>
  46c398:	ldrsw	x8, [sp, #9936]
  46c39c:	ldr	x9, [sp, #9896]
  46c3a0:	ldrsw	x10, [sp, #9936]
  46c3a4:	add	x9, x9, x10
  46c3a8:	cmp	x8, x9
  46c3ac:	b.le	46c44c <readlinkat@plt+0x6951c>
  46c3b0:	b	46c3f8 <readlinkat@plt+0x694c8>
  46c3b4:	ldr	w8, [sp, #9936]
  46c3b8:	cmp	w8, #0x0
  46c3bc:	cset	w8, ge  // ge = tcont
  46c3c0:	tbnz	w8, #0, 46c3e0 <readlinkat@plt+0x694b0>
  46c3c4:	ldr	x8, [sp, #9896]
  46c3c8:	ldr	x9, [sp, #9896]
  46c3cc:	ldrsw	x10, [sp, #9936]
  46c3d0:	add	x9, x9, x10
  46c3d4:	cmp	x8, x9
  46c3d8:	b.le	46c44c <readlinkat@plt+0x6951c>
  46c3dc:	b	46c3f8 <readlinkat@plt+0x694c8>
  46c3e0:	ldr	x8, [sp, #9896]
  46c3e4:	ldrsw	x9, [sp, #9936]
  46c3e8:	add	x8, x8, x9
  46c3ec:	ldrsw	x9, [sp, #9936]
  46c3f0:	cmp	x8, x9
  46c3f4:	b.lt	46c44c <readlinkat@plt+0x6951c>  // b.tstop
  46c3f8:	ldr	x8, [sp, #9896]
  46c3fc:	ldrsw	x9, [sp, #9936]
  46c400:	add	x8, x8, x9
  46c404:	mov	x9, xzr
  46c408:	mul	x8, x9, x8
  46c40c:	subs	x8, x8, #0x1
  46c410:	cmp	x8, #0x0
  46c414:	cset	w10, ge  // ge = tcont
  46c418:	tbnz	w10, #0, 46c434 <readlinkat@plt+0x69504>
  46c41c:	ldr	x8, [sp, #9896]
  46c420:	ldrsw	x9, [sp, #9936]
  46c424:	add	x8, x8, x9
  46c428:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  46c42c:	cmp	x8, x9
  46c430:	b.lt	46c44c <readlinkat@plt+0x6951c>  // b.tstop
  46c434:	ldr	x8, [sp, #9896]
  46c438:	ldrsw	x9, [sp, #9936]
  46c43c:	add	x8, x8, x9
  46c440:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  46c444:	cmp	x9, x8
  46c448:	b.ge	46c468 <readlinkat@plt+0x69538>  // b.tcont
  46c44c:	ldr	x8, [sp, #9896]
  46c450:	ldrsw	x9, [sp, #9936]
  46c454:	add	x8, x8, x9
  46c458:	str	x8, [sp, #9888]
  46c45c:	ldr	w10, [sp, #9664]
  46c460:	tbnz	w10, #0, 46ca88 <readlinkat@plt+0x69b58>
  46c464:	b	46ca78 <readlinkat@plt+0x69b48>
  46c468:	ldr	x8, [sp, #9896]
  46c46c:	ldrsw	x9, [sp, #9936]
  46c470:	add	x8, x8, x9
  46c474:	str	x8, [sp, #9888]
  46c478:	ldr	w10, [sp, #9668]
  46c47c:	tbnz	w10, #0, 46ca88 <readlinkat@plt+0x69b58>
  46c480:	b	46ca78 <readlinkat@plt+0x69b48>
  46c484:	ldr	w8, [sp, #9668]
  46c488:	tbnz	w8, #0, 46c490 <readlinkat@plt+0x69560>
  46c48c:	b	46c774 <readlinkat@plt+0x69844>
  46c490:	ldrsw	x8, [sp, #9936]
  46c494:	mov	x9, xzr
  46c498:	mul	x8, x9, x8
  46c49c:	ldr	x10, [sp, #9896]
  46c4a0:	add	x8, x8, x10
  46c4a4:	mul	x8, x9, x8
  46c4a8:	subs	x8, x8, #0x1
  46c4ac:	cmp	x8, #0x0
  46c4b0:	cset	w11, ge  // ge = tcont
  46c4b4:	tbnz	w11, #0, 46c4f4 <readlinkat@plt+0x695c4>
  46c4b8:	ldrsw	x8, [sp, #9936]
  46c4bc:	mov	x9, xzr
  46c4c0:	mul	x8, x9, x8
  46c4c4:	ldr	x10, [sp, #9896]
  46c4c8:	add	x8, x8, x10
  46c4cc:	mul	x8, x9, x8
  46c4d0:	add	x8, x8, #0x1
  46c4d4:	lsl	x8, x8, #62
  46c4d8:	subs	x8, x8, #0x1
  46c4dc:	mov	x9, #0x2                   	// #2
  46c4e0:	mul	x8, x8, x9
  46c4e4:	add	x8, x8, #0x1
  46c4e8:	mvn	x8, x8
  46c4ec:	str	x8, [sp, #88]
  46c4f0:	b	46c514 <readlinkat@plt+0x695e4>
  46c4f4:	ldrsw	x8, [sp, #9936]
  46c4f8:	mov	x9, xzr
  46c4fc:	mul	x8, x9, x8
  46c500:	ldr	x10, [sp, #9896]
  46c504:	add	x8, x8, x10
  46c508:	mul	x8, x9, x8
  46c50c:	add	x8, x8, #0x0
  46c510:	str	x8, [sp, #88]
  46c514:	ldr	x8, [sp, #88]
  46c518:	cmp	x8, #0x0
  46c51c:	cset	w9, ge  // ge = tcont
  46c520:	tbnz	w9, #0, 46c678 <readlinkat@plt+0x69748>
  46c524:	ldrsw	x8, [sp, #9936]
  46c528:	cmp	x8, #0x0
  46c52c:	cset	w9, ge  // ge = tcont
  46c530:	tbnz	w9, #0, 46c5dc <readlinkat@plt+0x696ac>
  46c534:	ldr	x8, [sp, #9896]
  46c538:	ldrsw	x9, [sp, #9936]
  46c53c:	mov	x10, xzr
  46c540:	mul	x9, x10, x9
  46c544:	ldr	x11, [sp, #9896]
  46c548:	add	x9, x9, x11
  46c54c:	mul	x9, x10, x9
  46c550:	subs	x9, x9, #0x1
  46c554:	cmp	x9, #0x0
  46c558:	cset	w12, ge  // ge = tcont
  46c55c:	str	x8, [sp, #80]
  46c560:	tbnz	w12, #0, 46c5a0 <readlinkat@plt+0x69670>
  46c564:	ldrsw	x8, [sp, #9936]
  46c568:	mov	x9, xzr
  46c56c:	mul	x8, x9, x8
  46c570:	ldr	x10, [sp, #9896]
  46c574:	add	x8, x8, x10
  46c578:	mul	x8, x9, x8
  46c57c:	add	x8, x8, #0x1
  46c580:	lsl	x8, x8, #62
  46c584:	subs	x8, x8, #0x1
  46c588:	mov	x9, #0x2                   	// #2
  46c58c:	mul	x8, x8, x9
  46c590:	add	x8, x8, #0x1
  46c594:	mvn	x8, x8
  46c598:	str	x8, [sp, #72]
  46c59c:	b	46c5c0 <readlinkat@plt+0x69690>
  46c5a0:	ldrsw	x8, [sp, #9936]
  46c5a4:	mov	x9, xzr
  46c5a8:	mul	x8, x9, x8
  46c5ac:	ldr	x10, [sp, #9896]
  46c5b0:	add	x8, x8, x10
  46c5b4:	mul	x8, x9, x8
  46c5b8:	add	x8, x8, #0x0
  46c5bc:	str	x8, [sp, #72]
  46c5c0:	ldr	x8, [sp, #72]
  46c5c4:	ldrsw	x9, [sp, #9936]
  46c5c8:	subs	x8, x8, x9
  46c5cc:	ldr	x9, [sp, #80]
  46c5d0:	cmp	x9, x8
  46c5d4:	b.lt	46c73c <readlinkat@plt+0x6980c>  // b.tstop
  46c5d8:	b	46c6e8 <readlinkat@plt+0x697b8>
  46c5dc:	ldrsw	x8, [sp, #9936]
  46c5e0:	mov	x9, xzr
  46c5e4:	mul	x8, x9, x8
  46c5e8:	ldr	x10, [sp, #9896]
  46c5ec:	add	x8, x8, x10
  46c5f0:	mul	x8, x9, x8
  46c5f4:	subs	x8, x8, #0x1
  46c5f8:	cmp	x8, #0x0
  46c5fc:	cset	w11, ge  // ge = tcont
  46c600:	tbnz	w11, #0, 46c63c <readlinkat@plt+0x6970c>
  46c604:	ldrsw	x8, [sp, #9936]
  46c608:	mov	x9, xzr
  46c60c:	mul	x8, x9, x8
  46c610:	ldr	x10, [sp, #9896]
  46c614:	add	x8, x8, x10
  46c618:	mul	x8, x9, x8
  46c61c:	add	x8, x8, #0x1
  46c620:	lsl	x8, x8, #62
  46c624:	subs	x8, x8, #0x1
  46c628:	mov	x9, #0x2                   	// #2
  46c62c:	mul	x8, x8, x9
  46c630:	add	x8, x8, #0x1
  46c634:	str	x8, [sp, #64]
  46c638:	b	46c65c <readlinkat@plt+0x6972c>
  46c63c:	ldrsw	x8, [sp, #9936]
  46c640:	mov	x9, xzr
  46c644:	mul	x8, x9, x8
  46c648:	ldr	x10, [sp, #9896]
  46c64c:	add	x8, x8, x10
  46c650:	mul	x8, x9, x8
  46c654:	subs	x8, x8, #0x1
  46c658:	str	x8, [sp, #64]
  46c65c:	ldr	x8, [sp, #64]
  46c660:	ldrsw	x9, [sp, #9936]
  46c664:	subs	x8, x8, x9
  46c668:	ldr	x9, [sp, #9896]
  46c66c:	cmp	x8, x9
  46c670:	b.lt	46c73c <readlinkat@plt+0x6980c>  // b.tstop
  46c674:	b	46c6e8 <readlinkat@plt+0x697b8>
  46c678:	ldr	x8, [sp, #9896]
  46c67c:	cmp	x8, #0x0
  46c680:	cset	w9, ge  // ge = tcont
  46c684:	tbnz	w9, #0, 46c6a4 <readlinkat@plt+0x69774>
  46c688:	ldrsw	x8, [sp, #9936]
  46c68c:	ldr	x9, [sp, #9896]
  46c690:	ldrsw	x10, [sp, #9936]
  46c694:	add	x9, x9, x10
  46c698:	cmp	x8, x9
  46c69c:	b.le	46c73c <readlinkat@plt+0x6980c>
  46c6a0:	b	46c6e8 <readlinkat@plt+0x697b8>
  46c6a4:	ldrsw	x8, [sp, #9936]
  46c6a8:	cmp	x8, #0x0
  46c6ac:	cset	w9, ge  // ge = tcont
  46c6b0:	tbnz	w9, #0, 46c6d0 <readlinkat@plt+0x697a0>
  46c6b4:	ldr	x8, [sp, #9896]
  46c6b8:	ldr	x9, [sp, #9896]
  46c6bc:	ldrsw	x10, [sp, #9936]
  46c6c0:	add	x9, x9, x10
  46c6c4:	cmp	x8, x9
  46c6c8:	b.le	46c73c <readlinkat@plt+0x6980c>
  46c6cc:	b	46c6e8 <readlinkat@plt+0x697b8>
  46c6d0:	ldr	x8, [sp, #9896]
  46c6d4:	ldrsw	x9, [sp, #9936]
  46c6d8:	add	x8, x8, x9
  46c6dc:	ldrsw	x9, [sp, #9936]
  46c6e0:	cmp	x8, x9
  46c6e4:	b.lt	46c73c <readlinkat@plt+0x6980c>  // b.tstop
  46c6e8:	ldr	x8, [sp, #9896]
  46c6ec:	ldrsw	x9, [sp, #9936]
  46c6f0:	add	x8, x8, x9
  46c6f4:	mov	x9, xzr
  46c6f8:	mul	x8, x9, x8
  46c6fc:	subs	x8, x8, #0x1
  46c700:	cmp	x8, #0x0
  46c704:	cset	w10, ge  // ge = tcont
  46c708:	tbnz	w10, #0, 46c724 <readlinkat@plt+0x697f4>
  46c70c:	ldr	x8, [sp, #9896]
  46c710:	ldrsw	x9, [sp, #9936]
  46c714:	add	x8, x8, x9
  46c718:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  46c71c:	cmp	x8, x9
  46c720:	b.lt	46c73c <readlinkat@plt+0x6980c>  // b.tstop
  46c724:	ldr	x8, [sp, #9896]
  46c728:	ldrsw	x9, [sp, #9936]
  46c72c:	add	x8, x8, x9
  46c730:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  46c734:	cmp	x9, x8
  46c738:	b.ge	46c758 <readlinkat@plt+0x69828>  // b.tcont
  46c73c:	ldr	x8, [sp, #9896]
  46c740:	ldrsw	x9, [sp, #9936]
  46c744:	add	x8, x8, x9
  46c748:	str	x8, [sp, #9888]
  46c74c:	ldr	w10, [sp, #9664]
  46c750:	tbnz	w10, #0, 46ca88 <readlinkat@plt+0x69b58>
  46c754:	b	46ca78 <readlinkat@plt+0x69b48>
  46c758:	ldr	x8, [sp, #9896]
  46c75c:	ldrsw	x9, [sp, #9936]
  46c760:	add	x8, x8, x9
  46c764:	str	x8, [sp, #9888]
  46c768:	ldr	w10, [sp, #9668]
  46c76c:	tbnz	w10, #0, 46ca88 <readlinkat@plt+0x69b58>
  46c770:	b	46ca78 <readlinkat@plt+0x69b48>
  46c774:	ldr	w8, [sp, #9936]
  46c778:	mov	w9, wzr
  46c77c:	mul	w8, w9, w8
  46c780:	ldr	x10, [sp, #9896]
  46c784:	add	x10, x10, w8, sxtw
  46c788:	mov	x11, xzr
  46c78c:	mul	x10, x11, x10
  46c790:	subs	x10, x10, #0x1
  46c794:	cmp	x10, #0x0
  46c798:	cset	w8, ge  // ge = tcont
  46c79c:	tbnz	w8, #0, 46c7e0 <readlinkat@plt+0x698b0>
  46c7a0:	ldr	w8, [sp, #9936]
  46c7a4:	mov	w9, wzr
  46c7a8:	mul	w8, w9, w8
  46c7ac:	ldr	x10, [sp, #9896]
  46c7b0:	add	x10, x10, w8, sxtw
  46c7b4:	mov	x11, xzr
  46c7b8:	mul	x10, x11, x10
  46c7bc:	add	x10, x10, #0x1
  46c7c0:	lsl	x10, x10, #62
  46c7c4:	subs	x10, x10, #0x1
  46c7c8:	mov	x11, #0x2                   	// #2
  46c7cc:	mul	x10, x10, x11
  46c7d0:	add	x10, x10, #0x1
  46c7d4:	mvn	x10, x10
  46c7d8:	str	x10, [sp, #56]
  46c7dc:	b	46c804 <readlinkat@plt+0x698d4>
  46c7e0:	ldr	w8, [sp, #9936]
  46c7e4:	mov	w9, wzr
  46c7e8:	mul	w8, w9, w8
  46c7ec:	ldr	x10, [sp, #9896]
  46c7f0:	add	x10, x10, w8, sxtw
  46c7f4:	mov	x11, xzr
  46c7f8:	mul	x10, x11, x10
  46c7fc:	add	x10, x10, #0x0
  46c800:	str	x10, [sp, #56]
  46c804:	ldr	x8, [sp, #56]
  46c808:	cmp	x8, #0x0
  46c80c:	cset	w9, ge  // ge = tcont
  46c810:	tbnz	w9, #0, 46c980 <readlinkat@plt+0x69a50>
  46c814:	ldr	w8, [sp, #9936]
  46c818:	cmp	w8, #0x0
  46c81c:	cset	w8, ge  // ge = tcont
  46c820:	tbnz	w8, #0, 46c8d8 <readlinkat@plt+0x699a8>
  46c824:	ldr	x8, [sp, #9896]
  46c828:	ldr	w9, [sp, #9936]
  46c82c:	mov	w10, wzr
  46c830:	mul	w9, w10, w9
  46c834:	ldr	x11, [sp, #9896]
  46c838:	add	x11, x11, w9, sxtw
  46c83c:	mov	x12, xzr
  46c840:	mul	x11, x12, x11
  46c844:	subs	x11, x11, #0x1
  46c848:	cmp	x11, #0x0
  46c84c:	cset	w9, ge  // ge = tcont
  46c850:	str	x8, [sp, #48]
  46c854:	tbnz	w9, #0, 46c898 <readlinkat@plt+0x69968>
  46c858:	ldr	w8, [sp, #9936]
  46c85c:	mov	w9, wzr
  46c860:	mul	w8, w9, w8
  46c864:	ldr	x10, [sp, #9896]
  46c868:	add	x10, x10, w8, sxtw
  46c86c:	mov	x11, xzr
  46c870:	mul	x10, x11, x10
  46c874:	add	x10, x10, #0x1
  46c878:	lsl	x10, x10, #62
  46c87c:	subs	x10, x10, #0x1
  46c880:	mov	x11, #0x2                   	// #2
  46c884:	mul	x10, x10, x11
  46c888:	add	x10, x10, #0x1
  46c88c:	mvn	x10, x10
  46c890:	str	x10, [sp, #40]
  46c894:	b	46c8bc <readlinkat@plt+0x6998c>
  46c898:	ldr	w8, [sp, #9936]
  46c89c:	mov	w9, wzr
  46c8a0:	mul	w8, w9, w8
  46c8a4:	ldr	x10, [sp, #9896]
  46c8a8:	add	x10, x10, w8, sxtw
  46c8ac:	mov	x11, xzr
  46c8b0:	mul	x10, x11, x10
  46c8b4:	add	x10, x10, #0x0
  46c8b8:	str	x10, [sp, #40]
  46c8bc:	ldr	x8, [sp, #40]
  46c8c0:	ldrsw	x9, [sp, #9936]
  46c8c4:	subs	x8, x8, x9
  46c8c8:	ldr	x9, [sp, #48]
  46c8cc:	cmp	x9, x8
  46c8d0:	b.lt	46ca44 <readlinkat@plt+0x69b14>  // b.tstop
  46c8d4:	b	46c9f0 <readlinkat@plt+0x69ac0>
  46c8d8:	ldr	w8, [sp, #9936]
  46c8dc:	mov	w9, wzr
  46c8e0:	mul	w8, w9, w8
  46c8e4:	ldr	x10, [sp, #9896]
  46c8e8:	add	x10, x10, w8, sxtw
  46c8ec:	mov	x11, xzr
  46c8f0:	mul	x10, x11, x10
  46c8f4:	subs	x10, x10, #0x1
  46c8f8:	cmp	x10, #0x0
  46c8fc:	cset	w8, ge  // ge = tcont
  46c900:	tbnz	w8, #0, 46c940 <readlinkat@plt+0x69a10>
  46c904:	ldr	w8, [sp, #9936]
  46c908:	mov	w9, wzr
  46c90c:	mul	w8, w9, w8
  46c910:	ldr	x10, [sp, #9896]
  46c914:	add	x10, x10, w8, sxtw
  46c918:	mov	x11, xzr
  46c91c:	mul	x10, x11, x10
  46c920:	add	x10, x10, #0x1
  46c924:	lsl	x10, x10, #62
  46c928:	subs	x10, x10, #0x1
  46c92c:	mov	x11, #0x2                   	// #2
  46c930:	mul	x10, x10, x11
  46c934:	add	x10, x10, #0x1
  46c938:	str	x10, [sp, #32]
  46c93c:	b	46c964 <readlinkat@plt+0x69a34>
  46c940:	ldr	w8, [sp, #9936]
  46c944:	mov	w9, wzr
  46c948:	mul	w8, w9, w8
  46c94c:	ldr	x10, [sp, #9896]
  46c950:	add	x10, x10, w8, sxtw
  46c954:	mov	x11, xzr
  46c958:	mul	x10, x11, x10
  46c95c:	subs	x10, x10, #0x1
  46c960:	str	x10, [sp, #32]
  46c964:	ldr	x8, [sp, #32]
  46c968:	ldrsw	x9, [sp, #9936]
  46c96c:	subs	x8, x8, x9
  46c970:	ldr	x9, [sp, #9896]
  46c974:	cmp	x8, x9
  46c978:	b.lt	46ca44 <readlinkat@plt+0x69b14>  // b.tstop
  46c97c:	b	46c9f0 <readlinkat@plt+0x69ac0>
  46c980:	ldr	x8, [sp, #9896]
  46c984:	cmp	x8, #0x0
  46c988:	cset	w9, ge  // ge = tcont
  46c98c:	tbnz	w9, #0, 46c9ac <readlinkat@plt+0x69a7c>
  46c990:	ldrsw	x8, [sp, #9936]
  46c994:	ldr	x9, [sp, #9896]
  46c998:	ldrsw	x10, [sp, #9936]
  46c99c:	add	x9, x9, x10
  46c9a0:	cmp	x8, x9
  46c9a4:	b.le	46ca44 <readlinkat@plt+0x69b14>
  46c9a8:	b	46c9f0 <readlinkat@plt+0x69ac0>
  46c9ac:	ldr	w8, [sp, #9936]
  46c9b0:	cmp	w8, #0x0
  46c9b4:	cset	w8, ge  // ge = tcont
  46c9b8:	tbnz	w8, #0, 46c9d8 <readlinkat@plt+0x69aa8>
  46c9bc:	ldr	x8, [sp, #9896]
  46c9c0:	ldr	x9, [sp, #9896]
  46c9c4:	ldrsw	x10, [sp, #9936]
  46c9c8:	add	x9, x9, x10
  46c9cc:	cmp	x8, x9
  46c9d0:	b.le	46ca44 <readlinkat@plt+0x69b14>
  46c9d4:	b	46c9f0 <readlinkat@plt+0x69ac0>
  46c9d8:	ldr	x8, [sp, #9896]
  46c9dc:	ldrsw	x9, [sp, #9936]
  46c9e0:	add	x8, x8, x9
  46c9e4:	ldrsw	x9, [sp, #9936]
  46c9e8:	cmp	x8, x9
  46c9ec:	b.lt	46ca44 <readlinkat@plt+0x69b14>  // b.tstop
  46c9f0:	ldr	x8, [sp, #9896]
  46c9f4:	ldrsw	x9, [sp, #9936]
  46c9f8:	add	x8, x8, x9
  46c9fc:	mov	x9, xzr
  46ca00:	mul	x8, x9, x8
  46ca04:	subs	x8, x8, #0x1
  46ca08:	cmp	x8, #0x0
  46ca0c:	cset	w10, ge  // ge = tcont
  46ca10:	tbnz	w10, #0, 46ca2c <readlinkat@plt+0x69afc>
  46ca14:	ldr	x8, [sp, #9896]
  46ca18:	ldrsw	x9, [sp, #9936]
  46ca1c:	add	x8, x8, x9
  46ca20:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  46ca24:	cmp	x8, x9
  46ca28:	b.lt	46ca44 <readlinkat@plt+0x69b14>  // b.tstop
  46ca2c:	ldr	x8, [sp, #9896]
  46ca30:	ldrsw	x9, [sp, #9936]
  46ca34:	add	x8, x8, x9
  46ca38:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  46ca3c:	cmp	x9, x8
  46ca40:	b.ge	46ca60 <readlinkat@plt+0x69b30>  // b.tcont
  46ca44:	ldr	x8, [sp, #9896]
  46ca48:	ldrsw	x9, [sp, #9936]
  46ca4c:	add	x8, x8, x9
  46ca50:	str	x8, [sp, #9888]
  46ca54:	ldr	w10, [sp, #9664]
  46ca58:	tbnz	w10, #0, 46ca88 <readlinkat@plt+0x69b58>
  46ca5c:	b	46ca78 <readlinkat@plt+0x69b48>
  46ca60:	ldr	x8, [sp, #9896]
  46ca64:	ldrsw	x9, [sp, #9936]
  46ca68:	add	x8, x8, x9
  46ca6c:	str	x8, [sp, #9888]
  46ca70:	ldr	w10, [sp, #9668]
  46ca74:	tbnz	w10, #0, 46ca88 <readlinkat@plt+0x69b58>
  46ca78:	ldr	x0, [sp, #9888]
  46ca7c:	bl	443ce4 <readlinkat@plt+0x40db4>
  46ca80:	tbnz	w0, #0, 46ca88 <readlinkat@plt+0x69b58>
  46ca84:	b	46caac <readlinkat@plt+0x69b7c>
  46ca88:	add	x8, sp, #0x2, lsl #12
  46ca8c:	add	x8, x8, #0x870
  46ca90:	ldrb	w9, [x8, #217]
  46ca94:	tbnz	w9, #0, 46ca9c <readlinkat@plt+0x69b6c>
  46ca98:	b	46caa8 <readlinkat@plt+0x69b78>
  46ca9c:	adrp	x0, 47e000 <renameat2@@Base+0xa768>
  46caa0:	add	x0, x0, #0x80b
  46caa4:	bl	443c04 <readlinkat@plt+0x40cd4>
  46caa8:	b	46cd54 <readlinkat@plt+0x69e24>
  46caac:	ldr	x8, [sp, #9888]
  46cab0:	ldur	x9, [x29, #-8]
  46cab4:	str	x8, [x9]
  46cab8:	ldrsw	x8, [sp, #9940]
  46cabc:	ldur	x9, [x29, #-8]
  46cac0:	str	x8, [x9, #8]
  46cac4:	add	x8, sp, #0x2, lsl #12
  46cac8:	add	x8, x8, #0x870
  46cacc:	ldrb	w10, [x8, #217]
  46cad0:	tbnz	w10, #0, 46cad8 <readlinkat@plt+0x69ba8>
  46cad4:	b	46cb68 <readlinkat@plt+0x69c38>
  46cad8:	ldr	x8, [sp, #10480]
  46cadc:	ldr	x9, [sp, #10488]
  46cae0:	orr	x8, x8, x9
  46cae4:	ldr	x9, [sp, #10496]
  46cae8:	orr	x8, x8, x9
  46caec:	ldrsw	x9, [sp, #10504]
  46caf0:	orr	x8, x8, x9
  46caf4:	cbz	x8, 46cb68 <readlinkat@plt+0x69c38>
  46caf8:	ldr	x1, [sp, #10480]
  46cafc:	ldr	x2, [sp, #10488]
  46cb00:	ldr	x3, [sp, #10496]
  46cb04:	ldr	w4, [sp, #10504]
  46cb08:	adrp	x0, 47e000 <renameat2@@Base+0xa768>
  46cb0c:	add	x0, x0, #0x83b
  46cb10:	bl	443c04 <readlinkat@plt+0x40cd4>
  46cb14:	ldr	x1, [sp, #9888]
  46cb18:	adrp	x0, 47e000 <renameat2@@Base+0xa768>
  46cb1c:	add	x0, x0, #0x884
  46cb20:	bl	443c04 <readlinkat@plt+0x40cd4>
  46cb24:	ldur	w8, [x29, #-72]
  46cb28:	mov	w9, #0xffffffff            	// #-1
  46cb2c:	cmp	w8, w9
  46cb30:	b.eq	46cb68 <readlinkat@plt+0x69c38>  // b.none
  46cb34:	ldr	x0, [sp, #10736]
  46cb38:	ldur	x1, [x29, #-8]
  46cb3c:	add	x2, sp, #0x2, lsl #12
  46cb40:	add	x2, x2, #0x668
  46cb44:	bl	47557c <renameat2@@Base+0x1ce4>
  46cb48:	cbz	x0, 46cb68 <readlinkat@plt+0x69c38>
  46cb4c:	ldur	w8, [x29, #-72]
  46cb50:	ldr	w9, [sp, #9864]
  46cb54:	cmp	w8, w9
  46cb58:	b.eq	46cb68 <readlinkat@plt+0x69c38>  // b.none
  46cb5c:	adrp	x0, 47e000 <renameat2@@Base+0xa768>
  46cb60:	add	x0, x0, #0x8a6
  46cb64:	bl	443c04 <readlinkat@plt+0x40cd4>
  46cb68:	add	x8, sp, #0x2, lsl #12
  46cb6c:	add	x8, x8, #0x870
  46cb70:	ldrb	w9, [x8, #217]
  46cb74:	tbnz	w9, #0, 46cb7c <readlinkat@plt+0x69c4c>
  46cb78:	b	46cd44 <readlinkat@plt+0x69e14>
  46cb7c:	ldur	x8, [x29, #-48]
  46cb80:	cbnz	x8, 46cb94 <readlinkat@plt+0x69c64>
  46cb84:	adrp	x0, 47e000 <renameat2@@Base+0xa768>
  46cb88:	add	x0, x0, #0x8e3
  46cb8c:	bl	443c04 <readlinkat@plt+0x40cd4>
  46cb90:	b	46cbc8 <readlinkat@plt+0x69c98>
  46cb94:	ldur	x0, [x29, #-48]
  46cb98:	adrp	x1, 47e000 <renameat2@@Base+0xa768>
  46cb9c:	add	x1, x1, #0x2bc
  46cba0:	bl	402bb0 <strcmp@plt>
  46cba4:	cbnz	w0, 46cbb8 <readlinkat@plt+0x69c88>
  46cba8:	adrp	x0, 47e000 <renameat2@@Base+0xa768>
  46cbac:	add	x0, x0, #0x8fd
  46cbb0:	bl	443c04 <readlinkat@plt+0x40cd4>
  46cbb4:	b	46cbc8 <readlinkat@plt+0x69c98>
  46cbb8:	ldur	x1, [x29, #-48]
  46cbbc:	adrp	x0, 47e000 <renameat2@@Base+0xa768>
  46cbc0:	add	x0, x0, #0x917
  46cbc4:	bl	443c04 <readlinkat@plt+0x40cd4>
  46cbc8:	ldur	x8, [x29, #-8]
  46cbcc:	ldr	x8, [x8]
  46cbd0:	str	x8, [sp, #9824]
  46cbd4:	ldur	x8, [x29, #-8]
  46cbd8:	ldr	x8, [x8, #8]
  46cbdc:	str	w8, [sp, #9820]
  46cbe0:	ldr	x1, [sp, #9824]
  46cbe4:	ldr	w2, [sp, #9820]
  46cbe8:	adrp	x0, 47e000 <renameat2@@Base+0xa768>
  46cbec:	add	x0, x0, #0x93c
  46cbf0:	bl	443c04 <readlinkat@plt+0x40cd4>
  46cbf4:	ldur	x0, [x29, #-8]
  46cbf8:	add	x1, sp, #0x2, lsl #12
  46cbfc:	add	x1, x1, #0x620
  46cc00:	bl	402a60 <gmtime_r@plt>
  46cc04:	cmp	x0, #0x0
  46cc08:	cset	w8, ne  // ne = any
  46cc0c:	mov	w9, #0x1                   	// #1
  46cc10:	eor	w8, w8, #0x1
  46cc14:	eor	w8, w8, w9
  46cc18:	and	w8, w8, w9
  46cc1c:	add	x9, sp, #0x1, lsl #12
  46cc20:	add	x9, x9, #0x5e8
  46cc24:	strb	w8, [x9, #4095]
  46cc28:	add	x8, sp, #0x1, lsl #12
  46cc2c:	add	x8, x8, #0x5e8
  46cc30:	ldrb	w8, [x8, #4095]
  46cc34:	tbnz	w8, #0, 46cc3c <readlinkat@plt+0x69d0c>
  46cc38:	b	46cc74 <readlinkat@plt+0x69d44>
  46cc3c:	add	x0, sp, #0x2, lsl #12
  46cc40:	add	x0, x0, #0x620
  46cc44:	mov	x8, xzr
  46cc48:	mov	x1, x8
  46cc4c:	add	x2, sp, #0x2, lsl #12
  46cc50:	add	x2, x2, #0xa91
  46cc54:	mov	w3, #0x64                  	// #100
  46cc58:	bl	470db8 <readlinkat@plt+0x6de88>
  46cc5c:	adrp	x8, 47e000 <renameat2@@Base+0xa768>
  46cc60:	add	x8, x8, #0x95d
  46cc64:	str	x0, [sp, #24]
  46cc68:	mov	x0, x8
  46cc6c:	ldr	x1, [sp, #24]
  46cc70:	bl	443c04 <readlinkat@plt+0x40cd4>
  46cc74:	ldr	x0, [sp, #10736]
  46cc78:	ldur	x1, [x29, #-8]
  46cc7c:	add	x2, sp, #0x2, lsl #12
  46cc80:	add	x2, x2, #0x5e8
  46cc84:	bl	47557c <renameat2@@Base+0x1ce4>
  46cc88:	cbz	x0, 46cd44 <readlinkat@plt+0x69e14>
  46cc8c:	mov	w8, #0x1                   	// #1
  46cc90:	add	x9, sp, #0x1, lsl #12
  46cc94:	add	x9, x9, #0x5e7
  46cc98:	strb	w8, [x9, #4095]
  46cc9c:	ldr	x9, [sp, #9744]
  46cca0:	str	x9, [sp, #9688]
  46cca4:	add	x8, sp, #0x1, lsl #12
  46cca8:	add	x8, x8, #0x5e7
  46ccac:	ldrb	w8, [x8, #4095]
  46ccb0:	tbnz	w8, #0, 46ccb8 <readlinkat@plt+0x69d88>
  46ccb4:	b	46cd0c <readlinkat@plt+0x69ddc>
  46ccb8:	add	x0, sp, #0x2, lsl #12
  46ccbc:	add	x0, x0, #0x5e8
  46ccc0:	mov	x8, xzr
  46ccc4:	mov	x1, x8
  46ccc8:	add	x2, sp, #0x2, lsl #12
  46cccc:	add	x2, x2, #0xa91
  46ccd0:	mov	w3, #0x64                  	// #100
  46ccd4:	bl	470db8 <readlinkat@plt+0x6de88>
  46ccd8:	ldr	x8, [sp, #9688]
  46ccdc:	str	x0, [sp, #16]
  46cce0:	mov	w0, w8
  46cce4:	sub	x1, x29, #0xbb
  46cce8:	bl	46cd98 <readlinkat@plt+0x69e68>
  46ccec:	adrp	x9, 47e000 <renameat2@@Base+0xa768>
  46ccf0:	add	x9, x9, #0x96e
  46ccf4:	str	x0, [sp, #8]
  46ccf8:	mov	x0, x9
  46ccfc:	ldr	x1, [sp, #16]
  46cd00:	ldr	x2, [sp, #8]
  46cd04:	bl	443c04 <readlinkat@plt+0x40cd4>
  46cd08:	b	46cd44 <readlinkat@plt+0x69e14>
  46cd0c:	add	x0, sp, #0x2, lsl #12
  46cd10:	add	x0, x0, #0x5e8
  46cd14:	mov	x8, xzr
  46cd18:	mov	x1, x8
  46cd1c:	add	x2, sp, #0x2, lsl #12
  46cd20:	add	x2, x2, #0xa91
  46cd24:	mov	w3, #0x64                  	// #100
  46cd28:	bl	470db8 <readlinkat@plt+0x6de88>
  46cd2c:	adrp	x8, 47e000 <renameat2@@Base+0xa768>
  46cd30:	add	x8, x8, #0x981
  46cd34:	str	x0, [sp]
  46cd38:	mov	x0, x8
  46cd3c:	ldr	x1, [sp]
  46cd40:	bl	443c04 <readlinkat@plt+0x40cd4>
  46cd44:	mov	w8, #0x1                   	// #1
  46cd48:	add	x9, sp, #0x1, lsl #12
  46cd4c:	add	x9, x9, #0xa91
  46cd50:	strb	w8, [x9, #4095]
  46cd54:	ldr	x8, [sp, #10736]
  46cd58:	ldur	x9, [x29, #-40]
  46cd5c:	cmp	x8, x9
  46cd60:	b.eq	46cd6c <readlinkat@plt+0x69e3c>  // b.none
  46cd64:	ldr	x0, [sp, #10736]
  46cd68:	bl	47552c <renameat2@@Base+0x1c94>
  46cd6c:	ldr	x0, [sp, #10880]
  46cd70:	bl	402c30 <free@plt>
  46cd74:	add	x8, sp, #0x1, lsl #12
  46cd78:	add	x8, x8, #0xa91
  46cd7c:	ldrb	w8, [x8, #4095]
  46cd80:	and	w0, w8, #0x1
  46cd84:	add	sp, sp, #0x2, lsl #12
  46cd88:	add	sp, sp, #0xbb0
  46cd8c:	ldr	x28, [sp, #16]
  46cd90:	ldp	x29, x30, [sp], #32
  46cd94:	ret
  46cd98:	sub	sp, sp, #0x50
  46cd9c:	stp	x29, x30, [sp, #64]
  46cda0:	add	x29, sp, #0x40
  46cda4:	mov	w8, #0x2d                  	// #45
  46cda8:	mov	w9, #0x2b                  	// #43
  46cdac:	mov	w10, #0xe10                 	// #3600
  46cdb0:	adrp	x11, 47e000 <renameat2@@Base+0xa768>
  46cdb4:	add	x11, x11, #0xcf6
  46cdb8:	stur	w0, [x29, #-4]
  46cdbc:	stur	x1, [x29, #-16]
  46cdc0:	ldur	x12, [x29, #-16]
  46cdc4:	stur	x12, [x29, #-24]
  46cdc8:	ldur	w13, [x29, #-4]
  46cdcc:	cmp	w13, #0x0
  46cdd0:	csel	w8, w8, w9, lt  // lt = tstop
  46cdd4:	sturb	w8, [x29, #-25]
  46cdd8:	ldur	w8, [x29, #-4]
  46cddc:	sdiv	w0, w8, w10
  46cde0:	str	w10, [sp, #16]
  46cde4:	str	x11, [sp, #8]
  46cde8:	bl	402910 <abs@plt>
  46cdec:	str	w0, [sp, #32]
  46cdf0:	ldur	x0, [x29, #-16]
  46cdf4:	ldurb	w2, [x29, #-25]
  46cdf8:	ldr	w3, [sp, #32]
  46cdfc:	ldr	x1, [sp, #8]
  46ce00:	bl	402870 <sprintf@plt>
  46ce04:	ldur	x11, [x29, #-24]
  46ce08:	mov	w1, w0
  46ce0c:	sxtw	x12, w1
  46ce10:	add	x11, x11, x12
  46ce14:	stur	x11, [x29, #-24]
  46ce18:	ldur	w8, [x29, #-4]
  46ce1c:	ldr	w9, [sp, #16]
  46ce20:	sdiv	w10, w8, w9
  46ce24:	mul	w10, w10, w9
  46ce28:	subs	w0, w8, w10
  46ce2c:	bl	402910 <abs@plt>
  46ce30:	str	w0, [sp, #28]
  46ce34:	ldr	w8, [sp, #28]
  46ce38:	cbz	w8, 46cf24 <readlinkat@plt+0x69ff4>
  46ce3c:	ldr	w8, [sp, #28]
  46ce40:	mov	w9, #0x3c                  	// #60
  46ce44:	sdiv	w8, w8, w9
  46ce48:	str	w8, [sp, #24]
  46ce4c:	ldr	w8, [sp, #28]
  46ce50:	sdiv	w10, w8, w9
  46ce54:	mul	w9, w10, w9
  46ce58:	subs	w8, w8, w9
  46ce5c:	str	w8, [sp, #20]
  46ce60:	ldur	x11, [x29, #-24]
  46ce64:	add	x12, x11, #0x1
  46ce68:	stur	x12, [x29, #-24]
  46ce6c:	mov	w8, #0x3a                  	// #58
  46ce70:	strb	w8, [x11]
  46ce74:	ldr	w8, [sp, #24]
  46ce78:	mov	w9, #0xa                   	// #10
  46ce7c:	sdiv	w8, w8, w9
  46ce80:	add	w8, w8, #0x30
  46ce84:	ldur	x11, [x29, #-24]
  46ce88:	add	x12, x11, #0x1
  46ce8c:	stur	x12, [x29, #-24]
  46ce90:	strb	w8, [x11]
  46ce94:	ldr	w8, [sp, #24]
  46ce98:	sdiv	w10, w8, w9
  46ce9c:	mul	w9, w10, w9
  46cea0:	subs	w8, w8, w9
  46cea4:	add	w8, w8, #0x30
  46cea8:	ldur	x11, [x29, #-24]
  46ceac:	add	x12, x11, #0x1
  46ceb0:	stur	x12, [x29, #-24]
  46ceb4:	strb	w8, [x11]
  46ceb8:	ldr	w8, [sp, #20]
  46cebc:	cbz	w8, 46cf18 <readlinkat@plt+0x69fe8>
  46cec0:	ldur	x8, [x29, #-24]
  46cec4:	add	x9, x8, #0x1
  46cec8:	stur	x9, [x29, #-24]
  46cecc:	mov	w10, #0x3a                  	// #58
  46ced0:	strb	w10, [x8]
  46ced4:	ldr	w10, [sp, #20]
  46ced8:	mov	w11, #0xa                   	// #10
  46cedc:	sdiv	w10, w10, w11
  46cee0:	add	w10, w10, #0x30
  46cee4:	ldur	x8, [x29, #-24]
  46cee8:	add	x9, x8, #0x1
  46ceec:	stur	x9, [x29, #-24]
  46cef0:	strb	w10, [x8]
  46cef4:	ldr	w10, [sp, #20]
  46cef8:	sdiv	w12, w10, w11
  46cefc:	mul	w11, w12, w11
  46cf00:	subs	w10, w10, w11
  46cf04:	add	w10, w10, #0x30
  46cf08:	ldur	x8, [x29, #-24]
  46cf0c:	add	x9, x8, #0x1
  46cf10:	stur	x9, [x29, #-24]
  46cf14:	strb	w10, [x8]
  46cf18:	ldur	x8, [x29, #-24]
  46cf1c:	mov	w9, #0x0                   	// #0
  46cf20:	strb	w9, [x8]
  46cf24:	ldur	x0, [x29, #-16]
  46cf28:	ldp	x29, x30, [sp, #64]
  46cf2c:	add	sp, sp, #0x50
  46cf30:	ret
  46cf34:	stp	x29, x30, [sp, #-32]!
  46cf38:	str	x28, [sp, #16]
  46cf3c:	mov	x29, sp
  46cf40:	sub	sp, sp, #0x210
  46cf44:	mov	x8, xzr
  46cf48:	mov	w9, #0x0                   	// #0
  46cf4c:	mov	w10, #0x1                   	// #1
  46cf50:	mov	w11, #0x1                   	// #1
  46cf54:	and	w11, w1, w11
  46cf58:	sturb	w11, [x29, #-2]
  46cf5c:	stur	x2, [x29, #-16]
  46cf60:	ldr	x12, [x0, #8]
  46cf64:	stur	x12, [x29, #-24]
  46cf68:	ldur	x12, [x29, #-24]
  46cf6c:	cmp	x8, x12
  46cf70:	cset	w11, gt
  46cf74:	stur	x0, [x29, #-32]
  46cf78:	stur	w9, [x29, #-36]
  46cf7c:	stur	w10, [x29, #-40]
  46cf80:	tbnz	w11, #0, 46cfd8 <readlinkat@plt+0x6a0a8>
  46cf84:	ldur	x8, [x29, #-32]
  46cf88:	ldr	x9, [x8, #16]
  46cf8c:	cmp	x9, #0x2
  46cf90:	b.ne	46cfd8 <readlinkat@plt+0x6a0a8>  // b.any
  46cf94:	ldur	x8, [x29, #-24]
  46cf98:	mov	w9, #0x76c                 	// #1900
  46cf9c:	mov	w10, #0x7d0                 	// #2000
  46cfa0:	cmp	x8, #0x45
  46cfa4:	csel	w9, w10, w9, lt  // lt = tstop
  46cfa8:	ldur	x8, [x29, #-24]
  46cfac:	add	x8, x8, w9, sxtw
  46cfb0:	stur	x8, [x29, #-24]
  46cfb4:	ldurb	w9, [x29, #-2]
  46cfb8:	tbnz	w9, #0, 46cfc0 <readlinkat@plt+0x6a090>
  46cfbc:	b	46cfd8 <readlinkat@plt+0x6a0a8>
  46cfc0:	ldur	x8, [x29, #-32]
  46cfc4:	ldr	x1, [x8, #8]
  46cfc8:	ldur	x2, [x29, #-24]
  46cfcc:	adrp	x0, 47e000 <renameat2@@Base+0xa768>
  46cfd0:	add	x0, x0, #0xcfd
  46cfd4:	bl	443c04 <readlinkat@plt+0x40cd4>
  46cfd8:	ldur	x8, [x29, #-24]
  46cfdc:	cmp	x8, #0x0
  46cfe0:	cset	w9, ge  // ge = tcont
  46cfe4:	tbnz	w9, #0, 46ebd4 <readlinkat@plt+0x6bca4>
  46cfe8:	ldur	w8, [x29, #-36]
  46cfec:	tbnz	w8, #0, 46cff4 <readlinkat@plt+0x6a0c4>
  46cff0:	b	46d5e0 <readlinkat@plt+0x6a6b0>
  46cff4:	ldur	w8, [x29, #-36]
  46cff8:	tbnz	w8, #0, 46d000 <readlinkat@plt+0x6a0d0>
  46cffc:	b	46d330 <readlinkat@plt+0x6a400>
  46d000:	ldur	x8, [x29, #-24]
  46d004:	lsl	w8, w8, #24
  46d008:	asr	w8, w8, #24
  46d00c:	mov	w9, wzr
  46d010:	mul	w8, w9, w8
  46d014:	subs	w8, w8, #0x6c
  46d018:	mul	w8, w9, w8
  46d01c:	subs	w8, w8, #0x1
  46d020:	cmp	w8, #0x0
  46d024:	cset	w8, ge  // ge = tcont
  46d028:	tbnz	w8, #0, 46d06c <readlinkat@plt+0x6a13c>
  46d02c:	ldur	x8, [x29, #-24]
  46d030:	lsl	w8, w8, #24
  46d034:	asr	w8, w8, #24
  46d038:	mov	w9, wzr
  46d03c:	mul	w8, w9, w8
  46d040:	subs	w8, w8, #0x6c
  46d044:	mul	w8, w9, w8
  46d048:	add	w8, w8, #0x1
  46d04c:	lsl	w8, w8, #30
  46d050:	subs	w8, w8, #0x1
  46d054:	mov	w9, #0x2                   	// #2
  46d058:	mul	w8, w8, w9
  46d05c:	add	w8, w8, #0x1
  46d060:	mvn	w8, w8
  46d064:	stur	w8, [x29, #-44]
  46d068:	b	46d090 <readlinkat@plt+0x6a160>
  46d06c:	ldur	x8, [x29, #-24]
  46d070:	lsl	w8, w8, #24
  46d074:	asr	w8, w8, #24
  46d078:	mov	w9, wzr
  46d07c:	mul	w8, w9, w8
  46d080:	subs	w8, w8, #0x6c
  46d084:	mul	w8, w9, w8
  46d088:	add	w8, w8, #0x0
  46d08c:	stur	w8, [x29, #-44]
  46d090:	ldur	w8, [x29, #-44]
  46d094:	cmp	w8, #0x0
  46d098:	cset	w8, ge  // ge = tcont
  46d09c:	tbnz	w8, #0, 46d214 <readlinkat@plt+0x6a2e4>
  46d0a0:	ldur	x8, [x29, #-24]
  46d0a4:	lsl	w8, w8, #24
  46d0a8:	asr	w8, w8, #24
  46d0ac:	cmp	w8, #0x0
  46d0b0:	cset	w8, ge  // ge = tcont
  46d0b4:	tbnz	w8, #0, 46d164 <readlinkat@plt+0x6a234>
  46d0b8:	ldur	x8, [x29, #-24]
  46d0bc:	lsl	w8, w8, #24
  46d0c0:	asr	w8, w8, #24
  46d0c4:	mov	w9, wzr
  46d0c8:	mul	w8, w9, w8
  46d0cc:	subs	w8, w8, #0x6c
  46d0d0:	mul	w8, w9, w8
  46d0d4:	subs	w8, w8, #0x1
  46d0d8:	cmp	w8, #0x0
  46d0dc:	cset	w8, ge  // ge = tcont
  46d0e0:	tbnz	w8, #0, 46d120 <readlinkat@plt+0x6a1f0>
  46d0e4:	ldur	x8, [x29, #-24]
  46d0e8:	lsl	w8, w8, #24
  46d0ec:	asr	w8, w8, #24
  46d0f0:	mov	w9, wzr
  46d0f4:	mul	w8, w9, w8
  46d0f8:	subs	w8, w8, #0x6c
  46d0fc:	mul	w8, w9, w8
  46d100:	add	w8, w8, #0x1
  46d104:	lsl	w8, w8, #30
  46d108:	subs	w8, w8, #0x1
  46d10c:	mov	w9, #0x2                   	// #2
  46d110:	mul	w8, w8, w9
  46d114:	add	w8, w8, #0x1
  46d118:	stur	w8, [x29, #-48]
  46d11c:	b	46d144 <readlinkat@plt+0x6a214>
  46d120:	ldur	x8, [x29, #-24]
  46d124:	lsl	w8, w8, #24
  46d128:	asr	w8, w8, #24
  46d12c:	mov	w9, wzr
  46d130:	mul	w8, w9, w8
  46d134:	subs	w8, w8, #0x6c
  46d138:	mul	w8, w9, w8
  46d13c:	subs	w8, w8, #0x1
  46d140:	stur	w8, [x29, #-48]
  46d144:	ldur	w8, [x29, #-48]
  46d148:	ldur	x9, [x29, #-24]
  46d14c:	lsl	w9, w9, #24
  46d150:	add	w8, w8, w9, asr #24
  46d154:	mov	w9, #0xffffff94            	// #-108
  46d158:	cmp	w8, w9
  46d15c:	b.lt	46d2d8 <readlinkat@plt+0x6a3a8>  // b.tstop
  46d160:	b	46d278 <readlinkat@plt+0x6a348>
  46d164:	ldur	x8, [x29, #-24]
  46d168:	lsl	w8, w8, #24
  46d16c:	asr	w8, w8, #24
  46d170:	mov	w9, wzr
  46d174:	mul	w8, w9, w8
  46d178:	subs	w8, w8, #0x6c
  46d17c:	mul	w8, w9, w8
  46d180:	subs	w8, w8, #0x1
  46d184:	cmp	w8, #0x0
  46d188:	cset	w8, ge  // ge = tcont
  46d18c:	tbnz	w8, #0, 46d1d0 <readlinkat@plt+0x6a2a0>
  46d190:	ldur	x8, [x29, #-24]
  46d194:	lsl	w8, w8, #24
  46d198:	asr	w8, w8, #24
  46d19c:	mov	w9, wzr
  46d1a0:	mul	w8, w9, w8
  46d1a4:	subs	w8, w8, #0x6c
  46d1a8:	mul	w8, w9, w8
  46d1ac:	add	w8, w8, #0x1
  46d1b0:	lsl	w8, w8, #30
  46d1b4:	subs	w8, w8, #0x1
  46d1b8:	mov	w9, #0x2                   	// #2
  46d1bc:	mul	w8, w8, w9
  46d1c0:	add	w8, w8, #0x1
  46d1c4:	mvn	w8, w8
  46d1c8:	stur	w8, [x29, #-52]
  46d1cc:	b	46d1f4 <readlinkat@plt+0x6a2c4>
  46d1d0:	ldur	x8, [x29, #-24]
  46d1d4:	lsl	w8, w8, #24
  46d1d8:	asr	w8, w8, #24
  46d1dc:	mov	w9, wzr
  46d1e0:	mul	w8, w9, w8
  46d1e4:	subs	w8, w8, #0x6c
  46d1e8:	mul	w8, w9, w8
  46d1ec:	add	w8, w8, #0x0
  46d1f0:	stur	w8, [x29, #-52]
  46d1f4:	ldur	w8, [x29, #-52]
  46d1f8:	ldur	x9, [x29, #-24]
  46d1fc:	lsl	w9, w9, #24
  46d200:	add	w8, w8, w9, asr #24
  46d204:	mov	w9, #0xffffff94            	// #-108
  46d208:	cmp	w9, w8
  46d20c:	b.lt	46d2d8 <readlinkat@plt+0x6a3a8>  // b.tstop
  46d210:	b	46d278 <readlinkat@plt+0x6a348>
  46d214:	ldur	w8, [x29, #-40]
  46d218:	tbnz	w8, #0, 46d220 <readlinkat@plt+0x6a2f0>
  46d21c:	b	46d22c <readlinkat@plt+0x6a2fc>
  46d220:	ldur	w8, [x29, #-40]
  46d224:	tbnz	w8, #0, 46d2d8 <readlinkat@plt+0x6a3a8>
  46d228:	b	46d278 <readlinkat@plt+0x6a348>
  46d22c:	ldur	x8, [x29, #-24]
  46d230:	lsl	w8, w8, #24
  46d234:	asr	w8, w8, #24
  46d238:	cmp	w8, #0x0
  46d23c:	cset	w8, ge  // ge = tcont
  46d240:	tbnz	w8, #0, 46d260 <readlinkat@plt+0x6a330>
  46d244:	ldur	x8, [x29, #-24]
  46d248:	lsl	w8, w8, #24
  46d24c:	mov	w9, #0xffffff94            	// #-108
  46d250:	subs	w8, w9, w8, asr #24
  46d254:	cmp	w8, w9
  46d258:	b.le	46d2d8 <readlinkat@plt+0x6a3a8>
  46d25c:	b	46d278 <readlinkat@plt+0x6a348>
  46d260:	ldur	x8, [x29, #-24]
  46d264:	lsl	w8, w8, #24
  46d268:	asr	w8, w8, #24
  46d26c:	mov	w9, #0xffffff94            	// #-108
  46d270:	cmp	w9, w8
  46d274:	b.lt	46d2d8 <readlinkat@plt+0x6a3a8>  // b.tstop
  46d278:	ldur	x8, [x29, #-24]
  46d27c:	lsl	w8, w8, #24
  46d280:	mov	w9, #0xffffff94            	// #-108
  46d284:	subs	w8, w9, w8, asr #24
  46d288:	mov	w9, wzr
  46d28c:	mul	w8, w9, w8
  46d290:	subs	w8, w8, #0x1
  46d294:	cmp	w8, #0x0
  46d298:	cset	w8, ge  // ge = tcont
  46d29c:	tbnz	w8, #0, 46d2bc <readlinkat@plt+0x6a38c>
  46d2a0:	ldur	x8, [x29, #-24]
  46d2a4:	lsl	w8, w8, #24
  46d2a8:	mov	w9, #0xffffff94            	// #-108
  46d2ac:	subs	w8, w9, w8, asr #24
  46d2b0:	mov	w9, #0xffffff80            	// #-128
  46d2b4:	cmp	w8, w9
  46d2b8:	b.lt	46d2d8 <readlinkat@plt+0x6a3a8>  // b.tstop
  46d2bc:	ldur	x8, [x29, #-24]
  46d2c0:	lsl	w8, w8, #24
  46d2c4:	mov	w9, #0xffffff94            	// #-108
  46d2c8:	subs	w8, w9, w8, asr #24
  46d2cc:	mov	w9, #0x7f                  	// #127
  46d2d0:	cmp	w9, w8
  46d2d4:	b.ge	46d304 <readlinkat@plt+0x6a3d4>  // b.tcont
  46d2d8:	ldur	x8, [x29, #-24]
  46d2dc:	lsl	w8, w8, #24
  46d2e0:	mov	w9, #0xffffff94            	// #-108
  46d2e4:	subs	w8, w9, w8, asr #24
  46d2e8:	lsl	w8, w8, #24
  46d2ec:	asr	w8, w8, #24
  46d2f0:	ldur	x10, [x29, #-16]
  46d2f4:	str	w8, [x10]
  46d2f8:	ldur	w8, [x29, #-40]
  46d2fc:	tbnz	w8, #0, 4705a0 <readlinkat@plt+0x6d670>
  46d300:	b	4705cc <readlinkat@plt+0x6d69c>
  46d304:	ldur	x8, [x29, #-24]
  46d308:	lsl	w8, w8, #24
  46d30c:	mov	w9, #0xffffff94            	// #-108
  46d310:	subs	w8, w9, w8, asr #24
  46d314:	lsl	w8, w8, #24
  46d318:	asr	w8, w8, #24
  46d31c:	ldur	x10, [x29, #-16]
  46d320:	str	w8, [x10]
  46d324:	ldur	w8, [x29, #-36]
  46d328:	tbnz	w8, #0, 4705a0 <readlinkat@plt+0x6d670>
  46d32c:	b	4705cc <readlinkat@plt+0x6d69c>
  46d330:	ldur	x8, [x29, #-24]
  46d334:	mov	x9, xzr
  46d338:	mul	x8, x9, x8
  46d33c:	subs	x8, x8, #0x76c
  46d340:	mul	x8, x9, x8
  46d344:	subs	x8, x8, #0x1
  46d348:	cmp	x8, #0x0
  46d34c:	cset	w10, ge  // ge = tcont
  46d350:	tbnz	w10, #0, 46d38c <readlinkat@plt+0x6a45c>
  46d354:	ldur	x8, [x29, #-24]
  46d358:	mov	x9, xzr
  46d35c:	mul	x8, x9, x8
  46d360:	subs	x8, x8, #0x76c
  46d364:	mul	x8, x9, x8
  46d368:	add	x8, x8, #0x1
  46d36c:	lsl	x8, x8, #62
  46d370:	subs	x8, x8, #0x1
  46d374:	mov	x9, #0x2                   	// #2
  46d378:	mul	x8, x8, x9
  46d37c:	add	x8, x8, #0x1
  46d380:	mvn	x8, x8
  46d384:	stur	x8, [x29, #-64]
  46d388:	b	46d3a8 <readlinkat@plt+0x6a478>
  46d38c:	ldur	x8, [x29, #-24]
  46d390:	mov	x9, xzr
  46d394:	mul	x8, x9, x8
  46d398:	subs	x8, x8, #0x76c
  46d39c:	mul	x8, x9, x8
  46d3a0:	add	x8, x8, #0x0
  46d3a4:	stur	x8, [x29, #-64]
  46d3a8:	ldur	x8, [x29, #-64]
  46d3ac:	cmp	x8, #0x0
  46d3b0:	cset	w9, ge  // ge = tcont
  46d3b4:	tbnz	w9, #0, 46d4ec <readlinkat@plt+0x6a5bc>
  46d3b8:	ldur	x8, [x29, #-24]
  46d3bc:	cmp	x8, #0x0
  46d3c0:	cset	w9, ge  // ge = tcont
  46d3c4:	tbnz	w9, #0, 46d458 <readlinkat@plt+0x6a528>
  46d3c8:	ldur	x8, [x29, #-24]
  46d3cc:	mov	x9, xzr
  46d3d0:	mul	x8, x9, x8
  46d3d4:	subs	x8, x8, #0x76c
  46d3d8:	mul	x8, x9, x8
  46d3dc:	subs	x8, x8, #0x1
  46d3e0:	cmp	x8, #0x0
  46d3e4:	cset	w10, ge  // ge = tcont
  46d3e8:	tbnz	w10, #0, 46d420 <readlinkat@plt+0x6a4f0>
  46d3ec:	ldur	x8, [x29, #-24]
  46d3f0:	mov	x9, xzr
  46d3f4:	mul	x8, x9, x8
  46d3f8:	subs	x8, x8, #0x76c
  46d3fc:	mul	x8, x9, x8
  46d400:	add	x8, x8, #0x1
  46d404:	lsl	x8, x8, #62
  46d408:	subs	x8, x8, #0x1
  46d40c:	mov	x9, #0x2                   	// #2
  46d410:	mul	x8, x8, x9
  46d414:	add	x8, x8, #0x1
  46d418:	stur	x8, [x29, #-72]
  46d41c:	b	46d43c <readlinkat@plt+0x6a50c>
  46d420:	ldur	x8, [x29, #-24]
  46d424:	mov	x9, xzr
  46d428:	mul	x8, x9, x8
  46d42c:	subs	x8, x8, #0x76c
  46d430:	mul	x8, x9, x8
  46d434:	subs	x8, x8, #0x1
  46d438:	stur	x8, [x29, #-72]
  46d43c:	ldur	x8, [x29, #-72]
  46d440:	ldur	x9, [x29, #-24]
  46d444:	add	x8, x8, x9
  46d448:	mov	x9, #0xfffffffffffff894    	// #-1900
  46d44c:	cmp	x8, x9
  46d450:	b.lt	46d590 <readlinkat@plt+0x6a660>  // b.tstop
  46d454:	b	46d53c <readlinkat@plt+0x6a60c>
  46d458:	ldur	x8, [x29, #-24]
  46d45c:	mov	x9, xzr
  46d460:	mul	x8, x9, x8
  46d464:	subs	x8, x8, #0x76c
  46d468:	mul	x8, x9, x8
  46d46c:	subs	x8, x8, #0x1
  46d470:	cmp	x8, #0x0
  46d474:	cset	w10, ge  // ge = tcont
  46d478:	tbnz	w10, #0, 46d4b4 <readlinkat@plt+0x6a584>
  46d47c:	ldur	x8, [x29, #-24]
  46d480:	mov	x9, xzr
  46d484:	mul	x8, x9, x8
  46d488:	subs	x8, x8, #0x76c
  46d48c:	mul	x8, x9, x8
  46d490:	add	x8, x8, #0x1
  46d494:	lsl	x8, x8, #62
  46d498:	subs	x8, x8, #0x1
  46d49c:	mov	x9, #0x2                   	// #2
  46d4a0:	mul	x8, x8, x9
  46d4a4:	add	x8, x8, #0x1
  46d4a8:	mvn	x8, x8
  46d4ac:	stur	x8, [x29, #-80]
  46d4b0:	b	46d4d0 <readlinkat@plt+0x6a5a0>
  46d4b4:	ldur	x8, [x29, #-24]
  46d4b8:	mov	x9, xzr
  46d4bc:	mul	x8, x9, x8
  46d4c0:	subs	x8, x8, #0x76c
  46d4c4:	mul	x8, x9, x8
  46d4c8:	add	x8, x8, #0x0
  46d4cc:	stur	x8, [x29, #-80]
  46d4d0:	ldur	x8, [x29, #-80]
  46d4d4:	ldur	x9, [x29, #-24]
  46d4d8:	add	x8, x8, x9
  46d4dc:	mov	x9, #0xfffffffffffff894    	// #-1900
  46d4e0:	cmp	x9, x8
  46d4e4:	b.lt	46d590 <readlinkat@plt+0x6a660>  // b.tstop
  46d4e8:	b	46d53c <readlinkat@plt+0x6a60c>
  46d4ec:	ldur	w8, [x29, #-40]
  46d4f0:	tbnz	w8, #0, 46d4f8 <readlinkat@plt+0x6a5c8>
  46d4f4:	b	46d504 <readlinkat@plt+0x6a5d4>
  46d4f8:	ldur	w8, [x29, #-40]
  46d4fc:	tbnz	w8, #0, 46d590 <readlinkat@plt+0x6a660>
  46d500:	b	46d53c <readlinkat@plt+0x6a60c>
  46d504:	ldur	x8, [x29, #-24]
  46d508:	cmp	x8, #0x0
  46d50c:	cset	w9, ge  // ge = tcont
  46d510:	tbnz	w9, #0, 46d52c <readlinkat@plt+0x6a5fc>
  46d514:	ldur	x8, [x29, #-24]
  46d518:	mov	x9, #0xfffffffffffff894    	// #-1900
  46d51c:	subs	x8, x9, x8
  46d520:	cmp	x8, x9
  46d524:	b.le	46d590 <readlinkat@plt+0x6a660>
  46d528:	b	46d53c <readlinkat@plt+0x6a60c>
  46d52c:	ldur	x8, [x29, #-24]
  46d530:	mov	x9, #0xfffffffffffff894    	// #-1900
  46d534:	cmp	x9, x8
  46d538:	b.lt	46d590 <readlinkat@plt+0x6a660>  // b.tstop
  46d53c:	ldur	x8, [x29, #-24]
  46d540:	mov	x9, #0xfffffffffffff894    	// #-1900
  46d544:	subs	x8, x9, x8
  46d548:	mov	x9, xzr
  46d54c:	mul	x8, x9, x8
  46d550:	subs	x8, x8, #0x1
  46d554:	cmp	x8, #0x0
  46d558:	cset	w10, ge  // ge = tcont
  46d55c:	tbnz	w10, #0, 46d578 <readlinkat@plt+0x6a648>
  46d560:	ldur	x8, [x29, #-24]
  46d564:	mov	x9, #0xfffffffffffff894    	// #-1900
  46d568:	subs	x8, x9, x8
  46d56c:	mov	x9, #0xffffffffffffff80    	// #-128
  46d570:	cmp	x8, x9
  46d574:	b.lt	46d590 <readlinkat@plt+0x6a660>  // b.tstop
  46d578:	ldur	x8, [x29, #-24]
  46d57c:	mov	x9, #0xfffffffffffff894    	// #-1900
  46d580:	subs	x8, x9, x8
  46d584:	mov	x9, #0x7f                  	// #127
  46d588:	cmp	x9, x8
  46d58c:	b.ge	46d5b8 <readlinkat@plt+0x6a688>  // b.tcont
  46d590:	ldur	x8, [x29, #-24]
  46d594:	mov	w9, #0xfffff894            	// #-1900
  46d598:	subs	w8, w9, w8
  46d59c:	lsl	w8, w8, #24
  46d5a0:	asr	w8, w8, #24
  46d5a4:	ldur	x10, [x29, #-16]
  46d5a8:	str	w8, [x10]
  46d5ac:	ldur	w8, [x29, #-40]
  46d5b0:	tbnz	w8, #0, 4705a0 <readlinkat@plt+0x6d670>
  46d5b4:	b	4705cc <readlinkat@plt+0x6d69c>
  46d5b8:	ldur	x8, [x29, #-24]
  46d5bc:	mov	w9, #0xfffff894            	// #-1900
  46d5c0:	subs	w8, w9, w8
  46d5c4:	lsl	w8, w8, #24
  46d5c8:	asr	w8, w8, #24
  46d5cc:	ldur	x10, [x29, #-16]
  46d5d0:	str	w8, [x10]
  46d5d4:	ldur	w8, [x29, #-36]
  46d5d8:	tbnz	w8, #0, 4705a0 <readlinkat@plt+0x6d670>
  46d5dc:	b	4705cc <readlinkat@plt+0x6d69c>
  46d5e0:	ldur	w8, [x29, #-36]
  46d5e4:	tbnz	w8, #0, 46d5ec <readlinkat@plt+0x6a6bc>
  46d5e8:	b	46dbd8 <readlinkat@plt+0x6aca8>
  46d5ec:	ldur	w8, [x29, #-36]
  46d5f0:	tbnz	w8, #0, 46d5f8 <readlinkat@plt+0x6a6c8>
  46d5f4:	b	46d928 <readlinkat@plt+0x6a9f8>
  46d5f8:	ldur	x8, [x29, #-24]
  46d5fc:	lsl	w8, w8, #16
  46d600:	asr	w8, w8, #16
  46d604:	mov	w9, wzr
  46d608:	mul	w8, w9, w8
  46d60c:	subs	w8, w8, #0x76c
  46d610:	mul	w8, w9, w8
  46d614:	subs	w8, w8, #0x1
  46d618:	cmp	w8, #0x0
  46d61c:	cset	w8, ge  // ge = tcont
  46d620:	tbnz	w8, #0, 46d664 <readlinkat@plt+0x6a734>
  46d624:	ldur	x8, [x29, #-24]
  46d628:	lsl	w8, w8, #16
  46d62c:	asr	w8, w8, #16
  46d630:	mov	w9, wzr
  46d634:	mul	w8, w9, w8
  46d638:	subs	w8, w8, #0x76c
  46d63c:	mul	w8, w9, w8
  46d640:	add	w8, w8, #0x1
  46d644:	lsl	w8, w8, #30
  46d648:	subs	w8, w8, #0x1
  46d64c:	mov	w9, #0x2                   	// #2
  46d650:	mul	w8, w8, w9
  46d654:	add	w8, w8, #0x1
  46d658:	mvn	w8, w8
  46d65c:	stur	w8, [x29, #-84]
  46d660:	b	46d688 <readlinkat@plt+0x6a758>
  46d664:	ldur	x8, [x29, #-24]
  46d668:	lsl	w8, w8, #16
  46d66c:	asr	w8, w8, #16
  46d670:	mov	w9, wzr
  46d674:	mul	w8, w9, w8
  46d678:	subs	w8, w8, #0x76c
  46d67c:	mul	w8, w9, w8
  46d680:	add	w8, w8, #0x0
  46d684:	stur	w8, [x29, #-84]
  46d688:	ldur	w8, [x29, #-84]
  46d68c:	cmp	w8, #0x0
  46d690:	cset	w8, ge  // ge = tcont
  46d694:	tbnz	w8, #0, 46d80c <readlinkat@plt+0x6a8dc>
  46d698:	ldur	x8, [x29, #-24]
  46d69c:	lsl	w8, w8, #16
  46d6a0:	asr	w8, w8, #16
  46d6a4:	cmp	w8, #0x0
  46d6a8:	cset	w8, ge  // ge = tcont
  46d6ac:	tbnz	w8, #0, 46d75c <readlinkat@plt+0x6a82c>
  46d6b0:	ldur	x8, [x29, #-24]
  46d6b4:	lsl	w8, w8, #16
  46d6b8:	asr	w8, w8, #16
  46d6bc:	mov	w9, wzr
  46d6c0:	mul	w8, w9, w8
  46d6c4:	subs	w8, w8, #0x76c
  46d6c8:	mul	w8, w9, w8
  46d6cc:	subs	w8, w8, #0x1
  46d6d0:	cmp	w8, #0x0
  46d6d4:	cset	w8, ge  // ge = tcont
  46d6d8:	tbnz	w8, #0, 46d718 <readlinkat@plt+0x6a7e8>
  46d6dc:	ldur	x8, [x29, #-24]
  46d6e0:	lsl	w8, w8, #16
  46d6e4:	asr	w8, w8, #16
  46d6e8:	mov	w9, wzr
  46d6ec:	mul	w8, w9, w8
  46d6f0:	subs	w8, w8, #0x76c
  46d6f4:	mul	w8, w9, w8
  46d6f8:	add	w8, w8, #0x1
  46d6fc:	lsl	w8, w8, #30
  46d700:	subs	w8, w8, #0x1
  46d704:	mov	w9, #0x2                   	// #2
  46d708:	mul	w8, w8, w9
  46d70c:	add	w8, w8, #0x1
  46d710:	stur	w8, [x29, #-88]
  46d714:	b	46d73c <readlinkat@plt+0x6a80c>
  46d718:	ldur	x8, [x29, #-24]
  46d71c:	lsl	w8, w8, #16
  46d720:	asr	w8, w8, #16
  46d724:	mov	w9, wzr
  46d728:	mul	w8, w9, w8
  46d72c:	subs	w8, w8, #0x76c
  46d730:	mul	w8, w9, w8
  46d734:	subs	w8, w8, #0x1
  46d738:	stur	w8, [x29, #-88]
  46d73c:	ldur	w8, [x29, #-88]
  46d740:	ldur	x9, [x29, #-24]
  46d744:	lsl	w9, w9, #16
  46d748:	add	w8, w8, w9, asr #16
  46d74c:	mov	w9, #0xfffff894            	// #-1900
  46d750:	cmp	w8, w9
  46d754:	b.lt	46d8d0 <readlinkat@plt+0x6a9a0>  // b.tstop
  46d758:	b	46d870 <readlinkat@plt+0x6a940>
  46d75c:	ldur	x8, [x29, #-24]
  46d760:	lsl	w8, w8, #16
  46d764:	asr	w8, w8, #16
  46d768:	mov	w9, wzr
  46d76c:	mul	w8, w9, w8
  46d770:	subs	w8, w8, #0x76c
  46d774:	mul	w8, w9, w8
  46d778:	subs	w8, w8, #0x1
  46d77c:	cmp	w8, #0x0
  46d780:	cset	w8, ge  // ge = tcont
  46d784:	tbnz	w8, #0, 46d7c8 <readlinkat@plt+0x6a898>
  46d788:	ldur	x8, [x29, #-24]
  46d78c:	lsl	w8, w8, #16
  46d790:	asr	w8, w8, #16
  46d794:	mov	w9, wzr
  46d798:	mul	w8, w9, w8
  46d79c:	subs	w8, w8, #0x76c
  46d7a0:	mul	w8, w9, w8
  46d7a4:	add	w8, w8, #0x1
  46d7a8:	lsl	w8, w8, #30
  46d7ac:	subs	w8, w8, #0x1
  46d7b0:	mov	w9, #0x2                   	// #2
  46d7b4:	mul	w8, w8, w9
  46d7b8:	add	w8, w8, #0x1
  46d7bc:	mvn	w8, w8
  46d7c0:	stur	w8, [x29, #-92]
  46d7c4:	b	46d7ec <readlinkat@plt+0x6a8bc>
  46d7c8:	ldur	x8, [x29, #-24]
  46d7cc:	lsl	w8, w8, #16
  46d7d0:	asr	w8, w8, #16
  46d7d4:	mov	w9, wzr
  46d7d8:	mul	w8, w9, w8
  46d7dc:	subs	w8, w8, #0x76c
  46d7e0:	mul	w8, w9, w8
  46d7e4:	add	w8, w8, #0x0
  46d7e8:	stur	w8, [x29, #-92]
  46d7ec:	ldur	w8, [x29, #-92]
  46d7f0:	ldur	x9, [x29, #-24]
  46d7f4:	lsl	w9, w9, #16
  46d7f8:	add	w8, w8, w9, asr #16
  46d7fc:	mov	w9, #0xfffff894            	// #-1900
  46d800:	cmp	w9, w8
  46d804:	b.lt	46d8d0 <readlinkat@plt+0x6a9a0>  // b.tstop
  46d808:	b	46d870 <readlinkat@plt+0x6a940>
  46d80c:	ldur	w8, [x29, #-40]
  46d810:	tbnz	w8, #0, 46d818 <readlinkat@plt+0x6a8e8>
  46d814:	b	46d824 <readlinkat@plt+0x6a8f4>
  46d818:	ldur	w8, [x29, #-40]
  46d81c:	tbnz	w8, #0, 46d8d0 <readlinkat@plt+0x6a9a0>
  46d820:	b	46d870 <readlinkat@plt+0x6a940>
  46d824:	ldur	x8, [x29, #-24]
  46d828:	lsl	w8, w8, #16
  46d82c:	asr	w8, w8, #16
  46d830:	cmp	w8, #0x0
  46d834:	cset	w8, ge  // ge = tcont
  46d838:	tbnz	w8, #0, 46d858 <readlinkat@plt+0x6a928>
  46d83c:	ldur	x8, [x29, #-24]
  46d840:	lsl	w8, w8, #16
  46d844:	mov	w9, #0xfffff894            	// #-1900
  46d848:	subs	w8, w9, w8, asr #16
  46d84c:	cmp	w8, w9
  46d850:	b.le	46d8d0 <readlinkat@plt+0x6a9a0>
  46d854:	b	46d870 <readlinkat@plt+0x6a940>
  46d858:	ldur	x8, [x29, #-24]
  46d85c:	lsl	w8, w8, #16
  46d860:	asr	w8, w8, #16
  46d864:	mov	w9, #0xfffff894            	// #-1900
  46d868:	cmp	w9, w8
  46d86c:	b.lt	46d8d0 <readlinkat@plt+0x6a9a0>  // b.tstop
  46d870:	ldur	x8, [x29, #-24]
  46d874:	lsl	w8, w8, #16
  46d878:	mov	w9, #0xfffff894            	// #-1900
  46d87c:	subs	w8, w9, w8, asr #16
  46d880:	mov	w9, wzr
  46d884:	mul	w8, w9, w8
  46d888:	subs	w8, w8, #0x1
  46d88c:	cmp	w8, #0x0
  46d890:	cset	w8, ge  // ge = tcont
  46d894:	tbnz	w8, #0, 46d8b4 <readlinkat@plt+0x6a984>
  46d898:	ldur	x8, [x29, #-24]
  46d89c:	lsl	w8, w8, #16
  46d8a0:	mov	w9, #0xfffff894            	// #-1900
  46d8a4:	subs	w8, w9, w8, asr #16
  46d8a8:	mov	w9, #0xffff8000            	// #-32768
  46d8ac:	cmp	w8, w9
  46d8b0:	b.lt	46d8d0 <readlinkat@plt+0x6a9a0>  // b.tstop
  46d8b4:	ldur	x8, [x29, #-24]
  46d8b8:	lsl	w8, w8, #16
  46d8bc:	mov	w9, #0xfffff894            	// #-1900
  46d8c0:	subs	w8, w9, w8, asr #16
  46d8c4:	mov	w9, #0x7fff                	// #32767
  46d8c8:	cmp	w9, w8
  46d8cc:	b.ge	46d8fc <readlinkat@plt+0x6a9cc>  // b.tcont
  46d8d0:	ldur	x8, [x29, #-24]
  46d8d4:	lsl	w8, w8, #16
  46d8d8:	mov	w9, #0xfffff894            	// #-1900
  46d8dc:	subs	w8, w9, w8, asr #16
  46d8e0:	lsl	w8, w8, #16
  46d8e4:	asr	w8, w8, #16
  46d8e8:	ldur	x10, [x29, #-16]
  46d8ec:	str	w8, [x10]
  46d8f0:	ldur	w8, [x29, #-40]
  46d8f4:	tbnz	w8, #0, 4705a0 <readlinkat@plt+0x6d670>
  46d8f8:	b	4705cc <readlinkat@plt+0x6d69c>
  46d8fc:	ldur	x8, [x29, #-24]
  46d900:	lsl	w8, w8, #16
  46d904:	mov	w9, #0xfffff894            	// #-1900
  46d908:	subs	w8, w9, w8, asr #16
  46d90c:	lsl	w8, w8, #16
  46d910:	asr	w8, w8, #16
  46d914:	ldur	x10, [x29, #-16]
  46d918:	str	w8, [x10]
  46d91c:	ldur	w8, [x29, #-36]
  46d920:	tbnz	w8, #0, 4705a0 <readlinkat@plt+0x6d670>
  46d924:	b	4705cc <readlinkat@plt+0x6d69c>
  46d928:	ldur	x8, [x29, #-24]
  46d92c:	mov	x9, xzr
  46d930:	mul	x8, x9, x8
  46d934:	subs	x8, x8, #0x76c
  46d938:	mul	x8, x9, x8
  46d93c:	subs	x8, x8, #0x1
  46d940:	cmp	x8, #0x0
  46d944:	cset	w10, ge  // ge = tcont
  46d948:	tbnz	w10, #0, 46d984 <readlinkat@plt+0x6aa54>
  46d94c:	ldur	x8, [x29, #-24]
  46d950:	mov	x9, xzr
  46d954:	mul	x8, x9, x8
  46d958:	subs	x8, x8, #0x76c
  46d95c:	mul	x8, x9, x8
  46d960:	add	x8, x8, #0x1
  46d964:	lsl	x8, x8, #62
  46d968:	subs	x8, x8, #0x1
  46d96c:	mov	x9, #0x2                   	// #2
  46d970:	mul	x8, x8, x9
  46d974:	add	x8, x8, #0x1
  46d978:	mvn	x8, x8
  46d97c:	stur	x8, [x29, #-104]
  46d980:	b	46d9a0 <readlinkat@plt+0x6aa70>
  46d984:	ldur	x8, [x29, #-24]
  46d988:	mov	x9, xzr
  46d98c:	mul	x8, x9, x8
  46d990:	subs	x8, x8, #0x76c
  46d994:	mul	x8, x9, x8
  46d998:	add	x8, x8, #0x0
  46d99c:	stur	x8, [x29, #-104]
  46d9a0:	ldur	x8, [x29, #-104]
  46d9a4:	cmp	x8, #0x0
  46d9a8:	cset	w9, ge  // ge = tcont
  46d9ac:	tbnz	w9, #0, 46dae4 <readlinkat@plt+0x6abb4>
  46d9b0:	ldur	x8, [x29, #-24]
  46d9b4:	cmp	x8, #0x0
  46d9b8:	cset	w9, ge  // ge = tcont
  46d9bc:	tbnz	w9, #0, 46da50 <readlinkat@plt+0x6ab20>
  46d9c0:	ldur	x8, [x29, #-24]
  46d9c4:	mov	x9, xzr
  46d9c8:	mul	x8, x9, x8
  46d9cc:	subs	x8, x8, #0x76c
  46d9d0:	mul	x8, x9, x8
  46d9d4:	subs	x8, x8, #0x1
  46d9d8:	cmp	x8, #0x0
  46d9dc:	cset	w10, ge  // ge = tcont
  46d9e0:	tbnz	w10, #0, 46da18 <readlinkat@plt+0x6aae8>
  46d9e4:	ldur	x8, [x29, #-24]
  46d9e8:	mov	x9, xzr
  46d9ec:	mul	x8, x9, x8
  46d9f0:	subs	x8, x8, #0x76c
  46d9f4:	mul	x8, x9, x8
  46d9f8:	add	x8, x8, #0x1
  46d9fc:	lsl	x8, x8, #62
  46da00:	subs	x8, x8, #0x1
  46da04:	mov	x9, #0x2                   	// #2
  46da08:	mul	x8, x8, x9
  46da0c:	add	x8, x8, #0x1
  46da10:	stur	x8, [x29, #-112]
  46da14:	b	46da34 <readlinkat@plt+0x6ab04>
  46da18:	ldur	x8, [x29, #-24]
  46da1c:	mov	x9, xzr
  46da20:	mul	x8, x9, x8
  46da24:	subs	x8, x8, #0x76c
  46da28:	mul	x8, x9, x8
  46da2c:	subs	x8, x8, #0x1
  46da30:	stur	x8, [x29, #-112]
  46da34:	ldur	x8, [x29, #-112]
  46da38:	ldur	x9, [x29, #-24]
  46da3c:	add	x8, x8, x9
  46da40:	mov	x9, #0xfffffffffffff894    	// #-1900
  46da44:	cmp	x8, x9
  46da48:	b.lt	46db88 <readlinkat@plt+0x6ac58>  // b.tstop
  46da4c:	b	46db34 <readlinkat@plt+0x6ac04>
  46da50:	ldur	x8, [x29, #-24]
  46da54:	mov	x9, xzr
  46da58:	mul	x8, x9, x8
  46da5c:	subs	x8, x8, #0x76c
  46da60:	mul	x8, x9, x8
  46da64:	subs	x8, x8, #0x1
  46da68:	cmp	x8, #0x0
  46da6c:	cset	w10, ge  // ge = tcont
  46da70:	tbnz	w10, #0, 46daac <readlinkat@plt+0x6ab7c>
  46da74:	ldur	x8, [x29, #-24]
  46da78:	mov	x9, xzr
  46da7c:	mul	x8, x9, x8
  46da80:	subs	x8, x8, #0x76c
  46da84:	mul	x8, x9, x8
  46da88:	add	x8, x8, #0x1
  46da8c:	lsl	x8, x8, #62
  46da90:	subs	x8, x8, #0x1
  46da94:	mov	x9, #0x2                   	// #2
  46da98:	mul	x8, x8, x9
  46da9c:	add	x8, x8, #0x1
  46daa0:	mvn	x8, x8
  46daa4:	stur	x8, [x29, #-120]
  46daa8:	b	46dac8 <readlinkat@plt+0x6ab98>
  46daac:	ldur	x8, [x29, #-24]
  46dab0:	mov	x9, xzr
  46dab4:	mul	x8, x9, x8
  46dab8:	subs	x8, x8, #0x76c
  46dabc:	mul	x8, x9, x8
  46dac0:	add	x8, x8, #0x0
  46dac4:	stur	x8, [x29, #-120]
  46dac8:	ldur	x8, [x29, #-120]
  46dacc:	ldur	x9, [x29, #-24]
  46dad0:	add	x8, x8, x9
  46dad4:	mov	x9, #0xfffffffffffff894    	// #-1900
  46dad8:	cmp	x9, x8
  46dadc:	b.lt	46db88 <readlinkat@plt+0x6ac58>  // b.tstop
  46dae0:	b	46db34 <readlinkat@plt+0x6ac04>
  46dae4:	ldur	w8, [x29, #-40]
  46dae8:	tbnz	w8, #0, 46daf0 <readlinkat@plt+0x6abc0>
  46daec:	b	46dafc <readlinkat@plt+0x6abcc>
  46daf0:	ldur	w8, [x29, #-40]
  46daf4:	tbnz	w8, #0, 46db88 <readlinkat@plt+0x6ac58>
  46daf8:	b	46db34 <readlinkat@plt+0x6ac04>
  46dafc:	ldur	x8, [x29, #-24]
  46db00:	cmp	x8, #0x0
  46db04:	cset	w9, ge  // ge = tcont
  46db08:	tbnz	w9, #0, 46db24 <readlinkat@plt+0x6abf4>
  46db0c:	ldur	x8, [x29, #-24]
  46db10:	mov	x9, #0xfffffffffffff894    	// #-1900
  46db14:	subs	x8, x9, x8
  46db18:	cmp	x8, x9
  46db1c:	b.le	46db88 <readlinkat@plt+0x6ac58>
  46db20:	b	46db34 <readlinkat@plt+0x6ac04>
  46db24:	ldur	x8, [x29, #-24]
  46db28:	mov	x9, #0xfffffffffffff894    	// #-1900
  46db2c:	cmp	x9, x8
  46db30:	b.lt	46db88 <readlinkat@plt+0x6ac58>  // b.tstop
  46db34:	ldur	x8, [x29, #-24]
  46db38:	mov	x9, #0xfffffffffffff894    	// #-1900
  46db3c:	subs	x8, x9, x8
  46db40:	mov	x9, xzr
  46db44:	mul	x8, x9, x8
  46db48:	subs	x8, x8, #0x1
  46db4c:	cmp	x8, #0x0
  46db50:	cset	w10, ge  // ge = tcont
  46db54:	tbnz	w10, #0, 46db70 <readlinkat@plt+0x6ac40>
  46db58:	ldur	x8, [x29, #-24]
  46db5c:	mov	x9, #0xfffffffffffff894    	// #-1900
  46db60:	subs	x8, x9, x8
  46db64:	mov	x9, #0xffffffffffff8000    	// #-32768
  46db68:	cmp	x8, x9
  46db6c:	b.lt	46db88 <readlinkat@plt+0x6ac58>  // b.tstop
  46db70:	ldur	x8, [x29, #-24]
  46db74:	mov	x9, #0xfffffffffffff894    	// #-1900
  46db78:	subs	x8, x9, x8
  46db7c:	mov	x9, #0x7fff                	// #32767
  46db80:	cmp	x9, x8
  46db84:	b.ge	46dbb0 <readlinkat@plt+0x6ac80>  // b.tcont
  46db88:	ldur	x8, [x29, #-24]
  46db8c:	mov	w9, #0xfffff894            	// #-1900
  46db90:	subs	w8, w9, w8
  46db94:	lsl	w8, w8, #16
  46db98:	asr	w8, w8, #16
  46db9c:	ldur	x10, [x29, #-16]
  46dba0:	str	w8, [x10]
  46dba4:	ldur	w8, [x29, #-40]
  46dba8:	tbnz	w8, #0, 4705a0 <readlinkat@plt+0x6d670>
  46dbac:	b	4705cc <readlinkat@plt+0x6d69c>
  46dbb0:	ldur	x8, [x29, #-24]
  46dbb4:	mov	w9, #0xfffff894            	// #-1900
  46dbb8:	subs	w8, w9, w8
  46dbbc:	lsl	w8, w8, #16
  46dbc0:	asr	w8, w8, #16
  46dbc4:	ldur	x10, [x29, #-16]
  46dbc8:	str	w8, [x10]
  46dbcc:	ldur	w8, [x29, #-36]
  46dbd0:	tbnz	w8, #0, 4705a0 <readlinkat@plt+0x6d670>
  46dbd4:	b	4705cc <readlinkat@plt+0x6d69c>
  46dbd8:	ldur	w8, [x29, #-40]
  46dbdc:	tbnz	w8, #0, 46dbe4 <readlinkat@plt+0x6acb4>
  46dbe0:	b	46e130 <readlinkat@plt+0x6b200>
  46dbe4:	ldur	w8, [x29, #-36]
  46dbe8:	tbnz	w8, #0, 46dbf0 <readlinkat@plt+0x6acc0>
  46dbec:	b	46de90 <readlinkat@plt+0x6af60>
  46dbf0:	ldur	x8, [x29, #-24]
  46dbf4:	mov	w9, wzr
  46dbf8:	mul	w8, w9, w8
  46dbfc:	subs	w8, w8, #0x76c
  46dc00:	mul	w8, w9, w8
  46dc04:	subs	w8, w8, #0x1
  46dc08:	cmp	w8, #0x0
  46dc0c:	cset	w8, ge  // ge = tcont
  46dc10:	tbnz	w8, #0, 46dc4c <readlinkat@plt+0x6ad1c>
  46dc14:	ldur	x8, [x29, #-24]
  46dc18:	mov	w9, wzr
  46dc1c:	mul	w8, w9, w8
  46dc20:	subs	w8, w8, #0x76c
  46dc24:	mul	w8, w9, w8
  46dc28:	add	w8, w8, #0x1
  46dc2c:	lsl	w8, w8, #30
  46dc30:	subs	w8, w8, #0x1
  46dc34:	mov	w9, #0x2                   	// #2
  46dc38:	mul	w8, w8, w9
  46dc3c:	add	w8, w8, #0x1
  46dc40:	mvn	w8, w8
  46dc44:	stur	w8, [x29, #-124]
  46dc48:	b	46dc68 <readlinkat@plt+0x6ad38>
  46dc4c:	ldur	x8, [x29, #-24]
  46dc50:	mov	w9, wzr
  46dc54:	mul	w8, w9, w8
  46dc58:	subs	w8, w8, #0x76c
  46dc5c:	mul	w8, w9, w8
  46dc60:	add	w8, w8, #0x0
  46dc64:	stur	w8, [x29, #-124]
  46dc68:	ldur	w8, [x29, #-124]
  46dc6c:	cmp	w8, #0x0
  46dc70:	cset	w8, ge  // ge = tcont
  46dc74:	tbnz	w8, #0, 46ddac <readlinkat@plt+0x6ae7c>
  46dc78:	ldur	x8, [x29, #-24]
  46dc7c:	cmp	w8, #0x0
  46dc80:	cset	w8, ge  // ge = tcont
  46dc84:	tbnz	w8, #0, 46dd18 <readlinkat@plt+0x6ade8>
  46dc88:	ldur	x8, [x29, #-24]
  46dc8c:	mov	w9, wzr
  46dc90:	mul	w8, w9, w8
  46dc94:	subs	w8, w8, #0x76c
  46dc98:	mul	w8, w9, w8
  46dc9c:	subs	w8, w8, #0x1
  46dca0:	cmp	w8, #0x0
  46dca4:	cset	w8, ge  // ge = tcont
  46dca8:	tbnz	w8, #0, 46dce0 <readlinkat@plt+0x6adb0>
  46dcac:	ldur	x8, [x29, #-24]
  46dcb0:	mov	w9, wzr
  46dcb4:	mul	w8, w9, w8
  46dcb8:	subs	w8, w8, #0x76c
  46dcbc:	mul	w8, w9, w8
  46dcc0:	add	w8, w8, #0x1
  46dcc4:	lsl	w8, w8, #30
  46dcc8:	subs	w8, w8, #0x1
  46dccc:	mov	w9, #0x2                   	// #2
  46dcd0:	mul	w8, w8, w9
  46dcd4:	add	w8, w8, #0x1
  46dcd8:	stur	w8, [x29, #-128]
  46dcdc:	b	46dcfc <readlinkat@plt+0x6adcc>
  46dce0:	ldur	x8, [x29, #-24]
  46dce4:	mov	w9, wzr
  46dce8:	mul	w8, w9, w8
  46dcec:	subs	w8, w8, #0x76c
  46dcf0:	mul	w8, w9, w8
  46dcf4:	subs	w8, w8, #0x1
  46dcf8:	stur	w8, [x29, #-128]
  46dcfc:	ldur	w8, [x29, #-128]
  46dd00:	ldur	x9, [x29, #-24]
  46dd04:	add	w8, w8, w9
  46dd08:	mov	w9, #0xfffff894            	// #-1900
  46dd0c:	cmp	w8, w9
  46dd10:	b.lt	46de50 <readlinkat@plt+0x6af20>  // b.tstop
  46dd14:	b	46ddfc <readlinkat@plt+0x6aecc>
  46dd18:	ldur	x8, [x29, #-24]
  46dd1c:	mov	w9, wzr
  46dd20:	mul	w8, w9, w8
  46dd24:	subs	w8, w8, #0x76c
  46dd28:	mul	w8, w9, w8
  46dd2c:	subs	w8, w8, #0x1
  46dd30:	cmp	w8, #0x0
  46dd34:	cset	w8, ge  // ge = tcont
  46dd38:	tbnz	w8, #0, 46dd74 <readlinkat@plt+0x6ae44>
  46dd3c:	ldur	x8, [x29, #-24]
  46dd40:	mov	w9, wzr
  46dd44:	mul	w8, w9, w8
  46dd48:	subs	w8, w8, #0x76c
  46dd4c:	mul	w8, w9, w8
  46dd50:	add	w8, w8, #0x1
  46dd54:	lsl	w8, w8, #30
  46dd58:	subs	w8, w8, #0x1
  46dd5c:	mov	w9, #0x2                   	// #2
  46dd60:	mul	w8, w8, w9
  46dd64:	add	w8, w8, #0x1
  46dd68:	mvn	w8, w8
  46dd6c:	stur	w8, [x29, #-132]
  46dd70:	b	46dd90 <readlinkat@plt+0x6ae60>
  46dd74:	ldur	x8, [x29, #-24]
  46dd78:	mov	w9, wzr
  46dd7c:	mul	w8, w9, w8
  46dd80:	subs	w8, w8, #0x76c
  46dd84:	mul	w8, w9, w8
  46dd88:	add	w8, w8, #0x0
  46dd8c:	stur	w8, [x29, #-132]
  46dd90:	ldur	w8, [x29, #-132]
  46dd94:	ldur	x9, [x29, #-24]
  46dd98:	add	w8, w8, w9
  46dd9c:	mov	w9, #0xfffff894            	// #-1900
  46dda0:	cmp	w9, w8
  46dda4:	b.lt	46de50 <readlinkat@plt+0x6af20>  // b.tstop
  46dda8:	b	46ddfc <readlinkat@plt+0x6aecc>
  46ddac:	ldur	w8, [x29, #-40]
  46ddb0:	tbnz	w8, #0, 46ddb8 <readlinkat@plt+0x6ae88>
  46ddb4:	b	46ddc4 <readlinkat@plt+0x6ae94>
  46ddb8:	ldur	w8, [x29, #-40]
  46ddbc:	tbnz	w8, #0, 46de50 <readlinkat@plt+0x6af20>
  46ddc0:	b	46ddfc <readlinkat@plt+0x6aecc>
  46ddc4:	ldur	x8, [x29, #-24]
  46ddc8:	cmp	w8, #0x0
  46ddcc:	cset	w8, ge  // ge = tcont
  46ddd0:	tbnz	w8, #0, 46ddec <readlinkat@plt+0x6aebc>
  46ddd4:	ldur	x8, [x29, #-24]
  46ddd8:	mov	w9, #0xfffff894            	// #-1900
  46dddc:	subs	w8, w9, w8
  46dde0:	cmp	w8, w9
  46dde4:	b.le	46de50 <readlinkat@plt+0x6af20>
  46dde8:	b	46ddfc <readlinkat@plt+0x6aecc>
  46ddec:	ldur	x8, [x29, #-24]
  46ddf0:	mov	w9, #0xfffff894            	// #-1900
  46ddf4:	cmp	w9, w8
  46ddf8:	b.lt	46de50 <readlinkat@plt+0x6af20>  // b.tstop
  46ddfc:	ldur	x8, [x29, #-24]
  46de00:	mov	w9, #0xfffff894            	// #-1900
  46de04:	subs	w8, w9, w8
  46de08:	mov	w9, wzr
  46de0c:	mul	w8, w9, w8
  46de10:	subs	w8, w8, #0x1
  46de14:	cmp	w8, #0x0
  46de18:	cset	w8, ge  // ge = tcont
  46de1c:	tbnz	w8, #0, 46de38 <readlinkat@plt+0x6af08>
  46de20:	ldur	x8, [x29, #-24]
  46de24:	mov	w9, #0xfffff894            	// #-1900
  46de28:	subs	w8, w9, w8
  46de2c:	mov	w9, #0x80000000            	// #-2147483648
  46de30:	cmp	w8, w9
  46de34:	b.lt	46de50 <readlinkat@plt+0x6af20>  // b.tstop
  46de38:	ldur	x8, [x29, #-24]
  46de3c:	mov	w9, #0xfffff894            	// #-1900
  46de40:	subs	w8, w9, w8
  46de44:	mov	w9, #0x7fffffff            	// #2147483647
  46de48:	cmp	w9, w8
  46de4c:	b.ge	46de70 <readlinkat@plt+0x6af40>  // b.tcont
  46de50:	ldur	x8, [x29, #-24]
  46de54:	mov	w9, #0xfffff894            	// #-1900
  46de58:	subs	w8, w9, w8
  46de5c:	ldur	x10, [x29, #-16]
  46de60:	str	w8, [x10]
  46de64:	ldur	w8, [x29, #-40]
  46de68:	tbnz	w8, #0, 4705a0 <readlinkat@plt+0x6d670>
  46de6c:	b	4705cc <readlinkat@plt+0x6d69c>
  46de70:	ldur	x8, [x29, #-24]
  46de74:	mov	w9, #0xfffff894            	// #-1900
  46de78:	subs	w8, w9, w8
  46de7c:	ldur	x10, [x29, #-16]
  46de80:	str	w8, [x10]
  46de84:	ldur	w8, [x29, #-36]
  46de88:	tbnz	w8, #0, 4705a0 <readlinkat@plt+0x6d670>
  46de8c:	b	4705cc <readlinkat@plt+0x6d69c>
  46de90:	ldur	x8, [x29, #-24]
  46de94:	mov	x9, xzr
  46de98:	mul	x8, x9, x8
  46de9c:	subs	x8, x8, #0x76c
  46dea0:	mul	x8, x9, x8
  46dea4:	subs	x8, x8, #0x1
  46dea8:	cmp	x8, #0x0
  46deac:	cset	w10, ge  // ge = tcont
  46deb0:	tbnz	w10, #0, 46deec <readlinkat@plt+0x6afbc>
  46deb4:	ldur	x8, [x29, #-24]
  46deb8:	mov	x9, xzr
  46debc:	mul	x8, x9, x8
  46dec0:	subs	x8, x8, #0x76c
  46dec4:	mul	x8, x9, x8
  46dec8:	add	x8, x8, #0x1
  46decc:	lsl	x8, x8, #62
  46ded0:	subs	x8, x8, #0x1
  46ded4:	mov	x9, #0x2                   	// #2
  46ded8:	mul	x8, x8, x9
  46dedc:	add	x8, x8, #0x1
  46dee0:	mvn	x8, x8
  46dee4:	stur	x8, [x29, #-144]
  46dee8:	b	46df08 <readlinkat@plt+0x6afd8>
  46deec:	ldur	x8, [x29, #-24]
  46def0:	mov	x9, xzr
  46def4:	mul	x8, x9, x8
  46def8:	subs	x8, x8, #0x76c
  46defc:	mul	x8, x9, x8
  46df00:	add	x8, x8, #0x0
  46df04:	stur	x8, [x29, #-144]
  46df08:	ldur	x8, [x29, #-144]
  46df0c:	cmp	x8, #0x0
  46df10:	cset	w9, ge  // ge = tcont
  46df14:	tbnz	w9, #0, 46e04c <readlinkat@plt+0x6b11c>
  46df18:	ldur	x8, [x29, #-24]
  46df1c:	cmp	x8, #0x0
  46df20:	cset	w9, ge  // ge = tcont
  46df24:	tbnz	w9, #0, 46dfb8 <readlinkat@plt+0x6b088>
  46df28:	ldur	x8, [x29, #-24]
  46df2c:	mov	x9, xzr
  46df30:	mul	x8, x9, x8
  46df34:	subs	x8, x8, #0x76c
  46df38:	mul	x8, x9, x8
  46df3c:	subs	x8, x8, #0x1
  46df40:	cmp	x8, #0x0
  46df44:	cset	w10, ge  // ge = tcont
  46df48:	tbnz	w10, #0, 46df80 <readlinkat@plt+0x6b050>
  46df4c:	ldur	x8, [x29, #-24]
  46df50:	mov	x9, xzr
  46df54:	mul	x8, x9, x8
  46df58:	subs	x8, x8, #0x76c
  46df5c:	mul	x8, x9, x8
  46df60:	add	x8, x8, #0x1
  46df64:	lsl	x8, x8, #62
  46df68:	subs	x8, x8, #0x1
  46df6c:	mov	x9, #0x2                   	// #2
  46df70:	mul	x8, x8, x9
  46df74:	add	x8, x8, #0x1
  46df78:	stur	x8, [x29, #-152]
  46df7c:	b	46df9c <readlinkat@plt+0x6b06c>
  46df80:	ldur	x8, [x29, #-24]
  46df84:	mov	x9, xzr
  46df88:	mul	x8, x9, x8
  46df8c:	subs	x8, x8, #0x76c
  46df90:	mul	x8, x9, x8
  46df94:	subs	x8, x8, #0x1
  46df98:	stur	x8, [x29, #-152]
  46df9c:	ldur	x8, [x29, #-152]
  46dfa0:	ldur	x9, [x29, #-24]
  46dfa4:	add	x8, x8, x9
  46dfa8:	mov	x9, #0xfffffffffffff894    	// #-1900
  46dfac:	cmp	x8, x9
  46dfb0:	b.lt	46e0f0 <readlinkat@plt+0x6b1c0>  // b.tstop
  46dfb4:	b	46e09c <readlinkat@plt+0x6b16c>
  46dfb8:	ldur	x8, [x29, #-24]
  46dfbc:	mov	x9, xzr
  46dfc0:	mul	x8, x9, x8
  46dfc4:	subs	x8, x8, #0x76c
  46dfc8:	mul	x8, x9, x8
  46dfcc:	subs	x8, x8, #0x1
  46dfd0:	cmp	x8, #0x0
  46dfd4:	cset	w10, ge  // ge = tcont
  46dfd8:	tbnz	w10, #0, 46e014 <readlinkat@plt+0x6b0e4>
  46dfdc:	ldur	x8, [x29, #-24]
  46dfe0:	mov	x9, xzr
  46dfe4:	mul	x8, x9, x8
  46dfe8:	subs	x8, x8, #0x76c
  46dfec:	mul	x8, x9, x8
  46dff0:	add	x8, x8, #0x1
  46dff4:	lsl	x8, x8, #62
  46dff8:	subs	x8, x8, #0x1
  46dffc:	mov	x9, #0x2                   	// #2
  46e000:	mul	x8, x8, x9
  46e004:	add	x8, x8, #0x1
  46e008:	mvn	x8, x8
  46e00c:	stur	x8, [x29, #-160]
  46e010:	b	46e030 <readlinkat@plt+0x6b100>
  46e014:	ldur	x8, [x29, #-24]
  46e018:	mov	x9, xzr
  46e01c:	mul	x8, x9, x8
  46e020:	subs	x8, x8, #0x76c
  46e024:	mul	x8, x9, x8
  46e028:	add	x8, x8, #0x0
  46e02c:	stur	x8, [x29, #-160]
  46e030:	ldur	x8, [x29, #-160]
  46e034:	ldur	x9, [x29, #-24]
  46e038:	add	x8, x8, x9
  46e03c:	mov	x9, #0xfffffffffffff894    	// #-1900
  46e040:	cmp	x9, x8
  46e044:	b.lt	46e0f0 <readlinkat@plt+0x6b1c0>  // b.tstop
  46e048:	b	46e09c <readlinkat@plt+0x6b16c>
  46e04c:	ldur	w8, [x29, #-40]
  46e050:	tbnz	w8, #0, 46e058 <readlinkat@plt+0x6b128>
  46e054:	b	46e064 <readlinkat@plt+0x6b134>
  46e058:	ldur	w8, [x29, #-40]
  46e05c:	tbnz	w8, #0, 46e0f0 <readlinkat@plt+0x6b1c0>
  46e060:	b	46e09c <readlinkat@plt+0x6b16c>
  46e064:	ldur	x8, [x29, #-24]
  46e068:	cmp	x8, #0x0
  46e06c:	cset	w9, ge  // ge = tcont
  46e070:	tbnz	w9, #0, 46e08c <readlinkat@plt+0x6b15c>
  46e074:	ldur	x8, [x29, #-24]
  46e078:	mov	x9, #0xfffffffffffff894    	// #-1900
  46e07c:	subs	x8, x9, x8
  46e080:	cmp	x8, x9
  46e084:	b.le	46e0f0 <readlinkat@plt+0x6b1c0>
  46e088:	b	46e09c <readlinkat@plt+0x6b16c>
  46e08c:	ldur	x8, [x29, #-24]
  46e090:	mov	x9, #0xfffffffffffff894    	// #-1900
  46e094:	cmp	x9, x8
  46e098:	b.lt	46e0f0 <readlinkat@plt+0x6b1c0>  // b.tstop
  46e09c:	ldur	x8, [x29, #-24]
  46e0a0:	mov	x9, #0xfffffffffffff894    	// #-1900
  46e0a4:	subs	x8, x9, x8
  46e0a8:	mov	x9, xzr
  46e0ac:	mul	x8, x9, x8
  46e0b0:	subs	x8, x8, #0x1
  46e0b4:	cmp	x8, #0x0
  46e0b8:	cset	w10, ge  // ge = tcont
  46e0bc:	tbnz	w10, #0, 46e0d8 <readlinkat@plt+0x6b1a8>
  46e0c0:	ldur	x8, [x29, #-24]
  46e0c4:	mov	x9, #0xfffffffffffff894    	// #-1900
  46e0c8:	subs	x8, x9, x8
  46e0cc:	mov	x9, #0xffffffff80000000    	// #-2147483648
  46e0d0:	cmp	x8, x9
  46e0d4:	b.lt	46e0f0 <readlinkat@plt+0x6b1c0>  // b.tstop
  46e0d8:	ldur	x8, [x29, #-24]
  46e0dc:	mov	x9, #0xfffffffffffff894    	// #-1900
  46e0e0:	subs	x8, x9, x8
  46e0e4:	mov	x9, #0x7fffffff            	// #2147483647
  46e0e8:	cmp	x9, x8
  46e0ec:	b.ge	46e110 <readlinkat@plt+0x6b1e0>  // b.tcont
  46e0f0:	ldur	x8, [x29, #-24]
  46e0f4:	mov	w9, #0xfffff894            	// #-1900
  46e0f8:	subs	w8, w9, w8
  46e0fc:	ldur	x10, [x29, #-16]
  46e100:	str	w8, [x10]
  46e104:	ldur	w8, [x29, #-40]
  46e108:	tbnz	w8, #0, 4705a0 <readlinkat@plt+0x6d670>
  46e10c:	b	4705cc <readlinkat@plt+0x6d69c>
  46e110:	ldur	x8, [x29, #-24]
  46e114:	mov	w9, #0xfffff894            	// #-1900
  46e118:	subs	w8, w9, w8
  46e11c:	ldur	x10, [x29, #-16]
  46e120:	str	w8, [x10]
  46e124:	ldur	w8, [x29, #-36]
  46e128:	tbnz	w8, #0, 4705a0 <readlinkat@plt+0x6d670>
  46e12c:	b	4705cc <readlinkat@plt+0x6d69c>
  46e130:	ldur	w8, [x29, #-36]
  46e134:	tbnz	w8, #0, 46e13c <readlinkat@plt+0x6b20c>
  46e138:	b	46e688 <readlinkat@plt+0x6b758>
  46e13c:	ldur	w8, [x29, #-36]
  46e140:	tbnz	w8, #0, 46e148 <readlinkat@plt+0x6b218>
  46e144:	b	46e3e8 <readlinkat@plt+0x6b4b8>
  46e148:	ldur	x8, [x29, #-24]
  46e14c:	mov	x9, xzr
  46e150:	mul	x8, x9, x8
  46e154:	subs	x8, x8, #0x76c
  46e158:	mul	x8, x9, x8
  46e15c:	subs	x8, x8, #0x1
  46e160:	cmp	x8, #0x0
  46e164:	cset	w10, ge  // ge = tcont
  46e168:	tbnz	w10, #0, 46e1a4 <readlinkat@plt+0x6b274>
  46e16c:	ldur	x8, [x29, #-24]
  46e170:	mov	x9, xzr
  46e174:	mul	x8, x9, x8
  46e178:	subs	x8, x8, #0x76c
  46e17c:	mul	x8, x9, x8
  46e180:	add	x8, x8, #0x1
  46e184:	lsl	x8, x8, #62
  46e188:	subs	x8, x8, #0x1
  46e18c:	mov	x9, #0x2                   	// #2
  46e190:	mul	x8, x8, x9
  46e194:	add	x8, x8, #0x1
  46e198:	mvn	x8, x8
  46e19c:	stur	x8, [x29, #-168]
  46e1a0:	b	46e1c0 <readlinkat@plt+0x6b290>
  46e1a4:	ldur	x8, [x29, #-24]
  46e1a8:	mov	x9, xzr
  46e1ac:	mul	x8, x9, x8
  46e1b0:	subs	x8, x8, #0x76c
  46e1b4:	mul	x8, x9, x8
  46e1b8:	add	x8, x8, #0x0
  46e1bc:	stur	x8, [x29, #-168]
  46e1c0:	ldur	x8, [x29, #-168]
  46e1c4:	cmp	x8, #0x0
  46e1c8:	cset	w9, ge  // ge = tcont
  46e1cc:	tbnz	w9, #0, 46e304 <readlinkat@plt+0x6b3d4>
  46e1d0:	ldur	x8, [x29, #-24]
  46e1d4:	cmp	x8, #0x0
  46e1d8:	cset	w9, ge  // ge = tcont
  46e1dc:	tbnz	w9, #0, 46e270 <readlinkat@plt+0x6b340>
  46e1e0:	ldur	x8, [x29, #-24]
  46e1e4:	mov	x9, xzr
  46e1e8:	mul	x8, x9, x8
  46e1ec:	subs	x8, x8, #0x76c
  46e1f0:	mul	x8, x9, x8
  46e1f4:	subs	x8, x8, #0x1
  46e1f8:	cmp	x8, #0x0
  46e1fc:	cset	w10, ge  // ge = tcont
  46e200:	tbnz	w10, #0, 46e238 <readlinkat@plt+0x6b308>
  46e204:	ldur	x8, [x29, #-24]
  46e208:	mov	x9, xzr
  46e20c:	mul	x8, x9, x8
  46e210:	subs	x8, x8, #0x76c
  46e214:	mul	x8, x9, x8
  46e218:	add	x8, x8, #0x1
  46e21c:	lsl	x8, x8, #62
  46e220:	subs	x8, x8, #0x1
  46e224:	mov	x9, #0x2                   	// #2
  46e228:	mul	x8, x8, x9
  46e22c:	add	x8, x8, #0x1
  46e230:	stur	x8, [x29, #-176]
  46e234:	b	46e254 <readlinkat@plt+0x6b324>
  46e238:	ldur	x8, [x29, #-24]
  46e23c:	mov	x9, xzr
  46e240:	mul	x8, x9, x8
  46e244:	subs	x8, x8, #0x76c
  46e248:	mul	x8, x9, x8
  46e24c:	subs	x8, x8, #0x1
  46e250:	stur	x8, [x29, #-176]
  46e254:	ldur	x8, [x29, #-176]
  46e258:	ldur	x9, [x29, #-24]
  46e25c:	add	x8, x8, x9
  46e260:	mov	x9, #0xfffffffffffff894    	// #-1900
  46e264:	cmp	x8, x9
  46e268:	b.lt	46e3a8 <readlinkat@plt+0x6b478>  // b.tstop
  46e26c:	b	46e354 <readlinkat@plt+0x6b424>
  46e270:	ldur	x8, [x29, #-24]
  46e274:	mov	x9, xzr
  46e278:	mul	x8, x9, x8
  46e27c:	subs	x8, x8, #0x76c
  46e280:	mul	x8, x9, x8
  46e284:	subs	x8, x8, #0x1
  46e288:	cmp	x8, #0x0
  46e28c:	cset	w10, ge  // ge = tcont
  46e290:	tbnz	w10, #0, 46e2cc <readlinkat@plt+0x6b39c>
  46e294:	ldur	x8, [x29, #-24]
  46e298:	mov	x9, xzr
  46e29c:	mul	x8, x9, x8
  46e2a0:	subs	x8, x8, #0x76c
  46e2a4:	mul	x8, x9, x8
  46e2a8:	add	x8, x8, #0x1
  46e2ac:	lsl	x8, x8, #62
  46e2b0:	subs	x8, x8, #0x1
  46e2b4:	mov	x9, #0x2                   	// #2
  46e2b8:	mul	x8, x8, x9
  46e2bc:	add	x8, x8, #0x1
  46e2c0:	mvn	x8, x8
  46e2c4:	stur	x8, [x29, #-184]
  46e2c8:	b	46e2e8 <readlinkat@plt+0x6b3b8>
  46e2cc:	ldur	x8, [x29, #-24]
  46e2d0:	mov	x9, xzr
  46e2d4:	mul	x8, x9, x8
  46e2d8:	subs	x8, x8, #0x76c
  46e2dc:	mul	x8, x9, x8
  46e2e0:	add	x8, x8, #0x0
  46e2e4:	stur	x8, [x29, #-184]
  46e2e8:	ldur	x8, [x29, #-184]
  46e2ec:	ldur	x9, [x29, #-24]
  46e2f0:	add	x8, x8, x9
  46e2f4:	mov	x9, #0xfffffffffffff894    	// #-1900
  46e2f8:	cmp	x9, x8
  46e2fc:	b.lt	46e3a8 <readlinkat@plt+0x6b478>  // b.tstop
  46e300:	b	46e354 <readlinkat@plt+0x6b424>
  46e304:	ldur	w8, [x29, #-40]
  46e308:	tbnz	w8, #0, 46e310 <readlinkat@plt+0x6b3e0>
  46e30c:	b	46e31c <readlinkat@plt+0x6b3ec>
  46e310:	ldur	w8, [x29, #-40]
  46e314:	tbnz	w8, #0, 46e3a8 <readlinkat@plt+0x6b478>
  46e318:	b	46e354 <readlinkat@plt+0x6b424>
  46e31c:	ldur	x8, [x29, #-24]
  46e320:	cmp	x8, #0x0
  46e324:	cset	w9, ge  // ge = tcont
  46e328:	tbnz	w9, #0, 46e344 <readlinkat@plt+0x6b414>
  46e32c:	ldur	x8, [x29, #-24]
  46e330:	mov	x9, #0xfffffffffffff894    	// #-1900
  46e334:	subs	x8, x9, x8
  46e338:	cmp	x8, x9
  46e33c:	b.le	46e3a8 <readlinkat@plt+0x6b478>
  46e340:	b	46e354 <readlinkat@plt+0x6b424>
  46e344:	ldur	x8, [x29, #-24]
  46e348:	mov	x9, #0xfffffffffffff894    	// #-1900
  46e34c:	cmp	x9, x8
  46e350:	b.lt	46e3a8 <readlinkat@plt+0x6b478>  // b.tstop
  46e354:	ldur	x8, [x29, #-24]
  46e358:	mov	x9, #0xfffffffffffff894    	// #-1900
  46e35c:	subs	x8, x9, x8
  46e360:	mov	x9, xzr
  46e364:	mul	x8, x9, x8
  46e368:	subs	x8, x8, #0x1
  46e36c:	cmp	x8, #0x0
  46e370:	cset	w10, ge  // ge = tcont
  46e374:	tbnz	w10, #0, 46e390 <readlinkat@plt+0x6b460>
  46e378:	ldur	x8, [x29, #-24]
  46e37c:	mov	x9, #0xfffffffffffff894    	// #-1900
  46e380:	subs	x8, x9, x8
  46e384:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  46e388:	cmp	x8, x9
  46e38c:	b.lt	46e3a8 <readlinkat@plt+0x6b478>  // b.tstop
  46e390:	ldur	x8, [x29, #-24]
  46e394:	mov	x9, #0xfffffffffffff894    	// #-1900
  46e398:	subs	x8, x9, x8
  46e39c:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  46e3a0:	cmp	x9, x8
  46e3a4:	b.ge	46e3c8 <readlinkat@plt+0x6b498>  // b.tcont
  46e3a8:	ldur	x8, [x29, #-24]
  46e3ac:	mov	x9, #0xfffffffffffff894    	// #-1900
  46e3b0:	subs	x8, x9, x8
  46e3b4:	ldur	x9, [x29, #-16]
  46e3b8:	str	w8, [x9]
  46e3bc:	ldur	w8, [x29, #-40]
  46e3c0:	tbnz	w8, #0, 4705a0 <readlinkat@plt+0x6d670>
  46e3c4:	b	4705cc <readlinkat@plt+0x6d69c>
  46e3c8:	ldur	x8, [x29, #-24]
  46e3cc:	mov	x9, #0xfffffffffffff894    	// #-1900
  46e3d0:	subs	x8, x9, x8
  46e3d4:	ldur	x9, [x29, #-16]
  46e3d8:	str	w8, [x9]
  46e3dc:	ldur	w8, [x29, #-36]
  46e3e0:	tbnz	w8, #0, 4705a0 <readlinkat@plt+0x6d670>
  46e3e4:	b	4705cc <readlinkat@plt+0x6d69c>
  46e3e8:	ldur	x8, [x29, #-24]
  46e3ec:	mov	x9, xzr
  46e3f0:	mul	x8, x9, x8
  46e3f4:	subs	x8, x8, #0x76c
  46e3f8:	mul	x8, x9, x8
  46e3fc:	subs	x8, x8, #0x1
  46e400:	cmp	x8, #0x0
  46e404:	cset	w10, ge  // ge = tcont
  46e408:	tbnz	w10, #0, 46e444 <readlinkat@plt+0x6b514>
  46e40c:	ldur	x8, [x29, #-24]
  46e410:	mov	x9, xzr
  46e414:	mul	x8, x9, x8
  46e418:	subs	x8, x8, #0x76c
  46e41c:	mul	x8, x9, x8
  46e420:	add	x8, x8, #0x1
  46e424:	lsl	x8, x8, #62
  46e428:	subs	x8, x8, #0x1
  46e42c:	mov	x9, #0x2                   	// #2
  46e430:	mul	x8, x8, x9
  46e434:	add	x8, x8, #0x1
  46e438:	mvn	x8, x8
  46e43c:	stur	x8, [x29, #-192]
  46e440:	b	46e460 <readlinkat@plt+0x6b530>
  46e444:	ldur	x8, [x29, #-24]
  46e448:	mov	x9, xzr
  46e44c:	mul	x8, x9, x8
  46e450:	subs	x8, x8, #0x76c
  46e454:	mul	x8, x9, x8
  46e458:	add	x8, x8, #0x0
  46e45c:	stur	x8, [x29, #-192]
  46e460:	ldur	x8, [x29, #-192]
  46e464:	cmp	x8, #0x0
  46e468:	cset	w9, ge  // ge = tcont
  46e46c:	tbnz	w9, #0, 46e5a4 <readlinkat@plt+0x6b674>
  46e470:	ldur	x8, [x29, #-24]
  46e474:	cmp	x8, #0x0
  46e478:	cset	w9, ge  // ge = tcont
  46e47c:	tbnz	w9, #0, 46e510 <readlinkat@plt+0x6b5e0>
  46e480:	ldur	x8, [x29, #-24]
  46e484:	mov	x9, xzr
  46e488:	mul	x8, x9, x8
  46e48c:	subs	x8, x8, #0x76c
  46e490:	mul	x8, x9, x8
  46e494:	subs	x8, x8, #0x1
  46e498:	cmp	x8, #0x0
  46e49c:	cset	w10, ge  // ge = tcont
  46e4a0:	tbnz	w10, #0, 46e4d8 <readlinkat@plt+0x6b5a8>
  46e4a4:	ldur	x8, [x29, #-24]
  46e4a8:	mov	x9, xzr
  46e4ac:	mul	x8, x9, x8
  46e4b0:	subs	x8, x8, #0x76c
  46e4b4:	mul	x8, x9, x8
  46e4b8:	add	x8, x8, #0x1
  46e4bc:	lsl	x8, x8, #62
  46e4c0:	subs	x8, x8, #0x1
  46e4c4:	mov	x9, #0x2                   	// #2
  46e4c8:	mul	x8, x8, x9
  46e4cc:	add	x8, x8, #0x1
  46e4d0:	stur	x8, [x29, #-200]
  46e4d4:	b	46e4f4 <readlinkat@plt+0x6b5c4>
  46e4d8:	ldur	x8, [x29, #-24]
  46e4dc:	mov	x9, xzr
  46e4e0:	mul	x8, x9, x8
  46e4e4:	subs	x8, x8, #0x76c
  46e4e8:	mul	x8, x9, x8
  46e4ec:	subs	x8, x8, #0x1
  46e4f0:	stur	x8, [x29, #-200]
  46e4f4:	ldur	x8, [x29, #-200]
  46e4f8:	ldur	x9, [x29, #-24]
  46e4fc:	add	x8, x8, x9
  46e500:	mov	x9, #0xfffffffffffff894    	// #-1900
  46e504:	cmp	x8, x9
  46e508:	b.lt	46e648 <readlinkat@plt+0x6b718>  // b.tstop
  46e50c:	b	46e5f4 <readlinkat@plt+0x6b6c4>
  46e510:	ldur	x8, [x29, #-24]
  46e514:	mov	x9, xzr
  46e518:	mul	x8, x9, x8
  46e51c:	subs	x8, x8, #0x76c
  46e520:	mul	x8, x9, x8
  46e524:	subs	x8, x8, #0x1
  46e528:	cmp	x8, #0x0
  46e52c:	cset	w10, ge  // ge = tcont
  46e530:	tbnz	w10, #0, 46e56c <readlinkat@plt+0x6b63c>
  46e534:	ldur	x8, [x29, #-24]
  46e538:	mov	x9, xzr
  46e53c:	mul	x8, x9, x8
  46e540:	subs	x8, x8, #0x76c
  46e544:	mul	x8, x9, x8
  46e548:	add	x8, x8, #0x1
  46e54c:	lsl	x8, x8, #62
  46e550:	subs	x8, x8, #0x1
  46e554:	mov	x9, #0x2                   	// #2
  46e558:	mul	x8, x8, x9
  46e55c:	add	x8, x8, #0x1
  46e560:	mvn	x8, x8
  46e564:	stur	x8, [x29, #-208]
  46e568:	b	46e588 <readlinkat@plt+0x6b658>
  46e56c:	ldur	x8, [x29, #-24]
  46e570:	mov	x9, xzr
  46e574:	mul	x8, x9, x8
  46e578:	subs	x8, x8, #0x76c
  46e57c:	mul	x8, x9, x8
  46e580:	add	x8, x8, #0x0
  46e584:	stur	x8, [x29, #-208]
  46e588:	ldur	x8, [x29, #-208]
  46e58c:	ldur	x9, [x29, #-24]
  46e590:	add	x8, x8, x9
  46e594:	mov	x9, #0xfffffffffffff894    	// #-1900
  46e598:	cmp	x9, x8
  46e59c:	b.lt	46e648 <readlinkat@plt+0x6b718>  // b.tstop
  46e5a0:	b	46e5f4 <readlinkat@plt+0x6b6c4>
  46e5a4:	ldur	w8, [x29, #-40]
  46e5a8:	tbnz	w8, #0, 46e5b0 <readlinkat@plt+0x6b680>
  46e5ac:	b	46e5bc <readlinkat@plt+0x6b68c>
  46e5b0:	ldur	w8, [x29, #-40]
  46e5b4:	tbnz	w8, #0, 46e648 <readlinkat@plt+0x6b718>
  46e5b8:	b	46e5f4 <readlinkat@plt+0x6b6c4>
  46e5bc:	ldur	x8, [x29, #-24]
  46e5c0:	cmp	x8, #0x0
  46e5c4:	cset	w9, ge  // ge = tcont
  46e5c8:	tbnz	w9, #0, 46e5e4 <readlinkat@plt+0x6b6b4>
  46e5cc:	ldur	x8, [x29, #-24]
  46e5d0:	mov	x9, #0xfffffffffffff894    	// #-1900
  46e5d4:	subs	x8, x9, x8
  46e5d8:	cmp	x8, x9
  46e5dc:	b.le	46e648 <readlinkat@plt+0x6b718>
  46e5e0:	b	46e5f4 <readlinkat@plt+0x6b6c4>
  46e5e4:	ldur	x8, [x29, #-24]
  46e5e8:	mov	x9, #0xfffffffffffff894    	// #-1900
  46e5ec:	cmp	x9, x8
  46e5f0:	b.lt	46e648 <readlinkat@plt+0x6b718>  // b.tstop
  46e5f4:	ldur	x8, [x29, #-24]
  46e5f8:	mov	x9, #0xfffffffffffff894    	// #-1900
  46e5fc:	subs	x8, x9, x8
  46e600:	mov	x9, xzr
  46e604:	mul	x8, x9, x8
  46e608:	subs	x8, x8, #0x1
  46e60c:	cmp	x8, #0x0
  46e610:	cset	w10, ge  // ge = tcont
  46e614:	tbnz	w10, #0, 46e630 <readlinkat@plt+0x6b700>
  46e618:	ldur	x8, [x29, #-24]
  46e61c:	mov	x9, #0xfffffffffffff894    	// #-1900
  46e620:	subs	x8, x9, x8
  46e624:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  46e628:	cmp	x8, x9
  46e62c:	b.lt	46e648 <readlinkat@plt+0x6b718>  // b.tstop
  46e630:	ldur	x8, [x29, #-24]
  46e634:	mov	x9, #0xfffffffffffff894    	// #-1900
  46e638:	subs	x8, x9, x8
  46e63c:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  46e640:	cmp	x9, x8
  46e644:	b.ge	46e668 <readlinkat@plt+0x6b738>  // b.tcont
  46e648:	ldur	x8, [x29, #-24]
  46e64c:	mov	x9, #0xfffffffffffff894    	// #-1900
  46e650:	subs	x8, x9, x8
  46e654:	ldur	x9, [x29, #-16]
  46e658:	str	w8, [x9]
  46e65c:	ldur	w8, [x29, #-40]
  46e660:	tbnz	w8, #0, 4705a0 <readlinkat@plt+0x6d670>
  46e664:	b	4705cc <readlinkat@plt+0x6d69c>
  46e668:	ldur	x8, [x29, #-24]
  46e66c:	mov	x9, #0xfffffffffffff894    	// #-1900
  46e670:	subs	x8, x9, x8
  46e674:	ldur	x9, [x29, #-16]
  46e678:	str	w8, [x9]
  46e67c:	ldur	w8, [x29, #-36]
  46e680:	tbnz	w8, #0, 4705a0 <readlinkat@plt+0x6d670>
  46e684:	b	4705cc <readlinkat@plt+0x6d69c>
  46e688:	ldur	w8, [x29, #-36]
  46e68c:	tbnz	w8, #0, 46e694 <readlinkat@plt+0x6b764>
  46e690:	b	46e934 <readlinkat@plt+0x6ba04>
  46e694:	ldur	x8, [x29, #-24]
  46e698:	mov	x9, xzr
  46e69c:	mul	x8, x9, x8
  46e6a0:	subs	x8, x8, #0x76c
  46e6a4:	mul	x8, x9, x8
  46e6a8:	subs	x8, x8, #0x1
  46e6ac:	cmp	x8, #0x0
  46e6b0:	cset	w10, ge  // ge = tcont
  46e6b4:	tbnz	w10, #0, 46e6f0 <readlinkat@plt+0x6b7c0>
  46e6b8:	ldur	x8, [x29, #-24]
  46e6bc:	mov	x9, xzr
  46e6c0:	mul	x8, x9, x8
  46e6c4:	subs	x8, x8, #0x76c
  46e6c8:	mul	x8, x9, x8
  46e6cc:	add	x8, x8, #0x1
  46e6d0:	lsl	x8, x8, #62
  46e6d4:	subs	x8, x8, #0x1
  46e6d8:	mov	x9, #0x2                   	// #2
  46e6dc:	mul	x8, x8, x9
  46e6e0:	add	x8, x8, #0x1
  46e6e4:	mvn	x8, x8
  46e6e8:	stur	x8, [x29, #-216]
  46e6ec:	b	46e70c <readlinkat@plt+0x6b7dc>
  46e6f0:	ldur	x8, [x29, #-24]
  46e6f4:	mov	x9, xzr
  46e6f8:	mul	x8, x9, x8
  46e6fc:	subs	x8, x8, #0x76c
  46e700:	mul	x8, x9, x8
  46e704:	add	x8, x8, #0x0
  46e708:	stur	x8, [x29, #-216]
  46e70c:	ldur	x8, [x29, #-216]
  46e710:	cmp	x8, #0x0
  46e714:	cset	w9, ge  // ge = tcont
  46e718:	tbnz	w9, #0, 46e850 <readlinkat@plt+0x6b920>
  46e71c:	ldur	x8, [x29, #-24]
  46e720:	cmp	x8, #0x0
  46e724:	cset	w9, ge  // ge = tcont
  46e728:	tbnz	w9, #0, 46e7bc <readlinkat@plt+0x6b88c>
  46e72c:	ldur	x8, [x29, #-24]
  46e730:	mov	x9, xzr
  46e734:	mul	x8, x9, x8
  46e738:	subs	x8, x8, #0x76c
  46e73c:	mul	x8, x9, x8
  46e740:	subs	x8, x8, #0x1
  46e744:	cmp	x8, #0x0
  46e748:	cset	w10, ge  // ge = tcont
  46e74c:	tbnz	w10, #0, 46e784 <readlinkat@plt+0x6b854>
  46e750:	ldur	x8, [x29, #-24]
  46e754:	mov	x9, xzr
  46e758:	mul	x8, x9, x8
  46e75c:	subs	x8, x8, #0x76c
  46e760:	mul	x8, x9, x8
  46e764:	add	x8, x8, #0x1
  46e768:	lsl	x8, x8, #62
  46e76c:	subs	x8, x8, #0x1
  46e770:	mov	x9, #0x2                   	// #2
  46e774:	mul	x8, x8, x9
  46e778:	add	x8, x8, #0x1
  46e77c:	stur	x8, [x29, #-224]
  46e780:	b	46e7a0 <readlinkat@plt+0x6b870>
  46e784:	ldur	x8, [x29, #-24]
  46e788:	mov	x9, xzr
  46e78c:	mul	x8, x9, x8
  46e790:	subs	x8, x8, #0x76c
  46e794:	mul	x8, x9, x8
  46e798:	subs	x8, x8, #0x1
  46e79c:	stur	x8, [x29, #-224]
  46e7a0:	ldur	x8, [x29, #-224]
  46e7a4:	ldur	x9, [x29, #-24]
  46e7a8:	add	x8, x8, x9
  46e7ac:	mov	x9, #0xfffffffffffff894    	// #-1900
  46e7b0:	cmp	x8, x9
  46e7b4:	b.lt	46e8f4 <readlinkat@plt+0x6b9c4>  // b.tstop
  46e7b8:	b	46e8a0 <readlinkat@plt+0x6b970>
  46e7bc:	ldur	x8, [x29, #-24]
  46e7c0:	mov	x9, xzr
  46e7c4:	mul	x8, x9, x8
  46e7c8:	subs	x8, x8, #0x76c
  46e7cc:	mul	x8, x9, x8
  46e7d0:	subs	x8, x8, #0x1
  46e7d4:	cmp	x8, #0x0
  46e7d8:	cset	w10, ge  // ge = tcont
  46e7dc:	tbnz	w10, #0, 46e818 <readlinkat@plt+0x6b8e8>
  46e7e0:	ldur	x8, [x29, #-24]
  46e7e4:	mov	x9, xzr
  46e7e8:	mul	x8, x9, x8
  46e7ec:	subs	x8, x8, #0x76c
  46e7f0:	mul	x8, x9, x8
  46e7f4:	add	x8, x8, #0x1
  46e7f8:	lsl	x8, x8, #62
  46e7fc:	subs	x8, x8, #0x1
  46e800:	mov	x9, #0x2                   	// #2
  46e804:	mul	x8, x8, x9
  46e808:	add	x8, x8, #0x1
  46e80c:	mvn	x8, x8
  46e810:	stur	x8, [x29, #-232]
  46e814:	b	46e834 <readlinkat@plt+0x6b904>
  46e818:	ldur	x8, [x29, #-24]
  46e81c:	mov	x9, xzr
  46e820:	mul	x8, x9, x8
  46e824:	subs	x8, x8, #0x76c
  46e828:	mul	x8, x9, x8
  46e82c:	add	x8, x8, #0x0
  46e830:	stur	x8, [x29, #-232]
  46e834:	ldur	x8, [x29, #-232]
  46e838:	ldur	x9, [x29, #-24]
  46e83c:	add	x8, x8, x9
  46e840:	mov	x9, #0xfffffffffffff894    	// #-1900
  46e844:	cmp	x9, x8
  46e848:	b.lt	46e8f4 <readlinkat@plt+0x6b9c4>  // b.tstop
  46e84c:	b	46e8a0 <readlinkat@plt+0x6b970>
  46e850:	ldur	w8, [x29, #-40]
  46e854:	tbnz	w8, #0, 46e85c <readlinkat@plt+0x6b92c>
  46e858:	b	46e868 <readlinkat@plt+0x6b938>
  46e85c:	ldur	w8, [x29, #-40]
  46e860:	tbnz	w8, #0, 46e8f4 <readlinkat@plt+0x6b9c4>
  46e864:	b	46e8a0 <readlinkat@plt+0x6b970>
  46e868:	ldur	x8, [x29, #-24]
  46e86c:	cmp	x8, #0x0
  46e870:	cset	w9, ge  // ge = tcont
  46e874:	tbnz	w9, #0, 46e890 <readlinkat@plt+0x6b960>
  46e878:	ldur	x8, [x29, #-24]
  46e87c:	mov	x9, #0xfffffffffffff894    	// #-1900
  46e880:	subs	x8, x9, x8
  46e884:	cmp	x8, x9
  46e888:	b.le	46e8f4 <readlinkat@plt+0x6b9c4>
  46e88c:	b	46e8a0 <readlinkat@plt+0x6b970>
  46e890:	ldur	x8, [x29, #-24]
  46e894:	mov	x9, #0xfffffffffffff894    	// #-1900
  46e898:	cmp	x9, x8
  46e89c:	b.lt	46e8f4 <readlinkat@plt+0x6b9c4>  // b.tstop
  46e8a0:	ldur	x8, [x29, #-24]
  46e8a4:	mov	x9, #0xfffffffffffff894    	// #-1900
  46e8a8:	subs	x8, x9, x8
  46e8ac:	mov	x9, xzr
  46e8b0:	mul	x8, x9, x8
  46e8b4:	subs	x8, x8, #0x1
  46e8b8:	cmp	x8, #0x0
  46e8bc:	cset	w10, ge  // ge = tcont
  46e8c0:	tbnz	w10, #0, 46e8dc <readlinkat@plt+0x6b9ac>
  46e8c4:	ldur	x8, [x29, #-24]
  46e8c8:	mov	x9, #0xfffffffffffff894    	// #-1900
  46e8cc:	subs	x8, x9, x8
  46e8d0:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  46e8d4:	cmp	x8, x9
  46e8d8:	b.lt	46e8f4 <readlinkat@plt+0x6b9c4>  // b.tstop
  46e8dc:	ldur	x8, [x29, #-24]
  46e8e0:	mov	x9, #0xfffffffffffff894    	// #-1900
  46e8e4:	subs	x8, x9, x8
  46e8e8:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  46e8ec:	cmp	x9, x8
  46e8f0:	b.ge	46e914 <readlinkat@plt+0x6b9e4>  // b.tcont
  46e8f4:	ldur	x8, [x29, #-24]
  46e8f8:	mov	x9, #0xfffffffffffff894    	// #-1900
  46e8fc:	subs	x8, x9, x8
  46e900:	ldur	x9, [x29, #-16]
  46e904:	str	w8, [x9]
  46e908:	ldur	w8, [x29, #-40]
  46e90c:	tbnz	w8, #0, 4705a0 <readlinkat@plt+0x6d670>
  46e910:	b	4705cc <readlinkat@plt+0x6d69c>
  46e914:	ldur	x8, [x29, #-24]
  46e918:	mov	x9, #0xfffffffffffff894    	// #-1900
  46e91c:	subs	x8, x9, x8
  46e920:	ldur	x9, [x29, #-16]
  46e924:	str	w8, [x9]
  46e928:	ldur	w8, [x29, #-36]
  46e92c:	tbnz	w8, #0, 4705a0 <readlinkat@plt+0x6d670>
  46e930:	b	4705cc <readlinkat@plt+0x6d69c>
  46e934:	ldur	x8, [x29, #-24]
  46e938:	mov	x9, xzr
  46e93c:	mul	x8, x9, x8
  46e940:	subs	x8, x8, #0x76c
  46e944:	mul	x8, x9, x8
  46e948:	subs	x8, x8, #0x1
  46e94c:	cmp	x8, #0x0
  46e950:	cset	w10, ge  // ge = tcont
  46e954:	tbnz	w10, #0, 46e990 <readlinkat@plt+0x6ba60>
  46e958:	ldur	x8, [x29, #-24]
  46e95c:	mov	x9, xzr
  46e960:	mul	x8, x9, x8
  46e964:	subs	x8, x8, #0x76c
  46e968:	mul	x8, x9, x8
  46e96c:	add	x8, x8, #0x1
  46e970:	lsl	x8, x8, #62
  46e974:	subs	x8, x8, #0x1
  46e978:	mov	x9, #0x2                   	// #2
  46e97c:	mul	x8, x8, x9
  46e980:	add	x8, x8, #0x1
  46e984:	mvn	x8, x8
  46e988:	stur	x8, [x29, #-240]
  46e98c:	b	46e9ac <readlinkat@plt+0x6ba7c>
  46e990:	ldur	x8, [x29, #-24]
  46e994:	mov	x9, xzr
  46e998:	mul	x8, x9, x8
  46e99c:	subs	x8, x8, #0x76c
  46e9a0:	mul	x8, x9, x8
  46e9a4:	add	x8, x8, #0x0
  46e9a8:	stur	x8, [x29, #-240]
  46e9ac:	ldur	x8, [x29, #-240]
  46e9b0:	cmp	x8, #0x0
  46e9b4:	cset	w9, ge  // ge = tcont
  46e9b8:	tbnz	w9, #0, 46eaf0 <readlinkat@plt+0x6bbc0>
  46e9bc:	ldur	x8, [x29, #-24]
  46e9c0:	cmp	x8, #0x0
  46e9c4:	cset	w9, ge  // ge = tcont
  46e9c8:	tbnz	w9, #0, 46ea5c <readlinkat@plt+0x6bb2c>
  46e9cc:	ldur	x8, [x29, #-24]
  46e9d0:	mov	x9, xzr
  46e9d4:	mul	x8, x9, x8
  46e9d8:	subs	x8, x8, #0x76c
  46e9dc:	mul	x8, x9, x8
  46e9e0:	subs	x8, x8, #0x1
  46e9e4:	cmp	x8, #0x0
  46e9e8:	cset	w10, ge  // ge = tcont
  46e9ec:	tbnz	w10, #0, 46ea24 <readlinkat@plt+0x6baf4>
  46e9f0:	ldur	x8, [x29, #-24]
  46e9f4:	mov	x9, xzr
  46e9f8:	mul	x8, x9, x8
  46e9fc:	subs	x8, x8, #0x76c
  46ea00:	mul	x8, x9, x8
  46ea04:	add	x8, x8, #0x1
  46ea08:	lsl	x8, x8, #62
  46ea0c:	subs	x8, x8, #0x1
  46ea10:	mov	x9, #0x2                   	// #2
  46ea14:	mul	x8, x8, x9
  46ea18:	add	x8, x8, #0x1
  46ea1c:	stur	x8, [x29, #-248]
  46ea20:	b	46ea40 <readlinkat@plt+0x6bb10>
  46ea24:	ldur	x8, [x29, #-24]
  46ea28:	mov	x9, xzr
  46ea2c:	mul	x8, x9, x8
  46ea30:	subs	x8, x8, #0x76c
  46ea34:	mul	x8, x9, x8
  46ea38:	subs	x8, x8, #0x1
  46ea3c:	stur	x8, [x29, #-248]
  46ea40:	ldur	x8, [x29, #-248]
  46ea44:	ldur	x9, [x29, #-24]
  46ea48:	add	x8, x8, x9
  46ea4c:	mov	x9, #0xfffffffffffff894    	// #-1900
  46ea50:	cmp	x8, x9
  46ea54:	b.lt	46eb94 <readlinkat@plt+0x6bc64>  // b.tstop
  46ea58:	b	46eb40 <readlinkat@plt+0x6bc10>
  46ea5c:	ldur	x8, [x29, #-24]
  46ea60:	mov	x9, xzr
  46ea64:	mul	x8, x9, x8
  46ea68:	subs	x8, x8, #0x76c
  46ea6c:	mul	x8, x9, x8
  46ea70:	subs	x8, x8, #0x1
  46ea74:	cmp	x8, #0x0
  46ea78:	cset	w10, ge  // ge = tcont
  46ea7c:	tbnz	w10, #0, 46eab8 <readlinkat@plt+0x6bb88>
  46ea80:	ldur	x8, [x29, #-24]
  46ea84:	mov	x9, xzr
  46ea88:	mul	x8, x9, x8
  46ea8c:	subs	x8, x8, #0x76c
  46ea90:	mul	x8, x9, x8
  46ea94:	add	x8, x8, #0x1
  46ea98:	lsl	x8, x8, #62
  46ea9c:	subs	x8, x8, #0x1
  46eaa0:	mov	x9, #0x2                   	// #2
  46eaa4:	mul	x8, x8, x9
  46eaa8:	add	x8, x8, #0x1
  46eaac:	mvn	x8, x8
  46eab0:	stur	x8, [x29, #-256]
  46eab4:	b	46ead4 <readlinkat@plt+0x6bba4>
  46eab8:	ldur	x8, [x29, #-24]
  46eabc:	mov	x9, xzr
  46eac0:	mul	x8, x9, x8
  46eac4:	subs	x8, x8, #0x76c
  46eac8:	mul	x8, x9, x8
  46eacc:	add	x8, x8, #0x0
  46ead0:	stur	x8, [x29, #-256]
  46ead4:	ldur	x8, [x29, #-256]
  46ead8:	ldur	x9, [x29, #-24]
  46eadc:	add	x8, x8, x9
  46eae0:	mov	x9, #0xfffffffffffff894    	// #-1900
  46eae4:	cmp	x9, x8
  46eae8:	b.lt	46eb94 <readlinkat@plt+0x6bc64>  // b.tstop
  46eaec:	b	46eb40 <readlinkat@plt+0x6bc10>
  46eaf0:	ldur	w8, [x29, #-40]
  46eaf4:	tbnz	w8, #0, 46eafc <readlinkat@plt+0x6bbcc>
  46eaf8:	b	46eb08 <readlinkat@plt+0x6bbd8>
  46eafc:	ldur	w8, [x29, #-40]
  46eb00:	tbnz	w8, #0, 46eb94 <readlinkat@plt+0x6bc64>
  46eb04:	b	46eb40 <readlinkat@plt+0x6bc10>
  46eb08:	ldur	x8, [x29, #-24]
  46eb0c:	cmp	x8, #0x0
  46eb10:	cset	w9, ge  // ge = tcont
  46eb14:	tbnz	w9, #0, 46eb30 <readlinkat@plt+0x6bc00>
  46eb18:	ldur	x8, [x29, #-24]
  46eb1c:	mov	x9, #0xfffffffffffff894    	// #-1900
  46eb20:	subs	x8, x9, x8
  46eb24:	cmp	x8, x9
  46eb28:	b.le	46eb94 <readlinkat@plt+0x6bc64>
  46eb2c:	b	46eb40 <readlinkat@plt+0x6bc10>
  46eb30:	ldur	x8, [x29, #-24]
  46eb34:	mov	x9, #0xfffffffffffff894    	// #-1900
  46eb38:	cmp	x9, x8
  46eb3c:	b.lt	46eb94 <readlinkat@plt+0x6bc64>  // b.tstop
  46eb40:	ldur	x8, [x29, #-24]
  46eb44:	mov	x9, #0xfffffffffffff894    	// #-1900
  46eb48:	subs	x8, x9, x8
  46eb4c:	mov	x9, xzr
  46eb50:	mul	x8, x9, x8
  46eb54:	subs	x8, x8, #0x1
  46eb58:	cmp	x8, #0x0
  46eb5c:	cset	w10, ge  // ge = tcont
  46eb60:	tbnz	w10, #0, 46eb7c <readlinkat@plt+0x6bc4c>
  46eb64:	ldur	x8, [x29, #-24]
  46eb68:	mov	x9, #0xfffffffffffff894    	// #-1900
  46eb6c:	subs	x8, x9, x8
  46eb70:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  46eb74:	cmp	x8, x9
  46eb78:	b.lt	46eb94 <readlinkat@plt+0x6bc64>  // b.tstop
  46eb7c:	ldur	x8, [x29, #-24]
  46eb80:	mov	x9, #0xfffffffffffff894    	// #-1900
  46eb84:	subs	x8, x9, x8
  46eb88:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  46eb8c:	cmp	x9, x8
  46eb90:	b.ge	46ebb4 <readlinkat@plt+0x6bc84>  // b.tcont
  46eb94:	ldur	x8, [x29, #-24]
  46eb98:	mov	x9, #0xfffffffffffff894    	// #-1900
  46eb9c:	subs	x8, x9, x8
  46eba0:	ldur	x9, [x29, #-16]
  46eba4:	str	w8, [x9]
  46eba8:	ldur	w8, [x29, #-40]
  46ebac:	tbnz	w8, #0, 4705a0 <readlinkat@plt+0x6d670>
  46ebb0:	b	4705cc <readlinkat@plt+0x6d69c>
  46ebb4:	ldur	x8, [x29, #-24]
  46ebb8:	mov	x9, #0xfffffffffffff894    	// #-1900
  46ebbc:	subs	x8, x9, x8
  46ebc0:	ldur	x9, [x29, #-16]
  46ebc4:	str	w8, [x9]
  46ebc8:	ldur	w8, [x29, #-36]
  46ebcc:	tbnz	w8, #0, 4705a0 <readlinkat@plt+0x6d670>
  46ebd0:	b	4705cc <readlinkat@plt+0x6d69c>
  46ebd4:	ldur	w8, [x29, #-36]
  46ebd8:	tbnz	w8, #0, 46ebe0 <readlinkat@plt+0x6bcb0>
  46ebdc:	b	46f17c <readlinkat@plt+0x6c24c>
  46ebe0:	ldur	w8, [x29, #-36]
  46ebe4:	tbnz	w8, #0, 46ebec <readlinkat@plt+0x6bcbc>
  46ebe8:	b	46ef0c <readlinkat@plt+0x6bfdc>
  46ebec:	ldur	x8, [x29, #-24]
  46ebf0:	lsl	w8, w8, #24
  46ebf4:	asr	w8, w8, #24
  46ebf8:	mov	w9, wzr
  46ebfc:	add	w8, w8, #0x0
  46ec00:	mul	w8, w9, w8
  46ec04:	subs	w8, w8, #0x1
  46ec08:	cmp	w8, #0x0
  46ec0c:	cset	w8, ge  // ge = tcont
  46ec10:	tbnz	w8, #0, 46ec50 <readlinkat@plt+0x6bd20>
  46ec14:	ldur	x8, [x29, #-24]
  46ec18:	lsl	w8, w8, #24
  46ec1c:	asr	w8, w8, #24
  46ec20:	mov	w9, wzr
  46ec24:	add	w8, w8, #0x0
  46ec28:	mul	w8, w9, w8
  46ec2c:	add	w8, w8, #0x1
  46ec30:	lsl	w8, w8, #30
  46ec34:	subs	w8, w8, #0x1
  46ec38:	mov	w9, #0x2                   	// #2
  46ec3c:	mul	w8, w8, w9
  46ec40:	add	w8, w8, #0x1
  46ec44:	mvn	w8, w8
  46ec48:	str	w8, [sp, #268]
  46ec4c:	b	46ec70 <readlinkat@plt+0x6bd40>
  46ec50:	ldur	x8, [x29, #-24]
  46ec54:	lsl	w8, w8, #24
  46ec58:	asr	w8, w8, #24
  46ec5c:	mov	w9, wzr
  46ec60:	add	w8, w8, #0x0
  46ec64:	mul	w8, w9, w8
  46ec68:	add	w8, w8, #0x0
  46ec6c:	str	w8, [sp, #268]
  46ec70:	ldr	w8, [sp, #268]
  46ec74:	cmp	w8, #0x0
  46ec78:	cset	w8, ge  // ge = tcont
  46ec7c:	tbnz	w8, #0, 46eddc <readlinkat@plt+0x6beac>
  46ec80:	ldur	w8, [x29, #-36]
  46ec84:	tbnz	w8, #0, 46ec8c <readlinkat@plt+0x6bd5c>
  46ec88:	b	46ed2c <readlinkat@plt+0x6bdfc>
  46ec8c:	ldur	x8, [x29, #-24]
  46ec90:	lsl	w8, w8, #24
  46ec94:	asr	w8, w8, #24
  46ec98:	mov	w9, wzr
  46ec9c:	add	w8, w8, #0x0
  46eca0:	mul	w8, w9, w8
  46eca4:	subs	w8, w8, #0x1
  46eca8:	cmp	w8, #0x0
  46ecac:	cset	w8, ge  // ge = tcont
  46ecb0:	tbnz	w8, #0, 46ecec <readlinkat@plt+0x6bdbc>
  46ecb4:	ldur	x8, [x29, #-24]
  46ecb8:	lsl	w8, w8, #24
  46ecbc:	asr	w8, w8, #24
  46ecc0:	mov	w9, wzr
  46ecc4:	add	w8, w8, #0x0
  46ecc8:	mul	w8, w9, w8
  46eccc:	add	w8, w8, #0x1
  46ecd0:	lsl	w8, w8, #30
  46ecd4:	subs	w8, w8, #0x1
  46ecd8:	mov	w9, #0x2                   	// #2
  46ecdc:	mul	w8, w8, w9
  46ece0:	add	w8, w8, #0x1
  46ece4:	str	w8, [sp, #264]
  46ece8:	b	46ed0c <readlinkat@plt+0x6bddc>
  46ecec:	ldur	x8, [x29, #-24]
  46ecf0:	lsl	w8, w8, #24
  46ecf4:	asr	w8, w8, #24
  46ecf8:	mov	w9, wzr
  46ecfc:	add	w8, w8, #0x0
  46ed00:	mul	w8, w9, w8
  46ed04:	subs	w8, w8, #0x1
  46ed08:	str	w8, [sp, #264]
  46ed0c:	ldr	w8, [sp, #264]
  46ed10:	add	w8, w8, #0x6c
  46ed14:	ldur	x9, [x29, #-24]
  46ed18:	lsl	w9, w9, #24
  46ed1c:	asr	w9, w9, #24
  46ed20:	cmp	w8, w9
  46ed24:	b.lt	46eeac <readlinkat@plt+0x6bf7c>  // b.tstop
  46ed28:	b	46ee4c <readlinkat@plt+0x6bf1c>
  46ed2c:	ldur	x8, [x29, #-24]
  46ed30:	lsl	w8, w8, #24
  46ed34:	mov	x9, #0x18                  	// #24
  46ed38:	asr	w8, w8, w9
  46ed3c:	ldur	x10, [x29, #-24]
  46ed40:	lsl	w9, w10, #24
  46ed44:	asr	w9, w9, #24
  46ed48:	mov	w10, wzr
  46ed4c:	add	w9, w9, #0x0
  46ed50:	mul	w9, w10, w9
  46ed54:	subs	w9, w9, #0x1
  46ed58:	cmp	w9, #0x0
  46ed5c:	cset	w9, ge  // ge = tcont
  46ed60:	str	w8, [sp, #260]
  46ed64:	tbnz	w9, #0, 46eda4 <readlinkat@plt+0x6be74>
  46ed68:	ldur	x8, [x29, #-24]
  46ed6c:	lsl	w8, w8, #24
  46ed70:	asr	w8, w8, #24
  46ed74:	mov	w9, wzr
  46ed78:	add	w8, w8, #0x0
  46ed7c:	mul	w8, w9, w8
  46ed80:	add	w8, w8, #0x1
  46ed84:	lsl	w8, w8, #30
  46ed88:	subs	w8, w8, #0x1
  46ed8c:	mov	w9, #0x2                   	// #2
  46ed90:	mul	w8, w8, w9
  46ed94:	add	w8, w8, #0x1
  46ed98:	mvn	w8, w8
  46ed9c:	str	w8, [sp, #256]
  46eda0:	b	46edc4 <readlinkat@plt+0x6be94>
  46eda4:	ldur	x8, [x29, #-24]
  46eda8:	lsl	w8, w8, #24
  46edac:	asr	w8, w8, #24
  46edb0:	mov	w9, wzr
  46edb4:	add	w8, w8, #0x0
  46edb8:	mul	w8, w9, w8
  46edbc:	add	w8, w8, #0x0
  46edc0:	str	w8, [sp, #256]
  46edc4:	ldr	w8, [sp, #256]
  46edc8:	add	w8, w8, #0x6c
  46edcc:	ldr	w9, [sp, #260]
  46edd0:	cmp	w9, w8
  46edd4:	b.lt	46eeac <readlinkat@plt+0x6bf7c>  // b.tstop
  46edd8:	b	46ee4c <readlinkat@plt+0x6bf1c>
  46eddc:	ldur	x8, [x29, #-24]
  46ede0:	lsl	w8, w8, #24
  46ede4:	asr	w8, w8, #24
  46ede8:	cmp	w8, #0x0
  46edec:	cset	w8, ge  // ge = tcont
  46edf0:	tbnz	w8, #0, 46ee00 <readlinkat@plt+0x6bed0>
  46edf4:	ldur	w8, [x29, #-40]
  46edf8:	tbnz	w8, #0, 46eeac <readlinkat@plt+0x6bf7c>
  46edfc:	b	46ee4c <readlinkat@plt+0x6bf1c>
  46ee00:	ldur	w8, [x29, #-36]
  46ee04:	tbnz	w8, #0, 46ee0c <readlinkat@plt+0x6bedc>
  46ee08:	b	46ee38 <readlinkat@plt+0x6bf08>
  46ee0c:	ldur	x8, [x29, #-24]
  46ee10:	lsl	w8, w8, #24
  46ee14:	mov	x9, #0x18                  	// #24
  46ee18:	asr	w8, w8, w9
  46ee1c:	subs	w8, w8, #0x6c
  46ee20:	ldur	x10, [x29, #-24]
  46ee24:	lsl	w9, w10, #24
  46ee28:	asr	w9, w9, #24
  46ee2c:	cmp	w8, w9
  46ee30:	b.le	46eeac <readlinkat@plt+0x6bf7c>
  46ee34:	b	46ee4c <readlinkat@plt+0x6bf1c>
  46ee38:	ldur	x8, [x29, #-24]
  46ee3c:	lsl	w8, w8, #24
  46ee40:	asr	w8, w8, #24
  46ee44:	cmp	w8, #0x6c
  46ee48:	b.lt	46eeac <readlinkat@plt+0x6bf7c>  // b.tstop
  46ee4c:	ldur	x8, [x29, #-24]
  46ee50:	lsl	w8, w8, #24
  46ee54:	asr	w8, w8, #24
  46ee58:	subs	w8, w8, #0x6c
  46ee5c:	mov	w9, wzr
  46ee60:	mul	w8, w9, w8
  46ee64:	subs	w8, w8, #0x1
  46ee68:	cmp	w8, #0x0
  46ee6c:	cset	w8, ge  // ge = tcont
  46ee70:	tbnz	w8, #0, 46ee90 <readlinkat@plt+0x6bf60>
  46ee74:	ldur	x8, [x29, #-24]
  46ee78:	lsl	w8, w8, #24
  46ee7c:	asr	w8, w8, #24
  46ee80:	subs	w8, w8, #0x6c
  46ee84:	mov	w9, #0xffffff80            	// #-128
  46ee88:	cmp	w8, w9
  46ee8c:	b.lt	46eeac <readlinkat@plt+0x6bf7c>  // b.tstop
  46ee90:	ldur	x8, [x29, #-24]
  46ee94:	lsl	w8, w8, #24
  46ee98:	asr	w8, w8, #24
  46ee9c:	subs	w8, w8, #0x6c
  46eea0:	mov	w9, #0x7f                  	// #127
  46eea4:	cmp	w9, w8
  46eea8:	b.ge	46eedc <readlinkat@plt+0x6bfac>  // b.tcont
  46eeac:	ldur	x8, [x29, #-24]
  46eeb0:	lsl	w8, w8, #24
  46eeb4:	mov	x9, #0x18                  	// #24
  46eeb8:	asr	w8, w8, w9
  46eebc:	subs	w8, w8, #0x6c
  46eec0:	lsl	w8, w8, #24
  46eec4:	asr	w8, w8, #24
  46eec8:	ldur	x10, [x29, #-16]
  46eecc:	str	w8, [x10]
  46eed0:	ldur	w8, [x29, #-40]
  46eed4:	tbnz	w8, #0, 4705a0 <readlinkat@plt+0x6d670>
  46eed8:	b	4705cc <readlinkat@plt+0x6d69c>
  46eedc:	ldur	x8, [x29, #-24]
  46eee0:	lsl	w8, w8, #24
  46eee4:	mov	x9, #0x18                  	// #24
  46eee8:	asr	w8, w8, w9
  46eeec:	subs	w8, w8, #0x6c
  46eef0:	lsl	w8, w8, #24
  46eef4:	asr	w8, w8, #24
  46eef8:	ldur	x10, [x29, #-16]
  46eefc:	str	w8, [x10]
  46ef00:	ldur	w8, [x29, #-36]
  46ef04:	tbnz	w8, #0, 4705a0 <readlinkat@plt+0x6d670>
  46ef08:	b	4705cc <readlinkat@plt+0x6d69c>
  46ef0c:	ldur	x8, [x29, #-24]
  46ef10:	mov	x9, xzr
  46ef14:	add	x8, x8, #0x0
  46ef18:	mul	x8, x9, x8
  46ef1c:	subs	x8, x8, #0x1
  46ef20:	cmp	x8, #0x0
  46ef24:	cset	w10, ge  // ge = tcont
  46ef28:	tbnz	w10, #0, 46ef60 <readlinkat@plt+0x6c030>
  46ef2c:	ldur	x8, [x29, #-24]
  46ef30:	mov	x9, xzr
  46ef34:	add	x8, x8, #0x0
  46ef38:	mul	x8, x9, x8
  46ef3c:	add	x8, x8, #0x1
  46ef40:	lsl	x8, x8, #62
  46ef44:	subs	x8, x8, #0x1
  46ef48:	mov	x9, #0x2                   	// #2
  46ef4c:	mul	x8, x8, x9
  46ef50:	add	x8, x8, #0x1
  46ef54:	mvn	x8, x8
  46ef58:	str	x8, [sp, #248]
  46ef5c:	b	46ef78 <readlinkat@plt+0x6c048>
  46ef60:	ldur	x8, [x29, #-24]
  46ef64:	mov	x9, xzr
  46ef68:	add	x8, x8, #0x0
  46ef6c:	mul	x8, x9, x8
  46ef70:	add	x8, x8, #0x0
  46ef74:	str	x8, [sp, #248]
  46ef78:	ldr	x8, [sp, #248]
  46ef7c:	cmp	x8, #0x0
  46ef80:	cset	w9, ge  // ge = tcont
  46ef84:	tbnz	w9, #0, 46f0a0 <readlinkat@plt+0x6c170>
  46ef88:	ldur	w8, [x29, #-36]
  46ef8c:	tbnz	w8, #0, 46ef94 <readlinkat@plt+0x6c064>
  46ef90:	b	46f014 <readlinkat@plt+0x6c0e4>
  46ef94:	ldur	x8, [x29, #-24]
  46ef98:	mov	x9, xzr
  46ef9c:	add	x8, x8, #0x0
  46efa0:	mul	x8, x9, x8
  46efa4:	subs	x8, x8, #0x1
  46efa8:	cmp	x8, #0x0
  46efac:	cset	w10, ge  // ge = tcont
  46efb0:	tbnz	w10, #0, 46efe4 <readlinkat@plt+0x6c0b4>
  46efb4:	ldur	x8, [x29, #-24]
  46efb8:	mov	x9, xzr
  46efbc:	add	x8, x8, #0x0
  46efc0:	mul	x8, x9, x8
  46efc4:	add	x8, x8, #0x1
  46efc8:	lsl	x8, x8, #62
  46efcc:	subs	x8, x8, #0x1
  46efd0:	mov	x9, #0x2                   	// #2
  46efd4:	mul	x8, x8, x9
  46efd8:	add	x8, x8, #0x1
  46efdc:	str	x8, [sp, #240]
  46efe0:	b	46effc <readlinkat@plt+0x6c0cc>
  46efe4:	ldur	x8, [x29, #-24]
  46efe8:	mov	x9, xzr
  46efec:	add	x8, x8, #0x0
  46eff0:	mul	x8, x9, x8
  46eff4:	subs	x8, x8, #0x1
  46eff8:	str	x8, [sp, #240]
  46effc:	ldr	x8, [sp, #240]
  46f000:	add	x8, x8, #0x76c
  46f004:	ldur	x9, [x29, #-24]
  46f008:	cmp	x8, x9
  46f00c:	b.lt	46f134 <readlinkat@plt+0x6c204>  // b.tstop
  46f010:	b	46f0ec <readlinkat@plt+0x6c1bc>
  46f014:	ldur	x8, [x29, #-24]
  46f018:	ldur	x9, [x29, #-24]
  46f01c:	mov	x10, xzr
  46f020:	add	x9, x9, #0x0
  46f024:	mul	x9, x10, x9
  46f028:	subs	x9, x9, #0x1
  46f02c:	cmp	x9, #0x0
  46f030:	cset	w11, ge  // ge = tcont
  46f034:	str	x8, [sp, #232]
  46f038:	tbnz	w11, #0, 46f070 <readlinkat@plt+0x6c140>
  46f03c:	ldur	x8, [x29, #-24]
  46f040:	mov	x9, xzr
  46f044:	add	x8, x8, #0x0
  46f048:	mul	x8, x9, x8
  46f04c:	add	x8, x8, #0x1
  46f050:	lsl	x8, x8, #62
  46f054:	subs	x8, x8, #0x1
  46f058:	mov	x9, #0x2                   	// #2
  46f05c:	mul	x8, x8, x9
  46f060:	add	x8, x8, #0x1
  46f064:	mvn	x8, x8
  46f068:	str	x8, [sp, #224]
  46f06c:	b	46f088 <readlinkat@plt+0x6c158>
  46f070:	ldur	x8, [x29, #-24]
  46f074:	mov	x9, xzr
  46f078:	add	x8, x8, #0x0
  46f07c:	mul	x8, x9, x8
  46f080:	add	x8, x8, #0x0
  46f084:	str	x8, [sp, #224]
  46f088:	ldr	x8, [sp, #224]
  46f08c:	add	x8, x8, #0x76c
  46f090:	ldr	x9, [sp, #232]
  46f094:	cmp	x9, x8
  46f098:	b.lt	46f134 <readlinkat@plt+0x6c204>  // b.tstop
  46f09c:	b	46f0ec <readlinkat@plt+0x6c1bc>
  46f0a0:	ldur	x8, [x29, #-24]
  46f0a4:	cmp	x8, #0x0
  46f0a8:	cset	w9, ge  // ge = tcont
  46f0ac:	tbnz	w9, #0, 46f0bc <readlinkat@plt+0x6c18c>
  46f0b0:	ldur	w8, [x29, #-40]
  46f0b4:	tbnz	w8, #0, 46f134 <readlinkat@plt+0x6c204>
  46f0b8:	b	46f0ec <readlinkat@plt+0x6c1bc>
  46f0bc:	ldur	w8, [x29, #-36]
  46f0c0:	tbnz	w8, #0, 46f0c8 <readlinkat@plt+0x6c198>
  46f0c4:	b	46f0e0 <readlinkat@plt+0x6c1b0>
  46f0c8:	ldur	x8, [x29, #-24]
  46f0cc:	subs	x8, x8, #0x76c
  46f0d0:	ldur	x9, [x29, #-24]
  46f0d4:	cmp	x8, x9
  46f0d8:	b.le	46f134 <readlinkat@plt+0x6c204>
  46f0dc:	b	46f0ec <readlinkat@plt+0x6c1bc>
  46f0e0:	ldur	x8, [x29, #-24]
  46f0e4:	cmp	x8, #0x76c
  46f0e8:	b.lt	46f134 <readlinkat@plt+0x6c204>  // b.tstop
  46f0ec:	ldur	x8, [x29, #-24]
  46f0f0:	subs	x8, x8, #0x76c
  46f0f4:	mov	x9, xzr
  46f0f8:	mul	x8, x9, x8
  46f0fc:	subs	x8, x8, #0x1
  46f100:	cmp	x8, #0x0
  46f104:	cset	w10, ge  // ge = tcont
  46f108:	tbnz	w10, #0, 46f120 <readlinkat@plt+0x6c1f0>
  46f10c:	ldur	x8, [x29, #-24]
  46f110:	subs	x8, x8, #0x76c
  46f114:	mov	x9, #0xffffffffffffff80    	// #-128
  46f118:	cmp	x8, x9
  46f11c:	b.lt	46f134 <readlinkat@plt+0x6c204>  // b.tstop
  46f120:	ldur	x8, [x29, #-24]
  46f124:	subs	x8, x8, #0x76c
  46f128:	mov	x9, #0x7f                  	// #127
  46f12c:	cmp	x9, x8
  46f130:	b.ge	46f158 <readlinkat@plt+0x6c228>  // b.tcont
  46f134:	ldur	x8, [x29, #-24]
  46f138:	subs	w8, w8, #0x76c
  46f13c:	lsl	w8, w8, #24
  46f140:	asr	w8, w8, #24
  46f144:	ldur	x9, [x29, #-16]
  46f148:	str	w8, [x9]
  46f14c:	ldur	w8, [x29, #-40]
  46f150:	tbnz	w8, #0, 4705a0 <readlinkat@plt+0x6d670>
  46f154:	b	4705cc <readlinkat@plt+0x6d69c>
  46f158:	ldur	x8, [x29, #-24]
  46f15c:	subs	w8, w8, #0x76c
  46f160:	lsl	w8, w8, #24
  46f164:	asr	w8, w8, #24
  46f168:	ldur	x9, [x29, #-16]
  46f16c:	str	w8, [x9]
  46f170:	ldur	w8, [x29, #-36]
  46f174:	tbnz	w8, #0, 4705a0 <readlinkat@plt+0x6d670>
  46f178:	b	4705cc <readlinkat@plt+0x6d69c>
  46f17c:	ldur	w8, [x29, #-36]
  46f180:	tbnz	w8, #0, 46f188 <readlinkat@plt+0x6c258>
  46f184:	b	46f724 <readlinkat@plt+0x6c7f4>
  46f188:	ldur	w8, [x29, #-36]
  46f18c:	tbnz	w8, #0, 46f194 <readlinkat@plt+0x6c264>
  46f190:	b	46f4b4 <readlinkat@plt+0x6c584>
  46f194:	ldur	x8, [x29, #-24]
  46f198:	lsl	w8, w8, #16
  46f19c:	asr	w8, w8, #16
  46f1a0:	mov	w9, wzr
  46f1a4:	add	w8, w8, #0x0
  46f1a8:	mul	w8, w9, w8
  46f1ac:	subs	w8, w8, #0x1
  46f1b0:	cmp	w8, #0x0
  46f1b4:	cset	w8, ge  // ge = tcont
  46f1b8:	tbnz	w8, #0, 46f1f8 <readlinkat@plt+0x6c2c8>
  46f1bc:	ldur	x8, [x29, #-24]
  46f1c0:	lsl	w8, w8, #16
  46f1c4:	asr	w8, w8, #16
  46f1c8:	mov	w9, wzr
  46f1cc:	add	w8, w8, #0x0
  46f1d0:	mul	w8, w9, w8
  46f1d4:	add	w8, w8, #0x1
  46f1d8:	lsl	w8, w8, #30
  46f1dc:	subs	w8, w8, #0x1
  46f1e0:	mov	w9, #0x2                   	// #2
  46f1e4:	mul	w8, w8, w9
  46f1e8:	add	w8, w8, #0x1
  46f1ec:	mvn	w8, w8
  46f1f0:	str	w8, [sp, #220]
  46f1f4:	b	46f218 <readlinkat@plt+0x6c2e8>
  46f1f8:	ldur	x8, [x29, #-24]
  46f1fc:	lsl	w8, w8, #16
  46f200:	asr	w8, w8, #16
  46f204:	mov	w9, wzr
  46f208:	add	w8, w8, #0x0
  46f20c:	mul	w8, w9, w8
  46f210:	add	w8, w8, #0x0
  46f214:	str	w8, [sp, #220]
  46f218:	ldr	w8, [sp, #220]
  46f21c:	cmp	w8, #0x0
  46f220:	cset	w8, ge  // ge = tcont
  46f224:	tbnz	w8, #0, 46f384 <readlinkat@plt+0x6c454>
  46f228:	ldur	w8, [x29, #-36]
  46f22c:	tbnz	w8, #0, 46f234 <readlinkat@plt+0x6c304>
  46f230:	b	46f2d4 <readlinkat@plt+0x6c3a4>
  46f234:	ldur	x8, [x29, #-24]
  46f238:	lsl	w8, w8, #16
  46f23c:	asr	w8, w8, #16
  46f240:	mov	w9, wzr
  46f244:	add	w8, w8, #0x0
  46f248:	mul	w8, w9, w8
  46f24c:	subs	w8, w8, #0x1
  46f250:	cmp	w8, #0x0
  46f254:	cset	w8, ge  // ge = tcont
  46f258:	tbnz	w8, #0, 46f294 <readlinkat@plt+0x6c364>
  46f25c:	ldur	x8, [x29, #-24]
  46f260:	lsl	w8, w8, #16
  46f264:	asr	w8, w8, #16
  46f268:	mov	w9, wzr
  46f26c:	add	w8, w8, #0x0
  46f270:	mul	w8, w9, w8
  46f274:	add	w8, w8, #0x1
  46f278:	lsl	w8, w8, #30
  46f27c:	subs	w8, w8, #0x1
  46f280:	mov	w9, #0x2                   	// #2
  46f284:	mul	w8, w8, w9
  46f288:	add	w8, w8, #0x1
  46f28c:	str	w8, [sp, #216]
  46f290:	b	46f2b4 <readlinkat@plt+0x6c384>
  46f294:	ldur	x8, [x29, #-24]
  46f298:	lsl	w8, w8, #16
  46f29c:	asr	w8, w8, #16
  46f2a0:	mov	w9, wzr
  46f2a4:	add	w8, w8, #0x0
  46f2a8:	mul	w8, w9, w8
  46f2ac:	subs	w8, w8, #0x1
  46f2b0:	str	w8, [sp, #216]
  46f2b4:	ldr	w8, [sp, #216]
  46f2b8:	add	w8, w8, #0x76c
  46f2bc:	ldur	x9, [x29, #-24]
  46f2c0:	lsl	w9, w9, #16
  46f2c4:	asr	w9, w9, #16
  46f2c8:	cmp	w8, w9
  46f2cc:	b.lt	46f454 <readlinkat@plt+0x6c524>  // b.tstop
  46f2d0:	b	46f3f4 <readlinkat@plt+0x6c4c4>
  46f2d4:	ldur	x8, [x29, #-24]
  46f2d8:	lsl	w8, w8, #16
  46f2dc:	mov	x9, #0x10                  	// #16
  46f2e0:	asr	w8, w8, w9
  46f2e4:	ldur	x10, [x29, #-24]
  46f2e8:	lsl	w9, w10, #16
  46f2ec:	asr	w9, w9, #16
  46f2f0:	mov	w10, wzr
  46f2f4:	add	w9, w9, #0x0
  46f2f8:	mul	w9, w10, w9
  46f2fc:	subs	w9, w9, #0x1
  46f300:	cmp	w9, #0x0
  46f304:	cset	w9, ge  // ge = tcont
  46f308:	str	w8, [sp, #212]
  46f30c:	tbnz	w9, #0, 46f34c <readlinkat@plt+0x6c41c>
  46f310:	ldur	x8, [x29, #-24]
  46f314:	lsl	w8, w8, #16
  46f318:	asr	w8, w8, #16
  46f31c:	mov	w9, wzr
  46f320:	add	w8, w8, #0x0
  46f324:	mul	w8, w9, w8
  46f328:	add	w8, w8, #0x1
  46f32c:	lsl	w8, w8, #30
  46f330:	subs	w8, w8, #0x1
  46f334:	mov	w9, #0x2                   	// #2
  46f338:	mul	w8, w8, w9
  46f33c:	add	w8, w8, #0x1
  46f340:	mvn	w8, w8
  46f344:	str	w8, [sp, #208]
  46f348:	b	46f36c <readlinkat@plt+0x6c43c>
  46f34c:	ldur	x8, [x29, #-24]
  46f350:	lsl	w8, w8, #16
  46f354:	asr	w8, w8, #16
  46f358:	mov	w9, wzr
  46f35c:	add	w8, w8, #0x0
  46f360:	mul	w8, w9, w8
  46f364:	add	w8, w8, #0x0
  46f368:	str	w8, [sp, #208]
  46f36c:	ldr	w8, [sp, #208]
  46f370:	add	w8, w8, #0x76c
  46f374:	ldr	w9, [sp, #212]
  46f378:	cmp	w9, w8
  46f37c:	b.lt	46f454 <readlinkat@plt+0x6c524>  // b.tstop
  46f380:	b	46f3f4 <readlinkat@plt+0x6c4c4>
  46f384:	ldur	x8, [x29, #-24]
  46f388:	lsl	w8, w8, #16
  46f38c:	asr	w8, w8, #16
  46f390:	cmp	w8, #0x0
  46f394:	cset	w8, ge  // ge = tcont
  46f398:	tbnz	w8, #0, 46f3a8 <readlinkat@plt+0x6c478>
  46f39c:	ldur	w8, [x29, #-40]
  46f3a0:	tbnz	w8, #0, 46f454 <readlinkat@plt+0x6c524>
  46f3a4:	b	46f3f4 <readlinkat@plt+0x6c4c4>
  46f3a8:	ldur	w8, [x29, #-36]
  46f3ac:	tbnz	w8, #0, 46f3b4 <readlinkat@plt+0x6c484>
  46f3b0:	b	46f3e0 <readlinkat@plt+0x6c4b0>
  46f3b4:	ldur	x8, [x29, #-24]
  46f3b8:	lsl	w8, w8, #16
  46f3bc:	mov	x9, #0x10                  	// #16
  46f3c0:	asr	w8, w8, w9
  46f3c4:	subs	w8, w8, #0x76c
  46f3c8:	ldur	x10, [x29, #-24]
  46f3cc:	lsl	w9, w10, #16
  46f3d0:	asr	w9, w9, #16
  46f3d4:	cmp	w8, w9
  46f3d8:	b.le	46f454 <readlinkat@plt+0x6c524>
  46f3dc:	b	46f3f4 <readlinkat@plt+0x6c4c4>
  46f3e0:	ldur	x8, [x29, #-24]
  46f3e4:	lsl	w8, w8, #16
  46f3e8:	asr	w8, w8, #16
  46f3ec:	cmp	w8, #0x76c
  46f3f0:	b.lt	46f454 <readlinkat@plt+0x6c524>  // b.tstop
  46f3f4:	ldur	x8, [x29, #-24]
  46f3f8:	lsl	w8, w8, #16
  46f3fc:	asr	w8, w8, #16
  46f400:	subs	w8, w8, #0x76c
  46f404:	mov	w9, wzr
  46f408:	mul	w8, w9, w8
  46f40c:	subs	w8, w8, #0x1
  46f410:	cmp	w8, #0x0
  46f414:	cset	w8, ge  // ge = tcont
  46f418:	tbnz	w8, #0, 46f438 <readlinkat@plt+0x6c508>
  46f41c:	ldur	x8, [x29, #-24]
  46f420:	lsl	w8, w8, #16
  46f424:	asr	w8, w8, #16
  46f428:	subs	w8, w8, #0x76c
  46f42c:	mov	w9, #0xffff8000            	// #-32768
  46f430:	cmp	w8, w9
  46f434:	b.lt	46f454 <readlinkat@plt+0x6c524>  // b.tstop
  46f438:	ldur	x8, [x29, #-24]
  46f43c:	lsl	w8, w8, #16
  46f440:	asr	w8, w8, #16
  46f444:	subs	w8, w8, #0x76c
  46f448:	mov	w9, #0x7fff                	// #32767
  46f44c:	cmp	w9, w8
  46f450:	b.ge	46f484 <readlinkat@plt+0x6c554>  // b.tcont
  46f454:	ldur	x8, [x29, #-24]
  46f458:	lsl	w8, w8, #16
  46f45c:	mov	x9, #0x10                  	// #16
  46f460:	asr	w8, w8, w9
  46f464:	subs	w8, w8, #0x76c
  46f468:	lsl	w8, w8, #16
  46f46c:	asr	w8, w8, #16
  46f470:	ldur	x10, [x29, #-16]
  46f474:	str	w8, [x10]
  46f478:	ldur	w8, [x29, #-40]
  46f47c:	tbnz	w8, #0, 4705a0 <readlinkat@plt+0x6d670>
  46f480:	b	4705cc <readlinkat@plt+0x6d69c>
  46f484:	ldur	x8, [x29, #-24]
  46f488:	lsl	w8, w8, #16
  46f48c:	mov	x9, #0x10                  	// #16
  46f490:	asr	w8, w8, w9
  46f494:	subs	w8, w8, #0x76c
  46f498:	lsl	w8, w8, #16
  46f49c:	asr	w8, w8, #16
  46f4a0:	ldur	x10, [x29, #-16]
  46f4a4:	str	w8, [x10]
  46f4a8:	ldur	w8, [x29, #-36]
  46f4ac:	tbnz	w8, #0, 4705a0 <readlinkat@plt+0x6d670>
  46f4b0:	b	4705cc <readlinkat@plt+0x6d69c>
  46f4b4:	ldur	x8, [x29, #-24]
  46f4b8:	mov	x9, xzr
  46f4bc:	add	x8, x8, #0x0
  46f4c0:	mul	x8, x9, x8
  46f4c4:	subs	x8, x8, #0x1
  46f4c8:	cmp	x8, #0x0
  46f4cc:	cset	w10, ge  // ge = tcont
  46f4d0:	tbnz	w10, #0, 46f508 <readlinkat@plt+0x6c5d8>
  46f4d4:	ldur	x8, [x29, #-24]
  46f4d8:	mov	x9, xzr
  46f4dc:	add	x8, x8, #0x0
  46f4e0:	mul	x8, x9, x8
  46f4e4:	add	x8, x8, #0x1
  46f4e8:	lsl	x8, x8, #62
  46f4ec:	subs	x8, x8, #0x1
  46f4f0:	mov	x9, #0x2                   	// #2
  46f4f4:	mul	x8, x8, x9
  46f4f8:	add	x8, x8, #0x1
  46f4fc:	mvn	x8, x8
  46f500:	str	x8, [sp, #200]
  46f504:	b	46f520 <readlinkat@plt+0x6c5f0>
  46f508:	ldur	x8, [x29, #-24]
  46f50c:	mov	x9, xzr
  46f510:	add	x8, x8, #0x0
  46f514:	mul	x8, x9, x8
  46f518:	add	x8, x8, #0x0
  46f51c:	str	x8, [sp, #200]
  46f520:	ldr	x8, [sp, #200]
  46f524:	cmp	x8, #0x0
  46f528:	cset	w9, ge  // ge = tcont
  46f52c:	tbnz	w9, #0, 46f648 <readlinkat@plt+0x6c718>
  46f530:	ldur	w8, [x29, #-36]
  46f534:	tbnz	w8, #0, 46f53c <readlinkat@plt+0x6c60c>
  46f538:	b	46f5bc <readlinkat@plt+0x6c68c>
  46f53c:	ldur	x8, [x29, #-24]
  46f540:	mov	x9, xzr
  46f544:	add	x8, x8, #0x0
  46f548:	mul	x8, x9, x8
  46f54c:	subs	x8, x8, #0x1
  46f550:	cmp	x8, #0x0
  46f554:	cset	w10, ge  // ge = tcont
  46f558:	tbnz	w10, #0, 46f58c <readlinkat@plt+0x6c65c>
  46f55c:	ldur	x8, [x29, #-24]
  46f560:	mov	x9, xzr
  46f564:	add	x8, x8, #0x0
  46f568:	mul	x8, x9, x8
  46f56c:	add	x8, x8, #0x1
  46f570:	lsl	x8, x8, #62
  46f574:	subs	x8, x8, #0x1
  46f578:	mov	x9, #0x2                   	// #2
  46f57c:	mul	x8, x8, x9
  46f580:	add	x8, x8, #0x1
  46f584:	str	x8, [sp, #192]
  46f588:	b	46f5a4 <readlinkat@plt+0x6c674>
  46f58c:	ldur	x8, [x29, #-24]
  46f590:	mov	x9, xzr
  46f594:	add	x8, x8, #0x0
  46f598:	mul	x8, x9, x8
  46f59c:	subs	x8, x8, #0x1
  46f5a0:	str	x8, [sp, #192]
  46f5a4:	ldr	x8, [sp, #192]
  46f5a8:	add	x8, x8, #0x76c
  46f5ac:	ldur	x9, [x29, #-24]
  46f5b0:	cmp	x8, x9
  46f5b4:	b.lt	46f6dc <readlinkat@plt+0x6c7ac>  // b.tstop
  46f5b8:	b	46f694 <readlinkat@plt+0x6c764>
  46f5bc:	ldur	x8, [x29, #-24]
  46f5c0:	ldur	x9, [x29, #-24]
  46f5c4:	mov	x10, xzr
  46f5c8:	add	x9, x9, #0x0
  46f5cc:	mul	x9, x10, x9
  46f5d0:	subs	x9, x9, #0x1
  46f5d4:	cmp	x9, #0x0
  46f5d8:	cset	w11, ge  // ge = tcont
  46f5dc:	str	x8, [sp, #184]
  46f5e0:	tbnz	w11, #0, 46f618 <readlinkat@plt+0x6c6e8>
  46f5e4:	ldur	x8, [x29, #-24]
  46f5e8:	mov	x9, xzr
  46f5ec:	add	x8, x8, #0x0
  46f5f0:	mul	x8, x9, x8
  46f5f4:	add	x8, x8, #0x1
  46f5f8:	lsl	x8, x8, #62
  46f5fc:	subs	x8, x8, #0x1
  46f600:	mov	x9, #0x2                   	// #2
  46f604:	mul	x8, x8, x9
  46f608:	add	x8, x8, #0x1
  46f60c:	mvn	x8, x8
  46f610:	str	x8, [sp, #176]
  46f614:	b	46f630 <readlinkat@plt+0x6c700>
  46f618:	ldur	x8, [x29, #-24]
  46f61c:	mov	x9, xzr
  46f620:	add	x8, x8, #0x0
  46f624:	mul	x8, x9, x8
  46f628:	add	x8, x8, #0x0
  46f62c:	str	x8, [sp, #176]
  46f630:	ldr	x8, [sp, #176]
  46f634:	add	x8, x8, #0x76c
  46f638:	ldr	x9, [sp, #184]
  46f63c:	cmp	x9, x8
  46f640:	b.lt	46f6dc <readlinkat@plt+0x6c7ac>  // b.tstop
  46f644:	b	46f694 <readlinkat@plt+0x6c764>
  46f648:	ldur	x8, [x29, #-24]
  46f64c:	cmp	x8, #0x0
  46f650:	cset	w9, ge  // ge = tcont
  46f654:	tbnz	w9, #0, 46f664 <readlinkat@plt+0x6c734>
  46f658:	ldur	w8, [x29, #-40]
  46f65c:	tbnz	w8, #0, 46f6dc <readlinkat@plt+0x6c7ac>
  46f660:	b	46f694 <readlinkat@plt+0x6c764>
  46f664:	ldur	w8, [x29, #-36]
  46f668:	tbnz	w8, #0, 46f670 <readlinkat@plt+0x6c740>
  46f66c:	b	46f688 <readlinkat@plt+0x6c758>
  46f670:	ldur	x8, [x29, #-24]
  46f674:	subs	x8, x8, #0x76c
  46f678:	ldur	x9, [x29, #-24]
  46f67c:	cmp	x8, x9
  46f680:	b.le	46f6dc <readlinkat@plt+0x6c7ac>
  46f684:	b	46f694 <readlinkat@plt+0x6c764>
  46f688:	ldur	x8, [x29, #-24]
  46f68c:	cmp	x8, #0x76c
  46f690:	b.lt	46f6dc <readlinkat@plt+0x6c7ac>  // b.tstop
  46f694:	ldur	x8, [x29, #-24]
  46f698:	subs	x8, x8, #0x76c
  46f69c:	mov	x9, xzr
  46f6a0:	mul	x8, x9, x8
  46f6a4:	subs	x8, x8, #0x1
  46f6a8:	cmp	x8, #0x0
  46f6ac:	cset	w10, ge  // ge = tcont
  46f6b0:	tbnz	w10, #0, 46f6c8 <readlinkat@plt+0x6c798>
  46f6b4:	ldur	x8, [x29, #-24]
  46f6b8:	subs	x8, x8, #0x76c
  46f6bc:	mov	x9, #0xffffffffffff8000    	// #-32768
  46f6c0:	cmp	x8, x9
  46f6c4:	b.lt	46f6dc <readlinkat@plt+0x6c7ac>  // b.tstop
  46f6c8:	ldur	x8, [x29, #-24]
  46f6cc:	subs	x8, x8, #0x76c
  46f6d0:	mov	x9, #0x7fff                	// #32767
  46f6d4:	cmp	x9, x8
  46f6d8:	b.ge	46f700 <readlinkat@plt+0x6c7d0>  // b.tcont
  46f6dc:	ldur	x8, [x29, #-24]
  46f6e0:	subs	w8, w8, #0x76c
  46f6e4:	lsl	w8, w8, #16
  46f6e8:	asr	w8, w8, #16
  46f6ec:	ldur	x9, [x29, #-16]
  46f6f0:	str	w8, [x9]
  46f6f4:	ldur	w8, [x29, #-40]
  46f6f8:	tbnz	w8, #0, 4705a0 <readlinkat@plt+0x6d670>
  46f6fc:	b	4705cc <readlinkat@plt+0x6d69c>
  46f700:	ldur	x8, [x29, #-24]
  46f704:	subs	w8, w8, #0x76c
  46f708:	lsl	w8, w8, #16
  46f70c:	asr	w8, w8, #16
  46f710:	ldur	x9, [x29, #-16]
  46f714:	str	w8, [x9]
  46f718:	ldur	w8, [x29, #-36]
  46f71c:	tbnz	w8, #0, 4705a0 <readlinkat@plt+0x6d670>
  46f720:	b	4705cc <readlinkat@plt+0x6d69c>
  46f724:	ldur	w8, [x29, #-40]
  46f728:	tbnz	w8, #0, 46f730 <readlinkat@plt+0x6c800>
  46f72c:	b	46fbfc <readlinkat@plt+0x6cccc>
  46f730:	ldur	w8, [x29, #-36]
  46f734:	tbnz	w8, #0, 46f73c <readlinkat@plt+0x6c80c>
  46f738:	b	46f99c <readlinkat@plt+0x6ca6c>
  46f73c:	ldur	x8, [x29, #-24]
  46f740:	mov	w9, wzr
  46f744:	add	w8, w8, #0x0
  46f748:	mul	w8, w9, w8
  46f74c:	subs	w8, w8, #0x1
  46f750:	cmp	w8, #0x0
  46f754:	cset	w8, ge  // ge = tcont
  46f758:	tbnz	w8, #0, 46f790 <readlinkat@plt+0x6c860>
  46f75c:	ldur	x8, [x29, #-24]
  46f760:	mov	w9, wzr
  46f764:	add	w8, w8, #0x0
  46f768:	mul	w8, w9, w8
  46f76c:	add	w8, w8, #0x1
  46f770:	lsl	w8, w8, #30
  46f774:	subs	w8, w8, #0x1
  46f778:	mov	w9, #0x2                   	// #2
  46f77c:	mul	w8, w8, w9
  46f780:	add	w8, w8, #0x1
  46f784:	mvn	w8, w8
  46f788:	str	w8, [sp, #172]
  46f78c:	b	46f7a8 <readlinkat@plt+0x6c878>
  46f790:	ldur	x8, [x29, #-24]
  46f794:	mov	w9, wzr
  46f798:	add	w8, w8, #0x0
  46f79c:	mul	w8, w9, w8
  46f7a0:	add	w8, w8, #0x0
  46f7a4:	str	w8, [sp, #172]
  46f7a8:	ldr	w8, [sp, #172]
  46f7ac:	cmp	w8, #0x0
  46f7b0:	cset	w8, ge  // ge = tcont
  46f7b4:	tbnz	w8, #0, 46f8d0 <readlinkat@plt+0x6c9a0>
  46f7b8:	ldur	w8, [x29, #-36]
  46f7bc:	tbnz	w8, #0, 46f7c4 <readlinkat@plt+0x6c894>
  46f7c0:	b	46f844 <readlinkat@plt+0x6c914>
  46f7c4:	ldur	x8, [x29, #-24]
  46f7c8:	mov	w9, wzr
  46f7cc:	add	w8, w8, #0x0
  46f7d0:	mul	w8, w9, w8
  46f7d4:	subs	w8, w8, #0x1
  46f7d8:	cmp	w8, #0x0
  46f7dc:	cset	w8, ge  // ge = tcont
  46f7e0:	tbnz	w8, #0, 46f814 <readlinkat@plt+0x6c8e4>
  46f7e4:	ldur	x8, [x29, #-24]
  46f7e8:	mov	w9, wzr
  46f7ec:	add	w8, w8, #0x0
  46f7f0:	mul	w8, w9, w8
  46f7f4:	add	w8, w8, #0x1
  46f7f8:	lsl	w8, w8, #30
  46f7fc:	subs	w8, w8, #0x1
  46f800:	mov	w9, #0x2                   	// #2
  46f804:	mul	w8, w8, w9
  46f808:	add	w8, w8, #0x1
  46f80c:	str	w8, [sp, #168]
  46f810:	b	46f82c <readlinkat@plt+0x6c8fc>
  46f814:	ldur	x8, [x29, #-24]
  46f818:	mov	w9, wzr
  46f81c:	add	w8, w8, #0x0
  46f820:	mul	w8, w9, w8
  46f824:	subs	w8, w8, #0x1
  46f828:	str	w8, [sp, #168]
  46f82c:	ldr	w8, [sp, #168]
  46f830:	add	w8, w8, #0x76c
  46f834:	ldur	x9, [x29, #-24]
  46f838:	cmp	w8, w9
  46f83c:	b.lt	46f964 <readlinkat@plt+0x6ca34>  // b.tstop
  46f840:	b	46f91c <readlinkat@plt+0x6c9ec>
  46f844:	ldur	x8, [x29, #-24]
  46f848:	ldur	x9, [x29, #-24]
  46f84c:	mov	w10, wzr
  46f850:	add	w9, w9, #0x0
  46f854:	mul	w9, w10, w9
  46f858:	subs	w9, w9, #0x1
  46f85c:	cmp	w9, #0x0
  46f860:	cset	w9, ge  // ge = tcont
  46f864:	str	w8, [sp, #164]
  46f868:	tbnz	w9, #0, 46f8a0 <readlinkat@plt+0x6c970>
  46f86c:	ldur	x8, [x29, #-24]
  46f870:	mov	w9, wzr
  46f874:	add	w8, w8, #0x0
  46f878:	mul	w8, w9, w8
  46f87c:	add	w8, w8, #0x1
  46f880:	lsl	w8, w8, #30
  46f884:	subs	w8, w8, #0x1
  46f888:	mov	w9, #0x2                   	// #2
  46f88c:	mul	w8, w8, w9
  46f890:	add	w8, w8, #0x1
  46f894:	mvn	w8, w8
  46f898:	str	w8, [sp, #160]
  46f89c:	b	46f8b8 <readlinkat@plt+0x6c988>
  46f8a0:	ldur	x8, [x29, #-24]
  46f8a4:	mov	w9, wzr
  46f8a8:	add	w8, w8, #0x0
  46f8ac:	mul	w8, w9, w8
  46f8b0:	add	w8, w8, #0x0
  46f8b4:	str	w8, [sp, #160]
  46f8b8:	ldr	w8, [sp, #160]
  46f8bc:	add	w8, w8, #0x76c
  46f8c0:	ldr	w9, [sp, #164]
  46f8c4:	cmp	w9, w8
  46f8c8:	b.lt	46f964 <readlinkat@plt+0x6ca34>  // b.tstop
  46f8cc:	b	46f91c <readlinkat@plt+0x6c9ec>
  46f8d0:	ldur	x8, [x29, #-24]
  46f8d4:	cmp	w8, #0x0
  46f8d8:	cset	w8, ge  // ge = tcont
  46f8dc:	tbnz	w8, #0, 46f8ec <readlinkat@plt+0x6c9bc>
  46f8e0:	ldur	w8, [x29, #-40]
  46f8e4:	tbnz	w8, #0, 46f964 <readlinkat@plt+0x6ca34>
  46f8e8:	b	46f91c <readlinkat@plt+0x6c9ec>
  46f8ec:	ldur	w8, [x29, #-36]
  46f8f0:	tbnz	w8, #0, 46f8f8 <readlinkat@plt+0x6c9c8>
  46f8f4:	b	46f910 <readlinkat@plt+0x6c9e0>
  46f8f8:	ldur	x8, [x29, #-24]
  46f8fc:	subs	w8, w8, #0x76c
  46f900:	ldur	x9, [x29, #-24]
  46f904:	cmp	w8, w9
  46f908:	b.le	46f964 <readlinkat@plt+0x6ca34>
  46f90c:	b	46f91c <readlinkat@plt+0x6c9ec>
  46f910:	ldur	x8, [x29, #-24]
  46f914:	cmp	w8, #0x76c
  46f918:	b.lt	46f964 <readlinkat@plt+0x6ca34>  // b.tstop
  46f91c:	ldur	x8, [x29, #-24]
  46f920:	subs	w8, w8, #0x76c
  46f924:	mov	w9, wzr
  46f928:	mul	w8, w9, w8
  46f92c:	subs	w8, w8, #0x1
  46f930:	cmp	w8, #0x0
  46f934:	cset	w8, ge  // ge = tcont
  46f938:	tbnz	w8, #0, 46f950 <readlinkat@plt+0x6ca20>
  46f93c:	ldur	x8, [x29, #-24]
  46f940:	subs	w8, w8, #0x76c
  46f944:	mov	w9, #0x80000000            	// #-2147483648
  46f948:	cmp	w8, w9
  46f94c:	b.lt	46f964 <readlinkat@plt+0x6ca34>  // b.tstop
  46f950:	ldur	x8, [x29, #-24]
  46f954:	subs	w8, w8, #0x76c
  46f958:	mov	w9, #0x7fffffff            	// #2147483647
  46f95c:	cmp	w9, w8
  46f960:	b.ge	46f980 <readlinkat@plt+0x6ca50>  // b.tcont
  46f964:	ldur	x8, [x29, #-24]
  46f968:	subs	w8, w8, #0x76c
  46f96c:	ldur	x9, [x29, #-16]
  46f970:	str	w8, [x9]
  46f974:	ldur	w8, [x29, #-40]
  46f978:	tbnz	w8, #0, 4705a0 <readlinkat@plt+0x6d670>
  46f97c:	b	4705cc <readlinkat@plt+0x6d69c>
  46f980:	ldur	x8, [x29, #-24]
  46f984:	subs	w8, w8, #0x76c
  46f988:	ldur	x9, [x29, #-16]
  46f98c:	str	w8, [x9]
  46f990:	ldur	w8, [x29, #-36]
  46f994:	tbnz	w8, #0, 4705a0 <readlinkat@plt+0x6d670>
  46f998:	b	4705cc <readlinkat@plt+0x6d69c>
  46f99c:	ldur	x8, [x29, #-24]
  46f9a0:	mov	x9, xzr
  46f9a4:	add	x8, x8, #0x0
  46f9a8:	mul	x8, x9, x8
  46f9ac:	subs	x8, x8, #0x1
  46f9b0:	cmp	x8, #0x0
  46f9b4:	cset	w10, ge  // ge = tcont
  46f9b8:	tbnz	w10, #0, 46f9f0 <readlinkat@plt+0x6cac0>
  46f9bc:	ldur	x8, [x29, #-24]
  46f9c0:	mov	x9, xzr
  46f9c4:	add	x8, x8, #0x0
  46f9c8:	mul	x8, x9, x8
  46f9cc:	add	x8, x8, #0x1
  46f9d0:	lsl	x8, x8, #62
  46f9d4:	subs	x8, x8, #0x1
  46f9d8:	mov	x9, #0x2                   	// #2
  46f9dc:	mul	x8, x8, x9
  46f9e0:	add	x8, x8, #0x1
  46f9e4:	mvn	x8, x8
  46f9e8:	str	x8, [sp, #152]
  46f9ec:	b	46fa08 <readlinkat@plt+0x6cad8>
  46f9f0:	ldur	x8, [x29, #-24]
  46f9f4:	mov	x9, xzr
  46f9f8:	add	x8, x8, #0x0
  46f9fc:	mul	x8, x9, x8
  46fa00:	add	x8, x8, #0x0
  46fa04:	str	x8, [sp, #152]
  46fa08:	ldr	x8, [sp, #152]
  46fa0c:	cmp	x8, #0x0
  46fa10:	cset	w9, ge  // ge = tcont
  46fa14:	tbnz	w9, #0, 46fb30 <readlinkat@plt+0x6cc00>
  46fa18:	ldur	w8, [x29, #-36]
  46fa1c:	tbnz	w8, #0, 46fa24 <readlinkat@plt+0x6caf4>
  46fa20:	b	46faa4 <readlinkat@plt+0x6cb74>
  46fa24:	ldur	x8, [x29, #-24]
  46fa28:	mov	x9, xzr
  46fa2c:	add	x8, x8, #0x0
  46fa30:	mul	x8, x9, x8
  46fa34:	subs	x8, x8, #0x1
  46fa38:	cmp	x8, #0x0
  46fa3c:	cset	w10, ge  // ge = tcont
  46fa40:	tbnz	w10, #0, 46fa74 <readlinkat@plt+0x6cb44>
  46fa44:	ldur	x8, [x29, #-24]
  46fa48:	mov	x9, xzr
  46fa4c:	add	x8, x8, #0x0
  46fa50:	mul	x8, x9, x8
  46fa54:	add	x8, x8, #0x1
  46fa58:	lsl	x8, x8, #62
  46fa5c:	subs	x8, x8, #0x1
  46fa60:	mov	x9, #0x2                   	// #2
  46fa64:	mul	x8, x8, x9
  46fa68:	add	x8, x8, #0x1
  46fa6c:	str	x8, [sp, #144]
  46fa70:	b	46fa8c <readlinkat@plt+0x6cb5c>
  46fa74:	ldur	x8, [x29, #-24]
  46fa78:	mov	x9, xzr
  46fa7c:	add	x8, x8, #0x0
  46fa80:	mul	x8, x9, x8
  46fa84:	subs	x8, x8, #0x1
  46fa88:	str	x8, [sp, #144]
  46fa8c:	ldr	x8, [sp, #144]
  46fa90:	add	x8, x8, #0x76c
  46fa94:	ldur	x9, [x29, #-24]
  46fa98:	cmp	x8, x9
  46fa9c:	b.lt	46fbc4 <readlinkat@plt+0x6cc94>  // b.tstop
  46faa0:	b	46fb7c <readlinkat@plt+0x6cc4c>
  46faa4:	ldur	x8, [x29, #-24]
  46faa8:	ldur	x9, [x29, #-24]
  46faac:	mov	x10, xzr
  46fab0:	add	x9, x9, #0x0
  46fab4:	mul	x9, x10, x9
  46fab8:	subs	x9, x9, #0x1
  46fabc:	cmp	x9, #0x0
  46fac0:	cset	w11, ge  // ge = tcont
  46fac4:	str	x8, [sp, #136]
  46fac8:	tbnz	w11, #0, 46fb00 <readlinkat@plt+0x6cbd0>
  46facc:	ldur	x8, [x29, #-24]
  46fad0:	mov	x9, xzr
  46fad4:	add	x8, x8, #0x0
  46fad8:	mul	x8, x9, x8
  46fadc:	add	x8, x8, #0x1
  46fae0:	lsl	x8, x8, #62
  46fae4:	subs	x8, x8, #0x1
  46fae8:	mov	x9, #0x2                   	// #2
  46faec:	mul	x8, x8, x9
  46faf0:	add	x8, x8, #0x1
  46faf4:	mvn	x8, x8
  46faf8:	str	x8, [sp, #128]
  46fafc:	b	46fb18 <readlinkat@plt+0x6cbe8>
  46fb00:	ldur	x8, [x29, #-24]
  46fb04:	mov	x9, xzr
  46fb08:	add	x8, x8, #0x0
  46fb0c:	mul	x8, x9, x8
  46fb10:	add	x8, x8, #0x0
  46fb14:	str	x8, [sp, #128]
  46fb18:	ldr	x8, [sp, #128]
  46fb1c:	add	x8, x8, #0x76c
  46fb20:	ldr	x9, [sp, #136]
  46fb24:	cmp	x9, x8
  46fb28:	b.lt	46fbc4 <readlinkat@plt+0x6cc94>  // b.tstop
  46fb2c:	b	46fb7c <readlinkat@plt+0x6cc4c>
  46fb30:	ldur	x8, [x29, #-24]
  46fb34:	cmp	x8, #0x0
  46fb38:	cset	w9, ge  // ge = tcont
  46fb3c:	tbnz	w9, #0, 46fb4c <readlinkat@plt+0x6cc1c>
  46fb40:	ldur	w8, [x29, #-40]
  46fb44:	tbnz	w8, #0, 46fbc4 <readlinkat@plt+0x6cc94>
  46fb48:	b	46fb7c <readlinkat@plt+0x6cc4c>
  46fb4c:	ldur	w8, [x29, #-36]
  46fb50:	tbnz	w8, #0, 46fb58 <readlinkat@plt+0x6cc28>
  46fb54:	b	46fb70 <readlinkat@plt+0x6cc40>
  46fb58:	ldur	x8, [x29, #-24]
  46fb5c:	subs	x8, x8, #0x76c
  46fb60:	ldur	x9, [x29, #-24]
  46fb64:	cmp	x8, x9
  46fb68:	b.le	46fbc4 <readlinkat@plt+0x6cc94>
  46fb6c:	b	46fb7c <readlinkat@plt+0x6cc4c>
  46fb70:	ldur	x8, [x29, #-24]
  46fb74:	cmp	x8, #0x76c
  46fb78:	b.lt	46fbc4 <readlinkat@plt+0x6cc94>  // b.tstop
  46fb7c:	ldur	x8, [x29, #-24]
  46fb80:	subs	x8, x8, #0x76c
  46fb84:	mov	x9, xzr
  46fb88:	mul	x8, x9, x8
  46fb8c:	subs	x8, x8, #0x1
  46fb90:	cmp	x8, #0x0
  46fb94:	cset	w10, ge  // ge = tcont
  46fb98:	tbnz	w10, #0, 46fbb0 <readlinkat@plt+0x6cc80>
  46fb9c:	ldur	x8, [x29, #-24]
  46fba0:	subs	x8, x8, #0x76c
  46fba4:	mov	x9, #0xffffffff80000000    	// #-2147483648
  46fba8:	cmp	x8, x9
  46fbac:	b.lt	46fbc4 <readlinkat@plt+0x6cc94>  // b.tstop
  46fbb0:	ldur	x8, [x29, #-24]
  46fbb4:	subs	x8, x8, #0x76c
  46fbb8:	mov	x9, #0x7fffffff            	// #2147483647
  46fbbc:	cmp	x9, x8
  46fbc0:	b.ge	46fbe0 <readlinkat@plt+0x6ccb0>  // b.tcont
  46fbc4:	ldur	x8, [x29, #-24]
  46fbc8:	subs	w8, w8, #0x76c
  46fbcc:	ldur	x9, [x29, #-16]
  46fbd0:	str	w8, [x9]
  46fbd4:	ldur	w8, [x29, #-40]
  46fbd8:	tbnz	w8, #0, 4705a0 <readlinkat@plt+0x6d670>
  46fbdc:	b	4705cc <readlinkat@plt+0x6d69c>
  46fbe0:	ldur	x8, [x29, #-24]
  46fbe4:	subs	w8, w8, #0x76c
  46fbe8:	ldur	x9, [x29, #-16]
  46fbec:	str	w8, [x9]
  46fbf0:	ldur	w8, [x29, #-36]
  46fbf4:	tbnz	w8, #0, 4705a0 <readlinkat@plt+0x6d670>
  46fbf8:	b	4705cc <readlinkat@plt+0x6d69c>
  46fbfc:	ldur	w8, [x29, #-36]
  46fc00:	tbnz	w8, #0, 46fc08 <readlinkat@plt+0x6ccd8>
  46fc04:	b	4700d4 <readlinkat@plt+0x6d1a4>
  46fc08:	ldur	w8, [x29, #-36]
  46fc0c:	tbnz	w8, #0, 46fc14 <readlinkat@plt+0x6cce4>
  46fc10:	b	46fe74 <readlinkat@plt+0x6cf44>
  46fc14:	ldur	x8, [x29, #-24]
  46fc18:	mov	x9, xzr
  46fc1c:	add	x8, x8, #0x0
  46fc20:	mul	x8, x9, x8
  46fc24:	subs	x8, x8, #0x1
  46fc28:	cmp	x8, #0x0
  46fc2c:	cset	w10, ge  // ge = tcont
  46fc30:	tbnz	w10, #0, 46fc68 <readlinkat@plt+0x6cd38>
  46fc34:	ldur	x8, [x29, #-24]
  46fc38:	mov	x9, xzr
  46fc3c:	add	x8, x8, #0x0
  46fc40:	mul	x8, x9, x8
  46fc44:	add	x8, x8, #0x1
  46fc48:	lsl	x8, x8, #62
  46fc4c:	subs	x8, x8, #0x1
  46fc50:	mov	x9, #0x2                   	// #2
  46fc54:	mul	x8, x8, x9
  46fc58:	add	x8, x8, #0x1
  46fc5c:	mvn	x8, x8
  46fc60:	str	x8, [sp, #120]
  46fc64:	b	46fc80 <readlinkat@plt+0x6cd50>
  46fc68:	ldur	x8, [x29, #-24]
  46fc6c:	mov	x9, xzr
  46fc70:	add	x8, x8, #0x0
  46fc74:	mul	x8, x9, x8
  46fc78:	add	x8, x8, #0x0
  46fc7c:	str	x8, [sp, #120]
  46fc80:	ldr	x8, [sp, #120]
  46fc84:	cmp	x8, #0x0
  46fc88:	cset	w9, ge  // ge = tcont
  46fc8c:	tbnz	w9, #0, 46fda8 <readlinkat@plt+0x6ce78>
  46fc90:	ldur	w8, [x29, #-36]
  46fc94:	tbnz	w8, #0, 46fc9c <readlinkat@plt+0x6cd6c>
  46fc98:	b	46fd1c <readlinkat@plt+0x6cdec>
  46fc9c:	ldur	x8, [x29, #-24]
  46fca0:	mov	x9, xzr
  46fca4:	add	x8, x8, #0x0
  46fca8:	mul	x8, x9, x8
  46fcac:	subs	x8, x8, #0x1
  46fcb0:	cmp	x8, #0x0
  46fcb4:	cset	w10, ge  // ge = tcont
  46fcb8:	tbnz	w10, #0, 46fcec <readlinkat@plt+0x6cdbc>
  46fcbc:	ldur	x8, [x29, #-24]
  46fcc0:	mov	x9, xzr
  46fcc4:	add	x8, x8, #0x0
  46fcc8:	mul	x8, x9, x8
  46fccc:	add	x8, x8, #0x1
  46fcd0:	lsl	x8, x8, #62
  46fcd4:	subs	x8, x8, #0x1
  46fcd8:	mov	x9, #0x2                   	// #2
  46fcdc:	mul	x8, x8, x9
  46fce0:	add	x8, x8, #0x1
  46fce4:	str	x8, [sp, #112]
  46fce8:	b	46fd04 <readlinkat@plt+0x6cdd4>
  46fcec:	ldur	x8, [x29, #-24]
  46fcf0:	mov	x9, xzr
  46fcf4:	add	x8, x8, #0x0
  46fcf8:	mul	x8, x9, x8
  46fcfc:	subs	x8, x8, #0x1
  46fd00:	str	x8, [sp, #112]
  46fd04:	ldr	x8, [sp, #112]
  46fd08:	add	x8, x8, #0x76c
  46fd0c:	ldur	x9, [x29, #-24]
  46fd10:	cmp	x8, x9
  46fd14:	b.lt	46fe3c <readlinkat@plt+0x6cf0c>  // b.tstop
  46fd18:	b	46fdf4 <readlinkat@plt+0x6cec4>
  46fd1c:	ldur	x8, [x29, #-24]
  46fd20:	ldur	x9, [x29, #-24]
  46fd24:	mov	x10, xzr
  46fd28:	add	x9, x9, #0x0
  46fd2c:	mul	x9, x10, x9
  46fd30:	subs	x9, x9, #0x1
  46fd34:	cmp	x9, #0x0
  46fd38:	cset	w11, ge  // ge = tcont
  46fd3c:	str	x8, [sp, #104]
  46fd40:	tbnz	w11, #0, 46fd78 <readlinkat@plt+0x6ce48>
  46fd44:	ldur	x8, [x29, #-24]
  46fd48:	mov	x9, xzr
  46fd4c:	add	x8, x8, #0x0
  46fd50:	mul	x8, x9, x8
  46fd54:	add	x8, x8, #0x1
  46fd58:	lsl	x8, x8, #62
  46fd5c:	subs	x8, x8, #0x1
  46fd60:	mov	x9, #0x2                   	// #2
  46fd64:	mul	x8, x8, x9
  46fd68:	add	x8, x8, #0x1
  46fd6c:	mvn	x8, x8
  46fd70:	str	x8, [sp, #96]
  46fd74:	b	46fd90 <readlinkat@plt+0x6ce60>
  46fd78:	ldur	x8, [x29, #-24]
  46fd7c:	mov	x9, xzr
  46fd80:	add	x8, x8, #0x0
  46fd84:	mul	x8, x9, x8
  46fd88:	add	x8, x8, #0x0
  46fd8c:	str	x8, [sp, #96]
  46fd90:	ldr	x8, [sp, #96]
  46fd94:	add	x8, x8, #0x76c
  46fd98:	ldr	x9, [sp, #104]
  46fd9c:	cmp	x9, x8
  46fda0:	b.lt	46fe3c <readlinkat@plt+0x6cf0c>  // b.tstop
  46fda4:	b	46fdf4 <readlinkat@plt+0x6cec4>
  46fda8:	ldur	x8, [x29, #-24]
  46fdac:	cmp	x8, #0x0
  46fdb0:	cset	w9, ge  // ge = tcont
  46fdb4:	tbnz	w9, #0, 46fdc4 <readlinkat@plt+0x6ce94>
  46fdb8:	ldur	w8, [x29, #-40]
  46fdbc:	tbnz	w8, #0, 46fe3c <readlinkat@plt+0x6cf0c>
  46fdc0:	b	46fdf4 <readlinkat@plt+0x6cec4>
  46fdc4:	ldur	w8, [x29, #-36]
  46fdc8:	tbnz	w8, #0, 46fdd0 <readlinkat@plt+0x6cea0>
  46fdcc:	b	46fde8 <readlinkat@plt+0x6ceb8>
  46fdd0:	ldur	x8, [x29, #-24]
  46fdd4:	subs	x8, x8, #0x76c
  46fdd8:	ldur	x9, [x29, #-24]
  46fddc:	cmp	x8, x9
  46fde0:	b.le	46fe3c <readlinkat@plt+0x6cf0c>
  46fde4:	b	46fdf4 <readlinkat@plt+0x6cec4>
  46fde8:	ldur	x8, [x29, #-24]
  46fdec:	cmp	x8, #0x76c
  46fdf0:	b.lt	46fe3c <readlinkat@plt+0x6cf0c>  // b.tstop
  46fdf4:	ldur	x8, [x29, #-24]
  46fdf8:	subs	x8, x8, #0x76c
  46fdfc:	mov	x9, xzr
  46fe00:	mul	x8, x9, x8
  46fe04:	subs	x8, x8, #0x1
  46fe08:	cmp	x8, #0x0
  46fe0c:	cset	w10, ge  // ge = tcont
  46fe10:	tbnz	w10, #0, 46fe28 <readlinkat@plt+0x6cef8>
  46fe14:	ldur	x8, [x29, #-24]
  46fe18:	subs	x8, x8, #0x76c
  46fe1c:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  46fe20:	cmp	x8, x9
  46fe24:	b.lt	46fe3c <readlinkat@plt+0x6cf0c>  // b.tstop
  46fe28:	ldur	x8, [x29, #-24]
  46fe2c:	subs	x8, x8, #0x76c
  46fe30:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  46fe34:	cmp	x9, x8
  46fe38:	b.ge	46fe58 <readlinkat@plt+0x6cf28>  // b.tcont
  46fe3c:	ldur	x8, [x29, #-24]
  46fe40:	subs	x8, x8, #0x76c
  46fe44:	ldur	x9, [x29, #-16]
  46fe48:	str	w8, [x9]
  46fe4c:	ldur	w8, [x29, #-40]
  46fe50:	tbnz	w8, #0, 4705a0 <readlinkat@plt+0x6d670>
  46fe54:	b	4705cc <readlinkat@plt+0x6d69c>
  46fe58:	ldur	x8, [x29, #-24]
  46fe5c:	subs	x8, x8, #0x76c
  46fe60:	ldur	x9, [x29, #-16]
  46fe64:	str	w8, [x9]
  46fe68:	ldur	w8, [x29, #-36]
  46fe6c:	tbnz	w8, #0, 4705a0 <readlinkat@plt+0x6d670>
  46fe70:	b	4705cc <readlinkat@plt+0x6d69c>
  46fe74:	ldur	x8, [x29, #-24]
  46fe78:	mov	x9, xzr
  46fe7c:	add	x8, x8, #0x0
  46fe80:	mul	x8, x9, x8
  46fe84:	subs	x8, x8, #0x1
  46fe88:	cmp	x8, #0x0
  46fe8c:	cset	w10, ge  // ge = tcont
  46fe90:	tbnz	w10, #0, 46fec8 <readlinkat@plt+0x6cf98>
  46fe94:	ldur	x8, [x29, #-24]
  46fe98:	mov	x9, xzr
  46fe9c:	add	x8, x8, #0x0
  46fea0:	mul	x8, x9, x8
  46fea4:	add	x8, x8, #0x1
  46fea8:	lsl	x8, x8, #62
  46feac:	subs	x8, x8, #0x1
  46feb0:	mov	x9, #0x2                   	// #2
  46feb4:	mul	x8, x8, x9
  46feb8:	add	x8, x8, #0x1
  46febc:	mvn	x8, x8
  46fec0:	str	x8, [sp, #88]
  46fec4:	b	46fee0 <readlinkat@plt+0x6cfb0>
  46fec8:	ldur	x8, [x29, #-24]
  46fecc:	mov	x9, xzr
  46fed0:	add	x8, x8, #0x0
  46fed4:	mul	x8, x9, x8
  46fed8:	add	x8, x8, #0x0
  46fedc:	str	x8, [sp, #88]
  46fee0:	ldr	x8, [sp, #88]
  46fee4:	cmp	x8, #0x0
  46fee8:	cset	w9, ge  // ge = tcont
  46feec:	tbnz	w9, #0, 470008 <readlinkat@plt+0x6d0d8>
  46fef0:	ldur	w8, [x29, #-36]
  46fef4:	tbnz	w8, #0, 46fefc <readlinkat@plt+0x6cfcc>
  46fef8:	b	46ff7c <readlinkat@plt+0x6d04c>
  46fefc:	ldur	x8, [x29, #-24]
  46ff00:	mov	x9, xzr
  46ff04:	add	x8, x8, #0x0
  46ff08:	mul	x8, x9, x8
  46ff0c:	subs	x8, x8, #0x1
  46ff10:	cmp	x8, #0x0
  46ff14:	cset	w10, ge  // ge = tcont
  46ff18:	tbnz	w10, #0, 46ff4c <readlinkat@plt+0x6d01c>
  46ff1c:	ldur	x8, [x29, #-24]
  46ff20:	mov	x9, xzr
  46ff24:	add	x8, x8, #0x0
  46ff28:	mul	x8, x9, x8
  46ff2c:	add	x8, x8, #0x1
  46ff30:	lsl	x8, x8, #62
  46ff34:	subs	x8, x8, #0x1
  46ff38:	mov	x9, #0x2                   	// #2
  46ff3c:	mul	x8, x8, x9
  46ff40:	add	x8, x8, #0x1
  46ff44:	str	x8, [sp, #80]
  46ff48:	b	46ff64 <readlinkat@plt+0x6d034>
  46ff4c:	ldur	x8, [x29, #-24]
  46ff50:	mov	x9, xzr
  46ff54:	add	x8, x8, #0x0
  46ff58:	mul	x8, x9, x8
  46ff5c:	subs	x8, x8, #0x1
  46ff60:	str	x8, [sp, #80]
  46ff64:	ldr	x8, [sp, #80]
  46ff68:	add	x8, x8, #0x76c
  46ff6c:	ldur	x9, [x29, #-24]
  46ff70:	cmp	x8, x9
  46ff74:	b.lt	47009c <readlinkat@plt+0x6d16c>  // b.tstop
  46ff78:	b	470054 <readlinkat@plt+0x6d124>
  46ff7c:	ldur	x8, [x29, #-24]
  46ff80:	ldur	x9, [x29, #-24]
  46ff84:	mov	x10, xzr
  46ff88:	add	x9, x9, #0x0
  46ff8c:	mul	x9, x10, x9
  46ff90:	subs	x9, x9, #0x1
  46ff94:	cmp	x9, #0x0
  46ff98:	cset	w11, ge  // ge = tcont
  46ff9c:	str	x8, [sp, #72]
  46ffa0:	tbnz	w11, #0, 46ffd8 <readlinkat@plt+0x6d0a8>
  46ffa4:	ldur	x8, [x29, #-24]
  46ffa8:	mov	x9, xzr
  46ffac:	add	x8, x8, #0x0
  46ffb0:	mul	x8, x9, x8
  46ffb4:	add	x8, x8, #0x1
  46ffb8:	lsl	x8, x8, #62
  46ffbc:	subs	x8, x8, #0x1
  46ffc0:	mov	x9, #0x2                   	// #2
  46ffc4:	mul	x8, x8, x9
  46ffc8:	add	x8, x8, #0x1
  46ffcc:	mvn	x8, x8
  46ffd0:	str	x8, [sp, #64]
  46ffd4:	b	46fff0 <readlinkat@plt+0x6d0c0>
  46ffd8:	ldur	x8, [x29, #-24]
  46ffdc:	mov	x9, xzr
  46ffe0:	add	x8, x8, #0x0
  46ffe4:	mul	x8, x9, x8
  46ffe8:	add	x8, x8, #0x0
  46ffec:	str	x8, [sp, #64]
  46fff0:	ldr	x8, [sp, #64]
  46fff4:	add	x8, x8, #0x76c
  46fff8:	ldr	x9, [sp, #72]
  46fffc:	cmp	x9, x8
  470000:	b.lt	47009c <readlinkat@plt+0x6d16c>  // b.tstop
  470004:	b	470054 <readlinkat@plt+0x6d124>
  470008:	ldur	x8, [x29, #-24]
  47000c:	cmp	x8, #0x0
  470010:	cset	w9, ge  // ge = tcont
  470014:	tbnz	w9, #0, 470024 <readlinkat@plt+0x6d0f4>
  470018:	ldur	w8, [x29, #-40]
  47001c:	tbnz	w8, #0, 47009c <readlinkat@plt+0x6d16c>
  470020:	b	470054 <readlinkat@plt+0x6d124>
  470024:	ldur	w8, [x29, #-36]
  470028:	tbnz	w8, #0, 470030 <readlinkat@plt+0x6d100>
  47002c:	b	470048 <readlinkat@plt+0x6d118>
  470030:	ldur	x8, [x29, #-24]
  470034:	subs	x8, x8, #0x76c
  470038:	ldur	x9, [x29, #-24]
  47003c:	cmp	x8, x9
  470040:	b.le	47009c <readlinkat@plt+0x6d16c>
  470044:	b	470054 <readlinkat@plt+0x6d124>
  470048:	ldur	x8, [x29, #-24]
  47004c:	cmp	x8, #0x76c
  470050:	b.lt	47009c <readlinkat@plt+0x6d16c>  // b.tstop
  470054:	ldur	x8, [x29, #-24]
  470058:	subs	x8, x8, #0x76c
  47005c:	mov	x9, xzr
  470060:	mul	x8, x9, x8
  470064:	subs	x8, x8, #0x1
  470068:	cmp	x8, #0x0
  47006c:	cset	w10, ge  // ge = tcont
  470070:	tbnz	w10, #0, 470088 <readlinkat@plt+0x6d158>
  470074:	ldur	x8, [x29, #-24]
  470078:	subs	x8, x8, #0x76c
  47007c:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  470080:	cmp	x8, x9
  470084:	b.lt	47009c <readlinkat@plt+0x6d16c>  // b.tstop
  470088:	ldur	x8, [x29, #-24]
  47008c:	subs	x8, x8, #0x76c
  470090:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  470094:	cmp	x9, x8
  470098:	b.ge	4700b8 <readlinkat@plt+0x6d188>  // b.tcont
  47009c:	ldur	x8, [x29, #-24]
  4700a0:	subs	x8, x8, #0x76c
  4700a4:	ldur	x9, [x29, #-16]
  4700a8:	str	w8, [x9]
  4700ac:	ldur	w8, [x29, #-40]
  4700b0:	tbnz	w8, #0, 4705a0 <readlinkat@plt+0x6d670>
  4700b4:	b	4705cc <readlinkat@plt+0x6d69c>
  4700b8:	ldur	x8, [x29, #-24]
  4700bc:	subs	x8, x8, #0x76c
  4700c0:	ldur	x9, [x29, #-16]
  4700c4:	str	w8, [x9]
  4700c8:	ldur	w8, [x29, #-36]
  4700cc:	tbnz	w8, #0, 4705a0 <readlinkat@plt+0x6d670>
  4700d0:	b	4705cc <readlinkat@plt+0x6d69c>
  4700d4:	ldur	w8, [x29, #-36]
  4700d8:	tbnz	w8, #0, 4700e0 <readlinkat@plt+0x6d1b0>
  4700dc:	b	470340 <readlinkat@plt+0x6d410>
  4700e0:	ldur	x8, [x29, #-24]
  4700e4:	mov	x9, xzr
  4700e8:	add	x8, x8, #0x0
  4700ec:	mul	x8, x9, x8
  4700f0:	subs	x8, x8, #0x1
  4700f4:	cmp	x8, #0x0
  4700f8:	cset	w10, ge  // ge = tcont
  4700fc:	tbnz	w10, #0, 470134 <readlinkat@plt+0x6d204>
  470100:	ldur	x8, [x29, #-24]
  470104:	mov	x9, xzr
  470108:	add	x8, x8, #0x0
  47010c:	mul	x8, x9, x8
  470110:	add	x8, x8, #0x1
  470114:	lsl	x8, x8, #62
  470118:	subs	x8, x8, #0x1
  47011c:	mov	x9, #0x2                   	// #2
  470120:	mul	x8, x8, x9
  470124:	add	x8, x8, #0x1
  470128:	mvn	x8, x8
  47012c:	str	x8, [sp, #56]
  470130:	b	47014c <readlinkat@plt+0x6d21c>
  470134:	ldur	x8, [x29, #-24]
  470138:	mov	x9, xzr
  47013c:	add	x8, x8, #0x0
  470140:	mul	x8, x9, x8
  470144:	add	x8, x8, #0x0
  470148:	str	x8, [sp, #56]
  47014c:	ldr	x8, [sp, #56]
  470150:	cmp	x8, #0x0
  470154:	cset	w9, ge  // ge = tcont
  470158:	tbnz	w9, #0, 470274 <readlinkat@plt+0x6d344>
  47015c:	ldur	w8, [x29, #-36]
  470160:	tbnz	w8, #0, 470168 <readlinkat@plt+0x6d238>
  470164:	b	4701e8 <readlinkat@plt+0x6d2b8>
  470168:	ldur	x8, [x29, #-24]
  47016c:	mov	x9, xzr
  470170:	add	x8, x8, #0x0
  470174:	mul	x8, x9, x8
  470178:	subs	x8, x8, #0x1
  47017c:	cmp	x8, #0x0
  470180:	cset	w10, ge  // ge = tcont
  470184:	tbnz	w10, #0, 4701b8 <readlinkat@plt+0x6d288>
  470188:	ldur	x8, [x29, #-24]
  47018c:	mov	x9, xzr
  470190:	add	x8, x8, #0x0
  470194:	mul	x8, x9, x8
  470198:	add	x8, x8, #0x1
  47019c:	lsl	x8, x8, #62
  4701a0:	subs	x8, x8, #0x1
  4701a4:	mov	x9, #0x2                   	// #2
  4701a8:	mul	x8, x8, x9
  4701ac:	add	x8, x8, #0x1
  4701b0:	str	x8, [sp, #48]
  4701b4:	b	4701d0 <readlinkat@plt+0x6d2a0>
  4701b8:	ldur	x8, [x29, #-24]
  4701bc:	mov	x9, xzr
  4701c0:	add	x8, x8, #0x0
  4701c4:	mul	x8, x9, x8
  4701c8:	subs	x8, x8, #0x1
  4701cc:	str	x8, [sp, #48]
  4701d0:	ldr	x8, [sp, #48]
  4701d4:	add	x8, x8, #0x76c
  4701d8:	ldur	x9, [x29, #-24]
  4701dc:	cmp	x8, x9
  4701e0:	b.lt	470308 <readlinkat@plt+0x6d3d8>  // b.tstop
  4701e4:	b	4702c0 <readlinkat@plt+0x6d390>
  4701e8:	ldur	x8, [x29, #-24]
  4701ec:	ldur	x9, [x29, #-24]
  4701f0:	mov	x10, xzr
  4701f4:	add	x9, x9, #0x0
  4701f8:	mul	x9, x10, x9
  4701fc:	subs	x9, x9, #0x1
  470200:	cmp	x9, #0x0
  470204:	cset	w11, ge  // ge = tcont
  470208:	str	x8, [sp, #40]
  47020c:	tbnz	w11, #0, 470244 <readlinkat@plt+0x6d314>
  470210:	ldur	x8, [x29, #-24]
  470214:	mov	x9, xzr
  470218:	add	x8, x8, #0x0
  47021c:	mul	x8, x9, x8
  470220:	add	x8, x8, #0x1
  470224:	lsl	x8, x8, #62
  470228:	subs	x8, x8, #0x1
  47022c:	mov	x9, #0x2                   	// #2
  470230:	mul	x8, x8, x9
  470234:	add	x8, x8, #0x1
  470238:	mvn	x8, x8
  47023c:	str	x8, [sp, #32]
  470240:	b	47025c <readlinkat@plt+0x6d32c>
  470244:	ldur	x8, [x29, #-24]
  470248:	mov	x9, xzr
  47024c:	add	x8, x8, #0x0
  470250:	mul	x8, x9, x8
  470254:	add	x8, x8, #0x0
  470258:	str	x8, [sp, #32]
  47025c:	ldr	x8, [sp, #32]
  470260:	add	x8, x8, #0x76c
  470264:	ldr	x9, [sp, #40]
  470268:	cmp	x9, x8
  47026c:	b.lt	470308 <readlinkat@plt+0x6d3d8>  // b.tstop
  470270:	b	4702c0 <readlinkat@plt+0x6d390>
  470274:	ldur	x8, [x29, #-24]
  470278:	cmp	x8, #0x0
  47027c:	cset	w9, ge  // ge = tcont
  470280:	tbnz	w9, #0, 470290 <readlinkat@plt+0x6d360>
  470284:	ldur	w8, [x29, #-40]
  470288:	tbnz	w8, #0, 470308 <readlinkat@plt+0x6d3d8>
  47028c:	b	4702c0 <readlinkat@plt+0x6d390>
  470290:	ldur	w8, [x29, #-36]
  470294:	tbnz	w8, #0, 47029c <readlinkat@plt+0x6d36c>
  470298:	b	4702b4 <readlinkat@plt+0x6d384>
  47029c:	ldur	x8, [x29, #-24]
  4702a0:	subs	x8, x8, #0x76c
  4702a4:	ldur	x9, [x29, #-24]
  4702a8:	cmp	x8, x9
  4702ac:	b.le	470308 <readlinkat@plt+0x6d3d8>
  4702b0:	b	4702c0 <readlinkat@plt+0x6d390>
  4702b4:	ldur	x8, [x29, #-24]
  4702b8:	cmp	x8, #0x76c
  4702bc:	b.lt	470308 <readlinkat@plt+0x6d3d8>  // b.tstop
  4702c0:	ldur	x8, [x29, #-24]
  4702c4:	subs	x8, x8, #0x76c
  4702c8:	mov	x9, xzr
  4702cc:	mul	x8, x9, x8
  4702d0:	subs	x8, x8, #0x1
  4702d4:	cmp	x8, #0x0
  4702d8:	cset	w10, ge  // ge = tcont
  4702dc:	tbnz	w10, #0, 4702f4 <readlinkat@plt+0x6d3c4>
  4702e0:	ldur	x8, [x29, #-24]
  4702e4:	subs	x8, x8, #0x76c
  4702e8:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  4702ec:	cmp	x8, x9
  4702f0:	b.lt	470308 <readlinkat@plt+0x6d3d8>  // b.tstop
  4702f4:	ldur	x8, [x29, #-24]
  4702f8:	subs	x8, x8, #0x76c
  4702fc:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  470300:	cmp	x9, x8
  470304:	b.ge	470324 <readlinkat@plt+0x6d3f4>  // b.tcont
  470308:	ldur	x8, [x29, #-24]
  47030c:	subs	x8, x8, #0x76c
  470310:	ldur	x9, [x29, #-16]
  470314:	str	w8, [x9]
  470318:	ldur	w8, [x29, #-40]
  47031c:	tbnz	w8, #0, 4705a0 <readlinkat@plt+0x6d670>
  470320:	b	4705cc <readlinkat@plt+0x6d69c>
  470324:	ldur	x8, [x29, #-24]
  470328:	subs	x8, x8, #0x76c
  47032c:	ldur	x9, [x29, #-16]
  470330:	str	w8, [x9]
  470334:	ldur	w8, [x29, #-36]
  470338:	tbnz	w8, #0, 4705a0 <readlinkat@plt+0x6d670>
  47033c:	b	4705cc <readlinkat@plt+0x6d69c>
  470340:	ldur	x8, [x29, #-24]
  470344:	mov	x9, xzr
  470348:	add	x8, x8, #0x0
  47034c:	mul	x8, x9, x8
  470350:	subs	x8, x8, #0x1
  470354:	cmp	x8, #0x0
  470358:	cset	w10, ge  // ge = tcont
  47035c:	tbnz	w10, #0, 470394 <readlinkat@plt+0x6d464>
  470360:	ldur	x8, [x29, #-24]
  470364:	mov	x9, xzr
  470368:	add	x8, x8, #0x0
  47036c:	mul	x8, x9, x8
  470370:	add	x8, x8, #0x1
  470374:	lsl	x8, x8, #62
  470378:	subs	x8, x8, #0x1
  47037c:	mov	x9, #0x2                   	// #2
  470380:	mul	x8, x8, x9
  470384:	add	x8, x8, #0x1
  470388:	mvn	x8, x8
  47038c:	str	x8, [sp, #24]
  470390:	b	4703ac <readlinkat@plt+0x6d47c>
  470394:	ldur	x8, [x29, #-24]
  470398:	mov	x9, xzr
  47039c:	add	x8, x8, #0x0
  4703a0:	mul	x8, x9, x8
  4703a4:	add	x8, x8, #0x0
  4703a8:	str	x8, [sp, #24]
  4703ac:	ldr	x8, [sp, #24]
  4703b0:	cmp	x8, #0x0
  4703b4:	cset	w9, ge  // ge = tcont
  4703b8:	tbnz	w9, #0, 4704d4 <readlinkat@plt+0x6d5a4>
  4703bc:	ldur	w8, [x29, #-36]
  4703c0:	tbnz	w8, #0, 4703c8 <readlinkat@plt+0x6d498>
  4703c4:	b	470448 <readlinkat@plt+0x6d518>
  4703c8:	ldur	x8, [x29, #-24]
  4703cc:	mov	x9, xzr
  4703d0:	add	x8, x8, #0x0
  4703d4:	mul	x8, x9, x8
  4703d8:	subs	x8, x8, #0x1
  4703dc:	cmp	x8, #0x0
  4703e0:	cset	w10, ge  // ge = tcont
  4703e4:	tbnz	w10, #0, 470418 <readlinkat@plt+0x6d4e8>
  4703e8:	ldur	x8, [x29, #-24]
  4703ec:	mov	x9, xzr
  4703f0:	add	x8, x8, #0x0
  4703f4:	mul	x8, x9, x8
  4703f8:	add	x8, x8, #0x1
  4703fc:	lsl	x8, x8, #62
  470400:	subs	x8, x8, #0x1
  470404:	mov	x9, #0x2                   	// #2
  470408:	mul	x8, x8, x9
  47040c:	add	x8, x8, #0x1
  470410:	str	x8, [sp, #16]
  470414:	b	470430 <readlinkat@plt+0x6d500>
  470418:	ldur	x8, [x29, #-24]
  47041c:	mov	x9, xzr
  470420:	add	x8, x8, #0x0
  470424:	mul	x8, x9, x8
  470428:	subs	x8, x8, #0x1
  47042c:	str	x8, [sp, #16]
  470430:	ldr	x8, [sp, #16]
  470434:	add	x8, x8, #0x76c
  470438:	ldur	x9, [x29, #-24]
  47043c:	cmp	x8, x9
  470440:	b.lt	470568 <readlinkat@plt+0x6d638>  // b.tstop
  470444:	b	470520 <readlinkat@plt+0x6d5f0>
  470448:	ldur	x8, [x29, #-24]
  47044c:	ldur	x9, [x29, #-24]
  470450:	mov	x10, xzr
  470454:	add	x9, x9, #0x0
  470458:	mul	x9, x10, x9
  47045c:	subs	x9, x9, #0x1
  470460:	cmp	x9, #0x0
  470464:	cset	w11, ge  // ge = tcont
  470468:	str	x8, [sp, #8]
  47046c:	tbnz	w11, #0, 4704a4 <readlinkat@plt+0x6d574>
  470470:	ldur	x8, [x29, #-24]
  470474:	mov	x9, xzr
  470478:	add	x8, x8, #0x0
  47047c:	mul	x8, x9, x8
  470480:	add	x8, x8, #0x1
  470484:	lsl	x8, x8, #62
  470488:	subs	x8, x8, #0x1
  47048c:	mov	x9, #0x2                   	// #2
  470490:	mul	x8, x8, x9
  470494:	add	x8, x8, #0x1
  470498:	mvn	x8, x8
  47049c:	str	x8, [sp]
  4704a0:	b	4704bc <readlinkat@plt+0x6d58c>
  4704a4:	ldur	x8, [x29, #-24]
  4704a8:	mov	x9, xzr
  4704ac:	add	x8, x8, #0x0
  4704b0:	mul	x8, x9, x8
  4704b4:	add	x8, x8, #0x0
  4704b8:	str	x8, [sp]
  4704bc:	ldr	x8, [sp]
  4704c0:	add	x8, x8, #0x76c
  4704c4:	ldr	x9, [sp, #8]
  4704c8:	cmp	x9, x8
  4704cc:	b.lt	470568 <readlinkat@plt+0x6d638>  // b.tstop
  4704d0:	b	470520 <readlinkat@plt+0x6d5f0>
  4704d4:	ldur	x8, [x29, #-24]
  4704d8:	cmp	x8, #0x0
  4704dc:	cset	w9, ge  // ge = tcont
  4704e0:	tbnz	w9, #0, 4704f0 <readlinkat@plt+0x6d5c0>
  4704e4:	ldur	w8, [x29, #-40]
  4704e8:	tbnz	w8, #0, 470568 <readlinkat@plt+0x6d638>
  4704ec:	b	470520 <readlinkat@plt+0x6d5f0>
  4704f0:	ldur	w8, [x29, #-36]
  4704f4:	tbnz	w8, #0, 4704fc <readlinkat@plt+0x6d5cc>
  4704f8:	b	470514 <readlinkat@plt+0x6d5e4>
  4704fc:	ldur	x8, [x29, #-24]
  470500:	subs	x8, x8, #0x76c
  470504:	ldur	x9, [x29, #-24]
  470508:	cmp	x8, x9
  47050c:	b.le	470568 <readlinkat@plt+0x6d638>
  470510:	b	470520 <readlinkat@plt+0x6d5f0>
  470514:	ldur	x8, [x29, #-24]
  470518:	cmp	x8, #0x76c
  47051c:	b.lt	470568 <readlinkat@plt+0x6d638>  // b.tstop
  470520:	ldur	x8, [x29, #-24]
  470524:	subs	x8, x8, #0x76c
  470528:	mov	x9, xzr
  47052c:	mul	x8, x9, x8
  470530:	subs	x8, x8, #0x1
  470534:	cmp	x8, #0x0
  470538:	cset	w10, ge  // ge = tcont
  47053c:	tbnz	w10, #0, 470554 <readlinkat@plt+0x6d624>
  470540:	ldur	x8, [x29, #-24]
  470544:	subs	x8, x8, #0x76c
  470548:	mov	x9, #0x8000000000000000    	// #-9223372036854775808
  47054c:	cmp	x8, x9
  470550:	b.lt	470568 <readlinkat@plt+0x6d638>  // b.tstop
  470554:	ldur	x8, [x29, #-24]
  470558:	subs	x8, x8, #0x76c
  47055c:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  470560:	cmp	x9, x8
  470564:	b.ge	470584 <readlinkat@plt+0x6d654>  // b.tcont
  470568:	ldur	x8, [x29, #-24]
  47056c:	subs	x8, x8, #0x76c
  470570:	ldur	x9, [x29, #-16]
  470574:	str	w8, [x9]
  470578:	ldur	w8, [x29, #-40]
  47057c:	tbnz	w8, #0, 4705a0 <readlinkat@plt+0x6d670>
  470580:	b	4705cc <readlinkat@plt+0x6d69c>
  470584:	ldur	x8, [x29, #-24]
  470588:	subs	x8, x8, #0x76c
  47058c:	ldur	x9, [x29, #-16]
  470590:	str	w8, [x9]
  470594:	ldur	w8, [x29, #-36]
  470598:	tbnz	w8, #0, 4705a0 <readlinkat@plt+0x6d670>
  47059c:	b	4705cc <readlinkat@plt+0x6d69c>
  4705a0:	ldurb	w8, [x29, #-2]
  4705a4:	tbnz	w8, #0, 4705ac <readlinkat@plt+0x6d67c>
  4705a8:	b	4705bc <readlinkat@plt+0x6d68c>
  4705ac:	ldur	x1, [x29, #-24]
  4705b0:	adrp	x0, 47e000 <renameat2@@Base+0xa768>
  4705b4:	add	x0, x0, #0xd27
  4705b8:	bl	443c04 <readlinkat@plt+0x40cd4>
  4705bc:	mov	w8, wzr
  4705c0:	and	w8, w8, #0x1
  4705c4:	sturb	w8, [x29, #-1]
  4705c8:	b	4705d8 <readlinkat@plt+0x6d6a8>
  4705cc:	mov	w8, #0x1                   	// #1
  4705d0:	and	w8, w8, #0x1
  4705d4:	sturb	w8, [x29, #-1]
  4705d8:	ldurb	w8, [x29, #-1]
  4705dc:	and	w0, w8, #0x1
  4705e0:	add	sp, sp, #0x210
  4705e4:	ldr	x28, [sp, #16]
  4705e8:	ldp	x29, x30, [sp], #32
  4705ec:	ret
  4705f0:	sub	sp, sp, #0x30
  4705f4:	str	x0, [sp, #32]
  4705f8:	str	w1, [sp, #28]
  4705fc:	ldr	w8, [sp, #28]
  470600:	str	w8, [sp, #24]
  470604:	cbz	w8, 47066c <readlinkat@plt+0x6d73c>
  470608:	b	47060c <readlinkat@plt+0x6d6dc>
  47060c:	ldr	w8, [sp, #24]
  470610:	cmp	w8, #0x1
  470614:	b.eq	4706c4 <readlinkat@plt+0x6d794>  // b.none
  470618:	b	47061c <readlinkat@plt+0x6d6ec>
  47061c:	ldr	w8, [sp, #24]
  470620:	cmp	w8, #0x2
  470624:	b.eq	47062c <readlinkat@plt+0x6d6fc>  // b.none
  470628:	b	47062c <readlinkat@plt+0x6d6fc>
  47062c:	ldr	x8, [sp, #32]
  470630:	mov	x9, xzr
  470634:	cmp	x9, x8
  470638:	cset	w10, gt
  47063c:	tbnz	w10, #0, 470658 <readlinkat@plt+0x6d728>
  470640:	ldr	x8, [sp, #32]
  470644:	cmp	x8, #0x18
  470648:	b.ge	470658 <readlinkat@plt+0x6d728>  // b.tcont
  47064c:	ldr	x8, [sp, #32]
  470650:	str	x8, [sp, #16]
  470654:	b	470660 <readlinkat@plt+0x6d730>
  470658:	mov	x8, #0xffffffffffffffff    	// #-1
  47065c:	str	x8, [sp, #16]
  470660:	ldr	x8, [sp, #16]
  470664:	str	w8, [sp, #44]
  470668:	b	47071c <readlinkat@plt+0x6d7ec>
  47066c:	ldr	x8, [sp, #32]
  470670:	mov	x9, xzr
  470674:	cmp	x9, x8
  470678:	cset	w10, ge  // ge = tcont
  47067c:	tbnz	w10, #0, 470698 <readlinkat@plt+0x6d768>
  470680:	ldr	x8, [sp, #32]
  470684:	cmp	x8, #0xc
  470688:	b.ge	470698 <readlinkat@plt+0x6d768>  // b.tcont
  47068c:	ldr	x8, [sp, #32]
  470690:	str	x8, [sp, #8]
  470694:	b	4706b8 <readlinkat@plt+0x6d788>
  470698:	ldr	x8, [sp, #32]
  47069c:	mov	w9, #0xffffffff            	// #-1
  4706a0:	mov	w10, wzr
  4706a4:	cmp	x8, #0xc
  4706a8:	csel	w9, w10, w9, eq  // eq = none
  4706ac:	mov	w0, w9
  4706b0:	sxtw	x8, w0
  4706b4:	str	x8, [sp, #8]
  4706b8:	ldr	x8, [sp, #8]
  4706bc:	str	w8, [sp, #44]
  4706c0:	b	47071c <readlinkat@plt+0x6d7ec>
  4706c4:	ldr	x8, [sp, #32]
  4706c8:	mov	x9, xzr
  4706cc:	cmp	x9, x8
  4706d0:	cset	w10, ge  // ge = tcont
  4706d4:	tbnz	w10, #0, 4706f4 <readlinkat@plt+0x6d7c4>
  4706d8:	ldr	x8, [sp, #32]
  4706dc:	cmp	x8, #0xc
  4706e0:	b.ge	4706f4 <readlinkat@plt+0x6d7c4>  // b.tcont
  4706e4:	ldr	x8, [sp, #32]
  4706e8:	add	x8, x8, #0xc
  4706ec:	str	x8, [sp]
  4706f0:	b	470714 <readlinkat@plt+0x6d7e4>
  4706f4:	ldr	x8, [sp, #32]
  4706f8:	mov	w9, #0xffffffff            	// #-1
  4706fc:	mov	w10, #0xc                   	// #12
  470700:	cmp	x8, #0xc
  470704:	csel	w9, w10, w9, eq  // eq = none
  470708:	mov	w0, w9
  47070c:	sxtw	x8, w0
  470710:	str	x8, [sp]
  470714:	ldr	x8, [sp]
  470718:	str	w8, [sp, #44]
  47071c:	ldr	w0, [sp, #44]
  470720:	add	sp, sp, #0x30
  470724:	ret
  470728:	sub	sp, sp, #0x30
  47072c:	stp	x29, x30, [sp, #32]
  470730:	add	x29, sp, #0x20
  470734:	adrp	x8, 47e000 <renameat2@@Base+0xa768>
  470738:	add	x8, x8, #0xd45
  47073c:	stur	x0, [x29, #-8]
  470740:	str	x1, [sp, #16]
  470744:	str	w2, [sp, #12]
  470748:	ldr	x0, [sp, #16]
  47074c:	ldrsw	x1, [sp, #12]
  470750:	ldur	x9, [x29, #-8]
  470754:	ldr	w3, [x9, #8]
  470758:	ldur	x9, [x29, #-8]
  47075c:	ldr	w4, [x9, #4]
  470760:	ldur	x9, [x29, #-8]
  470764:	ldr	w5, [x9]
  470768:	mov	x2, x8
  47076c:	bl	402900 <snprintf@plt>
  470770:	ldr	x8, [sp, #16]
  470774:	mov	x0, x8
  470778:	ldp	x29, x30, [sp, #32]
  47077c:	add	sp, sp, #0x30
  470780:	ret
  470784:	sub	sp, sp, #0x70
  470788:	stp	x29, x30, [sp, #96]
  47078c:	add	x29, sp, #0x60
  470790:	mov	x8, #0xffffffffffffffff    	// #-1
  470794:	stur	x0, [x29, #-16]
  470798:	stur	x1, [x29, #-24]
  47079c:	stur	x2, [x29, #-32]
  4707a0:	stur	x3, [x29, #-40]
  4707a4:	ldur	x9, [x29, #-40]
  4707a8:	cmp	x9, x8
  4707ac:	b.ne	4707dc <readlinkat@plt+0x6d8ac>  // b.any
  4707b0:	ldur	x0, [x29, #-16]
  4707b4:	sub	x1, x29, #0x28
  4707b8:	mov	x2, sp
  4707bc:	bl	47557c <renameat2@@Base+0x1ce4>
  4707c0:	stur	x0, [x29, #-32]
  4707c4:	ldur	x8, [x29, #-32]
  4707c8:	cbnz	x8, 4707dc <readlinkat@plt+0x6d8ac>
  4707cc:	mov	w8, wzr
  4707d0:	and	w8, w8, #0x1
  4707d4:	sturb	w8, [x29, #-1]
  4707d8:	b	470880 <readlinkat@plt+0x6d950>
  4707dc:	ldur	x8, [x29, #-24]
  4707e0:	ldr	w9, [x8]
  4707e4:	ldur	x8, [x29, #-32]
  4707e8:	ldr	w10, [x8]
  4707ec:	eor	w9, w9, w10
  4707f0:	ldur	x8, [x29, #-24]
  4707f4:	ldr	w10, [x8, #4]
  4707f8:	ldur	x8, [x29, #-32]
  4707fc:	ldr	w11, [x8, #4]
  470800:	eor	w10, w10, w11
  470804:	orr	w9, w9, w10
  470808:	ldur	x8, [x29, #-24]
  47080c:	ldr	w10, [x8, #8]
  470810:	ldur	x8, [x29, #-32]
  470814:	ldr	w11, [x8, #8]
  470818:	eor	w10, w10, w11
  47081c:	orr	w9, w9, w10
  470820:	ldur	x8, [x29, #-24]
  470824:	ldr	w10, [x8, #12]
  470828:	ldur	x8, [x29, #-32]
  47082c:	ldr	w11, [x8, #12]
  470830:	eor	w10, w10, w11
  470834:	orr	w9, w9, w10
  470838:	ldur	x8, [x29, #-24]
  47083c:	ldr	w10, [x8, #16]
  470840:	ldur	x8, [x29, #-32]
  470844:	ldr	w11, [x8, #16]
  470848:	eor	w10, w10, w11
  47084c:	orr	w9, w9, w10
  470850:	ldur	x8, [x29, #-24]
  470854:	ldr	w10, [x8, #20]
  470858:	ldur	x8, [x29, #-32]
  47085c:	ldr	w11, [x8, #20]
  470860:	eor	w10, w10, w11
  470864:	orr	w9, w9, w10
  470868:	cmp	w9, #0x0
  47086c:	cset	w9, ne  // ne = any
  470870:	mov	w10, #0x1                   	// #1
  470874:	eor	w9, w9, #0x1
  470878:	and	w9, w9, w10
  47087c:	sturb	w9, [x29, #-1]
  470880:	ldurb	w8, [x29, #-1]
  470884:	and	w0, w8, #0x1
  470888:	ldp	x29, x30, [sp, #96]
  47088c:	add	sp, sp, #0x70
  470890:	ret
  470894:	sub	sp, sp, #0xf0
  470898:	stp	x29, x30, [sp, #224]
  47089c:	add	x29, sp, #0xe0
  4708a0:	sub	x8, x29, #0x8
  4708a4:	adrp	x9, 47a000 <renameat2@@Base+0x6768>
  4708a8:	add	x9, x9, #0x4c8
  4708ac:	adrp	x10, 47b000 <renameat2@@Base+0x7768>
  4708b0:	add	x10, x10, #0x504
  4708b4:	mov	w11, #0x1                   	// #1
  4708b8:	str	x0, [x8]
  4708bc:	stur	x1, [x29, #-16]
  4708c0:	stur	x2, [x29, #-24]
  4708c4:	and	w12, w3, w11
  4708c8:	sturb	w12, [x29, #-25]
  4708cc:	ldr	x13, [x8]
  4708d0:	ldr	w12, [x13]
  4708d4:	ldur	x13, [x29, #-16]
  4708d8:	ldr	w14, [x13]
  4708dc:	cmp	w12, w14
  4708e0:	cset	w12, eq  // eq = none
  4708e4:	and	w12, w12, w11
  4708e8:	strb	w12, [sp, #91]
  4708ec:	ldr	x13, [x8]
  4708f0:	ldr	w12, [x13, #4]
  4708f4:	ldur	x13, [x29, #-16]
  4708f8:	ldr	w14, [x13, #4]
  4708fc:	cmp	w12, w14
  470900:	cset	w12, eq  // eq = none
  470904:	and	w12, w12, w11
  470908:	strb	w12, [sp, #90]
  47090c:	ldr	x13, [x8]
  470910:	ldr	w12, [x13, #8]
  470914:	ldur	x13, [x29, #-16]
  470918:	ldr	w14, [x13, #8]
  47091c:	cmp	w12, w14
  470920:	cset	w12, eq  // eq = none
  470924:	and	w12, w12, w11
  470928:	strb	w12, [sp, #89]
  47092c:	ldr	x13, [x8]
  470930:	ldr	w12, [x13, #12]
  470934:	ldur	x13, [x29, #-16]
  470938:	ldr	w14, [x13, #12]
  47093c:	cmp	w12, w14
  470940:	cset	w12, eq  // eq = none
  470944:	and	w12, w12, w11
  470948:	strb	w12, [sp, #88]
  47094c:	ldr	x13, [x8]
  470950:	ldr	w12, [x13, #16]
  470954:	ldur	x13, [x29, #-16]
  470958:	ldr	w14, [x13, #16]
  47095c:	cmp	w12, w14
  470960:	cset	w12, eq  // eq = none
  470964:	and	w12, w12, w11
  470968:	strb	w12, [sp, #87]
  47096c:	ldr	x13, [x8]
  470970:	ldr	w12, [x13, #20]
  470974:	ldur	x13, [x29, #-16]
  470978:	ldr	w14, [x13, #20]
  47097c:	cmp	w12, w14
  470980:	cset	w12, eq  // eq = none
  470984:	and	w11, w12, w11
  470988:	strb	w11, [sp, #86]
  47098c:	ldrb	w11, [sp, #91]
  470990:	mov	w12, #0x0                   	// #0
  470994:	str	x8, [sp, #72]
  470998:	str	x9, [sp, #64]
  47099c:	str	x10, [sp, #56]
  4709a0:	str	w12, [sp, #52]
  4709a4:	tbnz	w11, #0, 4709ac <readlinkat@plt+0x6da7c>
  4709a8:	b	470a00 <readlinkat@plt+0x6dad0>
  4709ac:	ldrb	w8, [sp, #90]
  4709b0:	mov	w9, #0x0                   	// #0
  4709b4:	str	w9, [sp, #52]
  4709b8:	tbnz	w8, #0, 4709c0 <readlinkat@plt+0x6da90>
  4709bc:	b	470a00 <readlinkat@plt+0x6dad0>
  4709c0:	ldrb	w8, [sp, #89]
  4709c4:	mov	w9, #0x0                   	// #0
  4709c8:	str	w9, [sp, #52]
  4709cc:	tbnz	w8, #0, 470a00 <readlinkat@plt+0x6dad0>
  4709d0:	ldrb	w8, [sp, #88]
  4709d4:	mov	w9, #0x0                   	// #0
  4709d8:	str	w9, [sp, #52]
  4709dc:	tbnz	w8, #0, 4709e4 <readlinkat@plt+0x6dab4>
  4709e0:	b	470a00 <readlinkat@plt+0x6dad0>
  4709e4:	ldrb	w8, [sp, #87]
  4709e8:	mov	w9, #0x0                   	// #0
  4709ec:	str	w9, [sp, #52]
  4709f0:	tbnz	w8, #0, 4709f8 <readlinkat@plt+0x6dac8>
  4709f4:	b	470a00 <readlinkat@plt+0x6dad0>
  4709f8:	ldrb	w8, [sp, #86]
  4709fc:	str	w8, [sp, #52]
  470a00:	ldr	w8, [sp, #52]
  470a04:	and	w8, w8, #0x1
  470a08:	strb	w8, [sp, #85]
  470a0c:	ldur	x9, [x29, #-24]
  470a10:	ldrb	w8, [x9, #217]
  470a14:	tbnz	w8, #0, 470a1c <readlinkat@plt+0x6daec>
  470a18:	b	470c24 <readlinkat@plt+0x6dcf4>
  470a1c:	adrp	x0, 47e000 <renameat2@@Base+0xa768>
  470a20:	add	x0, x0, #0xd54
  470a24:	bl	443c04 <readlinkat@plt+0x40cd4>
  470a28:	ldr	x8, [sp, #72]
  470a2c:	ldr	x0, [x8]
  470a30:	ldur	x1, [x29, #-24]
  470a34:	add	x9, sp, #0x63
  470a38:	mov	x2, x9
  470a3c:	mov	w10, #0x64                  	// #100
  470a40:	mov	w3, w10
  470a44:	str	x9, [sp, #40]
  470a48:	str	w10, [sp, #36]
  470a4c:	bl	470db8 <readlinkat@plt+0x6de88>
  470a50:	adrp	x8, 47e000 <renameat2@@Base+0xa768>
  470a54:	add	x8, x8, #0xd75
  470a58:	str	x0, [sp, #24]
  470a5c:	mov	x0, x8
  470a60:	ldr	x1, [sp, #24]
  470a64:	bl	443c04 <readlinkat@plt+0x40cd4>
  470a68:	ldur	x0, [x29, #-16]
  470a6c:	ldur	x1, [x29, #-24]
  470a70:	ldr	x2, [sp, #40]
  470a74:	ldr	w3, [sp, #36]
  470a78:	bl	470db8 <readlinkat@plt+0x6de88>
  470a7c:	adrp	x8, 47e000 <renameat2@@Base+0xa768>
  470a80:	add	x8, x8, #0xd93
  470a84:	str	x0, [sp, #16]
  470a88:	mov	x0, x8
  470a8c:	ldr	x1, [sp, #16]
  470a90:	bl	443c04 <readlinkat@plt+0x40cd4>
  470a94:	ldrb	w10, [sp, #86]
  470a98:	adrp	x8, 47b000 <renameat2@@Base+0x7768>
  470a9c:	add	x8, x8, #0x502
  470aa0:	tst	w10, #0x1
  470aa4:	ldr	x9, [sp, #64]
  470aa8:	csel	x3, x9, x8, ne  // ne = any
  470aac:	ldrb	w10, [sp, #87]
  470ab0:	tst	w10, #0x1
  470ab4:	ldr	x8, [sp, #56]
  470ab8:	csel	x4, x9, x8, ne  // ne = any
  470abc:	ldrb	w10, [sp, #88]
  470ac0:	tst	w10, #0x1
  470ac4:	csel	x5, x9, x8, ne  // ne = any
  470ac8:	ldrb	w10, [sp, #89]
  470acc:	tst	w10, #0x1
  470ad0:	csel	x6, x9, x8, ne  // ne = any
  470ad4:	ldrb	w10, [sp, #90]
  470ad8:	tst	w10, #0x1
  470adc:	csel	x7, x9, x8, ne  // ne = any
  470ae0:	ldrb	w10, [sp, #91]
  470ae4:	tst	w10, #0x1
  470ae8:	csel	x11, x9, x8, ne  // ne = any
  470aec:	ldr	x0, [sp, #40]
  470af0:	mov	x1, #0x64                  	// #100
  470af4:	adrp	x2, 47e000 <renameat2@@Base+0xa768>
  470af8:	add	x2, x2, #0xdb1
  470afc:	mov	x12, sp
  470b00:	str	x11, [x12]
  470b04:	bl	402900 <snprintf@plt>
  470b08:	str	w0, [sp, #92]
  470b0c:	ldr	w10, [sp, #92]
  470b10:	mov	w13, wzr
  470b14:	cmp	w13, w10
  470b18:	cset	w10, gt
  470b1c:	tbnz	w10, #0, 470ba0 <readlinkat@plt+0x6dc70>
  470b20:	ldrsw	x8, [sp, #92]
  470b24:	mov	x9, #0x63                  	// #99
  470b28:	cmp	x9, x8
  470b2c:	b.cs	470b38 <readlinkat@plt+0x6dc08>  // b.hs, b.nlast
  470b30:	mov	w8, #0x63                  	// #99
  470b34:	str	w8, [sp, #92]
  470b38:	ldr	w8, [sp, #92]
  470b3c:	mov	w9, wzr
  470b40:	cmp	w9, w8
  470b44:	cset	w8, ge  // ge = tcont
  470b48:	mov	w9, #0x0                   	// #0
  470b4c:	str	w9, [sp, #12]
  470b50:	tbnz	w8, #0, 470b70 <readlinkat@plt+0x6dc40>
  470b54:	ldr	w8, [sp, #92]
  470b58:	subs	w8, w8, #0x1
  470b5c:	add	x9, sp, #0x63
  470b60:	ldrb	w8, [x9, w8, sxtw]
  470b64:	cmp	w8, #0x20
  470b68:	cset	w8, eq  // eq = none
  470b6c:	str	w8, [sp, #12]
  470b70:	ldr	w8, [sp, #12]
  470b74:	tbnz	w8, #0, 470b7c <readlinkat@plt+0x6dc4c>
  470b78:	b	470b8c <readlinkat@plt+0x6dc5c>
  470b7c:	ldr	w8, [sp, #92]
  470b80:	subs	w8, w8, #0x1
  470b84:	str	w8, [sp, #92]
  470b88:	b	470b38 <readlinkat@plt+0x6dc08>
  470b8c:	ldrsw	x8, [sp, #92]
  470b90:	add	x9, sp, #0x63
  470b94:	add	x8, x9, x8
  470b98:	mov	w10, #0x0                   	// #0
  470b9c:	strb	w10, [x8]
  470ba0:	adrp	x0, 47c000 <renameat2@@Base+0x8768>
  470ba4:	add	x0, x0, #0xb96
  470ba8:	add	x1, sp, #0x63
  470bac:	bl	443c04 <readlinkat@plt+0x40cd4>
  470bb0:	adrp	x0, 47e000 <renameat2@@Base+0xa768>
  470bb4:	add	x0, x0, #0xdea
  470bb8:	bl	443c04 <readlinkat@plt+0x40cd4>
  470bbc:	ldrb	w8, [sp, #85]
  470bc0:	tbnz	w8, #0, 470bc8 <readlinkat@plt+0x6dc98>
  470bc4:	b	470bd4 <readlinkat@plt+0x6dca4>
  470bc8:	adrp	x0, 47e000 <renameat2@@Base+0xa768>
  470bcc:	add	x0, x0, #0xe02
  470bd0:	bl	443c04 <readlinkat@plt+0x40cd4>
  470bd4:	ldrb	w8, [sp, #88]
  470bd8:	tbnz	w8, #0, 470bf0 <readlinkat@plt+0x6dcc0>
  470bdc:	ldrb	w8, [sp, #87]
  470be0:	tbnz	w8, #0, 470bf0 <readlinkat@plt+0x6dcc0>
  470be4:	adrp	x0, 47e000 <renameat2@@Base+0xa768>
  470be8:	add	x0, x0, #0xe34
  470bec:	bl	443c04 <readlinkat@plt+0x40cd4>
  470bf0:	adrp	x0, 47e000 <renameat2@@Base+0xa768>
  470bf4:	add	x0, x0, #0xe5b
  470bf8:	bl	443c04 <readlinkat@plt+0x40cd4>
  470bfc:	ldurb	w8, [x29, #-25]
  470c00:	adrp	x9, 47e000 <renameat2@@Base+0xa768>
  470c04:	add	x9, x9, #0xe9a
  470c08:	adrp	x10, 47e000 <renameat2@@Base+0xa768>
  470c0c:	add	x10, x10, #0xe87
  470c10:	tst	w8, #0x1
  470c14:	csel	x1, x10, x9, ne  // ne = any
  470c18:	adrp	x0, 47e000 <renameat2@@Base+0xa768>
  470c1c:	add	x0, x0, #0xe7c
  470c20:	bl	443c04 <readlinkat@plt+0x40cd4>
  470c24:	ldp	x29, x30, [sp, #224]
  470c28:	add	sp, sp, #0xf0
  470c2c:	ret
  470c30:	sub	sp, sp, #0x30
  470c34:	stp	x29, x30, [sp, #32]
  470c38:	add	x29, sp, #0x20
  470c3c:	stur	x0, [x29, #-8]
  470c40:	str	x1, [sp, #16]
  470c44:	str	w2, [sp, #12]
  470c48:	ldur	x8, [x29, #-8]
  470c4c:	ldrb	w9, [x8, #224]
  470c50:	tbnz	w9, #0, 470c58 <readlinkat@plt+0x6dd28>
  470c54:	b	470ce4 <readlinkat@plt+0x6ddb4>
  470c58:	ldur	x8, [x29, #-8]
  470c5c:	ldr	x8, [x8, #8]
  470c60:	mov	x9, #0xffffffffffffffff    	// #-1
  470c64:	cmp	x9, x8
  470c68:	b.gt	470cb8 <readlinkat@plt+0x6dd88>
  470c6c:	ldur	x8, [x29, #-8]
  470c70:	ldr	x8, [x8, #8]
  470c74:	cmp	x8, #0xc
  470c78:	b.gt	470cb8 <readlinkat@plt+0x6dd88>
  470c7c:	ldr	x0, [sp, #16]
  470c80:	ldrsw	x1, [sp, #12]
  470c84:	ldur	x8, [x29, #-8]
  470c88:	ldr	x8, [x8, #8]
  470c8c:	add	x8, x8, #0x1
  470c90:	mov	x9, #0xb                   	// #11
  470c94:	mul	x8, x9, x8
  470c98:	adrp	x9, 47e000 <renameat2@@Base+0xa768>
  470c9c:	add	x9, x9, #0x20
  470ca0:	add	x3, x9, x8
  470ca4:	adrp	x2, 47c000 <renameat2@@Base+0x8768>
  470ca8:	add	x2, x2, #0xf8a
  470cac:	bl	402900 <snprintf@plt>
  470cb0:	str	w0, [sp, #4]
  470cb4:	b	470cd8 <readlinkat@plt+0x6dda8>
  470cb8:	ldr	x0, [sp, #16]
  470cbc:	ldrsw	x1, [sp, #12]
  470cc0:	ldur	x8, [x29, #-8]
  470cc4:	ldr	x3, [x8, #8]
  470cc8:	adrp	x2, 47e000 <renameat2@@Base+0xa768>
  470ccc:	add	x2, x2, #0xa41
  470cd0:	bl	402900 <snprintf@plt>
  470cd4:	str	w0, [sp, #4]
  470cd8:	ldr	w8, [sp, #4]
  470cdc:	str	w8, [sp, #8]
  470ce0:	b	470cf4 <readlinkat@plt+0x6ddc4>
  470ce4:	ldr	x8, [sp, #16]
  470ce8:	mov	w9, #0x0                   	// #0
  470cec:	strb	w9, [x8]
  470cf0:	str	wzr, [sp, #8]
  470cf4:	ldur	x8, [x29, #-8]
  470cf8:	ldr	w9, [x8, #16]
  470cfc:	mov	w10, wzr
  470d00:	cmp	w10, w9
  470d04:	cset	w9, gt
  470d08:	tbnz	w9, #0, 470da8 <readlinkat@plt+0x6de78>
  470d0c:	ldur	x8, [x29, #-8]
  470d10:	ldr	w9, [x8, #16]
  470d14:	cmp	w9, #0x6
  470d18:	b.gt	470da8 <readlinkat@plt+0x6de78>
  470d1c:	ldr	w8, [sp, #8]
  470d20:	mov	w9, wzr
  470d24:	cmp	w9, w8
  470d28:	cset	w8, gt
  470d2c:	tbnz	w8, #0, 470da8 <readlinkat@plt+0x6de78>
  470d30:	ldr	w8, [sp, #8]
  470d34:	ldr	w9, [sp, #12]
  470d38:	cmp	w8, w9
  470d3c:	b.ge	470da8 <readlinkat@plt+0x6de78>  // b.tcont
  470d40:	ldr	x8, [sp, #16]
  470d44:	ldrsw	x9, [sp, #8]
  470d48:	add	x0, x8, x9
  470d4c:	ldr	w10, [sp, #12]
  470d50:	ldr	w11, [sp, #8]
  470d54:	subs	w10, w10, w11
  470d58:	mov	w1, w10
  470d5c:	sxtw	x1, w1
  470d60:	ldr	w10, [sp, #8]
  470d64:	cmp	w10, #0x0
  470d68:	cset	w10, eq  // eq = none
  470d6c:	and	w10, w10, #0x1
  470d70:	mov	w2, w10
  470d74:	sxtw	x8, w2
  470d78:	adrp	x9, 47c000 <renameat2@@Base+0x8768>
  470d7c:	add	x9, x9, #0xf89
  470d80:	add	x2, x9, x8
  470d84:	ldur	x8, [x29, #-8]
  470d88:	ldrsw	x8, [x8, #16]
  470d8c:	mov	x9, #0x4                   	// #4
  470d90:	mul	x8, x9, x8
  470d94:	adrp	x9, 47e000 <renameat2@@Base+0xa768>
  470d98:	add	x9, x9, #0xba
  470d9c:	add	x3, x9, x8
  470da0:	bl	402900 <snprintf@plt>
  470da4:	b	470da8 <readlinkat@plt+0x6de78>
  470da8:	ldr	x0, [sp, #16]
  470dac:	ldp	x29, x30, [sp, #32]
  470db0:	add	sp, sp, #0x30
  470db4:	ret
  470db8:	sub	sp, sp, #0x70
  470dbc:	stp	x29, x30, [sp, #96]
  470dc0:	add	x29, sp, #0x60
  470dc4:	adrp	x8, 47e000 <renameat2@@Base+0xa768>
  470dc8:	add	x8, x8, #0xeab
  470dcc:	mov	x9, xzr
  470dd0:	mov	w10, wzr
  470dd4:	stur	x0, [x29, #-8]
  470dd8:	stur	x1, [x29, #-16]
  470ddc:	stur	x2, [x29, #-24]
  470de0:	stur	w3, [x29, #-28]
  470de4:	ldur	x0, [x29, #-24]
  470de8:	ldursw	x1, [x29, #-28]
  470dec:	ldur	x3, [x29, #-8]
  470df0:	mov	x2, x8
  470df4:	mov	x4, x9
  470df8:	mov	w5, w10
  470dfc:	bl	476b14 <renameat2@@Base+0x327c>
  470e00:	stur	w0, [x29, #-32]
  470e04:	ldur	x8, [x29, #-16]
  470e08:	cbz	x8, 470ecc <readlinkat@plt+0x6df9c>
  470e0c:	ldur	w8, [x29, #-32]
  470e10:	ldur	w9, [x29, #-28]
  470e14:	cmp	w8, w9
  470e18:	b.ge	470ecc <readlinkat@plt+0x6df9c>  // b.tcont
  470e1c:	ldur	x8, [x29, #-16]
  470e20:	ldr	x8, [x8, #208]
  470e24:	cbz	x8, 470ecc <readlinkat@plt+0x6df9c>
  470e28:	ldur	x8, [x29, #-16]
  470e2c:	ldr	w9, [x8, #24]
  470e30:	stur	w9, [x29, #-36]
  470e34:	ldur	x8, [x29, #-16]
  470e38:	ldr	x8, [x8, #184]
  470e3c:	cbz	x8, 470e70 <readlinkat@plt+0x6df40>
  470e40:	ldur	x8, [x29, #-16]
  470e44:	ldr	x8, [x8, #208]
  470e48:	cbnz	x8, 470e70 <readlinkat@plt+0x6df40>
  470e4c:	ldur	x8, [x29, #-16]
  470e50:	ldr	w9, [x8, #20]
  470e54:	mov	w10, wzr
  470e58:	cmp	w10, w9
  470e5c:	cset	w9, ge  // ge = tcont
  470e60:	tbnz	w9, #0, 470e70 <readlinkat@plt+0x6df40>
  470e64:	ldur	w8, [x29, #-36]
  470e68:	add	w8, w8, #0xe10
  470e6c:	stur	w8, [x29, #-36]
  470e70:	ldur	x8, [x29, #-24]
  470e74:	ldursw	x9, [x29, #-32]
  470e78:	add	x0, x8, x9
  470e7c:	ldur	w10, [x29, #-28]
  470e80:	ldur	w11, [x29, #-32]
  470e84:	subs	w10, w10, w11
  470e88:	mov	w1, w10
  470e8c:	sxtw	x1, w1
  470e90:	ldur	w10, [x29, #-36]
  470e94:	str	x0, [sp, #24]
  470e98:	mov	w0, w10
  470e9c:	add	x8, sp, #0x21
  470ea0:	str	x1, [sp, #16]
  470ea4:	mov	x1, x8
  470ea8:	bl	46cd98 <readlinkat@plt+0x69e68>
  470eac:	ldr	x8, [sp, #24]
  470eb0:	str	x0, [sp, #8]
  470eb4:	mov	x0, x8
  470eb8:	ldr	x1, [sp, #16]
  470ebc:	adrp	x2, 47e000 <renameat2@@Base+0xa768>
  470ec0:	add	x2, x2, #0xec5
  470ec4:	ldr	x3, [sp, #8]
  470ec8:	bl	402900 <snprintf@plt>
  470ecc:	ldur	x0, [x29, #-24]
  470ed0:	ldp	x29, x30, [sp, #96]
  470ed4:	add	sp, sp, #0x70
  470ed8:	ret
  470edc:	sub	sp, sp, #0x60
  470ee0:	stp	x29, x30, [sp, #80]
  470ee4:	add	x29, sp, #0x50
  470ee8:	adrp	x8, 47e000 <renameat2@@Base+0xa768>
  470eec:	add	x8, x8, #0xecc
  470ef0:	sub	x9, x29, #0x21
  470ef4:	stur	x0, [x29, #-8]
  470ef8:	stur	x1, [x29, #-16]
  470efc:	stur	w2, [x29, #-20]
  470f00:	ldur	x0, [x29, #-16]
  470f04:	ldursw	x1, [x29, #-20]
  470f08:	ldur	x10, [x29, #-8]
  470f0c:	ldr	w11, [x10, #20]
  470f10:	str	x0, [sp, #32]
  470f14:	mov	w0, w11
  470f18:	str	x1, [sp, #24]
  470f1c:	mov	x1, x9
  470f20:	str	x8, [sp, #16]
  470f24:	bl	470f6c <readlinkat@plt+0x6e03c>
  470f28:	ldur	x8, [x29, #-8]
  470f2c:	ldr	w11, [x8, #16]
  470f30:	add	w4, w11, #0x1
  470f34:	ldur	x8, [x29, #-8]
  470f38:	ldr	w5, [x8, #12]
  470f3c:	ldr	x8, [sp, #32]
  470f40:	str	x0, [sp, #8]
  470f44:	mov	x0, x8
  470f48:	ldr	x1, [sp, #24]
  470f4c:	ldr	x2, [sp, #16]
  470f50:	ldr	x3, [sp, #8]
  470f54:	bl	402900 <snprintf@plt>
  470f58:	ldur	x8, [x29, #-16]
  470f5c:	mov	x0, x8
  470f60:	ldp	x29, x30, [sp, #80]
  470f64:	add	sp, sp, #0x60
  470f68:	ret
  470f6c:	sub	sp, sp, #0x40
  470f70:	stp	x29, x30, [sp, #48]
  470f74:	add	x29, sp, #0x30
  470f78:	mov	w8, #0xfffff894            	// #-1900
  470f7c:	adrp	x9, 47e000 <renameat2@@Base+0xa768>
  470f80:	add	x9, x9, #0xee1
  470f84:	mov	w10, #0x64                  	// #100
  470f88:	stur	w0, [x29, #-4]
  470f8c:	stur	x1, [x29, #-16]
  470f90:	ldur	x0, [x29, #-16]
  470f94:	ldur	w11, [x29, #-4]
  470f98:	cmp	w8, w11
  470f9c:	cset	w8, le
  470fa0:	and	w8, w8, #0x1
  470fa4:	mov	w1, w8
  470fa8:	sxtw	x12, w1
  470fac:	add	x1, x9, x12
  470fb0:	ldur	w8, [x29, #-4]
  470fb4:	sdiv	w8, w8, w10
  470fb8:	add	w8, w8, #0x13
  470fbc:	str	x0, [sp, #24]
  470fc0:	mov	w0, w8
  470fc4:	str	w10, [sp, #20]
  470fc8:	str	x1, [sp, #8]
  470fcc:	bl	402910 <abs@plt>
  470fd0:	ldur	w8, [x29, #-4]
  470fd4:	ldr	w10, [sp, #20]
  470fd8:	sdiv	w11, w8, w10
  470fdc:	mul	w11, w11, w10
  470fe0:	subs	w8, w8, w11
  470fe4:	str	w0, [sp, #4]
  470fe8:	mov	w0, w8
  470fec:	bl	402910 <abs@plt>
  470ff0:	ldr	x9, [sp, #24]
  470ff4:	str	w0, [sp]
  470ff8:	mov	x0, x9
  470ffc:	ldr	x1, [sp, #8]
  471000:	ldr	w2, [sp, #4]
  471004:	ldr	w3, [sp]
  471008:	bl	402870 <sprintf@plt>
  47100c:	ldur	x9, [x29, #-16]
  471010:	mov	x0, x9
  471014:	ldp	x29, x30, [sp, #48]
  471018:	add	sp, sp, #0x40
  47101c:	ret
  471020:	sub	sp, sp, #0x30
  471024:	stp	x29, x30, [sp, #32]
  471028:	add	x29, sp, #0x20
  47102c:	and	w8, w0, #0x1
  471030:	sturb	w8, [x29, #-2]
  471034:	str	x1, [sp, #16]
  471038:	str	x2, [sp, #8]
  47103c:	ldr	x9, [sp, #16]
  471040:	cbnz	x9, 471054 <readlinkat@plt+0x6e124>
  471044:	ldurb	w8, [x29, #-2]
  471048:	and	w8, w8, #0x1
  47104c:	sturb	w8, [x29, #-1]
  471050:	b	4710a0 <readlinkat@plt+0x6e170>
  471054:	adrp	x8, 490000 <renameat2@@Base+0x1c768>
  471058:	add	x8, x8, #0x530
  47105c:	ldr	x0, [x8]
  471060:	ldurb	w9, [x29, #-2]
  471064:	mov	w10, #0x1                   	// #1
  471068:	eor	w9, w9, #0x1
  47106c:	and	w9, w9, #0x1
  471070:	mov	w1, w9
  471074:	sxtw	x8, w1
  471078:	adrp	x11, 47e000 <renameat2@@Base+0xa768>
  47107c:	add	x11, x11, #0xa89
  471080:	add	x1, x11, x8
  471084:	ldr	x2, [sp, #16]
  471088:	ldr	x3, [sp, #8]
  47108c:	str	w10, [sp, #4]
  471090:	bl	402ef0 <fprintf@plt>
  471094:	ldr	w9, [sp, #4]
  471098:	and	w10, w9, w9
  47109c:	sturb	w10, [x29, #-1]
  4710a0:	ldurb	w8, [x29, #-1]
  4710a4:	and	w0, w8, #0x1
  4710a8:	ldp	x29, x30, [sp, #32]
  4710ac:	add	sp, sp, #0x30
  4710b0:	ret
  4710b4:	sub	sp, sp, #0x60
  4710b8:	stp	x29, x30, [sp, #80]
  4710bc:	add	x29, sp, #0x50
  4710c0:	stur	x0, [x29, #-16]
  4710c4:	stur	x1, [x29, #-24]
  4710c8:	ldur	x8, [x29, #-24]
  4710cc:	stur	x8, [x29, #-32]
  4710d0:	ldur	x8, [x29, #-32]
  4710d4:	ldrb	w9, [x8]
  4710d8:	cbz	w9, 471108 <readlinkat@plt+0x6e1d8>
  4710dc:	ldur	x8, [x29, #-32]
  4710e0:	ldrb	w0, [x8]
  4710e4:	bl	47148c <readlinkat@plt+0x6e55c>
  4710e8:	and	w0, w0, #0xff
  4710ec:	bl	47648c <renameat2@@Base+0x2bf4>
  4710f0:	ldur	x8, [x29, #-32]
  4710f4:	strb	w0, [x8]
  4710f8:	ldur	x8, [x29, #-32]
  4710fc:	add	x8, x8, #0x1
  471100:	stur	x8, [x29, #-32]
  471104:	b	4710d0 <readlinkat@plt+0x6e1a0>
  471108:	adrp	x8, 47d000 <renameat2@@Base+0x9768>
  47110c:	add	x8, x8, #0x750
  471110:	str	x8, [sp, #24]
  471114:	ldr	x8, [sp, #24]
  471118:	ldr	x8, [x8]
  47111c:	cbz	x8, 471150 <readlinkat@plt+0x6e220>
  471120:	ldur	x0, [x29, #-24]
  471124:	ldr	x8, [sp, #24]
  471128:	ldr	x1, [x8]
  47112c:	bl	402bb0 <strcmp@plt>
  471130:	cbnz	w0, 471140 <readlinkat@plt+0x6e210>
  471134:	ldr	x8, [sp, #24]
  471138:	stur	x8, [x29, #-8]
  47113c:	b	47147c <readlinkat@plt+0x6e54c>
  471140:	ldr	x8, [sp, #24]
  471144:	add	x8, x8, #0x10
  471148:	str	x8, [sp, #24]
  47114c:	b	471114 <readlinkat@plt+0x6e1e4>
  471150:	ldur	x0, [x29, #-24]
  471154:	bl	402780 <strlen@plt>
  471158:	str	x0, [sp, #32]
  47115c:	ldr	x8, [sp, #32]
  471160:	mov	w9, #0x1                   	// #1
  471164:	cmp	x8, #0x3
  471168:	str	w9, [sp, #16]
  47116c:	b.eq	4711a0 <readlinkat@plt+0x6e270>  // b.none
  471170:	ldr	x8, [sp, #32]
  471174:	mov	w9, #0x0                   	// #0
  471178:	cmp	x8, #0x4
  47117c:	str	w9, [sp, #12]
  471180:	b.ne	471198 <readlinkat@plt+0x6e268>  // b.any
  471184:	ldur	x8, [x29, #-24]
  471188:	ldrb	w9, [x8, #3]
  47118c:	cmp	w9, #0x2e
  471190:	cset	w9, eq  // eq = none
  471194:	str	w9, [sp, #12]
  471198:	ldr	w8, [sp, #12]
  47119c:	str	w8, [sp, #16]
  4711a0:	ldr	w8, [sp, #16]
  4711a4:	and	w8, w8, #0x1
  4711a8:	strb	w8, [sp, #22]
  4711ac:	adrp	x9, 47d000 <renameat2@@Base+0x9768>
  4711b0:	add	x9, x9, #0x7a0
  4711b4:	str	x9, [sp, #24]
  4711b8:	ldr	x8, [sp, #24]
  4711bc:	ldr	x8, [x8]
  4711c0:	cbz	x8, 471224 <readlinkat@plt+0x6e2f4>
  4711c4:	ldrb	w8, [sp, #22]
  4711c8:	tbnz	w8, #0, 4711d0 <readlinkat@plt+0x6e2a0>
  4711cc:	b	4711ec <readlinkat@plt+0x6e2bc>
  4711d0:	ldur	x0, [x29, #-24]
  4711d4:	ldr	x8, [sp, #24]
  4711d8:	ldr	x1, [x8]
  4711dc:	mov	x2, #0x3                   	// #3
  4711e0:	bl	402a10 <strncmp@plt>
  4711e4:	str	w0, [sp, #8]
  4711e8:	b	471200 <readlinkat@plt+0x6e2d0>
  4711ec:	ldur	x0, [x29, #-24]
  4711f0:	ldr	x8, [sp, #24]
  4711f4:	ldr	x1, [x8]
  4711f8:	bl	402bb0 <strcmp@plt>
  4711fc:	str	w0, [sp, #8]
  471200:	ldr	w8, [sp, #8]
  471204:	cbnz	w8, 471214 <readlinkat@plt+0x6e2e4>
  471208:	ldr	x8, [sp, #24]
  47120c:	stur	x8, [x29, #-8]
  471210:	b	47147c <readlinkat@plt+0x6e54c>
  471214:	ldr	x8, [sp, #24]
  471218:	add	x8, x8, #0x10
  47121c:	str	x8, [sp, #24]
  471220:	b	4711b8 <readlinkat@plt+0x6e288>
  471224:	ldur	x0, [x29, #-16]
  471228:	ldur	x1, [x29, #-24]
  47122c:	bl	4714a0 <readlinkat@plt+0x6e570>
  471230:	str	x0, [sp, #24]
  471234:	cbz	x0, 471244 <readlinkat@plt+0x6e314>
  471238:	ldr	x8, [sp, #24]
  47123c:	stur	x8, [x29, #-8]
  471240:	b	47147c <readlinkat@plt+0x6e54c>
  471244:	ldur	x0, [x29, #-24]
  471248:	adrp	x8, 47d000 <renameat2@@Base+0x9768>
  47124c:	add	x8, x8, #0x930
  471250:	ldr	x1, [x8]
  471254:	bl	402bb0 <strcmp@plt>
  471258:	cbnz	w0, 47126c <readlinkat@plt+0x6e33c>
  47125c:	adrp	x8, 47d000 <renameat2@@Base+0x9768>
  471260:	add	x8, x8, #0x930
  471264:	stur	x8, [x29, #-8]
  471268:	b	47147c <readlinkat@plt+0x6e54c>
  47126c:	adrp	x8, 47d000 <renameat2@@Base+0x9768>
  471270:	add	x8, x8, #0x940
  471274:	str	x8, [sp, #24]
  471278:	ldr	x8, [sp, #24]
  47127c:	ldr	x8, [x8]
  471280:	cbz	x8, 4712b4 <readlinkat@plt+0x6e384>
  471284:	ldur	x0, [x29, #-24]
  471288:	ldr	x8, [sp, #24]
  47128c:	ldr	x1, [x8]
  471290:	bl	402bb0 <strcmp@plt>
  471294:	cbnz	w0, 4712a4 <readlinkat@plt+0x6e374>
  471298:	ldr	x8, [sp, #24]
  47129c:	stur	x8, [x29, #-8]
  4712a0:	b	47147c <readlinkat@plt+0x6e54c>
  4712a4:	ldr	x8, [sp, #24]
  4712a8:	add	x8, x8, #0x10
  4712ac:	str	x8, [sp, #24]
  4712b0:	b	471278 <readlinkat@plt+0x6e348>
  4712b4:	ldur	x8, [x29, #-24]
  4712b8:	ldr	x9, [sp, #32]
  4712bc:	subs	x9, x9, #0x1
  4712c0:	ldrb	w10, [x8, x9]
  4712c4:	cmp	w10, #0x53
  4712c8:	b.ne	471344 <readlinkat@plt+0x6e414>  // b.any
  4712cc:	ldur	x8, [x29, #-24]
  4712d0:	ldr	x9, [sp, #32]
  4712d4:	subs	x9, x9, #0x1
  4712d8:	add	x8, x8, x9
  4712dc:	mov	w10, #0x0                   	// #0
  4712e0:	strb	w10, [x8]
  4712e4:	adrp	x8, 47d000 <renameat2@@Base+0x9768>
  4712e8:	add	x8, x8, #0x940
  4712ec:	str	x8, [sp, #24]
  4712f0:	ldr	x8, [sp, #24]
  4712f4:	ldr	x8, [x8]
  4712f8:	cbz	x8, 47132c <readlinkat@plt+0x6e3fc>
  4712fc:	ldur	x0, [x29, #-24]
  471300:	ldr	x8, [sp, #24]
  471304:	ldr	x1, [x8]
  471308:	bl	402bb0 <strcmp@plt>
  47130c:	cbnz	w0, 47131c <readlinkat@plt+0x6e3ec>
  471310:	ldr	x8, [sp, #24]
  471314:	stur	x8, [x29, #-8]
  471318:	b	47147c <readlinkat@plt+0x6e54c>
  47131c:	ldr	x8, [sp, #24]
  471320:	add	x8, x8, #0x10
  471324:	str	x8, [sp, #24]
  471328:	b	4712f0 <readlinkat@plt+0x6e3c0>
  47132c:	ldur	x8, [x29, #-24]
  471330:	ldr	x9, [sp, #32]
  471334:	subs	x9, x9, #0x1
  471338:	add	x8, x8, x9
  47133c:	mov	w10, #0x53                  	// #83
  471340:	strb	w10, [x8]
  471344:	adrp	x8, 47d000 <renameat2@@Base+0x9768>
  471348:	add	x8, x8, #0x9f0
  47134c:	str	x8, [sp, #24]
  471350:	ldr	x8, [sp, #24]
  471354:	ldr	x8, [x8]
  471358:	cbz	x8, 47138c <readlinkat@plt+0x6e45c>
  47135c:	ldur	x0, [x29, #-24]
  471360:	ldr	x8, [sp, #24]
  471364:	ldr	x1, [x8]
  471368:	bl	402bb0 <strcmp@plt>
  47136c:	cbnz	w0, 47137c <readlinkat@plt+0x6e44c>
  471370:	ldr	x8, [sp, #24]
  471374:	stur	x8, [x29, #-8]
  471378:	b	47147c <readlinkat@plt+0x6e54c>
  47137c:	ldr	x8, [sp, #24]
  471380:	add	x8, x8, #0x10
  471384:	str	x8, [sp, #24]
  471388:	b	471350 <readlinkat@plt+0x6e420>
  47138c:	ldr	x8, [sp, #32]
  471390:	cmp	x8, #0x1
  471394:	b.ne	4713e8 <readlinkat@plt+0x6e4b8>  // b.any
  471398:	adrp	x8, 47d000 <renameat2@@Base+0x9768>
  47139c:	add	x8, x8, #0xb40
  4713a0:	str	x8, [sp, #24]
  4713a4:	ldr	x8, [sp, #24]
  4713a8:	ldr	x8, [x8]
  4713ac:	cbz	x8, 4713e8 <readlinkat@plt+0x6e4b8>
  4713b0:	ldur	x8, [x29, #-24]
  4713b4:	ldrb	w9, [x8]
  4713b8:	ldr	x8, [sp, #24]
  4713bc:	ldr	x8, [x8]
  4713c0:	ldrb	w10, [x8]
  4713c4:	cmp	w9, w10
  4713c8:	b.ne	4713d8 <readlinkat@plt+0x6e4a8>  // b.any
  4713cc:	ldr	x8, [sp, #24]
  4713d0:	stur	x8, [x29, #-8]
  4713d4:	b	47147c <readlinkat@plt+0x6e54c>
  4713d8:	ldr	x8, [sp, #24]
  4713dc:	add	x8, x8, #0x10
  4713e0:	str	x8, [sp, #24]
  4713e4:	b	4713a4 <readlinkat@plt+0x6e474>
  4713e8:	mov	w8, #0x0                   	// #0
  4713ec:	strb	w8, [sp, #23]
  4713f0:	ldur	x9, [x29, #-24]
  4713f4:	str	x9, [sp, #40]
  4713f8:	stur	x9, [x29, #-32]
  4713fc:	ldr	x8, [sp, #40]
  471400:	ldrb	w9, [x8]
  471404:	ldur	x8, [x29, #-32]
  471408:	strb	w9, [x8]
  47140c:	cbz	w9, 471448 <readlinkat@plt+0x6e518>
  471410:	ldr	x8, [sp, #40]
  471414:	ldrb	w9, [x8]
  471418:	cmp	w9, #0x2e
  47141c:	b.ne	47142c <readlinkat@plt+0x6e4fc>  // b.any
  471420:	mov	w8, #0x1                   	// #1
  471424:	strb	w8, [sp, #23]
  471428:	b	471438 <readlinkat@plt+0x6e508>
  47142c:	ldur	x8, [x29, #-32]
  471430:	add	x8, x8, #0x1
  471434:	stur	x8, [x29, #-32]
  471438:	ldr	x8, [sp, #40]
  47143c:	add	x8, x8, #0x1
  471440:	str	x8, [sp, #40]
  471444:	b	4713fc <readlinkat@plt+0x6e4cc>
  471448:	ldrb	w8, [sp, #23]
  47144c:	tbnz	w8, #0, 471454 <readlinkat@plt+0x6e524>
  471450:	b	471474 <readlinkat@plt+0x6e544>
  471454:	ldur	x0, [x29, #-16]
  471458:	ldur	x1, [x29, #-24]
  47145c:	bl	4714a0 <readlinkat@plt+0x6e570>
  471460:	str	x0, [sp, #24]
  471464:	cbz	x0, 471474 <readlinkat@plt+0x6e544>
  471468:	ldr	x8, [sp, #24]
  47146c:	stur	x8, [x29, #-8]
  471470:	b	47147c <readlinkat@plt+0x6e54c>
  471474:	mov	x8, xzr
  471478:	stur	x8, [x29, #-8]
  47147c:	ldur	x0, [x29, #-8]
  471480:	ldp	x29, x30, [sp, #80]
  471484:	add	sp, sp, #0x60
  471488:	ret
  47148c:	sub	sp, sp, #0x10
  471490:	strb	w0, [sp, #15]
  471494:	ldrb	w0, [sp, #15]
  471498:	add	sp, sp, #0x10
  47149c:	ret
  4714a0:	sub	sp, sp, #0x30
  4714a4:	stp	x29, x30, [sp, #32]
  4714a8:	add	x29, sp, #0x20
  4714ac:	adrp	x8, 47d000 <renameat2@@Base+0x9768>
  4714b0:	add	x8, x8, #0xce0
  4714b4:	str	x0, [sp, #16]
  4714b8:	str	x1, [sp, #8]
  4714bc:	str	x8, [sp]
  4714c0:	ldr	x8, [sp]
  4714c4:	ldr	x8, [x8]
  4714c8:	cbz	x8, 4714fc <readlinkat@plt+0x6e5cc>
  4714cc:	ldr	x0, [sp, #8]
  4714d0:	ldr	x8, [sp]
  4714d4:	ldr	x1, [x8]
  4714d8:	bl	402bb0 <strcmp@plt>
  4714dc:	cbnz	w0, 4714ec <readlinkat@plt+0x6e5bc>
  4714e0:	ldr	x8, [sp]
  4714e4:	stur	x8, [x29, #-8]
  4714e8:	b	471594 <readlinkat@plt+0x6e664>
  4714ec:	ldr	x8, [sp]
  4714f0:	add	x8, x8, #0x10
  4714f4:	str	x8, [sp]
  4714f8:	b	4714c0 <readlinkat@plt+0x6e590>
  4714fc:	ldr	x8, [sp, #16]
  471500:	add	x8, x8, #0xe8
  471504:	str	x8, [sp]
  471508:	ldr	x8, [sp]
  47150c:	ldr	x8, [x8]
  471510:	cbz	x8, 471544 <readlinkat@plt+0x6e614>
  471514:	ldr	x0, [sp, #8]
  471518:	ldr	x8, [sp]
  47151c:	ldr	x1, [x8]
  471520:	bl	402bb0 <strcmp@plt>
  471524:	cbnz	w0, 471534 <readlinkat@plt+0x6e604>
  471528:	ldr	x8, [sp]
  47152c:	stur	x8, [x29, #-8]
  471530:	b	471594 <readlinkat@plt+0x6e664>
  471534:	ldr	x8, [sp]
  471538:	add	x8, x8, #0x10
  47153c:	str	x8, [sp]
  471540:	b	471508 <readlinkat@plt+0x6e5d8>
  471544:	adrp	x8, 47d000 <renameat2@@Base+0x9768>
  471548:	add	x8, x8, #0xd20
  47154c:	str	x8, [sp]
  471550:	ldr	x8, [sp]
  471554:	ldr	x8, [x8]
  471558:	cbz	x8, 47158c <readlinkat@plt+0x6e65c>
  47155c:	ldr	x0, [sp, #8]
  471560:	ldr	x8, [sp]
  471564:	ldr	x1, [x8]
  471568:	bl	402bb0 <strcmp@plt>
  47156c:	cbnz	w0, 47157c <readlinkat@plt+0x6e64c>
  471570:	ldr	x8, [sp]
  471574:	stur	x8, [x29, #-8]
  471578:	b	471594 <readlinkat@plt+0x6e664>
  47157c:	ldr	x8, [sp]
  471580:	add	x8, x8, #0x10
  471584:	str	x8, [sp]
  471588:	b	471550 <readlinkat@plt+0x6e620>
  47158c:	mov	x8, xzr
  471590:	stur	x8, [x29, #-8]
  471594:	ldur	x0, [x29, #-8]
  471598:	ldp	x29, x30, [sp, #32]
  47159c:	add	sp, sp, #0x30
  4715a0:	ret
  4715a4:	sub	sp, sp, #0x30
  4715a8:	stp	x29, x30, [sp, #32]
  4715ac:	add	x29, sp, #0x20
  4715b0:	stur	x0, [x29, #-8]
  4715b4:	ldur	x8, [x29, #-8]
  4715b8:	cbnz	x8, 4715d8 <readlinkat@plt+0x6e6a8>
  4715bc:	adrp	x8, 490000 <renameat2@@Base+0x1c768>
  4715c0:	add	x8, x8, #0x530
  4715c4:	ldr	x1, [x8]
  4715c8:	adrp	x0, 47e000 <renameat2@@Base+0xa768>
  4715cc:	add	x0, x0, #0xeeb
  4715d0:	bl	402790 <fputs@plt>
  4715d4:	bl	402b60 <abort@plt>
  4715d8:	ldur	x0, [x29, #-8]
  4715dc:	mov	w1, #0x2f                  	// #47
  4715e0:	bl	402b00 <strrchr@plt>
  4715e4:	str	x0, [sp, #16]
  4715e8:	ldr	x8, [sp, #16]
  4715ec:	cbz	x8, 471600 <readlinkat@plt+0x6e6d0>
  4715f0:	ldr	x8, [sp, #16]
  4715f4:	add	x8, x8, #0x1
  4715f8:	str	x8, [sp]
  4715fc:	b	471608 <readlinkat@plt+0x6e6d8>
  471600:	ldur	x8, [x29, #-8]
  471604:	str	x8, [sp]
  471608:	ldr	x8, [sp]
  47160c:	str	x8, [sp, #8]
  471610:	ldr	x8, [sp, #8]
  471614:	ldur	x9, [x29, #-8]
  471618:	subs	x8, x8, x9
  47161c:	cmp	x8, #0x7
  471620:	b.lt	471680 <readlinkat@plt+0x6e750>  // b.tstop
  471624:	ldr	x8, [sp, #8]
  471628:	mov	x9, #0xfffffffffffffff9    	// #-7
  47162c:	add	x0, x8, x9
  471630:	adrp	x1, 47e000 <renameat2@@Base+0xa768>
  471634:	add	x1, x1, #0xf23
  471638:	mov	x2, #0x7                   	// #7
  47163c:	bl	402a10 <strncmp@plt>
  471640:	cbnz	w0, 471680 <readlinkat@plt+0x6e750>
  471644:	ldr	x8, [sp, #8]
  471648:	stur	x8, [x29, #-8]
  47164c:	ldr	x0, [sp, #8]
  471650:	adrp	x1, 47e000 <renameat2@@Base+0xa768>
  471654:	add	x1, x1, #0xf2b
  471658:	mov	x2, #0x3                   	// #3
  47165c:	bl	402a10 <strncmp@plt>
  471660:	cbnz	w0, 471680 <readlinkat@plt+0x6e750>
  471664:	ldr	x8, [sp, #8]
  471668:	add	x8, x8, #0x3
  47166c:	stur	x8, [x29, #-8]
  471670:	ldur	x8, [x29, #-8]
  471674:	adrp	x9, 490000 <renameat2@@Base+0x1c768>
  471678:	add	x9, x9, #0x558
  47167c:	str	x8, [x9]
  471680:	ldur	x8, [x29, #-8]
  471684:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  471688:	add	x9, x9, #0x8c0
  47168c:	str	x8, [x9]
  471690:	ldur	x8, [x29, #-8]
  471694:	adrp	x9, 490000 <renameat2@@Base+0x1c768>
  471698:	add	x9, x9, #0x528
  47169c:	str	x8, [x9]
  4716a0:	ldp	x29, x30, [sp, #32]
  4716a4:	add	sp, sp, #0x30
  4716a8:	ret
  4716ac:	sub	sp, sp, #0x40
  4716b0:	stp	x29, x30, [sp, #48]
  4716b4:	add	x29, sp, #0x30
  4716b8:	stur	x0, [x29, #-8]
  4716bc:	bl	402e50 <__errno_location@plt>
  4716c0:	ldr	w8, [x0]
  4716c4:	stur	w8, [x29, #-12]
  4716c8:	ldur	x9, [x29, #-8]
  4716cc:	cbz	x9, 4716dc <readlinkat@plt+0x6e7ac>
  4716d0:	ldur	x8, [x29, #-8]
  4716d4:	str	x8, [sp, #16]
  4716d8:	b	4716e8 <readlinkat@plt+0x6e7b8>
  4716dc:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4716e0:	add	x8, x8, #0x8c8
  4716e4:	str	x8, [sp, #16]
  4716e8:	ldr	x8, [sp, #16]
  4716ec:	mov	x0, x8
  4716f0:	mov	x1, #0x38                  	// #56
  4716f4:	bl	47495c <renameat2@@Base+0x10c4>
  4716f8:	str	x0, [sp, #24]
  4716fc:	ldur	w9, [x29, #-12]
  471700:	str	w9, [sp, #12]
  471704:	bl	402e50 <__errno_location@plt>
  471708:	ldr	w9, [sp, #12]
  47170c:	str	w9, [x0]
  471710:	ldr	x0, [sp, #24]
  471714:	ldp	x29, x30, [sp, #48]
  471718:	add	sp, sp, #0x40
  47171c:	ret
  471720:	sub	sp, sp, #0x10
  471724:	str	x0, [sp, #8]
  471728:	ldr	x8, [sp, #8]
  47172c:	cbz	x8, 47173c <readlinkat@plt+0x6e80c>
  471730:	ldr	x8, [sp, #8]
  471734:	str	x8, [sp]
  471738:	b	471748 <readlinkat@plt+0x6e818>
  47173c:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  471740:	add	x8, x8, #0x8c8
  471744:	str	x8, [sp]
  471748:	ldr	x8, [sp]
  47174c:	ldr	w0, [x8]
  471750:	add	sp, sp, #0x10
  471754:	ret
  471758:	sub	sp, sp, #0x20
  47175c:	str	x0, [sp, #24]
  471760:	str	w1, [sp, #20]
  471764:	ldr	w8, [sp, #20]
  471768:	ldr	x9, [sp, #24]
  47176c:	str	w8, [sp, #16]
  471770:	cbz	x9, 471780 <readlinkat@plt+0x6e850>
  471774:	ldr	x8, [sp, #24]
  471778:	str	x8, [sp, #8]
  47177c:	b	47178c <readlinkat@plt+0x6e85c>
  471780:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  471784:	add	x8, x8, #0x8c8
  471788:	str	x8, [sp, #8]
  47178c:	ldr	x8, [sp, #8]
  471790:	ldr	w9, [sp, #16]
  471794:	str	w9, [x8]
  471798:	add	sp, sp, #0x20
  47179c:	ret
  4717a0:	sub	sp, sp, #0x30
  4717a4:	str	x0, [sp, #40]
  4717a8:	strb	w1, [sp, #39]
  4717ac:	str	w2, [sp, #32]
  4717b0:	ldrb	w8, [sp, #39]
  4717b4:	strb	w8, [sp, #31]
  4717b8:	ldr	x9, [sp, #40]
  4717bc:	cbz	x9, 4717cc <readlinkat@plt+0x6e89c>
  4717c0:	ldr	x8, [sp, #40]
  4717c4:	str	x8, [sp]
  4717c8:	b	4717d8 <readlinkat@plt+0x6e8a8>
  4717cc:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4717d0:	add	x8, x8, #0x8c8
  4717d4:	str	x8, [sp]
  4717d8:	ldr	x8, [sp]
  4717dc:	add	x8, x8, #0x8
  4717e0:	ldrb	w9, [sp, #31]
  4717e4:	mov	w10, w9
  4717e8:	mov	x11, #0x20                  	// #32
  4717ec:	udiv	x10, x10, x11
  4717f0:	mov	x12, #0x4                   	// #4
  4717f4:	mul	x10, x12, x10
  4717f8:	add	x8, x8, x10
  4717fc:	str	x8, [sp, #16]
  471800:	ldrb	w9, [sp, #31]
  471804:	mov	w8, w9
  471808:	udiv	x10, x8, x11
  47180c:	mul	x10, x10, x11
  471810:	subs	x8, x8, x10
  471814:	str	w8, [sp, #12]
  471818:	ldr	x10, [sp, #16]
  47181c:	ldr	w8, [x10]
  471820:	ldr	w9, [sp, #12]
  471824:	lsr	w8, w8, w9
  471828:	and	w8, w8, #0x1
  47182c:	str	w8, [sp, #8]
  471830:	ldr	w8, [sp, #32]
  471834:	and	w8, w8, #0x1
  471838:	ldr	w9, [sp, #8]
  47183c:	eor	w8, w8, w9
  471840:	ldr	w9, [sp, #12]
  471844:	lsl	w8, w8, w9
  471848:	ldr	x10, [sp, #16]
  47184c:	ldr	w9, [x10]
  471850:	eor	w8, w9, w8
  471854:	str	w8, [x10]
  471858:	ldr	w0, [sp, #8]
  47185c:	add	sp, sp, #0x30
  471860:	ret
  471864:	sub	sp, sp, #0x10
  471868:	str	x0, [sp, #8]
  47186c:	str	w1, [sp, #4]
  471870:	ldr	x8, [sp, #8]
  471874:	cbnz	x8, 471884 <readlinkat@plt+0x6e954>
  471878:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  47187c:	add	x8, x8, #0x8c8
  471880:	str	x8, [sp, #8]
  471884:	ldr	x8, [sp, #8]
  471888:	ldr	w9, [x8, #4]
  47188c:	str	w9, [sp]
  471890:	ldr	w9, [sp, #4]
  471894:	ldr	x8, [sp, #8]
  471898:	str	w9, [x8, #4]
  47189c:	ldr	w0, [sp]
  4718a0:	add	sp, sp, #0x10
  4718a4:	ret
  4718a8:	sub	sp, sp, #0x30
  4718ac:	stp	x29, x30, [sp, #32]
  4718b0:	add	x29, sp, #0x20
  4718b4:	stur	x0, [x29, #-8]
  4718b8:	str	x1, [sp, #16]
  4718bc:	str	x2, [sp, #8]
  4718c0:	ldur	x8, [x29, #-8]
  4718c4:	cbnz	x8, 4718d4 <readlinkat@plt+0x6e9a4>
  4718c8:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4718cc:	add	x8, x8, #0x8c8
  4718d0:	stur	x8, [x29, #-8]
  4718d4:	ldur	x8, [x29, #-8]
  4718d8:	mov	w9, #0xa                   	// #10
  4718dc:	str	w9, [x8]
  4718e0:	ldr	x8, [sp, #16]
  4718e4:	cbz	x8, 4718f0 <readlinkat@plt+0x6e9c0>
  4718e8:	ldr	x8, [sp, #8]
  4718ec:	cbnz	x8, 4718f4 <readlinkat@plt+0x6e9c4>
  4718f0:	bl	402b60 <abort@plt>
  4718f4:	ldr	x8, [sp, #16]
  4718f8:	ldur	x9, [x29, #-8]
  4718fc:	str	x8, [x9, #40]
  471900:	ldr	x8, [sp, #8]
  471904:	ldur	x9, [x29, #-8]
  471908:	str	x8, [x9, #48]
  47190c:	ldp	x29, x30, [sp, #32]
  471910:	add	sp, sp, #0x30
  471914:	ret
  471918:	sub	sp, sp, #0x70
  47191c:	stp	x29, x30, [sp, #96]
  471920:	add	x29, sp, #0x60
  471924:	stur	x0, [x29, #-8]
  471928:	stur	x1, [x29, #-16]
  47192c:	stur	x2, [x29, #-24]
  471930:	stur	x3, [x29, #-32]
  471934:	stur	x4, [x29, #-40]
  471938:	ldur	x8, [x29, #-40]
  47193c:	cbz	x8, 47194c <readlinkat@plt+0x6ea1c>
  471940:	ldur	x8, [x29, #-40]
  471944:	str	x8, [sp, #24]
  471948:	b	471958 <readlinkat@plt+0x6ea28>
  47194c:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  471950:	add	x8, x8, #0x8c8
  471954:	str	x8, [sp, #24]
  471958:	ldr	x8, [sp, #24]
  47195c:	str	x8, [sp, #48]
  471960:	bl	402e50 <__errno_location@plt>
  471964:	ldr	w9, [x0]
  471968:	str	w9, [sp, #44]
  47196c:	ldur	x0, [x29, #-8]
  471970:	ldur	x1, [x29, #-16]
  471974:	ldur	x2, [x29, #-24]
  471978:	ldur	x3, [x29, #-32]
  47197c:	ldr	x8, [sp, #48]
  471980:	ldr	w4, [x8]
  471984:	ldr	x8, [sp, #48]
  471988:	ldr	w5, [x8, #4]
  47198c:	ldr	x8, [sp, #48]
  471990:	add	x6, x8, #0x8
  471994:	ldr	x8, [sp, #48]
  471998:	ldr	x7, [x8, #40]
  47199c:	ldr	x8, [sp, #48]
  4719a0:	ldr	x8, [x8, #48]
  4719a4:	mov	x10, sp
  4719a8:	str	x8, [x10]
  4719ac:	bl	4719d8 <readlinkat@plt+0x6eaa8>
  4719b0:	str	x0, [sp, #32]
  4719b4:	ldr	w9, [sp, #44]
  4719b8:	str	w9, [sp, #20]
  4719bc:	bl	402e50 <__errno_location@plt>
  4719c0:	ldr	w9, [sp, #20]
  4719c4:	str	w9, [x0]
  4719c8:	ldr	x0, [sp, #32]
  4719cc:	ldp	x29, x30, [sp, #96]
  4719d0:	add	sp, sp, #0x70
  4719d4:	ret
  4719d8:	sub	sp, sp, #0x130
  4719dc:	stp	x29, x30, [sp, #272]
  4719e0:	str	x28, [sp, #288]
  4719e4:	add	x29, sp, #0x110
  4719e8:	ldr	x8, [x29, #32]
  4719ec:	mov	x9, xzr
  4719f0:	mov	w10, #0x0                   	// #0
  4719f4:	mov	w11, #0x1                   	// #1
  4719f8:	mov	w12, #0x1                   	// #1
  4719fc:	stur	x0, [x29, #-16]
  471a00:	stur	x1, [x29, #-24]
  471a04:	stur	x2, [x29, #-32]
  471a08:	stur	x3, [x29, #-40]
  471a0c:	stur	w4, [x29, #-44]
  471a10:	stur	w5, [x29, #-48]
  471a14:	stur	x6, [x29, #-56]
  471a18:	stur	x7, [x29, #-64]
  471a1c:	stur	x8, [x29, #-72]
  471a20:	stur	xzr, [x29, #-88]
  471a24:	stur	xzr, [x29, #-96]
  471a28:	stur	x9, [x29, #-104]
  471a2c:	stur	xzr, [x29, #-112]
  471a30:	sturb	w10, [x29, #-113]
  471a34:	str	w10, [sp, #84]
  471a38:	str	w11, [sp, #80]
  471a3c:	str	w12, [sp, #76]
  471a40:	bl	402c50 <__ctype_get_mb_cur_max@plt>
  471a44:	cmp	x0, #0x1
  471a48:	cset	w10, eq  // eq = none
  471a4c:	ldr	w11, [sp, #76]
  471a50:	and	w10, w10, w11
  471a54:	sturb	w10, [x29, #-114]
  471a58:	ldur	w10, [x29, #-48]
  471a5c:	tst	w10, #0x2
  471a60:	cset	w10, ne  // ne = any
  471a64:	and	w10, w10, w11
  471a68:	sturb	w10, [x29, #-115]
  471a6c:	ldr	w10, [sp, #84]
  471a70:	sturb	w10, [x29, #-116]
  471a74:	sturb	w10, [x29, #-117]
  471a78:	ldr	w12, [sp, #80]
  471a7c:	sturb	w12, [x29, #-118]
  471a80:	ldur	w8, [x29, #-44]
  471a84:	subs	w8, w8, #0x0
  471a88:	mov	w9, w8
  471a8c:	ubfx	x9, x9, #0, #32
  471a90:	cmp	x9, #0xa
  471a94:	str	x9, [sp, #64]
  471a98:	b.hi	471c68 <readlinkat@plt+0x6ed38>  // b.pmore
  471a9c:	adrp	x8, 47e000 <renameat2@@Base+0xa768>
  471aa0:	add	x8, x8, #0xf30
  471aa4:	ldr	x11, [sp, #64]
  471aa8:	ldrsw	x10, [x8, x11, lsl #2]
  471aac:	add	x9, x8, x10
  471ab0:	br	x9
  471ab4:	mov	w8, #0x5                   	// #5
  471ab8:	stur	w8, [x29, #-44]
  471abc:	mov	w8, #0x1                   	// #1
  471ac0:	sturb	w8, [x29, #-115]
  471ac4:	ldurb	w8, [x29, #-115]
  471ac8:	tbnz	w8, #0, 471afc <readlinkat@plt+0x6ebcc>
  471acc:	ldur	x8, [x29, #-88]
  471ad0:	ldur	x9, [x29, #-24]
  471ad4:	cmp	x8, x9
  471ad8:	b.cs	471af0 <readlinkat@plt+0x6ebc0>  // b.hs, b.nlast
  471adc:	ldur	x8, [x29, #-16]
  471ae0:	ldur	x9, [x29, #-88]
  471ae4:	add	x8, x8, x9
  471ae8:	mov	w10, #0x22                  	// #34
  471aec:	strb	w10, [x8]
  471af0:	ldur	x8, [x29, #-88]
  471af4:	add	x8, x8, #0x1
  471af8:	stur	x8, [x29, #-88]
  471afc:	mov	w8, #0x1                   	// #1
  471b00:	sturb	w8, [x29, #-113]
  471b04:	adrp	x9, 47e000 <renameat2@@Base+0xa768>
  471b08:	add	x9, x9, #0x200
  471b0c:	stur	x9, [x29, #-104]
  471b10:	mov	x9, #0x1                   	// #1
  471b14:	stur	x9, [x29, #-112]
  471b18:	b	471c6c <readlinkat@plt+0x6ed3c>
  471b1c:	mov	w8, #0x1                   	// #1
  471b20:	sturb	w8, [x29, #-113]
  471b24:	mov	w8, #0x0                   	// #0
  471b28:	sturb	w8, [x29, #-115]
  471b2c:	b	471c6c <readlinkat@plt+0x6ed3c>
  471b30:	ldur	w8, [x29, #-44]
  471b34:	cmp	w8, #0xa
  471b38:	b.eq	471b64 <readlinkat@plt+0x6ec34>  // b.none
  471b3c:	ldur	w1, [x29, #-44]
  471b40:	adrp	x0, 47f000 <renameat2@@Base+0xb768>
  471b44:	add	x0, x0, #0x224
  471b48:	bl	4737b0 <readlinkat@plt+0x70880>
  471b4c:	stur	x0, [x29, #-64]
  471b50:	ldur	w1, [x29, #-44]
  471b54:	adrp	x0, 47c000 <renameat2@@Base+0x8768>
  471b58:	add	x0, x0, #0xd84
  471b5c:	bl	4737b0 <readlinkat@plt+0x70880>
  471b60:	stur	x0, [x29, #-72]
  471b64:	ldurb	w8, [x29, #-115]
  471b68:	tbnz	w8, #0, 471bc4 <readlinkat@plt+0x6ec94>
  471b6c:	ldur	x8, [x29, #-64]
  471b70:	stur	x8, [x29, #-104]
  471b74:	ldur	x8, [x29, #-104]
  471b78:	ldrb	w9, [x8]
  471b7c:	cbz	w9, 471bc4 <readlinkat@plt+0x6ec94>
  471b80:	ldur	x8, [x29, #-88]
  471b84:	ldur	x9, [x29, #-24]
  471b88:	cmp	x8, x9
  471b8c:	b.cs	471ba8 <readlinkat@plt+0x6ec78>  // b.hs, b.nlast
  471b90:	ldur	x8, [x29, #-104]
  471b94:	ldrb	w9, [x8]
  471b98:	ldur	x8, [x29, #-16]
  471b9c:	ldur	x10, [x29, #-88]
  471ba0:	add	x8, x8, x10
  471ba4:	strb	w9, [x8]
  471ba8:	ldur	x8, [x29, #-88]
  471bac:	add	x8, x8, #0x1
  471bb0:	stur	x8, [x29, #-88]
  471bb4:	ldur	x8, [x29, #-104]
  471bb8:	add	x8, x8, #0x1
  471bbc:	stur	x8, [x29, #-104]
  471bc0:	b	471b74 <readlinkat@plt+0x6ec44>
  471bc4:	mov	w8, #0x1                   	// #1
  471bc8:	sturb	w8, [x29, #-113]
  471bcc:	ldur	x9, [x29, #-72]
  471bd0:	stur	x9, [x29, #-104]
  471bd4:	ldur	x0, [x29, #-104]
  471bd8:	bl	402780 <strlen@plt>
  471bdc:	stur	x0, [x29, #-112]
  471be0:	b	471c6c <readlinkat@plt+0x6ed3c>
  471be4:	mov	w8, #0x1                   	// #1
  471be8:	sturb	w8, [x29, #-113]
  471bec:	mov	w8, #0x1                   	// #1
  471bf0:	sturb	w8, [x29, #-115]
  471bf4:	ldurb	w8, [x29, #-115]
  471bf8:	tbnz	w8, #0, 471c04 <readlinkat@plt+0x6ecd4>
  471bfc:	mov	w8, #0x1                   	// #1
  471c00:	sturb	w8, [x29, #-113]
  471c04:	mov	w8, #0x2                   	// #2
  471c08:	stur	w8, [x29, #-44]
  471c0c:	ldurb	w8, [x29, #-115]
  471c10:	tbnz	w8, #0, 471c44 <readlinkat@plt+0x6ed14>
  471c14:	ldur	x8, [x29, #-88]
  471c18:	ldur	x9, [x29, #-24]
  471c1c:	cmp	x8, x9
  471c20:	b.cs	471c38 <readlinkat@plt+0x6ed08>  // b.hs, b.nlast
  471c24:	ldur	x8, [x29, #-16]
  471c28:	ldur	x9, [x29, #-88]
  471c2c:	add	x8, x8, x9
  471c30:	mov	w10, #0x27                  	// #39
  471c34:	strb	w10, [x8]
  471c38:	ldur	x8, [x29, #-88]
  471c3c:	add	x8, x8, #0x1
  471c40:	stur	x8, [x29, #-88]
  471c44:	adrp	x8, 47c000 <renameat2@@Base+0x8768>
  471c48:	add	x8, x8, #0xd84
  471c4c:	stur	x8, [x29, #-104]
  471c50:	mov	x8, #0x1                   	// #1
  471c54:	stur	x8, [x29, #-112]
  471c58:	b	471c6c <readlinkat@plt+0x6ed3c>
  471c5c:	mov	w8, #0x0                   	// #0
  471c60:	sturb	w8, [x29, #-115]
  471c64:	b	471c6c <readlinkat@plt+0x6ed3c>
  471c68:	bl	402b60 <abort@plt>
  471c6c:	stur	xzr, [x29, #-80]
  471c70:	ldur	x8, [x29, #-40]
  471c74:	mov	x9, #0xffffffffffffffff    	// #-1
  471c78:	cmp	x8, x9
  471c7c:	b.ne	471ca0 <readlinkat@plt+0x6ed70>  // b.any
  471c80:	ldur	x8, [x29, #-32]
  471c84:	ldur	x9, [x29, #-80]
  471c88:	ldrb	w10, [x8, x9]
  471c8c:	cmp	w10, #0x0
  471c90:	cset	w10, eq  // eq = none
  471c94:	and	w10, w10, #0x1
  471c98:	str	w10, [sp, #60]
  471c9c:	b	471cb8 <readlinkat@plt+0x6ed88>
  471ca0:	ldur	x8, [x29, #-80]
  471ca4:	ldur	x9, [x29, #-40]
  471ca8:	cmp	x8, x9
  471cac:	cset	w10, eq  // eq = none
  471cb0:	and	w10, w10, #0x1
  471cb4:	str	w10, [sp, #60]
  471cb8:	ldr	w8, [sp, #60]
  471cbc:	cmp	w8, #0x0
  471cc0:	cset	w8, ne  // ne = any
  471cc4:	eor	w8, w8, #0x1
  471cc8:	tbnz	w8, #0, 471cd0 <readlinkat@plt+0x6eda0>
  471ccc:	b	472b04 <readlinkat@plt+0x6fbd4>
  471cd0:	mov	w8, #0x0                   	// #0
  471cd4:	sturb	w8, [x29, #-121]
  471cd8:	sturb	w8, [x29, #-122]
  471cdc:	sturb	w8, [x29, #-123]
  471ce0:	ldurb	w8, [x29, #-113]
  471ce4:	tbnz	w8, #0, 471cec <readlinkat@plt+0x6edbc>
  471ce8:	b	471d90 <readlinkat@plt+0x6ee60>
  471cec:	ldur	w8, [x29, #-44]
  471cf0:	cmp	w8, #0x2
  471cf4:	b.eq	471d90 <readlinkat@plt+0x6ee60>  // b.none
  471cf8:	ldur	x8, [x29, #-112]
  471cfc:	cbz	x8, 471d90 <readlinkat@plt+0x6ee60>
  471d00:	ldur	x8, [x29, #-80]
  471d04:	ldur	x9, [x29, #-112]
  471d08:	add	x8, x8, x9
  471d0c:	ldur	x9, [x29, #-40]
  471d10:	mov	x10, #0xffffffffffffffff    	// #-1
  471d14:	cmp	x9, x10
  471d18:	str	x8, [sp, #48]
  471d1c:	b.ne	471d44 <readlinkat@plt+0x6ee14>  // b.any
  471d20:	ldur	x8, [x29, #-112]
  471d24:	mov	x9, #0x1                   	// #1
  471d28:	cmp	x9, x8
  471d2c:	b.cs	471d44 <readlinkat@plt+0x6ee14>  // b.hs, b.nlast
  471d30:	ldur	x0, [x29, #-32]
  471d34:	bl	402780 <strlen@plt>
  471d38:	stur	x0, [x29, #-40]
  471d3c:	str	x0, [sp, #40]
  471d40:	b	471d4c <readlinkat@plt+0x6ee1c>
  471d44:	ldur	x8, [x29, #-40]
  471d48:	str	x8, [sp, #40]
  471d4c:	ldr	x8, [sp, #40]
  471d50:	ldr	x9, [sp, #48]
  471d54:	cmp	x9, x8
  471d58:	b.hi	471d90 <readlinkat@plt+0x6ee60>  // b.pmore
  471d5c:	ldur	x8, [x29, #-32]
  471d60:	ldur	x9, [x29, #-80]
  471d64:	add	x0, x8, x9
  471d68:	ldur	x1, [x29, #-104]
  471d6c:	ldur	x2, [x29, #-112]
  471d70:	bl	402b90 <memcmp@plt>
  471d74:	cbnz	w0, 471d90 <readlinkat@plt+0x6ee60>
  471d78:	ldurb	w8, [x29, #-115]
  471d7c:	tbnz	w8, #0, 471d84 <readlinkat@plt+0x6ee54>
  471d80:	b	471d88 <readlinkat@plt+0x6ee58>
  471d84:	b	472c3c <readlinkat@plt+0x6fd0c>
  471d88:	mov	w8, #0x1                   	// #1
  471d8c:	sturb	w8, [x29, #-121]
  471d90:	ldur	x8, [x29, #-32]
  471d94:	ldur	x9, [x29, #-80]
  471d98:	add	x8, x8, x9
  471d9c:	ldrb	w10, [x8]
  471da0:	sturb	w10, [x29, #-119]
  471da4:	ldurb	w10, [x29, #-119]
  471da8:	subs	w10, w10, #0x0
  471dac:	mov	w8, w10
  471db0:	ubfx	x8, x8, #0, #32
  471db4:	cmp	x8, #0x7e
  471db8:	str	x8, [sp, #32]
  471dbc:	b.hi	4723b4 <readlinkat@plt+0x6f484>  // b.pmore
  471dc0:	adrp	x8, 47e000 <renameat2@@Base+0xa768>
  471dc4:	add	x8, x8, #0xf5c
  471dc8:	ldr	x11, [sp, #32]
  471dcc:	ldrsw	x10, [x8, x11, lsl #2]
  471dd0:	add	x9, x8, x10
  471dd4:	br	x9
  471dd8:	ldurb	w8, [x29, #-113]
  471ddc:	tbnz	w8, #0, 471de4 <readlinkat@plt+0x6eeb4>
  471de0:	b	471f98 <readlinkat@plt+0x6f068>
  471de4:	ldurb	w8, [x29, #-115]
  471de8:	tbnz	w8, #0, 471df0 <readlinkat@plt+0x6eec0>
  471dec:	b	471df4 <readlinkat@plt+0x6eec4>
  471df0:	b	472c3c <readlinkat@plt+0x6fd0c>
  471df4:	mov	w8, #0x1                   	// #1
  471df8:	sturb	w8, [x29, #-122]
  471dfc:	ldur	w8, [x29, #-44]
  471e00:	cmp	w8, #0x2
  471e04:	b.ne	471ea8 <readlinkat@plt+0x6ef78>  // b.any
  471e08:	ldurb	w8, [x29, #-116]
  471e0c:	tbnz	w8, #0, 471ea8 <readlinkat@plt+0x6ef78>
  471e10:	ldur	x8, [x29, #-88]
  471e14:	ldur	x9, [x29, #-24]
  471e18:	cmp	x8, x9
  471e1c:	b.cs	471e34 <readlinkat@plt+0x6ef04>  // b.hs, b.nlast
  471e20:	ldur	x8, [x29, #-16]
  471e24:	ldur	x9, [x29, #-88]
  471e28:	add	x8, x8, x9
  471e2c:	mov	w10, #0x27                  	// #39
  471e30:	strb	w10, [x8]
  471e34:	ldur	x8, [x29, #-88]
  471e38:	add	x8, x8, #0x1
  471e3c:	stur	x8, [x29, #-88]
  471e40:	ldur	x8, [x29, #-88]
  471e44:	ldur	x9, [x29, #-24]
  471e48:	cmp	x8, x9
  471e4c:	b.cs	471e64 <readlinkat@plt+0x6ef34>  // b.hs, b.nlast
  471e50:	ldur	x8, [x29, #-16]
  471e54:	ldur	x9, [x29, #-88]
  471e58:	add	x8, x8, x9
  471e5c:	mov	w10, #0x24                  	// #36
  471e60:	strb	w10, [x8]
  471e64:	ldur	x8, [x29, #-88]
  471e68:	add	x8, x8, #0x1
  471e6c:	stur	x8, [x29, #-88]
  471e70:	ldur	x8, [x29, #-88]
  471e74:	ldur	x9, [x29, #-24]
  471e78:	cmp	x8, x9
  471e7c:	b.cs	471e94 <readlinkat@plt+0x6ef64>  // b.hs, b.nlast
  471e80:	ldur	x8, [x29, #-16]
  471e84:	ldur	x9, [x29, #-88]
  471e88:	add	x8, x8, x9
  471e8c:	mov	w10, #0x27                  	// #39
  471e90:	strb	w10, [x8]
  471e94:	ldur	x8, [x29, #-88]
  471e98:	add	x8, x8, #0x1
  471e9c:	stur	x8, [x29, #-88]
  471ea0:	mov	w8, #0x1                   	// #1
  471ea4:	sturb	w8, [x29, #-116]
  471ea8:	ldur	x8, [x29, #-88]
  471eac:	ldur	x9, [x29, #-24]
  471eb0:	cmp	x8, x9
  471eb4:	b.cs	471ecc <readlinkat@plt+0x6ef9c>  // b.hs, b.nlast
  471eb8:	ldur	x8, [x29, #-16]
  471ebc:	ldur	x9, [x29, #-88]
  471ec0:	add	x8, x8, x9
  471ec4:	mov	w10, #0x5c                  	// #92
  471ec8:	strb	w10, [x8]
  471ecc:	ldur	x8, [x29, #-88]
  471ed0:	add	x8, x8, #0x1
  471ed4:	stur	x8, [x29, #-88]
  471ed8:	ldur	w8, [x29, #-44]
  471edc:	cmp	w8, #0x2
  471ee0:	b.eq	471f8c <readlinkat@plt+0x6f05c>  // b.none
  471ee4:	ldur	x8, [x29, #-80]
  471ee8:	add	x8, x8, #0x1
  471eec:	ldur	x9, [x29, #-40]
  471ef0:	cmp	x8, x9
  471ef4:	b.cs	471f8c <readlinkat@plt+0x6f05c>  // b.hs, b.nlast
  471ef8:	ldur	x8, [x29, #-32]
  471efc:	ldur	x9, [x29, #-80]
  471f00:	add	x9, x9, #0x1
  471f04:	ldrb	w10, [x8, x9]
  471f08:	mov	w11, #0x30                  	// #48
  471f0c:	cmp	w11, w10
  471f10:	b.gt	471f8c <readlinkat@plt+0x6f05c>
  471f14:	ldur	x8, [x29, #-32]
  471f18:	ldur	x9, [x29, #-80]
  471f1c:	add	x9, x9, #0x1
  471f20:	ldrb	w10, [x8, x9]
  471f24:	cmp	w10, #0x39
  471f28:	b.gt	471f8c <readlinkat@plt+0x6f05c>
  471f2c:	ldur	x8, [x29, #-88]
  471f30:	ldur	x9, [x29, #-24]
  471f34:	cmp	x8, x9
  471f38:	b.cs	471f50 <readlinkat@plt+0x6f020>  // b.hs, b.nlast
  471f3c:	ldur	x8, [x29, #-16]
  471f40:	ldur	x9, [x29, #-88]
  471f44:	add	x8, x8, x9
  471f48:	mov	w10, #0x30                  	// #48
  471f4c:	strb	w10, [x8]
  471f50:	ldur	x8, [x29, #-88]
  471f54:	add	x8, x8, #0x1
  471f58:	stur	x8, [x29, #-88]
  471f5c:	ldur	x8, [x29, #-88]
  471f60:	ldur	x9, [x29, #-24]
  471f64:	cmp	x8, x9
  471f68:	b.cs	471f80 <readlinkat@plt+0x6f050>  // b.hs, b.nlast
  471f6c:	ldur	x8, [x29, #-16]
  471f70:	ldur	x9, [x29, #-88]
  471f74:	add	x8, x8, x9
  471f78:	mov	w10, #0x30                  	// #48
  471f7c:	strb	w10, [x8]
  471f80:	ldur	x8, [x29, #-88]
  471f84:	add	x8, x8, #0x1
  471f88:	stur	x8, [x29, #-88]
  471f8c:	mov	w8, #0x30                  	// #48
  471f90:	sturb	w8, [x29, #-119]
  471f94:	b	471fa8 <readlinkat@plt+0x6f078>
  471f98:	ldur	w8, [x29, #-48]
  471f9c:	and	w8, w8, #0x1
  471fa0:	cbz	w8, 471fa8 <readlinkat@plt+0x6f078>
  471fa4:	b	472af4 <readlinkat@plt+0x6fbc4>
  471fa8:	b	4728d4 <readlinkat@plt+0x6f9a4>
  471fac:	ldur	w8, [x29, #-44]
  471fb0:	cmp	w8, #0x2
  471fb4:	str	w8, [sp, #28]
  471fb8:	b.eq	471fd0 <readlinkat@plt+0x6f0a0>  // b.none
  471fbc:	b	471fc0 <readlinkat@plt+0x6f090>
  471fc0:	ldr	w8, [sp, #28]
  471fc4:	cmp	w8, #0x5
  471fc8:	b.eq	471fe4 <readlinkat@plt+0x6f0b4>  // b.none
  471fcc:	b	472188 <readlinkat@plt+0x6f258>
  471fd0:	ldurb	w8, [x29, #-115]
  471fd4:	tbnz	w8, #0, 471fdc <readlinkat@plt+0x6f0ac>
  471fd8:	b	471fe0 <readlinkat@plt+0x6f0b0>
  471fdc:	b	472c3c <readlinkat@plt+0x6fd0c>
  471fe0:	b	472188 <readlinkat@plt+0x6f258>
  471fe4:	ldur	w8, [x29, #-48]
  471fe8:	and	w8, w8, #0x4
  471fec:	cbz	w8, 472184 <readlinkat@plt+0x6f254>
  471ff0:	ldur	x8, [x29, #-80]
  471ff4:	add	x8, x8, #0x2
  471ff8:	ldur	x9, [x29, #-40]
  471ffc:	cmp	x8, x9
  472000:	b.cs	472184 <readlinkat@plt+0x6f254>  // b.hs, b.nlast
  472004:	ldur	x8, [x29, #-32]
  472008:	ldur	x9, [x29, #-80]
  47200c:	add	x9, x9, #0x1
  472010:	ldrb	w10, [x8, x9]
  472014:	cmp	w10, #0x3f
  472018:	b.ne	472184 <readlinkat@plt+0x6f254>  // b.any
  47201c:	ldur	x8, [x29, #-32]
  472020:	ldur	x9, [x29, #-80]
  472024:	add	x9, x9, #0x2
  472028:	ldrb	w10, [x8, x9]
  47202c:	cmp	w10, #0x21
  472030:	str	w10, [sp, #24]
  472034:	b.eq	47208c <readlinkat@plt+0x6f15c>  // b.none
  472038:	b	47203c <readlinkat@plt+0x6f10c>
  47203c:	ldr	w8, [sp, #24]
  472040:	subs	w9, w8, #0x27
  472044:	cmp	w9, #0x2
  472048:	b.ls	47208c <readlinkat@plt+0x6f15c>  // b.plast
  47204c:	b	472050 <readlinkat@plt+0x6f120>
  472050:	ldr	w8, [sp, #24]
  472054:	cmp	w8, #0x2d
  472058:	b.eq	47208c <readlinkat@plt+0x6f15c>  // b.none
  47205c:	b	472060 <readlinkat@plt+0x6f130>
  472060:	ldr	w8, [sp, #24]
  472064:	cmp	w8, #0x2f
  472068:	b.eq	47208c <readlinkat@plt+0x6f15c>  // b.none
  47206c:	b	472070 <readlinkat@plt+0x6f140>
  472070:	ldr	w8, [sp, #24]
  472074:	subs	w9, w8, #0x3c
  472078:	cmp	w9, #0x2
  47207c:	cset	w9, ls  // ls = plast
  472080:	eor	w9, w9, #0x1
  472084:	tbnz	w9, #0, 472184 <readlinkat@plt+0x6f254>
  472088:	b	47208c <readlinkat@plt+0x6f15c>
  47208c:	ldurb	w8, [x29, #-115]
  472090:	tbnz	w8, #0, 472098 <readlinkat@plt+0x6f168>
  472094:	b	47209c <readlinkat@plt+0x6f16c>
  472098:	b	472c3c <readlinkat@plt+0x6fd0c>
  47209c:	ldur	x8, [x29, #-32]
  4720a0:	ldur	x9, [x29, #-80]
  4720a4:	add	x9, x9, #0x2
  4720a8:	add	x8, x8, x9
  4720ac:	ldrb	w10, [x8]
  4720b0:	sturb	w10, [x29, #-119]
  4720b4:	ldur	x8, [x29, #-80]
  4720b8:	add	x8, x8, #0x2
  4720bc:	stur	x8, [x29, #-80]
  4720c0:	ldur	x8, [x29, #-88]
  4720c4:	ldur	x9, [x29, #-24]
  4720c8:	cmp	x8, x9
  4720cc:	b.cs	4720e4 <readlinkat@plt+0x6f1b4>  // b.hs, b.nlast
  4720d0:	ldur	x8, [x29, #-16]
  4720d4:	ldur	x9, [x29, #-88]
  4720d8:	add	x8, x8, x9
  4720dc:	mov	w10, #0x3f                  	// #63
  4720e0:	strb	w10, [x8]
  4720e4:	ldur	x8, [x29, #-88]
  4720e8:	add	x8, x8, #0x1
  4720ec:	stur	x8, [x29, #-88]
  4720f0:	ldur	x8, [x29, #-88]
  4720f4:	ldur	x9, [x29, #-24]
  4720f8:	cmp	x8, x9
  4720fc:	b.cs	472114 <readlinkat@plt+0x6f1e4>  // b.hs, b.nlast
  472100:	ldur	x8, [x29, #-16]
  472104:	ldur	x9, [x29, #-88]
  472108:	add	x8, x8, x9
  47210c:	mov	w10, #0x22                  	// #34
  472110:	strb	w10, [x8]
  472114:	ldur	x8, [x29, #-88]
  472118:	add	x8, x8, #0x1
  47211c:	stur	x8, [x29, #-88]
  472120:	ldur	x8, [x29, #-88]
  472124:	ldur	x9, [x29, #-24]
  472128:	cmp	x8, x9
  47212c:	b.cs	472144 <readlinkat@plt+0x6f214>  // b.hs, b.nlast
  472130:	ldur	x8, [x29, #-16]
  472134:	ldur	x9, [x29, #-88]
  472138:	add	x8, x8, x9
  47213c:	mov	w10, #0x22                  	// #34
  472140:	strb	w10, [x8]
  472144:	ldur	x8, [x29, #-88]
  472148:	add	x8, x8, #0x1
  47214c:	stur	x8, [x29, #-88]
  472150:	ldur	x8, [x29, #-88]
  472154:	ldur	x9, [x29, #-24]
  472158:	cmp	x8, x9
  47215c:	b.cs	472174 <readlinkat@plt+0x6f244>  // b.hs, b.nlast
  472160:	ldur	x8, [x29, #-16]
  472164:	ldur	x9, [x29, #-88]
  472168:	add	x8, x8, x9
  47216c:	mov	w10, #0x3f                  	// #63
  472170:	strb	w10, [x8]
  472174:	ldur	x8, [x29, #-88]
  472178:	add	x8, x8, #0x1
  47217c:	stur	x8, [x29, #-88]
  472180:	b	472184 <readlinkat@plt+0x6f254>
  472184:	b	472188 <readlinkat@plt+0x6f258>
  472188:	b	4728d4 <readlinkat@plt+0x6f9a4>
  47218c:	mov	w8, #0x61                  	// #97
  472190:	sturb	w8, [x29, #-120]
  472194:	b	472248 <readlinkat@plt+0x6f318>
  472198:	mov	w8, #0x62                  	// #98
  47219c:	sturb	w8, [x29, #-120]
  4721a0:	b	472248 <readlinkat@plt+0x6f318>
  4721a4:	mov	w8, #0x66                  	// #102
  4721a8:	sturb	w8, [x29, #-120]
  4721ac:	b	472248 <readlinkat@plt+0x6f318>
  4721b0:	mov	w8, #0x6e                  	// #110
  4721b4:	sturb	w8, [x29, #-120]
  4721b8:	b	47222c <readlinkat@plt+0x6f2fc>
  4721bc:	mov	w8, #0x72                  	// #114
  4721c0:	sturb	w8, [x29, #-120]
  4721c4:	b	47222c <readlinkat@plt+0x6f2fc>
  4721c8:	mov	w8, #0x74                  	// #116
  4721cc:	sturb	w8, [x29, #-120]
  4721d0:	b	47222c <readlinkat@plt+0x6f2fc>
  4721d4:	mov	w8, #0x76                  	// #118
  4721d8:	sturb	w8, [x29, #-120]
  4721dc:	b	472248 <readlinkat@plt+0x6f318>
  4721e0:	ldurb	w8, [x29, #-119]
  4721e4:	sturb	w8, [x29, #-120]
  4721e8:	ldur	w8, [x29, #-44]
  4721ec:	cmp	w8, #0x2
  4721f0:	b.ne	472208 <readlinkat@plt+0x6f2d8>  // b.any
  4721f4:	ldurb	w8, [x29, #-115]
  4721f8:	tbnz	w8, #0, 472200 <readlinkat@plt+0x6f2d0>
  4721fc:	b	472204 <readlinkat@plt+0x6f2d4>
  472200:	b	472c3c <readlinkat@plt+0x6fd0c>
  472204:	b	472a38 <readlinkat@plt+0x6fb08>
  472208:	ldurb	w8, [x29, #-113]
  47220c:	tbnz	w8, #0, 472214 <readlinkat@plt+0x6f2e4>
  472210:	b	47222c <readlinkat@plt+0x6f2fc>
  472214:	ldurb	w8, [x29, #-115]
  472218:	tbnz	w8, #0, 472220 <readlinkat@plt+0x6f2f0>
  47221c:	b	47222c <readlinkat@plt+0x6f2fc>
  472220:	ldur	x8, [x29, #-112]
  472224:	cbz	x8, 47222c <readlinkat@plt+0x6f2fc>
  472228:	b	472a38 <readlinkat@plt+0x6fb08>
  47222c:	ldur	w8, [x29, #-44]
  472230:	cmp	w8, #0x2
  472234:	b.ne	472248 <readlinkat@plt+0x6f318>  // b.any
  472238:	ldurb	w8, [x29, #-115]
  47223c:	tbnz	w8, #0, 472244 <readlinkat@plt+0x6f314>
  472240:	b	472248 <readlinkat@plt+0x6f318>
  472244:	b	472c3c <readlinkat@plt+0x6fd0c>
  472248:	ldurb	w8, [x29, #-113]
  47224c:	tbnz	w8, #0, 472254 <readlinkat@plt+0x6f324>
  472250:	b	472260 <readlinkat@plt+0x6f330>
  472254:	ldurb	w8, [x29, #-120]
  472258:	sturb	w8, [x29, #-119]
  47225c:	b	472944 <readlinkat@plt+0x6fa14>
  472260:	b	4728d4 <readlinkat@plt+0x6f9a4>
  472264:	ldur	x8, [x29, #-40]
  472268:	mov	x9, #0xffffffffffffffff    	// #-1
  47226c:	cmp	x8, x9
  472270:	b.ne	472284 <readlinkat@plt+0x6f354>  // b.any
  472274:	ldur	x8, [x29, #-32]
  472278:	ldrb	w9, [x8, #1]
  47227c:	cbz	w9, 472294 <readlinkat@plt+0x6f364>
  472280:	b	472290 <readlinkat@plt+0x6f360>
  472284:	ldur	x8, [x29, #-40]
  472288:	cmp	x8, #0x1
  47228c:	b.eq	472294 <readlinkat@plt+0x6f364>  // b.none
  472290:	b	4728d4 <readlinkat@plt+0x6f9a4>
  472294:	ldur	x8, [x29, #-80]
  472298:	cbz	x8, 4722a0 <readlinkat@plt+0x6f370>
  47229c:	b	4728d4 <readlinkat@plt+0x6f9a4>
  4722a0:	mov	w8, #0x1                   	// #1
  4722a4:	sturb	w8, [x29, #-123]
  4722a8:	ldur	w8, [x29, #-44]
  4722ac:	cmp	w8, #0x2
  4722b0:	b.ne	4722c4 <readlinkat@plt+0x6f394>  // b.any
  4722b4:	ldurb	w8, [x29, #-115]
  4722b8:	tbnz	w8, #0, 4722c0 <readlinkat@plt+0x6f390>
  4722bc:	b	4722c4 <readlinkat@plt+0x6f394>
  4722c0:	b	472c3c <readlinkat@plt+0x6fd0c>
  4722c4:	b	4728d4 <readlinkat@plt+0x6f9a4>
  4722c8:	mov	w8, #0x1                   	// #1
  4722cc:	sturb	w8, [x29, #-117]
  4722d0:	sturb	w8, [x29, #-123]
  4722d4:	ldur	w8, [x29, #-44]
  4722d8:	cmp	w8, #0x2
  4722dc:	b.ne	4723a4 <readlinkat@plt+0x6f474>  // b.any
  4722e0:	ldurb	w8, [x29, #-115]
  4722e4:	tbnz	w8, #0, 4722ec <readlinkat@plt+0x6f3bc>
  4722e8:	b	4722f0 <readlinkat@plt+0x6f3c0>
  4722ec:	b	472c3c <readlinkat@plt+0x6fd0c>
  4722f0:	ldur	x8, [x29, #-24]
  4722f4:	cbz	x8, 47230c <readlinkat@plt+0x6f3dc>
  4722f8:	ldur	x8, [x29, #-96]
  4722fc:	cbnz	x8, 47230c <readlinkat@plt+0x6f3dc>
  472300:	ldur	x8, [x29, #-24]
  472304:	stur	x8, [x29, #-96]
  472308:	stur	xzr, [x29, #-24]
  47230c:	ldur	x8, [x29, #-88]
  472310:	ldur	x9, [x29, #-24]
  472314:	cmp	x8, x9
  472318:	b.cs	472330 <readlinkat@plt+0x6f400>  // b.hs, b.nlast
  47231c:	ldur	x8, [x29, #-16]
  472320:	ldur	x9, [x29, #-88]
  472324:	add	x8, x8, x9
  472328:	mov	w10, #0x27                  	// #39
  47232c:	strb	w10, [x8]
  472330:	ldur	x8, [x29, #-88]
  472334:	add	x8, x8, #0x1
  472338:	stur	x8, [x29, #-88]
  47233c:	ldur	x8, [x29, #-88]
  472340:	ldur	x9, [x29, #-24]
  472344:	cmp	x8, x9
  472348:	b.cs	472360 <readlinkat@plt+0x6f430>  // b.hs, b.nlast
  47234c:	ldur	x8, [x29, #-16]
  472350:	ldur	x9, [x29, #-88]
  472354:	add	x8, x8, x9
  472358:	mov	w10, #0x5c                  	// #92
  47235c:	strb	w10, [x8]
  472360:	ldur	x8, [x29, #-88]
  472364:	add	x8, x8, #0x1
  472368:	stur	x8, [x29, #-88]
  47236c:	ldur	x8, [x29, #-88]
  472370:	ldur	x9, [x29, #-24]
  472374:	cmp	x8, x9
  472378:	b.cs	472390 <readlinkat@plt+0x6f460>  // b.hs, b.nlast
  47237c:	ldur	x8, [x29, #-16]
  472380:	ldur	x9, [x29, #-88]
  472384:	add	x8, x8, x9
  472388:	mov	w10, #0x27                  	// #39
  47238c:	strb	w10, [x8]
  472390:	ldur	x8, [x29, #-88]
  472394:	add	x8, x8, #0x1
  472398:	stur	x8, [x29, #-88]
  47239c:	mov	w8, #0x0                   	// #0
  4723a0:	sturb	w8, [x29, #-116]
  4723a4:	b	4728d4 <readlinkat@plt+0x6f9a4>
  4723a8:	mov	w8, #0x1                   	// #1
  4723ac:	sturb	w8, [x29, #-123]
  4723b0:	b	4728d4 <readlinkat@plt+0x6f9a4>
  4723b4:	ldurb	w8, [x29, #-114]
  4723b8:	tbnz	w8, #0, 4723c0 <readlinkat@plt+0x6f490>
  4723bc:	b	4723ec <readlinkat@plt+0x6f4bc>
  4723c0:	mov	x8, #0x1                   	// #1
  4723c4:	str	x8, [sp, #136]
  4723c8:	bl	402bc0 <__ctype_b_loc@plt>
  4723cc:	ldr	x8, [x0]
  4723d0:	ldurb	w9, [x29, #-119]
  4723d4:	ldrh	w9, [x8, w9, sxtw #1]
  4723d8:	tst	w9, #0x4000
  4723dc:	cset	w9, ne  // ne = any
  4723e0:	and	w9, w9, #0x1
  4723e4:	strb	w9, [sp, #135]
  4723e8:	b	4725d8 <readlinkat@plt+0x6f6a8>
  4723ec:	str	xzr, [sp, #120]
  4723f0:	str	xzr, [sp, #136]
  4723f4:	mov	w8, #0x1                   	// #1
  4723f8:	strb	w8, [sp, #135]
  4723fc:	ldur	x9, [x29, #-40]
  472400:	mov	x10, #0xffffffffffffffff    	// #-1
  472404:	cmp	x9, x10
  472408:	b.ne	472418 <readlinkat@plt+0x6f4e8>  // b.any
  47240c:	ldur	x0, [x29, #-32]
  472410:	bl	402780 <strlen@plt>
  472414:	stur	x0, [x29, #-40]
  472418:	ldur	x8, [x29, #-32]
  47241c:	ldur	x9, [x29, #-80]
  472420:	ldr	x10, [sp, #136]
  472424:	add	x9, x9, x10
  472428:	add	x1, x8, x9
  47242c:	ldur	x8, [x29, #-40]
  472430:	ldur	x9, [x29, #-80]
  472434:	ldr	x10, [sp, #136]
  472438:	add	x9, x9, x10
  47243c:	subs	x2, x8, x9
  472440:	add	x0, sp, #0x74
  472444:	add	x3, sp, #0x78
  472448:	bl	475348 <renameat2@@Base+0x1ab0>
  47244c:	str	x0, [sp, #104]
  472450:	ldr	x8, [sp, #104]
  472454:	cbnz	x8, 47245c <readlinkat@plt+0x6f52c>
  472458:	b	4725d8 <readlinkat@plt+0x6f6a8>
  47245c:	ldr	x8, [sp, #104]
  472460:	mov	x9, #0xffffffffffffffff    	// #-1
  472464:	cmp	x8, x9
  472468:	b.ne	472478 <readlinkat@plt+0x6f548>  // b.any
  47246c:	mov	w8, #0x0                   	// #0
  472470:	strb	w8, [sp, #135]
  472474:	b	4725d8 <readlinkat@plt+0x6f6a8>
  472478:	ldr	x8, [sp, #104]
  47247c:	mov	x9, #0xfffffffffffffffe    	// #-2
  472480:	cmp	x8, x9
  472484:	b.ne	4724f0 <readlinkat@plt+0x6f5c0>  // b.any
  472488:	mov	w8, #0x0                   	// #0
  47248c:	strb	w8, [sp, #135]
  472490:	ldur	x8, [x29, #-80]
  472494:	ldr	x9, [sp, #136]
  472498:	add	x8, x8, x9
  47249c:	ldur	x9, [x29, #-40]
  4724a0:	mov	w10, #0x0                   	// #0
  4724a4:	cmp	x8, x9
  4724a8:	str	w10, [sp, #20]
  4724ac:	b.cs	4724d0 <readlinkat@plt+0x6f5a0>  // b.hs, b.nlast
  4724b0:	ldur	x8, [x29, #-32]
  4724b4:	ldur	x9, [x29, #-80]
  4724b8:	ldr	x10, [sp, #136]
  4724bc:	add	x9, x9, x10
  4724c0:	ldrb	w11, [x8, x9]
  4724c4:	cmp	w11, #0x0
  4724c8:	cset	w11, ne  // ne = any
  4724cc:	str	w11, [sp, #20]
  4724d0:	ldr	w8, [sp, #20]
  4724d4:	tbnz	w8, #0, 4724dc <readlinkat@plt+0x6f5ac>
  4724d8:	b	4724ec <readlinkat@plt+0x6f5bc>
  4724dc:	ldr	x8, [sp, #136]
  4724e0:	add	x8, x8, #0x1
  4724e4:	str	x8, [sp, #136]
  4724e8:	b	472490 <readlinkat@plt+0x6f560>
  4724ec:	b	4725d8 <readlinkat@plt+0x6f6a8>
  4724f0:	ldurb	w8, [x29, #-115]
  4724f4:	tbnz	w8, #0, 4724fc <readlinkat@plt+0x6f5cc>
  4724f8:	b	47259c <readlinkat@plt+0x6f66c>
  4724fc:	ldur	w8, [x29, #-44]
  472500:	cmp	w8, #0x2
  472504:	b.ne	47259c <readlinkat@plt+0x6f66c>  // b.any
  472508:	mov	x8, #0x1                   	// #1
  47250c:	str	x8, [sp, #96]
  472510:	ldr	x8, [sp, #96]
  472514:	ldr	x9, [sp, #104]
  472518:	cmp	x8, x9
  47251c:	b.cs	47259c <readlinkat@plt+0x6f66c>  // b.hs, b.nlast
  472520:	ldur	x8, [x29, #-32]
  472524:	ldur	x9, [x29, #-80]
  472528:	ldr	x10, [sp, #136]
  47252c:	add	x9, x9, x10
  472530:	ldr	x10, [sp, #96]
  472534:	add	x9, x9, x10
  472538:	ldrb	w11, [x8, x9]
  47253c:	subs	w12, w11, #0x5b
  472540:	cmp	w12, #0x1
  472544:	str	w11, [sp, #16]
  472548:	b.ls	472588 <readlinkat@plt+0x6f658>  // b.plast
  47254c:	b	472550 <readlinkat@plt+0x6f620>
  472550:	ldr	w8, [sp, #16]
  472554:	cmp	w8, #0x5e
  472558:	b.eq	472588 <readlinkat@plt+0x6f658>  // b.none
  47255c:	b	472560 <readlinkat@plt+0x6f630>
  472560:	ldr	w8, [sp, #16]
  472564:	cmp	w8, #0x60
  472568:	b.eq	472588 <readlinkat@plt+0x6f658>  // b.none
  47256c:	b	472570 <readlinkat@plt+0x6f640>
  472570:	ldr	w8, [sp, #16]
  472574:	cmp	w8, #0x7c
  472578:	cset	w9, eq  // eq = none
  47257c:	eor	w9, w9, #0x1
  472580:	tbnz	w9, #0, 47258c <readlinkat@plt+0x6f65c>
  472584:	b	472588 <readlinkat@plt+0x6f658>
  472588:	b	472c3c <readlinkat@plt+0x6fd0c>
  47258c:	ldr	x8, [sp, #96]
  472590:	add	x8, x8, #0x1
  472594:	str	x8, [sp, #96]
  472598:	b	472510 <readlinkat@plt+0x6f5e0>
  47259c:	ldr	w0, [sp, #116]
  4725a0:	bl	402df0 <iswprint@plt>
  4725a4:	cbnz	w0, 4725b0 <readlinkat@plt+0x6f680>
  4725a8:	mov	w8, #0x0                   	// #0
  4725ac:	strb	w8, [sp, #135]
  4725b0:	ldr	x8, [sp, #104]
  4725b4:	ldr	x9, [sp, #136]
  4725b8:	add	x8, x9, x8
  4725bc:	str	x8, [sp, #136]
  4725c0:	add	x0, sp, #0x78
  4725c4:	bl	402b70 <mbsinit@plt>
  4725c8:	cmp	w0, #0x0
  4725cc:	cset	w8, ne  // ne = any
  4725d0:	eor	w8, w8, #0x1
  4725d4:	tbnz	w8, #0, 472418 <readlinkat@plt+0x6f4e8>
  4725d8:	ldrb	w8, [sp, #135]
  4725dc:	and	w8, w8, #0x1
  4725e0:	sturb	w8, [x29, #-123]
  4725e4:	ldr	x9, [sp, #136]
  4725e8:	mov	x10, #0x1                   	// #1
  4725ec:	cmp	x10, x9
  4725f0:	b.cc	472608 <readlinkat@plt+0x6f6d8>  // b.lo, b.ul, b.last
  4725f4:	ldurb	w8, [x29, #-113]
  4725f8:	tbnz	w8, #0, 472600 <readlinkat@plt+0x6f6d0>
  4725fc:	b	4728d4 <readlinkat@plt+0x6f9a4>
  472600:	ldrb	w8, [sp, #135]
  472604:	tbnz	w8, #0, 4728d4 <readlinkat@plt+0x6f9a4>
  472608:	ldur	x8, [x29, #-80]
  47260c:	ldr	x9, [sp, #136]
  472610:	add	x8, x8, x9
  472614:	str	x8, [sp, #88]
  472618:	ldurb	w8, [x29, #-113]
  47261c:	tbnz	w8, #0, 472624 <readlinkat@plt+0x6f6f4>
  472620:	b	4727a8 <readlinkat@plt+0x6f878>
  472624:	ldrb	w8, [sp, #135]
  472628:	tbnz	w8, #0, 4727a8 <readlinkat@plt+0x6f878>
  47262c:	ldurb	w8, [x29, #-115]
  472630:	tbnz	w8, #0, 472638 <readlinkat@plt+0x6f708>
  472634:	b	47263c <readlinkat@plt+0x6f70c>
  472638:	b	472c3c <readlinkat@plt+0x6fd0c>
  47263c:	mov	w8, #0x1                   	// #1
  472640:	sturb	w8, [x29, #-122]
  472644:	ldur	w8, [x29, #-44]
  472648:	cmp	w8, #0x2
  47264c:	b.ne	4726f0 <readlinkat@plt+0x6f7c0>  // b.any
  472650:	ldurb	w8, [x29, #-116]
  472654:	tbnz	w8, #0, 4726f0 <readlinkat@plt+0x6f7c0>
  472658:	ldur	x8, [x29, #-88]
  47265c:	ldur	x9, [x29, #-24]
  472660:	cmp	x8, x9
  472664:	b.cs	47267c <readlinkat@plt+0x6f74c>  // b.hs, b.nlast
  472668:	ldur	x8, [x29, #-16]
  47266c:	ldur	x9, [x29, #-88]
  472670:	add	x8, x8, x9
  472674:	mov	w10, #0x27                  	// #39
  472678:	strb	w10, [x8]
  47267c:	ldur	x8, [x29, #-88]
  472680:	add	x8, x8, #0x1
  472684:	stur	x8, [x29, #-88]
  472688:	ldur	x8, [x29, #-88]
  47268c:	ldur	x9, [x29, #-24]
  472690:	cmp	x8, x9
  472694:	b.cs	4726ac <readlinkat@plt+0x6f77c>  // b.hs, b.nlast
  472698:	ldur	x8, [x29, #-16]
  47269c:	ldur	x9, [x29, #-88]
  4726a0:	add	x8, x8, x9
  4726a4:	mov	w10, #0x24                  	// #36
  4726a8:	strb	w10, [x8]
  4726ac:	ldur	x8, [x29, #-88]
  4726b0:	add	x8, x8, #0x1
  4726b4:	stur	x8, [x29, #-88]
  4726b8:	ldur	x8, [x29, #-88]
  4726bc:	ldur	x9, [x29, #-24]
  4726c0:	cmp	x8, x9
  4726c4:	b.cs	4726dc <readlinkat@plt+0x6f7ac>  // b.hs, b.nlast
  4726c8:	ldur	x8, [x29, #-16]
  4726cc:	ldur	x9, [x29, #-88]
  4726d0:	add	x8, x8, x9
  4726d4:	mov	w10, #0x27                  	// #39
  4726d8:	strb	w10, [x8]
  4726dc:	ldur	x8, [x29, #-88]
  4726e0:	add	x8, x8, #0x1
  4726e4:	stur	x8, [x29, #-88]
  4726e8:	mov	w8, #0x1                   	// #1
  4726ec:	sturb	w8, [x29, #-116]
  4726f0:	ldur	x8, [x29, #-88]
  4726f4:	ldur	x9, [x29, #-24]
  4726f8:	cmp	x8, x9
  4726fc:	b.cs	472714 <readlinkat@plt+0x6f7e4>  // b.hs, b.nlast
  472700:	ldur	x8, [x29, #-16]
  472704:	ldur	x9, [x29, #-88]
  472708:	add	x8, x8, x9
  47270c:	mov	w10, #0x5c                  	// #92
  472710:	strb	w10, [x8]
  472714:	ldur	x8, [x29, #-88]
  472718:	add	x8, x8, #0x1
  47271c:	stur	x8, [x29, #-88]
  472720:	ldur	x8, [x29, #-88]
  472724:	ldur	x9, [x29, #-24]
  472728:	cmp	x8, x9
  47272c:	b.cs	47274c <readlinkat@plt+0x6f81c>  // b.hs, b.nlast
  472730:	ldurb	w8, [x29, #-119]
  472734:	asr	w8, w8, #6
  472738:	add	w8, w8, #0x30
  47273c:	ldur	x9, [x29, #-16]
  472740:	ldur	x10, [x29, #-88]
  472744:	add	x9, x9, x10
  472748:	strb	w8, [x9]
  47274c:	ldur	x8, [x29, #-88]
  472750:	add	x8, x8, #0x1
  472754:	stur	x8, [x29, #-88]
  472758:	ldur	x8, [x29, #-88]
  47275c:	ldur	x9, [x29, #-24]
  472760:	cmp	x8, x9
  472764:	b.cs	472788 <readlinkat@plt+0x6f858>  // b.hs, b.nlast
  472768:	ldurb	w8, [x29, #-119]
  47276c:	asr	w8, w8, #3
  472770:	and	w8, w8, #0x7
  472774:	add	w8, w8, #0x30
  472778:	ldur	x9, [x29, #-16]
  47277c:	ldur	x10, [x29, #-88]
  472780:	add	x9, x9, x10
  472784:	strb	w8, [x9]
  472788:	ldur	x8, [x29, #-88]
  47278c:	add	x8, x8, #0x1
  472790:	stur	x8, [x29, #-88]
  472794:	ldurb	w8, [x29, #-119]
  472798:	and	w8, w8, #0x7
  47279c:	add	w8, w8, #0x30
  4727a0:	sturb	w8, [x29, #-119]
  4727a4:	b	4727ec <readlinkat@plt+0x6f8bc>
  4727a8:	ldurb	w8, [x29, #-121]
  4727ac:	tbnz	w8, #0, 4727b4 <readlinkat@plt+0x6f884>
  4727b0:	b	4727ec <readlinkat@plt+0x6f8bc>
  4727b4:	ldur	x8, [x29, #-88]
  4727b8:	ldur	x9, [x29, #-24]
  4727bc:	cmp	x8, x9
  4727c0:	b.cs	4727d8 <readlinkat@plt+0x6f8a8>  // b.hs, b.nlast
  4727c4:	ldur	x8, [x29, #-16]
  4727c8:	ldur	x9, [x29, #-88]
  4727cc:	add	x8, x8, x9
  4727d0:	mov	w10, #0x5c                  	// #92
  4727d4:	strb	w10, [x8]
  4727d8:	ldur	x8, [x29, #-88]
  4727dc:	add	x8, x8, #0x1
  4727e0:	stur	x8, [x29, #-88]
  4727e4:	mov	w8, #0x0                   	// #0
  4727e8:	sturb	w8, [x29, #-121]
  4727ec:	ldr	x8, [sp, #88]
  4727f0:	ldur	x9, [x29, #-80]
  4727f4:	add	x9, x9, #0x1
  4727f8:	cmp	x8, x9
  4727fc:	b.hi	472804 <readlinkat@plt+0x6f8d4>  // b.pmore
  472800:	b	4728d0 <readlinkat@plt+0x6f9a0>
  472804:	ldurb	w8, [x29, #-116]
  472808:	tbnz	w8, #0, 472810 <readlinkat@plt+0x6f8e0>
  47280c:	b	472880 <readlinkat@plt+0x6f950>
  472810:	ldurb	w8, [x29, #-122]
  472814:	tbnz	w8, #0, 472880 <readlinkat@plt+0x6f950>
  472818:	ldur	x8, [x29, #-88]
  47281c:	ldur	x9, [x29, #-24]
  472820:	cmp	x8, x9
  472824:	b.cs	47283c <readlinkat@plt+0x6f90c>  // b.hs, b.nlast
  472828:	ldur	x8, [x29, #-16]
  47282c:	ldur	x9, [x29, #-88]
  472830:	add	x8, x8, x9
  472834:	mov	w10, #0x27                  	// #39
  472838:	strb	w10, [x8]
  47283c:	ldur	x8, [x29, #-88]
  472840:	add	x8, x8, #0x1
  472844:	stur	x8, [x29, #-88]
  472848:	ldur	x8, [x29, #-88]
  47284c:	ldur	x9, [x29, #-24]
  472850:	cmp	x8, x9
  472854:	b.cs	47286c <readlinkat@plt+0x6f93c>  // b.hs, b.nlast
  472858:	ldur	x8, [x29, #-16]
  47285c:	ldur	x9, [x29, #-88]
  472860:	add	x8, x8, x9
  472864:	mov	w10, #0x27                  	// #39
  472868:	strb	w10, [x8]
  47286c:	ldur	x8, [x29, #-88]
  472870:	add	x8, x8, #0x1
  472874:	stur	x8, [x29, #-88]
  472878:	mov	w8, #0x0                   	// #0
  47287c:	sturb	w8, [x29, #-116]
  472880:	ldur	x8, [x29, #-88]
  472884:	ldur	x9, [x29, #-24]
  472888:	cmp	x8, x9
  47288c:	b.cs	4728a4 <readlinkat@plt+0x6f974>  // b.hs, b.nlast
  472890:	ldurb	w8, [x29, #-119]
  472894:	ldur	x9, [x29, #-16]
  472898:	ldur	x10, [x29, #-88]
  47289c:	add	x9, x9, x10
  4728a0:	strb	w8, [x9]
  4728a4:	ldur	x8, [x29, #-88]
  4728a8:	add	x8, x8, #0x1
  4728ac:	stur	x8, [x29, #-88]
  4728b0:	ldur	x8, [x29, #-32]
  4728b4:	ldur	x9, [x29, #-80]
  4728b8:	add	x9, x9, #0x1
  4728bc:	stur	x9, [x29, #-80]
  4728c0:	add	x8, x8, x9
  4728c4:	ldrb	w10, [x8]
  4728c8:	sturb	w10, [x29, #-119]
  4728cc:	b	472618 <readlinkat@plt+0x6f6e8>
  4728d0:	b	472a38 <readlinkat@plt+0x6fb08>
  4728d4:	ldurb	w8, [x29, #-113]
  4728d8:	tbnz	w8, #0, 4728e0 <readlinkat@plt+0x6f9b0>
  4728dc:	b	4728ec <readlinkat@plt+0x6f9bc>
  4728e0:	ldur	w8, [x29, #-44]
  4728e4:	cmp	w8, #0x2
  4728e8:	b.ne	4728f8 <readlinkat@plt+0x6f9c8>  // b.any
  4728ec:	ldurb	w8, [x29, #-115]
  4728f0:	tbnz	w8, #0, 4728f8 <readlinkat@plt+0x6f9c8>
  4728f4:	b	472938 <readlinkat@plt+0x6fa08>
  4728f8:	ldur	x8, [x29, #-56]
  4728fc:	cbz	x8, 472938 <readlinkat@plt+0x6fa08>
  472900:	ldur	x8, [x29, #-56]
  472904:	ldurb	w9, [x29, #-119]
  472908:	mov	w10, w9
  47290c:	mov	x11, #0x20                  	// #32
  472910:	udiv	x10, x10, x11
  472914:	ldr	w9, [x8, x10, lsl #2]
  472918:	ldurb	w12, [x29, #-119]
  47291c:	mov	w8, w12
  472920:	udiv	x10, x8, x11
  472924:	mul	x10, x10, x11
  472928:	subs	x8, x8, x10
  47292c:	lsr	w8, w9, w8
  472930:	and	w8, w8, #0x1
  472934:	cbnz	w8, 472944 <readlinkat@plt+0x6fa14>
  472938:	ldurb	w8, [x29, #-121]
  47293c:	tbnz	w8, #0, 472944 <readlinkat@plt+0x6fa14>
  472940:	b	472a38 <readlinkat@plt+0x6fb08>
  472944:	ldurb	w8, [x29, #-115]
  472948:	tbnz	w8, #0, 472950 <readlinkat@plt+0x6fa20>
  47294c:	b	472954 <readlinkat@plt+0x6fa24>
  472950:	b	472c3c <readlinkat@plt+0x6fd0c>
  472954:	mov	w8, #0x1                   	// #1
  472958:	sturb	w8, [x29, #-122]
  47295c:	ldur	w8, [x29, #-44]
  472960:	cmp	w8, #0x2
  472964:	b.ne	472a08 <readlinkat@plt+0x6fad8>  // b.any
  472968:	ldurb	w8, [x29, #-116]
  47296c:	tbnz	w8, #0, 472a08 <readlinkat@plt+0x6fad8>
  472970:	ldur	x8, [x29, #-88]
  472974:	ldur	x9, [x29, #-24]
  472978:	cmp	x8, x9
  47297c:	b.cs	472994 <readlinkat@plt+0x6fa64>  // b.hs, b.nlast
  472980:	ldur	x8, [x29, #-16]
  472984:	ldur	x9, [x29, #-88]
  472988:	add	x8, x8, x9
  47298c:	mov	w10, #0x27                  	// #39
  472990:	strb	w10, [x8]
  472994:	ldur	x8, [x29, #-88]
  472998:	add	x8, x8, #0x1
  47299c:	stur	x8, [x29, #-88]
  4729a0:	ldur	x8, [x29, #-88]
  4729a4:	ldur	x9, [x29, #-24]
  4729a8:	cmp	x8, x9
  4729ac:	b.cs	4729c4 <readlinkat@plt+0x6fa94>  // b.hs, b.nlast
  4729b0:	ldur	x8, [x29, #-16]
  4729b4:	ldur	x9, [x29, #-88]
  4729b8:	add	x8, x8, x9
  4729bc:	mov	w10, #0x24                  	// #36
  4729c0:	strb	w10, [x8]
  4729c4:	ldur	x8, [x29, #-88]
  4729c8:	add	x8, x8, #0x1
  4729cc:	stur	x8, [x29, #-88]
  4729d0:	ldur	x8, [x29, #-88]
  4729d4:	ldur	x9, [x29, #-24]
  4729d8:	cmp	x8, x9
  4729dc:	b.cs	4729f4 <readlinkat@plt+0x6fac4>  // b.hs, b.nlast
  4729e0:	ldur	x8, [x29, #-16]
  4729e4:	ldur	x9, [x29, #-88]
  4729e8:	add	x8, x8, x9
  4729ec:	mov	w10, #0x27                  	// #39
  4729f0:	strb	w10, [x8]
  4729f4:	ldur	x8, [x29, #-88]
  4729f8:	add	x8, x8, #0x1
  4729fc:	stur	x8, [x29, #-88]
  472a00:	mov	w8, #0x1                   	// #1
  472a04:	sturb	w8, [x29, #-116]
  472a08:	ldur	x8, [x29, #-88]
  472a0c:	ldur	x9, [x29, #-24]
  472a10:	cmp	x8, x9
  472a14:	b.cs	472a2c <readlinkat@plt+0x6fafc>  // b.hs, b.nlast
  472a18:	ldur	x8, [x29, #-16]
  472a1c:	ldur	x9, [x29, #-88]
  472a20:	add	x8, x8, x9
  472a24:	mov	w10, #0x5c                  	// #92
  472a28:	strb	w10, [x8]
  472a2c:	ldur	x8, [x29, #-88]
  472a30:	add	x8, x8, #0x1
  472a34:	stur	x8, [x29, #-88]
  472a38:	ldurb	w8, [x29, #-116]
  472a3c:	tbnz	w8, #0, 472a44 <readlinkat@plt+0x6fb14>
  472a40:	b	472ab4 <readlinkat@plt+0x6fb84>
  472a44:	ldurb	w8, [x29, #-122]
  472a48:	tbnz	w8, #0, 472ab4 <readlinkat@plt+0x6fb84>
  472a4c:	ldur	x8, [x29, #-88]
  472a50:	ldur	x9, [x29, #-24]
  472a54:	cmp	x8, x9
  472a58:	b.cs	472a70 <readlinkat@plt+0x6fb40>  // b.hs, b.nlast
  472a5c:	ldur	x8, [x29, #-16]
  472a60:	ldur	x9, [x29, #-88]
  472a64:	add	x8, x8, x9
  472a68:	mov	w10, #0x27                  	// #39
  472a6c:	strb	w10, [x8]
  472a70:	ldur	x8, [x29, #-88]
  472a74:	add	x8, x8, #0x1
  472a78:	stur	x8, [x29, #-88]
  472a7c:	ldur	x8, [x29, #-88]
  472a80:	ldur	x9, [x29, #-24]
  472a84:	cmp	x8, x9
  472a88:	b.cs	472aa0 <readlinkat@plt+0x6fb70>  // b.hs, b.nlast
  472a8c:	ldur	x8, [x29, #-16]
  472a90:	ldur	x9, [x29, #-88]
  472a94:	add	x8, x8, x9
  472a98:	mov	w10, #0x27                  	// #39
  472a9c:	strb	w10, [x8]
  472aa0:	ldur	x8, [x29, #-88]
  472aa4:	add	x8, x8, #0x1
  472aa8:	stur	x8, [x29, #-88]
  472aac:	mov	w8, #0x0                   	// #0
  472ab0:	sturb	w8, [x29, #-116]
  472ab4:	ldur	x8, [x29, #-88]
  472ab8:	ldur	x9, [x29, #-24]
  472abc:	cmp	x8, x9
  472ac0:	b.cs	472ad8 <readlinkat@plt+0x6fba8>  // b.hs, b.nlast
  472ac4:	ldurb	w8, [x29, #-119]
  472ac8:	ldur	x9, [x29, #-16]
  472acc:	ldur	x10, [x29, #-88]
  472ad0:	add	x9, x9, x10
  472ad4:	strb	w8, [x9]
  472ad8:	ldur	x8, [x29, #-88]
  472adc:	add	x8, x8, #0x1
  472ae0:	stur	x8, [x29, #-88]
  472ae4:	ldurb	w8, [x29, #-123]
  472ae8:	tbnz	w8, #0, 472af4 <readlinkat@plt+0x6fbc4>
  472aec:	mov	w8, #0x0                   	// #0
  472af0:	sturb	w8, [x29, #-118]
  472af4:	ldur	x8, [x29, #-80]
  472af8:	add	x8, x8, #0x1
  472afc:	stur	x8, [x29, #-80]
  472b00:	b	471c70 <readlinkat@plt+0x6ed40>
  472b04:	ldur	x8, [x29, #-88]
  472b08:	cbnz	x8, 472b28 <readlinkat@plt+0x6fbf8>
  472b0c:	ldur	w8, [x29, #-44]
  472b10:	cmp	w8, #0x2
  472b14:	b.ne	472b28 <readlinkat@plt+0x6fbf8>  // b.any
  472b18:	ldurb	w8, [x29, #-115]
  472b1c:	tbnz	w8, #0, 472b24 <readlinkat@plt+0x6fbf4>
  472b20:	b	472b28 <readlinkat@plt+0x6fbf8>
  472b24:	b	472c3c <readlinkat@plt+0x6fd0c>
  472b28:	ldur	w8, [x29, #-44]
  472b2c:	cmp	w8, #0x2
  472b30:	b.ne	472bac <readlinkat@plt+0x6fc7c>  // b.any
  472b34:	ldurb	w8, [x29, #-115]
  472b38:	tbnz	w8, #0, 472bac <readlinkat@plt+0x6fc7c>
  472b3c:	ldurb	w8, [x29, #-117]
  472b40:	tbnz	w8, #0, 472b48 <readlinkat@plt+0x6fc18>
  472b44:	b	472bac <readlinkat@plt+0x6fc7c>
  472b48:	ldurb	w8, [x29, #-118]
  472b4c:	tbnz	w8, #0, 472b54 <readlinkat@plt+0x6fc24>
  472b50:	b	472b8c <readlinkat@plt+0x6fc5c>
  472b54:	ldur	x0, [x29, #-16]
  472b58:	ldur	x1, [x29, #-96]
  472b5c:	ldur	x2, [x29, #-32]
  472b60:	ldur	x3, [x29, #-40]
  472b64:	ldur	w5, [x29, #-48]
  472b68:	ldur	x6, [x29, #-56]
  472b6c:	ldur	x7, [x29, #-64]
  472b70:	ldur	x8, [x29, #-72]
  472b74:	mov	w4, #0x5                   	// #5
  472b78:	mov	x9, sp
  472b7c:	str	x8, [x9]
  472b80:	bl	4719d8 <readlinkat@plt+0x6eaa8>
  472b84:	stur	x0, [x29, #-8]
  472b88:	b	472c98 <readlinkat@plt+0x6fd68>
  472b8c:	ldur	x8, [x29, #-24]
  472b90:	cbnz	x8, 472bac <readlinkat@plt+0x6fc7c>
  472b94:	ldur	x8, [x29, #-96]
  472b98:	cbz	x8, 472bac <readlinkat@plt+0x6fc7c>
  472b9c:	ldur	x8, [x29, #-96]
  472ba0:	stur	x8, [x29, #-24]
  472ba4:	stur	xzr, [x29, #-88]
  472ba8:	b	471a80 <readlinkat@plt+0x6eb50>
  472bac:	ldur	x8, [x29, #-104]
  472bb0:	cbz	x8, 472c0c <readlinkat@plt+0x6fcdc>
  472bb4:	ldurb	w8, [x29, #-115]
  472bb8:	tbnz	w8, #0, 472c0c <readlinkat@plt+0x6fcdc>
  472bbc:	ldur	x8, [x29, #-104]
  472bc0:	ldrb	w9, [x8]
  472bc4:	cbz	w9, 472c0c <readlinkat@plt+0x6fcdc>
  472bc8:	ldur	x8, [x29, #-88]
  472bcc:	ldur	x9, [x29, #-24]
  472bd0:	cmp	x8, x9
  472bd4:	b.cs	472bf0 <readlinkat@plt+0x6fcc0>  // b.hs, b.nlast
  472bd8:	ldur	x8, [x29, #-104]
  472bdc:	ldrb	w9, [x8]
  472be0:	ldur	x8, [x29, #-16]
  472be4:	ldur	x10, [x29, #-88]
  472be8:	add	x8, x8, x10
  472bec:	strb	w9, [x8]
  472bf0:	ldur	x8, [x29, #-88]
  472bf4:	add	x8, x8, #0x1
  472bf8:	stur	x8, [x29, #-88]
  472bfc:	ldur	x8, [x29, #-104]
  472c00:	add	x8, x8, #0x1
  472c04:	stur	x8, [x29, #-104]
  472c08:	b	472bbc <readlinkat@plt+0x6fc8c>
  472c0c:	ldur	x8, [x29, #-88]
  472c10:	ldur	x9, [x29, #-24]
  472c14:	cmp	x8, x9
  472c18:	b.cs	472c30 <readlinkat@plt+0x6fd00>  // b.hs, b.nlast
  472c1c:	ldur	x8, [x29, #-16]
  472c20:	ldur	x9, [x29, #-88]
  472c24:	add	x8, x8, x9
  472c28:	mov	w10, #0x0                   	// #0
  472c2c:	strb	w10, [x8]
  472c30:	ldur	x8, [x29, #-88]
  472c34:	stur	x8, [x29, #-8]
  472c38:	b	472c98 <readlinkat@plt+0x6fd68>
  472c3c:	ldur	w8, [x29, #-44]
  472c40:	cmp	w8, #0x2
  472c44:	b.ne	472c5c <readlinkat@plt+0x6fd2c>  // b.any
  472c48:	ldurb	w8, [x29, #-113]
  472c4c:	tbnz	w8, #0, 472c54 <readlinkat@plt+0x6fd24>
  472c50:	b	472c5c <readlinkat@plt+0x6fd2c>
  472c54:	mov	w8, #0x4                   	// #4
  472c58:	stur	w8, [x29, #-44]
  472c5c:	ldur	x0, [x29, #-16]
  472c60:	ldur	x1, [x29, #-24]
  472c64:	ldur	x2, [x29, #-32]
  472c68:	ldur	x3, [x29, #-40]
  472c6c:	ldur	w4, [x29, #-44]
  472c70:	ldur	w8, [x29, #-48]
  472c74:	and	w5, w8, #0xfffffffd
  472c78:	ldur	x7, [x29, #-64]
  472c7c:	ldur	x9, [x29, #-72]
  472c80:	mov	x10, xzr
  472c84:	mov	x6, x10
  472c88:	mov	x10, sp
  472c8c:	str	x9, [x10]
  472c90:	bl	4719d8 <readlinkat@plt+0x6eaa8>
  472c94:	stur	x0, [x29, #-8]
  472c98:	ldur	x0, [x29, #-8]
  472c9c:	ldr	x28, [sp, #288]
  472ca0:	ldp	x29, x30, [sp, #272]
  472ca4:	add	sp, sp, #0x130
  472ca8:	ret
  472cac:	sub	sp, sp, #0x30
  472cb0:	stp	x29, x30, [sp, #32]
  472cb4:	add	x29, sp, #0x20
  472cb8:	mov	x8, xzr
  472cbc:	stur	x0, [x29, #-8]
  472cc0:	str	x1, [sp, #16]
  472cc4:	str	x2, [sp, #8]
  472cc8:	ldur	x0, [x29, #-8]
  472ccc:	ldr	x1, [sp, #16]
  472cd0:	ldr	x3, [sp, #8]
  472cd4:	mov	x2, x8
  472cd8:	bl	472ce8 <readlinkat@plt+0x6fdb8>
  472cdc:	ldp	x29, x30, [sp, #32]
  472ce0:	add	sp, sp, #0x30
  472ce4:	ret
  472ce8:	sub	sp, sp, #0x70
  472cec:	stp	x29, x30, [sp, #96]
  472cf0:	add	x29, sp, #0x60
  472cf4:	stur	x0, [x29, #-8]
  472cf8:	stur	x1, [x29, #-16]
  472cfc:	stur	x2, [x29, #-24]
  472d00:	stur	x3, [x29, #-32]
  472d04:	ldur	x8, [x29, #-32]
  472d08:	cbz	x8, 472d18 <readlinkat@plt+0x6fde8>
  472d0c:	ldur	x8, [x29, #-32]
  472d10:	str	x8, [sp, #24]
  472d14:	b	472d24 <readlinkat@plt+0x6fdf4>
  472d18:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  472d1c:	add	x8, x8, #0x8c8
  472d20:	str	x8, [sp, #24]
  472d24:	ldr	x8, [sp, #24]
  472d28:	stur	x8, [x29, #-40]
  472d2c:	bl	402e50 <__errno_location@plt>
  472d30:	ldr	w9, [x0]
  472d34:	stur	w9, [x29, #-44]
  472d38:	ldur	x8, [x29, #-40]
  472d3c:	ldr	w9, [x8, #4]
  472d40:	ldur	x8, [x29, #-24]
  472d44:	mov	x10, xzr
  472d48:	mov	w11, #0x1                   	// #1
  472d4c:	mov	w12, wzr
  472d50:	cmp	x8, #0x0
  472d54:	csel	w11, w12, w11, ne  // ne = any
  472d58:	orr	w9, w9, w11
  472d5c:	str	w9, [sp, #48]
  472d60:	ldur	x2, [x29, #-8]
  472d64:	ldur	x3, [x29, #-16]
  472d68:	ldur	x8, [x29, #-40]
  472d6c:	ldr	w4, [x8]
  472d70:	ldr	w5, [sp, #48]
  472d74:	ldur	x8, [x29, #-40]
  472d78:	add	x6, x8, #0x8
  472d7c:	ldur	x8, [x29, #-40]
  472d80:	ldr	x7, [x8, #40]
  472d84:	ldur	x8, [x29, #-40]
  472d88:	ldr	x8, [x8, #48]
  472d8c:	mov	x0, x10
  472d90:	mov	x1, x10
  472d94:	mov	x10, sp
  472d98:	str	x8, [x10]
  472d9c:	bl	4719d8 <readlinkat@plt+0x6eaa8>
  472da0:	add	x8, x0, #0x1
  472da4:	str	x8, [sp, #40]
  472da8:	ldr	x0, [sp, #40]
  472dac:	bl	474878 <renameat2@@Base+0xfe0>
  472db0:	str	x0, [sp, #32]
  472db4:	ldr	x0, [sp, #32]
  472db8:	ldr	x1, [sp, #40]
  472dbc:	ldur	x2, [x29, #-8]
  472dc0:	ldur	x3, [x29, #-16]
  472dc4:	ldur	x8, [x29, #-40]
  472dc8:	ldr	w4, [x8]
  472dcc:	ldr	w5, [sp, #48]
  472dd0:	ldur	x8, [x29, #-40]
  472dd4:	add	x6, x8, #0x8
  472dd8:	ldur	x8, [x29, #-40]
  472ddc:	ldr	x7, [x8, #40]
  472de0:	ldur	x8, [x29, #-40]
  472de4:	ldr	x8, [x8, #48]
  472de8:	mov	x10, sp
  472dec:	str	x8, [x10]
  472df0:	bl	4719d8 <readlinkat@plt+0x6eaa8>
  472df4:	ldur	w9, [x29, #-44]
  472df8:	str	w9, [sp, #20]
  472dfc:	bl	402e50 <__errno_location@plt>
  472e00:	ldr	w9, [sp, #20]
  472e04:	str	w9, [x0]
  472e08:	ldur	x8, [x29, #-24]
  472e0c:	cbz	x8, 472e20 <readlinkat@plt+0x6fef0>
  472e10:	ldr	x8, [sp, #40]
  472e14:	subs	x8, x8, #0x1
  472e18:	ldur	x9, [x29, #-24]
  472e1c:	str	x8, [x9]
  472e20:	ldr	x0, [sp, #32]
  472e24:	ldp	x29, x30, [sp, #96]
  472e28:	add	sp, sp, #0x70
  472e2c:	ret
  472e30:	sub	sp, sp, #0x30
  472e34:	stp	x29, x30, [sp, #32]
  472e38:	add	x29, sp, #0x20
  472e3c:	adrp	x8, 490000 <renameat2@@Base+0x1c768>
  472e40:	add	x8, x8, #0x4d0
  472e44:	mov	w9, #0x1                   	// #1
  472e48:	adrp	x10, 490000 <renameat2@@Base+0x1c768>
  472e4c:	add	x10, x10, #0x4e0
  472e50:	ldr	x8, [x8]
  472e54:	stur	x8, [x29, #-8]
  472e58:	stur	w9, [x29, #-12]
  472e5c:	str	x10, [sp, #8]
  472e60:	ldur	w8, [x29, #-12]
  472e64:	adrp	x9, 490000 <renameat2@@Base+0x1c768>
  472e68:	add	x9, x9, #0x4d8
  472e6c:	ldr	w10, [x9]
  472e70:	cmp	w8, w10
  472e74:	b.ge	472ea4 <readlinkat@plt+0x6ff74>  // b.tcont
  472e78:	ldur	x8, [x29, #-8]
  472e7c:	ldursw	x9, [x29, #-12]
  472e80:	mov	x10, #0x10                  	// #16
  472e84:	mul	x9, x10, x9
  472e88:	add	x8, x8, x9
  472e8c:	ldr	x0, [x8, #8]
  472e90:	bl	402c30 <free@plt>
  472e94:	ldur	w8, [x29, #-12]
  472e98:	add	w8, w8, #0x1
  472e9c:	stur	w8, [x29, #-12]
  472ea0:	b	472e60 <readlinkat@plt+0x6ff30>
  472ea4:	ldur	x8, [x29, #-8]
  472ea8:	ldr	x8, [x8, #8]
  472eac:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  472eb0:	add	x9, x9, #0x900
  472eb4:	cmp	x8, x9
  472eb8:	b.eq	472ee0 <readlinkat@plt+0x6ffb0>  // b.none
  472ebc:	ldur	x8, [x29, #-8]
  472ec0:	ldr	x0, [x8, #8]
  472ec4:	bl	402c30 <free@plt>
  472ec8:	mov	x8, #0x100                 	// #256
  472ecc:	ldr	x9, [sp, #8]
  472ed0:	str	x8, [x9]
  472ed4:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  472ed8:	add	x8, x8, #0x900
  472edc:	str	x8, [x9, #8]
  472ee0:	ldur	x8, [x29, #-8]
  472ee4:	ldr	x9, [sp, #8]
  472ee8:	cmp	x8, x9
  472eec:	b.eq	472f08 <readlinkat@plt+0x6ffd8>  // b.none
  472ef0:	ldur	x0, [x29, #-8]
  472ef4:	bl	402c30 <free@plt>
  472ef8:	adrp	x8, 490000 <renameat2@@Base+0x1c768>
  472efc:	add	x8, x8, #0x4d0
  472f00:	ldr	x9, [sp, #8]
  472f04:	str	x9, [x8]
  472f08:	adrp	x8, 490000 <renameat2@@Base+0x1c768>
  472f0c:	add	x8, x8, #0x4d8
  472f10:	mov	w9, #0x1                   	// #1
  472f14:	str	w9, [x8]
  472f18:	ldp	x29, x30, [sp, #32]
  472f1c:	add	sp, sp, #0x30
  472f20:	ret
  472f24:	sub	sp, sp, #0x20
  472f28:	stp	x29, x30, [sp, #16]
  472f2c:	add	x29, sp, #0x10
  472f30:	mov	x2, #0xffffffffffffffff    	// #-1
  472f34:	adrp	x3, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  472f38:	add	x3, x3, #0x8c8
  472f3c:	stur	w0, [x29, #-4]
  472f40:	str	x1, [sp]
  472f44:	ldur	w0, [x29, #-4]
  472f48:	ldr	x1, [sp]
  472f4c:	bl	472f5c <readlinkat@plt+0x7002c>
  472f50:	ldp	x29, x30, [sp, #16]
  472f54:	add	sp, sp, #0x20
  472f58:	ret
  472f5c:	sub	sp, sp, #0x90
  472f60:	stp	x29, x30, [sp, #128]
  472f64:	add	x29, sp, #0x80
  472f68:	adrp	x8, 490000 <renameat2@@Base+0x1c768>
  472f6c:	add	x8, x8, #0x4d0
  472f70:	adrp	x9, 490000 <renameat2@@Base+0x1c768>
  472f74:	add	x9, x9, #0x4d8
  472f78:	stur	w0, [x29, #-4]
  472f7c:	stur	x1, [x29, #-16]
  472f80:	stur	x2, [x29, #-24]
  472f84:	stur	x3, [x29, #-32]
  472f88:	str	x8, [sp, #32]
  472f8c:	str	x9, [sp, #24]
  472f90:	bl	402e50 <__errno_location@plt>
  472f94:	ldr	w10, [x0]
  472f98:	stur	w10, [x29, #-36]
  472f9c:	ldr	x8, [sp, #32]
  472fa0:	ldr	x9, [x8]
  472fa4:	stur	x9, [x29, #-48]
  472fa8:	ldur	w10, [x29, #-4]
  472fac:	cmp	w10, #0x0
  472fb0:	cset	w10, ge  // ge = tcont
  472fb4:	tbnz	w10, #0, 472fbc <readlinkat@plt+0x7008c>
  472fb8:	bl	402b60 <abort@plt>
  472fbc:	ldr	x8, [sp, #24]
  472fc0:	ldr	w9, [x8]
  472fc4:	ldur	w10, [x29, #-4]
  472fc8:	cmp	w9, w10
  472fcc:	b.gt	4730c0 <readlinkat@plt+0x70190>
  472fd0:	ldur	x8, [x29, #-48]
  472fd4:	adrp	x9, 490000 <renameat2@@Base+0x1c768>
  472fd8:	add	x9, x9, #0x4e0
  472fdc:	cmp	x8, x9
  472fe0:	cset	w10, eq  // eq = none
  472fe4:	and	w10, w10, #0x1
  472fe8:	sturb	w10, [x29, #-49]
  472fec:	mov	w10, #0x7ffffffe            	// #2147483646
  472ff0:	stur	w10, [x29, #-56]
  472ff4:	ldur	w10, [x29, #-56]
  472ff8:	ldur	w11, [x29, #-4]
  472ffc:	cmp	w10, w11
  473000:	b.ge	473008 <readlinkat@plt+0x700d8>  // b.tcont
  473004:	bl	4137e4 <readlinkat@plt+0x108b4>
  473008:	ldurb	w8, [x29, #-49]
  47300c:	tbnz	w8, #0, 473014 <readlinkat@plt+0x700e4>
  473010:	b	473020 <readlinkat@plt+0x700f0>
  473014:	mov	x8, xzr
  473018:	str	x8, [sp, #16]
  47301c:	b	473028 <readlinkat@plt+0x700f8>
  473020:	ldur	x8, [x29, #-48]
  473024:	str	x8, [sp, #16]
  473028:	ldr	x8, [sp, #16]
  47302c:	ldur	w9, [x29, #-4]
  473030:	add	w9, w9, #0x1
  473034:	mov	w10, #0x10                  	// #16
  473038:	smull	x1, w9, w10
  47303c:	mov	x0, x8
  473040:	bl	474718 <renameat2@@Base+0xe80>
  473044:	stur	x0, [x29, #-48]
  473048:	adrp	x8, 490000 <renameat2@@Base+0x1c768>
  47304c:	add	x8, x8, #0x4d0
  473050:	str	x0, [x8]
  473054:	ldurb	w9, [x29, #-49]
  473058:	tbnz	w9, #0, 473060 <readlinkat@plt+0x70130>
  47305c:	b	473074 <readlinkat@plt+0x70144>
  473060:	ldur	x8, [x29, #-48]
  473064:	adrp	x9, 490000 <renameat2@@Base+0x1c768>
  473068:	add	x9, x9, #0x4e0
  47306c:	ldr	q0, [x9]
  473070:	str	q0, [x8]
  473074:	ldur	x8, [x29, #-48]
  473078:	ldr	x9, [sp, #24]
  47307c:	ldrsw	x10, [x9]
  473080:	mov	x11, #0x10                  	// #16
  473084:	mul	x10, x11, x10
  473088:	add	x0, x8, x10
  47308c:	ldur	w12, [x29, #-4]
  473090:	add	w12, w12, #0x1
  473094:	ldr	w13, [x9]
  473098:	subs	w12, w12, w13
  47309c:	mov	w13, #0x10                  	// #16
  4730a0:	smull	x2, w12, w13
  4730a4:	mov	w12, wzr
  4730a8:	mov	w1, w12
  4730ac:	bl	402a30 <memset@plt>
  4730b0:	ldur	w12, [x29, #-4]
  4730b4:	add	w12, w12, #0x1
  4730b8:	ldr	x8, [sp, #24]
  4730bc:	str	w12, [x8]
  4730c0:	ldur	x8, [x29, #-48]
  4730c4:	ldursw	x9, [x29, #-4]
  4730c8:	mov	x10, #0x10                  	// #16
  4730cc:	mul	x9, x10, x9
  4730d0:	ldr	x8, [x8, x9]
  4730d4:	str	x8, [sp, #64]
  4730d8:	ldur	x8, [x29, #-48]
  4730dc:	ldursw	x9, [x29, #-4]
  4730e0:	mul	x9, x10, x9
  4730e4:	add	x8, x8, x9
  4730e8:	ldr	x8, [x8, #8]
  4730ec:	str	x8, [sp, #56]
  4730f0:	ldur	x8, [x29, #-32]
  4730f4:	ldr	w11, [x8, #4]
  4730f8:	orr	w11, w11, #0x1
  4730fc:	str	w11, [sp, #52]
  473100:	ldr	x0, [sp, #56]
  473104:	ldr	x1, [sp, #64]
  473108:	ldur	x2, [x29, #-16]
  47310c:	ldur	x3, [x29, #-24]
  473110:	ldur	x8, [x29, #-32]
  473114:	ldr	w4, [x8]
  473118:	ldr	w5, [sp, #52]
  47311c:	ldur	x8, [x29, #-32]
  473120:	add	x6, x8, #0x8
  473124:	ldur	x8, [x29, #-32]
  473128:	ldr	x7, [x8, #40]
  47312c:	ldur	x8, [x29, #-32]
  473130:	ldr	x8, [x8, #48]
  473134:	mov	x9, sp
  473138:	str	x8, [x9]
  47313c:	bl	4719d8 <readlinkat@plt+0x6eaa8>
  473140:	str	x0, [sp, #40]
  473144:	ldr	x8, [sp, #64]
  473148:	ldr	x9, [sp, #40]
  47314c:	cmp	x8, x9
  473150:	b.hi	4731f4 <readlinkat@plt+0x702c4>  // b.pmore
  473154:	ldr	x8, [sp, #40]
  473158:	add	x8, x8, #0x1
  47315c:	str	x8, [sp, #64]
  473160:	ldur	x9, [x29, #-48]
  473164:	ldursw	x10, [x29, #-4]
  473168:	mov	x11, #0x10                  	// #16
  47316c:	mul	x10, x11, x10
  473170:	str	x8, [x9, x10]
  473174:	ldr	x8, [sp, #56]
  473178:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  47317c:	add	x9, x9, #0x900
  473180:	cmp	x8, x9
  473184:	b.eq	473190 <readlinkat@plt+0x70260>  // b.none
  473188:	ldr	x0, [sp, #56]
  47318c:	bl	402c30 <free@plt>
  473190:	ldr	x0, [sp, #64]
  473194:	bl	474878 <renameat2@@Base+0xfe0>
  473198:	str	x0, [sp, #56]
  47319c:	ldur	x8, [x29, #-48]
  4731a0:	ldursw	x9, [x29, #-4]
  4731a4:	mov	x10, #0x10                  	// #16
  4731a8:	mul	x9, x10, x9
  4731ac:	add	x8, x8, x9
  4731b0:	str	x0, [x8, #8]
  4731b4:	ldr	x0, [sp, #56]
  4731b8:	ldr	x1, [sp, #64]
  4731bc:	ldur	x2, [x29, #-16]
  4731c0:	ldur	x3, [x29, #-24]
  4731c4:	ldur	x8, [x29, #-32]
  4731c8:	ldr	w4, [x8]
  4731cc:	ldr	w5, [sp, #52]
  4731d0:	ldur	x8, [x29, #-32]
  4731d4:	add	x6, x8, #0x8
  4731d8:	ldur	x8, [x29, #-32]
  4731dc:	ldr	x7, [x8, #40]
  4731e0:	ldur	x8, [x29, #-32]
  4731e4:	ldr	x8, [x8, #48]
  4731e8:	mov	x9, sp
  4731ec:	str	x8, [x9]
  4731f0:	bl	4719d8 <readlinkat@plt+0x6eaa8>
  4731f4:	ldur	w8, [x29, #-36]
  4731f8:	str	w8, [sp, #12]
  4731fc:	bl	402e50 <__errno_location@plt>
  473200:	ldr	w8, [sp, #12]
  473204:	str	w8, [x0]
  473208:	ldr	x0, [sp, #56]
  47320c:	ldp	x29, x30, [sp, #128]
  473210:	add	sp, sp, #0x90
  473214:	ret
  473218:	sub	sp, sp, #0x30
  47321c:	stp	x29, x30, [sp, #32]
  473220:	add	x29, sp, #0x20
  473224:	adrp	x3, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  473228:	add	x3, x3, #0x8c8
  47322c:	stur	w0, [x29, #-4]
  473230:	str	x1, [sp, #16]
  473234:	str	x2, [sp, #8]
  473238:	ldur	w0, [x29, #-4]
  47323c:	ldr	x1, [sp, #16]
  473240:	ldr	x2, [sp, #8]
  473244:	bl	472f5c <readlinkat@plt+0x7002c>
  473248:	ldp	x29, x30, [sp, #32]
  47324c:	add	sp, sp, #0x30
  473250:	ret
  473254:	sub	sp, sp, #0x20
  473258:	stp	x29, x30, [sp, #16]
  47325c:	add	x29, sp, #0x10
  473260:	mov	w8, wzr
  473264:	str	x0, [sp, #8]
  473268:	ldr	x1, [sp, #8]
  47326c:	mov	w0, w8
  473270:	bl	472f24 <readlinkat@plt+0x6fff4>
  473274:	ldp	x29, x30, [sp, #16]
  473278:	add	sp, sp, #0x20
  47327c:	ret
  473280:	sub	sp, sp, #0x20
  473284:	stp	x29, x30, [sp, #16]
  473288:	add	x29, sp, #0x10
  47328c:	mov	w8, wzr
  473290:	str	x0, [sp, #8]
  473294:	str	x1, [sp]
  473298:	ldr	x1, [sp, #8]
  47329c:	ldr	x2, [sp]
  4732a0:	mov	w0, w8
  4732a4:	bl	473218 <readlinkat@plt+0x702e8>
  4732a8:	ldp	x29, x30, [sp, #16]
  4732ac:	add	sp, sp, #0x20
  4732b0:	ret
  4732b4:	sub	sp, sp, #0x70
  4732b8:	stp	x29, x30, [sp, #96]
  4732bc:	add	x29, sp, #0x60
  4732c0:	mov	x8, #0xffffffffffffffff    	// #-1
  4732c4:	add	x9, sp, #0x18
  4732c8:	stur	w0, [x29, #-4]
  4732cc:	stur	w1, [x29, #-8]
  4732d0:	stur	x2, [x29, #-16]
  4732d4:	ldur	w0, [x29, #-8]
  4732d8:	str	x8, [sp, #16]
  4732dc:	mov	x8, x9
  4732e0:	str	x9, [sp, #8]
  4732e4:	bl	473308 <readlinkat@plt+0x703d8>
  4732e8:	ldur	w0, [x29, #-4]
  4732ec:	ldur	x1, [x29, #-16]
  4732f0:	ldr	x2, [sp, #16]
  4732f4:	ldr	x3, [sp, #8]
  4732f8:	bl	472f5c <readlinkat@plt+0x7002c>
  4732fc:	ldp	x29, x30, [sp, #96]
  473300:	add	sp, sp, #0x70
  473304:	ret
  473308:	sub	sp, sp, #0x20
  47330c:	stp	x29, x30, [sp, #16]
  473310:	add	x29, sp, #0x10
  473314:	mov	x2, #0x38                  	// #56
  473318:	stur	w0, [x29, #-4]
  47331c:	mov	x0, x8
  473320:	mov	w9, wzr
  473324:	mov	w1, w9
  473328:	str	x8, [sp]
  47332c:	bl	402a30 <memset@plt>
  473330:	ldur	w9, [x29, #-4]
  473334:	cmp	w9, #0xa
  473338:	b.ne	473340 <readlinkat@plt+0x70410>  // b.any
  47333c:	bl	402b60 <abort@plt>
  473340:	ldur	w8, [x29, #-4]
  473344:	ldr	x9, [sp]
  473348:	str	w8, [x9]
  47334c:	ldp	x29, x30, [sp, #16]
  473350:	add	sp, sp, #0x20
  473354:	ret
  473358:	sub	sp, sp, #0x70
  47335c:	stp	x29, x30, [sp, #96]
  473360:	add	x29, sp, #0x60
  473364:	add	x8, sp, #0x10
  473368:	stur	w0, [x29, #-4]
  47336c:	stur	w1, [x29, #-8]
  473370:	stur	x2, [x29, #-16]
  473374:	stur	x3, [x29, #-24]
  473378:	ldur	w0, [x29, #-8]
  47337c:	str	x8, [sp, #8]
  473380:	bl	473308 <readlinkat@plt+0x703d8>
  473384:	ldur	w0, [x29, #-4]
  473388:	ldur	x1, [x29, #-16]
  47338c:	ldur	x2, [x29, #-24]
  473390:	ldr	x3, [sp, #8]
  473394:	bl	472f5c <readlinkat@plt+0x7002c>
  473398:	ldp	x29, x30, [sp, #96]
  47339c:	add	sp, sp, #0x70
  4733a0:	ret
  4733a4:	sub	sp, sp, #0x20
  4733a8:	stp	x29, x30, [sp, #16]
  4733ac:	add	x29, sp, #0x10
  4733b0:	mov	w8, wzr
  4733b4:	stur	w0, [x29, #-4]
  4733b8:	str	x1, [sp]
  4733bc:	ldur	w1, [x29, #-4]
  4733c0:	ldr	x2, [sp]
  4733c4:	mov	w0, w8
  4733c8:	bl	4732b4 <readlinkat@plt+0x70384>
  4733cc:	ldp	x29, x30, [sp, #16]
  4733d0:	add	sp, sp, #0x20
  4733d4:	ret
  4733d8:	sub	sp, sp, #0x30
  4733dc:	stp	x29, x30, [sp, #32]
  4733e0:	add	x29, sp, #0x20
  4733e4:	mov	w8, wzr
  4733e8:	stur	w0, [x29, #-4]
  4733ec:	str	x1, [sp, #16]
  4733f0:	str	x2, [sp, #8]
  4733f4:	ldur	w1, [x29, #-4]
  4733f8:	ldr	x2, [sp, #16]
  4733fc:	ldr	x3, [sp, #8]
  473400:	mov	w0, w8
  473404:	bl	473358 <readlinkat@plt+0x70428>
  473408:	ldp	x29, x30, [sp, #32]
  47340c:	add	sp, sp, #0x30
  473410:	ret
  473414:	sub	sp, sp, #0x70
  473418:	stp	x29, x30, [sp, #96]
  47341c:	add	x29, sp, #0x60
  473420:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  473424:	add	x8, x8, #0x8c8
  473428:	mov	x9, #0x38                  	// #56
  47342c:	mov	w10, #0x1                   	// #1
  473430:	mov	w11, wzr
  473434:	add	x12, sp, #0x10
  473438:	stur	x0, [x29, #-8]
  47343c:	stur	x1, [x29, #-16]
  473440:	sturb	w2, [x29, #-17]
  473444:	mov	x0, x12
  473448:	mov	x1, x8
  47344c:	mov	x2, x9
  473450:	str	w10, [sp, #12]
  473454:	str	w11, [sp, #8]
  473458:	str	x12, [sp]
  47345c:	bl	402760 <memcpy@plt>
  473460:	ldurb	w1, [x29, #-17]
  473464:	ldr	x0, [sp]
  473468:	ldr	w2, [sp, #12]
  47346c:	bl	4717a0 <readlinkat@plt+0x6e870>
  473470:	ldur	x1, [x29, #-8]
  473474:	ldur	x2, [x29, #-16]
  473478:	ldr	w10, [sp, #8]
  47347c:	mov	w0, w10
  473480:	ldr	x3, [sp]
  473484:	bl	472f5c <readlinkat@plt+0x7002c>
  473488:	ldp	x29, x30, [sp, #96]
  47348c:	add	sp, sp, #0x70
  473490:	ret
  473494:	sub	sp, sp, #0x20
  473498:	stp	x29, x30, [sp, #16]
  47349c:	add	x29, sp, #0x10
  4734a0:	mov	x8, #0xffffffffffffffff    	// #-1
  4734a4:	str	x0, [sp, #8]
  4734a8:	strb	w1, [sp, #7]
  4734ac:	ldr	x0, [sp, #8]
  4734b0:	ldrb	w2, [sp, #7]
  4734b4:	mov	x1, x8
  4734b8:	bl	473414 <readlinkat@plt+0x704e4>
  4734bc:	ldp	x29, x30, [sp, #16]
  4734c0:	add	sp, sp, #0x20
  4734c4:	ret
  4734c8:	sub	sp, sp, #0x20
  4734cc:	stp	x29, x30, [sp, #16]
  4734d0:	add	x29, sp, #0x10
  4734d4:	str	x0, [sp, #8]
  4734d8:	ldr	x0, [sp, #8]
  4734dc:	mov	w1, #0x3a                  	// #58
  4734e0:	bl	473494 <readlinkat@plt+0x70564>
  4734e4:	ldp	x29, x30, [sp, #16]
  4734e8:	add	sp, sp, #0x20
  4734ec:	ret
  4734f0:	sub	sp, sp, #0x20
  4734f4:	stp	x29, x30, [sp, #16]
  4734f8:	add	x29, sp, #0x10
  4734fc:	str	x0, [sp, #8]
  473500:	str	x1, [sp]
  473504:	ldr	x0, [sp, #8]
  473508:	ldr	x1, [sp]
  47350c:	mov	w2, #0x3a                  	// #58
  473510:	bl	473414 <readlinkat@plt+0x704e4>
  473514:	ldp	x29, x30, [sp, #16]
  473518:	add	sp, sp, #0x20
  47351c:	ret
  473520:	sub	sp, sp, #0xc0
  473524:	stp	x29, x30, [sp, #176]
  473528:	add	x29, sp, #0xb0
  47352c:	mov	x8, #0x38                  	// #56
  473530:	mov	w9, #0x1                   	// #1
  473534:	mov	x10, #0xffffffffffffffff    	// #-1
  473538:	sub	x11, x29, #0x48
  47353c:	add	x12, sp, #0x30
  473540:	stur	w0, [x29, #-4]
  473544:	stur	w1, [x29, #-8]
  473548:	stur	x2, [x29, #-16]
  47354c:	ldur	w0, [x29, #-8]
  473550:	str	x8, [sp, #40]
  473554:	mov	x8, x12
  473558:	str	w9, [sp, #36]
  47355c:	str	x10, [sp, #24]
  473560:	str	x11, [sp, #16]
  473564:	str	x12, [sp, #8]
  473568:	bl	473308 <readlinkat@plt+0x703d8>
  47356c:	ldr	x0, [sp, #16]
  473570:	ldr	x1, [sp, #8]
  473574:	ldr	x2, [sp, #40]
  473578:	bl	402760 <memcpy@plt>
  47357c:	ldr	x0, [sp, #16]
  473580:	mov	w1, #0x3a                  	// #58
  473584:	ldr	w2, [sp, #36]
  473588:	bl	4717a0 <readlinkat@plt+0x6e870>
  47358c:	ldur	w9, [x29, #-4]
  473590:	ldur	x1, [x29, #-16]
  473594:	mov	w0, w9
  473598:	ldr	x2, [sp, #24]
  47359c:	ldr	x3, [sp, #16]
  4735a0:	bl	472f5c <readlinkat@plt+0x7002c>
  4735a4:	ldp	x29, x30, [sp, #176]
  4735a8:	add	sp, sp, #0xc0
  4735ac:	ret
  4735b0:	sub	sp, sp, #0x30
  4735b4:	stp	x29, x30, [sp, #32]
  4735b8:	add	x29, sp, #0x20
  4735bc:	mov	x4, #0xffffffffffffffff    	// #-1
  4735c0:	stur	w0, [x29, #-4]
  4735c4:	str	x1, [sp, #16]
  4735c8:	str	x2, [sp, #8]
  4735cc:	str	x3, [sp]
  4735d0:	ldur	w0, [x29, #-4]
  4735d4:	ldr	x1, [sp, #16]
  4735d8:	ldr	x2, [sp, #8]
  4735dc:	ldr	x3, [sp]
  4735e0:	bl	4735f0 <readlinkat@plt+0x706c0>
  4735e4:	ldp	x29, x30, [sp, #32]
  4735e8:	add	sp, sp, #0x30
  4735ec:	ret
  4735f0:	sub	sp, sp, #0x80
  4735f4:	stp	x29, x30, [sp, #112]
  4735f8:	add	x29, sp, #0x70
  4735fc:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  473600:	add	x8, x8, #0x8c8
  473604:	mov	x9, #0x38                  	// #56
  473608:	add	x10, sp, #0x10
  47360c:	stur	w0, [x29, #-4]
  473610:	stur	x1, [x29, #-16]
  473614:	stur	x2, [x29, #-24]
  473618:	stur	x3, [x29, #-32]
  47361c:	stur	x4, [x29, #-40]
  473620:	mov	x0, x10
  473624:	mov	x1, x8
  473628:	mov	x2, x9
  47362c:	str	x10, [sp, #8]
  473630:	bl	402760 <memcpy@plt>
  473634:	ldur	x1, [x29, #-16]
  473638:	ldur	x2, [x29, #-24]
  47363c:	ldr	x0, [sp, #8]
  473640:	bl	4718a8 <readlinkat@plt+0x6e978>
  473644:	ldur	w0, [x29, #-4]
  473648:	ldur	x1, [x29, #-32]
  47364c:	ldur	x2, [x29, #-40]
  473650:	ldr	x3, [sp, #8]
  473654:	bl	472f5c <readlinkat@plt+0x7002c>
  473658:	ldp	x29, x30, [sp, #112]
  47365c:	add	sp, sp, #0x80
  473660:	ret
  473664:	sub	sp, sp, #0x30
  473668:	stp	x29, x30, [sp, #32]
  47366c:	add	x29, sp, #0x20
  473670:	mov	w8, wzr
  473674:	stur	x0, [x29, #-8]
  473678:	str	x1, [sp, #16]
  47367c:	str	x2, [sp, #8]
  473680:	ldur	x1, [x29, #-8]
  473684:	ldr	x2, [sp, #16]
  473688:	ldr	x3, [sp, #8]
  47368c:	mov	w0, w8
  473690:	bl	4735b0 <readlinkat@plt+0x70680>
  473694:	ldp	x29, x30, [sp, #32]
  473698:	add	sp, sp, #0x30
  47369c:	ret
  4736a0:	sub	sp, sp, #0x30
  4736a4:	stp	x29, x30, [sp, #32]
  4736a8:	add	x29, sp, #0x20
  4736ac:	mov	w8, wzr
  4736b0:	stur	x0, [x29, #-8]
  4736b4:	str	x1, [sp, #16]
  4736b8:	str	x2, [sp, #8]
  4736bc:	str	x3, [sp]
  4736c0:	ldur	x1, [x29, #-8]
  4736c4:	ldr	x2, [sp, #16]
  4736c8:	ldr	x3, [sp, #8]
  4736cc:	ldr	x4, [sp]
  4736d0:	mov	w0, w8
  4736d4:	bl	4735f0 <readlinkat@plt+0x706c0>
  4736d8:	ldp	x29, x30, [sp, #32]
  4736dc:	add	sp, sp, #0x30
  4736e0:	ret
  4736e4:	sub	sp, sp, #0x30
  4736e8:	stp	x29, x30, [sp, #32]
  4736ec:	add	x29, sp, #0x20
  4736f0:	adrp	x3, 490000 <renameat2@@Base+0x1c768>
  4736f4:	add	x3, x3, #0x4f0
  4736f8:	stur	w0, [x29, #-4]
  4736fc:	str	x1, [sp, #16]
  473700:	str	x2, [sp, #8]
  473704:	ldur	w0, [x29, #-4]
  473708:	ldr	x1, [sp, #16]
  47370c:	ldr	x2, [sp, #8]
  473710:	bl	472f5c <readlinkat@plt+0x7002c>
  473714:	ldp	x29, x30, [sp, #32]
  473718:	add	sp, sp, #0x30
  47371c:	ret
  473720:	sub	sp, sp, #0x20
  473724:	stp	x29, x30, [sp, #16]
  473728:	add	x29, sp, #0x10
  47372c:	mov	w8, wzr
  473730:	str	x0, [sp, #8]
  473734:	str	x1, [sp]
  473738:	ldr	x1, [sp, #8]
  47373c:	ldr	x2, [sp]
  473740:	mov	w0, w8
  473744:	bl	4736e4 <readlinkat@plt+0x707b4>
  473748:	ldp	x29, x30, [sp, #16]
  47374c:	add	sp, sp, #0x20
  473750:	ret
  473754:	sub	sp, sp, #0x20
  473758:	stp	x29, x30, [sp, #16]
  47375c:	add	x29, sp, #0x10
  473760:	mov	x2, #0xffffffffffffffff    	// #-1
  473764:	stur	w0, [x29, #-4]
  473768:	str	x1, [sp]
  47376c:	ldur	w0, [x29, #-4]
  473770:	ldr	x1, [sp]
  473774:	bl	4736e4 <readlinkat@plt+0x707b4>
  473778:	ldp	x29, x30, [sp, #16]
  47377c:	add	sp, sp, #0x20
  473780:	ret
  473784:	sub	sp, sp, #0x20
  473788:	stp	x29, x30, [sp, #16]
  47378c:	add	x29, sp, #0x10
  473790:	mov	w8, wzr
  473794:	str	x0, [sp, #8]
  473798:	ldr	x1, [sp, #8]
  47379c:	mov	w0, w8
  4737a0:	bl	473754 <readlinkat@plt+0x70824>
  4737a4:	ldp	x29, x30, [sp, #16]
  4737a8:	add	sp, sp, #0x20
  4737ac:	ret
  4737b0:	sub	sp, sp, #0x40
  4737b4:	stp	x29, x30, [sp, #48]
  4737b8:	add	x29, sp, #0x30
  4737bc:	stur	x0, [x29, #-16]
  4737c0:	stur	w1, [x29, #-20]
  4737c4:	ldur	x8, [x29, #-16]
  4737c8:	str	x8, [sp, #16]
  4737cc:	ldr	x8, [sp, #16]
  4737d0:	ldur	x9, [x29, #-16]
  4737d4:	cmp	x8, x9
  4737d8:	b.eq	4737e8 <readlinkat@plt+0x708b8>  // b.none
  4737dc:	ldr	x8, [sp, #16]
  4737e0:	stur	x8, [x29, #-8]
  4737e4:	b	473888 <readlinkat@plt+0x70958>
  4737e8:	bl	476600 <renameat2@@Base+0x2d68>
  4737ec:	str	x0, [sp, #8]
  4737f0:	ldr	x0, [sp, #8]
  4737f4:	adrp	x1, 47f000 <renameat2@@Base+0xb768>
  4737f8:	add	x1, x1, #0x226
  4737fc:	bl	4764d8 <renameat2@@Base+0x2c40>
  473800:	cbnz	w0, 47382c <readlinkat@plt+0x708fc>
  473804:	ldur	x8, [x29, #-16]
  473808:	ldrb	w9, [x8]
  47380c:	adrp	x8, 47f000 <renameat2@@Base+0xb768>
  473810:	add	x8, x8, #0x230
  473814:	adrp	x10, 47f000 <renameat2@@Base+0xb768>
  473818:	add	x10, x10, #0x22c
  47381c:	cmp	w9, #0x60
  473820:	csel	x8, x10, x8, eq  // eq = none
  473824:	stur	x8, [x29, #-8]
  473828:	b	473888 <readlinkat@plt+0x70958>
  47382c:	ldr	x0, [sp, #8]
  473830:	adrp	x1, 47f000 <renameat2@@Base+0xb768>
  473834:	add	x1, x1, #0x234
  473838:	bl	4764d8 <renameat2@@Base+0x2c40>
  47383c:	cbnz	w0, 473868 <readlinkat@plt+0x70938>
  473840:	ldur	x8, [x29, #-16]
  473844:	ldrb	w9, [x8]
  473848:	adrp	x8, 47f000 <renameat2@@Base+0xb768>
  47384c:	add	x8, x8, #0x240
  473850:	adrp	x10, 47f000 <renameat2@@Base+0xb768>
  473854:	add	x10, x10, #0x23c
  473858:	cmp	w9, #0x60
  47385c:	csel	x8, x10, x8, eq  // eq = none
  473860:	stur	x8, [x29, #-8]
  473864:	b	473888 <readlinkat@plt+0x70958>
  473868:	ldur	w8, [x29, #-20]
  47386c:	adrp	x9, 47c000 <renameat2@@Base+0x8768>
  473870:	add	x9, x9, #0xd84
  473874:	adrp	x10, 47e000 <renameat2@@Base+0xa768>
  473878:	add	x10, x10, #0x200
  47387c:	cmp	w8, #0x9
  473880:	csel	x9, x10, x9, eq  // eq = none
  473884:	stur	x9, [x29, #-8]
  473888:	ldur	x0, [x29, #-8]
  47388c:	ldp	x29, x30, [sp, #48]
  473890:	add	sp, sp, #0x40
  473894:	ret

0000000000473898 <renameat2@@Base>:
  473898:	sub	sp, sp, #0x190
  47389c:	stp	x29, x30, [sp, #368]
  4738a0:	str	x28, [sp, #384]
  4738a4:	add	x29, sp, #0x170
  4738a8:	add	x8, sp, #0x98
  4738ac:	mov	w9, #0xffffffff            	// #-1
  4738b0:	mov	w10, #0x16                  	// #22
  4738b4:	mov	x11, #0x114                 	// #276
  4738b8:	str	w0, [x8, #208]
  4738bc:	str	x1, [x8, #200]
  4738c0:	str	w2, [x8, #196]
  4738c4:	str	x3, [x8, #184]
  4738c8:	str	w4, [x8, #180]
  4738cc:	str	w9, [x8, #176]
  4738d0:	str	w10, [x8, #172]
  4738d4:	ldr	w1, [x8, #208]
  4738d8:	ldr	x2, [x8, #200]
  4738dc:	ldr	w3, [x8, #196]
  4738e0:	ldr	x4, [x8, #184]
  4738e4:	ldr	w5, [x8, #180]
  4738e8:	mov	x0, x11
  4738ec:	str	x8, [sp, #8]
  4738f0:	bl	402ea0 <syscall@plt>
  4738f4:	ldr	x8, [sp, #8]
  4738f8:	str	w0, [x8, #176]
  4738fc:	bl	402e50 <__errno_location@plt>
  473900:	ldr	w9, [x0]
  473904:	ldr	x8, [sp, #8]
  473908:	str	w9, [x8, #172]
  47390c:	ldr	w9, [x8, #176]
  473910:	cmp	w9, #0x0
  473914:	cset	w9, ge  // ge = tcont
  473918:	tbnz	w9, #0, 47394c <renameat2@@Base+0xb4>
  47391c:	ldr	x8, [sp, #8]
  473920:	ldr	w9, [x8, #172]
  473924:	cmp	w9, #0x16
  473928:	b.eq	47395c <renameat2@@Base+0xc4>  // b.none
  47392c:	ldr	x8, [sp, #8]
  473930:	ldr	w9, [x8, #172]
  473934:	cmp	w9, #0x26
  473938:	b.eq	47395c <renameat2@@Base+0xc4>  // b.none
  47393c:	ldr	x8, [sp, #8]
  473940:	ldr	w9, [x8, #172]
  473944:	cmp	w9, #0x5f
  473948:	b.eq	47395c <renameat2@@Base+0xc4>  // b.none
  47394c:	ldr	x8, [sp, #8]
  473950:	ldr	w9, [x8, #176]
  473954:	str	w9, [x8, #212]
  473958:	b	473c78 <renameat2@@Base+0x3e0>
  47395c:	ldr	x8, [sp, #8]
  473960:	ldr	x9, [x8, #200]
  473964:	str	x9, [x8, #144]
  473968:	ldr	x9, [x8, #184]
  47396c:	str	x9, [x8, #136]
  473970:	mov	w10, #0x14                  	// #20
  473974:	str	w10, [x8, #128]
  473978:	mov	w10, #0x0                   	// #0
  47397c:	strb	w10, [sp, #23]
  473980:	ldr	w10, [x8, #180]
  473984:	cbz	w10, 473a10 <renameat2@@Base+0x178>
  473988:	ldr	x8, [sp, #8]
  47398c:	ldr	w9, [x8, #180]
  473990:	and	w9, w9, #0xfffffffe
  473994:	cbz	w9, 4739ac <renameat2@@Base+0x114>
  473998:	mov	w0, #0x5f                  	// #95
  47399c:	bl	473c90 <renameat2@@Base+0x3f8>
  4739a0:	ldr	x8, [sp, #8]
  4739a4:	str	w0, [x8, #212]
  4739a8:	b	473c78 <renameat2@@Base+0x3e0>
  4739ac:	ldr	x8, [sp, #8]
  4739b0:	ldr	w0, [x8, #196]
  4739b4:	ldr	x1, [x8, #184]
  4739b8:	add	x2, sp, #0x18
  4739bc:	bl	473ebc <renameat2@@Base+0x624>
  4739c0:	cbz	w0, 4739d4 <renameat2@@Base+0x13c>
  4739c4:	bl	402e50 <__errno_location@plt>
  4739c8:	ldr	w8, [x0]
  4739cc:	cmp	w8, #0x4b
  4739d0:	b.ne	4739e8 <renameat2@@Base+0x150>  // b.any
  4739d4:	mov	w0, #0x11                  	// #17
  4739d8:	bl	473c90 <renameat2@@Base+0x3f8>
  4739dc:	ldr	x8, [sp, #8]
  4739e0:	str	w0, [x8, #212]
  4739e4:	b	473c78 <renameat2@@Base+0x3e0>
  4739e8:	bl	402e50 <__errno_location@plt>
  4739ec:	ldr	w8, [x0]
  4739f0:	cmp	w8, #0x2
  4739f4:	b.eq	473a08 <renameat2@@Base+0x170>  // b.none
  4739f8:	mov	w8, #0xffffffff            	// #-1
  4739fc:	ldr	x9, [sp, #8]
  473a00:	str	w8, [x9, #212]
  473a04:	b	473c78 <renameat2@@Base+0x3e0>
  473a08:	mov	w8, #0x1                   	// #1
  473a0c:	strb	w8, [sp, #23]
  473a10:	ldr	x8, [sp, #8]
  473a14:	ldr	x0, [x8, #200]
  473a18:	bl	402780 <strlen@plt>
  473a1c:	ldr	x8, [sp, #8]
  473a20:	str	x0, [x8, #160]
  473a24:	ldr	x0, [x8, #184]
  473a28:	bl	402780 <strlen@plt>
  473a2c:	ldr	x8, [sp, #8]
  473a30:	str	x0, [x8, #152]
  473a34:	ldr	x9, [x8, #160]
  473a38:	cbz	x9, 473a48 <renameat2@@Base+0x1b0>
  473a3c:	ldr	x8, [sp, #8]
  473a40:	ldr	x9, [x8, #152]
  473a44:	cbnz	x9, 473a6c <renameat2@@Base+0x1d4>
  473a48:	ldr	x8, [sp, #8]
  473a4c:	ldr	w0, [x8, #208]
  473a50:	ldr	x1, [x8, #200]
  473a54:	ldr	w2, [x8, #196]
  473a58:	ldr	x3, [x8, #184]
  473a5c:	bl	402c60 <renameat@plt>
  473a60:	ldr	x8, [sp, #8]
  473a64:	str	w0, [x8, #212]
  473a68:	b	473c78 <renameat2@@Base+0x3e0>
  473a6c:	ldr	x8, [sp, #8]
  473a70:	ldr	x9, [x8, #200]
  473a74:	ldr	x10, [x8, #160]
  473a78:	subs	x10, x10, #0x1
  473a7c:	ldrb	w11, [x9, x10]
  473a80:	cmp	w11, #0x2f
  473a84:	cset	w11, eq  // eq = none
  473a88:	mov	w12, #0x1                   	// #1
  473a8c:	and	w11, w11, w12
  473a90:	sturb	w11, [x29, #-81]
  473a94:	ldr	x9, [x8, #184]
  473a98:	ldr	x10, [x8, #152]
  473a9c:	subs	x10, x10, #0x1
  473aa0:	ldrb	w11, [x9, x10]
  473aa4:	cmp	w11, #0x2f
  473aa8:	cset	w11, eq  // eq = none
  473aac:	and	w11, w11, #0x1
  473ab0:	sturb	w11, [x29, #-82]
  473ab4:	ldurb	w11, [x29, #-81]
  473ab8:	tbnz	w11, #0, 473ae8 <renameat2@@Base+0x250>
  473abc:	ldurb	w8, [x29, #-82]
  473ac0:	tbnz	w8, #0, 473ae8 <renameat2@@Base+0x250>
  473ac4:	ldr	x8, [sp, #8]
  473ac8:	ldr	w0, [x8, #208]
  473acc:	ldr	x1, [x8, #200]
  473ad0:	ldr	w2, [x8, #196]
  473ad4:	ldr	x3, [x8, #184]
  473ad8:	bl	402c60 <renameat@plt>
  473adc:	ldr	x8, [sp, #8]
  473ae0:	str	w0, [x8, #212]
  473ae4:	b	473c78 <renameat2@@Base+0x3e0>
  473ae8:	ldr	x8, [sp, #8]
  473aec:	ldr	w0, [x8, #208]
  473af0:	ldr	x1, [x8, #200]
  473af4:	add	x2, sp, #0x98
  473af8:	bl	473ebc <renameat2@@Base+0x624>
  473afc:	cbz	w0, 473b10 <renameat2@@Base+0x278>
  473b00:	mov	w8, #0xffffffff            	// #-1
  473b04:	ldr	x9, [sp, #8]
  473b08:	str	w8, [x9, #212]
  473b0c:	b	473c78 <renameat2@@Base+0x3e0>
  473b10:	ldrb	w8, [sp, #23]
  473b14:	tbnz	w8, #0, 473b1c <renameat2@@Base+0x284>
  473b18:	b	473b48 <renameat2@@Base+0x2b0>
  473b1c:	ldr	x8, [sp, #8]
  473b20:	ldr	w9, [x8, #16]
  473b24:	and	w9, w9, #0xf000
  473b28:	cmp	w9, #0x4, lsl #12
  473b2c:	b.eq	473b44 <renameat2@@Base+0x2ac>  // b.none
  473b30:	mov	w0, #0x2                   	// #2
  473b34:	bl	473c90 <renameat2@@Base+0x3f8>
  473b38:	ldr	x8, [sp, #8]
  473b3c:	str	w0, [x8, #212]
  473b40:	b	473c78 <renameat2@@Base+0x3e0>
  473b44:	b	473be4 <renameat2@@Base+0x34c>
  473b48:	ldr	x8, [sp, #8]
  473b4c:	ldr	w0, [x8, #196]
  473b50:	ldr	x1, [x8, #184]
  473b54:	add	x2, sp, #0x18
  473b58:	bl	473ebc <renameat2@@Base+0x624>
  473b5c:	cbz	w0, 473b98 <renameat2@@Base+0x300>
  473b60:	bl	402e50 <__errno_location@plt>
  473b64:	ldr	w8, [x0]
  473b68:	cmp	w8, #0x2
  473b6c:	b.ne	473b84 <renameat2@@Base+0x2ec>  // b.any
  473b70:	ldr	x8, [sp, #8]
  473b74:	ldr	w9, [x8, #16]
  473b78:	and	w9, w9, #0xf000
  473b7c:	cmp	w9, #0x4, lsl #12
  473b80:	b.eq	473b94 <renameat2@@Base+0x2fc>  // b.none
  473b84:	mov	w8, #0xffffffff            	// #-1
  473b88:	ldr	x9, [sp, #8]
  473b8c:	str	w8, [x9, #212]
  473b90:	b	473c78 <renameat2@@Base+0x3e0>
  473b94:	b	473be4 <renameat2@@Base+0x34c>
  473b98:	ldr	w8, [sp, #40]
  473b9c:	and	w8, w8, #0xf000
  473ba0:	cmp	w8, #0x4, lsl #12
  473ba4:	b.eq	473bbc <renameat2@@Base+0x324>  // b.none
  473ba8:	mov	w0, #0x14                  	// #20
  473bac:	bl	473c90 <renameat2@@Base+0x3f8>
  473bb0:	ldr	x8, [sp, #8]
  473bb4:	str	w0, [x8, #212]
  473bb8:	b	473c78 <renameat2@@Base+0x3e0>
  473bbc:	ldr	x8, [sp, #8]
  473bc0:	ldr	w9, [x8, #16]
  473bc4:	and	w9, w9, #0xf000
  473bc8:	cmp	w9, #0x4, lsl #12
  473bcc:	b.eq	473be4 <renameat2@@Base+0x34c>  // b.none
  473bd0:	mov	w0, #0x15                  	// #21
  473bd4:	bl	473c90 <renameat2@@Base+0x3f8>
  473bd8:	ldr	x8, [sp, #8]
  473bdc:	str	w0, [x8, #212]
  473be0:	b	473c78 <renameat2@@Base+0x3e0>
  473be4:	ldr	x8, [sp, #8]
  473be8:	ldr	w0, [x8, #208]
  473bec:	ldr	x1, [x8, #144]
  473bf0:	ldr	w2, [x8, #196]
  473bf4:	ldr	x3, [x8, #136]
  473bf8:	bl	402c60 <renameat@plt>
  473bfc:	ldr	x8, [sp, #8]
  473c00:	str	w0, [x8, #176]
  473c04:	bl	402e50 <__errno_location@plt>
  473c08:	ldr	w9, [x0]
  473c0c:	ldr	x8, [sp, #8]
  473c10:	str	w9, [x8, #128]
  473c14:	ldr	x8, [sp, #8]
  473c18:	ldr	x9, [x8, #144]
  473c1c:	ldr	x10, [x8, #200]
  473c20:	cmp	x9, x10
  473c24:	b.eq	473c34 <renameat2@@Base+0x39c>  // b.none
  473c28:	ldr	x8, [sp, #8]
  473c2c:	ldr	x0, [x8, #144]
  473c30:	bl	402c30 <free@plt>
  473c34:	ldr	x8, [sp, #8]
  473c38:	ldr	x9, [x8, #136]
  473c3c:	ldr	x10, [x8, #184]
  473c40:	cmp	x9, x10
  473c44:	b.eq	473c54 <renameat2@@Base+0x3bc>  // b.none
  473c48:	ldr	x8, [sp, #8]
  473c4c:	ldr	x0, [x8, #136]
  473c50:	bl	402c30 <free@plt>
  473c54:	ldr	x8, [sp, #8]
  473c58:	ldr	w9, [x8, #128]
  473c5c:	str	w9, [sp, #4]
  473c60:	bl	402e50 <__errno_location@plt>
  473c64:	ldr	w9, [sp, #4]
  473c68:	str	w9, [x0]
  473c6c:	ldr	x8, [sp, #8]
  473c70:	ldr	w10, [x8, #176]
  473c74:	str	w10, [x8, #212]
  473c78:	ldr	x8, [sp, #8]
  473c7c:	ldr	w0, [x8, #212]
  473c80:	ldr	x28, [sp, #384]
  473c84:	ldp	x29, x30, [sp, #368]
  473c88:	add	sp, sp, #0x190
  473c8c:	ret
  473c90:	sub	sp, sp, #0x20
  473c94:	stp	x29, x30, [sp, #16]
  473c98:	add	x29, sp, #0x10
  473c9c:	mov	w8, #0xffffffff            	// #-1
  473ca0:	stur	w0, [x29, #-4]
  473ca4:	ldur	w9, [x29, #-4]
  473ca8:	str	w8, [sp, #8]
  473cac:	str	w9, [sp, #4]
  473cb0:	bl	402e50 <__errno_location@plt>
  473cb4:	ldr	w8, [sp, #4]
  473cb8:	str	w8, [x0]
  473cbc:	ldr	w0, [sp, #8]
  473cc0:	ldp	x29, x30, [sp, #16]
  473cc4:	add	sp, sp, #0x20
  473cc8:	ret
  473ccc:	sub	sp, sp, #0x40
  473cd0:	stp	x29, x30, [sp, #48]
  473cd4:	add	x29, sp, #0x30
  473cd8:	stur	w0, [x29, #-12]
  473cdc:	str	x1, [sp, #24]
  473ce0:	str	x2, [sp, #16]
  473ce4:	ldur	w0, [x29, #-12]
  473ce8:	ldr	x1, [sp, #24]
  473cec:	ldr	x2, [sp, #16]
  473cf0:	bl	402b40 <write@plt>
  473cf4:	str	x0, [sp, #8]
  473cf8:	ldr	x8, [sp, #8]
  473cfc:	mov	x9, xzr
  473d00:	cmp	x9, x8
  473d04:	cset	w10, gt
  473d08:	tbnz	w10, #0, 473d18 <renameat2@@Base+0x480>
  473d0c:	ldr	x8, [sp, #8]
  473d10:	stur	x8, [x29, #-8]
  473d14:	b	473d68 <renameat2@@Base+0x4d0>
  473d18:	bl	402e50 <__errno_location@plt>
  473d1c:	ldr	w8, [x0]
  473d20:	cmp	w8, #0x4
  473d24:	b.ne	473d2c <renameat2@@Base+0x494>  // b.any
  473d28:	b	473ce4 <renameat2@@Base+0x44c>
  473d2c:	bl	402e50 <__errno_location@plt>
  473d30:	ldr	w8, [x0]
  473d34:	cmp	w8, #0x16
  473d38:	b.ne	473d58 <renameat2@@Base+0x4c0>  // b.any
  473d3c:	ldr	x8, [sp, #16]
  473d40:	mov	x9, #0x7fffe000            	// #2147475456
  473d44:	cmp	x9, x8
  473d48:	b.cs	473d58 <renameat2@@Base+0x4c0>  // b.hs, b.nlast
  473d4c:	mov	x8, #0x7fffe000            	// #2147475456
  473d50:	str	x8, [sp, #16]
  473d54:	b	473d64 <renameat2@@Base+0x4cc>
  473d58:	ldr	x8, [sp, #8]
  473d5c:	stur	x8, [x29, #-8]
  473d60:	b	473d68 <renameat2@@Base+0x4d0>
  473d64:	b	473ce4 <renameat2@@Base+0x44c>
  473d68:	ldur	x0, [x29, #-8]
  473d6c:	ldp	x29, x30, [sp, #48]
  473d70:	add	sp, sp, #0x40
  473d74:	ret
  473d78:	sub	sp, sp, #0x10
  473d7c:	str	x0, [sp, #8]
  473d80:	ldr	x8, [sp, #8]
  473d84:	ldr	x0, [x8, #80]
  473d88:	add	sp, sp, #0x10
  473d8c:	ret
  473d90:	sub	sp, sp, #0x10
  473d94:	str	x0, [sp, #8]
  473d98:	ldr	x8, [sp, #8]
  473d9c:	ldr	x0, [x8, #112]
  473da0:	add	sp, sp, #0x10
  473da4:	ret
  473da8:	sub	sp, sp, #0x10
  473dac:	str	x0, [sp, #8]
  473db0:	ldr	x8, [sp, #8]
  473db4:	ldr	x0, [x8, #96]
  473db8:	add	sp, sp, #0x10
  473dbc:	ret
  473dc0:	sub	sp, sp, #0x10
  473dc4:	mov	x8, xzr
  473dc8:	str	x0, [sp, #8]
  473dcc:	mov	x0, x8
  473dd0:	add	sp, sp, #0x10
  473dd4:	ret
  473dd8:	sub	sp, sp, #0x20
  473ddc:	str	x0, [sp, #8]
  473de0:	ldr	x8, [sp, #8]
  473de4:	ldur	q0, [x8, #72]
  473de8:	str	q0, [sp, #16]
  473dec:	ldr	x0, [sp, #16]
  473df0:	ldr	x1, [sp, #24]
  473df4:	add	sp, sp, #0x20
  473df8:	ret
  473dfc:	sub	sp, sp, #0x20
  473e00:	str	x0, [sp, #8]
  473e04:	ldr	x8, [sp, #8]
  473e08:	ldur	q0, [x8, #104]
  473e0c:	str	q0, [sp, #16]
  473e10:	ldr	x0, [sp, #16]
  473e14:	ldr	x1, [sp, #24]
  473e18:	add	sp, sp, #0x20
  473e1c:	ret
  473e20:	sub	sp, sp, #0x20
  473e24:	str	x0, [sp, #8]
  473e28:	ldr	x8, [sp, #8]
  473e2c:	ldur	q0, [x8, #88]
  473e30:	str	q0, [sp, #16]
  473e34:	ldr	x0, [sp, #16]
  473e38:	ldr	x1, [sp, #24]
  473e3c:	add	sp, sp, #0x20
  473e40:	ret
  473e44:	sub	sp, sp, #0x20
  473e48:	mov	x8, #0xffffffffffffffff    	// #-1
  473e4c:	str	x0, [sp, #8]
  473e50:	str	x8, [sp, #16]
  473e54:	str	x8, [sp, #24]
  473e58:	ldr	x0, [sp, #16]
  473e5c:	ldr	x1, [sp, #24]
  473e60:	add	sp, sp, #0x20
  473e64:	ret
  473e68:	sub	sp, sp, #0x10
  473e6c:	str	w0, [sp, #12]
  473e70:	str	x1, [sp]
  473e74:	ldr	w0, [sp, #12]
  473e78:	add	sp, sp, #0x10
  473e7c:	ret
  473e80:	sub	sp, sp, #0x30
  473e84:	stp	x29, x30, [sp, #32]
  473e88:	add	x29, sp, #0x20
  473e8c:	mov	w8, wzr
  473e90:	stur	w0, [x29, #-4]
  473e94:	str	x1, [sp, #16]
  473e98:	str	x2, [sp, #8]
  473e9c:	ldur	w0, [x29, #-4]
  473ea0:	ldr	x1, [sp, #16]
  473ea4:	ldr	x2, [sp, #8]
  473ea8:	mov	w3, w8
  473eac:	bl	479320 <renameat2@@Base+0x5a88>
  473eb0:	ldp	x29, x30, [sp, #32]
  473eb4:	add	sp, sp, #0x30
  473eb8:	ret
  473ebc:	sub	sp, sp, #0x30
  473ec0:	stp	x29, x30, [sp, #32]
  473ec4:	add	x29, sp, #0x20
  473ec8:	mov	w3, #0x100                 	// #256
  473ecc:	stur	w0, [x29, #-4]
  473ed0:	str	x1, [sp, #16]
  473ed4:	str	x2, [sp, #8]
  473ed8:	ldur	w0, [x29, #-4]
  473edc:	ldr	x1, [sp, #16]
  473ee0:	ldr	x2, [sp, #8]
  473ee4:	bl	479320 <renameat2@@Base+0x5a88>
  473ee8:	ldp	x29, x30, [sp, #32]
  473eec:	add	sp, sp, #0x30
  473ef0:	ret
  473ef4:	sub	sp, sp, #0xa0
  473ef8:	stp	x29, x30, [sp, #144]
  473efc:	add	x29, sp, #0x90
  473f00:	mov	w8, #0xffffffff            	// #-1
  473f04:	mov	w9, #0xa2f8                	// #41720
  473f08:	movk	w9, #0x3, lsl #16
  473f0c:	adrp	x10, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  473f10:	add	x10, x10, #0xa00
  473f14:	adrp	x11, 47f000 <renameat2@@Base+0xb768>
  473f18:	add	x11, x11, #0x299
  473f1c:	stur	x0, [x29, #-16]
  473f20:	stur	w1, [x29, #-20]
  473f24:	stur	x2, [x29, #-32]
  473f28:	stur	x3, [x29, #-40]
  473f2c:	str	w8, [sp, #72]
  473f30:	str	w9, [sp, #36]
  473f34:	str	x10, [sp, #24]
  473f38:	str	x11, [sp, #16]
  473f3c:	bl	402e50 <__errno_location@plt>
  473f40:	ldr	w8, [x0]
  473f44:	str	w8, [sp, #68]
  473f48:	ldr	w8, [sp, #36]
  473f4c:	str	w8, [sp, #64]
  473f50:	ldur	x0, [x29, #-16]
  473f54:	bl	402780 <strlen@plt>
  473f58:	stur	w0, [x29, #-44]
  473f5c:	ldur	w8, [x29, #-44]
  473f60:	ldur	w9, [x29, #-20]
  473f64:	add	w9, w9, #0x6
  473f68:	cmp	w8, w9
  473f6c:	b.lt	473fa4 <renameat2@@Base+0x70c>  // b.tstop
  473f70:	ldur	x8, [x29, #-16]
  473f74:	ldur	w9, [x29, #-44]
  473f78:	subs	w9, w9, #0x6
  473f7c:	ldur	w10, [x29, #-20]
  473f80:	subs	w9, w9, w10
  473f84:	mov	w0, w9
  473f88:	sxtw	x11, w0
  473f8c:	add	x0, x8, x11
  473f90:	adrp	x1, 47c000 <renameat2@@Base+0x8768>
  473f94:	add	x1, x1, #0xaff
  473f98:	mov	x2, #0x6                   	// #6
  473f9c:	bl	402b90 <memcmp@plt>
  473fa0:	cbz	w0, 473fbc <renameat2@@Base+0x724>
  473fa4:	bl	402e50 <__errno_location@plt>
  473fa8:	mov	w8, #0x16                  	// #22
  473fac:	str	w8, [x0]
  473fb0:	mov	w8, #0xffffffff            	// #-1
  473fb4:	stur	w8, [x29, #-4]
  473fb8:	b	4741e8 <renameat2@@Base+0x950>
  473fbc:	ldur	x8, [x29, #-16]
  473fc0:	ldur	w9, [x29, #-44]
  473fc4:	subs	w9, w9, #0x6
  473fc8:	ldur	w10, [x29, #-20]
  473fcc:	subs	w9, w9, w10
  473fd0:	mov	w0, w9
  473fd4:	sxtw	x11, w0
  473fd8:	add	x8, x8, x11
  473fdc:	stur	x8, [x29, #-56]
  473fe0:	add	x0, sp, #0x30
  473fe4:	mov	x8, xzr
  473fe8:	mov	x1, x8
  473fec:	bl	402a50 <gettimeofday@plt>
  473ff0:	ldr	x8, [sp, #56]
  473ff4:	ldr	x11, [sp, #48]
  473ff8:	eor	x8, x11, x8, lsl #16
  473ffc:	stur	x8, [x29, #-64]
  474000:	ldur	x8, [x29, #-64]
  474004:	str	x8, [sp, #8]
  474008:	bl	402960 <getpid@plt>
  47400c:	mov	w1, w0
  474010:	sxtw	x8, w1
  474014:	ldr	x11, [sp, #8]
  474018:	eor	x8, x11, x8
  47401c:	ldr	x12, [sp, #24]
  474020:	ldr	x13, [x12]
  474024:	add	x8, x13, x8
  474028:	str	x8, [x12]
  47402c:	stur	wzr, [x29, #-68]
  474030:	ldur	w8, [x29, #-68]
  474034:	ldr	w9, [sp, #64]
  474038:	cmp	w8, w9
  47403c:	b.cs	4741d4 <renameat2@@Base+0x93c>  // b.hs, b.nlast
  474040:	ldr	x8, [sp, #24]
  474044:	ldr	x9, [x8]
  474048:	str	x9, [sp, #40]
  47404c:	ldr	x9, [sp, #40]
  474050:	mov	x10, #0x3e                  	// #62
  474054:	udiv	x11, x9, x10
  474058:	mul	x11, x11, x10
  47405c:	subs	x9, x9, x11
  474060:	ldr	x11, [sp, #16]
  474064:	add	x9, x11, x9
  474068:	ldrb	w12, [x9]
  47406c:	ldur	x9, [x29, #-56]
  474070:	strb	w12, [x9]
  474074:	ldr	x9, [sp, #40]
  474078:	udiv	x9, x9, x10
  47407c:	str	x9, [sp, #40]
  474080:	ldr	x9, [sp, #40]
  474084:	udiv	x13, x9, x10
  474088:	mul	x13, x13, x10
  47408c:	subs	x9, x9, x13
  474090:	add	x9, x11, x9
  474094:	ldrb	w12, [x9]
  474098:	ldur	x9, [x29, #-56]
  47409c:	strb	w12, [x9, #1]
  4740a0:	ldr	x9, [sp, #40]
  4740a4:	udiv	x9, x9, x10
  4740a8:	str	x9, [sp, #40]
  4740ac:	ldr	x9, [sp, #40]
  4740b0:	udiv	x13, x9, x10
  4740b4:	mul	x13, x13, x10
  4740b8:	subs	x9, x9, x13
  4740bc:	add	x9, x11, x9
  4740c0:	ldrb	w12, [x9]
  4740c4:	ldur	x9, [x29, #-56]
  4740c8:	strb	w12, [x9, #2]
  4740cc:	ldr	x9, [sp, #40]
  4740d0:	udiv	x9, x9, x10
  4740d4:	str	x9, [sp, #40]
  4740d8:	ldr	x9, [sp, #40]
  4740dc:	udiv	x13, x9, x10
  4740e0:	mul	x13, x13, x10
  4740e4:	subs	x9, x9, x13
  4740e8:	add	x9, x11, x9
  4740ec:	ldrb	w12, [x9]
  4740f0:	ldur	x9, [x29, #-56]
  4740f4:	strb	w12, [x9, #3]
  4740f8:	ldr	x9, [sp, #40]
  4740fc:	udiv	x9, x9, x10
  474100:	str	x9, [sp, #40]
  474104:	ldr	x9, [sp, #40]
  474108:	udiv	x13, x9, x10
  47410c:	mul	x13, x13, x10
  474110:	subs	x9, x9, x13
  474114:	add	x9, x11, x9
  474118:	ldrb	w12, [x9]
  47411c:	ldur	x9, [x29, #-56]
  474120:	strb	w12, [x9, #4]
  474124:	ldr	x9, [sp, #40]
  474128:	udiv	x9, x9, x10
  47412c:	str	x9, [sp, #40]
  474130:	ldr	x9, [sp, #40]
  474134:	udiv	x13, x9, x10
  474138:	mul	x10, x13, x10
  47413c:	subs	x9, x9, x10
  474140:	add	x9, x11, x9
  474144:	ldrb	w12, [x9]
  474148:	ldur	x9, [x29, #-56]
  47414c:	strb	w12, [x9, #5]
  474150:	ldur	x9, [x29, #-40]
  474154:	ldur	x0, [x29, #-16]
  474158:	ldur	x1, [x29, #-32]
  47415c:	blr	x9
  474160:	str	w0, [sp, #72]
  474164:	ldr	w12, [sp, #72]
  474168:	cmp	w12, #0x0
  47416c:	cset	w12, lt  // lt = tstop
  474170:	tbnz	w12, #0, 474194 <renameat2@@Base+0x8fc>
  474174:	ldr	w8, [sp, #68]
  474178:	str	w8, [sp, #4]
  47417c:	bl	402e50 <__errno_location@plt>
  474180:	ldr	w8, [sp, #4]
  474184:	str	w8, [x0]
  474188:	ldr	w9, [sp, #72]
  47418c:	stur	w9, [x29, #-4]
  474190:	b	4741e8 <renameat2@@Base+0x950>
  474194:	bl	402e50 <__errno_location@plt>
  474198:	ldr	w8, [x0]
  47419c:	cmp	w8, #0x11
  4741a0:	b.eq	4741b0 <renameat2@@Base+0x918>  // b.none
  4741a4:	mov	w8, #0xffffffff            	// #-1
  4741a8:	stur	w8, [x29, #-4]
  4741ac:	b	4741e8 <renameat2@@Base+0x950>
  4741b0:	ldr	x8, [sp, #24]
  4741b4:	ldr	x9, [x8]
  4741b8:	mov	x10, #0x1e61                	// #7777
  4741bc:	add	x9, x9, x10
  4741c0:	str	x9, [x8]
  4741c4:	ldur	w11, [x29, #-68]
  4741c8:	add	w11, w11, #0x1
  4741cc:	stur	w11, [x29, #-68]
  4741d0:	b	474030 <renameat2@@Base+0x798>
  4741d4:	bl	402e50 <__errno_location@plt>
  4741d8:	mov	w8, #0x11                  	// #17
  4741dc:	str	w8, [x0]
  4741e0:	mov	w8, #0xffffffff            	// #-1
  4741e4:	stur	w8, [x29, #-4]
  4741e8:	ldur	w0, [x29, #-4]
  4741ec:	ldp	x29, x30, [sp, #144]
  4741f0:	add	sp, sp, #0xa0
  4741f4:	ret
  4741f8:	sub	sp, sp, #0x40
  4741fc:	stp	x29, x30, [sp, #48]
  474200:	add	x29, sp, #0x30
  474204:	stur	x0, [x29, #-8]
  474208:	stur	w1, [x29, #-12]
  47420c:	stur	w2, [x29, #-16]
  474210:	stur	w3, [x29, #-20]
  474214:	ldur	w8, [x29, #-20]
  474218:	str	w8, [sp, #12]
  47421c:	cbz	w8, 474244 <renameat2@@Base+0x9ac>
  474220:	b	474224 <renameat2@@Base+0x98c>
  474224:	ldr	w8, [sp, #12]
  474228:	cmp	w8, #0x1
  47422c:	b.eq	474254 <renameat2@@Base+0x9bc>  // b.none
  474230:	b	474234 <renameat2@@Base+0x99c>
  474234:	ldr	w8, [sp, #12]
  474238:	cmp	w8, #0x2
  47423c:	b.eq	474264 <renameat2@@Base+0x9cc>  // b.none
  474240:	b	474274 <renameat2@@Base+0x9dc>
  474244:	adrp	x8, 474000 <renameat2@@Base+0x768>
  474248:	add	x8, x8, #0x2b4
  47424c:	str	x8, [sp, #16]
  474250:	b	474294 <renameat2@@Base+0x9fc>
  474254:	adrp	x8, 474000 <renameat2@@Base+0x768>
  474258:	add	x8, x8, #0x300
  47425c:	str	x8, [sp, #16]
  474260:	b	474294 <renameat2@@Base+0x9fc>
  474264:	adrp	x8, 474000 <renameat2@@Base+0x768>
  474268:	add	x8, x8, #0x330
  47426c:	str	x8, [sp, #16]
  474270:	b	474294 <renameat2@@Base+0x9fc>
  474274:	adrp	x0, 47f000 <renameat2@@Base+0xb768>
  474278:	add	x0, x0, #0x243
  47427c:	adrp	x1, 47f000 <renameat2@@Base+0xb768>
  474280:	add	x1, x1, #0x266
  474284:	mov	w2, #0x13f                 	// #319
  474288:	adrp	x3, 47f000 <renameat2@@Base+0xb768>
  47428c:	add	x3, x3, #0x271
  474290:	bl	402e40 <__assert_fail@plt>
  474294:	ldur	x0, [x29, #-8]
  474298:	ldur	w1, [x29, #-12]
  47429c:	ldr	x3, [sp, #16]
  4742a0:	sub	x2, x29, #0x10
  4742a4:	bl	473ef4 <renameat2@@Base+0x65c>
  4742a8:	ldp	x29, x30, [sp, #48]
  4742ac:	add	sp, sp, #0x40
  4742b0:	ret
  4742b4:	sub	sp, sp, #0x30
  4742b8:	stp	x29, x30, [sp, #32]
  4742bc:	add	x29, sp, #0x20
  4742c0:	mov	w2, #0x180                 	// #384
  4742c4:	stur	x0, [x29, #-8]
  4742c8:	str	x1, [sp, #16]
  4742cc:	ldr	x8, [sp, #16]
  4742d0:	str	x8, [sp, #8]
  4742d4:	ldur	x0, [x29, #-8]
  4742d8:	ldr	x8, [sp, #8]
  4742dc:	ldr	w9, [x8]
  4742e0:	and	w9, w9, #0xfffffffc
  4742e4:	orr	w9, w9, #0x2
  4742e8:	orr	w9, w9, #0x40
  4742ec:	orr	w1, w9, #0x80
  4742f0:	bl	4029c0 <open@plt>
  4742f4:	ldp	x29, x30, [sp, #32]
  4742f8:	add	sp, sp, #0x30
  4742fc:	ret
  474300:	sub	sp, sp, #0x20
  474304:	stp	x29, x30, [sp, #16]
  474308:	add	x29, sp, #0x10
  47430c:	mov	w8, #0x1c0                 	// #448
  474310:	str	x0, [sp, #8]
  474314:	str	x1, [sp]
  474318:	ldr	x0, [sp, #8]
  47431c:	mov	w1, w8
  474320:	bl	402ed0 <mkdir@plt>
  474324:	ldp	x29, x30, [sp, #16]
  474328:	add	sp, sp, #0x20
  47432c:	ret
  474330:	sub	sp, sp, #0xa0
  474334:	stp	x29, x30, [sp, #144]
  474338:	add	x29, sp, #0x90
  47433c:	mov	x8, sp
  474340:	stur	x0, [x29, #-8]
  474344:	stur	x1, [x29, #-16]
  474348:	ldur	x0, [x29, #-8]
  47434c:	mov	x1, x8
  474350:	bl	479310 <renameat2@@Base+0x5a78>
  474354:	cbz	w0, 474368 <renameat2@@Base+0xad0>
  474358:	bl	402e50 <__errno_location@plt>
  47435c:	ldr	w8, [x0]
  474360:	cmp	w8, #0x4b
  474364:	b.ne	474374 <renameat2@@Base+0xadc>  // b.any
  474368:	bl	402e50 <__errno_location@plt>
  47436c:	mov	w8, #0x11                  	// #17
  474370:	str	w8, [x0]
  474374:	bl	402e50 <__errno_location@plt>
  474378:	ldr	w8, [x0]
  47437c:	mov	w9, #0xffffffff            	// #-1
  474380:	mov	w10, wzr
  474384:	cmp	w8, #0x2
  474388:	csel	w0, w10, w9, eq  // eq = none
  47438c:	ldp	x29, x30, [sp, #144]
  474390:	add	sp, sp, #0xa0
  474394:	ret
  474398:	sub	sp, sp, #0x20
  47439c:	str	x0, [sp, #8]
  4743a0:	str	x1, [sp]
  4743a4:	ldr	x8, [sp, #8]
  4743a8:	str	x8, [sp, #16]
  4743ac:	ldr	x8, [sp]
  4743b0:	str	x8, [sp, #24]
  4743b4:	ldr	x0, [sp, #16]
  4743b8:	ldr	x1, [sp, #24]
  4743bc:	add	sp, sp, #0x20
  4743c0:	ret
  4743c4:	sub	sp, sp, #0x30
  4743c8:	str	x0, [sp, #24]
  4743cc:	str	x1, [sp, #32]
  4743d0:	str	x2, [sp, #8]
  4743d4:	str	x3, [sp, #16]
  4743d8:	ldr	x8, [sp, #24]
  4743dc:	ldr	x9, [sp, #8]
  4743e0:	cmp	x8, x9
  4743e4:	b.ge	4743f4 <renameat2@@Base+0xb5c>  // b.tcont
  4743e8:	mov	w8, #0xffffffff            	// #-1
  4743ec:	str	w8, [sp, #44]
  4743f0:	b	474470 <renameat2@@Base+0xbd8>
  4743f4:	ldr	x8, [sp, #24]
  4743f8:	ldr	x9, [sp, #8]
  4743fc:	cmp	x8, x9
  474400:	b.le	474410 <renameat2@@Base+0xb78>
  474404:	mov	w8, #0x1                   	// #1
  474408:	str	w8, [sp, #44]
  47440c:	b	474470 <renameat2@@Base+0xbd8>
  474410:	ldr	x8, [sp, #32]
  474414:	mov	x9, #0xffffffffffffffff    	// #-1
  474418:	cmp	x9, x8
  47441c:	b.gt	474438 <renameat2@@Base+0xba0>
  474420:	ldr	x8, [sp, #32]
  474424:	mov	x9, #0x9400                	// #37888
  474428:	movk	x9, #0x7735, lsl #16
  47442c:	cmp	x8, x9
  474430:	b.gt	474438 <renameat2@@Base+0xba0>
  474434:	b	474438 <renameat2@@Base+0xba0>
  474438:	ldr	x8, [sp, #16]
  47443c:	mov	x9, #0xffffffffffffffff    	// #-1
  474440:	cmp	x9, x8
  474444:	b.gt	474460 <renameat2@@Base+0xbc8>
  474448:	ldr	x8, [sp, #16]
  47444c:	mov	x9, #0x9400                	// #37888
  474450:	movk	x9, #0x7735, lsl #16
  474454:	cmp	x8, x9
  474458:	b.gt	474460 <renameat2@@Base+0xbc8>
  47445c:	b	474460 <renameat2@@Base+0xbc8>
  474460:	ldr	x8, [sp, #32]
  474464:	ldr	x9, [sp, #16]
  474468:	subs	x8, x8, x9
  47446c:	str	w8, [sp, #44]
  474470:	ldr	w0, [sp, #44]
  474474:	add	sp, sp, #0x30
  474478:	ret
  47447c:	sub	sp, sp, #0x20
  474480:	str	x0, [sp, #16]
  474484:	str	x1, [sp, #24]
  474488:	ldr	x8, [sp, #16]
  47448c:	cmp	x8, #0x0
  474490:	cset	w9, ge  // ge = tcont
  474494:	tbnz	w9, #0, 4744a4 <renameat2@@Base+0xc0c>
  474498:	mov	w8, #0xffffffff            	// #-1
  47449c:	str	w8, [sp, #12]
  4744a0:	b	4744d0 <renameat2@@Base+0xc38>
  4744a4:	ldr	x8, [sp, #16]
  4744a8:	mov	w9, #0x1                   	// #1
  4744ac:	str	w9, [sp, #8]
  4744b0:	cbnz	x8, 4744c4 <renameat2@@Base+0xc2c>
  4744b4:	ldr	x8, [sp, #24]
  4744b8:	cmp	x8, #0x0
  4744bc:	cset	w9, ne  // ne = any
  4744c0:	str	w9, [sp, #8]
  4744c4:	ldr	w8, [sp, #8]
  4744c8:	and	w8, w8, #0x1
  4744cc:	str	w8, [sp, #12]
  4744d0:	ldr	w8, [sp, #12]
  4744d4:	mov	w0, w8
  4744d8:	add	sp, sp, #0x20
  4744dc:	ret
  4744e0:	sub	sp, sp, #0x10
  4744e4:	mov	x8, #0xcd6500000000        	// #225833675390976
  4744e8:	movk	x8, #0x41cd, lsl #48
  4744ec:	fmov	d0, x8
  4744f0:	str	x0, [sp]
  4744f4:	str	x1, [sp, #8]
  4744f8:	ldr	x8, [sp]
  4744fc:	scvtf	d1, x8
  474500:	ldr	x8, [sp, #8]
  474504:	scvtf	d2, x8
  474508:	fdiv	d0, d2, d0
  47450c:	fadd	d0, d1, d0
  474510:	add	sp, sp, #0x10
  474514:	ret
  474518:	sub	sp, sp, #0x40
  47451c:	stp	x29, x30, [sp, #48]
  474520:	add	x29, sp, #0x30
  474524:	mov	x8, xzr
  474528:	mov	w9, wzr
  47452c:	mov	x5, sp
  474530:	stur	w0, [x29, #-4]
  474534:	stur	w1, [x29, #-8]
  474538:	stur	x2, [x29, #-16]
  47453c:	ldur	w0, [x29, #-4]
  474540:	ldur	w1, [x29, #-8]
  474544:	ldur	x4, [x29, #-16]
  474548:	ldr	q0, [x3]
  47454c:	str	q0, [sp]
  474550:	ldr	q0, [x3, #16]
  474554:	str	q0, [sp, #16]
  474558:	mov	x2, x8
  47455c:	mov	w3, w9
  474560:	bl	474570 <renameat2@@Base+0xcd8>
  474564:	ldp	x29, x30, [sp, #48]
  474568:	add	sp, sp, #0x40
  47456c:	ret
  474570:	sub	sp, sp, #0x60
  474574:	stp	x29, x30, [sp, #80]
  474578:	add	x29, sp, #0x50
  47457c:	mov	x8, sp
  474580:	stur	w0, [x29, #-4]
  474584:	stur	w1, [x29, #-8]
  474588:	stur	x2, [x29, #-16]
  47458c:	stur	w3, [x29, #-20]
  474590:	stur	x4, [x29, #-32]
  474594:	ldur	x0, [x29, #-32]
  474598:	ldr	q0, [x5]
  47459c:	str	q0, [sp]
  4745a0:	ldr	q0, [x5, #16]
  4745a4:	str	q0, [sp, #16]
  4745a8:	mov	x1, x8
  4745ac:	bl	474d20 <renameat2@@Base+0x1488>
  4745b0:	str	x0, [sp, #40]
  4745b4:	ldr	x8, [sp, #40]
  4745b8:	cbz	x8, 474604 <renameat2@@Base+0xd6c>
  4745bc:	ldur	x8, [x29, #-16]
  4745c0:	cbz	x8, 4745e8 <renameat2@@Base+0xd50>
  4745c4:	ldur	w0, [x29, #-4]
  4745c8:	ldur	w1, [x29, #-8]
  4745cc:	ldur	x2, [x29, #-16]
  4745d0:	ldur	w3, [x29, #-20]
  4745d4:	ldr	x5, [sp, #40]
  4745d8:	adrp	x4, 47c000 <renameat2@@Base+0x8768>
  4745dc:	add	x4, x4, #0xf8a
  4745e0:	bl	402ee0 <error_at_line@plt>
  4745e4:	b	474600 <renameat2@@Base+0xd68>
  4745e8:	ldur	w0, [x29, #-4]
  4745ec:	ldur	w1, [x29, #-8]
  4745f0:	ldr	x3, [sp, #40]
  4745f4:	adrp	x2, 47c000 <renameat2@@Base+0x8768>
  4745f8:	add	x2, x2, #0xf8a
  4745fc:	bl	4027d0 <error@plt>
  474600:	b	474624 <renameat2@@Base+0xd8c>
  474604:	bl	402e50 <__errno_location@plt>
  474608:	ldr	w1, [x0]
  47460c:	mov	w8, wzr
  474610:	mov	w0, w8
  474614:	adrp	x2, 47f000 <renameat2@@Base+0xb768>
  474618:	add	x2, x2, #0x2d8
  47461c:	bl	4027d0 <error@plt>
  474620:	bl	402b60 <abort@plt>
  474624:	ldr	x0, [sp, #40]
  474628:	bl	402c30 <free@plt>
  47462c:	ldp	x29, x30, [sp, #80]
  474630:	add	sp, sp, #0x60
  474634:	ret
  474638:	sub	sp, sp, #0x20
  47463c:	stp	x29, x30, [sp, #16]
  474640:	add	x29, sp, #0x10
  474644:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  474648:	str	x0, [sp, #8]
  47464c:	str	x1, [sp]
  474650:	ldr	x9, [sp]
  474654:	udiv	x8, x8, x9
  474658:	ldr	x9, [sp, #8]
  47465c:	cmp	x8, x9
  474660:	b.cs	474668 <renameat2@@Base+0xdd0>  // b.hs, b.nlast
  474664:	bl	4137e4 <readlinkat@plt+0x108b4>
  474668:	ldr	x8, [sp, #8]
  47466c:	ldr	x9, [sp]
  474670:	mul	x0, x8, x9
  474674:	bl	474684 <renameat2@@Base+0xdec>
  474678:	ldp	x29, x30, [sp, #16]
  47467c:	add	sp, sp, #0x20
  474680:	ret
  474684:	sub	sp, sp, #0x20
  474688:	stp	x29, x30, [sp, #16]
  47468c:	add	x29, sp, #0x10
  474690:	str	x0, [sp, #8]
  474694:	ldr	x0, [sp, #8]
  474698:	bl	402990 <malloc@plt>
  47469c:	str	x0, [sp]
  4746a0:	ldr	x8, [sp]
  4746a4:	cbnz	x8, 4746b4 <renameat2@@Base+0xe1c>
  4746a8:	ldr	x8, [sp, #8]
  4746ac:	cbz	x8, 4746b4 <renameat2@@Base+0xe1c>
  4746b0:	bl	4137e4 <readlinkat@plt+0x108b4>
  4746b4:	ldr	x0, [sp]
  4746b8:	ldp	x29, x30, [sp, #16]
  4746bc:	add	sp, sp, #0x20
  4746c0:	ret
  4746c4:	sub	sp, sp, #0x30
  4746c8:	stp	x29, x30, [sp, #32]
  4746cc:	add	x29, sp, #0x20
  4746d0:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  4746d4:	stur	x0, [x29, #-8]
  4746d8:	str	x1, [sp, #16]
  4746dc:	str	x2, [sp, #8]
  4746e0:	ldr	x9, [sp, #8]
  4746e4:	udiv	x8, x8, x9
  4746e8:	ldr	x9, [sp, #16]
  4746ec:	cmp	x8, x9
  4746f0:	b.cs	4746f8 <renameat2@@Base+0xe60>  // b.hs, b.nlast
  4746f4:	bl	4137e4 <readlinkat@plt+0x108b4>
  4746f8:	ldur	x0, [x29, #-8]
  4746fc:	ldr	x8, [sp, #16]
  474700:	ldr	x9, [sp, #8]
  474704:	mul	x1, x8, x9
  474708:	bl	474718 <renameat2@@Base+0xe80>
  47470c:	ldp	x29, x30, [sp, #32]
  474710:	add	sp, sp, #0x30
  474714:	ret
  474718:	sub	sp, sp, #0x30
  47471c:	stp	x29, x30, [sp, #32]
  474720:	add	x29, sp, #0x20
  474724:	str	x0, [sp, #16]
  474728:	str	x1, [sp, #8]
  47472c:	ldr	x8, [sp, #8]
  474730:	cbnz	x8, 474750 <renameat2@@Base+0xeb8>
  474734:	ldr	x8, [sp, #16]
  474738:	cbz	x8, 474750 <renameat2@@Base+0xeb8>
  47473c:	ldr	x0, [sp, #16]
  474740:	bl	402c30 <free@plt>
  474744:	mov	x8, xzr
  474748:	stur	x8, [x29, #-8]
  47474c:	b	47477c <renameat2@@Base+0xee4>
  474750:	ldr	x0, [sp, #16]
  474754:	ldr	x1, [sp, #8]
  474758:	bl	402a90 <realloc@plt>
  47475c:	str	x0, [sp, #16]
  474760:	ldr	x8, [sp, #16]
  474764:	cbnz	x8, 474774 <renameat2@@Base+0xedc>
  474768:	ldr	x8, [sp, #8]
  47476c:	cbz	x8, 474774 <renameat2@@Base+0xedc>
  474770:	bl	4137e4 <readlinkat@plt+0x108b4>
  474774:	ldr	x8, [sp, #16]
  474778:	stur	x8, [x29, #-8]
  47477c:	ldur	x0, [x29, #-8]
  474780:	ldp	x29, x30, [sp, #32]
  474784:	add	sp, sp, #0x30
  474788:	ret
  47478c:	sub	sp, sp, #0x30
  474790:	stp	x29, x30, [sp, #32]
  474794:	add	x29, sp, #0x20
  474798:	stur	x0, [x29, #-8]
  47479c:	str	x1, [sp, #16]
  4747a0:	str	x2, [sp, #8]
  4747a4:	ldr	x8, [sp, #16]
  4747a8:	ldr	x8, [x8]
  4747ac:	str	x8, [sp]
  4747b0:	ldur	x8, [x29, #-8]
  4747b4:	cbnz	x8, 474810 <renameat2@@Base+0xf78>
  4747b8:	ldr	x8, [sp]
  4747bc:	cbnz	x8, 4747f0 <renameat2@@Base+0xf58>
  4747c0:	ldr	x8, [sp, #8]
  4747c4:	mov	x9, #0x80                  	// #128
  4747c8:	udiv	x8, x9, x8
  4747cc:	str	x8, [sp]
  4747d0:	ldr	x8, [sp]
  4747d4:	cmp	x8, #0x0
  4747d8:	cset	w10, ne  // ne = any
  4747dc:	eor	w10, w10, #0x1
  4747e0:	and	w10, w10, #0x1
  4747e4:	ldr	x8, [sp]
  4747e8:	add	x8, x8, w10, sxtw
  4747ec:	str	x8, [sp]
  4747f0:	ldr	x8, [sp, #8]
  4747f4:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  4747f8:	udiv	x8, x9, x8
  4747fc:	ldr	x9, [sp]
  474800:	cmp	x8, x9
  474804:	b.cs	47480c <renameat2@@Base+0xf74>  // b.hs, b.nlast
  474808:	bl	4137e4 <readlinkat@plt+0x108b4>
  47480c:	b	47484c <renameat2@@Base+0xfb4>
  474810:	ldr	x8, [sp, #8]
  474814:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  474818:	movk	x9, #0x5554
  47481c:	udiv	x8, x9, x8
  474820:	ldr	x9, [sp]
  474824:	cmp	x8, x9
  474828:	b.hi	474830 <renameat2@@Base+0xf98>  // b.pmore
  47482c:	bl	4137e4 <readlinkat@plt+0x108b4>
  474830:	ldr	x8, [sp]
  474834:	mov	x9, #0x2                   	// #2
  474838:	udiv	x8, x8, x9
  47483c:	add	x8, x8, #0x1
  474840:	ldr	x9, [sp]
  474844:	add	x8, x9, x8
  474848:	str	x8, [sp]
  47484c:	ldr	x8, [sp]
  474850:	ldr	x9, [sp, #16]
  474854:	str	x8, [x9]
  474858:	ldur	x0, [x29, #-8]
  47485c:	ldr	x8, [sp]
  474860:	ldr	x9, [sp, #8]
  474864:	mul	x1, x8, x9
  474868:	bl	474718 <renameat2@@Base+0xe80>
  47486c:	ldp	x29, x30, [sp, #32]
  474870:	add	sp, sp, #0x30
  474874:	ret
  474878:	sub	sp, sp, #0x20
  47487c:	stp	x29, x30, [sp, #16]
  474880:	add	x29, sp, #0x10
  474884:	str	x0, [sp, #8]
  474888:	ldr	x0, [sp, #8]
  47488c:	bl	474684 <renameat2@@Base+0xdec>
  474890:	ldp	x29, x30, [sp, #16]
  474894:	add	sp, sp, #0x20
  474898:	ret
  47489c:	sub	sp, sp, #0x20
  4748a0:	stp	x29, x30, [sp, #16]
  4748a4:	add	x29, sp, #0x10
  4748a8:	mov	x2, #0x1                   	// #1
  4748ac:	str	x0, [sp, #8]
  4748b0:	str	x1, [sp]
  4748b4:	ldr	x0, [sp, #8]
  4748b8:	ldr	x1, [sp]
  4748bc:	bl	47478c <renameat2@@Base+0xef4>
  4748c0:	ldp	x29, x30, [sp, #16]
  4748c4:	add	sp, sp, #0x20
  4748c8:	ret
  4748cc:	sub	sp, sp, #0x20
  4748d0:	stp	x29, x30, [sp, #16]
  4748d4:	add	x29, sp, #0x10
  4748d8:	str	x0, [sp, #8]
  4748dc:	ldr	x0, [sp, #8]
  4748e0:	bl	474684 <renameat2@@Base+0xdec>
  4748e4:	ldr	x2, [sp, #8]
  4748e8:	str	x0, [sp]
  4748ec:	mov	w8, wzr
  4748f0:	mov	w1, w8
  4748f4:	bl	402a30 <memset@plt>
  4748f8:	ldr	x0, [sp]
  4748fc:	ldp	x29, x30, [sp, #16]
  474900:	add	sp, sp, #0x20
  474904:	ret
  474908:	sub	sp, sp, #0x30
  47490c:	stp	x29, x30, [sp, #32]
  474910:	add	x29, sp, #0x20
  474914:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  474918:	stur	x0, [x29, #-8]
  47491c:	str	x1, [sp, #16]
  474920:	ldr	x9, [sp, #16]
  474924:	udiv	x8, x8, x9
  474928:	ldur	x9, [x29, #-8]
  47492c:	cmp	x8, x9
  474930:	b.cc	474948 <renameat2@@Base+0x10b0>  // b.lo, b.ul, b.last
  474934:	ldur	x0, [x29, #-8]
  474938:	ldr	x1, [sp, #16]
  47493c:	bl	402a70 <calloc@plt>
  474940:	str	x0, [sp, #8]
  474944:	cbnz	x0, 47494c <renameat2@@Base+0x10b4>
  474948:	bl	4137e4 <readlinkat@plt+0x108b4>
  47494c:	ldr	x0, [sp, #8]
  474950:	ldp	x29, x30, [sp, #32]
  474954:	add	sp, sp, #0x30
  474958:	ret
  47495c:	sub	sp, sp, #0x30
  474960:	stp	x29, x30, [sp, #32]
  474964:	add	x29, sp, #0x20
  474968:	stur	x0, [x29, #-8]
  47496c:	str	x1, [sp, #16]
  474970:	ldr	x0, [sp, #16]
  474974:	bl	474684 <renameat2@@Base+0xdec>
  474978:	ldur	x1, [x29, #-8]
  47497c:	ldr	x2, [sp, #16]
  474980:	str	x0, [sp, #8]
  474984:	bl	402760 <memcpy@plt>
  474988:	ldr	x0, [sp, #8]
  47498c:	ldp	x29, x30, [sp, #32]
  474990:	add	sp, sp, #0x30
  474994:	ret
  474998:	sub	sp, sp, #0x20
  47499c:	stp	x29, x30, [sp, #16]
  4749a0:	add	x29, sp, #0x10
  4749a4:	str	x0, [sp, #8]
  4749a8:	ldr	x0, [sp, #8]
  4749ac:	ldr	x8, [sp, #8]
  4749b0:	str	x0, [sp]
  4749b4:	mov	x0, x8
  4749b8:	bl	402780 <strlen@plt>
  4749bc:	add	x1, x0, #0x1
  4749c0:	ldr	x0, [sp]
  4749c4:	bl	47495c <renameat2@@Base+0x10c4>
  4749c8:	ldp	x29, x30, [sp, #16]
  4749cc:	add	sp, sp, #0x20
  4749d0:	ret
  4749d4:	sub	sp, sp, #0x40
  4749d8:	stp	x29, x30, [sp, #48]
  4749dc:	add	x29, sp, #0x30
  4749e0:	stur	x0, [x29, #-8]
  4749e4:	stur	x1, [x29, #-16]
  4749e8:	str	x2, [sp, #24]
  4749ec:	str	x3, [sp, #16]
  4749f0:	mov	w8, #0x1                   	// #1
  4749f4:	and	w8, w4, w8
  4749f8:	strb	w8, [sp, #15]
  4749fc:	ldur	x0, [x29, #-8]
  474a00:	ldur	x1, [x29, #-16]
  474a04:	ldr	x2, [sp, #24]
  474a08:	ldr	x3, [sp, #16]
  474a0c:	ldrb	w8, [sp, #15]
  474a10:	and	w4, w8, #0x1
  474a14:	bl	41ebdc <readlinkat@plt+0x1bcac>
  474a18:	str	x0, [sp]
  474a1c:	ldr	x9, [sp]
  474a20:	cbnz	x9, 474a28 <renameat2@@Base+0x1190>
  474a24:	bl	4137e4 <readlinkat@plt+0x108b4>
  474a28:	ldr	x0, [sp]
  474a2c:	ldp	x29, x30, [sp, #48]
  474a30:	add	sp, sp, #0x40
  474a34:	ret
  474a38:	sub	sp, sp, #0x50
  474a3c:	stp	x29, x30, [sp, #64]
  474a40:	add	x29, sp, #0x40
  474a44:	stur	x0, [x29, #-8]
  474a48:	stur	x1, [x29, #-16]
  474a4c:	stur	x2, [x29, #-24]
  474a50:	str	x3, [sp, #32]
  474a54:	mov	w8, #0x1                   	// #1
  474a58:	and	w8, w4, w8
  474a5c:	strb	w8, [sp, #31]
  474a60:	str	x5, [sp, #16]
  474a64:	str	x6, [sp, #8]
  474a68:	ldur	x0, [x29, #-8]
  474a6c:	ldur	x1, [x29, #-16]
  474a70:	ldur	x2, [x29, #-24]
  474a74:	ldr	x3, [sp, #32]
  474a78:	ldrb	w8, [sp, #31]
  474a7c:	ldr	x5, [sp, #16]
  474a80:	ldr	x6, [sp, #8]
  474a84:	and	w4, w8, #0x1
  474a88:	bl	41ec34 <readlinkat@plt+0x1bd04>
  474a8c:	str	x0, [sp]
  474a90:	ldr	x9, [sp]
  474a94:	cbnz	x9, 474a9c <renameat2@@Base+0x1204>
  474a98:	bl	4137e4 <readlinkat@plt+0x108b4>
  474a9c:	ldr	x0, [sp]
  474aa0:	ldp	x29, x30, [sp, #64]
  474aa4:	add	sp, sp, #0x50
  474aa8:	ret
  474aac:	sub	sp, sp, #0x30
  474ab0:	stp	x29, x30, [sp, #32]
  474ab4:	add	x29, sp, #0x20
  474ab8:	stur	x0, [x29, #-8]
  474abc:	str	x1, [sp, #16]
  474ac0:	str	x2, [sp, #8]
  474ac4:	ldur	x0, [x29, #-8]
  474ac8:	ldr	x1, [sp, #16]
  474acc:	ldr	x2, [sp, #8]
  474ad0:	bl	41ed04 <readlinkat@plt+0x1bdd4>
  474ad4:	str	w0, [sp, #4]
  474ad8:	ldr	w8, [sp, #4]
  474adc:	cmp	w8, #0x0
  474ae0:	cset	w8, ge  // ge = tcont
  474ae4:	tbnz	w8, #0, 474aec <renameat2@@Base+0x1254>
  474ae8:	bl	4137e4 <readlinkat@plt+0x108b4>
  474aec:	ldp	x29, x30, [sp, #32]
  474af0:	add	sp, sp, #0x30
  474af4:	ret
  474af8:	sub	sp, sp, #0x30
  474afc:	stp	x29, x30, [sp, #32]
  474b00:	add	x29, sp, #0x20
  474b04:	stur	x0, [x29, #-8]
  474b08:	str	x1, [sp, #16]
  474b0c:	str	x2, [sp, #8]
  474b10:	ldur	x0, [x29, #-8]
  474b14:	ldr	x1, [sp, #16]
  474b18:	ldr	x2, [sp, #8]
  474b1c:	bl	41edec <readlinkat@plt+0x1bebc>
  474b20:	str	x0, [sp]
  474b24:	ldr	x8, [sp]
  474b28:	cbnz	x8, 474b30 <renameat2@@Base+0x1298>
  474b2c:	bl	4137e4 <readlinkat@plt+0x108b4>
  474b30:	ldr	x0, [sp]
  474b34:	ldp	x29, x30, [sp, #32]
  474b38:	add	sp, sp, #0x30
  474b3c:	ret
  474b40:	sub	sp, sp, #0x30
  474b44:	stp	x29, x30, [sp, #32]
  474b48:	add	x29, sp, #0x20
  474b4c:	stur	x0, [x29, #-8]
  474b50:	str	x1, [sp, #16]
  474b54:	ldur	x0, [x29, #-8]
  474b58:	ldr	x1, [sp, #16]
  474b5c:	bl	41f034 <readlinkat@plt+0x1c104>
  474b60:	str	x0, [sp, #8]
  474b64:	ldr	x8, [sp, #8]
  474b68:	cbnz	x8, 474b70 <renameat2@@Base+0x12d8>
  474b6c:	bl	4137e4 <readlinkat@plt+0x108b4>
  474b70:	ldr	x0, [sp, #8]
  474b74:	ldp	x29, x30, [sp, #32]
  474b78:	add	sp, sp, #0x30
  474b7c:	ret
  474b80:	sub	sp, sp, #0x30
  474b84:	stp	x29, x30, [sp, #32]
  474b88:	add	x29, sp, #0x20
  474b8c:	stur	x0, [x29, #-8]
  474b90:	str	x1, [sp, #16]
  474b94:	ldur	x0, [x29, #-8]
  474b98:	ldr	x1, [sp, #16]
  474b9c:	bl	41f06c <readlinkat@plt+0x1c13c>
  474ba0:	str	x0, [sp, #8]
  474ba4:	ldr	x8, [sp, #8]
  474ba8:	cbnz	x8, 474bb0 <renameat2@@Base+0x1318>
  474bac:	bl	4137e4 <readlinkat@plt+0x108b4>
  474bb0:	ldr	x0, [sp, #8]
  474bb4:	ldp	x29, x30, [sp, #32]
  474bb8:	add	sp, sp, #0x30
  474bbc:	ret
  474bc0:	sub	sp, sp, #0x30
  474bc4:	stp	x29, x30, [sp, #32]
  474bc8:	add	x29, sp, #0x20
  474bcc:	stur	x0, [x29, #-8]
  474bd0:	str	x1, [sp, #16]
  474bd4:	str	x2, [sp, #8]
  474bd8:	ldur	x0, [x29, #-8]
  474bdc:	ldr	x1, [sp, #16]
  474be0:	ldr	x2, [sp, #8]
  474be4:	bl	41f0a4 <readlinkat@plt+0x1c174>
  474be8:	str	x0, [sp]
  474bec:	ldr	x8, [sp]
  474bf0:	cbnz	x8, 474bf8 <renameat2@@Base+0x1360>
  474bf4:	bl	4137e4 <readlinkat@plt+0x108b4>
  474bf8:	ldr	x0, [sp]
  474bfc:	ldp	x29, x30, [sp, #32]
  474c00:	add	sp, sp, #0x30
  474c04:	ret
  474c08:	sub	sp, sp, #0x30
  474c0c:	stp	x29, x30, [sp, #32]
  474c10:	add	x29, sp, #0x20
  474c14:	stur	x0, [x29, #-8]
  474c18:	str	x1, [sp, #16]
  474c1c:	str	x2, [sp, #8]
  474c20:	ldur	x0, [x29, #-8]
  474c24:	ldr	x1, [sp, #16]
  474c28:	ldr	x2, [sp, #8]
  474c2c:	bl	41f0e4 <readlinkat@plt+0x1c1b4>
  474c30:	str	x0, [sp]
  474c34:	ldr	x8, [sp]
  474c38:	cbnz	x8, 474c40 <renameat2@@Base+0x13a8>
  474c3c:	bl	4137e4 <readlinkat@plt+0x108b4>
  474c40:	ldr	x0, [sp]
  474c44:	ldp	x29, x30, [sp, #32]
  474c48:	add	sp, sp, #0x30
  474c4c:	ret
  474c50:	sub	sp, sp, #0x30
  474c54:	stp	x29, x30, [sp, #32]
  474c58:	add	x29, sp, #0x20
  474c5c:	stur	x0, [x29, #-8]
  474c60:	str	x1, [sp, #16]
  474c64:	str	x2, [sp, #8]
  474c68:	ldur	x0, [x29, #-8]
  474c6c:	ldr	x1, [sp, #16]
  474c70:	ldr	x2, [sp, #8]
  474c74:	bl	41f124 <readlinkat@plt+0x1c1f4>
  474c78:	str	x0, [sp]
  474c7c:	ldr	x8, [sp]
  474c80:	cbnz	x8, 474c88 <renameat2@@Base+0x13f0>
  474c84:	bl	4137e4 <readlinkat@plt+0x108b4>
  474c88:	ldr	x0, [sp]
  474c8c:	ldp	x29, x30, [sp, #32]
  474c90:	add	sp, sp, #0x30
  474c94:	ret
  474c98:	sub	sp, sp, #0x30
  474c9c:	stp	x29, x30, [sp, #32]
  474ca0:	add	x29, sp, #0x20
  474ca4:	stur	x0, [x29, #-8]
  474ca8:	str	x1, [sp, #16]
  474cac:	str	x2, [sp, #8]
  474cb0:	ldur	x0, [x29, #-8]
  474cb4:	ldr	x1, [sp, #16]
  474cb8:	ldr	x2, [sp, #8]
  474cbc:	bl	41f44c <readlinkat@plt+0x1c51c>
  474cc0:	str	x0, [sp]
  474cc4:	ldr	x8, [sp]
  474cc8:	cbnz	x8, 474cd0 <renameat2@@Base+0x1438>
  474ccc:	bl	4137e4 <readlinkat@plt+0x108b4>
  474cd0:	ldr	x0, [sp]
  474cd4:	ldp	x29, x30, [sp, #32]
  474cd8:	add	sp, sp, #0x30
  474cdc:	ret
  474ce0:	sub	sp, sp, #0x30
  474ce4:	stp	x29, x30, [sp, #32]
  474ce8:	add	x29, sp, #0x20
  474cec:	stur	x0, [x29, #-8]
  474cf0:	str	x1, [sp, #16]
  474cf4:	ldur	x0, [x29, #-8]
  474cf8:	ldr	x1, [sp, #16]
  474cfc:	bl	402ca0 <strndup@plt>
  474d00:	str	x0, [sp, #8]
  474d04:	ldr	x8, [sp, #8]
  474d08:	cbnz	x8, 474d10 <renameat2@@Base+0x1478>
  474d0c:	bl	4137e4 <readlinkat@plt+0x108b4>
  474d10:	ldr	x0, [sp, #8]
  474d14:	ldp	x29, x30, [sp, #32]
  474d18:	add	sp, sp, #0x30
  474d1c:	ret
  474d20:	sub	sp, sp, #0x90
  474d24:	stp	x29, x30, [sp, #128]
  474d28:	add	x29, sp, #0x80
  474d2c:	stur	x0, [x29, #-16]
  474d30:	stur	xzr, [x29, #-32]
  474d34:	ldur	x8, [x29, #-16]
  474d38:	stur	x8, [x29, #-40]
  474d3c:	str	x1, [sp, #8]
  474d40:	ldur	x8, [x29, #-40]
  474d44:	ldrb	w9, [x8]
  474d48:	cbnz	w9, 474d74 <renameat2@@Base+0x14dc>
  474d4c:	ldur	x0, [x29, #-32]
  474d50:	ldr	x8, [sp, #8]
  474d54:	ldr	q0, [x8]
  474d58:	add	x1, sp, #0x30
  474d5c:	str	q0, [sp, #48]
  474d60:	ldr	q0, [x8, #16]
  474d64:	str	q0, [sp, #64]
  474d68:	bl	474e2c <renameat2@@Base+0x1594>
  474d6c:	stur	x0, [x29, #-8]
  474d70:	b	474e1c <renameat2@@Base+0x1584>
  474d74:	ldur	x8, [x29, #-40]
  474d78:	ldrb	w9, [x8]
  474d7c:	cmp	w9, #0x25
  474d80:	b.eq	474d88 <renameat2@@Base+0x14f0>  // b.none
  474d84:	b	474dc4 <renameat2@@Base+0x152c>
  474d88:	ldur	x8, [x29, #-40]
  474d8c:	add	x8, x8, #0x1
  474d90:	stur	x8, [x29, #-40]
  474d94:	ldur	x8, [x29, #-40]
  474d98:	ldrb	w9, [x8]
  474d9c:	cmp	w9, #0x73
  474da0:	b.eq	474da8 <renameat2@@Base+0x1510>  // b.none
  474da4:	b	474dc4 <renameat2@@Base+0x152c>
  474da8:	ldur	x8, [x29, #-40]
  474dac:	add	x8, x8, #0x1
  474db0:	stur	x8, [x29, #-40]
  474db4:	ldur	x8, [x29, #-32]
  474db8:	add	x8, x8, #0x1
  474dbc:	stur	x8, [x29, #-32]
  474dc0:	b	474d40 <renameat2@@Base+0x14a8>
  474dc4:	ldur	x1, [x29, #-16]
  474dc8:	ldr	x8, [sp, #8]
  474dcc:	ldr	q0, [x8]
  474dd0:	add	x2, sp, #0x10
  474dd4:	str	q0, [sp, #16]
  474dd8:	ldr	q0, [x8, #16]
  474ddc:	str	q0, [sp, #32]
  474de0:	sub	x0, x29, #0x18
  474de4:	bl	402c80 <vasprintf@plt>
  474de8:	cmp	w0, #0x0
  474dec:	cset	w9, ge  // ge = tcont
  474df0:	tbnz	w9, #0, 474e14 <renameat2@@Base+0x157c>
  474df4:	bl	402e50 <__errno_location@plt>
  474df8:	ldr	w8, [x0]
  474dfc:	cmp	w8, #0xc
  474e00:	b.ne	474e08 <renameat2@@Base+0x1570>  // b.any
  474e04:	bl	4137e4 <readlinkat@plt+0x108b4>
  474e08:	mov	x8, xzr
  474e0c:	stur	x8, [x29, #-8]
  474e10:	b	474e1c <renameat2@@Base+0x1584>
  474e14:	ldur	x8, [x29, #-24]
  474e18:	stur	x8, [x29, #-8]
  474e1c:	ldur	x0, [x29, #-8]
  474e20:	ldp	x29, x30, [sp, #128]
  474e24:	add	sp, sp, #0x90
  474e28:	ret
  474e2c:	sub	sp, sp, #0xd0
  474e30:	stp	x29, x30, [sp, #192]
  474e34:	add	x29, sp, #0xc0
  474e38:	stur	x0, [x29, #-16]
  474e3c:	mov	x8, xzr
  474e40:	stur	x8, [x29, #-72]
  474e44:	ldr	q0, [x1]
  474e48:	ldr	q1, [x1, #16]
  474e4c:	stur	q1, [x29, #-48]
  474e50:	stur	q0, [x29, #-64]
  474e54:	ldur	x8, [x29, #-16]
  474e58:	stur	x8, [x29, #-80]
  474e5c:	str	x1, [sp, #72]
  474e60:	b	474e64 <renameat2@@Base+0x15cc>
  474e64:	ldur	x8, [x29, #-80]
  474e68:	cbz	x8, 474f20 <renameat2@@Base+0x1688>
  474e6c:	b	474e70 <renameat2@@Base+0x15d8>
  474e70:	sub	x8, x29, #0x40
  474e74:	add	x8, x8, #0x18
  474e78:	ldur	w9, [x29, #-40]
  474e7c:	mov	w10, w9
  474e80:	str	x8, [sp, #64]
  474e84:	str	w10, [sp, #60]
  474e88:	tbz	w9, #31, 474ec0 <renameat2@@Base+0x1628>
  474e8c:	b	474e90 <renameat2@@Base+0x15f8>
  474e90:	ldr	w8, [sp, #60]
  474e94:	add	w9, w8, #0x8
  474e98:	ldr	x10, [sp, #64]
  474e9c:	str	w9, [x10]
  474ea0:	subs	w9, w9, #0x0
  474ea4:	b.gt	474ec0 <renameat2@@Base+0x1628>
  474ea8:	b	474eac <renameat2@@Base+0x1614>
  474eac:	ldur	x8, [x29, #-56]
  474eb0:	ldr	w9, [sp, #60]
  474eb4:	add	x8, x8, w9, sxtw
  474eb8:	str	x8, [sp, #48]
  474ebc:	b	474ed4 <renameat2@@Base+0x163c>
  474ec0:	ldur	x8, [x29, #-64]
  474ec4:	add	x9, x8, #0x8
  474ec8:	stur	x9, [x29, #-64]
  474ecc:	str	x8, [sp, #48]
  474ed0:	b	474ed4 <renameat2@@Base+0x163c>
  474ed4:	ldr	x8, [sp, #48]
  474ed8:	ldr	x8, [x8]
  474edc:	str	x8, [sp, #96]
  474ee0:	ldur	x0, [x29, #-72]
  474ee4:	ldr	x8, [sp, #96]
  474ee8:	str	x0, [sp, #40]
  474eec:	mov	x0, x8
  474ef0:	bl	402780 <strlen@plt>
  474ef4:	ldr	x8, [sp, #40]
  474ef8:	str	x0, [sp, #32]
  474efc:	mov	x0, x8
  474f00:	ldr	x1, [sp, #32]
  474f04:	bl	479158 <renameat2@@Base+0x58c0>
  474f08:	stur	x0, [x29, #-72]
  474f0c:	b	474f10 <renameat2@@Base+0x1678>
  474f10:	ldur	x8, [x29, #-80]
  474f14:	subs	x8, x8, #0x1
  474f18:	stur	x8, [x29, #-80]
  474f1c:	b	474e64 <renameat2@@Base+0x15cc>
  474f20:	ldur	x8, [x29, #-72]
  474f24:	adds	x8, x8, #0x1
  474f28:	b.eq	474f40 <renameat2@@Base+0x16a8>  // b.none
  474f2c:	b	474f30 <renameat2@@Base+0x1698>
  474f30:	ldur	x8, [x29, #-72]
  474f34:	lsr	x8, x8, #31
  474f38:	cbz	x8, 474f58 <renameat2@@Base+0x16c0>
  474f3c:	b	474f40 <renameat2@@Base+0x16a8>
  474f40:	bl	402e50 <__errno_location@plt>
  474f44:	mov	w8, #0x4b                  	// #75
  474f48:	str	w8, [x0]
  474f4c:	mov	x9, xzr
  474f50:	stur	x9, [x29, #-8]
  474f54:	b	475054 <renameat2@@Base+0x17bc>
  474f58:	ldur	x8, [x29, #-72]
  474f5c:	add	x0, x8, #0x1
  474f60:	bl	474684 <renameat2@@Base+0xdec>
  474f64:	stur	x0, [x29, #-24]
  474f68:	ldur	x8, [x29, #-24]
  474f6c:	stur	x8, [x29, #-88]
  474f70:	ldur	x8, [x29, #-16]
  474f74:	stur	x8, [x29, #-80]
  474f78:	b	474f7c <renameat2@@Base+0x16e4>
  474f7c:	ldur	x8, [x29, #-80]
  474f80:	cbz	x8, 47503c <renameat2@@Base+0x17a4>
  474f84:	b	474f88 <renameat2@@Base+0x16f0>
  474f88:	ldr	x8, [sp, #72]
  474f8c:	ldr	w9, [x8, #24]!
  474f90:	mov	w10, w9
  474f94:	str	x8, [sp, #24]
  474f98:	str	w10, [sp, #20]
  474f9c:	tbz	w9, #31, 474fd8 <renameat2@@Base+0x1740>
  474fa0:	b	474fa4 <renameat2@@Base+0x170c>
  474fa4:	ldr	w8, [sp, #20]
  474fa8:	add	w9, w8, #0x8
  474fac:	ldr	x10, [sp, #24]
  474fb0:	str	w9, [x10]
  474fb4:	subs	w9, w9, #0x0
  474fb8:	b.gt	474fd8 <renameat2@@Base+0x1740>
  474fbc:	b	474fc0 <renameat2@@Base+0x1728>
  474fc0:	ldr	x8, [sp, #72]
  474fc4:	ldr	x9, [x8, #8]
  474fc8:	ldr	w10, [sp, #20]
  474fcc:	add	x9, x9, w10, sxtw
  474fd0:	str	x9, [sp, #8]
  474fd4:	b	474ff0 <renameat2@@Base+0x1758>
  474fd8:	ldr	x8, [sp, #72]
  474fdc:	ldr	x9, [x8]
  474fe0:	add	x10, x9, #0x8
  474fe4:	str	x10, [x8]
  474fe8:	str	x9, [sp, #8]
  474fec:	b	474ff0 <renameat2@@Base+0x1758>
  474ff0:	ldr	x8, [sp, #8]
  474ff4:	ldr	x8, [x8]
  474ff8:	str	x8, [sp, #88]
  474ffc:	ldr	x0, [sp, #88]
  475000:	bl	402780 <strlen@plt>
  475004:	str	x0, [sp, #80]
  475008:	ldur	x0, [x29, #-88]
  47500c:	ldr	x1, [sp, #88]
  475010:	ldr	x2, [sp, #80]
  475014:	bl	402760 <memcpy@plt>
  475018:	ldr	x8, [sp, #80]
  47501c:	ldur	x9, [x29, #-88]
  475020:	add	x8, x9, x8
  475024:	stur	x8, [x29, #-88]
  475028:	b	47502c <renameat2@@Base+0x1794>
  47502c:	ldur	x8, [x29, #-80]
  475030:	subs	x8, x8, #0x1
  475034:	stur	x8, [x29, #-80]
  475038:	b	474f7c <renameat2@@Base+0x16e4>
  47503c:	ldur	x8, [x29, #-88]
  475040:	mov	w9, wzr
  475044:	strb	w9, [x8]
  475048:	ldur	x8, [x29, #-24]
  47504c:	stur	x8, [x29, #-8]
  475050:	b	475054 <renameat2@@Base+0x17bc>
  475054:	ldur	x0, [x29, #-8]
  475058:	ldp	x29, x30, [sp, #192]
  47505c:	add	sp, sp, #0xd0
  475060:	ret
  475064:	sub	sp, sp, #0x150
  475068:	stp	x29, x30, [sp, #304]
  47506c:	str	x28, [sp, #320]
  475070:	add	x29, sp, #0x130
  475074:	str	q7, [sp, #176]
  475078:	str	q6, [sp, #160]
  47507c:	str	q5, [sp, #144]
  475080:	str	q4, [sp, #128]
  475084:	str	q3, [sp, #112]
  475088:	str	q2, [sp, #96]
  47508c:	str	q1, [sp, #80]
  475090:	str	q0, [sp, #64]
  475094:	stur	x7, [x29, #-72]
  475098:	stur	x6, [x29, #-80]
  47509c:	stur	x5, [x29, #-88]
  4750a0:	stur	x4, [x29, #-96]
  4750a4:	stur	x3, [x29, #-104]
  4750a8:	stur	x2, [x29, #-112]
  4750ac:	stur	w0, [x29, #-4]
  4750b0:	stur	w1, [x29, #-8]
  4750b4:	mov	w8, #0xffffffff            	// #-1
  4750b8:	stur	w8, [x29, #-44]
  4750bc:	mov	w8, #0xffffff80            	// #-128
  4750c0:	stur	w8, [x29, #-12]
  4750c4:	mov	w8, #0xffffffd0            	// #-48
  4750c8:	stur	w8, [x29, #-16]
  4750cc:	add	x9, sp, #0x40
  4750d0:	add	x9, x9, #0x80
  4750d4:	stur	x9, [x29, #-24]
  4750d8:	sub	x9, x29, #0x70
  4750dc:	add	x9, x9, #0x30
  4750e0:	stur	x9, [x29, #-32]
  4750e4:	add	x9, x29, #0x20
  4750e8:	stur	x9, [x29, #-40]
  4750ec:	ldur	w8, [x29, #-8]
  4750f0:	subs	w8, w8, #0x406
  4750f4:	b.ne	4752ac <renameat2@@Base+0x1a14>  // b.any
  4750f8:	b	4750fc <renameat2@@Base+0x1864>
  4750fc:	sub	x8, x29, #0x28
  475100:	add	x8, x8, #0x18
  475104:	ldur	w9, [x29, #-16]
  475108:	mov	w10, w9
  47510c:	str	x8, [sp, #56]
  475110:	str	w10, [sp, #52]
  475114:	tbz	w9, #31, 47514c <renameat2@@Base+0x18b4>
  475118:	b	47511c <renameat2@@Base+0x1884>
  47511c:	ldr	w8, [sp, #52]
  475120:	add	w9, w8, #0x8
  475124:	ldr	x10, [sp, #56]
  475128:	str	w9, [x10]
  47512c:	subs	w9, w9, #0x0
  475130:	b.gt	47514c <renameat2@@Base+0x18b4>
  475134:	b	475138 <renameat2@@Base+0x18a0>
  475138:	ldur	x8, [x29, #-32]
  47513c:	ldr	w9, [sp, #52]
  475140:	add	x8, x8, w9, sxtw
  475144:	str	x8, [sp, #40]
  475148:	b	475160 <renameat2@@Base+0x18c8>
  47514c:	ldur	x8, [x29, #-40]
  475150:	add	x9, x8, #0x8
  475154:	stur	x9, [x29, #-40]
  475158:	str	x8, [sp, #40]
  47515c:	b	475160 <renameat2@@Base+0x18c8>
  475160:	ldr	x8, [sp, #40]
  475164:	ldr	w9, [x8]
  475168:	stur	w9, [x29, #-48]
  47516c:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  475170:	ldr	w9, [x8, #2568]
  475174:	tbnz	w9, #31, 4751f8 <renameat2@@Base+0x1960>
  475178:	b	47517c <renameat2@@Base+0x18e4>
  47517c:	ldur	w0, [x29, #-4]
  475180:	ldur	w1, [x29, #-8]
  475184:	ldur	w2, [x29, #-48]
  475188:	bl	402cf0 <fcntl@plt>
  47518c:	stur	w0, [x29, #-44]
  475190:	ldur	w8, [x29, #-44]
  475194:	tbz	w8, #31, 4751b0 <renameat2@@Base+0x1918>
  475198:	b	47519c <renameat2@@Base+0x1904>
  47519c:	bl	402e50 <__errno_location@plt>
  4751a0:	ldr	w8, [x0]
  4751a4:	subs	w8, w8, #0x16
  4751a8:	b.eq	4751c0 <renameat2@@Base+0x1928>  // b.none
  4751ac:	b	4751b0 <renameat2@@Base+0x1918>
  4751b0:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4751b4:	mov	w9, #0x1                   	// #1
  4751b8:	str	w9, [x8, #2568]
  4751bc:	b	4751f4 <renameat2@@Base+0x195c>
  4751c0:	ldur	w0, [x29, #-4]
  4751c4:	ldur	w2, [x29, #-48]
  4751c8:	mov	w1, wzr
  4751cc:	bl	475064 <renameat2@@Base+0x17cc>
  4751d0:	stur	w0, [x29, #-44]
  4751d4:	ldur	w8, [x29, #-44]
  4751d8:	tbz	w8, #31, 4751e4 <renameat2@@Base+0x194c>
  4751dc:	b	4751e0 <renameat2@@Base+0x1948>
  4751e0:	b	475334 <renameat2@@Base+0x1a9c>
  4751e4:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  4751e8:	mov	w9, #0xffffffff            	// #-1
  4751ec:	str	w9, [x8, #2568]
  4751f0:	b	4751f4 <renameat2@@Base+0x195c>
  4751f4:	b	475210 <renameat2@@Base+0x1978>
  4751f8:	ldur	w0, [x29, #-4]
  4751fc:	ldur	w2, [x29, #-48]
  475200:	mov	w1, wzr
  475204:	bl	475064 <renameat2@@Base+0x17cc>
  475208:	stur	w0, [x29, #-44]
  47520c:	b	475210 <renameat2@@Base+0x1978>
  475210:	ldur	w8, [x29, #-44]
  475214:	tbnz	w8, #31, 4752a8 <renameat2@@Base+0x1a10>
  475218:	b	47521c <renameat2@@Base+0x1984>
  47521c:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  475220:	ldr	w9, [x8, #2568]
  475224:	adds	w9, w9, #0x1
  475228:	b.ne	4752a8 <renameat2@@Base+0x1a10>  // b.any
  47522c:	b	475230 <renameat2@@Base+0x1998>
  475230:	ldur	w0, [x29, #-44]
  475234:	mov	w1, #0x1                   	// #1
  475238:	bl	402cf0 <fcntl@plt>
  47523c:	stur	w0, [x29, #-52]
  475240:	ldur	w8, [x29, #-52]
  475244:	tbnz	w8, #31, 47526c <renameat2@@Base+0x19d4>
  475248:	b	47524c <renameat2@@Base+0x19b4>
  47524c:	ldur	w0, [x29, #-44]
  475250:	ldur	w8, [x29, #-52]
  475254:	orr	w2, w8, #0x1
  475258:	mov	w1, #0x2                   	// #2
  47525c:	bl	402cf0 <fcntl@plt>
  475260:	adds	w8, w0, #0x1
  475264:	b.ne	4752a4 <renameat2@@Base+0x1a0c>  // b.any
  475268:	b	47526c <renameat2@@Base+0x19d4>
  47526c:	bl	402e50 <__errno_location@plt>
  475270:	ldr	w8, [x0]
  475274:	stur	w8, [x29, #-56]
  475278:	ldur	w0, [x29, #-44]
  47527c:	bl	402ae0 <close@plt>
  475280:	ldur	w8, [x29, #-56]
  475284:	str	w0, [sp, #36]
  475288:	str	w8, [sp, #32]
  47528c:	bl	402e50 <__errno_location@plt>
  475290:	ldr	w8, [sp, #32]
  475294:	str	w8, [x0]
  475298:	mov	w8, #0xffffffff            	// #-1
  47529c:	stur	w8, [x29, #-44]
  4752a0:	b	4752a4 <renameat2@@Base+0x1a0c>
  4752a4:	b	4752a8 <renameat2@@Base+0x1a10>
  4752a8:	b	475334 <renameat2@@Base+0x1a9c>
  4752ac:	sub	x8, x29, #0x28
  4752b0:	add	x8, x8, #0x18
  4752b4:	ldur	w9, [x29, #-16]
  4752b8:	mov	w10, w9
  4752bc:	str	x8, [sp, #24]
  4752c0:	str	w10, [sp, #20]
  4752c4:	tbz	w9, #31, 4752fc <renameat2@@Base+0x1a64>
  4752c8:	b	4752cc <renameat2@@Base+0x1a34>
  4752cc:	ldr	w8, [sp, #20]
  4752d0:	add	w9, w8, #0x8
  4752d4:	ldr	x10, [sp, #24]
  4752d8:	str	w9, [x10]
  4752dc:	subs	w9, w9, #0x0
  4752e0:	b.gt	4752fc <renameat2@@Base+0x1a64>
  4752e4:	b	4752e8 <renameat2@@Base+0x1a50>
  4752e8:	ldur	x8, [x29, #-32]
  4752ec:	ldr	w9, [sp, #20]
  4752f0:	add	x8, x8, w9, sxtw
  4752f4:	str	x8, [sp, #8]
  4752f8:	b	475310 <renameat2@@Base+0x1a78>
  4752fc:	ldur	x8, [x29, #-40]
  475300:	add	x9, x8, #0x8
  475304:	stur	x9, [x29, #-40]
  475308:	str	x8, [sp, #8]
  47530c:	b	475310 <renameat2@@Base+0x1a78>
  475310:	ldr	x8, [sp, #8]
  475314:	ldr	x8, [x8]
  475318:	stur	x8, [x29, #-64]
  47531c:	ldur	w0, [x29, #-4]
  475320:	ldur	w1, [x29, #-8]
  475324:	ldur	x2, [x29, #-64]
  475328:	bl	402cf0 <fcntl@plt>
  47532c:	stur	w0, [x29, #-44]
  475330:	b	475334 <renameat2@@Base+0x1a9c>
  475334:	ldur	w0, [x29, #-44]
  475338:	ldr	x28, [sp, #320]
  47533c:	ldp	x29, x30, [sp, #304]
  475340:	add	sp, sp, #0x150
  475344:	ret
  475348:	sub	sp, sp, #0x50
  47534c:	stp	x29, x30, [sp, #64]
  475350:	add	x29, sp, #0x40
  475354:	stur	x0, [x29, #-16]
  475358:	stur	x1, [x29, #-24]
  47535c:	str	x2, [sp, #32]
  475360:	str	x3, [sp, #24]
  475364:	ldur	x8, [x29, #-16]
  475368:	cbnz	x8, 475374 <renameat2@@Base+0x1adc>
  47536c:	add	x8, sp, #0xc
  475370:	stur	x8, [x29, #-16]
  475374:	ldur	x0, [x29, #-16]
  475378:	ldur	x1, [x29, #-24]
  47537c:	ldr	x2, [sp, #32]
  475380:	ldr	x3, [sp, #24]
  475384:	bl	402750 <mbrtowc@plt>
  475388:	str	x0, [sp, #16]
  47538c:	ldr	x8, [sp, #16]
  475390:	mov	x9, #0xfffffffffffffffe    	// #-2
  475394:	cmp	x9, x8
  475398:	b.hi	4753d8 <renameat2@@Base+0x1b40>  // b.pmore
  47539c:	ldr	x8, [sp, #32]
  4753a0:	cbz	x8, 4753d8 <renameat2@@Base+0x1b40>
  4753a4:	mov	w8, wzr
  4753a8:	mov	w0, w8
  4753ac:	bl	476588 <renameat2@@Base+0x2cf0>
  4753b0:	tbnz	w0, #0, 4753d8 <renameat2@@Base+0x1b40>
  4753b4:	ldur	x8, [x29, #-24]
  4753b8:	ldrb	w9, [x8]
  4753bc:	strb	w9, [sp, #11]
  4753c0:	ldrb	w9, [sp, #11]
  4753c4:	ldur	x8, [x29, #-16]
  4753c8:	str	w9, [x8]
  4753cc:	mov	x8, #0x1                   	// #1
  4753d0:	stur	x8, [x29, #-8]
  4753d4:	b	4753e0 <renameat2@@Base+0x1b48>
  4753d8:	ldr	x8, [sp, #16]
  4753dc:	stur	x8, [x29, #-8]
  4753e0:	ldur	x0, [x29, #-8]
  4753e4:	ldp	x29, x30, [sp, #64]
  4753e8:	add	sp, sp, #0x50
  4753ec:	ret
  4753f0:	sub	sp, sp, #0x40
  4753f4:	stp	x29, x30, [sp, #48]
  4753f8:	add	x29, sp, #0x30
  4753fc:	stur	x0, [x29, #-8]
  475400:	ldur	x8, [x29, #-8]
  475404:	cbz	x8, 47541c <renameat2@@Base+0x1b84>
  475408:	ldur	x0, [x29, #-8]
  47540c:	bl	402780 <strlen@plt>
  475410:	add	x8, x0, #0x1
  475414:	str	x8, [sp, #8]
  475418:	b	475424 <renameat2@@Base+0x1b8c>
  47541c:	mov	x8, xzr
  475420:	str	x8, [sp, #8]
  475424:	ldr	x8, [sp, #8]
  475428:	stur	x8, [x29, #-16]
  47542c:	ldur	x8, [x29, #-16]
  475430:	cmp	x8, #0x77
  475434:	b.cs	475444 <renameat2@@Base+0x1bac>  // b.hs, b.nlast
  475438:	mov	x8, #0x77                  	// #119
  47543c:	str	x8, [sp]
  475440:	b	475450 <renameat2@@Base+0x1bb8>
  475444:	ldur	x8, [x29, #-16]
  475448:	add	x8, x8, #0x1
  47544c:	str	x8, [sp]
  475450:	ldr	x8, [sp]
  475454:	str	x8, [sp, #24]
  475458:	ldr	x8, [sp, #24]
  47545c:	add	x8, x8, #0x10
  475460:	and	x0, x8, #0xfffffffffffffff8
  475464:	bl	402990 <malloc@plt>
  475468:	str	x0, [sp, #16]
  47546c:	ldr	x8, [sp, #16]
  475470:	cbz	x8, 4754cc <renameat2@@Base+0x1c34>
  475474:	ldr	x8, [sp, #16]
  475478:	mov	x9, xzr
  47547c:	str	x9, [x8]
  475480:	ldur	x8, [x29, #-8]
  475484:	cmp	x8, #0x0
  475488:	cset	w10, ne  // ne = any
  47548c:	mov	w11, #0x1                   	// #1
  475490:	eor	w10, w10, #0x1
  475494:	eor	w10, w10, w11
  475498:	and	w10, w10, #0x1
  47549c:	ldr	x8, [sp, #16]
  4754a0:	strb	w10, [x8, #8]
  4754a4:	ldr	x8, [sp, #16]
  4754a8:	mov	w10, #0x0                   	// #0
  4754ac:	strb	w10, [x8, #9]
  4754b0:	ldur	x8, [x29, #-8]
  4754b4:	cbz	x8, 4754cc <renameat2@@Base+0x1c34>
  4754b8:	ldr	x8, [sp, #16]
  4754bc:	add	x0, x8, #0x9
  4754c0:	ldur	x1, [x29, #-8]
  4754c4:	ldur	x2, [x29, #-16]
  4754c8:	bl	4754dc <renameat2@@Base+0x1c44>
  4754cc:	ldr	x0, [sp, #16]
  4754d0:	ldp	x29, x30, [sp, #48]
  4754d4:	add	sp, sp, #0x40
  4754d8:	ret
  4754dc:	sub	sp, sp, #0x30
  4754e0:	stp	x29, x30, [sp, #32]
  4754e4:	add	x29, sp, #0x20
  4754e8:	mov	w8, #0x0                   	// #0
  4754ec:	stur	x0, [x29, #-8]
  4754f0:	str	x1, [sp, #16]
  4754f4:	str	x2, [sp, #8]
  4754f8:	ldur	x0, [x29, #-8]
  4754fc:	ldr	x1, [sp, #16]
  475500:	ldr	x2, [sp, #8]
  475504:	str	w8, [sp, #4]
  475508:	bl	402760 <memcpy@plt>
  47550c:	ldur	x9, [x29, #-8]
  475510:	ldr	x10, [sp, #8]
  475514:	add	x9, x9, x10
  475518:	ldr	w8, [sp, #4]
  47551c:	strb	w8, [x9]
  475520:	ldp	x29, x30, [sp, #32]
  475524:	add	sp, sp, #0x30
  475528:	ret
  47552c:	sub	sp, sp, #0x20
  475530:	stp	x29, x30, [sp, #16]
  475534:	add	x29, sp, #0x10
  475538:	str	x0, [sp, #8]
  47553c:	ldr	x8, [sp, #8]
  475540:	cmp	x8, #0x1
  475544:	b.eq	475570 <renameat2@@Base+0x1cd8>  // b.none
  475548:	ldr	x8, [sp, #8]
  47554c:	cbz	x8, 475570 <renameat2@@Base+0x1cd8>
  475550:	ldr	x8, [sp, #8]
  475554:	ldr	x8, [x8]
  475558:	str	x8, [sp]
  47555c:	ldr	x0, [sp, #8]
  475560:	bl	402c30 <free@plt>
  475564:	ldr	x8, [sp]
  475568:	str	x8, [sp, #8]
  47556c:	b	475548 <renameat2@@Base+0x1cb0>
  475570:	ldp	x29, x30, [sp, #16]
  475574:	add	sp, sp, #0x20
  475578:	ret
  47557c:	sub	sp, sp, #0x40
  475580:	stp	x29, x30, [sp, #48]
  475584:	add	x29, sp, #0x30
  475588:	stur	x0, [x29, #-16]
  47558c:	str	x1, [sp, #24]
  475590:	str	x2, [sp, #16]
  475594:	ldur	x8, [x29, #-16]
  475598:	cbnz	x8, 4755b0 <renameat2@@Base+0x1d18>
  47559c:	ldr	x0, [sp, #24]
  4755a0:	ldr	x1, [sp, #16]
  4755a4:	bl	402a60 <gmtime_r@plt>
  4755a8:	stur	x0, [x29, #-8]
  4755ac:	b	475628 <renameat2@@Base+0x1d90>
  4755b0:	ldur	x0, [x29, #-16]
  4755b4:	bl	475638 <renameat2@@Base+0x1da0>
  4755b8:	str	x0, [sp, #8]
  4755bc:	ldr	x8, [sp, #8]
  4755c0:	cbz	x8, 475620 <renameat2@@Base+0x1d88>
  4755c4:	ldr	x0, [sp, #24]
  4755c8:	ldr	x1, [sp, #16]
  4755cc:	bl	402830 <localtime_r@plt>
  4755d0:	mov	w8, #0x0                   	// #0
  4755d4:	str	w8, [sp]
  4755d8:	cbz	x0, 4755ec <renameat2@@Base+0x1d54>
  4755dc:	ldur	x0, [x29, #-16]
  4755e0:	ldr	x1, [sp, #16]
  4755e4:	bl	47570c <renameat2@@Base+0x1e74>
  4755e8:	str	w0, [sp]
  4755ec:	ldr	w8, [sp]
  4755f0:	and	w8, w8, #0x1
  4755f4:	strb	w8, [sp, #7]
  4755f8:	ldr	x0, [sp, #8]
  4755fc:	bl	475910 <renameat2@@Base+0x2078>
  475600:	tbnz	w0, #0, 475608 <renameat2@@Base+0x1d70>
  475604:	b	475620 <renameat2@@Base+0x1d88>
  475608:	ldrb	w8, [sp, #7]
  47560c:	tbnz	w8, #0, 475614 <renameat2@@Base+0x1d7c>
  475610:	b	475620 <renameat2@@Base+0x1d88>
  475614:	ldr	x8, [sp, #16]
  475618:	stur	x8, [x29, #-8]
  47561c:	b	475628 <renameat2@@Base+0x1d90>
  475620:	mov	x8, xzr
  475624:	stur	x8, [x29, #-8]
  475628:	ldur	x0, [x29, #-8]
  47562c:	ldp	x29, x30, [sp, #48]
  475630:	add	sp, sp, #0x40
  475634:	ret
  475638:	sub	sp, sp, #0x40
  47563c:	stp	x29, x30, [sp, #48]
  475640:	add	x29, sp, #0x30
  475644:	stur	x0, [x29, #-16]
  475648:	bl	475b58 <renameat2@@Base+0x22c0>
  47564c:	str	x0, [sp, #24]
  475650:	ldr	x8, [sp, #24]
  475654:	cbz	x8, 47567c <renameat2@@Base+0x1de4>
  475658:	ldur	x8, [x29, #-16]
  47565c:	ldrb	w9, [x8, #8]
  475660:	cbz	w9, 475694 <renameat2@@Base+0x1dfc>
  475664:	ldur	x8, [x29, #-16]
  475668:	add	x0, x8, #0x9
  47566c:	ldr	x1, [sp, #24]
  475670:	bl	402bb0 <strcmp@plt>
  475674:	cbz	w0, 475688 <renameat2@@Base+0x1df0>
  475678:	b	475694 <renameat2@@Base+0x1dfc>
  47567c:	ldur	x8, [x29, #-16]
  475680:	ldrb	w9, [x8, #8]
  475684:	cbnz	w9, 475694 <renameat2@@Base+0x1dfc>
  475688:	mov	x8, #0x1                   	// #1
  47568c:	stur	x8, [x29, #-8]
  475690:	b	4756fc <renameat2@@Base+0x1e64>
  475694:	ldr	x0, [sp, #24]
  475698:	bl	4753f0 <renameat2@@Base+0x1b58>
  47569c:	str	x0, [sp, #16]
  4756a0:	ldr	x8, [sp, #16]
  4756a4:	cbnz	x8, 4756b4 <renameat2@@Base+0x1e1c>
  4756a8:	ldr	x8, [sp, #16]
  4756ac:	stur	x8, [x29, #-8]
  4756b0:	b	4756fc <renameat2@@Base+0x1e64>
  4756b4:	ldur	x0, [x29, #-16]
  4756b8:	bl	475b74 <renameat2@@Base+0x22dc>
  4756bc:	tbnz	w0, #0, 4756f4 <renameat2@@Base+0x1e5c>
  4756c0:	bl	402e50 <__errno_location@plt>
  4756c4:	ldr	w8, [x0]
  4756c8:	str	w8, [sp, #12]
  4756cc:	ldr	x0, [sp, #16]
  4756d0:	bl	47552c <renameat2@@Base+0x1c94>
  4756d4:	ldr	w8, [sp, #12]
  4756d8:	str	w8, [sp, #8]
  4756dc:	bl	402e50 <__errno_location@plt>
  4756e0:	ldr	w8, [sp, #8]
  4756e4:	str	w8, [x0]
  4756e8:	mov	x9, xzr
  4756ec:	stur	x9, [x29, #-8]
  4756f0:	b	4756fc <renameat2@@Base+0x1e64>
  4756f4:	ldr	x8, [sp, #16]
  4756f8:	stur	x8, [x29, #-8]
  4756fc:	ldur	x0, [x29, #-8]
  475700:	ldp	x29, x30, [sp, #48]
  475704:	add	sp, sp, #0x40
  475708:	ret
  47570c:	sub	sp, sp, #0x50
  475710:	stp	x29, x30, [sp, #64]
  475714:	add	x29, sp, #0x40
  475718:	mov	x8, xzr
  47571c:	adrp	x9, 47a000 <renameat2@@Base+0x6768>
  475720:	add	x9, x9, #0x4c8
  475724:	stur	x0, [x29, #-16]
  475728:	stur	x1, [x29, #-24]
  47572c:	str	x8, [sp, #32]
  475730:	str	x9, [sp, #24]
  475734:	ldur	x8, [x29, #-24]
  475738:	ldr	x8, [x8, #48]
  47573c:	str	x8, [sp, #32]
  475740:	ldr	x8, [sp, #32]
  475744:	cbz	x8, 47576c <renameat2@@Base+0x1ed4>
  475748:	ldur	x8, [x29, #-24]
  47574c:	ldr	x9, [sp, #32]
  475750:	cmp	x8, x9
  475754:	b.hi	47577c <renameat2@@Base+0x1ee4>  // b.pmore
  475758:	ldr	x8, [sp, #32]
  47575c:	ldur	x9, [x29, #-24]
  475760:	add	x9, x9, #0x38
  475764:	cmp	x8, x9
  475768:	b.cs	47577c <renameat2@@Base+0x1ee4>  // b.hs, b.nlast
  47576c:	mov	w8, #0x1                   	// #1
  475770:	and	w8, w8, #0x1
  475774:	sturb	w8, [x29, #-1]
  475778:	b	4758fc <renameat2@@Base+0x2064>
  47577c:	ldr	x8, [sp, #32]
  475780:	ldrb	w9, [x8]
  475784:	cbz	w9, 4758e4 <renameat2@@Base+0x204c>
  475788:	ldur	x8, [x29, #-16]
  47578c:	add	x8, x8, #0x9
  475790:	str	x8, [sp, #24]
  475794:	ldr	x0, [sp, #24]
  475798:	ldr	x1, [sp, #32]
  47579c:	bl	402bb0 <strcmp@plt>
  4757a0:	cbz	w0, 4758e4 <renameat2@@Base+0x204c>
  4757a4:	ldr	x8, [sp, #24]
  4757a8:	ldrb	w9, [x8]
  4757ac:	cbnz	w9, 475898 <renameat2@@Base+0x2000>
  4757b0:	ldr	x8, [sp, #24]
  4757b4:	ldur	x9, [x29, #-16]
  4757b8:	add	x9, x9, #0x9
  4757bc:	cmp	x8, x9
  4757c0:	b.ne	4757d0 <renameat2@@Base+0x1f38>  // b.any
  4757c4:	ldur	x8, [x29, #-16]
  4757c8:	ldrb	w9, [x8, #8]
  4757cc:	cbnz	w9, 475898 <renameat2@@Base+0x2000>
  4757d0:	ldr	x0, [sp, #32]
  4757d4:	bl	402780 <strlen@plt>
  4757d8:	add	x8, x0, #0x1
  4757dc:	str	x8, [sp, #16]
  4757e0:	ldr	x8, [sp, #24]
  4757e4:	ldur	x9, [x29, #-16]
  4757e8:	add	x9, x9, #0x9
  4757ec:	subs	x8, x8, x9
  4757f0:	str	x8, [sp, #8]
  4757f4:	ldr	x8, [sp, #8]
  4757f8:	mov	x9, #0xffffffffffffffff    	// #-1
  4757fc:	subs	x8, x9, x8
  475800:	ldr	x9, [sp, #16]
  475804:	cmp	x8, x9
  475808:	b.cs	475828 <renameat2@@Base+0x1f90>  // b.hs, b.nlast
  47580c:	bl	402e50 <__errno_location@plt>
  475810:	mov	w8, #0xc                   	// #12
  475814:	str	w8, [x0]
  475818:	mov	w8, wzr
  47581c:	and	w8, w8, #0x1
  475820:	sturb	w8, [x29, #-1]
  475824:	b	4758fc <renameat2@@Base+0x2064>
  475828:	ldr	x8, [sp, #8]
  47582c:	ldr	x9, [sp, #16]
  475830:	add	x8, x8, x9
  475834:	cmp	x8, #0x77
  475838:	b.cs	475850 <renameat2@@Base+0x1fb8>  // b.hs, b.nlast
  47583c:	ldr	x0, [sp, #24]
  475840:	ldr	x1, [sp, #32]
  475844:	ldr	x2, [sp, #16]
  475848:	bl	4754dc <renameat2@@Base+0x1c44>
  47584c:	b	475894 <renameat2@@Base+0x1ffc>
  475850:	ldr	x0, [sp, #32]
  475854:	bl	4753f0 <renameat2@@Base+0x1b58>
  475858:	ldur	x8, [x29, #-16]
  47585c:	str	x0, [x8]
  475860:	stur	x0, [x29, #-16]
  475864:	ldur	x8, [x29, #-16]
  475868:	cbnz	x8, 47587c <renameat2@@Base+0x1fe4>
  47586c:	mov	w8, wzr
  475870:	and	w8, w8, #0x1
  475874:	sturb	w8, [x29, #-1]
  475878:	b	4758fc <renameat2@@Base+0x2064>
  47587c:	ldur	x8, [x29, #-16]
  475880:	mov	w9, #0x0                   	// #0
  475884:	strb	w9, [x8, #8]
  475888:	ldur	x8, [x29, #-16]
  47588c:	add	x8, x8, #0x9
  475890:	str	x8, [sp, #24]
  475894:	b	4758e4 <renameat2@@Base+0x204c>
  475898:	ldr	x0, [sp, #24]
  47589c:	bl	402780 <strlen@plt>
  4758a0:	add	x8, x0, #0x1
  4758a4:	ldr	x9, [sp, #24]
  4758a8:	add	x8, x9, x8
  4758ac:	str	x8, [sp, #24]
  4758b0:	ldr	x8, [sp, #24]
  4758b4:	ldrb	w10, [x8]
  4758b8:	cbnz	w10, 4758e0 <renameat2@@Base+0x2048>
  4758bc:	ldur	x8, [x29, #-16]
  4758c0:	ldr	x8, [x8]
  4758c4:	cbz	x8, 4758e0 <renameat2@@Base+0x2048>
  4758c8:	ldur	x8, [x29, #-16]
  4758cc:	ldr	x8, [x8]
  4758d0:	stur	x8, [x29, #-16]
  4758d4:	ldur	x8, [x29, #-16]
  4758d8:	add	x8, x8, #0x9
  4758dc:	str	x8, [sp, #24]
  4758e0:	b	475794 <renameat2@@Base+0x1efc>
  4758e4:	ldr	x8, [sp, #24]
  4758e8:	ldur	x9, [x29, #-24]
  4758ec:	str	x8, [x9, #48]
  4758f0:	mov	w10, #0x1                   	// #1
  4758f4:	and	w10, w10, #0x1
  4758f8:	sturb	w10, [x29, #-1]
  4758fc:	ldurb	w8, [x29, #-1]
  475900:	and	w0, w8, #0x1
  475904:	ldp	x29, x30, [sp, #64]
  475908:	add	sp, sp, #0x50
  47590c:	ret
  475910:	sub	sp, sp, #0x30
  475914:	stp	x29, x30, [sp, #32]
  475918:	add	x29, sp, #0x20
  47591c:	str	x0, [sp, #16]
  475920:	ldr	x8, [sp, #16]
  475924:	cmp	x8, #0x1
  475928:	b.ne	47593c <renameat2@@Base+0x20a4>  // b.any
  47592c:	mov	w8, #0x1                   	// #1
  475930:	and	w8, w8, #0x1
  475934:	sturb	w8, [x29, #-1]
  475938:	b	475994 <renameat2@@Base+0x20fc>
  47593c:	bl	402e50 <__errno_location@plt>
  475940:	ldr	w8, [x0]
  475944:	str	w8, [sp, #12]
  475948:	ldr	x0, [sp, #16]
  47594c:	bl	475b74 <renameat2@@Base+0x22dc>
  475950:	and	w8, w0, #0x1
  475954:	strb	w8, [sp, #11]
  475958:	ldrb	w8, [sp, #11]
  47595c:	tbnz	w8, #0, 47596c <renameat2@@Base+0x20d4>
  475960:	bl	402e50 <__errno_location@plt>
  475964:	ldr	w8, [x0]
  475968:	str	w8, [sp, #12]
  47596c:	ldr	x0, [sp, #16]
  475970:	bl	47552c <renameat2@@Base+0x1c94>
  475974:	ldr	w8, [sp, #12]
  475978:	str	w8, [sp, #4]
  47597c:	bl	402e50 <__errno_location@plt>
  475980:	ldr	w8, [sp, #4]
  475984:	str	w8, [x0]
  475988:	ldrb	w9, [sp, #11]
  47598c:	and	w9, w9, #0x1
  475990:	sturb	w9, [x29, #-1]
  475994:	ldurb	w8, [x29, #-1]
  475998:	and	w0, w8, #0x1
  47599c:	ldp	x29, x30, [sp, #32]
  4759a0:	add	sp, sp, #0x30
  4759a4:	ret
  4759a8:	sub	sp, sp, #0x80
  4759ac:	stp	x29, x30, [sp, #112]
  4759b0:	add	x29, sp, #0x70
  4759b4:	stur	x0, [x29, #-16]
  4759b8:	stur	x1, [x29, #-24]
  4759bc:	ldur	x8, [x29, #-16]
  4759c0:	cbnz	x8, 4759d4 <renameat2@@Base+0x213c>
  4759c4:	ldur	x0, [x29, #-24]
  4759c8:	bl	402eb0 <timegm@plt>
  4759cc:	stur	x0, [x29, #-8]
  4759d0:	b	475a68 <renameat2@@Base+0x21d0>
  4759d4:	ldur	x0, [x29, #-16]
  4759d8:	bl	475638 <renameat2@@Base+0x1da0>
  4759dc:	stur	x0, [x29, #-32]
  4759e0:	ldur	x8, [x29, #-32]
  4759e4:	cbz	x8, 475a60 <renameat2@@Base+0x21c8>
  4759e8:	ldur	x0, [x29, #-24]
  4759ec:	bl	402b20 <mktime@plt>
  4759f0:	stur	x0, [x29, #-40]
  4759f4:	mov	x8, #0xffffffffffffffff    	// #-1
  4759f8:	stur	x8, [x29, #-48]
  4759fc:	ldur	x8, [x29, #-40]
  475a00:	ldur	x9, [x29, #-48]
  475a04:	cmp	x8, x9
  475a08:	b.ne	475a2c <renameat2@@Base+0x2194>  // b.any
  475a0c:	sub	x0, x29, #0x28
  475a10:	add	x1, sp, #0x8
  475a14:	bl	402830 <localtime_r@plt>
  475a18:	cbz	x0, 475a44 <renameat2@@Base+0x21ac>
  475a1c:	ldur	x0, [x29, #-24]
  475a20:	add	x1, sp, #0x8
  475a24:	bl	475a78 <renameat2@@Base+0x21e0>
  475a28:	cbz	w0, 475a44 <renameat2@@Base+0x21ac>
  475a2c:	ldur	x0, [x29, #-16]
  475a30:	ldur	x1, [x29, #-24]
  475a34:	bl	47570c <renameat2@@Base+0x1e74>
  475a38:	tbnz	w0, #0, 475a44 <renameat2@@Base+0x21ac>
  475a3c:	ldur	x8, [x29, #-48]
  475a40:	stur	x8, [x29, #-40]
  475a44:	ldur	x0, [x29, #-32]
  475a48:	bl	475910 <renameat2@@Base+0x2078>
  475a4c:	tbnz	w0, #0, 475a54 <renameat2@@Base+0x21bc>
  475a50:	b	475a60 <renameat2@@Base+0x21c8>
  475a54:	ldur	x8, [x29, #-40]
  475a58:	stur	x8, [x29, #-8]
  475a5c:	b	475a68 <renameat2@@Base+0x21d0>
  475a60:	mov	x8, #0xffffffffffffffff    	// #-1
  475a64:	stur	x8, [x29, #-8]
  475a68:	ldur	x0, [x29, #-8]
  475a6c:	ldp	x29, x30, [sp, #112]
  475a70:	add	sp, sp, #0x80
  475a74:	ret
  475a78:	sub	sp, sp, #0x30
  475a7c:	stp	x29, x30, [sp, #32]
  475a80:	add	x29, sp, #0x20
  475a84:	stur	x0, [x29, #-8]
  475a88:	str	x1, [sp, #16]
  475a8c:	ldur	x8, [x29, #-8]
  475a90:	ldr	w9, [x8]
  475a94:	ldr	x8, [sp, #16]
  475a98:	ldr	w10, [x8]
  475a9c:	eor	w9, w9, w10
  475aa0:	ldur	x8, [x29, #-8]
  475aa4:	ldr	w10, [x8, #4]
  475aa8:	ldr	x8, [sp, #16]
  475aac:	ldr	w11, [x8, #4]
  475ab0:	eor	w10, w10, w11
  475ab4:	orr	w9, w9, w10
  475ab8:	ldur	x8, [x29, #-8]
  475abc:	ldr	w10, [x8, #8]
  475ac0:	ldr	x8, [sp, #16]
  475ac4:	ldr	w11, [x8, #8]
  475ac8:	eor	w10, w10, w11
  475acc:	orr	w9, w9, w10
  475ad0:	ldur	x8, [x29, #-8]
  475ad4:	ldr	w10, [x8, #12]
  475ad8:	ldr	x8, [sp, #16]
  475adc:	ldr	w11, [x8, #12]
  475ae0:	eor	w10, w10, w11
  475ae4:	orr	w9, w9, w10
  475ae8:	ldur	x8, [x29, #-8]
  475aec:	ldr	w10, [x8, #16]
  475af0:	ldr	x8, [sp, #16]
  475af4:	ldr	w11, [x8, #16]
  475af8:	eor	w10, w10, w11
  475afc:	orr	w9, w9, w10
  475b00:	ldur	x8, [x29, #-8]
  475b04:	ldr	w10, [x8, #20]
  475b08:	ldr	x8, [sp, #16]
  475b0c:	ldr	w11, [x8, #20]
  475b10:	eor	w10, w10, w11
  475b14:	orr	w9, w9, w10
  475b18:	ldur	x8, [x29, #-8]
  475b1c:	ldr	w0, [x8, #32]
  475b20:	ldr	x8, [sp, #16]
  475b24:	ldr	w1, [x8, #32]
  475b28:	str	w9, [sp, #12]
  475b2c:	bl	475c44 <renameat2@@Base+0x23ac>
  475b30:	and	w9, w0, #0x1
  475b34:	ldr	w10, [sp, #12]
  475b38:	orr	w9, w10, w9
  475b3c:	cmp	w9, #0x0
  475b40:	cset	w9, ne  // ne = any
  475b44:	eor	w9, w9, #0x1
  475b48:	and	w0, w9, #0x1
  475b4c:	ldp	x29, x30, [sp, #32]
  475b50:	add	sp, sp, #0x30
  475b54:	ret
  475b58:	stp	x29, x30, [sp, #-16]!
  475b5c:	mov	x29, sp
  475b60:	adrp	x0, 47a000 <renameat2@@Base+0x6768>
  475b64:	add	x0, x0, #0x255
  475b68:	bl	402e70 <getenv@plt>
  475b6c:	ldp	x29, x30, [sp], #16
  475b70:	ret
  475b74:	sub	sp, sp, #0x30
  475b78:	stp	x29, x30, [sp, #32]
  475b7c:	add	x29, sp, #0x20
  475b80:	str	x0, [sp, #16]
  475b84:	ldr	x8, [sp, #16]
  475b88:	ldrb	w9, [x8, #8]
  475b8c:	cbz	w9, 475ba0 <renameat2@@Base+0x2308>
  475b90:	ldr	x8, [sp, #16]
  475b94:	add	x8, x8, #0x9
  475b98:	str	x8, [sp, #8]
  475b9c:	b	475ba8 <renameat2@@Base+0x2310>
  475ba0:	mov	x8, xzr
  475ba4:	str	x8, [sp, #8]
  475ba8:	ldr	x8, [sp, #8]
  475bac:	mov	x0, x8
  475bb0:	bl	475bec <renameat2@@Base+0x2354>
  475bb4:	cbz	w0, 475bc8 <renameat2@@Base+0x2330>
  475bb8:	mov	w8, wzr
  475bbc:	and	w8, w8, #0x1
  475bc0:	sturb	w8, [x29, #-1]
  475bc4:	b	475bd8 <renameat2@@Base+0x2340>
  475bc8:	bl	4029d0 <tzset@plt>
  475bcc:	mov	w8, #0x1                   	// #1
  475bd0:	and	w8, w8, #0x1
  475bd4:	sturb	w8, [x29, #-1]
  475bd8:	ldurb	w8, [x29, #-1]
  475bdc:	and	w0, w8, #0x1
  475be0:	ldp	x29, x30, [sp, #32]
  475be4:	add	sp, sp, #0x30
  475be8:	ret
  475bec:	sub	sp, sp, #0x20
  475bf0:	stp	x29, x30, [sp, #16]
  475bf4:	add	x29, sp, #0x10
  475bf8:	str	x0, [sp, #8]
  475bfc:	ldr	x8, [sp, #8]
  475c00:	cbz	x8, 475c20 <renameat2@@Base+0x2388>
  475c04:	ldr	x1, [sp, #8]
  475c08:	adrp	x0, 47a000 <renameat2@@Base+0x6768>
  475c0c:	add	x0, x0, #0x255
  475c10:	mov	w2, #0x1                   	// #1
  475c14:	bl	402840 <setenv@plt>
  475c18:	str	w0, [sp, #4]
  475c1c:	b	475c30 <renameat2@@Base+0x2398>
  475c20:	adrp	x0, 47a000 <renameat2@@Base+0x6768>
  475c24:	add	x0, x0, #0x255
  475c28:	bl	402d50 <unsetenv@plt>
  475c2c:	str	w0, [sp, #4]
  475c30:	ldr	w8, [sp, #4]
  475c34:	mov	w0, w8
  475c38:	ldp	x29, x30, [sp, #16]
  475c3c:	add	sp, sp, #0x20
  475c40:	ret
  475c44:	sub	sp, sp, #0x10
  475c48:	str	w0, [sp, #12]
  475c4c:	str	w1, [sp, #8]
  475c50:	ldr	w8, [sp, #12]
  475c54:	cmp	w8, #0x0
  475c58:	cset	w8, ne  // ne = any
  475c5c:	mov	w9, #0x1                   	// #1
  475c60:	eor	w8, w8, #0x1
  475c64:	and	w8, w8, #0x1
  475c68:	ldr	w10, [sp, #8]
  475c6c:	cmp	w10, #0x0
  475c70:	cset	w10, ne  // ne = any
  475c74:	eor	w9, w10, w9
  475c78:	and	w9, w9, #0x1
  475c7c:	mov	w10, #0x0                   	// #0
  475c80:	cmp	w8, w9
  475c84:	str	w10, [sp, #4]
  475c88:	b.eq	475cbc <renameat2@@Base+0x2424>  // b.none
  475c8c:	ldr	w8, [sp, #12]
  475c90:	mov	w9, wzr
  475c94:	cmp	w9, w8
  475c98:	cset	w8, gt
  475c9c:	mov	w9, #0x0                   	// #0
  475ca0:	str	w9, [sp, #4]
  475ca4:	tbnz	w8, #0, 475cbc <renameat2@@Base+0x2424>
  475ca8:	ldr	w8, [sp, #8]
  475cac:	mov	w9, wzr
  475cb0:	cmp	w9, w8
  475cb4:	cset	w8, le
  475cb8:	str	w8, [sp, #4]
  475cbc:	ldr	w8, [sp, #4]
  475cc0:	and	w0, w8, #0x1
  475cc4:	add	sp, sp, #0x10
  475cc8:	ret
  475ccc:	sub	sp, sp, #0x30
  475cd0:	stp	x29, x30, [sp, #32]
  475cd4:	add	x29, sp, #0x20
  475cd8:	mov	w8, #0x0                   	// #0
  475cdc:	stur	x0, [x29, #-8]
  475ce0:	str	x1, [sp, #16]
  475ce4:	ldr	x9, [sp, #16]
  475ce8:	add	x0, x9, #0x1
  475cec:	str	w8, [sp, #4]
  475cf0:	bl	474878 <renameat2@@Base+0xfe0>
  475cf4:	str	x0, [sp, #8]
  475cf8:	ldr	x0, [sp, #8]
  475cfc:	ldur	x1, [x29, #-8]
  475d00:	ldr	x2, [sp, #16]
  475d04:	bl	402760 <memcpy@plt>
  475d08:	ldr	x9, [sp, #8]
  475d0c:	ldr	x10, [sp, #16]
  475d10:	add	x9, x9, x10
  475d14:	ldr	w8, [sp, #4]
  475d18:	strb	w8, [x9]
  475d1c:	ldr	x0, [sp, #8]
  475d20:	ldp	x29, x30, [sp, #32]
  475d24:	add	sp, sp, #0x30
  475d28:	ret
  475d2c:	sub	sp, sp, #0x10
  475d30:	mov	w8, #0x40                  	// #64
  475d34:	str	x0, [sp, #8]
  475d38:	str	w1, [sp, #4]
  475d3c:	ldr	x9, [sp, #8]
  475d40:	ldr	w10, [sp, #4]
  475d44:	mov	w11, w10
  475d48:	lsl	x9, x9, x11
  475d4c:	ldr	x11, [sp, #8]
  475d50:	ldr	w10, [sp, #4]
  475d54:	subs	w8, w8, w10
  475d58:	mov	w12, w8
  475d5c:	lsr	x11, x11, x12
  475d60:	orr	x0, x9, x11
  475d64:	add	sp, sp, #0x10
  475d68:	ret
  475d6c:	sub	sp, sp, #0x10
  475d70:	mov	w8, #0x40                  	// #64
  475d74:	str	x0, [sp, #8]
  475d78:	str	w1, [sp, #4]
  475d7c:	ldr	x9, [sp, #8]
  475d80:	ldr	w10, [sp, #4]
  475d84:	mov	w11, w10
  475d88:	lsr	x9, x9, x11
  475d8c:	ldr	x11, [sp, #8]
  475d90:	ldr	w10, [sp, #4]
  475d94:	subs	w8, w8, w10
  475d98:	mov	w12, w8
  475d9c:	lsl	x11, x11, x12
  475da0:	orr	x0, x9, x11
  475da4:	add	sp, sp, #0x10
  475da8:	ret
  475dac:	sub	sp, sp, #0x10
  475db0:	mov	w8, #0x20                  	// #32
  475db4:	str	w0, [sp, #12]
  475db8:	str	w1, [sp, #8]
  475dbc:	ldr	w9, [sp, #12]
  475dc0:	ldr	w10, [sp, #8]
  475dc4:	lsl	w9, w9, w10
  475dc8:	ldr	w10, [sp, #12]
  475dcc:	ldr	w11, [sp, #8]
  475dd0:	subs	w8, w8, w11
  475dd4:	lsr	w8, w10, w8
  475dd8:	orr	w0, w9, w8
  475ddc:	add	sp, sp, #0x10
  475de0:	ret
  475de4:	sub	sp, sp, #0x10
  475de8:	mov	w8, #0x20                  	// #32
  475dec:	str	w0, [sp, #12]
  475df0:	str	w1, [sp, #8]
  475df4:	ldr	w9, [sp, #12]
  475df8:	ldr	w10, [sp, #8]
  475dfc:	lsr	w9, w9, w10
  475e00:	ldr	w10, [sp, #12]
  475e04:	ldr	w11, [sp, #8]
  475e08:	subs	w8, w8, w11
  475e0c:	lsl	w8, w10, w8
  475e10:	orr	w0, w9, w8
  475e14:	add	sp, sp, #0x10
  475e18:	ret
  475e1c:	sub	sp, sp, #0x10
  475e20:	mov	x8, #0x40                  	// #64
  475e24:	str	x0, [sp, #8]
  475e28:	str	w1, [sp, #4]
  475e2c:	ldr	x9, [sp, #8]
  475e30:	ldr	w10, [sp, #4]
  475e34:	mov	w11, w10
  475e38:	lsl	x9, x9, x11
  475e3c:	ldr	x11, [sp, #8]
  475e40:	ldrsw	x12, [sp, #4]
  475e44:	subs	x8, x8, x12
  475e48:	lsr	x8, x11, x8
  475e4c:	orr	x0, x9, x8
  475e50:	add	sp, sp, #0x10
  475e54:	ret
  475e58:	sub	sp, sp, #0x10
  475e5c:	mov	x8, #0x40                  	// #64
  475e60:	str	x0, [sp, #8]
  475e64:	str	w1, [sp, #4]
  475e68:	ldr	x9, [sp, #8]
  475e6c:	ldr	w10, [sp, #4]
  475e70:	mov	w11, w10
  475e74:	lsr	x9, x9, x11
  475e78:	ldr	x11, [sp, #8]
  475e7c:	ldrsw	x12, [sp, #4]
  475e80:	subs	x8, x8, x12
  475e84:	lsl	x8, x11, x8
  475e88:	orr	x0, x9, x8
  475e8c:	add	sp, sp, #0x10
  475e90:	ret
  475e94:	sub	sp, sp, #0x10
  475e98:	mov	w8, #0x10                  	// #16
  475e9c:	strh	w0, [sp, #14]
  475ea0:	str	w1, [sp, #8]
  475ea4:	ldrh	w9, [sp, #14]
  475ea8:	ldr	w10, [sp, #8]
  475eac:	lsl	w9, w9, w10
  475eb0:	ldrh	w10, [sp, #14]
  475eb4:	ldr	w11, [sp, #8]
  475eb8:	subs	w8, w8, w11
  475ebc:	asr	w8, w10, w8
  475ec0:	orr	w8, w9, w8
  475ec4:	and	w8, w8, #0xffff
  475ec8:	mov	w0, w8
  475ecc:	add	sp, sp, #0x10
  475ed0:	ret
  475ed4:	sub	sp, sp, #0x10
  475ed8:	mov	w8, #0x10                  	// #16
  475edc:	strh	w0, [sp, #14]
  475ee0:	str	w1, [sp, #8]
  475ee4:	ldrh	w9, [sp, #14]
  475ee8:	ldr	w10, [sp, #8]
  475eec:	asr	w9, w9, w10
  475ef0:	ldrh	w10, [sp, #14]
  475ef4:	ldr	w11, [sp, #8]
  475ef8:	subs	w8, w8, w11
  475efc:	lsl	w8, w10, w8
  475f00:	orr	w8, w9, w8
  475f04:	and	w8, w8, #0xffff
  475f08:	mov	w0, w8
  475f0c:	add	sp, sp, #0x10
  475f10:	ret
  475f14:	sub	sp, sp, #0x10
  475f18:	mov	w8, #0x8                   	// #8
  475f1c:	strb	w0, [sp, #15]
  475f20:	str	w1, [sp, #8]
  475f24:	ldrb	w9, [sp, #15]
  475f28:	ldr	w10, [sp, #8]
  475f2c:	lsl	w9, w9, w10
  475f30:	ldrb	w10, [sp, #15]
  475f34:	ldr	w11, [sp, #8]
  475f38:	subs	w8, w8, w11
  475f3c:	asr	w8, w10, w8
  475f40:	orr	w8, w9, w8
  475f44:	and	w8, w8, #0xff
  475f48:	mov	w0, w8
  475f4c:	add	sp, sp, #0x10
  475f50:	ret
  475f54:	sub	sp, sp, #0x10
  475f58:	mov	w8, #0x8                   	// #8
  475f5c:	strb	w0, [sp, #15]
  475f60:	str	w1, [sp, #8]
  475f64:	ldrb	w9, [sp, #15]
  475f68:	ldr	w10, [sp, #8]
  475f6c:	asr	w9, w9, w10
  475f70:	ldrb	w10, [sp, #15]
  475f74:	ldr	w11, [sp, #8]
  475f78:	subs	w8, w8, w11
  475f7c:	lsl	w8, w10, w8
  475f80:	orr	w8, w9, w8
  475f84:	and	w8, w8, #0xff
  475f88:	mov	w0, w8
  475f8c:	add	sp, sp, #0x10
  475f90:	ret
  475f94:	sub	sp, sp, #0x10
  475f98:	str	w0, [sp, #8]
  475f9c:	ldr	w8, [sp, #8]
  475fa0:	subs	w9, w8, #0x30
  475fa4:	cmp	w9, #0x9
  475fa8:	str	w8, [sp, #4]
  475fac:	b.ls	475fe4 <renameat2@@Base+0x274c>  // b.plast
  475fb0:	b	475fb4 <renameat2@@Base+0x271c>
  475fb4:	ldr	w8, [sp, #4]
  475fb8:	subs	w9, w8, #0x41
  475fbc:	cmp	w9, #0x19
  475fc0:	b.ls	475fe4 <renameat2@@Base+0x274c>  // b.plast
  475fc4:	b	475fc8 <renameat2@@Base+0x2730>
  475fc8:	ldr	w8, [sp, #4]
  475fcc:	subs	w9, w8, #0x61
  475fd0:	cmp	w9, #0x19
  475fd4:	cset	w9, ls  // ls = plast
  475fd8:	eor	w9, w9, #0x1
  475fdc:	tbnz	w9, #0, 475ff4 <renameat2@@Base+0x275c>
  475fe0:	b	475fe4 <renameat2@@Base+0x274c>
  475fe4:	mov	w8, #0x1                   	// #1
  475fe8:	and	w8, w8, #0x1
  475fec:	strb	w8, [sp, #15]
  475ff0:	b	476000 <renameat2@@Base+0x2768>
  475ff4:	mov	w8, wzr
  475ff8:	and	w8, w8, #0x1
  475ffc:	strb	w8, [sp, #15]
  476000:	ldrb	w8, [sp, #15]
  476004:	and	w0, w8, #0x1
  476008:	add	sp, sp, #0x10
  47600c:	ret
  476010:	sub	sp, sp, #0x10
  476014:	str	w0, [sp, #8]
  476018:	ldr	w8, [sp, #8]
  47601c:	subs	w9, w8, #0x41
  476020:	cmp	w9, #0x19
  476024:	str	w8, [sp, #4]
  476028:	b.ls	47604c <renameat2@@Base+0x27b4>  // b.plast
  47602c:	b	476030 <renameat2@@Base+0x2798>
  476030:	ldr	w8, [sp, #4]
  476034:	subs	w9, w8, #0x61
  476038:	cmp	w9, #0x19
  47603c:	cset	w9, ls  // ls = plast
  476040:	eor	w9, w9, #0x1
  476044:	tbnz	w9, #0, 47605c <renameat2@@Base+0x27c4>
  476048:	b	47604c <renameat2@@Base+0x27b4>
  47604c:	mov	w8, #0x1                   	// #1
  476050:	and	w8, w8, #0x1
  476054:	strb	w8, [sp, #15]
  476058:	b	476068 <renameat2@@Base+0x27d0>
  47605c:	mov	w8, wzr
  476060:	and	w8, w8, #0x1
  476064:	strb	w8, [sp, #15]
  476068:	ldrb	w8, [sp, #15]
  47606c:	and	w0, w8, #0x1
  476070:	add	sp, sp, #0x10
  476074:	ret
  476078:	sub	sp, sp, #0x10
  47607c:	str	w0, [sp, #8]
  476080:	ldr	w8, [sp, #8]
  476084:	subs	w8, w8, #0x0
  476088:	cmp	w8, #0x7f
  47608c:	cset	w8, ls  // ls = plast
  476090:	eor	w8, w8, #0x1
  476094:	tbnz	w8, #0, 4760ac <renameat2@@Base+0x2814>
  476098:	b	47609c <renameat2@@Base+0x2804>
  47609c:	mov	w8, #0x1                   	// #1
  4760a0:	and	w8, w8, #0x1
  4760a4:	strb	w8, [sp, #15]
  4760a8:	b	4760b8 <renameat2@@Base+0x2820>
  4760ac:	mov	w8, wzr
  4760b0:	and	w8, w8, #0x1
  4760b4:	strb	w8, [sp, #15]
  4760b8:	ldrb	w8, [sp, #15]
  4760bc:	and	w0, w8, #0x1
  4760c0:	add	sp, sp, #0x10
  4760c4:	ret
  4760c8:	sub	sp, sp, #0x10
  4760cc:	str	w0, [sp, #12]
  4760d0:	ldr	w8, [sp, #12]
  4760d4:	mov	w9, #0x1                   	// #1
  4760d8:	cmp	w8, #0x20
  4760dc:	str	w9, [sp, #8]
  4760e0:	b.eq	4760f4 <renameat2@@Base+0x285c>  // b.none
  4760e4:	ldr	w8, [sp, #12]
  4760e8:	cmp	w8, #0x9
  4760ec:	cset	w8, eq  // eq = none
  4760f0:	str	w8, [sp, #8]
  4760f4:	ldr	w8, [sp, #8]
  4760f8:	and	w0, w8, #0x1
  4760fc:	add	sp, sp, #0x10
  476100:	ret
  476104:	sub	sp, sp, #0x10
  476108:	str	w0, [sp, #8]
  47610c:	ldr	w8, [sp, #8]
  476110:	subs	w9, w8, #0x0
  476114:	cmp	w9, #0x1f
  476118:	str	w8, [sp, #4]
  47611c:	b.ls	47613c <renameat2@@Base+0x28a4>  // b.plast
  476120:	b	476124 <renameat2@@Base+0x288c>
  476124:	ldr	w8, [sp, #4]
  476128:	cmp	w8, #0x7f
  47612c:	cset	w9, eq  // eq = none
  476130:	eor	w9, w9, #0x1
  476134:	tbnz	w9, #0, 47614c <renameat2@@Base+0x28b4>
  476138:	b	47613c <renameat2@@Base+0x28a4>
  47613c:	mov	w8, #0x1                   	// #1
  476140:	and	w8, w8, #0x1
  476144:	strb	w8, [sp, #15]
  476148:	b	476158 <renameat2@@Base+0x28c0>
  47614c:	mov	w8, wzr
  476150:	and	w8, w8, #0x1
  476154:	strb	w8, [sp, #15]
  476158:	ldrb	w8, [sp, #15]
  47615c:	and	w0, w8, #0x1
  476160:	add	sp, sp, #0x10
  476164:	ret
  476168:	sub	sp, sp, #0x10
  47616c:	str	w0, [sp, #8]
  476170:	ldr	w8, [sp, #8]
  476174:	subs	w8, w8, #0x30
  476178:	cmp	w8, #0x9
  47617c:	cset	w8, ls  // ls = plast
  476180:	eor	w8, w8, #0x1
  476184:	tbnz	w8, #0, 47619c <renameat2@@Base+0x2904>
  476188:	b	47618c <renameat2@@Base+0x28f4>
  47618c:	mov	w8, #0x1                   	// #1
  476190:	and	w8, w8, #0x1
  476194:	strb	w8, [sp, #15]
  476198:	b	4761a8 <renameat2@@Base+0x2910>
  47619c:	mov	w8, wzr
  4761a0:	and	w8, w8, #0x1
  4761a4:	strb	w8, [sp, #15]
  4761a8:	ldrb	w8, [sp, #15]
  4761ac:	and	w0, w8, #0x1
  4761b0:	add	sp, sp, #0x10
  4761b4:	ret
  4761b8:	sub	sp, sp, #0x10
  4761bc:	str	w0, [sp, #8]
  4761c0:	ldr	w8, [sp, #8]
  4761c4:	subs	w8, w8, #0x21
  4761c8:	cmp	w8, #0x5d
  4761cc:	cset	w8, ls  // ls = plast
  4761d0:	eor	w8, w8, #0x1
  4761d4:	tbnz	w8, #0, 4761ec <renameat2@@Base+0x2954>
  4761d8:	b	4761dc <renameat2@@Base+0x2944>
  4761dc:	mov	w8, #0x1                   	// #1
  4761e0:	and	w8, w8, #0x1
  4761e4:	strb	w8, [sp, #15]
  4761e8:	b	4761f8 <renameat2@@Base+0x2960>
  4761ec:	mov	w8, wzr
  4761f0:	and	w8, w8, #0x1
  4761f4:	strb	w8, [sp, #15]
  4761f8:	ldrb	w8, [sp, #15]
  4761fc:	and	w0, w8, #0x1
  476200:	add	sp, sp, #0x10
  476204:	ret
  476208:	sub	sp, sp, #0x10
  47620c:	str	w0, [sp, #8]
  476210:	ldr	w8, [sp, #8]
  476214:	subs	w8, w8, #0x61
  476218:	cmp	w8, #0x19
  47621c:	cset	w8, ls  // ls = plast
  476220:	eor	w8, w8, #0x1
  476224:	tbnz	w8, #0, 47623c <renameat2@@Base+0x29a4>
  476228:	b	47622c <renameat2@@Base+0x2994>
  47622c:	mov	w8, #0x1                   	// #1
  476230:	and	w8, w8, #0x1
  476234:	strb	w8, [sp, #15]
  476238:	b	476248 <renameat2@@Base+0x29b0>
  47623c:	mov	w8, wzr
  476240:	and	w8, w8, #0x1
  476244:	strb	w8, [sp, #15]
  476248:	ldrb	w8, [sp, #15]
  47624c:	and	w0, w8, #0x1
  476250:	add	sp, sp, #0x10
  476254:	ret
  476258:	sub	sp, sp, #0x10
  47625c:	str	w0, [sp, #8]
  476260:	ldr	w8, [sp, #8]
  476264:	subs	w8, w8, #0x20
  476268:	cmp	w8, #0x5e
  47626c:	cset	w8, ls  // ls = plast
  476270:	eor	w8, w8, #0x1
  476274:	tbnz	w8, #0, 47628c <renameat2@@Base+0x29f4>
  476278:	b	47627c <renameat2@@Base+0x29e4>
  47627c:	mov	w8, #0x1                   	// #1
  476280:	and	w8, w8, #0x1
  476284:	strb	w8, [sp, #15]
  476288:	b	476298 <renameat2@@Base+0x2a00>
  47628c:	mov	w8, wzr
  476290:	and	w8, w8, #0x1
  476294:	strb	w8, [sp, #15]
  476298:	ldrb	w8, [sp, #15]
  47629c:	and	w0, w8, #0x1
  4762a0:	add	sp, sp, #0x10
  4762a4:	ret
  4762a8:	sub	sp, sp, #0x10
  4762ac:	str	w0, [sp, #8]
  4762b0:	ldr	w8, [sp, #8]
  4762b4:	subs	w8, w8, #0x21
  4762b8:	mov	w9, w8
  4762bc:	ubfx	x9, x9, #0, #32
  4762c0:	cmp	x9, #0x5d
  4762c4:	str	x9, [sp]
  4762c8:	b.hi	4762f4 <renameat2@@Base+0x2a5c>  // b.pmore
  4762cc:	adrp	x8, 47f000 <renameat2@@Base+0xb768>
  4762d0:	add	x8, x8, #0x2f8
  4762d4:	ldr	x11, [sp]
  4762d8:	ldrsw	x10, [x8, x11, lsl #2]
  4762dc:	add	x9, x8, x10
  4762e0:	br	x9
  4762e4:	mov	w8, #0x1                   	// #1
  4762e8:	and	w8, w8, #0x1
  4762ec:	strb	w8, [sp, #15]
  4762f0:	b	476300 <renameat2@@Base+0x2a68>
  4762f4:	mov	w8, wzr
  4762f8:	and	w8, w8, #0x1
  4762fc:	strb	w8, [sp, #15]
  476300:	ldrb	w8, [sp, #15]
  476304:	and	w0, w8, #0x1
  476308:	add	sp, sp, #0x10
  47630c:	ret
  476310:	sub	sp, sp, #0x10
  476314:	str	w0, [sp, #8]
  476318:	ldr	w8, [sp, #8]
  47631c:	subs	w9, w8, #0x9
  476320:	cmp	w9, #0x4
  476324:	str	w8, [sp, #4]
  476328:	b.ls	476348 <renameat2@@Base+0x2ab0>  // b.plast
  47632c:	b	476330 <renameat2@@Base+0x2a98>
  476330:	ldr	w8, [sp, #4]
  476334:	cmp	w8, #0x20
  476338:	cset	w9, eq  // eq = none
  47633c:	eor	w9, w9, #0x1
  476340:	tbnz	w9, #0, 476358 <renameat2@@Base+0x2ac0>
  476344:	b	476348 <renameat2@@Base+0x2ab0>
  476348:	mov	w8, #0x1                   	// #1
  47634c:	and	w8, w8, #0x1
  476350:	strb	w8, [sp, #15]
  476354:	b	476364 <renameat2@@Base+0x2acc>
  476358:	mov	w8, wzr
  47635c:	and	w8, w8, #0x1
  476360:	strb	w8, [sp, #15]
  476364:	ldrb	w8, [sp, #15]
  476368:	and	w0, w8, #0x1
  47636c:	add	sp, sp, #0x10
  476370:	ret
  476374:	sub	sp, sp, #0x10
  476378:	str	w0, [sp, #8]
  47637c:	ldr	w8, [sp, #8]
  476380:	subs	w8, w8, #0x41
  476384:	cmp	w8, #0x19
  476388:	cset	w8, ls  // ls = plast
  47638c:	eor	w8, w8, #0x1
  476390:	tbnz	w8, #0, 4763a8 <renameat2@@Base+0x2b10>
  476394:	b	476398 <renameat2@@Base+0x2b00>
  476398:	mov	w8, #0x1                   	// #1
  47639c:	and	w8, w8, #0x1
  4763a0:	strb	w8, [sp, #15]
  4763a4:	b	4763b4 <renameat2@@Base+0x2b1c>
  4763a8:	mov	w8, wzr
  4763ac:	and	w8, w8, #0x1
  4763b0:	strb	w8, [sp, #15]
  4763b4:	ldrb	w8, [sp, #15]
  4763b8:	and	w0, w8, #0x1
  4763bc:	add	sp, sp, #0x10
  4763c0:	ret
  4763c4:	sub	sp, sp, #0x10
  4763c8:	str	w0, [sp, #8]
  4763cc:	ldr	w8, [sp, #8]
  4763d0:	subs	w9, w8, #0x30
  4763d4:	cmp	w9, #0x9
  4763d8:	str	w8, [sp, #4]
  4763dc:	b.ls	476414 <renameat2@@Base+0x2b7c>  // b.plast
  4763e0:	b	4763e4 <renameat2@@Base+0x2b4c>
  4763e4:	ldr	w8, [sp, #4]
  4763e8:	subs	w9, w8, #0x41
  4763ec:	cmp	w9, #0x5
  4763f0:	b.ls	476414 <renameat2@@Base+0x2b7c>  // b.plast
  4763f4:	b	4763f8 <renameat2@@Base+0x2b60>
  4763f8:	ldr	w8, [sp, #4]
  4763fc:	subs	w9, w8, #0x61
  476400:	cmp	w9, #0x5
  476404:	cset	w9, ls  // ls = plast
  476408:	eor	w9, w9, #0x1
  47640c:	tbnz	w9, #0, 476424 <renameat2@@Base+0x2b8c>
  476410:	b	476414 <renameat2@@Base+0x2b7c>
  476414:	mov	w8, #0x1                   	// #1
  476418:	and	w8, w8, #0x1
  47641c:	strb	w8, [sp, #15]
  476420:	b	476430 <renameat2@@Base+0x2b98>
  476424:	mov	w8, wzr
  476428:	and	w8, w8, #0x1
  47642c:	strb	w8, [sp, #15]
  476430:	ldrb	w8, [sp, #15]
  476434:	and	w0, w8, #0x1
  476438:	add	sp, sp, #0x10
  47643c:	ret
  476440:	sub	sp, sp, #0x10
  476444:	str	w0, [sp, #8]
  476448:	ldr	w8, [sp, #8]
  47644c:	subs	w8, w8, #0x41
  476450:	cmp	w8, #0x19
  476454:	cset	w8, ls  // ls = plast
  476458:	eor	w8, w8, #0x1
  47645c:	tbnz	w8, #0, 476478 <renameat2@@Base+0x2be0>
  476460:	b	476464 <renameat2@@Base+0x2bcc>
  476464:	ldr	w8, [sp, #8]
  476468:	subs	w8, w8, #0x41
  47646c:	add	w8, w8, #0x61
  476470:	str	w8, [sp, #12]
  476474:	b	476480 <renameat2@@Base+0x2be8>
  476478:	ldr	w8, [sp, #8]
  47647c:	str	w8, [sp, #12]
  476480:	ldr	w0, [sp, #12]
  476484:	add	sp, sp, #0x10
  476488:	ret
  47648c:	sub	sp, sp, #0x10
  476490:	str	w0, [sp, #8]
  476494:	ldr	w8, [sp, #8]
  476498:	subs	w8, w8, #0x61
  47649c:	cmp	w8, #0x19
  4764a0:	cset	w8, ls  // ls = plast
  4764a4:	eor	w8, w8, #0x1
  4764a8:	tbnz	w8, #0, 4764c4 <renameat2@@Base+0x2c2c>
  4764ac:	b	4764b0 <renameat2@@Base+0x2c18>
  4764b0:	ldr	w8, [sp, #8]
  4764b4:	subs	w8, w8, #0x61
  4764b8:	add	w8, w8, #0x41
  4764bc:	str	w8, [sp, #12]
  4764c0:	b	4764cc <renameat2@@Base+0x2c34>
  4764c4:	ldr	w8, [sp, #8]
  4764c8:	str	w8, [sp, #12]
  4764cc:	ldr	w0, [sp, #12]
  4764d0:	add	sp, sp, #0x10
  4764d4:	ret
  4764d8:	sub	sp, sp, #0x40
  4764dc:	stp	x29, x30, [sp, #48]
  4764e0:	add	x29, sp, #0x30
  4764e4:	stur	x0, [x29, #-16]
  4764e8:	str	x1, [sp, #24]
  4764ec:	ldur	x8, [x29, #-16]
  4764f0:	str	x8, [sp, #16]
  4764f4:	ldr	x8, [sp, #24]
  4764f8:	str	x8, [sp, #8]
  4764fc:	ldr	x8, [sp, #16]
  476500:	ldr	x9, [sp, #8]
  476504:	cmp	x8, x9
  476508:	b.ne	476514 <renameat2@@Base+0x2c7c>  // b.any
  47650c:	stur	wzr, [x29, #-4]
  476510:	b	476578 <renameat2@@Base+0x2ce0>
  476514:	ldr	x8, [sp, #16]
  476518:	ldrb	w0, [x8]
  47651c:	bl	476440 <renameat2@@Base+0x2ba8>
  476520:	strb	w0, [sp, #7]
  476524:	ldr	x8, [sp, #8]
  476528:	ldrb	w0, [x8]
  47652c:	bl	476440 <renameat2@@Base+0x2ba8>
  476530:	strb	w0, [sp, #6]
  476534:	ldrb	w9, [sp, #7]
  476538:	cbnz	w9, 476540 <renameat2@@Base+0x2ca8>
  47653c:	b	476568 <renameat2@@Base+0x2cd0>
  476540:	ldr	x8, [sp, #16]
  476544:	add	x8, x8, #0x1
  476548:	str	x8, [sp, #16]
  47654c:	ldr	x8, [sp, #8]
  476550:	add	x8, x8, #0x1
  476554:	str	x8, [sp, #8]
  476558:	ldrb	w8, [sp, #7]
  47655c:	ldrb	w9, [sp, #6]
  476560:	cmp	w8, w9
  476564:	b.eq	476514 <renameat2@@Base+0x2c7c>  // b.none
  476568:	ldrb	w8, [sp, #7]
  47656c:	ldrb	w9, [sp, #6]
  476570:	subs	w8, w8, w9
  476574:	stur	w8, [x29, #-4]
  476578:	ldur	w0, [x29, #-4]
  47657c:	ldp	x29, x30, [sp, #48]
  476580:	add	sp, sp, #0x40
  476584:	ret
  476588:	sub	sp, sp, #0x20
  47658c:	stp	x29, x30, [sp, #16]
  476590:	add	x29, sp, #0x10
  476594:	mov	w8, #0x1                   	// #1
  476598:	mov	x9, xzr
  47659c:	stur	w0, [x29, #-4]
  4765a0:	sturb	w8, [x29, #-5]
  4765a4:	ldur	w0, [x29, #-4]
  4765a8:	mov	x1, x9
  4765ac:	bl	402f00 <setlocale@plt>
  4765b0:	str	x0, [sp]
  4765b4:	ldr	x9, [sp]
  4765b8:	cbz	x9, 4765ec <renameat2@@Base+0x2d54>
  4765bc:	ldr	x0, [sp]
  4765c0:	adrp	x1, 47e000 <renameat2@@Base+0xa768>
  4765c4:	add	x1, x1, #0xc6b
  4765c8:	bl	402bb0 <strcmp@plt>
  4765cc:	cbz	w0, 4765e4 <renameat2@@Base+0x2d4c>
  4765d0:	ldr	x0, [sp]
  4765d4:	adrp	x1, 47f000 <renameat2@@Base+0xb768>
  4765d8:	add	x1, x1, #0x470
  4765dc:	bl	402bb0 <strcmp@plt>
  4765e0:	cbnz	w0, 4765ec <renameat2@@Base+0x2d54>
  4765e4:	mov	w8, #0x0                   	// #0
  4765e8:	sturb	w8, [x29, #-5]
  4765ec:	ldurb	w8, [x29, #-5]
  4765f0:	and	w0, w8, #0x1
  4765f4:	ldp	x29, x30, [sp, #16]
  4765f8:	add	sp, sp, #0x20
  4765fc:	ret
  476600:	sub	sp, sp, #0x30
  476604:	stp	x29, x30, [sp, #32]
  476608:	add	x29, sp, #0x20
  47660c:	mov	w0, #0xe                   	// #14
  476610:	bl	402970 <nl_langinfo@plt>
  476614:	stur	x0, [x29, #-8]
  476618:	ldur	x8, [x29, #-8]
  47661c:	cbnz	x8, 47662c <renameat2@@Base+0x2d94>
  476620:	adrp	x8, 47a000 <renameat2@@Base+0x6768>
  476624:	add	x8, x8, #0x4c8
  476628:	stur	x8, [x29, #-8]
  47662c:	bl	4766ec <renameat2@@Base+0x2e54>
  476630:	str	x0, [sp, #16]
  476634:	ldr	x8, [sp, #16]
  476638:	ldrb	w9, [x8]
  47663c:	cbz	w9, 4766c4 <renameat2@@Base+0x2e2c>
  476640:	ldur	x0, [x29, #-8]
  476644:	ldr	x1, [sp, #16]
  476648:	bl	402bb0 <strcmp@plt>
  47664c:	cbz	w0, 47666c <renameat2@@Base+0x2dd4>
  476650:	ldr	x8, [sp, #16]
  476654:	ldrb	w9, [x8]
  476658:	cmp	w9, #0x2a
  47665c:	b.ne	476690 <renameat2@@Base+0x2df8>  // b.any
  476660:	ldr	x8, [sp, #16]
  476664:	ldrb	w9, [x8, #1]
  476668:	cbnz	w9, 476690 <renameat2@@Base+0x2df8>
  47666c:	ldr	x8, [sp, #16]
  476670:	ldr	x0, [sp, #16]
  476674:	str	x8, [sp, #8]
  476678:	bl	402780 <strlen@plt>
  47667c:	ldr	x8, [sp, #8]
  476680:	add	x9, x8, x0
  476684:	add	x9, x9, #0x1
  476688:	stur	x9, [x29, #-8]
  47668c:	b	4766c4 <renameat2@@Base+0x2e2c>
  476690:	ldr	x0, [sp, #16]
  476694:	bl	402780 <strlen@plt>
  476698:	add	x8, x0, #0x1
  47669c:	ldr	x9, [sp, #16]
  4766a0:	add	x8, x9, x8
  4766a4:	str	x8, [sp, #16]
  4766a8:	ldr	x0, [sp, #16]
  4766ac:	bl	402780 <strlen@plt>
  4766b0:	add	x8, x0, #0x1
  4766b4:	ldr	x9, [sp, #16]
  4766b8:	add	x8, x9, x8
  4766bc:	str	x8, [sp, #16]
  4766c0:	b	476634 <renameat2@@Base+0x2d9c>
  4766c4:	ldur	x8, [x29, #-8]
  4766c8:	ldrb	w9, [x8]
  4766cc:	cbnz	w9, 4766dc <renameat2@@Base+0x2e44>
  4766d0:	adrp	x8, 47f000 <renameat2@@Base+0xb768>
  4766d4:	add	x8, x8, #0x476
  4766d8:	stur	x8, [x29, #-8]
  4766dc:	ldur	x0, [x29, #-8]
  4766e0:	ldp	x29, x30, [sp, #32]
  4766e4:	add	sp, sp, #0x30
  4766e8:	ret
  4766ec:	sub	sp, sp, #0x120
  4766f0:	stp	x29, x30, [sp, #256]
  4766f4:	str	x28, [sp, #272]
  4766f8:	add	x29, sp, #0x100
  4766fc:	adrp	x8, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  476700:	add	x8, x8, #0xa10
  476704:	adrp	x9, 47a000 <renameat2@@Base+0x6768>
  476708:	add	x9, x9, #0x4c8
  47670c:	ldr	x8, [x8]
  476710:	stur	x8, [x29, #-8]
  476714:	ldur	x8, [x29, #-8]
  476718:	str	x9, [sp, #24]
  47671c:	cbnz	x8, 476b00 <renameat2@@Base+0x3268>
  476720:	mov	x8, xzr
  476724:	stur	x8, [x29, #-16]
  476728:	adrp	x8, 47f000 <renameat2@@Base+0xb768>
  47672c:	add	x8, x8, #0x47c
  476730:	stur	x8, [x29, #-32]
  476734:	adrp	x0, 47f000 <renameat2@@Base+0xb768>
  476738:	add	x0, x0, #0x48a
  47673c:	bl	402e70 <getenv@plt>
  476740:	stur	x0, [x29, #-24]
  476744:	ldur	x8, [x29, #-24]
  476748:	cbz	x8, 476758 <renameat2@@Base+0x2ec0>
  47674c:	ldur	x8, [x29, #-24]
  476750:	ldrb	w9, [x8]
  476754:	cbnz	w9, 47676c <renameat2@@Base+0x2ed4>
  476758:	mov	x8, xzr
  47675c:	stur	x8, [x29, #-16]
  476760:	adrp	x8, 47f000 <renameat2@@Base+0xb768>
  476764:	add	x8, x8, #0x49a
  476768:	stur	x8, [x29, #-24]
  47676c:	ldur	x0, [x29, #-24]
  476770:	bl	402780 <strlen@plt>
  476774:	stur	x0, [x29, #-48]
  476778:	ldur	x0, [x29, #-32]
  47677c:	bl	402780 <strlen@plt>
  476780:	stur	x0, [x29, #-56]
  476784:	ldur	x8, [x29, #-48]
  476788:	cmp	x8, #0x0
  47678c:	cset	w9, ls  // ls = plast
  476790:	mov	w10, #0x0                   	// #0
  476794:	str	w10, [sp, #20]
  476798:	tbnz	w9, #0, 4767bc <renameat2@@Base+0x2f24>
  47679c:	ldur	x8, [x29, #-24]
  4767a0:	ldur	x9, [x29, #-48]
  4767a4:	subs	x9, x9, #0x1
  4767a8:	ldrb	w10, [x8, x9]
  4767ac:	cmp	w10, #0x2f
  4767b0:	cset	w10, eq  // eq = none
  4767b4:	eor	w10, w10, #0x1
  4767b8:	str	w10, [sp, #20]
  4767bc:	ldr	w8, [sp, #20]
  4767c0:	and	w8, w8, #0x1
  4767c4:	stur	w8, [x29, #-60]
  4767c8:	ldur	x9, [x29, #-48]
  4767cc:	ldursw	x10, [x29, #-60]
  4767d0:	add	x9, x9, x10
  4767d4:	ldur	x10, [x29, #-56]
  4767d8:	add	x9, x9, x10
  4767dc:	add	x0, x9, #0x1
  4767e0:	bl	402990 <malloc@plt>
  4767e4:	stur	x0, [x29, #-40]
  4767e8:	ldur	x9, [x29, #-40]
  4767ec:	cbz	x9, 476840 <renameat2@@Base+0x2fa8>
  4767f0:	ldur	x0, [x29, #-40]
  4767f4:	ldur	x1, [x29, #-24]
  4767f8:	ldur	x2, [x29, #-48]
  4767fc:	bl	402760 <memcpy@plt>
  476800:	ldur	w8, [x29, #-60]
  476804:	cbz	w8, 47681c <renameat2@@Base+0x2f84>
  476808:	ldur	x8, [x29, #-40]
  47680c:	ldur	x9, [x29, #-48]
  476810:	add	x8, x8, x9
  476814:	mov	w10, #0x2f                  	// #47
  476818:	strb	w10, [x8]
  47681c:	ldur	x8, [x29, #-40]
  476820:	ldur	x9, [x29, #-48]
  476824:	add	x8, x8, x9
  476828:	ldursw	x9, [x29, #-60]
  47682c:	add	x0, x8, x9
  476830:	ldur	x1, [x29, #-32]
  476834:	ldur	x8, [x29, #-56]
  476838:	add	x2, x8, #0x1
  47683c:	bl	402760 <memcpy@plt>
  476840:	ldur	x0, [x29, #-16]
  476844:	bl	402c30 <free@plt>
  476848:	ldur	x8, [x29, #-40]
  47684c:	cbnz	x8, 47685c <renameat2@@Base+0x2fc4>
  476850:	ldr	x8, [sp, #24]
  476854:	stur	x8, [x29, #-8]
  476858:	b	476af0 <renameat2@@Base+0x3258>
  47685c:	ldur	x0, [x29, #-40]
  476860:	mov	w1, #0x8000                	// #32768
  476864:	bl	4029c0 <open@plt>
  476868:	stur	w0, [x29, #-64]
  47686c:	ldur	w8, [x29, #-64]
  476870:	cmp	w8, #0x0
  476874:	cset	w8, ge  // ge = tcont
  476878:	tbnz	w8, #0, 476888 <renameat2@@Base+0x2ff0>
  47687c:	ldr	x8, [sp, #24]
  476880:	stur	x8, [x29, #-8]
  476884:	b	476ae8 <renameat2@@Base+0x3250>
  476888:	ldur	w0, [x29, #-64]
  47688c:	adrp	x1, 47c000 <renameat2@@Base+0x8768>
  476890:	add	x1, x1, #0x3a4
  476894:	bl	402a40 <fdopen@plt>
  476898:	stur	x0, [x29, #-72]
  47689c:	ldur	x8, [x29, #-72]
  4768a0:	cbnz	x8, 4768b8 <renameat2@@Base+0x3020>
  4768a4:	ldur	w0, [x29, #-64]
  4768a8:	bl	402ae0 <close@plt>
  4768ac:	ldr	x8, [sp, #24]
  4768b0:	stur	x8, [x29, #-8]
  4768b4:	b	476ae8 <renameat2@@Base+0x3250>
  4768b8:	mov	x8, xzr
  4768bc:	stur	x8, [x29, #-80]
  4768c0:	stur	xzr, [x29, #-88]
  4768c4:	ldur	x0, [x29, #-72]
  4768c8:	bl	402ad0 <getc_unlocked@plt>
  4768cc:	stur	w0, [x29, #-92]
  4768d0:	ldur	w8, [x29, #-92]
  4768d4:	mov	w9, #0xffffffff            	// #-1
  4768d8:	cmp	w8, w9
  4768dc:	b.ne	4768e4 <renameat2@@Base+0x304c>  // b.any
  4768e0:	b	476ab0 <renameat2@@Base+0x3218>
  4768e4:	ldur	w8, [x29, #-92]
  4768e8:	cmp	w8, #0xa
  4768ec:	b.eq	476908 <renameat2@@Base+0x3070>  // b.none
  4768f0:	ldur	w8, [x29, #-92]
  4768f4:	cmp	w8, #0x20
  4768f8:	b.eq	476908 <renameat2@@Base+0x3070>  // b.none
  4768fc:	ldur	w8, [x29, #-92]
  476900:	cmp	w8, #0x9
  476904:	b.ne	47690c <renameat2@@Base+0x3074>  // b.any
  476908:	b	4768c4 <renameat2@@Base+0x302c>
  47690c:	ldur	w8, [x29, #-92]
  476910:	cmp	w8, #0x23
  476914:	b.ne	476970 <renameat2@@Base+0x30d8>  // b.any
  476918:	ldur	x0, [x29, #-72]
  47691c:	bl	402ad0 <getc_unlocked@plt>
  476920:	stur	w0, [x29, #-92]
  476924:	ldur	w8, [x29, #-92]
  476928:	mov	w9, #0xffffffff            	// #-1
  47692c:	mov	w10, #0x1                   	// #1
  476930:	cmp	w8, w9
  476934:	str	w10, [sp, #16]
  476938:	b.eq	47694c <renameat2@@Base+0x30b4>  // b.none
  47693c:	ldur	w8, [x29, #-92]
  476940:	cmp	w8, #0xa
  476944:	cset	w8, eq  // eq = none
  476948:	str	w8, [sp, #16]
  47694c:	ldr	w8, [sp, #16]
  476950:	eor	w8, w8, #0x1
  476954:	tbnz	w8, #0, 476918 <renameat2@@Base+0x3080>
  476958:	ldur	w8, [x29, #-92]
  47695c:	mov	w9, #0xffffffff            	// #-1
  476960:	cmp	w8, w9
  476964:	b.ne	47696c <renameat2@@Base+0x30d4>  // b.any
  476968:	b	476ab0 <renameat2@@Base+0x3218>
  47696c:	b	4768c4 <renameat2@@Base+0x302c>
  476970:	ldur	w0, [x29, #-92]
  476974:	ldur	x1, [x29, #-72]
  476978:	bl	402c40 <ungetc@plt>
  47697c:	ldur	x8, [x29, #-72]
  476980:	mov	x0, x8
  476984:	adrp	x1, 47f000 <renameat2@@Base+0xb768>
  476988:	add	x1, x1, #0x4a3
  47698c:	add	x2, sp, #0x71
  476990:	add	x3, sp, #0x3e
  476994:	bl	4029f0 <__isoc99_fscanf@plt>
  476998:	cmp	w0, #0x2
  47699c:	b.ge	4769a4 <renameat2@@Base+0x310c>  // b.tcont
  4769a0:	b	476ab0 <renameat2@@Base+0x3218>
  4769a4:	add	x0, sp, #0x71
  4769a8:	bl	402780 <strlen@plt>
  4769ac:	str	x0, [sp, #48]
  4769b0:	add	x0, sp, #0x3e
  4769b4:	bl	402780 <strlen@plt>
  4769b8:	str	x0, [sp, #40]
  4769bc:	ldur	x8, [x29, #-80]
  4769c0:	str	x8, [sp, #32]
  4769c4:	ldur	x8, [x29, #-88]
  4769c8:	cbnz	x8, 4769f8 <renameat2@@Base+0x3160>
  4769cc:	ldr	x8, [sp, #48]
  4769d0:	add	x8, x8, #0x1
  4769d4:	ldr	x9, [sp, #40]
  4769d8:	add	x8, x8, x9
  4769dc:	add	x8, x8, #0x1
  4769e0:	stur	x8, [x29, #-88]
  4769e4:	ldur	x8, [x29, #-88]
  4769e8:	add	x0, x8, #0x1
  4769ec:	bl	402990 <malloc@plt>
  4769f0:	stur	x0, [x29, #-80]
  4769f4:	b	476a2c <renameat2@@Base+0x3194>
  4769f8:	ldr	x8, [sp, #48]
  4769fc:	add	x8, x8, #0x1
  476a00:	ldr	x9, [sp, #40]
  476a04:	add	x8, x8, x9
  476a08:	add	x8, x8, #0x1
  476a0c:	ldur	x9, [x29, #-88]
  476a10:	add	x8, x9, x8
  476a14:	stur	x8, [x29, #-88]
  476a18:	ldur	x0, [x29, #-80]
  476a1c:	ldur	x8, [x29, #-88]
  476a20:	add	x1, x8, #0x1
  476a24:	bl	402a90 <realloc@plt>
  476a28:	stur	x0, [x29, #-80]
  476a2c:	ldur	x8, [x29, #-80]
  476a30:	cbnz	x8, 476a44 <renameat2@@Base+0x31ac>
  476a34:	stur	xzr, [x29, #-88]
  476a38:	ldr	x0, [sp, #32]
  476a3c:	bl	402c30 <free@plt>
  476a40:	b	476ab0 <renameat2@@Base+0x3218>
  476a44:	ldur	x8, [x29, #-80]
  476a48:	ldur	x9, [x29, #-88]
  476a4c:	add	x8, x8, x9
  476a50:	ldr	x9, [sp, #40]
  476a54:	add	x9, x9, #0x1
  476a58:	mov	x10, xzr
  476a5c:	subs	x9, x10, x9
  476a60:	add	x8, x8, x9
  476a64:	ldr	x9, [sp, #48]
  476a68:	add	x9, x9, #0x1
  476a6c:	subs	x9, x10, x9
  476a70:	add	x0, x8, x9
  476a74:	add	x1, sp, #0x71
  476a78:	str	x10, [sp, #8]
  476a7c:	bl	402d20 <strcpy@plt>
  476a80:	ldur	x8, [x29, #-80]
  476a84:	ldur	x9, [x29, #-88]
  476a88:	add	x8, x8, x9
  476a8c:	ldr	x9, [sp, #40]
  476a90:	add	x9, x9, #0x1
  476a94:	ldr	x10, [sp, #8]
  476a98:	subs	x9, x10, x9
  476a9c:	add	x8, x8, x9
  476aa0:	mov	x0, x8
  476aa4:	add	x1, sp, #0x3e
  476aa8:	bl	402d20 <strcpy@plt>
  476aac:	b	4768c4 <renameat2@@Base+0x302c>
  476ab0:	ldur	x0, [x29, #-72]
  476ab4:	bl	402950 <fclose@plt>
  476ab8:	ldur	x8, [x29, #-88]
  476abc:	cbnz	x8, 476acc <renameat2@@Base+0x3234>
  476ac0:	ldr	x8, [sp, #24]
  476ac4:	stur	x8, [x29, #-8]
  476ac8:	b	476ae8 <renameat2@@Base+0x3250>
  476acc:	ldur	x8, [x29, #-80]
  476ad0:	ldur	x9, [x29, #-88]
  476ad4:	add	x8, x8, x9
  476ad8:	mov	w10, #0x0                   	// #0
  476adc:	strb	w10, [x8]
  476ae0:	ldur	x8, [x29, #-80]
  476ae4:	stur	x8, [x29, #-8]
  476ae8:	ldur	x0, [x29, #-40]
  476aec:	bl	402c30 <free@plt>
  476af0:	ldur	x8, [x29, #-8]
  476af4:	adrp	x9, 492000 <__progname@@GLIBC_2.17+0x1aa8>
  476af8:	add	x9, x9, #0xa10
  476afc:	str	x8, [x9]
  476b00:	ldur	x0, [x29, #-8]
  476b04:	ldr	x28, [sp, #272]
  476b08:	ldp	x29, x30, [sp, #256]
  476b0c:	add	sp, sp, #0x120
  476b10:	ret
  476b14:	sub	sp, sp, #0x40
  476b18:	stp	x29, x30, [sp, #48]
  476b1c:	add	x29, sp, #0x30
  476b20:	mov	w8, #0x0                   	// #0
  476b24:	add	x9, sp, #0x3
  476b28:	stur	x0, [x29, #-8]
  476b2c:	stur	x1, [x29, #-16]
  476b30:	str	x2, [sp, #24]
  476b34:	str	x3, [sp, #16]
  476b38:	str	x4, [sp, #8]
  476b3c:	str	w5, [sp, #4]
  476b40:	strb	w8, [sp, #3]
  476b44:	ldur	x0, [x29, #-8]
  476b48:	ldur	x1, [x29, #-16]
  476b4c:	ldr	x2, [sp, #24]
  476b50:	ldr	x3, [sp, #16]
  476b54:	ldr	x6, [sp, #8]
  476b58:	ldr	w7, [sp, #4]
  476b5c:	mov	w8, wzr
  476b60:	and	w4, w8, #0x1
  476b64:	mov	x5, x9
  476b68:	bl	476b78 <renameat2@@Base+0x32e0>
  476b6c:	ldp	x29, x30, [sp, #48]
  476b70:	add	sp, sp, #0x40
  476b74:	ret
  476b78:	stp	x29, x30, [sp, #-32]!
  476b7c:	str	x28, [sp, #16]
  476b80:	mov	x29, sp
  476b84:	sub	sp, sp, #0x850
  476b88:	mov	x8, xzr
  476b8c:	mov	w9, #0x1                   	// #1
  476b90:	stur	x0, [x29, #-16]
  476b94:	stur	x1, [x29, #-24]
  476b98:	stur	x2, [x29, #-32]
  476b9c:	stur	x3, [x29, #-40]
  476ba0:	and	w9, w4, w9
  476ba4:	sturb	w9, [x29, #-41]
  476ba8:	stur	x5, [x29, #-56]
  476bac:	stur	x6, [x29, #-64]
  476bb0:	stur	w7, [x29, #-68]
  476bb4:	ldur	x10, [x29, #-40]
  476bb8:	ldr	w9, [x10, #8]
  476bbc:	stur	w9, [x29, #-72]
  476bc0:	stur	xzr, [x29, #-88]
  476bc4:	ldur	x10, [x29, #-16]
  476bc8:	stur	x10, [x29, #-96]
  476bcc:	stur	x8, [x29, #-80]
  476bd0:	ldur	x8, [x29, #-40]
  476bd4:	ldr	x8, [x8, #48]
  476bd8:	stur	x8, [x29, #-80]
  476bdc:	ldur	x8, [x29, #-80]
  476be0:	cbnz	x8, 476bf0 <renameat2@@Base+0x3358>
  476be4:	adrp	x8, 47a000 <renameat2@@Base+0x6768>
  476be8:	add	x8, x8, #0x4c8
  476bec:	stur	x8, [x29, #-80]
  476bf0:	ldur	w8, [x29, #-72]
  476bf4:	cmp	w8, #0xc
  476bf8:	b.le	476c0c <renameat2@@Base+0x3374>
  476bfc:	ldur	w8, [x29, #-72]
  476c00:	subs	w8, w8, #0xc
  476c04:	stur	w8, [x29, #-72]
  476c08:	b	476c1c <renameat2@@Base+0x3384>
  476c0c:	ldur	w8, [x29, #-72]
  476c10:	cbnz	w8, 476c1c <renameat2@@Base+0x3384>
  476c14:	mov	w8, #0xc                   	// #12
  476c18:	stur	w8, [x29, #-72]
  476c1c:	ldur	x8, [x29, #-32]
  476c20:	stur	x8, [x29, #-104]
  476c24:	ldur	x8, [x29, #-104]
  476c28:	ldrb	w9, [x8]
  476c2c:	cbz	w9, 479004 <renameat2@@Base+0x576c>
  476c30:	stur	wzr, [x29, #-108]
  476c34:	stur	wzr, [x29, #-116]
  476c38:	mov	w8, #0xffffffff            	// #-1
  476c3c:	stur	w8, [x29, #-188]
  476c40:	mov	w8, #0x0                   	// #0
  476c44:	sturb	w8, [x29, #-189]
  476c48:	ldurb	w9, [x29, #-41]
  476c4c:	and	w9, w9, #0x1
  476c50:	sturb	w9, [x29, #-190]
  476c54:	sturb	w8, [x29, #-201]
  476c58:	ldur	x10, [x29, #-104]
  476c5c:	ldrb	w8, [x10]
  476c60:	cmp	w8, #0x25
  476c64:	b.eq	476da4 <renameat2@@Base+0x350c>  // b.none
  476c68:	mov	x8, #0x1                   	// #1
  476c6c:	stur	x8, [x29, #-216]
  476c70:	ldur	w9, [x29, #-188]
  476c74:	cmp	w9, #0x0
  476c78:	cset	w9, ge  // ge = tcont
  476c7c:	tbnz	w9, #0, 476c8c <renameat2@@Base+0x33f4>
  476c80:	mov	w8, wzr
  476c84:	str	w8, [sp, #300]
  476c88:	b	476c94 <renameat2@@Base+0x33fc>
  476c8c:	ldur	w8, [x29, #-188]
  476c90:	str	w8, [sp, #300]
  476c94:	ldr	w8, [sp, #300]
  476c98:	mov	w0, w8
  476c9c:	sxtw	x9, w0
  476ca0:	stur	x9, [x29, #-224]
  476ca4:	ldur	x9, [x29, #-216]
  476ca8:	ldur	x10, [x29, #-224]
  476cac:	cmp	x9, x10
  476cb0:	b.cs	476cc0 <renameat2@@Base+0x3428>  // b.hs, b.nlast
  476cb4:	ldur	x8, [x29, #-224]
  476cb8:	str	x8, [sp, #288]
  476cbc:	b	476cc8 <renameat2@@Base+0x3430>
  476cc0:	ldur	x8, [x29, #-216]
  476cc4:	str	x8, [sp, #288]
  476cc8:	ldr	x8, [sp, #288]
  476ccc:	stur	x8, [x29, #-232]
  476cd0:	ldur	x8, [x29, #-232]
  476cd4:	ldur	x9, [x29, #-24]
  476cd8:	ldur	x10, [x29, #-88]
  476cdc:	subs	x9, x9, x10
  476ce0:	cmp	x8, x9
  476ce4:	b.cc	476cf0 <renameat2@@Base+0x3458>  // b.lo, b.ul, b.last
  476ce8:	stur	xzr, [x29, #-8]
  476cec:	b	479028 <renameat2@@Base+0x5790>
  476cf0:	ldur	x8, [x29, #-96]
  476cf4:	cbz	x8, 476d90 <renameat2@@Base+0x34f8>
  476cf8:	ldur	w8, [x29, #-116]
  476cfc:	cbnz	w8, 476d70 <renameat2@@Base+0x34d8>
  476d00:	ldur	x8, [x29, #-216]
  476d04:	ldur	x9, [x29, #-224]
  476d08:	cmp	x8, x9
  476d0c:	b.cs	476d70 <renameat2@@Base+0x34d8>  // b.hs, b.nlast
  476d10:	ldursw	x8, [x29, #-188]
  476d14:	ldur	x9, [x29, #-216]
  476d18:	subs	x8, x8, x9
  476d1c:	stur	x8, [x29, #-240]
  476d20:	ldur	w10, [x29, #-108]
  476d24:	cmp	w10, #0x30
  476d28:	b.ne	476d50 <renameat2@@Base+0x34b8>  // b.any
  476d2c:	ldur	x0, [x29, #-96]
  476d30:	ldur	x2, [x29, #-240]
  476d34:	mov	w1, #0x30                  	// #48
  476d38:	bl	402a30 <memset@plt>
  476d3c:	ldur	x8, [x29, #-240]
  476d40:	ldur	x9, [x29, #-96]
  476d44:	add	x8, x9, x8
  476d48:	stur	x8, [x29, #-96]
  476d4c:	b	476d70 <renameat2@@Base+0x34d8>
  476d50:	ldur	x0, [x29, #-96]
  476d54:	ldur	x2, [x29, #-240]
  476d58:	mov	w1, #0x20                  	// #32
  476d5c:	bl	402a30 <memset@plt>
  476d60:	ldur	x8, [x29, #-240]
  476d64:	ldur	x9, [x29, #-96]
  476d68:	add	x8, x9, x8
  476d6c:	stur	x8, [x29, #-96]
  476d70:	ldur	x8, [x29, #-104]
  476d74:	ldrb	w9, [x8]
  476d78:	ldur	x8, [x29, #-96]
  476d7c:	strb	w9, [x8]
  476d80:	ldur	x8, [x29, #-216]
  476d84:	ldur	x10, [x29, #-96]
  476d88:	add	x8, x10, x8
  476d8c:	stur	x8, [x29, #-96]
  476d90:	ldur	x8, [x29, #-232]
  476d94:	ldur	x9, [x29, #-88]
  476d98:	add	x8, x9, x8
  476d9c:	stur	x8, [x29, #-88]
  476da0:	b	478ff4 <renameat2@@Base+0x575c>
  476da4:	ldur	x8, [x29, #-104]
  476da8:	add	x9, x8, #0x1
  476dac:	stur	x9, [x29, #-104]
  476db0:	ldrb	w10, [x8, #1]
  476db4:	cmp	w10, #0x23
  476db8:	str	w10, [sp, #284]
  476dbc:	b.eq	476e28 <renameat2@@Base+0x3590>  // b.none
  476dc0:	b	476dc4 <renameat2@@Base+0x352c>
  476dc4:	ldr	w8, [sp, #284]
  476dc8:	cmp	w8, #0x2d
  476dcc:	b.eq	476e0c <renameat2@@Base+0x3574>  // b.none
  476dd0:	b	476dd4 <renameat2@@Base+0x353c>
  476dd4:	ldr	w8, [sp, #284]
  476dd8:	cmp	w8, #0x30
  476ddc:	b.eq	476e0c <renameat2@@Base+0x3574>  // b.none
  476de0:	b	476de4 <renameat2@@Base+0x354c>
  476de4:	ldr	w8, [sp, #284]
  476de8:	cmp	w8, #0x5e
  476dec:	b.eq	476e1c <renameat2@@Base+0x3584>  // b.none
  476df0:	b	476df4 <renameat2@@Base+0x355c>
  476df4:	ldr	w8, [sp, #284]
  476df8:	cmp	w8, #0x5f
  476dfc:	cset	w9, eq  // eq = none
  476e00:	eor	w9, w9, #0x1
  476e04:	tbnz	w9, #0, 476e34 <renameat2@@Base+0x359c>
  476e08:	b	476e0c <renameat2@@Base+0x3574>
  476e0c:	ldur	x8, [x29, #-104]
  476e10:	ldrb	w9, [x8]
  476e14:	stur	w9, [x29, #-108]
  476e18:	b	476da4 <renameat2@@Base+0x350c>
  476e1c:	mov	w8, #0x1                   	// #1
  476e20:	sturb	w8, [x29, #-190]
  476e24:	b	476da4 <renameat2@@Base+0x350c>
  476e28:	mov	w8, #0x1                   	// #1
  476e2c:	sturb	w8, [x29, #-201]
  476e30:	b	476da4 <renameat2@@Base+0x350c>
  476e34:	ldur	x8, [x29, #-104]
  476e38:	ldrb	w9, [x8]
  476e3c:	subs	w9, w9, #0x30
  476e40:	cmp	w9, #0x9
  476e44:	b.hi	476edc <renameat2@@Base+0x3644>  // b.pmore
  476e48:	stur	wzr, [x29, #-188]
  476e4c:	ldur	w8, [x29, #-188]
  476e50:	mov	w9, #0xcccc                	// #52428
  476e54:	movk	w9, #0xccc, lsl #16
  476e58:	cmp	w8, w9
  476e5c:	b.gt	476e88 <renameat2@@Base+0x35f0>
  476e60:	ldur	w8, [x29, #-188]
  476e64:	mov	w9, #0xcccc                	// #52428
  476e68:	movk	w9, #0xccc, lsl #16
  476e6c:	cmp	w8, w9
  476e70:	b.ne	476e94 <renameat2@@Base+0x35fc>  // b.any
  476e74:	ldur	x8, [x29, #-104]
  476e78:	ldrb	w9, [x8]
  476e7c:	subs	w9, w9, #0x30
  476e80:	cmp	w9, #0x7
  476e84:	b.le	476e94 <renameat2@@Base+0x35fc>
  476e88:	mov	w8, #0x7fffffff            	// #2147483647
  476e8c:	stur	w8, [x29, #-188]
  476e90:	b	476ebc <renameat2@@Base+0x3624>
  476e94:	ldur	w8, [x29, #-188]
  476e98:	mov	w9, #0xa                   	// #10
  476e9c:	mul	w8, w8, w9
  476ea0:	stur	w8, [x29, #-188]
  476ea4:	ldur	x10, [x29, #-104]
  476ea8:	ldrb	w8, [x10]
  476eac:	subs	w8, w8, #0x30
  476eb0:	ldur	w9, [x29, #-188]
  476eb4:	add	w8, w9, w8
  476eb8:	stur	w8, [x29, #-188]
  476ebc:	ldur	x8, [x29, #-104]
  476ec0:	add	x8, x8, #0x1
  476ec4:	stur	x8, [x29, #-104]
  476ec8:	ldur	x8, [x29, #-104]
  476ecc:	ldrb	w9, [x8]
  476ed0:	subs	w9, w9, #0x30
  476ed4:	cmp	w9, #0x9
  476ed8:	b.ls	476e4c <renameat2@@Base+0x35b4>  // b.plast
  476edc:	ldur	x8, [x29, #-104]
  476ee0:	ldrb	w9, [x8]
  476ee4:	cmp	w9, #0x45
  476ee8:	str	w9, [sp, #280]
  476eec:	b.eq	476f0c <renameat2@@Base+0x3674>  // b.none
  476ef0:	b	476ef4 <renameat2@@Base+0x365c>
  476ef4:	ldr	w8, [sp, #280]
  476ef8:	cmp	w8, #0x4f
  476efc:	cset	w9, eq  // eq = none
  476f00:	eor	w9, w9, #0x1
  476f04:	tbnz	w9, #0, 476f24 <renameat2@@Base+0x368c>
  476f08:	b	476f0c <renameat2@@Base+0x3674>
  476f0c:	ldur	x8, [x29, #-104]
  476f10:	add	x9, x8, #0x1
  476f14:	stur	x9, [x29, #-104]
  476f18:	ldrb	w10, [x8]
  476f1c:	stur	w10, [x29, #-112]
  476f20:	b	476f28 <renameat2@@Base+0x3690>
  476f24:	stur	wzr, [x29, #-112]
  476f28:	ldur	x8, [x29, #-104]
  476f2c:	ldrb	w9, [x8]
  476f30:	stur	w9, [x29, #-208]
  476f34:	ldur	w9, [x29, #-208]
  476f38:	subs	w9, w9, #0x0
  476f3c:	mov	w8, w9
  476f40:	ubfx	x8, x8, #0, #32
  476f44:	cmp	x8, #0x7a
  476f48:	str	x8, [sp, #272]
  476f4c:	b.hi	478e00 <renameat2@@Base+0x5568>  // b.pmore
  476f50:	adrp	x8, 47f000 <renameat2@@Base+0xb768>
  476f54:	add	x8, x8, #0x4b0
  476f58:	ldr	x11, [sp, #272]
  476f5c:	ldrsw	x10, [x8, x11, lsl #2]
  476f60:	add	x9, x8, x10
  476f64:	br	x9
  476f68:	ldur	w8, [x29, #-112]
  476f6c:	cbz	w8, 476f74 <renameat2@@Base+0x36dc>
  476f70:	b	478e00 <renameat2@@Base+0x5568>
  476f74:	mov	x8, #0x1                   	// #1
  476f78:	stur	x8, [x29, #-248]
  476f7c:	ldur	w9, [x29, #-188]
  476f80:	cmp	w9, #0x0
  476f84:	cset	w9, ge  // ge = tcont
  476f88:	tbnz	w9, #0, 476f98 <renameat2@@Base+0x3700>
  476f8c:	mov	w8, wzr
  476f90:	str	w8, [sp, #268]
  476f94:	b	476fa0 <renameat2@@Base+0x3708>
  476f98:	ldur	w8, [x29, #-188]
  476f9c:	str	w8, [sp, #268]
  476fa0:	ldr	w8, [sp, #268]
  476fa4:	mov	w0, w8
  476fa8:	sxtw	x9, w0
  476fac:	stur	x9, [x29, #-256]
  476fb0:	ldur	x9, [x29, #-248]
  476fb4:	ldur	x10, [x29, #-256]
  476fb8:	cmp	x9, x10
  476fbc:	b.cs	476fcc <renameat2@@Base+0x3734>  // b.hs, b.nlast
  476fc0:	ldur	x8, [x29, #-256]
  476fc4:	str	x8, [sp, #256]
  476fc8:	b	476fd4 <renameat2@@Base+0x373c>
  476fcc:	ldur	x8, [x29, #-248]
  476fd0:	str	x8, [sp, #256]
  476fd4:	ldr	x8, [sp, #256]
  476fd8:	str	x8, [sp, #1864]
  476fdc:	ldr	x8, [sp, #1864]
  476fe0:	ldur	x9, [x29, #-24]
  476fe4:	ldur	x10, [x29, #-88]
  476fe8:	subs	x9, x9, x10
  476fec:	cmp	x8, x9
  476ff0:	b.cc	476ffc <renameat2@@Base+0x3764>  // b.lo, b.ul, b.last
  476ff4:	stur	xzr, [x29, #-8]
  476ff8:	b	479028 <renameat2@@Base+0x5790>
  476ffc:	ldur	x8, [x29, #-96]
  477000:	cbz	x8, 47709c <renameat2@@Base+0x3804>
  477004:	ldur	w8, [x29, #-116]
  477008:	cbnz	w8, 47707c <renameat2@@Base+0x37e4>
  47700c:	ldur	x8, [x29, #-248]
  477010:	ldur	x9, [x29, #-256]
  477014:	cmp	x8, x9
  477018:	b.cs	47707c <renameat2@@Base+0x37e4>  // b.hs, b.nlast
  47701c:	ldursw	x8, [x29, #-188]
  477020:	ldur	x9, [x29, #-248]
  477024:	subs	x8, x8, x9
  477028:	str	x8, [sp, #1856]
  47702c:	ldur	w10, [x29, #-108]
  477030:	cmp	w10, #0x30
  477034:	b.ne	47705c <renameat2@@Base+0x37c4>  // b.any
  477038:	ldur	x0, [x29, #-96]
  47703c:	ldr	x2, [sp, #1856]
  477040:	mov	w1, #0x30                  	// #48
  477044:	bl	402a30 <memset@plt>
  477048:	ldr	x8, [sp, #1856]
  47704c:	ldur	x9, [x29, #-96]
  477050:	add	x8, x9, x8
  477054:	stur	x8, [x29, #-96]
  477058:	b	47707c <renameat2@@Base+0x37e4>
  47705c:	ldur	x0, [x29, #-96]
  477060:	ldr	x2, [sp, #1856]
  477064:	mov	w1, #0x20                  	// #32
  477068:	bl	402a30 <memset@plt>
  47706c:	ldr	x8, [sp, #1856]
  477070:	ldur	x9, [x29, #-96]
  477074:	add	x8, x9, x8
  477078:	stur	x8, [x29, #-96]
  47707c:	ldur	x8, [x29, #-104]
  477080:	ldrb	w9, [x8]
  477084:	ldur	x8, [x29, #-96]
  477088:	strb	w9, [x8]
  47708c:	ldur	x8, [x29, #-248]
  477090:	ldur	x10, [x29, #-96]
  477094:	add	x8, x10, x8
  477098:	stur	x8, [x29, #-96]
  47709c:	ldr	x8, [sp, #1864]
  4770a0:	ldur	x9, [x29, #-88]
  4770a4:	add	x8, x9, x8
  4770a8:	stur	x8, [x29, #-88]
  4770ac:	b	478ff4 <renameat2@@Base+0x575c>
  4770b0:	ldur	w8, [x29, #-112]
  4770b4:	cbz	w8, 4770bc <renameat2@@Base+0x3824>
  4770b8:	b	478e00 <renameat2@@Base+0x5568>
  4770bc:	ldurb	w8, [x29, #-201]
  4770c0:	tbnz	w8, #0, 4770c8 <renameat2@@Base+0x3830>
  4770c4:	b	4770d8 <renameat2@@Base+0x3840>
  4770c8:	mov	w8, #0x1                   	// #1
  4770cc:	sturb	w8, [x29, #-190]
  4770d0:	mov	w8, #0x0                   	// #0
  4770d4:	sturb	w8, [x29, #-189]
  4770d8:	b	477308 <renameat2@@Base+0x3a70>
  4770dc:	ldur	w8, [x29, #-112]
  4770e0:	cbz	w8, 4770e8 <renameat2@@Base+0x3850>
  4770e4:	b	478e00 <renameat2@@Base+0x5568>
  4770e8:	ldurb	w8, [x29, #-201]
  4770ec:	tbnz	w8, #0, 4770f4 <renameat2@@Base+0x385c>
  4770f0:	b	477104 <renameat2@@Base+0x386c>
  4770f4:	mov	w8, #0x1                   	// #1
  4770f8:	sturb	w8, [x29, #-190]
  4770fc:	mov	w8, #0x0                   	// #0
  477100:	sturb	w8, [x29, #-189]
  477104:	b	477308 <renameat2@@Base+0x3a70>
  477108:	ldurb	w8, [x29, #-201]
  47710c:	tbnz	w8, #0, 477114 <renameat2@@Base+0x387c>
  477110:	b	477124 <renameat2@@Base+0x388c>
  477114:	mov	w8, #0x1                   	// #1
  477118:	sturb	w8, [x29, #-190]
  47711c:	mov	w8, #0x0                   	// #0
  477120:	sturb	w8, [x29, #-189]
  477124:	ldur	w8, [x29, #-112]
  477128:	cmp	w8, #0x45
  47712c:	b.ne	477134 <renameat2@@Base+0x389c>  // b.any
  477130:	b	478e00 <renameat2@@Base+0x5568>
  477134:	b	477308 <renameat2@@Base+0x3a70>
  477138:	ldur	w8, [x29, #-112]
  47713c:	cmp	w8, #0x45
  477140:	b.ne	477148 <renameat2@@Base+0x38b0>  // b.any
  477144:	b	478e00 <renameat2@@Base+0x5568>
  477148:	ldurb	w8, [x29, #-201]
  47714c:	tbnz	w8, #0, 477154 <renameat2@@Base+0x38bc>
  477150:	b	477164 <renameat2@@Base+0x38cc>
  477154:	mov	w8, #0x1                   	// #1
  477158:	sturb	w8, [x29, #-190]
  47715c:	mov	w8, #0x0                   	// #0
  477160:	sturb	w8, [x29, #-189]
  477164:	b	477308 <renameat2@@Base+0x3a70>
  477168:	ldur	w8, [x29, #-112]
  47716c:	cmp	w8, #0x4f
  477170:	b.ne	477178 <renameat2@@Base+0x38e0>  // b.any
  477174:	b	478e00 <renameat2@@Base+0x5568>
  477178:	b	477308 <renameat2@@Base+0x3a70>
  47717c:	ldur	x2, [x29, #-144]
  477180:	ldur	x3, [x29, #-40]
  477184:	ldurb	w8, [x29, #-190]
  477188:	ldur	x5, [x29, #-56]
  47718c:	ldur	x6, [x29, #-64]
  477190:	ldur	w7, [x29, #-68]
  477194:	mov	x9, xzr
  477198:	mov	x0, x9
  47719c:	mov	x1, #0xffffffffffffffff    	// #-1
  4771a0:	and	w4, w8, #0x1
  4771a4:	bl	476b78 <renameat2@@Base+0x32e0>
  4771a8:	str	x0, [sp, #1848]
  4771ac:	ldr	x8, [sp, #1848]
  4771b0:	str	x8, [sp, #1840]
  4771b4:	ldur	w9, [x29, #-188]
  4771b8:	cmp	w9, #0x0
  4771bc:	cset	w9, ge  // ge = tcont
  4771c0:	tbnz	w9, #0, 4771d0 <renameat2@@Base+0x3938>
  4771c4:	mov	w8, wzr
  4771c8:	str	w8, [sp, #252]
  4771cc:	b	4771d8 <renameat2@@Base+0x3940>
  4771d0:	ldur	w8, [x29, #-188]
  4771d4:	str	w8, [sp, #252]
  4771d8:	ldr	w8, [sp, #252]
  4771dc:	mov	w0, w8
  4771e0:	sxtw	x9, w0
  4771e4:	str	x9, [sp, #1832]
  4771e8:	ldr	x9, [sp, #1840]
  4771ec:	ldr	x10, [sp, #1832]
  4771f0:	cmp	x9, x10
  4771f4:	b.cs	477204 <renameat2@@Base+0x396c>  // b.hs, b.nlast
  4771f8:	ldr	x8, [sp, #1832]
  4771fc:	str	x8, [sp, #240]
  477200:	b	47720c <renameat2@@Base+0x3974>
  477204:	ldr	x8, [sp, #1840]
  477208:	str	x8, [sp, #240]
  47720c:	ldr	x8, [sp, #240]
  477210:	str	x8, [sp, #1824]
  477214:	ldr	x8, [sp, #1824]
  477218:	ldur	x9, [x29, #-24]
  47721c:	ldur	x10, [x29, #-88]
  477220:	subs	x9, x9, x10
  477224:	cmp	x8, x9
  477228:	b.cc	477234 <renameat2@@Base+0x399c>  // b.lo, b.ul, b.last
  47722c:	stur	xzr, [x29, #-8]
  477230:	b	479028 <renameat2@@Base+0x5790>
  477234:	ldur	x8, [x29, #-96]
  477238:	cbz	x8, 4772f4 <renameat2@@Base+0x3a5c>
  47723c:	ldur	w8, [x29, #-116]
  477240:	cbnz	w8, 4772b4 <renameat2@@Base+0x3a1c>
  477244:	ldr	x8, [sp, #1840]
  477248:	ldr	x9, [sp, #1832]
  47724c:	cmp	x8, x9
  477250:	b.cs	4772b4 <renameat2@@Base+0x3a1c>  // b.hs, b.nlast
  477254:	ldursw	x8, [x29, #-188]
  477258:	ldr	x9, [sp, #1840]
  47725c:	subs	x8, x8, x9
  477260:	str	x8, [sp, #1816]
  477264:	ldur	w10, [x29, #-108]
  477268:	cmp	w10, #0x30
  47726c:	b.ne	477294 <renameat2@@Base+0x39fc>  // b.any
  477270:	ldur	x0, [x29, #-96]
  477274:	ldr	x2, [sp, #1816]
  477278:	mov	w1, #0x30                  	// #48
  47727c:	bl	402a30 <memset@plt>
  477280:	ldr	x8, [sp, #1816]
  477284:	ldur	x9, [x29, #-96]
  477288:	add	x8, x9, x8
  47728c:	stur	x8, [x29, #-96]
  477290:	b	4772b4 <renameat2@@Base+0x3a1c>
  477294:	ldur	x0, [x29, #-96]
  477298:	ldr	x2, [sp, #1816]
  47729c:	mov	w1, #0x20                  	// #32
  4772a0:	bl	402a30 <memset@plt>
  4772a4:	ldr	x8, [sp, #1816]
  4772a8:	ldur	x9, [x29, #-96]
  4772ac:	add	x8, x9, x8
  4772b0:	stur	x8, [x29, #-96]
  4772b4:	ldur	x0, [x29, #-96]
  4772b8:	ldur	x8, [x29, #-24]
  4772bc:	ldur	x9, [x29, #-88]
  4772c0:	subs	x1, x8, x9
  4772c4:	ldur	x2, [x29, #-144]
  4772c8:	ldur	x3, [x29, #-40]
  4772cc:	ldurb	w10, [x29, #-190]
  4772d0:	ldur	x5, [x29, #-56]
  4772d4:	ldur	x6, [x29, #-64]
  4772d8:	ldur	w7, [x29, #-68]
  4772dc:	and	w4, w10, #0x1
  4772e0:	bl	476b78 <renameat2@@Base+0x32e0>
  4772e4:	ldr	x8, [sp, #1840]
  4772e8:	ldur	x9, [x29, #-96]
  4772ec:	add	x8, x9, x8
  4772f0:	stur	x8, [x29, #-96]
  4772f4:	ldr	x8, [sp, #1824]
  4772f8:	ldur	x9, [x29, #-88]
  4772fc:	add	x8, x9, x8
  477300:	stur	x8, [x29, #-88]
  477304:	b	478ff4 <renameat2@@Base+0x575c>
  477308:	add	x8, sp, #0x713
  47730c:	str	x8, [sp, #1800]
  477310:	ldr	x8, [sp, #1800]
  477314:	add	x9, x8, #0x1
  477318:	str	x9, [sp, #1800]
  47731c:	mov	w10, #0x20                  	// #32
  477320:	strb	w10, [x8]
  477324:	ldr	x8, [sp, #1800]
  477328:	add	x9, x8, #0x1
  47732c:	str	x9, [sp, #1800]
  477330:	mov	w10, #0x25                  	// #37
  477334:	strb	w10, [x8]
  477338:	ldur	w10, [x29, #-112]
  47733c:	cbz	w10, 477354 <renameat2@@Base+0x3abc>
  477340:	ldur	w8, [x29, #-112]
  477344:	ldr	x9, [sp, #1800]
  477348:	add	x10, x9, #0x1
  47734c:	str	x10, [sp, #1800]
  477350:	strb	w8, [x9]
  477354:	ldur	w8, [x29, #-208]
  477358:	ldr	x9, [sp, #1800]
  47735c:	add	x10, x9, #0x1
  477360:	str	x10, [sp, #1800]
  477364:	strb	w8, [x9]
  477368:	ldr	x9, [sp, #1800]
  47736c:	mov	w8, #0x0                   	// #0
  477370:	strb	w8, [x9]
  477374:	ldur	x3, [x29, #-40]
  477378:	add	x0, sp, #0x308
  47737c:	mov	x1, #0x400                 	// #1024
  477380:	add	x2, sp, #0x713
  477384:	bl	4028a0 <strftime@plt>
  477388:	str	x0, [sp, #768]
  47738c:	ldr	x9, [sp, #768]
  477390:	cbz	x9, 47751c <renameat2@@Base+0x3c84>
  477394:	ldr	x8, [sp, #768]
  477398:	subs	x8, x8, #0x1
  47739c:	str	x8, [sp, #760]
  4773a0:	ldur	w9, [x29, #-188]
  4773a4:	cmp	w9, #0x0
  4773a8:	cset	w9, ge  // ge = tcont
  4773ac:	tbnz	w9, #0, 4773bc <renameat2@@Base+0x3b24>
  4773b0:	mov	w8, wzr
  4773b4:	str	w8, [sp, #236]
  4773b8:	b	4773c4 <renameat2@@Base+0x3b2c>
  4773bc:	ldur	w8, [x29, #-188]
  4773c0:	str	w8, [sp, #236]
  4773c4:	ldr	w8, [sp, #236]
  4773c8:	mov	w0, w8
  4773cc:	sxtw	x9, w0
  4773d0:	str	x9, [sp, #752]
  4773d4:	ldr	x9, [sp, #760]
  4773d8:	ldr	x10, [sp, #752]
  4773dc:	cmp	x9, x10
  4773e0:	b.cs	4773f0 <renameat2@@Base+0x3b58>  // b.hs, b.nlast
  4773e4:	ldr	x8, [sp, #752]
  4773e8:	str	x8, [sp, #224]
  4773ec:	b	4773f8 <renameat2@@Base+0x3b60>
  4773f0:	ldr	x8, [sp, #760]
  4773f4:	str	x8, [sp, #224]
  4773f8:	ldr	x8, [sp, #224]
  4773fc:	str	x8, [sp, #744]
  477400:	ldr	x8, [sp, #744]
  477404:	ldur	x9, [x29, #-24]
  477408:	ldur	x10, [x29, #-88]
  47740c:	subs	x9, x9, x10
  477410:	cmp	x8, x9
  477414:	b.cc	477420 <renameat2@@Base+0x3b88>  // b.lo, b.ul, b.last
  477418:	stur	xzr, [x29, #-8]
  47741c:	b	479028 <renameat2@@Base+0x5790>
  477420:	ldur	x8, [x29, #-96]
  477424:	cbz	x8, 47750c <renameat2@@Base+0x3c74>
  477428:	ldur	w8, [x29, #-116]
  47742c:	cbnz	w8, 4774a0 <renameat2@@Base+0x3c08>
  477430:	ldr	x8, [sp, #760]
  477434:	ldr	x9, [sp, #752]
  477438:	cmp	x8, x9
  47743c:	b.cs	4774a0 <renameat2@@Base+0x3c08>  // b.hs, b.nlast
  477440:	ldursw	x8, [x29, #-188]
  477444:	ldr	x9, [sp, #760]
  477448:	subs	x8, x8, x9
  47744c:	str	x8, [sp, #736]
  477450:	ldur	w10, [x29, #-108]
  477454:	cmp	w10, #0x30
  477458:	b.ne	477480 <renameat2@@Base+0x3be8>  // b.any
  47745c:	ldur	x0, [x29, #-96]
  477460:	ldr	x2, [sp, #736]
  477464:	mov	w1, #0x30                  	// #48
  477468:	bl	402a30 <memset@plt>
  47746c:	ldr	x8, [sp, #736]
  477470:	ldur	x9, [x29, #-96]
  477474:	add	x8, x9, x8
  477478:	stur	x8, [x29, #-96]
  47747c:	b	4774a0 <renameat2@@Base+0x3c08>
  477480:	ldur	x0, [x29, #-96]
  477484:	ldr	x2, [sp, #736]
  477488:	mov	w1, #0x20                  	// #32
  47748c:	bl	402a30 <memset@plt>
  477490:	ldr	x8, [sp, #736]
  477494:	ldur	x9, [x29, #-96]
  477498:	add	x8, x9, x8
  47749c:	stur	x8, [x29, #-96]
  4774a0:	ldurb	w8, [x29, #-189]
  4774a4:	tbnz	w8, #0, 4774ac <renameat2@@Base+0x3c14>
  4774a8:	b	4774c4 <renameat2@@Base+0x3c2c>
  4774ac:	ldur	x0, [x29, #-96]
  4774b0:	add	x8, sp, #0x308
  4774b4:	add	x1, x8, #0x1
  4774b8:	ldr	x2, [sp, #760]
  4774bc:	bl	47903c <renameat2@@Base+0x57a4>
  4774c0:	b	4774fc <renameat2@@Base+0x3c64>
  4774c4:	ldurb	w8, [x29, #-190]
  4774c8:	tbnz	w8, #0, 4774d0 <renameat2@@Base+0x3c38>
  4774cc:	b	4774e8 <renameat2@@Base+0x3c50>
  4774d0:	ldur	x0, [x29, #-96]
  4774d4:	add	x8, sp, #0x308
  4774d8:	add	x1, x8, #0x1
  4774dc:	ldr	x2, [sp, #760]
  4774e0:	bl	4790a0 <renameat2@@Base+0x5808>
  4774e4:	b	4774fc <renameat2@@Base+0x3c64>
  4774e8:	ldur	x0, [x29, #-96]
  4774ec:	add	x8, sp, #0x308
  4774f0:	add	x1, x8, #0x1
  4774f4:	ldr	x2, [sp, #760]
  4774f8:	bl	402760 <memcpy@plt>
  4774fc:	ldr	x8, [sp, #760]
  477500:	ldur	x9, [x29, #-96]
  477504:	add	x8, x9, x8
  477508:	stur	x8, [x29, #-96]
  47750c:	ldr	x8, [sp, #744]
  477510:	ldur	x9, [x29, #-88]
  477514:	add	x8, x9, x8
  477518:	stur	x8, [x29, #-88]
  47751c:	b	478ff4 <renameat2@@Base+0x575c>
  477520:	ldur	w8, [x29, #-112]
  477524:	cmp	w8, #0x45
  477528:	b.ne	477530 <renameat2@@Base+0x3c98>  // b.any
  47752c:	b	477308 <renameat2@@Base+0x3a70>
  477530:	ldur	x8, [x29, #-40]
  477534:	ldr	w9, [x8, #20]
  477538:	mov	w10, #0x64                  	// #100
  47753c:	sdiv	w9, w9, w10
  477540:	add	w9, w9, #0x13
  477544:	str	w9, [sp, #732]
  477548:	ldur	x8, [x29, #-40]
  47754c:	ldr	w9, [x8, #20]
  477550:	sdiv	w11, w9, w10
  477554:	mul	w10, w11, w10
  477558:	subs	w9, w9, w10
  47755c:	cmp	w9, #0x0
  477560:	cset	w9, ge  // ge = tcont
  477564:	mov	w10, #0x0                   	// #0
  477568:	str	w10, [sp, #220]
  47756c:	tbnz	w9, #0, 477584 <renameat2@@Base+0x3cec>
  477570:	ldr	w8, [sp, #732]
  477574:	mov	w9, wzr
  477578:	cmp	w9, w8
  47757c:	cset	w8, lt  // lt = tstop
  477580:	str	w8, [sp, #220]
  477584:	ldr	w8, [sp, #220]
  477588:	and	w8, w8, #0x1
  47758c:	ldr	w9, [sp, #732]
  477590:	subs	w8, w9, w8
  477594:	str	w8, [sp, #732]
  477598:	mov	w8, #0x2                   	// #2
  47759c:	stur	w8, [x29, #-116]
  4775a0:	ldur	x9, [x29, #-40]
  4775a4:	ldr	w8, [x9, #20]
  4775a8:	mov	w10, #0xfffff894            	// #-1900
  4775ac:	cmp	w8, w10
  4775b0:	cset	w8, lt  // lt = tstop
  4775b4:	and	w8, w8, #0x1
  4775b8:	sturb	w8, [x29, #-125]
  4775bc:	ldr	w8, [sp, #732]
  4775c0:	stur	w8, [x29, #-124]
  4775c4:	b	477690 <renameat2@@Base+0x3df8>
  4775c8:	ldur	w8, [x29, #-112]
  4775cc:	cmp	w8, #0x4f
  4775d0:	b.ne	4775d8 <renameat2@@Base+0x3d40>  // b.any
  4775d4:	b	478e00 <renameat2@@Base+0x5568>
  4775d8:	b	477308 <renameat2@@Base+0x3a70>
  4775dc:	ldur	w8, [x29, #-112]
  4775e0:	cbz	w8, 4775e8 <renameat2@@Base+0x3d50>
  4775e4:	b	478e00 <renameat2@@Base+0x5568>
  4775e8:	adrp	x8, 47f000 <renameat2@@Base+0xb768>
  4775ec:	add	x8, x8, #0x6ac
  4775f0:	stur	x8, [x29, #-144]
  4775f4:	b	47717c <renameat2@@Base+0x38e4>
  4775f8:	ldur	w8, [x29, #-112]
  4775fc:	cmp	w8, #0x45
  477600:	b.ne	477608 <renameat2@@Base+0x3d70>  // b.any
  477604:	b	478e00 <renameat2@@Base+0x5568>
  477608:	mov	w8, #0x2                   	// #2
  47760c:	stur	w8, [x29, #-116]
  477610:	ldur	x9, [x29, #-40]
  477614:	ldr	w8, [x9, #12]
  477618:	stur	w8, [x29, #-120]
  47761c:	b	477674 <renameat2@@Base+0x3ddc>
  477620:	ldur	w8, [x29, #-112]
  477624:	cmp	w8, #0x45
  477628:	b.ne	477630 <renameat2@@Base+0x3d98>  // b.any
  47762c:	b	478e00 <renameat2@@Base+0x5568>
  477630:	mov	w8, #0x2                   	// #2
  477634:	stur	w8, [x29, #-116]
  477638:	ldur	x9, [x29, #-40]
  47763c:	ldr	w8, [x9, #12]
  477640:	stur	w8, [x29, #-120]
  477644:	b	477654 <renameat2@@Base+0x3dbc>
  477648:	mov	w8, #0x1                   	// #1
  47764c:	sturb	w8, [x29, #-126]
  477650:	b	47769c <renameat2@@Base+0x3e04>
  477654:	ldur	w8, [x29, #-108]
  477658:	cmp	w8, #0x30
  47765c:	b.eq	477674 <renameat2@@Base+0x3ddc>  // b.none
  477660:	ldur	w8, [x29, #-108]
  477664:	cmp	w8, #0x2d
  477668:	b.eq	477674 <renameat2@@Base+0x3ddc>  // b.none
  47766c:	mov	w8, #0x5f                  	// #95
  477670:	stur	w8, [x29, #-108]
  477674:	ldur	w8, [x29, #-120]
  477678:	cmp	w8, #0x0
  47767c:	cset	w8, lt  // lt = tstop
  477680:	and	w8, w8, #0x1
  477684:	sturb	w8, [x29, #-125]
  477688:	ldur	w8, [x29, #-120]
  47768c:	stur	w8, [x29, #-124]
  477690:	mov	w8, #0x0                   	// #0
  477694:	sturb	w8, [x29, #-126]
  477698:	stur	wzr, [x29, #-132]
  47769c:	ldur	w8, [x29, #-112]
  4776a0:	cmp	w8, #0x4f
  4776a4:	b.ne	4776b4 <renameat2@@Base+0x3e1c>  // b.any
  4776a8:	ldurb	w8, [x29, #-125]
  4776ac:	tbnz	w8, #0, 4776b4 <renameat2@@Base+0x3e1c>
  4776b0:	b	477308 <renameat2@@Base+0x3a70>
  4776b4:	sub	x8, x29, #0xb7
  4776b8:	add	x8, x8, #0x17
  4776bc:	stur	x8, [x29, #-160]
  4776c0:	ldurb	w9, [x29, #-125]
  4776c4:	tbnz	w9, #0, 4776cc <renameat2@@Base+0x3e34>
  4776c8:	b	4776dc <renameat2@@Base+0x3e44>
  4776cc:	ldur	w8, [x29, #-124]
  4776d0:	mov	w9, wzr
  4776d4:	subs	w8, w9, w8
  4776d8:	stur	w8, [x29, #-124]
  4776dc:	ldur	w8, [x29, #-132]
  4776e0:	and	w8, w8, #0x1
  4776e4:	cbz	w8, 477700 <renameat2@@Base+0x3e68>
  4776e8:	ldur	x8, [x29, #-160]
  4776ec:	mov	x9, #0xffffffffffffffff    	// #-1
  4776f0:	add	x8, x8, x9
  4776f4:	stur	x8, [x29, #-160]
  4776f8:	mov	w10, #0x3a                  	// #58
  4776fc:	strb	w10, [x8]
  477700:	ldur	w8, [x29, #-132]
  477704:	asr	w8, w8, #1
  477708:	stur	w8, [x29, #-132]
  47770c:	ldur	w8, [x29, #-124]
  477710:	mov	w9, #0xa                   	// #10
  477714:	udiv	w10, w8, w9
  477718:	mul	w10, w10, w9
  47771c:	subs	w8, w8, w10
  477720:	add	w8, w8, #0x30
  477724:	ldur	x11, [x29, #-160]
  477728:	mov	x12, #0xffffffffffffffff    	// #-1
  47772c:	add	x11, x11, x12
  477730:	stur	x11, [x29, #-160]
  477734:	strb	w8, [x11]
  477738:	ldur	w8, [x29, #-124]
  47773c:	udiv	w8, w8, w9
  477740:	stur	w8, [x29, #-124]
  477744:	ldur	w8, [x29, #-124]
  477748:	mov	w9, #0x1                   	// #1
  47774c:	str	w9, [sp, #216]
  477750:	cbnz	w8, 477764 <renameat2@@Base+0x3ecc>
  477754:	ldur	w8, [x29, #-132]
  477758:	cmp	w8, #0x0
  47775c:	cset	w8, ne  // ne = any
  477760:	str	w8, [sp, #216]
  477764:	ldr	w8, [sp, #216]
  477768:	tbnz	w8, #0, 4776dc <renameat2@@Base+0x3e44>
  47776c:	ldur	w8, [x29, #-116]
  477770:	ldur	w9, [x29, #-188]
  477774:	cmp	w8, w9
  477778:	b.ge	477784 <renameat2@@Base+0x3eec>  // b.tcont
  47777c:	ldur	w8, [x29, #-188]
  477780:	stur	w8, [x29, #-116]
  477784:	ldurb	w8, [x29, #-125]
  477788:	tbnz	w8, #0, 477790 <renameat2@@Base+0x3ef8>
  47778c:	b	47779c <renameat2@@Base+0x3f04>
  477790:	mov	w8, #0x2d                  	// #45
  477794:	str	w8, [sp, #212]
  477798:	b	4777b4 <renameat2@@Base+0x3f1c>
  47779c:	ldurb	w8, [x29, #-126]
  4777a0:	mov	w9, #0x2b                  	// #43
  4777a4:	mov	w10, wzr
  4777a8:	tst	w8, #0x1
  4777ac:	csel	w8, w9, w10, ne  // ne = any
  4777b0:	str	w8, [sp, #212]
  4777b4:	ldr	w8, [sp, #212]
  4777b8:	sturb	w8, [x29, #-145]
  4777bc:	ldur	w8, [x29, #-108]
  4777c0:	cmp	w8, #0x2d
  4777c4:	b.ne	477908 <renameat2@@Base+0x4070>  // b.any
  4777c8:	ldurb	w8, [x29, #-145]
  4777cc:	cbz	w8, 477904 <renameat2@@Base+0x406c>
  4777d0:	mov	x8, #0x1                   	// #1
  4777d4:	str	x8, [sp, #720]
  4777d8:	ldur	w9, [x29, #-188]
  4777dc:	cmp	w9, #0x0
  4777e0:	cset	w9, ge  // ge = tcont
  4777e4:	tbnz	w9, #0, 4777f4 <renameat2@@Base+0x3f5c>
  4777e8:	mov	w8, wzr
  4777ec:	str	w8, [sp, #208]
  4777f0:	b	4777fc <renameat2@@Base+0x3f64>
  4777f4:	ldur	w8, [x29, #-188]
  4777f8:	str	w8, [sp, #208]
  4777fc:	ldr	w8, [sp, #208]
  477800:	mov	w0, w8
  477804:	sxtw	x9, w0
  477808:	str	x9, [sp, #712]
  47780c:	ldr	x9, [sp, #720]
  477810:	ldr	x10, [sp, #712]
  477814:	cmp	x9, x10
  477818:	b.cs	477828 <renameat2@@Base+0x3f90>  // b.hs, b.nlast
  47781c:	ldr	x8, [sp, #712]
  477820:	str	x8, [sp, #200]
  477824:	b	477830 <renameat2@@Base+0x3f98>
  477828:	ldr	x8, [sp, #720]
  47782c:	str	x8, [sp, #200]
  477830:	ldr	x8, [sp, #200]
  477834:	str	x8, [sp, #704]
  477838:	ldr	x8, [sp, #704]
  47783c:	ldur	x9, [x29, #-24]
  477840:	ldur	x10, [x29, #-88]
  477844:	subs	x9, x9, x10
  477848:	cmp	x8, x9
  47784c:	b.cc	477858 <renameat2@@Base+0x3fc0>  // b.lo, b.ul, b.last
  477850:	stur	xzr, [x29, #-8]
  477854:	b	479028 <renameat2@@Base+0x5790>
  477858:	ldur	x8, [x29, #-96]
  47785c:	cbz	x8, 4778f4 <renameat2@@Base+0x405c>
  477860:	ldur	w8, [x29, #-116]
  477864:	cbnz	w8, 4778d8 <renameat2@@Base+0x4040>
  477868:	ldr	x8, [sp, #720]
  47786c:	ldr	x9, [sp, #712]
  477870:	cmp	x8, x9
  477874:	b.cs	4778d8 <renameat2@@Base+0x4040>  // b.hs, b.nlast
  477878:	ldursw	x8, [x29, #-188]
  47787c:	ldr	x9, [sp, #720]
  477880:	subs	x8, x8, x9
  477884:	str	x8, [sp, #696]
  477888:	ldur	w10, [x29, #-108]
  47788c:	cmp	w10, #0x30
  477890:	b.ne	4778b8 <renameat2@@Base+0x4020>  // b.any
  477894:	ldur	x0, [x29, #-96]
  477898:	ldr	x2, [sp, #696]
  47789c:	mov	w1, #0x30                  	// #48
  4778a0:	bl	402a30 <memset@plt>
  4778a4:	ldr	x8, [sp, #696]
  4778a8:	ldur	x9, [x29, #-96]
  4778ac:	add	x8, x9, x8
  4778b0:	stur	x8, [x29, #-96]
  4778b4:	b	4778d8 <renameat2@@Base+0x4040>
  4778b8:	ldur	x0, [x29, #-96]
  4778bc:	ldr	x2, [sp, #696]
  4778c0:	mov	w1, #0x20                  	// #32
  4778c4:	bl	402a30 <memset@plt>
  4778c8:	ldr	x8, [sp, #696]
  4778cc:	ldur	x9, [x29, #-96]
  4778d0:	add	x8, x9, x8
  4778d4:	stur	x8, [x29, #-96]
  4778d8:	ldurb	w8, [x29, #-145]
  4778dc:	ldur	x9, [x29, #-96]
  4778e0:	strb	w8, [x9]
  4778e4:	ldr	x9, [sp, #720]
  4778e8:	ldur	x10, [x29, #-96]
  4778ec:	add	x9, x10, x9
  4778f0:	stur	x9, [x29, #-96]
  4778f4:	ldr	x8, [sp, #704]
  4778f8:	ldur	x9, [x29, #-88]
  4778fc:	add	x8, x9, x8
  477900:	stur	x8, [x29, #-88]
  477904:	b	477e04 <renameat2@@Base+0x456c>
  477908:	ldursw	x8, [x29, #-116]
  47790c:	sub	x9, x29, #0xb7
  477910:	add	x9, x9, #0x17
  477914:	ldur	x10, [x29, #-160]
  477918:	subs	x9, x9, x10
  47791c:	subs	x8, x8, x9
  477920:	ldurb	w11, [x29, #-145]
  477924:	cmp	w11, #0x0
  477928:	cset	w11, ne  // ne = any
  47792c:	mov	w12, #0x1                   	// #1
  477930:	eor	w11, w11, #0x1
  477934:	eor	w11, w11, w12
  477938:	and	w11, w11, #0x1
  47793c:	subs	x8, x8, w11, sxtw
  477940:	str	w8, [sp, #692]
  477944:	ldr	w8, [sp, #692]
  477948:	cmp	w8, #0x0
  47794c:	cset	w8, le
  477950:	tbnz	w8, #0, 477cc8 <renameat2@@Base+0x4430>
  477954:	ldur	w8, [x29, #-108]
  477958:	cmp	w8, #0x5f
  47795c:	b.ne	477b2c <renameat2@@Base+0x4294>  // b.any
  477960:	ldrsw	x8, [sp, #692]
  477964:	ldur	x9, [x29, #-24]
  477968:	ldur	x10, [x29, #-88]
  47796c:	subs	x9, x9, x10
  477970:	cmp	x8, x9
  477974:	b.cc	477980 <renameat2@@Base+0x40e8>  // b.lo, b.ul, b.last
  477978:	stur	xzr, [x29, #-8]
  47797c:	b	479028 <renameat2@@Base+0x5790>
  477980:	ldur	x8, [x29, #-96]
  477984:	cbz	x8, 4779a8 <renameat2@@Base+0x4110>
  477988:	ldur	x0, [x29, #-96]
  47798c:	ldrsw	x2, [sp, #692]
  477990:	mov	w1, #0x20                  	// #32
  477994:	bl	402a30 <memset@plt>
  477998:	ldrsw	x8, [sp, #692]
  47799c:	ldur	x9, [x29, #-96]
  4779a0:	add	x8, x9, x8
  4779a4:	stur	x8, [x29, #-96]
  4779a8:	ldrsw	x8, [sp, #692]
  4779ac:	ldur	x9, [x29, #-88]
  4779b0:	add	x8, x9, x8
  4779b4:	stur	x8, [x29, #-88]
  4779b8:	ldur	w10, [x29, #-188]
  4779bc:	ldr	w11, [sp, #692]
  4779c0:	cmp	w10, w11
  4779c4:	b.le	4779dc <renameat2@@Base+0x4144>
  4779c8:	ldur	w8, [x29, #-188]
  4779cc:	ldr	w9, [sp, #692]
  4779d0:	subs	w8, w8, w9
  4779d4:	str	w8, [sp, #196]
  4779d8:	b	4779e4 <renameat2@@Base+0x414c>
  4779dc:	mov	w8, wzr
  4779e0:	str	w8, [sp, #196]
  4779e4:	ldr	w8, [sp, #196]
  4779e8:	stur	w8, [x29, #-188]
  4779ec:	ldurb	w8, [x29, #-145]
  4779f0:	cbz	w8, 477b28 <renameat2@@Base+0x4290>
  4779f4:	mov	x8, #0x1                   	// #1
  4779f8:	str	x8, [sp, #680]
  4779fc:	ldur	w9, [x29, #-188]
  477a00:	cmp	w9, #0x0
  477a04:	cset	w9, ge  // ge = tcont
  477a08:	tbnz	w9, #0, 477a18 <renameat2@@Base+0x4180>
  477a0c:	mov	w8, wzr
  477a10:	str	w8, [sp, #192]
  477a14:	b	477a20 <renameat2@@Base+0x4188>
  477a18:	ldur	w8, [x29, #-188]
  477a1c:	str	w8, [sp, #192]
  477a20:	ldr	w8, [sp, #192]
  477a24:	mov	w0, w8
  477a28:	sxtw	x9, w0
  477a2c:	str	x9, [sp, #672]
  477a30:	ldr	x9, [sp, #680]
  477a34:	ldr	x10, [sp, #672]
  477a38:	cmp	x9, x10
  477a3c:	b.cs	477a4c <renameat2@@Base+0x41b4>  // b.hs, b.nlast
  477a40:	ldr	x8, [sp, #672]
  477a44:	str	x8, [sp, #184]
  477a48:	b	477a54 <renameat2@@Base+0x41bc>
  477a4c:	ldr	x8, [sp, #680]
  477a50:	str	x8, [sp, #184]
  477a54:	ldr	x8, [sp, #184]
  477a58:	str	x8, [sp, #664]
  477a5c:	ldr	x8, [sp, #664]
  477a60:	ldur	x9, [x29, #-24]
  477a64:	ldur	x10, [x29, #-88]
  477a68:	subs	x9, x9, x10
  477a6c:	cmp	x8, x9
  477a70:	b.cc	477a7c <renameat2@@Base+0x41e4>  // b.lo, b.ul, b.last
  477a74:	stur	xzr, [x29, #-8]
  477a78:	b	479028 <renameat2@@Base+0x5790>
  477a7c:	ldur	x8, [x29, #-96]
  477a80:	cbz	x8, 477b18 <renameat2@@Base+0x4280>
  477a84:	ldur	w8, [x29, #-116]
  477a88:	cbnz	w8, 477afc <renameat2@@Base+0x4264>
  477a8c:	ldr	x8, [sp, #680]
  477a90:	ldr	x9, [sp, #672]
  477a94:	cmp	x8, x9
  477a98:	b.cs	477afc <renameat2@@Base+0x4264>  // b.hs, b.nlast
  477a9c:	ldursw	x8, [x29, #-188]
  477aa0:	ldr	x9, [sp, #680]
  477aa4:	subs	x8, x8, x9
  477aa8:	str	x8, [sp, #656]
  477aac:	ldur	w10, [x29, #-108]
  477ab0:	cmp	w10, #0x30
  477ab4:	b.ne	477adc <renameat2@@Base+0x4244>  // b.any
  477ab8:	ldur	x0, [x29, #-96]
  477abc:	ldr	x2, [sp, #656]
  477ac0:	mov	w1, #0x30                  	// #48
  477ac4:	bl	402a30 <memset@plt>
  477ac8:	ldr	x8, [sp, #656]
  477acc:	ldur	x9, [x29, #-96]
  477ad0:	add	x8, x9, x8
  477ad4:	stur	x8, [x29, #-96]
  477ad8:	b	477afc <renameat2@@Base+0x4264>
  477adc:	ldur	x0, [x29, #-96]
  477ae0:	ldr	x2, [sp, #656]
  477ae4:	mov	w1, #0x20                  	// #32
  477ae8:	bl	402a30 <memset@plt>
  477aec:	ldr	x8, [sp, #656]
  477af0:	ldur	x9, [x29, #-96]
  477af4:	add	x8, x9, x8
  477af8:	stur	x8, [x29, #-96]
  477afc:	ldurb	w8, [x29, #-145]
  477b00:	ldur	x9, [x29, #-96]
  477b04:	strb	w8, [x9]
  477b08:	ldr	x9, [sp, #680]
  477b0c:	ldur	x10, [x29, #-96]
  477b10:	add	x9, x10, x9
  477b14:	stur	x9, [x29, #-96]
  477b18:	ldr	x8, [sp, #664]
  477b1c:	ldur	x9, [x29, #-88]
  477b20:	add	x8, x9, x8
  477b24:	stur	x8, [x29, #-88]
  477b28:	b	477cc4 <renameat2@@Base+0x442c>
  477b2c:	ldursw	x8, [x29, #-116]
  477b30:	ldur	x9, [x29, #-24]
  477b34:	ldur	x10, [x29, #-88]
  477b38:	subs	x9, x9, x10
  477b3c:	cmp	x8, x9
  477b40:	b.cc	477b4c <renameat2@@Base+0x42b4>  // b.lo, b.ul, b.last
  477b44:	stur	xzr, [x29, #-8]
  477b48:	b	479028 <renameat2@@Base+0x5790>
  477b4c:	ldurb	w8, [x29, #-145]
  477b50:	cbz	w8, 477c88 <renameat2@@Base+0x43f0>
  477b54:	mov	x8, #0x1                   	// #1
  477b58:	str	x8, [sp, #648]
  477b5c:	ldur	w9, [x29, #-188]
  477b60:	cmp	w9, #0x0
  477b64:	cset	w9, ge  // ge = tcont
  477b68:	tbnz	w9, #0, 477b78 <renameat2@@Base+0x42e0>
  477b6c:	mov	w8, wzr
  477b70:	str	w8, [sp, #180]
  477b74:	b	477b80 <renameat2@@Base+0x42e8>
  477b78:	ldur	w8, [x29, #-188]
  477b7c:	str	w8, [sp, #180]
  477b80:	ldr	w8, [sp, #180]
  477b84:	mov	w0, w8
  477b88:	sxtw	x9, w0
  477b8c:	str	x9, [sp, #640]
  477b90:	ldr	x9, [sp, #648]
  477b94:	ldr	x10, [sp, #640]
  477b98:	cmp	x9, x10
  477b9c:	b.cs	477bac <renameat2@@Base+0x4314>  // b.hs, b.nlast
  477ba0:	ldr	x8, [sp, #640]
  477ba4:	str	x8, [sp, #168]
  477ba8:	b	477bb4 <renameat2@@Base+0x431c>
  477bac:	ldr	x8, [sp, #648]
  477bb0:	str	x8, [sp, #168]
  477bb4:	ldr	x8, [sp, #168]
  477bb8:	str	x8, [sp, #632]
  477bbc:	ldr	x8, [sp, #632]
  477bc0:	ldur	x9, [x29, #-24]
  477bc4:	ldur	x10, [x29, #-88]
  477bc8:	subs	x9, x9, x10
  477bcc:	cmp	x8, x9
  477bd0:	b.cc	477bdc <renameat2@@Base+0x4344>  // b.lo, b.ul, b.last
  477bd4:	stur	xzr, [x29, #-8]
  477bd8:	b	479028 <renameat2@@Base+0x5790>
  477bdc:	ldur	x8, [x29, #-96]
  477be0:	cbz	x8, 477c78 <renameat2@@Base+0x43e0>
  477be4:	ldur	w8, [x29, #-116]
  477be8:	cbnz	w8, 477c5c <renameat2@@Base+0x43c4>
  477bec:	ldr	x8, [sp, #648]
  477bf0:	ldr	x9, [sp, #640]
  477bf4:	cmp	x8, x9
  477bf8:	b.cs	477c5c <renameat2@@Base+0x43c4>  // b.hs, b.nlast
  477bfc:	ldursw	x8, [x29, #-188]
  477c00:	ldr	x9, [sp, #648]
  477c04:	subs	x8, x8, x9
  477c08:	str	x8, [sp, #624]
  477c0c:	ldur	w10, [x29, #-108]
  477c10:	cmp	w10, #0x30
  477c14:	b.ne	477c3c <renameat2@@Base+0x43a4>  // b.any
  477c18:	ldur	x0, [x29, #-96]
  477c1c:	ldr	x2, [sp, #624]
  477c20:	mov	w1, #0x30                  	// #48
  477c24:	bl	402a30 <memset@plt>
  477c28:	ldr	x8, [sp, #624]
  477c2c:	ldur	x9, [x29, #-96]
  477c30:	add	x8, x9, x8
  477c34:	stur	x8, [x29, #-96]
  477c38:	b	477c5c <renameat2@@Base+0x43c4>
  477c3c:	ldur	x0, [x29, #-96]
  477c40:	ldr	x2, [sp, #624]
  477c44:	mov	w1, #0x20                  	// #32
  477c48:	bl	402a30 <memset@plt>
  477c4c:	ldr	x8, [sp, #624]
  477c50:	ldur	x9, [x29, #-96]
  477c54:	add	x8, x9, x8
  477c58:	stur	x8, [x29, #-96]
  477c5c:	ldurb	w8, [x29, #-145]
  477c60:	ldur	x9, [x29, #-96]
  477c64:	strb	w8, [x9]
  477c68:	ldr	x9, [sp, #648]
  477c6c:	ldur	x10, [x29, #-96]
  477c70:	add	x9, x10, x9
  477c74:	stur	x9, [x29, #-96]
  477c78:	ldr	x8, [sp, #632]
  477c7c:	ldur	x9, [x29, #-88]
  477c80:	add	x8, x9, x8
  477c84:	stur	x8, [x29, #-88]
  477c88:	ldur	x8, [x29, #-96]
  477c8c:	cbz	x8, 477cb0 <renameat2@@Base+0x4418>
  477c90:	ldur	x0, [x29, #-96]
  477c94:	ldrsw	x2, [sp, #692]
  477c98:	mov	w1, #0x30                  	// #48
  477c9c:	bl	402a30 <memset@plt>
  477ca0:	ldrsw	x8, [sp, #692]
  477ca4:	ldur	x9, [x29, #-96]
  477ca8:	add	x8, x9, x8
  477cac:	stur	x8, [x29, #-96]
  477cb0:	ldrsw	x8, [sp, #692]
  477cb4:	ldur	x9, [x29, #-88]
  477cb8:	add	x8, x9, x8
  477cbc:	stur	x8, [x29, #-88]
  477cc0:	stur	wzr, [x29, #-188]
  477cc4:	b	477e04 <renameat2@@Base+0x456c>
  477cc8:	ldurb	w8, [x29, #-145]
  477ccc:	cbz	w8, 477e04 <renameat2@@Base+0x456c>
  477cd0:	mov	x8, #0x1                   	// #1
  477cd4:	str	x8, [sp, #616]
  477cd8:	ldur	w9, [x29, #-188]
  477cdc:	cmp	w9, #0x0
  477ce0:	cset	w9, ge  // ge = tcont
  477ce4:	tbnz	w9, #0, 477cf4 <renameat2@@Base+0x445c>
  477ce8:	mov	w8, wzr
  477cec:	str	w8, [sp, #164]
  477cf0:	b	477cfc <renameat2@@Base+0x4464>
  477cf4:	ldur	w8, [x29, #-188]
  477cf8:	str	w8, [sp, #164]
  477cfc:	ldr	w8, [sp, #164]
  477d00:	mov	w0, w8
  477d04:	sxtw	x9, w0
  477d08:	str	x9, [sp, #608]
  477d0c:	ldr	x9, [sp, #616]
  477d10:	ldr	x10, [sp, #608]
  477d14:	cmp	x9, x10
  477d18:	b.cs	477d28 <renameat2@@Base+0x4490>  // b.hs, b.nlast
  477d1c:	ldr	x8, [sp, #608]
  477d20:	str	x8, [sp, #152]
  477d24:	b	477d30 <renameat2@@Base+0x4498>
  477d28:	ldr	x8, [sp, #616]
  477d2c:	str	x8, [sp, #152]
  477d30:	ldr	x8, [sp, #152]
  477d34:	str	x8, [sp, #600]
  477d38:	ldr	x8, [sp, #600]
  477d3c:	ldur	x9, [x29, #-24]
  477d40:	ldur	x10, [x29, #-88]
  477d44:	subs	x9, x9, x10
  477d48:	cmp	x8, x9
  477d4c:	b.cc	477d58 <renameat2@@Base+0x44c0>  // b.lo, b.ul, b.last
  477d50:	stur	xzr, [x29, #-8]
  477d54:	b	479028 <renameat2@@Base+0x5790>
  477d58:	ldur	x8, [x29, #-96]
  477d5c:	cbz	x8, 477df4 <renameat2@@Base+0x455c>
  477d60:	ldur	w8, [x29, #-116]
  477d64:	cbnz	w8, 477dd8 <renameat2@@Base+0x4540>
  477d68:	ldr	x8, [sp, #616]
  477d6c:	ldr	x9, [sp, #608]
  477d70:	cmp	x8, x9
  477d74:	b.cs	477dd8 <renameat2@@Base+0x4540>  // b.hs, b.nlast
  477d78:	ldursw	x8, [x29, #-188]
  477d7c:	ldr	x9, [sp, #616]
  477d80:	subs	x8, x8, x9
  477d84:	str	x8, [sp, #592]
  477d88:	ldur	w10, [x29, #-108]
  477d8c:	cmp	w10, #0x30
  477d90:	b.ne	477db8 <renameat2@@Base+0x4520>  // b.any
  477d94:	ldur	x0, [x29, #-96]
  477d98:	ldr	x2, [sp, #592]
  477d9c:	mov	w1, #0x30                  	// #48
  477da0:	bl	402a30 <memset@plt>
  477da4:	ldr	x8, [sp, #592]
  477da8:	ldur	x9, [x29, #-96]
  477dac:	add	x8, x9, x8
  477db0:	stur	x8, [x29, #-96]
  477db4:	b	477dd8 <renameat2@@Base+0x4540>
  477db8:	ldur	x0, [x29, #-96]
  477dbc:	ldr	x2, [sp, #592]
  477dc0:	mov	w1, #0x20                  	// #32
  477dc4:	bl	402a30 <memset@plt>
  477dc8:	ldr	x8, [sp, #592]
  477dcc:	ldur	x9, [x29, #-96]
  477dd0:	add	x8, x9, x8
  477dd4:	stur	x8, [x29, #-96]
  477dd8:	ldurb	w8, [x29, #-145]
  477ddc:	ldur	x9, [x29, #-96]
  477de0:	strb	w8, [x9]
  477de4:	ldr	x9, [sp, #616]
  477de8:	ldur	x10, [x29, #-96]
  477dec:	add	x9, x10, x9
  477df0:	stur	x9, [x29, #-96]
  477df4:	ldr	x8, [sp, #600]
  477df8:	ldur	x9, [x29, #-88]
  477dfc:	add	x8, x9, x8
  477e00:	stur	x8, [x29, #-88]
  477e04:	sub	x8, x29, #0xb7
  477e08:	add	x8, x8, #0x17
  477e0c:	ldur	x9, [x29, #-160]
  477e10:	subs	x8, x8, x9
  477e14:	str	x8, [sp, #584]
  477e18:	ldur	w10, [x29, #-188]
  477e1c:	cmp	w10, #0x0
  477e20:	cset	w10, ge  // ge = tcont
  477e24:	tbnz	w10, #0, 477e34 <renameat2@@Base+0x459c>
  477e28:	mov	w8, wzr
  477e2c:	str	w8, [sp, #148]
  477e30:	b	477e3c <renameat2@@Base+0x45a4>
  477e34:	ldur	w8, [x29, #-188]
  477e38:	str	w8, [sp, #148]
  477e3c:	ldr	w8, [sp, #148]
  477e40:	mov	w0, w8
  477e44:	sxtw	x9, w0
  477e48:	str	x9, [sp, #576]
  477e4c:	ldr	x9, [sp, #584]
  477e50:	ldr	x10, [sp, #576]
  477e54:	cmp	x9, x10
  477e58:	b.cs	477e68 <renameat2@@Base+0x45d0>  // b.hs, b.nlast
  477e5c:	ldr	x8, [sp, #576]
  477e60:	str	x8, [sp, #136]
  477e64:	b	477e70 <renameat2@@Base+0x45d8>
  477e68:	ldr	x8, [sp, #584]
  477e6c:	str	x8, [sp, #136]
  477e70:	ldr	x8, [sp, #136]
  477e74:	str	x8, [sp, #568]
  477e78:	ldr	x8, [sp, #568]
  477e7c:	ldur	x9, [x29, #-24]
  477e80:	ldur	x10, [x29, #-88]
  477e84:	subs	x9, x9, x10
  477e88:	cmp	x8, x9
  477e8c:	b.cc	477e98 <renameat2@@Base+0x4600>  // b.lo, b.ul, b.last
  477e90:	stur	xzr, [x29, #-8]
  477e94:	b	479028 <renameat2@@Base+0x5790>
  477e98:	ldur	x8, [x29, #-96]
  477e9c:	cbz	x8, 477f78 <renameat2@@Base+0x46e0>
  477ea0:	ldur	w8, [x29, #-116]
  477ea4:	cbnz	w8, 477f18 <renameat2@@Base+0x4680>
  477ea8:	ldr	x8, [sp, #584]
  477eac:	ldr	x9, [sp, #576]
  477eb0:	cmp	x8, x9
  477eb4:	b.cs	477f18 <renameat2@@Base+0x4680>  // b.hs, b.nlast
  477eb8:	ldursw	x8, [x29, #-188]
  477ebc:	ldr	x9, [sp, #584]
  477ec0:	subs	x8, x8, x9
  477ec4:	str	x8, [sp, #560]
  477ec8:	ldur	w10, [x29, #-108]
  477ecc:	cmp	w10, #0x30
  477ed0:	b.ne	477ef8 <renameat2@@Base+0x4660>  // b.any
  477ed4:	ldur	x0, [x29, #-96]
  477ed8:	ldr	x2, [sp, #560]
  477edc:	mov	w1, #0x30                  	// #48
  477ee0:	bl	402a30 <memset@plt>
  477ee4:	ldr	x8, [sp, #560]
  477ee8:	ldur	x9, [x29, #-96]
  477eec:	add	x8, x9, x8
  477ef0:	stur	x8, [x29, #-96]
  477ef4:	b	477f18 <renameat2@@Base+0x4680>
  477ef8:	ldur	x0, [x29, #-96]
  477efc:	ldr	x2, [sp, #560]
  477f00:	mov	w1, #0x20                  	// #32
  477f04:	bl	402a30 <memset@plt>
  477f08:	ldr	x8, [sp, #560]
  477f0c:	ldur	x9, [x29, #-96]
  477f10:	add	x8, x9, x8
  477f14:	stur	x8, [x29, #-96]
  477f18:	ldurb	w8, [x29, #-189]
  477f1c:	tbnz	w8, #0, 477f24 <renameat2@@Base+0x468c>
  477f20:	b	477f38 <renameat2@@Base+0x46a0>
  477f24:	ldur	x0, [x29, #-96]
  477f28:	ldur	x1, [x29, #-160]
  477f2c:	ldr	x2, [sp, #584]
  477f30:	bl	47903c <renameat2@@Base+0x57a4>
  477f34:	b	477f68 <renameat2@@Base+0x46d0>
  477f38:	ldurb	w8, [x29, #-190]
  477f3c:	tbnz	w8, #0, 477f44 <renameat2@@Base+0x46ac>
  477f40:	b	477f58 <renameat2@@Base+0x46c0>
  477f44:	ldur	x0, [x29, #-96]
  477f48:	ldur	x1, [x29, #-160]
  477f4c:	ldr	x2, [sp, #584]
  477f50:	bl	4790a0 <renameat2@@Base+0x5808>
  477f54:	b	477f68 <renameat2@@Base+0x46d0>
  477f58:	ldur	x0, [x29, #-96]
  477f5c:	ldur	x1, [x29, #-160]
  477f60:	ldr	x2, [sp, #584]
  477f64:	bl	402760 <memcpy@plt>
  477f68:	ldr	x8, [sp, #584]
  477f6c:	ldur	x9, [x29, #-96]
  477f70:	add	x8, x9, x8
  477f74:	stur	x8, [x29, #-96]
  477f78:	ldr	x8, [sp, #568]
  477f7c:	ldur	x9, [x29, #-88]
  477f80:	add	x8, x9, x8
  477f84:	stur	x8, [x29, #-88]
  477f88:	b	478ff4 <renameat2@@Base+0x575c>
  477f8c:	ldur	w8, [x29, #-112]
  477f90:	cbz	w8, 477f98 <renameat2@@Base+0x4700>
  477f94:	b	478e00 <renameat2@@Base+0x5568>
  477f98:	adrp	x8, 47f000 <renameat2@@Base+0xb768>
  477f9c:	add	x8, x8, #0x6b5
  477fa0:	stur	x8, [x29, #-144]
  477fa4:	b	47717c <renameat2@@Base+0x38e4>
  477fa8:	ldur	w8, [x29, #-112]
  477fac:	cmp	w8, #0x45
  477fb0:	b.ne	477fb8 <renameat2@@Base+0x4720>  // b.any
  477fb4:	b	478e00 <renameat2@@Base+0x5568>
  477fb8:	mov	w8, #0x2                   	// #2
  477fbc:	stur	w8, [x29, #-116]
  477fc0:	ldur	x9, [x29, #-40]
  477fc4:	ldr	w8, [x9, #8]
  477fc8:	stur	w8, [x29, #-120]
  477fcc:	b	477674 <renameat2@@Base+0x3ddc>
  477fd0:	ldur	w8, [x29, #-112]
  477fd4:	cmp	w8, #0x45
  477fd8:	b.ne	477fe0 <renameat2@@Base+0x4748>  // b.any
  477fdc:	b	478e00 <renameat2@@Base+0x5568>
  477fe0:	mov	w8, #0x2                   	// #2
  477fe4:	stur	w8, [x29, #-116]
  477fe8:	ldur	w8, [x29, #-72]
  477fec:	stur	w8, [x29, #-120]
  477ff0:	b	477674 <renameat2@@Base+0x3ddc>
  477ff4:	ldur	w8, [x29, #-112]
  477ff8:	cmp	w8, #0x45
  477ffc:	b.ne	478004 <renameat2@@Base+0x476c>  // b.any
  478000:	b	478e00 <renameat2@@Base+0x5568>
  478004:	mov	w8, #0x2                   	// #2
  478008:	stur	w8, [x29, #-116]
  47800c:	ldur	x9, [x29, #-40]
  478010:	ldr	w8, [x9, #8]
  478014:	stur	w8, [x29, #-120]
  478018:	b	477654 <renameat2@@Base+0x3dbc>
  47801c:	ldur	w8, [x29, #-112]
  478020:	cmp	w8, #0x45
  478024:	b.ne	47802c <renameat2@@Base+0x4794>  // b.any
  478028:	b	478e00 <renameat2@@Base+0x5568>
  47802c:	mov	w8, #0x2                   	// #2
  478030:	stur	w8, [x29, #-116]
  478034:	ldur	w8, [x29, #-72]
  478038:	stur	w8, [x29, #-120]
  47803c:	b	477654 <renameat2@@Base+0x3dbc>
  478040:	ldur	w8, [x29, #-112]
  478044:	cmp	w8, #0x45
  478048:	b.ne	478050 <renameat2@@Base+0x47b8>  // b.any
  47804c:	b	478e00 <renameat2@@Base+0x5568>
  478050:	mov	w8, #0x3                   	// #3
  478054:	stur	w8, [x29, #-116]
  478058:	ldur	x9, [x29, #-40]
  47805c:	ldr	w8, [x9, #28]
  478060:	mov	w10, #0xffffffff            	// #-1
  478064:	cmp	w8, w10
  478068:	cset	w8, lt  // lt = tstop
  47806c:	and	w8, w8, #0x1
  478070:	sturb	w8, [x29, #-125]
  478074:	ldur	x9, [x29, #-40]
  478078:	ldr	w8, [x9, #28]
  47807c:	add	w8, w8, #0x1
  478080:	stur	w8, [x29, #-124]
  478084:	b	477690 <renameat2@@Base+0x3df8>
  478088:	ldur	w8, [x29, #-112]
  47808c:	cmp	w8, #0x45
  478090:	b.ne	478098 <renameat2@@Base+0x4800>  // b.any
  478094:	b	478e00 <renameat2@@Base+0x5568>
  478098:	mov	w8, #0x2                   	// #2
  47809c:	stur	w8, [x29, #-116]
  4780a0:	ldur	x9, [x29, #-40]
  4780a4:	ldr	w8, [x9, #4]
  4780a8:	stur	w8, [x29, #-120]
  4780ac:	b	477674 <renameat2@@Base+0x3ddc>
  4780b0:	ldur	w8, [x29, #-112]
  4780b4:	cmp	w8, #0x45
  4780b8:	b.ne	4780c0 <renameat2@@Base+0x4828>  // b.any
  4780bc:	b	478e00 <renameat2@@Base+0x5568>
  4780c0:	mov	w8, #0x2                   	// #2
  4780c4:	stur	w8, [x29, #-116]
  4780c8:	ldur	x9, [x29, #-40]
  4780cc:	ldr	w8, [x9, #16]
  4780d0:	mov	w10, #0xffffffff            	// #-1
  4780d4:	cmp	w8, w10
  4780d8:	cset	w8, lt  // lt = tstop
  4780dc:	and	w8, w8, #0x1
  4780e0:	sturb	w8, [x29, #-125]
  4780e4:	ldur	x9, [x29, #-40]
  4780e8:	ldr	w8, [x9, #16]
  4780ec:	add	w8, w8, #0x1
  4780f0:	stur	w8, [x29, #-124]
  4780f4:	b	477690 <renameat2@@Base+0x3df8>
  4780f8:	ldur	w8, [x29, #-112]
  4780fc:	cmp	w8, #0x45
  478100:	b.ne	478108 <renameat2@@Base+0x4870>  // b.any
  478104:	b	478e00 <renameat2@@Base+0x5568>
  478108:	ldur	w8, [x29, #-68]
  47810c:	stur	w8, [x29, #-120]
  478110:	ldur	w8, [x29, #-188]
  478114:	mov	w9, #0xffffffff            	// #-1
  478118:	cmp	w8, w9
  47811c:	b.ne	47812c <renameat2@@Base+0x4894>  // b.any
  478120:	mov	w8, #0x9                   	// #9
  478124:	stur	w8, [x29, #-188]
  478128:	b	478160 <renameat2@@Base+0x48c8>
  47812c:	ldur	w8, [x29, #-188]
  478130:	str	w8, [sp, #556]
  478134:	ldr	w8, [sp, #556]
  478138:	cmp	w8, #0x9
  47813c:	b.ge	478160 <renameat2@@Base+0x48c8>  // b.tcont
  478140:	ldur	w8, [x29, #-120]
  478144:	mov	w9, #0xa                   	// #10
  478148:	sdiv	w8, w8, w9
  47814c:	stur	w8, [x29, #-120]
  478150:	ldr	w8, [sp, #556]
  478154:	add	w8, w8, #0x1
  478158:	str	w8, [sp, #556]
  47815c:	b	478134 <renameat2@@Base+0x489c>
  478160:	ldur	w8, [x29, #-188]
  478164:	stur	w8, [x29, #-116]
  478168:	ldur	w8, [x29, #-120]
  47816c:	stur	w8, [x29, #-120]
  478170:	b	477674 <renameat2@@Base+0x3ddc>
  478174:	mov	x8, #0x1                   	// #1
  478178:	str	x8, [sp, #544]
  47817c:	ldur	w9, [x29, #-188]
  478180:	cmp	w9, #0x0
  478184:	cset	w9, ge  // ge = tcont
  478188:	tbnz	w9, #0, 478198 <renameat2@@Base+0x4900>
  47818c:	mov	w8, wzr
  478190:	str	w8, [sp, #132]
  478194:	b	4781a0 <renameat2@@Base+0x4908>
  478198:	ldur	w8, [x29, #-188]
  47819c:	str	w8, [sp, #132]
  4781a0:	ldr	w8, [sp, #132]
  4781a4:	mov	w0, w8
  4781a8:	sxtw	x9, w0
  4781ac:	str	x9, [sp, #536]
  4781b0:	ldr	x9, [sp, #544]
  4781b4:	ldr	x10, [sp, #536]
  4781b8:	cmp	x9, x10
  4781bc:	b.cs	4781cc <renameat2@@Base+0x4934>  // b.hs, b.nlast
  4781c0:	ldr	x8, [sp, #536]
  4781c4:	str	x8, [sp, #120]
  4781c8:	b	4781d4 <renameat2@@Base+0x493c>
  4781cc:	ldr	x8, [sp, #544]
  4781d0:	str	x8, [sp, #120]
  4781d4:	ldr	x8, [sp, #120]
  4781d8:	str	x8, [sp, #528]
  4781dc:	ldr	x8, [sp, #528]
  4781e0:	ldur	x9, [x29, #-24]
  4781e4:	ldur	x10, [x29, #-88]
  4781e8:	subs	x9, x9, x10
  4781ec:	cmp	x8, x9
  4781f0:	b.cc	4781fc <renameat2@@Base+0x4964>  // b.lo, b.ul, b.last
  4781f4:	stur	xzr, [x29, #-8]
  4781f8:	b	479028 <renameat2@@Base+0x5790>
  4781fc:	ldur	x8, [x29, #-96]
  478200:	cbz	x8, 478298 <renameat2@@Base+0x4a00>
  478204:	ldur	w8, [x29, #-116]
  478208:	cbnz	w8, 47827c <renameat2@@Base+0x49e4>
  47820c:	ldr	x8, [sp, #544]
  478210:	ldr	x9, [sp, #536]
  478214:	cmp	x8, x9
  478218:	b.cs	47827c <renameat2@@Base+0x49e4>  // b.hs, b.nlast
  47821c:	ldursw	x8, [x29, #-188]
  478220:	ldr	x9, [sp, #544]
  478224:	subs	x8, x8, x9
  478228:	str	x8, [sp, #520]
  47822c:	ldur	w10, [x29, #-108]
  478230:	cmp	w10, #0x30
  478234:	b.ne	47825c <renameat2@@Base+0x49c4>  // b.any
  478238:	ldur	x0, [x29, #-96]
  47823c:	ldr	x2, [sp, #520]
  478240:	mov	w1, #0x30                  	// #48
  478244:	bl	402a30 <memset@plt>
  478248:	ldr	x8, [sp, #520]
  47824c:	ldur	x9, [x29, #-96]
  478250:	add	x8, x9, x8
  478254:	stur	x8, [x29, #-96]
  478258:	b	47827c <renameat2@@Base+0x49e4>
  47825c:	ldur	x0, [x29, #-96]
  478260:	ldr	x2, [sp, #520]
  478264:	mov	w1, #0x20                  	// #32
  478268:	bl	402a30 <memset@plt>
  47826c:	ldr	x8, [sp, #520]
  478270:	ldur	x9, [x29, #-96]
  478274:	add	x8, x9, x8
  478278:	stur	x8, [x29, #-96]
  47827c:	ldur	x8, [x29, #-96]
  478280:	mov	w9, #0xa                   	// #10
  478284:	strb	w9, [x8]
  478288:	ldr	x8, [sp, #544]
  47828c:	ldur	x10, [x29, #-96]
  478290:	add	x8, x10, x8
  478294:	stur	x8, [x29, #-96]
  478298:	ldr	x8, [sp, #528]
  47829c:	ldur	x9, [x29, #-88]
  4782a0:	add	x8, x9, x8
  4782a4:	stur	x8, [x29, #-88]
  4782a8:	b	478ff4 <renameat2@@Base+0x575c>
  4782ac:	mov	w8, #0x1                   	// #1
  4782b0:	sturb	w8, [x29, #-189]
  4782b4:	mov	w8, #0x70                  	// #112
  4782b8:	stur	w8, [x29, #-208]
  4782bc:	ldurb	w8, [x29, #-201]
  4782c0:	tbnz	w8, #0, 4782c8 <renameat2@@Base+0x4a30>
  4782c4:	b	4782d8 <renameat2@@Base+0x4a40>
  4782c8:	mov	w8, #0x0                   	// #0
  4782cc:	sturb	w8, [x29, #-190]
  4782d0:	mov	w8, #0x1                   	// #1
  4782d4:	sturb	w8, [x29, #-189]
  4782d8:	b	477308 <renameat2@@Base+0x3a70>
  4782dc:	mov	w8, #0x1                   	// #1
  4782e0:	stur	w8, [x29, #-116]
  4782e4:	mov	w8, #0x0                   	// #0
  4782e8:	sturb	w8, [x29, #-125]
  4782ec:	ldur	x9, [x29, #-40]
  4782f0:	ldr	w8, [x9, #16]
  4782f4:	mov	w10, #0xb                   	// #11
  4782f8:	mul	w8, w8, w10
  4782fc:	asr	w8, w8, #5
  478300:	add	w8, w8, #0x1
  478304:	stur	w8, [x29, #-124]
  478308:	b	477690 <renameat2@@Base+0x3df8>
  47830c:	adrp	x8, 47f000 <renameat2@@Base+0xb768>
  478310:	add	x8, x8, #0x6be
  478314:	stur	x8, [x29, #-144]
  478318:	b	47717c <renameat2@@Base+0x38e4>
  47831c:	b	477308 <renameat2@@Base+0x3a70>
  478320:	ldur	w8, [x29, #-112]
  478324:	cmp	w8, #0x45
  478328:	b.ne	478330 <renameat2@@Base+0x4a98>  // b.any
  47832c:	b	478e00 <renameat2@@Base+0x5568>
  478330:	mov	w8, #0x2                   	// #2
  478334:	stur	w8, [x29, #-116]
  478338:	ldur	x9, [x29, #-40]
  47833c:	ldr	w8, [x9]
  478340:	stur	w8, [x29, #-120]
  478344:	b	477674 <renameat2@@Base+0x3ddc>
  478348:	ldur	x1, [x29, #-40]
  47834c:	add	x8, sp, #0x1d0
  478350:	mov	x0, x8
  478354:	mov	x2, #0x38                  	// #56
  478358:	str	x8, [sp, #112]
  47835c:	bl	402760 <memcpy@plt>
  478360:	ldur	x0, [x29, #-64]
  478364:	ldr	x1, [sp, #112]
  478368:	bl	4759a8 <renameat2@@Base+0x2110>
  47836c:	str	x0, [sp, #456]
  478370:	sub	x8, x29, #0xb7
  478374:	add	x8, x8, #0x17
  478378:	stur	x8, [x29, #-160]
  47837c:	ldr	x8, [sp, #456]
  478380:	cmp	x8, #0x0
  478384:	cset	w9, lt  // lt = tstop
  478388:	and	w9, w9, #0x1
  47838c:	sturb	w9, [x29, #-125]
  478390:	ldr	x8, [sp, #456]
  478394:	mov	x9, #0xa                   	// #10
  478398:	sdiv	x10, x8, x9
  47839c:	mul	x10, x10, x9
  4783a0:	subs	x8, x8, x10
  4783a4:	str	w8, [sp, #452]
  4783a8:	ldr	x10, [sp, #456]
  4783ac:	sdiv	x9, x10, x9
  4783b0:	str	x9, [sp, #456]
  4783b4:	ldurb	w8, [x29, #-125]
  4783b8:	tbnz	w8, #0, 4783c0 <renameat2@@Base+0x4b28>
  4783bc:	b	4783d4 <renameat2@@Base+0x4b3c>
  4783c0:	ldr	w8, [sp, #452]
  4783c4:	mov	w9, wzr
  4783c8:	subs	w8, w9, w8
  4783cc:	str	w8, [sp, #108]
  4783d0:	b	4783dc <renameat2@@Base+0x4b44>
  4783d4:	ldr	w8, [sp, #452]
  4783d8:	str	w8, [sp, #108]
  4783dc:	ldr	w8, [sp, #108]
  4783e0:	add	w8, w8, #0x30
  4783e4:	ldur	x9, [x29, #-160]
  4783e8:	mov	x10, #0xffffffffffffffff    	// #-1
  4783ec:	add	x9, x9, x10
  4783f0:	stur	x9, [x29, #-160]
  4783f4:	strb	w8, [x9]
  4783f8:	ldr	x8, [sp, #456]
  4783fc:	cbnz	x8, 478390 <renameat2@@Base+0x4af8>
  478400:	mov	w8, #0x1                   	// #1
  478404:	stur	w8, [x29, #-116]
  478408:	mov	w8, #0x0                   	// #0
  47840c:	sturb	w8, [x29, #-126]
  478410:	b	47776c <renameat2@@Base+0x3ed4>
  478414:	ldur	w8, [x29, #-112]
  478418:	cmp	w8, #0x4f
  47841c:	b.ne	478424 <renameat2@@Base+0x4b8c>  // b.any
  478420:	b	478e00 <renameat2@@Base+0x5568>
  478424:	b	477308 <renameat2@@Base+0x3a70>
  478428:	adrp	x8, 47e000 <renameat2@@Base+0xa768>
  47842c:	add	x8, x8, #0xebc
  478430:	stur	x8, [x29, #-144]
  478434:	b	47717c <renameat2@@Base+0x38e4>
  478438:	mov	x8, #0x1                   	// #1
  47843c:	str	x8, [sp, #440]
  478440:	ldur	w9, [x29, #-188]
  478444:	cmp	w9, #0x0
  478448:	cset	w9, ge  // ge = tcont
  47844c:	tbnz	w9, #0, 47845c <renameat2@@Base+0x4bc4>
  478450:	mov	w8, wzr
  478454:	str	w8, [sp, #104]
  478458:	b	478464 <renameat2@@Base+0x4bcc>
  47845c:	ldur	w8, [x29, #-188]
  478460:	str	w8, [sp, #104]
  478464:	ldr	w8, [sp, #104]
  478468:	mov	w0, w8
  47846c:	sxtw	x9, w0
  478470:	str	x9, [sp, #432]
  478474:	ldr	x9, [sp, #440]
  478478:	ldr	x10, [sp, #432]
  47847c:	cmp	x9, x10
  478480:	b.cs	478490 <renameat2@@Base+0x4bf8>  // b.hs, b.nlast
  478484:	ldr	x8, [sp, #432]
  478488:	str	x8, [sp, #96]
  47848c:	b	478498 <renameat2@@Base+0x4c00>
  478490:	ldr	x8, [sp, #440]
  478494:	str	x8, [sp, #96]
  478498:	ldr	x8, [sp, #96]
  47849c:	str	x8, [sp, #424]
  4784a0:	ldr	x8, [sp, #424]
  4784a4:	ldur	x9, [x29, #-24]
  4784a8:	ldur	x10, [x29, #-88]
  4784ac:	subs	x9, x9, x10
  4784b0:	cmp	x8, x9
  4784b4:	b.cc	4784c0 <renameat2@@Base+0x4c28>  // b.lo, b.ul, b.last
  4784b8:	stur	xzr, [x29, #-8]
  4784bc:	b	479028 <renameat2@@Base+0x5790>
  4784c0:	ldur	x8, [x29, #-96]
  4784c4:	cbz	x8, 47855c <renameat2@@Base+0x4cc4>
  4784c8:	ldur	w8, [x29, #-116]
  4784cc:	cbnz	w8, 478540 <renameat2@@Base+0x4ca8>
  4784d0:	ldr	x8, [sp, #440]
  4784d4:	ldr	x9, [sp, #432]
  4784d8:	cmp	x8, x9
  4784dc:	b.cs	478540 <renameat2@@Base+0x4ca8>  // b.hs, b.nlast
  4784e0:	ldursw	x8, [x29, #-188]
  4784e4:	ldr	x9, [sp, #440]
  4784e8:	subs	x8, x8, x9
  4784ec:	str	x8, [sp, #416]
  4784f0:	ldur	w10, [x29, #-108]
  4784f4:	cmp	w10, #0x30
  4784f8:	b.ne	478520 <renameat2@@Base+0x4c88>  // b.any
  4784fc:	ldur	x0, [x29, #-96]
  478500:	ldr	x2, [sp, #416]
  478504:	mov	w1, #0x30                  	// #48
  478508:	bl	402a30 <memset@plt>
  47850c:	ldr	x8, [sp, #416]
  478510:	ldur	x9, [x29, #-96]
  478514:	add	x8, x9, x8
  478518:	stur	x8, [x29, #-96]
  47851c:	b	478540 <renameat2@@Base+0x4ca8>
  478520:	ldur	x0, [x29, #-96]
  478524:	ldr	x2, [sp, #416]
  478528:	mov	w1, #0x20                  	// #32
  47852c:	bl	402a30 <memset@plt>
  478530:	ldr	x8, [sp, #416]
  478534:	ldur	x9, [x29, #-96]
  478538:	add	x8, x9, x8
  47853c:	stur	x8, [x29, #-96]
  478540:	ldur	x8, [x29, #-96]
  478544:	mov	w9, #0x9                   	// #9
  478548:	strb	w9, [x8]
  47854c:	ldr	x8, [sp, #440]
  478550:	ldur	x10, [x29, #-96]
  478554:	add	x8, x10, x8
  478558:	stur	x8, [x29, #-96]
  47855c:	ldr	x8, [sp, #424]
  478560:	ldur	x9, [x29, #-88]
  478564:	add	x8, x9, x8
  478568:	stur	x8, [x29, #-88]
  47856c:	b	478ff4 <renameat2@@Base+0x575c>
  478570:	mov	w8, #0x1                   	// #1
  478574:	stur	w8, [x29, #-116]
  478578:	ldur	x9, [x29, #-40]
  47857c:	ldr	w8, [x9, #24]
  478580:	subs	w8, w8, #0x1
  478584:	mov	w10, #0x7                   	// #7
  478588:	add	w8, w8, #0x7
  47858c:	sdiv	w11, w8, w10
  478590:	mul	w10, w11, w10
  478594:	subs	w8, w8, w10
  478598:	add	w8, w8, #0x1
  47859c:	stur	w8, [x29, #-120]
  4785a0:	b	477674 <renameat2@@Base+0x3ddc>
  4785a4:	ldur	w8, [x29, #-112]
  4785a8:	cmp	w8, #0x45
  4785ac:	b.ne	4785b4 <renameat2@@Base+0x4d1c>  // b.any
  4785b0:	b	478e00 <renameat2@@Base+0x5568>
  4785b4:	mov	w8, #0x2                   	// #2
  4785b8:	stur	w8, [x29, #-116]
  4785bc:	ldur	x9, [x29, #-40]
  4785c0:	ldr	w8, [x9, #28]
  4785c4:	ldur	x9, [x29, #-40]
  4785c8:	ldr	w10, [x9, #24]
  4785cc:	subs	w8, w8, w10
  4785d0:	mov	w10, #0x7                   	// #7
  4785d4:	add	w8, w8, #0x7
  4785d8:	sdiv	w8, w8, w10
  4785dc:	stur	w8, [x29, #-120]
  4785e0:	b	477674 <renameat2@@Base+0x3ddc>
  4785e4:	ldur	w8, [x29, #-112]
  4785e8:	cmp	w8, #0x45
  4785ec:	b.ne	4785f4 <renameat2@@Base+0x4d5c>  // b.any
  4785f0:	b	478e00 <renameat2@@Base+0x5568>
  4785f4:	ldur	x8, [x29, #-40]
  4785f8:	ldr	w9, [x8, #20]
  4785fc:	ldur	x8, [x29, #-40]
  478600:	ldr	w10, [x8, #20]
  478604:	mov	w11, #0xffffff9c            	// #-100
  478608:	mov	w12, #0x12c                 	// #300
  47860c:	cmp	w10, #0x0
  478610:	csel	w10, w12, w11, lt  // lt = tstop
  478614:	add	w9, w9, w10
  478618:	str	w9, [sp, #412]
  47861c:	str	wzr, [sp, #408]
  478620:	ldur	x8, [x29, #-40]
  478624:	ldr	w0, [x8, #28]
  478628:	ldur	x8, [x29, #-40]
  47862c:	ldr	w1, [x8, #24]
  478630:	bl	479104 <renameat2@@Base+0x586c>
  478634:	str	w0, [sp, #404]
  478638:	ldr	w9, [sp, #404]
  47863c:	cmp	w9, #0x0
  478640:	cset	w9, ge  // ge = tcont
  478644:	tbnz	w9, #0, 4786f8 <renameat2@@Base+0x4e60>
  478648:	mov	w8, #0xffffffff            	// #-1
  47864c:	str	w8, [sp, #408]
  478650:	ldur	x9, [x29, #-40]
  478654:	ldr	w8, [x9, #28]
  478658:	ldr	w10, [sp, #412]
  47865c:	subs	w10, w10, #0x1
  478660:	mov	w11, #0x4                   	// #4
  478664:	sdiv	w12, w10, w11
  478668:	mul	w11, w12, w11
  47866c:	subs	w10, w10, w11
  478670:	mov	w11, #0x0                   	// #0
  478674:	str	w8, [sp, #92]
  478678:	str	w11, [sp, #88]
  47867c:	cbnz	w10, 4786d0 <renameat2@@Base+0x4e38>
  478680:	ldr	w8, [sp, #412]
  478684:	subs	w8, w8, #0x1
  478688:	mov	w9, #0x64                  	// #100
  47868c:	sdiv	w10, w8, w9
  478690:	mul	w9, w10, w9
  478694:	subs	w8, w8, w9
  478698:	mov	w9, #0x1                   	// #1
  47869c:	str	w9, [sp, #84]
  4786a0:	cbnz	w8, 4786c8 <renameat2@@Base+0x4e30>
  4786a4:	ldr	w8, [sp, #412]
  4786a8:	subs	w8, w8, #0x1
  4786ac:	mov	w9, #0x190                 	// #400
  4786b0:	sdiv	w10, w8, w9
  4786b4:	mul	w9, w10, w9
  4786b8:	subs	w8, w8, w9
  4786bc:	cmp	w8, #0x0
  4786c0:	cset	w8, eq  // eq = none
  4786c4:	str	w8, [sp, #84]
  4786c8:	ldr	w8, [sp, #84]
  4786cc:	str	w8, [sp, #88]
  4786d0:	ldr	w8, [sp, #88]
  4786d4:	and	w8, w8, #0x1
  4786d8:	add	w8, w8, #0x16d
  4786dc:	ldr	w9, [sp, #92]
  4786e0:	add	w0, w9, w8
  4786e4:	ldur	x10, [x29, #-40]
  4786e8:	ldr	w1, [x10, #24]
  4786ec:	bl	479104 <renameat2@@Base+0x586c>
  4786f0:	str	w0, [sp, #404]
  4786f4:	b	4787b4 <renameat2@@Base+0x4f1c>
  4786f8:	ldur	x8, [x29, #-40]
  4786fc:	ldr	w9, [x8, #28]
  478700:	ldr	w10, [sp, #412]
  478704:	mov	w11, #0x4                   	// #4
  478708:	sdiv	w12, w10, w11
  47870c:	mul	w11, w12, w11
  478710:	subs	w10, w10, w11
  478714:	mov	w11, #0x0                   	// #0
  478718:	str	w9, [sp, #80]
  47871c:	str	w11, [sp, #76]
  478720:	cbnz	w10, 47876c <renameat2@@Base+0x4ed4>
  478724:	ldr	w8, [sp, #412]
  478728:	mov	w9, #0x64                  	// #100
  47872c:	sdiv	w10, w8, w9
  478730:	mul	w9, w10, w9
  478734:	subs	w8, w8, w9
  478738:	mov	w9, #0x1                   	// #1
  47873c:	str	w9, [sp, #72]
  478740:	cbnz	w8, 478764 <renameat2@@Base+0x4ecc>
  478744:	ldr	w8, [sp, #412]
  478748:	mov	w9, #0x190                 	// #400
  47874c:	sdiv	w10, w8, w9
  478750:	mul	w9, w10, w9
  478754:	subs	w8, w8, w9
  478758:	cmp	w8, #0x0
  47875c:	cset	w8, eq  // eq = none
  478760:	str	w8, [sp, #72]
  478764:	ldr	w8, [sp, #72]
  478768:	str	w8, [sp, #76]
  47876c:	ldr	w8, [sp, #76]
  478770:	and	w8, w8, #0x1
  478774:	add	w8, w8, #0x16d
  478778:	ldr	w9, [sp, #80]
  47877c:	subs	w0, w9, w8
  478780:	ldur	x10, [x29, #-40]
  478784:	ldr	w1, [x10, #24]
  478788:	bl	479104 <renameat2@@Base+0x586c>
  47878c:	str	w0, [sp, #400]
  478790:	ldr	w8, [sp, #400]
  478794:	mov	w9, wzr
  478798:	cmp	w9, w8
  47879c:	cset	w8, gt
  4787a0:	tbnz	w8, #0, 4787b4 <renameat2@@Base+0x4f1c>
  4787a4:	mov	w8, #0x1                   	// #1
  4787a8:	str	w8, [sp, #408]
  4787ac:	ldr	w8, [sp, #400]
  4787b0:	str	w8, [sp, #404]
  4787b4:	ldur	x8, [x29, #-104]
  4787b8:	ldrb	w9, [x8]
  4787bc:	cmp	w9, #0x47
  4787c0:	str	w9, [sp, #68]
  4787c4:	b.eq	47888c <renameat2@@Base+0x4ff4>  // b.none
  4787c8:	b	4787cc <renameat2@@Base+0x4f34>
  4787cc:	ldr	w8, [sp, #68]
  4787d0:	cmp	w8, #0x67
  4787d4:	cset	w9, eq  // eq = none
  4787d8:	eor	w9, w9, #0x1
  4787dc:	tbnz	w9, #0, 4788d4 <renameat2@@Base+0x503c>
  4787e0:	b	4787e4 <renameat2@@Base+0x4f4c>
  4787e4:	ldur	x8, [x29, #-40]
  4787e8:	ldr	w9, [x8, #20]
  4787ec:	mov	w10, #0x64                  	// #100
  4787f0:	sdiv	w11, w9, w10
  4787f4:	mul	w11, w11, w10
  4787f8:	subs	w9, w9, w11
  4787fc:	ldr	w11, [sp, #408]
  478800:	add	w9, w9, w11
  478804:	sdiv	w11, w9, w10
  478808:	mul	w10, w11, w10
  47880c:	subs	w9, w9, w10
  478810:	str	w9, [sp, #396]
  478814:	mov	w8, #0x2                   	// #2
  478818:	stur	w8, [x29, #-116]
  47881c:	ldr	w8, [sp, #396]
  478820:	mov	w9, wzr
  478824:	cmp	w9, w8
  478828:	cset	w8, gt
  47882c:	tbnz	w8, #0, 47883c <renameat2@@Base+0x4fa4>
  478830:	ldr	w8, [sp, #396]
  478834:	str	w8, [sp, #64]
  478838:	b	478880 <renameat2@@Base+0x4fe8>
  47883c:	ldur	x8, [x29, #-40]
  478840:	ldr	w9, [x8, #20]
  478844:	ldr	w10, [sp, #408]
  478848:	mov	w11, #0xfffff894            	// #-1900
  47884c:	subs	w10, w11, w10
  478850:	cmp	w9, w10
  478854:	b.ge	47886c <renameat2@@Base+0x4fd4>  // b.tcont
  478858:	ldr	w8, [sp, #396]
  47885c:	mov	w9, wzr
  478860:	subs	w8, w9, w8
  478864:	str	w8, [sp, #60]
  478868:	b	478878 <renameat2@@Base+0x4fe0>
  47886c:	ldr	w8, [sp, #396]
  478870:	add	w8, w8, #0x64
  478874:	str	w8, [sp, #60]
  478878:	ldr	w8, [sp, #60]
  47887c:	str	w8, [sp, #64]
  478880:	ldr	w8, [sp, #64]
  478884:	stur	w8, [x29, #-120]
  478888:	b	477674 <renameat2@@Base+0x3ddc>
  47888c:	mov	w8, #0x4                   	// #4
  478890:	stur	w8, [x29, #-116]
  478894:	ldur	x9, [x29, #-40]
  478898:	ldr	w8, [x9, #20]
  47889c:	ldr	w10, [sp, #408]
  4788a0:	mov	w11, #0xfffff894            	// #-1900
  4788a4:	subs	w10, w11, w10
  4788a8:	cmp	w8, w10
  4788ac:	cset	w8, lt  // lt = tstop
  4788b0:	and	w8, w8, #0x1
  4788b4:	sturb	w8, [x29, #-125]
  4788b8:	ldur	x9, [x29, #-40]
  4788bc:	ldr	w8, [x9, #20]
  4788c0:	add	w8, w8, #0x76c
  4788c4:	ldr	w10, [sp, #408]
  4788c8:	add	w8, w8, w10
  4788cc:	stur	w8, [x29, #-124]
  4788d0:	b	477690 <renameat2@@Base+0x3df8>
  4788d4:	mov	w8, #0x2                   	// #2
  4788d8:	stur	w8, [x29, #-116]
  4788dc:	ldr	w8, [sp, #404]
  4788e0:	mov	w9, #0x7                   	// #7
  4788e4:	sdiv	w8, w8, w9
  4788e8:	add	w8, w8, #0x1
  4788ec:	stur	w8, [x29, #-120]
  4788f0:	b	477674 <renameat2@@Base+0x3ddc>
  4788f4:	ldur	w8, [x29, #-112]
  4788f8:	cmp	w8, #0x45
  4788fc:	b.ne	478904 <renameat2@@Base+0x506c>  // b.any
  478900:	b	478e00 <renameat2@@Base+0x5568>
  478904:	mov	w8, #0x2                   	// #2
  478908:	stur	w8, [x29, #-116]
  47890c:	ldur	x9, [x29, #-40]
  478910:	ldr	w8, [x9, #28]
  478914:	ldur	x9, [x29, #-40]
  478918:	ldr	w10, [x9, #24]
  47891c:	subs	w10, w10, #0x1
  478920:	mov	w11, #0x7                   	// #7
  478924:	add	w10, w10, #0x7
  478928:	sdiv	w12, w10, w11
  47892c:	mul	w12, w12, w11
  478930:	subs	w10, w10, w12
  478934:	subs	w8, w8, w10
  478938:	add	w8, w8, #0x7
  47893c:	sdiv	w8, w8, w11
  478940:	stur	w8, [x29, #-120]
  478944:	b	477674 <renameat2@@Base+0x3ddc>
  478948:	ldur	w8, [x29, #-112]
  47894c:	cmp	w8, #0x45
  478950:	b.ne	478958 <renameat2@@Base+0x50c0>  // b.any
  478954:	b	478e00 <renameat2@@Base+0x5568>
  478958:	mov	w8, #0x1                   	// #1
  47895c:	stur	w8, [x29, #-116]
  478960:	ldur	x9, [x29, #-40]
  478964:	ldr	w8, [x9, #24]
  478968:	stur	w8, [x29, #-120]
  47896c:	b	477674 <renameat2@@Base+0x3ddc>
  478970:	ldur	w8, [x29, #-112]
  478974:	cmp	w8, #0x45
  478978:	b.ne	478980 <renameat2@@Base+0x50e8>  // b.any
  47897c:	b	477308 <renameat2@@Base+0x3a70>
  478980:	ldur	w8, [x29, #-112]
  478984:	cmp	w8, #0x4f
  478988:	b.ne	478990 <renameat2@@Base+0x50f8>  // b.any
  47898c:	b	478e00 <renameat2@@Base+0x5568>
  478990:	mov	w8, #0x4                   	// #4
  478994:	stur	w8, [x29, #-116]
  478998:	ldur	x9, [x29, #-40]
  47899c:	ldr	w8, [x9, #20]
  4789a0:	mov	w10, #0xfffff894            	// #-1900
  4789a4:	cmp	w8, w10
  4789a8:	cset	w8, lt  // lt = tstop
  4789ac:	and	w8, w8, #0x1
  4789b0:	sturb	w8, [x29, #-125]
  4789b4:	ldur	x9, [x29, #-40]
  4789b8:	ldr	w8, [x9, #20]
  4789bc:	add	w8, w8, #0x76c
  4789c0:	stur	w8, [x29, #-124]
  4789c4:	b	477690 <renameat2@@Base+0x3df8>
  4789c8:	ldur	w8, [x29, #-112]
  4789cc:	cmp	w8, #0x45
  4789d0:	b.ne	4789d8 <renameat2@@Base+0x5140>  // b.any
  4789d4:	b	477308 <renameat2@@Base+0x3a70>
  4789d8:	ldur	x8, [x29, #-40]
  4789dc:	ldr	w9, [x8, #20]
  4789e0:	mov	w10, #0x64                  	// #100
  4789e4:	sdiv	w11, w9, w10
  4789e8:	mul	w10, w11, w10
  4789ec:	subs	w9, w9, w10
  4789f0:	str	w9, [sp, #392]
  4789f4:	ldr	w9, [sp, #392]
  4789f8:	cmp	w9, #0x0
  4789fc:	cset	w9, ge  // ge = tcont
  478a00:	tbnz	w9, #0, 478a40 <renameat2@@Base+0x51a8>
  478a04:	ldur	x8, [x29, #-40]
  478a08:	ldr	w9, [x8, #20]
  478a0c:	mov	w10, #0xfffff894            	// #-1900
  478a10:	cmp	w9, w10
  478a14:	b.ge	478a2c <renameat2@@Base+0x5194>  // b.tcont
  478a18:	ldr	w8, [sp, #392]
  478a1c:	mov	w9, wzr
  478a20:	subs	w8, w9, w8
  478a24:	str	w8, [sp, #56]
  478a28:	b	478a38 <renameat2@@Base+0x51a0>
  478a2c:	ldr	w8, [sp, #392]
  478a30:	add	w8, w8, #0x64
  478a34:	str	w8, [sp, #56]
  478a38:	ldr	w8, [sp, #56]
  478a3c:	str	w8, [sp, #392]
  478a40:	mov	w8, #0x2                   	// #2
  478a44:	stur	w8, [x29, #-116]
  478a48:	ldr	w8, [sp, #392]
  478a4c:	stur	w8, [x29, #-120]
  478a50:	b	477674 <renameat2@@Base+0x3ddc>
  478a54:	ldurb	w8, [x29, #-201]
  478a58:	tbnz	w8, #0, 478a60 <renameat2@@Base+0x51c8>
  478a5c:	b	478a70 <renameat2@@Base+0x51d8>
  478a60:	mov	w8, #0x0                   	// #0
  478a64:	sturb	w8, [x29, #-190]
  478a68:	mov	w8, #0x1                   	// #1
  478a6c:	sturb	w8, [x29, #-189]
  478a70:	ldur	x0, [x29, #-80]
  478a74:	bl	402780 <strlen@plt>
  478a78:	str	x0, [sp, #384]
  478a7c:	ldur	w8, [x29, #-188]
  478a80:	cmp	w8, #0x0
  478a84:	cset	w8, ge  // ge = tcont
  478a88:	tbnz	w8, #0, 478a98 <renameat2@@Base+0x5200>
  478a8c:	mov	w8, wzr
  478a90:	str	w8, [sp, #52]
  478a94:	b	478aa0 <renameat2@@Base+0x5208>
  478a98:	ldur	w8, [x29, #-188]
  478a9c:	str	w8, [sp, #52]
  478aa0:	ldr	w8, [sp, #52]
  478aa4:	mov	w0, w8
  478aa8:	sxtw	x9, w0
  478aac:	str	x9, [sp, #376]
  478ab0:	ldr	x9, [sp, #384]
  478ab4:	ldr	x10, [sp, #376]
  478ab8:	cmp	x9, x10
  478abc:	b.cs	478acc <renameat2@@Base+0x5234>  // b.hs, b.nlast
  478ac0:	ldr	x8, [sp, #376]
  478ac4:	str	x8, [sp, #40]
  478ac8:	b	478ad4 <renameat2@@Base+0x523c>
  478acc:	ldr	x8, [sp, #384]
  478ad0:	str	x8, [sp, #40]
  478ad4:	ldr	x8, [sp, #40]
  478ad8:	str	x8, [sp, #368]
  478adc:	ldr	x8, [sp, #368]
  478ae0:	ldur	x9, [x29, #-24]
  478ae4:	ldur	x10, [x29, #-88]
  478ae8:	subs	x9, x9, x10
  478aec:	cmp	x8, x9
  478af0:	b.cc	478afc <renameat2@@Base+0x5264>  // b.lo, b.ul, b.last
  478af4:	stur	xzr, [x29, #-8]
  478af8:	b	479028 <renameat2@@Base+0x5790>
  478afc:	ldur	x8, [x29, #-96]
  478b00:	cbz	x8, 478bdc <renameat2@@Base+0x5344>
  478b04:	ldur	w8, [x29, #-116]
  478b08:	cbnz	w8, 478b7c <renameat2@@Base+0x52e4>
  478b0c:	ldr	x8, [sp, #384]
  478b10:	ldr	x9, [sp, #376]
  478b14:	cmp	x8, x9
  478b18:	b.cs	478b7c <renameat2@@Base+0x52e4>  // b.hs, b.nlast
  478b1c:	ldursw	x8, [x29, #-188]
  478b20:	ldr	x9, [sp, #384]
  478b24:	subs	x8, x8, x9
  478b28:	str	x8, [sp, #360]
  478b2c:	ldur	w10, [x29, #-108]
  478b30:	cmp	w10, #0x30
  478b34:	b.ne	478b5c <renameat2@@Base+0x52c4>  // b.any
  478b38:	ldur	x0, [x29, #-96]
  478b3c:	ldr	x2, [sp, #360]
  478b40:	mov	w1, #0x30                  	// #48
  478b44:	bl	402a30 <memset@plt>
  478b48:	ldr	x8, [sp, #360]
  478b4c:	ldur	x9, [x29, #-96]
  478b50:	add	x8, x9, x8
  478b54:	stur	x8, [x29, #-96]
  478b58:	b	478b7c <renameat2@@Base+0x52e4>
  478b5c:	ldur	x0, [x29, #-96]
  478b60:	ldr	x2, [sp, #360]
  478b64:	mov	w1, #0x20                  	// #32
  478b68:	bl	402a30 <memset@plt>
  478b6c:	ldr	x8, [sp, #360]
  478b70:	ldur	x9, [x29, #-96]
  478b74:	add	x8, x9, x8
  478b78:	stur	x8, [x29, #-96]
  478b7c:	ldurb	w8, [x29, #-189]
  478b80:	tbnz	w8, #0, 478b88 <renameat2@@Base+0x52f0>
  478b84:	b	478b9c <renameat2@@Base+0x5304>
  478b88:	ldur	x0, [x29, #-96]
  478b8c:	ldur	x1, [x29, #-80]
  478b90:	ldr	x2, [sp, #384]
  478b94:	bl	47903c <renameat2@@Base+0x57a4>
  478b98:	b	478bcc <renameat2@@Base+0x5334>
  478b9c:	ldurb	w8, [x29, #-190]
  478ba0:	tbnz	w8, #0, 478ba8 <renameat2@@Base+0x5310>
  478ba4:	b	478bbc <renameat2@@Base+0x5324>
  478ba8:	ldur	x0, [x29, #-96]
  478bac:	ldur	x1, [x29, #-80]
  478bb0:	ldr	x2, [sp, #384]
  478bb4:	bl	4790a0 <renameat2@@Base+0x5808>
  478bb8:	b	478bcc <renameat2@@Base+0x5334>
  478bbc:	ldur	x0, [x29, #-96]
  478bc0:	ldur	x1, [x29, #-80]
  478bc4:	ldr	x2, [sp, #384]
  478bc8:	bl	402760 <memcpy@plt>
  478bcc:	ldr	x8, [sp, #384]
  478bd0:	ldur	x9, [x29, #-96]
  478bd4:	add	x8, x9, x8
  478bd8:	stur	x8, [x29, #-96]
  478bdc:	ldr	x8, [sp, #368]
  478be0:	ldur	x9, [x29, #-88]
  478be4:	add	x8, x9, x8
  478be8:	stur	x8, [x29, #-88]
  478bec:	b	478ff4 <renameat2@@Base+0x575c>
  478bf0:	mov	x8, #0x1                   	// #1
  478bf4:	stur	x8, [x29, #-200]
  478bf8:	ldur	x8, [x29, #-104]
  478bfc:	ldur	x9, [x29, #-200]
  478c00:	ldrb	w10, [x8, x9]
  478c04:	cmp	w10, #0x3a
  478c08:	b.ne	478c1c <renameat2@@Base+0x5384>  // b.any
  478c0c:	ldur	x8, [x29, #-200]
  478c10:	add	x8, x8, #0x1
  478c14:	stur	x8, [x29, #-200]
  478c18:	b	478bf8 <renameat2@@Base+0x5360>
  478c1c:	ldur	x8, [x29, #-104]
  478c20:	ldur	x9, [x29, #-200]
  478c24:	ldrb	w10, [x8, x9]
  478c28:	cmp	w10, #0x7a
  478c2c:	b.eq	478c34 <renameat2@@Base+0x539c>  // b.none
  478c30:	b	478e00 <renameat2@@Base+0x5568>
  478c34:	ldur	x8, [x29, #-200]
  478c38:	ldur	x9, [x29, #-104]
  478c3c:	add	x8, x9, x8
  478c40:	stur	x8, [x29, #-104]
  478c44:	b	478c4c <renameat2@@Base+0x53b4>
  478c48:	stur	xzr, [x29, #-200]
  478c4c:	ldur	x8, [x29, #-40]
  478c50:	ldr	w9, [x8, #32]
  478c54:	cmp	w9, #0x0
  478c58:	cset	w9, ge  // ge = tcont
  478c5c:	tbnz	w9, #0, 478c64 <renameat2@@Base+0x53cc>
  478c60:	b	478ff4 <renameat2@@Base+0x575c>
  478c64:	ldur	x8, [x29, #-40]
  478c68:	ldr	x8, [x8, #40]
  478c6c:	str	w8, [sp, #356]
  478c70:	ldr	w8, [sp, #356]
  478c74:	cmp	w8, #0x0
  478c78:	cset	w8, lt  // lt = tstop
  478c7c:	mov	w9, #0x1                   	// #1
  478c80:	str	w9, [sp, #36]
  478c84:	tbnz	w8, #0, 478cb4 <renameat2@@Base+0x541c>
  478c88:	ldr	w8, [sp, #356]
  478c8c:	mov	w9, #0x0                   	// #0
  478c90:	str	w9, [sp, #32]
  478c94:	cbnz	w8, 478cac <renameat2@@Base+0x5414>
  478c98:	ldur	x8, [x29, #-80]
  478c9c:	ldrb	w9, [x8]
  478ca0:	cmp	w9, #0x2d
  478ca4:	cset	w9, eq  // eq = none
  478ca8:	str	w9, [sp, #32]
  478cac:	ldr	w8, [sp, #32]
  478cb0:	str	w8, [sp, #36]
  478cb4:	ldr	w8, [sp, #36]
  478cb8:	and	w8, w8, #0x1
  478cbc:	sturb	w8, [x29, #-125]
  478cc0:	ldr	w8, [sp, #356]
  478cc4:	mov	w9, #0x3c                  	// #60
  478cc8:	sdiv	w8, w8, w9
  478ccc:	sdiv	w8, w8, w9
  478cd0:	str	w8, [sp, #352]
  478cd4:	ldr	w8, [sp, #356]
  478cd8:	sdiv	w8, w8, w9
  478cdc:	sdiv	w10, w8, w9
  478ce0:	mul	w10, w10, w9
  478ce4:	subs	w8, w8, w10
  478ce8:	str	w8, [sp, #348]
  478cec:	ldr	w8, [sp, #356]
  478cf0:	sdiv	w10, w8, w9
  478cf4:	mul	w9, w10, w9
  478cf8:	subs	w8, w8, w9
  478cfc:	str	w8, [sp, #344]
  478d00:	ldur	x11, [x29, #-200]
  478d04:	subs	x11, x11, #0x0
  478d08:	cmp	x11, #0x3
  478d0c:	str	x11, [sp, #24]
  478d10:	b.hi	478dec <renameat2@@Base+0x5554>  // b.pmore
  478d14:	adrp	x8, 47f000 <renameat2@@Base+0xb768>
  478d18:	add	x8, x8, #0x69c
  478d1c:	ldr	x11, [sp, #24]
  478d20:	ldrsw	x10, [x8, x11, lsl #2]
  478d24:	add	x9, x8, x10
  478d28:	br	x9
  478d2c:	mov	w8, #0x5                   	// #5
  478d30:	stur	w8, [x29, #-116]
  478d34:	stur	wzr, [x29, #-132]
  478d38:	ldr	w8, [sp, #352]
  478d3c:	mov	w9, #0x64                  	// #100
  478d40:	mul	w8, w8, w9
  478d44:	ldr	w9, [sp, #348]
  478d48:	add	w8, w8, w9
  478d4c:	stur	w8, [x29, #-124]
  478d50:	b	477648 <renameat2@@Base+0x3db0>
  478d54:	mov	w8, #0x6                   	// #6
  478d58:	stur	w8, [x29, #-116]
  478d5c:	mov	w8, #0x4                   	// #4
  478d60:	stur	w8, [x29, #-132]
  478d64:	ldr	w8, [sp, #352]
  478d68:	mov	w9, #0x64                  	// #100
  478d6c:	mul	w8, w8, w9
  478d70:	ldr	w9, [sp, #348]
  478d74:	add	w8, w8, w9
  478d78:	stur	w8, [x29, #-124]
  478d7c:	b	477648 <renameat2@@Base+0x3db0>
  478d80:	mov	w8, #0x9                   	// #9
  478d84:	stur	w8, [x29, #-116]
  478d88:	mov	w8, #0x14                  	// #20
  478d8c:	stur	w8, [x29, #-132]
  478d90:	ldr	w8, [sp, #352]
  478d94:	mov	w9, #0x2710                	// #10000
  478d98:	mul	w8, w8, w9
  478d9c:	ldr	w9, [sp, #348]
  478da0:	mov	w10, #0x64                  	// #100
  478da4:	mul	w9, w9, w10
  478da8:	add	w8, w8, w9
  478dac:	ldr	w9, [sp, #344]
  478db0:	add	w8, w8, w9
  478db4:	stur	w8, [x29, #-124]
  478db8:	b	477648 <renameat2@@Base+0x3db0>
  478dbc:	ldr	w8, [sp, #344]
  478dc0:	cbz	w8, 478dc8 <renameat2@@Base+0x5530>
  478dc4:	b	478d80 <renameat2@@Base+0x54e8>
  478dc8:	ldr	w8, [sp, #348]
  478dcc:	cbz	w8, 478dd4 <renameat2@@Base+0x553c>
  478dd0:	b	478d54 <renameat2@@Base+0x54bc>
  478dd4:	mov	w8, #0x3                   	// #3
  478dd8:	stur	w8, [x29, #-116]
  478ddc:	stur	wzr, [x29, #-132]
  478de0:	ldr	w8, [sp, #352]
  478de4:	stur	w8, [x29, #-124]
  478de8:	b	477648 <renameat2@@Base+0x3db0>
  478dec:	b	478e00 <renameat2@@Base+0x5568>
  478df0:	ldur	x8, [x29, #-104]
  478df4:	mov	x9, #0xffffffffffffffff    	// #-1
  478df8:	add	x8, x8, x9
  478dfc:	stur	x8, [x29, #-104]
  478e00:	mov	w8, #0x1                   	// #1
  478e04:	str	w8, [sp, #340]
  478e08:	ldur	x8, [x29, #-104]
  478e0c:	ldr	w9, [sp, #340]
  478e10:	mov	w10, #0x1                   	// #1
  478e14:	subs	w9, w10, w9
  478e18:	ldrb	w9, [x8, w9, sxtw]
  478e1c:	cmp	w9, #0x25
  478e20:	b.eq	478e34 <renameat2@@Base+0x559c>  // b.none
  478e24:	ldr	w8, [sp, #340]
  478e28:	add	w8, w8, #0x1
  478e2c:	str	w8, [sp, #340]
  478e30:	b	478e08 <renameat2@@Base+0x5570>
  478e34:	ldrsw	x8, [sp, #340]
  478e38:	str	x8, [sp, #328]
  478e3c:	ldur	w9, [x29, #-188]
  478e40:	cmp	w9, #0x0
  478e44:	cset	w9, ge  // ge = tcont
  478e48:	tbnz	w9, #0, 478e58 <renameat2@@Base+0x55c0>
  478e4c:	mov	w8, wzr
  478e50:	str	w8, [sp, #20]
  478e54:	b	478e60 <renameat2@@Base+0x55c8>
  478e58:	ldur	w8, [x29, #-188]
  478e5c:	str	w8, [sp, #20]
  478e60:	ldr	w8, [sp, #20]
  478e64:	mov	w0, w8
  478e68:	sxtw	x9, w0
  478e6c:	str	x9, [sp, #320]
  478e70:	ldr	x9, [sp, #328]
  478e74:	ldr	x10, [sp, #320]
  478e78:	cmp	x9, x10
  478e7c:	b.cs	478e8c <renameat2@@Base+0x55f4>  // b.hs, b.nlast
  478e80:	ldr	x8, [sp, #320]
  478e84:	str	x8, [sp, #8]
  478e88:	b	478e94 <renameat2@@Base+0x55fc>
  478e8c:	ldr	x8, [sp, #328]
  478e90:	str	x8, [sp, #8]
  478e94:	ldr	x8, [sp, #8]
  478e98:	str	x8, [sp, #312]
  478e9c:	ldr	x8, [sp, #312]
  478ea0:	ldur	x9, [x29, #-24]
  478ea4:	ldur	x10, [x29, #-88]
  478ea8:	subs	x9, x9, x10
  478eac:	cmp	x8, x9
  478eb0:	b.cc	478ebc <renameat2@@Base+0x5624>  // b.lo, b.ul, b.last
  478eb4:	stur	xzr, [x29, #-8]
  478eb8:	b	479028 <renameat2@@Base+0x5790>
  478ebc:	ldur	x8, [x29, #-96]
  478ec0:	cbz	x8, 478fe4 <renameat2@@Base+0x574c>
  478ec4:	ldur	w8, [x29, #-116]
  478ec8:	cbnz	w8, 478f3c <renameat2@@Base+0x56a4>
  478ecc:	ldr	x8, [sp, #328]
  478ed0:	ldr	x9, [sp, #320]
  478ed4:	cmp	x8, x9
  478ed8:	b.cs	478f3c <renameat2@@Base+0x56a4>  // b.hs, b.nlast
  478edc:	ldursw	x8, [x29, #-188]
  478ee0:	ldr	x9, [sp, #328]
  478ee4:	subs	x8, x8, x9
  478ee8:	str	x8, [sp, #304]
  478eec:	ldur	w10, [x29, #-108]
  478ef0:	cmp	w10, #0x30
  478ef4:	b.ne	478f1c <renameat2@@Base+0x5684>  // b.any
  478ef8:	ldur	x0, [x29, #-96]
  478efc:	ldr	x2, [sp, #304]
  478f00:	mov	w1, #0x30                  	// #48
  478f04:	bl	402a30 <memset@plt>
  478f08:	ldr	x8, [sp, #304]
  478f0c:	ldur	x9, [x29, #-96]
  478f10:	add	x8, x9, x8
  478f14:	stur	x8, [x29, #-96]
  478f18:	b	478f3c <renameat2@@Base+0x56a4>
  478f1c:	ldur	x0, [x29, #-96]
  478f20:	ldr	x2, [sp, #304]
  478f24:	mov	w1, #0x20                  	// #32
  478f28:	bl	402a30 <memset@plt>
  478f2c:	ldr	x8, [sp, #304]
  478f30:	ldur	x9, [x29, #-96]
  478f34:	add	x8, x9, x8
  478f38:	stur	x8, [x29, #-96]
  478f3c:	ldurb	w8, [x29, #-189]
  478f40:	tbnz	w8, #0, 478f48 <renameat2@@Base+0x56b0>
  478f44:	b	478f74 <renameat2@@Base+0x56dc>
  478f48:	ldur	x0, [x29, #-96]
  478f4c:	ldur	x8, [x29, #-104]
  478f50:	ldr	w9, [sp, #340]
  478f54:	mov	w10, #0x1                   	// #1
  478f58:	subs	w9, w10, w9
  478f5c:	mov	w1, w9
  478f60:	sxtw	x11, w1
  478f64:	add	x1, x8, x11
  478f68:	ldr	x2, [sp, #328]
  478f6c:	bl	47903c <renameat2@@Base+0x57a4>
  478f70:	b	478fd4 <renameat2@@Base+0x573c>
  478f74:	ldurb	w8, [x29, #-190]
  478f78:	tbnz	w8, #0, 478f80 <renameat2@@Base+0x56e8>
  478f7c:	b	478fac <renameat2@@Base+0x5714>
  478f80:	ldur	x0, [x29, #-96]
  478f84:	ldur	x8, [x29, #-104]
  478f88:	ldr	w9, [sp, #340]
  478f8c:	mov	w10, #0x1                   	// #1
  478f90:	subs	w9, w10, w9
  478f94:	mov	w1, w9
  478f98:	sxtw	x11, w1
  478f9c:	add	x1, x8, x11
  478fa0:	ldr	x2, [sp, #328]
  478fa4:	bl	4790a0 <renameat2@@Base+0x5808>
  478fa8:	b	478fd4 <renameat2@@Base+0x573c>
  478fac:	ldur	x0, [x29, #-96]
  478fb0:	ldur	x8, [x29, #-104]
  478fb4:	ldr	w9, [sp, #340]
  478fb8:	mov	w10, #0x1                   	// #1
  478fbc:	subs	w9, w10, w9
  478fc0:	mov	w1, w9
  478fc4:	sxtw	x11, w1
  478fc8:	add	x1, x8, x11
  478fcc:	ldr	x2, [sp, #328]
  478fd0:	bl	402760 <memcpy@plt>
  478fd4:	ldr	x8, [sp, #328]
  478fd8:	ldur	x9, [x29, #-96]
  478fdc:	add	x8, x9, x8
  478fe0:	stur	x8, [x29, #-96]
  478fe4:	ldr	x8, [sp, #312]
  478fe8:	ldur	x9, [x29, #-88]
  478fec:	add	x8, x9, x8
  478ff0:	stur	x8, [x29, #-88]
  478ff4:	ldur	x8, [x29, #-104]
  478ff8:	add	x8, x8, #0x1
  478ffc:	stur	x8, [x29, #-104]
  479000:	b	476c24 <renameat2@@Base+0x338c>
  479004:	ldur	x8, [x29, #-96]
  479008:	cbz	x8, 479020 <renameat2@@Base+0x5788>
  47900c:	ldur	x8, [x29, #-24]
  479010:	cbz	x8, 479020 <renameat2@@Base+0x5788>
  479014:	ldur	x8, [x29, #-96]
  479018:	mov	w9, #0x0                   	// #0
  47901c:	strb	w9, [x8]
  479020:	ldur	x8, [x29, #-88]
  479024:	stur	x8, [x29, #-8]
  479028:	ldur	x0, [x29, #-8]
  47902c:	add	sp, sp, #0x850
  479030:	ldr	x28, [sp, #16]
  479034:	ldp	x29, x30, [sp], #32
  479038:	ret
  47903c:	sub	sp, sp, #0x30
  479040:	stp	x29, x30, [sp, #32]
  479044:	add	x29, sp, #0x20
  479048:	stur	x0, [x29, #-8]
  47904c:	str	x1, [sp, #16]
  479050:	str	x2, [sp, #8]
  479054:	ldr	x8, [sp, #8]
  479058:	subs	x9, x8, #0x1
  47905c:	str	x9, [sp, #8]
  479060:	cmp	x8, #0x0
  479064:	cset	w10, ls  // ls = plast
  479068:	tbnz	w10, #0, 479090 <renameat2@@Base+0x57f8>
  47906c:	ldr	x8, [sp, #16]
  479070:	ldr	x9, [sp, #8]
  479074:	ldrb	w0, [x8, x9]
  479078:	bl	402e60 <tolower@plt>
  47907c:	ldur	x8, [x29, #-8]
  479080:	ldr	x9, [sp, #8]
  479084:	add	x8, x8, x9
  479088:	strb	w0, [x8]
  47908c:	b	479054 <renameat2@@Base+0x57bc>
  479090:	ldur	x0, [x29, #-8]
  479094:	ldp	x29, x30, [sp, #32]
  479098:	add	sp, sp, #0x30
  47909c:	ret
  4790a0:	sub	sp, sp, #0x30
  4790a4:	stp	x29, x30, [sp, #32]
  4790a8:	add	x29, sp, #0x20
  4790ac:	stur	x0, [x29, #-8]
  4790b0:	str	x1, [sp, #16]
  4790b4:	str	x2, [sp, #8]
  4790b8:	ldr	x8, [sp, #8]
  4790bc:	subs	x9, x8, #0x1
  4790c0:	str	x9, [sp, #8]
  4790c4:	cmp	x8, #0x0
  4790c8:	cset	w10, ls  // ls = plast
  4790cc:	tbnz	w10, #0, 4790f4 <renameat2@@Base+0x585c>
  4790d0:	ldr	x8, [sp, #16]
  4790d4:	ldr	x9, [sp, #8]
  4790d8:	ldrb	w0, [x8, x9]
  4790dc:	bl	4029a0 <toupper@plt>
  4790e0:	ldur	x8, [x29, #-8]
  4790e4:	ldr	x9, [sp, #8]
  4790e8:	add	x8, x8, x9
  4790ec:	strb	w0, [x8]
  4790f0:	b	4790b8 <renameat2@@Base+0x5820>
  4790f4:	ldur	x0, [x29, #-8]
  4790f8:	ldp	x29, x30, [sp, #32]
  4790fc:	add	sp, sp, #0x30
  479100:	ret
  479104:	sub	sp, sp, #0x10
  479108:	mov	w8, #0x17a                 	// #378
  47910c:	mov	w9, #0x7                   	// #7
  479110:	str	w0, [sp, #12]
  479114:	str	w1, [sp, #8]
  479118:	str	w8, [sp, #4]
  47911c:	ldr	w8, [sp, #12]
  479120:	ldr	w10, [sp, #12]
  479124:	ldr	w11, [sp, #8]
  479128:	subs	w10, w10, w11
  47912c:	add	w10, w10, #0x4
  479130:	ldr	w11, [sp, #4]
  479134:	add	w10, w10, w11
  479138:	sdiv	w11, w10, w9
  47913c:	mul	w9, w11, w9
  479140:	subs	w9, w10, w9
  479144:	subs	w8, w8, w9
  479148:	add	w8, w8, #0x4
  47914c:	subs	w0, w8, #0x1
  479150:	add	sp, sp, #0x10
  479154:	ret
  479158:	sub	sp, sp, #0x20
  47915c:	str	x0, [sp, #24]
  479160:	str	x1, [sp, #16]
  479164:	ldr	x8, [sp, #24]
  479168:	ldr	x9, [sp, #16]
  47916c:	add	x8, x8, x9
  479170:	str	x8, [sp, #8]
  479174:	ldr	x8, [sp, #8]
  479178:	ldr	x9, [sp, #24]
  47917c:	cmp	x8, x9
  479180:	b.cc	479190 <renameat2@@Base+0x58f8>  // b.lo, b.ul, b.last
  479184:	ldr	x8, [sp, #8]
  479188:	str	x8, [sp]
  47918c:	b	479198 <renameat2@@Base+0x5900>
  479190:	mov	x8, #0xffffffffffffffff    	// #-1
  479194:	str	x8, [sp]
  479198:	ldr	x8, [sp]
  47919c:	mov	x0, x8
  4791a0:	add	sp, sp, #0x20
  4791a4:	ret
  4791a8:	sub	sp, sp, #0x30
  4791ac:	stp	x29, x30, [sp, #32]
  4791b0:	add	x29, sp, #0x20
  4791b4:	stur	x0, [x29, #-8]
  4791b8:	str	x1, [sp, #16]
  4791bc:	str	x2, [sp, #8]
  4791c0:	ldur	x0, [x29, #-8]
  4791c4:	ldr	x1, [sp, #16]
  4791c8:	bl	479158 <renameat2@@Base+0x58c0>
  4791cc:	ldr	x1, [sp, #8]
  4791d0:	bl	479158 <renameat2@@Base+0x58c0>
  4791d4:	ldp	x29, x30, [sp, #32]
  4791d8:	add	sp, sp, #0x30
  4791dc:	ret
  4791e0:	sub	sp, sp, #0x30
  4791e4:	stp	x29, x30, [sp, #32]
  4791e8:	add	x29, sp, #0x20
  4791ec:	stur	x0, [x29, #-8]
  4791f0:	str	x1, [sp, #16]
  4791f4:	str	x2, [sp, #8]
  4791f8:	str	x3, [sp]
  4791fc:	ldur	x0, [x29, #-8]
  479200:	ldr	x1, [sp, #16]
  479204:	bl	479158 <renameat2@@Base+0x58c0>
  479208:	ldr	x1, [sp, #8]
  47920c:	bl	479158 <renameat2@@Base+0x58c0>
  479210:	ldr	x1, [sp]
  479214:	bl	479158 <renameat2@@Base+0x58c0>
  479218:	ldp	x29, x30, [sp, #32]
  47921c:	add	sp, sp, #0x30
  479220:	ret
  479224:	sub	sp, sp, #0x20
  479228:	str	x0, [sp, #24]
  47922c:	str	x1, [sp, #16]
  479230:	ldr	x8, [sp, #24]
  479234:	ldr	x9, [sp, #16]
  479238:	cmp	x8, x9
  47923c:	b.cc	47924c <renameat2@@Base+0x59b4>  // b.lo, b.ul, b.last
  479240:	ldr	x8, [sp, #24]
  479244:	str	x8, [sp, #8]
  479248:	b	479254 <renameat2@@Base+0x59bc>
  47924c:	ldr	x8, [sp, #16]
  479250:	str	x8, [sp, #8]
  479254:	ldr	x8, [sp, #8]
  479258:	mov	x0, x8
  47925c:	add	sp, sp, #0x20
  479260:	ret
  479264:	nop
  479268:	stp	x29, x30, [sp, #-64]!
  47926c:	mov	x29, sp
  479270:	stp	x19, x20, [sp, #16]
  479274:	adrp	x20, 48f000 <renameat2@@Base+0x1b768>
  479278:	add	x20, x20, #0xde0
  47927c:	stp	x21, x22, [sp, #32]
  479280:	adrp	x21, 48f000 <renameat2@@Base+0x1b768>
  479284:	add	x21, x21, #0xdd8
  479288:	sub	x20, x20, x21
  47928c:	mov	w22, w0
  479290:	stp	x23, x24, [sp, #48]
  479294:	mov	x23, x1
  479298:	mov	x24, x2
  47929c:	bl	402710 <mbrtowc@plt-0x40>
  4792a0:	cmp	xzr, x20, asr #3
  4792a4:	b.eq	4792d0 <renameat2@@Base+0x5a38>  // b.none
  4792a8:	asr	x20, x20, #3
  4792ac:	mov	x19, #0x0                   	// #0
  4792b0:	ldr	x3, [x21, x19, lsl #3]
  4792b4:	mov	x2, x24
  4792b8:	add	x19, x19, #0x1
  4792bc:	mov	x1, x23
  4792c0:	mov	w0, w22
  4792c4:	blr	x3
  4792c8:	cmp	x20, x19
  4792cc:	b.ne	4792b0 <renameat2@@Base+0x5a18>  // b.any
  4792d0:	ldp	x19, x20, [sp, #16]
  4792d4:	ldp	x21, x22, [sp, #32]
  4792d8:	ldp	x23, x24, [sp, #48]
  4792dc:	ldp	x29, x30, [sp], #64
  4792e0:	ret
  4792e4:	nop
  4792e8:	ret
  4792ec:	nop
  4792f0:	mov	x2, x1
  4792f4:	mov	x1, x0
  4792f8:	mov	w0, #0x0                   	// #0
  4792fc:	b	402e80 <__xstat@plt>
  479300:	mov	x2, x1
  479304:	mov	w1, w0
  479308:	mov	w0, #0x0                   	// #0
  47930c:	b	402da0 <__fxstat@plt>
  479310:	mov	x2, x1
  479314:	mov	x1, x0
  479318:	mov	w0, #0x0                   	// #0
  47931c:	b	402d60 <__lxstat@plt>
  479320:	mov	x4, x1
  479324:	mov	x5, x2
  479328:	mov	w1, w0
  47932c:	mov	x2, x4
  479330:	mov	w0, #0x0                   	// #0
  479334:	mov	w4, w3
  479338:	mov	x3, x5
  47933c:	b	402f10 <__fxstatat@plt>

Disassembly of section .fini:

0000000000479340 <.fini>:
  479340:	stp	x29, x30, [sp, #-16]!
  479344:	mov	x29, sp
  479348:	ldp	x29, x30, [sp], #16
  47934c:	ret
