
#Circuit Summary:
#---------------
#number of inputs = 60
#number of outputs = 26
#number of gates = 545
#number of wires = 605
#atpg: cputime for reading in circuit ./sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for levelling circuit ./sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for rearranging gate inputs ./sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for creating dummy nodes ./sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for generating fault list ./sample_circuits/c880.ckt: 0.0s 0.0s
T'100001010000110000010111110000101100100001001000011101011101 1'
T'110110111101111101000100101101010101111000110110010110100101 1'
T'111001000000110010010101101000110100001000110110011001001101 0'
T'111111011111100110111101011111101100001111010111001010110001 0'
T'011011000000110111001110000111101101110010101010001111100010 0'
T'110111011110111110010010111111010110111110011100010111010111 1'
T'111111110101111110011001100000100011001110110110101101001001 1'
T'111010001111100010111000001111001111111111001110101111110101 1'
T'111010000100100000110011101101100110010001100111101000101111 0'
T'111111001110111110001000011111101011011101101010111010010111 1'
T'111111101010100010010000000011101110100111111101111111110101 1'
T'100111011000001010011100000100010010100111011000101101101100 1'
T'111001110110110101100100010010001001010101011111001001010101 0'
T'110000000100111110110011100000111110110001110101001111000010 1'
T'111111011100110111001111101110000011011111001100001110101101 1'
T'111110011010101110110111111001111001110111110011101101100000 0'
T'111011010010110111010111111111001000111011111101010110111110 1'
T'110111101000101110111111100110110000000010111100011110000111 1'
T'000111011010101101010101111001011100111010011111011100001100 1'
T'101110010100101110010100011000100101011101101010110101011001 1'
T'111110111110001110100000111001110010111101001011101101010001 1'
T'101110110110011111000101100111110000001000110011110000000101 1'
T'011110111011101101000001100111010001010010111100011010111110 1'
T'011101111011111100110111000011100010000100001100110010110111 1'
T'101111111011101111001000000101011000110110101011101111010000 1'
T'101011100111110101001001011100111001110111111110011001001101 0'
T'011100111111010100010000100110000100110110111011101101001101 1'
T'101111011110011110000010011101010011001100101100010001000101 1'
T'000000000100100010110011111001101100000010101101001001101101 0'
T'111111111110010110010100011111110110001111011110010001010101 0'
T'101111100100111111010000101010011001100001010010101001101010 0'
T'100111100101001010110110100101101011100011110000110100011100 0'
T'111110111011011111000100110011110101001110101001110001100001 1'
T'011111010100101101000010110000010000011010101111101100010101 1'
T'000110010100111001011011101000010111100011011110110000100001 1'
T'110111011000100110110001101001111011000001011110001110100110 0'
T'011111111011100111011100011100000111001001011110011110010011 1'
T'110101110101111010101000001011110100111000001001100110101001 1'
T'111110111100111111111111001111110111001111001011001110111001 1'
T'111101010111101110000001111111101010111101001101011110111001 1'
T'101011111110011011111011111111110111110100011100101100111101 1'
T'011111111011101101111011000011110011001011000111010110010111 1'
T'001101010100100000000000100011000001111011011111010100001101 1'
T'100011010100111110011001110000010100100011111101011100100100 1'
T'111110111111001110010101010011000011101101010011100001101110 1'
T'101110010100100110010111001010010111001000011100101100011001 1'
T'110111111100111010001110111101100010011011110100001111101011 1'
T'111110011110001110111110100111110011011011101001001111100100 1'
T'100101011100011010011100010111101011001010111011001110100101 1'
T'000000100000100010000010000010011100011011111011010001010001 1'
T'011111111011111101101000111011100101011001101111011110110110 1'
T'001101010101001001010011100101100100111011101111001110011101 1'
T'001110111111111111110100100011100001011001011111001111101101 1'
T'111111011010011111000110101011101001001101011110001110011110 1'
T'101111011110111110100111010010010011101110001100110010001101 0'
T'111111111110010111011010011001100101100101101110100101111001 1'

#number of aborted faults = 0

#number of redundant faults = 0

#number of calling podem1 = 68

#total number of backtracks = 387774
#atpg: cputime for test pattern generation ./sample_circuits/c880.ckt: 50.0s 50.0s
