<profile>

<section name = "Vitis HLS Report for 'krnl_lut_tanh46'" level="0">
<item name = "Date">Tue Mar 16 16:15:33 2021
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">krnl_lstm</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z045-ffg900-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.598 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">5, 5, 50.000 ns, 50.000 ns, 5, 5, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 59, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">0, -, 32, 4, -</column>
<column name="Multiplexer">-, -, -, 77, -</column>
<column name="Register">-, -, 16, -, -</column>
<specialColumn name="Available">1090, 900, 437200, 218600, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fcmp_32ns_32ns_1_2_no_dsp_1_U1044">fcmp_32ns_32ns_1_2_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fcmp_32ns_32ns_1_2_no_dsp_1_U1045">fcmp_32ns_32ns_1_2_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fcmp_32ns_32ns_1_2_no_dsp_1_U1046">fcmp_32ns_32ns_1_2_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fcmp_32ns_32ns_1_2_no_dsp_1_U1047">fcmp_32ns_32ns_1_2_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="fcmp_32ns_32ns_1_2_no_dsp_1_U1048">fcmp_32ns_32ns_1_2_no_dsp_1, 0, 0, 0, 0, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="tanh_lut_U">krnl_lut_tanh46_tanh_lut, 0, 32, 4, 0, 8, 32, 1, 256</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="and_ln67_1_fu_220_p2">and, 0, 0, 1, 1, 1</column>
<column name="and_ln67_fu_162_p2">and, 0, 0, 1, 1, 1</column>
<column name="and_ln69_1_fu_237_p2">and, 0, 0, 1, 1, 1</column>
<column name="and_ln71_1_fu_294_p2">and, 0, 0, 1, 1, 1</column>
<column name="and_ln71_fu_166_p2">and, 0, 0, 1, 1, 1</column>
<column name="and_ln73_1_fu_283_p2">and, 0, 0, 1, 1, 1</column>
<column name="and_ln73_fu_171_p2">and, 0, 0, 1, 1, 1</column>
<column name="and_ln75_fu_176_p2">and, 0, 0, 1, 1, 1</column>
<column name="and_ln77_fu_181_p2">and, 0, 0, 1, 1, 1</column>
<column name="grp_fu_121_p2">and, 0, 0, 1, 1, 1</column>
<column name="icmp_ln65_1_fu_149_p2">icmp, 0, 0, 8, 23, 1</column>
<column name="icmp_ln65_fu_143_p2">icmp, 0, 0, 4, 8, 2</column>
<column name="ap_block_state1">or, 0, 0, 1, 1, 1</column>
<column name="or_ln65_fu_155_p2">or, 0, 0, 1, 1, 1</column>
<column name="or_ln67_fu_226_p2">or, 0, 0, 1, 1, 1</column>
<column name="or_ln69_1_fu_265_p2">or, 0, 0, 1, 1, 1</column>
<column name="or_ln69_fu_251_p2">or, 0, 0, 1, 1, 1</column>
<column name="or_ln71_fu_271_p2">or, 0, 0, 1, 1, 1</column>
<column name="or_ln73_fu_306_p2">or, 0, 0, 1, 1, 1</column>
<column name="or_ln75_fu_194_p2">or, 0, 0, 1, 1, 1</column>
<column name="lut_i_fu_311_p3">select, 0, 0, 3, 1, 3</column>
<column name="select_ln65_fu_208_p3">select, 0, 0, 3, 1, 1</column>
<column name="select_ln69_1_fu_257_p3">select, 0, 0, 3, 1, 3</column>
<column name="select_ln69_fu_243_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln73_fu_299_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln75_1_fu_200_p3">select, 0, 0, 3, 1, 3</column>
<column name="select_ln75_fu_186_p3">select, 0, 0, 3, 1, 3</column>
<column name="xor_ln65_fu_215_p2">xor, 0, 0, 2, 2, 1</column>
<column name="xor_ln67_fu_231_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln69_fu_289_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln71_fu_277_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">29, 7, 1, 7</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="c_ti_out_blk_n">9, 2, 1, 2</column>
<column name="grp_fu_121_p0">13, 3, 1, 3</column>
<column name="grp_fu_93_p1">17, 4, 32, 128</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="and_ln65_reg_343">1, 0, 1, 0</column>
<column name="and_ln71_reg_355">1, 0, 1, 0</column>
<column name="and_ln73_1_reg_370">1, 0, 1, 0</column>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="or_ln65_reg_333">1, 0, 1, 0</column>
<column name="or_ln69_1_reg_365">1, 0, 1, 0</column>
<column name="select_ln69_1_reg_360">3, 0, 3, 0</column>
<column name="tmp_1_reg_350">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, krnl_lut_tanh46, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, krnl_lut_tanh46, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, krnl_lut_tanh46, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, krnl_lut_tanh46, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, krnl_lut_tanh46, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, krnl_lut_tanh46, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, krnl_lut_tanh46, return value</column>
<column name="p_read">in, 32, ap_none, p_read, scalar</column>
<column name="c_ti_out_din">out, 32, ap_fifo, c_ti_out, pointer</column>
<column name="c_ti_out_full_n">in, 1, ap_fifo, c_ti_out, pointer</column>
<column name="c_ti_out_write">out, 1, ap_fifo, c_ti_out, pointer</column>
</table>
</item>
</section>
</profile>
