 

module ctu_clsp_clkgn_nstep(
cmp_nstep_sel, jbus_nstep_sel, dram_nstep_sel, 
io_pwron_rst_l, jtag_clock_dr_cmp, jtag_clock_dr_dram, 
jtag_clock_dr_jbus, jtag_clsp_force_cken_jbus, 
jtag_clsp_force_cken_dram, jtag_clsp_force_cken_cmp, 
jtag_nstep_count, jtag_nstep_domain, jtag_nstep_vld, cmp_gclk_bypass, 
dram_gclk_bypass, jbus_gclk_bypass, capture_l, start_clk_early_jl, 
testmode_l, shadreg_div_cmult, shadreg_div_jmult, shadreg_div_dmult
);


input io_pwron_rst_l;
input jtag_clock_dr_cmp;
input jtag_clock_dr_dram;
input jtag_clock_dr_jbus;
input jtag_clsp_force_cken_jbus;
input jtag_clsp_force_cken_dram;
input jtag_clsp_force_cken_cmp;

input [3:0] jtag_nstep_count;
input [2:0] jtag_nstep_domain;
input jtag_nstep_vld;

input cmp_gclk_bypass;
input dram_gclk_bypass;
input jbus_gclk_bypass;


input capture_l;
input start_clk_early_jl;
input testmode_l;

input [13:0] shadreg_div_cmult;
input [9:0] shadreg_div_jmult;
input [9:0] shadreg_div_dmult;

output cmp_nstep_sel;
output jbus_nstep_sel;
output dram_nstep_sel;




   ctu_clsp_clkgn_nstep_cnt (/*AUTOINST*/
				  // Outputs
				  .nstep_sel(cmp_nstep_sel),	 // Templated
				  // Inputs
				  .io_pwron_rst_l(io_pwron_rst_l), // Templated
				  .clk	(cmp_gclk_bypass),	 // Templated
				  .jtag_clock_dr(jtag_clock_dr_cmp), // Templated
				  .jtag_nstep_count(jtag_nstep_count[3:0]), // Templated
				  .jtag_nstep_domain(jtag_nstep_domain[0]), // Templated
				  .jtag_nstep_vld(jtag_nstep_vld), // Templated
				  .capture_l(capture_l),
				  .testmode_l(testmode_l),
				  .start_clk_early_jl(start_clk_early_jl),
				  .shadreg_div_mult(shadreg_div_cmult[13:0]), // Templated
				  .force_cken(jtag_clsp_force_cken_cmp)); // Templated


/* ctu_clsp_clkgn_nstep_cnt AUTO_TEMPLATE (
          .io_pwron_rst_l(io_pwron_rst_l),
          .clk (jbus_gclk_bypass),
          .jtag_clock_dr(jtag_clock_dr_jbus),
          .jtag_nstep_count(jtag_nstep_count[]),     
          .jtag_nstep_domain(jtag_nstep_domain[2]),
          .jtag_nstep_vld(jtag_nstep_vld),
          .nstep_sel(jbus_nstep_sel),
          .shadreg_div_mult({4'h0,shadreg_div_jmult[9:0]}),
          .force_cken(jtag_clsp_force_cken_jbus),
      );
*/
   
   ctu_clsp_clkgn_nstep_cnt u_jbus(/*AUTOINST*/
				   // Outputs
				   .nstep_sel(jbus_nstep_sel),	 // Templated
				   // Inputs
				   .io_pwron_rst_l(io_pwron_rst_l), // Templated
				   .clk	(jbus_gclk_bypass),	 // Templated
				   .jtag_clock_dr(jtag_clock_dr_jbus), // Templated
				   .jtag_nstep_count(jtag_nstep_count[3:0]), // Templated
				   .jtag_nstep_domain(jtag_nstep_domain[2]), // Templated
				   .jtag_nstep_vld(jtag_nstep_vld), // Templated
				   .capture_l(capture_l),
				   .testmode_l(testmode_l),
				   .start_clk_early_jl(start_clk_early_jl),
				   .shadreg_div_mult({4'h0,shadreg_div_jmult[9:0]}), // Templated
				   .force_cken(jtag_clsp_force_cken_jbus)); // Templated


/* ctu_clsp_clkgn_nstep_cnt AUTO_TEMPLATE (
          .io_pwron_rst_l(io_pwron_rst_l),
          .clk (dram_gclk_bypass),
          .jtag_clock_dr(jtag_clock_dr_dram),
          .jtag_nstep_count(jtag_nstep_count[]),     
          .jtag_nstep_domain(jtag_nstep_domain[1]),
          .jtag_nstep_vld(jtag_nstep_vld),
          .nstep_sel(dram_nstep_sel),
          .shadreg_div_mult({4'h0,shadreg_div_dmult[9:0]}),
          .force_cken(jtag_clsp_force_cken_dram),
      );
*/

    ctu_clsp_clkgn_nstep_cnt u_dram(/*AUTOINST*/
				    // Outputs
				    .nstep_sel(dram_nstep_sel),	 // Templated
				    // Inputs
				    .io_pwron_rst_l(io_pwron_rst_l), // Templated
				    .clk(dram_gclk_bypass),	 // Templated
				    .jtag_clock_dr(jtag_clock_dr_dram), // Templated
				    .jtag_nstep_count(jtag_nstep_count[3:0]), // Templated
				    .jtag_nstep_domain(jtag_nstep_domain[1]), // Templated
				    .jtag_nstep_vld(jtag_nstep_vld), // Templated
				    .capture_l(capture_l),
				    .testmode_l(testmode_l),
				    .start_clk_early_jl(start_clk_early_jl),
				    .shadreg_div_mult({4'h0,shadreg_div_dmult[9:0]}), // Templated
				    .force_cken(jtag_clsp_force_cken_dram)); // Templated


endmodule
// Local Variables:
// verilog-library-directories:("." "../../common/rtl")
// verilog-library-files:      ("../../common/rtl/swrvr_clib.v")
// verilog-auto-sense-defines-constant:t
// End:
(
				  				  .nstep_sel(),	 // Templated
				  // Inputs
				  .io_pwron_rst_l(io_pwron_rst_l), // Templated
				  .clk	(cmp_gclk_bypass),	 // Templated
				  .jtag_clock_dr(jtag_clock_dr_cmp), // Templated
				  .jtag_nstep_count(jtag_nstep_count[3:0]), // Templated
				  .jtag_nstep_domain(jtag_nstep_domain[0]), // Templated
				  .jtag_nstep_vld(jtag_nstep_vld), // Templated
				  .capture_l(capture_l),
				  .testmode_l(testmode_l),
				  .start_clk_early_jl(start_clk_early_jl),
				  .shadreg_div_mult(shadreg_div_cmult[13:0]), // Templated
				  .force_cken(jtag_clsp_force_cken_cmp)); // Templated


/* ctu_clsp_clkgn_nstep_cnt AUTO_TEMPLATE (
          .io_pwron_rst_l(io_pwron_rst_l),
          .clk (jbus_gclk_bypass),
          .jtag_clock_dr(jtag_clock_dr_jbus),
          .jtag_nstep_count(jtag_nstep_count[]),     
          .jtag_nstep_domain(jtag_nstep_domain[2]),
          .jtag_nstep_vld(jtag_nstep_vld),
          .nstep_sel(jbus_nstep_sel),
          .shadreg_div_mult({4'h0,shadreg_div_jmult[9:0]}),
          .force_cken(jtag_clsp_force_cken_jbus),
      );
*/
   
   ctu_clsp_clkgn_nstep_cnt u_jbus(/*AUTOINST*/
				   // Outputs
				   .nstep_sel(jbus_nstep_sel),	 // Templated
				   // Inputs
				   .io_pwron_rst_l(io_pwron_rst_l), // Templated
				   .clk	(jbus_gclk_bypass),	 // Templated
				   .jtag_clock_dr(jtag_clock_dr_jbus), // Templated
				   .jtag_nstep_count(jtag_nstep_count[3:0]), // Templated
				   .jtag_nstep_domain(jtag_nstep_domain[2]), // Templated
				   .jtag_nstep_vld(jtag_nstep_vld), // Templated
				   .capture_l(capture_l),
				   .testmode_l(testmode_l),
				   .start_clk_early_jl(start_clk_early_jl),
				   .shadreg_div_mult({4'h0,shadreg_div_jmult[9:0]}), // Templated
				   .force_cken(jtag_clsp_force_cken_jbus)); // Templated


/* ctu_clsp_clkgn_nstep_cnt AUTO_TEMPLATE (
          .io_pwron_rst_l(io_pwron_rst_l),
          .clk (dram_gclk_bypass),
          .jtag_clock_dr(jtag_clock_dr_dram),
          .jtag_nstep_count(jtag_nstep_count[]),     
          .jtag_nstep_domain(jtag_nstep_domain[1]),
          .jtag_nstep_vld(jtag_nstep_vld),
          .nstep_sel(dram_nstep_sel),
          .shadreg_div_mult({4'h0,shadreg_div_dmult[9:0]}),
          .force_cken(jtag_clsp_force_cken_dram),
      );
*/

    ctu_clsp_clkgn_nstep_cnt u_dram(/*AUTOINST*/
				    // Outputs
				    .nstep_sel(dram_nstep_sel),	 // Templated
				    // Inputs
				    .io_pwron_rst_l(io_pwron_rst_l), // Templated
				    .clk(dram_gclk_bypass),	 // Templated
				    .jtag_clock_dr(jtag_clock_dr_dram), // Templated
				    .jtag_nstep_count(jtag_nstep_count[3:0]), // Templated
				    .jtag_nstep_domain(jtag_nstep_domain[1]), // Templated
				    .jtag_nstep_vld(jtag_nstep_vld), // Templated
				    .capture_l(capture_l),
				    .testmode_l(testmode_l),
				    .start_clk_early_jl(start_clk_early_jl),
				    .shadreg_div_mult({4'h0,shadreg_div_dmult[9:0]}), // Templated
				    .force_cken(jtag_clsp_force_cken_dram)); // Templated


endmodule
// Local Variables:
// verilog-library-directories:("." "../../common/rtl")
// verilog-library-files:      ("../../common/rtl/swrvr_clib.v")
// verilog-auto-sense-defines-constant:t
// End:
),	 				  				  .io_pwron_rst_l(), // Templated
				  .clk	(cmp_gclk_bypass),	 // Templated
				  .jtag_clock_dr(jtag_clock_dr_cmp), // Templated
				  .jtag_nstep_count(jtag_nstep_count[3:0]), // Templated
				  .jtag_nstep_domain(jtag_nstep_domain[0]), // Templated
				  .jtag_nstep_vld(jtag_nstep_vld), // Templated
				  .capture_l(capture_l),
				  .testmode_l(testmode_l),
				  .start_clk_early_jl(start_clk_early_jl),
				  .shadreg_div_mult(shadreg_div_cmult[13:0]), // Templated
				  .force_cken(jtag_clsp_force_cken_cmp)); // Templated


/* ctu_clsp_clkgn_nstep_cnt AUTO_TEMPLATE (
          .io_pwron_rst_l(io_pwron_rst_l),
          .clk (jbus_gclk_bypass),
          .jtag_clock_dr(jtag_clock_dr_jbus),
          .jtag_nstep_count(jtag_nstep_count[]),     
          .jtag_nstep_domain(jtag_nstep_domain[2]),
          .jtag_nstep_vld(jtag_nstep_vld),
          .nstep_sel(jbus_nstep_sel),
          .shadreg_div_mult({4'h0,shadreg_div_jmult[9:0]}),
          .force_cken(jtag_clsp_force_cken_jbus),
      );
*/
   
   ctu_clsp_clkgn_nstep_cnt u_jbus(/*AUTOINST*/
				   // Outputs
				   .nstep_sel(jbus_nstep_sel),	 // Templated
				   // Inputs
				   .io_pwron_rst_l(io_pwron_rst_l), // Templated
				   .clk	(jbus_gclk_bypass),	 // Templated
				   .jtag_clock_dr(jtag_clock_dr_jbus), // Templated
				   .jtag_nstep_count(jtag_nstep_count[3:0]), // Templated
				   .jtag_nstep_domain(jtag_nstep_domain[2]), // Templated
				   .jtag_nstep_vld(jtag_nstep_vld), // Templated
				   .capture_l(capture_l),
				   .testmode_l(testmode_l),
				   .start_clk_early_jl(start_clk_early_jl),
				   .shadreg_div_mult({4'h0,shadreg_div_jmult[9:0]}), // Templated
				   .force_cken(jtag_clsp_force_cken_jbus)); // Templated


/* ctu_clsp_clkgn_nstep_cnt AUTO_TEMPLATE (
          .io_pwron_rst_l(io_pwron_rst_l),
          .clk (dram_gclk_bypass),
          .jtag_clock_dr(jtag_clock_dr_dram),
          .jtag_nstep_count(jtag_nstep_count[]),     
          .jtag_nstep_domain(jtag_nstep_domain[1]),
          .jtag_nstep_vld(jtag_nstep_vld),
          .nstep_sel(dram_nstep_sel),
          .shadreg_div_mult({4'h0,shadreg_div_dmult[9:0]}),
          .force_cken(jtag_clsp_force_cken_dram),
      );
*/

    ctu_clsp_clkgn_nstep_cnt u_dram(/*AUTOINST*/
				    // Outputs
				    .nstep_sel(dram_nstep_sel),	 // Templated
				    // Inputs
				    .io_pwron_rst_l(io_pwron_rst_l), // Templated
				    .clk(dram_gclk_bypass),	 // Templated
				    .jtag_clock_dr(jtag_clock_dr_dram), // Templated
				    .jtag_nstep_count(jtag_nstep_count[3:0]), // Templated
				    .jtag_nstep_domain(jtag_nstep_domain[1]), // Templated
				    .jtag_nstep_vld(jtag_nstep_vld), // Templated
				    .capture_l(capture_l),
				    .testmode_l(testmode_l),
				    .start_clk_early_jl(start_clk_early_jl),
				    .shadreg_div_mult({4'h0,shadreg_div_dmult[9:0]}), // Templated
				    .force_cken(jtag_clsp_force_cken_dram)); // Templated


endmodule
// Local Variables:
// verilog-library-directories:("." "../../common/rtl")
// verilog-library-files:      ("../../common/rtl/swrvr_clib.v")
// verilog-auto-sense-defines-constant:t
// End:
), 				  .clk	(),	 // Templated
				  .jtag_clock_dr(jtag_clock_dr_cmp), // Templated
				  .jtag_nstep_count(jtag_nstep_count[3:0]), // Templated
				  .jtag_nstep_domain(jtag_nstep_domain[0]), // Templated
				  .jtag_nstep_vld(jtag_nstep_vld), // Templated
				  .capture_l(capture_l),
				  .testmode_l(testmode_l),
				  .start_clk_early_jl(start_clk_early_jl),
				  .shadreg_div_mult(shadreg_div_cmult[13:0]), // Templated
				  .force_cken(jtag_clsp_force_cken_cmp)); // Templated


/* ctu_clsp_clkgn_nstep_cnt AUTO_TEMPLATE (
          .io_pwron_rst_l(io_pwron_rst_l),
          .clk (jbus_gclk_bypass),
          .jtag_clock_dr(jtag_clock_dr_jbus),
          .jtag_nstep_count(jtag_nstep_count[]),     
          .jtag_nstep_domain(jtag_nstep_domain[2]),
          .jtag_nstep_vld(jtag_nstep_vld),
          .nstep_sel(jbus_nstep_sel),
          .shadreg_div_mult({4'h0,shadreg_div_jmult[9:0]}),
          .force_cken(jtag_clsp_force_cken_jbus),
      );
*/
   
   ctu_clsp_clkgn_nstep_cnt u_jbus(/*AUTOINST*/
				   // Outputs
				   .nstep_sel(jbus_nstep_sel),	 // Templated
				   // Inputs
				   .io_pwron_rst_l(io_pwron_rst_l), // Templated
				   .clk	(jbus_gclk_bypass),	 // Templated
				   .jtag_clock_dr(jtag_clock_dr_jbus), // Templated
				   .jtag_nstep_count(jtag_nstep_count[3:0]), // Templated
				   .jtag_nstep_domain(jtag_nstep_domain[2]), // Templated
				   .jtag_nstep_vld(jtag_nstep_vld), // Templated
				   .capture_l(capture_l),
				   .testmode_l(testmode_l),
				   .start_clk_early_jl(start_clk_early_jl),
				   .shadreg_div_mult({4'h0,shadreg_div_jmult[9:0]}), // Templated
				   .force_cken(jtag_clsp_force_cken_jbus)); // Templated


/* ctu_clsp_clkgn_nstep_cnt AUTO_TEMPLATE (
          .io_pwron_rst_l(io_pwron_rst_l),
          .clk (dram_gclk_bypass),
          .jtag_clock_dr(jtag_clock_dr_dram),
          .jtag_nstep_count(jtag_nstep_count[]),     
          .jtag_nstep_domain(jtag_nstep_domain[1]),
          .jtag_nstep_vld(jtag_nstep_vld),
          .nstep_sel(dram_nstep_sel),
          .shadreg_div_mult({4'h0,shadreg_div_dmult[9:0]}),
          .force_cken(jtag_clsp_force_cken_dram),
      );
*/

    ctu_clsp_clkgn_nstep_cnt u_dram(/*AUTOINST*/
				    // Outputs
				    .nstep_sel(dram_nstep_sel),	 // Templated
				    // Inputs
				    .io_pwron_rst_l(io_pwron_rst_l), // Templated
				    .clk(dram_gclk_bypass),	 // Templated
				    .jtag_clock_dr(jtag_clock_dr_dram), // Templated
				    .jtag_nstep_count(jtag_nstep_count[3:0]), // Templated
				    .jtag_nstep_domain(jtag_nstep_domain[1]), // Templated
				    .jtag_nstep_vld(jtag_nstep_vld), // Templated
				    .capture_l(capture_l),
				    .testmode_l(testmode_l),
				    .start_clk_early_jl(start_clk_early_jl),
				    .shadreg_div_mult({4'h0,shadreg_div_dmult[9:0]}), // Templated
				    .force_cken(jtag_clsp_force_cken_dram)); // Templated


endmodule
// Local Variables:
// verilog-library-directories:("." "../../common/rtl")
// verilog-library-files:      ("../../common/rtl/swrvr_clib.v")
// verilog-auto-sense-defines-constant:t
// End:
),	 				  .jtag_clock_dr(), // Templated
				  .jtag_nstep_count(jtag_nstep_count[3:0]), // Templated
				  .jtag_nstep_domain(jtag_nstep_domain[0]), // Templated
				  .jtag_nstep_vld(jtag_nstep_vld), // Templated
				  .capture_l(capture_l),
				  .testmode_l(testmode_l),
				  .start_clk_early_jl(start_clk_early_jl),
				  .shadreg_div_mult(shadreg_div_cmult[13:0]), // Templated
				  .force_cken(jtag_clsp_force_cken_cmp)); // Templated


/* ctu_clsp_clkgn_nstep_cnt AUTO_TEMPLATE (
          .io_pwron_rst_l(io_pwron_rst_l),
          .clk (jbus_gclk_bypass),
          .jtag_clock_dr(jtag_clock_dr_jbus),
          .jtag_nstep_count(jtag_nstep_count[]),     
          .jtag_nstep_domain(jtag_nstep_domain[2]),
          .jtag_nstep_vld(jtag_nstep_vld),
          .nstep_sel(jbus_nstep_sel),
          .shadreg_div_mult({4'h0,shadreg_div_jmult[9:0]}),
          .force_cken(jtag_clsp_force_cken_jbus),
      );
*/
   
   ctu_clsp_clkgn_nstep_cnt u_jbus(/*AUTOINST*/
				   // Outputs
				   .nstep_sel(jbus_nstep_sel),	 // Templated
				   // Inputs
				   .io_pwron_rst_l(io_pwron_rst_l), // Templated
				   .clk	(jbus_gclk_bypass),	 // Templated
				   .jtag_clock_dr(jtag_clock_dr_jbus), // Templated
				   .jtag_nstep_count(jtag_nstep_count[3:0]), // Templated
				   .jtag_nstep_domain(jtag_nstep_domain[2]), // Templated
				   .jtag_nstep_vld(jtag_nstep_vld), // Templated
				   .capture_l(capture_l),
				   .testmode_l(testmode_l),
				   .start_clk_early_jl(start_clk_early_jl),
				   .shadreg_div_mult({4'h0,shadreg_div_jmult[9:0]}), // Templated
				   .force_cken(jtag_clsp_force_cken_jbus)); // Templated


/* ctu_clsp_clkgn_nstep_cnt AUTO_TEMPLATE (
          .io_pwron_rst_l(io_pwron_rst_l),
          .clk (dram_gclk_bypass),
          .jtag_clock_dr(jtag_clock_dr_dram),
          .jtag_nstep_count(jtag_nstep_count[]),     
          .jtag_nstep_domain(jtag_nstep_domain[1]),
          .jtag_nstep_vld(jtag_nstep_vld),
          .nstep_sel(dram_nstep_sel),
          .shadreg_div_mult({4'h0,shadreg_div_dmult[9:0]}),
          .force_cken(jtag_clsp_force_cken_dram),
      );
*/

    ctu_clsp_clkgn_nstep_cnt u_dram(/*AUTOINST*/
				    // Outputs
				    .nstep_sel(dram_nstep_sel),	 // Templated
				    // Inputs
				    .io_pwron_rst_l(io_pwron_rst_l), // Templated
				    .clk(dram_gclk_bypass),	 // Templated
				    .jtag_clock_dr(jtag_clock_dr_dram), // Templated
				    .jtag_nstep_count(jtag_nstep_count[3:0]), // Templated
				    .jtag_nstep_domain(jtag_nstep_domain[1]), // Templated
				    .jtag_nstep_vld(jtag_nstep_vld), // Templated
				    .capture_l(capture_l),
				    .testmode_l(testmode_l),
				    .start_clk_early_jl(start_clk_early_jl),
				    .shadreg_div_mult({4'h0,shadreg_div_dmult[9:0]}), // Templated
				    .force_cken(jtag_clsp_force_cken_dram)); // Templated


endmodule
// Local Variables:
// verilog-library-directories:("." "../../common/rtl")
// verilog-library-files:      ("../../common/rtl/swrvr_clib.v")
// verilog-auto-sense-defines-constant:t
// End:
), 				  .jtag_nstep_count([3:0]), 				  .jtag_nstep_domain([0]), 				  .jtag_nstep_vld(), // Templated
				  .capture_l(capture_l),
				  .testmode_l(testmode_l),
				  .start_clk_early_jl(start_clk_early_jl),
				  .shadreg_div_mult(shadreg_div_cmult[13:0]), // Templated
				  .force_cken(jtag_clsp_force_cken_cmp)); // Templated


/* ctu_clsp_clkgn_nstep_cnt AUTO_TEMPLATE (
          .io_pwron_rst_l(io_pwron_rst_l),
          .clk (jbus_gclk_bypass),
          .jtag_clock_dr(jtag_clock_dr_jbus),
          .jtag_nstep_count(jtag_nstep_count[]),     
          .jtag_nstep_domain(jtag_nstep_domain[2]),
          .jtag_nstep_vld(jtag_nstep_vld),
          .nstep_sel(jbus_nstep_sel),
          .shadreg_div_mult({4'h0,shadreg_div_jmult[9:0]}),
          .force_cken(jtag_clsp_force_cken_jbus),
      );
*/
   
   ctu_clsp_clkgn_nstep_cnt u_jbus(/*AUTOINST*/
				   // Outputs
				   .nstep_sel(jbus_nstep_sel),	 // Templated
				   // Inputs
				   .io_pwron_rst_l(io_pwron_rst_l), // Templated
				   .clk	(jbus_gclk_bypass),	 // Templated
				   .jtag_clock_dr(jtag_clock_dr_jbus), // Templated
				   .jtag_nstep_count(jtag_nstep_count[3:0]), // Templated
				   .jtag_nstep_domain(jtag_nstep_domain[2]), // Templated
				   .jtag_nstep_vld(jtag_nstep_vld), // Templated
				   .capture_l(capture_l),
				   .testmode_l(testmode_l),
				   .start_clk_early_jl(start_clk_early_jl),
				   .shadreg_div_mult({4'h0,shadreg_div_jmult[9:0]}), // Templated
				   .force_cken(jtag_clsp_force_cken_jbus)); // Templated


/* ctu_clsp_clkgn_nstep_cnt AUTO_TEMPLATE (
          .io_pwron_rst_l(io_pwron_rst_l),
          .clk (dram_gclk_bypass),
          .jtag_clock_dr(jtag_clock_dr_dram),
          .jtag_nstep_count(jtag_nstep_count[]),     
          .jtag_nstep_domain(jtag_nstep_domain[1]),
          .jtag_nstep_vld(jtag_nstep_vld),
          .nstep_sel(dram_nstep_sel),
          .shadreg_div_mult({4'h0,shadreg_div_dmult[9:0]}),
          .force_cken(jtag_clsp_force_cken_dram),
      );
*/

    ctu_clsp_clkgn_nstep_cnt u_dram(/*AUTOINST*/
				    // Outputs
				    .nstep_sel(dram_nstep_sel),	 // Templated
				    // Inputs
				    .io_pwron_rst_l(io_pwron_rst_l), // Templated
				    .clk(dram_gclk_bypass),	 // Templated
				    .jtag_clock_dr(jtag_clock_dr_dram), // Templated
				    .jtag_nstep_count(jtag_nstep_count[3:0]), // Templated
				    .jtag_nstep_domain(jtag_nstep_domain[1]), // Templated
				    .jtag_nstep_vld(jtag_nstep_vld), // Templated
				    .capture_l(capture_l),
				    .testmode_l(testmode_l),
				    .start_clk_early_jl(start_clk_early_jl),
				    .shadreg_div_mult({4'h0,shadreg_div_dmult[9:0]}), // Templated
				    .force_cken(jtag_clsp_force_cken_dram)); // Templated


endmodule
// Local Variables:
// verilog-library-directories:("." "../../common/rtl")
// verilog-library-files:      ("../../common/rtl/swrvr_clib.v")
// verilog-auto-sense-defines-constant:t
// End:
), 				  .capture_l(),
				  .testmode_l(testmode_l),
				  .start_clk_early_jl(start_clk_early_jl),
				  .shadreg_div_mult(shadreg_div_cmult[13:0]), // Templated
				  .force_cken(jtag_clsp_force_cken_cmp)); // Templated


/* ctu_clsp_clkgn_nstep_cnt AUTO_TEMPLATE (
          .io_pwron_rst_l(io_pwron_rst_l),
          .clk (jbus_gclk_bypass),
          .jtag_clock_dr(jtag_clock_dr_jbus),
          .jtag_nstep_count(jtag_nstep_count[]),     
          .jtag_nstep_domain(jtag_nstep_domain[2]),
          .jtag_nstep_vld(jtag_nstep_vld),
          .nstep_sel(jbus_nstep_sel),
          .shadreg_div_mult({4'h0,shadreg_div_jmult[9:0]}),
          .force_cken(jtag_clsp_force_cken_jbus),
      );
*/
   
   ctu_clsp_clkgn_nstep_cnt u_jbus(/*AUTOINST*/
				   // Outputs
				   .nstep_sel(jbus_nstep_sel),	 // Templated
				   // Inputs
				   .io_pwron_rst_l(io_pwron_rst_l), // Templated
				   .clk	(jbus_gclk_bypass),	 // Templated
				   .jtag_clock_dr(jtag_clock_dr_jbus), // Templated
				   .jtag_nstep_count(jtag_nstep_count[3:0]), // Templated
				   .jtag_nstep_domain(jtag_nstep_domain[2]), // Templated
				   .jtag_nstep_vld(jtag_nstep_vld), // Templated
				   .capture_l(capture_l),
				   .testmode_l(testmode_l),
				   .start_clk_early_jl(start_clk_early_jl),
				   .shadreg_div_mult({4'h0,shadreg_div_jmult[9:0]}), // Templated
				   .force_cken(jtag_clsp_force_cken_jbus)); // Templated


/* ctu_clsp_clkgn_nstep_cnt AUTO_TEMPLATE (
          .io_pwron_rst_l(io_pwron_rst_l),
          .clk (dram_gclk_bypass),
          .jtag_clock_dr(jtag_clock_dr_dram),
          .jtag_nstep_count(jtag_nstep_count[]),     
          .jtag_nstep_domain(jtag_nstep_domain[1]),
          .jtag_nstep_vld(jtag_nstep_vld),
          .nstep_sel(dram_nstep_sel),
          .shadreg_div_mult({4'h0,shadreg_div_dmult[9:0]}),
          .force_cken(jtag_clsp_force_cken_dram),
      );
*/

    ctu_clsp_clkgn_nstep_cnt u_dram(/*AUTOINST*/
				    // Outputs
				    .nstep_sel(dram_nstep_sel),	 // Templated
				    // Inputs
				    .io_pwron_rst_l(io_pwron_rst_l), // Templated
				    .clk(dram_gclk_bypass),	 // Templated
				    .jtag_clock_dr(jtag_clock_dr_dram), // Templated
				    .jtag_nstep_count(jtag_nstep_count[3:0]), // Templated
				    .jtag_nstep_domain(jtag_nstep_domain[1]), // Templated
				    .jtag_nstep_vld(jtag_nstep_vld), // Templated
				    .capture_l(capture_l),
				    .testmode_l(testmode_l),
				    .start_clk_early_jl(start_clk_early_jl),
				    .shadreg_div_mult({4'h0,shadreg_div_dmult[9:0]}), // Templated
				    .force_cken(jtag_clsp_force_cken_dram)); // Templated


endmodule
// Local Variables:
// verilog-library-directories:("." "../../common/rtl")
// verilog-library-files:      ("../../common/rtl/swrvr_clib.v")
// verilog-auto-sense-defines-constant:t
// End:
),
				  .testmode_l(),
				  .start_clk_early_jl(start_clk_early_jl),
				  .shadreg_div_mult(shadreg_div_cmult[13:0]), // Templated
				  .force_cken(jtag_clsp_force_cken_cmp)); // Templated


/* ctu_clsp_clkgn_nstep_cnt AUTO_TEMPLATE (
          .io_pwron_rst_l(io_pwron_rst_l),
          .clk (jbus_gclk_bypass),
          .jtag_clock_dr(jtag_clock_dr_jbus),
          .jtag_nstep_count(jtag_nstep_count[]),     
          .jtag_nstep_domain(jtag_nstep_domain[2]),
          .jtag_nstep_vld(jtag_nstep_vld),
          .nstep_sel(jbus_nstep_sel),
          .shadreg_div_mult({4'h0,shadreg_div_jmult[9:0]}),
          .force_cken(jtag_clsp_force_cken_jbus),
      );
*/
   
   ctu_clsp_clkgn_nstep_cnt u_jbus(/*AUTOINST*/
				   // Outputs
				   .nstep_sel(jbus_nstep_sel),	 // Templated
				   // Inputs
				   .io_pwron_rst_l(io_pwron_rst_l), // Templated
				   .clk	(jbus_gclk_bypass),	 // Templated
				   .jtag_clock_dr(jtag_clock_dr_jbus), // Templated
				   .jtag_nstep_count(jtag_nstep_count[3:0]), // Templated
				   .jtag_nstep_domain(jtag_nstep_domain[2]), // Templated
				   .jtag_nstep_vld(jtag_nstep_vld), // Templated
				   .capture_l(capture_l),
				   .testmode_l(testmode_l),
				   .start_clk_early_jl(start_clk_early_jl),
				   .shadreg_div_mult({4'h0,shadreg_div_jmult[9:0]}), // Templated
				   .force_cken(jtag_clsp_force_cken_jbus)); // Templated


/* ctu_clsp_clkgn_nstep_cnt AUTO_TEMPLATE (
          .io_pwron_rst_l(io_pwron_rst_l),
          .clk (dram_gclk_bypass),
          .jtag_clock_dr(jtag_clock_dr_dram),
          .jtag_nstep_count(jtag_nstep_count[]),     
          .jtag_nstep_domain(jtag_nstep_domain[1]),
          .jtag_nstep_vld(jtag_nstep_vld),
          .nstep_sel(dram_nstep_sel),
          .shadreg_div_mult({4'h0,shadreg_div_dmult[9:0]}),
          .force_cken(jtag_clsp_force_cken_dram),
      );
*/

    ctu_clsp_clkgn_nstep_cnt u_dram(/*AUTOINST*/
				    // Outputs
				    .nstep_sel(dram_nstep_sel),	 // Templated
				    // Inputs
				    .io_pwron_rst_l(io_pwron_rst_l), // Templated
				    .clk(dram_gclk_bypass),	 // Templated
				    .jtag_clock_dr(jtag_clock_dr_dram), // Templated
				    .jtag_nstep_count(jtag_nstep_count[3:0]), // Templated
				    .jtag_nstep_domain(jtag_nstep_domain[1]), // Templated
				    .jtag_nstep_vld(jtag_nstep_vld), // Templated
				    .capture_l(capture_l),
				    .testmode_l(testmode_l),
				    .start_clk_early_jl(start_clk_early_jl),
				    .shadreg_div_mult({4'h0,shadreg_div_dmult[9:0]}), // Templated
				    .force_cken(jtag_clsp_force_cken_dram)); // Templated


endmodule
// Local Variables:
// verilog-library-directories:("." "../../common/rtl")
// verilog-library-files:      ("../../common/rtl/swrvr_clib.v")
// verilog-auto-sense-defines-constant:t
// End:
),
				  .start_clk_early_jl(),
				  .shadreg_div_mult(shadreg_div_cmult[13:0]), // Templated
				  .force_cken(jtag_clsp_force_cken_cmp)); // Templated


/* ctu_clsp_clkgn_nstep_cnt AUTO_TEMPLATE (
          .io_pwron_rst_l(io_pwron_rst_l),
          .clk (jbus_gclk_bypass),
          .jtag_clock_dr(jtag_clock_dr_jbus),
          .jtag_nstep_count(jtag_nstep_count[]),     
          .jtag_nstep_domain(jtag_nstep_domain[2]),
          .jtag_nstep_vld(jtag_nstep_vld),
          .nstep_sel(jbus_nstep_sel),
          .shadreg_div_mult({4'h0,shadreg_div_jmult[9:0]}),
          .force_cken(jtag_clsp_force_cken_jbus),
      );
*/
   
   ctu_clsp_clkgn_nstep_cnt u_jbus(/*AUTOINST*/
				   // Outputs
				   .nstep_sel(jbus_nstep_sel),	 // Templated
				   // Inputs
				   .io_pwron_rst_l(io_pwron_rst_l), // Templated
				   .clk	(jbus_gclk_bypass),	 // Templated
				   .jtag_clock_dr(jtag_clock_dr_jbus), // Templated
				   .jtag_nstep_count(jtag_nstep_count[3:0]), // Templated
				   .jtag_nstep_domain(jtag_nstep_domain[2]), // Templated
				   .jtag_nstep_vld(jtag_nstep_vld), // Templated
				   .capture_l(capture_l),
				   .testmode_l(testmode_l),
				   .start_clk_early_jl(start_clk_early_jl),
				   .shadreg_div_mult({4'h0,shadreg_div_jmult[9:0]}), // Templated
				   .force_cken(jtag_clsp_force_cken_jbus)); // Templated


/* ctu_clsp_clkgn_nstep_cnt AUTO_TEMPLATE (
          .io_pwron_rst_l(io_pwron_rst_l),
          .clk (dram_gclk_bypass),
          .jtag_clock_dr(jtag_clock_dr_dram),
          .jtag_nstep_count(jtag_nstep_count[]),     
          .jtag_nstep_domain(jtag_nstep_domain[1]),
          .jtag_nstep_vld(jtag_nstep_vld),
          .nstep_sel(dram_nstep_sel),
          .shadreg_div_mult({4'h0,shadreg_div_dmult[9:0]}),
          .force_cken(jtag_clsp_force_cken_dram),
      );
*/

    ctu_clsp_clkgn_nstep_cnt u_dram(/*AUTOINST*/
				    // Outputs
				    .nstep_sel(dram_nstep_sel),	 // Templated
				    // Inputs
				    .io_pwron_rst_l(io_pwron_rst_l), // Templated
				    .clk(dram_gclk_bypass),	 // Templated
				    .jtag_clock_dr(jtag_clock_dr_dram), // Templated
				    .jtag_nstep_count(jtag_nstep_count[3:0]), // Templated
				    .jtag_nstep_domain(jtag_nstep_domain[1]), // Templated
				    .jtag_nstep_vld(jtag_nstep_vld), // Templated
				    .capture_l(capture_l),
				    .testmode_l(testmode_l),
				    .start_clk_early_jl(start_clk_early_jl),
				    .shadreg_div_mult({4'h0,shadreg_div_dmult[9:0]}), // Templated
				    .force_cken(jtag_clsp_force_cken_dram)); // Templated


endmodule
// Local Variables:
// verilog-library-directories:("." "../../common/rtl")
// verilog-library-files:      ("../../common/rtl/swrvr_clib.v")
// verilog-auto-sense-defines-constant:t
// End:
),
				  .shadreg_div_mult([13:0]), 				  .force_cken()); // Templated


/* ctu_clsp_clkgn_nstep_cnt AUTO_TEMPLATE (
          .io_pwron_rst_l(io_pwron_rst_l),
          .clk (jbus_gclk_bypass),
          .jtag_clock_dr(jtag_clock_dr_jbus),
          .jtag_nstep_count(jtag_nstep_count[]),     
          .jtag_nstep_domain(jtag_nstep_domain[2]),
          .jtag_nstep_vld(jtag_nstep_vld),
          .nstep_sel(jbus_nstep_sel),
          .shadreg_div_mult({4'h0,shadreg_div_jmult[9:0]}),
          .force_cken(jtag_clsp_force_cken_jbus),
      );
*/
   
   ctu_clsp_clkgn_nstep_cnt u_jbus(/*AUTOINST*/
				   // Outputs
				   .nstep_sel(jbus_nstep_sel),	 // Templated
				   // Inputs
				   .io_pwron_rst_l(io_pwron_rst_l), // Templated
				   .clk	(jbus_gclk_bypass),	 // Templated
				   .jtag_clock_dr(jtag_clock_dr_jbus), // Templated
				   .jtag_nstep_count(jtag_nstep_count[3:0]), // Templated
				   .jtag_nstep_domain(jtag_nstep_domain[2]), // Templated
				   .jtag_nstep_vld(jtag_nstep_vld), // Templated
				   .capture_l(capture_l),
				   .testmode_l(testmode_l),
				   .start_clk_early_jl(start_clk_early_jl),
				   .shadreg_div_mult({4'h0,shadreg_div_jmult[9:0]}), // Templated
				   .force_cken(jtag_clsp_force_cken_jbus)); // Templated


/* ctu_clsp_clkgn_nstep_cnt AUTO_TEMPLATE (
          .io_pwron_rst_l(io_pwron_rst_l),
          .clk (dram_gclk_bypass),
          .jtag_clock_dr(jtag_clock_dr_dram),
          .jtag_nstep_count(jtag_nstep_count[]),     
          .jtag_nstep_domain(jtag_nstep_domain[1]),
          .jtag_nstep_vld(jtag_nstep_vld),
          .nstep_sel(dram_nstep_sel),
          .shadreg_div_mult({4'h0,shadreg_div_dmult[9:0]}),
          .force_cken(jtag_clsp_force_cken_dram),
      );
*/

    ctu_clsp_clkgn_nstep_cnt u_dram(/*AUTOINST*/
				    // Outputs
				    .nstep_sel(dram_nstep_sel),	 // Templated
				    // Inputs
				    .io_pwron_rst_l(io_pwron_rst_l), // Templated
				    .clk(dram_gclk_bypass),	 // Templated
				    .jtag_clock_dr(jtag_clock_dr_dram), // Templated
				    .jtag_nstep_count(jtag_nstep_count[3:0]), // Templated
				    .jtag_nstep_domain(jtag_nstep_domain[1]), // Templated
				    .jtag_nstep_vld(jtag_nstep_vld), // Templated
				    .capture_l(capture_l),
				    .testmode_l(testmode_l),
				    .start_clk_early_jl(start_clk_early_jl),
				    .shadreg_div_mult({4'h0,shadreg_div_dmult[9:0]}), // Templated
				    .force_cken(jtag_clsp_force_cken_dram)); // Templated


endmodule
// Local Variables:
// verilog-library-directories:("." "../../common/rtl")
// verilog-library-files:      ("../../common/rtl/swrvr_clib.v")
// verilog-auto-sense-defines-constant:t
// End:
)); 


   
   ctu_clsp_clkgn_nstep_cnt (/*AUTOINST*/
				   // Outputs
				   .nstep_sel(jbus_nstep_sel),	 // Templated
				   // Inputs
				   .io_pwron_rst_l(io_pwron_rst_l), // Templated
				   .clk	(jbus_gclk_bypass),	 // Templated
				   .jtag_clock_dr(jtag_clock_dr_jbus), // Templated
				   .jtag_nstep_count(jtag_nstep_count[3:0]), // Templated
				   .jtag_nstep_domain(jtag_nstep_domain[2]), // Templated
				   .jtag_nstep_vld(jtag_nstep_vld), // Templated
				   .capture_l(capture_l),
				   .testmode_l(testmode_l),
				   .start_clk_early_jl(start_clk_early_jl),
				   .shadreg_div_mult({4'h0,shadreg_div_jmult[9:0]}), // Templated
				   .force_cken(jtag_clsp_force_cken_jbus)); // Templated


/* ctu_clsp_clkgn_nstep_cnt AUTO_TEMPLATE (
          .io_pwron_rst_l(io_pwron_rst_l),
          .clk (dram_gclk_bypass),
          .jtag_clock_dr(jtag_clock_dr_dram),
          .jtag_nstep_count(jtag_nstep_count[]),     
          .jtag_nstep_domain(jtag_nstep_domain[1]),
          .jtag_nstep_vld(jtag_nstep_vld),
          .nstep_sel(dram_nstep_sel),
          .shadreg_div_mult({4'h0,shadreg_div_dmult[9:0]}),
          .force_cken(jtag_clsp_force_cken_dram),
      );
*/

    ctu_clsp_clkgn_nstep_cnt u_dram(/*AUTOINST*/
				    // Outputs
				    .nstep_sel(dram_nstep_sel),	 // Templated
				    // Inputs
				    .io_pwron_rst_l(io_pwron_rst_l), // Templated
				    .clk(dram_gclk_bypass),	 // Templated
				    .jtag_clock_dr(jtag_clock_dr_dram), // Templated
				    .jtag_nstep_count(jtag_nstep_count[3:0]), // Templated
				    .jtag_nstep_domain(jtag_nstep_domain[1]), // Templated
				    .jtag_nstep_vld(jtag_nstep_vld), // Templated
				    .capture_l(capture_l),
				    .testmode_l(testmode_l),
				    .start_clk_early_jl(start_clk_early_jl),
				    .shadreg_div_mult({4'h0,shadreg_div_dmult[9:0]}), // Templated
				    .force_cken(jtag_clsp_force_cken_dram)); // Templated


endmodule
// Local Variables:
// verilog-library-directories:("." "../../common/rtl")
// verilog-library-files:      ("../../common/rtl/swrvr_clib.v")
// verilog-auto-sense-defines-constant:t
// End:
(
				   				   .nstep_sel(),	 // Templated
				   // Inputs
				   .io_pwron_rst_l(io_pwron_rst_l), // Templated
				   .clk	(jbus_gclk_bypass),	 // Templated
				   .jtag_clock_dr(jtag_clock_dr_jbus), // Templated
				   .jtag_nstep_count(jtag_nstep_count[3:0]), // Templated
				   .jtag_nstep_domain(jtag_nstep_domain[2]), // Templated
				   .jtag_nstep_vld(jtag_nstep_vld), // Templated
				   .capture_l(capture_l),
				   .testmode_l(testmode_l),
				   .start_clk_early_jl(start_clk_early_jl),
				   .shadreg_div_mult({4'h0,shadreg_div_jmult[9:0]}), // Templated
				   .force_cken(jtag_clsp_force_cken_jbus)); // Templated


/* ctu_clsp_clkgn_nstep_cnt AUTO_TEMPLATE (
          .io_pwron_rst_l(io_pwron_rst_l),
          .clk (dram_gclk_bypass),
          .jtag_clock_dr(jtag_clock_dr_dram),
          .jtag_nstep_count(jtag_nstep_count[]),     
          .jtag_nstep_domain(jtag_nstep_domain[1]),
          .jtag_nstep_vld(jtag_nstep_vld),
          .nstep_sel(dram_nstep_sel),
          .shadreg_div_mult({4'h0,shadreg_div_dmult[9:0]}),
          .force_cken(jtag_clsp_force_cken_dram),
      );
*/

    ctu_clsp_clkgn_nstep_cnt u_dram(/*AUTOINST*/
				    // Outputs
				    .nstep_sel(dram_nstep_sel),	 // Templated
				    // Inputs
				    .io_pwron_rst_l(io_pwron_rst_l), // Templated
				    .clk(dram_gclk_bypass),	 // Templated
				    .jtag_clock_dr(jtag_clock_dr_dram), // Templated
				    .jtag_nstep_count(jtag_nstep_count[3:0]), // Templated
				    .jtag_nstep_domain(jtag_nstep_domain[1]), // Templated
				    .jtag_nstep_vld(jtag_nstep_vld), // Templated
				    .capture_l(capture_l),
				    .testmode_l(testmode_l),
				    .start_clk_early_jl(start_clk_early_jl),
				    .shadreg_div_mult({4'h0,shadreg_div_dmult[9:0]}), // Templated
				    .force_cken(jtag_clsp_force_cken_dram)); // Templated


endmodule
// Local Variables:
// verilog-library-directories:("." "../../common/rtl")
// verilog-library-files:      ("../../common/rtl/swrvr_clib.v")
// verilog-auto-sense-defines-constant:t
// End:
),	 				   				   .io_pwron_rst_l(), // Templated
				   .clk	(jbus_gclk_bypass),	 // Templated
				   .jtag_clock_dr(jtag_clock_dr_jbus), // Templated
				   .jtag_nstep_count(jtag_nstep_count[3:0]), // Templated
				   .jtag_nstep_domain(jtag_nstep_domain[2]), // Templated
				   .jtag_nstep_vld(jtag_nstep_vld), // Templated
				   .capture_l(capture_l),
				   .testmode_l(testmode_l),
				   .start_clk_early_jl(start_clk_early_jl),
				   .shadreg_div_mult({4'h0,shadreg_div_jmult[9:0]}), // Templated
				   .force_cken(jtag_clsp_force_cken_jbus)); // Templated


/* ctu_clsp_clkgn_nstep_cnt AUTO_TEMPLATE (
          .io_pwron_rst_l(io_pwron_rst_l),
          .clk (dram_gclk_bypass),
          .jtag_clock_dr(jtag_clock_dr_dram),
          .jtag_nstep_count(jtag_nstep_count[]),     
          .jtag_nstep_domain(jtag_nstep_domain[1]),
          .jtag_nstep_vld(jtag_nstep_vld),
          .nstep_sel(dram_nstep_sel),
          .shadreg_div_mult({4'h0,shadreg_div_dmult[9:0]}),
          .force_cken(jtag_clsp_force_cken_dram),
      );
*/

    ctu_clsp_clkgn_nstep_cnt u_dram(/*AUTOINST*/
				    // Outputs
				    .nstep_sel(dram_nstep_sel),	 // Templated
				    // Inputs
				    .io_pwron_rst_l(io_pwron_rst_l), // Templated
				    .clk(dram_gclk_bypass),	 // Templated
				    .jtag_clock_dr(jtag_clock_dr_dram), // Templated
				    .jtag_nstep_count(jtag_nstep_count[3:0]), // Templated
				    .jtag_nstep_domain(jtag_nstep_domain[1]), // Templated
				    .jtag_nstep_vld(jtag_nstep_vld), // Templated
				    .capture_l(capture_l),
				    .testmode_l(testmode_l),
				    .start_clk_early_jl(start_clk_early_jl),
				    .shadreg_div_mult({4'h0,shadreg_div_dmult[9:0]}), // Templated
				    .force_cken(jtag_clsp_force_cken_dram)); // Templated


endmodule
// Local Variables:
// verilog-library-directories:("." "../../common/rtl")
// verilog-library-files:      ("../../common/rtl/swrvr_clib.v")
// verilog-auto-sense-defines-constant:t
// End:
), 				   .clk	(),	 // Templated
				   .jtag_clock_dr(jtag_clock_dr_jbus), // Templated
				   .jtag_nstep_count(jtag_nstep_count[3:0]), // Templated
				   .jtag_nstep_domain(jtag_nstep_domain[2]), // Templated
				   .jtag_nstep_vld(jtag_nstep_vld), // Templated
				   .capture_l(capture_l),
				   .testmode_l(testmode_l),
				   .start_clk_early_jl(start_clk_early_jl),
				   .shadreg_div_mult({4'h0,shadreg_div_jmult[9:0]}), // Templated
				   .force_cken(jtag_clsp_force_cken_jbus)); // Templated


/* ctu_clsp_clkgn_nstep_cnt AUTO_TEMPLATE (
          .io_pwron_rst_l(io_pwron_rst_l),
          .clk (dram_gclk_bypass),
          .jtag_clock_dr(jtag_clock_dr_dram),
          .jtag_nstep_count(jtag_nstep_count[]),     
          .jtag_nstep_domain(jtag_nstep_domain[1]),
          .jtag_nstep_vld(jtag_nstep_vld),
          .nstep_sel(dram_nstep_sel),
          .shadreg_div_mult({4'h0,shadreg_div_dmult[9:0]}),
          .force_cken(jtag_clsp_force_cken_dram),
      );
*/

    ctu_clsp_clkgn_nstep_cnt u_dram(/*AUTOINST*/
				    // Outputs
				    .nstep_sel(dram_nstep_sel),	 // Templated
				    // Inputs
				    .io_pwron_rst_l(io_pwron_rst_l), // Templated
				    .clk(dram_gclk_bypass),	 // Templated
				    .jtag_clock_dr(jtag_clock_dr_dram), // Templated
				    .jtag_nstep_count(jtag_nstep_count[3:0]), // Templated
				    .jtag_nstep_domain(jtag_nstep_domain[1]), // Templated
				    .jtag_nstep_vld(jtag_nstep_vld), // Templated
				    .capture_l(capture_l),
				    .testmode_l(testmode_l),
				    .start_clk_early_jl(start_clk_early_jl),
				    .shadreg_div_mult({4'h0,shadreg_div_dmult[9:0]}), // Templated
				    .force_cken(jtag_clsp_force_cken_dram)); // Templated


endmodule
// Local Variables:
// verilog-library-directories:("." "../../common/rtl")
// verilog-library-files:      ("../../common/rtl/swrvr_clib.v")
// verilog-auto-sense-defines-constant:t
// End:
),	 				   .jtag_clock_dr(), // Templated
				   .jtag_nstep_count(jtag_nstep_count[3:0]), // Templated
				   .jtag_nstep_domain(jtag_nstep_domain[2]), // Templated
				   .jtag_nstep_vld(jtag_nstep_vld), // Templated
				   .capture_l(capture_l),
				   .testmode_l(testmode_l),
				   .start_clk_early_jl(start_clk_early_jl),
				   .shadreg_div_mult({4'h0,shadreg_div_jmult[9:0]}), // Templated
				   .force_cken(jtag_clsp_force_cken_jbus)); // Templated


/* ctu_clsp_clkgn_nstep_cnt AUTO_TEMPLATE (
          .io_pwron_rst_l(io_pwron_rst_l),
          .clk (dram_gclk_bypass),
          .jtag_clock_dr(jtag_clock_dr_dram),
          .jtag_nstep_count(jtag_nstep_count[]),     
          .jtag_nstep_domain(jtag_nstep_domain[1]),
          .jtag_nstep_vld(jtag_nstep_vld),
          .nstep_sel(dram_nstep_sel),
          .shadreg_div_mult({4'h0,shadreg_div_dmult[9:0]}),
          .force_cken(jtag_clsp_force_cken_dram),
      );
*/

    ctu_clsp_clkgn_nstep_cnt u_dram(/*AUTOINST*/
				    // Outputs
				    .nstep_sel(dram_nstep_sel),	 // Templated
				    // Inputs
				    .io_pwron_rst_l(io_pwron_rst_l), // Templated
				    .clk(dram_gclk_bypass),	 // Templated
				    .jtag_clock_dr(jtag_clock_dr_dram), // Templated
				    .jtag_nstep_count(jtag_nstep_count[3:0]), // Templated
				    .jtag_nstep_domain(jtag_nstep_domain[1]), // Templated
				    .jtag_nstep_vld(jtag_nstep_vld), // Templated
				    .capture_l(capture_l),
				    .testmode_l(testmode_l),
				    .start_clk_early_jl(start_clk_early_jl),
				    .shadreg_div_mult({4'h0,shadreg_div_dmult[9:0]}), // Templated
				    .force_cken(jtag_clsp_force_cken_dram)); // Templated


endmodule
// Local Variables:
// verilog-library-directories:("." "../../common/rtl")
// verilog-library-files:      ("../../common/rtl/swrvr_clib.v")
// verilog-auto-sense-defines-constant:t
// End:
), 				   .jtag_nstep_count([3:0]), 				   .jtag_nstep_domain([2]), 				   .jtag_nstep_vld(), // Templated
				   .capture_l(capture_l),
				   .testmode_l(testmode_l),
				   .start_clk_early_jl(start_clk_early_jl),
				   .shadreg_div_mult({4'h0,shadreg_div_jmult[9:0]}), // Templated
				   .force_cken(jtag_clsp_force_cken_jbus)); // Templated


/* ctu_clsp_clkgn_nstep_cnt AUTO_TEMPLATE (
          .io_pwron_rst_l(io_pwron_rst_l),
          .clk (dram_gclk_bypass),
          .jtag_clock_dr(jtag_clock_dr_dram),
          .jtag_nstep_count(jtag_nstep_count[]),     
          .jtag_nstep_domain(jtag_nstep_domain[1]),
          .jtag_nstep_vld(jtag_nstep_vld),
          .nstep_sel(dram_nstep_sel),
          .shadreg_div_mult({4'h0,shadreg_div_dmult[9:0]}),
          .force_cken(jtag_clsp_force_cken_dram),
      );
*/

    ctu_clsp_clkgn_nstep_cnt u_dram(/*AUTOINST*/
				    // Outputs
				    .nstep_sel(dram_nstep_sel),	 // Templated
				    // Inputs
				    .io_pwron_rst_l(io_pwron_rst_l), // Templated
				    .clk(dram_gclk_bypass),	 // Templated
				    .jtag_clock_dr(jtag_clock_dr_dram), // Templated
				    .jtag_nstep_count(jtag_nstep_count[3:0]), // Templated
				    .jtag_nstep_domain(jtag_nstep_domain[1]), // Templated
				    .jtag_nstep_vld(jtag_nstep_vld), // Templated
				    .capture_l(capture_l),
				    .testmode_l(testmode_l),
				    .start_clk_early_jl(start_clk_early_jl),
				    .shadreg_div_mult({4'h0,shadreg_div_dmult[9:0]}), // Templated
				    .force_cken(jtag_clsp_force_cken_dram)); // Templated


endmodule
// Local Variables:
// verilog-library-directories:("." "../../common/rtl")
// verilog-library-files:      ("../../common/rtl/swrvr_clib.v")
// verilog-auto-sense-defines-constant:t
// End:
), 				   .capture_l(),
				   .testmode_l(testmode_l),
				   .start_clk_early_jl(start_clk_early_jl),
				   .shadreg_div_mult({4'h0,shadreg_div_jmult[9:0]}), // Templated
				   .force_cken(jtag_clsp_force_cken_jbus)); // Templated


/* ctu_clsp_clkgn_nstep_cnt AUTO_TEMPLATE (
          .io_pwron_rst_l(io_pwron_rst_l),
          .clk (dram_gclk_bypass),
          .jtag_clock_dr(jtag_clock_dr_dram),
          .jtag_nstep_count(jtag_nstep_count[]),     
          .jtag_nstep_domain(jtag_nstep_domain[1]),
          .jtag_nstep_vld(jtag_nstep_vld),
          .nstep_sel(dram_nstep_sel),
          .shadreg_div_mult({4'h0,shadreg_div_dmult[9:0]}),
          .force_cken(jtag_clsp_force_cken_dram),
      );
*/

    ctu_clsp_clkgn_nstep_cnt u_dram(/*AUTOINST*/
				    // Outputs
				    .nstep_sel(dram_nstep_sel),	 // Templated
				    // Inputs
				    .io_pwron_rst_l(io_pwron_rst_l), // Templated
				    .clk(dram_gclk_bypass),	 // Templated
				    .jtag_clock_dr(jtag_clock_dr_dram), // Templated
				    .jtag_nstep_count(jtag_nstep_count[3:0]), // Templated
				    .jtag_nstep_domain(jtag_nstep_domain[1]), // Templated
				    .jtag_nstep_vld(jtag_nstep_vld), // Templated
				    .capture_l(capture_l),
				    .testmode_l(testmode_l),
				    .start_clk_early_jl(start_clk_early_jl),
				    .shadreg_div_mult({4'h0,shadreg_div_dmult[9:0]}), // Templated
				    .force_cken(jtag_clsp_force_cken_dram)); // Templated


endmodule
// Local Variables:
// verilog-library-directories:("." "../../common/rtl")
// verilog-library-files:      ("../../common/rtl/swrvr_clib.v")
// verilog-auto-sense-defines-constant:t
// End:
),
				   .testmode_l(),
				   .start_clk_early_jl(start_clk_early_jl),
				   .shadreg_div_mult({4'h0,shadreg_div_jmult[9:0]}), // Templated
				   .force_cken(jtag_clsp_force_cken_jbus)); // Templated


/* ctu_clsp_clkgn_nstep_cnt AUTO_TEMPLATE (
          .io_pwron_rst_l(io_pwron_rst_l),
          .clk (dram_gclk_bypass),
          .jtag_clock_dr(jtag_clock_dr_dram),
          .jtag_nstep_count(jtag_nstep_count[]),     
          .jtag_nstep_domain(jtag_nstep_domain[1]),
          .jtag_nstep_vld(jtag_nstep_vld),
          .nstep_sel(dram_nstep_sel),
          .shadreg_div_mult({4'h0,shadreg_div_dmult[9:0]}),
          .force_cken(jtag_clsp_force_cken_dram),
      );
*/

    ctu_clsp_clkgn_nstep_cnt u_dram(/*AUTOINST*/
				    // Outputs
				    .nstep_sel(dram_nstep_sel),	 // Templated
				    // Inputs
				    .io_pwron_rst_l(io_pwron_rst_l), // Templated
				    .clk(dram_gclk_bypass),	 // Templated
				    .jtag_clock_dr(jtag_clock_dr_dram), // Templated
				    .jtag_nstep_count(jtag_nstep_count[3:0]), // Templated
				    .jtag_nstep_domain(jtag_nstep_domain[1]), // Templated
				    .jtag_nstep_vld(jtag_nstep_vld), // Templated
				    .capture_l(capture_l),
				    .testmode_l(testmode_l),
				    .start_clk_early_jl(start_clk_early_jl),
				    .shadreg_div_mult({4'h0,shadreg_div_dmult[9:0]}), // Templated
				    .force_cken(jtag_clsp_force_cken_dram)); // Templated


endmodule
// Local Variables:
// verilog-library-directories:("." "../../common/rtl")
// verilog-library-files:      ("../../common/rtl/swrvr_clib.v")
// verilog-auto-sense-defines-constant:t
// End:
),
				   .start_clk_early_jl(),
				   .shadreg_div_mult({4'h0,shadreg_div_jmult[9:0]}), // Templated
				   .force_cken(jtag_clsp_force_cken_jbus)); // Templated


/* ctu_clsp_clkgn_nstep_cnt AUTO_TEMPLATE (
          .io_pwron_rst_l(io_pwron_rst_l),
          .clk (dram_gclk_bypass),
          .jtag_clock_dr(jtag_clock_dr_dram),
          .jtag_nstep_count(jtag_nstep_count[]),     
          .jtag_nstep_domain(jtag_nstep_domain[1]),
          .jtag_nstep_vld(jtag_nstep_vld),
          .nstep_sel(dram_nstep_sel),
          .shadreg_div_mult({4'h0,shadreg_div_dmult[9:0]}),
          .force_cken(jtag_clsp_force_cken_dram),
      );
*/

    ctu_clsp_clkgn_nstep_cnt u_dram(/*AUTOINST*/
				    // Outputs
				    .nstep_sel(dram_nstep_sel),	 // Templated
				    // Inputs
				    .io_pwron_rst_l(io_pwron_rst_l), // Templated
				    .clk(dram_gclk_bypass),	 // Templated
				    .jtag_clock_dr(jtag_clock_dr_dram), // Templated
				    .jtag_nstep_count(jtag_nstep_count[3:0]), // Templated
				    .jtag_nstep_domain(jtag_nstep_domain[1]), // Templated
				    .jtag_nstep_vld(jtag_nstep_vld), // Templated
				    .capture_l(capture_l),
				    .testmode_l(testmode_l),
				    .start_clk_early_jl(start_clk_early_jl),
				    .shadreg_div_mult({4'h0,shadreg_div_dmult[9:0]}), // Templated
				    .force_cken(jtag_clsp_force_cken_dram)); // Templated


endmodule
// Local Variables:
// verilog-library-directories:("." "../../common/rtl")
// verilog-library-files:      ("../../common/rtl/swrvr_clib.v")
// verilog-auto-sense-defines-constant:t
// End:
),
				   .shadreg_div_mult({4hh,[9:0]}), 				   .force_cken()); // Templated


/* ctu_clsp_clkgn_nstep_cnt AUTO_TEMPLATE (
          .io_pwron_rst_l(io_pwron_rst_l),
          .clk (dram_gclk_bypass),
          .jtag_clock_dr(jtag_clock_dr_dram),
          .jtag_nstep_count(jtag_nstep_count[]),     
          .jtag_nstep_domain(jtag_nstep_domain[1]),
          .jtag_nstep_vld(jtag_nstep_vld),
          .nstep_sel(dram_nstep_sel),
          .shadreg_div_mult({4'h0,shadreg_div_dmult[9:0]}),
          .force_cken(jtag_clsp_force_cken_dram),
      );
*/

    ctu_clsp_clkgn_nstep_cnt u_dram(/*AUTOINST*/
				    // Outputs
				    .nstep_sel(dram_nstep_sel),	 // Templated
				    // Inputs
				    .io_pwron_rst_l(io_pwron_rst_l), // Templated
				    .clk(dram_gclk_bypass),	 // Templated
				    .jtag_clock_dr(jtag_clock_dr_dram), // Templated
				    .jtag_nstep_count(jtag_nstep_count[3:0]), // Templated
				    .jtag_nstep_domain(jtag_nstep_domain[1]), // Templated
				    .jtag_nstep_vld(jtag_nstep_vld), // Templated
				    .capture_l(capture_l),
				    .testmode_l(testmode_l),
				    .start_clk_early_jl(start_clk_early_jl),
				    .shadreg_div_mult({4'h0,shadreg_div_dmult[9:0]}), // Templated
				    .force_cken(jtag_clsp_force_cken_dram)); // Templated


endmodule
// Local Variables:
// verilog-library-directories:("." "../../common/rtl")
// verilog-library-files:      ("../../common/rtl/swrvr_clib.v")
// verilog-auto-sense-defines-constant:t
// End:
)); 



    ctu_clsp_clkgn_nstep_cnt (/*AUTOINST*/
				    // Outputs
				    .nstep_sel(dram_nstep_sel),	 // Templated
				    // Inputs
				    .io_pwron_rst_l(io_pwron_rst_l), // Templated
				    .clk(dram_gclk_bypass),	 // Templated
				    .jtag_clock_dr(jtag_clock_dr_dram), // Templated
				    .jtag_nstep_count(jtag_nstep_count[3:0]), // Templated
				    .jtag_nstep_domain(jtag_nstep_domain[1]), // Templated
				    .jtag_nstep_vld(jtag_nstep_vld), // Templated
				    .capture_l(capture_l),
				    .testmode_l(testmode_l),
				    .start_clk_early_jl(start_clk_early_jl),
				    .shadreg_div_mult({4'h0,shadreg_div_dmult[9:0]}), // Templated
				    .force_cken(jtag_clsp_force_cken_dram)); // Templated


endmodule
// Local Variables:
// verilog-library-directories:("." "../../common/rtl")
// verilog-library-files:      ("../../common/rtl/swrvr_clib.v")
// verilog-auto-sense-defines-constant:t
// End:
(
				    				    .nstep_sel(),	 // Templated
				    // Inputs
				    .io_pwron_rst_l(io_pwron_rst_l), // Templated
				    .clk(dram_gclk_bypass),	 // Templated
				    .jtag_clock_dr(jtag_clock_dr_dram), // Templated
				    .jtag_nstep_count(jtag_nstep_count[3:0]), // Templated
				    .jtag_nstep_domain(jtag_nstep_domain[1]), // Templated
				    .jtag_nstep_vld(jtag_nstep_vld), // Templated
				    .capture_l(capture_l),
				    .testmode_l(testmode_l),
				    .start_clk_early_jl(start_clk_early_jl),
				    .shadreg_div_mult({4'h0,shadreg_div_dmult[9:0]}), // Templated
				    .force_cken(jtag_clsp_force_cken_dram)); // Templated


endmodule
// Local Variables:
// verilog-library-directories:("." "../../common/rtl")
// verilog-library-files:      ("../../common/rtl/swrvr_clib.v")
// verilog-auto-sense-defines-constant:t
// End:
),	 				    				    .io_pwron_rst_l(), // Templated
				    .clk(dram_gclk_bypass),	 // Templated
				    .jtag_clock_dr(jtag_clock_dr_dram), // Templated
				    .jtag_nstep_count(jtag_nstep_count[3:0]), // Templated
				    .jtag_nstep_domain(jtag_nstep_domain[1]), // Templated
				    .jtag_nstep_vld(jtag_nstep_vld), // Templated
				    .capture_l(capture_l),
				    .testmode_l(testmode_l),
				    .start_clk_early_jl(start_clk_early_jl),
				    .shadreg_div_mult({4'h0,shadreg_div_dmult[9:0]}), // Templated
				    .force_cken(jtag_clsp_force_cken_dram)); // Templated


endmodule
// Local Variables:
// verilog-library-directories:("." "../../common/rtl")
// verilog-library-files:      ("../../common/rtl/swrvr_clib.v")
// verilog-auto-sense-defines-constant:t
// End:
), 				    .clk(),	 // Templated
				    .jtag_clock_dr(jtag_clock_dr_dram), // Templated
				    .jtag_nstep_count(jtag_nstep_count[3:0]), // Templated
				    .jtag_nstep_domain(jtag_nstep_domain[1]), // Templated
				    .jtag_nstep_vld(jtag_nstep_vld), // Templated
				    .capture_l(capture_l),
				    .testmode_l(testmode_l),
				    .start_clk_early_jl(start_clk_early_jl),
				    .shadreg_div_mult({4'h0,shadreg_div_dmult[9:0]}), // Templated
				    .force_cken(jtag_clsp_force_cken_dram)); // Templated


endmodule
// Local Variables:
// verilog-library-directories:("." "../../common/rtl")
// verilog-library-files:      ("../../common/rtl/swrvr_clib.v")
// verilog-auto-sense-defines-constant:t
// End:
),	 				    .jtag_clock_dr(), // Templated
				    .jtag_nstep_count(jtag_nstep_count[3:0]), // Templated
				    .jtag_nstep_domain(jtag_nstep_domain[1]), // Templated
				    .jtag_nstep_vld(jtag_nstep_vld), // Templated
				    .capture_l(capture_l),
				    .testmode_l(testmode_l),
				    .start_clk_early_jl(start_clk_early_jl),
				    .shadreg_div_mult({4'h0,shadreg_div_dmult[9:0]}), // Templated
				    .force_cken(jtag_clsp_force_cken_dram)); // Templated


endmodule
// Local Variables:
// verilog-library-directories:("." "../../common/rtl")
// verilog-library-files:      ("../../common/rtl/swrvr_clib.v")
// verilog-auto-sense-defines-constant:t
// End:
), 				    .jtag_nstep_count([3:0]), 				    .jtag_nstep_domain([1]), 				    .jtag_nstep_vld(), // Templated
				    .capture_l(capture_l),
				    .testmode_l(testmode_l),
				    .start_clk_early_jl(start_clk_early_jl),
				    .shadreg_div_mult({4'h0,shadreg_div_dmult[9:0]}), // Templated
				    .force_cken(jtag_clsp_force_cken_dram)); // Templated


endmodule
// Local Variables:
// verilog-library-directories:("." "../../common/rtl")
// verilog-library-files:      ("../../common/rtl/swrvr_clib.v")
// verilog-auto-sense-defines-constant:t
// End:
), 				    .capture_l(),
				    .testmode_l(testmode_l),
				    .start_clk_early_jl(start_clk_early_jl),
				    .shadreg_div_mult({4'h0,shadreg_div_dmult[9:0]}), // Templated
				    .force_cken(jtag_clsp_force_cken_dram)); // Templated


endmodule
// Local Variables:
// verilog-library-directories:("." "../../common/rtl")
// verilog-library-files:      ("../../common/rtl/swrvr_clib.v")
// verilog-auto-sense-defines-constant:t
// End:
),
				    .testmode_l(),
				    .start_clk_early_jl(start_clk_early_jl),
				    .shadreg_div_mult({4'h0,shadreg_div_dmult[9:0]}), // Templated
				    .force_cken(jtag_clsp_force_cken_dram)); // Templated


endmodule
// Local Variables:
// verilog-library-directories:("." "../../common/rtl")
// verilog-library-files:      ("../../common/rtl/swrvr_clib.v")
// verilog-auto-sense-defines-constant:t
// End:
),
				    .start_clk_early_jl(),
				    .shadreg_div_mult({4'h0,shadreg_div_dmult[9:0]}), // Templated
				    .force_cken(jtag_clsp_force_cken_dram)); // Templated


endmodule
// Local Variables:
// verilog-library-directories:("." "../../common/rtl")
// verilog-library-files:      ("../../common/rtl/swrvr_clib.v")
// verilog-auto-sense-defines-constant:t
// End:
),
				    .shadreg_div_mult({4hh,[9:0]}), 				    .force_cken()); // Templated


endmodule
// Local Variables:
// verilog-library-directories:("." "../../common/rtl")
// verilog-library-files:      ("../../common/rtl/swrvr_clib.v")
// verilog-auto-sense-defines-constant:t
// End:
)); 

endmodule
