// Copyright 2024 The XLS Authors
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
//      http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.

// This file contains implementation of AxiReader proc that can be used to
// to issue  AXI read requests as an AXI Manager device
// The AxiReader starts by getting a request.
// It sends a read address (AR), then waits for the AxiReaderInternalR to handle all the read data (R).
// After that, it either sends another AR or returns a response if there's no more data

import std;

import xls.modules.zstd.memory.axi;
import xls.modules.zstd.memory.axi_st;
import xls.modules.zstd.memory.common;

enum AxiReaderFsm: u2 {
    IDLE = 0,
    REQ = 1,
    RESP = 2,
    ERROR = 3,
}

// Request that can be submited to AxiReader to read data from an AXI bus
pub struct AxiReaderReq<ADDR_W: u32> {
    addr: uN[ADDR_W], // address from which to read the data, can be unaligned
    len: uN[ADDR_W]   // length of the read request, can be unaligned
}

// errors that can be returned by AxiReader
pub enum AxiReaderError: u1 {
    TRANSFER_ERROR = 0,
}

// Returns true if the provided data width is correct,
// according to the AXI specification. Otherwise it retuns false.
fn is_valid_axi_data_width(x: u32) -> bool {
    match (x) {
        u32:8    => true,
        u32:16   => true,
        u32:32   => true,
        u32:64   => true,
        u32:128  => true,
        u32:512  => true,
        u32:1024 => true,
        _        => false,
    }
}

// Returns true if the provided address width is correct according to
// the AXI specification. Otherwise it retuns false.
fn is_valid_axi_addr_width(x: u32) -> bool {
    x >= u32:1 && x <= u32:64
}

struct AxiReaderState<
    ADDR_W: u32,
    DATA_W_DIV8: u32,
    LANE_W: u32,
> {
    fsm: AxiReaderFsm,         // state machine of the AxiReader proc

    tran_addr: uN[ADDR_W],     // requested address
    tran_len: uN[ADDR_W],      // requested transfer length

    req_tran: u8,              // requested transfer length
    req_low_lane: uN[LANE_W],  // low byte lane calculated for the first tra
    req_high_lane: uN[LANE_W], // high byte lane calculated  from the request
}

struct AxiReaderInternalRConfig<ADDR_W: u32, LANE_W: u32> {
    addr: uN[ADDR_W],
    len: uN[ADDR_W],
    ar_len: u8,              // transfer len requested in the last AR
    req_low_lane: uN[LANE_W],  // low byte lane calculated for the first transaction
    req_high_lane: uN[LANE_W], // high byte lane calculated  from the request
}

struct AxiReaderInternalRState<ADDR_W: u32, LANE_W: u32> {
    active: bool,
    conf: AxiReaderInternalRConfig<ADDR_W, LANE_W>
}

struct AxiReaderInternalState<ADDR_W: u32> {
    active: bool,
    addr: uN[ADDR_W],
    len: uN[ADDR_W]
}

pub proc AxiReaderInternalR<
    ADDR_W: u32, DATA_W: u32, DEST_W: u32, ID_W: u32,

    DATA_W_DIV8:u32 = {DATA_W / u32:8},
    LANE_W: u32 = {std::clog2(DATA_W_DIV8)},
    LANE_DATA_W_DIV8_PLUS_ONE: u32 = {std::clog2(DATA_W_DIV8) + u32:1},
    TRAN_W: u32 = {std::clog2((u32:1 << ADDR_W) / DATA_W_DIV8)},
> {
    type State = AxiReaderInternalRState<ADDR_W, LANE_W>;
    type Conf = AxiReaderInternalRConfig<ADDR_W, LANE_W>;

    type AxiR = axi::AxiR<DATA_W, ID_W>;
    type AxiStream = axi_st::AxiStream<DATA_W, DEST_W, ID_W, DATA_W_DIV8>;
    type AxiRResp = axi::AxiReadResp;

    type Data = uN[DATA_W];
    type Length = uN[ADDR_W];
    type Addr = uN[ADDR_W];
    type Lane = uN[LANE_W];

    conf_r: chan<Conf> in;
    resp_s: chan<bool> out;
    axi_r_r: chan<AxiR> in;
    axi_st_s: chan<AxiStream> out;

    init { zero!<State>() }
    config(
        conf_r: chan<Conf> in,
        resp_s: chan<bool> out,
        axi_r_r: chan<AxiR> in,
        axi_st_s: chan<AxiStream> out,
    ) {
        (
            conf_r, resp_s,
            axi_r_r, axi_st_s
        )
    }
    next(state: State) {
        const MAX_LANE = !Lane:0;

        let tok = join();
        let conf = state.conf;

        if (!state.active) {
            let (tok, conf) = recv(tok, conf_r);
            State {
                active: true,
                conf: conf
            }
        } else {
            let (tok, axi_r) = recv(tok, axi_r_r);
            let is_err = axi_r.resp != AxiRResp::OKAY;
            let is_last_group = (conf.ar_len == u8:0);
            let is_last_tran = (conf.len == Addr:0);

            let low_lane = conf.req_low_lane;
            let high_lane = if is_last_group { conf.req_high_lane } else { MAX_LANE };
            let mask = common::lane_mask<DATA_W_DIV8>(low_lane, high_lane);

            let tok = send_if(tok, axi_st_s, !is_err,
                AxiStream {
                    data: axi_r.data,
                    str: mask,
                    keep: mask,
                    last: is_last_group & is_last_tran,
                    id: uN[ID_W]:0,
                    dest: uN[DEST_W]:0,
                }
            );

            if is_last_group {
                let tok = send(tok, resp_s, is_err);
                zero!<State>()
            } else {
                State {
                    active: true,
                    conf: Conf {
                        ar_len: conf.ar_len - u8:1,
                        req_low_lane: uN[LANE_W]:0,
                        ..conf
                    }
                }
            }
        }
    }
}

pub proc AxiReaderNoFsm<
    ADDR_W: u32, DATA_W: u32, DEST_W: u32, ID_W: u32,

    DATA_W_DIV8:u32 = {DATA_W / u32:8},
    LANE_W: u32 = {std::clog2(DATA_W_DIV8)},
    LANE_DATA_W_DIV8_PLUS_ONE: u32 = {std::clog2(DATA_W_DIV8) + u32:1},
    TRAN_W: u32 = {std::clog2((u32:1 << ADDR_W) / DATA_W_DIV8)},
> {
    type State = AxiReaderInternalState<ADDR_W>;
    type Req = AxiReaderReq<ADDR_W>;
    type Resp = axi::AxiReadResp;
    type Error = AxiReaderError;
    type Rconf = AxiReaderInternalRConfig<ADDR_W, LANE_W>;

    type AxiAr = axi::AxiAr<ADDR_W, ID_W>;
    type AxiR = axi::AxiR<DATA_W, ID_W>;
    type AxiStream = axi_st::AxiStream<DATA_W, DEST_W, ID_W, DATA_W_DIV8>;

    type Data = uN[DATA_W];
    type Length = uN[ADDR_W];
    type Addr = uN[ADDR_W];
    type Lane = uN[LANE_W];

    const_assert!(is_valid_axi_data_width(DATA_W));
    const_assert!(is_valid_axi_addr_width(ADDR_W));

    req_r: chan<Req> in;
    axi_ar_s: chan<AxiAr> out;
    err_s: chan<Error> out;

    rconf_s: chan<Rconf> out;
    rresp_r: chan<bool> in;

    init { zero!<State>() }

    config(
        req_r: chan<Req> in,
        axi_ar_s: chan<AxiAr> out,
        axi_r_r: chan<AxiR> in,
        axi_st_s: chan<AxiStream> out,
        err_s: chan<Error> out
    ) {
        let (rconf_s, rconf_r) = chan<Rconf, u32:1>("rconf");
        let (rresp_s, rresp_r) = chan<bool, u32:1>("rresp");

        spawn AxiReaderInternalR<ADDR_W, DATA_W, DEST_W, ID_W>
        (
            rconf_r, rresp_s, axi_r_r, axi_st_s
        );

        (
            req_r, axi_ar_s, err_s,
            rconf_s, rresp_r
        )
    }

    next(state: State) {
        const BYTES_IN_TRANSFER = DATA_W_DIV8 as Addr;
        const MAX_AXI_BURST_BYTES = Addr:256 * BYTES_IN_TRANSFER;
        const MAX_LANE = !Lane:0;

        let tok = join();
        if !state.active {
            let (tok, req) = recv(tok, req_r);
            State {
                active: true,
                addr: req.addr,
                len: req.len
            }
        } else {
            // send AR
            let aligned_addr = common::align<DATA_W_DIV8>(state.addr);
            let aligned_offset = common::offset<DATA_W_DIV8>(state.addr);

            let bytes_to_max_burst = MAX_AXI_BURST_BYTES - aligned_offset as Length;
            let bytes_to_4k = common::bytes_to_4k_boundary(state.addr);

            let tran_len = std::min(state.len, std::min(bytes_to_4k, bytes_to_max_burst));
            let (req_low_lane, req_high_lane) = common::get_lanes<DATA_W_DIV8>(state.addr, tran_len);
            let adjusted_tran_len = aligned_offset as Addr + tran_len;
            let rest = std::mod_pow2(adjusted_tran_len, BYTES_IN_TRANSFER) != Length:0;
            let ar_len = if rest {
                std::div_pow2(adjusted_tran_len, BYTES_IN_TRANSFER) as u8
            } else {
                (std::div_pow2(adjusted_tran_len, BYTES_IN_TRANSFER) - Length:1) as u8
            };

            let next_addr = state.addr + tran_len;
            let next_len = state.len - tran_len;

            let tok1 = send(tok, axi_ar_s, axi::AxiAr {
                    id: uN[ID_W]:0,
                    addr: aligned_addr,
                    region: u4:0,
                    len: ar_len,
                    size: common::axsize<DATA_W_DIV8>(),
                    burst: axi::AxiAxBurst::INCR,
                    cache: axi::AxiArCache::DEV_NO_BUF,
                    prot: u3:0,
                    qos: u4:0,
                }
            );
            let tok2 = send(tok, rconf_s, Rconf {
                addr: aligned_addr,
                len: next_len,
                ar_len: ar_len,
                req_high_lane: req_high_lane,
                req_low_lane: req_low_lane
            });
            let (tok, is_err) = recv(join(tok1, tok2), rresp_r);
            let tok = send_if(tok, err_s, is_err, Error::TRANSFER_ERROR);


            let next_len_or_exit = if is_err { Addr:0 } else { next_len };

            if next_len_or_exit == Addr:0 {
                zero!<State>()
            } else {
                State {
                    active: true,
                    addr: next_addr,
                    len: next_len_or_exit
                }
            }
        }
    }
}


// Proc responsible for issuing AXI read request as an AXI Manager device.
// Supports unaligned transactions, and respects the 4kB boundaries.
pub proc AxiReader<
    ADDR_W: u32, DATA_W: u32, DEST_W: u32, ID_W: u32,
    DATA_W_DIV8:u32 = {DATA_W / u32:8},
    LANE_W: u32 = {std::clog2(DATA_W_DIV8)},
    LANE_DATA_W_DIV8_PLUS_ONE: u32 = {std::clog2(DATA_W_DIV8) + u32:1},
    TRAN_W: u32 = {std::clog2((u32:1 << ADDR_W) / DATA_W_DIV8)},
> {
    type Req = AxiReaderReq<ADDR_W>;
    type Error = AxiReaderError;
    type AxiAr = axi::AxiAr<ADDR_W, ID_W>;
    type AxiR = axi::AxiR<DATA_W, ID_W>;
    type AxiStream = axi_st::AxiStream<DATA_W, DEST_W, ID_W, DATA_W_DIV8>;
    type Fsm = AxiReaderFsm;
    type State = AxiReaderState<ADDR_W, DATA_W_DIV8, LANE_W>;
    type Resp = axi::AxiReadResp;

    type Data = uN[DATA_W];
    type Length = uN[ADDR_W];
    type Addr = uN[ADDR_W];
    type Lane = uN[LANE_W];

    const_assert!(is_valid_axi_data_width(DATA_W));
    const_assert!(is_valid_axi_addr_width(ADDR_W));

    req_r: chan<Req> in;
    axi_ar_s: chan<AxiAr> out;
    axi_r_r: chan<AxiR> in;
    axi_st_s: chan<AxiStream> out;
    err_s: chan<Error> out;

    config(
        req_r: chan<Req> in,
        axi_ar_s: chan<AxiAr> out,
        axi_r_r: chan<AxiR> in,
        axi_st_s: chan<AxiStream> out,
        err_s: chan<Error> out
    ) {
        (req_r, axi_ar_s, axi_r_r, axi_st_s, err_s)
    }

    init { zero!<State>() }

    next(state: State) {
        let tok0 = join();

        const BYTES_IN_TRANSFER = DATA_W_DIV8 as Addr;
        const MAX_AXI_BURST_BYTES = Addr:256 * BYTES_IN_TRANSFER;
        const MAX_LANE = !Lane:0;

        // IDLE logic

        let do_recv_req = (state.fsm == Fsm::IDLE);
        let (tok1_0, req) = recv_if(tok0, req_r, do_recv_req, zero!<Req>());

        // REQ logic

        let aligned_addr = common::align<DATA_W_DIV8>(state.tran_addr);
        let aligned_offset = common::offset<DATA_W_DIV8>(state.tran_addr);

        let bytes_to_max_burst = MAX_AXI_BURST_BYTES - aligned_offset as Length;
        let bytes_to_4k = common::bytes_to_4k_boundary(state.tran_addr);
        let tran_len = std::min(state.tran_len, std::min(bytes_to_4k, bytes_to_max_burst));
        let (req_low_lane, req_high_lane) = common::get_lanes<DATA_W_DIV8>(state.tran_addr, tran_len);

        let adjusted_tran_len = aligned_offset as Addr + tran_len;
        let rest = std::mod_pow2(adjusted_tran_len, BYTES_IN_TRANSFER) != Length:0;
        let ar_len = if rest {
            std::div_pow2(adjusted_tran_len, BYTES_IN_TRANSFER) as u8
        } else {
            (std::div_pow2(adjusted_tran_len, BYTES_IN_TRANSFER) - Length:1) as u8
        };

        let next_tran_addr = state.tran_addr + tran_len;
        let next_tran_len = state.tran_len - tran_len;

        let axi_ar = axi::AxiAr {
            id: uN[ID_W]:0,
            addr: aligned_addr,
            region: u4:0,
            len: ar_len,
            size: common::axsize<DATA_W_DIV8>(),
            burst: axi::AxiAxBurst::INCR,
            cache: axi::AxiArCache::DEV_NO_BUF,
            prot: u3:0,
            qos: u4:0,
        };

        let do_send_req = (state.fsm == Fsm::REQ);
        let tok2_1 = send_if(tok1_0, axi_ar_s, do_send_req, axi_ar);

        // RESP logic

        let do_recv_resp = state.fsm == Fsm::RESP;
        let (tok1_1, axi_r) = recv_if(tok0, axi_r_r, do_recv_resp, zero!<AxiR>());

        let is_err = axi_r.resp != Resp::OKAY;
        let do_send_err = state.fsm == Fsm::RESP && is_err;
        let tok2_1 = send_if(tok1_1, err_s, do_send_err, Error::TRANSFER_ERROR);

        let is_last_group = (state.req_tran == u8:0);
        let is_last_tran = (state.tran_len == Addr:0);
        let req_tran = state.req_tran - u8:1;

        let low_lane = state.req_low_lane;
        let high_lane = if is_last_group { state.req_high_lane } else { MAX_LANE };
        let mask = common::lane_mask<DATA_W_DIV8>(low_lane, high_lane);

        let axi_st = AxiStream {
            data: axi_r.data,
            str: mask,
            keep: mask,
            last: is_last_group & is_last_tran,
            id: uN[ID_W]:0,
            dest: uN[DEST_W]:0,
        };

        let do_send_resp = state.fsm == Fsm::RESP && !is_err;
        let tok2_2 = send_if(tok1_1, axi_st_s, do_send_resp, axi_st);

        match (state.fsm) {
            Fsm::IDLE => State {
                fsm: Fsm::REQ,
                tran_addr: req.addr,
                tran_len: req.len,
                ..zero!<State>()
            },
            Fsm::REQ => State {
                fsm: Fsm::RESP,
                req_tran: ar_len,
                tran_addr: next_tran_addr,
                tran_len: next_tran_len,
                req_low_lane: req_low_lane,
                req_high_lane: req_high_lane,
            },
            Fsm::RESP => {
                match (is_last_group, is_last_tran, is_err) {
                    (true, true, false) => zero!<State>(),
                    (true, true, true) => State {
                        fsm: Fsm::ERROR,
                        ..zero!<State>()
                    },
                    (true, _, false) => State {
                        fsm: Fsm::REQ,
                        ..state
                    },
                    (_, _, _) => State {
                        fsm: Fsm::RESP,
                        req_tran: req_tran,
                        req_low_lane: Lane:0,
                        ..state
                    }
                }
            },
            _ => zero!<State>(),
        }
    }
}

const INST_ADDR_W = u32:16;
const INST_DATA_W = u32:32;
const INST_DATA_W_DIV8 = INST_DATA_W / u32:8;
const INST_DEST_W = INST_DATA_W / u32:8;
const INST_ID_W = u32:4;

proc AxiReaderInst {
    type Req = AxiReaderReq<INST_ADDR_W>;
    type AxiAr = axi::AxiAr<INST_ADDR_W, INST_ID_W>;
    type AxiR = axi::AxiR<INST_DATA_W, INST_ID_W>;
    type AxiStream = axi_st::AxiStream<INST_DATA_W, INST_DEST_W, INST_ID_W, INST_DATA_W_DIV8>;
    type Error = AxiReaderError;

    config(
        req_r: chan<Req> in,
        axi_ar_s: chan<AxiAr> out,
        axi_r_r: chan<AxiR> in,
        axi_st_s: chan<AxiStream> out,
        err_s: chan<Error> out,
        ) {

        spawn AxiReader<INST_ADDR_W, INST_DATA_W, INST_DEST_W, INST_ID_W>(
            req_r, axi_ar_s, axi_r_r, axi_st_s, err_s
        );
    }

    init { () }
    next(state: ()) {  }
}

proc AxiReaderNoFsmInst {
    type Req = AxiReaderReq<INST_ADDR_W>;
    type AxiAr = axi::AxiAr<INST_ADDR_W, INST_ID_W>;
    type AxiR = axi::AxiR<INST_DATA_W, INST_ID_W>;
    type AxiStream = axi_st::AxiStream<INST_DATA_W, INST_DEST_W, INST_ID_W, INST_DATA_W_DIV8>;
    type Error = AxiReaderError;

    config(
        req_r: chan<Req> in,
        axi_ar_s: chan<AxiAr> out,
        axi_r_r: chan<AxiR> in,
        axi_st_s: chan<AxiStream> out,
        err_s: chan<Error> out,
        ) {

        spawn AxiReaderNoFsm<INST_ADDR_W, INST_DATA_W, INST_DEST_W, INST_ID_W>(
            req_r, axi_ar_s, axi_r_r, axi_st_s, err_s
        );
    }

    init { () }
    next(state: ()) {  }
}

const INST_ADV_AXI_DATA_W = u32:128;
const INST_ADV_AXI_ADDR_W = u32:16;
const INST_ADV_AXI_DEST_W = u32:8;
const INST_ADV_AXI_ID_W = u32:8;
const INST_ADV_AXI_DATA_W_DIV8 = INST_ADV_AXI_DATA_W / u32:8;
const INST_ADV_AXI_LANE_W = std::clog2(INST_ADV_AXI_DATA_W_DIV8);

proc AxiReaderInternalRInst {
    type AxiR = axi::AxiR<INST_ADV_AXI_DATA_W, INST_ADV_AXI_ID_W>;
    type AxiStream = axi_st::AxiStream<INST_ADV_AXI_DATA_W, INST_ADV_AXI_DEST_W, INST_ADV_AXI_ID_W, INST_ADV_AXI_DATA_W_DIV8>;
    type Conf = AxiReaderInternalRConfig<INST_ADV_AXI_ADDR_W, INST_ADV_AXI_LANE_W>;

    config(
        conf_r: chan<Conf> in,
        resp_s: chan<bool> out,
        axi_r_r: chan<AxiR> in,
        axi_st_s: chan<AxiStream> out,
    ) {

        spawn AxiReaderInternalR<INST_ADV_AXI_ADDR_W, INST_ADV_AXI_DATA_W, INST_ADV_AXI_DEST_W, INST_ADV_AXI_ID_W>(
            conf_r, resp_s, axi_r_r, axi_st_s
        );
    }

    init { () }
    next(state: ()) {  }
}


const TEST_ADDR_W = u32:16;
const TEST_DATA_W = u32:32;
const TEST_DATA_W_DIV8 = TEST_DATA_W / u32:8;
const TEST_DEST_W = TEST_DATA_W / u32:8;
const TEST_ID_W = TEST_DATA_W / u32:8;

#[test_proc]
proc AxiReaderTest {
    type Req = AxiReaderReq<TEST_ADDR_W>;
    type AxiAr = axi::AxiAr<TEST_ADDR_W, TEST_ID_W>;
    type AxiR = axi::AxiR<TEST_DATA_W, TEST_ID_W>;
    type AxiStream = axi_st::AxiStream<TEST_DATA_W, TEST_DEST_W, TEST_ID_W, TEST_DATA_W_DIV8>;
    type Error = AxiReaderError;

    type Addr = uN[TEST_ADDR_W];
    type Len = uN[TEST_ADDR_W];

    type AxiId = uN[TEST_ID_W];
    type AxiAddr = uN[TEST_ADDR_W];
    type AxiLen = u8;
    type AxiRegion = u4;
    type AxiSize = axi::AxiAxSize;
    type AxiBurst = axi::AxiAxBurst;
    type AxiCache = axi::AxiArCache;
    type AxiProt = u3;
    type AxiQos = u4;
    type AxiData = uN[TEST_DATA_W];
    type AxiReadResp = axi::AxiReadResp;

    type AxiStr = uN[TEST_DATA_W_DIV8];
    type AxiKeep = uN[TEST_DATA_W_DIV8];
    type AxiDest = uN[TEST_DEST_W];
    type AxiLast = u1;

    terminator: chan<bool> out;
    req_s: chan<Req> out;
    axi_ar_r: chan<AxiAr> in;
    axi_r_s: chan<AxiR> out;
    axi_st_r: chan<AxiStream> in;
    err_r: chan<Error> in;

    init {}

    config(terminator: chan<bool> out) {
        let (req_s, req_r) = chan<Req>("req");
        let (axi_ar_s, axi_ar_r) = chan<AxiAr>("axi_ar");
        let (axi_r_s, axi_r_r) = chan<AxiR>("axi_r");
        let (axi_st_s, axi_st_r) = chan<AxiStream>("axi_st");
        let (err_s, err_r) = chan<Error>("error");

        spawn AxiReaderNoFsm<TEST_ADDR_W, TEST_DATA_W, TEST_DEST_W, TEST_ID_W>(
            req_r, axi_ar_s, axi_r_r, axi_st_s, err_s);

        (terminator, req_s, axi_ar_r, axi_r_s, axi_st_r, err_r)
    }

    next (state: ()) {
        let tok = join();

        // Test 0: Error during the transaction

        let req = Req { addr: Addr:0x1000, len: Len:4 };
        let tok = send(tok, req_s, req);

        let (tok, ar) = recv(tok, axi_ar_r);
        assert_eq(ar, AxiAr {
            id: AxiId:0,
            addr: AxiAddr:0x1000,
            region: AxiRegion:0x0,
            len: AxiLen:0x0,
            size: AxiSize::MAX_4B_TRANSFER,
            burst: AxiBurst::INCR,
            cache: AxiCache::DEV_NO_BUF,
            prot: AxiProt:0x0,
            qos: AxiQos:0x0
        });

        let r = AxiR {
            id: AxiId:0,
            data: AxiData:0x0,
            resp: AxiReadResp::SLVERR,
            last: AxiLast:0,
        };
        let tok = send(tok, axi_r_s, r);
        let (tok, _) = recv(tok, err_r);

        // Test 1: Single anligned transfer, all the bits used

        let req = Req { addr: Addr:0x1000, len: Len:4 };
        let tok = send(tok, req_s, req);

        let (tok, ar) = recv(tok, axi_ar_r);
        assert_eq(ar, AxiAr {
            id: AxiId:0,
            addr: AxiAddr:0x1000,
            region: AxiRegion:0x0,
            len: AxiLen:0x0,
            size: AxiSize::MAX_4B_TRANSFER,
            burst: AxiBurst::INCR,
            cache: AxiCache::DEV_NO_BUF,
            prot: AxiProt:0x0,
            qos: AxiQos:0x0
        });

        let r = AxiR {
            id: AxiId:0,
            data: AxiData:0x1122_3344,
            resp: AxiReadResp::OKAY,
            last: AxiLast:1,
        };
        let tok = send(tok, axi_r_s, r);

        let (tok, st) = recv(tok, axi_st_r);
        assert_eq(st, AxiStream {
            data: AxiData:0x1122_3344,
            str: AxiStr:0xF,
            keep: AxiKeep:0xF,
            last: AxiLast:1,
            id: AxiId:0,
            dest: AxiDest:0,
        });

        // Test 2: Single aligned transfer with unused bits

        let req = Req { addr: Addr:0x1000, len: Len:2 };
        let tok = send(tok, req_s, req);

        let (tok, ar) = recv(tok, axi_ar_r);
        assert_eq(ar, AxiAr {
            id: AxiId:0,
            addr: AxiAddr:0x1000,
            region: AxiRegion:0x0,
            len: AxiLen:0x0,
            size: AxiSize::MAX_4B_TRANSFER,
            burst: AxiBurst::INCR,
            cache: AxiCache::DEV_NO_BUF,
            prot: AxiProt:0x0,
            qos: AxiQos:0x0
        });

        let r = AxiR {
            id: AxiId:0,
            data: AxiData:0x1122_3344,
            resp: AxiReadResp::OKAY,
            last: AxiLast:1,
        };
        let tok = send(tok, axi_r_s, r);

        let (tok, st) = recv(tok, axi_st_r);
        assert_eq(st, AxiStream {
            data: AxiData:0x1122_3344,
            str: AxiStr:0x3,
            keep: AxiKeep:0x3,
            last: AxiLast:1,
            id: AxiId:0,
            dest: AxiDest:0,
        });

        // Test 3: Single unligned transfer, all the remaining bits used

        let req = Req { addr: Addr:0x123, len: Len:1 };
        let tok = send(tok, req_s, req);

        let (tok, ar) = recv(tok, axi_ar_r);
        assert_eq(ar, AxiAr {
            id: AxiId:0,
            addr: AxiAddr:0x120,
            region: AxiRegion:0x0,
            len: AxiLen:0x0,
            size: AxiSize::MAX_4B_TRANSFER,
            burst: AxiBurst::INCR,
            cache: AxiCache::DEV_NO_BUF,
            prot: AxiProt:0x0,
            qos: AxiQos:0x0
        });

        let r = AxiR {
            id: AxiId:0,
            data: AxiData:0x1122_3344,
            resp: AxiReadResp::OKAY,
            last: AxiLast:1,
        };
        let tok = send(tok, axi_r_s, r);

        let (tok, st) = recv(tok, axi_st_r);
        assert_eq(st, AxiStream {
            data: AxiData:0x1122_3344,
            str: AxiStr:0x8,
            keep: AxiKeep:0x8,
            last: AxiLast:1,
            id: AxiId:0,
            dest: AxiDest:0,
        });

        // Test 4: Single unligned transfer with unused remaining bits

        let req = Req {addr: Addr:0x121, len: Len:1};
        let tok = send(tok, req_s, req);

        let (tok, ar) = recv(tok, axi_ar_r);
        assert_eq(ar, AxiAr {
            id: AxiId:0,
            addr: AxiAddr:0x120,
            region: AxiRegion:0x0,
            len: AxiLen:0x0,
            size: AxiSize::MAX_4B_TRANSFER,
            burst: AxiBurst::INCR,
            cache: AxiCache::DEV_NO_BUF,
            prot: AxiProt:0x0,
            qos: AxiQos:0x0
        });

        let r = AxiR {
            id: AxiId:0,
            data: AxiData:0x1122_3344,
            resp: AxiReadResp::OKAY,
            last: AxiLast:1,
        };
        let tok = send(tok, axi_r_s, r);

        let (tok, st) = recv(tok, axi_st_r);
        assert_eq(st, AxiStream {
            data: AxiData:0x1122_3344,
            str: AxiStr:0x2,
            keep: AxiKeep:0x2,
            last: AxiLast:1,
            id: AxiId:0,
            dest: AxiDest:0,
        });

        // Test 5: Multiple aligned transfers without crossing 4k boundary

        let req = Req { addr: Addr:0x2000, len: Len:16 };
        let tok = send(tok, req_s, req);

        let (tok, ar) = recv(tok, axi_ar_r);
        assert_eq(ar, AxiAr {
            id: AxiId:0,
            addr: AxiAddr:0x2000,
            region: AxiRegion:0x0,
            len: AxiLen:0x3,
            size: AxiSize::MAX_4B_TRANSFER,
            burst: AxiBurst::INCR,
            cache: AxiCache::DEV_NO_BUF,
            prot: AxiProt:0x0,
            qos: AxiQos:0x0
        });

        let r = AxiR {
            id: AxiId:0,
            data: AxiData:0x1122_3344,
            resp: AxiReadResp::OKAY,
            last: AxiLast:0,
        };
        let tok = send(tok, axi_r_s, r);
        let r = AxiR {
            id: AxiId:0,
            data: AxiData:0x5566_7788,
            resp: AxiReadResp::OKAY,
            last: AxiLast:0,
        };
        let tok = send(tok, axi_r_s, r);
        let r = AxiR {
            id: AxiId:0,
            data: AxiData:0x9900_AABB,
            resp: AxiReadResp::OKAY,
            last: AxiLast:0,
        };
        let tok = send(tok, axi_r_s, r);
        let r = AxiR {
            id: AxiId:0,
            data: AxiData:0xCCDD_EEFF,
            resp: AxiReadResp::OKAY,
            last: AxiLast:1,
        };
        let tok = send(tok, axi_r_s, r);

        let (tok, st) = recv(tok, axi_st_r);
        assert_eq(st, AxiStream {
            data: AxiData:0x1122_3344,
            str: AxiStr:0xF,
            keep: AxiKeep:0xF,
            last: AxiLast:0,
            id: AxiId:0,
            dest: AxiDest:0,
        });
        let (tok, st) = recv(tok, axi_st_r);
        assert_eq(st, AxiStream {
            data: AxiData:0x5566_7788,
            str: AxiStr:0xF,
            keep: AxiKeep:0xF,
            last: AxiLast:0,
            id: AxiId:0,
            dest: AxiDest:0,
        });
        let (tok, st) = recv(tok, axi_st_r);
        assert_eq(st, AxiStream {
            data: AxiData:0x9900_AABB,
            str: AxiStr:0xF,
            keep: AxiKeep:0xF,
            last: AxiLast:0,
            id: AxiId:0,
            dest: AxiDest:0,
        });
        let (tok, st) = recv(tok, axi_st_r);
        assert_eq(st, AxiStream {
            data: AxiData:0xCCDD_EEFF,
            str: AxiStr:0xF,
            keep: AxiKeep:0xF,
            last: AxiLast:1,
            id: AxiId:0,
            dest: AxiDest:0,
        });

        // Test 6: Multiple aligned transfers crossing 4k boundary

        let req = Req { addr: Addr:0xFF8, len: Len:16 };
        let tok = send(tok, req_s, req);

        let (tok, ar) = recv(tok, axi_ar_r);
        assert_eq(ar, AxiAr {
            id: AxiId:0,
            addr: AxiAddr:0xFF8,
            region: AxiRegion:0x0,
            len: AxiLen:0x1,
            size: AxiSize::MAX_4B_TRANSFER,
            burst: AxiBurst::INCR,
            cache: AxiCache::DEV_NO_BUF,
            prot: AxiProt:0x0,
            qos: AxiQos:0x0
        });

        let r = AxiR {
            id: AxiId:0,
            data: AxiData:0x1122_3344,
            resp: AxiReadResp::OKAY,
            last: AxiLast:0,
        };
        let tok = send(tok, axi_r_s, r);
        let r = AxiR {
            id: AxiId:0,
            data: AxiData:0x5566_7788,
            resp: AxiReadResp::OKAY,
            last: AxiLast:1,
        };
        let tok = send(tok, axi_r_s, r);

        let (tok, st) = recv(tok, axi_st_r);
        assert_eq(st, AxiStream {
            data: AxiData:0x1122_3344,
            str: AxiStr:0xF,
            keep: AxiKeep:0xF,
            last: AxiLast:0,
            id: AxiId:0,
            dest: AxiDest:0,
        });
        let (tok, st) = recv(tok, axi_st_r);
        assert_eq(st, AxiStream {
            data: AxiData:0x5566_7788,
            str: AxiStr:0xF,
            keep: AxiKeep:0xF,
            last: AxiLast:0,
            id: AxiId:0,
            dest: AxiDest:0,
        });

        let (tok, ar) = recv(tok, axi_ar_r);
        assert_eq(ar, AxiAr {
            id: AxiId:0,
            addr: AxiAddr:0x1000,
            region: AxiRegion:0x0,
            len: AxiLen:0x1,
            size: AxiSize::MAX_4B_TRANSFER,
            burst: AxiBurst::INCR,
            cache: AxiCache::DEV_NO_BUF,
            prot: AxiProt:0x0,
            qos: AxiQos:0x0
        });

        let r = AxiR {
            id: AxiId:0,
            data: AxiData:0x9900_AABB,
            resp: AxiReadResp::OKAY,
            last: AxiLast:0,
        };
        let tok = send(tok, axi_r_s, r);
        let r = AxiR {
            id: AxiId:0,
            data: AxiData:0xCCDD_EEFF,
            resp: AxiReadResp::OKAY,
            last: AxiLast:1,
        };
        let tok = send(tok, axi_r_s, r);

        let (tok, st) = recv(tok, axi_st_r);
        assert_eq(st, AxiStream {
            data: AxiData:0x9900_AABB,
            str: AxiStr:0xF,
            keep: AxiKeep:0xF,
            last: AxiLast:0,
            id: AxiId:0,
            dest: AxiDest:0,
        });
        let (tok, st) = recv(tok, axi_st_r);
        assert_eq(st, AxiStream {
            data: AxiData:0xCCDD_EEFF,
            str: AxiStr:0xF,
            keep: AxiKeep:0xF,
            last: AxiLast:1,
            id: AxiId:0,
            dest: AxiDest:0,
        });

        // Test 7: Multiple transfers starting from an unaligned address,
        // without crosing 4k boundary

        let req = Req { addr: Addr:0x2003, len: Len:16 };
        let tok = send(tok, req_s, req);

        let (tok, ar) = recv(tok, axi_ar_r);
        assert_eq(ar, AxiAr {
            id: AxiId:0,
            addr: AxiAddr:0x2000,
            region: AxiRegion:0x0,
            len: AxiLen:0x4,
            size: AxiSize::MAX_4B_TRANSFER,
            burst: AxiBurst::INCR,
            cache: AxiCache::DEV_NO_BUF,
            prot: AxiProt:0x0,
            qos: AxiQos:0x0
        });

        let r = AxiR {
            id: AxiId:0,
            data: AxiData:0x1122_3344,
            resp: AxiReadResp::OKAY,
            last: AxiLast:0,
        };
        let tok = send(tok, axi_r_s, r);
        let r = AxiR {
            id: AxiId:0,
            data: AxiData:0x5566_7788,
            resp: AxiReadResp::OKAY,
            last: AxiLast:0,
        };
        let tok = send(tok, axi_r_s, r);
        let r = AxiR {
            id: AxiId:0,
            data: AxiData:0x9900_AABB,
            resp: AxiReadResp::OKAY,
            last: AxiLast:0,
        };
        let tok = send(tok, axi_r_s, r);
        let r = AxiR {
            id: AxiId:0,
            data: AxiData:0xCCDD_EEFF,
            resp: AxiReadResp::OKAY,
            last: AxiLast:0,
        };
        let tok = send(tok, axi_r_s, r);
        let r = AxiR {
            id: AxiId:0,
            data: AxiData:0x1122_3344,
            resp: AxiReadResp::OKAY,
            last: AxiLast:1,
        };
        let tok = send(tok, axi_r_s, r);

        let (tok, st) = recv(tok, axi_st_r);
        assert_eq(st, AxiStream {
            data: AxiData:0x1122_3344,
            str: AxiStr:0x8,
            keep: AxiKeep:0x8,
            last: AxiLast:0,
            id: AxiId:0,
            dest: AxiDest:0,
        });
        let (tok, st) = recv(tok, axi_st_r);
        assert_eq(st, AxiStream {
            data: AxiData:0x5566_7788,
            str: AxiStr:0xF,
            keep: AxiKeep:0xF,
            last: AxiLast:0,
            id: AxiId:0,
            dest: AxiDest:0,
        });
        let (tok, st) = recv(tok, axi_st_r);
        assert_eq(st, AxiStream {
            data: AxiData:0x9900_AABB,
            str: AxiStr:0xF,
            keep: AxiKeep:0xF,
            last: AxiLast:0,
            id: AxiId:0,
            dest: AxiDest:0,
        });
        let (tok, st) = recv(tok, axi_st_r);
        assert_eq(st, AxiStream {
            data: AxiData:0xCCDD_EEFF,
            str: AxiStr:0xF,
            keep: AxiKeep:0xF,
            last: AxiLast:0,
            id: AxiId:0,
            dest: AxiDest:0,
        });
        let (tok, st) = recv(tok, axi_st_r);
        assert_eq(st, AxiStream {
            data: AxiData:0x1122_3344,
            str: AxiStr:0x7,
            keep: AxiKeep:0x7,
            last: AxiLast:1,
            id: AxiId:0,
            dest: AxiDest:0,
        });

        // Test 8: Multiple transfers starting from an unaligned address,
        // with crossing 4k boundary

        let req = Req { addr: Addr:0xFF6, len: Len:16 };
        let tok = send(tok, req_s, req);

        let (tok, ar) = recv(tok, axi_ar_r);
        assert_eq(ar, AxiAr {
            id: AxiId:0,
            addr: AxiAddr:0xFF4,
            region: AxiRegion:0x0,
            len: AxiLen:0x2,
            size: AxiSize::MAX_4B_TRANSFER,
            burst: AxiBurst::INCR,
            cache: AxiCache::DEV_NO_BUF,
            prot: AxiProt:0x0,
            qos: AxiQos:0x0
        });

        let r = AxiR {
            id: AxiId:0,
            data: AxiData:0x1122_3344,
            resp: AxiReadResp::OKAY,
            last: AxiLast:0,
        };
        let tok = send(tok, axi_r_s, r);
        let r = AxiR {
            id: AxiId:0,
            data: AxiData:0x5566_7788,
            resp: AxiReadResp::OKAY,
            last: AxiLast:0,
        };
        let tok = send(tok, axi_r_s, r);
        let r = AxiR {
            id: AxiId:0,
            data: AxiData:0x9900_AABB,
            resp: AxiReadResp::OKAY,
            last: AxiLast:1,
        };
        let tok = send(tok, axi_r_s, r);

        let (tok, st) = recv(tok, axi_st_r);
        assert_eq(st, AxiStream {
            data: AxiData:0x1122_3344,
            str: AxiStr:0xC,
            keep: AxiKeep:0xC,
            last: AxiLast:0,
            id: AxiId:0,
            dest: AxiDest:0,
        });
        let (tok, st) = recv(tok, axi_st_r);
        assert_eq(st, AxiStream {
            data: AxiData:0x5566_7788,
            str: AxiStr:0xF,
            keep: AxiKeep:0xF,
            last: AxiLast:0,
            id: AxiId:0,
            dest: AxiDest:0,
        });
        let (tok, st) = recv(tok, axi_st_r);
        assert_eq(st, AxiStream {
            data: AxiData:0x9900_AABB,
            str: AxiStr:0xF,
            keep: AxiKeep:0xF,
            last: AxiLast:0,
            id: AxiId:0,
            dest: AxiDest:0,
        });

        let (tok, ar) = recv(tok, axi_ar_r);
        assert_eq(ar, AxiAr {
            id: AxiId:0,
            addr: AxiAddr:0x1000,
            region: AxiRegion:0x0,
            len: AxiLen:0x1,
            size: AxiSize::MAX_4B_TRANSFER,
            burst: AxiBurst::INCR,
            cache: AxiCache::DEV_NO_BUF,
            prot: AxiProt:0x0,
            qos: AxiQos:0x0
        });

        let r = AxiR {
            id: AxiId:0,
            data: AxiData:0xCCDD_EEFF,
            resp: AxiReadResp::OKAY,
            last: AxiLast:0,
        };
        let tok = send(tok, axi_r_s, r);
        let r = AxiR {
            id: AxiId:0,
            data: AxiData:0x1122_3344,
            resp: AxiReadResp::OKAY,
            last: AxiLast:1,
        };
        let tok = send(tok, axi_r_s, r);

        let (tok, st) = recv(tok, axi_st_r);
        assert_eq(st, AxiStream {
            data: AxiData:0xCCDD_EEFF,
            str: AxiStr:0xF,
            keep: AxiKeep:0xF,
            last: AxiLast:0,
            id: AxiId:0,
            dest: AxiDest:0,
        });
        let (tok, st) = recv(tok, axi_st_r);
        assert_eq(st, AxiStream {
            data: AxiData:0x1122_3344,
            str: AxiStr:0x3,
            keep: AxiKeep:0x3,
            last: AxiLast:1,
            id: AxiId:0,
            dest: AxiDest:0,
        });

        // Test 9: Multiple transfers starting from aligned address,
        // without crossing 4k boundary, but longer than max burst size

        let req = Req { addr: Addr:0x1000, len: Len:0x2000 };
        let tok = send(tok, req_s, req);

        let (tok, ar) = recv(tok, axi_ar_r);
        assert_eq(ar, AxiAr {
            id: AxiId:0,
            addr: AxiAddr:0x1000,
            region: AxiRegion:0x0,
            len: AxiLen:0xFF,
            size: AxiSize::MAX_4B_TRANSFER,
            burst: AxiBurst::INCR,
            cache: AxiCache::DEV_NO_BUF,
            prot: AxiProt:0x0,
            qos: AxiQos:0x0
        });

        send(tok, terminator, true);
    }
}
