<!DOCTYPE HTML>
<html lang="zh" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>æ•°å­—ç”µè·¯å­¦ä¹ ç¬”è®° - å¼€å‘</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../favicon.svg">
        <link rel="shortcut icon" href="../favicon.png">
        <link rel="stylesheet" href="../css/variables.css">
        <link rel="stylesheet" href="../css/general.css">
        <link rel="stylesheet" href="../css/chrome.css">
        <link rel="stylesheet" href="../css/print.css" media="print">

        <!-- Fonts -->
        <link rel="stylesheet" href="../FontAwesome/css/font-awesome.css">
        <link rel="stylesheet" href="../fonts/fonts.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="highlight-css" href="../highlight.css">
        <link rel="stylesheet" id="tomorrow-night-css" href="../tomorrow-night.css">
        <link rel="stylesheet" id="ayu-highlight-css" href="../ayu-highlight.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../theme/pagetoc.css">
        <link rel="stylesheet" href="../theme/help-overlay.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
            window.path_to_searchindex_js = "../searchindex.js";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../toc.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>â†</kbd> or <kbd>â†’</kbd> to navigate between chapters</p>
                <p>Press <kbd>S</kbd> or <kbd>/</kbd> to search in the book</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../toc.html"></iframe>
            </noscript>
            <div id="sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="menu-bar-hover-placeholder"></div>
                <div id="menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="sidebar-toggle" class="icon-button" for="sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="sidebar">
                            <i class="fa fa-bars"></i>
                        </label>
                        <button id="theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="theme-list">
                            <i class="fa fa-paint-brush"></i>
                        </button>
                        <ul id="theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="ayu">Ayu</button></li>
                        </ul>
                        <button id="search-toggle" class="icon-button" type="button" title="Search (`/`)" aria-label="Toggle Searchbar" aria-expanded="false" aria-keyshortcuts="/ s" aria-controls="searchbar">
                            <i class="fa fa-search"></i>
                        </button>
                    </div>

                    <h1 class="menu-title">å¼€å‘</h1>

                    <div class="right-buttons">
                        <a href="../print.html" title="Print this book" aria-label="Print this book">
                            <i id="print-button" class="fa fa-print"></i>
                        </a>

                    </div>
                </div>

                <div id="search-wrapper" class="hidden">
                    <form id="searchbar-outer" class="searchbar-outer">
                        <div class="search-wrapper">
                            <input type="search" id="searchbar" name="searchbar" placeholder="æœç´¢æœ¬ä¹¦å†…å®¹..." aria-controls="searchresults-outer" aria-describedby="searchresults-header">
                            <div class="spinner-wrapper">
                                <i class="fa fa-spinner fa-spin"></i>
                            </div>
                        </div>
                    </form>
                    <div id="searchresults-outer" class="searchresults-outer hidden">
                        <div id="searchresults-header" class="searchresults-header"></div>
                        <ul id="searchresults">
                        </ul>
                    </div>
                </div>

                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="content" class="content">
                    <main>
                        <!-- Page table of contents -->
                        <div class="sidetoc"><nav class="pagetoc"></nav></div>

                        <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/katex@0.16.4/dist/katex.min.css">
<h1 id="æ•°å­—ç”µè·¯å­¦ä¹ ç¬”è®°"><a class="header" href="#æ•°å­—ç”µè·¯å­¦ä¹ ç¬”è®°">æ•°å­—ç”µè·¯å­¦ä¹ ç¬”è®°</a></h1>
<h2 id="-ç›®å½•å¯¼èˆª"><a class="header" href="#-ç›®å½•å¯¼èˆª">ğŸ“‹ ç›®å½•å¯¼èˆª</a></h2>
<ol>
<li><a href="#%E5%AD%A6%E4%B9%A0%E6%8C%87%E5%8D%97">å­¦ä¹ æŒ‡å—</a></li>
<li><a href="#%E6%A8%A1%E5%9D%97%E4%B8%80%E6%95%B0%E5%AD%97%E7%94%B5%E8%B7%AF%E5%9F%BA%E7%A1%80%E4%B8%8E%E9%80%BB%E8%BE%91%E4%BB%A3%E6%95%B0">æ¨¡å—ä¸€ï¼šæ•°å­—ç”µè·¯åŸºç¡€ä¸é€»è¾‘ä»£æ•°</a></li>
<li><a href="#%E6%A8%A1%E5%9D%97%E4%BA%8C%E7%BB%84%E5%90%88%E9%80%BB%E8%BE%91%E7%94%B5%E8%B7%AF">æ¨¡å—äºŒï¼šç»„åˆé€»è¾‘ç”µè·¯</a></li>
<li><a href="#%E6%A8%A1%E5%9D%97%E4%B8%89%E6%97%B6%E5%BA%8F%E9%80%BB%E8%BE%91%E7%94%B5%E8%B7%AF">æ¨¡å—ä¸‰ï¼šæ—¶åºé€»è¾‘ç”µè·¯</a></li>
<li><a href="#%E6%A8%A1%E5%9D%97%E5%9B%9B%E7%A1%AC%E4%BB%B6%E6%8F%8F%E8%BF%B0%E8%AF%AD%E8%A8%80%E4%B8%8E%E4%BB%BF%E7%9C%9F">æ¨¡å—å››ï¼šç¡¬ä»¶æè¿°è¯­è¨€ä¸ä»¿çœŸ</a></li>
<li><a href="#%E6%A8%A1%E5%9D%97%E4%BA%94fpga%E8%AE%BE%E8%AE%A1%E5%AE%9E%E6%88%98">æ¨¡å—äº”ï¼šFPGAè®¾è®¡å®æˆ˜</a></li>
<li><a href="#%E6%A8%A1%E5%9D%97%E5%85%AD%E9%AB%98%E7%BA%A7%E4%B8%BB%E9%A2%98%E4%B8%8E%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1">æ¨¡å—å…­ï¼šé«˜çº§ä¸»é¢˜ä¸ç³»ç»Ÿè®¾è®¡</a></li>
<li><a href="#%E6%A8%A1%E5%9D%97%E4%B8%83%E6%95%B0%E5%AD%97%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E8%BF%9B%E9%98%B6">æ¨¡å—ä¸ƒï¼šæ•°å­—ç³»ç»Ÿè®¾è®¡è¿›é˜¶</a></li>
<li><a href="#%E5%AD%A6%E4%B9%A0%E6%88%90%E6%9E%9C%E9%AA%8C%E8%AF%81">å­¦ä¹ æˆæœéªŒè¯</a></li>
<li><a href="#%E5%B8%B8%E8%A7%81%E9%97%AE%E9%A2%98%E4%B8%8E%E8%B0%83%E8%AF%95%E6%8A%80%E5%B7%A7">å¸¸è§é—®é¢˜ä¸è°ƒè¯•æŠ€å·§</a></li>
<li><a href="#%E6%89%A9%E5%B1%95%E8%B5%84%E6%BA%90%E4%B8%8E%E8%BF%9B%E9%98%B6%E5%BB%BA%E8%AE%AE">æ‰©å±•èµ„æºä¸è¿›é˜¶å»ºè®®</a></li>
</ol>
<hr />
<h2 id="å­¦ä¹ æŒ‡å—"><a class="header" href="#å­¦ä¹ æŒ‡å—">å­¦ä¹ æŒ‡å—</a></h2>
<h3 id="-å…³äºæœ¬ç¬”è®°"><a class="header" href="#-å…³äºæœ¬ç¬”è®°">ğŸ“Œ å…³äºæœ¬ç¬”è®°</a></h3>
<p>æœ¬ç¬”è®°æ˜¯ä¸€ä»½ç³»ç»ŸåŒ–çš„æ•°å­—ç”µè·¯å­¦ä¹ èµ„æº,é¢å‘æœ‰0-5å¹´å¼€å‘ç»éªŒçš„ç¡¬ä»¶å·¥ç¨‹å¸ˆã€åµŒå…¥å¼å¼€å‘è€…åŠå¸Œæœ›æ·±å…¥ç†è§£è®¡ç®—æœºåº•å±‚åŸç†çš„å­¦ä¹ è€…ã€‚ç¬”è®°éµå¾ªä»ç†è®ºåˆ°å®è·µã€ä»åŸºç¡€åˆ°è¿›é˜¶çš„å­¦ä¹ è·¯å¾„,æ¯ä¸ªæ¨¡å—éƒ½é…å¤‡äº†å®Œæ•´çš„ç†è®ºè®²è§£ã€å®æˆ˜ä»£ç ç¤ºä¾‹å’ŒéªŒè¯æ–¹æ¡ˆã€‚</p>
<h3 id="-å­¦ä¹ ç›®æ ‡"><a class="header" href="#-å­¦ä¹ ç›®æ ‡">ğŸ¯ å­¦ä¹ ç›®æ ‡</a></h3>
<p>å®Œæˆæœ¬ç¬”è®°çš„å­¦ä¹ å,ä½ å°†èƒ½å¤Ÿ:</p>
<div class="table-wrapper"><table><thead><tr><th>å­¦ä¹ ç›®æ ‡</th><th>å…·ä½“æè¿°</th></tr></thead><tbody>
<tr><td><strong>ç†è®ºåŸºç¡€</strong></td><td>æ·±å…¥ç†è§£æ•°å­—é€»è¾‘ã€å¸ƒå°”ä»£æ•°ã€ç»„åˆé€»è¾‘å’Œæ—¶åºé€»è¾‘çš„åŸç†</td></tr>
<tr><td><strong>å·¥å…·æŒæ¡</strong></td><td>ç†Ÿç»ƒä½¿ç”¨Verilog/VHDLè¿›è¡Œæ•°å­—ç”µè·¯è®¾è®¡å’Œä»¿çœŸ</td></tr>
<tr><td><strong>å·¥ç¨‹å®è·µ</strong></td><td>èƒ½å¤Ÿåœ¨FPGAæˆ–ASICå·¥å…·é“¾ä¸­å®Œæˆå®Œæ•´çš„è®¾è®¡æµç¨‹</td></tr>
<tr><td><strong>ç³»ç»Ÿè®¾è®¡</strong></td><td>èƒ½å¤Ÿè®¾è®¡ä¸­ç­‰å¤æ‚åº¦çš„æ•°å­—ç³»ç»Ÿ,å¦‚æ§åˆ¶å™¨ã€æ•°æ®é€šè·¯ç­‰</td></tr>
<tr><td><strong>æ•…éšœæ’æŸ¥</strong></td><td>èƒ½å¤Ÿç‹¬ç«‹è°ƒè¯•æ•°å­—ç”µè·¯è®¾è®¡ä¸­çš„é€»è¾‘å’Œæ—¶åºé—®é¢˜</td></tr>
</tbody></table>
</div>
<h3 id="-å­¦ä¹ è·¯å¾„"><a class="header" href="#-å­¦ä¹ è·¯å¾„">ğŸ“š å­¦ä¹ è·¯å¾„</a></h3>
<pre><code>ç¬¬1å‘¨ï¼šåŸºç¡€ç†è®ºï¼ˆ30-40å°æ—¶ï¼‰
  â”œâ”€ æ•°å­—ä¿¡å·åŸºç¡€ä¸é€»è¾‘é—¨
  â”œâ”€ å¸ƒå°”ä»£æ•°ä¸é€»è¾‘åŒ–ç®€
  â””â”€ çœŸå€¼è¡¨ä¸é€»è¾‘è¡¨è¾¾å¼

ç¬¬2-3å‘¨ï¼šç»„åˆé€»è¾‘ï¼ˆ40-50å°æ—¶ï¼‰
  â”œâ”€ åŠ æ³•å™¨ã€ä¹˜æ³•å™¨è®¾è®¡
  â”œâ”€ å¤šè·¯é€‰æ‹©å™¨ã€è¯‘ç å™¨
  â””â”€ ç®—æœ¯é€»è¾‘å•å…ƒ(ALU)è®¾è®¡

ç¬¬4-5å‘¨ï¼šæ—¶åºé€»è¾‘ï¼ˆ40-50å°æ—¶ï¼‰
  â”œâ”€ é”å­˜å™¨ä¸è§¦å‘å™¨
  â”œâ”€ è®¡æ•°å™¨ä¸å¯„å­˜å™¨
  â””â”€ æœ‰é™çŠ¶æ€æœº(FSM)

ç¬¬6-7å‘¨ï¼šHDLå·¥å…·é“¾ï¼ˆ50-60å°æ—¶ï¼‰
  â”œâ”€ Verilogè¯­è¨€ä¸RTLè®¾è®¡
  â”œâ”€ ä»¿çœŸä¸éªŒè¯
  â””â”€ ç»¼åˆä¸ä¼˜åŒ–

ç¬¬8-10å‘¨ï¼šFPGAè®¾è®¡ï¼ˆ60-80å°æ—¶ï¼‰
  â”œâ”€ FPGAæ¶æ„ä¸è®¾è®¡å·¥å…·
  â”œâ”€ å®Œæ•´è®¾è®¡æµç¨‹
  â””â”€ ç»¼åˆå¸ƒå±€å¸ƒçº¿

ç¬¬11-12å‘¨ï¼šç³»ç»Ÿè®¾è®¡ä¸ä¼˜åŒ–ï¼ˆ50-70å°æ—¶ï¼‰
  â”œâ”€ ç³»ç»Ÿçº§è®¾è®¡æ–¹æ³•
  â”œâ”€ æ€§èƒ½ä¼˜åŒ–ä¸åˆ†æ
  â””â”€ å®Œæ•´é¡¹ç›®å®æˆ˜
</code></pre>
<h3 id="-ç¯å¢ƒæ­å»º"><a class="header" href="#-ç¯å¢ƒæ­å»º">ğŸ› ï¸ ç¯å¢ƒæ­å»º</a></h3>
<h4 id="å¿…å¤‡å·¥å…·"><a class="header" href="#å¿…å¤‡å·¥å…·">å¿…å¤‡å·¥å…·</a></h4>
<div class="table-wrapper"><table><thead><tr><th>å·¥å…·ç±»å‹</th><th>æ¨èäº§å“</th><th>ç”¨é€”</th><th>å¼€æºæ›¿ä»£</th></tr></thead><tbody>
<tr><td><strong>ä»¿çœŸå·¥å…·</strong></td><td>ModelSimã€VCS</td><td>Verilog/VHDLä»¿çœŸã€åŠŸèƒ½éªŒè¯</td><td>iverilog+gtkwave</td></tr>
<tr><td><strong>ç»¼åˆå·¥å…·</strong></td><td>Vivadoã€ISEã€Quartus</td><td>RTLç»¼åˆã€ä¼˜åŒ–</td><td>Yosys</td></tr>
<tr><td><strong>FPGAå·¥å…·</strong></td><td>Vivado(Xilinx)ã€Quartus(Intel)</td><td>FPGAè®¾è®¡å®Œæ•´æµç¨‹</td><td>-</td></tr>
<tr><td><strong>æ³¢å½¢æŸ¥çœ‹</strong></td><td>GTKWave</td><td>ä»¿çœŸç»“æœæ³¢å½¢åˆ†æ</td><td>å¼€æº</td></tr>
<tr><td><strong>ç¼–è¾‘å™¨</strong></td><td>VS Code+Verilogæ’ä»¶</td><td>ä»£ç ç¼–å†™</td><td>-</td></tr>
</tbody></table>
</div>
<h4 id="å®‰è£…æ­¥éª¤ä»¥å¼€æºå·¥å…·ä¸ºä¾‹"><a class="header" href="#å®‰è£…æ­¥éª¤ä»¥å¼€æºå·¥å…·ä¸ºä¾‹">å®‰è£…æ­¥éª¤ï¼ˆä»¥å¼€æºå·¥å…·ä¸ºä¾‹ï¼‰</a></h4>
<p><strong>1. å®‰è£…iverilogå’Œgtkwaveï¼ˆLinux/Ubuntuï¼‰ï¼š</strong></p>
<pre><code class="language-bash"># æ›´æ–°åŒ…ç®¡ç†å™¨
sudo apt-get update

# å®‰è£…iverilogï¼ˆVerilogç¼–è¯‘å™¨ï¼‰
sudo apt-get install -y iverilog

# å®‰è£…gtkwaveï¼ˆæ³¢å½¢æŸ¥çœ‹å·¥å…·ï¼‰
sudo apt-get install -y gtkwave

# éªŒè¯å®‰è£…
iverilog -v
gtkwave --version
</code></pre>
<p><strong>2. å®‰è£…VS Code Verilogæ’ä»¶ï¼š</strong></p>
<pre><code>æ‰“å¼€VS Code â†’ æ‰©å±•(Extensions) â†’ æœç´¢"Verilog" â†’
å®‰è£…"Verilog-HDL/SystemVerilog" (ä½œè€…: mshr-h)
</code></pre>
<p><strong>3. åˆ›å»ºé¡¹ç›®ç›®å½•ç»“æ„ï¼š</strong></p>
<pre><code class="language-bash">mkdir -p ~/digital-circuit-learning
cd ~/digital-circuit-learning
mkdir -p {source,testbench,simulation,build}

# åˆ›å»ºåˆå§‹é…ç½®æ–‡ä»¶
cat &gt; Makefile &lt;&lt; 'EOF'
VERILOG_FILES = $(wildcard source/*.v)
TB_FILES = $(wildcard testbench/*_tb.v)
BUILD_DIR = build
SIMULATION_DIR = simulation

.PHONY: all clean simulate

all: compile

compile:
	@echo "Compiling Verilog files..."
	iverilog -o $(BUILD_DIR)/design.vvp $(VERILOG_FILES) $(TB_FILES)

simulate: compile
	@echo "Running simulation..."
	vvp $(BUILD_DIR)/design.vvp -vcd
	gtkwave $(SIMULATION_DIR)/waveform.vcd &amp;

clean:
	rm -rf $(BUILD_DIR)/*.vvp
	rm -rf $(SIMULATION_DIR)/*.vcd

help:
	@echo "Available targets:"
	@echo "  make compile   - Compile Verilog files"
	@echo "  make simulate  - Run simulation and view waveform"
	@echo "  make clean     - Clean generated files"
EOF

chmod +x Makefile
</code></pre>
<hr />
<h2 id="æ¨¡å—ä¸€æ•°å­—ç”µè·¯åŸºç¡€ä¸é€»è¾‘ä»£æ•°"><a class="header" href="#æ¨¡å—ä¸€æ•°å­—ç”µè·¯åŸºç¡€ä¸é€»è¾‘ä»£æ•°">æ¨¡å—ä¸€ï¼šæ•°å­—ç”µè·¯åŸºç¡€ä¸é€»è¾‘ä»£æ•°</a></h2>
<h3 id="11-æ•°å­—ä¿¡å·ä¸æ•°åˆ¶åŸºç¡€"><a class="header" href="#11-æ•°å­—ä¿¡å·ä¸æ•°åˆ¶åŸºç¡€">1.1 æ•°å­—ä¿¡å·ä¸æ•°åˆ¶åŸºç¡€</a></h3>
<h4 id="æ•°å­—ä¿¡å·çš„æœ¬è´¨"><a class="header" href="#æ•°å­—ä¿¡å·çš„æœ¬è´¨">æ•°å­—ä¿¡å·çš„æœ¬è´¨</a></h4>
<p>æ•°å­—ç”µè·¯å¤„ç†çš„æ˜¯ç¦»æ•£å€¼ä¿¡å·,ä¸æ¨¡æ‹Ÿä¿¡å·çš„è¿ç»­æ€§ç›¸åã€‚åœ¨å®é™…ç”µå­ç³»ç»Ÿä¸­,æ•°å­—ä¿¡å·é€šå¸¸ç”¨ä¸¤ä¸ªç”µå‹çº§æ¥è¡¨ç¤ºé€»è¾‘å€¼:</p>
<div class="table-wrapper"><table><thead><tr><th>é€»è¾‘å€¼</th><th>ç”µå‹èŒƒå›´ï¼ˆTTLï¼‰</th><th>ç”µå‹èŒƒå›´ï¼ˆCMOS 3.3Vï¼‰</th><th>å«ä¹‰</th></tr></thead><tbody>
<tr><td>é€»è¾‘1ï¼ˆHIGHï¼‰</td><td>â‰¥2.4V</td><td>â‰¥2.4V</td><td>é«˜ç”µå¹³ã€çœŸã€æ˜¯</td></tr>
<tr><td>é€»è¾‘0ï¼ˆLOWï¼‰</td><td>â‰¤0.4V</td><td>â‰¤0.8V</td><td>ä½ç”µå¹³ã€å‡ã€å¦</td></tr>
<tr><td>ä¸ç¡®å®šï¼ˆXï¼‰</td><td>0.4V~2.4V</td><td>0.8V~2.4V</td><td>ä¸ç¡®å®šæ€ï¼ˆä»¿çœŸç”¨ï¼‰</td></tr>
</tbody></table>
</div>
<p><strong>ä¸ºä»€ä¹ˆéœ€è¦æ•°å­—ä¿¡å·ï¼Ÿ</strong></p>
<ol>
<li><strong>æŠ—å¹²æ‰°èƒ½åŠ›å¼º</strong>ï¼šåœ¨ä¸€å®šèŒƒå›´å†…çš„å™ªå£°ä¸ä¼šå½±å“é€»è¾‘å€¼è¯†åˆ«</li>
<li><strong>æ˜“äºé›†æˆ</strong>ï¼šæ•°å­—ç”µè·¯ä¾¿äºé›†æˆåˆ°èŠ¯ç‰‡ä¸Š,æé«˜é›†æˆåº¦</li>
<li><strong>ä¾¿äºå¤„ç†</strong>ï¼šæ˜“äºè¿›è¡Œå¤æ‚çš„é€»è¾‘è¿ç®—å’Œæ§åˆ¶</li>
<li><strong>æ˜“äºå­˜å‚¨</strong>ï¼šå¯ä»¥é•¿æœŸç¨³å®šä¿å­˜ä¿¡æ¯</li>
</ol>
<h4 id="æ•°åˆ¶ä¸è½¬æ¢"><a class="header" href="#æ•°åˆ¶ä¸è½¬æ¢">æ•°åˆ¶ä¸è½¬æ¢</a></h4>
<p><strong>åè¿›åˆ¶åˆ°äºŒè¿›åˆ¶çš„è½¬æ¢æ–¹æ³•ï¼š</strong></p>
<p>æ•´æ•°éƒ¨åˆ†ï¼šé™¤2å–ä½™æ³•ï¼ˆä»ä¸‹å¾€ä¸Šè¯»ï¼‰</p>
<pre><code>10è¿›åˆ¶ï¼š45
45 Ã· 2 = 22 ... 1
22 Ã· 2 = 11 ... 0
11 Ã· 2 = 5  ... 1
5  Ã· 2 = 2  ... 1
2  Ã· 2 = 1  ... 0
1  Ã· 2 = 0  ... 1
ç»“æœï¼š101101(äºŒè¿›åˆ¶) = 32+8+4+1 = 45
</code></pre>
<p>å°æ•°éƒ¨åˆ†ï¼šä¹˜2å–æ•´æ³•ï¼ˆä»ä¸Šå¾€ä¸‹è¯»ï¼‰</p>
<pre><code>0.625 Ã— 2 = 1.25 â†’ å–1
0.25 Ã— 2 = 0.5  â†’ å–0
0.5 Ã— 2 = 1.0   â†’ å–1
ç»“æœï¼š0.101(äºŒè¿›åˆ¶) = 1/2 + 1/8 = 0.625
</code></pre>
<p><strong>åå…­è¿›åˆ¶çš„åº”ç”¨</strong>ï¼š</p>
<p>ç”±äºäºŒè¿›åˆ¶ä¹¦å†™å†—é•¿,åœ¨ç”µè·¯è®¾è®¡ä¸­å¹¿æ³›ä½¿ç”¨åå…­è¿›åˆ¶:</p>
<ul>
<li>1å­—èŠ‚ = 8ä½äºŒè¿›åˆ¶ = 2ä½åå…­è¿›åˆ¶</li>
<li>ä¾¿äºæè¿°æ€»çº¿å®½åº¦ã€åœ°å€ã€æ•°æ®</li>
</ul>
<pre><code>äºŒè¿›åˆ¶ï¼š1111_0101_1010_0011
åå…­è¿›åˆ¶ï¼šF5A3
</code></pre>
<h4 id="å®æˆ˜æ•°åˆ¶è½¬æ¢éªŒè¯å·¥å…·"><a class="header" href="#å®æˆ˜æ•°åˆ¶è½¬æ¢éªŒè¯å·¥å…·">å®æˆ˜ï¼šæ•°åˆ¶è½¬æ¢éªŒè¯å·¥å…·</a></h4>
<p><strong>Pythonè„šæœ¬å®ç°æ•°åˆ¶è½¬æ¢ï¼ˆdigital_convert.pyï¼‰ï¼š</strong></p>
<pre><code class="language-python">#!/usr/bin/env python3
"""
æ•°å­—ç”µè·¯æ•°åˆ¶è½¬æ¢å·¥å…·
æ”¯æŒ 2/8/10/16 è¿›åˆ¶è½¬æ¢
"""

class DigitalConvert:
    @staticmethod
    def dec_to_bin(num, bits=8):
        """åè¿›åˆ¶è½¬äºŒè¿›åˆ¶"""
        if num &lt; 0:
            # ä½¿ç”¨è¡¥ç è¡¨ç¤ºè´Ÿæ•°
            num = (1 &lt;&lt; bits) + num
        return format(num, f'0{bits}b')

    @staticmethod
    def bin_to_dec(binary_str):
        """äºŒè¿›åˆ¶è½¬åè¿›åˆ¶"""
        return int(binary_str, 2)

    @staticmethod
    def hex_to_bin(hex_str):
        """åå…­è¿›åˆ¶è½¬äºŒè¿›åˆ¶"""
        hex_str = hex_str.replace('0x', '').replace('0X', '')
        return bin(int(hex_str, 16))[2:].zfill(len(hex_str) * 4)

    @staticmethod
    def bin_to_hex(binary_str):
        """äºŒè¿›åˆ¶è½¬åå…­è¿›åˆ¶"""
        decimal = int(binary_str, 2)
        return hex(decimal)[2:].upper()

    @staticmethod
    def print_conversion(value, source_base=10, target_bases=[2, 8, 10, 16]):
        """æ‰“å°å„è¿›åˆ¶è½¬æ¢ç»“æœ"""
        # å…ˆè½¬ä¸ºåè¿›åˆ¶
        if source_base == 10:
            decimal = value
        elif source_base == 2:
            decimal = int(str(value), 2)
        elif source_base == 16:
            decimal = int(str(value), 16)
        else:
            decimal = int(value, source_base)

        print(f"\nåŸå€¼: {value} (åŸºæ•°: {source_base})")
        print(f"åè¿›åˆ¶: {decimal}")

        for base in target_bases:
            if base == 2:
                print(f"äºŒè¿›åˆ¶: {bin(decimal)[2:]}")
            elif base == 8:
                print(f"å…«è¿›åˆ¶: {oct(decimal)[2:]}")
            elif base == 10:
                print(f"åè¿›åˆ¶: {decimal}")
            elif base == 16:
                print(f"åå…­è¿›åˆ¶: {hex(decimal)[2:].upper()}")

# ä½¿ç”¨ç¤ºä¾‹
if __name__ == "__main__":
    conv = DigitalConvert()

    # ç¤ºä¾‹1: åè¿›åˆ¶åˆ°å…¶ä»–è¿›åˆ¶
    print("=" * 40)
    print("ç¤ºä¾‹1: åè¿›åˆ¶45è½¬æ¢")
    conv.print_conversion(45, source_base=10)

    # ç¤ºä¾‹2: åå…­è¿›åˆ¶åˆ°å…¶ä»–è¿›åˆ¶
    print("\n" + "=" * 40)
    print("ç¤ºä¾‹2: åå…­è¿›åˆ¶0xFFè½¬æ¢")
    conv.print_conversion("FF", source_base=16)

    # ç¤ºä¾‹3: äºŒè¿›åˆ¶è¡¥ç è¡¨ç¤ºè´Ÿæ•°
    print("\n" + "=" * 40)
    print("ç¤ºä¾‹3: 8ä½äºŒè¿›åˆ¶è¡¨ç¤º")
    print(f"åè¿›åˆ¶ 45: {conv.dec_to_bin(45, bits=8)}")
    print(f"åè¿›åˆ¶ -45: {conv.dec_to_bin(-45, bits=8)}")
    print(f"è¡¥ç  11010011 è½¬åè¿›åˆ¶: {conv.bin_to_dec('11010011') - 256}")
</code></pre>
<h3 id="12-é€»è¾‘é—¨ä¸åŸºæœ¬è¿ç®—"><a class="header" href="#12-é€»è¾‘é—¨ä¸åŸºæœ¬è¿ç®—">1.2 é€»è¾‘é—¨ä¸åŸºæœ¬è¿ç®—</a></h3>
<h4 id="åŸºæœ¬é€»è¾‘é—¨"><a class="header" href="#åŸºæœ¬é€»è¾‘é—¨">åŸºæœ¬é€»è¾‘é—¨</a></h4>
<p>æ•°å­—ç”µè·¯ä¸­çš„æ‰€æœ‰å¤æ‚é€»è¾‘éƒ½ç”±åŸºæœ¬é€»è¾‘é—¨ç»„åˆè€Œæˆã€‚ç†è§£è¿™äº›é—¨ç”µè·¯çš„å·¥ä½œåŸç†æ˜¯æŒæ¡æ•°å­—ç”µè·¯çš„åŸºç¡€ã€‚</p>
<p><strong>ANDï¼ˆä¸ï¼‰é—¨</strong></p>
<div class="table-wrapper"><table><thead><tr><th>A</th><th>B</th><th>Y = AÂ·B</th></tr></thead><tbody>
<tr><td>0</td><td>0</td><td>0</td></tr>
<tr><td>0</td><td>1</td><td>0</td></tr>
<tr><td>1</td><td>0</td><td>0</td></tr>
<tr><td>1</td><td>1</td><td>1</td></tr>
</tbody></table>
</div>
<p>ç‰¹æ€§ï¼šåªæœ‰å½“æ‰€æœ‰è¾“å…¥éƒ½ä¸º1æ—¶,è¾“å‡ºæ‰ä¸º1</p>
<p>åº”ç”¨åœºæ™¯ï¼š</p>
<ul>
<li>æ¡ä»¶æ§åˆ¶ï¼šä¸¤ä¸ªæ¡ä»¶éƒ½æ»¡è¶³æ‰æ‰§è¡Œæ“ä½œ</li>
<li>ä½¿èƒ½ä¿¡å·ï¼šéœ€è¦å¤šä¸ªä½¿èƒ½æ¡ä»¶éƒ½æœ‰æ•ˆæ‰èƒ½å·¥ä½œ</li>
</ul>
<p><strong>ORï¼ˆæˆ–ï¼‰é—¨</strong></p>
<div class="table-wrapper"><table><thead><tr><th>A</th><th>B</th><th>Y = A+B</th></tr></thead><tbody>
<tr><td>0</td><td>0</td><td>0</td></tr>
<tr><td>0</td><td>1</td><td>1</td></tr>
<tr><td>1</td><td>0</td><td>1</td></tr>
<tr><td>1</td><td>1</td><td>1</td></tr>
</tbody></table>
</div>
<p>ç‰¹æ€§ï¼šåªè¦æœ‰ä¸€ä¸ªè¾“å…¥ä¸º1,è¾“å‡ºå°±ä¸º1</p>
<p>åº”ç”¨åœºæ™¯ï¼š</p>
<ul>
<li>ä¸­æ–­ä¿¡å·åˆå¹¶ï¼šä»»ä½•ä¸­æ–­æºéƒ½å¯ä»¥è§¦å‘ä¸­æ–­</li>
<li>æŠ¥è­¦ç³»ç»Ÿï¼šä»»ä½•ä¼ æ„Ÿå™¨æŠ¥è­¦éƒ½å‘å‡ºè­¦æŠ¥</li>
</ul>
<p><strong>XORï¼ˆå¼‚æˆ–ï¼‰é—¨</strong></p>
<div class="table-wrapper"><table><thead><tr><th>A</th><th>B</th><th>Y = AâŠ•B</th></tr></thead><tbody>
<tr><td>0</td><td>0</td><td>0</td></tr>
<tr><td>0</td><td>1</td><td>1</td></tr>
<tr><td>1</td><td>0</td><td>1</td></tr>
<tr><td>1</td><td>1</td><td>0</td></tr>
</tbody></table>
</div>
<p>ç‰¹æ€§ï¼šè¾“å…¥ä¸åŒæ—¶è¾“å‡ºä¸º1ã€‚è¡¨è¾¾å¼ï¼šY = AÂ·BÌ„ + Ä€Â·B</p>
<p>åº”ç”¨åœºæ™¯ï¼š</p>
<ul>
<li>æ¯”è¾ƒï¼šåˆ¤æ–­ä¸¤ä¸ªä¿¡å·æ˜¯å¦ç›¸åŒ</li>
<li>åŠ æ³•å™¨è®¾è®¡ï¼šä½œä¸ºåŠåŠ æ³•å™¨çš„æ ¸å¿ƒ</li>
<li>å¥‡å¶æ ¡éªŒï¼šæ£€æµ‹æ•°æ®ä½æ˜¯å¦å‡ºç°ç¿»è½¬</li>
</ul>
<h4 id="å®æˆ˜ç”¨verilogæè¿°åŸºæœ¬é€»è¾‘é—¨"><a class="header" href="#å®æˆ˜ç”¨verilogæè¿°åŸºæœ¬é€»è¾‘é—¨">å®æˆ˜ï¼šç”¨Verilogæè¿°åŸºæœ¬é€»è¾‘é—¨</a></h4>
<p><strong>æ–‡ä»¶ï¼šsource/logic_gates.v</strong></p>
<pre><code class="language-verilog">// æ•°å­—ç”µè·¯ - åŸºæœ¬é€»è¾‘é—¨æ¨¡å—
// æè¿°æ‰€æœ‰åŸºæœ¬é€»è¾‘é—¨çš„è¡Œä¸º

module logic_gates (
    input  wire a,
    input  wire b,
    output wire and_out,    // ANDè¾“å‡º
    output wire or_out,     // ORè¾“å‡º
    output wire not_a,      // NOT(A)
    output wire not_b,      // NOT(B)
    output wire nand_out,   // NANDè¾“å‡º
    output wire nor_out,    // NORè¾“å‡º
    output wire xor_out,    // XORè¾“å‡º
    output wire xnor_out    // XNORè¾“å‡º
);

    // åŸºæœ¬é—¨ç”µè·¯æè¿°
    assign and_out  = a &amp; b;           // ä¸é—¨
    assign or_out   = a | b;           // æˆ–é—¨
    assign not_a    = ~a;              // éé—¨A
    assign not_b    = ~b;              // éé—¨B
    assign nand_out = ~(a &amp; b);        // ä¸éé—¨
    assign nor_out  = ~(a | b);        // æˆ–éé—¨
    assign xor_out  = a ^ b;           // å¼‚æˆ–é—¨
    assign xnor_out = ~(a ^ b);        // åŒæˆ–é—¨

endmodule
</code></pre>
<h3 id="13-å¸ƒå°”ä»£æ•°ä¸é€»è¾‘åŒ–ç®€"><a class="header" href="#13-å¸ƒå°”ä»£æ•°ä¸é€»è¾‘åŒ–ç®€">1.3 å¸ƒå°”ä»£æ•°ä¸é€»è¾‘åŒ–ç®€</a></h3>
<h4 id="å¸ƒå°”ä»£æ•°çš„åŸºæœ¬å®šå¾‹"><a class="header" href="#å¸ƒå°”ä»£æ•°çš„åŸºæœ¬å®šå¾‹">å¸ƒå°”ä»£æ•°çš„åŸºæœ¬å®šå¾‹</a></h4>
<p>å¸ƒå°”ä»£æ•°æ˜¯æ•°å­—ç”µè·¯è®¾è®¡çš„æ•°å­¦åŸºç¡€,æŒæ¡è¿™äº›å®šå¾‹èƒ½å¤ŸåŒ–ç®€å¤æ‚çš„é€»è¾‘è¡¨è¾¾å¼,å‡å°‘æ‰€éœ€çš„é€»è¾‘é—¨æ•°é‡ã€‚</p>
<p><strong>åŸºæœ¬å®šå¾‹</strong></p>
<div class="table-wrapper"><table><thead><tr><th>å®šå¾‹åç§°</th><th>è¡¨è¾¾å¼</th><th>éªŒè¯ä¾‹å­</th></tr></thead><tbody>
<tr><td>äº¤æ¢å¾‹</td><td>A+B = B+A; AÂ·B = BÂ·A</td><td>3+5 = 5+3</td></tr>
<tr><td>ç»“åˆå¾‹</td><td>(A+B)+C = A+(B+C); (AÂ·B)Â·C = AÂ·(BÂ·C)</td><td>(1+2)+3 = 1+(2+3)</td></tr>
<tr><td>åˆ†é…å¾‹</td><td>AÂ·(B+C) = AÂ·B + AÂ·C</td><td>2Ã—(3+4) = 2Ã—3 + 2Ã—4</td></tr>
<tr><td>å¸æ”¶å¾‹</td><td>A + AÂ·B = A; AÂ·(A+B) = A</td><td>Aå·²ç»åŒ…å«AÂ·Bçš„æ‰€æœ‰æƒ…å†µ</td></tr>
<tr><td>ç›¸é‚»é¡¹æ¶ˆå»</td><td>AÂ·B + AÂ·BÌ„ = A</td><td>ä¸¤é¡¹ä»…ä¸€ä¸ªå˜é‡ä¸åŒ</td></tr>
<tr><td>å¹‚ç­‰å¾‹</td><td>A+A = A; AÂ·A = A</td><td>1+1 = 1, 2Ã—2 = 2</td></tr>
<tr><td>äº’è¡¥å¾‹</td><td>A + Ä€ = 1; AÂ·Ä€ = 0</td><td>çœŸ+å‡ = çœŸ</td></tr>
<tr><td>å¯¹åˆå¾‹</td><td>Ä€Ì„ = A</td><td>éé = æ’ç­‰</td></tr>
<tr><td>å¾·æ‘©æ ¹å®šå¾‹</td><td>(A+B)Ì„ = Ä€Â·BÌ„; (AÂ·B)Ì„ = Ä€+BÌ„</td><td>é‡è¦ï¼ç”¨äºå˜æ¢</td></tr>
</tbody></table>
</div>
<p><strong>å¾·æ‘©æ ¹å®šå¾‹è¯¦è§£</strong></p>
<p>å¾·æ‘©æ ¹å®šå¾‹æ˜¯é€»è¾‘åŒ–ç®€ä¸­æœ€é‡è¦çš„å®šå¾‹,å®ƒæä¾›äº†åœ¨ANDå’ŒORä¹‹é—´è½¬æ¢çš„æ–¹æ³•ã€‚</p>
<p><strong>ç¬¬ä¸€å½¢å¼ï¼š</strong> (A+B)Ì„ = Ä€Â·BÌ„
å«ä¹‰ï¼šæ±‚å’Œçš„åç­‰äºå„é¡¹åçš„ç§¯</p>
<p><strong>ç¬¬äºŒå½¢å¼ï¼š</strong> (AÂ·B)Ì„ = Ä€+BÌ„
å«ä¹‰ï¼šä¹˜ç§¯çš„åç­‰äºå„é¡¹åçš„å’Œ</p>
<hr />
<h2 id="æ¨¡å—äºŒç»„åˆé€»è¾‘ç”µè·¯"><a class="header" href="#æ¨¡å—äºŒç»„åˆé€»è¾‘ç”µè·¯">æ¨¡å—äºŒï¼šç»„åˆé€»è¾‘ç”µè·¯</a></h2>
<h3 id="21-åŠ æ³•å™¨è®¾è®¡"><a class="header" href="#21-åŠ æ³•å™¨è®¾è®¡">2.1 åŠ æ³•å™¨è®¾è®¡</a></h3>
<h4 id="åŠåŠ æ³•å™¨half-adder"><a class="header" href="#åŠåŠ æ³•å™¨half-adder">åŠåŠ æ³•å™¨ï¼ˆHalf Adderï¼‰</a></h4>
<p>åŠåŠ æ³•å™¨æ˜¯æœ€åŸºæœ¬çš„ç®—æœ¯ç»„ä»¶,ç”¨äºä¸¤ä¸ªå•ä½äºŒè¿›åˆ¶æ•°ç›¸åŠ ã€‚</p>
<p><strong>å·¥ä½œåŸç†åˆ†æ</strong></p>
<div class="table-wrapper"><table><thead><tr><th>A</th><th>B</th><th>S(Sum)</th><th>Cy(Carry)</th></tr></thead><tbody>
<tr><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>1</td><td>1</td><td>0</td><td>1</td></tr>
</tbody></table>
</div>
<p><strong>é€»è¾‘è¡¨è¾¾å¼</strong></p>
<ul>
<li>S = A âŠ• B = ABÌ„ + Ä€B</li>
<li>Cy = AÂ·B</li>
</ul>
<h4 id="å…¨åŠ æ³•å™¨full-adder"><a class="header" href="#å…¨åŠ æ³•å™¨full-adder">å…¨åŠ æ³•å™¨ï¼ˆFull Adderï¼‰</a></h4>
<p>å…¨åŠ æ³•å™¨åœ¨åŠåŠ æ³•å™¨åŸºç¡€ä¸Šå¢åŠ äº†è¿›ä½è¾“å…¥ï¼ˆCinï¼‰,ä½¿å…¶å¯ä»¥çº§è”å¤„ç†å¤šä½åŠ æ³•ã€‚</p>
<p><strong>é€»è¾‘è¡¨è¾¾å¼</strong></p>
<ul>
<li>S = A âŠ• B âŠ• Cin</li>
<li>Cout = AB + (A âŠ• B)Â·Cin = AB + ACin + BCin</li>
</ul>
<h4 id="å®æˆ˜verilogå®ç°å¤šä½åŠ æ³•å™¨"><a class="header" href="#å®æˆ˜verilogå®ç°å¤šä½åŠ æ³•å™¨">å®æˆ˜ï¼šVerilogå®ç°å¤šä½åŠ æ³•å™¨</a></h4>
<p><strong>æ–‡ä»¶ï¼šsource/adder.v</strong></p>
<pre><code class="language-verilog">// æ•°å­—ç”µè·¯ - åŠ æ³•å™¨è®¾è®¡æ¨¡å—

// åŠåŠ æ³•å™¨ (Half Adder)
module half_adder (
    input  wire a,      // è¾“å…¥A
    input  wire b,      // è¾“å…¥B
    output wire sum,    // å’Œ
    output wire carry   // è¿›ä½
);

    assign sum   = a ^ b;      // å¼‚æˆ–ï¼šå’Œçš„ä½
    assign carry = a &amp; b;      // ä¸ï¼šè¿›ä½

endmodule

// å…¨åŠ æ³•å™¨ (Full Adder)
module full_adder (
    input  wire a,      // è¾“å…¥A
    input  wire b,      // è¾“å…¥B
    input  wire cin,    // è¿›ä½è¾“å…¥
    output wire sum,    // å’Œ
    output wire cout    // è¿›ä½è¾“å‡º
);

    assign sum  = a ^ b ^ cin;
    assign cout = (a &amp; b) | ((a ^ b) &amp; cin);

endmodule

// Nä½è¡Œæ³¢è¿›ä½åŠ æ³•å™¨
module ripple_carry_adder #(
    parameter WIDTH = 8  // ä½å®½,é»˜è®¤8ä½
) (
    input  wire [WIDTH-1:0] a,      // ç¬¬ä¸€ä¸ªåŠ æ•°
    input  wire [WIDTH-1:0] b,      // ç¬¬äºŒä¸ªåŠ æ•°
    input  wire            cin,     // è¿›ä½è¾“å…¥
    output wire [WIDTH-1:0] sum,    // æ±‚å’Œç»“æœ
    output wire            cout     // è¿›ä½è¾“å‡º
);

    wire [WIDTH:0] carry;
    assign carry[0] = cin;

    genvar i;
    generate
        for (i = 0; i &lt; WIDTH; i = i + 1) begin : adder_bits
            full_adder fa_i (
                .a(a[i]),
                .b(b[i]),
                .cin(carry[i]),
                .sum(sum[i]),
                .cout(carry[i+1])
            );
        end
    endgenerate

    assign cout = carry[WIDTH];

endmodule
</code></pre>
<h3 id="22-å¤šè·¯é€‰æ‹©å™¨ä¸è¯‘ç å™¨"><a class="header" href="#22-å¤šè·¯é€‰æ‹©å™¨ä¸è¯‘ç å™¨">2.2 å¤šè·¯é€‰æ‹©å™¨ä¸è¯‘ç å™¨</a></h3>
<h4 id="å¤šè·¯é€‰æ‹©å™¨multiplexer"><a class="header" href="#å¤šè·¯é€‰æ‹©å™¨multiplexer">å¤šè·¯é€‰æ‹©å™¨ï¼ˆMultiplexerï¼‰</a></h4>
<p>å¤šè·¯é€‰æ‹©å™¨æ˜¯ä¸€ä¸ªç»„åˆç”µè·¯,æ ¹æ®æ§åˆ¶ä¿¡å·é€‰æ‹©å¤šä¸ªè¾“å…¥ä¸­çš„ä¸€ä¸ªè¿›è¡Œè¾“å‡ºã€‚</p>
<p><strong>2é€‰1å¤šè·¯é€‰æ‹©å™¨</strong></p>
<div class="table-wrapper"><table><thead><tr><th>S</th><th>Y</th></tr></thead><tbody>
<tr><td>0</td><td>I0</td></tr>
<tr><td>1</td><td>I1</td></tr>
</tbody></table>
</div>
<p>è¡¨è¾¾å¼ï¼šY = SÌ„Â·I0 + SÂ·I1</p>
<p><strong>4é€‰1å¤šè·¯é€‰æ‹©å™¨</strong></p>
<div class="table-wrapper"><table><thead><tr><th>S1</th><th>S0</th><th>Y</th></tr></thead><tbody>
<tr><td>0</td><td>0</td><td>I0</td></tr>
<tr><td>0</td><td>1</td><td>I1</td></tr>
<tr><td>1</td><td>0</td><td>I2</td></tr>
<tr><td>1</td><td>1</td><td>I3</td></tr>
</tbody></table>
</div>
<h4 id="è¯‘ç å™¨decoder"><a class="header" href="#è¯‘ç å™¨decoder">è¯‘ç å™¨ï¼ˆDecoderï¼‰</a></h4>
<p>è¯‘ç å™¨æ˜¯å¤šè·¯é€‰æ‹©å™¨çš„å¯¹å¶,ä¸€ä¸ªè¾“å…¥è¢«è¯‘ç ä¸ºå¤šä¸ªè¾“å‡ºä¸­çš„ä¸€ä¸ªæ¿€æ´»ã€‚</p>
<p><strong>3-8è¯‘ç å™¨</strong></p>
<p>è¾“å…¥ä¸º3ä½åœ°å€ç ,è¾“å‡ºä¸º8æ¡è¾“å‡ºçº¿,å…¶ä¸­ä¸€æ¡è¢«é€‰ä¸­ä¸º1,å…¶ä½™ä¸º0ã€‚</p>
<h4 id="å®æˆ˜verilogå®ç°"><a class="header" href="#å®æˆ˜verilogå®ç°">å®æˆ˜ï¼šVerilogå®ç°</a></h4>
<p><strong>æ–‡ä»¶ï¼šsource/mux_decoder.v</strong></p>
<pre><code class="language-verilog">// æ•°å­—ç”µè·¯ - å¤šè·¯é€‰æ‹©å™¨ä¸è¯‘ç å™¨

// 2é€‰1å¤šè·¯é€‰æ‹©å™¨
module mux2to1 (
    input  wire in0,
    input  wire in1,
    input  wire sel,
    output wire out
);

    assign out = sel ? in1 : in0;

endmodule

// 4é€‰1å¤šè·¯é€‰æ‹©å™¨
module mux4to1 (
    input  wire [3:0] in,
    input  wire [1:0] sel,
    output wire       out
);

    assign out = in[sel];

endmodule

// 3-8è¯‘ç å™¨
module decoder3to8 (
    input  wire [2:0] a,
    input  wire       enable,
    output wire [7:0] y
);

    assign y[0] = enable &amp; ~a[2] &amp; ~a[1] &amp; ~a[0];
    assign y[1] = enable &amp; ~a[2] &amp; ~a[1] &amp;  a[0];
    assign y[2] = enable &amp; ~a[2] &amp;  a[1] &amp; ~a[0];
    assign y[3] = enable &amp; ~a[2] &amp;  a[1] &amp;  a[0];
    assign y[4] = enable &amp;  a[2] &amp; ~a[1] &amp; ~a[0];
    assign y[5] = enable &amp;  a[2] &amp; ~a[1] &amp;  a[0];
    assign y[6] = enable &amp;  a[2] &amp;  a[1] &amp; ~a[0];
    assign y[7] = enable &amp;  a[2] &amp;  a[1] &amp;  a[0];

endmodule
</code></pre>
<h3 id="23-ç®—æœ¯é€»è¾‘å•å…ƒalu"><a class="header" href="#23-ç®—æœ¯é€»è¾‘å•å…ƒalu">2.3 ç®—æœ¯é€»è¾‘å•å…ƒï¼ˆALUï¼‰</a></h3>
<h4 id="aluçš„åŸºæœ¬ç»“æ„"><a class="header" href="#aluçš„åŸºæœ¬ç»“æ„">ALUçš„åŸºæœ¬ç»“æ„</a></h4>
<p>ç®—æœ¯é€»è¾‘å•å…ƒæ˜¯æ•°å­—ç³»ç»Ÿï¼ˆå°¤å…¶æ˜¯CPUï¼‰çš„æ ¸å¿ƒéƒ¨ä»¶,è´Ÿè´£æ‰§è¡Œç®—æœ¯è¿ç®—å’Œé€»è¾‘è¿ç®—ã€‚</p>
<p><strong>ç®—æœ¯è¿ç®—</strong>ï¼šåŠ æ³•ã€å‡æ³•ã€ä¹˜æ³•ã€é™¤æ³•
<strong>é€»è¾‘è¿ç®—</strong>ï¼šANDã€ORã€XORã€NOT
<strong>ç§»ä½è¿ç®—</strong>ï¼šå·¦ç§»ã€å³ç§»ã€æ—‹è½¬</p>
<h4 id="å®æˆ˜8ä½ç®€åŒ–aluè®¾è®¡"><a class="header" href="#å®æˆ˜8ä½ç®€åŒ–aluè®¾è®¡">å®æˆ˜ï¼š8ä½ç®€åŒ–ALUè®¾è®¡</a></h4>
<p><strong>æ–‡ä»¶ï¼šsource/alu.v</strong></p>
<pre><code class="language-verilog">// æ•°å­—ç”µè·¯ - ç®—æœ¯é€»è¾‘å•å…ƒ(ALU)

// 8ä½ç®€åŒ–ALU
module alu_8bit (
    input  wire [7:0] a,
    input  wire [7:0] b,
    input  wire [3:0] operation,
    output reg  [7:0] result,
    output wire       zero_flag,
    output wire       carry_flag,
    output wire       overflow_flag
);

    wire [8:0] adder_result;
    wire [8:0] sub_result;

    assign adder_result = a + b;
    assign sub_result = a - b;

    always @(*) begin
        case(operation)
            4'b0000: result = adder_result[7:0];         // åŠ æ³•
            4'b0001: result = sub_result[7:0];           // å‡æ³•
            4'b0010: result = a &amp; b;                     // ä¸
            4'b0011: result = a | b;                     // æˆ–
            4'b0100: result = a ^ b;                     // å¼‚æˆ–
            4'b0101: result = ~a;                        // Açš„å
            4'b0110: result = ~b;                        // Bçš„å
            4'b0111: result = {a[6:0], 1'b0};            // å·¦ç§»1ä½
            4'b1000: result = {1'b0, a[7:1]};            // å³ç§»1ä½
            4'b1001: result = {a[6:0], a[7]};            // å¾ªç¯å·¦ç§»
            4'b1010: result = {a[0], a[7:1]};            // å¾ªç¯å³ç§»
            default: result = 8'h00;
        endcase
    end

    assign zero_flag = (result == 8'h00) ? 1'b1 : 1'b0;
    assign carry_flag = adder_result[8];
    assign overflow_flag = (operation == 4'b0000) ?
                          ((a[7] == b[7]) &amp;&amp; (a[7] != result[7])) :
                          1'b0;

endmodule
</code></pre>
<hr />
<h2 id="æ¨¡å—ä¸‰æ—¶åºé€»è¾‘ç”µè·¯"><a class="header" href="#æ¨¡å—ä¸‰æ—¶åºé€»è¾‘ç”µè·¯">æ¨¡å—ä¸‰ï¼šæ—¶åºé€»è¾‘ç”µè·¯</a></h2>
<h3 id="31-é”å­˜å™¨ä¸è§¦å‘å™¨"><a class="header" href="#31-é”å­˜å™¨ä¸è§¦å‘å™¨">3.1 é”å­˜å™¨ä¸è§¦å‘å™¨</a></h3>
<h4 id="é”å­˜å™¨latch"><a class="header" href="#é”å­˜å™¨latch">é”å­˜å™¨ï¼ˆLatchï¼‰</a></h4>
<p>é”å­˜å™¨æ˜¯å…·æœ‰è®°å¿†åŠŸèƒ½çš„ç»„åˆé€»è¾‘,èƒ½å¤Ÿä¿æŒè¾“å…¥ä¿¡å·çš„çŠ¶æ€ã€‚</p>
<p><strong>SRé”å­˜å™¨ï¼ˆç”¨NORé—¨æ„æˆï¼‰</strong></p>
<div class="table-wrapper"><table><thead><tr><th>S(Set)</th><th>R(Reset)</th><th>Qn+1</th><th>QÌ„n+1</th><th>è¯´æ˜</th></tr></thead><tbody>
<tr><td>0</td><td>0</td><td>Qn</td><td>QÌ„n</td><td>ä¿æŒçŠ¶æ€</td></tr>
<tr><td>0</td><td>1</td><td>0</td><td>1</td><td>å¤ä½</td></tr>
<tr><td>1</td><td>0</td><td>1</td><td>0</td><td>ç½®ä½</td></tr>
<tr><td>1</td><td>1</td><td>0</td><td>0</td><td><strong>ç¦æ­¢æ€</strong></td></tr>
</tbody></table>
</div>
<h4 id="è§¦å‘å™¨flip-flop"><a class="header" href="#è§¦å‘å™¨flip-flop">è§¦å‘å™¨ï¼ˆFlip-Flopï¼‰</a></h4>
<p>è§¦å‘å™¨æ˜¯æ—¶é’Ÿæ§åˆ¶çš„å­˜å‚¨å…ƒä»¶,åªåœ¨æ—¶é’Ÿçš„ç‰¹å®šè¾¹æ²¿ï¼ˆä¸Šå‡æ²¿æˆ–ä¸‹é™æ²¿ï¼‰å¯¹è¾“å…¥è¿›è¡Œé‡‡æ ·ã€‚</p>
<p><strong>Dè§¦å‘å™¨</strong></p>
<p>æœ€å¸¸ç”¨çš„è§¦å‘å™¨ç±»å‹,é€šå¸¸é‡‡ç”¨ä¸»ä»ç»“æ„å®ç°ã€‚</p>
<p>çœŸå€¼è¡¨ï¼ˆä¸Šå‡æ²¿è§¦å‘ï¼‰ï¼š</p>
<div class="table-wrapper"><table><thead><tr><th>æ—¶åˆ»</th><th>D</th><th>Qn+1</th></tr></thead><tbody>
<tr><td>ä¸Šå‡æ²¿</td><td>0</td><td>0</td></tr>
<tr><td>ä¸Šå‡æ²¿</td><td>1</td><td>1</td></tr>
<tr><td>å…¶ä»–æ—¶åˆ»</td><td>-</td><td>Qn</td></tr>
</tbody></table>
</div>
<h4 id="å®æˆ˜verilogå®ç°è§¦å‘å™¨"><a class="header" href="#å®æˆ˜verilogå®ç°è§¦å‘å™¨">å®æˆ˜ï¼šVerilogå®ç°è§¦å‘å™¨</a></h4>
<p><strong>æ–‡ä»¶ï¼šsource/flip_flops.v</strong></p>
<pre><code class="language-verilog">// æ•°å­—ç”µè·¯ - è§¦å‘å™¨è®¾è®¡

// Dé”å­˜å™¨ï¼ˆå¸¦ä½¿èƒ½ä¿¡å·ï¼‰
module d_latch (
    input  wire d,
    input  wire enable,
    output reg  q,
    output wire qb
);

    assign qb = ~q;

    always @(*) begin
        if (enable)
            q = d;
    end

endmodule

// Dè§¦å‘å™¨ï¼ˆä¸Šå‡æ²¿è§¦å‘ï¼‰
module d_flip_flop (
    input  wire d,
    input  wire clock,
    input  wire reset_n,
    output reg  q,
    output wire qb
);

    assign qb = ~q;

    always @(posedge clock or negedge reset_n) begin
        if (!reset_n)
            q &lt;= 1'b0;
        else
            q &lt;= d;
    end

endmodule

// JKè§¦å‘å™¨
module jk_flip_flop (
    input  wire j,
    input  wire k,
    input  wire clock,
    input  wire reset_n,
    output reg  q,
    output wire qb
);

    assign qb = ~q;

    always @(posedge clock or negedge reset_n) begin
        if (!reset_n)
            q &lt;= 1'b0;
        else begin
            case ({j, k})
                2'b00: q &lt;= q;
                2'b01: q &lt;= 1'b0;
                2'b10: q &lt;= 1'b1;
                2'b11: q &lt;= ~q;
            endcase
        end
    end

endmodule

// Tè§¦å‘å™¨ï¼ˆè®¡æ•°è§¦å‘å™¨ï¼‰
module t_flip_flop (
    input  wire t,
    input  wire clock,
    input  wire reset_n,
    output reg  q,
    output wire qb
);

    assign qb = ~q;

    always @(posedge clock or negedge reset_n) begin
        if (!reset_n)
            q &lt;= 1'b0;
        else if (t)
            q &lt;= ~q;
        else
            q &lt;= q;
    end

endmodule
</code></pre>
<h3 id="32-è®¡æ•°å™¨è®¾è®¡"><a class="header" href="#32-è®¡æ•°å™¨è®¾è®¡">3.2 è®¡æ•°å™¨è®¾è®¡</a></h3>
<h4 id="äºŒè¿›åˆ¶è®¡æ•°å™¨"><a class="header" href="#äºŒè¿›åˆ¶è®¡æ•°å™¨">äºŒè¿›åˆ¶è®¡æ•°å™¨</a></h4>
<p>æœ€åŸºæœ¬çš„è®¡æ•°å™¨æ˜¯ç”¨Tè§¦å‘å™¨çº§è”æ„æˆçš„äºŒè¿›åˆ¶å¢è®¡æ•°å™¨ã€‚</p>
<p><strong>4ä½äºŒè¿›åˆ¶è®¡æ•°å™¨å·¥ä½œåŸç†</strong></p>
<pre><code>åˆå§‹å€¼ï¼šQ3 Q2 Q1 Q0 = 0000
ç¬¬1ä¸ªæ—¶é’Ÿè„‰å†²ï¼š0001
ç¬¬2ä¸ªæ—¶é’Ÿè„‰å†²ï¼š0010
ç¬¬3ä¸ªæ—¶é’Ÿè„‰å†²ï¼š0011
...
ç¬¬16ä¸ªæ—¶é’Ÿè„‰å†²ï¼š0000ï¼ˆæº¢å‡º,å›åˆ°0ï¼‰
</code></pre>
<h4 id="å®æˆ˜è®¾è®¡å¯é…ç½®çš„è®¡æ•°å™¨"><a class="header" href="#å®æˆ˜è®¾è®¡å¯é…ç½®çš„è®¡æ•°å™¨">å®æˆ˜ï¼šè®¾è®¡å¯é…ç½®çš„è®¡æ•°å™¨</a></h4>
<p><strong>æ–‡ä»¶ï¼šsource/counter.v</strong></p>
<pre><code class="language-verilog">// æ•°å­—ç”µè·¯ - è®¡æ•°å™¨è®¾è®¡

// Nä½äºŒè¿›åˆ¶å¢è®¡æ•°å™¨
module binary_counter #(
    parameter WIDTH = 4,
    parameter MAX = 15
) (
    input  wire                 clock,
    input  wire                 reset_n,
    input  wire                 enable,
    output wire [WIDTH-1:0]     count,
    output wire                 overflow
);

    reg [WIDTH-1:0] counter;

    assign count = counter;
    assign overflow = (counter == MAX) ? 1'b1 : 1'b0;

    always @(posedge clock or negedge reset_n) begin
        if (!reset_n)
            counter &lt;= {WIDTH{1'b0}};
        else if (enable) begin
            if (counter == MAX)
                counter &lt;= {WIDTH{1'b0}};
            else
                counter &lt;= counter + 1;
        end
    end

endmodule

// åè¿›åˆ¶è®¡æ•°å™¨ï¼ˆ0-9ï¼‰
module decimal_counter (
    input  wire         clock,
    input  wire         reset_n,
    input  wire         enable,
    output wire [3:0]   count,
    output wire         overflow
);

    reg [3:0] counter;

    assign count = counter;
    assign overflow = enable &amp; (counter == 4'b1001);

    always @(posedge clock or negedge reset_n) begin
        if (!reset_n)
            counter &lt;= 4'b0000;
        else if (enable) begin
            if (counter == 4'b1001)
                counter &lt;= 4'b0000;
            else
                counter &lt;= counter + 1;
        end
    end

endmodule

// å¯é…ç½®çš„æ¨¡Nè®¡æ•°å™¨
module modulo_n_counter #(
    parameter WIDTH = 4,
    parameter MODULUS = 10
) (
    input  wire                     clock,
    input  wire                     reset_n,
    input  wire                     enable,
    output wire [WIDTH-1:0]         count,
    output wire                     terminal_count
);

    reg [WIDTH-1:0] counter;

    assign count = counter;
    assign terminal_count = (counter == (MODULUS - 1));

    always @(posedge clock or negedge reset_n) begin
        if (!reset_n)
            counter &lt;= {WIDTH{1'b0}};
        else if (enable) begin
            if (counter == (MODULUS - 1))
                counter &lt;= {WIDTH{1'b0}};
            else
                counter &lt;= counter + 1;
        end
    end

endmodule
</code></pre>
<h3 id="33-æœ‰é™çŠ¶æ€æœºfsm"><a class="header" href="#33-æœ‰é™çŠ¶æ€æœºfsm">3.3 æœ‰é™çŠ¶æ€æœºï¼ˆFSMï¼‰</a></h3>
<h4 id="çŠ¶æ€æœºåŸºç¡€"><a class="header" href="#çŠ¶æ€æœºåŸºç¡€">çŠ¶æ€æœºåŸºç¡€</a></h4>
<p>æœ‰é™çŠ¶æ€æœºæ˜¯æ—¶åºé€»è¾‘ç”µè·¯çš„æ ¸å¿ƒè®¾è®¡æ¨¡å¼,å¹¿æ³›åº”ç”¨äºæ§åˆ¶ç³»ç»Ÿã€é€šä¿¡åè®®ã€æ•°å­—ä¿¡å·å¤„ç†ç­‰é¢†åŸŸã€‚</p>
<p><strong>çŠ¶æ€æœºçš„ä¸‰è¦ç´ ï¼š</strong></p>
<ol>
<li><strong>çŠ¶æ€é›†åˆ</strong>ï¼šç³»ç»Ÿå¯èƒ½å¤„äºçš„æ‰€æœ‰çŠ¶æ€</li>
<li><strong>è¾“å…¥é›†åˆ</strong>ï¼šå½±å“çŠ¶æ€è½¬æ¢çš„è¾“å…¥ä¿¡å·</li>
<li><strong>è½¬ç§»å‡½æ•°</strong>ï¼šå®šä¹‰çŠ¶æ€å¦‚ä½•æ ¹æ®è¾“å…¥è½¬æ¢</li>
</ol>
<p><strong>çŠ¶æ€æœºåˆ†ç±»ï¼š</strong></p>
<div class="table-wrapper"><table><thead><tr><th>ç±»å‹</th><th>æè¿°</th><th>è¾“å‡ºç‰¹ç‚¹</th></tr></thead><tbody>
<tr><td><strong>Mooreå‹</strong></td><td>è¾“å‡ºåªä¾èµ–äºå½“å‰çŠ¶æ€</td><td>è¾“å‡ºç¨³å®š,æ— æ¯›åˆº</td></tr>
<tr><td><strong>Mealyå‹</strong></td><td>è¾“å‡ºä¾èµ–äºå½“å‰çŠ¶æ€å’Œè¾“å…¥</td><td>å“åº”å¿«,å¯èƒ½æœ‰æ¯›åˆº</td></tr>
</tbody></table>
</div>
<h4 id="çŠ¶æ€æœºè®¾è®¡æ–¹æ³•"><a class="header" href="#çŠ¶æ€æœºè®¾è®¡æ–¹æ³•">çŠ¶æ€æœºè®¾è®¡æ–¹æ³•</a></h4>
<p><strong>ä¸‰æ®µå¼çŠ¶æ€æœºï¼ˆæ¨èï¼‰ï¼š</strong></p>
<pre><code class="language-verilog">// ç¬¬ä¸€æ®µï¼šçŠ¶æ€å¯„å­˜å™¨ï¼ˆæ—¶åºé€»è¾‘ï¼‰
always @(posedge clk or negedge rst_n) begin
    if (!rst_n)
        current_state &lt;= IDLE;
    else
        current_state &lt;= next_state;
end

// ç¬¬äºŒæ®µï¼šä¸‹ä¸€çŠ¶æ€é€»è¾‘ï¼ˆç»„åˆé€»è¾‘ï¼‰
always @(*) begin
    case(current_state)
        IDLE: begin
            if (start)
                next_state = PROCESS;
            else
                next_state = IDLE;
        end
        PROCESS: begin
            if (done)
                next_state = FINISH;
            else
                next_state = PROCESS;
        end
        FINISH: begin
            next_state = IDLE;
        end
        default: next_state = IDLE;
    endcase
end

// ç¬¬ä¸‰æ®µï¼šè¾“å‡ºé€»è¾‘ï¼ˆç»„åˆæˆ–æ—¶åºï¼‰
always @(posedge clk or negedge rst_n) begin
    if (!rst_n)
        output_signal &lt;= 1'b0;
    else begin
        case(current_state)
            IDLE: output_signal &lt;= 1'b0;
            PROCESS: output_signal &lt;= 1'b1;
            FINISH: output_signal &lt;= 1'b0;
            default: output_signal &lt;= 1'b0;
        endcase
    end
end
</code></pre>
<h4 id="å®æˆ˜è‡ªåŠ¨å”®è´§æœºæ§åˆ¶å™¨"><a class="header" href="#å®æˆ˜è‡ªåŠ¨å”®è´§æœºæ§åˆ¶å™¨">å®æˆ˜ï¼šè‡ªåŠ¨å”®è´§æœºæ§åˆ¶å™¨</a></h4>
<p><strong>è®¾è®¡éœ€æ±‚ï¼š</strong></p>
<ul>
<li>å•†å“ä»·æ ¼ï¼š50åˆ†</li>
<li>æ¥å—ç¡¬å¸ï¼š10åˆ†ã€25åˆ†</li>
<li>æ‰¾é›¶åŠŸèƒ½ï¼šé€€è¿˜å¤šä½™ç¡¬å¸</li>
</ul>
<p><strong>çŠ¶æ€å®šä¹‰ï¼š</strong></p>
<ul>
<li>IDLEï¼šç­‰å¾…æŠ•å¸ï¼ˆç´¯è®¡é‡‘é¢=0ï¼‰</li>
<li>AMOUNT_10ï¼šå·²æŠ•10åˆ†</li>
<li>AMOUNT_20ï¼šå·²æŠ•20åˆ†</li>
<li>AMOUNT_25ï¼šå·²æŠ•25åˆ†</li>
<li>AMOUNT_35ï¼šå·²æŠ•35åˆ†</li>
<li>AMOUNT_45ï¼šå·²æŠ•45åˆ†</li>
<li>DISPENSEï¼šå‡ºè´§å¹¶æ‰¾é›¶</li>
</ul>
<p><strong>æ–‡ä»¶ï¼šsource/vending_machine.v</strong></p>
<pre><code class="language-verilog">// è‡ªåŠ¨å”®è´§æœºçŠ¶æ€æœºè®¾è®¡

module vending_machine (
    input  wire       clk,
    input  wire       rst_n,
    input  wire       coin_10,    // æŠ•å…¥10åˆ†ç¡¬å¸
    input  wire       coin_25,    // æŠ•å…¥25åˆ†ç¡¬å¸
    output reg        dispense,   // å‡ºè´§ä¿¡å·
    output reg  [1:0] change,     // æ‰¾é›¶ï¼ˆ00=0åˆ†, 01=10åˆ†, 10=20åˆ†ï¼‰
    output reg  [5:0] amount      // å½“å‰ç´¯è®¡é‡‘é¢
);

    // çŠ¶æ€å®šä¹‰
    localparam IDLE       = 3'd0;
    localparam AMOUNT_10  = 3'd1;
    localparam AMOUNT_20  = 3'd2;
    localparam AMOUNT_25  = 3'd3;
    localparam AMOUNT_35  = 3'd4;
    localparam AMOUNT_45  = 3'd5;
    localparam DISPENSE   = 3'd6;

    reg [2:0] current_state, next_state;

    // çŠ¶æ€å¯„å­˜å™¨
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n)
            current_state &lt;= IDLE;
        else
            current_state &lt;= next_state;
    end

    // ä¸‹ä¸€çŠ¶æ€é€»è¾‘
    always @(*) begin
        case(current_state)
            IDLE: begin
                if (coin_10)
                    next_state = AMOUNT_10;
                else if (coin_25)
                    next_state = AMOUNT_25;
                else
                    next_state = IDLE;
            end

            AMOUNT_10: begin
                if (coin_10)
                    next_state = AMOUNT_20;
                else if (coin_25)
                    next_state = AMOUNT_35;
                else
                    next_state = AMOUNT_10;
            end

            AMOUNT_20: begin
                if (coin_10)
                    next_state = AMOUNT_35;  // ä¿®æ­£ï¼š20+10=30,ä½†è·³åˆ°35çŠ¶æ€ä¾¿äºç®¡ç†
                else if (coin_25)
                    next_state = AMOUNT_45;
                else
                    next_state = AMOUNT_20;
            end

            AMOUNT_25: begin
                if (coin_10)
                    next_state = AMOUNT_35;
                else if (coin_25)
                    next_state = DISPENSE;  // 50åˆ†,ç›´æ¥å‡ºè´§
                else
                    next_state = AMOUNT_25;
            end

            AMOUNT_35: begin
                if (coin_10)
                    next_state = AMOUNT_45;
                else if (coin_25)
                    next_state = DISPENSE;  // 60åˆ†,å‡ºè´§å¹¶æ‰¾é›¶
                else
                    next_state = AMOUNT_35;
            end

            AMOUNT_45: begin
                if (coin_10 || coin_25)
                    next_state = DISPENSE;  // è¾¾åˆ°50åˆ†ä»¥ä¸Š
                else
                    next_state = AMOUNT_45;
            end

            DISPENSE: begin
                next_state = IDLE;  // å‡ºè´§åå›åˆ°åˆå§‹çŠ¶æ€
            end

            default: next_state = IDLE;
        endcase
    end

    // è¾“å‡ºé€»è¾‘
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            dispense &lt;= 1'b0;
            change &lt;= 2'b00;
            amount &lt;= 6'd0;
        end else begin
            case(current_state)
                IDLE: begin
                    dispense &lt;= 1'b0;
                    change &lt;= 2'b00;
                    amount &lt;= 6'd0;
                end

                AMOUNT_10: begin
                    dispense &lt;= 1'b0;
                    amount &lt;= 6'd10;
                end

                AMOUNT_20: begin
                    dispense &lt;= 1'b0;
                    amount &lt;= 6'd20;
                end

                AMOUNT_25: begin
                    dispense &lt;= 1'b0;
                    amount &lt;= 6'd25;
                end

                AMOUNT_35: begin
                    dispense &lt;= 1'b0;
                    amount &lt;= 6'd35;
                end

                AMOUNT_45: begin
                    dispense &lt;= 1'b0;
                    amount &lt;= 6'd45;
                end

                DISPENSE: begin
                    dispense &lt;= 1'b1;
                    // è®¡ç®—æ‰¾é›¶
                    if (amount == 6'd50)
                        change &lt;= 2'b00;  // ä¸æ‰¾é›¶
                    else if (amount == 6'd55 || amount == 6'd60)
                        change &lt;= 2'b01;  // æ‰¾10åˆ†
                    else if (amount &gt;= 6'd65)
                        change &lt;= 2'b10;  // æ‰¾20åˆ†
                    else
                        change &lt;= 2'b00;
                end

                default: begin
                    dispense &lt;= 1'b0;
                    change &lt;= 2'b00;
                    amount &lt;= 6'd0;
                end
            endcase
        end
    end

endmodule
</code></pre>
<p><strong>æ–‡ä»¶ï¼štestbench/vending_machine_tb.v</strong></p>
<pre><code class="language-verilog">// è‡ªåŠ¨å”®è´§æœºæµ‹è¯•å¹³å°

module vending_machine_tb;

    reg clk, rst_n;
    reg coin_10, coin_25;
    wire dispense;
    wire [1:0] change;
    wire [5:0] amount;

    // æ—¶é’Ÿç”Ÿæˆ
    initial begin
        clk = 0;
        forever #5 clk = ~clk;
    end

    // å®ä¾‹åŒ–å”®è´§æœº
    vending_machine vm (
        .clk(clk),
        .rst_n(rst_n),
        .coin_10(coin_10),
        .coin_25(coin_25),
        .dispense(dispense),
        .change(change),
        .amount(amount)
    );

    initial begin
        $dumpfile("simulation/vending_machine.vcd");
        $dumpvars(0, vending_machine_tb);

        $display("\n========== è‡ªåŠ¨å”®è´§æœºæµ‹è¯• ==========");

        // åˆå§‹åŒ–
        rst_n = 0;
        coin_10 = 0;
        coin_25 = 0;
        #20;
        rst_n = 1;

        // æµ‹è¯•åœºæ™¯1ï¼šæŠ•å…¥2ä¸ª25åˆ†ç¡¬å¸ï¼ˆæ­£å¥½50åˆ†ï¼‰
        $display("\nåœºæ™¯1ï¼šæŠ•å…¥2ä¸ª25åˆ†ç¡¬å¸");
        #10; coin_25 = 1;
        #10; coin_25 = 0;
        #10; coin_25 = 1;
        #10; coin_25 = 0;
        #20;
        $display("å‡ºè´§ï¼š%b, æ‰¾é›¶ï¼š%dåˆ†, ç´¯è®¡ï¼š%dåˆ†", dispense, change*10, amount);

        // æµ‹è¯•åœºæ™¯2ï¼šæŠ•å…¥5ä¸ª10åˆ†ç¡¬å¸ï¼ˆæ­£å¥½50åˆ†ï¼‰
        $display("\nåœºæ™¯2ï¼šæŠ•å…¥5ä¸ª10åˆ†ç¡¬å¸");
        #20;
        repeat(5) begin
            coin_10 = 1;
            #10;
            coin_10 = 0;
            #10;
        end
        #20;
        $display("å‡ºè´§ï¼š%b, æ‰¾é›¶ï¼š%dåˆ†", dispense, change*10);

        // æµ‹è¯•åœºæ™¯3ï¼šæŠ•å…¥60åˆ†ï¼ˆéœ€è¦æ‰¾é›¶10åˆ†ï¼‰
        $display("\nåœºæ™¯3ï¼šæŠ•å…¥60åˆ†ï¼ˆéœ€æ‰¾é›¶ï¼‰");
        #20;
        coin_25 = 1; #10; coin_25 = 0;
        #10;
        coin_10 = 1; #10; coin_10 = 0;
        #10;
        coin_25 = 1; #10; coin_25 = 0;
        #20;
        $display("å‡ºè´§ï¼š%b, æ‰¾é›¶ï¼š%dåˆ†", dispense, change*10);

        #50;
        $finish;
    end

endmodule
</code></pre>
<hr />
<h2 id="æ¨¡å—å››ç¡¬ä»¶æè¿°è¯­è¨€ä¸ä»¿çœŸ"><a class="header" href="#æ¨¡å—å››ç¡¬ä»¶æè¿°è¯­è¨€ä¸ä»¿çœŸ">æ¨¡å—å››ï¼šç¡¬ä»¶æè¿°è¯­è¨€ä¸ä»¿çœŸ</a></h2>
<h3 id="41-verilogåŸºç¡€è¯­æ³•"><a class="header" href="#41-verilogåŸºç¡€è¯­æ³•">4.1 VerilogåŸºç¡€è¯­æ³•</a></h3>
<h4 id="verilogçš„è®¾è®¡ç»“æ„"><a class="header" href="#verilogçš„è®¾è®¡ç»“æ„">Verilogçš„è®¾è®¡ç»“æ„</a></h4>
<p>Verilogä»£ç çš„åŸºæœ¬æ¡†æ¶åŒ…æ‹¬ä¸‰ä¸ªä¸»è¦éƒ¨åˆ†ï¼šæ¨¡å—å®šä¹‰ã€ç«¯å£å£°æ˜å’Œå†…éƒ¨é€»è¾‘å®ç°ã€‚</p>
<pre><code class="language-verilog">module module_name (
    // ç«¯å£å£°æ˜
    input   wire    clk,
    output  reg     data_out
);

    // å†…éƒ¨ä¿¡å·å’Œå‚æ•°å£°æ˜
    reg    [7:0]    internal_reg;
    wire   [3:0]    internal_wire;

    // åˆå§‹å—ï¼ˆä»¿çœŸç”¨ï¼‰
    initial begin
        // åˆå§‹åŒ–æ“ä½œ
    end

    // æ—¶é’Ÿæ•æ„Ÿå—
    always @(posedge clk) begin
        // æ—¶åºé€»è¾‘
    end

    // ç»„åˆé€»è¾‘ï¼ˆè¿ç»­èµ‹å€¼ï¼‰
    assign internal_wire = internal_reg[3:0];

endmodule
</code></pre>
<h4 id="æ•°æ®ç±»å‹"><a class="header" href="#æ•°æ®ç±»å‹">æ•°æ®ç±»å‹</a></h4>
<div class="table-wrapper"><table><thead><tr><th>ç±»å‹</th><th>è¯´æ˜</th><th>ç”¨é€”</th></tr></thead><tbody>
<tr><td><strong>wire</strong></td><td>ç»„åˆé€»è¾‘è¿æ¥,ä¸ä¿å­˜å€¼</td><td>ç»„åˆé€»è¾‘çš„è¾“å…¥ã€è¾“å‡ºã€å†…éƒ¨è¿æ¥</td></tr>
<tr><td><strong>reg</strong></td><td>é¡ºåºé€»è¾‘å­˜å‚¨,å¯åœ¨alwayså—ä¸­èµ‹å€¼</td><td>æ—¶åºé€»è¾‘ã€è®¡æ•°å™¨ã€å¯„å­˜å™¨</td></tr>
<tr><td><strong>input</strong></td><td>æ¨¡å—è¾“å…¥ç«¯å£</td><td>æ¥æ”¶å¤–éƒ¨ä¿¡å·</td></tr>
<tr><td><strong>output</strong></td><td>æ¨¡å—è¾“å‡ºç«¯å£</td><td>è¾“å‡ºå†…éƒ¨ä¿¡å·</td></tr>
<tr><td><strong>parameter</strong></td><td>å‚æ•°å¸¸é‡</td><td>å‚æ•°åŒ–æ¨¡å—</td></tr>
<tr><td><strong>localparam</strong></td><td>å±€éƒ¨å‚æ•°å¸¸é‡</td><td>ä»…åœ¨æ¨¡å—å†…ä½¿ç”¨</td></tr>
</tbody></table>
</div>
<h4 id="è¿ç®—ç¬¦"><a class="header" href="#è¿ç®—ç¬¦">è¿ç®—ç¬¦</a></h4>
<div class="table-wrapper"><table><thead><tr><th>è¿ç®—ç¬¦</th><th>è¯´æ˜</th><th>ä¾‹å­</th></tr></thead><tbody>
<tr><td><code>+, -, *, /</code></td><td>ç®—æœ¯è¿ç®—</td><td><code>a + b</code></td></tr>
<tr><td><code>&amp;, |, ^, ~</code></td><td>æŒ‰ä½è¿ç®—</td><td><code>a &amp; b</code></td></tr>
<tr><td><code>&amp;&amp;, ||, !</code></td><td>é€»è¾‘è¿ç®—</td><td><code>(a &gt; b) &amp;&amp; (c &lt; d)</code></td></tr>
<tr><td><code>&lt;&lt;, &gt;&gt;</code></td><td>ç§»ä½è¿ç®—</td><td><code>data &lt;&lt; 1</code></td></tr>
<tr><td><code>==, !=, &lt;, &gt;</code></td><td>æ¯”è¾ƒè¿ç®—</td><td><code>count == 10</code></td></tr>
<tr><td><code>?:</code></td><td>ä¸‰å…ƒè¿ç®—ç¬¦</td><td><code>sel ? in1 : in0</code></td></tr>
<tr><td><code>{,}</code></td><td>æ‹¼æ¥è¿ç®—ç¬¦</td><td><code>{high_byte, low_byte}</code></td></tr>
</tbody></table>
</div>
<h4 id="èµ‹å€¼æ–¹å¼"><a class="header" href="#èµ‹å€¼æ–¹å¼">èµ‹å€¼æ–¹å¼</a></h4>
<p><strong>1. è¿ç»­èµ‹å€¼ï¼ˆç”¨äºç»„åˆé€»è¾‘ï¼‰</strong></p>
<pre><code class="language-verilog">assign output_signal = input_a &amp; input_b;
</code></pre>
<p><strong>2. å—èµ‹å€¼ï¼ˆç”¨äºæ—¶åºé€»è¾‘ï¼‰</strong></p>
<pre><code class="language-verilog">always @(posedge clk) begin
    q &lt;= d;             // éé˜»å¡èµ‹å€¼ï¼ˆæ—¶åºé€»è¾‘æ¨èï¼‰
end

always @(*) begin
    out = in1 | in2;    // é˜»å¡èµ‹å€¼ï¼ˆç»„åˆé€»è¾‘æ¨èï¼‰
end
</code></pre>
<h3 id="42-testbenchç¼–å†™ä¸ä»¿çœŸéªŒè¯"><a class="header" href="#42-testbenchç¼–å†™ä¸ä»¿çœŸéªŒè¯">4.2 Testbenchç¼–å†™ä¸ä»¿çœŸéªŒè¯</a></h3>
<h4 id="testbenchçš„åŸºæœ¬ç»“æ„"><a class="header" href="#testbenchçš„åŸºæœ¬ç»“æ„">Testbenchçš„åŸºæœ¬ç»“æ„</a></h4>
<pre><code class="language-verilog">module stimulus_module_testbench;

    // å®šä¹‰ä»¿çœŸä¿¡å·
    reg  input_signal;
    wire output_signal;

    // å®ä¾‹åŒ–è¢«æµ‹è¯•æ¨¡å—
    module_under_test dut (
        .input(input_signal),
        .output(output_signal)
    );

    // ç”Ÿæˆæ¿€åŠ±ä¿¡å·
    initial begin
        // VCDæ³¢å½¢æ–‡ä»¶
        $dumpfile("waveform.vcd");
        $dumpvars(0, stimulus_module_testbench);

        // æµ‹è¯•æ¿€åŠ±åºåˆ—
        input_signal = 1'b0;
        #10;
        input_signal = 1'b1;
        #10;

        $display("ä»¿çœŸå®Œæˆ");
        $finish;
    end

endmodule
</code></pre>
<h4 id="ç³»ç»Ÿä»»åŠ¡ä¸å‡½æ•°"><a class="header" href="#ç³»ç»Ÿä»»åŠ¡ä¸å‡½æ•°">ç³»ç»Ÿä»»åŠ¡ä¸å‡½æ•°</a></h4>
<div class="table-wrapper"><table><thead><tr><th>ç³»ç»Ÿä»»åŠ¡</th><th>åŠŸèƒ½</th><th>ç¤ºä¾‹</th></tr></thead><tbody>
<tr><td><code>$display</code></td><td>æ˜¾ç¤ºä¿¡æ¯</td><td><code>$display("Value = %d", var);</code></td></tr>
<tr><td><code>$monitor</code></td><td>ç›‘æ§å˜é‡å˜åŒ–</td><td><code>$monitor("Time=%t, data=%h", $time, data);</code></td></tr>
<tr><td><code>$dumpfile</code></td><td>æŒ‡å®šæ³¢å½¢æ–‡ä»¶</td><td><code>$dumpfile("wave.vcd");</code></td></tr>
<tr><td><code>$dumpvars</code></td><td>æŒ‡å®šè®°å½•å˜é‡</td><td><code>$dumpvars(0, testbench);</code></td></tr>
<tr><td><code>$time</code></td><td>å½“å‰ä»¿çœŸæ—¶é—´</td><td><code>$display("Time=%t", $time);</code></td></tr>
<tr><td><code>$random</code></td><td>ç”Ÿæˆéšæœºæ•°</td><td><code>data = $random % 256;</code></td></tr>
<tr><td><code>$finish</code></td><td>ç»“æŸä»¿çœŸ</td><td><code>$finish;</code></td></tr>
<tr><td><code>$stop</code></td><td>æš‚åœä»¿çœŸ</td><td><code>$stop;</code></td></tr>
</tbody></table>
</div>
<hr />
<h2 id="æ¨¡å—äº”fpgaè®¾è®¡å®æˆ˜"><a class="header" href="#æ¨¡å—äº”fpgaè®¾è®¡å®æˆ˜">æ¨¡å—äº”ï¼šFPGAè®¾è®¡å®æˆ˜</a></h2>
<h3 id="51-fpgaå¼€å‘æµç¨‹"><a class="header" href="#51-fpgaå¼€å‘æµç¨‹">5.1 FPGAå¼€å‘æµç¨‹</a></h3>
<h4 id="å…¸å‹çš„fpgaè®¾è®¡æµç¨‹"><a class="header" href="#å…¸å‹çš„fpgaè®¾è®¡æµç¨‹">å…¸å‹çš„FPGAè®¾è®¡æµç¨‹</a></h4>
<pre><code>1. è®¾è®¡è§„æ ¼   â†’ ç¡®å®šåŠŸèƒ½éœ€æ±‚ã€æ€§èƒ½æŒ‡æ ‡ã€æ¥å£å®šä¹‰
                â†“
2. RTLè®¾è®¡    â†’ ç”¨Verilog/VHDLæè¿°ç¡¬ä»¶é€»è¾‘
                â†“
3. åŠŸèƒ½ä»¿çœŸ   â†’ éªŒè¯é€»è¾‘æ­£ç¡®æ€§
                â†“
4. ç»¼åˆ       â†’ å°†RTLè½¬æ¢ä¸ºé—¨çº§ç”µè·¯
                â†“
5. å¸ƒå±€å¸ƒçº¿   â†’ å°†é—¨çº§ç”µè·¯æ˜ å°„åˆ°FPGAç‰©ç†èµ„æº
                â†“
6. æ—¶åºåˆ†æ   â†’ æ£€æŸ¥æ˜¯å¦æ»¡è¶³æ—¶åºçº¦æŸ
                â†“
7. ç”Ÿæˆé…ç½®æ–‡ä»¶ â†’ ç”Ÿæˆæ¯”ç‰¹æµæ–‡ä»¶
                â†“
8. ä¸‹è½½é…ç½®    â†’ å°†æ¯”ç‰¹æµä¸‹è½½åˆ°FPGA
                â†“
9. ç¡¬ä»¶æµ‹è¯•    â†’ åœ¨å®é™…ç¡¬ä»¶ä¸ŠéªŒè¯åŠŸèƒ½
</code></pre>
<h4 id="çº¦æŸæ–‡ä»¶xdc"><a class="header" href="#çº¦æŸæ–‡ä»¶xdc">çº¦æŸæ–‡ä»¶ï¼ˆXDCï¼‰</a></h4>
<p>çº¦æŸæ–‡ä»¶å®šä¹‰äº†é€»è¾‘ä¿¡å·ä¸FPGAç‰©ç†å¼•è„šçš„å¯¹åº”å…³ç³»ä»¥åŠæ—¶åºè¦æ±‚ã€‚</p>
<p><strong>XDCçº¦æŸæ–‡ä»¶ç¤ºä¾‹ï¼ˆXilinxï¼‰ï¼š</strong></p>
<pre><code class="language-tcl"># æ—¶é’Ÿçº¦æŸ
create_clock -period 10 -name clk [get_ports clk]

# ç«¯å£ä½ç½®çº¦æŸ
set_property PACKAGE_PIN P13 [get_ports clk]
set_property PACKAGE_PIN D19 [get_ports rst]
set_property PACKAGE_PIN G19 [get_ports led0]
set_property PACKAGE_PIN J19 [get_ports led1]

# IOç”µå‹æ ‡å‡†
set_property IOSTANDARD LVCMOS33 [get_ports clk]
set_property IOSTANDARD LVCMOS33 [get_ports rst]
set_property IOSTANDARD LVCMOS33 [get_ports led*]

# æ—¶åºçº¦æŸ
set_false_path -from [get_ports rst]
</code></pre>
<h3 id="52-å®æˆ˜é¡¹ç›®ledé—ªçƒæ§åˆ¶ç³»ç»Ÿ"><a class="header" href="#52-å®æˆ˜é¡¹ç›®ledé—ªçƒæ§åˆ¶ç³»ç»Ÿ">5.2 å®æˆ˜é¡¹ç›®ï¼šLEDé—ªçƒæ§åˆ¶ç³»ç»Ÿ</a></h3>
<h4 id="é¡¹ç›®éœ€æ±‚"><a class="header" href="#é¡¹ç›®éœ€æ±‚">é¡¹ç›®éœ€æ±‚</a></h4>
<p>è®¾è®¡ä¸€ä¸ªLEDé—ªçƒæ§åˆ¶ç³»ç»Ÿ,èƒ½å¤Ÿäº§ç”Ÿå¯é…ç½®çš„é—ªçƒé¢‘ç‡å’Œå ç©ºæ¯”ã€‚</p>
<p><strong>åŠŸèƒ½è§„æ ¼</strong></p>
<ul>
<li>è¾“å…¥æ—¶é’Ÿï¼š100MHz</li>
<li>è¾“å‡ºï¼šæ§åˆ¶LEDçš„ä¿¡å·</li>
<li>é—ªçƒé¢‘ç‡èŒƒå›´ï¼š1Hz ~ 10Hzï¼ˆå¯é…ç½®ï¼‰</li>
<li>å ç©ºæ¯”ï¼šå¯è°ƒï¼ˆé»˜è®¤50%ï¼‰</li>
</ul>
<p><strong>æ–‡ä»¶ï¼šsource/led_blinker.v</strong></p>
<pre><code class="language-verilog">// LEDé—ªçƒæ§åˆ¶å™¨

module led_blinker #(
    parameter CLK_FREQ = 100_000_000,
    parameter BLINK_FREQ = 1
) (
    input  wire         clk,
    input  wire         rst_n,
    output wire         led_out
);

    localparam HALF_PERIOD = CLK_FREQ / (2 * BLINK_FREQ);
    localparam COUNTER_WIDTH = $clog2(HALF_PERIOD);

    reg [COUNTER_WIDTH:0] counter;
    reg led_state;

    assign led_out = led_state;

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            counter &lt;= 0;
            led_state &lt;= 1'b0;
        end else begin
            if (counter == (HALF_PERIOD - 1)) begin
                counter &lt;= 0;
                led_state &lt;= ~led_state;
            end else begin
                counter &lt;= counter + 1;
            end
        end
    end

endmodule
</code></pre>
<h3 id="53-fpgaè®¾è®¡æœ€ä½³å®è·µ"><a class="header" href="#53-fpgaè®¾è®¡æœ€ä½³å®è·µ">5.3 FPGAè®¾è®¡æœ€ä½³å®è·µ</a></h3>
<h4 id="æ—¶åºè®¾è®¡åŸåˆ™"><a class="header" href="#æ—¶åºè®¾è®¡åŸåˆ™">æ—¶åºè®¾è®¡åŸåˆ™</a></h4>
<ol>
<li>
<p><strong>åŒæ­¥è®¾è®¡</strong></p>
<ul>
<li>æ‰€æœ‰å¯„å­˜å™¨åœ¨åŒä¸€æ—¶é’ŸåŸŸä¸­</li>
<li>é¿å…å¼‚æ­¥ä¿¡å·ç›´æ¥è¿›å…¥å…³é”®é€»è¾‘</li>
</ul>
</li>
<li>
<p><strong>æ—¶é’Ÿçº¦æŸ</strong></p>
<pre><code class="language-tcl">create_clock -period 10 -name sys_clk [get_ports clk]
set_false_path -from [get_ports async_reset]
</code></pre>
</li>
<li>
<p><strong>ç®¡é“è®¾è®¡</strong></p>
<pre><code class="language-verilog">always @(posedge clk) begin
    result1 &lt;= input1 + input2;
    result2 &lt;= result1 * coefficient;
end
</code></pre>
</li>
</ol>
<h4 id="åŠŸè€—ä¼˜åŒ–"><a class="header" href="#åŠŸè€—ä¼˜åŒ–">åŠŸè€—ä¼˜åŒ–</a></h4>
<ol>
<li>
<p><strong>æ—¶é’Ÿé—¨æ§</strong></p>
<pre><code class="language-verilog">wire gated_clock;
assign gated_clock = clock &amp; enable;
</code></pre>
</li>
<li>
<p><strong>ä½åŠŸè€—è®¾è®¡æ¨¡å¼</strong></p>
<pre><code class="language-verilog">always @(posedge clk) begin
    if (idle_counter == MAX_IDLE) begin
        power_mode &lt;= LOW_POWER;
    end
end
</code></pre>
</li>
</ol>
<hr />
<h2 id="æ¨¡å—å…­é«˜çº§ä¸»é¢˜ä¸ç³»ç»Ÿè®¾è®¡"><a class="header" href="#æ¨¡å—å…­é«˜çº§ä¸»é¢˜ä¸ç³»ç»Ÿè®¾è®¡">æ¨¡å—å…­ï¼šé«˜çº§ä¸»é¢˜ä¸ç³»ç»Ÿè®¾è®¡</a></h2>
<h3 id="61-æ€»çº¿è®¾è®¡ä¸æ¥å£åè®®"><a class="header" href="#61-æ€»çº¿è®¾è®¡ä¸æ¥å£åè®®">6.1 æ€»çº¿è®¾è®¡ä¸æ¥å£åè®®</a></h3>
<h4 id="apbæ€»çº¿advanced-peripheral-bus"><a class="header" href="#apbæ€»çº¿advanced-peripheral-bus">APBæ€»çº¿ï¼ˆAdvanced Peripheral Busï¼‰</a></h4>
<p>APBæ˜¯ARMå…¬å¸å®šä¹‰çš„ä½é€Ÿå¤–è®¾æ€»çº¿,å¹¿æ³›ç”¨äºSoCè®¾è®¡ä¸­çš„å¤–è®¾æ¥å£ã€‚</p>
<p><strong>APBæ€»çº¿ä¿¡å·</strong></p>
<div class="table-wrapper"><table><thead><tr><th>ä¿¡å·</th><th>æ–¹å‘</th><th>è¯´æ˜</th></tr></thead><tbody>
<tr><td>pclk</td><td>è¾“å…¥</td><td>æ—¶é’Ÿ</td></tr>
<tr><td>preset_n</td><td>è¾“å…¥</td><td>å¤ä½ï¼ˆä½æœ‰æ•ˆï¼‰</td></tr>
<tr><td>paddr[31:0]</td><td>è¾“å‡º</td><td>åœ°å€æ€»çº¿</td></tr>
<tr><td>pwrite</td><td>è¾“å‡º</td><td>å†™ä½¿èƒ½ï¼ˆ1=å†™,0=è¯»ï¼‰</td></tr>
<tr><td>pwdata[31:0]</td><td>è¾“å‡º</td><td>å†™æ•°æ®</td></tr>
<tr><td>prdata[31:0]</td><td>è¾“å…¥</td><td>è¯»æ•°æ®</td></tr>
<tr><td>psel</td><td>è¾“å‡º</td><td>ä»æœºé€‰æ‹©ï¼ˆé«˜æœ‰æ•ˆï¼‰</td></tr>
<tr><td>penable</td><td>è¾“å‡º</td><td>ä½¿èƒ½ä¿¡å·ï¼ˆé«˜æœ‰æ•ˆï¼‰</td></tr>
<tr><td>pready</td><td>è¾“å…¥</td><td>ä»æœºå°±ç»ªï¼ˆé«˜æœ‰æ•ˆï¼‰</td></tr>
</tbody></table>
</div>
<p><strong>æ–‡ä»¶ï¼šsource/apb_slave.v</strong></p>
<pre><code class="language-verilog">// APBä»æœºæ¥å£å®ç°

module apb_slave #(
    parameter ADDR_WIDTH = 12,
    parameter DATA_WIDTH = 32,
    parameter NUM_REGS = 16
) (
    input  wire                         pclk,
    input  wire                         preset_n,
    input  wire [ADDR_WIDTH-1:0]        paddr,
    input  wire                         pwrite,
    input  wire [DATA_WIDTH-1:0]        pwdata,
    output wire [DATA_WIDTH-1:0]        prdata,
    input  wire                         psel,
    input  wire                         penable,
    output wire                         pready,
    output wire                         pslverr
);

    reg [NUM_REGS-1:0][DATA_WIDTH-1:0] registers;

    assign pready = 1'b1;
    assign pslverr = 1'b0;

    assign prdata = psel ? registers[paddr[$clog2(NUM_REGS)-1:0]] : {DATA_WIDTH{1'b0}};

    always @(posedge pclk or negedge preset_n) begin
        if (!preset_n) begin
            registers &lt;= '{default:0};
        end else if (psel &amp;&amp; penable &amp;&amp; pwrite) begin
            registers[paddr[$clog2(NUM_REGS)-1:0]] &lt;= pwdata;
        end
    end

endmodule
</code></pre>
<h3 id="62-è·¨æ—¶é’ŸåŸŸè®¾è®¡"><a class="header" href="#62-è·¨æ—¶é’ŸåŸŸè®¾è®¡">6.2 è·¨æ—¶é’ŸåŸŸè®¾è®¡</a></h3>
<h4 id="è·¨æ—¶é’ŸåŸŸé—®é¢˜"><a class="header" href="#è·¨æ—¶é’ŸåŸŸé—®é¢˜">è·¨æ—¶é’ŸåŸŸé—®é¢˜</a></h4>
<p>å½“ä¿¡å·ä»ä¸€ä¸ªæ—¶é’ŸåŸŸä¼ é€’åˆ°å¦ä¸€ä¸ªæ—¶é’ŸåŸŸæ—¶,å¯èƒ½ä¼šå‡ºç°äºšç¨³æ€ã€æ•°æ®ä¸¢å¤±ç­‰é—®é¢˜ã€‚</p>
<p><strong>å¸¸è§é—®é¢˜ï¼š</strong></p>
<ol>
<li><strong>äºšç¨³æ€</strong>ï¼šè§¦å‘å™¨çš„å»ºç«‹æ—¶é—´å’Œä¿æŒæ—¶é—´ä¸æ»¡è¶³</li>
<li><strong>æ•°æ®ä¸¢å¤±</strong>ï¼šå¿«æ—¶é’ŸåŸŸåˆ°æ…¢æ—¶é’ŸåŸŸçš„æ•°æ®ä¼ é€’</li>
<li><strong>æ•°æ®ç›¸å…³æ€§</strong>ï¼šå¤šä½æ•°æ®çš„ä¸€è‡´æ€§</li>
</ol>
<h4 id="è§£å†³æ–¹æ¡ˆ"><a class="header" href="#è§£å†³æ–¹æ¡ˆ">è§£å†³æ–¹æ¡ˆ</a></h4>
<p><strong>1. å•bitä¿¡å·åŒæ­¥ï¼ˆåŒå¯„å­˜å™¨åŒæ­¥ï¼‰</strong></p>
<pre><code class="language-verilog">module sync_2ff (
    input  wire clk_dst,
    input  wire rst_n,
    input  wire signal_in,
    output wire signal_out
);

    reg sync_ff1, sync_ff2;

    always @(posedge clk_dst or negedge rst_n) begin
        if (!rst_n) begin
            sync_ff1 &lt;= 1'b0;
            sync_ff2 &lt;= 1'b0;
        end else begin
            sync_ff1 &lt;= signal_in;
            sync_ff2 &lt;= sync_ff1;
        end
    end

    assign signal_out = sync_ff2;

endmodule
</code></pre>
<p><strong>2. å¤šbitä¿¡å·åŒæ­¥ï¼ˆGrayç è½¬æ¢ï¼‰</strong></p>
<pre><code class="language-verilog">// äºŒè¿›åˆ¶è½¬Grayç 
module bin2gray #(parameter WIDTH = 4) (
    input  wire [WIDTH-1:0] bin,
    output wire [WIDTH-1:0] gray
);

    assign gray = bin ^ (bin &gt;&gt; 1);

endmodule

// Grayç è½¬äºŒè¿›åˆ¶
module gray2bin #(parameter WIDTH = 4) (
    input  wire [WIDTH-1:0] gray,
    output wire [WIDTH-1:0] bin
);

    genvar i;
    generate
        for (i = 0; i &lt; WIDTH; i = i + 1) begin : gray_decode
            assign bin[i] = ^(gray &gt;&gt; i);
        end
    endgenerate

endmodule
</code></pre>
<p><strong>3. å¼‚æ­¥FIFO</strong></p>
<p>å¼‚æ­¥FIFOæ˜¯è§£å†³è·¨æ—¶é’ŸåŸŸæ•°æ®ä¼ è¾“çš„ç»å…¸æ–¹æ¡ˆã€‚</p>
<pre><code class="language-verilog">module async_fifo #(
    parameter DATA_WIDTH = 8,
    parameter ADDR_WIDTH = 4
) (
    // å†™æ—¶é’ŸåŸŸ
    input  wire                     wr_clk,
    input  wire                     wr_rst_n,
    input  wire                     wr_en,
    input  wire [DATA_WIDTH-1:0]    wr_data,
    output wire                     wr_full,

    // è¯»æ—¶é’ŸåŸŸ
    input  wire                     rd_clk,
    input  wire                     rd_rst_n,
    input  wire                     rd_en,
    output wire [DATA_WIDTH-1:0]    rd_data,
    output wire                     rd_empty
);

    localparam DEPTH = 1 &lt;&lt; ADDR_WIDTH;

    // åŒå£RAM
    reg [DATA_WIDTH-1:0] mem [0:DEPTH-1];

    // è¯»å†™æŒ‡é’ˆï¼ˆGrayç ï¼‰
    reg [ADDR_WIDTH:0] wr_ptr_gray, rd_ptr_gray;
    reg [ADDR_WIDTH:0] wr_ptr_bin, rd_ptr_bin;

    // åŒæ­¥åçš„æŒ‡é’ˆ
    reg [ADDR_WIDTH:0] wr_ptr_gray_sync1, wr_ptr_gray_sync2;
    reg [ADDR_WIDTH:0] rd_ptr_gray_sync1, rd_ptr_gray_sync2;

    // å†™æ“ä½œ
    always @(posedge wr_clk or negedge wr_rst_n) begin
        if (!wr_rst_n)
            wr_ptr_bin &lt;= 0;
        else if (wr_en &amp;&amp; !wr_full) begin
            mem[wr_ptr_bin[ADDR_WIDTH-1:0]] &lt;= wr_data;
            wr_ptr_bin &lt;= wr_ptr_bin + 1;
        end
    end

    // è¯»æ“ä½œ
    always @(posedge rd_clk or negedge rd_rst_n) begin
        if (!rd_rst_n)
            rd_ptr_bin &lt;= 0;
        else if (rd_en &amp;&amp; !rd_empty)
            rd_ptr_bin &lt;= rd_ptr_bin + 1;
    end

    assign rd_data = mem[rd_ptr_bin[ADDR_WIDTH-1:0]];

    // äºŒè¿›åˆ¶è½¬Grayç 
    always @(posedge wr_clk or negedge wr_rst_n) begin
        if (!wr_rst_n)
            wr_ptr_gray &lt;= 0;
        else
            wr_ptr_gray &lt;= wr_ptr_bin ^ (wr_ptr_bin &gt;&gt; 1);
    end

    always @(posedge rd_clk or negedge rd_rst_n) begin
        if (!rd_rst_n)
            rd_ptr_gray &lt;= 0;
        else
            rd_ptr_gray &lt;= rd_ptr_bin ^ (rd_ptr_bin &gt;&gt; 1);
    end

    // åŒæ­¥å†™æŒ‡é’ˆåˆ°è¯»æ—¶é’ŸåŸŸ
    always @(posedge rd_clk or negedge rd_rst_n) begin
        if (!rd_rst_n) begin
            wr_ptr_gray_sync1 &lt;= 0;
            wr_ptr_gray_sync2 &lt;= 0;
        end else begin
            wr_ptr_gray_sync1 &lt;= wr_ptr_gray;
            wr_ptr_gray_sync2 &lt;= wr_ptr_gray_sync1;
        end
    end

    // åŒæ­¥è¯»æŒ‡é’ˆåˆ°å†™æ—¶é’ŸåŸŸ
    always @(posedge wr_clk or negedge wr_rst_n) begin
        if (!wr_rst_n) begin
            rd_ptr_gray_sync1 &lt;= 0;
            rd_ptr_gray_sync2 &lt;= 0;
        end else begin
            rd_ptr_gray_sync1 &lt;= rd_ptr_gray;
            rd_ptr_gray_sync2 &lt;= rd_ptr_gray_sync1;
        end
    end

    // ç©ºæ»¡æ ‡å¿—
    assign wr_full = (wr_ptr_gray == {~rd_ptr_gray_sync2[ADDR_WIDTH:ADDR_WIDTH-1],
                                      rd_ptr_gray_sync2[ADDR_WIDTH-2:0]});
    assign rd_empty = (rd_ptr_gray == wr_ptr_gray_sync2);

endmodule
</code></pre>
<hr />
<h2 id="æ¨¡å—ä¸ƒæ•°å­—ç³»ç»Ÿè®¾è®¡è¿›é˜¶"><a class="header" href="#æ¨¡å—ä¸ƒæ•°å­—ç³»ç»Ÿè®¾è®¡è¿›é˜¶">æ¨¡å—ä¸ƒï¼šæ•°å­—ç³»ç»Ÿè®¾è®¡è¿›é˜¶</a></h2>
<h3 id="71-æµæ°´çº¿è®¾è®¡æŠ€æœ¯"><a class="header" href="#71-æµæ°´çº¿è®¾è®¡æŠ€æœ¯">7.1 æµæ°´çº¿è®¾è®¡æŠ€æœ¯</a></h3>
<h4 id="æµæ°´çº¿çš„åŸºæœ¬æ¦‚å¿µ"><a class="header" href="#æµæ°´çº¿çš„åŸºæœ¬æ¦‚å¿µ">æµæ°´çº¿çš„åŸºæœ¬æ¦‚å¿µ</a></h4>
<p>æµæ°´çº¿æ˜¯æé«˜æ•°å­—ç³»ç»Ÿååé‡çš„é‡è¦æŠ€æœ¯ã€‚é€šè¿‡å°†å¤æ‚æ“ä½œåˆ†è§£ä¸ºå¤šä¸ªé˜¶æ®µ,æ¯ä¸ªé˜¶æ®µåœ¨ä¸åŒæ—¶é’Ÿå‘¨æœŸæ‰§è¡Œ,å¯ä»¥æ˜¾è‘—æé«˜ç³»ç»Ÿæ€§èƒ½ã€‚</p>
<p><strong>æµæ°´çº¿çš„å…³é”®æŒ‡æ ‡ï¼š</strong></p>
<div class="table-wrapper"><table><thead><tr><th>æŒ‡æ ‡</th><th>å®šä¹‰</th><th>è®¡ç®—æ–¹æ³•</th></tr></thead><tbody>
<tr><td><strong>ååé‡</strong></td><td>å•ä½æ—¶é—´å†…å®Œæˆçš„æ“ä½œæ•°</td><td>1 / æ—¶é’Ÿå‘¨æœŸ</td></tr>
<tr><td><strong>å»¶è¿Ÿ</strong></td><td>å•ä¸ªæ“ä½œå®Œæˆæ‰€éœ€æ—¶é—´</td><td>æµæ°´çº¿çº§æ•° Ã— æ—¶é’Ÿå‘¨æœŸ</td></tr>
<tr><td><strong>åŠ é€Ÿæ¯”</strong></td><td>ç›¸å¯¹äºéæµæ°´çº¿çš„æ€§èƒ½æå‡</td><td>ç†æƒ³æƒ…å†µä¸‹ç­‰äºæµæ°´çº¿çº§æ•°</td></tr>
</tbody></table>
</div>
<h4 id="å®æˆ˜æµæ°´çº¿ä¹˜æ³•å™¨"><a class="header" href="#å®æˆ˜æµæ°´çº¿ä¹˜æ³•å™¨">å®æˆ˜ï¼šæµæ°´çº¿ä¹˜æ³•å™¨</a></h4>
<p><strong>æ–‡ä»¶ï¼šsource/pipeline_multiplier.v</strong></p>
<pre><code class="language-verilog">// æµæ°´çº¿ä¹˜æ³•å™¨ï¼ˆ3çº§æµæ°´çº¿ï¼‰

module pipeline_multiplier #(
    parameter WIDTH = 8
) (
    input  wire                     clk,
    input  wire                     rst_n,
    input  wire [WIDTH-1:0]         a_in,
    input  wire [WIDTH-1:0]         b_in,
    input  wire                     valid_in,
    output reg  [2*WIDTH-1:0]       result,
    output reg                      valid_out
);

    // æµæ°´çº¿é˜¶æ®µ1ï¼šè¾“å…¥å¯„å­˜
    reg [WIDTH-1:0] a_stage1, b_stage1;
    reg valid_stage1;

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            a_stage1 &lt;= 0;
            b_stage1 &lt;= 0;
            valid_stage1 &lt;= 0;
        end else begin
            a_stage1 &lt;= a_in;
            b_stage1 &lt;= b_in;
            valid_stage1 &lt;= valid_in;
        end
    end

    // æµæ°´çº¿é˜¶æ®µ2ï¼šéƒ¨åˆ†ç§¯è®¡ç®—
    reg [2*WIDTH-1:0] partial_product;
    reg valid_stage2;

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            partial_product &lt;= 0;
            valid_stage2 &lt;= 0;
        end else begin
            partial_product &lt;= a_stage1 * b_stage1;
            valid_stage2 &lt;= valid_stage1;
        end
    end

    // æµæ°´çº¿é˜¶æ®µ3ï¼šç»“æœè¾“å‡º
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            result &lt;= 0;
            valid_out &lt;= 0;
        end else begin
            result &lt;= partial_product;
            valid_out &lt;= valid_stage2;
        end
    end

endmodule
</code></pre>
<h3 id="72-å†…å­˜è®¾è®¡"><a class="header" href="#72-å†…å­˜è®¾è®¡">7.2 å†…å­˜è®¾è®¡</a></h3>
<h4 id="å•å£ram"><a class="header" href="#å•å£ram">å•å£RAM</a></h4>
<pre><code class="language-verilog">module single_port_ram #(
    parameter DATA_WIDTH = 8,
    parameter ADDR_WIDTH = 10
) (
    input  wire                     clk,
    input  wire                     we,
    input  wire [ADDR_WIDTH-1:0]    addr,
    input  wire [DATA_WIDTH-1:0]    din,
    output reg  [DATA_WIDTH-1:0]    dout
);

    localparam DEPTH = 1 &lt;&lt; ADDR_WIDTH;
    reg [DATA_WIDTH-1:0] mem [0:DEPTH-1];

    always @(posedge clk) begin
        if (we)
            mem[addr] &lt;= din;
        dout &lt;= mem[addr];
    end

endmodule
</code></pre>
<h4 id="åŒå£ram"><a class="header" href="#åŒå£ram">åŒå£RAM</a></h4>
<pre><code class="language-verilog">module dual_port_ram #(
    parameter DATA_WIDTH = 8,
    parameter ADDR_WIDTH = 10
) (
    input  wire                     clk,

    // ç«¯å£A
    input  wire                     we_a,
    input  wire [ADDR_WIDTH-1:0]    addr_a,
    input  wire [DATA_WIDTH-1:0]    din_a,
    output reg  [DATA_WIDTH-1:0]    dout_a,

    // ç«¯å£B
    input  wire                     we_b,
    input  wire [ADDR_WIDTH-1:0]    addr_b,
    input  wire [DATA_WIDTH-1:0]    din_b,
    output reg  [DATA_WIDTH-1:0]    dout_b
);

    localparam DEPTH = 1 &lt;&lt; ADDR_WIDTH;
    reg [DATA_WIDTH-1:0] mem [0:DEPTH-1];

    // ç«¯å£Aæ“ä½œ
    always @(posedge clk) begin
        if (we_a)
            mem[addr_a] &lt;= din_a;
        dout_a &lt;= mem[addr_a];
    end

    // ç«¯å£Bæ“ä½œ
    always @(posedge clk) begin
        if (we_b)
            mem[addr_b] &lt;= din_b;
        dout_b &lt;= mem[addr_b];
    end

endmodule
</code></pre>
<h3 id="73-uarté€šä¿¡åè®®å®ç°"><a class="header" href="#73-uarté€šä¿¡åè®®å®ç°">7.3 UARTé€šä¿¡åè®®å®ç°</a></h3>
<p>UARTï¼ˆUniversal Asynchronous Receiver/Transmitterï¼‰æ˜¯æœ€å¸¸ç”¨çš„ä¸²è¡Œé€šä¿¡åè®®ã€‚</p>
<h4 id="uartåè®®åŸºç¡€"><a class="header" href="#uartåè®®åŸºç¡€">UARTåè®®åŸºç¡€</a></h4>
<p><strong>å¸§æ ¼å¼ï¼š</strong></p>
<pre><code>èµ·å§‹ä½(1bit) + æ•°æ®ä½(5-9bit) + å¥‡å¶æ ¡éªŒä½(å¯é€‰) + åœæ­¢ä½(1-2bit)

æ ‡å‡†é…ç½®ï¼š8N1ï¼ˆ8ä½æ•°æ®,æ— æ ¡éªŒ,1ä½åœæ­¢ä½ï¼‰
</code></pre>
<p><strong>æ³¢ç‰¹ç‡ï¼š</strong>
å¸¸è§æ³¢ç‰¹ç‡ï¼š9600, 19200, 38400, 57600, 115200</p>
<h4 id="uartå‘é€å™¨å®ç°"><a class="header" href="#uartå‘é€å™¨å®ç°">UARTå‘é€å™¨å®ç°</a></h4>
<p><strong>æ–‡ä»¶ï¼šsource/uart_tx.v</strong></p>
<pre><code class="language-verilog">// UARTå‘é€å™¨

module uart_tx #(
    parameter CLK_FREQ = 50_000_000,
    parameter BAUD_RATE = 115200
) (
    input  wire       clk,
    input  wire       rst_n,
    input  wire [7:0] tx_data,
    input  wire       tx_start,
    output reg        tx,
    output wire       tx_busy
);

    localparam BAUD_DIV = CLK_FREQ / BAUD_RATE;
    localparam IDLE = 2'b00;
    localparam START = 2'b01;
    localparam DATA = 2'b10;
    localparam STOP = 2'b11;

    reg [1:0] state;
    reg [$clog2(BAUD_DIV)-1:0] baud_counter;
    reg [2:0] bit_index;
    reg [7:0] tx_shift_reg;

    assign tx_busy = (state != IDLE);

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            state &lt;= IDLE;
            tx &lt;= 1'b1;
            baud_counter &lt;= 0;
            bit_index &lt;= 0;
            tx_shift_reg &lt;= 0;
        end else begin
            case(state)
                IDLE: begin
                    tx &lt;= 1'b1;
                    if (tx_start) begin
                        tx_shift_reg &lt;= tx_data;
                        state &lt;= START;
                        baud_counter &lt;= 0;
                    end
                end

                START: begin
                    tx &lt;= 1'b0;  // èµ·å§‹ä½
                    if (baud_counter == BAUD_DIV - 1) begin
                        baud_counter &lt;= 0;
                        state &lt;= DATA;
                        bit_index &lt;= 0;
                    end else begin
                        baud_counter &lt;= baud_counter + 1;
                    end
                end

                DATA: begin
                    tx &lt;= tx_shift_reg[bit_index];
                    if (baud_counter == BAUD_DIV - 1) begin
                        baud_counter &lt;= 0;
                        if (bit_index == 7)
                            state &lt;= STOP;
                        else
                            bit_index &lt;= bit_index + 1;
                    end else begin
                        baud_counter &lt;= baud_counter + 1;
                    end
                end

                STOP: begin
                    tx &lt;= 1'b1;  // åœæ­¢ä½
                    if (baud_counter == BAUD_DIV - 1) begin
                        baud_counter &lt;= 0;
                        state &lt;= IDLE;
                    end else begin
                        baud_counter &lt;= baud_counter + 1;
                    end
                end

                default: state &lt;= IDLE;
            endcase
        end
    end

endmodule
</code></pre>
<h4 id="uartæ¥æ”¶å™¨å®ç°"><a class="header" href="#uartæ¥æ”¶å™¨å®ç°">UARTæ¥æ”¶å™¨å®ç°</a></h4>
<p><strong>æ–‡ä»¶ï¼šsource/uart_rx.v</strong></p>
<pre><code class="language-verilog">// UARTæ¥æ”¶å™¨

module uart_rx #(
    parameter CLK_FREQ = 50_000_000,
    parameter BAUD_RATE = 115200
) (
    input  wire       clk,
    input  wire       rst_n,
    input  wire       rx,
    output reg  [7:0] rx_data,
    output reg        rx_valid
);

    localparam BAUD_DIV = CLK_FREQ / BAUD_RATE;
    localparam IDLE = 2'b00;
    localparam START = 2'b01;
    localparam DATA = 2'b10;
    localparam STOP = 2'b11;

    reg [1:0] state;
    reg [$clog2(BAUD_DIV)-1:0] baud_counter;
    reg [2:0] bit_index;
    reg [7:0] rx_shift_reg;
    reg [1:0] rx_sync;

    // RXä¿¡å·åŒæ­¥
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n)
            rx_sync &lt;= 2'b11;
        else
            rx_sync &lt;= {rx_sync[0], rx};
    end

    wire rx_synced = rx_sync[1];

    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            state &lt;= IDLE;
            baud_counter &lt;= 0;
            bit_index &lt;= 0;
            rx_shift_reg &lt;= 0;
            rx_data &lt;= 0;
            rx_valid &lt;= 0;
        end else begin
            rx_valid &lt;= 0;

            case(state)
                IDLE: begin
                    if (rx_synced == 0) begin  // æ£€æµ‹åˆ°èµ·å§‹ä½
                        state &lt;= START;
                        baud_counter &lt;= 0;
                    end
                end

                START: begin
                    if (baud_counter == BAUD_DIV / 2) begin
                        if (rx_synced == 0) begin  // ç¡®è®¤èµ·å§‹ä½
                            state &lt;= DATA;
                            baud_counter &lt;= 0;
                            bit_index &lt;= 0;
                        end else begin
                            state &lt;= IDLE;  // å‡èµ·å§‹ä½
                        end
                    end else begin
                        baud_counter &lt;= baud_counter + 1;
                    end
                end

                DATA: begin
                    if (baud_counter == BAUD_DIV - 1) begin
                        baud_counter &lt;= 0;
                        rx_shift_reg[bit_index] &lt;= rx_synced;
                        if (bit_index == 7)
                            state &lt;= STOP;
                        else
                            bit_index &lt;= bit_index + 1;
                    end else begin
                        baud_counter &lt;= baud_counter + 1;
                    end
                end

                STOP: begin
                    if (baud_counter == BAUD_DIV - 1) begin
                        if (rx_synced == 1) begin  // ç¡®è®¤åœæ­¢ä½
                            rx_data &lt;= rx_shift_reg;
                            rx_valid &lt;= 1;
                        end
                        state &lt;= IDLE;
                    end else begin
                        baud_counter &lt;= baud_counter + 1;
                    end
                end

                default: state &lt;= IDLE;
            endcase
        end
    end

endmodule
</code></pre>
<hr />
<h2 id="å­¦ä¹ æˆæœéªŒè¯"><a class="header" href="#å­¦ä¹ æˆæœéªŒè¯">å­¦ä¹ æˆæœéªŒè¯</a></h2>
<h3 id="æ£€éªŒæ ‡å‡†"><a class="header" href="#æ£€éªŒæ ‡å‡†">æ£€éªŒæ ‡å‡†</a></h3>
<p>å®Œæˆæœ¬æ¨¡å—å­¦ä¹ å,ä½ åº”è¯¥èƒ½å¤Ÿè¾¾åˆ°ä»¥ä¸‹æ£€éªŒæ ‡å‡†:</p>
<h4 id="æ ‡å‡†1ç†è®ºåŸºç¡€æŒæ¡"><a class="header" href="#æ ‡å‡†1ç†è®ºåŸºç¡€æŒæ¡">æ ‡å‡†1ï¼šç†è®ºåŸºç¡€æŒæ¡</a></h4>
<p><strong>è¯„ä¼°æ–¹å¼</strong>ï¼šé€šè¿‡ä»¥ä¸‹é—®é¢˜çš„å›ç­”</p>
<ul>
<li>èƒ½æ­£ç¡®è§£é‡Šå¸ƒå°”ä»£æ•°ä¸­çš„åŸºæœ¬å®šå¾‹,å¹¶è¿ç”¨å…¶åŒ–ç®€é€»è¾‘è¡¨è¾¾å¼</li>
<li>èƒ½å¤ŸåŒºåˆ†ç»„åˆé€»è¾‘å’Œæ—¶åºé€»è¾‘,è¯´æ˜å®ƒä»¬çš„åº”ç”¨åœºæ™¯</li>
<li>èƒ½å¤Ÿç†è§£è§¦å‘å™¨çš„å·¥ä½œåŸç†,è¯´æ˜å¼‚æ­¥å’ŒåŒæ­¥çš„åŒºåˆ«</li>
<li>èƒ½å¤Ÿåˆ†æä¸€ä¸ªä¸­ç­‰å¤æ‚åº¦çš„çŠ¶æ€æœº,æ¨å¯¼å‡ºå…¶æ—¶åºè¡¨</li>
</ul>
<h4 id="æ ‡å‡†2hdlç¼–ç¨‹èƒ½åŠ›"><a class="header" href="#æ ‡å‡†2hdlç¼–ç¨‹èƒ½åŠ›">æ ‡å‡†2ï¼šHDLç¼–ç¨‹èƒ½åŠ›</a></h4>
<p><strong>è¯„ä¼°æ–¹å¼</strong>ï¼šå®Œæˆä»¥ä¸‹ç¼–ç¨‹ä»»åŠ¡</p>
<ul>
<li>èƒ½ç”¨Verilogæè¿°ç»™å®šçš„ç»„åˆé€»è¾‘ç”µè·¯</li>
<li>èƒ½ç”¨Verilogè®¾è®¡æ—¶åºé€»è¾‘æ¨¡å—,åŒ…å«æ­£ç¡®çš„æ—¶é’Ÿæ•æ„Ÿæ€§</li>
<li>èƒ½ç¼–å†™å®Œæ•´çš„Testbenchå¹¶è¿›è¡Œä»¿çœŸ</li>
<li>èƒ½è¿›è¡Œæ³¢å½¢åˆ†æå¹¶è°ƒè¯•è®¾è®¡</li>
</ul>
<p><strong>éªŒè¯é¡¹ç›®</strong></p>
<pre><code>ä»»åŠ¡1ï¼šå®ç°ä¸€ä¸ª4ä½åŠ æ³•å™¨,åŒ…å«å®Œæ•´çš„Testbench
ä»»åŠ¡2ï¼šè®¾è®¡ä¸€ä¸ªè‡ªåŠ¨å”®è´§æœºçš„çŠ¶æ€æœº,æ”¯æŒå¤šç§ç¡¬å¸
ä»»åŠ¡3ï¼šè®¾è®¡ä¸€ä¸ª16Ã—8çš„RAMè¯»å†™æ§åˆ¶å™¨
</code></pre>
<h4 id="æ ‡å‡†3å·¥ç¨‹è®¾è®¡èƒ½åŠ›"><a class="header" href="#æ ‡å‡†3å·¥ç¨‹è®¾è®¡èƒ½åŠ›">æ ‡å‡†3ï¼šå·¥ç¨‹è®¾è®¡èƒ½åŠ›</a></h4>
<p><strong>è¯„ä¼°æ–¹å¼</strong>ï¼šç‹¬ç«‹å®Œæˆä¸€ä¸ªå®Œæ•´çš„è®¾è®¡é¡¹ç›®</p>
<ul>
<li>èƒ½å¤Ÿç†è§£è®¾è®¡è§„æ ¼å¹¶è½¬åŒ–ä¸ºæŠ€æœ¯æ–¹æ¡ˆ</li>
<li>èƒ½å¤Ÿè¿›è¡Œæ¨¡å—åˆ’åˆ†,æ˜ç¡®æ¨¡å—é—´çš„æ¥å£</li>
<li>èƒ½å¤Ÿè€ƒè™‘æ—¶åºã€åŠŸè€—ã€é¢ç§¯ç­‰å¤šä¸ªå› ç´ </li>
<li>èƒ½å¤Ÿè¿›è¡Œç³»ç»Ÿé›†æˆå’ŒéªŒè¯</li>
</ul>
<h4 id="æ ‡å‡†4æ•…éšœè¯Šæ–­èƒ½åŠ›"><a class="header" href="#æ ‡å‡†4æ•…éšœè¯Šæ–­èƒ½åŠ›">æ ‡å‡†4ï¼šæ•…éšœè¯Šæ–­èƒ½åŠ›</a></h4>
<p><strong>è¯„ä¼°æ–¹å¼</strong>ï¼šèƒ½å¤Ÿå¿«é€Ÿå®šä½å’Œè§£å†³è®¾è®¡é—®é¢˜</p>
<ul>
<li>èƒ½æ ¹æ®ä»¿çœŸæ³¢å½¢åˆ¤æ–­é—®é¢˜æ‰€åœ¨</li>
<li>èƒ½ä½¿ç”¨è°ƒè¯•å·¥å…·è¿›è¡Œä¿¡å·è¿½è¸ª</li>
<li>èƒ½åˆ†ææ—¶åºè¿è§„å¹¶æå‡ºè§£å†³æ–¹æ¡ˆ</li>
<li>èƒ½å¤„ç†ç»¼åˆå’Œå¸ƒå±€å¸ƒçº¿ä¸­çš„é”™è¯¯</li>
</ul>
<hr />
<h2 id="å¸¸è§é—®é¢˜ä¸è°ƒè¯•æŠ€å·§"><a class="header" href="#å¸¸è§é—®é¢˜ä¸è°ƒè¯•æŠ€å·§">å¸¸è§é—®é¢˜ä¸è°ƒè¯•æŠ€å·§</a></h2>
<h3 id="q1ä»¿çœŸè¿è¡Œåæ— ä»»ä½•è¾“å‡º"><a class="header" href="#q1ä»¿çœŸè¿è¡Œåæ— ä»»ä½•è¾“å‡º">Q1ï¼šä»¿çœŸè¿è¡Œåæ— ä»»ä½•è¾“å‡º</a></h3>
<p><strong>é—®é¢˜åŸå› </strong></p>
<ul>
<li>
<p>Testbenchä¸­æ²¡æœ‰ç”ŸæˆVCDæ³¢å½¢æ–‡ä»¶</p>
</li>
<li>
<p>ä»¿çœŸæå‰ç»“æŸï¼ˆ<span class="katex"><span class="katex-html" aria-hidden="true"><span class="base"><span class="strut" style="height:0.8889em;vertical-align:-0.1944em;"></span><span class="mord mathnormal" style="margin-right:0.10764em;">f</span><span class="mord mathnormal">ini</span><span class="mord mathnormal">s</span><span class="mord mathnormal">h</span><span class="mord cjk_fallback">è¢«æå‰è°ƒç”¨ï¼‰</span><span class="mspace" style="margin-right:0.2222em;"></span><span class="mbin">âˆ’</span><span class="mspace" style="margin-right:0.2222em;"></span></span><span class="base"><span class="strut" style="height:0.6833em;"></span><span class="mord cjk_fallback">æ¨¡å—æ²¡æœ‰æ­£ç¡®å®ä¾‹åŒ–</span><span class="mspace" style="margin-right:0.2222em;"></span><span class="mbin">âˆ—</span><span class="mspace" style="margin-right:0.2222em;"></span></span><span class="base"><span class="strut" style="height:0.6833em;"></span><span class="mord">âˆ—</span><span class="mord cjk_fallback">è§£å†³æ–¹æ¡ˆ</span><span class="mspace" style="margin-right:0.2222em;"></span><span class="mbin">âˆ—</span><span class="mspace" style="margin-right:0.2222em;"></span></span><span class="base"><span class="strut" style="height:0.8889em;vertical-align:-0.1944em;"></span><span class="mord">âˆ—</span><span class="mord">â€˜â€˜â€˜</span><span class="mord mathnormal" style="margin-right:0.03588em;">v</span><span class="mord mathnormal" style="margin-right:0.02778em;">er</span><span class="mord mathnormal">i</span><span class="mord mathnormal" style="margin-right:0.01968em;">l</span><span class="mord mathnormal">o</span><span class="mord mathnormal" style="margin-right:0.03588em;">g</span><span class="mord mathnormal">ini</span><span class="mord mathnormal">t</span><span class="mord mathnormal">ia</span><span class="mord mathnormal" style="margin-right:0.01968em;">l</span><span class="mord mathnormal">b</span><span class="mord mathnormal">e</span><span class="mord mathnormal" style="margin-right:0.03588em;">g</span><span class="mord mathnormal">in</span></span></span></span>dumpfile("waveform.vcd");
$dumpvars(0, testbench_name);</p>
<p>// æµ‹è¯•æ¿€åŠ±
...</p>
<p>#1000;
$finish;
end</p>
</li>
</ul>
<pre><code>
### Q2ï¼šå¤ä½ä¿¡å·ä¸èµ·ä½œç”¨

**è§£å†³æ–¹æ¡ˆ**
```verilog
always @(posedge clk or negedge reset_n) begin
    if (!reset_n) begin
        register &lt;= 8'h00;
        state &lt;= IDLE;
    end else begin
        // æ­£å¸¸æ“ä½œ
    end
end
</code></pre>
<h3 id="q3æ—¶åºä¸æ»¡è¶³"><a class="header" href="#q3æ—¶åºä¸æ»¡è¶³">Q3ï¼šæ—¶åºä¸æ»¡è¶³</a></h3>
<p><strong>è§£å†³æ–¹æ¡ˆ</strong></p>
<pre><code class="language-tcl"># æŸ¥çœ‹å…³é”®è·¯å¾„
report_timing -delay_type max

# ä½¿ç”¨ç®¡é“æŠ€æœ¯
# åœ¨é«˜é¢‘è·¯å¾„ä¸Šæ·»åŠ å¯„å­˜å™¨
</code></pre>
<h3 id="q4ç»¼åˆå¤±è´¥"><a class="header" href="#q4ç»¼åˆå¤±è´¥">Q4ï¼šç»¼åˆå¤±è´¥</a></h3>
<p><strong>æ£€æŸ¥æ¸…å•</strong></p>
<pre><code class="language-verilog">// å¯ç»¼åˆ
always @(posedge clk) begin
    // åªæœ‰åŒæ­¥æ“ä½œ
    // æ˜ç¡®çš„çŠ¶æ€è½¬ç§»
end
</code></pre>
<hr />
<h2 id="æ‰©å±•èµ„æºä¸è¿›é˜¶å»ºè®®"><a class="header" href="#æ‰©å±•èµ„æºä¸è¿›é˜¶å»ºè®®">æ‰©å±•èµ„æºä¸è¿›é˜¶å»ºè®®</a></h2>
<h3 id="æ¨èå­¦ä¹ èµ„æº"><a class="header" href="#æ¨èå­¦ä¹ èµ„æº">æ¨èå­¦ä¹ èµ„æº</a></h3>
<h4 id="å‚è€ƒä¹¦ç±"><a class="header" href="#å‚è€ƒä¹¦ç±">å‚è€ƒä¹¦ç±</a></h4>
<ol>
<li><strong>ã€ŠVerilog HDL é«˜çº§æ•°å­—è®¾è®¡ã€‹</strong> - Michael D. Ciletti</li>
<li><strong>ã€Šæ•°å­—é›†æˆç”µè·¯ - ç”µè·¯ã€é€»è¾‘å’Œè®¾è®¡ã€‹</strong> - Rabaey &amp; Chandrakasan</li>
<li><strong>ã€ŠFPGAè®¾è®¡å®æˆ˜ã€‹</strong> - åˆ˜å† æ­¦</li>
<li><strong>ã€ŠThe Art of FPGA Designã€‹</strong> - Ken Coffman</li>
</ol>
<h4 id="å¼€æºå·¥å…·å’Œé¡¹ç›®"><a class="header" href="#å¼€æºå·¥å…·å’Œé¡¹ç›®">å¼€æºå·¥å…·å’Œé¡¹ç›®</a></h4>
<ol>
<li>
<p><strong>å¼€æºFPGAå·¥å…·é“¾</strong></p>
<pre><code class="language-bash">git clone https://github.com/YosysHQ/yosys.git
git clone https://github.com/YosysHQ/nextpnr.git
</code></pre>
</li>
<li>
<p><strong>Verilogæ¨¡æ‹Ÿå™¨</strong></p>
<pre><code class="language-bash">sudo apt-get install iverilog gtkwave
</code></pre>
</li>
<li>
<p><strong>å­¦ä¹ é¡¹ç›®</strong></p>
<ul>
<li><strong>CV32E40P</strong> (RISC-Vå¤„ç†å™¨)</li>
<li><strong>OpenTitan</strong> (å®‰å…¨èŠ¯ç‰‡)</li>
<li><strong>LiteX</strong> - æ„å»ºå®šåˆ¶SoCçš„æ¡†æ¶</li>
</ul>
</li>
</ol>
<h3 id="è¿›é˜¶å­¦ä¹ è·¯å¾„"><a class="header" href="#è¿›é˜¶å­¦ä¹ è·¯å¾„">è¿›é˜¶å­¦ä¹ è·¯å¾„</a></h3>
<h4 id="ç¬¬ä¸€é˜¶æ®µç³»ç»Ÿçº§è®¾è®¡3-6ä¸ªæœˆ"><a class="header" href="#ç¬¬ä¸€é˜¶æ®µç³»ç»Ÿçº§è®¾è®¡3-6ä¸ªæœˆ">ç¬¬ä¸€é˜¶æ®µï¼šç³»ç»Ÿçº§è®¾è®¡ï¼ˆ3-6ä¸ªæœˆï¼‰</a></h4>
<p><strong>å­¦ä¹ å†…å®¹</strong></p>
<ul>
<li>å¾®æ¶æ„è®¾è®¡ï¼ˆæŒ‡ä»¤é›†ã€æµæ°´çº¿ã€ç¼“å­˜ï¼‰</li>
<li>ç³»ç»Ÿçº§æ€»çº¿è®¾è®¡ï¼ˆAXI, Wishboneï¼‰</li>
<li>å†…å­˜å­ç³»ç»Ÿè®¾è®¡</li>
<li>äº’è¿ç½‘ç»œ</li>
</ul>
<h4 id="ç¬¬äºŒé˜¶æ®µç¡¬ä»¶è®¾è®¡æµç¨‹3-6ä¸ªæœˆ"><a class="header" href="#ç¬¬äºŒé˜¶æ®µç¡¬ä»¶è®¾è®¡æµç¨‹3-6ä¸ªæœˆ">ç¬¬äºŒé˜¶æ®µï¼šç¡¬ä»¶è®¾è®¡æµç¨‹ï¼ˆ3-6ä¸ªæœˆï¼‰</a></h4>
<p><strong>å­¦ä¹ å†…å®¹</strong></p>
<ul>
<li>RTLç»¼åˆä¼˜åŒ–æŠ€æœ¯</li>
<li>é™æ€æ—¶åºåˆ†æï¼ˆSTAï¼‰</li>
<li>åŠŸè€—åˆ†æå’Œä¼˜åŒ–</li>
<li>å½¢å¼åŒ–éªŒè¯åŸºç¡€</li>
</ul>
<h4 id="ç¬¬ä¸‰é˜¶æ®µèŠ¯ç‰‡è®¾è®¡6-12ä¸ªæœˆ"><a class="header" href="#ç¬¬ä¸‰é˜¶æ®µèŠ¯ç‰‡è®¾è®¡6-12ä¸ªæœˆ">ç¬¬ä¸‰é˜¶æ®µï¼šèŠ¯ç‰‡è®¾è®¡ï¼ˆ6-12ä¸ªæœˆï¼‰</a></h4>
<p><strong>å­¦ä¹ å†…å®¹</strong></p>
<ul>
<li>ç‰©ç†è®¾è®¡ï¼ˆLayoutï¼‰</li>
<li>æ—¶é’Ÿæ ‘ç»¼åˆï¼ˆCTSï¼‰</li>
<li>åŠŸè€—å®Œæ•´æ€§ï¼ˆPIï¼‰åˆ†æ</li>
<li>ç”µç£å…¼å®¹æ€§ï¼ˆEMCï¼‰è€ƒè™‘</li>
<li>æµç‰‡å‰çš„å®Œæ•´éªŒè¯</li>
</ul>
<hr />
<h2 id="æ€»ç»“ä¸åç»­è¡ŒåŠ¨"><a class="header" href="#æ€»ç»“ä¸åç»­è¡ŒåŠ¨">æ€»ç»“ä¸åç»­è¡ŒåŠ¨</a></h2>
<h3 id="æ ¸å¿ƒè¦ç‚¹å›é¡¾"><a class="header" href="#æ ¸å¿ƒè¦ç‚¹å›é¡¾">æ ¸å¿ƒè¦ç‚¹å›é¡¾</a></h3>
<ol>
<li>
<p><strong>æ•°å­—ç”µè·¯æ˜¯è®¡ç®—æœºçš„åŸºç¡€</strong></p>
<ul>
<li>ä»é€»è¾‘é—¨åˆ°å¤æ‚ç³»ç»Ÿçš„é€’è¿›è¿‡ç¨‹</li>
<li>ç†è®ºä¸å®è·µç›¸ç»“åˆçš„é‡è¦æ€§</li>
</ul>
</li>
<li>
<p><strong>ç³»ç»ŸåŒ–å­¦ä¹ çš„é‡è¦æ€§</strong></p>
<ul>
<li>ä»åŸºç¡€ç†è®ºåˆ°å·¥ç¨‹å®è·µ</li>
<li>å¾ªåºæ¸è¿›åœ°æŒæ¡æ¯ä¸ªæ¨¡å—</li>
</ul>
</li>
<li>
<p><strong>åŠ¨æ‰‹å®è·µä¸å¯æ›¿ä»£</strong></p>
<ul>
<li>é€šè¿‡ç¼–å†™Verilogä»£ç åŠ æ·±ç†è§£</li>
<li>é€šè¿‡ä»¿çœŸå’Œç¡¬ä»¶éªŒè¯æŒæ¡è®¾è®¡</li>
</ul>
</li>
<li>
<p><strong>æŒç»­ä¼˜åŒ–çš„è®¾è®¡ç†å¿µ</strong></p>
<ul>
<li>æ€§èƒ½ã€åŠŸè€—ã€é¢ç§¯çš„æƒè¡¡</li>
<li>éµå¾ªè®¾è®¡æœ€ä½³å®è·µ</li>
</ul>
</li>
</ol>
<h3 id="ä¸‹ä¸€æ­¥è¡ŒåŠ¨è®¡åˆ’"><a class="header" href="#ä¸‹ä¸€æ­¥è¡ŒåŠ¨è®¡åˆ’">ä¸‹ä¸€æ­¥è¡ŒåŠ¨è®¡åˆ’</a></h3>
<p><strong>ç¬¬1-2å‘¨ï¼šå·©å›ºåŸºç¡€</strong></p>
<ul>
<li><input disabled="" type="checkbox"/>
å®Œæˆæ‰€æœ‰æ¨¡å—çš„ç†è®ºå­¦ä¹ </li>
<li><input disabled="" type="checkbox"/>
è¿è¡Œæ‰€æœ‰æä¾›çš„ä»£ç ç¤ºä¾‹</li>
<li><input disabled="" type="checkbox"/>
å°è¯•ä¿®æ”¹ä»£ç å‚æ•°è§‚å¯Ÿç»“æœ</li>
</ul>
<p><strong>ç¬¬3-4å‘¨ï¼šåŠ¨æ‰‹å®è·µ</strong></p>
<ul>
<li><input disabled="" type="checkbox"/>
è®¾è®¡3ä¸ªç‹¬ç«‹çš„å°é¡¹ç›®</li>
<li><input disabled="" type="checkbox"/>
ç¼–å†™å®Œæ•´çš„Testbench</li>
<li><input disabled="" type="checkbox"/>
å­¦ä¼šä½¿ç”¨è°ƒè¯•å·¥å…·</li>
</ul>
<p><strong>ç¬¬5-8å‘¨ï¼šæ·±åŒ–ç†è§£</strong></p>
<ul>
<li><input disabled="" type="checkbox"/>
å®Œæˆç»¼åˆè®¾è®¡é¡¹ç›®</li>
<li><input disabled="" type="checkbox"/>
å­¦ä¹ FPGAè®¾è®¡æµç¨‹</li>
<li><input disabled="" type="checkbox"/>
ç ”ç©¶ä¼˜åŒ–æŠ€æœ¯</li>
</ul>
<p><strong>ç¬¬9-12å‘¨ï¼šç³»ç»Ÿé›†æˆ</strong></p>
<ul>
<li><input disabled="" type="checkbox"/>
å®Œæˆç³»ç»Ÿçº§è®¾è®¡</li>
<li><input disabled="" type="checkbox"/>
å­¦ä¹ èŠ¯ç‰‡è®¾è®¡åŸºç¡€</li>
<li><input disabled="" type="checkbox"/>
å‚åŠ å®é™…é¡¹ç›®</li>
</ul>
<p>ç¥ä½ å­¦ä¹ è¿›æ­¥,æ—©æ—¥æˆä¸ºæ•°å­—ç”µè·¯è®¾è®¡çš„é«˜æ‰‹ï¼</p>

                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../ç¡¬ä»¶/æ€»çº¿åè®®.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <i class="fa fa-angle-left"></i>
                            </a>

                            <a rel="next prefetch" href="../ç¡¬ä»¶/æ¨¡æ‹Ÿç”µè·¯.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <i class="fa fa-angle-right"></i>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../ç¡¬ä»¶/æ€»çº¿åè®®.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <i class="fa fa-angle-left"></i>
                    </a>

                    <a rel="next prefetch" href="../ç¡¬ä»¶/æ¨¡æ‹Ÿç”µè·¯.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <i class="fa fa-angle-right"></i>
                    </a>
            </nav>

        </div>




        <script>
            window.playground_copyable = true;
        </script>


        <script src="../elasticlunr.min.js"></script>
        <script src="../theme/segmentit.umd.js"></script>
        <script src="../mark.min.js"></script>
        <script src="../theme/searcher.js"></script>

        <script src="../clipboard.min.js"></script>
        <script src="../highlight.js"></script>
        <script src="../book.js"></script>

        <!-- Custom JS scripts -->
        <script src="../theme/pagetoc.js"></script>



    </div>
    </body>
</html>

