--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n 3
-fastpaths -xml OK_imager.twx OK_imager.ncd -o OK_imager.twr OK_imager.pcf -ucf
OK_imager1.ucf

Design file:              OK_imager.ncd
Physical constraint file: OK_imager.pcf
Device,package,speed:     xc6slx45,fgg484,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X42Y108.B6), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.758ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.723ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.AQ     Tcklo                 0.515   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X51Y105.B3     net (fanout=1)        0.825   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X51Y105.B      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X51Y105.A5     net (fanout=2)        0.237   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X51Y105.A      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X49Y107.D5     net (fanout=1)        0.653   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X49Y107.D      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X42Y108.C4     net (fanout=1)        0.871   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X42Y108.C      Tilo                  0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
    SLICE_X42Y108.B6     net (fanout=1)        0.261   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
    SLICE_X42Y108.CLK    Tas                   0.349   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.723ns (1.876ns logic, 2.847ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X50Y105.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.613ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      2.578ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.AQ     Tcklo                 0.515   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X51Y105.B3     net (fanout=1)        0.825   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X51Y105.B      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X50Y105.AX     net (fanout=2)        0.865   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X50Y105.CLK    Tdick                 0.114   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      2.578ns (0.888ns logic, 1.690ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X51Y105.B3), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.748ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.713ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.AQ     Tcklo                 0.515   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X51Y105.B3     net (fanout=1)        0.825   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X51Y105.CLK    Tas                   0.373   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.713ns (0.888ns logic, 0.825ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X51Y105.B3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.830ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.865ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.AQ     Tcklo                 0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X51Y105.B3     net (fanout=1)        0.415   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X51Y105.CLK    Tah         (-Th)    -0.215   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.865ns (0.450ns logic, 0.415ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X50Y105.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.221ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.256ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.AQ     Tcklo                 0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X51Y105.B3     net (fanout=1)        0.415   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X51Y105.B      Tilo                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X50Y105.AX     net (fanout=2)        0.402   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X50Y105.CLK    Tckdi       (-Th)    -0.048   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.256ns (0.439ns logic, 0.817ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X42Y108.B6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.223ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.258ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y105.AQ     Tcklo                 0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X51Y105.B3     net (fanout=1)        0.415   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X51Y105.B      Tilo                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X51Y105.A5     net (fanout=2)        0.073   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X51Y105.A      Tilo                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X49Y107.D5     net (fanout=1)        0.282   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X49Y107.D      Tilo                  0.156   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X42Y108.C4     net (fanout=1)        0.374   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X42Y108.C      Tilo                  0.142   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
    SLICE_X42Y108.B6     net (fanout=1)        0.079   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
    SLICE_X42Y108.CLK    Tah         (-Th)    -0.190   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O125
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.258ns (1.035ns logic, 1.223ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;

 12 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X53Y105.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.992ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      2.759ns (Levels of Logic = 0)
  Clock Path Skew:      -3.879ns (2.676 - 6.555)
  Source Clock:         c3_clk0 rising at 0.000ns
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    0.354ns

  Clock Uncertainty:          0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.226ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y99.AQ      Tcko                  0.525   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X53Y105.SR     net (fanout=11)       1.954   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
    SLICE_X53Y105.CLK    Trck                  0.280   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.759ns (0.805ns logic, 1.954ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X53Y105.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.258ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.258ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y106.BQ     Tcko                  0.525   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X52Y106.D1     net (fanout=4)        1.598   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X52Y106.D      Tilo                  0.254   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X55Y102.B6     net (fanout=12)       0.831   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X55Y102.B      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X53Y105.CLK    net (fanout=4)        0.791   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.258ns (1.038ns logic, 3.220ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.016ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.016ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y106.BQ     Tcko                  0.430   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X53Y106.C5     net (fanout=3)        1.279   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X53Y106.CMUX   Tilo                  0.337   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X55Y102.B5     net (fanout=9)        0.920   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X55Y102.B      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X53Y105.CLK    net (fanout=4)        0.791   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.016ns (1.026ns logic, 2.990ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.895ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.895ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y110.AQ     Tcko                  0.430   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X54Y110.A3     net (fanout=1)        0.945   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X54Y110.A      Tilo                  0.235   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X55Y102.B4     net (fanout=12)       1.235   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X55Y102.B      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X53Y105.CLK    net (fanout=4)        0.791   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.895ns (0.924ns logic, 2.971ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X53Y105.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.178ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.456ns (Levels of Logic = 0)
  Clock Path Skew:      -0.076ns (2.276 - 2.352)
  Source Clock:         c3_clk0 rising at 0.000ns
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    0.354ns

  Clock Uncertainty:          0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.226ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y99.AQ      Tcko                  0.234   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X53Y105.SR     net (fanout=11)       1.067   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
    SLICE_X53Y105.CLK    Tremck      (-Th)    -0.155   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.456ns (0.389ns logic, 1.067ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3739 paths analyzed, 723 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.192ns.
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18 (RAMB16_X2Y6.ENA), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      17.157ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y105.CQ     Tcko                  0.525   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X34Y107.C2     net (fanout=9)        3.161   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X34Y107.CMUX   Tilo                  0.326   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X34Y107.B1     net (fanout=1)        1.013   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X34Y107.BMUX   Tilo                  0.326   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB16_X2Y6.ENA      net (fanout=19)      11.586   icon_control0<6>
    RAMB16_X2Y6.CLKA     Trcck_ENA             0.220   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                     17.157ns (1.397ns logic, 15.760ns route)
                                                       (8.1% logic, 91.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      17.024ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y105.AQ     Tcko                  0.525   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X34Y107.C4     net (fanout=9)        3.028   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X34Y107.CMUX   Tilo                  0.326   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X34Y107.B1     net (fanout=1)        1.013   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X34Y107.BMUX   Tilo                  0.326   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB16_X2Y6.ENA      net (fanout=19)      11.586   icon_control0<6>
    RAMB16_X2Y6.CLKA     Trcck_ENA             0.220   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                     17.024ns (1.397ns logic, 15.627ns route)
                                                       (8.2% logic, 91.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      16.861ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y105.BQ     Tcko                  0.525   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X34Y107.C1     net (fanout=9)        2.865   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X34Y107.CMUX   Tilo                  0.326   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X34Y107.B1     net (fanout=1)        1.013   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X34Y107.BMUX   Tilo                  0.326   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB16_X2Y6.ENA      net (fanout=19)      11.586   icon_control0<6>
    RAMB16_X2Y6.CLKA     Trcck_ENA             0.220   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                     16.861ns (1.397ns logic, 15.464ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_TDO_reg (SLICE_X57Y107.B4), 62 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      17.074ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y60.DOA0    Trcko_DOA             2.100   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18
    SLICE_X13Y109.C4     net (fanout=1)        6.032   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<8>
    SLICE_X13Y109.C      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_92
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_92
    SLICE_X44Y109.D4     net (fanout=1)        4.109   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_92
    SLICE_X44Y109.CMUX   Topdc                 0.456   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_7
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7
    SLICE_X34Y107.A1     net (fanout=1)        1.655   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X34Y107.AMUX   Tilo                  0.326   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X57Y107.B4     net (fanout=1)        1.764   icon_control0<3>
    SLICE_X57Y107.CLK    Tas                   0.373   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.074ns (3.514ns logic, 13.560ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      16.896ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y60.DOA1    Trcko_DOA             2.100   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[4].u_ramb18/U_RAMB18
    SLICE_X13Y109.C5     net (fanout=1)        5.854   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<9>
    SLICE_X13Y109.C      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_92
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_92
    SLICE_X44Y109.D4     net (fanout=1)        4.109   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_92
    SLICE_X44Y109.CMUX   Topdc                 0.456   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_7
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_41
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7
    SLICE_X34Y107.A1     net (fanout=1)        1.655   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X34Y107.AMUX   Tilo                  0.326   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X57Y107.B4     net (fanout=1)        1.764   icon_control0<3>
    SLICE_X57Y107.CLK    Tas                   0.373   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.896ns (3.514ns logic, 13.382ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[12].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      16.201ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[12].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y14.DOA0    Trcko_DOA             2.100   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[12].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[12].u_ramb18/U_RAMB18
    SLICE_X37Y109.D1     net (fanout=1)        8.329   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<24>
    SLICE_X37Y109.D      Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_81
    SLICE_X44Y109.C3     net (fanout=1)        0.965   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_81
    SLICE_X44Y109.CMUX   Tilo                  0.430   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_7
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_31
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7
    SLICE_X34Y107.A1     net (fanout=1)        1.655   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X34Y107.AMUX   Tilo                  0.326   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X57Y107.B4     net (fanout=1)        1.764   icon_control0<3>
    SLICE_X57Y107.CLK    Tas                   0.373   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     16.201ns (3.488ns logic, 12.713ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18 (RAMB16_X2Y8.ENA), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      16.650ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y105.CQ     Tcko                  0.525   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X34Y107.C2     net (fanout=9)        3.161   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X34Y107.CMUX   Tilo                  0.326   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X34Y107.B1     net (fanout=1)        1.013   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X34Y107.BMUX   Tilo                  0.326   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB16_X2Y8.ENA      net (fanout=19)      11.079   icon_control0<6>
    RAMB16_X2Y8.CLKA     Trcck_ENA             0.220   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                     16.650ns (1.397ns logic, 15.253ns route)
                                                       (8.4% logic, 91.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      16.517ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y105.AQ     Tcko                  0.525   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X34Y107.C4     net (fanout=9)        3.028   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X34Y107.CMUX   Tilo                  0.326   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X34Y107.B1     net (fanout=1)        1.013   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X34Y107.BMUX   Tilo                  0.326   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB16_X2Y8.ENA      net (fanout=19)      11.079   icon_control0<6>
    RAMB16_X2Y8.CLKA     Trcck_ENA             0.220   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                     16.517ns (1.397ns logic, 15.120ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      16.354ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y105.BQ     Tcko                  0.525   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X34Y107.C1     net (fanout=9)        2.865   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X34Y107.CMUX   Tilo                  0.326   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X34Y107.B1     net (fanout=1)        1.013   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X34Y107.BMUX   Tilo                  0.326   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB16_X2Y8.ENA      net (fanout=19)      11.079   icon_control0<6>
    RAMB16_X2Y8.CLKA     Trcck_ENA             0.220   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[8].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                     16.354ns (1.397ns logic, 14.957ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL (SLICE_X8Y101.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.394ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.394ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y101.CQ      Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL
    SLICE_X8Y101.DX      net (fanout=2)        0.146   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<3>
    SLICE_X8Y101.CLK     Tckdi       (-Th)    -0.048   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.394ns (0.248ns logic, 0.146ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL (SLICE_X13Y101.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.408ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.408ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y101.CQ     Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL
    SLICE_X13Y101.DX     net (fanout=2)        0.151   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<11>
    SLICE_X13Y101.CLK    Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.408ns (0.257ns logic, 0.151ns route)
                                                       (63.0% logic, 37.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X51Y105.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.433ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.433ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y105.AQ     Tcko                  0.200   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    SLICE_X51Y105.B6     net (fanout=1)        0.018   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
    SLICE_X51Y105.CLK    Tah         (-Th)    -0.215   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.433ns (0.415ns logic, 0.018ns route)
                                                       (95.8% logic, 4.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 26.430ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[12].u_ramb18/U_RAMB18/CLKA
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[12].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X0Y14.CLKA
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 26.430ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18/CLKA
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X0Y54.CLKA
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 26.430ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKA
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X0Y62.CLKA
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.631ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (SLICE_X52Y105.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.596ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y110.AQ     Tcko                  0.430   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X57Y110.C3     net (fanout=3)        0.375   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X57Y110.C      Tilo                  0.259   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X52Y105.CE     net (fanout=3)        1.219   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X52Y105.CLK    Tceck                 0.313   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.596ns (1.002ns logic, 1.594ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (SLICE_X52Y105.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.552ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y110.AQ     Tcko                  0.430   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X57Y110.C3     net (fanout=3)        0.375   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X57Y110.C      Tilo                  0.259   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X52Y105.CE     net (fanout=3)        1.219   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X52Y105.CLK    Tceck                 0.269   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.552ns (0.958ns logic, 1.594ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (SLICE_X52Y105.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    12.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.549ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y110.AQ     Tcko                  0.430   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X57Y110.C3     net (fanout=3)        0.375   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X57Y110.C      Tilo                  0.259   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X52Y105.CE     net (fanout=3)        1.219   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X52Y105.CLK    Tceck                 0.266   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.549ns (0.955ns logic, 1.594ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X59Y110.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.782ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.817ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y110.AQ     Tcko                  0.198   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X56Y110.C1     net (fanout=3)        0.262   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X56Y110.C      Tilo                  0.156   icon_control0<1>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X59Y110.SR     net (fanout=3)        0.332   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X59Y110.CLK    Tcksr       (-Th)     0.131   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      0.817ns (0.223ns logic, 0.594ns route)
                                                       (27.3% logic, 72.7% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X59Y110.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.785ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.820ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y110.AQ     Tcko                  0.198   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X56Y110.C1     net (fanout=3)        0.262   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X56Y110.C      Tilo                  0.156   icon_control0<1>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X59Y110.SR     net (fanout=3)        0.332   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X59Y110.CLK    Tcksr       (-Th)     0.128   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      0.820ns (0.226ns logic, 0.594ns route)
                                                       (27.6% logic, 72.4% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (SLICE_X59Y110.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.792ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.827ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y110.AQ     Tcko                  0.198   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X56Y110.C1     net (fanout=3)        0.262   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X56Y110.C      Tilo                  0.156   icon_control0<1>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X59Y110.SR     net (fanout=3)        0.332   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X59Y110.CLK    Tcksr       (-Th)     0.121   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      0.827ns (0.233ns logic, 0.594ns route)
                                                       (28.2% logic, 71.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.998ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X57Y110.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.963ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y110.AQ     Tcko                  0.430   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X57Y110.A6     net (fanout=3)        0.160   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X57Y110.CLK    Tas                   0.373   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.963ns (0.803ns logic, 0.160ns route)
                                                       (83.4% logic, 16.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X57Y110.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y110.AQ     Tcko                  0.198   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X57Y110.A6     net (fanout=3)        0.031   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X57Y110.CLK    Tah         (-Th)    -0.215   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.413ns logic, 0.031ns route)
                                                       (93.0% logic, 7.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 1244 paths analyzed, 167 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2 (SLICE_X8Y106.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     9.594ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      9.559ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    c3_clk0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y106.BQ     Tcko                  0.525   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X52Y106.D1     net (fanout=4)        1.598   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X52Y106.D      Tilo                  0.254   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X34Y107.D1     net (fanout=12)       2.510   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X34Y107.D      Tilo                  0.254   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_HCE
    SLICE_X8Y106.SR      net (fanout=3)        4.135   icon_control0<23>
    SLICE_X8Y106.CLK     Trck                  0.283   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly2<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      9.559ns (1.316ns logic, 8.243ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.097ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      9.062ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    c3_clk0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y106.BQ     Tcko                  0.430   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X53Y106.C5     net (fanout=3)        1.279   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X53Y106.C      Tilo                  0.259   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP1
    SLICE_X34Y107.D4     net (fanout=9)        2.422   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<1>
    SLICE_X34Y107.D      Tilo                  0.254   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_HCE
    SLICE_X8Y106.SR      net (fanout=3)        4.135   icon_control0<23>
    SLICE_X8Y106.CLK     Trck                  0.283   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly2<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      9.062ns (1.226ns logic, 7.836ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.986ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2 (FF)
  Data Path Delay:      8.951ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    c3_clk0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y106.AQ     Tcko                  0.525   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X52Y106.D4     net (fanout=4)        0.990   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X52Y106.D      Tilo                  0.254   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X34Y107.D1     net (fanout=12)       2.510   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X34Y107.D      Tilo                  0.254   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_HCE
    SLICE_X8Y106.SR      net (fanout=3)        4.135   icon_control0<23>
    SLICE_X8Y106.CLK     Trck                  0.283   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly2<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2
    -------------------------------------------------  ---------------------------
    Total                                      8.951ns (1.316ns logic, 7.635ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X11Y106.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     9.400ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      9.365ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    c3_clk0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y106.BQ     Tcko                  0.525   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X52Y106.D1     net (fanout=4)        1.598   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X52Y106.D      Tilo                  0.254   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X34Y107.D1     net (fanout=12)       2.510   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X34Y107.D      Tilo                  0.254   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_HCE
    SLICE_X11Y106.SR     net (fanout=3)        3.903   icon_control0<23>
    SLICE_X11Y106.CLK    Trck                  0.321   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      9.365ns (1.354ns logic, 8.011ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.903ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      8.868ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    c3_clk0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y106.BQ     Tcko                  0.430   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X53Y106.C5     net (fanout=3)        1.279   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X53Y106.C      Tilo                  0.259   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP1
    SLICE_X34Y107.D4     net (fanout=9)        2.422   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<1>
    SLICE_X34Y107.D      Tilo                  0.254   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_HCE
    SLICE_X11Y106.SR     net (fanout=3)        3.903   icon_control0<23>
    SLICE_X11Y106.CLK    Trck                  0.321   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      8.868ns (1.264ns logic, 7.604ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.792ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      8.757ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    c3_clk0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y106.AQ     Tcko                  0.525   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X52Y106.D4     net (fanout=4)        0.990   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X52Y106.D      Tilo                  0.254   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X34Y107.D1     net (fanout=12)       2.510   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X34Y107.D      Tilo                  0.254   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_HCE
    SLICE_X11Y106.SR     net (fanout=3)        3.903   icon_control0<23>
    SLICE_X11Y106.CLK    Trck                  0.321   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[3].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[0].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      8.757ns (1.354ns logic, 7.403ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X21Y94.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     8.012ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      7.977ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    c3_clk0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y105.CQ     Tcko                  0.525   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X34Y107.C2     net (fanout=9)        3.161   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X34Y107.CMUX   Tilo                  0.326   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X34Y107.B1     net (fanout=1)        1.013   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X34Y107.B      Tilo                  0.254   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE
    SLICE_X21Y94.SR      net (fanout=3)        2.319   icon_control0<22>
    SLICE_X21Y94.CLK     Trck                  0.379   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      7.977ns (1.484ns logic, 6.493ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.879ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      7.844ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    c3_clk0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y105.AQ     Tcko                  0.525   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X34Y107.C4     net (fanout=9)        3.028   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X34Y107.CMUX   Tilo                  0.326   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X34Y107.B1     net (fanout=1)        1.013   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X34Y107.B      Tilo                  0.254   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE
    SLICE_X21Y94.SR      net (fanout=3)        2.319   icon_control0<22>
    SLICE_X21Y94.CLK     Trck                  0.379   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      7.844ns (1.484ns logic, 6.360ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.716ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      7.681ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    c3_clk0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y105.BQ     Tcko                  0.525   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X34Y107.C1     net (fanout=9)        2.865   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X34Y107.CMUX   Tilo                  0.326   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[2].U_LUT
    SLICE_X34Y107.B1     net (fanout=1)        1.013   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<2>
    SLICE_X34Y107.B      Tilo                  0.254   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE
    SLICE_X21Y94.SR      net (fanout=3)        2.319   icon_control0<22>
    SLICE_X21Y94.CLK     Trck                  0.379   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[3].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      7.681ns (1.484ns logic, 6.197ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[12].U_iCAP_ADDR (SLICE_X27Y104.A5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.569ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[12].U_iCAP_ADDR (FF)
  Data Path Delay:      0.604ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    c3_clk0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[12].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y104.AQ     Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[12].U_SEL
    SLICE_X27Y104.A5     net (fanout=2)        0.191   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<13>
    SLICE_X27Y104.CLK    Tah         (-Th)    -0.215   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<12>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[12].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[12].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.604ns (0.413ns logic, 0.191ns route)
                                                       (68.4% logic, 31.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[8].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (SLICE_X52Y81.CIN), 4 paths
--------------------------------------------------------------------------------
Delay (hold path):      0.659ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[8].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[8].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (FF)
  Data Path Delay:      0.694ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    c3_clk0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[8].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[8].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y80.COUT    Twosco                0.575   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[8].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[8].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[8].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y81.CIN     net (fanout=1)        0.001   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[8].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y81.CLK     Tckcin      (-Th)    -0.118   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[8].U_M/U_MU/DOUT_tmp
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[8].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[8].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    -------------------------------------------------  ---------------------------
    Total                                      0.694ns (0.693ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.666ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[8].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[8].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (FF)
  Data Path Delay:      0.701ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    c3_clk0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[8].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[8].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y80.COUT    Twosco                0.582   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[8].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[8].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[8].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y81.CIN     net (fanout=1)        0.001   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[8].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y81.CLK     Tckcin      (-Th)    -0.118   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[8].U_M/U_MU/DOUT_tmp
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[8].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[8].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    -------------------------------------------------  ---------------------------
    Total                                      0.701ns (0.700ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.735ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[8].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[8].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (FF)
  Data Path Delay:      0.770ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    c3_clk0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[8].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[8].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y80.COUT    Twosco                0.651   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[8].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[8].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[8].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X52Y81.CIN     net (fanout=1)        0.001   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[8].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X52Y81.CLK     Tckcin      (-Th)    -0.118   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[8].U_M/U_MU/DOUT_tmp
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[8].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[8].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    -------------------------------------------------  ---------------------------
    Total                                      0.770ns (0.769ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (SLICE_X56Y101.CIN), 4 paths
--------------------------------------------------------------------------------
Delay (hold path):      0.659ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (FF)
  Data Path Delay:      0.694ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    c3_clk0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y100.COUT   Twosco                0.575   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLD
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X56Y101.CIN    net (fanout=1)        0.001   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X56Y101.CLK    Tckcin      (-Th)    -0.118   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/DOUT_tmp
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    -------------------------------------------------  ---------------------------
    Total                                      0.694ns (0.693ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.666ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (FF)
  Data Path Delay:      0.701ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    c3_clk0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y100.COUT   Twosco                0.582   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLC
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X56Y101.CIN    net (fanout=1)        0.001   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X56Y101.CLK    Tckcin      (-Th)    -0.118   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/DOUT_tmp
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    -------------------------------------------------  ---------------------------
    Total                                      0.701ns (0.700ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------
Delay (hold path):      0.735ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG (FF)
  Data Path Delay:      0.770ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    c3_clk0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y100.COUT   Twosco                0.651   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_SRLB
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD
    SLICE_X56Y101.CIN    net (fanout=1)        0.001   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/U_MUXD/O
    SLICE_X56Y101.CLK    Tckcin      (-Th)    -0.118   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/DOUT_tmp
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.U_MUXF
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[7].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/I_IS_TERMINATION_SLICE_NE0.I_USE_OUTPUT_REG_NE0.U_OREG
    -------------------------------------------------  ---------------------------
    Total                                      0.770ns (0.769ns logic, 0.001ns route)
                                                       (99.9% logic, 0.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 523 paths analyzed, 281 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X18Y93.A2), 15 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.161ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      5.161ns (Levels of Logic = 3)
  Source Clock:         c3_clk0 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y99.BQ      Tcko                  0.430   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<5>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X22Y96.A4      net (fanout=18)       1.832   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<5>
    SLICE_X22Y96.A       Tilo                  0.254   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
    SLICE_X22Y96.B6      net (fanout=1)        0.143   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O2
    SLICE_X22Y96.B       Tilo                  0.254   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O22
    SLICE_X22Y96.D1      net (fanout=2)        0.598   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
    SLICE_X22Y96.CMUX    Topdc                 0.456   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O25_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O25
    SLICE_X18Y93.A2      net (fanout=1)        1.194   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<1>
    -------------------------------------------------  ---------------------------
    Total                                      5.161ns (1.394ns logic, 3.767ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.813ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      4.813ns (Levels of Logic = 3)
  Source Clock:         c3_clk0 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y99.BQ      Tcko                  0.430   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<5>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X22Y96.A4      net (fanout=18)       1.832   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<5>
    SLICE_X22Y96.A       Tilo                  0.254   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
    SLICE_X22Y96.B6      net (fanout=1)        0.143   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O2
    SLICE_X22Y96.B       Tilo                  0.254   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O22
    SLICE_X22Y96.C6      net (fanout=2)        0.276   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
    SLICE_X22Y96.CMUX    Tilo                  0.430   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O25_G
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O25
    SLICE_X18Y93.A2      net (fanout=1)        1.194   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<1>
    -------------------------------------------------  ---------------------------
    Total                                      4.813ns (1.368ns logic, 3.445ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.697ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      4.697ns (Levels of Logic = 3)
  Source Clock:         c3_clk0 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y99.BQ      Tcko                  0.525   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X22Y96.A6      net (fanout=18)       1.273   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<1>
    SLICE_X22Y96.A       Tilo                  0.254   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
    SLICE_X22Y96.B6      net (fanout=1)        0.143   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O2
    SLICE_X22Y96.B       Tilo                  0.254   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O22
    SLICE_X22Y96.D1      net (fanout=2)        0.598   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
    SLICE_X22Y96.CMUX    Topdc                 0.456   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O25_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O25
    SLICE_X18Y93.A2      net (fanout=1)        1.194   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<1>
    -------------------------------------------------  ---------------------------
    Total                                      4.697ns (1.489ns logic, 3.208ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X14Y95.C2), 15 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.139ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      5.139ns (Levels of Logic = 3)
  Source Clock:         c3_clk0 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y99.BQ      Tcko                  0.430   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<5>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[5].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X13Y98.B3      net (fanout=18)       0.624   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<5>
    SLICE_X13Y98.B       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O2
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
    SLICE_X22Y95.B6      net (fanout=1)        1.190   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O2
    SLICE_X22Y95.B       Tilo                  0.254   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/DOUT_tmp
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O22
    SLICE_X22Y95.D1      net (fanout=2)        0.598   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
    SLICE_X22Y95.CMUX    Topdc                 0.456   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/DOUT_tmp
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O25_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O25
    SLICE_X14Y95.C2      net (fanout=1)        1.328   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<15>
    -------------------------------------------------  ---------------------------
    Total                                      5.139ns (1.399ns logic, 3.740ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.134ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      5.134ns (Levels of Logic = 3)
  Source Clock:         c3_clk0 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y99.BQ      Tcko                  0.525   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X13Y98.B5      net (fanout=18)       0.524   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<1>
    SLICE_X13Y98.B       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O2
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
    SLICE_X22Y95.B6      net (fanout=1)        1.190   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O2
    SLICE_X22Y95.B       Tilo                  0.254   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/DOUT_tmp
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O22
    SLICE_X22Y95.D1      net (fanout=2)        0.598   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
    SLICE_X22Y95.CMUX    Topdc                 0.456   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/DOUT_tmp
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O25_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O25
    SLICE_X14Y95.C2      net (fanout=1)        1.328   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<15>
    -------------------------------------------------  ---------------------------
    Total                                      5.134ns (1.494ns logic, 3.640ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.810ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      4.810ns (Levels of Logic = 2)
  Source Clock:         c3_clk0 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y99.AQ      Tcko                  0.430   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<5>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X22Y97.A5      net (fanout=34)       1.769   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<0>
    SLICE_X22Y97.A       Tilo                  0.254   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O22
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O23
    SLICE_X22Y95.C3      net (fanout=2)        0.599   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O22
    SLICE_X22Y95.CMUX    Tilo                  0.430   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[2].U_M/U_MU/DOUT_tmp
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O25_G
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O25
    SLICE_X14Y95.C2      net (fanout=1)        1.328   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<15>
    -------------------------------------------------  ---------------------------
    Total                                      4.810ns (1.114ns logic, 3.696ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].SI_CFG/I_YESLUT6.U_SRLC16E (SLICE_X10Y102.A2), 15 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.949ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      4.949ns (Levels of Logic = 3)
  Source Clock:         c3_clk0 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y95.AQ      Tcko                  0.525   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[4].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X7Y104.A6      net (fanout=18)       1.257   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<4>
    SLICE_X7Y104.A       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<43>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
    SLICE_X6Y103.B6      net (fanout=1)        0.360   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O2
    SLICE_X6Y103.B       Tilo                  0.254   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O22
    SLICE_X6Y103.D1      net (fanout=2)        0.598   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
    SLICE_X6Y103.CMUX    Topdc                 0.456   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O25_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O25
    SLICE_X10Y102.A2     net (fanout=1)        1.240   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<2>
    -------------------------------------------------  ---------------------------
    Total                                      4.949ns (1.494ns logic, 3.455ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.708ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      4.708ns (Levels of Logic = 3)
  Source Clock:         c3_clk0 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y100.CQ     Tcko                  0.430   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<6>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[6].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X7Y104.A4      net (fanout=18)       1.111   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<6>
    SLICE_X7Y104.A       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/sel<43>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
    SLICE_X6Y103.B6      net (fanout=1)        0.360   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O2
    SLICE_X6Y103.B       Tilo                  0.254   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O22
    SLICE_X6Y103.D1      net (fanout=2)        0.598   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
    SLICE_X6Y103.CMUX    Topdc                 0.456   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O25_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O25
    SLICE_X10Y102.A2     net (fanout=1)        1.240   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<2>
    -------------------------------------------------  ---------------------------
    Total                                      4.708ns (1.399ns logic, 3.309ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.628ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].SI_CFG/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      4.628ns (Levels of Logic = 2)
  Source Clock:         c3_clk0 rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG to U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].SI_CFG/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y99.AQ      Tcko                  0.430   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<5>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/I_MC_NO.U_NO_MC_REG
    SLICE_X7Y103.A5      net (fanout=34)       1.495   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/trigCondIn<0>
    SLICE_X7Y103.A       Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/state<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O23
    SLICE_X6Y103.D5      net (fanout=2)        0.748   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O22
    SLICE_X6Y103.CMUX    Topdc                 0.456   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O21
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O25_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_MUS.U_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O25
    SLICE_X10Y102.A2     net (fanout=1)        1.240   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/mux_out<2>
    -------------------------------------------------  ---------------------------
    Total                                      4.628ns (1.145ns logic, 3.483ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 9.92 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 9.92 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.580ns (period - (min low pulse limit / (low pulse / period)))
  Period: 9.920ns
  Low pulse: 4.960ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: hostIF/dcm0/CLKIN
  Logical resource: hostIF/dcm0/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: hostIF/dcm0_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.580ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.920ns
  High pulse: 4.960ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: hostIF/dcm0/CLKIN
  Logical resource: hostIF/dcm0/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: hostIF/dcm0_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 5.920ns (period - min period limit)
  Period: 9.920ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: hostIF/dcm0/CLKIN
  Logical resource: hostIF/dcm0/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: hostIF/dcm0_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_okSysClk = PERIOD TIMEGRP "okSysClk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 225 paths analyzed, 193 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.538ns.
--------------------------------------------------------------------------------

Paths for end point trigOut6A/trighold_31 (SLICE_X30Y44.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trigOut6A/captrig1 (FF)
  Destination:          trigOut6A/trighold_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.502ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.548 - 0.549)
  Source Clock:         u_mem_if/memc3_infrastructure_inst/sys_clk_ibufg rising at 0.000ns
  Destination Clock:    u_mem_if/memc3_infrastructure_inst/sys_clk_ibufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trigOut6A/captrig1 to trigOut6A/trighold_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y43.BQ      Tcko                  0.430   trigOut6A/captrig1
                                                       trigOut6A/captrig1
    SLICE_X36Y57.D2      net (fanout=32)       2.738   trigOut6A/captrig1
    SLICE_X36Y57.D       Tilo                  0.235   trigOut6A/captrig1_PWR_1_o_equal_9_o
                                                       trigOut6A/Mxor_captrig1_PWR_1_o_equal_9_o_xo<0>1
    SLICE_X30Y44.CE      net (fanout=8)        1.786   trigOut6A/captrig1_PWR_1_o_equal_9_o
    SLICE_X30Y44.CLK     Tceck                 0.313   trigOut6A/trighold<28>
                                                       trigOut6A/trighold_31
    -------------------------------------------------  ---------------------------
    Total                                      5.502ns (0.978ns logic, 4.524ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.813ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trigOut6A/captrig0 (FF)
  Destination:          trigOut6A/trighold_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.151ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.548 - 0.549)
  Source Clock:         u_mem_if/memc3_infrastructure_inst/sys_clk_ibufg rising at 0.000ns
  Destination Clock:    u_mem_if/memc3_infrastructure_inst/sys_clk_ibufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trigOut6A/captrig0 to trigOut6A/trighold_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y43.AQ      Tcko                  0.430   trigOut6A/captrig1
                                                       trigOut6A/captrig0
    SLICE_X36Y57.D5      net (fanout=33)       2.387   trigOut6A/captrig0
    SLICE_X36Y57.D       Tilo                  0.235   trigOut6A/captrig1_PWR_1_o_equal_9_o
                                                       trigOut6A/Mxor_captrig1_PWR_1_o_equal_9_o_xo<0>1
    SLICE_X30Y44.CE      net (fanout=8)        1.786   trigOut6A/captrig1_PWR_1_o_equal_9_o
    SLICE_X30Y44.CLK     Tceck                 0.313   trigOut6A/trighold<28>
                                                       trigOut6A/trighold_31
    -------------------------------------------------  ---------------------------
    Total                                      5.151ns (0.978ns logic, 4.173ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

Paths for end point trigOut6A/trighold_29 (SLICE_X30Y44.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trigOut6A/captrig1 (FF)
  Destination:          trigOut6A/trighold_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.458ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.548 - 0.549)
  Source Clock:         u_mem_if/memc3_infrastructure_inst/sys_clk_ibufg rising at 0.000ns
  Destination Clock:    u_mem_if/memc3_infrastructure_inst/sys_clk_ibufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trigOut6A/captrig1 to trigOut6A/trighold_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y43.BQ      Tcko                  0.430   trigOut6A/captrig1
                                                       trigOut6A/captrig1
    SLICE_X36Y57.D2      net (fanout=32)       2.738   trigOut6A/captrig1
    SLICE_X36Y57.D       Tilo                  0.235   trigOut6A/captrig1_PWR_1_o_equal_9_o
                                                       trigOut6A/Mxor_captrig1_PWR_1_o_equal_9_o_xo<0>1
    SLICE_X30Y44.CE      net (fanout=8)        1.786   trigOut6A/captrig1_PWR_1_o_equal_9_o
    SLICE_X30Y44.CLK     Tceck                 0.269   trigOut6A/trighold<28>
                                                       trigOut6A/trighold_29
    -------------------------------------------------  ---------------------------
    Total                                      5.458ns (0.934ns logic, 4.524ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trigOut6A/captrig0 (FF)
  Destination:          trigOut6A/trighold_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.107ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.548 - 0.549)
  Source Clock:         u_mem_if/memc3_infrastructure_inst/sys_clk_ibufg rising at 0.000ns
  Destination Clock:    u_mem_if/memc3_infrastructure_inst/sys_clk_ibufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trigOut6A/captrig0 to trigOut6A/trighold_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y43.AQ      Tcko                  0.430   trigOut6A/captrig1
                                                       trigOut6A/captrig0
    SLICE_X36Y57.D5      net (fanout=33)       2.387   trigOut6A/captrig0
    SLICE_X36Y57.D       Tilo                  0.235   trigOut6A/captrig1_PWR_1_o_equal_9_o
                                                       trigOut6A/Mxor_captrig1_PWR_1_o_equal_9_o_xo<0>1
    SLICE_X30Y44.CE      net (fanout=8)        1.786   trigOut6A/captrig1_PWR_1_o_equal_9_o
    SLICE_X30Y44.CLK     Tceck                 0.269   trigOut6A/trighold<28>
                                                       trigOut6A/trighold_29
    -------------------------------------------------  ---------------------------
    Total                                      5.107ns (0.934ns logic, 4.173ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------

Paths for end point trigOut6A/trighold_28 (SLICE_X30Y44.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trigOut6A/captrig1 (FF)
  Destination:          trigOut6A/trighold_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.455ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.548 - 0.549)
  Source Clock:         u_mem_if/memc3_infrastructure_inst/sys_clk_ibufg rising at 0.000ns
  Destination Clock:    u_mem_if/memc3_infrastructure_inst/sys_clk_ibufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trigOut6A/captrig1 to trigOut6A/trighold_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y43.BQ      Tcko                  0.430   trigOut6A/captrig1
                                                       trigOut6A/captrig1
    SLICE_X36Y57.D2      net (fanout=32)       2.738   trigOut6A/captrig1
    SLICE_X36Y57.D       Tilo                  0.235   trigOut6A/captrig1_PWR_1_o_equal_9_o
                                                       trigOut6A/Mxor_captrig1_PWR_1_o_equal_9_o_xo<0>1
    SLICE_X30Y44.CE      net (fanout=8)        1.786   trigOut6A/captrig1_PWR_1_o_equal_9_o
    SLICE_X30Y44.CLK     Tceck                 0.266   trigOut6A/trighold<28>
                                                       trigOut6A/trighold_28
    -------------------------------------------------  ---------------------------
    Total                                      5.455ns (0.931ns logic, 4.524ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               trigOut6A/captrig0 (FF)
  Destination:          trigOut6A/trighold_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.104ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.548 - 0.549)
  Source Clock:         u_mem_if/memc3_infrastructure_inst/sys_clk_ibufg rising at 0.000ns
  Destination Clock:    u_mem_if/memc3_infrastructure_inst/sys_clk_ibufg rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: trigOut6A/captrig0 to trigOut6A/trighold_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y43.AQ      Tcko                  0.430   trigOut6A/captrig1
                                                       trigOut6A/captrig0
    SLICE_X36Y57.D5      net (fanout=33)       2.387   trigOut6A/captrig0
    SLICE_X36Y57.D       Tilo                  0.235   trigOut6A/captrig1_PWR_1_o_equal_9_o
                                                       trigOut6A/Mxor_captrig1_PWR_1_o_equal_9_o_xo<0>1
    SLICE_X30Y44.CE      net (fanout=8)        1.786   trigOut6A/captrig1_PWR_1_o_equal_9_o
    SLICE_X30Y44.CLK     Tceck                 0.266   trigOut6A/trighold<28>
                                                       trigOut6A/trighold_28
    -------------------------------------------------  ---------------------------
    Total                                      5.104ns (0.931ns logic, 4.173ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okSysClk = PERIOD TIMEGRP "okSysClk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point trigOut6A/trighold_18 (SLICE_X37Y51.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.307ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trigOut6A/eptrig_18 (FF)
  Destination:          trigOut6A/trighold_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.664ns (Levels of Logic = 0)
  Clock Path Skew:      0.357ns (0.469 - 0.112)
  Source Clock:         u_mem_if/memc3_infrastructure_inst/sys_clk_ibufg rising at 10.000ns
  Destination Clock:    u_mem_if/memc3_infrastructure_inst/sys_clk_ibufg rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trigOut6A/eptrig_18 to trigOut6A/trighold_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y46.BQ      Tcko                  0.200   trigOut6A/eptrig<20>
                                                       trigOut6A/eptrig_18
    SLICE_X37Y51.CX      net (fanout=2)        0.405   trigOut6A/eptrig<18>
    SLICE_X37Y51.CLK     Tckdi       (-Th)    -0.059   trigOut6A/trighold<19>
                                                       trigOut6A/trighold_18
    -------------------------------------------------  ---------------------------
    Total                                      0.664ns (0.259ns logic, 0.405ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Paths for end point trigOut6A/trighold_10 (SLICE_X30Y53.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.320ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trigOut6A/eptrig_10 (FF)
  Destination:          trigOut6A/trighold_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.570ns (Levels of Logic = 0)
  Clock Path Skew:      0.250ns (0.716 - 0.466)
  Source Clock:         u_mem_if/memc3_infrastructure_inst/sys_clk_ibufg rising at 10.000ns
  Destination Clock:    u_mem_if/memc3_infrastructure_inst/sys_clk_ibufg rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trigOut6A/eptrig_10 to trigOut6A/trighold_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y52.BQ      Tcko                  0.234   trigOut6A/eptrig<12>
                                                       trigOut6A/eptrig_10
    SLICE_X30Y53.CX      net (fanout=2)        0.295   trigOut6A/eptrig<10>
    SLICE_X30Y53.CLK     Tckdi       (-Th)    -0.041   trigOut6A/trighold<11>
                                                       trigOut6A/trighold_10
    -------------------------------------------------  ---------------------------
    Total                                      0.570ns (0.275ns logic, 0.295ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Paths for end point trigOut6A/trighold_19 (SLICE_X37Y51.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.330ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trigOut6A/eptrig_19 (FF)
  Destination:          trigOut6A/trighold_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.687ns (Levels of Logic = 0)
  Clock Path Skew:      0.357ns (0.469 - 0.112)
  Source Clock:         u_mem_if/memc3_infrastructure_inst/sys_clk_ibufg rising at 10.000ns
  Destination Clock:    u_mem_if/memc3_infrastructure_inst/sys_clk_ibufg rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trigOut6A/eptrig_19 to trigOut6A/trighold_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y46.CQ      Tcko                  0.200   trigOut6A/eptrig<20>
                                                       trigOut6A/eptrig_19
    SLICE_X37Y51.DX      net (fanout=2)        0.428   trigOut6A/eptrig<19>
    SLICE_X37Y51.CLK     Tckdi       (-Th)    -0.059   trigOut6A/trighold<19>
                                                       trigOut6A/trighold_19
    -------------------------------------------------  ---------------------------
    Total                                      0.687ns (0.259ns logic, 0.428ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okSysClk = PERIOD TIMEGRP "okSysClk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.548ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: u_mem_if/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: u_mem_if/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: u_mem_if/memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------
Slack: 0.548ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: u_mem_if/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Logical resource: u_mem_if/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Location pin: PLL_ADV_X0Y1.CLKOUT1
  Clock network: u_mem_if/memc3_infrastructure_inst/clk_2x_180
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_SP_CLKHS/CLKIN
  Logical resource: DCM_SP_CLKHS/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_CLKHS_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hostIF_dcm0_clk0 = PERIOD TIMEGRP "hostIF_dcm0_clk0" 
TS_okHostClk PHASE         -0.93 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 38350 paths analyzed, 8984 endpoints analyzed, 43 failing endpoints
 43 timing errors detected. (43 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.449ns.
--------------------------------------------------------------------------------

Paths for end point hostIF/core0/core0/hi_dataout_5 (SLICE_X19Y61.A5), 56 paths
--------------------------------------------------------------------------------
Slack (setup path):     -4.529ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hostIF/core0/core0/hi_dataout_5 (FF)
  Requirement:          9.920ns
  Data Path Delay:      14.284ns (Levels of Logic = 5)
  Clock Path Skew:      -0.030ns (0.638 - 0.668)
  Source Clock:         okClk rising at -0.930ns
  Destination Clock:    okClk rising at 8.990ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to hostIF/core0/core0/hi_dataout_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y2.DOB0     Trcko_DOB             2.100   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X8Y92.C6       net (fanout=1)        6.563   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_719
    SLICE_X8Y92.C        Tilo                  0.235   dout_buf<5>
                                                       fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_18
    SLICE_X17Y65.C5      net (fanout=1)        2.313   dout_buf<5>
    SLICE_X17Y65.CMUX    Tilo                  0.337   okEHx<136>
                                                       pipeA0/Mmux_okEH<31:0>281
    SLICE_X18Y61.C3      net (fanout=1)        0.973   okEHx<135>
    SLICE_X18Y61.C       Tilo                  0.255   okEH<5>
                                                       wireOR/okEH<70>1
    SLICE_X19Y61.B6      net (fanout=1)        0.646   okEH<5>
    SLICE_X19Y61.B       Tilo                  0.259   hostIF/okCH<8>
                                                       hostIF/core0/core0/state[5]_hi_dataout[31]_select_144_OUT<5>_SW0
    SLICE_X19Y61.A5      net (fanout=1)        0.230   hostIF/core0/N80
    SLICE_X19Y61.CLK     Tas                   0.373   hostIF/okCH<8>
                                                       hostIF/core0/core0/state[5]_hi_dataout[31]_select_144_OUT<5>
                                                       hostIF/core0/core0/hi_dataout_5
    -------------------------------------------------  ---------------------------
    Total                                     14.284ns (3.559ns logic, 10.725ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hostIF/core0/core0/hi_dataout_5 (FF)
  Requirement:          9.920ns
  Data Path Delay:      13.668ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.638 - 0.649)
  Source Clock:         okClk rising at -0.930ns
  Destination Clock:    okClk rising at 8.990ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to hostIF/core0/core0/hi_dataout_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y8.DOB0     Trcko_DOB             2.100   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X8Y92.C4       net (fanout=1)        5.947   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_859
    SLICE_X8Y92.C        Tilo                  0.235   dout_buf<5>
                                                       fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_18
    SLICE_X17Y65.C5      net (fanout=1)        2.313   dout_buf<5>
    SLICE_X17Y65.CMUX    Tilo                  0.337   okEHx<136>
                                                       pipeA0/Mmux_okEH<31:0>281
    SLICE_X18Y61.C3      net (fanout=1)        0.973   okEHx<135>
    SLICE_X18Y61.C       Tilo                  0.255   okEH<5>
                                                       wireOR/okEH<70>1
    SLICE_X19Y61.B6      net (fanout=1)        0.646   okEH<5>
    SLICE_X19Y61.B       Tilo                  0.259   hostIF/okCH<8>
                                                       hostIF/core0/core0/state[5]_hi_dataout[31]_select_144_OUT<5>_SW0
    SLICE_X19Y61.A5      net (fanout=1)        0.230   hostIF/core0/N80
    SLICE_X19Y61.CLK     Tas                   0.373   hostIF/okCH<8>
                                                       hostIF/core0/core0/state[5]_hi_dataout[31]_select_144_OUT<5>
                                                       hostIF/core0/core0/hi_dataout_5
    -------------------------------------------------  ---------------------------
    Total                                     13.668ns (3.559ns logic, 10.109ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.939ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hostIF/core0/core0/hi_dataout_5 (FF)
  Requirement:          9.920ns
  Data Path Delay:      10.706ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.730 - 0.748)
  Source Clock:         okClk rising at -0.930ns
  Destination Clock:    okClk rising at 8.990ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to hostIF/core0/core0/hi_dataout_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y60.DOB0    Trcko_DOB             2.100   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X8Y92.C1       net (fanout=1)        2.985   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1019
    SLICE_X8Y92.C        Tilo                  0.235   dout_buf<5>
                                                       fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_18
    SLICE_X17Y65.C5      net (fanout=1)        2.313   dout_buf<5>
    SLICE_X17Y65.CMUX    Tilo                  0.337   okEHx<136>
                                                       pipeA0/Mmux_okEH<31:0>281
    SLICE_X18Y61.C3      net (fanout=1)        0.973   okEHx<135>
    SLICE_X18Y61.C       Tilo                  0.255   okEH<5>
                                                       wireOR/okEH<70>1
    SLICE_X19Y61.B6      net (fanout=1)        0.646   okEH<5>
    SLICE_X19Y61.B       Tilo                  0.259   hostIF/okCH<8>
                                                       hostIF/core0/core0/state[5]_hi_dataout[31]_select_144_OUT<5>_SW0
    SLICE_X19Y61.A5      net (fanout=1)        0.230   hostIF/core0/N80
    SLICE_X19Y61.CLK     Tas                   0.373   hostIF/okCH<8>
                                                       hostIF/core0/core0/state[5]_hi_dataout[31]_select_144_OUT<5>
                                                       hostIF/core0/core0/hi_dataout_5
    -------------------------------------------------  ---------------------------
    Total                                     10.706ns (3.559ns logic, 7.147ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Paths for end point hostIF/core0/core0/hi_dataout_6 (SLICE_X22Y53.A5), 103 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.700ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1 (FF)
  Destination:          hostIF/core0/core0/hi_dataout_6 (FF)
  Requirement:          9.920ns
  Data Path Delay:      12.496ns (Levels of Logic = 6)
  Clock Path Skew:      0.011ns (0.724 - 0.713)
  Source Clock:         okClk rising at -0.930ns
  Destination Clock:    okClk rising at 8.990ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1 to hostIF/core0/core0/hi_dataout_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y85.BQ      Tcko                  0.525   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<1>
                                                       fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1
    SLICE_X22Y43.A3      net (fanout=144)      4.436   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<1>
    SLICE_X22Y43.A       Tilo                  0.254   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_961
                                                       fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_961
    SLICE_X24Y56.D2      net (fanout=1)        1.704   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_961
    SLICE_X24Y56.CMUX    Topdc                 0.402   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_720
                                                       fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_420
                                                       fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_19
    SLICE_X17Y65.C4      net (fanout=1)        1.660   dout_buf<6>
    SLICE_X17Y65.C       Tilo                  0.259   okEHx<136>
                                                       pipeA0/Mmux_okEH<31:0>291
    SLICE_X20Y52.B5      net (fanout=1)        1.735   okEHx<136>
    SLICE_X20Y52.B       Tilo                  0.235   okEH<6>
                                                       wireOR/okEH<71>1
    SLICE_X22Y53.B5      net (fanout=1)        0.446   okEH<6>
    SLICE_X22Y53.B       Tilo                  0.254   hostIF/okCH<9>
                                                       hostIF/core0/core0/state[5]_hi_dataout[31]_select_144_OUT<6>_SW0
    SLICE_X22Y53.A5      net (fanout=1)        0.247   hostIF/core0/N78
    SLICE_X22Y53.CLK     Tas                   0.339   hostIF/okCH<9>
                                                       hostIF/core0/core0/state[5]_hi_dataout[31]_select_144_OUT<6>
                                                       hostIF/core0/core0/hi_dataout_6
    -------------------------------------------------  ---------------------------
    Total                                     12.496ns (2.268ns logic, 10.228ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0 (FF)
  Destination:          hostIF/core0/core0/hi_dataout_6 (FF)
  Requirement:          9.920ns
  Data Path Delay:      12.360ns (Levels of Logic = 6)
  Clock Path Skew:      -0.025ns (0.724 - 0.749)
  Source Clock:         okClk rising at -0.930ns
  Destination Clock:    okClk rising at 8.990ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0 to hostIF/core0/core0/hi_dataout_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y79.AQ      Tcko                  0.525   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<0>
                                                       fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0
    SLICE_X22Y43.A2      net (fanout=144)      4.300   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe<0>
    SLICE_X22Y43.A       Tilo                  0.254   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_961
                                                       fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_961
    SLICE_X24Y56.D2      net (fanout=1)        1.704   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_961
    SLICE_X24Y56.CMUX    Topdc                 0.402   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_720
                                                       fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_420
                                                       fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_19
    SLICE_X17Y65.C4      net (fanout=1)        1.660   dout_buf<6>
    SLICE_X17Y65.C       Tilo                  0.259   okEHx<136>
                                                       pipeA0/Mmux_okEH<31:0>291
    SLICE_X20Y52.B5      net (fanout=1)        1.735   okEHx<136>
    SLICE_X20Y52.B       Tilo                  0.235   okEH<6>
                                                       wireOR/okEH<71>1
    SLICE_X22Y53.B5      net (fanout=1)        0.446   okEH<6>
    SLICE_X22Y53.B       Tilo                  0.254   hostIF/okCH<9>
                                                       hostIF/core0/core0/state[5]_hi_dataout[31]_select_144_OUT<6>_SW0
    SLICE_X22Y53.A5      net (fanout=1)        0.247   hostIF/core0/N78
    SLICE_X22Y53.CLK     Tas                   0.339   hostIF/okCH<9>
                                                       hostIF/core0/core0/state[5]_hi_dataout[31]_select_144_OUT<6>
                                                       hostIF/core0/core0/hi_dataout_6
    -------------------------------------------------  ---------------------------
    Total                                     12.360ns (2.268ns logic, 10.092ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hostIF/core0/core0/hi_dataout_6 (FF)
  Requirement:          9.920ns
  Data Path Delay:      12.005ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.632 - 0.638)
  Source Clock:         okClk rising at -0.930ns
  Destination Clock:    okClk rising at 8.990ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to hostIF/core0/core0/hi_dataout_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X1Y12.DOB0    Trcko_DOB             2.100   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X22Y43.A4      net (fanout=1)        2.370   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_doutb<0>
    SLICE_X22Y43.A       Tilo                  0.254   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_961
                                                       fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_961
    SLICE_X24Y56.D2      net (fanout=1)        1.704   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_961
    SLICE_X24Y56.CMUX    Topdc                 0.402   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_720
                                                       fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_420
                                                       fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_19
    SLICE_X17Y65.C4      net (fanout=1)        1.660   dout_buf<6>
    SLICE_X17Y65.C       Tilo                  0.259   okEHx<136>
                                                       pipeA0/Mmux_okEH<31:0>291
    SLICE_X20Y52.B5      net (fanout=1)        1.735   okEHx<136>
    SLICE_X20Y52.B       Tilo                  0.235   okEH<6>
                                                       wireOR/okEH<71>1
    SLICE_X22Y53.B5      net (fanout=1)        0.446   okEH<6>
    SLICE_X22Y53.B       Tilo                  0.254   hostIF/okCH<9>
                                                       hostIF/core0/core0/state[5]_hi_dataout[31]_select_144_OUT<6>_SW0
    SLICE_X22Y53.A5      net (fanout=1)        0.247   hostIF/core0/N78
    SLICE_X22Y53.CLK     Tas                   0.339   hostIF/okCH<9>
                                                       hostIF/core0/core0/state[5]_hi_dataout[31]_select_144_OUT<6>
                                                       hostIF/core0/core0/hi_dataout_6
    -------------------------------------------------  ---------------------------
    Total                                     12.005ns (3.843ns logic, 8.162ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------

Paths for end point hostIF/core0/core0/hi_dataout_23 (SLICE_X48Y51.B4), 102 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hostIF/core0/core0/hi_dataout_23 (FF)
  Requirement:          9.920ns
  Data Path Delay:      11.957ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.706 - 0.722)
  Source Clock:         okClk rising at -0.930ns
  Destination Clock:    okClk rising at 8.990ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to hostIF/core0/core0/hi_dataout_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y54.DOPB0   Trcko_DOPB            2.100   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X53Y87.A5      net (fanout=1)        2.026   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.ram_doutb<8>
    SLICE_X53Y87.A       Tilo                  0.259   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_845
                                                       fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_845
    SLICE_X52Y38.C6      net (fanout=1)        3.542   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_845
    SLICE_X52Y38.CMUX    Tilo                  0.430   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_715
                                                       fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_315
                                                       fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_14
    SLICE_X50Y45.C5      net (fanout=1)        0.981   dout_buf<23>
    SLICE_X50Y45.CMUX    Tilo                  0.298   hostIF/okCH<25>
                                                       pipeA0/Mmux_okEH<31:0>161
    SLICE_X50Y45.D3      net (fanout=1)        0.366   okEHx<153>
    SLICE_X50Y45.D       Tilo                  0.235   hostIF/okCH<25>
                                                       wireOR/okEH<88>1
    SLICE_X48Y51.C6      net (fanout=1)        0.817   okEH<23>
    SLICE_X48Y51.C       Tilo                  0.255   hostIF/okCH<26>
                                                       hostIF/core0/core0/state[5]_hi_dataout[31]_select_144_OUT<23>_SW0
    SLICE_X48Y51.B4      net (fanout=1)        0.309   hostIF/core0/N52
    SLICE_X48Y51.CLK     Tas                   0.339   hostIF/okCH<26>
                                                       hostIF/core0/core0/state[5]_hi_dataout[31]_select_144_OUT<23>
                                                       hostIF/core0/core0/hi_dataout_23
    -------------------------------------------------  ---------------------------
    Total                                     11.957ns (3.916ns logic, 8.041ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hostIF/core0/core0/hi_dataout_23 (FF)
  Requirement:          9.920ns
  Data Path Delay:      11.861ns (Levels of Logic = 6)
  Clock Path Skew:      -0.007ns (0.706 - 0.713)
  Source Clock:         okClk rising at -0.930ns
  Destination Clock:    okClk rising at 8.990ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to hostIF/core0/core0/hi_dataout_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y52.DOPB0   Trcko_DOPB            2.100   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X53Y87.A3      net (fanout=1)        1.930   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.ram_doutb<8>
    SLICE_X53Y87.A       Tilo                  0.259   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_845
                                                       fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_845
    SLICE_X52Y38.C6      net (fanout=1)        3.542   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_845
    SLICE_X52Y38.CMUX    Tilo                  0.430   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_715
                                                       fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_315
                                                       fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_14
    SLICE_X50Y45.C5      net (fanout=1)        0.981   dout_buf<23>
    SLICE_X50Y45.CMUX    Tilo                  0.298   hostIF/okCH<25>
                                                       pipeA0/Mmux_okEH<31:0>161
    SLICE_X50Y45.D3      net (fanout=1)        0.366   okEHx<153>
    SLICE_X50Y45.D       Tilo                  0.235   hostIF/okCH<25>
                                                       wireOR/okEH<88>1
    SLICE_X48Y51.C6      net (fanout=1)        0.817   okEH<23>
    SLICE_X48Y51.C       Tilo                  0.255   hostIF/okCH<26>
                                                       hostIF/core0/core0/state[5]_hi_dataout[31]_select_144_OUT<23>_SW0
    SLICE_X48Y51.B4      net (fanout=1)        0.309   hostIF/core0/N52
    SLICE_X48Y51.CLK     Tas                   0.339   hostIF/okCH<26>
                                                       hostIF/core0/core0/state[5]_hi_dataout[31]_select_144_OUT<23>
                                                       hostIF/core0/core0/hi_dataout_23
    -------------------------------------------------  ---------------------------
    Total                                     11.861ns (3.916ns logic, 7.945ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          hostIF/core0/core0/hi_dataout_23 (FF)
  Requirement:          9.920ns
  Data Path Delay:      11.787ns (Levels of Logic = 6)
  Clock Path Skew:      -0.010ns (0.706 - 0.716)
  Source Clock:         okClk rising at -0.930ns
  Destination Clock:    okClk rising at 8.990ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to hostIF/core0/core0/hi_dataout_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X3Y50.DOPB0   Trcko_DOPB            2.100   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X53Y87.A4      net (fanout=1)        1.856   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.ram_doutb<8>
    SLICE_X53Y87.A       Tilo                  0.259   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_845
                                                       fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_845
    SLICE_X52Y38.C6      net (fanout=1)        3.542   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_845
    SLICE_X52Y38.CMUX    Tilo                  0.430   fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_715
                                                       fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_315
                                                       fifo256kB_out/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_14
    SLICE_X50Y45.C5      net (fanout=1)        0.981   dout_buf<23>
    SLICE_X50Y45.CMUX    Tilo                  0.298   hostIF/okCH<25>
                                                       pipeA0/Mmux_okEH<31:0>161
    SLICE_X50Y45.D3      net (fanout=1)        0.366   okEHx<153>
    SLICE_X50Y45.D       Tilo                  0.235   hostIF/okCH<25>
                                                       wireOR/okEH<88>1
    SLICE_X48Y51.C6      net (fanout=1)        0.817   okEH<23>
    SLICE_X48Y51.C       Tilo                  0.255   hostIF/okCH<26>
                                                       hostIF/core0/core0/state[5]_hi_dataout[31]_select_144_OUT<23>_SW0
    SLICE_X48Y51.B4      net (fanout=1)        0.309   hostIF/core0/N52
    SLICE_X48Y51.CLK     Tas                   0.339   hostIF/okCH<26>
                                                       hostIF/core0/core0/state[5]_hi_dataout[31]_select_144_OUT<23>
                                                       hostIF/core0/core0/hi_dataout_23
    -------------------------------------------------  ---------------------------
    Total                                     11.787ns (3.916ns logic, 7.871ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_hostIF_dcm0_clk0 = PERIOD TIMEGRP "hostIF_dcm0_clk0" TS_okHostClk PHASE
        -0.93 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point hostIF/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA (SLICE_X52Y31.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.310ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hostIF/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_1 (FF)
  Destination:          hostIF/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.323ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.199 - 0.186)
  Source Clock:         okClk rising at 8.990ns
  Destination Clock:    okClk rising at 8.990ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hostIF/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_1 to hostIF/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y32.BQ      Tcko                  0.234   hostIF/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1<3>
                                                       hostIF/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_1
    SLICE_X52Y31.D2      net (fanout=6)        0.384   hostIF/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1<1>
    SLICE_X52Y31.CLK     Tah         (-Th)     0.295   hostIF/core0/core0/a0/tok_mem_dataout<5>
                                                       hostIF/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.323ns (-0.061ns logic, 0.384ns route)
                                                       (-18.9% logic, 118.9% route)

--------------------------------------------------------------------------------

Paths for end point hostIF/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMB (SLICE_X52Y31.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.310ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hostIF/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_1 (FF)
  Destination:          hostIF/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.323ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.199 - 0.186)
  Source Clock:         okClk rising at 8.990ns
  Destination Clock:    okClk rising at 8.990ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hostIF/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_1 to hostIF/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y32.BQ      Tcko                  0.234   hostIF/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1<3>
                                                       hostIF/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_1
    SLICE_X52Y31.D2      net (fanout=6)        0.384   hostIF/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1<1>
    SLICE_X52Y31.CLK     Tah         (-Th)     0.295   hostIF/core0/core0/a0/tok_mem_dataout<5>
                                                       hostIF/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.323ns (-0.061ns logic, 0.384ns route)
                                                       (-18.9% logic, 118.9% route)

--------------------------------------------------------------------------------

Paths for end point hostIF/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMC (SLICE_X52Y31.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.310ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hostIF/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_1 (FF)
  Destination:          hostIF/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.323ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.199 - 0.186)
  Source Clock:         okClk rising at 8.990ns
  Destination Clock:    okClk rising at 8.990ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hostIF/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_1 to hostIF/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y32.BQ      Tcko                  0.234   hostIF/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1<3>
                                                       hostIF/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_1
    SLICE_X52Y31.D2      net (fanout=6)        0.384   hostIF/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1<1>
    SLICE_X52Y31.CLK     Tah         (-Th)     0.295   hostIF/core0/core0/a0/tok_mem_dataout<5>
                                                       hostIF/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.323ns (-0.061ns logic, 0.384ns route)
                                                       (-18.9% logic, 118.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_hostIF_dcm0_clk0 = PERIOD TIMEGRP "hostIF_dcm0_clk0" TS_okHostClk PHASE
        -0.93 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.350ns (period - min period limit)
  Period: 9.920ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: hostIF/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Logical resource: hostIF/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Location pin: RAMB16_X2Y2.CLKA
  Clock network: okClk
--------------------------------------------------------------------------------
Slack: 6.350ns (period - min period limit)
  Period: 9.920ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: hostIF/core0/core0/r0/CLKA
  Logical resource: hostIF/core0/core0/r0/CLKA
  Location pin: RAMB16_X3Y2.CLKA
  Clock network: okClk
--------------------------------------------------------------------------------
Slack: 6.350ns (period - min period limit)
  Period: 9.920ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: hostIF/core0/core0/r0/CLKB
  Logical resource: hostIF/core0/core0/r0/CLKB
  Location pin: RAMB16_X3Y2.CLKB
  Clock network: okClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_HS = PERIOD TIMEGRP "CLK_HS" TS_okSysClk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5655 paths analyzed, 1188 endpoints analyzed, 82 failing endpoints
 82 timing errors detected. (80 setup errors, 2 hold errors, 0 component switching limit errors)
 Minimum period is 239.025ns.
--------------------------------------------------------------------------------

Paths for end point fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6 (SLICE_X19Y59.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -9.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6 (FF)
  Destination:          fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6 (FF)
  Requirement:          0.400ns
  Data Path Delay:      1.526ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -7.528ns (-2.157 - 5.371)
  Source Clock:         c3_clk0 rising at 89.600ns
  Destination Clock:    CLK_HS_BUFG rising at 90.000ns
  Clock Uncertainty:    0.507ns

  Clock Uncertainty:          0.507ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.271ns

  Maximum Data Path at Slow Process Corner: fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6 to fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y59.DQ      Tcko                  0.525   fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<6>
                                                       fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6
    SLICE_X19Y59.D2      net (fanout=1)        0.737   fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<6>
    SLICE_X19Y59.CLK     Tas                   0.264   fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<2>
                                                       fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<6>_rt
                                                       fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      1.526ns (0.789ns logic, 0.737ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------

Paths for end point fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7 (SLICE_X15Y58.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -8.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7 (FF)
  Destination:          fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7 (FF)
  Requirement:          0.400ns
  Data Path Delay:      1.302ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -7.529ns (-2.162 - 5.367)
  Source Clock:         c3_clk0 rising at 89.600ns
  Destination Clock:    CLK_HS_BUFG rising at 90.000ns
  Clock Uncertainty:    0.507ns

  Clock Uncertainty:          0.507ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.271ns

  Maximum Data Path at Slow Process Corner: fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7 to fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y58.AMUX    Tshcko                0.518   fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<8>
                                                       fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7
    SLICE_X15Y58.AX      net (fanout=1)        0.670   fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<7>
    SLICE_X15Y58.CLK     Tdick                 0.114   fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<7>
                                                       fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      1.302ns (0.632ns logic, 0.670ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------

Paths for end point fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3 (SLICE_X19Y59.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -8.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 (FF)
  Destination:          fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3 (FF)
  Requirement:          0.400ns
  Data Path Delay:      1.294ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -7.528ns (-2.157 - 5.371)
  Source Clock:         c3_clk0 rising at 89.600ns
  Destination Clock:    CLK_HS_BUFG rising at 90.000ns
  Clock Uncertainty:    0.507ns

  Clock Uncertainty:          0.507ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.271ns

  Maximum Data Path at Slow Process Corner: fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 to fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y59.BQ      Tcko                  0.525   fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<6>
                                                       fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3
    SLICE_X19Y59.BX      net (fanout=1)        0.655   fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<3>
    SLICE_X19Y59.CLK     Tdick                 0.114   fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<2>
                                                       fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      1.294ns (0.639ns logic, 0.655ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_HS = PERIOD TIMEGRP "CLK_HS" TS_okSysClk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb (SLICE_X33Y86.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -1.571ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ROImager_inst/STREAM (FF)
  Destination:          FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.957ns (Levels of Logic = 1)
  Clock Path Skew:      0.059ns (1.187 - 1.128)
  Source Clock:         CLKMPRE_int_BUFG rising at 0.000ns
  Destination Clock:    CLK_HS_BUFG rising at 0.000ns
  Clock Uncertainty:    2.469ns

  Clock Uncertainty:          2.469ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       3.820ns
    Phase Error (PE):           0.523ns

  Minimum Data Path at Fast Process Corner: ROImager_inst/STREAM to FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y83.AQ      Tcko                  0.234   ROImager_inst/STREAM
                                                       ROImager_inst/STREAM
    SLICE_X33Y86.A3      net (fanout=41)       0.508   ROImager_inst/STREAM
    SLICE_X33Y86.CLK     Tah         (-Th)    -0.215   FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb
                                                       FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/going_empty_fwft_leaving_empty_fwft_OR_19_o1
                                                       FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb
    -------------------------------------------------  ---------------------------
    Total                                      0.957ns (0.449ns logic, 0.508ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------

Paths for end point FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/ram_rd_en_i (SLICE_X33Y92.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -0.767ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ROImager_inst/STREAM (FF)
  Destination:          FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/ram_rd_en_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.769ns (Levels of Logic = 1)
  Clock Path Skew:      0.067ns (1.195 - 1.128)
  Source Clock:         CLKMPRE_int_BUFG rising at 0.000ns
  Destination Clock:    CLK_HS_BUFG rising at 0.000ns
  Clock Uncertainty:    2.469ns

  Clock Uncertainty:          2.469ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       3.820ns
    Phase Error (PE):           0.523ns

  Minimum Data Path at Fast Process Corner: ROImager_inst/STREAM to FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/ram_rd_en_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y83.AQ      Tcko                  0.234   ROImager_inst/STREAM
                                                       ROImager_inst/STREAM
    SLICE_X33Y92.D3      net (fanout=41)       1.320   ROImager_inst/STREAM
    SLICE_X33Y92.CLK     Tah         (-Th)    -0.215   FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/ram_rd_en_i
                                                       FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11
                                                       FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gpe.rdpe/ram_rd_en_i
    -------------------------------------------------  ---------------------------
    Total                                      1.769ns (0.449ns logic, 1.320ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Paths for end point FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_8 (SLICE_X25Y110.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ROImager_inst/STREAM (FF)
  Destination:          FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.562ns (Levels of Logic = 1)
  Clock Path Skew:      0.076ns (1.204 - 1.128)
  Source Clock:         CLKMPRE_int_BUFG rising at 0.000ns
  Destination Clock:    CLK_HS_BUFG rising at 0.000ns
  Clock Uncertainty:    2.469ns

  Clock Uncertainty:          2.469ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       3.820ns
    Phase Error (PE):           0.523ns

  Minimum Data Path at Fast Process Corner: ROImager_inst/STREAM to FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y83.AQ      Tcko                  0.234   ROImager_inst/STREAM
                                                       ROImager_inst/STREAM
    SLICE_X25Y110.A4     net (fanout=41)       2.113   ROImager_inst/STREAM
    SLICE_X25Y110.CLK    Tah         (-Th)    -0.215   MSTREAM_9_OBUF
                                                       FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_8_dpot
                                                       FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_8
    -------------------------------------------------  ---------------------------
    Total                                      2.562ns (0.449ns logic, 2.113ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_HS = PERIOD TIMEGRP "CLK_HS" TS_okSysClk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y54.CLKAWRCLK
  Clock network: CLK_HS_BUFG
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X2Y54.CLKBRDCLK
  Clock network: CLK_HS_BUFG
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: FIFO_Patterns_cam/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y56.CLKA
  Clock network: CLK_HS_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clkDV = PERIOD TIMEGRP "sys_clkDV" TS_okSysClk * 3 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clkDV = PERIOD TIMEGRP "sys_clkDV" TS_okSysClk * 3 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst/CLKIN
  Logical resource: DCM_SP_inst/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: sys_clkDV_BUFG
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst/CLKIN
  Logical resource: DCM_SP_inst/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: sys_clkDV_BUFG
--------------------------------------------------------------------------------
Slack: 20.000ns (max period limit - period)
  Period: 180.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKFX)
  Physical resource: DCM_SP_inst/CLKFX
  Logical resource: DCM_SP_inst/CLKFX
  Location pin: DCM_X0Y6.CLKFX
  Clock network: CLKMPRE_int
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_HS180 = PERIOD TIMEGRP "CLK_HS180" TS_okSysClk PHASE 
5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_HS180 = PERIOD TIMEGRP "CLK_HS180" TS_okSysClk PHASE 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: CLK_HS180_BUFG/I0
  Logical resource: CLK_HS180_BUFG/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: CLK_HS180
--------------------------------------------------------------------------------
Slack: 7.960ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.040ns (490.196MHz) (Tockper)
  Physical resource: CLKM_OBUF/CLK1
  Logical resource: ODDR2_inst_1/CK1
  Location pin: OLOGIC_X26Y118.CLK1
  Clock network: CLK_HS180_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_mem_if_memc3_infrastructure_inst_clk_2x_0 = PERIOD 
TIMEGRP         "u_mem_if_memc3_infrastructure_inst_clk_2x_0" TS_okSysClk / 
6.25 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_mem_if_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        "u_mem_if_memc3_infrastructure_inst_clk_2x_0" TS_okSysClk / 6.25 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: u_mem_if/c3_sysclk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_mem_if_memc3_infrastructure_inst_clk_2x_180 = PERIOD 
TIMEGRP         "u_mem_if_memc3_infrastructure_inst_clk_2x_180" TS_okSysClk / 
6.25         PHASE 0.8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_mem_if_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP
        "u_mem_if_memc3_infrastructure_inst_clk_2x_180" TS_okSysClk / 6.25
        PHASE 0.8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: u_mem_if/c3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_mem_if_memc3_infrastructure_inst_clk0_bufg_in = PERIOD 
TIMEGRP         "u_mem_if_memc3_infrastructure_inst_clk0_bufg_in" TS_okSysClk / 
1.5625         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9802 paths analyzed, 2084 endpoints analyzed, 68 failing endpoints
 69 timing errors detected. (58 setup errors, 11 hold errors, 0 component switching limit errors)
 Minimum period is   7.086ns.
--------------------------------------------------------------------------------

Paths for end point mem_controller/state_FSM_FFd3 (SLICE_X4Y53.AX), 65 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ROImager_inst/FSMIND1_i (FF)
  Destination:          mem_controller/state_FSM_FFd3 (FF)
  Requirement:          0.800ns
  Data Path Delay:      2.897ns (Levels of Logic = 3)
  Clock Path Skew:      2.775ns (1.910 - -0.865)
  Source Clock:         CLKMPRE_int_BUFG rising at 1260.000ns
  Destination Clock:    c3_clk0 rising at 1260.800ns
  Clock Uncertainty:    2.182ns

  Clock Uncertainty:          2.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       3.819ns
    Phase Error (PE):           0.271ns

  Maximum Data Path at Fast Process Corner: ROImager_inst/FSMIND1_i to mem_controller/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y76.BQ      Tcko                  0.210   ROImager_inst/FSMIND1_i
                                                       ROImager_inst/FSMIND1_i
    SLICE_X7Y59.D4       net (fanout=7)        1.310   ROImager_inst/FSMIND1_i
    SLICE_X7Y59.D        Tilo                  0.166   mem_controller/state_FSM_FFd3-In1
                                                       mem_controller/state_FSM_FFd3-In11
    SLICE_X7Y59.C5       net (fanout=1)        0.184   mem_controller/state_FSM_FFd3-In1
    SLICE_X7Y59.C        Tilo                  0.166   mem_controller/state_FSM_FFd3-In1
                                                       mem_controller/state_FSM_FFd3-In12
    SLICE_X7Y55.A6       net (fanout=1)        0.254   mem_controller/state_FSM_FFd3-In11
    SLICE_X7Y55.A        Tilo                  0.166   mem_controller/state_FSM_FFd3_1
                                                       mem_controller/state_FSM_FFd3-In14
    SLICE_X4Y53.AX       net (fanout=1)        0.346   mem_controller/state_FSM_FFd3-In
    SLICE_X4Y53.CLK      Tdick                 0.095   mem_controller/state_FSM_FFd1
                                                       mem_controller/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      2.897ns (0.803ns logic, 2.094ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          mem_controller/state_FSM_FFd3 (FF)
  Requirement:          6.400ns
  Data Path Delay:      6.951ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.631 - 0.639)
  Source Clock:         c3_clk0 rising at 0.000ns
  Destination Clock:    c3_clk0 rising at 6.400ns
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to mem_controller/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P4EMPTY     Tmcbcko_EMPTY         2.270   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X7Y59.D3       net (fanout=2)        2.108   c3_p1_rd_empty
    SLICE_X7Y59.D        Tilo                  0.259   mem_controller/state_FSM_FFd3-In1
                                                       mem_controller/state_FSM_FFd3-In11
    SLICE_X7Y59.C5       net (fanout=1)        0.406   mem_controller/state_FSM_FFd3-In1
    SLICE_X7Y59.C        Tilo                  0.259   mem_controller/state_FSM_FFd3-In1
                                                       mem_controller/state_FSM_FFd3-In12
    SLICE_X7Y55.A6       net (fanout=1)        0.582   mem_controller/state_FSM_FFd3-In11
    SLICE_X7Y55.A        Tilo                  0.259   mem_controller/state_FSM_FFd3_1
                                                       mem_controller/state_FSM_FFd3-In14
    SLICE_X4Y53.AX       net (fanout=1)        0.694   mem_controller/state_FSM_FFd3-In
    SLICE_X4Y53.CLK      Tdick                 0.114   mem_controller/state_FSM_FFd1
                                                       mem_controller/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      6.951ns (3.161ns logic, 3.790ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          mem_controller/state_FSM_FFd3 (FF)
  Requirement:          6.400ns
  Data Path Delay:      6.088ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.289 - 0.311)
  Source Clock:         c3_clk0 rising at 0.000ns
  Destination Clock:    c3_clk0 rising at 6.400ns
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to mem_controller/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P1WREMPTY   Tmcbcko_WREMPTY       2.270   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X7Y59.C2       net (fanout=64)       1.910   c3_p0_wr_empty
    SLICE_X7Y59.C        Tilo                  0.259   mem_controller/state_FSM_FFd3-In1
                                                       mem_controller/state_FSM_FFd3-In12
    SLICE_X7Y55.A6       net (fanout=1)        0.582   mem_controller/state_FSM_FFd3-In11
    SLICE_X7Y55.A        Tilo                  0.259   mem_controller/state_FSM_FFd3_1
                                                       mem_controller/state_FSM_FFd3-In14
    SLICE_X4Y53.AX       net (fanout=1)        0.694   mem_controller/state_FSM_FFd3-In
    SLICE_X4Y53.CLK      Tdick                 0.114   mem_controller/state_FSM_FFd1
                                                       mem_controller/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      6.088ns (2.902ns logic, 3.186ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Paths for end point mem_controller/state_FSM_FFd3_1 (SLICE_X7Y55.A6), 9 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ROImager_inst/FSMIND1_i (FF)
  Destination:          mem_controller/state_FSM_FFd3_1 (FF)
  Requirement:          0.800ns
  Data Path Delay:      2.526ns (Levels of Logic = 3)
  Clock Path Skew:      2.770ns (1.905 - -0.865)
  Source Clock:         CLKMPRE_int_BUFG rising at 1260.000ns
  Destination Clock:    c3_clk0 rising at 1260.800ns
  Clock Uncertainty:    2.182ns

  Clock Uncertainty:          2.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       3.819ns
    Phase Error (PE):           0.271ns

  Maximum Data Path at Fast Process Corner: ROImager_inst/FSMIND1_i to mem_controller/state_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y76.BQ      Tcko                  0.210   ROImager_inst/FSMIND1_i
                                                       ROImager_inst/FSMIND1_i
    SLICE_X7Y59.D4       net (fanout=7)        1.310   ROImager_inst/FSMIND1_i
    SLICE_X7Y59.D        Tilo                  0.166   mem_controller/state_FSM_FFd3-In1
                                                       mem_controller/state_FSM_FFd3-In11
    SLICE_X7Y59.C5       net (fanout=1)        0.184   mem_controller/state_FSM_FFd3-In1
    SLICE_X7Y59.C        Tilo                  0.166   mem_controller/state_FSM_FFd3-In1
                                                       mem_controller/state_FSM_FFd3-In12
    SLICE_X7Y55.A6       net (fanout=1)        0.254   mem_controller/state_FSM_FFd3-In11
    SLICE_X7Y55.CLK      Tas                   0.236   mem_controller/state_FSM_FFd3_1
                                                       mem_controller/state_FSM_FFd3-In14
                                                       mem_controller/state_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      2.526ns (0.778ns logic, 1.748ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          mem_controller/state_FSM_FFd3_1 (FF)
  Requirement:          6.400ns
  Data Path Delay:      6.257ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.626 - 0.639)
  Source Clock:         c3_clk0 rising at 0.000ns
  Destination Clock:    c3_clk0 rising at 6.400ns
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to mem_controller/state_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P4EMPTY     Tmcbcko_EMPTY         2.270   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X7Y59.D3       net (fanout=2)        2.108   c3_p1_rd_empty
    SLICE_X7Y59.D        Tilo                  0.259   mem_controller/state_FSM_FFd3-In1
                                                       mem_controller/state_FSM_FFd3-In11
    SLICE_X7Y59.C5       net (fanout=1)        0.406   mem_controller/state_FSM_FFd3-In1
    SLICE_X7Y59.C        Tilo                  0.259   mem_controller/state_FSM_FFd3-In1
                                                       mem_controller/state_FSM_FFd3-In12
    SLICE_X7Y55.A6       net (fanout=1)        0.582   mem_controller/state_FSM_FFd3-In11
    SLICE_X7Y55.CLK      Tas                   0.373   mem_controller/state_FSM_FFd3_1
                                                       mem_controller/state_FSM_FFd3-In14
                                                       mem_controller/state_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      6.257ns (3.161ns logic, 3.096ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:          mem_controller/state_FSM_FFd3_1 (FF)
  Requirement:          0.400ns
  Data Path Delay:      1.919ns (Levels of Logic = 3)
  Clock Path Skew:      2.769ns (1.905 - -0.864)
  Source Clock:         CLK_HS_BUFG rising at 70.000ns
  Destination Clock:    c3_clk0 rising at 70.400ns
  Clock Uncertainty:    0.509ns

  Clock Uncertainty:          0.509ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.469ns
    Phase Error (PE):           0.271ns

  Maximum Data Path at Fast Process Corner: fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i to mem_controller/state_FSM_FFd3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y61.AMUX     Tshcko                0.259   fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb
                                                       fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X7Y59.D2       net (fanout=1)        0.654   outfifo_empty
    SLICE_X7Y59.D        Tilo                  0.166   mem_controller/state_FSM_FFd3-In1
                                                       mem_controller/state_FSM_FFd3-In11
    SLICE_X7Y59.C5       net (fanout=1)        0.184   mem_controller/state_FSM_FFd3-In1
    SLICE_X7Y59.C        Tilo                  0.166   mem_controller/state_FSM_FFd3-In1
                                                       mem_controller/state_FSM_FFd3-In12
    SLICE_X7Y55.A6       net (fanout=1)        0.254   mem_controller/state_FSM_FFd3-In11
    SLICE_X7Y55.CLK      Tas                   0.236   mem_controller/state_FSM_FFd3_1
                                                       mem_controller/state_FSM_FFd3-In14
                                                       mem_controller/state_FSM_FFd3_1
    -------------------------------------------------  ---------------------------
    Total                                      1.919ns (0.827ns logic, 1.092ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Paths for end point fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (SLICE_X32Y89.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ROImager_inst/FSMIND1_i (FF)
  Destination:          fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (FF)
  Requirement:          0.800ns
  Data Path Delay:      1.888ns (Levels of Logic = 1)
  Clock Path Skew:      2.726ns (1.861 - -0.865)
  Source Clock:         CLKMPRE_int_BUFG rising at 1260.000ns
  Destination Clock:    c3_clk0 rising at 1260.800ns
  Clock Uncertainty:    2.182ns

  Clock Uncertainty:          2.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       3.819ns
    Phase Error (PE):           0.271ns

  Maximum Data Path at Fast Process Corner: ROImager_inst/FSMIND1_i to fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y76.BQ      Tcko                  0.210   ROImager_inst/FSMIND1_i
                                                       ROImager_inst/FSMIND1_i
    SLICE_X26Y82.B5      net (fanout=7)        0.530   ROImager_inst/FSMIND1_i
    SLICE_X26Y82.B       Tilo                  0.166   pat_gen/state_FSM_FFd4
                                                       fifo_mem_rst11
    SLICE_X32Y89.SR      net (fanout=18)       0.812   fifo_mem_rst
    SLICE_X32Y89.CLK     Trck                  0.170   fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      1.888ns (0.546ns logic, 1.342ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_rst_cnt (FF)
  Destination:          fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (FF)
  Requirement:          0.400ns
  Data Path Delay:      2.108ns (Levels of Logic = 1)
  Clock Path Skew:      2.782ns (1.861 - -0.921)
  Source Clock:         CLK_HS_BUFG rising at 70.000ns
  Destination Clock:    c3_clk0 rising at 70.400ns
  Clock Uncertainty:    0.509ns

  Clock Uncertainty:          0.509ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.469ns
    Phase Error (PE):           0.271ns

  Maximum Data Path at Fast Process Corner: fifo_rst_cnt to fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y88.AQ      Tcko                  0.212   fifo_rst_cnt
                                                       fifo_rst_cnt
    SLICE_X26Y82.B3      net (fanout=4)        0.748   fifo_rst_cnt
    SLICE_X26Y82.B       Tilo                  0.166   pat_gen/state_FSM_FFd4
                                                       fifo_mem_rst11
    SLICE_X32Y89.SR      net (fanout=18)       0.812   fifo_mem_rst
    SLICE_X32Y89.CLK     Trck                  0.170   fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       fifo_mem_pats/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      2.108ns (0.548ns logic, 1.560ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_mem_if_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        "u_mem_if_memc3_infrastructure_inst_clk0_bufg_in" TS_okSysClk / 1.5625
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_TQ4.G_TW[3].U_TQ (SLICE_X38Y73.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -3.141ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ROImager_inst/fsm_stat_i_3 (FF)
  Destination:          U_ila_pro_0/U0/I_TQ4.G_TW[3].U_TQ (FF)
  Requirement:          5.600ns
  Data Path Delay:      0.969ns (Levels of Logic = 0)
  Clock Path Skew:      7.528ns (5.344 - -2.184)
  Source Clock:         CLKMPRE_int_BUFG rising at 1260.000ns
  Destination Clock:    c3_clk0 rising at 1254.400ns
  Clock Uncertainty:    2.182ns

  Clock Uncertainty:          2.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       3.819ns
    Phase Error (PE):           0.271ns

  Minimum Data Path at Slow Process Corner: ROImager_inst/fsm_stat_i_3 to U_ila_pro_0/U0/I_TQ4.G_TW[3].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y73.BQ      Tcko                  0.405   ROImager_inst/fsm_stat_i<4>
                                                       ROImager_inst/fsm_stat_i_3
    SLICE_X38Y73.BX      net (fanout=2)        0.554   ROImager_inst/fsm_stat_i<3>
    SLICE_X38Y73.CLK     Tckdi       (-Th)    -0.010   U_ila_pro_0/U0/iTRIG_IN<23>
                                                       U_ila_pro_0/U0/I_TQ4.G_TW[3].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      0.969ns (0.415ns logic, 0.554ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_TQ4.G_TW[4].U_TQ (SLICE_X38Y73.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -3.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ROImager_inst/fsm_stat_i_2 (FF)
  Destination:          U_ila_pro_0/U0/I_TQ4.G_TW[4].U_TQ (FF)
  Requirement:          5.600ns
  Data Path Delay:      1.097ns (Levels of Logic = 0)
  Clock Path Skew:      7.528ns (5.344 - -2.184)
  Source Clock:         CLKMPRE_int_BUFG rising at 1260.000ns
  Destination Clock:    c3_clk0 rising at 1254.400ns
  Clock Uncertainty:    2.182ns

  Clock Uncertainty:          2.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       3.819ns
    Phase Error (PE):           0.271ns

  Minimum Data Path at Slow Process Corner: ROImager_inst/fsm_stat_i_2 to U_ila_pro_0/U0/I_TQ4.G_TW[4].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y73.AQ      Tcko                  0.405   ROImager_inst/fsm_stat_i<4>
                                                       ROImager_inst/fsm_stat_i_2
    SLICE_X38Y73.CX      net (fanout=2)        0.682   ROImager_inst/fsm_stat_i<2>
    SLICE_X38Y73.CLK     Tckdi       (-Th)    -0.010   U_ila_pro_0/U0/iTRIG_IN<23>
                                                       U_ila_pro_0/U0/I_TQ4.G_TW[4].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      1.097ns (0.415ns logic, 0.682ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_TQ4.G_TW[2].U_TQ (SLICE_X38Y73.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -3.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ROImager_inst/fsm_stat_i_4 (FF)
  Destination:          U_ila_pro_0/U0/I_TQ4.G_TW[2].U_TQ (FF)
  Requirement:          5.600ns
  Data Path Delay:      1.098ns (Levels of Logic = 0)
  Clock Path Skew:      7.528ns (5.344 - -2.184)
  Source Clock:         CLKMPRE_int_BUFG rising at 1260.000ns
  Destination Clock:    c3_clk0 rising at 1254.400ns
  Clock Uncertainty:    2.182ns

  Clock Uncertainty:          2.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       3.819ns
    Phase Error (PE):           0.271ns

  Minimum Data Path at Slow Process Corner: ROImager_inst/fsm_stat_i_4 to U_ila_pro_0/U0/I_TQ4.G_TW[2].U_TQ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y73.DQ      Tcko                  0.405   ROImager_inst/fsm_stat_i<4>
                                                       ROImager_inst/fsm_stat_i_4
    SLICE_X38Y73.AX      net (fanout=2)        0.683   ROImager_inst/fsm_stat_i<4>
    SLICE_X38Y73.CLK     Tckdi       (-Th)    -0.010   U_ila_pro_0/U0/iTRIG_IN<23>
                                                       U_ila_pro_0/U0/I_TQ4.G_TW[2].U_TQ
    -------------------------------------------------  ---------------------------
    Total                                      1.098ns (0.415ns logic, 0.683ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_mem_if_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        "u_mem_if_memc3_infrastructure_inst_clk0_bufg_in" TS_okSysClk / 1.5625
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[12].u_ramb18/U_RAMB18/CLKB
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[12].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X0Y14.CLKB
  Clock network: c3_clk0
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18/CLKB
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[7].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X0Y54.CLKB
  Clock network: c3_clk0
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKB
  Location pin: RAMB16_X0Y62.CLKB
  Clock network: c3_clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_mem_if_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = 
PERIOD TIMEGRP         "u_mem_if_memc3_infrastructure_inst_mcb_drp_clk_bufg_in" 
TS_okSysClk /         0.78125 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 23721 paths analyzed, 1602 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.715ns.
--------------------------------------------------------------------------------

Paths for end point u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (SLICE_X12Y103.CE), 121 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 (FF)
  Destination:          u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          12.800ns
  Data Path Delay:      10.554ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.283 - 0.301)
  Source Clock:         u_mem_if/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_mem_if/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 to u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y104.CQ     Tcko                  0.476   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3
    SLICE_X12Y97.D1      net (fanout=3)        3.107   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
    SLICE_X12Y97.D       Tilo                  0.235   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag11
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
    SLICE_X11Y87.B2      net (fanout=3)        1.468   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag11
    SLICE_X11Y87.B       Tilo                  0.259   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag13
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
    SLICE_X8Y108.A2      net (fanout=5)        2.432   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag2
    SLICE_X8Y108.A       Tilo                  0.235   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1692_inv4
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Dec_REFRSH_Flag[2]_GND_15_o_equal_238_o<2>1
    SLICE_X8Y108.B6      net (fanout=3)        0.158   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Dec_REFRSH_Flag[2]_GND_15_o_equal_238_o
    SLICE_X8Y108.B       Tilo                  0.235   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1692_inv4
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1692_inv4
    SLICE_X13Y105.C4     net (fanout=2)        0.782   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1692_inv4
    SLICE_X13Y105.C      Tilo                  0.259   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1692_inv1
    SLICE_X12Y103.CE     net (fanout=2)        0.594   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1692_inv
    SLICE_X12Y103.CLK    Tceck                 0.314   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<7>
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                     10.554ns (2.013ns logic, 8.541ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 (FF)
  Destination:          u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          12.800ns
  Data Path Delay:      10.203ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.183 - 0.196)
  Source Clock:         u_mem_if/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_mem_if/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 to u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y102.BQ     Tcko                  0.476   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1
    SLICE_X22Y93.C1      net (fanout=6)        2.310   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<1>
    SLICE_X22Y93.C       Tilo                  0.255   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag13
    SLICE_X11Y87.C5      net (fanout=1)        1.274   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
    SLICE_X11Y87.C       Tilo                  0.259   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag13
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag14
    SLICE_X11Y87.B4      net (fanout=3)        0.361   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag13
    SLICE_X11Y87.B       Tilo                  0.259   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag13
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
    SLICE_X8Y108.A2      net (fanout=5)        2.432   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag2
    SLICE_X8Y108.A       Tilo                  0.235   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1692_inv4
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Dec_REFRSH_Flag[2]_GND_15_o_equal_238_o<2>1
    SLICE_X8Y108.B6      net (fanout=3)        0.158   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Dec_REFRSH_Flag[2]_GND_15_o_equal_238_o
    SLICE_X8Y108.B       Tilo                  0.235   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1692_inv4
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1692_inv4
    SLICE_X13Y105.C4     net (fanout=2)        0.782   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1692_inv4
    SLICE_X13Y105.C      Tilo                  0.259   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1692_inv1
    SLICE_X12Y103.CE     net (fanout=2)        0.594   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1692_inv
    SLICE_X12Y103.CLK    Tceck                 0.314   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<7>
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                     10.203ns (2.292ns logic, 7.911ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 (FF)
  Destination:          u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          12.800ns
  Data Path Delay:      10.183ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.283 - 0.301)
  Source Clock:         u_mem_if/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_mem_if/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 to u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y104.CQ     Tcko                  0.476   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3
    SLICE_X12Y97.D1      net (fanout=3)        3.107   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
    SLICE_X12Y97.D       Tilo                  0.235   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag11
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
    SLICE_X11Y87.B2      net (fanout=3)        1.468   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag11
    SLICE_X11Y87.B       Tilo                  0.259   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag13
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
    SLICE_X13Y104.D3     net (fanout=5)        1.867   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag2
    SLICE_X13Y104.D      Tilo                  0.259   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1692_inv11
    SLICE_X13Y105.A3     net (fanout=2)        0.549   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1692_inv1
    SLICE_X13Y105.A      Tilo                  0.259   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1692_inv3
    SLICE_X13Y105.C2     net (fanout=2)        0.537   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1692_inv3
    SLICE_X13Y105.C      Tilo                  0.259   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1692_inv1
    SLICE_X12Y103.CE     net (fanout=2)        0.594   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1692_inv
    SLICE_X12Y103.CLK    Tceck                 0.314   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<7>
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                     10.183ns (2.061ns logic, 8.122ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------

Paths for end point u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (SLICE_X12Y102.CE), 121 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 (FF)
  Destination:          u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Requirement:          12.800ns
  Data Path Delay:      10.533ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.285 - 0.301)
  Source Clock:         u_mem_if/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_mem_if/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 to u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y104.CQ     Tcko                  0.476   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3
    SLICE_X12Y97.D1      net (fanout=3)        3.107   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
    SLICE_X12Y97.D       Tilo                  0.235   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag11
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
    SLICE_X11Y87.B2      net (fanout=3)        1.468   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag11
    SLICE_X11Y87.B       Tilo                  0.259   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag13
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
    SLICE_X8Y108.A2      net (fanout=5)        2.432   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag2
    SLICE_X8Y108.A       Tilo                  0.235   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1692_inv4
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Dec_REFRSH_Flag[2]_GND_15_o_equal_238_o<2>1
    SLICE_X8Y108.B6      net (fanout=3)        0.158   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Dec_REFRSH_Flag[2]_GND_15_o_equal_238_o
    SLICE_X8Y108.B       Tilo                  0.235   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1692_inv4
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1692_inv4
    SLICE_X13Y105.C4     net (fanout=2)        0.782   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1692_inv4
    SLICE_X13Y105.C      Tilo                  0.259   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1692_inv1
    SLICE_X12Y102.CE     net (fanout=2)        0.573   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1692_inv
    SLICE_X12Y102.CLK    Tceck                 0.314   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                     10.533ns (2.013ns logic, 8.520ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 (FF)
  Destination:          u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Requirement:          12.800ns
  Data Path Delay:      10.182ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         u_mem_if/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_mem_if/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 to u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y102.BQ     Tcko                  0.476   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1
    SLICE_X22Y93.C1      net (fanout=6)        2.310   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<1>
    SLICE_X22Y93.C       Tilo                  0.255   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag13
    SLICE_X11Y87.C5      net (fanout=1)        1.274   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
    SLICE_X11Y87.C       Tilo                  0.259   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag13
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag14
    SLICE_X11Y87.B4      net (fanout=3)        0.361   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag13
    SLICE_X11Y87.B       Tilo                  0.259   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag13
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
    SLICE_X8Y108.A2      net (fanout=5)        2.432   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag2
    SLICE_X8Y108.A       Tilo                  0.235   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1692_inv4
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Dec_REFRSH_Flag[2]_GND_15_o_equal_238_o<2>1
    SLICE_X8Y108.B6      net (fanout=3)        0.158   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Dec_REFRSH_Flag[2]_GND_15_o_equal_238_o
    SLICE_X8Y108.B       Tilo                  0.235   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1692_inv4
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1692_inv4
    SLICE_X13Y105.C4     net (fanout=2)        0.782   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1692_inv4
    SLICE_X13Y105.C      Tilo                  0.259   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1692_inv1
    SLICE_X12Y102.CE     net (fanout=2)        0.573   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1692_inv
    SLICE_X12Y102.CLK    Tceck                 0.314   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                     10.182ns (2.292ns logic, 7.890ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 (FF)
  Destination:          u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0 (FF)
  Requirement:          12.800ns
  Data Path Delay:      10.162ns (Levels of Logic = 5)
  Clock Path Skew:      -0.016ns (0.285 - 0.301)
  Source Clock:         u_mem_if/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_mem_if/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 to u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y104.CQ     Tcko                  0.476   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3
    SLICE_X12Y97.D1      net (fanout=3)        3.107   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
    SLICE_X12Y97.D       Tilo                  0.235   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag11
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
    SLICE_X11Y87.B2      net (fanout=3)        1.468   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag11
    SLICE_X11Y87.B       Tilo                  0.259   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag13
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
    SLICE_X13Y104.D3     net (fanout=5)        1.867   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag2
    SLICE_X13Y104.D      Tilo                  0.259   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1692_inv11
    SLICE_X13Y105.A3     net (fanout=2)        0.549   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1692_inv1
    SLICE_X13Y105.A      Tilo                  0.259   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1692_inv3
    SLICE_X13Y105.C2     net (fanout=2)        0.537   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1692_inv3
    SLICE_X13Y105.C      Tilo                  0.259   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1692_inv1
    SLICE_X12Y102.CE     net (fanout=2)        0.573   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1692_inv
    SLICE_X12Y102.CLK    Tceck                 0.314   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0
    -------------------------------------------------  ---------------------------
    Total                                     10.162ns (2.061ns logic, 8.101ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Paths for end point u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7 (SLICE_X12Y103.CE), 121 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 (FF)
  Destination:          u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7 (FF)
  Requirement:          12.800ns
  Data Path Delay:      10.531ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.283 - 0.301)
  Source Clock:         u_mem_if/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_mem_if/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 to u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y104.CQ     Tcko                  0.476   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3
    SLICE_X12Y97.D1      net (fanout=3)        3.107   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
    SLICE_X12Y97.D       Tilo                  0.235   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag11
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
    SLICE_X11Y87.B2      net (fanout=3)        1.468   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag11
    SLICE_X11Y87.B       Tilo                  0.259   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag13
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
    SLICE_X8Y108.A2      net (fanout=5)        2.432   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag2
    SLICE_X8Y108.A       Tilo                  0.235   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1692_inv4
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Dec_REFRSH_Flag[2]_GND_15_o_equal_238_o<2>1
    SLICE_X8Y108.B6      net (fanout=3)        0.158   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Dec_REFRSH_Flag[2]_GND_15_o_equal_238_o
    SLICE_X8Y108.B       Tilo                  0.235   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1692_inv4
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1692_inv4
    SLICE_X13Y105.C4     net (fanout=2)        0.782   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1692_inv4
    SLICE_X13Y105.C      Tilo                  0.259   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1692_inv1
    SLICE_X12Y103.CE     net (fanout=2)        0.594   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1692_inv
    SLICE_X12Y103.CLK    Tceck                 0.291   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<7>
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7
    -------------------------------------------------  ---------------------------
    Total                                     10.531ns (1.990ns logic, 8.541ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.464ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 (FF)
  Destination:          u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7 (FF)
  Requirement:          12.800ns
  Data Path Delay:      10.180ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.183 - 0.196)
  Source Clock:         u_mem_if/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_mem_if/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1 to u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y102.BQ     Tcko                  0.476   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1
    SLICE_X22Y93.C1      net (fanout=6)        2.310   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<1>
    SLICE_X22Y93.C       Tilo                  0.255   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag13
    SLICE_X11Y87.C5      net (fanout=1)        1.274   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
    SLICE_X11Y87.C       Tilo                  0.259   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag13
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag14
    SLICE_X11Y87.B4      net (fanout=3)        0.361   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag13
    SLICE_X11Y87.B       Tilo                  0.259   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag13
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
    SLICE_X8Y108.A2      net (fanout=5)        2.432   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag2
    SLICE_X8Y108.A       Tilo                  0.235   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1692_inv4
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Dec_REFRSH_Flag[2]_GND_15_o_equal_238_o<2>1
    SLICE_X8Y108.B6      net (fanout=3)        0.158   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Dec_REFRSH_Flag[2]_GND_15_o_equal_238_o
    SLICE_X8Y108.B       Tilo                  0.235   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1692_inv4
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1692_inv4
    SLICE_X13Y105.C4     net (fanout=2)        0.782   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1692_inv4
    SLICE_X13Y105.C      Tilo                  0.259   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1692_inv1
    SLICE_X12Y103.CE     net (fanout=2)        0.594   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1692_inv
    SLICE_X12Y103.CLK    Tceck                 0.291   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<7>
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7
    -------------------------------------------------  ---------------------------
    Total                                     10.180ns (2.269ns logic, 7.911ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 (FF)
  Destination:          u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7 (FF)
  Requirement:          12.800ns
  Data Path Delay:      10.160ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.283 - 0.301)
  Source Clock:         u_mem_if/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    u_mem_if/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3 to u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y104.CQ     Tcko                  0.476   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<4>
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3
    SLICE_X12Y97.D1      net (fanout=3)        3.107   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
    SLICE_X12Y97.D       Tilo                  0.235   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag11
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag12
    SLICE_X11Y87.B2      net (fanout=3)        1.468   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag11
    SLICE_X11Y87.B       Tilo                  0.259   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag13
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag15
    SLICE_X13Y104.D3     net (fanout=5)        1.867   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Dec_Flag2
    SLICE_X13Y104.D      Tilo                  0.259   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1692_inv11
    SLICE_X13Y105.A3     net (fanout=2)        0.549   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1692_inv1
    SLICE_X13Y105.A      Tilo                  0.259   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1692_inv3
    SLICE_X13Y105.C2     net (fanout=2)        0.537   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1692_inv3
    SLICE_X13Y105.C      Tilo                  0.259   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1692_inv1
    SLICE_X12Y103.CE     net (fanout=2)        0.594   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1692_inv
    SLICE_X12Y103.CLK    Tceck                 0.291   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<7>
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7
    -------------------------------------------------  ---------------------------
    Total                                     10.160ns (2.038ns logic, 8.122ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_mem_if_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP
        "u_mem_if_memc3_infrastructure_inst_mcb_drp_clk_bufg_in" TS_okSysClk /
        0.78125 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3 (SLICE_X39Y92.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_2 (FF)
  Destination:          u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u_mem_if/c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    u_mem_if/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_2 to u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y92.CQ      Tcko                  0.198   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt<2>
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_2
    SLICE_X39Y92.C5      net (fanout=1)        0.052   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt<2>
    SLICE_X39Y92.CLK     Tah         (-Th)    -0.155   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt<2>
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_pre_sysrst_cnt_xor<3>11
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.353ns logic, 0.052ns route)
                                                       (87.2% logic, 12.8% route)

--------------------------------------------------------------------------------

Paths for end point u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4 (SLICE_X29Y85.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3 (FF)
  Destination:          u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.419ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u_mem_if/c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    u_mem_if/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3 to u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y85.CQ      Tcko                  0.198   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<5>
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3
    SLICE_X29Y85.C5      net (fanout=3)        0.066   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<3>
    SLICE_X29Y85.CLK     Tah         (-Th)    -0.155   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<5>
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<4>1
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.419ns (0.353ns logic, 0.066ns route)
                                                       (84.2% logic, 15.8% route)

--------------------------------------------------------------------------------

Paths for end point u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase (SLICE_X0Y93.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase (FF)
  Destination:          u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         u_mem_if/c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    u_mem_if/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase to u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y93.DQ       Tcko                  0.200   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase
    SLICE_X0Y93.D6       net (fanout=3)        0.031   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase
    SLICE_X0Y93.CLK      Tah         (-Th)    -0.190   u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/Mmux_state[3]_AddressPhase_MUX_46_o11
                                                       u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.390ns logic, 0.031ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_mem_if_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP
        "u_mem_if_memc3_infrastructure_inst_mcb_drp_clk_bufg_in" TS_okSysClk /
        0.78125 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.134ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: u_mem_if/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Logical resource: u_mem_if/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: u_mem_if/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 11.800ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: u_mem_if/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 12.320ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<3>/CLK
  Logical resource: u_mem_if/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0/CK
  Location pin: SLICE_X10Y82.CLK
  Clock network: u_mem_if/c3_mcb_drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLKMPRE_int = PERIOD TIMEGRP "CLKMPRE_int" TS_sys_clkDV / 
0.166666667 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 111817 paths analyzed, 390 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.900ns.
--------------------------------------------------------------------------------

Paths for end point ROImager_inst/Mmult_n0101 (DSP48_X1Y12.A15), 1540 paths
--------------------------------------------------------------------------------
Slack (setup path):     160.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ROImager_inst/Mmult_n0101 (DSP)
  Destination:          ROImager_inst/Mmult_n0101 (DSP)
  Requirement:          180.000ns
  Data Path Delay:      17.959ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKMPRE_int_BUFG rising at 0.000ns
  Destination Clock:    CLKMPRE_int_BUFG rising at 180.000ns
  Clock Uncertainty:    1.941ns

  Clock Uncertainty:          1.941ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       3.811ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ROImager_inst/Mmult_n0101 to ROImager_inst/Mmult_n0101
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y12.P47      Tdspcko_P_A1REG       4.572   ROImager_inst/Mmult_n0101
                                                       ROImager_inst/Mmult_n0101
    DSP48_X1Y13.C36      net (fanout=18)       1.254   ROImager_inst/Mmult_n0101_P47_to_Mmult_n01011
    DSP48_X1Y13.P7       Tdspdo_C_P            3.141   ROImager_inst/Mmult_n01011
                                                       ROImager_inst/Mmult_n01011
    SLICE_X38Y48.A1      net (fanout=1)        2.054   ROImager_inst/n0101<24>
    SLICE_X38Y48.CMUX    Topac                 0.630   ROImager_inst/Mcompar_n0020_cy<14>
                                                       ROImager_inst/Mcompar_n0020_lut<12>
                                                       ROImager_inst/Mcompar_n0020_cy<14>
    SLICE_X36Y60.A2      net (fanout=1)        1.725   ROImager_inst/Mcompar_n0020_cy<14>
    SLICE_X36Y60.A       Tilo                  0.235   ROImager_inst/Mcompar_n0020_cy<15>
                                                       ROImager_inst/Mcompar_n0020_cy<15>
    SLICE_X47Y55.D3      net (fanout=4)        1.516   ROImager_inst/Mcompar_n0020_cy<15>
    SLICE_X47Y55.D       Tilo                  0.259   ROImager_inst/count_mpre<9>
                                                       ROImager_inst/state_state[7]_GND_57_o_select_56_OUT<0>31
    SLICE_X46Y57.B3      net (fanout=32)       0.903   ROImager_inst/state_state[7]_GND_57_o_select_56_OUT<0>3
    SLICE_X46Y57.B       Tilo                  0.235   ROImager_inst/count_mpre<17>
                                                       ROImager_inst/state_state[7]_GND_57_o_select_56_OUT<15>1
    DSP48_X1Y12.A15      net (fanout=1)        1.274   ROImager_inst/state[7]_GND_57_o_select_56_OUT<15>
    DSP48_X1Y12.CLK      Tdspdck_A_A1REG       0.161   ROImager_inst/Mmult_n0101
                                                       ROImager_inst/Mmult_n0101
    -------------------------------------------------  ---------------------------
    Total                                     17.959ns (9.233ns logic, 8.726ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     160.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ROImager_inst/Mmult_n0101 (DSP)
  Destination:          ROImager_inst/Mmult_n0101 (DSP)
  Requirement:          180.000ns
  Data Path Delay:      17.946ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKMPRE_int_BUFG rising at 0.000ns
  Destination Clock:    CLKMPRE_int_BUFG rising at 180.000ns
  Clock Uncertainty:    1.941ns

  Clock Uncertainty:          1.941ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       3.811ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ROImager_inst/Mmult_n0101 to ROImager_inst/Mmult_n0101
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y12.P47      Tdspcko_P_A1REG       4.572   ROImager_inst/Mmult_n0101
                                                       ROImager_inst/Mmult_n0101
    DSP48_X1Y13.C36      net (fanout=18)       1.254   ROImager_inst/Mmult_n0101_P47_to_Mmult_n01011
    DSP48_X1Y13.P7       Tdspdo_C_P            3.141   ROImager_inst/Mmult_n01011
                                                       ROImager_inst/Mmult_n01011
    SLICE_X38Y48.A1      net (fanout=1)        2.054   ROImager_inst/n0101<24>
    SLICE_X38Y48.CMUX    Topac                 0.617   ROImager_inst/Mcompar_n0020_cy<14>
                                                       ROImager_inst/Mcompar_n0020_lutdi12
                                                       ROImager_inst/Mcompar_n0020_cy<14>
    SLICE_X36Y60.A2      net (fanout=1)        1.725   ROImager_inst/Mcompar_n0020_cy<14>
    SLICE_X36Y60.A       Tilo                  0.235   ROImager_inst/Mcompar_n0020_cy<15>
                                                       ROImager_inst/Mcompar_n0020_cy<15>
    SLICE_X47Y55.D3      net (fanout=4)        1.516   ROImager_inst/Mcompar_n0020_cy<15>
    SLICE_X47Y55.D       Tilo                  0.259   ROImager_inst/count_mpre<9>
                                                       ROImager_inst/state_state[7]_GND_57_o_select_56_OUT<0>31
    SLICE_X46Y57.B3      net (fanout=32)       0.903   ROImager_inst/state_state[7]_GND_57_o_select_56_OUT<0>3
    SLICE_X46Y57.B       Tilo                  0.235   ROImager_inst/count_mpre<17>
                                                       ROImager_inst/state_state[7]_GND_57_o_select_56_OUT<15>1
    DSP48_X1Y12.A15      net (fanout=1)        1.274   ROImager_inst/state[7]_GND_57_o_select_56_OUT<15>
    DSP48_X1Y12.CLK      Tdspdck_A_A1REG       0.161   ROImager_inst/Mmult_n0101
                                                       ROImager_inst/Mmult_n0101
    -------------------------------------------------  ---------------------------
    Total                                     17.946ns (9.220ns logic, 8.726ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     160.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ROImager_inst/Mmult_n0101 (DSP)
  Destination:          ROImager_inst/Mmult_n0101 (DSP)
  Requirement:          180.000ns
  Data Path Delay:      17.899ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKMPRE_int_BUFG rising at 0.000ns
  Destination Clock:    CLKMPRE_int_BUFG rising at 180.000ns
  Clock Uncertainty:    1.941ns

  Clock Uncertainty:          1.941ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       3.811ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ROImager_inst/Mmult_n0101 to ROImager_inst/Mmult_n0101
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y12.P47      Tdspcko_P_A1REG       4.572   ROImager_inst/Mmult_n0101
                                                       ROImager_inst/Mmult_n0101
    DSP48_X1Y13.C36      net (fanout=18)       1.254   ROImager_inst/Mmult_n0101_P47_to_Mmult_n01011
    DSP48_X1Y13.P0       Tdspdo_C_P            3.141   ROImager_inst/Mmult_n01011
                                                       ROImager_inst/Mmult_n01011
    SLICE_X38Y47.A1      net (fanout=1)        1.837   ROImager_inst/n0101<17>
    SLICE_X38Y47.COUT    Topcya                0.482   ROImager_inst/Mcompar_n0020_cy<11>
                                                       ROImager_inst/Mcompar_n0020_lutdi8
                                                       ROImager_inst/Mcompar_n0020_cy<11>
    SLICE_X38Y48.CIN     net (fanout=1)        0.003   ROImager_inst/Mcompar_n0020_cy<11>
    SLICE_X38Y48.CMUX    Tcinc                 0.302   ROImager_inst/Mcompar_n0020_cy<14>
                                                       ROImager_inst/Mcompar_n0020_cy<14>
    SLICE_X36Y60.A2      net (fanout=1)        1.725   ROImager_inst/Mcompar_n0020_cy<14>
    SLICE_X36Y60.A       Tilo                  0.235   ROImager_inst/Mcompar_n0020_cy<15>
                                                       ROImager_inst/Mcompar_n0020_cy<15>
    SLICE_X47Y55.D3      net (fanout=4)        1.516   ROImager_inst/Mcompar_n0020_cy<15>
    SLICE_X47Y55.D       Tilo                  0.259   ROImager_inst/count_mpre<9>
                                                       ROImager_inst/state_state[7]_GND_57_o_select_56_OUT<0>31
    SLICE_X46Y57.B3      net (fanout=32)       0.903   ROImager_inst/state_state[7]_GND_57_o_select_56_OUT<0>3
    SLICE_X46Y57.B       Tilo                  0.235   ROImager_inst/count_mpre<17>
                                                       ROImager_inst/state_state[7]_GND_57_o_select_56_OUT<15>1
    DSP48_X1Y12.A15      net (fanout=1)        1.274   ROImager_inst/state[7]_GND_57_o_select_56_OUT<15>
    DSP48_X1Y12.CLK      Tdspdck_A_A1REG       0.161   ROImager_inst/Mmult_n0101
                                                       ROImager_inst/Mmult_n0101
    -------------------------------------------------  ---------------------------
    Total                                     17.899ns (9.387ns logic, 8.512ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------

Paths for end point ROImager_inst/Mmult_n0101 (DSP48_X1Y12.A2), 1527 paths
--------------------------------------------------------------------------------
Slack (setup path):     160.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ROImager_inst/Mmult_n0101 (DSP)
  Destination:          ROImager_inst/Mmult_n0101 (DSP)
  Requirement:          180.000ns
  Data Path Delay:      17.874ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKMPRE_int_BUFG rising at 0.000ns
  Destination Clock:    CLKMPRE_int_BUFG rising at 180.000ns
  Clock Uncertainty:    1.941ns

  Clock Uncertainty:          1.941ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       3.811ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ROImager_inst/Mmult_n0101 to ROImager_inst/Mmult_n0101
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y12.P47      Tdspcko_P_A1REG       4.572   ROImager_inst/Mmult_n0101
                                                       ROImager_inst/Mmult_n0101
    DSP48_X1Y13.C36      net (fanout=18)       1.254   ROImager_inst/Mmult_n0101_P47_to_Mmult_n01011
    DSP48_X1Y13.P7       Tdspdo_C_P            3.141   ROImager_inst/Mmult_n01011
                                                       ROImager_inst/Mmult_n01011
    SLICE_X38Y48.A1      net (fanout=1)        2.054   ROImager_inst/n0101<24>
    SLICE_X38Y48.CMUX    Topac                 0.630   ROImager_inst/Mcompar_n0020_cy<14>
                                                       ROImager_inst/Mcompar_n0020_lut<12>
                                                       ROImager_inst/Mcompar_n0020_cy<14>
    SLICE_X36Y60.A2      net (fanout=1)        1.725   ROImager_inst/Mcompar_n0020_cy<14>
    SLICE_X36Y60.A       Tilo                  0.235   ROImager_inst/Mcompar_n0020_cy<15>
                                                       ROImager_inst/Mcompar_n0020_cy<15>
    SLICE_X47Y55.D3      net (fanout=4)        1.516   ROImager_inst/Mcompar_n0020_cy<15>
    SLICE_X47Y55.D       Tilo                  0.259   ROImager_inst/count_mpre<9>
                                                       ROImager_inst/state_state[7]_GND_57_o_select_56_OUT<0>31
    SLICE_X47Y52.D2      net (fanout=32)       1.210   ROImager_inst/state_state[7]_GND_57_o_select_56_OUT<0>3
    SLICE_X47Y52.D       Tilo                  0.259   ROImager_inst/count_mpre<2>
                                                       ROImager_inst/state_state[7]_GND_57_o_select_56_OUT<2>1
    DSP48_X1Y12.A2       net (fanout=1)        0.858   ROImager_inst/state[7]_GND_57_o_select_56_OUT<2>
    DSP48_X1Y12.CLK      Tdspdck_A_A1REG       0.161   ROImager_inst/Mmult_n0101
                                                       ROImager_inst/Mmult_n0101
    -------------------------------------------------  ---------------------------
    Total                                     17.874ns (9.257ns logic, 8.617ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     160.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ROImager_inst/Mmult_n0101 (DSP)
  Destination:          ROImager_inst/Mmult_n0101 (DSP)
  Requirement:          180.000ns
  Data Path Delay:      17.861ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKMPRE_int_BUFG rising at 0.000ns
  Destination Clock:    CLKMPRE_int_BUFG rising at 180.000ns
  Clock Uncertainty:    1.941ns

  Clock Uncertainty:          1.941ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       3.811ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ROImager_inst/Mmult_n0101 to ROImager_inst/Mmult_n0101
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y12.P47      Tdspcko_P_A1REG       4.572   ROImager_inst/Mmult_n0101
                                                       ROImager_inst/Mmult_n0101
    DSP48_X1Y13.C36      net (fanout=18)       1.254   ROImager_inst/Mmult_n0101_P47_to_Mmult_n01011
    DSP48_X1Y13.P7       Tdspdo_C_P            3.141   ROImager_inst/Mmult_n01011
                                                       ROImager_inst/Mmult_n01011
    SLICE_X38Y48.A1      net (fanout=1)        2.054   ROImager_inst/n0101<24>
    SLICE_X38Y48.CMUX    Topac                 0.617   ROImager_inst/Mcompar_n0020_cy<14>
                                                       ROImager_inst/Mcompar_n0020_lutdi12
                                                       ROImager_inst/Mcompar_n0020_cy<14>
    SLICE_X36Y60.A2      net (fanout=1)        1.725   ROImager_inst/Mcompar_n0020_cy<14>
    SLICE_X36Y60.A       Tilo                  0.235   ROImager_inst/Mcompar_n0020_cy<15>
                                                       ROImager_inst/Mcompar_n0020_cy<15>
    SLICE_X47Y55.D3      net (fanout=4)        1.516   ROImager_inst/Mcompar_n0020_cy<15>
    SLICE_X47Y55.D       Tilo                  0.259   ROImager_inst/count_mpre<9>
                                                       ROImager_inst/state_state[7]_GND_57_o_select_56_OUT<0>31
    SLICE_X47Y52.D2      net (fanout=32)       1.210   ROImager_inst/state_state[7]_GND_57_o_select_56_OUT<0>3
    SLICE_X47Y52.D       Tilo                  0.259   ROImager_inst/count_mpre<2>
                                                       ROImager_inst/state_state[7]_GND_57_o_select_56_OUT<2>1
    DSP48_X1Y12.A2       net (fanout=1)        0.858   ROImager_inst/state[7]_GND_57_o_select_56_OUT<2>
    DSP48_X1Y12.CLK      Tdspdck_A_A1REG       0.161   ROImager_inst/Mmult_n0101
                                                       ROImager_inst/Mmult_n0101
    -------------------------------------------------  ---------------------------
    Total                                     17.861ns (9.244ns logic, 8.617ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     160.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ROImager_inst/Mmult_n0101 (DSP)
  Destination:          ROImager_inst/Mmult_n0101 (DSP)
  Requirement:          180.000ns
  Data Path Delay:      17.814ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKMPRE_int_BUFG rising at 0.000ns
  Destination Clock:    CLKMPRE_int_BUFG rising at 180.000ns
  Clock Uncertainty:    1.941ns

  Clock Uncertainty:          1.941ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       3.811ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ROImager_inst/Mmult_n0101 to ROImager_inst/Mmult_n0101
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y12.P47      Tdspcko_P_A1REG       4.572   ROImager_inst/Mmult_n0101
                                                       ROImager_inst/Mmult_n0101
    DSP48_X1Y13.C36      net (fanout=18)       1.254   ROImager_inst/Mmult_n0101_P47_to_Mmult_n01011
    DSP48_X1Y13.P0       Tdspdo_C_P            3.141   ROImager_inst/Mmult_n01011
                                                       ROImager_inst/Mmult_n01011
    SLICE_X38Y47.A1      net (fanout=1)        1.837   ROImager_inst/n0101<17>
    SLICE_X38Y47.COUT    Topcya                0.482   ROImager_inst/Mcompar_n0020_cy<11>
                                                       ROImager_inst/Mcompar_n0020_lutdi8
                                                       ROImager_inst/Mcompar_n0020_cy<11>
    SLICE_X38Y48.CIN     net (fanout=1)        0.003   ROImager_inst/Mcompar_n0020_cy<11>
    SLICE_X38Y48.CMUX    Tcinc                 0.302   ROImager_inst/Mcompar_n0020_cy<14>
                                                       ROImager_inst/Mcompar_n0020_cy<14>
    SLICE_X36Y60.A2      net (fanout=1)        1.725   ROImager_inst/Mcompar_n0020_cy<14>
    SLICE_X36Y60.A       Tilo                  0.235   ROImager_inst/Mcompar_n0020_cy<15>
                                                       ROImager_inst/Mcompar_n0020_cy<15>
    SLICE_X47Y55.D3      net (fanout=4)        1.516   ROImager_inst/Mcompar_n0020_cy<15>
    SLICE_X47Y55.D       Tilo                  0.259   ROImager_inst/count_mpre<9>
                                                       ROImager_inst/state_state[7]_GND_57_o_select_56_OUT<0>31
    SLICE_X47Y52.D2      net (fanout=32)       1.210   ROImager_inst/state_state[7]_GND_57_o_select_56_OUT<0>3
    SLICE_X47Y52.D       Tilo                  0.259   ROImager_inst/count_mpre<2>
                                                       ROImager_inst/state_state[7]_GND_57_o_select_56_OUT<2>1
    DSP48_X1Y12.A2       net (fanout=1)        0.858   ROImager_inst/state[7]_GND_57_o_select_56_OUT<2>
    DSP48_X1Y12.CLK      Tdspdck_A_A1REG       0.161   ROImager_inst/Mmult_n0101
                                                       ROImager_inst/Mmult_n0101
    -------------------------------------------------  ---------------------------
    Total                                     17.814ns (9.411ns logic, 8.403ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------

Paths for end point ROImager_inst/Mmult_n0101 (DSP48_X1Y12.A14), 1539 paths
--------------------------------------------------------------------------------
Slack (setup path):     160.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ROImager_inst/Mmult_n0101 (DSP)
  Destination:          ROImager_inst/Mmult_n0101 (DSP)
  Requirement:          180.000ns
  Data Path Delay:      17.865ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKMPRE_int_BUFG rising at 0.000ns
  Destination Clock:    CLKMPRE_int_BUFG rising at 180.000ns
  Clock Uncertainty:    1.941ns

  Clock Uncertainty:          1.941ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       3.811ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ROImager_inst/Mmult_n0101 to ROImager_inst/Mmult_n0101
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y12.P47      Tdspcko_P_A1REG       4.572   ROImager_inst/Mmult_n0101
                                                       ROImager_inst/Mmult_n0101
    DSP48_X1Y13.C36      net (fanout=18)       1.254   ROImager_inst/Mmult_n0101_P47_to_Mmult_n01011
    DSP48_X1Y13.P7       Tdspdo_C_P            3.141   ROImager_inst/Mmult_n01011
                                                       ROImager_inst/Mmult_n01011
    SLICE_X38Y48.A1      net (fanout=1)        2.054   ROImager_inst/n0101<24>
    SLICE_X38Y48.CMUX    Topac                 0.630   ROImager_inst/Mcompar_n0020_cy<14>
                                                       ROImager_inst/Mcompar_n0020_lut<12>
                                                       ROImager_inst/Mcompar_n0020_cy<14>
    SLICE_X36Y60.A2      net (fanout=1)        1.725   ROImager_inst/Mcompar_n0020_cy<14>
    SLICE_X36Y60.A       Tilo                  0.235   ROImager_inst/Mcompar_n0020_cy<15>
                                                       ROImager_inst/Mcompar_n0020_cy<15>
    SLICE_X47Y55.D3      net (fanout=4)        1.516   ROImager_inst/Mcompar_n0020_cy<15>
    SLICE_X47Y55.D       Tilo                  0.259   ROImager_inst/count_mpre<9>
                                                       ROImager_inst/state_state[7]_GND_57_o_select_56_OUT<0>31
    SLICE_X46Y57.A1      net (fanout=32)       1.020   ROImager_inst/state_state[7]_GND_57_o_select_56_OUT<0>3
    SLICE_X46Y57.A       Tilo                  0.235   ROImager_inst/count_mpre<17>
                                                       ROImager_inst/state_state[7]_GND_57_o_select_56_OUT<14>1
    DSP48_X1Y12.A14      net (fanout=1)        1.063   ROImager_inst/state[7]_GND_57_o_select_56_OUT<14>
    DSP48_X1Y12.CLK      Tdspdck_A_A1REG       0.161   ROImager_inst/Mmult_n0101
                                                       ROImager_inst/Mmult_n0101
    -------------------------------------------------  ---------------------------
    Total                                     17.865ns (9.233ns logic, 8.632ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     160.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ROImager_inst/Mmult_n0101 (DSP)
  Destination:          ROImager_inst/Mmult_n0101 (DSP)
  Requirement:          180.000ns
  Data Path Delay:      17.852ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKMPRE_int_BUFG rising at 0.000ns
  Destination Clock:    CLKMPRE_int_BUFG rising at 180.000ns
  Clock Uncertainty:    1.941ns

  Clock Uncertainty:          1.941ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       3.811ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ROImager_inst/Mmult_n0101 to ROImager_inst/Mmult_n0101
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y12.P47      Tdspcko_P_A1REG       4.572   ROImager_inst/Mmult_n0101
                                                       ROImager_inst/Mmult_n0101
    DSP48_X1Y13.C36      net (fanout=18)       1.254   ROImager_inst/Mmult_n0101_P47_to_Mmult_n01011
    DSP48_X1Y13.P7       Tdspdo_C_P            3.141   ROImager_inst/Mmult_n01011
                                                       ROImager_inst/Mmult_n01011
    SLICE_X38Y48.A1      net (fanout=1)        2.054   ROImager_inst/n0101<24>
    SLICE_X38Y48.CMUX    Topac                 0.617   ROImager_inst/Mcompar_n0020_cy<14>
                                                       ROImager_inst/Mcompar_n0020_lutdi12
                                                       ROImager_inst/Mcompar_n0020_cy<14>
    SLICE_X36Y60.A2      net (fanout=1)        1.725   ROImager_inst/Mcompar_n0020_cy<14>
    SLICE_X36Y60.A       Tilo                  0.235   ROImager_inst/Mcompar_n0020_cy<15>
                                                       ROImager_inst/Mcompar_n0020_cy<15>
    SLICE_X47Y55.D3      net (fanout=4)        1.516   ROImager_inst/Mcompar_n0020_cy<15>
    SLICE_X47Y55.D       Tilo                  0.259   ROImager_inst/count_mpre<9>
                                                       ROImager_inst/state_state[7]_GND_57_o_select_56_OUT<0>31
    SLICE_X46Y57.A1      net (fanout=32)       1.020   ROImager_inst/state_state[7]_GND_57_o_select_56_OUT<0>3
    SLICE_X46Y57.A       Tilo                  0.235   ROImager_inst/count_mpre<17>
                                                       ROImager_inst/state_state[7]_GND_57_o_select_56_OUT<14>1
    DSP48_X1Y12.A14      net (fanout=1)        1.063   ROImager_inst/state[7]_GND_57_o_select_56_OUT<14>
    DSP48_X1Y12.CLK      Tdspdck_A_A1REG       0.161   ROImager_inst/Mmult_n0101
                                                       ROImager_inst/Mmult_n0101
    -------------------------------------------------  ---------------------------
    Total                                     17.852ns (9.220ns logic, 8.632ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     160.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ROImager_inst/Mmult_n0101 (DSP)
  Destination:          ROImager_inst/Mmult_n0101 (DSP)
  Requirement:          180.000ns
  Data Path Delay:      17.805ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKMPRE_int_BUFG rising at 0.000ns
  Destination Clock:    CLKMPRE_int_BUFG rising at 180.000ns
  Clock Uncertainty:    1.941ns

  Clock Uncertainty:          1.941ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       3.811ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ROImager_inst/Mmult_n0101 to ROImager_inst/Mmult_n0101
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X1Y12.P47      Tdspcko_P_A1REG       4.572   ROImager_inst/Mmult_n0101
                                                       ROImager_inst/Mmult_n0101
    DSP48_X1Y13.C36      net (fanout=18)       1.254   ROImager_inst/Mmult_n0101_P47_to_Mmult_n01011
    DSP48_X1Y13.P0       Tdspdo_C_P            3.141   ROImager_inst/Mmult_n01011
                                                       ROImager_inst/Mmult_n01011
    SLICE_X38Y47.A1      net (fanout=1)        1.837   ROImager_inst/n0101<17>
    SLICE_X38Y47.COUT    Topcya                0.482   ROImager_inst/Mcompar_n0020_cy<11>
                                                       ROImager_inst/Mcompar_n0020_lutdi8
                                                       ROImager_inst/Mcompar_n0020_cy<11>
    SLICE_X38Y48.CIN     net (fanout=1)        0.003   ROImager_inst/Mcompar_n0020_cy<11>
    SLICE_X38Y48.CMUX    Tcinc                 0.302   ROImager_inst/Mcompar_n0020_cy<14>
                                                       ROImager_inst/Mcompar_n0020_cy<14>
    SLICE_X36Y60.A2      net (fanout=1)        1.725   ROImager_inst/Mcompar_n0020_cy<14>
    SLICE_X36Y60.A       Tilo                  0.235   ROImager_inst/Mcompar_n0020_cy<15>
                                                       ROImager_inst/Mcompar_n0020_cy<15>
    SLICE_X47Y55.D3      net (fanout=4)        1.516   ROImager_inst/Mcompar_n0020_cy<15>
    SLICE_X47Y55.D       Tilo                  0.259   ROImager_inst/count_mpre<9>
                                                       ROImager_inst/state_state[7]_GND_57_o_select_56_OUT<0>31
    SLICE_X46Y57.A1      net (fanout=32)       1.020   ROImager_inst/state_state[7]_GND_57_o_select_56_OUT<0>3
    SLICE_X46Y57.A       Tilo                  0.235   ROImager_inst/count_mpre<17>
                                                       ROImager_inst/state_state[7]_GND_57_o_select_56_OUT<14>1
    DSP48_X1Y12.A14      net (fanout=1)        1.063   ROImager_inst/state[7]_GND_57_o_select_56_OUT<14>
    DSP48_X1Y12.CLK      Tdspdck_A_A1REG       0.161   ROImager_inst/Mmult_n0101
                                                       ROImager_inst/Mmult_n0101
    -------------------------------------------------  ---------------------------
    Total                                     17.805ns (9.387ns logic, 8.418ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLKMPRE_int = PERIOD TIMEGRP "CLKMPRE_int" TS_sys_clkDV / 0.166666667 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point ROImager_inst/count_mpre_14 (SLICE_X46Y57.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ROImager_inst/count_mpre_14 (FF)
  Destination:          ROImager_inst/count_mpre_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKMPRE_int_BUFG rising at 180.000ns
  Destination Clock:    CLKMPRE_int_BUFG rising at 180.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ROImager_inst/count_mpre_14 to ROImager_inst/count_mpre_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y57.AQ      Tcko                  0.200   ROImager_inst/count_mpre<17>
                                                       ROImager_inst/count_mpre_14
    SLICE_X46Y57.A6      net (fanout=4)        0.026   ROImager_inst/count_mpre<14>
    SLICE_X46Y57.CLK     Tah         (-Th)    -0.190   ROImager_inst/count_mpre<17>
                                                       ROImager_inst/state_state[7]_GND_57_o_select_56_OUT<14>1
                                                       ROImager_inst/count_mpre_14
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.3% route)

--------------------------------------------------------------------------------

Paths for end point ROImager_inst/count_mpre_17 (SLICE_X46Y57.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ROImager_inst/count_mpre_17 (FF)
  Destination:          ROImager_inst/count_mpre_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKMPRE_int_BUFG rising at 180.000ns
  Destination Clock:    CLKMPRE_int_BUFG rising at 180.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ROImager_inst/count_mpre_17 to ROImager_inst/count_mpre_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y57.DQ      Tcko                  0.200   ROImager_inst/count_mpre<17>
                                                       ROImager_inst/count_mpre_17
    SLICE_X46Y57.D6      net (fanout=4)        0.026   ROImager_inst/count_mpre<17>
    SLICE_X46Y57.CLK     Tah         (-Th)    -0.190   ROImager_inst/count_mpre<17>
                                                       ROImager_inst/state_state[7]_GND_57_o_select_56_OUT<17>1
                                                       ROImager_inst/count_mpre_17
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.3% route)

--------------------------------------------------------------------------------

Paths for end point ROImager_inst/count_subsc_18 (SLICE_X28Y80.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ROImager_inst/count_subsc_18 (FF)
  Destination:          ROImager_inst/count_subsc_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLKMPRE_int_BUFG rising at 180.000ns
  Destination Clock:    CLKMPRE_int_BUFG rising at 180.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ROImager_inst/count_subsc_18 to ROImager_inst/count_subsc_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y80.DQ      Tcko                  0.200   ROImager_inst/count_subsc<18>
                                                       ROImager_inst/count_subsc_18
    SLICE_X28Y80.D6      net (fanout=4)        0.031   ROImager_inst/count_subsc<18>
    SLICE_X28Y80.CLK     Tah         (-Th)    -0.190   ROImager_inst/count_subsc<18>
                                                       ROImager_inst/state_state[7]_count_subsc[31]_select_53_OUT<18>1
                                                       ROImager_inst/count_subsc_18
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.390ns logic, 0.031ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLKMPRE_int = PERIOD TIMEGRP "CLKMPRE_int" TS_sys_clkDV / 0.166666667 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 177.334ns (period - min period limit)
  Period: 180.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: CLKMPRE_int_BUFG/I0
  Logical resource: CLKMPRE_int_BUFG/I0
  Location pin: BUFGMUX_X2Y10.I0
  Clock network: CLKMPRE_int
--------------------------------------------------------------------------------
Slack: 177.960ns (period - min period limit)
  Period: 180.000ns
  Min period limit: 2.040ns (490.196MHz) (Tockper)
  Physical resource: CLKMPRE_OBUF/CLK1
  Logical resource: ODDR2_CLKMPRE_IO/CK1
  Location pin: OLOGIC_X13Y116.CLK1
  Clock network: CLKMPRE_int_BUFG
--------------------------------------------------------------------------------
Slack: 179.520ns (period - min period limit)
  Period: 180.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: ROImager_inst/STREAM/CLK
  Logical resource: ROImager_inst/STREAM/CK
  Location pin: SLICE_X30Y83.CLK
  Clock network: CLKMPRE_int_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLKMPRE_int180 = PERIOD TIMEGRP "CLKMPRE_int180" 
TS_sys_clkDV / 0.166666667         PHASE 90 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLKMPRE_int180 = PERIOD TIMEGRP "CLKMPRE_int180" TS_sys_clkDV / 0.166666667
        PHASE 90 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 177.334ns (period - min period limit)
  Period: 180.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: CLKMPRE_int180_BUFG/I0
  Logical resource: CLKMPRE_int180_BUFG/I0
  Location pin: BUFGMUX_X3Y5.I0
  Clock network: CLKMPRE_int180
--------------------------------------------------------------------------------
Slack: 177.751ns (period - min period limit)
  Period: 180.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: CLKMPRE_OBUF/CLK0
  Logical resource: ODDR2_CLKMPRE_IO/CK0
  Location pin: OLOGIC_X13Y116.CLK0
  Clock network: CLKMPRE_int180_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = IN 2 ns VALID 4 ns BEFORE 
COMP "okUH<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.839ns.
--------------------------------------------------------------------------------

Paths for end point hostIF/iob_regs[15].regin0 (ILOGIC_X25Y1.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.161ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUHU<15> (PAD)
  Destination:          hostIF/iob_regs[15].regin0 (FF)
  Destination Clock:    okClk rising at -0.930ns
  Requirement:          2.000ns
  Data Path Delay:      3.423ns (Levels of Logic = 2)
  Clock Path Delay:     2.789ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUHU<15> to hostIF/iob_regs[15].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA20.I               Tiopi                 1.397   okUHU<15>
                                                       okUHU<15>
                                                       hostIF/iob_regs[15].iobf0/IBUF
                                                       ProtoComp432.IMUX.10
    ILOGIC_X25Y1.D       net (fanout=1)        0.303   hostIF/iobf0_o<15>
    ILOGIC_X25Y1.CLK0    Tidock                1.723   hostIF/okHC<20>
                                                       ProtoComp439.D2OFFBYP_SRC.9
                                                       hostIF/iob_regs[15].regin0
    -------------------------------------------------  ---------------------------
    Total                                      3.423ns (3.120ns logic, 0.303ns route)
                                                       (91.1% logic, 8.9% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to hostIF/iob_regs[15].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.208   okUH<0>
                                                       okUH<0>
                                                       hostIF/hi_clk_bufg
                                                       ProtoComp434.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.541   hostIF/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   hostIF/dcm0_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -5.100   hostIF/dcm0
                                                       hostIF/dcm0
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   hostIF/dcm0_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   hostIF/dcm0_bufg
                                                       hostIF/dcm0_bufg
    ILOGIC_X25Y1.CLK0    net (fanout=657)      1.903   okClk
    -------------------------------------------------  ---------------------------
    Total                                      2.789ns (-3.516ns logic, 6.305ns route)

--------------------------------------------------------------------------------

Paths for end point hostIF/iob_regs[16].regin0 (ILOGIC_X23Y1.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.161ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUHU<16> (PAD)
  Destination:          hostIF/iob_regs[16].regin0 (FF)
  Destination Clock:    okClk rising at -0.930ns
  Requirement:          2.000ns
  Data Path Delay:      3.423ns (Levels of Logic = 2)
  Clock Path Delay:     2.789ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUHU<16> to hostIF/iob_regs[16].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T16.I                Tiopi                 1.397   okUHU<16>
                                                       okUHU<16>
                                                       hostIF/iob_regs[16].iobf0/IBUF
                                                       ProtoComp432.IMUX.13
    ILOGIC_X23Y1.D       net (fanout=1)        0.303   hostIF/iobf0_o<16>
    ILOGIC_X23Y1.CLK0    Tidock                1.723   hostIF/okHC<21>
                                                       ProtoComp439.D2OFFBYP_SRC.12
                                                       hostIF/iob_regs[16].regin0
    -------------------------------------------------  ---------------------------
    Total                                      3.423ns (3.120ns logic, 0.303ns route)
                                                       (91.1% logic, 8.9% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to hostIF/iob_regs[16].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.208   okUH<0>
                                                       okUH<0>
                                                       hostIF/hi_clk_bufg
                                                       ProtoComp434.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.541   hostIF/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   hostIF/dcm0_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -5.100   hostIF/dcm0
                                                       hostIF/dcm0
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   hostIF/dcm0_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   hostIF/dcm0_bufg
                                                       hostIF/dcm0_bufg
    ILOGIC_X23Y1.CLK0    net (fanout=657)      1.903   okClk
    -------------------------------------------------  ---------------------------
    Total                                      2.789ns (-3.516ns logic, 6.305ns route)

--------------------------------------------------------------------------------

Paths for end point hostIF/iob_regs[25].regin0 (ILOGIC_X19Y1.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.161ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUHU<25> (PAD)
  Destination:          hostIF/iob_regs[25].regin0 (FF)
  Destination Clock:    okClk rising at -0.930ns
  Requirement:          2.000ns
  Data Path Delay:      3.423ns (Levels of Logic = 2)
  Clock Path Delay:     2.789ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUHU<25> to hostIF/iob_regs[25].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y17.I                Tiopi                 1.397   okUHU<25>
                                                       okUHU<25>
                                                       hostIF/iob_regs[25].iobf0/IBUF
                                                       ProtoComp432.IMUX.16
    ILOGIC_X19Y1.D       net (fanout=1)        0.303   hostIF/iobf0_o<25>
    ILOGIC_X19Y1.CLK0    Tidock                1.723   hostIF/okHC<30>
                                                       ProtoComp439.D2OFFBYP_SRC.15
                                                       hostIF/iob_regs[25].regin0
    -------------------------------------------------  ---------------------------
    Total                                      3.423ns (3.120ns logic, 0.303ns route)
                                                       (91.1% logic, 8.9% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to hostIF/iob_regs[25].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.208   okUH<0>
                                                       okUH<0>
                                                       hostIF/hi_clk_bufg
                                                       ProtoComp434.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.541   hostIF/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   hostIF/dcm0_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -5.100   hostIF/dcm0
                                                       hostIF/dcm0
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   hostIF/dcm0_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   hostIF/dcm0_bufg
                                                       hostIF/dcm0_bufg
    ILOGIC_X19Y1.CLK0    net (fanout=657)      1.903   okClk
    -------------------------------------------------  ---------------------------
    Total                                      2.789ns (-3.516ns logic, 6.305ns route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "okHostINOUT_grp" OFFSET = IN 2 ns VALID 4 ns BEFORE COMP "okUH<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point hostIF/iob_regs[28].regin0 (ILOGIC_X7Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.124ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUHU<28> (PAD)
  Destination:          hostIF/iob_regs[28].regin0 (FF)
  Destination Clock:    okClk rising at -0.930ns
  Requirement:          2.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 2)
  Clock Path Delay:     1.883ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUHU<28> to hostIF/iob_regs[28].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V9.I                 Tiopi                 0.627   okUHU<28>
                                                       okUHU<28>
                                                       hostIF/iob_regs[28].iobf0/IBUF
                                                       ProtoComp432.IMUX.21
    ILOGIC_X7Y2.D        net (fanout=1)        0.095   hostIF/iobf0_o<28>
    ILOGIC_X7Y2.CLK0     Tiockd      (-Th)    -0.630   hostIF/okHC<33>
                                                       ProtoComp439.D2OFFBYP_SRC.20
                                                       hostIF/iob_regs[28].regin0
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (1.257ns logic, 0.095ns route)
                                                       (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to hostIF/iob_regs[28].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       hostIF/hi_clk_bufg
                                                       ProtoComp434.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.389   hostIF/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   hostIF/dcm0_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.077   hostIF/dcm0
                                                       hostIF/dcm0
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   hostIF/dcm0_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   hostIF/dcm0_bufg
                                                       hostIF/dcm0_bufg
    ILOGIC_X7Y2.CLK0     net (fanout=657)      0.934   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.883ns (-1.157ns logic, 3.040ns route)

--------------------------------------------------------------------------------

Paths for end point hostIF/iob_regs[29].regin0 (ILOGIC_X16Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.144ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUHU<29> (PAD)
  Destination:          hostIF/iob_regs[29].regin0 (FF)
  Destination Clock:    okClk rising at -0.930ns
  Requirement:          2.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 2)
  Clock Path Delay:     1.863ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUHU<29> to hostIF/iob_regs[29].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB15.I               Tiopi                 0.627   okUHU<29>
                                                       okUHU<29>
                                                       hostIF/iob_regs[29].iobf0/IBUF
                                                       ProtoComp432.IMUX.22
    ILOGIC_X16Y2.D       net (fanout=1)        0.095   hostIF/iobf0_o<29>
    ILOGIC_X16Y2.CLK0    Tiockd      (-Th)    -0.630   hostIF/okHC<34>
                                                       ProtoComp439.D2OFFBYP_SRC.21
                                                       hostIF/iob_regs[29].regin0
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (1.257ns logic, 0.095ns route)
                                                       (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to hostIF/iob_regs[29].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       hostIF/hi_clk_bufg
                                                       ProtoComp434.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.389   hostIF/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   hostIF/dcm0_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.077   hostIF/dcm0
                                                       hostIF/dcm0
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   hostIF/dcm0_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   hostIF/dcm0_bufg
                                                       hostIF/dcm0_bufg
    ILOGIC_X16Y2.CLK0    net (fanout=657)      0.914   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.863ns (-1.157ns logic, 3.020ns route)

--------------------------------------------------------------------------------

Paths for end point hostIF/iob_regs[18].regin0 (ILOGIC_X23Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.145ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUHU<18> (PAD)
  Destination:          hostIF/iob_regs[18].regin0 (FF)
  Destination Clock:    okClk rising at -0.930ns
  Requirement:          2.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 2)
  Clock Path Delay:     1.862ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUHU<18> to hostIF/iob_regs[18].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U16.I                Tiopi                 0.627   okUHU<18>
                                                       okUHU<18>
                                                       hostIF/iob_regs[18].iobf0/IBUF
                                                       ProtoComp432.IMUX.17
    ILOGIC_X23Y2.D       net (fanout=1)        0.095   hostIF/iobf0_o<18>
    ILOGIC_X23Y2.CLK0    Tiockd      (-Th)    -0.630   hostIF/okHC<23>
                                                       ProtoComp439.D2OFFBYP_SRC.16
                                                       hostIF/iob_regs[18].regin0
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (1.257ns logic, 0.095ns route)
                                                       (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to hostIF/iob_regs[18].regin0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       hostIF/hi_clk_bufg
                                                       ProtoComp434.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.389   hostIF/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   hostIF/dcm0_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.077   hostIF/dcm0
                                                       hostIF/dcm0
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   hostIF/dcm0_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   hostIF/dcm0_bufg
                                                       hostIF/dcm0_bufg
    ILOGIC_X23Y2.CLK0    net (fanout=657)      0.913   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.862ns (-1.157ns logic, 3.019ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 8 ns AFTER COMP 
"okUH<0>" "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 64 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.143ns.
--------------------------------------------------------------------------------

Paths for end point okUHU<17> (AA10.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.857ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               hostIF/iob_regs[17].regout0 (FF)
  Destination:          okUHU<17> (PAD)
  Source Clock:         okClk rising at -0.930ns
  Requirement:          8.000ns
  Data Path Delay:      3.560ns (Levels of Logic = 1)
  Clock Path Delay:     3.238ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to hostIF/iob_regs[17].regout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       hostIF/hi_clk_bufg
                                                       ProtoComp434.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.933   hostIF/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   hostIF/dcm0_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -5.965   hostIF/dcm0
                                                       hostIF/dcm0
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   hostIF/dcm0_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   hostIF/dcm0_bufg
                                                       hostIF/dcm0_bufg
    OLOGIC_X12Y3.CLK0    net (fanout=657)      2.342   okClk
    -------------------------------------------------  ---------------------------
    Total                                      3.238ns (-4.169ns logic, 7.407ns route)

  Maximum Data Path at Slow Process Corner: hostIF/iob_regs[17].regout0 to okUHU<17>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X12Y3.OQ      Tockq                 1.080   hostIF/regout0_q<17>
                                                       hostIF/iob_regs[17].regout0
    AA10.O               net (fanout=1)        0.438   hostIF/regout0_q<17>
    AA10.PAD             Tioop                 2.042   okUHU<17>
                                                       hostIF/iob_regs[17].iobf0/OBUFT
                                                       okUHU<17>
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (3.122ns logic, 0.438ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.238ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               hostIF/iob_regs[17].regvalid (FF)
  Destination:          okUHU<17> (PAD)
  Source Clock:         okClk rising at -0.930ns
  Requirement:          8.000ns
  Data Path Delay:      3.179ns (Levels of Logic = 1)
  Clock Path Delay:     3.238ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to hostIF/iob_regs[17].regvalid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       hostIF/hi_clk_bufg
                                                       ProtoComp434.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.933   hostIF/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   hostIF/dcm0_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -5.965   hostIF/dcm0
                                                       hostIF/dcm0
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   hostIF/dcm0_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   hostIF/dcm0_bufg
                                                       hostIF/dcm0_bufg
    OLOGIC_X12Y3.CLK0    net (fanout=657)      2.342   okClk
    -------------------------------------------------  ---------------------------
    Total                                      3.238ns (-4.169ns logic, 7.407ns route)

  Maximum Data Path at Slow Process Corner: hostIF/iob_regs[17].regvalid to okUHU<17>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X12Y3.TQ      Tockq                 0.699   hostIF/regout0_q<17>
                                                       hostIF/iob_regs[17].regvalid
    AA10.T               net (fanout=1)        0.438   hostIF/regvalid_q<17>
    AA10.PAD             Tiotp                 2.042   okUHU<17>
                                                       hostIF/iob_regs[17].iobf0/OBUFT
                                                       okUHU<17>
    -------------------------------------------------  ---------------------------
    Total                                      3.179ns (2.741ns logic, 0.438ns route)
                                                       (86.2% logic, 13.8% route)

--------------------------------------------------------------------------------

Paths for end point okUHU<28> (V9.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.858ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               hostIF/iob_regs[28].regout0 (FF)
  Destination:          okUHU<28> (PAD)
  Source Clock:         okClk rising at -0.930ns
  Requirement:          8.000ns
  Data Path Delay:      3.560ns (Levels of Logic = 1)
  Clock Path Delay:     3.237ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to hostIF/iob_regs[28].regout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       hostIF/hi_clk_bufg
                                                       ProtoComp434.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.933   hostIF/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   hostIF/dcm0_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -5.965   hostIF/dcm0
                                                       hostIF/dcm0
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   hostIF/dcm0_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   hostIF/dcm0_bufg
                                                       hostIF/dcm0_bufg
    OLOGIC_X7Y2.CLK0     net (fanout=657)      2.341   okClk
    -------------------------------------------------  ---------------------------
    Total                                      3.237ns (-4.169ns logic, 7.406ns route)

  Maximum Data Path at Slow Process Corner: hostIF/iob_regs[28].regout0 to okUHU<28>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X7Y2.OQ       Tockq                 1.080   hostIF/regout0_q<28>
                                                       hostIF/iob_regs[28].regout0
    V9.O                 net (fanout=1)        0.438   hostIF/regout0_q<28>
    V9.PAD               Tioop                 2.042   okUHU<28>
                                                       hostIF/iob_regs[28].iobf0/OBUFT
                                                       okUHU<28>
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (3.122ns logic, 0.438ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.239ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               hostIF/iob_regs[28].regvalid (FF)
  Destination:          okUHU<28> (PAD)
  Source Clock:         okClk rising at -0.930ns
  Requirement:          8.000ns
  Data Path Delay:      3.179ns (Levels of Logic = 1)
  Clock Path Delay:     3.237ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to hostIF/iob_regs[28].regvalid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       hostIF/hi_clk_bufg
                                                       ProtoComp434.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.933   hostIF/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   hostIF/dcm0_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -5.965   hostIF/dcm0
                                                       hostIF/dcm0
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   hostIF/dcm0_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   hostIF/dcm0_bufg
                                                       hostIF/dcm0_bufg
    OLOGIC_X7Y2.CLK0     net (fanout=657)      2.341   okClk
    -------------------------------------------------  ---------------------------
    Total                                      3.237ns (-4.169ns logic, 7.406ns route)

  Maximum Data Path at Slow Process Corner: hostIF/iob_regs[28].regvalid to okUHU<28>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X7Y2.TQ       Tockq                 0.699   hostIF/regout0_q<28>
                                                       hostIF/iob_regs[28].regvalid
    V9.T                 net (fanout=1)        0.438   hostIF/regvalid_q<28>
    V9.PAD               Tiotp                 2.042   okUHU<28>
                                                       hostIF/iob_regs[28].iobf0/OBUFT
                                                       okUHU<28>
    -------------------------------------------------  ---------------------------
    Total                                      3.179ns (2.741ns logic, 0.438ns route)
                                                       (86.2% logic, 13.8% route)

--------------------------------------------------------------------------------

Paths for end point okUHU<8> (Y7.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.858ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               hostIF/iob_regs[8].regout0 (FF)
  Destination:          okUHU<8> (PAD)
  Source Clock:         okClk rising at -0.930ns
  Requirement:          8.000ns
  Data Path Delay:      3.560ns (Levels of Logic = 1)
  Clock Path Delay:     3.237ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to hostIF/iob_regs[8].regout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       hostIF/hi_clk_bufg
                                                       ProtoComp434.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.933   hostIF/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   hostIF/dcm0_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -5.965   hostIF/dcm0
                                                       hostIF/dcm0
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   hostIF/dcm0_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   hostIF/dcm0_bufg
                                                       hostIF/dcm0_bufg
    OLOGIC_X8Y3.CLK0     net (fanout=657)      2.341   okClk
    -------------------------------------------------  ---------------------------
    Total                                      3.237ns (-4.169ns logic, 7.406ns route)

  Maximum Data Path at Slow Process Corner: hostIF/iob_regs[8].regout0 to okUHU<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y3.OQ       Tockq                 1.080   hostIF/regout0_q<8>
                                                       hostIF/iob_regs[8].regout0
    Y7.O                 net (fanout=1)        0.438   hostIF/regout0_q<8>
    Y7.PAD               Tioop                 2.042   okUHU<8>
                                                       hostIF/iob_regs[8].iobf0/OBUFT
                                                       okUHU<8>
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (3.122ns logic, 0.438ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  2.239ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               hostIF/iob_regs[8].regvalid (FF)
  Destination:          okUHU<8> (PAD)
  Source Clock:         okClk rising at -0.930ns
  Requirement:          8.000ns
  Data Path Delay:      3.179ns (Levels of Logic = 1)
  Clock Path Delay:     3.237ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to hostIF/iob_regs[8].regvalid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       hostIF/hi_clk_bufg
                                                       ProtoComp434.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.933   hostIF/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   hostIF/dcm0_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -5.965   hostIF/dcm0
                                                       hostIF/dcm0
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   hostIF/dcm0_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   hostIF/dcm0_bufg
                                                       hostIF/dcm0_bufg
    OLOGIC_X8Y3.CLK0     net (fanout=657)      2.341   okClk
    -------------------------------------------------  ---------------------------
    Total                                      3.237ns (-4.169ns logic, 7.406ns route)

  Maximum Data Path at Slow Process Corner: hostIF/iob_regs[8].regvalid to okUHU<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y3.TQ       Tockq                 0.699   hostIF/regout0_q<8>
                                                       hostIF/iob_regs[8].regvalid
    Y7.T                 net (fanout=1)        0.438   hostIF/regvalid_q<8>
    Y7.PAD               Tiotp                 2.042   okUHU<8>
                                                       hostIF/iob_regs[8].iobf0/OBUFT
                                                       okUHU<8>
    -------------------------------------------------  ---------------------------
    Total                                      3.179ns (2.741ns logic, 0.438ns route)
                                                       (86.2% logic, 13.8% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 8 ns AFTER COMP "okUH<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point okUHU<15> (AA20.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  1.875ns (clock arrival + clock path + data path - uncertainty)
  Source:               hostIF/iob_regs[15].regout0 (FF)
  Destination:          okUHU<15> (PAD)
  Source Clock:         okClk rising at -0.930ns
  Data Path Delay:      1.360ns (Levels of Logic = 1)
  Clock Path Delay:     1.720ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to hostIF/iob_regs[15].regout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       hostIF/hi_clk_bufg
                                                       ProtoComp434.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.327   hostIF/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   hostIF/dcm0_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -1.912   hostIF/dcm0
                                                       hostIF/dcm0
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   hostIF/dcm0_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   hostIF/dcm0_bufg
                                                       hostIF/dcm0_bufg
    OLOGIC_X25Y1.CLK0    net (fanout=657)      0.862   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.720ns (-1.104ns logic, 2.824ns route)

  Minimum Data Path at Fast Process Corner: hostIF/iob_regs[15].regout0 to okUHU<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X25Y1.OQ      Tockq                 0.336   hostIF/regout0_q<15>
                                                       hostIF/iob_regs[15].regout0
    AA20.O               net (fanout=1)        0.268   hostIF/regout0_q<15>
    AA20.PAD             Tioop                 0.756   okUHU<15>
                                                       hostIF/iob_regs[15].iobf0/OBUFT
                                                       okUHU<15>
    -------------------------------------------------  ---------------------------
    Total                                      1.360ns (1.092ns logic, 0.268ns route)
                                                       (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  1.767ns (clock arrival + clock path + data path - uncertainty)
  Source:               hostIF/iob_regs[15].regvalid (FF)
  Destination:          okUHU<15> (PAD)
  Source Clock:         okClk rising at -0.930ns
  Data Path Delay:      1.252ns (Levels of Logic = 1)
  Clock Path Delay:     1.720ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to hostIF/iob_regs[15].regvalid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       hostIF/hi_clk_bufg
                                                       ProtoComp434.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.327   hostIF/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   hostIF/dcm0_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -1.912   hostIF/dcm0
                                                       hostIF/dcm0
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   hostIF/dcm0_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   hostIF/dcm0_bufg
                                                       hostIF/dcm0_bufg
    OLOGIC_X25Y1.CLK0    net (fanout=657)      0.862   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.720ns (-1.104ns logic, 2.824ns route)

  Minimum Data Path at Fast Process Corner: hostIF/iob_regs[15].regvalid to okUHU<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X25Y1.TQ      Tockq                 0.228   hostIF/regout0_q<15>
                                                       hostIF/iob_regs[15].regvalid
    AA20.T               net (fanout=1)        0.268   hostIF/regvalid_q<15>
    AA20.PAD             Tiotp                 0.756   okUHU<15>
                                                       hostIF/iob_regs[15].iobf0/OBUFT
                                                       okUHU<15>
    -------------------------------------------------  ---------------------------
    Total                                      1.252ns (0.984ns logic, 0.268ns route)
                                                       (78.6% logic, 21.4% route)

--------------------------------------------------------------------------------

Paths for end point okUHU<23> (T15.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  1.875ns (clock arrival + clock path + data path - uncertainty)
  Source:               hostIF/iob_regs[23].regout0 (FF)
  Destination:          okUHU<23> (PAD)
  Source Clock:         okClk rising at -0.930ns
  Data Path Delay:      1.360ns (Levels of Logic = 1)
  Clock Path Delay:     1.720ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to hostIF/iob_regs[23].regout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       hostIF/hi_clk_bufg
                                                       ProtoComp434.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.327   hostIF/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   hostIF/dcm0_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -1.912   hostIF/dcm0
                                                       hostIF/dcm0
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   hostIF/dcm0_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   hostIF/dcm0_bufg
                                                       hostIF/dcm0_bufg
    OLOGIC_X23Y0.CLK0    net (fanout=657)      0.862   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.720ns (-1.104ns logic, 2.824ns route)

  Minimum Data Path at Fast Process Corner: hostIF/iob_regs[23].regout0 to okUHU<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X23Y0.OQ      Tockq                 0.336   hostIF/regout0_q<23>
                                                       hostIF/iob_regs[23].regout0
    T15.O                net (fanout=1)        0.268   hostIF/regout0_q<23>
    T15.PAD              Tioop                 0.756   okUHU<23>
                                                       hostIF/iob_regs[23].iobf0/OBUFT
                                                       okUHU<23>
    -------------------------------------------------  ---------------------------
    Total                                      1.360ns (1.092ns logic, 0.268ns route)
                                                       (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  1.767ns (clock arrival + clock path + data path - uncertainty)
  Source:               hostIF/iob_regs[23].regvalid (FF)
  Destination:          okUHU<23> (PAD)
  Source Clock:         okClk rising at -0.930ns
  Data Path Delay:      1.252ns (Levels of Logic = 1)
  Clock Path Delay:     1.720ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to hostIF/iob_regs[23].regvalid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       hostIF/hi_clk_bufg
                                                       ProtoComp434.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.327   hostIF/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   hostIF/dcm0_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -1.912   hostIF/dcm0
                                                       hostIF/dcm0
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   hostIF/dcm0_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   hostIF/dcm0_bufg
                                                       hostIF/dcm0_bufg
    OLOGIC_X23Y0.CLK0    net (fanout=657)      0.862   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.720ns (-1.104ns logic, 2.824ns route)

  Minimum Data Path at Fast Process Corner: hostIF/iob_regs[23].regvalid to okUHU<23>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X23Y0.TQ      Tockq                 0.228   hostIF/regout0_q<23>
                                                       hostIF/iob_regs[23].regvalid
    T15.T                net (fanout=1)        0.268   hostIF/regvalid_q<23>
    T15.PAD              Tiotp                 0.756   okUHU<23>
                                                       hostIF/iob_regs[23].iobf0/OBUFT
                                                       okUHU<23>
    -------------------------------------------------  ---------------------------
    Total                                      1.252ns (0.984ns logic, 0.268ns route)
                                                       (78.6% logic, 21.4% route)

--------------------------------------------------------------------------------

Paths for end point okUHU<16> (T16.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  1.875ns (clock arrival + clock path + data path - uncertainty)
  Source:               hostIF/iob_regs[16].regout0 (FF)
  Destination:          okUHU<16> (PAD)
  Source Clock:         okClk rising at -0.930ns
  Data Path Delay:      1.360ns (Levels of Logic = 1)
  Clock Path Delay:     1.720ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to hostIF/iob_regs[16].regout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       hostIF/hi_clk_bufg
                                                       ProtoComp434.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.327   hostIF/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   hostIF/dcm0_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -1.912   hostIF/dcm0
                                                       hostIF/dcm0
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   hostIF/dcm0_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   hostIF/dcm0_bufg
                                                       hostIF/dcm0_bufg
    OLOGIC_X23Y1.CLK0    net (fanout=657)      0.862   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.720ns (-1.104ns logic, 2.824ns route)

  Minimum Data Path at Fast Process Corner: hostIF/iob_regs[16].regout0 to okUHU<16>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X23Y1.OQ      Tockq                 0.336   hostIF/regout0_q<16>
                                                       hostIF/iob_regs[16].regout0
    T16.O                net (fanout=1)        0.268   hostIF/regout0_q<16>
    T16.PAD              Tioop                 0.756   okUHU<16>
                                                       hostIF/iob_regs[16].iobf0/OBUFT
                                                       okUHU<16>
    -------------------------------------------------  ---------------------------
    Total                                      1.360ns (1.092ns logic, 0.268ns route)
                                                       (80.3% logic, 19.7% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  1.767ns (clock arrival + clock path + data path - uncertainty)
  Source:               hostIF/iob_regs[16].regvalid (FF)
  Destination:          okUHU<16> (PAD)
  Source Clock:         okClk rising at -0.930ns
  Data Path Delay:      1.252ns (Levels of Logic = 1)
  Clock Path Delay:     1.720ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to hostIF/iob_regs[16].regvalid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       hostIF/hi_clk_bufg
                                                       ProtoComp434.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.327   hostIF/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   hostIF/dcm0_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -1.912   hostIF/dcm0
                                                       hostIF/dcm0
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   hostIF/dcm0_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   hostIF/dcm0_bufg
                                                       hostIF/dcm0_bufg
    OLOGIC_X23Y1.CLK0    net (fanout=657)      0.862   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.720ns (-1.104ns logic, 2.824ns route)

  Minimum Data Path at Fast Process Corner: hostIF/iob_regs[16].regvalid to okUHU<16>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X23Y1.TQ      Tockq                 0.228   hostIF/regout0_q<16>
                                                       hostIF/iob_regs[16].regvalid
    T16.T                net (fanout=1)        0.268   hostIF/regvalid_q<16>
    T16.PAD              Tiotp                 0.756   okUHU<16>
                                                       hostIF/iob_regs[16].iobf0/OBUFT
                                                       okUHU<16>
    -------------------------------------------------  ---------------------------
    Total                                      1.252ns (0.984ns logic, 0.268ns route)
                                                       (78.6% logic, 21.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostOUT_grp" OFFSET = OUT 8 ns AFTER COMP 
"okUH<0>" "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.143ns.
--------------------------------------------------------------------------------

Paths for end point okHU<0> (AA8.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.857ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               hostIF/regctrlout1 (FF)
  Destination:          okHU<0> (PAD)
  Source Clock:         okClk rising at -0.930ns
  Requirement:          8.000ns
  Data Path Delay:      3.560ns (Levels of Logic = 1)
  Clock Path Delay:     3.238ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to hostIF/regctrlout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       hostIF/hi_clk_bufg
                                                       ProtoComp434.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.933   hostIF/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   hostIF/dcm0_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -5.965   hostIF/dcm0
                                                       hostIF/dcm0
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   hostIF/dcm0_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   hostIF/dcm0_bufg
                                                       hostIF/dcm0_bufg
    OLOGIC_X10Y3.CLK0    net (fanout=657)      2.342   okClk
    -------------------------------------------------  ---------------------------
    Total                                      3.238ns (-4.169ns logic, 7.407ns route)

  Maximum Data Path at Slow Process Corner: hostIF/regctrlout1 to okHU<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X10Y3.OQ      Tockq                 1.080   okHU_0_OBUF
                                                       hostIF/regctrlout1
    AA8.O                net (fanout=1)        0.438   okHU_0_OBUF
    AA8.PAD              Tioop                 2.042   okHU<0>
                                                       okHU_0_OBUF
                                                       okHU<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (3.122ns logic, 0.438ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------

Paths for end point okHU<2> (AB5.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.859ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               hostIF/regctrlout0 (FF)
  Destination:          okHU<2> (PAD)
  Source Clock:         okClk rising at -0.930ns
  Requirement:          8.000ns
  Data Path Delay:      3.560ns (Levels of Logic = 1)
  Clock Path Delay:     3.236ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: okUH<0> to hostIF/regctrlout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.397   okUH<0>
                                                       okUH<0>
                                                       hostIF/hi_clk_bufg
                                                       ProtoComp434.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.933   hostIF/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   hostIF/dcm0_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -5.965   hostIF/dcm0
                                                       hostIF/dcm0
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.900   hostIF/dcm0_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   hostIF/dcm0_bufg
                                                       hostIF/dcm0_bufg
    OLOGIC_X5Y2.CLK0     net (fanout=657)      2.340   okClk
    -------------------------------------------------  ---------------------------
    Total                                      3.236ns (-4.169ns logic, 7.405ns route)

  Maximum Data Path at Slow Process Corner: hostIF/regctrlout0 to okHU<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X5Y2.OQ       Tockq                 1.080   okHU_2_OBUF
                                                       hostIF/regctrlout0
    AB5.O                net (fanout=1)        0.438   okHU_2_OBUF
    AB5.PAD              Tioop                 2.042   okHU<2>
                                                       okHU_2_OBUF
                                                       okHU<2>
    -------------------------------------------------  ---------------------------
    Total                                      3.560ns (3.122ns logic, 0.438ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "okHostOUT_grp" OFFSET = OUT 8 ns AFTER COMP "okUH<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point okHU<2> (AB5.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  1.946ns (clock arrival + clock path + data path - uncertainty)
  Source:               hostIF/regctrlout0 (FF)
  Destination:          okHU<2> (PAD)
  Source Clock:         okClk rising at -0.930ns
  Data Path Delay:      1.411ns (Levels of Logic = 1)
  Clock Path Delay:     1.740ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to hostIF/regctrlout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       hostIF/hi_clk_bufg
                                                       ProtoComp434.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.327   hostIF/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   hostIF/dcm0_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -1.912   hostIF/dcm0
                                                       hostIF/dcm0
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   hostIF/dcm0_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   hostIF/dcm0_bufg
                                                       hostIF/dcm0_bufg
    OLOGIC_X5Y2.CLK0     net (fanout=657)      0.882   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.740ns (-1.104ns logic, 2.844ns route)

  Minimum Data Path at Fast Process Corner: hostIF/regctrlout0 to okHU<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X5Y2.OQ       Tockq                 0.336   okHU_2_OBUF
                                                       hostIF/regctrlout0
    AB5.O                net (fanout=1)        0.319   okHU_2_OBUF
    AB5.PAD              Tioop                 0.756   okHU<2>
                                                       okHU_2_OBUF
                                                       okHU<2>
    -------------------------------------------------  ---------------------------
    Total                                      1.411ns (1.092ns logic, 0.319ns route)
                                                       (77.4% logic, 22.6% route)

--------------------------------------------------------------------------------

Paths for end point okHU<0> (AA8.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  1.948ns (clock arrival + clock path + data path - uncertainty)
  Source:               hostIF/regctrlout1 (FF)
  Destination:          okHU<0> (PAD)
  Source Clock:         okClk rising at -0.930ns
  Data Path Delay:      1.411ns (Levels of Logic = 1)
  Clock Path Delay:     1.742ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: okUH<0> to hostIF/regctrlout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.627   okUH<0>
                                                       okUH<0>
                                                       hostIF/hi_clk_bufg
                                                       ProtoComp434.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.327   hostIF/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   hostIF/dcm0_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -1.912   hostIF/dcm0
                                                       hostIF/dcm0
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.263   hostIF/dcm0_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   hostIF/dcm0_bufg
                                                       hostIF/dcm0_bufg
    OLOGIC_X10Y3.CLK0    net (fanout=657)      0.884   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.742ns (-1.104ns logic, 2.846ns route)

  Minimum Data Path at Fast Process Corner: hostIF/regctrlout1 to okHU<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X10Y3.OQ      Tockq                 0.336   okHU_0_OBUF
                                                       hostIF/regctrlout1
    AA8.O                net (fanout=1)        0.319   okHU_0_OBUF
    AA8.PAD              Tioop                 0.756   okHU<0>
                                                       okHU_0_OBUF
                                                       okHU<0>
    -------------------------------------------------  ---------------------------
    Total                                      1.411ns (1.092ns logic, 0.319ns route)
                                                       (77.4% logic, 22.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostIN_grp" OFFSET = IN 2 ns VALID 2 ns BEFORE 
COMP "okUH<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.818ns.
--------------------------------------------------------------------------------

Paths for end point hostIF/regctrlin0a (ILOGIC_X4Y1.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.182ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUH<1> (PAD)
  Destination:          hostIF/regctrlin0a (FF)
  Destination Clock:    okClk rising at -0.930ns
  Requirement:          2.000ns
  Data Path Delay:      3.423ns (Levels of Logic = 2)
  Clock Path Delay:     2.810ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUH<1> to hostIF/regctrlin0a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.397   okUH<1>
                                                       okUH<1>
                                                       okUH_1_IBUF
                                                       ProtoComp434.IMUX.1
    ILOGIC_X4Y1.D        net (fanout=1)        0.303   okUH_1_IBUF
    ILOGIC_X4Y1.CLK0     Tidock                1.723   hostIF/okHC<1>
                                                       ProtoComp439.D2OFFBYP_SRC.22
                                                       hostIF/regctrlin0a
    -------------------------------------------------  ---------------------------
    Total                                      3.423ns (3.120ns logic, 0.303ns route)
                                                       (91.1% logic, 8.9% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to hostIF/regctrlin0a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.208   okUH<0>
                                                       okUH<0>
                                                       hostIF/hi_clk_bufg
                                                       ProtoComp434.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.541   hostIF/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   hostIF/dcm0_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -5.100   hostIF/dcm0
                                                       hostIF/dcm0
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   hostIF/dcm0_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   hostIF/dcm0_bufg
                                                       hostIF/dcm0_bufg
    ILOGIC_X4Y1.CLK0     net (fanout=657)      1.924   okClk
    -------------------------------------------------  ---------------------------
    Total                                      2.810ns (-3.516ns logic, 6.326ns route)

--------------------------------------------------------------------------------

Paths for end point hostIF/regctrlin2a (ILOGIC_X5Y0.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.252ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUH<3> (PAD)
  Destination:          hostIF/regctrlin2a (FF)
  Destination Clock:    okClk rising at -0.930ns
  Requirement:          2.000ns
  Data Path Delay:      3.353ns (Levels of Logic = 2)
  Clock Path Delay:     2.810ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUH<3> to hostIF/regctrlin2a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y6.I                 Tiopi                 1.397   okUH<3>
                                                       okUH<3>
                                                       okUH_3_IBUF
                                                       ProtoComp434.IMUX.3
    ILOGIC_X5Y0.D        net (fanout=1)        0.233   okUH_3_IBUF
    ILOGIC_X5Y0.CLK0     Tidock                1.723   hostIF/okHC<3>
                                                       ProtoComp439.D2OFFBYP_SRC.24
                                                       hostIF/regctrlin2a
    -------------------------------------------------  ---------------------------
    Total                                      3.353ns (3.120ns logic, 0.233ns route)
                                                       (93.1% logic, 6.9% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to hostIF/regctrlin2a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.208   okUH<0>
                                                       okUH<0>
                                                       hostIF/hi_clk_bufg
                                                       ProtoComp434.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.541   hostIF/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   hostIF/dcm0_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -5.100   hostIF/dcm0
                                                       hostIF/dcm0
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   hostIF/dcm0_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   hostIF/dcm0_bufg
                                                       hostIF/dcm0_bufg
    ILOGIC_X5Y0.CLK0     net (fanout=657)      1.924   okClk
    -------------------------------------------------  ---------------------------
    Total                                      2.810ns (-3.516ns logic, 6.326ns route)

--------------------------------------------------------------------------------

Paths for end point hostIF/regctrlin3a (ILOGIC_X26Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.292ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               okUH<4> (PAD)
  Destination:          hostIF/regctrlin3a (FF)
  Destination Clock:    okClk rising at -0.930ns
  Requirement:          2.000ns
  Data Path Delay:      3.292ns (Levels of Logic = 2)
  Clock Path Delay:     2.789ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: okUH<4> to hostIF/regctrlin3a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB21.I               Tiopi                 1.397   okUH<4>
                                                       okUH<4>
                                                       okUH_4_IBUF
                                                       ProtoComp434.IMUX.4
    ILOGIC_X26Y2.D       net (fanout=1)        0.172   okUH_4_IBUF
    ILOGIC_X26Y2.CLK0    Tidock                1.723   hostIF/okHC<4>
                                                       ProtoComp439.D2OFFBYP_SRC.25
                                                       hostIF/regctrlin3a
    -------------------------------------------------  ---------------------------
    Total                                      3.292ns (3.120ns logic, 0.172ns route)
                                                       (94.8% logic, 5.2% route)

  Minimum Clock Path at Slow Process Corner: okUH<0> to hostIF/regctrlin3a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.208   okUH<0>
                                                       okUH<0>
                                                       hostIF/hi_clk_bufg
                                                       ProtoComp434.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        2.541   hostIF/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   hostIF/dcm0_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -5.100   hostIF/dcm0
                                                       hostIF/dcm0
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.791   hostIF/dcm0_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.197   hostIF/dcm0_bufg
                                                       hostIF/dcm0_bufg
    ILOGIC_X26Y2.CLK0    net (fanout=657)      1.903   okClk
    -------------------------------------------------  ---------------------------
    Total                                      2.789ns (-3.516ns logic, 6.305ns route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "okHostIN_grp" OFFSET = IN 2 ns VALID 2 ns BEFORE COMP "okUH<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point hostIF/regctrlin1a (ILOGIC_X4Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.125ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUH<2> (PAD)
  Destination:          hostIF/regctrlin1a (FF)
  Destination Clock:    okClk rising at -0.930ns
  Requirement:          0.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 2)
  Clock Path Delay:     1.882ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUH<2> to hostIF/regctrlin1a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.627   okUH<2>
                                                       okUH<2>
                                                       okUH_2_IBUF
                                                       ProtoComp434.IMUX.2
    ILOGIC_X4Y2.D        net (fanout=1)        0.095   okUH_2_IBUF
    ILOGIC_X4Y2.CLK0     Tiockd      (-Th)    -0.630   hostIF/okHC<2>
                                                       ProtoComp439.D2OFFBYP_SRC.23
                                                       hostIF/regctrlin1a
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (1.257ns logic, 0.095ns route)
                                                       (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to hostIF/regctrlin1a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       hostIF/hi_clk_bufg
                                                       ProtoComp434.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.389   hostIF/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   hostIF/dcm0_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.077   hostIF/dcm0
                                                       hostIF/dcm0
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   hostIF/dcm0_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   hostIF/dcm0_bufg
                                                       hostIF/dcm0_bufg
    ILOGIC_X4Y2.CLK0     net (fanout=657)      0.933   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.882ns (-1.157ns logic, 3.039ns route)

--------------------------------------------------------------------------------

Paths for end point hostIF/regctrlin3a (ILOGIC_X26Y2.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.145ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUH<4> (PAD)
  Destination:          hostIF/regctrlin3a (FF)
  Destination Clock:    okClk rising at -0.930ns
  Requirement:          0.000ns
  Data Path Delay:      1.352ns (Levels of Logic = 2)
  Clock Path Delay:     1.862ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUH<4> to hostIF/regctrlin3a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB21.I               Tiopi                 0.627   okUH<4>
                                                       okUH<4>
                                                       okUH_4_IBUF
                                                       ProtoComp434.IMUX.4
    ILOGIC_X26Y2.D       net (fanout=1)        0.095   okUH_4_IBUF
    ILOGIC_X26Y2.CLK0    Tiockd      (-Th)    -0.630   hostIF/okHC<4>
                                                       ProtoComp439.D2OFFBYP_SRC.25
                                                       hostIF/regctrlin3a
    -------------------------------------------------  ---------------------------
    Total                                      1.352ns (1.257ns logic, 0.095ns route)
                                                       (93.0% logic, 7.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to hostIF/regctrlin3a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       hostIF/hi_clk_bufg
                                                       ProtoComp434.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.389   hostIF/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   hostIF/dcm0_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.077   hostIF/dcm0
                                                       hostIF/dcm0
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   hostIF/dcm0_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   hostIF/dcm0_bufg
                                                       hostIF/dcm0_bufg
    ILOGIC_X26Y2.CLK0    net (fanout=657)      0.913   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.862ns (-1.157ns logic, 3.019ns route)

--------------------------------------------------------------------------------

Paths for end point hostIF/regctrlin2a (ILOGIC_X5Y0.D), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.185ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               okUH<3> (PAD)
  Destination:          hostIF/regctrlin2a (FF)
  Destination Clock:    okClk rising at -0.930ns
  Requirement:          0.000ns
  Data Path Delay:      1.413ns (Levels of Logic = 2)
  Clock Path Delay:     1.883ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: okUH<3> to hostIF/regctrlin2a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y6.I                 Tiopi                 0.627   okUH<3>
                                                       okUH<3>
                                                       okUH_3_IBUF
                                                       ProtoComp434.IMUX.3
    ILOGIC_X5Y0.D        net (fanout=1)        0.156   okUH_3_IBUF
    ILOGIC_X5Y0.CLK0     Tiockd      (-Th)    -0.630   hostIF/okHC<3>
                                                       ProtoComp439.D2OFFBYP_SRC.24
                                                       hostIF/regctrlin2a
    -------------------------------------------------  ---------------------------
    Total                                      1.413ns (1.257ns logic, 0.156ns route)
                                                       (89.0% logic, 11.0% route)

  Maximum Clock Path at Fast Process Corner: okUH<0> to hostIF/regctrlin2a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.727   okUH<0>
                                                       okUH<0>
                                                       hostIF/hi_clk_bufg
                                                       ProtoComp434.IMUX
    BUFIO2_X3Y1.I        net (fanout=1)        1.389   hostIF/okUH0_ibufg
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   hostIF/dcm0_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.077   hostIF/dcm0
                                                       hostIF/dcm0
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.296   hostIF/dcm0_clk0
    BUFGMUX_X3Y13.O      Tgi0o                 0.063   hostIF/dcm0_bufg
                                                       hostIF/dcm0_bufg
    ILOGIC_X5Y0.CLK0     net (fanout=657)      0.934   okClk
    -------------------------------------------------  ---------------------------
    Total                                      1.883ns (-1.157ns logic, 3.040ns route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_okHostClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_okHostClk                   |      9.920ns|      5.340ns|     14.449ns|            0|           43|            0|        38350|
| TS_hostIF_dcm0_clk0           |      9.920ns|     14.449ns|          N/A|           43|            0|        38350|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_okSysClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_okSysClk                    |     10.000ns|      5.538ns|    239.025ns|            0|          151|          225|       150995|
| TS_CLK_HS                     |     10.000ns|    239.025ns|          N/A|           82|            0|         5655|            0|
| TS_sys_clkDV                  |     30.000ns|     16.000ns|      3.317ns|            0|            0|            0|       111817|
|  TS_CLKMPRE_int               |    180.000ns|     19.900ns|          N/A|            0|            0|       111817|            0|
|  TS_CLKMPRE_int180            |    180.000ns|      2.666ns|          N/A|            0|            0|            0|            0|
| TS_CLK_HS180                  |     10.000ns|      2.666ns|          N/A|            0|            0|            0|            0|
| TS_u_mem_if_memc3_infrastructu|      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
| re_inst_clk_2x_0              |             |             |             |             |             |             |             |
| TS_u_mem_if_memc3_infrastructu|      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
| re_inst_clk_2x_180            |             |             |             |             |             |             |             |
| TS_u_mem_if_memc3_infrastructu|      6.400ns|      7.086ns|          N/A|           69|            0|         9802|            0|
| re_inst_clk0_bufg_in          |             |             |             |             |             |             |             |
| TS_u_mem_if_memc3_infrastructu|     12.800ns|     10.715ns|          N/A|            0|            0|        23721|            0|
| re_inst_mcb_drp_clk_bufg_in   |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock okUH<0>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
okUH<1>     |    1.818(R)|      SLOW  |   -0.214(R)|      FAST  |okClk             |  -0.930|
okUH<2>     |    1.688(R)|      SLOW  |   -0.125(R)|      FAST  |okClk             |  -0.930|
okUH<3>     |    1.748(R)|      SLOW  |   -0.185(R)|      FAST  |okClk             |  -0.930|
okUH<4>     |    1.708(R)|      SLOW  |   -0.145(R)|      FAST  |okClk             |  -0.930|
okUHU<0>    |    1.745(R)|      SLOW  |   -0.182(R)|      FAST  |okClk             |  -0.930|
okUHU<1>    |    1.815(R)|      SLOW  |   -0.211(R)|      FAST  |okClk             |  -0.930|
okUHU<2>    |    1.776(R)|      SLOW  |   -0.172(R)|      FAST  |okClk             |  -0.930|
okUHU<3>    |    1.708(R)|      SLOW  |   -0.145(R)|      FAST  |okClk             |  -0.930|
okUHU<4>    |    1.778(R)|      SLOW  |   -0.174(R)|      FAST  |okClk             |  -0.930|
okUHU<5>    |    1.768(R)|      SLOW  |   -0.205(R)|      FAST  |okClk             |  -0.930|
okUHU<6>    |    1.746(R)|      SLOW  |   -0.183(R)|      FAST  |okClk             |  -0.930|
okUHU<7>    |    1.816(R)|      SLOW  |   -0.212(R)|      FAST  |okClk             |  -0.930|
okUHU<8>    |    1.757(R)|      SLOW  |   -0.153(R)|      FAST  |okClk             |  -0.930|
okUHU<9>    |    1.747(R)|      SLOW  |   -0.184(R)|      FAST  |okClk             |  -0.930|
okUHU<10>   |    1.817(R)|      SLOW  |   -0.213(R)|      FAST  |okClk             |  -0.930|
okUHU<11>   |    1.747(R)|      SLOW  |   -0.184(R)|      FAST  |okClk             |  -0.930|
okUHU<12>   |    1.817(R)|      SLOW  |   -0.213(R)|      FAST  |okClk             |  -0.930|
okUHU<13>   |    1.709(R)|      SLOW  |   -0.146(R)|      FAST  |okClk             |  -0.930|
okUHU<14>   |    1.779(R)|      SLOW  |   -0.175(R)|      FAST  |okClk             |  -0.930|
okUHU<15>   |    1.839(R)|      SLOW  |   -0.235(R)|      FAST  |okClk             |  -0.930|
okUHU<16>   |    1.839(R)|      SLOW  |   -0.235(R)|      FAST  |okClk             |  -0.930|
okUHU<17>   |    1.755(R)|      SLOW  |   -0.151(R)|      FAST  |okClk             |  -0.930|
okUHU<18>   |    1.708(R)|      SLOW  |   -0.145(R)|      FAST  |okClk             |  -0.930|
okUHU<19>   |    1.777(R)|      SLOW  |   -0.173(R)|      FAST  |okClk             |  -0.930|
okUHU<20>   |    1.709(R)|      SLOW  |   -0.146(R)|      FAST  |okClk             |  -0.930|
okUHU<21>   |    1.778(R)|      SLOW  |   -0.174(R)|      FAST  |okClk             |  -0.930|
okUHU<22>   |    1.778(R)|      SLOW  |   -0.174(R)|      FAST  |okClk             |  -0.930|
okUHU<23>   |    1.769(R)|      SLOW  |   -0.206(R)|      FAST  |okClk             |  -0.930|
okUHU<24>   |    1.758(R)|      SLOW  |   -0.154(R)|      FAST  |okClk             |  -0.930|
okUHU<25>   |    1.839(R)|      SLOW  |   -0.235(R)|      FAST  |okClk             |  -0.930|
okUHU<26>   |    1.777(R)|      SLOW  |   -0.173(R)|      FAST  |okClk             |  -0.930|
okUHU<27>   |    1.779(R)|      SLOW  |   -0.175(R)|      FAST  |okClk             |  -0.930|
okUHU<28>   |    1.687(R)|      SLOW  |   -0.124(R)|      FAST  |okClk             |  -0.930|
okUHU<29>   |    1.707(R)|      SLOW  |   -0.144(R)|      FAST  |okClk             |  -0.930|
okUHU<30>   |    1.757(R)|      SLOW  |   -0.153(R)|      FAST  |okClk             |  -0.930|
okUHU<31>   |    1.748(R)|      SLOW  |   -0.185(R)|      FAST  |okClk             |  -0.930|
------------+------------+------------+------------+------------+------------------+--------+

Clock okUH<0> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
okHU<0>     |         6.143(R)|      SLOW  |         1.948(R)|      FAST  |okClk             |  -0.930|
okHU<2>     |         6.141(R)|      SLOW  |         1.946(R)|      FAST  |okClk             |  -0.930|
okUHU<0>    |         6.093(R)|      SLOW  |         1.790(R)|      FAST  |okClk             |  -0.930|
okUHU<1>    |         6.093(R)|      SLOW  |         1.790(R)|      FAST  |okClk             |  -0.930|
okUHU<2>    |         6.122(R)|      SLOW  |         1.819(R)|      FAST  |okClk             |  -0.930|
okUHU<3>    |         6.120(R)|      SLOW  |         1.817(R)|      FAST  |okClk             |  -0.930|
okUHU<4>    |         6.120(R)|      SLOW  |         1.817(R)|      FAST  |okClk             |  -0.930|
okUHU<5>    |         6.070(R)|      SLOW  |         1.767(R)|      FAST  |okClk             |  -0.930|
okUHU<6>    |         6.092(R)|      SLOW  |         1.789(R)|      FAST  |okClk             |  -0.930|
okUHU<7>    |         6.092(R)|      SLOW  |         1.789(R)|      FAST  |okClk             |  -0.930|
okUHU<8>    |         6.142(R)|      SLOW  |         1.839(R)|      FAST  |okClk             |  -0.930|
okUHU<9>    |         6.092(R)|      SLOW  |         1.789(R)|      FAST  |okClk             |  -0.930|
okUHU<10>   |         6.092(R)|      SLOW  |         1.789(R)|      FAST  |okClk             |  -0.930|
okUHU<11>   |         6.091(R)|      SLOW  |         1.788(R)|      FAST  |okClk             |  -0.930|
okUHU<12>   |         6.091(R)|      SLOW  |         1.788(R)|      FAST  |okClk             |  -0.930|
okUHU<13>   |         6.120(R)|      SLOW  |         1.817(R)|      FAST  |okClk             |  -0.930|
okUHU<14>   |         6.120(R)|      SLOW  |         1.817(R)|      FAST  |okClk             |  -0.930|
okUHU<15>   |         6.070(R)|      SLOW  |         1.767(R)|      FAST  |okClk             |  -0.930|
okUHU<16>   |         6.070(R)|      SLOW  |         1.767(R)|      FAST  |okClk             |  -0.930|
okUHU<17>   |         6.143(R)|      SLOW  |         1.840(R)|      FAST  |okClk             |  -0.930|
okUHU<18>   |         6.120(R)|      SLOW  |         1.817(R)|      FAST  |okClk             |  -0.930|
okUHU<19>   |         6.122(R)|      SLOW  |         1.819(R)|      FAST  |okClk             |  -0.930|
okUHU<20>   |         6.120(R)|      SLOW  |         1.817(R)|      FAST  |okClk             |  -0.930|
okUHU<21>   |         6.120(R)|      SLOW  |         1.817(R)|      FAST  |okClk             |  -0.930|
okUHU<22>   |         6.120(R)|      SLOW  |         1.817(R)|      FAST  |okClk             |  -0.930|
okUHU<23>   |         6.070(R)|      SLOW  |         1.767(R)|      FAST  |okClk             |  -0.930|
okUHU<24>   |         6.141(R)|      SLOW  |         1.838(R)|      FAST  |okClk             |  -0.930|
okUHU<25>   |         6.070(R)|      SLOW  |         1.767(R)|      FAST  |okClk             |  -0.930|
okUHU<26>   |         6.121(R)|      SLOW  |         1.818(R)|      FAST  |okClk             |  -0.930|
okUHU<27>   |         6.120(R)|      SLOW  |         1.817(R)|      FAST  |okClk             |  -0.930|
okUHU<28>   |         6.142(R)|      SLOW  |         1.839(R)|      FAST  |okClk             |  -0.930|
okUHU<29>   |         6.122(R)|      SLOW  |         1.819(R)|      FAST  |okClk             |  -0.930|
okUHU<30>   |         6.141(R)|      SLOW  |         1.838(R)|      FAST  |okClk             |  -0.930|
okUHU<31>   |         6.091(R)|      SLOW  |         1.788(R)|      FAST  |okClk             |  -0.930|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock okUH<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
okUH<0>        |   14.449|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clkn       |   19.900|    5.642|    6.949|    6.719|
sys_clkp       |   19.900|    5.642|    6.949|    6.719|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clkn       |   19.900|    5.642|    6.949|    6.719|
sys_clkp       |   19.900|    5.642|    6.949|    6.719|
---------------+---------+---------+---------+---------+

TIMEGRP "okHostINOUT_grp" OFFSET = IN 2 ns VALID 4 ns BEFORE COMP "okUH<0>"         "RISING";
Worst Case Data Window 1.715; Ideal Clock Offset To Actual Clock 0.982; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
okUHU<0>          |    1.745(R)|      SLOW  |   -0.182(R)|      FAST  |    0.255|    2.182|       -0.964|
okUHU<1>          |    1.815(R)|      SLOW  |   -0.211(R)|      FAST  |    0.185|    2.211|       -1.013|
okUHU<2>          |    1.776(R)|      SLOW  |   -0.172(R)|      FAST  |    0.224|    2.172|       -0.974|
okUHU<3>          |    1.708(R)|      SLOW  |   -0.145(R)|      FAST  |    0.292|    2.145|       -0.927|
okUHU<4>          |    1.778(R)|      SLOW  |   -0.174(R)|      FAST  |    0.222|    2.174|       -0.976|
okUHU<5>          |    1.768(R)|      SLOW  |   -0.205(R)|      FAST  |    0.232|    2.205|       -0.987|
okUHU<6>          |    1.746(R)|      SLOW  |   -0.183(R)|      FAST  |    0.254|    2.183|       -0.965|
okUHU<7>          |    1.816(R)|      SLOW  |   -0.212(R)|      FAST  |    0.184|    2.212|       -1.014|
okUHU<8>          |    1.757(R)|      SLOW  |   -0.153(R)|      FAST  |    0.243|    2.153|       -0.955|
okUHU<9>          |    1.747(R)|      SLOW  |   -0.184(R)|      FAST  |    0.253|    2.184|       -0.966|
okUHU<10>         |    1.817(R)|      SLOW  |   -0.213(R)|      FAST  |    0.183|    2.213|       -1.015|
okUHU<11>         |    1.747(R)|      SLOW  |   -0.184(R)|      FAST  |    0.253|    2.184|       -0.966|
okUHU<12>         |    1.817(R)|      SLOW  |   -0.213(R)|      FAST  |    0.183|    2.213|       -1.015|
okUHU<13>         |    1.709(R)|      SLOW  |   -0.146(R)|      FAST  |    0.291|    2.146|       -0.928|
okUHU<14>         |    1.779(R)|      SLOW  |   -0.175(R)|      FAST  |    0.221|    2.175|       -0.977|
okUHU<15>         |    1.839(R)|      SLOW  |   -0.235(R)|      FAST  |    0.161|    2.235|       -1.037|
okUHU<16>         |    1.839(R)|      SLOW  |   -0.235(R)|      FAST  |    0.161|    2.235|       -1.037|
okUHU<17>         |    1.755(R)|      SLOW  |   -0.151(R)|      FAST  |    0.245|    2.151|       -0.953|
okUHU<18>         |    1.708(R)|      SLOW  |   -0.145(R)|      FAST  |    0.292|    2.145|       -0.927|
okUHU<19>         |    1.777(R)|      SLOW  |   -0.173(R)|      FAST  |    0.223|    2.173|       -0.975|
okUHU<20>         |    1.709(R)|      SLOW  |   -0.146(R)|      FAST  |    0.291|    2.146|       -0.928|
okUHU<21>         |    1.778(R)|      SLOW  |   -0.174(R)|      FAST  |    0.222|    2.174|       -0.976|
okUHU<22>         |    1.778(R)|      SLOW  |   -0.174(R)|      FAST  |    0.222|    2.174|       -0.976|
okUHU<23>         |    1.769(R)|      SLOW  |   -0.206(R)|      FAST  |    0.231|    2.206|       -0.988|
okUHU<24>         |    1.758(R)|      SLOW  |   -0.154(R)|      FAST  |    0.242|    2.154|       -0.956|
okUHU<25>         |    1.839(R)|      SLOW  |   -0.235(R)|      FAST  |    0.161|    2.235|       -1.037|
okUHU<26>         |    1.777(R)|      SLOW  |   -0.173(R)|      FAST  |    0.223|    2.173|       -0.975|
okUHU<27>         |    1.779(R)|      SLOW  |   -0.175(R)|      FAST  |    0.221|    2.175|       -0.977|
okUHU<28>         |    1.687(R)|      SLOW  |   -0.124(R)|      FAST  |    0.313|    2.124|       -0.906|
okUHU<29>         |    1.707(R)|      SLOW  |   -0.144(R)|      FAST  |    0.293|    2.144|       -0.926|
okUHU<30>         |    1.757(R)|      SLOW  |   -0.153(R)|      FAST  |    0.243|    2.153|       -0.955|
okUHU<31>         |    1.748(R)|      SLOW  |   -0.185(R)|      FAST  |    0.252|    2.185|       -0.967|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.839|         -  |      -0.124|         -  |    0.161|    2.124|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "okHostIN_grp" OFFSET = IN 2 ns VALID 2 ns BEFORE COMP "okUH<0>"         "RISING";
Worst Case Data Window 1.693; Ideal Clock Offset To Actual Clock -0.029; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
okUH<1>           |    1.818(R)|      SLOW  |   -0.214(R)|      FAST  |    0.182|    0.214|       -0.016|
okUH<2>           |    1.688(R)|      SLOW  |   -0.125(R)|      FAST  |    0.312|    0.125|        0.094|
okUH<3>           |    1.748(R)|      SLOW  |   -0.185(R)|      FAST  |    0.252|    0.185|        0.034|
okUH<4>           |    1.708(R)|      SLOW  |   -0.145(R)|      FAST  |    0.292|    0.145|        0.074|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.818|         -  |      -0.125|         -  |    0.182|    0.125|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "okHostINOUT_grp" OFFSET = OUT 8 ns AFTER COMP "okUH<0>" "RISING";
Bus Skew: 0.073 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
okUHU<0>                                       |        6.093|      SLOW  |        1.790|      FAST  |         0.023|
okUHU<1>                                       |        6.093|      SLOW  |        1.790|      FAST  |         0.023|
okUHU<2>                                       |        6.122|      SLOW  |        1.819|      FAST  |         0.052|
okUHU<3>                                       |        6.120|      SLOW  |        1.817|      FAST  |         0.050|
okUHU<4>                                       |        6.120|      SLOW  |        1.817|      FAST  |         0.050|
okUHU<5>                                       |        6.070|      SLOW  |        1.767|      FAST  |         0.000|
okUHU<6>                                       |        6.092|      SLOW  |        1.789|      FAST  |         0.022|
okUHU<7>                                       |        6.092|      SLOW  |        1.789|      FAST  |         0.022|
okUHU<8>                                       |        6.142|      SLOW  |        1.839|      FAST  |         0.072|
okUHU<9>                                       |        6.092|      SLOW  |        1.789|      FAST  |         0.022|
okUHU<10>                                      |        6.092|      SLOW  |        1.789|      FAST  |         0.022|
okUHU<11>                                      |        6.091|      SLOW  |        1.788|      FAST  |         0.021|
okUHU<12>                                      |        6.091|      SLOW  |        1.788|      FAST  |         0.021|
okUHU<13>                                      |        6.120|      SLOW  |        1.817|      FAST  |         0.050|
okUHU<14>                                      |        6.120|      SLOW  |        1.817|      FAST  |         0.050|
okUHU<15>                                      |        6.070|      SLOW  |        1.767|      FAST  |         0.000|
okUHU<16>                                      |        6.070|      SLOW  |        1.767|      FAST  |         0.000|
okUHU<17>                                      |        6.143|      SLOW  |        1.840|      FAST  |         0.073|
okUHU<18>                                      |        6.120|      SLOW  |        1.817|      FAST  |         0.050|
okUHU<19>                                      |        6.122|      SLOW  |        1.819|      FAST  |         0.052|
okUHU<20>                                      |        6.120|      SLOW  |        1.817|      FAST  |         0.050|
okUHU<21>                                      |        6.120|      SLOW  |        1.817|      FAST  |         0.050|
okUHU<22>                                      |        6.120|      SLOW  |        1.817|      FAST  |         0.050|
okUHU<23>                                      |        6.070|      SLOW  |        1.767|      FAST  |         0.000|
okUHU<24>                                      |        6.141|      SLOW  |        1.838|      FAST  |         0.071|
okUHU<25>                                      |        6.070|      SLOW  |        1.767|      FAST  |         0.000|
okUHU<26>                                      |        6.121|      SLOW  |        1.818|      FAST  |         0.051|
okUHU<27>                                      |        6.120|      SLOW  |        1.817|      FAST  |         0.050|
okUHU<28>                                      |        6.142|      SLOW  |        1.839|      FAST  |         0.072|
okUHU<29>                                      |        6.122|      SLOW  |        1.819|      FAST  |         0.052|
okUHU<30>                                      |        6.141|      SLOW  |        1.838|      FAST  |         0.071|
okUHU<31>                                      |        6.091|      SLOW  |        1.788|      FAST  |         0.021|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "okHostOUT_grp" OFFSET = OUT 8 ns AFTER COMP "okUH<0>" "RISING";
Bus Skew: 0.002 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
okHU<0>                                        |        6.143|      SLOW  |        1.948|      FAST  |         0.002|
okHU<2>                                        |        6.141|      SLOW  |        1.946|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 194  Score: 210081  (Setup/Max: 181734, Hold: 28347)

Constraints cover 195212 paths, 0 nets, and 21785 connections

Design statistics:
   Minimum period: 239.025ns{1}   (Maximum frequency:   4.184MHz)
   Maximum path delay from/to any node:   2.631ns
   Minimum input required time before clock:   1.839ns
   Minimum output required time after clock:   6.143ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jun 26 12:16:14 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 414 MB



