// Seed: 2774453911
module module_0 (
    output wor id_0,
    input tri0 id_1,
    input tri1 id_2,
    input supply0 id_3
    , id_5
);
  assign id_5[-1'd0+:1] = 1;
  logic id_6;
  ;
  tri0 [-1 : -1] id_7 = 1'd0;
  wand id_8 = -1;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd66
) (
    output tri _id_0,
    output tri id_1,
    input supply1 id_2
);
  assign id_1 = id_2;
  uwire id_4 = id_4 - id_4;
  logic [~  id_0 : id_0] id_5;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_2,
      id_2
  );
endmodule
