// Seed: 779069623
module module_0 (
    input tri id_0,
    input uwire id_1,
    input wor id_2,
    input tri0 id_3,
    input wire id_4,
    input tri id_5#(.id_13(-1)),
    input wire id_6,
    id_14,
    input tri1 id_7,
    input tri id_8,
    input tri1 id_9,
    output supply1 id_10,
    output supply0 id_11
);
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    input tri0 id_2,
    output logic id_3,
    output supply1 id_4,
    id_9,
    output supply1 id_5,
    output wire id_6,
    id_10,
    output tri id_7
);
  initial id_3 <= 1;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_7,
      id_4
  );
  assign modCall_1.id_6 = 0;
  assign id_5 = 1'h0 == 1;
  tri1 id_11;
  wire id_12;
  initial if (1'b0);
  wand id_13 = 1, id_14;
  tri0 id_15 = -1;
  assign id_3 = id_11 - -1;
endmodule
