irun(64): 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.20-s039: Started on Nov 20, 2020 at 18:46:18 CST
irun
	/home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv
	+incdir+/home/eric/Documents/VLSI/Hw3/N26091530/./src+/home/eric/Documents/VLSI/Hw3/N26091530/./src/AXI+/home/eric/Documents/VLSI/Hw3/N26091530/./include+/home/eric/Documents/VLSI/Hw3/N26091530/./sim
	+define+prog0
	-define CYCLE=10.0
	-define MAX=6000000
	+access+r
	+prog_path=/home/eric/Documents/VLSI/Hw3/N26091530/./sim/prog0

   User defined plus("+") options:
	+prog_path=/home/eric/Documents/VLSI/Hw3/N26091530/./sim/prog0

file: /home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv
`define CYCLE 8.0 // Cycle time
                               |
ncvlog: *W,MACNDF (/home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv,2|31): The text macro 'CYCLE' has also been defined on the command line using the -DEFINE command line option.  The compiler will ignore the definition found in the Verilog source code.
`define MAX 300000 // Max cycle number
                                      |
ncvlog: *W,MACNDF (/home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv,3|38): The text macro 'MAX' has also been defined on the command line using the -DEFINE command line option.  The compiler will ignore the definition found in the Verilog source code.
    $value$plusargs("prog_path=%s", prog_path);
                  |
ncvlog: *W,NOSYST (/home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv,56|18): System function '$value$plusargs' invoked as a task. Return value will be ignored.
      $fscanf(gf, "%h\n", GOLDEN[num]);
            |
ncvlog: *W,NOSYST (/home/eric/Documents/VLSI/Hw3/N26091530/./sim/top_tb.sv,78|12): System function '$fscanf' invoked as a task. Return value will be ignored.
ncvlog: *W,SPDUSD: Include directory /home/eric/Documents/VLSI/Hw3/N26091530/./include given but not used.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 3
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		shift_left
		data_array
		tag_array
		top_tb
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                 53      47
		Registers:              539     506
		Scalar wires:           932       -
		Vectored wires:         360       -
		Always blocks:           62      55
		Initial blocks:           2       2
		Cont. assignments:      159     428
		Pseudo assignments:     370     338
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.shift_left:sv
Loading snapshot worklib.shift_left:sv .................... Done
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
*Verdi* Loading libsscore_ius152.so
ncsim> source /opt/CIC/Cadence/INCISIV/INCISIVE_15.20.039/tools/inca/files/ncsimrc
ncsim> run

Done

DM[   0] = fffffff0, pass
DM[   1] = fffffff8, pass
DM[   2] = 00000008, pass
DM[   3] = 00000001, pass
DM[   4] = 00000001, pass
DM[   5] = 78787878, pass
DM[   6] = 000091a2, pass
DM[   7] = 00000003, pass
DM[   8] = fefcfefd, pass
DM[   9] = 10305070, pass
DM[  10] = cccccccc, pass
DM[  11] = ffffffcc, pass
DM[  12] = ffffffcc, expect = ffffcccc
DM[  13] = ffffffcc, expect = 000000cc
DM[  14] = ffffffcc, expect = 0000cccc
DM[  15] = 00000d9d, pass
DM[  16] = 00000004, pass
DM[  17] = 00000003, pass
DM[  18] = 000001a6, pass
DM[  19] = 00000ec6, pass
DM[  20] = 2468b7a8, pass
DM[  21] = 5dbf9f00, pass
DM[  22] = 00012b38, pass
DM[  23] = fa2817b7, pass
DM[  24] = ff000000, pass
DM[  25] = 12345678, pass
DM[  26] = 0000f000, pass
DM[  27] = 00000f00, pass
DM[  28] = 000000f0, pass
DM[  29] = 0000000f, pass
DM[  30] = 00780000, expect = 56780000
DM[  31] = 78000000, pass
DM[  32] = 00000078, expect = 00005678
DM[  33] = 00000078, pass
DM[  34] = 12345678, pass
DM[  35] = 78780000, expect = ce780000
DM[  36] = fffff000, pass
DM[  37] = fffff000, pass
DM[  38] = fffff000, pass
DM[  39] = fffff000, pass
DM[  40] = fffff000, pass
DM[  41] = fffff000, pass
DM[  42] = 1357a064, pass
DM[  43] = 13578000, pass
DM[  44] = fffff004, pass




        ****************************               
        **                        **       |__||  
        **  OOPS!!                **      / X,X  | 
        **                        **    /_____   | 
        **  Simulation Failed!!   **   /^ ^ ^ \  |
        **                        **  |^ ^ ^ ^ |w| 
        ****************************   \m___m__|_|
         Totally has           6 errors                     


Simulation complete via $finish(1) at time 366835 NS + 2
../sim/top_tb.sv:113     $finish;
ncsim> exit
TOOL:	irun(64)	15.20-s039: Exiting on Nov 20, 2020 at 18:46:21 CST  (total: 00:00:03)
