
ubuntu-preinstalled/nproc:     file format elf32-littlearm


Disassembly of section .init:

00000e30 <.init>:
 e30:	push	{r3, lr}
 e34:	bl	12b0 <__assert_fail@plt+0x1dc>
 e38:	pop	{r3, pc}

Disassembly of section .plt:

00000e3c <calloc@plt-0x14>:
     e3c:	push	{lr}		; (str lr, [sp, #-4]!)
     e40:	ldr	lr, [pc, #4]	; e4c <calloc@plt-0x4>
     e44:	add	lr, pc, lr
     e48:	ldr	pc, [lr, #8]!
     e4c:	andeq	r4, r1, ip, lsl #1

00000e50 <calloc@plt>:
     e50:	add	ip, pc, #0, 12
     e54:	add	ip, ip, #20, 20	; 0x14000
     e58:	ldr	pc, [ip, #140]!	; 0x8c

00000e5c <fputs_unlocked@plt>:
     e5c:			; <UNDEFINED> instruction: 0xe7fd4778
     e60:	add	ip, pc, #0, 12
     e64:	add	ip, ip, #20, 20	; 0x14000
     e68:	ldr	pc, [ip, #128]!	; 0x80

00000e6c <raise@plt>:
     e6c:	add	ip, pc, #0, 12
     e70:	add	ip, ip, #20, 20	; 0x14000
     e74:	ldr	pc, [ip, #120]!	; 0x78

00000e78 <strcmp@plt>:
     e78:	add	ip, pc, #0, 12
     e7c:	add	ip, ip, #20, 20	; 0x14000
     e80:	ldr	pc, [ip, #112]!	; 0x70

00000e84 <__cxa_finalize@plt>:
     e84:	add	ip, pc, #0, 12
     e88:	add	ip, ip, #20, 20	; 0x14000
     e8c:	ldr	pc, [ip, #104]!	; 0x68

00000e90 <fflush@plt>:
     e90:			; <UNDEFINED> instruction: 0xe7fd4778
     e94:	add	ip, pc, #0, 12
     e98:	add	ip, ip, #20, 20	; 0x14000
     e9c:	ldr	pc, [ip, #92]!	; 0x5c

00000ea0 <free@plt>:
     ea0:	add	ip, pc, #0, 12
     ea4:	add	ip, ip, #20, 20	; 0x14000
     ea8:	ldr	pc, [ip, #84]!	; 0x54

00000eac <_exit@plt>:
     eac:	add	ip, pc, #0, 12
     eb0:	add	ip, ip, #20, 20	; 0x14000
     eb4:	ldr	pc, [ip, #76]!	; 0x4c

00000eb8 <memcpy@plt>:
     eb8:			; <UNDEFINED> instruction: 0xe7fd4778
     ebc:	add	ip, pc, #0, 12
     ec0:	add	ip, ip, #20, 20	; 0x14000
     ec4:	ldr	pc, [ip, #64]!	; 0x40

00000ec8 <__strtoull_internal@plt>:
     ec8:	add	ip, pc, #0, 12
     ecc:	add	ip, ip, #20, 20	; 0x14000
     ed0:	ldr	pc, [ip, #56]!	; 0x38

00000ed4 <mbsinit@plt>:
     ed4:	add	ip, pc, #0, 12
     ed8:	add	ip, ip, #20, 20	; 0x14000
     edc:	ldr	pc, [ip, #48]!	; 0x30

00000ee0 <__sched_cpucount@plt>:
     ee0:	add	ip, pc, #0, 12
     ee4:	add	ip, ip, #20, 20	; 0x14000
     ee8:	ldr	pc, [ip, #40]!	; 0x28

00000eec <memcmp@plt>:
     eec:	add	ip, pc, #0, 12
     ef0:	add	ip, ip, #20, 20	; 0x14000
     ef4:	ldr	pc, [ip, #32]!

00000ef8 <dcgettext@plt>:
     ef8:	add	ip, pc, #0, 12
     efc:	add	ip, ip, #20, 20	; 0x14000
     f00:	ldr	pc, [ip, #24]!

00000f04 <__stack_chk_fail@plt>:
     f04:	add	ip, pc, #0, 12
     f08:	add	ip, ip, #20, 20	; 0x14000
     f0c:	ldr	pc, [ip, #16]!

00000f10 <sysconf@plt>:
     f10:	add	ip, pc, #0, 12
     f14:	add	ip, ip, #20, 20	; 0x14000
     f18:	ldr	pc, [ip, #8]!

00000f1c <realloc@plt>:
     f1c:	add	ip, pc, #0, 12
     f20:	add	ip, ip, #20, 20	; 0x14000
     f24:	ldr	pc, [ip, #0]!

00000f28 <textdomain@plt>:
     f28:	add	ip, pc, #0, 12
     f2c:	add	ip, ip, #77824	; 0x13000
     f30:	ldr	pc, [ip, #4088]!	; 0xff8

00000f34 <iswprint@plt>:
     f34:	add	ip, pc, #0, 12
     f38:	add	ip, ip, #77824	; 0x13000
     f3c:	ldr	pc, [ip, #4080]!	; 0xff0

00000f40 <fwrite@plt>:
     f40:	add	ip, pc, #0, 12
     f44:	add	ip, ip, #77824	; 0x13000
     f48:	ldr	pc, [ip, #4072]!	; 0xfe8

00000f4c <lseek64@plt>:
     f4c:	add	ip, pc, #0, 12
     f50:	add	ip, ip, #77824	; 0x13000
     f54:	ldr	pc, [ip, #4064]!	; 0xfe0

00000f58 <__ctype_get_mb_cur_max@plt>:
     f58:	add	ip, pc, #0, 12
     f5c:	add	ip, ip, #77824	; 0x13000
     f60:	ldr	pc, [ip, #4056]!	; 0xfd8

00000f64 <__fpending@plt>:
     f64:	add	ip, pc, #0, 12
     f68:	add	ip, ip, #77824	; 0x13000
     f6c:	ldr	pc, [ip, #4048]!	; 0xfd0

00000f70 <mbrtowc@plt>:
     f70:	add	ip, pc, #0, 12
     f74:	add	ip, ip, #77824	; 0x13000
     f78:	ldr	pc, [ip, #4040]!	; 0xfc8

00000f7c <error@plt>:
     f7c:	add	ip, pc, #0, 12
     f80:	add	ip, ip, #77824	; 0x13000
     f84:	ldr	pc, [ip, #4032]!	; 0xfc0

00000f88 <getenv@plt>:
     f88:	add	ip, pc, #0, 12
     f8c:	add	ip, ip, #77824	; 0x13000
     f90:	ldr	pc, [ip, #4024]!	; 0xfb8

00000f94 <malloc@plt>:
     f94:	add	ip, pc, #0, 12
     f98:	add	ip, ip, #77824	; 0x13000
     f9c:	ldr	pc, [ip, #4016]!	; 0xfb0

00000fa0 <__libc_start_main@plt>:
     fa0:	add	ip, pc, #0, 12
     fa4:	add	ip, ip, #77824	; 0x13000
     fa8:	ldr	pc, [ip, #4008]!	; 0xfa8

00000fac <__freading@plt>:
     fac:	add	ip, pc, #0, 12
     fb0:	add	ip, ip, #77824	; 0x13000
     fb4:	ldr	pc, [ip, #4000]!	; 0xfa0

00000fb8 <__gmon_start__@plt>:
     fb8:	add	ip, pc, #0, 12
     fbc:	add	ip, ip, #77824	; 0x13000
     fc0:	ldr	pc, [ip, #3992]!	; 0xf98

00000fc4 <getopt_long@plt>:
     fc4:	add	ip, pc, #0, 12
     fc8:	add	ip, ip, #77824	; 0x13000
     fcc:	ldr	pc, [ip, #3984]!	; 0xf90

00000fd0 <__ctype_b_loc@plt>:
     fd0:	add	ip, pc, #0, 12
     fd4:	add	ip, ip, #77824	; 0x13000
     fd8:	ldr	pc, [ip, #3976]!	; 0xf88

00000fdc <exit@plt>:
     fdc:	add	ip, pc, #0, 12
     fe0:	add	ip, ip, #77824	; 0x13000
     fe4:	ldr	pc, [ip, #3968]!	; 0xf80

00000fe8 <strtoul@plt>:
     fe8:	add	ip, pc, #0, 12
     fec:	add	ip, ip, #77824	; 0x13000
     ff0:	ldr	pc, [ip, #3960]!	; 0xf78

00000ff4 <strlen@plt>:
     ff4:	add	ip, pc, #0, 12
     ff8:	add	ip, ip, #77824	; 0x13000
     ffc:	ldr	pc, [ip, #3952]!	; 0xf70

00001000 <strchr@plt>:
    1000:	add	ip, pc, #0, 12
    1004:	add	ip, ip, #77824	; 0x13000
    1008:	ldr	pc, [ip, #3944]!	; 0xf68

0000100c <__errno_location@plt>:
    100c:	add	ip, pc, #0, 12
    1010:	add	ip, ip, #77824	; 0x13000
    1014:	ldr	pc, [ip, #3936]!	; 0xf60

00001018 <__cxa_atexit@plt>:
    1018:			; <UNDEFINED> instruction: 0xe7fd4778
    101c:	add	ip, pc, #0, 12
    1020:	add	ip, ip, #77824	; 0x13000
    1024:	ldr	pc, [ip, #3924]!	; 0xf54

00001028 <memset@plt>:
    1028:			; <UNDEFINED> instruction: 0xe7fd4778
    102c:	add	ip, pc, #0, 12
    1030:	add	ip, ip, #77824	; 0x13000
    1034:	ldr	pc, [ip, #3912]!	; 0xf48

00001038 <__printf_chk@plt>:
    1038:	add	ip, pc, #0, 12
    103c:	add	ip, ip, #77824	; 0x13000
    1040:	ldr	pc, [ip, #3904]!	; 0xf40

00001044 <fileno@plt>:
    1044:	add	ip, pc, #0, 12
    1048:	add	ip, ip, #77824	; 0x13000
    104c:	ldr	pc, [ip, #3896]!	; 0xf38

00001050 <__fprintf_chk@plt>:
    1050:			; <UNDEFINED> instruction: 0xe7fd4778
    1054:	add	ip, pc, #0, 12
    1058:	add	ip, ip, #77824	; 0x13000
    105c:	ldr	pc, [ip, #3884]!	; 0xf2c

00001060 <fclose@plt>:
    1060:			; <UNDEFINED> instruction: 0xe7fd4778
    1064:	add	ip, pc, #0, 12
    1068:	add	ip, ip, #77824	; 0x13000
    106c:	ldr	pc, [ip, #3872]!	; 0xf20

00001070 <fseeko64@plt>:
    1070:			; <UNDEFINED> instruction: 0xe7fd4778
    1074:	add	ip, pc, #0, 12
    1078:	add	ip, ip, #77824	; 0x13000
    107c:	ldr	pc, [ip, #3860]!	; 0xf14

00001080 <setlocale@plt>:
    1080:	add	ip, pc, #0, 12
    1084:	add	ip, ip, #77824	; 0x13000
    1088:	ldr	pc, [ip, #3852]!	; 0xf0c

0000108c <strrchr@plt>:
    108c:	add	ip, pc, #0, 12
    1090:	add	ip, ip, #77824	; 0x13000
    1094:	ldr	pc, [ip, #3844]!	; 0xf04

00001098 <nl_langinfo@plt>:
    1098:	add	ip, pc, #0, 12
    109c:	add	ip, ip, #77824	; 0x13000
    10a0:	ldr	pc, [ip, #3836]!	; 0xefc

000010a4 <sched_getaffinity@plt>:
    10a4:	add	ip, pc, #0, 12
    10a8:	add	ip, ip, #77824	; 0x13000
    10ac:	ldr	pc, [ip, #3828]!	; 0xef4

000010b0 <bindtextdomain@plt>:
    10b0:	add	ip, pc, #0, 12
    10b4:	add	ip, ip, #77824	; 0x13000
    10b8:	ldr	pc, [ip, #3820]!	; 0xeec

000010bc <strncmp@plt>:
    10bc:	add	ip, pc, #0, 12
    10c0:	add	ip, ip, #77824	; 0x13000
    10c4:	ldr	pc, [ip, #3812]!	; 0xee4

000010c8 <abort@plt>:
    10c8:	add	ip, pc, #0, 12
    10cc:	add	ip, ip, #77824	; 0x13000
    10d0:	ldr	pc, [ip, #3804]!	; 0xedc

000010d4 <__assert_fail@plt>:
    10d4:	add	ip, pc, #0, 12
    10d8:	add	ip, ip, #77824	; 0x13000
    10dc:	ldr	pc, [ip, #3796]!	; 0xed4

Disassembly of section .text:

000010e0 <.text>:
    10e0:	svcmi	0x00f0e92d
    10e4:	mrrcmi	6, 0, r4, r0, cr7
    10e8:	stmdavs	r8, {r0, r3, r7, ip, sp, pc}
    10ec:	ldrbtmi	r4, [ip], #-1549	; 0xfffff9f3
    10f0:			; <UNDEFINED> instruction: 0xf0004e4e
    10f4:	andcs	pc, r6, r3, lsr #23
    10f8:	ldrbtmi	r4, [lr], #-1569	; 0xfffff9df
    10fc:	svc	0x00c0f7ff
    1100:	ldrtmi	r4, [r0], -fp, asr #18
    1104:	ldrdhi	pc, [ip, -pc]!	; <UNPREDICTABLE>
    1108:			; <UNDEFINED> instruction: 0xf8df4479
    110c:			; <UNDEFINED> instruction: 0xf7ff912c
    1110:			; <UNDEFINED> instruction: 0x4630efd0
    1114:	svc	0x0008f7ff
    1118:	ldrbtmi	r4, [r8], #2888	; 0xb48
    111c:	ldrdlt	pc, [r0, -pc]!	; <UNPREDICTABLE>
    1120:	andls	r2, r7, #0, 4
    1124:	andeq	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    1128:	ldrbtmi	r4, [fp], #1273	; 0x4f9
    112c:	beq	bd270 <program_name@@Base+0xa81dc>
    1130:			; <UNDEFINED> instruction: 0xf956f003
    1134:	strtmi	r2, [r2], -r0, lsl #12
    1138:	strtmi	r4, [r9], -fp, asr #12
    113c:			; <UNDEFINED> instruction: 0x96004638
    1140:	svc	0x0040f7ff
    1144:	suble	r1, r0, r2, asr #24
    1148:	svcvc	0x0080f5b0
    114c:	ldcle	0, cr13, [r6], {58}	; 0x3a
    1150:	teqle	r2, r3, asr #25
    1154:	blmi	f13a48 <program_name@@Base+0xefe9b4>
    1158:			; <UNDEFINED> instruction: 0xf858493c
    115c:			; <UNDEFINED> instruction: 0xf8584002
    1160:	ldrbtmi	r0, [r9], #-3
    1164:	stmdavs	r3!, {r1, r3, r4, r5, r9, fp, lr}
    1168:	ldrbtmi	r6, [sl], #-2048	; 0xfffff800
    116c:	strne	lr, [r0], -sp, asr #19
    1170:	ldrbtmi	r4, [r9], #-2360	; 0xfffff6c8
    1174:			; <UNDEFINED> instruction: 0xf966f002
    1178:			; <UNDEFINED> instruction: 0xf7ff2000
    117c:	vrecps.f32	d30, d0, d16
    1180:	addsmi	r1, r8, #67108864	; 0x4000000
    1184:	blmi	d356c0 <program_name@@Base+0xd2062c>
    1188:	ldrbmi	r2, [r9], -r5, lsl #4
    118c:			; <UNDEFINED> instruction: 0xf8582000
    1190:	ldmdavs	fp, {r0, r1, ip, sp}
    1194:			; <UNDEFINED> instruction: 0xf7ff9307
    1198:	blls	1fcc60 <program_name@@Base+0x1e7bcc>
    119c:	mvnscc	pc, pc, asr #32
    11a0:	strls	r2, [r2], #-512	; 0xfffffe00
    11a4:	andne	lr, r0, #3358720	; 0x334000
    11a8:	stmib	sp, {r9, sp}^
    11ac:	ldrmi	r0, [r8], -r3, lsl #12
    11b0:			; <UNDEFINED> instruction: 0xf0022300
    11b4:	andls	pc, r7, r1, lsr #22
    11b8:			; <UNDEFINED> instruction: 0x3002e7bc
    11bc:	andcs	sp, r0, r1, lsr r1
    11c0:			; <UNDEFINED> instruction: 0xf8daf000
    11c4:	beq	3d308 <program_name@@Base+0x28274>
    11c8:	blmi	93b0a4 <program_name@@Base+0x926010>
    11cc:	andmi	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    11d0:	adcsmi	r6, fp, #2293760	; 0x230000
    11d4:			; <UNDEFINED> instruction: 0x4650d113
    11d8:	blx	ff7bd1e0 <program_name@@Base+0xff7a814c>
    11dc:	stmdbmi	r0!, {r0, r1, r2, r8, r9, fp, ip, pc}
    11e0:	ldrbtmi	r4, [r9], #-1562	; 0xfffff9e6
    11e4:	svclt	0x00384283
    11e8:			; <UNDEFINED> instruction: 0xf04f1ac2
    11ec:	svclt	0x00280001
    11f0:			; <UNDEFINED> instruction: 0xf7ff2201
    11f4:	andcs	lr, r0, r2, lsr #30
    11f8:	pop	{r0, r3, ip, sp, pc}
    11fc:	ldmdbmi	r9, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    1200:	andcs	r2, r0, r5, lsl #4
    1204:			; <UNDEFINED> instruction: 0xf7ff4479
    1208:	stmdavs	r3!, {r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    120c:			; <UNDEFINED> instruction: 0xf8559007
    1210:			; <UNDEFINED> instruction: 0xf0010023
    1214:			; <UNDEFINED> instruction: 0x2100ff9f
    1218:	strmi	r9, [r3], -r7, lsl #20
    121c:			; <UNDEFINED> instruction: 0xf7ff4608
    1220:	andcs	lr, r1, lr, lsr #29
    1224:			; <UNDEFINED> instruction: 0xf8a8f000
    1228:	andeq	r3, r0, sl, lsl #21
    122c:	andeq	r3, r0, r6, asr r5
    1230:	strdeq	r3, [r0], -r4
    1234:			; <UNDEFINED> instruction: 0x00013dba
    1238:	andeq	r3, r1, r0, lsr ip
    123c:	strdeq	r0, [r0], -r8
    1240:	strdeq	r3, [r0], -sl
    1244:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1248:	andeq	r0, r0, r4, lsl #2
    124c:	andeq	r3, r0, lr, lsr #11
    1250:	andeq	r3, r0, r2, ror #9
    1254:	strdeq	r3, [r0], -r2
    1258:	andeq	r0, r0, r4, lsr #2
    125c:	andeq	r0, r0, ip, ror #1
    1260:	andeq	r3, r0, r6, ror #10
    1264:	andeq	r3, r0, r0, lsr r5
    1268:	bleq	3d3ac <program_name@@Base+0x28318>
    126c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1270:	strbtmi	fp, [sl], -r2, lsl #24
    1274:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1278:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    127c:	ldrmi	sl, [sl], #776	; 0x308
    1280:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1284:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1288:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    128c:			; <UNDEFINED> instruction: 0xf85a4b06
    1290:	stmdami	r6, {r0, r1, ip, sp}
    1294:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1298:	mcr	7, 4, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    129c:	svc	0x0014f7ff
    12a0:	andeq	r3, r1, r8, lsr ip
    12a4:	ldrdeq	r0, [r0], -ip
    12a8:	andeq	r0, r0, r0, lsl #2
    12ac:	andeq	r0, r0, r8, lsl #2
    12b0:	ldr	r3, [pc, #20]	; 12cc <__assert_fail@plt+0x1f8>
    12b4:	ldr	r2, [pc, #20]	; 12d0 <__assert_fail@plt+0x1fc>
    12b8:	add	r3, pc, r3
    12bc:	ldr	r2, [r3, r2]
    12c0:	cmp	r2, #0
    12c4:	bxeq	lr
    12c8:	b	fb8 <__gmon_start__@plt>
    12cc:	andeq	r3, r1, r8, lsl ip
    12d0:	strdeq	r0, [r0], -ip
    12d4:	blmi	1d32f4 <program_name@@Base+0x1be260>
    12d8:	bmi	1d24c0 <program_name@@Base+0x1bd42c>
    12dc:	addmi	r4, r3, #2063597568	; 0x7b000000
    12e0:	andle	r4, r3, sl, ror r4
    12e4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    12e8:	ldrmi	fp, [r8, -r3, lsl #2]
    12ec:	svclt	0x00004770
    12f0:	andeq	r3, r1, ip, lsr #27
    12f4:	andeq	r3, r1, r8, lsr #27
    12f8:	strdeq	r3, [r1], -r4
    12fc:	andeq	r0, r0, r4, ror #1
    1300:	stmdbmi	r9, {r3, fp, lr}
    1304:	bmi	2524ec <program_name@@Base+0x23d458>
    1308:	bne	2524f4 <program_name@@Base+0x23d460>
    130c:	svceq	0x00cb447a
    1310:			; <UNDEFINED> instruction: 0x01a1eb03
    1314:	andle	r1, r3, r9, asr #32
    1318:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    131c:	ldrmi	fp, [r8, -r3, lsl #2]
    1320:	svclt	0x00004770
    1324:	andeq	r3, r1, r0, lsl #27
    1328:	andeq	r3, r1, ip, ror sp
    132c:	andeq	r3, r1, r8, asr #23
    1330:	andeq	r0, r0, r0, lsr #2
    1334:	blmi	2ae75c <program_name@@Base+0x2996c8>
    1338:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    133c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1340:	blmi	26f8f4 <program_name@@Base+0x25a860>
    1344:	ldrdlt	r5, [r3, -r3]!
    1348:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    134c:			; <UNDEFINED> instruction: 0xf7ff6818
    1350:			; <UNDEFINED> instruction: 0xf7ffed9a
    1354:	blmi	1c1258 <program_name@@Base+0x1ac1c4>
    1358:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    135c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1360:	andeq	r3, r1, sl, asr #26
    1364:	muleq	r1, r8, fp
    1368:	andeq	r0, r0, r0, ror #1
    136c:			; <UNDEFINED> instruction: 0x00013cb6
    1370:	andeq	r3, r1, sl, lsr #26
    1374:	svclt	0x0000e7c4
    1378:			; <UNDEFINED> instruction: 0x46064a79
    137c:	ldrbtmi	r4, [sl], #-2937	; 0xfffff487
    1380:	strlt	r4, [r0, #3193]	; 0xc79
    1384:	ldmpl	r3, {r4, r7, ip, sp, pc}^
    1388:	ldmdavs	fp, {r2, r3, r4, r5, r6, sl, lr}
    138c:			; <UNDEFINED> instruction: 0xf04f930f
    1390:	orrslt	r0, r8, r0, lsl #6
    1394:	andcs	r4, r5, #119808	; 0x1d400
    1398:	andcs	r4, r0, r5, ror r9
    139c:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    13a0:			; <UNDEFINED> instruction: 0xf7ff681d
    13a4:	blmi	1cfca54 <program_name@@Base+0x1ce79c0>
    13a8:	stmiapl	r3!, {r0, r8, sp}^
    13ac:			; <UNDEFINED> instruction: 0x4602681b
    13b0:			; <UNDEFINED> instruction: 0xf7ff4628
    13b4:			; <UNDEFINED> instruction: 0x4630ee50
    13b8:	mrc	7, 0, APSR_nzcv, cr0, cr15, {7}
    13bc:	andcs	r4, r5, #1802240	; 0x1b8000
    13c0:	svcge	0x00014d6e
    13c4:			; <UNDEFINED> instruction: 0xf7ff4479
    13c8:	blmi	1abca30 <program_name@@Base+0x1aa799c>
    13cc:	stmiapl	r3!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    13d0:			; <UNDEFINED> instruction: 0x4601681a
    13d4:			; <UNDEFINED> instruction: 0xf7ff2001
    13d8:	stmdbmi	r9!, {r4, r5, r9, sl, fp, sp, lr, pc}^
    13dc:	ldrtmi	r2, [r0], -r5, lsl #4
    13e0:			; <UNDEFINED> instruction: 0xf7ff4479
    13e4:	blmi	19fca14 <program_name@@Base+0x19e7980>
    13e8:	stmdavs	r1!, {r2, r5, r6, r7, fp, ip, lr}
    13ec:	ldc	7, cr15, [r8, #-1020]!	; 0xfffffc04
    13f0:	andcs	r4, r5, #1654784	; 0x194000
    13f4:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    13f8:	ldcl	7, cr15, [lr, #-1020]!	; 0xfffffc04
    13fc:			; <UNDEFINED> instruction: 0xf7ff6821
    1400:	stmdbmi	r2!, {r4, r5, r8, sl, fp, sp, lr, pc}^
    1404:	ldrtmi	r2, [r0], -r5, lsl #4
    1408:			; <UNDEFINED> instruction: 0xf7ff4479
    140c:	stmdavs	r1!, {r1, r2, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    1410:	stc	7, cr15, [r6, #-1020]!	; 0xfffffc04
    1414:	andcs	r4, r5, #1540096	; 0x178000
    1418:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    141c:	stcl	7, cr15, [ip, #-1020]!	; 0xfffffc04
    1420:			; <UNDEFINED> instruction: 0xf7ff6821
    1424:	stcgt	13, cr14, [pc, #-120]	; 13b4 <__assert_fail@plt+0x2e0>
    1428:	strgt	r4, [pc], #-1596	; 1430 <__assert_fail@plt+0x35c>
    142c:			; <UNDEFINED> instruction: 0xf8ddcd0f
    1430:	strgt	ip, [pc], #-4	; 1438 <__assert_fail@plt+0x364>
    1434:	strgt	ip, [pc], #-3343	; 143c <__assert_fail@plt+0x368>
    1438:	muleq	r3, r5, r8
    143c:	andeq	lr, r3, r4, lsl #17
    1440:	svceq	0x0000f1bc
    1444:	ldclmi	0, cr13, [r3, #-52]	; 0xffffffcc
    1448:	and	r4, r4, sp, ror r4
    144c:	svcgt	0x0008f857
    1450:	svceq	0x0000f1bc
    1454:	strbtmi	sp, [r1], -r5
    1458:			; <UNDEFINED> instruction: 0xf7ff4628
    145c:	stmdacs	r0, {r1, r2, r3, r8, sl, fp, sp, lr, pc}
    1460:	ldmdavs	ip!, {r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    1464:	sfmcs	f2, 4, [r0], {5}
    1468:	stmdbmi	fp, {r0, r1, r2, r4, r5, ip, lr, pc}^
    146c:	ldrbtmi	r2, [r9], #-0
    1470:	stcl	7, cr15, [r2, #-1020]	; 0xfffffc04
    1474:	bmi	12941a0 <program_name@@Base+0x127f10c>
    1478:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    147c:	andcs	r4, r1, r1, lsl #12
    1480:	ldcl	7, cr15, [sl, #1020]	; 0x3fc
    1484:	andcs	r2, r5, r0, lsl #2
    1488:	ldcl	7, cr15, [sl, #1020]!	; 0x3fc
    148c:	stmdbmi	r5, {r4, r5, r8, ip, sp, pc}^
    1490:	ldrbtmi	r2, [r9], #-515	; 0xfffffdfd
    1494:	mrc	7, 0, APSR_nzcv, cr2, cr15, {7}
    1498:	cmple	r1, r0, lsl #16
    149c:	andcs	r4, r5, #1081344	; 0x108000
    14a0:	stclmi	0, cr2, [r2, #-0]
    14a4:			; <UNDEFINED> instruction: 0xf7ff4479
    14a8:	ldrbtmi	lr, [sp], #-3368	; 0xfffff2d8
    14ac:	strtmi	r4, [fp], -r0, asr #20
    14b0:			; <UNDEFINED> instruction: 0x4601447a
    14b4:			; <UNDEFINED> instruction: 0xf7ff2001
    14b8:	ldmdbmi	lr!, {r6, r7, r8, sl, fp, sp, lr, pc}
    14bc:	andcs	r2, r0, r5, lsl #4
    14c0:			; <UNDEFINED> instruction: 0xf7ff4479
    14c4:	adcmi	lr, ip, #1664	; 0x680
    14c8:	suble	r4, r6, r1, lsl #12
    14cc:	ldrbtmi	r4, [fp], #-2874	; 0xfffff4c6
    14d0:	andcs	r4, r1, r2, lsr #12
    14d4:	ldc	7, cr15, [r0, #1020]!	; 0x3fc
    14d8:	ldmdbmi	r8!, {r0, r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}
    14dc:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    14e0:	stc	7, cr15, [sl, #-1020]	; 0xfffffc04
    14e4:	bmi	dd41c4 <program_name@@Base+0xdbf130>
    14e8:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    14ec:	andcs	r4, r1, r1, lsl #12
    14f0:	stc	7, cr15, [r2, #1020]!	; 0x3fc
    14f4:	andcs	r4, r5, r1, lsr #12
    14f8:	stcl	7, cr15, [r2, #1020]	; 0x3fc
    14fc:	ldmdbmi	r2!, {r3, r5, r8, ip, sp, pc}
    1500:	ldrbtmi	r2, [r9], #-515	; 0xfffffdfd
    1504:	ldcl	7, cr15, [sl, #1020]	; 0x3fc
    1508:	ldmdbmi	r0!, {r6, r7, r8, fp, ip, sp, pc}
    150c:	andcs	r2, r0, r5, lsl #4
    1510:	ldrbtmi	r4, [r9], #-3119	; 0xfffff3d1
    1514:	ldcl	7, cr15, [r0], #1020	; 0x3fc
    1518:	bmi	b92710 <program_name@@Base+0xb7d67c>
    151c:	ldrbtmi	r4, [sl], #-1571	; 0xfffff9dd
    1520:	andcs	r4, r1, r1, lsl #12
    1524:	stc	7, cr15, [r8, #1020]	; 0x3fc
    1528:	andcs	r4, r5, #704512	; 0xac000
    152c:	ldrbtmi	r2, [r9], #-0
    1530:	stcl	7, cr15, [r2], #1020	; 0x3fc
    1534:	ldrbtmi	r4, [fp], #-2857	; 0xfffff4d7
    1538:	strb	r4, [r9, r1, lsl #12]
    153c:	ldrbtmi	r4, [ip], #-3112	; 0xfffff3d8
    1540:	andcs	r4, r5, #40, 18	; 0xa0000
    1544:	ldrbtmi	r2, [r9], #-0
    1548:	ldcl	7, cr15, [r6], {255}	; 0xff
    154c:	ldrbtmi	r4, [sl], #-2598	; 0xfffff5da
    1550:	andcs	r4, r1, r1, lsl #12
    1554:	ldcl	7, cr15, [r0, #-1020]!	; 0xfffffc04
    1558:	blmi	93b3e0 <program_name@@Base+0x92634c>
    155c:			; <UNDEFINED> instruction: 0xe7b7447b
    1560:	andeq	r3, r1, r6, asr fp
    1564:	andeq	r0, r0, r8, ror #1
    1568:	andeq	r3, r1, ip, asr #22
    156c:	strdeq	r0, [r0], -r4
    1570:	andeq	r3, r0, lr, asr #1
    1574:	andeq	r0, r0, r4, lsl r1
    1578:	ldrdeq	r3, [r0], -r0
    157c:	andeq	r3, r1, r8, lsr ip
    1580:	andeq	r3, r0, ip, asr #1
    1584:	andeq	r0, r0, r4, lsl #2
    1588:	andeq	r3, r0, r6, lsr r1
    158c:	muleq	r0, ip, r1
    1590:			; <UNDEFINED> instruction: 0x000031ba
    1594:	andeq	r3, r0, ip, lsl r0
    1598:	muleq	r0, lr, r1
    159c:	andeq	r3, r0, ip, lsr #3
    15a0:	ldrdeq	r3, [r0], -r2
    15a4:	andeq	r3, r0, sl, asr #3
    15a8:	andeq	r3, r0, r4, lsl #4
    15ac:			; <UNDEFINED> instruction: 0x00002fba
    15b0:	andeq	r3, r0, r4, ror r1
    15b4:	andeq	r3, r0, r8, lsl #4
    15b8:	andeq	r3, r0, sl, lsr #13
    15bc:	andeq	r3, r0, lr, lsr #2
    15c0:	andeq	r3, r0, ip, lsr r1
    15c4:	andeq	r3, r0, r2, ror #2
    15c8:	andeq	r3, r0, sl, asr r1
    15cc:	muleq	r0, r6, r1
    15d0:	andeq	r2, r0, ip, asr #30
    15d4:	andeq	r3, r0, r6, lsl #2
    15d8:	muleq	r0, sl, r1
    15dc:	andeq	r2, r0, sl, asr #29
    15e0:	andeq	r2, r0, r6, lsr #30
    15e4:	andeq	r3, r0, sl, lsl r1
    15e8:	andeq	r2, r0, r6, lsl pc
    15ec:	andeq	r2, r0, r4, lsr #29
    15f0:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    15f4:			; <UNDEFINED> instruction: 0x47706018
    15f8:	muleq	r1, r6, sl
    15fc:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    1600:			; <UNDEFINED> instruction: 0x47707118
    1604:	andeq	r3, r1, sl, lsl #21
    1608:	addlt	fp, r4, r0, ror r5
    160c:	blmi	7d468c <program_name@@Base+0x7bf5f8>
    1610:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    1614:			; <UNDEFINED> instruction: 0xf0026818
    1618:	strhlt	pc, [r8, #-193]	; 0xffffff3f	; <UNPREDICTABLE>
    161c:	ldrbtmi	r4, [fp], #-2844	; 0xfffff4e4
    1620:			; <UNDEFINED> instruction: 0xf7ff791e
    1624:			; <UNDEFINED> instruction: 0x4605ecf4
    1628:	stmdavs	r3, {r1, r2, r4, r6, r8, ip, sp, pc}
    162c:	tstle	r7, r0, lsr #22
    1630:	stmiapl	r3!, {r3, r4, r8, r9, fp, lr}^
    1634:			; <UNDEFINED> instruction: 0xf0026818
    1638:	stmiblt	r0, {r0, r5, r7, sl, fp, ip, sp, lr, pc}^
    163c:	ldcllt	0, cr11, [r0, #-16]!
    1640:	andcs	r4, r5, #344064	; 0x54000
    1644:	ldrbtmi	r2, [r9], #-0
    1648:	mrrc	7, 15, pc, r6, cr15	; <UNPREDICTABLE>
    164c:	ldrbtmi	r4, [fp], #-2835	; 0xfffff4ed
    1650:	ldmdavs	r8, {r1, r2, r9, sl, lr}
    1654:	stmdavs	fp!, {r7, r8, ip, sp, pc}
    1658:			; <UNDEFINED> instruction: 0xf0019303
    165c:	bmi	440908 <program_name@@Base+0x42b874>
    1660:	ldrbtmi	r9, [sl], #-2307	; 0xfffff6fd
    1664:	strmi	r9, [r3], -r0, lsl #12
    1668:			; <UNDEFINED> instruction: 0xf7ff2000
    166c:	blmi	37c894 <program_name@@Base+0x367800>
    1670:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    1674:	ldc	7, cr15, [sl], {255}	; 0xff
    1678:	ldrtmi	r4, [r3], -fp, lsl #20
    167c:	ldrbtmi	r6, [sl], #-2089	; 0xfffff7d7
    1680:	ldcl	7, cr15, [ip], #-1020	; 0xfffffc04
    1684:	svclt	0x0000e7f3
    1688:	andeq	r3, r1, r4, asr #17
    168c:	andeq	r0, r0, r4, lsl #2
    1690:	andeq	r3, r1, sl, ror #20
    1694:	strdeq	r0, [r0], -r4
    1698:	andeq	r3, r0, lr, lsr #2
    169c:	andeq	r3, r1, sl, lsr sl
    16a0:	andeq	r3, r0, lr, lsl r1
    16a4:	andeq	r0, r0, ip, lsl #2
    16a8:	andeq	r3, r0, r6, lsl #2
    16ac:	orrcs	r4, r0, r2, lsl sl
    16b0:	andcs	r4, r0, r2, lsl fp
    16b4:	ldrbtmi	fp, [sl], #-1296	; 0xfffffaf0
    16b8:	stcge	0, cr11, [r1], {162}	; 0xa2
    16bc:			; <UNDEFINED> instruction: 0x462258d3
    16c0:			; <UNDEFINED> instruction: 0x9321681b
    16c4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    16c8:	stcl	7, cr15, [ip], #1020	; 0x3fc
    16cc:	andcs	fp, r0, r0, asr r1
    16d0:	blmi	293f04 <program_name@@Base+0x27ee70>
    16d4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    16d8:	blls	85b748 <program_name@@Base+0x8466b4>
    16dc:	qaddle	r4, sl, r8
    16e0:	ldclt	0, cr11, [r0, #-136]	; 0xffffff78
    16e4:	addcs	r4, r0, r1, lsr #12
    16e8:	bl	ffebf6ec <program_name@@Base+0xffeaa658>
    16ec:	rscle	r2, lr, r0, lsl #16
    16f0:			; <UNDEFINED> instruction: 0xf7ffe7ee
    16f4:	svclt	0x0000ec08
    16f8:	andeq	r3, r1, lr, lsl r8
    16fc:	andeq	r0, r0, r8, ror #1
    1700:	andeq	r3, r1, r0, lsl #16
    1704:	blmi	893f90 <program_name@@Base+0x87eefc>
    1708:	strlt	r4, [r0, #-1146]	; 0xfffffb86
    170c:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    1710:	movwls	r6, #6171	; 0x181b
    1714:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1718:	tstlt	fp, r3, lsl #16
    171c:	stmdale	sp, {r0, r2, r3, r8, r9, fp, sp}
    1720:	stmdale	ip!, {r3, r8, r9, fp, sp}
    1724:	bmi	6c972c <program_name@@Base+0x6b4698>
    1728:	ldrbtmi	r4, [sl], #-2841	; 0xfffff4e7
    172c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1730:	subsmi	r9, sl, r1, lsl #22
    1734:	andlt	sp, r3, r8, lsr #2
    1738:	blx	13f8b6 <program_name@@Base+0x12a822>
    173c:	andsle	r2, lr, r0, lsr #22
    1740:	blcs	250408 <program_name@@Base+0x23b374>
    1744:	andcs	sp, sl, #15597568	; 0xee0000
    1748:	movwcs	r4, #1641	; 0x669
    174c:			; <UNDEFINED> instruction: 0xf7ff9300
    1750:	bls	3c888 <program_name@@Base+0x277f4>
    1754:	rscle	r2, r5, r0, lsl #20
    1758:	blcs	1f7ac <program_name@@Base+0xa718>
    175c:	blcs	375af0 <program_name@@Base+0x360a5c>
    1760:	blcs	237788 <program_name@@Base+0x2226f4>
    1764:	andcc	sp, r1, #3637248	; 0x378000
    1768:	ldmdavc	r3, {r9, ip, pc}
    176c:	sbcsle	r2, sl, r0, lsl #22
    1770:	ldmible	r6!, {r0, r2, r3, r8, r9, fp, sp}^
    1774:	rscsle	r2, r6, r0, lsr #22
    1778:	sbcsle	r2, r4, ip, lsr #22
    177c:			; <UNDEFINED> instruction: 0xf810e7d2
    1780:	blcs	1138c <version_etc_copyright@@Base+0xc80c>
    1784:	strb	sp, [sp, sl, asr #3]
    1788:	bl	fef3f78c <program_name@@Base+0xfef2a6f8>
    178c:	andeq	r3, r1, ip, asr #15
    1790:	andeq	r0, r0, r8, ror #1
    1794:	andeq	r3, r1, sl, lsr #15
    1798:	ldrlt	r2, [r8, #-2050]!	; 0xfffff7fe
    179c:	stmdacs	r1, {r2, r3, ip, lr, pc}
    17a0:	subscs	sp, r3, r3, asr #32
    17a4:	bl	fed3f7a8 <program_name@@Base+0xfed2a714>
    17a8:	strmi	r2, [r4], -r1, lsl #16
    17ac:	stccs	0, cr13, [r1], {40}	; 0x28
    17b0:	svclt	0x00b84620
    17b4:	ldclt	0, cr2, [r8, #-4]!
    17b8:	ldrbtmi	r4, [r8], #-2077	; 0xfffff7e3
    17bc:	bl	ff93f7c0 <program_name@@Base+0xff92a72c>
    17c0:			; <UNDEFINED> instruction: 0xf7ffb348
    17c4:			; <UNDEFINED> instruction: 0xf04fff9f
    17c8:			; <UNDEFINED> instruction: 0x460534ff
    17cc:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
    17d0:	bl	ff6bf7d4 <program_name@@Base+0xff6aa740>
    17d4:			; <UNDEFINED> instruction: 0xf7ffb128
    17d8:	mcrne	15, 0, pc, cr4, cr5, {4}	; <UNPREDICTABLE>
    17dc:			; <UNDEFINED> instruction: 0xf04fbf08
    17e0:	ldmiblt	sp, {r0, r1, r2, r3, r4, r5, r6, r7, sl, ip, sp}
    17e4:			; <UNDEFINED> instruction: 0xff62f7ff
    17e8:	adcmi	fp, r0, #24, 2
    17ec:	strtmi	fp, [r0], -r8, lsr #30
    17f0:	subscs	fp, r4, r8, lsr sp
    17f4:	bl	fe33f7f8 <program_name@@Base+0xfe32a764>
    17f8:	ldclle	8, cr2, [r6]
    17fc:	ldclt	0, cr2, [r8, #-4]!
    1800:			; <UNDEFINED> instruction: 0xff54f7ff
    1804:	rscsle	r2, r9, r0, lsl #16
    1808:	ldrb	r4, [r0, r4, lsl #12]
    180c:	strtmi	r4, [r0], -ip, lsr #5
    1810:	strtmi	fp, [r8], -r8, lsr #30
    1814:	stmdami	r8, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    1818:			; <UNDEFINED> instruction: 0xf7ff4478
    181c:			; <UNDEFINED> instruction: 0xb120ebb6
    1820:			; <UNDEFINED> instruction: 0xff70f7ff
    1824:	stmdacs	r0, {r2, r9, sl, lr}
    1828:			; <UNDEFINED> instruction: 0xf04fd1dc
    182c:			; <UNDEFINED> instruction: 0xe7d934ff
    1830:	andeq	r2, r0, lr, asr #31
    1834:	andeq	r2, r0, sl, asr #31
    1838:	andeq	r2, r0, r0, lsl #31
    183c:	mrcmi	5, 0, fp, cr10, cr8, {7}
    1840:	teqlt	r0, #2113929216	; 0x7e000000
    1844:	strmi	r2, [r4], -pc, lsr #2
    1848:	stc	7, cr15, [r0], #-1020	; 0xfffffc04
    184c:			; <UNDEFINED> instruction: 0xb1b84605
    1850:	blne	ec8974 <program_name@@Base+0xeb38e0>
    1854:	vldrle	d2, [r3, #-24]	; 0xffffffe8
    1858:	stmdacc	r6, {r2, r4, r8, fp, lr}
    185c:	ldrbtmi	r2, [r9], #-519	; 0xfffffdf9
    1860:	stc	7, cr15, [ip], #-1020	; 0xfffffc04
    1864:	stmdavc	fp!, {r5, r6, r8, fp, ip, sp, pc}^
    1868:	tstle	r0, ip, ror #22
    186c:	blcs	1d1fa60 <program_name@@Base+0x1d0a9cc>
    1870:	ldmvc	fp!, {r0, r2, r3, r8, ip, lr, pc}
    1874:	tstle	sl, sp, lsr #22
    1878:	fstmdbxne	ip!, {d4-d9}	;@ Deprecated
    187c:			; <UNDEFINED> instruction: 0x601c58f3
    1880:	blmi	3540b8 <program_name@@Base+0x33f024>
    1884:	andsvs	r4, r4, sl, ror r4
    1888:			; <UNDEFINED> instruction: 0x601c58f3
    188c:			; <UNDEFINED> instruction: 0x463cbdf8
    1890:	blmi	2bb870 <program_name@@Base+0x2a67dc>
    1894:	stmdami	sl, {r0, r1, r2, r4, r5, r9, sp}
    1898:	ldmpl	r3!, {r0, r8, sp}^
    189c:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    18a0:	bl	13bf8a4 <program_name@@Base+0x13aa810>
    18a4:	ldc	7, cr15, [r0], {255}	; 0xff
    18a8:	muleq	r1, r4, r6
    18ac:	andeq	r2, r0, r6, lsl #31
    18b0:	andeq	r0, r0, ip, lsl r1
    18b4:	andeq	r3, r1, ip, lsl #16
    18b8:	andeq	r0, r0, r0, lsl r1
    18bc:	strdeq	r0, [r0], -r4
    18c0:	andeq	r2, r0, r0, lsl pc
    18c4:	eorscs	fp, r0, #56, 10	; 0xe000000
    18c8:	tstcs	r0, sp, lsl #12
    18cc:			; <UNDEFINED> instruction: 0xf7ff4604
    18d0:	vstrcs	d14, [sl, #-696]	; 0xfffffd48
    18d4:	strtmi	sp, [r0], -r2
    18d8:	ldclt	0, cr6, [r8, #-148]!	; 0xffffff6c
    18dc:	bl	ffd3f8e0 <program_name@@Base+0xffd2a84c>
    18e0:	andcs	fp, r5, #112, 10	; 0x1c000000
    18e4:	strmi	r4, [lr], -r5, lsl #12
    18e8:	andcs	r4, r0, r1, lsl #12
    18ec:	bl	13f8f0 <program_name@@Base+0x12a85c>
    18f0:	strmi	r4, [r4], -r5, lsl #5
    18f4:	strtmi	sp, [r0], -r1
    18f8:			; <UNDEFINED> instruction: 0xf002bd70
    18fc:	stmdavc	r3, {r0, r3, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    1900:	nopeq	{35}	; 0x23
    1904:	tstle	r7, r5, asr fp
    1908:			; <UNDEFINED> instruction: 0xf0237843
    190c:	blcs	1502594 <program_name@@Base+0x14ed500>
    1910:	stmvc	r3, {r4, r5, r8, ip, lr, pc}
    1914:	nopeq	{35}	; 0x23
    1918:			; <UNDEFINED> instruction: 0xd12b2b46
    191c:	blcs	b5fc30 <program_name@@Base+0xb4ab9c>
    1920:	stmdbvc	r3, {r3, r5, r8, ip, lr, pc}
    1924:			; <UNDEFINED> instruction: 0xd1252b38
    1928:	bllt	6dfe3c <program_name@@Base+0x6cada8>
    192c:	blcs	181f9c0 <program_name@@Base+0x180a92c>
    1930:	ldcmi	0, cr13, [r8], {41}	; 0x29
    1934:			; <UNDEFINED> instruction: 0xe7de447c
    1938:	tstle	fp, r7, asr #22
    193c:			; <UNDEFINED> instruction: 0xf0237843
    1940:	blcs	10825c8 <program_name@@Base+0x106d534>
    1944:	stmvc	r3, {r1, r2, r4, r8, ip, lr, pc}
    1948:	tstle	r3, r1, lsr fp
    194c:	blcs	e1fc60 <program_name@@Base+0xe0abcc>
    1950:	stmdbvc	r3, {r4, r8, ip, lr, pc}
    1954:	tstle	sp, r0, lsr fp
    1958:	blcs	cdfe6c <program_name@@Base+0xccadd8>
    195c:	stmibvc	r3, {r1, r3, r8, ip, lr, pc}
    1960:	tstle	r7, r0, lsr fp
    1964:	stmdblt	fp!, {r0, r1, r6, r7, r8, fp, ip, sp, lr}
    1968:	blcs	181f9fc <program_name@@Base+0x180a968>
    196c:	stcmi	0, cr13, [sl], {14}
    1970:			; <UNDEFINED> instruction: 0xe7c0447c
    1974:	andle	r2, r3, r9, lsl #28
    1978:	ldrbtmi	r4, [ip], #-3080	; 0xfffff3f8
    197c:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    1980:	ldrbtmi	r4, [ip], #-3079	; 0xfffff3f9
    1984:	stcmi	7, cr14, [r7], {183}	; 0xb7
    1988:			; <UNDEFINED> instruction: 0xe7b4447c
    198c:	ldrbtmi	r4, [ip], #-3078	; 0xfffff3fa
    1990:	svclt	0x0000e7b1
    1994:			; <UNDEFINED> instruction: 0x00002ebc
    1998:	andeq	r2, r0, r4, lsl #29
    199c:	andeq	r2, r0, r6, lsl #29
    19a0:	andeq	r2, r0, sl, ror #28
    19a4:	andeq	r2, r0, r4, ror lr
    19a8:	andeq	r2, r0, sl, ror #28
    19ac:	svcmi	0x00f0e92d
    19b0:	stc	6, cr4, [sp, #-520]!	; 0xfffffdf8
    19b4:	strmi	r8, [r9], r2, lsl #22
    19b8:	stmib	sp, {r0, r2, r3, r4, r7, ip, sp, pc}^
    19bc:			; <UNDEFINED> instruction: 0xf8df3206
    19c0:			; <UNDEFINED> instruction: 0xf8df2bfc
    19c4:	ldrbtmi	r3, [sl], #-3068	; 0xfffff404
    19c8:	ldrdhi	pc, [r0], sp	; <UNPREDICTABLE>
    19cc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    19d0:			; <UNDEFINED> instruction: 0xf04f931b
    19d4:	blls	a825dc <program_name@@Base+0xa6d548>
    19d8:	blls	ae6618 <program_name@@Base+0xad1584>
    19dc:	blls	a66630 <program_name@@Base+0xa5159c>
    19e0:	streq	pc, [r2], #-3
    19e4:	tstls	r2, #44, 22	; 0xb000
    19e8:	b	fedbf9ec <program_name@@Base+0xfedaa958>
    19ec:			; <UNDEFINED> instruction: 0xf3c39b29
    19f0:	movwls	r0, #37696	; 0x9340
    19f4:			; <UNDEFINED> instruction: 0xf1b8900f
    19f8:	vmax.f32	d0, d1, d10
    19fc:	ldm	pc, {r0, r2, r3, r5, pc}^	; <UNPREDICTABLE>
    1a00:	rsbseq	pc, r1, #24
    1a04:	adceq	r0, r4, #-268435449	; 0xf0000007
    1a08:	andseq	r0, lr, #536870921	; 0x20000009
    1a0c:	subseq	r0, r2, #-1879048189	; 0x90000003
    1a10:	andeq	r0, fp, r4, ror #4
    1a14:	andeq	r0, fp, fp
    1a18:	svceq	0x000af1b8
    1a1c:			; <UNDEFINED> instruction: 0xf8dfd00e
    1a20:	strbmi	r0, [r1], -r4, lsr #23
    1a24:			; <UNDEFINED> instruction: 0xf7ff4478
    1a28:			; <UNDEFINED> instruction: 0x4641ff5b
    1a2c:			; <UNDEFINED> instruction: 0xf8df4603
    1a30:	tstls	r3, #152, 22	; 0x26000
    1a34:			; <UNDEFINED> instruction: 0xf7ff4478
    1a38:	andsls	pc, r2, r3, asr pc	; <UNPREDICTABLE>
    1a3c:	bleq	3db80 <program_name@@Base+0x28aec>
    1a40:			; <UNDEFINED> instruction: 0xf0002c00
    1a44:	ldcls	7, cr8, [r2, #-176]	; 0xffffff50
    1a48:	strls	r2, [r8], #-1025	; 0xfffffbff
    1a4c:	cfmadd32	mvax1, mvfx4, mvfx8, mvfx8
    1a50:			; <UNDEFINED> instruction: 0xf7ff5a10
    1a54:	movwcs	lr, #2768	; 0xad0
    1a58:	stmib	sp, {r4, r8, r9, ip, pc}^
    1a5c:	tstls	r1, #671088640	; 0x28000000
    1a60:	strcs	r9, [r0, -sp]
    1a64:	movwcc	r9, #6918	; 0x1b06
    1a68:	tsthi	r0, r0	; <UNPREDICTABLE>
    1a6c:	blne	ff76868c <program_name@@Base+0xff7535f8>
    1a70:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
    1a74:			; <UNDEFINED> instruction: 0xf0002d00
    1a78:	blls	2a1ec4 <program_name@@Base+0x28ce30>
    1a7c:			; <UNDEFINED> instruction: 0xf1b89807
    1a80:	svclt	0x000c0f02
    1a84:			; <UNDEFINED> instruction: 0xf0032300
    1a88:	ldrmi	r0, [lr], -r1, lsl #6
    1a8c:	movwls	r1, #51651	; 0xc9c3
    1a90:			; <UNDEFINED> instruction: 0xf0002e00
    1a94:	bls	36272c <program_name@@Base+0x34d698>
    1a98:			; <UNDEFINED> instruction: 0xf0002a00
    1a9c:	blls	1a2bfc <program_name@@Base+0x18db68>
    1aa0:	bl	1cc2ac <program_name@@Base+0x1b7218>
    1aa4:	ldrmi	r0, [r1], -r2, lsl #8
    1aa8:	mvnscc	pc, #-1073741784	; 0xc0000028
    1aac:			; <UNDEFINED> instruction: 0xf383fab3
    1ab0:	cmpne	r3, #323584	; 0x4f000
    1ab4:	movwcs	fp, #3992	; 0xf98
    1ab8:			; <UNDEFINED> instruction: 0xf7ffb113
    1abc:	mulls	r6, ip, sl
    1ac0:	addsmi	r9, ip, #6144	; 0x1800
    1ac4:	strbhi	pc, [r1], #-512	; 0xfffffe00	; <UNPREDICTABLE>
    1ac8:	bne	43d330 <program_name@@Base+0x42829c>
    1acc:	stmdals	ip, {r0, r2, r3, r9, fp, ip, pc}
    1ad0:	b	33fad4 <program_name@@Base+0x32aa40>
    1ad4:			; <UNDEFINED> instruction: 0xf0402800
    1ad8:	blls	262bc0 <program_name@@Base+0x24db2c>
    1adc:			; <UNDEFINED> instruction: 0xf0402b00
    1ae0:	blls	3225f4 <program_name@@Base+0x30d560>
    1ae4:	ldclcs	8, cr7, [lr], #-112	; 0xffffff90
    1ae8:	cmnhi	pc, r0, lsl #4	; <UNPREDICTABLE>
    1aec:			; <UNDEFINED> instruction: 0xf014e8df
    1af0:	cmneq	sp, r8, lsl r1
    1af4:	cmneq	sp, sp, ror r1
    1af8:	cmneq	sp, sp, ror r1
    1afc:	rsceq	r0, ip, #1073741855	; 0x4000001f
    1b00:	adceq	r0, fp, #224, 4
    1b04:	rscseq	r0, r5, #-536870898	; 0xe000000e
    1b08:	rscseq	r0, r1, #805306383	; 0x3000000f
    1b0c:	cmneq	sp, sp, ror r1
    1b10:	cmneq	sp, sp, ror r1
    1b14:	cmneq	sp, sp, ror r1
    1b18:	cmneq	sp, sp, ror r1
    1b1c:	cmneq	sp, sp, ror r1
    1b20:	cmneq	sp, sp, ror r1
    1b24:	cmneq	sp, sp, ror r1
    1b28:	cmneq	sp, sp, ror r1
    1b2c:	cmneq	sp, sp, ror r1
    1b30:	ldrsbeq	r0, [r9, #-101]!	; 0xffffff9b
    1b34:			; <UNDEFINED> instruction: 0x06d30179
    1b38:	rsbseq	r0, pc, r9, ror r1	; <UNPREDICTABLE>
    1b3c:	rsbseq	r0, ip, #1073741854	; 0x4000001e
    1b40:	cmneq	r9, r9, ror r1
    1b44:	rsbseq	r0, pc, r9, ror r1	; <UNPREDICTABLE>
    1b48:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    1b4c:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    1b50:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    1b54:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    1b58:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    1b5c:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    1b60:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    1b64:	cmneq	r9, pc, ror r0
    1b68:	cmneq	r9, r9, ror r1
    1b6c:	rsbeq	r0, r3, #1073741854	; 0x4000001e
    1b70:	rsbseq	r0, pc, sp, ror r1	; <UNPREDICTABLE>
    1b74:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    1b78:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    1b7c:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    1b80:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    1b84:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    1b88:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    1b8c:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    1b90:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    1b94:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    1b98:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    1b9c:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    1ba0:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    1ba4:	cmneq	r9, pc, ror r0
    1ba8:	rsbseq	r0, pc, r7, asr #4
    1bac:	rsbseq	r0, pc, r9, ror r1	; <UNPREDICTABLE>
    1bb0:	rsbseq	r0, pc, r9, ror r1	; <UNPREDICTABLE>
    1bb4:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    1bb8:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    1bbc:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    1bc0:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    1bc4:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    1bc8:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    1bcc:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    1bd0:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    1bd4:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    1bd8:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    1bdc:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    1be0:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
    1be4:	eorseq	r0, r3, #127	; 0x7f
    1be8:	eorseq	r0, r3, #1073741854	; 0x4000001e
    1bec:			; <UNDEFINED> instruction: 0x463206d3
    1bf0:	movwcs	r4, #1589	; 0x635
    1bf4:	stmdals	lr, {r1, r2, r4, r9, sl, lr}
    1bf8:			; <UNDEFINED> instruction: 0xf0002800
    1bfc:	vshr.u64	q12, <illegal reg q2.5>, #60
    1c00:			; <UNDEFINED> instruction: 0xf0041147
    1c04:			; <UNDEFINED> instruction: 0xf850021f
    1c08:	blx	845c94 <program_name@@Base+0x830c00>
    1c0c:	ldrbeq	pc, [r2, r2, lsl #4]	; <UNPREDICTABLE>
    1c10:	sbchi	pc, sl, r0, asr #2
    1c14:	movweq	pc, #8616	; 0x21a8	; <UNPREDICTABLE>
    1c18:	blx	fece8444 <program_name@@Base+0xfecd33b0>
    1c1c:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    1c20:			; <UNDEFINED> instruction: 0xf0402a00
    1c24:	bls	2e337c <program_name@@Base+0x2ce2e8>
    1c28:	andeq	pc, r1, #130	; 0x82
    1c2c:	andsle	r4, r5, r3, lsl r0
    1c30:	movwls	r4, #46553	; 0xb5d9
    1c34:	eorcs	fp, r7, #132, 30	; 0x210
    1c38:	andcs	pc, fp, sl, lsl #16
    1c3c:	andeq	pc, r1, #-1073741822	; 0xc0000002
    1c40:	svclt	0x00844591
    1c44:			; <UNDEFINED> instruction: 0xf80a2124
    1c48:			; <UNDEFINED> instruction: 0xf10b1002
    1c4c:			; <UNDEFINED> instruction: 0xf10b0202
    1c50:	ldrmi	r0, [r1, #2819]	; 0xb03
    1c54:	smlawbcs	r7, r4, pc, fp	; <UNPREDICTABLE>
    1c58:	andne	pc, r2, sl, lsl #16
    1c5c:			; <UNDEFINED> instruction: 0xf10745d9
    1c60:	svclt	0x00840701
    1c64:			; <UNDEFINED> instruction: 0xf80a235c
    1c68:			; <UNDEFINED> instruction: 0xf10b300b
    1c6c:	blls	204878 <program_name@@Base+0x1ef7e4>
    1c70:	svclt	0x003845cb
    1c74:	andmi	pc, fp, sl, lsl #16
    1c78:			; <UNDEFINED> instruction: 0xf10b2d00
    1c7c:	svclt	0x00080b01
    1c80:	movwls	r2, #33536	; 0x8300
    1c84:	movwcc	r9, #6918	; 0x1b06
    1c88:	mrcge	4, 7, APSR_nzcv, cr0, cr15, {3}
    1c8c:	vldrpl	d25, [sp, #28]
    1c90:	svclt	0x00183d00
    1c94:	cfstr32cs	mvfx2, [r0, #-4]
    1c98:	mcrge	4, 7, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
    1c9c:	andeq	pc, r2, #168, 2	; 0x2a
    1ca0:	blx	feca80cc <program_name@@Base+0xfec93038>
    1ca4:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
    1ca8:	movweq	lr, #6658	; 0x1a02
    1cac:	svceq	0x0000f1bb
    1cb0:	movwcs	fp, #3864	; 0xf18
    1cb4:			; <UNDEFINED> instruction: 0xf0402b00
    1cb8:			; <UNDEFINED> instruction: 0xf08181d0
    1cbc:	andsmi	r0, sl, r1, lsl #6
    1cc0:	ldrbthi	pc, [r2], -r0	; <UNPREDICTABLE>
    1cc4:	blcs	2890c <program_name@@Base+0x13878>
    1cc8:	strbthi	pc, [pc], -r0	; <UNPREDICTABLE>
    1ccc:	blcs	288f4 <program_name@@Base+0x13860>
    1cd0:	ldrhi	pc, [r4], r0, asr #32
    1cd4:	bls	428920 <program_name@@Base+0x41388c>
    1cd8:	svclt	0x00183b00
    1cdc:			; <UNDEFINED> instruction: 0xf1b92301
    1ce0:	svclt	0x00180f00
    1ce4:	blcs	a8ec <version_etc_copyright@@Base+0x5d6c>
    1ce8:	ldrbhi	pc, [pc], -r0	; <UNPREDICTABLE>
    1cec:			; <UNDEFINED> instruction: 0xf8dd9a11
    1cf0:	tstcs	r1, r4, asr #32
    1cf4:	andscc	lr, r0, #3358720	; 0x334000
    1cf8:			; <UNDEFINED> instruction: 0xf88a2327
    1cfc:	andcs	r3, r0, #0
    1d00:	stmiacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1d04:			; <UNDEFINED> instruction: 0xf04f468b
    1d08:	tstls	sp, r2, lsl #16
    1d0c:	andls	r4, r9, #2063597568	; 0x7b000000
    1d10:	bcc	43d538 <program_name@@Base+0x4284a4>
    1d14:	blls	27b7b0 <program_name@@Base+0x26671c>
    1d18:			; <UNDEFINED> instruction: 0xf0402b00
    1d1c:	ldrmi	r8, [lr], -r7, ror #12
    1d20:	andeq	pc, r2, #168, 2	; 0x2a
    1d24:	blx	feca8958 <program_name@@Base+0xfec938c4>
    1d28:			; <UNDEFINED> instruction: 0xf083f282
    1d2c:	ldmdbeq	r2, {r0, r8, r9}^
    1d30:			; <UNDEFINED> instruction: 0xf0004013
    1d34:	ldrbmi	r8, [r9, #1360]	; 0x550
    1d38:	smlawbcs	r7, r4, pc, fp	; <UNPREDICTABLE>
    1d3c:	andne	pc, fp, sl, lsl #16
    1d40:	tsteq	r1, fp, lsl #2	; <UNPREDICTABLE>
    1d44:	svclt	0x00844589
    1d48:			; <UNDEFINED> instruction: 0xf80a2024
    1d4c:			; <UNDEFINED> instruction: 0xf10b0001
    1d50:	strmi	r0, [r9, #258]	; 0x102
    1d54:	eorcs	fp, r7, r4, lsl #31
    1d58:	andeq	pc, r1, sl, lsl #16
    1d5c:	tsteq	r3, fp, lsl #2	; <UNPREDICTABLE>
    1d60:	vrshl.s8	d20, d9, d16
    1d64:	pkhtbmi	r8, fp, r2, asr #10
    1d68:	movwls	r4, #46681	; 0xb659
    1d6c:			; <UNDEFINED> instruction: 0xf80a235c
    1d70:			; <UNDEFINED> instruction: 0xf1b8300b
    1d74:			; <UNDEFINED> instruction: 0xf10b0f02
    1d78:			; <UNDEFINED> instruction: 0xf0000b01
    1d7c:	stmdals	r6, {r2, r4, r5, r6, r8, sl, pc}
    1d80:	addmi	r1, r3, #31488	; 0x7b00
    1d84:	stmdals	r7, {r0, r2, r9, ip, lr, pc}
    1d88:	blcc	c1909c <program_name@@Base+0xc04008>
    1d8c:	vqdmulh.s<illegal width 8>	d18, d0, d9
    1d90:	ldrtcs	r8, [r0], #-1393	; 0xfffffa8f
    1d94:			; <UNDEFINED> instruction: 0xf0839b0a
    1d98:	tstmi	sl, #67108864	; 0x4000000
    1d9c:	svclt	0x0008462b
    1da0:			; <UNDEFINED> instruction: 0xf43f4615
    1da4:	strcs	sl, [r0, #-3880]	; 0xfffff0d8
    1da8:			; <UNDEFINED> instruction: 0xf47f2e00
    1dac:	bls	2eda80 <program_name@@Base+0x2d89ec>
    1db0:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
    1db4:	andsmi	r3, r3, r1, lsl #14
    1db8:	blcs	2e92c <program_name@@Base+0x19898>
    1dbc:	svcge	0x0057f43f
    1dc0:	svclt	0x008445d9
    1dc4:			; <UNDEFINED> instruction: 0xf80a2327
    1dc8:			; <UNDEFINED> instruction: 0xf10b300b
    1dcc:			; <UNDEFINED> instruction: 0xf10b0301
    1dd0:	ldrmi	r0, [r9, #2818]	; 0xb02
    1dd4:	eorcs	fp, r7, #132, 30	; 0x210
    1dd8:	andcs	pc, r3, sl, lsl #16
    1ddc:	movwls	r2, #45824	; 0xb300
    1de0:	ldrtmi	lr, [r2], -r5, asr #14
    1de4:	str	r2, [r3, -r0, lsl #12]
    1de8:	blls	3cb5f0 <program_name@@Base+0x3b655c>
    1dec:			; <UNDEFINED> instruction: 0xf0402b01
    1df0:			; <UNDEFINED> instruction: 0xf7ff83fb
    1df4:	eorlt	lr, r3, #15597568	; 0xee0000
    1df8:	stmdavs	r2, {r0, r1, r2, r3, r8, fp, ip, pc}
    1dfc:	andscc	pc, r3, r2, lsr r8	; <UNPREDICTABLE>
    1e00:	orrmi	pc, r0, #50331648	; 0x3000000
    1e04:	blls	28ca0c <program_name@@Base+0x277978>
    1e08:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
    1e0c:	andeq	pc, r1, #3
    1e10:	strcs	fp, [r0, #-3852]	; 0xfffff0f4
    1e14:	bcs	a61c <version_etc_copyright@@Base+0x5a9c>
    1e18:	ldrbthi	pc, [r0], #64	; 0x40	; <UNPREDICTABLE>
    1e1c:	movweq	pc, #8616	; 0x21a8	; <UNPREDICTABLE>
    1e20:			; <UNDEFINED> instruction: 0xf383fab3
    1e24:	bls	284398 <program_name@@Base+0x26f304>
    1e28:	andeq	pc, r1, #130	; 0x82
    1e2c:			; <UNDEFINED> instruction: 0xf43f4313
    1e30:	blls	26d9c0 <program_name@@Base+0x25892c>
    1e34:			; <UNDEFINED> instruction: 0xf0002b00
    1e38:	movwcs	r8, #187	; 0xbb
    1e3c:	stccs	6, cr14, [r0], {219}	; 0xdb
    1e40:	ldrbthi	pc, [pc], #64	; 1e48 <__assert_fail@plt+0xd74>	; <UNPREDICTABLE>
    1e44:	movwls	r2, #41729	; 0xa301
    1e48:	svceq	0x0000f1b9
    1e4c:	strbhi	pc, [r9, #64]!	; 0x40	; <UNPREDICTABLE>
    1e50:			; <UNDEFINED> instruction: 0x377cf8df
    1e54:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1e58:	ldmdbls	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    1e5c:			; <UNDEFINED> instruction: 0xf8cd447b
    1e60:			; <UNDEFINED> instruction: 0xf8cd902c
    1e64:	cdp	0, 0, cr9, cr8, cr4, {1}
    1e68:	movwcs	r3, #6672	; 0x1a10
    1e6c:	movwls	r4, #34459	; 0x869b
    1e70:	ldrb	r9, [r6, #781]!	; 0x30d
    1e74:			; <UNDEFINED> instruction: 0xf0402c00
    1e78:			; <UNDEFINED> instruction: 0xf1b98587
    1e7c:			; <UNDEFINED> instruction: 0xf0000f00
    1e80:	movwcs	r8, #5325	; 0x14cd
    1e84:	ldrmi	r9, [fp], r8, lsl #6
    1e88:	movwmi	lr, #39373	; 0x99cd
    1e8c:			; <UNDEFINED> instruction: 0x2322930d
    1e90:	andcc	pc, r0, sl, lsl #17
    1e94:			; <UNDEFINED> instruction: 0x373cf8df
    1e98:	ldrbtmi	r9, [fp], #-1040	; 0xfffffbf0
    1e9c:	ldrls	r9, [r1], #-1035	; 0xfffffbf5
    1ea0:	bcc	43d6c8 <program_name@@Base+0x428634>
    1ea4:	movwcs	lr, #5597	; 0x15dd
    1ea8:	stmib	sp, {r3, r8, r9, ip, pc}^
    1eac:	andcs	r3, r0, #603979776	; 0x24000000
    1eb0:	ldrmi	r9, [r3], sp, lsl #6
    1eb4:			; <UNDEFINED> instruction: 0x3720f8df
    1eb8:	stmdaeq	r5, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1ebc:	ldrbtmi	r9, [fp], #-528	; 0xfffffdf0
    1ec0:	andsls	r9, r1, #-1342177280	; 0xb0000000
    1ec4:	bcc	43d6ec <program_name@@Base+0x428658>
    1ec8:	movwcs	lr, #1483	; 0x5cb
    1ecc:	cdp	2, 0, cr2, cr8, cr1, {0}
    1ed0:			; <UNDEFINED> instruction: 0x469b3a10
    1ed4:	tstls	r0, #8, 4	; 0x80000000
    1ed8:	movwcs	lr, #43469	; 0xa9cd
    1edc:	movwls	r9, #37649	; 0x9311
    1ee0:	ldr	r9, [lr, #781]!	; 0x30d
    1ee4:	strbmi	r2, [r3], r0, lsl #6
    1ee8:	bcc	43d710 <program_name@@Base+0x42867c>
    1eec:	ldmdacc	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    1ef0:	stmib	sp, {r0, r1, r3, r8, r9, ip, pc}^
    1ef4:	movwcs	r3, #4873	; 0x1309
    1ef8:	eorshi	pc, r4, sp, asr #17
    1efc:	ldr	r9, [r0, #776]!	; 0x308
    1f00:	tstls	r0, #0, 6
    1f04:	movwls	r4, #46747	; 0xb69b
    1f08:	andcs	r9, r1, #1140850688	; 0x44000000
    1f0c:			; <UNDEFINED> instruction: 0xf8df930a
    1f10:			; <UNDEFINED> instruction: 0xf8cd36cc
    1f14:			; <UNDEFINED> instruction: 0xf04f8034
    1f18:	ldrbtmi	r0, [fp], #-2050	; 0xfffff7fe
    1f1c:	andls	r9, r9, #8, 4	; 0x80000000
    1f20:	bcc	43d748 <program_name@@Base+0x4286b4>
    1f24:	movwcs	lr, #5533	; 0x159d
    1f28:	stmib	sp, {r3, r8, r9, ip, pc}^
    1f2c:	andcs	r3, r0, #603979776	; 0x24000000
    1f30:	ldrmi	r9, [r3], sp, lsl #6
    1f34:	ssatcc	pc, #9, pc, asr #17	; <UNPREDICTABLE>
    1f38:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1f3c:	ldrbtmi	r9, [fp], #-528	; 0xfffffdf0
    1f40:	andsls	r9, r1, #-1342177280	; 0xb0000000
    1f44:	bcc	43d76c <program_name@@Base+0x4286d8>
    1f48:	cfstr32cs	mvfx14, [r0], {139}	; 0x8b
    1f4c:	ldrbhi	pc, [r2, #-64]!	; 0xffffffc0	; <UNPREDICTABLE>
    1f50:	ldrb	r9, [r9, -sl, lsl #8]!
    1f54:	blls	18b75c <program_name@@Base+0x1766c8>
    1f58:			; <UNDEFINED> instruction: 0xf0003301
    1f5c:	blls	1a2be8 <program_name@@Base+0x18db54>
    1f60:	svclt	0x00181e5a
    1f64:			; <UNDEFINED> instruction: 0xf1a82201
    1f68:	blx	fecc2b78 <program_name@@Base+0xfecadae4>
    1f6c:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    1f70:	svccs	0x0000b912
    1f74:	bichi	pc, r2, r0
    1f78:	ldrb	r2, [r4, -r0, lsl #10]
    1f7c:			; <UNDEFINED> instruction: 0xf1b82600
    1f80:			; <UNDEFINED> instruction: 0xf0000f02
    1f84:	ldmib	sp, {r2, r8, r9, pc}^
    1f88:	ldrbcs	r2, [ip], #-777	; 0xfffffcf7
    1f8c:	bls	351fe0 <program_name@@Base+0x33cf4c>
    1f90:	svclt	0x00082a00
    1f94:	strtmi	r2, [r2], -r0, lsl #6
    1f98:			; <UNDEFINED> instruction: 0xf0402b00
    1f9c:	blls	2a2b94 <program_name@@Base+0x28db00>
    1fa0:			; <UNDEFINED> instruction: 0xf0402b00
    1fa4:	blls	263140 <program_name@@Base+0x24e0ac>
    1fa8:	blcs	b3b0 <version_etc_copyright@@Base+0x6830>
    1fac:	svcge	0x0045f47f
    1fb0:	ldrbt	r9, [r9], r9, lsl #22
    1fb4:			; <UNDEFINED> instruction: 0xf1b82600
    1fb8:			; <UNDEFINED> instruction: 0xf0000f02
    1fbc:			; <UNDEFINED> instruction: 0xf1b882f7
    1fc0:	tstle	ip, r5, lsl #30
    1fc4:			; <UNDEFINED> instruction: 0xf0139b29
    1fc8:	andle	r0, r9, r4, lsl #6
    1fcc:	vldmiane	fp!, {s18-s23}
    1fd0:	andle	r4, r4, #805306377	; 0x30000009
    1fd4:	ldmdavc	r4, {r2, r3, r9, fp, ip, pc}^
    1fd8:			; <UNDEFINED> instruction: 0xf0002c3f
    1fdc:	movwcs	r8, #1147	; 0x47b
    1fe0:			; <UNDEFINED> instruction: 0x461d243f
    1fe4:			; <UNDEFINED> instruction: 0x2600e71f
    1fe8:	svceq	0x0002f1b8
    1fec:	ldrls	fp, [r0, #-3870]	; 0xfffff0e2
    1ff0:	strtcs	r2, [r7], #-768	; 0xfffffd00
    1ff4:	svcge	0x0017f47f
    1ff8:	bllt	fe0e8c24 <program_name@@Base+0xfe0d3b90>
    1ffc:	blx	fece8c48 <program_name@@Base+0xfecd3bb4>
    2000:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    2004:	svceq	0x0000f1b9
    2008:	movwcs	fp, #3848	; 0xf08
    200c:			; <UNDEFINED> instruction: 0xf0402b00
    2010:	ldrbmi	r8, [r9, #1002]	; 0x3ea
    2014:			; <UNDEFINED> instruction: 0x2327bf84
    2018:	andcc	pc, fp, sl, lsl #16
    201c:	movweq	pc, #4363	; 0x110b	; <UNPREDICTABLE>
    2020:	svclt	0x00844599
    2024:			; <UNDEFINED> instruction: 0xf80a225c
    2028:			; <UNDEFINED> instruction: 0xf10b2003
    202c:	ldrmi	r0, [r9, #770]	; 0x302
    2030:	eorcs	sp, r7, #32768	; 0x8000
    2034:	andcs	pc, r3, sl, lsl #16
    2038:			; <UNDEFINED> instruction: 0xf10b2300
    203c:	strtcs	r0, [r7], #-2819	; 0xfffff4fd
    2040:	ldrls	r9, [r0, #-779]	; 0xfffffcf5
    2044:	rsbscs	lr, r4, #176, 12	; 0xb000000
    2048:			; <UNDEFINED> instruction: 0xf1b89b09
    204c:	svclt	0x00140f02
    2050:			; <UNDEFINED> instruction: 0xf0032300
    2054:	blcs	2c60 <__assert_fail@plt+0x1b8c>
    2058:			; <UNDEFINED> instruction: 0xf04fd0a1
    205c:	blls	28406c <program_name@@Base+0x26efd8>
    2060:	svclt	0x00182b00
    2064:	stmdaeq	r4, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2068:			; <UNDEFINED> instruction: 0x46499a12
    206c:	ldrbmi	r9, [r0], -r9, lsr #22
    2070:			; <UNDEFINED> instruction: 0xf8cd2400
    2074:	andls	r8, r4, #0
    2078:	movweq	pc, #8227	; 0x2023	; <UNPREDICTABLE>
    207c:	movwls	r9, #6675	; 0x1a13
    2080:	andls	r9, r3, #33554432	; 0x2000000
    2084:	bls	1e8ca4 <program_name@@Base+0x1d3c10>
    2088:	ldc2	7, cr15, [r0], {255}	; 0xff
    208c:			; <UNDEFINED> instruction: 0xf8df4683
    2090:			; <UNDEFINED> instruction: 0xf8df2554
    2094:	ldrbtmi	r3, [sl], #-1324	; 0xfffffad4
    2098:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    209c:	subsmi	r9, sl, fp, lsl fp
    20a0:	ldrbhi	pc, [r8], #64	; 0x40	; <UNPREDICTABLE>
    20a4:	andslt	r4, sp, r8, asr r6
    20a8:	blhi	bd3a4 <program_name@@Base+0xa8310>
    20ac:	svchi	0x00f0e8bd
    20b0:			; <UNDEFINED> instruction: 0xf1a82462
    20b4:	bls	242cc4 <program_name@@Base+0x22dc30>
    20b8:			; <UNDEFINED> instruction: 0xf383fab3
    20bc:	bcs	4630 <_IO_stdin_used@@Base+0x238>
    20c0:	orrhi	pc, r5, #64	; 0x40
    20c4:	strb	r4, [r9, #1557]	; 0x615
    20c8:	ldrb	r2, [r2, r1, ror #8]!
    20cc:	strcs	r2, [r0, #-1134]	; 0xfffffb92
    20d0:	ldrbtcs	lr, [r2], #-1440	; 0xfffffa60
    20d4:	strbtcs	lr, [r6], #-2043	; 0xfffff805
    20d8:	rsbscs	lr, r6, #61603840	; 0x3ac0000
    20dc:	blls	1fbe60 <program_name@@Base+0x1e6dcc>
    20e0:	ldclcs	13, cr5, [lr], #-880	; 0xfffffc90
    20e4:	mcrge	6, 4, pc, cr1, cr15, {1}	; <UNPREDICTABLE>
    20e8:			; <UNDEFINED> instruction: 0xf853a302
    20ec:	ldrmi	r2, [r3], #-36	; 0xffffffdc
    20f0:	svclt	0x00004718
    20f4:	andeq	r0, r0, pc, lsl r2
    20f8:			; <UNDEFINED> instruction: 0xfffffcf7
    20fc:			; <UNDEFINED> instruction: 0xfffffcf7
    2100:			; <UNDEFINED> instruction: 0xfffffcf7
    2104:			; <UNDEFINED> instruction: 0xfffffcf7
    2108:			; <UNDEFINED> instruction: 0xfffffcf7
    210c:			; <UNDEFINED> instruction: 0xfffffcf7
    2110:	andeq	r0, r0, r3, asr r2
    2114:	andeq	r0, r0, r7, asr #4
    2118:			; <UNDEFINED> instruction: 0xffffff53
    211c:	andeq	r0, r0, pc, asr #4
    2120:			; <UNDEFINED> instruction: 0xffffffe7
    2124:	andeq	r0, r0, r7, lsr r2
    2128:	andeq	r0, r0, fp, asr #4
    212c:			; <UNDEFINED> instruction: 0xfffffcf7
    2130:			; <UNDEFINED> instruction: 0xfffffcf7
    2134:			; <UNDEFINED> instruction: 0xfffffcf7
    2138:			; <UNDEFINED> instruction: 0xfffffcf7
    213c:			; <UNDEFINED> instruction: 0xfffffcf7
    2140:			; <UNDEFINED> instruction: 0xfffffcf7
    2144:			; <UNDEFINED> instruction: 0xfffffcf7
    2148:			; <UNDEFINED> instruction: 0xfffffcf7
    214c:			; <UNDEFINED> instruction: 0xfffffcf7
    2150:			; <UNDEFINED> instruction: 0xfffffcf7
    2154:			; <UNDEFINED> instruction: 0xfffffcf7
    2158:			; <UNDEFINED> instruction: 0xfffffcf7
    215c:			; <UNDEFINED> instruction: 0xfffffcf7
    2160:			; <UNDEFINED> instruction: 0xfffffcf7
    2164:			; <UNDEFINED> instruction: 0xfffffcf7
    2168:			; <UNDEFINED> instruction: 0xfffffcf7
    216c:			; <UNDEFINED> instruction: 0xfffffcf7
    2170:			; <UNDEFINED> instruction: 0xfffffcf7
    2174:	andeq	r0, r0, fp, lsr r2
    2178:	strdeq	r0, [r0], -sp
    217c:	strdeq	r0, [r0], -sp
    2180:	andeq	r0, r0, r3, lsl r2
    2184:	strdeq	r0, [r0], -sp
    2188:			; <UNDEFINED> instruction: 0xfffffd29
    218c:	strdeq	r0, [r0], -sp
    2190:			; <UNDEFINED> instruction: 0xfffffef5
    2194:	strdeq	r0, [r0], -sp
    2198:	strdeq	r0, [r0], -sp
    219c:	strdeq	r0, [r0], -sp
    21a0:			; <UNDEFINED> instruction: 0xfffffd29
    21a4:			; <UNDEFINED> instruction: 0xfffffd29
    21a8:			; <UNDEFINED> instruction: 0xfffffd29
    21ac:			; <UNDEFINED> instruction: 0xfffffd29
    21b0:			; <UNDEFINED> instruction: 0xfffffd29
    21b4:			; <UNDEFINED> instruction: 0xfffffd29
    21b8:			; <UNDEFINED> instruction: 0xfffffd29
    21bc:			; <UNDEFINED> instruction: 0xfffffd29
    21c0:			; <UNDEFINED> instruction: 0xfffffd29
    21c4:			; <UNDEFINED> instruction: 0xfffffd29
    21c8:			; <UNDEFINED> instruction: 0xfffffd29
    21cc:			; <UNDEFINED> instruction: 0xfffffd29
    21d0:			; <UNDEFINED> instruction: 0xfffffd29
    21d4:			; <UNDEFINED> instruction: 0xfffffd29
    21d8:			; <UNDEFINED> instruction: 0xfffffd29
    21dc:			; <UNDEFINED> instruction: 0xfffffd29
    21e0:	strdeq	r0, [r0], -sp
    21e4:	strdeq	r0, [r0], -sp
    21e8:	strdeq	r0, [r0], -sp
    21ec:	strdeq	r0, [r0], -sp
    21f0:			; <UNDEFINED> instruction: 0xfffffec3
    21f4:			; <UNDEFINED> instruction: 0xfffffcf7
    21f8:			; <UNDEFINED> instruction: 0xfffffd29
    21fc:			; <UNDEFINED> instruction: 0xfffffd29
    2200:			; <UNDEFINED> instruction: 0xfffffd29
    2204:			; <UNDEFINED> instruction: 0xfffffd29
    2208:			; <UNDEFINED> instruction: 0xfffffd29
    220c:			; <UNDEFINED> instruction: 0xfffffd29
    2210:			; <UNDEFINED> instruction: 0xfffffd29
    2214:			; <UNDEFINED> instruction: 0xfffffd29
    2218:			; <UNDEFINED> instruction: 0xfffffd29
    221c:			; <UNDEFINED> instruction: 0xfffffd29
    2220:			; <UNDEFINED> instruction: 0xfffffd29
    2224:			; <UNDEFINED> instruction: 0xfffffd29
    2228:			; <UNDEFINED> instruction: 0xfffffd29
    222c:			; <UNDEFINED> instruction: 0xfffffd29
    2230:			; <UNDEFINED> instruction: 0xfffffd29
    2234:			; <UNDEFINED> instruction: 0xfffffd29
    2238:			; <UNDEFINED> instruction: 0xfffffd29
    223c:			; <UNDEFINED> instruction: 0xfffffd29
    2240:			; <UNDEFINED> instruction: 0xfffffd29
    2244:			; <UNDEFINED> instruction: 0xfffffd29
    2248:			; <UNDEFINED> instruction: 0xfffffd29
    224c:			; <UNDEFINED> instruction: 0xfffffd29
    2250:			; <UNDEFINED> instruction: 0xfffffd29
    2254:			; <UNDEFINED> instruction: 0xfffffd29
    2258:			; <UNDEFINED> instruction: 0xfffffd29
    225c:			; <UNDEFINED> instruction: 0xfffffd29
    2260:	strdeq	r0, [r0], -sp
    2264:			; <UNDEFINED> instruction: 0xfffffe8b
    2268:			; <UNDEFINED> instruction: 0xfffffd29
    226c:	strdeq	r0, [r0], -sp
    2270:			; <UNDEFINED> instruction: 0xfffffd29
    2274:	strdeq	r0, [r0], -sp
    2278:			; <UNDEFINED> instruction: 0xfffffd29
    227c:			; <UNDEFINED> instruction: 0xfffffd29
    2280:			; <UNDEFINED> instruction: 0xfffffd29
    2284:			; <UNDEFINED> instruction: 0xfffffd29
    2288:			; <UNDEFINED> instruction: 0xfffffd29
    228c:			; <UNDEFINED> instruction: 0xfffffd29
    2290:			; <UNDEFINED> instruction: 0xfffffd29
    2294:			; <UNDEFINED> instruction: 0xfffffd29
    2298:			; <UNDEFINED> instruction: 0xfffffd29
    229c:			; <UNDEFINED> instruction: 0xfffffd29
    22a0:			; <UNDEFINED> instruction: 0xfffffd29
    22a4:			; <UNDEFINED> instruction: 0xfffffd29
    22a8:			; <UNDEFINED> instruction: 0xfffffd29
    22ac:			; <UNDEFINED> instruction: 0xfffffd29
    22b0:			; <UNDEFINED> instruction: 0xfffffd29
    22b4:			; <UNDEFINED> instruction: 0xfffffd29
    22b8:			; <UNDEFINED> instruction: 0xfffffd29
    22bc:			; <UNDEFINED> instruction: 0xfffffd29
    22c0:			; <UNDEFINED> instruction: 0xfffffd29
    22c4:			; <UNDEFINED> instruction: 0xfffffd29
    22c8:			; <UNDEFINED> instruction: 0xfffffd29
    22cc:			; <UNDEFINED> instruction: 0xfffffd29
    22d0:			; <UNDEFINED> instruction: 0xfffffd29
    22d4:			; <UNDEFINED> instruction: 0xfffffd29
    22d8:			; <UNDEFINED> instruction: 0xfffffd29
    22dc:			; <UNDEFINED> instruction: 0xfffffd29
    22e0:			; <UNDEFINED> instruction: 0xfffffe63
    22e4:	strdeq	r0, [r0], -sp
    22e8:			; <UNDEFINED> instruction: 0xfffffe63
    22ec:	andeq	r0, r0, r3, lsl r2
    22f0:	movweq	pc, #8616	; 0x21a8	; <UNPREDICTABLE>
    22f4:	blx	feccb6fc <program_name@@Base+0xfecb6668>
    22f8:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    22fc:	andsmi	r9, sl, #36864	; 0x9000
    2300:	cfldrsge	mvf15, [r1, #252]	; 0xfc
    2304:			; <UNDEFINED> instruction: 0xf1a8e6a9
    2308:	blx	fecc2f18 <program_name@@Base+0xfecade84>
    230c:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    2310:	blls	2bbbd4 <program_name@@Base+0x2a6b40>
    2314:			; <UNDEFINED> instruction: 0xf47f2b00
    2318:	blls	a6d718 <program_name@@Base+0xa58684>
    231c:	svclt	0x004807d9
    2320:			; <UNDEFINED> instruction: 0xf53f3701
    2324:	vmovls.32	d26[0], sl
    2328:	rsbcs	lr, r6, #63963136	; 0x3d00000
    232c:			; <UNDEFINED> instruction: 0xf1a8e637
    2330:	blx	fecc2f40 <program_name@@Base+0xfecadeac>
    2334:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    2338:	rsbcs	lr, r2, #224, 14	; 0x3800000
    233c:	rsbscs	lr, r2, #49283072	; 0x2f00000
    2340:	rsbcs	lr, lr, #136314880	; 0x8200000
    2344:	rsbcs	lr, r1, #128, 12	; 0x8000000
    2348:	blls	33bbf4 <program_name@@Base+0x326b60>
    234c:	ldclcs	8, cr7, [lr], #-112	; 0xffffff90
    2350:	stclge	6, cr15, [sl, #-252]	; 0xffffff04
    2354:			; <UNDEFINED> instruction: 0xf853a302
    2358:	ldrmi	r2, [r3], #-36	; 0xffffffdc
    235c:	svclt	0x00004718
    2360:			; <UNDEFINED> instruction: 0xfffff9b7
    2364:			; <UNDEFINED> instruction: 0xfffffa89
    2368:			; <UNDEFINED> instruction: 0xfffffa89
    236c:			; <UNDEFINED> instruction: 0xfffffa89
    2370:			; <UNDEFINED> instruction: 0xfffffa89
    2374:			; <UNDEFINED> instruction: 0xfffffa89
    2378:			; <UNDEFINED> instruction: 0xfffffa89
    237c:			; <UNDEFINED> instruction: 0xfffffd69
    2380:			; <UNDEFINED> instruction: 0xfffffd51
    2384:	andeq	r0, r0, r9, lsr #4
    2388:			; <UNDEFINED> instruction: 0xfffffd6d
    238c:	andeq	r0, r0, r3, lsr #4
    2390:			; <UNDEFINED> instruction: 0xfffffd77
    2394:			; <UNDEFINED> instruction: 0xfffffd73
    2398:			; <UNDEFINED> instruction: 0xfffffa89
    239c:			; <UNDEFINED> instruction: 0xfffffa89
    23a0:			; <UNDEFINED> instruction: 0xfffffa89
    23a4:			; <UNDEFINED> instruction: 0xfffffa89
    23a8:			; <UNDEFINED> instruction: 0xfffffa89
    23ac:			; <UNDEFINED> instruction: 0xfffffa89
    23b0:			; <UNDEFINED> instruction: 0xfffffa89
    23b4:			; <UNDEFINED> instruction: 0xfffffa89
    23b8:			; <UNDEFINED> instruction: 0xfffffa89
    23bc:			; <UNDEFINED> instruction: 0xfffffa89
    23c0:			; <UNDEFINED> instruction: 0xfffffa89
    23c4:			; <UNDEFINED> instruction: 0xfffffa89
    23c8:			; <UNDEFINED> instruction: 0xfffffa89
    23cc:			; <UNDEFINED> instruction: 0xfffffa89
    23d0:			; <UNDEFINED> instruction: 0xfffffa89
    23d4:			; <UNDEFINED> instruction: 0xfffffa89
    23d8:			; <UNDEFINED> instruction: 0xfffffa89
    23dc:			; <UNDEFINED> instruction: 0xfffffa89
    23e0:	andeq	r0, r0, r7, lsl r2
    23e4:	andeq	r0, r0, r3, lsl #4
    23e8:	andeq	r0, r0, r3, lsl #4
    23ec:	andeq	r0, r0, r7, lsl #4
    23f0:	andeq	r0, r0, r3, lsl #4
    23f4:	strdeq	r0, [r0], -sp
    23f8:	andeq	r0, r0, r3, lsl #4
    23fc:			; <UNDEFINED> instruction: 0xfffffc87
    2400:	andeq	r0, r0, r3, lsl #4
    2404:	andeq	r0, r0, r3, lsl #4
    2408:	andeq	r0, r0, r3, lsl #4
    240c:	strdeq	r0, [r0], -sp
    2410:	strdeq	r0, [r0], -sp
    2414:	strdeq	r0, [r0], -sp
    2418:	strdeq	r0, [r0], -sp
    241c:	strdeq	r0, [r0], -sp
    2420:	strdeq	r0, [r0], -sp
    2424:	strdeq	r0, [r0], -sp
    2428:	strdeq	r0, [r0], -sp
    242c:	strdeq	r0, [r0], -sp
    2430:	strdeq	r0, [r0], -sp
    2434:	strdeq	r0, [r0], -sp
    2438:	strdeq	r0, [r0], -sp
    243c:	strdeq	r0, [r0], -sp
    2440:	strdeq	r0, [r0], -sp
    2444:	strdeq	r0, [r0], -sp
    2448:	strdeq	r0, [r0], -sp
    244c:	andeq	r0, r0, r3, lsl #4
    2450:	andeq	r0, r0, r3, lsl #4
    2454:	andeq	r0, r0, r3, lsl #4
    2458:	andeq	r0, r0, r3, lsl #4
    245c:			; <UNDEFINED> instruction: 0xfffffc55
    2460:			; <UNDEFINED> instruction: 0xfffffa89
    2464:	strdeq	r0, [r0], -sp
    2468:	strdeq	r0, [r0], -sp
    246c:	strdeq	r0, [r0], -sp
    2470:	strdeq	r0, [r0], -sp
    2474:	strdeq	r0, [r0], -sp
    2478:	strdeq	r0, [r0], -sp
    247c:	strdeq	r0, [r0], -sp
    2480:	strdeq	r0, [r0], -sp
    2484:	strdeq	r0, [r0], -sp
    2488:	strdeq	r0, [r0], -sp
    248c:	strdeq	r0, [r0], -sp
    2490:	strdeq	r0, [r0], -sp
    2494:	strdeq	r0, [r0], -sp
    2498:	strdeq	r0, [r0], -sp
    249c:	strdeq	r0, [r0], -sp
    24a0:	strdeq	r0, [r0], -sp
    24a4:	strdeq	r0, [r0], -sp
    24a8:	strdeq	r0, [r0], -sp
    24ac:	strdeq	r0, [r0], -sp
    24b0:	strdeq	r0, [r0], -sp
    24b4:	strdeq	r0, [r0], -sp
    24b8:	strdeq	r0, [r0], -sp
    24bc:	strdeq	r0, [r0], -sp
    24c0:	strdeq	r0, [r0], -sp
    24c4:	strdeq	r0, [r0], -sp
    24c8:	strdeq	r0, [r0], -sp
    24cc:	andeq	r0, r0, r3, lsl #4
    24d0:			; <UNDEFINED> instruction: 0xfffffc1d
    24d4:	strdeq	r0, [r0], -sp
    24d8:	andeq	r0, r0, r3, lsl #4
    24dc:	strdeq	r0, [r0], -sp
    24e0:	andeq	r0, r0, r3, lsl #4
    24e4:	strdeq	r0, [r0], -sp
    24e8:	strdeq	r0, [r0], -sp
    24ec:	strdeq	r0, [r0], -sp
    24f0:	strdeq	r0, [r0], -sp
    24f4:	strdeq	r0, [r0], -sp
    24f8:	strdeq	r0, [r0], -sp
    24fc:	strdeq	r0, [r0], -sp
    2500:	strdeq	r0, [r0], -sp
    2504:	strdeq	r0, [r0], -sp
    2508:	strdeq	r0, [r0], -sp
    250c:	strdeq	r0, [r0], -sp
    2510:	strdeq	r0, [r0], -sp
    2514:	strdeq	r0, [r0], -sp
    2518:	strdeq	r0, [r0], -sp
    251c:	strdeq	r0, [r0], -sp
    2520:	strdeq	r0, [r0], -sp
    2524:	strdeq	r0, [r0], -sp
    2528:	strdeq	r0, [r0], -sp
    252c:	strdeq	r0, [r0], -sp
    2530:	strdeq	r0, [r0], -sp
    2534:	strdeq	r0, [r0], -sp
    2538:	strdeq	r0, [r0], -sp
    253c:	strdeq	r0, [r0], -sp
    2540:	strdeq	r0, [r0], -sp
    2544:	strdeq	r0, [r0], -sp
    2548:	strdeq	r0, [r0], -sp
    254c:			; <UNDEFINED> instruction: 0xfffffbf5
    2550:	andeq	r0, r0, r3, lsl #4
    2554:			; <UNDEFINED> instruction: 0xfffffbf5
    2558:	andeq	r0, r0, r7, lsl #4
    255c:			; <UNDEFINED> instruction: 0xf7ff2200
    2560:	andcs	fp, r0, #72704	; 0x11c00
    2564:	andcs	lr, r0, #1040187392	; 0x3e000000
    2568:			; <UNDEFINED> instruction: 0xf0402f00
    256c:	ldrtmi	r8, [r5], -fp, lsr #2
    2570:			; <UNDEFINED> instruction: 0x4616463b
    2574:	andcs	lr, r0, #1459617792	; 0x57000000
    2578:	movwcs	r4, #1589	; 0x635
    257c:	strtcs	r4, [r0], #-1558	; 0xfffff9ea
    2580:			; <UNDEFINED> instruction: 0x2600e451
    2584:	str	r2, [sl, #-630]	; 0xfffffd8a
    2588:	rsbscs	r2, r4, #0, 12
    258c:	blls	27bb04 <program_name@@Base+0x266a70>
    2590:			; <UNDEFINED> instruction: 0xf47f2b00
    2594:	blls	2edb2c <program_name@@Base+0x2d8a98>
    2598:	strcs	r3, [r0, #-1793]	; 0xfffff8ff
    259c:	str	r2, [ip], #-1116	; 0xfffffba4
    25a0:	ldmdavc	sl, {r0, r1, r2, r8, r9, fp, ip, pc}^
    25a4:	svclt	0x00183a00
    25a8:	ldrb	r2, [ip], #513	; 0x201
    25ac:	blcs	291d8 <program_name@@Base+0x14144>
    25b0:	cfldrdge	mvd15, [r5, #-508]	; 0xfffffe04
    25b4:	ldrtcs	r4, [pc], #-1565	; 25bc <__assert_fail@plt+0x14e8>
    25b8:	bllt	ffdc05bc <program_name@@Base+0xffdab528>
    25bc:	andeq	r3, r1, lr, lsl #10
    25c0:	andeq	r0, r0, r8, ror #1
    25c4:	andeq	r2, r0, r0, ror #27
    25c8:	andeq	r2, r0, ip, asr #27
    25cc:	strdeq	r2, [r0], -r4
    25d0:	andeq	r2, r0, r4, lsr #19
    25d4:	andeq	r2, r0, r2, asr r9
    25d8:	andeq	r2, r0, lr, lsr #18
    25dc:	andeq	r2, r0, r6, ror #17
    25e0:	andeq	r2, r0, r2, asr #17
    25e4:	andeq	r2, r1, lr, lsr lr
    25e8:	andcs	sl, r0, #25600	; 0x6400
    25ec:	andscs	lr, r9, #3358720	; 0x334000
    25f0:	bcc	fe43de18 <program_name@@Base+0xfe428d84>
    25f4:	movwcc	r9, #6918	; 0x1b06
    25f8:	stmdals	r7, {r0, r1, r8, ip, lr, pc}
    25fc:	ldcl	7, cr15, [sl], #1016	; 0x3f8
    2600:			; <UNDEFINED> instruction: 0xf8cd9006
    2604:	blge	62e77c <program_name@@Base+0x6196e8>
    2608:	blt	fe43de70 <program_name@@Base+0xfe428ddc>
    260c:	stmib	sp, {r9, sp}^
    2610:			; <UNDEFINED> instruction: 0x46164615
    2614:	subsls	pc, r0, sp, asr #17
    2618:	bls	194084 <program_name@@Base+0x17eff0>
    261c:	stmdbls	r7, {r2, r3, r4, r5, r7, r8, fp, ip}
    2620:	blne	493f94 <program_name@@Base+0x47ef00>
    2624:	strtmi	r4, [r1], #-1608	; 0xfffff9b8
    2628:	ldc2l	0, cr15, [r2], #-4
    262c:	bicslt	r4, r8, r1, lsl #12
    2630:			; <UNDEFINED> instruction: 0xf0001c43
    2634:	stfned	f0, [r8], {70}	; 0x46
    2638:	orrhi	pc, sp, r0
    263c:			; <UNDEFINED> instruction: 0xf1b89b09
    2640:	svclt	0x00140f02
    2644:			; <UNDEFINED> instruction: 0xf0032300
    2648:	blcs	3254 <__assert_fail@plt+0x2180>
    264c:	addshi	pc, r2, r0, asr #32
    2650:	strmi	r9, [lr], #-2072	; 0xfffff7e8
    2654:	stcl	7, cr15, [lr], #-1016	; 0xfffffc08
    2658:	ldrbmi	r2, [r8], -r0, lsl #16
    265c:	strcs	fp, [r0, #-3848]	; 0xfffff0f8
    2660:	ldc	7, cr15, [r8], #-1016	; 0xfffffc08
    2664:	sbcsle	r2, r8, r0, lsl #16
    2668:			; <UNDEFINED> instruction: 0xf0859b0a
    266c:	ldrtmi	r0, [r1], -r1, lsl #4
    2670:	ldmib	sp, {r0, r2, r4, sl, fp, ip, pc}^
    2674:	andsmi	r6, sl, r6, lsl fp
    2678:	ldrsbls	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
    267c:			; <UNDEFINED> instruction: 0xf67f2901
    2680:	strmi	sl, [fp], -sl, asr #23
    2684:			; <UNDEFINED> instruction: 0xf8dd443b
    2688:	andcs	lr, r0, r0, lsr r0
    268c:	ldrmi	r9, [r9], -ip, lsl #10
    2690:			; <UNDEFINED> instruction: 0xf04f9d0b
    2694:	bcs	5738 <version_etc_copyright@@Base+0xbb8>
    2698:			; <UNDEFINED> instruction: 0xf1a8d04c
    269c:	stmdals	r9, {r1, r8, r9}
    26a0:			; <UNDEFINED> instruction: 0xf383fab3
    26a4:	stmdacs	r0, {r0, r1, r3, r4, r6, r8, fp}
    26a8:	adchi	pc, r2, r0, asr #32
    26ac:	andeq	pc, r1, r5, lsl #1
    26b0:	andsle	r4, r3, r3
    26b4:	andeq	pc, r1, fp, lsl #2
    26b8:	svclt	0x008845d9
    26bc:	andgt	pc, fp, sl, lsl #16
    26c0:	svclt	0x00844581
    26c4:			; <UNDEFINED> instruction: 0xf80a2524
    26c8:			; <UNDEFINED> instruction: 0xf10b5000
    26cc:			; <UNDEFINED> instruction: 0xf10b0002
    26d0:	ldrmi	r0, [sp], -r3, lsl #22
    26d4:	svclt	0x00884581
    26d8:	andgt	pc, r0, sl, lsl #16
    26dc:			; <UNDEFINED> instruction: 0xf10745d9
    26e0:	svclt	0x00840701
    26e4:			; <UNDEFINED> instruction: 0xf80a235c
    26e8:			; <UNDEFINED> instruction: 0xf10b300b
    26ec:	ldrmi	r0, [r9, #769]	; 0x301
    26f0:	stmibeq	r0!, {r1, r7, r8, r9, sl, fp, ip, sp, pc}
    26f4:			; <UNDEFINED> instruction: 0xf80a3030
    26f8:			; <UNDEFINED> instruction: 0xf10b0003
    26fc:			; <UNDEFINED> instruction: 0xf10b0302
    2700:	ldrmi	r0, [r9, #2819]	; 0xb03
    2704:			; <UNDEFINED> instruction: 0xf3c4bf88
    2708:			; <UNDEFINED> instruction: 0xf00400c2
    270c:	svclt	0x00840407
    2710:			; <UNDEFINED> instruction: 0xf80a3030
    2714:	addmi	r0, pc, #3
    2718:	ldrteq	pc, [r0], #-260	; 0xfffffefc	; <UNPREDICTABLE>
    271c:			; <UNDEFINED> instruction: 0x4610d271
    2720:	svclt	0x008845d9
    2724:	andmi	pc, fp, sl, lsl #16
    2728:	bleq	7eb5c <program_name@@Base+0x69ac8>
    272c:	svcmi	0x0001f81e
    2730:			; <UNDEFINED> instruction: 0xd1b22a00
    2734:	movweq	pc, #4224	; 0x1080	; <UNPREDICTABLE>
    2738:	sbcslt	r4, fp, #43	; 0x2b
    273c:	ldrbmi	fp, [r9, #310]	; 0x136
    2740:	ldrbcs	fp, [ip], -r4, lsl #31
    2744:	andvs	pc, fp, sl, lsl #16
    2748:	bleq	7eb7c <program_name@@Base+0x69ae8>
    274c:	addmi	r3, pc, #262144	; 0x40000
    2750:	blcs	37098 <program_name@@Base+0x22004>
    2754:			; <UNDEFINED> instruction: 0xf10bd060
    2758:	strcs	r0, [r0], -r1, lsl #6
    275c:			; <UNDEFINED> instruction: 0x463545d9
    2760:			; <UNDEFINED> instruction: 0xf80abf88
    2764:	ldrmi	ip, [r9, #11]
    2768:	bleq	beb9c <program_name@@Base+0xa9b08>
    276c:			; <UNDEFINED> instruction: 0xf80abf88
    2770:	ldrb	ip, [r5, r3]
    2774:			; <UNDEFINED> instruction: 0xf43f2901
    2778:	stmdals	r7, {r0, r1, r3, r5, r6, r8, r9, sl, fp, sp, pc}
    277c:	stmdane	r3, {r1, r5, r6, sl, fp, ip}^
    2780:	ldrmi	r4, [ip], #-1026	; 0xfffffbfe
    2784:	blcc	807d4 <program_name@@Base+0x6b740>
    2788:	blcs	8514fc <program_name@@Base+0x83c468>
    278c:	ldm	pc, {r1, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    2790:	ldrne	pc, [r4], #-3
    2794:	ldrne	r1, [r1], #-1041	; 0xfffffbef
    2798:	tstne	r1, r1, lsl r1
    279c:	tstne	r1, r1, lsl r1
    27a0:	tstne	r1, r1, lsl r1
    27a4:	tstne	r1, r1, lsl r1
    27a8:	tstne	r1, r1, lsl r1
    27ac:	tstne	r1, r1, lsl r1
    27b0:	ldrne	r1, [r1], #-273	; 0xfffffeef
    27b4:			; <UNDEFINED> instruction: 0xd1e54294
    27b8:			; <UNDEFINED> instruction: 0xf8dde74a
    27bc:			; <UNDEFINED> instruction: 0xf04f9050
    27c0:	strb	r0, [ip], #-2050	; 0xfffff7fe
    27c4:	ldrmi	r2, [r6], -r0, lsl #10
    27c8:			; <UNDEFINED> instruction: 0xf7ff462b
    27cc:	bls	2b1024 <program_name@@Base+0x29bf90>
    27d0:	andls	r4, sl, #26
    27d4:	ldrbmi	lr, [r9, #1091]	; 0x443
    27d8:	blls	2f2600 <program_name@@Base+0x2dd56c>
    27dc:	bge	ff1400e0 <program_name@@Base+0xff12b04c>
    27e0:			; <UNDEFINED> instruction: 0xf7ff4659
    27e4:			; <UNDEFINED> instruction: 0xf8cdbac6
    27e8:			; <UNDEFINED> instruction: 0xf8dd9044
    27ec:	strt	r9, [r3], #-36	; 0xffffffdc
    27f0:	ldrt	r9, [r4], #-778	; 0xfffffcf6
    27f4:	cfstr32ls	mvfx9, [ip, #-44]	; 0xffffffd4
    27f8:	blt	ff8007fc <program_name@@Base+0xff7eb768>
    27fc:	strcs	r9, [r0, #-2570]	; 0xfffff5f6
    2800:	strls	lr, [fp, #-1855]	; 0xfffff8c1
    2804:			; <UNDEFINED> instruction: 0xf7ff9d0c
    2808:			; <UNDEFINED> instruction: 0xf10bba32
    280c:	strcs	r0, [r0, #-2820]	; 0xfffff4fc
    2810:	movwls	r2, #46128	; 0xb430
    2814:	blt	ff240818 <program_name@@Base+0xff22b784>
    2818:	usada8	r1, lr, r6, r4
    281c:	movwls	r2, #33537	; 0x8301
    2820:	movwls	r4, #42651	; 0xa69b
    2824:	blmi	fe367460 <program_name@@Base+0xfe3523cc>
    2828:	subls	pc, r4, sp, asr #17
    282c:			; <UNDEFINED> instruction: 0xf8cd447b
    2830:			; <UNDEFINED> instruction: 0xf8cd9040
    2834:	cdp	0, 0, cr9, cr8, cr12, {1}
    2838:			; <UNDEFINED> instruction: 0xf8cd3a10
    283c:			; <UNDEFINED> instruction: 0xf7ff9024
    2840:	movwcs	fp, #2320	; 0x910
    2844:			; <UNDEFINED> instruction: 0x469b9310
    2848:	tstls	r1, #738197504	; 0x2c000000
    284c:	movwls	r2, #41473	; 0xa201
    2850:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2854:	andls	r4, r8, #133120	; 0x20800
    2858:	andls	r4, r9, #2063597568	; 0x7b000000
    285c:	cdp	2, 0, cr9, cr8, cr13, {0}
    2860:			; <UNDEFINED> instruction: 0xf7ff3a10
    2864:			; <UNDEFINED> instruction: 0x462bb8fe
    2868:	strcs	r2, [r0, #-1072]	; 0xfffffbd0
    286c:	blt	fe740870 <program_name@@Base+0xfe72b7dc>
    2870:	strt	r4, [ip], #-1556	; 0xfffff9ec
    2874:			; <UNDEFINED> instruction: 0xf04f45d9
    2878:	svclt	0x00840430
    287c:			; <UNDEFINED> instruction: 0xf80a2330
    2880:	stcne	0, cr3, [fp], {11}
    2884:	bleq	fec90 <program_name@@Base+0xe9bfc>
    2888:	svclt	0x00844599
    288c:			; <UNDEFINED> instruction: 0xf80a2030
    2890:			; <UNDEFINED> instruction: 0xf7ff0003
    2894:			; <UNDEFINED> instruction: 0x4632ba7f
    2898:	ldrtmi	lr, [r2], -r6, ror #12
    289c:	bls	4fc254 <program_name@@Base+0x4e71c0>
    28a0:	ldmdavc	r3, {r0, r1, r5, r7, r9, sl, lr}
    28a4:			; <UNDEFINED> instruction: 0xf43f2b00
    28a8:	ldrbmi	sl, [r9, #2254]	; 0x8ce
    28ac:			; <UNDEFINED> instruction: 0xf80abf88
    28b0:			; <UNDEFINED> instruction: 0xf812300b
    28b4:			; <UNDEFINED> instruction: 0xf10b3f01
    28b8:	blcs	54c4 <version_etc_copyright@@Base+0x944>
    28bc:			; <UNDEFINED> instruction: 0xf7ffd1f5
    28c0:	ldrtmi	fp, [r1], -r2, asr #17
    28c4:	ldmib	sp, {r0, r2, r4, sl, fp, ip, pc}^
    28c8:	strcs	r6, [r0, #-2838]	; 0xfffff4ea
    28cc:	ldrsbls	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
    28d0:	ldrb	r9, [r3], sl, lsl #20
    28d4:	vldmiapl	r1, {s19-s25}
    28d8:	eoreq	pc, r1, #1073741864	; 0x40000028
    28dc:	ldmdale	r0, {r0, r2, r3, r4, r9, fp, sp}
    28e0:			; <UNDEFINED> instruction: 0xf002e8df
    28e4:	svceq	0x000f0f13
    28e8:	tstne	r3, #15, 30	; 0x3c
    28ec:	svceq	0x000f0f13
    28f0:	svceq	0x00130f13
    28f4:	svceq	0x000f0f0f
    28f8:	svceq	0x000f0f0f
    28fc:	movwne	r0, #65295	; 0xff0f
    2900:	movwcs	r1, #787	; 0x313
    2904:			; <UNDEFINED> instruction: 0xf7ff461d
    2908:	bls	271348 <program_name@@Base+0x25c2b4>
    290c:			; <UNDEFINED> instruction: 0xf47f2a00
    2910:	ldrbmi	sl, [r9, #2987]	; 0xbab
    2914:	ldrmi	r4, [pc], -ip, lsl #12
    2918:	eorscs	fp, pc, #132, 30	; 0x210
    291c:	andcs	pc, fp, sl, lsl #16
    2920:	andeq	pc, r1, #-1073741822	; 0xc0000002
    2924:	svclt	0x00844591
    2928:			; <UNDEFINED> instruction: 0xf80a2022
    292c:			; <UNDEFINED> instruction: 0xf10b0002
    2930:	ldrmi	r0, [r1, #514]	; 0x202
    2934:	eorcs	fp, r2, r4, lsl #31
    2938:	andeq	pc, r2, sl, lsl #16
    293c:	andeq	pc, r3, #-1073741822	; 0xc0000002
    2940:	bleq	13ed74 <program_name@@Base+0x129ce0>
    2944:	svclt	0x00844591
    2948:			; <UNDEFINED> instruction: 0xf80a203f
    294c:	andcs	r0, r0, #2
    2950:			; <UNDEFINED> instruction: 0xf7ff4615
    2954:	bls	1b11d8 <program_name@@Base+0x19c144>
    2958:	ldrtmi	r4, [r1], -r3, lsr #12
    295c:	ldrsblt	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
    2960:	ldmib	sp, {r0, r1, r4, r7, r9, lr}^
    2964:			; <UNDEFINED> instruction: 0xf8dd4615
    2968:	eorsle	r9, ip, #80	; 0x50
    296c:	ldmib	sp, {r1, r3, r9, sl, lr}^
    2970:	and	r0, r3, r6, lsl #2
    2974:	ldmne	fp!, {r0, r9, ip, sp}
    2978:	ldmdble	r3!, {r3, r4, r7, r9, lr}
    297c:	stccs	12, cr5, [r0, #-820]	; 0xfffffccc
    2980:			; <UNDEFINED> instruction: 0x4611d1f8
    2984:	ldrbt	r9, [r9], -sl, lsl #20
    2988:	movwls	r2, #33537	; 0x8301
    298c:	movwcc	lr, #39373	; 0x99cd
    2990:	movwls	r2, #53760	; 0xd200
    2994:	blmi	cd43e8 <program_name@@Base+0xcbf354>
    2998:	ldrbtmi	r9, [fp], #-528	; 0xfffffdf0
    299c:	andsls	r9, r1, #-1342177280	; 0xb0000000
    29a0:	bcc	43e1c8 <program_name@@Base+0x429134>
    29a4:	ldmdalt	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    29a8:	mrc	6, 0, r4, cr8, cr10, {0}
    29ac:	blcs	111f4 <version_etc_copyright@@Base+0xc674>
    29b0:	andcs	fp, r0, #12, 30	; 0x30
    29b4:	andeq	pc, r1, #2
    29b8:	ldmdavc	fp, {r1, r3, r5, r6, r8, ip, sp, pc}
    29bc:	bcs	43e224 <program_name@@Base+0x429190>
    29c0:	ldrbmi	fp, [r9, #331]	; 0x14b
    29c4:			; <UNDEFINED> instruction: 0xf80abf88
    29c8:			; <UNDEFINED> instruction: 0xf812300b
    29cc:			; <UNDEFINED> instruction: 0xf10b3f01
    29d0:	blcs	55dc <version_etc_copyright@@Base+0xa5c>
    29d4:	ldrbmi	sp, [r9, #501]	; 0x1f5
    29d8:	movwcs	fp, #3972	; 0xf84
    29dc:	andcc	pc, fp, sl, lsl #16
    29e0:	bllt	15809e4 <program_name@@Base+0x156b950>
    29e4:	bls	294230 <program_name@@Base+0x27f19c>
    29e8:	strb	r2, [r7], -r0, lsl #10
    29ec:	movweq	pc, #8616	; 0x21a8	; <UNPREDICTABLE>
    29f0:			; <UNDEFINED> instruction: 0xf383fab3
    29f4:	movwls	r0, #43355	; 0xa95b
    29f8:	bllt	c809fc <program_name@@Base+0xc6b968>
    29fc:	strcs	r9, [r5], #-2834	; 0xfffff4ee
    2a00:	stmdbls	lr, {r0, r1, r4, r9, fp, ip, pc}
    2a04:	movwls	r9, #18473	; 0x4829
    2a08:	tstls	r2, r3, lsl #4
    2a0c:	ldrbmi	r9, [r0], -r1
    2a10:	bls	1e9630 <program_name@@Base+0x1d459c>
    2a14:	strls	r9, [r0], #-2321	; 0xfffff6ef
    2a18:			; <UNDEFINED> instruction: 0xffc8f7fe
    2a1c:			; <UNDEFINED> instruction: 0xf7ff4683
    2a20:	movwcs	fp, #2870	; 0xb36
    2a24:	ldrmi	r2, [sl], -r1, lsl #2
    2a28:			; <UNDEFINED> instruction: 0xf8cd930b
    2a2c:	tstls	r8, r4, asr #32
    2a30:	ldmdblt	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2a34:	tstls	r0, #0, 6
    2a38:	movwls	r4, #46747	; 0xb69b
    2a3c:	andcs	r9, r1, #1140850688	; 0x44000000
    2a40:	blmi	267670 <program_name@@Base+0x2525dc>
    2a44:	ldrbtmi	r9, [fp], #-520	; 0xfffffdf8
    2a48:	andls	r9, sp, #-1879048192	; 0x90000000
    2a4c:	bcc	43e274 <program_name@@Base+0x4291e0>
    2a50:	stmdalt	r7, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2a54:	b	15c0a54 <program_name@@Base+0x15ab9c0>
    2a58:	bl	dc0a58 <program_name@@Base+0xdab9c4>
    2a5c:	andeq	r1, r0, r0, asr #31
    2a60:	andeq	r1, r0, r8, lsr #31
    2a64:	andeq	r1, r0, r2, asr lr
    2a68:			; <UNDEFINED> instruction: 0x00001dba
    2a6c:	svcmi	0x00f0e92d
    2a70:	strmi	fp, [r5], -sp, lsl #1
    2a74:	pkhbtmi	r4, r9, ip, lsl #12
    2a78:			; <UNDEFINED> instruction: 0xf7fe4692
    2a7c:	svcmi	0x0043eac8
    2a80:	ldrbtmi	r2, [pc], #-3328	; 2a88 <__assert_fail@plt+0x19b4>
    2a84:	stmdavs	r3, {r1, r2, r3, r4, r5, fp, sp, lr}
    2a88:	blle	1f276b4 <program_name@@Base+0x1f12620>
    2a8c:	strmi	r4, [r0], r0, asr #22
    2a90:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    2a94:	lfmle	f4, 4, [ip], {171}	; 0xab
    2a98:	cmnmi	r0, #111	; 0x6f	; <UNPREDICTABLE>
    2a9c:	ble	1c13518 <program_name@@Base+0x1bfe484>
    2aa0:			; <UNDEFINED> instruction: 0xf1051d3b
    2aa4:	addsmi	r0, lr, #1024	; 0x400
    2aa8:	biceq	lr, fp, pc, asr #20
    2aac:			; <UNDEFINED> instruction: 0x4630d05d
    2ab0:	ldc2l	0, cr15, [sl, #-0]
    2ab4:	eorsvs	r4, r8, r6, lsl #12
    2ab8:	tstcs	r0, r6, lsr pc
    2abc:	ldmdavs	r8!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    2ac0:	andeq	lr, r0, #175104	; 0x2ac00
    2ac4:	sbceq	lr, r0, r6, lsl #22
    2ac8:			; <UNDEFINED> instruction: 0xf7fe00d2
    2acc:			; <UNDEFINED> instruction: 0xf8c7eab0
    2ad0:	bvs	ff9eead8 <program_name@@Base+0xff9d9a44>
    2ad4:	biceq	lr, r5, #6144	; 0x1800
    2ad8:	eorsne	pc, r5, r6, asr r8	; <UNPREDICTABLE>
    2adc:	andeq	pc, r8, #4, 2
    2ae0:			; <UNDEFINED> instruction: 0xf8d46858
    2ae4:			; <UNDEFINED> instruction: 0xf8d4b004
    2ae8:	strls	ip, [r4, -r8, lsr #32]
    2aec:	bleq	7ec20 <program_name@@Base+0x69b8c>
    2af0:	andls	r6, r8, #2555904	; 0x270000
    2af4:	movwls	r4, #46666	; 0xb64a
    2af8:	smlsdls	r0, r3, r6, r4
    2afc:			; <UNDEFINED> instruction: 0xf8cd9f08
    2b00:			; <UNDEFINED> instruction: 0xf8cdc00c
    2b04:	strls	fp, [r2, -r4]
    2b08:	andls	r9, r7, sl, lsl #2
    2b0c:			; <UNDEFINED> instruction: 0xff4ef7fe
    2b10:	addmi	r9, r1, #163840	; 0x28000
    2b14:	blmi	838ba4 <program_name@@Base+0x823b10>
    2b18:	stmdals	r7, {r0, r6, sl, fp, ip}
    2b1c:			; <UNDEFINED> instruction: 0xf846447b
    2b20:	addsmi	r1, r8, #53	; 0x35
    2b24:	tstls	r7, r3
    2b28:	ldmib	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2b2c:	strmi	r9, [r8], -r7, lsl #18
    2b30:			; <UNDEFINED> instruction: 0xf0009107
    2b34:	svcls	0x000bfcf5
    2b38:	ldrbmi	r6, [r3], -r6, ror #21
    2b3c:	strbmi	r6, [sl], -r5, lsr #21
    2b40:	ldrdgt	pc, [r0], -r4
    2b44:	rsbsvs	r9, r8, r7, lsl #18
    2b48:	stmib	sp, {r3, r8, r9, sl, fp, ip, pc}^
    2b4c:			; <UNDEFINED> instruction: 0xf8cd5603
    2b50:	stmib	sp, {lr, pc}^
    2b54:	andls	fp, r7, r1, lsl #14
    2b58:			; <UNDEFINED> instruction: 0xff28f7fe
    2b5c:	stmdals	r7, {r0, r3, r8, r9, fp, ip, pc}
    2b60:	andcc	pc, r0, r8, asr #17
    2b64:	pop	{r0, r2, r3, ip, sp, pc}
    2b68:	strdcs	r8, [r0], -r0
    2b6c:			; <UNDEFINED> instruction: 0xf0009307
    2b70:	blls	201f64 <program_name@@Base+0x1eced0>
    2b74:	ldm	r3, {r1, r2, r9, sl, lr}
    2b78:	eorsvs	r0, lr, r3
    2b7c:	andeq	lr, r3, r6, lsl #17
    2b80:			; <UNDEFINED> instruction: 0xf000e79a
    2b84:			; <UNDEFINED> instruction: 0xf7fefda5
    2b88:	svclt	0x0000eaa0
    2b8c:	strdeq	r2, [r1], -r6
    2b90:			; <UNDEFINED> instruction: 0x000125b4
    2b94:	andeq	r2, r1, r8, lsl #11
    2b98:	andeq	r2, r1, r8, ror r5
    2b9c:			; <UNDEFINED> instruction: 0x4604b570
    2ba0:	b	d40ba0 <program_name@@Base+0xd2bb0c>
    2ba4:	strmi	r6, [r5], -r6, lsl #16
    2ba8:	strtmi	fp, [r0], -ip, lsr #2
    2bac:			; <UNDEFINED> instruction: 0xf0002130
    2bb0:	eorvs	pc, lr, r5, ror sp	; <UNPREDICTABLE>
    2bb4:	stcmi	13, cr11, [r5], {112}	; 0x70
    2bb8:	ldrbtmi	r2, [ip], #-304	; 0xfffffed0
    2bbc:	strvc	pc, [r0], #1284	; 0x504
    2bc0:			; <UNDEFINED> instruction: 0xf0004620
    2bc4:	eorvs	pc, lr, fp, ror #26
    2bc8:	svclt	0x0000bd70
    2bcc:	ldrdeq	r2, [r1], -sl
    2bd0:	stmdavs	r0, {r3, r8, ip, sp, pc}
    2bd4:	stmdami	r3, {r4, r5, r6, r8, r9, sl, lr}
    2bd8:			; <UNDEFINED> instruction: 0xf5004478
    2bdc:	stmdavs	r0, {r7, ip, sp, lr}
    2be0:	svclt	0x00004770
    2be4:			; <UNDEFINED> instruction: 0x000124bc
    2be8:	andvs	fp, r1, r8, lsl #2
    2bec:	stmdami	r3, {r4, r5, r6, r8, r9, sl, lr}
    2bf0:			; <UNDEFINED> instruction: 0xf5004478
    2bf4:	andvs	r7, r1, r0, lsl #1
    2bf8:	svclt	0x00004770
    2bfc:	andeq	r2, r1, r4, lsr #9
    2c00:	orrslt	fp, r8, r0, lsr r4
    2c04:			; <UNDEFINED> instruction: 0xf100094c
    2c08:			; <UNDEFINED> instruction: 0xf0010308
    2c0c:			; <UNDEFINED> instruction: 0xf853011f
    2c10:	blx	956ca8 <program_name@@Base+0x941c14>
    2c14:	submi	pc, r2, r1
    2c18:	andeq	pc, r1, r0
    2c1c:	andeq	pc, r1, #2
    2c20:	rsbmi	r4, sl, sl, lsl #1
    2c24:	eorcs	pc, r4, r3, asr #16
    2c28:			; <UNDEFINED> instruction: 0x4770bc30
    2c2c:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    2c30:	addvc	pc, r0, r0, lsl #10
    2c34:	svclt	0x0000e7e6
    2c38:	andeq	r2, r1, r6, ror #8
    2c3c:	tstlt	r0, r3, lsl #12
    2c40:	subsvs	r6, r9, r8, asr r8
    2c44:	blmi	d4a0c <program_name@@Base+0xbf978>
    2c48:			; <UNDEFINED> instruction: 0xf503447b
    2c4c:	ldmdavs	r8, {r7, r8, r9, ip, sp, lr}^
    2c50:			; <UNDEFINED> instruction: 0x47706059
    2c54:	andeq	r2, r1, ip, asr #8
    2c58:	cmplt	r8, r8, lsl #10
    2c5c:	svclt	0x00182a00
    2c60:			; <UNDEFINED> instruction: 0xf04f2900
    2c64:	andvs	r0, r3, sl, lsl #6
    2c68:	stmib	r0, {r0, r1, r2, ip, lr, pc}^
    2c6c:	sfmlt	f1, 4, [r8, #-40]	; 0xffffffd8
    2c70:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    2c74:	addvc	pc, r0, r0, lsl #10
    2c78:			; <UNDEFINED> instruction: 0xf7fee7f0
    2c7c:	svclt	0x0000ea26
    2c80:	andeq	r2, r1, r2, lsr #8
    2c84:	mvnsmi	lr, sp, lsr #18
    2c88:	strmi	fp, [r6], -sl, lsl #1
    2c8c:	mvnlt	r9, r0, lsl ip
    2c90:	movwcs	lr, #35277	; 0x89cd
    2c94:			; <UNDEFINED> instruction: 0xf7fe9107
    2c98:	bvs	ff9fd388 <program_name@@Base+0xff9e82f4>
    2c9c:	movwcs	lr, #35293	; 0x89dd
    2ca0:			; <UNDEFINED> instruction: 0xf8d09907
    2ca4:	strmi	r8, [r5], -r0
    2ca8:	ldrtmi	r9, [r0], -r4, lsl #14
    2cac:			; <UNDEFINED> instruction: 0xf1046aa6
    2cb0:	stmib	sp, {r3, r8, r9, sl}^
    2cb4:	stmdavs	r6!, {r1, r9, sl, ip, sp, lr}^
    2cb8:	stmdavs	r4!, {r0, r9, sl, ip, pc}
    2cbc:			; <UNDEFINED> instruction: 0xf7fe9400
    2cc0:			; <UNDEFINED> instruction: 0xf8c5fe75
    2cc4:	andlt	r8, sl, r0
    2cc8:	ldrhhi	lr, [r0, #141]!	; 0x8d
    2ccc:	ldrbtmi	r4, [ip], #-3074	; 0xfffff3fe
    2cd0:	strvc	pc, [r0], #1284	; 0x504
    2cd4:	svclt	0x0000e7dc
    2cd8:	andeq	r2, r1, r6, asr #7
    2cdc:	svcmi	0x00f0e92d
    2ce0:	addlt	r4, fp, ip, lsl r6
    2ce4:	strmi	r4, [fp], -r3, lsl #13
    2ce8:	stccs	6, cr4, [r0], {21}
    2cec:	movwls	sp, #28731	; 0x703b
    2cf0:	stmib	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2cf4:	smlattcs	r0, r7, sl, r6
    2cf8:			; <UNDEFINED> instruction: 0xf1046862
    2cfc:	blls	1c5124 <program_name@@Base+0x1b0090>
    2d00:	svclt	0x0014428d
    2d04:			; <UNDEFINED> instruction: 0xf0424690
    2d08:	ldrbmi	r0, [sl], -r1, lsl #16
    2d0c:			; <UNDEFINED> instruction: 0xf8d09308
    2d10:	strmi	sl, [r6], -r0
    2d14:	strmi	r9, [r8], -r4, lsl #14
    2d18:			; <UNDEFINED> instruction: 0xf8cd6aa7
    2d1c:			; <UNDEFINED> instruction: 0xf8cd9008
    2d20:	strls	r8, [r3, -r4]
    2d24:	strls	r6, [r0, -r7, lsr #16]
    2d28:	mcr2	7, 2, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    2d2c:	andls	r1, r9, r1, asr #24
    2d30:	strmi	r9, [r8], -r7, lsl #2
    2d34:	blx	ffd3ed3e <program_name@@Base+0xffd29caa>
    2d38:	ldrbmi	r6, [sl], -r7, ror #21
    2d3c:	movwne	lr, #31197	; 0x79dd
    2d40:	bvs	fe9e8958 <program_name@@Base+0xfe9d38c4>
    2d44:	stmdbhi	r1, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    2d48:	stmdavs	r4!, {r0, r1, r8, r9, sl, ip, pc}
    2d4c:	strmi	r9, [r3], r0, lsl #8
    2d50:	mcr2	7, 1, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    2d54:	andge	pc, r0, r6, asr #17
    2d58:	blls	26f194 <program_name@@Base+0x25a100>
    2d5c:	ldrbmi	r6, [r8], -fp, lsr #32
    2d60:	pop	{r0, r1, r3, ip, sp, pc}
    2d64:	stcmi	15, cr8, [r2], {240}	; 0xf0
    2d68:			; <UNDEFINED> instruction: 0xf504447c
    2d6c:	ldr	r7, [lr, r0, lsl #9]!
    2d70:	andeq	r2, r1, ip, lsr #6
    2d74:	andcs	r4, r0, #19922944	; 0x1300000
    2d78:	svclt	0x00b0f7ff
    2d7c:	blmi	6155e0 <program_name@@Base+0x60054c>
    2d80:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    2d84:	ldrblt	r6, [r0, #-2066]!	; 0xfffff7ee
    2d88:	ldmdavs	lr, {r0, r9, fp, sp}
    2d8c:			; <UNDEFINED> instruction: 0xf1a6dd0a
    2d90:	ldrtmi	r0, [r4], -r8, lsl #10
    2d94:	strbeq	lr, [r2, #2821]	; 0xb05
    2d98:	strcc	r6, [r8], #-2272	; 0xfffff720
    2d9c:	stm	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2da0:	mvnsle	r4, ip, lsr #5
    2da4:	ldmdavs	r0!, {r0, r1, r2, r3, sl, fp, lr}^
    2da8:	adcmi	r4, r0, #124, 8	; 0x7c000000
    2dac:			; <UNDEFINED> instruction: 0xf7fed007
    2db0:	blmi	37cf98 <program_name@@Base+0x367f04>
    2db4:	addvc	pc, r0, #1325400064	; 0x4f000000
    2db8:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    2dbc:	cfstrsmi	mvf2, [fp], {1}
    2dc0:	cfstrsne	mvf4, [r5, #-496]!	; 0xfffffe10
    2dc4:	andle	r4, r3, lr, lsr #5
    2dc8:			; <UNDEFINED> instruction: 0xf7fe4630
    2dcc:	eorvs	lr, r5, sl, ror #16
    2dd0:	andcs	r4, r1, #7168	; 0x1c00
    2dd4:	andsvs	r4, sl, fp, ror r4
    2dd8:	svclt	0x0000bd70
    2ddc:	andeq	r2, r1, r4, asr #5
    2de0:	strdeq	r2, [r1], -r6
    2de4:	andeq	r2, r1, ip, ror #5
    2de8:	andeq	r2, r1, r0, asr #5
    2dec:			; <UNDEFINED> instruction: 0x000122b8
    2df0:	andeq	r2, r1, r0, ror r2
    2df4:			; <UNDEFINED> instruction: 0xf04f4b03
    2df8:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
    2dfc:	orrvc	pc, r0, #12582912	; 0xc00000
    2e00:	svclt	0x0000e634
    2e04:	muleq	r1, sl, r2
    2e08:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    2e0c:	orrvc	pc, r0, #12582912	; 0xc00000
    2e10:	svclt	0x0000e62c
    2e14:	andeq	r2, r1, sl, lsl #5
    2e18:	strmi	r4, [r1], -r4, lsl #22
    2e1c:	rscscc	pc, pc, #79	; 0x4f
    2e20:	ldrbtmi	r2, [fp], #-0
    2e24:	orrvc	pc, r0, #12582912	; 0xc00000
    2e28:	svclt	0x0000e620
    2e2c:	andeq	r2, r1, r2, ror r2
    2e30:	strmi	r4, [sl], -r5, lsl #22
    2e34:	ldrbtmi	fp, [fp], #-1040	; 0xfffffbf0
    2e38:			; <UNDEFINED> instruction: 0xf5034604
    2e3c:	strtmi	r7, [r1], -r0, lsl #7
    2e40:			; <UNDEFINED> instruction: 0xf85d2000
    2e44:	ldr	r4, [r1], -r4, lsl #22
    2e48:	andeq	r2, r1, lr, asr r2
    2e4c:	addslt	fp, r1, r0, lsr r5
    2e50:	ldrmi	sl, [r5], -r3, lsl #22
    2e54:	strmi	r4, [r4], -pc, lsl #20
    2e58:	ldrmi	r9, [r8], -r1, lsl #6
    2e5c:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
    2e60:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    2e64:			; <UNDEFINED> instruction: 0xf04f930f
    2e68:			; <UNDEFINED> instruction: 0xf7fe0300
    2e6c:	blls	82320 <program_name@@Base+0x6d28c>
    2e70:	rscscc	pc, pc, #79	; 0x4f
    2e74:	strtmi	r4, [r0], -r9, lsr #12
    2e78:	ldc2l	7, cr15, [r8, #1020]!	; 0x3fc
    2e7c:	blmi	1956a0 <program_name@@Base+0x18060c>
    2e80:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2e84:	blls	3dcef4 <program_name@@Base+0x3c7e60>
    2e88:	qaddle	r4, sl, r1
    2e8c:	ldclt	0, cr11, [r0, #-68]!	; 0xffffffbc
    2e90:	ldmda	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2e94:	andeq	r2, r1, r6, ror r0
    2e98:	andeq	r0, r0, r8, ror #1
    2e9c:	andeq	r2, r1, r4, asr r0
    2ea0:	addslt	fp, r1, r0, lsr r5
    2ea4:	movwls	r4, #5636	; 0x1604
    2ea8:	andls	sl, r0, #3072	; 0xc00
    2eac:	ldrmi	r4, [r8], -pc, lsl #20
    2eb0:	movwls	r9, #3328	; 0xd00
    2eb4:	blmi	3940a4 <program_name@@Base+0x37f010>
    2eb8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    2ebc:			; <UNDEFINED> instruction: 0xf04f930f
    2ec0:			; <UNDEFINED> instruction: 0xf7fe0300
    2ec4:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}^
    2ec8:	strtmi	r3, [r9], -r0, lsl #4
    2ecc:			; <UNDEFINED> instruction: 0xf7ff4620
    2ed0:	bmi	24260c <program_name@@Base+0x22d578>
    2ed4:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    2ed8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2edc:	subsmi	r9, sl, pc, lsl #22
    2ee0:	andslt	sp, r1, r1, lsl #2
    2ee4:			; <UNDEFINED> instruction: 0xf7febd30
    2ee8:	svclt	0x0000e80e
    2eec:	andeq	r2, r1, r0, lsr #32
    2ef0:	andeq	r0, r0, r8, ror #1
    2ef4:	strdeq	r1, [r1], -lr
    2ef8:	strmi	r4, [r1], -sl, lsl #12
    2efc:			; <UNDEFINED> instruction: 0xf7ff2000
    2f00:	svclt	0x0000bfa5
    2f04:			; <UNDEFINED> instruction: 0x460cb410
    2f08:			; <UNDEFINED> instruction: 0x46014613
    2f0c:	andcs	r4, r0, r2, lsr #12
    2f10:	blmi	14108c <program_name@@Base+0x12bff8>
    2f14:	svclt	0x00c4f7ff
    2f18:	mvnsmi	lr, sp, lsr #18
    2f1c:	bmi	75477c <program_name@@Base+0x73f6e8>
    2f20:	ldcmi	0, cr11, [sp], {142}	; 0x8e
    2f24:	blmi	754944 <program_name@@Base+0x73f8b0>
    2f28:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    2f2c:			; <UNDEFINED> instruction: 0xf5044688
    2f30:	cfstrsge	mvf7, [r1, #-512]	; 0xfffffe00
    2f34:	ldmdbeq	r7!, {r0, r1, r4, r6, r7, fp, ip, lr}^
    2f38:	stfeqd	f7, [ip], {13}
    2f3c:	ldreq	pc, [pc], -r6
    2f40:	movwls	r6, #55323	; 0xd81b
    2f44:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2f48:	strgt	ip, [pc, #-3087]	; 2341 <__assert_fail@plt+0x126d>
    2f4c:	strgt	ip, [pc, #-3087]	; 2345 <__assert_fail@plt+0x1271>
    2f50:	muleq	pc, r4, r8	; <UNPREDICTABLE>
    2f54:	andeq	lr, pc, r5, lsl #17
    2f58:			; <UNDEFINED> instruction: 0xf85cab01
    2f5c:	strbmi	r5, [r2], -r7, lsr #32
    2f60:	andcs	r4, r0, r1, ror r6
    2f64:	vst1.8	{d15-d16}, [r6 :128], r5
    2f68:			; <UNDEFINED> instruction: 0xf00443e4
    2f6c:	adcsmi	r0, r4, r1, lsl #8
    2f70:			; <UNDEFINED> instruction: 0xf84c406c
    2f74:			; <UNDEFINED> instruction: 0xf7ff4027
    2f78:	bmi	282564 <program_name@@Base+0x26d4d0>
    2f7c:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    2f80:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2f84:	subsmi	r9, sl, sp, lsl #22
    2f88:	andlt	sp, lr, r2, lsl #2
    2f8c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    2f90:	svc	0x00b8f7fd
    2f94:	andeq	r1, r1, ip, lsr #31
    2f98:	andeq	r2, r1, sl, ror #2
    2f9c:	andeq	r0, r0, r8, ror #1
    2fa0:	andeq	r1, r1, r6, asr pc
    2fa4:			; <UNDEFINED> instruction: 0xf04f460a
    2fa8:			; <UNDEFINED> instruction: 0xf7ff31ff
    2fac:	svclt	0x0000bfb5
    2fb0:			; <UNDEFINED> instruction: 0xf04f223a
    2fb4:			; <UNDEFINED> instruction: 0xf7ff31ff
    2fb8:	svclt	0x0000bfaf
    2fbc:			; <UNDEFINED> instruction: 0xf7ff223a
    2fc0:	svclt	0x0000bfab
    2fc4:	mvnsmi	lr, sp, lsr #18
    2fc8:	bmi	694a10 <program_name@@Base+0x67f97c>
    2fcc:	blmi	6af23c <program_name@@Base+0x69a1a8>
    2fd0:	ldrbtmi	r4, [sl], #-1543	; 0xfffff9f9
    2fd4:	strtmi	r4, [r0], -ip, ror #12
    2fd8:	ldmpl	r3, {r0, r2, r3, r8, sl, fp, sp, pc}^
    2fdc:	tstls	r9, #1769472	; 0x1b0000
    2fe0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2fe4:	stc2l	7, cr15, [lr], #-1016	; 0xfffffc08
    2fe8:	strgt	ip, [pc, #-3087]	; 23e1 <__assert_fail@plt+0x130d>
    2fec:			; <UNDEFINED> instruction: 0xf8ddcc0f
    2ff0:	strgt	ip, [pc, #-64]	; 2fb8 <__assert_fail@plt+0x1ee4>
    2ff4:	streq	lr, [ip], -pc, ror #20
    2ff8:	muleq	pc, r4, r8	; <UNPREDICTABLE>
    2ffc:	strvs	pc, [r0], #6
    3000:	streq	lr, [ip], #-2692	; 0xfffff57c
    3004:	stm	r5, {r4, sl, ip, pc}
    3008:	blge	34304c <program_name@@Base+0x32dfb8>
    300c:	rscscc	pc, pc, #79	; 0x4f
    3010:	ldrtmi	r4, [r8], -r1, asr #12
    3014:	stc2	7, cr15, [sl, #-1020]!	; 0xfffffc04
    3018:	blmi	1d5840 <program_name@@Base+0x1c07ac>
    301c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3020:	blls	65d090 <program_name@@Base+0x647ffc>
    3024:	qaddle	r4, sl, r2
    3028:	pop	{r1, r3, r4, ip, sp, pc}
    302c:			; <UNDEFINED> instruction: 0xf7fd81f0
    3030:	svclt	0x0000ef6a
    3034:	andeq	r1, r1, r2, lsl #30
    3038:	andeq	r0, r0, r8, ror #1
    303c:			; <UNDEFINED> instruction: 0x00011eb8
    3040:	mvnsmi	lr, sp, lsr #18
    3044:	ldcmi	0, cr11, [lr], {144}	; 0x90
    3048:			; <UNDEFINED> instruction: 0xf8df460f
    304c:			; <UNDEFINED> instruction: 0x4616c078
    3050:	cfldrsmi	mvf4, [sp, #-496]	; 0xfffffe10
    3054:	strvc	pc, [r0], #1284	; 0x504
    3058:	ldrbtmi	r9, [ip], #1
    305c:	stcgt	6, cr4, [pc], {158}	; 0x9e
    3060:	stmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    3064:	andpl	pc, r5, ip, asr r8	; <UNPREDICTABLE>
    3068:	svclt	0x00182e00
    306c:			; <UNDEFINED> instruction: 0xf8dd2f00
    3070:	stmdavs	sp!, {r2, lr, pc}
    3074:			; <UNDEFINED> instruction: 0xf04f950f
    3078:	strbmi	r0, [r5], -r0, lsl #10
    307c:	cfstr32gt	mvfx12, [pc], {15}
    3080:	ldm	r4, {r0, r1, r2, r3, r8, sl, lr, pc}
    3084:			; <UNDEFINED> instruction: 0xf04f000f
    3088:	strls	r0, [r3], #-1034	; 0xfffffbf6
    308c:	andeq	lr, pc, r5, lsl #17
    3090:	bls	5b70e8 <program_name@@Base+0x5a2054>
    3094:	ldrbtmi	r4, [r1], -r3, asr #12
    3098:	stmib	sp, {r5, r6, r9, sl, lr}^
    309c:			; <UNDEFINED> instruction: 0xf7ff760d
    30a0:	bmi	2c243c <program_name@@Base+0x2ad3a8>
    30a4:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    30a8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    30ac:	subsmi	r9, sl, pc, lsl #22
    30b0:	andslt	sp, r0, r2, lsl #2
    30b4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    30b8:	svc	0x0024f7fd
    30bc:	stmda	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    30c0:	andeq	r2, r1, r4, asr #32
    30c4:	andeq	r1, r1, sl, ror lr
    30c8:	andeq	r0, r0, r8, ror #1
    30cc:	andeq	r1, r1, lr, lsr #28
    30d0:	addlt	fp, r2, r0, lsl r5
    30d4:	ldrbtcc	pc, [pc], #79	; 30dc <__assert_fail@plt+0x2008>	; <UNPREDICTABLE>
    30d8:			; <UNDEFINED> instruction: 0xf7ff9400
    30dc:			; <UNDEFINED> instruction: 0xb002ffb1
    30e0:	svclt	0x0000bd10
    30e4:	addlt	fp, r2, r0, lsl r5
    30e8:	ldrmi	r4, [r3], -ip, lsl #12
    30ec:	strtmi	r4, [r2], -r1, lsl #12
    30f0:			; <UNDEFINED> instruction: 0xf04f2000
    30f4:	strls	r3, [r0], #-1279	; 0xfffffb01
    30f8:			; <UNDEFINED> instruction: 0xffa2f7ff
    30fc:	ldclt	0, cr11, [r0, #-8]
    3100:	addlt	fp, r3, r0, lsr r5
    3104:	ldrmi	r4, [r4], -sp, lsl #12
    3108:	movwls	r4, #1537	; 0x601
    310c:	strtmi	r4, [r3], -sl, lsr #12
    3110:			; <UNDEFINED> instruction: 0xf7ff2000
    3114:	mullt	r3, r5, pc	; <UNPREDICTABLE>
    3118:	svclt	0x0000bd30
    311c:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    3120:	strt	r3, [r3], #772	; 0x304
    3124:	andeq	r1, r1, r6, lsr #30
    3128:	strmi	r4, [sl], -r5, lsl #22
    312c:	ldrbtmi	fp, [fp], #-1040	; 0xfffffbf0
    3130:	movwcc	r4, #17924	; 0x4604
    3134:	andcs	r4, r0, r1, lsr #12
    3138:	blmi	1412b4 <program_name@@Base+0x12c220>
    313c:	svclt	0x0000e496
    3140:	andeq	r1, r1, r6, lsl pc
    3144:			; <UNDEFINED> instruction: 0xf04f4b02
    3148:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
    314c:	str	r3, [sp], #772	; 0x304
    3150:	strdeq	r1, [r1], -sl
    3154:	strmi	r4, [r1], -r3, lsl #22
    3158:	rscscc	pc, pc, #79	; 0x4f
    315c:	ldrbtmi	r2, [fp], #-0
    3160:	str	r3, [r3], #772	; 0x304
    3164:	andeq	r1, r1, r6, ror #29
    3168:	strdlt	fp, [r9], r0
    316c:	strmi	r4, [r4], -r6, lsl #31
    3170:			; <UNDEFINED> instruction: 0x560ee9dd
    3174:	orrlt	r4, r1, #2130706432	; 0x7f000000
    3178:	bmi	fe127980 <program_name@@Base+0xfe1128ec>
    317c:	strmi	r9, [fp], -r1, lsl #6
    3180:	tstcs	r1, sl, ror r4
    3184:	svc	0x0066f7fd
    3188:	andcs	r4, r5, #2113536	; 0x204000
    318c:	ldrbtmi	r2, [r9], #-0
    3190:	mrc	7, 5, APSR_nzcv, cr2, cr13, {7}
    3194:	vpmin.s8	q10, q0, <illegal reg q15.5>
    3198:	smlattcs	r1, r2, ip, r7
    319c:			; <UNDEFINED> instruction: 0xf8cd58ba
    31a0:	strmi	ip, [r3], -r0
    31a4:			; <UNDEFINED> instruction: 0xf7fd4620
    31a8:	ldmdbmi	fp!, {r1, r2, r4, r6, r8, r9, sl, fp, sp, lr, pc}^
    31ac:	andcs	r2, r0, r5, lsl #4
    31b0:			; <UNDEFINED> instruction: 0xf7fd4479
    31b4:	strtmi	lr, [r1], -r2, lsr #29
    31b8:	mrc	7, 2, APSR_nzcv, cr2, cr13, {7}
    31bc:	vceq.f32	d2, d0, d9
    31c0:	ldm	pc, {r0, r2, r3, r4, r6, r7, pc}^	; <UNPREDICTABLE>
    31c4:	sbcseq	pc, pc, r6, lsl r0	; <UNPREDICTABLE>
    31c8:	eorseq	r0, pc, r0, lsr r0	; <UNPREDICTABLE>
    31cc:	rsbeq	r0, r3, r0, asr r0
    31d0:	addeq	r0, sp, r7, ror r0
    31d4:	adcseq	r0, pc, r5, lsr #1
    31d8:	movwls	r0, #18
    31dc:	bmi	1bd4a30 <program_name@@Base+0x1bbf99c>
    31e0:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    31e4:	svc	0x0036f7fd
    31e8:	stmdbmi	sp!, {r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
    31ec:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    31f0:			; <UNDEFINED> instruction: 0xf7fd2000
    31f4:	ldmib	r5, {r1, r7, r9, sl, fp, sp, lr, pc}^
    31f8:	strmi	r1, [r2], -r7, lsl #12
    31fc:	ldmib	r5, {r5, r9, sl, lr}^
    3200:	strls	r3, [r7], -r5, lsl #8
    3204:	tstls	r6, lr, lsr #18
    3208:	strls	r6, [r5], #-2281	; 0xfffff717
    320c:	movwls	r6, #18604	; 0x48ac
    3210:	stmib	sp, {r0, r1, r3, r5, r6, fp, sp, lr}^
    3214:	tstcs	r1, r2, lsl #12
    3218:	strcc	lr, [r0], #-2509	; 0xfffff633
    321c:			; <UNDEFINED> instruction: 0xf7fd682b
    3220:	andlt	lr, r9, sl, lsl pc
    3224:	ldmdbmi	pc, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^	; <UNPREDICTABLE>
    3228:	andcs	r2, r0, r5, lsl #4
    322c:			; <UNDEFINED> instruction: 0xf7fd4479
    3230:	stmdavs	fp!, {r2, r5, r6, r9, sl, fp, sp, lr, pc}
    3234:	strmi	r2, [r2], -r1, lsl #2
    3238:	andlt	r4, r9, r0, lsr #12
    323c:	ldrhtmi	lr, [r0], #141	; 0x8d
    3240:	svclt	0x0006f7fd
    3244:	andcs	r4, r5, #88, 18	; 0x160000
    3248:	ldrbtmi	r2, [r9], #-0
    324c:	mrc	7, 2, APSR_nzcv, cr4, cr13, {7}
    3250:	stmdavs	fp!, {r1, r2, r3, r5, r6, fp, sp, lr}
    3254:	strls	r2, [lr], -r1, lsl #2
    3258:	strtmi	r4, [r0], -r2, lsl #12
    325c:	pop	{r0, r3, ip, sp, pc}
    3260:			; <UNDEFINED> instruction: 0xf7fd40f0
    3264:	ldmdbmi	r1, {r0, r2, r4, r5, r6, r7, r9, sl, fp, ip, sp, pc}^
    3268:	andcs	r2, r0, r5, lsl #4
    326c:			; <UNDEFINED> instruction: 0xf7fd4479
    3270:	ldmib	r5, {r2, r6, r9, sl, fp, sp, lr, pc}^
    3274:	stmdavs	fp!, {r0, r8, r9, sl, sp, lr}
    3278:	stmib	sp, {r0, r8, sp}^
    327c:	strmi	r6, [r2], -lr, lsl #14
    3280:	andlt	r4, r9, r0, lsr #12
    3284:	ldrhtmi	lr, [r0], #141	; 0x8d
    3288:	mcrlt	7, 7, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    328c:	andcs	r4, r5, #72, 18	; 0x120000
    3290:	ldrbtmi	r2, [r9], #-0
    3294:	mrc	7, 1, APSR_nzcv, cr0, cr13, {7}
    3298:	ldrdvs	lr, [r2, -r5]
    329c:	tstls	r2, fp, ror #16
    32a0:	stmib	sp, {r0, r8, sp}^
    32a4:	stmdavs	fp!, {r9, sl, ip, sp}
    32a8:	strtmi	r4, [r0], -r2, lsl #12
    32ac:	mrc	7, 6, APSR_nzcv, cr2, cr13, {7}
    32b0:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    32b4:	andcs	r4, r5, #1032192	; 0xfc000
    32b8:	ldrbtmi	r2, [r9], #-0
    32bc:	mrc	7, 0, APSR_nzcv, cr12, cr13, {7}
    32c0:			; <UNDEFINED> instruction: 0x1603e9d5
    32c4:	strtmi	r4, [r0], -r2, lsl #12
    32c8:	strcc	lr, [r1], #-2517	; 0xfffff62b
    32cc:	strne	lr, [r2], -sp, asr #19
    32d0:	stmib	sp, {r0, r8, sp}^
    32d4:	stmdavs	fp!, {sl, ip, sp}
    32d8:	mrc	7, 5, APSR_nzcv, cr12, cr13, {7}
    32dc:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    32e0:	andcs	r4, r5, #868352	; 0xd4000
    32e4:	ldrbtmi	r2, [r9], #-0
    32e8:	mcr	7, 0, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    32ec:	movwvs	lr, #18901	; 0x49d5
    32f0:	strtmi	r4, [r0], -r2, lsl #12
    32f4:	ldrdmi	lr, [r2, -r5]
    32f8:	stmdavs	fp!, {r2, r8, r9, ip, pc}^
    32fc:	strne	lr, [r2], -sp, asr #19
    3300:	stmib	sp, {r0, r8, sp}^
    3304:	stmdavs	fp!, {sl, ip, sp}
    3308:	mcr	7, 5, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    330c:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    3310:	andcs	r4, r5, #688128	; 0xa8000
    3314:	ldrbtmi	r2, [r9], #-0
    3318:	stcl	7, cr15, [lr, #1012]!	; 0x3f4
    331c:			; <UNDEFINED> instruction: 0x3705e9d5
    3320:			; <UNDEFINED> instruction: 0x1603e9d5
    3324:	strmi	r9, [r2], -r5, lsl #14
    3328:	stmiavs	ip!, {r5, r9, sl, lr}
    332c:	stmdavs	fp!, {r2, r8, r9, ip, pc}^
    3330:	strne	lr, [r2], -sp, asr #19
    3334:	stmib	sp, {r0, r8, sp}^
    3338:	stmdavs	fp!, {sl, ip, sp}
    333c:	mcr	7, 4, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    3340:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    3344:	andcs	r4, r5, #491520	; 0x78000
    3348:	ldrbtmi	r2, [r9], #-0
    334c:	ldcl	7, cr15, [r4, #1012]	; 0x3f4
    3350:	ldrdvc	lr, [r6, -r5]
    3354:	movwvs	lr, #18901	; 0x49d5
    3358:	stmiavs	r9!, {r1, r2, r8, ip, pc}^
    335c:	strmi	r9, [r2], -r5, lsl #14
    3360:	stmiavs	ip!, {r5, r9, sl, lr}
    3364:	stmdavs	fp!, {r2, r8, r9, ip, pc}^
    3368:	strne	lr, [r2], -sp, asr #19
    336c:	stmib	sp, {r0, r8, sp}^
    3370:	stmdavs	fp!, {sl, ip, sp}
    3374:	mcr	7, 3, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    3378:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    337c:	andcs	r4, r5, #278528	; 0x44000
    3380:			; <UNDEFINED> instruction: 0xe7354479
    3384:	mcr	7, 5, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    3388:	andeq	r1, r1, r0, ror #26
    338c:	andeq	r1, r0, r4, lsl r7
    3390:	andeq	r1, r0, sl, lsl r7
    3394:	andeq	r0, r0, r8, lsl r1
    3398:	strdeq	r1, [r0], -ip
    339c:			; <UNDEFINED> instruction: 0x000016be
    33a0:	muleq	r0, r6, r8
    33a4:	andeq	r1, r0, ip, asr #14
    33a8:	andeq	r1, r0, lr, lsr r7
    33ac:	andeq	r1, r0, r4, lsr r7
    33b0:	andeq	r1, r0, sl, lsr #14
    33b4:	andeq	r1, r0, r2, lsr #14
    33b8:	andeq	r1, r0, sl, lsl r7
    33bc:	andeq	r1, r0, r2, lsl r7
    33c0:	andeq	r1, r0, sl, lsl #14
    33c4:	andeq	r1, r0, r8, lsr r7
    33c8:	strdlt	fp, [r3], r0
    33cc:	ldmdavs	ip!, {r3, r8, r9, sl, fp, ip, pc}
    33d0:			; <UNDEFINED> instruction: 0x463db134
    33d4:			; <UNDEFINED> instruction: 0xf8552400
    33d8:	strcc	r6, [r1], #-3844	; 0xfffff0fc
    33dc:	mvnsle	r2, r0, lsl #28
    33e0:	strvc	lr, [r0], #-2509	; 0xfffff633
    33e4:	mcr2	7, 6, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    33e8:	ldcllt	0, cr11, [r0, #12]!
    33ec:	strdlt	fp, [pc], r0
    33f0:	mcrge	13, 0, r4, cr2, cr1, {0}
    33f4:	ldrbtmi	r4, [sp], #-3089	; 0xfffff3ef
    33f8:	stmdbpl	ip!, {r2, r4, r8, r9, sl, fp, ip, pc}
    33fc:	strls	r6, [sp], #-2084	; 0xfffff7dc
    3400:	streq	pc, [r0], #-79	; 0xffffffb1
    3404:			; <UNDEFINED> instruction: 0xf8572400
    3408:			; <UNDEFINED> instruction: 0xf8465b04
    340c:	tstlt	r5, r4, lsl #30
    3410:	cfstrscs	mvf3, [sl], {1}
    3414:	strls	sp, [r1], #-503	; 0xfffffe09
    3418:	strls	sl, [r0], #-3075	; 0xfffff3fd
    341c:	mcr2	7, 5, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    3420:	blmi	195c44 <program_name@@Base+0x180bb0>
    3424:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3428:	blls	35d498 <program_name@@Base+0x348404>
    342c:	qaddle	r4, sl, r1
    3430:	ldcllt	0, cr11, [r0, #60]!	; 0x3c
    3434:	stcl	7, cr15, [r6, #-1012]!	; 0xfffffc0c
    3438:	ldrdeq	r1, [r1], -lr
    343c:	andeq	r0, r0, r8, ror #1
    3440:			; <UNDEFINED> instruction: 0x00011ab0
    3444:	ldrblt	fp, [r0, #1032]!	; 0x408
    3448:	ldcmi	0, cr11, [r5, #-568]	; 0xfffffdc8
    344c:	ldcmi	14, cr10, [r5], {19}
    3450:	ldrbtmi	sl, [sp], #-3842	; 0xfffff0fe
    3454:	blcc	1415b4 <program_name@@Base+0x12c520>
    3458:	stmdavs	r4!, {r2, r3, r5, r8, fp, ip, lr}
    345c:			; <UNDEFINED> instruction: 0xf04f940d
    3460:	strcs	r0, [r0], #-1024	; 0xfffffc00
    3464:			; <UNDEFINED> instruction: 0xf8569602
    3468:			; <UNDEFINED> instruction: 0xf8475b04
    346c:	tstlt	r5, r4, lsl #30
    3470:	cfstrscs	mvf3, [sl], {1}
    3474:	strls	sp, [r1], #-503	; 0xfffffe09
    3478:	strls	sl, [r0], #-3075	; 0xfffff3fd
    347c:	mrc2	7, 3, pc, cr4, cr15, {7}
    3480:	blmi	215cac <program_name@@Base+0x200c18>
    3484:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3488:	blls	35d4f8 <program_name@@Base+0x348464>
    348c:	qaddle	r4, sl, r4
    3490:	pop	{r1, r2, r3, ip, sp, pc}
    3494:	strdlt	r4, [r1], -r0
    3498:			; <UNDEFINED> instruction: 0xf7fd4770
    349c:	svclt	0x0000ed34
    34a0:	andeq	r1, r1, r2, lsl #21
    34a4:	andeq	r0, r0, r8, ror #1
    34a8:	andeq	r1, r1, r0, asr sl
    34ac:	andcs	r4, r5, #20, 18	; 0x50000
    34b0:	ldrbtmi	fp, [r9], #-1296	; 0xfffffaf0
    34b4:	ldcmi	0, cr2, [r3], {-0}
    34b8:	ldc	7, cr15, [lr, #-1012]	; 0xfffffc0c
    34bc:	ldrbtmi	r4, [ip], #-2578	; 0xfffff5ee
    34c0:			; <UNDEFINED> instruction: 0x4601447a
    34c4:			; <UNDEFINED> instruction: 0xf7fd2001
    34c8:	ldmdbmi	r0, {r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    34cc:	andcs	r2, r0, r5, lsl #4
    34d0:			; <UNDEFINED> instruction: 0xf7fd4479
    34d4:	blmi	3be924 <program_name@@Base+0x3a9890>
    34d8:	ldrbtmi	r4, [fp], #-2574	; 0xfffff5f2
    34dc:			; <UNDEFINED> instruction: 0x4601447a
    34e0:			; <UNDEFINED> instruction: 0xf7fd2001
    34e4:	stmdbmi	ip, {r1, r3, r5, r7, r8, sl, fp, sp, lr, pc}
    34e8:	andcs	r2, r0, r5, lsl #4
    34ec:			; <UNDEFINED> instruction: 0xf7fd4479
    34f0:	blmi	2be908 <program_name@@Base+0x2a9874>
    34f4:	pop	{r0, r1, r5, r6, r7, fp, ip, lr}
    34f8:	ldmdavs	r9, {r4, lr}
    34fc:	stclt	7, cr15, [lr], #1012	; 0x3f4
    3500:	andeq	r1, r0, r2, asr #12
    3504:	andeq	r1, r1, r6, lsl sl
    3508:	andeq	r1, r0, ip, asr #12
    350c:	andeq	r1, r0, r4, asr r6
    3510:	andeq	r1, r0, sl, asr #2
    3514:	andeq	r1, r0, r0, ror r1
    3518:	andeq	r1, r0, ip, asr #12
    351c:	andeq	r0, r0, r4, lsl #2
    3520:			; <UNDEFINED> instruction: 0x4604b510
    3524:	ldc	7, cr15, [r6, #-1012]!	; 0xfffffc0c
    3528:	svclt	0x00183c00
    352c:	stmdacs	r0, {r0, sl, sp}
    3530:	strcs	fp, [r0], #-3864	; 0xfffff0e8
    3534:	vldrlt.16	s22, [r0, #-8]	; <UNPREDICTABLE>
    3538:			; <UNDEFINED> instruction: 0xf8caf000
    353c:	stmdami	r0, {r0, r2, r3, r5, r8, fp, sp, lr, pc}
    3540:			; <UNDEFINED> instruction: 0xbc01fba0
    3544:	movweq	pc, #444	; 0x1bc	; <UNPREDICTABLE>
    3548:	movwcs	fp, #7960	; 0x1f18
    354c:	svceq	0x0000f1bb
    3550:	stmdblt	fp!, {r1, r2, r8, r9, fp, ip, lr, pc}
    3554:			; <UNDEFINED> instruction: 0xf000fb01
    3558:	stmdami	r0, {r0, r2, r3, r4, r5, r7, fp, sp, lr, pc}
    355c:	svclt	0x00e0f7ff
    3560:			; <UNDEFINED> instruction: 0xf8b6f000
    3564:	svclt	0x00dcf7ff
    3568:	ldrlt	r1, [r0, #-3587]	; 0xfffff1fd
    356c:	movwcs	fp, #7960	; 0x1f18
    3570:	svclt	0x00182900
    3574:	ldmdblt	r3, {r8, r9, sp}^
    3578:			; <UNDEFINED> instruction: 0xf7fd460c
    357c:	mcrne	12, 1, lr, cr1, cr0, {6}
    3580:	tstcs	r1, r8, lsl pc
    3584:	svclt	0x00182800
    3588:	stmdblt	r1!, {r8, sp}
    358c:			; <UNDEFINED> instruction: 0xf7fdbd10
    3590:	andcs	lr, r0, r8, lsl #25
    3594:			; <UNDEFINED> instruction: 0xf000bd10
    3598:	svclt	0x0000f89b
    359c:	blx	fe870a86 <program_name@@Base+0xfe85b9f2>
    35a0:	cfsh64ne	mvdx4, mvdx11, #2
    35a4:	movwcs	fp, #7960	; 0x1f18
    35a8:	blle	18e5b0 <program_name@@Base+0x17951c>
    35ac:	blx	b1a62 <program_name@@Base+0x9c9ce>
    35b0:	pop	{r0, r8, ip, sp, lr, pc}
    35b4:			; <UNDEFINED> instruction: 0xf7ff4038
    35b8:			; <UNDEFINED> instruction: 0xf000bfd7
    35bc:	svclt	0x0000f889
    35c0:			; <UNDEFINED> instruction: 0x460fb5f8
    35c4:	ldrmi	r6, [r5], -ip, lsl #16
    35c8:	orrslt	r4, r8, r6, lsl #12
    35cc:	subspl	pc, r4, r5, asr #4
    35d0:	vmov.i32	d20, #1358954496	; 0x51000000
    35d4:			; <UNDEFINED> instruction: 0xf0005055
    35d8:	adcmi	pc, r0, #10176	; 0x27c0
    35dc:			; <UNDEFINED> instruction: 0x1c63d914
    35e0:	ldrbeq	lr, [r4], #-2819	; 0xfffff4fd
    35e4:			; <UNDEFINED> instruction: 0xf104fb05
    35e8:	eorsvs	r4, ip, r0, lsr r6
    35ec:	ldrhtmi	lr, [r8], #141	; 0x8d
    35f0:	svclt	0x00baf7ff
    35f4:	blx	fe92fb4e <program_name@@Base+0xfe91aaba>
    35f8:	cdpne	2, 1, cr1, cr3, cr5, {0}
    35fc:	movwcs	fp, #7960	; 0x1f18
    3600:	blle	4da08 <program_name@@Base+0x38974>
    3604:	rscle	r2, sp, r0, lsl #22
    3608:			; <UNDEFINED> instruction: 0xf862f000
    360c:	subcs	r4, r0, r1, lsl r6
    3610:	stc2	0, cr15, [r2]
    3614:	svclt	0x00942d40
    3618:	mcrrne	6, 0, r4, r4, cr4
    361c:	svclt	0x0000e7eb
    3620:	strmi	fp, [fp], -r8, lsl #10
    3624:	cmnlt	r8, r9, lsl #16
    3628:	subspl	pc, r4, #1342177284	; 0x50000004
    362c:	subspl	pc, r5, #1342177292	; 0x5000000c
    3630:	andsle	r4, r0, #268435465	; 0x10000009
    3634:	bl	8a764 <program_name@@Base+0x756d0>
    3638:	andsvs	r0, r9, r1, asr r1
    363c:			; <UNDEFINED> instruction: 0x4008e8bd
    3640:	svclt	0x0092f7ff
    3644:	tstle	r5, r0, lsl #18
    3648:	andsvs	r2, r9, r0, asr #2
    364c:			; <UNDEFINED> instruction: 0x4008e8bd
    3650:	svclt	0x008af7ff
    3654:			; <UNDEFINED> instruction: 0xf000daf1
    3658:	svclt	0x0000f83b
    365c:	addlt	fp, r3, r0, lsl #10
    3660:			; <UNDEFINED> instruction: 0xf7ff9001
    3664:	bls	833e0 <program_name@@Base+0x6e34c>
    3668:	andlt	r2, r3, r0, lsl #2
    366c:	bl	1417e8 <program_name@@Base+0x12c754>
    3670:	ldcllt	7, cr15, [sl], {253}	; 0xfd
    3674:	stmdami	r0, {r0, r2, r3, r5, r8, fp, sp, lr, pc}
    3678:			; <UNDEFINED> instruction: 0xbc01fba0
    367c:	movweq	pc, #444	; 0x1bc	; <UNPREDICTABLE>
    3680:	movwcs	fp, #7960	; 0x1f18
    3684:	svceq	0x0000f1bb
    3688:	stmdblt	r3!, {r0, r2, r8, r9, fp, ip, lr, pc}
    368c:	bl	ff841688 <program_name@@Base+0xff82c5f4>
    3690:	pop	{r3, r8, ip, sp, pc}
    3694:			; <UNDEFINED> instruction: 0xf0008800
    3698:	svclt	0x0000f81b
    369c:	addlt	fp, r3, r0, lsl #10
    36a0:	strmi	r9, [r8], -r1
    36a4:			; <UNDEFINED> instruction: 0xf7ff9100
    36a8:	ldmib	sp, {r0, r1, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
    36ac:	andlt	r2, r3, r0, lsl #2
    36b0:	bl	14182c <program_name@@Base+0x12c798>
    36b4:	stclt	7, cr15, [r0], {253}	; 0xfd
    36b8:			; <UNDEFINED> instruction: 0x4604b510
    36bc:	ldc	7, cr15, [sl], {253}	; 0xfd
    36c0:	strtmi	r4, [r0], -r1, lsl #12
    36c4:	pop	{r0, r8, ip, sp}
    36c8:			; <UNDEFINED> instruction: 0xf7ff4010
    36cc:	svclt	0x0000bfe7
    36d0:	andcs	fp, r5, #8, 10	; 0x2000000
    36d4:	andcs	r4, r0, r9, lsl #22
    36d8:	ldrbtmi	r4, [fp], #-3081	; 0xfffff3f7
    36dc:	ldmdbpl	fp, {r0, r3, r8, fp, lr}
    36e0:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    36e4:	stc	7, cr15, [r8], {253}	; 0xfd
    36e8:	tstcs	r0, r7, lsl #20
    36ec:			; <UNDEFINED> instruction: 0x4603447a
    36f0:			; <UNDEFINED> instruction: 0xf7fd4620
    36f4:			; <UNDEFINED> instruction: 0xf7fdec44
    36f8:	svclt	0x0000ece8
    36fc:	strdeq	r1, [r1], -sl
    3700:	andeq	r0, r0, ip, lsl #2
    3704:	andeq	r1, r0, ip, asr #9
    3708:	muleq	r0, r8, r0
    370c:	ldrbmi	lr, [r0, sp, lsr #18]!
    3710:	ldrmi	fp, [ip], -r6, lsl #1
    3714:	ldcls	6, cr4, [r0, #-88]	; 0xffffffa8
    3718:	ldcmi	6, cr4, [r3], #-644	; 0xfffffd7c
    371c:	blge	94f4c <program_name@@Base+0x7feb8>
    3720:	strls	r2, [r0, #-256]	; 0xffffff00
    3724:	ldcmi	6, cr4, [r1, #-704]!	; 0xfffffd40
    3728:	ldmib	sp, {r1, r2, r9, sl, lr}^
    372c:	ldrbtmi	sl, [sp], #-1809	; 0xfffff8ef
    3730:	stmdavs	r4!, {r2, r3, r5, r8, fp, ip, lr}
    3734:			; <UNDEFINED> instruction: 0xf04f9405
    3738:			; <UNDEFINED> instruction: 0xf0000400
    373c:	stmdacs	r0, {r0, r5, r6, fp, ip, sp, lr, pc}
    3740:	ldmib	sp, {r0, r1, r3, r4, r5, r8, ip, lr, pc}^
    3744:	ldmib	sp, {r1, r8, sl, lr}^
    3748:	strbmi	r1, [sp, #-526]	; 0xfffffdf2
    374c:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    3750:	movwcs	fp, #7988	; 0x1f34
    3754:	adcmi	r2, sl, #0, 6
    3758:	adcmi	fp, r1, #8, 30
    375c:			; <UNDEFINED> instruction: 0xf043bf38
    3760:			; <UNDEFINED> instruction: 0xb1b30301
    3764:	mrrc	7, 15, pc, r2, cr13	; <UNPREDICTABLE>
    3768:	svclt	0x00082d00
    376c:	svcmi	0x0080f1b4
    3770:	strbcs	sp, [fp, #-818]	; 0xfffffcce
    3774:	mvnslt	r6, r5
    3778:			; <UNDEFINED> instruction: 0xf7ff4630
    377c:	bmi	742b30 <program_name@@Base+0x72da9c>
    3780:	ldrbmi	r4, [r3], -r9, lsr #12
    3784:	andls	r4, r0, sl, ror r4
    3788:			; <UNDEFINED> instruction: 0xf7fd4638
    378c:	ldmib	sp, {r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}^
    3790:	bmi	614ba0 <program_name@@Base+0x5ffb0c>
    3794:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    3798:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    379c:	subsmi	r9, sl, r5, lsl #22
    37a0:			; <UNDEFINED> instruction: 0x4620d11f
    37a4:	andlt	r4, r6, r9, lsr #12
    37a8:			; <UNDEFINED> instruction: 0x87f0e8bd
    37ac:	andvs	r2, r5, r0, lsl #10
    37b0:	mvnle	r2, r0, lsl #30
    37b4:	smladxcs	r1, sp, r6, r4
    37b8:			; <UNDEFINED> instruction: 0x4604e7de
    37bc:	stc	7, cr15, [r6], #-1012	; 0xfffffc0c
    37c0:	sbcsle	r2, r6, r1, lsl #24
    37c4:	rscsle	r2, r1, r3, lsl #24
    37c8:	svccs	0x00006805
    37cc:	strcs	fp, [r1, -r8, lsl #30]
    37d0:	svclt	0x00082d16
    37d4:	strb	r2, [pc, r0, lsl #10]
    37d8:	andvs	r2, r5, r2, lsr #10
    37dc:	bicle	r2, fp, r0, lsl #30
    37e0:			; <UNDEFINED> instruction: 0xf7fde7e9
    37e4:	svclt	0x0000eb90
    37e8:	andeq	r0, r0, r8, ror #1
    37ec:	andeq	r1, r1, r6, lsr #15
    37f0:	strdeq	r0, [r0], -ip
    37f4:	andeq	r1, r1, lr, lsr r7
    37f8:			; <UNDEFINED> instruction: 0xf7ff210a
    37fc:	svclt	0x0000bf87
    3800:	svcmi	0x00f0e92d
    3804:			; <UNDEFINED> instruction: 0xf8df4691
    3808:			; <UNDEFINED> instruction: 0x469b26f0
    380c:	usatcc	pc, #12, pc, asr #17	; <UNPREDICTABLE>
    3810:	ldrbtmi	fp, [sl], #-137	; 0xffffff77
    3814:	svceq	0x0024f1b9
    3818:	ldmpl	r3, {r1, r4, r8, r9, sl, fp, ip, pc}^
    381c:	movwls	r6, #30747	; 0x781b
    3820:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3824:	cmphi	sp, #0, 4	; <UNPREDICTABLE>
    3828:	strmi	r4, [ip], -r6, lsl #12
    382c:	suble	r2, r2, r0, lsl #18
    3830:	bl	ffb4182c <program_name@@Base+0xffb2c798>
    3834:	andvs	r2, r3, r0, lsl #6
    3838:			; <UNDEFINED> instruction: 0xf7fd4680
    383c:	ldmdavc	r3!, {r1, r3, r6, r7, r8, r9, fp, sp, lr, pc}
    3840:	stmdavs	r0, {r0, r4, r5, r9, sl, lr}
    3844:			; <UNDEFINED> instruction: 0xf811e001
    3848:			; <UNDEFINED> instruction: 0xf8303f01
    384c:			; <UNDEFINED> instruction: 0xf4155013
    3850:	mvnsle	r5, r0, lsl #10
    3854:	eorle	r2, ip, sp, lsr #22
    3858:	strtmi	r4, [fp], -sl, asr #12
    385c:	ldrtmi	r4, [r0], -r1, lsr #12
    3860:	bl	cc185c <program_name@@Base+0xcac7c8>
    3864:	adcsmi	r6, r3, #2293760	; 0x230000
    3868:	strmi	r9, [r1], r3, lsl #6
    386c:	andsle	r4, sp, sl, lsl #13
    3870:	ldrdpl	pc, [r0], -r8
    3874:			; <UNDEFINED> instruction: 0xb127b9b5
    3878:	ldmdavc	lr, {r0, r1, r8, r9, fp, ip, pc}
    387c:			; <UNDEFINED> instruction: 0xf0402e00
    3880:	stmib	fp, {r0, r1, r3, r6, r7, pc}^
    3884:			; <UNDEFINED> instruction: 0xf8df9a00
    3888:			; <UNDEFINED> instruction: 0xf8df2678
    388c:	ldrbtmi	r3, [sl], #-1648	; 0xfffff990
    3890:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3894:	subsmi	r9, sl, r7, lsl #22
    3898:	msrhi	CPSR_fs, #64	; 0x40
    389c:	andlt	r4, r9, r8, lsr #12
    38a0:	svchi	0x00f0e8bd
    38a4:	tstle	r4, r2, lsr #26
    38a8:	strb	r2, [r4, r1, lsl #10]!
    38ac:	ldmdavc	r6!, {r0, r1, r2, r3, r8, ip, sp, pc}
    38b0:	strcs	fp, [r4, #-2334]	; 0xfffff6e2
    38b4:	stcge	7, cr14, [r6], {231}	; 0xe7
    38b8:			; <UNDEFINED> instruction: 0x4631e7ba
    38bc:			; <UNDEFINED> instruction: 0xf7fd4638
    38c0:			; <UNDEFINED> instruction: 0xf04feba0
    38c4:			; <UNDEFINED> instruction: 0xf04f0901
    38c8:	stmdacs	r0, {r9, fp}
    38cc:			; <UNDEFINED> instruction: 0xf1a6d0f1
    38d0:			; <UNDEFINED> instruction: 0xf1b80845
    38d4:	ldmdale	r9, {r0, r1, r2, r3, r5, r8, r9, sl, fp}
    38d8:			; <UNDEFINED> instruction: 0xf008e8df
    38dc:	ldmdane	r8, {r3, r4, r6, fp, ip}^
    38e0:	ldmdane	r8, {r3, r4, fp, ip}^
    38e4:	ldmdapl	r8, {r3, r4, r6, fp, ip}
    38e8:	ldmdapl	r8, {r3, r4, fp, ip}
    38ec:	ldmdane	r8, {r3, r4, fp, ip}
    38f0:	ldmdane	r8, {r3, r4, r6, fp, ip, lr}
    38f4:	ldmdane	r8, {r3, r4, fp, ip}
    38f8:	ldmdane	r8, {r3, r4, fp, ip}
    38fc:	ldmdane	r8, {r3, r4, fp, ip}^
    3900:	ldmdane	r8, {r3, r4, fp, ip}^
    3904:	ldmdane	r8, {r3, r4, r6, fp, ip}
    3908:	ldmdapl	r8, {r3, r4, fp, ip}
    390c:	stceq	0, cr15, [r1], {79}	; 0x4f
    3910:	addvs	pc, r0, #1325400064	; 0x4f000000
    3914:	cdpcs	14, 3, cr3, cr5, cr2, {2}
    3918:	addhi	pc, r5, r0, lsl #4
    391c:			; <UNDEFINED> instruction: 0xf016e8df
    3920:	addeq	r0, r3, pc, asr #4
    3924:	subseq	r0, ip, #131	; 0x83
    3928:	subeq	r0, sl, #131	; 0x83
    392c:	addeq	r0, r3, r3, lsl #1
    3930:	subeq	r0, r5, #131	; 0x83
    3934:	subeq	r0, r0, #131	; 0x83
    3938:	addeq	r0, r3, r3, lsl #1
    393c:	addeq	r0, r3, r2, ror #4
    3940:	addeq	r0, r3, r3, lsl #1
    3944:	addeq	r0, r3, lr, lsr r2
    3948:	addeq	r0, r3, r3, lsl #1
    394c:	rsbeq	r0, r0, #131	; 0x83
    3950:	addeq	r0, r3, lr, asr r2
    3954:	addeq	r0, r3, r3, lsl #1
    3958:	addeq	r0, r3, r3, lsl #1
    395c:	addeq	r0, r3, r3, lsl #1
    3960:	tsteq	r3, sl, lsl #1
    3964:	addeq	r0, r3, r3, lsl #1
    3968:	subeq	r0, sl, #131	; 0x83
    396c:	addeq	r0, r3, r3, lsl #1
    3970:	subeq	r0, r5, #131	; 0x83
    3974:	subeq	r0, r0, #131	; 0x83
    3978:	addeq	r0, r3, r3, lsl #1
    397c:	addeq	r0, r3, r3, lsl #1
    3980:	addeq	r0, r3, r3, lsl #1
    3984:	addeq	r0, r3, lr, lsr r2
    3988:	andseq	r0, pc, #131	; 0x83
    398c:	teqcs	r0, r8, lsr r6
    3990:	bl	dc198c <program_name@@Base+0xdac8f8>
    3994:	adcsle	r2, r9, r0, lsl #16
    3998:	ldmdavc	fp, {r0, r1, r8, r9, fp, ip, pc}^
    399c:			; <UNDEFINED> instruction: 0xf0002b44
    39a0:	blcs	1a642bc <program_name@@Base+0x1a4f228>
    39a4:	mvnhi	pc, r0
    39a8:			; <UNDEFINED> instruction: 0xf0002b42
    39ac:			; <UNDEFINED> instruction: 0xf1b8823f
    39b0:	ldmdale	r8!, {r0, r1, r2, r3, r5, r8, r9, sl, fp}
    39b4:			; <UNDEFINED> instruction: 0xf018e8df
    39b8:	eorseq	r0, r7, r9, lsl r1
    39bc:	ldrsbteq	r0, [r7], -r3
    39c0:	eorseq	r0, r7, r7, lsr r0
    39c4:	eorseq	r0, r7, sp, lsr #1
    39c8:	eorseq	r0, r7, ip, ror r0
    39cc:	rsbeq	r0, r4, r7, lsr r0
    39d0:	eorseq	r0, r7, r7, lsr r0
    39d4:	rsbseq	r0, r0, r7, lsr r0
    39d8:	eorseq	r0, r7, r7, lsr r0
    39dc:	eorseq	r0, r7, r7, lsr r0
    39e0:	subeq	r0, ip, r8, asr r0
    39e4:	eorseq	r0, r7, r7, lsr r0
    39e8:	eorseq	r0, r7, r7, lsr r0
    39ec:	eorseq	r0, r7, r7, lsr r0
    39f0:	eorseq	r0, ip, r7, lsr r0
    39f4:	eorseq	r0, r7, r5, lsr #2
    39f8:	eorseq	r0, r7, r7, lsr r0
    39fc:	ldrsbteq	r0, [r7], -r3
    3a00:	eorseq	r0, r7, r7, lsr r0
    3a04:	eorseq	r0, r7, sp, lsr #1
    3a08:	eorseq	r0, r7, ip, ror r0
    3a0c:	eorseq	r0, r7, r7, lsr r0
    3a10:	eorseq	r0, r7, r7, lsr r0
    3a14:	rsbseq	r0, r0, r7, lsr r0
    3a18:			; <UNDEFINED> instruction: 0x46384631
    3a1c:	b	ffc41a18 <program_name@@Base+0xffc2c984>
    3a20:			; <UNDEFINED> instruction: 0xf47f2800
    3a24:			; <UNDEFINED> instruction: 0xf045af54
    3a28:	stmib	fp, {r1, r8, sl}^
    3a2c:	str	r9, [sl, -r0, lsl #20]!
    3a30:	stceq	0, cr15, [r1], {79}	; 0x4f
    3a34:	bicspl	lr, sl, #323584	; 0x4f000
    3a38:			; <UNDEFINED> instruction: 0xf0402b00
    3a3c:	b	13e40a8 <program_name@@Base+0x13cf014>
    3a40:	b	13cc770 <program_name@@Base+0x13b76dc>
    3a44:	b	10cc370 <program_name@@Base+0x10b72dc>
    3a48:			; <UNDEFINED> instruction: 0x469153d9
    3a4c:			; <UNDEFINED> instruction: 0xe07a469a
    3a50:	addvs	pc, r0, #1325400064	; 0x4f000000
    3a54:			; <UNDEFINED> instruction: 0xf04f2300
    3a58:			; <UNDEFINED> instruction: 0xf04f0c01
    3a5c:			; <UNDEFINED> instruction: 0xf04f0e07
    3a60:	strls	r0, [r0, #-2048]	; 0xfffff800
    3a64:	tst	lr, r4, lsl #8
    3a68:	addvs	pc, r0, #1325400064	; 0x4f000000
    3a6c:			; <UNDEFINED> instruction: 0xf04f2300
    3a70:			; <UNDEFINED> instruction: 0xf04f0c01
    3a74:			; <UNDEFINED> instruction: 0xf04f0e08
    3a78:	strls	r0, [r0, #-2048]	; 0xfffff800
    3a7c:			; <UNDEFINED> instruction: 0xe1249404
    3a80:	addvs	pc, r0, #1325400064	; 0x4f000000
    3a84:			; <UNDEFINED> instruction: 0xf04f2300
    3a88:			; <UNDEFINED> instruction: 0xf04f0c01
    3a8c:			; <UNDEFINED> instruction: 0xf04f0e05
    3a90:	strls	r0, [r0, #-2048]	; 0xfffff800
    3a94:	cmp	ip, r4, lsl #8
    3a98:	addvs	pc, r0, #1325400064	; 0x4f000000
    3a9c:			; <UNDEFINED> instruction: 0xf04f2300
    3aa0:			; <UNDEFINED> instruction: 0xf04f0c01
    3aa4:			; <UNDEFINED> instruction: 0xf04f0e04
    3aa8:	strls	r0, [r0, #-2048]	; 0xfffff800
    3aac:			; <UNDEFINED> instruction: 0xe12e9404
    3ab0:	stceq	0, cr15, [r1], {79}	; 0x4f
    3ab4:	addvs	pc, r0, #1325400064	; 0x4f000000
    3ab8:	stmib	sp, {r8, r9, sp}^
    3abc:	strcs	r2, [r0], -r0, lsl #6
    3ac0:			; <UNDEFINED> instruction: 0xf1ba2700
    3ac4:			; <UNDEFINED> instruction: 0xf0400f00
    3ac8:	b	15a410c <program_name@@Base+0x158f078>
    3acc:			; <UNDEFINED> instruction: 0xf0400307
    3ad0:	ldmib	sp, {r0, r1, r2, r3, r6, r8, pc}^
    3ad4:	stmib	sp, {r9, ip}^
    3ad8:	blx	25d6f2 <program_name@@Base+0x24865e>
    3adc:	blx	fea832ee <program_name@@Base+0xfea6e25a>
    3ae0:	blx	5d6ee <program_name@@Base+0x4865a>
    3ae4:	ldrtmi	lr, [lr], #3594	; 0xe0a
    3ae8:			; <UNDEFINED> instruction: 0xf1be4677
    3aec:			; <UNDEFINED> instruction: 0xf0400f00
    3af0:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r7, r8, pc}^
    3af4:	tstmi	r3, #4, 6	; 0x10000000
    3af8:	teqhi	sl, r0, asr #32	; <UNPREDICTABLE>
    3afc:	ldrdeq	lr, [r0, -sp]
    3b00:	blx	195336 <program_name@@Base+0x1802a2>
    3b04:	blx	fe9c071a <program_name@@Base+0xfe9ab686>
    3b08:	blx	2a312 <program_name@@Base+0x1527e>
    3b0c:	ldrmi	r3, [sl], #775	; 0x307
    3b10:			; <UNDEFINED> instruction: 0xf04fe019
    3b14:			; <UNDEFINED> instruction: 0xf44f0c01
    3b18:	movwcs	r6, #640	; 0x280
    3b1c:	movwcs	lr, #2509	; 0x9cd
    3b20:	strcs	r2, [r0, -r0, lsl #12]
    3b24:	svceq	0x0000f1ba
    3b28:	orrhi	pc, r5, r0, asr #32
    3b2c:	movweq	lr, #31318	; 0x7a56
    3b30:	tsthi	lr, r0, asr #32	; <UNPREDICTABLE>
    3b34:	ldrdeq	lr, [r0, -sp]
    3b38:	vqrdmulh.s<illegal width 8>	d15, d1, d9
    3b3c:	movwcc	pc, #43776	; 0xab00	; <UNPREDICTABLE>
    3b40:	bls	429ec <program_name@@Base+0x2d958>
    3b44:	bls	d4db4 <program_name@@Base+0xbfd20>
    3b48:	strbtmi	r4, [r3], #-1555	; 0xfffff9ed
    3b4c:			; <UNDEFINED> instruction: 0xf8126023
    3b50:	blcs	fb88 <version_etc_copyright@@Base+0xb008>
    3b54:	mrcge	4, 4, APSR_nzcv, cr5, cr15, {1}
    3b58:	streq	pc, [r2, #-69]	; 0xffffffbb
    3b5c:			; <UNDEFINED> instruction: 0xf04fe691
    3b60:			; <UNDEFINED> instruction: 0xf44f0c01
    3b64:	movwcs	r6, #640	; 0x280
    3b68:	movwcs	lr, #2509	; 0x9cd
    3b6c:	strcs	r2, [r0, -r0, lsl #12]
    3b70:	svceq	0x0000f1ba
    3b74:	cmphi	r9, r0, asr #32	; <UNPREDICTABLE>
    3b78:	movweq	lr, #31318	; 0x7a56
    3b7c:	cmnhi	r2, r0, asr #32	; <UNPREDICTABLE>
    3b80:	andne	lr, r0, #3620864	; 0x374000
    3b84:	strvs	lr, [r4, -sp, asr #19]
    3b88:	vseleq.f64	d15, d2, d9
    3b8c:	strvs	pc, [r1, -r9, lsr #23]
    3b90:	vmla.f64	d15, d10, d1
    3b94:			; <UNDEFINED> instruction: 0x467744be
    3b98:	svceq	0x0000f1be
    3b9c:	cmnhi	r9, r0, asr #32	; <UNPREDICTABLE>
    3ba0:	movwcs	lr, #18909	; 0x49dd
    3ba4:	tsteq	r3, r2, asr sl
    3ba8:	cmphi	ip, r0, asr #32	; <UNPREDICTABLE>
    3bac:	stmdbhi	r0, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    3bb0:	vseleq.f64	d15, d9, d6
    3bb4:	vmla.f64	d15, d7, d8
    3bb8:	strvs	pc, [r8, -r6, lsr #23]
    3bbc:			; <UNDEFINED> instruction: 0x467744be
    3bc0:	svceq	0x0000f1be
    3bc4:	cmnhi	r6, r0, asr #32	; <UNPREDICTABLE>
    3bc8:	movwcs	lr, #18909	; 0x49dd
    3bcc:			; <UNDEFINED> instruction: 0xf0404313
    3bd0:	ldmib	sp, {r1, r7, r8, pc}^
    3bd4:	movwcs	r8, #2304	; 0x900
    3bd8:			; <UNDEFINED> instruction: 0xf109fb06
    3bdc:	tstne	r7, r8, lsl #22	; <UNPREDICTABLE>
    3be0:	bls	242a80 <program_name@@Base+0x22d9ec>
    3be4:	tstmi	sp, #-1979711488	; 0x8a000000
    3be8:	vst1.32	{d30}, [pc :128]!
    3bec:	movwcs	r6, #640	; 0x280
    3bf0:	stceq	0, cr15, [r1], {79}	; 0x4f
    3bf4:	cdpeq	0, 0, cr15, cr6, cr15, {2}
    3bf8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3bfc:	strls	r9, [r4], #-1280	; 0xfffffb00
    3c00:			; <UNDEFINED> instruction: 0xf04fe01f
    3c04:	ldr	r0, [lr, r1, lsl #24]
    3c08:	strvs	pc, [r2, -r9, lsr #23]
    3c0c:	ldrtmi	r2, [ip], -r0, lsl #10
    3c10:	strmi	pc, [r2, #-3050]	; 0xfffff416
    3c14:	andcs	fp, r1, sp, lsl #2
    3c18:	movwmi	r2, #4352	; 0x1100
    3c1c:	blx	273852 <program_name@@Base+0x25e7be>
    3c20:			; <UNDEFINED> instruction: 0xf04ff103
    3c24:	blx	9242a <program_name@@Base+0x7d396>
    3c28:			; <UNDEFINED> instruction: 0xf04f110a
    3c2c:	svclt	0x000a3aff
    3c30:	bls	c2adc <program_name@@Base+0xada48>
    3c34:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3c38:			; <UNDEFINED> instruction: 0xf1be448a
    3c3c:			; <UNDEFINED> instruction: 0xf0000e01
    3c40:	mulcs	r0, sp, r0
    3c44:			; <UNDEFINED> instruction: 0xf1ba2100
    3c48:	rscle	r0, r6, r0, lsl #30
    3c4c:	blx	fea7dbc6 <program_name@@Base+0xfea68b32>
    3c50:	strcs	r6, [r0, #-1794]	; 0xfffff8fe
    3c54:	blx	ffa9554e <program_name@@Base+0xffa804ba>
    3c58:	tstlt	sp, r2, lsl #10
    3c5c:	tstcs	r0, r1
    3c60:	svclt	0x000b4301
    3c64:			; <UNDEFINED> instruction: 0xf103fb09
    3c68:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    3c6c:	tstne	sl, r2, lsl #22	; <UNPREDICTABLE>
    3c70:	bcc	fffffdb4 <program_name@@Base+0xfffead20>
    3c74:	blx	fea738a6 <program_name@@Base+0xfea5e812>
    3c78:			; <UNDEFINED> instruction: 0xf04f9a02
    3c7c:	strmi	r0, [sl], #2049	; 0x801
    3c80:	mcreq	1, 0, pc, cr1, cr14, {5}	; <UNPREDICTABLE>
    3c84:	andcs	sp, r0, sl, ror r0
    3c88:			; <UNDEFINED> instruction: 0xf1ba2100
    3c8c:	rscle	r0, r7, r0, lsl #30
    3c90:	blx	fea7dc0e <program_name@@Base+0xfea68b7a>
    3c94:	strcs	r6, [r0, #-1794]	; 0xfffff8fe
    3c98:	blx	ffa95592 <program_name@@Base+0xffa804fe>
    3c9c:	tstlt	sp, r2, lsl #10
    3ca0:	tstcs	r0, r1
    3ca4:	svclt	0x000b4301
    3ca8:			; <UNDEFINED> instruction: 0xf103fb09
    3cac:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    3cb0:	tstne	sl, r2, lsl #22	; <UNPREDICTABLE>
    3cb4:	bcc	fffffdf8 <program_name@@Base+0xfffead64>
    3cb8:	blx	fea738ea <program_name@@Base+0xfea5e856>
    3cbc:			; <UNDEFINED> instruction: 0xf04f9a02
    3cc0:	strmi	r0, [sl], #2049	; 0x801
    3cc4:	mcreq	1, 0, pc, cr1, cr14, {5}	; <UNPREDICTABLE>
    3cc8:	andcs	sp, r0, r8, asr r0
    3ccc:			; <UNDEFINED> instruction: 0xf1ba2100
    3cd0:	rscle	r0, r7, r0, lsl #30
    3cd4:	blx	fea7dc52 <program_name@@Base+0xfea68bbe>
    3cd8:	strcs	r6, [r0, #-1794]	; 0xfffff8fe
    3cdc:	blx	ffa955d6 <program_name@@Base+0xffa80542>
    3ce0:	tstlt	sp, r2, lsl #10
    3ce4:	tstcs	r0, r1
    3ce8:	svclt	0x000b4301
    3cec:			; <UNDEFINED> instruction: 0xf103fb09
    3cf0:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    3cf4:	tstne	sl, r2, lsl #22	; <UNPREDICTABLE>
    3cf8:	bcc	fffffe3c <program_name@@Base+0xfffeada8>
    3cfc:	blx	fea7392e <program_name@@Base+0xfea5e89a>
    3d00:			; <UNDEFINED> instruction: 0xf04f9a02
    3d04:	strmi	r0, [sl], #2049	; 0x801
    3d08:	mcreq	1, 0, pc, cr1, cr14, {5}	; <UNPREDICTABLE>
    3d0c:	andcs	sp, r0, r6, lsr r0
    3d10:			; <UNDEFINED> instruction: 0xf1ba2100
    3d14:	rscle	r0, r7, r0, lsl #30
    3d18:	blx	fea7dc96 <program_name@@Base+0xfea68c02>
    3d1c:	strcs	r6, [r0, #-1794]	; 0xfffff8fe
    3d20:	blx	ffa9561a <program_name@@Base+0xffa80586>
    3d24:	tstlt	sp, r2, lsl #10
    3d28:	tstcs	r0, r1
    3d2c:	svclt	0x000b4301
    3d30:			; <UNDEFINED> instruction: 0xf103fb09
    3d34:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    3d38:	tstne	sl, r2, lsl #22	; <UNPREDICTABLE>
    3d3c:	bcc	fffffe80 <program_name@@Base+0xfffeadec>
    3d40:	blx	fea73972 <program_name@@Base+0xfea5e8de>
    3d44:			; <UNDEFINED> instruction: 0xf04f9a02
    3d48:	strmi	r0, [sl], #2049	; 0x801
    3d4c:	mcreq	1, 0, pc, cr1, cr14, {5}	; <UNPREDICTABLE>
    3d50:	andcs	sp, r0, r4, lsl r0
    3d54:			; <UNDEFINED> instruction: 0xf1ba2100
    3d58:	rscle	r0, r7, r0, lsl #30
    3d5c:	b	13fdcd8 <program_name@@Base+0x13e8c44>
    3d60:	bl	660cd0 <program_name@@Base+0x64bc3c>
    3d64:	bl	1286190 <program_name@@Base+0x12710fc>
    3d68:	blcs	6598 <version_etc_copyright@@Base+0x1a18>
    3d6c:	mcrge	4, 7, pc, cr11, cr15, {1}	; <UNPREDICTABLE>
    3d70:			; <UNDEFINED> instruction: 0xf04f2501
    3d74:			; <UNDEFINED> instruction: 0xf04f39ff
    3d78:			; <UNDEFINED> instruction: 0xe6e43aff
    3d7c:	stcls	13, cr9, [r4], {-0}
    3d80:	streq	lr, [r8, #-2629]	; 0xfffff5bb
    3d84:	blls	fd908 <program_name@@Base+0xe8874>
    3d88:	addvs	pc, r0, #1325400064	; 0x4f000000
    3d8c:	blcs	10a2000 <program_name@@Base+0x108cf6c>
    3d90:			; <UNDEFINED> instruction: 0xf04fbf14
    3d94:			; <UNDEFINED> instruction: 0xf04f0c01
    3d98:	ldr	r0, [fp, #3075]!	; 0xc03
    3d9c:	pkhtb	r1, r0, r3, asr #15
    3da0:			; <UNDEFINED> instruction: 0x461017d1
    3da4:	smlabteq	r0, sp, r9, lr
    3da8:	ldrbne	lr, [r1, r9, lsl #13]
    3dac:	stmib	sp, {r4, r9, sl, lr}^
    3db0:	ldrt	r0, [r5], r0, lsl #2
    3db4:			; <UNDEFINED> instruction: 0x461017d1
    3db8:	smlabteq	r0, sp, r9, lr
    3dbc:	b	13fd91c <program_name@@Base+0x13e8888>
    3dc0:	blcs	18c30 <program_name@@Base+0x3b9c>
    3dc4:	b	13f82ec <program_name@@Base+0x13e3258>
    3dc8:	b	13ccbf8 <program_name@@Base+0x13b7b64>
    3dcc:	b	10cc7f8 <program_name@@Base+0x10b7764>
    3dd0:			; <UNDEFINED> instruction: 0x46915399
    3dd4:	ssat	r4, #23, sl, lsl #13
    3dd8:			; <UNDEFINED> instruction: 0xe70b17d3
    3ddc:			; <UNDEFINED> instruction: 0xe63c17d3
    3de0:			; <UNDEFINED> instruction: 0xe64617d3
    3de4:			; <UNDEFINED> instruction: 0xe65017d3
    3de8:	blx	fea6a9f2 <program_name@@Base+0xfea5595e>
    3dec:	movwcs	r0, #259	; 0x103
    3df0:	blls	28a0c <program_name@@Base+0x13978>
    3df4:	ldmib	sp, {r2, r8, ip, pc}^
    3df8:	blx	ffa84212 <program_name@@Base+0xffa6f17e>
    3dfc:	stmdbcs	r0, {r0, r1, r8}
    3e00:	mcrge	4, 3, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
    3e04:	strcs	r2, [r0, -r1, lsl #12]
    3e08:	blls	3d78c <program_name@@Base+0x286f8>
    3e0c:	smlatbeq	r3, r9, fp, pc	; <UNPREDICTABLE>
    3e10:	movwls	r2, #21248	; 0x5300
    3e14:	tstls	r4, r0, lsl #22
    3e18:	ldrdeq	lr, [r4, -sp]
    3e1c:	smlatteq	r3, sl, fp, pc	; <UNPREDICTABLE>
    3e20:			; <UNDEFINED> instruction: 0xf43f2900
    3e24:	strcs	sl, [r1], -r9, lsr #29
    3e28:	strt	r2, [r5], r0, lsl #14
    3e2c:	stceq	0, cr15, [r2], {79}	; 0x4f
    3e30:	rsbsvc	pc, sl, #1325400064	; 0x4f000000
    3e34:	blls	3d3f4 <program_name@@Base+0x28360>
    3e38:	smlatbeq	r3, r9, fp, pc	; <UNPREDICTABLE>
    3e3c:	movwls	r2, #21248	; 0x5300
    3e40:	tstls	r4, r0, lsl #22
    3e44:	ldrdeq	lr, [r4, -sp]
    3e48:	smlatteq	r3, sl, fp, pc	; <UNPREDICTABLE>
    3e4c:			; <UNDEFINED> instruction: 0xf43f2900
    3e50:	strcs	sl, [r1], -sp, ror #28
    3e54:	strbt	r2, [r9], -r0, lsl #14
    3e58:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    3e5c:	bcc	ffffffa0 <program_name@@Base+0xfffeaf0c>
    3e60:	ldrbt	r2, [r0], -r1, lsl #10
    3e64:			; <UNDEFINED> instruction: 0xf04f2301
    3e68:			; <UNDEFINED> instruction: 0xf04f39ff
    3e6c:			; <UNDEFINED> instruction: 0xe6ba3aff
    3e70:			; <UNDEFINED> instruction: 0xf04f9b00
    3e74:	blx	fe98627e <program_name@@Base+0xfe9711ea>
    3e78:	strmi	r0, [r8], -r3, lsl #2
    3e7c:	blx	ffb957aa <program_name@@Base+0xffb80716>
    3e80:	stmdbcs	r0, {r0, r1, r8}
    3e84:	mrcge	4, 1, APSR_nzcv, cr5, cr15, {1}
    3e88:	movwcs	r2, #513	; 0x201
    3e8c:	movwcs	lr, #18893	; 0x49cd
    3e90:	blls	3d754 <program_name@@Base+0x286c0>
    3e94:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3e98:	smlatbeq	r3, r6, fp, pc	; <UNPREDICTABLE>
    3e9c:	strbmi	r4, [r9], -r8, lsl #12
    3ea0:	smlatteq	r3, lr, fp, pc	; <UNPREDICTABLE>
    3ea4:			; <UNDEFINED> instruction: 0xf43f2900
    3ea8:	andcs	sl, r1, #1968	; 0x7b0
    3eac:	stmib	sp, {r8, r9, sp}^
    3eb0:	ldrbt	r2, [r5], -r4, lsl #6
    3eb4:			; <UNDEFINED> instruction: 0xf04f9b00
    3eb8:	blx	fe9862c2 <program_name@@Base+0xfe97122e>
    3ebc:	strmi	r0, [r8], -r3, lsl #2
    3ec0:	blx	ffb957ee <program_name@@Base+0xffb8075a>
    3ec4:	stmdbcs	r0, {r0, r1, r8}
    3ec8:	mrcge	4, 3, APSR_nzcv, cr14, cr15, {1}
    3ecc:	movwcs	r2, #513	; 0x201
    3ed0:	movwcs	lr, #18893	; 0x49cd
    3ed4:			; <UNDEFINED> instruction: 0xf04fe678
    3ed8:			; <UNDEFINED> instruction: 0xf04f39ff
    3edc:	movwcs	r3, #6911	; 0x1aff
    3ee0:	blmi	23d8ec <program_name@@Base+0x228858>
    3ee4:	stmdbmi	r8, {r5, r6, r9, sp}
    3ee8:	ldrbtmi	r4, [fp], #-2056	; 0xfffff7f8
    3eec:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    3ef0:	ldm	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3ef4:	stmda	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3ef8:	andeq	r1, r1, r2, asr #13
    3efc:	andeq	r0, r0, r8, ror #1
    3f00:	andeq	r1, r1, r6, asr #12
    3f04:	andeq	r0, r0, lr, lsl #26
    3f08:	ldrdeq	r0, [r0], -r4
    3f0c:	andeq	r0, r0, r2, ror #25
    3f10:			; <UNDEFINED> instruction: 0x460fb5f0
    3f14:			; <UNDEFINED> instruction: 0x46164916
    3f18:	addlt	r4, r3, r6, lsl sl
    3f1c:			; <UNDEFINED> instruction: 0x466c4479
    3f20:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    3f24:			; <UNDEFINED> instruction: 0xf04f9201
    3f28:	mrslt	r0, R8_usr
    3f2c:	ldrtmi	r4, [r2], -r4, lsl #12
    3f30:			; <UNDEFINED> instruction: 0x46204639
    3f34:	ldmda	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3f38:	svclt	0x00182e00
    3f3c:	svceq	0x0003f110
    3f40:	stmdale	sl, {r0, r2, r9, sl, lr}
    3f44:	blmi	2d677c <program_name@@Base+0x2c16e8>
    3f48:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3f4c:	blls	5dfbc <program_name@@Base+0x48f28>
    3f50:	qaddle	r4, sl, fp
    3f54:	andlt	r4, r3, r8, lsr #12
    3f58:	strdcs	fp, [r0], -r0
    3f5c:			; <UNDEFINED> instruction: 0xf830f000
    3f60:	mvnle	r2, r0, lsl #16
    3f64:	strcs	r7, [r1, #-2107]	; 0xfffff7c5
    3f68:	strb	r6, [fp, r3, lsr #32]!
    3f6c:	svc	0x00caf7fc
    3f70:			; <UNDEFINED> instruction: 0x00010fb8
    3f74:	andeq	r0, r0, r8, ror #1
    3f78:	andeq	r0, r1, ip, lsl #31
    3f7c:			; <UNDEFINED> instruction: 0x4604b570
    3f80:	svc	0x00f0f7fc
    3f84:			; <UNDEFINED> instruction: 0xf0056825
    3f88:	strmi	r0, [r6], -r0, lsr #10
    3f8c:			; <UNDEFINED> instruction: 0xf0004620
    3f90:	strmi	pc, [r4], -r1, asr #16
    3f94:	teqlt	r8, r5, asr r9
    3f98:			; <UNDEFINED> instruction: 0xf7fdb97e
    3f9c:	stmdavs	r4, {r3, r4, r5, fp, sp, lr, pc}
    3fa0:	svclt	0x00183c09
    3fa4:	ldrbtcc	pc, [pc], #79	; 3fac <__assert_fail@plt+0x2ed8>	; <UNPREDICTABLE>
    3fa8:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    3fac:			; <UNDEFINED> instruction: 0xf7fdb928
    3fb0:	andvs	lr, r4, lr, lsr #16
    3fb4:	ldrbtcc	pc, [pc], #79	; 3fbc <__assert_fail@plt+0x2ee8>	; <UNPREDICTABLE>
    3fb8:			; <UNDEFINED> instruction: 0xf04fe7f6
    3fbc:	udf	#13135	; 0x334f
    3fc0:	tstcs	r0, r8, lsl #10
    3fc4:	ldmda	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3fc8:	stmdavc	r3, {r4, r5, r6, r8, ip, sp, pc}
    3fcc:	tstle	r3, r3, asr #22
    3fd0:	stmdblt	fp, {r0, r1, r6, fp, ip, sp, lr}
    3fd4:	stclt	6, cr4, [r8, #-96]	; 0xffffffa0
    3fd8:	ldrbtmi	r4, [r9], #-2308	; 0xfffff6fc
    3fdc:	svc	0x004cf7fc
    3fe0:	svclt	0x00183800
    3fe4:	stclt	0, cr2, [r8, #-4]
    3fe8:	stclt	0, cr2, [r8, #-4]
    3fec:	andeq	r0, r0, sl, lsr #24
    3ff0:	andcs	fp, lr, r8, lsl #10
    3ff4:	ldmda	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3ff8:	stmdavc	r3, {r4, r8, ip, sp, pc}
    3ffc:	stfltd	f3, [r8, #-108]	; 0xffffff94
    4000:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    4004:	stmdami	r2, {r3, r8, sl, fp, ip, sp, pc}
    4008:	cfstrslt	mvf4, [r8, #-480]	; 0xfffffe20
    400c:	andeq	r0, r0, sl, lsl #24
    4010:	andeq	r0, r0, r4, lsl #24
    4014:	addlt	fp, r3, r0, lsr r5
    4018:			; <UNDEFINED> instruction: 0xf7fd4604
    401c:	stmdacs	r0, {r2, r4, fp, sp, lr, pc}
    4020:	blle	7d58a8 <program_name@@Base+0x7c0814>
    4024:	svc	0x00c2f7fc
    4028:	strtmi	fp, [r0], -r8, ror #18
    402c:			; <UNDEFINED> instruction: 0xf824f000
    4030:			; <UNDEFINED> instruction: 0xf7fcb1b8
    4034:	strmi	lr, [r5], -ip, ror #31
    4038:	stmdavs	ip!, {r5, r9, sl, lr}
    403c:	ldmda	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4040:	andlt	fp, r3, ip, lsr #19
    4044:			; <UNDEFINED> instruction: 0x4620bd30
    4048:	svc	0x00fcf7fc
    404c:	andcs	r2, r0, #1073741824	; 0x40000000
    4050:	mrsls	r2, LR_irq
    4054:	svc	0x007af7fc
    4058:	svclt	0x00083101
    405c:	svccc	0x00fff1b0
    4060:	strtmi	sp, [r0], -r3, ror #3
    4064:	pop	{r0, r1, ip, sp, pc}
    4068:			; <UNDEFINED> instruction: 0xf7fc4030
    406c:			; <UNDEFINED> instruction: 0xf04fbff9
    4070:	strdvs	r3, [ip], -pc	; <UNPREDICTABLE>
    4074:	svclt	0x0000e7e5
    4078:			; <UNDEFINED> instruction: 0x4604b510
    407c:	smlawblt	r8, r2, r0, fp
    4080:	svc	0x0094f7fc
    4084:	stmdavs	r3!, {r4, r8, ip, sp, pc}
    4088:	strle	r0, [r5], #-1499	; 0xfffffa25
    408c:	andlt	r4, r2, r0, lsr #12
    4090:			; <UNDEFINED> instruction: 0x4010e8bd
    4094:	mrclt	7, 7, APSR_nzcv, cr12, cr12, {7}
    4098:	andcs	r2, r0, #1073741824	; 0x40000000
    409c:	strtmi	r2, [r0], -r0, lsl #6
    40a0:			; <UNDEFINED> instruction: 0xf0009100
    40a4:	strtmi	pc, [r0], -r7, lsl #16
    40a8:	pop	{r1, ip, sp, pc}
    40ac:			; <UNDEFINED> instruction: 0xf7fc4010
    40b0:	svclt	0x0000beef
    40b4:	addlt	fp, r4, r0, ror r5
    40b8:	strne	lr, [r1, #-2512]	; 0xfffff630
    40bc:	cfmadd32ls	mvax0, mvfx4, mvfx8, mvfx4
    40c0:	andle	r4, r6, sp, lsl #5
    40c4:	strls	r4, [r8], -r0, lsr #12
    40c8:	pop	{r2, ip, sp, pc}
    40cc:			; <UNDEFINED> instruction: 0xf7fc4070
    40d0:	ldmib	r0, {r0, r1, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, pc}^
    40d4:	addmi	r1, sp, #4, 10	; 0x1000000
    40d8:	bvs	11788b0 <program_name@@Base+0x116381c>
    40dc:	mvnsle	r2, r0, lsl #26
    40e0:	movwcs	lr, #10701	; 0x29cd
    40e4:	svc	0x00aef7fc
    40e8:	movwcs	lr, #10717	; 0x29dd
    40ec:			; <UNDEFINED> instruction: 0xf7fc9600
    40f0:	strmi	lr, [fp], -lr, lsr #30
    40f4:			; <UNDEFINED> instruction: 0x46021c59
    40f8:			; <UNDEFINED> instruction: 0xf1b2bf08
    40fc:	strdle	r3, [r8], -pc	; <UNPREDICTABLE>
    4100:	strtmi	r6, [r8], -r1, lsr #16
    4104:	tstcs	r4, #196, 18	; 0x310000
    4108:	tsteq	r0, r1, lsr #32	; <UNPREDICTABLE>
    410c:	andlt	r6, r4, r1, lsr #32
    4110:			; <UNDEFINED> instruction: 0xf04fbd70
    4114:	udf	#41743	; 0xa30f
    4118:	svclt	0x00081e4a
    411c:			; <UNDEFINED> instruction: 0xf0c04770
    4120:	addmi	r8, r8, #36, 2
    4124:	tsthi	r6, r0, asr #4	; <UNPREDICTABLE>
    4128:			; <UNDEFINED> instruction: 0xf0004211
    412c:	blx	fec24590 <program_name@@Base+0xfec0f4fc>
    4130:	blx	fec80f38 <program_name@@Base+0xfec6bea4>
    4134:	bl	fe8c0b40 <program_name@@Base+0xfe8abaac>
    4138:			; <UNDEFINED> instruction: 0xf1c30303
    413c:	andge	r0, r4, #2080374784	; 0x7c000000
    4140:	movwne	lr, #15106	; 0x3b02
    4144:	andeq	pc, r0, #79	; 0x4f
    4148:	svclt	0x0000469f
    414c:	andhi	pc, r0, pc, lsr #7
    4150:	svcvc	0x00c1ebb0
    4154:	bl	10b3d5c <program_name@@Base+0x109ecc8>
    4158:	svclt	0x00280202
    415c:	sbcvc	lr, r1, r0, lsr #23
    4160:	svcvc	0x0081ebb0
    4164:	bl	10b3d6c <program_name@@Base+0x109ecd8>
    4168:	svclt	0x00280202
    416c:	addvc	lr, r1, r0, lsr #23
    4170:	svcvc	0x0041ebb0
    4174:	bl	10b3d7c <program_name@@Base+0x109ece8>
    4178:	svclt	0x00280202
    417c:	subvc	lr, r1, r0, lsr #23
    4180:	svcvc	0x0001ebb0
    4184:	bl	10b3d8c <program_name@@Base+0x109ecf8>
    4188:	svclt	0x00280202
    418c:	andvc	lr, r1, r0, lsr #23
    4190:	svcvs	0x00c1ebb0
    4194:	bl	10b3d9c <program_name@@Base+0x109ed08>
    4198:	svclt	0x00280202
    419c:	sbcvs	lr, r1, r0, lsr #23
    41a0:	svcvs	0x0081ebb0
    41a4:	bl	10b3dac <program_name@@Base+0x109ed18>
    41a8:	svclt	0x00280202
    41ac:	addvs	lr, r1, r0, lsr #23
    41b0:	svcvs	0x0041ebb0
    41b4:	bl	10b3dbc <program_name@@Base+0x109ed28>
    41b8:	svclt	0x00280202
    41bc:	subvs	lr, r1, r0, lsr #23
    41c0:	svcvs	0x0001ebb0
    41c4:	bl	10b3dcc <program_name@@Base+0x109ed38>
    41c8:	svclt	0x00280202
    41cc:	andvs	lr, r1, r0, lsr #23
    41d0:	svcpl	0x00c1ebb0
    41d4:	bl	10b3ddc <program_name@@Base+0x109ed48>
    41d8:	svclt	0x00280202
    41dc:	sbcpl	lr, r1, r0, lsr #23
    41e0:	svcpl	0x0081ebb0
    41e4:	bl	10b3dec <program_name@@Base+0x109ed58>
    41e8:	svclt	0x00280202
    41ec:	addpl	lr, r1, r0, lsr #23
    41f0:	svcpl	0x0041ebb0
    41f4:	bl	10b3dfc <program_name@@Base+0x109ed68>
    41f8:	svclt	0x00280202
    41fc:	subpl	lr, r1, r0, lsr #23
    4200:	svcpl	0x0001ebb0
    4204:	bl	10b3e0c <program_name@@Base+0x109ed78>
    4208:	svclt	0x00280202
    420c:	andpl	lr, r1, r0, lsr #23
    4210:	svcmi	0x00c1ebb0
    4214:	bl	10b3e1c <program_name@@Base+0x109ed88>
    4218:	svclt	0x00280202
    421c:	sbcmi	lr, r1, r0, lsr #23
    4220:	svcmi	0x0081ebb0
    4224:	bl	10b3e2c <program_name@@Base+0x109ed98>
    4228:	svclt	0x00280202
    422c:	addmi	lr, r1, r0, lsr #23
    4230:	svcmi	0x0041ebb0
    4234:	bl	10b3e3c <program_name@@Base+0x109eda8>
    4238:	svclt	0x00280202
    423c:	submi	lr, r1, r0, lsr #23
    4240:	svcmi	0x0001ebb0
    4244:	bl	10b3e4c <program_name@@Base+0x109edb8>
    4248:	svclt	0x00280202
    424c:	andmi	lr, r1, r0, lsr #23
    4250:	svccc	0x00c1ebb0
    4254:	bl	10b3e5c <program_name@@Base+0x109edc8>
    4258:	svclt	0x00280202
    425c:	sbccc	lr, r1, r0, lsr #23
    4260:	svccc	0x0081ebb0
    4264:	bl	10b3e6c <program_name@@Base+0x109edd8>
    4268:	svclt	0x00280202
    426c:	addcc	lr, r1, r0, lsr #23
    4270:	svccc	0x0041ebb0
    4274:	bl	10b3e7c <program_name@@Base+0x109ede8>
    4278:	svclt	0x00280202
    427c:	subcc	lr, r1, r0, lsr #23
    4280:	svccc	0x0001ebb0
    4284:	bl	10b3e8c <program_name@@Base+0x109edf8>
    4288:	svclt	0x00280202
    428c:	andcc	lr, r1, r0, lsr #23
    4290:	svccs	0x00c1ebb0
    4294:	bl	10b3e9c <program_name@@Base+0x109ee08>
    4298:	svclt	0x00280202
    429c:	sbccs	lr, r1, r0, lsr #23
    42a0:	svccs	0x0081ebb0
    42a4:	bl	10b3eac <program_name@@Base+0x109ee18>
    42a8:	svclt	0x00280202
    42ac:	addcs	lr, r1, r0, lsr #23
    42b0:	svccs	0x0041ebb0
    42b4:	bl	10b3ebc <program_name@@Base+0x109ee28>
    42b8:	svclt	0x00280202
    42bc:	subcs	lr, r1, r0, lsr #23
    42c0:	svccs	0x0001ebb0
    42c4:	bl	10b3ecc <program_name@@Base+0x109ee38>
    42c8:	svclt	0x00280202
    42cc:	andcs	lr, r1, r0, lsr #23
    42d0:	svcne	0x00c1ebb0
    42d4:	bl	10b3edc <program_name@@Base+0x109ee48>
    42d8:	svclt	0x00280202
    42dc:	sbcne	lr, r1, r0, lsr #23
    42e0:	svcne	0x0081ebb0
    42e4:	bl	10b3eec <program_name@@Base+0x109ee58>
    42e8:	svclt	0x00280202
    42ec:	addne	lr, r1, r0, lsr #23
    42f0:	svcne	0x0041ebb0
    42f4:	bl	10b3efc <program_name@@Base+0x109ee68>
    42f8:	svclt	0x00280202
    42fc:	subne	lr, r1, r0, lsr #23
    4300:	svcne	0x0001ebb0
    4304:	bl	10b3f0c <program_name@@Base+0x109ee78>
    4308:	svclt	0x00280202
    430c:	andne	lr, r1, r0, lsr #23
    4310:	svceq	0x00c1ebb0
    4314:	bl	10b3f1c <program_name@@Base+0x109ee88>
    4318:	svclt	0x00280202
    431c:	sbceq	lr, r1, r0, lsr #23
    4320:	svceq	0x0081ebb0
    4324:	bl	10b3f2c <program_name@@Base+0x109ee98>
    4328:	svclt	0x00280202
    432c:	addeq	lr, r1, r0, lsr #23
    4330:	svceq	0x0041ebb0
    4334:	bl	10b3f3c <program_name@@Base+0x109eea8>
    4338:	svclt	0x00280202
    433c:	subeq	lr, r1, r0, lsr #23
    4340:	svceq	0x0001ebb0
    4344:	bl	10b3f4c <program_name@@Base+0x109eeb8>
    4348:	svclt	0x00280202
    434c:	andeq	lr, r1, r0, lsr #23
    4350:			; <UNDEFINED> instruction: 0x47704610
    4354:	andcs	fp, r1, ip, lsl #30
    4358:	ldrbmi	r2, [r0, -r0]!
    435c:			; <UNDEFINED> instruction: 0xf281fab1
    4360:	andseq	pc, pc, #-2147483600	; 0x80000030
    4364:			; <UNDEFINED> instruction: 0xf002fa20
    4368:	tstlt	r8, r0, ror r7
    436c:	rscscc	pc, pc, pc, asr #32
    4370:	stmdalt	lr, {ip, sp, lr, pc}
    4374:	rscsle	r2, r8, r0, lsl #18
    4378:	andmi	lr, r3, sp, lsr #18
    437c:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    4380:			; <UNDEFINED> instruction: 0x4006e8bd
    4384:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    4388:	smlatbeq	r3, r1, fp, lr
    438c:	svclt	0x00004770
    4390:			; <UNDEFINED> instruction: 0xf04fb502
    4394:			; <UNDEFINED> instruction: 0xf7fc0008
    4398:	stclt	13, cr14, [r2, #-424]	; 0xfffffe58
    439c:	mvnsmi	lr, #737280	; 0xb4000
    43a0:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    43a4:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    43a8:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    43ac:	stcl	7, cr15, [r0, #-1008]	; 0xfffffc10
    43b0:	blne	1d955ac <program_name@@Base+0x1d80518>
    43b4:	strhle	r1, [sl], -r6
    43b8:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    43bc:	svccc	0x0004f855
    43c0:	strbmi	r3, [sl], -r1, lsl #8
    43c4:	ldrtmi	r4, [r8], -r1, asr #12
    43c8:	adcmi	r4, r6, #152, 14	; 0x2600000
    43cc:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    43d0:	svclt	0x000083f8
    43d4:	andeq	r0, r1, sl, lsr #19
    43d8:	andeq	r0, r1, r0, lsr #19
    43dc:	svclt	0x00004770
    43e0:	tstcs	r0, r2, lsl #22
    43e4:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    43e8:	mrclt	7, 0, APSR_nzcv, cr6, cr12, {7}
    43ec:	andeq	r0, r1, ip, lsl ip

Disassembly of section .fini:

000043f0 <.fini>:
    43f0:	push	{r3, lr}
    43f4:	pop	{r3, pc}
