Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Dec  4 22:11:16 2022
| Host         : DESKTOP-943LB4O running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   439 |
|    Minimum number of control sets                        |   439 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   826 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   439 |
| >= 0 to < 4        |    12 |
| >= 4 to < 6        |    65 |
| >= 6 to < 8        |    22 |
| >= 8 to < 10       |    43 |
| >= 10 to < 12      |    14 |
| >= 12 to < 14      |    14 |
| >= 14 to < 16      |     8 |
| >= 16              |   261 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            7510 |         1563 |
| No           | No                    | Yes                    |              42 |           10 |
| No           | Yes                   | No                     |             744 |          272 |
| Yes          | No                    | No                     |            5366 |         2022 |
| Yes          | No                    | Yes                    |              60 |           14 |
| Yes          | Yes                   | No                     |            4772 |         1492 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                                                                          Enable Signal                                                                                                                         |                                                                                                                                   Set/Reset Signal                                                                                                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/push                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem0_m_axi_U/bus_read/fifo_burst/U_fifo_srl/pop                                                                                                                                                                                 | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push                                                                                                                                                                                |                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem0_m_axi_U/bus_read/fifo_burst/U_fifo_srl/push                                                                                                                                                                                |                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop                                                                                                                                                                                 | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                                                                                                                                  | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_read/rs_rdata/pop                                                                                                                                                                                               | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                              |                                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                |                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                |                                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                          | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                                                |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem0_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/pop                                                                                                                                                                  | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem0_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/raddr_reg[3]_0[0]                                                                                                                                                    | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__1_n_2                                                                                                                                                                             | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                   | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/dadd_64ns_64ns_64_7_full_dsp_1_U67/Autoencoder_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[54]_i_1__1_n_2 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/dadd_64ns_64ns_64_7_full_dsp_1_U67/Autoencoder_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]_0[3]                                         |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                        | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                                                                                                                                     | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem0_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1__12_n_2                                                                                                                                                                         | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1__1_n_0                                                                                                     | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1__0_n_0                                                                                                      | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                    | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                      |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem0_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__6_n_2                                                                                                                                                                            | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/m_axi_gmem_ARREADY_5                                                                                                                                                                             | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__3_n_2                                                                                                                                                                | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[3]_i_1__4_n_2                                                                                                                                                               | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                  |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                      |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                  |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                      |                4 |              4 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__2_n_2                                                                                                                                                                             | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                               | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/any_grant                                                                                                                                                                       | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                    | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem0_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.sect_handling_reg_5                                                                                                                                                          | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0[0]                                                                                                                                  | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/WEBWE[0]                                                                                                                                                                           | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/mOutPtr[3]_i_1_n_2                                                                                                                                                                             | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1__4_n_2                                                                                                                                                                           | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/store_unit/user_resp/mOutPtr[3]_i_1__3_n_2                                                                                                                                                                          | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/raddr_reg[0][0]                                                                                                                                                                     | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop_0                                                                                                                                                                               | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem0_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__10_n_2                                                                                                                                                                         | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/s01_mmu/inst/register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]_1                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__5_n_2                                                                                                                                                              | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/sel                                                                                                                                                                     |                                                                                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/s_ready_t_reg[0]                                                                                                                                                                    | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                      | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                            | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr[4]_i_1__1_n_2                                                                                                                                                                         | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__4_n_2                                                                                                                                                                           | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                                                                                                                                | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/flow_control_loop_pipe_sequential_init_U/empty_65_reg_20310                                                                                                                                    | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/flow_control_loop_pipe_sequential_init_U/grp_Autoencoder_Pipeline_1_fu_932_ap_start_reg_reg                                                                                                                          |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                              | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem0_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__11_n_2                                                                                                                                                                          | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WVALID_Dummy_reg[0]                                                                                                                                                    | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__6_n_2                                                                                                                                                             | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                              | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem0_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/s_ready_t_reg[0]                                                                                                                                                     | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                            | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__3_n_2                                                                                                                                                                           | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__7_n_2                                                                                                                                                                            | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/ap_NS_fsm163_out                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_mmu/inst/w_pop                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_1                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/control_s_axi_U/waddr                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem0_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                                                                                                                         | design_1_i/Autoencoder_0/inst/gmem0_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/CONTROL_BUS_s_axi_U/waddr                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_mmu/inst/aw_pop                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_mmu/inst/register_slice_inst/aw.aw_pipe/SR[0]                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_mmu/inst/ar_pop                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_mmu/inst/register_slice_inst/aw.aw_pipe/SR[0]                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                                                                                                                                   | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_2[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_mmu/inst/aw_pop                                                                                                                                                                                                              | design_1_i/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_1                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_mmu/inst/ar_pop                                                                                                                                                                                                              | design_1_i/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_1                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                     | design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_mmu/inst/ar_pop                                                                                                                                                                                                              | design_1_i/axi_interconnect_0/s01_mmu/inst/register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]_1                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/empty_fwft_i_reg[0]                                                                                      | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                       |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_mmu/inst/w_pop                                                                                                                                                                                                                 | design_1_i/ps7_0_axi_periph/s00_mmu/inst/register_slice_inst/aw.aw_pipe/SR[0]                                                                                                                                                                                                        |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                                                                                                                          | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                                                                                                                                          |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                  | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                       |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/add_ln69_reg_32790                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                  | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                   |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                      | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                 |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/ap_NS_fsm168_out                                                                                                                                                                                                                 | design_1_i/Autoencoder_0/inst/CONTROL_BUS_s_axi_U/SR[0]                                                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                   |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                  | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                 |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/flow_control_loop_pipe_sequential_init_U/loop_index3_fu_298                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/add_ln53_reg_32130                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                       |                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[0][0]                 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem0_m_axi_U/bus_read/rs_rdata/push_0                                                                                                                                                                                           | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/control_s_axi_U/int_DataDimension[7]_i_1_n_2                                                                                                                                                                                     | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/WEBWE[0]                                                                                                                                                                            | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_mmu/inst/decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_mmu/inst/register_slice_inst/aw.aw_pipe/SR[0]                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/ap_CS_fsm_state29                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/control_s_axi_U/int_HiddenDimension[7]_i_1_n_2                                                                                                                                                                                   | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/ap_CS_fsm_state45                                                                                                                                                                                                                | design_1_i/Autoencoder_0/inst/ap_NS_fsm171_out                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/pop                                                                                                                                                                                | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                         | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                    | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[2][0]                 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                  | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[6][0]                 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[7][0]                 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[4][0]                 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_2_fu_1010/flow_control_loop_pipe_sequential_init_U/loop_index_fu_176                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/full_n_reg_1[0]                                                                                                                                                                   | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/ap_rst_n_0[0]                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[1][0]                 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[3][0]                 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                        |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                        |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.wstrb_wrap_buffer_q_reg[5][0]                 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_mmu/inst/decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                              | design_1_i/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_1                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                       |                                                                                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_mmu/inst/decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                              | design_1_i/axi_interconnect_0/s01_mmu/inst/register_slice_inst/ar.ar_pipe/aresetn_d_reg[1]_1                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                         | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                              | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                   |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1_n_2                                                                                                                                                                             | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_89_in                                                                                                | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                 |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem0_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1__0_n_2                                                                                                                                                                         | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                              | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                 |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_0                                                                                                                                                         | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/ddiv_64ns_64ns_64_59_no_dsp_1_U68/Autoencoder_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0[1]                                                            |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0      |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                 |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0      |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                 |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem0_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                            | design_1_i/Autoencoder_0/inst/gmem0_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                                                                                                                          | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_1[0]                                                                                                                                                                                                          |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_4[0]                                                                                                                                                      | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_1[0]                                                                                                                                                                            |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/dexp_64ns_64ns_64_21_full_dsp_1_U69/Autoencoder_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/specialcase_delay_balance/i_pipe/opt_has_pipe.i_pipe[17].pipe_reg[17][1]_1                 |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_mmu/inst/decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                                                                                                                           | design_1_i/ps7_0_axi_periph/s00_mmu/inst/register_slice_inst/aw.aw_pipe/SR[0]                                                                                                                                                                                                        |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                                                                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/s_axi_rvalid_i                                                                                                                                                 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0      |                2 |             12 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_mmu/inst/decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i[11]_i_1_n_0                                                                                                                                                            | design_1_i/ps7_0_axi_periph/s00_mmu/inst/register_slice_inst/aw.aw_pipe/SR[0]                                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                           |                                                                                                                                                                                                                                                                                      |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                             |                                                                                                                                                                                                                                                                                      |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/ap_CS_fsm_state12                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                      |                3 |             13 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                             |                                                                                                                                                                                                                                                                                      |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                         |                                                                                                                                                                                                                                                                                      |                3 |             13 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_1                                                                                                                                                                                         |                6 |             14 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                     |                                                                                                                                                                                                                                                                                      |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                     |                                                                                                                                                                                                                                                                                      |                5 |             14 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                     |                                                                                                                                                                                                                                                                                      |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                5 |             14 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_mmu/inst/register_slice_inst/aw.aw_pipe/SR[0]                                                                                                                                                                                                        |                6 |             14 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/add_ln1109_reg_8190                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                 |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/dexp_64ns_64ns_64_21_full_dsp_1_U69/Autoencoder_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[66]_i_1_n_2                  |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/dexp_64ns_64ns_64_21_full_dsp_1_U69/Autoencoder_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[50]_i_1__1_n_2               |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/ap_CS_fsm_state11                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                 |                                                                                                                                                                                                                                                                                      |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                                      |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                            |                                                                                                                                                                                                                                                                                      |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                              |                                                                                                                                                                                                                                                                                      |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                 |                6 |             19 |         3.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                 |                6 |             19 |         3.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                   |                6 |             19 |         3.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                 |               10 |             20 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_4[0]                                                                                                                                                      | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |                5 |             22 |         4.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                     |                                                                                                                                                                                                                                                                                      |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                     |                                                                                                                                                                                                                                                                                      |               10 |             22 |         2.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                                     |                                                                                                                                                                                                                                                                                      |                9 |             22 |         2.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                                     |                                                                                                                                                                                                                                                                                      |                9 |             22 |         2.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                       |               11 |             24 |         2.18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem0_m_axi_U/load_unit/bus_wide_gen.rreq_offset/U_fifo_srl/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |               10 |             24 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                 |               12 |             28 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                            | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                |                8 |             28 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                       |                                                                                                                                                                                                                                                                                      |                6 |             28 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_mmu/inst/register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                7 |             28 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                            | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                                |                6 |             28 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                       |                                                                                                                                                                                                                                                                                      |                6 |             28 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                       |                                                                                                                                                                                                                                                                                      |                6 |             28 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                8 |             28 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                6 |             28 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_mmu/inst/register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                7 |             28 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                8 |             28 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                6 |             28 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                                       |                                                                                                                                                                                                                                                                                      |                7 |             28 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                                                                                                                          | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |                5 |             31 |         6.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem0_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                                                                                                                         | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |                6 |             31 |         5.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/InputValues_V_55_fu_5220                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/InputValues_V_15_fu_3620                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/InputValues_V_14_fu_3580                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/InputValues_V_31_fu_4260                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               26 |             32 |         1.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/InputValues_V_47_fu_4900                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               23 |             32 |         1.39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/OutputValues_V_18_fu_5840                                                                                                                                                                                    | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/icmp_ln617_reg_893_reg[0]_22                                                                                                                                                                                                       |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/OutputValues_V_61_fu_7560                                                                                                                                                                                    | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/icmp_ln617_reg_893_reg[0]_33                                                                                                                                                                                                       |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/OutputValues_V_58_fu_7440                                                                                                                                                                                    | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/icmp_ln617_reg_893_reg[0]_2                                                                                                                                                                                                        |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/OutputValues_V_62_fu_7600                                                                                                                                                                                    | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/icmp_ln617_reg_893_reg[0]_0                                                                                                                                                                                                        |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/OutputValues_V_49_fu_7080                                                                                                                                                                                    | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/icmp_ln617_reg_893_reg[0]_39                                                                                                                                                                                                       |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/OutputValues_V_50_fu_7120                                                                                                                                                                                    | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/icmp_ln617_reg_893_reg[0]_6                                                                                                                                                                                                        |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/OutputValues_V_63_fu_7640                                                                                                                                                                                    | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/icmp_ln617_reg_893_reg[0]_32                                                                                                                                                                                                       |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/OutputValues_V_48_fu_7040                                                                                                                                                                                    | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/icmp_ln617_reg_893_reg[0]_7                                                                                                                                                                                                        |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/OutputValues_V_60_fu_7520                                                                                                                                                                                    | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/icmp_ln617_reg_893_reg[0]_1                                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/OutputValues_V_7_fu_5400                                                                                                                                                                                     | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/icmp_ln617_reg_893_reg[0]_60                                                                                                                                                                                                       |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/OutputValues_V_fu_5120                                                                                                                                                                                       | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/icmp_ln617_reg_893_reg[0]_31                                                                                                                                                                                                       |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/OutputValues_V_45_fu_6920                                                                                                                                                                                    | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/icmp_ln617_reg_893_reg[0]_41                                                                                                                                                                                                       |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/OutputValues_V_46_fu_6960                                                                                                                                                                                    | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/icmp_ln617_reg_893_reg[0]_8                                                                                                                                                                                                        |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/OutputValues_V_39_fu_6680                                                                                                                                                                                    | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/icmp_ln617_reg_893_reg[0]_44                                                                                                                                                                                                       |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/OutputValues_V_52_fu_7200                                                                                                                                                                                    | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/icmp_ln617_reg_893_reg[0]_5                                                                                                                                                                                                        |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/OutputValues_V_5_fu_5320                                                                                                                                                                                     | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/icmp_ln617_reg_893_reg[0]_61                                                                                                                                                                                                       |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/OutputValues_V_41_fu_6760                                                                                                                                                                                    | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/icmp_ln617_reg_893_reg[0]_43                                                                                                                                                                                                       |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/OutputValues_V_42_fu_6800                                                                                                                                                                                    | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/icmp_ln617_reg_893_reg[0]_10                                                                                                                                                                                                       |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/OutputValues_V_44_fu_6880                                                                                                                                                                                    | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/icmp_ln617_reg_893_reg[0]_9                                                                                                                                                                                                        |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/OutputValues_V_56_fu_7360                                                                                                                                                                                    | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/icmp_ln617_reg_893_reg[0]_3                                                                                                                                                                                                        |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/OutputValues_V_57_fu_7400                                                                                                                                                                                    | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/icmp_ln617_reg_893_reg[0]_35                                                                                                                                                                                                       |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/OutputValues_V_3_fu_5240                                                                                                                                                                                     | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/icmp_ln617_reg_893_reg[0]_62                                                                                                                                                                                                       |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/OutputValues_V_40_fu_6720                                                                                                                                                                                    | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/icmp_ln617_reg_893_reg[0]_11                                                                                                                                                                                                       |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/OutputValues_V_6_fu_5360                                                                                                                                                                                     | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/icmp_ln617_reg_893_reg[0]_28                                                                                                                                                                                                       |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/OutputValues_V_54_fu_7280                                                                                                                                                                                    | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/icmp_ln617_reg_893_reg[0]_4                                                                                                                                                                                                        |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/OutputValues_V_59_fu_7480                                                                                                                                                                                    | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/icmp_ln617_reg_893_reg[0]_34                                                                                                                                                                                                       |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/OutputValues_V_9_fu_5480                                                                                                                                                                                     | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/icmp_ln617_reg_893_reg[0]_59                                                                                                                                                                                                       |               22 |             32 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/OutputValues_V_38_fu_6640                                                                                                                                                                                    | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/icmp_ln617_reg_893_reg[0]_12                                                                                                                                                                                                       |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/OutputValues_V_43_fu_6840                                                                                                                                                                                    | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/icmp_ln617_reg_893_reg[0]_42                                                                                                                                                                                                       |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/OutputValues_V_47_fu_7000                                                                                                                                                                                    | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/icmp_ln617_reg_893_reg[0]_40                                                                                                                                                                                                       |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/OutputValues_V_4_fu_5280                                                                                                                                                                                     | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/icmp_ln617_reg_893_reg[0]_29                                                                                                                                                                                                       |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/OutputValues_V_55_fu_7320                                                                                                                                                                                    | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/icmp_ln617_reg_893_reg[0]_36                                                                                                                                                                                                       |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/OutputValues_V_51_fu_7160                                                                                                                                                                                    | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/icmp_ln617_reg_893_reg[0]_38                                                                                                                                                                                                       |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/OutputValues_V_53_fu_7240                                                                                                                                                                                    | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/icmp_ln617_reg_893_reg[0]_37                                                                                                                                                                                                       |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/InputValues_V_36_fu_4460                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/InputValues_V_29_fu_4180                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/agg_tmp43_i_0_reg_9190                                                                                                                                                                                                           | design_1_i/Autoencoder_0/inst/agg_tmp43_i_0_reg_919                                                                                                                                                                                                                                  |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/agg_tmp_i_0_reg_8830                                                                                                                                                                                                             | design_1_i/Autoencoder_0/inst/agg_tmp_i_0_reg_883                                                                                                                                                                                                                                    |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/ap_CS_fsm_state24                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                      |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/ap_CS_fsm_state27                                                                                                                                                                                                                | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/ap_CS_fsm_reg[26]_0                                                                                                                                                                                                                |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/ap_CS_fsm_state41                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                      |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/InputValues_V_7_fu_3300                                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/InputValues_V_6_fu_3260                                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/InputValues_V_4_fu_3180                                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/InputValues_V_51_fu_5060                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/InputValues_V_59_fu_5380                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/InputValues_V_39_fu_4580                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/InputValues_V_62_fu_5500                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/InputValues_V_60_fu_5420                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/InputValues_V_53_fu_5140                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/InputValues_V_52_fu_5100                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/InputValues_V_33_fu_4340                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/InputValues_V_49_fu_4980                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               22 |             32 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/InputValues_V_24_fu_3980                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/InputValues_V_48_fu_4940                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/InputValues_V_44_fu_4780                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/InputValues_V_23_fu_3940                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/InputValues_V_42_fu_4700                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               22 |             32 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/InputValues_V_11_fu_3460                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/InputValues_V_13_fu_3540                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/InputValues_V_12_fu_3500                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/InputValues_V_10_fu_3420                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/InputValues_V_3_fu_3140                                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/OutputValues_V_14_fu_5680                                                                                                                                                                                    | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/icmp_ln617_reg_893_reg[0]_24                                                                                                                                                                                                       |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/InputValues_V_32_fu_4300                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/OutputValues_V_21_fu_5960                                                                                                                                                                                    | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/icmp_ln617_reg_893_reg[0]_53                                                                                                                                                                                                       |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/InputValues_V_19_fu_3780                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                                                                                                                          | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/InputValues_V_17_fu_3700                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/OutputValues_V_15_fu_5720                                                                                                                                                                                    | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/icmp_ln617_reg_893_reg[0]_56                                                                                                                                                                                                       |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/OutputValues_V_13_fu_5640                                                                                                                                                                                    | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/icmp_ln617_reg_893_reg[0]_57                                                                                                                                                                                                       |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_2_fu_1010/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/OutputValues_V_10_fu_5520                                                                                                                                                                                    | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/icmp_ln617_reg_893_reg[0]_26                                                                                                                                                                                                       |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/OutputValues_V_22_fu_6000                                                                                                                                                                                    | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/icmp_ln617_reg_893_reg[0]_20                                                                                                                                                                                                       |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/OutputValues_V_11_fu_5560                                                                                                                                                                                    | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/icmp_ln617_reg_893_reg[0]_58                                                                                                                                                                                                       |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/OutputValues_V_16_fu_5760                                                                                                                                                                                    | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/icmp_ln617_reg_893_reg[0]_23                                                                                                                                                                                                       |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/OutputValues_V_25_fu_6120                                                                                                                                                                                    | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/icmp_ln617_reg_893_reg[0]_51                                                                                                                                                                                                       |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/OutputValues_V_26_fu_6160                                                                                                                                                                                    | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/icmp_ln617_reg_893_reg[0]_18                                                                                                                                                                                                       |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/OutputValues_V_27_fu_6200                                                                                                                                                                                    | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/icmp_ln617_reg_893_reg[0]_50                                                                                                                                                                                                       |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/OutputValues_V_28_fu_6240                                                                                                                                                                                    | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/icmp_ln617_reg_893_reg[0]_17                                                                                                                                                                                                       |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/OutputValues_V_12_fu_5600                                                                                                                                                                                    | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/icmp_ln617_reg_893_reg[0]_25                                                                                                                                                                                                       |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/OutputValues_V_20_fu_5920                                                                                                                                                                                    | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/icmp_ln617_reg_893_reg[0]_21                                                                                                                                                                                                       |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/OutputValues_V_2_fu_5200                                                                                                                                                                                     | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/icmp_ln617_reg_893_reg[0]_30                                                                                                                                                                                                       |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/InputValues_V_9_fu_3380                                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/InputValues_V_fu_3020                                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |               24 |             32 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/InputValues_V_63_fu_5540                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               22 |             32 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/OutputValues_V_17_fu_5800                                                                                                                                                                                    | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/icmp_ln617_reg_893_reg[0]_55                                                                                                                                                                                                       |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/OutputValues_V_37_fu_6600                                                                                                                                                                                    | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/icmp_ln617_reg_893_reg[0]_45                                                                                                                                                                                                       |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/InputValues_V_21_fu_3860                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               23 |             32 |         1.39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/OutputValues_V_36_fu_6560                                                                                                                                                                                    | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/icmp_ln617_reg_893_reg[0]_13                                                                                                                                                                                                       |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/OutputValues_V_30_fu_6320                                                                                                                                                                                    | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/icmp_ln617_reg_893_reg[0]_16                                                                                                                                                                                                       |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/OutputValues_V_31_fu_6360                                                                                                                                                                                    | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/icmp_ln617_reg_893_reg[0]_48                                                                                                                                                                                                       |               22 |             32 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/InputValues_V_35_fu_4420                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/OutputValues_V_35_fu_6520                                                                                                                                                                                    | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/icmp_ln617_reg_893_reg[0]_46                                                                                                                                                                                                       |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/OutputValues_V_34_fu_6480                                                                                                                                                                                    | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/icmp_ln617_reg_893_reg[0]_14                                                                                                                                                                                                       |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/OutputValues_V_32_fu_6400                                                                                                                                                                                    | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/icmp_ln617_reg_893_reg[0]_15                                                                                                                                                                                                       |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/OutputValues_V_19_fu_5880                                                                                                                                                                                    | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/icmp_ln617_reg_893_reg[0]_54                                                                                                                                                                                                       |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/InputValues_V_46_fu_4860                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/InputValues_V_37_fu_4500                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/InputValues_V_8_fu_3340                                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |               21 |             32 |         1.52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/CONTROL_BUS_s_axi_U/int_DecoderWeights[63]_i_1_n_2                                                                                                                                                                               | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/InputValues_V_25_fu_4020                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/CONTROL_BUS_s_axi_U/ar_hs                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/InputValues_V_54_fu_5180                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/CONTROL_BUS_s_axi_U/int_DecoderWeights[31]_i_1_n_2                                                                                                                                                                               | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/InputValues_V_27_fu_4100                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/CONTROL_BUS_s_axi_U/int_EncoderWeights[31]_i_1_n_2                                                                                                                                                                               | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/CONTROL_BUS_s_axi_U/int_EncoderWeights[63]_i_1_n_2                                                                                                                                                                               | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/InputValues_V_2_fu_3100                                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                |                                                                                                                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/InputValues_V_16_fu_3660                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               21 |             32 |         1.52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/InputValues_V_5_fu_3220                                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/InputValues_V_30_fu_4220                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/InputValues_V_38_fu_4540                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/InputValues_V_57_fu_5300                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/InputValues_V_1_fu_3060                                                                                                                                                                        |                                                                                                                                                                                                                                                                                      |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/InputValues_V_61_fu_5460                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem0_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                            | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/OutputValues_V_8_fu_5440                                                                                                                                                                                     | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/icmp_ln617_reg_893_reg[0]_27                                                                                                                                                                                                       |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/InputValues_V_22_fu_3900                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/InputValues_V_34_fu_4380                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               13 |             32 |         2.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/InputValues_V_20_fu_3820                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/control_s_axi_U/rdata[31]_i_1__0_n_2                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                      |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/control_s_axi_U/int_DataOut[31]_i_1_n_2                                                                                                                                                                                          | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/control_s_axi_U/p_0_in                                                                                                                                                                                                           | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/InputValues_V_40_fu_4620                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/InputValues_V_18_fu_3740                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/InputValues_V_56_fu_5260                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               15 |             32 |         2.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/control_s_axi_U/int_DataOut[63]_i_1_n_2                                                                                                                                                                                          | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/control_s_axi_U/int_DataIn[31]_i_1_n_2                                                                                                                                                                                           | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/OutputValues_V_33_fu_6440                                                                                                                                                                                    | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/icmp_ln617_reg_893_reg[0]_47                                                                                                                                                                                                       |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/InputValues_V_26_fu_4060                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/OutputValues_V_29_fu_6280                                                                                                                                                                                    | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/icmp_ln617_reg_893_reg[0]_49                                                                                                                                                                                                       |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/OutputValues_V_23_fu_6040                                                                                                                                                                                    | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/icmp_ln617_reg_893_reg[0]_52                                                                                                                                                                                                       |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/InputValues_V_50_fu_5020                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                |                                                                                                                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/OutputValues_V_24_fu_6080                                                                                                                                                                                    | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/icmp_ln617_reg_893_reg[0]_19                                                                                                                                                                                                       |               14 |             32 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/InputValues_V_41_fu_4660                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/InputValues_V_58_fu_5340                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               21 |             32 |         1.52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/InputValues_V_28_fu_4140                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               16 |             32 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/InputValues_V_43_fu_4740                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               18 |             32 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_Autoencoder_Pipeline_1_fu_932/InputValues_V_45_fu_4820                                                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               19 |             32 |         1.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/OutputValues_V_1_fu_5160                                                                                                                                                                                     | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/icmp_ln617_reg_893_reg[0]_63                                                                                                                                                                                                       |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |               10 |             33 |         3.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |                7 |             33 |         4.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                       |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_awready_0[0]                                                                                                    | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                       |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem0_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |               11 |             33 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem0_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                      |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                                                                                                                              |                                                                                                                                                                                                                                                                                      |               12 |             34 |         2.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                                                                                                                                    |                                                                                                                                                                                                                                                                                      |                5 |             34 |         6.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                                                                                                                                     | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |                5 |             34 |         6.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                                                                                                                                   | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |                8 |             35 |         4.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push                                                                                                                                                                   |                                                                                                                                                                                                                                                                                      |                5 |             37 |         7.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop                                                                                                                                                                    | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |                5 |             37 |         7.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_mmu/inst/register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |                8 |             38 |         4.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/ap_CS_fsm_state1                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                      |               18 |             38 |         2.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                                      |               14 |             38 |         2.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                                      |               12 |             38 |         3.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                                      |                9 |             38 |         4.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_mmu/inst/register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |               11 |             38 |         3.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_mmu/inst/register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |               11 |             38 |         3.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/ap_CS_fsm_state42                                                                                                                                                                                                                | design_1_i/Autoencoder_0/inst/ap_CS_fsm_state37                                                                                                                                                                                                                                      |               11 |             39 |         3.55 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                          | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                 |               13 |             40 |         3.08 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                          | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                                                                 |               12 |             41 |         3.42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                              |                                                                                                                                                                                                                                                                                      |               11 |             45 |         4.09 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                         |                                                                                                                                                                                                                                                                                      |               12 |             45 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                         |                                                                                                                                                                                                                                                                                      |               12 |             45 |         3.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[1]_0[0]                                                                                             |                                                                                                                                                                                                                                                                                      |               14 |             45 |         3.21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[0]_0[0]                                                                                             |                                                                                                                                                                                                                                                                                      |               11 |             45 |         4.09 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                     |                                                                                                                                                                                                                                                                                      |               13 |             45 |         3.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                     |                                                                                                                                                                                                                                                                                      |                9 |             45 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                9 |             45 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/ap_CS_fsm_state25                                                                                                                                                                                                                | design_1_i/Autoencoder_0/inst/ap_CS_fsm_state20                                                                                                                                                                                                                                      |               11 |             51 |         4.64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/ddiv_64ns_64ns_64_59_no_dsp_1_U68/Autoencoder_ddiv_64ns_64ns_64_59_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0[3]                                                            |               11 |             51 |         4.64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/dadd_64ns_64ns_64_7_full_dsp_1_U67/Autoencoder_dadd_64ns_64ns_64_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/op_state[0]                                                                 |               11 |             51 |         4.64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/dexp_64ns_64ns_64_21_full_dsp_1_U69/Autoencoder_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP_LOGIC_ADDERS.RND_0/CHAIN_GEN[1].C_MUX.CARRY_MUX_0                           |               10 |             51 |         5.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                             | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |               12 |             52 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/fifo_burst/E[0]                                                                                                                                                                                           | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |               13 |             52 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem0_m_axi_U/bus_read/rs_rreq/E[0]                                                                                                                                                                                              | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |               10 |             52 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                       |               17 |             61 |         3.59 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/ap_CS_fsm_state4                                                                                                                                                                                             | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/select_ln1086_reg_834                                                                                                                                                                                                              |               24 |             61 |         2.54 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/p_Result_13_reg_8290                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                      |               18 |             61 |         3.39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                  | design_1_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                       |               12 |             62 |         5.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/ap_NS_fsm166_out                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |               18 |             62 |         3.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                                                                                                                  | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/ap_CS_fsm_reg[1]                                                                                                                                                                     |                                                                                                                                                                                                                                                                                      |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                      |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/ap_CS_fsm_state25                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                      |               14 |             63 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/ap_CS_fsm_state91                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                      |               20 |             63 |         3.15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/ap_CS_fsm_state32                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                      |               17 |             63 |         3.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                                                                                                                                 | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |                9 |             63 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |               23 |             64 |         2.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/store_unit/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                      |               23 |             64 |         2.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/E[0]                                                                                                                                                                                           | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |               23 |             64 |         2.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem0_addr_reg_3204[63]_i_1_n_2                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                      |               16 |             64 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/load_unit/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                      |               21 |             64 |         3.05 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                                                                                                                            | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |               22 |             64 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem0_addr_1_reg_3270[63]_i_1_n_2                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                      |               16 |             64 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                      |               25 |             64 |         2.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      |                                                                                                                                                                                                                                                                                      |               21 |             65 |         3.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                                      |               24 |             65 |         2.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                          |                                                                                                                                                                                                                                                                                      |               19 |             65 |         3.42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                      |                                                                                                                                                                                                                                                                                      |               19 |             65 |         3.42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                                      |               13 |             65 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                              |                                                                                                                                                                                                                                                                                      |               13 |             65 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/dexp_64ns_64ns_64_21_full_dsp_1_U69/Autoencoder_dexp_64ns_64ns_64_21_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/OP_STATE_P1_REG/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0                             |               18 |             66 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/ap_CS_fsm_state92                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                      |               22 |             66 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/grp_sigmoid_fu_1003/ap_CS_fsm_state93                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                      |               28 |             66 |         2.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                                                                                                                                 | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |                9 |             72 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem0_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/push                                                                                                                                                                                |                                                                                                                                                                                                                                                                                      |                9 |             72 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem0_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                      |               22 |             73 |         3.32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem0_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                                                                                                                           | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |               15 |             73 |         4.87 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem0_m_axi_U/load_unit/bus_wide_gen.rreq_offset/full_n_reg_1                                                                                                                                                                    |                                                                                                                                                                                                                                                                                      |               17 |             77 |         4.53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                                                                                        | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |               27 |            126 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/fifo_burst/next_wreq                                                                                                                                                                                      | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |               30 |            126 |         4.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/gmem0_m_axi_U/bus_read/rs_rreq/next_rreq                                                                                                                                                                                         | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |               35 |            134 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/Autoencoder_0/inst/ap_CS_fsm_state1                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                      |               65 |            268 |         4.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                | design_1_i/Autoencoder_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                                                                                                                                                         |              105 |            282 |         2.69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                      |             1565 |           7822 |         5.00 |
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


