

================================================================
== Vitis HLS Report for 'myproject'
================================================================
* Date:           Thu Sep  7 01:06:21 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  9.00 ns|  6.244 ns|     2.43 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+-----------+-----------+-----------+---------+-----------+----------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline |
    |   min   |    max    |    min    |    max    |   min   |    max    |   Type   |
    +---------+-----------+-----------+-----------+---------+-----------+----------+
    |  1313136|  116131916|  11.818 ms|  1.045 sec|  1313137|  116131917|  dataflow|
    +---------+-----------+-----------+-----------+---------+-----------+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+------------------------------------------------------------------+---------+-----------+-----------+-----------+---------+-----------+---------+
        |                                                                   |                                                                  |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
        |                              Instance                             |                              Module                              |   min   |    max    |    min    |    max    |   min   |    max    |   Type  |
        +-------------------------------------------------------------------+------------------------------------------------------------------+---------+-----------+-----------+-----------+---------+-----------+---------+
        |gru_stack_single_ap_fixed_ap_fixed_ap_fixed_8_1_5_3_0_config12_U0  |gru_stack_single_ap_fixed_ap_fixed_ap_fixed_8_1_5_3_0_config12_s  |  1313136|  116131916|  11.818 ms|  1.045 sec|  1313136|  116131916|       no|
        +-------------------------------------------------------------------+------------------------------------------------------------------+---------+-----------+-----------+-----------+---------+-----------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       25|     1|    78377|   241538|    0|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|        -|    -|
|Register             |        -|     -|        -|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       25|     1|    78377|   241538|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        1|    ~0|        9|       55|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|        3|       18|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------+------------------------------------------------------------------+---------+----+-------+--------+-----+
    |                              Instance                             |                              Module                              | BRAM_18K| DSP|   FF  |   LUT  | URAM|
    +-------------------------------------------------------------------+------------------------------------------------------------------+---------+----+-------+--------+-----+
    |gru_stack_single_ap_fixed_ap_fixed_ap_fixed_8_1_5_3_0_config12_U0  |gru_stack_single_ap_fixed_ap_fixed_ap_fixed_8_1_5_3_0_config12_s  |       25|   1|  78377|  241538|    0|
    +-------------------------------------------------------------------+------------------------------------------------------------------+---------+----+-------+--------+-----+
    |Total                                                              |                                                                  |       25|   1|  78377|  241538|    0|
    +-------------------------------------------------------------------+------------------------------------------------------------------+---------+----+-------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|in_buf1_dout            |   in|    8|     ap_fifo|       in_buf1|       pointer|
|in_buf1_empty_n         |   in|    1|     ap_fifo|       in_buf1|       pointer|
|in_buf1_read            |  out|    1|     ap_fifo|       in_buf1|       pointer|
|initial_buf2_dout       |   in|    8|     ap_fifo|  initial_buf2|       pointer|
|initial_buf2_empty_n    |   in|    1|     ap_fifo|  initial_buf2|       pointer|
|initial_buf2_read       |  out|    1|     ap_fifo|  initial_buf2|       pointer|
|out_buf3_din            |  out|    8|     ap_fifo|      out_buf3|       pointer|
|out_buf3_full_n         |   in|    1|     ap_fifo|      out_buf3|       pointer|
|out_buf3_write          |  out|    1|     ap_fifo|      out_buf3|       pointer|
|w12_V_address0          |  out|   20|   ap_memory|         w12_V|         array|
|w12_V_ce0               |  out|    1|   ap_memory|         w12_V|         array|
|w12_V_d0                |  out|    8|   ap_memory|         w12_V|         array|
|w12_V_q0                |   in|    8|   ap_memory|         w12_V|         array|
|w12_V_we0               |  out|    1|   ap_memory|         w12_V|         array|
|w12_V_address1          |  out|   20|   ap_memory|         w12_V|         array|
|w12_V_ce1               |  out|    1|   ap_memory|         w12_V|         array|
|w12_V_d1                |  out|    8|   ap_memory|         w12_V|         array|
|w12_V_q1                |   in|    8|   ap_memory|         w12_V|         array|
|w12_V_we1               |  out|    1|   ap_memory|         w12_V|         array|
|wr12_V_address0         |  out|   20|   ap_memory|        wr12_V|         array|
|wr12_V_ce0              |  out|    1|   ap_memory|        wr12_V|         array|
|wr12_V_d0               |  out|    8|   ap_memory|        wr12_V|         array|
|wr12_V_q0               |   in|    8|   ap_memory|        wr12_V|         array|
|wr12_V_we0              |  out|    1|   ap_memory|        wr12_V|         array|
|wr12_V_address1         |  out|   20|   ap_memory|        wr12_V|         array|
|wr12_V_ce1              |  out|    1|   ap_memory|        wr12_V|         array|
|wr12_V_d1               |  out|    8|   ap_memory|        wr12_V|         array|
|wr12_V_q1               |   in|    8|   ap_memory|        wr12_V|         array|
|wr12_V_we1              |  out|    1|   ap_memory|        wr12_V|         array|
|ap_clk                  |   in|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|     myproject|  return value|
|in_buf1_num_data_valid  |   in|    8|  ap_ctrl_hs|     myproject|  return value|
|in_buf1_fifo_cap        |   in|    8|  ap_ctrl_hs|     myproject|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|     myproject|  return value|
|ap_continue             |   in|    1|  ap_ctrl_hs|     myproject|  return value|
+------------------------+-----+-----+------------+--------------+--------------+

