/* File autogenerated with svd2groov */
#pragma once

#include <groov/groov.hpp>
#include <stm32/common/access.hpp>
#include <stm32/common/bittypes.hpp>

namespace stm32::regs {

// rcc_rcc_ahb1enr_v1: RCC_AHB1ENR
// Used by: RCC, SEC_RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_ahb1enr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"sram1en", common::bittypes::bit_enable, 31, 31>,
               groov::field<"dcache1en", common::bittypes::bit_enable, 30, 30>,
               groov::field<"reserved5", bool, 29, 29, common::access::ro>,
               groov::field<"bkpsramen", common::bittypes::bit_enable, 28, 28>,
               groov::field<"reserved4", std::uint8_t, 27, 25, common::access::ro>,
               groov::field<"gtzc1en", common::bittypes::bit_enable, 24, 24>,
               groov::field<"reserved3", std::uint8_t, 23, 19, common::access::ro>,
               groov::field<"dma2den", common::bittypes::bit_enable, 18, 18>,
               groov::field<"ramcfgen", common::bittypes::bit_enable, 17, 17>,
               groov::field<"tscen", common::bittypes::bit_enable, 16, 16>,
               groov::field<"reserved2", std::uint8_t, 15, 13, common::access::ro>,
               groov::field<"crcen", common::bittypes::bit_enable, 12, 12>,
               groov::field<"reserved1", std::uint8_t, 11, 9, common::access::ro>,
               groov::field<"flashen", common::bittypes::bit_enable, 8, 8>,
               groov::field<"reserved0", std::uint8_t, 7, 4, common::access::ro>,
               groov::field<"mdf1en", common::bittypes::bit_enable, 3, 3>,
               groov::field<"fmacen", common::bittypes::bit_enable, 2, 2>,
               groov::field<"cordicen", common::bittypes::bit_enable, 1, 1>,
               groov::field<"gpdma1en", common::bittypes::bit_enable, 0, 0>>;

// rcc_rcc_ahb1rstr_v1: RCC_AHB1RSTR
// Used by: RCC, SEC_RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_ahb1rstr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved2", std::uint16_t, 31, 19, common::access::ro>,
               groov::field<"dma2drst", common::bittypes::bit_reset, 18, 18>,
               groov::field<"ramcfgrst", common::bittypes::bit_reset, 17, 17>,
               groov::field<"tscrst", common::bittypes::bit_reset, 16, 16>,
               groov::field<"reserved1", std::uint8_t, 15, 13, common::access::ro>,
               groov::field<"crcrst", common::bittypes::bit_reset, 12, 12>,
               groov::field<"reserved0", std::uint8_t, 11, 4, common::access::ro>,
               groov::field<"mdf1rst", common::bittypes::bit_reset, 3, 3>,
               groov::field<"fmacrst", common::bittypes::bit_reset, 2, 2>,
               groov::field<"cordicrst", common::bittypes::bit_reset, 1, 1>,
               groov::field<"gpdma1rst", common::bittypes::bit_reset, 0, 0>>;

// rcc_rcc_ahb1smenr_v1: RCC_AHB1SMENR
// Used by: RCC, SEC_RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_ahb1smenr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"sram1smen", common::bittypes::bit_enable, 31, 31>,
               groov::field<"dcache1smen", common::bittypes::bit_enable, 30, 30>,
               groov::field<"icachesmen", common::bittypes::bit_enable, 29, 29>,
               groov::field<"bkpsramsmen", common::bittypes::bit_enable, 28, 28>,
               groov::field<"reserved4", std::uint8_t, 27, 25, common::access::ro>,
               groov::field<"gtzc1smen", common::bittypes::bit_enable, 24, 24>,
               groov::field<"reserved3", std::uint8_t, 23, 19, common::access::ro>,
               groov::field<"dma2dsmen", common::bittypes::bit_enable, 18, 18>,
               groov::field<"ramcfgsmen", common::bittypes::bit_enable, 17, 17>,
               groov::field<"tscsmen", common::bittypes::bit_enable, 16, 16>,
               groov::field<"reserved2", std::uint8_t, 15, 13, common::access::ro>,
               groov::field<"crcsmen", common::bittypes::bit_enable, 12, 12>,
               groov::field<"reserved1", std::uint8_t, 11, 9, common::access::ro>,
               groov::field<"flashsmen", common::bittypes::bit_enable, 8, 8>,
               groov::field<"reserved0", std::uint8_t, 7, 4, common::access::ro>,
               groov::field<"mdf1smen", common::bittypes::bit_enable, 3, 3>,
               groov::field<"fmacsmen", common::bittypes::bit_enable, 2, 2>,
               groov::field<"cordicsmen", common::bittypes::bit_enable, 1, 1>,
               groov::field<"gpdma1smen", common::bittypes::bit_enable, 0, 0>>;

// rcc_rcc_ahb2enr1_v1: RCC_AHB2ENR1
// Used by: RCC, SEC_RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_ahb2enr1_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"sram3en", common::bittypes::bit_enable, 31, 31>,
               groov::field<"sram2en", common::bittypes::bit_enable, 30, 30>,
               groov::field<"reserved6", bool, 29, 29, common::access::ro>,
               groov::field<"sdmmc2en", common::bittypes::bit_enable, 28, 28>,
               groov::field<"sdmmc1en", common::bittypes::bit_enable, 27, 27>,
               groov::field<"reserved5", std::uint8_t, 26, 25, common::access::ro>,
               groov::field<"otfdec2en", common::bittypes::bit_enable, 24, 24>,
               groov::field<"otfdec1en", common::bittypes::bit_enable, 23, 23>,
               groov::field<"reserved4", bool, 22, 22, common::access::ro>,
               groov::field<"octospimen", common::bittypes::bit_enable, 21, 21>,
               groov::field<"saesen", common::bittypes::bit_enable, 20, 20>,
               groov::field<"pkaen", common::bittypes::bit_enable, 19, 19>,
               groov::field<"rngen", common::bittypes::bit_enable, 18, 18>,
               groov::field<"hashen", common::bittypes::bit_enable, 17, 17>,
               groov::field<"aesen", common::bittypes::bit_enable, 16, 16>,
               groov::field<"reserved3", bool, 15, 15, common::access::ro>,
               groov::field<"otgen", common::bittypes::bit_enable, 14, 14>,
               groov::field<"reserved2", bool, 13, 13, common::access::ro>,
               groov::field<"dcmi_pssien", common::bittypes::bit_enable, 12, 12>,
               groov::field<"reserved1", bool, 11, 11, common::access::ro>,
               groov::field<"adc1en", common::bittypes::bit_enable, 10, 10>,
               groov::field<"reserved0", bool, 9, 9, common::access::ro>,
               groov::field<"gpioien", common::bittypes::bit_enable, 8, 8>,
               groov::field<"gpiohen", common::bittypes::bit_enable, 7, 7>,
               groov::field<"gpiogen", common::bittypes::bit_enable, 6, 6>,
               groov::field<"gpiofen", common::bittypes::bit_enable, 5, 5>,
               groov::field<"gpioeen", common::bittypes::bit_enable, 4, 4>,
               groov::field<"gpioden", common::bittypes::bit_enable, 3, 3>,
               groov::field<"gpiocen", common::bittypes::bit_enable, 2, 2>,
               groov::field<"gpioben", common::bittypes::bit_enable, 1, 1>,
               groov::field<"gpioaen", common::bittypes::bit_enable, 0, 0>>;

// rcc_rcc_ahb2enr2_v1: RCC_AHB2ENR2
// Used by: RCC, SEC_RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_ahb2enr2_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved2", std::uint32_t, 31, 9, common::access::ro>,
               groov::field<"octospi2en", common::bittypes::bit_enable, 8, 8>,
               groov::field<"reserved1", std::uint8_t, 7, 5, common::access::ro>,
               groov::field<"octospi1en", common::bittypes::bit_enable, 4, 4>,
               groov::field<"reserved0", std::uint8_t, 3, 1, common::access::ro>,
               groov::field<"fsmcen", common::bittypes::bit_enable, 0, 0>>;

// rcc_rcc_ahb2rstr1_v1: RCC_AHB2RSTR1
// Used by: RCC, SEC_RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_ahb2rstr1_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved6", std::uint8_t, 31, 29, common::access::ro>,
               groov::field<"sdmmc2rst", common::bittypes::bit_reset, 28, 28>,
               groov::field<"sdmmc1rst", common::bittypes::bit_reset, 27, 27>,
               groov::field<"reserved5", std::uint8_t, 26, 25, common::access::ro>,
               groov::field<"otfdec2rst", common::bittypes::bit_reset, 24, 24>,
               groov::field<"otfdec1rst", common::bittypes::bit_reset, 23, 23>,
               groov::field<"reserved4", bool, 22, 22, common::access::ro>,
               groov::field<"octospimrst", common::bittypes::bit_reset, 21, 21>,
               groov::field<"saesrst", common::bittypes::bit_reset, 20, 20>,
               groov::field<"pkarst", common::bittypes::bit_reset, 19, 19>,
               groov::field<"rngrst", common::bittypes::bit_reset, 18, 18>,
               groov::field<"hashrst", common::bittypes::bit_reset, 17, 17>,
               groov::field<"aesrst", common::bittypes::bit_reset, 16, 16>,
               groov::field<"reserved3", bool, 15, 15, common::access::ro>,
               groov::field<"otgrst", common::bittypes::bit_reset, 14, 14>,
               groov::field<"reserved2", bool, 13, 13, common::access::ro>,
               groov::field<"dcmi_pssirst", common::bittypes::bit_reset, 12, 12>,
               groov::field<"reserved1", bool, 11, 11, common::access::ro>,
               groov::field<"adc1rst", common::bittypes::bit_reset, 10, 10>,
               groov::field<"reserved0", bool, 9, 9, common::access::ro>,
               groov::field<"gpioirst", common::bittypes::bit_reset, 8, 8>,
               groov::field<"gpiohrst", common::bittypes::bit_reset, 7, 7>,
               groov::field<"gpiogrst", common::bittypes::bit_reset, 6, 6>,
               groov::field<"gpiofrst", common::bittypes::bit_reset, 5, 5>,
               groov::field<"gpioerst", common::bittypes::bit_reset, 4, 4>,
               groov::field<"gpiodrst", common::bittypes::bit_reset, 3, 3>,
               groov::field<"gpiocrst", common::bittypes::bit_reset, 2, 2>,
               groov::field<"gpiobrst", common::bittypes::bit_reset, 1, 1>,
               groov::field<"gpioarst", common::bittypes::bit_reset, 0, 0>>;

// rcc_rcc_ahb2rstr2_v1: RCC_AHB2RSTR2
// Used by: RCC, SEC_RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_ahb2rstr2_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved2", std::uint32_t, 31, 9, common::access::ro>,
               groov::field<"octospi2rst", common::bittypes::bit_reset, 8, 8>,
               groov::field<"reserved1", std::uint8_t, 7, 5, common::access::ro>,
               groov::field<"octospi1rst", common::bittypes::bit_reset, 4, 4>,
               groov::field<"reserved0", std::uint8_t, 3, 1, common::access::ro>,
               groov::field<"fsmcrst", common::bittypes::bit_reset, 0, 0>>;

// rcc_rcc_ahb2smenr1_v1: RCC_AHB2SMENR1
// Used by: RCC, SEC_RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_ahb2smenr1_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"sram3smen", common::bittypes::bit_enable, 31, 31>,
               groov::field<"sram2smen", common::bittypes::bit_enable, 30, 30>,
               groov::field<"reserved6", bool, 29, 29, common::access::ro>,
               groov::field<"sdmmc2smen", common::bittypes::bit_enable, 28, 28>,
               groov::field<"sdmmc1smen", common::bittypes::bit_enable, 27, 27>,
               groov::field<"reserved5", std::uint8_t, 26, 25, common::access::ro>,
               groov::field<"otfdec2smen", common::bittypes::bit_enable, 24, 24>,
               groov::field<"otfdec1smen", common::bittypes::bit_enable, 23, 23>,
               groov::field<"reserved4", bool, 22, 22, common::access::ro>,
               groov::field<"octospimsmen", common::bittypes::bit_enable, 21, 21>,
               groov::field<"saessmen", common::bittypes::bit_enable, 20, 20>,
               groov::field<"pkasmen", common::bittypes::bit_enable, 19, 19>,
               groov::field<"rngsmen", common::bittypes::bit_enable, 18, 18>,
               groov::field<"hashsmen", common::bittypes::bit_enable, 17, 17>,
               groov::field<"aessmen", common::bittypes::bit_enable, 16, 16>,
               groov::field<"reserved3", bool, 15, 15, common::access::ro>,
               groov::field<"otgsmen", common::bittypes::bit_enable, 14, 14>,
               groov::field<"reserved2", bool, 13, 13, common::access::ro>,
               groov::field<"dcmi_pssismen", common::bittypes::bit_enable, 12, 12>,
               groov::field<"reserved1", bool, 11, 11, common::access::ro>,
               groov::field<"adc1smen", common::bittypes::bit_enable, 10, 10>,
               groov::field<"reserved0", bool, 9, 9, common::access::ro>,
               groov::field<"gpioismen", common::bittypes::bit_enable, 8, 8>,
               groov::field<"gpiohsmen", common::bittypes::bit_enable, 7, 7>,
               groov::field<"gpiogsmen", common::bittypes::bit_enable, 6, 6>,
               groov::field<"gpiofsmen", common::bittypes::bit_enable, 5, 5>,
               groov::field<"gpioesmen", common::bittypes::bit_enable, 4, 4>,
               groov::field<"gpiodsmen", common::bittypes::bit_enable, 3, 3>,
               groov::field<"gpiocsmen", common::bittypes::bit_enable, 2, 2>,
               groov::field<"gpiobsmen", common::bittypes::bit_enable, 1, 1>,
               groov::field<"gpioasmen", common::bittypes::bit_enable, 0, 0>>;

// rcc_rcc_ahb2smenr2_v1: RCC_AHB2SMENR2
// Used by: RCC, SEC_RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_ahb2smenr2_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved2", std::uint32_t, 31, 9, common::access::ro>,
               groov::field<"octospi2smen", common::bittypes::bit_enable, 8, 8>,
               groov::field<"reserved1", std::uint8_t, 7, 5, common::access::ro>,
               groov::field<"octospi1smen", common::bittypes::bit_enable, 4, 4>,
               groov::field<"reserved0", std::uint8_t, 3, 1, common::access::ro>,
               groov::field<"fsmcsmen", common::bittypes::bit_enable, 0, 0>>;

// rcc_rcc_ahb3enr_v1: RCC_AHB3ENR
// Used by: RCC, SEC_RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_ahb3enr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"sram4en", common::bittypes::bit_enable, 31, 31>,
               groov::field<"reserved4", std::uint32_t, 30, 13, common::access::ro>,
               groov::field<"gtzc2en", common::bittypes::bit_enable, 12, 12>,
               groov::field<"reserved3", bool, 11, 11, common::access::ro>,
               groov::field<"adf1en", common::bittypes::bit_enable, 10, 10>,
               groov::field<"lpdma1en", common::bittypes::bit_enable, 9, 9>,
               groov::field<"reserved2", std::uint8_t, 8, 7, common::access::ro>,
               groov::field<"dac1en", common::bittypes::bit_enable, 6, 6>,
               groov::field<"adc4en", common::bittypes::bit_enable, 5, 5>,
               groov::field<"reserved1", std::uint8_t, 4, 3, common::access::ro>,
               groov::field<"pwren", common::bittypes::bit_enable, 2, 2>,
               groov::field<"reserved0", bool, 1, 1, common::access::ro>,
               groov::field<"lpgpio1en", common::bittypes::bit_enable, 0, 0>>;

// rcc_rcc_ahb3rstr_v1: RCC_AHB3RSTR
// Used by: RCC, SEC_RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_ahb3rstr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved2", std::uint32_t, 31, 11, common::access::ro>,
               groov::field<"adf1rst", common::bittypes::bit_reset, 10, 10>,
               groov::field<"lpdma1rst", common::bittypes::bit_reset, 9, 9>,
               groov::field<"reserved1", std::uint8_t, 8, 7, common::access::ro>,
               groov::field<"dac1rst", common::bittypes::bit_reset, 6, 6>,
               groov::field<"adc4rst", common::bittypes::bit_reset, 5, 5>,
               groov::field<"reserved0", std::uint8_t, 4, 1, common::access::ro>,
               groov::field<"lpgpio1rst", common::bittypes::bit_reset, 0, 0>>;

// rcc_rcc_ahb3smenr_v1: RCC_AHB3SMENR
// Used by: RCC, SEC_RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_ahb3smenr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"sram4smen", common::bittypes::bit_enable, 31, 31>,
               groov::field<"reserved4", std::uint32_t, 30, 13, common::access::ro>,
               groov::field<"gtzc2smen", common::bittypes::bit_enable, 12, 12>,
               groov::field<"reserved3", bool, 11, 11, common::access::ro>,
               groov::field<"adf1smen", common::bittypes::bit_enable, 10, 10>,
               groov::field<"lpdma1smen", common::bittypes::bit_enable, 9, 9>,
               groov::field<"reserved2", std::uint8_t, 8, 7, common::access::ro>,
               groov::field<"dac1smen", common::bittypes::bit_enable, 6, 6>,
               groov::field<"adc4smen", common::bittypes::bit_enable, 5, 5>,
               groov::field<"reserved1", std::uint8_t, 4, 3, common::access::ro>,
               groov::field<"pwrsmen", common::bittypes::bit_enable, 2, 2>,
               groov::field<"reserved0", bool, 1, 1, common::access::ro>,
               groov::field<"lpgpio1smen", common::bittypes::bit_enable, 0, 0>>;

// rcc_rcc_apb1enr1_v1: RCC_APB1ENR1
// Used by: RCC, SEC_RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_apb1enr1_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved4", std::uint8_t, 31, 25, common::access::ro>,
               groov::field<"crsen", common::bittypes::bit_enable, 24, 24>,
               groov::field<"reserved3", bool, 23, 23, common::access::ro>,
               groov::field<"i2c2en", common::bittypes::bit_enable, 22, 22>,
               groov::field<"i2c1en", common::bittypes::bit_enable, 21, 21>,
               groov::field<"uart5en", common::bittypes::bit_enable, 20, 20>,
               groov::field<"uart4en", common::bittypes::bit_enable, 19, 19>,
               groov::field<"usart3en", common::bittypes::bit_enable, 18, 18>,
               groov::field<"usart2en", common::bittypes::bit_enable, 17, 17>,
               groov::field<"reserved2", std::uint8_t, 16, 15, common::access::ro>,
               groov::field<"spi2en", common::bittypes::bit_enable, 14, 14>,
               groov::field<"reserved1", std::uint8_t, 13, 12, common::access::ro>,
               groov::field<"wwdgen", common::bittypes::bit_enable, 11, 11>,
               groov::field<"reserved0", std::uint8_t, 10, 6, common::access::ro>,
               groov::field<"tim7en", common::bittypes::bit_enable, 5, 5>,
               groov::field<"tim6en", common::bittypes::bit_enable, 4, 4>,
               groov::field<"tim5en", common::bittypes::bit_enable, 3, 3>,
               groov::field<"tim4en", common::bittypes::bit_enable, 2, 2>,
               groov::field<"tim3en", common::bittypes::bit_enable, 1, 1>,
               groov::field<"tim2en", common::bittypes::bit_enable, 0, 0>>;

// rcc_rcc_apb1enr2_v1: RCC_APB1ENR2
// Used by: RCC, SEC_RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_apb1enr2_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved4", std::uint8_t, 31, 24, common::access::ro>,
               groov::field<"ucpd1en", common::bittypes::bit_enable, 23, 23>,
               groov::field<"reserved3", std::uint16_t, 22, 10, common::access::ro>,
               groov::field<"fdcan1en", common::bittypes::bit_enable, 9, 9>,
               groov::field<"reserved2", std::uint8_t, 8, 6, common::access::ro>,
               groov::field<"lptim2en", common::bittypes::bit_enable, 5, 5>,
               groov::field<"reserved1", std::uint8_t, 4, 2, common::access::ro>,
               groov::field<"i2c4en", common::bittypes::bit_enable, 1, 1>,
               groov::field<"reserved0", bool, 0, 0, common::access::ro>>;

// rcc_rcc_apb1rstr1_v1: RCC_APB1RSTR1
// Used by: RCC, SEC_RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_apb1rstr1_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved3", std::uint8_t, 31, 25, common::access::ro>,
               groov::field<"crsrst", common::bittypes::bit_reset, 24, 24>,
               groov::field<"reserved2", bool, 23, 23, common::access::ro>,
               groov::field<"i2c2rst", common::bittypes::bit_reset, 22, 22>,
               groov::field<"i2c1rst", common::bittypes::bit_reset, 21, 21>,
               groov::field<"uart5rst", common::bittypes::bit_reset, 20, 20>,
               groov::field<"uart4rst", common::bittypes::bit_reset, 19, 19>,
               groov::field<"usart3rst", common::bittypes::bit_reset, 18, 18>,
               groov::field<"usart2rst", common::bittypes::bit_reset, 17, 17>,
               groov::field<"reserved1", std::uint8_t, 16, 15, common::access::ro>,
               groov::field<"spi2rst", common::bittypes::bit_reset, 14, 14>,
               groov::field<"reserved0", std::uint8_t, 13, 6, common::access::ro>,
               groov::field<"tim7rst", common::bittypes::bit_reset, 5, 5>,
               groov::field<"tim6rst", common::bittypes::bit_reset, 4, 4>,
               groov::field<"tim5rst", common::bittypes::bit_reset, 3, 3>,
               groov::field<"tim4rst", common::bittypes::bit_reset, 2, 2>,
               groov::field<"tim3rst", common::bittypes::bit_reset, 1, 1>,
               groov::field<"tim2rst", common::bittypes::bit_reset, 0, 0>>;

// rcc_rcc_apb1rstr2_v1: RCC_APB1RSTR2
// Used by: RCC, SEC_RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_apb1rstr2_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved4", std::uint8_t, 31, 24, common::access::ro>,
               groov::field<"ucpd1rst", common::bittypes::bit_reset, 23, 23>,
               groov::field<"reserved3", std::uint16_t, 22, 10, common::access::ro>,
               groov::field<"fdcan1rst", common::bittypes::bit_reset, 9, 9>,
               groov::field<"reserved2", std::uint8_t, 8, 6, common::access::ro>,
               groov::field<"lptim2rst", common::bittypes::bit_reset, 5, 5>,
               groov::field<"reserved1", std::uint8_t, 4, 2, common::access::ro>,
               groov::field<"i2c4rst", common::bittypes::bit_reset, 1, 1>,
               groov::field<"reserved0", bool, 0, 0, common::access::ro>>;

// rcc_rcc_apb1smenr1_v1: RCC_APB1SMENR1
// Used by: RCC, SEC_RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_apb1smenr1_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved4", std::uint8_t, 31, 25, common::access::ro>,
               groov::field<"crssmen", common::bittypes::bit_enable, 24, 24>,
               groov::field<"reserved3", bool, 23, 23, common::access::ro>,
               groov::field<"i2c2smen", common::bittypes::bit_enable, 22, 22>,
               groov::field<"i2c1smen", common::bittypes::bit_enable, 21, 21>,
               groov::field<"uart5smen", common::bittypes::bit_enable, 20, 20>,
               groov::field<"uart4smen", common::bittypes::bit_enable, 19, 19>,
               groov::field<"usart3smen", common::bittypes::bit_enable, 18, 18>,
               groov::field<"usart2smen", common::bittypes::bit_enable, 17, 17>,
               groov::field<"reserved2", std::uint8_t, 16, 15, common::access::ro>,
               groov::field<"spi2smen", common::bittypes::bit_enable, 14, 14>,
               groov::field<"reserved1", std::uint8_t, 13, 12, common::access::ro>,
               groov::field<"wwdgsmen", common::bittypes::bit_enable, 11, 11>,
               groov::field<"reserved0", std::uint8_t, 10, 6, common::access::ro>,
               groov::field<"tim7smen", common::bittypes::bit_enable, 5, 5>,
               groov::field<"tim6smen", common::bittypes::bit_enable, 4, 4>,
               groov::field<"tim5smen", common::bittypes::bit_enable, 3, 3>,
               groov::field<"tim4smen", common::bittypes::bit_enable, 2, 2>,
               groov::field<"tim3smen", common::bittypes::bit_enable, 1, 1>,
               groov::field<"tim2smen", common::bittypes::bit_enable, 0, 0>>;

// rcc_rcc_apb1smenr2_v1: RCC_APB1SMENR2
// Used by: RCC, SEC_RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_apb1smenr2_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved4", std::uint8_t, 31, 24, common::access::ro>,
               groov::field<"ucpd1smen", common::bittypes::bit_enable, 23, 23>,
               groov::field<"reserved3", std::uint16_t, 22, 10, common::access::ro>,
               groov::field<"fdcan1smen", common::bittypes::bit_enable, 9, 9>,
               groov::field<"reserved2", std::uint8_t, 8, 6, common::access::ro>,
               groov::field<"lptim2smen", common::bittypes::bit_enable, 5, 5>,
               groov::field<"reserved1", std::uint8_t, 4, 2, common::access::ro>,
               groov::field<"i2c4smen", common::bittypes::bit_enable, 1, 1>,
               groov::field<"reserved0", bool, 0, 0, common::access::ro>>;

// rcc_rcc_apb2enr_v1: RCC_APB2ENR
// Used by: RCC, SEC_RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_apb2enr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved3", std::uint16_t, 31, 23, common::access::ro>,
               groov::field<"sai2en", common::bittypes::bit_enable, 22, 22>,
               groov::field<"sai1en", common::bittypes::bit_enable, 21, 21>,
               groov::field<"reserved2", std::uint8_t, 20, 19, common::access::ro>,
               groov::field<"tim17en", common::bittypes::bit_enable, 18, 18>,
               groov::field<"tim16en", common::bittypes::bit_enable, 17, 17>,
               groov::field<"tim15en", common::bittypes::bit_enable, 16, 16>,
               groov::field<"reserved1", bool, 15, 15, common::access::ro>,
               groov::field<"usart1en", common::bittypes::bit_enable, 14, 14>,
               groov::field<"tim8en", common::bittypes::bit_enable, 13, 13>,
               groov::field<"spi1en", common::bittypes::bit_enable, 12, 12>,
               groov::field<"tim1en", common::bittypes::bit_enable, 11, 11>,
               groov::field<"reserved0", std::uint16_t, 10, 0, common::access::ro>>;

// rcc_rcc_apb2rstr_v1: RCC_APB2RSTR
// Used by: RCC, SEC_RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_apb2rstr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved3", std::uint16_t, 31, 23, common::access::ro>,
               groov::field<"sai2rst", common::bittypes::bit_reset, 22, 22>,
               groov::field<"sai1rst", common::bittypes::bit_reset, 21, 21>,
               groov::field<"reserved2", std::uint8_t, 20, 19, common::access::ro>,
               groov::field<"tim17rst", common::bittypes::bit_reset, 18, 18>,
               groov::field<"tim16rst", common::bittypes::bit_reset, 17, 17>,
               groov::field<"tim15rst", common::bittypes::bit_reset, 16, 16>,
               groov::field<"reserved1", bool, 15, 15, common::access::ro>,
               groov::field<"usart1rst", common::bittypes::bit_reset, 14, 14>,
               groov::field<"tim8rst", common::bittypes::bit_reset, 13, 13>,
               groov::field<"spi1rst", common::bittypes::bit_reset, 12, 12>,
               groov::field<"tim1rst", common::bittypes::bit_reset, 11, 11>,
               groov::field<"reserved0", std::uint16_t, 10, 0, common::access::ro>>;

// rcc_rcc_apb2smenr_v1: RCC_APB2SMENR
// Used by: RCC, SEC_RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_apb2smenr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved3", std::uint16_t, 31, 23, common::access::ro>,
               groov::field<"sai2smen", common::bittypes::bit_enable, 22, 22>,
               groov::field<"sai1smen", common::bittypes::bit_enable, 21, 21>,
               groov::field<"reserved2", std::uint8_t, 20, 19, common::access::ro>,
               groov::field<"tim17smen", common::bittypes::bit_enable, 18, 18>,
               groov::field<"tim16smen", common::bittypes::bit_enable, 17, 17>,
               groov::field<"tim15smen", common::bittypes::bit_enable, 16, 16>,
               groov::field<"reserved1", bool, 15, 15, common::access::ro>,
               groov::field<"usart1smen", common::bittypes::bit_enable, 14, 14>,
               groov::field<"tim8smen", common::bittypes::bit_enable, 13, 13>,
               groov::field<"spi1smen", common::bittypes::bit_enable, 12, 12>,
               groov::field<"tim1smen", common::bittypes::bit_enable, 11, 11>,
               groov::field<"reserved0", std::uint16_t, 10, 0, common::access::ro>>;

// rcc_rcc_apb3enr_v1: RCC_APB3ENR
// Used by: RCC, SEC_RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_apb3enr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved4", std::uint16_t, 31, 22, common::access::ro>,
               groov::field<"rtcapben", common::bittypes::bit_enable, 21, 21>,
               groov::field<"vrefen", common::bittypes::bit_enable, 20, 20>,
               groov::field<"reserved3", std::uint8_t, 19, 16, common::access::ro>,
               groov::field<"compen", common::bittypes::bit_enable, 15, 15>,
               groov::field<"opampen", common::bittypes::bit_enable, 14, 14>,
               groov::field<"lptim4en", common::bittypes::bit_enable, 13, 13>,
               groov::field<"lptim3en", common::bittypes::bit_enable, 12, 12>,
               groov::field<"lptim1en", common::bittypes::bit_enable, 11, 11>,
               groov::field<"reserved2", std::uint8_t, 10, 8, common::access::ro>,
               groov::field<"i2c3en", common::bittypes::bit_enable, 7, 7>,
               groov::field<"lpuart1en", common::bittypes::bit_enable, 6, 6>,
               groov::field<"spi3en", common::bittypes::bit_enable, 5, 5>,
               groov::field<"reserved1", std::uint8_t, 4, 2, common::access::ro>,
               groov::field<"syscfgen", common::bittypes::bit_enable, 1, 1>,
               groov::field<"reserved0", bool, 0, 0, common::access::ro>>;

// rcc_rcc_apb3rstr_v1: RCC_APB3RSTR
// Used by: RCC, SEC_RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_apb3rstr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved4", std::uint16_t, 31, 21, common::access::ro>,
               groov::field<"vrefrst", common::bittypes::bit_reset, 20, 20>,
               groov::field<"reserved3", std::uint8_t, 19, 16, common::access::ro>,
               groov::field<"comprst", common::bittypes::bit_reset, 15, 15>,
               groov::field<"opamprst", common::bittypes::bit_reset, 14, 14>,
               groov::field<"lptim4rst", common::bittypes::bit_reset, 13, 13>,
               groov::field<"lptim3rst", common::bittypes::bit_reset, 12, 12>,
               groov::field<"lptim1rst", common::bittypes::bit_reset, 11, 11>,
               groov::field<"reserved2", std::uint8_t, 10, 8, common::access::ro>,
               groov::field<"i2c3rst", common::bittypes::bit_reset, 7, 7>,
               groov::field<"lpuart1rst", common::bittypes::bit_reset, 6, 6>,
               groov::field<"spi3rst", common::bittypes::bit_reset, 5, 5>,
               groov::field<"reserved1", std::uint8_t, 4, 2, common::access::ro>,
               groov::field<"syscfgrst", common::bittypes::bit_reset, 1, 1>,
               groov::field<"reserved0", bool, 0, 0, common::access::ro>>;

// rcc_rcc_apb3smenr_v1: RCC_APB3SMENR
// Used by: RCC, SEC_RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_apb3smenr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved4", std::uint16_t, 31, 22, common::access::ro>,
               groov::field<"rtcapbsmen", common::bittypes::bit_enable, 21, 21>,
               groov::field<"vrefsmen", common::bittypes::bit_enable, 20, 20>,
               groov::field<"reserved3", std::uint8_t, 19, 16, common::access::ro>,
               groov::field<"compsmen", common::bittypes::bit_enable, 15, 15>,
               groov::field<"opampsmen", common::bittypes::bit_enable, 14, 14>,
               groov::field<"lptim4smen", common::bittypes::bit_enable, 13, 13>,
               groov::field<"lptim3smen", common::bittypes::bit_enable, 12, 12>,
               groov::field<"lptim1smen", common::bittypes::bit_enable, 11, 11>,
               groov::field<"reserved2", std::uint8_t, 10, 8, common::access::ro>,
               groov::field<"i2c3smen", common::bittypes::bit_enable, 7, 7>,
               groov::field<"lpuart1smen", common::bittypes::bit_enable, 6, 6>,
               groov::field<"spi3smen", common::bittypes::bit_enable, 5, 5>,
               groov::field<"reserved1", std::uint8_t, 4, 2, common::access::ro>,
               groov::field<"syscfgsmen", common::bittypes::bit_enable, 1, 1>,
               groov::field<"reserved0", bool, 0, 0, common::access::ro>>;

// rcc_rcc_bdcr_v1: RCC_BDCR
// Used by: RCC, SEC_RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_bdcr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved3", std::uint8_t, 31, 29, common::access::ro>,
               groov::field<"lsiprediv", bool, 28, 28>,
               groov::field<"lsirdy", common::bittypes::bit_ready, 27, 27>,
               groov::field<"lsion", bool, 26, 26>,
               groov::field<"lscosel", bool, 25, 25>,
               groov::field<"lscoen", common::bittypes::bit_enable, 24, 24>,
               groov::field<"reserved2", std::uint8_t, 23, 17, common::access::ro>,
               groov::field<"bdrst", common::bittypes::bit_reset, 16, 16>,
               groov::field<"rtcen", common::bittypes::bit_enable, 15, 15>,
               groov::field<"reserved1", std::uint8_t, 14, 13, common::access::ro>,
               groov::field<"lsegfon", bool, 12, 12>,
               groov::field<"lsesysrdy", common::bittypes::bit_ready, 11, 11, common::access::ro>,
               groov::field<"reserved0", bool, 10, 10, common::access::ro>,
               groov::field<"rtcsel", std::uint8_t, 9, 8>,
               groov::field<"lsesysen", common::bittypes::bit_enable, 7, 7>,
               groov::field<"lsecssd", bool, 6, 6, common::access::ro>,
               groov::field<"lsecsson", bool, 5, 5>,
               groov::field<"lsedrv", std::uint8_t, 4, 3>,
               groov::field<"lsebyp", bool, 2, 2>,
               groov::field<"lserdy", common::bittypes::bit_ready, 1, 1, common::access::ro>,
               groov::field<"lseon", bool, 0, 0>>;

// rcc_rcc_ccipr1_v1: RCC_CCIPR1
// Used by: RCC, SEC_RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_ccipr1_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"timicsel", std::uint8_t, 31, 29>,
               groov::field<"reserved0", bool, 28, 28, common::access::ro>,
               groov::field<"iclksel", std::uint8_t, 27, 26>,
               groov::field<"fdcan1sel", std::uint8_t, 25, 24>,
               groov::field<"systicksel", std::uint8_t, 23, 22>,
               groov::field<"spi1sel", std::uint8_t, 21, 20>,
               groov::field<"lptim2sel", std::uint8_t, 19, 18>,
               groov::field<"spi2sel", std::uint8_t, 17, 16>,
               groov::field<"i2c4sel", std::uint8_t, 15, 14>,
               groov::field<"i2c2sel", std::uint8_t, 13, 12>,
               groov::field<"i2c1sel", std::uint8_t, 11, 10>,
               groov::field<"uart5sel", std::uint8_t, 9, 8>,
               groov::field<"uart4sel", std::uint8_t, 7, 6>,
               groov::field<"usart3sel", std::uint8_t, 5, 4>,
               groov::field<"usart2sel", std::uint8_t, 3, 2>,
               groov::field<"usart1sel", std::uint8_t, 1, 0>>;

// rcc_rcc_ccipr2_v1: RCC_CCIPR2
// Used by: RCC, SEC_RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_ccipr2_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved2", std::uint16_t, 31, 22, common::access::ro>,
               groov::field<"octospisel", std::uint8_t, 21, 20>,
               groov::field<"reserved1", std::uint8_t, 19, 15, common::access::ro>,
               groov::field<"sdmmcsel", bool, 14, 14>,
               groov::field<"rngsel", std::uint8_t, 13, 12>,
               groov::field<"saessel", bool, 11, 11>,
               groov::field<"sai2sel", std::uint8_t, 10, 8>,
               groov::field<"sai1sel", std::uint8_t, 7, 5>,
               groov::field<"reserved0", std::uint8_t, 4, 3, common::access::ro>,
               groov::field<"mdf1sel", std::uint8_t, 2, 0>>;

// rcc_rcc_ccipr3_v1: RCC_CCIPR3
// Used by: RCC, SEC_RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_ccipr3_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved1", std::uint16_t, 31, 19, common::access::ro>,
               groov::field<"adf1sel", std::uint8_t, 18, 16>,
               groov::field<"dac1sel", bool, 15, 15>,
               groov::field<"adcdacsel", std::uint8_t, 14, 12>,
               groov::field<"lptim1sel", std::uint8_t, 11, 10>,
               groov::field<"lptim34sel", std::uint8_t, 9, 8>,
               groov::field<"i2c3sel", std::uint8_t, 7, 6>,
               groov::field<"reserved0", bool, 5, 5, common::access::ro>,
               groov::field<"spi3sel", std::uint8_t, 4, 3>,
               groov::field<"lpuart1sel", std::uint8_t, 2, 0>>;

// rcc_rcc_cfgr1_v1: RCC_CFGR1
// Used by: RCC, SEC_RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_cfgr1_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved1", bool, 31, 31, common::access::ro>,
               groov::field<"mcopre", std::uint8_t, 30, 28>,
               groov::field<"mcosel", std::uint8_t, 27, 24>,
               groov::field<"reserved0", std::uint32_t, 23, 6, common::access::ro>,
               groov::field<"stopkerwuck", bool, 5, 5>,
               groov::field<"stopwuck", bool, 4, 4>,
               groov::field<"sws", std::uint8_t, 3, 2, common::access::ro>,
               groov::field<"sw", std::uint8_t, 1, 0>>;

// rcc_rcc_cfgr2_v1: RCC_CFGR2
// Used by: RCC, SEC_RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_cfgr2_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved2", std::uint16_t, 31, 21, common::access::ro>,
               groov::field<"apb2dis", common::bittypes::bit_enable_bar, 20, 20>,
               groov::field<"apb1dis", common::bittypes::bit_enable_bar, 19, 19>,
               groov::field<"ahb2dis2", bool, 18, 18>,
               groov::field<"ahb2dis1", bool, 17, 17>,
               groov::field<"ahb1dis", common::bittypes::bit_enable_bar, 16, 16>,
               groov::field<"reserved1", std::uint8_t, 15, 11, common::access::ro>,
               groov::field<"ppre2", std::uint8_t, 10, 8>,
               groov::field<"reserved0", bool, 7, 7, common::access::ro>,
               groov::field<"ppre1", std::uint8_t, 6, 4>,
               groov::field<"hpre", std::uint8_t, 3, 0>>;

// rcc_rcc_cfgr3_v1: RCC_CFGR3
// Used by: RCC, SEC_RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_cfgr3_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved2", std::uint16_t, 31, 18, common::access::ro>,
               groov::field<"apb3dis", common::bittypes::bit_enable_bar, 17, 17>,
               groov::field<"ahb3dis", common::bittypes::bit_enable_bar, 16, 16>,
               groov::field<"reserved1", std::uint16_t, 15, 7, common::access::ro>,
               groov::field<"ppre3", std::uint8_t, 6, 4>,
               groov::field<"reserved0", std::uint8_t, 3, 0, common::access::ro>>;

// rcc_rcc_cicr_v1: RCC_CICR
// Used by: RCC, SEC_RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_cicr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved1", std::uint32_t, 31, 13, common::access::ro>,
               groov::field<"shsirdyc", common::bittypes::bit_ready, 12, 12, common::access::wo>,
               groov::field<"msikrdyc", common::bittypes::bit_ready, 11, 11, common::access::wo>,
               groov::field<"cssc", bool, 10, 10, common::access::wo>,
               groov::field<"reserved0", bool, 9, 9, common::access::ro>,
               groov::field<"pll3rdyc", common::bittypes::bit_ready, 8, 8, common::access::wo>,
               groov::field<"pll2rdyc", common::bittypes::bit_ready, 7, 7, common::access::wo>,
               groov::field<"pll1rdyc", common::bittypes::bit_ready, 6, 6, common::access::wo>,
               groov::field<"hsi48rdyc", common::bittypes::bit_ready, 5, 5, common::access::wo>,
               groov::field<"hserdyc", common::bittypes::bit_ready, 4, 4, common::access::wo>,
               groov::field<"hsirdyc", common::bittypes::bit_ready, 3, 3, common::access::wo>,
               groov::field<"msisrdyc", common::bittypes::bit_ready, 2, 2, common::access::wo>,
               groov::field<"lserdyc", common::bittypes::bit_ready, 1, 1, common::access::wo>,
               groov::field<"lsirdyc", common::bittypes::bit_ready, 0, 0, common::access::wo>>;

// rcc_rcc_cier_v1: RCC_CIER
// Used by: RCC, SEC_RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_cier_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved1", std::uint32_t, 31, 13, common::access::ro>,
               groov::field<"shsirdyie", common::bittypes::bit_ready, 12, 12>,
               groov::field<"msikrdyie", common::bittypes::bit_ready, 11, 11>,
               groov::field<"reserved0", std::uint8_t, 10, 9, common::access::ro>,
               groov::field<"pll3rdyie", common::bittypes::bit_ready, 8, 8>,
               groov::field<"pll2rdyie", common::bittypes::bit_ready, 7, 7>,
               groov::field<"pll1rdyie", common::bittypes::bit_ready, 6, 6>,
               groov::field<"hsi48rdyie", common::bittypes::bit_ready, 5, 5>,
               groov::field<"hserdyie", common::bittypes::bit_ready, 4, 4>,
               groov::field<"hsirdyie", common::bittypes::bit_ready, 3, 3>,
               groov::field<"msisrdyie", common::bittypes::bit_ready, 2, 2>,
               groov::field<"lserdyie", common::bittypes::bit_ready, 1, 1>,
               groov::field<"lsirdyie", common::bittypes::bit_ready, 0, 0>>;

// rcc_rcc_cifr_v1: RCC_CIFR
// Used by: RCC, SEC_RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_cifr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved1", std::uint32_t, 31, 13, common::access::ro>,
               groov::field<"shsirdyf", common::bittypes::bit_ready, 12, 12, common::access::ro>,
               groov::field<"msikrdyf", common::bittypes::bit_ready, 11, 11, common::access::ro>,
               groov::field<"cssf", bool, 10, 10, common::access::ro>,
               groov::field<"reserved0", bool, 9, 9, common::access::ro>,
               groov::field<"pll3rdyf", common::bittypes::bit_ready, 8, 8, common::access::ro>,
               groov::field<"pll2rdyf", common::bittypes::bit_ready, 7, 7, common::access::ro>,
               groov::field<"pll1rdyf", common::bittypes::bit_ready, 6, 6, common::access::ro>,
               groov::field<"hsi48rdyf", common::bittypes::bit_ready, 5, 5, common::access::ro>,
               groov::field<"hserdyf", common::bittypes::bit_ready, 4, 4, common::access::ro>,
               groov::field<"hsirdyf", common::bittypes::bit_ready, 3, 3, common::access::ro>,
               groov::field<"msisrdyf", common::bittypes::bit_ready, 2, 2, common::access::ro>,
               groov::field<"lserdyf", common::bittypes::bit_ready, 1, 1, common::access::ro>,
               groov::field<"lsirdyf", common::bittypes::bit_ready, 0, 0, common::access::ro>>;

// rcc_rcc_cr_v1: RCC_CR
// Used by: RCC, SEC_RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_cr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved2", std::uint8_t, 31, 30, common::access::ro>,
               groov::field<"pll3rdy", common::bittypes::bit_ready, 29, 29, common::access::ro>,
               groov::field<"pll3on", bool, 28, 28>,
               groov::field<"pll2rdy", common::bittypes::bit_ready, 27, 27, common::access::ro>,
               groov::field<"pll2on", bool, 26, 26>,
               groov::field<"pll1rdy", common::bittypes::bit_ready, 25, 25, common::access::ro>,
               groov::field<"pll1on", bool, 24, 24>,
               groov::field<"reserved1", std::uint8_t, 23, 21, common::access::ro>,
               groov::field<"hseext", bool, 20, 20>,
               groov::field<"csson", bool, 19, 19>,
               groov::field<"hsebyp", bool, 18, 18>,
               groov::field<"hserdy", common::bittypes::bit_ready, 17, 17, common::access::ro>,
               groov::field<"hseon", bool, 16, 16>,
               groov::field<"shsirdy", common::bittypes::bit_ready, 15, 15, common::access::ro>,
               groov::field<"shsion", bool, 14, 14>,
               groov::field<"hsi48rdy", common::bittypes::bit_ready, 13, 13, common::access::ro>,
               groov::field<"hsi48on", bool, 12, 12>,
               groov::field<"reserved0", bool, 11, 11, common::access::ro>,
               groov::field<"hsirdy", common::bittypes::bit_ready, 10, 10, common::access::ro>,
               groov::field<"hsikeron", bool, 9, 9>,
               groov::field<"hsion", bool, 8, 8>,
               groov::field<"msipllfast", bool, 7, 7>,
               groov::field<"msipllsel", bool, 6, 6>,
               groov::field<"msikrdy", common::bittypes::bit_ready, 5, 5, common::access::ro>,
               groov::field<"msikon", bool, 4, 4>,
               groov::field<"msipllen", common::bittypes::bit_enable, 3, 3>,
               groov::field<"msisrdy", common::bittypes::bit_ready, 2, 2, common::access::ro>,
               groov::field<"msikeron", bool, 1, 1>,
               groov::field<"msison", bool, 0, 0>>;

// rcc_rcc_crrcr_v1: RCC_CRRCR
// Used by: RCC, SEC_RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_crrcr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved0", std::uint32_t, 31, 9, common::access::ro>,
               groov::field<"hsi48cal", std::uint16_t, 8, 0, common::access::ro>>;

// rcc_rcc_csr_v1: RCC_CSR
// Used by: RCC, SEC_RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_csr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"lpwrrstf", bool, 31, 31, common::access::ro>,
               groov::field<"wwdgrstf", bool, 30, 30, common::access::ro>,
               groov::field<"iwdgrstf", bool, 29, 29, common::access::ro>,
               groov::field<"sftrstf", bool, 28, 28, common::access::ro>,
               groov::field<"borrstf", bool, 27, 27, common::access::ro>,
               groov::field<"pinrstf", bool, 26, 26, common::access::ro>,
               groov::field<"oblrstf", bool, 25, 25, common::access::ro>,
               groov::field<"reserved2", bool, 24, 24, common::access::ro>,
               groov::field<"rmvf", bool, 23, 23>,
               groov::field<"reserved1", std::uint8_t, 22, 16, common::access::ro>,
               groov::field<"msissrange", std::uint8_t, 15, 12>,
               groov::field<"msiksrange", std::uint8_t, 11, 8>,
               groov::field<"reserved0", std::uint8_t, 7, 0, common::access::ro>>;

// rcc_rcc_icscr1_v1: RCC_ICSCR1
// Used by: RCC, SEC_RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_icscr1_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"msisrange", std::uint8_t, 31, 28>,
               groov::field<"msikrange", std::uint8_t, 27, 24>,
               groov::field<"msirgsel", bool, 23, 23>,
               groov::field<"msibias", bool, 22, 22>,
               groov::field<"reserved0", std::uint8_t, 21, 20, common::access::ro>,
               groov::field<"msical0", std::uint8_t, 19, 15, common::access::ro>,
               groov::field<"msical1", std::uint8_t, 14, 10, common::access::ro>,
               groov::field<"msical2", std::uint8_t, 9, 5, common::access::ro>,
               groov::field<"msical3", std::uint8_t, 4, 0, common::access::ro>>;

// rcc_rcc_icscr2_v1: RCC_ICSCR2
// Used by: RCC, SEC_RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_icscr2_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved0", std::uint16_t, 31, 20, common::access::ro>,
               groov::field<"msitrim0", std::uint8_t, 19, 15>,
               groov::field<"msitrim1", std::uint8_t, 14, 10>,
               groov::field<"msitrim2", std::uint8_t, 9, 5>,
               groov::field<"msitrim3", std::uint8_t, 4, 0>>;

// rcc_rcc_icscr3_v1: RCC_ICSCR3
// Used by: RCC, SEC_RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_icscr3_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved1", std::uint16_t, 31, 21, common::access::ro>,
               groov::field<"hsitrim", std::uint8_t, 20, 16>,
               groov::field<"reserved0", std::uint8_t, 15, 12, common::access::ro>,
               groov::field<"hsical", std::uint16_t, 11, 0, common::access::ro>>;

// rcc_rcc_pll1cfgr_v1: RCC_PLL1CFGR
// Used by: RCC, SEC_RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_pll1cfgr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved1", std::uint16_t, 31, 19, common::access::ro>,
               groov::field<"pll1ren", common::bittypes::bit_enable, 18, 18>,
               groov::field<"pll1qen", common::bittypes::bit_enable, 17, 17>,
               groov::field<"pll1pen", common::bittypes::bit_enable, 16, 16>,
               groov::field<"pll1mboost", std::uint8_t, 15, 12>,
               groov::field<"pll1m", std::uint8_t, 11, 8>,
               groov::field<"reserved0", std::uint8_t, 7, 5, common::access::ro>,
               groov::field<"pll1fracen", common::bittypes::bit_enable, 4, 4>,
               groov::field<"pll1rge", std::uint8_t, 3, 2>,
               groov::field<"pll1src", std::uint8_t, 1, 0>>;

// rcc_rcc_pll1divr_v1: RCC_PLL1DIVR
// Used by: RCC, SEC_RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_pll1divr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved1", bool, 31, 31, common::access::ro>,
               groov::field<"pll1r", std::uint8_t, 30, 24>,
               groov::field<"reserved0", bool, 23, 23, common::access::ro>,
               groov::field<"pll1q", std::uint8_t, 22, 16>,
               groov::field<"pll1p", std::uint8_t, 15, 9>,
               groov::field<"pll1n", std::uint16_t, 8, 0>>;

// rcc_rcc_pll1fracr_v1: RCC_PLL1FRACR
// Used by: RCC, SEC_RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_pll1fracr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved1", std::uint16_t, 31, 16, common::access::ro>,
               groov::field<"pll1fracn", std::uint16_t, 15, 3>,
               groov::field<"reserved0", std::uint8_t, 2, 0, common::access::ro>>;

// rcc_rcc_pll2cfgr_v1: RCC_PLL2CFGR
// Used by: RCC, SEC_RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_pll2cfgr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved2", std::uint16_t, 31, 19, common::access::ro>,
               groov::field<"pll2ren", common::bittypes::bit_enable, 18, 18>,
               groov::field<"pll2qen", common::bittypes::bit_enable, 17, 17>,
               groov::field<"pll2pen", common::bittypes::bit_enable, 16, 16>,
               groov::field<"reserved1", std::uint8_t, 15, 12, common::access::ro>,
               groov::field<"pll2m", std::uint8_t, 11, 8>,
               groov::field<"reserved0", std::uint8_t, 7, 5, common::access::ro>,
               groov::field<"pll2fracen", common::bittypes::bit_enable, 4, 4>,
               groov::field<"pll2rge", std::uint8_t, 3, 2>,
               groov::field<"pll2src", std::uint8_t, 1, 0>>;

// rcc_rcc_pll2divr_v1: RCC_PLL2DIVR
// Used by: RCC, SEC_RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_pll2divr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved1", bool, 31, 31, common::access::ro>,
               groov::field<"pll2r", std::uint8_t, 30, 24>,
               groov::field<"reserved0", bool, 23, 23, common::access::ro>,
               groov::field<"pll2q", std::uint8_t, 22, 16>,
               groov::field<"pll2p", std::uint8_t, 15, 9>,
               groov::field<"pll2n", std::uint16_t, 8, 0>>;

// rcc_rcc_pll2fracr_v1: RCC_PLL2FRACR
// Used by: RCC, SEC_RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_pll2fracr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved1", std::uint16_t, 31, 16, common::access::ro>,
               groov::field<"pll2fracn", std::uint16_t, 15, 3>,
               groov::field<"reserved0", std::uint8_t, 2, 0, common::access::ro>>;

// rcc_rcc_pll3cfgr_v1: RCC_PLL3CFGR
// Used by: RCC, SEC_RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_pll3cfgr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved2", std::uint16_t, 31, 19, common::access::ro>,
               groov::field<"pll3ren", common::bittypes::bit_enable, 18, 18>,
               groov::field<"pll3qen", common::bittypes::bit_enable, 17, 17>,
               groov::field<"pll3pen", common::bittypes::bit_enable, 16, 16>,
               groov::field<"reserved1", std::uint8_t, 15, 12, common::access::ro>,
               groov::field<"pll3m", std::uint8_t, 11, 8>,
               groov::field<"reserved0", std::uint8_t, 7, 5, common::access::ro>,
               groov::field<"pll3fracen", common::bittypes::bit_enable, 4, 4>,
               groov::field<"pll3rge", std::uint8_t, 3, 2>,
               groov::field<"pll3src", std::uint8_t, 1, 0>>;

// rcc_rcc_pll3divr_v1: RCC_PLL3DIVR
// Used by: RCC, SEC_RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_pll3divr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved1", bool, 31, 31, common::access::ro>,
               groov::field<"pll3r", std::uint8_t, 30, 24>,
               groov::field<"reserved0", bool, 23, 23, common::access::ro>,
               groov::field<"pll3q", std::uint8_t, 22, 16>,
               groov::field<"pll3p", std::uint8_t, 15, 9>,
               groov::field<"pll3n", std::uint16_t, 8, 0>>;

// rcc_rcc_pll3fracr_v1: RCC_PLL3FRACR
// Used by: RCC, SEC_RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_pll3fracr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved1", std::uint16_t, 31, 16, common::access::ro>,
               groov::field<"pll3fracn", std::uint16_t, 15, 3>,
               groov::field<"reserved0", std::uint8_t, 2, 0, common::access::ro>>;

// rcc_rcc_privcfgr_v1: RCC_PRIVCFGR
// Used by: RCC, SEC_RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_privcfgr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved0", std::uint32_t, 31, 2, common::access::ro>,
               groov::field<"nspriv", bool, 1, 1>,
               groov::field<"spriv", bool, 0, 0>>;

// rcc_rcc_seccfgr_v1: RCC_SECCFGR
// Used by: RCC, SEC_RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_seccfgr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"reserved0", std::uint32_t, 31, 13, common::access::ro>,
               groov::field<"rmvfsec", bool, 12, 12>,
               groov::field<"hsi48sec", bool, 11, 11>,
               groov::field<"iclksec", bool, 10, 10>,
               groov::field<"pll3sec", bool, 9, 9>,
               groov::field<"pll2sec", bool, 8, 8>,
               groov::field<"pll1sec", bool, 7, 7>,
               groov::field<"prescsec", bool, 6, 6>,
               groov::field<"sysclksec", bool, 5, 5>,
               groov::field<"lsesec", bool, 4, 4>,
               groov::field<"lsisec", bool, 3, 3>,
               groov::field<"msisec", bool, 2, 2>,
               groov::field<"hsesec", bool, 1, 1>,
               groov::field<"hsisec", bool, 0, 0>>;

// rcc_rcc_srdamr_v1: RCC_SRDAMR
// Used by: RCC, SEC_RCC
template <stdx::ct_string name,
          std::uint32_t   baseaddress,
          std::uint32_t   offset>
using rcc_rcc_srdamr_v1_tt =
  groov::reg<name,
             std::uint32_t,
             baseaddress + offset,
             common::access::rw,
               groov::field<"sram4amen", common::bittypes::bit_enable, 31, 31>,
               groov::field<"reserved4", bool, 30, 30, common::access::ro>,
               groov::field<"adf1amen", common::bittypes::bit_enable, 29, 29>,
               groov::field<"lpdma1amen", common::bittypes::bit_enable, 28, 28>,
               groov::field<"dac1amen", common::bittypes::bit_enable, 27, 27>,
               groov::field<"lpgpio1amen", common::bittypes::bit_enable, 26, 26>,
               groov::field<"adc4amen", common::bittypes::bit_enable, 25, 25>,
               groov::field<"reserved3", std::uint8_t, 24, 22, common::access::ro>,
               groov::field<"rtcapbamen", common::bittypes::bit_enable, 21, 21>,
               groov::field<"vrefamen", common::bittypes::bit_enable, 20, 20>,
               groov::field<"reserved2", std::uint8_t, 19, 16, common::access::ro>,
               groov::field<"compamen", common::bittypes::bit_enable, 15, 15>,
               groov::field<"opampamen", common::bittypes::bit_enable, 14, 14>,
               groov::field<"lptim4amen", common::bittypes::bit_enable, 13, 13>,
               groov::field<"lptim3amen", common::bittypes::bit_enable, 12, 12>,
               groov::field<"lptim1amen", common::bittypes::bit_enable, 11, 11>,
               groov::field<"reserved1", std::uint8_t, 10, 8, common::access::ro>,
               groov::field<"i2c3amen", common::bittypes::bit_enable, 7, 7>,
               groov::field<"lpuart1amen", common::bittypes::bit_enable, 6, 6>,
               groov::field<"spi3amen", common::bittypes::bit_enable, 5, 5>,
               groov::field<"reserved0", std::uint8_t, 4, 0, common::access::ro>>;

} // namespace stm32::regs
