$date
	Thu Jan 27 20:20:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module dff_tb $end
$var wire 1 ! qbar $end
$var wire 1 " q $end
$var reg 1 # clear $end
$var reg 1 $ clk $end
$var reg 1 % d $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
x"
x!
$end
#5
1!
0"
1$
#10
0$
1%
#15
0!
1"
1$
#20
0$
0%
#25
1!
0"
1$
#30
0$
1%
#35
0!
1"
1$
#40
0$
0%
#45
1!
0"
1$
#50
0$
1%
1#
#55
1$
#60
0$
0%
#65
1$
#70
0$
1%
#75
1$
#80
0$
0%
#85
1$
#90
0$
1%
#95
1$
#100
0$
0%
0#
#105
1$
#110
0$
1%
#115
0!
1"
1$
#120
0$
0%
#125
1!
0"
1$
#130
0$
1%
#135
0!
1"
1$
#140
0$
0%
#145
1!
0"
1$
#150
0$
1%
1#
#155
1$
#160
0$
0%
#165
1$
#170
0$
1%
#175
1$
#180
0$
0%
#185
1$
#190
0$
1%
#195
1$
#200
0$
0%
0#
#205
1$
#210
0$
1%
#215
0!
1"
1$
#220
0$
0%
#225
1!
0"
1$
#230
0$
1%
#235
0!
1"
1$
#240
0$
0%
#245
1!
0"
1$
#250
0$
1%
1#
#255
1$
#260
0$
0%
#265
1$
#270
0$
1%
#275
1$
#280
0$
0%
#285
1$
#290
0$
1%
#295
1$
#300
0$
0%
0#
#305
1$
#310
0$
1%
#315
0!
1"
1$
#320
0$
0%
#325
1!
0"
1$
#330
0$
1%
#335
0!
1"
1$
#340
0$
0%
#345
1!
0"
1$
#350
0$
1%
1#
#355
1$
#360
0$
0%
#365
1$
#370
0$
1%
#375
1$
#380
0$
0%
#385
1$
#390
0$
1%
#395
1$
#400
0$
0%
0#
#405
1$
#410
0$
1%
#415
0!
1"
1$
#420
0$
0%
#425
1!
0"
1$
#430
0$
1%
#435
0!
1"
1$
#440
0$
0%
#445
1!
0"
1$
#450
0$
1%
1#
#455
1$
#460
0$
0%
#465
1$
#470
0$
1%
#475
1$
#480
0$
0%
#485
1$
#490
0$
1%
#495
1$
#500
0$
0%
0#
