(declare-fun temp796_1 () (_ BitVec 64))
(declare-fun var75937 () (_ BitVec 64))
(declare-fun ARGNAME_input_NAMEEND_DIM () (_ BitVec 64))
(declare-fun temp796_2 () (_ BitVec 64))
(declare-fun var141643 () (_ BitVec 64))
(declare-fun ARGNAME_offset_NAMEEND () (_ BitVec 64))
(declare-fun temp796_3 () (_ BitVec 64))
(declare-fun var71509 () (_ BitVec 64))
(declare-fun temp796_4 () (_ BitVec 64))
(declare-fun temp796_5 () (_ BitVec 64))
(declare-fun temp796_6 () (_ BitVec 64))
(declare-fun ARGNAME_input_NAMEEND_DIMSIZE
             ()
             (Array (_ BitVec 64) (_ BitVec 64)))
(declare-fun temp796_7 () (_ BitVec 64))
(declare-fun temp796_8 () (_ BitVec 64))
(declare-fun temp796_9 () (_ BitVec 64))
(declare-fun temp796_10 () (_ BitVec 64))
(declare-fun temp796_11 () (_ BitVec 64))
(declare-fun temp796_12 () (_ BitVec 64))
(declare-fun temp796_13 () (_ BitVec 64))
(declare-fun temp796_14 () (_ BitVec 64))
(declare-fun temp796_15 () (_ BitVec 64))
(declare-fun temp796_16 () (_ BitVec 64))
(declare-fun temp796_17 () (_ BitVec 64))
(declare-fun temp796_18 () (_ BitVec 64))
(declare-fun temp796_19 () (_ BitVec 64))
(declare-fun temp796_20 () (_ BitVec 64))
(declare-fun temp796_21 () (_ BitVec 64))
(declare-fun temp796_22 () (_ BitVec 64))
(declare-fun temp796_23 () (_ BitVec 64))
(declare-fun temp796_24 () (_ BitVec 64))
(declare-fun var75972 () (_ BitVec 64))
(declare-fun temp796_25 () (_ BitVec 64))
(declare-fun var2692541 () (_ BitVec 64))
(declare-fun var2692553 () (_ BitVec 64))
(declare-fun temp796_26 () (_ BitVec 64))
(declare-fun var5838269 () (_ BitVec 64))
(declare-fun var5838281 () (_ BitVec 64))
(assert (= temp796_1 #x0000000000000001))
(assert (= var75937 (bvadd ARGNAME_input_NAMEEND_DIM temp796_1)))
(assert (= temp796_2 #x0000000000000000))
(assert (= var141643
   (ite (bvslt ARGNAME_offset_NAMEEND temp796_2)
        #x0000000000000001
        #x0000000000000000)))
(assert (= temp796_3 #xffffffffffffffff))
(assert (= var71509 temp796_3))
(assert (= temp796_4 #x0000000000000000))
(assert (= temp796_5 temp796_4))
(assert (= temp796_6 (select ARGNAME_input_NAMEEND_DIMSIZE temp796_5)))
(assert (= temp796_7 #x0000000000000001))
(assert (= temp796_8 temp796_7))
(assert (= temp796_9 (select ARGNAME_input_NAMEEND_DIMSIZE temp796_8)))
(assert (= temp796_10 #x0000000000000002))
(assert (= temp796_11 temp796_10))
(assert (= temp796_12 (select ARGNAME_input_NAMEEND_DIMSIZE temp796_11)))
(assert (= temp796_13 #x0000000000000003))
(assert (= temp796_14 temp796_13))
(assert (= temp796_15 (select ARGNAME_input_NAMEEND_DIMSIZE temp796_14)))
(assert (= temp796_16 #x0000000000000004))
(assert (= temp796_17 temp796_16))
(assert (= temp796_18 (select ARGNAME_input_NAMEEND_DIMSIZE temp796_17)))
(assert (= temp796_19 #x0000000000000005))
(assert (= temp796_20 temp796_19))
(assert (= temp796_21 (select ARGNAME_input_NAMEEND_DIMSIZE temp796_20)))
(assert (= temp796_22 #x0000000000000000))
(assert (= temp796_23
   (ite (bvslt var71509 temp796_22)
        (bvadd ARGNAME_input_NAMEEND_DIM var71509)
        var71509)))
(assert (= temp796_24 (select ARGNAME_input_NAMEEND_DIMSIZE temp796_23)))
(assert (= var75972 temp796_24))
(assert (bvslt (ite (bvslt var71509 temp796_22)
            (bvadd ARGNAME_input_NAMEEND_DIM var71509)
            var71509)
       ARGNAME_input_NAMEEND_DIM))
(assert (= temp796_25 #x0000000000000001))
(assert (= var2692541 temp796_25))
(assert (= var2692553 var2692541))
(assert (= temp796_26 #x0000000000000001))
(assert (= var5838269 temp796_26))
(assert (= var5838281 var5838269))
(model-add temp796_1 () (_ BitVec 64) #x0000000000000001)
(model-add var75937
           ()
           (_ BitVec 64)
           (bvadd #x0000000000000001 ARGNAME_input_NAMEEND_DIM))
(model-add temp796_2 () (_ BitVec 64) #x0000000000000000)
(model-add var141643
           ()
           (_ BitVec 64)
           (ite (bvsle #x0000000000000000 ARGNAME_offset_NAMEEND)
                #x0000000000000000
                #x0000000000000001))
(model-add temp796_3 () (_ BitVec 64) #xffffffffffffffff)
(model-add var71509 () (_ BitVec 64) #xffffffffffffffff)
(model-add temp796_4 () (_ BitVec 64) #x0000000000000000)
(model-add temp796_5 () (_ BitVec 64) #x0000000000000000)
(model-add temp796_6
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000000))
(model-add temp796_7 () (_ BitVec 64) #x0000000000000001)
(model-add temp796_8 () (_ BitVec 64) #x0000000000000001)
(model-add temp796_9
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000001))
(model-add temp796_10 () (_ BitVec 64) #x0000000000000002)
(model-add temp796_11 () (_ BitVec 64) #x0000000000000002)
(model-add temp796_12
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000002))
(model-add temp796_13 () (_ BitVec 64) #x0000000000000003)
(model-add temp796_14 () (_ BitVec 64) #x0000000000000003)
(model-add temp796_15
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000003))
(model-add temp796_16 () (_ BitVec 64) #x0000000000000004)
(model-add temp796_17 () (_ BitVec 64) #x0000000000000004)
(model-add temp796_18
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000004))
(model-add temp796_19 () (_ BitVec 64) #x0000000000000005)
(model-add temp796_20 () (_ BitVec 64) #x0000000000000005)
(model-add temp796_21
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000005))
(model-add temp796_22 () (_ BitVec 64) #x0000000000000000)
(model-add temp796_23
           ()
           (_ BitVec 64)
           (bvadd #xffffffffffffffff ARGNAME_input_NAMEEND_DIM))
(model-add temp796_24
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE
                   (bvadd #xffffffffffffffff ARGNAME_input_NAMEEND_DIM)))
(model-add var75972
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE
                   (bvadd #xffffffffffffffff ARGNAME_input_NAMEEND_DIM)))
(model-add temp796_25 () (_ BitVec 64) #x0000000000000001)
(model-add var2692541 () (_ BitVec 64) #x0000000000000001)
(model-add var2692553 () (_ BitVec 64) #x0000000000000001)
(model-add temp796_26 () (_ BitVec 64) #x0000000000000001)
(model-add var5838269 () (_ BitVec 64) #x0000000000000001)
(model-add var5838281 () (_ BitVec 64) #x0000000000000001)






