 
****************************************
Report : area
Design : divider
Version: R-2020.09-SP5
Date   : Mon May  8 03:26:59 2023
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    slow (File: /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/synopsys/slow.db)

Number of ports:                           78
Number of nets:                           324
Number of cells:                          267
Number of combinational cells:            229
Number of sequential cells:                35
Number of macros/black boxes:               0
Number of buf/inv:                         61
Number of references:                      61

Combinational area:                932.097619
Buf/Inv area:                      137.592005
Noncombinational area:             642.096017
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  1574.193636
Total area:                 undefined
1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : divider
Version: R-2020.09-SP5
Date   : Mon May  8 03:26:59 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: input_B_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: input_A_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input_B_reg_0_/CK (DFFRHQX2)             0.00       0.00 r
  input_B_reg_0_/Q (DFFRHQX2)              0.15       0.15 r
  sub_28/B[0] (divider_DW01_sub_1)         0.00       0.15 r
  sub_28/U104/Y (INVX2)                    0.04       0.19 f
  sub_28/U91/Y (NOR2X4)                    0.07       0.26 r
  sub_28/U98/Y (OAI21X2)                   0.06       0.31 f
  sub_28/U111/Y (CLKNAND2X2)               0.03       0.34 r
  sub_28/U112/Y (NAND2XL)                  0.06       0.40 f
  sub_28/U126/Y (XNOR2X1)                  0.08       0.48 f
  sub_28/DIFF[3] (divider_DW01_sub_1)      0.00       0.48 f
  U98/Y (AO2B2BX2)                         0.13       0.61 f
  U116/Y (AO21X4)                          0.10       0.71 f
  input_A_reg_3_/D (DFFRHQX4)              0.00       0.71 f
  data arrival time                                   0.71

  clock clk (rise edge)                    0.80       0.80
  clock network delay (ideal)              0.00       0.80
  input_A_reg_3_/CK (DFFRHQX4)             0.00       0.80 r
  library setup time                      -0.09       0.71
  data required time                                  0.71
  -----------------------------------------------------------
  data required time                                  0.71
  data arrival time                                  -0.71
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : divider
Version: R-2020.09-SP5
Date   : Mon May  8 03:26:59 2023
****************************************


Library(s) Used:

    slow (File: /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/synopsys/slow.db)


Operating Conditions: slow   Library: slow
Wire Load Model Mode: top


Global Operating Voltage = 0.9  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


  Cell Internal Power  = 743.7397 uW   (96%)
  Net Switching Power  =  31.4377 uW    (4%)
                         ---------
Total Dynamic Power    = 775.1775 uW  (100%)

Cell Leakage Power     =   6.1710 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           0.7041        6.7734e-03        1.9327e+06            0.7128  (  91.23%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  3.9659e-02        2.4664e-02        4.2383e+06        6.8561e-02  (   8.77%)
--------------------------------------------------------------------------------------------------
Total              0.7437 mW     3.1438e-02 mW     6.1710e+06 pW         0.7813 mW
1
