[INF:CM0023] Creating log file ../../build/regression/WireLogicSize/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<56> s<55> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<52> s<3> l<1:1> el<1:7>
n<TestFunction> u<3> t<StringConst> p<52> s<51> l<1:8> el<1:20>
n<> u<4> t<PortDir_Out> p<9> s<8> l<2:4> el<2:10>
n<> u<5> t<IntVec_TypeLogic> p<6> l<2:11> el<2:16>
n<> u<6> t<Data_type> p<7> c<5> l<2:11> el<2:16>
n<> u<7> t<Data_type_or_implicit> p<8> c<6> l<2:11> el<2:16>
n<> u<8> t<Net_port_type> p<9> c<7> l<2:11> el<2:16>
n<> u<9> t<Net_port_header> p<11> c<4> s<10> l<2:4> el<2:16>
n<O1> u<10> t<StringConst> p<11> l<2:17> el<2:19>
n<> u<11> t<Ansi_port_declaration> p<51> c<9> s<16> l<2:4> el<2:19>
n<> u<12> t<Data_type_or_implicit> p<13> l<2:21> el<2:21>
n<> u<13> t<Net_port_type> p<14> c<12> l<2:21> el<2:21>
n<> u<14> t<Net_port_header> p<16> c<13> s<15> l<2:21> el<2:21>
n<O2> u<15> t<StringConst> p<16> l<2:21> el<2:23>
n<> u<16> t<Ansi_port_declaration> p<51> c<14> s<21> l<2:21> el<2:23>
n<> u<17> t<Data_type_or_implicit> p<18> l<2:25> el<2:25>
n<> u<18> t<Net_port_type> p<19> c<17> l<2:25> el<2:25>
n<> u<19> t<Net_port_header> p<21> c<18> s<20> l<2:25> el<2:25>
n<O3> u<20> t<StringConst> p<21> l<2:25> el<2:27>
n<> u<21> t<Ansi_port_declaration> p<51> c<19> s<26> l<2:25> el<2:27>
n<> u<22> t<Data_type_or_implicit> p<23> l<2:29> el<2:29>
n<> u<23> t<Net_port_type> p<24> c<22> l<2:29> el<2:29>
n<> u<24> t<Net_port_header> p<26> c<23> s<25> l<2:29> el<2:29>
n<O4> u<25> t<StringConst> p<26> l<2:29> el<2:31>
n<> u<26> t<Ansi_port_declaration> p<51> c<24> s<45> l<2:29> el<2:31>
n<> u<27> t<PortDir_Inp> p<43> s<42> l<3:5> el<3:10>
n<> u<28> t<NetType_Wire> p<42> s<41> l<3:11> el<3:15>
n<> u<29> t<IntVec_TypeLogic> p<40> s<39> l<3:16> el<3:21>
n<2> u<30> t<IntConst> p<31> l<3:22> el<3:23>
n<> u<31> t<Primary_literal> p<32> c<30> l<3:22> el<3:23>
n<> u<32> t<Constant_primary> p<33> c<31> l<3:22> el<3:23>
n<> u<33> t<Constant_expression> p<38> c<32> s<37> l<3:22> el<3:23>
n<0> u<34> t<IntConst> p<35> l<3:24> el<3:25>
n<> u<35> t<Primary_literal> p<36> c<34> l<3:24> el<3:25>
n<> u<36> t<Constant_primary> p<37> c<35> l<3:24> el<3:25>
n<> u<37> t<Constant_expression> p<38> c<36> l<3:24> el<3:25>
n<> u<38> t<Constant_range> p<39> c<33> l<3:22> el<3:25>
n<> u<39> t<Packed_dimension> p<40> c<38> l<3:21> el<3:26>
n<> u<40> t<Data_type> p<41> c<29> l<3:16> el<3:26>
n<> u<41> t<Data_type_or_implicit> p<42> c<40> l<3:16> el<3:26>
n<> u<42> t<Net_port_type> p<43> c<28> l<3:11> el<3:26>
n<> u<43> t<Net_port_header> p<45> c<27> s<44> l<3:5> el<3:26>
n<sw> u<44> t<StringConst> p<45> l<3:27> el<3:29>
n<> u<45> t<Ansi_port_declaration> p<51> c<43> s<50> l<3:5> el<3:29>
n<> u<46> t<Data_type_or_implicit> p<47> l<3:32> el<3:32>
n<> u<47> t<Net_port_type> p<48> c<46> l<3:32> el<3:32>
n<> u<48> t<Net_port_header> p<50> c<47> s<49> l<3:32> el<3:32>
n<sw2> u<49> t<StringConst> p<50> l<3:32> el<3:35>
n<> u<50> t<Ansi_port_declaration> p<51> c<48> l<3:32> el<3:35>
n<> u<51> t<List_of_port_declarations> p<52> c<11> l<1:21> el<3:36>
n<> u<52> t<Module_ansi_header> p<53> c<2> l<1:1> el<3:37>
n<> u<53> t<Module_declaration> p<54> c<52> l<1:1> el<23:10>
n<> u<54> t<Description> p<55> c<53> l<1:1> el<23:10>
n<> u<55> t<Source_text> p<56> c<54> l<1:1> el<23:10>
n<> u<56> t<Top_level_rule> c<1> l<1:1> el<24:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "TestFunction".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@TestFunction".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:1: Top level module "work@TestFunction".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/WireLogicSize/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/WireLogicSize/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/WireLogicSize/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@TestFunction)
|vpiElaborated:1
|vpiName:work@TestFunction
|uhdmallModules:
\_module: work@TestFunction (work@TestFunction) dut.sv:1:1: , endln:23:10, parent:work@TestFunction
  |vpiFullName:work@TestFunction
  |vpiDefName:work@TestFunction
  |vpiNet:
  \_logic_net: (work@TestFunction.O1), line:2:17, endln:2:19, parent:work@TestFunction
    |vpiName:O1
    |vpiFullName:work@TestFunction.O1
    |vpiNetType:36
    |vpiParent:
    \_module: work@TestFunction (work@TestFunction) dut.sv:1:1: , endln:23:10, parent:work@TestFunction
  |vpiNet:
  \_logic_net: (work@TestFunction.O2), line:2:21, endln:2:23, parent:work@TestFunction
    |vpiName:O2
    |vpiFullName:work@TestFunction.O2
    |vpiNetType:36
    |vpiParent:
    \_module: work@TestFunction (work@TestFunction) dut.sv:1:1: , endln:23:10, parent:work@TestFunction
  |vpiNet:
  \_logic_net: (work@TestFunction.O3), line:2:25, endln:2:27, parent:work@TestFunction
    |vpiName:O3
    |vpiFullName:work@TestFunction.O3
    |vpiNetType:36
    |vpiParent:
    \_module: work@TestFunction (work@TestFunction) dut.sv:1:1: , endln:23:10, parent:work@TestFunction
  |vpiNet:
  \_logic_net: (work@TestFunction.O4), line:2:29, endln:2:31, parent:work@TestFunction
    |vpiName:O4
    |vpiFullName:work@TestFunction.O4
    |vpiNetType:36
    |vpiParent:
    \_module: work@TestFunction (work@TestFunction) dut.sv:1:1: , endln:23:10, parent:work@TestFunction
  |vpiNet:
  \_logic_net: (work@TestFunction.sw), line:3:27, endln:3:29, parent:work@TestFunction
    |vpiName:sw
    |vpiFullName:work@TestFunction.sw
    |vpiNetType:36
    |vpiParent:
    \_module: work@TestFunction (work@TestFunction) dut.sv:1:1: , endln:23:10, parent:work@TestFunction
  |vpiNet:
  \_logic_net: (work@TestFunction.sw2), line:3:32, endln:3:35, parent:work@TestFunction
    |vpiName:sw2
    |vpiFullName:work@TestFunction.sw2
    |vpiNetType:36
    |vpiParent:
    \_module: work@TestFunction (work@TestFunction) dut.sv:1:1: , endln:23:10, parent:work@TestFunction
  |vpiParent:
  \_design: (work@TestFunction)
  |vpiPort:
  \_port: (O1), line:2:17, endln:2:19, parent:work@TestFunction
    |vpiName:O1
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@TestFunction.O1), line:2:17, endln:2:19, parent:work@TestFunction
    |vpiParent:
    \_module: work@TestFunction (work@TestFunction) dut.sv:1:1: , endln:23:10, parent:work@TestFunction
  |vpiPort:
  \_port: (O2), line:2:21, endln:2:23, parent:work@TestFunction
    |vpiName:O2
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@TestFunction.O2), line:2:21, endln:2:23, parent:work@TestFunction
    |vpiParent:
    \_module: work@TestFunction (work@TestFunction) dut.sv:1:1: , endln:23:10, parent:work@TestFunction
  |vpiPort:
  \_port: (O3), line:2:25, endln:2:27, parent:work@TestFunction
    |vpiName:O3
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@TestFunction.O3), line:2:25, endln:2:27, parent:work@TestFunction
    |vpiParent:
    \_module: work@TestFunction (work@TestFunction) dut.sv:1:1: , endln:23:10, parent:work@TestFunction
  |vpiPort:
  \_port: (O4), line:2:29, endln:2:31, parent:work@TestFunction
    |vpiName:O4
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@TestFunction.O4), line:2:29, endln:2:31, parent:work@TestFunction
    |vpiParent:
    \_module: work@TestFunction (work@TestFunction) dut.sv:1:1: , endln:23:10, parent:work@TestFunction
  |vpiPort:
  \_port: (sw), line:3:27, endln:3:29, parent:work@TestFunction
    |vpiName:sw
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@TestFunction.sw), line:3:27, endln:3:29, parent:work@TestFunction
    |vpiParent:
    \_module: work@TestFunction (work@TestFunction) dut.sv:1:1: , endln:23:10, parent:work@TestFunction
  |vpiPort:
  \_port: (sw2), line:3:32, endln:3:35, parent:work@TestFunction
    |vpiName:sw2
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@TestFunction.sw2), line:3:32, endln:3:35, parent:work@TestFunction
    |vpiParent:
    \_module: work@TestFunction (work@TestFunction) dut.sv:1:1: , endln:23:10, parent:work@TestFunction
|uhdmtopModules:
\_module: work@TestFunction (work@TestFunction) dut.sv:1:1: , endln:23:10
  |vpiName:work@TestFunction
  |vpiDefName:work@TestFunction
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@TestFunction.O1), line:2:17, endln:2:19, parent:work@TestFunction
    |vpiTypespec:
    \_logic_typespec: , line:2:11, endln:2:16
    |vpiName:O1
    |vpiFullName:work@TestFunction.O1
    |vpiNetType:36
    |vpiParent:
    \_module: work@TestFunction (work@TestFunction) dut.sv:1:1: , endln:23:10
  |vpiNet:
  \_logic_net: (work@TestFunction.O2), line:2:21, endln:2:23, parent:work@TestFunction
    |vpiTypespec:
    \_logic_typespec: , line:2:11, endln:2:16
    |vpiName:O2
    |vpiFullName:work@TestFunction.O2
    |vpiNetType:36
    |vpiParent:
    \_module: work@TestFunction (work@TestFunction) dut.sv:1:1: , endln:23:10
  |vpiNet:
  \_logic_net: (work@TestFunction.O3), line:2:25, endln:2:27, parent:work@TestFunction
    |vpiTypespec:
    \_logic_typespec: , line:2:11, endln:2:16
    |vpiName:O3
    |vpiFullName:work@TestFunction.O3
    |vpiNetType:36
    |vpiParent:
    \_module: work@TestFunction (work@TestFunction) dut.sv:1:1: , endln:23:10
  |vpiNet:
  \_logic_net: (work@TestFunction.O4), line:2:29, endln:2:31, parent:work@TestFunction
    |vpiTypespec:
    \_logic_typespec: , line:2:11, endln:2:16
    |vpiName:O4
    |vpiFullName:work@TestFunction.O4
    |vpiNetType:36
    |vpiParent:
    \_module: work@TestFunction (work@TestFunction) dut.sv:1:1: , endln:23:10
  |vpiNet:
  \_logic_net: (work@TestFunction.sw), line:3:27, endln:3:29, parent:work@TestFunction
    |vpiTypespec:
    \_logic_typespec: , line:3:16, endln:3:21
      |vpiRange:
      \_range: , line:3:22, endln:3:25
        |vpiLeftRange:
        \_constant: , line:3:22, endln:3:23
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiParent:
          \_range: , line:3:22, endln:3:25
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:3:24, endln:3:25
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , line:3:22, endln:3:25
          |vpiConstType:9
    |vpiName:sw
    |vpiFullName:work@TestFunction.sw
    |vpiNetType:36
    |vpiParent:
    \_module: work@TestFunction (work@TestFunction) dut.sv:1:1: , endln:23:10
  |vpiNet:
  \_logic_net: (work@TestFunction.sw2), line:3:32, endln:3:35, parent:work@TestFunction
    |vpiTypespec:
    \_logic_typespec: , line:3:16, endln:3:21
    |vpiName:sw2
    |vpiFullName:work@TestFunction.sw2
    |vpiNetType:36
    |vpiParent:
    \_module: work@TestFunction (work@TestFunction) dut.sv:1:1: , endln:23:10
  |vpiTopModule:1
  |vpiPort:
  \_port: (O1), line:2:17, endln:2:19, parent:work@TestFunction
    |vpiName:O1
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@TestFunction.O1), line:2:17, endln:2:19, parent:O1
      |vpiParent:
      \_port: (O1), line:2:17, endln:2:19, parent:work@TestFunction
      |vpiName:O1
      |vpiFullName:work@TestFunction.O1
      |vpiActual:
      \_logic_net: (work@TestFunction.O1), line:2:17, endln:2:19, parent:work@TestFunction
    |vpiTypedef:
    \_logic_typespec: , line:2:11, endln:2:16
    |vpiInstance:
    \_module: work@TestFunction (work@TestFunction) dut.sv:1:1: , endln:23:10
    |vpiParent:
    \_module: work@TestFunction (work@TestFunction) dut.sv:1:1: , endln:23:10
  |vpiPort:
  \_port: (O2), line:2:21, endln:2:23, parent:work@TestFunction
    |vpiName:O2
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@TestFunction.O2), line:2:21, endln:2:23, parent:O2
      |vpiParent:
      \_port: (O2), line:2:21, endln:2:23, parent:work@TestFunction
      |vpiName:O2
      |vpiFullName:work@TestFunction.O2
      |vpiActual:
      \_logic_net: (work@TestFunction.O2), line:2:21, endln:2:23, parent:work@TestFunction
    |vpiTypedef:
    \_logic_typespec: , line:2:11, endln:2:16
    |vpiInstance:
    \_module: work@TestFunction (work@TestFunction) dut.sv:1:1: , endln:23:10
    |vpiParent:
    \_module: work@TestFunction (work@TestFunction) dut.sv:1:1: , endln:23:10
  |vpiPort:
  \_port: (O3), line:2:25, endln:2:27, parent:work@TestFunction
    |vpiName:O3
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@TestFunction.O3), line:2:25, endln:2:27, parent:O3
      |vpiParent:
      \_port: (O3), line:2:25, endln:2:27, parent:work@TestFunction
      |vpiName:O3
      |vpiFullName:work@TestFunction.O3
      |vpiActual:
      \_logic_net: (work@TestFunction.O3), line:2:25, endln:2:27, parent:work@TestFunction
    |vpiTypedef:
    \_logic_typespec: , line:2:11, endln:2:16
    |vpiInstance:
    \_module: work@TestFunction (work@TestFunction) dut.sv:1:1: , endln:23:10
    |vpiParent:
    \_module: work@TestFunction (work@TestFunction) dut.sv:1:1: , endln:23:10
  |vpiPort:
  \_port: (O4), line:2:29, endln:2:31, parent:work@TestFunction
    |vpiName:O4
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@TestFunction.O4), line:2:29, endln:2:31, parent:O4
      |vpiParent:
      \_port: (O4), line:2:29, endln:2:31, parent:work@TestFunction
      |vpiName:O4
      |vpiFullName:work@TestFunction.O4
      |vpiActual:
      \_logic_net: (work@TestFunction.O4), line:2:29, endln:2:31, parent:work@TestFunction
    |vpiTypedef:
    \_logic_typespec: , line:2:11, endln:2:16
    |vpiInstance:
    \_module: work@TestFunction (work@TestFunction) dut.sv:1:1: , endln:23:10
    |vpiParent:
    \_module: work@TestFunction (work@TestFunction) dut.sv:1:1: , endln:23:10
  |vpiPort:
  \_port: (sw), line:3:27, endln:3:29, parent:work@TestFunction
    |vpiName:sw
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@TestFunction.sw), line:3:27, endln:3:29, parent:sw
      |vpiParent:
      \_port: (sw), line:3:27, endln:3:29, parent:work@TestFunction
      |vpiName:sw
      |vpiFullName:work@TestFunction.sw
      |vpiActual:
      \_logic_net: (work@TestFunction.sw), line:3:27, endln:3:29, parent:work@TestFunction
    |vpiTypedef:
    \_logic_typespec: , line:3:16, endln:3:21
      |vpiRange:
      \_range: , line:3:22, endln:3:25, parent:sw
        |vpiParent:
        \_port: (sw), line:3:27, endln:3:29, parent:work@TestFunction
        |vpiLeftRange:
        \_constant: , line:3:22, endln:3:23
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiParent:
          \_range: , line:3:22, endln:3:25, parent:sw
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:3:24, endln:3:25
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , line:3:22, endln:3:25, parent:sw
          |vpiConstType:9
    |vpiInstance:
    \_module: work@TestFunction (work@TestFunction) dut.sv:1:1: , endln:23:10
    |vpiParent:
    \_module: work@TestFunction (work@TestFunction) dut.sv:1:1: , endln:23:10
  |vpiPort:
  \_port: (sw2), line:3:32, endln:3:35, parent:work@TestFunction
    |vpiName:sw2
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@TestFunction.sw2), line:3:32, endln:3:35, parent:sw2
      |vpiParent:
      \_port: (sw2), line:3:32, endln:3:35, parent:work@TestFunction
      |vpiName:sw2
      |vpiFullName:work@TestFunction.sw2
      |vpiActual:
      \_logic_net: (work@TestFunction.sw2), line:3:32, endln:3:35, parent:work@TestFunction
    |vpiTypedef:
    \_logic_typespec: , line:3:16, endln:3:21
    |vpiInstance:
    \_module: work@TestFunction (work@TestFunction) dut.sv:1:1: , endln:23:10
    |vpiParent:
    \_module: work@TestFunction (work@TestFunction) dut.sv:1:1: , endln:23:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/WireLogicSize/dut.sv | ${SURELOG_DIR}/build/regression/WireLogicSize/roundtrip/dut_000.sv | 18 | 23 | 

