Analysis & Synthesis report for MAX10_Modem
Thu May  7 11:44:35 2020
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Physical Synthesis Netlist Optimizations
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for sld_signaltap:auto_signaltap_0
 16. Parameter Settings for User Entity Instance: PLL50TO200:inst|altpll:altpll_component
 17. Parameter Settings for User Entity Instance: GEN_UART_TX:inst1|lpm_counter:cnt_115200
 18. Parameter Settings for User Entity Instance: GEN_UART_TX:inst1|lpm_shiftreg:shifter
 19. Parameter Settings for User Entity Instance: led_blink:inst4|lpm_counter:cnt
 20. Parameter Settings for User Entity Instance: led_blink:inst4|lpm_counter:led_cnt
 21. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 22. altpll Parameter Settings by Entity Instance
 23. lpm_shiftreg Parameter Settings by Entity Instance
 24. Signal Tap Logic Analyzer Settings
 25. Post-Synthesis Netlist Statistics for Top Partition
 26. Elapsed Time Per Partition
 27. Connections to In-System Debugging Instance "auto_signaltap_0"
 28. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu May  7 11:44:35 2020       ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                      ; MAX10_Modem                                 ;
; Top-level Entity Name              ; MAX10_Modem                                 ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 1,383                                       ;
;     Total combinational functions  ; 869                                         ;
;     Dedicated logic registers      ; 1,034                                       ;
; Total registers                    ; 1034                                        ;
; Total pins                         ; 16                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 278,528                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M08SAE144C8G     ;                    ;
; Top-level entity name                                            ; MAX10_Modem        ; MAX10_Modem        ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                      ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+
; PLL50TO200.v                                                       ; yes             ; User Wizard-Generated File                   ; /home/nick/Quartus/MAX10_Modem/PLL50TO200.v                                                       ;             ;
; MAX10_Modem.bdf                                                    ; yes             ; User Block Diagram/Schematic File            ; /home/nick/Quartus/MAX10_Modem/MAX10_Modem.bdf                                                    ;             ;
; GEN_UART.tdf                                                       ; yes             ; User AHDL File                               ; /home/nick/Quartus/MAX10_Modem/GEN_UART.tdf                                                       ;             ;
; led_blink.tdf                                                      ; yes             ; User AHDL File                               ; /home/nick/Quartus/MAX10_Modem/led_blink.tdf                                                      ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; /home/nick/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_counter.inc                    ;             ;
; lpm_shiftreg.inc                                                   ; yes             ; Auto-Found AHDL File                         ; /home/nick/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_shiftreg.inc                   ;             ;
; radio_rx.vhd                                                       ; yes             ; Auto-Found VHDL File                         ; /home/nick/Quartus/MAX10_Modem/radio_rx.vhd                                                       ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                 ; /home/nick/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altpll.tdf                         ;             ;
; aglobal180.inc                                                     ; yes             ; Megafunction                                 ; /home/nick/intelFPGA_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc                     ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                 ; /home/nick/intelFPGA_lite/18.0/quartus/libraries/megafunctions/stratix_pll.inc                    ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                 ; /home/nick/intelFPGA_lite/18.0/quartus/libraries/megafunctions/stratixii_pll.inc                  ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                 ; /home/nick/intelFPGA_lite/18.0/quartus/libraries/megafunctions/cycloneii_pll.inc                  ;             ;
; db/PLL50TO200_altpll.v                                             ; yes             ; Auto-Generated Megafunction                  ; /home/nick/Quartus/MAX10_Modem/db/PLL50TO200_altpll.v                                             ;             ;
; radio_tx.vhd                                                       ; yes             ; Auto-Found VHDL File                         ; /home/nick/Quartus/MAX10_Modem/radio_tx.vhd                                                       ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; /home/nick/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_counter.tdf                    ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; /home/nick/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_constant.inc                   ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; /home/nick/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc                     ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; /home/nick/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.inc                    ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; /home/nick/intelFPGA_lite/18.0/quartus/libraries/megafunctions/cmpconst.inc                       ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; /home/nick/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_compare.inc                    ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; /home/nick/intelFPGA_lite/18.0/quartus/libraries/megafunctions/dffeea.inc                         ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; /home/nick/intelFPGA_lite/18.0/quartus/libraries/megafunctions/alt_counter_stratix.inc            ;             ;
; db/cntr_8of.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/nick/Quartus/MAX10_Modem/db/cntr_8of.tdf                                                    ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; /home/nick/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                   ;             ;
; lpm_constant.tdf                                                   ; yes             ; Megafunction                                 ; /home/nick/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_constant.tdf                   ;             ;
; db/cntr_cof.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/nick/Quartus/MAX10_Modem/db/cntr_cof.tdf                                                    ;             ;
; db/cntr_91g.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/nick/Quartus/MAX10_Modem/db/cntr_91g.tdf                                                    ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; /home/nick/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_signaltap.vhd                  ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; /home/nick/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd             ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; /home/nick/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_ela_control.vhd                ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; /home/nick/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                      ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; /home/nick/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd       ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; /home/nick/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd             ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; /home/nick/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf                     ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; /home/nick/intelFPGA_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc              ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; /home/nick/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc                        ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; /home/nick/intelFPGA_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                      ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; /home/nick/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altrom.inc                         ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; /home/nick/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altram.inc                         ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; /home/nick/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altdpram.inc                       ;             ;
; db/altsyncram_6m14.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/nick/Quartus/MAX10_Modem/db/altsyncram_6m14.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; /home/nick/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altdpram.tdf                       ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; /home/nick/intelFPGA_lite/18.0/quartus/libraries/others/maxplus2/memmodes.inc                     ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; /home/nick/intelFPGA_lite/18.0/quartus/libraries/megafunctions/a_hdffe.inc                        ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; /home/nick/intelFPGA_lite/18.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; /home/nick/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altsyncram.inc                     ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; /home/nick/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_mux.tdf                        ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; /home/nick/intelFPGA_lite/18.0/quartus/libraries/megafunctions/muxlut.inc                         ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; /home/nick/intelFPGA_lite/18.0/quartus/libraries/megafunctions/bypassff.inc                       ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; /home/nick/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altshift.inc                       ;             ;
; db/mux_l7c.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/nick/Quartus/MAX10_Modem/db/mux_l7c.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; /home/nick/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_decode.tdf                     ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; /home/nick/intelFPGA_lite/18.0/quartus/libraries/megafunctions/declut.inc                         ;             ;
; db/decode_3af.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; /home/nick/Quartus/MAX10_Modem/db/decode_3af.tdf                                                  ;             ;
; db/cntr_7rh.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/nick/Quartus/MAX10_Modem/db/cntr_7rh.tdf                                                    ;             ;
; db/cmpr_irb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/nick/Quartus/MAX10_Modem/db/cmpr_irb.tdf                                                    ;             ;
; db/cntr_eki.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/nick/Quartus/MAX10_Modem/db/cntr_eki.tdf                                                    ;             ;
; db/cntr_8rh.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/nick/Quartus/MAX10_Modem/db/cntr_8rh.tdf                                                    ;             ;
; db/cmpr_hrb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/nick/Quartus/MAX10_Modem/db/cmpr_hrb.tdf                                                    ;             ;
; db/cntr_odi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/nick/Quartus/MAX10_Modem/db/cntr_odi.tdf                                                    ;             ;
; db/cmpr_drb.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/nick/Quartus/MAX10_Modem/db/cmpr_drb.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; /home/nick/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                     ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; /home/nick/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd      ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; /home/nick/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv  ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; /home/nick/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_hub.vhd                        ; altera_sld  ;
; db/ip/sld72b9f609/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/nick/Quartus/MAX10_Modem/db/ip/sld72b9f609/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld72b9f609/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/nick/Quartus/MAX10_Modem/db/ip/sld72b9f609/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld72b9f609/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/nick/Quartus/MAX10_Modem/db/ip/sld72b9f609/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld72b9f609/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/nick/Quartus/MAX10_Modem/db/ip/sld72b9f609/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld72b9f609/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; /home/nick/Quartus/MAX10_Modem/db/ip/sld72b9f609/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld72b9f609/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/nick/Quartus/MAX10_Modem/db/ip/sld72b9f609/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; /home/nick/intelFPGA_lite/18.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                   ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                             ;
+---------------------------------------------+-------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                     ;
+---------------------------------------------+-------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,383                                                                                     ;
;                                             ;                                                                                           ;
; Total combinational functions               ; 869                                                                                       ;
; Logic element usage by number of LUT inputs ;                                                                                           ;
;     -- 4 input functions                    ; 259                                                                                       ;
;     -- 3 input functions                    ; 323                                                                                       ;
;     -- <=2 input functions                  ; 287                                                                                       ;
;                                             ;                                                                                           ;
; Logic elements by mode                      ;                                                                                           ;
;     -- normal mode                          ; 607                                                                                       ;
;     -- arithmetic mode                      ; 262                                                                                       ;
;                                             ;                                                                                           ;
; Total registers                             ; 1034                                                                                      ;
;     -- Dedicated logic registers            ; 1034                                                                                      ;
;     -- I/O registers                        ; 0                                                                                         ;
;                                             ;                                                                                           ;
; I/O pins                                    ; 16                                                                                        ;
; Total memory bits                           ; 278528                                                                                    ;
;                                             ;                                                                                           ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                         ;
;                                             ;                                                                                           ;
; Total PLLs                                  ; 1                                                                                         ;
;     -- PLLs                                 ; 1                                                                                         ;
;                                             ;                                                                                           ;
; Maximum fan-out node                        ; PLL50TO200:inst|altpll:altpll_component|PLL50TO200_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 584                                                                                       ;
; Total fan-out                               ; 6667                                                                                      ;
; Average fan-out                             ; 3.37                                                                                      ;
+---------------------------------------------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                     ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |MAX10_Modem                                                                                                                            ; 869 (1)             ; 1034 (0)                  ; 278528      ; 0          ; 0            ; 0       ; 0         ; 16   ; 0            ; 0          ; |MAX10_Modem                                                                                                                                                                                                                                                                                                                                            ; MAX10_Modem                       ; work         ;
;    |GEN_UART_TX:inst1|                                                                                                                  ; 19 (0)              ; 22 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|GEN_UART_TX:inst1                                                                                                                                                                                                                                                                                                                          ; GEN_UART_TX                       ; work         ;
;       |lpm_counter:cnt_115200|                                                                                                          ; 11 (0)              ; 10 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|GEN_UART_TX:inst1|lpm_counter:cnt_115200                                                                                                                                                                                                                                                                                                   ; lpm_counter                       ; work         ;
;          |cntr_8of:auto_generated|                                                                                                      ; 11 (11)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|GEN_UART_TX:inst1|lpm_counter:cnt_115200|cntr_8of:auto_generated                                                                                                                                                                                                                                                                           ; cntr_8of                          ; work         ;
;       |lpm_shiftreg:shifter|                                                                                                            ; 8 (8)               ; 12 (12)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|GEN_UART_TX:inst1|lpm_shiftreg:shifter                                                                                                                                                                                                                                                                                                     ; lpm_shiftreg                      ; work         ;
;    |PLL50TO200:inst|                                                                                                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|PLL50TO200:inst                                                                                                                                                                                                                                                                                                                            ; PLL50TO200                        ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|PLL50TO200:inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                    ; altpll                            ; work         ;
;          |PLL50TO200_altpll:auto_generated|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|PLL50TO200:inst|altpll:altpll_component|PLL50TO200_altpll:auto_generated                                                                                                                                                                                                                                                                   ; PLL50TO200_altpll                 ; work         ;
;    |led_blink:inst4|                                                                                                                    ; 29 (0)              ; 28 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|led_blink:inst4                                                                                                                                                                                                                                                                                                                            ; led_blink                         ; work         ;
;       |lpm_counter:cnt|                                                                                                                 ; 24 (0)              ; 23 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|led_blink:inst4|lpm_counter:cnt                                                                                                                                                                                                                                                                                                            ; lpm_counter                       ; work         ;
;          |cntr_cof:auto_generated|                                                                                                      ; 24 (24)             ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|led_blink:inst4|lpm_counter:cnt|cntr_cof:auto_generated                                                                                                                                                                                                                                                                                    ; cntr_cof                          ; work         ;
;       |lpm_counter:led_cnt|                                                                                                             ; 5 (0)               ; 5 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|led_blink:inst4|lpm_counter:led_cnt                                                                                                                                                                                                                                                                                                        ; lpm_counter                       ; work         ;
;          |cntr_91g:auto_generated|                                                                                                      ; 5 (5)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|led_blink:inst4|lpm_counter:led_cnt|cntr_91g:auto_generated                                                                                                                                                                                                                                                                                ; cntr_91g                          ; work         ;
;    |radio_rx:inst3|                                                                                                                     ; 195 (195)           ; 88 (88)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|radio_rx:inst3                                                                                                                                                                                                                                                                                                                             ; radio_rx                          ; work         ;
;    |radio_tx:inst2|                                                                                                                     ; 9 (9)               ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|radio_tx:inst2                                                                                                                                                                                                                                                                                                                             ; radio_tx                          ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 125 (1)             ; 91 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 124 (0)             ; 91 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 124 (0)             ; 91 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 124 (1)             ; 91 (5)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 123 (0)             ; 86 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 123 (84)            ; 86 (58)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 491 (2)             ; 796 (68)                  ; 278528      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 489 (0)             ; 728 (0)                   ; 278528      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 489 (88)            ; 728 (222)                 ; 278528      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 29 (0)              ; 82 (82)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_3af:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated                                                                                                                   ; decode_3af                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 27 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_l7c:auto_generated|                                                                                              ; 27 (27)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_l7c:auto_generated                                                                                                                              ; mux_l7c                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 278528      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_6m14:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 278528      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6m14:auto_generated                                                                                                                                                 ; altsyncram_6m14                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 101 (101)           ; 74 (74)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 81 (1)              ; 186 (1)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 68 (0)              ; 170 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 102 (102)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 68 (0)              ; 68 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 12 (12)             ; 11 (1)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 129 (10)            ; 113 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)               ; 6 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_7rh:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_7rh:auto_generated                                                             ; cntr_7rh                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 13 (0)              ; 13 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_eki:auto_generated|                                                                                             ; 13 (13)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_eki:auto_generated                                                                                      ; cntr_eki                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_8rh:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_8rh:auto_generated                                                                            ; cntr_8rh                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_odi:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated                                                                               ; cntr_odi                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 27 (27)             ; 27 (27)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 34 (34)             ; 34 (34)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 27 (27)             ; 27 (27)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |MAX10_Modem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6m14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8192         ; 34           ; 8192         ; 34           ; 278528 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                  ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MAX10_Modem|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MAX10_Modem|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MAX10_Modem|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MAX10_Modem|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |MAX10_Modem|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |MAX10_Modem|PLL50TO200:inst                                                                                                                                                                                                                                                     ; PLL50TO200.v    ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+----------------------------------------------------------------------------+
; Registers Removed During Synthesis                                         ;
+---------------------------------------+------------------------------------+
; Register name                         ; Reason for Removal                 ;
+---------------------------------------+------------------------------------+
; radio_rx:inst3|sin2[0]                ; Merged with radio_rx:inst3|sin1[2] ;
; radio_rx:inst3|sin2[1]                ; Merged with radio_rx:inst3|sin1[3] ;
; radio_tx:inst2|sum[0]                 ; Merged with radio_rx:inst3|cnt[0]  ;
; radio_rx:inst3|sin2[2]                ; Merged with radio_rx:inst3|sin1[4] ;
; Total Number of Removed Registers = 4 ;                                    ;
+---------------------------------------+------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1034  ;
; Number of registers using Synchronous Clear  ; 48    ;
; Number of registers using Synchronous Load   ; 80    ;
; Number of registers using Asynchronous Clear ; 426   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 467   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; GEN_UART_TX:inst1|lpm_shiftreg:shifter|dffs[10]                                                                                                                                                                                                                                                                                 ; 1       ;
; GEN_UART_TX:inst1|lpm_shiftreg:shifter|dffs[7]                                                                                                                                                                                                                                                                                  ; 1       ;
; GEN_UART_TX:inst1|lpm_shiftreg:shifter|dffs[5]                                                                                                                                                                                                                                                                                  ; 1       ;
; GEN_UART_TX:inst1|lpm_shiftreg:shifter|dffs[4]                                                                                                                                                                                                                                                                                  ; 1       ;
; GEN_UART_TX:inst1|lpm_shiftreg:shifter|dffs[2]                                                                                                                                                                                                                                                                                  ; 1       ;
; GEN_UART_TX:inst1|lpm_shiftreg:shifter|dffs[1]                                                                                                                                                                                                                                                                                  ; 1       ;
; GEN_UART_TX:inst1|lpm_shiftreg:shifter|dffs[0]                                                                                                                                                                                                                                                                                  ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 23                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------+
; Physical Synthesis Netlist Optimizations                                           ;
+-------------------------------------------+------------------+---------------------+
; Node                                      ; Action           ; Reason              ;
+-------------------------------------------+------------------+---------------------+
; radio_rx:inst3|Add4~0                     ; Modified         ; Timing optimization ;
; radio_rx:inst3|Add5~0                     ; Modified         ; Timing optimization ;
; radio_rx:inst3|Add6~0_OTERM171            ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|Add6~2_OTERM169            ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|Add6~4_OTERM167            ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|Add6~6_OTERM165            ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|Add6~8_OTERM163            ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|Add6~10_OTERM161           ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|Add6~12_OTERM159           ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|Add6~14_OTERM157           ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|Add6~16_OTERM155           ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|Add7~0                     ; Modified         ; Timing optimization ;
; radio_rx:inst3|Add8~0                     ; Modified         ; Timing optimization ;
; radio_rx:inst3|Add9~0_OTERM153            ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|Add9~2_OTERM151            ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|Add9~4_OTERM149            ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|Add9~6_OTERM147            ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|Add9~8_OTERM145            ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|Add9~10_OTERM143           ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|Add9~12_OTERM141           ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|Add9~14_OTERM139           ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|Add9~16_OTERM137           ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|Add10~19                   ; Modified         ; Timing optimization ;
; radio_rx:inst3|Add10~20                   ; Modified         ; Timing optimization ;
; radio_rx:inst3|Add12~19                   ; Modified         ; Timing optimization ;
; radio_rx:inst3|Add12~20                   ; Modified         ; Timing optimization ;
; radio_rx:inst3|Add14~19                   ; Modified         ; Timing optimization ;
; radio_rx:inst3|Add14~38                   ; Modified         ; Timing optimization ;
; radio_rx:inst3|Add16~19                   ; Modified         ; Timing optimization ;
; radio_rx:inst3|Add16~38                   ; Modified         ; Timing optimization ;
; radio_rx:inst3|TX                         ; Deleted          ; Timing optimization ;
; radio_rx:inst3|TX_OTERM1_OTERM29_OTERM101 ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|TX_OTERM1_OTERM29_OTERM119 ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|TX_OTERM1_OTERM31_OTERM103 ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|TX_OTERM1_OTERM31_OTERM121 ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|TX_OTERM1_OTERM33_OTERM105 ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|TX_OTERM1_OTERM33_OTERM123 ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|TX_OTERM1_OTERM35_OTERM107 ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|TX_OTERM1_OTERM35_OTERM125 ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|TX_OTERM1_OTERM37_OTERM109 ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|TX_OTERM1_OTERM37_OTERM127 ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|TX_OTERM1_OTERM39_OTERM111 ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|TX_OTERM1_OTERM39_OTERM129 ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|TX_OTERM1_OTERM41_OTERM113 ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|TX_OTERM1_OTERM41_OTERM131 ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|TX_OTERM1_OTERM43_OTERM115 ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|TX_OTERM1_OTERM43_OTERM133 ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|TX_OTERM1_OTERM45_OTERM117 ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|TX_OTERM1_OTERM45_OTERM135 ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|TX_OTERM1_OTERM47_OTERM65  ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|TX_OTERM1_OTERM47_OTERM83  ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|TX_OTERM1_OTERM49_OTERM67  ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|TX_OTERM1_OTERM49_OTERM85  ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|TX_OTERM1_OTERM51_OTERM69  ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|TX_OTERM1_OTERM51_OTERM87  ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|TX_OTERM1_OTERM53_OTERM71  ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|TX_OTERM1_OTERM53_OTERM89  ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|TX_OTERM1_OTERM55_OTERM73  ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|TX_OTERM1_OTERM55_OTERM91  ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|TX_OTERM1_OTERM57_OTERM75  ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|TX_OTERM1_OTERM57_OTERM93  ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|TX_OTERM1_OTERM59_OTERM77  ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|TX_OTERM1_OTERM59_OTERM95  ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|TX_OTERM1_OTERM61_OTERM79  ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|TX_OTERM1_OTERM61_OTERM97  ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|TX_OTERM1_OTERM63_OTERM81  ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|TX_OTERM1_OTERM63_OTERM99  ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|TX_OTERM3                  ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|TX_OTERM5                  ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|TX_OTERM7                  ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|TX~_wirecell               ; Modified         ; Timing optimization ;
; radio_rx:inst3|result1~0                  ; Deleted          ; Timing optimization ;
; radio_rx:inst3|result1~1                  ; Deleted          ; Timing optimization ;
; radio_rx:inst3|result2~0                  ; Deleted          ; Timing optimization ;
; radio_rx:inst3|result2~1                  ; Deleted          ; Timing optimization ;
; radio_rx:inst3|sin1[3]_OTERM17            ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|sin1[5]_OTERM19            ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|sin1[6]_OTERM21            ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|sin1[7]_OTERM23            ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|sin1[8]_OTERM25            ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|sin1[10]_OTERM27           ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|sin2[6]_OTERM9             ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|sin2[7]_OTERM11            ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|sin2[8]_OTERM13            ; Retimed Register ; Timing optimization ;
; radio_rx:inst3|sin2[10]_OTERM15           ; Retimed Register ; Timing optimization ;
+-------------------------------------------+------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |MAX10_Modem|radio_rx:inst3|Re_sum1[1] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |MAX10_Modem|radio_rx:inst3|Re_sum2[8] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |MAX10_Modem|radio_rx:inst3|Im_sum1[8] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |MAX10_Modem|radio_rx:inst3|Im_sum2[7] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |MAX10_Modem|radio_rx:inst3|Re_sum1[9] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |MAX10_Modem|radio_rx:inst3|Re_sum2[9] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |MAX10_Modem|radio_rx:inst3|Im_sum1[4] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |MAX10_Modem|radio_rx:inst3|Im_sum2[9] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL50TO200:inst|altpll:altpll_component ;
+-------------------------------+------------------------------+-----------------------+
; Parameter Name                ; Value                        ; Type                  ;
+-------------------------------+------------------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                       ; Untyped               ;
; PLL_TYPE                      ; AUTO                         ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL50TO200 ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                          ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                         ; Untyped               ;
; SCAN_CHAIN                    ; LONG                         ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                       ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                        ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                            ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                           ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                            ; Untyped               ;
; LOCK_HIGH                     ; 1                            ; Untyped               ;
; LOCK_LOW                      ; 1                            ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                            ; Untyped               ;
; INVALID_LOCK_MULTIPLIER       ; 5                            ; Untyped               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                          ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                          ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                          ; Untyped               ;
; SKIP_VCO                      ; OFF                          ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                            ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                         ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0                      ; Untyped               ;
; BANDWIDTH                     ; 0                            ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                         ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                            ; Untyped               ;
; DOWN_SPREAD                   ; 0                            ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                          ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                          ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                            ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                            ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                            ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                            ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                            ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                            ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                            ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 1                            ; Untyped               ;
; CLK1_MULTIPLY_BY              ; 1                            ; Untyped               ;
; CLK0_MULTIPLY_BY              ; 4                            ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                            ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                            ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                            ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                            ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                            ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                            ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                            ; Untyped               ;
; CLK2_DIVIDE_BY                ; 1                            ; Untyped               ;
; CLK1_DIVIDE_BY                ; 1                            ; Untyped               ;
; CLK0_DIVIDE_BY                ; 1                            ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                            ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                            ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                            ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                            ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                            ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                            ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                            ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 0                            ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 0                            ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 0                            ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                            ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                            ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                            ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                            ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                            ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                            ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                           ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                           ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                           ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                           ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                           ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                           ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                           ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                           ; Untyped               ;
; CLK1_DUTY_CYCLE               ; 50                           ; Untyped               ;
; CLK0_DUTY_CYCLE               ; 50                           ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                        ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                       ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                       ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                       ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                            ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                            ; Untyped               ;
; DPA_DIVIDER                   ; 0                            ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                            ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                            ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                            ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                            ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                            ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                            ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                            ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                            ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                            ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                            ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                            ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                            ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                            ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                            ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                            ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                            ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                           ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                           ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                           ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                           ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                            ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                            ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                            ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                            ; Untyped               ;
; VCO_MIN                       ; 0                            ; Untyped               ;
; VCO_MAX                       ; 0                            ; Untyped               ;
; VCO_CENTER                    ; 0                            ; Untyped               ;
; PFD_MIN                       ; 0                            ; Untyped               ;
; PFD_MAX                       ; 0                            ; Untyped               ;
; M_INITIAL                     ; 0                            ; Untyped               ;
; M                             ; 0                            ; Untyped               ;
; N                             ; 1                            ; Untyped               ;
; M2                            ; 1                            ; Untyped               ;
; N2                            ; 1                            ; Untyped               ;
; SS                            ; 1                            ; Untyped               ;
; C0_HIGH                       ; 0                            ; Untyped               ;
; C1_HIGH                       ; 0                            ; Untyped               ;
; C2_HIGH                       ; 0                            ; Untyped               ;
; C3_HIGH                       ; 0                            ; Untyped               ;
; C4_HIGH                       ; 0                            ; Untyped               ;
; C5_HIGH                       ; 0                            ; Untyped               ;
; C6_HIGH                       ; 0                            ; Untyped               ;
; C7_HIGH                       ; 0                            ; Untyped               ;
; C8_HIGH                       ; 0                            ; Untyped               ;
; C9_HIGH                       ; 0                            ; Untyped               ;
; C0_LOW                        ; 0                            ; Untyped               ;
; C1_LOW                        ; 0                            ; Untyped               ;
; C2_LOW                        ; 0                            ; Untyped               ;
; C3_LOW                        ; 0                            ; Untyped               ;
; C4_LOW                        ; 0                            ; Untyped               ;
; C5_LOW                        ; 0                            ; Untyped               ;
; C6_LOW                        ; 0                            ; Untyped               ;
; C7_LOW                        ; 0                            ; Untyped               ;
; C8_LOW                        ; 0                            ; Untyped               ;
; C9_LOW                        ; 0                            ; Untyped               ;
; C0_INITIAL                    ; 0                            ; Untyped               ;
; C1_INITIAL                    ; 0                            ; Untyped               ;
; C2_INITIAL                    ; 0                            ; Untyped               ;
; C3_INITIAL                    ; 0                            ; Untyped               ;
; C4_INITIAL                    ; 0                            ; Untyped               ;
; C5_INITIAL                    ; 0                            ; Untyped               ;
; C6_INITIAL                    ; 0                            ; Untyped               ;
; C7_INITIAL                    ; 0                            ; Untyped               ;
; C8_INITIAL                    ; 0                            ; Untyped               ;
; C9_INITIAL                    ; 0                            ; Untyped               ;
; C0_MODE                       ; BYPASS                       ; Untyped               ;
; C1_MODE                       ; BYPASS                       ; Untyped               ;
; C2_MODE                       ; BYPASS                       ; Untyped               ;
; C3_MODE                       ; BYPASS                       ; Untyped               ;
; C4_MODE                       ; BYPASS                       ; Untyped               ;
; C5_MODE                       ; BYPASS                       ; Untyped               ;
; C6_MODE                       ; BYPASS                       ; Untyped               ;
; C7_MODE                       ; BYPASS                       ; Untyped               ;
; C8_MODE                       ; BYPASS                       ; Untyped               ;
; C9_MODE                       ; BYPASS                       ; Untyped               ;
; C0_PH                         ; 0                            ; Untyped               ;
; C1_PH                         ; 0                            ; Untyped               ;
; C2_PH                         ; 0                            ; Untyped               ;
; C3_PH                         ; 0                            ; Untyped               ;
; C4_PH                         ; 0                            ; Untyped               ;
; C5_PH                         ; 0                            ; Untyped               ;
; C6_PH                         ; 0                            ; Untyped               ;
; C7_PH                         ; 0                            ; Untyped               ;
; C8_PH                         ; 0                            ; Untyped               ;
; C9_PH                         ; 0                            ; Untyped               ;
; L0_HIGH                       ; 1                            ; Untyped               ;
; L1_HIGH                       ; 1                            ; Untyped               ;
; G0_HIGH                       ; 1                            ; Untyped               ;
; G1_HIGH                       ; 1                            ; Untyped               ;
; G2_HIGH                       ; 1                            ; Untyped               ;
; G3_HIGH                       ; 1                            ; Untyped               ;
; E0_HIGH                       ; 1                            ; Untyped               ;
; E1_HIGH                       ; 1                            ; Untyped               ;
; E2_HIGH                       ; 1                            ; Untyped               ;
; E3_HIGH                       ; 1                            ; Untyped               ;
; L0_LOW                        ; 1                            ; Untyped               ;
; L1_LOW                        ; 1                            ; Untyped               ;
; G0_LOW                        ; 1                            ; Untyped               ;
; G1_LOW                        ; 1                            ; Untyped               ;
; G2_LOW                        ; 1                            ; Untyped               ;
; G3_LOW                        ; 1                            ; Untyped               ;
; E0_LOW                        ; 1                            ; Untyped               ;
; E1_LOW                        ; 1                            ; Untyped               ;
; E2_LOW                        ; 1                            ; Untyped               ;
; E3_LOW                        ; 1                            ; Untyped               ;
; L0_INITIAL                    ; 1                            ; Untyped               ;
; L1_INITIAL                    ; 1                            ; Untyped               ;
; G0_INITIAL                    ; 1                            ; Untyped               ;
; G1_INITIAL                    ; 1                            ; Untyped               ;
; G2_INITIAL                    ; 1                            ; Untyped               ;
; G3_INITIAL                    ; 1                            ; Untyped               ;
; E0_INITIAL                    ; 1                            ; Untyped               ;
; E1_INITIAL                    ; 1                            ; Untyped               ;
; E2_INITIAL                    ; 1                            ; Untyped               ;
; E3_INITIAL                    ; 1                            ; Untyped               ;
; L0_MODE                       ; BYPASS                       ; Untyped               ;
; L1_MODE                       ; BYPASS                       ; Untyped               ;
; G0_MODE                       ; BYPASS                       ; Untyped               ;
; G1_MODE                       ; BYPASS                       ; Untyped               ;
; G2_MODE                       ; BYPASS                       ; Untyped               ;
; G3_MODE                       ; BYPASS                       ; Untyped               ;
; E0_MODE                       ; BYPASS                       ; Untyped               ;
; E1_MODE                       ; BYPASS                       ; Untyped               ;
; E2_MODE                       ; BYPASS                       ; Untyped               ;
; E3_MODE                       ; BYPASS                       ; Untyped               ;
; L0_PH                         ; 0                            ; Untyped               ;
; L1_PH                         ; 0                            ; Untyped               ;
; G0_PH                         ; 0                            ; Untyped               ;
; G1_PH                         ; 0                            ; Untyped               ;
; G2_PH                         ; 0                            ; Untyped               ;
; G3_PH                         ; 0                            ; Untyped               ;
; E0_PH                         ; 0                            ; Untyped               ;
; E1_PH                         ; 0                            ; Untyped               ;
; E2_PH                         ; 0                            ; Untyped               ;
; E3_PH                         ; 0                            ; Untyped               ;
; M_PH                          ; 0                            ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                          ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                          ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                          ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                          ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                          ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                          ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                          ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                          ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                          ; Untyped               ;
; CLK0_COUNTER                  ; G0                           ; Untyped               ;
; CLK1_COUNTER                  ; G0                           ; Untyped               ;
; CLK2_COUNTER                  ; G0                           ; Untyped               ;
; CLK3_COUNTER                  ; G0                           ; Untyped               ;
; CLK4_COUNTER                  ; G0                           ; Untyped               ;
; CLK5_COUNTER                  ; G0                           ; Untyped               ;
; CLK6_COUNTER                  ; E0                           ; Untyped               ;
; CLK7_COUNTER                  ; E1                           ; Untyped               ;
; CLK8_COUNTER                  ; E2                           ; Untyped               ;
; CLK9_COUNTER                  ; E3                           ; Untyped               ;
; L0_TIME_DELAY                 ; 0                            ; Untyped               ;
; L1_TIME_DELAY                 ; 0                            ; Untyped               ;
; G0_TIME_DELAY                 ; 0                            ; Untyped               ;
; G1_TIME_DELAY                 ; 0                            ; Untyped               ;
; G2_TIME_DELAY                 ; 0                            ; Untyped               ;
; G3_TIME_DELAY                 ; 0                            ; Untyped               ;
; E0_TIME_DELAY                 ; 0                            ; Untyped               ;
; E1_TIME_DELAY                 ; 0                            ; Untyped               ;
; E2_TIME_DELAY                 ; 0                            ; Untyped               ;
; E3_TIME_DELAY                 ; 0                            ; Untyped               ;
; M_TIME_DELAY                  ; 0                            ; Untyped               ;
; N_TIME_DELAY                  ; 0                            ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                           ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                           ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                           ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                           ; Untyped               ;
; ENABLE0_COUNTER               ; L0                           ; Untyped               ;
; ENABLE1_COUNTER               ; L0                           ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                            ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000                    ; Untyped               ;
; LOOP_FILTER_C                 ; 5                            ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                         ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                         ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                         ; Untyped               ;
; VCO_POST_SCALE                ; 0                            ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                            ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                            ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                            ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                       ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED                  ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED                  ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED                  ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED                  ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED                  ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED                  ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY            ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY            ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY            ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY            ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED                  ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED                  ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED                  ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED                  ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED                  ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED                  ; Untyped               ;
; PORT_CLK0                     ; PORT_USED                    ; Untyped               ;
; PORT_CLK1                     ; PORT_UNUSED                  ; Untyped               ;
; PORT_CLK2                     ; PORT_UNUSED                  ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED                  ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED                  ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED                  ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED                  ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED                  ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED                  ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED                  ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED                  ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                  ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED                  ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY            ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY            ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                  ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED                  ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED                  ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED                    ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED                  ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED                  ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED                  ; Untyped               ;
; PORT_ARESET                   ; PORT_UNUSED                  ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED                  ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED                  ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED                  ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED                  ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED                  ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY            ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY            ; Untyped               ;
; PORT_LOCKED                   ; PORT_USED                    ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                  ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY            ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED                  ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED                  ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                  ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED                  ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                  ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY            ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY            ; Untyped               ;
; M_TEST_SOURCE                 ; 5                            ; Untyped               ;
; C0_TEST_SOURCE                ; 5                            ; Untyped               ;
; C1_TEST_SOURCE                ; 5                            ; Untyped               ;
; C2_TEST_SOURCE                ; 5                            ; Untyped               ;
; C3_TEST_SOURCE                ; 5                            ; Untyped               ;
; C4_TEST_SOURCE                ; 5                            ; Untyped               ;
; C5_TEST_SOURCE                ; 5                            ; Untyped               ;
; C6_TEST_SOURCE                ; 5                            ; Untyped               ;
; C7_TEST_SOURCE                ; 5                            ; Untyped               ;
; C8_TEST_SOURCE                ; 5                            ; Untyped               ;
; C9_TEST_SOURCE                ; 5                            ; Untyped               ;
; CBXI_PARAMETER                ; PLL50TO200_altpll            ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                         ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                            ; Untyped               ;
; WIDTH_CLOCK                   ; 5                            ; Signed Integer        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                            ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                          ; Untyped               ;
; DEVICE_FAMILY                 ; MAX 10                       ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                       ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                          ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                           ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                          ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                           ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                          ; IGNORE_CASCADE        ;
+-------------------------------+------------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GEN_UART_TX:inst1|lpm_counter:cnt_115200 ;
+------------------------+-------------------+------------------------------------------+
; Parameter Name         ; Value             ; Type                                     ;
+------------------------+-------------------+------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                           ;
; LPM_WIDTH              ; 10                ; Untyped                                  ;
; LPM_DIRECTION          ; DEFAULT           ; Untyped                                  ;
; LPM_MODULUS            ; 0                 ; Untyped                                  ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                  ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                  ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                  ;
; DEVICE_FAMILY          ; MAX 10            ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                  ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                       ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                       ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                  ;
; LABWIDE_SCLR           ; ON                ; Untyped                                  ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                  ;
; CBXI_PARAMETER         ; cntr_8of          ; Untyped                                  ;
+------------------------+-------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GEN_UART_TX:inst1|lpm_shiftreg:shifter ;
+------------------------+--------------+---------------------------------------------+
; Parameter Name         ; Value        ; Type                                        ;
+------------------------+--------------+---------------------------------------------+
; LPM_WIDTH              ; 12           ; Untyped                                     ;
; LPM_DIRECTION          ; LEFT         ; Untyped                                     ;
; LPM_AVALUE             ; 010010110111 ; Unsigned Binary                             ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                     ;
; DEVICE_FAMILY          ; MAX 10       ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                              ;
+------------------------+--------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: led_blink:inst4|lpm_counter:cnt ;
+------------------------+-------------------+---------------------------------+
; Parameter Name         ; Value             ; Type                            ;
+------------------------+-------------------+---------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                  ;
; LPM_WIDTH              ; 23                ; Untyped                         ;
; LPM_DIRECTION          ; DEFAULT           ; Untyped                         ;
; LPM_MODULUS            ; 0                 ; Untyped                         ;
; LPM_AVALUE             ; UNUSED            ; Untyped                         ;
; LPM_SVALUE             ; UNUSED            ; Untyped                         ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                         ;
; DEVICE_FAMILY          ; MAX 10            ; Untyped                         ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                         ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH              ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK              ;
; CARRY_CNT_EN           ; SMART             ; Untyped                         ;
; LABWIDE_SCLR           ; ON                ; Untyped                         ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                         ;
; CBXI_PARAMETER         ; cntr_cof          ; Untyped                         ;
+------------------------+-------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: led_blink:inst4|lpm_counter:led_cnt ;
+------------------------+-------------------+-------------------------------------+
; Parameter Name         ; Value             ; Type                                ;
+------------------------+-------------------+-------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                      ;
; LPM_WIDTH              ; 5                 ; Untyped                             ;
; LPM_DIRECTION          ; DEFAULT           ; Untyped                             ;
; LPM_MODULUS            ; 0                 ; Untyped                             ;
; LPM_AVALUE             ; UNUSED            ; Untyped                             ;
; LPM_SVALUE             ; UNUSED            ; Untyped                             ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                             ;
; DEVICE_FAMILY          ; MAX 10            ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                             ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                  ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                  ;
; CARRY_CNT_EN           ; SMART             ; Untyped                             ;
; LABWIDE_SCLR           ; ON                ; Untyped                             ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                             ;
; CBXI_PARAMETER         ; cntr_91g          ; Untyped                             ;
+------------------------+-------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                      ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                             ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                     ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                         ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                   ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                 ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                 ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                 ; Signed Integer ;
; sld_data_bits                                   ; 34                                                                                                                                ; Untyped        ;
; sld_trigger_bits                                ; 34                                                                                                                                ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                             ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                             ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                 ; Untyped        ;
; sld_sample_depth                                ; 8192                                                                                                                              ; Untyped        ;
; sld_segment_size                                ; 8192                                                                                                                              ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                              ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                 ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                 ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                 ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                 ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                 ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                 ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                 ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                 ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                 ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                          ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                 ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                 ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                 ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                 ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                 ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                              ; String         ;
; sld_inversion_mask_length                       ; 129                                                                                                                               ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                 ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                         ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                 ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                 ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                               ; Untyped        ;
; sld_storage_qualifier_bits                      ; 34                                                                                                                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                 ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                               ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                 ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                             ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                 ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                 ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                 ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                            ;
+-------------------------------+-----------------------------------------+
; Name                          ; Value                                   ;
+-------------------------------+-----------------------------------------+
; Number of entity instances    ; 1                                       ;
; Entity Instance               ; PLL50TO200:inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                  ;
;     -- PLL_TYPE               ; AUTO                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                       ;
+-------------------------------+-----------------------------------------+


+---------------------------------------------------------------------+
; lpm_shiftreg Parameter Settings by Entity Instance                  ;
+----------------------------+----------------------------------------+
; Name                       ; Value                                  ;
+----------------------------+----------------------------------------+
; Number of entity instances ; 1                                      ;
; Entity Instance            ; GEN_UART_TX:inst1|lpm_shiftreg:shifter ;
;     -- LPM_WIDTH           ; 12                                     ;
;     -- LPM_DIRECTION       ; LEFT                                   ;
+----------------------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 34                  ; 34               ; 8192         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 48                          ;
; cycloneiii_ff         ; 183                         ;
;     CLR               ; 122                         ;
;     CLR SLD           ; 9                           ;
;     ENA               ; 7                           ;
;     ENA CLR           ; 12                          ;
;     plain             ; 33                          ;
; cycloneiii_lcell_comb ; 253                         ;
;     arith             ; 162                         ;
;         2 data inputs ; 72                          ;
;         3 data inputs ; 90                          ;
;     normal            ; 91                          ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 14                          ;
;         2 data inputs ; 24                          ;
;         3 data inputs ; 46                          ;
;         4 data inputs ; 4                           ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 3.80                        ;
; Average LUT depth     ; 2.55                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                   ;
+---------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------+---------+
; Name                      ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                         ; Details ;
+---------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------+---------+
; ANT_RX                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ANT_RX                                                                                    ; N/A     ;
; ANT_RX                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ANT_RX                                                                                    ; N/A     ;
; ANT_TX                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; radio_tx:inst2|Radio_P                                                                    ; N/A     ;
; ANT_TX                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; radio_tx:inst2|Radio_P                                                                    ; N/A     ;
; CLK200M                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PLL50TO200:inst|altpll:altpll_component|PLL50TO200_altpll:auto_generated|wire_pll1_clk[0] ; N/A     ;
; radio_rx:inst3|Re_sum1[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; radio_rx:inst3|Re_sum1[0]                                                                 ; N/A     ;
; radio_rx:inst3|Re_sum1[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; radio_rx:inst3|Re_sum1[0]                                                                 ; N/A     ;
; radio_rx:inst3|Re_sum1[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; radio_rx:inst3|Re_sum1[1]                                                                 ; N/A     ;
; radio_rx:inst3|Re_sum1[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; radio_rx:inst3|Re_sum1[1]                                                                 ; N/A     ;
; radio_rx:inst3|Re_sum1[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; radio_rx:inst3|Re_sum1[2]                                                                 ; N/A     ;
; radio_rx:inst3|Re_sum1[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; radio_rx:inst3|Re_sum1[2]                                                                 ; N/A     ;
; radio_rx:inst3|Re_sum1[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; radio_rx:inst3|Re_sum1[3]                                                                 ; N/A     ;
; radio_rx:inst3|Re_sum1[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; radio_rx:inst3|Re_sum1[3]                                                                 ; N/A     ;
; radio_rx:inst3|Re_sum1[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; radio_rx:inst3|Re_sum1[4]                                                                 ; N/A     ;
; radio_rx:inst3|Re_sum1[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; radio_rx:inst3|Re_sum1[4]                                                                 ; N/A     ;
; radio_rx:inst3|Re_sum1[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; radio_rx:inst3|Re_sum1[5]                                                                 ; N/A     ;
; radio_rx:inst3|Re_sum1[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; radio_rx:inst3|Re_sum1[5]                                                                 ; N/A     ;
; radio_rx:inst3|Re_sum1[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; radio_rx:inst3|Re_sum1[6]                                                                 ; N/A     ;
; radio_rx:inst3|Re_sum1[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; radio_rx:inst3|Re_sum1[6]                                                                 ; N/A     ;
; radio_rx:inst3|Re_sum1[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; radio_rx:inst3|Re_sum1[7]                                                                 ; N/A     ;
; radio_rx:inst3|Re_sum1[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; radio_rx:inst3|Re_sum1[7]                                                                 ; N/A     ;
; radio_rx:inst3|Re_sum1[8] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; radio_rx:inst3|Re_sum1[8]                                                                 ; N/A     ;
; radio_rx:inst3|Re_sum1[8] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; radio_rx:inst3|Re_sum1[8]                                                                 ; N/A     ;
; radio_rx:inst3|Re_sum1[9] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; radio_rx:inst3|Re_sum1[9]                                                                 ; N/A     ;
; radio_rx:inst3|Re_sum1[9] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; radio_rx:inst3|Re_sum1[9]                                                                 ; N/A     ;
; radio_rx:inst3|Re_sum2[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; radio_rx:inst3|Re_sum2[0]                                                                 ; N/A     ;
; radio_rx:inst3|Re_sum2[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; radio_rx:inst3|Re_sum2[0]                                                                 ; N/A     ;
; radio_rx:inst3|Re_sum2[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; radio_rx:inst3|Re_sum2[1]                                                                 ; N/A     ;
; radio_rx:inst3|Re_sum2[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; radio_rx:inst3|Re_sum2[1]                                                                 ; N/A     ;
; radio_rx:inst3|Re_sum2[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; radio_rx:inst3|Re_sum2[2]                                                                 ; N/A     ;
; radio_rx:inst3|Re_sum2[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; radio_rx:inst3|Re_sum2[2]                                                                 ; N/A     ;
; radio_rx:inst3|Re_sum2[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; radio_rx:inst3|Re_sum2[3]                                                                 ; N/A     ;
; radio_rx:inst3|Re_sum2[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; radio_rx:inst3|Re_sum2[3]                                                                 ; N/A     ;
; radio_rx:inst3|Re_sum2[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; radio_rx:inst3|Re_sum2[4]                                                                 ; N/A     ;
; radio_rx:inst3|Re_sum2[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; radio_rx:inst3|Re_sum2[4]                                                                 ; N/A     ;
; radio_rx:inst3|Re_sum2[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; radio_rx:inst3|Re_sum2[5]                                                                 ; N/A     ;
; radio_rx:inst3|Re_sum2[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; radio_rx:inst3|Re_sum2[5]                                                                 ; N/A     ;
; radio_rx:inst3|Re_sum2[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; radio_rx:inst3|Re_sum2[6]                                                                 ; N/A     ;
; radio_rx:inst3|Re_sum2[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; radio_rx:inst3|Re_sum2[6]                                                                 ; N/A     ;
; radio_rx:inst3|Re_sum2[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; radio_rx:inst3|Re_sum2[7]                                                                 ; N/A     ;
; radio_rx:inst3|Re_sum2[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; radio_rx:inst3|Re_sum2[7]                                                                 ; N/A     ;
; radio_rx:inst3|Re_sum2[8] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; radio_rx:inst3|Re_sum2[8]                                                                 ; N/A     ;
; radio_rx:inst3|Re_sum2[8] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; radio_rx:inst3|Re_sum2[8]                                                                 ; N/A     ;
; radio_rx:inst3|Re_sum2[9] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; radio_rx:inst3|Re_sum2[9]                                                                 ; N/A     ;
; radio_rx:inst3|Re_sum2[9] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; radio_rx:inst3|Re_sum2[9]                                                                 ; N/A     ;
; radio_rx:inst3|TX         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; radio_rx:inst3|TX~_wirecell                                                               ; N/A     ;
; radio_rx:inst3|TX         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; radio_rx:inst3|TX~_wirecell                                                               ; N/A     ;
; radio_rx:inst3|cnt[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; radio_rx:inst3|cnt[0]                                                                     ; N/A     ;
; radio_rx:inst3|cnt[0]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; radio_rx:inst3|cnt[0]                                                                     ; N/A     ;
; radio_rx:inst3|cnt[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; radio_rx:inst3|cnt[1]                                                                     ; N/A     ;
; radio_rx:inst3|cnt[1]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; radio_rx:inst3|cnt[1]                                                                     ; N/A     ;
; radio_rx:inst3|cnt[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; radio_rx:inst3|cnt[2]                                                                     ; N/A     ;
; radio_rx:inst3|cnt[2]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; radio_rx:inst3|cnt[2]                                                                     ; N/A     ;
; radio_rx:inst3|cnt[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; radio_rx:inst3|cnt[3]                                                                     ; N/A     ;
; radio_rx:inst3|cnt[3]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; radio_rx:inst3|cnt[3]                                                                     ; N/A     ;
; radio_rx:inst3|cnt[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; radio_rx:inst3|cnt[4]                                                                     ; N/A     ;
; radio_rx:inst3|cnt[4]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; radio_rx:inst3|cnt[4]                                                                     ; N/A     ;
; radio_rx:inst3|cnt[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; radio_rx:inst3|cnt[5]                                                                     ; N/A     ;
; radio_rx:inst3|cnt[5]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; radio_rx:inst3|cnt[5]                                                                     ; N/A     ;
; radio_rx:inst3|cnt[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; radio_rx:inst3|cnt[6]                                                                     ; N/A     ;
; radio_rx:inst3|cnt[6]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; radio_rx:inst3|cnt[6]                                                                     ; N/A     ;
; radio_rx:inst3|cnt[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; radio_rx:inst3|cnt[7]                                                                     ; N/A     ;
; radio_rx:inst3|cnt[7]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; radio_rx:inst3|cnt[7]                                                                     ; N/A     ;
; radio_rx:inst3|sin1[11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; radio_rx:inst3|sin1[11]                                                                   ; N/A     ;
; radio_rx:inst3|sin1[11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; radio_rx:inst3|sin1[11]                                                                   ; N/A     ;
; radio_rx:inst3|sin2[11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; radio_rx:inst3|sin2[11]                                                                   ; N/A     ;
; radio_rx:inst3|sin2[11]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; radio_rx:inst3|sin2[11]                                                                   ; N/A     ;
; radio_tx:inst2|RX         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GEN_UART_TX:inst1|lpm_shiftreg:shifter|dffs[11]                                           ; N/A     ;
; radio_tx:inst2|RX         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GEN_UART_TX:inst1|lpm_shiftreg:shifter|dffs[11]                                           ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                       ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                       ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                       ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                       ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                       ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                       ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                       ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                       ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                       ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                       ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                       ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                       ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                       ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                       ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                       ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                       ; N/A     ;
; auto_signaltap_0|gnd      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                       ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                       ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                       ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                       ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                       ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                       ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                       ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                       ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                       ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                       ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                       ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                       ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                       ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                       ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                       ; N/A     ;
; auto_signaltap_0|vcc      ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                       ; N/A     ;
+---------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Thu May  7 11:44:04 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MAX10_Modem -c MAX10_Modem
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file PLL50TO200.v
    Info (12023): Found entity 1: PLL50TO200 File: /home/nick/Quartus/MAX10_Modem/PLL50TO200.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file MAX10_Modem.bdf
    Info (12023): Found entity 1: MAX10_Modem
Info (12021): Found 1 design units, including 1 entities, in source file GEN_UART.tdf
    Info (12023): Found entity 1: GEN_UART_TX File: /home/nick/Quartus/MAX10_Modem/GEN_UART.tdf Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file led_blink.tdf
    Info (12023): Found entity 1: led_blink File: /home/nick/Quartus/MAX10_Modem/led_blink.tdf Line: 3
Info (12127): Elaborating entity "MAX10_Modem" for the top level hierarchy
Warning (275080): Converted elements in bus name "LED" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "LED[5..1]" to "LED5..1"
Warning (275009): Pin "UART_RX" not connected
Warning (12125): Using design file radio_rx.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: radio_rx-radio_rx File: /home/nick/Quartus/MAX10_Modem/radio_rx.vhd Line: 19
    Info (12023): Found entity 1: radio_rx File: /home/nick/Quartus/MAX10_Modem/radio_rx.vhd Line: 8
Info (12128): Elaborating entity "radio_rx" for hierarchy "radio_rx:inst3"
Info (12128): Elaborating entity "PLL50TO200" for hierarchy "PLL50TO200:inst"
Info (12128): Elaborating entity "altpll" for hierarchy "PLL50TO200:inst|altpll:altpll_component" File: /home/nick/Quartus/MAX10_Modem/PLL50TO200.v Line: 94
Info (12130): Elaborated megafunction instantiation "PLL50TO200:inst|altpll:altpll_component" File: /home/nick/Quartus/MAX10_Modem/PLL50TO200.v Line: 94
Info (12133): Instantiated megafunction "PLL50TO200:inst|altpll:altpll_component" with the following parameter: File: /home/nick/Quartus/MAX10_Modem/PLL50TO200.v Line: 94
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "4"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL50TO200"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/PLL50TO200_altpll.v
    Info (12023): Found entity 1: PLL50TO200_altpll File: /home/nick/Quartus/MAX10_Modem/db/PLL50TO200_altpll.v Line: 29
Info (12128): Elaborating entity "PLL50TO200_altpll" for hierarchy "PLL50TO200:inst|altpll:altpll_component|PLL50TO200_altpll:auto_generated" File: /home/nick/intelFPGA_lite/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Warning (12125): Using design file radio_tx.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: radio_tx-radio_tx File: /home/nick/Quartus/MAX10_Modem/radio_tx.vhd Line: 19
    Info (12023): Found entity 1: radio_tx File: /home/nick/Quartus/MAX10_Modem/radio_tx.vhd Line: 7
Info (12128): Elaborating entity "radio_tx" for hierarchy "radio_tx:inst2"
Info (12128): Elaborating entity "GEN_UART_TX" for hierarchy "GEN_UART_TX:inst1"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "GEN_UART_TX:inst1|lpm_counter:cnt_115200" File: /home/nick/Quartus/MAX10_Modem/GEN_UART.tdf Line: 6
Info (12130): Elaborated megafunction instantiation "GEN_UART_TX:inst1|lpm_counter:cnt_115200" File: /home/nick/Quartus/MAX10_Modem/GEN_UART.tdf Line: 6
Info (12133): Instantiated megafunction "GEN_UART_TX:inst1|lpm_counter:cnt_115200" with the following parameter: File: /home/nick/Quartus/MAX10_Modem/GEN_UART.tdf Line: 6
    Info (12134): Parameter "LPM_WIDTH" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_8of.tdf
    Info (12023): Found entity 1: cntr_8of File: /home/nick/Quartus/MAX10_Modem/db/cntr_8of.tdf Line: 25
Info (12128): Elaborating entity "cntr_8of" for hierarchy "GEN_UART_TX:inst1|lpm_counter:cnt_115200|cntr_8of:auto_generated" File: /home/nick/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_counter.tdf Line: 258
Info (12128): Elaborating entity "lpm_shiftreg" for hierarchy "GEN_UART_TX:inst1|lpm_shiftreg:shifter" File: /home/nick/Quartus/MAX10_Modem/GEN_UART.tdf Line: 7
Info (12130): Elaborated megafunction instantiation "GEN_UART_TX:inst1|lpm_shiftreg:shifter" File: /home/nick/Quartus/MAX10_Modem/GEN_UART.tdf Line: 7
Info (12133): Instantiated megafunction "GEN_UART_TX:inst1|lpm_shiftreg:shifter" with the following parameter: File: /home/nick/Quartus/MAX10_Modem/GEN_UART.tdf Line: 7
    Info (12134): Parameter "LPM_WIDTH" = "12"
    Info (12134): Parameter "LPM_AVALUE" = "010010110111"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "GEN_UART_TX:inst1|lpm_shiftreg:shifter|lpm_constant:ac" File: /home/nick/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf Line: 61
Info (12131): Elaborated megafunction instantiation "GEN_UART_TX:inst1|lpm_shiftreg:shifter|lpm_constant:ac", which is child of megafunction instantiation "GEN_UART_TX:inst1|lpm_shiftreg:shifter" File: /home/nick/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf Line: 61
Info (12128): Elaborating entity "led_blink" for hierarchy "led_blink:inst4"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "led_blink:inst4|lpm_counter:cnt" File: /home/nick/Quartus/MAX10_Modem/led_blink.tdf Line: 5
Info (12130): Elaborated megafunction instantiation "led_blink:inst4|lpm_counter:cnt" File: /home/nick/Quartus/MAX10_Modem/led_blink.tdf Line: 5
Info (12133): Instantiated megafunction "led_blink:inst4|lpm_counter:cnt" with the following parameter: File: /home/nick/Quartus/MAX10_Modem/led_blink.tdf Line: 5
    Info (12134): Parameter "LPM_WIDTH" = "23"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cof.tdf
    Info (12023): Found entity 1: cntr_cof File: /home/nick/Quartus/MAX10_Modem/db/cntr_cof.tdf Line: 25
Info (12128): Elaborating entity "cntr_cof" for hierarchy "led_blink:inst4|lpm_counter:cnt|cntr_cof:auto_generated" File: /home/nick/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_counter.tdf Line: 258
Info (12128): Elaborating entity "lpm_counter" for hierarchy "led_blink:inst4|lpm_counter:led_cnt" File: /home/nick/Quartus/MAX10_Modem/led_blink.tdf Line: 6
Info (12130): Elaborated megafunction instantiation "led_blink:inst4|lpm_counter:led_cnt" File: /home/nick/Quartus/MAX10_Modem/led_blink.tdf Line: 6
Info (12133): Instantiated megafunction "led_blink:inst4|lpm_counter:led_cnt" with the following parameter: File: /home/nick/Quartus/MAX10_Modem/led_blink.tdf Line: 6
    Info (12134): Parameter "LPM_WIDTH" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_91g.tdf
    Info (12023): Found entity 1: cntr_91g File: /home/nick/Quartus/MAX10_Modem/db/cntr_91g.tdf Line: 25
Info (12128): Elaborating entity "cntr_91g" for hierarchy "led_blink:inst4|lpm_counter:led_cnt|cntr_91g:auto_generated" File: /home/nick/intelFPGA_lite/18.0/quartus/libraries/megafunctions/lpm_counter.tdf Line: 258
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6m14.tdf
    Info (12023): Found entity 1: altsyncram_6m14 File: /home/nick/Quartus/MAX10_Modem/db/altsyncram_6m14.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_l7c.tdf
    Info (12023): Found entity 1: mux_l7c File: /home/nick/Quartus/MAX10_Modem/db/mux_l7c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3af.tdf
    Info (12023): Found entity 1: decode_3af File: /home/nick/Quartus/MAX10_Modem/db/decode_3af.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7rh.tdf
    Info (12023): Found entity 1: cntr_7rh File: /home/nick/Quartus/MAX10_Modem/db/cntr_7rh.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_irb.tdf
    Info (12023): Found entity 1: cmpr_irb File: /home/nick/Quartus/MAX10_Modem/db/cmpr_irb.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_eki.tdf
    Info (12023): Found entity 1: cntr_eki File: /home/nick/Quartus/MAX10_Modem/db/cntr_eki.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_8rh.tdf
    Info (12023): Found entity 1: cntr_8rh File: /home/nick/Quartus/MAX10_Modem/db/cntr_8rh.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf
    Info (12023): Found entity 1: cmpr_hrb File: /home/nick/Quartus/MAX10_Modem/db/cmpr_hrb.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf
    Info (12023): Found entity 1: cntr_odi File: /home/nick/Quartus/MAX10_Modem/db/cntr_odi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf
    Info (12023): Found entity 1: cmpr_drb File: /home/nick/Quartus/MAX10_Modem/db/cmpr_drb.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.05.07.12:44:22 Progress: Loading sld72b9f609/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld72b9f609/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/nick/Quartus/MAX10_Modem/db/ip/sld72b9f609/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld72b9f609/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/nick/Quartus/MAX10_Modem/db/ip/sld72b9f609/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld72b9f609/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/nick/Quartus/MAX10_Modem/db/ip/sld72b9f609/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld72b9f609/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/nick/Quartus/MAX10_Modem/db/ip/sld72b9f609/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld72b9f609/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/nick/Quartus/MAX10_Modem/db/ip/sld72b9f609/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/nick/Quartus/MAX10_Modem/db/ip/sld72b9f609/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld72b9f609/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/nick/Quartus/MAX10_Modem/db/ip/sld72b9f609/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (13000): Registers with preset signals will power-up high File: /home/nick/Quartus/MAX10_Modem/radio_rx.vhd Line: 13
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register radio_rx:inst3|Re_sum1[4] will power up to Low File: /home/nick/Quartus/MAX10_Modem/radio_rx.vhd Line: 43
    Critical Warning (18010): Register radio_rx:inst3|Re_sum1[5] will power up to Low File: /home/nick/Quartus/MAX10_Modem/radio_rx.vhd Line: 43
    Critical Warning (18010): Register radio_rx:inst3|Re_sum1[6] will power up to Low File: /home/nick/Quartus/MAX10_Modem/radio_rx.vhd Line: 43
    Critical Warning (18010): Register radio_rx:inst3|Re_sum1[9] will power up to Low File: /home/nick/Quartus/MAX10_Modem/radio_rx.vhd Line: 43
    Critical Warning (18010): Register radio_rx:inst3|Re_sum2[4] will power up to Low File: /home/nick/Quartus/MAX10_Modem/radio_rx.vhd Line: 43
    Critical Warning (18010): Register radio_rx:inst3|Re_sum2[5] will power up to Low File: /home/nick/Quartus/MAX10_Modem/radio_rx.vhd Line: 43
    Critical Warning (18010): Register radio_rx:inst3|Re_sum2[6] will power up to Low File: /home/nick/Quartus/MAX10_Modem/radio_rx.vhd Line: 43
    Critical Warning (18010): Register radio_rx:inst3|Re_sum2[9] will power up to Low File: /home/nick/Quartus/MAX10_Modem/radio_rx.vhd Line: 43
    Critical Warning (18010): Register radio_rx:inst3|Im_sum2[9] will power up to Low File: /home/nick/Quartus/MAX10_Modem/radio_rx.vhd Line: 43
    Critical Warning (18010): Register radio_rx:inst3|Im_sum2[6] will power up to Low File: /home/nick/Quartus/MAX10_Modem/radio_rx.vhd Line: 43
    Critical Warning (18010): Register radio_rx:inst3|Im_sum2[5] will power up to Low File: /home/nick/Quartus/MAX10_Modem/radio_rx.vhd Line: 43
    Critical Warning (18010): Register radio_rx:inst3|Im_sum2[4] will power up to Low File: /home/nick/Quartus/MAX10_Modem/radio_rx.vhd Line: 43
    Critical Warning (18010): Register radio_rx:inst3|Im_sum1[9] will power up to Low File: /home/nick/Quartus/MAX10_Modem/radio_rx.vhd Line: 43
    Critical Warning (18010): Register radio_rx:inst3|Im_sum1[6] will power up to Low File: /home/nick/Quartus/MAX10_Modem/radio_rx.vhd Line: 43
    Critical Warning (18010): Register radio_rx:inst3|Im_sum1[5] will power up to Low File: /home/nick/Quartus/MAX10_Modem/radio_rx.vhd Line: 43
    Critical Warning (18010): Register radio_rx:inst3|Im_sum1[4] will power up to Low File: /home/nick/Quartus/MAX10_Modem/radio_rx.vhd Line: 43
Info (128000): Starting physical synthesis optimizations for speed
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 2 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000       CLK50M
    Info (332111):    5.000 inst|altpll_component|auto_generated|pll1|clk[0]
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 2357 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:01
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 101 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "UART_RX"
Info (21057): Implemented 1461 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 14 output pins
    Info (21061): Implemented 1405 logic cells
    Info (21064): Implemented 34 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 1117 megabytes
    Info: Processing ended: Thu May  7 11:44:35 2020
    Info: Elapsed time: 00:00:31
    Info: Total CPU time (on all processors): 00:00:57


