INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DEEKSHITH/Desktop/Study/5th Sem/VHDL/Lab/jkf/jkf.srcs/sources_1/new/jkf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jkf
WARNING: [VRFC 10-1315] redeclaration of ansi port q is not allowed [C:/Users/DEEKSHITH/Desktop/Study/5th Sem/VHDL/Lab/jkf/jkf.srcs/sources_1/new/jkf.v:33]
WARNING: [VRFC 10-1315] redeclaration of ansi port qb is not allowed [C:/Users/DEEKSHITH/Desktop/Study/5th Sem/VHDL/Lab/jkf/jkf.srcs/sources_1/new/jkf.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DEEKSHITH/Desktop/Study/5th Sem/VHDL/Lab/jkf/jkf.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
