
*** Running vivado
    with args -log moore_detect.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source moore_detect.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source moore_detect.tcl -notrace
Command: synth_design -top moore_detect -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12484 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 408.930 ; gain = 96.703
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'moore_detect' [D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/moore_detect_state_machine.srcs/sources_1/new/moore_detect.v:23]
	Parameter s1 bound to: 3'b000 
	Parameter s2 bound to: 3'b001 
	Parameter s3 bound to: 3'b010 
	Parameter s4 bound to: 3'b011 
	Parameter s5 bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/moore_detect_state_machine.srcs/sources_1/new/moore_detect.v:40]
WARNING: [Synth 8-5788] Register state_reg in module moore_detect is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/moore_detect_state_machine.srcs/sources_1/new/moore_detect.v:36]
INFO: [Synth 8-6155] done synthesizing module 'moore_detect' (1#1) [D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/moore_detect_state_machine.srcs/sources_1/new/moore_detect.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 463.313 ; gain = 151.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 463.313 ; gain = 151.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 463.313 ; gain = 151.086
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "sm_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/moore_detect_state_machine.srcs/sources_1/new/moore_detect.v:43]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 463.313 ; gain = 151.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module moore_detect 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'state_reg[2]' (FDE) to 'state_reg[0]'
INFO: [Synth 8-3886] merging instance 'state_reg[0]' (FDE) to 'state_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\state_reg[1] )
WARNING: [Synth 8-3332] Sequential element (next_state_reg[2]) is unused and will be removed from module moore_detect.
WARNING: [Synth 8-3332] Sequential element (next_state_reg[1]) is unused and will be removed from module moore_detect.
WARNING: [Synth 8-3332] Sequential element (next_state_reg[0]) is unused and will be removed from module moore_detect.
WARNING: [Synth 8-3332] Sequential element (next_state_reg[2]__0) is unused and will be removed from module moore_detect.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'next_state_reg[2]__0/Q' [D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/moore_detect_state_machine.srcs/sources_1/new/moore_detect.v:34]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/moore_detect_state_machine.srcs/sources_1/new/moore_detect.v:34]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/moore_detect_state_machine.srcs/sources_1/new/moore_detect.v:34]
WARNING: [Synth 8-3332] Sequential element (next_state_reg[1]__0) is unused and will be removed from module moore_detect.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'next_state_reg[1]__0/Q' [D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/moore_detect_state_machine.srcs/sources_1/new/moore_detect.v:34]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/moore_detect_state_machine.srcs/sources_1/new/moore_detect.v:34]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/moore_detect_state_machine.srcs/sources_1/new/moore_detect.v:34]
WARNING: [Synth 8-3332] Sequential element (next_state_reg[0]__0) is unused and will be removed from module moore_detect.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'next_state_reg[0]__0/Q' [D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/moore_detect_state_machine.srcs/sources_1/new/moore_detect.v:34]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/moore_detect_state_machine.srcs/sources_1/new/moore_detect.v:34]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/moore_detect_state_machine.srcs/sources_1/new/moore_detect.v:34]
WARNING: [Synth 8-3332] Sequential element (state_reg[1]) is unused and will be removed from module moore_detect.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 585.727 ; gain = 273.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 585.727 ; gain = 273.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 585.727 ; gain = 273.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 585.727 ; gain = 273.500
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 585.727 ; gain = 273.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 585.727 ; gain = 273.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 585.727 ; gain = 273.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 585.727 ; gain = 273.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 585.727 ; gain = 273.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     1|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 585.727 ; gain = 273.500
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 9 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 585.727 ; gain = 273.500
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 585.727 ; gain = 273.500
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 9 Warnings, 9 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 696.098 ; gain = 396.508
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/BELGELER/PROJERLER/VVADO/VERLOG/moore_detect_state_machine/moore_detect_state_machine.runs/synth_1/moore_detect.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file moore_detect_utilization_synth.rpt -pb moore_detect_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 696.098 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jan 18 14:17:18 2021...
