Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Mar 19 19:48:38 2023
| Host         : Abs-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopLevel_timing_summary_routed.rpt -pb TopLevel_timing_summary_routed.pb -rpx TopLevel_timing_summary_routed.rpx -warn_on_violation
| Design       : TopLevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     30.431        0.000                      0                  506        0.163        0.000                      0                  506        3.000        0.000                       0                   253  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       30.431        0.000                      0                  506        0.163        0.000                      0                  506       19.500        0.000                       0                   249  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       30.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.431ns  (required time - arrival time)
  Source:                 Horizontal/count2/Q0_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timeCounter/count1/Q1_FF/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.974ns  (logic 1.919ns (21.383%)  route 7.055ns (78.617%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=247, routed)         1.564    -0.948    Horizontal/count2/clk_out
    SLICE_X10Y13         FDRE                                         r  Horizontal/count2/Q0_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  Horizontal/count2/Q0_FF/Q
                         net (fo=59, routed)          2.350     1.920    Horizontal/count2/Q0_FF_0
    SLICE_X8Y19          LUT2 (Prop_lut2_I1_O)        0.124     2.044 r  Horizontal/count2/Q0_FF_i_89/O
                         net (fo=2, routed)           1.026     3.071    Horizontal/count2/Q0_FF_i_89_n_0
    SLICE_X8Y14          LUT6 (Prop_lut6_I2_O)        0.124     3.195 r  Horizontal/count2/Q0_FF_i_66/O
                         net (fo=1, routed)           0.633     3.827    Horizontal/count1/Q0_FF_i_11__1[0]
    SLICE_X9Y14          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.212 r  Horizontal/count1/Q0_FF_i_25__0/CO[3]
                         net (fo=1, routed)           0.000     4.212    Horizontal/count3/Q0_FF_i_6__1[0]
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.483 r  Horizontal/count3/Q0_FF_i_11__1/CO[0]
                         net (fo=3, routed)           1.271     5.755    shipVmove/count3/QFF[5]_0[0]
    SLICE_X7Y22          LUT6 (Prop_lut6_I3_O)        0.373     6.128 r  shipVmove/count3/Q0_FF_i_6__1/O
                         net (fo=2, routed)           0.875     7.002    shipVmove/count3/resetTimer3__0
    SLICE_X4Y24          LUT6 (Prop_lut6_I5_O)        0.124     7.126 r  shipVmove/count3/Q0_FF_i_1__29/O
                         net (fo=10, routed)          0.900     8.027    timeCounter/count1/resetTimer
    SLICE_X2Y30          FDRE                                         r  timeCounter/count1/Q1_FF/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=247, routed)         1.508    38.513    timeCounter/count1/clk
    SLICE_X2Y30          FDRE                                         r  timeCounter/count1/Q1_FF/C
                         clock pessimism              0.564    39.076    
                         clock uncertainty           -0.094    38.982    
    SLICE_X2Y30          FDRE (Setup_fdre_C_R)       -0.524    38.458    timeCounter/count1/Q1_FF
  -------------------------------------------------------------------
                         required time                         38.458    
                         arrival time                          -8.027    
  -------------------------------------------------------------------
                         slack                                 30.431    

Slack (MET) :             30.431ns  (required time - arrival time)
  Source:                 Horizontal/count2/Q0_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timeCounter/count1/Q2_FF/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.974ns  (logic 1.919ns (21.383%)  route 7.055ns (78.617%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=247, routed)         1.564    -0.948    Horizontal/count2/clk_out
    SLICE_X10Y13         FDRE                                         r  Horizontal/count2/Q0_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  Horizontal/count2/Q0_FF/Q
                         net (fo=59, routed)          2.350     1.920    Horizontal/count2/Q0_FF_0
    SLICE_X8Y19          LUT2 (Prop_lut2_I1_O)        0.124     2.044 r  Horizontal/count2/Q0_FF_i_89/O
                         net (fo=2, routed)           1.026     3.071    Horizontal/count2/Q0_FF_i_89_n_0
    SLICE_X8Y14          LUT6 (Prop_lut6_I2_O)        0.124     3.195 r  Horizontal/count2/Q0_FF_i_66/O
                         net (fo=1, routed)           0.633     3.827    Horizontal/count1/Q0_FF_i_11__1[0]
    SLICE_X9Y14          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.212 r  Horizontal/count1/Q0_FF_i_25__0/CO[3]
                         net (fo=1, routed)           0.000     4.212    Horizontal/count3/Q0_FF_i_6__1[0]
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.483 r  Horizontal/count3/Q0_FF_i_11__1/CO[0]
                         net (fo=3, routed)           1.271     5.755    shipVmove/count3/QFF[5]_0[0]
    SLICE_X7Y22          LUT6 (Prop_lut6_I3_O)        0.373     6.128 r  shipVmove/count3/Q0_FF_i_6__1/O
                         net (fo=2, routed)           0.875     7.002    shipVmove/count3/resetTimer3__0
    SLICE_X4Y24          LUT6 (Prop_lut6_I5_O)        0.124     7.126 r  shipVmove/count3/Q0_FF_i_1__29/O
                         net (fo=10, routed)          0.900     8.027    timeCounter/count1/resetTimer
    SLICE_X2Y30          FDRE                                         r  timeCounter/count1/Q2_FF/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=247, routed)         1.508    38.513    timeCounter/count1/clk
    SLICE_X2Y30          FDRE                                         r  timeCounter/count1/Q2_FF/C
                         clock pessimism              0.564    39.076    
                         clock uncertainty           -0.094    38.982    
    SLICE_X2Y30          FDRE (Setup_fdre_C_R)       -0.524    38.458    timeCounter/count1/Q2_FF
  -------------------------------------------------------------------
                         required time                         38.458    
                         arrival time                          -8.027    
  -------------------------------------------------------------------
                         slack                                 30.431    

Slack (MET) :             30.431ns  (required time - arrival time)
  Source:                 Horizontal/count2/Q0_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timeCounter/count1/Q3_FF/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.974ns  (logic 1.919ns (21.383%)  route 7.055ns (78.617%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=247, routed)         1.564    -0.948    Horizontal/count2/clk_out
    SLICE_X10Y13         FDRE                                         r  Horizontal/count2/Q0_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  Horizontal/count2/Q0_FF/Q
                         net (fo=59, routed)          2.350     1.920    Horizontal/count2/Q0_FF_0
    SLICE_X8Y19          LUT2 (Prop_lut2_I1_O)        0.124     2.044 r  Horizontal/count2/Q0_FF_i_89/O
                         net (fo=2, routed)           1.026     3.071    Horizontal/count2/Q0_FF_i_89_n_0
    SLICE_X8Y14          LUT6 (Prop_lut6_I2_O)        0.124     3.195 r  Horizontal/count2/Q0_FF_i_66/O
                         net (fo=1, routed)           0.633     3.827    Horizontal/count1/Q0_FF_i_11__1[0]
    SLICE_X9Y14          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.212 r  Horizontal/count1/Q0_FF_i_25__0/CO[3]
                         net (fo=1, routed)           0.000     4.212    Horizontal/count3/Q0_FF_i_6__1[0]
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.483 r  Horizontal/count3/Q0_FF_i_11__1/CO[0]
                         net (fo=3, routed)           1.271     5.755    shipVmove/count3/QFF[5]_0[0]
    SLICE_X7Y22          LUT6 (Prop_lut6_I3_O)        0.373     6.128 r  shipVmove/count3/Q0_FF_i_6__1/O
                         net (fo=2, routed)           0.875     7.002    shipVmove/count3/resetTimer3__0
    SLICE_X4Y24          LUT6 (Prop_lut6_I5_O)        0.124     7.126 r  shipVmove/count3/Q0_FF_i_1__29/O
                         net (fo=10, routed)          0.900     8.027    timeCounter/count1/resetTimer
    SLICE_X2Y30          FDRE                                         r  timeCounter/count1/Q3_FF/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=247, routed)         1.508    38.513    timeCounter/count1/clk
    SLICE_X2Y30          FDRE                                         r  timeCounter/count1/Q3_FF/C
                         clock pessimism              0.564    39.076    
                         clock uncertainty           -0.094    38.982    
    SLICE_X2Y30          FDRE (Setup_fdre_C_R)       -0.524    38.458    timeCounter/count1/Q3_FF
  -------------------------------------------------------------------
                         required time                         38.458    
                         arrival time                          -8.027    
  -------------------------------------------------------------------
                         slack                                 30.431    

Slack (MET) :             30.566ns  (required time - arrival time)
  Source:                 Horizontal/count2/Q0_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timeCounter/count2/Q1_FF/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.839ns  (logic 1.919ns (21.712%)  route 6.920ns (78.288%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=247, routed)         1.564    -0.948    Horizontal/count2/clk_out
    SLICE_X10Y13         FDRE                                         r  Horizontal/count2/Q0_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  Horizontal/count2/Q0_FF/Q
                         net (fo=59, routed)          2.350     1.920    Horizontal/count2/Q0_FF_0
    SLICE_X8Y19          LUT2 (Prop_lut2_I1_O)        0.124     2.044 r  Horizontal/count2/Q0_FF_i_89/O
                         net (fo=2, routed)           1.026     3.071    Horizontal/count2/Q0_FF_i_89_n_0
    SLICE_X8Y14          LUT6 (Prop_lut6_I2_O)        0.124     3.195 r  Horizontal/count2/Q0_FF_i_66/O
                         net (fo=1, routed)           0.633     3.827    Horizontal/count1/Q0_FF_i_11__1[0]
    SLICE_X9Y14          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.212 r  Horizontal/count1/Q0_FF_i_25__0/CO[3]
                         net (fo=1, routed)           0.000     4.212    Horizontal/count3/Q0_FF_i_6__1[0]
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.483 r  Horizontal/count3/Q0_FF_i_11__1/CO[0]
                         net (fo=3, routed)           1.271     5.755    shipVmove/count3/QFF[5]_0[0]
    SLICE_X7Y22          LUT6 (Prop_lut6_I3_O)        0.373     6.128 r  shipVmove/count3/Q0_FF_i_6__1/O
                         net (fo=2, routed)           0.875     7.002    shipVmove/count3/resetTimer3__0
    SLICE_X4Y24          LUT6 (Prop_lut6_I5_O)        0.124     7.126 r  shipVmove/count3/Q0_FF_i_1__29/O
                         net (fo=10, routed)          0.765     7.891    timeCounter/count2/resetTimer
    SLICE_X2Y28          FDRE                                         r  timeCounter/count2/Q1_FF/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=247, routed)         1.507    38.512    timeCounter/count2/clk
    SLICE_X2Y28          FDRE                                         r  timeCounter/count2/Q1_FF/C
                         clock pessimism              0.564    39.075    
                         clock uncertainty           -0.094    38.981    
    SLICE_X2Y28          FDRE (Setup_fdre_C_R)       -0.524    38.457    timeCounter/count2/Q1_FF
  -------------------------------------------------------------------
                         required time                         38.457    
                         arrival time                          -7.891    
  -------------------------------------------------------------------
                         slack                                 30.566    

Slack (MET) :             30.566ns  (required time - arrival time)
  Source:                 Horizontal/count2/Q0_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timeCounter/count2/Q2_FF/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.839ns  (logic 1.919ns (21.712%)  route 6.920ns (78.288%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=247, routed)         1.564    -0.948    Horizontal/count2/clk_out
    SLICE_X10Y13         FDRE                                         r  Horizontal/count2/Q0_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  Horizontal/count2/Q0_FF/Q
                         net (fo=59, routed)          2.350     1.920    Horizontal/count2/Q0_FF_0
    SLICE_X8Y19          LUT2 (Prop_lut2_I1_O)        0.124     2.044 r  Horizontal/count2/Q0_FF_i_89/O
                         net (fo=2, routed)           1.026     3.071    Horizontal/count2/Q0_FF_i_89_n_0
    SLICE_X8Y14          LUT6 (Prop_lut6_I2_O)        0.124     3.195 r  Horizontal/count2/Q0_FF_i_66/O
                         net (fo=1, routed)           0.633     3.827    Horizontal/count1/Q0_FF_i_11__1[0]
    SLICE_X9Y14          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.212 r  Horizontal/count1/Q0_FF_i_25__0/CO[3]
                         net (fo=1, routed)           0.000     4.212    Horizontal/count3/Q0_FF_i_6__1[0]
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.483 r  Horizontal/count3/Q0_FF_i_11__1/CO[0]
                         net (fo=3, routed)           1.271     5.755    shipVmove/count3/QFF[5]_0[0]
    SLICE_X7Y22          LUT6 (Prop_lut6_I3_O)        0.373     6.128 r  shipVmove/count3/Q0_FF_i_6__1/O
                         net (fo=2, routed)           0.875     7.002    shipVmove/count3/resetTimer3__0
    SLICE_X4Y24          LUT6 (Prop_lut6_I5_O)        0.124     7.126 r  shipVmove/count3/Q0_FF_i_1__29/O
                         net (fo=10, routed)          0.765     7.891    timeCounter/count2/resetTimer
    SLICE_X2Y28          FDRE                                         r  timeCounter/count2/Q2_FF/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=247, routed)         1.507    38.512    timeCounter/count2/clk
    SLICE_X2Y28          FDRE                                         r  timeCounter/count2/Q2_FF/C
                         clock pessimism              0.564    39.075    
                         clock uncertainty           -0.094    38.981    
    SLICE_X2Y28          FDRE (Setup_fdre_C_R)       -0.524    38.457    timeCounter/count2/Q2_FF
  -------------------------------------------------------------------
                         required time                         38.457    
                         arrival time                          -7.891    
  -------------------------------------------------------------------
                         slack                                 30.566    

Slack (MET) :             30.566ns  (required time - arrival time)
  Source:                 Horizontal/count2/Q0_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timeCounter/count2/Q3_FF/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.839ns  (logic 1.919ns (21.712%)  route 6.920ns (78.288%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=247, routed)         1.564    -0.948    Horizontal/count2/clk_out
    SLICE_X10Y13         FDRE                                         r  Horizontal/count2/Q0_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  Horizontal/count2/Q0_FF/Q
                         net (fo=59, routed)          2.350     1.920    Horizontal/count2/Q0_FF_0
    SLICE_X8Y19          LUT2 (Prop_lut2_I1_O)        0.124     2.044 r  Horizontal/count2/Q0_FF_i_89/O
                         net (fo=2, routed)           1.026     3.071    Horizontal/count2/Q0_FF_i_89_n_0
    SLICE_X8Y14          LUT6 (Prop_lut6_I2_O)        0.124     3.195 r  Horizontal/count2/Q0_FF_i_66/O
                         net (fo=1, routed)           0.633     3.827    Horizontal/count1/Q0_FF_i_11__1[0]
    SLICE_X9Y14          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.212 r  Horizontal/count1/Q0_FF_i_25__0/CO[3]
                         net (fo=1, routed)           0.000     4.212    Horizontal/count3/Q0_FF_i_6__1[0]
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.483 r  Horizontal/count3/Q0_FF_i_11__1/CO[0]
                         net (fo=3, routed)           1.271     5.755    shipVmove/count3/QFF[5]_0[0]
    SLICE_X7Y22          LUT6 (Prop_lut6_I3_O)        0.373     6.128 r  shipVmove/count3/Q0_FF_i_6__1/O
                         net (fo=2, routed)           0.875     7.002    shipVmove/count3/resetTimer3__0
    SLICE_X4Y24          LUT6 (Prop_lut6_I5_O)        0.124     7.126 r  shipVmove/count3/Q0_FF_i_1__29/O
                         net (fo=10, routed)          0.765     7.891    timeCounter/count2/resetTimer
    SLICE_X2Y28          FDRE                                         r  timeCounter/count2/Q3_FF/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=247, routed)         1.507    38.512    timeCounter/count2/clk
    SLICE_X2Y28          FDRE                                         r  timeCounter/count2/Q3_FF/C
                         clock pessimism              0.564    39.075    
                         clock uncertainty           -0.094    38.981    
    SLICE_X2Y28          FDRE (Setup_fdre_C_R)       -0.524    38.457    timeCounter/count2/Q3_FF
  -------------------------------------------------------------------
                         required time                         38.457    
                         arrival time                          -7.891    
  -------------------------------------------------------------------
                         slack                                 30.566    

Slack (MET) :             30.661ns  (required time - arrival time)
  Source:                 Horizontal/count2/Q0_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timeCounter/count3/Q0_FF/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.839ns  (logic 1.919ns (21.712%)  route 6.920ns (78.288%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=247, routed)         1.564    -0.948    Horizontal/count2/clk_out
    SLICE_X10Y13         FDRE                                         r  Horizontal/count2/Q0_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  Horizontal/count2/Q0_FF/Q
                         net (fo=59, routed)          2.350     1.920    Horizontal/count2/Q0_FF_0
    SLICE_X8Y19          LUT2 (Prop_lut2_I1_O)        0.124     2.044 r  Horizontal/count2/Q0_FF_i_89/O
                         net (fo=2, routed)           1.026     3.071    Horizontal/count2/Q0_FF_i_89_n_0
    SLICE_X8Y14          LUT6 (Prop_lut6_I2_O)        0.124     3.195 r  Horizontal/count2/Q0_FF_i_66/O
                         net (fo=1, routed)           0.633     3.827    Horizontal/count1/Q0_FF_i_11__1[0]
    SLICE_X9Y14          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.212 r  Horizontal/count1/Q0_FF_i_25__0/CO[3]
                         net (fo=1, routed)           0.000     4.212    Horizontal/count3/Q0_FF_i_6__1[0]
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.483 r  Horizontal/count3/Q0_FF_i_11__1/CO[0]
                         net (fo=3, routed)           1.271     5.755    shipVmove/count3/QFF[5]_0[0]
    SLICE_X7Y22          LUT6 (Prop_lut6_I3_O)        0.373     6.128 r  shipVmove/count3/Q0_FF_i_6__1/O
                         net (fo=2, routed)           0.875     7.002    shipVmove/count3/resetTimer3__0
    SLICE_X4Y24          LUT6 (Prop_lut6_I5_O)        0.124     7.126 r  shipVmove/count3/Q0_FF_i_1__29/O
                         net (fo=10, routed)          0.765     7.891    timeCounter/count3/resetTimer
    SLICE_X3Y28          FDRE                                         r  timeCounter/count3/Q0_FF/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=247, routed)         1.507    38.512    timeCounter/count3/clk
    SLICE_X3Y28          FDRE                                         r  timeCounter/count3/Q0_FF/C
                         clock pessimism              0.564    39.075    
                         clock uncertainty           -0.094    38.981    
    SLICE_X3Y28          FDRE (Setup_fdre_C_R)       -0.429    38.552    timeCounter/count3/Q0_FF
  -------------------------------------------------------------------
                         required time                         38.552    
                         arrival time                          -7.891    
  -------------------------------------------------------------------
                         slack                                 30.661    

Slack (MET) :             30.661ns  (required time - arrival time)
  Source:                 Horizontal/count2/Q0_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timeCounter/count3/Q1_FF/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.839ns  (logic 1.919ns (21.712%)  route 6.920ns (78.288%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=247, routed)         1.564    -0.948    Horizontal/count2/clk_out
    SLICE_X10Y13         FDRE                                         r  Horizontal/count2/Q0_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  Horizontal/count2/Q0_FF/Q
                         net (fo=59, routed)          2.350     1.920    Horizontal/count2/Q0_FF_0
    SLICE_X8Y19          LUT2 (Prop_lut2_I1_O)        0.124     2.044 r  Horizontal/count2/Q0_FF_i_89/O
                         net (fo=2, routed)           1.026     3.071    Horizontal/count2/Q0_FF_i_89_n_0
    SLICE_X8Y14          LUT6 (Prop_lut6_I2_O)        0.124     3.195 r  Horizontal/count2/Q0_FF_i_66/O
                         net (fo=1, routed)           0.633     3.827    Horizontal/count1/Q0_FF_i_11__1[0]
    SLICE_X9Y14          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.212 r  Horizontal/count1/Q0_FF_i_25__0/CO[3]
                         net (fo=1, routed)           0.000     4.212    Horizontal/count3/Q0_FF_i_6__1[0]
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.483 r  Horizontal/count3/Q0_FF_i_11__1/CO[0]
                         net (fo=3, routed)           1.271     5.755    shipVmove/count3/QFF[5]_0[0]
    SLICE_X7Y22          LUT6 (Prop_lut6_I3_O)        0.373     6.128 r  shipVmove/count3/Q0_FF_i_6__1/O
                         net (fo=2, routed)           0.875     7.002    shipVmove/count3/resetTimer3__0
    SLICE_X4Y24          LUT6 (Prop_lut6_I5_O)        0.124     7.126 r  shipVmove/count3/Q0_FF_i_1__29/O
                         net (fo=10, routed)          0.765     7.891    timeCounter/count3/resetTimer
    SLICE_X3Y28          FDRE                                         r  timeCounter/count3/Q1_FF/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=247, routed)         1.507    38.512    timeCounter/count3/clk
    SLICE_X3Y28          FDRE                                         r  timeCounter/count3/Q1_FF/C
                         clock pessimism              0.564    39.075    
                         clock uncertainty           -0.094    38.981    
    SLICE_X3Y28          FDRE (Setup_fdre_C_R)       -0.429    38.552    timeCounter/count3/Q1_FF
  -------------------------------------------------------------------
                         required time                         38.552    
                         arrival time                          -7.891    
  -------------------------------------------------------------------
                         slack                                 30.661    

Slack (MET) :             30.680ns  (required time - arrival time)
  Source:                 Horizontal/count2/Q0_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timeCounter/count1/Q0_FF/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.725ns  (logic 1.919ns (21.995%)  route 6.806ns (78.005%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=247, routed)         1.564    -0.948    Horizontal/count2/clk_out
    SLICE_X10Y13         FDRE                                         r  Horizontal/count2/Q0_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  Horizontal/count2/Q0_FF/Q
                         net (fo=59, routed)          2.350     1.920    Horizontal/count2/Q0_FF_0
    SLICE_X8Y19          LUT2 (Prop_lut2_I1_O)        0.124     2.044 r  Horizontal/count2/Q0_FF_i_89/O
                         net (fo=2, routed)           1.026     3.071    Horizontal/count2/Q0_FF_i_89_n_0
    SLICE_X8Y14          LUT6 (Prop_lut6_I2_O)        0.124     3.195 r  Horizontal/count2/Q0_FF_i_66/O
                         net (fo=1, routed)           0.633     3.827    Horizontal/count1/Q0_FF_i_11__1[0]
    SLICE_X9Y14          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.212 r  Horizontal/count1/Q0_FF_i_25__0/CO[3]
                         net (fo=1, routed)           0.000     4.212    Horizontal/count3/Q0_FF_i_6__1[0]
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.483 r  Horizontal/count3/Q0_FF_i_11__1/CO[0]
                         net (fo=3, routed)           1.271     5.755    shipVmove/count3/QFF[5]_0[0]
    SLICE_X7Y22          LUT6 (Prop_lut6_I3_O)        0.373     6.128 r  shipVmove/count3/Q0_FF_i_6__1/O
                         net (fo=2, routed)           0.875     7.002    shipVmove/count3/resetTimer3__0
    SLICE_X4Y24          LUT6 (Prop_lut6_I5_O)        0.124     7.126 r  shipVmove/count3/Q0_FF_i_1__29/O
                         net (fo=10, routed)          0.651     7.777    timeCounter/count1/resetTimer
    SLICE_X2Y21          FDRE                                         r  timeCounter/count1/Q0_FF/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=247, routed)         1.507    38.512    timeCounter/count1/clk
    SLICE_X2Y21          FDRE                                         r  timeCounter/count1/Q0_FF/C
                         clock pessimism              0.564    39.075    
                         clock uncertainty           -0.094    38.981    
    SLICE_X2Y21          FDRE (Setup_fdre_C_R)       -0.524    38.457    timeCounter/count1/Q0_FF
  -------------------------------------------------------------------
                         required time                         38.457    
                         arrival time                          -7.777    
  -------------------------------------------------------------------
                         slack                                 30.680    

Slack (MET) :             30.722ns  (required time - arrival time)
  Source:                 Horizontal/count2/Q0_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timeCounter/count2/Q0_FF/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.684ns  (logic 1.919ns (22.099%)  route 6.765ns (77.901%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=247, routed)         1.564    -0.948    Horizontal/count2/clk_out
    SLICE_X10Y13         FDRE                                         r  Horizontal/count2/Q0_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y13         FDRE (Prop_fdre_C_Q)         0.518    -0.430 f  Horizontal/count2/Q0_FF/Q
                         net (fo=59, routed)          2.350     1.920    Horizontal/count2/Q0_FF_0
    SLICE_X8Y19          LUT2 (Prop_lut2_I1_O)        0.124     2.044 r  Horizontal/count2/Q0_FF_i_89/O
                         net (fo=2, routed)           1.026     3.071    Horizontal/count2/Q0_FF_i_89_n_0
    SLICE_X8Y14          LUT6 (Prop_lut6_I2_O)        0.124     3.195 r  Horizontal/count2/Q0_FF_i_66/O
                         net (fo=1, routed)           0.633     3.827    Horizontal/count1/Q0_FF_i_11__1[0]
    SLICE_X9Y14          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.212 r  Horizontal/count1/Q0_FF_i_25__0/CO[3]
                         net (fo=1, routed)           0.000     4.212    Horizontal/count3/Q0_FF_i_6__1[0]
    SLICE_X9Y15          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.483 r  Horizontal/count3/Q0_FF_i_11__1/CO[0]
                         net (fo=3, routed)           1.271     5.755    shipVmove/count3/QFF[5]_0[0]
    SLICE_X7Y22          LUT6 (Prop_lut6_I3_O)        0.373     6.128 r  shipVmove/count3/Q0_FF_i_6__1/O
                         net (fo=2, routed)           0.875     7.002    shipVmove/count3/resetTimer3__0
    SLICE_X4Y24          LUT6 (Prop_lut6_I5_O)        0.124     7.126 r  shipVmove/count3/Q0_FF_i_1__29/O
                         net (fo=10, routed)          0.610     7.736    timeCounter/count2/resetTimer
    SLICE_X2Y29          FDRE                                         r  timeCounter/count2/Q0_FF/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=247, routed)         1.508    38.513    timeCounter/count2/clk
    SLICE_X2Y29          FDRE                                         r  timeCounter/count2/Q0_FF/C
                         clock pessimism              0.564    39.076    
                         clock uncertainty           -0.094    38.982    
    SLICE_X2Y29          FDRE (Setup_fdre_C_R)       -0.524    38.458    timeCounter/count2/Q0_FF
  -------------------------------------------------------------------
                         required time                         38.458    
                         arrival time                          -7.736    
  -------------------------------------------------------------------
                         slack                                 30.722    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 smach3/QFF[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            smach3/QFF[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=247, routed)         0.553    -0.628    smach3/clk
    SLICE_X9Y25          FDRE                                         r  smach3/QFF[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  smach3/QFF[2]/Q
                         net (fo=6, routed)           0.110    -0.377    smach3/Q[1]
    SLICE_X8Y25          LUT5 (Prop_lut5_I0_O)        0.045    -0.332 r  smach3/QFF[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.332    smach3/D_0[5]
    SLICE_X8Y25          FDRE                                         r  smach3/QFF[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=247, routed)         0.820    -0.870    smach3/clk
    SLICE_X8Y25          FDRE                                         r  smach3/QFF[5]/C
                         clock pessimism              0.254    -0.615    
    SLICE_X8Y25          FDRE (Hold_fdre_C_D)         0.120    -0.495    smach3/QFF[5]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 shipVmove5/count2/Q2_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            shipVmove5/count3/Q0_FF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.469%)  route 0.112ns (37.531%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=247, routed)         0.554    -0.627    shipVmove5/count2/clk
    SLICE_X15Y23         FDRE                                         r  shipVmove5/count2/Q2_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  shipVmove5/count2/Q2_FF/Q
                         net (fo=13, routed)          0.112    -0.375    shipVmove5/count2/shipVpos5[6]
    SLICE_X14Y23         LUT6 (Prop_lut6_I4_O)        0.045    -0.330 r  shipVmove5/count2/Q0_FF_i_2__23/O
                         net (fo=1, routed)           0.000    -0.330    shipVmove5/count3/Q0_FF_0
    SLICE_X14Y23         FDRE                                         r  shipVmove5/count3/Q0_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=247, routed)         0.821    -0.869    shipVmove5/count3/clk
    SLICE_X14Y23         FDRE                                         r  shipVmove5/count3/Q0_FF/C
                         clock pessimism              0.254    -0.614    
    SLICE_X14Y23         FDRE (Hold_fdre_C_D)         0.121    -0.493    shipVmove5/count3/Q0_FF
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 shipWidthGenerator/Q0_FF7/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            shipWidthGenerator/Q0_FF0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=247, routed)         0.563    -0.618    shipWidthGenerator/clk
    SLICE_X14Y12         FDRE                                         r  shipWidthGenerator/Q0_FF7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y12         FDRE (Prop_fdre_C_Q)         0.148    -0.470 r  shipWidthGenerator/Q0_FF7/Q
                         net (fo=1, routed)           0.059    -0.411    shipWidthGenerator/Q0_FF7_n_0
    SLICE_X14Y12         LUT4 (Prop_lut4_I3_O)        0.098    -0.313 r  shipWidthGenerator/in/O
                         net (fo=1, routed)           0.000    -0.313    shipWidthGenerator/in__0
    SLICE_X14Y12         FDRE                                         r  shipWidthGenerator/Q0_FF0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=247, routed)         0.832    -0.858    shipWidthGenerator/clk
    SLICE_X14Y12         FDRE                                         r  shipWidthGenerator/Q0_FF0/C
                         clock pessimism              0.239    -0.618    
    SLICE_X14Y12         FDRE (Hold_fdre_C_D)         0.120    -0.498    shipWidthGenerator/Q0_FF0
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 timeCounterShip/count1/Q1_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timeCounterShip/count1/Q3_FF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=247, routed)         0.587    -0.594    timeCounterShip/count1/clk
    SLICE_X3Y19          FDRE                                         r  timeCounterShip/count1/Q1_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  timeCounterShip/count1/Q1_FF/Q
                         net (fo=7, routed)           0.134    -0.320    timeCounterShip/count1/timeCountShip[1]
    SLICE_X2Y19          LUT6 (Prop_lut6_I4_O)        0.045    -0.275 r  timeCounterShip/count1/Q3_FF_i_1/O
                         net (fo=1, routed)           0.000    -0.275    timeCounterShip/count1/D0
    SLICE_X2Y19          FDRE                                         r  timeCounterShip/count1/Q3_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=247, routed)         0.856    -0.834    timeCounterShip/count1/clk
    SLICE_X2Y19          FDRE                                         r  timeCounterShip/count1/Q3_FF/C
                         clock pessimism              0.252    -0.581    
    SLICE_X2Y19          FDRE (Hold_fdre_C_D)         0.120    -0.461    timeCounterShip/count1/Q3_FF
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 playerHmove/count1/Q2_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            playerHmove/count1/Q3_FF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.156%)  route 0.073ns (22.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=247, routed)         0.591    -0.590    playerHmove/count1/clk
    SLICE_X6Y10          FDRE                                         r  playerHmove/count1/Q2_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.148    -0.442 r  playerHmove/count1/Q2_FF/Q
                         net (fo=21, routed)          0.073    -0.370    playerHmove/count1/Q2_FF_0
    SLICE_X6Y10          LUT6 (Prop_lut6_I4_O)        0.098    -0.272 r  playerHmove/count1/Q3_FF_i_1__24/O
                         net (fo=1, routed)           0.000    -0.272    playerHmove/count1/D0
    SLICE_X6Y10          FDRE                                         r  playerHmove/count1/Q3_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=247, routed)         0.862    -0.828    playerHmove/count1/clk
    SLICE_X6Y10          FDRE                                         r  playerHmove/count1/Q3_FF/C
                         clock pessimism              0.237    -0.590    
    SLICE_X6Y10          FDRE (Hold_fdre_C_D)         0.121    -0.469    playerHmove/count1/Q3_FF
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 timeCounter/count1/Q2_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timeCounter/count1/Q3_FF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.156%)  route 0.073ns (22.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=247, routed)         0.587    -0.594    timeCounter/count1/clk
    SLICE_X2Y30          FDRE                                         r  timeCounter/count1/Q2_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.148    -0.446 r  timeCounter/count1/Q2_FF/Q
                         net (fo=6, routed)           0.073    -0.374    timeCounter/count1/timeCount[2]
    SLICE_X2Y30          LUT6 (Prop_lut6_I0_O)        0.098    -0.276 r  timeCounter/count1/Q3_FF_i_1__1/O
                         net (fo=1, routed)           0.000    -0.276    timeCounter/count1/D0
    SLICE_X2Y30          FDRE                                         r  timeCounter/count1/Q3_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=247, routed)         0.856    -0.834    timeCounter/count1/clk
    SLICE_X2Y30          FDRE                                         r  timeCounter/count1/Q3_FF/C
                         clock pessimism              0.239    -0.594    
    SLICE_X2Y30          FDRE (Hold_fdre_C_D)         0.121    -0.473    timeCounter/count1/Q3_FF
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 timeCounter2/count1/Q1_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timeCounter2/count2/Q0_FF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.767%)  route 0.120ns (39.233%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=247, routed)         0.586    -0.595    timeCounter2/count1/clk
    SLICE_X4Y31          FDRE                                         r  timeCounter2/count1/Q1_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  timeCounter2/count1/Q1_FF/Q
                         net (fo=7, routed)           0.120    -0.334    timeCounter2/count1/timeCount2[1]
    SLICE_X5Y31          LUT6 (Prop_lut6_I1_O)        0.045    -0.289 r  timeCounter2/count1/Q0_FF_i_2__5/O
                         net (fo=1, routed)           0.000    -0.289    timeCounter2/count2/Q0_FF_0
    SLICE_X5Y31          FDRE                                         r  timeCounter2/count2/Q0_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=247, routed)         0.855    -0.835    timeCounter2/count2/clk
    SLICE_X5Y31          FDRE                                         r  timeCounter2/count2/Q0_FF/C
                         clock pessimism              0.252    -0.582    
    SLICE_X5Y31          FDRE (Hold_fdre_C_D)         0.091    -0.491    timeCounter2/count2/Q0_FF
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 shipVmove4/count2/Q0_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            shipVmove4/count2/Q3_FF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.190ns (58.795%)  route 0.133ns (41.205%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=247, routed)         0.583    -0.598    shipVmove4/count2/clk
    SLICE_X0Y26          FDRE                                         r  shipVmove4/count2/Q0_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  shipVmove4/count2/Q0_FF/Q
                         net (fo=16, routed)          0.133    -0.324    shipVmove4/count2/Q3_FF_0[0]
    SLICE_X1Y26          LUT5 (Prop_lut5_I1_O)        0.049    -0.275 r  shipVmove4/count2/Q3_FF_i_1__16/O
                         net (fo=1, routed)           0.000    -0.275    shipVmove4/count2/D0
    SLICE_X1Y26          FDRE                                         r  shipVmove4/count2/Q3_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=247, routed)         0.851    -0.839    shipVmove4/count2/clk
    SLICE_X1Y26          FDRE                                         r  shipVmove4/count2/Q3_FF/C
                         clock pessimism              0.253    -0.585    
    SLICE_X1Y26          FDRE (Hold_fdre_C_D)         0.107    -0.478    shipVmove4/count2/Q3_FF
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 sync5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            shipState/Q0FF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=247, routed)         0.586    -0.595    clk
    SLICE_X1Y20          FDRE                                         r  sync5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.128    -0.467 f  sync5/Q
                         net (fo=3, routed)           0.069    -0.399    shipState/BTNC
    SLICE_X1Y20          LUT2 (Prop_lut2_I1_O)        0.099    -0.300 r  shipState/Q0FF_i_1/O
                         net (fo=1, routed)           0.000    -0.300    shipState/D[0]
    SLICE_X1Y20          FDRE                                         r  shipState/Q0FF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=247, routed)         0.855    -0.835    shipState/clk
    SLICE_X1Y20          FDRE                                         r  shipState/Q0FF/C
                         clock pessimism              0.239    -0.595    
    SLICE_X1Y20          FDRE (Hold_fdre_C_D)         0.091    -0.504    shipState/Q0FF
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 timeCounter2/count1/Q2_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timeCounter2/count1/Q3_FF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.227ns (74.765%)  route 0.077ns (25.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=247, routed)         0.586    -0.595    timeCounter2/count1/clk
    SLICE_X4Y31          FDRE                                         r  timeCounter2/count1/Q2_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDRE (Prop_fdre_C_Q)         0.128    -0.467 r  timeCounter2/count1/Q2_FF/Q
                         net (fo=6, routed)           0.077    -0.391    timeCounter2/count1/timeCount2[2]
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.099    -0.292 r  timeCounter2/count1/Q3_FF_i_1__3/O
                         net (fo=1, routed)           0.000    -0.292    timeCounter2/count1/D0
    SLICE_X4Y31          FDRE                                         r  timeCounter2/count1/Q3_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=247, routed)         0.855    -0.835    timeCounter2/count1/clk
    SLICE_X4Y31          FDRE                                         r  timeCounter2/count1/Q3_FF/C
                         clock pessimism              0.239    -0.595    
    SLICE_X4Y31          FDRE (Hold_fdre_C_D)         0.092    -0.503    timeCounter2/count1/Q3_FF
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    not_so_slow/slowclk/XLXI_401/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y12     Horizontal/count1/Q0_FF/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y13      Horizontal/count3/Q1_FF/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y19      Vertical/count1/Q0_FF/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y15      playerVmove/count3/Q0_FF/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y18     shipPosition5/ff0/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y18     shipPosition5/ff1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y18     shipPosition5/ff2/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y18     shipPosition5/ff3/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y15      playerVmove/count3/Q0_FF/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y22     shipVmove3/count1/Q0_FF/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y22     shipVmove3/count1/Q1_FF/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y22     shipVmove3/count1/Q2_FF/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y27     smach2/QFF[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y27     smach2/QFF[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y15      playerVmove/count3/Q1_FF/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y24      shipVmove3/count2/Q0_FF/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y24      shipVmove3/count2/Q1_FF/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y24      shipVmove3/count2/Q2_FF/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y12     Horizontal/count1/Q0_FF/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y12     Horizontal/count1/Q0_FF/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y13      Horizontal/count3/Q1_FF/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y13      Horizontal/count3/Q1_FF/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y19      Vertical/count1/Q0_FF/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y19      Vertical/count1/Q0_FF/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y15      playerVmove/count3/Q0_FF/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y18     shipPosition5/ff0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y18     shipPosition5/ff0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y18     shipPosition5/ff1/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    not_so_slow/my_clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT



