# Question
<h2>Design a 3-bit up counter using T flipflop using structural modeling in VHDL. ( 2079 Ashwin) </h2>

# Output of Upcounter

![up_counter](upCounter.png)
