--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml Sender_receiver.twx Sender_receiver.ncd -o
Sender_receiver.twr Sender_receiver.pcf -ucf BasysRevEGeneral.ucf

Design file:              Sender_receiver.ncd
Physical constraint file: Sender_receiver.pcf
Device,package,speed:     xc3s100e,tq144,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
data<0>     |    1.776(R)|   -0.321(R)|clk_BUFGP         |   0.000|
data<1>     |    1.327(R)|    0.038(R)|clk_BUFGP         |   0.000|
data<2>     |    1.466(R)|   -0.076(R)|clk_BUFGP         |   0.000|
data<3>     |    1.305(R)|    0.053(R)|clk_BUFGP         |   0.000|
data<4>     |    1.352(R)|    0.015(R)|clk_BUFGP         |   0.000|
data<5>     |    1.850(R)|   -0.383(R)|clk_BUFGP         |   0.000|
data<6>     |    2.032(R)|   -0.529(R)|clk_BUFGP         |   0.000|
data<7>     |    2.382(R)|   -0.811(R)|clk_BUFGP         |   0.000|
start       |    1.699(R)|   -0.261(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
data_t      |    7.628(R)|clk_BUFGP         |   0.000|
received<0> |    7.623(R)|clk_BUFGP         |   0.000|
received<1> |    7.810(R)|clk_BUFGP         |   0.000|
received<2> |    7.289(R)|clk_BUFGP         |   0.000|
received<3> |    7.281(R)|clk_BUFGP         |   0.000|
received<4> |    7.567(R)|clk_BUFGP         |   0.000|
received<5> |    7.310(R)|clk_BUFGP         |   0.000|
received<6> |    7.515(R)|clk_BUFGP         |   0.000|
received<7> |    7.347(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.413|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Jan 18 18:59:21 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 333 MB



