CADENCE IHNL01071

16nm_Tests 6T_BANK_Test schematic nil spectre_spice_verilog_behavioral_functional_hdl_system_verilogNetlist_schematic_cmos.sch_cmos_sch_veriloga_ahdl 16nm_Tests 6T_BANK_Test config 1 cds0