#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
S_000001bc29a36cc0 .scope module, "xor_1" "xor_1" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
o000001bc29a36e58 .functor BUFZ 1, C4<z>; HiZ drive
o000001bc29a36e88 .functor BUFZ 1, C4<z>; HiZ drive
L_000001bc29a03120 .functor XOR 1, o000001bc29a36e58, o000001bc29a36e88, C4<0>, C4<0>;
v000001bc29a03340_0 .net "a", 0 0, o000001bc29a36e58;  0 drivers
v000001bc29a02e80_0 .net "b", 0 0, o000001bc29a36e88;  0 drivers
v000001bc29b2ee60_0 .net "z", 0 0, L_000001bc29a03120;  1 drivers
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "ModuloXor.v";
