

================================================================
== Vitis HLS Report for 'aggr'
================================================================
* Date:           Thu Nov  4 13:50:53 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:10:47 MDT 2021)
* Project:        pna_hls_test
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.913 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   105574|   112214|  0.422 ms|  0.449 ms|  105574|  112214|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                            |                                                 |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                          Instance                          |                      Module                     |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_aggr_Pipeline_1_fu_54                                   |aggr_Pipeline_1                                  |    40002|    40002|   0.160 ms|   0.160 ms|  40002|  40002|       no|
        |grp_aggr_Pipeline_2_fu_60                                   |aggr_Pipeline_2                                  |    40002|    40002|   0.160 ms|   0.160 ms|  40002|  40002|       no|
        |grp_aggr_Pipeline_3_fu_66                                   |aggr_Pipeline_3                                  |    40002|    40002|   0.160 ms|   0.160 ms|  40002|  40002|       no|
        |grp_aggr_Pipeline_4_fu_72                                   |aggr_Pipeline_4                                  |    40002|    40002|   0.160 ms|   0.160 ms|  40002|  40002|       no|
        |grp_aggr_mean_fu_78                                         |aggr_mean                                        |     4907|     8227|  19.628 us|  32.908 us|   4907|   8227|       no|
        |grp_aggr_min_fu_94                                          |aggr_min                                         |     4731|     4731|  18.924 us|  18.924 us|   4731|   4731|       no|
        |grp_aggr_max_fu_104                                         |aggr_max                                         |     4731|     4731|  18.924 us|  18.924 us|   4731|   4731|       no|
        |grp_aggr_std_fu_114                                         |aggr_std                                         |    49669|    52989|   0.199 ms|   0.212 ms|  49669|  52989|       no|
        |grp_aggr_Pipeline_VITIS_LOOP_214_1_VITIS_LOOP_216_2_fu_132  |aggr_Pipeline_VITIS_LOOP_214_1_VITIS_LOOP_216_2  |     1523|     1523|   6.092 us|   6.092 us|   1523|   1523|       no|
        +------------------------------------------------------------+-------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     3|    14274|    16472|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      629|    -|
|Register             |        -|     -|       21|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     3|    14295|    17103|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|        1|        3|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------+-------------------------------------------------+---------+----+------+-------+-----+
    |                          Instance                          |                      Module                     | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+------+-------+-----+
    |grp_aggr_Pipeline_1_fu_54                                   |aggr_Pipeline_1                                  |        0|   0|    18|     63|    0|
    |grp_aggr_Pipeline_2_fu_60                                   |aggr_Pipeline_2                                  |        0|   0|    18|     63|    0|
    |grp_aggr_Pipeline_3_fu_66                                   |aggr_Pipeline_3                                  |        0|   0|    18|     63|    0|
    |grp_aggr_Pipeline_4_fu_72                                   |aggr_Pipeline_4                                  |        0|   0|    18|     63|    0|
    |grp_aggr_Pipeline_VITIS_LOOP_214_1_VITIS_LOOP_216_2_fu_132  |aggr_Pipeline_VITIS_LOOP_214_1_VITIS_LOOP_216_2  |        0|   0|    52|    185|    0|
    |grp_aggr_max_fu_104                                         |aggr_max                                         |        0|   0|   207|    515|    0|
    |grp_aggr_mean_fu_78                                         |aggr_mean                                        |        0|   0|  5550|   4790|    0|
    |grp_aggr_min_fu_94                                          |aggr_min                                         |        0|   0|   207|    515|    0|
    |grp_aggr_std_fu_114                                         |aggr_std                                         |        0|   3|  8186|  10215|    0|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+------+-------+-----+
    |Total                                                       |                                                 |        0|   3| 14274|  16472|    0|
    +------------------------------------------------------------+-------------------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  65|         13|    1|         13|
    |count_V_address0     |  14|          3|    9|         27|
    |count_V_address1     |  14|          3|    9|         27|
    |count_V_ce0          |  14|          3|    1|          3|
    |count_V_ce1          |  14|          3|    1|          3|
    |count_V_d1           |  14|          3|   32|         96|
    |count_V_we1          |  14|          3|    1|          3|
    |index_buf_address0   |  14|          3|    9|         27|
    |index_buf_ce0        |  14|          3|    1|          3|
    |mean_index_address0  |  26|          5|   16|         80|
    |mean_index_ce0       |  26|          5|    1|          5|
    |message_V_address0   |  26|          5|   16|         80|
    |message_V_ce0        |  26|          5|    1|          5|
    |out_0_V_address0     |  20|          4|   16|         64|
    |out_0_V_address1     |  14|          3|   16|         48|
    |out_0_V_ce0          |  20|          4|    1|          4|
    |out_0_V_ce1          |  14|          3|    1|          3|
    |out_0_V_d1           |  14|          3|   32|         96|
    |out_0_V_we1          |  14|          3|    1|          3|
    |out_1_V_address0     |  14|          3|   16|         48|
    |out_1_V_address1     |  14|          3|   16|         48|
    |out_1_V_ce0          |  14|          3|    1|          3|
    |out_1_V_ce1          |  14|          3|    1|          3|
    |out_1_V_d1           |  14|          3|   32|         96|
    |out_1_V_we1          |  14|          3|    1|          3|
    |out_2_V_address0     |  14|          3|   16|         48|
    |out_2_V_address1     |  14|          3|   16|         48|
    |out_2_V_ce0          |  14|          3|    1|          3|
    |out_2_V_ce1          |  14|          3|    1|          3|
    |out_2_V_d1           |  14|          3|   32|         96|
    |out_2_V_we1          |  14|          3|    1|          3|
    |out_3_V_address0     |  14|          3|   16|         48|
    |out_3_V_address1     |  14|          3|   16|         48|
    |out_3_V_ce0          |  14|          3|    1|          3|
    |out_3_V_ce1          |  14|          3|    1|          3|
    |out_3_V_d1           |  14|          3|   32|         96|
    |out_3_V_we1          |  14|          3|    1|          3|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 629|        131|  366|       1193|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                  | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                |  12|   0|   12|          0|
    |grp_aggr_Pipeline_1_fu_54_ap_start_reg                                   |   1|   0|    1|          0|
    |grp_aggr_Pipeline_2_fu_60_ap_start_reg                                   |   1|   0|    1|          0|
    |grp_aggr_Pipeline_3_fu_66_ap_start_reg                                   |   1|   0|    1|          0|
    |grp_aggr_Pipeline_4_fu_72_ap_start_reg                                   |   1|   0|    1|          0|
    |grp_aggr_Pipeline_VITIS_LOOP_214_1_VITIS_LOOP_216_2_fu_132_ap_start_reg  |   1|   0|    1|          0|
    |grp_aggr_max_fu_104_ap_start_reg                                         |   1|   0|    1|          0|
    |grp_aggr_mean_fu_78_ap_start_reg                                         |   1|   0|    1|          0|
    |grp_aggr_min_fu_94_ap_start_reg                                          |   1|   0|    1|          0|
    |grp_aggr_std_fu_114_ap_start_reg                                         |   1|   0|    1|          0|
    +-------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                    |  21|   0|   21|          0|
    +-------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|          aggr|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|          aggr|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|          aggr|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|          aggr|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|          aggr|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|          aggr|  return value|
|out_0_V_address0      |  out|   16|   ap_memory|       out_0_V|         array|
|out_0_V_ce0           |  out|    1|   ap_memory|       out_0_V|         array|
|out_0_V_q0            |   in|   32|   ap_memory|       out_0_V|         array|
|out_0_V_address1      |  out|   16|   ap_memory|       out_0_V|         array|
|out_0_V_ce1           |  out|    1|   ap_memory|       out_0_V|         array|
|out_0_V_we1           |  out|    1|   ap_memory|       out_0_V|         array|
|out_0_V_d1            |  out|   32|   ap_memory|       out_0_V|         array|
|out_1_V_address0      |  out|   16|   ap_memory|       out_1_V|         array|
|out_1_V_ce0           |  out|    1|   ap_memory|       out_1_V|         array|
|out_1_V_q0            |   in|   32|   ap_memory|       out_1_V|         array|
|out_1_V_address1      |  out|   16|   ap_memory|       out_1_V|         array|
|out_1_V_ce1           |  out|    1|   ap_memory|       out_1_V|         array|
|out_1_V_we1           |  out|    1|   ap_memory|       out_1_V|         array|
|out_1_V_d1            |  out|   32|   ap_memory|       out_1_V|         array|
|out_2_V_address0      |  out|   16|   ap_memory|       out_2_V|         array|
|out_2_V_ce0           |  out|    1|   ap_memory|       out_2_V|         array|
|out_2_V_q0            |   in|   32|   ap_memory|       out_2_V|         array|
|out_2_V_address1      |  out|   16|   ap_memory|       out_2_V|         array|
|out_2_V_ce1           |  out|    1|   ap_memory|       out_2_V|         array|
|out_2_V_we1           |  out|    1|   ap_memory|       out_2_V|         array|
|out_2_V_d1            |  out|   32|   ap_memory|       out_2_V|         array|
|out_3_V_address0      |  out|   16|   ap_memory|       out_3_V|         array|
|out_3_V_ce0           |  out|    1|   ap_memory|       out_3_V|         array|
|out_3_V_q0            |   in|   32|   ap_memory|       out_3_V|         array|
|out_3_V_address1      |  out|   16|   ap_memory|       out_3_V|         array|
|out_3_V_ce1           |  out|    1|   ap_memory|       out_3_V|         array|
|out_3_V_we1           |  out|    1|   ap_memory|       out_3_V|         array|
|out_3_V_d1            |  out|   32|   ap_memory|       out_3_V|         array|
|mean_index_address0   |  out|   16|   ap_memory|    mean_index|         array|
|mean_index_ce0        |  out|    1|   ap_memory|    mean_index|         array|
|mean_index_q0         |   in|   32|   ap_memory|    mean_index|         array|
|count_V_address0      |  out|    9|   ap_memory|       count_V|         array|
|count_V_ce0           |  out|    1|   ap_memory|       count_V|         array|
|count_V_q0            |   in|   32|   ap_memory|       count_V|         array|
|count_V_address1      |  out|    9|   ap_memory|       count_V|         array|
|count_V_ce1           |  out|    1|   ap_memory|       count_V|         array|
|count_V_we1           |  out|    1|   ap_memory|       count_V|         array|
|count_V_d1            |  out|   32|   ap_memory|       count_V|         array|
|index_buf_address0    |  out|    9|   ap_memory|     index_buf|         array|
|index_buf_ce0         |  out|    1|   ap_memory|     index_buf|         array|
|index_buf_q0          |   in|   32|   ap_memory|     index_buf|         array|
|message_V_address0    |  out|   16|   ap_memory|     message_V|         array|
|message_V_ce0         |  out|    1|   ap_memory|     message_V|         array|
|message_V_q0          |   in|   32|   ap_memory|     message_V|         array|
|ssquare_V_address0    |  out|   16|   ap_memory|     ssquare_V|         array|
|ssquare_V_ce0         |  out|    1|   ap_memory|     ssquare_V|         array|
|ssquare_V_q0          |   in|   32|   ap_memory|     ssquare_V|         array|
|ssquare_V_address1    |  out|   16|   ap_memory|     ssquare_V|         array|
|ssquare_V_ce1         |  out|    1|   ap_memory|     ssquare_V|         array|
|ssquare_V_we1         |  out|    1|   ap_memory|     ssquare_V|         array|
|ssquare_V_d1          |  out|   32|   ap_memory|     ssquare_V|         array|
|aggrout_V_0_address1  |  out|   16|   ap_memory|   aggrout_V_0|         array|
|aggrout_V_0_ce1       |  out|    1|   ap_memory|   aggrout_V_0|         array|
|aggrout_V_0_we1       |  out|    1|   ap_memory|   aggrout_V_0|         array|
|aggrout_V_0_d1        |  out|   32|   ap_memory|   aggrout_V_0|         array|
|aggrout_V_1_address1  |  out|   16|   ap_memory|   aggrout_V_1|         array|
|aggrout_V_1_ce1       |  out|    1|   ap_memory|   aggrout_V_1|         array|
|aggrout_V_1_we1       |  out|    1|   ap_memory|   aggrout_V_1|         array|
|aggrout_V_1_d1        |  out|   32|   ap_memory|   aggrout_V_1|         array|
|aggrout_V_2_address1  |  out|   16|   ap_memory|   aggrout_V_2|         array|
|aggrout_V_2_ce1       |  out|    1|   ap_memory|   aggrout_V_2|         array|
|aggrout_V_2_we1       |  out|    1|   ap_memory|   aggrout_V_2|         array|
|aggrout_V_2_d1        |  out|   32|   ap_memory|   aggrout_V_2|         array|
|aggrout_V_3_address1  |  out|   16|   ap_memory|   aggrout_V_3|         array|
|aggrout_V_3_ce1       |  out|    1|   ap_memory|   aggrout_V_3|         array|
|aggrout_V_3_we1       |  out|    1|   ap_memory|   aggrout_V_3|         array|
|aggrout_V_3_d1        |  out|   32|   ap_memory|   aggrout_V_3|         array|
+----------------------+-----+-----+------------+--------------+--------------+

