# Chapter 10.4: Logic Gates

[â† Previous: Minimization with K-Maps](03-minimization-kmaps.md) | [Back to README](../README.md) | [Next: Circuit Design â†’](05-circuit-design.md)

---

## ğŸ“‹ Chapter Overview

**Logic gates** are the physical building blocks of digital circuits, implementing Boolean operations in hardware. This chapter covers all fundamental gates with their **symbols (ASCII art)**, truth tables, Boolean expressions, and the concept of **universal gates** (NAND and NOR).

---

## 1. Basic Logic Gates

### AND Gate

Outputs 1 only when **all** inputs are 1.

```
  Symbol:                    Truth Table:
                             â”Œâ”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”
  A â”€â”€â”€â”                     â”‚ A â”‚ B â”‚ AÂ·B   â”‚
       â”‚  D  \               â”œâ”€â”€â”€â”¼â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”¤
       â”‚      )â”€â”€â”€â”€â”€ Y       â”‚ 0 â”‚ 0 â”‚   0   â”‚
       â”‚  D  /               â”‚ 0 â”‚ 1 â”‚   0   â”‚
  B â”€â”€â”€â”˜                     â”‚ 1 â”‚ 0 â”‚   0   â”‚
                             â”‚ 1 â”‚ 1 â”‚   1   â”‚
  Y = A Â· B                  â””â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”˜
```

```
  ASCII Circuit Diagram:
  
  A â”€â”€â”€â”€â”€â”€â”
          â”‚ AND â”œâ”€â”€â”€â”€ Y = AÂ·B
  B â”€â”€â”€â”€â”€â”€â”˜
```

### OR Gate

Outputs 1 when **at least one** input is 1.

```
  Symbol:                    Truth Table:
                             â”Œâ”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”
  A â”€â”€â”€\                     â”‚ A â”‚ B â”‚ A+B   â”‚
        \                    â”œâ”€â”€â”€â”¼â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”¤
         )â”€â”€â”€â”€â”€â”€ Y           â”‚ 0 â”‚ 0 â”‚   0   â”‚
        /                    â”‚ 0 â”‚ 1 â”‚   1   â”‚
  B â”€â”€â”€/                     â”‚ 1 â”‚ 0 â”‚   1   â”‚
                             â”‚ 1 â”‚ 1 â”‚   1   â”‚
  Y = A + B                  â””â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”˜
```

```
  ASCII Circuit Diagram:
  
  A â”€â”€â”€â”€â”€â”€â”
          â”‚ OR  â”œâ”€â”€â”€â”€ Y = A+B
  B â”€â”€â”€â”€â”€â”€â”˜
```

### NOT Gate (Inverter)

Outputs the **complement** of the input.

```
  Symbol:                    Truth Table:
                             â”Œâ”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”
  A â”€â”€â”€â”€â–·â—‹â”€â”€â”€â”€ Y             â”‚ A â”‚  Ä€   â”‚
                             â”œâ”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”¤
  Y = Ä€                      â”‚ 0 â”‚  1   â”‚
                             â”‚ 1 â”‚  0   â”‚
                             â””â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”˜
```

```
  ASCII Circuit Diagram:
  
  A â”€â”€â”€â”€ NOT â”€â”€â”€â”€ Y = Ä€
         (â—‹)
```

---

## 2. Derived Gates

### NAND Gate (NOT-AND)

```
  Symbol:                    Truth Table:
                             â”Œâ”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
  A â”€â”€â”€â”                     â”‚ A â”‚ B â”‚ (AÂ·B)'   â”‚
       â”‚  D  \               â”œâ”€â”€â”€â”¼â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
       â”‚      )â—‹â”€â”€â”€â”€ Y       â”‚ 0 â”‚ 0 â”‚    1     â”‚
       â”‚  D  /               â”‚ 0 â”‚ 1 â”‚    1     â”‚
  B â”€â”€â”€â”˜                     â”‚ 1 â”‚ 0 â”‚    1     â”‚
                             â”‚ 1 â”‚ 1 â”‚    0     â”‚
  Y = (A Â· B)' = Ä€ + BÌ„       â””â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
  (â—‹ = bubble = inversion)
```

```
  ASCII Circuit:
  
  A â”€â”€â”€â”€â”€â”€â”
          â”‚NAND â”œâ—‹â”€â”€â”€â”€ Y = (AÂ·B)'
  B â”€â”€â”€â”€â”€â”€â”˜
```

### NOR Gate (NOT-OR)

```
  Symbol:                    Truth Table:
                             â”Œâ”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
  A â”€â”€â”€\                     â”‚ A â”‚ B â”‚ (A+B)'   â”‚
        \                    â”œâ”€â”€â”€â”¼â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
         )â—‹â”€â”€â”€â”€â”€ Y           â”‚ 0 â”‚ 0 â”‚    1     â”‚
        /                    â”‚ 0 â”‚ 1 â”‚    0     â”‚
  B â”€â”€â”€/                     â”‚ 1 â”‚ 0 â”‚    0     â”‚
                             â”‚ 1 â”‚ 1 â”‚    0     â”‚
  Y = (A + B)' = Ä€ Â· BÌ„       â””â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

```
  ASCII Circuit:
  
  A â”€â”€â”€â”€â”€â”€â”
          â”‚ NOR â”œâ—‹â”€â”€â”€â”€ Y = (A+B)'
  B â”€â”€â”€â”€â”€â”€â”˜
```

### XOR Gate (Exclusive OR)

```
  Symbol:                    Truth Table:
                             â”Œâ”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”
  A â”€â”€â”€\                     â”‚ A â”‚ B â”‚ AâŠ•B   â”‚
       \\                    â”œâ”€â”€â”€â”¼â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”¤
        ))â”€â”€â”€â”€â”€â”€ Y           â”‚ 0 â”‚ 0 â”‚   0   â”‚
       //                    â”‚ 0 â”‚ 1 â”‚   1   â”‚
  B â”€â”€â”€/                     â”‚ 1 â”‚ 0 â”‚   1   â”‚
                             â”‚ 1 â”‚ 1 â”‚   0   â”‚
  Y = A âŠ• B = Ä€B + ABÌ„       â””â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”˜
```

### XNOR Gate (Equivalence)

```
  Symbol:                    Truth Table:
                             â”Œâ”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”
  A â”€â”€â”€\                     â”‚ A â”‚ B â”‚ AâŠ™B   â”‚
       \\                    â”œâ”€â”€â”€â”¼â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”¤
        ))â—‹â”€â”€â”€â”€â”€ Y           â”‚ 0 â”‚ 0 â”‚   1   â”‚
       //                    â”‚ 0 â”‚ 1 â”‚   0   â”‚
  B â”€â”€â”€/                     â”‚ 1 â”‚ 0 â”‚   0   â”‚
                             â”‚ 1 â”‚ 1 â”‚   1   â”‚
  Y = A âŠ™ B = AB + Ä€BÌ„       â””â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 3. Complete Gate Summary

```
  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
  â”‚  Gate  â”‚   Expression â”‚  Output = 1 when...      â”‚
  â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
  â”‚  AND   â”‚   A Â· B      â”‚  Both inputs are 1       â”‚
  â”‚  OR    â”‚   A + B      â”‚  At least one is 1       â”‚
  â”‚  NOT   â”‚   Ä€          â”‚  Input is 0              â”‚
  â”‚  NAND  â”‚   (AÂ·B)'     â”‚  NOT both 1              â”‚
  â”‚  NOR   â”‚   (A+B)'     â”‚  Both inputs are 0       â”‚
  â”‚  XOR   â”‚   A âŠ• B      â”‚  Inputs differ           â”‚
  â”‚  XNOR  â”‚   A âŠ™ B      â”‚  Inputs are same         â”‚
  â”‚ Buffer â”‚   A          â”‚  Input is 1 (no change)  â”‚
  â””â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 4. Universal Gates: NAND

**NAND is a universal gate** â€” any Boolean function can be built using **only NAND gates**.

### Implementing Basic Gates with NAND

```
  NOT from NAND:
  
  A â”€â”€â”
      â”‚NANDâ”œâ—‹â”€â”€â”€â”€ Ä€
  A â”€â”€â”˜
  
  A NAND A = (AÂ·A)' = A' = Ä€  âœ“
  
  â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
  
  AND from NAND (2 gates):
  
  A â”€â”€â”                    â”Œâ”€â”€â”
      â”‚NANDâ”œâ—‹â”€â”€â”€â”¤          â”‚
  B â”€â”€â”˜         â”œNANDâ”œâ—‹â”€â”€â”€â”€ AÂ·B
                â”‚          â”‚
           â”€â”€â”€â”€â”€â”˜          â””â”€â”€â”˜
  
  Step 1: A NAND B = (AB)'
  Step 2: (AB)' NAND (AB)' = ((AB)')' = AB  âœ“
  
  Simplified:
  A â”€â”€â”              â”Œâ”€â”€â”
      â”‚NANDâ”œâ—‹â”€â”€â”€â”€â”€â”€â”¤  â”‚
  B â”€â”€â”˜             â”œNANDâ”œâ—‹â”€â”€â”€â”€ AÂ·B
               â”Œâ”€â”€â”€â”€â”˜  â”‚
               â””â”€â”€â”€â”€â”€â”€â”€â”˜
  
  â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
  
  OR from NAND (3 gates):
  
  A â”€â”€â”                          â”Œâ”€â”€â”
      â”‚NANDâ”œâ—‹â”€â”€â”€â”€ Ä€ â”€â”€â”€â”€â”€â”€â”€â”€â”¤    â”‚
  A â”€â”€â”˜                     â”œNANDâ”œâ—‹â”€â”€â”€â”€ A+B
                             â”‚    â”‚
  B â”€â”€â”                â”Œâ”€â”€â”€â”€â”˜    â””â”€â”€â”˜
      â”‚NANDâ”œâ—‹â”€â”€â”€â”€ BÌ„ â”€â”€â”˜
  B â”€â”€â”˜
  
  Ä€ NAND BÌ„ = (Ä€ Â· BÌ„)' = A + B  (De Morgan's) âœ“
```

---

## 5. Universal Gates: NOR

**NOR is also a universal gate.**

### Implementing Basic Gates with NOR

```
  NOT from NOR:
  
  A â”€â”€â”
      â”‚ NORâ”œâ—‹â”€â”€â”€â”€ Ä€
  A â”€â”€â”˜
  
  A NOR A = (A+A)' = A' = Ä€  âœ“
  
  â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
  
  OR from NOR (2 gates):
  
  A â”€â”€â”               â”Œâ”€â”€â”
      â”‚NOR â”œâ—‹â”€â”€â”€â”€â”€â”€â”€â”€â”¤  â”‚
  B â”€â”€â”˜              â”œNOR â”œâ—‹â”€â”€â”€â”€ A+B
                â”Œâ”€â”€â”€â”€â”˜  â”‚
                â””â”€â”€â”€â”€â”€â”€â”€â”˜
  
  (A+B)' NOR (A+B)' = ((A+B)')' = A+B  âœ“
  
  â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
  
  AND from NOR (3 gates):
  
  A â”€â”€â”                          â”Œâ”€â”€â”
      â”‚NOR â”œâ—‹â”€â”€â”€â”€ Ä€ â”€â”€â”€â”€â”€â”€â”€â”¤    â”‚
  A â”€â”€â”˜                    â”œNOR â”œâ—‹â”€â”€â”€â”€ AÂ·B
                            â”‚    â”‚
  B â”€â”€â”               â”Œâ”€â”€â”€â”€â”˜    â””â”€â”€â”˜
      â”‚NOR â”œâ—‹â”€â”€â”€â”€ BÌ„ â”€â”€â”˜
  B â”€â”€â”˜
  
  Ä€ NOR BÌ„ = (Ä€ + BÌ„)' = A Â· B  (De Morgan's) âœ“
```

---

## 6. Multi-Input Gates

Most gates extend naturally to more than 2 inputs:

```
  3-input AND:          3-input OR:
  A â”€â”€â”                 A â”€â”€\
  B â”€â”€â”¤ AND â”œâ”€â”€ Y       B â”€â”€  OR  â”œâ”€â”€ Y
  C â”€â”€â”˜                 C â”€â”€/
  
  Y = A Â· B Â· C         Y = A + B + C
  
  3-input NAND:          3-input NOR:
  A â”€â”€â”                  A â”€â”€\
  B â”€â”€â”¤NANDâ”œâ—‹â”€â”€ Y        B â”€â”€  NOR â”œâ—‹â”€â”€ Y
  C â”€â”€â”˜                  C â”€â”€/
  
  Y = (ABC)'             Y = (A+B+C)'
  
  3-input XOR:
  A â”€â”€\
  B â”€â”€ XOR â”œâ”€â”€ Y
  C â”€â”€/
  
  Y = A âŠ• B âŠ• C  (odd parity: 1 when odd number of inputs are 1)
```

---

## 7. Gate-Level Implementation

### Example: Implement $f = AB + \overline{C}$

```
  Step 1: Identify operations
    - AND: A Â· B
    - NOT: CÌ„
    - OR:  (AÂ·B) + CÌ„
  
  Circuit:
  
  A â”€â”€â”€â”€â”€â”€â”
          â”‚ AND â”œâ”€â”€â”€â”€â”€â”€â”
  B â”€â”€â”€â”€â”€â”€â”˜            â”‚
                       â”‚ OR â”œâ”€â”€â”€â”€ f = AB + CÌ„
  C â”€â”€â”€â”€ NOT â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
          (â—‹)
  
  Gate count: 3 (1 AND + 1 NOT + 1 OR)
  Gate inputs: 5 (2 + 1 + 2)
```

### Example: Implement $f = \overline{A}B + A\overline{B}$ (XOR)

```
  A â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€ NOT â”€â”€â”€â”€â”
          â”‚     (â—‹)     â”‚ AND â”œâ”€â”€â”€â”€â”
  B â”€â”€â”€â”€â”€â”€â”‚â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜          â”‚
          â”‚                        â”‚ OR â”œâ”€â”€â”€â”€ f = AâŠ•B
          â”‚     â”Œâ”€â”€ NOT â”€â”€â”€â”€â”      â”‚
          â”‚     â”‚    (â—‹)    â”‚ AND â”œâ”€â”˜
  B â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”˜          â”‚
  A â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
  
  Redrawn clearly:
  
          â”Œâ”€â”€ NOT â”€â”€â”
  A â”€â”€â”¬â”€â”€â”€â”¤         â”œâ”€â”€ ANDâ‚ â”€â”€â”
      â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â†‘      â”‚
      â”‚            B â”€â”€â”€â”€â”˜      â”‚ OR â”€â”€â”€â”€ f
      â”‚                         â”‚
      â”‚   â”Œâ”€â”€ NOT â”€â”€â”          â”‚
  B â”€â”€â”´â”€â”€â”€â”¤         â”œâ”€â”€ ANDâ‚‚ â”€â”€â”˜
          â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â†‘
                   A â”€â”€â”€â”˜
  
  Gate count: 5 (2 NOT + 2 AND + 1 OR)
```

---

## 8. NAND-NAND Implementation

Any SOP expression can be implemented using **only NAND gates** in a **two-level** circuit:

```
  Theorem: SOP â†’ NAND-NAND
  
  f = AB + CD  (SOP form)
  
  Apply double complement:
  f = ((AB + CD)')' 
    = ((AB)' Â· (CD)')' 
    = (AB)' NAND (CD)'
  
  Level 1: NAND each product term
  Level 2: NAND the results together
  
  Circuit:
  
  A â”€â”€â”
      â”‚NANDâ”œâ—‹â”€â”€â”€â”€â”€â”€â”
  B â”€â”€â”˜             â”‚
                    â”‚NANDâ”œâ—‹â”€â”€â”€â”€ f = AB + CD
  C â”€â”€â”             â”‚
      â”‚NANDâ”œâ—‹â”€â”€â”€â”€â”€â”€â”˜
  D â”€â”€â”˜
  
  This works because NAND(NAND(A,B), NAND(C,D))
  = ((AB)' Â· (CD)')' = AB + CD  âœ“
```

---

## 9. NOR-NOR Implementation

Any POS expression can be implemented using **only NOR gates**:

```
  Theorem: POS â†’ NOR-NOR
  
  f = (A+B)(C+D)  (POS form)
  
  Apply double complement:
  f = (((A+B)(C+D))')'
    = ((A+B)' + (C+D)')'
    = (A+B)' NOR (C+D)'
  
  Circuit:
  
  A â”€â”€â”
      â”‚NOR â”œâ—‹â”€â”€â”€â”€â”€â”€â”
  B â”€â”€â”˜             â”‚
                    â”‚NOR â”œâ—‹â”€â”€â”€â”€ f = (A+B)(C+D)
  C â”€â”€â”             â”‚
      â”‚NOR â”œâ—‹â”€â”€â”€â”€â”€â”€â”˜
  D â”€â”€â”˜
```

---

## 10. Positive vs. Negative Logic

```
  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
  â”‚  Positive Logic:  High voltage = 1, Low = 0    â”‚
  â”‚  Negative Logic:  High voltage = 0, Low = 1    â”‚
  â”‚                                                  â”‚
  â”‚  A positive-logic AND gate behaves as a          â”‚
  â”‚  negative-logic OR gate, and vice versa!         â”‚
  â”‚                                                  â”‚
  â”‚  Positive AND = Negative OR                      â”‚
  â”‚  Positive OR  = Negative AND                     â”‚
  â”‚  Positive NAND = Negative NOR                    â”‚
  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 11. Real-World Applications

```
  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
  â”‚          Logic Gate Applications                   â”‚
  â”‚                                                    â”‚
  â”‚  1. CPU / Processors                              â”‚
  â”‚     Billions of gates in modern chips             â”‚
  â”‚                                                    â”‚
  â”‚  2. Memory (SRAM)                                 â”‚
  â”‚     Each bit stored using 6 transistors/gates     â”‚
  â”‚                                                    â”‚
  â”‚  3. FPGA / ASIC Design                            â”‚
  â”‚     Custom digital circuits from gate primitives  â”‚
  â”‚                                                    â”‚
  â”‚  4. Control Systems                               â”‚
  â”‚     Industrial PLCs use gate logic                â”‚
  â”‚                                                    â”‚
  â”‚  5. Error Detection                               â”‚
  â”‚     XOR gates for parity checking                 â”‚
  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“ Summary Table

| Gate | Symbol | Expression | Output=1 when |
|------|:------:|:----------:|:-------------:|
| AND | D-shape | $A \cdot B$ | Both 1 |
| OR | Curved | $A + B$ | Any 1 |
| NOT | Triangle+bubble | $\overline{A}$ | Input 0 |
| NAND | AND+bubble | $(AB)'$ | Not both 1 |
| NOR | OR+bubble | $(A+B)'$ | Both 0 |
| XOR | Double-curved | $A \oplus B$ | Inputs differ |
| XNOR | XOR+bubble | $A \odot B$ | Inputs same |

| Concept | Key Point |
|---------|-----------|
| Universal gates | NAND alone or NOR alone can make any circuit |
| NAND-NAND | Two-level NAND implements any SOP |
| NOR-NOR | Two-level NOR implements any POS |
| Gate count | Minimization reduces gates â†’ cheaper circuits |

---

## â“ Quick Revision Questions

1. **Implement a 3-input OR gate using only 2-input NAND gates.**

2. **Draw the NAND-NAND circuit for $f = \overline{A}B + C\overline{D}$.**

3. **How many NOR gates are needed to implement a NOT gate?**

4. **Why are NAND and NOR called "universal" gates?**

5. **Implement $f = A \oplus B$ using only NAND gates. How many gates are needed?**

6. **What is the output of a 3-input XOR gate when inputs are (1, 1, 1)?**

---

[â† Previous: Minimization with K-Maps](03-minimization-kmaps.md) | [Back to README](../README.md) | [Next: Circuit Design â†’](05-circuit-design.md)
