// Seed: 49508235
`define pp_9 0
module module_0 (
    input id_0,
    output id_1,
    input id_2,
    output logic id_3,
    output logic id_4,
    input id_5,
    input id_6,
    output logic id_7,
    output id_8
    , id_9
);
  always @(posedge 1)
    if (id_0 - id_6) @(posedge id_6 or posedge (id_0));
    else begin
      id_1 <= 1 * id_2 - 1;
      id_1 <= 1;
    end
endmodule
