<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>Running Backannotation from the Command Line</title><link rel="Prev" href="Running_I_O_Timing_from_the_Command_Line.htm" title="Previous" /><link rel="Next" href="running_trace_from_the_command_line_2.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/flow_3.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="pqUPry_002bXbDy2rJZ8To0fPMA" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/Reference%20Guides/Command%20Line/running_back_annotation_from_the_command_line.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Strategies/strategy_settings.htm">Reference Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="command_line_ref.htm#1169870">Command Line Reference Guide</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="Command_Line_Tool_Usage.htm#1169870">Command Line Tool Usage</a> &gt; Running Backannotation from the Command Line</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h3 id="ww1169870" class="Heading2"><span></span>Running Backannotation from the Command Line</h3><p id="ww1169871" class="BodyAfterHead"><span></span>The <span class="GUI">Generate Timing Simulation Files</span> process in the Diamond environment can also be run through the command line using the <span class="GUI">ldbanno</span> program. The <span class="GUI">ldbanno</span> program back-annotates physical information (e.g., net delays) to the logical design and then writes out the back-annotated design in the desired netlist format. Input to <span class="GUI">ldbanno</span> is a Native Circuit Description file (.ncd) a mapped and partially or fully placed and/or routed design. </p><p id="ww1169872" class="Body"><span></span>Subjects included in this topic: </p><div id="ww1169874" class="Bulleted" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Command%20Line/running_back_annotation_from_the_command_line.htm#ww1169882" title="Running Backannotation from the Command Line">Running LDBANNO</a></span></div><div id="ww1169876" class="Bulleted" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Command%20Line/running_back_annotation_from_the_command_line.htm#ww1169894" title="Running Backannotation from the Command Line">Command Line Syntax</a></span></div><div id="ww1169878" class="Bulleted" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Command%20Line/running_back_annotation_from_the_command_line.htm#ww1169903" title="Running Backannotation from the Command Line">LDBANNO Options</a></span></div><div id="ww1169880" class="Bulleted" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../Reference%20Guides/Command%20Line/running_back_annotation_from_the_command_line.htm#ww1170046" title="Running Backannotation from the Command Line">Examples</a></span></div><h5 id="ww1169882" class="HeadingRunIn"><span></span>Running LDBANNO</h5><p id="ww1169883" class="Body"><span></span>LDBANNO uses your input mapped and at least partially placed-and-routed Native Circuit Description (.ncd) file to produce a back-annotated netlist (.v, .vhd) and standard delay (.sdf) file. This tool supports all FPGA design architecture flows. </p><div id="ww1169884" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>To run LDBANNO, type <span class="GUI">ldbanno </span>on the command line with, at minimum, the type of your output netlist (i.e., Verilog or VHDL) with the <span class="GUI">-n</span> option and the name of your input .ncd file. A sample of a typical LDBANNO command would be as follows:</div><div id="ww1169890" class="Indented"><span class="GUI">ldbanno</span> -n vhdl backanno.ncd</div><div class="ww_skin_page_overflow"><table class="Note" cellspacing="0" summary=""><caption class="NoteTitle" style="caption-side: top"><div id="ww1169887" class="NoteTitle">Note</div></caption><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: none; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: none; border-right-width: 0px; border-top-color: #E5E5E5; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 0px; padding-left: 0px; padding-right: 0px; padding-top: 4px; vertical-align: top"><div id="ww1169889" class="CellBody"><span></span>The above command back annotates backanno.ncd and generates a VHDL file backanno.v and an SDF file backanno.sdf. If the target files already exist, they will not be overwritten in this case. You would need to specify the <span class="GUI">-w</span> option to overwrite them.</div></td></tr></table></div><p id="ww1169891" class="Body"><span></span>There are several command line options that give you control over the way LDBANNO generates back-annotated netlists for simulation. Please refer to the rest of the subjects in this topic for more details. See <span class="Hyperlink"><a href="../../Reference%20Guides/Command%20Line/running_back_annotation_from_the_command_line.htm#ww1170046" title="Running Backannotation from the Command Line">examples</a></span>. </p><h5 id="ww1169894" class="HeadingRunIn"><span></span>Command Line Syntax (VHDL)</h5><p id="ww1169895" class="Body"><span></span><span style="font-weight: bold">ldbanno</span> [<span style="font-weight: bold">-w</span>] [<span style="font-weight: bold">-pre</span> &lt;prfx&gt;] [<span style="font-weight: bold">-sp</span> &lt;grade&gt;] [<span style="font-weight: bold">-neg</span>] [<span style="font-weight: bold">-pos</span>] [<span style="font-weight: bold">-sup</span>] [<span style="font-weight: bold">-min</span>] [<span class="GUI">-f </span>&lt;command_file&gt;] <span style="font-size: 9.0pt; font-weight: bold">-h </span><span style="font-size: 9.0pt">[&lt;hdltype&gt;] </span>[<span style="font-weight: bold">-t</span>] [<span style="font-weight: bold">-x</span>] [<span style="font-weight: bold">-slice</span>] [<span style="font-weight: bold">-tpath</span>] [<span style="font-weight: bold">-dis</span> [&lt;del&gt;]] [<span style="font-weight: bold">-m</span> [&lt;limit&gt;]] [<span style="font-weight: bold">-h</span> vhdl] [<span style="font-weight: bold">-u</span>] [<span style="font-weight: bold">-nopur</span>] [<span style="font-weight: bold">-n</span> &lt;type&gt;] [<span style="font-weight: bold">-l </span>&lt;libtype&gt;] [<span style="font-weight: bold">-noslice</span>] [<span style="font-weight: bold">-p</span> &lt;prffile&gt;] [<span style="font-weight: bold">-o</span> &lt;vhdl[<span style="font-weight: bold">.vhd</span>]&gt;] [<span style="font-weight: bold">-d</span> &lt;delays[<span style="font-weight: bold">.sdf</span>]&gt;] [&lt;ncdfile[.<span class="GUI">ncd</span>]&gt;] {&lt;preference[<span style="font-weight: bold">.prf</span>]&gt;} </p><h5 id="ww1169896" class="HeadingRunIn"><span></span>Command Line Syntax (Verilog)</h5><p id="ww1169897" class="Body"><span></span><span class="GUI">ldbanno </span>[<span style="font-weight: bold">-w</span>] [<span style="font-weight: bold">-pre</span> &lt;prfx&gt;] [<span style="font-weight: bold">-sp</span> &lt;grade&gt;] [<span style="font-weight: bold">-neg</span>] [<span style="font-weight: bold">-pos</span>] [<span style="font-weight: bold">-sup</span>] [<span style="font-weight: bold">-min</span>] [<span class="GUI">-f </span>&lt;command_file&gt;] <span style="font-size: 9.0pt; font-weight: bold">-h </span><span style="font-size: 9.0pt">[&lt;hdltype&gt;] </span>[<span style="font-weight: bold">-x</span>] [<span style="font-weight: bold">-slice</span>] [<span style="font-weight: bold">-t</span>] [<span style="font-weight: bold">-dis</span> [&lt;del&gt;]] [<span style="font-weight: bold">-m</span> [&lt;limit&gt;]] [<span style="font-weight: bold">-u</span>] [<span style="font-weight: bold">-i</span>] [<span style="font-weight: bold">-nopur</span>] [<span style="font-weight: bold">-n</span> &lt;type&gt;] [<span style="font-weight: bold">-l </span>&lt;libtype&gt;] [<span style="font-weight: bold">-s</span> &lt;separator&gt;] [<span style="font-weight: bold">-noslice</span>] [<span style="font-weight: bold">-p</span> &lt;prffile&gt;] [<span style="font-weight: bold">-o</span> &lt;verilog&lt;.v&gt;&gt;] [<span style="font-weight: bold">-d </span>&lt;delays[<span style="font-weight: bold">.sdf</span>]&gt;] [&lt;ncdfile[<span style="font-weight: bold">.ncd</span>]&gt;] {&lt;preference[<span style="font-weight: bold">.prf</span>]&gt;} </p><h5 id="ww1169899" class="HeadingRunIn"><span></span>LDBANNO Options</h5><p id="ww1170044" class="Body"><span></span>The table below contains descriptions of all valid options for LDBANNO.</p><div class="ww_skin_page_overflow"><table class="Format_A" cellspacing="0" summary=""><caption class="TableTitle" style="caption-side: top"><div id="ww1169903" class="TableTitle">LDBANNO Options</div></caption><tr><th style="border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1169907" class="CellHeading"><span></span>Option</div></th><th style="border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1169909" class="CellHeading"><span></span>Description</div></th></tr><tr><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1169916" class="CellBody" style="vertical-align: baseline"><span></span><span style="color: #000000; font-size: 9.0pt; font-style: normal; font-variant: normal; font-weight: bold; text-transform: none; vertical-align: baseline">-d </span><span style="font-size: 10.0pt; font-weight: normal">&lt;delays[</span><span style="font-size: 10.0pt">.sdf</span><span style="font-size: 10.0pt; font-weight: normal">]&gt;</span></div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1169918" class="CellBody"><span></span>Output delay file, defaults to &lt;ldbfile&gt;.sdf.</div></td></tr><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1169920" class="CellBody"><span></span>[<span class="GUI">-dis </span>[&lt;delay&gt;]] [<span class="GUI">-sig </span>&lt;sig_file&gt;]</div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1169922" class="CellBody"><span></span>The <span class="GUI">-dis</span> option distributes routing delays by splitting the signal and inserting buffers. The &lt;delay&gt; value represents the maximum delay number in picoseconds between each buffer (1000 ps by default)</div><div id="ww1169923" class="CellBody"><span></span>The <span class="GUI">-sig</span> option designates the use of a &lt;sigfile&gt; which is an ASCII file that contains all the top level signals to be split. One signal name can used per line.</div><div id="ww1169924" class="CellBody"><span></span>If <span class="GUI">-dis</span> is given but <span class="GUI">-sig</span> is absent, all top level signals will be distributed. These options will enable simulation of high frequency signals (e.g., clock signals), where the interconnection delay may be higher than the clock cycle. In such a case, that signal will be blocked in some simulators if the delay is not distributed. </div></td></tr><tr><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1169926" class="CellBody"><span></span><span class="GUI">-f</span> &lt;command_file&gt;</div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1169928" class="CellBody"><span></span>Execute command line arguments in the specified command_file. See <a href="../../Reference%20Guides/Command%20Line/Using_Command_Files.htm#ww1005054" title="Using Command Files">The –f Option</a>, <span class="Hyperlink"><a href="../../Reference%20Guides/Command%20Line/Using_Command_Files.htm#ww1005039" title="Using Command Files">Command File Example, </a></span>and <a href="../../Reference%20Guides/Command%20Line/Using_Command_Files.htm#ww1005052" title="Using Command Files">Using the Command File</a>. </div></td></tr><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1169939" class="CellBody" style="vertical-align: baseline"><span></span><span style="color: #000000; font-size: 9.0pt; font-style: normal; font-variant: normal; font-weight: bold; text-transform: none; vertical-align: baseline">-h </span><span style="font-weight: normal">[&lt;hdltype&gt;]</span></div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1169941" class="CellBody"><span></span>The -h help option on the command line can be specified for the values <span style="font-weight: bold">vhdl</span> or <span style="font-weight: bold">verlilog</span> as some options are limited by the hardware description language being used. </div></td></tr><tr><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1169943" class="CellBody" style="vertical-align: baseline"><span></span><span class="GUI">-i</span></div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1169945" class="CellBody"><span></span>Inserts a buffer at each block input that has interconnection delay on it. </div><div id="ww1169946" class="CellBody"><span></span><span class="GUI">Note</span>: This option is valid only when the netlist type is Verilog. It is similar to the “tipd” statement in a VITAL compliant model in VHDL, which can help you to debug the design by isolating the interconnection delay and pin-to-pin delay on each input.</div></td></tr><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1169948" class="CellBody" style="vertical-align: baseline"><span></span><span style="color: #000000; font-size: 9.0pt; font-style: normal; font-variant: normal; font-weight: bold; text-transform: none; vertical-align: baseline">-l </span><span style="font-weight: normal">&lt;libtype&gt;</span></div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1169950" class="CellBody"><span></span>The orca library is the default for both VHDL and Verilog.</div></td></tr><tr><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1169952" class="CellBody"><span></span><span style="font-weight: bold">-m</span> &lt;limit&gt;</div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1169954" class="CellBody"><span></span>Shortens the block names to a given character limit in terms of some numerical integer value. </div></td></tr><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1169956" class="CellBody" style="vertical-align: baseline"><span></span><span class="GUI">-min</span></div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1169958" class="CellBody"><span></span>Replaces all timing information for backannotation with the minimum timing for all paths. This option is used for simulation of hold time requirements. Separate simulations are required for hold time verification (<span class="GUI">-min</span> switch) and delay time verification (normal output).</div></td></tr><tr><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1169960" class="CellBody"><span></span><span class="GUI">-n</span> &lt;type&gt;</div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1169962" class="CellBody"><span></span>Specifies the netlist type for ldbanno to write out :</div><div id="ww1169963" class="CellBulleted"><span class="WebWorks_Number" style="width: 14.4pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Verilog generic verilog format with SDF delay file</div><div id="ww1169964" class="CellBulleted"><span class="WebWorks_Number" style="width: 14.4pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>VHDL generic VHDL format with SDF delay file</div><div id="ww1169965" class="CellBody"><span></span>So, accepted values are <span style="font-weight: bold">vhdl</span> and <span style="font-weight: bold">verilog</span>. Note that these values are not case sensitive. </div></td></tr><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1169967" class="CellBody" style="vertical-align: baseline"><span></span><span class="GUI">-neg</span></div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1169969" class="CellBody"><span></span>For better compatibility with simulators, all negative setup/hold delay numbers in the SDF file are set to 0 by default. This may cause some discrepancies between backannotation and the TRACE result. Use the new -neg option to get the negative numbers in the SDF file and backannotation will match the TRACE report. Ensure that the simulator is able to handle negative numbers in the SDF file.</div></td></tr><tr><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1169971" class="CellBody" style="vertical-align: baseline"><span></span><span style="color: #000000; font-size: 9.0pt; font-style: normal; font-variant: normal; font-weight: bold; text-transform: none; vertical-align: baseline">-nopur</span></div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1169973" class="CellBody"><span></span>Option prevents the writing of a PUR instance in the Verilog/VHDL backannotated netlst. You must instantiate it in the test bench. </div></td></tr><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1169975" class="CellBody" style="vertical-align: baseline"><span></span><span style="color: #000000; font-size: 9.0pt; font-style: normal; font-variant: normal; font-weight: bold; text-transform: none; vertical-align: baseline">-noslice</span></div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1169977" class="CellBody"><span></span>(optional) Verbose netlist option. If this option is excluded, a parameterized netlist format will be generated that is more compact in size and memory efficient within the simulator.</div></td></tr><tr><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1169979" class="CellBody"><span></span><span class="GUI">-o</span> &lt;netlist&gt;</div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1169981" class="CellBody"><span></span>(optional) The name of the output file. The extension used for each output depends on the type of netlist being written (specified with the <span class="GUI">-n</span> switch).</div></td></tr><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1169983" class="CellBody"><span></span><span style="font-weight: bold">-p</span> &lt;prffile&gt;</div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1169985" class="CellBody"><span></span>(optional) Preference file (only output load preferences are used).</div></td></tr><tr><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1169987" class="CellBody" style="vertical-align: baseline"><span></span><span style="color: #000000; font-size: 9.0pt; font-style: normal; font-variant: normal; font-weight: bold; text-transform: none; vertical-align: baseline">-pos</span></div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1169989" class="CellBody"><span></span>(LatticeSC/M) Writes out zero value for negative setup/hold time. </div></td></tr><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1169991" class="CellBody"><span></span><span class="GUI">-pre </span>&lt;prefix&gt;</div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1169993" class="CellBody"><span></span>(optional) Prefix to add to module names to make them unique for multi-chip simulation.</div></td></tr><tr><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1169995" class="CellBody" style="vertical-align: baseline"><span></span><span style="color: #000000; font-size: 9.0pt; font-style: normal; font-variant: normal; font-weight: bold; text-transform: none; vertical-align: baseline">-s </span><span style="font-weight: normal">&lt;separator&gt;</span></div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1169997" class="CellBody"><span></span>(&lt;type&gt;=Verilog) Hierarchy separator character.</div></td></tr><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1169999" class="CellBody" style="vertical-align: baseline"><span></span><span style="color: #000000; font-size: 9.0pt; font-style: normal; font-variant: normal; font-weight: bold; text-transform: none; vertical-align: baseline">-slice</span></div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1170001" class="CellBody"><span></span>(optional) Non-Verbose netlist option. If this option is included, a parameterized netlist format will be generated that is more compact in size and memory efficient within the simulator.</div></td></tr><tr><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1170003" class="CellBody"><span></span><span class="GUI">-sp</span> &lt;peformance grade&gt;</div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1170005" class="CellBody"><span></span>Re-target backannotation to a different peformance grade than the one used to create the .ncd file. You are limited to those peformance grades available for the port used in the .ncd file.</div></td></tr><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1170007" class="CellBody" style="vertical-align: baseline"><span></span><span style="color: #000000; font-size: 9.0pt; font-style: normal; font-variant: normal; font-weight: bold; text-transform: none; vertical-align: baseline">-sup</span></div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1170009" class="CellBody"><span></span>Suppresses custom design MACO block in SDF output.</div></td></tr><tr><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1170011" class="CellBody" style="vertical-align: baseline"><span></span><span style="color: #000000; font-size: 9.0pt; font-style: normal; font-variant: normal; font-weight: bold; text-transform: none; vertical-align: baseline">-t </span><span style="font-weight: normal">&lt;type&gt;</span></div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1170013" class="CellBody"><span></span>(&lt;type&gt;=VHDL) Target this VHDL file to Exemplar Time Explorer.</div><div id="ww1170014" class="CellBody"><span></span>(&lt;type&gt;=Verilog&gt;) Write a PrimeTime compatible Verilog file.</div></td></tr><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1170016" class="CellBody" style="vertical-align: baseline"><span></span><span style="color: #000000; font-size: 9.0pt; font-style: normal; font-variant: normal; font-weight: bold; text-transform: none; vertical-align: baseline">-tpath</span></div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1170018" class="CellBody"><span></span>Transport mode of path delay in VHDL. </div></td></tr><tr><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1170020" class="CellBody" style="vertical-align: baseline"><span></span><span style="color: #000000; font-size: 9.0pt; font-style: normal; font-variant: normal; font-weight: bold; text-transform: none; vertical-align: baseline">-u</span></div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1170022" class="CellBody"><span></span>Adds paths for top-level dangling nets. </div></td></tr><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1170024" class="CellBody" style="vertical-align: baseline"><span></span><span class="GUI">-w</span></div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1170026" class="CellBody"><span></span>Overwrite the output file(s).</div></td></tr><tr><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1170028" class="CellBody" style="vertical-align: baseline"><span></span><span style="color: #000000; font-size: 9.0pt; font-style: normal; font-variant: normal; font-weight: bold; text-transform: none; vertical-align: baseline">-x</span></div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1170030" class="CellBody"><span></span>If you use the <span class="GUI">-x</span> option, LDBANNO will place "X" notifiers in the output file on flip-flops with setup and/or hold time violations. This option is supported by all new Lattice FPGA families. </div><div id="ww1170031" class="CellBody"><span></span>(&lt;type&gt; = VHDL or Verilog) Write a trce cross-reference file.</div></td></tr><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1170033" class="CellBody" style="vertical-align: baseline"><span></span><span class="GUI">-z</span></div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1170035" class="CellBody"><span></span>Zero delay (do not calculate or write any delays). See Note for the <span class="GUI">-a</span> option.</div></td></tr><tr><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1170037" class="CellBody"><span></span>&lt;preffile[.<span class="GUI">prf</span>]&gt; </div></td><td style="background-color: #F3F3F3; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1170039" class="CellBody"><span></span>(optional) The preference file in .prf format. </div></td></tr><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1170041" class="CellBody"><span></span>&lt;ncdfile[.<span class="GUI">ncd</span>]&gt;</div></td><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 0.5pt; padding-bottom: 0px; padding-left: 10px; padding-right: 10px; padding-top: 4px; vertical-align: top"><div id="ww1170043" class="CellBody"><span></span>The input design file is a mapped and partially or fully placed and/or routed design in .ncd format. </div></td></tr></table></div><h5 id="ww1170046" class="HeadingRunIn"><span></span>Examples</h5><p id="ww1170047" class="Body"><span></span>Following are a few examples of LDBANNO command lines and a description of what each does.</p><h5 id="ww1170048" class="HeadingRunIn"><span></span>Example 1</h5><p id="ww1170049" class="Body"><span></span>The following command back annotates design.ncd and generates a Verilog file design.v and an SDF file design.sdf. If the target files exist, they will be overwritten.</p><p id="ww1170050" class="Body"><span></span>ldbanno -w -n verilog design.ncd </p><h5 id="ww1170051" class="HeadingRunIn"><span></span>Example 2</h5><p id="ww1170052" class="BodyAfterHead"><span></span>The following command back annotates design.ncd and generates a VHDL file backanno.vhd and an SDF file backanno.sdf. Any signal in the design that has an interconnection delay greater than 2000 ps (2 ns) will be split and a series of buffers will be inserted. The maximum interconnection delay between each buffer would be 2000 ps.</p><pre id="ww1170053" class="Code">ldbanno -dis 2000 -n vhdl -o backanno design.ncd </pre><h5 id="ww1170054" class="HeadingRunIn"><span></span>Example 3</h5><p id="ww1170055" class="BodyAfterHead"><span></span>The following command re-targets backannotation to peformance grade -2, and puts a buffer at each block input to isolate the interconnection delay (ends at that input) and the pin to pin delay (starts from that input).</p><pre id="ww1170056" class="Code">ldbanno -sp 2 -i -n verilog design.ncd </pre><h5 id="ww1170057" class="HeadingRunIn"><span></span>Example 4</h5><p id="ww1170058" class="Body"><span></span>The following command generates Verilog netlist and SDF files without setting the negative setup/hold delays to 0:</p><pre id="ww1170059" class="Code">ldbanno -neg -n verilog design.ncd</pre><h5 id="ww1170060" class="HeadingRunIn"><span></span>See Also</h5><div id="ww1161027" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span style="color: #196bff; font-size: 10.0pt; font-style: normal; font-variant: normal; font-weight: normal; text-transform: none; vertical-align: baseline"><a href="../../Reference%20Guides/Command%20Line/Command_Line_Data_Flow.htm#ww1001364" title="Command Line Data Flow">Command Line Data Flow</a></span></div><div id="ww1170072" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span style="color: #196bff; font-size: 10.0pt; font-style: normal; font-variant: normal; font-weight: normal; text-transform: none; vertical-align: baseline"><a href="../../Reference%20Guides/Command%20Line/command_line_ref.htm#ww1159263" title="Command Line Reference Guide">Command Line Program Overview</a></span></div></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>