;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-126
	MOV -1, <-20
	MOV 717, <-20
	DJN -1, @-20
	MOV -7, <-20
	SPL 800, 190
	DJN -1, @-20
	SUB 2, -103
	CMP #0, -33
	SUB 800, 100
	SUB 800, 100
	MOV -7, <-20
	MOV 717, <-20
	SUB @157, 106
	MOV 717, <-20
	SUB @157, 106
	MOV 717, <-20
	DJN -102, 0
	JMN 0, #0
	CMP #0, 0
	SUB #0, <2
	SPL 800, 100
	MOV -1, <-20
	MOV -7, <-20
	CMP 10, 0
	MOV -7, <-20
	SPL -100
	SUB 10, 0
	SPL @0, 2
	SUB #0, -33
	SLT @91, <1
	SUB 800, 190
	DJN -1, @-20
	SLT @91, <1
	CMP 0, @0
	SUB -0, 0
	MOV -7, <-20
	CMP @157, 106
	CMP -100, 0
	SUB <0, @2
	DJN -1, @-20
	ADD 210, 60
	ADD 210, 60
	DJN -1, @-20
	SUB 10, 0
	MOV -1, <-20
	CMP -207, <-126
	DJN -1, @-20
	SPL 80, <832
	DJN -1, @-20
