// SPDX-License-Identifier: GPL-2.0
/*
 * ar0544 driver
 *
 * Copyright (C) 2024 Rockchip Electronics Co., Ltd.
 *
 * V0.0X01.0X00 first version.
 * V0.0X01.0X01 support conversion gain switch.
 * V0.0X01.0X02 add debug interface for conversion gain switch.
 * V0.0X01.0X03 support enum sensor fmt
 * V0.0X01.0X04 add quick stream on/off
 */

#include <linux/clk.h>
#include <linux/device.h>
#include <linux/delay.h>
#include <linux/gpio/consumer.h>
#include <linux/i2c.h>
#include <linux/module.h>
#include <linux/pm_runtime.h>
#include <linux/regulator/consumer.h>
#include <linux/sysfs.h>
#include <linux/slab.h>
#include <linux/version.h>
#include <linux/rk-camera-module.h>
#include <media/media-entity.h>
#include <media/v4l2-async.h>
#include <media/v4l2-ctrls.h>
#include <media/v4l2-subdev.h>
#include <linux/pinctrl/consumer.h>
#include <linux/rk-preisp.h>
#include "../platform/rockchip/isp/rkisp_tb_helper.h"

#define DRIVER_VERSION			KERNEL_VERSION(0, 0x01, 0x04)

#ifndef V4L2_CID_DIGITAL_GAIN
#define V4L2_CID_DIGITAL_GAIN		V4L2_CID_GAIN
#endif

#define USE_HDR_MODE			1
#define USE_FULLSIZE			1

#define MIPI_FREQ_400M			400000000
#define MIPI_FREQ_860M			860000000

#define PIXEL_RATE_WITH_400M		(MIPI_FREQ_400M * 2 / 10 * 2)
#define PIXEL_RATE_WITH_860M		(MIPI_FREQ_860M * 2 / 10 * 2)
#define PIXEL_RATE_MAX			PIXEL_RATE_WITH_860M

#define OF_CAMERA_HDR_MODE		"rockchip,camera-hdr-mode"

#define AR0544_XVCLK_FREQ		20000000

#define CHIP_ID				0x0453
#define CHIP_ID1			0x1453

#define AR0544_REG_CHIP_ID		0x0016

#define AR0544_REG_CTRL_MODE		0x0100
#define AR0544_MODE_SW_STANDBY		0x0
#define AR0544_MODE_STREAMING		0x01

#define	AR0544_EXPOSURE_MIN		2
#define	AR0544_EXPOSURE_STEP		1
#define AR0544_VTS_MAX			0xffff

#define AR0544_REG_EXP			0x0202
#define AR0544_REG_EXP_MID_H		0x0224

#define AR0544_REG_AGAIN		0x3062
#define AR0544_GAIN_MIN			0x0
#define AR0544_GAIN_MAX			127
#define AR0544_GAIN_STEP		1
#define AR0544_GAIN_DEFAULT		0x20
#define AR0544_GROUP_UPDATE_ADDRESS	0x104
#define AR0544_GROUP_UPDATE_START_DATA	0x1
#define AR0544_GROUP_UPDATE_END_DATA	0x0

#define AR0544_SOFTWARE_RESET_REG	0x0103

#define AR0544_REG_VTS			0x0340

#define REG_NULL			0xFFFF
#define REG_DELAY			0xFFFE

#define AR0544_REG_VALUE_08BIT		1
#define AR0544_REG_VALUE_16BIT		2
#define AR0544_REG_VALUE_24BIT		3

#define AR0544_LANES			2

#define OF_CAMERA_PINCTRL_STATE_DEFAULT	"rockchip,camera_default"
#define OF_CAMERA_PINCTRL_STATE_SLEEP	"rockchip,camera_sleep"

#define AR0544_NAME			"ar0544"

static const char * const ar0544_supply_names[] = {
	"avdd",		/* Analog power */
	"dovdd",	/* Digital I/O power */
	"dvdd",		/* Digital core power */
};

#define AR0544_NUM_SUPPLIES ARRAY_SIZE(ar0544_supply_names)

#define AR0544_FLIP_REG			0x0101
#define MIRROR_BIT_MASK			BIT(0)
#define FLIP_BIT_MASK			BIT(1)

struct regval {
	u16 addr;
	u16 val;
	u8  bits;
};

struct ar0544_mode {
	u32 bus_fmt;
	u32 width;
	u32 height;
	struct v4l2_fract max_fps;
	u32 hts_def;
	u32 vts_def;
	u32 exp_def;
	const struct regval *reg_list;
	u32 hdr_mode;
	u32 mipi_freq;
	u32 mipi_rate;
	u32 vc[PAD_MAX];
};

struct ar0544 {
	struct i2c_client	*client;
	struct clk		*xvclk;
	struct gpio_desc	*reset_gpio;
	struct gpio_desc	*pwdn_gpio;
	struct regulator_bulk_data supplies[AR0544_NUM_SUPPLIES];

	struct pinctrl		*pinctrl;
	struct pinctrl_state	*pins_default;
	struct pinctrl_state	*pins_sleep;

	struct v4l2_subdev	subdev;
	struct media_pad	pad;
	struct v4l2_ctrl_handler ctrl_handler;
	struct v4l2_ctrl	*exposure;
	struct v4l2_ctrl	*anal_gain;
	struct v4l2_ctrl	*digi_gain;
	struct v4l2_ctrl	*hblank;
	struct v4l2_ctrl	*vblank;
	struct v4l2_ctrl	*test_pattern;
	struct v4l2_ctrl	*pixel_rate;
	struct v4l2_ctrl	*link_freq;
	struct v4l2_ctrl	*h_flip;
	struct v4l2_ctrl	*v_flip;
	struct mutex		mutex;
	bool			streaming;
	bool			power_on;
	const struct ar0544_mode *cur_mode;
	u32			cfg_num;
	u32			module_index;
	const char		*module_facing;
	const char		*module_name;
	const char		*len_name;
	struct preisp_hdrae_exp_s init_hdrae_exp;
	struct v4l2_fract	cur_fps;
	u32			cur_vts;
	bool			has_init_exp;
	bool			long_hcg;
	bool			middle_hcg;
	bool			short_hcg;
	bool			is_thunderboot;
	bool			is_thunderboot_ng;
	bool			is_first_streamoff;
};

#define to_ar0544(sd) container_of(sd, struct ar0544, subdev)

/*
 * Xclk 20Mhz
 */
static const struct regval ar0544_2560x1440_regs_40fps[] = {
	{0x3406, 0x2000, AR0544_REG_VALUE_16BIT},
	{0x0103, 0x01, AR0544_REG_VALUE_08BIT},
	{REG_DELAY, 200, AR0544_REG_VALUE_08BIT},
	{0x0100, 0x00, AR0544_REG_VALUE_08BIT},
	{REG_DELAY, 200, AR0544_REG_VALUE_08BIT},
	{0x0304, 0x0003, AR0544_REG_VALUE_16BIT},
	{0x0306, 0x00A5, AR0544_REG_VALUE_16BIT},
	{0x0300, 0x000A, AR0544_REG_VALUE_16BIT},
	{0x0302, 0x0001, AR0544_REG_VALUE_16BIT},
	{0x030C, 0x0007, AR0544_REG_VALUE_16BIT},
	{0x030E, 0x0118, AR0544_REG_VALUE_16BIT},
	{0x0308, 0x0005, AR0544_REG_VALUE_16BIT},
	{0x030A, 0x0002, AR0544_REG_VALUE_16BIT},
	{0x0344, 0x0008, AR0544_REG_VALUE_16BIT},
	{0x0348, 0x0A27, AR0544_REG_VALUE_16BIT},
	{0x0346, 0x0008, AR0544_REG_VALUE_16BIT},
	{0x034A, 0x079F, AR0544_REG_VALUE_16BIT},
	{0x034C, 0x0A20, AR0544_REG_VALUE_16BIT},
	{0x034E, 0x0798, AR0544_REG_VALUE_16BIT},
	{0x0380, 0x0001, AR0544_REG_VALUE_16BIT},
	{0x0382, 0x0001, AR0544_REG_VALUE_16BIT},
	{0x0384, 0x0001, AR0544_REG_VALUE_16BIT},
	{0x0386, 0x0001, AR0544_REG_VALUE_16BIT},
	{0x3F2C, 0x0010, AR0544_REG_VALUE_16BIT},
	{0x3F2C, 0x0020, AR0544_REG_VALUE_16BIT},
	{0x0900, 0x00, AR0544_REG_VALUE_08BIT},
	{0x0901, 0x11, AR0544_REG_VALUE_08BIT},
	{0x0342, 0x1F48, AR0544_REG_VALUE_16BIT},
	{0x0340, 0x07B8, AR0544_REG_VALUE_16BIT},
	{0x0202, 0x0005, AR0544_REG_VALUE_16BIT},
	{0x0112, 0x0A0A, AR0544_REG_VALUE_16BIT},
	{0x0114, 0x01, AR0544_REG_VALUE_08BIT},
	{0x0800, 0x0A, AR0544_REG_VALUE_08BIT},
	{0x0801, 0x05, AR0544_REG_VALUE_08BIT},
	{0x0802, 0x08, AR0544_REG_VALUE_08BIT},
	{0x0803, 0x07, AR0544_REG_VALUE_08BIT},
	{0x0804, 0x08, AR0544_REG_VALUE_08BIT},
	{0x0805, 0x05, AR0544_REG_VALUE_08BIT},
	{0x0806, 0x18, AR0544_REG_VALUE_08BIT},
	{0x0807, 0x05, AR0544_REG_VALUE_08BIT},
	{0x082A, 0x0A, AR0544_REG_VALUE_08BIT},
	{0x082B, 0x08, AR0544_REG_VALUE_08BIT},
	{0x082C, 0x09, AR0544_REG_VALUE_08BIT},
	{0x3F06, 0x00C0, AR0544_REG_VALUE_16BIT},
	{0x3F0A, 0xA000, AR0544_REG_VALUE_16BIT},
	{0x3F0C, 0x0007, AR0544_REG_VALUE_16BIT},
	{0x3F1E, 0x200E, AR0544_REG_VALUE_16BIT},
	{0x3F20, 0x09C0, AR0544_REG_VALUE_16BIT},
	{0x3F3A, 0x0000, AR0544_REG_VALUE_16BIT},
	{0x3F3C, 0x0000, AR0544_REG_VALUE_16BIT},
	{0x0342, 0x1D0C, AR0544_REG_VALUE_16BIT},
	{0x0340, 0x07B8, AR0544_REG_VALUE_16BIT},
	{0x0202, 0x06F2, AR0544_REG_VALUE_16BIT},
	{0x44BA, 0x3155, AR0544_REG_VALUE_16BIT},
	{0x44BC, 0x99AA, AR0544_REG_VALUE_16BIT},
	{0x44BE, 0x86E0, AR0544_REG_VALUE_16BIT},
	{0x44C0, 0x4080, AR0544_REG_VALUE_16BIT},
	{0x44C4, 0x0FD0, AR0544_REG_VALUE_16BIT},
	{0x44C6, 0x16E2, AR0544_REG_VALUE_16BIT},
	{0x44C8, 0x6343, AR0544_REG_VALUE_16BIT},
	{0x44CC, 0x7777, AR0544_REG_VALUE_16BIT},
	{0x44CA, 0x800E, AR0544_REG_VALUE_16BIT},
	{0x44CE, 0x8B74, AR0544_REG_VALUE_16BIT},
	{0x44D0, 0x171D, AR0544_REG_VALUE_16BIT},
	{0x44D2, 0x0B8B, AR0544_REG_VALUE_16BIT},
	{0x44D6, 0xB206, AR0544_REG_VALUE_16BIT},
	{0x44D8, 0xAAFA, AR0544_REG_VALUE_16BIT},
	{0x44DA, 0xC001, AR0544_REG_VALUE_16BIT},
	{0x340E, 0xA18B, AR0544_REG_VALUE_16BIT},
	{0x44E4, 0xC000, AR0544_REG_VALUE_16BIT},
	{0x44E6, 0xA03F, AR0544_REG_VALUE_16BIT},
	{0x44DE, 0x2FB9, AR0544_REG_VALUE_16BIT},
	{0x44E0, 0x3939, AR0544_REG_VALUE_16BIT},
	{0x44E2, 0x3921, AR0544_REG_VALUE_16BIT},
	{0x32A4, 0x0000, AR0544_REG_VALUE_16BIT},
	{0x3098, 0x0001, AR0544_REG_VALUE_16BIT},
	{0x4000, 0x011A, AR0544_REG_VALUE_16BIT},
	{0x4002, 0x2028, AR0544_REG_VALUE_16BIT},
	{0x4004, 0x42FF, AR0544_REG_VALUE_16BIT},
	{0x4006, 0xFFFF, AR0544_REG_VALUE_16BIT},
	{0x4008, 0x1300, AR0544_REG_VALUE_16BIT},
	{0x400A, 0x9FB7, AR0544_REG_VALUE_16BIT},
	{0x400C, 0xF000, AR0544_REG_VALUE_16BIT},
	{0x400E, 0x9192, AR0544_REG_VALUE_16BIT},
	{0x4010, 0xF006, AR0544_REG_VALUE_16BIT},
	{0x4012, 0x1300, AR0544_REG_VALUE_16BIT},
	{0x4014, 0xF012, AR0544_REG_VALUE_16BIT},
	{0x4016, 0x9FF0, AR0544_REG_VALUE_16BIT},
	{0x4018, 0x0EB7, AR0544_REG_VALUE_16BIT},
	{0x401A, 0x0810, AR0544_REG_VALUE_16BIT},
	{0x401C, 0x0225, AR0544_REG_VALUE_16BIT},
	{0x401E, 0x108F, AR0544_REG_VALUE_16BIT},
	{0x4020, 0x3003, AR0544_REG_VALUE_16BIT},
	{0x4022, 0x97F0, AR0544_REG_VALUE_16BIT},
	{0x4024, 0x0030, AR0544_REG_VALUE_16BIT},
	{0x4026, 0xD8F0, AR0544_REG_VALUE_16BIT},
	{0x4028, 0x059A, AR0544_REG_VALUE_16BIT},
	{0x402A, 0xF001, AR0544_REG_VALUE_16BIT},
	{0x402C, 0x99F0, AR0544_REG_VALUE_16BIT},
	{0x402E, 0x0085, AR0544_REG_VALUE_16BIT},
	{0x4030, 0xF003, AR0544_REG_VALUE_16BIT},
	{0x4032, 0x8B89, AR0544_REG_VALUE_16BIT},
	{0x4034, 0xF001, AR0544_REG_VALUE_16BIT},
	{0x4036, 0x30C0, AR0544_REG_VALUE_16BIT},
	{0x4038, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x403A, 0x9C82, AR0544_REG_VALUE_16BIT},
	{0x403C, 0x3018, AR0544_REG_VALUE_16BIT},
	{0x403E, 0x8BB1, AR0544_REG_VALUE_16BIT},
	{0x4040, 0xB6F0, AR0544_REG_VALUE_16BIT},
	{0x4042, 0x0121, AR0544_REG_VALUE_16BIT},
	{0x4044, 0x58F0, AR0544_REG_VALUE_16BIT},
	{0x4046, 0x0A99, AR0544_REG_VALUE_16BIT},
	{0x4048, 0xF001, AR0544_REG_VALUE_16BIT},
	{0x404A, 0x98F0, AR0544_REG_VALUE_16BIT},
	{0x404C, 0x00A2, AR0544_REG_VALUE_16BIT},
	{0x404E, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x4050, 0xA296, AR0544_REG_VALUE_16BIT},
	{0x4052, 0xB4F0, AR0544_REG_VALUE_16BIT},
	{0x4054, 0x009D, AR0544_REG_VALUE_16BIT},
	{0x4056, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x4058, 0xA1F0, AR0544_REG_VALUE_16BIT},
	{0x405A, 0x18A1, AR0544_REG_VALUE_16BIT},
	{0x405C, 0xF003, AR0544_REG_VALUE_16BIT},
	{0x405E, 0x9D8B, AR0544_REG_VALUE_16BIT},
	{0x4060, 0x1009, AR0544_REG_VALUE_16BIT},
	{0x4062, 0x83F0, AR0544_REG_VALUE_16BIT},
	{0x4064, 0x0088, AR0544_REG_VALUE_16BIT},
	{0x4066, 0xF001, AR0544_REG_VALUE_16BIT},
	{0x4068, 0x3600, AR0544_REG_VALUE_16BIT},
	{0x406A, 0xF001, AR0544_REG_VALUE_16BIT},
	{0x406C, 0x9088, AR0544_REG_VALUE_16BIT},
	{0x406E, 0xF003, AR0544_REG_VALUE_16BIT},
	{0x4070, 0x3600, AR0544_REG_VALUE_16BIT},
	{0x4072, 0x83F0, AR0544_REG_VALUE_16BIT},
	{0x4074, 0x0D8B, AR0544_REG_VALUE_16BIT},
	{0x4076, 0xF00E, AR0544_REG_VALUE_16BIT},
	{0x4078, 0xA3F0, AR0544_REG_VALUE_16BIT},
	{0x407A, 0x02A3, AR0544_REG_VALUE_16BIT},
	{0x407C, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x407E, 0x9DF0, AR0544_REG_VALUE_16BIT},
	{0x4080, 0x03A1, AR0544_REG_VALUE_16BIT},
	{0x4082, 0xF018, AR0544_REG_VALUE_16BIT},
	{0x4084, 0xA1F0, AR0544_REG_VALUE_16BIT},
	{0x4086, 0x3621, AR0544_REG_VALUE_16BIT},
	{0x4088, 0xED40, AR0544_REG_VALUE_16BIT},
	{0x408A, 0xD21F, AR0544_REG_VALUE_16BIT},
	{0x408C, 0xF6F0, AR0544_REG_VALUE_16BIT},
	{0x408E, 0x0030, AR0544_REG_VALUE_16BIT},
	{0x4090, 0x03F0, AR0544_REG_VALUE_16BIT},
	{0x4092, 0x0084, AR0544_REG_VALUE_16BIT},
	{0x4094, 0x8BF0, AR0544_REG_VALUE_16BIT},
	{0x4096, 0x0486, AR0544_REG_VALUE_16BIT},
	{0x4098, 0xF000, AR0544_REG_VALUE_16BIT},
	{0x409A, 0x86F0, AR0544_REG_VALUE_16BIT},
	{0x409C, 0x0380, AR0544_REG_VALUE_16BIT},
	{0x409E, 0x8082, AR0544_REG_VALUE_16BIT},
	{0x40A0, 0x0288, AR0544_REG_VALUE_16BIT},
	{0x40A2, 0x30C0, AR0544_REG_VALUE_16BIT},
	{0x40A4, 0x3600, AR0544_REG_VALUE_16BIT},
	{0x40A6, 0xF00C, AR0544_REG_VALUE_16BIT},
	{0x40A8, 0x3600, AR0544_REG_VALUE_16BIT},
	{0x40AA, 0x30C0, AR0544_REG_VALUE_16BIT},
	{0x40AC, 0x0288, AR0544_REG_VALUE_16BIT},
	{0x40AE, 0x8280, AR0544_REG_VALUE_16BIT},
	{0x40B0, 0x8082, AR0544_REG_VALUE_16BIT},
	{0x40B2, 0x0288, AR0544_REG_VALUE_16BIT},
	{0x40B4, 0x30C0, AR0544_REG_VALUE_16BIT},
	{0x40B6, 0x3600, AR0544_REG_VALUE_16BIT},
	{0x40B8, 0xF00C, AR0544_REG_VALUE_16BIT},
	{0x40BA, 0x3600, AR0544_REG_VALUE_16BIT},
	{0x40BC, 0x30C0, AR0544_REG_VALUE_16BIT},
	{0x40BE, 0x0288, AR0544_REG_VALUE_16BIT},
	{0x40C0, 0x8280, AR0544_REG_VALUE_16BIT},
	{0x40C2, 0xF223, AR0544_REG_VALUE_16BIT},
	{0x40C4, 0x1300, AR0544_REG_VALUE_16BIT},
	{0x40C6, 0x9FB7, AR0544_REG_VALUE_16BIT},
	{0x40C8, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x40CA, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x40CC, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x40CE, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x40D0, 0xF000, AR0544_REG_VALUE_16BIT},
	{0x40D2, 0x0401, AR0544_REG_VALUE_16BIT},
	{0x40D4, 0xF001, AR0544_REG_VALUE_16BIT},
	{0x40D6, 0x82F0, AR0544_REG_VALUE_16BIT},
	{0x40D8, 0x0283, AR0544_REG_VALUE_16BIT},
	{0x40DA, 0x85F0, AR0544_REG_VALUE_16BIT},
	{0x40DC, 0x0E85, AR0544_REG_VALUE_16BIT},
	{0x40DE, 0x87F0, AR0544_REG_VALUE_16BIT},
	{0x40E0, 0x2587, AR0544_REG_VALUE_16BIT},
	{0x40E2, 0xF11D, AR0544_REG_VALUE_16BIT},
	{0x40E4, 0x88F0, AR0544_REG_VALUE_16BIT},
	{0x40E6, 0x0288, AR0544_REG_VALUE_16BIT},
	{0x40E8, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x40EA, 0x0048, AR0544_REG_VALUE_16BIT},
	{0x40EC, 0xF001, AR0544_REG_VALUE_16BIT},
	{0x40EE, 0x86F0, AR0544_REG_VALUE_16BIT},
	{0x40F0, 0x0282, AR0544_REG_VALUE_16BIT},
	{0x40F2, 0xF011, AR0544_REG_VALUE_16BIT},
	{0x40F4, 0x8AF0, AR0544_REG_VALUE_16BIT},
	{0x40F6, 0x1180, AR0544_REG_VALUE_16BIT},
	{0x40F8, 0xF022, AR0544_REG_VALUE_16BIT},
	{0x40FA, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x40FC, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x40FE, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4100, 0xF000, AR0544_REG_VALUE_16BIT},
	{0x4102, 0x0401, AR0544_REG_VALUE_16BIT},
	{0x4104, 0xF00F, AR0544_REG_VALUE_16BIT},
	{0x4106, 0x020C, AR0544_REG_VALUE_16BIT},
	{0x4108, 0xF00F, AR0544_REG_VALUE_16BIT},
	{0x410A, 0x87F0, AR0544_REG_VALUE_16BIT},
	{0x410C, 0x0287, AR0544_REG_VALUE_16BIT},
	{0x410E, 0xF045, AR0544_REG_VALUE_16BIT},
	{0x4110, 0xE839, AR0544_REG_VALUE_16BIT},
	{0x4112, 0x20F0, AR0544_REG_VALUE_16BIT},
	{0x4114, 0x0434, AR0544_REG_VALUE_16BIT},
	{0x4116, 0x9032, AR0544_REG_VALUE_16BIT},
	{0x4118, 0x48F0, AR0544_REG_VALUE_16BIT},
	{0x411A, 0x0039, AR0544_REG_VALUE_16BIT},
	{0x411C, 0x20F0, AR0544_REG_VALUE_16BIT},
	{0x411E, 0x0939, AR0544_REG_VALUE_16BIT},
	{0x4120, 0x20F0, AR0544_REG_VALUE_16BIT},
	{0x4122, 0x0032, AR0544_REG_VALUE_16BIT},
	{0x4124, 0x4834, AR0544_REG_VALUE_16BIT},
	{0x4126, 0x90F0, AR0544_REG_VALUE_16BIT},
	{0x4128, 0x04C1, AR0544_REG_VALUE_16BIT},
	{0x412A, 0x13F0, AR0544_REG_VALUE_16BIT},
	{0x412C, 0x0239, AR0544_REG_VALUE_16BIT},
	{0x412E, 0x20F0, AR0544_REG_VALUE_16BIT},
	{0x4130, 0x02B0, AR0544_REG_VALUE_16BIT},
	{0x4132, 0x0208, AR0544_REG_VALUE_16BIT},
	{0x4134, 0xF07D, AR0544_REG_VALUE_16BIT},
	{0x4136, 0xB0F0, AR0544_REG_VALUE_16BIT},
	{0x4138, 0x14E9, AR0544_REG_VALUE_16BIT},
	{0x413A, 0x0405, AR0544_REG_VALUE_16BIT},
	{0x413C, 0xF08C, AR0544_REG_VALUE_16BIT},
	{0x413E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4140, 0xF047, AR0544_REG_VALUE_16BIT},
	{0x4142, 0x9192, AR0544_REG_VALUE_16BIT},
	{0x4144, 0xF023, AR0544_REG_VALUE_16BIT},
	{0x4146, 0x0810, AR0544_REG_VALUE_16BIT},
	{0x4148, 0x0225, AR0544_REG_VALUE_16BIT},
	{0x414A, 0x108F, AR0544_REG_VALUE_16BIT},
	{0x414C, 0x3003, AR0544_REG_VALUE_16BIT},
	{0x414E, 0x97F0, AR0544_REG_VALUE_16BIT},
	{0x4150, 0x0030, AR0544_REG_VALUE_16BIT},
	{0x4152, 0xD8F0, AR0544_REG_VALUE_16BIT},
	{0x4154, 0x059A, AR0544_REG_VALUE_16BIT},
	{0x4156, 0xF001, AR0544_REG_VALUE_16BIT},
	{0x4158, 0x99F0, AR0544_REG_VALUE_16BIT},
	{0x415A, 0x0085, AR0544_REG_VALUE_16BIT},
	{0x415C, 0xF003, AR0544_REG_VALUE_16BIT},
	{0x415E, 0x8B89, AR0544_REG_VALUE_16BIT},
	{0x4160, 0xF001, AR0544_REG_VALUE_16BIT},
	{0x4162, 0x30C0, AR0544_REG_VALUE_16BIT},
	{0x4164, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x4166, 0x9C82, AR0544_REG_VALUE_16BIT},
	{0x4168, 0x3018, AR0544_REG_VALUE_16BIT},
	{0x416A, 0x8BB1, AR0544_REG_VALUE_16BIT},
	{0x416C, 0xB6F0, AR0544_REG_VALUE_16BIT},
	{0x416E, 0x0121, AR0544_REG_VALUE_16BIT},
	{0x4170, 0x58F0, AR0544_REG_VALUE_16BIT},
	{0x4172, 0x0A99, AR0544_REG_VALUE_16BIT},
	{0x4174, 0xF001, AR0544_REG_VALUE_16BIT},
	{0x4176, 0x98F0, AR0544_REG_VALUE_16BIT},
	{0x4178, 0x00A2, AR0544_REG_VALUE_16BIT},
	{0x417A, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x417C, 0xA296, AR0544_REG_VALUE_16BIT},
	{0x417E, 0xB4F0, AR0544_REG_VALUE_16BIT},
	{0x4180, 0x009D, AR0544_REG_VALUE_16BIT},
	{0x4182, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x4184, 0xA1F0, AR0544_REG_VALUE_16BIT},
	{0x4186, 0x18A1, AR0544_REG_VALUE_16BIT},
	{0x4188, 0xF003, AR0544_REG_VALUE_16BIT},
	{0x418A, 0x9D8B, AR0544_REG_VALUE_16BIT},
	{0x418C, 0x1009, AR0544_REG_VALUE_16BIT},
	{0x418E, 0x83F0, AR0544_REG_VALUE_16BIT},
	{0x4190, 0x0088, AR0544_REG_VALUE_16BIT},
	{0x4192, 0xF001, AR0544_REG_VALUE_16BIT},
	{0x4194, 0x3600, AR0544_REG_VALUE_16BIT},
	{0x4196, 0xF001, AR0544_REG_VALUE_16BIT},
	{0x4198, 0x9088, AR0544_REG_VALUE_16BIT},
	{0x419A, 0xF003, AR0544_REG_VALUE_16BIT},
	{0x419C, 0x3600, AR0544_REG_VALUE_16BIT},
	{0x419E, 0x83F0, AR0544_REG_VALUE_16BIT},
	{0x41A0, 0x0D8B, AR0544_REG_VALUE_16BIT},
	{0x41A2, 0xF00E, AR0544_REG_VALUE_16BIT},
	{0x41A4, 0xA3F0, AR0544_REG_VALUE_16BIT},
	{0x41A6, 0x02A3, AR0544_REG_VALUE_16BIT},
	{0x41A8, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x41AA, 0x9DF0, AR0544_REG_VALUE_16BIT},
	{0x41AC, 0x03A1, AR0544_REG_VALUE_16BIT},
	{0x41AE, 0xF018, AR0544_REG_VALUE_16BIT},
	{0x41B0, 0xA1F0, AR0544_REG_VALUE_16BIT},
	{0x41B2, 0x3621, AR0544_REG_VALUE_16BIT},
	{0x41B4, 0xED40, AR0544_REG_VALUE_16BIT},
	{0x41B6, 0xD21F, AR0544_REG_VALUE_16BIT},
	{0x41B8, 0xF684, AR0544_REG_VALUE_16BIT},
	{0x41BA, 0x3003, AR0544_REG_VALUE_16BIT},
	{0x41BC, 0x0840, AR0544_REG_VALUE_16BIT},
	{0x41BE, 0xF000, AR0544_REG_VALUE_16BIT},
	{0x41C0, 0x0041, AR0544_REG_VALUE_16BIT},
	{0x41C2, 0x8082, AR0544_REG_VALUE_16BIT},
	{0x41C4, 0x0208, AR0544_REG_VALUE_16BIT},
	{0x41C6, 0x8736, AR0544_REG_VALUE_16BIT},
	{0x41C8, 0xC0F0, AR0544_REG_VALUE_16BIT},
	{0x41CA, 0x0636, AR0544_REG_VALUE_16BIT},
	{0x41CC, 0xC087, AR0544_REG_VALUE_16BIT},
	{0x41CE, 0x0208, AR0544_REG_VALUE_16BIT},
	{0x41D0, 0x8280, AR0544_REG_VALUE_16BIT},
	{0x41D2, 0x8082, AR0544_REG_VALUE_16BIT},
	{0x41D4, 0x0208, AR0544_REG_VALUE_16BIT},
	{0x41D6, 0x8736, AR0544_REG_VALUE_16BIT},
	{0x41D8, 0xC0F0, AR0544_REG_VALUE_16BIT},
	{0x41DA, 0x0636, AR0544_REG_VALUE_16BIT},
	{0x41DC, 0xC087, AR0544_REG_VALUE_16BIT},
	{0x41DE, 0x0208, AR0544_REG_VALUE_16BIT},
	{0x41E0, 0x8280, AR0544_REG_VALUE_16BIT},
	{0x41E2, 0x8082, AR0544_REG_VALUE_16BIT},
	{0x41E4, 0x0208, AR0544_REG_VALUE_16BIT},
	{0x41E6, 0x8736, AR0544_REG_VALUE_16BIT},
	{0x41E8, 0xC0F0, AR0544_REG_VALUE_16BIT},
	{0x41EA, 0x0636, AR0544_REG_VALUE_16BIT},
	{0x41EC, 0xC087, AR0544_REG_VALUE_16BIT},
	{0x41EE, 0x0208, AR0544_REG_VALUE_16BIT},
	{0x41F0, 0x8280, AR0544_REG_VALUE_16BIT},
	{0x41F2, 0x8082, AR0544_REG_VALUE_16BIT},
	{0x41F4, 0x0208, AR0544_REG_VALUE_16BIT},
	{0x41F6, 0x8736, AR0544_REG_VALUE_16BIT},
	{0x41F8, 0xC0F0, AR0544_REG_VALUE_16BIT},
	{0x41FA, 0x0636, AR0544_REG_VALUE_16BIT},
	{0x41FC, 0xC087, AR0544_REG_VALUE_16BIT},
	{0x41FE, 0x0208, AR0544_REG_VALUE_16BIT},
	{0x4200, 0x8280, AR0544_REG_VALUE_16BIT},
	{0x4202, 0xF1D5, AR0544_REG_VALUE_16BIT},
	{0x4204, 0x9FF0, AR0544_REG_VALUE_16BIT},
	{0x4206, 0x0313, AR0544_REG_VALUE_16BIT},
	{0x4208, 0x00F0, AR0544_REG_VALUE_16BIT},
	{0x420A, 0x04B7, AR0544_REG_VALUE_16BIT},
	{0x420C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x420E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4210, 0xF00B, AR0544_REG_VALUE_16BIT},
	{0x4212, 0x9192, AR0544_REG_VALUE_16BIT},
	{0x4214, 0xF000, AR0544_REG_VALUE_16BIT},
	{0x4216, 0x80F0, AR0544_REG_VALUE_16BIT},
	{0x4218, 0x230A, AR0544_REG_VALUE_16BIT},
	{0x421A, 0x3410, AR0544_REG_VALUE_16BIT},
	{0x421C, 0x8F30, AR0544_REG_VALUE_16BIT},
	{0x421E, 0x03B2, AR0544_REG_VALUE_16BIT},
	{0x4220, 0xF000, AR0544_REG_VALUE_16BIT},
	{0x4222, 0x30C0, AR0544_REG_VALUE_16BIT},
	{0x4224, 0x3018, AR0544_REG_VALUE_16BIT},
	{0x4226, 0x97B5, AR0544_REG_VALUE_16BIT},
	{0x4228, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x422A, 0x9AF0, AR0544_REG_VALUE_16BIT},
	{0x422C, 0x0099, AR0544_REG_VALUE_16BIT},
	{0x422E, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x4230, 0x3018, AR0544_REG_VALUE_16BIT},
	{0x4232, 0x8530, AR0544_REG_VALUE_16BIT},
	{0x4234, 0xC09E, AR0544_REG_VALUE_16BIT},
	{0x4236, 0x4042, AR0544_REG_VALUE_16BIT},
	{0x4238, 0x2018, AR0544_REG_VALUE_16BIT},
	{0x423A, 0x8941, AR0544_REG_VALUE_16BIT},
	{0x423C, 0x0482, AR0544_REG_VALUE_16BIT},
	{0x423E, 0xA0F0, AR0544_REG_VALUE_16BIT},
	{0x4240, 0x019C, AR0544_REG_VALUE_16BIT},
	{0x4242, 0xF00B, AR0544_REG_VALUE_16BIT},
	{0x4244, 0x99F0, AR0544_REG_VALUE_16BIT},
	{0x4246, 0x0198, AR0544_REG_VALUE_16BIT},
	{0x4248, 0xF000, AR0544_REG_VALUE_16BIT},
	{0x424A, 0xA296, AR0544_REG_VALUE_16BIT},
	{0x424C, 0xF000, AR0544_REG_VALUE_16BIT},
	{0x424E, 0xB4A2, AR0544_REG_VALUE_16BIT},
	{0x4250, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x4252, 0x9DF0, AR0544_REG_VALUE_16BIT},
	{0x4254, 0x02A1, AR0544_REG_VALUE_16BIT},
	{0x4256, 0xF01D, AR0544_REG_VALUE_16BIT},
	{0x4258, 0x8BA1, AR0544_REG_VALUE_16BIT},
	{0x425A, 0x1009, AR0544_REG_VALUE_16BIT},
	{0x425C, 0x83F0, AR0544_REG_VALUE_16BIT},
	{0x425E, 0x0036, AR0544_REG_VALUE_16BIT},
	{0x4260, 0x00F0, AR0544_REG_VALUE_16BIT},
	{0x4262, 0x009D, AR0544_REG_VALUE_16BIT},
	{0x4264, 0x88F0, AR0544_REG_VALUE_16BIT},
	{0x4266, 0x0588, AR0544_REG_VALUE_16BIT},
	{0x4268, 0xF000, AR0544_REG_VALUE_16BIT},
	{0x426A, 0x3600, AR0544_REG_VALUE_16BIT},
	{0x426C, 0x9083, AR0544_REG_VALUE_16BIT},
	{0x426E, 0xF014, AR0544_REG_VALUE_16BIT},
	{0x4270, 0x8BF0, AR0544_REG_VALUE_16BIT},
	{0x4272, 0x61A3, AR0544_REG_VALUE_16BIT},
	{0x4274, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x4276, 0xA3F0, AR0544_REG_VALUE_16BIT},
	{0x4278, 0x029D, AR0544_REG_VALUE_16BIT},
	{0x427A, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x427C, 0xA1F0, AR0544_REG_VALUE_16BIT},
	{0x427E, 0x18A1, AR0544_REG_VALUE_16BIT},
	{0x4280, 0xF035, AR0544_REG_VALUE_16BIT},
	{0x4282, 0x9D41, AR0544_REG_VALUE_16BIT},
	{0x4284, 0x10B9, AR0544_REG_VALUE_16BIT},
	{0x4286, 0xF003, AR0544_REG_VALUE_16BIT},
	{0x4288, 0xB2F0, AR0544_REG_VALUE_16BIT},
	{0x428A, 0x098B, AR0544_REG_VALUE_16BIT},
	{0x428C, 0x9184, AR0544_REG_VALUE_16BIT},
	{0x428E, 0x8EF0, AR0544_REG_VALUE_16BIT},
	{0x4290, 0x38A6, AR0544_REG_VALUE_16BIT},
	{0x4292, 0x848E, AR0544_REG_VALUE_16BIT},
	{0x4294, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x4296, 0x0202, AR0544_REG_VALUE_16BIT},
	{0x4298, 0xF003, AR0544_REG_VALUE_16BIT},
	{0x429A, 0x91F0, AR0544_REG_VALUE_16BIT},
	{0x429C, 0x0FB2, AR0544_REG_VALUE_16BIT},
	{0x429E, 0xF000, AR0544_REG_VALUE_16BIT},
	{0x42A0, 0x83F0, AR0544_REG_VALUE_16BIT},
	{0x42A2, 0x0036, AR0544_REG_VALUE_16BIT},
	{0x42A4, 0x00B8, AR0544_REG_VALUE_16BIT},
	{0x42A6, 0xF008, AR0544_REG_VALUE_16BIT},
	{0x42A8, 0x3600, AR0544_REG_VALUE_16BIT},
	{0x42AA, 0xF001, AR0544_REG_VALUE_16BIT},
	{0x42AC, 0x839C, AR0544_REG_VALUE_16BIT},
	{0x42AE, 0xF005, AR0544_REG_VALUE_16BIT},
	{0x42B0, 0x9CF0, AR0544_REG_VALUE_16BIT},
	{0x42B2, 0x0D8B, AR0544_REG_VALUE_16BIT},
	{0x42B4, 0xF004, AR0544_REG_VALUE_16BIT},
	{0x42B6, 0x3018, AR0544_REG_VALUE_16BIT},
	{0x42B8, 0xA3F0, AR0544_REG_VALUE_16BIT},
	{0x42BA, 0x02A3, AR0544_REG_VALUE_16BIT},
	{0x42BC, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x42BE, 0x9DF0, AR0544_REG_VALUE_16BIT},
	{0x42C0, 0x27B9, AR0544_REG_VALUE_16BIT},
	{0x42C2, 0xF029, AR0544_REG_VALUE_16BIT},
	{0x42C4, 0x3018, AR0544_REG_VALUE_16BIT},
	{0x42C6, 0x9DF0, AR0544_REG_VALUE_16BIT},
	{0x42C8, 0x0282, AR0544_REG_VALUE_16BIT},
	{0x42CA, 0xF003, AR0544_REG_VALUE_16BIT},
	{0x42CC, 0x30C0, AR0544_REG_VALUE_16BIT},
	{0x42CE, 0xF00E, AR0544_REG_VALUE_16BIT},
	{0x42D0, 0x30C0, AR0544_REG_VALUE_16BIT},
	{0x42D2, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x42D4, 0x82F0, AR0544_REG_VALUE_16BIT},
	{0x42D6, 0x0990, AR0544_REG_VALUE_16BIT},
	{0x42D8, 0xF003, AR0544_REG_VALUE_16BIT},
	{0x42DA, 0x8C8F, AR0544_REG_VALUE_16BIT},
	{0x42DC, 0xF02D, AR0544_REG_VALUE_16BIT},
	{0x42DE, 0x3018, AR0544_REG_VALUE_16BIT},
	{0x42E0, 0xA2F0, AR0544_REG_VALUE_16BIT},
	{0x42E2, 0x02A2, AR0544_REG_VALUE_16BIT},
	{0x42E4, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x42E6, 0x9DF0, AR0544_REG_VALUE_16BIT},
	{0x42E8, 0x289D, AR0544_REG_VALUE_16BIT},
	{0x42EA, 0xF007, AR0544_REG_VALUE_16BIT},
	{0x42EC, 0x3018, AR0544_REG_VALUE_16BIT},
	{0x42EE, 0x89B5, AR0544_REG_VALUE_16BIT},
	{0x42F0, 0xF000, AR0544_REG_VALUE_16BIT},
	{0x42F2, 0x8BF0, AR0544_REG_VALUE_16BIT},
	{0x42F4, 0x0097, AR0544_REG_VALUE_16BIT},
	{0x42F6, 0xF000, AR0544_REG_VALUE_16BIT},
	{0x42F8, 0x17A6, AR0544_REG_VALUE_16BIT},
	{0x42FA, 0x21CD, AR0544_REG_VALUE_16BIT},
	{0x42FC, 0x40C2, AR0544_REG_VALUE_16BIT},
	{0x42FE, 0x1049, AR0544_REG_VALUE_16BIT},
	{0x4300, 0xF000, AR0544_REG_VALUE_16BIT},
	{0x4302, 0x3007, AR0544_REG_VALUE_16BIT},
	{0x4304, 0x84F0, AR0544_REG_VALUE_16BIT},
	{0x4306, 0x0680, AR0544_REG_VALUE_16BIT},
	{0x4308, 0xF00E, AR0544_REG_VALUE_16BIT},
	{0x430A, 0x86F0, AR0544_REG_VALUE_16BIT},
	{0x430C, 0x0086, AR0544_REG_VALUE_16BIT},
	{0x430E, 0xF008, AR0544_REG_VALUE_16BIT},
	{0x4310, 0x8082, AR0544_REG_VALUE_16BIT},
	{0x4312, 0x0088, AR0544_REG_VALUE_16BIT},
	{0x4314, 0x30C0, AR0544_REG_VALUE_16BIT},
	{0x4316, 0x3600, AR0544_REG_VALUE_16BIT},
	{0x4318, 0xF00B, AR0544_REG_VALUE_16BIT},
	{0x431A, 0x36C0, AR0544_REG_VALUE_16BIT},
	{0x431C, 0x8783, AR0544_REG_VALUE_16BIT},
	{0x431E, 0x0005, AR0544_REG_VALUE_16BIT},
	{0x4320, 0x80F0, AR0544_REG_VALUE_16BIT},
	{0x4322, 0x0082, AR0544_REG_VALUE_16BIT},
	{0x4324, 0x0088, AR0544_REG_VALUE_16BIT},
	{0x4326, 0x30C0, AR0544_REG_VALUE_16BIT},
	{0x4328, 0x3600, AR0544_REG_VALUE_16BIT},
	{0x432A, 0xF00A, AR0544_REG_VALUE_16BIT},
	{0x432C, 0x30C0, AR0544_REG_VALUE_16BIT},
	{0x432E, 0x3600, AR0544_REG_VALUE_16BIT},
	{0x4330, 0x8783, AR0544_REG_VALUE_16BIT},
	{0x4332, 0x8280, AR0544_REG_VALUE_16BIT},
	{0x4334, 0xF3C1, AR0544_REG_VALUE_16BIT},
	{0x4336, 0x1300, AR0544_REG_VALUE_16BIT},
	{0x4338, 0xF000, AR0544_REG_VALUE_16BIT},
	{0x433A, 0xB8B7, AR0544_REG_VALUE_16BIT},
	{0x433C, 0x9FF0, AR0544_REG_VALUE_16BIT},
	{0x433E, 0x0081, AR0544_REG_VALUE_16BIT},
	{0x4340, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4342, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4344, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4346, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4348, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x434A, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x434C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x434E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4350, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4352, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4354, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4356, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4358, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x435A, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x435C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x435E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4360, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4362, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4364, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4366, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4368, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x436A, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x436C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x436E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4370, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4372, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4374, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4376, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4378, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x437A, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x437C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x437E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4380, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4382, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4384, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4386, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4388, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x438A, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x438C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x438E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4390, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4392, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4394, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4396, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4398, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x439A, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x439C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x439E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43A0, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43A2, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43A4, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43A6, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43A8, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43AA, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43AC, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43AE, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43B0, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43B2, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43B4, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43B6, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43B8, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43BA, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43BC, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43BE, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43C0, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43C2, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43C4, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43C6, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43C8, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43CA, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43CC, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43CE, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43D0, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43D2, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43D4, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43D6, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43D8, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43DA, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43DC, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43DE, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43E0, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43E2, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43E4, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43E6, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43E8, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43EA, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43EC, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43EE, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43F0, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43F2, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43F4, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43F6, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43F8, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43FA, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43FC, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43FE, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4400, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4402, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4404, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4406, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4408, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x440A, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x440C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x440E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4410, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4412, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4414, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4416, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4418, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x441A, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x441C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x441E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4420, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4422, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4424, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4426, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4428, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x442A, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x442C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x442E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4430, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4432, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4434, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4436, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4438, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x443A, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x443C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x443E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4440, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4442, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4444, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4446, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4448, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x444A, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x444C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x444E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4450, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4452, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4454, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4456, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4458, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x445A, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x445C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x445E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4460, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4462, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4464, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4466, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4468, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x446A, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x446C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x446E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4470, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4472, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4474, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4476, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4478, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x447A, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x447C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x447E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4480, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4482, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4484, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4486, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4488, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x448A, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x448C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x448E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4490, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4492, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4494, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4496, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4498, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x449A, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x449C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x449E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x44A0, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x44A2, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x44A4, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x44A6, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x44A8, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x44AA, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x44AC, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x44AE, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x44B0, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x44B2, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x44B4, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x5500, 0x0000, AR0544_REG_VALUE_16BIT},
	{0x5502, 0x0001, AR0544_REG_VALUE_16BIT},
	{0x5504, 0x0002, AR0544_REG_VALUE_16BIT},
	{0x5506, 0x0006, AR0544_REG_VALUE_16BIT},
	{0x5508, 0x0008, AR0544_REG_VALUE_16BIT},
	{0x550A, 0x0010, AR0544_REG_VALUE_16BIT},
	{0x550C, 0x0011, AR0544_REG_VALUE_16BIT},
	{0x550E, 0x0012, AR0544_REG_VALUE_16BIT},
	{0x5510, 0x0018, AR0544_REG_VALUE_16BIT},
	{0x5512, 0x0019, AR0544_REG_VALUE_16BIT},
	{0x5514, 0x0020, AR0544_REG_VALUE_16BIT},
	{0x5516, 0x0021, AR0544_REG_VALUE_16BIT},
	{0x5518, 0x0027, AR0544_REG_VALUE_16BIT},
	{0x551A, 0x002E, AR0544_REG_VALUE_16BIT},
	{0x551C, 0x002F, AR0544_REG_VALUE_16BIT},
	{0x551E, 0x0030, AR0544_REG_VALUE_16BIT},
	{0x5400, 0x0100, AR0544_REG_VALUE_16BIT},
	{0x5402, 0x3108, AR0544_REG_VALUE_16BIT},
	{0x5404, 0x010F, AR0544_REG_VALUE_16BIT},
	{0x5406, 0x4100, AR0544_REG_VALUE_16BIT},
	{0x5408, 0x510E, AR0544_REG_VALUE_16BIT},
	{0x540A, 0x8101, AR0544_REG_VALUE_16BIT},
	{0x540C, 0xA10A, AR0544_REG_VALUE_16BIT},
	{0x540E, 0xC108, AR0544_REG_VALUE_16BIT},
	{0x5410, 0xF10B, AR0544_REG_VALUE_16BIT},
	{0x5412, 0xD107, AR0544_REG_VALUE_16BIT},
	{0x5414, 0xF15A, AR0544_REG_VALUE_16BIT},
	{0x5416, 0xF1E9, AR0544_REG_VALUE_16BIT},
	{0x5418, 0xF2B3, AR0544_REG_VALUE_16BIT},
	{0x541A, 0xF3D1, AR0544_REG_VALUE_16BIT},
	{0x541C, 0xF564, AR0544_REG_VALUE_16BIT},
	{0x541E, 0xF79D, AR0544_REG_VALUE_16BIT},
	{0x5420, 0xFAC1, AR0544_REG_VALUE_16BIT},
	{0x5422, 0xFF32, AR0544_REG_VALUE_16BIT},
	{0x5424, 0xFFFA, AR0544_REG_VALUE_16BIT},
	{0x5426, 0x5557, AR0544_REG_VALUE_16BIT},
	{0x5428, 0x0005, AR0544_REG_VALUE_16BIT},
	{0x542A, 0xA550, AR0544_REG_VALUE_16BIT},
	{0x542C, 0xAAAA, AR0544_REG_VALUE_16BIT},
	{0x542E, 0x000A, AR0544_REG_VALUE_16BIT},
	{0x5460, 0x2269, AR0544_REG_VALUE_16BIT},
	{0x5462, 0x0B8B, AR0544_REG_VALUE_16BIT},
	{0x5464, 0x0B8B, AR0544_REG_VALUE_16BIT},
	{0x5466, 0x098B, AR0544_REG_VALUE_16BIT},
	{0x5498, 0x0000, AR0544_REG_VALUE_16BIT},
	{0x549A, 0x16E2, AR0544_REG_VALUE_16BIT},
	{0x549C, 0x16E3, AR0544_REG_VALUE_16BIT},
	{0x549E, 0x16E3, AR0544_REG_VALUE_16BIT},
	{0x3060, 0xFF01, AR0544_REG_VALUE_16BIT},
	{0x36C0, 0x0001, AR0544_REG_VALUE_16BIT},
	{0x3040, 0x4010, AR0544_REG_VALUE_16BIT},
	{0x328E, 0x0004, AR0544_REG_VALUE_16BIT},
	{0x3340, 0x0C60, AR0544_REG_VALUE_16BIT},
	{0x3340, 0x1C60, AR0544_REG_VALUE_16BIT},
	{0x3040, 0x5010, AR0544_REG_VALUE_16BIT},

	{0x0202, 0x003B, AR0544_REG_VALUE_16BIT},
	{0x0202, 0x003A, AR0544_REG_VALUE_16BIT},
	{0x0104, 0x01, AR0544_REG_VALUE_08BIT},
	{0x0382, 0x0001, AR0544_REG_VALUE_16BIT},
	{0x0386, 0x0001, AR0544_REG_VALUE_16BIT},
	{0x0344, 0x0018, AR0544_REG_VALUE_16BIT},
	{0x0346, 0x0104, AR0544_REG_VALUE_16BIT},
	{0x0348, 0x0A17, AR0544_REG_VALUE_16BIT},
	{0x034A, 0x06A3, AR0544_REG_VALUE_16BIT},
	{0x034C, 0x0A00, AR0544_REG_VALUE_16BIT},
	{0x034E, 0x05A0, AR0544_REG_VALUE_16BIT},
	{0x0400, 0x0000, AR0544_REG_VALUE_16BIT},
	{0x0104, 0x00, AR0544_REG_VALUE_08BIT},
	{0x0340, 0x05C0, AR0544_REG_VALUE_16BIT},

	{REG_NULL, 0x00},
};

static const struct regval ar0544_2560x1440_regs[] = {
	{0x3406, 0x2000, AR0544_REG_VALUE_16BIT},
	{0x0103, 0x01, AR0544_REG_VALUE_08BIT},
	{REG_DELAY, 200, AR0544_REG_VALUE_08BIT},
	{0x0100, 0x00, AR0544_REG_VALUE_08BIT},
	{0x0304, 0x0003, AR0544_REG_VALUE_16BIT},
	{0x0306, 0x00A5, AR0544_REG_VALUE_16BIT},
	{0x0300, 0x000A, AR0544_REG_VALUE_16BIT},
	{0x0302, 0x0001, AR0544_REG_VALUE_16BIT},
	{0x030C, 0x0007, AR0544_REG_VALUE_16BIT},
	{0x030E, 0x0118, AR0544_REG_VALUE_16BIT},
	{0x0308, 0x0005, AR0544_REG_VALUE_16BIT},
	{0x030A, 0x0002, AR0544_REG_VALUE_16BIT},
	{0x0344, 0x0008, AR0544_REG_VALUE_16BIT},
	{0x0348, 0x0A27, AR0544_REG_VALUE_16BIT},
	{0x0346, 0x0008, AR0544_REG_VALUE_16BIT},
	{0x034A, 0x079F, AR0544_REG_VALUE_16BIT},
	{0x034C, 0x0A20, AR0544_REG_VALUE_16BIT},
	{0x034E, 0x0798, AR0544_REG_VALUE_16BIT},
	{0x0380, 0x0001, AR0544_REG_VALUE_16BIT},
	{0x0382, 0x0001, AR0544_REG_VALUE_16BIT},
	{0x0384, 0x0001, AR0544_REG_VALUE_16BIT},
	{0x0386, 0x0001, AR0544_REG_VALUE_16BIT},
	{0x3F2C, 0x0010, AR0544_REG_VALUE_16BIT},
	{0x3F2C, 0x0020, AR0544_REG_VALUE_16BIT},
	{0x0900, 0x00, AR0544_REG_VALUE_08BIT},
	{0x0901, 0x11, AR0544_REG_VALUE_08BIT},
	{0x0342, 0x1F48, AR0544_REG_VALUE_16BIT},
	{0x0340, 0x07B8, AR0544_REG_VALUE_16BIT},
	{0x0202, 0x0005, AR0544_REG_VALUE_16BIT},
	{0x0112, 0x0A0A, AR0544_REG_VALUE_16BIT},
	{0x0114, 0x01, AR0544_REG_VALUE_08BIT},
	{0x0800, 0x0A, AR0544_REG_VALUE_08BIT},
	{0x0801, 0x05, AR0544_REG_VALUE_08BIT},
	{0x0802, 0x08, AR0544_REG_VALUE_08BIT},
	{0x0803, 0x07, AR0544_REG_VALUE_08BIT},
	{0x0804, 0x08, AR0544_REG_VALUE_08BIT},
	{0x0805, 0x05, AR0544_REG_VALUE_08BIT},
	{0x0806, 0x18, AR0544_REG_VALUE_08BIT},
	{0x0807, 0x05, AR0544_REG_VALUE_08BIT},
	{0x082A, 0x0A, AR0544_REG_VALUE_08BIT},
	{0x082B, 0x08, AR0544_REG_VALUE_08BIT},
	{0x082C, 0x09, AR0544_REG_VALUE_08BIT},
	{0x3F06, 0x00C0, AR0544_REG_VALUE_16BIT},
	{0x3F0A, 0xA000, AR0544_REG_VALUE_16BIT},
	{0x3F0C, 0x0007, AR0544_REG_VALUE_16BIT},
	{0x3F1E, 0x200E, AR0544_REG_VALUE_16BIT},
	{0x3F20, 0x09C0, AR0544_REG_VALUE_16BIT},
	{0x3F3A, 0x0000, AR0544_REG_VALUE_16BIT},
	{0x3F3C, 0x0000, AR0544_REG_VALUE_16BIT},
	{0x0342, 0x1D0C, AR0544_REG_VALUE_16BIT},
	{0x0340, 0x07B8, AR0544_REG_VALUE_16BIT},
	{0x0202, 0x06F2, AR0544_REG_VALUE_16BIT},
	{0x44BA, 0x3155, AR0544_REG_VALUE_16BIT},
	{0x44BC, 0x99AA, AR0544_REG_VALUE_16BIT},
	{0x44BE, 0x86E0, AR0544_REG_VALUE_16BIT},
	{0x44C0, 0x4080, AR0544_REG_VALUE_16BIT},
	{0x44C4, 0x0FD0, AR0544_REG_VALUE_16BIT},
	{0x44C6, 0x16E2, AR0544_REG_VALUE_16BIT},
	{0x44C8, 0x6343, AR0544_REG_VALUE_16BIT},
	{0x44CC, 0x7777, AR0544_REG_VALUE_16BIT},
	{0x44CA, 0x800E, AR0544_REG_VALUE_16BIT},
	{0x44CE, 0x8B74, AR0544_REG_VALUE_16BIT},
	{0x44D0, 0x171D, AR0544_REG_VALUE_16BIT},
	{0x44D2, 0x0B8B, AR0544_REG_VALUE_16BIT},
	{0x44D6, 0xB206, AR0544_REG_VALUE_16BIT},
	{0x44D8, 0xAAFA, AR0544_REG_VALUE_16BIT},
	{0x44DA, 0xC001, AR0544_REG_VALUE_16BIT},
	{0x340E, 0xA18B, AR0544_REG_VALUE_16BIT},
	{0x44E4, 0xC000, AR0544_REG_VALUE_16BIT},
	{0x44E6, 0xA03F, AR0544_REG_VALUE_16BIT},
	{0x44DE, 0x2FB9, AR0544_REG_VALUE_16BIT},
	{0x44E0, 0x3939, AR0544_REG_VALUE_16BIT},
	{0x44E2, 0x3921, AR0544_REG_VALUE_16BIT},
	{0x32A4, 0x0000, AR0544_REG_VALUE_16BIT},
	{0x3098, 0x0001, AR0544_REG_VALUE_16BIT},
	{0x4000, 0x011A, AR0544_REG_VALUE_16BIT},
	{0x4002, 0x2028, AR0544_REG_VALUE_16BIT},
	{0x4004, 0x42FF, AR0544_REG_VALUE_16BIT},
	{0x4006, 0xFFFF, AR0544_REG_VALUE_16BIT},
	{0x4008, 0x1300, AR0544_REG_VALUE_16BIT},
	{0x400A, 0x9FB7, AR0544_REG_VALUE_16BIT},
	{0x400C, 0xF000, AR0544_REG_VALUE_16BIT},
	{0x400E, 0x9192, AR0544_REG_VALUE_16BIT},
	{0x4010, 0xF006, AR0544_REG_VALUE_16BIT},
	{0x4012, 0x1300, AR0544_REG_VALUE_16BIT},
	{0x4014, 0xF012, AR0544_REG_VALUE_16BIT},
	{0x4016, 0x9FF0, AR0544_REG_VALUE_16BIT},
	{0x4018, 0x0EB7, AR0544_REG_VALUE_16BIT},
	{0x401A, 0x0810, AR0544_REG_VALUE_16BIT},
	{0x401C, 0x0225, AR0544_REG_VALUE_16BIT},
	{0x401E, 0x108F, AR0544_REG_VALUE_16BIT},
	{0x4020, 0x3003, AR0544_REG_VALUE_16BIT},
	{0x4022, 0x97F0, AR0544_REG_VALUE_16BIT},
	{0x4024, 0x0030, AR0544_REG_VALUE_16BIT},
	{0x4026, 0xD8F0, AR0544_REG_VALUE_16BIT},
	{0x4028, 0x059A, AR0544_REG_VALUE_16BIT},
	{0x402A, 0xF001, AR0544_REG_VALUE_16BIT},
	{0x402C, 0x99F0, AR0544_REG_VALUE_16BIT},
	{0x402E, 0x0085, AR0544_REG_VALUE_16BIT},
	{0x4030, 0xF003, AR0544_REG_VALUE_16BIT},
	{0x4032, 0x8B89, AR0544_REG_VALUE_16BIT},
	{0x4034, 0xF001, AR0544_REG_VALUE_16BIT},
	{0x4036, 0x30C0, AR0544_REG_VALUE_16BIT},
	{0x4038, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x403A, 0x9C82, AR0544_REG_VALUE_16BIT},
	{0x403C, 0x3018, AR0544_REG_VALUE_16BIT},
	{0x403E, 0x8BB1, AR0544_REG_VALUE_16BIT},
	{0x4040, 0xB6F0, AR0544_REG_VALUE_16BIT},
	{0x4042, 0x0121, AR0544_REG_VALUE_16BIT},
	{0x4044, 0x58F0, AR0544_REG_VALUE_16BIT},
	{0x4046, 0x0A99, AR0544_REG_VALUE_16BIT},
	{0x4048, 0xF001, AR0544_REG_VALUE_16BIT},
	{0x404A, 0x98F0, AR0544_REG_VALUE_16BIT},
	{0x404C, 0x00A2, AR0544_REG_VALUE_16BIT},
	{0x404E, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x4050, 0xA296, AR0544_REG_VALUE_16BIT},
	{0x4052, 0xB4F0, AR0544_REG_VALUE_16BIT},
	{0x4054, 0x009D, AR0544_REG_VALUE_16BIT},
	{0x4056, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x4058, 0xA1F0, AR0544_REG_VALUE_16BIT},
	{0x405A, 0x18A1, AR0544_REG_VALUE_16BIT},
	{0x405C, 0xF003, AR0544_REG_VALUE_16BIT},
	{0x405E, 0x9D8B, AR0544_REG_VALUE_16BIT},
	{0x4060, 0x1009, AR0544_REG_VALUE_16BIT},
	{0x4062, 0x83F0, AR0544_REG_VALUE_16BIT},
	{0x4064, 0x0088, AR0544_REG_VALUE_16BIT},
	{0x4066, 0xF001, AR0544_REG_VALUE_16BIT},
	{0x4068, 0x3600, AR0544_REG_VALUE_16BIT},
	{0x406A, 0xF001, AR0544_REG_VALUE_16BIT},
	{0x406C, 0x9088, AR0544_REG_VALUE_16BIT},
	{0x406E, 0xF003, AR0544_REG_VALUE_16BIT},
	{0x4070, 0x3600, AR0544_REG_VALUE_16BIT},
	{0x4072, 0x83F0, AR0544_REG_VALUE_16BIT},
	{0x4074, 0x0D8B, AR0544_REG_VALUE_16BIT},
	{0x4076, 0xF00E, AR0544_REG_VALUE_16BIT},
	{0x4078, 0xA3F0, AR0544_REG_VALUE_16BIT},
	{0x407A, 0x02A3, AR0544_REG_VALUE_16BIT},
	{0x407C, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x407E, 0x9DF0, AR0544_REG_VALUE_16BIT},
	{0x4080, 0x03A1, AR0544_REG_VALUE_16BIT},
	{0x4082, 0xF018, AR0544_REG_VALUE_16BIT},
	{0x4084, 0xA1F0, AR0544_REG_VALUE_16BIT},
	{0x4086, 0x3621, AR0544_REG_VALUE_16BIT},
	{0x4088, 0xED40, AR0544_REG_VALUE_16BIT},
	{0x408A, 0xD21F, AR0544_REG_VALUE_16BIT},
	{0x408C, 0xF6F0, AR0544_REG_VALUE_16BIT},
	{0x408E, 0x0030, AR0544_REG_VALUE_16BIT},
	{0x4090, 0x03F0, AR0544_REG_VALUE_16BIT},
	{0x4092, 0x0084, AR0544_REG_VALUE_16BIT},
	{0x4094, 0x8BF0, AR0544_REG_VALUE_16BIT},
	{0x4096, 0x0486, AR0544_REG_VALUE_16BIT},
	{0x4098, 0xF000, AR0544_REG_VALUE_16BIT},
	{0x409A, 0x86F0, AR0544_REG_VALUE_16BIT},
	{0x409C, 0x0380, AR0544_REG_VALUE_16BIT},
	{0x409E, 0x8082, AR0544_REG_VALUE_16BIT},
	{0x40A0, 0x0288, AR0544_REG_VALUE_16BIT},
	{0x40A2, 0x30C0, AR0544_REG_VALUE_16BIT},
	{0x40A4, 0x3600, AR0544_REG_VALUE_16BIT},
	{0x40A6, 0xF00C, AR0544_REG_VALUE_16BIT},
	{0x40A8, 0x3600, AR0544_REG_VALUE_16BIT},
	{0x40AA, 0x30C0, AR0544_REG_VALUE_16BIT},
	{0x40AC, 0x0288, AR0544_REG_VALUE_16BIT},
	{0x40AE, 0x8280, AR0544_REG_VALUE_16BIT},
	{0x40B0, 0x8082, AR0544_REG_VALUE_16BIT},
	{0x40B2, 0x0288, AR0544_REG_VALUE_16BIT},
	{0x40B4, 0x30C0, AR0544_REG_VALUE_16BIT},
	{0x40B6, 0x3600, AR0544_REG_VALUE_16BIT},
	{0x40B8, 0xF00C, AR0544_REG_VALUE_16BIT},
	{0x40BA, 0x3600, AR0544_REG_VALUE_16BIT},
	{0x40BC, 0x30C0, AR0544_REG_VALUE_16BIT},
	{0x40BE, 0x0288, AR0544_REG_VALUE_16BIT},
	{0x40C0, 0x8280, AR0544_REG_VALUE_16BIT},
	{0x40C2, 0xF223, AR0544_REG_VALUE_16BIT},
	{0x40C4, 0x1300, AR0544_REG_VALUE_16BIT},
	{0x40C6, 0x9FB7, AR0544_REG_VALUE_16BIT},
	{0x40C8, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x40CA, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x40CC, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x40CE, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x40D0, 0xF000, AR0544_REG_VALUE_16BIT},
	{0x40D2, 0x0401, AR0544_REG_VALUE_16BIT},
	{0x40D4, 0xF001, AR0544_REG_VALUE_16BIT},
	{0x40D6, 0x82F0, AR0544_REG_VALUE_16BIT},
	{0x40D8, 0x0283, AR0544_REG_VALUE_16BIT},
	{0x40DA, 0x85F0, AR0544_REG_VALUE_16BIT},
	{0x40DC, 0x0E85, AR0544_REG_VALUE_16BIT},
	{0x40DE, 0x87F0, AR0544_REG_VALUE_16BIT},
	{0x40E0, 0x2587, AR0544_REG_VALUE_16BIT},
	{0x40E2, 0xF11D, AR0544_REG_VALUE_16BIT},
	{0x40E4, 0x88F0, AR0544_REG_VALUE_16BIT},
	{0x40E6, 0x0288, AR0544_REG_VALUE_16BIT},
	{0x40E8, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x40EA, 0x0048, AR0544_REG_VALUE_16BIT},
	{0x40EC, 0xF001, AR0544_REG_VALUE_16BIT},
	{0x40EE, 0x86F0, AR0544_REG_VALUE_16BIT},
	{0x40F0, 0x0282, AR0544_REG_VALUE_16BIT},
	{0x40F2, 0xF011, AR0544_REG_VALUE_16BIT},
	{0x40F4, 0x8AF0, AR0544_REG_VALUE_16BIT},
	{0x40F6, 0x1180, AR0544_REG_VALUE_16BIT},
	{0x40F8, 0xF022, AR0544_REG_VALUE_16BIT},
	{0x40FA, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x40FC, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x40FE, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4100, 0xF000, AR0544_REG_VALUE_16BIT},
	{0x4102, 0x0401, AR0544_REG_VALUE_16BIT},
	{0x4104, 0xF00F, AR0544_REG_VALUE_16BIT},
	{0x4106, 0x020C, AR0544_REG_VALUE_16BIT},
	{0x4108, 0xF00F, AR0544_REG_VALUE_16BIT},
	{0x410A, 0x87F0, AR0544_REG_VALUE_16BIT},
	{0x410C, 0x0287, AR0544_REG_VALUE_16BIT},
	{0x410E, 0xF045, AR0544_REG_VALUE_16BIT},
	{0x4110, 0xE839, AR0544_REG_VALUE_16BIT},
	{0x4112, 0x20F0, AR0544_REG_VALUE_16BIT},
	{0x4114, 0x0434, AR0544_REG_VALUE_16BIT},
	{0x4116, 0x9032, AR0544_REG_VALUE_16BIT},
	{0x4118, 0x48F0, AR0544_REG_VALUE_16BIT},
	{0x411A, 0x0039, AR0544_REG_VALUE_16BIT},
	{0x411C, 0x20F0, AR0544_REG_VALUE_16BIT},
	{0x411E, 0x0939, AR0544_REG_VALUE_16BIT},
	{0x4120, 0x20F0, AR0544_REG_VALUE_16BIT},
	{0x4122, 0x0032, AR0544_REG_VALUE_16BIT},
	{0x4124, 0x4834, AR0544_REG_VALUE_16BIT},
	{0x4126, 0x90F0, AR0544_REG_VALUE_16BIT},
	{0x4128, 0x04C1, AR0544_REG_VALUE_16BIT},
	{0x412A, 0x13F0, AR0544_REG_VALUE_16BIT},
	{0x412C, 0x0239, AR0544_REG_VALUE_16BIT},
	{0x412E, 0x20F0, AR0544_REG_VALUE_16BIT},
	{0x4130, 0x02B0, AR0544_REG_VALUE_16BIT},
	{0x4132, 0x0208, AR0544_REG_VALUE_16BIT},
	{0x4134, 0xF07D, AR0544_REG_VALUE_16BIT},
	{0x4136, 0xB0F0, AR0544_REG_VALUE_16BIT},
	{0x4138, 0x14E9, AR0544_REG_VALUE_16BIT},
	{0x413A, 0x0405, AR0544_REG_VALUE_16BIT},
	{0x413C, 0xF08C, AR0544_REG_VALUE_16BIT},
	{0x413E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4140, 0xF047, AR0544_REG_VALUE_16BIT},
	{0x4142, 0x9192, AR0544_REG_VALUE_16BIT},
	{0x4144, 0xF023, AR0544_REG_VALUE_16BIT},
	{0x4146, 0x0810, AR0544_REG_VALUE_16BIT},
	{0x4148, 0x0225, AR0544_REG_VALUE_16BIT},
	{0x414A, 0x108F, AR0544_REG_VALUE_16BIT},
	{0x414C, 0x3003, AR0544_REG_VALUE_16BIT},
	{0x414E, 0x97F0, AR0544_REG_VALUE_16BIT},
	{0x4150, 0x0030, AR0544_REG_VALUE_16BIT},
	{0x4152, 0xD8F0, AR0544_REG_VALUE_16BIT},
	{0x4154, 0x059A, AR0544_REG_VALUE_16BIT},
	{0x4156, 0xF001, AR0544_REG_VALUE_16BIT},
	{0x4158, 0x99F0, AR0544_REG_VALUE_16BIT},
	{0x415A, 0x0085, AR0544_REG_VALUE_16BIT},
	{0x415C, 0xF003, AR0544_REG_VALUE_16BIT},
	{0x415E, 0x8B89, AR0544_REG_VALUE_16BIT},
	{0x4160, 0xF001, AR0544_REG_VALUE_16BIT},
	{0x4162, 0x30C0, AR0544_REG_VALUE_16BIT},
	{0x4164, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x4166, 0x9C82, AR0544_REG_VALUE_16BIT},
	{0x4168, 0x3018, AR0544_REG_VALUE_16BIT},
	{0x416A, 0x8BB1, AR0544_REG_VALUE_16BIT},
	{0x416C, 0xB6F0, AR0544_REG_VALUE_16BIT},
	{0x416E, 0x0121, AR0544_REG_VALUE_16BIT},
	{0x4170, 0x58F0, AR0544_REG_VALUE_16BIT},
	{0x4172, 0x0A99, AR0544_REG_VALUE_16BIT},
	{0x4174, 0xF001, AR0544_REG_VALUE_16BIT},
	{0x4176, 0x98F0, AR0544_REG_VALUE_16BIT},
	{0x4178, 0x00A2, AR0544_REG_VALUE_16BIT},
	{0x417A, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x417C, 0xA296, AR0544_REG_VALUE_16BIT},
	{0x417E, 0xB4F0, AR0544_REG_VALUE_16BIT},
	{0x4180, 0x009D, AR0544_REG_VALUE_16BIT},
	{0x4182, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x4184, 0xA1F0, AR0544_REG_VALUE_16BIT},
	{0x4186, 0x18A1, AR0544_REG_VALUE_16BIT},
	{0x4188, 0xF003, AR0544_REG_VALUE_16BIT},
	{0x418A, 0x9D8B, AR0544_REG_VALUE_16BIT},
	{0x418C, 0x1009, AR0544_REG_VALUE_16BIT},
	{0x418E, 0x83F0, AR0544_REG_VALUE_16BIT},
	{0x4190, 0x0088, AR0544_REG_VALUE_16BIT},
	{0x4192, 0xF001, AR0544_REG_VALUE_16BIT},
	{0x4194, 0x3600, AR0544_REG_VALUE_16BIT},
	{0x4196, 0xF001, AR0544_REG_VALUE_16BIT},
	{0x4198, 0x9088, AR0544_REG_VALUE_16BIT},
	{0x419A, 0xF003, AR0544_REG_VALUE_16BIT},
	{0x419C, 0x3600, AR0544_REG_VALUE_16BIT},
	{0x419E, 0x83F0, AR0544_REG_VALUE_16BIT},
	{0x41A0, 0x0D8B, AR0544_REG_VALUE_16BIT},
	{0x41A2, 0xF00E, AR0544_REG_VALUE_16BIT},
	{0x41A4, 0xA3F0, AR0544_REG_VALUE_16BIT},
	{0x41A6, 0x02A3, AR0544_REG_VALUE_16BIT},
	{0x41A8, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x41AA, 0x9DF0, AR0544_REG_VALUE_16BIT},
	{0x41AC, 0x03A1, AR0544_REG_VALUE_16BIT},
	{0x41AE, 0xF018, AR0544_REG_VALUE_16BIT},
	{0x41B0, 0xA1F0, AR0544_REG_VALUE_16BIT},
	{0x41B2, 0x3621, AR0544_REG_VALUE_16BIT},
	{0x41B4, 0xED40, AR0544_REG_VALUE_16BIT},
	{0x41B6, 0xD21F, AR0544_REG_VALUE_16BIT},
	{0x41B8, 0xF684, AR0544_REG_VALUE_16BIT},
	{0x41BA, 0x3003, AR0544_REG_VALUE_16BIT},
	{0x41BC, 0x0840, AR0544_REG_VALUE_16BIT},
	{0x41BE, 0xF000, AR0544_REG_VALUE_16BIT},
	{0x41C0, 0x0041, AR0544_REG_VALUE_16BIT},
	{0x41C2, 0x8082, AR0544_REG_VALUE_16BIT},
	{0x41C4, 0x0208, AR0544_REG_VALUE_16BIT},
	{0x41C6, 0x8736, AR0544_REG_VALUE_16BIT},
	{0x41C8, 0xC0F0, AR0544_REG_VALUE_16BIT},
	{0x41CA, 0x0636, AR0544_REG_VALUE_16BIT},
	{0x41CC, 0xC087, AR0544_REG_VALUE_16BIT},
	{0x41CE, 0x0208, AR0544_REG_VALUE_16BIT},
	{0x41D0, 0x8280, AR0544_REG_VALUE_16BIT},
	{0x41D2, 0x8082, AR0544_REG_VALUE_16BIT},
	{0x41D4, 0x0208, AR0544_REG_VALUE_16BIT},
	{0x41D6, 0x8736, AR0544_REG_VALUE_16BIT},
	{0x41D8, 0xC0F0, AR0544_REG_VALUE_16BIT},
	{0x41DA, 0x0636, AR0544_REG_VALUE_16BIT},
	{0x41DC, 0xC087, AR0544_REG_VALUE_16BIT},
	{0x41DE, 0x0208, AR0544_REG_VALUE_16BIT},
	{0x41E0, 0x8280, AR0544_REG_VALUE_16BIT},
	{0x41E2, 0x8082, AR0544_REG_VALUE_16BIT},
	{0x41E4, 0x0208, AR0544_REG_VALUE_16BIT},
	{0x41E6, 0x8736, AR0544_REG_VALUE_16BIT},
	{0x41E8, 0xC0F0, AR0544_REG_VALUE_16BIT},
	{0x41EA, 0x0636, AR0544_REG_VALUE_16BIT},
	{0x41EC, 0xC087, AR0544_REG_VALUE_16BIT},
	{0x41EE, 0x0208, AR0544_REG_VALUE_16BIT},
	{0x41F0, 0x8280, AR0544_REG_VALUE_16BIT},
	{0x41F2, 0x8082, AR0544_REG_VALUE_16BIT},
	{0x41F4, 0x0208, AR0544_REG_VALUE_16BIT},
	{0x41F6, 0x8736, AR0544_REG_VALUE_16BIT},
	{0x41F8, 0xC0F0, AR0544_REG_VALUE_16BIT},
	{0x41FA, 0x0636, AR0544_REG_VALUE_16BIT},
	{0x41FC, 0xC087, AR0544_REG_VALUE_16BIT},
	{0x41FE, 0x0208, AR0544_REG_VALUE_16BIT},
	{0x4200, 0x8280, AR0544_REG_VALUE_16BIT},
	{0x4202, 0xF1D5, AR0544_REG_VALUE_16BIT},
	{0x4204, 0x9FF0, AR0544_REG_VALUE_16BIT},
	{0x4206, 0x0313, AR0544_REG_VALUE_16BIT},
	{0x4208, 0x00F0, AR0544_REG_VALUE_16BIT},
	{0x420A, 0x04B7, AR0544_REG_VALUE_16BIT},
	{0x420C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x420E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4210, 0xF00B, AR0544_REG_VALUE_16BIT},
	{0x4212, 0x9192, AR0544_REG_VALUE_16BIT},
	{0x4214, 0xF000, AR0544_REG_VALUE_16BIT},
	{0x4216, 0x80F0, AR0544_REG_VALUE_16BIT},
	{0x4218, 0x230A, AR0544_REG_VALUE_16BIT},
	{0x421A, 0x3410, AR0544_REG_VALUE_16BIT},
	{0x421C, 0x8F30, AR0544_REG_VALUE_16BIT},
	{0x421E, 0x03B2, AR0544_REG_VALUE_16BIT},
	{0x4220, 0xF000, AR0544_REG_VALUE_16BIT},
	{0x4222, 0x30C0, AR0544_REG_VALUE_16BIT},
	{0x4224, 0x3018, AR0544_REG_VALUE_16BIT},
	{0x4226, 0x97B5, AR0544_REG_VALUE_16BIT},
	{0x4228, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x422A, 0x9AF0, AR0544_REG_VALUE_16BIT},
	{0x422C, 0x0099, AR0544_REG_VALUE_16BIT},
	{0x422E, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x4230, 0x3018, AR0544_REG_VALUE_16BIT},
	{0x4232, 0x8530, AR0544_REG_VALUE_16BIT},
	{0x4234, 0xC09E, AR0544_REG_VALUE_16BIT},
	{0x4236, 0x4042, AR0544_REG_VALUE_16BIT},
	{0x4238, 0x2018, AR0544_REG_VALUE_16BIT},
	{0x423A, 0x8941, AR0544_REG_VALUE_16BIT},
	{0x423C, 0x0482, AR0544_REG_VALUE_16BIT},
	{0x423E, 0xA0F0, AR0544_REG_VALUE_16BIT},
	{0x4240, 0x019C, AR0544_REG_VALUE_16BIT},
	{0x4242, 0xF00B, AR0544_REG_VALUE_16BIT},
	{0x4244, 0x99F0, AR0544_REG_VALUE_16BIT},
	{0x4246, 0x0198, AR0544_REG_VALUE_16BIT},
	{0x4248, 0xF000, AR0544_REG_VALUE_16BIT},
	{0x424A, 0xA296, AR0544_REG_VALUE_16BIT},
	{0x424C, 0xF000, AR0544_REG_VALUE_16BIT},
	{0x424E, 0xB4A2, AR0544_REG_VALUE_16BIT},
	{0x4250, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x4252, 0x9DF0, AR0544_REG_VALUE_16BIT},
	{0x4254, 0x02A1, AR0544_REG_VALUE_16BIT},
	{0x4256, 0xF01D, AR0544_REG_VALUE_16BIT},
	{0x4258, 0x8BA1, AR0544_REG_VALUE_16BIT},
	{0x425A, 0x1009, AR0544_REG_VALUE_16BIT},
	{0x425C, 0x83F0, AR0544_REG_VALUE_16BIT},
	{0x425E, 0x0036, AR0544_REG_VALUE_16BIT},
	{0x4260, 0x00F0, AR0544_REG_VALUE_16BIT},
	{0x4262, 0x009D, AR0544_REG_VALUE_16BIT},
	{0x4264, 0x88F0, AR0544_REG_VALUE_16BIT},
	{0x4266, 0x0588, AR0544_REG_VALUE_16BIT},
	{0x4268, 0xF000, AR0544_REG_VALUE_16BIT},
	{0x426A, 0x3600, AR0544_REG_VALUE_16BIT},
	{0x426C, 0x9083, AR0544_REG_VALUE_16BIT},
	{0x426E, 0xF014, AR0544_REG_VALUE_16BIT},
	{0x4270, 0x8BF0, AR0544_REG_VALUE_16BIT},
	{0x4272, 0x61A3, AR0544_REG_VALUE_16BIT},
	{0x4274, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x4276, 0xA3F0, AR0544_REG_VALUE_16BIT},
	{0x4278, 0x029D, AR0544_REG_VALUE_16BIT},
	{0x427A, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x427C, 0xA1F0, AR0544_REG_VALUE_16BIT},
	{0x427E, 0x18A1, AR0544_REG_VALUE_16BIT},
	{0x4280, 0xF035, AR0544_REG_VALUE_16BIT},
	{0x4282, 0x9D41, AR0544_REG_VALUE_16BIT},
	{0x4284, 0x10B9, AR0544_REG_VALUE_16BIT},
	{0x4286, 0xF003, AR0544_REG_VALUE_16BIT},
	{0x4288, 0xB2F0, AR0544_REG_VALUE_16BIT},
	{0x428A, 0x098B, AR0544_REG_VALUE_16BIT},
	{0x428C, 0x9184, AR0544_REG_VALUE_16BIT},
	{0x428E, 0x8EF0, AR0544_REG_VALUE_16BIT},
	{0x4290, 0x38A6, AR0544_REG_VALUE_16BIT},
	{0x4292, 0x848E, AR0544_REG_VALUE_16BIT},
	{0x4294, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x4296, 0x0202, AR0544_REG_VALUE_16BIT},
	{0x4298, 0xF003, AR0544_REG_VALUE_16BIT},
	{0x429A, 0x91F0, AR0544_REG_VALUE_16BIT},
	{0x429C, 0x0FB2, AR0544_REG_VALUE_16BIT},
	{0x429E, 0xF000, AR0544_REG_VALUE_16BIT},
	{0x42A0, 0x83F0, AR0544_REG_VALUE_16BIT},
	{0x42A2, 0x0036, AR0544_REG_VALUE_16BIT},
	{0x42A4, 0x00B8, AR0544_REG_VALUE_16BIT},
	{0x42A6, 0xF008, AR0544_REG_VALUE_16BIT},
	{0x42A8, 0x3600, AR0544_REG_VALUE_16BIT},
	{0x42AA, 0xF001, AR0544_REG_VALUE_16BIT},
	{0x42AC, 0x839C, AR0544_REG_VALUE_16BIT},
	{0x42AE, 0xF005, AR0544_REG_VALUE_16BIT},
	{0x42B0, 0x9CF0, AR0544_REG_VALUE_16BIT},
	{0x42B2, 0x0D8B, AR0544_REG_VALUE_16BIT},
	{0x42B4, 0xF004, AR0544_REG_VALUE_16BIT},
	{0x42B6, 0x3018, AR0544_REG_VALUE_16BIT},
	{0x42B8, 0xA3F0, AR0544_REG_VALUE_16BIT},
	{0x42BA, 0x02A3, AR0544_REG_VALUE_16BIT},
	{0x42BC, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x42BE, 0x9DF0, AR0544_REG_VALUE_16BIT},
	{0x42C0, 0x27B9, AR0544_REG_VALUE_16BIT},
	{0x42C2, 0xF029, AR0544_REG_VALUE_16BIT},
	{0x42C4, 0x3018, AR0544_REG_VALUE_16BIT},
	{0x42C6, 0x9DF0, AR0544_REG_VALUE_16BIT},
	{0x42C8, 0x0282, AR0544_REG_VALUE_16BIT},
	{0x42CA, 0xF003, AR0544_REG_VALUE_16BIT},
	{0x42CC, 0x30C0, AR0544_REG_VALUE_16BIT},
	{0x42CE, 0xF00E, AR0544_REG_VALUE_16BIT},
	{0x42D0, 0x30C0, AR0544_REG_VALUE_16BIT},
	{0x42D2, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x42D4, 0x82F0, AR0544_REG_VALUE_16BIT},
	{0x42D6, 0x0990, AR0544_REG_VALUE_16BIT},
	{0x42D8, 0xF003, AR0544_REG_VALUE_16BIT},
	{0x42DA, 0x8C8F, AR0544_REG_VALUE_16BIT},
	{0x42DC, 0xF02D, AR0544_REG_VALUE_16BIT},
	{0x42DE, 0x3018, AR0544_REG_VALUE_16BIT},
	{0x42E0, 0xA2F0, AR0544_REG_VALUE_16BIT},
	{0x42E2, 0x02A2, AR0544_REG_VALUE_16BIT},
	{0x42E4, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x42E6, 0x9DF0, AR0544_REG_VALUE_16BIT},
	{0x42E8, 0x289D, AR0544_REG_VALUE_16BIT},
	{0x42EA, 0xF007, AR0544_REG_VALUE_16BIT},
	{0x42EC, 0x3018, AR0544_REG_VALUE_16BIT},
	{0x42EE, 0x89B5, AR0544_REG_VALUE_16BIT},
	{0x42F0, 0xF000, AR0544_REG_VALUE_16BIT},
	{0x42F2, 0x8BF0, AR0544_REG_VALUE_16BIT},
	{0x42F4, 0x0097, AR0544_REG_VALUE_16BIT},
	{0x42F6, 0xF000, AR0544_REG_VALUE_16BIT},
	{0x42F8, 0x17A6, AR0544_REG_VALUE_16BIT},
	{0x42FA, 0x21CD, AR0544_REG_VALUE_16BIT},
	{0x42FC, 0x40C2, AR0544_REG_VALUE_16BIT},
	{0x42FE, 0x1049, AR0544_REG_VALUE_16BIT},
	{0x4300, 0xF000, AR0544_REG_VALUE_16BIT},
	{0x4302, 0x3007, AR0544_REG_VALUE_16BIT},
	{0x4304, 0x84F0, AR0544_REG_VALUE_16BIT},
	{0x4306, 0x0680, AR0544_REG_VALUE_16BIT},
	{0x4308, 0xF00E, AR0544_REG_VALUE_16BIT},
	{0x430A, 0x86F0, AR0544_REG_VALUE_16BIT},
	{0x430C, 0x0086, AR0544_REG_VALUE_16BIT},
	{0x430E, 0xF008, AR0544_REG_VALUE_16BIT},
	{0x4310, 0x8082, AR0544_REG_VALUE_16BIT},
	{0x4312, 0x0088, AR0544_REG_VALUE_16BIT},
	{0x4314, 0x30C0, AR0544_REG_VALUE_16BIT},
	{0x4316, 0x3600, AR0544_REG_VALUE_16BIT},
	{0x4318, 0xF00B, AR0544_REG_VALUE_16BIT},
	{0x431A, 0x36C0, AR0544_REG_VALUE_16BIT},
	{0x431C, 0x8783, AR0544_REG_VALUE_16BIT},
	{0x431E, 0x0005, AR0544_REG_VALUE_16BIT},
	{0x4320, 0x80F0, AR0544_REG_VALUE_16BIT},
	{0x4322, 0x0082, AR0544_REG_VALUE_16BIT},
	{0x4324, 0x0088, AR0544_REG_VALUE_16BIT},
	{0x4326, 0x30C0, AR0544_REG_VALUE_16BIT},
	{0x4328, 0x3600, AR0544_REG_VALUE_16BIT},
	{0x432A, 0xF00A, AR0544_REG_VALUE_16BIT},
	{0x432C, 0x30C0, AR0544_REG_VALUE_16BIT},
	{0x432E, 0x3600, AR0544_REG_VALUE_16BIT},
	{0x4330, 0x8783, AR0544_REG_VALUE_16BIT},
	{0x4332, 0x8280, AR0544_REG_VALUE_16BIT},
	{0x4334, 0xF3C1, AR0544_REG_VALUE_16BIT},
	{0x4336, 0x1300, AR0544_REG_VALUE_16BIT},
	{0x4338, 0xF000, AR0544_REG_VALUE_16BIT},
	{0x433A, 0xB8B7, AR0544_REG_VALUE_16BIT},
	{0x433C, 0x9FF0, AR0544_REG_VALUE_16BIT},
	{0x433E, 0x0081, AR0544_REG_VALUE_16BIT},
	{0x4340, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4342, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4344, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4346, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4348, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x434A, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x434C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x434E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4350, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4352, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4354, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4356, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4358, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x435A, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x435C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x435E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4360, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4362, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4364, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4366, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4368, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x436A, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x436C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x436E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4370, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4372, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4374, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4376, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4378, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x437A, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x437C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x437E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4380, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4382, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4384, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4386, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4388, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x438A, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x438C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x438E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4390, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4392, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4394, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4396, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4398, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x439A, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x439C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x439E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43A0, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43A2, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43A4, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43A6, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43A8, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43AA, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43AC, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43AE, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43B0, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43B2, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43B4, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43B6, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43B8, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43BA, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43BC, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43BE, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43C0, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43C2, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43C4, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43C6, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43C8, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43CA, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43CC, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43CE, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43D0, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43D2, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43D4, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43D6, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43D8, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43DA, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43DC, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43DE, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43E0, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43E2, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43E4, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43E6, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43E8, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43EA, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43EC, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43EE, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43F0, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43F2, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43F4, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43F6, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43F8, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43FA, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43FC, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43FE, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4400, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4402, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4404, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4406, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4408, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x440A, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x440C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x440E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4410, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4412, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4414, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4416, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4418, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x441A, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x441C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x441E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4420, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4422, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4424, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4426, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4428, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x442A, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x442C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x442E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4430, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4432, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4434, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4436, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4438, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x443A, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x443C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x443E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4440, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4442, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4444, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4446, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4448, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x444A, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x444C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x444E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4450, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4452, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4454, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4456, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4458, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x445A, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x445C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x445E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4460, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4462, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4464, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4466, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4468, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x446A, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x446C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x446E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4470, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4472, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4474, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4476, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4478, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x447A, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x447C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x447E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4480, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4482, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4484, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4486, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4488, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x448A, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x448C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x448E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4490, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4492, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4494, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4496, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4498, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x449A, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x449C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x449E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x44A0, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x44A2, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x44A4, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x44A6, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x44A8, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x44AA, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x44AC, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x44AE, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x44B0, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x44B2, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x44B4, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x5500, 0x0000, AR0544_REG_VALUE_16BIT},
	{0x5502, 0x0001, AR0544_REG_VALUE_16BIT},
	{0x5504, 0x0002, AR0544_REG_VALUE_16BIT},
	{0x5506, 0x0006, AR0544_REG_VALUE_16BIT},
	{0x5508, 0x0008, AR0544_REG_VALUE_16BIT},
	{0x550A, 0x0010, AR0544_REG_VALUE_16BIT},
	{0x550C, 0x0011, AR0544_REG_VALUE_16BIT},
	{0x550E, 0x0012, AR0544_REG_VALUE_16BIT},
	{0x5510, 0x0018, AR0544_REG_VALUE_16BIT},
	{0x5512, 0x0019, AR0544_REG_VALUE_16BIT},
	{0x5514, 0x0020, AR0544_REG_VALUE_16BIT},
	{0x5516, 0x0021, AR0544_REG_VALUE_16BIT},
	{0x5518, 0x0027, AR0544_REG_VALUE_16BIT},
	{0x551A, 0x002E, AR0544_REG_VALUE_16BIT},
	{0x551C, 0x002F, AR0544_REG_VALUE_16BIT},
	{0x551E, 0x0030, AR0544_REG_VALUE_16BIT},
	{0x5400, 0x0100, AR0544_REG_VALUE_16BIT},
	{0x5402, 0x3108, AR0544_REG_VALUE_16BIT},
	{0x5404, 0x010F, AR0544_REG_VALUE_16BIT},
	{0x5406, 0x4100, AR0544_REG_VALUE_16BIT},
	{0x5408, 0x510E, AR0544_REG_VALUE_16BIT},
	{0x540A, 0x8101, AR0544_REG_VALUE_16BIT},
	{0x540C, 0xA10A, AR0544_REG_VALUE_16BIT},
	{0x540E, 0xC108, AR0544_REG_VALUE_16BIT},
	{0x5410, 0xF10B, AR0544_REG_VALUE_16BIT},
	{0x5412, 0xD107, AR0544_REG_VALUE_16BIT},
	{0x5414, 0xF15A, AR0544_REG_VALUE_16BIT},
	{0x5416, 0xF1E9, AR0544_REG_VALUE_16BIT},
	{0x5418, 0xF2B3, AR0544_REG_VALUE_16BIT},
	{0x541A, 0xF3D1, AR0544_REG_VALUE_16BIT},
	{0x541C, 0xF564, AR0544_REG_VALUE_16BIT},
	{0x541E, 0xF79D, AR0544_REG_VALUE_16BIT},
	{0x5420, 0xFAC1, AR0544_REG_VALUE_16BIT},
	{0x5422, 0xFF32, AR0544_REG_VALUE_16BIT},
	{0x5424, 0xFFFA, AR0544_REG_VALUE_16BIT},
	{0x5426, 0x5557, AR0544_REG_VALUE_16BIT},
	{0x5428, 0x0005, AR0544_REG_VALUE_16BIT},
	{0x542A, 0xA550, AR0544_REG_VALUE_16BIT},
	{0x542C, 0xAAAA, AR0544_REG_VALUE_16BIT},
	{0x542E, 0x000A, AR0544_REG_VALUE_16BIT},
	{0x5460, 0x2269, AR0544_REG_VALUE_16BIT},
	{0x5462, 0x0B8B, AR0544_REG_VALUE_16BIT},
	{0x5464, 0x0B8B, AR0544_REG_VALUE_16BIT},
	{0x5466, 0x098B, AR0544_REG_VALUE_16BIT},
	{0x5498, 0x0000, AR0544_REG_VALUE_16BIT},
	{0x549A, 0x16E2, AR0544_REG_VALUE_16BIT},
	{0x549C, 0x16E3, AR0544_REG_VALUE_16BIT},
	{0x549E, 0x16E3, AR0544_REG_VALUE_16BIT},
	{0x3060, 0xFF01, AR0544_REG_VALUE_16BIT},
	{0x36C0, 0x0001, AR0544_REG_VALUE_16BIT},
	{0x3040, 0x4010, AR0544_REG_VALUE_16BIT},
	{0x328E, 0x0004, AR0544_REG_VALUE_16BIT},
	{0x3340, 0x0C60, AR0544_REG_VALUE_16BIT},
	{0x3340, 0x1C60, AR0544_REG_VALUE_16BIT},
	{0x3040, 0x5010, AR0544_REG_VALUE_16BIT},

	{0x0104, 0x01, AR0544_REG_VALUE_08BIT},
	{0x0382, 0x0001, AR0544_REG_VALUE_16BIT},
	{0x0386, 0x0001, AR0544_REG_VALUE_16BIT},
	{0x0344, 0x0018, AR0544_REG_VALUE_16BIT},
	{0x0346, 0x0104, AR0544_REG_VALUE_16BIT},
	{0x0348, 0x0A17, AR0544_REG_VALUE_16BIT},
	{0x034A, 0x06A3, AR0544_REG_VALUE_16BIT},
	{0x034C, 0x0A00, AR0544_REG_VALUE_16BIT},
	{0x034E, 0x05A0, AR0544_REG_VALUE_16BIT},
	{0x0400, 0x0000, AR0544_REG_VALUE_16BIT},
	{0x0104, 0x00, AR0544_REG_VALUE_08BIT},
	{REG_NULL, 0x00},
};

static const struct regval ar0544_global_regs[] = {
	{0x3406, 0x2000, AR0544_REG_VALUE_16BIT},//ANALOG_CTRL4
	{0x0103, 0x01, AR0544_REG_VALUE_08BIT},//SOFTWARE_RESET
	{REG_DELAY, 200, AR0544_REG_VALUE_08BIT},
	{0x0100, 0x00, AR0544_REG_VALUE_08BIT},//MODE_SELECT
	{REG_DELAY, 200, AR0544_REG_VALUE_08BIT},
	{0x0304, 0x0002, AR0544_REG_VALUE_16BIT},//VT_PRE_PLL_CLK_DIV
	{0x0306, 0x0079, AR0544_REG_VALUE_16BIT},//VT_PLL_MULTIPLIER
	{0x0300, 0x000B, AR0544_REG_VALUE_16BIT},//VT_PIX_CLK_DIV
	{0x0302, 0x0001, AR0544_REG_VALUE_16BIT},//VT_SYS_CLK_DIV
	{0x030C, 0x0007, AR0544_REG_VALUE_16BIT},//OP_PRE_PLL_CLK_DIV
	{0x030E, 0x0118, AR0544_REG_VALUE_16BIT},//OP_PLL_MULTIPLIER
	{0x0308, 0x0005, AR0544_REG_VALUE_16BIT},//OP_PIX_CLK_DIV
	{0x030A, 0x0002, AR0544_REG_VALUE_16BIT},//OP_SYS_CLK_DIV
	{0x0344, 0x0008, AR0544_REG_VALUE_16BIT},//X_ADDR_START
	{0x0348, 0x0A27, AR0544_REG_VALUE_16BIT},//X_ADDR_END
	{0x0346, 0x0008, AR0544_REG_VALUE_16BIT},//Y_ADDR_START
	{0x034A, 0x079F, AR0544_REG_VALUE_16BIT},//Y_ADDR_END
	{0x034C, 0x0A20, AR0544_REG_VALUE_16BIT},//X_OUTPUT_SIZE
	{0x034E, 0x0798, AR0544_REG_VALUE_16BIT},//Y_OUTPUT_SIZE
	{0x0380, 0x0001, AR0544_REG_VALUE_16BIT},//X_EVEN_INC
	{0x0382, 0x0001, AR0544_REG_VALUE_16BIT},//X_ODD_INC
	{0x0384, 0x0001, AR0544_REG_VALUE_16BIT},//Y_EVEN_INC
	{0x0386, 0x0001, AR0544_REG_VALUE_16BIT},//Y_ODD_INC
	{0x0900, 0x00, AR0544_REG_VALUE_08BIT},//BINNING_MODE
	{0x0901, 0x11, AR0544_REG_VALUE_08BIT},//BINNING_TYPE
	{0x0342, 0x1F40, AR0544_REG_VALUE_16BIT},//LINE_LENGTH_PCK
	{0x0340, 0x07B8, AR0544_REG_VALUE_16BIT},//FRAME_LENGTH_LINES
	{0x0202, 0x0005, AR0544_REG_VALUE_16BIT},//COARSE_INTEGRATION_TIME
	{0x0112, 0x0A0A, AR0544_REG_VALUE_16BIT},//CSI_DATA_FORMAT
	{0x0114, 0x01, AR0544_REG_VALUE_08BIT},//CSI_LANE_MODE
	{0x0800, 0x0A, AR0544_REG_VALUE_08BIT},//TCLK_POST
	{0x0801, 0x05, AR0544_REG_VALUE_08BIT},//THS_PREPARE
	{0x0802, 0x08, AR0544_REG_VALUE_08BIT},//THS_ZERO_MIN
	{0x0803, 0x07, AR0544_REG_VALUE_08BIT},//THS_TRAIL
	{0x0804, 0x08, AR0544_REG_VALUE_08BIT},//TCLK_TRAIL_MIN
	{0x0805, 0x05, AR0544_REG_VALUE_08BIT},//TCLK_PREPARE
	{0x0806, 0x18, AR0544_REG_VALUE_08BIT},//TCLK_ZERO
	{0x0807, 0x05, AR0544_REG_VALUE_08BIT},//TLPX
	{0x082A, 0x0A, AR0544_REG_VALUE_08BIT},//TWAKEUP
	{0x082B, 0x08, AR0544_REG_VALUE_08BIT},//TINIT
	{0x082C, 0x09, AR0544_REG_VALUE_08BIT},//THS_EXIT
	{0x3F06, 0x00C0, AR0544_REG_VALUE_16BIT},//MIPI_TIMING_2
	{0x3F0A, 0x8000, AR0544_REG_VALUE_16BIT},//MIPI_TIMING_4
	{0x3F0C, 0x0007, AR0544_REG_VALUE_16BIT},//MIPI_TIMING_5
	{0x3F20, 0x0000, AR0544_REG_VALUE_16BIT},//MIPI_PHY_TRIM_MSB
	{0x0342, 0x1CF8, AR0544_REG_VALUE_16BIT},//LINE_LENGTH_PCK
	{0x0340, 0x07B8, AR0544_REG_VALUE_16BIT},//FRAME_LENGTH_LINES
	{0x0202, 0x06F2, AR0544_REG_VALUE_16BIT},//COARSE_INTEGRATION_TIME
	{0x44BA, 0x3342, AR0544_REG_VALUE_16BIT},//DAC_LD_4_5
	{0x44BC, 0xCAAA, AR0544_REG_VALUE_16BIT},//DAC_LD_6_7
	{0x44BE, 0x86E0, AR0544_REG_VALUE_16BIT},//DAC_LD_8_9
	{0x44C0, 0x4080, AR0544_REG_VALUE_16BIT},//DAC_LD_10_11
	{0x44C4, 0x0FD0, AR0544_REG_VALUE_16BIT},//DAC_LD_14_15
	{0x44C6, 0x16E2, AR0544_REG_VALUE_16BIT},//DAC_LD_16_17
	{0x44C8, 0x6343, AR0544_REG_VALUE_16BIT},//DAC_LD_18_19
	{0x44CC, 0x7777, AR0544_REG_VALUE_16BIT},//DAC_LD_22_23
	{0x44CA, 0x800E, AR0544_REG_VALUE_16BIT},//DAC_LD_20_21
	{0x44CE, 0x8B64, AR0544_REG_VALUE_16BIT},//DAC_LD_24_25
	{0x44D0, 0x173D, AR0544_REG_VALUE_16BIT},//DAC_LD_26_27
	{0x44D2, 0x0B8B, AR0544_REG_VALUE_16BIT},//DAC_LD_28_29
	{0x44D6, 0xB206, AR0544_REG_VALUE_16BIT},//DAC_LD_32_33
	{0x44D8, 0xAAFA, AR0544_REG_VALUE_16BIT},//DAC_LD_34_35
	{0x44DA, 0xC001, AR0544_REG_VALUE_16BIT},//DAC_LD_36_37
	{0x340E, 0xA18B, AR0544_REG_VALUE_16BIT},//ANALOG_CTRL9
	{0x44E4, 0xC000, AR0544_REG_VALUE_16BIT},//DAC_LD_46_47
	{0x44E6, 0xA03F, AR0544_REG_VALUE_16BIT},//DAC_LD_48_49
	{0x44DE, 0x32BF, AR0544_REG_VALUE_16BIT},//DAC_LD_40_41
	{0x44E0, 0x3F3F, AR0544_REG_VALUE_16BIT},//DAC_LD_42_43
	{0x44E2, 0x3F21, AR0544_REG_VALUE_16BIT},//DAC_LD_44_45
	{0x32A4, 0x0000, AR0544_REG_VALUE_16BIT},//CRM_CTRL
	{0x3098, 0x0001, AR0544_REG_VALUE_16BIT},//MODULE_ODP_FORCE_CLK
	{0x4000, 0x0118, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_00
	{0x4002, 0x1E26, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_02
	{0x4004, 0x40FF, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_04
	{0x4006, 0xFFFF, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_06
	{0x4008, 0x0810, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_08
	{0x400A, 0x0225, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_0A
	{0x400C, 0x108F, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_0C
	{0x400E, 0x3003, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_0E
	{0x4010, 0x1840, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_10
	{0x4012, 0xF000, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_12
	{0x4014, 0x30D8, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_14
	{0x4016, 0xF004, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_16
	{0x4018, 0x919A, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_18
	{0x401A, 0xF001, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1A
	{0x401C, 0x99F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1C
	{0x401E, 0x0085, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1E
	{0x4020, 0xF003, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_20
	{0x4022, 0x8B89, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_22
	{0x4024, 0xF001, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_24
	{0x4026, 0x30C0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_26
	{0x4028, 0xF002, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_28
	{0x402A, 0x9C82, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2A
	{0x402C, 0x3018, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2C
	{0x402E, 0x8BB1, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2E
	{0x4030, 0xB6F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_30
	{0x4032, 0x0121, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_32
	{0x4034, 0x58F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_34
	{0x4036, 0x0A99, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_36
	{0x4038, 0xF001, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_38
	{0x403A, 0x98F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3A
	{0x403C, 0x00A2, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3C
	{0x403E, 0xF002, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3E
	{0x4040, 0xA296, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_40
	{0x4042, 0xB4F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_42
	{0x4044, 0x009D, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_44
	{0x4046, 0xF002, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_46
	{0x4048, 0xA1F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_48
	{0x404A, 0x18A1, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_4A
	{0x404C, 0xF002, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_4C
	{0x404E, 0x9D8B, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_4E
	{0x4050, 0x1009, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_50
	{0x4052, 0x83F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_52
	{0x4054, 0x0088, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_54
	{0x4056, 0xF001, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_56
	{0x4058, 0x3600, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_58
	{0x405A, 0xF001, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_5A
	{0x405C, 0x9088, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_5C
	{0x405E, 0xF003, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_5E
	{0x4060, 0x3600, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_60
	{0x4062, 0x83F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_62
	{0x4064, 0x0D8B, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_64
	{0x4066, 0xF00E, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_66
	{0x4068, 0xA3F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_68
	{0x406A, 0x02A3, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_6A
	{0x406C, 0xF002, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_6C
	{0x406E, 0x9DF0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_6E
	{0x4070, 0x03A1, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_70
	{0x4072, 0xF018, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_72
	{0x4074, 0xA1F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_74
	{0x4076, 0x3121, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_76
	{0x4078, 0xED40, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_78
	{0x407A, 0xD21F, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_7A
	{0x407C, 0xF6F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_7C
	{0x407E, 0x0030, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_7E
	{0x4080, 0x03F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_80
	{0x4082, 0x0084, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_82
	{0x4084, 0x8BF0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_84
	{0x4086, 0x0486, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_86
	{0x4088, 0xF000, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_88
	{0x408A, 0x86F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_8A
	{0x408C, 0x0380, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_8C
	{0x408E, 0x8082, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_8E
	{0x4090, 0x0288, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_90
	{0x4092, 0x30C0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_92
	{0x4094, 0x3600, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_94
	{0x4096, 0xF00C, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_96
	{0x4098, 0x3600, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_98
	{0x409A, 0x30C0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_9A
	{0x409C, 0x0288, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_9C
	{0x409E, 0x8280, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_9E
	{0x40A0, 0x8082, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_A0
	{0x40A2, 0x0288, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_A2
	{0x40A4, 0x30C0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_A4
	{0x40A6, 0x3600, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_A6
	{0x40A8, 0xF00C, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_A8
	{0x40AA, 0x3600, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_AA
	{0x40AC, 0x30C0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_AC
	{0x40AE, 0x0288, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_AE
	{0x40B0, 0x8280, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_B0
	{0x40B2, 0xF077, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_B2
	{0x40B4, 0x9FF0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_B4
	{0x40B6, 0x0D13, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_B6
	{0x40B8, 0x00B7, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_B8
	{0x40BA, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_BA
	{0x40BC, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_BC
	{0x40BE, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_BE
	{0x40C0, 0xF000, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_C0
	{0x40C2, 0x0401, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_C2
	{0x40C4, 0xF001, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_C4
	{0x40C6, 0x82F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_C6
	{0x40C8, 0x0283, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_C8
	{0x40CA, 0x85F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_CA
	{0x40CC, 0x0E85, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_CC
	{0x40CE, 0x87F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_CE
	{0x40D0, 0x2587, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_D0
	{0x40D2, 0xF11D, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_D2
	{0x40D4, 0x88F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_D4
	{0x40D6, 0x0288, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_D6
	{0x40D8, 0xF002, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_D8
	{0x40DA, 0x0048, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_DA
	{0x40DC, 0xF001, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_DC
	{0x40DE, 0x86F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_DE
	{0x40E0, 0x0282, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_E0
	{0x40E2, 0xF011, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_E2
	{0x40E4, 0x8AF0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_E4
	{0x40E6, 0x1180, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_E6
	{0x40E8, 0xF022, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_E8
	{0x40EA, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_EA
	{0x40EC, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_EC
	{0x40EE, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_EE
	{0x40F0, 0xF000, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_F0
	{0x40F2, 0x0401, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_F2
	{0x40F4, 0xF00F, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_F4
	{0x40F6, 0x020C, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_F6
	{0x40F8, 0xF00F, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_F8
	{0x40FA, 0x87F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_FA
	{0x40FC, 0x0287, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_FC
	{0x40FE, 0xF045, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_FE
	{0x4100, 0xE839, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_100
	{0x4102, 0x20F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_102
	{0x4104, 0x0434, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_104
	{0x4106, 0x9032, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_106
	{0x4108, 0x48F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_108
	{0x410A, 0x0039, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_10A
	{0x410C, 0x20F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_10C
	{0x410E, 0x0939, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_10E
	{0x4110, 0x20F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_110
	{0x4112, 0x0032, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_112
	{0x4114, 0x4834, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_114
	{0x4116, 0x90F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_116
	{0x4118, 0x04C1, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_118
	{0x411A, 0x03F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_11A
	{0x411C, 0x0239, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_11C
	{0x411E, 0x20F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_11E
	{0x4120, 0x02B0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_120
	{0x4122, 0x0208, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_122
	{0x4124, 0xF07D, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_124
	{0x4126, 0xB0F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_126
	{0x4128, 0x14E9, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_128
	{0x412A, 0x0405, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_12A
	{0x412C, 0xF08C, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_12C
	{0x412E, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_12E
	{0x4130, 0xF06D, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_130
	{0x4132, 0x0810, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_132
	{0x4134, 0x0225, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_134
	{0x4136, 0x108F, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_136
	{0x4138, 0x3003, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_138
	{0x413A, 0x1840, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_13A
	{0x413C, 0xF000, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_13C
	{0x413E, 0x30D8, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_13E
	{0x4140, 0xF004, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_140
	{0x4142, 0x919A, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_142
	{0x4144, 0xF001, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_144
	{0x4146, 0x99F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_146
	{0x4148, 0x0085, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_148
	{0x414A, 0xF003, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_14A
	{0x414C, 0x8B89, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_14C
	{0x414E, 0xF001, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_14E
	{0x4150, 0x30C0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_150
	{0x4152, 0xF002, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_152
	{0x4154, 0x9C82, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_154
	{0x4156, 0x3018, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_156
	{0x4158, 0x8BB1, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_158
	{0x415A, 0xB6F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_15A
	{0x415C, 0x0121, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_15C
	{0x415E, 0x58F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_15E
	{0x4160, 0x0A99, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_160
	{0x4162, 0xF001, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_162
	{0x4164, 0x98F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_164
	{0x4166, 0x00A2, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_166
	{0x4168, 0xF002, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_168
	{0x416A, 0xA296, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_16A
	{0x416C, 0xB4F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_16C
	{0x416E, 0x009D, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_16E
	{0x4170, 0xF002, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_170
	{0x4172, 0xA1F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_172
	{0x4174, 0x18A1, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_174
	{0x4176, 0xF002, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_176
	{0x4178, 0x9D8B, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_178
	{0x417A, 0x1009, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_17A
	{0x417C, 0x83F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_17C
	{0x417E, 0x0088, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_17E
	{0x4180, 0xF001, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_180
	{0x4182, 0x3600, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_182
	{0x4184, 0xF001, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_184
	{0x4186, 0x9088, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_186
	{0x4188, 0xF003, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_188
	{0x418A, 0x3600, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_18A
	{0x418C, 0x83F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_18C
	{0x418E, 0x0D8B, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_18E
	{0x4190, 0xF00E, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_190
	{0x4192, 0xA3F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_192
	{0x4194, 0x02A3, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_194
	{0x4196, 0xF002, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_196
	{0x4198, 0x9DF0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_198
	{0x419A, 0x03A1, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_19A
	{0x419C, 0xF018, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_19C
	{0x419E, 0xA1F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_19E
	{0x41A0, 0x22B7, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1A0
	{0x41A2, 0xF00D, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1A2
	{0x41A4, 0x21ED, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1A4
	{0x41A6, 0x4052, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1A6
	{0x41A8, 0x1FF6, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1A8
	{0x41AA, 0xF000, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1AA
	{0x41AC, 0x3003, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1AC
	{0x41AE, 0xF000, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1AE
	{0x41B0, 0x848B, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1B0
	{0x41B2, 0xF004, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1B2
	{0x41B4, 0x86F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1B4
	{0x41B6, 0x0086, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1B6
	{0x41B8, 0xF003, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1B8
	{0x41BA, 0x8080, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1BA
	{0x41BC, 0x8202, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1BC
	{0x41BE, 0x0887, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1BE
	{0x41C0, 0x36C0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1C0
	{0x41C2, 0xF007, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1C2
	{0x41C4, 0x36C0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1C4
	{0x41C6, 0x8702, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1C6
	{0x41C8, 0x0882, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1C8
	{0x41CA, 0x8080, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1CA
	{0x41CC, 0x8202, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1CC
	{0x41CE, 0x0887, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1CE
	{0x41D0, 0x36C0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1D0
	{0x41D2, 0xF007, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1D2
	{0x41D4, 0x36C0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1D4
	{0x41D6, 0x8702, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1D6
	{0x41D8, 0x0882, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1D8
	{0x41DA, 0x8080, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1DA
	{0x41DC, 0x8202, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1DC
	{0x41DE, 0x0887, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1DE
	{0x41E0, 0x36C0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1E0
	{0x41E2, 0xF007, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1E2
	{0x41E4, 0x36C0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1E4
	{0x41E6, 0x8702, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1E6
	{0x41E8, 0x0882, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1E8
	{0x41EA, 0x8080, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1EA
	{0x41EC, 0x8202, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1EC
	{0x41EE, 0x0887, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1EE
	{0x41F0, 0x36C0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1F0
	{0x41F2, 0xF005, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1F2
	{0x41F4, 0x1300, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1F4
	{0x41F6, 0x9F36, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1F6
	{0x41F8, 0xC087, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1F8
	{0x41FA, 0x0208, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1FA
	{0x41FC, 0x8280, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1FC
	{0x41FE, 0xB7E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1FE
	{0x4200, 0xF00E, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_200
	{0x4202, 0x80F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_202
	{0x4204, 0x230A, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_204
	{0x4206, 0x3410, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_206
	{0x4208, 0xCF30, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_208
	{0x420A, 0x03B2, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_20A
	{0x420C, 0xF000, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_20C
	{0x420E, 0x30C0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_20E
	{0x4210, 0x3018, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_210
	{0x4212, 0x97B5, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_212
	{0x4214, 0xF000, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_214
	{0x4216, 0x91F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_216
	{0x4218, 0x009A, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_218
	{0x421A, 0xF000, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_21A
	{0x421C, 0x99F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_21C
	{0x421E, 0x0230, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_21E
	{0x4220, 0x1885, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_220
	{0x4222, 0x30C0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_222
	{0x4224, 0x9E40, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_224
	{0x4226, 0x4220, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_226
	{0x4228, 0x1889, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_228
	{0x422A, 0x4104, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_22A
	{0x422C, 0x82A0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_22C
	{0x422E, 0xF001, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_22E
	{0x4230, 0x9CF0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_230
	{0x4232, 0x0B99, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_232
	{0x4234, 0xF001, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_234
	{0x4236, 0x98F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_236
	{0x4238, 0x00A2, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_238
	{0x423A, 0x96F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_23A
	{0x423C, 0x00B4, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_23C
	{0x423E, 0xA2F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_23E
	{0x4240, 0x029D, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_240
	{0x4242, 0xF002, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_242
	{0x4244, 0xA1F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_244
	{0x4246, 0x1D8B, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_246
	{0x4248, 0xA110, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_248
	{0x424A, 0x0983, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_24A
	{0x424C, 0xF000, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_24C
	{0x424E, 0x3600, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_24E
	{0x4250, 0x9D88, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_250
	{0x4252, 0xF005, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_252
	{0x4254, 0x8883, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_254
	{0x4256, 0x3600, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_256
	{0x4258, 0x90F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_258
	{0x425A, 0x158B, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_25A
	{0x425C, 0xF061, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_25C
	{0x425E, 0xA3F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_25E
	{0x4260, 0x02A3, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_260
	{0x4262, 0xF002, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_262
	{0x4264, 0x9DF0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_264
	{0x4266, 0x02A1, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_266
	{0x4268, 0xF018, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_268
	{0x426A, 0xA1F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_26A
	{0x426C, 0x309D, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_26C
	{0x426E, 0x4110, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_26E
	{0x4270, 0xB9F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_270
	{0x4272, 0x03B2, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_272
	{0x4274, 0xF009, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_274
	{0x4276, 0x8B91, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_276
	{0x4278, 0x848E, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_278
	{0x427A, 0xF038, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_27A
	{0x427C, 0xA684, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_27C
	{0x427E, 0x8EF0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_27E
	{0x4280, 0x0202, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_280
	{0x4282, 0x02F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_282
	{0x4284, 0x0391, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_284
	{0x4286, 0xF00F, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_286
	{0x4288, 0xB2F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_288
	{0x428A, 0x0083, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_28A
	{0x428C, 0xF000, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_28C
	{0x428E, 0x3600, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_28E
	{0x4290, 0xB8F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_290
	{0x4292, 0x0836, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_292
	{0x4294, 0x0083, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_294
	{0x4296, 0xF001, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_296
	{0x4298, 0x9CF0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_298
	{0x429A, 0x059C, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_29A
	{0x429C, 0xF00D, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_29C
	{0x429E, 0x8BF0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_29E
	{0x42A0, 0x0430, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2A0
	{0x42A2, 0x18A3, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2A2
	{0x42A4, 0xF002, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2A4
	{0x42A6, 0xA3F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2A6
	{0x42A8, 0x029D, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2A8
	{0x42AA, 0xF027, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2AA
	{0x42AC, 0xB9F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2AC
	{0x42AE, 0x2430, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2AE
	{0x42B0, 0x189D, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2B0
	{0x42B2, 0xF002, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2B2
	{0x42B4, 0x82F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2B4
	{0x42B6, 0x0330, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2B6
	{0x42B8, 0xC0F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2B8
	{0x42BA, 0x0E30, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2BA
	{0x42BC, 0xC0F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2BC
	{0x42BE, 0x0282, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2BE
	{0x42C0, 0xF009, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2C0
	{0x42C2, 0x90F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2C2
	{0x42C4, 0x038C, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2C4
	{0x42C6, 0x8FF0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2C6
	{0x42C8, 0x2D30, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2C8
	{0x42CA, 0x18A2, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2CA
	{0x42CC, 0xF002, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2CC
	{0x42CE, 0xA2F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2CE
	{0x42D0, 0x029D, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2D0
	{0x42D2, 0xF027, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2D2
	{0x42D4, 0x9DF0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2D4
	{0x42D6, 0x0730, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2D6
	{0x42D8, 0x1889, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2D8
	{0x42DA, 0xB5F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2DA
	{0x42DC, 0x008B, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2DC
	{0x42DE, 0xF000, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2DE
	{0x42E0, 0x97F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2E0
	{0x42E2, 0x0017, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2E2
	{0x42E4, 0xA621, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2E4
	{0x42E6, 0xCD40, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2E6
	{0x42E8, 0xC210, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2E8
	{0x42EA, 0x49F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2EA
	{0x42EC, 0x0030, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2EC
	{0x42EE, 0x0784, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2EE
	{0x42F0, 0xF006, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2F0
	{0x42F2, 0x80F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2F2
	{0x42F4, 0x0E86, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2F4
	{0x42F6, 0xF000, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2F6
	{0x42F8, 0x86F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2F8
	{0x42FA, 0x0880, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2FA
	{0x42FC, 0x8200, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2FC
	{0x42FE, 0x8830, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2FE
	{0x4300, 0xC036, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_300
	{0x4302, 0x00F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_302
	{0x4304, 0x0B36, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_304
	{0x4306, 0xC087, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_306
	{0x4308, 0x8300, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_308
	{0x430A, 0x0580, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_30A
	{0x430C, 0xF000, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_30C
	{0x430E, 0x8200, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_30E
	{0x4310, 0x8830, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_310
	{0x4312, 0xC036, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_312
	{0x4314, 0x00F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_314
	{0x4316, 0x0A30, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_316
	{0x4318, 0xC036, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_318
	{0x431A, 0x0087, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_31A
	{0x431C, 0x8382, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_31C
	{0x431E, 0x80F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_31E
	{0x4320, 0x25B8, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_320
	{0x4322, 0xB79F, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_322
	{0x4324, 0x1300, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_324
	{0x4326, 0x81E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_326
	{0x4328, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_328
	{0x432A, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_32A
	{0x432C, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_32C
	{0x432E, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_32E
	{0x4330, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_330
	{0x4332, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_332
	{0x4334, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_334
	{0x4336, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_336
	{0x4338, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_338
	{0x433A, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_33A
	{0x433C, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_33C
	{0x433E, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_33E
	{0x4340, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_340
	{0x4342, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_342
	{0x4344, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_344
	{0x4346, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_346
	{0x4348, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_348
	{0x434A, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_34A
	{0x434C, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_34C
	{0x434E, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_34E
	{0x4350, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_350
	{0x4352, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_352
	{0x4354, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_354
	{0x4356, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_356
	{0x4358, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_358
	{0x435A, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_35A
	{0x435C, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_35C
	{0x435E, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_35E
	{0x4360, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_360
	{0x4362, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_362
	{0x4364, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_364
	{0x4366, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_366
	{0x4368, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_368
	{0x436A, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_36A
	{0x436C, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_36C
	{0x436E, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_36E
	{0x4370, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_370
	{0x4372, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_372
	{0x4374, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_374
	{0x4376, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_376
	{0x4378, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_378
	{0x437A, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_37A
	{0x437C, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_37C
	{0x437E, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_37E
	{0x4380, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_380
	{0x4382, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_382
	{0x4384, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_384
	{0x4386, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_386
	{0x4388, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_388
	{0x438A, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_38A
	{0x438C, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_38C
	{0x438E, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_38E
	{0x4390, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_390
	{0x4392, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_392
	{0x4394, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_394
	{0x4396, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_396
	{0x4398, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_398
	{0x439A, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_39A
	{0x439C, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_39C
	{0x439E, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_39E
	{0x43A0, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3A0
	{0x43A2, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3A2
	{0x43A4, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3A4
	{0x43A6, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3A6
	{0x43A8, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3A8
	{0x43AA, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3AA
	{0x43AC, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3AC
	{0x43AE, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3AE
	{0x43B0, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3B0
	{0x43B2, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3B2
	{0x43B4, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3B4
	{0x43B6, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3B6
	{0x43B8, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3B8
	{0x43BA, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3BA
	{0x43BC, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3BC
	{0x43BE, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3BE
	{0x43C0, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3C0
	{0x43C2, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3C2
	{0x43C4, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3C4
	{0x43C6, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3C6
	{0x43C8, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3C8
	{0x43CA, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3CA
	{0x43CC, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3CC
	{0x43CE, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3CE
	{0x43D0, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3D0
	{0x43D2, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3D2
	{0x43D4, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3D4
	{0x43D6, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3D6
	{0x43D8, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3D8
	{0x43DA, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3DA
	{0x43DC, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3DC
	{0x43DE, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3DE
	{0x43E0, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3E0
	{0x43E2, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3E2
	{0x43E4, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3E4
	{0x43E6, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3E6
	{0x43E8, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3E8
	{0x43EA, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3EA
	{0x43EC, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3EC
	{0x43EE, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3EE
	{0x43F0, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3F0
	{0x43F2, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3F2
	{0x43F4, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3F4
	{0x43F6, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3F6
	{0x43F8, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3F8
	{0x43FA, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3FA
	{0x43FC, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3FC
	{0x43FE, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3FE
	{0x4400, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_400
	{0x4402, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_402
	{0x4404, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_404
	{0x4406, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_406
	{0x4408, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_408
	{0x440A, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_40A
	{0x440C, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_40C
	{0x440E, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_40E
	{0x4410, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_410
	{0x4412, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_412
	{0x4414, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_414
	{0x4416, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_416
	{0x4418, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_418
	{0x441A, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_41A
	{0x441C, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_41C
	{0x441E, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_41E
	{0x4420, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_420
	{0x4422, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_422
	{0x4424, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_424
	{0x4426, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_426
	{0x4428, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_428
	{0x442A, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_42A
	{0x442C, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_42C
	{0x442E, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_42E
	{0x4430, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_430
	{0x4432, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_432
	{0x4434, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_434
	{0x4436, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_436
	{0x4438, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_438
	{0x443A, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_43A
	{0x443C, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_43C
	{0x443E, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_43E
	{0x4440, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_440
	{0x4442, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_442
	{0x4444, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_444
	{0x4446, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_446
	{0x4448, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_448
	{0x444A, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_44A
	{0x444C, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_44C
	{0x444E, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_44E
	{0x4450, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_450
	{0x4452, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_452
	{0x4454, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_454
	{0x4456, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_456
	{0x4458, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_458
	{0x445A, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_45A
	{0x445C, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_45C
	{0x445E, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_45E
	{0x4460, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_460
	{0x4462, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_462
	{0x4464, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_464
	{0x4466, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_466
	{0x4468, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_468
	{0x446A, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_46A
	{0x446C, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_46C
	{0x446E, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_46E
	{0x4470, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_470
	{0x4472, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_472
	{0x4474, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_474
	{0x4476, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_476
	{0x4478, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_478
	{0x447A, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_47A
	{0x447C, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_47C
	{0x447E, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_47E
	{0x4480, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_480
	{0x4482, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_482
	{0x4484, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_484
	{0x4486, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_486
	{0x4488, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_488
	{0x448A, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_48A
	{0x448C, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_48C
	{0x448E, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_48E
	{0x4490, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_490
	{0x4492, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_492
	{0x4494, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_494
	{0x4496, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_496
	{0x4498, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_498
	{0x449A, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_49A
	{0x449C, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_49C
	{0x449E, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_49E
	{0x44A0, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_4A0
	{0x44A2, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_4A2
	{0x44A4, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_4A4
	{0x44A6, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_4A6
	{0x44A8, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_4A8
	{0x44AA, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_4AA
	{0x44AC, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_4AC
	{0x44AE, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_4AE
	{0x44B0, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_4B0
	{0x44B2, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_4B2
	{0x44B4, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_4B4
	{0x5500, 0x0000, AR0544_REG_VALUE_16BIT},//AGAIN_LUT0
	{0x5502, 0x0001, AR0544_REG_VALUE_16BIT},//AGAIN_LUT1
	{0x5504, 0x0002, AR0544_REG_VALUE_16BIT},//AGAIN_LUT2
	{0x5506, 0x0005, AR0544_REG_VALUE_16BIT},//AGAIN_LUT3
	{0x5508, 0x0009, AR0544_REG_VALUE_16BIT},//AGAIN_LUT4
	{0x550A, 0x000F, AR0544_REG_VALUE_16BIT},//AGAIN_LUT5
	{0x550C, 0x0011, AR0544_REG_VALUE_16BIT},//AGAIN_LUT6
	{0x550E, 0x0012, AR0544_REG_VALUE_16BIT},//AGAIN_LUT7
	{0x5510, 0x0018, AR0544_REG_VALUE_16BIT},//AGAIN_LUT8
	{0x5512, 0x0019, AR0544_REG_VALUE_16BIT},//AGAIN_LUT9
	{0x5514, 0x0021, AR0544_REG_VALUE_16BIT},//AGAIN_LUT10
	{0x5516, 0x0022, AR0544_REG_VALUE_16BIT},//AGAIN_LUT11
	{0x5518, 0x0028, AR0544_REG_VALUE_16BIT},//AGAIN_LUT12
	{0x551A, 0x0029, AR0544_REG_VALUE_16BIT},//AGAIN_LUT13
	{0x551C, 0x002F, AR0544_REG_VALUE_16BIT},//AGAIN_LUT14
	{0x551E, 0x0030, AR0544_REG_VALUE_16BIT},//AGAIN_LUT15
	{0x5400, 0x0100, AR0544_REG_VALUE_16BIT},//GT1_COARSE0
	{0x5402, 0x3113, AR0544_REG_VALUE_16BIT},//GT1_COARSE1
	{0x5404, 0x110E, AR0544_REG_VALUE_16BIT},//GT1_COARSE2
	{0x5406, 0x4101, AR0544_REG_VALUE_16BIT},//GT1_COARSE3
	{0x5408, 0x610E, AR0544_REG_VALUE_16BIT},//GT1_COARSE4
	{0x540A, 0x9104, AR0544_REG_VALUE_16BIT},//GT1_COARSE5
	{0x540C, 0xB101, AR0544_REG_VALUE_16BIT},//GT1_COARSE6
	{0x540E, 0xD106, AR0544_REG_VALUE_16BIT},//GT1_COARSE7
	{0x5410, 0xF11E, AR0544_REG_VALUE_16BIT},//GT1_COARSE8
	{0x5412, 0xF104, AR0544_REG_VALUE_16BIT},//GT1_COARSE9
	{0x5414, 0xF170, AR0544_REG_VALUE_16BIT},//GT1_COARSE10
	{0x5416, 0xF208, AR0544_REG_VALUE_16BIT},//GT1_COARSE11
	{0x5418, 0xF2DE, AR0544_REG_VALUE_16BIT},//GT1_COARSE12
	{0x541A, 0xF40D, AR0544_REG_VALUE_16BIT},//GT1_COARSE13
	{0x541C, 0xF5BA, AR0544_REG_VALUE_16BIT},//GT1_COARSE14
	{0x541E, 0xF816, AR0544_REG_VALUE_16BIT},//GT1_COARSE15
	{0x5420, 0xFB6D, AR0544_REG_VALUE_16BIT},//GT1_COARSE16
	{0x5422, 0xFB6D, AR0544_REG_VALUE_16BIT},//GT1_COARSE17
	{0x5424, 0xFFFA, AR0544_REG_VALUE_16BIT},//GT1_DCG_ATTN_SET0
	{0x5426, 0x5557, AR0544_REG_VALUE_16BIT},//GT1_DCG_ATTN_SET1
	{0x5428, 0x0005, AR0544_REG_VALUE_16BIT},//GT1_DCG_ATTN_SET2
	{0x542A, 0xA550, AR0544_REG_VALUE_16BIT},//GT1_ZONE_SET0
	{0x542C, 0xAAAA, AR0544_REG_VALUE_16BIT},//GT1_ZONE_SET1
	{0x542E, 0x000A, AR0544_REG_VALUE_16BIT},//GT1_ZONE_SET2
	{0x5460, 0x2269, AR0544_REG_VALUE_16BIT},//ZT1_REG0_ADDR
	{0x5462, 0x0B8B, AR0544_REG_VALUE_16BIT},//ZT1_REG0_VALUE0
	{0x5464, 0x0B8B, AR0544_REG_VALUE_16BIT},//ZT1_REG0_VALUE1
	{0x5466, 0x098B, AR0544_REG_VALUE_16BIT},//ZT1_REG0_VALUE2
	{0x5498, 0x2263, AR0544_REG_VALUE_16BIT},//ZT1_REG7_ADDR
	{0x549A, 0x16E2, AR0544_REG_VALUE_16BIT},//ZT1_REG7_VALUE0
	{0x549C, 0x16E3, AR0544_REG_VALUE_16BIT},//ZT1_REG7_VALUE1
	{0x549E, 0x16E3, AR0544_REG_VALUE_16BIT},//ZT1_REG7_VALUE2
	{0x3060, 0xFF01, AR0544_REG_VALUE_16BIT},//GAIN_TABLE_CTRL
	{0x36C0, 0x0001, AR0544_REG_VALUE_16BIT},//DIGITAL_GAIN_CTRL
	{0x3F20, 0x0000, AR0544_REG_VALUE_16BIT},//MIPI_PHY_TRIM_MSB
	{0x3040, 0x4010, AR0544_REG_VALUE_16BIT},//READ_MODE
	{REG_NULL, 0x00},
};

static const struct regval ar0544_regs_lihdr_2592x1944_2lane_30fps[] = {
	{0x3406, 0x2000, AR0544_REG_VALUE_16BIT},//ANALOG_CTRL4
	{0x0103, 0x01, AR0544_REG_VALUE_08BIT},//SOFTWARE_RESET
	{REG_DELAY, 200, AR0544_REG_VALUE_08BIT},
	{0x0100, 0x00,  AR0544_REG_VALUE_08BIT},//MODE_SELECT
	{REG_DELAY, 200, AR0544_REG_VALUE_08BIT},
	{0x0304, 0x0002, AR0544_REG_VALUE_16BIT},//VT_PRE_PLL_CLK_DIV
	{0x0306, 0x005A, AR0544_REG_VALUE_16BIT},//VT_PLL_MULTIPLIER
	{0x0300, 0x000B, AR0544_REG_VALUE_16BIT},//VT_PIX_CLK_DIV
	{0x0302, 0x0001, AR0544_REG_VALUE_16BIT},//VT_SYS_CLK_DIV
	{0x030C, 0x0007, AR0544_REG_VALUE_16BIT},//OP_PRE_PLL_CLK_DIV
	{0x030E, 0x01BD, AR0544_REG_VALUE_16BIT},//OP_PLL_MULTIPLIER
	{0x0308, 0x0005, AR0544_REG_VALUE_16BIT},//OP_PIX_CLK_DIV
	{0x030A, 0x0002, AR0544_REG_VALUE_16BIT},//OP_SYS_CLK_DIV
	{0x0344, 0x0008, AR0544_REG_VALUE_16BIT},//X_ADDR_START
	{0x0348, 0x0A27, AR0544_REG_VALUE_16BIT},//X_ADDR_END
	{0x0346, 0x0008, AR0544_REG_VALUE_16BIT},//Y_ADDR_START
	{0x034A, 0x079F, AR0544_REG_VALUE_16BIT},//Y_ADDR_END
	{0x034C, 0x0A20, AR0544_REG_VALUE_16BIT},//X_OUTPUT_SIZE
	{0x034E, 0x0798, AR0544_REG_VALUE_16BIT},//Y_OUTPUT_SIZE
	{0x0380, 0x0001, AR0544_REG_VALUE_16BIT},//X_EVEN_INC
	{0x0382, 0x0001, AR0544_REG_VALUE_16BIT},//X_ODD_INC
	{0x0384, 0x0001, AR0544_REG_VALUE_16BIT},//Y_EVEN_INC
	{0x0386, 0x0001, AR0544_REG_VALUE_16BIT},//Y_ODD_INC
	{0x0900, 0x00, AR0544_REG_VALUE_08BIT},//BINNING_MODE
	{0x0901, 0x11, AR0544_REG_VALUE_08BIT},//BINNING_TYPE
	{0x0342, 0x0E38, AR0544_REG_VALUE_16BIT},//LINE_LENGTH_PCK
	{0x0340, 0x0FB0, AR0544_REG_VALUE_16BIT},//FRAME_LENGTH_LINES
	{0x0202, 0x000C, AR0544_REG_VALUE_16BIT},//COARSE_INTEGRATION_TIME
	{0x0224, 0x0240, AR0544_REG_VALUE_16BIT},//short_COARSE_INTEGRATION_TIME
	{0x3062, 0x2020, AR0544_REG_VALUE_16BIT},
	{0x0112, 0x0A0A, AR0544_REG_VALUE_16BIT},//CSI_DATA_FORMAT
	{0x0114, 0x01, AR0544_REG_VALUE_08BIT},//CSI_LANE_MODE
	{0x0800, 0x10, AR0544_REG_VALUE_08BIT},//TCLK_POST
	{0x0801, 0x09, AR0544_REG_VALUE_08BIT},//THS_PREPARE
	{0x0802, 0x11, AR0544_REG_VALUE_08BIT},//THS_ZERO_MIN
	{0x0803, 0x0C, AR0544_REG_VALUE_08BIT},//THS_TRAIL
	{0x0804, 0x0F, AR0544_REG_VALUE_08BIT},//TCLK_TRAIL_MIN
	{0x0805, 0x08, AR0544_REG_VALUE_08BIT},//TCLK_PREPARE
	{0x0806, 0x34, AR0544_REG_VALUE_08BIT},//TCLK_ZERO
	{0x0807, 0x0A, AR0544_REG_VALUE_08BIT},//TLPX
	{0x082A, 0x15, AR0544_REG_VALUE_08BIT},//TWAKEUP
	{0x082B, 0x11, AR0544_REG_VALUE_08BIT},//TINIT
	{0x082C, 0x13, AR0544_REG_VALUE_08BIT},//THS_EXIT
	{0x3F06, 0x00C0, AR0544_REG_VALUE_16BIT},//MIPI_TIMING_2
	{0x3F0A, 0x8000, AR0544_REG_VALUE_16BIT},//MIPI_TIMING_4
	{0x3F0C, 0x000E, AR0544_REG_VALUE_16BIT},//MIPI_TIMING_5
	{0x3F20, 0x0000, AR0544_REG_VALUE_16BIT},//MIPI_PHY_TRIM_MSB
	{0x3040, 0x0010, AR0544_REG_VALUE_16BIT},//READ_MODE
	{0x3042, 0x8079, AR0544_REG_VALUE_16BIT},//T1_TO_T2_DIST_CTRL
	{0x0220, 0x73, AR0544_REG_VALUE_08BIT},//HDR_MODE
	{0x3F18, 0x7B70, AR0544_REG_VALUE_16BIT},//MIPI_JPEG_PN9_DATA_TYPE
	{0x44BA, 0x3342, AR0544_REG_VALUE_16BIT},//DAC_LD_4_5
	{0x44BC, 0xCAAA, AR0544_REG_VALUE_16BIT},//DAC_LD_6_7
	{0x44BE, 0x86E0, AR0544_REG_VALUE_16BIT},//DAC_LD_8_9
	{0x44C0, 0x4080, AR0544_REG_VALUE_16BIT},//DAC_LD_10_11
	{0x44C4, 0x0FD0, AR0544_REG_VALUE_16BIT},//DAC_LD_14_15
	{0x44C6, 0x16E3, AR0544_REG_VALUE_16BIT},//DAC_LD_16_17
	{0x44C8, 0x6343, AR0544_REG_VALUE_16BIT},//DAC_LD_18_19
	{0x44CC, 0x7777, AR0544_REG_VALUE_16BIT},//DAC_LD_22_23
	{0x44CA, 0x800E, AR0544_REG_VALUE_16BIT},//DAC_LD_20_21
	{0x44CE, 0x8B64, AR0544_REG_VALUE_16BIT},//DAC_LD_24_25
	{0x44D0, 0x173D, AR0544_REG_VALUE_16BIT},//DAC_LD_26_27
	{0x44D2, 0x0B8B, AR0544_REG_VALUE_16BIT},//DAC_LD_28_29
	{0x44D6, 0xB206, AR0544_REG_VALUE_16BIT},//DAC_LD_32_33
	{0x44D8, 0xAAFA, AR0544_REG_VALUE_16BIT},//DAC_LD_34_35
	{0x44DA, 0xC001, AR0544_REG_VALUE_16BIT},//DAC_LD_36_37
	{0x340E, 0xA18B, AR0544_REG_VALUE_16BIT},//ANALOG_CTRL9
	{0x44E4, 0xC000, AR0544_REG_VALUE_16BIT},//DAC_LD_46_47
	{0x44E6, 0xA03F, AR0544_REG_VALUE_16BIT},//DAC_LD_48_49
	{0x44DE, 0x34BF, AR0544_REG_VALUE_16BIT},//DAC_LD_40_41
	{0x44E0, 0x3F3F, AR0544_REG_VALUE_16BIT},//DAC_LD_42_43
	{0x44E2, 0x3F21, AR0544_REG_VALUE_16BIT},//DAC_LD_44_45
	{0x32A4, 0x0000, AR0544_REG_VALUE_16BIT},//CRM_CTRL
	{0x4600, 0x0333, AR0544_REG_VALUE_16BIT},//LISREG_CTRL
	{0x4602, 0x201C, AR0544_REG_VALUE_16BIT},//LISREG0_CTRL
	{0x4604, 0x0B0B, AR0544_REG_VALUE_16BIT},//LISREG0_DATA0N1
	{0x4606, 0x0009, AR0544_REG_VALUE_16BIT},//LISREG0_DATA2
	{0x4000, 0x0118, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_00
	{0x4002, 0x1E26, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_02
	{0x4004, 0x40FF, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_04
	{0x4006, 0xFFFF, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_06
	{0x4008, 0x0810, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_08
	{0x400A, 0x0225, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_0A
	{0x400C, 0x108F, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_0C
	{0x400E, 0x3003, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_0E
	{0x4010, 0x1840, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_10
	{0x4012, 0xF000, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_12
	{0x4014, 0x30D8, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_14
	{0x4016, 0xF004, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_16
	{0x4018, 0x919A, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_18
	{0x401A, 0xF001, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1A
	{0x401C, 0x99F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1C
	{0x401E, 0x0085, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1E
	{0x4020, 0xF003, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_20
	{0x4022, 0x8B89, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_22
	{0x4024, 0xF001, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_24
	{0x4026, 0x30C0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_26
	{0x4028, 0xF002, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_28
	{0x402A, 0x9C82, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2A
	{0x402C, 0x3018, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2C
	{0x402E, 0x8BB1, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2E
	{0x4030, 0xB6F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_30
	{0x4032, 0x0121, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_32
	{0x4034, 0x58F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_34
	{0x4036, 0x0A99, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_36
	{0x4038, 0xF001, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_38
	{0x403A, 0x98F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3A
	{0x403C, 0x00A2, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3C
	{0x403E, 0xF002, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3E
	{0x4040, 0xA296, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_40
	{0x4042, 0xB4F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_42
	{0x4044, 0x009D, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_44
	{0x4046, 0xF002, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_46
	{0x4048, 0xA1F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_48
	{0x404A, 0x18A1, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_4A
	{0x404C, 0xF002, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_4C
	{0x404E, 0x9D8B, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_4E
	{0x4050, 0x1009, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_50
	{0x4052, 0x83F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_52
	{0x4054, 0x0088, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_54
	{0x4056, 0xF001, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_56
	{0x4058, 0x3600, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_58
	{0x405A, 0xF001, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_5A
	{0x405C, 0x9088, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_5C
	{0x405E, 0xF003, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_5E
	{0x4060, 0x3600, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_60
	{0x4062, 0x83F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_62
	{0x4064, 0x0D8B, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_64
	{0x4066, 0xF00E, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_66
	{0x4068, 0xA3F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_68
	{0x406A, 0x02A3, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_6A
	{0x406C, 0xF002, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_6C
	{0x406E, 0x9DF0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_6E
	{0x4070, 0x03A1, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_70
	{0x4072, 0xF018, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_72
	{0x4074, 0xA1F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_74
	{0x4076, 0x3121, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_76
	{0x4078, 0xED40, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_78
	{0x407A, 0xD21F, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_7A
	{0x407C, 0xF6F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_7C
	{0x407E, 0x0030, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_7E
	{0x4080, 0x03F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_80
	{0x4082, 0x0084, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_82
	{0x4084, 0x8BF0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_84
	{0x4086, 0x0486, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_86
	{0x4088, 0xF000, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_88
	{0x408A, 0x86F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_8A
	{0x408C, 0x0380, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_8C
	{0x408E, 0x8082, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_8E
	{0x4090, 0x0288, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_90
	{0x4092, 0x30C0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_92
	{0x4094, 0x3600, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_94
	{0x4096, 0xF00C, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_96
	{0x4098, 0x3600, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_98
	{0x409A, 0x30C0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_9A
	{0x409C, 0x0288, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_9C
	{0x409E, 0x8280, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_9E
	{0x40A0, 0x8082, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_A0
	{0x40A2, 0x0288, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_A2
	{0x40A4, 0x30C0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_A4
	{0x40A6, 0x3600, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_A6
	{0x40A8, 0xF00C, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_A8
	{0x40AA, 0x3600, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_AA
	{0x40AC, 0x30C0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_AC
	{0x40AE, 0x0288, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_AE
	{0x40B0, 0x8280, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_B0
	{0x40B2, 0xF077, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_B2
	{0x40B4, 0x9FF0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_B4
	{0x40B6, 0x0D13, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_B6
	{0x40B8, 0x00B7, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_B8
	{0x40BA, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_BA
	{0x40BC, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_BC
	{0x40BE, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_BE
	{0x40C0, 0xF000, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_C0
	{0x40C2, 0x0401, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_C2
	{0x40C4, 0xF001, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_C4
	{0x40C6, 0x82F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_C6
	{0x40C8, 0x0283, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_C8
	{0x40CA, 0x85F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_CA
	{0x40CC, 0x0E85, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_CC
	{0x40CE, 0x87F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_CE
	{0x40D0, 0x2587, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_D0
	{0x40D2, 0xF11D, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_D2
	{0x40D4, 0x88F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_D4
	{0x40D6, 0x0288, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_D6
	{0x40D8, 0xF002, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_D8
	{0x40DA, 0x0048, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_DA
	{0x40DC, 0xF001, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_DC
	{0x40DE, 0x86F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_DE
	{0x40E0, 0x0282, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_E0
	{0x40E2, 0xF011, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_E2
	{0x40E4, 0x8AF0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_E4
	{0x40E6, 0x1180, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_E6
	{0x40E8, 0xF022, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_E8
	{0x40EA, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_EA
	{0x40EC, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_EC
	{0x40EE, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_EE
	{0x40F0, 0xF000, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_F0
	{0x40F2, 0x0401, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_F2
	{0x40F4, 0xF00F, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_F4
	{0x40F6, 0x020C, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_F6
	{0x40F8, 0xF00F, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_F8
	{0x40FA, 0x87F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_FA
	{0x40FC, 0x0287, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_FC
	{0x40FE, 0xF045, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_FE
	{0x4100, 0xE839, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_100
	{0x4102, 0x20F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_102
	{0x4104, 0x0434, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_104
	{0x4106, 0x9032, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_106
	{0x4108, 0x48F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_108
	{0x410A, 0x0039, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_10A
	{0x410C, 0x20F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_10C
	{0x410E, 0x0939, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_10E
	{0x4110, 0x20F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_110
	{0x4112, 0x0032, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_112
	{0x4114, 0x4834, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_114
	{0x4116, 0x90F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_116
	{0x4118, 0x04C1, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_118
	{0x411A, 0x03F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_11A
	{0x411C, 0x0239, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_11C
	{0x411E, 0x20F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_11E
	{0x4120, 0x02B0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_120
	{0x4122, 0x0208, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_122
	{0x4124, 0xF07D, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_124
	{0x4126, 0xB0F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_126
	{0x4128, 0x14E9, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_128
	{0x412A, 0x0405, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_12A
	{0x412C, 0xF08C, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_12C
	{0x412E, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_12E
	{0x4130, 0xF06D, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_130
	{0x4132, 0x0810, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_132
	{0x4134, 0x0225, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_134
	{0x4136, 0x108F, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_136
	{0x4138, 0x3003, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_138
	{0x413A, 0x1840, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_13A
	{0x413C, 0xF000, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_13C
	{0x413E, 0x30D8, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_13E
	{0x4140, 0xF004, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_140
	{0x4142, 0x919A, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_142
	{0x4144, 0xF001, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_144
	{0x4146, 0x99F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_146
	{0x4148, 0x0085, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_148
	{0x414A, 0xF003, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_14A
	{0x414C, 0x8B89, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_14C
	{0x414E, 0xF001, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_14E
	{0x4150, 0x30C0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_150
	{0x4152, 0xF002, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_152
	{0x4154, 0x9C82, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_154
	{0x4156, 0x3018, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_156
	{0x4158, 0x8BB1, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_158
	{0x415A, 0xB6F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_15A
	{0x415C, 0x0121, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_15C
	{0x415E, 0x58F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_15E
	{0x4160, 0x0A99, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_160
	{0x4162, 0xF001, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_162
	{0x4164, 0x98F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_164
	{0x4166, 0x00A2, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_166
	{0x4168, 0xF002, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_168
	{0x416A, 0xA296, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_16A
	{0x416C, 0xB4F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_16C
	{0x416E, 0x009D, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_16E
	{0x4170, 0xF002, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_170
	{0x4172, 0xA1F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_172
	{0x4174, 0x18A1, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_174
	{0x4176, 0xF002, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_176
	{0x4178, 0x9D8B, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_178
	{0x417A, 0x1009, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_17A
	{0x417C, 0x83F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_17C
	{0x417E, 0x0088, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_17E
	{0x4180, 0xF001, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_180
	{0x4182, 0x3600, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_182
	{0x4184, 0xF001, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_184
	{0x4186, 0x9088, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_186
	{0x4188, 0xF003, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_188
	{0x418A, 0x3600, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_18A
	{0x418C, 0x83F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_18C
	{0x418E, 0x0D8B, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_18E
	{0x4190, 0xF00E, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_190
	{0x4192, 0xA3F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_192
	{0x4194, 0x02A3, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_194
	{0x4196, 0xF002, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_196
	{0x4198, 0x9DF0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_198
	{0x419A, 0x03A1, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_19A
	{0x419C, 0xF018, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_19C
	{0x419E, 0xA1F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_19E
	{0x41A0, 0x22B7, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1A0
	{0x41A2, 0xF00D, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1A2
	{0x41A4, 0x21ED, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1A4
	{0x41A6, 0x4052, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1A6
	{0x41A8, 0x1FF6, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1A8
	{0x41AA, 0xF000, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1AA
	{0x41AC, 0x3003, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1AC
	{0x41AE, 0xF000, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1AE
	{0x41B0, 0x848B, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1B0
	{0x41B2, 0xF004, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1B2
	{0x41B4, 0x86F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1B4
	{0x41B6, 0x0086, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1B6
	{0x41B8, 0xF003, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1B8
	{0x41BA, 0x8080, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1BA
	{0x41BC, 0x8202, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1BC
	{0x41BE, 0x0887, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1BE
	{0x41C0, 0x36C0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1C0
	{0x41C2, 0xF007, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1C2
	{0x41C4, 0x36C0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1C4
	{0x41C6, 0x8702, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1C6
	{0x41C8, 0x0882, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1C8
	{0x41CA, 0x8080, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1CA
	{0x41CC, 0x8202, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1CC
	{0x41CE, 0x0887, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1CE
	{0x41D0, 0x36C0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1D0
	{0x41D2, 0xF007, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1D2
	{0x41D4, 0x36C0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1D4
	{0x41D6, 0x8702, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1D6
	{0x41D8, 0x0882, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1D8
	{0x41DA, 0x8080, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1DA
	{0x41DC, 0x8202, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1DC
	{0x41DE, 0x0887, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1DE
	{0x41E0, 0x36C0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1E0
	{0x41E2, 0xF007, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1E2
	{0x41E4, 0x36C0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1E4
	{0x41E6, 0x8702, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1E6
	{0x41E8, 0x0882, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1E8
	{0x41EA, 0x8080, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1EA
	{0x41EC, 0x8202, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1EC
	{0x41EE, 0x0887, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1EE
	{0x41F0, 0x36C0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1F0
	{0x41F2, 0xF005, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1F2
	{0x41F4, 0x1300, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1F4
	{0x41F6, 0x9F36, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1F6
	{0x41F8, 0xC087, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1F8
	{0x41FA, 0x0208, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1FA
	{0x41FC, 0x8280, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1FC
	{0x41FE, 0xB7E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1FE
	{0x4200, 0xF00E, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_200
	{0x4202, 0x80F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_202
	{0x4204, 0x230A, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_204
	{0x4206, 0x3410, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_206
	{0x4208, 0xCF30, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_208
	{0x420A, 0x03B2, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_20A
	{0x420C, 0xF000, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_20C
	{0x420E, 0x30C0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_20E
	{0x4210, 0x3018, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_210
	{0x4212, 0x97B5, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_212
	{0x4214, 0xF000, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_214
	{0x4216, 0x91F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_216
	{0x4218, 0x009A, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_218
	{0x421A, 0xF000, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_21A
	{0x421C, 0x99F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_21C
	{0x421E, 0x0230, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_21E
	{0x4220, 0x1885, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_220
	{0x4222, 0x30C0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_222
	{0x4224, 0x9E40, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_224
	{0x4226, 0x4220, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_226
	{0x4228, 0x1889, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_228
	{0x422A, 0x4104, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_22A
	{0x422C, 0x82A0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_22C
	{0x422E, 0xF001, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_22E
	{0x4230, 0x9CF0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_230
	{0x4232, 0x0B99, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_232
	{0x4234, 0xF001, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_234
	{0x4236, 0x98F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_236
	{0x4238, 0x00A2, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_238
	{0x423A, 0x96F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_23A
	{0x423C, 0x00B4, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_23C
	{0x423E, 0xA2F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_23E
	{0x4240, 0x029D, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_240
	{0x4242, 0xF002, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_242
	{0x4244, 0xA1F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_244
	{0x4246, 0x1D8B, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_246
	{0x4248, 0xA110, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_248
	{0x424A, 0x0983, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_24A
	{0x424C, 0xF000, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_24C
	{0x424E, 0x3600, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_24E
	{0x4250, 0x9D88, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_250
	{0x4252, 0xF005, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_252
	{0x4254, 0x8883, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_254
	{0x4256, 0x3600, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_256
	{0x4258, 0x90F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_258
	{0x425A, 0x158B, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_25A
	{0x425C, 0xF061, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_25C
	{0x425E, 0xA3F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_25E
	{0x4260, 0x02A3, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_260
	{0x4262, 0xF002, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_262
	{0x4264, 0x9DF0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_264
	{0x4266, 0x02A1, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_266
	{0x4268, 0xF018, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_268
	{0x426A, 0xA1F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_26A
	{0x426C, 0x309D, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_26C
	{0x426E, 0x4110, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_26E
	{0x4270, 0xB9F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_270
	{0x4272, 0x03B2, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_272
	{0x4274, 0xF009, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_274
	{0x4276, 0x8B91, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_276
	{0x4278, 0x848E, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_278
	{0x427A, 0xF038, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_27A
	{0x427C, 0xA684, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_27C
	{0x427E, 0x8EF0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_27E
	{0x4280, 0x0202, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_280
	{0x4282, 0x02F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_282
	{0x4284, 0x0391, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_284
	{0x4286, 0xF00F, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_286
	{0x4288, 0xB2F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_288
	{0x428A, 0x0083, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_28A
	{0x428C, 0xF000, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_28C
	{0x428E, 0x3600, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_28E
	{0x4290, 0xB8F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_290
	{0x4292, 0x0836, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_292
	{0x4294, 0x0083, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_294
	{0x4296, 0xF001, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_296
	{0x4298, 0x9CF0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_298
	{0x429A, 0x059C, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_29A
	{0x429C, 0xF00D, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_29C
	{0x429E, 0x8BF0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_29E
	{0x42A0, 0x0430, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2A0
	{0x42A2, 0x18A3, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2A2
	{0x42A4, 0xF002, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2A4
	{0x42A6, 0xA3F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2A6
	{0x42A8, 0x029D, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2A8
	{0x42AA, 0xF027, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2AA
	{0x42AC, 0xB9F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2AC
	{0x42AE, 0x2430, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2AE
	{0x42B0, 0x189D, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2B0
	{0x42B2, 0xF002, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2B2
	{0x42B4, 0x82F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2B4
	{0x42B6, 0x0330, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2B6
	{0x42B8, 0xC0F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2B8
	{0x42BA, 0x0E30, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2BA
	{0x42BC, 0xC0F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2BC
	{0x42BE, 0x0282, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2BE
	{0x42C0, 0xF009, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2C0
	{0x42C2, 0x90F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2C2
	{0x42C4, 0x038C, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2C4
	{0x42C6, 0x8FF0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2C6
	{0x42C8, 0x2D30, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2C8
	{0x42CA, 0x18A2, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2CA
	{0x42CC, 0xF002, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2CC
	{0x42CE, 0xA2F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2CE
	{0x42D0, 0x029D, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2D0
	{0x42D2, 0xF027, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2D2
	{0x42D4, 0x9DF0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2D4
	{0x42D6, 0x0730, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2D6
	{0x42D8, 0x1889, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2D8
	{0x42DA, 0xB5F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2DA
	{0x42DC, 0x008B, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2DC
	{0x42DE, 0xF000, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2DE
	{0x42E0, 0x97F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2E0
	{0x42E2, 0x0017, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2E2
	{0x42E4, 0xA621, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2E4
	{0x42E6, 0xCD40, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2E6
	{0x42E8, 0xC210, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2E8
	{0x42EA, 0x49F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2EA
	{0x42EC, 0x0030, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2EC
	{0x42EE, 0x0784, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2EE
	{0x42F0, 0xF006, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2F0
	{0x42F2, 0x80F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2F2
	{0x42F4, 0x0E86, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2F4
	{0x42F6, 0xF000, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2F6
	{0x42F8, 0x86F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2F8
	{0x42FA, 0x0880, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2FA
	{0x42FC, 0x8200, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2FC
	{0x42FE, 0x8830, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2FE
	{0x4300, 0xC036, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_300
	{0x4302, 0x00F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_302
	{0x4304, 0x0B36, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_304
	{0x4306, 0xC087, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_306
	{0x4308, 0x8300, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_308
	{0x430A, 0x0580, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_30A
	{0x430C, 0xF000, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_30C
	{0x430E, 0x8200, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_30E
	{0x4310, 0x8830, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_310
	{0x4312, 0xC036, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_312
	{0x4314, 0x00F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_314
	{0x4316, 0x0A30, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_316
	{0x4318, 0xC036, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_318
	{0x431A, 0x0087, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_31A
	{0x431C, 0x8382, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_31C
	{0x431E, 0x80F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_31E
	{0x4320, 0x25B8, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_320
	{0x4322, 0xB79F, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_322
	{0x4324, 0x1300, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_324
	{0x4326, 0x81E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_326
	{0x4328, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_328
	{0x432A, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_32A
	{0x432C, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_32C
	{0x432E, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_32E
	{0x4330, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_330
	{0x4332, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_332
	{0x4334, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_334
	{0x4336, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_336
	{0x4338, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_338
	{0x433A, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_33A
	{0x433C, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_33C
	{0x433E, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_33E
	{0x4340, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_340
	{0x4342, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_342
	{0x4344, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_344
	{0x4346, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_346
	{0x4348, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_348
	{0x434A, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_34A
	{0x434C, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_34C
	{0x434E, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_34E
	{0x4350, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_350
	{0x4352, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_352
	{0x4354, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_354
	{0x4356, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_356
	{0x4358, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_358
	{0x435A, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_35A
	{0x435C, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_35C
	{0x435E, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_35E
	{0x4360, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_360
	{0x4362, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_362
	{0x4364, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_364
	{0x4366, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_366
	{0x4368, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_368
	{0x436A, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_36A
	{0x436C, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_36C
	{0x436E, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_36E
	{0x4370, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_370
	{0x4372, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_372
	{0x4374, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_374
	{0x4376, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_376
	{0x4378, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_378
	{0x437A, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_37A
	{0x437C, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_37C
	{0x437E, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_37E
	{0x4380, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_380
	{0x4382, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_382
	{0x4384, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_384
	{0x4386, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_386
	{0x4388, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_388
	{0x438A, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_38A
	{0x438C, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_38C
	{0x438E, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_38E
	{0x4390, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_390
	{0x4392, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_392
	{0x4394, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_394
	{0x4396, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_396
	{0x4398, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_398
	{0x439A, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_39A
	{0x439C, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_39C
	{0x439E, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_39E
	{0x43A0, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3A0
	{0x43A2, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3A2
	{0x43A4, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3A4
	{0x43A6, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3A6
	{0x43A8, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3A8
	{0x43AA, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3AA
	{0x43AC, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3AC
	{0x43AE, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3AE
	{0x43B0, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3B0
	{0x43B2, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3B2
	{0x43B4, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3B4
	{0x43B6, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3B6
	{0x43B8, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3B8
	{0x43BA, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3BA
	{0x43BC, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3BC
	{0x43BE, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3BE
	{0x43C0, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3C0
	{0x43C2, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3C2
	{0x43C4, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3C4
	{0x43C6, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3C6
	{0x43C8, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3C8
	{0x43CA, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3CA
	{0x43CC, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3CC
	{0x43CE, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3CE
	{0x43D0, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3D0
	{0x43D2, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3D2
	{0x43D4, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3D4
	{0x43D6, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3D6
	{0x43D8, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3D8
	{0x43DA, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3DA
	{0x43DC, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3DC
	{0x43DE, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3DE
	{0x43E0, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3E0
	{0x43E2, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3E2
	{0x43E4, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3E4
	{0x43E6, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3E6
	{0x43E8, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3E8
	{0x43EA, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3EA
	{0x43EC, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3EC
	{0x43EE, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3EE
	{0x43F0, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3F0
	{0x43F2, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3F2
	{0x43F4, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3F4
	{0x43F6, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3F6
	{0x43F8, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3F8
	{0x43FA, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3FA
	{0x43FC, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3FC
	{0x43FE, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3FE
	{0x4400, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_400
	{0x4402, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_402
	{0x4404, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_404
	{0x4406, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_406
	{0x4408, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_408
	{0x440A, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_40A
	{0x440C, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_40C
	{0x440E, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_40E
	{0x4410, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_410
	{0x4412, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_412
	{0x4414, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_414
	{0x4416, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_416
	{0x4418, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_418
	{0x441A, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_41A
	{0x441C, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_41C
	{0x441E, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_41E
	{0x4420, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_420
	{0x4422, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_422
	{0x4424, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_424
	{0x4426, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_426
	{0x4428, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_428
	{0x442A, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_42A
	{0x442C, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_42C
	{0x442E, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_42E
	{0x4430, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_430
	{0x4432, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_432
	{0x4434, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_434
	{0x4436, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_436
	{0x4438, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_438
	{0x443A, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_43A
	{0x443C, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_43C
	{0x443E, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_43E
	{0x4440, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_440
	{0x4442, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_442
	{0x4444, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_444
	{0x4446, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_446
	{0x4448, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_448
	{0x444A, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_44A
	{0x444C, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_44C
	{0x444E, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_44E
	{0x4450, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_450
	{0x4452, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_452
	{0x4454, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_454
	{0x4456, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_456
	{0x4458, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_458
	{0x445A, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_45A
	{0x445C, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_45C
	{0x445E, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_45E
	{0x4460, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_460
	{0x4462, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_462
	{0x4464, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_464
	{0x4466, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_466
	{0x4468, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_468
	{0x446A, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_46A
	{0x446C, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_46C
	{0x446E, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_46E
	{0x4470, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_470
	{0x4472, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_472
	{0x4474, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_474
	{0x4476, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_476
	{0x4478, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_478
	{0x447A, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_47A
	{0x447C, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_47C
	{0x447E, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_47E
	{0x4480, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_480
	{0x4482, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_482
	{0x4484, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_484
	{0x4486, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_486
	{0x4488, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_488
	{0x448A, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_48A
	{0x448C, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_48C
	{0x448E, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_48E
	{0x4490, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_490
	{0x4492, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_492
	{0x4494, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_494
	{0x4496, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_496
	{0x4498, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_498
	{0x449A, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_49A
	{0x449C, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_49C
	{0x449E, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_49E
	{0x44A0, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_4A0
	{0x44A2, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_4A2
	{0x44A4, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_4A4
	{0x44A6, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_4A6
	{0x44A8, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_4A8
	{0x44AA, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_4AA
	{0x44AC, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_4AC
	{0x44AE, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_4AE
	{0x44B0, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_4B0
	{0x44B2, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_4B2
	{0x44B4, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_4B4
	{0x5500, 0x0000, AR0544_REG_VALUE_16BIT},//AGAIN_LUT0
	{0x5502, 0x0001, AR0544_REG_VALUE_16BIT},//AGAIN_LUT1
	{0x5504, 0x0002, AR0544_REG_VALUE_16BIT},//AGAIN_LUT2
	{0x5506, 0x0006, AR0544_REG_VALUE_16BIT},//AGAIN_LUT3
	{0x5508, 0x0009, AR0544_REG_VALUE_16BIT},//AGAIN_LUT4
	{0x550A, 0x000F, AR0544_REG_VALUE_16BIT},//AGAIN_LUT5
	{0x550C, 0x0011, AR0544_REG_VALUE_16BIT},//AGAIN_LUT6
	{0x550E, 0x0012, AR0544_REG_VALUE_16BIT},//AGAIN_LUT7
	{0x5510, 0x0018, AR0544_REG_VALUE_16BIT},//AGAIN_LUT8
	{0x5512, 0x0019, AR0544_REG_VALUE_16BIT},//AGAIN_LUT9
	{0x5514, 0x0021, AR0544_REG_VALUE_16BIT},//AGAIN_LUT10
	{0x5516, 0x0022, AR0544_REG_VALUE_16BIT},//AGAIN_LUT11
	{0x5518, 0x0028, AR0544_REG_VALUE_16BIT},//AGAIN_LUT12
	{0x551A, 0x0029, AR0544_REG_VALUE_16BIT},//AGAIN_LUT13
	{0x551C, 0x002F, AR0544_REG_VALUE_16BIT},//AGAIN_LUT14
	{0x551E, 0x0030, AR0544_REG_VALUE_16BIT},//AGAIN_LUT15
	{0x5430, 0x0100, AR0544_REG_VALUE_16BIT},//GT2_COARSE0
	{0x5432, 0x3107, AR0544_REG_VALUE_16BIT},//GT2_COARSE1
	{0x5434, 0x110E, AR0544_REG_VALUE_16BIT},//GT2_COARSE2
	{0x5436, 0x4101, AR0544_REG_VALUE_16BIT},//GT2_COARSE3
	{0x5438, 0x610E, AR0544_REG_VALUE_16BIT},//GT2_COARSE4
	{0x543A, 0x9104, AR0544_REG_VALUE_16BIT},//GT2_COARSE5
	{0x543C, 0xB101, AR0544_REG_VALUE_16BIT},//GT2_COARSE6
	{0x543E, 0xD106, AR0544_REG_VALUE_16BIT},//GT2_COARSE7
	{0x5440, 0xF11E, AR0544_REG_VALUE_16BIT},//GT2_COARSE8
	{0x5442, 0xF104, AR0544_REG_VALUE_16BIT},//GT2_COARSE9
	{0x5444, 0xF170, AR0544_REG_VALUE_16BIT},//GT2_COARSE10
	{0x5446, 0xF208, AR0544_REG_VALUE_16BIT},//GT2_COARSE11
	{0x5448, 0xF2DE, AR0544_REG_VALUE_16BIT},//GT2_COARSE12
	{0x544A, 0xF40D, AR0544_REG_VALUE_16BIT},//GT2_COARSE13
	{0x544C, 0xF5BA, AR0544_REG_VALUE_16BIT},//GT2_COARSE14
	{0x544E, 0xF816, AR0544_REG_VALUE_16BIT},//GT2_COARSE15
	{0x5450, 0xFB6D, AR0544_REG_VALUE_16BIT},//GT2_COARSE16
	{0x5452, 0xFB6D, AR0544_REG_VALUE_16BIT},//GT2_COARSE17
	{0x5454, 0xFFFA, AR0544_REG_VALUE_16BIT},//GT2_DCG_ATTN_SET0
	{0x5456, 0x5557, AR0544_REG_VALUE_16BIT},//GT2_DCG_ATTN_SET1
	{0x5458, 0x0005, AR0544_REG_VALUE_16BIT},//GT2_DCG_ATTN_SET2
	{0x545A, 0xA550, AR0544_REG_VALUE_16BIT},//GT2_ZONE_SET0
	{0x545C, 0xAAAA, AR0544_REG_VALUE_16BIT},//GT2_ZONE_SET1
	{0x545E, 0x000A, AR0544_REG_VALUE_16BIT},//GT2_ZONE_SET2
	{0x54A0, 0x0000, AR0544_REG_VALUE_16BIT},//ZT2_REG0_ADDR
	{0x54A2, 0x0B8B, AR0544_REG_VALUE_16BIT},//ZT2_REG0_VALUE0
	{0x54A4, 0x0B8B, AR0544_REG_VALUE_16BIT},//ZT2_REG0_VALUE1
	{0x54A6, 0x0B8B, AR0544_REG_VALUE_16BIT},//ZT2_REG0_VALUE2
	{0x54D8, 0x0000, AR0544_REG_VALUE_16BIT},//ZT2_REG7_ADDR
	{0x54DA, 0x16E3, AR0544_REG_VALUE_16BIT},//ZT2_REG7_VALUE0
	{0x54DC, 0x16E3, AR0544_REG_VALUE_16BIT},//ZT2_REG7_VALUE1
	{0x54DE, 0x16E3, AR0544_REG_VALUE_16BIT},//ZT2_REG7_VALUE2
	{0x3060, 0x0007, AR0544_REG_VALUE_16BIT},//GAIN_TABLE_CTRL
	{0x36C0, 0x0001, AR0544_REG_VALUE_16BIT},//DIGITAL_GAIN_CTRL
	{0x3F20, 0x0000, AR0544_REG_VALUE_16BIT},//MIPI_PHY_TRIM_MSB
	{0x3040, 0x4010, AR0544_REG_VALUE_16BIT},//READ_MODE
	{0x3F1A, 0x102B, AR0544_REG_VALUE_16BIT},
	{REG_NULL, 0x00},
};

static __maybe_unused const struct regval ar0544_regs_lihdr_2592x1944_2lane_10bpp[] = {
	{0x3406, 0x2000, AR0544_REG_VALUE_16BIT},//ANALOG_CTRL4
	{0x0103, 0x01, AR0544_REG_VALUE_08BIT},//SOFTWARE_RESET
	{REG_DELAY, 200, AR0544_REG_VALUE_08BIT},
	{0x0100, 0x00, AR0544_REG_VALUE_08BIT},//MODE_SELECT
	{REG_DELAY, 200, AR0544_REG_VALUE_08BIT},
	{0x0304, 0x0002, AR0544_REG_VALUE_16BIT},//VT_PRE_PLL_CLK_DIV
	{0x0306, 0x0079, AR0544_REG_VALUE_16BIT},//VT_PLL_MULTIPLIER
	{0x0300, 0x000B, AR0544_REG_VALUE_16BIT},//VT_PIX_CLK_DIV
	{0x0302, 0x0001, AR0544_REG_VALUE_16BIT},//VT_SYS_CLK_DIV
	{0x030C, 0x0007, AR0544_REG_VALUE_16BIT},//OP_PRE_PLL_CLK_DIV
	{0x030E, 0x0118, AR0544_REG_VALUE_16BIT},//OP_PLL_MULTIPLIER
	{0x0308, 0x0005, AR0544_REG_VALUE_16BIT},//OP_PIX_CLK_DIV
	{0x030A, 0x0002, AR0544_REG_VALUE_16BIT},//OP_SYS_CLK_DIV
	{0x0344, 0x0008, AR0544_REG_VALUE_16BIT},//X_ADDR_START
	{0x0348, 0x0A27, AR0544_REG_VALUE_16BIT},//X_ADDR_END
	{0x0346, 0x0008, AR0544_REG_VALUE_16BIT},//Y_ADDR_START
	{0x034A, 0x079F, AR0544_REG_VALUE_16BIT},//Y_ADDR_END
	{0x034C, 0x0A20, AR0544_REG_VALUE_16BIT},//X_OUTPUT_SIZE
	{0x034E, 0x0798, AR0544_REG_VALUE_16BIT},//Y_OUTPUT_SIZE
	{0x0380, 0x0001, AR0544_REG_VALUE_16BIT},//X_EVEN_INC
	{0x0382, 0x0001, AR0544_REG_VALUE_16BIT},//X_ODD_INC
	{0x0384, 0x0001, AR0544_REG_VALUE_16BIT},//Y_EVEN_INC
	{0x0386, 0x0001, AR0544_REG_VALUE_16BIT},//Y_ODD_INC
	{0x0900, 0x00, AR0544_REG_VALUE_08BIT},//BINNING_MODE
	{0x0901, 0x11, AR0544_REG_VALUE_08BIT},//BINNING_TYPE
	{0x0342, 0x1F40, AR0544_REG_VALUE_16BIT},//LINE_LENGTH_PCK
	{0x0340, 0x0FB0, AR0544_REG_VALUE_16BIT},//FRAME_LENGTH_LINES
	{0x0202, 0x0005, AR0544_REG_VALUE_16BIT},//COARSE_INTEGRATION_TIME
	{0x0112, 0x0A0A, AR0544_REG_VALUE_16BIT},//CSI_DATA_FORMAT
	{0x0114, 0x01, AR0544_REG_VALUE_08BIT},//CSI_LANE_MODE
	{0x0800, 0x0A, AR0544_REG_VALUE_08BIT},//TCLK_POST
	{0x0801, 0x05, AR0544_REG_VALUE_08BIT},//THS_PREPARE
	{0x0802, 0x08, AR0544_REG_VALUE_08BIT},//THS_ZERO_MIN
	{0x0803, 0x07, AR0544_REG_VALUE_08BIT},//THS_TRAIL
	{0x0804, 0x08, AR0544_REG_VALUE_08BIT},//TCLK_TRAIL_MIN
	{0x0805, 0x05, AR0544_REG_VALUE_08BIT},//TCLK_PREPARE
	{0x0806, 0x18, AR0544_REG_VALUE_08BIT},//TCLK_ZERO
	{0x0807, 0x05, AR0544_REG_VALUE_08BIT},//TLPX
	{0x082A, 0x0A, AR0544_REG_VALUE_08BIT},//TWAKEUP
	{0x082B, 0x08, AR0544_REG_VALUE_08BIT},//TINIT
	{0x082C, 0x09, AR0544_REG_VALUE_08BIT},//THS_EXIT
	{0x3F06, 0x00C0, AR0544_REG_VALUE_16BIT},//MIPI_TIMING_2
	{0x3F0A, 0x8000, AR0544_REG_VALUE_16BIT},//MIPI_TIMING_4
	{0x3F0C, 0x0007, AR0544_REG_VALUE_16BIT},//MIPI_TIMING_5
	{0x3F20, 0x0000, AR0544_REG_VALUE_16BIT},//MIPI_PHY_TRIM_MSB
	{0x3040, 0x0010, AR0544_REG_VALUE_16BIT},//READ_MODE
	{0x3042, 0x8079, AR0544_REG_VALUE_16BIT},//T1_TO_T2_DIST_CTRL
	{0x0220, 0x73, AR0544_REG_VALUE_08BIT},//HDR_MODE
	{0x3F18, 0x7B70, AR0544_REG_VALUE_16BIT},//MIPI_JPEG_PN9_DATA_TYPE
	{0x44BA, 0x3342, AR0544_REG_VALUE_16BIT},//DAC_LD_4_5
	{0x44BC, 0xCAAA, AR0544_REG_VALUE_16BIT},//DAC_LD_6_7
	{0x44BE, 0x86E0, AR0544_REG_VALUE_16BIT},//DAC_LD_8_9
	{0x44C0, 0x4080, AR0544_REG_VALUE_16BIT},//DAC_LD_10_11
	{0x44C4, 0x0FD0, AR0544_REG_VALUE_16BIT},//DAC_LD_14_15
	{0x44C6, 0x16E3, AR0544_REG_VALUE_16BIT},//DAC_LD_16_17
	{0x44C8, 0x6343, AR0544_REG_VALUE_16BIT},//DAC_LD_18_19
	{0x44CC, 0x7777, AR0544_REG_VALUE_16BIT},//DAC_LD_22_23
	{0x44CA, 0x800E, AR0544_REG_VALUE_16BIT},//DAC_LD_20_21
	{0x44CE, 0x8B64, AR0544_REG_VALUE_16BIT},//DAC_LD_24_25
	{0x44D0, 0x173D, AR0544_REG_VALUE_16BIT},//DAC_LD_26_27
	{0x44D2, 0x0B8B, AR0544_REG_VALUE_16BIT},//DAC_LD_28_29
	{0x44D6, 0xB206, AR0544_REG_VALUE_16BIT},//DAC_LD_32_33
	{0x44D8, 0xAAFA, AR0544_REG_VALUE_16BIT},//DAC_LD_34_35
	{0x44DA, 0xC001, AR0544_REG_VALUE_16BIT},//DAC_LD_36_37
	{0x340E, 0xA18B, AR0544_REG_VALUE_16BIT},//ANALOG_CTRL9
	{0x44E4, 0xC000, AR0544_REG_VALUE_16BIT},//DAC_LD_46_47
	{0x44E6, 0xA03F, AR0544_REG_VALUE_16BIT},//DAC_LD_48_49
	{0x44DE, 0x34BF, AR0544_REG_VALUE_16BIT},//DAC_LD_40_41
	{0x44E0, 0x3F3F, AR0544_REG_VALUE_16BIT},//DAC_LD_42_43
	{0x44E2, 0x3F21, AR0544_REG_VALUE_16BIT},//DAC_LD_44_45
	{0x32A4, 0x0000, AR0544_REG_VALUE_16BIT},//CRM_CTRL
	{0x4600, 0x0333, AR0544_REG_VALUE_16BIT},//LISREG_CTRL
	{0x4602, 0x201C, AR0544_REG_VALUE_16BIT},//LISREG0_CTRL
	{0x4604, 0x0B0B, AR0544_REG_VALUE_16BIT},//LISREG0_DATA0N1
	{0x4606, 0x0009, AR0544_REG_VALUE_16BIT},//LISREG0_DATA2
	{0x4000, 0x0118, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_00
	{0x4002, 0x1E26, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_02
	{0x4004, 0x40FF, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_04
	{0x4006, 0xFFFF, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_06
	{0x4008, 0x0810, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_08
	{0x400A, 0x0225, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_0A
	{0x400C, 0x108F, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_0C
	{0x400E, 0x3003, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_0E
	{0x4010, 0x1840, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_10
	{0x4012, 0xF000, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_12
	{0x4014, 0x30D8, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_14
	{0x4016, 0xF004, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_16
	{0x4018, 0x919A, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_18
	{0x401A, 0xF001, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1A
	{0x401C, 0x99F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1C
	{0x401E, 0x0085, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1E
	{0x4020, 0xF003, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_20
	{0x4022, 0x8B89, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_22
	{0x4024, 0xF001, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_24
	{0x4026, 0x30C0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_26
	{0x4028, 0xF002, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_28
	{0x402A, 0x9C82, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2A
	{0x402C, 0x3018, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2C
	{0x402E, 0x8BB1, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2E
	{0x4030, 0xB6F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_30
	{0x4032, 0x0121, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_32
	{0x4034, 0x58F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_34
	{0x4036, 0x0A99, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_36
	{0x4038, 0xF001, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_38
	{0x403A, 0x98F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3A
	{0x403C, 0x00A2, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3C
	{0x403E, 0xF002, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3E
	{0x4040, 0xA296, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_40
	{0x4042, 0xB4F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_42
	{0x4044, 0x009D, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_44
	{0x4046, 0xF002, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_46
	{0x4048, 0xA1F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_48
	{0x404A, 0x18A1, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_4A
	{0x404C, 0xF002, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_4C
	{0x404E, 0x9D8B, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_4E
	{0x4050, 0x1009, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_50
	{0x4052, 0x83F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_52
	{0x4054, 0x0088, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_54
	{0x4056, 0xF001, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_56
	{0x4058, 0x3600, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_58
	{0x405A, 0xF001, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_5A
	{0x405C, 0x9088, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_5C
	{0x405E, 0xF003, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_5E
	{0x4060, 0x3600, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_60
	{0x4062, 0x83F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_62
	{0x4064, 0x0D8B, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_64
	{0x4066, 0xF00E, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_66
	{0x4068, 0xA3F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_68
	{0x406A, 0x02A3, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_6A
	{0x406C, 0xF002, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_6C
	{0x406E, 0x9DF0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_6E
	{0x4070, 0x03A1, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_70
	{0x4072, 0xF018, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_72
	{0x4074, 0xA1F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_74
	{0x4076, 0x3121, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_76
	{0x4078, 0xED40, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_78
	{0x407A, 0xD21F, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_7A
	{0x407C, 0xF6F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_7C
	{0x407E, 0x0030, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_7E
	{0x4080, 0x03F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_80
	{0x4082, 0x0084, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_82
	{0x4084, 0x8BF0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_84
	{0x4086, 0x0486, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_86
	{0x4088, 0xF000, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_88
	{0x408A, 0x86F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_8A
	{0x408C, 0x0380, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_8C
	{0x408E, 0x8082, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_8E
	{0x4090, 0x0288, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_90
	{0x4092, 0x30C0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_92
	{0x4094, 0x3600, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_94
	{0x4096, 0xF00C, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_96
	{0x4098, 0x3600, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_98
	{0x409A, 0x30C0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_9A
	{0x409C, 0x0288, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_9C
	{0x409E, 0x8280, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_9E
	{0x40A0, 0x8082, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_A0
	{0x40A2, 0x0288, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_A2
	{0x40A4, 0x30C0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_A4
	{0x40A6, 0x3600, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_A6
	{0x40A8, 0xF00C, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_A8
	{0x40AA, 0x3600, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_AA
	{0x40AC, 0x30C0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_AC
	{0x40AE, 0x0288, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_AE
	{0x40B0, 0x8280, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_B0
	{0x40B2, 0xF077, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_B2
	{0x40B4, 0x9FF0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_B4
	{0x40B6, 0x0D13, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_B6
	{0x40B8, 0x00B7, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_B8
	{0x40BA, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_BA
	{0x40BC, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_BC
	{0x40BE, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_BE
	{0x40C0, 0xF000, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_C0
	{0x40C2, 0x0401, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_C2
	{0x40C4, 0xF001, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_C4
	{0x40C6, 0x82F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_C6
	{0x40C8, 0x0283, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_C8
	{0x40CA, 0x85F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_CA
	{0x40CC, 0x0E85, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_CC
	{0x40CE, 0x87F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_CE
	{0x40D0, 0x2587, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_D0
	{0x40D2, 0xF11D, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_D2
	{0x40D4, 0x88F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_D4
	{0x40D6, 0x0288, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_D6
	{0x40D8, 0xF002, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_D8
	{0x40DA, 0x0048, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_DA
	{0x40DC, 0xF001, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_DC
	{0x40DE, 0x86F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_DE
	{0x40E0, 0x0282, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_E0
	{0x40E2, 0xF011, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_E2
	{0x40E4, 0x8AF0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_E4
	{0x40E6, 0x1180, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_E6
	{0x40E8, 0xF022, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_E8
	{0x40EA, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_EA
	{0x40EC, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_EC
	{0x40EE, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_EE
	{0x40F0, 0xF000, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_F0
	{0x40F2, 0x0401, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_F2
	{0x40F4, 0xF00F, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_F4
	{0x40F6, 0x020C, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_F6
	{0x40F8, 0xF00F, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_F8
	{0x40FA, 0x87F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_FA
	{0x40FC, 0x0287, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_FC
	{0x40FE, 0xF045, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_FE
	{0x4100, 0xE839, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_100
	{0x4102, 0x20F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_102
	{0x4104, 0x0434, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_104
	{0x4106, 0x9032, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_106
	{0x4108, 0x48F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_108
	{0x410A, 0x0039, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_10A
	{0x410C, 0x20F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_10C
	{0x410E, 0x0939, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_10E
	{0x4110, 0x20F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_110
	{0x4112, 0x0032, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_112
	{0x4114, 0x4834, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_114
	{0x4116, 0x90F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_116
	{0x4118, 0x04C1, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_118
	{0x411A, 0x03F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_11A
	{0x411C, 0x0239, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_11C
	{0x411E, 0x20F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_11E
	{0x4120, 0x02B0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_120
	{0x4122, 0x0208, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_122
	{0x4124, 0xF07D, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_124
	{0x4126, 0xB0F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_126
	{0x4128, 0x14E9, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_128
	{0x412A, 0x0405, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_12A
	{0x412C, 0xF08C, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_12C
	{0x412E, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_12E
	{0x4130, 0xF06D, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_130
	{0x4132, 0x0810, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_132
	{0x4134, 0x0225, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_134
	{0x4136, 0x108F, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_136
	{0x4138, 0x3003, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_138
	{0x413A, 0x1840, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_13A
	{0x413C, 0xF000, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_13C
	{0x413E, 0x30D8, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_13E
	{0x4140, 0xF004, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_140
	{0x4142, 0x919A, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_142
	{0x4144, 0xF001, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_144
	{0x4146, 0x99F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_146
	{0x4148, 0x0085, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_148
	{0x414A, 0xF003, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_14A
	{0x414C, 0x8B89, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_14C
	{0x414E, 0xF001, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_14E
	{0x4150, 0x30C0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_150
	{0x4152, 0xF002, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_152
	{0x4154, 0x9C82, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_154
	{0x4156, 0x3018, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_156
	{0x4158, 0x8BB1, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_158
	{0x415A, 0xB6F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_15A
	{0x415C, 0x0121, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_15C
	{0x415E, 0x58F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_15E
	{0x4160, 0x0A99, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_160
	{0x4162, 0xF001, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_162
	{0x4164, 0x98F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_164
	{0x4166, 0x00A2, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_166
	{0x4168, 0xF002, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_168
	{0x416A, 0xA296, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_16A
	{0x416C, 0xB4F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_16C
	{0x416E, 0x009D, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_16E
	{0x4170, 0xF002, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_170
	{0x4172, 0xA1F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_172
	{0x4174, 0x18A1, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_174
	{0x4176, 0xF002, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_176
	{0x4178, 0x9D8B, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_178
	{0x417A, 0x1009, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_17A
	{0x417C, 0x83F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_17C
	{0x417E, 0x0088, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_17E
	{0x4180, 0xF001, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_180
	{0x4182, 0x3600, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_182
	{0x4184, 0xF001, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_184
	{0x4186, 0x9088, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_186
	{0x4188, 0xF003, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_188
	{0x418A, 0x3600, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_18A
	{0x418C, 0x83F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_18C
	{0x418E, 0x0D8B, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_18E
	{0x4190, 0xF00E, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_190
	{0x4192, 0xA3F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_192
	{0x4194, 0x02A3, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_194
	{0x4196, 0xF002, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_196
	{0x4198, 0x9DF0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_198
	{0x419A, 0x03A1, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_19A
	{0x419C, 0xF018, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_19C
	{0x419E, 0xA1F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_19E
	{0x41A0, 0x22B7, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1A0
	{0x41A2, 0xF00D, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1A2
	{0x41A4, 0x21ED, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1A4
	{0x41A6, 0x4052, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1A6
	{0x41A8, 0x1FF6, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1A8
	{0x41AA, 0xF000, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1AA
	{0x41AC, 0x3003, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1AC
	{0x41AE, 0xF000, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1AE
	{0x41B0, 0x848B, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1B0
	{0x41B2, 0xF004, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1B2
	{0x41B4, 0x86F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1B4
	{0x41B6, 0x0086, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1B6
	{0x41B8, 0xF003, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1B8
	{0x41BA, 0x8080, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1BA
	{0x41BC, 0x8202, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1BC
	{0x41BE, 0x0887, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1BE
	{0x41C0, 0x36C0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1C0
	{0x41C2, 0xF007, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1C2
	{0x41C4, 0x36C0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1C4
	{0x41C6, 0x8702, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1C6
	{0x41C8, 0x0882, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1C8
	{0x41CA, 0x8080, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1CA
	{0x41CC, 0x8202, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1CC
	{0x41CE, 0x0887, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1CE
	{0x41D0, 0x36C0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1D0
	{0x41D2, 0xF007, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1D2
	{0x41D4, 0x36C0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1D4
	{0x41D6, 0x8702, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1D6
	{0x41D8, 0x0882, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1D8
	{0x41DA, 0x8080, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1DA
	{0x41DC, 0x8202, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1DC
	{0x41DE, 0x0887, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1DE
	{0x41E0, 0x36C0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1E0
	{0x41E2, 0xF007, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1E2
	{0x41E4, 0x36C0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1E4
	{0x41E6, 0x8702, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1E6
	{0x41E8, 0x0882, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1E8
	{0x41EA, 0x8080, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1EA
	{0x41EC, 0x8202, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1EC
	{0x41EE, 0x0887, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1EE
	{0x41F0, 0x36C0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1F0
	{0x41F2, 0xF005, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1F2
	{0x41F4, 0x1300, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1F4
	{0x41F6, 0x9F36, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1F6
	{0x41F8, 0xC087, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1F8
	{0x41FA, 0x0208, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1FA
	{0x41FC, 0x8280, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1FC
	{0x41FE, 0xB7E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_1FE
	{0x4200, 0xF00E, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_200
	{0x4202, 0x80F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_202
	{0x4204, 0x230A, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_204
	{0x4206, 0x3410, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_206
	{0x4208, 0xCF30, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_208
	{0x420A, 0x03B2, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_20A
	{0x420C, 0xF000, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_20C
	{0x420E, 0x30C0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_20E
	{0x4210, 0x3018, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_210
	{0x4212, 0x97B5, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_212
	{0x4214, 0xF000, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_214
	{0x4216, 0x91F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_216
	{0x4218, 0x009A, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_218
	{0x421A, 0xF000, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_21A
	{0x421C, 0x99F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_21C
	{0x421E, 0x0230, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_21E
	{0x4220, 0x1885, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_220
	{0x4222, 0x30C0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_222
	{0x4224, 0x9E40, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_224
	{0x4226, 0x4220, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_226
	{0x4228, 0x1889, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_228
	{0x422A, 0x4104, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_22A
	{0x422C, 0x82A0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_22C
	{0x422E, 0xF001, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_22E
	{0x4230, 0x9CF0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_230
	{0x4232, 0x0B99, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_232
	{0x4234, 0xF001, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_234
	{0x4236, 0x98F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_236
	{0x4238, 0x00A2, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_238
	{0x423A, 0x96F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_23A
	{0x423C, 0x00B4, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_23C
	{0x423E, 0xA2F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_23E
	{0x4240, 0x029D, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_240
	{0x4242, 0xF002, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_242
	{0x4244, 0xA1F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_244
	{0x4246, 0x1D8B, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_246
	{0x4248, 0xA110, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_248
	{0x424A, 0x0983, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_24A
	{0x424C, 0xF000, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_24C
	{0x424E, 0x3600, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_24E
	{0x4250, 0x9D88, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_250
	{0x4252, 0xF005, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_252
	{0x4254, 0x8883, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_254
	{0x4256, 0x3600, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_256
	{0x4258, 0x90F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_258
	{0x425A, 0x158B, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_25A
	{0x425C, 0xF061, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_25C
	{0x425E, 0xA3F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_25E
	{0x4260, 0x02A3, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_260
	{0x4262, 0xF002, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_262
	{0x4264, 0x9DF0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_264
	{0x4266, 0x02A1, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_266
	{0x4268, 0xF018, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_268
	{0x426A, 0xA1F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_26A
	{0x426C, 0x309D, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_26C
	{0x426E, 0x4110, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_26E
	{0x4270, 0xB9F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_270
	{0x4272, 0x03B2, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_272
	{0x4274, 0xF009, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_274
	{0x4276, 0x8B91, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_276
	{0x4278, 0x848E, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_278
	{0x427A, 0xF038, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_27A
	{0x427C, 0xA684, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_27C
	{0x427E, 0x8EF0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_27E
	{0x4280, 0x0202, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_280
	{0x4282, 0x02F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_282
	{0x4284, 0x0391, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_284
	{0x4286, 0xF00F, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_286
	{0x4288, 0xB2F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_288
	{0x428A, 0x0083, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_28A
	{0x428C, 0xF000, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_28C
	{0x428E, 0x3600, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_28E
	{0x4290, 0xB8F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_290
	{0x4292, 0x0836, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_292
	{0x4294, 0x0083, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_294
	{0x4296, 0xF001, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_296
	{0x4298, 0x9CF0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_298
	{0x429A, 0x059C, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_29A
	{0x429C, 0xF00D, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_29C
	{0x429E, 0x8BF0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_29E
	{0x42A0, 0x0430, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2A0
	{0x42A2, 0x18A3, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2A2
	{0x42A4, 0xF002, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2A4
	{0x42A6, 0xA3F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2A6
	{0x42A8, 0x029D, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2A8
	{0x42AA, 0xF027, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2AA
	{0x42AC, 0xB9F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2AC
	{0x42AE, 0x2430, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2AE
	{0x42B0, 0x189D, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2B0
	{0x42B2, 0xF002, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2B2
	{0x42B4, 0x82F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2B4
	{0x42B6, 0x0330, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2B6
	{0x42B8, 0xC0F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2B8
	{0x42BA, 0x0E30, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2BA
	{0x42BC, 0xC0F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2BC
	{0x42BE, 0x0282, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2BE
	{0x42C0, 0xF009, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2C0
	{0x42C2, 0x90F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2C2
	{0x42C4, 0x038C, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2C4
	{0x42C6, 0x8FF0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2C6
	{0x42C8, 0x2D30, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2C8
	{0x42CA, 0x18A2, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2CA
	{0x42CC, 0xF002, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2CC
	{0x42CE, 0xA2F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2CE
	{0x42D0, 0x029D, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2D0
	{0x42D2, 0xF027, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2D2
	{0x42D4, 0x9DF0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2D4
	{0x42D6, 0x0730, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2D6
	{0x42D8, 0x1889, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2D8
	{0x42DA, 0xB5F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2DA
	{0x42DC, 0x008B, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2DC
	{0x42DE, 0xF000, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2DE
	{0x42E0, 0x97F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2E0
	{0x42E2, 0x0017, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2E2
	{0x42E4, 0xA621, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2E4
	{0x42E6, 0xCD40, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2E6
	{0x42E8, 0xC210, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2E8
	{0x42EA, 0x49F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2EA
	{0x42EC, 0x0030, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2EC
	{0x42EE, 0x0784, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2EE
	{0x42F0, 0xF006, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2F0
	{0x42F2, 0x80F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2F2
	{0x42F4, 0x0E86, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2F4
	{0x42F6, 0xF000, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2F6
	{0x42F8, 0x86F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2F8
	{0x42FA, 0x0880, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2FA
	{0x42FC, 0x8200, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2FC
	{0x42FE, 0x8830, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_2FE
	{0x4300, 0xC036, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_300
	{0x4302, 0x00F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_302
	{0x4304, 0x0B36, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_304
	{0x4306, 0xC087, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_306
	{0x4308, 0x8300, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_308
	{0x430A, 0x0580, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_30A
	{0x430C, 0xF000, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_30C
	{0x430E, 0x8200, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_30E
	{0x4310, 0x8830, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_310
	{0x4312, 0xC036, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_312
	{0x4314, 0x00F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_314
	{0x4316, 0x0A30, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_316
	{0x4318, 0xC036, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_318
	{0x431A, 0x0087, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_31A
	{0x431C, 0x8382, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_31C
	{0x431E, 0x80F0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_31E
	{0x4320, 0x25B8, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_320
	{0x4322, 0xB79F, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_322
	{0x4324, 0x1300, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_324
	{0x4326, 0x81E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_326
	{0x4328, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_328
	{0x432A, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_32A
	{0x432C, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_32C
	{0x432E, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_32E
	{0x4330, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_330
	{0x4332, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_332
	{0x4334, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_334
	{0x4336, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_336
	{0x4338, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_338
	{0x433A, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_33A
	{0x433C, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_33C
	{0x433E, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_33E
	{0x4340, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_340
	{0x4342, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_342
	{0x4344, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_344
	{0x4346, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_346
	{0x4348, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_348
	{0x434A, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_34A
	{0x434C, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_34C
	{0x434E, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_34E
	{0x4350, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_350
	{0x4352, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_352
	{0x4354, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_354
	{0x4356, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_356
	{0x4358, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_358
	{0x435A, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_35A
	{0x435C, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_35C
	{0x435E, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_35E
	{0x4360, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_360
	{0x4362, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_362
	{0x4364, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_364
	{0x4366, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_366
	{0x4368, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_368
	{0x436A, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_36A
	{0x436C, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_36C
	{0x436E, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_36E
	{0x4370, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_370
	{0x4372, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_372
	{0x4374, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_374
	{0x4376, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_376
	{0x4378, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_378
	{0x437A, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_37A
	{0x437C, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_37C
	{0x437E, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_37E
	{0x4380, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_380
	{0x4382, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_382
	{0x4384, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_384
	{0x4386, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_386
	{0x4388, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_388
	{0x438A, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_38A
	{0x438C, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_38C
	{0x438E, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_38E
	{0x4390, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_390
	{0x4392, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_392
	{0x4394, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_394
	{0x4396, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_396
	{0x4398, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_398
	{0x439A, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_39A
	{0x439C, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_39C
	{0x439E, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_39E
	{0x43A0, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3A0
	{0x43A2, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3A2
	{0x43A4, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3A4
	{0x43A6, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3A6
	{0x43A8, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3A8
	{0x43AA, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3AA
	{0x43AC, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3AC
	{0x43AE, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3AE
	{0x43B0, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3B0
	{0x43B2, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3B2
	{0x43B4, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3B4
	{0x43B6, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3B6
	{0x43B8, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3B8
	{0x43BA, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3BA
	{0x43BC, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3BC
	{0x43BE, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3BE
	{0x43C0, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3C0
	{0x43C2, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3C2
	{0x43C4, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3C4
	{0x43C6, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3C6
	{0x43C8, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3C8
	{0x43CA, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3CA
	{0x43CC, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3CC
	{0x43CE, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3CE
	{0x43D0, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3D0
	{0x43D2, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3D2
	{0x43D4, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3D4
	{0x43D6, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3D6
	{0x43D8, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3D8
	{0x43DA, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3DA
	{0x43DC, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3DC
	{0x43DE, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3DE
	{0x43E0, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3E0
	{0x43E2, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3E2
	{0x43E4, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3E4
	{0x43E6, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3E6
	{0x43E8, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3E8
	{0x43EA, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3EA
	{0x43EC, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3EC
	{0x43EE, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3EE
	{0x43F0, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3F0
	{0x43F2, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3F2
	{0x43F4, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3F4
	{0x43F6, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3F6
	{0x43F8, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3F8
	{0x43FA, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3FA
	{0x43FC, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3FC
	{0x43FE, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_3FE
	{0x4400, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_400
	{0x4402, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_402
	{0x4404, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_404
	{0x4406, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_406
	{0x4408, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_408
	{0x440A, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_40A
	{0x440C, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_40C
	{0x440E, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_40E
	{0x4410, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_410
	{0x4412, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_412
	{0x4414, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_414
	{0x4416, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_416
	{0x4418, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_418
	{0x441A, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_41A
	{0x441C, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_41C
	{0x441E, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_41E
	{0x4420, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_420
	{0x4422, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_422
	{0x4424, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_424
	{0x4426, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_426
	{0x4428, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_428
	{0x442A, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_42A
	{0x442C, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_42C
	{0x442E, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_42E
	{0x4430, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_430
	{0x4432, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_432
	{0x4434, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_434
	{0x4436, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_436
	{0x4438, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_438
	{0x443A, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_43A
	{0x443C, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_43C
	{0x443E, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_43E
	{0x4440, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_440
	{0x4442, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_442
	{0x4444, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_444
	{0x4446, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_446
	{0x4448, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_448
	{0x444A, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_44A
	{0x444C, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_44C
	{0x444E, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_44E
	{0x4450, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_450
	{0x4452, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_452
	{0x4454, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_454
	{0x4456, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_456
	{0x4458, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_458
	{0x445A, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_45A
	{0x445C, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_45C
	{0x445E, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_45E
	{0x4460, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_460
	{0x4462, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_462
	{0x4464, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_464
	{0x4466, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_466
	{0x4468, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_468
	{0x446A, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_46A
	{0x446C, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_46C
	{0x446E, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_46E
	{0x4470, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_470
	{0x4472, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_472
	{0x4474, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_474
	{0x4476, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_476
	{0x4478, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_478
	{0x447A, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_47A
	{0x447C, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_47C
	{0x447E, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_47E
	{0x4480, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_480
	{0x4482, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_482
	{0x4484, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_484
	{0x4486, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_486
	{0x4488, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_488
	{0x448A, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_48A
	{0x448C, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_48C
	{0x448E, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_48E
	{0x4490, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_490
	{0x4492, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_492
	{0x4494, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_494
	{0x4496, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_496
	{0x4498, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_498
	{0x449A, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_49A
	{0x449C, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_49C
	{0x449E, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_49E
	{0x44A0, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_4A0
	{0x44A2, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_4A2
	{0x44A4, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_4A4
	{0x44A6, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_4A6
	{0x44A8, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_4A8
	{0x44AA, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_4AA
	{0x44AC, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_4AC
	{0x44AE, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_4AE
	{0x44B0, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_4B0
	{0x44B2, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_4B2
	{0x44B4, 0xE0E0, AR0544_REG_VALUE_16BIT},//DYNAMIC_SEQRAM_4B4
	{0x5500, 0x0000, AR0544_REG_VALUE_16BIT},//AGAIN_LUT0
	{0x5502, 0x0001, AR0544_REG_VALUE_16BIT},//AGAIN_LUT1
	{0x5504, 0x0002, AR0544_REG_VALUE_16BIT},//AGAIN_LUT2
	{0x5506, 0x0006, AR0544_REG_VALUE_16BIT},//AGAIN_LUT3
	{0x5508, 0x0009, AR0544_REG_VALUE_16BIT},//AGAIN_LUT4
	{0x550A, 0x000F, AR0544_REG_VALUE_16BIT},//AGAIN_LUT5
	{0x550C, 0x0011, AR0544_REG_VALUE_16BIT},//AGAIN_LUT6
	{0x550E, 0x0012, AR0544_REG_VALUE_16BIT},//AGAIN_LUT7
	{0x5510, 0x0018, AR0544_REG_VALUE_16BIT},//AGAIN_LUT8
	{0x5512, 0x0019, AR0544_REG_VALUE_16BIT},//AGAIN_LUT9
	{0x5514, 0x0021, AR0544_REG_VALUE_16BIT},//AGAIN_LUT10
	{0x5516, 0x0022, AR0544_REG_VALUE_16BIT},//AGAIN_LUT11
	{0x5518, 0x0028, AR0544_REG_VALUE_16BIT},//AGAIN_LUT12
	{0x551A, 0x0029, AR0544_REG_VALUE_16BIT},//AGAIN_LUT13
	{0x551C, 0x002F, AR0544_REG_VALUE_16BIT},//AGAIN_LUT14
	{0x551E, 0x0030, AR0544_REG_VALUE_16BIT},//AGAIN_LUT15
	{0x5430, 0x0100, AR0544_REG_VALUE_16BIT},//GT2_COARSE0
	{0x5432, 0x3107, AR0544_REG_VALUE_16BIT},//GT2_COARSE1
	{0x5434, 0x110E, AR0544_REG_VALUE_16BIT},//GT2_COARSE2
	{0x5436, 0x4101, AR0544_REG_VALUE_16BIT},//GT2_COARSE3
	{0x5438, 0x610E, AR0544_REG_VALUE_16BIT},//GT2_COARSE4
	{0x543A, 0x9104, AR0544_REG_VALUE_16BIT},//GT2_COARSE5
	{0x543C, 0xB101, AR0544_REG_VALUE_16BIT},//GT2_COARSE6
	{0x543E, 0xD106, AR0544_REG_VALUE_16BIT},//GT2_COARSE7
	{0x5440, 0xF11E, AR0544_REG_VALUE_16BIT},//GT2_COARSE8
	{0x5442, 0xF104, AR0544_REG_VALUE_16BIT},//GT2_COARSE9
	{0x5444, 0xF170, AR0544_REG_VALUE_16BIT},//GT2_COARSE10
	{0x5446, 0xF208, AR0544_REG_VALUE_16BIT},//GT2_COARSE11
	{0x5448, 0xF2DE, AR0544_REG_VALUE_16BIT},//GT2_COARSE12
	{0x544A, 0xF40D, AR0544_REG_VALUE_16BIT},//GT2_COARSE13
	{0x544C, 0xF5BA, AR0544_REG_VALUE_16BIT},//GT2_COARSE14
	{0x544E, 0xF816, AR0544_REG_VALUE_16BIT},//GT2_COARSE15
	{0x5450, 0xFB6D, AR0544_REG_VALUE_16BIT},//GT2_COARSE16
	{0x5452, 0xFB6D, AR0544_REG_VALUE_16BIT},//GT2_COARSE17
	{0x5454, 0xFFFA, AR0544_REG_VALUE_16BIT},//GT2_DCG_ATTN_SET0
	{0x5456, 0x5557, AR0544_REG_VALUE_16BIT},//GT2_DCG_ATTN_SET1
	{0x5458, 0x0005, AR0544_REG_VALUE_16BIT},//GT2_DCG_ATTN_SET2
	{0x545A, 0xA550, AR0544_REG_VALUE_16BIT},//GT2_ZONE_SET0
	{0x545C, 0xAAAA, AR0544_REG_VALUE_16BIT},//GT2_ZONE_SET1
	{0x545E, 0x000A, AR0544_REG_VALUE_16BIT},//GT2_ZONE_SET2
	{0x54A0, 0x0000, AR0544_REG_VALUE_16BIT},//ZT2_REG0_ADDR
	{0x54A2, 0x0B8B, AR0544_REG_VALUE_16BIT},//ZT2_REG0_VALUE0
	{0x54A4, 0x0B8B, AR0544_REG_VALUE_16BIT},//ZT2_REG0_VALUE1
	{0x54A6, 0x0B8B, AR0544_REG_VALUE_16BIT},//ZT2_REG0_VALUE2
	{0x54D8, 0x0000, AR0544_REG_VALUE_16BIT},//ZT2_REG7_ADDR
	{0x54DA, 0x16E3, AR0544_REG_VALUE_16BIT},//ZT2_REG7_VALUE0
	{0x54DC, 0x16E3, AR0544_REG_VALUE_16BIT},//ZT2_REG7_VALUE1
	{0x54DE, 0x16E3, AR0544_REG_VALUE_16BIT},//ZT2_REG7_VALUE2
	{0x3060, 0x0007, AR0544_REG_VALUE_16BIT},//GAIN_TABLE_CTRL
	{0x36C0, 0x0001, AR0544_REG_VALUE_16BIT},//DIGITAL_GAIN_CTRL
	{0x3F20, 0x0000, AR0544_REG_VALUE_16BIT},//MIPI_PHY_TRIM_MSB
	{0x3040, 0x4010, AR0544_REG_VALUE_16BIT},//READ_MODE
	{0x0100, 0x01, AR0544_REG_VALUE_08BIT},//MODE_SELECT

	{REG_NULL, 0x00},
};

static const struct regval ar0544_regs_lihdr_2560x1440_2lane_18fps[] = {
	{0x3406, 0x2000, AR0544_REG_VALUE_16BIT},
	{0x0103, 0x01, AR0544_REG_VALUE_08BIT},
	{REG_DELAY, 200, AR0544_REG_VALUE_08BIT},
	{0x0100, 0x00, AR0544_REG_VALUE_08BIT},
	{REG_DELAY, 200, AR0544_REG_VALUE_08BIT},
	{0x0304, 0x0003, AR0544_REG_VALUE_16BIT},
	{0x0306, 0x00A5, AR0544_REG_VALUE_16BIT},
	{0x0300, 0x000A, AR0544_REG_VALUE_16BIT},
	{0x0302, 0x0001, AR0544_REG_VALUE_16BIT},
	{0x030C, 0x0007, AR0544_REG_VALUE_16BIT},
	{0x030E, 0x0118, AR0544_REG_VALUE_16BIT},
	{0x0308, 0x0005, AR0544_REG_VALUE_16BIT},
	{0x030A, 0x0002, AR0544_REG_VALUE_16BIT},
	{0x0344, 0x0008, AR0544_REG_VALUE_16BIT},
	{0x0348, 0x0A27, AR0544_REG_VALUE_16BIT},
	{0x0346, 0x0008, AR0544_REG_VALUE_16BIT},
	{0x034A, 0x079F, AR0544_REG_VALUE_16BIT},
	{0x034C, 0x0A20, AR0544_REG_VALUE_16BIT},
	{0x034E, 0x0798, AR0544_REG_VALUE_16BIT},
	{0x0380, 0x0001, AR0544_REG_VALUE_16BIT},
	{0x0382, 0x0001, AR0544_REG_VALUE_16BIT},
	{0x0384, 0x0001, AR0544_REG_VALUE_16BIT},
	{0x0386, 0x0001, AR0544_REG_VALUE_16BIT},
	{0x3F2C, 0x0010, AR0544_REG_VALUE_16BIT},
	{0x3F2C, 0x0020, AR0544_REG_VALUE_16BIT},
	{0x0900, 0x00, AR0544_REG_VALUE_08BIT},
	{0x0901, 0x11, AR0544_REG_VALUE_08BIT},
	{0x0342, 0x1F48, AR0544_REG_VALUE_16BIT},
	{0x0340, 0x0FB0, AR0544_REG_VALUE_16BIT},
	{0x0202, 0x0005, AR0544_REG_VALUE_16BIT},
	{0x0112, 0x0A0A, AR0544_REG_VALUE_16BIT},
	{0x0114, 0x01, AR0544_REG_VALUE_08BIT},
	{0x0800, 0x0A, AR0544_REG_VALUE_08BIT},
	{0x0801, 0x05, AR0544_REG_VALUE_08BIT},
	{0x0802, 0x08, AR0544_REG_VALUE_08BIT},
	{0x0803, 0x07, AR0544_REG_VALUE_08BIT},
	{0x0804, 0x08, AR0544_REG_VALUE_08BIT},
	{0x0805, 0x05, AR0544_REG_VALUE_08BIT},
	{0x0806, 0x18, AR0544_REG_VALUE_08BIT},
	{0x0807, 0x05, AR0544_REG_VALUE_08BIT},
	{0x082A, 0x0A, AR0544_REG_VALUE_08BIT},
	{0x082B, 0x08, AR0544_REG_VALUE_08BIT},
	{0x082C, 0x09, AR0544_REG_VALUE_08BIT},
	{0x3F06, 0x00C0, AR0544_REG_VALUE_16BIT},
	{0x3F0A, 0xA000, AR0544_REG_VALUE_16BIT},
	{0x3F0C, 0x0007, AR0544_REG_VALUE_16BIT},
	{0x3040, 0x0010, AR0544_REG_VALUE_16BIT},
	{0x3042, 0x8079, AR0544_REG_VALUE_16BIT},
	{0x0220, 0x73, AR0544_REG_VALUE_08BIT},
	{0x3F18, 0x7B70, AR0544_REG_VALUE_16BIT},
	{0x3F1E, 0x200E, AR0544_REG_VALUE_16BIT},
	{0x3F20, 0x09C0, AR0544_REG_VALUE_16BIT},
	{0x3F3A, 0x0000, AR0544_REG_VALUE_16BIT},
	{0x3F3C, 0x0000, AR0544_REG_VALUE_16BIT},
	{0x44BA, 0x3155, AR0544_REG_VALUE_16BIT},
	{0x44BC, 0x99AA, AR0544_REG_VALUE_16BIT},
	{0x44BE, 0x86E0, AR0544_REG_VALUE_16BIT},
	{0x44C0, 0x4080, AR0544_REG_VALUE_16BIT},
	{0x44C4, 0x0FD0, AR0544_REG_VALUE_16BIT},
	{0x44C6, 0x16E2, AR0544_REG_VALUE_16BIT},
	{0x44C8, 0x6343, AR0544_REG_VALUE_16BIT},
	{0x44CC, 0x7777, AR0544_REG_VALUE_16BIT},
	{0x44CA, 0x800E, AR0544_REG_VALUE_16BIT},
	{0x44CE, 0x8B74, AR0544_REG_VALUE_16BIT},
	{0x44D0, 0x171D, AR0544_REG_VALUE_16BIT},
	{0x44D2, 0x0B8B, AR0544_REG_VALUE_16BIT},
	{0x44D6, 0xB206, AR0544_REG_VALUE_16BIT},
	{0x44D8, 0xAAFA, AR0544_REG_VALUE_16BIT},
	{0x44DA, 0xC001, AR0544_REG_VALUE_16BIT},
	{0x340E, 0xA18B, AR0544_REG_VALUE_16BIT},
	{0x44E4, 0xC000, AR0544_REG_VALUE_16BIT},
	{0x44E6, 0xA03F, AR0544_REG_VALUE_16BIT},
	{0x44DE, 0x2FB9, AR0544_REG_VALUE_16BIT},
	{0x44E0, 0x3939, AR0544_REG_VALUE_16BIT},
	{0x44E2, 0x3921, AR0544_REG_VALUE_16BIT},
	{0x32A4, 0x0000, AR0544_REG_VALUE_16BIT},
	{0x4600, 0x0333, AR0544_REG_VALUE_16BIT},
	{0x4602, 0x201C, AR0544_REG_VALUE_16BIT},
	{0x4604, 0x0B0B, AR0544_REG_VALUE_16BIT},
	{0x4606, 0x0009, AR0544_REG_VALUE_16BIT},
	{0x4000, 0x011A, AR0544_REG_VALUE_16BIT},
	{0x4002, 0x2028, AR0544_REG_VALUE_16BIT},
	{0x4004, 0x42FF, AR0544_REG_VALUE_16BIT},
	{0x4006, 0xFFFF, AR0544_REG_VALUE_16BIT},
	{0x4008, 0x1300, AR0544_REG_VALUE_16BIT},
	{0x400A, 0x9FB7, AR0544_REG_VALUE_16BIT},
	{0x400C, 0xF000, AR0544_REG_VALUE_16BIT},
	{0x400E, 0x9192, AR0544_REG_VALUE_16BIT},
	{0x4010, 0xF006, AR0544_REG_VALUE_16BIT},
	{0x4012, 0x1300, AR0544_REG_VALUE_16BIT},
	{0x4014, 0xF012, AR0544_REG_VALUE_16BIT},
	{0x4016, 0x9FF0, AR0544_REG_VALUE_16BIT},
	{0x4018, 0x0EB7, AR0544_REG_VALUE_16BIT},
	{0x401A, 0x0810, AR0544_REG_VALUE_16BIT},
	{0x401C, 0x0225, AR0544_REG_VALUE_16BIT},
	{0x401E, 0x108F, AR0544_REG_VALUE_16BIT},
	{0x4020, 0x3003, AR0544_REG_VALUE_16BIT},
	{0x4022, 0x97F0, AR0544_REG_VALUE_16BIT},
	{0x4024, 0x0030, AR0544_REG_VALUE_16BIT},
	{0x4026, 0xD8F0, AR0544_REG_VALUE_16BIT},
	{0x4028, 0x059A, AR0544_REG_VALUE_16BIT},
	{0x402A, 0xF001, AR0544_REG_VALUE_16BIT},
	{0x402C, 0x99F0, AR0544_REG_VALUE_16BIT},
	{0x402E, 0x0085, AR0544_REG_VALUE_16BIT},
	{0x4030, 0xF003, AR0544_REG_VALUE_16BIT},
	{0x4032, 0x8B89, AR0544_REG_VALUE_16BIT},
	{0x4034, 0xF001, AR0544_REG_VALUE_16BIT},
	{0x4036, 0x30C0, AR0544_REG_VALUE_16BIT},
	{0x4038, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x403A, 0x9C82, AR0544_REG_VALUE_16BIT},
	{0x403C, 0x3018, AR0544_REG_VALUE_16BIT},
	{0x403E, 0x8BB1, AR0544_REG_VALUE_16BIT},
	{0x4040, 0xB6F0, AR0544_REG_VALUE_16BIT},
	{0x4042, 0x0121, AR0544_REG_VALUE_16BIT},
	{0x4044, 0x58F0, AR0544_REG_VALUE_16BIT},
	{0x4046, 0x0A99, AR0544_REG_VALUE_16BIT},
	{0x4048, 0xF001, AR0544_REG_VALUE_16BIT},
	{0x404A, 0x98F0, AR0544_REG_VALUE_16BIT},
	{0x404C, 0x00A2, AR0544_REG_VALUE_16BIT},
	{0x404E, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x4050, 0xA296, AR0544_REG_VALUE_16BIT},
	{0x4052, 0xB4F0, AR0544_REG_VALUE_16BIT},
	{0x4054, 0x009D, AR0544_REG_VALUE_16BIT},
	{0x4056, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x4058, 0xA1F0, AR0544_REG_VALUE_16BIT},
	{0x405A, 0x18A1, AR0544_REG_VALUE_16BIT},
	{0x405C, 0xF003, AR0544_REG_VALUE_16BIT},
	{0x405E, 0x9D8B, AR0544_REG_VALUE_16BIT},
	{0x4060, 0x1009, AR0544_REG_VALUE_16BIT},
	{0x4062, 0x83F0, AR0544_REG_VALUE_16BIT},
	{0x4064, 0x0088, AR0544_REG_VALUE_16BIT},
	{0x4066, 0xF001, AR0544_REG_VALUE_16BIT},
	{0x4068, 0x3600, AR0544_REG_VALUE_16BIT},
	{0x406A, 0xF001, AR0544_REG_VALUE_16BIT},
	{0x406C, 0x9088, AR0544_REG_VALUE_16BIT},
	{0x406E, 0xF003, AR0544_REG_VALUE_16BIT},
	{0x4070, 0x3600, AR0544_REG_VALUE_16BIT},
	{0x4072, 0x83F0, AR0544_REG_VALUE_16BIT},
	{0x4074, 0x0D8B, AR0544_REG_VALUE_16BIT},
	{0x4076, 0xF00E, AR0544_REG_VALUE_16BIT},
	{0x4078, 0xA3F0, AR0544_REG_VALUE_16BIT},
	{0x407A, 0x02A3, AR0544_REG_VALUE_16BIT},
	{0x407C, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x407E, 0x9DF0, AR0544_REG_VALUE_16BIT},
	{0x4080, 0x03A1, AR0544_REG_VALUE_16BIT},
	{0x4082, 0xF018, AR0544_REG_VALUE_16BIT},
	{0x4084, 0xA1F0, AR0544_REG_VALUE_16BIT},
	{0x4086, 0x3621, AR0544_REG_VALUE_16BIT},
	{0x4088, 0xED40, AR0544_REG_VALUE_16BIT},
	{0x408A, 0xD21F, AR0544_REG_VALUE_16BIT},
	{0x408C, 0xF6F0, AR0544_REG_VALUE_16BIT},
	{0x408E, 0x0030, AR0544_REG_VALUE_16BIT},
	{0x4090, 0x03F0, AR0544_REG_VALUE_16BIT},
	{0x4092, 0x0084, AR0544_REG_VALUE_16BIT},
	{0x4094, 0x8BF0, AR0544_REG_VALUE_16BIT},
	{0x4096, 0x0486, AR0544_REG_VALUE_16BIT},
	{0x4098, 0xF000, AR0544_REG_VALUE_16BIT},
	{0x409A, 0x86F0, AR0544_REG_VALUE_16BIT},
	{0x409C, 0x0380, AR0544_REG_VALUE_16BIT},
	{0x409E, 0x8082, AR0544_REG_VALUE_16BIT},
	{0x40A0, 0x0288, AR0544_REG_VALUE_16BIT},
	{0x40A2, 0x30C0, AR0544_REG_VALUE_16BIT},
	{0x40A4, 0x3600, AR0544_REG_VALUE_16BIT},
	{0x40A6, 0xF00C, AR0544_REG_VALUE_16BIT},
	{0x40A8, 0x3600, AR0544_REG_VALUE_16BIT},
	{0x40AA, 0x30C0, AR0544_REG_VALUE_16BIT},
	{0x40AC, 0x0288, AR0544_REG_VALUE_16BIT},
	{0x40AE, 0x8280, AR0544_REG_VALUE_16BIT},
	{0x40B0, 0x8082, AR0544_REG_VALUE_16BIT},
	{0x40B2, 0x0288, AR0544_REG_VALUE_16BIT},
	{0x40B4, 0x30C0, AR0544_REG_VALUE_16BIT},
	{0x40B6, 0x3600, AR0544_REG_VALUE_16BIT},
	{0x40B8, 0xF00C, AR0544_REG_VALUE_16BIT},
	{0x40BA, 0x3600, AR0544_REG_VALUE_16BIT},
	{0x40BC, 0x30C0, AR0544_REG_VALUE_16BIT},
	{0x40BE, 0x0288, AR0544_REG_VALUE_16BIT},
	{0x40C0, 0x8280, AR0544_REG_VALUE_16BIT},
	{0x40C2, 0xF223, AR0544_REG_VALUE_16BIT},
	{0x40C4, 0x1300, AR0544_REG_VALUE_16BIT},
	{0x40C6, 0x9FB7, AR0544_REG_VALUE_16BIT},
	{0x40C8, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x40CA, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x40CC, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x40CE, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x40D0, 0xF000, AR0544_REG_VALUE_16BIT},
	{0x40D2, 0x0401, AR0544_REG_VALUE_16BIT},
	{0x40D4, 0xF001, AR0544_REG_VALUE_16BIT},
	{0x40D6, 0x82F0, AR0544_REG_VALUE_16BIT},
	{0x40D8, 0x0283, AR0544_REG_VALUE_16BIT},
	{0x40DA, 0x85F0, AR0544_REG_VALUE_16BIT},
	{0x40DC, 0x0E85, AR0544_REG_VALUE_16BIT},
	{0x40DE, 0x87F0, AR0544_REG_VALUE_16BIT},
	{0x40E0, 0x2587, AR0544_REG_VALUE_16BIT},
	{0x40E2, 0xF11D, AR0544_REG_VALUE_16BIT},
	{0x40E4, 0x88F0, AR0544_REG_VALUE_16BIT},
	{0x40E6, 0x0288, AR0544_REG_VALUE_16BIT},
	{0x40E8, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x40EA, 0x0048, AR0544_REG_VALUE_16BIT},
	{0x40EC, 0xF001, AR0544_REG_VALUE_16BIT},
	{0x40EE, 0x86F0, AR0544_REG_VALUE_16BIT},
	{0x40F0, 0x0282, AR0544_REG_VALUE_16BIT},
	{0x40F2, 0xF011, AR0544_REG_VALUE_16BIT},
	{0x40F4, 0x8AF0, AR0544_REG_VALUE_16BIT},
	{0x40F6, 0x1180, AR0544_REG_VALUE_16BIT},
	{0x40F8, 0xF022, AR0544_REG_VALUE_16BIT},
	{0x40FA, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x40FC, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x40FE, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4100, 0xF000, AR0544_REG_VALUE_16BIT},
	{0x4102, 0x0401, AR0544_REG_VALUE_16BIT},
	{0x4104, 0xF00F, AR0544_REG_VALUE_16BIT},
	{0x4106, 0x020C, AR0544_REG_VALUE_16BIT},
	{0x4108, 0xF00F, AR0544_REG_VALUE_16BIT},
	{0x410A, 0x87F0, AR0544_REG_VALUE_16BIT},
	{0x410C, 0x0287, AR0544_REG_VALUE_16BIT},
	{0x410E, 0xF045, AR0544_REG_VALUE_16BIT},
	{0x4110, 0xE839, AR0544_REG_VALUE_16BIT},
	{0x4112, 0x20F0, AR0544_REG_VALUE_16BIT},
	{0x4114, 0x0434, AR0544_REG_VALUE_16BIT},
	{0x4116, 0x9032, AR0544_REG_VALUE_16BIT},
	{0x4118, 0x48F0, AR0544_REG_VALUE_16BIT},
	{0x411A, 0x0039, AR0544_REG_VALUE_16BIT},
	{0x411C, 0x20F0, AR0544_REG_VALUE_16BIT},
	{0x411E, 0x0939, AR0544_REG_VALUE_16BIT},
	{0x4120, 0x20F0, AR0544_REG_VALUE_16BIT},
	{0x4122, 0x0032, AR0544_REG_VALUE_16BIT},
	{0x4124, 0x4834, AR0544_REG_VALUE_16BIT},
	{0x4126, 0x90F0, AR0544_REG_VALUE_16BIT},
	{0x4128, 0x04C1, AR0544_REG_VALUE_16BIT},
	{0x412A, 0x13F0, AR0544_REG_VALUE_16BIT},
	{0x412C, 0x0239, AR0544_REG_VALUE_16BIT},
	{0x412E, 0x20F0, AR0544_REG_VALUE_16BIT},
	{0x4130, 0x02B0, AR0544_REG_VALUE_16BIT},
	{0x4132, 0x0208, AR0544_REG_VALUE_16BIT},
	{0x4134, 0xF07D, AR0544_REG_VALUE_16BIT},
	{0x4136, 0xB0F0, AR0544_REG_VALUE_16BIT},
	{0x4138, 0x14E9, AR0544_REG_VALUE_16BIT},
	{0x413A, 0x0405, AR0544_REG_VALUE_16BIT},
	{0x413C, 0xF08C, AR0544_REG_VALUE_16BIT},
	{0x413E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4140, 0xF047, AR0544_REG_VALUE_16BIT},
	{0x4142, 0x9192, AR0544_REG_VALUE_16BIT},
	{0x4144, 0xF023, AR0544_REG_VALUE_16BIT},
	{0x4146, 0x0810, AR0544_REG_VALUE_16BIT},
	{0x4148, 0x0225, AR0544_REG_VALUE_16BIT},
	{0x414A, 0x108F, AR0544_REG_VALUE_16BIT},
	{0x414C, 0x3003, AR0544_REG_VALUE_16BIT},
	{0x414E, 0x97F0, AR0544_REG_VALUE_16BIT},
	{0x4150, 0x0030, AR0544_REG_VALUE_16BIT},
	{0x4152, 0xD8F0, AR0544_REG_VALUE_16BIT},
	{0x4154, 0x059A, AR0544_REG_VALUE_16BIT},
	{0x4156, 0xF001, AR0544_REG_VALUE_16BIT},
	{0x4158, 0x99F0, AR0544_REG_VALUE_16BIT},
	{0x415A, 0x0085, AR0544_REG_VALUE_16BIT},
	{0x415C, 0xF003, AR0544_REG_VALUE_16BIT},
	{0x415E, 0x8B89, AR0544_REG_VALUE_16BIT},
	{0x4160, 0xF001, AR0544_REG_VALUE_16BIT},
	{0x4162, 0x30C0, AR0544_REG_VALUE_16BIT},
	{0x4164, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x4166, 0x9C82, AR0544_REG_VALUE_16BIT},
	{0x4168, 0x3018, AR0544_REG_VALUE_16BIT},
	{0x416A, 0x8BB1, AR0544_REG_VALUE_16BIT},
	{0x416C, 0xB6F0, AR0544_REG_VALUE_16BIT},
	{0x416E, 0x0121, AR0544_REG_VALUE_16BIT},
	{0x4170, 0x58F0, AR0544_REG_VALUE_16BIT},
	{0x4172, 0x0A99, AR0544_REG_VALUE_16BIT},
	{0x4174, 0xF001, AR0544_REG_VALUE_16BIT},
	{0x4176, 0x98F0, AR0544_REG_VALUE_16BIT},
	{0x4178, 0x00A2, AR0544_REG_VALUE_16BIT},
	{0x417A, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x417C, 0xA296, AR0544_REG_VALUE_16BIT},
	{0x417E, 0xB4F0, AR0544_REG_VALUE_16BIT},
	{0x4180, 0x009D, AR0544_REG_VALUE_16BIT},
	{0x4182, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x4184, 0xA1F0, AR0544_REG_VALUE_16BIT},
	{0x4186, 0x18A1, AR0544_REG_VALUE_16BIT},
	{0x4188, 0xF003, AR0544_REG_VALUE_16BIT},
	{0x418A, 0x9D8B, AR0544_REG_VALUE_16BIT},
	{0x418C, 0x1009, AR0544_REG_VALUE_16BIT},
	{0x418E, 0x83F0, AR0544_REG_VALUE_16BIT},
	{0x4190, 0x0088, AR0544_REG_VALUE_16BIT},
	{0x4192, 0xF001, AR0544_REG_VALUE_16BIT},
	{0x4194, 0x3600, AR0544_REG_VALUE_16BIT},
	{0x4196, 0xF001, AR0544_REG_VALUE_16BIT},
	{0x4198, 0x9088, AR0544_REG_VALUE_16BIT},
	{0x419A, 0xF003, AR0544_REG_VALUE_16BIT},
	{0x419C, 0x3600, AR0544_REG_VALUE_16BIT},
	{0x419E, 0x83F0, AR0544_REG_VALUE_16BIT},
	{0x41A0, 0x0D8B, AR0544_REG_VALUE_16BIT},
	{0x41A2, 0xF00E, AR0544_REG_VALUE_16BIT},
	{0x41A4, 0xA3F0, AR0544_REG_VALUE_16BIT},
	{0x41A6, 0x02A3, AR0544_REG_VALUE_16BIT},
	{0x41A8, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x41AA, 0x9DF0, AR0544_REG_VALUE_16BIT},
	{0x41AC, 0x03A1, AR0544_REG_VALUE_16BIT},
	{0x41AE, 0xF018, AR0544_REG_VALUE_16BIT},
	{0x41B0, 0xA1F0, AR0544_REG_VALUE_16BIT},
	{0x41B2, 0x3621, AR0544_REG_VALUE_16BIT},
	{0x41B4, 0xED40, AR0544_REG_VALUE_16BIT},
	{0x41B6, 0xD21F, AR0544_REG_VALUE_16BIT},
	{0x41B8, 0xF684, AR0544_REG_VALUE_16BIT},
	{0x41BA, 0x3003, AR0544_REG_VALUE_16BIT},
	{0x41BC, 0x0840, AR0544_REG_VALUE_16BIT},
	{0x41BE, 0xF000, AR0544_REG_VALUE_16BIT},
	{0x41C0, 0x0041, AR0544_REG_VALUE_16BIT},
	{0x41C2, 0x8082, AR0544_REG_VALUE_16BIT},
	{0x41C4, 0x0208, AR0544_REG_VALUE_16BIT},
	{0x41C6, 0x8736, AR0544_REG_VALUE_16BIT},
	{0x41C8, 0xC0F0, AR0544_REG_VALUE_16BIT},
	{0x41CA, 0x0636, AR0544_REG_VALUE_16BIT},
	{0x41CC, 0xC087, AR0544_REG_VALUE_16BIT},
	{0x41CE, 0x0208, AR0544_REG_VALUE_16BIT},
	{0x41D0, 0x8280, AR0544_REG_VALUE_16BIT},
	{0x41D2, 0x8082, AR0544_REG_VALUE_16BIT},
	{0x41D4, 0x0208, AR0544_REG_VALUE_16BIT},
	{0x41D6, 0x8736, AR0544_REG_VALUE_16BIT},
	{0x41D8, 0xC0F0, AR0544_REG_VALUE_16BIT},
	{0x41DA, 0x0636, AR0544_REG_VALUE_16BIT},
	{0x41DC, 0xC087, AR0544_REG_VALUE_16BIT},
	{0x41DE, 0x0208, AR0544_REG_VALUE_16BIT},
	{0x41E0, 0x8280, AR0544_REG_VALUE_16BIT},
	{0x41E2, 0x8082, AR0544_REG_VALUE_16BIT},
	{0x41E4, 0x0208, AR0544_REG_VALUE_16BIT},
	{0x41E6, 0x8736, AR0544_REG_VALUE_16BIT},
	{0x41E8, 0xC0F0, AR0544_REG_VALUE_16BIT},
	{0x41EA, 0x0636, AR0544_REG_VALUE_16BIT},
	{0x41EC, 0xC087, AR0544_REG_VALUE_16BIT},
	{0x41EE, 0x0208, AR0544_REG_VALUE_16BIT},
	{0x41F0, 0x8280, AR0544_REG_VALUE_16BIT},
	{0x41F2, 0x8082, AR0544_REG_VALUE_16BIT},
	{0x41F4, 0x0208, AR0544_REG_VALUE_16BIT},
	{0x41F6, 0x8736, AR0544_REG_VALUE_16BIT},
	{0x41F8, 0xC0F0, AR0544_REG_VALUE_16BIT},
	{0x41FA, 0x0636, AR0544_REG_VALUE_16BIT},
	{0x41FC, 0xC087, AR0544_REG_VALUE_16BIT},
	{0x41FE, 0x0208, AR0544_REG_VALUE_16BIT},
	{0x4200, 0x8280, AR0544_REG_VALUE_16BIT},
	{0x4202, 0xF1D5, AR0544_REG_VALUE_16BIT},
	{0x4204, 0x9FF0, AR0544_REG_VALUE_16BIT},
	{0x4206, 0x0313, AR0544_REG_VALUE_16BIT},
	{0x4208, 0x00F0, AR0544_REG_VALUE_16BIT},
	{0x420A, 0x04B7, AR0544_REG_VALUE_16BIT},
	{0x420C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x420E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4210, 0xF00B, AR0544_REG_VALUE_16BIT},
	{0x4212, 0x9192, AR0544_REG_VALUE_16BIT},
	{0x4214, 0xF000, AR0544_REG_VALUE_16BIT},
	{0x4216, 0x80F0, AR0544_REG_VALUE_16BIT},
	{0x4218, 0x230A, AR0544_REG_VALUE_16BIT},
	{0x421A, 0x3410, AR0544_REG_VALUE_16BIT},
	{0x421C, 0x8F30, AR0544_REG_VALUE_16BIT},
	{0x421E, 0x03B2, AR0544_REG_VALUE_16BIT},
	{0x4220, 0xF000, AR0544_REG_VALUE_16BIT},
	{0x4222, 0x30C0, AR0544_REG_VALUE_16BIT},
	{0x4224, 0x3018, AR0544_REG_VALUE_16BIT},
	{0x4226, 0x97B5, AR0544_REG_VALUE_16BIT},
	{0x4228, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x422A, 0x9AF0, AR0544_REG_VALUE_16BIT},
	{0x422C, 0x0099, AR0544_REG_VALUE_16BIT},
	{0x422E, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x4230, 0x3018, AR0544_REG_VALUE_16BIT},
	{0x4232, 0x8530, AR0544_REG_VALUE_16BIT},
	{0x4234, 0xC09E, AR0544_REG_VALUE_16BIT},
	{0x4236, 0x4042, AR0544_REG_VALUE_16BIT},
	{0x4238, 0x2018, AR0544_REG_VALUE_16BIT},
	{0x423A, 0x8941, AR0544_REG_VALUE_16BIT},
	{0x423C, 0x0482, AR0544_REG_VALUE_16BIT},
	{0x423E, 0xA0F0, AR0544_REG_VALUE_16BIT},
	{0x4240, 0x019C, AR0544_REG_VALUE_16BIT},
	{0x4242, 0xF00B, AR0544_REG_VALUE_16BIT},
	{0x4244, 0x99F0, AR0544_REG_VALUE_16BIT},
	{0x4246, 0x0198, AR0544_REG_VALUE_16BIT},
	{0x4248, 0xF000, AR0544_REG_VALUE_16BIT},
	{0x424A, 0xA296, AR0544_REG_VALUE_16BIT},
	{0x424C, 0xF000, AR0544_REG_VALUE_16BIT},
	{0x424E, 0xB4A2, AR0544_REG_VALUE_16BIT},
	{0x4250, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x4252, 0x9DF0, AR0544_REG_VALUE_16BIT},
	{0x4254, 0x02A1, AR0544_REG_VALUE_16BIT},
	{0x4256, 0xF01D, AR0544_REG_VALUE_16BIT},
	{0x4258, 0x8BA1, AR0544_REG_VALUE_16BIT},
	{0x425A, 0x1009, AR0544_REG_VALUE_16BIT},
	{0x425C, 0x83F0, AR0544_REG_VALUE_16BIT},
	{0x425E, 0x0036, AR0544_REG_VALUE_16BIT},
	{0x4260, 0x00F0, AR0544_REG_VALUE_16BIT},
	{0x4262, 0x009D, AR0544_REG_VALUE_16BIT},
	{0x4264, 0x88F0, AR0544_REG_VALUE_16BIT},
	{0x4266, 0x0588, AR0544_REG_VALUE_16BIT},
	{0x4268, 0xF000, AR0544_REG_VALUE_16BIT},
	{0x426A, 0x3600, AR0544_REG_VALUE_16BIT},
	{0x426C, 0x9083, AR0544_REG_VALUE_16BIT},
	{0x426E, 0xF014, AR0544_REG_VALUE_16BIT},
	{0x4270, 0x8BF0, AR0544_REG_VALUE_16BIT},
	{0x4272, 0x61A3, AR0544_REG_VALUE_16BIT},
	{0x4274, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x4276, 0xA3F0, AR0544_REG_VALUE_16BIT},
	{0x4278, 0x029D, AR0544_REG_VALUE_16BIT},
	{0x427A, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x427C, 0xA1F0, AR0544_REG_VALUE_16BIT},
	{0x427E, 0x18A1, AR0544_REG_VALUE_16BIT},
	{0x4280, 0xF035, AR0544_REG_VALUE_16BIT},
	{0x4282, 0x9D41, AR0544_REG_VALUE_16BIT},
	{0x4284, 0x10B9, AR0544_REG_VALUE_16BIT},
	{0x4286, 0xF003, AR0544_REG_VALUE_16BIT},
	{0x4288, 0xB2F0, AR0544_REG_VALUE_16BIT},
	{0x428A, 0x098B, AR0544_REG_VALUE_16BIT},
	{0x428C, 0x9184, AR0544_REG_VALUE_16BIT},
	{0x428E, 0x8EF0, AR0544_REG_VALUE_16BIT},
	{0x4290, 0x38A6, AR0544_REG_VALUE_16BIT},
	{0x4292, 0x848E, AR0544_REG_VALUE_16BIT},
	{0x4294, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x4296, 0x0202, AR0544_REG_VALUE_16BIT},
	{0x4298, 0xF003, AR0544_REG_VALUE_16BIT},
	{0x429A, 0x91F0, AR0544_REG_VALUE_16BIT},
	{0x429C, 0x0FB2, AR0544_REG_VALUE_16BIT},
	{0x429E, 0xF000, AR0544_REG_VALUE_16BIT},
	{0x42A0, 0x83F0, AR0544_REG_VALUE_16BIT},
	{0x42A2, 0x0036, AR0544_REG_VALUE_16BIT},
	{0x42A4, 0x00B8, AR0544_REG_VALUE_16BIT},
	{0x42A6, 0xF008, AR0544_REG_VALUE_16BIT},
	{0x42A8, 0x3600, AR0544_REG_VALUE_16BIT},
	{0x42AA, 0xF001, AR0544_REG_VALUE_16BIT},
	{0x42AC, 0x839C, AR0544_REG_VALUE_16BIT},
	{0x42AE, 0xF005, AR0544_REG_VALUE_16BIT},
	{0x42B0, 0x9CF0, AR0544_REG_VALUE_16BIT},
	{0x42B2, 0x0D8B, AR0544_REG_VALUE_16BIT},
	{0x42B4, 0xF004, AR0544_REG_VALUE_16BIT},
	{0x42B6, 0x3018, AR0544_REG_VALUE_16BIT},
	{0x42B8, 0xA3F0, AR0544_REG_VALUE_16BIT},
	{0x42BA, 0x02A3, AR0544_REG_VALUE_16BIT},
	{0x42BC, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x42BE, 0x9DF0, AR0544_REG_VALUE_16BIT},
	{0x42C0, 0x27B9, AR0544_REG_VALUE_16BIT},
	{0x42C2, 0xF029, AR0544_REG_VALUE_16BIT},
	{0x42C4, 0x3018, AR0544_REG_VALUE_16BIT},
	{0x42C6, 0x9DF0, AR0544_REG_VALUE_16BIT},
	{0x42C8, 0x0282, AR0544_REG_VALUE_16BIT},
	{0x42CA, 0xF003, AR0544_REG_VALUE_16BIT},
	{0x42CC, 0x30C0, AR0544_REG_VALUE_16BIT},
	{0x42CE, 0xF00E, AR0544_REG_VALUE_16BIT},
	{0x42D0, 0x30C0, AR0544_REG_VALUE_16BIT},
	{0x42D2, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x42D4, 0x82F0, AR0544_REG_VALUE_16BIT},
	{0x42D6, 0x0990, AR0544_REG_VALUE_16BIT},
	{0x42D8, 0xF003, AR0544_REG_VALUE_16BIT},
	{0x42DA, 0x8C8F, AR0544_REG_VALUE_16BIT},
	{0x42DC, 0xF02D, AR0544_REG_VALUE_16BIT},
	{0x42DE, 0x3018, AR0544_REG_VALUE_16BIT},
	{0x42E0, 0xA2F0, AR0544_REG_VALUE_16BIT},
	{0x42E2, 0x02A2, AR0544_REG_VALUE_16BIT},
	{0x42E4, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x42E6, 0x9DF0, AR0544_REG_VALUE_16BIT},
	{0x42E8, 0x289D, AR0544_REG_VALUE_16BIT},
	{0x42EA, 0xF007, AR0544_REG_VALUE_16BIT},
	{0x42EC, 0x3018, AR0544_REG_VALUE_16BIT},
	{0x42EE, 0x89B5, AR0544_REG_VALUE_16BIT},
	{0x42F0, 0xF000, AR0544_REG_VALUE_16BIT},
	{0x42F2, 0x8BF0, AR0544_REG_VALUE_16BIT},
	{0x42F4, 0x0097, AR0544_REG_VALUE_16BIT},
	{0x42F6, 0xF000, AR0544_REG_VALUE_16BIT},
	{0x42F8, 0x17A6, AR0544_REG_VALUE_16BIT},
	{0x42FA, 0x21CD, AR0544_REG_VALUE_16BIT},
	{0x42FC, 0x40C2, AR0544_REG_VALUE_16BIT},
	{0x42FE, 0x1049, AR0544_REG_VALUE_16BIT},
	{0x4300, 0xF000, AR0544_REG_VALUE_16BIT},
	{0x4302, 0x3007, AR0544_REG_VALUE_16BIT},
	{0x4304, 0x84F0, AR0544_REG_VALUE_16BIT},
	{0x4306, 0x0680, AR0544_REG_VALUE_16BIT},
	{0x4308, 0xF00E, AR0544_REG_VALUE_16BIT},
	{0x430A, 0x86F0, AR0544_REG_VALUE_16BIT},
	{0x430C, 0x0086, AR0544_REG_VALUE_16BIT},
	{0x430E, 0xF008, AR0544_REG_VALUE_16BIT},
	{0x4310, 0x8082, AR0544_REG_VALUE_16BIT},
	{0x4312, 0x0088, AR0544_REG_VALUE_16BIT},
	{0x4314, 0x30C0, AR0544_REG_VALUE_16BIT},
	{0x4316, 0x3600, AR0544_REG_VALUE_16BIT},
	{0x4318, 0xF00B, AR0544_REG_VALUE_16BIT},
	{0x431A, 0x36C0, AR0544_REG_VALUE_16BIT},
	{0x431C, 0x8783, AR0544_REG_VALUE_16BIT},
	{0x431E, 0x0005, AR0544_REG_VALUE_16BIT},
	{0x4320, 0x80F0, AR0544_REG_VALUE_16BIT},
	{0x4322, 0x0082, AR0544_REG_VALUE_16BIT},
	{0x4324, 0x0088, AR0544_REG_VALUE_16BIT},
	{0x4326, 0x30C0, AR0544_REG_VALUE_16BIT},
	{0x4328, 0x3600, AR0544_REG_VALUE_16BIT},
	{0x432A, 0xF00A, AR0544_REG_VALUE_16BIT},
	{0x432C, 0x30C0, AR0544_REG_VALUE_16BIT},
	{0x432E, 0x3600, AR0544_REG_VALUE_16BIT},
	{0x4330, 0x8783, AR0544_REG_VALUE_16BIT},
	{0x4332, 0x8280, AR0544_REG_VALUE_16BIT},
	{0x4334, 0xF3C1, AR0544_REG_VALUE_16BIT},
	{0x4336, 0x1300, AR0544_REG_VALUE_16BIT},
	{0x4338, 0xF000, AR0544_REG_VALUE_16BIT},
	{0x433A, 0xB8B7, AR0544_REG_VALUE_16BIT},
	{0x433C, 0x9FF0, AR0544_REG_VALUE_16BIT},
	{0x433E, 0x0081, AR0544_REG_VALUE_16BIT},
	{0x4340, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4342, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4344, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4346, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4348, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x434A, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x434C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x434E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4350, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4352, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4354, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4356, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4358, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x435A, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x435C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x435E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4360, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4362, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4364, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4366, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4368, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x436A, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x436C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x436E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4370, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4372, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4374, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4376, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4378, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x437A, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x437C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x437E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4380, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4382, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4384, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4386, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4388, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x438A, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x438C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x438E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4390, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4392, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4394, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4396, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4398, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x439A, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x439C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x439E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43A0, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43A2, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43A4, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43A6, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43A8, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43AA, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43AC, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43AE, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43B0, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43B2, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43B4, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43B6, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43B8, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43BA, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43BC, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43BE, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43C0, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43C2, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43C4, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43C6, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43C8, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43CA, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43CC, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43CE, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43D0, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43D2, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43D4, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43D6, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43D8, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43DA, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43DC, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43DE, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43E0, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43E2, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43E4, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43E6, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43E8, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43EA, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43EC, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43EE, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43F0, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43F2, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43F4, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43F6, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43F8, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43FA, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43FC, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43FE, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4400, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4402, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4404, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4406, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4408, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x440A, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x440C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x440E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4410, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4412, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4414, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4416, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4418, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x441A, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x441C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x441E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4420, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4422, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4424, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4426, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4428, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x442A, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x442C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x442E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4430, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4432, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4434, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4436, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4438, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x443A, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x443C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x443E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4440, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4442, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4444, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4446, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4448, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x444A, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x444C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x444E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4450, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4452, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4454, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4456, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4458, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x445A, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x445C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x445E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4460, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4462, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4464, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4466, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4468, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x446A, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x446C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x446E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4470, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4472, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4474, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4476, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4478, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x447A, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x447C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x447E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4480, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4482, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4484, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4486, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4488, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x448A, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x448C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x448E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4490, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4492, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4494, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4496, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4498, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x449A, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x449C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x449E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x44A0, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x44A2, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x44A4, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x44A6, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x44A8, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x44AA, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x44AC, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x44AE, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x44B0, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x44B2, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x44B4, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x5500, 0x0000, AR0544_REG_VALUE_16BIT},
	{0x5502, 0x0001, AR0544_REG_VALUE_16BIT},
	{0x5504, 0x0002, AR0544_REG_VALUE_16BIT},
	{0x5506, 0x0006, AR0544_REG_VALUE_16BIT},
	{0x5508, 0x0008, AR0544_REG_VALUE_16BIT},
	{0x550A, 0x0010, AR0544_REG_VALUE_16BIT},
	{0x550C, 0x0011, AR0544_REG_VALUE_16BIT},
	{0x550E, 0x0012, AR0544_REG_VALUE_16BIT},
	{0x5510, 0x0018, AR0544_REG_VALUE_16BIT},
	{0x5512, 0x0019, AR0544_REG_VALUE_16BIT},
	{0x5514, 0x0020, AR0544_REG_VALUE_16BIT},
	{0x5516, 0x0021, AR0544_REG_VALUE_16BIT},
	{0x5518, 0x0027, AR0544_REG_VALUE_16BIT},
	{0x551A, 0x002E, AR0544_REG_VALUE_16BIT},
	{0x551C, 0x002F, AR0544_REG_VALUE_16BIT},
	{0x551E, 0x0030, AR0544_REG_VALUE_16BIT},
	{0x5430, 0x0100, AR0544_REG_VALUE_16BIT},
	{0x5432, 0x3108, AR0544_REG_VALUE_16BIT},
	{0x5434, 0x010F, AR0544_REG_VALUE_16BIT},
	{0x5436, 0x4100, AR0544_REG_VALUE_16BIT},
	{0x5438, 0x510E, AR0544_REG_VALUE_16BIT},
	{0x543A, 0x8101, AR0544_REG_VALUE_16BIT},
	{0x543C, 0xA10A, AR0544_REG_VALUE_16BIT},
	{0x543E, 0xC108, AR0544_REG_VALUE_16BIT},
	{0x5440, 0xF10B, AR0544_REG_VALUE_16BIT},
	{0x5442, 0xD107, AR0544_REG_VALUE_16BIT},
	{0x5444, 0xF15A, AR0544_REG_VALUE_16BIT},
	{0x5446, 0xF1E9, AR0544_REG_VALUE_16BIT},
	{0x5448, 0xF2B3, AR0544_REG_VALUE_16BIT},
	{0x544A, 0xF3D1, AR0544_REG_VALUE_16BIT},
	{0x544C, 0xF564, AR0544_REG_VALUE_16BIT},
	{0x544E, 0xF79D, AR0544_REG_VALUE_16BIT},
	{0x5450, 0xFAC1, AR0544_REG_VALUE_16BIT},
	{0x5452, 0xFF32, AR0544_REG_VALUE_16BIT},
	{0x5454, 0xFFFA, AR0544_REG_VALUE_16BIT},
	{0x5456, 0x5557, AR0544_REG_VALUE_16BIT},
	{0x5458, 0x0005, AR0544_REG_VALUE_16BIT},
	{0x545A, 0xA550, AR0544_REG_VALUE_16BIT},
	{0x545C, 0xAAAA, AR0544_REG_VALUE_16BIT},
	{0x545E, 0x000A, AR0544_REG_VALUE_16BIT},
	{0x54A0, 0x0000, AR0544_REG_VALUE_16BIT},
	{0x54A2, 0x0B8B, AR0544_REG_VALUE_16BIT},
	{0x54A4, 0x0B8B, AR0544_REG_VALUE_16BIT},
	{0x54A6, 0x0B8B, AR0544_REG_VALUE_16BIT},
	{0x54D8, 0x0000, AR0544_REG_VALUE_16BIT},
	{0x54DA, 0x16E3, AR0544_REG_VALUE_16BIT},
	{0x54DC, 0x16E3, AR0544_REG_VALUE_16BIT},
	{0x54DE, 0x16E3, AR0544_REG_VALUE_16BIT},
	{0x3060, 0x0007, AR0544_REG_VALUE_16BIT},
	{0x36C0, 0x0001, AR0544_REG_VALUE_16BIT},
	{0x3040, 0x4010, AR0544_REG_VALUE_16BIT},
	{0x328E, 0x0004, AR0544_REG_VALUE_16BIT},
	{0x3340, 0x0C60, AR0544_REG_VALUE_16BIT},
	{0x3340, 0x1C60, AR0544_REG_VALUE_16BIT},
	{0x3040, 0x5010, AR0544_REG_VALUE_16BIT},
	{0x0104, 0x01, AR0544_REG_VALUE_08BIT},
	{0x0382, 0x0001, AR0544_REG_VALUE_16BIT},
	{0x0386, 0x0001, AR0544_REG_VALUE_16BIT},
	{0x0344, 0x0018, AR0544_REG_VALUE_16BIT},
	{0x0346, 0x0104, AR0544_REG_VALUE_16BIT},
	{0x0348, 0x0A17, AR0544_REG_VALUE_16BIT},
	{0x034A, 0x06A3, AR0544_REG_VALUE_16BIT},
	{0x034C, 0x0A00, AR0544_REG_VALUE_16BIT},
	{0x034E, 0x05A0, AR0544_REG_VALUE_16BIT},
	{0x0400, 0x0000, AR0544_REG_VALUE_16BIT},
	{0x0104, 0x00, AR0544_REG_VALUE_08BIT},
	{0x0340, 0x0BC0, AR0544_REG_VALUE_16BIT},
	{0x3F1A, 0x102B, AR0544_REG_VALUE_16BIT},
	{REG_NULL, 0x00},
};

static const struct regval ar0544_regs_lihdr_2560x1440_2lane[] = {
	{0x3406, 0x2000, AR0544_REG_VALUE_16BIT},
	{0x0103, 0x01, AR0544_REG_VALUE_08BIT},
	{REG_DELAY, 200, AR0544_REG_VALUE_08BIT},
	{0x0100, 0x00, AR0544_REG_VALUE_08BIT},
	{REG_DELAY, 200, AR0544_REG_VALUE_08BIT},
	{0x0304, 0x0003, AR0544_REG_VALUE_16BIT},
	{0x0306, 0x00A5, AR0544_REG_VALUE_16BIT},
	{0x0300, 0x000A, AR0544_REG_VALUE_16BIT},
	{0x0302, 0x0001, AR0544_REG_VALUE_16BIT},
	{0x030C, 0x0007, AR0544_REG_VALUE_16BIT},
	{0x030E, 0x0118, AR0544_REG_VALUE_16BIT},
	{0x0308, 0x0005, AR0544_REG_VALUE_16BIT},
	{0x030A, 0x0002, AR0544_REG_VALUE_16BIT},
	{0x0344, 0x0008, AR0544_REG_VALUE_16BIT},
	{0x0348, 0x0A27, AR0544_REG_VALUE_16BIT},
	{0x0346, 0x0008, AR0544_REG_VALUE_16BIT},
	{0x034A, 0x079F, AR0544_REG_VALUE_16BIT},
	{0x034C, 0x0A20, AR0544_REG_VALUE_16BIT},
	{0x034E, 0x0798, AR0544_REG_VALUE_16BIT},
	{0x0380, 0x0001, AR0544_REG_VALUE_16BIT},
	{0x0382, 0x0001, AR0544_REG_VALUE_16BIT},
	{0x0384, 0x0001, AR0544_REG_VALUE_16BIT},
	{0x0386, 0x0001, AR0544_REG_VALUE_16BIT},
	{0x3F2C, 0x0010, AR0544_REG_VALUE_16BIT},
	{0x3F2C, 0x0020, AR0544_REG_VALUE_16BIT},
	{0x0900, 0x00, AR0544_REG_VALUE_08BIT},
	{0x0901, 0x11, AR0544_REG_VALUE_08BIT},
	{0x0342, 0x1F48, AR0544_REG_VALUE_16BIT},
	{0x0340, 0x0FB0, AR0544_REG_VALUE_16BIT},
	{0x0202, 0x0005, AR0544_REG_VALUE_16BIT},
	{0x0112, 0x0A0A, AR0544_REG_VALUE_16BIT},
	{0x0114, 0x01, AR0544_REG_VALUE_08BIT},
	{0x0800, 0x0A, AR0544_REG_VALUE_08BIT},
	{0x0801, 0x05, AR0544_REG_VALUE_08BIT},
	{0x0802, 0x08, AR0544_REG_VALUE_08BIT},
	{0x0803, 0x07, AR0544_REG_VALUE_08BIT},
	{0x0804, 0x08, AR0544_REG_VALUE_08BIT},
	{0x0805, 0x05, AR0544_REG_VALUE_08BIT},
	{0x0806, 0x18, AR0544_REG_VALUE_08BIT},
	{0x0807, 0x05, AR0544_REG_VALUE_08BIT},
	{0x082A, 0x0A, AR0544_REG_VALUE_08BIT},
	{0x082B, 0x08, AR0544_REG_VALUE_08BIT},
	{0x082C, 0x09, AR0544_REG_VALUE_08BIT},
	{0x3F06, 0x00C0, AR0544_REG_VALUE_16BIT},
	{0x3F0A, 0xA000, AR0544_REG_VALUE_16BIT},
	{0x3F0C, 0x0007, AR0544_REG_VALUE_16BIT},
	{0x3040, 0x0010, AR0544_REG_VALUE_16BIT},
	{0x3042, 0x8079, AR0544_REG_VALUE_16BIT},
	{0x0220, 0x73, AR0544_REG_VALUE_08BIT},
	{0x3F18, 0x7B70, AR0544_REG_VALUE_16BIT},
	{0x3F1E, 0x200E, AR0544_REG_VALUE_16BIT},
	{0x3F20, 0x09C0, AR0544_REG_VALUE_16BIT},
	{0x3F3A, 0x0000, AR0544_REG_VALUE_16BIT},
	{0x3F3C, 0x0000, AR0544_REG_VALUE_16BIT},
	{0x44BA, 0x3155, AR0544_REG_VALUE_16BIT},
	{0x44BC, 0x99AA, AR0544_REG_VALUE_16BIT},
	{0x44BE, 0x86E0, AR0544_REG_VALUE_16BIT},
	{0x44C0, 0x4080, AR0544_REG_VALUE_16BIT},
	{0x44C4, 0x0FD0, AR0544_REG_VALUE_16BIT},
	{0x44C6, 0x16E2, AR0544_REG_VALUE_16BIT},
	{0x44C8, 0x6343, AR0544_REG_VALUE_16BIT},
	{0x44CC, 0x7777, AR0544_REG_VALUE_16BIT},
	{0x44CA, 0x800E, AR0544_REG_VALUE_16BIT},
	{0x44CE, 0x8B74, AR0544_REG_VALUE_16BIT},
	{0x44D0, 0x171D, AR0544_REG_VALUE_16BIT},
	{0x44D2, 0x0B8B, AR0544_REG_VALUE_16BIT},
	{0x44D6, 0xB206, AR0544_REG_VALUE_16BIT},
	{0x44D8, 0xAAFA, AR0544_REG_VALUE_16BIT},
	{0x44DA, 0xC001, AR0544_REG_VALUE_16BIT},
	{0x340E, 0xA18B, AR0544_REG_VALUE_16BIT},
	{0x44E4, 0xC000, AR0544_REG_VALUE_16BIT},
	{0x44E6, 0xA03F, AR0544_REG_VALUE_16BIT},
	{0x44DE, 0x2FB9, AR0544_REG_VALUE_16BIT},
	{0x44E0, 0x3939, AR0544_REG_VALUE_16BIT},
	{0x44E2, 0x3921, AR0544_REG_VALUE_16BIT},
	{0x32A4, 0x0000, AR0544_REG_VALUE_16BIT},
	{0x4600, 0x0333, AR0544_REG_VALUE_16BIT},
	{0x4602, 0x201C, AR0544_REG_VALUE_16BIT},
	{0x4604, 0x0B0B, AR0544_REG_VALUE_16BIT},
	{0x4606, 0x0009, AR0544_REG_VALUE_16BIT},
	{0x4000, 0x011A, AR0544_REG_VALUE_16BIT},
	{0x4002, 0x2028, AR0544_REG_VALUE_16BIT},
	{0x4004, 0x42FF, AR0544_REG_VALUE_16BIT},
	{0x4006, 0xFFFF, AR0544_REG_VALUE_16BIT},
	{0x4008, 0x1300, AR0544_REG_VALUE_16BIT},
	{0x400A, 0x9FB7, AR0544_REG_VALUE_16BIT},
	{0x400C, 0xF000, AR0544_REG_VALUE_16BIT},
	{0x400E, 0x9192, AR0544_REG_VALUE_16BIT},
	{0x4010, 0xF006, AR0544_REG_VALUE_16BIT},
	{0x4012, 0x1300, AR0544_REG_VALUE_16BIT},
	{0x4014, 0xF012, AR0544_REG_VALUE_16BIT},
	{0x4016, 0x9FF0, AR0544_REG_VALUE_16BIT},
	{0x4018, 0x0EB7, AR0544_REG_VALUE_16BIT},
	{0x401A, 0x0810, AR0544_REG_VALUE_16BIT},
	{0x401C, 0x0225, AR0544_REG_VALUE_16BIT},
	{0x401E, 0x108F, AR0544_REG_VALUE_16BIT},
	{0x4020, 0x3003, AR0544_REG_VALUE_16BIT},
	{0x4022, 0x97F0, AR0544_REG_VALUE_16BIT},
	{0x4024, 0x0030, AR0544_REG_VALUE_16BIT},
	{0x4026, 0xD8F0, AR0544_REG_VALUE_16BIT},
	{0x4028, 0x059A, AR0544_REG_VALUE_16BIT},
	{0x402A, 0xF001, AR0544_REG_VALUE_16BIT},
	{0x402C, 0x99F0, AR0544_REG_VALUE_16BIT},
	{0x402E, 0x0085, AR0544_REG_VALUE_16BIT},
	{0x4030, 0xF003, AR0544_REG_VALUE_16BIT},
	{0x4032, 0x8B89, AR0544_REG_VALUE_16BIT},
	{0x4034, 0xF001, AR0544_REG_VALUE_16BIT},
	{0x4036, 0x30C0, AR0544_REG_VALUE_16BIT},
	{0x4038, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x403A, 0x9C82, AR0544_REG_VALUE_16BIT},
	{0x403C, 0x3018, AR0544_REG_VALUE_16BIT},
	{0x403E, 0x8BB1, AR0544_REG_VALUE_16BIT},
	{0x4040, 0xB6F0, AR0544_REG_VALUE_16BIT},
	{0x4042, 0x0121, AR0544_REG_VALUE_16BIT},
	{0x4044, 0x58F0, AR0544_REG_VALUE_16BIT},
	{0x4046, 0x0A99, AR0544_REG_VALUE_16BIT},
	{0x4048, 0xF001, AR0544_REG_VALUE_16BIT},
	{0x404A, 0x98F0, AR0544_REG_VALUE_16BIT},
	{0x404C, 0x00A2, AR0544_REG_VALUE_16BIT},
	{0x404E, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x4050, 0xA296, AR0544_REG_VALUE_16BIT},
	{0x4052, 0xB4F0, AR0544_REG_VALUE_16BIT},
	{0x4054, 0x009D, AR0544_REG_VALUE_16BIT},
	{0x4056, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x4058, 0xA1F0, AR0544_REG_VALUE_16BIT},
	{0x405A, 0x18A1, AR0544_REG_VALUE_16BIT},
	{0x405C, 0xF003, AR0544_REG_VALUE_16BIT},
	{0x405E, 0x9D8B, AR0544_REG_VALUE_16BIT},
	{0x4060, 0x1009, AR0544_REG_VALUE_16BIT},
	{0x4062, 0x83F0, AR0544_REG_VALUE_16BIT},
	{0x4064, 0x0088, AR0544_REG_VALUE_16BIT},
	{0x4066, 0xF001, AR0544_REG_VALUE_16BIT},
	{0x4068, 0x3600, AR0544_REG_VALUE_16BIT},
	{0x406A, 0xF001, AR0544_REG_VALUE_16BIT},
	{0x406C, 0x9088, AR0544_REG_VALUE_16BIT},
	{0x406E, 0xF003, AR0544_REG_VALUE_16BIT},
	{0x4070, 0x3600, AR0544_REG_VALUE_16BIT},
	{0x4072, 0x83F0, AR0544_REG_VALUE_16BIT},
	{0x4074, 0x0D8B, AR0544_REG_VALUE_16BIT},
	{0x4076, 0xF00E, AR0544_REG_VALUE_16BIT},
	{0x4078, 0xA3F0, AR0544_REG_VALUE_16BIT},
	{0x407A, 0x02A3, AR0544_REG_VALUE_16BIT},
	{0x407C, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x407E, 0x9DF0, AR0544_REG_VALUE_16BIT},
	{0x4080, 0x03A1, AR0544_REG_VALUE_16BIT},
	{0x4082, 0xF018, AR0544_REG_VALUE_16BIT},
	{0x4084, 0xA1F0, AR0544_REG_VALUE_16BIT},
	{0x4086, 0x3621, AR0544_REG_VALUE_16BIT},
	{0x4088, 0xED40, AR0544_REG_VALUE_16BIT},
	{0x408A, 0xD21F, AR0544_REG_VALUE_16BIT},
	{0x408C, 0xF6F0, AR0544_REG_VALUE_16BIT},
	{0x408E, 0x0030, AR0544_REG_VALUE_16BIT},
	{0x4090, 0x03F0, AR0544_REG_VALUE_16BIT},
	{0x4092, 0x0084, AR0544_REG_VALUE_16BIT},
	{0x4094, 0x8BF0, AR0544_REG_VALUE_16BIT},
	{0x4096, 0x0486, AR0544_REG_VALUE_16BIT},
	{0x4098, 0xF000, AR0544_REG_VALUE_16BIT},
	{0x409A, 0x86F0, AR0544_REG_VALUE_16BIT},
	{0x409C, 0x0380, AR0544_REG_VALUE_16BIT},
	{0x409E, 0x8082, AR0544_REG_VALUE_16BIT},
	{0x40A0, 0x0288, AR0544_REG_VALUE_16BIT},
	{0x40A2, 0x30C0, AR0544_REG_VALUE_16BIT},
	{0x40A4, 0x3600, AR0544_REG_VALUE_16BIT},
	{0x40A6, 0xF00C, AR0544_REG_VALUE_16BIT},
	{0x40A8, 0x3600, AR0544_REG_VALUE_16BIT},
	{0x40AA, 0x30C0, AR0544_REG_VALUE_16BIT},
	{0x40AC, 0x0288, AR0544_REG_VALUE_16BIT},
	{0x40AE, 0x8280, AR0544_REG_VALUE_16BIT},
	{0x40B0, 0x8082, AR0544_REG_VALUE_16BIT},
	{0x40B2, 0x0288, AR0544_REG_VALUE_16BIT},
	{0x40B4, 0x30C0, AR0544_REG_VALUE_16BIT},
	{0x40B6, 0x3600, AR0544_REG_VALUE_16BIT},
	{0x40B8, 0xF00C, AR0544_REG_VALUE_16BIT},
	{0x40BA, 0x3600, AR0544_REG_VALUE_16BIT},
	{0x40BC, 0x30C0, AR0544_REG_VALUE_16BIT},
	{0x40BE, 0x0288, AR0544_REG_VALUE_16BIT},
	{0x40C0, 0x8280, AR0544_REG_VALUE_16BIT},
	{0x40C2, 0xF223, AR0544_REG_VALUE_16BIT},
	{0x40C4, 0x1300, AR0544_REG_VALUE_16BIT},
	{0x40C6, 0x9FB7, AR0544_REG_VALUE_16BIT},
	{0x40C8, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x40CA, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x40CC, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x40CE, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x40D0, 0xF000, AR0544_REG_VALUE_16BIT},
	{0x40D2, 0x0401, AR0544_REG_VALUE_16BIT},
	{0x40D4, 0xF001, AR0544_REG_VALUE_16BIT},
	{0x40D6, 0x82F0, AR0544_REG_VALUE_16BIT},
	{0x40D8, 0x0283, AR0544_REG_VALUE_16BIT},
	{0x40DA, 0x85F0, AR0544_REG_VALUE_16BIT},
	{0x40DC, 0x0E85, AR0544_REG_VALUE_16BIT},
	{0x40DE, 0x87F0, AR0544_REG_VALUE_16BIT},
	{0x40E0, 0x2587, AR0544_REG_VALUE_16BIT},
	{0x40E2, 0xF11D, AR0544_REG_VALUE_16BIT},
	{0x40E4, 0x88F0, AR0544_REG_VALUE_16BIT},
	{0x40E6, 0x0288, AR0544_REG_VALUE_16BIT},
	{0x40E8, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x40EA, 0x0048, AR0544_REG_VALUE_16BIT},
	{0x40EC, 0xF001, AR0544_REG_VALUE_16BIT},
	{0x40EE, 0x86F0, AR0544_REG_VALUE_16BIT},
	{0x40F0, 0x0282, AR0544_REG_VALUE_16BIT},
	{0x40F2, 0xF011, AR0544_REG_VALUE_16BIT},
	{0x40F4, 0x8AF0, AR0544_REG_VALUE_16BIT},
	{0x40F6, 0x1180, AR0544_REG_VALUE_16BIT},
	{0x40F8, 0xF022, AR0544_REG_VALUE_16BIT},
	{0x40FA, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x40FC, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x40FE, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4100, 0xF000, AR0544_REG_VALUE_16BIT},
	{0x4102, 0x0401, AR0544_REG_VALUE_16BIT},
	{0x4104, 0xF00F, AR0544_REG_VALUE_16BIT},
	{0x4106, 0x020C, AR0544_REG_VALUE_16BIT},
	{0x4108, 0xF00F, AR0544_REG_VALUE_16BIT},
	{0x410A, 0x87F0, AR0544_REG_VALUE_16BIT},
	{0x410C, 0x0287, AR0544_REG_VALUE_16BIT},
	{0x410E, 0xF045, AR0544_REG_VALUE_16BIT},
	{0x4110, 0xE839, AR0544_REG_VALUE_16BIT},
	{0x4112, 0x20F0, AR0544_REG_VALUE_16BIT},
	{0x4114, 0x0434, AR0544_REG_VALUE_16BIT},
	{0x4116, 0x9032, AR0544_REG_VALUE_16BIT},
	{0x4118, 0x48F0, AR0544_REG_VALUE_16BIT},
	{0x411A, 0x0039, AR0544_REG_VALUE_16BIT},
	{0x411C, 0x20F0, AR0544_REG_VALUE_16BIT},
	{0x411E, 0x0939, AR0544_REG_VALUE_16BIT},
	{0x4120, 0x20F0, AR0544_REG_VALUE_16BIT},
	{0x4122, 0x0032, AR0544_REG_VALUE_16BIT},
	{0x4124, 0x4834, AR0544_REG_VALUE_16BIT},
	{0x4126, 0x90F0, AR0544_REG_VALUE_16BIT},
	{0x4128, 0x04C1, AR0544_REG_VALUE_16BIT},
	{0x412A, 0x13F0, AR0544_REG_VALUE_16BIT},
	{0x412C, 0x0239, AR0544_REG_VALUE_16BIT},
	{0x412E, 0x20F0, AR0544_REG_VALUE_16BIT},
	{0x4130, 0x02B0, AR0544_REG_VALUE_16BIT},
	{0x4132, 0x0208, AR0544_REG_VALUE_16BIT},
	{0x4134, 0xF07D, AR0544_REG_VALUE_16BIT},
	{0x4136, 0xB0F0, AR0544_REG_VALUE_16BIT},
	{0x4138, 0x14E9, AR0544_REG_VALUE_16BIT},
	{0x413A, 0x0405, AR0544_REG_VALUE_16BIT},
	{0x413C, 0xF08C, AR0544_REG_VALUE_16BIT},
	{0x413E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4140, 0xF047, AR0544_REG_VALUE_16BIT},
	{0x4142, 0x9192, AR0544_REG_VALUE_16BIT},
	{0x4144, 0xF023, AR0544_REG_VALUE_16BIT},
	{0x4146, 0x0810, AR0544_REG_VALUE_16BIT},
	{0x4148, 0x0225, AR0544_REG_VALUE_16BIT},
	{0x414A, 0x108F, AR0544_REG_VALUE_16BIT},
	{0x414C, 0x3003, AR0544_REG_VALUE_16BIT},
	{0x414E, 0x97F0, AR0544_REG_VALUE_16BIT},
	{0x4150, 0x0030, AR0544_REG_VALUE_16BIT},
	{0x4152, 0xD8F0, AR0544_REG_VALUE_16BIT},
	{0x4154, 0x059A, AR0544_REG_VALUE_16BIT},
	{0x4156, 0xF001, AR0544_REG_VALUE_16BIT},
	{0x4158, 0x99F0, AR0544_REG_VALUE_16BIT},
	{0x415A, 0x0085, AR0544_REG_VALUE_16BIT},
	{0x415C, 0xF003, AR0544_REG_VALUE_16BIT},
	{0x415E, 0x8B89, AR0544_REG_VALUE_16BIT},
	{0x4160, 0xF001, AR0544_REG_VALUE_16BIT},
	{0x4162, 0x30C0, AR0544_REG_VALUE_16BIT},
	{0x4164, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x4166, 0x9C82, AR0544_REG_VALUE_16BIT},
	{0x4168, 0x3018, AR0544_REG_VALUE_16BIT},
	{0x416A, 0x8BB1, AR0544_REG_VALUE_16BIT},
	{0x416C, 0xB6F0, AR0544_REG_VALUE_16BIT},
	{0x416E, 0x0121, AR0544_REG_VALUE_16BIT},
	{0x4170, 0x58F0, AR0544_REG_VALUE_16BIT},
	{0x4172, 0x0A99, AR0544_REG_VALUE_16BIT},
	{0x4174, 0xF001, AR0544_REG_VALUE_16BIT},
	{0x4176, 0x98F0, AR0544_REG_VALUE_16BIT},
	{0x4178, 0x00A2, AR0544_REG_VALUE_16BIT},
	{0x417A, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x417C, 0xA296, AR0544_REG_VALUE_16BIT},
	{0x417E, 0xB4F0, AR0544_REG_VALUE_16BIT},
	{0x4180, 0x009D, AR0544_REG_VALUE_16BIT},
	{0x4182, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x4184, 0xA1F0, AR0544_REG_VALUE_16BIT},
	{0x4186, 0x18A1, AR0544_REG_VALUE_16BIT},
	{0x4188, 0xF003, AR0544_REG_VALUE_16BIT},
	{0x418A, 0x9D8B, AR0544_REG_VALUE_16BIT},
	{0x418C, 0x1009, AR0544_REG_VALUE_16BIT},
	{0x418E, 0x83F0, AR0544_REG_VALUE_16BIT},
	{0x4190, 0x0088, AR0544_REG_VALUE_16BIT},
	{0x4192, 0xF001, AR0544_REG_VALUE_16BIT},
	{0x4194, 0x3600, AR0544_REG_VALUE_16BIT},
	{0x4196, 0xF001, AR0544_REG_VALUE_16BIT},
	{0x4198, 0x9088, AR0544_REG_VALUE_16BIT},
	{0x419A, 0xF003, AR0544_REG_VALUE_16BIT},
	{0x419C, 0x3600, AR0544_REG_VALUE_16BIT},
	{0x419E, 0x83F0, AR0544_REG_VALUE_16BIT},
	{0x41A0, 0x0D8B, AR0544_REG_VALUE_16BIT},
	{0x41A2, 0xF00E, AR0544_REG_VALUE_16BIT},
	{0x41A4, 0xA3F0, AR0544_REG_VALUE_16BIT},
	{0x41A6, 0x02A3, AR0544_REG_VALUE_16BIT},
	{0x41A8, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x41AA, 0x9DF0, AR0544_REG_VALUE_16BIT},
	{0x41AC, 0x03A1, AR0544_REG_VALUE_16BIT},
	{0x41AE, 0xF018, AR0544_REG_VALUE_16BIT},
	{0x41B0, 0xA1F0, AR0544_REG_VALUE_16BIT},
	{0x41B2, 0x3621, AR0544_REG_VALUE_16BIT},
	{0x41B4, 0xED40, AR0544_REG_VALUE_16BIT},
	{0x41B6, 0xD21F, AR0544_REG_VALUE_16BIT},
	{0x41B8, 0xF684, AR0544_REG_VALUE_16BIT},
	{0x41BA, 0x3003, AR0544_REG_VALUE_16BIT},
	{0x41BC, 0x0840, AR0544_REG_VALUE_16BIT},
	{0x41BE, 0xF000, AR0544_REG_VALUE_16BIT},
	{0x41C0, 0x0041, AR0544_REG_VALUE_16BIT},
	{0x41C2, 0x8082, AR0544_REG_VALUE_16BIT},
	{0x41C4, 0x0208, AR0544_REG_VALUE_16BIT},
	{0x41C6, 0x8736, AR0544_REG_VALUE_16BIT},
	{0x41C8, 0xC0F0, AR0544_REG_VALUE_16BIT},
	{0x41CA, 0x0636, AR0544_REG_VALUE_16BIT},
	{0x41CC, 0xC087, AR0544_REG_VALUE_16BIT},
	{0x41CE, 0x0208, AR0544_REG_VALUE_16BIT},
	{0x41D0, 0x8280, AR0544_REG_VALUE_16BIT},
	{0x41D2, 0x8082, AR0544_REG_VALUE_16BIT},
	{0x41D4, 0x0208, AR0544_REG_VALUE_16BIT},
	{0x41D6, 0x8736, AR0544_REG_VALUE_16BIT},
	{0x41D8, 0xC0F0, AR0544_REG_VALUE_16BIT},
	{0x41DA, 0x0636, AR0544_REG_VALUE_16BIT},
	{0x41DC, 0xC087, AR0544_REG_VALUE_16BIT},
	{0x41DE, 0x0208, AR0544_REG_VALUE_16BIT},
	{0x41E0, 0x8280, AR0544_REG_VALUE_16BIT},
	{0x41E2, 0x8082, AR0544_REG_VALUE_16BIT},
	{0x41E4, 0x0208, AR0544_REG_VALUE_16BIT},
	{0x41E6, 0x8736, AR0544_REG_VALUE_16BIT},
	{0x41E8, 0xC0F0, AR0544_REG_VALUE_16BIT},
	{0x41EA, 0x0636, AR0544_REG_VALUE_16BIT},
	{0x41EC, 0xC087, AR0544_REG_VALUE_16BIT},
	{0x41EE, 0x0208, AR0544_REG_VALUE_16BIT},
	{0x41F0, 0x8280, AR0544_REG_VALUE_16BIT},
	{0x41F2, 0x8082, AR0544_REG_VALUE_16BIT},
	{0x41F4, 0x0208, AR0544_REG_VALUE_16BIT},
	{0x41F6, 0x8736, AR0544_REG_VALUE_16BIT},
	{0x41F8, 0xC0F0, AR0544_REG_VALUE_16BIT},
	{0x41FA, 0x0636, AR0544_REG_VALUE_16BIT},
	{0x41FC, 0xC087, AR0544_REG_VALUE_16BIT},
	{0x41FE, 0x0208, AR0544_REG_VALUE_16BIT},
	{0x4200, 0x8280, AR0544_REG_VALUE_16BIT},
	{0x4202, 0xF1D5, AR0544_REG_VALUE_16BIT},
	{0x4204, 0x9FF0, AR0544_REG_VALUE_16BIT},
	{0x4206, 0x0313, AR0544_REG_VALUE_16BIT},
	{0x4208, 0x00F0, AR0544_REG_VALUE_16BIT},
	{0x420A, 0x04B7, AR0544_REG_VALUE_16BIT},
	{0x420C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x420E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4210, 0xF00B, AR0544_REG_VALUE_16BIT},
	{0x4212, 0x9192, AR0544_REG_VALUE_16BIT},
	{0x4214, 0xF000, AR0544_REG_VALUE_16BIT},
	{0x4216, 0x80F0, AR0544_REG_VALUE_16BIT},
	{0x4218, 0x230A, AR0544_REG_VALUE_16BIT},
	{0x421A, 0x3410, AR0544_REG_VALUE_16BIT},
	{0x421C, 0x8F30, AR0544_REG_VALUE_16BIT},
	{0x421E, 0x03B2, AR0544_REG_VALUE_16BIT},
	{0x4220, 0xF000, AR0544_REG_VALUE_16BIT},
	{0x4222, 0x30C0, AR0544_REG_VALUE_16BIT},
	{0x4224, 0x3018, AR0544_REG_VALUE_16BIT},
	{0x4226, 0x97B5, AR0544_REG_VALUE_16BIT},
	{0x4228, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x422A, 0x9AF0, AR0544_REG_VALUE_16BIT},
	{0x422C, 0x0099, AR0544_REG_VALUE_16BIT},
	{0x422E, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x4230, 0x3018, AR0544_REG_VALUE_16BIT},
	{0x4232, 0x8530, AR0544_REG_VALUE_16BIT},
	{0x4234, 0xC09E, AR0544_REG_VALUE_16BIT},
	{0x4236, 0x4042, AR0544_REG_VALUE_16BIT},
	{0x4238, 0x2018, AR0544_REG_VALUE_16BIT},
	{0x423A, 0x8941, AR0544_REG_VALUE_16BIT},
	{0x423C, 0x0482, AR0544_REG_VALUE_16BIT},
	{0x423E, 0xA0F0, AR0544_REG_VALUE_16BIT},
	{0x4240, 0x019C, AR0544_REG_VALUE_16BIT},
	{0x4242, 0xF00B, AR0544_REG_VALUE_16BIT},
	{0x4244, 0x99F0, AR0544_REG_VALUE_16BIT},
	{0x4246, 0x0198, AR0544_REG_VALUE_16BIT},
	{0x4248, 0xF000, AR0544_REG_VALUE_16BIT},
	{0x424A, 0xA296, AR0544_REG_VALUE_16BIT},
	{0x424C, 0xF000, AR0544_REG_VALUE_16BIT},
	{0x424E, 0xB4A2, AR0544_REG_VALUE_16BIT},
	{0x4250, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x4252, 0x9DF0, AR0544_REG_VALUE_16BIT},
	{0x4254, 0x02A1, AR0544_REG_VALUE_16BIT},
	{0x4256, 0xF01D, AR0544_REG_VALUE_16BIT},
	{0x4258, 0x8BA1, AR0544_REG_VALUE_16BIT},
	{0x425A, 0x1009, AR0544_REG_VALUE_16BIT},
	{0x425C, 0x83F0, AR0544_REG_VALUE_16BIT},
	{0x425E, 0x0036, AR0544_REG_VALUE_16BIT},
	{0x4260, 0x00F0, AR0544_REG_VALUE_16BIT},
	{0x4262, 0x009D, AR0544_REG_VALUE_16BIT},
	{0x4264, 0x88F0, AR0544_REG_VALUE_16BIT},
	{0x4266, 0x0588, AR0544_REG_VALUE_16BIT},
	{0x4268, 0xF000, AR0544_REG_VALUE_16BIT},
	{0x426A, 0x3600, AR0544_REG_VALUE_16BIT},
	{0x426C, 0x9083, AR0544_REG_VALUE_16BIT},
	{0x426E, 0xF014, AR0544_REG_VALUE_16BIT},
	{0x4270, 0x8BF0, AR0544_REG_VALUE_16BIT},
	{0x4272, 0x61A3, AR0544_REG_VALUE_16BIT},
	{0x4274, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x4276, 0xA3F0, AR0544_REG_VALUE_16BIT},
	{0x4278, 0x029D, AR0544_REG_VALUE_16BIT},
	{0x427A, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x427C, 0xA1F0, AR0544_REG_VALUE_16BIT},
	{0x427E, 0x18A1, AR0544_REG_VALUE_16BIT},
	{0x4280, 0xF035, AR0544_REG_VALUE_16BIT},
	{0x4282, 0x9D41, AR0544_REG_VALUE_16BIT},
	{0x4284, 0x10B9, AR0544_REG_VALUE_16BIT},
	{0x4286, 0xF003, AR0544_REG_VALUE_16BIT},
	{0x4288, 0xB2F0, AR0544_REG_VALUE_16BIT},
	{0x428A, 0x098B, AR0544_REG_VALUE_16BIT},
	{0x428C, 0x9184, AR0544_REG_VALUE_16BIT},
	{0x428E, 0x8EF0, AR0544_REG_VALUE_16BIT},
	{0x4290, 0x38A6, AR0544_REG_VALUE_16BIT},
	{0x4292, 0x848E, AR0544_REG_VALUE_16BIT},
	{0x4294, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x4296, 0x0202, AR0544_REG_VALUE_16BIT},
	{0x4298, 0xF003, AR0544_REG_VALUE_16BIT},
	{0x429A, 0x91F0, AR0544_REG_VALUE_16BIT},
	{0x429C, 0x0FB2, AR0544_REG_VALUE_16BIT},
	{0x429E, 0xF000, AR0544_REG_VALUE_16BIT},
	{0x42A0, 0x83F0, AR0544_REG_VALUE_16BIT},
	{0x42A2, 0x0036, AR0544_REG_VALUE_16BIT},
	{0x42A4, 0x00B8, AR0544_REG_VALUE_16BIT},
	{0x42A6, 0xF008, AR0544_REG_VALUE_16BIT},
	{0x42A8, 0x3600, AR0544_REG_VALUE_16BIT},
	{0x42AA, 0xF001, AR0544_REG_VALUE_16BIT},
	{0x42AC, 0x839C, AR0544_REG_VALUE_16BIT},
	{0x42AE, 0xF005, AR0544_REG_VALUE_16BIT},
	{0x42B0, 0x9CF0, AR0544_REG_VALUE_16BIT},
	{0x42B2, 0x0D8B, AR0544_REG_VALUE_16BIT},
	{0x42B4, 0xF004, AR0544_REG_VALUE_16BIT},
	{0x42B6, 0x3018, AR0544_REG_VALUE_16BIT},
	{0x42B8, 0xA3F0, AR0544_REG_VALUE_16BIT},
	{0x42BA, 0x02A3, AR0544_REG_VALUE_16BIT},
	{0x42BC, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x42BE, 0x9DF0, AR0544_REG_VALUE_16BIT},
	{0x42C0, 0x27B9, AR0544_REG_VALUE_16BIT},
	{0x42C2, 0xF029, AR0544_REG_VALUE_16BIT},
	{0x42C4, 0x3018, AR0544_REG_VALUE_16BIT},
	{0x42C6, 0x9DF0, AR0544_REG_VALUE_16BIT},
	{0x42C8, 0x0282, AR0544_REG_VALUE_16BIT},
	{0x42CA, 0xF003, AR0544_REG_VALUE_16BIT},
	{0x42CC, 0x30C0, AR0544_REG_VALUE_16BIT},
	{0x42CE, 0xF00E, AR0544_REG_VALUE_16BIT},
	{0x42D0, 0x30C0, AR0544_REG_VALUE_16BIT},
	{0x42D2, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x42D4, 0x82F0, AR0544_REG_VALUE_16BIT},
	{0x42D6, 0x0990, AR0544_REG_VALUE_16BIT},
	{0x42D8, 0xF003, AR0544_REG_VALUE_16BIT},
	{0x42DA, 0x8C8F, AR0544_REG_VALUE_16BIT},
	{0x42DC, 0xF02D, AR0544_REG_VALUE_16BIT},
	{0x42DE, 0x3018, AR0544_REG_VALUE_16BIT},
	{0x42E0, 0xA2F0, AR0544_REG_VALUE_16BIT},
	{0x42E2, 0x02A2, AR0544_REG_VALUE_16BIT},
	{0x42E4, 0xF002, AR0544_REG_VALUE_16BIT},
	{0x42E6, 0x9DF0, AR0544_REG_VALUE_16BIT},
	{0x42E8, 0x289D, AR0544_REG_VALUE_16BIT},
	{0x42EA, 0xF007, AR0544_REG_VALUE_16BIT},
	{0x42EC, 0x3018, AR0544_REG_VALUE_16BIT},
	{0x42EE, 0x89B5, AR0544_REG_VALUE_16BIT},
	{0x42F0, 0xF000, AR0544_REG_VALUE_16BIT},
	{0x42F2, 0x8BF0, AR0544_REG_VALUE_16BIT},
	{0x42F4, 0x0097, AR0544_REG_VALUE_16BIT},
	{0x42F6, 0xF000, AR0544_REG_VALUE_16BIT},
	{0x42F8, 0x17A6, AR0544_REG_VALUE_16BIT},
	{0x42FA, 0x21CD, AR0544_REG_VALUE_16BIT},
	{0x42FC, 0x40C2, AR0544_REG_VALUE_16BIT},
	{0x42FE, 0x1049, AR0544_REG_VALUE_16BIT},
	{0x4300, 0xF000, AR0544_REG_VALUE_16BIT},
	{0x4302, 0x3007, AR0544_REG_VALUE_16BIT},
	{0x4304, 0x84F0, AR0544_REG_VALUE_16BIT},
	{0x4306, 0x0680, AR0544_REG_VALUE_16BIT},
	{0x4308, 0xF00E, AR0544_REG_VALUE_16BIT},
	{0x430A, 0x86F0, AR0544_REG_VALUE_16BIT},
	{0x430C, 0x0086, AR0544_REG_VALUE_16BIT},
	{0x430E, 0xF008, AR0544_REG_VALUE_16BIT},
	{0x4310, 0x8082, AR0544_REG_VALUE_16BIT},
	{0x4312, 0x0088, AR0544_REG_VALUE_16BIT},
	{0x4314, 0x30C0, AR0544_REG_VALUE_16BIT},
	{0x4316, 0x3600, AR0544_REG_VALUE_16BIT},
	{0x4318, 0xF00B, AR0544_REG_VALUE_16BIT},
	{0x431A, 0x36C0, AR0544_REG_VALUE_16BIT},
	{0x431C, 0x8783, AR0544_REG_VALUE_16BIT},
	{0x431E, 0x0005, AR0544_REG_VALUE_16BIT},
	{0x4320, 0x80F0, AR0544_REG_VALUE_16BIT},
	{0x4322, 0x0082, AR0544_REG_VALUE_16BIT},
	{0x4324, 0x0088, AR0544_REG_VALUE_16BIT},
	{0x4326, 0x30C0, AR0544_REG_VALUE_16BIT},
	{0x4328, 0x3600, AR0544_REG_VALUE_16BIT},
	{0x432A, 0xF00A, AR0544_REG_VALUE_16BIT},
	{0x432C, 0x30C0, AR0544_REG_VALUE_16BIT},
	{0x432E, 0x3600, AR0544_REG_VALUE_16BIT},
	{0x4330, 0x8783, AR0544_REG_VALUE_16BIT},
	{0x4332, 0x8280, AR0544_REG_VALUE_16BIT},
	{0x4334, 0xF3C1, AR0544_REG_VALUE_16BIT},
	{0x4336, 0x1300, AR0544_REG_VALUE_16BIT},
	{0x4338, 0xF000, AR0544_REG_VALUE_16BIT},
	{0x433A, 0xB8B7, AR0544_REG_VALUE_16BIT},
	{0x433C, 0x9FF0, AR0544_REG_VALUE_16BIT},
	{0x433E, 0x0081, AR0544_REG_VALUE_16BIT},
	{0x4340, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4342, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4344, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4346, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4348, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x434A, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x434C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x434E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4350, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4352, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4354, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4356, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4358, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x435A, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x435C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x435E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4360, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4362, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4364, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4366, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4368, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x436A, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x436C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x436E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4370, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4372, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4374, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4376, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4378, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x437A, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x437C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x437E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4380, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4382, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4384, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4386, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4388, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x438A, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x438C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x438E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4390, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4392, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4394, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4396, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4398, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x439A, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x439C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x439E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43A0, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43A2, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43A4, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43A6, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43A8, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43AA, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43AC, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43AE, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43B0, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43B2, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43B4, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43B6, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43B8, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43BA, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43BC, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43BE, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43C0, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43C2, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43C4, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43C6, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43C8, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43CA, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43CC, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43CE, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43D0, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43D2, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43D4, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43D6, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43D8, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43DA, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43DC, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43DE, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43E0, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43E2, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43E4, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43E6, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43E8, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43EA, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43EC, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43EE, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43F0, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43F2, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43F4, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43F6, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43F8, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43FA, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43FC, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x43FE, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4400, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4402, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4404, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4406, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4408, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x440A, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x440C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x440E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4410, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4412, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4414, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4416, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4418, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x441A, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x441C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x441E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4420, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4422, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4424, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4426, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4428, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x442A, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x442C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x442E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4430, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4432, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4434, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4436, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4438, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x443A, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x443C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x443E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4440, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4442, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4444, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4446, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4448, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x444A, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x444C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x444E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4450, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4452, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4454, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4456, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4458, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x445A, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x445C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x445E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4460, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4462, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4464, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4466, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4468, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x446A, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x446C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x446E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4470, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4472, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4474, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4476, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4478, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x447A, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x447C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x447E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4480, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4482, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4484, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4486, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4488, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x448A, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x448C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x448E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4490, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4492, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4494, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4496, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x4498, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x449A, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x449C, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x449E, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x44A0, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x44A2, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x44A4, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x44A6, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x44A8, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x44AA, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x44AC, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x44AE, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x44B0, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x44B2, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x44B4, 0xE0E0, AR0544_REG_VALUE_16BIT},
	{0x5500, 0x0000, AR0544_REG_VALUE_16BIT},
	{0x5502, 0x0001, AR0544_REG_VALUE_16BIT},
	{0x5504, 0x0002, AR0544_REG_VALUE_16BIT},
	{0x5506, 0x0006, AR0544_REG_VALUE_16BIT},
	{0x5508, 0x0008, AR0544_REG_VALUE_16BIT},
	{0x550A, 0x0010, AR0544_REG_VALUE_16BIT},
	{0x550C, 0x0011, AR0544_REG_VALUE_16BIT},
	{0x550E, 0x0012, AR0544_REG_VALUE_16BIT},
	{0x5510, 0x0018, AR0544_REG_VALUE_16BIT},
	{0x5512, 0x0019, AR0544_REG_VALUE_16BIT},
	{0x5514, 0x0020, AR0544_REG_VALUE_16BIT},
	{0x5516, 0x0021, AR0544_REG_VALUE_16BIT},
	{0x5518, 0x0027, AR0544_REG_VALUE_16BIT},
	{0x551A, 0x002E, AR0544_REG_VALUE_16BIT},
	{0x551C, 0x002F, AR0544_REG_VALUE_16BIT},
	{0x551E, 0x0030, AR0544_REG_VALUE_16BIT},
	{0x5430, 0x0100, AR0544_REG_VALUE_16BIT},
	{0x5432, 0x3108, AR0544_REG_VALUE_16BIT},
	{0x5434, 0x010F, AR0544_REG_VALUE_16BIT},
	{0x5436, 0x4100, AR0544_REG_VALUE_16BIT},
	{0x5438, 0x510E, AR0544_REG_VALUE_16BIT},
	{0x543A, 0x8101, AR0544_REG_VALUE_16BIT},
	{0x543C, 0xA10A, AR0544_REG_VALUE_16BIT},
	{0x543E, 0xC108, AR0544_REG_VALUE_16BIT},
	{0x5440, 0xF10B, AR0544_REG_VALUE_16BIT},
	{0x5442, 0xD107, AR0544_REG_VALUE_16BIT},
	{0x5444, 0xF15A, AR0544_REG_VALUE_16BIT},
	{0x5446, 0xF1E9, AR0544_REG_VALUE_16BIT},
	{0x5448, 0xF2B3, AR0544_REG_VALUE_16BIT},
	{0x544A, 0xF3D1, AR0544_REG_VALUE_16BIT},
	{0x544C, 0xF564, AR0544_REG_VALUE_16BIT},
	{0x544E, 0xF79D, AR0544_REG_VALUE_16BIT},
	{0x5450, 0xFAC1, AR0544_REG_VALUE_16BIT},
	{0x5452, 0xFF32, AR0544_REG_VALUE_16BIT},
	{0x5454, 0xFFFA, AR0544_REG_VALUE_16BIT},
	{0x5456, 0x5557, AR0544_REG_VALUE_16BIT},
	{0x5458, 0x0005, AR0544_REG_VALUE_16BIT},
	{0x545A, 0xA550, AR0544_REG_VALUE_16BIT},
	{0x545C, 0xAAAA, AR0544_REG_VALUE_16BIT},
	{0x545E, 0x000A, AR0544_REG_VALUE_16BIT},
	{0x54A0, 0x0000, AR0544_REG_VALUE_16BIT},
	{0x54A2, 0x0B8B, AR0544_REG_VALUE_16BIT},
	{0x54A4, 0x0B8B, AR0544_REG_VALUE_16BIT},
	{0x54A6, 0x0B8B, AR0544_REG_VALUE_16BIT},
	{0x54D8, 0x0000, AR0544_REG_VALUE_16BIT},
	{0x54DA, 0x16E3, AR0544_REG_VALUE_16BIT},
	{0x54DC, 0x16E3, AR0544_REG_VALUE_16BIT},
	{0x54DE, 0x16E3, AR0544_REG_VALUE_16BIT},
	{0x3060, 0x0007, AR0544_REG_VALUE_16BIT},
	{0x36C0, 0x0001, AR0544_REG_VALUE_16BIT},
	{0x3040, 0x4010, AR0544_REG_VALUE_16BIT},
	{0x328E, 0x0004, AR0544_REG_VALUE_16BIT},
	{0x3340, 0x0C60, AR0544_REG_VALUE_16BIT},
	{0x3340, 0x1C60, AR0544_REG_VALUE_16BIT},
	{0x3040, 0x5010, AR0544_REG_VALUE_16BIT},
	{0x0104, 0x01, AR0544_REG_VALUE_08BIT},
	{0x0382, 0x0001, AR0544_REG_VALUE_16BIT},
	{0x0386, 0x0001, AR0544_REG_VALUE_16BIT},
	{0x0344, 0x0018, AR0544_REG_VALUE_16BIT},
	{0x0346, 0x0104, AR0544_REG_VALUE_16BIT},
	{0x0348, 0x0A17, AR0544_REG_VALUE_16BIT},
	{0x034A, 0x06A3, AR0544_REG_VALUE_16BIT},
	{0x034C, 0x0A00, AR0544_REG_VALUE_16BIT},
	{0x034E, 0x05A0, AR0544_REG_VALUE_16BIT},
	{0x0400, 0x0000, AR0544_REG_VALUE_16BIT},
	{0x0104, 0x00, AR0544_REG_VALUE_08BIT},
	{0x3F1A, 0x102B, AR0544_REG_VALUE_16BIT},
	{REG_NULL, 0x00},
};

static const s64 link_freq_menu_items[] = {
	MIPI_FREQ_400M,
	MIPI_FREQ_860M,
};

#define MIPI_FREQ_400M_INDEX 0
#define MIPI_FREQ_860M_INDEX 1
#define MIPI_FREQ_MAX_INDEX  2
/*
 * The width and height must be configured to be
 * the same as the current output resolution of the sensor.
 * The input width of the isp needs to be 16 aligned.
 * The input height of the isp needs to be 8 aligned.
 * If the width or height does not meet the alignment rules,
 * you can configure the cropping parameters with the following function to
 * crop out the appropriate resolution.
 * struct v4l2_subdev_pad_ops {
 *	.get_selection
 * }
 */
static const struct ar0544_mode supported_modes[] = {
	{
		.bus_fmt = MEDIA_BUS_FMT_SGRBG10_1X10,
		.width = 2560,
		.height = 1440,
		.max_fps = {
			.numerator = 10000,
			.denominator = 400000,
		},
		.exp_def = 0x0240,
		.hts_def = 0x0BE0,
		.vts_def = 0x07B8,
		.reg_list = ar0544_2560x1440_regs_40fps,
		.hdr_mode = NO_HDR,
		.mipi_freq = MIPI_FREQ_400M_INDEX,
		.mipi_rate = MIPI_FREQ_400M / 10 * 2 * AR0544_LANES,
		.vc[PAD0] = V4L2_MBUS_CSI2_CHANNEL_0,
	},
	{
		.bus_fmt = MEDIA_BUS_FMT_SGRBG10_1X10,
		.width = 2560,
		.height = 1440,
		.max_fps = {
			.numerator = 10000,
			.denominator = 300000,
		},
		.exp_def = 0x0240,
		.hts_def = 0x0BE0,
		.vts_def = 0x07B8,
		.reg_list = ar0544_2560x1440_regs,
		.hdr_mode = NO_HDR,
		.mipi_freq = MIPI_FREQ_400M_INDEX,
		.mipi_rate = MIPI_FREQ_400M / 10 * 2 * AR0544_LANES,
		.vc[PAD0] = V4L2_MBUS_CSI2_CHANNEL_0,
	},
	{
		.bus_fmt = MEDIA_BUS_FMT_SGRBG10_1X10,
		.width = 2560,
		.height = 1440,
		.max_fps = {
			.numerator = 10000,
			.denominator = 180000,
		},
		.exp_def = 0x0240,
		.hts_def = 0x0BE0,
		.vts_def = 0x0BC0,//0x0FB0,
		.reg_list = ar0544_regs_lihdr_2560x1440_2lane_18fps,
		.hdr_mode = HDR_X2,
		.mipi_freq = MIPI_FREQ_400M_INDEX,
		.mipi_rate = MIPI_FREQ_400M / 10 * 2 * AR0544_LANES,
		.vc[PAD1] = V4L2_MBUS_CSI2_CHANNEL_0,
		.vc[PAD3] = V4L2_MBUS_CSI2_CHANNEL_1,//M->csi wr0
	},
	{
		.bus_fmt = MEDIA_BUS_FMT_SGRBG10_1X10,
		.width = 2592,
		.height = 1944,
		.max_fps = {
			.numerator = 10000,
			.denominator = 300000,
		},
		.exp_def = 0x0240,
		.hts_def = 0x0BE0,
		.vts_def = 0x0FB0,
		.reg_list = ar0544_regs_lihdr_2592x1944_2lane_30fps,
		.hdr_mode = HDR_X2,
		.mipi_freq = MIPI_FREQ_860M_INDEX,
		.mipi_rate = MIPI_FREQ_860M / 10 * 2 * AR0544_LANES,
		.vc[PAD1] = V4L2_MBUS_CSI2_CHANNEL_0,
		.vc[PAD3] = V4L2_MBUS_CSI2_CHANNEL_1,//M->csi wr0
	},
	{
		.bus_fmt = MEDIA_BUS_FMT_SGRBG10_1X10,
		.width = 2560,
		.height = 1440,
		.max_fps = {
			.numerator = 10000,
			.denominator = 140000,
		},
		.exp_def = 0x0240,
		.hts_def = 0x0BE0,
		.vts_def = 0x0FB0,
		.reg_list = ar0544_regs_lihdr_2560x1440_2lane,
		.hdr_mode = HDR_X2,
		.mipi_freq = MIPI_FREQ_400M_INDEX,
		.mipi_rate = MIPI_FREQ_400M / 10 * 2 * AR0544_LANES,
		.vc[PAD1] = V4L2_MBUS_CSI2_CHANNEL_0,
		.vc[PAD3] = V4L2_MBUS_CSI2_CHANNEL_1,//M->csi wr0
	},
	{
		.bus_fmt = MEDIA_BUS_FMT_SGRBG10_1X10,
		.width = 2592,
		.height = 1944,
		.max_fps = {
				.numerator = 10000,
				.denominator = 300000,
		},
		.exp_def = 0x0240,
		.hts_def = 0x0BE0,
		.vts_def = 0x07B8,
		.reg_list = ar0544_global_regs,
		.hdr_mode = NO_HDR,
		.mipi_freq = MIPI_FREQ_400M_INDEX,
		.mipi_rate = MIPI_FREQ_400M / 10 * 2 * AR0544_LANES,
		.vc[PAD0] = V4L2_MBUS_CSI2_CHANNEL_0,
	},
};

static const u32 bus_code[] = {
	MEDIA_BUS_FMT_SGRBG10_1X10,
};

static const char * const ar0544_test_pattern_menu[] = {
	"Disabled",
	"Vertical Color Bar Type 1",
	"Vertical Color Bar Type 2",
	"Vertical Color Bar Type 3",
	"Vertical Color Bar Type 4"
};

static int __ar0544_power_on(struct ar0544 *ar0544);

/* Write registers up to 4 at a time */
static int ar0544_write_reg(struct i2c_client *client, u16 reg,
			    u32 len, u32 val)
{
	u32 buf_i, val_i;
	u8 buf[6];
	u8 *val_p;
	__be32 val_be;
	int tmp = 0;
	int ret = -1;

	if (len > 4)
		return -EINVAL;

	buf[0] = reg >> 8;
	buf[1] = reg & 0xff;

	val_be = cpu_to_be32(val);
	val_p = (u8 *)&val_be;
	buf_i = 2;
	val_i = 4 - len;

	while (val_i < 4)
		buf[buf_i++] = val_p[val_i++];

	if (i2c_master_send(client, buf, len + 2) != (len + 2)) {
		dev_err(&client->dev, "i2c write failed while write reg %x, val: %x\n", reg, val);
		while (tmp++ < 50) {
			usleep_range(10 * 1000, 20 * 1000);
			if (i2c_master_send(client, buf, len + 2) != len + 2) {
				continue;
			} else {
				ret = 0;
				break;
			}
		}
		if (ret == -1) {
			pr_err("%d : write %x fail\n", __LINE__,
				reg);
			return -EIO;
		}
	}
	return 0;
}

static int ar0544_write_array(struct i2c_client *client,
			      const struct regval *regs)
{
	u32 i;
	int ret = 0;

	for (i = 0; ret == 0 && regs[i].addr != REG_NULL; i++) {
		if (unlikely(regs[i].addr == REG_DELAY))
			usleep_range(regs[i].val*1000, regs[i].val*2000);
		else
			ret |= ar0544_write_reg(client, regs[i].addr,
				regs[i].bits, regs[i].val);
	}
	return ret;
}

/* Read registers up to 4 at a time */
static int ar0544_read_reg(struct i2c_client *client,
			   u16 reg,
			   unsigned int len,
			   u32 *val)
{
	struct i2c_msg msgs[2];
	u8 *data_be_p;
	__be32 data_be = 0;
	__be16 reg_addr_be = cpu_to_be16(reg);
	int ret;

	if (len > 4 || !len)
		return -EINVAL;

	data_be_p = (u8 *)&data_be;
	/* Write register address */
	msgs[0].addr = client->addr;
	msgs[0].flags = 0;
	msgs[0].len = 2;
	msgs[0].buf = (u8 *)&reg_addr_be;

	/* Read data from register */
	msgs[1].addr = client->addr;
	msgs[1].flags = I2C_M_RD;
	msgs[1].len = len;
	msgs[1].buf = &data_be_p[4 - len];

	ret = i2c_transfer(client->adapter, msgs, ARRAY_SIZE(msgs));
	if (ret != ARRAY_SIZE(msgs))
		return -EIO;

	*val = be32_to_cpu(data_be);

	return 0;
}

static int ar0544_get_reso_dist(const struct ar0544_mode *mode,
				struct v4l2_mbus_framefmt *framefmt)
{
	return abs(mode->width - framefmt->width) +
	       abs(mode->height - framefmt->height);
}

static const struct ar0544_mode *
ar0544_find_best_fit(struct ar0544 *ar0544, struct v4l2_subdev_format *fmt)
{
	struct v4l2_mbus_framefmt *framefmt = &fmt->format;
	int dist;
	int cur_best_fit = 0;
	int cur_best_fit_dist = -1;
	unsigned int i;

	for (i = 0; i < ar0544->cfg_num; i++) {
		dist = ar0544_get_reso_dist(&supported_modes[i], framefmt);
		if ((cur_best_fit_dist == -1 || dist <= cur_best_fit_dist) &&
			(supported_modes[i].bus_fmt == framefmt->code)) {
			cur_best_fit_dist = dist;
			cur_best_fit = i;
		}
	}

	return &supported_modes[cur_best_fit];
}

static int ar0544_set_rates(struct ar0544 *ar0544)
{
	const struct ar0544_mode *mode = ar0544->cur_mode;
	s64 h_blank, vblank_def;
	int ret = 0;

	h_blank = mode->hts_def - mode->width;
	__v4l2_ctrl_modify_range(ar0544->hblank, h_blank,
				 h_blank, 1, h_blank);
	vblank_def = mode->vts_def - mode->height;
	__v4l2_ctrl_modify_range(ar0544->vblank, vblank_def,
				 AR0544_VTS_MAX - mode->height,
				 1, vblank_def);
	__v4l2_ctrl_s_ctrl_int64(ar0544->pixel_rate,
				 mode->mipi_rate);
	__v4l2_ctrl_s_ctrl(ar0544->link_freq,
			   mode->mipi_freq);

	return ret;
}

static int ar0544_set_fmt(struct v4l2_subdev *sd,
			  struct v4l2_subdev_pad_config *cfg,
			  struct v4l2_subdev_format *fmt)
{
	struct ar0544 *ar0544 = to_ar0544(sd);
	const struct ar0544_mode *mode;

	mutex_lock(&ar0544->mutex);

	mode = ar0544_find_best_fit(ar0544, fmt);
	fmt->format.code = mode->bus_fmt;
	fmt->format.width = mode->width;
	fmt->format.height = mode->height;
	fmt->format.field = V4L2_FIELD_NONE;
	if (fmt->which == V4L2_SUBDEV_FORMAT_TRY) {
#ifdef CONFIG_VIDEO_V4L2_SUBDEV_API
		*v4l2_subdev_get_try_format(sd, cfg, fmt->pad) = fmt->format;
#else
		mutex_unlock(&ar0544->mutex);
		return -ENOTTY;
#endif
	} else {
		ar0544->cur_mode = mode;
		ar0544_set_rates(ar0544);
	}

	mutex_unlock(&ar0544->mutex);

	return 0;
}

static int ar0544_get_fmt(struct v4l2_subdev *sd,
			  struct v4l2_subdev_pad_config *cfg,
			  struct v4l2_subdev_format *fmt)
{
	struct ar0544 *ar0544 = to_ar0544(sd);
	const struct ar0544_mode *mode = ar0544->cur_mode;

	mutex_lock(&ar0544->mutex);
	if (fmt->which == V4L2_SUBDEV_FORMAT_TRY) {
#ifdef CONFIG_VIDEO_V4L2_SUBDEV_API
		fmt->format = *v4l2_subdev_get_try_format(sd, cfg, fmt->pad);
#else
		mutex_unlock(&ar0544->mutex);
		return -ENOTTY;
#endif
	} else {
		fmt->format.width = mode->width;
		fmt->format.height = mode->height;
		fmt->format.code = mode->bus_fmt;
		fmt->format.field = V4L2_FIELD_NONE;
		if (fmt->pad < PAD_MAX && mode->hdr_mode != NO_HDR)
			fmt->reserved[0] = mode->vc[fmt->pad];
		else
			fmt->reserved[0] = mode->vc[PAD0];
	}
	mutex_unlock(&ar0544->mutex);

	return 0;
}

static int ar0544_enum_mbus_code(struct v4l2_subdev *sd,
				 struct v4l2_subdev_pad_config *cfg,
				 struct v4l2_subdev_mbus_code_enum *code)
{
	if (code->index >= ARRAY_SIZE(bus_code))
		return -EINVAL;
	code->code = bus_code[code->index];

	return 0;
}

static int ar0544_enum_frame_sizes(struct v4l2_subdev *sd,
				   struct v4l2_subdev_pad_config *cfg,
				   struct v4l2_subdev_frame_size_enum *fse)
{
	struct ar0544 *ar0544 = to_ar0544(sd);

	if (fse->index >= ar0544->cfg_num)
		return -EINVAL;

	if (fse->code != supported_modes[fse->index].bus_fmt)
		return -EINVAL;

	fse->min_width  = supported_modes[fse->index].width;
	fse->max_width  = supported_modes[fse->index].width;
	fse->max_height = supported_modes[fse->index].height;
	fse->min_height = supported_modes[fse->index].height;

	return 0;
}

static int ar0544_enable_test_pattern(struct ar0544 *ar0544, u32 pattern)
{
	int ret = 0;

	return ret;
}

static int ar0544_g_frame_interval(struct v4l2_subdev *sd,
				   struct v4l2_subdev_frame_interval *fi)
{
	struct ar0544 *ar0544 = to_ar0544(sd);
	const struct ar0544_mode *mode = ar0544->cur_mode;

	if (ar0544->streaming)
		fi->interval = ar0544->cur_fps;
	else
		fi->interval = mode->max_fps;

	return 0;
}

static const struct ar0544_mode *ar0544_find_mode(struct ar0544 *ar0544, int fps)
{
	const struct ar0544_mode *mode = NULL;
	const struct ar0544_mode *match = NULL;
	int cur_fps = 0;
	int i = 0;

	for (i = 0; i < ar0544->cfg_num; i++) {
		mode = &supported_modes[i];
		if (mode->width == ar0544->cur_mode->width &&
		    mode->height == ar0544->cur_mode->height &&
		    mode->hdr_mode == ar0544->cur_mode->hdr_mode &&
		    mode->bus_fmt == ar0544->cur_mode->bus_fmt) {
			cur_fps = DIV_ROUND_CLOSEST(mode->max_fps.denominator, mode->max_fps.numerator);
			if (cur_fps == fps) {
				match = mode;
				break;
			}
		}
	}
	return match;
}

static int ar0544_s_frame_interval(struct v4l2_subdev *sd,
				   struct v4l2_subdev_frame_interval *fi)
{
	struct ar0544 *ar0544 = to_ar0544(sd);
	const struct ar0544_mode *mode = NULL;
	struct v4l2_fract *fract = &fi->interval;
	int fps;

	if (ar0544->streaming)
		return -EBUSY;

	if (fi->pad != 0)
		return -EINVAL;

	if (fract->numerator == 0) {
		v4l2_err(sd, "error param, check interval param\n");
		return -EINVAL;
	}
	fps = DIV_ROUND_CLOSEST(fract->denominator, fract->numerator);
	mode = ar0544_find_mode(ar0544, fps);
	if (mode == NULL) {
		v4l2_err(sd, "couldn't match fi\n");
		return -EINVAL;
	}

	ar0544->cur_mode = mode;

	ar0544_set_rates(ar0544);

	return 0;
}

static int ar0544_g_mbus_config(struct v4l2_subdev *sd, unsigned int pad_id,
				struct v4l2_mbus_config *config)
{
	struct ar0544 *ar0544 = to_ar0544(sd);
	const struct ar0544_mode *mode = ar0544->cur_mode;
	u32 val = 0;

	if (mode->hdr_mode == NO_HDR)
		val = 1 << (AR0544_LANES - 1) |
		V4L2_MBUS_CSI2_CHANNEL_0 |
		V4L2_MBUS_CSI2_CONTINUOUS_CLOCK;
	if (mode->hdr_mode == HDR_X2)
		val = 1 << (AR0544_LANES - 1) |
		V4L2_MBUS_CSI2_CHANNEL_0 |
		V4L2_MBUS_CSI2_CONTINUOUS_CLOCK |
		V4L2_MBUS_CSI2_CHANNEL_1;

	config->type = V4L2_MBUS_CSI2_DPHY;
	config->flags = val;

	return 0;
}

static void ar0544_get_module_inf(struct ar0544 *ar0544,
				  struct rkmodule_inf *inf)
{
	memset(inf, 0, sizeof(*inf));
	strscpy(inf->base.sensor, AR0544_NAME, sizeof(inf->base.sensor));
	strscpy(inf->base.module, ar0544->module_name,
		sizeof(inf->base.module));
	strscpy(inf->base.lens, ar0544->len_name, sizeof(inf->base.lens));
}

static int ar0544_set_hdrae(struct ar0544 *ar0544,
			    struct preisp_hdrae_exp_s *ae)
{
	u32 l_exp_time, m_exp_time, s_exp_time;
	u32 l_a_gain, m_a_gain, s_a_gain;
	int ret = 0;
	u32 gain_val = 0;

	if (!ar0544->has_init_exp && !ar0544->streaming) {
		ar0544->init_hdrae_exp = *ae;
		ar0544->has_init_exp = true;
		dev_dbg(&ar0544->client->dev, "ar0544 don't stream, record exp for hdr!\n");
		return ret;
	}
	l_exp_time = ae->long_exp_reg;
	m_exp_time = ae->middle_exp_reg;
	s_exp_time = ae->short_exp_reg;
	l_a_gain = ae->long_gain_reg;
	m_a_gain = ae->middle_gain_reg;
	s_a_gain = ae->short_gain_reg;
	dev_dbg(&ar0544->client->dev,
		"rev exp req: L_exp: 0x%x, 0x%x, M_exp: 0x%x, 0x%x S_exp: 0x%x, 0x%x\n",
		l_exp_time, l_a_gain,
		m_exp_time, m_a_gain,
		s_exp_time, s_a_gain);

	if (ar0544->cur_mode->hdr_mode == HDR_X2) {
		//2 stagger
		l_a_gain = m_a_gain;
		l_exp_time = m_exp_time;
		m_a_gain = s_a_gain;
		m_exp_time = s_exp_time;
	}

	l_a_gain = (l_a_gain > AR0544_GAIN_MAX) ? AR0544_GAIN_MAX : l_a_gain;
	m_a_gain = (m_a_gain > AR0544_GAIN_MAX) ? AR0544_GAIN_MAX : m_a_gain;

	gain_val = (l_a_gain & 0xff) | ((m_a_gain << 8) & 0xff00);

	ret |= ar0544_write_reg(ar0544->client,
				AR0544_GROUP_UPDATE_ADDRESS,
				AR0544_REG_VALUE_08BIT,
				AR0544_GROUP_UPDATE_START_DATA);
	ret |= ar0544_write_reg(ar0544->client,
				AR0544_REG_AGAIN,
				AR0544_REG_VALUE_16BIT,
				gain_val);
	ret |= ar0544_write_reg(ar0544->client,
				AR0544_REG_EXP,
				AR0544_REG_VALUE_16BIT,
				l_exp_time);

	ret |= ar0544_write_reg(ar0544->client,
				AR0544_REG_EXP_MID_H,
				AR0544_REG_VALUE_16BIT,
				m_exp_time);

	ret |= ar0544_write_reg(ar0544->client,
				AR0544_GROUP_UPDATE_ADDRESS,
				AR0544_REG_VALUE_08BIT,
				AR0544_GROUP_UPDATE_END_DATA);

	dev_dbg(&ar0544->client->dev, "Corn ar0544 m_a_gain:(%d),l:%d,m:%d\n",
		l_a_gain, l_exp_time, m_exp_time);
	return ret;
}

static long ar0544_ioctl(struct v4l2_subdev *sd, unsigned int cmd, void *arg)
{
	struct ar0544 *ar0544 = to_ar0544(sd);
	struct rkmodule_hdr_cfg *hdr_cfg;
	long ret = 0;
	u32 i, h, w;
	u32 stream = 0;

	switch (cmd) {
	case PREISP_CMD_SET_HDRAE_EXP:
		ret = ar0544_set_hdrae(ar0544, arg);
		break;
	case RKMODULE_SET_HDR_CFG:
		hdr_cfg = (struct rkmodule_hdr_cfg *)arg;
		w = ar0544->cur_mode->width;
		h = ar0544->cur_mode->height;

		for (i = 0; i < ar0544->cfg_num; i++) {
			if (w == supported_modes[i].width &&
			    h == supported_modes[i].height &&
			    supported_modes[i].hdr_mode == hdr_cfg->hdr_mode &&
			    supported_modes[i].bus_fmt == ar0544->cur_mode->bus_fmt) {
				ar0544->cur_mode = &supported_modes[i];
				break;
			}
		}
		if (i == ar0544->cfg_num) {
			dev_err(&ar0544->client->dev,
				"not find hdr mode:%d %dx%d config\n",
				hdr_cfg->hdr_mode, w, h);
			ret = -EINVAL;
		} else {
			w = ar0544->cur_mode->hts_def - ar0544->cur_mode->width;
			h = ar0544->cur_mode->vts_def - ar0544->cur_mode->height;
			__v4l2_ctrl_modify_range(ar0544->hblank, w, w, 1, w);
			__v4l2_ctrl_modify_range(ar0544->vblank, h,
				AR0544_VTS_MAX - ar0544->cur_mode->height,
				1, h);
			dev_info(&ar0544->client->dev,
				"sensor mode: %d\n",
				ar0544->cur_mode->hdr_mode);
		}
		ar0544_set_rates(ar0544);
		break;
	case RKMODULE_GET_MODULE_INFO:
		ar0544_get_module_inf(ar0544, (struct rkmodule_inf *)arg);
		break;
	case RKMODULE_GET_HDR_CFG:
		hdr_cfg = (struct rkmodule_hdr_cfg *)arg;
		hdr_cfg->esp.mode = HDR_NORMAL_VC;
		hdr_cfg->hdr_mode = ar0544->cur_mode->hdr_mode;
		break;
	case RKMODULE_SET_QUICK_STREAM:

		stream = *((u32 *)arg);

		if (stream)
			ret = ar0544_write_reg(ar0544->client, AR0544_REG_CTRL_MODE,
				AR0544_REG_VALUE_08BIT, AR0544_MODE_STREAMING);
		else
			ret = ar0544_write_reg(ar0544->client, AR0544_REG_CTRL_MODE,
				AR0544_REG_VALUE_08BIT, AR0544_MODE_SW_STANDBY);
		break;
	default:
		ret = -ENOIOCTLCMD;
		break;
	}

	return ret;
}

#ifdef CONFIG_COMPAT
static long ar0544_compat_ioctl32(struct v4l2_subdev *sd,
				  unsigned int cmd, unsigned long arg)
{
	void __user *up = compat_ptr(arg);
	struct rkmodule_inf *inf;
	struct rkmodule_awb_cfg *cfg;
	struct rkmodule_hdr_cfg *hdr;
	struct preisp_hdrae_exp_s *hdrae;
	long ret;
	u32 cg = 0;
	u32 stream = 0;

	switch (cmd) {
	case RKMODULE_GET_MODULE_INFO:
		inf = kzalloc(sizeof(*inf), GFP_KERNEL);
		if (!inf) {
			ret = -ENOMEM;
			return ret;
		}

		ret = ar0544_ioctl(sd, cmd, inf);
		if (!ret) {
			if (copy_to_user(up, inf, sizeof(*inf))) {
				kfree(inf);
				return -EFAULT;
			}
		}
		kfree(inf);
		break;
	case RKMODULE_AWB_CFG:
		cfg = kzalloc(sizeof(*cfg), GFP_KERNEL);
		if (!cfg) {
			ret = -ENOMEM;
			return ret;
		}

		if (copy_from_user(cfg, up, sizeof(*cfg))) {
			kfree(cfg);
			return -EFAULT;
		}
		ret = ar0544_ioctl(sd, cmd, cfg);
		kfree(cfg);
		break;
	case RKMODULE_GET_HDR_CFG:
		hdr = kzalloc(sizeof(*hdr), GFP_KERNEL);
		if (!hdr) {
			ret = -ENOMEM;
			return ret;
		}

		ret = ar0544_ioctl(sd, cmd, hdr);
		if (!ret) {
			if (copy_to_user(up, hdr, sizeof(*hdr)))
				ret = -EFAULT;
		}
		kfree(hdr);
		break;
	case RKMODULE_SET_HDR_CFG:
		hdr = kzalloc(sizeof(*hdr), GFP_KERNEL);
		if (!hdr) {
			ret = -ENOMEM;
			return ret;
		}

		if (copy_from_user(hdr, up, sizeof(*hdr))) {
			kfree(hdr);
			ret = -ENOMEM;
			return ret;
		}
		ret = ar0544_ioctl(sd, cmd, hdr);
		kfree(hdr);
		break;
	case PREISP_CMD_SET_HDRAE_EXP:
		hdrae = kzalloc(sizeof(*hdrae), GFP_KERNEL);
		if (!hdrae) {
			ret = -ENOMEM;
			return ret;
		}

		if (copy_from_user(hdrae, up, sizeof(*hdrae))) {
			kfree(hdrae);
			ret = -ENOMEM;
			return ret;
		}
		ret = ar0544_ioctl(sd, cmd, hdrae);
		kfree(hdrae);
		break;
	case RKMODULE_SET_CONVERSION_GAIN:
		if (copy_from_user(&cg, up, sizeof(cg)))
			return -ENOMEM;
		ret = ar0544_ioctl(sd, cmd, &cg);
		break;
	case RKMODULE_SET_QUICK_STREAM:
		if (copy_from_user(&stream, up, sizeof(u32)))
			return -ENOMEM;
		ret = ar0544_ioctl(sd, cmd, &stream);
		break;
	default:
		ret = -ENOIOCTLCMD;
		break;
	}

	return ret;
}
#endif

static int __ar0544_start_stream(struct ar0544 *ar0544)
{
	int ret = 0;

	if (!ar0544->is_thunderboot) {
		ret |= ar0544_write_array(ar0544->client, ar0544->cur_mode->reg_list);
		if (ret)
			return ret;
	}

	/* In case these controls are set before streaming */
	ret = __v4l2_ctrl_handler_setup(&ar0544->ctrl_handler);
	if (ret)
		return ret;

	if (ar0544->has_init_exp && ar0544->cur_mode->hdr_mode != NO_HDR) {
		ret = ar0544_ioctl(&ar0544->subdev, PREISP_CMD_SET_HDRAE_EXP, &ar0544->init_hdrae_exp);
		if (ret) {
			dev_err(&ar0544->client->dev,
				"init exp fail in hdr mode\n");
			return ret;
		}
	}

	return ar0544_write_reg(ar0544->client, AR0544_REG_CTRL_MODE,
		AR0544_REG_VALUE_08BIT, AR0544_MODE_STREAMING);
}

static int __ar0544_stop_stream(struct ar0544 *ar0544)
{
	ar0544->has_init_exp = false;
	if (ar0544->is_thunderboot)
		ar0544->is_first_streamoff = true;

	return ar0544_write_reg(ar0544->client, AR0544_REG_CTRL_MODE,
		AR0544_REG_VALUE_08BIT, AR0544_MODE_SW_STANDBY);
}

static int ar0544_s_stream(struct v4l2_subdev *sd, int on)
{
	struct ar0544 *ar0544 = to_ar0544(sd);
	struct i2c_client *client = ar0544->client;
	int ret = 0;

	mutex_lock(&ar0544->mutex);
	on = !!on;
	if (on == ar0544->streaming)
		goto unlock_and_return;

	if (on) {
		if (ar0544->is_thunderboot && rkisp_tb_get_state() == RKISP_TB_NG) {
			ar0544->is_thunderboot = false;
			__ar0544_power_on(ar0544);
		}
		ret = pm_runtime_get_sync(&client->dev);
		if (ret < 0) {
			pm_runtime_put_noidle(&client->dev);
			goto unlock_and_return;
		}

		ret = __ar0544_start_stream(ar0544);
		if (ret) {
			v4l2_err(sd, "start stream failed while write regs\n");
			pm_runtime_put(&client->dev);
			goto unlock_and_return;
		}
	} else {
		__ar0544_stop_stream(ar0544);
		pm_runtime_put(&client->dev);
	}
	ar0544->streaming = on;

unlock_and_return:
	mutex_unlock(&ar0544->mutex);

	return ret;
}

static int ar0544_s_power(struct v4l2_subdev *sd, int on)
{
	struct ar0544 *ar0544 = to_ar0544(sd);
	struct i2c_client *client = ar0544->client;
	int ret = 0;

	mutex_lock(&ar0544->mutex);

	/* If the power state is not modified - no work to do. */
	if (ar0544->power_on == !!on)
		goto unlock_and_return;

	if (on) {
		ret = pm_runtime_get_sync(&client->dev);
		if (ret < 0) {
			pm_runtime_put_noidle(&client->dev);
			goto unlock_and_return;
		}
		ar0544->power_on = true;
	} else {
		pm_runtime_put(&client->dev);
		ar0544->power_on = false;
	}

unlock_and_return:
	mutex_unlock(&ar0544->mutex);

	return ret;
}

/* Calculate the delay in us by clock rate and clock cycles */
static inline u32 ar0544_cal_delay(u32 cycles)
{
	return DIV_ROUND_UP(cycles, AR0544_XVCLK_FREQ / 1000 / 1000);
}

static int __ar0544_power_on(struct ar0544 *ar0544)
{
	int ret;
	u32 delay_us;
	struct device *dev = &ar0544->client->dev;

	if (!IS_ERR_OR_NULL(ar0544->pins_default)) {
		ret = pinctrl_select_state(ar0544->pinctrl,
					   ar0544->pins_default);
		if (ret < 0)
			dev_err(dev, "could not set pins\n");
	}
	ret = clk_set_rate(ar0544->xvclk, AR0544_XVCLK_FREQ);
	if (ret < 0)
		dev_warn(dev, "Failed to set xvclk rate (24MHz)\n");
	if (clk_get_rate(ar0544->xvclk) != AR0544_XVCLK_FREQ)
		dev_warn(dev, "xvclk mismatched, modes are based on 24MHz\n");
	ret = clk_prepare_enable(ar0544->xvclk);
	if (ret < 0) {
		dev_err(dev, "Failed to enable xvclk\n");
		return ret;
	}
	if (!IS_ERR(ar0544->reset_gpio))
		gpiod_direction_output(ar0544->reset_gpio, 0);

	ret = regulator_bulk_enable(AR0544_NUM_SUPPLIES, ar0544->supplies);
	if (ret < 0) {
		dev_err(dev, "Failed to enable regulators\n");
		goto disable_clk;
	}

	if (!IS_ERR(ar0544->reset_gpio))
		gpiod_direction_output(ar0544->reset_gpio, 1);

	usleep_range(500, 1000);
	if (!IS_ERR(ar0544->pwdn_gpio))
		gpiod_direction_output(ar0544->pwdn_gpio, 1);

	/* 8192 cycles prior to first SCCB transaction */
	delay_us = ar0544_cal_delay(8192);
	usleep_range(delay_us, delay_us * 2);

	return 0;

disable_clk:
	clk_disable_unprepare(ar0544->xvclk);

	return ret;
}

static void __ar0544_power_off(struct ar0544 *ar0544)
{
	int ret;
	struct device *dev = &ar0544->client->dev;

	if (ar0544->is_thunderboot) {
		if (ar0544->is_first_streamoff) {
			ar0544->is_thunderboot = false;
			ar0544->is_first_streamoff = false;
		} else {
			return;
		}
	}

	if (!IS_ERR(ar0544->pwdn_gpio))
		gpiod_direction_output(ar0544->pwdn_gpio, 0);

	clk_disable_unprepare(ar0544->xvclk);

	if (!IS_ERR(ar0544->reset_gpio))
		gpiod_direction_output(ar0544->reset_gpio, 1);
	if (!IS_ERR_OR_NULL(ar0544->pins_sleep)) {
		ret = pinctrl_select_state(ar0544->pinctrl,
					   ar0544->pins_sleep);
		if (ret < 0)
			dev_dbg(dev, "could not set pins\n");
	}

	if (ar0544->is_thunderboot_ng) {
		ar0544->is_thunderboot_ng = false;
		regulator_bulk_disable(AR0544_NUM_SUPPLIES, ar0544->supplies);
	}
}

static int ar0544_runtime_resume(struct device *dev)
{
	struct i2c_client *client = to_i2c_client(dev);
	struct v4l2_subdev *sd = i2c_get_clientdata(client);
	struct ar0544 *ar0544 = to_ar0544(sd);

	return __ar0544_power_on(ar0544);
}

static int ar0544_runtime_suspend(struct device *dev)
{
	struct i2c_client *client = to_i2c_client(dev);
	struct v4l2_subdev *sd = i2c_get_clientdata(client);
	struct ar0544 *ar0544 = to_ar0544(sd);

	__ar0544_power_off(ar0544);

	return 0;
}

#ifdef CONFIG_VIDEO_V4L2_SUBDEV_API
static int ar0544_open(struct v4l2_subdev *sd, struct v4l2_subdev_fh *fh)
{
	struct ar0544 *ar0544 = to_ar0544(sd);
	struct v4l2_mbus_framefmt *try_fmt =
				v4l2_subdev_get_try_format(sd, fh->pad, 0);
	const struct ar0544_mode *def_mode = &supported_modes[0];

	mutex_lock(&ar0544->mutex);
	/* Initialize try_fmt */
	try_fmt->width = def_mode->width;
	try_fmt->height = def_mode->height;
	try_fmt->code = def_mode->bus_fmt;
	try_fmt->field = V4L2_FIELD_NONE;

	mutex_unlock(&ar0544->mutex);
	/* No crop or compose */

	return 0;
}
#endif

static int ar0544_enum_frame_interval(struct v4l2_subdev *sd,
				      struct v4l2_subdev_pad_config *cfg,
				      struct v4l2_subdev_frame_interval_enum *fie)
{
	struct ar0544 *ar0544 = to_ar0544(sd);

	if (fie->index >= ar0544->cfg_num)
		return -EINVAL;

	fie->code = supported_modes[fie->index].bus_fmt;
	fie->width = supported_modes[fie->index].width;
	fie->height = supported_modes[fie->index].height;
	fie->interval = supported_modes[fie->index].max_fps;
	fie->reserved[0] = supported_modes[fie->index].hdr_mode;
	return 0;
}

static const struct dev_pm_ops ar0544_pm_ops = {
	SET_RUNTIME_PM_OPS(ar0544_runtime_suspend,
			   ar0544_runtime_resume, NULL)
};

#ifdef CONFIG_VIDEO_V4L2_SUBDEV_API
static const struct v4l2_subdev_internal_ops ar0544_internal_ops = {
	.open = ar0544_open,
};
#endif

static const struct v4l2_subdev_core_ops ar0544_core_ops = {
	.s_power = ar0544_s_power,
	.ioctl = ar0544_ioctl,
#ifdef CONFIG_COMPAT
	.compat_ioctl32 = ar0544_compat_ioctl32,
#endif
};

static const struct v4l2_subdev_video_ops ar0544_video_ops = {
	.s_stream = ar0544_s_stream,
	.g_frame_interval = ar0544_g_frame_interval,
	.s_frame_interval = ar0544_s_frame_interval,
};

static const struct v4l2_subdev_pad_ops ar0544_pad_ops = {
	.enum_mbus_code = ar0544_enum_mbus_code,
	.enum_frame_size = ar0544_enum_frame_sizes,
	.enum_frame_interval = ar0544_enum_frame_interval,
	.get_fmt = ar0544_get_fmt,
	.set_fmt = ar0544_set_fmt,
	.get_mbus_config = ar0544_g_mbus_config,
};

static const struct v4l2_subdev_ops ar0544_subdev_ops = {
	.core	= &ar0544_core_ops,
	.video	= &ar0544_video_ops,
	.pad	= &ar0544_pad_ops,
};

static void ar0544_modify_fps_info(struct ar0544 *ar0544)
{
	const struct ar0544_mode *mode = ar0544->cur_mode;

	ar0544->cur_fps.denominator = mode->max_fps.denominator * mode->vts_def /
				      ar0544->cur_vts;
}

static int ar0544_set_ctrl(struct v4l2_ctrl *ctrl)
{
	struct ar0544 *ar0544 = container_of(ctrl->handler,
					     struct ar0544, ctrl_handler);
	struct i2c_client *client = ar0544->client;
	s64 max;
	int ret = 0;
	u32 val = 0;

	/* Propagate change of current control to all related controls */
	switch (ctrl->id) {
	case V4L2_CID_VBLANK:
		/* Update max exposure while meeting expected vblanking */
		max = ar0544->cur_mode->height + ctrl->val - 4;
		__v4l2_ctrl_modify_range(ar0544->exposure,
					 ar0544->exposure->minimum, max,
					 ar0544->exposure->step,
					 ar0544->exposure->default_value);
		break;
	}

	if (!pm_runtime_get_if_in_use(&client->dev))
		return 0;

	switch (ctrl->id) {
	case V4L2_CID_EXPOSURE:
		ret = ar0544_write_reg(ar0544->client,
				       AR0544_REG_EXP,
				       AR0544_REG_VALUE_16BIT,
				       ctrl->val);
		dev_dbg(&client->dev, "Corn set expsure:0x%x,\n", ctrl->val);
		break;
	case V4L2_CID_ANALOGUE_GAIN:
		if (ctrl->val > AR0544_GAIN_MAX)
			ctrl->val = AR0544_GAIN_MAX;

		ret |= ar0544_write_reg(ar0544->client,
					AR0544_REG_AGAIN,
					AR0544_REG_VALUE_16BIT,
					ctrl->val);

		dev_dbg(&client->dev, "Corn set gain:0x%x\n", ctrl->val);
		break;
	case V4L2_CID_VBLANK:
		ret = ar0544_write_reg(ar0544->client, AR0544_REG_VTS,
				       AR0544_REG_VALUE_16BIT,
				       ctrl->val + ar0544->cur_mode->height);
		ar0544->cur_vts = ctrl->val + ar0544->cur_mode->height;
		ar0544_modify_fps_info(ar0544);
		dev_dbg(&client->dev, "set vblank 0x%x\n",
			ctrl->val);
		break;
	case V4L2_CID_TEST_PATTERN:
		ret = ar0544_enable_test_pattern(ar0544, ctrl->val);
		break;
	case V4L2_CID_HFLIP:
		ret = ar0544_read_reg(ar0544->client, AR0544_FLIP_REG,
				      AR0544_REG_VALUE_08BIT,
				      &val);
		if (ctrl->val)
			val |= MIRROR_BIT_MASK;
		else
			val &= ~MIRROR_BIT_MASK;
		ret |= ar0544_write_reg(ar0544->client, AR0544_FLIP_REG,
					AR0544_REG_VALUE_08BIT,
					val);
		break;
	case V4L2_CID_VFLIP:
		ret = ar0544_read_reg(ar0544->client, AR0544_FLIP_REG,
				      AR0544_REG_VALUE_08BIT,
				      &val);
		if (ctrl->val)
			val |= FLIP_BIT_MASK;
		else
			val &= ~FLIP_BIT_MASK;
		ret |= ar0544_write_reg(ar0544->client, AR0544_FLIP_REG,
					AR0544_REG_VALUE_08BIT,
					val);
		break;
	default:
		dev_warn(&client->dev, "%s Unhandled id:0x%x, val:0x%x\n",
			 __func__, ctrl->id, ctrl->val);
		break;
	}

	pm_runtime_put(&client->dev);

	return ret;
}

static const struct v4l2_ctrl_ops ar0544_ctrl_ops = {
	.s_ctrl = ar0544_set_ctrl,
};

static int ar0544_initialize_controls(struct ar0544 *ar0544)
{
	const struct ar0544_mode *mode;
	struct v4l2_ctrl_handler *handler;
	s64 exposure_max, vblank_def;
	u32 h_blank;
	int ret;
	u64 dst_link_freq = 0;
	u64 dst_pixel_rate = 0;

	handler = &ar0544->ctrl_handler;
	mode = ar0544->cur_mode;
	ret = v4l2_ctrl_handler_init(handler, 9);
	if (ret)
		return ret;
	handler->lock = &ar0544->mutex;

	ar0544->link_freq = v4l2_ctrl_new_int_menu(handler, NULL,
						   V4L2_CID_LINK_FREQ,
						   MIPI_FREQ_MAX_INDEX, 0,
						   link_freq_menu_items);

	dst_link_freq = mode->mipi_freq;
	dst_pixel_rate = mode->mipi_rate;
	ar0544->pixel_rate = v4l2_ctrl_new_std(handler, NULL,
					       V4L2_CID_PIXEL_RATE,
					       0, PIXEL_RATE_MAX,
					       1, dst_pixel_rate);

	__v4l2_ctrl_s_ctrl(ar0544->link_freq,
			   dst_link_freq);

	h_blank = mode->hts_def - mode->width;
	ar0544->hblank = v4l2_ctrl_new_std(handler, NULL, V4L2_CID_HBLANK,
					   h_blank, h_blank, 1, h_blank);
	if (ar0544->hblank)
		ar0544->hblank->flags |= V4L2_CTRL_FLAG_READ_ONLY;

	vblank_def = mode->vts_def - mode->height;
	ar0544->vblank = v4l2_ctrl_new_std(handler, &ar0544_ctrl_ops,
					   V4L2_CID_VBLANK, vblank_def,
					   AR0544_VTS_MAX - mode->height,
					   1, vblank_def);

	exposure_max = mode->vts_def - 4;
	ar0544->exposure = v4l2_ctrl_new_std(handler, &ar0544_ctrl_ops,
					     V4L2_CID_EXPOSURE, AR0544_EXPOSURE_MIN,
					     exposure_max, AR0544_EXPOSURE_STEP,
					     mode->exp_def);

	ar0544->anal_gain = v4l2_ctrl_new_std(handler, &ar0544_ctrl_ops,
					      V4L2_CID_ANALOGUE_GAIN, AR0544_GAIN_MIN,
					      AR0544_GAIN_MAX, AR0544_GAIN_STEP,
					      AR0544_GAIN_DEFAULT);

	ar0544->test_pattern = v4l2_ctrl_new_std_menu_items(handler,
							    &ar0544_ctrl_ops, V4L2_CID_TEST_PATTERN,
							    ARRAY_SIZE(ar0544_test_pattern_menu) - 1,
							    0, 0, ar0544_test_pattern_menu);

	ar0544->h_flip = v4l2_ctrl_new_std(handler, &ar0544_ctrl_ops,
					   V4L2_CID_HFLIP, 0, 1, 1, 0);

	ar0544->v_flip = v4l2_ctrl_new_std(handler, &ar0544_ctrl_ops,
					   V4L2_CID_VFLIP, 0, 1, 1, 0);

	if (handler->error) {
		ret = handler->error;
		dev_err(&ar0544->client->dev,
			"Failed to init controls(%d)\n", ret);
		goto err_free_handler;
	}

	ar0544->subdev.ctrl_handler = handler;
	ar0544->has_init_exp = false;
	ar0544->long_hcg = false;
	ar0544->middle_hcg = false;
	ar0544->short_hcg = false;

	return 0;

err_free_handler:
	v4l2_ctrl_handler_free(handler);

	return ret;
}

static int ar0544_check_sensor_id(struct ar0544 *ar0544,
				  struct i2c_client *client)
{
	struct device *dev = &ar0544->client->dev;
	u32 id = 0;
	int ret;

	if (ar0544->is_thunderboot) {
		dev_info(dev, "Enable thunderboot mode, skip sensor id check\n");
		return 0;
	}

	ret = ar0544_read_reg(client, AR0544_REG_CHIP_ID,
			       AR0544_REG_VALUE_16BIT, &id);

	if (id != CHIP_ID && id != CHIP_ID1) {
		dev_err(dev, "Unexpected sensor id(%06x), ret(%d)\n", id, ret);
		return -ENODEV;
	}

	dev_info(dev, "Detected ar0544%04x sensor\n", CHIP_ID);

	return 0;
}

static int ar0544_configure_regulators(struct ar0544 *ar0544)
{
	unsigned int i;

	for (i = 0; i < AR0544_NUM_SUPPLIES; i++)
		ar0544->supplies[i].supply = ar0544_supply_names[i];

	return devm_regulator_bulk_get(&ar0544->client->dev,
				       AR0544_NUM_SUPPLIES,
				       ar0544->supplies);
}

static int ar0544_probe(struct i2c_client *client,
			const struct i2c_device_id *id)
{
	struct device *dev = &client->dev;
	struct device_node *node = dev->of_node;
	struct ar0544 *ar0544;
	struct v4l2_subdev *sd;
	char facing[2];
	int ret;

	dev_info(dev, "driver version: %02x.%02x.%02x",
		DRIVER_VERSION >> 16,
		(DRIVER_VERSION & 0xff00) >> 8,
		DRIVER_VERSION & 0x00ff);

	ar0544 = devm_kzalloc(dev, sizeof(*ar0544), GFP_KERNEL);
	if (!ar0544)
		return -ENOMEM;

	ret = of_property_read_u32(node, RKMODULE_CAMERA_MODULE_INDEX,
				   &ar0544->module_index);
	ret |= of_property_read_string(node, RKMODULE_CAMERA_MODULE_FACING,
				       &ar0544->module_facing);
	ret |= of_property_read_string(node, RKMODULE_CAMERA_MODULE_NAME,
				       &ar0544->module_name);
	ret |= of_property_read_string(node, RKMODULE_CAMERA_LENS_NAME,
				       &ar0544->len_name);
	if (ret) {
		dev_err(dev, "could not get module information!\n");
		return -EINVAL;
	}
	ar0544->cfg_num = ARRAY_SIZE(supported_modes);
	ar0544->cur_mode = &supported_modes[0];
	ar0544->client = client;

	ar0544->xvclk = devm_clk_get(dev, "xvclk");
	if (IS_ERR(ar0544->xvclk)) {
		dev_err(dev, "Failed to get xvclk\n");
		return -EINVAL;
	}

	ar0544->reset_gpio = devm_gpiod_get(dev, "reset", GPIOD_ASIS);
	if (IS_ERR(ar0544->reset_gpio))
		dev_warn(dev, "Failed to get reset-gpios\n");

	ar0544->pwdn_gpio = devm_gpiod_get(dev, "pwdn", GPIOD_ASIS);
	if (IS_ERR(ar0544->pwdn_gpio))
		dev_warn(dev, "Failed to get pwdn-gpios\n");

	ar0544->pinctrl = devm_pinctrl_get(dev);
	if (!IS_ERR(ar0544->pinctrl)) {
		ar0544->pins_default =
			pinctrl_lookup_state(ar0544->pinctrl,
					     OF_CAMERA_PINCTRL_STATE_DEFAULT);
		if (IS_ERR(ar0544->pins_default))
			dev_err(dev, "could not get default pinstate\n");

		ar0544->pins_sleep =
			pinctrl_lookup_state(ar0544->pinctrl,
					     OF_CAMERA_PINCTRL_STATE_SLEEP);
		if (IS_ERR(ar0544->pins_sleep))
			dev_err(dev, "could not get sleep pinstate\n");
	} else {
		dev_err(dev, "no pinctrl\n");
	}

	ret = ar0544_configure_regulators(ar0544);
	if (ret) {
		dev_err(dev, "Failed to get power regulators\n");
		return ret;
	}

	mutex_init(&ar0544->mutex);

	sd = &ar0544->subdev;
	v4l2_i2c_subdev_init(sd, client, &ar0544_subdev_ops);
	ret = ar0544_initialize_controls(ar0544);
	if (ret)
		goto err_destroy_mutex;

	ret = __ar0544_power_on(ar0544);
	if (ret)
		goto err_free_handler;

	ret = ar0544_check_sensor_id(ar0544, client);
	if (ret)
		goto err_power_off;

#ifdef CONFIG_VIDEO_V4L2_SUBDEV_API
	sd->internal_ops = &ar0544_internal_ops;
	sd->flags |= V4L2_SUBDEV_FL_HAS_DEVNODE;
#endif
#if defined(CONFIG_MEDIA_CONTROLLER)
	ar0544->pad.flags = MEDIA_PAD_FL_SOURCE;
	sd->entity.function = MEDIA_ENT_F_CAM_SENSOR;
	ret = media_entity_pads_init(&sd->entity, 1, &ar0544->pad);
	if (ret < 0)
		goto err_power_off;
#endif

	memset(facing, 0, sizeof(facing));
	if (strcmp(ar0544->module_facing, "back") == 0)
		facing[0] = 'b';
	else
		facing[0] = 'f';

	snprintf(sd->name, sizeof(sd->name), "m%02d_%s_%s %s",
		 ar0544->module_index, facing,
		 AR0544_NAME, dev_name(sd->dev));
	ret = v4l2_async_register_subdev_sensor_common(sd);
	if (ret) {
		dev_err(dev, "v4l2 async register subdev failed\n");
		goto err_clean_entity;
	}

	pm_runtime_set_active(dev);
	pm_runtime_enable(dev);
	pm_runtime_idle(dev);

	return 0;

err_clean_entity:
#if defined(CONFIG_MEDIA_CONTROLLER)
	media_entity_cleanup(&sd->entity);
#endif
err_power_off:
	__ar0544_power_off(ar0544);
err_free_handler:
	v4l2_ctrl_handler_free(&ar0544->ctrl_handler);
err_destroy_mutex:
	mutex_destroy(&ar0544->mutex);

	return ret;
}

static int ar0544_remove(struct i2c_client *client)
{
	struct v4l2_subdev *sd = i2c_get_clientdata(client);
	struct ar0544 *ar0544 = to_ar0544(sd);

	v4l2_async_unregister_subdev(sd);
#if defined(CONFIG_MEDIA_CONTROLLER)
	media_entity_cleanup(&sd->entity);
#endif
	v4l2_ctrl_handler_free(&ar0544->ctrl_handler);
	mutex_destroy(&ar0544->mutex);

	pm_runtime_disable(&client->dev);
	if (!pm_runtime_status_suspended(&client->dev))
		__ar0544_power_off(ar0544);
	pm_runtime_set_suspended(&client->dev);

	return 0;
}

#if IS_ENABLED(CONFIG_OF)
static const struct of_device_id ar0544_of_match[] = {
	{ .compatible = "onsemi,ar0544" },
	{},
};
MODULE_DEVICE_TABLE(of, ar0544_of_match);
#endif

static const struct i2c_device_id ar0544_match_id[] = {
	{ "onsemi,ar0544", 0 },
	{ },
};

static struct i2c_driver ar0544_i2c_driver = {
	.driver = {
		.name = AR0544_NAME,
		.pm = &ar0544_pm_ops,
		.of_match_table = of_match_ptr(ar0544_of_match),
	},
	.probe		= &ar0544_probe,
	.remove		= &ar0544_remove,
	.id_table	= ar0544_match_id,
};

static int __init sensor_mod_init(void)
{
	return i2c_add_driver(&ar0544_i2c_driver);
}

static void __exit sensor_mod_exit(void)
{
	i2c_del_driver(&ar0544_i2c_driver);
}

device_initcall_sync(sensor_mod_init);
module_exit(sensor_mod_exit);

MODULE_DESCRIPTION("onsemi ar0544 sensor driver");
MODULE_LICENSE("GPL");
