/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [26:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [8:0] celloutsig_0_23z;
  wire celloutsig_0_26z;
  wire celloutsig_0_2z;
  reg [18:0] celloutsig_0_31z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_42z;
  reg [11:0] celloutsig_0_43z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [11:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire [9:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [14:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~(celloutsig_0_2z & celloutsig_0_1z);
  assign celloutsig_1_11z = ~(celloutsig_1_10z & celloutsig_1_1z);
  assign celloutsig_1_18z = ~(celloutsig_1_9z & celloutsig_1_2z);
  assign celloutsig_0_42z = ~((celloutsig_0_14z | celloutsig_0_35z) & celloutsig_0_23z[7]);
  assign celloutsig_1_0z = ~((in_data[135] | in_data[178]) & in_data[149]);
  assign celloutsig_1_3z = ~((celloutsig_1_1z | in_data[139]) & celloutsig_1_0z);
  assign celloutsig_1_4z = ~((celloutsig_1_1z | celloutsig_1_2z) & celloutsig_1_2z);
  assign celloutsig_0_5z = ~((celloutsig_0_4z | celloutsig_0_1z) & celloutsig_0_1z);
  assign celloutsig_1_13z = ~((celloutsig_1_11z | in_data[190]) & celloutsig_1_5z);
  assign celloutsig_1_19z = ~((celloutsig_1_9z | celloutsig_1_12z) & celloutsig_1_13z);
  assign celloutsig_0_6z = ~((celloutsig_0_3z | celloutsig_0_0z[0]) & celloutsig_0_2z);
  assign celloutsig_0_10z = ~((celloutsig_0_3z | celloutsig_0_2z) & celloutsig_0_1z);
  assign celloutsig_0_12z = ~((celloutsig_0_9z[9] | celloutsig_0_11z[7]) & celloutsig_0_1z);
  assign celloutsig_0_19z = ~((celloutsig_0_8z[0] | celloutsig_0_16z) & celloutsig_0_12z);
  assign celloutsig_0_2z = ~((celloutsig_0_0z[1] | celloutsig_0_1z) & celloutsig_0_0z[1]);
  assign celloutsig_1_5z = celloutsig_1_3z | ~(celloutsig_1_2z);
  assign celloutsig_1_7z = celloutsig_1_2z | ~(celloutsig_1_4z);
  assign celloutsig_0_26z = celloutsig_0_3z | ~(celloutsig_0_8z[1]);
  assign celloutsig_1_10z = { celloutsig_1_8z[14:6], celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z } >= { celloutsig_1_8z[13:1], celloutsig_1_2z, celloutsig_1_9z };
  assign celloutsig_0_14z = { celloutsig_0_9z[6:0], celloutsig_0_10z, celloutsig_0_12z } >= { celloutsig_0_9z[7:0], celloutsig_0_12z };
  assign celloutsig_0_16z = { celloutsig_0_11z[25:12], celloutsig_0_6z } >= { celloutsig_0_11z[14:2], celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_4z = { in_data[3:0], celloutsig_0_1z } || { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_1z = in_data[121:108] || { in_data[188:177], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_9z = { celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_4z } || { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_1_12z = in_data[168:140] !== { in_data[131:121], celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_8z };
  assign celloutsig_0_1z = in_data[69:67] !== in_data[15:13];
  assign celloutsig_0_0z = in_data[4:2] | in_data[47:45];
  assign celloutsig_1_8z = in_data[180:166] | { in_data[169:156], celloutsig_1_2z };
  assign celloutsig_0_7z = in_data[38:27] | { in_data[47:43], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_8z = { celloutsig_0_0z[1:0], celloutsig_0_4z } | { celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_9z = { celloutsig_0_7z[9:1], celloutsig_0_5z } | in_data[17:8];
  assign celloutsig_0_11z = { celloutsig_0_9z[9:1], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_4z } | { in_data[89:64], celloutsig_0_1z };
  assign celloutsig_0_23z = { celloutsig_0_11z[12:5], celloutsig_0_12z } | { celloutsig_0_9z[6:1], celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_5z };
  assign celloutsig_0_35z = | celloutsig_0_9z;
  assign celloutsig_1_2z = | in_data[124:111];
  assign celloutsig_1_6z = | { celloutsig_1_4z, celloutsig_1_0z, in_data[124:111] };
  assign celloutsig_0_13z = | { celloutsig_0_11z[7:4], celloutsig_0_10z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_31z = 19'h00000;
    else if (!clkin_data[0]) celloutsig_0_31z = { celloutsig_0_7z[5:0], celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_26z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_43z = 12'h000;
    else if (clkin_data[0]) celloutsig_0_43z = { celloutsig_0_31z[12:2], celloutsig_0_19z };
  assign { out_data[128], out_data[96], out_data[32], out_data[11:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_42z, celloutsig_0_43z };
endmodule
