From cff1d65ca72c17c02dd73ea669bf38e619ec7a2e Mon Sep 17 00:00:00 2001
From: Aishwarya R <quic_aisr@quicinc.com>
Date: Tue, 15 Feb 2022 15:58:14 +0530
Subject: [PATCH] ath12k dp rx fixes

Signed-off-by: Aishwarya R <quic_aisr@quicinc.com>
---
 drivers/net/wireless/ath/ath12k/dp_rx.c  | 6 +++---
 drivers/net/wireless/ath/ath12k/hal_rx.c | 4 +++-
 2 files changed, 6 insertions(+), 4 deletions(-)

diff --git a/drivers/net/wireless/ath/ath12k/dp_rx.c b/drivers/net/wireless/ath/ath12k/dp_rx.c
index f8787413536e..4088a8d90a6c 100644
--- a/drivers/net/wireless/ath/ath12k/dp_rx.c
+++ b/drivers/net/wireless/ath/ath12k/dp_rx.c
@@ -2608,7 +2608,7 @@ static int ath12k_dp_rx_process_msdu(struct ath12k *ar,
 
 	rx_desc = (struct hal_rx_desc *)msdu->data;
 	lrx_desc = (struct hal_rx_desc *)last_buf->data;
-	if (!ath12k_dp_rx_h_msdu_done(rx_desc)) {
+	if (!ath12k_dp_rx_h_msdu_done(lrx_desc)) {
 		ath12k_warn(ab, "msdu_done bit in msdu_end is not set\n");
 		ret = -EIO;
 		goto free_out;
@@ -2616,7 +2616,7 @@ static int ath12k_dp_rx_process_msdu(struct ath12k *ar,
 
 	rxcb = ATH12K_SKB_RXCB(msdu);
 	rxcb->rx_desc = rx_desc;
-	msdu_len = ath12k_dp_rx_h_msdu_len(ab, rx_desc);
+	msdu_len = ath12k_dp_rx_h_msdu_len(ab, lrx_desc);
 	l3_pad_bytes = ath12k_dp_rx_h_l3pad(ab, lrx_desc);
 
 	if (rxcb->is_frag) {
@@ -2721,9 +2721,9 @@ int ath12k_dp_process_rx(struct ath12k_base *ab, int ring_id,
 
 	spin_lock_bh(&srng->lock);
 
+try_again:
 	ath12k_hal_srng_access_begin(ab, srng);
 
-try_again:
 	while ((rx_desc = ath12k_hal_srng_dst_get_next_entry(ab, srng))) {
 		struct hal_reo_dest_ring desc = *(struct hal_reo_dest_ring *)rx_desc;
 		enum hal_reo_dest_ring_push_reason push_reason;
diff --git a/drivers/net/wireless/ath/ath12k/hal_rx.c b/drivers/net/wireless/ath/ath12k/hal_rx.c
index f0932abdeb7b..9c1e8274d96e 100644
--- a/drivers/net/wireless/ath/ath12k/hal_rx.c
+++ b/drivers/net/wireless/ath/ath12k/hal_rx.c
@@ -832,7 +832,9 @@ void ath12k_hal_reo_hw_setup(struct ath12k_base *ab, u32 ring_hash_map)
 	val &= ~(HAL_REO1_MISC_CTL_FRAG_DST_RING |
 		 HAL_REO1_MISC_CTL_BAR_DST_RING);
 	val |= FIELD_PREP(HAL_REO1_MISC_CTL_FRAG_DST_RING,
-			  HAL_SRNG_RING_ID_REO2SW1);
+			  HAL_SRNG_RING_ID_REO2SW0);
+	val |= FIELD_PREP(HAL_REO1_MISC_CTL_BAR_DST_RING,
+			  HAL_SRNG_RING_ID_REO2SW0);
 	ath12k_hif_write32(ab, reo_base + HAL_REO1_MISC_CTRL_ADDR, val);
 
 	ath12k_hif_write32(ab, reo_base + HAL_REO1_AGING_THRESH_IX_0,
-- 
2.17.1

