

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_139_2'
================================================================
* Date:           Sun Nov 20 16:50:11 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        gemv-max-sharing
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.141 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4482|     4482|  44.820 us|  44.820 us|  4482|  4482|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_139_2  |     4480|     4480|        70|         70|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 70, depth = 70


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 70
* Pipeline : 1
  Pipeline-0 : II = 70, D = 70, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.24>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%j_4 = alloca i32 1"   --->   Operation 73 'alloca' 'j_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_7_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 74 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_7_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 75 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 76 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 77 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 78 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 79 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%reg_file_0_0_load_read = read i16 @_ssdm_op_Read.ap_auto.half, i16 %reg_file_0_0_load"   --->   Operation 80 'read' 'reg_file_0_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %j_4"   --->   Operation 81 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_141_3"   --->   Operation 82 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%j = load i7 %j_4" [gemv-max-sharing/src/correlation.cpp:140]   --->   Operation 83 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%reg_file_7_1_addr = getelementptr i16 %reg_file_7_1, i64 0, i64 31" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 84 'getelementptr' 'reg_file_7_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%reg_file_7_0_addr = getelementptr i16 %reg_file_7_0, i64 0, i64 31" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 85 'getelementptr' 'reg_file_7_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%reg_file_7_1_addr_7 = getelementptr i16 %reg_file_7_1, i64 0, i64 30" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 86 'getelementptr' 'reg_file_7_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%reg_file_7_0_addr_7 = getelementptr i16 %reg_file_7_0, i64 0, i64 30" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 87 'getelementptr' 'reg_file_7_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%reg_file_7_1_addr_8 = getelementptr i16 %reg_file_7_1, i64 0, i64 29" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 88 'getelementptr' 'reg_file_7_1_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%reg_file_7_0_addr_8 = getelementptr i16 %reg_file_7_0, i64 0, i64 29" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 89 'getelementptr' 'reg_file_7_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%reg_file_7_1_addr_9 = getelementptr i16 %reg_file_7_1, i64 0, i64 28" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 90 'getelementptr' 'reg_file_7_1_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%reg_file_7_0_addr_9 = getelementptr i16 %reg_file_7_0, i64 0, i64 28" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 91 'getelementptr' 'reg_file_7_0_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%reg_file_7_1_addr_10 = getelementptr i16 %reg_file_7_1, i64 0, i64 27" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 92 'getelementptr' 'reg_file_7_1_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%reg_file_7_0_addr_10 = getelementptr i16 %reg_file_7_0, i64 0, i64 27" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 93 'getelementptr' 'reg_file_7_0_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%reg_file_7_1_addr_11 = getelementptr i16 %reg_file_7_1, i64 0, i64 26" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 94 'getelementptr' 'reg_file_7_1_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%reg_file_7_0_addr_11 = getelementptr i16 %reg_file_7_0, i64 0, i64 26" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 95 'getelementptr' 'reg_file_7_0_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%reg_file_7_1_addr_12 = getelementptr i16 %reg_file_7_1, i64 0, i64 25" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 96 'getelementptr' 'reg_file_7_1_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%reg_file_7_0_addr_12 = getelementptr i16 %reg_file_7_0, i64 0, i64 25" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 97 'getelementptr' 'reg_file_7_0_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%reg_file_7_1_addr_13 = getelementptr i16 %reg_file_7_1, i64 0, i64 24" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 98 'getelementptr' 'reg_file_7_1_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%reg_file_7_0_addr_13 = getelementptr i16 %reg_file_7_0, i64 0, i64 24" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 99 'getelementptr' 'reg_file_7_0_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%reg_file_7_1_addr_14 = getelementptr i16 %reg_file_7_1, i64 0, i64 23" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 100 'getelementptr' 'reg_file_7_1_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%reg_file_7_0_addr_14 = getelementptr i16 %reg_file_7_0, i64 0, i64 23" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 101 'getelementptr' 'reg_file_7_0_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%reg_file_7_1_addr_15 = getelementptr i16 %reg_file_7_1, i64 0, i64 22" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 102 'getelementptr' 'reg_file_7_1_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%reg_file_7_0_addr_15 = getelementptr i16 %reg_file_7_0, i64 0, i64 22" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 103 'getelementptr' 'reg_file_7_0_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%reg_file_7_1_addr_16 = getelementptr i16 %reg_file_7_1, i64 0, i64 21" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 104 'getelementptr' 'reg_file_7_1_addr_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%reg_file_7_0_addr_16 = getelementptr i16 %reg_file_7_0, i64 0, i64 21" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 105 'getelementptr' 'reg_file_7_0_addr_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%reg_file_7_1_addr_17 = getelementptr i16 %reg_file_7_1, i64 0, i64 20" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 106 'getelementptr' 'reg_file_7_1_addr_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%reg_file_7_0_addr_17 = getelementptr i16 %reg_file_7_0, i64 0, i64 20" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 107 'getelementptr' 'reg_file_7_0_addr_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%reg_file_7_1_addr_18 = getelementptr i16 %reg_file_7_1, i64 0, i64 19" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 108 'getelementptr' 'reg_file_7_1_addr_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%reg_file_7_0_addr_18 = getelementptr i16 %reg_file_7_0, i64 0, i64 19" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 109 'getelementptr' 'reg_file_7_0_addr_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%reg_file_7_1_addr_19 = getelementptr i16 %reg_file_7_1, i64 0, i64 18" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 110 'getelementptr' 'reg_file_7_1_addr_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%reg_file_7_0_addr_19 = getelementptr i16 %reg_file_7_0, i64 0, i64 18" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 111 'getelementptr' 'reg_file_7_0_addr_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%reg_file_7_1_addr_20 = getelementptr i16 %reg_file_7_1, i64 0, i64 17" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 112 'getelementptr' 'reg_file_7_1_addr_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%reg_file_7_0_addr_20 = getelementptr i16 %reg_file_7_0, i64 0, i64 17" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 113 'getelementptr' 'reg_file_7_0_addr_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%reg_file_7_1_addr_21 = getelementptr i16 %reg_file_7_1, i64 0, i64 16" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 114 'getelementptr' 'reg_file_7_1_addr_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%reg_file_7_0_addr_21 = getelementptr i16 %reg_file_7_0, i64 0, i64 16" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 115 'getelementptr' 'reg_file_7_0_addr_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%reg_file_7_1_addr_22 = getelementptr i16 %reg_file_7_1, i64 0, i64 15" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 116 'getelementptr' 'reg_file_7_1_addr_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%reg_file_7_0_addr_22 = getelementptr i16 %reg_file_7_0, i64 0, i64 15" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 117 'getelementptr' 'reg_file_7_0_addr_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%reg_file_7_1_addr_23 = getelementptr i16 %reg_file_7_1, i64 0, i64 14" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 118 'getelementptr' 'reg_file_7_1_addr_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%reg_file_7_0_addr_23 = getelementptr i16 %reg_file_7_0, i64 0, i64 14" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 119 'getelementptr' 'reg_file_7_0_addr_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%reg_file_7_1_addr_24 = getelementptr i16 %reg_file_7_1, i64 0, i64 13" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 120 'getelementptr' 'reg_file_7_1_addr_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%reg_file_7_0_addr_24 = getelementptr i16 %reg_file_7_0, i64 0, i64 13" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 121 'getelementptr' 'reg_file_7_0_addr_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%reg_file_7_1_addr_25 = getelementptr i16 %reg_file_7_1, i64 0, i64 12" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 122 'getelementptr' 'reg_file_7_1_addr_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%reg_file_7_0_addr_25 = getelementptr i16 %reg_file_7_0, i64 0, i64 12" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 123 'getelementptr' 'reg_file_7_0_addr_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%reg_file_7_1_addr_26 = getelementptr i16 %reg_file_7_1, i64 0, i64 11" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 124 'getelementptr' 'reg_file_7_1_addr_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%reg_file_7_0_addr_26 = getelementptr i16 %reg_file_7_0, i64 0, i64 11" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 125 'getelementptr' 'reg_file_7_0_addr_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%reg_file_7_1_addr_27 = getelementptr i16 %reg_file_7_1, i64 0, i64 10" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 126 'getelementptr' 'reg_file_7_1_addr_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%reg_file_7_0_addr_27 = getelementptr i16 %reg_file_7_0, i64 0, i64 10" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 127 'getelementptr' 'reg_file_7_0_addr_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%reg_file_7_1_addr_28 = getelementptr i16 %reg_file_7_1, i64 0, i64 9" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 128 'getelementptr' 'reg_file_7_1_addr_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%reg_file_7_0_addr_28 = getelementptr i16 %reg_file_7_0, i64 0, i64 9" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 129 'getelementptr' 'reg_file_7_0_addr_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%reg_file_7_1_addr_29 = getelementptr i16 %reg_file_7_1, i64 0, i64 8" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 130 'getelementptr' 'reg_file_7_1_addr_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%reg_file_7_0_addr_29 = getelementptr i16 %reg_file_7_0, i64 0, i64 8" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 131 'getelementptr' 'reg_file_7_0_addr_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%reg_file_7_1_addr_30 = getelementptr i16 %reg_file_7_1, i64 0, i64 7" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 132 'getelementptr' 'reg_file_7_1_addr_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%reg_file_7_0_addr_30 = getelementptr i16 %reg_file_7_0, i64 0, i64 7" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 133 'getelementptr' 'reg_file_7_0_addr_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%reg_file_7_1_addr_31 = getelementptr i16 %reg_file_7_1, i64 0, i64 6" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 134 'getelementptr' 'reg_file_7_1_addr_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%reg_file_7_0_addr_31 = getelementptr i16 %reg_file_7_0, i64 0, i64 6" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 135 'getelementptr' 'reg_file_7_0_addr_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%reg_file_7_1_addr_32 = getelementptr i16 %reg_file_7_1, i64 0, i64 5" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 136 'getelementptr' 'reg_file_7_1_addr_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%reg_file_7_0_addr_32 = getelementptr i16 %reg_file_7_0, i64 0, i64 5" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 137 'getelementptr' 'reg_file_7_0_addr_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%reg_file_7_1_addr_33 = getelementptr i16 %reg_file_7_1, i64 0, i64 4" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 138 'getelementptr' 'reg_file_7_1_addr_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%reg_file_7_0_addr_33 = getelementptr i16 %reg_file_7_0, i64 0, i64 4" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 139 'getelementptr' 'reg_file_7_0_addr_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%reg_file_7_1_addr_34 = getelementptr i16 %reg_file_7_1, i64 0, i64 3" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 140 'getelementptr' 'reg_file_7_1_addr_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%reg_file_7_0_addr_34 = getelementptr i16 %reg_file_7_0, i64 0, i64 3" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 141 'getelementptr' 'reg_file_7_0_addr_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%reg_file_7_1_addr_35 = getelementptr i16 %reg_file_7_1, i64 0, i64 2" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 142 'getelementptr' 'reg_file_7_1_addr_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%reg_file_7_0_addr_35 = getelementptr i16 %reg_file_7_0, i64 0, i64 2" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 143 'getelementptr' 'reg_file_7_0_addr_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%reg_file_7_1_addr_36 = getelementptr i16 %reg_file_7_1, i64 0, i64 1" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 144 'getelementptr' 'reg_file_7_1_addr_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%reg_file_7_0_addr_36 = getelementptr i16 %reg_file_7_0, i64 0, i64 1" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 145 'getelementptr' 'reg_file_7_0_addr_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%reg_file_7_1_addr_37 = getelementptr i16 %reg_file_7_1, i64 0, i64 0" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 146 'getelementptr' 'reg_file_7_1_addr_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%reg_file_7_0_addr_37 = getelementptr i16 %reg_file_7_0, i64 0, i64 0" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 147 'getelementptr' 'reg_file_7_0_addr_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 148 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.81ns)   --->   "%icmp_ln139 = icmp_eq  i7 %j, i7 64" [gemv-max-sharing/src/correlation.cpp:139]   --->   Operation 149 'icmp' 'icmp_ln139' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 150 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.77ns)   --->   "%add_ln139 = add i7 %j, i7 1" [gemv-max-sharing/src/correlation.cpp:139]   --->   Operation 151 'add' 'add_ln139' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln139 = br i1 %icmp_ln139, void %fpga_resource_limit_hint.for.inc26.1_begin, void %for.end31.exitStub" [gemv-max-sharing/src/correlation.cpp:139]   --->   Operation 152 'br' 'br_ln139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %j, i32 1, i32 6" [gemv-max-sharing/src/correlation.cpp:140]   --->   Operation 153 'partselect' 'lshr_ln5' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i6 %lshr_ln5" [gemv-max-sharing/src/correlation.cpp:140]   --->   Operation 154 'zext' 'zext_ln140' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln140_6 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %j, i32 1, i32 5" [gemv-max-sharing/src/correlation.cpp:140]   --->   Operation 155 'partselect' 'trunc_ln140_6' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%reg_file_6_0_addr = getelementptr i16 %reg_file_6_0, i64 0, i64 %zext_ln140" [gemv-max-sharing/src/correlation.cpp:140]   --->   Operation 156 'getelementptr' 'reg_file_6_0_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%reg_file_6_1_addr = getelementptr i16 %reg_file_6_1, i64 0, i64 %zext_ln140" [gemv-max-sharing/src/correlation.cpp:140]   --->   Operation 157 'getelementptr' 'reg_file_6_1_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln140 = trunc i7 %j" [gemv-max-sharing/src/correlation.cpp:140]   --->   Operation 158 'trunc' 'trunc_ln140' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 159 [2/2] (1.23ns)   --->   "%reg_file_6_0_load = load i11 %reg_file_6_0_addr" [gemv-max-sharing/src/correlation.cpp:140]   --->   Operation 159 'load' 'reg_file_6_0_load' <Predicate = (!icmp_ln139)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 160 [2/2] (1.23ns)   --->   "%reg_file_6_1_load = load i11 %reg_file_6_1_addr" [gemv-max-sharing/src/correlation.cpp:140]   --->   Operation 160 'load' 'reg_file_6_1_load' <Predicate = (!icmp_ln139)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 161 'getelementptr' 'reg_file_2_0_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 162 'getelementptr' 'reg_file_2_1_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 163 [2/2] (1.23ns)   --->   "%reg_file_2_0_load = load i11 %reg_file_2_0_addr" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 163 'load' 'reg_file_2_0_load' <Predicate = (!icmp_ln139)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 164 [2/2] (1.23ns)   --->   "%reg_file_2_1_load = load i11 %reg_file_2_1_addr" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 164 'load' 'reg_file_2_1_load' <Predicate = (!icmp_ln139)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 165 [2/2] (1.23ns)   --->   "%reg_file_7_0_load = load i11 %reg_file_7_0_addr_37" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 165 'load' 'reg_file_7_0_load' <Predicate = (!icmp_ln139)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 166 [2/2] (1.23ns)   --->   "%reg_file_7_1_load = load i11 %reg_file_7_1_addr_37" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 166 'load' 'reg_file_7_1_load' <Predicate = (!icmp_ln139)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln145_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %trunc_ln140_6" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 167 'bitconcatenate' 'zext_ln145_cast' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i6 %zext_ln145_cast" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 168 'zext' 'zext_ln145' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_1 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 169 'getelementptr' 'reg_file_2_0_addr_1' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_1 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 170 'getelementptr' 'reg_file_2_1_addr_1' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_1 : Operation 171 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_1 = load i11 %reg_file_2_0_addr_1" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 171 'load' 'reg_file_2_0_load_1' <Predicate = (!icmp_ln139)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 172 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_1 = load i11 %reg_file_2_1_addr_1" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 172 'load' 'reg_file_2_1_load_1' <Predicate = (!icmp_ln139)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 173 [2/2] (1.23ns)   --->   "%reg_file_7_0_load_4 = load i11 %reg_file_7_0_addr_36" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 173 'load' 'reg_file_7_0_load_4' <Predicate = (!icmp_ln139)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 174 [2/2] (1.23ns)   --->   "%reg_file_7_1_load_4 = load i11 %reg_file_7_1_addr_36" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 174 'load' 'reg_file_7_1_load_4' <Predicate = (!icmp_ln139)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 175 [1/1] (0.42ns)   --->   "%store_ln139 = store i7 %add_ln139, i7 %j_4" [gemv-max-sharing/src/correlation.cpp:139]   --->   Operation 175 'store' 'store_ln139' <Predicate = (!icmp_ln139)> <Delay = 0.42>
ST_1 : Operation 1581 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 1581 'ret' 'ret_ln0' <Predicate = (icmp_ln139)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.38>
ST_2 : Operation 176 [1/2] (1.23ns)   --->   "%reg_file_6_0_load = load i11 %reg_file_6_0_addr" [gemv-max-sharing/src/correlation.cpp:140]   --->   Operation 176 'load' 'reg_file_6_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 177 [1/2] (1.23ns)   --->   "%reg_file_6_1_load = load i11 %reg_file_6_1_addr" [gemv-max-sharing/src/correlation.cpp:140]   --->   Operation 177 'load' 'reg_file_6_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 178 [1/1] (0.42ns)   --->   "%tmp_s = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_6_0_load, i16 %reg_file_6_1_load, i1 %trunc_ln140" [gemv-max-sharing/src/correlation.cpp:140]   --->   Operation 178 'mux' 'tmp_s' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [2/2] (4.72ns)   --->   "%tmp = hmul i16 %reg_file_0_0_load_read, i16 %tmp_s" [gemv-max-sharing/src/correlation.cpp:140]   --->   Operation 179 'hmul' 'tmp' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 180 [1/2] (1.23ns)   --->   "%reg_file_2_0_load = load i11 %reg_file_2_0_addr" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 180 'load' 'reg_file_2_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 181 [1/2] (1.23ns)   --->   "%reg_file_2_1_load = load i11 %reg_file_2_1_addr" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 181 'load' 'reg_file_2_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 182 [1/1] (0.42ns)   --->   "%tmp_35 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load, i16 %reg_file_2_1_load, i1 %trunc_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 182 'mux' 'tmp_35' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 183 [1/2] (1.23ns)   --->   "%reg_file_7_0_load = load i11 %reg_file_7_0_addr_37" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 183 'load' 'reg_file_7_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 184 [1/2] (1.23ns)   --->   "%reg_file_7_1_load = load i11 %reg_file_7_1_addr_37" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 184 'load' 'reg_file_7_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 185 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_1 = load i11 %reg_file_2_0_addr_1" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 185 'load' 'reg_file_2_0_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 186 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_1 = load i11 %reg_file_2_1_addr_1" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 186 'load' 'reg_file_2_1_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 187 [1/1] (0.42ns)   --->   "%tmp_36_1 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_1, i16 %reg_file_2_1_load_1, i1 %trunc_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 187 'mux' 'tmp_36_1' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln145_1_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 1, i6 %lshr_ln5" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 188 'bitconcatenate' 'zext_ln145_1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln145_1 = zext i7 %zext_ln145_1_cast" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 189 'zext' 'zext_ln145_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_2 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_1" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 190 'getelementptr' 'reg_file_2_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_2 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_1" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 191 'getelementptr' 'reg_file_2_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 192 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_2 = load i11 %reg_file_2_0_addr_2" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 192 'load' 'reg_file_2_0_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 193 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_2 = load i11 %reg_file_2_1_addr_2" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 193 'load' 'reg_file_2_1_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 194 [1/2] (1.23ns)   --->   "%reg_file_7_0_load_4 = load i11 %reg_file_7_0_addr_36" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 194 'load' 'reg_file_7_0_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 195 [1/2] (1.23ns)   --->   "%reg_file_7_1_load_4 = load i11 %reg_file_7_1_addr_36" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 195 'load' 'reg_file_7_1_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 196 [1/1] (0.35ns)   --->   "%xor_ln145 = xor i6 %lshr_ln5, i6 32" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 196 'xor' 'xor_ln145' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln145 = sext i6 %xor_ln145" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 197 'sext' 'sext_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln145_2 = zext i7 %sext_ln145" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 198 'zext' 'zext_ln145_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_3 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_2" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 199 'getelementptr' 'reg_file_2_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_3 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_2" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 200 'getelementptr' 'reg_file_2_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 201 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_3 = load i11 %reg_file_2_0_addr_3" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 201 'load' 'reg_file_2_0_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 202 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_3 = load i11 %reg_file_2_1_addr_3" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 202 'load' 'reg_file_2_1_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 203 [2/2] (1.23ns)   --->   "%reg_file_7_0_load_5 = load i11 %reg_file_7_0_addr_35" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 203 'load' 'reg_file_7_0_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 204 [2/2] (1.23ns)   --->   "%reg_file_7_1_load_5 = load i11 %reg_file_7_1_addr_35" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 204 'load' 'reg_file_7_1_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 205 [2/2] (1.23ns)   --->   "%reg_file_7_0_load_6 = load i11 %reg_file_7_0_addr_34" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 205 'load' 'reg_file_7_0_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 206 [2/2] (1.23ns)   --->   "%reg_file_7_1_load_6 = load i11 %reg_file_7_1_addr_34" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 206 'load' 'reg_file_7_1_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>

State 3 <SV = 2> <Delay = 4.72>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln140_5 = zext i6 %lshr_ln5" [gemv-max-sharing/src/correlation.cpp:140]   --->   Operation 207 'zext' 'zext_ln140_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln140_2 = zext i6 %lshr_ln5" [gemv-max-sharing/src/correlation.cpp:140]   --->   Operation 208 'zext' 'zext_ln140_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 209 [1/2] (4.72ns)   --->   "%tmp = hmul i16 %reg_file_0_0_load_read, i16 %tmp_s" [gemv-max-sharing/src/correlation.cpp:140]   --->   Operation 209 'hmul' 'tmp' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 210 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_2 = load i11 %reg_file_2_0_addr_2" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 210 'load' 'reg_file_2_0_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 211 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_2 = load i11 %reg_file_2_1_addr_2" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 211 'load' 'reg_file_2_1_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 212 [1/1] (0.42ns)   --->   "%tmp_36_2 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_2, i16 %reg_file_2_1_load_2, i1 %trunc_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 212 'mux' 'tmp_36_2' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 213 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_3 = load i11 %reg_file_2_0_addr_3" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 213 'load' 'reg_file_2_0_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 214 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_3 = load i11 %reg_file_2_1_addr_3" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 214 'load' 'reg_file_2_1_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 215 [1/1] (0.42ns)   --->   "%tmp_36_3 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_3, i16 %reg_file_2_1_load_3, i1 %trunc_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 215 'mux' 'tmp_36_3' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln145_3_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %zext_ln140_5" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 216 'bitconcatenate' 'zext_ln145_3_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln145_3 = zext i8 %zext_ln145_3_cast" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 217 'zext' 'zext_ln145_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_4 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_3" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 218 'getelementptr' 'reg_file_2_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_4 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_3" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 219 'getelementptr' 'reg_file_2_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 220 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_4 = load i11 %reg_file_2_0_addr_4" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 220 'load' 'reg_file_2_0_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 221 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_4 = load i11 %reg_file_2_1_addr_4" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 221 'load' 'reg_file_2_1_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 222 [1/2] (1.23ns)   --->   "%reg_file_7_0_load_5 = load i11 %reg_file_7_0_addr_35" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 222 'load' 'reg_file_7_0_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 223 [1/2] (1.23ns)   --->   "%reg_file_7_1_load_5 = load i11 %reg_file_7_1_addr_35" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 223 'load' 'reg_file_7_1_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 224 [1/1] (0.76ns)   --->   "%add_ln145 = add i8 %zext_ln140_2, i8 160" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 224 'add' 'add_ln145' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln145_4 = zext i8 %add_ln145" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 225 'zext' 'zext_ln145_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_5 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_4" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 226 'getelementptr' 'reg_file_2_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_5 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_4" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 227 'getelementptr' 'reg_file_2_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 228 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_5 = load i11 %reg_file_2_0_addr_5" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 228 'load' 'reg_file_2_0_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 229 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_5 = load i11 %reg_file_2_1_addr_5" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 229 'load' 'reg_file_2_1_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 230 [1/2] (1.23ns)   --->   "%reg_file_7_0_load_6 = load i11 %reg_file_7_0_addr_34" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 230 'load' 'reg_file_7_0_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 231 [1/2] (1.23ns)   --->   "%reg_file_7_1_load_6 = load i11 %reg_file_7_1_addr_34" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 231 'load' 'reg_file_7_1_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 232 [2/2] (1.23ns)   --->   "%reg_file_7_0_load_7 = load i11 %reg_file_7_0_addr_33" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 232 'load' 'reg_file_7_0_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 233 [2/2] (1.23ns)   --->   "%reg_file_7_1_load_7 = load i11 %reg_file_7_1_addr_33" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 233 'load' 'reg_file_7_1_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 234 [2/2] (1.23ns)   --->   "%reg_file_7_0_load_8 = load i11 %reg_file_7_0_addr_32" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 234 'load' 'reg_file_7_0_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 235 [2/2] (1.23ns)   --->   "%reg_file_7_1_load_8 = load i11 %reg_file_7_1_addr_32" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 235 'load' 'reg_file_7_1_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>

State 4 <SV = 3> <Delay = 4.72>
ST_4 : Operation 236 [2/2] (4.72ns)   --->   "%mul2 = hmul i16 %tmp_35, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 236 'hmul' 'mul2' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 237 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_4 = load i11 %reg_file_2_0_addr_4" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 237 'load' 'reg_file_2_0_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 238 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_4 = load i11 %reg_file_2_1_addr_4" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 238 'load' 'reg_file_2_1_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 239 [1/1] (0.42ns)   --->   "%tmp_36_4 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_4, i16 %reg_file_2_1_load_4, i1 %trunc_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 239 'mux' 'tmp_36_4' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 240 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_5 = load i11 %reg_file_2_0_addr_5" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 240 'load' 'reg_file_2_0_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 241 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_5 = load i11 %reg_file_2_1_addr_5" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 241 'load' 'reg_file_2_1_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 242 [1/1] (0.42ns)   --->   "%tmp_36_5 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_5, i16 %reg_file_2_1_load_5, i1 %trunc_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 242 'mux' 'tmp_36_5' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln145_1 = sext i7 %zext_ln145_1_cast" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 243 'sext' 'sext_ln145_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln145_5 = zext i8 %sext_ln145_1" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 244 'zext' 'zext_ln145_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 245 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_6 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_5" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 245 'getelementptr' 'reg_file_2_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 246 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_6 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_5" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 246 'getelementptr' 'reg_file_2_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 247 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_6 = load i11 %reg_file_2_0_addr_6" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 247 'load' 'reg_file_2_0_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 248 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_6 = load i11 %reg_file_2_1_addr_6" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 248 'load' 'reg_file_2_1_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln145_2 = sext i6 %xor_ln145" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 249 'sext' 'sext_ln145_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln145_6 = zext i8 %sext_ln145_2" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 250 'zext' 'zext_ln145_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 251 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_7 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_6" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 251 'getelementptr' 'reg_file_2_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 252 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_7 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_6" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 252 'getelementptr' 'reg_file_2_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 253 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_7 = load i11 %reg_file_2_0_addr_7" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 253 'load' 'reg_file_2_0_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 254 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_7 = load i11 %reg_file_2_1_addr_7" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 254 'load' 'reg_file_2_1_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 255 [1/2] (1.23ns)   --->   "%reg_file_7_0_load_7 = load i11 %reg_file_7_0_addr_33" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 255 'load' 'reg_file_7_0_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 256 [1/2] (1.23ns)   --->   "%reg_file_7_1_load_7 = load i11 %reg_file_7_1_addr_33" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 256 'load' 'reg_file_7_1_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 257 [1/2] (1.23ns)   --->   "%reg_file_7_0_load_8 = load i11 %reg_file_7_0_addr_32" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 257 'load' 'reg_file_7_0_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 258 [1/2] (1.23ns)   --->   "%reg_file_7_1_load_8 = load i11 %reg_file_7_1_addr_32" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 258 'load' 'reg_file_7_1_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 259 [2/2] (1.23ns)   --->   "%reg_file_7_0_load_9 = load i11 %reg_file_7_0_addr_31" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 259 'load' 'reg_file_7_0_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 260 [2/2] (1.23ns)   --->   "%reg_file_7_1_load_9 = load i11 %reg_file_7_1_addr_31" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 260 'load' 'reg_file_7_1_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 261 [2/2] (1.23ns)   --->   "%reg_file_7_0_load_10 = load i11 %reg_file_7_0_addr_30" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 261 'load' 'reg_file_7_0_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 262 [2/2] (1.23ns)   --->   "%reg_file_7_1_load_10 = load i11 %reg_file_7_1_addr_30" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 262 'load' 'reg_file_7_1_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>

State 5 <SV = 4> <Delay = 4.72>
ST_5 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln140_3 = zext i6 %lshr_ln5" [gemv-max-sharing/src/correlation.cpp:140]   --->   Operation 263 'zext' 'zext_ln140_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 264 [1/2] (4.72ns)   --->   "%mul2 = hmul i16 %tmp_35, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 264 'hmul' 'mul2' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 265 [2/2] (4.72ns)   --->   "%mul2_1 = hmul i16 %tmp_36_1, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 265 'hmul' 'mul2_1' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 266 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_6 = load i11 %reg_file_2_0_addr_6" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 266 'load' 'reg_file_2_0_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 267 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_6 = load i11 %reg_file_2_1_addr_6" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 267 'load' 'reg_file_2_1_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 268 [1/1] (0.42ns)   --->   "%tmp_36_6 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_6, i16 %reg_file_2_1_load_6, i1 %trunc_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 268 'mux' 'tmp_36_6' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 269 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_7 = load i11 %reg_file_2_0_addr_7" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 269 'load' 'reg_file_2_0_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 270 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_7 = load i11 %reg_file_2_1_addr_7" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 270 'load' 'reg_file_2_1_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 271 [1/1] (0.42ns)   --->   "%tmp_36_7 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_7, i16 %reg_file_2_1_load_7, i1 %trunc_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 271 'mux' 'tmp_36_7' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln145_7_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 2, i7 %zext_ln140_5" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 272 'bitconcatenate' 'zext_ln145_7_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln145_7 = zext i9 %zext_ln145_7_cast" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 273 'zext' 'zext_ln145_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 274 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_8 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_7" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 274 'getelementptr' 'reg_file_2_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 275 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_8 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_7" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 275 'getelementptr' 'reg_file_2_1_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 276 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_8 = load i11 %reg_file_2_0_addr_8" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 276 'load' 'reg_file_2_0_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 277 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_8 = load i11 %reg_file_2_1_addr_8" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 277 'load' 'reg_file_2_1_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 278 [1/1] (0.77ns)   --->   "%add_ln145_1 = add i9 %zext_ln140_3, i9 288" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 278 'add' 'add_ln145_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln145_8 = zext i9 %add_ln145_1" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 279 'zext' 'zext_ln145_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 280 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_9 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_8" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 280 'getelementptr' 'reg_file_2_0_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 281 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_9 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_8" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 281 'getelementptr' 'reg_file_2_1_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 282 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_9 = load i11 %reg_file_2_0_addr_9" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 282 'load' 'reg_file_2_0_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 283 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_9 = load i11 %reg_file_2_1_addr_9" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 283 'load' 'reg_file_2_1_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 284 [1/2] (1.23ns)   --->   "%reg_file_7_0_load_9 = load i11 %reg_file_7_0_addr_31" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 284 'load' 'reg_file_7_0_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 285 [1/2] (1.23ns)   --->   "%reg_file_7_1_load_9 = load i11 %reg_file_7_1_addr_31" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 285 'load' 'reg_file_7_1_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 286 [1/2] (1.23ns)   --->   "%reg_file_7_0_load_10 = load i11 %reg_file_7_0_addr_30" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 286 'load' 'reg_file_7_0_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 287 [1/2] (1.23ns)   --->   "%reg_file_7_1_load_10 = load i11 %reg_file_7_1_addr_30" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 287 'load' 'reg_file_7_1_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 288 [2/2] (1.23ns)   --->   "%reg_file_7_0_load_11 = load i11 %reg_file_7_0_addr_29" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 288 'load' 'reg_file_7_0_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 289 [2/2] (1.23ns)   --->   "%reg_file_7_1_load_11 = load i11 %reg_file_7_1_addr_29" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 289 'load' 'reg_file_7_1_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 290 [2/2] (1.23ns)   --->   "%reg_file_7_0_load_12 = load i11 %reg_file_7_0_addr_28" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 290 'load' 'reg_file_7_0_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 291 [2/2] (1.23ns)   --->   "%reg_file_7_1_load_12 = load i11 %reg_file_7_1_addr_28" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 291 'load' 'reg_file_7_1_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>

State 6 <SV = 5> <Delay = 5.90>
ST_6 : Operation 292 [2/2] (5.90ns)   --->   "%add = hadd i16 %reg_file_7_0_load, i16 %mul2" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 292 'hadd' 'add' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 293 [1/2] (4.72ns)   --->   "%mul2_1 = hmul i16 %tmp_36_1, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 293 'hmul' 'mul2_1' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 294 [2/2] (4.72ns)   --->   "%mul2_2 = hmul i16 %tmp_36_2, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 294 'hmul' 'mul2_2' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 295 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_8 = load i11 %reg_file_2_0_addr_8" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 295 'load' 'reg_file_2_0_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_6 : Operation 296 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_8 = load i11 %reg_file_2_1_addr_8" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 296 'load' 'reg_file_2_1_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_6 : Operation 297 [1/1] (0.42ns)   --->   "%tmp_36_8 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_8, i16 %reg_file_2_1_load_8, i1 %trunc_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 297 'mux' 'tmp_36_8' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 298 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_9 = load i11 %reg_file_2_0_addr_9" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 298 'load' 'reg_file_2_0_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_6 : Operation 299 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_9 = load i11 %reg_file_2_1_addr_9" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 299 'load' 'reg_file_2_1_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_6 : Operation 300 [1/1] (0.42ns)   --->   "%tmp_36_9 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_9, i16 %reg_file_2_1_load_9, i1 %trunc_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 300 'mux' 'tmp_36_9' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln145_9_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 5, i6 %lshr_ln5" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 301 'bitconcatenate' 'zext_ln145_9_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln145_9 = zext i9 %zext_ln145_9_cast" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 302 'zext' 'zext_ln145_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 303 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_10 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_9" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 303 'getelementptr' 'reg_file_2_0_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 304 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_10 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_9" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 304 'getelementptr' 'reg_file_2_1_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 305 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_10 = load i11 %reg_file_2_0_addr_10" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 305 'load' 'reg_file_2_0_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_6 : Operation 306 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_10 = load i11 %reg_file_2_1_addr_10" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 306 'load' 'reg_file_2_1_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_6 : Operation 307 [1/1] (0.77ns)   --->   "%add_ln145_2 = add i9 %zext_ln140_3, i9 352" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 307 'add' 'add_ln145_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln145_10 = zext i9 %add_ln145_2" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 308 'zext' 'zext_ln145_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 309 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_11 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_10" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 309 'getelementptr' 'reg_file_2_0_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 310 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_11 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_10" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 310 'getelementptr' 'reg_file_2_1_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 311 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_11 = load i11 %reg_file_2_0_addr_11" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 311 'load' 'reg_file_2_0_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_6 : Operation 312 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_11 = load i11 %reg_file_2_1_addr_11" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 312 'load' 'reg_file_2_1_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_6 : Operation 313 [1/2] (1.23ns)   --->   "%reg_file_7_0_load_11 = load i11 %reg_file_7_0_addr_29" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 313 'load' 'reg_file_7_0_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_6 : Operation 314 [1/2] (1.23ns)   --->   "%reg_file_7_1_load_11 = load i11 %reg_file_7_1_addr_29" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 314 'load' 'reg_file_7_1_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_6 : Operation 315 [1/2] (1.23ns)   --->   "%reg_file_7_0_load_12 = load i11 %reg_file_7_0_addr_28" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 315 'load' 'reg_file_7_0_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_6 : Operation 316 [1/2] (1.23ns)   --->   "%reg_file_7_1_load_12 = load i11 %reg_file_7_1_addr_28" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 316 'load' 'reg_file_7_1_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_6 : Operation 317 [2/2] (1.23ns)   --->   "%reg_file_7_0_load_13 = load i11 %reg_file_7_0_addr_27" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 317 'load' 'reg_file_7_0_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_6 : Operation 318 [2/2] (1.23ns)   --->   "%reg_file_7_1_load_13 = load i11 %reg_file_7_1_addr_27" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 318 'load' 'reg_file_7_1_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_6 : Operation 319 [2/2] (1.23ns)   --->   "%reg_file_7_0_load_14 = load i11 %reg_file_7_0_addr_26" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 319 'load' 'reg_file_7_0_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_6 : Operation 320 [2/2] (1.23ns)   --->   "%reg_file_7_1_load_14 = load i11 %reg_file_7_1_addr_26" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 320 'load' 'reg_file_7_1_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>

State 7 <SV = 6> <Delay = 5.90>
ST_7 : Operation 321 [1/2] (5.90ns)   --->   "%add = hadd i16 %reg_file_7_0_load, i16 %mul2" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 321 'hadd' 'add' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 322 [2/2] (5.90ns)   --->   "%add_1 = hadd i16 %reg_file_7_1_load, i16 %mul2_1" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 322 'hadd' 'add_1' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 323 [1/2] (4.72ns)   --->   "%mul2_2 = hmul i16 %tmp_36_2, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 323 'hmul' 'mul2_2' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 324 [2/2] (4.72ns)   --->   "%mul2_3 = hmul i16 %tmp_36_3, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 324 'hmul' 'mul2_3' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 325 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_10 = load i11 %reg_file_2_0_addr_10" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 325 'load' 'reg_file_2_0_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_7 : Operation 326 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_10 = load i11 %reg_file_2_1_addr_10" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 326 'load' 'reg_file_2_1_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_7 : Operation 327 [1/1] (0.42ns)   --->   "%tmp_36_s = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_10, i16 %reg_file_2_1_load_10, i1 %trunc_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 327 'mux' 'tmp_36_s' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 328 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_11 = load i11 %reg_file_2_0_addr_11" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 328 'load' 'reg_file_2_0_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_7 : Operation 329 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_11 = load i11 %reg_file_2_1_addr_11" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 329 'load' 'reg_file_2_1_load_11' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_7 : Operation 330 [1/1] (0.42ns)   --->   "%tmp_36_10 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_11, i16 %reg_file_2_1_load_11, i1 %trunc_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 330 'mux' 'tmp_36_10' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln145_3 = sext i8 %zext_ln145_3_cast" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 331 'sext' 'sext_ln145_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln145_11 = zext i9 %sext_ln145_3" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 332 'zext' 'zext_ln145_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 333 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_12 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_11" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 333 'getelementptr' 'reg_file_2_0_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 334 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_12 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_11" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 334 'getelementptr' 'reg_file_2_1_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 335 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_12 = load i11 %reg_file_2_0_addr_12" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 335 'load' 'reg_file_2_0_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_7 : Operation 336 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_12 = load i11 %reg_file_2_1_addr_12" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 336 'load' 'reg_file_2_1_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_7 : Operation 337 [1/1] (0.00ns)   --->   "%sext_ln145_4 = sext i8 %add_ln145" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 337 'sext' 'sext_ln145_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln145_12 = zext i9 %sext_ln145_4" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 338 'zext' 'zext_ln145_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 339 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_13 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_12" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 339 'getelementptr' 'reg_file_2_0_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 340 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_13 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_12" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 340 'getelementptr' 'reg_file_2_1_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 341 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_13 = load i11 %reg_file_2_0_addr_13" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 341 'load' 'reg_file_2_0_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_7 : Operation 342 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_13 = load i11 %reg_file_2_1_addr_13" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 342 'load' 'reg_file_2_1_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_7 : Operation 343 [1/2] (1.23ns)   --->   "%reg_file_7_0_load_13 = load i11 %reg_file_7_0_addr_27" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 343 'load' 'reg_file_7_0_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_7 : Operation 344 [1/2] (1.23ns)   --->   "%reg_file_7_1_load_13 = load i11 %reg_file_7_1_addr_27" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 344 'load' 'reg_file_7_1_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_7 : Operation 345 [1/2] (1.23ns)   --->   "%reg_file_7_0_load_14 = load i11 %reg_file_7_0_addr_26" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 345 'load' 'reg_file_7_0_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_7 : Operation 346 [1/2] (1.23ns)   --->   "%reg_file_7_1_load_14 = load i11 %reg_file_7_1_addr_26" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 346 'load' 'reg_file_7_1_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_7 : Operation 347 [2/2] (1.23ns)   --->   "%reg_file_7_0_load_15 = load i11 %reg_file_7_0_addr_25" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 347 'load' 'reg_file_7_0_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_7 : Operation 348 [2/2] (1.23ns)   --->   "%reg_file_7_1_load_15 = load i11 %reg_file_7_1_addr_25" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 348 'load' 'reg_file_7_1_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_7 : Operation 349 [2/2] (1.23ns)   --->   "%reg_file_7_0_load_16 = load i11 %reg_file_7_0_addr_24" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 349 'load' 'reg_file_7_0_load_16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_7 : Operation 350 [2/2] (1.23ns)   --->   "%reg_file_7_1_load_16 = load i11 %reg_file_7_1_addr_24" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 350 'load' 'reg_file_7_1_load_16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>

State 8 <SV = 7> <Delay = 5.90>
ST_8 : Operation 351 [1/2] (5.90ns)   --->   "%add_1 = hadd i16 %reg_file_7_1_load, i16 %mul2_1" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 351 'hadd' 'add_1' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 352 [2/2] (5.90ns)   --->   "%add_2 = hadd i16 %reg_file_7_0_load_4, i16 %mul2_2" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 352 'hadd' 'add_2' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 353 [1/2] (4.72ns)   --->   "%mul2_3 = hmul i16 %tmp_36_3, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 353 'hmul' 'mul2_3' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 354 [2/2] (4.72ns)   --->   "%mul2_4 = hmul i16 %tmp_36_4, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 354 'hmul' 'mul2_4' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 355 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_12 = load i11 %reg_file_2_0_addr_12" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 355 'load' 'reg_file_2_0_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_8 : Operation 356 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_12 = load i11 %reg_file_2_1_addr_12" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 356 'load' 'reg_file_2_1_load_12' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_8 : Operation 357 [1/1] (0.42ns)   --->   "%tmp_36_11 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_12, i16 %reg_file_2_1_load_12, i1 %trunc_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 357 'mux' 'tmp_36_11' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 358 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_13 = load i11 %reg_file_2_0_addr_13" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 358 'load' 'reg_file_2_0_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_8 : Operation 359 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_13 = load i11 %reg_file_2_1_addr_13" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 359 'load' 'reg_file_2_1_load_13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_8 : Operation 360 [1/1] (0.42ns)   --->   "%tmp_36_12 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_13, i16 %reg_file_2_1_load_13, i1 %trunc_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 360 'mux' 'tmp_36_12' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 361 [1/1] (0.00ns)   --->   "%sext_ln145_5 = sext i7 %zext_ln145_1_cast" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 361 'sext' 'sext_ln145_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln145_13 = zext i9 %sext_ln145_5" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 362 'zext' 'zext_ln145_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 363 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_14 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_13" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 363 'getelementptr' 'reg_file_2_0_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 364 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_14 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_13" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 364 'getelementptr' 'reg_file_2_1_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 365 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_14 = load i11 %reg_file_2_0_addr_14" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 365 'load' 'reg_file_2_0_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_8 : Operation 366 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_14 = load i11 %reg_file_2_1_addr_14" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 366 'load' 'reg_file_2_1_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_8 : Operation 367 [1/1] (0.00ns)   --->   "%sext_ln145_6 = sext i6 %xor_ln145" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 367 'sext' 'sext_ln145_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln145_14 = zext i9 %sext_ln145_6" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 368 'zext' 'zext_ln145_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 369 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_15 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_14" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 369 'getelementptr' 'reg_file_2_0_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 370 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_15 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_14" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 370 'getelementptr' 'reg_file_2_1_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 371 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_15 = load i11 %reg_file_2_0_addr_15" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 371 'load' 'reg_file_2_0_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_8 : Operation 372 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_15 = load i11 %reg_file_2_1_addr_15" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 372 'load' 'reg_file_2_1_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_8 : Operation 373 [1/2] (1.23ns)   --->   "%reg_file_7_0_load_15 = load i11 %reg_file_7_0_addr_25" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 373 'load' 'reg_file_7_0_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_8 : Operation 374 [1/2] (1.23ns)   --->   "%reg_file_7_1_load_15 = load i11 %reg_file_7_1_addr_25" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 374 'load' 'reg_file_7_1_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_8 : Operation 375 [1/2] (1.23ns)   --->   "%reg_file_7_0_load_16 = load i11 %reg_file_7_0_addr_24" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 375 'load' 'reg_file_7_0_load_16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_8 : Operation 376 [1/2] (1.23ns)   --->   "%reg_file_7_1_load_16 = load i11 %reg_file_7_1_addr_24" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 376 'load' 'reg_file_7_1_load_16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_8 : Operation 377 [2/2] (1.23ns)   --->   "%reg_file_7_0_load_17 = load i11 %reg_file_7_0_addr_23" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 377 'load' 'reg_file_7_0_load_17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_8 : Operation 378 [2/2] (1.23ns)   --->   "%reg_file_7_1_load_17 = load i11 %reg_file_7_1_addr_23" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 378 'load' 'reg_file_7_1_load_17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_8 : Operation 379 [2/2] (1.23ns)   --->   "%reg_file_7_0_load_18 = load i11 %reg_file_7_0_addr_22" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 379 'load' 'reg_file_7_0_load_18' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_8 : Operation 380 [2/2] (1.23ns)   --->   "%reg_file_7_1_load_18 = load i11 %reg_file_7_1_addr_22" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 380 'load' 'reg_file_7_1_load_18' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>

State 9 <SV = 8> <Delay = 5.90>
ST_9 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln140_4 = zext i6 %lshr_ln5" [gemv-max-sharing/src/correlation.cpp:140]   --->   Operation 381 'zext' 'zext_ln140_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 382 [1/2] (5.90ns)   --->   "%add_2 = hadd i16 %reg_file_7_0_load_4, i16 %mul2_2" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 382 'hadd' 'add_2' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 383 [2/2] (5.90ns)   --->   "%add_3 = hadd i16 %reg_file_7_1_load_4, i16 %mul2_3" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 383 'hadd' 'add_3' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 384 [1/2] (4.72ns)   --->   "%mul2_4 = hmul i16 %tmp_36_4, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 384 'hmul' 'mul2_4' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 385 [2/2] (4.72ns)   --->   "%mul2_5 = hmul i16 %tmp_36_5, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 385 'hmul' 'mul2_5' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 386 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_14 = load i11 %reg_file_2_0_addr_14" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 386 'load' 'reg_file_2_0_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_9 : Operation 387 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_14 = load i11 %reg_file_2_1_addr_14" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 387 'load' 'reg_file_2_1_load_14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_9 : Operation 388 [1/1] (0.42ns)   --->   "%tmp_36_13 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_14, i16 %reg_file_2_1_load_14, i1 %trunc_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 388 'mux' 'tmp_36_13' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 389 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_15 = load i11 %reg_file_2_0_addr_15" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 389 'load' 'reg_file_2_0_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_9 : Operation 390 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_15 = load i11 %reg_file_2_1_addr_15" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 390 'load' 'reg_file_2_1_load_15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_9 : Operation 391 [1/1] (0.42ns)   --->   "%tmp_36_14 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_15, i16 %reg_file_2_1_load_15, i1 %trunc_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 391 'mux' 'tmp_36_14' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln145_15_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 4, i7 %zext_ln140_5" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 392 'bitconcatenate' 'zext_ln145_15_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln145_15 = zext i10 %zext_ln145_15_cast" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 393 'zext' 'zext_ln145_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 394 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_16 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_15" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 394 'getelementptr' 'reg_file_2_0_addr_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 395 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_16 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_15" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 395 'getelementptr' 'reg_file_2_1_addr_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 396 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_16 = load i11 %reg_file_2_0_addr_16" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 396 'load' 'reg_file_2_0_load_16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_9 : Operation 397 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_16 = load i11 %reg_file_2_1_addr_16" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 397 'load' 'reg_file_2_1_load_16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_9 : Operation 398 [1/1] (0.78ns)   --->   "%add_ln145_3 = add i10 %zext_ln140_4, i10 544" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 398 'add' 'add_ln145_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln145_16 = zext i10 %add_ln145_3" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 399 'zext' 'zext_ln145_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 400 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_17 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_16" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 400 'getelementptr' 'reg_file_2_0_addr_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 401 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_17 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_16" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 401 'getelementptr' 'reg_file_2_1_addr_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 402 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_17 = load i11 %reg_file_2_0_addr_17" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 402 'load' 'reg_file_2_0_load_17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_9 : Operation 403 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_17 = load i11 %reg_file_2_1_addr_17" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 403 'load' 'reg_file_2_1_load_17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_9 : Operation 404 [1/2] (1.23ns)   --->   "%reg_file_7_0_load_17 = load i11 %reg_file_7_0_addr_23" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 404 'load' 'reg_file_7_0_load_17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_9 : Operation 405 [1/2] (1.23ns)   --->   "%reg_file_7_1_load_17 = load i11 %reg_file_7_1_addr_23" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 405 'load' 'reg_file_7_1_load_17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_9 : Operation 406 [1/2] (1.23ns)   --->   "%reg_file_7_0_load_18 = load i11 %reg_file_7_0_addr_22" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 406 'load' 'reg_file_7_0_load_18' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_9 : Operation 407 [1/2] (1.23ns)   --->   "%reg_file_7_1_load_18 = load i11 %reg_file_7_1_addr_22" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 407 'load' 'reg_file_7_1_load_18' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_9 : Operation 408 [2/2] (1.23ns)   --->   "%reg_file_7_0_load_19 = load i11 %reg_file_7_0_addr_21" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 408 'load' 'reg_file_7_0_load_19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_9 : Operation 409 [2/2] (1.23ns)   --->   "%reg_file_7_1_load_19 = load i11 %reg_file_7_1_addr_21" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 409 'load' 'reg_file_7_1_load_19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_9 : Operation 410 [2/2] (1.23ns)   --->   "%reg_file_7_0_load_20 = load i11 %reg_file_7_0_addr_20" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 410 'load' 'reg_file_7_0_load_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_9 : Operation 411 [2/2] (1.23ns)   --->   "%reg_file_7_1_load_20 = load i11 %reg_file_7_1_addr_20" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 411 'load' 'reg_file_7_1_load_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>

State 10 <SV = 9> <Delay = 5.90>
ST_10 : Operation 412 [1/2] (5.90ns)   --->   "%add_3 = hadd i16 %reg_file_7_1_load_4, i16 %mul2_3" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 412 'hadd' 'add_3' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 413 [2/2] (5.90ns)   --->   "%add_4 = hadd i16 %reg_file_7_0_load_5, i16 %mul2_4" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 413 'hadd' 'add_4' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 414 [1/2] (4.72ns)   --->   "%mul2_5 = hmul i16 %tmp_36_5, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 414 'hmul' 'mul2_5' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 415 [2/2] (4.72ns)   --->   "%mul2_6 = hmul i16 %tmp_36_6, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 415 'hmul' 'mul2_6' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 416 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_16 = load i11 %reg_file_2_0_addr_16" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 416 'load' 'reg_file_2_0_load_16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_10 : Operation 417 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_16 = load i11 %reg_file_2_1_addr_16" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 417 'load' 'reg_file_2_1_load_16' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_10 : Operation 418 [1/1] (0.42ns)   --->   "%tmp_36_15 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_16, i16 %reg_file_2_1_load_16, i1 %trunc_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 418 'mux' 'tmp_36_15' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 419 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_17 = load i11 %reg_file_2_0_addr_17" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 419 'load' 'reg_file_2_0_load_17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_10 : Operation 420 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_17 = load i11 %reg_file_2_1_addr_17" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 420 'load' 'reg_file_2_1_load_17' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_10 : Operation 421 [1/1] (0.42ns)   --->   "%tmp_36_16 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_17, i16 %reg_file_2_1_load_17, i1 %trunc_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 421 'mux' 'tmp_36_16' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln145_17_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 9, i6 %lshr_ln5" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 422 'bitconcatenate' 'zext_ln145_17_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 423 [1/1] (0.00ns)   --->   "%zext_ln145_17 = zext i10 %zext_ln145_17_cast" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 423 'zext' 'zext_ln145_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 424 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_18 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_17" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 424 'getelementptr' 'reg_file_2_0_addr_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 425 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_18 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_17" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 425 'getelementptr' 'reg_file_2_1_addr_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 426 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_18 = load i11 %reg_file_2_0_addr_18" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 426 'load' 'reg_file_2_0_load_18' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_10 : Operation 427 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_18 = load i11 %reg_file_2_1_addr_18" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 427 'load' 'reg_file_2_1_load_18' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_10 : Operation 428 [1/1] (0.78ns)   --->   "%add_ln145_4 = add i10 %zext_ln140_4, i10 608" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 428 'add' 'add_ln145_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 429 [1/1] (0.00ns)   --->   "%zext_ln145_18 = zext i10 %add_ln145_4" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 429 'zext' 'zext_ln145_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 430 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_19 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_18" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 430 'getelementptr' 'reg_file_2_0_addr_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 431 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_19 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_18" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 431 'getelementptr' 'reg_file_2_1_addr_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 432 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_19 = load i11 %reg_file_2_0_addr_19" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 432 'load' 'reg_file_2_0_load_19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_10 : Operation 433 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_19 = load i11 %reg_file_2_1_addr_19" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 433 'load' 'reg_file_2_1_load_19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_10 : Operation 434 [1/2] (1.23ns)   --->   "%reg_file_7_0_load_19 = load i11 %reg_file_7_0_addr_21" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 434 'load' 'reg_file_7_0_load_19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_10 : Operation 435 [1/2] (1.23ns)   --->   "%reg_file_7_1_load_19 = load i11 %reg_file_7_1_addr_21" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 435 'load' 'reg_file_7_1_load_19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_10 : Operation 436 [1/2] (1.23ns)   --->   "%reg_file_7_0_load_20 = load i11 %reg_file_7_0_addr_20" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 436 'load' 'reg_file_7_0_load_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_10 : Operation 437 [1/2] (1.23ns)   --->   "%reg_file_7_1_load_20 = load i11 %reg_file_7_1_addr_20" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 437 'load' 'reg_file_7_1_load_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_10 : Operation 438 [2/2] (1.23ns)   --->   "%reg_file_7_0_load_21 = load i11 %reg_file_7_0_addr_19" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 438 'load' 'reg_file_7_0_load_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_10 : Operation 439 [2/2] (1.23ns)   --->   "%reg_file_7_1_load_21 = load i11 %reg_file_7_1_addr_19" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 439 'load' 'reg_file_7_1_load_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_10 : Operation 440 [2/2] (1.23ns)   --->   "%reg_file_7_0_load_22 = load i11 %reg_file_7_0_addr_18" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 440 'load' 'reg_file_7_0_load_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_10 : Operation 441 [2/2] (1.23ns)   --->   "%reg_file_7_1_load_22 = load i11 %reg_file_7_1_addr_18" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 441 'load' 'reg_file_7_1_load_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>

State 11 <SV = 10> <Delay = 5.90>
ST_11 : Operation 442 [1/2] (5.90ns)   --->   "%add_4 = hadd i16 %reg_file_7_0_load_5, i16 %mul2_4" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 442 'hadd' 'add_4' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 443 [2/2] (5.90ns)   --->   "%add_5 = hadd i16 %reg_file_7_1_load_5, i16 %mul2_5" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 443 'hadd' 'add_5' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 444 [1/2] (4.72ns)   --->   "%mul2_6 = hmul i16 %tmp_36_6, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 444 'hmul' 'mul2_6' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 445 [2/2] (4.72ns)   --->   "%mul2_7 = hmul i16 %tmp_36_7, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 445 'hmul' 'mul2_7' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 446 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_18 = load i11 %reg_file_2_0_addr_18" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 446 'load' 'reg_file_2_0_load_18' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_11 : Operation 447 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_18 = load i11 %reg_file_2_1_addr_18" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 447 'load' 'reg_file_2_1_load_18' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_11 : Operation 448 [1/1] (0.42ns)   --->   "%tmp_36_17 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_18, i16 %reg_file_2_1_load_18, i1 %trunc_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 448 'mux' 'tmp_36_17' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 449 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_19 = load i11 %reg_file_2_0_addr_19" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 449 'load' 'reg_file_2_0_load_19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_11 : Operation 450 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_19 = load i11 %reg_file_2_1_addr_19" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 450 'load' 'reg_file_2_1_load_19' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_11 : Operation 451 [1/1] (0.42ns)   --->   "%tmp_36_18 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_19, i16 %reg_file_2_1_load_19, i1 %trunc_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 451 'mux' 'tmp_36_18' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln145_19_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 5, i7 %zext_ln140_5" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 452 'bitconcatenate' 'zext_ln145_19_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 453 [1/1] (0.00ns)   --->   "%zext_ln145_19 = zext i10 %zext_ln145_19_cast" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 453 'zext' 'zext_ln145_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 454 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_20 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_19" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 454 'getelementptr' 'reg_file_2_0_addr_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 455 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_20 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_19" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 455 'getelementptr' 'reg_file_2_1_addr_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 456 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_20 = load i11 %reg_file_2_0_addr_20" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 456 'load' 'reg_file_2_0_load_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_11 : Operation 457 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_20 = load i11 %reg_file_2_1_addr_20" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 457 'load' 'reg_file_2_1_load_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_11 : Operation 458 [1/1] (0.78ns)   --->   "%add_ln145_5 = add i10 %zext_ln140_4, i10 672" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 458 'add' 'add_ln145_5' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln145_20 = zext i10 %add_ln145_5" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 459 'zext' 'zext_ln145_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 460 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_21 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_20" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 460 'getelementptr' 'reg_file_2_0_addr_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 461 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_21 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_20" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 461 'getelementptr' 'reg_file_2_1_addr_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 462 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_21 = load i11 %reg_file_2_0_addr_21" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 462 'load' 'reg_file_2_0_load_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_11 : Operation 463 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_21 = load i11 %reg_file_2_1_addr_21" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 463 'load' 'reg_file_2_1_load_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_11 : Operation 464 [1/2] (1.23ns)   --->   "%reg_file_7_0_load_21 = load i11 %reg_file_7_0_addr_19" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 464 'load' 'reg_file_7_0_load_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_11 : Operation 465 [1/2] (1.23ns)   --->   "%reg_file_7_1_load_21 = load i11 %reg_file_7_1_addr_19" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 465 'load' 'reg_file_7_1_load_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_11 : Operation 466 [1/2] (1.23ns)   --->   "%reg_file_7_0_load_22 = load i11 %reg_file_7_0_addr_18" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 466 'load' 'reg_file_7_0_load_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_11 : Operation 467 [1/2] (1.23ns)   --->   "%reg_file_7_1_load_22 = load i11 %reg_file_7_1_addr_18" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 467 'load' 'reg_file_7_1_load_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_11 : Operation 468 [2/2] (1.23ns)   --->   "%reg_file_7_0_load_23 = load i11 %reg_file_7_0_addr_17" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 468 'load' 'reg_file_7_0_load_23' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_11 : Operation 469 [2/2] (1.23ns)   --->   "%reg_file_7_1_load_23 = load i11 %reg_file_7_1_addr_17" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 469 'load' 'reg_file_7_1_load_23' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_11 : Operation 470 [2/2] (1.23ns)   --->   "%reg_file_7_0_load_24 = load i11 %reg_file_7_0_addr_16" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 470 'load' 'reg_file_7_0_load_24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_11 : Operation 471 [2/2] (1.23ns)   --->   "%reg_file_7_1_load_24 = load i11 %reg_file_7_1_addr_16" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 471 'load' 'reg_file_7_1_load_24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>

State 12 <SV = 11> <Delay = 5.90>
ST_12 : Operation 472 [1/2] (5.90ns)   --->   "%add_5 = hadd i16 %reg_file_7_1_load_5, i16 %mul2_5" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 472 'hadd' 'add_5' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 473 [2/2] (5.90ns)   --->   "%add_6 = hadd i16 %reg_file_7_0_load_6, i16 %mul2_6" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 473 'hadd' 'add_6' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 474 [1/2] (4.72ns)   --->   "%mul2_7 = hmul i16 %tmp_36_7, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 474 'hmul' 'mul2_7' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 475 [2/2] (4.72ns)   --->   "%mul2_8 = hmul i16 %tmp_36_8, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 475 'hmul' 'mul2_8' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 476 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_20 = load i11 %reg_file_2_0_addr_20" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 476 'load' 'reg_file_2_0_load_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_12 : Operation 477 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_20 = load i11 %reg_file_2_1_addr_20" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 477 'load' 'reg_file_2_1_load_20' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_12 : Operation 478 [1/1] (0.42ns)   --->   "%tmp_36_19 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_20, i16 %reg_file_2_1_load_20, i1 %trunc_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 478 'mux' 'tmp_36_19' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 479 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_21 = load i11 %reg_file_2_0_addr_21" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 479 'load' 'reg_file_2_0_load_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_12 : Operation 480 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_21 = load i11 %reg_file_2_1_addr_21" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 480 'load' 'reg_file_2_1_load_21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_12 : Operation 481 [1/1] (0.42ns)   --->   "%tmp_36_20 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_21, i16 %reg_file_2_1_load_21, i1 %trunc_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 481 'mux' 'tmp_36_20' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 482 [1/1] (0.00ns)   --->   "%zext_ln145_21_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 11, i6 %lshr_ln5" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 482 'bitconcatenate' 'zext_ln145_21_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 483 [1/1] (0.00ns)   --->   "%zext_ln145_21 = zext i10 %zext_ln145_21_cast" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 483 'zext' 'zext_ln145_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 484 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_22 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_21" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 484 'getelementptr' 'reg_file_2_0_addr_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 485 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_22 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_21" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 485 'getelementptr' 'reg_file_2_1_addr_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 486 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_22 = load i11 %reg_file_2_0_addr_22" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 486 'load' 'reg_file_2_0_load_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_12 : Operation 487 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_22 = load i11 %reg_file_2_1_addr_22" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 487 'load' 'reg_file_2_1_load_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_12 : Operation 488 [1/1] (0.78ns)   --->   "%add_ln145_6 = add i10 %zext_ln140_4, i10 736" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 488 'add' 'add_ln145_6' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 489 [1/1] (0.00ns)   --->   "%zext_ln145_22 = zext i10 %add_ln145_6" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 489 'zext' 'zext_ln145_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 490 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_23 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_22" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 490 'getelementptr' 'reg_file_2_0_addr_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 491 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_23 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_22" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 491 'getelementptr' 'reg_file_2_1_addr_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 492 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_23 = load i11 %reg_file_2_0_addr_23" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 492 'load' 'reg_file_2_0_load_23' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_12 : Operation 493 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_23 = load i11 %reg_file_2_1_addr_23" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 493 'load' 'reg_file_2_1_load_23' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_12 : Operation 494 [1/2] (1.23ns)   --->   "%reg_file_7_0_load_23 = load i11 %reg_file_7_0_addr_17" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 494 'load' 'reg_file_7_0_load_23' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_12 : Operation 495 [1/2] (1.23ns)   --->   "%reg_file_7_1_load_23 = load i11 %reg_file_7_1_addr_17" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 495 'load' 'reg_file_7_1_load_23' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_12 : Operation 496 [1/2] (1.23ns)   --->   "%reg_file_7_0_load_24 = load i11 %reg_file_7_0_addr_16" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 496 'load' 'reg_file_7_0_load_24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_12 : Operation 497 [1/2] (1.23ns)   --->   "%reg_file_7_1_load_24 = load i11 %reg_file_7_1_addr_16" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 497 'load' 'reg_file_7_1_load_24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_12 : Operation 498 [2/2] (1.23ns)   --->   "%reg_file_7_0_load_25 = load i11 %reg_file_7_0_addr_15" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 498 'load' 'reg_file_7_0_load_25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_12 : Operation 499 [2/2] (1.23ns)   --->   "%reg_file_7_1_load_25 = load i11 %reg_file_7_1_addr_15" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 499 'load' 'reg_file_7_1_load_25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_12 : Operation 500 [2/2] (1.23ns)   --->   "%reg_file_7_0_load_26 = load i11 %reg_file_7_0_addr_14" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 500 'load' 'reg_file_7_0_load_26' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_12 : Operation 501 [2/2] (1.23ns)   --->   "%reg_file_7_1_load_26 = load i11 %reg_file_7_1_addr_14" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 501 'load' 'reg_file_7_1_load_26' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>

State 13 <SV = 12> <Delay = 5.90>
ST_13 : Operation 502 [1/2] (5.90ns)   --->   "%add_6 = hadd i16 %reg_file_7_0_load_6, i16 %mul2_6" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 502 'hadd' 'add_6' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 503 [2/2] (5.90ns)   --->   "%add_7 = hadd i16 %reg_file_7_1_load_6, i16 %mul2_7" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 503 'hadd' 'add_7' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 504 [1/2] (4.72ns)   --->   "%mul2_8 = hmul i16 %tmp_36_8, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 504 'hmul' 'mul2_8' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 505 [2/2] (4.72ns)   --->   "%mul2_9 = hmul i16 %tmp_36_9, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 505 'hmul' 'mul2_9' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 506 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_22 = load i11 %reg_file_2_0_addr_22" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 506 'load' 'reg_file_2_0_load_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_13 : Operation 507 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_22 = load i11 %reg_file_2_1_addr_22" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 507 'load' 'reg_file_2_1_load_22' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_13 : Operation 508 [1/1] (0.42ns)   --->   "%tmp_36_21 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_22, i16 %reg_file_2_1_load_22, i1 %trunc_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 508 'mux' 'tmp_36_21' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 509 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_23 = load i11 %reg_file_2_0_addr_23" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 509 'load' 'reg_file_2_0_load_23' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_13 : Operation 510 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_23 = load i11 %reg_file_2_1_addr_23" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 510 'load' 'reg_file_2_1_load_23' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_13 : Operation 511 [1/1] (0.42ns)   --->   "%tmp_36_22 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_23, i16 %reg_file_2_1_load_23, i1 %trunc_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 511 'mux' 'tmp_36_22' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 512 [1/1] (0.00ns)   --->   "%sext_ln145_7 = sext i9 %zext_ln145_7_cast" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 512 'sext' 'sext_ln145_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 513 [1/1] (0.00ns)   --->   "%zext_ln145_23 = zext i10 %sext_ln145_7" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 513 'zext' 'zext_ln145_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 514 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_24 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_23" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 514 'getelementptr' 'reg_file_2_0_addr_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 515 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_24 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_23" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 515 'getelementptr' 'reg_file_2_1_addr_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 516 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_24 = load i11 %reg_file_2_0_addr_24" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 516 'load' 'reg_file_2_0_load_24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_13 : Operation 517 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_24 = load i11 %reg_file_2_1_addr_24" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 517 'load' 'reg_file_2_1_load_24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_13 : Operation 518 [1/1] (0.00ns)   --->   "%sext_ln145_8 = sext i9 %add_ln145_1" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 518 'sext' 'sext_ln145_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 519 [1/1] (0.00ns)   --->   "%zext_ln145_24 = zext i10 %sext_ln145_8" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 519 'zext' 'zext_ln145_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 520 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_25 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_24" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 520 'getelementptr' 'reg_file_2_0_addr_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 521 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_25 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_24" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 521 'getelementptr' 'reg_file_2_1_addr_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 522 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_25 = load i11 %reg_file_2_0_addr_25" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 522 'load' 'reg_file_2_0_load_25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_13 : Operation 523 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_25 = load i11 %reg_file_2_1_addr_25" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 523 'load' 'reg_file_2_1_load_25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_13 : Operation 524 [1/2] (1.23ns)   --->   "%reg_file_7_0_load_25 = load i11 %reg_file_7_0_addr_15" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 524 'load' 'reg_file_7_0_load_25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_13 : Operation 525 [1/2] (1.23ns)   --->   "%reg_file_7_1_load_25 = load i11 %reg_file_7_1_addr_15" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 525 'load' 'reg_file_7_1_load_25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_13 : Operation 526 [1/2] (1.23ns)   --->   "%reg_file_7_0_load_26 = load i11 %reg_file_7_0_addr_14" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 526 'load' 'reg_file_7_0_load_26' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_13 : Operation 527 [1/2] (1.23ns)   --->   "%reg_file_7_1_load_26 = load i11 %reg_file_7_1_addr_14" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 527 'load' 'reg_file_7_1_load_26' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_13 : Operation 528 [2/2] (1.23ns)   --->   "%reg_file_7_0_load_27 = load i11 %reg_file_7_0_addr_13" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 528 'load' 'reg_file_7_0_load_27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_13 : Operation 529 [2/2] (1.23ns)   --->   "%reg_file_7_1_load_27 = load i11 %reg_file_7_1_addr_13" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 529 'load' 'reg_file_7_1_load_27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_13 : Operation 530 [2/2] (1.23ns)   --->   "%reg_file_7_0_load_28 = load i11 %reg_file_7_0_addr_12" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 530 'load' 'reg_file_7_0_load_28' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_13 : Operation 531 [2/2] (1.23ns)   --->   "%reg_file_7_1_load_28 = load i11 %reg_file_7_1_addr_12" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 531 'load' 'reg_file_7_1_load_28' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>

State 14 <SV = 13> <Delay = 5.90>
ST_14 : Operation 532 [1/2] (5.90ns)   --->   "%add_7 = hadd i16 %reg_file_7_1_load_6, i16 %mul2_7" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 532 'hadd' 'add_7' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 533 [2/2] (5.90ns)   --->   "%add_8 = hadd i16 %reg_file_7_0_load_7, i16 %mul2_8" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 533 'hadd' 'add_8' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 534 [1/2] (4.72ns)   --->   "%mul2_9 = hmul i16 %tmp_36_9, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 534 'hmul' 'mul2_9' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 535 [2/2] (4.72ns)   --->   "%mul2_s = hmul i16 %tmp_36_s, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 535 'hmul' 'mul2_s' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 536 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_24 = load i11 %reg_file_2_0_addr_24" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 536 'load' 'reg_file_2_0_load_24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_14 : Operation 537 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_24 = load i11 %reg_file_2_1_addr_24" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 537 'load' 'reg_file_2_1_load_24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_14 : Operation 538 [1/1] (0.42ns)   --->   "%tmp_36_23 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_24, i16 %reg_file_2_1_load_24, i1 %trunc_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 538 'mux' 'tmp_36_23' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 539 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_25 = load i11 %reg_file_2_0_addr_25" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 539 'load' 'reg_file_2_0_load_25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_14 : Operation 540 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_25 = load i11 %reg_file_2_1_addr_25" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 540 'load' 'reg_file_2_1_load_25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_14 : Operation 541 [1/1] (0.42ns)   --->   "%tmp_36_24 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_25, i16 %reg_file_2_1_load_25, i1 %trunc_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 541 'mux' 'tmp_36_24' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 542 [1/1] (0.00ns)   --->   "%sext_ln145_9 = sext i9 %zext_ln145_9_cast" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 542 'sext' 'sext_ln145_9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 543 [1/1] (0.00ns)   --->   "%zext_ln145_25 = zext i10 %sext_ln145_9" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 543 'zext' 'zext_ln145_25' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 544 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_26 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_25" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 544 'getelementptr' 'reg_file_2_0_addr_26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 545 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_26 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_25" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 545 'getelementptr' 'reg_file_2_1_addr_26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 546 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_26 = load i11 %reg_file_2_0_addr_26" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 546 'load' 'reg_file_2_0_load_26' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_14 : Operation 547 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_26 = load i11 %reg_file_2_1_addr_26" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 547 'load' 'reg_file_2_1_load_26' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_14 : Operation 548 [1/1] (0.00ns)   --->   "%sext_ln145_10 = sext i9 %add_ln145_2" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 548 'sext' 'sext_ln145_10' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 549 [1/1] (0.00ns)   --->   "%zext_ln145_26 = zext i10 %sext_ln145_10" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 549 'zext' 'zext_ln145_26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 550 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_27 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_26" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 550 'getelementptr' 'reg_file_2_0_addr_27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 551 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_27 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_26" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 551 'getelementptr' 'reg_file_2_1_addr_27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 552 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_27 = load i11 %reg_file_2_0_addr_27" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 552 'load' 'reg_file_2_0_load_27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_14 : Operation 553 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_27 = load i11 %reg_file_2_1_addr_27" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 553 'load' 'reg_file_2_1_load_27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_14 : Operation 554 [1/2] (1.23ns)   --->   "%reg_file_7_0_load_27 = load i11 %reg_file_7_0_addr_13" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 554 'load' 'reg_file_7_0_load_27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_14 : Operation 555 [1/2] (1.23ns)   --->   "%reg_file_7_1_load_27 = load i11 %reg_file_7_1_addr_13" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 555 'load' 'reg_file_7_1_load_27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_14 : Operation 556 [1/2] (1.23ns)   --->   "%reg_file_7_0_load_28 = load i11 %reg_file_7_0_addr_12" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 556 'load' 'reg_file_7_0_load_28' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_14 : Operation 557 [1/2] (1.23ns)   --->   "%reg_file_7_1_load_28 = load i11 %reg_file_7_1_addr_12" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 557 'load' 'reg_file_7_1_load_28' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_14 : Operation 558 [2/2] (1.23ns)   --->   "%reg_file_7_0_load_29 = load i11 %reg_file_7_0_addr_11" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 558 'load' 'reg_file_7_0_load_29' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_14 : Operation 559 [2/2] (1.23ns)   --->   "%reg_file_7_1_load_29 = load i11 %reg_file_7_1_addr_11" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 559 'load' 'reg_file_7_1_load_29' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_14 : Operation 560 [2/2] (1.23ns)   --->   "%reg_file_7_0_load_30 = load i11 %reg_file_7_0_addr_10" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 560 'load' 'reg_file_7_0_load_30' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_14 : Operation 561 [2/2] (1.23ns)   --->   "%reg_file_7_1_load_30 = load i11 %reg_file_7_1_addr_10" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 561 'load' 'reg_file_7_1_load_30' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>

State 15 <SV = 14> <Delay = 5.90>
ST_15 : Operation 562 [1/2] (5.90ns)   --->   "%add_8 = hadd i16 %reg_file_7_0_load_7, i16 %mul2_8" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 562 'hadd' 'add_8' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 563 [2/2] (5.90ns)   --->   "%add_9 = hadd i16 %reg_file_7_1_load_7, i16 %mul2_9" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 563 'hadd' 'add_9' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 564 [1/2] (4.72ns)   --->   "%mul2_s = hmul i16 %tmp_36_s, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 564 'hmul' 'mul2_s' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 565 [2/2] (4.72ns)   --->   "%mul2_10 = hmul i16 %tmp_36_10, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 565 'hmul' 'mul2_10' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 566 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_26 = load i11 %reg_file_2_0_addr_26" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 566 'load' 'reg_file_2_0_load_26' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_15 : Operation 567 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_26 = load i11 %reg_file_2_1_addr_26" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 567 'load' 'reg_file_2_1_load_26' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_15 : Operation 568 [1/1] (0.42ns)   --->   "%tmp_36_25 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_26, i16 %reg_file_2_1_load_26, i1 %trunc_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 568 'mux' 'tmp_36_25' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 569 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_27 = load i11 %reg_file_2_0_addr_27" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 569 'load' 'reg_file_2_0_load_27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_15 : Operation 570 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_27 = load i11 %reg_file_2_1_addr_27" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 570 'load' 'reg_file_2_1_load_27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_15 : Operation 571 [1/1] (0.42ns)   --->   "%tmp_36_26 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_27, i16 %reg_file_2_1_load_27, i1 %trunc_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 571 'mux' 'tmp_36_26' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 572 [1/1] (0.00ns)   --->   "%sext_ln145_11 = sext i8 %zext_ln145_3_cast" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 572 'sext' 'sext_ln145_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 573 [1/1] (0.00ns)   --->   "%zext_ln145_27 = zext i10 %sext_ln145_11" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 573 'zext' 'zext_ln145_27' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 574 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_28 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_27" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 574 'getelementptr' 'reg_file_2_0_addr_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 575 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_28 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_27" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 575 'getelementptr' 'reg_file_2_1_addr_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 576 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_28 = load i11 %reg_file_2_0_addr_28" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 576 'load' 'reg_file_2_0_load_28' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_15 : Operation 577 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_28 = load i11 %reg_file_2_1_addr_28" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 577 'load' 'reg_file_2_1_load_28' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_15 : Operation 578 [1/1] (0.00ns)   --->   "%sext_ln145_12 = sext i8 %add_ln145" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 578 'sext' 'sext_ln145_12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 579 [1/1] (0.00ns)   --->   "%zext_ln145_28 = zext i10 %sext_ln145_12" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 579 'zext' 'zext_ln145_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 580 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_29 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_28" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 580 'getelementptr' 'reg_file_2_0_addr_29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 581 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_29 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_28" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 581 'getelementptr' 'reg_file_2_1_addr_29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 582 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_29 = load i11 %reg_file_2_0_addr_29" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 582 'load' 'reg_file_2_0_load_29' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_15 : Operation 583 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_29 = load i11 %reg_file_2_1_addr_29" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 583 'load' 'reg_file_2_1_load_29' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_15 : Operation 584 [1/2] (1.23ns)   --->   "%reg_file_7_0_load_29 = load i11 %reg_file_7_0_addr_11" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 584 'load' 'reg_file_7_0_load_29' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_15 : Operation 585 [1/2] (1.23ns)   --->   "%reg_file_7_1_load_29 = load i11 %reg_file_7_1_addr_11" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 585 'load' 'reg_file_7_1_load_29' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_15 : Operation 586 [1/2] (1.23ns)   --->   "%reg_file_7_0_load_30 = load i11 %reg_file_7_0_addr_10" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 586 'load' 'reg_file_7_0_load_30' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_15 : Operation 587 [1/2] (1.23ns)   --->   "%reg_file_7_1_load_30 = load i11 %reg_file_7_1_addr_10" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 587 'load' 'reg_file_7_1_load_30' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_15 : Operation 588 [2/2] (1.23ns)   --->   "%reg_file_7_0_load_31 = load i11 %reg_file_7_0_addr_9" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 588 'load' 'reg_file_7_0_load_31' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_15 : Operation 589 [2/2] (1.23ns)   --->   "%reg_file_7_1_load_31 = load i11 %reg_file_7_1_addr_9" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 589 'load' 'reg_file_7_1_load_31' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_15 : Operation 590 [2/2] (1.23ns)   --->   "%reg_file_7_0_load_32 = load i11 %reg_file_7_0_addr_8" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 590 'load' 'reg_file_7_0_load_32' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_15 : Operation 591 [2/2] (1.23ns)   --->   "%reg_file_7_1_load_32 = load i11 %reg_file_7_1_addr_8" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 591 'load' 'reg_file_7_1_load_32' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>

State 16 <SV = 15> <Delay = 5.90>
ST_16 : Operation 592 [1/2] (5.90ns)   --->   "%add_9 = hadd i16 %reg_file_7_1_load_7, i16 %mul2_9" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 592 'hadd' 'add_9' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 593 [2/2] (5.90ns)   --->   "%add_s = hadd i16 %reg_file_7_0_load_8, i16 %mul2_s" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 593 'hadd' 'add_s' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 594 [1/2] (4.72ns)   --->   "%mul2_10 = hmul i16 %tmp_36_10, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 594 'hmul' 'mul2_10' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 595 [2/2] (4.72ns)   --->   "%mul2_11 = hmul i16 %tmp_36_11, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 595 'hmul' 'mul2_11' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 596 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_28 = load i11 %reg_file_2_0_addr_28" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 596 'load' 'reg_file_2_0_load_28' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_16 : Operation 597 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_28 = load i11 %reg_file_2_1_addr_28" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 597 'load' 'reg_file_2_1_load_28' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_16 : Operation 598 [1/1] (0.42ns)   --->   "%tmp_36_27 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_28, i16 %reg_file_2_1_load_28, i1 %trunc_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 598 'mux' 'tmp_36_27' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 599 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_29 = load i11 %reg_file_2_0_addr_29" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 599 'load' 'reg_file_2_0_load_29' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_16 : Operation 600 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_29 = load i11 %reg_file_2_1_addr_29" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 600 'load' 'reg_file_2_1_load_29' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_16 : Operation 601 [1/1] (0.42ns)   --->   "%tmp_36_28 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_29, i16 %reg_file_2_1_load_29, i1 %trunc_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 601 'mux' 'tmp_36_28' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 602 [1/1] (0.00ns)   --->   "%sext_ln145_13 = sext i7 %zext_ln145_1_cast" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 602 'sext' 'sext_ln145_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 603 [1/1] (0.00ns)   --->   "%zext_ln145_29 = zext i10 %sext_ln145_13" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 603 'zext' 'zext_ln145_29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 604 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_30 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_29" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 604 'getelementptr' 'reg_file_2_0_addr_30' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 605 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_30 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_29" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 605 'getelementptr' 'reg_file_2_1_addr_30' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 606 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_30 = load i11 %reg_file_2_0_addr_30" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 606 'load' 'reg_file_2_0_load_30' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_16 : Operation 607 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_30 = load i11 %reg_file_2_1_addr_30" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 607 'load' 'reg_file_2_1_load_30' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_16 : Operation 608 [1/1] (0.00ns)   --->   "%sext_ln145_14 = sext i6 %xor_ln145" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 608 'sext' 'sext_ln145_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 609 [1/1] (0.00ns)   --->   "%zext_ln145_30 = zext i10 %sext_ln145_14" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 609 'zext' 'zext_ln145_30' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 610 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_31 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_30" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 610 'getelementptr' 'reg_file_2_0_addr_31' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 611 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_31 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_30" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 611 'getelementptr' 'reg_file_2_1_addr_31' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 612 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_31 = load i11 %reg_file_2_0_addr_31" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 612 'load' 'reg_file_2_0_load_31' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_16 : Operation 613 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_31 = load i11 %reg_file_2_1_addr_31" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 613 'load' 'reg_file_2_1_load_31' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_16 : Operation 614 [1/2] (1.23ns)   --->   "%reg_file_7_0_load_31 = load i11 %reg_file_7_0_addr_9" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 614 'load' 'reg_file_7_0_load_31' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_16 : Operation 615 [1/2] (1.23ns)   --->   "%reg_file_7_1_load_31 = load i11 %reg_file_7_1_addr_9" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 615 'load' 'reg_file_7_1_load_31' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_16 : Operation 616 [1/2] (1.23ns)   --->   "%reg_file_7_0_load_32 = load i11 %reg_file_7_0_addr_8" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 616 'load' 'reg_file_7_0_load_32' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_16 : Operation 617 [1/2] (1.23ns)   --->   "%reg_file_7_1_load_32 = load i11 %reg_file_7_1_addr_8" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 617 'load' 'reg_file_7_1_load_32' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_16 : Operation 618 [2/2] (1.23ns)   --->   "%reg_file_7_0_load_33 = load i11 %reg_file_7_0_addr_7" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 618 'load' 'reg_file_7_0_load_33' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_16 : Operation 619 [2/2] (1.23ns)   --->   "%reg_file_7_1_load_33 = load i11 %reg_file_7_1_addr_7" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 619 'load' 'reg_file_7_1_load_33' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_16 : Operation 620 [2/2] (1.23ns)   --->   "%reg_file_7_0_load_34 = load i11 %reg_file_7_0_addr" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 620 'load' 'reg_file_7_0_load_34' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_16 : Operation 621 [2/2] (1.23ns)   --->   "%reg_file_7_1_load_34 = load i11 %reg_file_7_1_addr" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 621 'load' 'reg_file_7_1_load_34' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>

State 17 <SV = 16> <Delay = 5.90>
ST_17 : Operation 622 [1/1] (0.00ns)   --->   "%zext_ln140_1 = zext i6 %lshr_ln5" [gemv-max-sharing/src/correlation.cpp:140]   --->   Operation 622 'zext' 'zext_ln140_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 623 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add, i11 %reg_file_7_0_addr_37" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 623 'store' 'store_ln145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_17 : Operation 624 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add_1, i11 %reg_file_7_1_addr_37" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 624 'store' 'store_ln145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_17 : Operation 625 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add_2, i11 %reg_file_7_0_addr_36" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 625 'store' 'store_ln145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_17 : Operation 626 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add_3, i11 %reg_file_7_1_addr_36" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 626 'store' 'store_ln145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_17 : Operation 627 [1/2] (5.90ns)   --->   "%add_s = hadd i16 %reg_file_7_0_load_8, i16 %mul2_s" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 627 'hadd' 'add_s' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 628 [2/2] (5.90ns)   --->   "%add_10 = hadd i16 %reg_file_7_1_load_8, i16 %mul2_10" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 628 'hadd' 'add_10' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 629 [1/2] (4.72ns)   --->   "%mul2_11 = hmul i16 %tmp_36_11, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 629 'hmul' 'mul2_11' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 630 [2/2] (4.72ns)   --->   "%mul2_12 = hmul i16 %tmp_36_12, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 630 'hmul' 'mul2_12' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 631 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_30 = load i11 %reg_file_2_0_addr_30" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 631 'load' 'reg_file_2_0_load_30' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_17 : Operation 632 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_30 = load i11 %reg_file_2_1_addr_30" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 632 'load' 'reg_file_2_1_load_30' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_17 : Operation 633 [1/1] (0.42ns)   --->   "%tmp_36_29 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_30, i16 %reg_file_2_1_load_30, i1 %trunc_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 633 'mux' 'tmp_36_29' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 634 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_31 = load i11 %reg_file_2_0_addr_31" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 634 'load' 'reg_file_2_0_load_31' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_17 : Operation 635 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_31 = load i11 %reg_file_2_1_addr_31" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 635 'load' 'reg_file_2_1_load_31' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_17 : Operation 636 [1/1] (0.42ns)   --->   "%tmp_36_30 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_31, i16 %reg_file_2_1_load_31, i1 %trunc_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 636 'mux' 'tmp_36_30' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 637 [1/1] (0.00ns)   --->   "%zext_ln145_31_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 8, i7 %zext_ln140_5" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 637 'bitconcatenate' 'zext_ln145_31_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 638 [1/1] (0.00ns)   --->   "%zext_ln145_31 = zext i11 %zext_ln145_31_cast" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 638 'zext' 'zext_ln145_31' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 639 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_32 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_31" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 639 'getelementptr' 'reg_file_2_0_addr_32' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 640 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_32 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_31" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 640 'getelementptr' 'reg_file_2_1_addr_32' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 641 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_32 = load i11 %reg_file_2_0_addr_32" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 641 'load' 'reg_file_2_0_load_32' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_17 : Operation 642 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_32 = load i11 %reg_file_2_1_addr_32" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 642 'load' 'reg_file_2_1_load_32' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_17 : Operation 643 [1/1] (0.79ns)   --->   "%add_ln145_7 = add i11 %zext_ln140_1, i11 1056" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 643 'add' 'add_ln145_7' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 644 [1/1] (0.00ns)   --->   "%zext_ln145_32 = zext i11 %add_ln145_7" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 644 'zext' 'zext_ln145_32' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 645 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_33 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_32" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 645 'getelementptr' 'reg_file_2_0_addr_33' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 646 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_33 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_32" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 646 'getelementptr' 'reg_file_2_1_addr_33' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 647 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_33 = load i11 %reg_file_2_0_addr_33" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 647 'load' 'reg_file_2_0_load_33' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_17 : Operation 648 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_33 = load i11 %reg_file_2_1_addr_33" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 648 'load' 'reg_file_2_1_load_33' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_17 : Operation 649 [1/2] (1.23ns)   --->   "%reg_file_7_0_load_33 = load i11 %reg_file_7_0_addr_7" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 649 'load' 'reg_file_7_0_load_33' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_17 : Operation 650 [1/2] (1.23ns)   --->   "%reg_file_7_1_load_33 = load i11 %reg_file_7_1_addr_7" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 650 'load' 'reg_file_7_1_load_33' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_17 : Operation 651 [1/2] (1.23ns)   --->   "%reg_file_7_0_load_34 = load i11 %reg_file_7_0_addr" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 651 'load' 'reg_file_7_0_load_34' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_17 : Operation 652 [1/2] (1.23ns)   --->   "%reg_file_7_1_load_34 = load i11 %reg_file_7_1_addr" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 652 'load' 'reg_file_7_1_load_34' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>

State 18 <SV = 17> <Delay = 5.90>
ST_18 : Operation 653 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add_4, i11 %reg_file_7_0_addr_35" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 653 'store' 'store_ln145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_18 : Operation 654 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add_5, i11 %reg_file_7_1_addr_35" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 654 'store' 'store_ln145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_18 : Operation 655 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add_6, i11 %reg_file_7_0_addr_34" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 655 'store' 'store_ln145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_18 : Operation 656 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add_7, i11 %reg_file_7_1_addr_34" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 656 'store' 'store_ln145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_18 : Operation 657 [1/2] (5.90ns)   --->   "%add_10 = hadd i16 %reg_file_7_1_load_8, i16 %mul2_10" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 657 'hadd' 'add_10' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 658 [2/2] (5.90ns)   --->   "%add_11 = hadd i16 %reg_file_7_0_load_9, i16 %mul2_11" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 658 'hadd' 'add_11' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 659 [1/2] (4.72ns)   --->   "%mul2_12 = hmul i16 %tmp_36_12, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 659 'hmul' 'mul2_12' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 660 [2/2] (4.72ns)   --->   "%mul2_13 = hmul i16 %tmp_36_13, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 660 'hmul' 'mul2_13' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 661 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_32 = load i11 %reg_file_2_0_addr_32" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 661 'load' 'reg_file_2_0_load_32' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_18 : Operation 662 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_32 = load i11 %reg_file_2_1_addr_32" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 662 'load' 'reg_file_2_1_load_32' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_18 : Operation 663 [1/1] (0.42ns)   --->   "%tmp_36_31 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_32, i16 %reg_file_2_1_load_32, i1 %trunc_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 663 'mux' 'tmp_36_31' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 664 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_33 = load i11 %reg_file_2_0_addr_33" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 664 'load' 'reg_file_2_0_load_33' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_18 : Operation 665 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_33 = load i11 %reg_file_2_1_addr_33" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 665 'load' 'reg_file_2_1_load_33' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_18 : Operation 666 [1/1] (0.42ns)   --->   "%tmp_36_32 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_33, i16 %reg_file_2_1_load_33, i1 %trunc_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 666 'mux' 'tmp_36_32' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 667 [1/1] (0.00ns)   --->   "%zext_ln145_33_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 17, i6 %lshr_ln5" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 667 'bitconcatenate' 'zext_ln145_33_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 668 [1/1] (0.00ns)   --->   "%zext_ln145_33 = zext i11 %zext_ln145_33_cast" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 668 'zext' 'zext_ln145_33' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 669 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_34 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_33" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 669 'getelementptr' 'reg_file_2_0_addr_34' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 670 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_34 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_33" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 670 'getelementptr' 'reg_file_2_1_addr_34' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 671 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_34 = load i11 %reg_file_2_0_addr_34" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 671 'load' 'reg_file_2_0_load_34' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_18 : Operation 672 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_34 = load i11 %reg_file_2_1_addr_34" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 672 'load' 'reg_file_2_1_load_34' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_18 : Operation 673 [1/1] (0.79ns)   --->   "%add_ln145_8 = add i11 %zext_ln140_1, i11 1120" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 673 'add' 'add_ln145_8' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 674 [1/1] (0.00ns)   --->   "%zext_ln145_34 = zext i11 %add_ln145_8" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 674 'zext' 'zext_ln145_34' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 675 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_35 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_34" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 675 'getelementptr' 'reg_file_2_0_addr_35' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 676 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_35 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_34" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 676 'getelementptr' 'reg_file_2_1_addr_35' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 677 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_35 = load i11 %reg_file_2_0_addr_35" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 677 'load' 'reg_file_2_0_load_35' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_18 : Operation 678 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_35 = load i11 %reg_file_2_1_addr_35" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 678 'load' 'reg_file_2_1_load_35' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>

State 19 <SV = 18> <Delay = 5.90>
ST_19 : Operation 679 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add_8, i11 %reg_file_7_0_addr_33" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 679 'store' 'store_ln145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_19 : Operation 680 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add_9, i11 %reg_file_7_1_addr_33" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 680 'store' 'store_ln145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_19 : Operation 681 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add_s, i11 %reg_file_7_0_addr_32" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 681 'store' 'store_ln145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_19 : Operation 682 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add_10, i11 %reg_file_7_1_addr_32" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 682 'store' 'store_ln145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_19 : Operation 683 [1/2] (5.90ns)   --->   "%add_11 = hadd i16 %reg_file_7_0_load_9, i16 %mul2_11" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 683 'hadd' 'add_11' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 684 [2/2] (5.90ns)   --->   "%add_12 = hadd i16 %reg_file_7_1_load_9, i16 %mul2_12" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 684 'hadd' 'add_12' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 685 [1/2] (4.72ns)   --->   "%mul2_13 = hmul i16 %tmp_36_13, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 685 'hmul' 'mul2_13' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 686 [2/2] (4.72ns)   --->   "%mul2_14 = hmul i16 %tmp_36_14, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 686 'hmul' 'mul2_14' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 687 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_34 = load i11 %reg_file_2_0_addr_34" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 687 'load' 'reg_file_2_0_load_34' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_19 : Operation 688 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_34 = load i11 %reg_file_2_1_addr_34" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 688 'load' 'reg_file_2_1_load_34' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_19 : Operation 689 [1/1] (0.42ns)   --->   "%tmp_36_33 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_34, i16 %reg_file_2_1_load_34, i1 %trunc_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 689 'mux' 'tmp_36_33' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 690 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_35 = load i11 %reg_file_2_0_addr_35" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 690 'load' 'reg_file_2_0_load_35' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_19 : Operation 691 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_35 = load i11 %reg_file_2_1_addr_35" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 691 'load' 'reg_file_2_1_load_35' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_19 : Operation 692 [1/1] (0.42ns)   --->   "%tmp_36_34 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_35, i16 %reg_file_2_1_load_35, i1 %trunc_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 692 'mux' 'tmp_36_34' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 693 [1/1] (0.00ns)   --->   "%zext_ln145_35_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 9, i7 %zext_ln140_5" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 693 'bitconcatenate' 'zext_ln145_35_cast' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 694 [1/1] (0.00ns)   --->   "%zext_ln145_35 = zext i11 %zext_ln145_35_cast" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 694 'zext' 'zext_ln145_35' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 695 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_36 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_35" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 695 'getelementptr' 'reg_file_2_0_addr_36' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 696 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_36 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_35" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 696 'getelementptr' 'reg_file_2_1_addr_36' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 697 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_36 = load i11 %reg_file_2_0_addr_36" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 697 'load' 'reg_file_2_0_load_36' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_19 : Operation 698 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_36 = load i11 %reg_file_2_1_addr_36" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 698 'load' 'reg_file_2_1_load_36' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_19 : Operation 699 [1/1] (0.79ns)   --->   "%add_ln145_9 = add i11 %zext_ln140_1, i11 1184" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 699 'add' 'add_ln145_9' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 700 [1/1] (0.00ns)   --->   "%zext_ln145_36 = zext i11 %add_ln145_9" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 700 'zext' 'zext_ln145_36' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 701 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_37 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_36" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 701 'getelementptr' 'reg_file_2_0_addr_37' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 702 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_37 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_36" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 702 'getelementptr' 'reg_file_2_1_addr_37' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 703 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_37 = load i11 %reg_file_2_0_addr_37" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 703 'load' 'reg_file_2_0_load_37' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_19 : Operation 704 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_37 = load i11 %reg_file_2_1_addr_37" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 704 'load' 'reg_file_2_1_load_37' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>

State 20 <SV = 19> <Delay = 7.14>
ST_20 : Operation 705 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add_11, i11 %reg_file_7_0_addr_31" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 705 'store' 'store_ln145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_20 : Operation 706 [1/2] (5.90ns)   --->   "%add_12 = hadd i16 %reg_file_7_1_load_9, i16 %mul2_12" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 706 'hadd' 'add_12' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 707 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add_12, i11 %reg_file_7_1_addr_31" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 707 'store' 'store_ln145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_20 : Operation 708 [2/2] (5.90ns)   --->   "%add_13 = hadd i16 %reg_file_7_0_load_10, i16 %mul2_13" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 708 'hadd' 'add_13' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 709 [1/2] (4.72ns)   --->   "%mul2_14 = hmul i16 %tmp_36_14, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 709 'hmul' 'mul2_14' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 710 [2/2] (4.72ns)   --->   "%mul2_15 = hmul i16 %tmp_36_15, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 710 'hmul' 'mul2_15' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 711 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_36 = load i11 %reg_file_2_0_addr_36" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 711 'load' 'reg_file_2_0_load_36' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_20 : Operation 712 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_36 = load i11 %reg_file_2_1_addr_36" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 712 'load' 'reg_file_2_1_load_36' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_20 : Operation 713 [1/1] (0.42ns)   --->   "%tmp_36_35 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_36, i16 %reg_file_2_1_load_36, i1 %trunc_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 713 'mux' 'tmp_36_35' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 714 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_37 = load i11 %reg_file_2_0_addr_37" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 714 'load' 'reg_file_2_0_load_37' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_20 : Operation 715 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_37 = load i11 %reg_file_2_1_addr_37" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 715 'load' 'reg_file_2_1_load_37' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_20 : Operation 716 [1/1] (0.42ns)   --->   "%tmp_36_36 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_37, i16 %reg_file_2_1_load_37, i1 %trunc_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 716 'mux' 'tmp_36_36' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 717 [1/1] (0.00ns)   --->   "%zext_ln145_37_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 19, i6 %lshr_ln5" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 717 'bitconcatenate' 'zext_ln145_37_cast' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 718 [1/1] (0.00ns)   --->   "%zext_ln145_37 = zext i11 %zext_ln145_37_cast" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 718 'zext' 'zext_ln145_37' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 719 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_38 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_37" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 719 'getelementptr' 'reg_file_2_0_addr_38' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 720 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_38 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_37" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 720 'getelementptr' 'reg_file_2_1_addr_38' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 721 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_38 = load i11 %reg_file_2_0_addr_38" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 721 'load' 'reg_file_2_0_load_38' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_20 : Operation 722 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_38 = load i11 %reg_file_2_1_addr_38" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 722 'load' 'reg_file_2_1_load_38' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_20 : Operation 723 [1/1] (0.79ns)   --->   "%add_ln145_10 = add i11 %zext_ln140_1, i11 1248" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 723 'add' 'add_ln145_10' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 724 [1/1] (0.00ns)   --->   "%zext_ln145_38 = zext i11 %add_ln145_10" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 724 'zext' 'zext_ln145_38' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 725 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_39 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_38" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 725 'getelementptr' 'reg_file_2_0_addr_39' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 726 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_39 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_38" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 726 'getelementptr' 'reg_file_2_1_addr_39' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 727 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_39 = load i11 %reg_file_2_0_addr_39" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 727 'load' 'reg_file_2_0_load_39' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_20 : Operation 728 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_39 = load i11 %reg_file_2_1_addr_39" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 728 'load' 'reg_file_2_1_load_39' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>

State 21 <SV = 20> <Delay = 7.14>
ST_21 : Operation 729 [1/2] (5.90ns)   --->   "%add_13 = hadd i16 %reg_file_7_0_load_10, i16 %mul2_13" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 729 'hadd' 'add_13' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 730 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add_13, i11 %reg_file_7_0_addr_30" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 730 'store' 'store_ln145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_21 : Operation 731 [2/2] (5.90ns)   --->   "%add_14 = hadd i16 %reg_file_7_1_load_10, i16 %mul2_14" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 731 'hadd' 'add_14' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 732 [1/2] (4.72ns)   --->   "%mul2_15 = hmul i16 %tmp_36_15, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 732 'hmul' 'mul2_15' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 733 [2/2] (4.72ns)   --->   "%mul2_16 = hmul i16 %tmp_36_16, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 733 'hmul' 'mul2_16' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 734 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_38 = load i11 %reg_file_2_0_addr_38" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 734 'load' 'reg_file_2_0_load_38' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_21 : Operation 735 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_38 = load i11 %reg_file_2_1_addr_38" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 735 'load' 'reg_file_2_1_load_38' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_21 : Operation 736 [1/1] (0.42ns)   --->   "%tmp_36_37 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_38, i16 %reg_file_2_1_load_38, i1 %trunc_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 736 'mux' 'tmp_36_37' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 737 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_39 = load i11 %reg_file_2_0_addr_39" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 737 'load' 'reg_file_2_0_load_39' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_21 : Operation 738 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_39 = load i11 %reg_file_2_1_addr_39" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 738 'load' 'reg_file_2_1_load_39' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_21 : Operation 739 [1/1] (0.42ns)   --->   "%tmp_36_38 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_39, i16 %reg_file_2_1_load_39, i1 %trunc_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 739 'mux' 'tmp_36_38' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 740 [1/1] (0.00ns)   --->   "%zext_ln145_39_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 10, i7 %zext_ln140_5" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 740 'bitconcatenate' 'zext_ln145_39_cast' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 741 [1/1] (0.00ns)   --->   "%zext_ln145_39 = zext i11 %zext_ln145_39_cast" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 741 'zext' 'zext_ln145_39' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 742 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_40 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_39" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 742 'getelementptr' 'reg_file_2_0_addr_40' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 743 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_40 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_39" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 743 'getelementptr' 'reg_file_2_1_addr_40' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 744 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_40 = load i11 %reg_file_2_0_addr_40" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 744 'load' 'reg_file_2_0_load_40' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_21 : Operation 745 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_40 = load i11 %reg_file_2_1_addr_40" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 745 'load' 'reg_file_2_1_load_40' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_21 : Operation 746 [1/1] (0.79ns)   --->   "%add_ln145_11 = add i11 %zext_ln140_1, i11 1312" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 746 'add' 'add_ln145_11' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 747 [1/1] (0.00ns)   --->   "%zext_ln145_40 = zext i11 %add_ln145_11" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 747 'zext' 'zext_ln145_40' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 748 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_41 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_40" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 748 'getelementptr' 'reg_file_2_0_addr_41' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 749 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_41 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_40" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 749 'getelementptr' 'reg_file_2_1_addr_41' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 750 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_41 = load i11 %reg_file_2_0_addr_41" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 750 'load' 'reg_file_2_0_load_41' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_21 : Operation 751 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_41 = load i11 %reg_file_2_1_addr_41" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 751 'load' 'reg_file_2_1_load_41' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>

State 22 <SV = 21> <Delay = 7.14>
ST_22 : Operation 752 [1/2] (5.90ns)   --->   "%add_14 = hadd i16 %reg_file_7_1_load_10, i16 %mul2_14" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 752 'hadd' 'add_14' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 753 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add_14, i11 %reg_file_7_1_addr_30" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 753 'store' 'store_ln145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_22 : Operation 754 [2/2] (5.90ns)   --->   "%add_15 = hadd i16 %reg_file_7_0_load_11, i16 %mul2_15" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 754 'hadd' 'add_15' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 755 [1/2] (4.72ns)   --->   "%mul2_16 = hmul i16 %tmp_36_16, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 755 'hmul' 'mul2_16' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 756 [2/2] (4.72ns)   --->   "%mul2_17 = hmul i16 %tmp_36_17, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 756 'hmul' 'mul2_17' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 757 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_40 = load i11 %reg_file_2_0_addr_40" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 757 'load' 'reg_file_2_0_load_40' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_22 : Operation 758 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_40 = load i11 %reg_file_2_1_addr_40" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 758 'load' 'reg_file_2_1_load_40' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_22 : Operation 759 [1/1] (0.42ns)   --->   "%tmp_36_39 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_40, i16 %reg_file_2_1_load_40, i1 %trunc_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 759 'mux' 'tmp_36_39' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 760 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_41 = load i11 %reg_file_2_0_addr_41" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 760 'load' 'reg_file_2_0_load_41' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_22 : Operation 761 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_41 = load i11 %reg_file_2_1_addr_41" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 761 'load' 'reg_file_2_1_load_41' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_22 : Operation 762 [1/1] (0.42ns)   --->   "%tmp_36_40 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_41, i16 %reg_file_2_1_load_41, i1 %trunc_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 762 'mux' 'tmp_36_40' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 763 [1/1] (0.00ns)   --->   "%zext_ln145_41_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 21, i6 %lshr_ln5" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 763 'bitconcatenate' 'zext_ln145_41_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 764 [1/1] (0.00ns)   --->   "%zext_ln145_41 = zext i11 %zext_ln145_41_cast" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 764 'zext' 'zext_ln145_41' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 765 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_42 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_41" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 765 'getelementptr' 'reg_file_2_0_addr_42' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 766 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_42 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_41" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 766 'getelementptr' 'reg_file_2_1_addr_42' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 767 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_42 = load i11 %reg_file_2_0_addr_42" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 767 'load' 'reg_file_2_0_load_42' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_22 : Operation 768 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_42 = load i11 %reg_file_2_1_addr_42" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 768 'load' 'reg_file_2_1_load_42' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_22 : Operation 769 [1/1] (0.79ns)   --->   "%add_ln145_12 = add i11 %zext_ln140_1, i11 1376" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 769 'add' 'add_ln145_12' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 770 [1/1] (0.00ns)   --->   "%zext_ln145_42 = zext i11 %add_ln145_12" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 770 'zext' 'zext_ln145_42' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 771 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_43 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_42" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 771 'getelementptr' 'reg_file_2_0_addr_43' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 772 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_43 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_42" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 772 'getelementptr' 'reg_file_2_1_addr_43' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 773 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_43 = load i11 %reg_file_2_0_addr_43" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 773 'load' 'reg_file_2_0_load_43' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_22 : Operation 774 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_43 = load i11 %reg_file_2_1_addr_43" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 774 'load' 'reg_file_2_1_load_43' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>

State 23 <SV = 22> <Delay = 7.14>
ST_23 : Operation 775 [1/2] (5.90ns)   --->   "%add_15 = hadd i16 %reg_file_7_0_load_11, i16 %mul2_15" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 775 'hadd' 'add_15' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 776 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add_15, i11 %reg_file_7_0_addr_29" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 776 'store' 'store_ln145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_23 : Operation 777 [2/2] (5.90ns)   --->   "%add_16 = hadd i16 %reg_file_7_1_load_11, i16 %mul2_16" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 777 'hadd' 'add_16' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 778 [1/2] (4.72ns)   --->   "%mul2_17 = hmul i16 %tmp_36_17, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 778 'hmul' 'mul2_17' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 779 [2/2] (4.72ns)   --->   "%mul2_18 = hmul i16 %tmp_36_18, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 779 'hmul' 'mul2_18' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 780 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_42 = load i11 %reg_file_2_0_addr_42" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 780 'load' 'reg_file_2_0_load_42' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_23 : Operation 781 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_42 = load i11 %reg_file_2_1_addr_42" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 781 'load' 'reg_file_2_1_load_42' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_23 : Operation 782 [1/1] (0.42ns)   --->   "%tmp_36_41 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_42, i16 %reg_file_2_1_load_42, i1 %trunc_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 782 'mux' 'tmp_36_41' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 783 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_43 = load i11 %reg_file_2_0_addr_43" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 783 'load' 'reg_file_2_0_load_43' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_23 : Operation 784 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_43 = load i11 %reg_file_2_1_addr_43" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 784 'load' 'reg_file_2_1_load_43' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_23 : Operation 785 [1/1] (0.42ns)   --->   "%tmp_36_42 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_43, i16 %reg_file_2_1_load_43, i1 %trunc_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 785 'mux' 'tmp_36_42' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 786 [1/1] (0.00ns)   --->   "%zext_ln145_43_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 11, i7 %zext_ln140_5" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 786 'bitconcatenate' 'zext_ln145_43_cast' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 787 [1/1] (0.00ns)   --->   "%zext_ln145_43 = zext i11 %zext_ln145_43_cast" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 787 'zext' 'zext_ln145_43' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 788 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_44 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_43" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 788 'getelementptr' 'reg_file_2_0_addr_44' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 789 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_44 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_43" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 789 'getelementptr' 'reg_file_2_1_addr_44' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 790 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_44 = load i11 %reg_file_2_0_addr_44" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 790 'load' 'reg_file_2_0_load_44' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_23 : Operation 791 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_44 = load i11 %reg_file_2_1_addr_44" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 791 'load' 'reg_file_2_1_load_44' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_23 : Operation 792 [1/1] (0.79ns)   --->   "%add_ln145_13 = add i11 %zext_ln140_1, i11 1440" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 792 'add' 'add_ln145_13' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 793 [1/1] (0.00ns)   --->   "%zext_ln145_44 = zext i11 %add_ln145_13" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 793 'zext' 'zext_ln145_44' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 794 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_45 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_44" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 794 'getelementptr' 'reg_file_2_0_addr_45' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 795 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_45 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_44" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 795 'getelementptr' 'reg_file_2_1_addr_45' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 796 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_45 = load i11 %reg_file_2_0_addr_45" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 796 'load' 'reg_file_2_0_load_45' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_23 : Operation 797 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_45 = load i11 %reg_file_2_1_addr_45" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 797 'load' 'reg_file_2_1_load_45' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>

State 24 <SV = 23> <Delay = 7.14>
ST_24 : Operation 798 [1/2] (5.90ns)   --->   "%add_16 = hadd i16 %reg_file_7_1_load_11, i16 %mul2_16" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 798 'hadd' 'add_16' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 799 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add_16, i11 %reg_file_7_1_addr_29" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 799 'store' 'store_ln145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_24 : Operation 800 [2/2] (5.90ns)   --->   "%add_17 = hadd i16 %reg_file_7_0_load_12, i16 %mul2_17" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 800 'hadd' 'add_17' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 801 [1/2] (4.72ns)   --->   "%mul2_18 = hmul i16 %tmp_36_18, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 801 'hmul' 'mul2_18' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 802 [2/2] (4.72ns)   --->   "%mul2_19 = hmul i16 %tmp_36_19, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 802 'hmul' 'mul2_19' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 803 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_44 = load i11 %reg_file_2_0_addr_44" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 803 'load' 'reg_file_2_0_load_44' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_24 : Operation 804 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_44 = load i11 %reg_file_2_1_addr_44" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 804 'load' 'reg_file_2_1_load_44' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_24 : Operation 805 [1/1] (0.42ns)   --->   "%tmp_36_43 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_44, i16 %reg_file_2_1_load_44, i1 %trunc_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 805 'mux' 'tmp_36_43' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 806 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_45 = load i11 %reg_file_2_0_addr_45" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 806 'load' 'reg_file_2_0_load_45' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_24 : Operation 807 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_45 = load i11 %reg_file_2_1_addr_45" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 807 'load' 'reg_file_2_1_load_45' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_24 : Operation 808 [1/1] (0.42ns)   --->   "%tmp_36_44 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_45, i16 %reg_file_2_1_load_45, i1 %trunc_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 808 'mux' 'tmp_36_44' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 809 [1/1] (0.00ns)   --->   "%zext_ln145_45_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 23, i6 %lshr_ln5" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 809 'bitconcatenate' 'zext_ln145_45_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 810 [1/1] (0.00ns)   --->   "%zext_ln145_45 = zext i11 %zext_ln145_45_cast" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 810 'zext' 'zext_ln145_45' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 811 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_46 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_45" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 811 'getelementptr' 'reg_file_2_0_addr_46' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 812 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_46 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_45" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 812 'getelementptr' 'reg_file_2_1_addr_46' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 813 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_46 = load i11 %reg_file_2_0_addr_46" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 813 'load' 'reg_file_2_0_load_46' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_24 : Operation 814 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_46 = load i11 %reg_file_2_1_addr_46" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 814 'load' 'reg_file_2_1_load_46' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_24 : Operation 815 [1/1] (0.79ns)   --->   "%add_ln145_14 = add i11 %zext_ln140_1, i11 1504" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 815 'add' 'add_ln145_14' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 816 [1/1] (0.00ns)   --->   "%zext_ln145_46 = zext i11 %add_ln145_14" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 816 'zext' 'zext_ln145_46' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 817 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_47 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_46" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 817 'getelementptr' 'reg_file_2_0_addr_47' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 818 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_47 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_46" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 818 'getelementptr' 'reg_file_2_1_addr_47' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 819 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_47 = load i11 %reg_file_2_0_addr_47" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 819 'load' 'reg_file_2_0_load_47' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_24 : Operation 820 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_47 = load i11 %reg_file_2_1_addr_47" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 820 'load' 'reg_file_2_1_load_47' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>

State 25 <SV = 24> <Delay = 7.14>
ST_25 : Operation 821 [1/2] (5.90ns)   --->   "%add_17 = hadd i16 %reg_file_7_0_load_12, i16 %mul2_17" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 821 'hadd' 'add_17' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 822 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add_17, i11 %reg_file_7_0_addr_28" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 822 'store' 'store_ln145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_25 : Operation 823 [2/2] (5.90ns)   --->   "%add_18 = hadd i16 %reg_file_7_1_load_12, i16 %mul2_18" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 823 'hadd' 'add_18' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 824 [1/2] (4.72ns)   --->   "%mul2_19 = hmul i16 %tmp_36_19, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 824 'hmul' 'mul2_19' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 825 [2/2] (4.72ns)   --->   "%mul2_20 = hmul i16 %tmp_36_20, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 825 'hmul' 'mul2_20' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 826 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_46 = load i11 %reg_file_2_0_addr_46" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 826 'load' 'reg_file_2_0_load_46' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_25 : Operation 827 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_46 = load i11 %reg_file_2_1_addr_46" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 827 'load' 'reg_file_2_1_load_46' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_25 : Operation 828 [1/1] (0.42ns)   --->   "%tmp_36_45 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_46, i16 %reg_file_2_1_load_46, i1 %trunc_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 828 'mux' 'tmp_36_45' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 829 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_47 = load i11 %reg_file_2_0_addr_47" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 829 'load' 'reg_file_2_0_load_47' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_25 : Operation 830 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_47 = load i11 %reg_file_2_1_addr_47" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 830 'load' 'reg_file_2_1_load_47' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_25 : Operation 831 [1/1] (0.42ns)   --->   "%tmp_36_46 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_47, i16 %reg_file_2_1_load_47, i1 %trunc_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 831 'mux' 'tmp_36_46' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 832 [1/1] (0.00ns)   --->   "%sext_ln145_15 = sext i10 %zext_ln145_15_cast" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 832 'sext' 'sext_ln145_15' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 833 [1/1] (0.00ns)   --->   "%zext_ln145_47 = zext i11 %sext_ln145_15" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 833 'zext' 'zext_ln145_47' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 834 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_48 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_47" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 834 'getelementptr' 'reg_file_2_0_addr_48' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 835 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_48 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_47" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 835 'getelementptr' 'reg_file_2_1_addr_48' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 836 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_48 = load i11 %reg_file_2_0_addr_48" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 836 'load' 'reg_file_2_0_load_48' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_25 : Operation 837 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_48 = load i11 %reg_file_2_1_addr_48" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 837 'load' 'reg_file_2_1_load_48' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_25 : Operation 838 [1/1] (0.00ns)   --->   "%sext_ln145_16 = sext i10 %add_ln145_3" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 838 'sext' 'sext_ln145_16' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 839 [1/1] (0.00ns)   --->   "%zext_ln145_48 = zext i11 %sext_ln145_16" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 839 'zext' 'zext_ln145_48' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 840 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_49 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_48" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 840 'getelementptr' 'reg_file_2_0_addr_49' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 841 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_49 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_48" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 841 'getelementptr' 'reg_file_2_1_addr_49' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 842 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_49 = load i11 %reg_file_2_0_addr_49" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 842 'load' 'reg_file_2_0_load_49' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_25 : Operation 843 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_49 = load i11 %reg_file_2_1_addr_49" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 843 'load' 'reg_file_2_1_load_49' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>

State 26 <SV = 25> <Delay = 7.14>
ST_26 : Operation 844 [1/2] (5.90ns)   --->   "%add_18 = hadd i16 %reg_file_7_1_load_12, i16 %mul2_18" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 844 'hadd' 'add_18' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 845 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add_18, i11 %reg_file_7_1_addr_28" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 845 'store' 'store_ln145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_26 : Operation 846 [2/2] (5.90ns)   --->   "%add_19 = hadd i16 %reg_file_7_0_load_13, i16 %mul2_19" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 846 'hadd' 'add_19' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 847 [1/2] (4.72ns)   --->   "%mul2_20 = hmul i16 %tmp_36_20, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 847 'hmul' 'mul2_20' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 848 [2/2] (4.72ns)   --->   "%mul2_21 = hmul i16 %tmp_36_21, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 848 'hmul' 'mul2_21' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 849 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_48 = load i11 %reg_file_2_0_addr_48" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 849 'load' 'reg_file_2_0_load_48' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_26 : Operation 850 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_48 = load i11 %reg_file_2_1_addr_48" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 850 'load' 'reg_file_2_1_load_48' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_26 : Operation 851 [1/1] (0.42ns)   --->   "%tmp_36_47 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_48, i16 %reg_file_2_1_load_48, i1 %trunc_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 851 'mux' 'tmp_36_47' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 852 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_49 = load i11 %reg_file_2_0_addr_49" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 852 'load' 'reg_file_2_0_load_49' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_26 : Operation 853 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_49 = load i11 %reg_file_2_1_addr_49" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 853 'load' 'reg_file_2_1_load_49' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_26 : Operation 854 [1/1] (0.42ns)   --->   "%tmp_36_48 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_49, i16 %reg_file_2_1_load_49, i1 %trunc_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 854 'mux' 'tmp_36_48' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 855 [1/1] (0.00ns)   --->   "%sext_ln145_17 = sext i10 %zext_ln145_17_cast" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 855 'sext' 'sext_ln145_17' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 856 [1/1] (0.00ns)   --->   "%zext_ln145_49 = zext i11 %sext_ln145_17" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 856 'zext' 'zext_ln145_49' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 857 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_50 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_49" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 857 'getelementptr' 'reg_file_2_0_addr_50' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 858 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_50 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_49" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 858 'getelementptr' 'reg_file_2_1_addr_50' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 859 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_50 = load i11 %reg_file_2_0_addr_50" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 859 'load' 'reg_file_2_0_load_50' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_26 : Operation 860 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_50 = load i11 %reg_file_2_1_addr_50" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 860 'load' 'reg_file_2_1_load_50' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_26 : Operation 861 [1/1] (0.00ns)   --->   "%sext_ln145_18 = sext i10 %add_ln145_4" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 861 'sext' 'sext_ln145_18' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 862 [1/1] (0.00ns)   --->   "%zext_ln145_50 = zext i11 %sext_ln145_18" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 862 'zext' 'zext_ln145_50' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 863 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_51 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_50" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 863 'getelementptr' 'reg_file_2_0_addr_51' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 864 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_51 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_50" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 864 'getelementptr' 'reg_file_2_1_addr_51' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 865 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_51 = load i11 %reg_file_2_0_addr_51" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 865 'load' 'reg_file_2_0_load_51' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_26 : Operation 866 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_51 = load i11 %reg_file_2_1_addr_51" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 866 'load' 'reg_file_2_1_load_51' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>

State 27 <SV = 26> <Delay = 7.14>
ST_27 : Operation 867 [1/2] (5.90ns)   --->   "%add_19 = hadd i16 %reg_file_7_0_load_13, i16 %mul2_19" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 867 'hadd' 'add_19' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 868 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add_19, i11 %reg_file_7_0_addr_27" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 868 'store' 'store_ln145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_27 : Operation 869 [2/2] (5.90ns)   --->   "%add_20 = hadd i16 %reg_file_7_1_load_13, i16 %mul2_20" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 869 'hadd' 'add_20' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 870 [1/2] (4.72ns)   --->   "%mul2_21 = hmul i16 %tmp_36_21, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 870 'hmul' 'mul2_21' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 871 [2/2] (4.72ns)   --->   "%mul2_22 = hmul i16 %tmp_36_22, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 871 'hmul' 'mul2_22' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 872 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_50 = load i11 %reg_file_2_0_addr_50" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 872 'load' 'reg_file_2_0_load_50' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_27 : Operation 873 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_50 = load i11 %reg_file_2_1_addr_50" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 873 'load' 'reg_file_2_1_load_50' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_27 : Operation 874 [1/1] (0.42ns)   --->   "%tmp_36_49 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_50, i16 %reg_file_2_1_load_50, i1 %trunc_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 874 'mux' 'tmp_36_49' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 875 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_51 = load i11 %reg_file_2_0_addr_51" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 875 'load' 'reg_file_2_0_load_51' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_27 : Operation 876 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_51 = load i11 %reg_file_2_1_addr_51" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 876 'load' 'reg_file_2_1_load_51' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_27 : Operation 877 [1/1] (0.42ns)   --->   "%tmp_36_50 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_51, i16 %reg_file_2_1_load_51, i1 %trunc_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 877 'mux' 'tmp_36_50' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 878 [1/1] (0.00ns)   --->   "%sext_ln145_19 = sext i10 %zext_ln145_19_cast" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 878 'sext' 'sext_ln145_19' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 879 [1/1] (0.00ns)   --->   "%zext_ln145_51 = zext i11 %sext_ln145_19" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 879 'zext' 'zext_ln145_51' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 880 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_52 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_51" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 880 'getelementptr' 'reg_file_2_0_addr_52' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 881 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_52 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_51" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 881 'getelementptr' 'reg_file_2_1_addr_52' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 882 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_52 = load i11 %reg_file_2_0_addr_52" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 882 'load' 'reg_file_2_0_load_52' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_27 : Operation 883 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_52 = load i11 %reg_file_2_1_addr_52" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 883 'load' 'reg_file_2_1_load_52' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_27 : Operation 884 [1/1] (0.00ns)   --->   "%sext_ln145_20 = sext i10 %add_ln145_5" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 884 'sext' 'sext_ln145_20' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 885 [1/1] (0.00ns)   --->   "%zext_ln145_52 = zext i11 %sext_ln145_20" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 885 'zext' 'zext_ln145_52' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 886 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_53 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_52" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 886 'getelementptr' 'reg_file_2_0_addr_53' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 887 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_53 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_52" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 887 'getelementptr' 'reg_file_2_1_addr_53' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 888 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_53 = load i11 %reg_file_2_0_addr_53" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 888 'load' 'reg_file_2_0_load_53' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_27 : Operation 889 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_53 = load i11 %reg_file_2_1_addr_53" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 889 'load' 'reg_file_2_1_load_53' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>

State 28 <SV = 27> <Delay = 7.14>
ST_28 : Operation 890 [1/2] (5.90ns)   --->   "%add_20 = hadd i16 %reg_file_7_1_load_13, i16 %mul2_20" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 890 'hadd' 'add_20' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 891 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add_20, i11 %reg_file_7_1_addr_27" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 891 'store' 'store_ln145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_28 : Operation 892 [2/2] (5.90ns)   --->   "%add_21 = hadd i16 %reg_file_7_0_load_14, i16 %mul2_21" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 892 'hadd' 'add_21' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 893 [1/2] (4.72ns)   --->   "%mul2_22 = hmul i16 %tmp_36_22, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 893 'hmul' 'mul2_22' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 894 [2/2] (4.72ns)   --->   "%mul2_23 = hmul i16 %tmp_36_23, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 894 'hmul' 'mul2_23' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 895 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_52 = load i11 %reg_file_2_0_addr_52" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 895 'load' 'reg_file_2_0_load_52' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_28 : Operation 896 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_52 = load i11 %reg_file_2_1_addr_52" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 896 'load' 'reg_file_2_1_load_52' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_28 : Operation 897 [1/1] (0.42ns)   --->   "%tmp_36_51 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_52, i16 %reg_file_2_1_load_52, i1 %trunc_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 897 'mux' 'tmp_36_51' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 898 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_53 = load i11 %reg_file_2_0_addr_53" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 898 'load' 'reg_file_2_0_load_53' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_28 : Operation 899 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_53 = load i11 %reg_file_2_1_addr_53" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 899 'load' 'reg_file_2_1_load_53' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_28 : Operation 900 [1/1] (0.42ns)   --->   "%tmp_36_52 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_53, i16 %reg_file_2_1_load_53, i1 %trunc_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 900 'mux' 'tmp_36_52' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 901 [1/1] (0.00ns)   --->   "%sext_ln145_21 = sext i10 %zext_ln145_21_cast" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 901 'sext' 'sext_ln145_21' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 902 [1/1] (0.00ns)   --->   "%zext_ln145_53 = zext i11 %sext_ln145_21" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 902 'zext' 'zext_ln145_53' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 903 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_54 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_53" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 903 'getelementptr' 'reg_file_2_0_addr_54' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 904 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_54 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_53" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 904 'getelementptr' 'reg_file_2_1_addr_54' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 905 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_54 = load i11 %reg_file_2_0_addr_54" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 905 'load' 'reg_file_2_0_load_54' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_28 : Operation 906 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_54 = load i11 %reg_file_2_1_addr_54" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 906 'load' 'reg_file_2_1_load_54' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_28 : Operation 907 [1/1] (0.00ns)   --->   "%sext_ln145_22 = sext i10 %add_ln145_6" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 907 'sext' 'sext_ln145_22' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 908 [1/1] (0.00ns)   --->   "%zext_ln145_54 = zext i11 %sext_ln145_22" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 908 'zext' 'zext_ln145_54' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 909 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_55 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_54" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 909 'getelementptr' 'reg_file_2_0_addr_55' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 910 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_55 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_54" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 910 'getelementptr' 'reg_file_2_1_addr_55' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 911 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_55 = load i11 %reg_file_2_0_addr_55" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 911 'load' 'reg_file_2_0_load_55' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_28 : Operation 912 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_55 = load i11 %reg_file_2_1_addr_55" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 912 'load' 'reg_file_2_1_load_55' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>

State 29 <SV = 28> <Delay = 7.14>
ST_29 : Operation 913 [1/2] (5.90ns)   --->   "%add_21 = hadd i16 %reg_file_7_0_load_14, i16 %mul2_21" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 913 'hadd' 'add_21' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 914 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add_21, i11 %reg_file_7_0_addr_26" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 914 'store' 'store_ln145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 915 [2/2] (5.90ns)   --->   "%add_22 = hadd i16 %reg_file_7_1_load_14, i16 %mul2_22" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 915 'hadd' 'add_22' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 916 [1/2] (4.72ns)   --->   "%mul2_23 = hmul i16 %tmp_36_23, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 916 'hmul' 'mul2_23' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 917 [2/2] (4.72ns)   --->   "%mul2_24 = hmul i16 %tmp_36_24, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 917 'hmul' 'mul2_24' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 918 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_54 = load i11 %reg_file_2_0_addr_54" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 918 'load' 'reg_file_2_0_load_54' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 919 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_54 = load i11 %reg_file_2_1_addr_54" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 919 'load' 'reg_file_2_1_load_54' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 920 [1/1] (0.42ns)   --->   "%tmp_36_53 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_54, i16 %reg_file_2_1_load_54, i1 %trunc_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 920 'mux' 'tmp_36_53' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 921 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_55 = load i11 %reg_file_2_0_addr_55" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 921 'load' 'reg_file_2_0_load_55' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 922 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_55 = load i11 %reg_file_2_1_addr_55" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 922 'load' 'reg_file_2_1_load_55' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 923 [1/1] (0.42ns)   --->   "%tmp_36_54 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_55, i16 %reg_file_2_1_load_55, i1 %trunc_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 923 'mux' 'tmp_36_54' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 924 [1/1] (0.00ns)   --->   "%sext_ln145_23 = sext i9 %zext_ln145_7_cast" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 924 'sext' 'sext_ln145_23' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 925 [1/1] (0.00ns)   --->   "%zext_ln145_55 = zext i11 %sext_ln145_23" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 925 'zext' 'zext_ln145_55' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 926 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_56 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_55" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 926 'getelementptr' 'reg_file_2_0_addr_56' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 927 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_56 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_55" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 927 'getelementptr' 'reg_file_2_1_addr_56' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 928 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_56 = load i11 %reg_file_2_0_addr_56" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 928 'load' 'reg_file_2_0_load_56' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 929 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_56 = load i11 %reg_file_2_1_addr_56" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 929 'load' 'reg_file_2_1_load_56' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 930 [1/1] (0.00ns)   --->   "%sext_ln145_24 = sext i9 %add_ln145_1" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 930 'sext' 'sext_ln145_24' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 931 [1/1] (0.00ns)   --->   "%zext_ln145_56 = zext i11 %sext_ln145_24" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 931 'zext' 'zext_ln145_56' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 932 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_57 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_56" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 932 'getelementptr' 'reg_file_2_0_addr_57' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 933 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_57 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_56" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 933 'getelementptr' 'reg_file_2_1_addr_57' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 934 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_57 = load i11 %reg_file_2_0_addr_57" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 934 'load' 'reg_file_2_0_load_57' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 935 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_57 = load i11 %reg_file_2_1_addr_57" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 935 'load' 'reg_file_2_1_load_57' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>

State 30 <SV = 29> <Delay = 7.14>
ST_30 : Operation 936 [1/2] (5.90ns)   --->   "%add_22 = hadd i16 %reg_file_7_1_load_14, i16 %mul2_22" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 936 'hadd' 'add_22' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 937 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add_22, i11 %reg_file_7_1_addr_26" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 937 'store' 'store_ln145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_30 : Operation 938 [2/2] (5.90ns)   --->   "%add_23 = hadd i16 %reg_file_7_0_load_15, i16 %mul2_23" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 938 'hadd' 'add_23' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 939 [1/2] (4.72ns)   --->   "%mul2_24 = hmul i16 %tmp_36_24, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 939 'hmul' 'mul2_24' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 940 [2/2] (4.72ns)   --->   "%mul2_25 = hmul i16 %tmp_36_25, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 940 'hmul' 'mul2_25' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 941 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_56 = load i11 %reg_file_2_0_addr_56" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 941 'load' 'reg_file_2_0_load_56' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_30 : Operation 942 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_56 = load i11 %reg_file_2_1_addr_56" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 942 'load' 'reg_file_2_1_load_56' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_30 : Operation 943 [1/1] (0.42ns)   --->   "%tmp_36_55 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_56, i16 %reg_file_2_1_load_56, i1 %trunc_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 943 'mux' 'tmp_36_55' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 944 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_57 = load i11 %reg_file_2_0_addr_57" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 944 'load' 'reg_file_2_0_load_57' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_30 : Operation 945 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_57 = load i11 %reg_file_2_1_addr_57" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 945 'load' 'reg_file_2_1_load_57' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_30 : Operation 946 [1/1] (0.42ns)   --->   "%tmp_36_56 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_57, i16 %reg_file_2_1_load_57, i1 %trunc_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 946 'mux' 'tmp_36_56' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 947 [1/1] (0.00ns)   --->   "%sext_ln145_25 = sext i9 %zext_ln145_9_cast" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 947 'sext' 'sext_ln145_25' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 948 [1/1] (0.00ns)   --->   "%zext_ln145_57 = zext i11 %sext_ln145_25" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 948 'zext' 'zext_ln145_57' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 949 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_58 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_57" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 949 'getelementptr' 'reg_file_2_0_addr_58' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 950 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_58 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_57" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 950 'getelementptr' 'reg_file_2_1_addr_58' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 951 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_58 = load i11 %reg_file_2_0_addr_58" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 951 'load' 'reg_file_2_0_load_58' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_30 : Operation 952 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_58 = load i11 %reg_file_2_1_addr_58" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 952 'load' 'reg_file_2_1_load_58' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_30 : Operation 953 [1/1] (0.00ns)   --->   "%sext_ln145_26 = sext i9 %add_ln145_2" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 953 'sext' 'sext_ln145_26' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 954 [1/1] (0.00ns)   --->   "%zext_ln145_58 = zext i11 %sext_ln145_26" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 954 'zext' 'zext_ln145_58' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 955 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_59 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_58" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 955 'getelementptr' 'reg_file_2_0_addr_59' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 956 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_59 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_58" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 956 'getelementptr' 'reg_file_2_1_addr_59' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 957 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_59 = load i11 %reg_file_2_0_addr_59" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 957 'load' 'reg_file_2_0_load_59' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_30 : Operation 958 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_59 = load i11 %reg_file_2_1_addr_59" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 958 'load' 'reg_file_2_1_load_59' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>

State 31 <SV = 30> <Delay = 7.14>
ST_31 : Operation 959 [1/2] (5.90ns)   --->   "%add_23 = hadd i16 %reg_file_7_0_load_15, i16 %mul2_23" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 959 'hadd' 'add_23' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 960 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add_23, i11 %reg_file_7_0_addr_25" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 960 'store' 'store_ln145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_31 : Operation 961 [2/2] (5.90ns)   --->   "%add_24 = hadd i16 %reg_file_7_1_load_15, i16 %mul2_24" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 961 'hadd' 'add_24' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 962 [1/2] (4.72ns)   --->   "%mul2_25 = hmul i16 %tmp_36_25, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 962 'hmul' 'mul2_25' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 963 [2/2] (4.72ns)   --->   "%mul2_26 = hmul i16 %tmp_36_26, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 963 'hmul' 'mul2_26' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 964 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_58 = load i11 %reg_file_2_0_addr_58" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 964 'load' 'reg_file_2_0_load_58' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_31 : Operation 965 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_58 = load i11 %reg_file_2_1_addr_58" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 965 'load' 'reg_file_2_1_load_58' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_31 : Operation 966 [1/1] (0.42ns)   --->   "%tmp_36_57 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_58, i16 %reg_file_2_1_load_58, i1 %trunc_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 966 'mux' 'tmp_36_57' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 967 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_59 = load i11 %reg_file_2_0_addr_59" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 967 'load' 'reg_file_2_0_load_59' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_31 : Operation 968 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_59 = load i11 %reg_file_2_1_addr_59" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 968 'load' 'reg_file_2_1_load_59' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_31 : Operation 969 [1/1] (0.42ns)   --->   "%tmp_36_58 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_59, i16 %reg_file_2_1_load_59, i1 %trunc_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 969 'mux' 'tmp_36_58' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 970 [1/1] (0.00ns)   --->   "%sext_ln145_27 = sext i8 %zext_ln145_3_cast" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 970 'sext' 'sext_ln145_27' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 971 [1/1] (0.00ns)   --->   "%zext_ln145_59 = zext i11 %sext_ln145_27" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 971 'zext' 'zext_ln145_59' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 972 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_60 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_59" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 972 'getelementptr' 'reg_file_2_0_addr_60' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 973 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_60 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_59" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 973 'getelementptr' 'reg_file_2_1_addr_60' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 974 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_60 = load i11 %reg_file_2_0_addr_60" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 974 'load' 'reg_file_2_0_load_60' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_31 : Operation 975 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_60 = load i11 %reg_file_2_1_addr_60" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 975 'load' 'reg_file_2_1_load_60' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_31 : Operation 976 [1/1] (0.00ns)   --->   "%sext_ln145_28 = sext i8 %add_ln145" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 976 'sext' 'sext_ln145_28' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 977 [1/1] (0.00ns)   --->   "%zext_ln145_60 = zext i11 %sext_ln145_28" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 977 'zext' 'zext_ln145_60' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 978 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_61 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_60" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 978 'getelementptr' 'reg_file_2_0_addr_61' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 979 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_61 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_60" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 979 'getelementptr' 'reg_file_2_1_addr_61' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 980 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_61 = load i11 %reg_file_2_0_addr_61" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 980 'load' 'reg_file_2_0_load_61' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_31 : Operation 981 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_61 = load i11 %reg_file_2_1_addr_61" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 981 'load' 'reg_file_2_1_load_61' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>

State 32 <SV = 31> <Delay = 7.14>
ST_32 : Operation 982 [1/2] (5.90ns)   --->   "%add_24 = hadd i16 %reg_file_7_1_load_15, i16 %mul2_24" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 982 'hadd' 'add_24' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 983 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add_24, i11 %reg_file_7_1_addr_25" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 983 'store' 'store_ln145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_32 : Operation 984 [2/2] (5.90ns)   --->   "%add_25 = hadd i16 %reg_file_7_0_load_16, i16 %mul2_25" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 984 'hadd' 'add_25' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 985 [1/2] (4.72ns)   --->   "%mul2_26 = hmul i16 %tmp_36_26, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 985 'hmul' 'mul2_26' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 986 [2/2] (4.72ns)   --->   "%mul2_27 = hmul i16 %tmp_36_27, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 986 'hmul' 'mul2_27' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 987 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_60 = load i11 %reg_file_2_0_addr_60" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 987 'load' 'reg_file_2_0_load_60' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_32 : Operation 988 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_60 = load i11 %reg_file_2_1_addr_60" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 988 'load' 'reg_file_2_1_load_60' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_32 : Operation 989 [1/1] (0.42ns)   --->   "%tmp_36_59 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_60, i16 %reg_file_2_1_load_60, i1 %trunc_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 989 'mux' 'tmp_36_59' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 990 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_61 = load i11 %reg_file_2_0_addr_61" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 990 'load' 'reg_file_2_0_load_61' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_32 : Operation 991 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_61 = load i11 %reg_file_2_1_addr_61" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 991 'load' 'reg_file_2_1_load_61' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_32 : Operation 992 [1/1] (0.42ns)   --->   "%tmp_36_60 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_61, i16 %reg_file_2_1_load_61, i1 %trunc_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 992 'mux' 'tmp_36_60' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 993 [1/1] (0.00ns)   --->   "%sext_ln145_29 = sext i7 %zext_ln145_1_cast" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 993 'sext' 'sext_ln145_29' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 994 [1/1] (0.00ns)   --->   "%zext_ln145_61 = zext i11 %sext_ln145_29" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 994 'zext' 'zext_ln145_61' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 995 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_62 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_61" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 995 'getelementptr' 'reg_file_2_0_addr_62' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 996 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_62 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_61" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 996 'getelementptr' 'reg_file_2_1_addr_62' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 997 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_62 = load i11 %reg_file_2_0_addr_62" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 997 'load' 'reg_file_2_0_load_62' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_32 : Operation 998 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_62 = load i11 %reg_file_2_1_addr_62" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 998 'load' 'reg_file_2_1_load_62' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_32 : Operation 999 [1/1] (0.00ns)   --->   "%sext_ln145_30 = sext i6 %xor_ln145" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 999 'sext' 'sext_ln145_30' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1000 [1/1] (0.00ns)   --->   "%zext_ln145_62 = zext i11 %sext_ln145_30" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1000 'zext' 'zext_ln145_62' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1001 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_63 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145_62" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1001 'getelementptr' 'reg_file_2_0_addr_63' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1002 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_63 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145_62" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1002 'getelementptr' 'reg_file_2_1_addr_63' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1003 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_63 = load i11 %reg_file_2_0_addr_63" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1003 'load' 'reg_file_2_0_load_63' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_32 : Operation 1004 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_63 = load i11 %reg_file_2_1_addr_63" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1004 'load' 'reg_file_2_1_load_63' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>

State 33 <SV = 32> <Delay = 7.14>
ST_33 : Operation 1005 [1/2] (5.90ns)   --->   "%add_25 = hadd i16 %reg_file_7_0_load_16, i16 %mul2_25" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1005 'hadd' 'add_25' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1006 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add_25, i11 %reg_file_7_0_addr_24" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1006 'store' 'store_ln145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_33 : Operation 1007 [2/2] (5.90ns)   --->   "%add_26 = hadd i16 %reg_file_7_1_load_16, i16 %mul2_26" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1007 'hadd' 'add_26' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1008 [1/2] (4.72ns)   --->   "%mul2_27 = hmul i16 %tmp_36_27, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1008 'hmul' 'mul2_27' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1009 [2/2] (4.72ns)   --->   "%mul2_28 = hmul i16 %tmp_36_28, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1009 'hmul' 'mul2_28' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1010 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_62 = load i11 %reg_file_2_0_addr_62" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1010 'load' 'reg_file_2_0_load_62' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_33 : Operation 1011 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_62 = load i11 %reg_file_2_1_addr_62" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1011 'load' 'reg_file_2_1_load_62' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_33 : Operation 1012 [1/1] (0.42ns)   --->   "%tmp_36_61 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_62, i16 %reg_file_2_1_load_62, i1 %trunc_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1012 'mux' 'tmp_36_61' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1013 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_63 = load i11 %reg_file_2_0_addr_63" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1013 'load' 'reg_file_2_0_load_63' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_33 : Operation 1014 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_63 = load i11 %reg_file_2_1_addr_63" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1014 'load' 'reg_file_2_1_load_63' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_33 : Operation 1015 [1/1] (0.42ns)   --->   "%tmp_36_62 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_63, i16 %reg_file_2_1_load_63, i1 %trunc_ln140" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1015 'mux' 'tmp_36_62' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.14>
ST_34 : Operation 1016 [1/2] (5.90ns)   --->   "%add_26 = hadd i16 %reg_file_7_1_load_16, i16 %mul2_26" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1016 'hadd' 'add_26' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1017 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add_26, i11 %reg_file_7_1_addr_24" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1017 'store' 'store_ln145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_34 : Operation 1018 [2/2] (5.90ns)   --->   "%add_27 = hadd i16 %reg_file_7_0_load_17, i16 %mul2_27" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1018 'hadd' 'add_27' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1019 [1/2] (4.72ns)   --->   "%mul2_28 = hmul i16 %tmp_36_28, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1019 'hmul' 'mul2_28' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1020 [2/2] (4.72ns)   --->   "%mul2_29 = hmul i16 %tmp_36_29, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1020 'hmul' 'mul2_29' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.14>
ST_35 : Operation 1021 [1/2] (5.90ns)   --->   "%add_27 = hadd i16 %reg_file_7_0_load_17, i16 %mul2_27" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1021 'hadd' 'add_27' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1022 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add_27, i11 %reg_file_7_0_addr_23" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1022 'store' 'store_ln145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_35 : Operation 1023 [2/2] (5.90ns)   --->   "%add_28 = hadd i16 %reg_file_7_1_load_17, i16 %mul2_28" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1023 'hadd' 'add_28' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1024 [1/2] (4.72ns)   --->   "%mul2_29 = hmul i16 %tmp_36_29, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1024 'hmul' 'mul2_29' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1025 [2/2] (4.72ns)   --->   "%mul2_30 = hmul i16 %tmp_36_30, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1025 'hmul' 'mul2_30' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.14>
ST_36 : Operation 1026 [1/2] (5.90ns)   --->   "%add_28 = hadd i16 %reg_file_7_1_load_17, i16 %mul2_28" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1026 'hadd' 'add_28' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1027 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add_28, i11 %reg_file_7_1_addr_23" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1027 'store' 'store_ln145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_36 : Operation 1028 [2/2] (5.90ns)   --->   "%add_29 = hadd i16 %reg_file_7_0_load_18, i16 %mul2_29" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1028 'hadd' 'add_29' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1029 [1/2] (4.72ns)   --->   "%mul2_30 = hmul i16 %tmp_36_30, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1029 'hmul' 'mul2_30' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1030 [2/2] (4.72ns)   --->   "%mul2_31 = hmul i16 %tmp_36_31, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1030 'hmul' 'mul2_31' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.14>
ST_37 : Operation 1031 [1/2] (5.90ns)   --->   "%add_29 = hadd i16 %reg_file_7_0_load_18, i16 %mul2_29" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1031 'hadd' 'add_29' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1032 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add_29, i11 %reg_file_7_0_addr_22" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1032 'store' 'store_ln145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_37 : Operation 1033 [2/2] (5.90ns)   --->   "%add_30 = hadd i16 %reg_file_7_1_load_18, i16 %mul2_30" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1033 'hadd' 'add_30' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1034 [1/2] (4.72ns)   --->   "%mul2_31 = hmul i16 %tmp_36_31, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1034 'hmul' 'mul2_31' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1035 [2/2] (4.72ns)   --->   "%mul2_32 = hmul i16 %tmp_36_32, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1035 'hmul' 'mul2_32' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.14>
ST_38 : Operation 1036 [1/2] (5.90ns)   --->   "%add_30 = hadd i16 %reg_file_7_1_load_18, i16 %mul2_30" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1036 'hadd' 'add_30' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1037 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add_30, i11 %reg_file_7_1_addr_22" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1037 'store' 'store_ln145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_38 : Operation 1038 [2/2] (5.90ns)   --->   "%add_31 = hadd i16 %reg_file_7_0_load_19, i16 %mul2_31" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1038 'hadd' 'add_31' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1039 [1/2] (4.72ns)   --->   "%mul2_32 = hmul i16 %tmp_36_32, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1039 'hmul' 'mul2_32' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 1040 [2/2] (4.72ns)   --->   "%mul2_33 = hmul i16 %tmp_36_33, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1040 'hmul' 'mul2_33' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.14>
ST_39 : Operation 1041 [1/2] (5.90ns)   --->   "%add_31 = hadd i16 %reg_file_7_0_load_19, i16 %mul2_31" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1041 'hadd' 'add_31' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1042 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add_31, i11 %reg_file_7_0_addr_21" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1042 'store' 'store_ln145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_39 : Operation 1043 [2/2] (5.90ns)   --->   "%add_32 = hadd i16 %reg_file_7_1_load_19, i16 %mul2_32" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1043 'hadd' 'add_32' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1044 [1/2] (4.72ns)   --->   "%mul2_33 = hmul i16 %tmp_36_33, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1044 'hmul' 'mul2_33' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1045 [2/2] (4.72ns)   --->   "%mul2_34 = hmul i16 %tmp_36_34, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1045 'hmul' 'mul2_34' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.14>
ST_40 : Operation 1046 [1/2] (5.90ns)   --->   "%add_32 = hadd i16 %reg_file_7_1_load_19, i16 %mul2_32" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1046 'hadd' 'add_32' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1047 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add_32, i11 %reg_file_7_1_addr_21" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1047 'store' 'store_ln145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_40 : Operation 1048 [2/2] (5.90ns)   --->   "%add_33 = hadd i16 %reg_file_7_0_load_20, i16 %mul2_33" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1048 'hadd' 'add_33' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1049 [1/2] (4.72ns)   --->   "%mul2_34 = hmul i16 %tmp_36_34, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1049 'hmul' 'mul2_34' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1050 [2/2] (4.72ns)   --->   "%mul2_35 = hmul i16 %tmp_36_35, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1050 'hmul' 'mul2_35' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.14>
ST_41 : Operation 1051 [1/2] (5.90ns)   --->   "%add_33 = hadd i16 %reg_file_7_0_load_20, i16 %mul2_33" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1051 'hadd' 'add_33' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1052 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add_33, i11 %reg_file_7_0_addr_20" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1052 'store' 'store_ln145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_41 : Operation 1053 [2/2] (5.90ns)   --->   "%add_34 = hadd i16 %reg_file_7_1_load_20, i16 %mul2_34" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1053 'hadd' 'add_34' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1054 [1/2] (4.72ns)   --->   "%mul2_35 = hmul i16 %tmp_36_35, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1054 'hmul' 'mul2_35' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1055 [2/2] (4.72ns)   --->   "%mul2_36 = hmul i16 %tmp_36_36, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1055 'hmul' 'mul2_36' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.14>
ST_42 : Operation 1056 [1/2] (5.90ns)   --->   "%add_34 = hadd i16 %reg_file_7_1_load_20, i16 %mul2_34" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1056 'hadd' 'add_34' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1057 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add_34, i11 %reg_file_7_1_addr_20" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1057 'store' 'store_ln145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_42 : Operation 1058 [2/2] (5.90ns)   --->   "%add_35 = hadd i16 %reg_file_7_0_load_21, i16 %mul2_35" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1058 'hadd' 'add_35' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1059 [1/2] (4.72ns)   --->   "%mul2_36 = hmul i16 %tmp_36_36, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1059 'hmul' 'mul2_36' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1060 [2/2] (4.72ns)   --->   "%mul2_37 = hmul i16 %tmp_36_37, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1060 'hmul' 'mul2_37' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.14>
ST_43 : Operation 1061 [1/2] (5.90ns)   --->   "%add_35 = hadd i16 %reg_file_7_0_load_21, i16 %mul2_35" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1061 'hadd' 'add_35' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1062 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add_35, i11 %reg_file_7_0_addr_19" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1062 'store' 'store_ln145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_43 : Operation 1063 [2/2] (5.90ns)   --->   "%add_36 = hadd i16 %reg_file_7_1_load_21, i16 %mul2_36" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1063 'hadd' 'add_36' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1064 [1/2] (4.72ns)   --->   "%mul2_37 = hmul i16 %tmp_36_37, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1064 'hmul' 'mul2_37' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1065 [2/2] (4.72ns)   --->   "%mul2_38 = hmul i16 %tmp_36_38, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1065 'hmul' 'mul2_38' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.14>
ST_44 : Operation 1066 [1/2] (5.90ns)   --->   "%add_36 = hadd i16 %reg_file_7_1_load_21, i16 %mul2_36" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1066 'hadd' 'add_36' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1067 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add_36, i11 %reg_file_7_1_addr_19" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1067 'store' 'store_ln145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_44 : Operation 1068 [2/2] (5.90ns)   --->   "%add_37 = hadd i16 %reg_file_7_0_load_22, i16 %mul2_37" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1068 'hadd' 'add_37' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1069 [1/2] (4.72ns)   --->   "%mul2_38 = hmul i16 %tmp_36_38, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1069 'hmul' 'mul2_38' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1070 [2/2] (4.72ns)   --->   "%mul2_39 = hmul i16 %tmp_36_39, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1070 'hmul' 'mul2_39' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.14>
ST_45 : Operation 1071 [1/2] (5.90ns)   --->   "%add_37 = hadd i16 %reg_file_7_0_load_22, i16 %mul2_37" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1071 'hadd' 'add_37' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1072 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add_37, i11 %reg_file_7_0_addr_18" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1072 'store' 'store_ln145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_45 : Operation 1073 [2/2] (5.90ns)   --->   "%add_38 = hadd i16 %reg_file_7_1_load_22, i16 %mul2_38" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1073 'hadd' 'add_38' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1074 [1/2] (4.72ns)   --->   "%mul2_39 = hmul i16 %tmp_36_39, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1074 'hmul' 'mul2_39' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1075 [2/2] (4.72ns)   --->   "%mul2_40 = hmul i16 %tmp_36_40, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1075 'hmul' 'mul2_40' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.14>
ST_46 : Operation 1076 [1/2] (5.90ns)   --->   "%add_38 = hadd i16 %reg_file_7_1_load_22, i16 %mul2_38" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1076 'hadd' 'add_38' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1077 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add_38, i11 %reg_file_7_1_addr_18" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1077 'store' 'store_ln145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_46 : Operation 1078 [2/2] (5.90ns)   --->   "%add_39 = hadd i16 %reg_file_7_0_load_23, i16 %mul2_39" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1078 'hadd' 'add_39' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1079 [1/2] (4.72ns)   --->   "%mul2_40 = hmul i16 %tmp_36_40, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1079 'hmul' 'mul2_40' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1080 [2/2] (4.72ns)   --->   "%mul2_41 = hmul i16 %tmp_36_41, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1080 'hmul' 'mul2_41' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 7.14>
ST_47 : Operation 1081 [1/2] (5.90ns)   --->   "%add_39 = hadd i16 %reg_file_7_0_load_23, i16 %mul2_39" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1081 'hadd' 'add_39' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1082 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add_39, i11 %reg_file_7_0_addr_17" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1082 'store' 'store_ln145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_47 : Operation 1083 [2/2] (5.90ns)   --->   "%add_40 = hadd i16 %reg_file_7_1_load_23, i16 %mul2_40" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1083 'hadd' 'add_40' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1084 [1/2] (4.72ns)   --->   "%mul2_41 = hmul i16 %tmp_36_41, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1084 'hmul' 'mul2_41' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1085 [2/2] (4.72ns)   --->   "%mul2_42 = hmul i16 %tmp_36_42, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1085 'hmul' 'mul2_42' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 7.14>
ST_48 : Operation 1086 [1/2] (5.90ns)   --->   "%add_40 = hadd i16 %reg_file_7_1_load_23, i16 %mul2_40" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1086 'hadd' 'add_40' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1087 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add_40, i11 %reg_file_7_1_addr_17" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1087 'store' 'store_ln145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_48 : Operation 1088 [2/2] (5.90ns)   --->   "%add_41 = hadd i16 %reg_file_7_0_load_24, i16 %mul2_41" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1088 'hadd' 'add_41' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1089 [1/2] (4.72ns)   --->   "%mul2_42 = hmul i16 %tmp_36_42, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1089 'hmul' 'mul2_42' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1090 [2/2] (4.72ns)   --->   "%mul2_43 = hmul i16 %tmp_36_43, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1090 'hmul' 'mul2_43' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 7.14>
ST_49 : Operation 1091 [1/2] (5.90ns)   --->   "%add_41 = hadd i16 %reg_file_7_0_load_24, i16 %mul2_41" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1091 'hadd' 'add_41' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1092 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add_41, i11 %reg_file_7_0_addr_16" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1092 'store' 'store_ln145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_49 : Operation 1093 [2/2] (5.90ns)   --->   "%add_42 = hadd i16 %reg_file_7_1_load_24, i16 %mul2_42" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1093 'hadd' 'add_42' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1094 [1/2] (4.72ns)   --->   "%mul2_43 = hmul i16 %tmp_36_43, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1094 'hmul' 'mul2_43' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1095 [2/2] (4.72ns)   --->   "%mul2_44 = hmul i16 %tmp_36_44, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1095 'hmul' 'mul2_44' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 7.14>
ST_50 : Operation 1096 [1/2] (5.90ns)   --->   "%add_42 = hadd i16 %reg_file_7_1_load_24, i16 %mul2_42" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1096 'hadd' 'add_42' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1097 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add_42, i11 %reg_file_7_1_addr_16" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1097 'store' 'store_ln145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_50 : Operation 1098 [2/2] (5.90ns)   --->   "%add_43 = hadd i16 %reg_file_7_0_load_25, i16 %mul2_43" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1098 'hadd' 'add_43' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1099 [1/2] (4.72ns)   --->   "%mul2_44 = hmul i16 %tmp_36_44, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1099 'hmul' 'mul2_44' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1100 [2/2] (4.72ns)   --->   "%mul2_45 = hmul i16 %tmp_36_45, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1100 'hmul' 'mul2_45' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 7.14>
ST_51 : Operation 1101 [1/2] (5.90ns)   --->   "%add_43 = hadd i16 %reg_file_7_0_load_25, i16 %mul2_43" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1101 'hadd' 'add_43' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1102 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add_43, i11 %reg_file_7_0_addr_15" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1102 'store' 'store_ln145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_51 : Operation 1103 [2/2] (5.90ns)   --->   "%add_44 = hadd i16 %reg_file_7_1_load_25, i16 %mul2_44" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1103 'hadd' 'add_44' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1104 [1/2] (4.72ns)   --->   "%mul2_45 = hmul i16 %tmp_36_45, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1104 'hmul' 'mul2_45' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1105 [2/2] (4.72ns)   --->   "%mul2_46 = hmul i16 %tmp_36_46, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1105 'hmul' 'mul2_46' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 7.14>
ST_52 : Operation 1106 [1/2] (5.90ns)   --->   "%add_44 = hadd i16 %reg_file_7_1_load_25, i16 %mul2_44" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1106 'hadd' 'add_44' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1107 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add_44, i11 %reg_file_7_1_addr_15" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1107 'store' 'store_ln145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_52 : Operation 1108 [2/2] (5.90ns)   --->   "%add_45 = hadd i16 %reg_file_7_0_load_26, i16 %mul2_45" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1108 'hadd' 'add_45' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1109 [1/2] (4.72ns)   --->   "%mul2_46 = hmul i16 %tmp_36_46, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1109 'hmul' 'mul2_46' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1110 [2/2] (4.72ns)   --->   "%mul2_47 = hmul i16 %tmp_36_47, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1110 'hmul' 'mul2_47' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 7.14>
ST_53 : Operation 1111 [1/2] (5.90ns)   --->   "%add_45 = hadd i16 %reg_file_7_0_load_26, i16 %mul2_45" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1111 'hadd' 'add_45' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1112 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add_45, i11 %reg_file_7_0_addr_14" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1112 'store' 'store_ln145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_53 : Operation 1113 [2/2] (5.90ns)   --->   "%add_46 = hadd i16 %reg_file_7_1_load_26, i16 %mul2_46" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1113 'hadd' 'add_46' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1114 [1/2] (4.72ns)   --->   "%mul2_47 = hmul i16 %tmp_36_47, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1114 'hmul' 'mul2_47' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1115 [2/2] (4.72ns)   --->   "%mul2_48 = hmul i16 %tmp_36_48, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1115 'hmul' 'mul2_48' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 7.14>
ST_54 : Operation 1116 [1/2] (5.90ns)   --->   "%add_46 = hadd i16 %reg_file_7_1_load_26, i16 %mul2_46" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1116 'hadd' 'add_46' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1117 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add_46, i11 %reg_file_7_1_addr_14" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1117 'store' 'store_ln145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_54 : Operation 1118 [2/2] (5.90ns)   --->   "%add_47 = hadd i16 %reg_file_7_0_load_27, i16 %mul2_47" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1118 'hadd' 'add_47' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1119 [1/2] (4.72ns)   --->   "%mul2_48 = hmul i16 %tmp_36_48, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1119 'hmul' 'mul2_48' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1120 [2/2] (4.72ns)   --->   "%mul2_49 = hmul i16 %tmp_36_49, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1120 'hmul' 'mul2_49' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 7.14>
ST_55 : Operation 1121 [1/2] (5.90ns)   --->   "%add_47 = hadd i16 %reg_file_7_0_load_27, i16 %mul2_47" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1121 'hadd' 'add_47' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1122 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add_47, i11 %reg_file_7_0_addr_13" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1122 'store' 'store_ln145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_55 : Operation 1123 [2/2] (5.90ns)   --->   "%add_48 = hadd i16 %reg_file_7_1_load_27, i16 %mul2_48" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1123 'hadd' 'add_48' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1124 [1/2] (4.72ns)   --->   "%mul2_49 = hmul i16 %tmp_36_49, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1124 'hmul' 'mul2_49' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1125 [2/2] (4.72ns)   --->   "%mul2_50 = hmul i16 %tmp_36_50, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1125 'hmul' 'mul2_50' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 7.14>
ST_56 : Operation 1126 [1/2] (5.90ns)   --->   "%add_48 = hadd i16 %reg_file_7_1_load_27, i16 %mul2_48" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1126 'hadd' 'add_48' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1127 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add_48, i11 %reg_file_7_1_addr_13" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1127 'store' 'store_ln145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_56 : Operation 1128 [2/2] (5.90ns)   --->   "%add_49 = hadd i16 %reg_file_7_0_load_28, i16 %mul2_49" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1128 'hadd' 'add_49' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1129 [1/2] (4.72ns)   --->   "%mul2_50 = hmul i16 %tmp_36_50, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1129 'hmul' 'mul2_50' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1130 [2/2] (4.72ns)   --->   "%mul2_51 = hmul i16 %tmp_36_51, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1130 'hmul' 'mul2_51' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.14>
ST_57 : Operation 1131 [1/2] (5.90ns)   --->   "%add_49 = hadd i16 %reg_file_7_0_load_28, i16 %mul2_49" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1131 'hadd' 'add_49' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1132 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add_49, i11 %reg_file_7_0_addr_12" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1132 'store' 'store_ln145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_57 : Operation 1133 [2/2] (5.90ns)   --->   "%add_50 = hadd i16 %reg_file_7_1_load_28, i16 %mul2_50" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1133 'hadd' 'add_50' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1134 [1/2] (4.72ns)   --->   "%mul2_51 = hmul i16 %tmp_36_51, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1134 'hmul' 'mul2_51' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1135 [2/2] (4.72ns)   --->   "%mul2_52 = hmul i16 %tmp_36_52, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1135 'hmul' 'mul2_52' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 7.14>
ST_58 : Operation 1136 [1/2] (5.90ns)   --->   "%add_50 = hadd i16 %reg_file_7_1_load_28, i16 %mul2_50" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1136 'hadd' 'add_50' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1137 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add_50, i11 %reg_file_7_1_addr_12" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1137 'store' 'store_ln145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_58 : Operation 1138 [2/2] (5.90ns)   --->   "%add_51 = hadd i16 %reg_file_7_0_load_29, i16 %mul2_51" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1138 'hadd' 'add_51' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1139 [1/2] (4.72ns)   --->   "%mul2_52 = hmul i16 %tmp_36_52, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1139 'hmul' 'mul2_52' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1140 [2/2] (4.72ns)   --->   "%mul2_53 = hmul i16 %tmp_36_53, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1140 'hmul' 'mul2_53' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 7.14>
ST_59 : Operation 1141 [1/2] (5.90ns)   --->   "%add_51 = hadd i16 %reg_file_7_0_load_29, i16 %mul2_51" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1141 'hadd' 'add_51' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1142 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add_51, i11 %reg_file_7_0_addr_11" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1142 'store' 'store_ln145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_59 : Operation 1143 [2/2] (5.90ns)   --->   "%add_52 = hadd i16 %reg_file_7_1_load_29, i16 %mul2_52" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1143 'hadd' 'add_52' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1144 [1/2] (4.72ns)   --->   "%mul2_53 = hmul i16 %tmp_36_53, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1144 'hmul' 'mul2_53' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1145 [2/2] (4.72ns)   --->   "%mul2_54 = hmul i16 %tmp_36_54, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1145 'hmul' 'mul2_54' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 7.14>
ST_60 : Operation 1146 [1/2] (5.90ns)   --->   "%add_52 = hadd i16 %reg_file_7_1_load_29, i16 %mul2_52" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1146 'hadd' 'add_52' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1147 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add_52, i11 %reg_file_7_1_addr_11" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1147 'store' 'store_ln145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_60 : Operation 1148 [2/2] (5.90ns)   --->   "%add_53 = hadd i16 %reg_file_7_0_load_30, i16 %mul2_53" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1148 'hadd' 'add_53' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1149 [1/2] (4.72ns)   --->   "%mul2_54 = hmul i16 %tmp_36_54, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1149 'hmul' 'mul2_54' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1150 [2/2] (4.72ns)   --->   "%mul2_55 = hmul i16 %tmp_36_55, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1150 'hmul' 'mul2_55' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 7.14>
ST_61 : Operation 1151 [1/2] (5.90ns)   --->   "%add_53 = hadd i16 %reg_file_7_0_load_30, i16 %mul2_53" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1151 'hadd' 'add_53' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1152 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add_53, i11 %reg_file_7_0_addr_10" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1152 'store' 'store_ln145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_61 : Operation 1153 [2/2] (5.90ns)   --->   "%add_54 = hadd i16 %reg_file_7_1_load_30, i16 %mul2_54" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1153 'hadd' 'add_54' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1154 [1/2] (4.72ns)   --->   "%mul2_55 = hmul i16 %tmp_36_55, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1154 'hmul' 'mul2_55' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1155 [2/2] (4.72ns)   --->   "%mul2_56 = hmul i16 %tmp_36_56, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1155 'hmul' 'mul2_56' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 7.14>
ST_62 : Operation 1156 [1/2] (5.90ns)   --->   "%add_54 = hadd i16 %reg_file_7_1_load_30, i16 %mul2_54" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1156 'hadd' 'add_54' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1157 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add_54, i11 %reg_file_7_1_addr_10" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1157 'store' 'store_ln145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_62 : Operation 1158 [2/2] (5.90ns)   --->   "%add_55 = hadd i16 %reg_file_7_0_load_31, i16 %mul2_55" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1158 'hadd' 'add_55' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1159 [1/2] (4.72ns)   --->   "%mul2_56 = hmul i16 %tmp_36_56, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1159 'hmul' 'mul2_56' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1160 [2/2] (4.72ns)   --->   "%mul2_57 = hmul i16 %tmp_36_57, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1160 'hmul' 'mul2_57' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 7.14>
ST_63 : Operation 1161 [1/2] (5.90ns)   --->   "%add_55 = hadd i16 %reg_file_7_0_load_31, i16 %mul2_55" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1161 'hadd' 'add_55' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1162 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add_55, i11 %reg_file_7_0_addr_9" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1162 'store' 'store_ln145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_63 : Operation 1163 [2/2] (5.90ns)   --->   "%add_56 = hadd i16 %reg_file_7_1_load_31, i16 %mul2_56" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1163 'hadd' 'add_56' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1164 [1/2] (4.72ns)   --->   "%mul2_57 = hmul i16 %tmp_36_57, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1164 'hmul' 'mul2_57' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1165 [2/2] (4.72ns)   --->   "%mul2_58 = hmul i16 %tmp_36_58, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1165 'hmul' 'mul2_58' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 7.14>
ST_64 : Operation 1166 [1/2] (5.90ns)   --->   "%add_56 = hadd i16 %reg_file_7_1_load_31, i16 %mul2_56" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1166 'hadd' 'add_56' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1167 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add_56, i11 %reg_file_7_1_addr_9" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1167 'store' 'store_ln145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_64 : Operation 1168 [2/2] (5.90ns)   --->   "%add_57 = hadd i16 %reg_file_7_0_load_32, i16 %mul2_57" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1168 'hadd' 'add_57' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1169 [1/2] (4.72ns)   --->   "%mul2_58 = hmul i16 %tmp_36_58, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1169 'hmul' 'mul2_58' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 1170 [2/2] (4.72ns)   --->   "%mul2_59 = hmul i16 %tmp_36_59, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1170 'hmul' 'mul2_59' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 7.14>
ST_65 : Operation 1171 [1/2] (5.90ns)   --->   "%add_57 = hadd i16 %reg_file_7_0_load_32, i16 %mul2_57" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1171 'hadd' 'add_57' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1172 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add_57, i11 %reg_file_7_0_addr_8" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1172 'store' 'store_ln145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_65 : Operation 1173 [2/2] (5.90ns)   --->   "%add_58 = hadd i16 %reg_file_7_1_load_32, i16 %mul2_58" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1173 'hadd' 'add_58' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1174 [1/2] (4.72ns)   --->   "%mul2_59 = hmul i16 %tmp_36_59, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1174 'hmul' 'mul2_59' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1175 [2/2] (4.72ns)   --->   "%mul2_60 = hmul i16 %tmp_36_60, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1175 'hmul' 'mul2_60' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 7.14>
ST_66 : Operation 1176 [1/2] (5.90ns)   --->   "%add_58 = hadd i16 %reg_file_7_1_load_32, i16 %mul2_58" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1176 'hadd' 'add_58' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1177 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add_58, i11 %reg_file_7_1_addr_8" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1177 'store' 'store_ln145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_66 : Operation 1178 [2/2] (5.90ns)   --->   "%add_59 = hadd i16 %reg_file_7_0_load_33, i16 %mul2_59" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1178 'hadd' 'add_59' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1179 [1/2] (4.72ns)   --->   "%mul2_60 = hmul i16 %tmp_36_60, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1179 'hmul' 'mul2_60' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1180 [2/2] (4.72ns)   --->   "%mul2_61 = hmul i16 %tmp_36_61, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1180 'hmul' 'mul2_61' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 7.14>
ST_67 : Operation 1181 [1/2] (5.90ns)   --->   "%add_59 = hadd i16 %reg_file_7_0_load_33, i16 %mul2_59" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1181 'hadd' 'add_59' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1182 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add_59, i11 %reg_file_7_0_addr_7" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1182 'store' 'store_ln145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_67 : Operation 1183 [2/2] (5.90ns)   --->   "%add_60 = hadd i16 %reg_file_7_1_load_33, i16 %mul2_60" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1183 'hadd' 'add_60' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1184 [1/2] (4.72ns)   --->   "%mul2_61 = hmul i16 %tmp_36_61, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1184 'hmul' 'mul2_61' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1185 [2/2] (4.72ns)   --->   "%mul2_62 = hmul i16 %tmp_36_62, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1185 'hmul' 'mul2_62' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 7.14>
ST_68 : Operation 1186 [1/2] (5.90ns)   --->   "%add_60 = hadd i16 %reg_file_7_1_load_33, i16 %mul2_60" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1186 'hadd' 'add_60' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1187 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add_60, i11 %reg_file_7_1_addr_7" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1187 'store' 'store_ln145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_68 : Operation 1188 [2/2] (5.90ns)   --->   "%add_61 = hadd i16 %reg_file_7_0_load_34, i16 %mul2_61" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1188 'hadd' 'add_61' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1189 [1/2] (4.72ns)   --->   "%mul2_62 = hmul i16 %tmp_36_62, i16 %tmp" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1189 'hmul' 'mul2_62' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 7.14>
ST_69 : Operation 1190 [1/2] (5.90ns)   --->   "%add_61 = hadd i16 %reg_file_7_0_load_34, i16 %mul2_61" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1190 'hadd' 'add_61' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 1191 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add_61, i11 %reg_file_7_0_addr" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1191 'store' 'store_ln145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_69 : Operation 1192 [2/2] (5.90ns)   --->   "%add_62 = hadd i16 %reg_file_7_1_load_34, i16 %mul2_62" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1192 'hadd' 'add_62' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 7.14>
ST_70 : Operation 1193 [1/1] (0.00ns)   --->   "%specloopname_ln130 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [gemv-max-sharing/src/correlation.cpp:130]   --->   Operation 1193 'specloopname' 'specloopname_ln130' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1194 [1/1] (0.00ns)   --->   "%rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1194 'specregionbegin' 'rbegin3' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1195 [1/1] (0.00ns)   --->   "%rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1195 'specregionbegin' 'rbegin5' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1196 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1196 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1197 [1/1] (0.00ns)   --->   "%rend6_0 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1197 'specregionend' 'rend6_0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1198 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1198 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1199 [1/1] (0.00ns)   --->   "%rend4_0 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1199 'specregionend' 'rend4_0' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1200 [1/1] (0.00ns)   --->   "%rbegin3_1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1200 'specregionbegin' 'rbegin3_1' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1201 [1/1] (0.00ns)   --->   "%rbegin5_1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1201 'specregionbegin' 'rbegin5_1' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1202 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1202 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1203 [1/1] (0.00ns)   --->   "%rend6_1 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_1" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1203 'specregionend' 'rend6_1' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1204 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1204 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1205 [1/1] (0.00ns)   --->   "%rend4_1 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_1" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1205 'specregionend' 'rend4_1' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1206 [1/1] (0.00ns)   --->   "%rbegin3_2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1206 'specregionbegin' 'rbegin3_2' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1207 [1/1] (0.00ns)   --->   "%rbegin5_2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1207 'specregionbegin' 'rbegin5_2' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1208 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1208 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1209 [1/1] (0.00ns)   --->   "%rend6_2 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_2" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1209 'specregionend' 'rend6_2' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1210 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1210 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1211 [1/1] (0.00ns)   --->   "%rend4_2 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_2" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1211 'specregionend' 'rend4_2' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1212 [1/1] (0.00ns)   --->   "%rbegin3_3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1212 'specregionbegin' 'rbegin3_3' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1213 [1/1] (0.00ns)   --->   "%rbegin5_3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1213 'specregionbegin' 'rbegin5_3' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1214 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1214 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1215 [1/1] (0.00ns)   --->   "%rend6_3 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_3" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1215 'specregionend' 'rend6_3' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1216 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1216 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1217 [1/1] (0.00ns)   --->   "%rend4_3 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_3" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1217 'specregionend' 'rend4_3' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1218 [1/1] (0.00ns)   --->   "%rbegin3_4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1218 'specregionbegin' 'rbegin3_4' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1219 [1/1] (0.00ns)   --->   "%rbegin5_4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1219 'specregionbegin' 'rbegin5_4' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1220 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1220 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1221 [1/1] (0.00ns)   --->   "%rend6_4 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_4" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1221 'specregionend' 'rend6_4' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1222 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1222 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1223 [1/1] (0.00ns)   --->   "%rend4_4 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_4" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1223 'specregionend' 'rend4_4' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1224 [1/1] (0.00ns)   --->   "%rbegin3_5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1224 'specregionbegin' 'rbegin3_5' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1225 [1/1] (0.00ns)   --->   "%rbegin5_5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1225 'specregionbegin' 'rbegin5_5' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1226 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1226 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1227 [1/1] (0.00ns)   --->   "%rend6_5 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_5" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1227 'specregionend' 'rend6_5' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1228 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1228 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1229 [1/1] (0.00ns)   --->   "%rend4_5 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_5" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1229 'specregionend' 'rend4_5' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1230 [1/1] (0.00ns)   --->   "%rbegin3_6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1230 'specregionbegin' 'rbegin3_6' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1231 [1/1] (0.00ns)   --->   "%rbegin5_6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1231 'specregionbegin' 'rbegin5_6' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1232 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1232 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1233 [1/1] (0.00ns)   --->   "%rend6_6 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_6" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1233 'specregionend' 'rend6_6' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1234 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1234 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1235 [1/1] (0.00ns)   --->   "%rend4_6 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_6" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1235 'specregionend' 'rend4_6' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1236 [1/1] (0.00ns)   --->   "%rbegin3_7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1236 'specregionbegin' 'rbegin3_7' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1237 [1/1] (0.00ns)   --->   "%rbegin5_7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1237 'specregionbegin' 'rbegin5_7' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1238 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1238 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1239 [1/1] (0.00ns)   --->   "%rend6_7 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_7" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1239 'specregionend' 'rend6_7' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1240 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1240 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1241 [1/1] (0.00ns)   --->   "%rend4_7 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_7" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1241 'specregionend' 'rend4_7' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1242 [1/1] (0.00ns)   --->   "%rbegin3_8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1242 'specregionbegin' 'rbegin3_8' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1243 [1/1] (0.00ns)   --->   "%rbegin5_8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1243 'specregionbegin' 'rbegin5_8' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1244 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1244 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1245 [1/1] (0.00ns)   --->   "%rend6_8 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1245 'specregionend' 'rend6_8' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1246 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1246 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1247 [1/1] (0.00ns)   --->   "%rend4_8 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1247 'specregionend' 'rend4_8' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1248 [1/1] (0.00ns)   --->   "%rbegin3_9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1248 'specregionbegin' 'rbegin3_9' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1249 [1/1] (0.00ns)   --->   "%rbegin5_9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1249 'specregionbegin' 'rbegin5_9' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1250 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1250 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1251 [1/1] (0.00ns)   --->   "%rend6_9 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_9" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1251 'specregionend' 'rend6_9' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1252 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1252 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1253 [1/1] (0.00ns)   --->   "%rend4_9 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_9" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1253 'specregionend' 'rend4_9' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1254 [1/1] (0.00ns)   --->   "%rbegin3_s = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1254 'specregionbegin' 'rbegin3_s' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1255 [1/1] (0.00ns)   --->   "%rbegin5_s = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1255 'specregionbegin' 'rbegin5_s' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1256 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1256 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1257 [1/1] (0.00ns)   --->   "%rend6_10 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_s" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1257 'specregionend' 'rend6_10' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1258 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1258 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1259 [1/1] (0.00ns)   --->   "%rend4_10 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_s" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1259 'specregionend' 'rend4_10' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1260 [1/1] (0.00ns)   --->   "%rbegin3_10 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1260 'specregionbegin' 'rbegin3_10' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1261 [1/1] (0.00ns)   --->   "%rbegin5_10 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1261 'specregionbegin' 'rbegin5_10' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1262 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1262 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1263 [1/1] (0.00ns)   --->   "%rend6_11 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_10" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1263 'specregionend' 'rend6_11' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1264 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1264 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1265 [1/1] (0.00ns)   --->   "%rend4_11 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_10" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1265 'specregionend' 'rend4_11' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1266 [1/1] (0.00ns)   --->   "%rbegin3_11 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1266 'specregionbegin' 'rbegin3_11' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1267 [1/1] (0.00ns)   --->   "%rbegin5_11 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1267 'specregionbegin' 'rbegin5_11' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1268 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1268 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1269 [1/1] (0.00ns)   --->   "%rend6_12 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_11" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1269 'specregionend' 'rend6_12' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1270 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1270 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1271 [1/1] (0.00ns)   --->   "%rend4_12 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_11" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1271 'specregionend' 'rend4_12' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1272 [1/1] (0.00ns)   --->   "%rbegin3_12 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1272 'specregionbegin' 'rbegin3_12' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1273 [1/1] (0.00ns)   --->   "%rbegin5_12 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1273 'specregionbegin' 'rbegin5_12' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1274 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1274 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1275 [1/1] (0.00ns)   --->   "%rend6_13 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_12" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1275 'specregionend' 'rend6_13' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1276 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1276 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1277 [1/1] (0.00ns)   --->   "%rend4_13 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_12" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1277 'specregionend' 'rend4_13' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1278 [1/1] (0.00ns)   --->   "%rbegin3_13 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1278 'specregionbegin' 'rbegin3_13' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1279 [1/1] (0.00ns)   --->   "%rbegin5_13 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1279 'specregionbegin' 'rbegin5_13' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1280 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1280 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1281 [1/1] (0.00ns)   --->   "%rend6_14 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_13" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1281 'specregionend' 'rend6_14' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1282 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1282 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1283 [1/1] (0.00ns)   --->   "%rend4_14 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_13" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1283 'specregionend' 'rend4_14' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1284 [1/1] (0.00ns)   --->   "%rbegin3_14 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1284 'specregionbegin' 'rbegin3_14' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1285 [1/1] (0.00ns)   --->   "%rbegin5_14 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1285 'specregionbegin' 'rbegin5_14' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1286 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1286 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1287 [1/1] (0.00ns)   --->   "%rend6_15 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_14" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1287 'specregionend' 'rend6_15' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1288 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1288 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1289 [1/1] (0.00ns)   --->   "%rend4_15 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_14" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1289 'specregionend' 'rend4_15' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1290 [1/1] (0.00ns)   --->   "%rbegin3_15 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1290 'specregionbegin' 'rbegin3_15' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1291 [1/1] (0.00ns)   --->   "%rbegin5_15 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1291 'specregionbegin' 'rbegin5_15' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1292 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1292 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1293 [1/1] (0.00ns)   --->   "%rend6_16 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_15" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1293 'specregionend' 'rend6_16' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1294 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1294 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1295 [1/1] (0.00ns)   --->   "%rend4_16 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_15" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1295 'specregionend' 'rend4_16' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1296 [1/1] (0.00ns)   --->   "%rbegin3_16 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1296 'specregionbegin' 'rbegin3_16' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1297 [1/1] (0.00ns)   --->   "%rbegin5_16 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1297 'specregionbegin' 'rbegin5_16' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1298 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1298 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1299 [1/1] (0.00ns)   --->   "%rend6_17 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_16" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1299 'specregionend' 'rend6_17' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1300 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1300 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1301 [1/1] (0.00ns)   --->   "%rend4_17 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_16" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1301 'specregionend' 'rend4_17' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1302 [1/1] (0.00ns)   --->   "%rbegin3_17 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1302 'specregionbegin' 'rbegin3_17' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1303 [1/1] (0.00ns)   --->   "%rbegin5_17 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1303 'specregionbegin' 'rbegin5_17' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1304 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1304 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1305 [1/1] (0.00ns)   --->   "%rend6_18 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_17" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1305 'specregionend' 'rend6_18' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1306 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1306 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1307 [1/1] (0.00ns)   --->   "%rend4_18 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_17" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1307 'specregionend' 'rend4_18' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1308 [1/1] (0.00ns)   --->   "%rbegin3_18 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1308 'specregionbegin' 'rbegin3_18' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1309 [1/1] (0.00ns)   --->   "%rbegin5_18 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1309 'specregionbegin' 'rbegin5_18' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1310 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1310 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1311 [1/1] (0.00ns)   --->   "%rend6_19 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_18" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1311 'specregionend' 'rend6_19' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1312 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1312 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1313 [1/1] (0.00ns)   --->   "%rend4_19 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_18" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1313 'specregionend' 'rend4_19' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1314 [1/1] (0.00ns)   --->   "%rbegin3_19 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1314 'specregionbegin' 'rbegin3_19' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1315 [1/1] (0.00ns)   --->   "%rbegin5_19 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1315 'specregionbegin' 'rbegin5_19' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1316 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1316 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1317 [1/1] (0.00ns)   --->   "%rend6_20 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_19" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1317 'specregionend' 'rend6_20' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1318 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1318 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1319 [1/1] (0.00ns)   --->   "%rend4_20 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_19" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1319 'specregionend' 'rend4_20' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1320 [1/1] (0.00ns)   --->   "%rbegin3_20 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1320 'specregionbegin' 'rbegin3_20' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1321 [1/1] (0.00ns)   --->   "%rbegin5_20 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1321 'specregionbegin' 'rbegin5_20' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1322 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1322 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1323 [1/1] (0.00ns)   --->   "%rend6_21 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_20" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1323 'specregionend' 'rend6_21' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1324 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1324 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1325 [1/1] (0.00ns)   --->   "%rend4_21 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_20" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1325 'specregionend' 'rend4_21' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1326 [1/1] (0.00ns)   --->   "%rbegin3_21 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1326 'specregionbegin' 'rbegin3_21' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1327 [1/1] (0.00ns)   --->   "%rbegin5_21 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1327 'specregionbegin' 'rbegin5_21' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1328 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1328 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1329 [1/1] (0.00ns)   --->   "%rend6_22 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_21" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1329 'specregionend' 'rend6_22' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1330 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1330 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1331 [1/1] (0.00ns)   --->   "%rend4_22 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_21" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1331 'specregionend' 'rend4_22' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1332 [1/1] (0.00ns)   --->   "%rbegin3_22 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1332 'specregionbegin' 'rbegin3_22' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1333 [1/1] (0.00ns)   --->   "%rbegin5_22 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1333 'specregionbegin' 'rbegin5_22' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1334 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1334 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1335 [1/1] (0.00ns)   --->   "%rend6_23 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_22" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1335 'specregionend' 'rend6_23' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1336 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1336 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1337 [1/1] (0.00ns)   --->   "%rend4_23 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_22" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1337 'specregionend' 'rend4_23' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1338 [1/1] (0.00ns)   --->   "%rbegin3_23 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1338 'specregionbegin' 'rbegin3_23' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1339 [1/1] (0.00ns)   --->   "%rbegin5_23 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1339 'specregionbegin' 'rbegin5_23' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1340 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1340 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1341 [1/1] (0.00ns)   --->   "%rend6_24 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_23" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1341 'specregionend' 'rend6_24' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1342 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1342 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1343 [1/1] (0.00ns)   --->   "%rend4_24 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_23" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1343 'specregionend' 'rend4_24' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1344 [1/1] (0.00ns)   --->   "%rbegin3_24 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1344 'specregionbegin' 'rbegin3_24' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1345 [1/1] (0.00ns)   --->   "%rbegin5_24 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1345 'specregionbegin' 'rbegin5_24' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1346 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1346 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1347 [1/1] (0.00ns)   --->   "%rend6_25 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_24" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1347 'specregionend' 'rend6_25' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1348 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1348 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1349 [1/1] (0.00ns)   --->   "%rend4_25 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_24" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1349 'specregionend' 'rend4_25' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1350 [1/1] (0.00ns)   --->   "%rbegin3_25 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1350 'specregionbegin' 'rbegin3_25' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1351 [1/1] (0.00ns)   --->   "%rbegin5_25 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1351 'specregionbegin' 'rbegin5_25' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1352 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1352 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1353 [1/1] (0.00ns)   --->   "%rend6_26 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_25" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1353 'specregionend' 'rend6_26' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1354 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1354 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1355 [1/1] (0.00ns)   --->   "%rend4_26 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_25" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1355 'specregionend' 'rend4_26' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1356 [1/1] (0.00ns)   --->   "%rbegin3_26 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1356 'specregionbegin' 'rbegin3_26' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1357 [1/1] (0.00ns)   --->   "%rbegin5_26 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1357 'specregionbegin' 'rbegin5_26' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1358 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1358 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1359 [1/1] (0.00ns)   --->   "%rend6_27 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_26" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1359 'specregionend' 'rend6_27' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1360 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1360 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1361 [1/1] (0.00ns)   --->   "%rend4_27 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_26" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1361 'specregionend' 'rend4_27' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1362 [1/1] (0.00ns)   --->   "%rbegin3_27 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1362 'specregionbegin' 'rbegin3_27' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1363 [1/1] (0.00ns)   --->   "%rbegin5_27 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1363 'specregionbegin' 'rbegin5_27' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1364 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1364 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1365 [1/1] (0.00ns)   --->   "%rend6_28 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_27" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1365 'specregionend' 'rend6_28' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1366 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1366 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1367 [1/1] (0.00ns)   --->   "%rend4_28 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_27" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1367 'specregionend' 'rend4_28' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1368 [1/1] (0.00ns)   --->   "%rbegin3_28 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1368 'specregionbegin' 'rbegin3_28' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1369 [1/1] (0.00ns)   --->   "%rbegin5_28 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1369 'specregionbegin' 'rbegin5_28' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1370 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1370 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1371 [1/1] (0.00ns)   --->   "%rend6_29 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_28" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1371 'specregionend' 'rend6_29' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1372 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1372 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1373 [1/1] (0.00ns)   --->   "%rend4_29 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_28" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1373 'specregionend' 'rend4_29' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1374 [1/1] (0.00ns)   --->   "%rbegin3_29 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1374 'specregionbegin' 'rbegin3_29' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1375 [1/1] (0.00ns)   --->   "%rbegin5_29 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1375 'specregionbegin' 'rbegin5_29' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1376 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1376 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1377 [1/1] (0.00ns)   --->   "%rend6_30 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_29" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1377 'specregionend' 'rend6_30' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1378 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1378 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1379 [1/1] (0.00ns)   --->   "%rend4_30 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_29" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1379 'specregionend' 'rend4_30' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1380 [1/1] (0.00ns)   --->   "%rbegin3_30 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1380 'specregionbegin' 'rbegin3_30' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1381 [1/1] (0.00ns)   --->   "%rbegin5_30 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1381 'specregionbegin' 'rbegin5_30' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1382 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1382 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1383 [1/1] (0.00ns)   --->   "%rend6_31 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_30" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1383 'specregionend' 'rend6_31' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1384 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1384 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1385 [1/1] (0.00ns)   --->   "%rend4_31 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_30" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1385 'specregionend' 'rend4_31' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1386 [1/1] (0.00ns)   --->   "%rbegin3_31 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1386 'specregionbegin' 'rbegin3_31' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1387 [1/1] (0.00ns)   --->   "%rbegin5_31 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1387 'specregionbegin' 'rbegin5_31' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1388 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1388 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1389 [1/1] (0.00ns)   --->   "%rend6_32 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_31" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1389 'specregionend' 'rend6_32' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1390 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1390 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1391 [1/1] (0.00ns)   --->   "%rend4_32 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_31" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1391 'specregionend' 'rend4_32' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1392 [1/1] (0.00ns)   --->   "%rbegin3_32 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1392 'specregionbegin' 'rbegin3_32' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1393 [1/1] (0.00ns)   --->   "%rbegin5_32 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1393 'specregionbegin' 'rbegin5_32' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1394 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1394 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1395 [1/1] (0.00ns)   --->   "%rend6_33 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_32" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1395 'specregionend' 'rend6_33' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1396 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1396 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1397 [1/1] (0.00ns)   --->   "%rend4_33 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_32" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1397 'specregionend' 'rend4_33' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1398 [1/1] (0.00ns)   --->   "%rbegin3_33 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1398 'specregionbegin' 'rbegin3_33' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1399 [1/1] (0.00ns)   --->   "%rbegin5_33 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1399 'specregionbegin' 'rbegin5_33' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1400 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1400 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1401 [1/1] (0.00ns)   --->   "%rend6_34 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_33" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1401 'specregionend' 'rend6_34' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1402 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1402 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1403 [1/1] (0.00ns)   --->   "%rend4_34 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_33" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1403 'specregionend' 'rend4_34' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1404 [1/1] (0.00ns)   --->   "%rbegin3_34 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1404 'specregionbegin' 'rbegin3_34' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1405 [1/1] (0.00ns)   --->   "%rbegin5_34 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1405 'specregionbegin' 'rbegin5_34' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1406 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1406 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1407 [1/1] (0.00ns)   --->   "%rend6_35 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_34" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1407 'specregionend' 'rend6_35' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1408 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1408 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1409 [1/1] (0.00ns)   --->   "%rend4_35 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_34" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1409 'specregionend' 'rend4_35' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1410 [1/1] (0.00ns)   --->   "%rbegin3_35 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1410 'specregionbegin' 'rbegin3_35' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1411 [1/1] (0.00ns)   --->   "%rbegin5_35 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1411 'specregionbegin' 'rbegin5_35' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1412 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1412 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1413 [1/1] (0.00ns)   --->   "%rend6_36 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_35" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1413 'specregionend' 'rend6_36' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1414 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1414 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1415 [1/1] (0.00ns)   --->   "%rend4_36 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_35" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1415 'specregionend' 'rend4_36' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1416 [1/1] (0.00ns)   --->   "%rbegin3_36 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1416 'specregionbegin' 'rbegin3_36' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1417 [1/1] (0.00ns)   --->   "%rbegin5_36 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1417 'specregionbegin' 'rbegin5_36' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1418 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1418 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1419 [1/1] (0.00ns)   --->   "%rend6_37 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_36" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1419 'specregionend' 'rend6_37' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1420 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1420 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1421 [1/1] (0.00ns)   --->   "%rend4_37 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_36" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1421 'specregionend' 'rend4_37' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1422 [1/1] (0.00ns)   --->   "%rbegin3_37 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1422 'specregionbegin' 'rbegin3_37' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1423 [1/1] (0.00ns)   --->   "%rbegin5_37 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1423 'specregionbegin' 'rbegin5_37' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1424 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1424 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1425 [1/1] (0.00ns)   --->   "%rend6_38 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_37" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1425 'specregionend' 'rend6_38' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1426 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1426 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1427 [1/1] (0.00ns)   --->   "%rend4_38 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_37" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1427 'specregionend' 'rend4_38' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1428 [1/1] (0.00ns)   --->   "%rbegin3_38 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1428 'specregionbegin' 'rbegin3_38' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1429 [1/1] (0.00ns)   --->   "%rbegin5_38 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1429 'specregionbegin' 'rbegin5_38' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1430 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1430 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1431 [1/1] (0.00ns)   --->   "%rend6_39 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_38" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1431 'specregionend' 'rend6_39' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1432 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1432 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1433 [1/1] (0.00ns)   --->   "%rend4_39 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_38" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1433 'specregionend' 'rend4_39' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1434 [1/1] (0.00ns)   --->   "%rbegin3_39 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1434 'specregionbegin' 'rbegin3_39' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1435 [1/1] (0.00ns)   --->   "%rbegin5_39 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1435 'specregionbegin' 'rbegin5_39' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1436 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1436 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1437 [1/1] (0.00ns)   --->   "%rend6_40 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_39" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1437 'specregionend' 'rend6_40' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1438 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1438 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1439 [1/1] (0.00ns)   --->   "%rend4_40 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_39" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1439 'specregionend' 'rend4_40' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1440 [1/1] (0.00ns)   --->   "%rbegin3_40 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1440 'specregionbegin' 'rbegin3_40' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1441 [1/1] (0.00ns)   --->   "%rbegin5_40 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1441 'specregionbegin' 'rbegin5_40' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1442 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1442 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1443 [1/1] (0.00ns)   --->   "%rend6_41 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_40" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1443 'specregionend' 'rend6_41' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1444 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1444 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1445 [1/1] (0.00ns)   --->   "%rend4_41 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_40" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1445 'specregionend' 'rend4_41' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1446 [1/1] (0.00ns)   --->   "%rbegin3_41 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1446 'specregionbegin' 'rbegin3_41' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1447 [1/1] (0.00ns)   --->   "%rbegin5_41 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1447 'specregionbegin' 'rbegin5_41' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1448 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1448 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1449 [1/1] (0.00ns)   --->   "%rend6_42 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_41" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1449 'specregionend' 'rend6_42' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1450 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1450 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1451 [1/1] (0.00ns)   --->   "%rend4_42 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_41" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1451 'specregionend' 'rend4_42' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1452 [1/1] (0.00ns)   --->   "%rbegin3_42 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1452 'specregionbegin' 'rbegin3_42' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1453 [1/1] (0.00ns)   --->   "%rbegin5_42 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1453 'specregionbegin' 'rbegin5_42' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1454 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1454 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1455 [1/1] (0.00ns)   --->   "%rend6_43 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_42" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1455 'specregionend' 'rend6_43' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1456 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1456 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1457 [1/1] (0.00ns)   --->   "%rend4_43 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_42" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1457 'specregionend' 'rend4_43' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1458 [1/1] (0.00ns)   --->   "%rbegin3_43 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1458 'specregionbegin' 'rbegin3_43' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1459 [1/1] (0.00ns)   --->   "%rbegin5_43 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1459 'specregionbegin' 'rbegin5_43' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1460 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1460 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1461 [1/1] (0.00ns)   --->   "%rend6_44 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_43" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1461 'specregionend' 'rend6_44' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1462 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1462 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1463 [1/1] (0.00ns)   --->   "%rend4_44 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_43" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1463 'specregionend' 'rend4_44' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1464 [1/1] (0.00ns)   --->   "%rbegin3_44 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1464 'specregionbegin' 'rbegin3_44' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1465 [1/1] (0.00ns)   --->   "%rbegin5_44 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1465 'specregionbegin' 'rbegin5_44' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1466 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1466 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1467 [1/1] (0.00ns)   --->   "%rend6_45 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_44" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1467 'specregionend' 'rend6_45' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1468 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1468 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1469 [1/1] (0.00ns)   --->   "%rend4_45 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_44" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1469 'specregionend' 'rend4_45' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1470 [1/1] (0.00ns)   --->   "%rbegin3_45 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1470 'specregionbegin' 'rbegin3_45' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1471 [1/1] (0.00ns)   --->   "%rbegin5_45 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1471 'specregionbegin' 'rbegin5_45' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1472 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1472 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1473 [1/1] (0.00ns)   --->   "%rend6_46 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_45" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1473 'specregionend' 'rend6_46' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1474 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1474 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1475 [1/1] (0.00ns)   --->   "%rend4_46 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_45" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1475 'specregionend' 'rend4_46' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1476 [1/1] (0.00ns)   --->   "%rbegin3_46 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1476 'specregionbegin' 'rbegin3_46' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1477 [1/1] (0.00ns)   --->   "%rbegin5_46 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1477 'specregionbegin' 'rbegin5_46' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1478 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1478 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1479 [1/1] (0.00ns)   --->   "%rend6_47 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_46" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1479 'specregionend' 'rend6_47' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1480 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1480 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1481 [1/1] (0.00ns)   --->   "%rend4_47 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_46" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1481 'specregionend' 'rend4_47' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1482 [1/1] (0.00ns)   --->   "%rbegin3_47 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1482 'specregionbegin' 'rbegin3_47' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1483 [1/1] (0.00ns)   --->   "%rbegin5_47 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1483 'specregionbegin' 'rbegin5_47' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1484 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1484 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1485 [1/1] (0.00ns)   --->   "%rend6_48 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_47" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1485 'specregionend' 'rend6_48' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1486 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1486 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1487 [1/1] (0.00ns)   --->   "%rend4_48 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_47" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1487 'specregionend' 'rend4_48' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1488 [1/1] (0.00ns)   --->   "%rbegin3_48 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1488 'specregionbegin' 'rbegin3_48' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1489 [1/1] (0.00ns)   --->   "%rbegin5_48 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1489 'specregionbegin' 'rbegin5_48' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1490 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1490 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1491 [1/1] (0.00ns)   --->   "%rend6_49 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_48" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1491 'specregionend' 'rend6_49' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1492 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1492 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1493 [1/1] (0.00ns)   --->   "%rend4_49 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_48" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1493 'specregionend' 'rend4_49' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1494 [1/1] (0.00ns)   --->   "%rbegin3_49 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1494 'specregionbegin' 'rbegin3_49' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1495 [1/1] (0.00ns)   --->   "%rbegin5_49 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1495 'specregionbegin' 'rbegin5_49' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1496 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1496 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1497 [1/1] (0.00ns)   --->   "%rend6_50 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_49" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1497 'specregionend' 'rend6_50' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1498 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1498 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1499 [1/1] (0.00ns)   --->   "%rend4_50 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_49" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1499 'specregionend' 'rend4_50' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1500 [1/1] (0.00ns)   --->   "%rbegin3_50 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1500 'specregionbegin' 'rbegin3_50' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1501 [1/1] (0.00ns)   --->   "%rbegin5_50 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1501 'specregionbegin' 'rbegin5_50' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1502 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1502 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1503 [1/1] (0.00ns)   --->   "%rend6_51 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_50" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1503 'specregionend' 'rend6_51' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1504 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1504 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1505 [1/1] (0.00ns)   --->   "%rend4_51 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_50" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1505 'specregionend' 'rend4_51' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1506 [1/1] (0.00ns)   --->   "%rbegin3_51 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1506 'specregionbegin' 'rbegin3_51' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1507 [1/1] (0.00ns)   --->   "%rbegin5_51 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1507 'specregionbegin' 'rbegin5_51' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1508 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1508 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1509 [1/1] (0.00ns)   --->   "%rend6_52 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_51" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1509 'specregionend' 'rend6_52' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1510 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1510 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1511 [1/1] (0.00ns)   --->   "%rend4_52 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_51" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1511 'specregionend' 'rend4_52' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1512 [1/1] (0.00ns)   --->   "%rbegin3_52 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1512 'specregionbegin' 'rbegin3_52' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1513 [1/1] (0.00ns)   --->   "%rbegin5_52 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1513 'specregionbegin' 'rbegin5_52' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1514 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1514 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1515 [1/1] (0.00ns)   --->   "%rend6_53 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_52" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1515 'specregionend' 'rend6_53' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1516 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1516 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1517 [1/1] (0.00ns)   --->   "%rend4_53 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_52" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1517 'specregionend' 'rend4_53' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1518 [1/1] (0.00ns)   --->   "%rbegin3_53 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1518 'specregionbegin' 'rbegin3_53' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1519 [1/1] (0.00ns)   --->   "%rbegin5_53 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1519 'specregionbegin' 'rbegin5_53' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1520 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1520 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1521 [1/1] (0.00ns)   --->   "%rend6_54 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_53" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1521 'specregionend' 'rend6_54' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1522 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1522 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1523 [1/1] (0.00ns)   --->   "%rend4_54 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_53" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1523 'specregionend' 'rend4_54' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1524 [1/1] (0.00ns)   --->   "%rbegin3_54 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1524 'specregionbegin' 'rbegin3_54' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1525 [1/1] (0.00ns)   --->   "%rbegin5_54 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1525 'specregionbegin' 'rbegin5_54' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1526 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1526 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1527 [1/1] (0.00ns)   --->   "%rend6_55 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_54" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1527 'specregionend' 'rend6_55' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1528 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1528 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1529 [1/1] (0.00ns)   --->   "%rend4_55 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_54" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1529 'specregionend' 'rend4_55' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1530 [1/1] (0.00ns)   --->   "%rbegin3_55 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1530 'specregionbegin' 'rbegin3_55' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1531 [1/1] (0.00ns)   --->   "%rbegin5_55 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1531 'specregionbegin' 'rbegin5_55' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1532 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1532 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1533 [1/1] (0.00ns)   --->   "%rend6_56 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_55" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1533 'specregionend' 'rend6_56' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1534 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1534 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1535 [1/1] (0.00ns)   --->   "%rend4_56 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_55" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1535 'specregionend' 'rend4_56' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1536 [1/1] (0.00ns)   --->   "%rbegin3_56 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1536 'specregionbegin' 'rbegin3_56' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1537 [1/1] (0.00ns)   --->   "%rbegin5_56 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1537 'specregionbegin' 'rbegin5_56' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1538 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1538 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1539 [1/1] (0.00ns)   --->   "%rend6_57 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_56" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1539 'specregionend' 'rend6_57' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1540 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1540 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1541 [1/1] (0.00ns)   --->   "%rend4_57 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_56" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1541 'specregionend' 'rend4_57' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1542 [1/1] (0.00ns)   --->   "%rbegin3_57 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1542 'specregionbegin' 'rbegin3_57' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1543 [1/1] (0.00ns)   --->   "%rbegin5_57 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1543 'specregionbegin' 'rbegin5_57' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1544 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1544 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1545 [1/1] (0.00ns)   --->   "%rend6_58 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_57" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1545 'specregionend' 'rend6_58' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1546 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1546 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1547 [1/1] (0.00ns)   --->   "%rend4_58 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_57" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1547 'specregionend' 'rend4_58' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1548 [1/1] (0.00ns)   --->   "%rbegin3_58 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1548 'specregionbegin' 'rbegin3_58' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1549 [1/1] (0.00ns)   --->   "%rbegin5_58 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1549 'specregionbegin' 'rbegin5_58' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1550 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1550 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1551 [1/1] (0.00ns)   --->   "%rend6_59 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_58" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1551 'specregionend' 'rend6_59' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1552 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1552 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1553 [1/1] (0.00ns)   --->   "%rend4_59 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_58" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1553 'specregionend' 'rend4_59' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1554 [1/1] (0.00ns)   --->   "%rbegin3_59 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1554 'specregionbegin' 'rbegin3_59' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1555 [1/1] (0.00ns)   --->   "%rbegin5_59 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1555 'specregionbegin' 'rbegin5_59' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1556 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1556 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1557 [1/1] (0.00ns)   --->   "%rend6_60 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_59" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1557 'specregionend' 'rend6_60' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1558 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1558 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1559 [1/1] (0.00ns)   --->   "%rend4_60 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_59" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1559 'specregionend' 'rend4_60' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1560 [1/1] (0.00ns)   --->   "%rbegin3_60 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1560 'specregionbegin' 'rbegin3_60' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1561 [1/1] (0.00ns)   --->   "%rbegin5_60 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1561 'specregionbegin' 'rbegin5_60' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1562 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1562 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1563 [1/1] (0.00ns)   --->   "%rend6_61 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_60" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1563 'specregionend' 'rend6_61' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1564 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1564 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1565 [1/1] (0.00ns)   --->   "%rend4_61 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_60" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1565 'specregionend' 'rend4_61' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1566 [1/1] (0.00ns)   --->   "%rbegin3_61 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1566 'specregionbegin' 'rbegin3_61' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1567 [1/1] (0.00ns)   --->   "%rbegin5_61 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1567 'specregionbegin' 'rbegin5_61' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1568 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1568 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1569 [1/1] (0.00ns)   --->   "%rend6_62 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_61" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1569 'specregionend' 'rend6_62' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1570 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1570 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1571 [1/1] (0.00ns)   --->   "%rend4_62 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_61" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1571 'specregionend' 'rend4_62' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1572 [1/1] (0.00ns)   --->   "%rbegin3_62 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1572 'specregionbegin' 'rbegin3_62' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1573 [1/1] (0.00ns)   --->   "%rbegin5_62 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [gemv-max-sharing/src/correlation.cpp:141]   --->   Operation 1573 'specregionbegin' 'rbegin5_62' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1574 [1/2] (5.90ns)   --->   "%add_62 = hadd i16 %reg_file_7_1_load_34, i16 %mul2_62" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1574 'hadd' 'add_62' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 1575 [1/1] (1.23ns)   --->   "%store_ln145 = store i16 %add_62, i11 %reg_file_7_1_addr" [gemv-max-sharing/src/correlation.cpp:145]   --->   Operation 1575 'store' 'store_ln145' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_70 : Operation 1576 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_15, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1576 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1577 [1/1] (0.00ns)   --->   "%rend6_63 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin5_62" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1577 'specregionend' 'rend6_63' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1578 [1/1] (0.00ns)   --->   "%specresourcelimit_ln146 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_16, void @empty_8, void @empty_8, void @empty_8" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1578 'specresourcelimit' 'specresourcelimit_ln146' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1579 [1/1] (0.00ns)   --->   "%rend4_63 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin3_62" [gemv-max-sharing/src/correlation.cpp:146]   --->   Operation 1579 'specregionend' 'rend4_63' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1580 [1/1] (0.00ns)   --->   "%br_ln139 = br void %VITIS_LOOP_141_3" [gemv-max-sharing/src/correlation.cpp:139]   --->   Operation 1580 'br' 'br_ln139' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.24ns
The critical path consists of the following:
	'alloca' operation ('j') [8]  (0 ns)
	'load' operation ('j', gemv-max-sharing/src/correlation.cpp:140) on local variable 'j' [19]  (0 ns)
	'getelementptr' operation ('reg_file_6_0_addr', gemv-max-sharing/src/correlation.cpp:140) [99]  (0 ns)
	'load' operation ('reg_file_6_0_load', gemv-max-sharing/src/correlation.cpp:140) on array 'reg_file_6_0' [102]  (1.24 ns)
	blocking operation 0.007 ns on control path)

 <State 2>: 6.39ns
The critical path consists of the following:
	'load' operation ('reg_file_6_0_load', gemv-max-sharing/src/correlation.cpp:140) on array 'reg_file_6_0' [102]  (1.24 ns)
	'mux' operation ('tmp_s', gemv-max-sharing/src/correlation.cpp:140) [104]  (0.427 ns)
	'hmul' operation ('tmp', gemv-max-sharing/src/correlation.cpp:140) [105]  (4.72 ns)

 <State 3>: 4.72ns
The critical path consists of the following:
	'hmul' operation ('tmp', gemv-max-sharing/src/correlation.cpp:140) [105]  (4.72 ns)

 <State 4>: 4.72ns
The critical path consists of the following:
	'hmul' operation ('mul2', gemv-max-sharing/src/correlation.cpp:145) [113]  (4.72 ns)

 <State 5>: 4.72ns
The critical path consists of the following:
	'hmul' operation ('mul2', gemv-max-sharing/src/correlation.cpp:145) [113]  (4.72 ns)

 <State 6>: 5.9ns
The critical path consists of the following:
	'hadd' operation ('add', gemv-max-sharing/src/correlation.cpp:145) [116]  (5.9 ns)

 <State 7>: 5.9ns
The critical path consists of the following:
	'hadd' operation ('add', gemv-max-sharing/src/correlation.cpp:145) [116]  (5.9 ns)

 <State 8>: 5.9ns
The critical path consists of the following:
	'hadd' operation ('add_1', gemv-max-sharing/src/correlation.cpp:145) [132]  (5.9 ns)

 <State 9>: 5.9ns
The critical path consists of the following:
	'hadd' operation ('add_2', gemv-max-sharing/src/correlation.cpp:145) [150]  (5.9 ns)

 <State 10>: 5.9ns
The critical path consists of the following:
	'hadd' operation ('add_3', gemv-max-sharing/src/correlation.cpp:145) [167]  (5.9 ns)

 <State 11>: 5.9ns
The critical path consists of the following:
	'hadd' operation ('add_4', gemv-max-sharing/src/correlation.cpp:145) [185]  (5.9 ns)

 <State 12>: 5.9ns
The critical path consists of the following:
	'hadd' operation ('add_5', gemv-max-sharing/src/correlation.cpp:145) [201]  (5.9 ns)

 <State 13>: 5.9ns
The critical path consists of the following:
	'hadd' operation ('add_6', gemv-max-sharing/src/correlation.cpp:145) [219]  (5.9 ns)

 <State 14>: 5.9ns
The critical path consists of the following:
	'hadd' operation ('add_7', gemv-max-sharing/src/correlation.cpp:145) [235]  (5.9 ns)

 <State 15>: 5.9ns
The critical path consists of the following:
	'hadd' operation ('add_8', gemv-max-sharing/src/correlation.cpp:145) [253]  (5.9 ns)

 <State 16>: 5.9ns
The critical path consists of the following:
	'hadd' operation ('add_9', gemv-max-sharing/src/correlation.cpp:145) [269]  (5.9 ns)

 <State 17>: 5.9ns
The critical path consists of the following:
	'hadd' operation ('add_s', gemv-max-sharing/src/correlation.cpp:145) [287]  (5.9 ns)

 <State 18>: 5.9ns
The critical path consists of the following:
	'hadd' operation ('add_10', gemv-max-sharing/src/correlation.cpp:145) [303]  (5.9 ns)

 <State 19>: 5.9ns
The critical path consists of the following:
	'hadd' operation ('add_11', gemv-max-sharing/src/correlation.cpp:145) [321]  (5.9 ns)

 <State 20>: 7.14ns
The critical path consists of the following:
	'hadd' operation ('add_12', gemv-max-sharing/src/correlation.cpp:145) [337]  (5.9 ns)
	'store' operation ('store_ln145', gemv-max-sharing/src/correlation.cpp:145) of variable 'add_12', gemv-max-sharing/src/correlation.cpp:145 on array 'reg_file_7_1' [338]  (1.24 ns)

 <State 21>: 7.14ns
The critical path consists of the following:
	'hadd' operation ('add_13', gemv-max-sharing/src/correlation.cpp:145) [355]  (5.9 ns)
	'store' operation ('store_ln145', gemv-max-sharing/src/correlation.cpp:145) of variable 'add_13', gemv-max-sharing/src/correlation.cpp:145 on array 'reg_file_7_0' [356]  (1.24 ns)

 <State 22>: 7.14ns
The critical path consists of the following:
	'hadd' operation ('add_14', gemv-max-sharing/src/correlation.cpp:145) [371]  (5.9 ns)
	'store' operation ('store_ln145', gemv-max-sharing/src/correlation.cpp:145) of variable 'add_14', gemv-max-sharing/src/correlation.cpp:145 on array 'reg_file_7_1' [372]  (1.24 ns)

 <State 23>: 7.14ns
The critical path consists of the following:
	'hadd' operation ('add_15', gemv-max-sharing/src/correlation.cpp:145) [389]  (5.9 ns)
	'store' operation ('store_ln145', gemv-max-sharing/src/correlation.cpp:145) of variable 'add_15', gemv-max-sharing/src/correlation.cpp:145 on array 'reg_file_7_0' [390]  (1.24 ns)

 <State 24>: 7.14ns
The critical path consists of the following:
	'hadd' operation ('add_16', gemv-max-sharing/src/correlation.cpp:145) [405]  (5.9 ns)
	'store' operation ('store_ln145', gemv-max-sharing/src/correlation.cpp:145) of variable 'add_16', gemv-max-sharing/src/correlation.cpp:145 on array 'reg_file_7_1' [406]  (1.24 ns)

 <State 25>: 7.14ns
The critical path consists of the following:
	'hadd' operation ('add_17', gemv-max-sharing/src/correlation.cpp:145) [423]  (5.9 ns)
	'store' operation ('store_ln145', gemv-max-sharing/src/correlation.cpp:145) of variable 'add_17', gemv-max-sharing/src/correlation.cpp:145 on array 'reg_file_7_0' [424]  (1.24 ns)

 <State 26>: 7.14ns
The critical path consists of the following:
	'hadd' operation ('add_18', gemv-max-sharing/src/correlation.cpp:145) [439]  (5.9 ns)
	'store' operation ('store_ln145', gemv-max-sharing/src/correlation.cpp:145) of variable 'add_18', gemv-max-sharing/src/correlation.cpp:145 on array 'reg_file_7_1' [440]  (1.24 ns)

 <State 27>: 7.14ns
The critical path consists of the following:
	'hadd' operation ('add_19', gemv-max-sharing/src/correlation.cpp:145) [457]  (5.9 ns)
	'store' operation ('store_ln145', gemv-max-sharing/src/correlation.cpp:145) of variable 'add_19', gemv-max-sharing/src/correlation.cpp:145 on array 'reg_file_7_0' [458]  (1.24 ns)

 <State 28>: 7.14ns
The critical path consists of the following:
	'hadd' operation ('add_20', gemv-max-sharing/src/correlation.cpp:145) [473]  (5.9 ns)
	'store' operation ('store_ln145', gemv-max-sharing/src/correlation.cpp:145) of variable 'add_20', gemv-max-sharing/src/correlation.cpp:145 on array 'reg_file_7_1' [474]  (1.24 ns)

 <State 29>: 7.14ns
The critical path consists of the following:
	'hadd' operation ('add_21', gemv-max-sharing/src/correlation.cpp:145) [491]  (5.9 ns)
	'store' operation ('store_ln145', gemv-max-sharing/src/correlation.cpp:145) of variable 'add_21', gemv-max-sharing/src/correlation.cpp:145 on array 'reg_file_7_0' [492]  (1.24 ns)

 <State 30>: 7.14ns
The critical path consists of the following:
	'hadd' operation ('add_22', gemv-max-sharing/src/correlation.cpp:145) [507]  (5.9 ns)
	'store' operation ('store_ln145', gemv-max-sharing/src/correlation.cpp:145) of variable 'add_22', gemv-max-sharing/src/correlation.cpp:145 on array 'reg_file_7_1' [508]  (1.24 ns)

 <State 31>: 7.14ns
The critical path consists of the following:
	'hadd' operation ('add_23', gemv-max-sharing/src/correlation.cpp:145) [525]  (5.9 ns)
	'store' operation ('store_ln145', gemv-max-sharing/src/correlation.cpp:145) of variable 'add_23', gemv-max-sharing/src/correlation.cpp:145 on array 'reg_file_7_0' [526]  (1.24 ns)

 <State 32>: 7.14ns
The critical path consists of the following:
	'hadd' operation ('add_24', gemv-max-sharing/src/correlation.cpp:145) [541]  (5.9 ns)
	'store' operation ('store_ln145', gemv-max-sharing/src/correlation.cpp:145) of variable 'add_24', gemv-max-sharing/src/correlation.cpp:145 on array 'reg_file_7_1' [542]  (1.24 ns)

 <State 33>: 7.14ns
The critical path consists of the following:
	'hadd' operation ('add_25', gemv-max-sharing/src/correlation.cpp:145) [559]  (5.9 ns)
	'store' operation ('store_ln145', gemv-max-sharing/src/correlation.cpp:145) of variable 'add_25', gemv-max-sharing/src/correlation.cpp:145 on array 'reg_file_7_0' [560]  (1.24 ns)

 <State 34>: 7.14ns
The critical path consists of the following:
	'hadd' operation ('add_26', gemv-max-sharing/src/correlation.cpp:145) [575]  (5.9 ns)
	'store' operation ('store_ln145', gemv-max-sharing/src/correlation.cpp:145) of variable 'add_26', gemv-max-sharing/src/correlation.cpp:145 on array 'reg_file_7_1' [576]  (1.24 ns)

 <State 35>: 7.14ns
The critical path consists of the following:
	'hadd' operation ('add_27', gemv-max-sharing/src/correlation.cpp:145) [593]  (5.9 ns)
	'store' operation ('store_ln145', gemv-max-sharing/src/correlation.cpp:145) of variable 'add_27', gemv-max-sharing/src/correlation.cpp:145 on array 'reg_file_7_0' [594]  (1.24 ns)

 <State 36>: 7.14ns
The critical path consists of the following:
	'hadd' operation ('add_28', gemv-max-sharing/src/correlation.cpp:145) [609]  (5.9 ns)
	'store' operation ('store_ln145', gemv-max-sharing/src/correlation.cpp:145) of variable 'add_28', gemv-max-sharing/src/correlation.cpp:145 on array 'reg_file_7_1' [610]  (1.24 ns)

 <State 37>: 7.14ns
The critical path consists of the following:
	'hadd' operation ('add_29', gemv-max-sharing/src/correlation.cpp:145) [627]  (5.9 ns)
	'store' operation ('store_ln145', gemv-max-sharing/src/correlation.cpp:145) of variable 'add_29', gemv-max-sharing/src/correlation.cpp:145 on array 'reg_file_7_0' [628]  (1.24 ns)

 <State 38>: 7.14ns
The critical path consists of the following:
	'hadd' operation ('add_30', gemv-max-sharing/src/correlation.cpp:145) [643]  (5.9 ns)
	'store' operation ('store_ln145', gemv-max-sharing/src/correlation.cpp:145) of variable 'add_30', gemv-max-sharing/src/correlation.cpp:145 on array 'reg_file_7_1' [644]  (1.24 ns)

 <State 39>: 7.14ns
The critical path consists of the following:
	'hadd' operation ('add_31', gemv-max-sharing/src/correlation.cpp:145) [661]  (5.9 ns)
	'store' operation ('store_ln145', gemv-max-sharing/src/correlation.cpp:145) of variable 'add_31', gemv-max-sharing/src/correlation.cpp:145 on array 'reg_file_7_0' [662]  (1.24 ns)

 <State 40>: 7.14ns
The critical path consists of the following:
	'hadd' operation ('add_32', gemv-max-sharing/src/correlation.cpp:145) [677]  (5.9 ns)
	'store' operation ('store_ln145', gemv-max-sharing/src/correlation.cpp:145) of variable 'add_32', gemv-max-sharing/src/correlation.cpp:145 on array 'reg_file_7_1' [678]  (1.24 ns)

 <State 41>: 7.14ns
The critical path consists of the following:
	'hadd' operation ('add_33', gemv-max-sharing/src/correlation.cpp:145) [695]  (5.9 ns)
	'store' operation ('store_ln145', gemv-max-sharing/src/correlation.cpp:145) of variable 'add_33', gemv-max-sharing/src/correlation.cpp:145 on array 'reg_file_7_0' [696]  (1.24 ns)

 <State 42>: 7.14ns
The critical path consists of the following:
	'hadd' operation ('add_34', gemv-max-sharing/src/correlation.cpp:145) [711]  (5.9 ns)
	'store' operation ('store_ln145', gemv-max-sharing/src/correlation.cpp:145) of variable 'add_34', gemv-max-sharing/src/correlation.cpp:145 on array 'reg_file_7_1' [712]  (1.24 ns)

 <State 43>: 7.14ns
The critical path consists of the following:
	'hadd' operation ('add_35', gemv-max-sharing/src/correlation.cpp:145) [729]  (5.9 ns)
	'store' operation ('store_ln145', gemv-max-sharing/src/correlation.cpp:145) of variable 'add_35', gemv-max-sharing/src/correlation.cpp:145 on array 'reg_file_7_0' [730]  (1.24 ns)

 <State 44>: 7.14ns
The critical path consists of the following:
	'hadd' operation ('add_36', gemv-max-sharing/src/correlation.cpp:145) [745]  (5.9 ns)
	'store' operation ('store_ln145', gemv-max-sharing/src/correlation.cpp:145) of variable 'add_36', gemv-max-sharing/src/correlation.cpp:145 on array 'reg_file_7_1' [746]  (1.24 ns)

 <State 45>: 7.14ns
The critical path consists of the following:
	'hadd' operation ('add_37', gemv-max-sharing/src/correlation.cpp:145) [763]  (5.9 ns)
	'store' operation ('store_ln145', gemv-max-sharing/src/correlation.cpp:145) of variable 'add_37', gemv-max-sharing/src/correlation.cpp:145 on array 'reg_file_7_0' [764]  (1.24 ns)

 <State 46>: 7.14ns
The critical path consists of the following:
	'hadd' operation ('add_38', gemv-max-sharing/src/correlation.cpp:145) [779]  (5.9 ns)
	'store' operation ('store_ln145', gemv-max-sharing/src/correlation.cpp:145) of variable 'add_38', gemv-max-sharing/src/correlation.cpp:145 on array 'reg_file_7_1' [780]  (1.24 ns)

 <State 47>: 7.14ns
The critical path consists of the following:
	'hadd' operation ('add_39', gemv-max-sharing/src/correlation.cpp:145) [797]  (5.9 ns)
	'store' operation ('store_ln145', gemv-max-sharing/src/correlation.cpp:145) of variable 'add_39', gemv-max-sharing/src/correlation.cpp:145 on array 'reg_file_7_0' [798]  (1.24 ns)

 <State 48>: 7.14ns
The critical path consists of the following:
	'hadd' operation ('add_40', gemv-max-sharing/src/correlation.cpp:145) [813]  (5.9 ns)
	'store' operation ('store_ln145', gemv-max-sharing/src/correlation.cpp:145) of variable 'add_40', gemv-max-sharing/src/correlation.cpp:145 on array 'reg_file_7_1' [814]  (1.24 ns)

 <State 49>: 7.14ns
The critical path consists of the following:
	'hadd' operation ('add_41', gemv-max-sharing/src/correlation.cpp:145) [831]  (5.9 ns)
	'store' operation ('store_ln145', gemv-max-sharing/src/correlation.cpp:145) of variable 'add_41', gemv-max-sharing/src/correlation.cpp:145 on array 'reg_file_7_0' [832]  (1.24 ns)

 <State 50>: 7.14ns
The critical path consists of the following:
	'hadd' operation ('add_42', gemv-max-sharing/src/correlation.cpp:145) [847]  (5.9 ns)
	'store' operation ('store_ln145', gemv-max-sharing/src/correlation.cpp:145) of variable 'add_42', gemv-max-sharing/src/correlation.cpp:145 on array 'reg_file_7_1' [848]  (1.24 ns)

 <State 51>: 7.14ns
The critical path consists of the following:
	'hadd' operation ('add_43', gemv-max-sharing/src/correlation.cpp:145) [865]  (5.9 ns)
	'store' operation ('store_ln145', gemv-max-sharing/src/correlation.cpp:145) of variable 'add_43', gemv-max-sharing/src/correlation.cpp:145 on array 'reg_file_7_0' [866]  (1.24 ns)

 <State 52>: 7.14ns
The critical path consists of the following:
	'hadd' operation ('add_44', gemv-max-sharing/src/correlation.cpp:145) [881]  (5.9 ns)
	'store' operation ('store_ln145', gemv-max-sharing/src/correlation.cpp:145) of variable 'add_44', gemv-max-sharing/src/correlation.cpp:145 on array 'reg_file_7_1' [882]  (1.24 ns)

 <State 53>: 7.14ns
The critical path consists of the following:
	'hadd' operation ('add_45', gemv-max-sharing/src/correlation.cpp:145) [899]  (5.9 ns)
	'store' operation ('store_ln145', gemv-max-sharing/src/correlation.cpp:145) of variable 'add_45', gemv-max-sharing/src/correlation.cpp:145 on array 'reg_file_7_0' [900]  (1.24 ns)

 <State 54>: 7.14ns
The critical path consists of the following:
	'hadd' operation ('add_46', gemv-max-sharing/src/correlation.cpp:145) [915]  (5.9 ns)
	'store' operation ('store_ln145', gemv-max-sharing/src/correlation.cpp:145) of variable 'add_46', gemv-max-sharing/src/correlation.cpp:145 on array 'reg_file_7_1' [916]  (1.24 ns)

 <State 55>: 7.14ns
The critical path consists of the following:
	'hadd' operation ('add_47', gemv-max-sharing/src/correlation.cpp:145) [933]  (5.9 ns)
	'store' operation ('store_ln145', gemv-max-sharing/src/correlation.cpp:145) of variable 'add_47', gemv-max-sharing/src/correlation.cpp:145 on array 'reg_file_7_0' [934]  (1.24 ns)

 <State 56>: 7.14ns
The critical path consists of the following:
	'hadd' operation ('add_48', gemv-max-sharing/src/correlation.cpp:145) [949]  (5.9 ns)
	'store' operation ('store_ln145', gemv-max-sharing/src/correlation.cpp:145) of variable 'add_48', gemv-max-sharing/src/correlation.cpp:145 on array 'reg_file_7_1' [950]  (1.24 ns)

 <State 57>: 7.14ns
The critical path consists of the following:
	'hadd' operation ('add_49', gemv-max-sharing/src/correlation.cpp:145) [967]  (5.9 ns)
	'store' operation ('store_ln145', gemv-max-sharing/src/correlation.cpp:145) of variable 'add_49', gemv-max-sharing/src/correlation.cpp:145 on array 'reg_file_7_0' [968]  (1.24 ns)

 <State 58>: 7.14ns
The critical path consists of the following:
	'hadd' operation ('add_50', gemv-max-sharing/src/correlation.cpp:145) [983]  (5.9 ns)
	'store' operation ('store_ln145', gemv-max-sharing/src/correlation.cpp:145) of variable 'add_50', gemv-max-sharing/src/correlation.cpp:145 on array 'reg_file_7_1' [984]  (1.24 ns)

 <State 59>: 7.14ns
The critical path consists of the following:
	'hadd' operation ('add_51', gemv-max-sharing/src/correlation.cpp:145) [1001]  (5.9 ns)
	'store' operation ('store_ln145', gemv-max-sharing/src/correlation.cpp:145) of variable 'add_51', gemv-max-sharing/src/correlation.cpp:145 on array 'reg_file_7_0' [1002]  (1.24 ns)

 <State 60>: 7.14ns
The critical path consists of the following:
	'hadd' operation ('add_52', gemv-max-sharing/src/correlation.cpp:145) [1017]  (5.9 ns)
	'store' operation ('store_ln145', gemv-max-sharing/src/correlation.cpp:145) of variable 'add_52', gemv-max-sharing/src/correlation.cpp:145 on array 'reg_file_7_1' [1018]  (1.24 ns)

 <State 61>: 7.14ns
The critical path consists of the following:
	'hadd' operation ('add_53', gemv-max-sharing/src/correlation.cpp:145) [1035]  (5.9 ns)
	'store' operation ('store_ln145', gemv-max-sharing/src/correlation.cpp:145) of variable 'add_53', gemv-max-sharing/src/correlation.cpp:145 on array 'reg_file_7_0' [1036]  (1.24 ns)

 <State 62>: 7.14ns
The critical path consists of the following:
	'hadd' operation ('add_54', gemv-max-sharing/src/correlation.cpp:145) [1051]  (5.9 ns)
	'store' operation ('store_ln145', gemv-max-sharing/src/correlation.cpp:145) of variable 'add_54', gemv-max-sharing/src/correlation.cpp:145 on array 'reg_file_7_1' [1052]  (1.24 ns)

 <State 63>: 7.14ns
The critical path consists of the following:
	'hadd' operation ('add_55', gemv-max-sharing/src/correlation.cpp:145) [1069]  (5.9 ns)
	'store' operation ('store_ln145', gemv-max-sharing/src/correlation.cpp:145) of variable 'add_55', gemv-max-sharing/src/correlation.cpp:145 on array 'reg_file_7_0' [1070]  (1.24 ns)

 <State 64>: 7.14ns
The critical path consists of the following:
	'hadd' operation ('add_56', gemv-max-sharing/src/correlation.cpp:145) [1085]  (5.9 ns)
	'store' operation ('store_ln145', gemv-max-sharing/src/correlation.cpp:145) of variable 'add_56', gemv-max-sharing/src/correlation.cpp:145 on array 'reg_file_7_1' [1086]  (1.24 ns)

 <State 65>: 7.14ns
The critical path consists of the following:
	'hadd' operation ('add_57', gemv-max-sharing/src/correlation.cpp:145) [1103]  (5.9 ns)
	'store' operation ('store_ln145', gemv-max-sharing/src/correlation.cpp:145) of variable 'add_57', gemv-max-sharing/src/correlation.cpp:145 on array 'reg_file_7_0' [1104]  (1.24 ns)

 <State 66>: 7.14ns
The critical path consists of the following:
	'hadd' operation ('add_58', gemv-max-sharing/src/correlation.cpp:145) [1119]  (5.9 ns)
	'store' operation ('store_ln145', gemv-max-sharing/src/correlation.cpp:145) of variable 'add_58', gemv-max-sharing/src/correlation.cpp:145 on array 'reg_file_7_1' [1120]  (1.24 ns)

 <State 67>: 7.14ns
The critical path consists of the following:
	'hadd' operation ('add_59', gemv-max-sharing/src/correlation.cpp:145) [1137]  (5.9 ns)
	'store' operation ('store_ln145', gemv-max-sharing/src/correlation.cpp:145) of variable 'add_59', gemv-max-sharing/src/correlation.cpp:145 on array 'reg_file_7_0' [1138]  (1.24 ns)

 <State 68>: 7.14ns
The critical path consists of the following:
	'hadd' operation ('add_60', gemv-max-sharing/src/correlation.cpp:145) [1153]  (5.9 ns)
	'store' operation ('store_ln145', gemv-max-sharing/src/correlation.cpp:145) of variable 'add_60', gemv-max-sharing/src/correlation.cpp:145 on array 'reg_file_7_1' [1154]  (1.24 ns)

 <State 69>: 7.14ns
The critical path consists of the following:
	'hadd' operation ('add_61', gemv-max-sharing/src/correlation.cpp:145) [1171]  (5.9 ns)
	'store' operation ('store_ln145', gemv-max-sharing/src/correlation.cpp:145) of variable 'add_61', gemv-max-sharing/src/correlation.cpp:145 on array 'reg_file_7_0' [1172]  (1.24 ns)

 <State 70>: 7.14ns
The critical path consists of the following:
	'hadd' operation ('add_62', gemv-max-sharing/src/correlation.cpp:145) [1187]  (5.9 ns)
	'store' operation ('store_ln145', gemv-max-sharing/src/correlation.cpp:145) of variable 'add_62', gemv-max-sharing/src/correlation.cpp:145 on array 'reg_file_7_1' [1188]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
