#include "stm32f2xx.h"                  // Device header
#include "core_cm3.h"
void delay ()
{
unsigned long i;
i=0;
for(i=0; i<2000000; i++){}
}

void EXTI0_IRQHandler(void)
{
GPIOG->ODR |= 1ul<<6;
delay ();
GPIOG->ODR &= ~1ul<<6;
delay ();

	EXTI->PR|=EXTI_PR_PR0;
}

void EXTI15_10_IRQHandler(void)
{
GPIOG->ODR |= 1ul<<8;
delay ();
GPIOG->ODR &= ~1ul<<8;
delay ();

	EXTI->PR|=EXTI_PR_PR0;
}


int main ()
{
    RCC->AHB1ENR |= 1ul<<6; // Enable port G clocking
	RCC->APB2ENR|= 1ul<<14; //SYSCFGEN
	
	//*(SYSCFG->EXTICR+0X14) =0x6000;//PG
	//*(SYSCFG->EXTICR+0X14) &=(~0XFFF);//PA
	
  GPIOG->MODER = (GPIOG->MODER & ~(1ul<<13)) | 1ul<<12;//PG6
	GPIOG->MODER = (GPIOG->MODER & ~(1ul<<15)) | 1ul<<14;//PG7
	GPIOG->MODER = (GPIOG->MODER & ~(1ul<<17)) | 1ul<<16;//PG8

	GPIOG->MODER = (GPIOG->MODER & ~(1ul<<31)) & ~(1ul<<30);//PG15
  GPIOA->MODER = (GPIOA->MODER & ~(1ul<<1)) & ~(1ul);//PA0
	
	EXTI->IMR|=EXTI_IMR_MR0|EXTI_IMR_MR15; //зарезервировали две линии под прерывания (сконфигурировали маскирующие биты...)
	EXTI->RTSR|= EXTI_RTSR_TR0; //Rise Signal
	EXTI->FTSR|=EXTI_FTSR_TR15; //Fall Signal
	
	SYSCFG->EXTICR[0] |= SYSCFG_EXTICR1_EXTI0_PA; //прикрепили pa0 к зарезарвированной линии
	SYSCFG->EXTICR[3] |= SYSCFG_EXTICR4_EXTI15_PG;
	
	//NVIC_SetPriorityGrouping(6);
	//NVIC_SetPriorityGrouping(40);
	
	NVIC_SetPriority(6,5); //(номер в таблице векторов прерываний(тип), приоритет)
	NVIC_SetPriority(40,6);
	
	NVIC_EnableIRQ(6); //активировали прерывание
	NVIC_EnableIRQ(40);
	
	
	
//#define SYSCFG_EXTICR4_EXTI15_PG        0x00006000U                            /*!<PG[15] pin */
	
//#define SYSCFG_EXTICR1_EXTI0_PA         0x00000000U                            /*!<PA[0] pin */
	
//#define EXTI_RTSR_TR0_Pos         (0U)                                         
//#define EXTI_RTSR_TR0_Msk         (0x1U << EXTI_RTSR_TR0_Pos)                  /*!< 0x00000001 */
//#define EXTI_RTSR_TR0             EXTI_RTSR_TR0_Msk                            /*!< Rising trigger event configuration bit of line 0 */   
	
//#define EXTI_IMR_MR14_Pos         (14U)                                        
//#define EXTI_IMR_MR14_Msk         (0x1U << EXTI_IMR_MR14_Pos)                  /*!< 0x00004000 */
//#define EXTI_IMR_MR14             EXTI_IMR_MR14_Msk                            /*!< Interrupt Mask on line 14 */
	
	
//#define RCC_APB2ENR_SYSCFGEN_Msk           (0x1U << RCC_APB2ENR_SYSCFGEN_Pos)  /*!< 0x00004000 */
//#define RCC_APB2ENR_SYSCFGEN               RCC_APB2ENR_SYSCFGEN_Msk 

for (;;)
{
GPIOG->ODR |= 1ul<<7;
delay ();
GPIOG->ODR &= ~1ul<<7;
delay ();
}
}
