// Seed: 2770705764
module module_0;
  id_1(
      .id_0(1 | 1'b0), .id_1(1), .id_2(1), .id_3(id_2 != 1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = 1;
  wire id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  always force id_2 = 1;
  assign id_4[1'd0] = 1'b0 - 1'b0;
  wire id_6;
endmodule
