
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.032320                       # Number of seconds simulated
sim_ticks                                 32320317252                       # Number of ticks simulated
final_tick                               603823240371                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 288091                       # Simulator instruction rate (inst/s)
host_op_rate                                   368825                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2008916                       # Simulator tick rate (ticks/s)
host_mem_usage                               16945272                       # Number of bytes of host memory used
host_seconds                                 16088.43                       # Real time elapsed on the host
sim_insts                                  4634939823                       # Number of instructions simulated
sim_ops                                    5933820370                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1019520                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1116288                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       330624                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       497280                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2971392                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2560                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7680                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1890688                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1890688                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         7965                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8721                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           20                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2583                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         3885                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 23214                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           14771                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                14771                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        55445                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     31544245                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        51485                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     34538275                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        79207                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     10229603                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        51485                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     15385988                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                91935731                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        55445                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        51485                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        79207                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        51485                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             237621                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          58498436                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               58498436                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          58498436                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        55445                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     31544245                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        51485                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     34538275                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        79207                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     10229603                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        51485                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     15385988                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              150434167                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                77506757                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28414394                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24843848                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1800441                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14243434                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13674023                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2044404                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56905                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33508424                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158060600                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28414394                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15718427                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32549856                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8833597                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3556399                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16519246                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       715471                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     76637605                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.374382                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.173692                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44087749     57.53%     57.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1615436      2.11%     59.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2958944      3.86%     63.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2765603      3.61%     67.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4552756      5.94%     73.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4741147      6.19%     79.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1128351      1.47%     80.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          850995      1.11%     81.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13936624     18.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     76637605                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.366605                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.039314                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34550597                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3439721                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31503187                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       126374                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7017716                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3092304                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5206                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     176874888                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1382                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7017716                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35994792                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1071963                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       411098                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30167242                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1974785                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172228885                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        689785                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       775037                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228654431                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    783944890                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    783944890                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896161                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79758259                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20317                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9934                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5328922                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26486393                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5761611                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        98732                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1963489                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         162998666                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19856                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137608119                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       181281                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48884657                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134144794                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     76637605                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.795569                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.841348                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26343101     34.37%     34.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14314791     18.68%     53.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12521970     16.34%     69.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7676146     10.02%     79.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8026529     10.47%     89.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4736266      6.18%     96.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2080359      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       556194      0.73%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       382249      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     76637605                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         542794     66.36%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        174504     21.34%     87.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       100618     12.30%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107942050     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085382      0.79%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23678031     17.21%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4892735      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137608119                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.775434                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             817916                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005944                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    352853040                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    211903603                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133118648                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138426035                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       339257                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7556322                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          895                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          424                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1408256                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7017716                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         542900                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        52452                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163018525                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       190700                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26486393                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5761611                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9934                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30994                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          187                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          424                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       957986                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1060586                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2018572                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135038322                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22757862                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2569797                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27531639                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20411039                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4773777                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.742278                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133268494                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133118648                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81821696                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199692038                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.717510                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409739                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611585                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49407542                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1805191                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     69619889                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.631884                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.322386                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     31809891     45.69%     45.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14846984     21.33%     67.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8304936     11.93%     78.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2814400      4.04%     82.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2691588      3.87%     86.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1125252      1.62%     88.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3010185      4.32%     92.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       875417      1.26%     94.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4141236      5.95%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     69619889                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611585                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179496                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4141236                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           228497780                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333062094                       # The number of ROB writes
system.switch_cpus0.timesIdled                  25024                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 869152                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611585                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.775068                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.775068                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.290210                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.290210                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624637359                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174483826                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182278007                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                77506757                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28136876                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     22892100                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1920448                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     11719897                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10963397                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2966699                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        81335                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     28224850                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             156065829                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28136876                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     13930096                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             34323399                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10311074                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5570717                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         13811130                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       810582                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     76466897                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.521089                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.307967                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        42143498     55.11%     55.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3019765      3.95%     59.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2451467      3.21%     62.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5913865      7.73%     70.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1600218      2.09%     72.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2056000      2.69%     74.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1493773      1.95%     76.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          834412      1.09%     77.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16953899     22.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     76466897                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.363025                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.013577                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        29525468                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5399412                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33008601                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       223710                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8309701                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4791408                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        38536                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     186579076                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        75448                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8309701                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        31683771                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1172642                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1036954                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         31022988                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3240836                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     180020564                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        26790                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1343252                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1008454                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1142                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    252086013                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    840380649                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    840380649                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    154470163                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        97615828                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36875                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20745                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8899860                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16789959                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8538376                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       135193                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2753295                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         170202624                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35480                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        135158414                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       260319                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58819438                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    179751700                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5560                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     76466897                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.767542                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.887680                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     26392535     34.51%     34.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16511752     21.59%     56.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10813657     14.14%     70.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8004594     10.47%     80.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6885365      9.00%     89.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3570092      4.67%     94.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3061620      4.00%     98.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       574330      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       652952      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     76466897                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         792201     71.02%     71.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             7      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        162357     14.56%     85.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       160827     14.42%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    112619587     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1923833      1.42%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        14960      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13416336      9.93%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7183698      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     135158414                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.743827                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1115392                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008252                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    348159435                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    229058122                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    131727776                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     136273806                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       508369                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6624925                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2694                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          583                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2181494                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8309701                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         488733                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        73419                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    170238105                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       425053                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16789959                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8538376                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20520                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         65787                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          583                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1145539                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1081485                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2227024                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    133024378                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12588849                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2134035                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19589368                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18767348                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7000519                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.716294                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             131815543                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            131727776                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85861042                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        242409499                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.699565                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354198                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     90491721                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    111130846                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     59107938                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        29920                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1924568                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     68157196                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.630508                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.141417                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     26320647     38.62%     38.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     18970327     27.83%     66.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7718304     11.32%     77.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4336989      6.36%     84.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3545156      5.20%     89.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1436907      2.11%     91.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1712023      2.51%     93.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       859097      1.26%     95.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3257746      4.78%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     68157196                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     90491721                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     111130846                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16521916                       # Number of memory references committed
system.switch_cpus1.commit.loads             10165034                       # Number of loads committed
system.switch_cpus1.commit.membars              14960                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15967173                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        100132725                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2262175                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3257746                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           235138234                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          348792558                       # The number of ROB writes
system.switch_cpus1.timesIdled                  36613                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1039860                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           90491721                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            111130846                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     90491721                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.856507                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.856507                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.167533                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.167533                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       598411906                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      182092903                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      172161148                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         29920                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                77506757                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        29260815                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     23877269                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1953741                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12347819                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11550876                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3027516                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        85860                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     30320069                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             158985260                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           29260815                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14578392                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             34475517                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10188589                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4206006                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         14760175                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       751381                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     77220245                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.545846                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.340063                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        42744728     55.35%     55.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2816147      3.65%     59.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4246519      5.50%     64.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2936174      3.80%     68.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2067233      2.68%     70.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2017460      2.61%     73.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1209014      1.57%     75.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2600915      3.37%     78.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        16582055     21.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     77220245                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.377526                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.051244                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        31182809                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4418944                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         32918088                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       482181                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8218210                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4925955                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          523                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     190398498                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2414                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8218210                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        32920745                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         470589                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1441318                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         31626612                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2542760                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     184725191                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1065234                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       865109                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    258988978                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    859815744                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    859815744                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    159557190                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        99431782                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        33372                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        15895                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7567276                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     16966594                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8673121                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       107743                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2358597                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         172218666                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        31719                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        137602094                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       274411                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     57403451                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    175546837                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           63                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     77220245                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.781943                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.920356                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     27447804     35.54%     35.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     15578773     20.17%     55.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11060565     14.32%     70.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7416893      9.60%     79.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7554144      9.78%     89.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3610641      4.68%     94.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3208916      4.16%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       611837      0.79%     99.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       730672      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     77220245                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         746474     70.73%     70.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             6      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        149024     14.12%     84.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       159840     15.15%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    115065947     83.62%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1741830      1.27%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15829      0.01%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13534708      9.84%     94.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7243780      5.26%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     137602094                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.775356                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1055344                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007670                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    353754188                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    229654280                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    133790123                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     138657438                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       431787                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6582913                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         5858                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          445                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2075935                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            4                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8218210                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         248313                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        46248                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    172250387                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       600971                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     16966594                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8673121                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        15891                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         39042                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          445                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1187334                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1064831                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2252165                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    135068479                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12650820                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2533615                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19714630                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19195331                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7063810                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.742667                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             133848146                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            133790123                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         86653076                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        246103285                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.726174                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.352100                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     92798002                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    114383353                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     57867251                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31656                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1969213                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     69002035                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.657681                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.179062                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     26214274     37.99%     37.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     19841382     28.75%     66.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      7508030     10.88%     77.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4203755      6.09%     83.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3536095      5.12%     88.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1584670      2.30%     91.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1511685      2.19%     93.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1040346      1.51%     94.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3561798      5.16%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     69002035                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     92798002                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     114383353                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              16980867                       # Number of memory references committed
system.switch_cpus2.commit.loads             10383681                       # Number of loads committed
system.switch_cpus2.commit.membars              15828                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16589798                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        102974896                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2363352                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3561798                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           237690841                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          352724766                       # The number of ROB writes
system.switch_cpus2.timesIdled                  16766                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 286512                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           92798002                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            114383353                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     92798002                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.835220                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.835220                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.197289                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.197289                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       606669145                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      186011506                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      175052861                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31656                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                77506757                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        28487537                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     23185845                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1901580                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     12076250                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        11223482                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2931998                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        83499                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     31473784                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             155578824                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           28487537                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     14155480                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             32685073                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        9761587                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4670537                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         15383635                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       761302                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     76656957                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.499586                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.301977                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        43971884     57.36%     57.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1761909      2.30%     59.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2301862      3.00%     62.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3456381      4.51%     67.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3365176      4.39%     71.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2557470      3.34%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1517890      1.98%     76.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2274617      2.97%     79.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        15449768     20.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     76656957                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.367549                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.007294                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        32515137                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4562050                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         31506462                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       245971                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       7827335                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      4820871                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          273                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     186103953                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1292                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       7827335                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        34239921                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         925865                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1123236                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         29987287                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2553311                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     180689342                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          666                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1102352                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       802053                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           16                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    251766509                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    841509548                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    841509548                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    156583745                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        95182685                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38392                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        21730                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7214961                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     16747511                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      8875585                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       171120                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      2710131                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         167943865                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        36502                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        135306688                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       250983                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     54586929                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    165964378                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         5930                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     76656957                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.765093                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.899379                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     26454553     34.51%     34.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     16911230     22.06%     56.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     10858327     14.16%     70.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7469086      9.74%     80.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      6991264      9.12%     89.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3721479      4.85%     94.45% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2743322      3.58%     98.03% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       822405      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       685291      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     76656957                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         664256     69.00%     69.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             6      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        137011     14.23%     83.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       161403     16.77%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    112579152     83.20%     83.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1912285      1.41%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        15286      0.01%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     13355330      9.87%     94.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7444635      5.50%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     135306688                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.745741                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             962676                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007115                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    348483991                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    222568031                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    131509669                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     136269364                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       459781                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      6414667                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         1861                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          773                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2253093                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          155                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       7827335                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         536821                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        89711                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    167980367                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1147609                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     16747511                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      8875585                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        21216                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         67865                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          773                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1164032                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1072396                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2236428                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    132717360                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12573175                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2589327                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19849225                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18589438                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7276050                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.712333                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             131543992                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            131509669                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         84493980                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        237286941                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.696751                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356084                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     91705085                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    112709089                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     55271441                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        30572                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1933102                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     68829622                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.637508                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.156537                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     26341570     38.27%     38.27% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     19859841     28.85%     67.12% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      7327988     10.65%     77.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4194482      6.09%     83.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3491744      5.07%     88.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1693240      2.46%     91.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1728153      2.51%     93.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       733100      1.07%     94.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3459504      5.03%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     68829622                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     91705085                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     112709089                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              16955326                       # Number of memory references committed
system.switch_cpus3.commit.loads             10332837                       # Number of loads committed
system.switch_cpus3.commit.membars              15286                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          16165859                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        101591187                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2299782                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3459504                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           233350648                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          343792532                       # The number of ROB writes
system.switch_cpus3.timesIdled                  29528                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 849800                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           91705085                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            112709089                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     91705085                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.845174                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.845174                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.183188                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.183188                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       597248811                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      181622374                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      171920185                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         30572                       # number of misc regfile writes
system.l2.replacements                          23214                       # number of replacements
system.l2.tagsinuse                      131071.878453                       # Cycle average of tags in use
system.l2.total_refs                          2278533                       # Total number of references to valid blocks.
system.l2.sampled_refs                         154286                       # Sample count of references to valid blocks.
system.l2.avg_refs                          14.768242                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         33895.926968                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.935920                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3975.025688                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.997415                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   4497.422254                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     17.635629                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1266.208063                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     12.996897                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   1924.938956                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst             85.645530                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          22846.206157                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          25065.642099                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data          14997.082613                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data          22460.214265                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.258605                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000106                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.030327                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000099                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.034313                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000135                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.009660                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000099                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.014686                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000653                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.174303                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.191236                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.114419                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.171358                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        41563                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        57036                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        28202                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        43822                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  170624                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            72037                       # number of Writeback hits
system.l2.Writeback_hits::total                 72037                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        41563                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        57036                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        28202                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        43822                       # number of demand (read+write) hits
system.l2.demand_hits::total                   170624                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        41563                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        57036                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        28202                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        43822                       # number of overall hits
system.l2.overall_hits::total                  170624                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         7965                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         8721                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           20                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         2564                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         3884                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 23194                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus2.data           19                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  20                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         7965                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         8721                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           20                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         2583                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         3885                       # number of demand (read+write) misses
system.l2.demand_misses::total                  23214                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         7965                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         8721                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           20                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         2583                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         3885                       # number of overall misses
system.l2.overall_misses::total                 23214                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       756354                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    491992398                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       752673                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    514890202                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1062688                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    161486289                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       790721                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    234479159                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1406210484                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data       990105                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data        25835                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1015940                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       756354                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    491992398                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       752673                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    514890202                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1062688                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    162476394                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       790721                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    234504994                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1407226424                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       756354                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    491992398                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       752673                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    514890202                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1062688                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    162476394                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       790721                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    234504994                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1407226424                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49528                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        65757                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           20                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        30766                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        47706                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              193818                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        72037                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             72037                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           19                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                20                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49528                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        65757                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           20                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        30785                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        47707                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               193838                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49528                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        65757                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           20                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        30785                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        47707                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              193838                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.160818                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.132625                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.083339                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.081415                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.119669                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.160818                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.132625                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.083904                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.081435                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.119760                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.160818                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.132625                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.083904                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.081435                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.119760                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 54025.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61769.290395                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 57897.923077                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 59040.270840                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 53134.400000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 62982.171997                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 60824.692308                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 60370.535273                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 60628.200569                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 52110.789474                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data        25835                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        50797                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 54025.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61769.290395                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 57897.923077                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 59040.270840                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 53134.400000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 62902.204413                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 60824.692308                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 60361.645817                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 60619.730507                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 54025.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61769.290395                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 57897.923077                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 59040.270840                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 53134.400000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 62902.204413                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 60824.692308                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 60361.645817                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 60619.730507                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                14771                       # number of writebacks
system.l2.writebacks::total                     14771                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         7965                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         8721                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           20                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         2564                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         3884                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            23194                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data           19                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             20                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         7965                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         8721                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           20                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         2583                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         3885                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             23214                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         7965                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         8721                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           20                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         2583                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         3885                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            23214                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       677366                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    445807278                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       677949                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    464343857                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       945925                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    146711059                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       715847                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    211900025                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1271779306                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       881968                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data        20505                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       902473                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       677366                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    445807278                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       677949                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    464343857                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       945925                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    147593027                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       715847                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    211920530                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1272681779                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       677366                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    445807278                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       677949                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    464343857                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       945925                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    147593027                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       715847                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    211920530                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1272681779                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.160818                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.132625                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.083339                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.081415                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.119669                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.160818                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.132625                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.083904                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.081435                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.119760                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.160818                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.132625                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.083904                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.081435                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.119760                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 48383.285714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 55970.781921                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 52149.923077                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 53244.336315                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 47296.250000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 57219.601794                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 55065.153846                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 54557.164006                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 54832.254290                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 46419.368421                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        20505                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 45123.650000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 48383.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 55970.781921                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 52149.923077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 53244.336315                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 47296.250000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 57140.157569                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 55065.153846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 54548.398970                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 54823.889851                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 48383.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 55970.781921                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 52149.923077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 53244.336315                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 47296.250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 57140.157569                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 55065.153846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 54548.398970                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 54823.889851                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.991858                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016551344                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1875555.985240                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.991858                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024025                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868577                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16519230                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16519230                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16519230                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16519230                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16519230                       # number of overall hits
system.cpu0.icache.overall_hits::total       16519230                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       938657                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       938657                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       938657                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       938657                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       938657                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       938657                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16519246                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16519246                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16519246                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16519246                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16519246                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16519246                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 58666.062500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 58666.062500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 58666.062500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 58666.062500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 58666.062500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 58666.062500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       801882                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       801882                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       801882                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       801882                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       801882                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       801882                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 53458.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 53458.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 53458.800000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 53458.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 53458.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 53458.800000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49528                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246459050                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49784                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4950.567451                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.107903                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.892097                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.824640                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.175360                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20676286                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20676286                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9934                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9934                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25009778                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25009778                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25009778                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25009778                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       138409                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       138409                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       138409                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        138409                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       138409                       # number of overall misses
system.cpu0.dcache.overall_misses::total       138409                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   5073987262                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   5073987262                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   5073987262                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   5073987262                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   5073987262                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   5073987262                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20814695                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20814695                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25148187                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25148187                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25148187                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25148187                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006650                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006650                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005504                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005504                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005504                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005504                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 36659.373755                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 36659.373755                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 36659.373755                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 36659.373755                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 36659.373755                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 36659.373755                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        16595                       # number of writebacks
system.cpu0.dcache.writebacks::total            16595                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        88881                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        88881                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        88881                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        88881                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        88881                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        88881                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49528                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49528                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49528                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49528                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49528                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49528                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    837512347                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    837512347                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    837512347                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    837512347                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    837512347                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    837512347                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002379                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002379                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001969                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001969                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001969                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001969                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 16909.876171                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16909.876171                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 16909.876171                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16909.876171                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 16909.876171                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16909.876171                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.997412                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1100784528                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2219323.645161                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997412                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794868                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13811114                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13811114                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13811114                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13811114                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13811114                       # number of overall hits
system.cpu1.icache.overall_hits::total       13811114                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       885614                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       885614                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       885614                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       885614                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       885614                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       885614                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13811130                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13811130                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13811130                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13811130                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13811130                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13811130                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 55350.875000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 55350.875000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 55350.875000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 55350.875000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 55350.875000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 55350.875000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       767013                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       767013                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       767013                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       767013                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       767013                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       767013                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        59001                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total        59001                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst        59001                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total        59001                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst        59001                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total        59001                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 65757                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               192123369                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 66013                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2910.386878                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.107485                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.892515                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.898857                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.101143                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9560616                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9560616                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6326962                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6326962                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20147                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20147                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        14960                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14960                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15887578                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15887578                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15887578                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15887578                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       140187                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       140187                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       140187                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        140187                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       140187                       # number of overall misses
system.cpu1.dcache.overall_misses::total       140187                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4009231251                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4009231251                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4009231251                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4009231251                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4009231251                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4009231251                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9700803                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9700803                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6326962                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6326962                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20147                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20147                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        14960                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14960                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16027765                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16027765                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16027765                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16027765                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014451                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014451                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008747                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008747                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008747                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008747                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 28599.165764                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 28599.165764                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 28599.165764                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 28599.165764                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 28599.165764                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 28599.165764                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        23342                       # number of writebacks
system.cpu1.dcache.writebacks::total            23342                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        74430                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        74430                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        74430                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        74430                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        74430                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        74430                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        65757                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        65757                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        65757                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        65757                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        65757                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        65757                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1042861682                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1042861682                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1042861682                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1042861682                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1042861682                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1042861682                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006779                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006779                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004103                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004103                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004103                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004103                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 15859.325730                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15859.325730                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 15859.325730                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15859.325730                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 15859.325730                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15859.325730                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               463.729244                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1102701439                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   466                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2366312.100858                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    17.729244                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.028412                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.743156                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14760152                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14760152                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14760152                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14760152                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14760152                       # number of overall hits
system.cpu2.icache.overall_hits::total       14760152                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           23                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           23                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           23                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            23                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           23                       # number of overall misses
system.cpu2.icache.overall_misses::total           23                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1283571                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1283571                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1283571                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1283571                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1283571                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1283571                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14760175                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14760175                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14760175                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14760175                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14760175                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14760175                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 55807.434783                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 55807.434783                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 55807.434783                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 55807.434783                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 55807.434783                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 55807.434783                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           20                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           20                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           20                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           20                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           20                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           20                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1102122                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1102122                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1102122                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1102122                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1102122                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1102122                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 55106.100000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 55106.100000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 55106.100000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 55106.100000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 55106.100000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 55106.100000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 30785                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               175816559                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 31041                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               5664.010792                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.873926                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.126074                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901851                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098149                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9634077                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9634077                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6565120                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6565120                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        15865                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        15865                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15828                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15828                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16199197                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16199197                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16199197                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16199197                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        63236                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        63236                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          139                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          139                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        63375                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         63375                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        63375                       # number of overall misses
system.cpu2.dcache.overall_misses::total        63375                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1595966216                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1595966216                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      8730498                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      8730498                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1604696714                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1604696714                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1604696714                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1604696714                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9697313                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9697313                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6565259                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6565259                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        15865                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        15865                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15828                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15828                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16262572                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16262572                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16262572                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16262572                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006521                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006521                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000021                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000021                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003897                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003897                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003897                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003897                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 25238.253779                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 25238.253779                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 62809.338129                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 62809.338129                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 25320.658209                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 25320.658209                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 25320.658209                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 25320.658209                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         9013                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets         9013                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8270                       # number of writebacks
system.cpu2.dcache.writebacks::total             8270                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        32470                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        32470                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          120                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          120                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        32590                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        32590                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        32590                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        32590                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        30766                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        30766                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           19                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        30785                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        30785                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        30785                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        30785                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    420390665                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    420390665                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1069547                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1069547                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    421460212                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    421460212                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    421460212                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    421460212                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003173                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003173                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001893                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001893                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001893                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001893                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 13664.131346                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 13664.131346                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 56291.947368                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 56291.947368                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 13690.440539                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 13690.440539                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 13690.440539                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 13690.440539                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.996895                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1100436812                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2218622.604839                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.996895                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020828                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     15383617                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       15383617                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     15383617                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        15383617                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     15383617                       # number of overall hits
system.cpu3.icache.overall_hits::total       15383617                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           18                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           18                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           18                       # number of overall misses
system.cpu3.icache.overall_misses::total           18                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      1074387                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      1074387                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      1074387                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      1074387                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      1074387                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      1074387                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     15383635                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     15383635                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     15383635                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     15383635                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     15383635                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     15383635                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 59688.166667                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 59688.166667                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 59688.166667                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 59688.166667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 59688.166667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 59688.166667                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            5                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            5                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       814092                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       814092                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       814092                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       814092                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       814092                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       814092                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 62622.461538                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 62622.461538                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 62622.461538                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 62622.461538                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 62622.461538                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 62622.461538                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 47707                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               185265177                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 47963                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3862.668661                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.547855                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.452145                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912296                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087704                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9564070                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9564070                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6588398                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6588398                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        16244                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        16244                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        15286                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        15286                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16152468                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16152468                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16152468                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16152468                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       122497                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       122497                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2640                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2640                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       125137                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        125137                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       125137                       # number of overall misses
system.cpu3.dcache.overall_misses::total       125137                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   3456097219                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   3456097219                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    168992332                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    168992332                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   3625089551                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   3625089551                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   3625089551                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   3625089551                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9686567                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9686567                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6591038                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6591038                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        16244                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        16244                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        15286                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        15286                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16277605                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16277605                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16277605                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16277605                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012646                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012646                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000401                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000401                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007688                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007688                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007688                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007688                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 28213.729471                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 28213.729471                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 64012.246970                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 64012.246970                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 28968.966421                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 28968.966421                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 28968.966421                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 28968.966421                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       600361                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             16                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 37522.562500                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        23830                       # number of writebacks
system.cpu3.dcache.writebacks::total            23830                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        74791                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        74791                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2639                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2639                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        77430                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        77430                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        77430                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        77430                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        47706                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        47706                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        47707                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        47707                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        47707                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        47707                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    648331584                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    648331584                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data        26835                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total        26835                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    648358419                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    648358419                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    648358419                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    648358419                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004925                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004925                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002931                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002931                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002931                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002931                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 13590.147654                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 13590.147654                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        26835                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        26835                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 13590.425284                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 13590.425284                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 13590.425284                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 13590.425284                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
