-- arria10_scu4_lvds_rx.vhd

-- Generated using ACDS version 18.1 625

library IEEE;
library arria10_scu4_lvds_rx_altera_lvds_181;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
use arria10_scu4_lvds_rx_altera_lvds_181.arria10_scu4_lvds_rx_pkg.all;

entity arria10_scu4_lvds_rx is
	port (
		ext_coreclock : in  std_logic                    := '0';             -- ext_coreclock.export
		ext_fclk      : in  std_logic                    := '0';             --      ext_fclk.export
		ext_loaden    : in  std_logic                    := '0';             --    ext_loaden.export
		rx_in         : in  std_logic_vector(0 downto 0) := (others => '0'); --         rx_in.export
		rx_out        : out std_logic_vector(7 downto 0)                     --        rx_out.export
	);
end entity arria10_scu4_lvds_rx;

architecture rtl of arria10_scu4_lvds_rx is
begin

	lvds_0 : component arria10_scu4_lvds_rx_altera_lvds_181.arria10_scu4_lvds_rx_pkg.arria10_scu4_lvds_rx_altera_lvds_181_pparsma
		port map (
			rx_in         => rx_in,         --         rx_in.export
			rx_out        => rx_out,        --        rx_out.export
			ext_fclk      => ext_fclk,      --      ext_fclk.export
			ext_loaden    => ext_loaden,    --    ext_loaden.export
			ext_coreclock => ext_coreclock  -- ext_coreclock.export
		);

end architecture rtl; -- of arria10_scu4_lvds_rx
