{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 11,
   "id": "bd556081",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "array([[ 1,  2,  3,  4,  5],\n",
       "       [ 6,  7,  8,  9, 10],\n",
       "       [11, 12, 13, 14, 15],\n",
       "       [16, 17, 18, 19, 20],\n",
       "       [21, 22, 23, 24, 25],\n",
       "       [26, 27, 28, 29, 30]])"
      ]
     },
     "execution_count": 11,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "import numpy as np\n",
    "\n",
    "arr = np.asarray([\n",
    "    [1,2,3,4,5],\n",
    "    [6,7,8,9,10],\n",
    "    [11,12,13,14,15],\n",
    "    [16,17,18,19,20],\n",
    "    [21,22,23,24,25],\n",
    "    [26,27,28,29,30]\n",
    "])\n",
    "\n",
    "arr"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "id": "a57b20b3",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "array([[[[ 1.],\n",
       "         [ 2.],\n",
       "         [ 3.],\n",
       "         [ 4.],\n",
       "         [ 5.],\n",
       "         [11.],\n",
       "         [12.],\n",
       "         [13.],\n",
       "         [14.],\n",
       "         [15.],\n",
       "         [21.],\n",
       "         [22.],\n",
       "         [23.],\n",
       "         [24.],\n",
       "         [25.]],\n",
       "\n",
       "        [[ 6.],\n",
       "         [ 7.],\n",
       "         [ 8.],\n",
       "         [ 9.],\n",
       "         [10.],\n",
       "         [16.],\n",
       "         [17.],\n",
       "         [18.],\n",
       "         [19.],\n",
       "         [20.],\n",
       "         [26.],\n",
       "         [27.],\n",
       "         [28.],\n",
       "         [29.],\n",
       "         [30.]]]], dtype=float32)"
      ]
     },
     "execution_count": 14,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from qonnx.util.basic import interleave_matrix_outer_dim_from_partitions\n",
    "\n",
    "pe = 2\n",
    "\n",
    "arr_modified = interleave_matrix_outer_dim_from_partitions(arr, pe)\n",
    "\n",
    "arr_modified = arr_modified.reshape(1, pe, int(5*6/pe), 1)\n",
    "\n",
    "arr_modified\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 44,
   "id": "498ae67c",
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-STMTDLY: /scratch/mirzam/build_files/rtlsim_VectorVectorActivation_0_g59ne1tu/VectorVectorActivation_0.v:868:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                       : ... In instance VectorVectorActivation_0.flow_control_loop_pipe_no_ap_cont_U\n",
      "  868 | #0 ap_loop_init = 1'b1;\n",
      "      |  ^\n",
      "                  ... For warning description see https://verilator.org/warn/STMTDLY?v=4.224\n",
      "                  ... Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /scratch/mirzam/build_files/rtlsim_VectorVectorActivation_0_g59ne1tu/VectorVectorActivation_0.v:869:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                       : ... In instance VectorVectorActivation_0.flow_control_loop_pipe_no_ap_cont_U\n",
      "  869 | #0 ap_done_cache = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /scratch/mirzam/build_files/rtlsim_VectorVectorActivation_0_g59ne1tu/VectorVectorActivation_0.v:196:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                       : ... In instance VectorVectorActivation_0\n",
      "  196 | #0 ap_CS_iter0_fsm = 1'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /scratch/mirzam/build_files/rtlsim_VectorVectorActivation_0_g59ne1tu/VectorVectorActivation_0.v:197:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                       : ... In instance VectorVectorActivation_0\n",
      "  197 | #0 ap_CS_iter1_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /scratch/mirzam/build_files/rtlsim_VectorVectorActivation_0_g59ne1tu/VectorVectorActivation_0.v:198:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                       : ... In instance VectorVectorActivation_0\n",
      "  198 | #0 ap_CS_iter2_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /scratch/mirzam/build_files/rtlsim_VectorVectorActivation_0_g59ne1tu/VectorVectorActivation_0.v:199:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                       : ... In instance VectorVectorActivation_0\n",
      "  199 | #0 ap_CS_iter3_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /scratch/mirzam/build_files/rtlsim_VectorVectorActivation_0_g59ne1tu/VectorVectorActivation_0.v:200:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                       : ... In instance VectorVectorActivation_0\n",
      "  200 | #0 ap_CS_iter4_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /scratch/mirzam/build_files/rtlsim_VectorVectorActivation_0_g59ne1tu/VectorVectorActivation_0.v:201:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                       : ... In instance VectorVectorActivation_0\n",
      "  201 | #0 ap_CS_iter5_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /scratch/mirzam/build_files/rtlsim_VectorVectorActivation_0_g59ne1tu/VectorVectorActivation_0.v:548:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance VectorVectorActivation_0\n",
      "  548 |             ap_NS_iter0_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /scratch/mirzam/build_files/rtlsim_VectorVectorActivation_0_g59ne1tu/VectorVectorActivation_0.v:572:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance VectorVectorActivation_0\n",
      "  572 |             ap_NS_iter1_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /scratch/mirzam/build_files/rtlsim_VectorVectorActivation_0_g59ne1tu/VectorVectorActivation_0.v:596:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance VectorVectorActivation_0\n",
      "  596 |             ap_NS_iter2_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /scratch/mirzam/build_files/rtlsim_VectorVectorActivation_0_g59ne1tu/VectorVectorActivation_0.v:620:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance VectorVectorActivation_0\n",
      "  620 |             ap_NS_iter3_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /scratch/mirzam/build_files/rtlsim_VectorVectorActivation_0_g59ne1tu/VectorVectorActivation_0.v:644:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance VectorVectorActivation_0\n",
      "  644 |             ap_NS_iter4_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /scratch/mirzam/build_files/rtlsim_VectorVectorActivation_0_g59ne1tu/VectorVectorActivation_0.v:657:33: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ap_ST_iter0_fsm_state1' generates 1 bits.\n",
      "                                                                                                                      : ... In instance VectorVectorActivation_0\n",
      "  657 |                 ap_NS_iter5_fsm = ap_ST_iter0_fsm_state1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /scratch/mirzam/build_files/rtlsim_VectorVectorActivation_0_g59ne1tu/VectorVectorActivation_0.v:670:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                      : ... In instance VectorVectorActivation_0\n",
      "  670 |             ap_NS_iter5_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /scratch/mirzam/build_files/rtlsim_VectorVectorActivation_0_g59ne1tu/VectorVectorActivation_0.v:743:31: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'tile_fu_74' generates 32 bits.\n",
      "                                                                                                                      : ... In instance VectorVectorActivation_0\n",
      "  743 | assign idxprom2_i_i_fu_222_p1 = tile_fu_74;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /scratch/mirzam/build_files/rtlsim_VectorVectorActivation_0_g59ne1tu/VectorVectorActivation_0.v:761:29: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's SIGNED generates 7 bits.\n",
      "                                                                                                                      : ... In instance VectorVectorActivation_0\n",
      "  761 | assign sext_ln886_fu_275_p1 = $signed(ret_V_fu_272_p1);\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /scratch/mirzam/build_files/rtlsim_VectorVectorActivation_0_g59ne1tu/VectorVectorActivation_0.v:771:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_i_fu_222_p1' generates 64 bits.\n",
      "                                                                                                                      : ... In instance VectorVectorActivation_0\n",
      "  771 | assign weights_20_address0 = idxprom2_i_i_fu_222_p1;\n",
      "      |                            ^\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "%Warning-STMTDLY: /scratch/mirzam/build_files/rtlsim_ConvolutionInputGenerator_0_shnhs8ox/ConvolutionInputGenerator_0.v:94:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                            : ... In instance ConvolutionInputGenerator_0.grp_ConvolutionInputGenerator_dws_2u_3u_4u_4u_3u_1u_1u_ap_resource_lutram_s_fu_28.flow_control_loop_pipe_sequential_init_U\n",
      "   94 | #0 ap_loop_init_int = 1'b1;\n",
      "      |  ^\n",
      "                  ... For warning description see https://verilator.org/warn/STMTDLY?v=4.224\n",
      "                  ... Use \"/* verilator lint_off STMTDLY */\" and lint_on around source to disable this message.\n",
      "%Warning-STMTDLY: /scratch/mirzam/build_files/rtlsim_ConvolutionInputGenerator_0_shnhs8ox/ConvolutionInputGenerator_0.v:95:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                            : ... In instance ConvolutionInputGenerator_0.grp_ConvolutionInputGenerator_dws_2u_3u_4u_4u_3u_1u_1u_ap_resource_lutram_s_fu_28.flow_control_loop_pipe_sequential_init_U\n",
      "   95 | #0 ap_done_cache = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /scratch/mirzam/build_files/rtlsim_ConvolutionInputGenerator_0_shnhs8ox/ConvolutionInputGenerator_0.v:660:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                             : ... In instance ConvolutionInputGenerator_0.grp_ConvolutionInputGenerator_dws_2u_3u_4u_4u_3u_1u_1u_ap_resource_lutram_s_fu_28\n",
      "  660 | #0 ap_CS_iter0_fsm = 1'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /scratch/mirzam/build_files/rtlsim_ConvolutionInputGenerator_0_shnhs8ox/ConvolutionInputGenerator_0.v:661:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                             : ... In instance ConvolutionInputGenerator_0.grp_ConvolutionInputGenerator_dws_2u_3u_4u_4u_3u_1u_1u_ap_resource_lutram_s_fu_28\n",
      "  661 | #0 ap_CS_iter1_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /scratch/mirzam/build_files/rtlsim_ConvolutionInputGenerator_0_shnhs8ox/ConvolutionInputGenerator_0.v:662:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                             : ... In instance ConvolutionInputGenerator_0.grp_ConvolutionInputGenerator_dws_2u_3u_4u_4u_3u_1u_1u_ap_resource_lutram_s_fu_28\n",
      "  662 | #0 ap_CS_iter2_fsm = 2'd1;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /scratch/mirzam/build_files/rtlsim_ConvolutionInputGenerator_0_shnhs8ox/ConvolutionInputGenerator_0.v:663:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                             : ... In instance ConvolutionInputGenerator_0.grp_ConvolutionInputGenerator_dws_2u_3u_4u_4u_3u_1u_1u_ap_resource_lutram_s_fu_28\n",
      "  663 | #0 ap_done_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /scratch/mirzam/build_files/rtlsim_ConvolutionInputGenerator_0_shnhs8ox/ConvolutionInputGenerator_0.v:1338:35: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln786_fu_690_p1' generates 64 bits.\n",
      "                                                                                                                             : ... In instance ConvolutionInputGenerator_0.grp_ConvolutionInputGenerator_dws_2u_3u_4u_4u_3u_1u_1u_ap_resource_lutram_s_fu_28\n",
      " 1338 |             inputBuf_V_1_address1 = zext_ln786_fu_690_p1;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /scratch/mirzam/build_files/rtlsim_ConvolutionInputGenerator_0_shnhs8ox/ConvolutionInputGenerator_0.v:1340:35: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln832_fu_592_p1' generates 64 bits.\n",
      "                                                                                                                             : ... In instance ConvolutionInputGenerator_0.grp_ConvolutionInputGenerator_dws_2u_3u_4u_4u_3u_1u_1u_ap_resource_lutram_s_fu_28\n",
      " 1340 |             inputBuf_V_1_address1 = zext_ln832_fu_592_p1;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /scratch/mirzam/build_files/rtlsim_ConvolutionInputGenerator_0_shnhs8ox/ConvolutionInputGenerator_0.v:1342:35: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                             : ... In instance ConvolutionInputGenerator_0.grp_ConvolutionInputGenerator_dws_2u_3u_4u_4u_3u_1u_1u_ap_resource_lutram_s_fu_28\n",
      " 1342 |             inputBuf_V_1_address1 = 'bx;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /scratch/mirzam/build_files/rtlsim_ConvolutionInputGenerator_0_shnhs8ox/ConvolutionInputGenerator_0.v:1345:31: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                             : ... In instance ConvolutionInputGenerator_0.grp_ConvolutionInputGenerator_dws_2u_3u_4u_4u_3u_1u_1u_ap_resource_lutram_s_fu_28\n",
      " 1345 |         inputBuf_V_1_address1 = 'bx;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /scratch/mirzam/build_files/rtlsim_ConvolutionInputGenerator_0_shnhs8ox/ConvolutionInputGenerator_0.v:1372:29: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                             : ... In instance ConvolutionInputGenerator_0.grp_ConvolutionInputGenerator_dws_2u_3u_4u_4u_3u_1u_1u_ap_resource_lutram_s_fu_28\n",
      " 1372 |             inputBuf_V_1_d1 = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /scratch/mirzam/build_files/rtlsim_ConvolutionInputGenerator_0_shnhs8ox/ConvolutionInputGenerator_0.v:1375:25: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                             : ... In instance ConvolutionInputGenerator_0.grp_ConvolutionInputGenerator_dws_2u_3u_4u_4u_3u_1u_1u_ap_resource_lutram_s_fu_28\n",
      " 1375 |         inputBuf_V_1_d1 = 'bx;\n",
      "      |                         ^\n",
      "%Warning-WIDTH: /scratch/mirzam/build_files/rtlsim_ConvolutionInputGenerator_0_shnhs8ox/ConvolutionInputGenerator_0.v:1390:35: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln786_fu_690_p1' generates 64 bits.\n",
      "                                                                                                                             : ... In instance ConvolutionInputGenerator_0.grp_ConvolutionInputGenerator_dws_2u_3u_4u_4u_3u_1u_1u_ap_resource_lutram_s_fu_28\n",
      " 1390 |             inputBuf_V_2_address1 = zext_ln786_fu_690_p1;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /scratch/mirzam/build_files/rtlsim_ConvolutionInputGenerator_0_shnhs8ox/ConvolutionInputGenerator_0.v:1392:35: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln832_fu_592_p1' generates 64 bits.\n",
      "                                                                                                                             : ... In instance ConvolutionInputGenerator_0.grp_ConvolutionInputGenerator_dws_2u_3u_4u_4u_3u_1u_1u_ap_resource_lutram_s_fu_28\n",
      " 1392 |             inputBuf_V_2_address1 = zext_ln832_fu_592_p1;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /scratch/mirzam/build_files/rtlsim_ConvolutionInputGenerator_0_shnhs8ox/ConvolutionInputGenerator_0.v:1394:35: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                             : ... In instance ConvolutionInputGenerator_0.grp_ConvolutionInputGenerator_dws_2u_3u_4u_4u_3u_1u_1u_ap_resource_lutram_s_fu_28\n",
      " 1394 |             inputBuf_V_2_address1 = 'bx;\n",
      "      |                                   ^\n",
      "%Warning-WIDTH: /scratch/mirzam/build_files/rtlsim_ConvolutionInputGenerator_0_shnhs8ox/ConvolutionInputGenerator_0.v:1397:31: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                             : ... In instance ConvolutionInputGenerator_0.grp_ConvolutionInputGenerator_dws_2u_3u_4u_4u_3u_1u_1u_ap_resource_lutram_s_fu_28\n",
      " 1397 |         inputBuf_V_2_address1 = 'bx;\n",
      "      |                               ^\n",
      "%Warning-WIDTH: /scratch/mirzam/build_files/rtlsim_ConvolutionInputGenerator_0_shnhs8ox/ConvolutionInputGenerator_0.v:1424:29: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                             : ... In instance ConvolutionInputGenerator_0.grp_ConvolutionInputGenerator_dws_2u_3u_4u_4u_3u_1u_1u_ap_resource_lutram_s_fu_28\n",
      " 1424 |             inputBuf_V_2_d1 = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /scratch/mirzam/build_files/rtlsim_ConvolutionInputGenerator_0_shnhs8ox/ConvolutionInputGenerator_0.v:1427:25: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                             : ... In instance ConvolutionInputGenerator_0.grp_ConvolutionInputGenerator_dws_2u_3u_4u_4u_3u_1u_1u_ap_resource_lutram_s_fu_28\n",
      " 1427 |         inputBuf_V_2_d1 = 'bx;\n",
      "      |                         ^\n",
      "%Warning-WIDTH: /scratch/mirzam/build_files/rtlsim_ConvolutionInputGenerator_0_shnhs8ox/ConvolutionInputGenerator_0.v:1442:33: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln786_fu_690_p1' generates 64 bits.\n",
      "                                                                                                                             : ... In instance ConvolutionInputGenerator_0.grp_ConvolutionInputGenerator_dws_2u_3u_4u_4u_3u_1u_1u_ap_resource_lutram_s_fu_28\n",
      " 1442 |             inputBuf_V_address1 = zext_ln786_fu_690_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /scratch/mirzam/build_files/rtlsim_ConvolutionInputGenerator_0_shnhs8ox/ConvolutionInputGenerator_0.v:1444:33: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln832_fu_592_p1' generates 64 bits.\n",
      "                                                                                                                             : ... In instance ConvolutionInputGenerator_0.grp_ConvolutionInputGenerator_dws_2u_3u_4u_4u_3u_1u_1u_ap_resource_lutram_s_fu_28\n",
      " 1444 |             inputBuf_V_address1 = zext_ln832_fu_592_p1;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /scratch/mirzam/build_files/rtlsim_ConvolutionInputGenerator_0_shnhs8ox/ConvolutionInputGenerator_0.v:1446:33: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                             : ... In instance ConvolutionInputGenerator_0.grp_ConvolutionInputGenerator_dws_2u_3u_4u_4u_3u_1u_1u_ap_resource_lutram_s_fu_28\n",
      " 1446 |             inputBuf_V_address1 = 'bx;\n",
      "      |                                 ^\n",
      "%Warning-WIDTH: /scratch/mirzam/build_files/rtlsim_ConvolutionInputGenerator_0_shnhs8ox/ConvolutionInputGenerator_0.v:1449:29: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                             : ... In instance ConvolutionInputGenerator_0.grp_ConvolutionInputGenerator_dws_2u_3u_4u_4u_3u_1u_1u_ap_resource_lutram_s_fu_28\n",
      " 1449 |         inputBuf_V_address1 = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /scratch/mirzam/build_files/rtlsim_ConvolutionInputGenerator_0_shnhs8ox/ConvolutionInputGenerator_0.v:1476:27: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                             : ... In instance ConvolutionInputGenerator_0.grp_ConvolutionInputGenerator_dws_2u_3u_4u_4u_3u_1u_1u_ap_resource_lutram_s_fu_28\n",
      " 1476 |             inputBuf_V_d1 = 'bx;\n",
      "      |                           ^\n",
      "%Warning-WIDTH: /scratch/mirzam/build_files/rtlsim_ConvolutionInputGenerator_0_shnhs8ox/ConvolutionInputGenerator_0.v:1479:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                             : ... In instance ConvolutionInputGenerator_0.grp_ConvolutionInputGenerator_dws_2u_3u_4u_4u_3u_1u_1u_ap_resource_lutram_s_fu_28\n",
      " 1479 |         inputBuf_V_d1 = 'bx;\n",
      "      |                       ^\n",
      "%Warning-WIDTH: /scratch/mirzam/build_files/rtlsim_ConvolutionInputGenerator_0_shnhs8ox/ConvolutionInputGenerator_0.v:1513:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                             : ... In instance ConvolutionInputGenerator_0.grp_ConvolutionInputGenerator_dws_2u_3u_4u_4u_3u_1u_1u_ap_resource_lutram_s_fu_28\n",
      " 1513 |             ap_NS_iter0_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /scratch/mirzam/build_files/rtlsim_ConvolutionInputGenerator_0_shnhs8ox/ConvolutionInputGenerator_0.v:1537:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                             : ... In instance ConvolutionInputGenerator_0.grp_ConvolutionInputGenerator_dws_2u_3u_4u_4u_3u_1u_1u_ap_resource_lutram_s_fu_28\n",
      " 1537 |             ap_NS_iter1_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /scratch/mirzam/build_files/rtlsim_ConvolutionInputGenerator_0_shnhs8ox/ConvolutionInputGenerator_0.v:1561:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                             : ... In instance ConvolutionInputGenerator_0.grp_ConvolutionInputGenerator_dws_2u_3u_4u_4u_3u_1u_1u_ap_resource_lutram_s_fu_28\n",
      " 1561 |             ap_NS_iter2_fsm = 'bx;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /scratch/mirzam/build_files/rtlsim_ConvolutionInputGenerator_0_shnhs8ox/ConvolutionInputGenerator_0.v:1844:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln805_fu_787_p1' generates 64 bits.\n",
      "                                                                                                                             : ... In instance ConvolutionInputGenerator_0.grp_ConvolutionInputGenerator_dws_2u_3u_4u_4u_3u_1u_1u_ap_resource_lutram_s_fu_28\n",
      " 1844 | assign inputBuf_V_1_address0 = zext_ln805_fu_787_p1;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /scratch/mirzam/build_files/rtlsim_ConvolutionInputGenerator_0_shnhs8ox/ConvolutionInputGenerator_0.v:1846:30: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln805_fu_787_p1' generates 64 bits.\n",
      "                                                                                                                             : ... In instance ConvolutionInputGenerator_0.grp_ConvolutionInputGenerator_dws_2u_3u_4u_4u_3u_1u_1u_ap_resource_lutram_s_fu_28\n",
      " 1846 | assign inputBuf_V_2_address0 = zext_ln805_fu_787_p1;\n",
      "      |                              ^\n",
      "%Warning-WIDTH: /scratch/mirzam/build_files/rtlsim_ConvolutionInputGenerator_0_shnhs8ox/ConvolutionInputGenerator_0.v:1848:28: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln805_fu_787_p1' generates 64 bits.\n",
      "                                                                                                                             : ... In instance ConvolutionInputGenerator_0.grp_ConvolutionInputGenerator_dws_2u_3u_4u_4u_3u_1u_1u_ap_resource_lutram_s_fu_28\n",
      " 1848 | assign inputBuf_V_address0 = zext_ln805_fu_787_p1;\n",
      "      |                            ^\n",
      "%Warning-WIDTH: /scratch/mirzam/build_files/rtlsim_ConvolutionInputGenerator_0_shnhs8ox/ConvolutionInputGenerator_0.v:1860:20: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'tmp_fu_811_p5' generates 4 bits.\n",
      "                                                                                                                             : ... In instance ConvolutionInputGenerator_0.grp_ConvolutionInputGenerator_dws_2u_3u_4u_4u_3u_1u_1u_ap_resource_lutram_s_fu_28\n",
      " 1860 | assign out_V_TDATA = tmp_fu_811_p5;\n",
      "      |                    ^\n",
      "%Warning-WIDTH: /scratch/mirzam/build_files/rtlsim_ConvolutionInputGenerator_0_shnhs8ox/ConvolutionInputGenerator_0.v:1888:29: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'grp_load_fu_255_p1' generates 32 bits.\n",
      "                                                                                                                             : ... In instance ConvolutionInputGenerator_0.grp_ConvolutionInputGenerator_dws_2u_3u_4u_4u_3u_1u_1u_ap_resource_lutram_s_fu_28\n",
      " 1888 | assign zext_ln786_fu_690_p1 = grp_load_fu_255_p1;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /scratch/mirzam/build_files/rtlsim_ConvolutionInputGenerator_0_shnhs8ox/ConvolutionInputGenerator_0.v:1890:29: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'current_line_in_block_fu_782_p2' generates 4 bits.\n",
      "                                                                                                                             : ... In instance ConvolutionInputGenerator_0.grp_ConvolutionInputGenerator_dws_2u_3u_4u_4u_3u_1u_1u_ap_resource_lutram_s_fu_28\n",
      " 1890 | assign zext_ln805_fu_787_p1 = current_line_in_block_fu_782_p2;\n",
      "      |                             ^\n",
      "%Warning-WIDTH: /scratch/mirzam/build_files/rtlsim_ConvolutionInputGenerator_0_shnhs8ox/ConvolutionInputGenerator_0.v:1892:29: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'grp_load_fu_255_p1' generates 32 bits.\n",
      "                                                                                                                             : ... In instance ConvolutionInputGenerator_0.grp_ConvolutionInputGenerator_dws_2u_3u_4u_4u_3u_1u_1u_ap_resource_lutram_s_fu_28\n",
      " 1892 | assign zext_ln832_fu_592_p1 = grp_load_fu_255_p1;\n",
      "      |                             ^\n",
      "%Warning-STMTDLY: /scratch/mirzam/build_files/rtlsim_ConvolutionInputGenerator_0_shnhs8ox/ConvolutionInputGenerator_0.v:1970:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                              : ... In instance ConvolutionInputGenerator_0\n",
      " 1970 | #0 grp_ConvolutionInputGenerator_dws_2u_3u_4u_4u_3u_1u_1u_ap_resource_lutram_s_fu_28_ap_start_reg = 1'b0;\n",
      "      |  ^\n",
      "%Warning-STMTDLY: /scratch/mirzam/build_files/rtlsim_ConvolutionInputGenerator_0_shnhs8ox/ConvolutionInputGenerator_0.v:1971:2: Unsupported: Ignoring delay on this delayed statement.\n",
      "                                                                                                                              : ... In instance ConvolutionInputGenerator_0\n",
      " 1971 | #0 ap_CS_fsm = 4'd1;\n",
      "      |  ^\n",
      "%Warning-WIDTH: /scratch/mirzam/build_files/rtlsim_ConvolutionInputGenerator_0_shnhs8ox/ConvolutionInputGenerator_0.v:2088:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.\n",
      "                                                                                                                             : ... In instance ConvolutionInputGenerator_0\n",
      " 2088 |             ap_NS_fsm = 'bx;\n",
      "      |                       ^\n",
      "%Warning-UNOPTFLAT: /scratch/mirzam/build_files/rtlsim_ConvolutionInputGenerator_0_shnhs8ox/ConvolutionInputGenerator_0.v:556:14: Signal unoptimizable: Feedback to clock or circular logic: 'ConvolutionInputGenerator_0.grp_ConvolutionInputGenerator_dws_2u_3u_4u_4u_3u_1u_1u_ap_resource_lutram_s_fu_28.grp_load_fu_249_p1'\n",
      "  556 | reg   [31:0] grp_load_fu_249_p1;\n",
      "      |              ^~~~~~~~~~~~~~~~~~\n",
      "                    /scratch/mirzam/build_files/rtlsim_ConvolutionInputGenerator_0_shnhs8ox/ConvolutionInputGenerator_0.v:556:14:      Example path: ConvolutionInputGenerator_0.grp_ConvolutionInputGenerator_dws_2u_3u_4u_4u_3u_1u_1u_ap_resource_lutram_s_fu_28.grp_load_fu_249_p1\n",
      "                    /scratch/mirzam/build_files/rtlsim_ConvolutionInputGenerator_0_shnhs8ox/ConvolutionInputGenerator_0.v:1570:28:      Example path: ASSIGNW\n",
      "                    /scratch/mirzam/build_files/rtlsim_ConvolutionInputGenerator_0_shnhs8ox/ConvolutionInputGenerator_0.v:455:14:      Example path: ConvolutionInputGenerator_0.grp_ConvolutionInputGenerator_dws_2u_3u_4u_4u_3u_1u_1u_ap_resource_lutram_s_fu_28.and_ln829_fu_579_p2\n",
      "                    /scratch/mirzam/build_files/rtlsim_ConvolutionInputGenerator_0_shnhs8ox/ConvolutionInputGenerator_0.v:1305:1:      Example path: ALWAYS\n",
      "                    /scratch/mirzam/build_files/rtlsim_ConvolutionInputGenerator_0_shnhs8ox/ConvolutionInputGenerator_0.v:568:14:      Example path: ConvolutionInputGenerator_0.grp_ConvolutionInputGenerator_dws_2u_3u_4u_4u_3u_1u_1u_ap_resource_lutram_s_fu_28.grp_load_fu_258_p1\n",
      "                    /scratch/mirzam/build_files/rtlsim_ConvolutionInputGenerator_0_shnhs8ox/ConvolutionInputGenerator_0.v:1263:1:      Example path: ALWAYS\n",
      "                    /scratch/mirzam/build_files/rtlsim_ConvolutionInputGenerator_0_shnhs8ox/ConvolutionInputGenerator_0.v:556:14:      Example path: ConvolutionInputGenerator_0.grp_ConvolutionInputGenerator_dws_2u_3u_4u_4u_3u_1u_1u_ap_resource_lutram_s_fu_28.grp_load_fu_249_p1\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "make: Entering directory '/scratch/mirzam/build_files/pyverilator_VectorVectorActivation_0_8vzzd2ws'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o pyverilator_wrapper.o /scratch/mirzam/build_files/pyverilator_VectorVectorActivation_0_8vzzd2ws/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VVectorVectorActivation_0.cpp VVectorVectorActivation_0___024root__DepSet_hb503f2b3__0.cpp VVectorVectorActivation_0__Trace__0.cpp VVectorVectorActivation_0__ConstPool_0.cpp VVectorVectorActivation_0___024root__Slow.cpp VVectorVectorActivation_0___024root__DepSet_hb503f2b3__0__Slow.cpp VVectorVectorActivation_0__Syms.cpp VVectorVectorActivation_0__Trace__0__Slow.cpp > VVectorVectorActivation_0__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o VVectorVectorActivation_0__ALL.o VVectorVectorActivation_0__ALL.cpp\n",
      "echo \"\" > VVectorVectorActivation_0__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VVectorVectorActivation_0__ALL.a VVectorVectorActivation_0__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VVectorVectorActivation_0__ALL.a      -o VVectorVectorActivation_0\n",
      "rm VVectorVectorActivation_0__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/scratch/mirzam/build_files/pyverilator_VectorVectorActivation_0_8vzzd2ws'\n",
      "make: Entering directory '/scratch/mirzam/build_files/pyverilator_ConvolutionInputGenerator_0_g0ou5ewf'\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o pyverilator_wrapper.o /scratch/mirzam/build_files/pyverilator_ConvolutionInputGenerator_0_g0ou5ewf/pyverilator_wrapper.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o verilated_vcd_c.o /usr/local/share/verilator/include/verilated_vcd_c.cpp\n",
      "/usr/bin/perl /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include VConvolutionInputGenerator_0.cpp VConvolutionInputGenerator_0___024root__DepSet_h00efbaba__0.cpp VConvolutionInputGenerator_0__Trace__0.cpp VConvolutionInputGenerator_0__ConstPool_0.cpp VConvolutionInputGenerator_0___024root__Slow.cpp VConvolutionInputGenerator_0___024root__DepSet_h00efbaba__0__Slow.cpp VConvolutionInputGenerator_0__Syms.cpp VConvolutionInputGenerator_0__Trace__0__Slow.cpp > VConvolutionInputGenerator_0__ALL.cpp\n",
      "ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -faligned-new -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -fPIC --std=c++11  -std=gnu++14 -Os -c -o VConvolutionInputGenerator_0__ALL.o VConvolutionInputGenerator_0__ALL.cpp\n",
      "echo \"\" > VConvolutionInputGenerator_0__ALL.verilator_deplist.tmp\n",
      "Archive ar -rcs VConvolutionInputGenerator_0__ALL.a VConvolutionInputGenerator_0__ALL.o\n",
      "g++ -fPIC -shared pyverilator_wrapper.o verilated.o verilated_vcd_c.o VConvolutionInputGenerator_0__ALL.a      -o VConvolutionInputGenerator_0\n",
      "rm VConvolutionInputGenerator_0__ALL.verilator_deplist.tmp\n",
      "make: Leaving directory '/scratch/mirzam/build_files/pyverilator_ConvolutionInputGenerator_0_g0ou5ewf'\n"
     ]
    }
   ],
   "source": [
    "import numpy as np\n",
    "import onnx\n",
    "import onnx.helper as oh\n",
    "import onnx.numpy_helper as np_helper\n",
    "from onnx import TensorProto\n",
    "from pkgutil import get_data\n",
    "\n",
    "import qonnx.core.onnx_exec as oxe\n",
    "from qonnx.core.datatype import DataType\n",
    "from qonnx.core.modelwrapper import ModelWrapper\n",
    "from qonnx.custom_op.general.im2col import compute_conv_output_dim\n",
    "from qonnx.custom_op.registry import getCustomOp\n",
    "from qonnx.transformation.infer_shapes import InferShapes\n",
    "from qonnx.transformation.lower_convs_to_matmul import LowerConvsToMatMul\n",
    "from qonnx.util.basic import gen_finn_dt_tensor, qonnx_make_model\n",
    "\n",
    "ifm_dim_h = 4\n",
    "ifm_dim_w = 4\n",
    "k_h = 2\n",
    "k_w = 2\n",
    "ifm_ch = 3\n",
    "idt = DataType[\"INT4\"]\n",
    "wdt = DataType[\"INT4\"]\n",
    "odt = DataType[\"INT32\"]\n",
    "ofm_ch = 3\n",
    "pad_h = 0\n",
    "pad_w = 0\n",
    "stride_h = 1\n",
    "stride_w = 1\n",
    "dilations = [1, 1]\n",
    "padding = [0, 0, 0, 0]\n",
    "\n",
    "ofm_dim_h = compute_conv_output_dim(\n",
    "    ifm_dim_h,\n",
    "    k_h,\n",
    "    stride_h,\n",
    "    pad_h,\n",
    "    dilations[0],\n",
    ")\n",
    "ofm_dim_w = compute_conv_output_dim(\n",
    "    ifm_dim_w,\n",
    "    k_w,\n",
    "    stride_w,\n",
    "    pad_w,\n",
    "    dilations[1],\n",
    ")\n",
    "\n",
    "# set up onnx model\n",
    "inp = oh.make_tensor_value_info(\"inp\", TensorProto.FLOAT, [1, ifm_ch, ifm_dim_h, ifm_dim_w])\n",
    "outp = oh.make_tensor_value_info(\"outp\", TensorProto.FLOAT, [1, ofm_ch, ofm_dim_h, ofm_dim_w])\n",
    "\n",
    "W = oh.make_tensor_value_info(\"W\", TensorProto.FLOAT, [ofm_ch, 1, k_h, k_w])\n",
    "group = ifm_ch\n",
    "\n",
    "dw_cnv = oh.make_node(\n",
    "    \"Conv\",\n",
    "    inputs=[\"inp\", \"W\"],\n",
    "    outputs=[\"outp\"],\n",
    "    kernel_shape=[k_h, k_w],\n",
    "    pads=padding,\n",
    "    strides=[stride_h, stride_w],\n",
    "    group=group,\n",
    "    dilations=dilations,\n",
    ")\n",
    "graph = oh.make_graph(\n",
    "    nodes=[dw_cnv],\n",
    "    name=\"dw_cnv_graph\",\n",
    "    inputs=[inp],\n",
    "    outputs=[outp],\n",
    "    value_info=[W],\n",
    ")\n",
    "\n",
    "model = qonnx_make_model(graph, producer_name=\"test_dws_reg_cnv-model\")\n",
    "model = ModelWrapper(model)\n",
    "model.set_tensor_datatype(\"inp\", idt)\n",
    "model.set_tensor_datatype(\"outp\", odt)\n",
    "model.set_tensor_datatype(\"W\", wdt)\n",
    "\n",
    "model.save(\"conv.onnx\")\n",
    "\n",
    "w_tensor = gen_finn_dt_tensor(wdt, [ofm_ch, 1, k_h, k_w])\n",
    "\n",
    "model.set_initializer(\"W\", w_tensor)\n",
    "model = model.transform(InferShapes())\n",
    "\n",
    "input_tensor = gen_finn_dt_tensor(idt, [1, ifm_ch, ifm_dim_h, ifm_dim_w])\n",
    "input_dict = {\"inp\": input_tensor}\n",
    "output_dict = oxe.execute_onnx(model, input_dict)\n",
    "expected = output_dict[\"outp\"]\n",
    "\n",
    "model = model.transform(LowerConvsToMatMul())\n",
    "model.save(\"vvu_model.onnx\")\n",
    "#assert len(model.get_nodes_by_op_type(\"Conv\")) == 0, \"Found Conv nodes after lowering\"\n",
    "output_dict = oxe.execute_onnx(model, input_dict, True)\n",
    "#produced = output_dict[\"outp\"]\n",
    "#assert (produced == expected).all()\n",
    "\n",
    "import finn.transformation.fpgadataflow.convert_to_hls_layers as to_hls\n",
    "\n",
    "model = model.transform(to_hls.InferConvInpGen())\n",
    "model = model.transform(to_hls.InferVectorVectorActivation())\n",
    "\n",
    "for n in model.graph.node:\n",
    "    if n.op_type==\"ConvolutionInputGenerator\":\n",
    "        getCustomOp(n).set_nodeattr(\"SIMD\", 1)\n",
    "    if n.op_type==\"VectorVectorActivation\":\n",
    "        getCustomOp(n).set_nodeattr(\"PE\", 1)\n",
    "\n",
    "model.save(\"vvu_hls.onnx\")\n",
    "\n",
    "from qonnx.transformation.general import GiveUniqueNodeNames\n",
    "from finn.transformation.fpgadataflow.hlssynth_ip import HLSSynthIP\n",
    "from finn.transformation.fpgadataflow.prepare_ip import PrepareIP\n",
    "from finn.transformation.fpgadataflow.prepare_rtlsim import PrepareRTLSim\n",
    "from finn.transformation.fpgadataflow.set_exec_mode import SetExecMode\n",
    "\n",
    "model = model.transform(SetExecMode(\"rtlsim\"))\n",
    "model = model.transform(GiveUniqueNodeNames())\n",
    "model = model.transform(PrepareIP(\"xc7z020clg400-1\", 5))\n",
    "model = model.transform(HLSSynthIP())\n",
    "model = model.transform(PrepareRTLSim())\n",
    "\n",
    "output_dict_hls = oxe.execute_onnx(model, input_dict, True)\n",
    "\n",
    "# check if created nodes have attributes that indicate depthwise conv\n",
    "#assert model.get_tensor_sparsity(\"W\") is not None\n",
    "#im2col_node = getCustomOp(model.graph.node[1])\n",
    "#assert im2col_node.get_nodeattr(\"depthwise\") == 1"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 45,
   "id": "a00c26b3",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "dict_keys(['inp', 'outp', 'ZJnSjC', 'W', '451imY', 'QF2fDY'])"
      ]
     },
     "execution_count": 45,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "output_dict_hls.keys()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 46,
   "id": "8a89a9cf",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "array([[[[ 6., -5., -6.],\n",
       "         [-6., -7., -1.],\n",
       "         [-8.,  7., -3.],\n",
       "         [ 6., -2.,  2.]],\n",
       "\n",
       "        [[-4.,  4.,  6.],\n",
       "         [ 4.,  5.,  6.],\n",
       "         [-3., -4., -1.],\n",
       "         [-7., -5., -5.]],\n",
       "\n",
       "        [[-6., -6.,  1.],\n",
       "         [ 6.,  2.,  3.],\n",
       "         [-4.,  7.,  3.],\n",
       "         [-6., -8.,  2.]],\n",
       "\n",
       "        [[-3.,  0., -5.],\n",
       "         [ 7.,  4.,  3.],\n",
       "         [ 0.,  6., -7.],\n",
       "         [-2., -1.,  2.]]]], dtype=float32)"
      ]
     },
     "execution_count": 46,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "output_dict_hls[\"ZJnSjC\"]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 47,
   "id": "7884c9ee",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "array([[[[ 6., -6., -4.,  4., -5., -7.,  4.,  5., -6., -1.,  6.,  6.],\n",
       "         [-6., -8.,  4., -3., -7.,  7.,  5., -4., -1., -3.,  6., -1.],\n",
       "         [-8.,  6., -3., -7.,  7., -2., -4., -5., -3.,  2., -1., -5.]],\n",
       "\n",
       "        [[-4.,  4., -6.,  6.,  4.,  5., -6.,  2.,  6.,  6.,  1.,  3.],\n",
       "         [ 4., -3.,  6., -4.,  5., -4.,  2.,  7.,  6., -1.,  3.,  3.],\n",
       "         [-3., -7., -4., -6., -4., -5.,  7., -8., -1., -5.,  3.,  2.]],\n",
       "\n",
       "        [[-6.,  6., -3.,  7., -6.,  2.,  0.,  4.,  1.,  3., -5.,  3.],\n",
       "         [ 6., -4.,  7.,  0.,  2.,  7.,  4.,  6.,  3.,  3.,  3., -7.],\n",
       "         [-4., -6.,  0., -2.,  7., -8.,  6., -1.,  3.,  2., -7.,  2.]]]],\n",
       "      dtype=float32)"
      ]
     },
     "execution_count": 47,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "output_dict_hls[\"451imY\"]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 35,
   "id": "3ff0f392",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "dict_keys(['inp', 'outp', 'W', 'ygTscg', 'k2u7xa', 'F71Z2F'])\n"
     ]
    }
   ],
   "source": [
    "print(output_dict.keys())"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 36,
   "id": "335372d4",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[[[[-6.  5.  4.]\n",
      "   [ 6. -6. -7.]\n",
      "   [ 2.  5. -7.]\n",
      "   [ 7.  6.  5.]]\n",
      "\n",
      "  [[ 0.  5. -4.]\n",
      "   [-3. -8.  4.]\n",
      "   [-2. -2. -2.]\n",
      "   [-6. -2. -6.]]\n",
      "\n",
      "  [[-8.  6.  3.]\n",
      "   [ 7.  6.  4.]\n",
      "   [ 7.  7. -8.]\n",
      "   [-1.  4. -7.]]\n",
      "\n",
      "  [[ 3.  1.  0.]\n",
      "   [-4.  3. -7.]\n",
      "   [-5.  2.  6.]\n",
      "   [ 0. -5. -5.]]]]\n"
     ]
    }
   ],
   "source": [
    "print(output_dict[\"ygTscg\"])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 37,
   "id": "adf9bc6b",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[[[[-6.  5.  4.  6. -6. -7.  0.  5. -4. -3. -8.  4.]\n",
      "   [ 6. -6. -7.  2.  5. -7. -3. -8.  4. -2. -2. -2.]\n",
      "   [ 2.  5. -7.  7.  6.  5. -2. -2. -2. -6. -2. -6.]]\n",
      "\n",
      "  [[ 0.  5. -4. -3. -8.  4. -8.  6.  3.  7.  6.  4.]\n",
      "   [-3. -8.  4. -2. -2. -2.  7.  6.  4.  7.  7. -8.]\n",
      "   [-2. -2. -2. -6. -2. -6.  7.  7. -8. -1.  4. -7.]]\n",
      "\n",
      "  [[-8.  6.  3.  7.  6.  4.  3.  1.  0. -4.  3. -7.]\n",
      "   [ 7.  6.  4.  7.  7. -8. -4.  3. -7. -5.  2.  6.]\n",
      "   [ 7.  7. -8. -1.  4. -7. -5.  2.  6.  0. -5. -5.]]]]\n"
     ]
    }
   ],
   "source": [
    "print(output_dict[\"k2u7xa\"])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "22ffd069",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "markdown",
   "id": "1ca3be98",
   "metadata": {},
   "source": [
    "# MMV SWG"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "id": "ad9297f6",
   "metadata": {},
   "outputs": [],
   "source": [
    "from onnx import TensorProto, helper\n",
    "from qonnx.core.datatype import DataType\n",
    "from qonnx.core.modelwrapper import ModelWrapper\n",
    "from qonnx.custom_op.general.im2col import compute_conv_output_dim\n",
    "from qonnx.transformation.general import GiveUniqueNodeNames\n",
    "from qonnx.util.basic import gen_finn_dt_tensor, qonnx_make_model\n",
    "\n",
    "import finn.core.onnx_exec as oxe\n",
    "from finn.transformation.fpgadataflow.prepare_ip import PrepareIP\n",
    "from finn.transformation.fpgadataflow.prepare_rtlsim import PrepareRTLSim\n",
    "from finn.transformation.fpgadataflow.set_exec_mode import SetExecMode\n",
    "\n",
    "\n",
    "def make_single_im2col_modelwrapper(k, ifm_ch, ifm_dim, ofm_dim, stride, dilation, idt):\n",
    "    k_h, k_w = k\n",
    "    ifm_dim_h, ifm_dim_w = ifm_dim\n",
    "    stride_h, stride_w = stride\n",
    "    dilation_h, dilation_w = dilation\n",
    "    ofm_dim_h, ofm_dim_w = ofm_dim\n",
    "\n",
    "    odt = idt\n",
    "    inp = helper.make_tensor_value_info(\"inp\", TensorProto.FLOAT, [1, ifm_dim_h, ifm_dim_w, ifm_ch])\n",
    "    outp = helper.make_tensor_value_info(\n",
    "        \"outp\", TensorProto.FLOAT, [1, ofm_dim_h, ofm_dim_w, k_h * k_w * ifm_ch]\n",
    "    )\n",
    "\n",
    "    im2col_node = helper.make_node(\n",
    "        \"Im2Col\",\n",
    "        [\"inp\"],\n",
    "        [\"outp\"],\n",
    "        domain=\"finn.custom_op.general\",\n",
    "        stride=[stride_h, stride_w],\n",
    "        kernel_size=[k_h, k_w],\n",
    "        input_shape=str((1, ifm_dim_h, ifm_dim_w, ifm_ch)),\n",
    "        dilations=[dilation_h, dilation_w],\n",
    "        pad_amount=[0, 0, 0, 0],\n",
    "        pad_value=0,\n",
    "    )\n",
    "    graph = helper.make_graph(\n",
    "        nodes=[im2col_node], name=\"im2col_graph\", inputs=[inp], outputs=[outp]\n",
    "    )\n",
    "\n",
    "    model = qonnx_make_model(graph, producer_name=\"im2col-model\")\n",
    "    model = ModelWrapper(model)\n",
    "\n",
    "    model.set_tensor_datatype(\"inp\", idt)\n",
    "    model.set_tensor_datatype(\"outp\", odt)\n",
    "\n",
    "    return model\n",
    "\n",
    "\n",
    "def make_single_slidingwindow_modelwrapper(\n",
    "    k, ifm_ch, ifm_dim, ofm_dim, simd, m, parallel_window, stride, dilation, idt, dw=0\n",
    "):\n",
    "    k_h, k_w = k\n",
    "    ifm_dim_h, ifm_dim_w = ifm_dim\n",
    "    stride_h, stride_w = stride\n",
    "    dilation_h, dilation_w = dilation\n",
    "    ofm_dim_h, ofm_dim_w = ofm_dim\n",
    "\n",
    "    odt = idt\n",
    "    inp = helper.make_tensor_value_info(\"inp\", TensorProto.FLOAT, [1, ifm_dim_h, ifm_dim_w, ifm_ch])\n",
    "    outp = helper.make_tensor_value_info(\n",
    "        \"outp\", TensorProto.FLOAT, [1, ofm_dim_h, ofm_dim_w, k_h * k_w * ifm_ch]\n",
    "    )\n",
    "\n",
    "    SlidingWindow_node = helper.make_node(\n",
    "        \"ConvolutionInputGenerator_rtl\",\n",
    "        [\"inp\"],\n",
    "        [\"outp\"],\n",
    "        domain=\"finn.custom_op.fpgadataflow\",\n",
    "        backend=\"fpgadataflow\",\n",
    "        ConvKernelDim=[k_h, k_w],\n",
    "        IFMChannels=ifm_ch,\n",
    "        IFMDim=[ifm_dim_h, ifm_dim_w],\n",
    "        OFMDim=[ofm_dim_h, ofm_dim_w],\n",
    "        SIMD=simd,\n",
    "        M=m,\n",
    "        parallel_window=parallel_window,\n",
    "        Stride=[stride_h, stride_w],\n",
    "        Dilation=[dilation_h, dilation_w],\n",
    "        inputDataType=idt.name,\n",
    "        outputDataType=odt.name,\n",
    "        depthwise=dw,\n",
    "    )\n",
    "    graph = helper.make_graph(\n",
    "        nodes=[SlidingWindow_node],\n",
    "        name=\"slidingwindow_graph\",\n",
    "        inputs=[inp],\n",
    "        outputs=[outp],\n",
    "    )\n",
    "\n",
    "    model = qonnx_make_model(graph, producer_name=\"slidingwindow-model\")\n",
    "    model = ModelWrapper(model)\n",
    "\n",
    "    model.set_tensor_datatype(\"inp\", idt)\n",
    "    model.set_tensor_datatype(\"outp\", odt)\n",
    "\n",
    "    return model\n",
    "\n",
    "\n",
    "def prepare_inputs(input_tensor):\n",
    "    return {\"inp\": input_tensor}\n",
    "\n",
    "\n",
    "def test_fpgadataflow_slidingwindow_rtl(\n",
    "    idt, k, ifm_dim, ifm_ch, stride, dilation, dw, simd, m, parallel_window, flip\n",
    "):\n",
    "    if flip:\n",
    "        if (\n",
    "            ifm_dim[0] == ifm_dim[1]\n",
    "            and k[0] == k[1]\n",
    "            and stride[0] == stride[1]\n",
    "            and dilation[0] == dilation[1]\n",
    "        ):\n",
    "            pytest.skip(\"Dimension flip would have no effect\")\n",
    "        k = k[::-1]\n",
    "        ifm_dim = ifm_dim[::-1]\n",
    "        stride = stride[::-1]\n",
    "        dilation = dilation[::-1]\n",
    "\n",
    "    k_h, k_w = k\n",
    "    ifm_dim_h, ifm_dim_w = ifm_dim\n",
    "    stride_h, stride_w = stride\n",
    "    dilation_h, dilation_w = dilation\n",
    "\n",
    "    kernel_width = (k_w - 1) * dilation_w + 1  # incl. dilation\n",
    "    kernel_height = (k_h - 1) * dilation_h + 1  # incl. dilation\n",
    "\n",
    "    ofm_dim_h = compute_conv_output_dim(ifm_dim_h, k_h, stride_h, 0, dilation_h)\n",
    "    ofm_dim_w = compute_conv_output_dim(ifm_dim_w, k_w, stride_w, 0, dilation_w)\n",
    "    ofm_dim = [ofm_dim_h, ofm_dim_w]\n",
    "\n",
    "    x = gen_finn_dt_tensor(idt, (1, ifm_dim_h, ifm_dim_w, ifm_ch))\n",
    "    model = make_single_slidingwindow_modelwrapper(\n",
    "        k=k,\n",
    "        ifm_ch=ifm_ch,\n",
    "        ifm_dim=ifm_dim,\n",
    "        ofm_dim=ofm_dim,\n",
    "        simd=simd,\n",
    "        m=m,\n",
    "        parallel_window=parallel_window,\n",
    "        stride=stride,\n",
    "        dilation=dilation,\n",
    "        idt=idt,\n",
    "        dw=dw,\n",
    "    )\n",
    "\n",
    "    model = model.transform(SetExecMode(\"rtlsim\"))\n",
    "    model = model.transform(GiveUniqueNodeNames())\n",
    "    model = model.transform(PrepareIP(\"xc7z020clg400-1\", 5))\n",
    "    model = model.transform(PrepareRTLSim())\n",
    "    \n",
    "    model.save(\"swg.onnx\")\n",
    "\n",
    "    # prepare input data\n",
    "    input_dict = prepare_inputs(x)\n",
    "    # execute model\n",
    "    y_produced = oxe.execute_onnx(model, input_dict)[\"outp\"]\n",
    "    golden = make_single_im2col_modelwrapper(\n",
    "        k=k,\n",
    "        ifm_ch=ifm_ch,\n",
    "        ifm_dim=ifm_dim,\n",
    "        ofm_dim=ofm_dim,\n",
    "        stride=stride,\n",
    "        dilation=dilation,\n",
    "        idt=idt,\n",
    "    )\n",
    "    y_expected = oxe.execute_onnx(golden, input_dict)[\"outp\"]\n",
    "\n",
    "    if dw == 0:\n",
    "        assert (y_produced == y_expected).all()\n",
    "    else:\n",
    "        y_expected = y_expected.reshape(1, ofm_dim_h, ofm_dim_w, k_h * k_w, ifm_ch // simd, simd)\n",
    "        y_expected = y_expected.transpose(0, 1, 2, 4, 3, 5)\n",
    "        y_expected = y_expected.reshape(1, ofm_dim_h, ofm_dim_w, ifm_ch * k_h * k_w)\n",
    "        #assert (y_produced == y_expected).all()\n",
    "        \n",
    "    return input_dict, y_produced, y_expected\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "id": "a904e65c",
   "metadata": {},
   "outputs": [
    {
     "ename": "AssertionError",
     "evalue": "parallel_window = 2 not in {0, 1}",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mAssertionError\u001b[0m                            Traceback (most recent call last)",
      "Cell \u001b[0;32mIn[20], line 13\u001b[0m\n\u001b[1;32m     10\u001b[0m m \u001b[38;5;241m=\u001b[39m \u001b[38;5;241m2\u001b[39m\n\u001b[1;32m     11\u001b[0m flip \u001b[38;5;241m=\u001b[39m \u001b[38;5;28;01mFalse\u001b[39;00m\n\u001b[0;32m---> 13\u001b[0m in_dict, y_produced, y_expected \u001b[38;5;241m=\u001b[39m \u001b[43mtest_fpgadataflow_slidingwindow_rtl\u001b[49m\u001b[43m(\u001b[49m\u001b[43midt\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mk\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mifm_dim\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mifm_ch\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mstride\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mdilation\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mdw\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43msimd\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mparallel_window\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mm\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mflip\u001b[49m\u001b[43m)\u001b[49m\n",
      "Cell \u001b[0;32mIn[10], line 151\u001b[0m, in \u001b[0;36mtest_fpgadataflow_slidingwindow_rtl\u001b[0;34m(idt, k, ifm_dim, ifm_ch, stride, dilation, dw, simd, m, parallel_window, flip)\u001b[0m\n\u001b[1;32m    149\u001b[0m model \u001b[38;5;241m=\u001b[39m model\u001b[38;5;241m.\u001b[39mtransform(SetExecMode(\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mrtlsim\u001b[39m\u001b[38;5;124m\"\u001b[39m))\n\u001b[1;32m    150\u001b[0m model \u001b[38;5;241m=\u001b[39m model\u001b[38;5;241m.\u001b[39mtransform(GiveUniqueNodeNames())\n\u001b[0;32m--> 151\u001b[0m model \u001b[38;5;241m=\u001b[39m \u001b[43mmodel\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mtransform\u001b[49m\u001b[43m(\u001b[49m\u001b[43mPrepareIP\u001b[49m\u001b[43m(\u001b[49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[38;5;124;43mxc7z020clg400-1\u001b[39;49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;241;43m5\u001b[39;49m\u001b[43m)\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m    152\u001b[0m model \u001b[38;5;241m=\u001b[39m model\u001b[38;5;241m.\u001b[39mtransform(PrepareRTLSim())\n\u001b[1;32m    154\u001b[0m model\u001b[38;5;241m.\u001b[39msave(\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mswg.onnx\u001b[39m\u001b[38;5;124m\"\u001b[39m)\n",
      "File \u001b[0;32m/scratch/mirzam/finn/deps/qonnx/src/qonnx/core/modelwrapper.py:140\u001b[0m, in \u001b[0;36mModelWrapper.transform\u001b[0;34m(self, transformation, make_deepcopy, cleanup)\u001b[0m\n\u001b[1;32m    138\u001b[0m model_was_changed \u001b[38;5;241m=\u001b[39m \u001b[38;5;28;01mTrue\u001b[39;00m\n\u001b[1;32m    139\u001b[0m \u001b[38;5;28;01mwhile\u001b[39;00m model_was_changed:\n\u001b[0;32m--> 140\u001b[0m     (transformed_model, model_was_changed) \u001b[38;5;241m=\u001b[39m \u001b[43mtransformation\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mapply\u001b[49m\u001b[43m(\u001b[49m\u001b[43mtransformed_model\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m    141\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m cleanup:\n\u001b[1;32m    142\u001b[0m     transformed_model\u001b[38;5;241m.\u001b[39mcleanup()\n",
      "File \u001b[0;32m/scratch/mirzam/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:86\u001b[0m, in \u001b[0;36mPrepareIP.apply\u001b[0;34m(self, model)\u001b[0m\n\u001b[1;32m     84\u001b[0m \u001b[38;5;28;01mfor\u001b[39;00m node \u001b[38;5;129;01min\u001b[39;00m model\u001b[38;5;241m.\u001b[39mgraph\u001b[38;5;241m.\u001b[39mnode:\n\u001b[1;32m     85\u001b[0m     \u001b[38;5;28;01mif\u001b[39;00m is_fpgadataflow_node(node) \u001b[38;5;129;01mis\u001b[39;00m \u001b[38;5;28;01mTrue\u001b[39;00m:\n\u001b[0;32m---> 86\u001b[0m         \u001b[43m_codegen_single_node\u001b[49m\u001b[43m(\u001b[49m\u001b[43mnode\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mmodel\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;28;43mself\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mfpgapart\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[38;5;28;43mself\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mclk\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m     87\u001b[0m \u001b[38;5;28;01mreturn\u001b[39;00m (model, \u001b[38;5;28;01mFalse\u001b[39;00m)\n",
      "File \u001b[0;32m/scratch/mirzam/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:53\u001b[0m, in \u001b[0;36m_codegen_single_node\u001b[0;34m(node, model, fpgapart, clk)\u001b[0m\n\u001b[1;32m     51\u001b[0m     inst\u001b[38;5;241m.\u001b[39mset_nodeattr(\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mcode_gen_dir_ipgen\u001b[39m\u001b[38;5;124m\"\u001b[39m, code_gen_dir)\n\u001b[1;32m     52\u001b[0m     \u001b[38;5;66;03m# ensure that there is generated code inside the dir\u001b[39;00m\n\u001b[0;32m---> 53\u001b[0m     \u001b[43minst\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mcode_generation_ipgen\u001b[49m\u001b[43m(\u001b[49m\u001b[43mmodel\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mfpgapart\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mclk\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m     54\u001b[0m \u001b[38;5;28;01melse\u001b[39;00m:\n\u001b[1;32m     55\u001b[0m     warnings\u001b[38;5;241m.\u001b[39mwarn(\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mUsing pre-existing code for \u001b[39m\u001b[38;5;132;01m%s\u001b[39;00m\u001b[38;5;124m\"\u001b[39m \u001b[38;5;241m%\u001b[39m node\u001b[38;5;241m.\u001b[39mname)\n",
      "File \u001b[0;32m/scratch/mirzam/finn/src/finn/custom_op/fpgadataflow/convolutioninputgenerator_rtl.py:1171\u001b[0m, in \u001b[0;36mConvolutionInputGenerator_rtl.code_generation_ipgen\u001b[0;34m(self, model, fpgapart, clk)\u001b[0m\n\u001b[1;32m   1169\u001b[0m \u001b[38;5;28;01mdef\u001b[39;00m \u001b[38;5;21mcode_generation_ipgen\u001b[39m(\u001b[38;5;28mself\u001b[39m, model, fpgapart, clk):\n\u001b[1;32m   1170\u001b[0m \u001b[38;5;250m    \u001b[39m\u001b[38;5;124;03m\"\"\"Generates (System-)Verilog code for IP generation (instead of HLS code).\"\"\"\u001b[39;00m\n\u001b[0;32m-> 1171\u001b[0m     \u001b[38;5;28;43mself\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mgenerate_hdl\u001b[49m\u001b[43m(\u001b[49m\u001b[43m)\u001b[49m\n",
      "File \u001b[0;32m/scratch/mirzam/finn/src/finn/custom_op/fpgadataflow/convolutioninputgenerator_rtl.py:971\u001b[0m, in \u001b[0;36mConvolutionInputGenerator_rtl.generate_hdl\u001b[0;34m(self)\u001b[0m\n\u001b[1;32m    968\u001b[0m \u001b[38;5;28;01mdef\u001b[39;00m \u001b[38;5;21mgenerate_hdl\u001b[39m(\u001b[38;5;28mself\u001b[39m):\n\u001b[1;32m    969\u001b[0m \u001b[38;5;250m    \u001b[39m\u001b[38;5;124;03m\"\"\"Generates HDL code and wrapper for the IP, depending on required\u001b[39;00m\n\u001b[1;32m    970\u001b[0m \u001b[38;5;124;03m    implementation style.\"\"\"\u001b[39;00m\n\u001b[0;32m--> 971\u001b[0m     impl_style \u001b[38;5;241m=\u001b[39m \u001b[38;5;28;43mself\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mselect_impl_style\u001b[49m\u001b[43m(\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m    973\u001b[0m     \u001b[38;5;66;03m# prepare code generation by filling out dictionaries\u001b[39;00m\n\u001b[1;32m    974\u001b[0m     \u001b[38;5;28;01mif\u001b[39;00m impl_style \u001b[38;5;241m==\u001b[39m \u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mdefault\u001b[39m\u001b[38;5;124m\"\u001b[39m:\n",
      "File \u001b[0;32m/scratch/mirzam/finn/src/finn/custom_op/fpgadataflow/convolutioninputgenerator_rtl.py:950\u001b[0m, in \u001b[0;36mConvolutionInputGenerator_rtl.select_impl_style\u001b[0;34m(self)\u001b[0m\n\u001b[1;32m    942\u001b[0m \u001b[38;5;28;01massert\u001b[39;00m (\n\u001b[1;32m    943\u001b[0m     kernel_height \u001b[38;5;241m<\u001b[39m\u001b[38;5;241m=\u001b[39m ifm_dim_h\n\u001b[1;32m    944\u001b[0m     \u001b[38;5;129;01mand\u001b[39;00m kernel_width \u001b[38;5;241m<\u001b[39m\u001b[38;5;241m=\u001b[39m ifm_dim_w\n\u001b[1;32m    945\u001b[0m     \u001b[38;5;129;01mand\u001b[39;00m stride_h \u001b[38;5;241m<\u001b[39m\u001b[38;5;241m=\u001b[39m ifm_dim_h\n\u001b[1;32m    946\u001b[0m     \u001b[38;5;129;01mand\u001b[39;00m stride_w \u001b[38;5;241m<\u001b[39m\u001b[38;5;241m=\u001b[39m ifm_dim_w\n\u001b[1;32m    947\u001b[0m ), \u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mIllegal conv configuration: kernel or stride > FM dimension\u001b[39m\u001b[38;5;124m\"\u001b[39m\n\u001b[1;32m    949\u001b[0m \u001b[38;5;66;03m# init folding config\u001b[39;00m\n\u001b[0;32m--> 950\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m \u001b[38;5;28;43mself\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43mget_nodeattr\u001b[49m\u001b[43m(\u001b[49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[38;5;124;43mparallel_window\u001b[39;49m\u001b[38;5;124;43m\"\u001b[39;49m\u001b[43m)\u001b[49m:\n\u001b[1;32m    951\u001b[0m     \u001b[38;5;66;03m# mmv_in = M * 1\u001b[39;00m\n\u001b[1;32m    952\u001b[0m     mmv_out \u001b[38;5;241m=\u001b[39m M \u001b[38;5;241m*\u001b[39m k_h \u001b[38;5;241m*\u001b[39m k_w\n\u001b[1;32m    953\u001b[0m     \u001b[38;5;28;01massert\u001b[39;00m ifm_ch \u001b[38;5;241m==\u001b[39m simd, \u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mConstraint violated: SIMD must be equal to IFMChannels\u001b[39m\u001b[38;5;124m\"\u001b[39m\n",
      "File \u001b[0;32m/scratch/mirzam/finn/deps/qonnx/src/qonnx/custom_op/base.py:85\u001b[0m, in \u001b[0;36mCustomOp.get_nodeattr\u001b[0;34m(self, name)\u001b[0m\n\u001b[1;32m     83\u001b[0m         ret \u001b[38;5;241m=\u001b[39m [x \u001b[38;5;28;01mfor\u001b[39;00m x \u001b[38;5;129;01min\u001b[39;00m ret]\n\u001b[1;32m     84\u001b[0m     \u001b[38;5;28;01mif\u001b[39;00m allowed_values \u001b[38;5;129;01mis\u001b[39;00m \u001b[38;5;129;01mnot\u001b[39;00m \u001b[38;5;28;01mNone\u001b[39;00m:\n\u001b[0;32m---> 85\u001b[0m         \u001b[38;5;28;01massert\u001b[39;00m ret \u001b[38;5;129;01min\u001b[39;00m allowed_values, \u001b[38;5;124m\"\u001b[39m\u001b[38;5;132;01m%s\u001b[39;00m\u001b[38;5;124m = \u001b[39m\u001b[38;5;132;01m%s\u001b[39;00m\u001b[38;5;124m not in \u001b[39m\u001b[38;5;132;01m%s\u001b[39;00m\u001b[38;5;124m\"\u001b[39m \u001b[38;5;241m%\u001b[39m (\n\u001b[1;32m     86\u001b[0m             \u001b[38;5;28mstr\u001b[39m(name),\n\u001b[1;32m     87\u001b[0m             \u001b[38;5;28mstr\u001b[39m(ret),\n\u001b[1;32m     88\u001b[0m             \u001b[38;5;28mstr\u001b[39m(allowed_values),\n\u001b[1;32m     89\u001b[0m         )\n\u001b[1;32m     90\u001b[0m     \u001b[38;5;28;01mreturn\u001b[39;00m ret\n\u001b[1;32m     91\u001b[0m \u001b[38;5;28;01melse\u001b[39;00m:\n",
      "\u001b[0;31mAssertionError\u001b[0m: parallel_window = 2 not in {0, 1}"
     ]
    }
   ],
   "source": [
    "idt = DataType[\"UINT4\"]\n",
    "k = [2,2]\n",
    "ifm_dim= [3,3]\n",
    "ifm_ch = 4\n",
    "stride = [1,1]\n",
    "dilation = [1,1]\n",
    "dw = 1\n",
    "simd = 4\n",
    "parallel_window = 1\n",
    "m = 2\n",
    "flip = False\n",
    "\n",
    "in_dict, y_produced, y_expected = test_fpgadataflow_slidingwindow_rtl(idt, k, ifm_dim, ifm_ch, stride, dilation, dw, simd, parallel_window, m, flip)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "860f44db",
   "metadata": {},
   "source": [
    "SIMD=4, MMV=1"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "id": "b0c34782",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "array([[[[ 4., 12.,  7.,  8.],\n",
       "         [12., 11.,  8.,  4.],\n",
       "         [ 8., 13., 15., 15.]],\n",
       "\n",
       "        [[10., 12., 14.,  0.],\n",
       "         [13., 14., 14., 11.],\n",
       "         [ 3.,  7.,  1.,  6.]],\n",
       "\n",
       "        [[ 5.,  9.,  6.,  0.],\n",
       "         [13., 10.,  0.,  7.],\n",
       "         [ 6., 12.,  5.,  4.]]]], dtype=float32)"
      ]
     },
     "execution_count": 16,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "in_dict['inp']"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "id": "f55d6ac8",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "array([[[[ 0.,  0.,  0.,  0.,  4., 12.,  7.,  8., 10., 12., 14.,  0.,\n",
       "          13., 14., 14., 11.],\n",
       "         [ 4., 12.,  7.,  8., 12., 11.,  8.,  4., 13., 14., 14., 11.,\n",
       "           3.,  7.,  1.,  6.]],\n",
       "\n",
       "        [[ 8., 13., 15., 15., 10., 12., 14.,  0.,  5.,  9.,  6.,  0.,\n",
       "          13., 10.,  0.,  7.],\n",
       "         [10., 12., 14.,  0., 13., 14., 14., 11., 13., 10.,  0.,  7.,\n",
       "           6., 12.,  5.,  4.]]]], dtype=float32)"
      ]
     },
     "execution_count": 13,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "y_produced"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "id": "44fc3a38",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "array([[[[ 4., 12.,  7.,  8., 12., 11.,  8.,  4., 10., 12., 14.,  0.,\n",
       "          13., 14., 14., 11.],\n",
       "         [12., 11.,  8.,  4.,  8., 13., 15., 15., 13., 14., 14., 11.,\n",
       "           3.,  7.,  1.,  6.]],\n",
       "\n",
       "        [[10., 12., 14.,  0., 13., 14., 14., 11.,  5.,  9.,  6.,  0.,\n",
       "          13., 10.,  0.,  7.],\n",
       "         [13., 14., 14., 11.,  3.,  7.,  1.,  6., 13., 10.,  0.,  7.,\n",
       "           6., 12.,  5.,  4.]]]], dtype=float32)"
      ]
     },
     "execution_count": 19,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "y_expected"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ad9d30e1",
   "metadata": {},
   "source": [
    "SIMD=4, MMV=2"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "a46d769c",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.6"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
