INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/xilinx/lab1_resiter8/lab1_resiter8.srcs/sources_1/new/register8.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register8'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA/xilinx/lab1_resiter8/lab1_resiter8.srcs/sim_1/new/register8_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'register8_tb'
