<img align="right" src="../psi_logo.png">

***
# psi_common_spi_master_cfg

- VHDL source: [psi_common_spi_master_cfg.vhd](../../hdl/psi_common_spi_master_cfg.vhd)
- Testbench: [psi_common_spi_master_cfg_tb.vhd](../../testbench/psi_common_spi_master_cfg_tb/psi_common_spi_master_cfg_tb.vhd)

### Description

**This component allows enlarging dynamically the bit width of the transfer via MaxTransWidth_g generic statement and TransWidth input.**

The description here below is the same as *psi_common_spi_master*

This entity implements a simple SPI master. All common SPI settings are
settable to ensure the master can be configured for different
applications.

The clock and data phase is configurable according to the SPI standard
terminology described in the picture below:

<p align="center"><img src="ch10_1_fig23.png"> </p>
<p align="center"> CPOL and CPHA meaning </p>

For CPHA = 1, the sampling happens on the second edge (blue) and data is
applied on the first edge (red). For CPHA = 0 it is the opposite way.



### Generics

Generics            | Description
--------------------|---------------------------------------------------
**ClockDivider\_g** | Ratio between *Clk* and the *SpiSck* frequency
**MaxTransWidth\_g**| Maximum SPI Transfer width (bits per transfer)
**CsHighCycles\_g** | Minimal number of *Cs\_n* high cycles between two transfers
**SpiCPOL\_g**      | SPI clock polarity (see figure above)
**SpiCPHA\_g**      | SPI sampling edge configuration (see figure above)
**SlaveCnt\_g**     | Number of slaves to support (number of *Cs\_n* lines)
**LsbFirst\_g**     | **False** = MSB first transmission, **True** = LSB first transmission
**MosiIdleState\_g**| Idle state of the MOSI line

### Interfaces

Signal           | Direction | Width           | Description     
-----------------|-----------|-----------------|-----------------
 Clk             | Input     | 1               | Clock           
 Rst             | Input     | 1               | Reset (active high)
 Start           | Input     | 1               | A high pulse on this line starts the transfer. Note that starting a transaction is  only possible when *Busy* is low.
 Slave           | Input     | log2(SlaveCnt\_ g) | Slave number to access  
 Busy            | Output    | 1               | High during a transaction     
 Done            | Output    | 1               | Pulse that goes high for exactly one clock cycle after a transaction is done and *RdData* is valid        
 WrData          | Input     | *MaxTransWidth\_g* | Data to send to  slave. Sampled  during *Start = '1'*     
 TransWidth      | Input  	 | log2ceil(MaxTransWidth\_g)   | indicate the actual vector length to forward/receive
 RdData          | Output    | *MaxTransWidth\_g* | Data received from slave. Must be sampled during *Done = '1'* or *Busy = '0'*.          
 SpiSck          | Output    | 1               | SPI clock      
 SpiMosi         | Output    | 1               | SPI master to slave data signal         
 SpiMiso         | Input     | 1               | SPI slave to master data signal          
 SpiCs\_n        | Output    | *SlaveCnt\_g*   | SPI slave select signal (low active)


<p align="center"><img src="ch10_1_fig24.png"> </p>
<p align="center"> Parallel interface signal behavior </p>

***
[Index](../psi_common_index.md) **|** Previous: [Interfaces > axilite slave ipif](./ch10_6_axilite_slave_ipif.md) **|** Next: [Miscellaneous > delay](../ch11_misc/ch11_1_delay.md)
