// ****************************************************************************
// ****************************************************************************
// Copyright SoC Design Research Group, All rights reserved.
// Electronics and Telecommunications Research Institute (ETRI)
// 
// THESE DOCUMENTS CONTAIN CONFIDENTIAL INFORMATION AND KNOWLEDGE
// WHICH IS THE PROPERTY OF ETRI. NO PART OF THIS PUBLICATION IS
// TO BE USED FOR ANY OTHER PURPOSE, AND THESE ARE NOT TO BE
// REPRODUCED, COPIED, DISCLOSED, TRANSMITTED, STORED IN A RETRIEVAL
// SYSTEM OR TRANSLATED INTO ANY OTHER HUMAN OR COMPUTER LANGUAGE,
// IN ANY FORM, BY ANY MEANS, IN WHOLE OR IN PART, WITHOUT THE
// COMPLETE PRIOR WRITTEN PERMISSION OF ETRI.
// ****************************************************************************
// 2018-03-28
// Kyuseung Han (han@etri.re.kr)
// ****************************************************************************
// ****************************************************************************

#ifndef __SEC28_CONTROLLER_MEMORYMAP_H__
#define __SEC28_CONTROLLER_MEMORYMAP_H__

// sec28_controller
#define BW_MMAP_OFFSET_SEC28_CONTROLLER (3)
#define MMAP_SUBOFFSET_SEC28_CONTROLLER_ABG (0x0)
#define MMAP_SUBOFFSET_SEC28_CONTROLLER_PLL (0x4)

#define MMAP_OFFSET_SEC28_CONTROLLER_ABG (MMAP_SUBOFFSET_SEC28_CONTROLLER_ABG)
#define MMAP_OFFSET_SEC28_CONTROLLER_PLL (MMAP_SUBOFFSET_SEC28_CONTROLLER_PLL)

#endif