/**
 * \file IfxPort_bf.h
 * \brief
 * \copyright Copyright (c) 2024 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: MC_ACE_A3G_HSI_Ports/V0.2.2.1.0
 * Specification: latest @ 2024-03-02 instance sheet @ MC_A3G_HWDDSOC_FUNCTIONAL_INSTANCE_SHEET/V13.2.1.1.0
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Use of this file is subject to the terms of use agreed between (i) you or 
 * the company in which ordinary course of business you are acting and (ii) 
 * Infineon Technologies AG or its licensees. If and as long as no such 
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or 
 * organization obtaining a copy of the software and accompanying 
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the 
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_P_Registers_BitfieldsMask Bitfields mask and offset
 * \ingroup IfxSfr_P_Registers
 * 
 */
#ifndef IFXPORT_BF_H
#define IFXPORT_BF_H 1

/******************************************************************************/

/******************************************************************************/

/** \addtogroup IfxSfr_P_Registers_BitfieldsMask
 * \{  */
/** \brief Length for Ifx_P_ID_Bits.MOD_REV */
#define IFX_P_ID_MOD_REV_LEN (8u)

/** \brief Mask for Ifx_P_ID_Bits.MOD_REV */
#define IFX_P_ID_MOD_REV_MSK (0xffu)

/** \brief Offset for Ifx_P_ID_Bits.MOD_REV */
#define IFX_P_ID_MOD_REV_OFF (0u)

/** \brief Length for Ifx_P_ID_Bits.MOD_TYPE */
#define IFX_P_ID_MOD_TYPE_LEN (8u)

/** \brief Mask for Ifx_P_ID_Bits.MOD_TYPE */
#define IFX_P_ID_MOD_TYPE_MSK (0xffu)

/** \brief Offset for Ifx_P_ID_Bits.MOD_TYPE */
#define IFX_P_ID_MOD_TYPE_OFF (8u)

/** \brief Length for Ifx_P_ID_Bits.MOD_NUM */
#define IFX_P_ID_MOD_NUM_LEN (16u)

/** \brief Mask for Ifx_P_ID_Bits.MOD_NUM */
#define IFX_P_ID_MOD_NUM_MSK (0xffffu)

/** \brief Offset for Ifx_P_ID_Bits.MOD_NUM */
#define IFX_P_ID_MOD_NUM_OFF (16u)

/** \brief Length for Ifx_P_RST_CTRLA_Bits.KRST */
#define IFX_P_RST_CTRLA_KRST_LEN (1u)

/** \brief Mask for Ifx_P_RST_CTRLA_Bits.KRST */
#define IFX_P_RST_CTRLA_KRST_MSK (0x1u)

/** \brief Offset for Ifx_P_RST_CTRLA_Bits.KRST */
#define IFX_P_RST_CTRLA_KRST_OFF (0u)

/** \brief Length for Ifx_P_RST_CTRLA_Bits.GRSTEN0 */
#define IFX_P_RST_CTRLA_GRSTEN0_LEN (1u)

/** \brief Mask for Ifx_P_RST_CTRLA_Bits.GRSTEN0 */
#define IFX_P_RST_CTRLA_GRSTEN0_MSK (0x1u)

/** \brief Offset for Ifx_P_RST_CTRLA_Bits.GRSTEN0 */
#define IFX_P_RST_CTRLA_GRSTEN0_OFF (8u)

/** \brief Length for Ifx_P_RST_CTRLA_Bits.GRSTEN1 */
#define IFX_P_RST_CTRLA_GRSTEN1_LEN (1u)

/** \brief Mask for Ifx_P_RST_CTRLA_Bits.GRSTEN1 */
#define IFX_P_RST_CTRLA_GRSTEN1_MSK (0x1u)

/** \brief Offset for Ifx_P_RST_CTRLA_Bits.GRSTEN1 */
#define IFX_P_RST_CTRLA_GRSTEN1_OFF (9u)

/** \brief Length for Ifx_P_RST_CTRLA_Bits.GRSTEN2 */
#define IFX_P_RST_CTRLA_GRSTEN2_LEN (1u)

/** \brief Mask for Ifx_P_RST_CTRLA_Bits.GRSTEN2 */
#define IFX_P_RST_CTRLA_GRSTEN2_MSK (0x1u)

/** \brief Offset for Ifx_P_RST_CTRLA_Bits.GRSTEN2 */
#define IFX_P_RST_CTRLA_GRSTEN2_OFF (10u)

/** \brief Length for Ifx_P_RST_CTRLA_Bits.GRSTEN3 */
#define IFX_P_RST_CTRLA_GRSTEN3_LEN (1u)

/** \brief Mask for Ifx_P_RST_CTRLA_Bits.GRSTEN3 */
#define IFX_P_RST_CTRLA_GRSTEN3_MSK (0x1u)

/** \brief Offset for Ifx_P_RST_CTRLA_Bits.GRSTEN3 */
#define IFX_P_RST_CTRLA_GRSTEN3_OFF (11u)

/** \brief Length for Ifx_P_RST_CTRLB_Bits.KRST */
#define IFX_P_RST_CTRLB_KRST_LEN (1u)

/** \brief Mask for Ifx_P_RST_CTRLB_Bits.KRST */
#define IFX_P_RST_CTRLB_KRST_MSK (0x1u)

/** \brief Offset for Ifx_P_RST_CTRLB_Bits.KRST */
#define IFX_P_RST_CTRLB_KRST_OFF (0u)

/** \brief Length for Ifx_P_RST_CTRLB_Bits.STATCLR */
#define IFX_P_RST_CTRLB_STATCLR_LEN (1u)

/** \brief Mask for Ifx_P_RST_CTRLB_Bits.STATCLR */
#define IFX_P_RST_CTRLB_STATCLR_MSK (0x1u)

/** \brief Offset for Ifx_P_RST_CTRLB_Bits.STATCLR */
#define IFX_P_RST_CTRLB_STATCLR_OFF (31u)

/** \brief Length for Ifx_P_RST_STAT_Bits.KRST */
#define IFX_P_RST_STAT_KRST_LEN (1u)

/** \brief Mask for Ifx_P_RST_STAT_Bits.KRST */
#define IFX_P_RST_STAT_KRST_MSK (0x1u)

/** \brief Offset for Ifx_P_RST_STAT_Bits.KRST */
#define IFX_P_RST_STAT_KRST_OFF (0u)

/** \brief Length for Ifx_P_RST_STAT_Bits.GRST0 */
#define IFX_P_RST_STAT_GRST0_LEN (1u)

/** \brief Mask for Ifx_P_RST_STAT_Bits.GRST0 */
#define IFX_P_RST_STAT_GRST0_MSK (0x1u)

/** \brief Offset for Ifx_P_RST_STAT_Bits.GRST0 */
#define IFX_P_RST_STAT_GRST0_OFF (8u)

/** \brief Length for Ifx_P_RST_STAT_Bits.GRST1 */
#define IFX_P_RST_STAT_GRST1_LEN (1u)

/** \brief Mask for Ifx_P_RST_STAT_Bits.GRST1 */
#define IFX_P_RST_STAT_GRST1_MSK (0x1u)

/** \brief Offset for Ifx_P_RST_STAT_Bits.GRST1 */
#define IFX_P_RST_STAT_GRST1_OFF (9u)

/** \brief Length for Ifx_P_RST_STAT_Bits.GRST2 */
#define IFX_P_RST_STAT_GRST2_LEN (1u)

/** \brief Mask for Ifx_P_RST_STAT_Bits.GRST2 */
#define IFX_P_RST_STAT_GRST2_MSK (0x1u)

/** \brief Offset for Ifx_P_RST_STAT_Bits.GRST2 */
#define IFX_P_RST_STAT_GRST2_OFF (10u)

/** \brief Length for Ifx_P_RST_STAT_Bits.GRST3 */
#define IFX_P_RST_STAT_GRST3_LEN (1u)

/** \brief Mask for Ifx_P_RST_STAT_Bits.GRST3 */
#define IFX_P_RST_STAT_GRST3_MSK (0x1u)

/** \brief Offset for Ifx_P_RST_STAT_Bits.GRST3 */
#define IFX_P_RST_STAT_GRST3_OFF (11u)

/** \brief Length for Ifx_P_WKEN_Bits.WKEN0 */
#define IFX_P_WKEN_WKEN0_LEN (1u)

/** \brief Mask for Ifx_P_WKEN_Bits.WKEN0 */
#define IFX_P_WKEN_WKEN0_MSK (0x1u)

/** \brief Offset for Ifx_P_WKEN_Bits.WKEN0 */
#define IFX_P_WKEN_WKEN0_OFF (0u)

/** \brief Length for Ifx_P_WKEN_Bits.WKEN1 */
#define IFX_P_WKEN_WKEN1_LEN (1u)

/** \brief Mask for Ifx_P_WKEN_Bits.WKEN1 */
#define IFX_P_WKEN_WKEN1_MSK (0x1u)

/** \brief Offset for Ifx_P_WKEN_Bits.WKEN1 */
#define IFX_P_WKEN_WKEN1_OFF (1u)

/** \brief Length for Ifx_P_WKEN_Bits.WKEN2 */
#define IFX_P_WKEN_WKEN2_LEN (1u)

/** \brief Mask for Ifx_P_WKEN_Bits.WKEN2 */
#define IFX_P_WKEN_WKEN2_MSK (0x1u)

/** \brief Offset for Ifx_P_WKEN_Bits.WKEN2 */
#define IFX_P_WKEN_WKEN2_OFF (2u)

/** \brief Length for Ifx_P_WKEN_Bits.WKEN3 */
#define IFX_P_WKEN_WKEN3_LEN (1u)

/** \brief Mask for Ifx_P_WKEN_Bits.WKEN3 */
#define IFX_P_WKEN_WKEN3_MSK (0x1u)

/** \brief Offset for Ifx_P_WKEN_Bits.WKEN3 */
#define IFX_P_WKEN_WKEN3_OFF (3u)

/** \brief Length for Ifx_P_WKEN_Bits.WKEN4 */
#define IFX_P_WKEN_WKEN4_LEN (1u)

/** \brief Mask for Ifx_P_WKEN_Bits.WKEN4 */
#define IFX_P_WKEN_WKEN4_MSK (0x1u)

/** \brief Offset for Ifx_P_WKEN_Bits.WKEN4 */
#define IFX_P_WKEN_WKEN4_OFF (4u)

/** \brief Length for Ifx_P_WKEN_Bits.WKEN5 */
#define IFX_P_WKEN_WKEN5_LEN (1u)

/** \brief Mask for Ifx_P_WKEN_Bits.WKEN5 */
#define IFX_P_WKEN_WKEN5_MSK (0x1u)

/** \brief Offset for Ifx_P_WKEN_Bits.WKEN5 */
#define IFX_P_WKEN_WKEN5_OFF (5u)

/** \brief Length for Ifx_P_WKEN_Bits.WKEN6 */
#define IFX_P_WKEN_WKEN6_LEN (1u)

/** \brief Mask for Ifx_P_WKEN_Bits.WKEN6 */
#define IFX_P_WKEN_WKEN6_MSK (0x1u)

/** \brief Offset for Ifx_P_WKEN_Bits.WKEN6 */
#define IFX_P_WKEN_WKEN6_OFF (6u)

/** \brief Length for Ifx_P_WKEN_Bits.WKEN7 */
#define IFX_P_WKEN_WKEN7_LEN (1u)

/** \brief Mask for Ifx_P_WKEN_Bits.WKEN7 */
#define IFX_P_WKEN_WKEN7_MSK (0x1u)

/** \brief Offset for Ifx_P_WKEN_Bits.WKEN7 */
#define IFX_P_WKEN_WKEN7_OFF (7u)

/** \brief Length for Ifx_P_WKEN_Bits.WKEN8 */
#define IFX_P_WKEN_WKEN8_LEN (1u)

/** \brief Mask for Ifx_P_WKEN_Bits.WKEN8 */
#define IFX_P_WKEN_WKEN8_MSK (0x1u)

/** \brief Offset for Ifx_P_WKEN_Bits.WKEN8 */
#define IFX_P_WKEN_WKEN8_OFF (8u)

/** \brief Length for Ifx_P_WKEN_Bits.WKEN9 */
#define IFX_P_WKEN_WKEN9_LEN (1u)

/** \brief Mask for Ifx_P_WKEN_Bits.WKEN9 */
#define IFX_P_WKEN_WKEN9_MSK (0x1u)

/** \brief Offset for Ifx_P_WKEN_Bits.WKEN9 */
#define IFX_P_WKEN_WKEN9_OFF (9u)

/** \brief Length for Ifx_P_WKEN_Bits.WKEN10 */
#define IFX_P_WKEN_WKEN10_LEN (1u)

/** \brief Mask for Ifx_P_WKEN_Bits.WKEN10 */
#define IFX_P_WKEN_WKEN10_MSK (0x1u)

/** \brief Offset for Ifx_P_WKEN_Bits.WKEN10 */
#define IFX_P_WKEN_WKEN10_OFF (10u)

/** \brief Length for Ifx_P_WKEN_Bits.WKEN11 */
#define IFX_P_WKEN_WKEN11_LEN (1u)

/** \brief Mask for Ifx_P_WKEN_Bits.WKEN11 */
#define IFX_P_WKEN_WKEN11_MSK (0x1u)

/** \brief Offset for Ifx_P_WKEN_Bits.WKEN11 */
#define IFX_P_WKEN_WKEN11_OFF (11u)

/** \brief Length for Ifx_P_WKEN_Bits.WKEN12 */
#define IFX_P_WKEN_WKEN12_LEN (1u)

/** \brief Mask for Ifx_P_WKEN_Bits.WKEN12 */
#define IFX_P_WKEN_WKEN12_MSK (0x1u)

/** \brief Offset for Ifx_P_WKEN_Bits.WKEN12 */
#define IFX_P_WKEN_WKEN12_OFF (12u)

/** \brief Length for Ifx_P_WKEN_Bits.WKEN13 */
#define IFX_P_WKEN_WKEN13_LEN (1u)

/** \brief Mask for Ifx_P_WKEN_Bits.WKEN13 */
#define IFX_P_WKEN_WKEN13_MSK (0x1u)

/** \brief Offset for Ifx_P_WKEN_Bits.WKEN13 */
#define IFX_P_WKEN_WKEN13_OFF (13u)

/** \brief Length for Ifx_P_WKEN_Bits.WKEN14 */
#define IFX_P_WKEN_WKEN14_LEN (1u)

/** \brief Mask for Ifx_P_WKEN_Bits.WKEN14 */
#define IFX_P_WKEN_WKEN14_MSK (0x1u)

/** \brief Offset for Ifx_P_WKEN_Bits.WKEN14 */
#define IFX_P_WKEN_WKEN14_OFF (14u)

/** \brief Length for Ifx_P_WKEN_Bits.WKEN15 */
#define IFX_P_WKEN_WKEN15_LEN (1u)

/** \brief Mask for Ifx_P_WKEN_Bits.WKEN15 */
#define IFX_P_WKEN_WKEN15_MSK (0x1u)

/** \brief Offset for Ifx_P_WKEN_Bits.WKEN15 */
#define IFX_P_WKEN_WKEN15_OFF (15u)

/** \brief Length for Ifx_P_WKSTS_Bits.WKSTS0 */
#define IFX_P_WKSTS_WKSTS0_LEN (1u)

/** \brief Mask for Ifx_P_WKSTS_Bits.WKSTS0 */
#define IFX_P_WKSTS_WKSTS0_MSK (0x1u)

/** \brief Offset for Ifx_P_WKSTS_Bits.WKSTS0 */
#define IFX_P_WKSTS_WKSTS0_OFF (0u)

/** \brief Length for Ifx_P_WKSTS_Bits.WKSTS1 */
#define IFX_P_WKSTS_WKSTS1_LEN (1u)

/** \brief Mask for Ifx_P_WKSTS_Bits.WKSTS1 */
#define IFX_P_WKSTS_WKSTS1_MSK (0x1u)

/** \brief Offset for Ifx_P_WKSTS_Bits.WKSTS1 */
#define IFX_P_WKSTS_WKSTS1_OFF (1u)

/** \brief Length for Ifx_P_WKSTS_Bits.WKSTS2 */
#define IFX_P_WKSTS_WKSTS2_LEN (1u)

/** \brief Mask for Ifx_P_WKSTS_Bits.WKSTS2 */
#define IFX_P_WKSTS_WKSTS2_MSK (0x1u)

/** \brief Offset for Ifx_P_WKSTS_Bits.WKSTS2 */
#define IFX_P_WKSTS_WKSTS2_OFF (2u)

/** \brief Length for Ifx_P_WKSTS_Bits.WKSTS3 */
#define IFX_P_WKSTS_WKSTS3_LEN (1u)

/** \brief Mask for Ifx_P_WKSTS_Bits.WKSTS3 */
#define IFX_P_WKSTS_WKSTS3_MSK (0x1u)

/** \brief Offset for Ifx_P_WKSTS_Bits.WKSTS3 */
#define IFX_P_WKSTS_WKSTS3_OFF (3u)

/** \brief Length for Ifx_P_WKSTS_Bits.WKSTS4 */
#define IFX_P_WKSTS_WKSTS4_LEN (1u)

/** \brief Mask for Ifx_P_WKSTS_Bits.WKSTS4 */
#define IFX_P_WKSTS_WKSTS4_MSK (0x1u)

/** \brief Offset for Ifx_P_WKSTS_Bits.WKSTS4 */
#define IFX_P_WKSTS_WKSTS4_OFF (4u)

/** \brief Length for Ifx_P_WKSTS_Bits.WKSTS5 */
#define IFX_P_WKSTS_WKSTS5_LEN (1u)

/** \brief Mask for Ifx_P_WKSTS_Bits.WKSTS5 */
#define IFX_P_WKSTS_WKSTS5_MSK (0x1u)

/** \brief Offset for Ifx_P_WKSTS_Bits.WKSTS5 */
#define IFX_P_WKSTS_WKSTS5_OFF (5u)

/** \brief Length for Ifx_P_WKSTS_Bits.WKSTS6 */
#define IFX_P_WKSTS_WKSTS6_LEN (1u)

/** \brief Mask for Ifx_P_WKSTS_Bits.WKSTS6 */
#define IFX_P_WKSTS_WKSTS6_MSK (0x1u)

/** \brief Offset for Ifx_P_WKSTS_Bits.WKSTS6 */
#define IFX_P_WKSTS_WKSTS6_OFF (6u)

/** \brief Length for Ifx_P_WKSTS_Bits.WKSTS7 */
#define IFX_P_WKSTS_WKSTS7_LEN (1u)

/** \brief Mask for Ifx_P_WKSTS_Bits.WKSTS7 */
#define IFX_P_WKSTS_WKSTS7_MSK (0x1u)

/** \brief Offset for Ifx_P_WKSTS_Bits.WKSTS7 */
#define IFX_P_WKSTS_WKSTS7_OFF (7u)

/** \brief Length for Ifx_P_WKSTS_Bits.WKSTS8 */
#define IFX_P_WKSTS_WKSTS8_LEN (1u)

/** \brief Mask for Ifx_P_WKSTS_Bits.WKSTS8 */
#define IFX_P_WKSTS_WKSTS8_MSK (0x1u)

/** \brief Offset for Ifx_P_WKSTS_Bits.WKSTS8 */
#define IFX_P_WKSTS_WKSTS8_OFF (8u)

/** \brief Length for Ifx_P_WKSTS_Bits.WKSTS9 */
#define IFX_P_WKSTS_WKSTS9_LEN (1u)

/** \brief Mask for Ifx_P_WKSTS_Bits.WKSTS9 */
#define IFX_P_WKSTS_WKSTS9_MSK (0x1u)

/** \brief Offset for Ifx_P_WKSTS_Bits.WKSTS9 */
#define IFX_P_WKSTS_WKSTS9_OFF (9u)

/** \brief Length for Ifx_P_WKSTS_Bits.WKSTS10 */
#define IFX_P_WKSTS_WKSTS10_LEN (1u)

/** \brief Mask for Ifx_P_WKSTS_Bits.WKSTS10 */
#define IFX_P_WKSTS_WKSTS10_MSK (0x1u)

/** \brief Offset for Ifx_P_WKSTS_Bits.WKSTS10 */
#define IFX_P_WKSTS_WKSTS10_OFF (10u)

/** \brief Length for Ifx_P_WKSTS_Bits.WKSTS11 */
#define IFX_P_WKSTS_WKSTS11_LEN (1u)

/** \brief Mask for Ifx_P_WKSTS_Bits.WKSTS11 */
#define IFX_P_WKSTS_WKSTS11_MSK (0x1u)

/** \brief Offset for Ifx_P_WKSTS_Bits.WKSTS11 */
#define IFX_P_WKSTS_WKSTS11_OFF (11u)

/** \brief Length for Ifx_P_WKSTS_Bits.WKSTS12 */
#define IFX_P_WKSTS_WKSTS12_LEN (1u)

/** \brief Mask for Ifx_P_WKSTS_Bits.WKSTS12 */
#define IFX_P_WKSTS_WKSTS12_MSK (0x1u)

/** \brief Offset for Ifx_P_WKSTS_Bits.WKSTS12 */
#define IFX_P_WKSTS_WKSTS12_OFF (12u)

/** \brief Length for Ifx_P_WKSTS_Bits.WKSTS13 */
#define IFX_P_WKSTS_WKSTS13_LEN (1u)

/** \brief Mask for Ifx_P_WKSTS_Bits.WKSTS13 */
#define IFX_P_WKSTS_WKSTS13_MSK (0x1u)

/** \brief Offset for Ifx_P_WKSTS_Bits.WKSTS13 */
#define IFX_P_WKSTS_WKSTS13_OFF (13u)

/** \brief Length for Ifx_P_WKSTS_Bits.WKSTS14 */
#define IFX_P_WKSTS_WKSTS14_LEN (1u)

/** \brief Mask for Ifx_P_WKSTS_Bits.WKSTS14 */
#define IFX_P_WKSTS_WKSTS14_MSK (0x1u)

/** \brief Offset for Ifx_P_WKSTS_Bits.WKSTS14 */
#define IFX_P_WKSTS_WKSTS14_OFF (14u)

/** \brief Length for Ifx_P_WKSTS_Bits.WKSTS15 */
#define IFX_P_WKSTS_WKSTS15_LEN (1u)

/** \brief Mask for Ifx_P_WKSTS_Bits.WKSTS15 */
#define IFX_P_WKSTS_WKSTS15_MSK (0x1u)

/** \brief Offset for Ifx_P_WKSTS_Bits.WKSTS15 */
#define IFX_P_WKSTS_WKSTS15_OFF (15u)

/** \brief Length for Ifx_P_WKENSTS_Bits.WKENS0 */
#define IFX_P_WKENSTS_WKENS0_LEN (1u)

/** \brief Mask for Ifx_P_WKENSTS_Bits.WKENS0 */
#define IFX_P_WKENSTS_WKENS0_MSK (0x1u)

/** \brief Offset for Ifx_P_WKENSTS_Bits.WKENS0 */
#define IFX_P_WKENSTS_WKENS0_OFF (0u)

/** \brief Length for Ifx_P_WKENSTS_Bits.WKENS1 */
#define IFX_P_WKENSTS_WKENS1_LEN (1u)

/** \brief Mask for Ifx_P_WKENSTS_Bits.WKENS1 */
#define IFX_P_WKENSTS_WKENS1_MSK (0x1u)

/** \brief Offset for Ifx_P_WKENSTS_Bits.WKENS1 */
#define IFX_P_WKENSTS_WKENS1_OFF (1u)

/** \brief Length for Ifx_P_WKENSTS_Bits.WKENS2 */
#define IFX_P_WKENSTS_WKENS2_LEN (1u)

/** \brief Mask for Ifx_P_WKENSTS_Bits.WKENS2 */
#define IFX_P_WKENSTS_WKENS2_MSK (0x1u)

/** \brief Offset for Ifx_P_WKENSTS_Bits.WKENS2 */
#define IFX_P_WKENSTS_WKENS2_OFF (2u)

/** \brief Length for Ifx_P_WKENSTS_Bits.WKENS3 */
#define IFX_P_WKENSTS_WKENS3_LEN (1u)

/** \brief Mask for Ifx_P_WKENSTS_Bits.WKENS3 */
#define IFX_P_WKENSTS_WKENS3_MSK (0x1u)

/** \brief Offset for Ifx_P_WKENSTS_Bits.WKENS3 */
#define IFX_P_WKENSTS_WKENS3_OFF (3u)

/** \brief Length for Ifx_P_WKENSTS_Bits.WKENS4 */
#define IFX_P_WKENSTS_WKENS4_LEN (1u)

/** \brief Mask for Ifx_P_WKENSTS_Bits.WKENS4 */
#define IFX_P_WKENSTS_WKENS4_MSK (0x1u)

/** \brief Offset for Ifx_P_WKENSTS_Bits.WKENS4 */
#define IFX_P_WKENSTS_WKENS4_OFF (4u)

/** \brief Length for Ifx_P_WKENSTS_Bits.WKENS5 */
#define IFX_P_WKENSTS_WKENS5_LEN (1u)

/** \brief Mask for Ifx_P_WKENSTS_Bits.WKENS5 */
#define IFX_P_WKENSTS_WKENS5_MSK (0x1u)

/** \brief Offset for Ifx_P_WKENSTS_Bits.WKENS5 */
#define IFX_P_WKENSTS_WKENS5_OFF (5u)

/** \brief Length for Ifx_P_WKENSTS_Bits.WKENS6 */
#define IFX_P_WKENSTS_WKENS6_LEN (1u)

/** \brief Mask for Ifx_P_WKENSTS_Bits.WKENS6 */
#define IFX_P_WKENSTS_WKENS6_MSK (0x1u)

/** \brief Offset for Ifx_P_WKENSTS_Bits.WKENS6 */
#define IFX_P_WKENSTS_WKENS6_OFF (6u)

/** \brief Length for Ifx_P_WKENSTS_Bits.WKENS7 */
#define IFX_P_WKENSTS_WKENS7_LEN (1u)

/** \brief Mask for Ifx_P_WKENSTS_Bits.WKENS7 */
#define IFX_P_WKENSTS_WKENS7_MSK (0x1u)

/** \brief Offset for Ifx_P_WKENSTS_Bits.WKENS7 */
#define IFX_P_WKENSTS_WKENS7_OFF (7u)

/** \brief Length for Ifx_P_WKENSTS_Bits.WKENS8 */
#define IFX_P_WKENSTS_WKENS8_LEN (1u)

/** \brief Mask for Ifx_P_WKENSTS_Bits.WKENS8 */
#define IFX_P_WKENSTS_WKENS8_MSK (0x1u)

/** \brief Offset for Ifx_P_WKENSTS_Bits.WKENS8 */
#define IFX_P_WKENSTS_WKENS8_OFF (8u)

/** \brief Length for Ifx_P_WKENSTS_Bits.WKENS9 */
#define IFX_P_WKENSTS_WKENS9_LEN (1u)

/** \brief Mask for Ifx_P_WKENSTS_Bits.WKENS9 */
#define IFX_P_WKENSTS_WKENS9_MSK (0x1u)

/** \brief Offset for Ifx_P_WKENSTS_Bits.WKENS9 */
#define IFX_P_WKENSTS_WKENS9_OFF (9u)

/** \brief Length for Ifx_P_WKENSTS_Bits.WKENS10 */
#define IFX_P_WKENSTS_WKENS10_LEN (1u)

/** \brief Mask for Ifx_P_WKENSTS_Bits.WKENS10 */
#define IFX_P_WKENSTS_WKENS10_MSK (0x1u)

/** \brief Offset for Ifx_P_WKENSTS_Bits.WKENS10 */
#define IFX_P_WKENSTS_WKENS10_OFF (10u)

/** \brief Length for Ifx_P_WKENSTS_Bits.WKENS11 */
#define IFX_P_WKENSTS_WKENS11_LEN (1u)

/** \brief Mask for Ifx_P_WKENSTS_Bits.WKENS11 */
#define IFX_P_WKENSTS_WKENS11_MSK (0x1u)

/** \brief Offset for Ifx_P_WKENSTS_Bits.WKENS11 */
#define IFX_P_WKENSTS_WKENS11_OFF (11u)

/** \brief Length for Ifx_P_WKENSTS_Bits.WKENS12 */
#define IFX_P_WKENSTS_WKENS12_LEN (1u)

/** \brief Mask for Ifx_P_WKENSTS_Bits.WKENS12 */
#define IFX_P_WKENSTS_WKENS12_MSK (0x1u)

/** \brief Offset for Ifx_P_WKENSTS_Bits.WKENS12 */
#define IFX_P_WKENSTS_WKENS12_OFF (12u)

/** \brief Length for Ifx_P_WKENSTS_Bits.WKENS13 */
#define IFX_P_WKENSTS_WKENS13_LEN (1u)

/** \brief Mask for Ifx_P_WKENSTS_Bits.WKENS13 */
#define IFX_P_WKENSTS_WKENS13_MSK (0x1u)

/** \brief Offset for Ifx_P_WKENSTS_Bits.WKENS13 */
#define IFX_P_WKENSTS_WKENS13_OFF (13u)

/** \brief Length for Ifx_P_WKENSTS_Bits.WKENS14 */
#define IFX_P_WKENSTS_WKENS14_LEN (1u)

/** \brief Mask for Ifx_P_WKENSTS_Bits.WKENS14 */
#define IFX_P_WKENSTS_WKENS14_MSK (0x1u)

/** \brief Offset for Ifx_P_WKENSTS_Bits.WKENS14 */
#define IFX_P_WKENSTS_WKENS14_OFF (14u)

/** \brief Length for Ifx_P_WKENSTS_Bits.WKENS15 */
#define IFX_P_WKENSTS_WKENS15_LEN (1u)

/** \brief Mask for Ifx_P_WKENSTS_Bits.WKENS15 */
#define IFX_P_WKENSTS_WKENS15_MSK (0x1u)

/** \brief Offset for Ifx_P_WKENSTS_Bits.WKENS15 */
#define IFX_P_WKENSTS_WKENS15_OFF (15u)

/** \brief Length for Ifx_P_WKENSTSCLR_Bits.WKENSC0 */
#define IFX_P_WKENSTSCLR_WKENSC0_LEN (1u)

/** \brief Mask for Ifx_P_WKENSTSCLR_Bits.WKENSC0 */
#define IFX_P_WKENSTSCLR_WKENSC0_MSK (0x1u)

/** \brief Offset for Ifx_P_WKENSTSCLR_Bits.WKENSC0 */
#define IFX_P_WKENSTSCLR_WKENSC0_OFF (0u)

/** \brief Length for Ifx_P_WKENSTSCLR_Bits.WKENSC1 */
#define IFX_P_WKENSTSCLR_WKENSC1_LEN (1u)

/** \brief Mask for Ifx_P_WKENSTSCLR_Bits.WKENSC1 */
#define IFX_P_WKENSTSCLR_WKENSC1_MSK (0x1u)

/** \brief Offset for Ifx_P_WKENSTSCLR_Bits.WKENSC1 */
#define IFX_P_WKENSTSCLR_WKENSC1_OFF (1u)

/** \brief Length for Ifx_P_WKENSTSCLR_Bits.WKENSC2 */
#define IFX_P_WKENSTSCLR_WKENSC2_LEN (1u)

/** \brief Mask for Ifx_P_WKENSTSCLR_Bits.WKENSC2 */
#define IFX_P_WKENSTSCLR_WKENSC2_MSK (0x1u)

/** \brief Offset for Ifx_P_WKENSTSCLR_Bits.WKENSC2 */
#define IFX_P_WKENSTSCLR_WKENSC2_OFF (2u)

/** \brief Length for Ifx_P_WKENSTSCLR_Bits.WKENSC3 */
#define IFX_P_WKENSTSCLR_WKENSC3_LEN (1u)

/** \brief Mask for Ifx_P_WKENSTSCLR_Bits.WKENSC3 */
#define IFX_P_WKENSTSCLR_WKENSC3_MSK (0x1u)

/** \brief Offset for Ifx_P_WKENSTSCLR_Bits.WKENSC3 */
#define IFX_P_WKENSTSCLR_WKENSC3_OFF (3u)

/** \brief Length for Ifx_P_WKENSTSCLR_Bits.WKENSC4 */
#define IFX_P_WKENSTSCLR_WKENSC4_LEN (1u)

/** \brief Mask for Ifx_P_WKENSTSCLR_Bits.WKENSC4 */
#define IFX_P_WKENSTSCLR_WKENSC4_MSK (0x1u)

/** \brief Offset for Ifx_P_WKENSTSCLR_Bits.WKENSC4 */
#define IFX_P_WKENSTSCLR_WKENSC4_OFF (4u)

/** \brief Length for Ifx_P_WKENSTSCLR_Bits.WKENSC5 */
#define IFX_P_WKENSTSCLR_WKENSC5_LEN (1u)

/** \brief Mask for Ifx_P_WKENSTSCLR_Bits.WKENSC5 */
#define IFX_P_WKENSTSCLR_WKENSC5_MSK (0x1u)

/** \brief Offset for Ifx_P_WKENSTSCLR_Bits.WKENSC5 */
#define IFX_P_WKENSTSCLR_WKENSC5_OFF (5u)

/** \brief Length for Ifx_P_WKENSTSCLR_Bits.WKENSC6 */
#define IFX_P_WKENSTSCLR_WKENSC6_LEN (1u)

/** \brief Mask for Ifx_P_WKENSTSCLR_Bits.WKENSC6 */
#define IFX_P_WKENSTSCLR_WKENSC6_MSK (0x1u)

/** \brief Offset for Ifx_P_WKENSTSCLR_Bits.WKENSC6 */
#define IFX_P_WKENSTSCLR_WKENSC6_OFF (6u)

/** \brief Length for Ifx_P_WKENSTSCLR_Bits.WKENSC7 */
#define IFX_P_WKENSTSCLR_WKENSC7_LEN (1u)

/** \brief Mask for Ifx_P_WKENSTSCLR_Bits.WKENSC7 */
#define IFX_P_WKENSTSCLR_WKENSC7_MSK (0x1u)

/** \brief Offset for Ifx_P_WKENSTSCLR_Bits.WKENSC7 */
#define IFX_P_WKENSTSCLR_WKENSC7_OFF (7u)

/** \brief Length for Ifx_P_WKENSTSCLR_Bits.WKENSC8 */
#define IFX_P_WKENSTSCLR_WKENSC8_LEN (1u)

/** \brief Mask for Ifx_P_WKENSTSCLR_Bits.WKENSC8 */
#define IFX_P_WKENSTSCLR_WKENSC8_MSK (0x1u)

/** \brief Offset for Ifx_P_WKENSTSCLR_Bits.WKENSC8 */
#define IFX_P_WKENSTSCLR_WKENSC8_OFF (8u)

/** \brief Length for Ifx_P_WKENSTSCLR_Bits.WKENSC9 */
#define IFX_P_WKENSTSCLR_WKENSC9_LEN (1u)

/** \brief Mask for Ifx_P_WKENSTSCLR_Bits.WKENSC9 */
#define IFX_P_WKENSTSCLR_WKENSC9_MSK (0x1u)

/** \brief Offset for Ifx_P_WKENSTSCLR_Bits.WKENSC9 */
#define IFX_P_WKENSTSCLR_WKENSC9_OFF (9u)

/** \brief Length for Ifx_P_WKENSTSCLR_Bits.WKENSC10 */
#define IFX_P_WKENSTSCLR_WKENSC10_LEN (1u)

/** \brief Mask for Ifx_P_WKENSTSCLR_Bits.WKENSC10 */
#define IFX_P_WKENSTSCLR_WKENSC10_MSK (0x1u)

/** \brief Offset for Ifx_P_WKENSTSCLR_Bits.WKENSC10 */
#define IFX_P_WKENSTSCLR_WKENSC10_OFF (10u)

/** \brief Length for Ifx_P_WKENSTSCLR_Bits.WKENSC11 */
#define IFX_P_WKENSTSCLR_WKENSC11_LEN (1u)

/** \brief Mask for Ifx_P_WKENSTSCLR_Bits.WKENSC11 */
#define IFX_P_WKENSTSCLR_WKENSC11_MSK (0x1u)

/** \brief Offset for Ifx_P_WKENSTSCLR_Bits.WKENSC11 */
#define IFX_P_WKENSTSCLR_WKENSC11_OFF (11u)

/** \brief Length for Ifx_P_WKENSTSCLR_Bits.WKENSC12 */
#define IFX_P_WKENSTSCLR_WKENSC12_LEN (1u)

/** \brief Mask for Ifx_P_WKENSTSCLR_Bits.WKENSC12 */
#define IFX_P_WKENSTSCLR_WKENSC12_MSK (0x1u)

/** \brief Offset for Ifx_P_WKENSTSCLR_Bits.WKENSC12 */
#define IFX_P_WKENSTSCLR_WKENSC12_OFF (12u)

/** \brief Length for Ifx_P_WKENSTSCLR_Bits.WKENSC13 */
#define IFX_P_WKENSTSCLR_WKENSC13_LEN (1u)

/** \brief Mask for Ifx_P_WKENSTSCLR_Bits.WKENSC13 */
#define IFX_P_WKENSTSCLR_WKENSC13_MSK (0x1u)

/** \brief Offset for Ifx_P_WKENSTSCLR_Bits.WKENSC13 */
#define IFX_P_WKENSTSCLR_WKENSC13_OFF (13u)

/** \brief Length for Ifx_P_WKENSTSCLR_Bits.WKENSC14 */
#define IFX_P_WKENSTSCLR_WKENSC14_LEN (1u)

/** \brief Mask for Ifx_P_WKENSTSCLR_Bits.WKENSC14 */
#define IFX_P_WKENSTSCLR_WKENSC14_MSK (0x1u)

/** \brief Offset for Ifx_P_WKENSTSCLR_Bits.WKENSC14 */
#define IFX_P_WKENSTSCLR_WKENSC14_OFF (14u)

/** \brief Length for Ifx_P_WKENSTSCLR_Bits.WKENSC15 */
#define IFX_P_WKENSTSCLR_WKENSC15_LEN (1u)

/** \brief Mask for Ifx_P_WKENSTSCLR_Bits.WKENSC15 */
#define IFX_P_WKENSTSCLR_WKENSC15_MSK (0x1u)

/** \brief Offset for Ifx_P_WKENSTSCLR_Bits.WKENSC15 */
#define IFX_P_WKENSTSCLR_WKENSC15_OFF (15u)

/** \brief Length for Ifx_P_OUT_Bits.P0 */
#define IFX_P_OUT_P0_LEN (1u)

/** \brief Mask for Ifx_P_OUT_Bits.P0 */
#define IFX_P_OUT_P0_MSK (0x1u)

/** \brief Offset for Ifx_P_OUT_Bits.P0 */
#define IFX_P_OUT_P0_OFF (0u)

/** \brief Length for Ifx_P_OUT_Bits.P1 */
#define IFX_P_OUT_P1_LEN (1u)

/** \brief Mask for Ifx_P_OUT_Bits.P1 */
#define IFX_P_OUT_P1_MSK (0x1u)

/** \brief Offset for Ifx_P_OUT_Bits.P1 */
#define IFX_P_OUT_P1_OFF (1u)

/** \brief Length for Ifx_P_OUT_Bits.P2 */
#define IFX_P_OUT_P2_LEN (1u)

/** \brief Mask for Ifx_P_OUT_Bits.P2 */
#define IFX_P_OUT_P2_MSK (0x1u)

/** \brief Offset for Ifx_P_OUT_Bits.P2 */
#define IFX_P_OUT_P2_OFF (2u)

/** \brief Length for Ifx_P_OUT_Bits.P3 */
#define IFX_P_OUT_P3_LEN (1u)

/** \brief Mask for Ifx_P_OUT_Bits.P3 */
#define IFX_P_OUT_P3_MSK (0x1u)

/** \brief Offset for Ifx_P_OUT_Bits.P3 */
#define IFX_P_OUT_P3_OFF (3u)

/** \brief Length for Ifx_P_OUT_Bits.P4 */
#define IFX_P_OUT_P4_LEN (1u)

/** \brief Mask for Ifx_P_OUT_Bits.P4 */
#define IFX_P_OUT_P4_MSK (0x1u)

/** \brief Offset for Ifx_P_OUT_Bits.P4 */
#define IFX_P_OUT_P4_OFF (4u)

/** \brief Length for Ifx_P_OUT_Bits.P5 */
#define IFX_P_OUT_P5_LEN (1u)

/** \brief Mask for Ifx_P_OUT_Bits.P5 */
#define IFX_P_OUT_P5_MSK (0x1u)

/** \brief Offset for Ifx_P_OUT_Bits.P5 */
#define IFX_P_OUT_P5_OFF (5u)

/** \brief Length for Ifx_P_OUT_Bits.P6 */
#define IFX_P_OUT_P6_LEN (1u)

/** \brief Mask for Ifx_P_OUT_Bits.P6 */
#define IFX_P_OUT_P6_MSK (0x1u)

/** \brief Offset for Ifx_P_OUT_Bits.P6 */
#define IFX_P_OUT_P6_OFF (6u)

/** \brief Length for Ifx_P_OUT_Bits.P7 */
#define IFX_P_OUT_P7_LEN (1u)

/** \brief Mask for Ifx_P_OUT_Bits.P7 */
#define IFX_P_OUT_P7_MSK (0x1u)

/** \brief Offset for Ifx_P_OUT_Bits.P7 */
#define IFX_P_OUT_P7_OFF (7u)

/** \brief Length for Ifx_P_OUT_Bits.P8 */
#define IFX_P_OUT_P8_LEN (1u)

/** \brief Mask for Ifx_P_OUT_Bits.P8 */
#define IFX_P_OUT_P8_MSK (0x1u)

/** \brief Offset for Ifx_P_OUT_Bits.P8 */
#define IFX_P_OUT_P8_OFF (8u)

/** \brief Length for Ifx_P_OUT_Bits.P9 */
#define IFX_P_OUT_P9_LEN (1u)

/** \brief Mask for Ifx_P_OUT_Bits.P9 */
#define IFX_P_OUT_P9_MSK (0x1u)

/** \brief Offset for Ifx_P_OUT_Bits.P9 */
#define IFX_P_OUT_P9_OFF (9u)

/** \brief Length for Ifx_P_OUT_Bits.P10 */
#define IFX_P_OUT_P10_LEN (1u)

/** \brief Mask for Ifx_P_OUT_Bits.P10 */
#define IFX_P_OUT_P10_MSK (0x1u)

/** \brief Offset for Ifx_P_OUT_Bits.P10 */
#define IFX_P_OUT_P10_OFF (10u)

/** \brief Length for Ifx_P_OUT_Bits.P11 */
#define IFX_P_OUT_P11_LEN (1u)

/** \brief Mask for Ifx_P_OUT_Bits.P11 */
#define IFX_P_OUT_P11_MSK (0x1u)

/** \brief Offset for Ifx_P_OUT_Bits.P11 */
#define IFX_P_OUT_P11_OFF (11u)

/** \brief Length for Ifx_P_OUT_Bits.P12 */
#define IFX_P_OUT_P12_LEN (1u)

/** \brief Mask for Ifx_P_OUT_Bits.P12 */
#define IFX_P_OUT_P12_MSK (0x1u)

/** \brief Offset for Ifx_P_OUT_Bits.P12 */
#define IFX_P_OUT_P12_OFF (12u)

/** \brief Length for Ifx_P_OUT_Bits.P13 */
#define IFX_P_OUT_P13_LEN (1u)

/** \brief Mask for Ifx_P_OUT_Bits.P13 */
#define IFX_P_OUT_P13_MSK (0x1u)

/** \brief Offset for Ifx_P_OUT_Bits.P13 */
#define IFX_P_OUT_P13_OFF (13u)

/** \brief Length for Ifx_P_OUT_Bits.P14 */
#define IFX_P_OUT_P14_LEN (1u)

/** \brief Mask for Ifx_P_OUT_Bits.P14 */
#define IFX_P_OUT_P14_MSK (0x1u)

/** \brief Offset for Ifx_P_OUT_Bits.P14 */
#define IFX_P_OUT_P14_OFF (14u)

/** \brief Length for Ifx_P_OUT_Bits.P15 */
#define IFX_P_OUT_P15_LEN (1u)

/** \brief Mask for Ifx_P_OUT_Bits.P15 */
#define IFX_P_OUT_P15_MSK (0x1u)

/** \brief Offset for Ifx_P_OUT_Bits.P15 */
#define IFX_P_OUT_P15_OFF (15u)

/** \brief Length for Ifx_P_IN_Bits.P0 */
#define IFX_P_IN_P0_LEN (1u)

/** \brief Mask for Ifx_P_IN_Bits.P0 */
#define IFX_P_IN_P0_MSK (0x1u)

/** \brief Offset for Ifx_P_IN_Bits.P0 */
#define IFX_P_IN_P0_OFF (0u)

/** \brief Length for Ifx_P_IN_Bits.P1 */
#define IFX_P_IN_P1_LEN (1u)

/** \brief Mask for Ifx_P_IN_Bits.P1 */
#define IFX_P_IN_P1_MSK (0x1u)

/** \brief Offset for Ifx_P_IN_Bits.P1 */
#define IFX_P_IN_P1_OFF (1u)

/** \brief Length for Ifx_P_IN_Bits.P2 */
#define IFX_P_IN_P2_LEN (1u)

/** \brief Mask for Ifx_P_IN_Bits.P2 */
#define IFX_P_IN_P2_MSK (0x1u)

/** \brief Offset for Ifx_P_IN_Bits.P2 */
#define IFX_P_IN_P2_OFF (2u)

/** \brief Length for Ifx_P_IN_Bits.P3 */
#define IFX_P_IN_P3_LEN (1u)

/** \brief Mask for Ifx_P_IN_Bits.P3 */
#define IFX_P_IN_P3_MSK (0x1u)

/** \brief Offset for Ifx_P_IN_Bits.P3 */
#define IFX_P_IN_P3_OFF (3u)

/** \brief Length for Ifx_P_IN_Bits.P4 */
#define IFX_P_IN_P4_LEN (1u)

/** \brief Mask for Ifx_P_IN_Bits.P4 */
#define IFX_P_IN_P4_MSK (0x1u)

/** \brief Offset for Ifx_P_IN_Bits.P4 */
#define IFX_P_IN_P4_OFF (4u)

/** \brief Length for Ifx_P_IN_Bits.P5 */
#define IFX_P_IN_P5_LEN (1u)

/** \brief Mask for Ifx_P_IN_Bits.P5 */
#define IFX_P_IN_P5_MSK (0x1u)

/** \brief Offset for Ifx_P_IN_Bits.P5 */
#define IFX_P_IN_P5_OFF (5u)

/** \brief Length for Ifx_P_IN_Bits.P6 */
#define IFX_P_IN_P6_LEN (1u)

/** \brief Mask for Ifx_P_IN_Bits.P6 */
#define IFX_P_IN_P6_MSK (0x1u)

/** \brief Offset for Ifx_P_IN_Bits.P6 */
#define IFX_P_IN_P6_OFF (6u)

/** \brief Length for Ifx_P_IN_Bits.P7 */
#define IFX_P_IN_P7_LEN (1u)

/** \brief Mask for Ifx_P_IN_Bits.P7 */
#define IFX_P_IN_P7_MSK (0x1u)

/** \brief Offset for Ifx_P_IN_Bits.P7 */
#define IFX_P_IN_P7_OFF (7u)

/** \brief Length for Ifx_P_IN_Bits.P8 */
#define IFX_P_IN_P8_LEN (1u)

/** \brief Mask for Ifx_P_IN_Bits.P8 */
#define IFX_P_IN_P8_MSK (0x1u)

/** \brief Offset for Ifx_P_IN_Bits.P8 */
#define IFX_P_IN_P8_OFF (8u)

/** \brief Length for Ifx_P_IN_Bits.P9 */
#define IFX_P_IN_P9_LEN (1u)

/** \brief Mask for Ifx_P_IN_Bits.P9 */
#define IFX_P_IN_P9_MSK (0x1u)

/** \brief Offset for Ifx_P_IN_Bits.P9 */
#define IFX_P_IN_P9_OFF (9u)

/** \brief Length for Ifx_P_IN_Bits.P10 */
#define IFX_P_IN_P10_LEN (1u)

/** \brief Mask for Ifx_P_IN_Bits.P10 */
#define IFX_P_IN_P10_MSK (0x1u)

/** \brief Offset for Ifx_P_IN_Bits.P10 */
#define IFX_P_IN_P10_OFF (10u)

/** \brief Length for Ifx_P_IN_Bits.P11 */
#define IFX_P_IN_P11_LEN (1u)

/** \brief Mask for Ifx_P_IN_Bits.P11 */
#define IFX_P_IN_P11_MSK (0x1u)

/** \brief Offset for Ifx_P_IN_Bits.P11 */
#define IFX_P_IN_P11_OFF (11u)

/** \brief Length for Ifx_P_IN_Bits.P12 */
#define IFX_P_IN_P12_LEN (1u)

/** \brief Mask for Ifx_P_IN_Bits.P12 */
#define IFX_P_IN_P12_MSK (0x1u)

/** \brief Offset for Ifx_P_IN_Bits.P12 */
#define IFX_P_IN_P12_OFF (12u)

/** \brief Length for Ifx_P_IN_Bits.P13 */
#define IFX_P_IN_P13_LEN (1u)

/** \brief Mask for Ifx_P_IN_Bits.P13 */
#define IFX_P_IN_P13_MSK (0x1u)

/** \brief Offset for Ifx_P_IN_Bits.P13 */
#define IFX_P_IN_P13_OFF (13u)

/** \brief Length for Ifx_P_IN_Bits.P14 */
#define IFX_P_IN_P14_LEN (1u)

/** \brief Mask for Ifx_P_IN_Bits.P14 */
#define IFX_P_IN_P14_MSK (0x1u)

/** \brief Offset for Ifx_P_IN_Bits.P14 */
#define IFX_P_IN_P14_OFF (14u)

/** \brief Length for Ifx_P_IN_Bits.P15 */
#define IFX_P_IN_P15_LEN (1u)

/** \brief Mask for Ifx_P_IN_Bits.P15 */
#define IFX_P_IN_P15_MSK (0x1u)

/** \brief Offset for Ifx_P_IN_Bits.P15 */
#define IFX_P_IN_P15_OFF (15u)

/** \brief Length for Ifx_P_HWSELSTAT_Bits.STAT0 */
#define IFX_P_HWSELSTAT_STAT0_LEN (1u)

/** \brief Mask for Ifx_P_HWSELSTAT_Bits.STAT0 */
#define IFX_P_HWSELSTAT_STAT0_MSK (0x1u)

/** \brief Offset for Ifx_P_HWSELSTAT_Bits.STAT0 */
#define IFX_P_HWSELSTAT_STAT0_OFF (0u)

/** \brief Length for Ifx_P_HWSELSTAT_Bits.STAT1 */
#define IFX_P_HWSELSTAT_STAT1_LEN (1u)

/** \brief Mask for Ifx_P_HWSELSTAT_Bits.STAT1 */
#define IFX_P_HWSELSTAT_STAT1_MSK (0x1u)

/** \brief Offset for Ifx_P_HWSELSTAT_Bits.STAT1 */
#define IFX_P_HWSELSTAT_STAT1_OFF (1u)

/** \brief Length for Ifx_P_HWSELSTAT_Bits.STAT2 */
#define IFX_P_HWSELSTAT_STAT2_LEN (1u)

/** \brief Mask for Ifx_P_HWSELSTAT_Bits.STAT2 */
#define IFX_P_HWSELSTAT_STAT2_MSK (0x1u)

/** \brief Offset for Ifx_P_HWSELSTAT_Bits.STAT2 */
#define IFX_P_HWSELSTAT_STAT2_OFF (2u)

/** \brief Length for Ifx_P_HWSELSTAT_Bits.STAT3 */
#define IFX_P_HWSELSTAT_STAT3_LEN (1u)

/** \brief Mask for Ifx_P_HWSELSTAT_Bits.STAT3 */
#define IFX_P_HWSELSTAT_STAT3_MSK (0x1u)

/** \brief Offset for Ifx_P_HWSELSTAT_Bits.STAT3 */
#define IFX_P_HWSELSTAT_STAT3_OFF (3u)

/** \brief Length for Ifx_P_HWSELSTAT_Bits.STAT4 */
#define IFX_P_HWSELSTAT_STAT4_LEN (1u)

/** \brief Mask for Ifx_P_HWSELSTAT_Bits.STAT4 */
#define IFX_P_HWSELSTAT_STAT4_MSK (0x1u)

/** \brief Offset for Ifx_P_HWSELSTAT_Bits.STAT4 */
#define IFX_P_HWSELSTAT_STAT4_OFF (4u)

/** \brief Length for Ifx_P_HWSELSTAT_Bits.STAT5 */
#define IFX_P_HWSELSTAT_STAT5_LEN (1u)

/** \brief Mask for Ifx_P_HWSELSTAT_Bits.STAT5 */
#define IFX_P_HWSELSTAT_STAT5_MSK (0x1u)

/** \brief Offset for Ifx_P_HWSELSTAT_Bits.STAT5 */
#define IFX_P_HWSELSTAT_STAT5_OFF (5u)

/** \brief Length for Ifx_P_HWSELSTAT_Bits.STAT6 */
#define IFX_P_HWSELSTAT_STAT6_LEN (1u)

/** \brief Mask for Ifx_P_HWSELSTAT_Bits.STAT6 */
#define IFX_P_HWSELSTAT_STAT6_MSK (0x1u)

/** \brief Offset for Ifx_P_HWSELSTAT_Bits.STAT6 */
#define IFX_P_HWSELSTAT_STAT6_OFF (6u)

/** \brief Length for Ifx_P_HWSELSTAT_Bits.STAT7 */
#define IFX_P_HWSELSTAT_STAT7_LEN (1u)

/** \brief Mask for Ifx_P_HWSELSTAT_Bits.STAT7 */
#define IFX_P_HWSELSTAT_STAT7_MSK (0x1u)

/** \brief Offset for Ifx_P_HWSELSTAT_Bits.STAT7 */
#define IFX_P_HWSELSTAT_STAT7_OFF (7u)

/** \brief Length for Ifx_P_HWSELSTAT_Bits.STAT8 */
#define IFX_P_HWSELSTAT_STAT8_LEN (1u)

/** \brief Mask for Ifx_P_HWSELSTAT_Bits.STAT8 */
#define IFX_P_HWSELSTAT_STAT8_MSK (0x1u)

/** \brief Offset for Ifx_P_HWSELSTAT_Bits.STAT8 */
#define IFX_P_HWSELSTAT_STAT8_OFF (8u)

/** \brief Length for Ifx_P_HWSELSTAT_Bits.STAT9 */
#define IFX_P_HWSELSTAT_STAT9_LEN (1u)

/** \brief Mask for Ifx_P_HWSELSTAT_Bits.STAT9 */
#define IFX_P_HWSELSTAT_STAT9_MSK (0x1u)

/** \brief Offset for Ifx_P_HWSELSTAT_Bits.STAT9 */
#define IFX_P_HWSELSTAT_STAT9_OFF (9u)

/** \brief Length for Ifx_P_HWSELSTAT_Bits.STAT10 */
#define IFX_P_HWSELSTAT_STAT10_LEN (1u)

/** \brief Mask for Ifx_P_HWSELSTAT_Bits.STAT10 */
#define IFX_P_HWSELSTAT_STAT10_MSK (0x1u)

/** \brief Offset for Ifx_P_HWSELSTAT_Bits.STAT10 */
#define IFX_P_HWSELSTAT_STAT10_OFF (10u)

/** \brief Length for Ifx_P_HWSELSTAT_Bits.STAT11 */
#define IFX_P_HWSELSTAT_STAT11_LEN (1u)

/** \brief Mask for Ifx_P_HWSELSTAT_Bits.STAT11 */
#define IFX_P_HWSELSTAT_STAT11_MSK (0x1u)

/** \brief Offset for Ifx_P_HWSELSTAT_Bits.STAT11 */
#define IFX_P_HWSELSTAT_STAT11_OFF (11u)

/** \brief Length for Ifx_P_HWSELSTAT_Bits.STAT12 */
#define IFX_P_HWSELSTAT_STAT12_LEN (1u)

/** \brief Mask for Ifx_P_HWSELSTAT_Bits.STAT12 */
#define IFX_P_HWSELSTAT_STAT12_MSK (0x1u)

/** \brief Offset for Ifx_P_HWSELSTAT_Bits.STAT12 */
#define IFX_P_HWSELSTAT_STAT12_OFF (12u)

/** \brief Length for Ifx_P_HWSELSTAT_Bits.STAT13 */
#define IFX_P_HWSELSTAT_STAT13_LEN (1u)

/** \brief Mask for Ifx_P_HWSELSTAT_Bits.STAT13 */
#define IFX_P_HWSELSTAT_STAT13_MSK (0x1u)

/** \brief Offset for Ifx_P_HWSELSTAT_Bits.STAT13 */
#define IFX_P_HWSELSTAT_STAT13_OFF (13u)

/** \brief Length for Ifx_P_HWSELSTAT_Bits.STAT14 */
#define IFX_P_HWSELSTAT_STAT14_LEN (1u)

/** \brief Mask for Ifx_P_HWSELSTAT_Bits.STAT14 */
#define IFX_P_HWSELSTAT_STAT14_MSK (0x1u)

/** \brief Offset for Ifx_P_HWSELSTAT_Bits.STAT14 */
#define IFX_P_HWSELSTAT_STAT14_OFF (14u)

/** \brief Length for Ifx_P_HWSELSTAT_Bits.STAT15 */
#define IFX_P_HWSELSTAT_STAT15_LEN (1u)

/** \brief Mask for Ifx_P_HWSELSTAT_Bits.STAT15 */
#define IFX_P_HWSELSTAT_STAT15_MSK (0x1u)

/** \brief Offset for Ifx_P_HWSELSTAT_Bits.STAT15 */
#define IFX_P_HWSELSTAT_STAT15_OFF (15u)

/** \brief Length for Ifx_P_PDISC_Bits.PDIS0 */
#define IFX_P_PDISC_PDIS0_LEN (1u)

/** \brief Mask for Ifx_P_PDISC_Bits.PDIS0 */
#define IFX_P_PDISC_PDIS0_MSK (0x1u)

/** \brief Offset for Ifx_P_PDISC_Bits.PDIS0 */
#define IFX_P_PDISC_PDIS0_OFF (0u)

/** \brief Length for Ifx_P_PDISC_Bits.PDIS1 */
#define IFX_P_PDISC_PDIS1_LEN (1u)

/** \brief Mask for Ifx_P_PDISC_Bits.PDIS1 */
#define IFX_P_PDISC_PDIS1_MSK (0x1u)

/** \brief Offset for Ifx_P_PDISC_Bits.PDIS1 */
#define IFX_P_PDISC_PDIS1_OFF (1u)

/** \brief Length for Ifx_P_PDISC_Bits.PDIS2 */
#define IFX_P_PDISC_PDIS2_LEN (1u)

/** \brief Mask for Ifx_P_PDISC_Bits.PDIS2 */
#define IFX_P_PDISC_PDIS2_MSK (0x1u)

/** \brief Offset for Ifx_P_PDISC_Bits.PDIS2 */
#define IFX_P_PDISC_PDIS2_OFF (2u)

/** \brief Length for Ifx_P_PDISC_Bits.PDIS3 */
#define IFX_P_PDISC_PDIS3_LEN (1u)

/** \brief Mask for Ifx_P_PDISC_Bits.PDIS3 */
#define IFX_P_PDISC_PDIS3_MSK (0x1u)

/** \brief Offset for Ifx_P_PDISC_Bits.PDIS3 */
#define IFX_P_PDISC_PDIS3_OFF (3u)

/** \brief Length for Ifx_P_PDISC_Bits.PDIS4 */
#define IFX_P_PDISC_PDIS4_LEN (1u)

/** \brief Mask for Ifx_P_PDISC_Bits.PDIS4 */
#define IFX_P_PDISC_PDIS4_MSK (0x1u)

/** \brief Offset for Ifx_P_PDISC_Bits.PDIS4 */
#define IFX_P_PDISC_PDIS4_OFF (4u)

/** \brief Length for Ifx_P_PDISC_Bits.PDIS5 */
#define IFX_P_PDISC_PDIS5_LEN (1u)

/** \brief Mask for Ifx_P_PDISC_Bits.PDIS5 */
#define IFX_P_PDISC_PDIS5_MSK (0x1u)

/** \brief Offset for Ifx_P_PDISC_Bits.PDIS5 */
#define IFX_P_PDISC_PDIS5_OFF (5u)

/** \brief Length for Ifx_P_PDISC_Bits.PDIS6 */
#define IFX_P_PDISC_PDIS6_LEN (1u)

/** \brief Mask for Ifx_P_PDISC_Bits.PDIS6 */
#define IFX_P_PDISC_PDIS6_MSK (0x1u)

/** \brief Offset for Ifx_P_PDISC_Bits.PDIS6 */
#define IFX_P_PDISC_PDIS6_OFF (6u)

/** \brief Length for Ifx_P_PDISC_Bits.PDIS7 */
#define IFX_P_PDISC_PDIS7_LEN (1u)

/** \brief Mask for Ifx_P_PDISC_Bits.PDIS7 */
#define IFX_P_PDISC_PDIS7_MSK (0x1u)

/** \brief Offset for Ifx_P_PDISC_Bits.PDIS7 */
#define IFX_P_PDISC_PDIS7_OFF (7u)

/** \brief Length for Ifx_P_PDISC_Bits.PDIS8 */
#define IFX_P_PDISC_PDIS8_LEN (1u)

/** \brief Mask for Ifx_P_PDISC_Bits.PDIS8 */
#define IFX_P_PDISC_PDIS8_MSK (0x1u)

/** \brief Offset for Ifx_P_PDISC_Bits.PDIS8 */
#define IFX_P_PDISC_PDIS8_OFF (8u)

/** \brief Length for Ifx_P_PDISC_Bits.PDIS9 */
#define IFX_P_PDISC_PDIS9_LEN (1u)

/** \brief Mask for Ifx_P_PDISC_Bits.PDIS9 */
#define IFX_P_PDISC_PDIS9_MSK (0x1u)

/** \brief Offset for Ifx_P_PDISC_Bits.PDIS9 */
#define IFX_P_PDISC_PDIS9_OFF (9u)

/** \brief Length for Ifx_P_PDISC_Bits.PDIS10 */
#define IFX_P_PDISC_PDIS10_LEN (1u)

/** \brief Mask for Ifx_P_PDISC_Bits.PDIS10 */
#define IFX_P_PDISC_PDIS10_MSK (0x1u)

/** \brief Offset for Ifx_P_PDISC_Bits.PDIS10 */
#define IFX_P_PDISC_PDIS10_OFF (10u)

/** \brief Length for Ifx_P_PDISC_Bits.PDIS11 */
#define IFX_P_PDISC_PDIS11_LEN (1u)

/** \brief Mask for Ifx_P_PDISC_Bits.PDIS11 */
#define IFX_P_PDISC_PDIS11_MSK (0x1u)

/** \brief Offset for Ifx_P_PDISC_Bits.PDIS11 */
#define IFX_P_PDISC_PDIS11_OFF (11u)

/** \brief Length for Ifx_P_PDISC_Bits.PDIS12 */
#define IFX_P_PDISC_PDIS12_LEN (1u)

/** \brief Mask for Ifx_P_PDISC_Bits.PDIS12 */
#define IFX_P_PDISC_PDIS12_MSK (0x1u)

/** \brief Offset for Ifx_P_PDISC_Bits.PDIS12 */
#define IFX_P_PDISC_PDIS12_OFF (12u)

/** \brief Length for Ifx_P_PDISC_Bits.PDIS13 */
#define IFX_P_PDISC_PDIS13_LEN (1u)

/** \brief Mask for Ifx_P_PDISC_Bits.PDIS13 */
#define IFX_P_PDISC_PDIS13_MSK (0x1u)

/** \brief Offset for Ifx_P_PDISC_Bits.PDIS13 */
#define IFX_P_PDISC_PDIS13_OFF (13u)

/** \brief Length for Ifx_P_PDISC_Bits.PDIS14 */
#define IFX_P_PDISC_PDIS14_LEN (1u)

/** \brief Mask for Ifx_P_PDISC_Bits.PDIS14 */
#define IFX_P_PDISC_PDIS14_MSK (0x1u)

/** \brief Offset for Ifx_P_PDISC_Bits.PDIS14 */
#define IFX_P_PDISC_PDIS14_OFF (14u)

/** \brief Length for Ifx_P_PDISC_Bits.PDIS15 */
#define IFX_P_PDISC_PDIS15_LEN (1u)

/** \brief Mask for Ifx_P_PDISC_Bits.PDIS15 */
#define IFX_P_PDISC_PDIS15_MSK (0x1u)

/** \brief Offset for Ifx_P_PDISC_Bits.PDIS15 */
#define IFX_P_PDISC_PDIS15_OFF (15u)

/** \brief Length for Ifx_P_PROT_Bits.STATE */
#define IFX_P_PROT_STATE_LEN (3u)

/** \brief Mask for Ifx_P_PROT_Bits.STATE */
#define IFX_P_PROT_STATE_MSK (0x7u)

/** \brief Offset for Ifx_P_PROT_Bits.STATE */
#define IFX_P_PROT_STATE_OFF (0u)

/** \brief Length for Ifx_P_PROT_Bits.SWEN */
#define IFX_P_PROT_SWEN_LEN (1u)

/** \brief Mask for Ifx_P_PROT_Bits.SWEN */
#define IFX_P_PROT_SWEN_MSK (0x1u)

/** \brief Offset for Ifx_P_PROT_Bits.SWEN */
#define IFX_P_PROT_SWEN_OFF (3u)

/** \brief Length for Ifx_P_PROT_Bits.VM */
#define IFX_P_PROT_VM_LEN (3u)

/** \brief Mask for Ifx_P_PROT_Bits.VM */
#define IFX_P_PROT_VM_MSK (0x7u)

/** \brief Offset for Ifx_P_PROT_Bits.VM */
#define IFX_P_PROT_VM_OFF (16u)

/** \brief Length for Ifx_P_PROT_Bits.VMEN */
#define IFX_P_PROT_VMEN_LEN (1u)

/** \brief Mask for Ifx_P_PROT_Bits.VMEN */
#define IFX_P_PROT_VMEN_MSK (0x1u)

/** \brief Offset for Ifx_P_PROT_Bits.VMEN */
#define IFX_P_PROT_VMEN_OFF (19u)

/** \brief Length for Ifx_P_PROT_Bits.PRS */
#define IFX_P_PROT_PRS_LEN (3u)

/** \brief Mask for Ifx_P_PROT_Bits.PRS */
#define IFX_P_PROT_PRS_MSK (0x7u)

/** \brief Offset for Ifx_P_PROT_Bits.PRS */
#define IFX_P_PROT_PRS_OFF (20u)

/** \brief Length for Ifx_P_PROT_Bits.PRSEN */
#define IFX_P_PROT_PRSEN_LEN (1u)

/** \brief Mask for Ifx_P_PROT_Bits.PRSEN */
#define IFX_P_PROT_PRSEN_MSK (0x1u)

/** \brief Offset for Ifx_P_PROT_Bits.PRSEN */
#define IFX_P_PROT_PRSEN_OFF (23u)

/** \brief Length for Ifx_P_PROT_Bits.TAGID */
#define IFX_P_PROT_TAGID_LEN (6u)

/** \brief Mask for Ifx_P_PROT_Bits.TAGID */
#define IFX_P_PROT_TAGID_MSK (0x3fu)

/** \brief Offset for Ifx_P_PROT_Bits.TAGID */
#define IFX_P_PROT_TAGID_OFF (24u)

/** \brief Length for Ifx_P_PROT_Bits.ODEF */
#define IFX_P_PROT_ODEF_LEN (1u)

/** \brief Mask for Ifx_P_PROT_Bits.ODEF */
#define IFX_P_PROT_ODEF_MSK (0x1u)

/** \brief Offset for Ifx_P_PROT_Bits.ODEF */
#define IFX_P_PROT_ODEF_OFF (30u)

/** \brief Length for Ifx_P_PROT_Bits.OWEN */
#define IFX_P_PROT_OWEN_LEN (1u)

/** \brief Mask for Ifx_P_PROT_Bits.OWEN */
#define IFX_P_PROT_OWEN_MSK (0x1u)

/** \brief Offset for Ifx_P_PROT_Bits.OWEN */
#define IFX_P_PROT_OWEN_OFF (31u)

/** \brief Length for Ifx_P_PCSRSEL_Bits.PCSR0 */
#define IFX_P_PCSRSEL_PCSR0_LEN (1u)

/** \brief Mask for Ifx_P_PCSRSEL_Bits.PCSR0 */
#define IFX_P_PCSRSEL_PCSR0_MSK (0x1u)

/** \brief Offset for Ifx_P_PCSRSEL_Bits.PCSR0 */
#define IFX_P_PCSRSEL_PCSR0_OFF (0u)

/** \brief Length for Ifx_P_PCSRSEL_Bits.PCSR1 */
#define IFX_P_PCSRSEL_PCSR1_LEN (1u)

/** \brief Mask for Ifx_P_PCSRSEL_Bits.PCSR1 */
#define IFX_P_PCSRSEL_PCSR1_MSK (0x1u)

/** \brief Offset for Ifx_P_PCSRSEL_Bits.PCSR1 */
#define IFX_P_PCSRSEL_PCSR1_OFF (1u)

/** \brief Length for Ifx_P_PCSRSEL_Bits.PCSR2 */
#define IFX_P_PCSRSEL_PCSR2_LEN (1u)

/** \brief Mask for Ifx_P_PCSRSEL_Bits.PCSR2 */
#define IFX_P_PCSRSEL_PCSR2_MSK (0x1u)

/** \brief Offset for Ifx_P_PCSRSEL_Bits.PCSR2 */
#define IFX_P_PCSRSEL_PCSR2_OFF (2u)

/** \brief Length for Ifx_P_PCSRSEL_Bits.PCSR3 */
#define IFX_P_PCSRSEL_PCSR3_LEN (1u)

/** \brief Mask for Ifx_P_PCSRSEL_Bits.PCSR3 */
#define IFX_P_PCSRSEL_PCSR3_MSK (0x1u)

/** \brief Offset for Ifx_P_PCSRSEL_Bits.PCSR3 */
#define IFX_P_PCSRSEL_PCSR3_OFF (3u)

/** \brief Length for Ifx_P_PCSRSEL_Bits.PCSR4 */
#define IFX_P_PCSRSEL_PCSR4_LEN (1u)

/** \brief Mask for Ifx_P_PCSRSEL_Bits.PCSR4 */
#define IFX_P_PCSRSEL_PCSR4_MSK (0x1u)

/** \brief Offset for Ifx_P_PCSRSEL_Bits.PCSR4 */
#define IFX_P_PCSRSEL_PCSR4_OFF (4u)

/** \brief Length for Ifx_P_PCSRSEL_Bits.PCSR5 */
#define IFX_P_PCSRSEL_PCSR5_LEN (1u)

/** \brief Mask for Ifx_P_PCSRSEL_Bits.PCSR5 */
#define IFX_P_PCSRSEL_PCSR5_MSK (0x1u)

/** \brief Offset for Ifx_P_PCSRSEL_Bits.PCSR5 */
#define IFX_P_PCSRSEL_PCSR5_OFF (5u)

/** \brief Length for Ifx_P_PCSRSEL_Bits.PCSR6 */
#define IFX_P_PCSRSEL_PCSR6_LEN (1u)

/** \brief Mask for Ifx_P_PCSRSEL_Bits.PCSR6 */
#define IFX_P_PCSRSEL_PCSR6_MSK (0x1u)

/** \brief Offset for Ifx_P_PCSRSEL_Bits.PCSR6 */
#define IFX_P_PCSRSEL_PCSR6_OFF (6u)

/** \brief Length for Ifx_P_PCSRSEL_Bits.PCSR7 */
#define IFX_P_PCSRSEL_PCSR7_LEN (1u)

/** \brief Mask for Ifx_P_PCSRSEL_Bits.PCSR7 */
#define IFX_P_PCSRSEL_PCSR7_MSK (0x1u)

/** \brief Offset for Ifx_P_PCSRSEL_Bits.PCSR7 */
#define IFX_P_PCSRSEL_PCSR7_OFF (7u)

/** \brief Length for Ifx_P_PCSRSEL_Bits.PCSR8 */
#define IFX_P_PCSRSEL_PCSR8_LEN (1u)

/** \brief Mask for Ifx_P_PCSRSEL_Bits.PCSR8 */
#define IFX_P_PCSRSEL_PCSR8_MSK (0x1u)

/** \brief Offset for Ifx_P_PCSRSEL_Bits.PCSR8 */
#define IFX_P_PCSRSEL_PCSR8_OFF (8u)

/** \brief Length for Ifx_P_PCSRSEL_Bits.PCSR9 */
#define IFX_P_PCSRSEL_PCSR9_LEN (1u)

/** \brief Mask for Ifx_P_PCSRSEL_Bits.PCSR9 */
#define IFX_P_PCSRSEL_PCSR9_MSK (0x1u)

/** \brief Offset for Ifx_P_PCSRSEL_Bits.PCSR9 */
#define IFX_P_PCSRSEL_PCSR9_OFF (9u)

/** \brief Length for Ifx_P_PCSRSEL_Bits.PCSR10 */
#define IFX_P_PCSRSEL_PCSR10_LEN (1u)

/** \brief Mask for Ifx_P_PCSRSEL_Bits.PCSR10 */
#define IFX_P_PCSRSEL_PCSR10_MSK (0x1u)

/** \brief Offset for Ifx_P_PCSRSEL_Bits.PCSR10 */
#define IFX_P_PCSRSEL_PCSR10_OFF (10u)

/** \brief Length for Ifx_P_PCSRSEL_Bits.PCSR11 */
#define IFX_P_PCSRSEL_PCSR11_LEN (1u)

/** \brief Mask for Ifx_P_PCSRSEL_Bits.PCSR11 */
#define IFX_P_PCSRSEL_PCSR11_MSK (0x1u)

/** \brief Offset for Ifx_P_PCSRSEL_Bits.PCSR11 */
#define IFX_P_PCSRSEL_PCSR11_OFF (11u)

/** \brief Length for Ifx_P_PCSRSEL_Bits.PCSR12 */
#define IFX_P_PCSRSEL_PCSR12_LEN (1u)

/** \brief Mask for Ifx_P_PCSRSEL_Bits.PCSR12 */
#define IFX_P_PCSRSEL_PCSR12_MSK (0x1u)

/** \brief Offset for Ifx_P_PCSRSEL_Bits.PCSR12 */
#define IFX_P_PCSRSEL_PCSR12_OFF (12u)

/** \brief Length for Ifx_P_PCSRSEL_Bits.PCSR13 */
#define IFX_P_PCSRSEL_PCSR13_LEN (1u)

/** \brief Mask for Ifx_P_PCSRSEL_Bits.PCSR13 */
#define IFX_P_PCSRSEL_PCSR13_MSK (0x1u)

/** \brief Offset for Ifx_P_PCSRSEL_Bits.PCSR13 */
#define IFX_P_PCSRSEL_PCSR13_OFF (13u)

/** \brief Length for Ifx_P_PCSRSEL_Bits.PCSR14 */
#define IFX_P_PCSRSEL_PCSR14_LEN (1u)

/** \brief Mask for Ifx_P_PCSRSEL_Bits.PCSR14 */
#define IFX_P_PCSRSEL_PCSR14_MSK (0x1u)

/** \brief Offset for Ifx_P_PCSRSEL_Bits.PCSR14 */
#define IFX_P_PCSRSEL_PCSR14_OFF (14u)

/** \brief Length for Ifx_P_PCSRSEL_Bits.PCSR15 */
#define IFX_P_PCSRSEL_PCSR15_LEN (1u)

/** \brief Mask for Ifx_P_PCSRSEL_Bits.PCSR15 */
#define IFX_P_PCSRSEL_PCSR15_MSK (0x1u)

/** \brief Offset for Ifx_P_PCSRSEL_Bits.PCSR15 */
#define IFX_P_PCSRSEL_PCSR15_OFF (15u)

/** \brief Length for Ifx_P_BGTRIM_Bits.TRIM */
#define IFX_P_BGTRIM_TRIM_LEN (4u)

/** \brief Mask for Ifx_P_BGTRIM_Bits.TRIM */
#define IFX_P_BGTRIM_TRIM_MSK (0xfu)

/** \brief Offset for Ifx_P_BGTRIM_Bits.TRIM */
#define IFX_P_BGTRIM_TRIM_OFF (0u)

/** \brief Length for Ifx_P_OMR_Bits.PS0 */
#define IFX_P_OMR_PS0_LEN (1u)

/** \brief Mask for Ifx_P_OMR_Bits.PS0 */
#define IFX_P_OMR_PS0_MSK (0x1u)

/** \brief Offset for Ifx_P_OMR_Bits.PS0 */
#define IFX_P_OMR_PS0_OFF (0u)

/** \brief Length for Ifx_P_OMR_Bits.PS1 */
#define IFX_P_OMR_PS1_LEN (1u)

/** \brief Mask for Ifx_P_OMR_Bits.PS1 */
#define IFX_P_OMR_PS1_MSK (0x1u)

/** \brief Offset for Ifx_P_OMR_Bits.PS1 */
#define IFX_P_OMR_PS1_OFF (1u)

/** \brief Length for Ifx_P_OMR_Bits.PS2 */
#define IFX_P_OMR_PS2_LEN (1u)

/** \brief Mask for Ifx_P_OMR_Bits.PS2 */
#define IFX_P_OMR_PS2_MSK (0x1u)

/** \brief Offset for Ifx_P_OMR_Bits.PS2 */
#define IFX_P_OMR_PS2_OFF (2u)

/** \brief Length for Ifx_P_OMR_Bits.PS3 */
#define IFX_P_OMR_PS3_LEN (1u)

/** \brief Mask for Ifx_P_OMR_Bits.PS3 */
#define IFX_P_OMR_PS3_MSK (0x1u)

/** \brief Offset for Ifx_P_OMR_Bits.PS3 */
#define IFX_P_OMR_PS3_OFF (3u)

/** \brief Length for Ifx_P_OMR_Bits.PS4 */
#define IFX_P_OMR_PS4_LEN (1u)

/** \brief Mask for Ifx_P_OMR_Bits.PS4 */
#define IFX_P_OMR_PS4_MSK (0x1u)

/** \brief Offset for Ifx_P_OMR_Bits.PS4 */
#define IFX_P_OMR_PS4_OFF (4u)

/** \brief Length for Ifx_P_OMR_Bits.PS5 */
#define IFX_P_OMR_PS5_LEN (1u)

/** \brief Mask for Ifx_P_OMR_Bits.PS5 */
#define IFX_P_OMR_PS5_MSK (0x1u)

/** \brief Offset for Ifx_P_OMR_Bits.PS5 */
#define IFX_P_OMR_PS5_OFF (5u)

/** \brief Length for Ifx_P_OMR_Bits.PS6 */
#define IFX_P_OMR_PS6_LEN (1u)

/** \brief Mask for Ifx_P_OMR_Bits.PS6 */
#define IFX_P_OMR_PS6_MSK (0x1u)

/** \brief Offset for Ifx_P_OMR_Bits.PS6 */
#define IFX_P_OMR_PS6_OFF (6u)

/** \brief Length for Ifx_P_OMR_Bits.PS7 */
#define IFX_P_OMR_PS7_LEN (1u)

/** \brief Mask for Ifx_P_OMR_Bits.PS7 */
#define IFX_P_OMR_PS7_MSK (0x1u)

/** \brief Offset for Ifx_P_OMR_Bits.PS7 */
#define IFX_P_OMR_PS7_OFF (7u)

/** \brief Length for Ifx_P_OMR_Bits.PS8 */
#define IFX_P_OMR_PS8_LEN (1u)

/** \brief Mask for Ifx_P_OMR_Bits.PS8 */
#define IFX_P_OMR_PS8_MSK (0x1u)

/** \brief Offset for Ifx_P_OMR_Bits.PS8 */
#define IFX_P_OMR_PS8_OFF (8u)

/** \brief Length for Ifx_P_OMR_Bits.PS9 */
#define IFX_P_OMR_PS9_LEN (1u)

/** \brief Mask for Ifx_P_OMR_Bits.PS9 */
#define IFX_P_OMR_PS9_MSK (0x1u)

/** \brief Offset for Ifx_P_OMR_Bits.PS9 */
#define IFX_P_OMR_PS9_OFF (9u)

/** \brief Length for Ifx_P_OMR_Bits.PS10 */
#define IFX_P_OMR_PS10_LEN (1u)

/** \brief Mask for Ifx_P_OMR_Bits.PS10 */
#define IFX_P_OMR_PS10_MSK (0x1u)

/** \brief Offset for Ifx_P_OMR_Bits.PS10 */
#define IFX_P_OMR_PS10_OFF (10u)

/** \brief Length for Ifx_P_OMR_Bits.PS11 */
#define IFX_P_OMR_PS11_LEN (1u)

/** \brief Mask for Ifx_P_OMR_Bits.PS11 */
#define IFX_P_OMR_PS11_MSK (0x1u)

/** \brief Offset for Ifx_P_OMR_Bits.PS11 */
#define IFX_P_OMR_PS11_OFF (11u)

/** \brief Length for Ifx_P_OMR_Bits.PS12 */
#define IFX_P_OMR_PS12_LEN (1u)

/** \brief Mask for Ifx_P_OMR_Bits.PS12 */
#define IFX_P_OMR_PS12_MSK (0x1u)

/** \brief Offset for Ifx_P_OMR_Bits.PS12 */
#define IFX_P_OMR_PS12_OFF (12u)

/** \brief Length for Ifx_P_OMR_Bits.PS13 */
#define IFX_P_OMR_PS13_LEN (1u)

/** \brief Mask for Ifx_P_OMR_Bits.PS13 */
#define IFX_P_OMR_PS13_MSK (0x1u)

/** \brief Offset for Ifx_P_OMR_Bits.PS13 */
#define IFX_P_OMR_PS13_OFF (13u)

/** \brief Length for Ifx_P_OMR_Bits.PS14 */
#define IFX_P_OMR_PS14_LEN (1u)

/** \brief Mask for Ifx_P_OMR_Bits.PS14 */
#define IFX_P_OMR_PS14_MSK (0x1u)

/** \brief Offset for Ifx_P_OMR_Bits.PS14 */
#define IFX_P_OMR_PS14_OFF (14u)

/** \brief Length for Ifx_P_OMR_Bits.PS15 */
#define IFX_P_OMR_PS15_LEN (1u)

/** \brief Mask for Ifx_P_OMR_Bits.PS15 */
#define IFX_P_OMR_PS15_MSK (0x1u)

/** \brief Offset for Ifx_P_OMR_Bits.PS15 */
#define IFX_P_OMR_PS15_OFF (15u)

/** \brief Length for Ifx_P_OMR_Bits.PCL0 */
#define IFX_P_OMR_PCL0_LEN (1u)

/** \brief Mask for Ifx_P_OMR_Bits.PCL0 */
#define IFX_P_OMR_PCL0_MSK (0x1u)

/** \brief Offset for Ifx_P_OMR_Bits.PCL0 */
#define IFX_P_OMR_PCL0_OFF (16u)

/** \brief Length for Ifx_P_OMR_Bits.PCL1 */
#define IFX_P_OMR_PCL1_LEN (1u)

/** \brief Mask for Ifx_P_OMR_Bits.PCL1 */
#define IFX_P_OMR_PCL1_MSK (0x1u)

/** \brief Offset for Ifx_P_OMR_Bits.PCL1 */
#define IFX_P_OMR_PCL1_OFF (17u)

/** \brief Length for Ifx_P_OMR_Bits.PCL2 */
#define IFX_P_OMR_PCL2_LEN (1u)

/** \brief Mask for Ifx_P_OMR_Bits.PCL2 */
#define IFX_P_OMR_PCL2_MSK (0x1u)

/** \brief Offset for Ifx_P_OMR_Bits.PCL2 */
#define IFX_P_OMR_PCL2_OFF (18u)

/** \brief Length for Ifx_P_OMR_Bits.PCL3 */
#define IFX_P_OMR_PCL3_LEN (1u)

/** \brief Mask for Ifx_P_OMR_Bits.PCL3 */
#define IFX_P_OMR_PCL3_MSK (0x1u)

/** \brief Offset for Ifx_P_OMR_Bits.PCL3 */
#define IFX_P_OMR_PCL3_OFF (19u)

/** \brief Length for Ifx_P_OMR_Bits.PCL4 */
#define IFX_P_OMR_PCL4_LEN (1u)

/** \brief Mask for Ifx_P_OMR_Bits.PCL4 */
#define IFX_P_OMR_PCL4_MSK (0x1u)

/** \brief Offset for Ifx_P_OMR_Bits.PCL4 */
#define IFX_P_OMR_PCL4_OFF (20u)

/** \brief Length for Ifx_P_OMR_Bits.PCL5 */
#define IFX_P_OMR_PCL5_LEN (1u)

/** \brief Mask for Ifx_P_OMR_Bits.PCL5 */
#define IFX_P_OMR_PCL5_MSK (0x1u)

/** \brief Offset for Ifx_P_OMR_Bits.PCL5 */
#define IFX_P_OMR_PCL5_OFF (21u)

/** \brief Length for Ifx_P_OMR_Bits.PCL6 */
#define IFX_P_OMR_PCL6_LEN (1u)

/** \brief Mask for Ifx_P_OMR_Bits.PCL6 */
#define IFX_P_OMR_PCL6_MSK (0x1u)

/** \brief Offset for Ifx_P_OMR_Bits.PCL6 */
#define IFX_P_OMR_PCL6_OFF (22u)

/** \brief Length for Ifx_P_OMR_Bits.PCL7 */
#define IFX_P_OMR_PCL7_LEN (1u)

/** \brief Mask for Ifx_P_OMR_Bits.PCL7 */
#define IFX_P_OMR_PCL7_MSK (0x1u)

/** \brief Offset for Ifx_P_OMR_Bits.PCL7 */
#define IFX_P_OMR_PCL7_OFF (23u)

/** \brief Length for Ifx_P_OMR_Bits.PCL8 */
#define IFX_P_OMR_PCL8_LEN (1u)

/** \brief Mask for Ifx_P_OMR_Bits.PCL8 */
#define IFX_P_OMR_PCL8_MSK (0x1u)

/** \brief Offset for Ifx_P_OMR_Bits.PCL8 */
#define IFX_P_OMR_PCL8_OFF (24u)

/** \brief Length for Ifx_P_OMR_Bits.PCL9 */
#define IFX_P_OMR_PCL9_LEN (1u)

/** \brief Mask for Ifx_P_OMR_Bits.PCL9 */
#define IFX_P_OMR_PCL9_MSK (0x1u)

/** \brief Offset for Ifx_P_OMR_Bits.PCL9 */
#define IFX_P_OMR_PCL9_OFF (25u)

/** \brief Length for Ifx_P_OMR_Bits.PCL10 */
#define IFX_P_OMR_PCL10_LEN (1u)

/** \brief Mask for Ifx_P_OMR_Bits.PCL10 */
#define IFX_P_OMR_PCL10_MSK (0x1u)

/** \brief Offset for Ifx_P_OMR_Bits.PCL10 */
#define IFX_P_OMR_PCL10_OFF (26u)

/** \brief Length for Ifx_P_OMR_Bits.PCL11 */
#define IFX_P_OMR_PCL11_LEN (1u)

/** \brief Mask for Ifx_P_OMR_Bits.PCL11 */
#define IFX_P_OMR_PCL11_MSK (0x1u)

/** \brief Offset for Ifx_P_OMR_Bits.PCL11 */
#define IFX_P_OMR_PCL11_OFF (27u)

/** \brief Length for Ifx_P_OMR_Bits.PCL12 */
#define IFX_P_OMR_PCL12_LEN (1u)

/** \brief Mask for Ifx_P_OMR_Bits.PCL12 */
#define IFX_P_OMR_PCL12_MSK (0x1u)

/** \brief Offset for Ifx_P_OMR_Bits.PCL12 */
#define IFX_P_OMR_PCL12_OFF (28u)

/** \brief Length for Ifx_P_OMR_Bits.PCL13 */
#define IFX_P_OMR_PCL13_LEN (1u)

/** \brief Mask for Ifx_P_OMR_Bits.PCL13 */
#define IFX_P_OMR_PCL13_MSK (0x1u)

/** \brief Offset for Ifx_P_OMR_Bits.PCL13 */
#define IFX_P_OMR_PCL13_OFF (29u)

/** \brief Length for Ifx_P_OMR_Bits.PCL14 */
#define IFX_P_OMR_PCL14_LEN (1u)

/** \brief Mask for Ifx_P_OMR_Bits.PCL14 */
#define IFX_P_OMR_PCL14_MSK (0x1u)

/** \brief Offset for Ifx_P_OMR_Bits.PCL14 */
#define IFX_P_OMR_PCL14_OFF (30u)

/** \brief Length for Ifx_P_OMR_Bits.PCL15 */
#define IFX_P_OMR_PCL15_LEN (1u)

/** \brief Mask for Ifx_P_OMR_Bits.PCL15 */
#define IFX_P_OMR_PCL15_MSK (0x1u)

/** \brief Offset for Ifx_P_OMR_Bits.PCL15 */
#define IFX_P_OMR_PCL15_OFF (31u)

/** \brief Length for Ifx_P_OMCR_Bits.PCL0 */
#define IFX_P_OMCR_PCL0_LEN (1u)

/** \brief Mask for Ifx_P_OMCR_Bits.PCL0 */
#define IFX_P_OMCR_PCL0_MSK (0x1u)

/** \brief Offset for Ifx_P_OMCR_Bits.PCL0 */
#define IFX_P_OMCR_PCL0_OFF (16u)

/** \brief Length for Ifx_P_OMCR_Bits.PCL1 */
#define IFX_P_OMCR_PCL1_LEN (1u)

/** \brief Mask for Ifx_P_OMCR_Bits.PCL1 */
#define IFX_P_OMCR_PCL1_MSK (0x1u)

/** \brief Offset for Ifx_P_OMCR_Bits.PCL1 */
#define IFX_P_OMCR_PCL1_OFF (17u)

/** \brief Length for Ifx_P_OMCR_Bits.PCL2 */
#define IFX_P_OMCR_PCL2_LEN (1u)

/** \brief Mask for Ifx_P_OMCR_Bits.PCL2 */
#define IFX_P_OMCR_PCL2_MSK (0x1u)

/** \brief Offset for Ifx_P_OMCR_Bits.PCL2 */
#define IFX_P_OMCR_PCL2_OFF (18u)

/** \brief Length for Ifx_P_OMCR_Bits.PCL3 */
#define IFX_P_OMCR_PCL3_LEN (1u)

/** \brief Mask for Ifx_P_OMCR_Bits.PCL3 */
#define IFX_P_OMCR_PCL3_MSK (0x1u)

/** \brief Offset for Ifx_P_OMCR_Bits.PCL3 */
#define IFX_P_OMCR_PCL3_OFF (19u)

/** \brief Length for Ifx_P_OMCR_Bits.PCL4 */
#define IFX_P_OMCR_PCL4_LEN (1u)

/** \brief Mask for Ifx_P_OMCR_Bits.PCL4 */
#define IFX_P_OMCR_PCL4_MSK (0x1u)

/** \brief Offset for Ifx_P_OMCR_Bits.PCL4 */
#define IFX_P_OMCR_PCL4_OFF (20u)

/** \brief Length for Ifx_P_OMCR_Bits.PCL5 */
#define IFX_P_OMCR_PCL5_LEN (1u)

/** \brief Mask for Ifx_P_OMCR_Bits.PCL5 */
#define IFX_P_OMCR_PCL5_MSK (0x1u)

/** \brief Offset for Ifx_P_OMCR_Bits.PCL5 */
#define IFX_P_OMCR_PCL5_OFF (21u)

/** \brief Length for Ifx_P_OMCR_Bits.PCL6 */
#define IFX_P_OMCR_PCL6_LEN (1u)

/** \brief Mask for Ifx_P_OMCR_Bits.PCL6 */
#define IFX_P_OMCR_PCL6_MSK (0x1u)

/** \brief Offset for Ifx_P_OMCR_Bits.PCL6 */
#define IFX_P_OMCR_PCL6_OFF (22u)

/** \brief Length for Ifx_P_OMCR_Bits.PCL7 */
#define IFX_P_OMCR_PCL7_LEN (1u)

/** \brief Mask for Ifx_P_OMCR_Bits.PCL7 */
#define IFX_P_OMCR_PCL7_MSK (0x1u)

/** \brief Offset for Ifx_P_OMCR_Bits.PCL7 */
#define IFX_P_OMCR_PCL7_OFF (23u)

/** \brief Length for Ifx_P_OMCR_Bits.PCL8 */
#define IFX_P_OMCR_PCL8_LEN (1u)

/** \brief Mask for Ifx_P_OMCR_Bits.PCL8 */
#define IFX_P_OMCR_PCL8_MSK (0x1u)

/** \brief Offset for Ifx_P_OMCR_Bits.PCL8 */
#define IFX_P_OMCR_PCL8_OFF (24u)

/** \brief Length for Ifx_P_OMCR_Bits.PCL9 */
#define IFX_P_OMCR_PCL9_LEN (1u)

/** \brief Mask for Ifx_P_OMCR_Bits.PCL9 */
#define IFX_P_OMCR_PCL9_MSK (0x1u)

/** \brief Offset for Ifx_P_OMCR_Bits.PCL9 */
#define IFX_P_OMCR_PCL9_OFF (25u)

/** \brief Length for Ifx_P_OMCR_Bits.PCL10 */
#define IFX_P_OMCR_PCL10_LEN (1u)

/** \brief Mask for Ifx_P_OMCR_Bits.PCL10 */
#define IFX_P_OMCR_PCL10_MSK (0x1u)

/** \brief Offset for Ifx_P_OMCR_Bits.PCL10 */
#define IFX_P_OMCR_PCL10_OFF (26u)

/** \brief Length for Ifx_P_OMCR_Bits.PCL11 */
#define IFX_P_OMCR_PCL11_LEN (1u)

/** \brief Mask for Ifx_P_OMCR_Bits.PCL11 */
#define IFX_P_OMCR_PCL11_MSK (0x1u)

/** \brief Offset for Ifx_P_OMCR_Bits.PCL11 */
#define IFX_P_OMCR_PCL11_OFF (27u)

/** \brief Length for Ifx_P_OMCR_Bits.PCL12 */
#define IFX_P_OMCR_PCL12_LEN (1u)

/** \brief Mask for Ifx_P_OMCR_Bits.PCL12 */
#define IFX_P_OMCR_PCL12_MSK (0x1u)

/** \brief Offset for Ifx_P_OMCR_Bits.PCL12 */
#define IFX_P_OMCR_PCL12_OFF (28u)

/** \brief Length for Ifx_P_OMCR_Bits.PCL13 */
#define IFX_P_OMCR_PCL13_LEN (1u)

/** \brief Mask for Ifx_P_OMCR_Bits.PCL13 */
#define IFX_P_OMCR_PCL13_MSK (0x1u)

/** \brief Offset for Ifx_P_OMCR_Bits.PCL13 */
#define IFX_P_OMCR_PCL13_OFF (29u)

/** \brief Length for Ifx_P_OMCR_Bits.PCL14 */
#define IFX_P_OMCR_PCL14_LEN (1u)

/** \brief Mask for Ifx_P_OMCR_Bits.PCL14 */
#define IFX_P_OMCR_PCL14_MSK (0x1u)

/** \brief Offset for Ifx_P_OMCR_Bits.PCL14 */
#define IFX_P_OMCR_PCL14_OFF (30u)

/** \brief Length for Ifx_P_OMCR_Bits.PCL15 */
#define IFX_P_OMCR_PCL15_LEN (1u)

/** \brief Mask for Ifx_P_OMCR_Bits.PCL15 */
#define IFX_P_OMCR_PCL15_MSK (0x1u)

/** \brief Offset for Ifx_P_OMCR_Bits.PCL15 */
#define IFX_P_OMCR_PCL15_OFF (31u)

/** \brief Length for Ifx_P_OMSR_Bits.PS0 */
#define IFX_P_OMSR_PS0_LEN (1u)

/** \brief Mask for Ifx_P_OMSR_Bits.PS0 */
#define IFX_P_OMSR_PS0_MSK (0x1u)

/** \brief Offset for Ifx_P_OMSR_Bits.PS0 */
#define IFX_P_OMSR_PS0_OFF (0u)

/** \brief Length for Ifx_P_OMSR_Bits.PS1 */
#define IFX_P_OMSR_PS1_LEN (1u)

/** \brief Mask for Ifx_P_OMSR_Bits.PS1 */
#define IFX_P_OMSR_PS1_MSK (0x1u)

/** \brief Offset for Ifx_P_OMSR_Bits.PS1 */
#define IFX_P_OMSR_PS1_OFF (1u)

/** \brief Length for Ifx_P_OMSR_Bits.PS2 */
#define IFX_P_OMSR_PS2_LEN (1u)

/** \brief Mask for Ifx_P_OMSR_Bits.PS2 */
#define IFX_P_OMSR_PS2_MSK (0x1u)

/** \brief Offset for Ifx_P_OMSR_Bits.PS2 */
#define IFX_P_OMSR_PS2_OFF (2u)

/** \brief Length for Ifx_P_OMSR_Bits.PS3 */
#define IFX_P_OMSR_PS3_LEN (1u)

/** \brief Mask for Ifx_P_OMSR_Bits.PS3 */
#define IFX_P_OMSR_PS3_MSK (0x1u)

/** \brief Offset for Ifx_P_OMSR_Bits.PS3 */
#define IFX_P_OMSR_PS3_OFF (3u)

/** \brief Length for Ifx_P_OMSR_Bits.PS4 */
#define IFX_P_OMSR_PS4_LEN (1u)

/** \brief Mask for Ifx_P_OMSR_Bits.PS4 */
#define IFX_P_OMSR_PS4_MSK (0x1u)

/** \brief Offset for Ifx_P_OMSR_Bits.PS4 */
#define IFX_P_OMSR_PS4_OFF (4u)

/** \brief Length for Ifx_P_OMSR_Bits.PS5 */
#define IFX_P_OMSR_PS5_LEN (1u)

/** \brief Mask for Ifx_P_OMSR_Bits.PS5 */
#define IFX_P_OMSR_PS5_MSK (0x1u)

/** \brief Offset for Ifx_P_OMSR_Bits.PS5 */
#define IFX_P_OMSR_PS5_OFF (5u)

/** \brief Length for Ifx_P_OMSR_Bits.PS6 */
#define IFX_P_OMSR_PS6_LEN (1u)

/** \brief Mask for Ifx_P_OMSR_Bits.PS6 */
#define IFX_P_OMSR_PS6_MSK (0x1u)

/** \brief Offset for Ifx_P_OMSR_Bits.PS6 */
#define IFX_P_OMSR_PS6_OFF (6u)

/** \brief Length for Ifx_P_OMSR_Bits.PS7 */
#define IFX_P_OMSR_PS7_LEN (1u)

/** \brief Mask for Ifx_P_OMSR_Bits.PS7 */
#define IFX_P_OMSR_PS7_MSK (0x1u)

/** \brief Offset for Ifx_P_OMSR_Bits.PS7 */
#define IFX_P_OMSR_PS7_OFF (7u)

/** \brief Length for Ifx_P_OMSR_Bits.PS8 */
#define IFX_P_OMSR_PS8_LEN (1u)

/** \brief Mask for Ifx_P_OMSR_Bits.PS8 */
#define IFX_P_OMSR_PS8_MSK (0x1u)

/** \brief Offset for Ifx_P_OMSR_Bits.PS8 */
#define IFX_P_OMSR_PS8_OFF (8u)

/** \brief Length for Ifx_P_OMSR_Bits.PS9 */
#define IFX_P_OMSR_PS9_LEN (1u)

/** \brief Mask for Ifx_P_OMSR_Bits.PS9 */
#define IFX_P_OMSR_PS9_MSK (0x1u)

/** \brief Offset for Ifx_P_OMSR_Bits.PS9 */
#define IFX_P_OMSR_PS9_OFF (9u)

/** \brief Length for Ifx_P_OMSR_Bits.PS10 */
#define IFX_P_OMSR_PS10_LEN (1u)

/** \brief Mask for Ifx_P_OMSR_Bits.PS10 */
#define IFX_P_OMSR_PS10_MSK (0x1u)

/** \brief Offset for Ifx_P_OMSR_Bits.PS10 */
#define IFX_P_OMSR_PS10_OFF (10u)

/** \brief Length for Ifx_P_OMSR_Bits.PS11 */
#define IFX_P_OMSR_PS11_LEN (1u)

/** \brief Mask for Ifx_P_OMSR_Bits.PS11 */
#define IFX_P_OMSR_PS11_MSK (0x1u)

/** \brief Offset for Ifx_P_OMSR_Bits.PS11 */
#define IFX_P_OMSR_PS11_OFF (11u)

/** \brief Length for Ifx_P_OMSR_Bits.PS12 */
#define IFX_P_OMSR_PS12_LEN (1u)

/** \brief Mask for Ifx_P_OMSR_Bits.PS12 */
#define IFX_P_OMSR_PS12_MSK (0x1u)

/** \brief Offset for Ifx_P_OMSR_Bits.PS12 */
#define IFX_P_OMSR_PS12_OFF (12u)

/** \brief Length for Ifx_P_OMSR_Bits.PS13 */
#define IFX_P_OMSR_PS13_LEN (1u)

/** \brief Mask for Ifx_P_OMSR_Bits.PS13 */
#define IFX_P_OMSR_PS13_MSK (0x1u)

/** \brief Offset for Ifx_P_OMSR_Bits.PS13 */
#define IFX_P_OMSR_PS13_OFF (13u)

/** \brief Length for Ifx_P_OMSR_Bits.PS14 */
#define IFX_P_OMSR_PS14_LEN (1u)

/** \brief Mask for Ifx_P_OMSR_Bits.PS14 */
#define IFX_P_OMSR_PS14_MSK (0x1u)

/** \brief Offset for Ifx_P_OMSR_Bits.PS14 */
#define IFX_P_OMSR_PS14_OFF (14u)

/** \brief Length for Ifx_P_OMSR_Bits.PS15 */
#define IFX_P_OMSR_PS15_LEN (1u)

/** \brief Mask for Ifx_P_OMSR_Bits.PS15 */
#define IFX_P_OMSR_PS15_MSK (0x1u)

/** \brief Offset for Ifx_P_OMSR_Bits.PS15 */
#define IFX_P_OMSR_PS15_OFF (15u)

/** \brief Length for Ifx_P_LPCR_LPSR_Bits.IN */
#define IFX_P_LPCR_LPSR_IN_LEN (1u)

/** \brief Mask for Ifx_P_LPCR_LPSR_Bits.IN */
#define IFX_P_LPCR_LPSR_IN_MSK (0x1u)

/** \brief Offset for Ifx_P_LPCR_LPSR_Bits.IN */
#define IFX_P_LPCR_LPSR_IN_OFF (0u)

/** \brief Length for Ifx_P_LPCR_LPCR_Bits.REN_CTRL */
#define IFX_P_LPCR_LPCR_REN_CTRL_LEN (1u)

/** \brief Mask for Ifx_P_LPCR_LPCR_Bits.REN_CTRL */
#define IFX_P_LPCR_LPCR_REN_CTRL_MSK (0x1u)

/** \brief Offset for Ifx_P_LPCR_LPCR_Bits.REN_CTRL */
#define IFX_P_LPCR_LPCR_REN_CTRL_OFF (0u)

/** \brief Length for Ifx_P_LPCR_LPCR_Bits.RX_EN */
#define IFX_P_LPCR_LPCR_RX_EN_LEN (1u)

/** \brief Mask for Ifx_P_LPCR_LPCR_Bits.RX_EN */
#define IFX_P_LPCR_LPCR_RX_EN_MSK (0x1u)

/** \brief Offset for Ifx_P_LPCR_LPCR_Bits.RX_EN */
#define IFX_P_LPCR_LPCR_RX_EN_OFF (1u)

/** \brief Length for Ifx_P_LPCR_LPCR_Bits.TERM */
#define IFX_P_LPCR_LPCR_TERM_LEN (1u)

/** \brief Mask for Ifx_P_LPCR_LPCR_Bits.TERM */
#define IFX_P_LPCR_LPCR_TERM_MSK (0x1u)

/** \brief Offset for Ifx_P_LPCR_LPCR_Bits.TERM */
#define IFX_P_LPCR_LPCR_TERM_OFF (2u)

/** \brief Length for Ifx_P_LPCR_LPCR_Bits.LRXTERM */
#define IFX_P_LPCR_LPCR_LRXTERM_LEN (3u)

/** \brief Mask for Ifx_P_LPCR_LPCR_Bits.LRXTERM */
#define IFX_P_LPCR_LPCR_LRXTERM_MSK (0x7u)

/** \brief Offset for Ifx_P_LPCR_LPCR_Bits.LRXTERM */
#define IFX_P_LPCR_LPCR_LRXTERM_OFF (3u)

/** \brief Length for Ifx_P_LPCR_LPCR_Bits.LVDSM */
#define IFX_P_LPCR_LPCR_LVDSM_LEN (1u)

/** \brief Mask for Ifx_P_LPCR_LPCR_Bits.LVDSM */
#define IFX_P_LPCR_LPCR_LVDSM_MSK (0x1u)

/** \brief Offset for Ifx_P_LPCR_LPCR_Bits.LVDSM */
#define IFX_P_LPCR_LPCR_LVDSM_OFF (6u)

/** \brief Length for Ifx_P_LPCR_LPCR_Bits.PS */
#define IFX_P_LPCR_LPCR_PS_LEN (1u)

/** \brief Mask for Ifx_P_LPCR_LPCR_Bits.PS */
#define IFX_P_LPCR_LPCR_PS_MSK (0x1u)

/** \brief Offset for Ifx_P_LPCR_LPCR_Bits.PS */
#define IFX_P_LPCR_LPCR_PS_OFF (7u)

/** \brief Length for Ifx_P_LPCR_LPCR_Bits.TEN_CTRL */
#define IFX_P_LPCR_LPCR_TEN_CTRL_LEN (1u)

/** \brief Mask for Ifx_P_LPCR_LPCR_Bits.TEN_CTRL */
#define IFX_P_LPCR_LPCR_TEN_CTRL_MSK (0x1u)

/** \brief Offset for Ifx_P_LPCR_LPCR_Bits.TEN_CTRL */
#define IFX_P_LPCR_LPCR_TEN_CTRL_OFF (8u)

/** \brief Length for Ifx_P_LPCR_LPCR_Bits.TX_EN */
#define IFX_P_LPCR_LPCR_TX_EN_LEN (1u)

/** \brief Mask for Ifx_P_LPCR_LPCR_Bits.TX_EN */
#define IFX_P_LPCR_LPCR_TX_EN_MSK (0x1u)

/** \brief Offset for Ifx_P_LPCR_LPCR_Bits.TX_EN */
#define IFX_P_LPCR_LPCR_TX_EN_OFF (9u)

/** \brief Length for Ifx_P_LPCR_LPCR_Bits.VDIFFADJ */
#define IFX_P_LPCR_LPCR_VDIFFADJ_LEN (2u)

/** \brief Mask for Ifx_P_LPCR_LPCR_Bits.VDIFFADJ */
#define IFX_P_LPCR_LPCR_VDIFFADJ_MSK (0x3u)

/** \brief Offset for Ifx_P_LPCR_LPCR_Bits.VDIFFADJ */
#define IFX_P_LPCR_LPCR_VDIFFADJ_OFF (10u)

/** \brief Length for Ifx_P_LPCR_LPCR_Bits.VOSDYN */
#define IFX_P_LPCR_LPCR_VOSDYN_LEN (1u)

/** \brief Mask for Ifx_P_LPCR_LPCR_Bits.VOSDYN */
#define IFX_P_LPCR_LPCR_VOSDYN_MSK (0x1u)

/** \brief Offset for Ifx_P_LPCR_LPCR_Bits.VOSDYN */
#define IFX_P_LPCR_LPCR_VOSDYN_OFF (12u)

/** \brief Length for Ifx_P_LPCR_LPCR_Bits.VOSEXT */
#define IFX_P_LPCR_LPCR_VOSEXT_LEN (1u)

/** \brief Mask for Ifx_P_LPCR_LPCR_Bits.VOSEXT */
#define IFX_P_LPCR_LPCR_VOSEXT_MSK (0x1u)

/** \brief Offset for Ifx_P_LPCR_LPCR_Bits.VOSEXT */
#define IFX_P_LPCR_LPCR_VOSEXT_OFF (13u)

/** \brief Length for Ifx_P_LPCR_LPCR_Bits.TX_PD */
#define IFX_P_LPCR_LPCR_TX_PD_LEN (1u)

/** \brief Mask for Ifx_P_LPCR_LPCR_Bits.TX_PD */
#define IFX_P_LPCR_LPCR_TX_PD_MSK (0x1u)

/** \brief Offset for Ifx_P_LPCR_LPCR_Bits.TX_PD */
#define IFX_P_LPCR_LPCR_TX_PD_OFF (14u)

/** \brief Length for Ifx_P_LPCR_LPCR_Bits.TX_PWDPD */
#define IFX_P_LPCR_LPCR_TX_PWDPD_LEN (1u)

/** \brief Mask for Ifx_P_LPCR_LPCR_Bits.TX_PWDPD */
#define IFX_P_LPCR_LPCR_TX_PWDPD_MSK (0x1u)

/** \brief Offset for Ifx_P_LPCR_LPCR_Bits.TX_PWDPD */
#define IFX_P_LPCR_LPCR_TX_PWDPD_OFF (15u)

/** \brief Length for Ifx_P_PADTST_PADTST_Bits.TSTCOMPEN */
#define IFX_P_PADTST_PADTST_TSTCOMPEN_LEN (1u)

/** \brief Mask for Ifx_P_PADTST_PADTST_Bits.TSTCOMPEN */
#define IFX_P_PADTST_PADTST_TSTCOMPEN_MSK (0x1u)

/** \brief Offset for Ifx_P_PADTST_PADTST_Bits.TSTCOMPEN */
#define IFX_P_PADTST_PADTST_TSTCOMPEN_OFF (0u)

/** \brief Length for Ifx_P_PADTST_PADTST_Bits.TSTCOMPSTS */
#define IFX_P_PADTST_PADTST_TSTCOMPSTS_LEN (1u)

/** \brief Mask for Ifx_P_PADTST_PADTST_Bits.TSTCOMPSTS */
#define IFX_P_PADTST_PADTST_TSTCOMPSTS_MSK (0x1u)

/** \brief Offset for Ifx_P_PADTST_PADTST_Bits.TSTCOMPSTS */
#define IFX_P_PADTST_PADTST_TSTCOMPSTS_OFF (8u)

/** \brief Length for Ifx_P_ACCEN_WRA_Bits.EN00 */
#define IFX_P_ACCEN_WRA_EN00_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_WRA_Bits.EN00 */
#define IFX_P_ACCEN_WRA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_WRA_Bits.EN00 */
#define IFX_P_ACCEN_WRA_EN00_OFF (0u)

/** \brief Length for Ifx_P_ACCEN_WRA_Bits.EN01 */
#define IFX_P_ACCEN_WRA_EN01_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_WRA_Bits.EN01 */
#define IFX_P_ACCEN_WRA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_WRA_Bits.EN01 */
#define IFX_P_ACCEN_WRA_EN01_OFF (1u)

/** \brief Length for Ifx_P_ACCEN_WRA_Bits.EN02 */
#define IFX_P_ACCEN_WRA_EN02_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_WRA_Bits.EN02 */
#define IFX_P_ACCEN_WRA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_WRA_Bits.EN02 */
#define IFX_P_ACCEN_WRA_EN02_OFF (2u)

/** \brief Length for Ifx_P_ACCEN_WRA_Bits.EN03 */
#define IFX_P_ACCEN_WRA_EN03_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_WRA_Bits.EN03 */
#define IFX_P_ACCEN_WRA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_WRA_Bits.EN03 */
#define IFX_P_ACCEN_WRA_EN03_OFF (3u)

/** \brief Length for Ifx_P_ACCEN_WRA_Bits.EN04 */
#define IFX_P_ACCEN_WRA_EN04_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_WRA_Bits.EN04 */
#define IFX_P_ACCEN_WRA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_WRA_Bits.EN04 */
#define IFX_P_ACCEN_WRA_EN04_OFF (4u)

/** \brief Length for Ifx_P_ACCEN_WRA_Bits.EN05 */
#define IFX_P_ACCEN_WRA_EN05_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_WRA_Bits.EN05 */
#define IFX_P_ACCEN_WRA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_WRA_Bits.EN05 */
#define IFX_P_ACCEN_WRA_EN05_OFF (5u)

/** \brief Length for Ifx_P_ACCEN_WRA_Bits.EN06 */
#define IFX_P_ACCEN_WRA_EN06_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_WRA_Bits.EN06 */
#define IFX_P_ACCEN_WRA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_WRA_Bits.EN06 */
#define IFX_P_ACCEN_WRA_EN06_OFF (6u)

/** \brief Length for Ifx_P_ACCEN_WRA_Bits.EN07 */
#define IFX_P_ACCEN_WRA_EN07_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_WRA_Bits.EN07 */
#define IFX_P_ACCEN_WRA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_WRA_Bits.EN07 */
#define IFX_P_ACCEN_WRA_EN07_OFF (7u)

/** \brief Length for Ifx_P_ACCEN_WRA_Bits.EN08 */
#define IFX_P_ACCEN_WRA_EN08_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_WRA_Bits.EN08 */
#define IFX_P_ACCEN_WRA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_WRA_Bits.EN08 */
#define IFX_P_ACCEN_WRA_EN08_OFF (8u)

/** \brief Length for Ifx_P_ACCEN_WRA_Bits.EN09 */
#define IFX_P_ACCEN_WRA_EN09_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_WRA_Bits.EN09 */
#define IFX_P_ACCEN_WRA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_WRA_Bits.EN09 */
#define IFX_P_ACCEN_WRA_EN09_OFF (9u)

/** \brief Length for Ifx_P_ACCEN_WRA_Bits.EN10 */
#define IFX_P_ACCEN_WRA_EN10_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_WRA_Bits.EN10 */
#define IFX_P_ACCEN_WRA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_WRA_Bits.EN10 */
#define IFX_P_ACCEN_WRA_EN10_OFF (10u)

/** \brief Length for Ifx_P_ACCEN_WRA_Bits.EN11 */
#define IFX_P_ACCEN_WRA_EN11_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_WRA_Bits.EN11 */
#define IFX_P_ACCEN_WRA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_WRA_Bits.EN11 */
#define IFX_P_ACCEN_WRA_EN11_OFF (11u)

/** \brief Length for Ifx_P_ACCEN_WRA_Bits.EN12 */
#define IFX_P_ACCEN_WRA_EN12_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_WRA_Bits.EN12 */
#define IFX_P_ACCEN_WRA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_WRA_Bits.EN12 */
#define IFX_P_ACCEN_WRA_EN12_OFF (12u)

/** \brief Length for Ifx_P_ACCEN_WRA_Bits.EN13 */
#define IFX_P_ACCEN_WRA_EN13_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_WRA_Bits.EN13 */
#define IFX_P_ACCEN_WRA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_WRA_Bits.EN13 */
#define IFX_P_ACCEN_WRA_EN13_OFF (13u)

/** \brief Length for Ifx_P_ACCEN_WRA_Bits.EN14 */
#define IFX_P_ACCEN_WRA_EN14_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_WRA_Bits.EN14 */
#define IFX_P_ACCEN_WRA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_WRA_Bits.EN14 */
#define IFX_P_ACCEN_WRA_EN14_OFF (14u)

/** \brief Length for Ifx_P_ACCEN_WRA_Bits.EN15 */
#define IFX_P_ACCEN_WRA_EN15_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_WRA_Bits.EN15 */
#define IFX_P_ACCEN_WRA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_WRA_Bits.EN15 */
#define IFX_P_ACCEN_WRA_EN15_OFF (15u)

/** \brief Length for Ifx_P_ACCEN_WRA_Bits.EN16 */
#define IFX_P_ACCEN_WRA_EN16_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_WRA_Bits.EN16 */
#define IFX_P_ACCEN_WRA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_WRA_Bits.EN16 */
#define IFX_P_ACCEN_WRA_EN16_OFF (16u)

/** \brief Length for Ifx_P_ACCEN_WRA_Bits.EN17 */
#define IFX_P_ACCEN_WRA_EN17_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_WRA_Bits.EN17 */
#define IFX_P_ACCEN_WRA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_WRA_Bits.EN17 */
#define IFX_P_ACCEN_WRA_EN17_OFF (17u)

/** \brief Length for Ifx_P_ACCEN_WRA_Bits.EN18 */
#define IFX_P_ACCEN_WRA_EN18_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_WRA_Bits.EN18 */
#define IFX_P_ACCEN_WRA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_WRA_Bits.EN18 */
#define IFX_P_ACCEN_WRA_EN18_OFF (18u)

/** \brief Length for Ifx_P_ACCEN_WRA_Bits.EN19 */
#define IFX_P_ACCEN_WRA_EN19_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_WRA_Bits.EN19 */
#define IFX_P_ACCEN_WRA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_WRA_Bits.EN19 */
#define IFX_P_ACCEN_WRA_EN19_OFF (19u)

/** \brief Length for Ifx_P_ACCEN_WRA_Bits.EN20 */
#define IFX_P_ACCEN_WRA_EN20_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_WRA_Bits.EN20 */
#define IFX_P_ACCEN_WRA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_WRA_Bits.EN20 */
#define IFX_P_ACCEN_WRA_EN20_OFF (20u)

/** \brief Length for Ifx_P_ACCEN_WRA_Bits.EN21 */
#define IFX_P_ACCEN_WRA_EN21_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_WRA_Bits.EN21 */
#define IFX_P_ACCEN_WRA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_WRA_Bits.EN21 */
#define IFX_P_ACCEN_WRA_EN21_OFF (21u)

/** \brief Length for Ifx_P_ACCEN_WRA_Bits.EN22 */
#define IFX_P_ACCEN_WRA_EN22_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_WRA_Bits.EN22 */
#define IFX_P_ACCEN_WRA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_WRA_Bits.EN22 */
#define IFX_P_ACCEN_WRA_EN22_OFF (22u)

/** \brief Length for Ifx_P_ACCEN_WRA_Bits.EN23 */
#define IFX_P_ACCEN_WRA_EN23_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_WRA_Bits.EN23 */
#define IFX_P_ACCEN_WRA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_WRA_Bits.EN23 */
#define IFX_P_ACCEN_WRA_EN23_OFF (23u)

/** \brief Length for Ifx_P_ACCEN_WRA_Bits.EN24 */
#define IFX_P_ACCEN_WRA_EN24_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_WRA_Bits.EN24 */
#define IFX_P_ACCEN_WRA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_WRA_Bits.EN24 */
#define IFX_P_ACCEN_WRA_EN24_OFF (24u)

/** \brief Length for Ifx_P_ACCEN_WRA_Bits.EN25 */
#define IFX_P_ACCEN_WRA_EN25_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_WRA_Bits.EN25 */
#define IFX_P_ACCEN_WRA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_WRA_Bits.EN25 */
#define IFX_P_ACCEN_WRA_EN25_OFF (25u)

/** \brief Length for Ifx_P_ACCEN_WRA_Bits.EN26 */
#define IFX_P_ACCEN_WRA_EN26_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_WRA_Bits.EN26 */
#define IFX_P_ACCEN_WRA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_WRA_Bits.EN26 */
#define IFX_P_ACCEN_WRA_EN26_OFF (26u)

/** \brief Length for Ifx_P_ACCEN_WRA_Bits.EN27 */
#define IFX_P_ACCEN_WRA_EN27_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_WRA_Bits.EN27 */
#define IFX_P_ACCEN_WRA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_WRA_Bits.EN27 */
#define IFX_P_ACCEN_WRA_EN27_OFF (27u)

/** \brief Length for Ifx_P_ACCEN_WRA_Bits.EN28 */
#define IFX_P_ACCEN_WRA_EN28_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_WRA_Bits.EN28 */
#define IFX_P_ACCEN_WRA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_WRA_Bits.EN28 */
#define IFX_P_ACCEN_WRA_EN28_OFF (28u)

/** \brief Length for Ifx_P_ACCEN_WRA_Bits.EN29 */
#define IFX_P_ACCEN_WRA_EN29_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_WRA_Bits.EN29 */
#define IFX_P_ACCEN_WRA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_WRA_Bits.EN29 */
#define IFX_P_ACCEN_WRA_EN29_OFF (29u)

/** \brief Length for Ifx_P_ACCEN_WRA_Bits.EN30 */
#define IFX_P_ACCEN_WRA_EN30_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_WRA_Bits.EN30 */
#define IFX_P_ACCEN_WRA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_WRA_Bits.EN30 */
#define IFX_P_ACCEN_WRA_EN30_OFF (30u)

/** \brief Length for Ifx_P_ACCEN_WRA_Bits.EN31 */
#define IFX_P_ACCEN_WRA_EN31_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_WRA_Bits.EN31 */
#define IFX_P_ACCEN_WRA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_WRA_Bits.EN31 */
#define IFX_P_ACCEN_WRA_EN31_OFF (31u)

/** \brief Length for Ifx_P_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_P_ACCEN_WRB_FPI_EN32_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_P_ACCEN_WRB_FPI_EN32_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_P_ACCEN_WRB_FPI_EN32_OFF (0u)

/** \brief Length for Ifx_P_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_P_ACCEN_WRB_FPI_EN33_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_P_ACCEN_WRB_FPI_EN33_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_P_ACCEN_WRB_FPI_EN33_OFF (1u)

/** \brief Length for Ifx_P_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_P_ACCEN_WRB_FPI_EN34_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_P_ACCEN_WRB_FPI_EN34_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_P_ACCEN_WRB_FPI_EN34_OFF (2u)

/** \brief Length for Ifx_P_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_P_ACCEN_WRB_FPI_EN35_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_P_ACCEN_WRB_FPI_EN35_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_P_ACCEN_WRB_FPI_EN35_OFF (3u)

/** \brief Length for Ifx_P_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_P_ACCEN_WRB_FPI_EN36_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_P_ACCEN_WRB_FPI_EN36_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_P_ACCEN_WRB_FPI_EN36_OFF (4u)

/** \brief Length for Ifx_P_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_P_ACCEN_WRB_FPI_EN37_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_P_ACCEN_WRB_FPI_EN37_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_P_ACCEN_WRB_FPI_EN37_OFF (5u)

/** \brief Length for Ifx_P_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_P_ACCEN_WRB_FPI_EN38_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_P_ACCEN_WRB_FPI_EN38_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_P_ACCEN_WRB_FPI_EN38_OFF (6u)

/** \brief Length for Ifx_P_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_P_ACCEN_WRB_FPI_EN39_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_P_ACCEN_WRB_FPI_EN39_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_P_ACCEN_WRB_FPI_EN39_OFF (7u)

/** \brief Length for Ifx_P_ACCEN_RDA_Bits.EN00 */
#define IFX_P_ACCEN_RDA_EN00_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_RDA_Bits.EN00 */
#define IFX_P_ACCEN_RDA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_RDA_Bits.EN00 */
#define IFX_P_ACCEN_RDA_EN00_OFF (0u)

/** \brief Length for Ifx_P_ACCEN_RDA_Bits.EN01 */
#define IFX_P_ACCEN_RDA_EN01_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_RDA_Bits.EN01 */
#define IFX_P_ACCEN_RDA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_RDA_Bits.EN01 */
#define IFX_P_ACCEN_RDA_EN01_OFF (1u)

/** \brief Length for Ifx_P_ACCEN_RDA_Bits.EN02 */
#define IFX_P_ACCEN_RDA_EN02_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_RDA_Bits.EN02 */
#define IFX_P_ACCEN_RDA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_RDA_Bits.EN02 */
#define IFX_P_ACCEN_RDA_EN02_OFF (2u)

/** \brief Length for Ifx_P_ACCEN_RDA_Bits.EN03 */
#define IFX_P_ACCEN_RDA_EN03_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_RDA_Bits.EN03 */
#define IFX_P_ACCEN_RDA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_RDA_Bits.EN03 */
#define IFX_P_ACCEN_RDA_EN03_OFF (3u)

/** \brief Length for Ifx_P_ACCEN_RDA_Bits.EN04 */
#define IFX_P_ACCEN_RDA_EN04_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_RDA_Bits.EN04 */
#define IFX_P_ACCEN_RDA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_RDA_Bits.EN04 */
#define IFX_P_ACCEN_RDA_EN04_OFF (4u)

/** \brief Length for Ifx_P_ACCEN_RDA_Bits.EN05 */
#define IFX_P_ACCEN_RDA_EN05_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_RDA_Bits.EN05 */
#define IFX_P_ACCEN_RDA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_RDA_Bits.EN05 */
#define IFX_P_ACCEN_RDA_EN05_OFF (5u)

/** \brief Length for Ifx_P_ACCEN_RDA_Bits.EN06 */
#define IFX_P_ACCEN_RDA_EN06_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_RDA_Bits.EN06 */
#define IFX_P_ACCEN_RDA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_RDA_Bits.EN06 */
#define IFX_P_ACCEN_RDA_EN06_OFF (6u)

/** \brief Length for Ifx_P_ACCEN_RDA_Bits.EN07 */
#define IFX_P_ACCEN_RDA_EN07_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_RDA_Bits.EN07 */
#define IFX_P_ACCEN_RDA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_RDA_Bits.EN07 */
#define IFX_P_ACCEN_RDA_EN07_OFF (7u)

/** \brief Length for Ifx_P_ACCEN_RDA_Bits.EN08 */
#define IFX_P_ACCEN_RDA_EN08_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_RDA_Bits.EN08 */
#define IFX_P_ACCEN_RDA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_RDA_Bits.EN08 */
#define IFX_P_ACCEN_RDA_EN08_OFF (8u)

/** \brief Length for Ifx_P_ACCEN_RDA_Bits.EN09 */
#define IFX_P_ACCEN_RDA_EN09_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_RDA_Bits.EN09 */
#define IFX_P_ACCEN_RDA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_RDA_Bits.EN09 */
#define IFX_P_ACCEN_RDA_EN09_OFF (9u)

/** \brief Length for Ifx_P_ACCEN_RDA_Bits.EN10 */
#define IFX_P_ACCEN_RDA_EN10_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_RDA_Bits.EN10 */
#define IFX_P_ACCEN_RDA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_RDA_Bits.EN10 */
#define IFX_P_ACCEN_RDA_EN10_OFF (10u)

/** \brief Length for Ifx_P_ACCEN_RDA_Bits.EN11 */
#define IFX_P_ACCEN_RDA_EN11_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_RDA_Bits.EN11 */
#define IFX_P_ACCEN_RDA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_RDA_Bits.EN11 */
#define IFX_P_ACCEN_RDA_EN11_OFF (11u)

/** \brief Length for Ifx_P_ACCEN_RDA_Bits.EN12 */
#define IFX_P_ACCEN_RDA_EN12_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_RDA_Bits.EN12 */
#define IFX_P_ACCEN_RDA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_RDA_Bits.EN12 */
#define IFX_P_ACCEN_RDA_EN12_OFF (12u)

/** \brief Length for Ifx_P_ACCEN_RDA_Bits.EN13 */
#define IFX_P_ACCEN_RDA_EN13_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_RDA_Bits.EN13 */
#define IFX_P_ACCEN_RDA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_RDA_Bits.EN13 */
#define IFX_P_ACCEN_RDA_EN13_OFF (13u)

/** \brief Length for Ifx_P_ACCEN_RDA_Bits.EN14 */
#define IFX_P_ACCEN_RDA_EN14_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_RDA_Bits.EN14 */
#define IFX_P_ACCEN_RDA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_RDA_Bits.EN14 */
#define IFX_P_ACCEN_RDA_EN14_OFF (14u)

/** \brief Length for Ifx_P_ACCEN_RDA_Bits.EN15 */
#define IFX_P_ACCEN_RDA_EN15_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_RDA_Bits.EN15 */
#define IFX_P_ACCEN_RDA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_RDA_Bits.EN15 */
#define IFX_P_ACCEN_RDA_EN15_OFF (15u)

/** \brief Length for Ifx_P_ACCEN_RDA_Bits.EN16 */
#define IFX_P_ACCEN_RDA_EN16_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_RDA_Bits.EN16 */
#define IFX_P_ACCEN_RDA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_RDA_Bits.EN16 */
#define IFX_P_ACCEN_RDA_EN16_OFF (16u)

/** \brief Length for Ifx_P_ACCEN_RDA_Bits.EN17 */
#define IFX_P_ACCEN_RDA_EN17_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_RDA_Bits.EN17 */
#define IFX_P_ACCEN_RDA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_RDA_Bits.EN17 */
#define IFX_P_ACCEN_RDA_EN17_OFF (17u)

/** \brief Length for Ifx_P_ACCEN_RDA_Bits.EN18 */
#define IFX_P_ACCEN_RDA_EN18_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_RDA_Bits.EN18 */
#define IFX_P_ACCEN_RDA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_RDA_Bits.EN18 */
#define IFX_P_ACCEN_RDA_EN18_OFF (18u)

/** \brief Length for Ifx_P_ACCEN_RDA_Bits.EN19 */
#define IFX_P_ACCEN_RDA_EN19_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_RDA_Bits.EN19 */
#define IFX_P_ACCEN_RDA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_RDA_Bits.EN19 */
#define IFX_P_ACCEN_RDA_EN19_OFF (19u)

/** \brief Length for Ifx_P_ACCEN_RDA_Bits.EN20 */
#define IFX_P_ACCEN_RDA_EN20_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_RDA_Bits.EN20 */
#define IFX_P_ACCEN_RDA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_RDA_Bits.EN20 */
#define IFX_P_ACCEN_RDA_EN20_OFF (20u)

/** \brief Length for Ifx_P_ACCEN_RDA_Bits.EN21 */
#define IFX_P_ACCEN_RDA_EN21_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_RDA_Bits.EN21 */
#define IFX_P_ACCEN_RDA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_RDA_Bits.EN21 */
#define IFX_P_ACCEN_RDA_EN21_OFF (21u)

/** \brief Length for Ifx_P_ACCEN_RDA_Bits.EN22 */
#define IFX_P_ACCEN_RDA_EN22_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_RDA_Bits.EN22 */
#define IFX_P_ACCEN_RDA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_RDA_Bits.EN22 */
#define IFX_P_ACCEN_RDA_EN22_OFF (22u)

/** \brief Length for Ifx_P_ACCEN_RDA_Bits.EN23 */
#define IFX_P_ACCEN_RDA_EN23_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_RDA_Bits.EN23 */
#define IFX_P_ACCEN_RDA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_RDA_Bits.EN23 */
#define IFX_P_ACCEN_RDA_EN23_OFF (23u)

/** \brief Length for Ifx_P_ACCEN_RDA_Bits.EN24 */
#define IFX_P_ACCEN_RDA_EN24_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_RDA_Bits.EN24 */
#define IFX_P_ACCEN_RDA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_RDA_Bits.EN24 */
#define IFX_P_ACCEN_RDA_EN24_OFF (24u)

/** \brief Length for Ifx_P_ACCEN_RDA_Bits.EN25 */
#define IFX_P_ACCEN_RDA_EN25_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_RDA_Bits.EN25 */
#define IFX_P_ACCEN_RDA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_RDA_Bits.EN25 */
#define IFX_P_ACCEN_RDA_EN25_OFF (25u)

/** \brief Length for Ifx_P_ACCEN_RDA_Bits.EN26 */
#define IFX_P_ACCEN_RDA_EN26_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_RDA_Bits.EN26 */
#define IFX_P_ACCEN_RDA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_RDA_Bits.EN26 */
#define IFX_P_ACCEN_RDA_EN26_OFF (26u)

/** \brief Length for Ifx_P_ACCEN_RDA_Bits.EN27 */
#define IFX_P_ACCEN_RDA_EN27_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_RDA_Bits.EN27 */
#define IFX_P_ACCEN_RDA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_RDA_Bits.EN27 */
#define IFX_P_ACCEN_RDA_EN27_OFF (27u)

/** \brief Length for Ifx_P_ACCEN_RDA_Bits.EN28 */
#define IFX_P_ACCEN_RDA_EN28_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_RDA_Bits.EN28 */
#define IFX_P_ACCEN_RDA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_RDA_Bits.EN28 */
#define IFX_P_ACCEN_RDA_EN28_OFF (28u)

/** \brief Length for Ifx_P_ACCEN_RDA_Bits.EN29 */
#define IFX_P_ACCEN_RDA_EN29_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_RDA_Bits.EN29 */
#define IFX_P_ACCEN_RDA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_RDA_Bits.EN29 */
#define IFX_P_ACCEN_RDA_EN29_OFF (29u)

/** \brief Length for Ifx_P_ACCEN_RDA_Bits.EN30 */
#define IFX_P_ACCEN_RDA_EN30_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_RDA_Bits.EN30 */
#define IFX_P_ACCEN_RDA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_RDA_Bits.EN30 */
#define IFX_P_ACCEN_RDA_EN30_OFF (30u)

/** \brief Length for Ifx_P_ACCEN_RDA_Bits.EN31 */
#define IFX_P_ACCEN_RDA_EN31_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_RDA_Bits.EN31 */
#define IFX_P_ACCEN_RDA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_RDA_Bits.EN31 */
#define IFX_P_ACCEN_RDA_EN31_OFF (31u)

/** \brief Length for Ifx_P_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_P_ACCEN_RDB_FPI_EN32_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_P_ACCEN_RDB_FPI_EN32_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_P_ACCEN_RDB_FPI_EN32_OFF (0u)

/** \brief Length for Ifx_P_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_P_ACCEN_RDB_FPI_EN33_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_P_ACCEN_RDB_FPI_EN33_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_P_ACCEN_RDB_FPI_EN33_OFF (1u)

/** \brief Length for Ifx_P_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_P_ACCEN_RDB_FPI_EN34_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_P_ACCEN_RDB_FPI_EN34_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_P_ACCEN_RDB_FPI_EN34_OFF (2u)

/** \brief Length for Ifx_P_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_P_ACCEN_RDB_FPI_EN35_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_P_ACCEN_RDB_FPI_EN35_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_P_ACCEN_RDB_FPI_EN35_OFF (3u)

/** \brief Length for Ifx_P_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_P_ACCEN_RDB_FPI_EN36_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_P_ACCEN_RDB_FPI_EN36_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_P_ACCEN_RDB_FPI_EN36_OFF (4u)

/** \brief Length for Ifx_P_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_P_ACCEN_RDB_FPI_EN37_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_P_ACCEN_RDB_FPI_EN37_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_P_ACCEN_RDB_FPI_EN37_OFF (5u)

/** \brief Length for Ifx_P_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_P_ACCEN_RDB_FPI_EN38_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_P_ACCEN_RDB_FPI_EN38_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_P_ACCEN_RDB_FPI_EN38_OFF (6u)

/** \brief Length for Ifx_P_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_P_ACCEN_RDB_FPI_EN39_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_P_ACCEN_RDB_FPI_EN39_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_P_ACCEN_RDB_FPI_EN39_OFF (7u)

/** \brief Length for Ifx_P_ACCEN_VM_Bits.RD00 */
#define IFX_P_ACCEN_VM_RD00_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_VM_Bits.RD00 */
#define IFX_P_ACCEN_VM_RD00_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_VM_Bits.RD00 */
#define IFX_P_ACCEN_VM_RD00_OFF (0u)

/** \brief Length for Ifx_P_ACCEN_VM_Bits.RD01 */
#define IFX_P_ACCEN_VM_RD01_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_VM_Bits.RD01 */
#define IFX_P_ACCEN_VM_RD01_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_VM_Bits.RD01 */
#define IFX_P_ACCEN_VM_RD01_OFF (1u)

/** \brief Length for Ifx_P_ACCEN_VM_Bits.RD02 */
#define IFX_P_ACCEN_VM_RD02_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_VM_Bits.RD02 */
#define IFX_P_ACCEN_VM_RD02_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_VM_Bits.RD02 */
#define IFX_P_ACCEN_VM_RD02_OFF (2u)

/** \brief Length for Ifx_P_ACCEN_VM_Bits.RD03 */
#define IFX_P_ACCEN_VM_RD03_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_VM_Bits.RD03 */
#define IFX_P_ACCEN_VM_RD03_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_VM_Bits.RD03 */
#define IFX_P_ACCEN_VM_RD03_OFF (3u)

/** \brief Length for Ifx_P_ACCEN_VM_Bits.RD04 */
#define IFX_P_ACCEN_VM_RD04_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_VM_Bits.RD04 */
#define IFX_P_ACCEN_VM_RD04_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_VM_Bits.RD04 */
#define IFX_P_ACCEN_VM_RD04_OFF (4u)

/** \brief Length for Ifx_P_ACCEN_VM_Bits.RD05 */
#define IFX_P_ACCEN_VM_RD05_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_VM_Bits.RD05 */
#define IFX_P_ACCEN_VM_RD05_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_VM_Bits.RD05 */
#define IFX_P_ACCEN_VM_RD05_OFF (5u)

/** \brief Length for Ifx_P_ACCEN_VM_Bits.RD06 */
#define IFX_P_ACCEN_VM_RD06_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_VM_Bits.RD06 */
#define IFX_P_ACCEN_VM_RD06_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_VM_Bits.RD06 */
#define IFX_P_ACCEN_VM_RD06_OFF (6u)

/** \brief Length for Ifx_P_ACCEN_VM_Bits.RD07 */
#define IFX_P_ACCEN_VM_RD07_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_VM_Bits.RD07 */
#define IFX_P_ACCEN_VM_RD07_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_VM_Bits.RD07 */
#define IFX_P_ACCEN_VM_RD07_OFF (7u)

/** \brief Length for Ifx_P_ACCEN_VM_Bits.WR00 */
#define IFX_P_ACCEN_VM_WR00_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_VM_Bits.WR00 */
#define IFX_P_ACCEN_VM_WR00_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_VM_Bits.WR00 */
#define IFX_P_ACCEN_VM_WR00_OFF (16u)

/** \brief Length for Ifx_P_ACCEN_VM_Bits.WR01 */
#define IFX_P_ACCEN_VM_WR01_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_VM_Bits.WR01 */
#define IFX_P_ACCEN_VM_WR01_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_VM_Bits.WR01 */
#define IFX_P_ACCEN_VM_WR01_OFF (17u)

/** \brief Length for Ifx_P_ACCEN_VM_Bits.WR02 */
#define IFX_P_ACCEN_VM_WR02_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_VM_Bits.WR02 */
#define IFX_P_ACCEN_VM_WR02_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_VM_Bits.WR02 */
#define IFX_P_ACCEN_VM_WR02_OFF (18u)

/** \brief Length for Ifx_P_ACCEN_VM_Bits.WR03 */
#define IFX_P_ACCEN_VM_WR03_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_VM_Bits.WR03 */
#define IFX_P_ACCEN_VM_WR03_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_VM_Bits.WR03 */
#define IFX_P_ACCEN_VM_WR03_OFF (19u)

/** \brief Length for Ifx_P_ACCEN_VM_Bits.WR04 */
#define IFX_P_ACCEN_VM_WR04_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_VM_Bits.WR04 */
#define IFX_P_ACCEN_VM_WR04_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_VM_Bits.WR04 */
#define IFX_P_ACCEN_VM_WR04_OFF (20u)

/** \brief Length for Ifx_P_ACCEN_VM_Bits.WR05 */
#define IFX_P_ACCEN_VM_WR05_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_VM_Bits.WR05 */
#define IFX_P_ACCEN_VM_WR05_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_VM_Bits.WR05 */
#define IFX_P_ACCEN_VM_WR05_OFF (21u)

/** \brief Length for Ifx_P_ACCEN_VM_Bits.WR06 */
#define IFX_P_ACCEN_VM_WR06_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_VM_Bits.WR06 */
#define IFX_P_ACCEN_VM_WR06_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_VM_Bits.WR06 */
#define IFX_P_ACCEN_VM_WR06_OFF (22u)

/** \brief Length for Ifx_P_ACCEN_VM_Bits.WR07 */
#define IFX_P_ACCEN_VM_WR07_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_VM_Bits.WR07 */
#define IFX_P_ACCEN_VM_WR07_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_VM_Bits.WR07 */
#define IFX_P_ACCEN_VM_WR07_OFF (23u)

/** \brief Length for Ifx_P_ACCEN_PRS_Bits.RD00 */
#define IFX_P_ACCEN_PRS_RD00_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_PRS_Bits.RD00 */
#define IFX_P_ACCEN_PRS_RD00_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_PRS_Bits.RD00 */
#define IFX_P_ACCEN_PRS_RD00_OFF (0u)

/** \brief Length for Ifx_P_ACCEN_PRS_Bits.RD01 */
#define IFX_P_ACCEN_PRS_RD01_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_PRS_Bits.RD01 */
#define IFX_P_ACCEN_PRS_RD01_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_PRS_Bits.RD01 */
#define IFX_P_ACCEN_PRS_RD01_OFF (1u)

/** \brief Length for Ifx_P_ACCEN_PRS_Bits.RD02 */
#define IFX_P_ACCEN_PRS_RD02_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_PRS_Bits.RD02 */
#define IFX_P_ACCEN_PRS_RD02_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_PRS_Bits.RD02 */
#define IFX_P_ACCEN_PRS_RD02_OFF (2u)

/** \brief Length for Ifx_P_ACCEN_PRS_Bits.RD03 */
#define IFX_P_ACCEN_PRS_RD03_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_PRS_Bits.RD03 */
#define IFX_P_ACCEN_PRS_RD03_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_PRS_Bits.RD03 */
#define IFX_P_ACCEN_PRS_RD03_OFF (3u)

/** \brief Length for Ifx_P_ACCEN_PRS_Bits.RD04 */
#define IFX_P_ACCEN_PRS_RD04_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_PRS_Bits.RD04 */
#define IFX_P_ACCEN_PRS_RD04_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_PRS_Bits.RD04 */
#define IFX_P_ACCEN_PRS_RD04_OFF (4u)

/** \brief Length for Ifx_P_ACCEN_PRS_Bits.RD05 */
#define IFX_P_ACCEN_PRS_RD05_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_PRS_Bits.RD05 */
#define IFX_P_ACCEN_PRS_RD05_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_PRS_Bits.RD05 */
#define IFX_P_ACCEN_PRS_RD05_OFF (5u)

/** \brief Length for Ifx_P_ACCEN_PRS_Bits.RD06 */
#define IFX_P_ACCEN_PRS_RD06_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_PRS_Bits.RD06 */
#define IFX_P_ACCEN_PRS_RD06_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_PRS_Bits.RD06 */
#define IFX_P_ACCEN_PRS_RD06_OFF (6u)

/** \brief Length for Ifx_P_ACCEN_PRS_Bits.RD07 */
#define IFX_P_ACCEN_PRS_RD07_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_PRS_Bits.RD07 */
#define IFX_P_ACCEN_PRS_RD07_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_PRS_Bits.RD07 */
#define IFX_P_ACCEN_PRS_RD07_OFF (7u)

/** \brief Length for Ifx_P_ACCEN_PRS_Bits.WR00 */
#define IFX_P_ACCEN_PRS_WR00_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_PRS_Bits.WR00 */
#define IFX_P_ACCEN_PRS_WR00_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_PRS_Bits.WR00 */
#define IFX_P_ACCEN_PRS_WR00_OFF (16u)

/** \brief Length for Ifx_P_ACCEN_PRS_Bits.WR01 */
#define IFX_P_ACCEN_PRS_WR01_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_PRS_Bits.WR01 */
#define IFX_P_ACCEN_PRS_WR01_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_PRS_Bits.WR01 */
#define IFX_P_ACCEN_PRS_WR01_OFF (17u)

/** \brief Length for Ifx_P_ACCEN_PRS_Bits.WR02 */
#define IFX_P_ACCEN_PRS_WR02_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_PRS_Bits.WR02 */
#define IFX_P_ACCEN_PRS_WR02_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_PRS_Bits.WR02 */
#define IFX_P_ACCEN_PRS_WR02_OFF (18u)

/** \brief Length for Ifx_P_ACCEN_PRS_Bits.WR03 */
#define IFX_P_ACCEN_PRS_WR03_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_PRS_Bits.WR03 */
#define IFX_P_ACCEN_PRS_WR03_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_PRS_Bits.WR03 */
#define IFX_P_ACCEN_PRS_WR03_OFF (19u)

/** \brief Length for Ifx_P_ACCEN_PRS_Bits.WR04 */
#define IFX_P_ACCEN_PRS_WR04_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_PRS_Bits.WR04 */
#define IFX_P_ACCEN_PRS_WR04_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_PRS_Bits.WR04 */
#define IFX_P_ACCEN_PRS_WR04_OFF (20u)

/** \brief Length for Ifx_P_ACCEN_PRS_Bits.WR05 */
#define IFX_P_ACCEN_PRS_WR05_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_PRS_Bits.WR05 */
#define IFX_P_ACCEN_PRS_WR05_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_PRS_Bits.WR05 */
#define IFX_P_ACCEN_PRS_WR05_OFF (21u)

/** \brief Length for Ifx_P_ACCEN_PRS_Bits.WR06 */
#define IFX_P_ACCEN_PRS_WR06_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_PRS_Bits.WR06 */
#define IFX_P_ACCEN_PRS_WR06_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_PRS_Bits.WR06 */
#define IFX_P_ACCEN_PRS_WR06_OFF (22u)

/** \brief Length for Ifx_P_ACCEN_PRS_Bits.WR07 */
#define IFX_P_ACCEN_PRS_WR07_LEN (1u)

/** \brief Mask for Ifx_P_ACCEN_PRS_Bits.WR07 */
#define IFX_P_ACCEN_PRS_WR07_MSK (0x1u)

/** \brief Offset for Ifx_P_ACCEN_PRS_Bits.WR07 */
#define IFX_P_ACCEN_PRS_WR07_OFF (23u)

/** \brief Length for Ifx_P_PADCFG_GPIO_Bits.OUT */
#define IFX_P_PADCFG_GPIO_OUT_LEN (1u)

/** \brief Mask for Ifx_P_PADCFG_GPIO_Bits.OUT */
#define IFX_P_PADCFG_GPIO_OUT_MSK (0x1u)

/** \brief Offset for Ifx_P_PADCFG_GPIO_Bits.OUT */
#define IFX_P_PADCFG_GPIO_OUT_OFF (0u)

/** \brief Length for Ifx_P_PADCFG_GPIO_Bits.SET */
#define IFX_P_PADCFG_GPIO_SET_LEN (1u)

/** \brief Mask for Ifx_P_PADCFG_GPIO_Bits.SET */
#define IFX_P_PADCFG_GPIO_SET_MSK (0x1u)

/** \brief Offset for Ifx_P_PADCFG_GPIO_Bits.SET */
#define IFX_P_PADCFG_GPIO_SET_OFF (2u)

/** \brief Length for Ifx_P_PADCFG_GPIO_Bits.CLR */
#define IFX_P_PADCFG_GPIO_CLR_LEN (1u)

/** \brief Mask for Ifx_P_PADCFG_GPIO_Bits.CLR */
#define IFX_P_PADCFG_GPIO_CLR_MSK (0x1u)

/** \brief Offset for Ifx_P_PADCFG_GPIO_Bits.CLR */
#define IFX_P_PADCFG_GPIO_CLR_OFF (3u)

/** \brief Length for Ifx_P_PADCFG_GPIO_Bits.IN */
#define IFX_P_PADCFG_GPIO_IN_LEN (1u)

/** \brief Mask for Ifx_P_PADCFG_GPIO_Bits.IN */
#define IFX_P_PADCFG_GPIO_IN_MSK (0x1u)

/** \brief Offset for Ifx_P_PADCFG_GPIO_Bits.IN */
#define IFX_P_PADCFG_GPIO_IN_OFF (8u)

/** \brief Length for Ifx_P_PADCFG_DRVCFG_Bits.DIR */
#define IFX_P_PADCFG_DRVCFG_DIR_LEN (1u)

/** \brief Mask for Ifx_P_PADCFG_DRVCFG_Bits.DIR */
#define IFX_P_PADCFG_DRVCFG_DIR_MSK (0x1u)

/** \brief Offset for Ifx_P_PADCFG_DRVCFG_Bits.DIR */
#define IFX_P_PADCFG_DRVCFG_DIR_OFF (0u)

/** \brief Length for Ifx_P_PADCFG_DRVCFG_Bits.OD */
#define IFX_P_PADCFG_DRVCFG_OD_LEN (1u)

/** \brief Mask for Ifx_P_PADCFG_DRVCFG_Bits.OD */
#define IFX_P_PADCFG_DRVCFG_OD_MSK (0x1u)

/** \brief Offset for Ifx_P_PADCFG_DRVCFG_Bits.OD */
#define IFX_P_PADCFG_DRVCFG_OD_OFF (1u)

/** \brief Length for Ifx_P_PADCFG_DRVCFG_Bits.MODE */
#define IFX_P_PADCFG_DRVCFG_MODE_LEN (4u)

/** \brief Mask for Ifx_P_PADCFG_DRVCFG_Bits.MODE */
#define IFX_P_PADCFG_DRVCFG_MODE_MSK (0xfu)

/** \brief Offset for Ifx_P_PADCFG_DRVCFG_Bits.MODE */
#define IFX_P_PADCFG_DRVCFG_MODE_OFF (4u)

/** \brief Length for Ifx_P_PADCFG_DRVCFG_Bits.PD */
#define IFX_P_PADCFG_DRVCFG_PD_LEN (3u)

/** \brief Mask for Ifx_P_PADCFG_DRVCFG_Bits.PD */
#define IFX_P_PADCFG_DRVCFG_PD_MSK (0x7u)

/** \brief Offset for Ifx_P_PADCFG_DRVCFG_Bits.PD */
#define IFX_P_PADCFG_DRVCFG_PD_OFF (8u)

/** \brief Length for Ifx_P_PADCFG_DRVCFG_Bits.PL */
#define IFX_P_PADCFG_DRVCFG_PL_LEN (3u)

/** \brief Mask for Ifx_P_PADCFG_DRVCFG_Bits.PL */
#define IFX_P_PADCFG_DRVCFG_PL_MSK (0x7u)

/** \brief Offset for Ifx_P_PADCFG_DRVCFG_Bits.PL */
#define IFX_P_PADCFG_DRVCFG_PL_OFF (12u)

/** \brief Length for Ifx_P_PADCFG_DRVCFG_Bits.MODEX */
#define IFX_P_PADCFG_DRVCFG_MODEX_LEN (2u)

/** \brief Mask for Ifx_P_PADCFG_DRVCFG_Bits.MODEX */
#define IFX_P_PADCFG_DRVCFG_MODEX_MSK (0x3u)

/** \brief Offset for Ifx_P_PADCFG_DRVCFG_Bits.MODEX */
#define IFX_P_PADCFG_DRVCFG_MODEX_OFF (16u)

/** \brief Length for Ifx_P_PADCFG_ACCEN_Bits.GRP */
#define IFX_P_PADCFG_ACCEN_GRP_LEN (3u)

/** \brief Mask for Ifx_P_PADCFG_ACCEN_Bits.GRP */
#define IFX_P_PADCFG_ACCEN_GRP_MSK (0x7u)

/** \brief Offset for Ifx_P_PADCFG_ACCEN_Bits.GRP */
#define IFX_P_PADCFG_ACCEN_GRP_OFF (0u)

/** \brief Length for Ifx_P_PADCFG_SAFSEC_Bits.ESR_EN */
#define IFX_P_PADCFG_SAFSEC_ESR_EN_LEN (1u)

/** \brief Mask for Ifx_P_PADCFG_SAFSEC_Bits.ESR_EN */
#define IFX_P_PADCFG_SAFSEC_ESR_EN_MSK (0x1u)

/** \brief Offset for Ifx_P_PADCFG_SAFSEC_Bits.ESR_EN */
#define IFX_P_PADCFG_SAFSEC_ESR_EN_OFF (0u)

/** \brief Length for Ifx_P_PADCFG_SAFSEC_Bits.ESR_PPL */
#define IFX_P_PADCFG_SAFSEC_ESR_PPL_LEN (1u)

/** \brief Mask for Ifx_P_PADCFG_SAFSEC_Bits.ESR_PPL */
#define IFX_P_PADCFG_SAFSEC_ESR_PPL_MSK (0x1u)

/** \brief Offset for Ifx_P_PADCFG_SAFSEC_Bits.ESR_PPL */
#define IFX_P_PADCFG_SAFSEC_ESR_PPL_OFF (1u)

/** \brief Length for Ifx_P_PADCFG_SAFSEC_Bits.ESR_PD */
#define IFX_P_PADCFG_SAFSEC_ESR_PD_LEN (2u)

/** \brief Mask for Ifx_P_PADCFG_SAFSEC_Bits.ESR_PD */
#define IFX_P_PADCFG_SAFSEC_ESR_PD_MSK (0x3u)

/** \brief Offset for Ifx_P_PADCFG_SAFSEC_Bits.ESR_PD */
#define IFX_P_PADCFG_SAFSEC_ESR_PD_OFF (4u)

/** \}  */

/******************************************************************************/

/******************************************************************************/

#endif /* IFXPORT_BF_H */
