<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › can › flexcan.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>flexcan.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * flexcan.c - FLEXCAN CAN controller driver</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2005-2006 Varma Electronics Oy</span>
<span class="cm"> * Copyright (c) 2009 Sascha Hauer, Pengutronix</span>
<span class="cm"> * Copyright (c) 2010 Marc Kleine-Budde, Pengutronix</span>
<span class="cm"> *</span>
<span class="cm"> * Based on code originally by Andrey Volkov &lt;avolkov@varma-el.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * LICENCE:</span>
<span class="cm"> * This program is free software; you can redistribute it and/or</span>
<span class="cm"> * modify it under the terms of the GNU General Public License as</span>
<span class="cm"> * published by the Free Software Foundation version 2.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/netdevice.h&gt;</span>
<span class="cp">#include &lt;linux/can.h&gt;</span>
<span class="cp">#include &lt;linux/can/dev.h&gt;</span>
<span class="cp">#include &lt;linux/can/error.h&gt;</span>
<span class="cp">#include &lt;linux/can/platform/flexcan.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/if_arp.h&gt;</span>
<span class="cp">#include &lt;linux/if_ether.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/list.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/of.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/pinctrl/consumer.h&gt;</span>

<span class="cp">#define DRV_NAME			&quot;flexcan&quot;</span>

<span class="cm">/* 8 for RX fifo and 2 error handling */</span>
<span class="cp">#define FLEXCAN_NAPI_WEIGHT		(8 + 2)</span>

<span class="cm">/* FLEXCAN module configuration register (CANMCR) bits */</span>
<span class="cp">#define FLEXCAN_MCR_MDIS		BIT(31)</span>
<span class="cp">#define FLEXCAN_MCR_FRZ			BIT(30)</span>
<span class="cp">#define FLEXCAN_MCR_FEN			BIT(29)</span>
<span class="cp">#define FLEXCAN_MCR_HALT		BIT(28)</span>
<span class="cp">#define FLEXCAN_MCR_NOT_RDY		BIT(27)</span>
<span class="cp">#define FLEXCAN_MCR_WAK_MSK		BIT(26)</span>
<span class="cp">#define FLEXCAN_MCR_SOFTRST		BIT(25)</span>
<span class="cp">#define FLEXCAN_MCR_FRZ_ACK		BIT(24)</span>
<span class="cp">#define FLEXCAN_MCR_SUPV		BIT(23)</span>
<span class="cp">#define FLEXCAN_MCR_SLF_WAK		BIT(22)</span>
<span class="cp">#define FLEXCAN_MCR_WRN_EN		BIT(21)</span>
<span class="cp">#define FLEXCAN_MCR_LPM_ACK		BIT(20)</span>
<span class="cp">#define FLEXCAN_MCR_WAK_SRC		BIT(19)</span>
<span class="cp">#define FLEXCAN_MCR_DOZE		BIT(18)</span>
<span class="cp">#define FLEXCAN_MCR_SRX_DIS		BIT(17)</span>
<span class="cp">#define FLEXCAN_MCR_BCC			BIT(16)</span>
<span class="cp">#define FLEXCAN_MCR_LPRIO_EN		BIT(13)</span>
<span class="cp">#define FLEXCAN_MCR_AEN			BIT(12)</span>
<span class="cp">#define FLEXCAN_MCR_MAXMB(x)		((x) &amp; 0xf)</span>
<span class="cp">#define FLEXCAN_MCR_IDAM_A		(0 &lt;&lt; 8)</span>
<span class="cp">#define FLEXCAN_MCR_IDAM_B		(1 &lt;&lt; 8)</span>
<span class="cp">#define FLEXCAN_MCR_IDAM_C		(2 &lt;&lt; 8)</span>
<span class="cp">#define FLEXCAN_MCR_IDAM_D		(3 &lt;&lt; 8)</span>

<span class="cm">/* FLEXCAN control register (CANCTRL) bits */</span>
<span class="cp">#define FLEXCAN_CTRL_PRESDIV(x)		(((x) &amp; 0xff) &lt;&lt; 24)</span>
<span class="cp">#define FLEXCAN_CTRL_RJW(x)		(((x) &amp; 0x03) &lt;&lt; 22)</span>
<span class="cp">#define FLEXCAN_CTRL_PSEG1(x)		(((x) &amp; 0x07) &lt;&lt; 19)</span>
<span class="cp">#define FLEXCAN_CTRL_PSEG2(x)		(((x) &amp; 0x07) &lt;&lt; 16)</span>
<span class="cp">#define FLEXCAN_CTRL_BOFF_MSK		BIT(15)</span>
<span class="cp">#define FLEXCAN_CTRL_ERR_MSK		BIT(14)</span>
<span class="cp">#define FLEXCAN_CTRL_CLK_SRC		BIT(13)</span>
<span class="cp">#define FLEXCAN_CTRL_LPB		BIT(12)</span>
<span class="cp">#define FLEXCAN_CTRL_TWRN_MSK		BIT(11)</span>
<span class="cp">#define FLEXCAN_CTRL_RWRN_MSK		BIT(10)</span>
<span class="cp">#define FLEXCAN_CTRL_SMP		BIT(7)</span>
<span class="cp">#define FLEXCAN_CTRL_BOFF_REC		BIT(6)</span>
<span class="cp">#define FLEXCAN_CTRL_TSYN		BIT(5)</span>
<span class="cp">#define FLEXCAN_CTRL_LBUF		BIT(4)</span>
<span class="cp">#define FLEXCAN_CTRL_LOM		BIT(3)</span>
<span class="cp">#define FLEXCAN_CTRL_PROPSEG(x)		((x) &amp; 0x07)</span>
<span class="cp">#define FLEXCAN_CTRL_ERR_BUS		(FLEXCAN_CTRL_ERR_MSK)</span>
<span class="cp">#define FLEXCAN_CTRL_ERR_STATE \</span>
<span class="cp">	(FLEXCAN_CTRL_TWRN_MSK | FLEXCAN_CTRL_RWRN_MSK | \</span>
<span class="cp">	 FLEXCAN_CTRL_BOFF_MSK)</span>
<span class="cp">#define FLEXCAN_CTRL_ERR_ALL \</span>
<span class="cp">	(FLEXCAN_CTRL_ERR_BUS | FLEXCAN_CTRL_ERR_STATE)</span>

<span class="cm">/* FLEXCAN error and status register (ESR) bits */</span>
<span class="cp">#define FLEXCAN_ESR_TWRN_INT		BIT(17)</span>
<span class="cp">#define FLEXCAN_ESR_RWRN_INT		BIT(16)</span>
<span class="cp">#define FLEXCAN_ESR_BIT1_ERR		BIT(15)</span>
<span class="cp">#define FLEXCAN_ESR_BIT0_ERR		BIT(14)</span>
<span class="cp">#define FLEXCAN_ESR_ACK_ERR		BIT(13)</span>
<span class="cp">#define FLEXCAN_ESR_CRC_ERR		BIT(12)</span>
<span class="cp">#define FLEXCAN_ESR_FRM_ERR		BIT(11)</span>
<span class="cp">#define FLEXCAN_ESR_STF_ERR		BIT(10)</span>
<span class="cp">#define FLEXCAN_ESR_TX_WRN		BIT(9)</span>
<span class="cp">#define FLEXCAN_ESR_RX_WRN		BIT(8)</span>
<span class="cp">#define FLEXCAN_ESR_IDLE		BIT(7)</span>
<span class="cp">#define FLEXCAN_ESR_TXRX		BIT(6)</span>
<span class="cp">#define FLEXCAN_EST_FLT_CONF_SHIFT	(4)</span>
<span class="cp">#define FLEXCAN_ESR_FLT_CONF_MASK	(0x3 &lt;&lt; FLEXCAN_EST_FLT_CONF_SHIFT)</span>
<span class="cp">#define FLEXCAN_ESR_FLT_CONF_ACTIVE	(0x0 &lt;&lt; FLEXCAN_EST_FLT_CONF_SHIFT)</span>
<span class="cp">#define FLEXCAN_ESR_FLT_CONF_PASSIVE	(0x1 &lt;&lt; FLEXCAN_EST_FLT_CONF_SHIFT)</span>
<span class="cp">#define FLEXCAN_ESR_BOFF_INT		BIT(2)</span>
<span class="cp">#define FLEXCAN_ESR_ERR_INT		BIT(1)</span>
<span class="cp">#define FLEXCAN_ESR_WAK_INT		BIT(0)</span>
<span class="cp">#define FLEXCAN_ESR_ERR_BUS \</span>
<span class="cp">	(FLEXCAN_ESR_BIT1_ERR | FLEXCAN_ESR_BIT0_ERR | \</span>
<span class="cp">	 FLEXCAN_ESR_ACK_ERR | FLEXCAN_ESR_CRC_ERR | \</span>
<span class="cp">	 FLEXCAN_ESR_FRM_ERR | FLEXCAN_ESR_STF_ERR)</span>
<span class="cp">#define FLEXCAN_ESR_ERR_STATE \</span>
<span class="cp">	(FLEXCAN_ESR_TWRN_INT | FLEXCAN_ESR_RWRN_INT | FLEXCAN_ESR_BOFF_INT)</span>
<span class="cp">#define FLEXCAN_ESR_ERR_ALL \</span>
<span class="cp">	(FLEXCAN_ESR_ERR_BUS | FLEXCAN_ESR_ERR_STATE)</span>
<span class="cp">#define FLEXCAN_ESR_ALL_INT \</span>
<span class="cp">	(FLEXCAN_ESR_TWRN_INT | FLEXCAN_ESR_RWRN_INT | \</span>
<span class="cp">	 FLEXCAN_ESR_BOFF_INT | FLEXCAN_ESR_ERR_INT)</span>

<span class="cm">/* FLEXCAN interrupt flag register (IFLAG) bits */</span>
<span class="cp">#define FLEXCAN_TX_BUF_ID		8</span>
<span class="cp">#define FLEXCAN_IFLAG_BUF(x)		BIT(x)</span>
<span class="cp">#define FLEXCAN_IFLAG_RX_FIFO_OVERFLOW	BIT(7)</span>
<span class="cp">#define FLEXCAN_IFLAG_RX_FIFO_WARN	BIT(6)</span>
<span class="cp">#define FLEXCAN_IFLAG_RX_FIFO_AVAILABLE	BIT(5)</span>
<span class="cp">#define FLEXCAN_IFLAG_DEFAULT \</span>
<span class="cp">	(FLEXCAN_IFLAG_RX_FIFO_OVERFLOW | FLEXCAN_IFLAG_RX_FIFO_AVAILABLE | \</span>
<span class="cp">	 FLEXCAN_IFLAG_BUF(FLEXCAN_TX_BUF_ID))</span>

<span class="cm">/* FLEXCAN message buffers */</span>
<span class="cp">#define FLEXCAN_MB_CNT_CODE(x)		(((x) &amp; 0xf) &lt;&lt; 24)</span>
<span class="cp">#define FLEXCAN_MB_CNT_SRR		BIT(22)</span>
<span class="cp">#define FLEXCAN_MB_CNT_IDE		BIT(21)</span>
<span class="cp">#define FLEXCAN_MB_CNT_RTR		BIT(20)</span>
<span class="cp">#define FLEXCAN_MB_CNT_LENGTH(x)	(((x) &amp; 0xf) &lt;&lt; 16)</span>
<span class="cp">#define FLEXCAN_MB_CNT_TIMESTAMP(x)	((x) &amp; 0xffff)</span>

<span class="cp">#define FLEXCAN_MB_CODE_MASK		(0xf0ffffff)</span>

<span class="cm">/* Structure of the message buffer */</span>
<span class="k">struct</span> <span class="n">flexcan_mb</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">can_ctrl</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">can_id</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">data</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/* Structure of the hardware registers */</span>
<span class="k">struct</span> <span class="n">flexcan_regs</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">mcr</span><span class="p">;</span>		<span class="cm">/* 0x00 */</span>
	<span class="n">u32</span> <span class="n">ctrl</span><span class="p">;</span>		<span class="cm">/* 0x04 */</span>
	<span class="n">u32</span> <span class="n">timer</span><span class="p">;</span>		<span class="cm">/* 0x08 */</span>
	<span class="n">u32</span> <span class="n">_reserved1</span><span class="p">;</span>		<span class="cm">/* 0x0c */</span>
	<span class="n">u32</span> <span class="n">rxgmask</span><span class="p">;</span>		<span class="cm">/* 0x10 */</span>
	<span class="n">u32</span> <span class="n">rx14mask</span><span class="p">;</span>		<span class="cm">/* 0x14 */</span>
	<span class="n">u32</span> <span class="n">rx15mask</span><span class="p">;</span>		<span class="cm">/* 0x18 */</span>
	<span class="n">u32</span> <span class="n">ecr</span><span class="p">;</span>		<span class="cm">/* 0x1c */</span>
	<span class="n">u32</span> <span class="n">esr</span><span class="p">;</span>		<span class="cm">/* 0x20 */</span>
	<span class="n">u32</span> <span class="n">imask2</span><span class="p">;</span>		<span class="cm">/* 0x24 */</span>
	<span class="n">u32</span> <span class="n">imask1</span><span class="p">;</span>		<span class="cm">/* 0x28 */</span>
	<span class="n">u32</span> <span class="n">iflag2</span><span class="p">;</span>		<span class="cm">/* 0x2c */</span>
	<span class="n">u32</span> <span class="n">iflag1</span><span class="p">;</span>		<span class="cm">/* 0x30 */</span>
	<span class="n">u32</span> <span class="n">_reserved2</span><span class="p">[</span><span class="mi">19</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">flexcan_mb</span> <span class="n">cantxfg</span><span class="p">[</span><span class="mi">64</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">flexcan_priv</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">can_priv</span> <span class="n">can</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">napi_struct</span> <span class="n">napi</span><span class="p">;</span>

	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg_esr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg_ctrl_default</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">flexcan_platform_data</span> <span class="o">*</span><span class="n">pdata</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">can_bittiming_const</span> <span class="n">flexcan_bittiming_const</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="n">DRV_NAME</span><span class="p">,</span>
	<span class="p">.</span><span class="n">tseg1_min</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">tseg1_max</span> <span class="o">=</span> <span class="mi">16</span><span class="p">,</span>
	<span class="p">.</span><span class="n">tseg2_min</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">tseg2_max</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sjw_max</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">brp_min</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">brp_max</span> <span class="o">=</span> <span class="mi">256</span><span class="p">,</span>
	<span class="p">.</span><span class="n">brp_inc</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Abstract off the read/write for arm versus ppc.</span>
<span class="cm"> */</span>
<span class="cp">#if defined(__BIG_ENDIAN)</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">flexcan_read</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">in_be32</span><span class="p">(</span><span class="n">addr</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">flexcan_write</span><span class="p">(</span><span class="n">u32</span> <span class="n">val</span><span class="p">,</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">out_be32</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
<span class="p">}</span>
<span class="cp">#else</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">flexcan_read</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">readl</span><span class="p">(</span><span class="n">addr</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">flexcan_write</span><span class="p">(</span><span class="n">u32</span> <span class="n">val</span><span class="p">,</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> * Swtich transceiver on or off</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">flexcan_transceiver_switch</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">flexcan_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">,</span> <span class="kt">int</span> <span class="n">on</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">pdata</span> <span class="o">&amp;&amp;</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">pdata</span><span class="o">-&gt;</span><span class="n">transceiver_switch</span><span class="p">)</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">pdata</span><span class="o">-&gt;</span><span class="n">transceiver_switch</span><span class="p">(</span><span class="n">on</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">flexcan_has_and_handle_berr</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">flexcan_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">,</span>
					      <span class="n">u32</span> <span class="n">reg_esr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">can</span><span class="p">.</span><span class="n">ctrlmode</span> <span class="o">&amp;</span> <span class="n">CAN_CTRLMODE_BERR_REPORTING</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
		<span class="p">(</span><span class="n">reg_esr</span> <span class="o">&amp;</span> <span class="n">FLEXCAN_ESR_ERR_BUS</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">flexcan_chip_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">flexcan_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">flexcan_regs</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">flexcan_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">mcr</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">FLEXCAN_MCR_MDIS</span><span class="p">;</span>
	<span class="n">flexcan_write</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">mcr</span><span class="p">);</span>

	<span class="n">udelay</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">flexcan_chip_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">flexcan_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">flexcan_regs</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">flexcan_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">mcr</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">|=</span> <span class="n">FLEXCAN_MCR_MDIS</span><span class="p">;</span>
	<span class="n">flexcan_write</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">mcr</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">flexcan_get_berr_counter</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
				    <span class="k">struct</span> <span class="n">can_berr_counter</span> <span class="o">*</span><span class="n">bec</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">flexcan_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">flexcan_regs</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg</span> <span class="o">=</span> <span class="n">flexcan_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ecr</span><span class="p">);</span>

	<span class="n">bec</span><span class="o">-&gt;</span><span class="n">txerr</span> <span class="o">=</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&gt;&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
	<span class="n">bec</span><span class="o">-&gt;</span><span class="n">rxerr</span> <span class="o">=</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">flexcan_start_xmit</span><span class="p">(</span><span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="n">skb</span><span class="p">,</span> <span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">flexcan_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">flexcan_regs</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">can_frame</span> <span class="o">*</span><span class="n">cf</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">can_frame</span> <span class="o">*</span><span class="p">)</span><span class="n">skb</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">can_id</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ctrl</span> <span class="o">=</span> <span class="n">FLEXCAN_MB_CNT_CODE</span><span class="p">(</span><span class="mh">0xc</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">cf</span><span class="o">-&gt;</span><span class="n">can_dlc</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">can_dropped_invalid_skb</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">skb</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">NETDEV_TX_OK</span><span class="p">;</span>

	<span class="n">netif_stop_queue</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cf</span><span class="o">-&gt;</span><span class="n">can_id</span> <span class="o">&amp;</span> <span class="n">CAN_EFF_FLAG</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">can_id</span> <span class="o">=</span> <span class="n">cf</span><span class="o">-&gt;</span><span class="n">can_id</span> <span class="o">&amp;</span> <span class="n">CAN_EFF_MASK</span><span class="p">;</span>
		<span class="n">ctrl</span> <span class="o">|=</span> <span class="n">FLEXCAN_MB_CNT_IDE</span> <span class="o">|</span> <span class="n">FLEXCAN_MB_CNT_SRR</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">can_id</span> <span class="o">=</span> <span class="p">(</span><span class="n">cf</span><span class="o">-&gt;</span><span class="n">can_id</span> <span class="o">&amp;</span> <span class="n">CAN_SFF_MASK</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">18</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cf</span><span class="o">-&gt;</span><span class="n">can_id</span> <span class="o">&amp;</span> <span class="n">CAN_RTR_FLAG</span><span class="p">)</span>
		<span class="n">ctrl</span> <span class="o">|=</span> <span class="n">FLEXCAN_MB_CNT_RTR</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cf</span><span class="o">-&gt;</span><span class="n">can_dlc</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">data</span> <span class="o">=</span> <span class="n">be32_to_cpup</span><span class="p">((</span><span class="n">__be32</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">cf</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
		<span class="n">flexcan_write</span><span class="p">(</span><span class="n">data</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">cantxfg</span><span class="p">[</span><span class="n">FLEXCAN_TX_BUF_ID</span><span class="p">].</span><span class="n">data</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cf</span><span class="o">-&gt;</span><span class="n">can_dlc</span> <span class="o">&gt;</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">data</span> <span class="o">=</span> <span class="n">be32_to_cpup</span><span class="p">((</span><span class="n">__be32</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">cf</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">[</span><span class="mi">4</span><span class="p">]);</span>
		<span class="n">flexcan_write</span><span class="p">(</span><span class="n">data</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">cantxfg</span><span class="p">[</span><span class="n">FLEXCAN_TX_BUF_ID</span><span class="p">].</span><span class="n">data</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>
	<span class="p">}</span>

	<span class="n">can_put_echo_skb</span><span class="p">(</span><span class="n">skb</span><span class="p">,</span> <span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">flexcan_write</span><span class="p">(</span><span class="n">can_id</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">cantxfg</span><span class="p">[</span><span class="n">FLEXCAN_TX_BUF_ID</span><span class="p">].</span><span class="n">can_id</span><span class="p">);</span>
	<span class="n">flexcan_write</span><span class="p">(</span><span class="n">ctrl</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">cantxfg</span><span class="p">[</span><span class="n">FLEXCAN_TX_BUF_ID</span><span class="p">].</span><span class="n">can_ctrl</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">NETDEV_TX_OK</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">do_bus_err</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
		       <span class="k">struct</span> <span class="n">can_frame</span> <span class="o">*</span><span class="n">cf</span><span class="p">,</span> <span class="n">u32</span> <span class="n">reg_esr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">flexcan_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">rx_errors</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">tx_errors</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">cf</span><span class="o">-&gt;</span><span class="n">can_id</span> <span class="o">|=</span> <span class="n">CAN_ERR_PROT</span> <span class="o">|</span> <span class="n">CAN_ERR_BUSERROR</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">reg_esr</span> <span class="o">&amp;</span> <span class="n">FLEXCAN_ESR_BIT1_ERR</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">netdev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;BIT1_ERR irq</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">cf</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">|=</span> <span class="n">CAN_ERR_PROT_BIT1</span><span class="p">;</span>
		<span class="n">tx_errors</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">reg_esr</span> <span class="o">&amp;</span> <span class="n">FLEXCAN_ESR_BIT0_ERR</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">netdev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;BIT0_ERR irq</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">cf</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">|=</span> <span class="n">CAN_ERR_PROT_BIT0</span><span class="p">;</span>
		<span class="n">tx_errors</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">reg_esr</span> <span class="o">&amp;</span> <span class="n">FLEXCAN_ESR_ACK_ERR</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">netdev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;ACK_ERR irq</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">cf</span><span class="o">-&gt;</span><span class="n">can_id</span> <span class="o">|=</span> <span class="n">CAN_ERR_ACK</span><span class="p">;</span>
		<span class="n">cf</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">|=</span> <span class="n">CAN_ERR_PROT_LOC_ACK</span><span class="p">;</span>
		<span class="n">tx_errors</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">reg_esr</span> <span class="o">&amp;</span> <span class="n">FLEXCAN_ESR_CRC_ERR</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">netdev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;CRC_ERR irq</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">cf</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">|=</span> <span class="n">CAN_ERR_PROT_BIT</span><span class="p">;</span>
		<span class="n">cf</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">|=</span> <span class="n">CAN_ERR_PROT_LOC_CRC_SEQ</span><span class="p">;</span>
		<span class="n">rx_errors</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">reg_esr</span> <span class="o">&amp;</span> <span class="n">FLEXCAN_ESR_FRM_ERR</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">netdev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;FRM_ERR irq</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">cf</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">|=</span> <span class="n">CAN_ERR_PROT_FORM</span><span class="p">;</span>
		<span class="n">rx_errors</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">reg_esr</span> <span class="o">&amp;</span> <span class="n">FLEXCAN_ESR_STF_ERR</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">netdev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;STF_ERR irq</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">cf</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">|=</span> <span class="n">CAN_ERR_PROT_STUFF</span><span class="p">;</span>
		<span class="n">rx_errors</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">can</span><span class="p">.</span><span class="n">can_stats</span><span class="p">.</span><span class="n">bus_error</span><span class="o">++</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rx_errors</span><span class="p">)</span>
		<span class="n">dev</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">.</span><span class="n">rx_errors</span><span class="o">++</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tx_errors</span><span class="p">)</span>
		<span class="n">dev</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">.</span><span class="n">tx_errors</span><span class="o">++</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">flexcan_poll_bus_err</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">reg_esr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="n">skb</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">can_frame</span> <span class="o">*</span><span class="n">cf</span><span class="p">;</span>

	<span class="n">skb</span> <span class="o">=</span> <span class="n">alloc_can_err_skb</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cf</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="o">!</span><span class="n">skb</span><span class="p">))</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">do_bus_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">cf</span><span class="p">,</span> <span class="n">reg_esr</span><span class="p">);</span>
	<span class="n">netif_receive_skb</span><span class="p">(</span><span class="n">skb</span><span class="p">);</span>

	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">.</span><span class="n">rx_packets</span><span class="o">++</span><span class="p">;</span>
	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">.</span><span class="n">rx_bytes</span> <span class="o">+=</span> <span class="n">cf</span><span class="o">-&gt;</span><span class="n">can_dlc</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">do_state</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
		     <span class="k">struct</span> <span class="n">can_frame</span> <span class="o">*</span><span class="n">cf</span><span class="p">,</span> <span class="k">enum</span> <span class="n">can_state</span> <span class="n">new_state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">flexcan_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">can_berr_counter</span> <span class="n">bec</span><span class="p">;</span>

	<span class="n">flexcan_get_berr_counter</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">bec</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">can</span><span class="p">.</span><span class="n">state</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CAN_STATE_ERROR_ACTIVE</span>:
		<span class="cm">/*</span>
<span class="cm">		 * from: ERROR_ACTIVE</span>
<span class="cm">		 * to  : ERROR_WARNING, ERROR_PASSIVE, BUS_OFF</span>
<span class="cm">		 * =&gt;  : there was a warning int</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">new_state</span> <span class="o">&gt;=</span> <span class="n">CAN_STATE_ERROR_WARNING</span> <span class="o">&amp;&amp;</span>
		    <span class="n">new_state</span> <span class="o">&lt;=</span> <span class="n">CAN_STATE_BUS_OFF</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">netdev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Error Warning IRQ</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">priv</span><span class="o">-&gt;</span><span class="n">can</span><span class="p">.</span><span class="n">can_stats</span><span class="p">.</span><span class="n">error_warning</span><span class="o">++</span><span class="p">;</span>

			<span class="n">cf</span><span class="o">-&gt;</span><span class="n">can_id</span> <span class="o">|=</span> <span class="n">CAN_ERR_CRTL</span><span class="p">;</span>
			<span class="n">cf</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">bec</span><span class="p">.</span><span class="n">txerr</span> <span class="o">&gt;</span> <span class="n">bec</span><span class="p">.</span><span class="n">rxerr</span><span class="p">)</span> <span class="o">?</span>
				<span class="n">CAN_ERR_CRTL_TX_WARNING</span> <span class="o">:</span>
				<span class="n">CAN_ERR_CRTL_RX_WARNING</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="k">case</span> <span class="n">CAN_STATE_ERROR_WARNING</span>:	<span class="cm">/* fallthrough */</span>
		<span class="cm">/*</span>
<span class="cm">		 * from: ERROR_ACTIVE, ERROR_WARNING</span>
<span class="cm">		 * to  : ERROR_PASSIVE, BUS_OFF</span>
<span class="cm">		 * =&gt;  : error passive int</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">new_state</span> <span class="o">&gt;=</span> <span class="n">CAN_STATE_ERROR_PASSIVE</span> <span class="o">&amp;&amp;</span>
		    <span class="n">new_state</span> <span class="o">&lt;=</span> <span class="n">CAN_STATE_BUS_OFF</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">netdev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Error Passive IRQ</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">priv</span><span class="o">-&gt;</span><span class="n">can</span><span class="p">.</span><span class="n">can_stats</span><span class="p">.</span><span class="n">error_passive</span><span class="o">++</span><span class="p">;</span>

			<span class="n">cf</span><span class="o">-&gt;</span><span class="n">can_id</span> <span class="o">|=</span> <span class="n">CAN_ERR_CRTL</span><span class="p">;</span>
			<span class="n">cf</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">bec</span><span class="p">.</span><span class="n">txerr</span> <span class="o">&gt;</span> <span class="n">bec</span><span class="p">.</span><span class="n">rxerr</span><span class="p">)</span> <span class="o">?</span>
				<span class="n">CAN_ERR_CRTL_TX_PASSIVE</span> <span class="o">:</span>
				<span class="n">CAN_ERR_CRTL_RX_PASSIVE</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CAN_STATE_BUS_OFF</span>:
		<span class="n">netdev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;BUG! &quot;</span>
			   <span class="s">&quot;hardware recovered automatically from BUS_OFF</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* process state changes depending on the new state */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">new_state</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CAN_STATE_ERROR_ACTIVE</span>:
		<span class="n">netdev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Error Active</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">cf</span><span class="o">-&gt;</span><span class="n">can_id</span> <span class="o">|=</span> <span class="n">CAN_ERR_PROT</span><span class="p">;</span>
		<span class="n">cf</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">CAN_ERR_PROT_ACTIVE</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">CAN_STATE_BUS_OFF</span>:
		<span class="n">cf</span><span class="o">-&gt;</span><span class="n">can_id</span> <span class="o">|=</span> <span class="n">CAN_ERR_BUSOFF</span><span class="p">;</span>
		<span class="n">can_bus_off</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">flexcan_poll_state</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">reg_esr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">flexcan_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="n">skb</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">can_frame</span> <span class="o">*</span><span class="n">cf</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">can_state</span> <span class="n">new_state</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">flt</span><span class="p">;</span>

	<span class="n">flt</span> <span class="o">=</span> <span class="n">reg_esr</span> <span class="o">&amp;</span> <span class="n">FLEXCAN_ESR_FLT_CONF_MASK</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">likely</span><span class="p">(</span><span class="n">flt</span> <span class="o">==</span> <span class="n">FLEXCAN_ESR_FLT_CONF_ACTIVE</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">likely</span><span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">reg_esr</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">FLEXCAN_ESR_TX_WRN</span> <span class="o">|</span>
					<span class="n">FLEXCAN_ESR_RX_WRN</span><span class="p">))))</span>
			<span class="n">new_state</span> <span class="o">=</span> <span class="n">CAN_STATE_ERROR_ACTIVE</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">new_state</span> <span class="o">=</span> <span class="n">CAN_STATE_ERROR_WARNING</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">flt</span> <span class="o">==</span> <span class="n">FLEXCAN_ESR_FLT_CONF_PASSIVE</span><span class="p">))</span>
		<span class="n">new_state</span> <span class="o">=</span> <span class="n">CAN_STATE_ERROR_PASSIVE</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">new_state</span> <span class="o">=</span> <span class="n">CAN_STATE_BUS_OFF</span><span class="p">;</span>

	<span class="cm">/* state hasn&#39;t changed */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">likely</span><span class="p">(</span><span class="n">new_state</span> <span class="o">==</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">can</span><span class="p">.</span><span class="n">state</span><span class="p">))</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">skb</span> <span class="o">=</span> <span class="n">alloc_can_err_skb</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cf</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="o">!</span><span class="n">skb</span><span class="p">))</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">do_state</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">cf</span><span class="p">,</span> <span class="n">new_state</span><span class="p">);</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">can</span><span class="p">.</span><span class="n">state</span> <span class="o">=</span> <span class="n">new_state</span><span class="p">;</span>
	<span class="n">netif_receive_skb</span><span class="p">(</span><span class="n">skb</span><span class="p">);</span>

	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">.</span><span class="n">rx_packets</span><span class="o">++</span><span class="p">;</span>
	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">.</span><span class="n">rx_bytes</span> <span class="o">+=</span> <span class="n">cf</span><span class="o">-&gt;</span><span class="n">can_dlc</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">flexcan_read_fifo</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
			      <span class="k">struct</span> <span class="n">can_frame</span> <span class="o">*</span><span class="n">cf</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">flexcan_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">flexcan_regs</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">flexcan_mb</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">mb</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">cantxfg</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">reg_ctrl</span><span class="p">,</span> <span class="n">reg_id</span><span class="p">;</span>

	<span class="n">reg_ctrl</span> <span class="o">=</span> <span class="n">flexcan_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mb</span><span class="o">-&gt;</span><span class="n">can_ctrl</span><span class="p">);</span>
	<span class="n">reg_id</span> <span class="o">=</span> <span class="n">flexcan_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mb</span><span class="o">-&gt;</span><span class="n">can_id</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">reg_ctrl</span> <span class="o">&amp;</span> <span class="n">FLEXCAN_MB_CNT_IDE</span><span class="p">)</span>
		<span class="n">cf</span><span class="o">-&gt;</span><span class="n">can_id</span> <span class="o">=</span> <span class="p">((</span><span class="n">reg_id</span> <span class="o">&gt;&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">CAN_EFF_MASK</span><span class="p">)</span> <span class="o">|</span> <span class="n">CAN_EFF_FLAG</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">cf</span><span class="o">-&gt;</span><span class="n">can_id</span> <span class="o">=</span> <span class="p">(</span><span class="n">reg_id</span> <span class="o">&gt;&gt;</span> <span class="mi">18</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">CAN_SFF_MASK</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">reg_ctrl</span> <span class="o">&amp;</span> <span class="n">FLEXCAN_MB_CNT_RTR</span><span class="p">)</span>
		<span class="n">cf</span><span class="o">-&gt;</span><span class="n">can_id</span> <span class="o">|=</span> <span class="n">CAN_RTR_FLAG</span><span class="p">;</span>
	<span class="n">cf</span><span class="o">-&gt;</span><span class="n">can_dlc</span> <span class="o">=</span> <span class="n">get_can_dlc</span><span class="p">((</span><span class="n">reg_ctrl</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">);</span>

	<span class="o">*</span><span class="p">(</span><span class="n">__be32</span> <span class="o">*</span><span class="p">)(</span><span class="n">cf</span><span class="o">-&gt;</span><span class="n">data</span> <span class="o">+</span> <span class="mi">0</span><span class="p">)</span> <span class="o">=</span> <span class="n">cpu_to_be32</span><span class="p">(</span><span class="n">flexcan_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mb</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">[</span><span class="mi">0</span><span class="p">]));</span>
	<span class="o">*</span><span class="p">(</span><span class="n">__be32</span> <span class="o">*</span><span class="p">)(</span><span class="n">cf</span><span class="o">-&gt;</span><span class="n">data</span> <span class="o">+</span> <span class="mi">4</span><span class="p">)</span> <span class="o">=</span> <span class="n">cpu_to_be32</span><span class="p">(</span><span class="n">flexcan_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mb</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">[</span><span class="mi">1</span><span class="p">]));</span>

	<span class="cm">/* mark as read */</span>
	<span class="n">flexcan_write</span><span class="p">(</span><span class="n">FLEXCAN_IFLAG_RX_FIFO_AVAILABLE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">iflag1</span><span class="p">);</span>
	<span class="n">flexcan_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">timer</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">flexcan_read_frame</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">net_device_stats</span> <span class="o">*</span><span class="n">stats</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">can_frame</span> <span class="o">*</span><span class="n">cf</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="n">skb</span><span class="p">;</span>

	<span class="n">skb</span> <span class="o">=</span> <span class="n">alloc_can_skb</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">cf</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="o">!</span><span class="n">skb</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">stats</span><span class="o">-&gt;</span><span class="n">rx_dropped</span><span class="o">++</span><span class="p">;</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">flexcan_read_fifo</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">cf</span><span class="p">);</span>
	<span class="n">netif_receive_skb</span><span class="p">(</span><span class="n">skb</span><span class="p">);</span>

	<span class="n">stats</span><span class="o">-&gt;</span><span class="n">rx_packets</span><span class="o">++</span><span class="p">;</span>
	<span class="n">stats</span><span class="o">-&gt;</span><span class="n">rx_bytes</span> <span class="o">+=</span> <span class="n">cf</span><span class="o">-&gt;</span><span class="n">can_dlc</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">flexcan_poll</span><span class="p">(</span><span class="k">struct</span> <span class="n">napi_struct</span> <span class="o">*</span><span class="n">napi</span><span class="p">,</span> <span class="kt">int</span> <span class="n">quota</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">napi</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">flexcan_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">flexcan_regs</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg_iflag1</span><span class="p">,</span> <span class="n">reg_esr</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">work_done</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * The error bits are cleared on read,</span>
<span class="cm">	 * use saved value from irq handler.</span>
<span class="cm">	 */</span>
	<span class="n">reg_esr</span> <span class="o">=</span> <span class="n">flexcan_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">esr</span><span class="p">)</span> <span class="o">|</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">reg_esr</span><span class="p">;</span>

	<span class="cm">/* handle state changes */</span>
	<span class="n">work_done</span> <span class="o">+=</span> <span class="n">flexcan_poll_state</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">reg_esr</span><span class="p">);</span>

	<span class="cm">/* handle RX-FIFO */</span>
	<span class="n">reg_iflag1</span> <span class="o">=</span> <span class="n">flexcan_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">iflag1</span><span class="p">);</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">reg_iflag1</span> <span class="o">&amp;</span> <span class="n">FLEXCAN_IFLAG_RX_FIFO_AVAILABLE</span> <span class="o">&amp;&amp;</span>
	       <span class="n">work_done</span> <span class="o">&lt;</span> <span class="n">quota</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">work_done</span> <span class="o">+=</span> <span class="n">flexcan_read_frame</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
		<span class="n">reg_iflag1</span> <span class="o">=</span> <span class="n">flexcan_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">iflag1</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* report bus errors */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">flexcan_has_and_handle_berr</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">reg_esr</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">work_done</span> <span class="o">&lt;</span> <span class="n">quota</span><span class="p">)</span>
		<span class="n">work_done</span> <span class="o">+=</span> <span class="n">flexcan_poll_bus_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">reg_esr</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">work_done</span> <span class="o">&lt;</span> <span class="n">quota</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">napi_complete</span><span class="p">(</span><span class="n">napi</span><span class="p">);</span>
		<span class="cm">/* enable IRQs */</span>
		<span class="n">flexcan_write</span><span class="p">(</span><span class="n">FLEXCAN_IFLAG_DEFAULT</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">imask1</span><span class="p">);</span>
		<span class="n">flexcan_write</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">reg_ctrl_default</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ctrl</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">work_done</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">flexcan_irq</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">dev_id</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">net_device_stats</span> <span class="o">*</span><span class="n">stats</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">flexcan_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">flexcan_regs</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg_iflag1</span><span class="p">,</span> <span class="n">reg_esr</span><span class="p">;</span>

	<span class="n">reg_iflag1</span> <span class="o">=</span> <span class="n">flexcan_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">iflag1</span><span class="p">);</span>
	<span class="n">reg_esr</span> <span class="o">=</span> <span class="n">flexcan_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">esr</span><span class="p">);</span>
	<span class="cm">/* ACK all bus error and state change IRQ sources */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">reg_esr</span> <span class="o">&amp;</span> <span class="n">FLEXCAN_ESR_ALL_INT</span><span class="p">)</span>
		<span class="n">flexcan_write</span><span class="p">(</span><span class="n">reg_esr</span> <span class="o">&amp;</span> <span class="n">FLEXCAN_ESR_ALL_INT</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">esr</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * schedule NAPI in case of:</span>
<span class="cm">	 * - rx IRQ</span>
<span class="cm">	 * - state change IRQ</span>
<span class="cm">	 * - bus error IRQ and bus error reporting is activated</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">reg_iflag1</span> <span class="o">&amp;</span> <span class="n">FLEXCAN_IFLAG_RX_FIFO_AVAILABLE</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">reg_esr</span> <span class="o">&amp;</span> <span class="n">FLEXCAN_ESR_ERR_STATE</span><span class="p">)</span> <span class="o">||</span>
	    <span class="n">flexcan_has_and_handle_berr</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">reg_esr</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * The error bits are cleared on read,</span>
<span class="cm">		 * save them for later use.</span>
<span class="cm">		 */</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">reg_esr</span> <span class="o">=</span> <span class="n">reg_esr</span> <span class="o">&amp;</span> <span class="n">FLEXCAN_ESR_ERR_BUS</span><span class="p">;</span>
		<span class="n">flexcan_write</span><span class="p">(</span><span class="n">FLEXCAN_IFLAG_DEFAULT</span> <span class="o">&amp;</span>
			<span class="o">~</span><span class="n">FLEXCAN_IFLAG_RX_FIFO_AVAILABLE</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">imask1</span><span class="p">);</span>
		<span class="n">flexcan_write</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">reg_ctrl_default</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">FLEXCAN_CTRL_ERR_ALL</span><span class="p">,</span>
		       <span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ctrl</span><span class="p">);</span>
		<span class="n">napi_schedule</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">napi</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* FIFO overflow */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">reg_iflag1</span> <span class="o">&amp;</span> <span class="n">FLEXCAN_IFLAG_RX_FIFO_OVERFLOW</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">flexcan_write</span><span class="p">(</span><span class="n">FLEXCAN_IFLAG_RX_FIFO_OVERFLOW</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">iflag1</span><span class="p">);</span>
		<span class="n">dev</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">.</span><span class="n">rx_over_errors</span><span class="o">++</span><span class="p">;</span>
		<span class="n">dev</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">.</span><span class="n">rx_errors</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* transmission complete interrupt */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">reg_iflag1</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">FLEXCAN_TX_BUF_ID</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">stats</span><span class="o">-&gt;</span><span class="n">tx_bytes</span> <span class="o">+=</span> <span class="n">can_get_echo_skb</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">stats</span><span class="o">-&gt;</span><span class="n">tx_packets</span><span class="o">++</span><span class="p">;</span>
		<span class="n">flexcan_write</span><span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">FLEXCAN_TX_BUF_ID</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">iflag1</span><span class="p">);</span>
		<span class="n">netif_wake_queue</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">flexcan_set_bittiming</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">flexcan_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">can_bittiming</span> <span class="o">*</span><span class="n">bt</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">can</span><span class="p">.</span><span class="n">bittiming</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">flexcan_regs</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">flexcan_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ctrl</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">FLEXCAN_CTRL_PRESDIV</span><span class="p">(</span><span class="mh">0xff</span><span class="p">)</span> <span class="o">|</span>
		 <span class="n">FLEXCAN_CTRL_RJW</span><span class="p">(</span><span class="mh">0x3</span><span class="p">)</span> <span class="o">|</span>
		 <span class="n">FLEXCAN_CTRL_PSEG1</span><span class="p">(</span><span class="mh">0x7</span><span class="p">)</span> <span class="o">|</span>
		 <span class="n">FLEXCAN_CTRL_PSEG2</span><span class="p">(</span><span class="mh">0x7</span><span class="p">)</span> <span class="o">|</span>
		 <span class="n">FLEXCAN_CTRL_PROPSEG</span><span class="p">(</span><span class="mh">0x7</span><span class="p">)</span> <span class="o">|</span>
		 <span class="n">FLEXCAN_CTRL_LPB</span> <span class="o">|</span>
		 <span class="n">FLEXCAN_CTRL_SMP</span> <span class="o">|</span>
		 <span class="n">FLEXCAN_CTRL_LOM</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">|=</span> <span class="n">FLEXCAN_CTRL_PRESDIV</span><span class="p">(</span><span class="n">bt</span><span class="o">-&gt;</span><span class="n">brp</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
		<span class="n">FLEXCAN_CTRL_PSEG1</span><span class="p">(</span><span class="n">bt</span><span class="o">-&gt;</span><span class="n">phase_seg1</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
		<span class="n">FLEXCAN_CTRL_PSEG2</span><span class="p">(</span><span class="n">bt</span><span class="o">-&gt;</span><span class="n">phase_seg2</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
		<span class="n">FLEXCAN_CTRL_RJW</span><span class="p">(</span><span class="n">bt</span><span class="o">-&gt;</span><span class="n">sjw</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
		<span class="n">FLEXCAN_CTRL_PROPSEG</span><span class="p">(</span><span class="n">bt</span><span class="o">-&gt;</span><span class="n">prop_seg</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">can</span><span class="p">.</span><span class="n">ctrlmode</span> <span class="o">&amp;</span> <span class="n">CAN_CTRLMODE_LOOPBACK</span><span class="p">)</span>
		<span class="n">reg</span> <span class="o">|=</span> <span class="n">FLEXCAN_CTRL_LPB</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">can</span><span class="p">.</span><span class="n">ctrlmode</span> <span class="o">&amp;</span> <span class="n">CAN_CTRLMODE_LISTENONLY</span><span class="p">)</span>
		<span class="n">reg</span> <span class="o">|=</span> <span class="n">FLEXCAN_CTRL_LOM</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">can</span><span class="p">.</span><span class="n">ctrlmode</span> <span class="o">&amp;</span> <span class="n">CAN_CTRLMODE_3_SAMPLES</span><span class="p">)</span>
		<span class="n">reg</span> <span class="o">|=</span> <span class="n">FLEXCAN_CTRL_SMP</span><span class="p">;</span>

	<span class="n">netdev_info</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;writing ctrl=0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
	<span class="n">flexcan_write</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ctrl</span><span class="p">);</span>

	<span class="cm">/* print chip status */</span>
	<span class="n">netdev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;%s: mcr=0x%08x ctrl=0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span>
		   <span class="n">flexcan_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">mcr</span><span class="p">),</span> <span class="n">flexcan_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ctrl</span><span class="p">));</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * flexcan_chip_start</span>
<span class="cm"> *</span>
<span class="cm"> * this functions is entered with clocks enabled</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">flexcan_chip_start</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">flexcan_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">flexcan_regs</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg_mcr</span><span class="p">,</span> <span class="n">reg_ctrl</span><span class="p">;</span>

	<span class="cm">/* enable module */</span>
	<span class="n">flexcan_chip_enable</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>

	<span class="cm">/* soft reset */</span>
	<span class="n">flexcan_write</span><span class="p">(</span><span class="n">FLEXCAN_MCR_SOFTRST</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">mcr</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>

	<span class="n">reg_mcr</span> <span class="o">=</span> <span class="n">flexcan_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">mcr</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">reg_mcr</span> <span class="o">&amp;</span> <span class="n">FLEXCAN_MCR_SOFTRST</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">netdev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Failed to softreset can module (mcr=0x%08x)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			   <span class="n">reg_mcr</span><span class="p">);</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">flexcan_set_bittiming</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * MCR</span>
<span class="cm">	 *</span>
<span class="cm">	 * enable freeze</span>
<span class="cm">	 * enable fifo</span>
<span class="cm">	 * halt now</span>
<span class="cm">	 * only supervisor access</span>
<span class="cm">	 * enable warning int</span>
<span class="cm">	 * choose format C</span>
<span class="cm">	 * disable local echo</span>
<span class="cm">	 *</span>
<span class="cm">	 */</span>
	<span class="n">reg_mcr</span> <span class="o">=</span> <span class="n">flexcan_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">mcr</span><span class="p">);</span>
	<span class="n">reg_mcr</span> <span class="o">|=</span> <span class="n">FLEXCAN_MCR_FRZ</span> <span class="o">|</span> <span class="n">FLEXCAN_MCR_FEN</span> <span class="o">|</span> <span class="n">FLEXCAN_MCR_HALT</span> <span class="o">|</span>
		<span class="n">FLEXCAN_MCR_SUPV</span> <span class="o">|</span> <span class="n">FLEXCAN_MCR_WRN_EN</span> <span class="o">|</span>
		<span class="n">FLEXCAN_MCR_IDAM_C</span> <span class="o">|</span> <span class="n">FLEXCAN_MCR_SRX_DIS</span><span class="p">;</span>
	<span class="n">netdev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;%s: writing mcr=0x%08x&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">reg_mcr</span><span class="p">);</span>
	<span class="n">flexcan_write</span><span class="p">(</span><span class="n">reg_mcr</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">mcr</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * CTRL</span>
<span class="cm">	 *</span>
<span class="cm">	 * disable timer sync feature</span>
<span class="cm">	 *</span>
<span class="cm">	 * disable auto busoff recovery</span>
<span class="cm">	 * transmit lowest buffer first</span>
<span class="cm">	 *</span>
<span class="cm">	 * enable tx and rx warning interrupt</span>
<span class="cm">	 * enable bus off interrupt</span>
<span class="cm">	 * (== FLEXCAN_CTRL_ERR_STATE)</span>
<span class="cm">	 *</span>
<span class="cm">	 * _note_: we enable the &quot;error interrupt&quot;</span>
<span class="cm">	 * (FLEXCAN_CTRL_ERR_MSK), too. Otherwise we don&#39;t get any</span>
<span class="cm">	 * warning or bus passive interrupts.</span>
<span class="cm">	 */</span>
	<span class="n">reg_ctrl</span> <span class="o">=</span> <span class="n">flexcan_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ctrl</span><span class="p">);</span>
	<span class="n">reg_ctrl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">FLEXCAN_CTRL_TSYN</span><span class="p">;</span>
	<span class="n">reg_ctrl</span> <span class="o">|=</span> <span class="n">FLEXCAN_CTRL_BOFF_REC</span> <span class="o">|</span> <span class="n">FLEXCAN_CTRL_LBUF</span> <span class="o">|</span>
		<span class="n">FLEXCAN_CTRL_ERR_STATE</span> <span class="o">|</span> <span class="n">FLEXCAN_CTRL_ERR_MSK</span><span class="p">;</span>

	<span class="cm">/* save for later use */</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">reg_ctrl_default</span> <span class="o">=</span> <span class="n">reg_ctrl</span><span class="p">;</span>
	<span class="n">netdev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;%s: writing ctrl=0x%08x&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">reg_ctrl</span><span class="p">);</span>
	<span class="n">flexcan_write</span><span class="p">(</span><span class="n">reg_ctrl</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ctrl</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">cantxfg</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">flexcan_write</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">cantxfg</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">can_ctrl</span><span class="p">);</span>
		<span class="n">flexcan_write</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">cantxfg</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">can_id</span><span class="p">);</span>
		<span class="n">flexcan_write</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">cantxfg</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">data</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>
		<span class="n">flexcan_write</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">cantxfg</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">data</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>

		<span class="cm">/* put MB into rx queue */</span>
		<span class="n">flexcan_write</span><span class="p">(</span><span class="n">FLEXCAN_MB_CNT_CODE</span><span class="p">(</span><span class="mh">0x4</span><span class="p">),</span>
			<span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">cantxfg</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">can_ctrl</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* acceptance mask/acceptance code (accept everything) */</span>
	<span class="n">flexcan_write</span><span class="p">(</span><span class="mh">0x0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">rxgmask</span><span class="p">);</span>
	<span class="n">flexcan_write</span><span class="p">(</span><span class="mh">0x0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">rx14mask</span><span class="p">);</span>
	<span class="n">flexcan_write</span><span class="p">(</span><span class="mh">0x0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">rx15mask</span><span class="p">);</span>

	<span class="n">flexcan_transceiver_switch</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="cm">/* synchronize with the can bus */</span>
	<span class="n">reg_mcr</span> <span class="o">=</span> <span class="n">flexcan_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">mcr</span><span class="p">);</span>
	<span class="n">reg_mcr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">FLEXCAN_MCR_HALT</span><span class="p">;</span>
	<span class="n">flexcan_write</span><span class="p">(</span><span class="n">reg_mcr</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">mcr</span><span class="p">);</span>

	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">can</span><span class="p">.</span><span class="n">state</span> <span class="o">=</span> <span class="n">CAN_STATE_ERROR_ACTIVE</span><span class="p">;</span>

	<span class="cm">/* enable FIFO interrupts */</span>
	<span class="n">flexcan_write</span><span class="p">(</span><span class="n">FLEXCAN_IFLAG_DEFAULT</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">imask1</span><span class="p">);</span>

	<span class="cm">/* print chip status */</span>
	<span class="n">netdev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;%s: reading mcr=0x%08x ctrl=0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span>
		   <span class="n">flexcan_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">mcr</span><span class="p">),</span> <span class="n">flexcan_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ctrl</span><span class="p">));</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

 <span class="nl">out:</span>
	<span class="n">flexcan_chip_disable</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * flexcan_chip_stop</span>
<span class="cm"> *</span>
<span class="cm"> * this functions is entered with clocks enabled</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">flexcan_chip_stop</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">flexcan_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">flexcan_regs</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>

	<span class="cm">/* Disable all interrupts */</span>
	<span class="n">flexcan_write</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">imask1</span><span class="p">);</span>

	<span class="cm">/* Disable + halt module */</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">flexcan_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">mcr</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">|=</span> <span class="n">FLEXCAN_MCR_MDIS</span> <span class="o">|</span> <span class="n">FLEXCAN_MCR_HALT</span><span class="p">;</span>
	<span class="n">flexcan_write</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">mcr</span><span class="p">);</span>

	<span class="n">flexcan_transceiver_switch</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">can</span><span class="p">.</span><span class="n">state</span> <span class="o">=</span> <span class="n">CAN_STATE_STOPPED</span><span class="p">;</span>

	<span class="k">return</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">flexcan_open</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">flexcan_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>

	<span class="n">clk_prepare_enable</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">open_candev</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">request_irq</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">flexcan_irq</span><span class="p">,</span> <span class="n">IRQF_SHARED</span><span class="p">,</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span> <span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out_close</span><span class="p">;</span>

	<span class="cm">/* start chip and queuing */</span>
	<span class="n">err</span> <span class="o">=</span> <span class="n">flexcan_chip_start</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out_close</span><span class="p">;</span>
	<span class="n">napi_enable</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">napi</span><span class="p">);</span>
	<span class="n">netif_start_queue</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

 <span class="nl">out_close:</span>
	<span class="n">close_candev</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
 <span class="nl">out:</span>
	<span class="n">clk_disable_unprepare</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">flexcan_close</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">flexcan_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">netif_stop_queue</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">napi_disable</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">napi</span><span class="p">);</span>
	<span class="n">flexcan_chip_stop</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">free_irq</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">dev</span><span class="p">);</span>
	<span class="n">clk_disable_unprepare</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>

	<span class="n">close_candev</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">flexcan_set_mode</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="k">enum</span> <span class="n">can_mode</span> <span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">mode</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">CAN_MODE_START</span>:
		<span class="n">err</span> <span class="o">=</span> <span class="n">flexcan_chip_start</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">err</span><span class="p">;</span>

		<span class="n">netif_wake_queue</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EOPNOTSUPP</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">net_device_ops</span> <span class="n">flexcan_netdev_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ndo_open</span>	<span class="o">=</span> <span class="n">flexcan_open</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ndo_stop</span>	<span class="o">=</span> <span class="n">flexcan_close</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ndo_start_xmit</span>	<span class="o">=</span> <span class="n">flexcan_start_xmit</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">register_flexcandev</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">flexcan_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">flexcan_regs</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">,</span> <span class="n">err</span><span class="p">;</span>

	<span class="n">clk_prepare_enable</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>

	<span class="cm">/* select &quot;bus clock&quot;, chip must be disabled */</span>
	<span class="n">flexcan_chip_disable</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">flexcan_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ctrl</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">|=</span> <span class="n">FLEXCAN_CTRL_CLK_SRC</span><span class="p">;</span>
	<span class="n">flexcan_write</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ctrl</span><span class="p">);</span>

	<span class="n">flexcan_chip_enable</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>

	<span class="cm">/* set freeze, halt and activate FIFO, restrict register access */</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">flexcan_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">mcr</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">|=</span> <span class="n">FLEXCAN_MCR_FRZ</span> <span class="o">|</span> <span class="n">FLEXCAN_MCR_HALT</span> <span class="o">|</span>
		<span class="n">FLEXCAN_MCR_FEN</span> <span class="o">|</span> <span class="n">FLEXCAN_MCR_SUPV</span><span class="p">;</span>
	<span class="n">flexcan_write</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">mcr</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Currently we only support newer versions of this core</span>
<span class="cm">	 * featuring a RX FIFO. Older cores found on some Coldfire</span>
<span class="cm">	 * derivates are not yet supported.</span>
<span class="cm">	 */</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">flexcan_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">mcr</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="n">FLEXCAN_MCR_FEN</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">netdev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Could not enable RX FIFO, unsupported core</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">register_candev</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

 <span class="nl">out:</span>
	<span class="cm">/* disable core and turn off clocks */</span>
	<span class="n">flexcan_chip_disable</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>
	<span class="n">clk_disable_unprepare</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__devexit</span> <span class="nf">unregister_flexcandev</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">unregister_candev</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">flexcan_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">flexcan_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">mem</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pinctrl</span> <span class="o">*</span><span class="n">pinctrl</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">;</span>
	<span class="n">resource_size_t</span> <span class="n">mem_size</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">,</span> <span class="n">irq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">clock_freq</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">pinctrl</span> <span class="o">=</span> <span class="n">devm_pinctrl_get_select_default</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">pinctrl</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">pinctrl</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">of_node</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">const</span> <span class="n">__be32</span> <span class="o">*</span><span class="n">clock_freq_p</span><span class="p">;</span>

		<span class="n">clock_freq_p</span> <span class="o">=</span> <span class="n">of_get_property</span><span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">of_node</span><span class="p">,</span>
						<span class="s">&quot;clock-frequency&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">clock_freq_p</span><span class="p">)</span>
			<span class="n">clock_freq</span> <span class="o">=</span> <span class="n">be32_to_cpup</span><span class="p">(</span><span class="n">clock_freq_p</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">clock_freq</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">clk</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">clk</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;no clock defined</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">err</span> <span class="o">=</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">failed_clock</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">clock_freq</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">mem</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">irq</span> <span class="o">=</span> <span class="n">platform_get_irq</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">mem</span> <span class="o">||</span> <span class="n">irq</span> <span class="o">&lt;=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">failed_get</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">mem_size</span> <span class="o">=</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">mem</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">request_mem_region</span><span class="p">(</span><span class="n">mem</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">mem_size</span><span class="p">,</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">failed_get</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">base</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">mem</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">mem_size</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">base</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">failed_map</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dev</span> <span class="o">=</span> <span class="n">alloc_candev</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">flexcan_priv</span><span class="p">),</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dev</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">failed_alloc</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">netdev_ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">flexcan_netdev_ops</span><span class="p">;</span>
	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">=</span> <span class="n">irq</span><span class="p">;</span>
	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">IFF_ECHO</span><span class="p">;</span>

	<span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">can</span><span class="p">.</span><span class="n">clock</span><span class="p">.</span><span class="n">freq</span> <span class="o">=</span> <span class="n">clock_freq</span><span class="p">;</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">can</span><span class="p">.</span><span class="n">bittiming_const</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">flexcan_bittiming_const</span><span class="p">;</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">can</span><span class="p">.</span><span class="n">do_set_mode</span> <span class="o">=</span> <span class="n">flexcan_set_mode</span><span class="p">;</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">can</span><span class="p">.</span><span class="n">do_get_berr_counter</span> <span class="o">=</span> <span class="n">flexcan_get_berr_counter</span><span class="p">;</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">can</span><span class="p">.</span><span class="n">ctrlmode_supported</span> <span class="o">=</span> <span class="n">CAN_CTRLMODE_LOOPBACK</span> <span class="o">|</span>
		<span class="n">CAN_CTRLMODE_LISTENONLY</span>	<span class="o">|</span> <span class="n">CAN_CTRLMODE_3_SAMPLES</span> <span class="o">|</span>
		<span class="n">CAN_CTRLMODE_BERR_REPORTING</span><span class="p">;</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">=</span> <span class="n">base</span><span class="p">;</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span> <span class="o">=</span> <span class="n">dev</span><span class="p">;</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">clk</span> <span class="o">=</span> <span class="n">clk</span><span class="p">;</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">pdata</span> <span class="o">=</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">platform_data</span><span class="p">;</span>

	<span class="n">netif_napi_add</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">napi</span><span class="p">,</span> <span class="n">flexcan_poll</span><span class="p">,</span> <span class="n">FLEXCAN_NAPI_WEIGHT</span><span class="p">);</span>

	<span class="n">dev_set_drvdata</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">dev</span><span class="p">);</span>
	<span class="n">SET_NETDEV_DEV</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">register_flexcandev</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;registering netdev failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">failed_register</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dev_info</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;device registered (reg_base=%p, irq=%d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">,</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

 <span class="nl">failed_register:</span>
	<span class="n">free_candev</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
 <span class="nl">failed_alloc:</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">base</span><span class="p">);</span>
 <span class="nl">failed_map:</span>
	<span class="n">release_mem_region</span><span class="p">(</span><span class="n">mem</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">mem_size</span><span class="p">);</span>
 <span class="nl">failed_get:</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">clk</span><span class="p">)</span>
		<span class="n">clk_put</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
 <span class="nl">failed_clock:</span>
	<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devexit</span> <span class="nf">flexcan_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">platform_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">flexcan_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">mem</span><span class="p">;</span>

	<span class="n">unregister_flexcandev</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">platform_set_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">);</span>

	<span class="n">mem</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">release_mem_region</span><span class="p">(</span><span class="n">mem</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">mem</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">)</span>
		<span class="n">clk_put</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>

	<span class="n">free_candev</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">of_device_id</span> <span class="n">flexcan_of_match</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">compatible</span> <span class="o">=</span> <span class="s">&quot;fsl,p1010-flexcan&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_driver</span> <span class="n">flexcan_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">driver</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="n">DRV_NAME</span><span class="p">,</span>
		<span class="p">.</span><span class="n">owner</span> <span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">of_match_table</span> <span class="o">=</span> <span class="n">flexcan_of_match</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">probe</span> <span class="o">=</span> <span class="n">flexcan_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span> <span class="o">=</span> <span class="n">__devexit_p</span><span class="p">(</span><span class="n">flexcan_remove</span><span class="p">),</span>
<span class="p">};</span>

<span class="n">module_platform_driver</span><span class="p">(</span><span class="n">flexcan_driver</span><span class="p">);</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Sascha Hauer &lt;kernel@pengutronix.de&gt;, &quot;</span>
	      <span class="s">&quot;Marc Kleine-Budde &lt;kernel@pengutronix.de&gt;&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL v2&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;CAN port driver for flexcan based chip&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
