--------------------------------------------------------------------------------
Release 14.5 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/media/storage/opt/xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml ADC_CTRL.twx ADC_CTRL.ncd -o ADC_CTRL.twr
ADC_CTRL.pcf -ucf constraints-test-board.ucf

Design file:              ADC_CTRL.ncd
Physical constraint file: ADC_CTRL.pcf
Device,package,speed:     xc6slx150,fgg484,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLOCK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
GPIFII_FLAGA|    1.392(R)|      SLOW  |   -0.144(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_FLAGB|    5.024(R)|      SLOW  |   -2.526(R)|      FAST  |CLOCK_100         |   0.000|
RX          |    7.039(R)|      SLOW  |   -3.407(R)|      FAST  |CLOCK_100         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLOCK to Pad
-------------------+-----------------+------------+-----------------+------------+------------------+--------+
                   |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination        |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------------+-----------------+------------+-----------------+------------+------------------+--------+
COUNT_CLK_N        |         4.433(R)|      SLOW  |         2.700(R)|      FAST  |CLOCK_250         |   0.000|
                   |         4.413(F)|      SLOW  |         2.706(F)|      FAST  |CLOCK_250         |   0.000|
COUNT_CLK_P        |         4.475(R)|      SLOW  |         2.716(R)|      FAST  |CLOCK_250         |   0.000|
                   |         4.455(F)|      SLOW  |         2.722(F)|      FAST  |CLOCK_250         |   0.000|
GPIFII_ADDR<0>     |         7.144(R)|      SLOW  |         4.540(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_ADDR<1>     |         8.599(R)|      SLOW  |         5.623(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<0>        |        12.237(R)|      SLOW  |         7.850(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<1>        |        11.783(R)|      SLOW  |         6.735(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<2>        |        11.366(R)|      SLOW  |         6.730(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<3>        |         9.220(R)|      SLOW  |         3.855(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<4>        |         9.219(R)|      SLOW  |         3.950(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<5>        |        10.833(R)|      SLOW  |         4.495(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<6>        |        10.832(R)|      SLOW  |         4.507(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<7>        |         9.021(R)|      SLOW  |         3.933(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<8>        |        11.179(R)|      SLOW  |         5.453(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<9>        |        11.124(R)|      SLOW  |         5.252(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<10>       |        10.563(R)|      SLOW  |         5.284(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<11>       |        11.297(R)|      SLOW  |         6.438(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<12>       |        10.821(R)|      SLOW  |         6.440(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<13>       |         7.772(R)|      SLOW  |         4.002(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<14>       |         7.439(R)|      SLOW  |         3.584(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<15>       |         8.898(R)|      SLOW  |         3.650(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<16>       |         9.317(R)|      SLOW  |         5.590(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<17>       |         9.673(R)|      SLOW  |         5.957(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<18>       |         9.793(R)|      SLOW  |         5.400(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<19>       |         9.626(R)|      SLOW  |         5.184(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<20>       |        11.555(R)|      SLOW  |         5.561(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<21>       |        10.257(R)|      SLOW  |         5.390(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<22>       |        11.555(R)|      SLOW  |         7.037(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<23>       |         8.527(R)|      SLOW  |         4.389(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<24>       |        10.801(R)|      SLOW  |         3.792(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<25>       |         9.788(R)|      SLOW  |         3.726(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<26>       |         9.317(R)|      SLOW  |         3.835(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<27>       |        11.294(R)|      SLOW  |         3.930(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<28>       |        10.801(R)|      SLOW  |         5.577(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<29>       |        11.294(R)|      SLOW  |         5.942(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<30>       |        12.007(R)|      SLOW  |         5.780(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<31>       |        12.007(R)|      SLOW  |         6.238(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_SLCS_N      |         5.293(R)|      SLOW  |         3.328(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_SLOE_N      |         7.019(R)|      SLOW  |         4.636(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_SLRD_N      |         5.769(R)|      SLOW  |         3.832(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_SLWR_N      |        10.450(R)|      SLOW  |         6.744(R)|      FAST  |CLOCK_100         |   0.000|
GPIO1              |         8.894(R)|      SLOW  |         5.586(R)|      FAST  |CLOCK_100         |   0.000|
SPI_DAC_A_SYNC     |        10.860(R)|      SLOW  |         6.754(R)|      FAST  |CLOCK_100         |   0.000|
SPI_DAC_B_SYNC     |        10.455(R)|      SLOW  |         6.526(R)|      FAST  |CLOCK_100         |   0.000|
SRX_N              |         4.160(R)|      SLOW  |         2.427(R)|      FAST  |CLOCK_100         |   0.000|
                   |         5.394(R)|      SLOW  |         3.129(R)|      FAST  |GPIO2_OBUF        |   0.000|
SRX_P              |         4.202(R)|      SLOW  |         2.443(R)|      FAST  |CLOCK_100         |   0.000|
                   |         5.436(R)|      SLOW  |         3.145(R)|      FAST  |GPIO2_OBUF        |   0.000|
TX                 |         9.918(R)|      SLOW  |         6.246(R)|      FAST  |CLOCK_100         |   0.000|
d_adr              |         8.840(R)|      SLOW  |         5.737(R)|      FAST  |CLOCK_250         |   0.000|
d_ads              |         9.691(R)|      SLOW  |         6.263(R)|      FAST  |CLOCK_250         |   0.000|
d_comp_bias_sh     |         8.804(R)|      SLOW  |         5.768(R)|      FAST  |CLOCK_250         |   0.000|
d_count_en         |         8.838(R)|      SLOW  |         5.796(R)|      FAST  |CLOCK_250         |   0.000|
d_count_hold       |         8.567(R)|      SLOW  |         5.607(R)|      FAST  |CLOCK_250         |   0.000|
d_count_inc_one    |         9.252(R)|      SLOW  |         5.928(R)|      FAST  |CLOCK_250         |   0.000|
d_count_inv_clk    |         8.813(R)|      SLOW  |         5.751(R)|      FAST  |CLOCK_250         |   0.000|
d_count_jc_shift_en|         8.576(R)|      SLOW  |         5.600(R)|      FAST  |CLOCK_250         |   0.000|
d_count_lsb_clk    |         7.425(R)|      SLOW  |         4.836(R)|      FAST  |CLOCK_250         |   0.000|
                   |         7.281(F)|      SLOW  |         4.777(F)|      FAST  |CLOCK_250         |   0.000|
d_count_lsb_en     |         8.195(R)|      SLOW  |         5.349(R)|      FAST  |CLOCK_250         |   0.000|
d_count_mem_wr     |         8.979(R)|      SLOW  |         5.832(R)|      FAST  |CLOCK_250         |   0.000|
d_count_rst        |         9.615(R)|      SLOW  |         6.224(R)|      FAST  |CLOCK_250         |   0.000|
d_count_updn       |         9.267(R)|      SLOW  |         5.956(R)|      FAST  |CLOCK_250         |   0.000|
d_digif_serial_rst |         6.304(R)|      SLOW  |         4.169(R)|      FAST  |CLOCK_250         |   0.000|
d_ref_vref_clamp_en|         8.736(R)|      SLOW  |         5.696(R)|      FAST  |CLOCK_250         |   0.000|
d_ref_vref_ramp_rst|         9.926(R)|      SLOW  |         6.381(R)|      FAST  |CLOCK_250         |   0.000|
d_ref_vref_sh      |         9.624(R)|      SLOW  |         6.255(R)|      FAST  |CLOCK_250         |   0.000|
d_shr              |         9.434(R)|      SLOW  |         6.196(R)|      FAST  |CLOCK_250         |   0.000|
d_shs              |         9.361(R)|      SLOW  |         6.005(R)|      FAST  |CLOCK_250         |   0.000|
-------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    8.445|    3.024|         |    2.213|
RESET          |   19.452|   19.452|   19.471|   19.471|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RESET
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    1.620|         |
RESET          |         |         |    1.744|    1.744|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
CLOCK          |GPIFII_PCLK    |    5.712|
CLOCK          |GPIO2          |    5.708|
---------------+---------------+---------+


Analysis completed Fri Nov  4 13:29:33 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 590 MB



