/* Copyright 2020 SiFive, Inc */
/* SPDX-License-Identifier: Apache-2.0 */

#ifndef METAL__PLATFORM__SIFIVE_GPIO0_H
#define METAL__PLATFORM__SIFIVE_GPIO0_H

{% if 'sifive,gpio0' in devices %}
{% set sifive_gpio0s = devices['sifive,gpio0'] %}

{% for gpio in sifive_gpio0s %}
#define METAL_SIFIVE_GPIO0_{{ loop.index0 }}_BASE_ADDRESS {{ '0x%x' % gpio.regs_by_name["control"][0] }}
#define METAL_SIFIVE_GPIO0_{{ loop.index0 }}_SIZE {{ '0x%x' % gpio.regs_by_name["control"][1] }}
{% endfor %}

#define METAL_SIFIVE_GPIO0
#define METAL_SIFIVE_GPIO0_VALUE 0UL
#define METAL_SIFIVE_GPIO0_INPUT_EN 4UL
#define METAL_SIFIVE_GPIO0_OUTPUT_EN 8UL
#define METAL_SIFIVE_GPIO0_PORT 12UL
#define METAL_SIFIVE_GPIO0_PUE 16UL
#define METAL_SIFIVE_GPIO0_DS 20UL
#define METAL_SIFIVE_GPIO0_RISE_IE 24UL
#define METAL_SIFIVE_GPIO0_RISE_IP 28UL
#define METAL_SIFIVE_GPIO0_FALL_IE 32UL
#define METAL_SIFIVE_GPIO0_FALL_IP 36UL
#define METAL_SIFIVE_GPIO0_HIGH_IE 40UL
#define METAL_SIFIVE_GPIO0_HIGH_IP 44UL
#define METAL_SIFIVE_GPIO0_LOW_IE 48UL
#define METAL_SIFIVE_GPIO0_LOW_IP 52UL
#define METAL_SIFIVE_GPIO0_IOF_EN 56UL
#define METAL_SIFIVE_GPIO0_IOF_SEL 60UL
#define METAL_SIFIVE_GPIO0_OUT_XOR 64UL

{% endif %}

#endif
