===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 14.3240 seconds

  ----User Time----  ----Wall Time----  ----Name----
    4.3135 ( 25.8%)    4.3135 ( 30.1%)  FIR Parser
    6.9558 ( 41.7%)    5.4964 ( 38.4%)  'firrtl.circuit' Pipeline
    1.0025 (  6.0%)    1.0025 (  7.0%)    InferWidths
    0.7631 (  4.6%)    0.7631 (  5.3%)    LowerFIRRTLTypes
    2.5859 ( 15.5%)    1.2931 (  9.0%)    'firrtl.module' Pipeline
    0.7839 (  4.7%)    0.4083 (  2.9%)      ExpandWhens
    0.9067 (  5.4%)    0.4620 (  3.2%)      CSE
    0.0009 (  0.0%)    0.0005 (  0.0%)        (A) DominanceInfo
    0.8901 (  5.3%)    0.4526 (  3.2%)      SimpleCanonicalizer
    1.2662 (  7.6%)    1.2662 (  8.8%)    IMConstProp
    0.3292 (  2.0%)    0.3292 (  2.3%)    BlackBoxReader
    0.3327 (  2.0%)    0.1666 (  1.2%)    'firrtl.module' Pipeline
    0.3303 (  2.0%)    0.1656 (  1.2%)      CheckWidths
    0.8678 (  5.2%)    0.8678 (  6.1%)  LowerFIRRTLToHW
    0.2441 (  1.5%)    0.2441 (  1.7%)  HWMemSimImpl
    1.5976 (  9.6%)    0.7998 (  5.6%)  'hw.module' Pipeline
    0.2130 (  1.3%)    0.1088 (  0.8%)    HWCleanup
    0.5673 (  3.4%)    0.2863 (  2.0%)    CSE
    0.0010 (  0.0%)    0.0005 (  0.0%)      (A) DominanceInfo
    0.8109 (  4.9%)    0.4063 (  2.8%)    SimpleCanonicalizer
    0.3912 (  2.3%)    0.3912 (  2.7%)  HWLegalizeNames
    0.2366 (  1.4%)    0.1184 (  0.8%)  'hw.module' Pipeline
    0.2338 (  1.4%)    0.1171 (  0.8%)    PrettifyVerilog
    1.2390 (  7.4%)    1.2390 (  8.7%)  Output
    0.0056 (  0.0%)    0.0056 (  0.0%)  Rest
   16.6995 (100.0%)   14.3240 (100.0%)  Total

{
  totalTime: 14.358,
  maxMemory: 765448192
}
