#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Aug  6 11:09:20 2018
# Process ID: 23540
# Current directory: /home/iavendano/pynq-copter/pynqcopter/iicComm5
# Command line: vivado iicComm5/iicComm5.xpr
# Log file: /home/iavendano/pynq-copter/pynqcopter/iicComm5/vivado.log
# Journal file: /home/iavendano/pynq-copter/pynqcopter/iicComm5/vivado.jou
#-----------------------------------------------------------
start_gui
open_project iicComm5/iicComm5.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/iavendano/pynq-copter/pynqcopter/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/opt/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:09 . Memory (MB): peak = 6233.980 ; gain = 72.836 ; free physical = 126415 ; free virtual = 505118
update_compile_order -fileset sources_1
open_bd_design {/home/iavendano/pynq-copter/pynqcopter/iicComm5/iicComm5/iicComm5.srcs/sources_1/bd/iicComm5/iicComm5.bd}
Adding cell -- xilinx.com:ip:axi_iic:2.0 - axi_iic_0
Adding cell -- UCSD:hlsip:iiccomm5:1.0 - iiccomm5_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_mmu:2.1 - s01_mmu
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <iicComm5> from BD file </home/iavendano/pynq-copter/pynqcopter/iicComm5/iicComm5/iicComm5.srcs/sources_1/bd/iicComm5/iicComm5.bd>
open_bd_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 6335.391 ; gain = 64.215 ; free physical = 124971 ; free virtual = 503677
write_bd_tcl -force -hier_blks [get_bd_cells /] /home/iavendano/pynq-copter/pynqcopter/iicComm5/iicComm5.tcl
INFO: [BD 5-148] Tcl file written out </home/iavendano/pynq-copter/pynqcopter/iicComm5/iicComm5.tcl>.

::xilinx.com_ip_axi_interconnect_2.1::pre_propagate
validate_bd_design -force
WARNING: [BD 41-927] Following properties on pin /iiccomm5_0/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=iicComm5_processing_system7_0_0_FCLK_CLK0 
write_bd_tcl -force -hier_blks [get_bd_cells /] /home/iavendano/pynq-copter/pynqcopter/iicComm5/iicComm5.tcl
INFO: [BD 5-148] Tcl file written out </home/iavendano/pynq-copter/pynqcopter/iicComm5/iicComm5.tcl>.

save_bd_design
Wrote  : </home/iavendano/pynq-copter/pynqcopter/iicComm5/iicComm5/iicComm5.srcs/sources_1/bd/iicComm5/iicComm5.bd> 
Wrote  : </home/iavendano/pynq-copter/pynqcopter/iicComm5/iicComm5/iicComm5.srcs/sources_1/bd/iicComm5/ui/bd_e1ca8366.ui> 
write_bd_tcl -force -hier_blks [get_bd_cells /] /home/iavendano/pynq-copter/pynqcopter/iicComm5/iicComm5.tcl
INFO: [BD 5-148] Tcl file written out </home/iavendano/pynq-copter/pynqcopter/iicComm5/iicComm5.tcl>.

exit
INFO: [Common 17-206] Exiting Vivado at Mon Aug  6 11:13:43 2018...
