Opened message file <dt.log>. Detailed informations can be found in this file.
Checking license file </opt/Conpro2/license/license.dat> for host with hostid=<83f2ea7a> and feature <CONPRO2>...
Global block constraints:
  <default>
  >> Expression type: flat
  >> ALU data width threshold: 8
  >> Temporary register: shared
  Include paths: 
    Source:  /opt/Conpro2/incl
    Library: /opt/Conpro2/lib
Analyzing ConPro source <dt.cp>...
Searching Conpro file <dt.cp>...
Opening file <dt.cp>...
Compiling ConPro source <dt.cp>...
Compiling module <dt>...
  Searching toplevel objects and expanding toplevel loops and evaluating conditionals...
    Added module <Core>.
    Added module <Process>.
  Analyzing toplevel method calls...
  Analyzing function blocks...
  Analyzing processes...
    Info [file <dt.cp>, line 7]: Analyzing process <main>...
      Analyzing process <main>...
  Performing program graph transformations and optimization for module <Dt>...
    in process <main>...
      Performing program transformations for process <main>...
      Performing program transformations for process <main>...
      Resolving object dependencies for process <main>...
  Analyzing toplevel instructions...
  Resolving object dependencies for process <MOD_Dt>...
  Default block parameters:  [EXPR=FLAT] [ALU_MIN_N=8] [TEMP=shared]
  Toplevel symbols: 6
  Processes: 1
  Functions: 0
  Process order: 
  : main
  
  +------------------------------- ANALYSIS SUMMARY -------------------------------+
  +--------------------------------------------------------------------------------+
  | DESCRIPTION                   MESSAGE                                          |
  +--------------------------------------------------------------------------------+
  | Default block parameters       [EXPR=FLAT] [ALU_MIN_N=8] [TEMP=shared]         |
  | Toplevel symbols              6                                                |
  | Processes                     1                                                |
  | Functions                     0                                                |
  | Process order                                                                  |
  |                               main                                             |
  +--------------------------------------------------------------------------------+
  
Performing controll graph analysis for module <Dt>...
call_graph_build: process 'main': start={} stop={} call={} raise={} catch={}
call_graph_build: exception register'PRO_main_EXCEPTION': read={} write={}
  
  +------------------------------ CALL GRAPH SUMMARY ------------------------------+
  +--------------------------------------------------------------------------------+
  | PROCESS                                                                        |
  +--------------------------------------------------------------------------------+
  | main                                                                           |
  | .. start                                                                       |
  | .. stop                                                                        |
  | .. call                                                                        |
  | .. raise                                                                       |
  | .. catch                                                                       |
  | PRO_main_EXCEPTION                                                             |
  | .. read                                                                        |
  | .. write                                                                       |
  +--------------------------------------------------------------------------------+
  
Synthesizing module <Dt>...
Synthesizing main module <Dt>...
  Optimization: [Expression Constant Folder]  [Dead Object Remover]
  Optimizing and pre-scheduling, pass 1...
    Reference Stack Scheduler: Performing expression expansions...
      in process <Dt.main>
        Removed 0 instructions(s).
    Optimizer: removing dead objects and instructions...
      ... in process <main> ...
      [Dt.MOD_Dt]: Removing Register <Dt.PRO_main_EXCEPTION> with 0 reader(s) and 0 writer(s).
      Removed 1 object(s).
    Optimizer: folding constants in expressions...
      in process <Dt.main>
        Removed 0 operand(s).
    ... Progress of pass 1: 1.
  Optimizing and pre-scheduling, pass 2...
    Reference Stack Scheduler: Performing expression expansions...
      in process <Dt.main>
        Removed 0 instructions(s).
    Optimizer: removing dead objects and instructions...
      ... in process <main> ...
      Removed 0 object(s).
    Optimizer: folding constants in expressions...
      in process <Dt.main>
        Removed 0 operand(s).
    ... Progress of pass 2: 0.
  
  +----------------------------- OPTIMIZATION SUMMARY -----------------------------+
  +--------------------------------------------------------------------------------+
  | LOCATION                      MESSAGE                                          |
  +--------------------------------------------------------------------------------+
  | [Dt.MOD_Dt]                   Removing Register <Dt.PRO_main_EXCEPTION> with 0 |
  |                               reader(s) and 0 writer(s).                       |
  +--------------------------------------------------------------------------------+
  
  Extracting features and resources...
  Resolving object guards...
    Found 0 guard(s).
  Resolving RAM blocks...
    Found 0 RAM block(s).
    Performing post-analysis transformations for process <main>...
    Performing post-analysis transformations for process <main>...
  Synthesizing process instructions...
    Synthesizing uCode for process <main>...
    in process <Dt.main>...
      Compacting MicroCode instructions...
      Resolving boolean expressions for process <main>...
      Binding MicroCode instructions...
      Extracting ALU for process <main>...
      Expression Scheduler: Performing ASAP time constrained scheduling for process <main>...
        Scheduled 0 expression(s), expanded 0 time step(s).
      Resolving temporary registers for process <main>...
        Created 0 register(s):
      Block Scheduler: Exploring concurrency in basic blocks for process <main>...
        Parititioning major blocks...
        Parititioning minor blocks...
        Merging unconditional jumps...
        Found 1 major (0 splitted, CDF=0,0,1) and 1 minor block(s) with 0 jump(s).
        Created 0 bounded block(s).
      Translating MicroCode to RTL in process <main>...
        4 states created.
      Calculating block frame time estimations for process <main>...
  
  +--------------------------- UCODE SYNTHESIS SUMMARY ----------------------------+
  +--------------------------------------------------------------------------------+
  | LOCATION                      MESSAGE                                          |
  +--------------------------------------------------------------------------------+
  +--------------------------------------------------------------------------------+
  
  Synthesizing VHDL-RTL for module <Dt>...
  Creating entity <dt_main>...
    Synthesizing VHDL-RTL for process <main>...
    Emitting state list for process <main>...
    Emitting state machine for process <main>...
    Port width: 3 bits
  Creating library <conpro.vhdl>...
  Creating entity <dt.vhdl>...
    Synthesizing VHDL-RTL for toplevel <Dt> ...
  Emitting MicroCode for module Dt...
  Emitting object file for module Dt...
  Emitting MicroCode for process main...
  UCI <ucode.uci_out.main>: emitting MicroCode for process <main>.
  
  +---------------------------- RTL SYNTHESIS SUMMARY -----------------------------+
  +--------------------------------------------------------------------------------+
  | LOCATION                      MESSAGE                                          |
  +--------------------------------------------------------------------------------+
  +--------------------------------------------------------------------------------+
  
Emitting frame time calculations for module <Dt>...
Info : Emitting block frame informations in file <dt.ft>...
Total CPU time consumed: 0.1 seconds.
Total time elapsed: 1.0 seconds.
  
  +------------------------ SYNTHESIS RESULT SUMMARY -------------------------+
  +---------------------------------------------------------------------------+
  | DESCRIPTION                                  VALUE                        |
  +---------------------------------------------------------------------------+
  | arithmetic unit                              1                            |
  |  -> adder                                    (1)                          |
  | process                                      1                            |
  | process.main                                                              |
  |  -> port-width [bit]                         3                            |
  |  -> register                                 3                            |
  |  -> states                                   4                            |
  | register-local                               3                            |
  |  -> signed(17 downto 0)                      (1)                          |
  |  -> signed(7 downto 0)                       (1)                          |
  |  -> signed(8 downto 0)                       (1)                          |
  | synthesis time [sec]                         1                            |
  +---------------------------------------------------------------------------+
  
