#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\Users\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\Users\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\iverilog\lib\ivl\va_math.vpi";
S_00000193357d2ce0 .scope module, "Wire" "Wire" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
o00000193357f4fd8 .functor BUFZ 1, C4<z>; HiZ drive
L_00000193357d3340 .functor BUFZ 1, o00000193357f4fd8, C4<0>, C4<0>, C4<0>;
v00000193357d3560_0 .net "in", 0 0, L_00000193357d3340;  1 drivers
v00000193357d2e70_0 .net "out", 0 0, o00000193357f4fd8;  0 drivers
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "HDLBits/Wire.v";
