#! /usr/local/Cellar/icarus-verilog/0.9.7/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fb38bc2ce00 .scope module, "foo_pio" "foo_pio" 2 367;
 .timescale 0 0;
v0x7fb38bc45450_0 .net "clk", 0 0, C4<z>; 0 drivers
v0x7fb38bc454d0_0 .net "d2l_bar_a_reg_0_re", 0 0, v0x7fb38bc43860_0; 1 drivers
v0x7fb38bc45590_0 .net "d2l_bar_a_reg_0_w", 31 0, v0x7fb38bc438e0_0; 1 drivers
v0x7fb38bc45880_0 .net "d2l_bar_a_reg_0_we", 0 0, v0x7fb38bc439d0_0; 1 drivers
v0x7fb38bc45940_0 .net "d2l_bar_a_reg_1_re", 0 0, v0x7fb38bc43a50_0; 1 drivers
v0x7fb38bc459c0_0 .net "d2l_bar_a_reg_1_w", 31 0, v0x7fb38bc43b50_0; 1 drivers
v0x7fb38bc45c80_0 .net "d2l_bar_a_reg_1_we", 0 0, v0x7fb38bc43bd0_0; 1 drivers
v0x7fb38bc45d40_0 .net "dec_leaf_accept", 0 0, L_0x7fb38bc47330; 1 drivers
v0x7fb38bc45dc0_0 .net "dec_leaf_ack", 0 0, v0x7fb38bc440f0_0; 1 drivers
v0x7fb38bc45e90_0 .net "dec_leaf_data_width", 2 0, C4<000>; 1 drivers
v0x7fb38bc45f10_0 .net "dec_leaf_nack", 0 0, v0x7fb38bc44240_0; 1 drivers
v0x7fb38bc45ff0_0 .net "dec_leaf_rd_data", 31 0, v0x7fb38bc443a0_0; 1 drivers
v0x7fb38bc46070_0 .net "dec_leaf_reject", 0 0, L_0x7fb38bc474c0; 1 drivers
v0x7fb38bc46160_0 .net "dec_leaf_retry_atomic", 0 0, C4<0>; 1 drivers
v0x7fb38bc461e0_0 .net "h2l_bar_a_reg_0_fld1_w", 9 0, C4<zzzzzzzzzz>; 0 drivers
v0x7fb38bc462e0_0 .net "h2l_bar_a_reg_0_fld1_we", 0 0, C4<z>; 0 drivers
v0x7fb38bc46360_0 .net "h2l_bar_a_reg_1_fld1_w", 9 0, C4<zzzzzzzzzz>; 0 drivers
v0x7fb38bc46260_0 .net "h2l_bar_a_reg_1_fld1_we", 0 0, C4<z>; 0 drivers
v0x7fb38bc46470_0 .net "l2d_bar_a_reg_0_r", 31 0, v0x7fb38bc42640_0; 1 drivers
v0x7fb38bc463e0_0 .net "l2d_bar_a_reg_1_r", 31 0, v0x7fb38bc426c0_0; 1 drivers
v0x7fb38bc46590_0 .net "l2h_bar_a_reg_0_fld1_r", 9 0, v0x7fb38bc427b0_0; 1 drivers
v0x7fb38bc464f0_0 .net "l2h_bar_a_reg_0_fld2_r", 0 0, v0x7fb38bc42830_0; 1 drivers
v0x7fb38bc466c0_0 .net "l2h_bar_a_reg_1_fld1_r", 9 0, v0x7fb38bc42930_0; 1 drivers
v0x7fb38bc46610_0 .net "l2h_bar_a_reg_1_fld2_r", 0 0, v0x7fb38bc429b0_0; 1 drivers
v0x7fb38bc46800_0 .net "leaf_dec_addr", 39 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x7fb38bc46740_0 .net "leaf_dec_block_sel", 0 0, C4<z>; 0 drivers
v0x7fb38bc46950_0 .net "leaf_dec_cycle", 1 0, C4<zz>; 0 drivers
v0x7fb38bc46880_0 .net "leaf_dec_valid", 0 0, C4<z>; 0 drivers
v0x7fb38bc46ab0_0 .net "leaf_dec_wr_data", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0x7fb38bc469d0_0 .net "leaf_dec_wr_dvld", 0 0, C4<z>; 0 drivers
v0x7fb38bc46c20_0 .net "leaf_dec_wr_width", 2 0, C4<zzz>; 0 drivers
v0x7fb38bc46b30_0 .net "reset", 0 0, C4<z>; 0 drivers
S_0x7fb38bc43020 .scope module, "pio_decode" "foo_jrdl_decode" 2 434, 2 134, S_0x7fb38bc2ce00;
 .timescale 0 0;
L_0x7fb38bc46a50 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fb38bc47080 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
L_0x7fb38bc47170 .functor OR 1, C4<z>, v0x7fb38bc44b10_0, C4<0>, C4<0>;
L_0x7fb38bc47210 .functor OR 1, C4<z>, v0x7fb38bc44890_0, C4<0>, C4<0>;
L_0x7fb38bc47330 .functor AND 1, C4<z>, L_0x7fb38bc47080, C4<1>, C4<1>;
L_0x7fb38bc47410 .functor NOT 1, L_0x7fb38bc47080, C4<0>, C4<0>, C4<0>;
L_0x7fb38bc474c0 .functor AND 1, C4<z>, L_0x7fb38bc47410, C4<1>, C4<1>;
L_0x7fb38bc475a0 .functor AND 1, L_0x7fb38bc47080, L_0x7fb38bc47210, C4<1>, C4<1>;
L_0x7fb38bc477f0 .functor AND 1, L_0x7fb38bc475a0, L_0x7fb38bc47720, C4<1>, C4<1>;
L_0x7fb38bc478d0 .functor AND 1, L_0x7fb38bc47080, L_0x7fb38bc47170, C4<1>, C4<1>;
L_0x7fb38bc47a70 .functor XNOR 1, L_0x7fb38bc479e0, C4<0>, C4<0>, C4<0>;
L_0x7fb38bc47b70 .functor AND 1, L_0x7fb38bc478d0, L_0x7fb38bc47a70, C4<1>, C4<1>;
v0x7fb38bc431a0_0 .net *"_s20", 0 0, L_0x7fb38bc47410; 1 drivers
v0x7fb38bc43220_0 .net *"_s24", 0 0, L_0x7fb38bc475a0; 1 drivers
v0x7fb38bc432a0_0 .net *"_s26", 1 0, C4<10>; 1 drivers
v0x7fb38bc43320_0 .net *"_s28", 0 0, L_0x7fb38bc47720; 1 drivers
v0x7fb38bc433a0_0 .net *"_s32", 0 0, L_0x7fb38bc478d0; 1 drivers
v0x7fb38bc43460_0 .net *"_s35", 0 0, L_0x7fb38bc479e0; 1 drivers
v0x7fb38bc434f0_0 .net *"_s36", 0 0, C4<0>; 1 drivers
v0x7fb38bc435b0_0 .net *"_s38", 0 0, L_0x7fb38bc47a70; 1 drivers
v0x7fb38bc43630_0 .net "block_sel", 0 0, L_0x7fb38bc47080; 1 drivers
v0x7fb38bc43700_0 .net "block_sel_addr", 39 0, C4<0000000000000000000000000000000000000000>; 1 drivers
v0x7fb38bc43780_0 .alias "clk", 0 0, v0x7fb38bc45450_0;
v0x7fb38bc43860_0 .var "d2l_bar_a_reg_0_re", 0 0;
v0x7fb38bc438e0_0 .var "d2l_bar_a_reg_0_w", 31 0;
v0x7fb38bc439d0_0 .var "d2l_bar_a_reg_0_we", 0 0;
v0x7fb38bc43a50_0 .var "d2l_bar_a_reg_1_re", 0 0;
v0x7fb38bc43b50_0 .var "d2l_bar_a_reg_1_w", 31 0;
v0x7fb38bc43bd0_0 .var "d2l_bar_a_reg_1_we", 0 0;
v0x7fb38bc43ad0_0 .alias "dec_leaf_accept", 0 0, v0x7fb38bc45d40_0;
v0x7fb38bc43ce0_0 .alias "dec_leaf_ack", 0 0, v0x7fb38bc45dc0_0;
v0x7fb38bc43e00_0 .alias "dec_leaf_data_width", 2 0, v0x7fb38bc45e90_0;
v0x7fb38bc43e80_0 .alias "dec_leaf_nack", 0 0, v0x7fb38bc45f10_0;
v0x7fb38bc43c50_0 .alias "dec_leaf_rd_data", 31 0, v0x7fb38bc45ff0_0;
v0x7fb38bc43fb0_0 .alias "dec_leaf_reject", 0 0, v0x7fb38bc46070_0;
v0x7fb38bc43d60_0 .alias "dec_leaf_retry_atomic", 0 0, v0x7fb38bc46160_0;
v0x7fb38bc440f0_0 .var "dec_pio_ack", 0 0;
v0x7fb38bc43f00_0 .var "dec_pio_ack_next", 0 0;
v0x7fb38bc44240_0 .var "dec_pio_nack", 0 0;
v0x7fb38bc44030_0 .var "dec_pio_nack_next", 0 0;
v0x7fb38bc443a0_0 .var "dec_pio_read_data", 31 0;
v0x7fb38bc44170_0 .var "dec_pio_read_data_d1", 31 0;
v0x7fb38bc44510_0 .var "dec_pio_read_data_next", 31 0;
v0x7fb38bc442c0_0 .var "external_transaction_active", 0 0;
v0x7fb38bc44690_0 .alias "l2d_bar_a_reg_0_r", 31 0, v0x7fb38bc46470_0;
v0x7fb38bc44420_0 .alias "l2d_bar_a_reg_1_r", 31 0, v0x7fb38bc463e0_0;
v0x7fb38bc44590_0 .alias "leaf_dec_addr", 39 0, v0x7fb38bc46800_0;
v0x7fb38bc44610_0 .alias "leaf_dec_block_sel", 0 0, v0x7fb38bc46740_0;
v0x7fb38bc44710_0 .alias "leaf_dec_cycle", 1 0, v0x7fb38bc46950_0;
v0x7fb38bc44790_0 .alias "leaf_dec_valid", 0 0, v0x7fb38bc46880_0;
v0x7fb38bc44810_0 .net "leaf_dec_valid_active", 0 0, L_0x7fb38bc47210; 1 drivers
v0x7fb38bc44890_0 .var "leaf_dec_valid_hld1", 0 0;
v0x7fb38bc44910_0 .var "leaf_dec_valid_hld1_next", 0 0;
v0x7fb38bc44990_0 .alias "leaf_dec_wr_data", 31 0, v0x7fb38bc46ab0_0;
v0x7fb38bc44a10_0 .alias "leaf_dec_wr_dvld", 0 0, v0x7fb38bc469d0_0;
v0x7fb38bc44a90_0 .net "leaf_dec_wr_dvld_active", 0 0, L_0x7fb38bc47170; 1 drivers
v0x7fb38bc44b10_0 .var "leaf_dec_wr_dvld_hld1", 0 0;
v0x7fb38bc44d00_0 .var "leaf_dec_wr_dvld_hld1_next", 0 0;
v0x7fb38bc44d80_0 .alias "leaf_dec_wr_width", 2 0, v0x7fb38bc46c20_0;
v0x7fb38bc44b90_0 .var "pio_activate_read", 0 0;
v0x7fb38bc44c10_0 .var "pio_activate_write", 0 0;
v0x7fb38bc44e10_0 .net "pio_dec_address", 0 0, L_0x7fb38bc46f20; 1 drivers
v0x7fb38bc44e90_0 .var "pio_dec_address_d1", 0 0;
v0x7fb38bc44f10_0 .net "pio_dec_read", 0 0, L_0x7fb38bc477f0; 1 drivers
v0x7fb38bc44f90_0 .net "pio_dec_write", 0 0, L_0x7fb38bc47b70; 1 drivers
v0x7fb38bc45010_0 .net "pio_dec_write_data", 31 0, L_0x7fb38bc46a50; 1 drivers
v0x7fb38bc45090_0 .var "pio_dec_write_data_d1", 31 0;
v0x7fb38bc452d0_0 .var "pio_external_ack", 0 0;
v0x7fb38bc45350_0 .var "pio_external_ack_next", 0 0;
v0x7fb38bc453d0_0 .var "pio_external_nack", 0 0;
v0x7fb38bc45110_0 .var "pio_external_nack_next", 0 0;
v0x7fb38bc45190_0 .var "pio_internal_ack", 0 0;
v0x7fb38bc45210_0 .var "pio_internal_nack", 0 0;
v0x7fb38bc45640_0 .var "pio_no_acks", 0 0;
v0x7fb38bc456c0_0 .var "pio_read_active", 0 0;
v0x7fb38bc45740_0 .var "pio_write_active", 0 0;
v0x7fb38bc457c0_0 .alias "reset", 0 0, v0x7fb38bc46b30_0;
E_0x7fb38bc42600/0 .event edge, v0x7fb38bc45090_0, v0x7fb38bc44e90_0, v0x7fb38bc45740_0, v0x7fb38bc440f0_0;
E_0x7fb38bc42600/1 .event edge, v0x7fb38bc456c0_0, v0x7fb38bc42640_0, v0x7fb38bc426c0_0;
E_0x7fb38bc42600 .event/or E_0x7fb38bc42600/0, E_0x7fb38bc42600/1;
E_0x7fb38bc42780/0 .event edge, v0x7fb38bc456c0_0, v0x7fb38bc45740_0, v0x7fb38bc45190_0, v0x7fb38bc442c0_0;
E_0x7fb38bc42780/1 .event edge, v0x7fb38bc45350_0, v0x7fb38bc45210_0, v0x7fb38bc45110_0, v0x7fb38bc440f0_0;
E_0x7fb38bc42780/2 .event edge, v0x7fb38bc44240_0, v0x7fb38bc452d0_0, v0x7fb38bc453d0_0, v0x7fb38bc44f90_0;
E_0x7fb38bc42780/3 .event edge, v0x7fb38bc44f10_0;
E_0x7fb38bc42780 .event/or E_0x7fb38bc42780/0, E_0x7fb38bc42780/1, E_0x7fb38bc42780/2, E_0x7fb38bc42780/3;
E_0x7fb38bc43170/0 .event edge, v0x7fb38bc44790_0, v0x7fb38bc44890_0, v0x7fb38bc43f00_0, v0x7fb38bc44030_0;
E_0x7fb38bc43170/1 .event edge, v0x7fb38bc44a10_0, v0x7fb38bc44b10_0;
E_0x7fb38bc43170 .event/or E_0x7fb38bc43170/0, E_0x7fb38bc43170/1;
E_0x7fb38bc42e40 .event edge, v0x7fb38bc44170_0;
L_0x7fb38bc46f20 .part C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, 2, 1;
L_0x7fb38bc47720 .cmp/eq 2, C4<zz>, C4<10>;
L_0x7fb38bc479e0 .part C4<zz>, 1, 1;
S_0x7fb38bc28e50 .scope module, "pio_logic" "foo_jrdl_logic" 2 460, 2 10, S_0x7fb38bc2ce00;
 .timescale 0 0;
v0x7fb38bc06260_0 .alias "clk", 0 0, v0x7fb38bc45450_0;
v0x7fb38bc41fe0_0 .alias "d2l_bar_a_reg_0_re", 0 0, v0x7fb38bc454d0_0;
v0x7fb38bc42070_0 .alias "d2l_bar_a_reg_0_w", 31 0, v0x7fb38bc45590_0;
v0x7fb38bc420f0_0 .alias "d2l_bar_a_reg_0_we", 0 0, v0x7fb38bc45880_0;
v0x7fb38bc42180_0 .alias "d2l_bar_a_reg_1_re", 0 0, v0x7fb38bc45940_0;
v0x7fb38bc42240_0 .alias "d2l_bar_a_reg_1_w", 31 0, v0x7fb38bc459c0_0;
v0x7fb38bc422d0_0 .alias "d2l_bar_a_reg_1_we", 0 0, v0x7fb38bc45c80_0;
v0x7fb38bc42390_0 .alias "h2l_bar_a_reg_0_fld1_w", 9 0, v0x7fb38bc461e0_0;
v0x7fb38bc42410_0 .alias "h2l_bar_a_reg_0_fld1_we", 0 0, v0x7fb38bc462e0_0;
v0x7fb38bc424e0_0 .alias "h2l_bar_a_reg_1_fld1_w", 9 0, v0x7fb38bc46360_0;
v0x7fb38bc42560_0 .alias "h2l_bar_a_reg_1_fld1_we", 0 0, v0x7fb38bc46260_0;
v0x7fb38bc42640_0 .var "l2d_bar_a_reg_0_r", 31 0;
v0x7fb38bc426c0_0 .var "l2d_bar_a_reg_1_r", 31 0;
v0x7fb38bc427b0_0 .var "l2h_bar_a_reg_0_fld1_r", 9 0;
v0x7fb38bc42830_0 .var "l2h_bar_a_reg_0_fld2_r", 0 0;
v0x7fb38bc42930_0 .var "l2h_bar_a_reg_1_fld1_r", 9 0;
v0x7fb38bc429b0_0 .var "l2h_bar_a_reg_1_fld2_r", 0 0;
v0x7fb38bc428b0_0 .var "reg_bar_a_reg_0_fld1_next", 9 0;
v0x7fb38bc42ac0_0 .var "reg_bar_a_reg_0_fld2_next", 0 0;
v0x7fb38bc42be0_0 .var "reg_bar_a_reg_1_fld1_next", 9 0;
v0x7fb38bc42c60_0 .var "reg_bar_a_reg_1_fld2_next", 0 0;
v0x7fb38bc42a30_0 .alias "reset", 0 0, v0x7fb38bc46b30_0;
v0x7fb38bc42d90_0 .var "rg_bar_a_reg_0_fld1", 9 0;
v0x7fb38bc42b40_0 .var "rg_bar_a_reg_0_fld2", 0 0;
v0x7fb38bc42ed0_0 .var "rg_bar_a_reg_1_fld1", 9 0;
v0x7fb38bc42ce0_0 .var "rg_bar_a_reg_1_fld2", 0 0;
E_0x7fb38bc1c3b0 .event edge, v0x7fb38bc42d90_0, v0x7fb38bc42b40_0;
E_0x7fb38bc292a0 .event posedge, v0x7fb38bc06260_0;
E_0x7fb38bc1c8c0/0 .event edge, v0x7fb38bc42ed0_0, v0x7fb38bc42ce0_0, v0x7fb38bc42560_0, v0x7fb38bc424e0_0;
E_0x7fb38bc1c8c0/1 .event edge, v0x7fb38bc422d0_0, v0x7fb38bc42240_0;
E_0x7fb38bc1c8c0 .event/or E_0x7fb38bc1c8c0/0, E_0x7fb38bc1c8c0/1;
E_0x7fb38bc1c250/0 .event edge, v0x7fb38bc42d90_0, v0x7fb38bc42b40_0, v0x7fb38bc42410_0, v0x7fb38bc42390_0;
E_0x7fb38bc1c250/1 .event edge, v0x7fb38bc420f0_0, v0x7fb38bc42070_0;
E_0x7fb38bc1c250 .event/or E_0x7fb38bc1c250/0, E_0x7fb38bc1c250/1;
E_0x7fb38bc1c5f0 .event edge, v0x7fb38bc42ed0_0, v0x7fb38bc42ce0_0;
    .scope S_0x7fb38bc43020;
T_0 ;
    %wait E_0x7fb38bc42e40;
    %load/v 8, v0x7fb38bc44170_0, 32;
    %set/v v0x7fb38bc443a0_0, 8, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fb38bc43020;
T_1 ;
    %wait E_0x7fb38bc292a0;
    %load/v 8, v0x7fb38bc457c0_0, 1;
    %jmp/0xz  T_1.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fb38bc44170_0, 1, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v0x7fb38bc44510_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fb38bc44170_0, 1, 8;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fb38bc43020;
T_2 ;
    %wait E_0x7fb38bc292a0;
    %load/v 8, v0x7fb38bc457c0_0, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb38bc45740_0, 1, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb38bc456c0_0, 1, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v0x7fb38bc45740_0, 1;
    %jmp/0  T_2.2, 8;
    %load/v 9, v0x7fb38bc45640_0, 1;
    %jmp/1  T_2.4, 8;
T_2.2 ; End of true expr.
    %load/v 10, v0x7fb38bc44c10_0, 1;
    %jmp/0  T_2.3, 8;
 ; End of false expr.
    %blend  9, 10, 1; Condition unknown.
    %jmp  T_2.4;
T_2.3 ;
    %mov 9, 10, 1; Return false value
T_2.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb38bc45740_0, 1, 9;
    %load/v 8, v0x7fb38bc456c0_0, 1;
    %jmp/0  T_2.5, 8;
    %load/v 9, v0x7fb38bc45640_0, 1;
    %jmp/1  T_2.7, 8;
T_2.5 ; End of true expr.
    %load/v 10, v0x7fb38bc44b90_0, 1;
    %jmp/0  T_2.6, 8;
 ; End of false expr.
    %blend  9, 10, 1; Condition unknown.
    %jmp  T_2.7;
T_2.6 ;
    %mov 9, 10, 1; Return false value
T_2.7 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb38bc456c0_0, 1, 9;
    %load/v 8, v0x7fb38bc44e10_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb38bc44e90_0, 1, 8;
    %load/v 8, v0x7fb38bc45010_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x7fb38bc45090_0, 1, 8;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fb38bc43020;
T_3 ;
    %wait E_0x7fb38bc43170;
    %load/v 8, v0x7fb38bc44790_0, 1;
    %load/v 9, v0x7fb38bc44890_0, 1;
    %or 8, 9, 1;
    %set/v v0x7fb38bc44910_0, 8, 1;
    %load/v 8, v0x7fb38bc43f00_0, 1;
    %load/v 9, v0x7fb38bc44030_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.0, 8;
    %set/v v0x7fb38bc44910_0, 0, 1;
T_3.0 ;
    %load/v 8, v0x7fb38bc44a10_0, 1;
    %load/v 9, v0x7fb38bc44b10_0, 1;
    %or 8, 9, 1;
    %set/v v0x7fb38bc44d00_0, 8, 1;
    %load/v 8, v0x7fb38bc43f00_0, 1;
    %load/v 9, v0x7fb38bc44030_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x7fb38bc44790_0, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.2, 8;
    %set/v v0x7fb38bc44d00_0, 0, 1;
T_3.2 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fb38bc43020;
T_4 ;
    %wait E_0x7fb38bc292a0;
    %load/v 8, v0x7fb38bc457c0_0, 1;
    %jmp/0xz  T_4.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb38bc44890_0, 1, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb38bc44b10_0, 1, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v0x7fb38bc44910_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb38bc44890_0, 1, 8;
    %load/v 8, v0x7fb38bc44d00_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb38bc44b10_0, 1, 8;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fb38bc43020;
T_5 ;
    %wait E_0x7fb38bc42780;
    %load/v 8, v0x7fb38bc456c0_0, 1;
    %load/v 9, v0x7fb38bc45740_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x7fb38bc45190_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %load/v 9, v0x7fb38bc442c0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %set/v v0x7fb38bc45210_0, 8, 1;
    %load/v 8, v0x7fb38bc45190_0, 1;
    %load/v 9, v0x7fb38bc45350_0, 1;
    %load/v 10, v0x7fb38bc442c0_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %set/v v0x7fb38bc43f00_0, 8, 1;
    %load/v 8, v0x7fb38bc45210_0, 1;
    %load/v 9, v0x7fb38bc45110_0, 1;
    %load/v 10, v0x7fb38bc442c0_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %set/v v0x7fb38bc44030_0, 8, 1;
    %load/v 8, v0x7fb38bc440f0_0, 1;
    %load/v 9, v0x7fb38bc44240_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x7fb38bc452d0_0, 1;
    %or 8, 9, 1;
    %load/v 9, v0x7fb38bc453d0_0, 1;
    %or 8, 9, 1;
    %inv 8, 1;
    %set/v v0x7fb38bc45640_0, 8, 1;
    %load/v 8, v0x7fb38bc44f90_0, 1;
    %load/v 9, v0x7fb38bc440f0_0, 1;
    %load/v 10, v0x7fb38bc44240_0, 1;
    %or 9, 10, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %set/v v0x7fb38bc44c10_0, 8, 1;
    %load/v 8, v0x7fb38bc44f10_0, 1;
    %load/v 9, v0x7fb38bc440f0_0, 1;
    %load/v 10, v0x7fb38bc44240_0, 1;
    %or 9, 10, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %set/v v0x7fb38bc44b90_0, 8, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fb38bc43020;
T_6 ;
    %wait E_0x7fb38bc292a0;
    %load/v 8, v0x7fb38bc457c0_0, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb38bc440f0_0, 1, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb38bc44240_0, 1, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb38bc452d0_0, 1, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb38bc453d0_0, 1, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v0x7fb38bc440f0_0, 1;
    %jmp/0  T_6.2, 8;
    %mov 9, 0, 1;
    %jmp/1  T_6.4, 8;
T_6.2 ; End of true expr.
    %load/v 10, v0x7fb38bc43f00_0, 1;
    %jmp/0  T_6.3, 8;
 ; End of false expr.
    %blend  9, 10, 1; Condition unknown.
    %jmp  T_6.4;
T_6.3 ;
    %mov 9, 10, 1; Return false value
T_6.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb38bc440f0_0, 1, 9;
    %load/v 8, v0x7fb38bc44240_0, 1;
    %jmp/0  T_6.5, 8;
    %mov 9, 0, 1;
    %jmp/1  T_6.7, 8;
T_6.5 ; End of true expr.
    %load/v 10, v0x7fb38bc44030_0, 1;
    %jmp/0  T_6.6, 8;
 ; End of false expr.
    %blend  9, 10, 1; Condition unknown.
    %jmp  T_6.7;
T_6.6 ;
    %mov 9, 10, 1; Return false value
T_6.7 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb38bc44240_0, 1, 9;
    %load/v 8, v0x7fb38bc45350_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb38bc452d0_0, 1, 8;
    %load/v 8, v0x7fb38bc45110_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb38bc453d0_0, 1, 8;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fb38bc43020;
T_7 ;
    %wait E_0x7fb38bc42600;
    %set/v v0x7fb38bc45190_0, 0, 1;
    %set/v v0x7fb38bc442c0_0, 0, 1;
    %set/v v0x7fb38bc45350_0, 0, 1;
    %set/v v0x7fb38bc45110_0, 0, 1;
    %set/v v0x7fb38bc44510_0, 0, 32;
    %load/v 8, v0x7fb38bc45090_0, 32;
    %set/v v0x7fb38bc438e0_0, 8, 32;
    %set/v v0x7fb38bc439d0_0, 0, 1;
    %set/v v0x7fb38bc43860_0, 0, 1;
    %load/v 8, v0x7fb38bc45090_0, 32;
    %set/v v0x7fb38bc43b50_0, 8, 32;
    %set/v v0x7fb38bc43bd0_0, 0, 1;
    %set/v v0x7fb38bc43a50_0, 0, 1;
    %load/v 8, v0x7fb38bc44e90_0, 1;
    %cmp/z 8, 0, 1;
    %jmp/1 T_7.0, 4;
    %cmp/z 8, 1, 1;
    %jmp/1 T_7.1, 4;
    %jmp T_7.2;
T_7.0 ;
    %load/v 8, v0x7fb38bc45740_0, 1;
    %load/v 9, v0x7fb38bc440f0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %set/v v0x7fb38bc439d0_0, 8, 1;
    %load/v 8, v0x7fb38bc456c0_0, 1;
    %load/v 9, v0x7fb38bc440f0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %set/v v0x7fb38bc43860_0, 8, 1;
    %load/v 8, v0x7fb38bc456c0_0, 1;
    %load/v 9, v0x7fb38bc45740_0, 1;
    %or 8, 9, 1;
    %set/v v0x7fb38bc45190_0, 8, 1;
    %load/v 8, v0x7fb38bc44690_0, 32;
    %set/v v0x7fb38bc44510_0, 8, 32;
    %jmp T_7.2;
T_7.1 ;
    %load/v 8, v0x7fb38bc45740_0, 1;
    %load/v 9, v0x7fb38bc440f0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %set/v v0x7fb38bc43bd0_0, 8, 1;
    %load/v 8, v0x7fb38bc456c0_0, 1;
    %load/v 9, v0x7fb38bc440f0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %set/v v0x7fb38bc43a50_0, 8, 1;
    %load/v 8, v0x7fb38bc456c0_0, 1;
    %load/v 9, v0x7fb38bc45740_0, 1;
    %or 8, 9, 1;
    %set/v v0x7fb38bc45190_0, 8, 1;
    %load/v 8, v0x7fb38bc44420_0, 32;
    %set/v v0x7fb38bc44510_0, 8, 32;
    %jmp T_7.2;
T_7.2 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fb38bc28e50;
T_8 ;
    %wait E_0x7fb38bc1c5f0;
    %set/v v0x7fb38bc426c0_0, 0, 32;
    %load/v 8, v0x7fb38bc42ed0_0, 10;
    %ix/load 0, 0, 0;
    %set/x0 v0x7fb38bc426c0_0, 8, 10;
    %load/v 8, v0x7fb38bc42ce0_0, 1;
    %ix/load 0, 15, 0;
    %set/x0 v0x7fb38bc426c0_0, 8, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fb38bc28e50;
T_9 ;
    %wait E_0x7fb38bc1c250;
    %load/v 8, v0x7fb38bc42d90_0, 10;
    %set/v v0x7fb38bc428b0_0, 8, 10;
    %load/v 8, v0x7fb38bc42d90_0, 10;
    %set/v v0x7fb38bc427b0_0, 8, 10;
    %load/v 8, v0x7fb38bc42b40_0, 1;
    %set/v v0x7fb38bc42ac0_0, 8, 1;
    %load/v 8, v0x7fb38bc42b40_0, 1;
    %set/v v0x7fb38bc42830_0, 8, 1;
    %load/v 8, v0x7fb38bc42410_0, 1;
    %jmp/0xz  T_9.0, 8;
    %load/v 8, v0x7fb38bc42390_0, 10;
    %set/v v0x7fb38bc428b0_0, 8, 10;
T_9.0 ;
    %load/v 8, v0x7fb38bc420f0_0, 1;
    %jmp/0xz  T_9.2, 8;
    %load/v 8, v0x7fb38bc42070_0, 10; Only need 10 of 32 bits
; Save base=8 wid=10 in lookaside.
    %set/v v0x7fb38bc428b0_0, 8, 10;
T_9.2 ;
    %load/v 8, v0x7fb38bc420f0_0, 1;
    %jmp/0xz  T_9.4, 8;
    %ix/load 1, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_9.6, 4;
    %load/x1p 8, v0x7fb38bc42070_0, 1;
    %jmp T_9.7;
T_9.6 ;
    %mov 8, 2, 1;
T_9.7 ;
; Save base=8 wid=1 in lookaside.
    %set/v v0x7fb38bc42ac0_0, 8, 1;
T_9.4 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fb38bc28e50;
T_10 ;
    %wait E_0x7fb38bc292a0;
    %load/v 8, v0x7fb38bc42a30_0, 1;
    %jmp/0xz  T_10.0, 8;
    %ix/load 0, 10, 0;
    %assign/v0 v0x7fb38bc42d90_0, 1, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v0x7fb38bc428b0_0, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v0x7fb38bc42d90_0, 1, 8;
    %load/v 8, v0x7fb38bc42ac0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb38bc42b40_0, 1, 8;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fb38bc28e50;
T_11 ;
    %wait E_0x7fb38bc1c8c0;
    %load/v 8, v0x7fb38bc42ed0_0, 10;
    %set/v v0x7fb38bc42be0_0, 8, 10;
    %load/v 8, v0x7fb38bc42ed0_0, 10;
    %set/v v0x7fb38bc42930_0, 8, 10;
    %load/v 8, v0x7fb38bc42ce0_0, 1;
    %set/v v0x7fb38bc42c60_0, 8, 1;
    %load/v 8, v0x7fb38bc42ce0_0, 1;
    %set/v v0x7fb38bc429b0_0, 8, 1;
    %load/v 8, v0x7fb38bc42560_0, 1;
    %jmp/0xz  T_11.0, 8;
    %load/v 8, v0x7fb38bc424e0_0, 10;
    %set/v v0x7fb38bc42be0_0, 8, 10;
T_11.0 ;
    %load/v 8, v0x7fb38bc422d0_0, 1;
    %jmp/0xz  T_11.2, 8;
    %load/v 8, v0x7fb38bc42240_0, 10; Only need 10 of 32 bits
; Save base=8 wid=10 in lookaside.
    %set/v v0x7fb38bc42be0_0, 8, 10;
T_11.2 ;
    %load/v 8, v0x7fb38bc422d0_0, 1;
    %jmp/0xz  T_11.4, 8;
    %ix/load 1, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_11.6, 4;
    %load/x1p 8, v0x7fb38bc42240_0, 1;
    %jmp T_11.7;
T_11.6 ;
    %mov 8, 2, 1;
T_11.7 ;
; Save base=8 wid=1 in lookaside.
    %set/v v0x7fb38bc42c60_0, 8, 1;
T_11.4 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fb38bc28e50;
T_12 ;
    %wait E_0x7fb38bc292a0;
    %load/v 8, v0x7fb38bc42a30_0, 1;
    %jmp/0xz  T_12.0, 8;
    %ix/load 0, 10, 0;
    %assign/v0 v0x7fb38bc42ed0_0, 1, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/v 8, v0x7fb38bc42be0_0, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v0x7fb38bc42ed0_0, 1, 8;
    %load/v 8, v0x7fb38bc42c60_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb38bc42ce0_0, 1, 8;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7fb38bc28e50;
T_13 ;
    %wait E_0x7fb38bc1c3b0;
    %set/v v0x7fb38bc42640_0, 0, 32;
    %load/v 8, v0x7fb38bc42d90_0, 10;
    %ix/load 0, 0, 0;
    %set/x0 v0x7fb38bc42640_0, 8, 10;
    %load/v 8, v0x7fb38bc42b40_0, 1;
    %ix/load 0, 15, 0;
    %set/x0 v0x7fb38bc42640_0, 8, 1;
    %jmp T_13;
    .thread T_13, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "output.v";
