# UART---Project
This is a UART protocol implemented in Verilog HDL . But not like every other repositories , here you can find a complete working of combined transmitter and receiver . Receiver is over sampled by 8x sampling with mid bit sampling for Robust Synchronization 
