// Seed: 3781903867
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = 1;
endmodule
module module_1 #(
    parameter id_4 = 32'd12
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  inout wire id_9;
  inout logic [7:0] id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire _id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_8[id_4] = 1;
  module_0 modCall_1 (
      id_3,
      id_9,
      id_6
  );
endmodule
