

================================================================
== Vitis HLS Report for 'fn1_Pipeline_VITIS_LOOP_387_7'
================================================================
* Date:           Sun Jun 23 22:27:35 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        rand1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  6.442 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_387_7  |        ?|        ?|       192|         80|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    526|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    7|   20654|  15759|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    532|    -|
|Register         |        -|    -|    1430|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    7|   22084|  16817|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    3|      20|     31|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+---------------------------+---------+----+------+------+-----+
    |            Instance            |           Module          | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------+---------------------------+---------+----+------+------+-----+
    |lshr_111ns_32ns_111_2_1_U124    |lshr_111ns_32ns_111_2_1    |        0|   0|   140|   121|    0|
    |mul_64s_32ns_64_5_1_U118        |mul_64s_32ns_64_5_1        |        0|   7|    51|     0|    0|
    |sdiv_17s_17ns_17_21_1_U122      |sdiv_17s_17ns_17_21_1      |        0|   0|   738|   565|    0|
    |sdiv_64ns_64ns_64_68_1_U120     |sdiv_64ns_64ns_64_68_1     |        0|   0|  8651|  6607|    0|
    |shl_111ns_32ns_111_2_1_U125     |shl_111ns_32ns_111_2_1     |        0|   0|   140|   121|    0|
    |sitodp_64ns_64_7_no_dsp_1_U116  |sitodp_64ns_64_7_no_dsp_1  |        0|   0|     0|     0|    0|
    |sitofp_32s_32_7_no_dsp_1_U115   |sitofp_32s_32_7_no_dsp_1   |        0|   0|     0|     0|    0|
    |urem_32ns_17ns_32_36_1_U123     |urem_32ns_17ns_32_36_1     |        0|   0|  2283|  1738|    0|
    |urem_64s_64ns_64_68_1_U121      |urem_64s_64ns_64_68_1      |        0|   0|  8651|  6607|    0|
    +--------------------------------+---------------------------+---------+----+------+------+-----+
    |Total                           |                           |        0|   7| 20654| 15759|    0|
    +--------------------------------+---------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln317_fu_409_p2    |         +|   0|  0|  14|           9|           8|
    |add_ln390_fu_312_p2    |         +|   0|  0|  24|          17|           8|
    |result_1_fu_496_p2     |         -|   0|  0|  71|           1|          64|
    |sub_ln18_fu_423_p2     |         -|   0|  0|  15|           7|           8|
    |sub_ln387_fu_295_p2    |         -|   0|  0|  24|          17|          17|
    |sub_ln388_fu_303_p2    |         -|   0|  0|  71|          64|          64|
    |sub_ln389_fu_369_p2    |         -|   0|  0|  71|          64|          64|
    |icmp_ln388_fu_308_p2   |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln390_fu_344_p2   |      icmp|   0|  0|  24|          17|           1|
    |result_fu_501_p3       |    select|   0|  0|  64|           1|          64|
    |select_ln18_fu_433_p3  |    select|   0|  0|   9|           1|           9|
    |val_fu_491_p3          |    select|   0|  0|  64|           1|          64|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    |xor_ln390_fu_353_p2    |       xor|   0|  0|   2|           2|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 526|         266|         439|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                         |  409|         81|    1|         81|
    |ap_done_int                       |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |    9|          2|    1|          2|
    |ap_sig_allocacmp_v_41_1           |   14|          3|   32|         96|
    |grp_fu_211_p0                     |   14|          3|   32|         96|
    |grp_fu_211_p1                     |   14|          3|   32|         96|
    |v_37_fu_106                       |    9|          2|   64|        128|
    |v_41_fu_110                       |    9|          2|   32|         64|
    |v_47_fu_114                       |    9|          2|   32|         64|
    |v_49_fu_118                       |    9|          2|   64|        128|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             |  532|        108|  294|        763|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add5_reg_697                      |  32|   0|   32|          0|
    |add_ln390_reg_637                 |  17|   0|   17|          0|
    |ap_CS_fsm                         |  80|   0|   80|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |conv_reg_692                      |  32|   0|   32|          0|
    |icmp_ln388_reg_633                |   1|   0|    1|          0|
    |mul_ln387_1_reg_613               |  64|   0|   64|          0|
    |mul_ln387_reg_603                 |  32|   0|   32|          0|
    |mul_ln393_reg_687                 |  64|   0|   64|          0|
    |reg_237                           |  32|   0|   32|          0|
    |result_1_reg_750                  |  64|   0|   64|          0|
    |sdiv_ln387_reg_618                |  64|   0|   64|          0|
    |sdiv_ln390_reg_647                |  17|   0|   17|          0|
    |select_ln18_reg_717               |   9|   0|    9|          0|
    |sext_ln28_cast_reg_573            |  17|   0|   17|          0|
    |sext_ln90_cast_reg_583            |  64|   0|   64|          0|
    |sub_ln387_reg_623                 |  17|   0|   17|          0|
    |sub_ln388_reg_628                 |  64|   0|   64|          0|
    |sub_ln389_reg_672                 |  64|   0|   64|          0|
    |tmp_4_reg_712                     |   1|   0|    1|          0|
    |tmp_5_reg_739                     |  64|   0|   64|          0|
    |tmp_s_reg_734                     |  64|   0|   64|          0|
    |trunc_ln342_reg_707               |  23|   0|   23|          0|
    |urem_ln389_reg_667                |  32|   0|   32|          0|
    |urem_ln392_reg_682                |  64|   0|   64|          0|
    |v_37_1_reg_677                    |  64|   0|   64|          0|
    |v_37_fu_106                       |  64|   0|   64|          0|
    |v_39_cast_cast_reg_588            |  17|   0|   17|          0|
    |v_41_fu_110                       |  32|   0|   32|          0|
    |v_47_fu_114                       |  32|   0|   32|          0|
    |v_49_fu_118                       |  64|   0|   64|          0|
    |v_53_reg_662                      |  32|   0|   32|          0|
    |v_95_cast19_cast_reg_578          |  16|   0|   17|          1|
    |val_reg_744                       |  64|   0|   64|          0|
    |xor_ln390_reg_652                 |   2|   0|    2|          0|
    |xs_sign_reg_702                   |   1|   0|    1|          0|
    |zext_ln15_reg_722                 |  23|   0|  111|         88|
    |zext_ln18_reg_728                 |  32|   0|  111|         79|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |1430|   0| 1598|        168|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+----------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  fn1_Pipeline_VITIS_LOOP_387_7|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  fn1_Pipeline_VITIS_LOOP_387_7|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  fn1_Pipeline_VITIS_LOOP_387_7|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  fn1_Pipeline_VITIS_LOOP_387_7|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  fn1_Pipeline_VITIS_LOOP_387_7|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  fn1_Pipeline_VITIS_LOOP_387_7|  return value|
|grp_fu_5290_p_din0    |  out|   32|  ap_ctrl_hs|  fn1_Pipeline_VITIS_LOOP_387_7|  return value|
|grp_fu_5290_p_din1    |  out|   32|  ap_ctrl_hs|  fn1_Pipeline_VITIS_LOOP_387_7|  return value|
|grp_fu_5290_p_opcode  |  out|    1|  ap_ctrl_hs|  fn1_Pipeline_VITIS_LOOP_387_7|  return value|
|grp_fu_5290_p_dout0   |   in|   32|  ap_ctrl_hs|  fn1_Pipeline_VITIS_LOOP_387_7|  return value|
|grp_fu_5290_p_ce      |  out|    1|  ap_ctrl_hs|  fn1_Pipeline_VITIS_LOOP_387_7|  return value|
|grp_fu_5294_p_din0    |  out|   32|  ap_ctrl_hs|  fn1_Pipeline_VITIS_LOOP_387_7|  return value|
|grp_fu_5294_p_din1    |  out|   32|  ap_ctrl_hs|  fn1_Pipeline_VITIS_LOOP_387_7|  return value|
|grp_fu_5294_p_dout0   |   in|   32|  ap_ctrl_hs|  fn1_Pipeline_VITIS_LOOP_387_7|  return value|
|grp_fu_5294_p_ce      |  out|    1|  ap_ctrl_hs|  fn1_Pipeline_VITIS_LOOP_387_7|  return value|
|grp_fu_611_p_din0     |  out|   64|  ap_ctrl_hs|  fn1_Pipeline_VITIS_LOOP_387_7|  return value|
|grp_fu_611_p_dout0    |   in|   32|  ap_ctrl_hs|  fn1_Pipeline_VITIS_LOOP_387_7|  return value|
|grp_fu_611_p_ce       |  out|    1|  ap_ctrl_hs|  fn1_Pipeline_VITIS_LOOP_387_7|  return value|
|grp_fu_673_p_din0     |  out|   32|  ap_ctrl_hs|  fn1_Pipeline_VITIS_LOOP_387_7|  return value|
|grp_fu_673_p_din1     |  out|   17|  ap_ctrl_hs|  fn1_Pipeline_VITIS_LOOP_387_7|  return value|
|grp_fu_673_p_dout0    |   in|   32|  ap_ctrl_hs|  fn1_Pipeline_VITIS_LOOP_387_7|  return value|
|grp_fu_673_p_ce       |  out|    1|  ap_ctrl_hs|  fn1_Pipeline_VITIS_LOOP_387_7|  return value|
|grp_fu_693_p_din0     |  out|   64|  ap_ctrl_hs|  fn1_Pipeline_VITIS_LOOP_387_7|  return value|
|grp_fu_693_p_din1     |  out|   17|  ap_ctrl_hs|  fn1_Pipeline_VITIS_LOOP_387_7|  return value|
|grp_fu_693_p_dout0    |   in|   64|  ap_ctrl_hs|  fn1_Pipeline_VITIS_LOOP_387_7|  return value|
|grp_fu_693_p_ce       |  out|    1|  ap_ctrl_hs|  fn1_Pipeline_VITIS_LOOP_387_7|  return value|
|v_47_1_reload         |   in|   32|     ap_none|                  v_47_1_reload|        scalar|
|empty                 |   in|   32|     ap_none|                          empty|        scalar|
|v_37_1_reload         |   in|   64|     ap_none|                  v_37_1_reload|        scalar|
|conv614               |   in|   16|     ap_none|                        conv614|        scalar|
|v_51                  |   in|   64|     ap_none|                           v_51|        scalar|
|add1053               |   in|   64|     ap_none|                        add1053|        scalar|
|v_39_cast             |   in|    8|     ap_none|                      v_39_cast|        scalar|
|sext_ln90             |   in|   16|     ap_none|                      sext_ln90|        scalar|
|v_95_cast19           |   in|   16|     ap_none|                    v_95_cast19|        scalar|
|sext_ln28             |   in|   16|     ap_none|                      sext_ln28|        scalar|
|add1081               |   in|   64|     ap_none|                        add1081|        scalar|
|conv13                |   in|   32|     ap_none|                         conv13|        scalar|
|conv12                |   in|   32|     ap_none|                         conv12|        scalar|
|v_37_2_out            |  out|   64|      ap_vld|                     v_37_2_out|       pointer|
|v_37_2_out_ap_vld     |  out|    1|      ap_vld|                     v_37_2_out|       pointer|
+----------------------+-----+-----+------------+-------------------------------+--------------+

