{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1538537404286 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1538537404294 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 03 00:30:04 2018 " "Processing started: Wed Oct 03 00:30:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1538537404294 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538537404294 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off relogio -c relogio " "Command: quartus_map --read_settings_files=on --write_settings_files=off relogio -c relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538537404294 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1538537404858 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1538537404858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relogio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relogio-arch " "Found design unit 1: relogio-arch" {  } { { "relogio.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/relogio.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538537422034 ""} { "Info" "ISGN_ENTITY_NAME" "1 relogio " "Found entity 1: relogio" {  } { { "relogio.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/relogio.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538537422034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538537422034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rommif.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rommif.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romMif-initFileROM " "Found design unit 1: romMif-initFileROM" {  } { { "romMif.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/romMif.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538537422037 ""} { "Info" "ISGN_ENTITY_NAME" "1 romMif " "Found entity 1: romMif" {  } { { "romMif.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/romMif.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538537422037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538537422037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-alu_arch " "Found design unit 1: alu-alu_arch" {  } { { "alu.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/alu.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538537422039 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538537422039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538537422039 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/mux.vhd" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1538537422041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-mux_arch " "Found design unit 1: mux-mux_arch" {  } { { "mux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/mux.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538537422041 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/mux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538537422041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538537422041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538537422043 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538537422043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538537422043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-comportamento " "Found design unit 1: Registrador-comportamento" {  } { { "Registrador.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Registrador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538537422045 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/Registrador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538537422045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538537422045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmux-dmux_arch " "Found design unit 1: dmux-dmux_arch" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/dmux.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538537422047 ""} { "Info" "ISGN_ENTITY_NAME" "1 dmux " "Found entity 1: dmux" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/dmux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538537422047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538537422047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pchandler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pchandler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCHandler-PCHandler_arch " "Found design unit 1: PCHandler-PCHandler_arch" {  } { { "PCHandler.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/PCHandler.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538537422049 ""} { "Info" "ISGN_ENTITY_NAME" "1 PCHandler " "Found entity 1: PCHandler" {  } { { "PCHandler.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/PCHandler.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538537422049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538537422049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/mux2way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/mux2way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2way-mux2way_arch " "Found design unit 1: mux2way-mux2way_arch" {  } { { "output_files/mux2way.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/output_files/mux2way.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538537422051 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2way " "Found entity 1: mux2way" {  } { { "output_files/mux2way.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/output_files/mux2way.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538537422051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538537422051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockprescaler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockprescaler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockPrescaler-Behavioral " "Found design unit 1: ClockPrescaler-Behavioral" {  } { { "ClockPrescaler.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/ClockPrescaler.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538537422052 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockPrescaler " "Found entity 1: ClockPrescaler" {  } { { "ClockPrescaler.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/ClockPrescaler.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538537422052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538537422052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/intmux2way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/intmux2way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 intmux2way-intmux2way_arch " "Found design unit 1: intmux2way-intmux2way_arch" {  } { { "output_files/intmux2way.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/output_files/intmux2way.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538537422054 ""} { "Info" "ISGN_ENTITY_NAME" "1 intmux2way " "Found entity 1: intmux2way" {  } { { "output_files/intmux2way.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/output_files/intmux2way.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1538537422054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1538537422054 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "relogio " "Elaborating entity \"relogio\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1538537422181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "romMif romMif:e1 " "Elaborating entity \"romMif\" for hierarchy \"romMif:e1\"" {  } { { "relogio.vhd" "e1" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/relogio.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538537422207 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "content romMif.vhd(23) " "VHDL Signal Declaration warning at romMif.vhd(23): used implicit default value for signal \"content\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "romMif.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/romMif.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1538537422208 "|relogio|romMif:e1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intmux2way intmux2way:e5 " "Elaborating entity \"intmux2way\" for hierarchy \"intmux2way:e5\"" {  } { { "relogio.vhd" "e5" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/relogio.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538537422209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Registrador:q1 " "Elaborating entity \"Registrador\" for hierarchy \"Registrador:q1\"" {  } { { "relogio.vhd" "q1" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/relogio.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538537422236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:e2 " "Elaborating entity \"mux\" for hierarchy \"mux:e2\"" {  } { { "relogio.vhd" "e2" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/relogio.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538537422239 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "selected mux.vhd(19) " "VHDL Process Statement warning at mux.vhd(19): inferring latch(es) for signal or variable \"selected\", which holds its previous value in one or more paths through the process" {  } { { "mux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/mux.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1538537422240 "|relogio|mux:e2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[0\] mux.vhd(19) " "Inferred latch for \"selected\[0\]\" at mux.vhd(19)" {  } { { "mux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/mux.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538537422240 "|relogio|mux:e2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[1\] mux.vhd(19) " "Inferred latch for \"selected\[1\]\" at mux.vhd(19)" {  } { { "mux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/mux.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538537422240 "|relogio|mux:e2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[2\] mux.vhd(19) " "Inferred latch for \"selected\[2\]\" at mux.vhd(19)" {  } { { "mux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/mux.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538537422240 "|relogio|mux:e2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[3\] mux.vhd(19) " "Inferred latch for \"selected\[3\]\" at mux.vhd(19)" {  } { { "mux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/mux.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538537422240 "|relogio|mux:e2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:e3 " "Elaborating entity \"alu\" for hierarchy \"alu:e3\"" {  } { { "relogio.vhd" "e3" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/relogio.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538537422241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2way mux2way:e4 " "Elaborating entity \"mux2way\" for hierarchy \"mux2way:e4\"" {  } { { "relogio.vhd" "e4" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/relogio.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538537422243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmux dmux:clock_c " "Elaborating entity \"dmux\" for hierarchy \"dmux:clock_c\"" {  } { { "relogio.vhd" "clock_c" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/relogio.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538537422245 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o1 dmux.vhd(21) " "VHDL Process Statement warning at dmux.vhd(21): inferring latch(es) for signal or variable \"o1\", which holds its previous value in one or more paths through the process" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/dmux.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1538537422246 "|relogio|dmux:e5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o2 dmux.vhd(21) " "VHDL Process Statement warning at dmux.vhd(21): inferring latch(es) for signal or variable \"o2\", which holds its previous value in one or more paths through the process" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/dmux.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1538537422246 "|relogio|dmux:e5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o3 dmux.vhd(21) " "VHDL Process Statement warning at dmux.vhd(21): inferring latch(es) for signal or variable \"o3\", which holds its previous value in one or more paths through the process" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/dmux.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1538537422246 "|relogio|dmux:e5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o4 dmux.vhd(21) " "VHDL Process Statement warning at dmux.vhd(21): inferring latch(es) for signal or variable \"o4\", which holds its previous value in one or more paths through the process" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/dmux.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1538537422246 "|relogio|dmux:e5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o5 dmux.vhd(21) " "VHDL Process Statement warning at dmux.vhd(21): inferring latch(es) for signal or variable \"o5\", which holds its previous value in one or more paths through the process" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/dmux.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1538537422246 "|relogio|dmux:e5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o6 dmux.vhd(21) " "VHDL Process Statement warning at dmux.vhd(21): inferring latch(es) for signal or variable \"o6\", which holds its previous value in one or more paths through the process" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/dmux.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1538537422247 "|relogio|dmux:e5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o6\[0\] dmux.vhd(21) " "Inferred latch for \"o6\[0\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538537422247 "|relogio|dmux:e5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o6\[1\] dmux.vhd(21) " "Inferred latch for \"o6\[1\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538537422247 "|relogio|dmux:e5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o6\[2\] dmux.vhd(21) " "Inferred latch for \"o6\[2\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538537422247 "|relogio|dmux:e5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o6\[3\] dmux.vhd(21) " "Inferred latch for \"o6\[3\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538537422247 "|relogio|dmux:e5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o5\[0\] dmux.vhd(21) " "Inferred latch for \"o5\[0\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538537422247 "|relogio|dmux:e5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o5\[1\] dmux.vhd(21) " "Inferred latch for \"o5\[1\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538537422247 "|relogio|dmux:e5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o5\[2\] dmux.vhd(21) " "Inferred latch for \"o5\[2\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538537422247 "|relogio|dmux:e5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o5\[3\] dmux.vhd(21) " "Inferred latch for \"o5\[3\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538537422247 "|relogio|dmux:e5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o4\[0\] dmux.vhd(21) " "Inferred latch for \"o4\[0\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538537422247 "|relogio|dmux:e5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o4\[1\] dmux.vhd(21) " "Inferred latch for \"o4\[1\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538537422247 "|relogio|dmux:e5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o4\[2\] dmux.vhd(21) " "Inferred latch for \"o4\[2\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538537422247 "|relogio|dmux:e5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o4\[3\] dmux.vhd(21) " "Inferred latch for \"o4\[3\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538537422247 "|relogio|dmux:e5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o3\[0\] dmux.vhd(21) " "Inferred latch for \"o3\[0\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538537422247 "|relogio|dmux:e5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o3\[1\] dmux.vhd(21) " "Inferred latch for \"o3\[1\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538537422247 "|relogio|dmux:e5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o3\[2\] dmux.vhd(21) " "Inferred latch for \"o3\[2\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538537422247 "|relogio|dmux:e5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o3\[3\] dmux.vhd(21) " "Inferred latch for \"o3\[3\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538537422247 "|relogio|dmux:e5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o2\[0\] dmux.vhd(21) " "Inferred latch for \"o2\[0\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538537422247 "|relogio|dmux:e5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o2\[1\] dmux.vhd(21) " "Inferred latch for \"o2\[1\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538537422247 "|relogio|dmux:e5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o2\[2\] dmux.vhd(21) " "Inferred latch for \"o2\[2\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538537422248 "|relogio|dmux:e5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o2\[3\] dmux.vhd(21) " "Inferred latch for \"o2\[3\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538537422248 "|relogio|dmux:e5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o1\[0\] dmux.vhd(21) " "Inferred latch for \"o1\[0\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538537422248 "|relogio|dmux:e5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o1\[1\] dmux.vhd(21) " "Inferred latch for \"o1\[1\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538537422248 "|relogio|dmux:e5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o1\[2\] dmux.vhd(21) " "Inferred latch for \"o1\[2\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538537422248 "|relogio|dmux:e5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o1\[3\] dmux.vhd(21) " "Inferred latch for \"o1\[3\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1538537422248 "|relogio|dmux:e5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg conversorHex7Seg:e6 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"conversorHex7Seg:e6\"" {  } { { "relogio.vhd" "e6" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/relogio.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538537422252 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "romMif:e1\|content " "RAM logic \"romMif:e1\|content\" is uninferred due to inappropriate RAM size" {  } { { "romMif.vhd" "content" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/romMif.vhd" 23 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1538537422641 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1538537422641 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 13 C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/initROM.mif " "Memory depth (16) in the design file differs from memory depth (13) in the Memory Initialization File \"C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/initROM.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1538537422642 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/initROM.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/initROM.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1538537422642 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dmux:clock_c\|o1\[0\] " "Latch dmux:clock_c\|o1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[0\] " "Ports D and ENA on the latch are fed by the same signal pc\[0\]" {  } { { "relogio.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/relogio.vhd" 154 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538537423061 ""}  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/dmux.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1538537423061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dmux:clock_c\|o1\[1\] " "Latch dmux:clock_c\|o1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[0\] " "Ports D and ENA on the latch are fed by the same signal pc\[0\]" {  } { { "relogio.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/relogio.vhd" 154 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538537423061 ""}  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/dmux.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1538537423061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dmux:clock_c\|o1\[2\] " "Latch dmux:clock_c\|o1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[0\] " "Ports D and ENA on the latch are fed by the same signal pc\[0\]" {  } { { "relogio.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/relogio.vhd" 154 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538537423061 ""}  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/dmux.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1538537423061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dmux:clock_c\|o1\[3\] " "Latch dmux:clock_c\|o1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[0\] " "Ports D and ENA on the latch are fed by the same signal pc\[0\]" {  } { { "relogio.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/relogio.vhd" 154 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538537423061 ""}  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/dmux.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1538537423061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:e2\|selected\[0\] " "Latch mux:e2\|selected\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[0\] " "Ports D and ENA on the latch are fed by the same signal pc\[0\]" {  } { { "relogio.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/relogio.vhd" 154 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538537423061 ""}  } { { "mux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/mux.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1538537423061 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:e2\|selected\[1\] " "Latch mux:e2\|selected\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[0\] " "Ports D and ENA on the latch are fed by the same signal pc\[0\]" {  } { { "relogio.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/relogio.vhd" 154 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538537423062 ""}  } { { "mux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/mux.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1538537423062 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:e2\|selected\[2\] " "Latch mux:e2\|selected\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[0\] " "Ports D and ENA on the latch are fed by the same signal pc\[0\]" {  } { { "relogio.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/relogio.vhd" 154 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538537423062 ""}  } { { "mux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/mux.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1538537423062 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:e2\|selected\[3\] " "Latch mux:e2\|selected\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[0\] " "Ports D and ENA on the latch are fed by the same signal pc\[0\]" {  } { { "relogio.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/relogio.vhd" 154 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538537423062 ""}  } { { "mux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/mux.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1538537423062 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dmux:clock_c\|o2\[3\] " "Latch dmux:clock_c\|o2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[0\] " "Ports D and ENA on the latch are fed by the same signal pc\[0\]" {  } { { "relogio.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/relogio.vhd" 154 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538537423062 ""}  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/dmux.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1538537423062 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dmux:clock_c\|o2\[1\] " "Latch dmux:clock_c\|o2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[0\] " "Ports D and ENA on the latch are fed by the same signal pc\[0\]" {  } { { "relogio.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/relogio.vhd" 154 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538537423062 ""}  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/dmux.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1538537423062 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dmux:clock_c\|o2\[0\] " "Latch dmux:clock_c\|o2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[0\] " "Ports D and ENA on the latch are fed by the same signal pc\[0\]" {  } { { "relogio.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/relogio.vhd" 154 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538537423062 ""}  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/dmux.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1538537423062 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dmux:clock_c\|o2\[2\] " "Latch dmux:clock_c\|o2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[0\] " "Ports D and ENA on the latch are fed by the same signal pc\[0\]" {  } { { "relogio.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/relogio.vhd" 154 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538537423062 ""}  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/dmux.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1538537423062 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dmux:clock_c\|o3\[3\] " "Latch dmux:clock_c\|o3\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[0\] " "Ports D and ENA on the latch are fed by the same signal pc\[0\]" {  } { { "relogio.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/relogio.vhd" 154 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538537423062 ""}  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/dmux.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1538537423062 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dmux:clock_c\|o3\[1\] " "Latch dmux:clock_c\|o3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[0\] " "Ports D and ENA on the latch are fed by the same signal pc\[0\]" {  } { { "relogio.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/relogio.vhd" 154 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538537423063 ""}  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/dmux.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1538537423063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dmux:clock_c\|o3\[0\] " "Latch dmux:clock_c\|o3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[0\] " "Ports D and ENA on the latch are fed by the same signal pc\[0\]" {  } { { "relogio.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/relogio.vhd" 154 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538537423063 ""}  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/dmux.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1538537423063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dmux:clock_c\|o3\[2\] " "Latch dmux:clock_c\|o3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[0\] " "Ports D and ENA on the latch are fed by the same signal pc\[0\]" {  } { { "relogio.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/relogio.vhd" 154 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538537423063 ""}  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/dmux.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1538537423063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dmux:clock_c\|o4\[3\] " "Latch dmux:clock_c\|o4\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[0\] " "Ports D and ENA on the latch are fed by the same signal pc\[0\]" {  } { { "relogio.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/relogio.vhd" 154 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538537423063 ""}  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/dmux.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1538537423063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dmux:clock_c\|o4\[1\] " "Latch dmux:clock_c\|o4\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[0\] " "Ports D and ENA on the latch are fed by the same signal pc\[0\]" {  } { { "relogio.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/relogio.vhd" 154 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538537423063 ""}  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/dmux.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1538537423063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dmux:clock_c\|o4\[0\] " "Latch dmux:clock_c\|o4\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[0\] " "Ports D and ENA on the latch are fed by the same signal pc\[0\]" {  } { { "relogio.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/relogio.vhd" 154 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538537423063 ""}  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/dmux.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1538537423063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dmux:clock_c\|o4\[2\] " "Latch dmux:clock_c\|o4\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[0\] " "Ports D and ENA on the latch are fed by the same signal pc\[0\]" {  } { { "relogio.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/relogio.vhd" 154 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538537423063 ""}  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/dmux.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1538537423063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dmux:clock_c\|o5\[3\] " "Latch dmux:clock_c\|o5\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[0\] " "Ports D and ENA on the latch are fed by the same signal pc\[0\]" {  } { { "relogio.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/relogio.vhd" 154 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538537423063 ""}  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/dmux.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1538537423063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dmux:clock_c\|o5\[1\] " "Latch dmux:clock_c\|o5\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[0\] " "Ports D and ENA on the latch are fed by the same signal pc\[0\]" {  } { { "relogio.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/relogio.vhd" 154 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538537423063 ""}  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/dmux.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1538537423063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dmux:clock_c\|o5\[0\] " "Latch dmux:clock_c\|o5\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[0\] " "Ports D and ENA on the latch are fed by the same signal pc\[0\]" {  } { { "relogio.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/relogio.vhd" 154 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538537423064 ""}  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/dmux.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1538537423064 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dmux:clock_c\|o5\[2\] " "Latch dmux:clock_c\|o5\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[0\] " "Ports D and ENA on the latch are fed by the same signal pc\[0\]" {  } { { "relogio.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/relogio.vhd" 154 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538537423064 ""}  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/dmux.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1538537423064 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dmux:clock_c\|o6\[3\] " "Latch dmux:clock_c\|o6\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[0\] " "Ports D and ENA on the latch are fed by the same signal pc\[0\]" {  } { { "relogio.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/relogio.vhd" 154 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538537423064 ""}  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/dmux.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1538537423064 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dmux:clock_c\|o6\[1\] " "Latch dmux:clock_c\|o6\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[0\] " "Ports D and ENA on the latch are fed by the same signal pc\[0\]" {  } { { "relogio.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/relogio.vhd" 154 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538537423064 ""}  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/dmux.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1538537423064 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dmux:clock_c\|o6\[0\] " "Latch dmux:clock_c\|o6\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[0\] " "Ports D and ENA on the latch are fed by the same signal pc\[0\]" {  } { { "relogio.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/relogio.vhd" 154 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538537423064 ""}  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/dmux.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1538537423064 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dmux:clock_c\|o6\[2\] " "Latch dmux:clock_c\|o6\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pc\[0\] " "Ports D and ENA on the latch are fed by the same signal pc\[0\]" {  } { { "relogio.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/relogio.vhd" 154 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1538537423064 ""}  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/dmux.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1538537423064 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1538537423301 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1538537424350 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1538537424350 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "relogio.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/relogio.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538537424420 "|relogio|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "relogio.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/relogio.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538537424420 "|relogio|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "relogio.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/relogio.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538537424420 "|relogio|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "relogio.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogiov2/relogio.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1538537424420 "|relogio|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1538537424420 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "281 " "Implemented 281 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1538537424420 ""} { "Info" "ICUT_CUT_TM_OPINS" "71 " "Implemented 71 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1538537424420 ""} { "Info" "ICUT_CUT_TM_LCELLS" "187 " "Implemented 187 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1538537424420 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1538537424420 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 73 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1538537424453 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 03 00:30:24 2018 " "Processing ended: Wed Oct 03 00:30:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1538537424453 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1538537424453 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1538537424453 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1538537424453 ""}
