/*
 * Copyright (c) 2026 Nordic Semiconductor ASA
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#include <nordic/nrf54l05.dtsi>
#include <riscv/nordic/nrf54l_05_10_15_cpuflpr.dtsi>

/ {
	soc {
		cpuflpr_sram: memory@20010000 {
			compatible = "mmio-sram";
			reg = <0x20010000 DT_SIZE_K(32)>;
			#address-cells = <1>;
			#size-cells = <1>;
			ranges = <0x0 0x20010000 DT_SIZE_K(32)>;
		};
	};
};

&rram_controller {
	cpuflpr_rram: rram@75000 {
		compatible = "soc-nv-flash";
		reg = <0x75000 DT_SIZE_K(32)>;
		ranges = <0x0 0x75000 DT_SIZE_K(32)>;
		#address-cells = <1>;
		#size-cells = <1>;
		erase-block-size = <4096>;
		write-block-size = <16>;
	};
};
