#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/va_math.vpi";
S_0xaaaae4bf5dc0 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -10;
v0xaaaae4c1c0e0_0 .var "clk", 0 0;
S_0xaaaae4bd9ea0 .scope module, "cpu_top" "cpu_top" 2 11, 3 1 0, S_0xaaaae4bf5dc0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 16 "data_out";
v0xaaaae4c1ba60_0 .net "clk", 0 0, v0xaaaae4c1c0e0_0;  1 drivers
v0xaaaae4c1bb00_0 .net "data_out", 15 0, v0xaaaae4c1b090_0;  1 drivers
v0xaaaae4c1bbf0_0 .net "instr_addr", 31 0, L_0xaaaae4bd84b0;  1 drivers
v0xaaaae4c1bcf0_0 .net "instr_data", 31 0, v0xaaaae4c1b930_0;  1 drivers
v0xaaaae4c1bd90_0 .net "mem_addr", 31 0, L_0xaaaae4c2cd40;  1 drivers
v0xaaaae4c1bed0_0 .net "mem_data", 31 0, L_0xaaaae4c2cdb0;  1 drivers
v0xaaaae4c1bfe0_0 .net "mem_we", 0 0, v0xaaaae4c11ba0_0;  1 drivers
L_0xaaaae4c1c180 .part L_0xaaaae4bd84b0, 0, 5;
S_0xaaaae4bd7c80 .scope module, "core" "core" 3 19, 4 1 0, S_0xaaaae4bd9ea0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "instr_data";
    .port_info 2 /INPUT 32 "last_pc";
    .port_info 3 /OUTPUT 32 "instr_addr";
    .port_info 4 /OUTPUT 32 "mem_addr";
    .port_info 5 /OUTPUT 32 "mem_data";
    .port_info 6 /OUTPUT 1 "mem_we";
L_0xaaaae4be8320 .functor BUFZ 32, v0xaaaae4c1b930_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0xaaaae4bd84b0 .functor BUFZ 32, L_0xaaaae4c2c5b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0xaaaae4bd88f0 .functor BUFZ 5, L_0xaaaae4c2c890, C4<00000>, C4<00000>, C4<00000>;
L_0xaaaae4bd4ce0 .functor BUFZ 5, L_0xaaaae4c2ca00, C4<00000>, C4<00000>, C4<00000>;
L_0xaaaae4bd5f00 .functor BUFZ 32, v0xaaaae4bd6060_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0xaaaae4bf47f0 .functor BUFZ 5, L_0xaaaae4c2c7f0, C4<00000>, C4<00000>, C4<00000>;
L_0xaaaae4c2cd40 .functor BUFZ 32, v0xaaaae4bd6060_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0xaaaae4c2cdb0 .functor BUFZ 32, L_0xaaaae4c2dbf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0xaaaae4c2e4c0 .functor AND 1, v0xaaaae4c11650_0, L_0xaaaae4c2e3b0, C4<1>, C4<1>;
L_0xffff84fd6018 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xaaaae4c18b40_0 .net/2u *"_ivl_0", 31 0, L_0xffff84fd6018;  1 drivers
v0xaaaae4c18c40_0 .net *"_ivl_2", 31 0, L_0xaaaae4c2c280;  1 drivers
v0xaaaae4c18d20_0 .net *"_ivl_35", 0 0, L_0xaaaae4c2dd80;  1 drivers
v0xaaaae4c18e10_0 .net *"_ivl_36", 19 0, L_0xaaaae4c2de70;  1 drivers
L_0xffff84fd62a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae4c18ef0_0 .net/2u *"_ivl_40", 31 0, L_0xffff84fd62a0;  1 drivers
v0xaaaae4c18fd0_0 .net *"_ivl_6", 0 0, L_0xaaaae4c2c490;  1 drivers
v0xaaaae4c19090_0 .net "alu_b_src", 31 0, L_0xaaaae4c2cec0;  1 drivers
v0xaaaae4c19150_0 .net "alu_op", 2 0, v0xaaaae4c114d0_0;  1 drivers
v0xaaaae4c19240_0 .net "alu_result", 31 0, v0xaaaae4bd6060_0;  1 drivers
v0xaaaae4c19300_0 .net "branch", 0 0, v0xaaaae4c11650_0;  1 drivers
v0xaaaae4c193d0_0 .net "branch_taken", 0 0, L_0xaaaae4c2e4c0;  1 drivers
v0xaaaae4c19470_0 .net "branch_target", 31 0, L_0xaaaae4c2e620;  1 drivers
v0xaaaae4c19530_0 .net "clk", 0 0, v0xaaaae4c1c0e0_0;  alias, 1 drivers
v0xaaaae4c19600_0 .net "cmp_res", 0 0, L_0xaaaae4c2e3b0;  1 drivers
v0xaaaae4c196a0_0 .net "has_imm", 0 0, v0xaaaae4c115b0_0;  1 drivers
v0xaaaae4c19770_0 .net "imm12", 11 0, v0xaaaae4c119e0_0;  1 drivers
v0xaaaae4c19840_0 .net "imm32", 31 0, L_0xaaaae4c2e310;  1 drivers
v0xaaaae4c19a10_0 .net "instr", 31 0, L_0xaaaae4be8320;  1 drivers
v0xaaaae4c19b00_0 .net "instr_addr", 31 0, L_0xaaaae4bd84b0;  alias, 1 drivers
v0xaaaae4c19bc0_0 .net "instr_data", 31 0, v0xaaaae4c1b930_0;  alias, 1 drivers
L_0xffff84fd62e8 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v0xaaaae4c19ca0_0 .net "last_pc", 31 0, L_0xffff84fd62e8;  1 drivers
v0xaaaae4c19d80_0 .net "mem_addr", 31 0, L_0xaaaae4c2cd40;  alias, 1 drivers
v0xaaaae4c19e60_0 .net "mem_data", 31 0, L_0xaaaae4c2cdb0;  alias, 1 drivers
v0xaaaae4c19f40_0 .net "mem_we", 0 0, v0xaaaae4c11ba0_0;  alias, 1 drivers
v0xaaaae4c1a010_0 .var "pc", 31 0;
v0xaaaae4c1a0d0_0 .net "pc_next", 31 0, L_0xaaaae4c2c5b0;  1 drivers
v0xaaaae4c1a1b0_0 .net "pc_target", 31 0, L_0xaaaae4c2c370;  1 drivers
v0xaaaae4c1a290_0 .net "rd", 4 0, L_0xaaaae4c2c7f0;  1 drivers
v0xaaaae4c1a370_0 .net "rf_raddr0", 4 0, L_0xaaaae4bd88f0;  1 drivers
v0xaaaae4c1a460_0 .net "rf_raddr1", 4 0, L_0xaaaae4bd4ce0;  1 drivers
v0xaaaae4c1a530_0 .net "rf_rdata0", 31 0, L_0xaaaae4c2d4f0;  1 drivers
v0xaaaae4c1a5d0_0 .net "rf_rdata1", 31 0, L_0xaaaae4c2dbf0;  1 drivers
v0xaaaae4c1a690_0 .net "rf_waddr", 4 0, L_0xaaaae4bf47f0;  1 drivers
v0xaaaae4c1a760_0 .net "rf_wdata", 31 0, L_0xaaaae4bd5f00;  1 drivers
v0xaaaae4c1a830_0 .net "rf_we", 0 0, v0xaaaae4c11d40_0;  1 drivers
v0xaaaae4c1a920_0 .net "rs1", 4 0, L_0xaaaae4c2c890;  1 drivers
v0xaaaae4c1a9e0_0 .net "rs2", 4 0, L_0xaaaae4c2ca00;  1 drivers
L_0xaaaae4c2c280 .arith/sum 32, v0xaaaae4c1a010_0, L_0xffff84fd6018;
L_0xaaaae4c2c370 .functor MUXZ 32, L_0xaaaae4c2c280, L_0xaaaae4c2e620, L_0xaaaae4c2e4c0, C4<>;
L_0xaaaae4c2c490 .cmp/eq 32, v0xaaaae4c1a010_0, L_0xffff84fd62e8;
L_0xaaaae4c2c5b0 .functor MUXZ 32, L_0xaaaae4c2c370, v0xaaaae4c1a010_0, L_0xaaaae4c2c490, C4<>;
L_0xaaaae4c2c7f0 .part L_0xaaaae4be8320, 7, 5;
L_0xaaaae4c2c890 .part L_0xaaaae4be8320, 15, 5;
L_0xaaaae4c2ca00 .part L_0xaaaae4be8320, 20, 5;
L_0xaaaae4c2cec0 .functor MUXZ 32, L_0xaaaae4c2dbf0, L_0xaaaae4c2e310, v0xaaaae4c115b0_0, C4<>;
L_0xaaaae4c2dd80 .part v0xaaaae4c119e0_0, 11, 1;
LS_0xaaaae4c2de70_0_0 .concat [ 1 1 1 1], L_0xaaaae4c2dd80, L_0xaaaae4c2dd80, L_0xaaaae4c2dd80, L_0xaaaae4c2dd80;
LS_0xaaaae4c2de70_0_4 .concat [ 1 1 1 1], L_0xaaaae4c2dd80, L_0xaaaae4c2dd80, L_0xaaaae4c2dd80, L_0xaaaae4c2dd80;
LS_0xaaaae4c2de70_0_8 .concat [ 1 1 1 1], L_0xaaaae4c2dd80, L_0xaaaae4c2dd80, L_0xaaaae4c2dd80, L_0xaaaae4c2dd80;
LS_0xaaaae4c2de70_0_12 .concat [ 1 1 1 1], L_0xaaaae4c2dd80, L_0xaaaae4c2dd80, L_0xaaaae4c2dd80, L_0xaaaae4c2dd80;
LS_0xaaaae4c2de70_0_16 .concat [ 1 1 1 1], L_0xaaaae4c2dd80, L_0xaaaae4c2dd80, L_0xaaaae4c2dd80, L_0xaaaae4c2dd80;
LS_0xaaaae4c2de70_1_0 .concat [ 4 4 4 4], LS_0xaaaae4c2de70_0_0, LS_0xaaaae4c2de70_0_4, LS_0xaaaae4c2de70_0_8, LS_0xaaaae4c2de70_0_12;
LS_0xaaaae4c2de70_1_4 .concat [ 4 0 0 0], LS_0xaaaae4c2de70_0_16;
L_0xaaaae4c2de70 .concat [ 16 4 0 0], LS_0xaaaae4c2de70_1_0, LS_0xaaaae4c2de70_1_4;
L_0xaaaae4c2e310 .concat [ 12 20 0 0], v0xaaaae4c119e0_0, L_0xaaaae4c2de70;
L_0xaaaae4c2e3b0 .cmp/ne 32, v0xaaaae4bd6060_0, L_0xffff84fd62a0;
L_0xaaaae4c2e620 .arith/sum 32, v0xaaaae4c1a010_0, L_0xaaaae4c2e310;
S_0xaaaae4bd8de0 .scope module, "alu" "alu" 4 48, 5 1 0, S_0xaaaae4bd7c80;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "src_a";
    .port_info 1 /INPUT 32 "src_b";
    .port_info 2 /INPUT 3 "alucontrol";
    .port_info 3 /OUTPUT 32 "result";
v0xaaaae4bd4e00_0 .net "alucontrol", 2 0, v0xaaaae4c114d0_0;  alias, 1 drivers
v0xaaaae4bd6060_0 .var "result", 31 0;
v0xaaaae4bf69b0_0 .net "src_a", 31 0, L_0xaaaae4c2d4f0;  alias, 1 drivers
v0xaaaae4c11220_0 .net "src_b", 31 0, L_0xaaaae4c2cec0;  alias, 1 drivers
E_0xaaaae4b90bd0 .event edge, v0xaaaae4bd4e00_0, v0xaaaae4bf69b0_0, v0xaaaae4c11220_0;
S_0xaaaae4bd90d0 .scope module, "control" "control" 4 71, 6 1 0, S_0xaaaae4bd7c80;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 12 "imm12";
    .port_info 2 /OUTPUT 1 "rf_we";
    .port_info 3 /OUTPUT 3 "alu_op";
    .port_info 4 /OUTPUT 1 "alu_src";
    .port_info 5 /OUTPUT 1 "mem_we";
    .port_info 6 /OUTPUT 1 "branch";
v0xaaaae4c114d0_0 .var "alu_op", 2 0;
v0xaaaae4c115b0_0 .var "alu_src", 0 0;
v0xaaaae4c11650_0 .var "branch", 0 0;
v0xaaaae4c116f0_0 .net "funct2", 1 0, L_0xaaaae4c2e950;  1 drivers
v0xaaaae4c117d0_0 .net "funct3", 2 0, L_0xaaaae4c2e8b0;  1 drivers
v0xaaaae4c11900_0 .net "funct5", 4 0, L_0xaaaae4c2e9f0;  1 drivers
v0xaaaae4c119e0_0 .var "imm12", 11 0;
v0xaaaae4c11ac0_0 .net "instr", 31 0, L_0xaaaae4be8320;  alias, 1 drivers
v0xaaaae4c11ba0_0 .var "mem_we", 0 0;
v0xaaaae4c11c60_0 .net "opcode", 6 0, L_0xaaaae4c2e810;  1 drivers
v0xaaaae4c11d40_0 .var "rf_we", 0 0;
E_0xaaaae4bf7160/0 .event edge, v0xaaaae4c11900_0, v0xaaaae4c116f0_0, v0xaaaae4c117d0_0, v0xaaaae4c11c60_0;
E_0xaaaae4bf7160/1 .event edge, v0xaaaae4c11ac0_0;
E_0xaaaae4bf7160 .event/or E_0xaaaae4bf7160/0, E_0xaaaae4bf7160/1;
L_0xaaaae4c2e810 .part L_0xaaaae4be8320, 0, 7;
L_0xaaaae4c2e8b0 .part L_0xaaaae4be8320, 12, 3;
L_0xaaaae4c2e950 .part L_0xaaaae4be8320, 25, 2;
L_0xaaaae4c2e9f0 .part L_0xaaaae4be8320, 27, 5;
S_0xaaaae4bd93f0 .scope module, "rf" "reg_file" 4 54, 7 1 0, S_0xaaaae4bd7c80;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "raddr0";
    .port_info 2 /INPUT 5 "raddr1";
    .port_info 3 /INPUT 5 "waddr";
    .port_info 4 /INPUT 32 "wdata";
    .port_info 5 /INPUT 1 "we";
    .port_info 6 /OUTPUT 32 "rdata0";
    .port_info 7 /OUTPUT 32 "rdata1";
v0xaaaae4c17520_0 .net *"_ivl_0", 31 0, L_0xaaaae4c2d050;  1 drivers
v0xaaaae4c17600_0 .net *"_ivl_10", 6 0, L_0xaaaae4c2d320;  1 drivers
L_0xffff84fd60f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xaaaae4c176e0_0 .net *"_ivl_13", 1 0, L_0xffff84fd60f0;  1 drivers
L_0xffff84fd6138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae4c177a0_0 .net/2u *"_ivl_14", 31 0, L_0xffff84fd6138;  1 drivers
v0xaaaae4c17880_0 .net *"_ivl_18", 31 0, L_0xaaaae4c2d680;  1 drivers
L_0xffff84fd6180 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae4c179b0_0 .net *"_ivl_21", 26 0, L_0xffff84fd6180;  1 drivers
L_0xffff84fd61c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae4c17a90_0 .net/2u *"_ivl_22", 31 0, L_0xffff84fd61c8;  1 drivers
v0xaaaae4c17b70_0 .net *"_ivl_24", 0 0, L_0xaaaae4c2d7b0;  1 drivers
v0xaaaae4c17c30_0 .net *"_ivl_26", 31 0, L_0xaaaae4c2d8f0;  1 drivers
v0xaaaae4c17d10_0 .net *"_ivl_28", 6 0, L_0xaaaae4c2d9e0;  1 drivers
L_0xffff84fd6060 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae4c17df0_0 .net *"_ivl_3", 26 0, L_0xffff84fd6060;  1 drivers
L_0xffff84fd6210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xaaaae4c17ed0_0 .net *"_ivl_31", 1 0, L_0xffff84fd6210;  1 drivers
L_0xffff84fd6258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae4c17fb0_0 .net/2u *"_ivl_32", 31 0, L_0xffff84fd6258;  1 drivers
L_0xffff84fd60a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaae4c18090_0 .net/2u *"_ivl_4", 31 0, L_0xffff84fd60a8;  1 drivers
v0xaaaae4c18170_0 .net *"_ivl_6", 0 0, L_0xaaaae4c2d140;  1 drivers
v0xaaaae4c18230_0 .net *"_ivl_8", 31 0, L_0xaaaae4c2d280;  1 drivers
v0xaaaae4c18310_0 .net "clk", 0 0, v0xaaaae4c1c0e0_0;  alias, 1 drivers
v0xaaaae4c183d0_0 .net "raddr0", 4 0, L_0xaaaae4bd88f0;  alias, 1 drivers
v0xaaaae4c184b0_0 .net "raddr1", 4 0, L_0xaaaae4bd4ce0;  alias, 1 drivers
v0xaaaae4c18590_0 .net "rdata0", 31 0, L_0xaaaae4c2d4f0;  alias, 1 drivers
v0xaaaae4c18650_0 .net "rdata1", 31 0, L_0xaaaae4c2dbf0;  alias, 1 drivers
v0xaaaae4c18710_0 .net "waddr", 4 0, L_0xaaaae4bf47f0;  alias, 1 drivers
v0xaaaae4c187f0_0 .net "wdata", 31 0, L_0xaaaae4bd5f00;  alias, 1 drivers
v0xaaaae4c188d0_0 .net "we", 0 0, v0xaaaae4c11d40_0;  alias, 1 drivers
v0xaaaae4c189a0 .array "x", 0 31, 31 0;
E_0xaaaae4bf67c0 .event posedge, v0xaaaae4c18310_0;
L_0xaaaae4c2d050 .concat [ 5 27 0 0], L_0xaaaae4bd88f0, L_0xffff84fd6060;
L_0xaaaae4c2d140 .cmp/ne 32, L_0xaaaae4c2d050, L_0xffff84fd60a8;
L_0xaaaae4c2d280 .array/port v0xaaaae4c189a0, L_0xaaaae4c2d320;
L_0xaaaae4c2d320 .concat [ 5 2 0 0], L_0xaaaae4bd88f0, L_0xffff84fd60f0;
L_0xaaaae4c2d4f0 .functor MUXZ 32, L_0xffff84fd6138, L_0xaaaae4c2d280, L_0xaaaae4c2d140, C4<>;
L_0xaaaae4c2d680 .concat [ 5 27 0 0], L_0xaaaae4bd4ce0, L_0xffff84fd6180;
L_0xaaaae4c2d7b0 .cmp/ne 32, L_0xaaaae4c2d680, L_0xffff84fd61c8;
L_0xaaaae4c2d8f0 .array/port v0xaaaae4c189a0, L_0xaaaae4c2d9e0;
L_0xaaaae4c2d9e0 .concat [ 5 2 0 0], L_0xaaaae4bd4ce0, L_0xffff84fd6210;
L_0xaaaae4c2dbf0 .functor MUXZ 32, L_0xffff84fd6258, L_0xaaaae4c2d8f0, L_0xaaaae4c2d7b0, C4<>;
S_0xaaaae4bd9770 .scope generate, "reg_init[0]" "reg_init[0]" 7 17, 7 17 0, S_0xaaaae4bd93f0;
 .timescale -9 -10;
P_0xaaaae4c120b0 .param/l "i" 0 7 17, +C4<00>;
S_0xaaaae4bd9af0 .scope generate, "reg_init[1]" "reg_init[1]" 7 17, 7 17 0, S_0xaaaae4bd93f0;
 .timescale -9 -10;
P_0xaaaae4c12200 .param/l "i" 0 7 17, +C4<01>;
S_0xaaaae4c122c0 .scope generate, "reg_init[2]" "reg_init[2]" 7 17, 7 17 0, S_0xaaaae4bd93f0;
 .timescale -9 -10;
P_0xaaaae4c124a0 .param/l "i" 0 7 17, +C4<010>;
S_0xaaaae4c12560 .scope generate, "reg_init[3]" "reg_init[3]" 7 17, 7 17 0, S_0xaaaae4bd93f0;
 .timescale -9 -10;
P_0xaaaae4c12740 .param/l "i" 0 7 17, +C4<011>;
S_0xaaaae4c12820 .scope generate, "reg_init[4]" "reg_init[4]" 7 17, 7 17 0, S_0xaaaae4bd93f0;
 .timescale -9 -10;
P_0xaaaae4c12a50 .param/l "i" 0 7 17, +C4<0100>;
S_0xaaaae4c12b30 .scope generate, "reg_init[5]" "reg_init[5]" 7 17, 7 17 0, S_0xaaaae4bd93f0;
 .timescale -9 -10;
P_0xaaaae4c12d10 .param/l "i" 0 7 17, +C4<0101>;
S_0xaaaae4c12df0 .scope generate, "reg_init[6]" "reg_init[6]" 7 17, 7 17 0, S_0xaaaae4bd93f0;
 .timescale -9 -10;
P_0xaaaae4c12fd0 .param/l "i" 0 7 17, +C4<0110>;
S_0xaaaae4c130b0 .scope generate, "reg_init[7]" "reg_init[7]" 7 17, 7 17 0, S_0xaaaae4bd93f0;
 .timescale -9 -10;
P_0xaaaae4c13290 .param/l "i" 0 7 17, +C4<0111>;
S_0xaaaae4c13370 .scope generate, "reg_init[8]" "reg_init[8]" 7 17, 7 17 0, S_0xaaaae4bd93f0;
 .timescale -9 -10;
P_0xaaaae4c12a00 .param/l "i" 0 7 17, +C4<01000>;
S_0xaaaae4c135e0 .scope generate, "reg_init[9]" "reg_init[9]" 7 17, 7 17 0, S_0xaaaae4bd93f0;
 .timescale -9 -10;
P_0xaaaae4c137c0 .param/l "i" 0 7 17, +C4<01001>;
S_0xaaaae4c138a0 .scope generate, "reg_init[10]" "reg_init[10]" 7 17, 7 17 0, S_0xaaaae4bd93f0;
 .timescale -9 -10;
P_0xaaaae4c13a80 .param/l "i" 0 7 17, +C4<01010>;
S_0xaaaae4c13b60 .scope generate, "reg_init[11]" "reg_init[11]" 7 17, 7 17 0, S_0xaaaae4bd93f0;
 .timescale -9 -10;
P_0xaaaae4c13d40 .param/l "i" 0 7 17, +C4<01011>;
S_0xaaaae4c13e20 .scope generate, "reg_init[12]" "reg_init[12]" 7 17, 7 17 0, S_0xaaaae4bd93f0;
 .timescale -9 -10;
P_0xaaaae4c14000 .param/l "i" 0 7 17, +C4<01100>;
S_0xaaaae4c140e0 .scope generate, "reg_init[13]" "reg_init[13]" 7 17, 7 17 0, S_0xaaaae4bd93f0;
 .timescale -9 -10;
P_0xaaaae4c142c0 .param/l "i" 0 7 17, +C4<01101>;
S_0xaaaae4c143a0 .scope generate, "reg_init[14]" "reg_init[14]" 7 17, 7 17 0, S_0xaaaae4bd93f0;
 .timescale -9 -10;
P_0xaaaae4c14580 .param/l "i" 0 7 17, +C4<01110>;
S_0xaaaae4c14660 .scope generate, "reg_init[15]" "reg_init[15]" 7 17, 7 17 0, S_0xaaaae4bd93f0;
 .timescale -9 -10;
P_0xaaaae4c14840 .param/l "i" 0 7 17, +C4<01111>;
S_0xaaaae4c14920 .scope generate, "reg_init[16]" "reg_init[16]" 7 17, 7 17 0, S_0xaaaae4bd93f0;
 .timescale -9 -10;
P_0xaaaae4c14b00 .param/l "i" 0 7 17, +C4<010000>;
S_0xaaaae4c14be0 .scope generate, "reg_init[17]" "reg_init[17]" 7 17, 7 17 0, S_0xaaaae4bd93f0;
 .timescale -9 -10;
P_0xaaaae4c14dc0 .param/l "i" 0 7 17, +C4<010001>;
S_0xaaaae4c14ea0 .scope generate, "reg_init[18]" "reg_init[18]" 7 17, 7 17 0, S_0xaaaae4bd93f0;
 .timescale -9 -10;
P_0xaaaae4c15080 .param/l "i" 0 7 17, +C4<010010>;
S_0xaaaae4c15160 .scope generate, "reg_init[19]" "reg_init[19]" 7 17, 7 17 0, S_0xaaaae4bd93f0;
 .timescale -9 -10;
P_0xaaaae4c15340 .param/l "i" 0 7 17, +C4<010011>;
S_0xaaaae4c15420 .scope generate, "reg_init[20]" "reg_init[20]" 7 17, 7 17 0, S_0xaaaae4bd93f0;
 .timescale -9 -10;
P_0xaaaae4c15600 .param/l "i" 0 7 17, +C4<010100>;
S_0xaaaae4c156e0 .scope generate, "reg_init[21]" "reg_init[21]" 7 17, 7 17 0, S_0xaaaae4bd93f0;
 .timescale -9 -10;
P_0xaaaae4c158c0 .param/l "i" 0 7 17, +C4<010101>;
S_0xaaaae4c159a0 .scope generate, "reg_init[22]" "reg_init[22]" 7 17, 7 17 0, S_0xaaaae4bd93f0;
 .timescale -9 -10;
P_0xaaaae4c15b80 .param/l "i" 0 7 17, +C4<010110>;
S_0xaaaae4c15c60 .scope generate, "reg_init[23]" "reg_init[23]" 7 17, 7 17 0, S_0xaaaae4bd93f0;
 .timescale -9 -10;
P_0xaaaae4c15e40 .param/l "i" 0 7 17, +C4<010111>;
S_0xaaaae4c15f20 .scope generate, "reg_init[24]" "reg_init[24]" 7 17, 7 17 0, S_0xaaaae4bd93f0;
 .timescale -9 -10;
P_0xaaaae4c16100 .param/l "i" 0 7 17, +C4<011000>;
S_0xaaaae4c161e0 .scope generate, "reg_init[25]" "reg_init[25]" 7 17, 7 17 0, S_0xaaaae4bd93f0;
 .timescale -9 -10;
P_0xaaaae4c163c0 .param/l "i" 0 7 17, +C4<011001>;
S_0xaaaae4c164a0 .scope generate, "reg_init[26]" "reg_init[26]" 7 17, 7 17 0, S_0xaaaae4bd93f0;
 .timescale -9 -10;
P_0xaaaae4c16680 .param/l "i" 0 7 17, +C4<011010>;
S_0xaaaae4c16760 .scope generate, "reg_init[27]" "reg_init[27]" 7 17, 7 17 0, S_0xaaaae4bd93f0;
 .timescale -9 -10;
P_0xaaaae4c16940 .param/l "i" 0 7 17, +C4<011011>;
S_0xaaaae4c16a20 .scope generate, "reg_init[28]" "reg_init[28]" 7 17, 7 17 0, S_0xaaaae4bd93f0;
 .timescale -9 -10;
P_0xaaaae4c16c00 .param/l "i" 0 7 17, +C4<011100>;
S_0xaaaae4c16ce0 .scope generate, "reg_init[29]" "reg_init[29]" 7 17, 7 17 0, S_0xaaaae4bd93f0;
 .timescale -9 -10;
P_0xaaaae4c16ec0 .param/l "i" 0 7 17, +C4<011101>;
S_0xaaaae4c16fa0 .scope generate, "reg_init[30]" "reg_init[30]" 7 17, 7 17 0, S_0xaaaae4bd93f0;
 .timescale -9 -10;
P_0xaaaae4c17180 .param/l "i" 0 7 17, +C4<011110>;
S_0xaaaae4c17260 .scope generate, "reg_init[31]" "reg_init[31]" 7 17, 7 17 0, S_0xaaaae4bd93f0;
 .timescale -9 -10;
P_0xaaaae4c17440 .param/l "i" 0 7 17, +C4<011111>;
S_0xaaaae4c1abe0 .scope module, "mem_ctrl" "mem_ctrl" 3 14, 8 1 0, S_0xaaaae4bd9ea0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /OUTPUT 16 "data_out";
v0xaaaae4c1ade0_0 .net "addr", 31 0, L_0xaaaae4c2cd40;  alias, 1 drivers
v0xaaaae4c1aed0_0 .net "clk", 0 0, v0xaaaae4c1c0e0_0;  alias, 1 drivers
v0xaaaae4c1afc0_0 .net "data", 31 0, L_0xaaaae4c2cdb0;  alias, 1 drivers
v0xaaaae4c1b090_0 .var "data_out", 15 0;
v0xaaaae4c1b130_0 .net "we", 0 0, v0xaaaae4c11ba0_0;  alias, 1 drivers
S_0xaaaae4c1b310 .scope module, "rom" "rom" 3 9, 9 1 0, S_0xaaaae4bd9ea0;
 .timescale -9 -10;
    .port_info 0 /INPUT 5 "addr";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 32 "q";
P_0xaaaae4bf6eb0 .param/l "ADDR_WIDTH" 0 9 1, +C4<00000000000000000000000000000101>;
P_0xaaaae4bf6ef0 .param/l "WIDTH" 0 9 1, +C4<00000000000000000000000000100000>;
v0xaaaae4c1b6a0_0 .net "addr", 4 0, L_0xaaaae4c1c180;  1 drivers
v0xaaaae4c1b7a0_0 .net "clk", 0 0, v0xaaaae4c1c0e0_0;  alias, 1 drivers
v0xaaaae4c1b860 .array "mem", 0 31, 31 0;
v0xaaaae4c1b930_0 .var "q", 31 0;
    .scope S_0xaaaae4c1b310;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaae4c1b930_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0xaaaae4c1b310;
T_1 ;
    %vpi_call 9 15 "$readmemh", "samples/fib.txt", v0xaaaae4c1b860 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0xaaaae4c1b310;
T_2 ;
    %wait E_0xaaaae4bf67c0;
    %load/vec4 v0xaaaae4c1b6a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0xaaaae4c1b860, 4;
    %assign/vec4 v0xaaaae4c1b930_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0xaaaae4c1abe0;
T_3 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0xaaaae4c1b090_0, 0, 16;
    %end;
    .thread T_3;
    .scope S_0xaaaae4c1abe0;
T_4 ;
    %wait E_0xaaaae4bf67c0;
    %load/vec4 v0xaaaae4c1b130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %vpi_call 8 12 "$display", "[%h] <- %h", v0xaaaae4c1ade0_0, v0xaaaae4c1afc0_0 {0 0 0};
    %load/vec4 v0xaaaae4c1ade0_0;
    %cmpi/e 32, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0xaaaae4c1afc0_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0xaaaae4c1b090_0, 0;
T_4.2 ;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xaaaae4bd8de0;
T_5 ;
    %wait E_0xaaaae4b90bd0;
    %load/vec4 v0xaaaae4bd4e00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaae4bd6060_0, 0, 32;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v0xaaaae4bf69b0_0;
    %store/vec4 v0xaaaae4bd6060_0, 0, 32;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v0xaaaae4bf69b0_0;
    %load/vec4 v0xaaaae4c11220_0;
    %add;
    %store/vec4 v0xaaaae4bd6060_0, 0, 32;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0xaaaae4bf69b0_0;
    %load/vec4 v0xaaaae4c11220_0;
    %xor;
    %store/vec4 v0xaaaae4bd6060_0, 0, 32;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v0xaaaae4bf69b0_0;
    %load/vec4 v0xaaaae4c11220_0;
    %or;
    %store/vec4 v0xaaaae4bd6060_0, 0, 32;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v0xaaaae4bf69b0_0;
    %load/vec4 v0xaaaae4c11220_0;
    %and;
    %store/vec4 v0xaaaae4bd6060_0, 0, 32;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0xaaaae4bd9770;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaae4c189a0, 4, 0;
    %end;
    .thread T_6;
    .scope S_0xaaaae4bd9af0;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaae4c189a0, 4, 0;
    %end;
    .thread T_7;
    .scope S_0xaaaae4c122c0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaae4c189a0, 4, 0;
    %end;
    .thread T_8;
    .scope S_0xaaaae4c12560;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaae4c189a0, 4, 0;
    %end;
    .thread T_9;
    .scope S_0xaaaae4c12820;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaae4c189a0, 4, 0;
    %end;
    .thread T_10;
    .scope S_0xaaaae4c12b30;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaae4c189a0, 4, 0;
    %end;
    .thread T_11;
    .scope S_0xaaaae4c12df0;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaae4c189a0, 4, 0;
    %end;
    .thread T_12;
    .scope S_0xaaaae4c130b0;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaae4c189a0, 4, 0;
    %end;
    .thread T_13;
    .scope S_0xaaaae4c13370;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaae4c189a0, 4, 0;
    %end;
    .thread T_14;
    .scope S_0xaaaae4c135e0;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaae4c189a0, 4, 0;
    %end;
    .thread T_15;
    .scope S_0xaaaae4c138a0;
T_16 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaae4c189a0, 4, 0;
    %end;
    .thread T_16;
    .scope S_0xaaaae4c13b60;
T_17 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaae4c189a0, 4, 0;
    %end;
    .thread T_17;
    .scope S_0xaaaae4c13e20;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaae4c189a0, 4, 0;
    %end;
    .thread T_18;
    .scope S_0xaaaae4c140e0;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaae4c189a0, 4, 0;
    %end;
    .thread T_19;
    .scope S_0xaaaae4c143a0;
T_20 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaae4c189a0, 4, 0;
    %end;
    .thread T_20;
    .scope S_0xaaaae4c14660;
T_21 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaae4c189a0, 4, 0;
    %end;
    .thread T_21;
    .scope S_0xaaaae4c14920;
T_22 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaae4c189a0, 4, 0;
    %end;
    .thread T_22;
    .scope S_0xaaaae4c14be0;
T_23 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaae4c189a0, 4, 0;
    %end;
    .thread T_23;
    .scope S_0xaaaae4c14ea0;
T_24 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaae4c189a0, 4, 0;
    %end;
    .thread T_24;
    .scope S_0xaaaae4c15160;
T_25 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaae4c189a0, 4, 0;
    %end;
    .thread T_25;
    .scope S_0xaaaae4c15420;
T_26 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaae4c189a0, 4, 0;
    %end;
    .thread T_26;
    .scope S_0xaaaae4c156e0;
T_27 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaae4c189a0, 4, 0;
    %end;
    .thread T_27;
    .scope S_0xaaaae4c159a0;
T_28 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaae4c189a0, 4, 0;
    %end;
    .thread T_28;
    .scope S_0xaaaae4c15c60;
T_29 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaae4c189a0, 4, 0;
    %end;
    .thread T_29;
    .scope S_0xaaaae4c15f20;
T_30 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaae4c189a0, 4, 0;
    %end;
    .thread T_30;
    .scope S_0xaaaae4c161e0;
T_31 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaae4c189a0, 4, 0;
    %end;
    .thread T_31;
    .scope S_0xaaaae4c164a0;
T_32 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaae4c189a0, 4, 0;
    %end;
    .thread T_32;
    .scope S_0xaaaae4c16760;
T_33 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaae4c189a0, 4, 0;
    %end;
    .thread T_33;
    .scope S_0xaaaae4c16a20;
T_34 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaae4c189a0, 4, 0;
    %end;
    .thread T_34;
    .scope S_0xaaaae4c16ce0;
T_35 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaae4c189a0, 4, 0;
    %end;
    .thread T_35;
    .scope S_0xaaaae4c16fa0;
T_36 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaae4c189a0, 4, 0;
    %end;
    .thread T_36;
    .scope S_0xaaaae4c17260;
T_37 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xaaaae4c189a0, 4, 0;
    %end;
    .thread T_37;
    .scope S_0xaaaae4bd93f0;
T_38 ;
    %wait E_0xaaaae4bf67c0;
    %load/vec4 v0xaaaae4c188d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0xaaaae4c187f0_0;
    %load/vec4 v0xaaaae4c18710_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaae4c189a0, 0, 4;
T_38.0 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0xaaaae4bd90d0;
T_39 ;
    %wait E_0xaaaae4bf7160;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaae4c11d40_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xaaaae4c114d0_0, 0, 3;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0xaaaae4c119e0_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaae4c115b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaae4c11ba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaae4c11650_0, 0, 1;
    %load/vec4 v0xaaaae4c11900_0;
    %load/vec4 v0xaaaae4c116f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaaaae4c117d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaaaae4c11c60_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 19, 130048, 17;
    %cmp/z;
    %jmp/1 T_39.0, 4;
    %dup/vec4;
    %pushi/vec4 531, 130048, 17;
    %cmp/z;
    %jmp/1 T_39.1, 4;
    %dup/vec4;
    %pushi/vec4 787, 130048, 17;
    %cmp/z;
    %jmp/1 T_39.2, 4;
    %dup/vec4;
    %pushi/vec4 915, 130048, 17;
    %cmp/z;
    %jmp/1 T_39.3, 4;
    %dup/vec4;
    %pushi/vec4 51, 0, 17;
    %cmp/z;
    %jmp/1 T_39.4, 4;
    %dup/vec4;
    %pushi/vec4 563, 0, 17;
    %cmp/z;
    %jmp/1 T_39.5, 4;
    %dup/vec4;
    %pushi/vec4 819, 0, 17;
    %cmp/z;
    %jmp/1 T_39.6, 4;
    %dup/vec4;
    %pushi/vec4 947, 0, 17;
    %cmp/z;
    %jmp/1 T_39.7, 4;
    %dup/vec4;
    %pushi/vec4 291, 130048, 17;
    %cmp/z;
    %jmp/1 T_39.8, 4;
    %dup/vec4;
    %pushi/vec4 227, 130048, 17;
    %cmp/z;
    %jmp/1 T_39.9, 4;
    %dup/vec4;
    %pushi/vec4 99, 130048, 17;
    %cmp/z;
    %jmp/1 T_39.10, 4;
    %vpi_call 6 113 "$strobe", "(%s) funct5 = %h, funct2 = %h, funct3 = %h, opcode = %h", "UNKNOWN INSTRUCTION", v0xaaaae4c11900_0, v0xaaaae4c116f0_0, v0xaaaae4c117d0_0, v0xaaaae4c11c60_0 {0 0 0};
    %jmp T_39.12;
T_39.0 ;
    %vpi_call 6 29 "$strobe", "(%s) funct5 = %h, funct2 = %h, funct3 = %h, opcode = %h", "ADDI", v0xaaaae4c11900_0, v0xaaaae4c116f0_0, v0xaaaae4c117d0_0, v0xaaaae4c11c60_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaae4c11d40_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0xaaaae4c114d0_0, 0, 3;
    %load/vec4 v0xaaaae4c11ac0_0;
    %parti/s 12, 20, 6;
    %store/vec4 v0xaaaae4c119e0_0, 0, 12;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaae4c115b0_0, 0, 1;
    %jmp T_39.12;
T_39.1 ;
    %vpi_call 6 37 "$strobe", "(%s) funct5 = %h, funct2 = %h, funct3 = %h, opcode = %h", "XORI", v0xaaaae4c11900_0, v0xaaaae4c116f0_0, v0xaaaae4c117d0_0, v0xaaaae4c11c60_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaae4c11d40_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0xaaaae4c114d0_0, 0, 3;
    %load/vec4 v0xaaaae4c11ac0_0;
    %parti/s 12, 20, 6;
    %store/vec4 v0xaaaae4c119e0_0, 0, 12;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaae4c115b0_0, 0, 1;
    %jmp T_39.12;
T_39.2 ;
    %vpi_call 6 45 "$strobe", "(%s) funct5 = %h, funct2 = %h, funct3 = %h, opcode = %h", "ORI", v0xaaaae4c11900_0, v0xaaaae4c116f0_0, v0xaaaae4c117d0_0, v0xaaaae4c11c60_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaae4c11d40_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0xaaaae4c114d0_0, 0, 3;
    %load/vec4 v0xaaaae4c11ac0_0;
    %parti/s 12, 20, 6;
    %store/vec4 v0xaaaae4c119e0_0, 0, 12;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaae4c115b0_0, 0, 1;
    %jmp T_39.12;
T_39.3 ;
    %vpi_call 6 53 "$strobe", "(%s) funct5 = %h, funct2 = %h, funct3 = %h, opcode = %h", "ANDI", v0xaaaae4c11900_0, v0xaaaae4c116f0_0, v0xaaaae4c117d0_0, v0xaaaae4c11c60_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaae4c11d40_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0xaaaae4c114d0_0, 0, 3;
    %load/vec4 v0xaaaae4c11ac0_0;
    %parti/s 12, 20, 6;
    %store/vec4 v0xaaaae4c119e0_0, 0, 12;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaae4c115b0_0, 0, 1;
    %jmp T_39.12;
T_39.4 ;
    %vpi_call 6 61 "$strobe", "(%s) funct5 = %h, funct2 = %h, funct3 = %h, opcode = %h", "ADD", v0xaaaae4c11900_0, v0xaaaae4c116f0_0, v0xaaaae4c117d0_0, v0xaaaae4c11c60_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaae4c11d40_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0xaaaae4c114d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaae4c115b0_0, 0, 1;
    %jmp T_39.12;
T_39.5 ;
    %vpi_call 6 68 "$strobe", "(%s) funct5 = %h, funct2 = %h, funct3 = %h, opcode = %h", "XOR", v0xaaaae4c11900_0, v0xaaaae4c116f0_0, v0xaaaae4c117d0_0, v0xaaaae4c11c60_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaae4c11d40_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0xaaaae4c114d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaae4c115b0_0, 0, 1;
    %jmp T_39.12;
T_39.6 ;
    %vpi_call 6 75 "$strobe", "(%s) funct5 = %h, funct2 = %h, funct3 = %h, opcode = %h", "OR", v0xaaaae4c11900_0, v0xaaaae4c116f0_0, v0xaaaae4c117d0_0, v0xaaaae4c11c60_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaae4c11d40_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0xaaaae4c114d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaae4c115b0_0, 0, 1;
    %jmp T_39.12;
T_39.7 ;
    %vpi_call 6 82 "$strobe", "(%s) funct5 = %h, funct2 = %h, funct3 = %h, opcode = %h", "AND", v0xaaaae4c11900_0, v0xaaaae4c116f0_0, v0xaaaae4c117d0_0, v0xaaaae4c11c60_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaae4c11d40_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0xaaaae4c114d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaae4c115b0_0, 0, 1;
    %jmp T_39.12;
T_39.8 ;
    %vpi_call 6 89 "$strobe", "(%s) funct5 = %h, funct2 = %h, funct3 = %h, opcode = %h", "SW", v0xaaaae4c11900_0, v0xaaaae4c116f0_0, v0xaaaae4c117d0_0, v0xaaaae4c11c60_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaae4c11d40_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0xaaaae4c114d0_0, 0, 3;
    %load/vec4 v0xaaaae4c11ac0_0;
    %parti/s 7, 25, 6;
    %load/vec4 v0xaaaae4c11ac0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaaae4c119e0_0, 0, 12;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaae4c115b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaae4c11ba0_0, 0, 1;
    %jmp T_39.12;
T_39.9 ;
    %vpi_call 6 98 "$strobe", "(%s) funct5 = %h, funct2 = %h, funct3 = %h, opcode = %h", "BNE", v0xaaaae4c11900_0, v0xaaaae4c116f0_0, v0xaaaae4c117d0_0, v0xaaaae4c11c60_0 {0 0 0};
    %load/vec4 v0xaaaae4c11ac0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0xaaaae4c11ac0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaaaae4c11ac0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaaaae4c11ac0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaaaae4c11ac0_0;
    %parti/s 3, 9, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaaae4c119e0_0, 0, 12;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0xaaaae4c114d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaae4c11650_0, 0, 1;
    %jmp T_39.12;
T_39.10 ;
    %vpi_call 6 105 "$strobe", "(%s) funct5 = %h, funct2 = %h, funct3 = %h, opcode = %h", "BEQ", v0xaaaae4c11900_0, v0xaaaae4c116f0_0, v0xaaaae4c117d0_0, v0xaaaae4c11c60_0 {0 0 0};
    %load/vec4 v0xaaaae4c11ac0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0xaaaae4c11ac0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaaaae4c11ac0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaaaae4c11ac0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xaaaae4c11ac0_0;
    %parti/s 3, 9, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0xaaaae4c119e0_0, 0, 12;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0xaaaae4c114d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaae4c11650_0, 0, 1;
    %jmp T_39.12;
T_39.12 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0xaaaae4bd7c80;
T_40 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0xaaaae4c1a010_0, 0, 32;
    %end;
    .thread T_40;
    .scope S_0xaaaae4bd7c80;
T_41 ;
    %wait E_0xaaaae4bf67c0;
    %load/vec4 v0xaaaae4c1a0d0_0;
    %assign/vec4 v0xaaaae4c1a010_0, 0;
    %vpi_call 4 19 "$strobe", "[pc = %h] %h", v0xaaaae4c1a010_0, v0xaaaae4c19a10_0 {0 0 0};
    %vpi_call 4 20 "$strobe", "taken = %b target = %h", v0xaaaae4c193d0_0, v0xaaaae4c19470_0 {0 0 0};
    %jmp T_41;
    .thread T_41;
    .scope S_0xaaaae4bf5dc0;
T_42 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaae4c1c0e0_0, 0, 1;
    %end;
    .thread T_42;
    .scope S_0xaaaae4bf5dc0;
T_43 ;
    %delay 10, 0;
    %load/vec4 v0xaaaae4c1c0e0_0;
    %inv;
    %store/vec4 v0xaaaae4c1c0e0_0, 0, 1;
    %jmp T_43;
    .thread T_43;
    .scope S_0xaaaae4bf5dc0;
T_44 ;
    %vpi_call 2 14 "$dumpvars" {0 0 0};
    %delay 1500, 0;
    %vpi_call 2 15 "$finish" {0 0 0};
    %end;
    .thread T_44;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "modules/testbench.v";
    "modules/cpu_top.v";
    "modules/core.v";
    "modules/alu.v";
    "modules/control.v";
    "modules/reg_file.v";
    "modules/mem_ctrl.v";
    "modules/rom.v";
