

================================================================
== Vitis HLS Report for 'set3DFloatArray'
================================================================
* Date:           Fri Dec 22 04:15:33 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.141 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2608|     2608|  26.080 us|  26.080 us|  2608|  2608|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_8_1_VITIS_LOOP_10_2_VITIS_LOOP_12_3  |     2606|     2606|        16|          1|          1|  2592|       yes|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    255|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     399|    281|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     83|    -|
|Register         |        -|    -|     120|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     519|    651|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+------------------------+---------+----+-----+-----+-----+
    |          Instance          |         Module         | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------+------------------------+---------+----+-----+-----+-----+
    |urem_12ns_12ns_12_16_1_U48  |urem_12ns_12ns_12_16_1  |        0|   0|  399|  281|    0|
    +----------------------------+------------------------+---------+----+-----+-----+-----+
    |Total                       |                        |        0|   0|  399|  281|    0|
    +----------------------------+------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |add_ln10_3_fu_365_p2            |         +|   0|  0|  17|          10|           1|
    |add_ln10_fu_283_p2              |         +|   0|  0|  12|           4|           1|
    |add_ln12_fu_359_p2              |         +|   0|  0|  13|           6|           1|
    |add_ln14_2_fu_335_p2            |         +|   0|  0|  17|          12|          12|
    |add_ln14_fu_341_p2              |         +|   0|  0|  17|          12|          12|
    |add_ln8_3_fu_209_p2             |         +|   0|  0|  12|           4|           1|
    |add_ln8_fu_149_p2               |         +|   0|  0|  19|          12|           1|
    |mul7_fu_175_p2                  |         +|   0|  0|  19|          12|          12|
    |mul7_mid1_fu_235_p2             |         +|   0|  0|  19|          12|          12|
    |icmp_ln12_mid216_fu_269_p2      |       and|   0|  0|   2|           1|           1|
    |icmp_ln10_fu_195_p2             |      icmp|   0|  0|  11|          10|           9|
    |icmp_ln12_fu_263_p2             |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln14_fu_353_p2             |      icmp|   0|  0|  12|          12|          11|
    |icmp_ln8_fu_189_p2              |      icmp|   0|  0|  12|          12|          12|
    |or_ln10_fu_289_p2               |        or|   0|  0|   2|           1|           1|
    |ii_mid27_fu_201_p3              |    select|   0|  0|   4|           1|           1|
    |mul7_mid2_fu_241_p3             |    select|   0|  0|  12|           1|          12|
    |select_ln10_13_fu_311_p3        |    select|   0|  0|   8|           1|           9|
    |select_ln10_14_fu_323_p3        |    select|   0|  0|   4|           1|           4|
    |select_ln10_15_fu_371_p3        |    select|   0|  0|   9|           1|           1|
    |select_ln10_fu_295_p3           |    select|   0|  0|   6|           1|           1|
    |select_ln8_fu_275_p3            |    select|   0|  0|   4|           1|           4|
    |zext_ln12_mid214_fu_249_p3      |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0                   |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1         |       xor|   0|  0|   2|           2|           1|
    |not_exitcond_flatten_fu_257_p2  |       xor|   0|  0|   2|           1|           2|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0| 255|         138|         132|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  20|          4|    1|          4|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter15  |   9|          2|    1|          2|
    |i_reg_105                 |   9|          2|    4|          8|
    |ii_reg_127                |   9|          2|    4|          8|
    |iii_reg_138               |   9|          2|    6|         12|
    |indvar_flatten17_reg_94   |   9|          2|   12|         24|
    |indvar_flatten_reg_116    |   9|          2|   10|         20|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  83|         18|   39|         80|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |   1|   0|    1|          0|
    |i_reg_105                 |   4|   0|    4|          0|
    |icmp_ln14_reg_409         |   1|   0|    1|          0|
    |ii_reg_127                |   4|   0|    4|          0|
    |iii_reg_138               |   6|   0|    6|          0|
    |indvar_flatten17_reg_94   |  12|   0|   12|          0|
    |indvar_flatten_reg_116    |  10|   0|   10|          0|
    |icmp_ln14_reg_409         |  64|  32|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 120|  32|   57|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------+-----+-----+------------+-----------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  set3DFloatArray|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  set3DFloatArray|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  set3DFloatArray|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  set3DFloatArray|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  set3DFloatArray|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  set3DFloatArray|  return value|
|array_r_address0  |  out|   11|   ap_memory|          array_r|         array|
|array_r_ce0       |  out|    1|   ap_memory|          array_r|         array|
|array_r_we0       |  out|    1|   ap_memory|          array_r|         array|
|array_r_d0        |  out|   32|   ap_memory|          array_r|         array|
|array1_address0   |  out|   11|   ap_memory|           array1|         array|
|array1_ce0        |  out|    1|   ap_memory|           array1|         array|
|array1_we0        |  out|    1|   ap_memory|           array1|         array|
|array1_d0         |  out|   32|   ap_memory|           array1|         array|
+------------------+-----+-----+------------+-----------------+--------------+

