/home/facul/Sergio/facul/bolsa/stm/serial_datalog_uart/STSW-STWINKT01_V2.2.0/Projects/Serial_DataLog/Src/system_stm32l4xx.c:204:6:SystemInit	1
/home/facul/Sergio/facul/bolsa/stm/serial_datalog_uart/STSW-STWINKT01_V2.2.0/Projects/Serial_DataLog/Src/system_stm32l4xx.c:280:6:SystemCoreClockUpdate	5
