Running: C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/vhdl_pm_2016113016/termproj/term1_tb_isim_beh.exe -prj D:/vhdl_pm_2016113016/termproj/term1_tb_beh.prj work.term1_tb 
ISim P.58f (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/vhdl_pm_2016113016/termproj/term1_mod.vhd" into library work
Parsing VHDL file "D:/vhdl_pm_2016113016/termproj/term1_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity term1 [term1_default]
Compiling architecture behavior of entity term1_tb
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable D:/vhdl_pm_2016113016/termproj/term1_tb_isim_beh.exe
Fuse Memory Usage: 31208 KB
Fuse CPU Usage: 576 ms
