

================================================================
== Synthesis Summary Report of 'Filter_horizontal_HW'
================================================================
+ General Information: 
    * Date:           Wed Oct 25 22:31:30 2023
    * Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
    * Project:        ese532_hw7
    * Solution:       P1 (Vitis Kernel Flow Target)
    * Product family: zynquplus
    * Target device:  xczu3eg-sbva484-1-i
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+
    |         Modules        |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |         |         |           |           |     |
    |         & Loops        |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP   |     FF    |    LUT    | URAM|
    +------------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+
    |+ Filter_horizontal_HW  |  Timing|   0.00|   188731|  1.258e+06|         -|   188732|     -|        no|  2 (~0%)|  1 (~0%)|  1753 (1%)|  3292 (4%)|    -|
    | o VITIS_LOOP_42_2      |       -|  -4.87|   188730|  1.258e+06|       699|        -|   270|        no|        -|        -|          -|          -|    -|
    |  o VITIS_LOOP_43_3     |       -|  -4.87|        8|     53.336|         3|        1|     6|       yes|        -|        -|          -|          -|    -|
    |  o VITIS_LOOP_44_4     |       -|  -4.87|      479|  3.193e+03|         7|        1|   474|       yes|        -|        -|          -|          -|    -|
    +------------------------+--------+-------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+

