// Seed: 2774548081
module module_0 #(
    parameter id_1 = 32'd63
) ();
  wire [1 : -1 'h0] _id_1;
  final assign id_1[id_1] = 1;
  logic [7:0] id_2;
  assign module_1.id_2 = 0;
  assign id_2[1 : 1]   = -1 ^ id_1;
endmodule
module module_1 (
    input uwire id_0,
    output supply1 id_1,
    input wand id_2,
    input wand id_3
);
  logic id_5;
  assign id_1 = id_2;
  if (1) wire [(  1  ) : 1] id_6;
  else begin : LABEL_0
    genvar id_7;
  end
  module_0 modCall_1 ();
endmodule
