module ParityChecker(
input wire [4:0] data,
output reg out
);

integer count = 0;
integer i = 0;

initial
begin
    count = 0;
    for(i=0; i<=7; i=i+1)
    begin
        if(data[i]==1)
        count = count + 1;
    end
    if(data%2==0)
    out = 1;
    else
    out = 0;

end

endmodule