// Seed: 3888064248
module module_0 #(
    parameter id_5 = 32'd70
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5
);
  output wire _id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_2 = id_3 >= id_3;
  logic [1 : -1  ==?  id_5] id_6;
  wire id_7;
  assign module_1.id_9 = 0;
endmodule
module module_1 #(
    parameter id_6 = 32'd16
) (
    inout  tri0 id_0,
    input  wire id_1,
    input  tri  id_2,
    output wire id_3,
    output tri  id_4
);
  parameter id_6 = -1;
  logic [-1 : -1] id_7, id_8, id_9 = -1 - -1'b0, id_10;
  logic [id_6 : -1 'd0] id_11;
  ;
  module_0 modCall_1 (
      id_11,
      id_7,
      id_7,
      id_9,
      id_6
  );
  wire id_12, id_13;
endmodule
