$date
	Thu Aug 15 16:01:17 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module SR_PISO_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 4 # inp [4:1] $end
$var reg 1 $ reset $end
$var reg 1 % write $end
$scope module srPISO $end
$var wire 1 " clk $end
$var wire 4 & d [4:1] $end
$var wire 1 $ reset $end
$var wire 1 % write_check $end
$var wire 1 ! q $end
$scope module dff_1 $end
$var wire 1 " clk $end
$var wire 1 ' d $end
$var wire 1 $ reset $end
$var reg 1 ( q $end
$upscope $end
$scope module dff_2 $end
$var wire 1 " clk $end
$var wire 1 ) d $end
$var wire 1 $ reset $end
$var reg 1 * q $end
$upscope $end
$scope module dff_3 $end
$var wire 1 " clk $end
$var wire 1 + d $end
$var wire 1 $ reset $end
$var reg 1 , q $end
$upscope $end
$scope module dff_4 $end
$var wire 1 " clk $end
$var wire 1 - d $end
$var wire 1 $ reset $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0-
x,
0+
x*
0)
x(
0'
b0 &
1%
0$
b0 #
0"
x!
$end
#5
1+
1"
b10 #
b10 &
#10
0!
1,
0*
1(
1)
1-
0+
1'
0"
b1 #
b1 &
0%
#15
0)
1+
0-
0'
1"
b1010 #
b1010 &
1%
#20
0(
0)
1-
0+
0"
b0 #
b0 &
0%
#25
1"
b110 #
b110 &
#30
0-
1)
1!
0,
1(
1'
0"
b1 #
b1 &
#35
0'
1"
b10 #
b10 &
#40
0)
1+
0(
1*
0!
0"
b0 #
b0 &
#45
1"
b10 #
b10 &
1%
#50
1-
0+
1)
1,
0*
1(
1'
0"
b1 #
b1 &
0%
#55
1"
#60
1+
0-
1*
0,
1!
0"
#65
1"
#70
1-
0!
1,
0"
#75
1"
#80
1!
0"
#85
1"
#90
0"
#95
1"
#100
0"
