Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "secureip" -o "D:/LPRS1_git/LPRS1/zbirka/06slozeni_digitalni_sistemi/6.5/digSys_6_5/digSys_6_5_tb_isim_beh.exe" -prj "D:/LPRS1_git/LPRS1/zbirka/06slozeni_digitalni_sistemi/6.5/digSys_6_5/digSys_6_5_tb_beh.prj" "work.digSys_6_5_tb" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/LPRS1_git/LPRS1/zbirka/06slozeni_digitalni_sistemi/6.5/digSys_6_5/reg.vhd" into library work
Parsing VHDL file "D:/LPRS1_git/LPRS1/zbirka/06slozeni_digitalni_sistemi/6.5/digSys_6_5/dec2x4.vhd" into library work
Parsing VHDL file "D:/LPRS1_git/LPRS1/zbirka/06slozeni_digitalni_sistemi/6.5/digSys_6_5/../../../03standardne_kombinacione_mreze/3.15/mux8x1/mux4x1.vhd" into library work
Parsing VHDL file "D:/LPRS1_git/LPRS1/zbirka/06slozeni_digitalni_sistemi/6.5/digSys_6_5/dig.vhd" into library work
Parsing VHDL file "D:/LPRS1_git/LPRS1/zbirka/06slozeni_digitalni_sistemi/6.5/digSys_6_5/digSys_6_5_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture dafaflow of entity dec2x4 [dec2x4_default]
Compiling architecture behavioral of entity reg [reg_default]
Compiling architecture behavioral of entity mux4x1 [mux4x1_default]
Compiling architecture behavioral of entity digSys_6_5 [digsys_6_5_default]
Compiling architecture behavior of entity digsys_6_5_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 11 VHDL Units
Built simulation executable D:/LPRS1_git/LPRS1/zbirka/06slozeni_digitalni_sistemi/6.5/digSys_6_5/digSys_6_5_tb_isim_beh.exe
Fuse Memory Usage: 29452 KB
Fuse CPU Usage: 436 ms
