var areaJSON='{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[16.1193, 9.86566, 7.10218, 10.3113, 0], "total":[10810, 15564, 53, 0], "name":"Kernel System", "max_resources":[109572, 219144, 514, 112], "children":[{"name":"Board interface", "type":"resource", "data":[2160, 1908, 20, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}, {"name":"Global interconnect", "type":"resource", "data":[3566, 7148, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 1 global load and 1 global store."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"https://www.altera.com/documentation/mwh1391807516407.html#hnj1476724450050"}]}]}, {"name":"gradient", "compute_units":1, "type":"function", "total_percent":[7.17348, 4.63987, 2.96974, 6.42023, 0], "total_kernel_resources":[5084, 6508, 33, 0], "details":[{"type":"text", "text":"Number of compute units: 1"}], "children":[{"name":"Function overhead", "type":"resource", "data":[1574, 1505, 0, 0], "details":[{"type":"text", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'rows\' (gradient.cl:16)\\n - \'pixel\' (gradient.cl:39)", "type":"resource", "data":[28, 388, 2, 0], "debug":[[{"filename":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl", "line":16}], [{"filename":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl", "line":39}]], "details":[{"type":"text", "text":"Type: Shift Register (6 or fewer tap points)"}, {"type":"text", "text":"1 register of width 10 and depth 1"}, {"type":"text", "text":"3 registers of width 32 and depth 1"}, {"type":"text", "text":"2 registers of width 32 and depth 296"}]}, {"name":"Private Variable: \\n - \'count\' (gradient.cl:19)", "type":"resource", "data":[24, 101, 0, 0], "debug":[[{"filename":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl", "line":19}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}]}, {"name":"gradient.B0", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 2, 0, 0], "details":[{"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[5, 2, 0, 0]}]}]}, {"name":"gradient.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[621, 1218, 0, 0], "details":[{"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[621, 1218, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[152, 616, 2, 0], "details":[{"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"gradient.cl:16", "type":"resource", "data":[28, 154, 0.666667, 0], "debug":[[{"filename":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl", "line":16}]]}, {"name":"gradient.cl:19", "type":"resource", "data":[0.5, 0, 0, 0], "debug":[[{"filename":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl", "line":19}]]}, {"name":"gradient.cl:20", "type":"resource", "data":[27, 23, 0, 0], "debug":[[{"filename":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl", "line":20}]]}, {"name":"gradient.cl:26", "type":"resource", "data":[24.5, 136, 0.666667, 0], "debug":[[{"filename":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl", "line":26}]]}, {"name":"gradient.cl:28", "type":"resource", "data":[35.5, 190, 0.666667, 0], "debug":[[{"filename":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl", "line":28}]]}, {"name":"gradient.cl:61", "type":"resource", "data":[24.5, 101, 0, 0], "debug":[[{"filename":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl", "line":61}]]}, {"name":"gradient.cl:62", "type":"resource", "data":[12, 12, 0, 0], "debug":[[{"filename":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl", "line":62}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[409, 155, 0, 0], "details":[{"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"gradient.cl:16", "type":"resource", "data":[9, 0.333333, 0, 0], "debug":[[{"filename":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl", "line":16}]], "children":[{"name":"10-bit Integer Subtract", "type":"resource", "count":1, "data":[3.66667, 0, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":1, "data":[4.33333, 0.333333, 0, 0]}, {"name":"Xor", "type":"resource", "count":1, "data":[1, 0, 0, 0]}], "replace_name":"true"}, {"name":"gradient.cl:20", "type":"resource", "data":[23.5, 2, 0, 0], "debug":[[{"filename":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl", "line":20}]], "children":[{"name":"And", "type":"resource", "count":3, "data":[0.5, 0, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":4, "data":[23, 2, 0, 0]}], "replace_name":"true"}, {"name":"gradient.cl:26", "type":"resource", "data":[9, 0.333333, 0, 0], "debug":[[{"filename":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl", "line":26}]], "children":[{"name":"10-bit Integer Subtract", "type":"resource", "count":1, "data":[3.66667, 0, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":1, "data":[4.33333, 0.333333, 0, 0]}, {"name":"Xor", "type":"resource", "count":1, "data":[1, 0, 0, 0]}], "replace_name":"true"}, {"name":"gradient.cl:28", "type":"resource", "data":[378, 332.333, 13, 0], "debug":[[{"filename":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl", "line":28}]], "children":[{"name":"10-bit Integer Subtract", "type":"resource", "count":1, "data":[3.66667, 0, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":2, "data":[39.3333, 1.33333, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[318, 331, 13, 0], "details":[{"type":"text", "text":"Load uses a Prefetching LSU"}]}, {"name":"Select", "type":"resource", "count":1, "data":[16, 0, 0, 0]}, {"name":"Xor", "type":"resource", "count":2, "data":[1, 0, 0, 0]}], "replace_name":"true"}, {"name":"gradient.cl:40", "type":"resource", "data":[82.5, 0, 0, 0], "debug":[[{"filename":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl", "line":40}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":5, "data":[82.5, 0, 0, 0]}], "replace_name":"true"}, {"name":"gradient.cl:41", "type":"resource", "data":[82.5, 0, 0, 0], "debug":[[{"filename":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl", "line":41}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":5, "data":[82.5, 0, 0, 0]}], "replace_name":"true"}, {"name":"gradient.cl:42", "type":"resource", "data":[165, 0, 0, 0], "debug":[[{"filename":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl", "line":42}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":10, "data":[165, 0, 0, 0]}], "replace_name":"true"}, {"name":"gradient.cl:47", "type":"resource", "data":[825, 0, 0, 0], "debug":[[{"filename":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl", "line":47}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":35, "data":[825, 0, 0, 0]}], "replace_name":"true"}, {"name":"gradient.cl:48", "type":"resource", "data":[137.5, 0, 0, 0], "debug":[[{"filename":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl", "line":48}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":6, "data":[137.5, 0, 0, 0]}], "replace_name":"true"}, {"name":"gradient.cl:51", "type":"resource", "data":[133.5, 52, 0, 0], "debug":[[{"filename":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl", "line":51}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[38.5, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[95, 52, 0, 0]}], "replace_name":"true"}, {"name":"gradient.cl:59", "type":"resource", "data":[388, 2128, 16, 0], "debug":[[{"filename":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl", "line":59}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[22, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[366, 2128, 16, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"gradient.cl:61", "type":"resource", "data":[33, 0, 0, 0], "debug":[[{"filename":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl", "line":61}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0]}], "replace_name":"true"}, {"name":"gradient.cl:62", "type":"resource", "data":[1.5, 0, 0, 0], "debug":[[{"filename":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl", "line":62}]], "children":[{"name":"And", "type":"resource", "count":3, "data":[0.5, 0, 0, 0]}, {"name":"Integer Compare", "type":"resource", "count":2, "data":[1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"gradient.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[3, 8, 0, 0], "details":[{"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3, 8, 0, 0]}]}]}]}]}';
var area_srcJSON='{"max_resources":[109572,219144,514,112],"name":"Kernel System","children":[{"name":"Board interface","type":"resource","data":[2160,1908,20,0],"details":[{"text":"Platform interface logic.","type":"text"}]},{"name":"Global interconnect","type":"resource","data":[3566,7148,0,0],"details":[{"text":"Global interconnect for 1 global load and 1 global store.","type":"text"},{"text":"See %L for more information","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#hnj1476724450050","guide":"Best Practices Guide : Global Memory Interconnect"}]}]},{"name":"gradient","total_kernel_resources":[5084,6508,33,0],"debug":[[{"filename":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl","line":16}]],"type":"function","total_percent":[7.17348,4.63987,2.96974,6.42023,0],"children":[{"detail":[{"text":"Feedback + Cluster logic","type":"text"}],"name":"Data control overhead","type":"resource","data":[569,781,2,0]},{"name":"Function overhead","type":"resource","data":[1574,1505,0,0],"details":[{"text":"Kernel dispatch logic.","type":"text"}]},{"name":"Coalesced Private Variables: \\n - \'rows\' (gradient.cl:16)\\n - \'pixel\' (gradient.cl:39)","type":"resource","data":[28,388,2,0],"details":[{"text":"Type: Shift Register (6 or fewer tap points)","type":"text"},{"text":"1 register of width 10 and depth 1","type":"text"},{"text":"3 registers of width 32 and depth 1","type":"text"},{"text":"2 registers of width 32 and depth 296","type":"text"}]},{"name":"Private Variable: \\n - \'count\' (gradient.cl:19)","type":"resource","data":[24,101,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"}]},{"name":"No Source Line","children":[{"count":1,"name":"State","debug":[[{"filename":"","line":0}]],"type":"resource","data":[621,1218,0,0]}],"type":"resource","data":[621,1218,0,0]},{"replace_name":"true","debug":[[{"filename":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl","line":16}]],"name":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl:16","children":[{"count":1,"name":"10-bit Integer Subtract","debug":[[{"filename":"c","line":"/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl"}]],"type":"resource","data":[3.66667,0,0,0]},{"count":1,"name":"Integer Compare","debug":[[{"filename":"c","line":"/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl"}]],"type":"resource","data":[4.33333,0.333333,0,0]},{"count":1,"name":"Xor","debug":[[{"filename":"c","line":"/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl"}]],"type":"resource","data":[1,0,0,0]}],"data":[9,0.333333,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl","line":20}]],"name":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl:20","children":[{"count":3,"name":"And","debug":[[{"filename":"c","line":"/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl"}]],"type":"resource","data":[0.5,0,0,0]},{"count":4,"name":"Integer Compare","debug":[[{"filename":"c","line":"/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl"}]],"type":"resource","data":[23,2,0,0]}],"data":[23.5,2,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl","line":26}]],"name":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl:26","children":[{"count":1,"name":"10-bit Integer Subtract","debug":[[{"filename":"c","line":"/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl"}]],"type":"resource","data":[3.66667,0,0,0]},{"count":1,"name":"Integer Compare","debug":[[{"filename":"c","line":"/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl"}]],"type":"resource","data":[4.33333,0.333333,0,0]},{"count":1,"name":"Xor","debug":[[{"filename":"c","line":"/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl"}]],"type":"resource","data":[1,0,0,0]}],"data":[9,0.333333,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl","line":28}]],"name":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl:28","children":[{"count":1,"name":"10-bit Integer Subtract","debug":[[{"filename":"c","line":"/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl"}]],"type":"resource","data":[3.66667,0,0,0]},{"count":2,"name":"Integer Compare","debug":[[{"filename":"c","line":"/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl"}]],"type":"resource","data":[39.3333,1.33333,0,0]},{"count":1,"name":"Load","debug":[[{"filename":"c","line":"/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl"}]],"type":"resource","data":[318,331,13,0]},{"count":1,"name":"Select","debug":[[{"filename":"c","line":"/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl"}]],"type":"resource","data":[16,0,0,0]},{"count":2,"name":"Xor","debug":[[{"filename":"c","line":"/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl"}]],"type":"resource","data":[1,0,0,0]}],"data":[378,332.333,13,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl","line":40}]],"name":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl:40","children":[{"count":5,"name":"32-bit Integer Add","debug":[[{"filename":"c","line":"/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl"}]],"type":"resource","data":[82.5,0,0,0]}],"data":[82.5,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl","line":41}]],"name":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl:41","children":[{"count":5,"name":"32-bit Integer Add","debug":[[{"filename":"c","line":"/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl"}]],"type":"resource","data":[82.5,0,0,0]}],"data":[82.5,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl","line":42}]],"name":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl:42","children":[{"count":10,"name":"32-bit Integer Add","debug":[[{"filename":"c","line":"/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl"}]],"type":"resource","data":[165,0,0,0]}],"data":[165,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl","line":47}]],"name":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl:47","children":[{"count":35,"name":"32-bit Integer Add","debug":[[{"filename":"c","line":"/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl"}]],"type":"resource","data":[825,0,0,0]}],"data":[825,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl","line":48}]],"name":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl:48","children":[{"count":6,"name":"32-bit Integer Add","debug":[[{"filename":"c","line":"/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl"}]],"type":"resource","data":[137.5,0,0,0]}],"data":[137.5,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl","line":51}]],"name":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl:51","children":[{"count":3,"name":"32-bit Integer Add","debug":[[{"filename":"c","line":"/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl"}]],"type":"resource","data":[38.5,0,0,0]},{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"c","line":"/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl"}]],"type":"resource","data":[95,52,0,0]}],"data":[133.5,52,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl","line":59}]],"name":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl:59","children":[{"count":2,"name":"32-bit Integer Add","debug":[[{"filename":"c","line":"/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl"}]],"type":"resource","data":[22,0,0,0]},{"count":1,"name":"Store","debug":[[{"filename":"c","line":"/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl"}]],"type":"resource","data":[366,2128,16,0]}],"data":[388,2128,16,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl","line":61}]],"name":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl:61","children":[{"count":1,"name":"32-bit Integer Add","debug":[[{"filename":"c","line":"/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl"}]],"type":"resource","data":[33,0,0,0]}],"data":[33,0,0,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl","line":62}]],"name":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl:62","children":[{"count":3,"name":"And","debug":[[{"filename":"c","line":"/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl"}]],"type":"resource","data":[0.5,0,0,0]},{"count":2,"name":"Integer Compare","debug":[[{"filename":"c","line":"/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl"}]],"type":"resource","data":[1,0,0,0]}],"data":[1.5,0,0,0],"type":"resource"}],"data":[5084,6507.999666,33,0],"details":[{"text":"Number of compute units: 1","type":"text"}],"compute_units":1}],"data":[10810,15563.999666,53,0],"total_percent":[16.1193,9.86566,7.10218,10.3113,0],"total":[10810,15564,53,0],"debug_enabled":"true","columns":["","ALUTs","FFs","RAMs","DSPs","Details"],"type":"module"}';
var mavJSON='{"nodes":[{"type":"kernel", "id":2, "name":"gradient", "children":[{"type":"bb", "id":3, "name":"gradient.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":4, "name":"gradient.B1", "children":[{"type":"inst", "id":6, "name":"Load", "debug":[[{"filename":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl", "line":28}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Prefetching", "Stall-free":"No", "Start Cycle":"6", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":7, "name":"Store", "debug":[[{"filename":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl", "line":59}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"21", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.altera.com/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":8, "name":"loop", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"9"}]}, {"type":"inst", "id":9, "name":"loop end", "details":[{"type":"table", "Start Cycle":"23", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"23", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":5, "name":"gradient.B2", "details":[{"type":"table", "Latency":"0"}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":10, "name":"Unknown name", "details":[{"type":"table", "Number of banks":"1"}]}]}], "links":[{"from":9, "to":8}, {"from":3, "to":8}, {"from":6, "to":9}, {"from":7, "to":9}, {"from":9, "to":5}, {"from":8, "to":6}, {"from":6, "to":7}, {"from":10, "to":6}, {"from":7, "to":10}]}';
var lmvJSON='{"nodes":[], "links":[]}';
var loopsJSON='{"columns":["", "Pipelined", "II", "Bottleneck", "Details"], "children":[{"name":"Kernel: gradient", "data":["", "", ""], "debug":[[{"filename":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl", "line":10}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.altera.com/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"gradient.B1", "data":["Yes", "~1", "n/a"], "debug":[[{"filename":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl", "line":20}], [{"filename":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl", "line":62}]], "details":[{"type":"brief", "text":"II is an approximation."}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "links":[{"view":"Verification statistics"}], "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl", "line":"28"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl", "line":"59"}]}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl", "line":25}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl", "line":36}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl", "line":38}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}';
var summaryJSON='{"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units"], "children":[{"name":"gradient", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl", "line":10}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs "], "children":[{"name":"gradient", "data":[5084, 6508, 33, 0], "debug":[[{"filename":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl", "line":10}]]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[3566, 7148, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[2160, 1908, 20, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[10810, 15564, 53, 0], "data_percent":[9.86566, 7.10218, 10.3113, 0]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[109572, 219144, 514, 112]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[]}}';
var infoJSON='{"name":"Info","rows":[{"name":"Project Name","data":["gradient"],"classes":["info-table"]},{"name":"Target Family, Device, Board","data":["Cyclone V, 5CSXFC6D6F31C8ES, de1soc:de1soc_sharedonly"]},{"name":"AOC Version","data":["18.1.0 Build 625"]},{"name":"Quartus Version","data":["18.1.0 Build 625"]},{"name":"Command","data":["aoc device/gradient.cl --sw-dimm-partition -o bin/gradient.aocx -report"]},{"name":"Reports Generated At", "data":["Mon Feb 10 15:02:29 2025"]}]}';
var warningsJSON='{"rows":[]}';
var fileJSON=[{"path":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/../host/inc/defines.h", "name":"defines.h", "has_active_debug_locs":false, "absName":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/host/inc/defines.h", "content":"\012\012#define IMG_ROWS 167 \012#define IMG_COLS 298\012\012// Images/sample_image_10.png => 298 167\012\012// Images/sample_image_20.png => 332 186\012\012// Images/sample_image_30.png => 369 207\012\012// Images/sample_image_40.png => 411 230\012\012// Images/sample_image_50.png => 457 256\012\012// Images/sample_image_60.png => 508 285\012\012// Images/sample_image_70.png => 565 317\012\012// Images/sample_image_80.png => 628 353\012\012// Images/sample_image_90.png => 691 288"}, {"path":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl", "name":"gradient.cl", "has_active_debug_locs":true, "absName":"c:/Users/TEMP/Documents/TP2_A4/A4-TP2_CPU_FPGA_OpenCL/sobel_filter_opencv/sobel_filter/device/gradient.cl", "content":"\012#include \"../host/inc/defines.h\"\012\012// gradient filter kernel\012// frame_in and frame_out are different buffers. Specify restrict on\012// them so that the compiler knows they do not alias each other.\012__kernel\012void gradient(global unsigned int * restrict frame_in, global unsigned int * restrict frame_out,\012           const int iterations, const unsigned int threshold)\012{\012    // Filter coefficients\012    int G[3][3] = {{0,1,0},{1,-4,1},{0,1,0}};\012    \012\012    // Pixel buffer of 2 rows and 3 extra pixels\012    int rows[2 * IMG_COLS + 3];\012\012    // The initial iterations are used to initialize the pixel buffer.\012    int count = -(2 * IMG_COLS + 3);\012    while (count != iterations) \012    {\012        // Each cycle, shift a new pixel into the buffer.\012        // Unrolling this loop allows the compile to infer a shift register.\012        #pragma unroll\012        for (int i = IMG_COLS * 2 + 2; i > 0; --i) {\012            rows[i] = rows[i - 1];\012        }\012        rows[0] = count >= 0 ? frame_in[count] : 0;\012\012        unsigned int x_dir = 0;\012        //int y_dir = 0;\012\012        // With these loops unrolled, one convolution can be computed every\012        // cycle.\012        #pragma unroll\012        for (int i = 0; i < 3; ++i) {\012            #pragma unroll\012            for (int j = 0; j < 3; ++j) {\012                unsigned int pixel = rows[i * IMG_COLS + j];\012                unsigned int r = (pixel >> 8) & 0xff;\012                unsigned int g = (pixel >> 16) & 0xff;\012                unsigned int b = (pixel >> 24) & 0xff;\012\012                // RGB -> Luma conversion approximation\012                // Avoiding floating point math operators greatly reduces\012                // resource usage.\012                unsigned int luma = r * 66 + g * 129 + b * 25;\012                luma = (luma + 128) >> 8;\012                luma += 16;\012\012                x_dir += luma * G[i][j];\012                //y_dir += luma * Gy[i][j];\012            }\012        }\012\012    \012\012        if (count >= 0) {\012            frame_out[count] = x_dir + (x_dir << 8) + (x_dir << 16);\012        }\012        count++;\012    }\012}\012"}];