// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module spmm_hls_load_A (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY,
        m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY,
        m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST,
        m_axi_gmem0_WID,
        m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST,
        m_axi_gmem0_RID,
        m_axi_gmem0_RFIFONUM,
        m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID,
        m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP,
        m_axi_gmem0_BID,
        m_axi_gmem0_BUSER,
        A,
        A_stream3_din,
        A_stream3_full_n,
        A_stream3_write
);

parameter    ap_ST_fsm_state1 = 9'd1;
parameter    ap_ST_fsm_state2 = 9'd2;
parameter    ap_ST_fsm_state3 = 9'd4;
parameter    ap_ST_fsm_state4 = 9'd8;
parameter    ap_ST_fsm_state5 = 9'd16;
parameter    ap_ST_fsm_state6 = 9'd32;
parameter    ap_ST_fsm_state7 = 9'd64;
parameter    ap_ST_fsm_state8 = 9'd128;
parameter    ap_ST_fsm_state9 = 9'd256;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem0_AWVALID;
input   m_axi_gmem0_AWREADY;
output  [63:0] m_axi_gmem0_AWADDR;
output  [0:0] m_axi_gmem0_AWID;
output  [31:0] m_axi_gmem0_AWLEN;
output  [2:0] m_axi_gmem0_AWSIZE;
output  [1:0] m_axi_gmem0_AWBURST;
output  [1:0] m_axi_gmem0_AWLOCK;
output  [3:0] m_axi_gmem0_AWCACHE;
output  [2:0] m_axi_gmem0_AWPROT;
output  [3:0] m_axi_gmem0_AWQOS;
output  [3:0] m_axi_gmem0_AWREGION;
output  [0:0] m_axi_gmem0_AWUSER;
output   m_axi_gmem0_WVALID;
input   m_axi_gmem0_WREADY;
output  [63:0] m_axi_gmem0_WDATA;
output  [7:0] m_axi_gmem0_WSTRB;
output   m_axi_gmem0_WLAST;
output  [0:0] m_axi_gmem0_WID;
output  [0:0] m_axi_gmem0_WUSER;
output   m_axi_gmem0_ARVALID;
input   m_axi_gmem0_ARREADY;
output  [63:0] m_axi_gmem0_ARADDR;
output  [0:0] m_axi_gmem0_ARID;
output  [31:0] m_axi_gmem0_ARLEN;
output  [2:0] m_axi_gmem0_ARSIZE;
output  [1:0] m_axi_gmem0_ARBURST;
output  [1:0] m_axi_gmem0_ARLOCK;
output  [3:0] m_axi_gmem0_ARCACHE;
output  [2:0] m_axi_gmem0_ARPROT;
output  [3:0] m_axi_gmem0_ARQOS;
output  [3:0] m_axi_gmem0_ARREGION;
output  [0:0] m_axi_gmem0_ARUSER;
input   m_axi_gmem0_RVALID;
output   m_axi_gmem0_RREADY;
input  [63:0] m_axi_gmem0_RDATA;
input   m_axi_gmem0_RLAST;
input  [0:0] m_axi_gmem0_RID;
input  [8:0] m_axi_gmem0_RFIFONUM;
input  [0:0] m_axi_gmem0_RUSER;
input  [1:0] m_axi_gmem0_RRESP;
input   m_axi_gmem0_BVALID;
output   m_axi_gmem0_BREADY;
input  [1:0] m_axi_gmem0_BRESP;
input  [0:0] m_axi_gmem0_BID;
input  [0:0] m_axi_gmem0_BUSER;
input  [63:0] A;
output  [63:0] A_stream3_din;
input   A_stream3_full_n;
output   A_stream3_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_gmem0_ARVALID;
reg[63:0] m_axi_gmem0_ARADDR;
reg[0:0] m_axi_gmem0_ARID;
reg[31:0] m_axi_gmem0_ARLEN;
reg[2:0] m_axi_gmem0_ARSIZE;
reg[1:0] m_axi_gmem0_ARBURST;
reg[1:0] m_axi_gmem0_ARLOCK;
reg[3:0] m_axi_gmem0_ARCACHE;
reg[2:0] m_axi_gmem0_ARPROT;
reg[3:0] m_axi_gmem0_ARQOS;
reg[3:0] m_axi_gmem0_ARREGION;
reg[0:0] m_axi_gmem0_ARUSER;
reg m_axi_gmem0_RREADY;
reg A_stream3_write;

(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    gmem0_blk_n_AR;
wire  signed [60:0] trunc_ln_fu_60_p4;
reg   [60:0] trunc_ln_reg_81;
wire    grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_ap_start;
wire    grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_ap_done;
wire    grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_ap_idle;
wire    grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_ap_ready;
wire    grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_AWVALID;
wire   [63:0] grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_AWADDR;
wire   [0:0] grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_AWID;
wire   [31:0] grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_AWLEN;
wire   [2:0] grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_AWSIZE;
wire   [1:0] grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_AWBURST;
wire   [1:0] grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_AWLOCK;
wire   [3:0] grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_AWCACHE;
wire   [2:0] grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_AWPROT;
wire   [3:0] grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_AWQOS;
wire   [3:0] grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_AWREGION;
wire   [0:0] grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_AWUSER;
wire    grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_WVALID;
wire   [63:0] grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_WDATA;
wire   [7:0] grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_WSTRB;
wire    grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_WLAST;
wire   [0:0] grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_WID;
wire   [0:0] grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_WUSER;
wire    grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_ARVALID;
wire   [63:0] grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_ARADDR;
wire   [0:0] grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_ARID;
wire   [31:0] grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_ARLEN;
wire   [2:0] grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_ARSIZE;
wire   [1:0] grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_ARBURST;
wire   [1:0] grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_ARLOCK;
wire   [3:0] grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_ARCACHE;
wire   [2:0] grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_ARPROT;
wire   [3:0] grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_ARQOS;
wire   [3:0] grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_ARREGION;
wire   [0:0] grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_ARUSER;
wire    grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_RREADY;
wire    grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_BREADY;
wire   [63:0] grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_A_stream3_din;
wire    grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_A_stream3_write;
reg    grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_ap_start_reg;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state9;
wire  signed [63:0] sext_ln20_fu_70_p1;
reg   [8:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 9'd1;
#0 grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_ap_start_reg = 1'b0;
end

spmm_hls_load_A_Pipeline_VITIS_LOOP_20_1 grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_ap_start),
    .ap_done(grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_ap_done),
    .ap_idle(grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_ap_idle),
    .ap_ready(grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_ap_ready),
    .m_axi_gmem0_AWVALID(grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_AWVALID),
    .m_axi_gmem0_AWREADY(1'b0),
    .m_axi_gmem0_AWADDR(grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_AWADDR),
    .m_axi_gmem0_AWID(grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_AWID),
    .m_axi_gmem0_AWLEN(grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_AWLEN),
    .m_axi_gmem0_AWSIZE(grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_AWSIZE),
    .m_axi_gmem0_AWBURST(grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_AWBURST),
    .m_axi_gmem0_AWLOCK(grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_AWLOCK),
    .m_axi_gmem0_AWCACHE(grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_AWCACHE),
    .m_axi_gmem0_AWPROT(grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_AWPROT),
    .m_axi_gmem0_AWQOS(grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_AWQOS),
    .m_axi_gmem0_AWREGION(grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_AWREGION),
    .m_axi_gmem0_AWUSER(grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_AWUSER),
    .m_axi_gmem0_WVALID(grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_WVALID),
    .m_axi_gmem0_WREADY(1'b0),
    .m_axi_gmem0_WDATA(grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_WDATA),
    .m_axi_gmem0_WSTRB(grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_WSTRB),
    .m_axi_gmem0_WLAST(grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_WLAST),
    .m_axi_gmem0_WID(grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_WID),
    .m_axi_gmem0_WUSER(grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_WUSER),
    .m_axi_gmem0_ARVALID(grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_ARVALID),
    .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
    .m_axi_gmem0_ARADDR(grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_ARADDR),
    .m_axi_gmem0_ARID(grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_ARID),
    .m_axi_gmem0_ARLEN(grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_ARLEN),
    .m_axi_gmem0_ARSIZE(grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_ARSIZE),
    .m_axi_gmem0_ARBURST(grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_ARBURST),
    .m_axi_gmem0_ARLOCK(grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_ARLOCK),
    .m_axi_gmem0_ARCACHE(grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_ARCACHE),
    .m_axi_gmem0_ARPROT(grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_ARPROT),
    .m_axi_gmem0_ARQOS(grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_ARQOS),
    .m_axi_gmem0_ARREGION(grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_ARREGION),
    .m_axi_gmem0_ARUSER(grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_ARUSER),
    .m_axi_gmem0_RVALID(m_axi_gmem0_RVALID),
    .m_axi_gmem0_RREADY(grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_RREADY),
    .m_axi_gmem0_RDATA(m_axi_gmem0_RDATA),
    .m_axi_gmem0_RLAST(m_axi_gmem0_RLAST),
    .m_axi_gmem0_RID(m_axi_gmem0_RID),
    .m_axi_gmem0_RFIFONUM(m_axi_gmem0_RFIFONUM),
    .m_axi_gmem0_RUSER(m_axi_gmem0_RUSER),
    .m_axi_gmem0_RRESP(m_axi_gmem0_RRESP),
    .m_axi_gmem0_BVALID(1'b0),
    .m_axi_gmem0_BREADY(grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_BREADY),
    .m_axi_gmem0_BRESP(2'd0),
    .m_axi_gmem0_BID(1'd0),
    .m_axi_gmem0_BUSER(1'd0),
    .A_stream3_din(grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_A_stream3_din),
    .A_stream3_full_n(A_stream3_full_n),
    .A_stream3_write(grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_A_stream3_write),
    .sext_ln20(trunc_ln_reg_81)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state8)) begin
            grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_ap_start_reg <= 1'b1;
        end else if ((grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_ap_ready == 1'b1)) begin
            grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        trunc_ln_reg_81 <= {{A[63:3]}};
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        A_stream3_write = grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_A_stream3_write;
    end else begin
        A_stream3_write = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_gmem0_ARREADY == 1'b0) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)) | ((1'b1 == ap_CS_fsm_state9) & (grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_ap_done == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) & (grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        gmem0_blk_n_AR = m_axi_gmem0_ARREADY;
    end else begin
        gmem0_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((~((m_axi_gmem0_ARREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_gmem0_ARADDR = sext_ln20_fu_70_p1;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_gmem0_ARADDR = grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_ARADDR;
    end else begin
        m_axi_gmem0_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_gmem0_ARBURST = grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_ARBURST;
    end else begin
        m_axi_gmem0_ARBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_gmem0_ARCACHE = grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_ARCACHE;
    end else begin
        m_axi_gmem0_ARCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_gmem0_ARID = grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_ARID;
    end else begin
        m_axi_gmem0_ARID = 1'd0;
    end
end

always @ (*) begin
    if ((~((m_axi_gmem0_ARREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_gmem0_ARLEN = 32'd16;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_gmem0_ARLEN = grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_ARLEN;
    end else begin
        m_axi_gmem0_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_gmem0_ARLOCK = grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_ARLOCK;
    end else begin
        m_axi_gmem0_ARLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_gmem0_ARPROT = grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_ARPROT;
    end else begin
        m_axi_gmem0_ARPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_gmem0_ARQOS = grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_ARQOS;
    end else begin
        m_axi_gmem0_ARQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_gmem0_ARREGION = grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_ARREGION;
    end else begin
        m_axi_gmem0_ARREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_gmem0_ARSIZE = grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_ARSIZE;
    end else begin
        m_axi_gmem0_ARSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_gmem0_ARUSER = grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_ARUSER;
    end else begin
        m_axi_gmem0_ARUSER = 1'd0;
    end
end

always @ (*) begin
    if ((~((m_axi_gmem0_ARREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_gmem0_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_gmem0_ARVALID = grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_ARVALID;
    end else begin
        m_axi_gmem0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8))) begin
        m_axi_gmem0_RREADY = grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_m_axi_gmem0_RREADY;
    end else begin
        m_axi_gmem0_RREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((m_axi_gmem0_ARREADY == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_stream3_din = grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_A_stream3_din;

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_ap_start = grp_load_A_Pipeline_VITIS_LOOP_20_1_fu_51_ap_start_reg;

assign m_axi_gmem0_AWADDR = 64'd0;

assign m_axi_gmem0_AWBURST = 2'd0;

assign m_axi_gmem0_AWCACHE = 4'd0;

assign m_axi_gmem0_AWID = 1'd0;

assign m_axi_gmem0_AWLEN = 32'd0;

assign m_axi_gmem0_AWLOCK = 2'd0;

assign m_axi_gmem0_AWPROT = 3'd0;

assign m_axi_gmem0_AWQOS = 4'd0;

assign m_axi_gmem0_AWREGION = 4'd0;

assign m_axi_gmem0_AWSIZE = 3'd0;

assign m_axi_gmem0_AWUSER = 1'd0;

assign m_axi_gmem0_AWVALID = 1'b0;

assign m_axi_gmem0_BREADY = 1'b0;

assign m_axi_gmem0_WDATA = 64'd0;

assign m_axi_gmem0_WID = 1'd0;

assign m_axi_gmem0_WLAST = 1'b0;

assign m_axi_gmem0_WSTRB = 8'd0;

assign m_axi_gmem0_WUSER = 1'd0;

assign m_axi_gmem0_WVALID = 1'b0;

assign sext_ln20_fu_70_p1 = trunc_ln_fu_60_p4;

assign trunc_ln_fu_60_p4 = {{A[63:3]}};

endmodule //spmm_hls_load_A
