{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1764287215027 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1764287215027 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 27 20:46:54 2025 " "Processing started: Thu Nov 27 20:46:54 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1764287215027 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1764287215027 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ULA_mult_div -c ULA_mult_div " "Command: quartus_map --read_settings_files=on --write_settings_files=off ULA_mult_div -c ULA_mult_div" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1764287215027 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1764287215754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ula_pack.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file rtl/ula_pack.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula_pack " "Found design unit 1: ula_pack" {  } { { "rtl/ula_pack.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_pack.vhdl" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764287216160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764287216160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/subtractor.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rtl/subtractor.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtractor-behavior " "Found design unit 1: subtractor-behavior" {  } { { "rtl/subtractor.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/subtractor.vhdl" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764287216165 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtractor " "Found entity 1: subtractor" {  } { { "rtl/subtractor.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/subtractor.vhdl" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764287216165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764287216165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/std_logic_register.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rtl/std_logic_register.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 std_logic_register-behavior " "Found design unit 1: std_logic_register-behavior" {  } { { "rtl/std_logic_register.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/std_logic_register.vhdl" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764287216170 ""} { "Info" "ISGN_ENTITY_NAME" "1 std_logic_register " "Found entity 1: std_logic_register" {  } { { "rtl/std_logic_register.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/std_logic_register.vhdl" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764287216170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764287216170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/shift_reg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rtl/shift_reg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_reg-behavior " "Found design unit 1: shift_reg-behavior" {  } { { "rtl/shift_reg.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/shift_reg.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764287216175 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "rtl/shift_reg.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/shift_reg.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764287216175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764287216175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mux_2to1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rtl/mux_2to1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1-behavior " "Found design unit 1: mux_2to1-behavior" {  } { { "rtl/mux_2to1.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/mux_2to1.vhdl" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764287216179 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "rtl/mux_2to1.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/mux_2to1.vhdl" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764287216179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764287216179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mux_1bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rtl/mux_1bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_1bit-rtl " "Found design unit 1: mux_1bit-rtl" {  } { { "rtl/mux_1bit.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/mux_1bit.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764287216183 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_1bit " "Found entity 1: mux_1bit" {  } { { "rtl/mux_1bit.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/mux_1bit.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764287216183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764287216183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/full_adder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rtl/full_adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-circuito_logico " "Found design unit 1: full_adder-circuito_logico" {  } { { "rtl/full_adder.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/full_adder.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764287216188 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "rtl/full_adder.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/full_adder.vhdl" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764287216188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764287216188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/flip_flop.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rtl/flip_flop.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flip_flop-behavior " "Found design unit 1: flip_flop-behavior" {  } { { "rtl/flip_flop.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/flip_flop.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764287216193 ""} { "Info" "ISGN_ENTITY_NAME" "1 flip_flop " "Found entity 1: flip_flop" {  } { { "rtl/flip_flop.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/flip_flop.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764287216193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764287216193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/and_or.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rtl/and_or.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_or-behavior " "Found design unit 1: and_or-behavior" {  } { { "rtl/and_or.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/and_or.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764287216197 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_or " "Found entity 1: and_or" {  } { { "rtl/and_or.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/and_or.vhdl" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764287216197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764287216197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/adder_subtractor.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rtl/adder_subtractor.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_subtractor-behavior " "Found design unit 1: adder_subtractor-behavior" {  } { { "rtl/adder_subtractor.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/adder_subtractor.vhdl" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764287216202 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_subtractor " "Found entity 1: adder_subtractor" {  } { { "rtl/adder_subtractor.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/adder_subtractor.vhdl" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764287216202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764287216202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/adder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rtl/adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-behavior " "Found design unit 1: adder-behavior" {  } { { "rtl/adder.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/adder.vhdl" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764287216207 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "rtl/adder.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/adder.vhdl" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764287216207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764287216207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/count_less_than_b.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rtl/count_less_than_b.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count_less_than_B-behavior " "Found design unit 1: count_less_than_B-behavior" {  } { { "rtl/count_less_than_B.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/count_less_than_B.vhdl" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764287216211 ""} { "Info" "ISGN_ENTITY_NAME" "1 count_less_than_B " "Found entity 1: count_less_than_B" {  } { { "rtl/count_less_than_B.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/count_less_than_B.vhdl" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764287216211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764287216211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ula_bc.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rtl/ula_bc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula_bc-behavior " "Found design unit 1: ula_bc-behavior" {  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764287216217 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula_bc " "Found entity 1: ula_bc" {  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764287216217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764287216217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ula_bo.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rtl/ula_bo.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula_bo-structure " "Found design unit 1: ula_bo-structure" {  } { { "rtl/ula_bo.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bo.vhdl" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764287216222 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula_bo " "Found entity 1: ula_bo" {  } { { "rtl/ula_bo.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bo.vhdl" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764287216222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764287216222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ula.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rtl/ula.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-structure " "Found design unit 1: ula-structure" {  } { { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764287216227 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "rtl/ula.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764287216227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764287216227 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ula " "Elaborating entity \"ula\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1764287216285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ula_bc ula_bc:BC A:behavior " "Elaborating entity \"ula_bc\" using architecture \"A:behavior\" for hierarchy \"ula_bc:BC\"" {  } { { "rtl/ula.vhdl" "BC" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 41 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764287216289 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state ula_bc.vhdl(39) " "VHDL Process Statement warning at ula_bc.vhdl(39): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1764287216290 "|ula|ula_bc:BC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.PRONTO ula_bc.vhdl(39) " "Inferred latch for \"next_state.PRONTO\" at ula_bc.vhdl(39)" {  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764287216290 "|ula|ula_bc:BC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.ERRO ula_bc.vhdl(39) " "Inferred latch for \"next_state.ERRO\" at ula_bc.vhdl(39)" {  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764287216290 "|ula|ula_bc:BC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DIV4 ula_bc.vhdl(39) " "Inferred latch for \"next_state.DIV4\" at ula_bc.vhdl(39)" {  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764287216290 "|ula|ula_bc:BC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DIV3 ula_bc.vhdl(39) " "Inferred latch for \"next_state.DIV3\" at ula_bc.vhdl(39)" {  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764287216290 "|ula|ula_bc:BC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DIV2 ula_bc.vhdl(39) " "Inferred latch for \"next_state.DIV2\" at ula_bc.vhdl(39)" {  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764287216290 "|ula|ula_bc:BC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DIV1 ula_bc.vhdl(39) " "Inferred latch for \"next_state.DIV1\" at ula_bc.vhdl(39)" {  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764287216290 "|ula|ula_bc:BC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.MULT6 ula_bc.vhdl(39) " "Inferred latch for \"next_state.MULT6\" at ula_bc.vhdl(39)" {  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764287216290 "|ula|ula_bc:BC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.MULT5 ula_bc.vhdl(39) " "Inferred latch for \"next_state.MULT5\" at ula_bc.vhdl(39)" {  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764287216290 "|ula|ula_bc:BC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.MULT4 ula_bc.vhdl(39) " "Inferred latch for \"next_state.MULT4\" at ula_bc.vhdl(39)" {  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764287216290 "|ula|ula_bc:BC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.MULT3 ula_bc.vhdl(39) " "Inferred latch for \"next_state.MULT3\" at ula_bc.vhdl(39)" {  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764287216290 "|ula|ula_bc:BC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.MULT2 ula_bc.vhdl(39) " "Inferred latch for \"next_state.MULT2\" at ula_bc.vhdl(39)" {  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764287216290 "|ula|ula_bc:BC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.MULT1 ula_bc.vhdl(39) " "Inferred latch for \"next_state.MULT1\" at ula_bc.vhdl(39)" {  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764287216290 "|ula|ula_bc:BC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.AD ula_bc.vhdl(39) " "Inferred latch for \"next_state.AD\" at ula_bc.vhdl(39)" {  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764287216290 "|ula|ula_bc:BC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.SUB ula_bc.vhdl(39) " "Inferred latch for \"next_state.SUB\" at ula_bc.vhdl(39)" {  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764287216290 "|ula|ula_bc:BC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_AND ula_bc.vhdl(39) " "Inferred latch for \"next_state.S_AND\" at ula_bc.vhdl(39)" {  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764287216290 "|ula|ula_bc:BC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S_OR ula_bc.vhdl(39) " "Inferred latch for \"next_state.S_OR\" at ula_bc.vhdl(39)" {  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764287216290 "|ula|ula_bc:BC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.SLT ula_bc.vhdl(39) " "Inferred latch for \"next_state.SLT\" at ula_bc.vhdl(39)" {  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764287216290 "|ula|ula_bc:BC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.DECIDE ula_bc.vhdl(39) " "Inferred latch for \"next_state.DECIDE\" at ula_bc.vhdl(39)" {  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764287216290 "|ula|ula_bc:BC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.LOAD ula_bc.vhdl(39) " "Inferred latch for \"next_state.LOAD\" at ula_bc.vhdl(39)" {  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764287216290 "|ula|ula_bc:BC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.INIT ula_bc.vhdl(39) " "Inferred latch for \"next_state.INIT\" at ula_bc.vhdl(39)" {  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1764287216291 "|ula|ula_bc:BC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ula_bo ula_bo:BO A:structure " "Elaborating entity \"ula_bo\" using architecture \"A:structure\" for hierarchy \"ula_bo:BO\"" {  } { { "rtl/ula.vhdl" "BO" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula.vhdl" 51 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764287216293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "std_logic_register ula_bo:BO\|std_logic_register:reg_funct A:behavior " "Elaborating entity \"std_logic_register\" using architecture \"A:behavior\" for hierarchy \"ula_bo:BO\|std_logic_register:reg_funct\"" {  } { { "rtl/ula_bo.vhdl" "reg_funct" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bo.vhdl" 59 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764287216298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "std_logic_register ula_bo:BO\|std_logic_register:reg_ULAOp A:behavior " "Elaborating entity \"std_logic_register\" using architecture \"A:behavior\" for hierarchy \"ula_bo:BO\|std_logic_register:reg_ULAOp\"" {  } { { "rtl/ula_bo.vhdl" "reg_ULAOp" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bo.vhdl" 70 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764287216301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "shift_reg ula_bo:BO\|shift_reg:reg_A A:behavior " "Elaborating entity \"shift_reg\" using architecture \"A:behavior\" for hierarchy \"ula_bo:BO\|shift_reg:reg_A\"" {  } { { "rtl/ula_bo.vhdl" "reg_A" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bo.vhdl" 119 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764287216304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "std_logic_register ula_bo:BO\|std_logic_register:reg_B A:behavior " "Elaborating entity \"std_logic_register\" using architecture \"A:behavior\" for hierarchy \"ula_bo:BO\|std_logic_register:reg_B\"" {  } { { "rtl/ula_bo.vhdl" "reg_B" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bo.vhdl" 133 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764287216307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "adder_subtractor ula_bo:BO\|adder_subtractor:add_sub A:behavior " "Elaborating entity \"adder_subtractor\" using architecture \"A:behavior\" for hierarchy \"ula_bo:BO\|adder_subtractor:add_sub\"" {  } { { "rtl/ula_bo.vhdl" "add_sub" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bo.vhdl" 149 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764287216310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "full_adder ula_bo:BO\|adder_subtractor:add_sub\|full_adder:\\interator:0:adder A:circuito_logico " "Elaborating entity \"full_adder\" using architecture \"A:circuito_logico\" for hierarchy \"ula_bo:BO\|adder_subtractor:add_sub\|full_adder:\\interator:0:adder\"" {  } { { "rtl/adder_subtractor.vhdl" "\\interator:0:adder" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/adder_subtractor.vhdl" 44 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764287216312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "and_or ula_bo:BO\|and_or:and_or A:behavior " "Elaborating entity \"and_or\" using architecture \"A:behavior\" for hierarchy \"ula_bo:BO\|and_or:and_or\"" {  } { { "rtl/ula_bo.vhdl" "and_or" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bo.vhdl" 161 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764287216375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mux_2to1 ula_bo:BO\|mux_2to1:mux_1 A:behavior " "Elaborating entity \"mux_2to1\" using architecture \"A:behavior\" for hierarchy \"ula_bo:BO\|mux_2to1:mux_1\"" {  } { { "rtl/ula_bo.vhdl" "mux_1" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bo.vhdl" 172 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764287216378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "subtractor ula_bo:BO\|subtractor:sub A:behavior " "Elaborating entity \"subtractor\" using architecture \"A:behavior\" for hierarchy \"ula_bo:BO\|subtractor:sub\"" {  } { { "rtl/ula_bo.vhdl" "sub" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bo.vhdl" 254 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764287216391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "count_less_than_B ula_bo:BO\|count_less_than_B:count_lessth_B A:behavior " "Elaborating entity \"count_less_than_B\" using architecture \"A:behavior\" for hierarchy \"ula_bo:BO\|count_less_than_B:count_lessth_B\"" {  } { { "rtl/ula_bo.vhdl" "count_lessth_B" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bo.vhdl" 266 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764287216454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mux_1bit ula_bo:BO\|mux_1bit:mux_FF A:rtl " "Elaborating entity \"mux_1bit\" using architecture \"A:rtl\" for hierarchy \"ula_bo:BO\|mux_1bit:mux_FF\"" {  } { { "rtl/ula_bo.vhdl" "mux_FF" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bo.vhdl" 336 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764287216532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "adder ula_bo:BO\|adder:somador_P A:behavior " "Elaborating entity \"adder\" using architecture \"A:behavior\" for hierarchy \"ula_bo:BO\|adder:somador_P\"" {  } { { "rtl/ula_bo.vhdl" "somador_P" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bo.vhdl" 345 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764287216537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "flip_flop ula_bo:BO\|flip_flop:flip_flop_FF A:behavior " "Elaborating entity \"flip_flop\" using architecture \"A:behavior\" for hierarchy \"ula_bo:BO\|flip_flop:flip_flop_FF\"" {  } { { "rtl/ula_bo.vhdl" "flip_flop_FF" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bo.vhdl" 356 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764287216602 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula_bc:BC\|next_state.PRONTO_840 " "Latch ula_bc:BC\|next_state.PRONTO_840 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ula_bo:BO\|std_logic_register:reg_ULAOp\|q_int\[0\] " "Ports D and ENA on the latch are fed by the same signal ula_bo:BO\|std_logic_register:reg_ULAOp\|q_int\[0\]" {  } { { "rtl/std_logic_register.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/std_logic_register.vhdl" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1764287217308 ""}  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1764287217308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula_bc:BC\|next_state.ERRO_877 " "Latch ula_bc:BC\|next_state.ERRO_877 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ula_bc:BC\|current_state.DECIDE " "Ports D and ENA on the latch are fed by the same signal ula_bc:BC\|current_state.DECIDE" {  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1764287217308 ""}  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1764287217308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula_bc:BC\|next_state.SLT_1432 " "Latch ula_bc:BC\|next_state.SLT_1432 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ula_bc:BC\|current_state.DECIDE " "Ports D and ENA on the latch are fed by the same signal ula_bc:BC\|current_state.DECIDE" {  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1764287217308 ""}  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1764287217308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula_bc:BC\|next_state.S_OR_1395 " "Latch ula_bc:BC\|next_state.S_OR_1395 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ula_bc:BC\|current_state.DECIDE " "Ports D and ENA on the latch are fed by the same signal ula_bc:BC\|current_state.DECIDE" {  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1764287217308 ""}  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1764287217308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula_bc:BC\|next_state.S_AND_1358 " "Latch ula_bc:BC\|next_state.S_AND_1358 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ula_bc:BC\|current_state.DECIDE " "Ports D and ENA on the latch are fed by the same signal ula_bc:BC\|current_state.DECIDE" {  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1764287217308 ""}  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1764287217308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula_bc:BC\|next_state.SUB_1321 " "Latch ula_bc:BC\|next_state.SUB_1321 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ula_bc:BC\|current_state.DECIDE " "Ports D and ENA on the latch are fed by the same signal ula_bc:BC\|current_state.DECIDE" {  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1764287217309 ""}  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1764287217309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula_bc:BC\|next_state.AD_1284 " "Latch ula_bc:BC\|next_state.AD_1284 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ula_bc:BC\|current_state.DECIDE " "Ports D and ENA on the latch are fed by the same signal ula_bc:BC\|current_state.DECIDE" {  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1764287217309 ""}  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1764287217309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula_bc:BC\|next_state.MULT1_1247 " "Latch ula_bc:BC\|next_state.MULT1_1247 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ula_bc:BC\|current_state.DECIDE " "Ports D and ENA on the latch are fed by the same signal ula_bc:BC\|current_state.DECIDE" {  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1764287217309 ""}  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1764287217309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ula_bc:BC\|next_state.DIV1_1025 " "Latch ula_bc:BC\|next_state.DIV1_1025 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ula_bc:BC\|current_state.DECIDE " "Ports D and ENA on the latch are fed by the same signal ula_bc:BC\|current_state.DECIDE" {  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1764287217309 ""}  } { { "rtl/ula_bc.vhdl" "" { Text "D:/Projetos UFSC/25.2/SD/AP3/ula-sd/rtl/ula_bc.vhdl" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1764287217309 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1764287219181 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764287219181 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "791 " "Implemented 791 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "75 " "Implemented 75 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1764287219257 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1764287219257 ""} { "Info" "ICUT_CUT_TM_LCELLS" "650 " "Implemented 650 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1764287219257 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1764287219257 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1764287219287 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 27 20:46:59 2025 " "Processing ended: Thu Nov 27 20:46:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1764287219287 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1764287219287 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1764287219287 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1764287219287 ""}
