// Seed: 4154689785
module module_0 (
    input wand id_0,
    input uwire id_1,
    output supply0 id_2,
    output wand id_3,
    input supply0 id_4,
    output wire id_5
);
endmodule
module module_1 (
    input wire id_0,
    output wire id_1,
    input tri0 id_2,
    input wire id_3,
    output tri0 id_4,
    input wor id_5,
    input tri0 id_6,
    input supply1 id_7,
    input wire id_8,
    input supply0 id_9,
    input tri1 id_10,
    output wand id_11,
    input uwire id_12,
    input tri0 id_13,
    output wor id_14
);
  logic id_16;
  ;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_14,
      id_1,
      id_5,
      id_1
  );
  assign modCall_1.id_1 = 0;
  wire id_17;
endmodule
