
ADCTIMERINTERUPT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005b98  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  08005d78  08005d78  00006d78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005e00  08005e00  0000705c  2**0
                  CONTENTS
  4 .ARM          00000008  08005e00  08005e00  00006e00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005e08  08005e08  0000705c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005e08  08005e08  00006e08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005e0c  08005e0c  00006e0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08005e10  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002b8  2000005c  08005e6c  0000705c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000314  08005e6c  00007314  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000705c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000165bb  00000000  00000000  0000708c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000028d9  00000000  00000000  0001d647  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000013e8  00000000  00000000  0001ff20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f86  00000000  00000000  00021308  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002861a  00000000  00000000  0002228e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016bca  00000000  00000000  0004a8a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00112471  00000000  00000000  00061472  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001738e3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005b9c  00000000  00000000  00173928  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  001794c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	2000005c 	.word	0x2000005c
 80001fc:	00000000 	.word	0x00000000
 8000200:	08005d60 	.word	0x08005d60

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000060 	.word	0x20000060
 800021c:	08005d60 	.word	0x08005d60

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_uldivmod>:
 80002d0:	b953      	cbnz	r3, 80002e8 <__aeabi_uldivmod+0x18>
 80002d2:	b94a      	cbnz	r2, 80002e8 <__aeabi_uldivmod+0x18>
 80002d4:	2900      	cmp	r1, #0
 80002d6:	bf08      	it	eq
 80002d8:	2800      	cmpeq	r0, #0
 80002da:	bf1c      	itt	ne
 80002dc:	f04f 31ff 	movne.w	r1, #4294967295
 80002e0:	f04f 30ff 	movne.w	r0, #4294967295
 80002e4:	f000 b96a 	b.w	80005bc <__aeabi_idiv0>
 80002e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f0:	f000 f806 	bl	8000300 <__udivmoddi4>
 80002f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002fc:	b004      	add	sp, #16
 80002fe:	4770      	bx	lr

08000300 <__udivmoddi4>:
 8000300:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000304:	9d08      	ldr	r5, [sp, #32]
 8000306:	460c      	mov	r4, r1
 8000308:	2b00      	cmp	r3, #0
 800030a:	d14e      	bne.n	80003aa <__udivmoddi4+0xaa>
 800030c:	4694      	mov	ip, r2
 800030e:	458c      	cmp	ip, r1
 8000310:	4686      	mov	lr, r0
 8000312:	fab2 f282 	clz	r2, r2
 8000316:	d962      	bls.n	80003de <__udivmoddi4+0xde>
 8000318:	b14a      	cbz	r2, 800032e <__udivmoddi4+0x2e>
 800031a:	f1c2 0320 	rsb	r3, r2, #32
 800031e:	4091      	lsls	r1, r2
 8000320:	fa20 f303 	lsr.w	r3, r0, r3
 8000324:	fa0c fc02 	lsl.w	ip, ip, r2
 8000328:	4319      	orrs	r1, r3
 800032a:	fa00 fe02 	lsl.w	lr, r0, r2
 800032e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000332:	fa1f f68c 	uxth.w	r6, ip
 8000336:	fbb1 f4f7 	udiv	r4, r1, r7
 800033a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800033e:	fb07 1114 	mls	r1, r7, r4, r1
 8000342:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000346:	fb04 f106 	mul.w	r1, r4, r6
 800034a:	4299      	cmp	r1, r3
 800034c:	d90a      	bls.n	8000364 <__udivmoddi4+0x64>
 800034e:	eb1c 0303 	adds.w	r3, ip, r3
 8000352:	f104 30ff 	add.w	r0, r4, #4294967295
 8000356:	f080 8112 	bcs.w	800057e <__udivmoddi4+0x27e>
 800035a:	4299      	cmp	r1, r3
 800035c:	f240 810f 	bls.w	800057e <__udivmoddi4+0x27e>
 8000360:	3c02      	subs	r4, #2
 8000362:	4463      	add	r3, ip
 8000364:	1a59      	subs	r1, r3, r1
 8000366:	fa1f f38e 	uxth.w	r3, lr
 800036a:	fbb1 f0f7 	udiv	r0, r1, r7
 800036e:	fb07 1110 	mls	r1, r7, r0, r1
 8000372:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000376:	fb00 f606 	mul.w	r6, r0, r6
 800037a:	429e      	cmp	r6, r3
 800037c:	d90a      	bls.n	8000394 <__udivmoddi4+0x94>
 800037e:	eb1c 0303 	adds.w	r3, ip, r3
 8000382:	f100 31ff 	add.w	r1, r0, #4294967295
 8000386:	f080 80fc 	bcs.w	8000582 <__udivmoddi4+0x282>
 800038a:	429e      	cmp	r6, r3
 800038c:	f240 80f9 	bls.w	8000582 <__udivmoddi4+0x282>
 8000390:	4463      	add	r3, ip
 8000392:	3802      	subs	r0, #2
 8000394:	1b9b      	subs	r3, r3, r6
 8000396:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800039a:	2100      	movs	r1, #0
 800039c:	b11d      	cbz	r5, 80003a6 <__udivmoddi4+0xa6>
 800039e:	40d3      	lsrs	r3, r2
 80003a0:	2200      	movs	r2, #0
 80003a2:	e9c5 3200 	strd	r3, r2, [r5]
 80003a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d905      	bls.n	80003ba <__udivmoddi4+0xba>
 80003ae:	b10d      	cbz	r5, 80003b4 <__udivmoddi4+0xb4>
 80003b0:	e9c5 0100 	strd	r0, r1, [r5]
 80003b4:	2100      	movs	r1, #0
 80003b6:	4608      	mov	r0, r1
 80003b8:	e7f5      	b.n	80003a6 <__udivmoddi4+0xa6>
 80003ba:	fab3 f183 	clz	r1, r3
 80003be:	2900      	cmp	r1, #0
 80003c0:	d146      	bne.n	8000450 <__udivmoddi4+0x150>
 80003c2:	42a3      	cmp	r3, r4
 80003c4:	d302      	bcc.n	80003cc <__udivmoddi4+0xcc>
 80003c6:	4290      	cmp	r0, r2
 80003c8:	f0c0 80f0 	bcc.w	80005ac <__udivmoddi4+0x2ac>
 80003cc:	1a86      	subs	r6, r0, r2
 80003ce:	eb64 0303 	sbc.w	r3, r4, r3
 80003d2:	2001      	movs	r0, #1
 80003d4:	2d00      	cmp	r5, #0
 80003d6:	d0e6      	beq.n	80003a6 <__udivmoddi4+0xa6>
 80003d8:	e9c5 6300 	strd	r6, r3, [r5]
 80003dc:	e7e3      	b.n	80003a6 <__udivmoddi4+0xa6>
 80003de:	2a00      	cmp	r2, #0
 80003e0:	f040 8090 	bne.w	8000504 <__udivmoddi4+0x204>
 80003e4:	eba1 040c 	sub.w	r4, r1, ip
 80003e8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003ec:	fa1f f78c 	uxth.w	r7, ip
 80003f0:	2101      	movs	r1, #1
 80003f2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003f6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003fa:	fb08 4416 	mls	r4, r8, r6, r4
 80003fe:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000402:	fb07 f006 	mul.w	r0, r7, r6
 8000406:	4298      	cmp	r0, r3
 8000408:	d908      	bls.n	800041c <__udivmoddi4+0x11c>
 800040a:	eb1c 0303 	adds.w	r3, ip, r3
 800040e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000412:	d202      	bcs.n	800041a <__udivmoddi4+0x11a>
 8000414:	4298      	cmp	r0, r3
 8000416:	f200 80cd 	bhi.w	80005b4 <__udivmoddi4+0x2b4>
 800041a:	4626      	mov	r6, r4
 800041c:	1a1c      	subs	r4, r3, r0
 800041e:	fa1f f38e 	uxth.w	r3, lr
 8000422:	fbb4 f0f8 	udiv	r0, r4, r8
 8000426:	fb08 4410 	mls	r4, r8, r0, r4
 800042a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800042e:	fb00 f707 	mul.w	r7, r0, r7
 8000432:	429f      	cmp	r7, r3
 8000434:	d908      	bls.n	8000448 <__udivmoddi4+0x148>
 8000436:	eb1c 0303 	adds.w	r3, ip, r3
 800043a:	f100 34ff 	add.w	r4, r0, #4294967295
 800043e:	d202      	bcs.n	8000446 <__udivmoddi4+0x146>
 8000440:	429f      	cmp	r7, r3
 8000442:	f200 80b0 	bhi.w	80005a6 <__udivmoddi4+0x2a6>
 8000446:	4620      	mov	r0, r4
 8000448:	1bdb      	subs	r3, r3, r7
 800044a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800044e:	e7a5      	b.n	800039c <__udivmoddi4+0x9c>
 8000450:	f1c1 0620 	rsb	r6, r1, #32
 8000454:	408b      	lsls	r3, r1
 8000456:	fa22 f706 	lsr.w	r7, r2, r6
 800045a:	431f      	orrs	r7, r3
 800045c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000460:	fa04 f301 	lsl.w	r3, r4, r1
 8000464:	ea43 030c 	orr.w	r3, r3, ip
 8000468:	40f4      	lsrs	r4, r6
 800046a:	fa00 f801 	lsl.w	r8, r0, r1
 800046e:	0c38      	lsrs	r0, r7, #16
 8000470:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000474:	fbb4 fef0 	udiv	lr, r4, r0
 8000478:	fa1f fc87 	uxth.w	ip, r7
 800047c:	fb00 441e 	mls	r4, r0, lr, r4
 8000480:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000484:	fb0e f90c 	mul.w	r9, lr, ip
 8000488:	45a1      	cmp	r9, r4
 800048a:	fa02 f201 	lsl.w	r2, r2, r1
 800048e:	d90a      	bls.n	80004a6 <__udivmoddi4+0x1a6>
 8000490:	193c      	adds	r4, r7, r4
 8000492:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000496:	f080 8084 	bcs.w	80005a2 <__udivmoddi4+0x2a2>
 800049a:	45a1      	cmp	r9, r4
 800049c:	f240 8081 	bls.w	80005a2 <__udivmoddi4+0x2a2>
 80004a0:	f1ae 0e02 	sub.w	lr, lr, #2
 80004a4:	443c      	add	r4, r7
 80004a6:	eba4 0409 	sub.w	r4, r4, r9
 80004aa:	fa1f f983 	uxth.w	r9, r3
 80004ae:	fbb4 f3f0 	udiv	r3, r4, r0
 80004b2:	fb00 4413 	mls	r4, r0, r3, r4
 80004b6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004ba:	fb03 fc0c 	mul.w	ip, r3, ip
 80004be:	45a4      	cmp	ip, r4
 80004c0:	d907      	bls.n	80004d2 <__udivmoddi4+0x1d2>
 80004c2:	193c      	adds	r4, r7, r4
 80004c4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004c8:	d267      	bcs.n	800059a <__udivmoddi4+0x29a>
 80004ca:	45a4      	cmp	ip, r4
 80004cc:	d965      	bls.n	800059a <__udivmoddi4+0x29a>
 80004ce:	3b02      	subs	r3, #2
 80004d0:	443c      	add	r4, r7
 80004d2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004d6:	fba0 9302 	umull	r9, r3, r0, r2
 80004da:	eba4 040c 	sub.w	r4, r4, ip
 80004de:	429c      	cmp	r4, r3
 80004e0:	46ce      	mov	lr, r9
 80004e2:	469c      	mov	ip, r3
 80004e4:	d351      	bcc.n	800058a <__udivmoddi4+0x28a>
 80004e6:	d04e      	beq.n	8000586 <__udivmoddi4+0x286>
 80004e8:	b155      	cbz	r5, 8000500 <__udivmoddi4+0x200>
 80004ea:	ebb8 030e 	subs.w	r3, r8, lr
 80004ee:	eb64 040c 	sbc.w	r4, r4, ip
 80004f2:	fa04 f606 	lsl.w	r6, r4, r6
 80004f6:	40cb      	lsrs	r3, r1
 80004f8:	431e      	orrs	r6, r3
 80004fa:	40cc      	lsrs	r4, r1
 80004fc:	e9c5 6400 	strd	r6, r4, [r5]
 8000500:	2100      	movs	r1, #0
 8000502:	e750      	b.n	80003a6 <__udivmoddi4+0xa6>
 8000504:	f1c2 0320 	rsb	r3, r2, #32
 8000508:	fa20 f103 	lsr.w	r1, r0, r3
 800050c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000510:	fa24 f303 	lsr.w	r3, r4, r3
 8000514:	4094      	lsls	r4, r2
 8000516:	430c      	orrs	r4, r1
 8000518:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800051c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000520:	fa1f f78c 	uxth.w	r7, ip
 8000524:	fbb3 f0f8 	udiv	r0, r3, r8
 8000528:	fb08 3110 	mls	r1, r8, r0, r3
 800052c:	0c23      	lsrs	r3, r4, #16
 800052e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000532:	fb00 f107 	mul.w	r1, r0, r7
 8000536:	4299      	cmp	r1, r3
 8000538:	d908      	bls.n	800054c <__udivmoddi4+0x24c>
 800053a:	eb1c 0303 	adds.w	r3, ip, r3
 800053e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000542:	d22c      	bcs.n	800059e <__udivmoddi4+0x29e>
 8000544:	4299      	cmp	r1, r3
 8000546:	d92a      	bls.n	800059e <__udivmoddi4+0x29e>
 8000548:	3802      	subs	r0, #2
 800054a:	4463      	add	r3, ip
 800054c:	1a5b      	subs	r3, r3, r1
 800054e:	b2a4      	uxth	r4, r4
 8000550:	fbb3 f1f8 	udiv	r1, r3, r8
 8000554:	fb08 3311 	mls	r3, r8, r1, r3
 8000558:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800055c:	fb01 f307 	mul.w	r3, r1, r7
 8000560:	42a3      	cmp	r3, r4
 8000562:	d908      	bls.n	8000576 <__udivmoddi4+0x276>
 8000564:	eb1c 0404 	adds.w	r4, ip, r4
 8000568:	f101 36ff 	add.w	r6, r1, #4294967295
 800056c:	d213      	bcs.n	8000596 <__udivmoddi4+0x296>
 800056e:	42a3      	cmp	r3, r4
 8000570:	d911      	bls.n	8000596 <__udivmoddi4+0x296>
 8000572:	3902      	subs	r1, #2
 8000574:	4464      	add	r4, ip
 8000576:	1ae4      	subs	r4, r4, r3
 8000578:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800057c:	e739      	b.n	80003f2 <__udivmoddi4+0xf2>
 800057e:	4604      	mov	r4, r0
 8000580:	e6f0      	b.n	8000364 <__udivmoddi4+0x64>
 8000582:	4608      	mov	r0, r1
 8000584:	e706      	b.n	8000394 <__udivmoddi4+0x94>
 8000586:	45c8      	cmp	r8, r9
 8000588:	d2ae      	bcs.n	80004e8 <__udivmoddi4+0x1e8>
 800058a:	ebb9 0e02 	subs.w	lr, r9, r2
 800058e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000592:	3801      	subs	r0, #1
 8000594:	e7a8      	b.n	80004e8 <__udivmoddi4+0x1e8>
 8000596:	4631      	mov	r1, r6
 8000598:	e7ed      	b.n	8000576 <__udivmoddi4+0x276>
 800059a:	4603      	mov	r3, r0
 800059c:	e799      	b.n	80004d2 <__udivmoddi4+0x1d2>
 800059e:	4630      	mov	r0, r6
 80005a0:	e7d4      	b.n	800054c <__udivmoddi4+0x24c>
 80005a2:	46d6      	mov	lr, sl
 80005a4:	e77f      	b.n	80004a6 <__udivmoddi4+0x1a6>
 80005a6:	4463      	add	r3, ip
 80005a8:	3802      	subs	r0, #2
 80005aa:	e74d      	b.n	8000448 <__udivmoddi4+0x148>
 80005ac:	4606      	mov	r6, r0
 80005ae:	4623      	mov	r3, r4
 80005b0:	4608      	mov	r0, r1
 80005b2:	e70f      	b.n	80003d4 <__udivmoddi4+0xd4>
 80005b4:	3e02      	subs	r6, #2
 80005b6:	4463      	add	r3, ip
 80005b8:	e730      	b.n	800041c <__udivmoddi4+0x11c>
 80005ba:	bf00      	nop

080005bc <__aeabi_idiv0>:
 80005bc:	4770      	bx	lr
 80005be:	bf00      	nop

080005c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005c4:	f000 fb77 	bl	8000cb6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005c8:	f000 f80a 	bl	80005e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005cc:	f000 f96a 	bl	80008a4 <MX_GPIO_Init>
  MX_ADC1_Init();
 80005d0:	f000 f852 	bl	8000678 <MX_ADC1_Init>
  MX_TIM2_Init();
 80005d4:	f000 f8c8 	bl	8000768 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 80005d8:	f000 f918 	bl	800080c <MX_USART2_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005dc:	bf00      	nop
 80005de:	e7fd      	b.n	80005dc <main+0x1c>

080005e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b094      	sub	sp, #80	@ 0x50
 80005e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005e6:	f107 0318 	add.w	r3, r7, #24
 80005ea:	2238      	movs	r2, #56	@ 0x38
 80005ec:	2100      	movs	r1, #0
 80005ee:	4618      	mov	r0, r3
 80005f0:	f004 ff36 	bl	8005460 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005f4:	1d3b      	adds	r3, r7, #4
 80005f6:	2200      	movs	r2, #0
 80005f8:	601a      	str	r2, [r3, #0]
 80005fa:	605a      	str	r2, [r3, #4]
 80005fc:	609a      	str	r2, [r3, #8]
 80005fe:	60da      	str	r2, [r3, #12]
 8000600:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000602:	2000      	movs	r0, #0
 8000604:	f002 fa56 	bl	8002ab4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000608:	2302      	movs	r3, #2
 800060a:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800060c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000610:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000612:	2340      	movs	r3, #64	@ 0x40
 8000614:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000616:	2302      	movs	r3, #2
 8000618:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800061a:	2302      	movs	r3, #2
 800061c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 800061e:	2301      	movs	r3, #1
 8000620:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 21;
 8000622:	2315      	movs	r3, #21
 8000624:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000626:	2302      	movs	r3, #2
 8000628:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800062a:	2302      	movs	r3, #2
 800062c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800062e:	2302      	movs	r3, #2
 8000630:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000632:	f107 0318 	add.w	r3, r7, #24
 8000636:	4618      	mov	r0, r3
 8000638:	f002 faf0 	bl	8002c1c <HAL_RCC_OscConfig>
 800063c:	4603      	mov	r3, r0
 800063e:	2b00      	cmp	r3, #0
 8000640:	d001      	beq.n	8000646 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000642:	f000 f993 	bl	800096c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000646:	230f      	movs	r3, #15
 8000648:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800064a:	2303      	movs	r3, #3
 800064c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800064e:	2300      	movs	r3, #0
 8000650:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000652:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8000656:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000658:	2300      	movs	r3, #0
 800065a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800065c:	1d3b      	adds	r3, r7, #4
 800065e:	2104      	movs	r1, #4
 8000660:	4618      	mov	r0, r3
 8000662:	f002 fded 	bl	8003240 <HAL_RCC_ClockConfig>
 8000666:	4603      	mov	r3, r0
 8000668:	2b00      	cmp	r3, #0
 800066a:	d001      	beq.n	8000670 <SystemClock_Config+0x90>
  {
    Error_Handler();
 800066c:	f000 f97e 	bl	800096c <Error_Handler>
  }
}
 8000670:	bf00      	nop
 8000672:	3750      	adds	r7, #80	@ 0x50
 8000674:	46bd      	mov	sp, r7
 8000676:	bd80      	pop	{r7, pc}

08000678 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	b08c      	sub	sp, #48	@ 0x30
 800067c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800067e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000682:	2200      	movs	r2, #0
 8000684:	601a      	str	r2, [r3, #0]
 8000686:	605a      	str	r2, [r3, #4]
 8000688:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800068a:	1d3b      	adds	r3, r7, #4
 800068c:	2220      	movs	r2, #32
 800068e:	2100      	movs	r1, #0
 8000690:	4618      	mov	r0, r3
 8000692:	f004 fee5 	bl	8005460 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000696:	4b32      	ldr	r3, [pc, #200]	@ (8000760 <MX_ADC1_Init+0xe8>)
 8000698:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800069c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800069e:	4b30      	ldr	r3, [pc, #192]	@ (8000760 <MX_ADC1_Init+0xe8>)
 80006a0:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80006a4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80006a6:	4b2e      	ldr	r3, [pc, #184]	@ (8000760 <MX_ADC1_Init+0xe8>)
 80006a8:	2200      	movs	r2, #0
 80006aa:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80006ac:	4b2c      	ldr	r3, [pc, #176]	@ (8000760 <MX_ADC1_Init+0xe8>)
 80006ae:	2200      	movs	r2, #0
 80006b0:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80006b2:	4b2b      	ldr	r3, [pc, #172]	@ (8000760 <MX_ADC1_Init+0xe8>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80006b8:	4b29      	ldr	r3, [pc, #164]	@ (8000760 <MX_ADC1_Init+0xe8>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80006be:	4b28      	ldr	r3, [pc, #160]	@ (8000760 <MX_ADC1_Init+0xe8>)
 80006c0:	2204      	movs	r2, #4
 80006c2:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80006c4:	4b26      	ldr	r3, [pc, #152]	@ (8000760 <MX_ADC1_Init+0xe8>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80006ca:	4b25      	ldr	r3, [pc, #148]	@ (8000760 <MX_ADC1_Init+0xe8>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 80006d0:	4b23      	ldr	r3, [pc, #140]	@ (8000760 <MX_ADC1_Init+0xe8>)
 80006d2:	2201      	movs	r2, #1
 80006d4:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80006d6:	4b22      	ldr	r3, [pc, #136]	@ (8000760 <MX_ADC1_Init+0xe8>)
 80006d8:	2200      	movs	r2, #0
 80006da:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80006de:	4b20      	ldr	r3, [pc, #128]	@ (8000760 <MX_ADC1_Init+0xe8>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80006e4:	4b1e      	ldr	r3, [pc, #120]	@ (8000760 <MX_ADC1_Init+0xe8>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80006ea:	4b1d      	ldr	r3, [pc, #116]	@ (8000760 <MX_ADC1_Init+0xe8>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80006f2:	4b1b      	ldr	r3, [pc, #108]	@ (8000760 <MX_ADC1_Init+0xe8>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80006f8:	4b19      	ldr	r3, [pc, #100]	@ (8000760 <MX_ADC1_Init+0xe8>)
 80006fa:	2200      	movs	r2, #0
 80006fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000700:	4817      	ldr	r0, [pc, #92]	@ (8000760 <MX_ADC1_Init+0xe8>)
 8000702:	f000 fd75 	bl	80011f0 <HAL_ADC_Init>
 8000706:	4603      	mov	r3, r0
 8000708:	2b00      	cmp	r3, #0
 800070a:	d001      	beq.n	8000710 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 800070c:	f000 f92e 	bl	800096c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000710:	2300      	movs	r3, #0
 8000712:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000714:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000718:	4619      	mov	r1, r3
 800071a:	4811      	ldr	r0, [pc, #68]	@ (8000760 <MX_ADC1_Init+0xe8>)
 800071c:	f001 fe18 	bl	8002350 <HAL_ADCEx_MultiModeConfigChannel>
 8000720:	4603      	mov	r3, r0
 8000722:	2b00      	cmp	r3, #0
 8000724:	d001      	beq.n	800072a <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000726:	f000 f921 	bl	800096c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800072a:	4b0e      	ldr	r3, [pc, #56]	@ (8000764 <MX_ADC1_Init+0xec>)
 800072c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800072e:	2306      	movs	r3, #6
 8000730:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000732:	2300      	movs	r3, #0
 8000734:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000736:	237f      	movs	r3, #127	@ 0x7f
 8000738:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800073a:	2304      	movs	r3, #4
 800073c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800073e:	2300      	movs	r3, #0
 8000740:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000742:	1d3b      	adds	r3, r7, #4
 8000744:	4619      	mov	r1, r3
 8000746:	4806      	ldr	r0, [pc, #24]	@ (8000760 <MX_ADC1_Init+0xe8>)
 8000748:	f001 f906 	bl	8001958 <HAL_ADC_ConfigChannel>
 800074c:	4603      	mov	r3, r0
 800074e:	2b00      	cmp	r3, #0
 8000750:	d001      	beq.n	8000756 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8000752:	f000 f90b 	bl	800096c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000756:	bf00      	nop
 8000758:	3730      	adds	r7, #48	@ 0x30
 800075a:	46bd      	mov	sp, r7
 800075c:	bd80      	pop	{r7, pc}
 800075e:	bf00      	nop
 8000760:	20000078 	.word	0x20000078
 8000764:	04300002 	.word	0x04300002

08000768 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	b088      	sub	sp, #32
 800076c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800076e:	f107 0310 	add.w	r3, r7, #16
 8000772:	2200      	movs	r2, #0
 8000774:	601a      	str	r2, [r3, #0]
 8000776:	605a      	str	r2, [r3, #4]
 8000778:	609a      	str	r2, [r3, #8]
 800077a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800077c:	1d3b      	adds	r3, r7, #4
 800077e:	2200      	movs	r2, #0
 8000780:	601a      	str	r2, [r3, #0]
 8000782:	605a      	str	r2, [r3, #4]
 8000784:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000786:	4b20      	ldr	r3, [pc, #128]	@ (8000808 <MX_TIM2_Init+0xa0>)
 8000788:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800078c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8399;
 800078e:	4b1e      	ldr	r3, [pc, #120]	@ (8000808 <MX_TIM2_Init+0xa0>)
 8000790:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8000794:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000796:	4b1c      	ldr	r3, [pc, #112]	@ (8000808 <MX_TIM2_Init+0xa0>)
 8000798:	2200      	movs	r2, #0
 800079a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 49999;
 800079c:	4b1a      	ldr	r3, [pc, #104]	@ (8000808 <MX_TIM2_Init+0xa0>)
 800079e:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 80007a2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007a4:	4b18      	ldr	r3, [pc, #96]	@ (8000808 <MX_TIM2_Init+0xa0>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80007aa:	4b17      	ldr	r3, [pc, #92]	@ (8000808 <MX_TIM2_Init+0xa0>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80007b0:	4815      	ldr	r0, [pc, #84]	@ (8000808 <MX_TIM2_Init+0xa0>)
 80007b2:	f003 f9af 	bl	8003b14 <HAL_TIM_Base_Init>
 80007b6:	4603      	mov	r3, r0
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d001      	beq.n	80007c0 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 80007bc:	f000 f8d6 	bl	800096c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80007c0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007c4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80007c6:	f107 0310 	add.w	r3, r7, #16
 80007ca:	4619      	mov	r1, r3
 80007cc:	480e      	ldr	r0, [pc, #56]	@ (8000808 <MX_TIM2_Init+0xa0>)
 80007ce:	f003 fbc1 	bl	8003f54 <HAL_TIM_ConfigClockSource>
 80007d2:	4603      	mov	r3, r0
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d001      	beq.n	80007dc <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 80007d8:	f000 f8c8 	bl	800096c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80007dc:	2300      	movs	r3, #0
 80007de:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007e0:	2300      	movs	r3, #0
 80007e2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80007e4:	1d3b      	adds	r3, r7, #4
 80007e6:	4619      	mov	r1, r3
 80007e8:	4807      	ldr	r0, [pc, #28]	@ (8000808 <MX_TIM2_Init+0xa0>)
 80007ea:	f003 fe41 	bl	8004470 <HAL_TIMEx_MasterConfigSynchronization>
 80007ee:	4603      	mov	r3, r0
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	d001      	beq.n	80007f8 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 80007f4:	f000 f8ba 	bl	800096c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 80007f8:	4803      	ldr	r0, [pc, #12]	@ (8000808 <MX_TIM2_Init+0xa0>)
 80007fa:	f003 f9e3 	bl	8003bc4 <HAL_TIM_Base_Start_IT>
  /* USER CODE END TIM2_Init 2 */

}
 80007fe:	bf00      	nop
 8000800:	3720      	adds	r7, #32
 8000802:	46bd      	mov	sp, r7
 8000804:	bd80      	pop	{r7, pc}
 8000806:	bf00      	nop
 8000808:	200000e4 	.word	0x200000e4

0800080c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000810:	4b22      	ldr	r3, [pc, #136]	@ (800089c <MX_USART2_UART_Init+0x90>)
 8000812:	4a23      	ldr	r2, [pc, #140]	@ (80008a0 <MX_USART2_UART_Init+0x94>)
 8000814:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000816:	4b21      	ldr	r3, [pc, #132]	@ (800089c <MX_USART2_UART_Init+0x90>)
 8000818:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800081c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800081e:	4b1f      	ldr	r3, [pc, #124]	@ (800089c <MX_USART2_UART_Init+0x90>)
 8000820:	2200      	movs	r2, #0
 8000822:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000824:	4b1d      	ldr	r3, [pc, #116]	@ (800089c <MX_USART2_UART_Init+0x90>)
 8000826:	2200      	movs	r2, #0
 8000828:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800082a:	4b1c      	ldr	r3, [pc, #112]	@ (800089c <MX_USART2_UART_Init+0x90>)
 800082c:	2200      	movs	r2, #0
 800082e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000830:	4b1a      	ldr	r3, [pc, #104]	@ (800089c <MX_USART2_UART_Init+0x90>)
 8000832:	220c      	movs	r2, #12
 8000834:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000836:	4b19      	ldr	r3, [pc, #100]	@ (800089c <MX_USART2_UART_Init+0x90>)
 8000838:	2200      	movs	r2, #0
 800083a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800083c:	4b17      	ldr	r3, [pc, #92]	@ (800089c <MX_USART2_UART_Init+0x90>)
 800083e:	2200      	movs	r2, #0
 8000840:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000842:	4b16      	ldr	r3, [pc, #88]	@ (800089c <MX_USART2_UART_Init+0x90>)
 8000844:	2200      	movs	r2, #0
 8000846:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000848:	4b14      	ldr	r3, [pc, #80]	@ (800089c <MX_USART2_UART_Init+0x90>)
 800084a:	2200      	movs	r2, #0
 800084c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800084e:	4b13      	ldr	r3, [pc, #76]	@ (800089c <MX_USART2_UART_Init+0x90>)
 8000850:	2200      	movs	r2, #0
 8000852:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000854:	4811      	ldr	r0, [pc, #68]	@ (800089c <MX_USART2_UART_Init+0x90>)
 8000856:	f003 fee7 	bl	8004628 <HAL_UART_Init>
 800085a:	4603      	mov	r3, r0
 800085c:	2b00      	cmp	r3, #0
 800085e:	d001      	beq.n	8000864 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000860:	f000 f884 	bl	800096c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000864:	2100      	movs	r1, #0
 8000866:	480d      	ldr	r0, [pc, #52]	@ (800089c <MX_USART2_UART_Init+0x90>)
 8000868:	f004 fd10 	bl	800528c <HAL_UARTEx_SetTxFifoThreshold>
 800086c:	4603      	mov	r3, r0
 800086e:	2b00      	cmp	r3, #0
 8000870:	d001      	beq.n	8000876 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000872:	f000 f87b 	bl	800096c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000876:	2100      	movs	r1, #0
 8000878:	4808      	ldr	r0, [pc, #32]	@ (800089c <MX_USART2_UART_Init+0x90>)
 800087a:	f004 fd45 	bl	8005308 <HAL_UARTEx_SetRxFifoThreshold>
 800087e:	4603      	mov	r3, r0
 8000880:	2b00      	cmp	r3, #0
 8000882:	d001      	beq.n	8000888 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000884:	f000 f872 	bl	800096c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000888:	4804      	ldr	r0, [pc, #16]	@ (800089c <MX_USART2_UART_Init+0x90>)
 800088a:	f004 fcc6 	bl	800521a <HAL_UARTEx_DisableFifoMode>
 800088e:	4603      	mov	r3, r0
 8000890:	2b00      	cmp	r3, #0
 8000892:	d001      	beq.n	8000898 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000894:	f000 f86a 	bl	800096c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000898:	bf00      	nop
 800089a:	bd80      	pop	{r7, pc}
 800089c:	20000130 	.word	0x20000130
 80008a0:	40004400 	.word	0x40004400

080008a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b086      	sub	sp, #24
 80008a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008aa:	1d3b      	adds	r3, r7, #4
 80008ac:	2200      	movs	r2, #0
 80008ae:	601a      	str	r2, [r3, #0]
 80008b0:	605a      	str	r2, [r3, #4]
 80008b2:	609a      	str	r2, [r3, #8]
 80008b4:	60da      	str	r2, [r3, #12]
 80008b6:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008b8:	4b11      	ldr	r3, [pc, #68]	@ (8000900 <MX_GPIO_Init+0x5c>)
 80008ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008bc:	4a10      	ldr	r2, [pc, #64]	@ (8000900 <MX_GPIO_Init+0x5c>)
 80008be:	f043 0301 	orr.w	r3, r3, #1
 80008c2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008c4:	4b0e      	ldr	r3, [pc, #56]	@ (8000900 <MX_GPIO_Init+0x5c>)
 80008c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008c8:	f003 0301 	and.w	r3, r3, #1
 80008cc:	603b      	str	r3, [r7, #0]
 80008ce:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 80008d0:	2200      	movs	r2, #0
 80008d2:	2120      	movs	r1, #32
 80008d4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008d8:	f002 f8d4 	bl	8002a84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80008dc:	2320      	movs	r3, #32
 80008de:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008e0:	2301      	movs	r3, #1
 80008e2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e4:	2300      	movs	r3, #0
 80008e6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008e8:	2300      	movs	r3, #0
 80008ea:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008ec:	1d3b      	adds	r3, r7, #4
 80008ee:	4619      	mov	r1, r3
 80008f0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008f4:	f001 ff44 	bl	8002780 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80008f8:	bf00      	nop
 80008fa:	3718      	adds	r7, #24
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bd80      	pop	{r7, pc}
 8000900:	40021000 	.word	0x40021000

08000904 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000904:	b580      	push	{r7, lr}
 8000906:	b090      	sub	sp, #64	@ 0x40
 8000908:	af00      	add	r7, sp, #0
 800090a:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2)
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000914:	d120      	bne.n	8000958 <HAL_TIM_PeriodElapsedCallback+0x54>
    {
        HAL_ADC_Start(&hadc1);
 8000916:	4812      	ldr	r0, [pc, #72]	@ (8000960 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8000918:	f000 fe26 	bl	8001568 <HAL_ADC_Start>
        HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 800091c:	f04f 31ff 	mov.w	r1, #4294967295
 8000920:	480f      	ldr	r0, [pc, #60]	@ (8000960 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8000922:	f000 ff05 	bl	8001730 <HAL_ADC_PollForConversion>
        uint32_t abc = HAL_ADC_GetValue(&hadc1);
 8000926:	480e      	ldr	r0, [pc, #56]	@ (8000960 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8000928:	f001 f808 	bl	800193c <HAL_ADC_GetValue>
 800092c:	63f8      	str	r0, [r7, #60]	@ 0x3c

        char msg[50];
        sprintf(msg, "ADC Value: %lu\r\n", abc);
 800092e:	f107 0308 	add.w	r3, r7, #8
 8000932:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000934:	490b      	ldr	r1, [pc, #44]	@ (8000964 <HAL_TIM_PeriodElapsedCallback+0x60>)
 8000936:	4618      	mov	r0, r3
 8000938:	f004 fd72 	bl	8005420 <siprintf>
        HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800093c:	f107 0308 	add.w	r3, r7, #8
 8000940:	4618      	mov	r0, r3
 8000942:	f7ff fc6d 	bl	8000220 <strlen>
 8000946:	4603      	mov	r3, r0
 8000948:	b29a      	uxth	r2, r3
 800094a:	f107 0108 	add.w	r1, r7, #8
 800094e:	f04f 33ff 	mov.w	r3, #4294967295
 8000952:	4805      	ldr	r0, [pc, #20]	@ (8000968 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8000954:	f003 feb8 	bl	80046c8 <HAL_UART_Transmit>
    }
}
 8000958:	bf00      	nop
 800095a:	3740      	adds	r7, #64	@ 0x40
 800095c:	46bd      	mov	sp, r7
 800095e:	bd80      	pop	{r7, pc}
 8000960:	20000078 	.word	0x20000078
 8000964:	08005d78 	.word	0x08005d78
 8000968:	20000130 	.word	0x20000130

0800096c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800096c:	b480      	push	{r7}
 800096e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000970:	b672      	cpsid	i
}
 8000972:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000974:	bf00      	nop
 8000976:	e7fd      	b.n	8000974 <Error_Handler+0x8>

08000978 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	b082      	sub	sp, #8
 800097c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800097e:	4b0f      	ldr	r3, [pc, #60]	@ (80009bc <HAL_MspInit+0x44>)
 8000980:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000982:	4a0e      	ldr	r2, [pc, #56]	@ (80009bc <HAL_MspInit+0x44>)
 8000984:	f043 0301 	orr.w	r3, r3, #1
 8000988:	6613      	str	r3, [r2, #96]	@ 0x60
 800098a:	4b0c      	ldr	r3, [pc, #48]	@ (80009bc <HAL_MspInit+0x44>)
 800098c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800098e:	f003 0301 	and.w	r3, r3, #1
 8000992:	607b      	str	r3, [r7, #4]
 8000994:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000996:	4b09      	ldr	r3, [pc, #36]	@ (80009bc <HAL_MspInit+0x44>)
 8000998:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800099a:	4a08      	ldr	r2, [pc, #32]	@ (80009bc <HAL_MspInit+0x44>)
 800099c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80009a0:	6593      	str	r3, [r2, #88]	@ 0x58
 80009a2:	4b06      	ldr	r3, [pc, #24]	@ (80009bc <HAL_MspInit+0x44>)
 80009a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009aa:	603b      	str	r3, [r7, #0]
 80009ac:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80009ae:	f002 f925 	bl	8002bfc <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009b2:	bf00      	nop
 80009b4:	3708      	adds	r7, #8
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bd80      	pop	{r7, pc}
 80009ba:	bf00      	nop
 80009bc:	40021000 	.word	0x40021000

080009c0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b09e      	sub	sp, #120	@ 0x78
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009c8:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80009cc:	2200      	movs	r2, #0
 80009ce:	601a      	str	r2, [r3, #0]
 80009d0:	605a      	str	r2, [r3, #4]
 80009d2:	609a      	str	r2, [r3, #8]
 80009d4:	60da      	str	r2, [r3, #12]
 80009d6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80009d8:	f107 0310 	add.w	r3, r7, #16
 80009dc:	2254      	movs	r2, #84	@ 0x54
 80009de:	2100      	movs	r1, #0
 80009e0:	4618      	mov	r0, r3
 80009e2:	f004 fd3d 	bl	8005460 <memset>
  if(hadc->Instance==ADC1)
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80009ee:	d134      	bne.n	8000a5a <HAL_ADC_MspInit+0x9a>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80009f0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80009f4:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80009f6:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80009fa:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80009fc:	f107 0310 	add.w	r3, r7, #16
 8000a00:	4618      	mov	r0, r3
 8000a02:	f002 fe39 	bl	8003678 <HAL_RCCEx_PeriphCLKConfig>
 8000a06:	4603      	mov	r3, r0
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d001      	beq.n	8000a10 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8000a0c:	f7ff ffae 	bl	800096c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000a10:	4b14      	ldr	r3, [pc, #80]	@ (8000a64 <HAL_ADC_MspInit+0xa4>)
 8000a12:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a14:	4a13      	ldr	r2, [pc, #76]	@ (8000a64 <HAL_ADC_MspInit+0xa4>)
 8000a16:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000a1a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a1c:	4b11      	ldr	r3, [pc, #68]	@ (8000a64 <HAL_ADC_MspInit+0xa4>)
 8000a1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a20:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000a24:	60fb      	str	r3, [r7, #12]
 8000a26:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a28:	4b0e      	ldr	r3, [pc, #56]	@ (8000a64 <HAL_ADC_MspInit+0xa4>)
 8000a2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a2c:	4a0d      	ldr	r2, [pc, #52]	@ (8000a64 <HAL_ADC_MspInit+0xa4>)
 8000a2e:	f043 0301 	orr.w	r3, r3, #1
 8000a32:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a34:	4b0b      	ldr	r3, [pc, #44]	@ (8000a64 <HAL_ADC_MspInit+0xa4>)
 8000a36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a38:	f003 0301 	and.w	r3, r3, #1
 8000a3c:	60bb      	str	r3, [r7, #8]
 8000a3e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000a40:	2301      	movs	r3, #1
 8000a42:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a44:	2303      	movs	r3, #3
 8000a46:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a48:	2300      	movs	r3, #0
 8000a4a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a4c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000a50:	4619      	mov	r1, r3
 8000a52:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a56:	f001 fe93 	bl	8002780 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000a5a:	bf00      	nop
 8000a5c:	3778      	adds	r7, #120	@ 0x78
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	bd80      	pop	{r7, pc}
 8000a62:	bf00      	nop
 8000a64:	40021000 	.word	0x40021000

08000a68 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b084      	sub	sp, #16
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000a78:	d113      	bne.n	8000aa2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000a7a:	4b0c      	ldr	r3, [pc, #48]	@ (8000aac <HAL_TIM_Base_MspInit+0x44>)
 8000a7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a7e:	4a0b      	ldr	r2, [pc, #44]	@ (8000aac <HAL_TIM_Base_MspInit+0x44>)
 8000a80:	f043 0301 	orr.w	r3, r3, #1
 8000a84:	6593      	str	r3, [r2, #88]	@ 0x58
 8000a86:	4b09      	ldr	r3, [pc, #36]	@ (8000aac <HAL_TIM_Base_MspInit+0x44>)
 8000a88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a8a:	f003 0301 	and.w	r3, r3, #1
 8000a8e:	60fb      	str	r3, [r7, #12]
 8000a90:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000a92:	2200      	movs	r2, #0
 8000a94:	2100      	movs	r1, #0
 8000a96:	201c      	movs	r0, #28
 8000a98:	f001 fe3d 	bl	8002716 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000a9c:	201c      	movs	r0, #28
 8000a9e:	f001 fe54 	bl	800274a <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8000aa2:	bf00      	nop
 8000aa4:	3710      	adds	r7, #16
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bd80      	pop	{r7, pc}
 8000aaa:	bf00      	nop
 8000aac:	40021000 	.word	0x40021000

08000ab0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b09e      	sub	sp, #120	@ 0x78
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ab8:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000abc:	2200      	movs	r2, #0
 8000abe:	601a      	str	r2, [r3, #0]
 8000ac0:	605a      	str	r2, [r3, #4]
 8000ac2:	609a      	str	r2, [r3, #8]
 8000ac4:	60da      	str	r2, [r3, #12]
 8000ac6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ac8:	f107 0310 	add.w	r3, r7, #16
 8000acc:	2254      	movs	r2, #84	@ 0x54
 8000ace:	2100      	movs	r1, #0
 8000ad0:	4618      	mov	r0, r3
 8000ad2:	f004 fcc5 	bl	8005460 <memset>
  if(huart->Instance==USART2)
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	4a1f      	ldr	r2, [pc, #124]	@ (8000b58 <HAL_UART_MspInit+0xa8>)
 8000adc:	4293      	cmp	r3, r2
 8000ade:	d136      	bne.n	8000b4e <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000ae0:	2302      	movs	r3, #2
 8000ae2:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ae8:	f107 0310 	add.w	r3, r7, #16
 8000aec:	4618      	mov	r0, r3
 8000aee:	f002 fdc3 	bl	8003678 <HAL_RCCEx_PeriphCLKConfig>
 8000af2:	4603      	mov	r3, r0
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d001      	beq.n	8000afc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000af8:	f7ff ff38 	bl	800096c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000afc:	4b17      	ldr	r3, [pc, #92]	@ (8000b5c <HAL_UART_MspInit+0xac>)
 8000afe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b00:	4a16      	ldr	r2, [pc, #88]	@ (8000b5c <HAL_UART_MspInit+0xac>)
 8000b02:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b06:	6593      	str	r3, [r2, #88]	@ 0x58
 8000b08:	4b14      	ldr	r3, [pc, #80]	@ (8000b5c <HAL_UART_MspInit+0xac>)
 8000b0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000b0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b10:	60fb      	str	r3, [r7, #12]
 8000b12:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b14:	4b11      	ldr	r3, [pc, #68]	@ (8000b5c <HAL_UART_MspInit+0xac>)
 8000b16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b18:	4a10      	ldr	r2, [pc, #64]	@ (8000b5c <HAL_UART_MspInit+0xac>)
 8000b1a:	f043 0301 	orr.w	r3, r3, #1
 8000b1e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b20:	4b0e      	ldr	r3, [pc, #56]	@ (8000b5c <HAL_UART_MspInit+0xac>)
 8000b22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b24:	f003 0301 	and.w	r3, r3, #1
 8000b28:	60bb      	str	r3, [r7, #8]
 8000b2a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000b2c:	230c      	movs	r3, #12
 8000b2e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b30:	2302      	movs	r3, #2
 8000b32:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b34:	2300      	movs	r3, #0
 8000b36:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b38:	2300      	movs	r3, #0
 8000b3a:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b3c:	2307      	movs	r3, #7
 8000b3e:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b40:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000b44:	4619      	mov	r1, r3
 8000b46:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b4a:	f001 fe19 	bl	8002780 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8000b4e:	bf00      	nop
 8000b50:	3778      	adds	r7, #120	@ 0x78
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bd80      	pop	{r7, pc}
 8000b56:	bf00      	nop
 8000b58:	40004400 	.word	0x40004400
 8000b5c:	40021000 	.word	0x40021000

08000b60 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b60:	b480      	push	{r7}
 8000b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b64:	bf00      	nop
 8000b66:	e7fd      	b.n	8000b64 <NMI_Handler+0x4>

08000b68 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b6c:	bf00      	nop
 8000b6e:	e7fd      	b.n	8000b6c <HardFault_Handler+0x4>

08000b70 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b70:	b480      	push	{r7}
 8000b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b74:	bf00      	nop
 8000b76:	e7fd      	b.n	8000b74 <MemManage_Handler+0x4>

08000b78 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b7c:	bf00      	nop
 8000b7e:	e7fd      	b.n	8000b7c <BusFault_Handler+0x4>

08000b80 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b80:	b480      	push	{r7}
 8000b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b84:	bf00      	nop
 8000b86:	e7fd      	b.n	8000b84 <UsageFault_Handler+0x4>

08000b88 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b8c:	bf00      	nop
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b94:	4770      	bx	lr

08000b96 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b96:	b480      	push	{r7}
 8000b98:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b9a:	bf00      	nop
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba2:	4770      	bx	lr

08000ba4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ba8:	bf00      	nop
 8000baa:	46bd      	mov	sp, r7
 8000bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb0:	4770      	bx	lr

08000bb2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bb2:	b580      	push	{r7, lr}
 8000bb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bb6:	f000 f8d1 	bl	8000d5c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000bba:	bf00      	nop
 8000bbc:	bd80      	pop	{r7, pc}
	...

08000bc0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000bc4:	4802      	ldr	r0, [pc, #8]	@ (8000bd0 <TIM2_IRQHandler+0x10>)
 8000bc6:	f003 f875 	bl	8003cb4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000bca:	bf00      	nop
 8000bcc:	bd80      	pop	{r7, pc}
 8000bce:	bf00      	nop
 8000bd0:	200000e4 	.word	0x200000e4

08000bd4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b086      	sub	sp, #24
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000bdc:	4a14      	ldr	r2, [pc, #80]	@ (8000c30 <_sbrk+0x5c>)
 8000bde:	4b15      	ldr	r3, [pc, #84]	@ (8000c34 <_sbrk+0x60>)
 8000be0:	1ad3      	subs	r3, r2, r3
 8000be2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000be4:	697b      	ldr	r3, [r7, #20]
 8000be6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000be8:	4b13      	ldr	r3, [pc, #76]	@ (8000c38 <_sbrk+0x64>)
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d102      	bne.n	8000bf6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000bf0:	4b11      	ldr	r3, [pc, #68]	@ (8000c38 <_sbrk+0x64>)
 8000bf2:	4a12      	ldr	r2, [pc, #72]	@ (8000c3c <_sbrk+0x68>)
 8000bf4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000bf6:	4b10      	ldr	r3, [pc, #64]	@ (8000c38 <_sbrk+0x64>)
 8000bf8:	681a      	ldr	r2, [r3, #0]
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	4413      	add	r3, r2
 8000bfe:	693a      	ldr	r2, [r7, #16]
 8000c00:	429a      	cmp	r2, r3
 8000c02:	d207      	bcs.n	8000c14 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c04:	f004 fc34 	bl	8005470 <__errno>
 8000c08:	4603      	mov	r3, r0
 8000c0a:	220c      	movs	r2, #12
 8000c0c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c0e:	f04f 33ff 	mov.w	r3, #4294967295
 8000c12:	e009      	b.n	8000c28 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c14:	4b08      	ldr	r3, [pc, #32]	@ (8000c38 <_sbrk+0x64>)
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c1a:	4b07      	ldr	r3, [pc, #28]	@ (8000c38 <_sbrk+0x64>)
 8000c1c:	681a      	ldr	r2, [r3, #0]
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	4413      	add	r3, r2
 8000c22:	4a05      	ldr	r2, [pc, #20]	@ (8000c38 <_sbrk+0x64>)
 8000c24:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c26:	68fb      	ldr	r3, [r7, #12]
}
 8000c28:	4618      	mov	r0, r3
 8000c2a:	3718      	adds	r7, #24
 8000c2c:	46bd      	mov	sp, r7
 8000c2e:	bd80      	pop	{r7, pc}
 8000c30:	20020000 	.word	0x20020000
 8000c34:	00000400 	.word	0x00000400
 8000c38:	200001c4 	.word	0x200001c4
 8000c3c:	20000318 	.word	0x20000318

08000c40 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000c40:	b480      	push	{r7}
 8000c42:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000c44:	4b06      	ldr	r3, [pc, #24]	@ (8000c60 <SystemInit+0x20>)
 8000c46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000c4a:	4a05      	ldr	r2, [pc, #20]	@ (8000c60 <SystemInit+0x20>)
 8000c4c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000c50:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c54:	bf00      	nop
 8000c56:	46bd      	mov	sp, r7
 8000c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5c:	4770      	bx	lr
 8000c5e:	bf00      	nop
 8000c60:	e000ed00 	.word	0xe000ed00

08000c64 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000c64:	480d      	ldr	r0, [pc, #52]	@ (8000c9c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000c66:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000c68:	f7ff ffea 	bl	8000c40 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c6c:	480c      	ldr	r0, [pc, #48]	@ (8000ca0 <LoopForever+0x6>)
  ldr r1, =_edata
 8000c6e:	490d      	ldr	r1, [pc, #52]	@ (8000ca4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000c70:	4a0d      	ldr	r2, [pc, #52]	@ (8000ca8 <LoopForever+0xe>)
  movs r3, #0
 8000c72:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000c74:	e002      	b.n	8000c7c <LoopCopyDataInit>

08000c76 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c76:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c78:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c7a:	3304      	adds	r3, #4

08000c7c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c7c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c7e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c80:	d3f9      	bcc.n	8000c76 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c82:	4a0a      	ldr	r2, [pc, #40]	@ (8000cac <LoopForever+0x12>)
  ldr r4, =_ebss
 8000c84:	4c0a      	ldr	r4, [pc, #40]	@ (8000cb0 <LoopForever+0x16>)
  movs r3, #0
 8000c86:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c88:	e001      	b.n	8000c8e <LoopFillZerobss>

08000c8a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c8a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c8c:	3204      	adds	r2, #4

08000c8e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c8e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c90:	d3fb      	bcc.n	8000c8a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000c92:	f004 fbf3 	bl	800547c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000c96:	f7ff fc93 	bl	80005c0 <main>

08000c9a <LoopForever>:

LoopForever:
    b LoopForever
 8000c9a:	e7fe      	b.n	8000c9a <LoopForever>
  ldr   r0, =_estack
 8000c9c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000ca0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ca4:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000ca8:	08005e10 	.word	0x08005e10
  ldr r2, =_sbss
 8000cac:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000cb0:	20000314 	.word	0x20000314

08000cb4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000cb4:	e7fe      	b.n	8000cb4 <ADC1_2_IRQHandler>

08000cb6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cb6:	b580      	push	{r7, lr}
 8000cb8:	b082      	sub	sp, #8
 8000cba:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cc0:	2003      	movs	r0, #3
 8000cc2:	f001 fd1d 	bl	8002700 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000cc6:	2000      	movs	r0, #0
 8000cc8:	f000 f80e 	bl	8000ce8 <HAL_InitTick>
 8000ccc:	4603      	mov	r3, r0
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d002      	beq.n	8000cd8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000cd2:	2301      	movs	r3, #1
 8000cd4:	71fb      	strb	r3, [r7, #7]
 8000cd6:	e001      	b.n	8000cdc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000cd8:	f7ff fe4e 	bl	8000978 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000cdc:	79fb      	ldrb	r3, [r7, #7]

}
 8000cde:	4618      	mov	r0, r3
 8000ce0:	3708      	adds	r7, #8
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	bd80      	pop	{r7, pc}
	...

08000ce8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b084      	sub	sp, #16
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000cf4:	4b16      	ldr	r3, [pc, #88]	@ (8000d50 <HAL_InitTick+0x68>)
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d022      	beq.n	8000d42 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000cfc:	4b15      	ldr	r3, [pc, #84]	@ (8000d54 <HAL_InitTick+0x6c>)
 8000cfe:	681a      	ldr	r2, [r3, #0]
 8000d00:	4b13      	ldr	r3, [pc, #76]	@ (8000d50 <HAL_InitTick+0x68>)
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000d08:	fbb1 f3f3 	udiv	r3, r1, r3
 8000d0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d10:	4618      	mov	r0, r3
 8000d12:	f001 fd28 	bl	8002766 <HAL_SYSTICK_Config>
 8000d16:	4603      	mov	r3, r0
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d10f      	bne.n	8000d3c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	2b0f      	cmp	r3, #15
 8000d20:	d809      	bhi.n	8000d36 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d22:	2200      	movs	r2, #0
 8000d24:	6879      	ldr	r1, [r7, #4]
 8000d26:	f04f 30ff 	mov.w	r0, #4294967295
 8000d2a:	f001 fcf4 	bl	8002716 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000d2e:	4a0a      	ldr	r2, [pc, #40]	@ (8000d58 <HAL_InitTick+0x70>)
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	6013      	str	r3, [r2, #0]
 8000d34:	e007      	b.n	8000d46 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000d36:	2301      	movs	r3, #1
 8000d38:	73fb      	strb	r3, [r7, #15]
 8000d3a:	e004      	b.n	8000d46 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000d3c:	2301      	movs	r3, #1
 8000d3e:	73fb      	strb	r3, [r7, #15]
 8000d40:	e001      	b.n	8000d46 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000d42:	2301      	movs	r3, #1
 8000d44:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000d46:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d48:	4618      	mov	r0, r3
 8000d4a:	3710      	adds	r7, #16
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	bd80      	pop	{r7, pc}
 8000d50:	20000008 	.word	0x20000008
 8000d54:	20000000 	.word	0x20000000
 8000d58:	20000004 	.word	0x20000004

08000d5c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d60:	4b05      	ldr	r3, [pc, #20]	@ (8000d78 <HAL_IncTick+0x1c>)
 8000d62:	681a      	ldr	r2, [r3, #0]
 8000d64:	4b05      	ldr	r3, [pc, #20]	@ (8000d7c <HAL_IncTick+0x20>)
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	4413      	add	r3, r2
 8000d6a:	4a03      	ldr	r2, [pc, #12]	@ (8000d78 <HAL_IncTick+0x1c>)
 8000d6c:	6013      	str	r3, [r2, #0]
}
 8000d6e:	bf00      	nop
 8000d70:	46bd      	mov	sp, r7
 8000d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d76:	4770      	bx	lr
 8000d78:	200001c8 	.word	0x200001c8
 8000d7c:	20000008 	.word	0x20000008

08000d80 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d80:	b480      	push	{r7}
 8000d82:	af00      	add	r7, sp, #0
  return uwTick;
 8000d84:	4b03      	ldr	r3, [pc, #12]	@ (8000d94 <HAL_GetTick+0x14>)
 8000d86:	681b      	ldr	r3, [r3, #0]
}
 8000d88:	4618      	mov	r0, r3
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d90:	4770      	bx	lr
 8000d92:	bf00      	nop
 8000d94:	200001c8 	.word	0x200001c8

08000d98 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8000d98:	b480      	push	{r7}
 8000d9a:	b083      	sub	sp, #12
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
 8000da0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	689b      	ldr	r3, [r3, #8]
 8000da6:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8000daa:	683b      	ldr	r3, [r7, #0]
 8000dac:	431a      	orrs	r2, r3
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	609a      	str	r2, [r3, #8]
}
 8000db2:	bf00      	nop
 8000db4:	370c      	adds	r7, #12
 8000db6:	46bd      	mov	sp, r7
 8000db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbc:	4770      	bx	lr

08000dbe <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000dbe:	b480      	push	{r7}
 8000dc0:	b083      	sub	sp, #12
 8000dc2:	af00      	add	r7, sp, #0
 8000dc4:	6078      	str	r0, [r7, #4]
 8000dc6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	689b      	ldr	r3, [r3, #8]
 8000dcc:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8000dd0:	683b      	ldr	r3, [r7, #0]
 8000dd2:	431a      	orrs	r2, r3
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	609a      	str	r2, [r3, #8]
}
 8000dd8:	bf00      	nop
 8000dda:	370c      	adds	r7, #12
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de2:	4770      	bx	lr

08000de4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000de4:	b480      	push	{r7}
 8000de6:	b083      	sub	sp, #12
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	689b      	ldr	r3, [r3, #8]
 8000df0:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8000df4:	4618      	mov	r0, r3
 8000df6:	370c      	adds	r7, #12
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfe:	4770      	bx	lr

08000e00 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8000e00:	b480      	push	{r7}
 8000e02:	b087      	sub	sp, #28
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	60f8      	str	r0, [r7, #12]
 8000e08:	60b9      	str	r1, [r7, #8]
 8000e0a:	607a      	str	r2, [r7, #4]
 8000e0c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000e0e:	68fb      	ldr	r3, [r7, #12]
 8000e10:	3360      	adds	r3, #96	@ 0x60
 8000e12:	461a      	mov	r2, r3
 8000e14:	68bb      	ldr	r3, [r7, #8]
 8000e16:	009b      	lsls	r3, r3, #2
 8000e18:	4413      	add	r3, r2
 8000e1a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000e1c:	697b      	ldr	r3, [r7, #20]
 8000e1e:	681a      	ldr	r2, [r3, #0]
 8000e20:	4b08      	ldr	r3, [pc, #32]	@ (8000e44 <LL_ADC_SetOffset+0x44>)
 8000e22:	4013      	ands	r3, r2
 8000e24:	687a      	ldr	r2, [r7, #4]
 8000e26:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8000e2a:	683a      	ldr	r2, [r7, #0]
 8000e2c:	430a      	orrs	r2, r1
 8000e2e:	4313      	orrs	r3, r2
 8000e30:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8000e34:	697b      	ldr	r3, [r7, #20]
 8000e36:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8000e38:	bf00      	nop
 8000e3a:	371c      	adds	r7, #28
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e42:	4770      	bx	lr
 8000e44:	03fff000 	.word	0x03fff000

08000e48 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	b085      	sub	sp, #20
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]
 8000e50:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	3360      	adds	r3, #96	@ 0x60
 8000e56:	461a      	mov	r2, r3
 8000e58:	683b      	ldr	r3, [r7, #0]
 8000e5a:	009b      	lsls	r3, r3, #2
 8000e5c:	4413      	add	r3, r2
 8000e5e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000e60:	68fb      	ldr	r3, [r7, #12]
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8000e68:	4618      	mov	r0, r3
 8000e6a:	3714      	adds	r7, #20
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e72:	4770      	bx	lr

08000e74 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8000e74:	b480      	push	{r7}
 8000e76:	b087      	sub	sp, #28
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	60f8      	str	r0, [r7, #12]
 8000e7c:	60b9      	str	r1, [r7, #8]
 8000e7e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000e80:	68fb      	ldr	r3, [r7, #12]
 8000e82:	3360      	adds	r3, #96	@ 0x60
 8000e84:	461a      	mov	r2, r3
 8000e86:	68bb      	ldr	r3, [r7, #8]
 8000e88:	009b      	lsls	r3, r3, #2
 8000e8a:	4413      	add	r3, r2
 8000e8c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000e8e:	697b      	ldr	r3, [r7, #20]
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	431a      	orrs	r2, r3
 8000e9a:	697b      	ldr	r3, [r7, #20]
 8000e9c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8000e9e:	bf00      	nop
 8000ea0:	371c      	adds	r7, #28
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea8:	4770      	bx	lr

08000eaa <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8000eaa:	b480      	push	{r7}
 8000eac:	b087      	sub	sp, #28
 8000eae:	af00      	add	r7, sp, #0
 8000eb0:	60f8      	str	r0, [r7, #12]
 8000eb2:	60b9      	str	r1, [r7, #8]
 8000eb4:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000eb6:	68fb      	ldr	r3, [r7, #12]
 8000eb8:	3360      	adds	r3, #96	@ 0x60
 8000eba:	461a      	mov	r2, r3
 8000ebc:	68bb      	ldr	r3, [r7, #8]
 8000ebe:	009b      	lsls	r3, r3, #2
 8000ec0:	4413      	add	r3, r2
 8000ec2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000ec4:	697b      	ldr	r3, [r7, #20]
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	431a      	orrs	r2, r3
 8000ed0:	697b      	ldr	r3, [r7, #20]
 8000ed2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8000ed4:	bf00      	nop
 8000ed6:	371c      	adds	r7, #28
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ede:	4770      	bx	lr

08000ee0 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	b087      	sub	sp, #28
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	60f8      	str	r0, [r7, #12]
 8000ee8:	60b9      	str	r1, [r7, #8]
 8000eea:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000eec:	68fb      	ldr	r3, [r7, #12]
 8000eee:	3360      	adds	r3, #96	@ 0x60
 8000ef0:	461a      	mov	r2, r3
 8000ef2:	68bb      	ldr	r3, [r7, #8]
 8000ef4:	009b      	lsls	r3, r3, #2
 8000ef6:	4413      	add	r3, r2
 8000ef8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000efa:	697b      	ldr	r3, [r7, #20]
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	431a      	orrs	r2, r3
 8000f06:	697b      	ldr	r3, [r7, #20]
 8000f08:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8000f0a:	bf00      	nop
 8000f0c:	371c      	adds	r7, #28
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f14:	4770      	bx	lr

08000f16 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8000f16:	b480      	push	{r7}
 8000f18:	b083      	sub	sp, #12
 8000f1a:	af00      	add	r7, sp, #0
 8000f1c:	6078      	str	r0, [r7, #4]
 8000f1e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	695b      	ldr	r3, [r3, #20]
 8000f24:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8000f28:	683b      	ldr	r3, [r7, #0]
 8000f2a:	431a      	orrs	r2, r3
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	615a      	str	r2, [r3, #20]
}
 8000f30:	bf00      	nop
 8000f32:	370c      	adds	r7, #12
 8000f34:	46bd      	mov	sp, r7
 8000f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3a:	4770      	bx	lr

08000f3c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	b083      	sub	sp, #12
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	68db      	ldr	r3, [r3, #12]
 8000f48:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d101      	bne.n	8000f54 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8000f50:	2301      	movs	r3, #1
 8000f52:	e000      	b.n	8000f56 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8000f54:	2300      	movs	r3, #0
}
 8000f56:	4618      	mov	r0, r3
 8000f58:	370c      	adds	r7, #12
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f60:	4770      	bx	lr

08000f62 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000f62:	b480      	push	{r7}
 8000f64:	b087      	sub	sp, #28
 8000f66:	af00      	add	r7, sp, #0
 8000f68:	60f8      	str	r0, [r7, #12]
 8000f6a:	60b9      	str	r1, [r7, #8]
 8000f6c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8000f6e:	68fb      	ldr	r3, [r7, #12]
 8000f70:	3330      	adds	r3, #48	@ 0x30
 8000f72:	461a      	mov	r2, r3
 8000f74:	68bb      	ldr	r3, [r7, #8]
 8000f76:	0a1b      	lsrs	r3, r3, #8
 8000f78:	009b      	lsls	r3, r3, #2
 8000f7a:	f003 030c 	and.w	r3, r3, #12
 8000f7e:	4413      	add	r3, r2
 8000f80:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8000f82:	697b      	ldr	r3, [r7, #20]
 8000f84:	681a      	ldr	r2, [r3, #0]
 8000f86:	68bb      	ldr	r3, [r7, #8]
 8000f88:	f003 031f 	and.w	r3, r3, #31
 8000f8c:	211f      	movs	r1, #31
 8000f8e:	fa01 f303 	lsl.w	r3, r1, r3
 8000f92:	43db      	mvns	r3, r3
 8000f94:	401a      	ands	r2, r3
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	0e9b      	lsrs	r3, r3, #26
 8000f9a:	f003 011f 	and.w	r1, r3, #31
 8000f9e:	68bb      	ldr	r3, [r7, #8]
 8000fa0:	f003 031f 	and.w	r3, r3, #31
 8000fa4:	fa01 f303 	lsl.w	r3, r1, r3
 8000fa8:	431a      	orrs	r2, r3
 8000faa:	697b      	ldr	r3, [r7, #20]
 8000fac:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000fae:	bf00      	nop
 8000fb0:	371c      	adds	r7, #28
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb8:	4770      	bx	lr

08000fba <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8000fba:	b480      	push	{r7}
 8000fbc:	b087      	sub	sp, #28
 8000fbe:	af00      	add	r7, sp, #0
 8000fc0:	60f8      	str	r0, [r7, #12]
 8000fc2:	60b9      	str	r1, [r7, #8]
 8000fc4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8000fc6:	68fb      	ldr	r3, [r7, #12]
 8000fc8:	3314      	adds	r3, #20
 8000fca:	461a      	mov	r2, r3
 8000fcc:	68bb      	ldr	r3, [r7, #8]
 8000fce:	0e5b      	lsrs	r3, r3, #25
 8000fd0:	009b      	lsls	r3, r3, #2
 8000fd2:	f003 0304 	and.w	r3, r3, #4
 8000fd6:	4413      	add	r3, r2
 8000fd8:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8000fda:	697b      	ldr	r3, [r7, #20]
 8000fdc:	681a      	ldr	r2, [r3, #0]
 8000fde:	68bb      	ldr	r3, [r7, #8]
 8000fe0:	0d1b      	lsrs	r3, r3, #20
 8000fe2:	f003 031f 	and.w	r3, r3, #31
 8000fe6:	2107      	movs	r1, #7
 8000fe8:	fa01 f303 	lsl.w	r3, r1, r3
 8000fec:	43db      	mvns	r3, r3
 8000fee:	401a      	ands	r2, r3
 8000ff0:	68bb      	ldr	r3, [r7, #8]
 8000ff2:	0d1b      	lsrs	r3, r3, #20
 8000ff4:	f003 031f 	and.w	r3, r3, #31
 8000ff8:	6879      	ldr	r1, [r7, #4]
 8000ffa:	fa01 f303 	lsl.w	r3, r1, r3
 8000ffe:	431a      	orrs	r2, r3
 8001000:	697b      	ldr	r3, [r7, #20]
 8001002:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001004:	bf00      	nop
 8001006:	371c      	adds	r7, #28
 8001008:	46bd      	mov	sp, r7
 800100a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100e:	4770      	bx	lr

08001010 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001010:	b480      	push	{r7}
 8001012:	b085      	sub	sp, #20
 8001014:	af00      	add	r7, sp, #0
 8001016:	60f8      	str	r0, [r7, #12]
 8001018:	60b9      	str	r1, [r7, #8]
 800101a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001022:	68bb      	ldr	r3, [r7, #8]
 8001024:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001028:	43db      	mvns	r3, r3
 800102a:	401a      	ands	r2, r3
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	f003 0318 	and.w	r3, r3, #24
 8001032:	4908      	ldr	r1, [pc, #32]	@ (8001054 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001034:	40d9      	lsrs	r1, r3
 8001036:	68bb      	ldr	r3, [r7, #8]
 8001038:	400b      	ands	r3, r1
 800103a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800103e:	431a      	orrs	r2, r3
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001046:	bf00      	nop
 8001048:	3714      	adds	r7, #20
 800104a:	46bd      	mov	sp, r7
 800104c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop
 8001054:	0007ffff 	.word	0x0007ffff

08001058 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001058:	b480      	push	{r7}
 800105a:	b083      	sub	sp, #12
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	689b      	ldr	r3, [r3, #8]
 8001064:	f003 031f 	and.w	r3, r3, #31
}
 8001068:	4618      	mov	r0, r3
 800106a:	370c      	adds	r7, #12
 800106c:	46bd      	mov	sp, r7
 800106e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001072:	4770      	bx	lr

08001074 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001074:	b480      	push	{r7}
 8001076:	b083      	sub	sp, #12
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	689b      	ldr	r3, [r3, #8]
 8001080:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8001084:	4618      	mov	r0, r3
 8001086:	370c      	adds	r7, #12
 8001088:	46bd      	mov	sp, r7
 800108a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108e:	4770      	bx	lr

08001090 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001090:	b480      	push	{r7}
 8001092:	b083      	sub	sp, #12
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	689b      	ldr	r3, [r3, #8]
 800109c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80010a0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80010a4:	687a      	ldr	r2, [r7, #4]
 80010a6:	6093      	str	r3, [r2, #8]
}
 80010a8:	bf00      	nop
 80010aa:	370c      	adds	r7, #12
 80010ac:	46bd      	mov	sp, r7
 80010ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b2:	4770      	bx	lr

080010b4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80010b4:	b480      	push	{r7}
 80010b6:	b083      	sub	sp, #12
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	689b      	ldr	r3, [r3, #8]
 80010c0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80010c4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80010c8:	d101      	bne.n	80010ce <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80010ca:	2301      	movs	r3, #1
 80010cc:	e000      	b.n	80010d0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80010ce:	2300      	movs	r3, #0
}
 80010d0:	4618      	mov	r0, r3
 80010d2:	370c      	adds	r7, #12
 80010d4:	46bd      	mov	sp, r7
 80010d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010da:	4770      	bx	lr

080010dc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80010dc:	b480      	push	{r7}
 80010de:	b083      	sub	sp, #12
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	689b      	ldr	r3, [r3, #8]
 80010e8:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80010ec:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80010f0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80010f8:	bf00      	nop
 80010fa:	370c      	adds	r7, #12
 80010fc:	46bd      	mov	sp, r7
 80010fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001102:	4770      	bx	lr

08001104 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001104:	b480      	push	{r7}
 8001106:	b083      	sub	sp, #12
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	689b      	ldr	r3, [r3, #8]
 8001110:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001114:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001118:	d101      	bne.n	800111e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800111a:	2301      	movs	r3, #1
 800111c:	e000      	b.n	8001120 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800111e:	2300      	movs	r3, #0
}
 8001120:	4618      	mov	r0, r3
 8001122:	370c      	adds	r7, #12
 8001124:	46bd      	mov	sp, r7
 8001126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112a:	4770      	bx	lr

0800112c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800112c:	b480      	push	{r7}
 800112e:	b083      	sub	sp, #12
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	689b      	ldr	r3, [r3, #8]
 8001138:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800113c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001140:	f043 0201 	orr.w	r2, r3, #1
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001148:	bf00      	nop
 800114a:	370c      	adds	r7, #12
 800114c:	46bd      	mov	sp, r7
 800114e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001152:	4770      	bx	lr

08001154 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001154:	b480      	push	{r7}
 8001156:	b083      	sub	sp, #12
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	689b      	ldr	r3, [r3, #8]
 8001160:	f003 0301 	and.w	r3, r3, #1
 8001164:	2b01      	cmp	r3, #1
 8001166:	d101      	bne.n	800116c <LL_ADC_IsEnabled+0x18>
 8001168:	2301      	movs	r3, #1
 800116a:	e000      	b.n	800116e <LL_ADC_IsEnabled+0x1a>
 800116c:	2300      	movs	r3, #0
}
 800116e:	4618      	mov	r0, r3
 8001170:	370c      	adds	r7, #12
 8001172:	46bd      	mov	sp, r7
 8001174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001178:	4770      	bx	lr

0800117a <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800117a:	b480      	push	{r7}
 800117c:	b083      	sub	sp, #12
 800117e:	af00      	add	r7, sp, #0
 8001180:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	689b      	ldr	r3, [r3, #8]
 8001186:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800118a:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800118e:	f043 0204 	orr.w	r2, r3, #4
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001196:	bf00      	nop
 8001198:	370c      	adds	r7, #12
 800119a:	46bd      	mov	sp, r7
 800119c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a0:	4770      	bx	lr

080011a2 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80011a2:	b480      	push	{r7}
 80011a4:	b083      	sub	sp, #12
 80011a6:	af00      	add	r7, sp, #0
 80011a8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	689b      	ldr	r3, [r3, #8]
 80011ae:	f003 0304 	and.w	r3, r3, #4
 80011b2:	2b04      	cmp	r3, #4
 80011b4:	d101      	bne.n	80011ba <LL_ADC_REG_IsConversionOngoing+0x18>
 80011b6:	2301      	movs	r3, #1
 80011b8:	e000      	b.n	80011bc <LL_ADC_REG_IsConversionOngoing+0x1a>
 80011ba:	2300      	movs	r3, #0
}
 80011bc:	4618      	mov	r0, r3
 80011be:	370c      	adds	r7, #12
 80011c0:	46bd      	mov	sp, r7
 80011c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c6:	4770      	bx	lr

080011c8 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80011c8:	b480      	push	{r7}
 80011ca:	b083      	sub	sp, #12
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	689b      	ldr	r3, [r3, #8]
 80011d4:	f003 0308 	and.w	r3, r3, #8
 80011d8:	2b08      	cmp	r3, #8
 80011da:	d101      	bne.n	80011e0 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80011dc:	2301      	movs	r3, #1
 80011de:	e000      	b.n	80011e2 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80011e0:	2300      	movs	r3, #0
}
 80011e2:	4618      	mov	r0, r3
 80011e4:	370c      	adds	r7, #12
 80011e6:	46bd      	mov	sp, r7
 80011e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ec:	4770      	bx	lr
	...

080011f0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80011f0:	b590      	push	{r4, r7, lr}
 80011f2:	b089      	sub	sp, #36	@ 0x24
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80011f8:	2300      	movs	r3, #0
 80011fa:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80011fc:	2300      	movs	r3, #0
 80011fe:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	2b00      	cmp	r3, #0
 8001204:	d101      	bne.n	800120a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001206:	2301      	movs	r3, #1
 8001208:	e1a9      	b.n	800155e <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	695b      	ldr	r3, [r3, #20]
 800120e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001214:	2b00      	cmp	r3, #0
 8001216:	d109      	bne.n	800122c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001218:	6878      	ldr	r0, [r7, #4]
 800121a:	f7ff fbd1 	bl	80009c0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	2200      	movs	r2, #0
 8001222:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	2200      	movs	r2, #0
 8001228:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	4618      	mov	r0, r3
 8001232:	f7ff ff3f 	bl	80010b4 <LL_ADC_IsDeepPowerDownEnabled>
 8001236:	4603      	mov	r3, r0
 8001238:	2b00      	cmp	r3, #0
 800123a:	d004      	beq.n	8001246 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	4618      	mov	r0, r3
 8001242:	f7ff ff25 	bl	8001090 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	4618      	mov	r0, r3
 800124c:	f7ff ff5a 	bl	8001104 <LL_ADC_IsInternalRegulatorEnabled>
 8001250:	4603      	mov	r3, r0
 8001252:	2b00      	cmp	r3, #0
 8001254:	d115      	bne.n	8001282 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	4618      	mov	r0, r3
 800125c:	f7ff ff3e 	bl	80010dc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001260:	4b9c      	ldr	r3, [pc, #624]	@ (80014d4 <HAL_ADC_Init+0x2e4>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	099b      	lsrs	r3, r3, #6
 8001266:	4a9c      	ldr	r2, [pc, #624]	@ (80014d8 <HAL_ADC_Init+0x2e8>)
 8001268:	fba2 2303 	umull	r2, r3, r2, r3
 800126c:	099b      	lsrs	r3, r3, #6
 800126e:	3301      	adds	r3, #1
 8001270:	005b      	lsls	r3, r3, #1
 8001272:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001274:	e002      	b.n	800127c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	3b01      	subs	r3, #1
 800127a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	2b00      	cmp	r3, #0
 8001280:	d1f9      	bne.n	8001276 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	4618      	mov	r0, r3
 8001288:	f7ff ff3c 	bl	8001104 <LL_ADC_IsInternalRegulatorEnabled>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d10d      	bne.n	80012ae <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001296:	f043 0210 	orr.w	r2, r3, #16
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012a2:	f043 0201 	orr.w	r2, r3, #1
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80012aa:	2301      	movs	r3, #1
 80012ac:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	4618      	mov	r0, r3
 80012b4:	f7ff ff75 	bl	80011a2 <LL_ADC_REG_IsConversionOngoing>
 80012b8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80012be:	f003 0310 	and.w	r3, r3, #16
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	f040 8142 	bne.w	800154c <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80012c8:	697b      	ldr	r3, [r7, #20]
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	f040 813e 	bne.w	800154c <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80012d4:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80012d8:	f043 0202 	orr.w	r2, r3, #2
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	4618      	mov	r0, r3
 80012e6:	f7ff ff35 	bl	8001154 <LL_ADC_IsEnabled>
 80012ea:	4603      	mov	r3, r0
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d141      	bne.n	8001374 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80012f8:	d004      	beq.n	8001304 <HAL_ADC_Init+0x114>
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	4a77      	ldr	r2, [pc, #476]	@ (80014dc <HAL_ADC_Init+0x2ec>)
 8001300:	4293      	cmp	r3, r2
 8001302:	d10f      	bne.n	8001324 <HAL_ADC_Init+0x134>
 8001304:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8001308:	f7ff ff24 	bl	8001154 <LL_ADC_IsEnabled>
 800130c:	4604      	mov	r4, r0
 800130e:	4873      	ldr	r0, [pc, #460]	@ (80014dc <HAL_ADC_Init+0x2ec>)
 8001310:	f7ff ff20 	bl	8001154 <LL_ADC_IsEnabled>
 8001314:	4603      	mov	r3, r0
 8001316:	4323      	orrs	r3, r4
 8001318:	2b00      	cmp	r3, #0
 800131a:	bf0c      	ite	eq
 800131c:	2301      	moveq	r3, #1
 800131e:	2300      	movne	r3, #0
 8001320:	b2db      	uxtb	r3, r3
 8001322:	e012      	b.n	800134a <HAL_ADC_Init+0x15a>
 8001324:	486e      	ldr	r0, [pc, #440]	@ (80014e0 <HAL_ADC_Init+0x2f0>)
 8001326:	f7ff ff15 	bl	8001154 <LL_ADC_IsEnabled>
 800132a:	4604      	mov	r4, r0
 800132c:	486d      	ldr	r0, [pc, #436]	@ (80014e4 <HAL_ADC_Init+0x2f4>)
 800132e:	f7ff ff11 	bl	8001154 <LL_ADC_IsEnabled>
 8001332:	4603      	mov	r3, r0
 8001334:	431c      	orrs	r4, r3
 8001336:	486c      	ldr	r0, [pc, #432]	@ (80014e8 <HAL_ADC_Init+0x2f8>)
 8001338:	f7ff ff0c 	bl	8001154 <LL_ADC_IsEnabled>
 800133c:	4603      	mov	r3, r0
 800133e:	4323      	orrs	r3, r4
 8001340:	2b00      	cmp	r3, #0
 8001342:	bf0c      	ite	eq
 8001344:	2301      	moveq	r3, #1
 8001346:	2300      	movne	r3, #0
 8001348:	b2db      	uxtb	r3, r3
 800134a:	2b00      	cmp	r3, #0
 800134c:	d012      	beq.n	8001374 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001356:	d004      	beq.n	8001362 <HAL_ADC_Init+0x172>
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	4a5f      	ldr	r2, [pc, #380]	@ (80014dc <HAL_ADC_Init+0x2ec>)
 800135e:	4293      	cmp	r3, r2
 8001360:	d101      	bne.n	8001366 <HAL_ADC_Init+0x176>
 8001362:	4a62      	ldr	r2, [pc, #392]	@ (80014ec <HAL_ADC_Init+0x2fc>)
 8001364:	e000      	b.n	8001368 <HAL_ADC_Init+0x178>
 8001366:	4a62      	ldr	r2, [pc, #392]	@ (80014f0 <HAL_ADC_Init+0x300>)
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	685b      	ldr	r3, [r3, #4]
 800136c:	4619      	mov	r1, r3
 800136e:	4610      	mov	r0, r2
 8001370:	f7ff fd12 	bl	8000d98 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	7f5b      	ldrb	r3, [r3, #29]
 8001378:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800137e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8001384:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800138a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001392:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001394:	4313      	orrs	r3, r2
 8001396:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800139e:	2b01      	cmp	r3, #1
 80013a0:	d106      	bne.n	80013b0 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013a6:	3b01      	subs	r3, #1
 80013a8:	045b      	lsls	r3, r3, #17
 80013aa:	69ba      	ldr	r2, [r7, #24]
 80013ac:	4313      	orrs	r3, r2
 80013ae:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d009      	beq.n	80013cc <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80013bc:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013c4:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80013c6:	69ba      	ldr	r2, [r7, #24]
 80013c8:	4313      	orrs	r3, r2
 80013ca:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	68da      	ldr	r2, [r3, #12]
 80013d2:	4b48      	ldr	r3, [pc, #288]	@ (80014f4 <HAL_ADC_Init+0x304>)
 80013d4:	4013      	ands	r3, r2
 80013d6:	687a      	ldr	r2, [r7, #4]
 80013d8:	6812      	ldr	r2, [r2, #0]
 80013da:	69b9      	ldr	r1, [r7, #24]
 80013dc:	430b      	orrs	r3, r1
 80013de:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	691b      	ldr	r3, [r3, #16]
 80013e6:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	430a      	orrs	r2, r1
 80013f4:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	4618      	mov	r0, r3
 80013fc:	f7ff fee4 	bl	80011c8 <LL_ADC_INJ_IsConversionOngoing>
 8001400:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001402:	697b      	ldr	r3, [r7, #20]
 8001404:	2b00      	cmp	r3, #0
 8001406:	d17f      	bne.n	8001508 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001408:	693b      	ldr	r3, [r7, #16]
 800140a:	2b00      	cmp	r3, #0
 800140c:	d17c      	bne.n	8001508 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001412:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800141a:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800141c:	4313      	orrs	r3, r2
 800141e:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	68db      	ldr	r3, [r3, #12]
 8001426:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800142a:	f023 0302 	bic.w	r3, r3, #2
 800142e:	687a      	ldr	r2, [r7, #4]
 8001430:	6812      	ldr	r2, [r2, #0]
 8001432:	69b9      	ldr	r1, [r7, #24]
 8001434:	430b      	orrs	r3, r1
 8001436:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	691b      	ldr	r3, [r3, #16]
 800143c:	2b00      	cmp	r3, #0
 800143e:	d017      	beq.n	8001470 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	691a      	ldr	r2, [r3, #16]
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800144e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8001458:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800145c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001460:	687a      	ldr	r2, [r7, #4]
 8001462:	6911      	ldr	r1, [r2, #16]
 8001464:	687a      	ldr	r2, [r7, #4]
 8001466:	6812      	ldr	r2, [r2, #0]
 8001468:	430b      	orrs	r3, r1
 800146a:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 800146e:	e013      	b.n	8001498 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	691a      	ldr	r2, [r3, #16]
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800147e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8001488:	687a      	ldr	r2, [r7, #4]
 800148a:	6812      	ldr	r2, [r2, #0]
 800148c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001490:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001494:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800149e:	2b01      	cmp	r3, #1
 80014a0:	d12a      	bne.n	80014f8 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	691b      	ldr	r3, [r3, #16]
 80014a8:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80014ac:	f023 0304 	bic.w	r3, r3, #4
 80014b0:	687a      	ldr	r2, [r7, #4]
 80014b2:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 80014b4:	687a      	ldr	r2, [r7, #4]
 80014b6:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80014b8:	4311      	orrs	r1, r2
 80014ba:	687a      	ldr	r2, [r7, #4]
 80014bc:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80014be:	4311      	orrs	r1, r2
 80014c0:	687a      	ldr	r2, [r7, #4]
 80014c2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80014c4:	430a      	orrs	r2, r1
 80014c6:	431a      	orrs	r2, r3
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	f042 0201 	orr.w	r2, r2, #1
 80014d0:	611a      	str	r2, [r3, #16]
 80014d2:	e019      	b.n	8001508 <HAL_ADC_Init+0x318>
 80014d4:	20000000 	.word	0x20000000
 80014d8:	053e2d63 	.word	0x053e2d63
 80014dc:	50000100 	.word	0x50000100
 80014e0:	50000400 	.word	0x50000400
 80014e4:	50000500 	.word	0x50000500
 80014e8:	50000600 	.word	0x50000600
 80014ec:	50000300 	.word	0x50000300
 80014f0:	50000700 	.word	0x50000700
 80014f4:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	691a      	ldr	r2, [r3, #16]
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	f022 0201 	bic.w	r2, r2, #1
 8001506:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	695b      	ldr	r3, [r3, #20]
 800150c:	2b01      	cmp	r3, #1
 800150e:	d10c      	bne.n	800152a <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001516:	f023 010f 	bic.w	r1, r3, #15
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	6a1b      	ldr	r3, [r3, #32]
 800151e:	1e5a      	subs	r2, r3, #1
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	430a      	orrs	r2, r1
 8001526:	631a      	str	r2, [r3, #48]	@ 0x30
 8001528:	e007      	b.n	800153a <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	f022 020f 	bic.w	r2, r2, #15
 8001538:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800153e:	f023 0303 	bic.w	r3, r3, #3
 8001542:	f043 0201 	orr.w	r2, r3, #1
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	65da      	str	r2, [r3, #92]	@ 0x5c
 800154a:	e007      	b.n	800155c <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001550:	f043 0210 	orr.w	r2, r3, #16
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8001558:	2301      	movs	r3, #1
 800155a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800155c:	7ffb      	ldrb	r3, [r7, #31]
}
 800155e:	4618      	mov	r0, r3
 8001560:	3724      	adds	r7, #36	@ 0x24
 8001562:	46bd      	mov	sp, r7
 8001564:	bd90      	pop	{r4, r7, pc}
 8001566:	bf00      	nop

08001568 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b086      	sub	sp, #24
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001578:	d004      	beq.n	8001584 <HAL_ADC_Start+0x1c>
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	4a67      	ldr	r2, [pc, #412]	@ (800171c <HAL_ADC_Start+0x1b4>)
 8001580:	4293      	cmp	r3, r2
 8001582:	d101      	bne.n	8001588 <HAL_ADC_Start+0x20>
 8001584:	4b66      	ldr	r3, [pc, #408]	@ (8001720 <HAL_ADC_Start+0x1b8>)
 8001586:	e000      	b.n	800158a <HAL_ADC_Start+0x22>
 8001588:	4b66      	ldr	r3, [pc, #408]	@ (8001724 <HAL_ADC_Start+0x1bc>)
 800158a:	4618      	mov	r0, r3
 800158c:	f7ff fd64 	bl	8001058 <LL_ADC_GetMultimode>
 8001590:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	4618      	mov	r0, r3
 8001598:	f7ff fe03 	bl	80011a2 <LL_ADC_REG_IsConversionOngoing>
 800159c:	4603      	mov	r3, r0
 800159e:	2b00      	cmp	r3, #0
 80015a0:	f040 80b4 	bne.w	800170c <HAL_ADC_Start+0x1a4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80015aa:	2b01      	cmp	r3, #1
 80015ac:	d101      	bne.n	80015b2 <HAL_ADC_Start+0x4a>
 80015ae:	2302      	movs	r3, #2
 80015b0:	e0af      	b.n	8001712 <HAL_ADC_Start+0x1aa>
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	2201      	movs	r2, #1
 80015b6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80015ba:	6878      	ldr	r0, [r7, #4]
 80015bc:	f000 fe0c 	bl	80021d8 <ADC_Enable>
 80015c0:	4603      	mov	r3, r0
 80015c2:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80015c4:	7dfb      	ldrb	r3, [r7, #23]
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	f040 809b 	bne.w	8001702 <HAL_ADC_Start+0x19a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80015d0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80015d4:	f023 0301 	bic.w	r3, r3, #1
 80015d8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	4a4d      	ldr	r2, [pc, #308]	@ (800171c <HAL_ADC_Start+0x1b4>)
 80015e6:	4293      	cmp	r3, r2
 80015e8:	d009      	beq.n	80015fe <HAL_ADC_Start+0x96>
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	4a4e      	ldr	r2, [pc, #312]	@ (8001728 <HAL_ADC_Start+0x1c0>)
 80015f0:	4293      	cmp	r3, r2
 80015f2:	d002      	beq.n	80015fa <HAL_ADC_Start+0x92>
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	e003      	b.n	8001602 <HAL_ADC_Start+0x9a>
 80015fa:	4b4c      	ldr	r3, [pc, #304]	@ (800172c <HAL_ADC_Start+0x1c4>)
 80015fc:	e001      	b.n	8001602 <HAL_ADC_Start+0x9a>
 80015fe:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001602:	687a      	ldr	r2, [r7, #4]
 8001604:	6812      	ldr	r2, [r2, #0]
 8001606:	4293      	cmp	r3, r2
 8001608:	d002      	beq.n	8001610 <HAL_ADC_Start+0xa8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800160a:	693b      	ldr	r3, [r7, #16]
 800160c:	2b00      	cmp	r3, #0
 800160e:	d105      	bne.n	800161c <HAL_ADC_Start+0xb4>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001614:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001620:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001624:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001628:	d106      	bne.n	8001638 <HAL_ADC_Start+0xd0>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800162e:	f023 0206 	bic.w	r2, r3, #6
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	661a      	str	r2, [r3, #96]	@ 0x60
 8001636:	e002      	b.n	800163e <HAL_ADC_Start+0xd6>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	2200      	movs	r2, #0
 800163c:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	221c      	movs	r2, #28
 8001644:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	2200      	movs	r2, #0
 800164a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	4a32      	ldr	r2, [pc, #200]	@ (800171c <HAL_ADC_Start+0x1b4>)
 8001654:	4293      	cmp	r3, r2
 8001656:	d009      	beq.n	800166c <HAL_ADC_Start+0x104>
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	4a32      	ldr	r2, [pc, #200]	@ (8001728 <HAL_ADC_Start+0x1c0>)
 800165e:	4293      	cmp	r3, r2
 8001660:	d002      	beq.n	8001668 <HAL_ADC_Start+0x100>
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	e003      	b.n	8001670 <HAL_ADC_Start+0x108>
 8001668:	4b30      	ldr	r3, [pc, #192]	@ (800172c <HAL_ADC_Start+0x1c4>)
 800166a:	e001      	b.n	8001670 <HAL_ADC_Start+0x108>
 800166c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001670:	687a      	ldr	r2, [r7, #4]
 8001672:	6812      	ldr	r2, [r2, #0]
 8001674:	4293      	cmp	r3, r2
 8001676:	d008      	beq.n	800168a <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001678:	693b      	ldr	r3, [r7, #16]
 800167a:	2b00      	cmp	r3, #0
 800167c:	d005      	beq.n	800168a <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800167e:	693b      	ldr	r3, [r7, #16]
 8001680:	2b05      	cmp	r3, #5
 8001682:	d002      	beq.n	800168a <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001684:	693b      	ldr	r3, [r7, #16]
 8001686:	2b09      	cmp	r3, #9
 8001688:	d114      	bne.n	80016b4 <HAL_ADC_Start+0x14c>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	68db      	ldr	r3, [r3, #12]
 8001690:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001694:	2b00      	cmp	r3, #0
 8001696:	d007      	beq.n	80016a8 <HAL_ADC_Start+0x140>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800169c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80016a0:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	4618      	mov	r0, r3
 80016ae:	f7ff fd64 	bl	800117a <LL_ADC_REG_StartConversion>
 80016b2:	e02d      	b.n	8001710 <HAL_ADC_Start+0x1a8>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80016b8:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	4a15      	ldr	r2, [pc, #84]	@ (800171c <HAL_ADC_Start+0x1b4>)
 80016c6:	4293      	cmp	r3, r2
 80016c8:	d009      	beq.n	80016de <HAL_ADC_Start+0x176>
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	4a16      	ldr	r2, [pc, #88]	@ (8001728 <HAL_ADC_Start+0x1c0>)
 80016d0:	4293      	cmp	r3, r2
 80016d2:	d002      	beq.n	80016da <HAL_ADC_Start+0x172>
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	e003      	b.n	80016e2 <HAL_ADC_Start+0x17a>
 80016da:	4b14      	ldr	r3, [pc, #80]	@ (800172c <HAL_ADC_Start+0x1c4>)
 80016dc:	e001      	b.n	80016e2 <HAL_ADC_Start+0x17a>
 80016de:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80016e2:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	68db      	ldr	r3, [r3, #12]
 80016e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d00f      	beq.n	8001710 <HAL_ADC_Start+0x1a8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80016f4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80016f8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001700:	e006      	b.n	8001710 <HAL_ADC_Start+0x1a8>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	2200      	movs	r2, #0
 8001706:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 800170a:	e001      	b.n	8001710 <HAL_ADC_Start+0x1a8>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800170c:	2302      	movs	r3, #2
 800170e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8001710:	7dfb      	ldrb	r3, [r7, #23]
}
 8001712:	4618      	mov	r0, r3
 8001714:	3718      	adds	r7, #24
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	50000100 	.word	0x50000100
 8001720:	50000300 	.word	0x50000300
 8001724:	50000700 	.word	0x50000700
 8001728:	50000500 	.word	0x50000500
 800172c:	50000400 	.word	0x50000400

08001730 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b088      	sub	sp, #32
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
 8001738:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001742:	d004      	beq.n	800174e <HAL_ADC_PollForConversion+0x1e>
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	4a77      	ldr	r2, [pc, #476]	@ (8001928 <HAL_ADC_PollForConversion+0x1f8>)
 800174a:	4293      	cmp	r3, r2
 800174c:	d101      	bne.n	8001752 <HAL_ADC_PollForConversion+0x22>
 800174e:	4b77      	ldr	r3, [pc, #476]	@ (800192c <HAL_ADC_PollForConversion+0x1fc>)
 8001750:	e000      	b.n	8001754 <HAL_ADC_PollForConversion+0x24>
 8001752:	4b77      	ldr	r3, [pc, #476]	@ (8001930 <HAL_ADC_PollForConversion+0x200>)
 8001754:	4618      	mov	r0, r3
 8001756:	f7ff fc7f 	bl	8001058 <LL_ADC_GetMultimode>
 800175a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	699b      	ldr	r3, [r3, #24]
 8001760:	2b08      	cmp	r3, #8
 8001762:	d102      	bne.n	800176a <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8001764:	2308      	movs	r3, #8
 8001766:	61fb      	str	r3, [r7, #28]
 8001768:	e037      	b.n	80017da <HAL_ADC_PollForConversion+0xaa>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800176a:	697b      	ldr	r3, [r7, #20]
 800176c:	2b00      	cmp	r3, #0
 800176e:	d005      	beq.n	800177c <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001770:	697b      	ldr	r3, [r7, #20]
 8001772:	2b05      	cmp	r3, #5
 8001774:	d002      	beq.n	800177c <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001776:	697b      	ldr	r3, [r7, #20]
 8001778:	2b09      	cmp	r3, #9
 800177a:	d111      	bne.n	80017a0 <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	68db      	ldr	r3, [r3, #12]
 8001782:	f003 0301 	and.w	r3, r3, #1
 8001786:	2b00      	cmp	r3, #0
 8001788:	d007      	beq.n	800179a <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800178e:	f043 0220 	orr.w	r2, r3, #32
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 8001796:	2301      	movs	r3, #1
 8001798:	e0c1      	b.n	800191e <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800179a:	2304      	movs	r3, #4
 800179c:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800179e:	e01c      	b.n	80017da <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80017a8:	d004      	beq.n	80017b4 <HAL_ADC_PollForConversion+0x84>
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	4a5e      	ldr	r2, [pc, #376]	@ (8001928 <HAL_ADC_PollForConversion+0x1f8>)
 80017b0:	4293      	cmp	r3, r2
 80017b2:	d101      	bne.n	80017b8 <HAL_ADC_PollForConversion+0x88>
 80017b4:	4b5d      	ldr	r3, [pc, #372]	@ (800192c <HAL_ADC_PollForConversion+0x1fc>)
 80017b6:	e000      	b.n	80017ba <HAL_ADC_PollForConversion+0x8a>
 80017b8:	4b5d      	ldr	r3, [pc, #372]	@ (8001930 <HAL_ADC_PollForConversion+0x200>)
 80017ba:	4618      	mov	r0, r3
 80017bc:	f7ff fc5a 	bl	8001074 <LL_ADC_GetMultiDMATransfer>
 80017c0:	4603      	mov	r3, r0
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d007      	beq.n	80017d6 <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80017ca:	f043 0220 	orr.w	r2, r3, #32
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 80017d2:	2301      	movs	r3, #1
 80017d4:	e0a3      	b.n	800191e <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80017d6:	2304      	movs	r3, #4
 80017d8:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80017da:	f7ff fad1 	bl	8000d80 <HAL_GetTick>
 80017de:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80017e0:	e021      	b.n	8001826 <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80017e2:	683b      	ldr	r3, [r7, #0]
 80017e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017e8:	d01d      	beq.n	8001826 <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80017ea:	f7ff fac9 	bl	8000d80 <HAL_GetTick>
 80017ee:	4602      	mov	r2, r0
 80017f0:	693b      	ldr	r3, [r7, #16]
 80017f2:	1ad3      	subs	r3, r2, r3
 80017f4:	683a      	ldr	r2, [r7, #0]
 80017f6:	429a      	cmp	r2, r3
 80017f8:	d302      	bcc.n	8001800 <HAL_ADC_PollForConversion+0xd0>
 80017fa:	683b      	ldr	r3, [r7, #0]
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d112      	bne.n	8001826 <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	681a      	ldr	r2, [r3, #0]
 8001806:	69fb      	ldr	r3, [r7, #28]
 8001808:	4013      	ands	r3, r2
 800180a:	2b00      	cmp	r3, #0
 800180c:	d10b      	bne.n	8001826 <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001812:	f043 0204 	orr.w	r2, r3, #4
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	2200      	movs	r2, #0
 800181e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 8001822:	2303      	movs	r3, #3
 8001824:	e07b      	b.n	800191e <HAL_ADC_PollForConversion+0x1ee>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	681a      	ldr	r2, [r3, #0]
 800182c:	69fb      	ldr	r3, [r7, #28]
 800182e:	4013      	ands	r3, r2
 8001830:	2b00      	cmp	r3, #0
 8001832:	d0d6      	beq.n	80017e2 <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001838:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	4618      	mov	r0, r3
 8001846:	f7ff fb79 	bl	8000f3c <LL_ADC_REG_IsTriggerSourceSWStart>
 800184a:	4603      	mov	r3, r0
 800184c:	2b00      	cmp	r3, #0
 800184e:	d01c      	beq.n	800188a <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	7f5b      	ldrb	r3, [r3, #29]
 8001854:	2b00      	cmp	r3, #0
 8001856:	d118      	bne.n	800188a <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	f003 0308 	and.w	r3, r3, #8
 8001862:	2b08      	cmp	r3, #8
 8001864:	d111      	bne.n	800188a <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800186a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001876:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800187a:	2b00      	cmp	r3, #0
 800187c:	d105      	bne.n	800188a <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001882:	f043 0201 	orr.w	r2, r3, #1
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	4a26      	ldr	r2, [pc, #152]	@ (8001928 <HAL_ADC_PollForConversion+0x1f8>)
 8001890:	4293      	cmp	r3, r2
 8001892:	d009      	beq.n	80018a8 <HAL_ADC_PollForConversion+0x178>
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	4a26      	ldr	r2, [pc, #152]	@ (8001934 <HAL_ADC_PollForConversion+0x204>)
 800189a:	4293      	cmp	r3, r2
 800189c:	d002      	beq.n	80018a4 <HAL_ADC_PollForConversion+0x174>
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	e003      	b.n	80018ac <HAL_ADC_PollForConversion+0x17c>
 80018a4:	4b24      	ldr	r3, [pc, #144]	@ (8001938 <HAL_ADC_PollForConversion+0x208>)
 80018a6:	e001      	b.n	80018ac <HAL_ADC_PollForConversion+0x17c>
 80018a8:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80018ac:	687a      	ldr	r2, [r7, #4]
 80018ae:	6812      	ldr	r2, [r2, #0]
 80018b0:	4293      	cmp	r3, r2
 80018b2:	d008      	beq.n	80018c6 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80018b4:	697b      	ldr	r3, [r7, #20]
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d005      	beq.n	80018c6 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80018ba:	697b      	ldr	r3, [r7, #20]
 80018bc:	2b05      	cmp	r3, #5
 80018be:	d002      	beq.n	80018c6 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80018c0:	697b      	ldr	r3, [r7, #20]
 80018c2:	2b09      	cmp	r3, #9
 80018c4:	d104      	bne.n	80018d0 <HAL_ADC_PollForConversion+0x1a0>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	68db      	ldr	r3, [r3, #12]
 80018cc:	61bb      	str	r3, [r7, #24]
 80018ce:	e014      	b.n	80018fa <HAL_ADC_PollForConversion+0x1ca>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4a14      	ldr	r2, [pc, #80]	@ (8001928 <HAL_ADC_PollForConversion+0x1f8>)
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d009      	beq.n	80018ee <HAL_ADC_PollForConversion+0x1be>
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	4a15      	ldr	r2, [pc, #84]	@ (8001934 <HAL_ADC_PollForConversion+0x204>)
 80018e0:	4293      	cmp	r3, r2
 80018e2:	d002      	beq.n	80018ea <HAL_ADC_PollForConversion+0x1ba>
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	e003      	b.n	80018f2 <HAL_ADC_PollForConversion+0x1c2>
 80018ea:	4b13      	ldr	r3, [pc, #76]	@ (8001938 <HAL_ADC_PollForConversion+0x208>)
 80018ec:	e001      	b.n	80018f2 <HAL_ADC_PollForConversion+0x1c2>
 80018ee:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80018f2:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	68db      	ldr	r3, [r3, #12]
 80018f8:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80018fa:	69fb      	ldr	r3, [r7, #28]
 80018fc:	2b08      	cmp	r3, #8
 80018fe:	d104      	bne.n	800190a <HAL_ADC_PollForConversion+0x1da>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	2208      	movs	r2, #8
 8001906:	601a      	str	r2, [r3, #0]
 8001908:	e008      	b.n	800191c <HAL_ADC_PollForConversion+0x1ec>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 800190a:	69bb      	ldr	r3, [r7, #24]
 800190c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001910:	2b00      	cmp	r3, #0
 8001912:	d103      	bne.n	800191c <HAL_ADC_PollForConversion+0x1ec>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	220c      	movs	r2, #12
 800191a:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 800191c:	2300      	movs	r3, #0
}
 800191e:	4618      	mov	r0, r3
 8001920:	3720      	adds	r7, #32
 8001922:	46bd      	mov	sp, r7
 8001924:	bd80      	pop	{r7, pc}
 8001926:	bf00      	nop
 8001928:	50000100 	.word	0x50000100
 800192c:	50000300 	.word	0x50000300
 8001930:	50000700 	.word	0x50000700
 8001934:	50000500 	.word	0x50000500
 8001938:	50000400 	.word	0x50000400

0800193c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 800193c:	b480      	push	{r7}
 800193e:	b083      	sub	sp, #12
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800194a:	4618      	mov	r0, r3
 800194c:	370c      	adds	r7, #12
 800194e:	46bd      	mov	sp, r7
 8001950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001954:	4770      	bx	lr
	...

08001958 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b0b6      	sub	sp, #216	@ 0xd8
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
 8001960:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001962:	2300      	movs	r3, #0
 8001964:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001968:	2300      	movs	r3, #0
 800196a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8001972:	2b01      	cmp	r3, #1
 8001974:	d102      	bne.n	800197c <HAL_ADC_ConfigChannel+0x24>
 8001976:	2302      	movs	r3, #2
 8001978:	f000 bc13 	b.w	80021a2 <HAL_ADC_ConfigChannel+0x84a>
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	2201      	movs	r2, #1
 8001980:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	4618      	mov	r0, r3
 800198a:	f7ff fc0a 	bl	80011a2 <LL_ADC_REG_IsConversionOngoing>
 800198e:	4603      	mov	r3, r0
 8001990:	2b00      	cmp	r3, #0
 8001992:	f040 83f3 	bne.w	800217c <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	6818      	ldr	r0, [r3, #0]
 800199a:	683b      	ldr	r3, [r7, #0]
 800199c:	6859      	ldr	r1, [r3, #4]
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	461a      	mov	r2, r3
 80019a4:	f7ff fadd 	bl	8000f62 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	4618      	mov	r0, r3
 80019ae:	f7ff fbf8 	bl	80011a2 <LL_ADC_REG_IsConversionOngoing>
 80019b2:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	4618      	mov	r0, r3
 80019bc:	f7ff fc04 	bl	80011c8 <LL_ADC_INJ_IsConversionOngoing>
 80019c0:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80019c4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	f040 81d9 	bne.w	8001d80 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80019ce:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	f040 81d4 	bne.w	8001d80 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80019d8:	683b      	ldr	r3, [r7, #0]
 80019da:	689b      	ldr	r3, [r3, #8]
 80019dc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80019e0:	d10f      	bne.n	8001a02 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	6818      	ldr	r0, [r3, #0]
 80019e6:	683b      	ldr	r3, [r7, #0]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	2200      	movs	r2, #0
 80019ec:	4619      	mov	r1, r3
 80019ee:	f7ff fae4 	bl	8000fba <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80019fa:	4618      	mov	r0, r3
 80019fc:	f7ff fa8b 	bl	8000f16 <LL_ADC_SetSamplingTimeCommonConfig>
 8001a00:	e00e      	b.n	8001a20 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	6818      	ldr	r0, [r3, #0]
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	6819      	ldr	r1, [r3, #0]
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	689b      	ldr	r3, [r3, #8]
 8001a0e:	461a      	mov	r2, r3
 8001a10:	f7ff fad3 	bl	8000fba <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	2100      	movs	r1, #0
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	f7ff fa7b 	bl	8000f16 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8001a20:	683b      	ldr	r3, [r7, #0]
 8001a22:	695a      	ldr	r2, [r3, #20]
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	68db      	ldr	r3, [r3, #12]
 8001a2a:	08db      	lsrs	r3, r3, #3
 8001a2c:	f003 0303 	and.w	r3, r3, #3
 8001a30:	005b      	lsls	r3, r3, #1
 8001a32:	fa02 f303 	lsl.w	r3, r2, r3
 8001a36:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	691b      	ldr	r3, [r3, #16]
 8001a3e:	2b04      	cmp	r3, #4
 8001a40:	d022      	beq.n	8001a88 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	6818      	ldr	r0, [r3, #0]
 8001a46:	683b      	ldr	r3, [r7, #0]
 8001a48:	6919      	ldr	r1, [r3, #16]
 8001a4a:	683b      	ldr	r3, [r7, #0]
 8001a4c:	681a      	ldr	r2, [r3, #0]
 8001a4e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8001a52:	f7ff f9d5 	bl	8000e00 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	6818      	ldr	r0, [r3, #0]
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	6919      	ldr	r1, [r3, #16]
 8001a5e:	683b      	ldr	r3, [r7, #0]
 8001a60:	699b      	ldr	r3, [r3, #24]
 8001a62:	461a      	mov	r2, r3
 8001a64:	f7ff fa21 	bl	8000eaa <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	6818      	ldr	r0, [r3, #0]
 8001a6c:	683b      	ldr	r3, [r7, #0]
 8001a6e:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8001a70:	683b      	ldr	r3, [r7, #0]
 8001a72:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8001a74:	2b01      	cmp	r3, #1
 8001a76:	d102      	bne.n	8001a7e <HAL_ADC_ConfigChannel+0x126>
 8001a78:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001a7c:	e000      	b.n	8001a80 <HAL_ADC_ConfigChannel+0x128>
 8001a7e:	2300      	movs	r3, #0
 8001a80:	461a      	mov	r2, r3
 8001a82:	f7ff fa2d 	bl	8000ee0 <LL_ADC_SetOffsetSaturation>
 8001a86:	e17b      	b.n	8001d80 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	2100      	movs	r1, #0
 8001a8e:	4618      	mov	r0, r3
 8001a90:	f7ff f9da 	bl	8000e48 <LL_ADC_GetOffsetChannel>
 8001a94:	4603      	mov	r3, r0
 8001a96:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d10a      	bne.n	8001ab4 <HAL_ADC_ConfigChannel+0x15c>
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	2100      	movs	r1, #0
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	f7ff f9cf 	bl	8000e48 <LL_ADC_GetOffsetChannel>
 8001aaa:	4603      	mov	r3, r0
 8001aac:	0e9b      	lsrs	r3, r3, #26
 8001aae:	f003 021f 	and.w	r2, r3, #31
 8001ab2:	e01e      	b.n	8001af2 <HAL_ADC_ConfigChannel+0x19a>
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	2100      	movs	r1, #0
 8001aba:	4618      	mov	r0, r3
 8001abc:	f7ff f9c4 	bl	8000e48 <LL_ADC_GetOffsetChannel>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ac6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001aca:	fa93 f3a3 	rbit	r3, r3
 8001ace:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001ad2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001ad6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001ada:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d101      	bne.n	8001ae6 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8001ae2:	2320      	movs	r3, #32
 8001ae4:	e004      	b.n	8001af0 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8001ae6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001aea:	fab3 f383 	clz	r3, r3
 8001aee:	b2db      	uxtb	r3, r3
 8001af0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001af2:	683b      	ldr	r3, [r7, #0]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d105      	bne.n	8001b0a <HAL_ADC_ConfigChannel+0x1b2>
 8001afe:	683b      	ldr	r3, [r7, #0]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	0e9b      	lsrs	r3, r3, #26
 8001b04:	f003 031f 	and.w	r3, r3, #31
 8001b08:	e018      	b.n	8001b3c <HAL_ADC_ConfigChannel+0x1e4>
 8001b0a:	683b      	ldr	r3, [r7, #0]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b12:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001b16:	fa93 f3a3 	rbit	r3, r3
 8001b1a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8001b1e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001b22:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8001b26:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d101      	bne.n	8001b32 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8001b2e:	2320      	movs	r3, #32
 8001b30:	e004      	b.n	8001b3c <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8001b32:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001b36:	fab3 f383 	clz	r3, r3
 8001b3a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001b3c:	429a      	cmp	r2, r3
 8001b3e:	d106      	bne.n	8001b4e <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	2200      	movs	r2, #0
 8001b46:	2100      	movs	r1, #0
 8001b48:	4618      	mov	r0, r3
 8001b4a:	f7ff f993 	bl	8000e74 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	2101      	movs	r1, #1
 8001b54:	4618      	mov	r0, r3
 8001b56:	f7ff f977 	bl	8000e48 <LL_ADC_GetOffsetChannel>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d10a      	bne.n	8001b7a <HAL_ADC_ConfigChannel+0x222>
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	2101      	movs	r1, #1
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	f7ff f96c 	bl	8000e48 <LL_ADC_GetOffsetChannel>
 8001b70:	4603      	mov	r3, r0
 8001b72:	0e9b      	lsrs	r3, r3, #26
 8001b74:	f003 021f 	and.w	r2, r3, #31
 8001b78:	e01e      	b.n	8001bb8 <HAL_ADC_ConfigChannel+0x260>
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	2101      	movs	r1, #1
 8001b80:	4618      	mov	r0, r3
 8001b82:	f7ff f961 	bl	8000e48 <LL_ADC_GetOffsetChannel>
 8001b86:	4603      	mov	r3, r0
 8001b88:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b8c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001b90:	fa93 f3a3 	rbit	r3, r3
 8001b94:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8001b98:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001b9c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8001ba0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d101      	bne.n	8001bac <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8001ba8:	2320      	movs	r3, #32
 8001baa:	e004      	b.n	8001bb6 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8001bac:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001bb0:	fab3 f383 	clz	r3, r3
 8001bb4:	b2db      	uxtb	r3, r3
 8001bb6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d105      	bne.n	8001bd0 <HAL_ADC_ConfigChannel+0x278>
 8001bc4:	683b      	ldr	r3, [r7, #0]
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	0e9b      	lsrs	r3, r3, #26
 8001bca:	f003 031f 	and.w	r3, r3, #31
 8001bce:	e018      	b.n	8001c02 <HAL_ADC_ConfigChannel+0x2aa>
 8001bd0:	683b      	ldr	r3, [r7, #0]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bd8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001bdc:	fa93 f3a3 	rbit	r3, r3
 8001be0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8001be4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001be8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8001bec:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d101      	bne.n	8001bf8 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8001bf4:	2320      	movs	r3, #32
 8001bf6:	e004      	b.n	8001c02 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8001bf8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001bfc:	fab3 f383 	clz	r3, r3
 8001c00:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001c02:	429a      	cmp	r2, r3
 8001c04:	d106      	bne.n	8001c14 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	2101      	movs	r1, #1
 8001c0e:	4618      	mov	r0, r3
 8001c10:	f7ff f930 	bl	8000e74 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	2102      	movs	r1, #2
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	f7ff f914 	bl	8000e48 <LL_ADC_GetOffsetChannel>
 8001c20:	4603      	mov	r3, r0
 8001c22:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d10a      	bne.n	8001c40 <HAL_ADC_ConfigChannel+0x2e8>
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	2102      	movs	r1, #2
 8001c30:	4618      	mov	r0, r3
 8001c32:	f7ff f909 	bl	8000e48 <LL_ADC_GetOffsetChannel>
 8001c36:	4603      	mov	r3, r0
 8001c38:	0e9b      	lsrs	r3, r3, #26
 8001c3a:	f003 021f 	and.w	r2, r3, #31
 8001c3e:	e01e      	b.n	8001c7e <HAL_ADC_ConfigChannel+0x326>
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	2102      	movs	r1, #2
 8001c46:	4618      	mov	r0, r3
 8001c48:	f7ff f8fe 	bl	8000e48 <LL_ADC_GetOffsetChannel>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c52:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001c56:	fa93 f3a3 	rbit	r3, r3
 8001c5a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8001c5e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001c62:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8001c66:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d101      	bne.n	8001c72 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8001c6e:	2320      	movs	r3, #32
 8001c70:	e004      	b.n	8001c7c <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8001c72:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001c76:	fab3 f383 	clz	r3, r3
 8001c7a:	b2db      	uxtb	r3, r3
 8001c7c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001c7e:	683b      	ldr	r3, [r7, #0]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d105      	bne.n	8001c96 <HAL_ADC_ConfigChannel+0x33e>
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	0e9b      	lsrs	r3, r3, #26
 8001c90:	f003 031f 	and.w	r3, r3, #31
 8001c94:	e016      	b.n	8001cc4 <HAL_ADC_ConfigChannel+0x36c>
 8001c96:	683b      	ldr	r3, [r7, #0]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c9e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001ca2:	fa93 f3a3 	rbit	r3, r3
 8001ca6:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8001ca8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001caa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8001cae:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d101      	bne.n	8001cba <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8001cb6:	2320      	movs	r3, #32
 8001cb8:	e004      	b.n	8001cc4 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8001cba:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001cbe:	fab3 f383 	clz	r3, r3
 8001cc2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001cc4:	429a      	cmp	r2, r3
 8001cc6:	d106      	bne.n	8001cd6 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	2200      	movs	r2, #0
 8001cce:	2102      	movs	r1, #2
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	f7ff f8cf 	bl	8000e74 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	2103      	movs	r1, #3
 8001cdc:	4618      	mov	r0, r3
 8001cde:	f7ff f8b3 	bl	8000e48 <LL_ADC_GetOffsetChannel>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d10a      	bne.n	8001d02 <HAL_ADC_ConfigChannel+0x3aa>
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	2103      	movs	r1, #3
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	f7ff f8a8 	bl	8000e48 <LL_ADC_GetOffsetChannel>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	0e9b      	lsrs	r3, r3, #26
 8001cfc:	f003 021f 	and.w	r2, r3, #31
 8001d00:	e017      	b.n	8001d32 <HAL_ADC_ConfigChannel+0x3da>
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	2103      	movs	r1, #3
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f7ff f89d 	bl	8000e48 <LL_ADC_GetOffsetChannel>
 8001d0e:	4603      	mov	r3, r0
 8001d10:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d12:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001d14:	fa93 f3a3 	rbit	r3, r3
 8001d18:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8001d1a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001d1c:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8001d1e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d101      	bne.n	8001d28 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8001d24:	2320      	movs	r3, #32
 8001d26:	e003      	b.n	8001d30 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8001d28:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001d2a:	fab3 f383 	clz	r3, r3
 8001d2e:	b2db      	uxtb	r3, r3
 8001d30:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d105      	bne.n	8001d4a <HAL_ADC_ConfigChannel+0x3f2>
 8001d3e:	683b      	ldr	r3, [r7, #0]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	0e9b      	lsrs	r3, r3, #26
 8001d44:	f003 031f 	and.w	r3, r3, #31
 8001d48:	e011      	b.n	8001d6e <HAL_ADC_ConfigChannel+0x416>
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d50:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001d52:	fa93 f3a3 	rbit	r3, r3
 8001d56:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8001d58:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001d5a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8001d5c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d101      	bne.n	8001d66 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8001d62:	2320      	movs	r3, #32
 8001d64:	e003      	b.n	8001d6e <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8001d66:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001d68:	fab3 f383 	clz	r3, r3
 8001d6c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001d6e:	429a      	cmp	r2, r3
 8001d70:	d106      	bne.n	8001d80 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	2200      	movs	r2, #0
 8001d78:	2103      	movs	r1, #3
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	f7ff f87a 	bl	8000e74 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	4618      	mov	r0, r3
 8001d86:	f7ff f9e5 	bl	8001154 <LL_ADC_IsEnabled>
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	f040 813d 	bne.w	800200c <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	6818      	ldr	r0, [r3, #0]
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	6819      	ldr	r1, [r3, #0]
 8001d9a:	683b      	ldr	r3, [r7, #0]
 8001d9c:	68db      	ldr	r3, [r3, #12]
 8001d9e:	461a      	mov	r2, r3
 8001da0:	f7ff f936 	bl	8001010 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	68db      	ldr	r3, [r3, #12]
 8001da8:	4aa2      	ldr	r2, [pc, #648]	@ (8002034 <HAL_ADC_ConfigChannel+0x6dc>)
 8001daa:	4293      	cmp	r3, r2
 8001dac:	f040 812e 	bne.w	800200c <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d10b      	bne.n	8001dd8 <HAL_ADC_ConfigChannel+0x480>
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	0e9b      	lsrs	r3, r3, #26
 8001dc6:	3301      	adds	r3, #1
 8001dc8:	f003 031f 	and.w	r3, r3, #31
 8001dcc:	2b09      	cmp	r3, #9
 8001dce:	bf94      	ite	ls
 8001dd0:	2301      	movls	r3, #1
 8001dd2:	2300      	movhi	r3, #0
 8001dd4:	b2db      	uxtb	r3, r3
 8001dd6:	e019      	b.n	8001e0c <HAL_ADC_ConfigChannel+0x4b4>
 8001dd8:	683b      	ldr	r3, [r7, #0]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dde:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001de0:	fa93 f3a3 	rbit	r3, r3
 8001de4:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8001de6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001de8:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8001dea:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d101      	bne.n	8001df4 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8001df0:	2320      	movs	r3, #32
 8001df2:	e003      	b.n	8001dfc <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8001df4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001df6:	fab3 f383 	clz	r3, r3
 8001dfa:	b2db      	uxtb	r3, r3
 8001dfc:	3301      	adds	r3, #1
 8001dfe:	f003 031f 	and.w	r3, r3, #31
 8001e02:	2b09      	cmp	r3, #9
 8001e04:	bf94      	ite	ls
 8001e06:	2301      	movls	r3, #1
 8001e08:	2300      	movhi	r3, #0
 8001e0a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d079      	beq.n	8001f04 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d107      	bne.n	8001e2c <HAL_ADC_ConfigChannel+0x4d4>
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	0e9b      	lsrs	r3, r3, #26
 8001e22:	3301      	adds	r3, #1
 8001e24:	069b      	lsls	r3, r3, #26
 8001e26:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001e2a:	e015      	b.n	8001e58 <HAL_ADC_ConfigChannel+0x500>
 8001e2c:	683b      	ldr	r3, [r7, #0]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e32:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001e34:	fa93 f3a3 	rbit	r3, r3
 8001e38:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8001e3a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001e3c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8001e3e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d101      	bne.n	8001e48 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8001e44:	2320      	movs	r3, #32
 8001e46:	e003      	b.n	8001e50 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8001e48:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001e4a:	fab3 f383 	clz	r3, r3
 8001e4e:	b2db      	uxtb	r3, r3
 8001e50:	3301      	adds	r3, #1
 8001e52:	069b      	lsls	r3, r3, #26
 8001e54:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001e58:	683b      	ldr	r3, [r7, #0]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d109      	bne.n	8001e78 <HAL_ADC_ConfigChannel+0x520>
 8001e64:	683b      	ldr	r3, [r7, #0]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	0e9b      	lsrs	r3, r3, #26
 8001e6a:	3301      	adds	r3, #1
 8001e6c:	f003 031f 	and.w	r3, r3, #31
 8001e70:	2101      	movs	r1, #1
 8001e72:	fa01 f303 	lsl.w	r3, r1, r3
 8001e76:	e017      	b.n	8001ea8 <HAL_ADC_ConfigChannel+0x550>
 8001e78:	683b      	ldr	r3, [r7, #0]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e7e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001e80:	fa93 f3a3 	rbit	r3, r3
 8001e84:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8001e86:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001e88:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8001e8a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d101      	bne.n	8001e94 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8001e90:	2320      	movs	r3, #32
 8001e92:	e003      	b.n	8001e9c <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8001e94:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001e96:	fab3 f383 	clz	r3, r3
 8001e9a:	b2db      	uxtb	r3, r3
 8001e9c:	3301      	adds	r3, #1
 8001e9e:	f003 031f 	and.w	r3, r3, #31
 8001ea2:	2101      	movs	r1, #1
 8001ea4:	fa01 f303 	lsl.w	r3, r1, r3
 8001ea8:	ea42 0103 	orr.w	r1, r2, r3
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d10a      	bne.n	8001ece <HAL_ADC_ConfigChannel+0x576>
 8001eb8:	683b      	ldr	r3, [r7, #0]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	0e9b      	lsrs	r3, r3, #26
 8001ebe:	3301      	adds	r3, #1
 8001ec0:	f003 021f 	and.w	r2, r3, #31
 8001ec4:	4613      	mov	r3, r2
 8001ec6:	005b      	lsls	r3, r3, #1
 8001ec8:	4413      	add	r3, r2
 8001eca:	051b      	lsls	r3, r3, #20
 8001ecc:	e018      	b.n	8001f00 <HAL_ADC_ConfigChannel+0x5a8>
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ed4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001ed6:	fa93 f3a3 	rbit	r3, r3
 8001eda:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8001edc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001ede:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8001ee0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d101      	bne.n	8001eea <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8001ee6:	2320      	movs	r3, #32
 8001ee8:	e003      	b.n	8001ef2 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8001eea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001eec:	fab3 f383 	clz	r3, r3
 8001ef0:	b2db      	uxtb	r3, r3
 8001ef2:	3301      	adds	r3, #1
 8001ef4:	f003 021f 	and.w	r2, r3, #31
 8001ef8:	4613      	mov	r3, r2
 8001efa:	005b      	lsls	r3, r3, #1
 8001efc:	4413      	add	r3, r2
 8001efe:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001f00:	430b      	orrs	r3, r1
 8001f02:	e07e      	b.n	8002002 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d107      	bne.n	8001f20 <HAL_ADC_ConfigChannel+0x5c8>
 8001f10:	683b      	ldr	r3, [r7, #0]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	0e9b      	lsrs	r3, r3, #26
 8001f16:	3301      	adds	r3, #1
 8001f18:	069b      	lsls	r3, r3, #26
 8001f1a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001f1e:	e015      	b.n	8001f4c <HAL_ADC_ConfigChannel+0x5f4>
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f28:	fa93 f3a3 	rbit	r3, r3
 8001f2c:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8001f2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f30:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8001f32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d101      	bne.n	8001f3c <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8001f38:	2320      	movs	r3, #32
 8001f3a:	e003      	b.n	8001f44 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8001f3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f3e:	fab3 f383 	clz	r3, r3
 8001f42:	b2db      	uxtb	r3, r3
 8001f44:	3301      	adds	r3, #1
 8001f46:	069b      	lsls	r3, r3, #26
 8001f48:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d109      	bne.n	8001f6c <HAL_ADC_ConfigChannel+0x614>
 8001f58:	683b      	ldr	r3, [r7, #0]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	0e9b      	lsrs	r3, r3, #26
 8001f5e:	3301      	adds	r3, #1
 8001f60:	f003 031f 	and.w	r3, r3, #31
 8001f64:	2101      	movs	r1, #1
 8001f66:	fa01 f303 	lsl.w	r3, r1, r3
 8001f6a:	e017      	b.n	8001f9c <HAL_ADC_ConfigChannel+0x644>
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f72:	6a3b      	ldr	r3, [r7, #32]
 8001f74:	fa93 f3a3 	rbit	r3, r3
 8001f78:	61fb      	str	r3, [r7, #28]
  return result;
 8001f7a:	69fb      	ldr	r3, [r7, #28]
 8001f7c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8001f7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d101      	bne.n	8001f88 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8001f84:	2320      	movs	r3, #32
 8001f86:	e003      	b.n	8001f90 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8001f88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f8a:	fab3 f383 	clz	r3, r3
 8001f8e:	b2db      	uxtb	r3, r3
 8001f90:	3301      	adds	r3, #1
 8001f92:	f003 031f 	and.w	r3, r3, #31
 8001f96:	2101      	movs	r1, #1
 8001f98:	fa01 f303 	lsl.w	r3, r1, r3
 8001f9c:	ea42 0103 	orr.w	r1, r2, r3
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d10d      	bne.n	8001fc8 <HAL_ADC_ConfigChannel+0x670>
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	0e9b      	lsrs	r3, r3, #26
 8001fb2:	3301      	adds	r3, #1
 8001fb4:	f003 021f 	and.w	r2, r3, #31
 8001fb8:	4613      	mov	r3, r2
 8001fba:	005b      	lsls	r3, r3, #1
 8001fbc:	4413      	add	r3, r2
 8001fbe:	3b1e      	subs	r3, #30
 8001fc0:	051b      	lsls	r3, r3, #20
 8001fc2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001fc6:	e01b      	b.n	8002000 <HAL_ADC_ConfigChannel+0x6a8>
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fce:	697b      	ldr	r3, [r7, #20]
 8001fd0:	fa93 f3a3 	rbit	r3, r3
 8001fd4:	613b      	str	r3, [r7, #16]
  return result;
 8001fd6:	693b      	ldr	r3, [r7, #16]
 8001fd8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001fda:	69bb      	ldr	r3, [r7, #24]
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d101      	bne.n	8001fe4 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8001fe0:	2320      	movs	r3, #32
 8001fe2:	e003      	b.n	8001fec <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8001fe4:	69bb      	ldr	r3, [r7, #24]
 8001fe6:	fab3 f383 	clz	r3, r3
 8001fea:	b2db      	uxtb	r3, r3
 8001fec:	3301      	adds	r3, #1
 8001fee:	f003 021f 	and.w	r2, r3, #31
 8001ff2:	4613      	mov	r3, r2
 8001ff4:	005b      	lsls	r3, r3, #1
 8001ff6:	4413      	add	r3, r2
 8001ff8:	3b1e      	subs	r3, #30
 8001ffa:	051b      	lsls	r3, r3, #20
 8001ffc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002000:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002002:	683a      	ldr	r2, [r7, #0]
 8002004:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002006:	4619      	mov	r1, r3
 8002008:	f7fe ffd7 	bl	8000fba <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800200c:	683b      	ldr	r3, [r7, #0]
 800200e:	681a      	ldr	r2, [r3, #0]
 8002010:	4b09      	ldr	r3, [pc, #36]	@ (8002038 <HAL_ADC_ConfigChannel+0x6e0>)
 8002012:	4013      	ands	r3, r2
 8002014:	2b00      	cmp	r3, #0
 8002016:	f000 80be 	beq.w	8002196 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002022:	d004      	beq.n	800202e <HAL_ADC_ConfigChannel+0x6d6>
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	4a04      	ldr	r2, [pc, #16]	@ (800203c <HAL_ADC_ConfigChannel+0x6e4>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d10a      	bne.n	8002044 <HAL_ADC_ConfigChannel+0x6ec>
 800202e:	4b04      	ldr	r3, [pc, #16]	@ (8002040 <HAL_ADC_ConfigChannel+0x6e8>)
 8002030:	e009      	b.n	8002046 <HAL_ADC_ConfigChannel+0x6ee>
 8002032:	bf00      	nop
 8002034:	407f0000 	.word	0x407f0000
 8002038:	80080000 	.word	0x80080000
 800203c:	50000100 	.word	0x50000100
 8002040:	50000300 	.word	0x50000300
 8002044:	4b59      	ldr	r3, [pc, #356]	@ (80021ac <HAL_ADC_ConfigChannel+0x854>)
 8002046:	4618      	mov	r0, r3
 8002048:	f7fe fecc 	bl	8000de4 <LL_ADC_GetCommonPathInternalCh>
 800204c:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	4a56      	ldr	r2, [pc, #344]	@ (80021b0 <HAL_ADC_ConfigChannel+0x858>)
 8002056:	4293      	cmp	r3, r2
 8002058:	d004      	beq.n	8002064 <HAL_ADC_ConfigChannel+0x70c>
 800205a:	683b      	ldr	r3, [r7, #0]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	4a55      	ldr	r2, [pc, #340]	@ (80021b4 <HAL_ADC_ConfigChannel+0x85c>)
 8002060:	4293      	cmp	r3, r2
 8002062:	d13a      	bne.n	80020da <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002064:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002068:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800206c:	2b00      	cmp	r3, #0
 800206e:	d134      	bne.n	80020da <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002078:	d005      	beq.n	8002086 <HAL_ADC_ConfigChannel+0x72e>
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	4a4e      	ldr	r2, [pc, #312]	@ (80021b8 <HAL_ADC_ConfigChannel+0x860>)
 8002080:	4293      	cmp	r3, r2
 8002082:	f040 8085 	bne.w	8002190 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800208e:	d004      	beq.n	800209a <HAL_ADC_ConfigChannel+0x742>
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	4a49      	ldr	r2, [pc, #292]	@ (80021bc <HAL_ADC_ConfigChannel+0x864>)
 8002096:	4293      	cmp	r3, r2
 8002098:	d101      	bne.n	800209e <HAL_ADC_ConfigChannel+0x746>
 800209a:	4a49      	ldr	r2, [pc, #292]	@ (80021c0 <HAL_ADC_ConfigChannel+0x868>)
 800209c:	e000      	b.n	80020a0 <HAL_ADC_ConfigChannel+0x748>
 800209e:	4a43      	ldr	r2, [pc, #268]	@ (80021ac <HAL_ADC_ConfigChannel+0x854>)
 80020a0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80020a4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80020a8:	4619      	mov	r1, r3
 80020aa:	4610      	mov	r0, r2
 80020ac:	f7fe fe87 	bl	8000dbe <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80020b0:	4b44      	ldr	r3, [pc, #272]	@ (80021c4 <HAL_ADC_ConfigChannel+0x86c>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	099b      	lsrs	r3, r3, #6
 80020b6:	4a44      	ldr	r2, [pc, #272]	@ (80021c8 <HAL_ADC_ConfigChannel+0x870>)
 80020b8:	fba2 2303 	umull	r2, r3, r2, r3
 80020bc:	099b      	lsrs	r3, r3, #6
 80020be:	1c5a      	adds	r2, r3, #1
 80020c0:	4613      	mov	r3, r2
 80020c2:	005b      	lsls	r3, r3, #1
 80020c4:	4413      	add	r3, r2
 80020c6:	009b      	lsls	r3, r3, #2
 80020c8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80020ca:	e002      	b.n	80020d2 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	3b01      	subs	r3, #1
 80020d0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d1f9      	bne.n	80020cc <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80020d8:	e05a      	b.n	8002190 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	4a3b      	ldr	r2, [pc, #236]	@ (80021cc <HAL_ADC_ConfigChannel+0x874>)
 80020e0:	4293      	cmp	r3, r2
 80020e2:	d125      	bne.n	8002130 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80020e4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80020e8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d11f      	bne.n	8002130 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	4a31      	ldr	r2, [pc, #196]	@ (80021bc <HAL_ADC_ConfigChannel+0x864>)
 80020f6:	4293      	cmp	r3, r2
 80020f8:	d104      	bne.n	8002104 <HAL_ADC_ConfigChannel+0x7ac>
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	4a34      	ldr	r2, [pc, #208]	@ (80021d0 <HAL_ADC_ConfigChannel+0x878>)
 8002100:	4293      	cmp	r3, r2
 8002102:	d047      	beq.n	8002194 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800210c:	d004      	beq.n	8002118 <HAL_ADC_ConfigChannel+0x7c0>
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	4a2a      	ldr	r2, [pc, #168]	@ (80021bc <HAL_ADC_ConfigChannel+0x864>)
 8002114:	4293      	cmp	r3, r2
 8002116:	d101      	bne.n	800211c <HAL_ADC_ConfigChannel+0x7c4>
 8002118:	4a29      	ldr	r2, [pc, #164]	@ (80021c0 <HAL_ADC_ConfigChannel+0x868>)
 800211a:	e000      	b.n	800211e <HAL_ADC_ConfigChannel+0x7c6>
 800211c:	4a23      	ldr	r2, [pc, #140]	@ (80021ac <HAL_ADC_ConfigChannel+0x854>)
 800211e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002122:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002126:	4619      	mov	r1, r3
 8002128:	4610      	mov	r0, r2
 800212a:	f7fe fe48 	bl	8000dbe <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800212e:	e031      	b.n	8002194 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4a27      	ldr	r2, [pc, #156]	@ (80021d4 <HAL_ADC_ConfigChannel+0x87c>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d12d      	bne.n	8002196 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800213a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800213e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002142:	2b00      	cmp	r3, #0
 8002144:	d127      	bne.n	8002196 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	4a1c      	ldr	r2, [pc, #112]	@ (80021bc <HAL_ADC_ConfigChannel+0x864>)
 800214c:	4293      	cmp	r3, r2
 800214e:	d022      	beq.n	8002196 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002158:	d004      	beq.n	8002164 <HAL_ADC_ConfigChannel+0x80c>
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	4a17      	ldr	r2, [pc, #92]	@ (80021bc <HAL_ADC_ConfigChannel+0x864>)
 8002160:	4293      	cmp	r3, r2
 8002162:	d101      	bne.n	8002168 <HAL_ADC_ConfigChannel+0x810>
 8002164:	4a16      	ldr	r2, [pc, #88]	@ (80021c0 <HAL_ADC_ConfigChannel+0x868>)
 8002166:	e000      	b.n	800216a <HAL_ADC_ConfigChannel+0x812>
 8002168:	4a10      	ldr	r2, [pc, #64]	@ (80021ac <HAL_ADC_ConfigChannel+0x854>)
 800216a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800216e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002172:	4619      	mov	r1, r3
 8002174:	4610      	mov	r0, r2
 8002176:	f7fe fe22 	bl	8000dbe <LL_ADC_SetCommonPathInternalCh>
 800217a:	e00c      	b.n	8002196 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002180:	f043 0220 	orr.w	r2, r3, #32
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002188:	2301      	movs	r3, #1
 800218a:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800218e:	e002      	b.n	8002196 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002190:	bf00      	nop
 8002192:	e000      	b.n	8002196 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002194:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	2200      	movs	r2, #0
 800219a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800219e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80021a2:	4618      	mov	r0, r3
 80021a4:	37d8      	adds	r7, #216	@ 0xd8
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bd80      	pop	{r7, pc}
 80021aa:	bf00      	nop
 80021ac:	50000700 	.word	0x50000700
 80021b0:	c3210000 	.word	0xc3210000
 80021b4:	90c00010 	.word	0x90c00010
 80021b8:	50000600 	.word	0x50000600
 80021bc:	50000100 	.word	0x50000100
 80021c0:	50000300 	.word	0x50000300
 80021c4:	20000000 	.word	0x20000000
 80021c8:	053e2d63 	.word	0x053e2d63
 80021cc:	c7520000 	.word	0xc7520000
 80021d0:	50000500 	.word	0x50000500
 80021d4:	cb840000 	.word	0xcb840000

080021d8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b084      	sub	sp, #16
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80021e0:	2300      	movs	r3, #0
 80021e2:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	4618      	mov	r0, r3
 80021ea:	f7fe ffb3 	bl	8001154 <LL_ADC_IsEnabled>
 80021ee:	4603      	mov	r3, r0
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d176      	bne.n	80022e2 <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	689a      	ldr	r2, [r3, #8]
 80021fa:	4b3c      	ldr	r3, [pc, #240]	@ (80022ec <ADC_Enable+0x114>)
 80021fc:	4013      	ands	r3, r2
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d00d      	beq.n	800221e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002206:	f043 0210 	orr.w	r2, r3, #16
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002212:	f043 0201 	orr.w	r2, r3, #1
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800221a:	2301      	movs	r3, #1
 800221c:	e062      	b.n	80022e4 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	4618      	mov	r0, r3
 8002224:	f7fe ff82 	bl	800112c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002230:	d004      	beq.n	800223c <ADC_Enable+0x64>
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	4a2e      	ldr	r2, [pc, #184]	@ (80022f0 <ADC_Enable+0x118>)
 8002238:	4293      	cmp	r3, r2
 800223a:	d101      	bne.n	8002240 <ADC_Enable+0x68>
 800223c:	4b2d      	ldr	r3, [pc, #180]	@ (80022f4 <ADC_Enable+0x11c>)
 800223e:	e000      	b.n	8002242 <ADC_Enable+0x6a>
 8002240:	4b2d      	ldr	r3, [pc, #180]	@ (80022f8 <ADC_Enable+0x120>)
 8002242:	4618      	mov	r0, r3
 8002244:	f7fe fdce 	bl	8000de4 <LL_ADC_GetCommonPathInternalCh>
 8002248:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800224a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800224e:	2b00      	cmp	r3, #0
 8002250:	d013      	beq.n	800227a <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002252:	4b2a      	ldr	r3, [pc, #168]	@ (80022fc <ADC_Enable+0x124>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	099b      	lsrs	r3, r3, #6
 8002258:	4a29      	ldr	r2, [pc, #164]	@ (8002300 <ADC_Enable+0x128>)
 800225a:	fba2 2303 	umull	r2, r3, r2, r3
 800225e:	099b      	lsrs	r3, r3, #6
 8002260:	1c5a      	adds	r2, r3, #1
 8002262:	4613      	mov	r3, r2
 8002264:	005b      	lsls	r3, r3, #1
 8002266:	4413      	add	r3, r2
 8002268:	009b      	lsls	r3, r3, #2
 800226a:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800226c:	e002      	b.n	8002274 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 800226e:	68bb      	ldr	r3, [r7, #8]
 8002270:	3b01      	subs	r3, #1
 8002272:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002274:	68bb      	ldr	r3, [r7, #8]
 8002276:	2b00      	cmp	r3, #0
 8002278:	d1f9      	bne.n	800226e <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800227a:	f7fe fd81 	bl	8000d80 <HAL_GetTick>
 800227e:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002280:	e028      	b.n	80022d4 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	4618      	mov	r0, r3
 8002288:	f7fe ff64 	bl	8001154 <LL_ADC_IsEnabled>
 800228c:	4603      	mov	r3, r0
 800228e:	2b00      	cmp	r3, #0
 8002290:	d104      	bne.n	800229c <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	4618      	mov	r0, r3
 8002298:	f7fe ff48 	bl	800112c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800229c:	f7fe fd70 	bl	8000d80 <HAL_GetTick>
 80022a0:	4602      	mov	r2, r0
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	1ad3      	subs	r3, r2, r3
 80022a6:	2b02      	cmp	r3, #2
 80022a8:	d914      	bls.n	80022d4 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f003 0301 	and.w	r3, r3, #1
 80022b4:	2b01      	cmp	r3, #1
 80022b6:	d00d      	beq.n	80022d4 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022bc:	f043 0210 	orr.w	r2, r3, #16
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022c8:	f043 0201 	orr.w	r2, r3, #1
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80022d0:	2301      	movs	r3, #1
 80022d2:	e007      	b.n	80022e4 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f003 0301 	and.w	r3, r3, #1
 80022de:	2b01      	cmp	r3, #1
 80022e0:	d1cf      	bne.n	8002282 <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80022e2:	2300      	movs	r3, #0
}
 80022e4:	4618      	mov	r0, r3
 80022e6:	3710      	adds	r7, #16
 80022e8:	46bd      	mov	sp, r7
 80022ea:	bd80      	pop	{r7, pc}
 80022ec:	8000003f 	.word	0x8000003f
 80022f0:	50000100 	.word	0x50000100
 80022f4:	50000300 	.word	0x50000300
 80022f8:	50000700 	.word	0x50000700
 80022fc:	20000000 	.word	0x20000000
 8002300:	053e2d63 	.word	0x053e2d63

08002304 <LL_ADC_IsEnabled>:
{
 8002304:	b480      	push	{r7}
 8002306:	b083      	sub	sp, #12
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	689b      	ldr	r3, [r3, #8]
 8002310:	f003 0301 	and.w	r3, r3, #1
 8002314:	2b01      	cmp	r3, #1
 8002316:	d101      	bne.n	800231c <LL_ADC_IsEnabled+0x18>
 8002318:	2301      	movs	r3, #1
 800231a:	e000      	b.n	800231e <LL_ADC_IsEnabled+0x1a>
 800231c:	2300      	movs	r3, #0
}
 800231e:	4618      	mov	r0, r3
 8002320:	370c      	adds	r7, #12
 8002322:	46bd      	mov	sp, r7
 8002324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002328:	4770      	bx	lr

0800232a <LL_ADC_REG_IsConversionOngoing>:
{
 800232a:	b480      	push	{r7}
 800232c:	b083      	sub	sp, #12
 800232e:	af00      	add	r7, sp, #0
 8002330:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	689b      	ldr	r3, [r3, #8]
 8002336:	f003 0304 	and.w	r3, r3, #4
 800233a:	2b04      	cmp	r3, #4
 800233c:	d101      	bne.n	8002342 <LL_ADC_REG_IsConversionOngoing+0x18>
 800233e:	2301      	movs	r3, #1
 8002340:	e000      	b.n	8002344 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002342:	2300      	movs	r3, #0
}
 8002344:	4618      	mov	r0, r3
 8002346:	370c      	adds	r7, #12
 8002348:	46bd      	mov	sp, r7
 800234a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234e:	4770      	bx	lr

08002350 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8002350:	b590      	push	{r4, r7, lr}
 8002352:	b0a1      	sub	sp, #132	@ 0x84
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
 8002358:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800235a:	2300      	movs	r3, #0
 800235c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002366:	2b01      	cmp	r3, #1
 8002368:	d101      	bne.n	800236e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800236a:	2302      	movs	r3, #2
 800236c:	e0e7      	b.n	800253e <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	2201      	movs	r2, #1
 8002372:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8002376:	2300      	movs	r3, #0
 8002378:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800237a:	2300      	movs	r3, #0
 800237c:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002386:	d102      	bne.n	800238e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002388:	4b6f      	ldr	r3, [pc, #444]	@ (8002548 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800238a:	60bb      	str	r3, [r7, #8]
 800238c:	e009      	b.n	80023a2 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	4a6e      	ldr	r2, [pc, #440]	@ (800254c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8002394:	4293      	cmp	r3, r2
 8002396:	d102      	bne.n	800239e <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8002398:	4b6d      	ldr	r3, [pc, #436]	@ (8002550 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800239a:	60bb      	str	r3, [r7, #8]
 800239c:	e001      	b.n	80023a2 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800239e:	2300      	movs	r3, #0
 80023a0:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80023a2:	68bb      	ldr	r3, [r7, #8]
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d10b      	bne.n	80023c0 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023ac:	f043 0220 	orr.w	r2, r3, #32
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	2200      	movs	r2, #0
 80023b8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 80023bc:	2301      	movs	r3, #1
 80023be:	e0be      	b.n	800253e <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80023c0:	68bb      	ldr	r3, [r7, #8]
 80023c2:	4618      	mov	r0, r3
 80023c4:	f7ff ffb1 	bl	800232a <LL_ADC_REG_IsConversionOngoing>
 80023c8:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	4618      	mov	r0, r3
 80023d0:	f7ff ffab 	bl	800232a <LL_ADC_REG_IsConversionOngoing>
 80023d4:	4603      	mov	r3, r0
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	f040 80a0 	bne.w	800251c <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80023dc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80023de:	2b00      	cmp	r3, #0
 80023e0:	f040 809c 	bne.w	800251c <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80023ec:	d004      	beq.n	80023f8 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	4a55      	ldr	r2, [pc, #340]	@ (8002548 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80023f4:	4293      	cmp	r3, r2
 80023f6:	d101      	bne.n	80023fc <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80023f8:	4b56      	ldr	r3, [pc, #344]	@ (8002554 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 80023fa:	e000      	b.n	80023fe <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80023fc:	4b56      	ldr	r3, [pc, #344]	@ (8002558 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 80023fe:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	2b00      	cmp	r3, #0
 8002406:	d04b      	beq.n	80024a0 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002408:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800240a:	689b      	ldr	r3, [r3, #8]
 800240c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	6859      	ldr	r1, [r3, #4]
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800241a:	035b      	lsls	r3, r3, #13
 800241c:	430b      	orrs	r3, r1
 800241e:	431a      	orrs	r2, r3
 8002420:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002422:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800242c:	d004      	beq.n	8002438 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	4a45      	ldr	r2, [pc, #276]	@ (8002548 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002434:	4293      	cmp	r3, r2
 8002436:	d10f      	bne.n	8002458 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8002438:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800243c:	f7ff ff62 	bl	8002304 <LL_ADC_IsEnabled>
 8002440:	4604      	mov	r4, r0
 8002442:	4841      	ldr	r0, [pc, #260]	@ (8002548 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8002444:	f7ff ff5e 	bl	8002304 <LL_ADC_IsEnabled>
 8002448:	4603      	mov	r3, r0
 800244a:	4323      	orrs	r3, r4
 800244c:	2b00      	cmp	r3, #0
 800244e:	bf0c      	ite	eq
 8002450:	2301      	moveq	r3, #1
 8002452:	2300      	movne	r3, #0
 8002454:	b2db      	uxtb	r3, r3
 8002456:	e012      	b.n	800247e <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8002458:	483c      	ldr	r0, [pc, #240]	@ (800254c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800245a:	f7ff ff53 	bl	8002304 <LL_ADC_IsEnabled>
 800245e:	4604      	mov	r4, r0
 8002460:	483b      	ldr	r0, [pc, #236]	@ (8002550 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8002462:	f7ff ff4f 	bl	8002304 <LL_ADC_IsEnabled>
 8002466:	4603      	mov	r3, r0
 8002468:	431c      	orrs	r4, r3
 800246a:	483c      	ldr	r0, [pc, #240]	@ (800255c <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800246c:	f7ff ff4a 	bl	8002304 <LL_ADC_IsEnabled>
 8002470:	4603      	mov	r3, r0
 8002472:	4323      	orrs	r3, r4
 8002474:	2b00      	cmp	r3, #0
 8002476:	bf0c      	ite	eq
 8002478:	2301      	moveq	r3, #1
 800247a:	2300      	movne	r3, #0
 800247c:	b2db      	uxtb	r3, r3
 800247e:	2b00      	cmp	r3, #0
 8002480:	d056      	beq.n	8002530 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002482:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002484:	689b      	ldr	r3, [r3, #8]
 8002486:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800248a:	f023 030f 	bic.w	r3, r3, #15
 800248e:	683a      	ldr	r2, [r7, #0]
 8002490:	6811      	ldr	r1, [r2, #0]
 8002492:	683a      	ldr	r2, [r7, #0]
 8002494:	6892      	ldr	r2, [r2, #8]
 8002496:	430a      	orrs	r2, r1
 8002498:	431a      	orrs	r2, r3
 800249a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800249c:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800249e:	e047      	b.n	8002530 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80024a0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80024a2:	689b      	ldr	r3, [r3, #8]
 80024a4:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80024a8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80024aa:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80024b4:	d004      	beq.n	80024c0 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	4a23      	ldr	r2, [pc, #140]	@ (8002548 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80024bc:	4293      	cmp	r3, r2
 80024be:	d10f      	bne.n	80024e0 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 80024c0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80024c4:	f7ff ff1e 	bl	8002304 <LL_ADC_IsEnabled>
 80024c8:	4604      	mov	r4, r0
 80024ca:	481f      	ldr	r0, [pc, #124]	@ (8002548 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80024cc:	f7ff ff1a 	bl	8002304 <LL_ADC_IsEnabled>
 80024d0:	4603      	mov	r3, r0
 80024d2:	4323      	orrs	r3, r4
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	bf0c      	ite	eq
 80024d8:	2301      	moveq	r3, #1
 80024da:	2300      	movne	r3, #0
 80024dc:	b2db      	uxtb	r3, r3
 80024de:	e012      	b.n	8002506 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 80024e0:	481a      	ldr	r0, [pc, #104]	@ (800254c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80024e2:	f7ff ff0f 	bl	8002304 <LL_ADC_IsEnabled>
 80024e6:	4604      	mov	r4, r0
 80024e8:	4819      	ldr	r0, [pc, #100]	@ (8002550 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80024ea:	f7ff ff0b 	bl	8002304 <LL_ADC_IsEnabled>
 80024ee:	4603      	mov	r3, r0
 80024f0:	431c      	orrs	r4, r3
 80024f2:	481a      	ldr	r0, [pc, #104]	@ (800255c <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80024f4:	f7ff ff06 	bl	8002304 <LL_ADC_IsEnabled>
 80024f8:	4603      	mov	r3, r0
 80024fa:	4323      	orrs	r3, r4
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	bf0c      	ite	eq
 8002500:	2301      	moveq	r3, #1
 8002502:	2300      	movne	r3, #0
 8002504:	b2db      	uxtb	r3, r3
 8002506:	2b00      	cmp	r3, #0
 8002508:	d012      	beq.n	8002530 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800250a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800250c:	689b      	ldr	r3, [r3, #8]
 800250e:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002512:	f023 030f 	bic.w	r3, r3, #15
 8002516:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8002518:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800251a:	e009      	b.n	8002530 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002520:	f043 0220 	orr.w	r2, r3, #32
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002528:	2301      	movs	r3, #1
 800252a:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800252e:	e000      	b.n	8002532 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002530:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	2200      	movs	r2, #0
 8002536:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800253a:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800253e:	4618      	mov	r0, r3
 8002540:	3784      	adds	r7, #132	@ 0x84
 8002542:	46bd      	mov	sp, r7
 8002544:	bd90      	pop	{r4, r7, pc}
 8002546:	bf00      	nop
 8002548:	50000100 	.word	0x50000100
 800254c:	50000400 	.word	0x50000400
 8002550:	50000500 	.word	0x50000500
 8002554:	50000300 	.word	0x50000300
 8002558:	50000700 	.word	0x50000700
 800255c:	50000600 	.word	0x50000600

08002560 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002560:	b480      	push	{r7}
 8002562:	b085      	sub	sp, #20
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	f003 0307 	and.w	r3, r3, #7
 800256e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002570:	4b0c      	ldr	r3, [pc, #48]	@ (80025a4 <__NVIC_SetPriorityGrouping+0x44>)
 8002572:	68db      	ldr	r3, [r3, #12]
 8002574:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002576:	68ba      	ldr	r2, [r7, #8]
 8002578:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800257c:	4013      	ands	r3, r2
 800257e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002584:	68bb      	ldr	r3, [r7, #8]
 8002586:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002588:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800258c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002590:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002592:	4a04      	ldr	r2, [pc, #16]	@ (80025a4 <__NVIC_SetPriorityGrouping+0x44>)
 8002594:	68bb      	ldr	r3, [r7, #8]
 8002596:	60d3      	str	r3, [r2, #12]
}
 8002598:	bf00      	nop
 800259a:	3714      	adds	r7, #20
 800259c:	46bd      	mov	sp, r7
 800259e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a2:	4770      	bx	lr
 80025a4:	e000ed00 	.word	0xe000ed00

080025a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80025a8:	b480      	push	{r7}
 80025aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025ac:	4b04      	ldr	r3, [pc, #16]	@ (80025c0 <__NVIC_GetPriorityGrouping+0x18>)
 80025ae:	68db      	ldr	r3, [r3, #12]
 80025b0:	0a1b      	lsrs	r3, r3, #8
 80025b2:	f003 0307 	and.w	r3, r3, #7
}
 80025b6:	4618      	mov	r0, r3
 80025b8:	46bd      	mov	sp, r7
 80025ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025be:	4770      	bx	lr
 80025c0:	e000ed00 	.word	0xe000ed00

080025c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025c4:	b480      	push	{r7}
 80025c6:	b083      	sub	sp, #12
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	4603      	mov	r3, r0
 80025cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	db0b      	blt.n	80025ee <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025d6:	79fb      	ldrb	r3, [r7, #7]
 80025d8:	f003 021f 	and.w	r2, r3, #31
 80025dc:	4907      	ldr	r1, [pc, #28]	@ (80025fc <__NVIC_EnableIRQ+0x38>)
 80025de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025e2:	095b      	lsrs	r3, r3, #5
 80025e4:	2001      	movs	r0, #1
 80025e6:	fa00 f202 	lsl.w	r2, r0, r2
 80025ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80025ee:	bf00      	nop
 80025f0:	370c      	adds	r7, #12
 80025f2:	46bd      	mov	sp, r7
 80025f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f8:	4770      	bx	lr
 80025fa:	bf00      	nop
 80025fc:	e000e100 	.word	0xe000e100

08002600 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002600:	b480      	push	{r7}
 8002602:	b083      	sub	sp, #12
 8002604:	af00      	add	r7, sp, #0
 8002606:	4603      	mov	r3, r0
 8002608:	6039      	str	r1, [r7, #0]
 800260a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800260c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002610:	2b00      	cmp	r3, #0
 8002612:	db0a      	blt.n	800262a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002614:	683b      	ldr	r3, [r7, #0]
 8002616:	b2da      	uxtb	r2, r3
 8002618:	490c      	ldr	r1, [pc, #48]	@ (800264c <__NVIC_SetPriority+0x4c>)
 800261a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800261e:	0112      	lsls	r2, r2, #4
 8002620:	b2d2      	uxtb	r2, r2
 8002622:	440b      	add	r3, r1
 8002624:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002628:	e00a      	b.n	8002640 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	b2da      	uxtb	r2, r3
 800262e:	4908      	ldr	r1, [pc, #32]	@ (8002650 <__NVIC_SetPriority+0x50>)
 8002630:	79fb      	ldrb	r3, [r7, #7]
 8002632:	f003 030f 	and.w	r3, r3, #15
 8002636:	3b04      	subs	r3, #4
 8002638:	0112      	lsls	r2, r2, #4
 800263a:	b2d2      	uxtb	r2, r2
 800263c:	440b      	add	r3, r1
 800263e:	761a      	strb	r2, [r3, #24]
}
 8002640:	bf00      	nop
 8002642:	370c      	adds	r7, #12
 8002644:	46bd      	mov	sp, r7
 8002646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264a:	4770      	bx	lr
 800264c:	e000e100 	.word	0xe000e100
 8002650:	e000ed00 	.word	0xe000ed00

08002654 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002654:	b480      	push	{r7}
 8002656:	b089      	sub	sp, #36	@ 0x24
 8002658:	af00      	add	r7, sp, #0
 800265a:	60f8      	str	r0, [r7, #12]
 800265c:	60b9      	str	r1, [r7, #8]
 800265e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	f003 0307 	and.w	r3, r3, #7
 8002666:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002668:	69fb      	ldr	r3, [r7, #28]
 800266a:	f1c3 0307 	rsb	r3, r3, #7
 800266e:	2b04      	cmp	r3, #4
 8002670:	bf28      	it	cs
 8002672:	2304      	movcs	r3, #4
 8002674:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002676:	69fb      	ldr	r3, [r7, #28]
 8002678:	3304      	adds	r3, #4
 800267a:	2b06      	cmp	r3, #6
 800267c:	d902      	bls.n	8002684 <NVIC_EncodePriority+0x30>
 800267e:	69fb      	ldr	r3, [r7, #28]
 8002680:	3b03      	subs	r3, #3
 8002682:	e000      	b.n	8002686 <NVIC_EncodePriority+0x32>
 8002684:	2300      	movs	r3, #0
 8002686:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002688:	f04f 32ff 	mov.w	r2, #4294967295
 800268c:	69bb      	ldr	r3, [r7, #24]
 800268e:	fa02 f303 	lsl.w	r3, r2, r3
 8002692:	43da      	mvns	r2, r3
 8002694:	68bb      	ldr	r3, [r7, #8]
 8002696:	401a      	ands	r2, r3
 8002698:	697b      	ldr	r3, [r7, #20]
 800269a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800269c:	f04f 31ff 	mov.w	r1, #4294967295
 80026a0:	697b      	ldr	r3, [r7, #20]
 80026a2:	fa01 f303 	lsl.w	r3, r1, r3
 80026a6:	43d9      	mvns	r1, r3
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026ac:	4313      	orrs	r3, r2
         );
}
 80026ae:	4618      	mov	r0, r3
 80026b0:	3724      	adds	r7, #36	@ 0x24
 80026b2:	46bd      	mov	sp, r7
 80026b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b8:	4770      	bx	lr
	...

080026bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b082      	sub	sp, #8
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	3b01      	subs	r3, #1
 80026c8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80026cc:	d301      	bcc.n	80026d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80026ce:	2301      	movs	r3, #1
 80026d0:	e00f      	b.n	80026f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80026d2:	4a0a      	ldr	r2, [pc, #40]	@ (80026fc <SysTick_Config+0x40>)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	3b01      	subs	r3, #1
 80026d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80026da:	210f      	movs	r1, #15
 80026dc:	f04f 30ff 	mov.w	r0, #4294967295
 80026e0:	f7ff ff8e 	bl	8002600 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80026e4:	4b05      	ldr	r3, [pc, #20]	@ (80026fc <SysTick_Config+0x40>)
 80026e6:	2200      	movs	r2, #0
 80026e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80026ea:	4b04      	ldr	r3, [pc, #16]	@ (80026fc <SysTick_Config+0x40>)
 80026ec:	2207      	movs	r2, #7
 80026ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80026f0:	2300      	movs	r3, #0
}
 80026f2:	4618      	mov	r0, r3
 80026f4:	3708      	adds	r7, #8
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd80      	pop	{r7, pc}
 80026fa:	bf00      	nop
 80026fc:	e000e010 	.word	0xe000e010

08002700 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b082      	sub	sp, #8
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002708:	6878      	ldr	r0, [r7, #4]
 800270a:	f7ff ff29 	bl	8002560 <__NVIC_SetPriorityGrouping>
}
 800270e:	bf00      	nop
 8002710:	3708      	adds	r7, #8
 8002712:	46bd      	mov	sp, r7
 8002714:	bd80      	pop	{r7, pc}

08002716 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002716:	b580      	push	{r7, lr}
 8002718:	b086      	sub	sp, #24
 800271a:	af00      	add	r7, sp, #0
 800271c:	4603      	mov	r3, r0
 800271e:	60b9      	str	r1, [r7, #8]
 8002720:	607a      	str	r2, [r7, #4]
 8002722:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002724:	f7ff ff40 	bl	80025a8 <__NVIC_GetPriorityGrouping>
 8002728:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800272a:	687a      	ldr	r2, [r7, #4]
 800272c:	68b9      	ldr	r1, [r7, #8]
 800272e:	6978      	ldr	r0, [r7, #20]
 8002730:	f7ff ff90 	bl	8002654 <NVIC_EncodePriority>
 8002734:	4602      	mov	r2, r0
 8002736:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800273a:	4611      	mov	r1, r2
 800273c:	4618      	mov	r0, r3
 800273e:	f7ff ff5f 	bl	8002600 <__NVIC_SetPriority>
}
 8002742:	bf00      	nop
 8002744:	3718      	adds	r7, #24
 8002746:	46bd      	mov	sp, r7
 8002748:	bd80      	pop	{r7, pc}

0800274a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800274a:	b580      	push	{r7, lr}
 800274c:	b082      	sub	sp, #8
 800274e:	af00      	add	r7, sp, #0
 8002750:	4603      	mov	r3, r0
 8002752:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002754:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002758:	4618      	mov	r0, r3
 800275a:	f7ff ff33 	bl	80025c4 <__NVIC_EnableIRQ>
}
 800275e:	bf00      	nop
 8002760:	3708      	adds	r7, #8
 8002762:	46bd      	mov	sp, r7
 8002764:	bd80      	pop	{r7, pc}

08002766 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002766:	b580      	push	{r7, lr}
 8002768:	b082      	sub	sp, #8
 800276a:	af00      	add	r7, sp, #0
 800276c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800276e:	6878      	ldr	r0, [r7, #4]
 8002770:	f7ff ffa4 	bl	80026bc <SysTick_Config>
 8002774:	4603      	mov	r3, r0
}
 8002776:	4618      	mov	r0, r3
 8002778:	3708      	adds	r7, #8
 800277a:	46bd      	mov	sp, r7
 800277c:	bd80      	pop	{r7, pc}
	...

08002780 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002780:	b480      	push	{r7}
 8002782:	b087      	sub	sp, #28
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
 8002788:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800278a:	2300      	movs	r3, #0
 800278c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800278e:	e15a      	b.n	8002a46 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	681a      	ldr	r2, [r3, #0]
 8002794:	2101      	movs	r1, #1
 8002796:	697b      	ldr	r3, [r7, #20]
 8002798:	fa01 f303 	lsl.w	r3, r1, r3
 800279c:	4013      	ands	r3, r2
 800279e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	f000 814c 	beq.w	8002a40 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	685b      	ldr	r3, [r3, #4]
 80027ac:	f003 0303 	and.w	r3, r3, #3
 80027b0:	2b01      	cmp	r3, #1
 80027b2:	d005      	beq.n	80027c0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	685b      	ldr	r3, [r3, #4]
 80027b8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80027bc:	2b02      	cmp	r3, #2
 80027be:	d130      	bne.n	8002822 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	689b      	ldr	r3, [r3, #8]
 80027c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80027c6:	697b      	ldr	r3, [r7, #20]
 80027c8:	005b      	lsls	r3, r3, #1
 80027ca:	2203      	movs	r2, #3
 80027cc:	fa02 f303 	lsl.w	r3, r2, r3
 80027d0:	43db      	mvns	r3, r3
 80027d2:	693a      	ldr	r2, [r7, #16]
 80027d4:	4013      	ands	r3, r2
 80027d6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	68da      	ldr	r2, [r3, #12]
 80027dc:	697b      	ldr	r3, [r7, #20]
 80027de:	005b      	lsls	r3, r3, #1
 80027e0:	fa02 f303 	lsl.w	r3, r2, r3
 80027e4:	693a      	ldr	r2, [r7, #16]
 80027e6:	4313      	orrs	r3, r2
 80027e8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	693a      	ldr	r2, [r7, #16]
 80027ee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	685b      	ldr	r3, [r3, #4]
 80027f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80027f6:	2201      	movs	r2, #1
 80027f8:	697b      	ldr	r3, [r7, #20]
 80027fa:	fa02 f303 	lsl.w	r3, r2, r3
 80027fe:	43db      	mvns	r3, r3
 8002800:	693a      	ldr	r2, [r7, #16]
 8002802:	4013      	ands	r3, r2
 8002804:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	685b      	ldr	r3, [r3, #4]
 800280a:	091b      	lsrs	r3, r3, #4
 800280c:	f003 0201 	and.w	r2, r3, #1
 8002810:	697b      	ldr	r3, [r7, #20]
 8002812:	fa02 f303 	lsl.w	r3, r2, r3
 8002816:	693a      	ldr	r2, [r7, #16]
 8002818:	4313      	orrs	r3, r2
 800281a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	693a      	ldr	r2, [r7, #16]
 8002820:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	685b      	ldr	r3, [r3, #4]
 8002826:	f003 0303 	and.w	r3, r3, #3
 800282a:	2b03      	cmp	r3, #3
 800282c:	d017      	beq.n	800285e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	68db      	ldr	r3, [r3, #12]
 8002832:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002834:	697b      	ldr	r3, [r7, #20]
 8002836:	005b      	lsls	r3, r3, #1
 8002838:	2203      	movs	r2, #3
 800283a:	fa02 f303 	lsl.w	r3, r2, r3
 800283e:	43db      	mvns	r3, r3
 8002840:	693a      	ldr	r2, [r7, #16]
 8002842:	4013      	ands	r3, r2
 8002844:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	689a      	ldr	r2, [r3, #8]
 800284a:	697b      	ldr	r3, [r7, #20]
 800284c:	005b      	lsls	r3, r3, #1
 800284e:	fa02 f303 	lsl.w	r3, r2, r3
 8002852:	693a      	ldr	r2, [r7, #16]
 8002854:	4313      	orrs	r3, r2
 8002856:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	693a      	ldr	r2, [r7, #16]
 800285c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	685b      	ldr	r3, [r3, #4]
 8002862:	f003 0303 	and.w	r3, r3, #3
 8002866:	2b02      	cmp	r3, #2
 8002868:	d123      	bne.n	80028b2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800286a:	697b      	ldr	r3, [r7, #20]
 800286c:	08da      	lsrs	r2, r3, #3
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	3208      	adds	r2, #8
 8002872:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002876:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002878:	697b      	ldr	r3, [r7, #20]
 800287a:	f003 0307 	and.w	r3, r3, #7
 800287e:	009b      	lsls	r3, r3, #2
 8002880:	220f      	movs	r2, #15
 8002882:	fa02 f303 	lsl.w	r3, r2, r3
 8002886:	43db      	mvns	r3, r3
 8002888:	693a      	ldr	r2, [r7, #16]
 800288a:	4013      	ands	r3, r2
 800288c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	691a      	ldr	r2, [r3, #16]
 8002892:	697b      	ldr	r3, [r7, #20]
 8002894:	f003 0307 	and.w	r3, r3, #7
 8002898:	009b      	lsls	r3, r3, #2
 800289a:	fa02 f303 	lsl.w	r3, r2, r3
 800289e:	693a      	ldr	r2, [r7, #16]
 80028a0:	4313      	orrs	r3, r2
 80028a2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80028a4:	697b      	ldr	r3, [r7, #20]
 80028a6:	08da      	lsrs	r2, r3, #3
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	3208      	adds	r2, #8
 80028ac:	6939      	ldr	r1, [r7, #16]
 80028ae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80028b8:	697b      	ldr	r3, [r7, #20]
 80028ba:	005b      	lsls	r3, r3, #1
 80028bc:	2203      	movs	r2, #3
 80028be:	fa02 f303 	lsl.w	r3, r2, r3
 80028c2:	43db      	mvns	r3, r3
 80028c4:	693a      	ldr	r2, [r7, #16]
 80028c6:	4013      	ands	r3, r2
 80028c8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	685b      	ldr	r3, [r3, #4]
 80028ce:	f003 0203 	and.w	r2, r3, #3
 80028d2:	697b      	ldr	r3, [r7, #20]
 80028d4:	005b      	lsls	r3, r3, #1
 80028d6:	fa02 f303 	lsl.w	r3, r2, r3
 80028da:	693a      	ldr	r2, [r7, #16]
 80028dc:	4313      	orrs	r3, r2
 80028de:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	693a      	ldr	r2, [r7, #16]
 80028e4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	685b      	ldr	r3, [r3, #4]
 80028ea:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	f000 80a6 	beq.w	8002a40 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028f4:	4b5b      	ldr	r3, [pc, #364]	@ (8002a64 <HAL_GPIO_Init+0x2e4>)
 80028f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028f8:	4a5a      	ldr	r2, [pc, #360]	@ (8002a64 <HAL_GPIO_Init+0x2e4>)
 80028fa:	f043 0301 	orr.w	r3, r3, #1
 80028fe:	6613      	str	r3, [r2, #96]	@ 0x60
 8002900:	4b58      	ldr	r3, [pc, #352]	@ (8002a64 <HAL_GPIO_Init+0x2e4>)
 8002902:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002904:	f003 0301 	and.w	r3, r3, #1
 8002908:	60bb      	str	r3, [r7, #8]
 800290a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800290c:	4a56      	ldr	r2, [pc, #344]	@ (8002a68 <HAL_GPIO_Init+0x2e8>)
 800290e:	697b      	ldr	r3, [r7, #20]
 8002910:	089b      	lsrs	r3, r3, #2
 8002912:	3302      	adds	r3, #2
 8002914:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002918:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800291a:	697b      	ldr	r3, [r7, #20]
 800291c:	f003 0303 	and.w	r3, r3, #3
 8002920:	009b      	lsls	r3, r3, #2
 8002922:	220f      	movs	r2, #15
 8002924:	fa02 f303 	lsl.w	r3, r2, r3
 8002928:	43db      	mvns	r3, r3
 800292a:	693a      	ldr	r2, [r7, #16]
 800292c:	4013      	ands	r3, r2
 800292e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002936:	d01f      	beq.n	8002978 <HAL_GPIO_Init+0x1f8>
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	4a4c      	ldr	r2, [pc, #304]	@ (8002a6c <HAL_GPIO_Init+0x2ec>)
 800293c:	4293      	cmp	r3, r2
 800293e:	d019      	beq.n	8002974 <HAL_GPIO_Init+0x1f4>
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	4a4b      	ldr	r2, [pc, #300]	@ (8002a70 <HAL_GPIO_Init+0x2f0>)
 8002944:	4293      	cmp	r3, r2
 8002946:	d013      	beq.n	8002970 <HAL_GPIO_Init+0x1f0>
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	4a4a      	ldr	r2, [pc, #296]	@ (8002a74 <HAL_GPIO_Init+0x2f4>)
 800294c:	4293      	cmp	r3, r2
 800294e:	d00d      	beq.n	800296c <HAL_GPIO_Init+0x1ec>
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	4a49      	ldr	r2, [pc, #292]	@ (8002a78 <HAL_GPIO_Init+0x2f8>)
 8002954:	4293      	cmp	r3, r2
 8002956:	d007      	beq.n	8002968 <HAL_GPIO_Init+0x1e8>
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	4a48      	ldr	r2, [pc, #288]	@ (8002a7c <HAL_GPIO_Init+0x2fc>)
 800295c:	4293      	cmp	r3, r2
 800295e:	d101      	bne.n	8002964 <HAL_GPIO_Init+0x1e4>
 8002960:	2305      	movs	r3, #5
 8002962:	e00a      	b.n	800297a <HAL_GPIO_Init+0x1fa>
 8002964:	2306      	movs	r3, #6
 8002966:	e008      	b.n	800297a <HAL_GPIO_Init+0x1fa>
 8002968:	2304      	movs	r3, #4
 800296a:	e006      	b.n	800297a <HAL_GPIO_Init+0x1fa>
 800296c:	2303      	movs	r3, #3
 800296e:	e004      	b.n	800297a <HAL_GPIO_Init+0x1fa>
 8002970:	2302      	movs	r3, #2
 8002972:	e002      	b.n	800297a <HAL_GPIO_Init+0x1fa>
 8002974:	2301      	movs	r3, #1
 8002976:	e000      	b.n	800297a <HAL_GPIO_Init+0x1fa>
 8002978:	2300      	movs	r3, #0
 800297a:	697a      	ldr	r2, [r7, #20]
 800297c:	f002 0203 	and.w	r2, r2, #3
 8002980:	0092      	lsls	r2, r2, #2
 8002982:	4093      	lsls	r3, r2
 8002984:	693a      	ldr	r2, [r7, #16]
 8002986:	4313      	orrs	r3, r2
 8002988:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800298a:	4937      	ldr	r1, [pc, #220]	@ (8002a68 <HAL_GPIO_Init+0x2e8>)
 800298c:	697b      	ldr	r3, [r7, #20]
 800298e:	089b      	lsrs	r3, r3, #2
 8002990:	3302      	adds	r3, #2
 8002992:	693a      	ldr	r2, [r7, #16]
 8002994:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002998:	4b39      	ldr	r3, [pc, #228]	@ (8002a80 <HAL_GPIO_Init+0x300>)
 800299a:	689b      	ldr	r3, [r3, #8]
 800299c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	43db      	mvns	r3, r3
 80029a2:	693a      	ldr	r2, [r7, #16]
 80029a4:	4013      	ands	r3, r2
 80029a6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80029a8:	683b      	ldr	r3, [r7, #0]
 80029aa:	685b      	ldr	r3, [r3, #4]
 80029ac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d003      	beq.n	80029bc <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80029b4:	693a      	ldr	r2, [r7, #16]
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	4313      	orrs	r3, r2
 80029ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80029bc:	4a30      	ldr	r2, [pc, #192]	@ (8002a80 <HAL_GPIO_Init+0x300>)
 80029be:	693b      	ldr	r3, [r7, #16]
 80029c0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80029c2:	4b2f      	ldr	r3, [pc, #188]	@ (8002a80 <HAL_GPIO_Init+0x300>)
 80029c4:	68db      	ldr	r3, [r3, #12]
 80029c6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	43db      	mvns	r3, r3
 80029cc:	693a      	ldr	r2, [r7, #16]
 80029ce:	4013      	ands	r3, r2
 80029d0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80029d2:	683b      	ldr	r3, [r7, #0]
 80029d4:	685b      	ldr	r3, [r3, #4]
 80029d6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d003      	beq.n	80029e6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80029de:	693a      	ldr	r2, [r7, #16]
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	4313      	orrs	r3, r2
 80029e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80029e6:	4a26      	ldr	r2, [pc, #152]	@ (8002a80 <HAL_GPIO_Init+0x300>)
 80029e8:	693b      	ldr	r3, [r7, #16]
 80029ea:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80029ec:	4b24      	ldr	r3, [pc, #144]	@ (8002a80 <HAL_GPIO_Init+0x300>)
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	43db      	mvns	r3, r3
 80029f6:	693a      	ldr	r2, [r7, #16]
 80029f8:	4013      	ands	r3, r2
 80029fa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	685b      	ldr	r3, [r3, #4]
 8002a00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d003      	beq.n	8002a10 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002a08:	693a      	ldr	r2, [r7, #16]
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	4313      	orrs	r3, r2
 8002a0e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002a10:	4a1b      	ldr	r2, [pc, #108]	@ (8002a80 <HAL_GPIO_Init+0x300>)
 8002a12:	693b      	ldr	r3, [r7, #16]
 8002a14:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002a16:	4b1a      	ldr	r3, [pc, #104]	@ (8002a80 <HAL_GPIO_Init+0x300>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	43db      	mvns	r3, r3
 8002a20:	693a      	ldr	r2, [r7, #16]
 8002a22:	4013      	ands	r3, r2
 8002a24:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	685b      	ldr	r3, [r3, #4]
 8002a2a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d003      	beq.n	8002a3a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002a32:	693a      	ldr	r2, [r7, #16]
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	4313      	orrs	r3, r2
 8002a38:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002a3a:	4a11      	ldr	r2, [pc, #68]	@ (8002a80 <HAL_GPIO_Init+0x300>)
 8002a3c:	693b      	ldr	r3, [r7, #16]
 8002a3e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002a40:	697b      	ldr	r3, [r7, #20]
 8002a42:	3301      	adds	r3, #1
 8002a44:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	681a      	ldr	r2, [r3, #0]
 8002a4a:	697b      	ldr	r3, [r7, #20]
 8002a4c:	fa22 f303 	lsr.w	r3, r2, r3
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	f47f ae9d 	bne.w	8002790 <HAL_GPIO_Init+0x10>
  }
}
 8002a56:	bf00      	nop
 8002a58:	bf00      	nop
 8002a5a:	371c      	adds	r7, #28
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a62:	4770      	bx	lr
 8002a64:	40021000 	.word	0x40021000
 8002a68:	40010000 	.word	0x40010000
 8002a6c:	48000400 	.word	0x48000400
 8002a70:	48000800 	.word	0x48000800
 8002a74:	48000c00 	.word	0x48000c00
 8002a78:	48001000 	.word	0x48001000
 8002a7c:	48001400 	.word	0x48001400
 8002a80:	40010400 	.word	0x40010400

08002a84 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a84:	b480      	push	{r7}
 8002a86:	b083      	sub	sp, #12
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
 8002a8c:	460b      	mov	r3, r1
 8002a8e:	807b      	strh	r3, [r7, #2]
 8002a90:	4613      	mov	r3, r2
 8002a92:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002a94:	787b      	ldrb	r3, [r7, #1]
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d003      	beq.n	8002aa2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002a9a:	887a      	ldrh	r2, [r7, #2]
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002aa0:	e002      	b.n	8002aa8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002aa2:	887a      	ldrh	r2, [r7, #2]
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002aa8:	bf00      	nop
 8002aaa:	370c      	adds	r7, #12
 8002aac:	46bd      	mov	sp, r7
 8002aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab2:	4770      	bx	lr

08002ab4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	b085      	sub	sp, #20
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d141      	bne.n	8002b46 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002ac2:	4b4b      	ldr	r3, [pc, #300]	@ (8002bf0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002aca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ace:	d131      	bne.n	8002b34 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002ad0:	4b47      	ldr	r3, [pc, #284]	@ (8002bf0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ad2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002ad6:	4a46      	ldr	r2, [pc, #280]	@ (8002bf0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ad8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002adc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002ae0:	4b43      	ldr	r3, [pc, #268]	@ (8002bf0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002ae8:	4a41      	ldr	r2, [pc, #260]	@ (8002bf0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002aea:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002aee:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002af0:	4b40      	ldr	r3, [pc, #256]	@ (8002bf4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	2232      	movs	r2, #50	@ 0x32
 8002af6:	fb02 f303 	mul.w	r3, r2, r3
 8002afa:	4a3f      	ldr	r2, [pc, #252]	@ (8002bf8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002afc:	fba2 2303 	umull	r2, r3, r2, r3
 8002b00:	0c9b      	lsrs	r3, r3, #18
 8002b02:	3301      	adds	r3, #1
 8002b04:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002b06:	e002      	b.n	8002b0e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	3b01      	subs	r3, #1
 8002b0c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002b0e:	4b38      	ldr	r3, [pc, #224]	@ (8002bf0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b10:	695b      	ldr	r3, [r3, #20]
 8002b12:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b16:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002b1a:	d102      	bne.n	8002b22 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d1f2      	bne.n	8002b08 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002b22:	4b33      	ldr	r3, [pc, #204]	@ (8002bf0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b24:	695b      	ldr	r3, [r3, #20]
 8002b26:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b2a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002b2e:	d158      	bne.n	8002be2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002b30:	2303      	movs	r3, #3
 8002b32:	e057      	b.n	8002be4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002b34:	4b2e      	ldr	r3, [pc, #184]	@ (8002bf0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b36:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002b3a:	4a2d      	ldr	r2, [pc, #180]	@ (8002bf0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b3c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002b40:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002b44:	e04d      	b.n	8002be2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002b4c:	d141      	bne.n	8002bd2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002b4e:	4b28      	ldr	r3, [pc, #160]	@ (8002bf0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002b56:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002b5a:	d131      	bne.n	8002bc0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002b5c:	4b24      	ldr	r3, [pc, #144]	@ (8002bf0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002b62:	4a23      	ldr	r2, [pc, #140]	@ (8002bf0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b64:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b68:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002b6c:	4b20      	ldr	r3, [pc, #128]	@ (8002bf0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002b74:	4a1e      	ldr	r2, [pc, #120]	@ (8002bf0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b76:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002b7a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002b7c:	4b1d      	ldr	r3, [pc, #116]	@ (8002bf4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	2232      	movs	r2, #50	@ 0x32
 8002b82:	fb02 f303 	mul.w	r3, r2, r3
 8002b86:	4a1c      	ldr	r2, [pc, #112]	@ (8002bf8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002b88:	fba2 2303 	umull	r2, r3, r2, r3
 8002b8c:	0c9b      	lsrs	r3, r3, #18
 8002b8e:	3301      	adds	r3, #1
 8002b90:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002b92:	e002      	b.n	8002b9a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	3b01      	subs	r3, #1
 8002b98:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002b9a:	4b15      	ldr	r3, [pc, #84]	@ (8002bf0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b9c:	695b      	ldr	r3, [r3, #20]
 8002b9e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ba2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ba6:	d102      	bne.n	8002bae <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d1f2      	bne.n	8002b94 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002bae:	4b10      	ldr	r3, [pc, #64]	@ (8002bf0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002bb0:	695b      	ldr	r3, [r3, #20]
 8002bb2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002bb6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002bba:	d112      	bne.n	8002be2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002bbc:	2303      	movs	r3, #3
 8002bbe:	e011      	b.n	8002be4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002bc0:	4b0b      	ldr	r3, [pc, #44]	@ (8002bf0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002bc2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002bc6:	4a0a      	ldr	r2, [pc, #40]	@ (8002bf0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002bc8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002bcc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002bd0:	e007      	b.n	8002be2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002bd2:	4b07      	ldr	r3, [pc, #28]	@ (8002bf0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002bda:	4a05      	ldr	r2, [pc, #20]	@ (8002bf0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002bdc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002be0:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8002be2:	2300      	movs	r3, #0
}
 8002be4:	4618      	mov	r0, r3
 8002be6:	3714      	adds	r7, #20
 8002be8:	46bd      	mov	sp, r7
 8002bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bee:	4770      	bx	lr
 8002bf0:	40007000 	.word	0x40007000
 8002bf4:	20000000 	.word	0x20000000
 8002bf8:	431bde83 	.word	0x431bde83

08002bfc <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8002bfc:	b480      	push	{r7}
 8002bfe:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8002c00:	4b05      	ldr	r3, [pc, #20]	@ (8002c18 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002c02:	689b      	ldr	r3, [r3, #8]
 8002c04:	4a04      	ldr	r2, [pc, #16]	@ (8002c18 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002c06:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002c0a:	6093      	str	r3, [r2, #8]
}
 8002c0c:	bf00      	nop
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c14:	4770      	bx	lr
 8002c16:	bf00      	nop
 8002c18:	40007000 	.word	0x40007000

08002c1c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b088      	sub	sp, #32
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d101      	bne.n	8002c2e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	e2fe      	b.n	800322c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f003 0301 	and.w	r3, r3, #1
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d075      	beq.n	8002d26 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002c3a:	4b97      	ldr	r3, [pc, #604]	@ (8002e98 <HAL_RCC_OscConfig+0x27c>)
 8002c3c:	689b      	ldr	r3, [r3, #8]
 8002c3e:	f003 030c 	and.w	r3, r3, #12
 8002c42:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002c44:	4b94      	ldr	r3, [pc, #592]	@ (8002e98 <HAL_RCC_OscConfig+0x27c>)
 8002c46:	68db      	ldr	r3, [r3, #12]
 8002c48:	f003 0303 	and.w	r3, r3, #3
 8002c4c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8002c4e:	69bb      	ldr	r3, [r7, #24]
 8002c50:	2b0c      	cmp	r3, #12
 8002c52:	d102      	bne.n	8002c5a <HAL_RCC_OscConfig+0x3e>
 8002c54:	697b      	ldr	r3, [r7, #20]
 8002c56:	2b03      	cmp	r3, #3
 8002c58:	d002      	beq.n	8002c60 <HAL_RCC_OscConfig+0x44>
 8002c5a:	69bb      	ldr	r3, [r7, #24]
 8002c5c:	2b08      	cmp	r3, #8
 8002c5e:	d10b      	bne.n	8002c78 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c60:	4b8d      	ldr	r3, [pc, #564]	@ (8002e98 <HAL_RCC_OscConfig+0x27c>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d05b      	beq.n	8002d24 <HAL_RCC_OscConfig+0x108>
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	685b      	ldr	r3, [r3, #4]
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d157      	bne.n	8002d24 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002c74:	2301      	movs	r3, #1
 8002c76:	e2d9      	b.n	800322c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	685b      	ldr	r3, [r3, #4]
 8002c7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c80:	d106      	bne.n	8002c90 <HAL_RCC_OscConfig+0x74>
 8002c82:	4b85      	ldr	r3, [pc, #532]	@ (8002e98 <HAL_RCC_OscConfig+0x27c>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	4a84      	ldr	r2, [pc, #528]	@ (8002e98 <HAL_RCC_OscConfig+0x27c>)
 8002c88:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c8c:	6013      	str	r3, [r2, #0]
 8002c8e:	e01d      	b.n	8002ccc <HAL_RCC_OscConfig+0xb0>
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	685b      	ldr	r3, [r3, #4]
 8002c94:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002c98:	d10c      	bne.n	8002cb4 <HAL_RCC_OscConfig+0x98>
 8002c9a:	4b7f      	ldr	r3, [pc, #508]	@ (8002e98 <HAL_RCC_OscConfig+0x27c>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	4a7e      	ldr	r2, [pc, #504]	@ (8002e98 <HAL_RCC_OscConfig+0x27c>)
 8002ca0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002ca4:	6013      	str	r3, [r2, #0]
 8002ca6:	4b7c      	ldr	r3, [pc, #496]	@ (8002e98 <HAL_RCC_OscConfig+0x27c>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	4a7b      	ldr	r2, [pc, #492]	@ (8002e98 <HAL_RCC_OscConfig+0x27c>)
 8002cac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002cb0:	6013      	str	r3, [r2, #0]
 8002cb2:	e00b      	b.n	8002ccc <HAL_RCC_OscConfig+0xb0>
 8002cb4:	4b78      	ldr	r3, [pc, #480]	@ (8002e98 <HAL_RCC_OscConfig+0x27c>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	4a77      	ldr	r2, [pc, #476]	@ (8002e98 <HAL_RCC_OscConfig+0x27c>)
 8002cba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002cbe:	6013      	str	r3, [r2, #0]
 8002cc0:	4b75      	ldr	r3, [pc, #468]	@ (8002e98 <HAL_RCC_OscConfig+0x27c>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4a74      	ldr	r2, [pc, #464]	@ (8002e98 <HAL_RCC_OscConfig+0x27c>)
 8002cc6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002cca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	685b      	ldr	r3, [r3, #4]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d013      	beq.n	8002cfc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cd4:	f7fe f854 	bl	8000d80 <HAL_GetTick>
 8002cd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002cda:	e008      	b.n	8002cee <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002cdc:	f7fe f850 	bl	8000d80 <HAL_GetTick>
 8002ce0:	4602      	mov	r2, r0
 8002ce2:	693b      	ldr	r3, [r7, #16]
 8002ce4:	1ad3      	subs	r3, r2, r3
 8002ce6:	2b64      	cmp	r3, #100	@ 0x64
 8002ce8:	d901      	bls.n	8002cee <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002cea:	2303      	movs	r3, #3
 8002cec:	e29e      	b.n	800322c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002cee:	4b6a      	ldr	r3, [pc, #424]	@ (8002e98 <HAL_RCC_OscConfig+0x27c>)
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d0f0      	beq.n	8002cdc <HAL_RCC_OscConfig+0xc0>
 8002cfa:	e014      	b.n	8002d26 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cfc:	f7fe f840 	bl	8000d80 <HAL_GetTick>
 8002d00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002d02:	e008      	b.n	8002d16 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d04:	f7fe f83c 	bl	8000d80 <HAL_GetTick>
 8002d08:	4602      	mov	r2, r0
 8002d0a:	693b      	ldr	r3, [r7, #16]
 8002d0c:	1ad3      	subs	r3, r2, r3
 8002d0e:	2b64      	cmp	r3, #100	@ 0x64
 8002d10:	d901      	bls.n	8002d16 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002d12:	2303      	movs	r3, #3
 8002d14:	e28a      	b.n	800322c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002d16:	4b60      	ldr	r3, [pc, #384]	@ (8002e98 <HAL_RCC_OscConfig+0x27c>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d1f0      	bne.n	8002d04 <HAL_RCC_OscConfig+0xe8>
 8002d22:	e000      	b.n	8002d26 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d24:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f003 0302 	and.w	r3, r3, #2
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d075      	beq.n	8002e1e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002d32:	4b59      	ldr	r3, [pc, #356]	@ (8002e98 <HAL_RCC_OscConfig+0x27c>)
 8002d34:	689b      	ldr	r3, [r3, #8]
 8002d36:	f003 030c 	and.w	r3, r3, #12
 8002d3a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002d3c:	4b56      	ldr	r3, [pc, #344]	@ (8002e98 <HAL_RCC_OscConfig+0x27c>)
 8002d3e:	68db      	ldr	r3, [r3, #12]
 8002d40:	f003 0303 	and.w	r3, r3, #3
 8002d44:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8002d46:	69bb      	ldr	r3, [r7, #24]
 8002d48:	2b0c      	cmp	r3, #12
 8002d4a:	d102      	bne.n	8002d52 <HAL_RCC_OscConfig+0x136>
 8002d4c:	697b      	ldr	r3, [r7, #20]
 8002d4e:	2b02      	cmp	r3, #2
 8002d50:	d002      	beq.n	8002d58 <HAL_RCC_OscConfig+0x13c>
 8002d52:	69bb      	ldr	r3, [r7, #24]
 8002d54:	2b04      	cmp	r3, #4
 8002d56:	d11f      	bne.n	8002d98 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002d58:	4b4f      	ldr	r3, [pc, #316]	@ (8002e98 <HAL_RCC_OscConfig+0x27c>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d005      	beq.n	8002d70 <HAL_RCC_OscConfig+0x154>
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	68db      	ldr	r3, [r3, #12]
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d101      	bne.n	8002d70 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002d6c:	2301      	movs	r3, #1
 8002d6e:	e25d      	b.n	800322c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d70:	4b49      	ldr	r3, [pc, #292]	@ (8002e98 <HAL_RCC_OscConfig+0x27c>)
 8002d72:	685b      	ldr	r3, [r3, #4]
 8002d74:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	691b      	ldr	r3, [r3, #16]
 8002d7c:	061b      	lsls	r3, r3, #24
 8002d7e:	4946      	ldr	r1, [pc, #280]	@ (8002e98 <HAL_RCC_OscConfig+0x27c>)
 8002d80:	4313      	orrs	r3, r2
 8002d82:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002d84:	4b45      	ldr	r3, [pc, #276]	@ (8002e9c <HAL_RCC_OscConfig+0x280>)
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	4618      	mov	r0, r3
 8002d8a:	f7fd ffad 	bl	8000ce8 <HAL_InitTick>
 8002d8e:	4603      	mov	r3, r0
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d043      	beq.n	8002e1c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002d94:	2301      	movs	r3, #1
 8002d96:	e249      	b.n	800322c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	68db      	ldr	r3, [r3, #12]
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d023      	beq.n	8002de8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002da0:	4b3d      	ldr	r3, [pc, #244]	@ (8002e98 <HAL_RCC_OscConfig+0x27c>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4a3c      	ldr	r2, [pc, #240]	@ (8002e98 <HAL_RCC_OscConfig+0x27c>)
 8002da6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002daa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dac:	f7fd ffe8 	bl	8000d80 <HAL_GetTick>
 8002db0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002db2:	e008      	b.n	8002dc6 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002db4:	f7fd ffe4 	bl	8000d80 <HAL_GetTick>
 8002db8:	4602      	mov	r2, r0
 8002dba:	693b      	ldr	r3, [r7, #16]
 8002dbc:	1ad3      	subs	r3, r2, r3
 8002dbe:	2b02      	cmp	r3, #2
 8002dc0:	d901      	bls.n	8002dc6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002dc2:	2303      	movs	r3, #3
 8002dc4:	e232      	b.n	800322c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002dc6:	4b34      	ldr	r3, [pc, #208]	@ (8002e98 <HAL_RCC_OscConfig+0x27c>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d0f0      	beq.n	8002db4 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002dd2:	4b31      	ldr	r3, [pc, #196]	@ (8002e98 <HAL_RCC_OscConfig+0x27c>)
 8002dd4:	685b      	ldr	r3, [r3, #4]
 8002dd6:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	691b      	ldr	r3, [r3, #16]
 8002dde:	061b      	lsls	r3, r3, #24
 8002de0:	492d      	ldr	r1, [pc, #180]	@ (8002e98 <HAL_RCC_OscConfig+0x27c>)
 8002de2:	4313      	orrs	r3, r2
 8002de4:	604b      	str	r3, [r1, #4]
 8002de6:	e01a      	b.n	8002e1e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002de8:	4b2b      	ldr	r3, [pc, #172]	@ (8002e98 <HAL_RCC_OscConfig+0x27c>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	4a2a      	ldr	r2, [pc, #168]	@ (8002e98 <HAL_RCC_OscConfig+0x27c>)
 8002dee:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002df2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002df4:	f7fd ffc4 	bl	8000d80 <HAL_GetTick>
 8002df8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002dfa:	e008      	b.n	8002e0e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002dfc:	f7fd ffc0 	bl	8000d80 <HAL_GetTick>
 8002e00:	4602      	mov	r2, r0
 8002e02:	693b      	ldr	r3, [r7, #16]
 8002e04:	1ad3      	subs	r3, r2, r3
 8002e06:	2b02      	cmp	r3, #2
 8002e08:	d901      	bls.n	8002e0e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002e0a:	2303      	movs	r3, #3
 8002e0c:	e20e      	b.n	800322c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002e0e:	4b22      	ldr	r3, [pc, #136]	@ (8002e98 <HAL_RCC_OscConfig+0x27c>)
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d1f0      	bne.n	8002dfc <HAL_RCC_OscConfig+0x1e0>
 8002e1a:	e000      	b.n	8002e1e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002e1c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f003 0308 	and.w	r3, r3, #8
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d041      	beq.n	8002eae <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	695b      	ldr	r3, [r3, #20]
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d01c      	beq.n	8002e6c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e32:	4b19      	ldr	r3, [pc, #100]	@ (8002e98 <HAL_RCC_OscConfig+0x27c>)
 8002e34:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e38:	4a17      	ldr	r2, [pc, #92]	@ (8002e98 <HAL_RCC_OscConfig+0x27c>)
 8002e3a:	f043 0301 	orr.w	r3, r3, #1
 8002e3e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e42:	f7fd ff9d 	bl	8000d80 <HAL_GetTick>
 8002e46:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002e48:	e008      	b.n	8002e5c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e4a:	f7fd ff99 	bl	8000d80 <HAL_GetTick>
 8002e4e:	4602      	mov	r2, r0
 8002e50:	693b      	ldr	r3, [r7, #16]
 8002e52:	1ad3      	subs	r3, r2, r3
 8002e54:	2b02      	cmp	r3, #2
 8002e56:	d901      	bls.n	8002e5c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002e58:	2303      	movs	r3, #3
 8002e5a:	e1e7      	b.n	800322c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002e5c:	4b0e      	ldr	r3, [pc, #56]	@ (8002e98 <HAL_RCC_OscConfig+0x27c>)
 8002e5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e62:	f003 0302 	and.w	r3, r3, #2
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d0ef      	beq.n	8002e4a <HAL_RCC_OscConfig+0x22e>
 8002e6a:	e020      	b.n	8002eae <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e6c:	4b0a      	ldr	r3, [pc, #40]	@ (8002e98 <HAL_RCC_OscConfig+0x27c>)
 8002e6e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e72:	4a09      	ldr	r2, [pc, #36]	@ (8002e98 <HAL_RCC_OscConfig+0x27c>)
 8002e74:	f023 0301 	bic.w	r3, r3, #1
 8002e78:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e7c:	f7fd ff80 	bl	8000d80 <HAL_GetTick>
 8002e80:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002e82:	e00d      	b.n	8002ea0 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e84:	f7fd ff7c 	bl	8000d80 <HAL_GetTick>
 8002e88:	4602      	mov	r2, r0
 8002e8a:	693b      	ldr	r3, [r7, #16]
 8002e8c:	1ad3      	subs	r3, r2, r3
 8002e8e:	2b02      	cmp	r3, #2
 8002e90:	d906      	bls.n	8002ea0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002e92:	2303      	movs	r3, #3
 8002e94:	e1ca      	b.n	800322c <HAL_RCC_OscConfig+0x610>
 8002e96:	bf00      	nop
 8002e98:	40021000 	.word	0x40021000
 8002e9c:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002ea0:	4b8c      	ldr	r3, [pc, #560]	@ (80030d4 <HAL_RCC_OscConfig+0x4b8>)
 8002ea2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ea6:	f003 0302 	and.w	r3, r3, #2
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d1ea      	bne.n	8002e84 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f003 0304 	and.w	r3, r3, #4
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	f000 80a6 	beq.w	8003008 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002ec0:	4b84      	ldr	r3, [pc, #528]	@ (80030d4 <HAL_RCC_OscConfig+0x4b8>)
 8002ec2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ec4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d101      	bne.n	8002ed0 <HAL_RCC_OscConfig+0x2b4>
 8002ecc:	2301      	movs	r3, #1
 8002ece:	e000      	b.n	8002ed2 <HAL_RCC_OscConfig+0x2b6>
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d00d      	beq.n	8002ef2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ed6:	4b7f      	ldr	r3, [pc, #508]	@ (80030d4 <HAL_RCC_OscConfig+0x4b8>)
 8002ed8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002eda:	4a7e      	ldr	r2, [pc, #504]	@ (80030d4 <HAL_RCC_OscConfig+0x4b8>)
 8002edc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ee0:	6593      	str	r3, [r2, #88]	@ 0x58
 8002ee2:	4b7c      	ldr	r3, [pc, #496]	@ (80030d4 <HAL_RCC_OscConfig+0x4b8>)
 8002ee4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ee6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002eea:	60fb      	str	r3, [r7, #12]
 8002eec:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002eee:	2301      	movs	r3, #1
 8002ef0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ef2:	4b79      	ldr	r3, [pc, #484]	@ (80030d8 <HAL_RCC_OscConfig+0x4bc>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d118      	bne.n	8002f30 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002efe:	4b76      	ldr	r3, [pc, #472]	@ (80030d8 <HAL_RCC_OscConfig+0x4bc>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	4a75      	ldr	r2, [pc, #468]	@ (80030d8 <HAL_RCC_OscConfig+0x4bc>)
 8002f04:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f08:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f0a:	f7fd ff39 	bl	8000d80 <HAL_GetTick>
 8002f0e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f10:	e008      	b.n	8002f24 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f12:	f7fd ff35 	bl	8000d80 <HAL_GetTick>
 8002f16:	4602      	mov	r2, r0
 8002f18:	693b      	ldr	r3, [r7, #16]
 8002f1a:	1ad3      	subs	r3, r2, r3
 8002f1c:	2b02      	cmp	r3, #2
 8002f1e:	d901      	bls.n	8002f24 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002f20:	2303      	movs	r3, #3
 8002f22:	e183      	b.n	800322c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f24:	4b6c      	ldr	r3, [pc, #432]	@ (80030d8 <HAL_RCC_OscConfig+0x4bc>)
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d0f0      	beq.n	8002f12 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	689b      	ldr	r3, [r3, #8]
 8002f34:	2b01      	cmp	r3, #1
 8002f36:	d108      	bne.n	8002f4a <HAL_RCC_OscConfig+0x32e>
 8002f38:	4b66      	ldr	r3, [pc, #408]	@ (80030d4 <HAL_RCC_OscConfig+0x4b8>)
 8002f3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f3e:	4a65      	ldr	r2, [pc, #404]	@ (80030d4 <HAL_RCC_OscConfig+0x4b8>)
 8002f40:	f043 0301 	orr.w	r3, r3, #1
 8002f44:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002f48:	e024      	b.n	8002f94 <HAL_RCC_OscConfig+0x378>
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	689b      	ldr	r3, [r3, #8]
 8002f4e:	2b05      	cmp	r3, #5
 8002f50:	d110      	bne.n	8002f74 <HAL_RCC_OscConfig+0x358>
 8002f52:	4b60      	ldr	r3, [pc, #384]	@ (80030d4 <HAL_RCC_OscConfig+0x4b8>)
 8002f54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f58:	4a5e      	ldr	r2, [pc, #376]	@ (80030d4 <HAL_RCC_OscConfig+0x4b8>)
 8002f5a:	f043 0304 	orr.w	r3, r3, #4
 8002f5e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002f62:	4b5c      	ldr	r3, [pc, #368]	@ (80030d4 <HAL_RCC_OscConfig+0x4b8>)
 8002f64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f68:	4a5a      	ldr	r2, [pc, #360]	@ (80030d4 <HAL_RCC_OscConfig+0x4b8>)
 8002f6a:	f043 0301 	orr.w	r3, r3, #1
 8002f6e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002f72:	e00f      	b.n	8002f94 <HAL_RCC_OscConfig+0x378>
 8002f74:	4b57      	ldr	r3, [pc, #348]	@ (80030d4 <HAL_RCC_OscConfig+0x4b8>)
 8002f76:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f7a:	4a56      	ldr	r2, [pc, #344]	@ (80030d4 <HAL_RCC_OscConfig+0x4b8>)
 8002f7c:	f023 0301 	bic.w	r3, r3, #1
 8002f80:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002f84:	4b53      	ldr	r3, [pc, #332]	@ (80030d4 <HAL_RCC_OscConfig+0x4b8>)
 8002f86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f8a:	4a52      	ldr	r2, [pc, #328]	@ (80030d4 <HAL_RCC_OscConfig+0x4b8>)
 8002f8c:	f023 0304 	bic.w	r3, r3, #4
 8002f90:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	689b      	ldr	r3, [r3, #8]
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d016      	beq.n	8002fca <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f9c:	f7fd fef0 	bl	8000d80 <HAL_GetTick>
 8002fa0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002fa2:	e00a      	b.n	8002fba <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fa4:	f7fd feec 	bl	8000d80 <HAL_GetTick>
 8002fa8:	4602      	mov	r2, r0
 8002faa:	693b      	ldr	r3, [r7, #16]
 8002fac:	1ad3      	subs	r3, r2, r3
 8002fae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d901      	bls.n	8002fba <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002fb6:	2303      	movs	r3, #3
 8002fb8:	e138      	b.n	800322c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002fba:	4b46      	ldr	r3, [pc, #280]	@ (80030d4 <HAL_RCC_OscConfig+0x4b8>)
 8002fbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fc0:	f003 0302 	and.w	r3, r3, #2
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d0ed      	beq.n	8002fa4 <HAL_RCC_OscConfig+0x388>
 8002fc8:	e015      	b.n	8002ff6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fca:	f7fd fed9 	bl	8000d80 <HAL_GetTick>
 8002fce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002fd0:	e00a      	b.n	8002fe8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fd2:	f7fd fed5 	bl	8000d80 <HAL_GetTick>
 8002fd6:	4602      	mov	r2, r0
 8002fd8:	693b      	ldr	r3, [r7, #16]
 8002fda:	1ad3      	subs	r3, r2, r3
 8002fdc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	d901      	bls.n	8002fe8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002fe4:	2303      	movs	r3, #3
 8002fe6:	e121      	b.n	800322c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002fe8:	4b3a      	ldr	r3, [pc, #232]	@ (80030d4 <HAL_RCC_OscConfig+0x4b8>)
 8002fea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002fee:	f003 0302 	and.w	r3, r3, #2
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d1ed      	bne.n	8002fd2 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002ff6:	7ffb      	ldrb	r3, [r7, #31]
 8002ff8:	2b01      	cmp	r3, #1
 8002ffa:	d105      	bne.n	8003008 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ffc:	4b35      	ldr	r3, [pc, #212]	@ (80030d4 <HAL_RCC_OscConfig+0x4b8>)
 8002ffe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003000:	4a34      	ldr	r2, [pc, #208]	@ (80030d4 <HAL_RCC_OscConfig+0x4b8>)
 8003002:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003006:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f003 0320 	and.w	r3, r3, #32
 8003010:	2b00      	cmp	r3, #0
 8003012:	d03c      	beq.n	800308e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	699b      	ldr	r3, [r3, #24]
 8003018:	2b00      	cmp	r3, #0
 800301a:	d01c      	beq.n	8003056 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800301c:	4b2d      	ldr	r3, [pc, #180]	@ (80030d4 <HAL_RCC_OscConfig+0x4b8>)
 800301e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003022:	4a2c      	ldr	r2, [pc, #176]	@ (80030d4 <HAL_RCC_OscConfig+0x4b8>)
 8003024:	f043 0301 	orr.w	r3, r3, #1
 8003028:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800302c:	f7fd fea8 	bl	8000d80 <HAL_GetTick>
 8003030:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003032:	e008      	b.n	8003046 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003034:	f7fd fea4 	bl	8000d80 <HAL_GetTick>
 8003038:	4602      	mov	r2, r0
 800303a:	693b      	ldr	r3, [r7, #16]
 800303c:	1ad3      	subs	r3, r2, r3
 800303e:	2b02      	cmp	r3, #2
 8003040:	d901      	bls.n	8003046 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8003042:	2303      	movs	r3, #3
 8003044:	e0f2      	b.n	800322c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003046:	4b23      	ldr	r3, [pc, #140]	@ (80030d4 <HAL_RCC_OscConfig+0x4b8>)
 8003048:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800304c:	f003 0302 	and.w	r3, r3, #2
 8003050:	2b00      	cmp	r3, #0
 8003052:	d0ef      	beq.n	8003034 <HAL_RCC_OscConfig+0x418>
 8003054:	e01b      	b.n	800308e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003056:	4b1f      	ldr	r3, [pc, #124]	@ (80030d4 <HAL_RCC_OscConfig+0x4b8>)
 8003058:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800305c:	4a1d      	ldr	r2, [pc, #116]	@ (80030d4 <HAL_RCC_OscConfig+0x4b8>)
 800305e:	f023 0301 	bic.w	r3, r3, #1
 8003062:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003066:	f7fd fe8b 	bl	8000d80 <HAL_GetTick>
 800306a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800306c:	e008      	b.n	8003080 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800306e:	f7fd fe87 	bl	8000d80 <HAL_GetTick>
 8003072:	4602      	mov	r2, r0
 8003074:	693b      	ldr	r3, [r7, #16]
 8003076:	1ad3      	subs	r3, r2, r3
 8003078:	2b02      	cmp	r3, #2
 800307a:	d901      	bls.n	8003080 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800307c:	2303      	movs	r3, #3
 800307e:	e0d5      	b.n	800322c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003080:	4b14      	ldr	r3, [pc, #80]	@ (80030d4 <HAL_RCC_OscConfig+0x4b8>)
 8003082:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003086:	f003 0302 	and.w	r3, r3, #2
 800308a:	2b00      	cmp	r3, #0
 800308c:	d1ef      	bne.n	800306e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	69db      	ldr	r3, [r3, #28]
 8003092:	2b00      	cmp	r3, #0
 8003094:	f000 80c9 	beq.w	800322a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003098:	4b0e      	ldr	r3, [pc, #56]	@ (80030d4 <HAL_RCC_OscConfig+0x4b8>)
 800309a:	689b      	ldr	r3, [r3, #8]
 800309c:	f003 030c 	and.w	r3, r3, #12
 80030a0:	2b0c      	cmp	r3, #12
 80030a2:	f000 8083 	beq.w	80031ac <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	69db      	ldr	r3, [r3, #28]
 80030aa:	2b02      	cmp	r3, #2
 80030ac:	d15e      	bne.n	800316c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030ae:	4b09      	ldr	r3, [pc, #36]	@ (80030d4 <HAL_RCC_OscConfig+0x4b8>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	4a08      	ldr	r2, [pc, #32]	@ (80030d4 <HAL_RCC_OscConfig+0x4b8>)
 80030b4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80030b8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030ba:	f7fd fe61 	bl	8000d80 <HAL_GetTick>
 80030be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80030c0:	e00c      	b.n	80030dc <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030c2:	f7fd fe5d 	bl	8000d80 <HAL_GetTick>
 80030c6:	4602      	mov	r2, r0
 80030c8:	693b      	ldr	r3, [r7, #16]
 80030ca:	1ad3      	subs	r3, r2, r3
 80030cc:	2b02      	cmp	r3, #2
 80030ce:	d905      	bls.n	80030dc <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80030d0:	2303      	movs	r3, #3
 80030d2:	e0ab      	b.n	800322c <HAL_RCC_OscConfig+0x610>
 80030d4:	40021000 	.word	0x40021000
 80030d8:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80030dc:	4b55      	ldr	r3, [pc, #340]	@ (8003234 <HAL_RCC_OscConfig+0x618>)
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d1ec      	bne.n	80030c2 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80030e8:	4b52      	ldr	r3, [pc, #328]	@ (8003234 <HAL_RCC_OscConfig+0x618>)
 80030ea:	68da      	ldr	r2, [r3, #12]
 80030ec:	4b52      	ldr	r3, [pc, #328]	@ (8003238 <HAL_RCC_OscConfig+0x61c>)
 80030ee:	4013      	ands	r3, r2
 80030f0:	687a      	ldr	r2, [r7, #4]
 80030f2:	6a11      	ldr	r1, [r2, #32]
 80030f4:	687a      	ldr	r2, [r7, #4]
 80030f6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80030f8:	3a01      	subs	r2, #1
 80030fa:	0112      	lsls	r2, r2, #4
 80030fc:	4311      	orrs	r1, r2
 80030fe:	687a      	ldr	r2, [r7, #4]
 8003100:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8003102:	0212      	lsls	r2, r2, #8
 8003104:	4311      	orrs	r1, r2
 8003106:	687a      	ldr	r2, [r7, #4]
 8003108:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800310a:	0852      	lsrs	r2, r2, #1
 800310c:	3a01      	subs	r2, #1
 800310e:	0552      	lsls	r2, r2, #21
 8003110:	4311      	orrs	r1, r2
 8003112:	687a      	ldr	r2, [r7, #4]
 8003114:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003116:	0852      	lsrs	r2, r2, #1
 8003118:	3a01      	subs	r2, #1
 800311a:	0652      	lsls	r2, r2, #25
 800311c:	4311      	orrs	r1, r2
 800311e:	687a      	ldr	r2, [r7, #4]
 8003120:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003122:	06d2      	lsls	r2, r2, #27
 8003124:	430a      	orrs	r2, r1
 8003126:	4943      	ldr	r1, [pc, #268]	@ (8003234 <HAL_RCC_OscConfig+0x618>)
 8003128:	4313      	orrs	r3, r2
 800312a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800312c:	4b41      	ldr	r3, [pc, #260]	@ (8003234 <HAL_RCC_OscConfig+0x618>)
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	4a40      	ldr	r2, [pc, #256]	@ (8003234 <HAL_RCC_OscConfig+0x618>)
 8003132:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003136:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003138:	4b3e      	ldr	r3, [pc, #248]	@ (8003234 <HAL_RCC_OscConfig+0x618>)
 800313a:	68db      	ldr	r3, [r3, #12]
 800313c:	4a3d      	ldr	r2, [pc, #244]	@ (8003234 <HAL_RCC_OscConfig+0x618>)
 800313e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003142:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003144:	f7fd fe1c 	bl	8000d80 <HAL_GetTick>
 8003148:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800314a:	e008      	b.n	800315e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800314c:	f7fd fe18 	bl	8000d80 <HAL_GetTick>
 8003150:	4602      	mov	r2, r0
 8003152:	693b      	ldr	r3, [r7, #16]
 8003154:	1ad3      	subs	r3, r2, r3
 8003156:	2b02      	cmp	r3, #2
 8003158:	d901      	bls.n	800315e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800315a:	2303      	movs	r3, #3
 800315c:	e066      	b.n	800322c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800315e:	4b35      	ldr	r3, [pc, #212]	@ (8003234 <HAL_RCC_OscConfig+0x618>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003166:	2b00      	cmp	r3, #0
 8003168:	d0f0      	beq.n	800314c <HAL_RCC_OscConfig+0x530>
 800316a:	e05e      	b.n	800322a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800316c:	4b31      	ldr	r3, [pc, #196]	@ (8003234 <HAL_RCC_OscConfig+0x618>)
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	4a30      	ldr	r2, [pc, #192]	@ (8003234 <HAL_RCC_OscConfig+0x618>)
 8003172:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003176:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003178:	f7fd fe02 	bl	8000d80 <HAL_GetTick>
 800317c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800317e:	e008      	b.n	8003192 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003180:	f7fd fdfe 	bl	8000d80 <HAL_GetTick>
 8003184:	4602      	mov	r2, r0
 8003186:	693b      	ldr	r3, [r7, #16]
 8003188:	1ad3      	subs	r3, r2, r3
 800318a:	2b02      	cmp	r3, #2
 800318c:	d901      	bls.n	8003192 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800318e:	2303      	movs	r3, #3
 8003190:	e04c      	b.n	800322c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003192:	4b28      	ldr	r3, [pc, #160]	@ (8003234 <HAL_RCC_OscConfig+0x618>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800319a:	2b00      	cmp	r3, #0
 800319c:	d1f0      	bne.n	8003180 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800319e:	4b25      	ldr	r3, [pc, #148]	@ (8003234 <HAL_RCC_OscConfig+0x618>)
 80031a0:	68da      	ldr	r2, [r3, #12]
 80031a2:	4924      	ldr	r1, [pc, #144]	@ (8003234 <HAL_RCC_OscConfig+0x618>)
 80031a4:	4b25      	ldr	r3, [pc, #148]	@ (800323c <HAL_RCC_OscConfig+0x620>)
 80031a6:	4013      	ands	r3, r2
 80031a8:	60cb      	str	r3, [r1, #12]
 80031aa:	e03e      	b.n	800322a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	69db      	ldr	r3, [r3, #28]
 80031b0:	2b01      	cmp	r3, #1
 80031b2:	d101      	bne.n	80031b8 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 80031b4:	2301      	movs	r3, #1
 80031b6:	e039      	b.n	800322c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80031b8:	4b1e      	ldr	r3, [pc, #120]	@ (8003234 <HAL_RCC_OscConfig+0x618>)
 80031ba:	68db      	ldr	r3, [r3, #12]
 80031bc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80031be:	697b      	ldr	r3, [r7, #20]
 80031c0:	f003 0203 	and.w	r2, r3, #3
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6a1b      	ldr	r3, [r3, #32]
 80031c8:	429a      	cmp	r2, r3
 80031ca:	d12c      	bne.n	8003226 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80031cc:	697b      	ldr	r3, [r7, #20]
 80031ce:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031d6:	3b01      	subs	r3, #1
 80031d8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80031da:	429a      	cmp	r2, r3
 80031dc:	d123      	bne.n	8003226 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80031de:	697b      	ldr	r3, [r7, #20]
 80031e0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031e8:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80031ea:	429a      	cmp	r2, r3
 80031ec:	d11b      	bne.n	8003226 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80031ee:	697b      	ldr	r3, [r7, #20]
 80031f0:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031f8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80031fa:	429a      	cmp	r2, r3
 80031fc:	d113      	bne.n	8003226 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80031fe:	697b      	ldr	r3, [r7, #20]
 8003200:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003208:	085b      	lsrs	r3, r3, #1
 800320a:	3b01      	subs	r3, #1
 800320c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800320e:	429a      	cmp	r2, r3
 8003210:	d109      	bne.n	8003226 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003212:	697b      	ldr	r3, [r7, #20]
 8003214:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800321c:	085b      	lsrs	r3, r3, #1
 800321e:	3b01      	subs	r3, #1
 8003220:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003222:	429a      	cmp	r2, r3
 8003224:	d001      	beq.n	800322a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8003226:	2301      	movs	r3, #1
 8003228:	e000      	b.n	800322c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800322a:	2300      	movs	r3, #0
}
 800322c:	4618      	mov	r0, r3
 800322e:	3720      	adds	r7, #32
 8003230:	46bd      	mov	sp, r7
 8003232:	bd80      	pop	{r7, pc}
 8003234:	40021000 	.word	0x40021000
 8003238:	019f800c 	.word	0x019f800c
 800323c:	feeefffc 	.word	0xfeeefffc

08003240 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b086      	sub	sp, #24
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
 8003248:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800324a:	2300      	movs	r3, #0
 800324c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	2b00      	cmp	r3, #0
 8003252:	d101      	bne.n	8003258 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003254:	2301      	movs	r3, #1
 8003256:	e11e      	b.n	8003496 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003258:	4b91      	ldr	r3, [pc, #580]	@ (80034a0 <HAL_RCC_ClockConfig+0x260>)
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f003 030f 	and.w	r3, r3, #15
 8003260:	683a      	ldr	r2, [r7, #0]
 8003262:	429a      	cmp	r2, r3
 8003264:	d910      	bls.n	8003288 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003266:	4b8e      	ldr	r3, [pc, #568]	@ (80034a0 <HAL_RCC_ClockConfig+0x260>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f023 020f 	bic.w	r2, r3, #15
 800326e:	498c      	ldr	r1, [pc, #560]	@ (80034a0 <HAL_RCC_ClockConfig+0x260>)
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	4313      	orrs	r3, r2
 8003274:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003276:	4b8a      	ldr	r3, [pc, #552]	@ (80034a0 <HAL_RCC_ClockConfig+0x260>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f003 030f 	and.w	r3, r3, #15
 800327e:	683a      	ldr	r2, [r7, #0]
 8003280:	429a      	cmp	r2, r3
 8003282:	d001      	beq.n	8003288 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003284:	2301      	movs	r3, #1
 8003286:	e106      	b.n	8003496 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f003 0301 	and.w	r3, r3, #1
 8003290:	2b00      	cmp	r3, #0
 8003292:	d073      	beq.n	800337c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	685b      	ldr	r3, [r3, #4]
 8003298:	2b03      	cmp	r3, #3
 800329a:	d129      	bne.n	80032f0 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800329c:	4b81      	ldr	r3, [pc, #516]	@ (80034a4 <HAL_RCC_ClockConfig+0x264>)
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d101      	bne.n	80032ac <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80032a8:	2301      	movs	r3, #1
 80032aa:	e0f4      	b.n	8003496 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80032ac:	f000 f99e 	bl	80035ec <RCC_GetSysClockFreqFromPLLSource>
 80032b0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80032b2:	693b      	ldr	r3, [r7, #16]
 80032b4:	4a7c      	ldr	r2, [pc, #496]	@ (80034a8 <HAL_RCC_ClockConfig+0x268>)
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d93f      	bls.n	800333a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80032ba:	4b7a      	ldr	r3, [pc, #488]	@ (80034a4 <HAL_RCC_ClockConfig+0x264>)
 80032bc:	689b      	ldr	r3, [r3, #8]
 80032be:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	d009      	beq.n	80032da <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d033      	beq.n	800333a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d12f      	bne.n	800333a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80032da:	4b72      	ldr	r3, [pc, #456]	@ (80034a4 <HAL_RCC_ClockConfig+0x264>)
 80032dc:	689b      	ldr	r3, [r3, #8]
 80032de:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80032e2:	4a70      	ldr	r2, [pc, #448]	@ (80034a4 <HAL_RCC_ClockConfig+0x264>)
 80032e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80032e8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80032ea:	2380      	movs	r3, #128	@ 0x80
 80032ec:	617b      	str	r3, [r7, #20]
 80032ee:	e024      	b.n	800333a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	685b      	ldr	r3, [r3, #4]
 80032f4:	2b02      	cmp	r3, #2
 80032f6:	d107      	bne.n	8003308 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80032f8:	4b6a      	ldr	r3, [pc, #424]	@ (80034a4 <HAL_RCC_ClockConfig+0x264>)
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003300:	2b00      	cmp	r3, #0
 8003302:	d109      	bne.n	8003318 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003304:	2301      	movs	r3, #1
 8003306:	e0c6      	b.n	8003496 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003308:	4b66      	ldr	r3, [pc, #408]	@ (80034a4 <HAL_RCC_ClockConfig+0x264>)
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003310:	2b00      	cmp	r3, #0
 8003312:	d101      	bne.n	8003318 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003314:	2301      	movs	r3, #1
 8003316:	e0be      	b.n	8003496 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003318:	f000 f8ce 	bl	80034b8 <HAL_RCC_GetSysClockFreq>
 800331c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800331e:	693b      	ldr	r3, [r7, #16]
 8003320:	4a61      	ldr	r2, [pc, #388]	@ (80034a8 <HAL_RCC_ClockConfig+0x268>)
 8003322:	4293      	cmp	r3, r2
 8003324:	d909      	bls.n	800333a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003326:	4b5f      	ldr	r3, [pc, #380]	@ (80034a4 <HAL_RCC_ClockConfig+0x264>)
 8003328:	689b      	ldr	r3, [r3, #8]
 800332a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800332e:	4a5d      	ldr	r2, [pc, #372]	@ (80034a4 <HAL_RCC_ClockConfig+0x264>)
 8003330:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003334:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003336:	2380      	movs	r3, #128	@ 0x80
 8003338:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800333a:	4b5a      	ldr	r3, [pc, #360]	@ (80034a4 <HAL_RCC_ClockConfig+0x264>)
 800333c:	689b      	ldr	r3, [r3, #8]
 800333e:	f023 0203 	bic.w	r2, r3, #3
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	685b      	ldr	r3, [r3, #4]
 8003346:	4957      	ldr	r1, [pc, #348]	@ (80034a4 <HAL_RCC_ClockConfig+0x264>)
 8003348:	4313      	orrs	r3, r2
 800334a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800334c:	f7fd fd18 	bl	8000d80 <HAL_GetTick>
 8003350:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003352:	e00a      	b.n	800336a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003354:	f7fd fd14 	bl	8000d80 <HAL_GetTick>
 8003358:	4602      	mov	r2, r0
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	1ad3      	subs	r3, r2, r3
 800335e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003362:	4293      	cmp	r3, r2
 8003364:	d901      	bls.n	800336a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003366:	2303      	movs	r3, #3
 8003368:	e095      	b.n	8003496 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800336a:	4b4e      	ldr	r3, [pc, #312]	@ (80034a4 <HAL_RCC_ClockConfig+0x264>)
 800336c:	689b      	ldr	r3, [r3, #8]
 800336e:	f003 020c 	and.w	r2, r3, #12
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	685b      	ldr	r3, [r3, #4]
 8003376:	009b      	lsls	r3, r3, #2
 8003378:	429a      	cmp	r2, r3
 800337a:	d1eb      	bne.n	8003354 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f003 0302 	and.w	r3, r3, #2
 8003384:	2b00      	cmp	r3, #0
 8003386:	d023      	beq.n	80033d0 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f003 0304 	and.w	r3, r3, #4
 8003390:	2b00      	cmp	r3, #0
 8003392:	d005      	beq.n	80033a0 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003394:	4b43      	ldr	r3, [pc, #268]	@ (80034a4 <HAL_RCC_ClockConfig+0x264>)
 8003396:	689b      	ldr	r3, [r3, #8]
 8003398:	4a42      	ldr	r2, [pc, #264]	@ (80034a4 <HAL_RCC_ClockConfig+0x264>)
 800339a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800339e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f003 0308 	and.w	r3, r3, #8
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d007      	beq.n	80033bc <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80033ac:	4b3d      	ldr	r3, [pc, #244]	@ (80034a4 <HAL_RCC_ClockConfig+0x264>)
 80033ae:	689b      	ldr	r3, [r3, #8]
 80033b0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80033b4:	4a3b      	ldr	r2, [pc, #236]	@ (80034a4 <HAL_RCC_ClockConfig+0x264>)
 80033b6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80033ba:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80033bc:	4b39      	ldr	r3, [pc, #228]	@ (80034a4 <HAL_RCC_ClockConfig+0x264>)
 80033be:	689b      	ldr	r3, [r3, #8]
 80033c0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	689b      	ldr	r3, [r3, #8]
 80033c8:	4936      	ldr	r1, [pc, #216]	@ (80034a4 <HAL_RCC_ClockConfig+0x264>)
 80033ca:	4313      	orrs	r3, r2
 80033cc:	608b      	str	r3, [r1, #8]
 80033ce:	e008      	b.n	80033e2 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80033d0:	697b      	ldr	r3, [r7, #20]
 80033d2:	2b80      	cmp	r3, #128	@ 0x80
 80033d4:	d105      	bne.n	80033e2 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80033d6:	4b33      	ldr	r3, [pc, #204]	@ (80034a4 <HAL_RCC_ClockConfig+0x264>)
 80033d8:	689b      	ldr	r3, [r3, #8]
 80033da:	4a32      	ldr	r2, [pc, #200]	@ (80034a4 <HAL_RCC_ClockConfig+0x264>)
 80033dc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80033e0:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80033e2:	4b2f      	ldr	r3, [pc, #188]	@ (80034a0 <HAL_RCC_ClockConfig+0x260>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f003 030f 	and.w	r3, r3, #15
 80033ea:	683a      	ldr	r2, [r7, #0]
 80033ec:	429a      	cmp	r2, r3
 80033ee:	d21d      	bcs.n	800342c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033f0:	4b2b      	ldr	r3, [pc, #172]	@ (80034a0 <HAL_RCC_ClockConfig+0x260>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f023 020f 	bic.w	r2, r3, #15
 80033f8:	4929      	ldr	r1, [pc, #164]	@ (80034a0 <HAL_RCC_ClockConfig+0x260>)
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	4313      	orrs	r3, r2
 80033fe:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003400:	f7fd fcbe 	bl	8000d80 <HAL_GetTick>
 8003404:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003406:	e00a      	b.n	800341e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003408:	f7fd fcba 	bl	8000d80 <HAL_GetTick>
 800340c:	4602      	mov	r2, r0
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	1ad3      	subs	r3, r2, r3
 8003412:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003416:	4293      	cmp	r3, r2
 8003418:	d901      	bls.n	800341e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800341a:	2303      	movs	r3, #3
 800341c:	e03b      	b.n	8003496 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800341e:	4b20      	ldr	r3, [pc, #128]	@ (80034a0 <HAL_RCC_ClockConfig+0x260>)
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f003 030f 	and.w	r3, r3, #15
 8003426:	683a      	ldr	r2, [r7, #0]
 8003428:	429a      	cmp	r2, r3
 800342a:	d1ed      	bne.n	8003408 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f003 0304 	and.w	r3, r3, #4
 8003434:	2b00      	cmp	r3, #0
 8003436:	d008      	beq.n	800344a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003438:	4b1a      	ldr	r3, [pc, #104]	@ (80034a4 <HAL_RCC_ClockConfig+0x264>)
 800343a:	689b      	ldr	r3, [r3, #8]
 800343c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	68db      	ldr	r3, [r3, #12]
 8003444:	4917      	ldr	r1, [pc, #92]	@ (80034a4 <HAL_RCC_ClockConfig+0x264>)
 8003446:	4313      	orrs	r3, r2
 8003448:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f003 0308 	and.w	r3, r3, #8
 8003452:	2b00      	cmp	r3, #0
 8003454:	d009      	beq.n	800346a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003456:	4b13      	ldr	r3, [pc, #76]	@ (80034a4 <HAL_RCC_ClockConfig+0x264>)
 8003458:	689b      	ldr	r3, [r3, #8]
 800345a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	691b      	ldr	r3, [r3, #16]
 8003462:	00db      	lsls	r3, r3, #3
 8003464:	490f      	ldr	r1, [pc, #60]	@ (80034a4 <HAL_RCC_ClockConfig+0x264>)
 8003466:	4313      	orrs	r3, r2
 8003468:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800346a:	f000 f825 	bl	80034b8 <HAL_RCC_GetSysClockFreq>
 800346e:	4602      	mov	r2, r0
 8003470:	4b0c      	ldr	r3, [pc, #48]	@ (80034a4 <HAL_RCC_ClockConfig+0x264>)
 8003472:	689b      	ldr	r3, [r3, #8]
 8003474:	091b      	lsrs	r3, r3, #4
 8003476:	f003 030f 	and.w	r3, r3, #15
 800347a:	490c      	ldr	r1, [pc, #48]	@ (80034ac <HAL_RCC_ClockConfig+0x26c>)
 800347c:	5ccb      	ldrb	r3, [r1, r3]
 800347e:	f003 031f 	and.w	r3, r3, #31
 8003482:	fa22 f303 	lsr.w	r3, r2, r3
 8003486:	4a0a      	ldr	r2, [pc, #40]	@ (80034b0 <HAL_RCC_ClockConfig+0x270>)
 8003488:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800348a:	4b0a      	ldr	r3, [pc, #40]	@ (80034b4 <HAL_RCC_ClockConfig+0x274>)
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	4618      	mov	r0, r3
 8003490:	f7fd fc2a 	bl	8000ce8 <HAL_InitTick>
 8003494:	4603      	mov	r3, r0
}
 8003496:	4618      	mov	r0, r3
 8003498:	3718      	adds	r7, #24
 800349a:	46bd      	mov	sp, r7
 800349c:	bd80      	pop	{r7, pc}
 800349e:	bf00      	nop
 80034a0:	40022000 	.word	0x40022000
 80034a4:	40021000 	.word	0x40021000
 80034a8:	04c4b400 	.word	0x04c4b400
 80034ac:	08005d8c 	.word	0x08005d8c
 80034b0:	20000000 	.word	0x20000000
 80034b4:	20000004 	.word	0x20000004

080034b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80034b8:	b480      	push	{r7}
 80034ba:	b087      	sub	sp, #28
 80034bc:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80034be:	4b2c      	ldr	r3, [pc, #176]	@ (8003570 <HAL_RCC_GetSysClockFreq+0xb8>)
 80034c0:	689b      	ldr	r3, [r3, #8]
 80034c2:	f003 030c 	and.w	r3, r3, #12
 80034c6:	2b04      	cmp	r3, #4
 80034c8:	d102      	bne.n	80034d0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80034ca:	4b2a      	ldr	r3, [pc, #168]	@ (8003574 <HAL_RCC_GetSysClockFreq+0xbc>)
 80034cc:	613b      	str	r3, [r7, #16]
 80034ce:	e047      	b.n	8003560 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80034d0:	4b27      	ldr	r3, [pc, #156]	@ (8003570 <HAL_RCC_GetSysClockFreq+0xb8>)
 80034d2:	689b      	ldr	r3, [r3, #8]
 80034d4:	f003 030c 	and.w	r3, r3, #12
 80034d8:	2b08      	cmp	r3, #8
 80034da:	d102      	bne.n	80034e2 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80034dc:	4b26      	ldr	r3, [pc, #152]	@ (8003578 <HAL_RCC_GetSysClockFreq+0xc0>)
 80034de:	613b      	str	r3, [r7, #16]
 80034e0:	e03e      	b.n	8003560 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80034e2:	4b23      	ldr	r3, [pc, #140]	@ (8003570 <HAL_RCC_GetSysClockFreq+0xb8>)
 80034e4:	689b      	ldr	r3, [r3, #8]
 80034e6:	f003 030c 	and.w	r3, r3, #12
 80034ea:	2b0c      	cmp	r3, #12
 80034ec:	d136      	bne.n	800355c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80034ee:	4b20      	ldr	r3, [pc, #128]	@ (8003570 <HAL_RCC_GetSysClockFreq+0xb8>)
 80034f0:	68db      	ldr	r3, [r3, #12]
 80034f2:	f003 0303 	and.w	r3, r3, #3
 80034f6:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80034f8:	4b1d      	ldr	r3, [pc, #116]	@ (8003570 <HAL_RCC_GetSysClockFreq+0xb8>)
 80034fa:	68db      	ldr	r3, [r3, #12]
 80034fc:	091b      	lsrs	r3, r3, #4
 80034fe:	f003 030f 	and.w	r3, r3, #15
 8003502:	3301      	adds	r3, #1
 8003504:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	2b03      	cmp	r3, #3
 800350a:	d10c      	bne.n	8003526 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800350c:	4a1a      	ldr	r2, [pc, #104]	@ (8003578 <HAL_RCC_GetSysClockFreq+0xc0>)
 800350e:	68bb      	ldr	r3, [r7, #8]
 8003510:	fbb2 f3f3 	udiv	r3, r2, r3
 8003514:	4a16      	ldr	r2, [pc, #88]	@ (8003570 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003516:	68d2      	ldr	r2, [r2, #12]
 8003518:	0a12      	lsrs	r2, r2, #8
 800351a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800351e:	fb02 f303 	mul.w	r3, r2, r3
 8003522:	617b      	str	r3, [r7, #20]
      break;
 8003524:	e00c      	b.n	8003540 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003526:	4a13      	ldr	r2, [pc, #76]	@ (8003574 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003528:	68bb      	ldr	r3, [r7, #8]
 800352a:	fbb2 f3f3 	udiv	r3, r2, r3
 800352e:	4a10      	ldr	r2, [pc, #64]	@ (8003570 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003530:	68d2      	ldr	r2, [r2, #12]
 8003532:	0a12      	lsrs	r2, r2, #8
 8003534:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003538:	fb02 f303 	mul.w	r3, r2, r3
 800353c:	617b      	str	r3, [r7, #20]
      break;
 800353e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003540:	4b0b      	ldr	r3, [pc, #44]	@ (8003570 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003542:	68db      	ldr	r3, [r3, #12]
 8003544:	0e5b      	lsrs	r3, r3, #25
 8003546:	f003 0303 	and.w	r3, r3, #3
 800354a:	3301      	adds	r3, #1
 800354c:	005b      	lsls	r3, r3, #1
 800354e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003550:	697a      	ldr	r2, [r7, #20]
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	fbb2 f3f3 	udiv	r3, r2, r3
 8003558:	613b      	str	r3, [r7, #16]
 800355a:	e001      	b.n	8003560 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800355c:	2300      	movs	r3, #0
 800355e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003560:	693b      	ldr	r3, [r7, #16]
}
 8003562:	4618      	mov	r0, r3
 8003564:	371c      	adds	r7, #28
 8003566:	46bd      	mov	sp, r7
 8003568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356c:	4770      	bx	lr
 800356e:	bf00      	nop
 8003570:	40021000 	.word	0x40021000
 8003574:	00f42400 	.word	0x00f42400
 8003578:	016e3600 	.word	0x016e3600

0800357c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800357c:	b480      	push	{r7}
 800357e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003580:	4b03      	ldr	r3, [pc, #12]	@ (8003590 <HAL_RCC_GetHCLKFreq+0x14>)
 8003582:	681b      	ldr	r3, [r3, #0]
}
 8003584:	4618      	mov	r0, r3
 8003586:	46bd      	mov	sp, r7
 8003588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358c:	4770      	bx	lr
 800358e:	bf00      	nop
 8003590:	20000000 	.word	0x20000000

08003594 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003598:	f7ff fff0 	bl	800357c <HAL_RCC_GetHCLKFreq>
 800359c:	4602      	mov	r2, r0
 800359e:	4b06      	ldr	r3, [pc, #24]	@ (80035b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80035a0:	689b      	ldr	r3, [r3, #8]
 80035a2:	0a1b      	lsrs	r3, r3, #8
 80035a4:	f003 0307 	and.w	r3, r3, #7
 80035a8:	4904      	ldr	r1, [pc, #16]	@ (80035bc <HAL_RCC_GetPCLK1Freq+0x28>)
 80035aa:	5ccb      	ldrb	r3, [r1, r3]
 80035ac:	f003 031f 	and.w	r3, r3, #31
 80035b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80035b4:	4618      	mov	r0, r3
 80035b6:	bd80      	pop	{r7, pc}
 80035b8:	40021000 	.word	0x40021000
 80035bc:	08005d9c 	.word	0x08005d9c

080035c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80035c4:	f7ff ffda 	bl	800357c <HAL_RCC_GetHCLKFreq>
 80035c8:	4602      	mov	r2, r0
 80035ca:	4b06      	ldr	r3, [pc, #24]	@ (80035e4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80035cc:	689b      	ldr	r3, [r3, #8]
 80035ce:	0adb      	lsrs	r3, r3, #11
 80035d0:	f003 0307 	and.w	r3, r3, #7
 80035d4:	4904      	ldr	r1, [pc, #16]	@ (80035e8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80035d6:	5ccb      	ldrb	r3, [r1, r3]
 80035d8:	f003 031f 	and.w	r3, r3, #31
 80035dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80035e0:	4618      	mov	r0, r3
 80035e2:	bd80      	pop	{r7, pc}
 80035e4:	40021000 	.word	0x40021000
 80035e8:	08005d9c 	.word	0x08005d9c

080035ec <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80035ec:	b480      	push	{r7}
 80035ee:	b087      	sub	sp, #28
 80035f0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80035f2:	4b1e      	ldr	r3, [pc, #120]	@ (800366c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80035f4:	68db      	ldr	r3, [r3, #12]
 80035f6:	f003 0303 	and.w	r3, r3, #3
 80035fa:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80035fc:	4b1b      	ldr	r3, [pc, #108]	@ (800366c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80035fe:	68db      	ldr	r3, [r3, #12]
 8003600:	091b      	lsrs	r3, r3, #4
 8003602:	f003 030f 	and.w	r3, r3, #15
 8003606:	3301      	adds	r3, #1
 8003608:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800360a:	693b      	ldr	r3, [r7, #16]
 800360c:	2b03      	cmp	r3, #3
 800360e:	d10c      	bne.n	800362a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003610:	4a17      	ldr	r2, [pc, #92]	@ (8003670 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	fbb2 f3f3 	udiv	r3, r2, r3
 8003618:	4a14      	ldr	r2, [pc, #80]	@ (800366c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800361a:	68d2      	ldr	r2, [r2, #12]
 800361c:	0a12      	lsrs	r2, r2, #8
 800361e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003622:	fb02 f303 	mul.w	r3, r2, r3
 8003626:	617b      	str	r3, [r7, #20]
    break;
 8003628:	e00c      	b.n	8003644 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800362a:	4a12      	ldr	r2, [pc, #72]	@ (8003674 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003632:	4a0e      	ldr	r2, [pc, #56]	@ (800366c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003634:	68d2      	ldr	r2, [r2, #12]
 8003636:	0a12      	lsrs	r2, r2, #8
 8003638:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800363c:	fb02 f303 	mul.w	r3, r2, r3
 8003640:	617b      	str	r3, [r7, #20]
    break;
 8003642:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003644:	4b09      	ldr	r3, [pc, #36]	@ (800366c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003646:	68db      	ldr	r3, [r3, #12]
 8003648:	0e5b      	lsrs	r3, r3, #25
 800364a:	f003 0303 	and.w	r3, r3, #3
 800364e:	3301      	adds	r3, #1
 8003650:	005b      	lsls	r3, r3, #1
 8003652:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003654:	697a      	ldr	r2, [r7, #20]
 8003656:	68bb      	ldr	r3, [r7, #8]
 8003658:	fbb2 f3f3 	udiv	r3, r2, r3
 800365c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800365e:	687b      	ldr	r3, [r7, #4]
}
 8003660:	4618      	mov	r0, r3
 8003662:	371c      	adds	r7, #28
 8003664:	46bd      	mov	sp, r7
 8003666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366a:	4770      	bx	lr
 800366c:	40021000 	.word	0x40021000
 8003670:	016e3600 	.word	0x016e3600
 8003674:	00f42400 	.word	0x00f42400

08003678 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	b086      	sub	sp, #24
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003680:	2300      	movs	r3, #0
 8003682:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003684:	2300      	movs	r3, #0
 8003686:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003690:	2b00      	cmp	r3, #0
 8003692:	f000 8098 	beq.w	80037c6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003696:	2300      	movs	r3, #0
 8003698:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800369a:	4b43      	ldr	r3, [pc, #268]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800369c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800369e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d10d      	bne.n	80036c2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80036a6:	4b40      	ldr	r3, [pc, #256]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80036a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036aa:	4a3f      	ldr	r2, [pc, #252]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80036ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80036b0:	6593      	str	r3, [r2, #88]	@ 0x58
 80036b2:	4b3d      	ldr	r3, [pc, #244]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80036b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036ba:	60bb      	str	r3, [r7, #8]
 80036bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80036be:	2301      	movs	r3, #1
 80036c0:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80036c2:	4b3a      	ldr	r3, [pc, #232]	@ (80037ac <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4a39      	ldr	r2, [pc, #228]	@ (80037ac <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80036c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80036cc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80036ce:	f7fd fb57 	bl	8000d80 <HAL_GetTick>
 80036d2:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80036d4:	e009      	b.n	80036ea <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036d6:	f7fd fb53 	bl	8000d80 <HAL_GetTick>
 80036da:	4602      	mov	r2, r0
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	1ad3      	subs	r3, r2, r3
 80036e0:	2b02      	cmp	r3, #2
 80036e2:	d902      	bls.n	80036ea <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80036e4:	2303      	movs	r3, #3
 80036e6:	74fb      	strb	r3, [r7, #19]
        break;
 80036e8:	e005      	b.n	80036f6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80036ea:	4b30      	ldr	r3, [pc, #192]	@ (80037ac <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d0ef      	beq.n	80036d6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80036f6:	7cfb      	ldrb	r3, [r7, #19]
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d159      	bne.n	80037b0 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80036fc:	4b2a      	ldr	r3, [pc, #168]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80036fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003702:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003706:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003708:	697b      	ldr	r3, [r7, #20]
 800370a:	2b00      	cmp	r3, #0
 800370c:	d01e      	beq.n	800374c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003712:	697a      	ldr	r2, [r7, #20]
 8003714:	429a      	cmp	r2, r3
 8003716:	d019      	beq.n	800374c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003718:	4b23      	ldr	r3, [pc, #140]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800371a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800371e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003722:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003724:	4b20      	ldr	r3, [pc, #128]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003726:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800372a:	4a1f      	ldr	r2, [pc, #124]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800372c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003730:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003734:	4b1c      	ldr	r3, [pc, #112]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003736:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800373a:	4a1b      	ldr	r2, [pc, #108]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800373c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003740:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003744:	4a18      	ldr	r2, [pc, #96]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003746:	697b      	ldr	r3, [r7, #20]
 8003748:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800374c:	697b      	ldr	r3, [r7, #20]
 800374e:	f003 0301 	and.w	r3, r3, #1
 8003752:	2b00      	cmp	r3, #0
 8003754:	d016      	beq.n	8003784 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003756:	f7fd fb13 	bl	8000d80 <HAL_GetTick>
 800375a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800375c:	e00b      	b.n	8003776 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800375e:	f7fd fb0f 	bl	8000d80 <HAL_GetTick>
 8003762:	4602      	mov	r2, r0
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	1ad3      	subs	r3, r2, r3
 8003768:	f241 3288 	movw	r2, #5000	@ 0x1388
 800376c:	4293      	cmp	r3, r2
 800376e:	d902      	bls.n	8003776 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003770:	2303      	movs	r3, #3
 8003772:	74fb      	strb	r3, [r7, #19]
            break;
 8003774:	e006      	b.n	8003784 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003776:	4b0c      	ldr	r3, [pc, #48]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003778:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800377c:	f003 0302 	and.w	r3, r3, #2
 8003780:	2b00      	cmp	r3, #0
 8003782:	d0ec      	beq.n	800375e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003784:	7cfb      	ldrb	r3, [r7, #19]
 8003786:	2b00      	cmp	r3, #0
 8003788:	d10b      	bne.n	80037a2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800378a:	4b07      	ldr	r3, [pc, #28]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800378c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003790:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003798:	4903      	ldr	r1, [pc, #12]	@ (80037a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800379a:	4313      	orrs	r3, r2
 800379c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80037a0:	e008      	b.n	80037b4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80037a2:	7cfb      	ldrb	r3, [r7, #19]
 80037a4:	74bb      	strb	r3, [r7, #18]
 80037a6:	e005      	b.n	80037b4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80037a8:	40021000 	.word	0x40021000
 80037ac:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037b0:	7cfb      	ldrb	r3, [r7, #19]
 80037b2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80037b4:	7c7b      	ldrb	r3, [r7, #17]
 80037b6:	2b01      	cmp	r3, #1
 80037b8:	d105      	bne.n	80037c6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80037ba:	4ba7      	ldr	r3, [pc, #668]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80037bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037be:	4aa6      	ldr	r2, [pc, #664]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80037c0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80037c4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f003 0301 	and.w	r3, r3, #1
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d00a      	beq.n	80037e8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80037d2:	4ba1      	ldr	r3, [pc, #644]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80037d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037d8:	f023 0203 	bic.w	r2, r3, #3
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	685b      	ldr	r3, [r3, #4]
 80037e0:	499d      	ldr	r1, [pc, #628]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80037e2:	4313      	orrs	r3, r2
 80037e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f003 0302 	and.w	r3, r3, #2
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d00a      	beq.n	800380a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80037f4:	4b98      	ldr	r3, [pc, #608]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80037f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037fa:	f023 020c 	bic.w	r2, r3, #12
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	689b      	ldr	r3, [r3, #8]
 8003802:	4995      	ldr	r1, [pc, #596]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003804:	4313      	orrs	r3, r2
 8003806:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f003 0304 	and.w	r3, r3, #4
 8003812:	2b00      	cmp	r3, #0
 8003814:	d00a      	beq.n	800382c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003816:	4b90      	ldr	r3, [pc, #576]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003818:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800381c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	68db      	ldr	r3, [r3, #12]
 8003824:	498c      	ldr	r1, [pc, #560]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003826:	4313      	orrs	r3, r2
 8003828:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f003 0308 	and.w	r3, r3, #8
 8003834:	2b00      	cmp	r3, #0
 8003836:	d00a      	beq.n	800384e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003838:	4b87      	ldr	r3, [pc, #540]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800383a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800383e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	691b      	ldr	r3, [r3, #16]
 8003846:	4984      	ldr	r1, [pc, #528]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003848:	4313      	orrs	r3, r2
 800384a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f003 0310 	and.w	r3, r3, #16
 8003856:	2b00      	cmp	r3, #0
 8003858:	d00a      	beq.n	8003870 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800385a:	4b7f      	ldr	r3, [pc, #508]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800385c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003860:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	695b      	ldr	r3, [r3, #20]
 8003868:	497b      	ldr	r1, [pc, #492]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800386a:	4313      	orrs	r3, r2
 800386c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f003 0320 	and.w	r3, r3, #32
 8003878:	2b00      	cmp	r3, #0
 800387a:	d00a      	beq.n	8003892 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800387c:	4b76      	ldr	r3, [pc, #472]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800387e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003882:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	699b      	ldr	r3, [r3, #24]
 800388a:	4973      	ldr	r1, [pc, #460]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800388c:	4313      	orrs	r3, r2
 800388e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800389a:	2b00      	cmp	r3, #0
 800389c:	d00a      	beq.n	80038b4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800389e:	4b6e      	ldr	r3, [pc, #440]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80038a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038a4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	69db      	ldr	r3, [r3, #28]
 80038ac:	496a      	ldr	r1, [pc, #424]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80038ae:	4313      	orrs	r3, r2
 80038b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d00a      	beq.n	80038d6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80038c0:	4b65      	ldr	r3, [pc, #404]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80038c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038c6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6a1b      	ldr	r3, [r3, #32]
 80038ce:	4962      	ldr	r1, [pc, #392]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80038d0:	4313      	orrs	r3, r2
 80038d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d00a      	beq.n	80038f8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80038e2:	4b5d      	ldr	r3, [pc, #372]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80038e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038e8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038f0:	4959      	ldr	r1, [pc, #356]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80038f2:	4313      	orrs	r3, r2
 80038f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003900:	2b00      	cmp	r3, #0
 8003902:	d00a      	beq.n	800391a <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003904:	4b54      	ldr	r3, [pc, #336]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003906:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800390a:	f023 0203 	bic.w	r2, r3, #3
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003912:	4951      	ldr	r1, [pc, #324]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003914:	4313      	orrs	r3, r2
 8003916:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003922:	2b00      	cmp	r3, #0
 8003924:	d00a      	beq.n	800393c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003926:	4b4c      	ldr	r3, [pc, #304]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003928:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800392c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003934:	4948      	ldr	r1, [pc, #288]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003936:	4313      	orrs	r3, r2
 8003938:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003944:	2b00      	cmp	r3, #0
 8003946:	d015      	beq.n	8003974 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003948:	4b43      	ldr	r3, [pc, #268]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800394a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800394e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003956:	4940      	ldr	r1, [pc, #256]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003958:	4313      	orrs	r3, r2
 800395a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003962:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003966:	d105      	bne.n	8003974 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003968:	4b3b      	ldr	r3, [pc, #236]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800396a:	68db      	ldr	r3, [r3, #12]
 800396c:	4a3a      	ldr	r2, [pc, #232]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800396e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003972:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800397c:	2b00      	cmp	r3, #0
 800397e:	d015      	beq.n	80039ac <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003980:	4b35      	ldr	r3, [pc, #212]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003982:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003986:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800398e:	4932      	ldr	r1, [pc, #200]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003990:	4313      	orrs	r3, r2
 8003992:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800399a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800399e:	d105      	bne.n	80039ac <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80039a0:	4b2d      	ldr	r3, [pc, #180]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039a2:	68db      	ldr	r3, [r3, #12]
 80039a4:	4a2c      	ldr	r2, [pc, #176]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80039aa:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d015      	beq.n	80039e4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80039b8:	4b27      	ldr	r3, [pc, #156]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039be:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039c6:	4924      	ldr	r1, [pc, #144]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039c8:	4313      	orrs	r3, r2
 80039ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80039d2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80039d6:	d105      	bne.n	80039e4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80039d8:	4b1f      	ldr	r3, [pc, #124]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039da:	68db      	ldr	r3, [r3, #12]
 80039dc:	4a1e      	ldr	r2, [pc, #120]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80039e2:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d015      	beq.n	8003a1c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80039f0:	4b19      	ldr	r3, [pc, #100]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80039f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039f6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039fe:	4916      	ldr	r1, [pc, #88]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a00:	4313      	orrs	r3, r2
 8003a02:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a0a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003a0e:	d105      	bne.n	8003a1c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003a10:	4b11      	ldr	r3, [pc, #68]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a12:	68db      	ldr	r3, [r3, #12]
 8003a14:	4a10      	ldr	r2, [pc, #64]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a16:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003a1a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d019      	beq.n	8003a5c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003a28:	4b0b      	ldr	r3, [pc, #44]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a2e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a36:	4908      	ldr	r1, [pc, #32]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a38:	4313      	orrs	r3, r2
 8003a3a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a42:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003a46:	d109      	bne.n	8003a5c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003a48:	4b03      	ldr	r3, [pc, #12]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a4a:	68db      	ldr	r3, [r3, #12]
 8003a4c:	4a02      	ldr	r2, [pc, #8]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003a4e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003a52:	60d3      	str	r3, [r2, #12]
 8003a54:	e002      	b.n	8003a5c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8003a56:	bf00      	nop
 8003a58:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d015      	beq.n	8003a94 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003a68:	4b29      	ldr	r3, [pc, #164]	@ (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003a6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a6e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a76:	4926      	ldr	r1, [pc, #152]	@ (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003a78:	4313      	orrs	r3, r2
 8003a7a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a82:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003a86:	d105      	bne.n	8003a94 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003a88:	4b21      	ldr	r3, [pc, #132]	@ (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003a8a:	68db      	ldr	r3, [r3, #12]
 8003a8c:	4a20      	ldr	r2, [pc, #128]	@ (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003a8e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a92:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d015      	beq.n	8003acc <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8003aa0:	4b1b      	ldr	r3, [pc, #108]	@ (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003aa2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003aa6:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003aae:	4918      	ldr	r1, [pc, #96]	@ (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003ab0:	4313      	orrs	r3, r2
 8003ab2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003aba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003abe:	d105      	bne.n	8003acc <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003ac0:	4b13      	ldr	r3, [pc, #76]	@ (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003ac2:	68db      	ldr	r3, [r3, #12]
 8003ac4:	4a12      	ldr	r2, [pc, #72]	@ (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003ac6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003aca:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d015      	beq.n	8003b04 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003ad8:	4b0d      	ldr	r3, [pc, #52]	@ (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003ada:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003ade:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ae6:	490a      	ldr	r1, [pc, #40]	@ (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003ae8:	4313      	orrs	r3, r2
 8003aea:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003af2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003af6:	d105      	bne.n	8003b04 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003af8:	4b05      	ldr	r3, [pc, #20]	@ (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003afa:	68db      	ldr	r3, [r3, #12]
 8003afc:	4a04      	ldr	r2, [pc, #16]	@ (8003b10 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003afe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003b02:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8003b04:	7cbb      	ldrb	r3, [r7, #18]
}
 8003b06:	4618      	mov	r0, r3
 8003b08:	3718      	adds	r7, #24
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	bd80      	pop	{r7, pc}
 8003b0e:	bf00      	nop
 8003b10:	40021000 	.word	0x40021000

08003b14 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b082      	sub	sp, #8
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d101      	bne.n	8003b26 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003b22:	2301      	movs	r3, #1
 8003b24:	e049      	b.n	8003bba <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b2c:	b2db      	uxtb	r3, r3
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d106      	bne.n	8003b40 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	2200      	movs	r2, #0
 8003b36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003b3a:	6878      	ldr	r0, [r7, #4]
 8003b3c:	f7fc ff94 	bl	8000a68 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2202      	movs	r2, #2
 8003b44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681a      	ldr	r2, [r3, #0]
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	3304      	adds	r3, #4
 8003b50:	4619      	mov	r1, r3
 8003b52:	4610      	mov	r0, r2
 8003b54:	f000 fb3c 	bl	80041d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2201      	movs	r2, #1
 8003b5c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2201      	movs	r2, #1
 8003b64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	2201      	movs	r2, #1
 8003b6c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2201      	movs	r2, #1
 8003b74:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2201      	movs	r2, #1
 8003b7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2201      	movs	r2, #1
 8003b84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2201      	movs	r2, #1
 8003b8c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2201      	movs	r2, #1
 8003b94:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	2201      	movs	r2, #1
 8003b9c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2201      	movs	r2, #1
 8003ba4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2201      	movs	r2, #1
 8003bac:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2201      	movs	r2, #1
 8003bb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003bb8:	2300      	movs	r3, #0
}
 8003bba:	4618      	mov	r0, r3
 8003bbc:	3708      	adds	r7, #8
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	bd80      	pop	{r7, pc}
	...

08003bc4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003bc4:	b480      	push	{r7}
 8003bc6:	b085      	sub	sp, #20
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003bd2:	b2db      	uxtb	r3, r3
 8003bd4:	2b01      	cmp	r3, #1
 8003bd6:	d001      	beq.n	8003bdc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003bd8:	2301      	movs	r3, #1
 8003bda:	e054      	b.n	8003c86 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2202      	movs	r2, #2
 8003be0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	68da      	ldr	r2, [r3, #12]
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f042 0201 	orr.w	r2, r2, #1
 8003bf2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	4a26      	ldr	r2, [pc, #152]	@ (8003c94 <HAL_TIM_Base_Start_IT+0xd0>)
 8003bfa:	4293      	cmp	r3, r2
 8003bfc:	d022      	beq.n	8003c44 <HAL_TIM_Base_Start_IT+0x80>
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c06:	d01d      	beq.n	8003c44 <HAL_TIM_Base_Start_IT+0x80>
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	4a22      	ldr	r2, [pc, #136]	@ (8003c98 <HAL_TIM_Base_Start_IT+0xd4>)
 8003c0e:	4293      	cmp	r3, r2
 8003c10:	d018      	beq.n	8003c44 <HAL_TIM_Base_Start_IT+0x80>
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	4a21      	ldr	r2, [pc, #132]	@ (8003c9c <HAL_TIM_Base_Start_IT+0xd8>)
 8003c18:	4293      	cmp	r3, r2
 8003c1a:	d013      	beq.n	8003c44 <HAL_TIM_Base_Start_IT+0x80>
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	4a1f      	ldr	r2, [pc, #124]	@ (8003ca0 <HAL_TIM_Base_Start_IT+0xdc>)
 8003c22:	4293      	cmp	r3, r2
 8003c24:	d00e      	beq.n	8003c44 <HAL_TIM_Base_Start_IT+0x80>
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	4a1e      	ldr	r2, [pc, #120]	@ (8003ca4 <HAL_TIM_Base_Start_IT+0xe0>)
 8003c2c:	4293      	cmp	r3, r2
 8003c2e:	d009      	beq.n	8003c44 <HAL_TIM_Base_Start_IT+0x80>
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	4a1c      	ldr	r2, [pc, #112]	@ (8003ca8 <HAL_TIM_Base_Start_IT+0xe4>)
 8003c36:	4293      	cmp	r3, r2
 8003c38:	d004      	beq.n	8003c44 <HAL_TIM_Base_Start_IT+0x80>
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	4a1b      	ldr	r2, [pc, #108]	@ (8003cac <HAL_TIM_Base_Start_IT+0xe8>)
 8003c40:	4293      	cmp	r3, r2
 8003c42:	d115      	bne.n	8003c70 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	689a      	ldr	r2, [r3, #8]
 8003c4a:	4b19      	ldr	r3, [pc, #100]	@ (8003cb0 <HAL_TIM_Base_Start_IT+0xec>)
 8003c4c:	4013      	ands	r3, r2
 8003c4e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	2b06      	cmp	r3, #6
 8003c54:	d015      	beq.n	8003c82 <HAL_TIM_Base_Start_IT+0xbe>
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c5c:	d011      	beq.n	8003c82 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	681a      	ldr	r2, [r3, #0]
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f042 0201 	orr.w	r2, r2, #1
 8003c6c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c6e:	e008      	b.n	8003c82 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	681a      	ldr	r2, [r3, #0]
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f042 0201 	orr.w	r2, r2, #1
 8003c7e:	601a      	str	r2, [r3, #0]
 8003c80:	e000      	b.n	8003c84 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c82:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003c84:	2300      	movs	r3, #0
}
 8003c86:	4618      	mov	r0, r3
 8003c88:	3714      	adds	r7, #20
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c90:	4770      	bx	lr
 8003c92:	bf00      	nop
 8003c94:	40012c00 	.word	0x40012c00
 8003c98:	40000400 	.word	0x40000400
 8003c9c:	40000800 	.word	0x40000800
 8003ca0:	40000c00 	.word	0x40000c00
 8003ca4:	40013400 	.word	0x40013400
 8003ca8:	40014000 	.word	0x40014000
 8003cac:	40015000 	.word	0x40015000
 8003cb0:	00010007 	.word	0x00010007

08003cb4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b084      	sub	sp, #16
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	68db      	ldr	r3, [r3, #12]
 8003cc2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	691b      	ldr	r3, [r3, #16]
 8003cca:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003ccc:	68bb      	ldr	r3, [r7, #8]
 8003cce:	f003 0302 	and.w	r3, r3, #2
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d020      	beq.n	8003d18 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	f003 0302 	and.w	r3, r3, #2
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d01b      	beq.n	8003d18 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f06f 0202 	mvn.w	r2, #2
 8003ce8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	2201      	movs	r2, #1
 8003cee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	699b      	ldr	r3, [r3, #24]
 8003cf6:	f003 0303 	and.w	r3, r3, #3
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d003      	beq.n	8003d06 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003cfe:	6878      	ldr	r0, [r7, #4]
 8003d00:	f000 fa48 	bl	8004194 <HAL_TIM_IC_CaptureCallback>
 8003d04:	e005      	b.n	8003d12 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d06:	6878      	ldr	r0, [r7, #4]
 8003d08:	f000 fa3a 	bl	8004180 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d0c:	6878      	ldr	r0, [r7, #4]
 8003d0e:	f000 fa4b 	bl	80041a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	2200      	movs	r2, #0
 8003d16:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003d18:	68bb      	ldr	r3, [r7, #8]
 8003d1a:	f003 0304 	and.w	r3, r3, #4
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d020      	beq.n	8003d64 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	f003 0304 	and.w	r3, r3, #4
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d01b      	beq.n	8003d64 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f06f 0204 	mvn.w	r2, #4
 8003d34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	2202      	movs	r2, #2
 8003d3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	699b      	ldr	r3, [r3, #24]
 8003d42:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d003      	beq.n	8003d52 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d4a:	6878      	ldr	r0, [r7, #4]
 8003d4c:	f000 fa22 	bl	8004194 <HAL_TIM_IC_CaptureCallback>
 8003d50:	e005      	b.n	8003d5e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d52:	6878      	ldr	r0, [r7, #4]
 8003d54:	f000 fa14 	bl	8004180 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d58:	6878      	ldr	r0, [r7, #4]
 8003d5a:	f000 fa25 	bl	80041a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	2200      	movs	r2, #0
 8003d62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003d64:	68bb      	ldr	r3, [r7, #8]
 8003d66:	f003 0308 	and.w	r3, r3, #8
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d020      	beq.n	8003db0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	f003 0308 	and.w	r3, r3, #8
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d01b      	beq.n	8003db0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f06f 0208 	mvn.w	r2, #8
 8003d80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	2204      	movs	r2, #4
 8003d86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	69db      	ldr	r3, [r3, #28]
 8003d8e:	f003 0303 	and.w	r3, r3, #3
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d003      	beq.n	8003d9e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003d96:	6878      	ldr	r0, [r7, #4]
 8003d98:	f000 f9fc 	bl	8004194 <HAL_TIM_IC_CaptureCallback>
 8003d9c:	e005      	b.n	8003daa <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d9e:	6878      	ldr	r0, [r7, #4]
 8003da0:	f000 f9ee 	bl	8004180 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003da4:	6878      	ldr	r0, [r7, #4]
 8003da6:	f000 f9ff 	bl	80041a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	2200      	movs	r2, #0
 8003dae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003db0:	68bb      	ldr	r3, [r7, #8]
 8003db2:	f003 0310 	and.w	r3, r3, #16
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d020      	beq.n	8003dfc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	f003 0310 	and.w	r3, r3, #16
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d01b      	beq.n	8003dfc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f06f 0210 	mvn.w	r2, #16
 8003dcc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	2208      	movs	r2, #8
 8003dd2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	69db      	ldr	r3, [r3, #28]
 8003dda:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d003      	beq.n	8003dea <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003de2:	6878      	ldr	r0, [r7, #4]
 8003de4:	f000 f9d6 	bl	8004194 <HAL_TIM_IC_CaptureCallback>
 8003de8:	e005      	b.n	8003df6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003dea:	6878      	ldr	r0, [r7, #4]
 8003dec:	f000 f9c8 	bl	8004180 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003df0:	6878      	ldr	r0, [r7, #4]
 8003df2:	f000 f9d9 	bl	80041a8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	2200      	movs	r2, #0
 8003dfa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003dfc:	68bb      	ldr	r3, [r7, #8]
 8003dfe:	f003 0301 	and.w	r3, r3, #1
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d00c      	beq.n	8003e20 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	f003 0301 	and.w	r3, r3, #1
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d007      	beq.n	8003e20 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f06f 0201 	mvn.w	r2, #1
 8003e18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003e1a:	6878      	ldr	r0, [r7, #4]
 8003e1c:	f7fc fd72 	bl	8000904 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003e20:	68bb      	ldr	r3, [r7, #8]
 8003e22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d104      	bne.n	8003e34 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8003e2a:	68bb      	ldr	r3, [r7, #8]
 8003e2c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d00c      	beq.n	8003e4e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d007      	beq.n	8003e4e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8003e46:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003e48:	6878      	ldr	r0, [r7, #4]
 8003e4a:	f000 fbb1 	bl	80045b0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003e4e:	68bb      	ldr	r3, [r7, #8]
 8003e50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d00c      	beq.n	8003e72 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d007      	beq.n	8003e72 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003e6a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003e6c:	6878      	ldr	r0, [r7, #4]
 8003e6e:	f000 fba9 	bl	80045c4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003e72:	68bb      	ldr	r3, [r7, #8]
 8003e74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d00c      	beq.n	8003e96 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d007      	beq.n	8003e96 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003e8e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003e90:	6878      	ldr	r0, [r7, #4]
 8003e92:	f000 f993 	bl	80041bc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003e96:	68bb      	ldr	r3, [r7, #8]
 8003e98:	f003 0320 	and.w	r3, r3, #32
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d00c      	beq.n	8003eba <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	f003 0320 	and.w	r3, r3, #32
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d007      	beq.n	8003eba <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f06f 0220 	mvn.w	r2, #32
 8003eb2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003eb4:	6878      	ldr	r0, [r7, #4]
 8003eb6:	f000 fb71 	bl	800459c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8003eba:	68bb      	ldr	r3, [r7, #8]
 8003ebc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d00c      	beq.n	8003ede <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d007      	beq.n	8003ede <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8003ed6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8003ed8:	6878      	ldr	r0, [r7, #4]
 8003eda:	f000 fb7d 	bl	80045d8 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8003ede:	68bb      	ldr	r3, [r7, #8]
 8003ee0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d00c      	beq.n	8003f02 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d007      	beq.n	8003f02 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8003efa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8003efc:	6878      	ldr	r0, [r7, #4]
 8003efe:	f000 fb75 	bl	80045ec <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8003f02:	68bb      	ldr	r3, [r7, #8]
 8003f04:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d00c      	beq.n	8003f26 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d007      	beq.n	8003f26 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8003f1e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8003f20:	6878      	ldr	r0, [r7, #4]
 8003f22:	f000 fb6d 	bl	8004600 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8003f26:	68bb      	ldr	r3, [r7, #8]
 8003f28:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d00c      	beq.n	8003f4a <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d007      	beq.n	8003f4a <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8003f42:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8003f44:	6878      	ldr	r0, [r7, #4]
 8003f46:	f000 fb65 	bl	8004614 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003f4a:	bf00      	nop
 8003f4c:	3710      	adds	r7, #16
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	bd80      	pop	{r7, pc}
	...

08003f54 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b084      	sub	sp, #16
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
 8003f5c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003f5e:	2300      	movs	r3, #0
 8003f60:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003f68:	2b01      	cmp	r3, #1
 8003f6a:	d101      	bne.n	8003f70 <HAL_TIM_ConfigClockSource+0x1c>
 8003f6c:	2302      	movs	r3, #2
 8003f6e:	e0f6      	b.n	800415e <HAL_TIM_ConfigClockSource+0x20a>
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	2201      	movs	r2, #1
 8003f74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2202      	movs	r2, #2
 8003f7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	689b      	ldr	r3, [r3, #8]
 8003f86:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003f88:	68bb      	ldr	r3, [r7, #8]
 8003f8a:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8003f8e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003f92:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003f94:	68bb      	ldr	r3, [r7, #8]
 8003f96:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003f9a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	68ba      	ldr	r2, [r7, #8]
 8003fa2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	4a6f      	ldr	r2, [pc, #444]	@ (8004168 <HAL_TIM_ConfigClockSource+0x214>)
 8003faa:	4293      	cmp	r3, r2
 8003fac:	f000 80c1 	beq.w	8004132 <HAL_TIM_ConfigClockSource+0x1de>
 8003fb0:	4a6d      	ldr	r2, [pc, #436]	@ (8004168 <HAL_TIM_ConfigClockSource+0x214>)
 8003fb2:	4293      	cmp	r3, r2
 8003fb4:	f200 80c6 	bhi.w	8004144 <HAL_TIM_ConfigClockSource+0x1f0>
 8003fb8:	4a6c      	ldr	r2, [pc, #432]	@ (800416c <HAL_TIM_ConfigClockSource+0x218>)
 8003fba:	4293      	cmp	r3, r2
 8003fbc:	f000 80b9 	beq.w	8004132 <HAL_TIM_ConfigClockSource+0x1de>
 8003fc0:	4a6a      	ldr	r2, [pc, #424]	@ (800416c <HAL_TIM_ConfigClockSource+0x218>)
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	f200 80be 	bhi.w	8004144 <HAL_TIM_ConfigClockSource+0x1f0>
 8003fc8:	4a69      	ldr	r2, [pc, #420]	@ (8004170 <HAL_TIM_ConfigClockSource+0x21c>)
 8003fca:	4293      	cmp	r3, r2
 8003fcc:	f000 80b1 	beq.w	8004132 <HAL_TIM_ConfigClockSource+0x1de>
 8003fd0:	4a67      	ldr	r2, [pc, #412]	@ (8004170 <HAL_TIM_ConfigClockSource+0x21c>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	f200 80b6 	bhi.w	8004144 <HAL_TIM_ConfigClockSource+0x1f0>
 8003fd8:	4a66      	ldr	r2, [pc, #408]	@ (8004174 <HAL_TIM_ConfigClockSource+0x220>)
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	f000 80a9 	beq.w	8004132 <HAL_TIM_ConfigClockSource+0x1de>
 8003fe0:	4a64      	ldr	r2, [pc, #400]	@ (8004174 <HAL_TIM_ConfigClockSource+0x220>)
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	f200 80ae 	bhi.w	8004144 <HAL_TIM_ConfigClockSource+0x1f0>
 8003fe8:	4a63      	ldr	r2, [pc, #396]	@ (8004178 <HAL_TIM_ConfigClockSource+0x224>)
 8003fea:	4293      	cmp	r3, r2
 8003fec:	f000 80a1 	beq.w	8004132 <HAL_TIM_ConfigClockSource+0x1de>
 8003ff0:	4a61      	ldr	r2, [pc, #388]	@ (8004178 <HAL_TIM_ConfigClockSource+0x224>)
 8003ff2:	4293      	cmp	r3, r2
 8003ff4:	f200 80a6 	bhi.w	8004144 <HAL_TIM_ConfigClockSource+0x1f0>
 8003ff8:	4a60      	ldr	r2, [pc, #384]	@ (800417c <HAL_TIM_ConfigClockSource+0x228>)
 8003ffa:	4293      	cmp	r3, r2
 8003ffc:	f000 8099 	beq.w	8004132 <HAL_TIM_ConfigClockSource+0x1de>
 8004000:	4a5e      	ldr	r2, [pc, #376]	@ (800417c <HAL_TIM_ConfigClockSource+0x228>)
 8004002:	4293      	cmp	r3, r2
 8004004:	f200 809e 	bhi.w	8004144 <HAL_TIM_ConfigClockSource+0x1f0>
 8004008:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800400c:	f000 8091 	beq.w	8004132 <HAL_TIM_ConfigClockSource+0x1de>
 8004010:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8004014:	f200 8096 	bhi.w	8004144 <HAL_TIM_ConfigClockSource+0x1f0>
 8004018:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800401c:	f000 8089 	beq.w	8004132 <HAL_TIM_ConfigClockSource+0x1de>
 8004020:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004024:	f200 808e 	bhi.w	8004144 <HAL_TIM_ConfigClockSource+0x1f0>
 8004028:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800402c:	d03e      	beq.n	80040ac <HAL_TIM_ConfigClockSource+0x158>
 800402e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004032:	f200 8087 	bhi.w	8004144 <HAL_TIM_ConfigClockSource+0x1f0>
 8004036:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800403a:	f000 8086 	beq.w	800414a <HAL_TIM_ConfigClockSource+0x1f6>
 800403e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004042:	d87f      	bhi.n	8004144 <HAL_TIM_ConfigClockSource+0x1f0>
 8004044:	2b70      	cmp	r3, #112	@ 0x70
 8004046:	d01a      	beq.n	800407e <HAL_TIM_ConfigClockSource+0x12a>
 8004048:	2b70      	cmp	r3, #112	@ 0x70
 800404a:	d87b      	bhi.n	8004144 <HAL_TIM_ConfigClockSource+0x1f0>
 800404c:	2b60      	cmp	r3, #96	@ 0x60
 800404e:	d050      	beq.n	80040f2 <HAL_TIM_ConfigClockSource+0x19e>
 8004050:	2b60      	cmp	r3, #96	@ 0x60
 8004052:	d877      	bhi.n	8004144 <HAL_TIM_ConfigClockSource+0x1f0>
 8004054:	2b50      	cmp	r3, #80	@ 0x50
 8004056:	d03c      	beq.n	80040d2 <HAL_TIM_ConfigClockSource+0x17e>
 8004058:	2b50      	cmp	r3, #80	@ 0x50
 800405a:	d873      	bhi.n	8004144 <HAL_TIM_ConfigClockSource+0x1f0>
 800405c:	2b40      	cmp	r3, #64	@ 0x40
 800405e:	d058      	beq.n	8004112 <HAL_TIM_ConfigClockSource+0x1be>
 8004060:	2b40      	cmp	r3, #64	@ 0x40
 8004062:	d86f      	bhi.n	8004144 <HAL_TIM_ConfigClockSource+0x1f0>
 8004064:	2b30      	cmp	r3, #48	@ 0x30
 8004066:	d064      	beq.n	8004132 <HAL_TIM_ConfigClockSource+0x1de>
 8004068:	2b30      	cmp	r3, #48	@ 0x30
 800406a:	d86b      	bhi.n	8004144 <HAL_TIM_ConfigClockSource+0x1f0>
 800406c:	2b20      	cmp	r3, #32
 800406e:	d060      	beq.n	8004132 <HAL_TIM_ConfigClockSource+0x1de>
 8004070:	2b20      	cmp	r3, #32
 8004072:	d867      	bhi.n	8004144 <HAL_TIM_ConfigClockSource+0x1f0>
 8004074:	2b00      	cmp	r3, #0
 8004076:	d05c      	beq.n	8004132 <HAL_TIM_ConfigClockSource+0x1de>
 8004078:	2b10      	cmp	r3, #16
 800407a:	d05a      	beq.n	8004132 <HAL_TIM_ConfigClockSource+0x1de>
 800407c:	e062      	b.n	8004144 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004086:	683b      	ldr	r3, [r7, #0]
 8004088:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800408a:	683b      	ldr	r3, [r7, #0]
 800408c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800408e:	f000 f9cf 	bl	8004430 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	689b      	ldr	r3, [r3, #8]
 8004098:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800409a:	68bb      	ldr	r3, [r7, #8]
 800409c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80040a0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	68ba      	ldr	r2, [r7, #8]
 80040a8:	609a      	str	r2, [r3, #8]
      break;
 80040aa:	e04f      	b.n	800414c <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80040b0:	683b      	ldr	r3, [r7, #0]
 80040b2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80040b8:	683b      	ldr	r3, [r7, #0]
 80040ba:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80040bc:	f000 f9b8 	bl	8004430 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	689a      	ldr	r2, [r3, #8]
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80040ce:	609a      	str	r2, [r3, #8]
      break;
 80040d0:	e03c      	b.n	800414c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80040d6:	683b      	ldr	r3, [r7, #0]
 80040d8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80040da:	683b      	ldr	r3, [r7, #0]
 80040dc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80040de:	461a      	mov	r2, r3
 80040e0:	f000 f92a 	bl	8004338 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	2150      	movs	r1, #80	@ 0x50
 80040ea:	4618      	mov	r0, r3
 80040ec:	f000 f983 	bl	80043f6 <TIM_ITRx_SetConfig>
      break;
 80040f0:	e02c      	b.n	800414c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80040f6:	683b      	ldr	r3, [r7, #0]
 80040f8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80040fa:	683b      	ldr	r3, [r7, #0]
 80040fc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80040fe:	461a      	mov	r2, r3
 8004100:	f000 f949 	bl	8004396 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	2160      	movs	r1, #96	@ 0x60
 800410a:	4618      	mov	r0, r3
 800410c:	f000 f973 	bl	80043f6 <TIM_ITRx_SetConfig>
      break;
 8004110:	e01c      	b.n	800414c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004116:	683b      	ldr	r3, [r7, #0]
 8004118:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800411a:	683b      	ldr	r3, [r7, #0]
 800411c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800411e:	461a      	mov	r2, r3
 8004120:	f000 f90a 	bl	8004338 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	2140      	movs	r1, #64	@ 0x40
 800412a:	4618      	mov	r0, r3
 800412c:	f000 f963 	bl	80043f6 <TIM_ITRx_SetConfig>
      break;
 8004130:	e00c      	b.n	800414c <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681a      	ldr	r2, [r3, #0]
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	4619      	mov	r1, r3
 800413c:	4610      	mov	r0, r2
 800413e:	f000 f95a 	bl	80043f6 <TIM_ITRx_SetConfig>
      break;
 8004142:	e003      	b.n	800414c <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8004144:	2301      	movs	r3, #1
 8004146:	73fb      	strb	r3, [r7, #15]
      break;
 8004148:	e000      	b.n	800414c <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800414a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2201      	movs	r2, #1
 8004150:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2200      	movs	r2, #0
 8004158:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800415c:	7bfb      	ldrb	r3, [r7, #15]
}
 800415e:	4618      	mov	r0, r3
 8004160:	3710      	adds	r7, #16
 8004162:	46bd      	mov	sp, r7
 8004164:	bd80      	pop	{r7, pc}
 8004166:	bf00      	nop
 8004168:	00100070 	.word	0x00100070
 800416c:	00100060 	.word	0x00100060
 8004170:	00100050 	.word	0x00100050
 8004174:	00100040 	.word	0x00100040
 8004178:	00100030 	.word	0x00100030
 800417c:	00100020 	.word	0x00100020

08004180 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004180:	b480      	push	{r7}
 8004182:	b083      	sub	sp, #12
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004188:	bf00      	nop
 800418a:	370c      	adds	r7, #12
 800418c:	46bd      	mov	sp, r7
 800418e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004192:	4770      	bx	lr

08004194 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004194:	b480      	push	{r7}
 8004196:	b083      	sub	sp, #12
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800419c:	bf00      	nop
 800419e:	370c      	adds	r7, #12
 80041a0:	46bd      	mov	sp, r7
 80041a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a6:	4770      	bx	lr

080041a8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80041a8:	b480      	push	{r7}
 80041aa:	b083      	sub	sp, #12
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80041b0:	bf00      	nop
 80041b2:	370c      	adds	r7, #12
 80041b4:	46bd      	mov	sp, r7
 80041b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ba:	4770      	bx	lr

080041bc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80041bc:	b480      	push	{r7}
 80041be:	b083      	sub	sp, #12
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80041c4:	bf00      	nop
 80041c6:	370c      	adds	r7, #12
 80041c8:	46bd      	mov	sp, r7
 80041ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ce:	4770      	bx	lr

080041d0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80041d0:	b480      	push	{r7}
 80041d2:	b085      	sub	sp, #20
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
 80041d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	4a4c      	ldr	r2, [pc, #304]	@ (8004314 <TIM_Base_SetConfig+0x144>)
 80041e4:	4293      	cmp	r3, r2
 80041e6:	d017      	beq.n	8004218 <TIM_Base_SetConfig+0x48>
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80041ee:	d013      	beq.n	8004218 <TIM_Base_SetConfig+0x48>
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	4a49      	ldr	r2, [pc, #292]	@ (8004318 <TIM_Base_SetConfig+0x148>)
 80041f4:	4293      	cmp	r3, r2
 80041f6:	d00f      	beq.n	8004218 <TIM_Base_SetConfig+0x48>
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	4a48      	ldr	r2, [pc, #288]	@ (800431c <TIM_Base_SetConfig+0x14c>)
 80041fc:	4293      	cmp	r3, r2
 80041fe:	d00b      	beq.n	8004218 <TIM_Base_SetConfig+0x48>
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	4a47      	ldr	r2, [pc, #284]	@ (8004320 <TIM_Base_SetConfig+0x150>)
 8004204:	4293      	cmp	r3, r2
 8004206:	d007      	beq.n	8004218 <TIM_Base_SetConfig+0x48>
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	4a46      	ldr	r2, [pc, #280]	@ (8004324 <TIM_Base_SetConfig+0x154>)
 800420c:	4293      	cmp	r3, r2
 800420e:	d003      	beq.n	8004218 <TIM_Base_SetConfig+0x48>
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	4a45      	ldr	r2, [pc, #276]	@ (8004328 <TIM_Base_SetConfig+0x158>)
 8004214:	4293      	cmp	r3, r2
 8004216:	d108      	bne.n	800422a <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800421e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004220:	683b      	ldr	r3, [r7, #0]
 8004222:	685b      	ldr	r3, [r3, #4]
 8004224:	68fa      	ldr	r2, [r7, #12]
 8004226:	4313      	orrs	r3, r2
 8004228:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	4a39      	ldr	r2, [pc, #228]	@ (8004314 <TIM_Base_SetConfig+0x144>)
 800422e:	4293      	cmp	r3, r2
 8004230:	d023      	beq.n	800427a <TIM_Base_SetConfig+0xaa>
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004238:	d01f      	beq.n	800427a <TIM_Base_SetConfig+0xaa>
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	4a36      	ldr	r2, [pc, #216]	@ (8004318 <TIM_Base_SetConfig+0x148>)
 800423e:	4293      	cmp	r3, r2
 8004240:	d01b      	beq.n	800427a <TIM_Base_SetConfig+0xaa>
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	4a35      	ldr	r2, [pc, #212]	@ (800431c <TIM_Base_SetConfig+0x14c>)
 8004246:	4293      	cmp	r3, r2
 8004248:	d017      	beq.n	800427a <TIM_Base_SetConfig+0xaa>
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	4a34      	ldr	r2, [pc, #208]	@ (8004320 <TIM_Base_SetConfig+0x150>)
 800424e:	4293      	cmp	r3, r2
 8004250:	d013      	beq.n	800427a <TIM_Base_SetConfig+0xaa>
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	4a33      	ldr	r2, [pc, #204]	@ (8004324 <TIM_Base_SetConfig+0x154>)
 8004256:	4293      	cmp	r3, r2
 8004258:	d00f      	beq.n	800427a <TIM_Base_SetConfig+0xaa>
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	4a33      	ldr	r2, [pc, #204]	@ (800432c <TIM_Base_SetConfig+0x15c>)
 800425e:	4293      	cmp	r3, r2
 8004260:	d00b      	beq.n	800427a <TIM_Base_SetConfig+0xaa>
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	4a32      	ldr	r2, [pc, #200]	@ (8004330 <TIM_Base_SetConfig+0x160>)
 8004266:	4293      	cmp	r3, r2
 8004268:	d007      	beq.n	800427a <TIM_Base_SetConfig+0xaa>
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	4a31      	ldr	r2, [pc, #196]	@ (8004334 <TIM_Base_SetConfig+0x164>)
 800426e:	4293      	cmp	r3, r2
 8004270:	d003      	beq.n	800427a <TIM_Base_SetConfig+0xaa>
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	4a2c      	ldr	r2, [pc, #176]	@ (8004328 <TIM_Base_SetConfig+0x158>)
 8004276:	4293      	cmp	r3, r2
 8004278:	d108      	bne.n	800428c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004280:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004282:	683b      	ldr	r3, [r7, #0]
 8004284:	68db      	ldr	r3, [r3, #12]
 8004286:	68fa      	ldr	r2, [r7, #12]
 8004288:	4313      	orrs	r3, r2
 800428a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004292:	683b      	ldr	r3, [r7, #0]
 8004294:	695b      	ldr	r3, [r3, #20]
 8004296:	4313      	orrs	r3, r2
 8004298:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	68fa      	ldr	r2, [r7, #12]
 800429e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	689a      	ldr	r2, [r3, #8]
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80042a8:	683b      	ldr	r3, [r7, #0]
 80042aa:	681a      	ldr	r2, [r3, #0]
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	4a18      	ldr	r2, [pc, #96]	@ (8004314 <TIM_Base_SetConfig+0x144>)
 80042b4:	4293      	cmp	r3, r2
 80042b6:	d013      	beq.n	80042e0 <TIM_Base_SetConfig+0x110>
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	4a1a      	ldr	r2, [pc, #104]	@ (8004324 <TIM_Base_SetConfig+0x154>)
 80042bc:	4293      	cmp	r3, r2
 80042be:	d00f      	beq.n	80042e0 <TIM_Base_SetConfig+0x110>
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	4a1a      	ldr	r2, [pc, #104]	@ (800432c <TIM_Base_SetConfig+0x15c>)
 80042c4:	4293      	cmp	r3, r2
 80042c6:	d00b      	beq.n	80042e0 <TIM_Base_SetConfig+0x110>
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	4a19      	ldr	r2, [pc, #100]	@ (8004330 <TIM_Base_SetConfig+0x160>)
 80042cc:	4293      	cmp	r3, r2
 80042ce:	d007      	beq.n	80042e0 <TIM_Base_SetConfig+0x110>
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	4a18      	ldr	r2, [pc, #96]	@ (8004334 <TIM_Base_SetConfig+0x164>)
 80042d4:	4293      	cmp	r3, r2
 80042d6:	d003      	beq.n	80042e0 <TIM_Base_SetConfig+0x110>
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	4a13      	ldr	r2, [pc, #76]	@ (8004328 <TIM_Base_SetConfig+0x158>)
 80042dc:	4293      	cmp	r3, r2
 80042de:	d103      	bne.n	80042e8 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80042e0:	683b      	ldr	r3, [r7, #0]
 80042e2:	691a      	ldr	r2, [r3, #16]
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2201      	movs	r2, #1
 80042ec:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	691b      	ldr	r3, [r3, #16]
 80042f2:	f003 0301 	and.w	r3, r3, #1
 80042f6:	2b01      	cmp	r3, #1
 80042f8:	d105      	bne.n	8004306 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	691b      	ldr	r3, [r3, #16]
 80042fe:	f023 0201 	bic.w	r2, r3, #1
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	611a      	str	r2, [r3, #16]
  }
}
 8004306:	bf00      	nop
 8004308:	3714      	adds	r7, #20
 800430a:	46bd      	mov	sp, r7
 800430c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004310:	4770      	bx	lr
 8004312:	bf00      	nop
 8004314:	40012c00 	.word	0x40012c00
 8004318:	40000400 	.word	0x40000400
 800431c:	40000800 	.word	0x40000800
 8004320:	40000c00 	.word	0x40000c00
 8004324:	40013400 	.word	0x40013400
 8004328:	40015000 	.word	0x40015000
 800432c:	40014000 	.word	0x40014000
 8004330:	40014400 	.word	0x40014400
 8004334:	40014800 	.word	0x40014800

08004338 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004338:	b480      	push	{r7}
 800433a:	b087      	sub	sp, #28
 800433c:	af00      	add	r7, sp, #0
 800433e:	60f8      	str	r0, [r7, #12]
 8004340:	60b9      	str	r1, [r7, #8]
 8004342:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	6a1b      	ldr	r3, [r3, #32]
 8004348:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	6a1b      	ldr	r3, [r3, #32]
 800434e:	f023 0201 	bic.w	r2, r3, #1
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	699b      	ldr	r3, [r3, #24]
 800435a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800435c:	693b      	ldr	r3, [r7, #16]
 800435e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004362:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	011b      	lsls	r3, r3, #4
 8004368:	693a      	ldr	r2, [r7, #16]
 800436a:	4313      	orrs	r3, r2
 800436c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800436e:	697b      	ldr	r3, [r7, #20]
 8004370:	f023 030a 	bic.w	r3, r3, #10
 8004374:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004376:	697a      	ldr	r2, [r7, #20]
 8004378:	68bb      	ldr	r3, [r7, #8]
 800437a:	4313      	orrs	r3, r2
 800437c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	693a      	ldr	r2, [r7, #16]
 8004382:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	697a      	ldr	r2, [r7, #20]
 8004388:	621a      	str	r2, [r3, #32]
}
 800438a:	bf00      	nop
 800438c:	371c      	adds	r7, #28
 800438e:	46bd      	mov	sp, r7
 8004390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004394:	4770      	bx	lr

08004396 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004396:	b480      	push	{r7}
 8004398:	b087      	sub	sp, #28
 800439a:	af00      	add	r7, sp, #0
 800439c:	60f8      	str	r0, [r7, #12]
 800439e:	60b9      	str	r1, [r7, #8]
 80043a0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	6a1b      	ldr	r3, [r3, #32]
 80043a6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	6a1b      	ldr	r3, [r3, #32]
 80043ac:	f023 0210 	bic.w	r2, r3, #16
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	699b      	ldr	r3, [r3, #24]
 80043b8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80043ba:	693b      	ldr	r3, [r7, #16]
 80043bc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80043c0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	031b      	lsls	r3, r3, #12
 80043c6:	693a      	ldr	r2, [r7, #16]
 80043c8:	4313      	orrs	r3, r2
 80043ca:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80043cc:	697b      	ldr	r3, [r7, #20]
 80043ce:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80043d2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80043d4:	68bb      	ldr	r3, [r7, #8]
 80043d6:	011b      	lsls	r3, r3, #4
 80043d8:	697a      	ldr	r2, [r7, #20]
 80043da:	4313      	orrs	r3, r2
 80043dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	693a      	ldr	r2, [r7, #16]
 80043e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	697a      	ldr	r2, [r7, #20]
 80043e8:	621a      	str	r2, [r3, #32]
}
 80043ea:	bf00      	nop
 80043ec:	371c      	adds	r7, #28
 80043ee:	46bd      	mov	sp, r7
 80043f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f4:	4770      	bx	lr

080043f6 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80043f6:	b480      	push	{r7}
 80043f8:	b085      	sub	sp, #20
 80043fa:	af00      	add	r7, sp, #0
 80043fc:	6078      	str	r0, [r7, #4]
 80043fe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	689b      	ldr	r3, [r3, #8]
 8004404:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800440c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004410:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004412:	683a      	ldr	r2, [r7, #0]
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	4313      	orrs	r3, r2
 8004418:	f043 0307 	orr.w	r3, r3, #7
 800441c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	68fa      	ldr	r2, [r7, #12]
 8004422:	609a      	str	r2, [r3, #8]
}
 8004424:	bf00      	nop
 8004426:	3714      	adds	r7, #20
 8004428:	46bd      	mov	sp, r7
 800442a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442e:	4770      	bx	lr

08004430 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004430:	b480      	push	{r7}
 8004432:	b087      	sub	sp, #28
 8004434:	af00      	add	r7, sp, #0
 8004436:	60f8      	str	r0, [r7, #12]
 8004438:	60b9      	str	r1, [r7, #8]
 800443a:	607a      	str	r2, [r7, #4]
 800443c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	689b      	ldr	r3, [r3, #8]
 8004442:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004444:	697b      	ldr	r3, [r7, #20]
 8004446:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800444a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800444c:	683b      	ldr	r3, [r7, #0]
 800444e:	021a      	lsls	r2, r3, #8
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	431a      	orrs	r2, r3
 8004454:	68bb      	ldr	r3, [r7, #8]
 8004456:	4313      	orrs	r3, r2
 8004458:	697a      	ldr	r2, [r7, #20]
 800445a:	4313      	orrs	r3, r2
 800445c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	697a      	ldr	r2, [r7, #20]
 8004462:	609a      	str	r2, [r3, #8]
}
 8004464:	bf00      	nop
 8004466:	371c      	adds	r7, #28
 8004468:	46bd      	mov	sp, r7
 800446a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446e:	4770      	bx	lr

08004470 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004470:	b480      	push	{r7}
 8004472:	b085      	sub	sp, #20
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]
 8004478:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004480:	2b01      	cmp	r3, #1
 8004482:	d101      	bne.n	8004488 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004484:	2302      	movs	r3, #2
 8004486:	e074      	b.n	8004572 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2201      	movs	r2, #1
 800448c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2202      	movs	r2, #2
 8004494:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	685b      	ldr	r3, [r3, #4]
 800449e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	689b      	ldr	r3, [r3, #8]
 80044a6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	4a34      	ldr	r2, [pc, #208]	@ (8004580 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80044ae:	4293      	cmp	r3, r2
 80044b0:	d009      	beq.n	80044c6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	4a33      	ldr	r2, [pc, #204]	@ (8004584 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80044b8:	4293      	cmp	r3, r2
 80044ba:	d004      	beq.n	80044c6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	4a31      	ldr	r2, [pc, #196]	@ (8004588 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80044c2:	4293      	cmp	r3, r2
 80044c4:	d108      	bne.n	80044d8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80044cc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	685b      	ldr	r3, [r3, #4]
 80044d2:	68fa      	ldr	r2, [r7, #12]
 80044d4:	4313      	orrs	r3, r2
 80044d6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80044de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80044e2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80044e4:	683b      	ldr	r3, [r7, #0]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	68fa      	ldr	r2, [r7, #12]
 80044ea:	4313      	orrs	r3, r2
 80044ec:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	68fa      	ldr	r2, [r7, #12]
 80044f4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	4a21      	ldr	r2, [pc, #132]	@ (8004580 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80044fc:	4293      	cmp	r3, r2
 80044fe:	d022      	beq.n	8004546 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004508:	d01d      	beq.n	8004546 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	4a1f      	ldr	r2, [pc, #124]	@ (800458c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8004510:	4293      	cmp	r3, r2
 8004512:	d018      	beq.n	8004546 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	4a1d      	ldr	r2, [pc, #116]	@ (8004590 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800451a:	4293      	cmp	r3, r2
 800451c:	d013      	beq.n	8004546 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	4a1c      	ldr	r2, [pc, #112]	@ (8004594 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8004524:	4293      	cmp	r3, r2
 8004526:	d00e      	beq.n	8004546 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	4a15      	ldr	r2, [pc, #84]	@ (8004584 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800452e:	4293      	cmp	r3, r2
 8004530:	d009      	beq.n	8004546 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	4a18      	ldr	r2, [pc, #96]	@ (8004598 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8004538:	4293      	cmp	r3, r2
 800453a:	d004      	beq.n	8004546 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	4a11      	ldr	r2, [pc, #68]	@ (8004588 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8004542:	4293      	cmp	r3, r2
 8004544:	d10c      	bne.n	8004560 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004546:	68bb      	ldr	r3, [r7, #8]
 8004548:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800454c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	689b      	ldr	r3, [r3, #8]
 8004552:	68ba      	ldr	r2, [r7, #8]
 8004554:	4313      	orrs	r3, r2
 8004556:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	68ba      	ldr	r2, [r7, #8]
 800455e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2201      	movs	r2, #1
 8004564:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2200      	movs	r2, #0
 800456c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004570:	2300      	movs	r3, #0
}
 8004572:	4618      	mov	r0, r3
 8004574:	3714      	adds	r7, #20
 8004576:	46bd      	mov	sp, r7
 8004578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800457c:	4770      	bx	lr
 800457e:	bf00      	nop
 8004580:	40012c00 	.word	0x40012c00
 8004584:	40013400 	.word	0x40013400
 8004588:	40015000 	.word	0x40015000
 800458c:	40000400 	.word	0x40000400
 8004590:	40000800 	.word	0x40000800
 8004594:	40000c00 	.word	0x40000c00
 8004598:	40014000 	.word	0x40014000

0800459c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800459c:	b480      	push	{r7}
 800459e:	b083      	sub	sp, #12
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80045a4:	bf00      	nop
 80045a6:	370c      	adds	r7, #12
 80045a8:	46bd      	mov	sp, r7
 80045aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ae:	4770      	bx	lr

080045b0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80045b0:	b480      	push	{r7}
 80045b2:	b083      	sub	sp, #12
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80045b8:	bf00      	nop
 80045ba:	370c      	adds	r7, #12
 80045bc:	46bd      	mov	sp, r7
 80045be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c2:	4770      	bx	lr

080045c4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80045c4:	b480      	push	{r7}
 80045c6:	b083      	sub	sp, #12
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80045cc:	bf00      	nop
 80045ce:	370c      	adds	r7, #12
 80045d0:	46bd      	mov	sp, r7
 80045d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d6:	4770      	bx	lr

080045d8 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 80045d8:	b480      	push	{r7}
 80045da:	b083      	sub	sp, #12
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80045e0:	bf00      	nop
 80045e2:	370c      	adds	r7, #12
 80045e4:	46bd      	mov	sp, r7
 80045e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ea:	4770      	bx	lr

080045ec <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80045ec:	b480      	push	{r7}
 80045ee:	b083      	sub	sp, #12
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 80045f4:	bf00      	nop
 80045f6:	370c      	adds	r7, #12
 80045f8:	46bd      	mov	sp, r7
 80045fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fe:	4770      	bx	lr

08004600 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8004600:	b480      	push	{r7}
 8004602:	b083      	sub	sp, #12
 8004604:	af00      	add	r7, sp, #0
 8004606:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8004608:	bf00      	nop
 800460a:	370c      	adds	r7, #12
 800460c:	46bd      	mov	sp, r7
 800460e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004612:	4770      	bx	lr

08004614 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8004614:	b480      	push	{r7}
 8004616:	b083      	sub	sp, #12
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800461c:	bf00      	nop
 800461e:	370c      	adds	r7, #12
 8004620:	46bd      	mov	sp, r7
 8004622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004626:	4770      	bx	lr

08004628 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004628:	b580      	push	{r7, lr}
 800462a:	b082      	sub	sp, #8
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d101      	bne.n	800463a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004636:	2301      	movs	r3, #1
 8004638:	e042      	b.n	80046c0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004640:	2b00      	cmp	r3, #0
 8004642:	d106      	bne.n	8004652 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2200      	movs	r2, #0
 8004648:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800464c:	6878      	ldr	r0, [r7, #4]
 800464e:	f7fc fa2f 	bl	8000ab0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2224      	movs	r2, #36	@ 0x24
 8004656:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	681a      	ldr	r2, [r3, #0]
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f022 0201 	bic.w	r2, r2, #1
 8004668:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800466e:	2b00      	cmp	r3, #0
 8004670:	d002      	beq.n	8004678 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004672:	6878      	ldr	r0, [r7, #4]
 8004674:	f000 fbb2 	bl	8004ddc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004678:	6878      	ldr	r0, [r7, #4]
 800467a:	f000 f8b3 	bl	80047e4 <UART_SetConfig>
 800467e:	4603      	mov	r3, r0
 8004680:	2b01      	cmp	r3, #1
 8004682:	d101      	bne.n	8004688 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004684:	2301      	movs	r3, #1
 8004686:	e01b      	b.n	80046c0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	685a      	ldr	r2, [r3, #4]
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004696:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	689a      	ldr	r2, [r3, #8]
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80046a6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	681a      	ldr	r2, [r3, #0]
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f042 0201 	orr.w	r2, r2, #1
 80046b6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80046b8:	6878      	ldr	r0, [r7, #4]
 80046ba:	f000 fc31 	bl	8004f20 <UART_CheckIdleState>
 80046be:	4603      	mov	r3, r0
}
 80046c0:	4618      	mov	r0, r3
 80046c2:	3708      	adds	r7, #8
 80046c4:	46bd      	mov	sp, r7
 80046c6:	bd80      	pop	{r7, pc}

080046c8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b08a      	sub	sp, #40	@ 0x28
 80046cc:	af02      	add	r7, sp, #8
 80046ce:	60f8      	str	r0, [r7, #12]
 80046d0:	60b9      	str	r1, [r7, #8]
 80046d2:	603b      	str	r3, [r7, #0]
 80046d4:	4613      	mov	r3, r2
 80046d6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046de:	2b20      	cmp	r3, #32
 80046e0:	d17b      	bne.n	80047da <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80046e2:	68bb      	ldr	r3, [r7, #8]
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d002      	beq.n	80046ee <HAL_UART_Transmit+0x26>
 80046e8:	88fb      	ldrh	r3, [r7, #6]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d101      	bne.n	80046f2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80046ee:	2301      	movs	r3, #1
 80046f0:	e074      	b.n	80047dc <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	2200      	movs	r2, #0
 80046f6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	2221      	movs	r2, #33	@ 0x21
 80046fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004702:	f7fc fb3d 	bl	8000d80 <HAL_GetTick>
 8004706:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	88fa      	ldrh	r2, [r7, #6]
 800470c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	88fa      	ldrh	r2, [r7, #6]
 8004714:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	689b      	ldr	r3, [r3, #8]
 800471c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004720:	d108      	bne.n	8004734 <HAL_UART_Transmit+0x6c>
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	691b      	ldr	r3, [r3, #16]
 8004726:	2b00      	cmp	r3, #0
 8004728:	d104      	bne.n	8004734 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800472a:	2300      	movs	r3, #0
 800472c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800472e:	68bb      	ldr	r3, [r7, #8]
 8004730:	61bb      	str	r3, [r7, #24]
 8004732:	e003      	b.n	800473c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004734:	68bb      	ldr	r3, [r7, #8]
 8004736:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004738:	2300      	movs	r3, #0
 800473a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800473c:	e030      	b.n	80047a0 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	9300      	str	r3, [sp, #0]
 8004742:	697b      	ldr	r3, [r7, #20]
 8004744:	2200      	movs	r2, #0
 8004746:	2180      	movs	r1, #128	@ 0x80
 8004748:	68f8      	ldr	r0, [r7, #12]
 800474a:	f000 fc93 	bl	8005074 <UART_WaitOnFlagUntilTimeout>
 800474e:	4603      	mov	r3, r0
 8004750:	2b00      	cmp	r3, #0
 8004752:	d005      	beq.n	8004760 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	2220      	movs	r2, #32
 8004758:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800475c:	2303      	movs	r3, #3
 800475e:	e03d      	b.n	80047dc <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8004760:	69fb      	ldr	r3, [r7, #28]
 8004762:	2b00      	cmp	r3, #0
 8004764:	d10b      	bne.n	800477e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004766:	69bb      	ldr	r3, [r7, #24]
 8004768:	881b      	ldrh	r3, [r3, #0]
 800476a:	461a      	mov	r2, r3
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004774:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004776:	69bb      	ldr	r3, [r7, #24]
 8004778:	3302      	adds	r3, #2
 800477a:	61bb      	str	r3, [r7, #24]
 800477c:	e007      	b.n	800478e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800477e:	69fb      	ldr	r3, [r7, #28]
 8004780:	781a      	ldrb	r2, [r3, #0]
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004788:	69fb      	ldr	r3, [r7, #28]
 800478a:	3301      	adds	r3, #1
 800478c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004794:	b29b      	uxth	r3, r3
 8004796:	3b01      	subs	r3, #1
 8004798:	b29a      	uxth	r2, r3
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80047a6:	b29b      	uxth	r3, r3
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d1c8      	bne.n	800473e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80047ac:	683b      	ldr	r3, [r7, #0]
 80047ae:	9300      	str	r3, [sp, #0]
 80047b0:	697b      	ldr	r3, [r7, #20]
 80047b2:	2200      	movs	r2, #0
 80047b4:	2140      	movs	r1, #64	@ 0x40
 80047b6:	68f8      	ldr	r0, [r7, #12]
 80047b8:	f000 fc5c 	bl	8005074 <UART_WaitOnFlagUntilTimeout>
 80047bc:	4603      	mov	r3, r0
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d005      	beq.n	80047ce <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	2220      	movs	r2, #32
 80047c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80047ca:	2303      	movs	r3, #3
 80047cc:	e006      	b.n	80047dc <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	2220      	movs	r2, #32
 80047d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80047d6:	2300      	movs	r3, #0
 80047d8:	e000      	b.n	80047dc <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80047da:	2302      	movs	r3, #2
  }
}
 80047dc:	4618      	mov	r0, r3
 80047de:	3720      	adds	r7, #32
 80047e0:	46bd      	mov	sp, r7
 80047e2:	bd80      	pop	{r7, pc}

080047e4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80047e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80047e8:	b08c      	sub	sp, #48	@ 0x30
 80047ea:	af00      	add	r7, sp, #0
 80047ec:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80047ee:	2300      	movs	r3, #0
 80047f0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80047f4:	697b      	ldr	r3, [r7, #20]
 80047f6:	689a      	ldr	r2, [r3, #8]
 80047f8:	697b      	ldr	r3, [r7, #20]
 80047fa:	691b      	ldr	r3, [r3, #16]
 80047fc:	431a      	orrs	r2, r3
 80047fe:	697b      	ldr	r3, [r7, #20]
 8004800:	695b      	ldr	r3, [r3, #20]
 8004802:	431a      	orrs	r2, r3
 8004804:	697b      	ldr	r3, [r7, #20]
 8004806:	69db      	ldr	r3, [r3, #28]
 8004808:	4313      	orrs	r3, r2
 800480a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800480c:	697b      	ldr	r3, [r7, #20]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	681a      	ldr	r2, [r3, #0]
 8004812:	4baa      	ldr	r3, [pc, #680]	@ (8004abc <UART_SetConfig+0x2d8>)
 8004814:	4013      	ands	r3, r2
 8004816:	697a      	ldr	r2, [r7, #20]
 8004818:	6812      	ldr	r2, [r2, #0]
 800481a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800481c:	430b      	orrs	r3, r1
 800481e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004820:	697b      	ldr	r3, [r7, #20]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	685b      	ldr	r3, [r3, #4]
 8004826:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800482a:	697b      	ldr	r3, [r7, #20]
 800482c:	68da      	ldr	r2, [r3, #12]
 800482e:	697b      	ldr	r3, [r7, #20]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	430a      	orrs	r2, r1
 8004834:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004836:	697b      	ldr	r3, [r7, #20]
 8004838:	699b      	ldr	r3, [r3, #24]
 800483a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800483c:	697b      	ldr	r3, [r7, #20]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	4a9f      	ldr	r2, [pc, #636]	@ (8004ac0 <UART_SetConfig+0x2dc>)
 8004842:	4293      	cmp	r3, r2
 8004844:	d004      	beq.n	8004850 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004846:	697b      	ldr	r3, [r7, #20]
 8004848:	6a1b      	ldr	r3, [r3, #32]
 800484a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800484c:	4313      	orrs	r3, r2
 800484e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004850:	697b      	ldr	r3, [r7, #20]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	689b      	ldr	r3, [r3, #8]
 8004856:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800485a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800485e:	697a      	ldr	r2, [r7, #20]
 8004860:	6812      	ldr	r2, [r2, #0]
 8004862:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004864:	430b      	orrs	r3, r1
 8004866:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004868:	697b      	ldr	r3, [r7, #20]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800486e:	f023 010f 	bic.w	r1, r3, #15
 8004872:	697b      	ldr	r3, [r7, #20]
 8004874:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004876:	697b      	ldr	r3, [r7, #20]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	430a      	orrs	r2, r1
 800487c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800487e:	697b      	ldr	r3, [r7, #20]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	4a90      	ldr	r2, [pc, #576]	@ (8004ac4 <UART_SetConfig+0x2e0>)
 8004884:	4293      	cmp	r3, r2
 8004886:	d125      	bne.n	80048d4 <UART_SetConfig+0xf0>
 8004888:	4b8f      	ldr	r3, [pc, #572]	@ (8004ac8 <UART_SetConfig+0x2e4>)
 800488a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800488e:	f003 0303 	and.w	r3, r3, #3
 8004892:	2b03      	cmp	r3, #3
 8004894:	d81a      	bhi.n	80048cc <UART_SetConfig+0xe8>
 8004896:	a201      	add	r2, pc, #4	@ (adr r2, 800489c <UART_SetConfig+0xb8>)
 8004898:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800489c:	080048ad 	.word	0x080048ad
 80048a0:	080048bd 	.word	0x080048bd
 80048a4:	080048b5 	.word	0x080048b5
 80048a8:	080048c5 	.word	0x080048c5
 80048ac:	2301      	movs	r3, #1
 80048ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80048b2:	e116      	b.n	8004ae2 <UART_SetConfig+0x2fe>
 80048b4:	2302      	movs	r3, #2
 80048b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80048ba:	e112      	b.n	8004ae2 <UART_SetConfig+0x2fe>
 80048bc:	2304      	movs	r3, #4
 80048be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80048c2:	e10e      	b.n	8004ae2 <UART_SetConfig+0x2fe>
 80048c4:	2308      	movs	r3, #8
 80048c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80048ca:	e10a      	b.n	8004ae2 <UART_SetConfig+0x2fe>
 80048cc:	2310      	movs	r3, #16
 80048ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80048d2:	e106      	b.n	8004ae2 <UART_SetConfig+0x2fe>
 80048d4:	697b      	ldr	r3, [r7, #20]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	4a7c      	ldr	r2, [pc, #496]	@ (8004acc <UART_SetConfig+0x2e8>)
 80048da:	4293      	cmp	r3, r2
 80048dc:	d138      	bne.n	8004950 <UART_SetConfig+0x16c>
 80048de:	4b7a      	ldr	r3, [pc, #488]	@ (8004ac8 <UART_SetConfig+0x2e4>)
 80048e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048e4:	f003 030c 	and.w	r3, r3, #12
 80048e8:	2b0c      	cmp	r3, #12
 80048ea:	d82d      	bhi.n	8004948 <UART_SetConfig+0x164>
 80048ec:	a201      	add	r2, pc, #4	@ (adr r2, 80048f4 <UART_SetConfig+0x110>)
 80048ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048f2:	bf00      	nop
 80048f4:	08004929 	.word	0x08004929
 80048f8:	08004949 	.word	0x08004949
 80048fc:	08004949 	.word	0x08004949
 8004900:	08004949 	.word	0x08004949
 8004904:	08004939 	.word	0x08004939
 8004908:	08004949 	.word	0x08004949
 800490c:	08004949 	.word	0x08004949
 8004910:	08004949 	.word	0x08004949
 8004914:	08004931 	.word	0x08004931
 8004918:	08004949 	.word	0x08004949
 800491c:	08004949 	.word	0x08004949
 8004920:	08004949 	.word	0x08004949
 8004924:	08004941 	.word	0x08004941
 8004928:	2300      	movs	r3, #0
 800492a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800492e:	e0d8      	b.n	8004ae2 <UART_SetConfig+0x2fe>
 8004930:	2302      	movs	r3, #2
 8004932:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004936:	e0d4      	b.n	8004ae2 <UART_SetConfig+0x2fe>
 8004938:	2304      	movs	r3, #4
 800493a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800493e:	e0d0      	b.n	8004ae2 <UART_SetConfig+0x2fe>
 8004940:	2308      	movs	r3, #8
 8004942:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004946:	e0cc      	b.n	8004ae2 <UART_SetConfig+0x2fe>
 8004948:	2310      	movs	r3, #16
 800494a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800494e:	e0c8      	b.n	8004ae2 <UART_SetConfig+0x2fe>
 8004950:	697b      	ldr	r3, [r7, #20]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	4a5e      	ldr	r2, [pc, #376]	@ (8004ad0 <UART_SetConfig+0x2ec>)
 8004956:	4293      	cmp	r3, r2
 8004958:	d125      	bne.n	80049a6 <UART_SetConfig+0x1c2>
 800495a:	4b5b      	ldr	r3, [pc, #364]	@ (8004ac8 <UART_SetConfig+0x2e4>)
 800495c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004960:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004964:	2b30      	cmp	r3, #48	@ 0x30
 8004966:	d016      	beq.n	8004996 <UART_SetConfig+0x1b2>
 8004968:	2b30      	cmp	r3, #48	@ 0x30
 800496a:	d818      	bhi.n	800499e <UART_SetConfig+0x1ba>
 800496c:	2b20      	cmp	r3, #32
 800496e:	d00a      	beq.n	8004986 <UART_SetConfig+0x1a2>
 8004970:	2b20      	cmp	r3, #32
 8004972:	d814      	bhi.n	800499e <UART_SetConfig+0x1ba>
 8004974:	2b00      	cmp	r3, #0
 8004976:	d002      	beq.n	800497e <UART_SetConfig+0x19a>
 8004978:	2b10      	cmp	r3, #16
 800497a:	d008      	beq.n	800498e <UART_SetConfig+0x1aa>
 800497c:	e00f      	b.n	800499e <UART_SetConfig+0x1ba>
 800497e:	2300      	movs	r3, #0
 8004980:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004984:	e0ad      	b.n	8004ae2 <UART_SetConfig+0x2fe>
 8004986:	2302      	movs	r3, #2
 8004988:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800498c:	e0a9      	b.n	8004ae2 <UART_SetConfig+0x2fe>
 800498e:	2304      	movs	r3, #4
 8004990:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004994:	e0a5      	b.n	8004ae2 <UART_SetConfig+0x2fe>
 8004996:	2308      	movs	r3, #8
 8004998:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800499c:	e0a1      	b.n	8004ae2 <UART_SetConfig+0x2fe>
 800499e:	2310      	movs	r3, #16
 80049a0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80049a4:	e09d      	b.n	8004ae2 <UART_SetConfig+0x2fe>
 80049a6:	697b      	ldr	r3, [r7, #20]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	4a4a      	ldr	r2, [pc, #296]	@ (8004ad4 <UART_SetConfig+0x2f0>)
 80049ac:	4293      	cmp	r3, r2
 80049ae:	d125      	bne.n	80049fc <UART_SetConfig+0x218>
 80049b0:	4b45      	ldr	r3, [pc, #276]	@ (8004ac8 <UART_SetConfig+0x2e4>)
 80049b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049b6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80049ba:	2bc0      	cmp	r3, #192	@ 0xc0
 80049bc:	d016      	beq.n	80049ec <UART_SetConfig+0x208>
 80049be:	2bc0      	cmp	r3, #192	@ 0xc0
 80049c0:	d818      	bhi.n	80049f4 <UART_SetConfig+0x210>
 80049c2:	2b80      	cmp	r3, #128	@ 0x80
 80049c4:	d00a      	beq.n	80049dc <UART_SetConfig+0x1f8>
 80049c6:	2b80      	cmp	r3, #128	@ 0x80
 80049c8:	d814      	bhi.n	80049f4 <UART_SetConfig+0x210>
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d002      	beq.n	80049d4 <UART_SetConfig+0x1f0>
 80049ce:	2b40      	cmp	r3, #64	@ 0x40
 80049d0:	d008      	beq.n	80049e4 <UART_SetConfig+0x200>
 80049d2:	e00f      	b.n	80049f4 <UART_SetConfig+0x210>
 80049d4:	2300      	movs	r3, #0
 80049d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80049da:	e082      	b.n	8004ae2 <UART_SetConfig+0x2fe>
 80049dc:	2302      	movs	r3, #2
 80049de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80049e2:	e07e      	b.n	8004ae2 <UART_SetConfig+0x2fe>
 80049e4:	2304      	movs	r3, #4
 80049e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80049ea:	e07a      	b.n	8004ae2 <UART_SetConfig+0x2fe>
 80049ec:	2308      	movs	r3, #8
 80049ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80049f2:	e076      	b.n	8004ae2 <UART_SetConfig+0x2fe>
 80049f4:	2310      	movs	r3, #16
 80049f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80049fa:	e072      	b.n	8004ae2 <UART_SetConfig+0x2fe>
 80049fc:	697b      	ldr	r3, [r7, #20]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	4a35      	ldr	r2, [pc, #212]	@ (8004ad8 <UART_SetConfig+0x2f4>)
 8004a02:	4293      	cmp	r3, r2
 8004a04:	d12a      	bne.n	8004a5c <UART_SetConfig+0x278>
 8004a06:	4b30      	ldr	r3, [pc, #192]	@ (8004ac8 <UART_SetConfig+0x2e4>)
 8004a08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a0c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a10:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004a14:	d01a      	beq.n	8004a4c <UART_SetConfig+0x268>
 8004a16:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004a1a:	d81b      	bhi.n	8004a54 <UART_SetConfig+0x270>
 8004a1c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004a20:	d00c      	beq.n	8004a3c <UART_SetConfig+0x258>
 8004a22:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004a26:	d815      	bhi.n	8004a54 <UART_SetConfig+0x270>
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d003      	beq.n	8004a34 <UART_SetConfig+0x250>
 8004a2c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004a30:	d008      	beq.n	8004a44 <UART_SetConfig+0x260>
 8004a32:	e00f      	b.n	8004a54 <UART_SetConfig+0x270>
 8004a34:	2300      	movs	r3, #0
 8004a36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004a3a:	e052      	b.n	8004ae2 <UART_SetConfig+0x2fe>
 8004a3c:	2302      	movs	r3, #2
 8004a3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004a42:	e04e      	b.n	8004ae2 <UART_SetConfig+0x2fe>
 8004a44:	2304      	movs	r3, #4
 8004a46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004a4a:	e04a      	b.n	8004ae2 <UART_SetConfig+0x2fe>
 8004a4c:	2308      	movs	r3, #8
 8004a4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004a52:	e046      	b.n	8004ae2 <UART_SetConfig+0x2fe>
 8004a54:	2310      	movs	r3, #16
 8004a56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004a5a:	e042      	b.n	8004ae2 <UART_SetConfig+0x2fe>
 8004a5c:	697b      	ldr	r3, [r7, #20]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	4a17      	ldr	r2, [pc, #92]	@ (8004ac0 <UART_SetConfig+0x2dc>)
 8004a62:	4293      	cmp	r3, r2
 8004a64:	d13a      	bne.n	8004adc <UART_SetConfig+0x2f8>
 8004a66:	4b18      	ldr	r3, [pc, #96]	@ (8004ac8 <UART_SetConfig+0x2e4>)
 8004a68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a6c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004a70:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004a74:	d01a      	beq.n	8004aac <UART_SetConfig+0x2c8>
 8004a76:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004a7a:	d81b      	bhi.n	8004ab4 <UART_SetConfig+0x2d0>
 8004a7c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004a80:	d00c      	beq.n	8004a9c <UART_SetConfig+0x2b8>
 8004a82:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004a86:	d815      	bhi.n	8004ab4 <UART_SetConfig+0x2d0>
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d003      	beq.n	8004a94 <UART_SetConfig+0x2b0>
 8004a8c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a90:	d008      	beq.n	8004aa4 <UART_SetConfig+0x2c0>
 8004a92:	e00f      	b.n	8004ab4 <UART_SetConfig+0x2d0>
 8004a94:	2300      	movs	r3, #0
 8004a96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004a9a:	e022      	b.n	8004ae2 <UART_SetConfig+0x2fe>
 8004a9c:	2302      	movs	r3, #2
 8004a9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004aa2:	e01e      	b.n	8004ae2 <UART_SetConfig+0x2fe>
 8004aa4:	2304      	movs	r3, #4
 8004aa6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004aaa:	e01a      	b.n	8004ae2 <UART_SetConfig+0x2fe>
 8004aac:	2308      	movs	r3, #8
 8004aae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004ab2:	e016      	b.n	8004ae2 <UART_SetConfig+0x2fe>
 8004ab4:	2310      	movs	r3, #16
 8004ab6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004aba:	e012      	b.n	8004ae2 <UART_SetConfig+0x2fe>
 8004abc:	cfff69f3 	.word	0xcfff69f3
 8004ac0:	40008000 	.word	0x40008000
 8004ac4:	40013800 	.word	0x40013800
 8004ac8:	40021000 	.word	0x40021000
 8004acc:	40004400 	.word	0x40004400
 8004ad0:	40004800 	.word	0x40004800
 8004ad4:	40004c00 	.word	0x40004c00
 8004ad8:	40005000 	.word	0x40005000
 8004adc:	2310      	movs	r3, #16
 8004ade:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004ae2:	697b      	ldr	r3, [r7, #20]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	4aae      	ldr	r2, [pc, #696]	@ (8004da0 <UART_SetConfig+0x5bc>)
 8004ae8:	4293      	cmp	r3, r2
 8004aea:	f040 8097 	bne.w	8004c1c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004aee:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004af2:	2b08      	cmp	r3, #8
 8004af4:	d823      	bhi.n	8004b3e <UART_SetConfig+0x35a>
 8004af6:	a201      	add	r2, pc, #4	@ (adr r2, 8004afc <UART_SetConfig+0x318>)
 8004af8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004afc:	08004b21 	.word	0x08004b21
 8004b00:	08004b3f 	.word	0x08004b3f
 8004b04:	08004b29 	.word	0x08004b29
 8004b08:	08004b3f 	.word	0x08004b3f
 8004b0c:	08004b2f 	.word	0x08004b2f
 8004b10:	08004b3f 	.word	0x08004b3f
 8004b14:	08004b3f 	.word	0x08004b3f
 8004b18:	08004b3f 	.word	0x08004b3f
 8004b1c:	08004b37 	.word	0x08004b37
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004b20:	f7fe fd38 	bl	8003594 <HAL_RCC_GetPCLK1Freq>
 8004b24:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004b26:	e010      	b.n	8004b4a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004b28:	4b9e      	ldr	r3, [pc, #632]	@ (8004da4 <UART_SetConfig+0x5c0>)
 8004b2a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004b2c:	e00d      	b.n	8004b4a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004b2e:	f7fe fcc3 	bl	80034b8 <HAL_RCC_GetSysClockFreq>
 8004b32:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004b34:	e009      	b.n	8004b4a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004b36:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004b3a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004b3c:	e005      	b.n	8004b4a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8004b3e:	2300      	movs	r3, #0
 8004b40:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004b42:	2301      	movs	r3, #1
 8004b44:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004b48:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004b4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	f000 8130 	beq.w	8004db2 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004b52:	697b      	ldr	r3, [r7, #20]
 8004b54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b56:	4a94      	ldr	r2, [pc, #592]	@ (8004da8 <UART_SetConfig+0x5c4>)
 8004b58:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004b5c:	461a      	mov	r2, r3
 8004b5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b60:	fbb3 f3f2 	udiv	r3, r3, r2
 8004b64:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004b66:	697b      	ldr	r3, [r7, #20]
 8004b68:	685a      	ldr	r2, [r3, #4]
 8004b6a:	4613      	mov	r3, r2
 8004b6c:	005b      	lsls	r3, r3, #1
 8004b6e:	4413      	add	r3, r2
 8004b70:	69ba      	ldr	r2, [r7, #24]
 8004b72:	429a      	cmp	r2, r3
 8004b74:	d305      	bcc.n	8004b82 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004b76:	697b      	ldr	r3, [r7, #20]
 8004b78:	685b      	ldr	r3, [r3, #4]
 8004b7a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004b7c:	69ba      	ldr	r2, [r7, #24]
 8004b7e:	429a      	cmp	r2, r3
 8004b80:	d903      	bls.n	8004b8a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8004b82:	2301      	movs	r3, #1
 8004b84:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004b88:	e113      	b.n	8004db2 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004b8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	60bb      	str	r3, [r7, #8]
 8004b90:	60fa      	str	r2, [r7, #12]
 8004b92:	697b      	ldr	r3, [r7, #20]
 8004b94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b96:	4a84      	ldr	r2, [pc, #528]	@ (8004da8 <UART_SetConfig+0x5c4>)
 8004b98:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004b9c:	b29b      	uxth	r3, r3
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	603b      	str	r3, [r7, #0]
 8004ba2:	607a      	str	r2, [r7, #4]
 8004ba4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004ba8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004bac:	f7fb fb90 	bl	80002d0 <__aeabi_uldivmod>
 8004bb0:	4602      	mov	r2, r0
 8004bb2:	460b      	mov	r3, r1
 8004bb4:	4610      	mov	r0, r2
 8004bb6:	4619      	mov	r1, r3
 8004bb8:	f04f 0200 	mov.w	r2, #0
 8004bbc:	f04f 0300 	mov.w	r3, #0
 8004bc0:	020b      	lsls	r3, r1, #8
 8004bc2:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004bc6:	0202      	lsls	r2, r0, #8
 8004bc8:	6979      	ldr	r1, [r7, #20]
 8004bca:	6849      	ldr	r1, [r1, #4]
 8004bcc:	0849      	lsrs	r1, r1, #1
 8004bce:	2000      	movs	r0, #0
 8004bd0:	460c      	mov	r4, r1
 8004bd2:	4605      	mov	r5, r0
 8004bd4:	eb12 0804 	adds.w	r8, r2, r4
 8004bd8:	eb43 0905 	adc.w	r9, r3, r5
 8004bdc:	697b      	ldr	r3, [r7, #20]
 8004bde:	685b      	ldr	r3, [r3, #4]
 8004be0:	2200      	movs	r2, #0
 8004be2:	469a      	mov	sl, r3
 8004be4:	4693      	mov	fp, r2
 8004be6:	4652      	mov	r2, sl
 8004be8:	465b      	mov	r3, fp
 8004bea:	4640      	mov	r0, r8
 8004bec:	4649      	mov	r1, r9
 8004bee:	f7fb fb6f 	bl	80002d0 <__aeabi_uldivmod>
 8004bf2:	4602      	mov	r2, r0
 8004bf4:	460b      	mov	r3, r1
 8004bf6:	4613      	mov	r3, r2
 8004bf8:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004bfa:	6a3b      	ldr	r3, [r7, #32]
 8004bfc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004c00:	d308      	bcc.n	8004c14 <UART_SetConfig+0x430>
 8004c02:	6a3b      	ldr	r3, [r7, #32]
 8004c04:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004c08:	d204      	bcs.n	8004c14 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8004c0a:	697b      	ldr	r3, [r7, #20]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	6a3a      	ldr	r2, [r7, #32]
 8004c10:	60da      	str	r2, [r3, #12]
 8004c12:	e0ce      	b.n	8004db2 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8004c14:	2301      	movs	r3, #1
 8004c16:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004c1a:	e0ca      	b.n	8004db2 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004c1c:	697b      	ldr	r3, [r7, #20]
 8004c1e:	69db      	ldr	r3, [r3, #28]
 8004c20:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c24:	d166      	bne.n	8004cf4 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8004c26:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004c2a:	2b08      	cmp	r3, #8
 8004c2c:	d827      	bhi.n	8004c7e <UART_SetConfig+0x49a>
 8004c2e:	a201      	add	r2, pc, #4	@ (adr r2, 8004c34 <UART_SetConfig+0x450>)
 8004c30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c34:	08004c59 	.word	0x08004c59
 8004c38:	08004c61 	.word	0x08004c61
 8004c3c:	08004c69 	.word	0x08004c69
 8004c40:	08004c7f 	.word	0x08004c7f
 8004c44:	08004c6f 	.word	0x08004c6f
 8004c48:	08004c7f 	.word	0x08004c7f
 8004c4c:	08004c7f 	.word	0x08004c7f
 8004c50:	08004c7f 	.word	0x08004c7f
 8004c54:	08004c77 	.word	0x08004c77
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004c58:	f7fe fc9c 	bl	8003594 <HAL_RCC_GetPCLK1Freq>
 8004c5c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004c5e:	e014      	b.n	8004c8a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004c60:	f7fe fcae 	bl	80035c0 <HAL_RCC_GetPCLK2Freq>
 8004c64:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004c66:	e010      	b.n	8004c8a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004c68:	4b4e      	ldr	r3, [pc, #312]	@ (8004da4 <UART_SetConfig+0x5c0>)
 8004c6a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004c6c:	e00d      	b.n	8004c8a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004c6e:	f7fe fc23 	bl	80034b8 <HAL_RCC_GetSysClockFreq>
 8004c72:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004c74:	e009      	b.n	8004c8a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004c76:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004c7a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004c7c:	e005      	b.n	8004c8a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8004c7e:	2300      	movs	r3, #0
 8004c80:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004c82:	2301      	movs	r3, #1
 8004c84:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004c88:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004c8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	f000 8090 	beq.w	8004db2 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004c92:	697b      	ldr	r3, [r7, #20]
 8004c94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c96:	4a44      	ldr	r2, [pc, #272]	@ (8004da8 <UART_SetConfig+0x5c4>)
 8004c98:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004c9c:	461a      	mov	r2, r3
 8004c9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ca0:	fbb3 f3f2 	udiv	r3, r3, r2
 8004ca4:	005a      	lsls	r2, r3, #1
 8004ca6:	697b      	ldr	r3, [r7, #20]
 8004ca8:	685b      	ldr	r3, [r3, #4]
 8004caa:	085b      	lsrs	r3, r3, #1
 8004cac:	441a      	add	r2, r3
 8004cae:	697b      	ldr	r3, [r7, #20]
 8004cb0:	685b      	ldr	r3, [r3, #4]
 8004cb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cb6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004cb8:	6a3b      	ldr	r3, [r7, #32]
 8004cba:	2b0f      	cmp	r3, #15
 8004cbc:	d916      	bls.n	8004cec <UART_SetConfig+0x508>
 8004cbe:	6a3b      	ldr	r3, [r7, #32]
 8004cc0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004cc4:	d212      	bcs.n	8004cec <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004cc6:	6a3b      	ldr	r3, [r7, #32]
 8004cc8:	b29b      	uxth	r3, r3
 8004cca:	f023 030f 	bic.w	r3, r3, #15
 8004cce:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004cd0:	6a3b      	ldr	r3, [r7, #32]
 8004cd2:	085b      	lsrs	r3, r3, #1
 8004cd4:	b29b      	uxth	r3, r3
 8004cd6:	f003 0307 	and.w	r3, r3, #7
 8004cda:	b29a      	uxth	r2, r3
 8004cdc:	8bfb      	ldrh	r3, [r7, #30]
 8004cde:	4313      	orrs	r3, r2
 8004ce0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8004ce2:	697b      	ldr	r3, [r7, #20]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	8bfa      	ldrh	r2, [r7, #30]
 8004ce8:	60da      	str	r2, [r3, #12]
 8004cea:	e062      	b.n	8004db2 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8004cec:	2301      	movs	r3, #1
 8004cee:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004cf2:	e05e      	b.n	8004db2 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004cf4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004cf8:	2b08      	cmp	r3, #8
 8004cfa:	d828      	bhi.n	8004d4e <UART_SetConfig+0x56a>
 8004cfc:	a201      	add	r2, pc, #4	@ (adr r2, 8004d04 <UART_SetConfig+0x520>)
 8004cfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d02:	bf00      	nop
 8004d04:	08004d29 	.word	0x08004d29
 8004d08:	08004d31 	.word	0x08004d31
 8004d0c:	08004d39 	.word	0x08004d39
 8004d10:	08004d4f 	.word	0x08004d4f
 8004d14:	08004d3f 	.word	0x08004d3f
 8004d18:	08004d4f 	.word	0x08004d4f
 8004d1c:	08004d4f 	.word	0x08004d4f
 8004d20:	08004d4f 	.word	0x08004d4f
 8004d24:	08004d47 	.word	0x08004d47
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004d28:	f7fe fc34 	bl	8003594 <HAL_RCC_GetPCLK1Freq>
 8004d2c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004d2e:	e014      	b.n	8004d5a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004d30:	f7fe fc46 	bl	80035c0 <HAL_RCC_GetPCLK2Freq>
 8004d34:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004d36:	e010      	b.n	8004d5a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004d38:	4b1a      	ldr	r3, [pc, #104]	@ (8004da4 <UART_SetConfig+0x5c0>)
 8004d3a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004d3c:	e00d      	b.n	8004d5a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004d3e:	f7fe fbbb 	bl	80034b8 <HAL_RCC_GetSysClockFreq>
 8004d42:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004d44:	e009      	b.n	8004d5a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004d46:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004d4a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004d4c:	e005      	b.n	8004d5a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8004d4e:	2300      	movs	r3, #0
 8004d50:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004d52:	2301      	movs	r3, #1
 8004d54:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004d58:	bf00      	nop
    }

    if (pclk != 0U)
 8004d5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d028      	beq.n	8004db2 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004d60:	697b      	ldr	r3, [r7, #20]
 8004d62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d64:	4a10      	ldr	r2, [pc, #64]	@ (8004da8 <UART_SetConfig+0x5c4>)
 8004d66:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004d6a:	461a      	mov	r2, r3
 8004d6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d6e:	fbb3 f2f2 	udiv	r2, r3, r2
 8004d72:	697b      	ldr	r3, [r7, #20]
 8004d74:	685b      	ldr	r3, [r3, #4]
 8004d76:	085b      	lsrs	r3, r3, #1
 8004d78:	441a      	add	r2, r3
 8004d7a:	697b      	ldr	r3, [r7, #20]
 8004d7c:	685b      	ldr	r3, [r3, #4]
 8004d7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d82:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004d84:	6a3b      	ldr	r3, [r7, #32]
 8004d86:	2b0f      	cmp	r3, #15
 8004d88:	d910      	bls.n	8004dac <UART_SetConfig+0x5c8>
 8004d8a:	6a3b      	ldr	r3, [r7, #32]
 8004d8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d90:	d20c      	bcs.n	8004dac <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004d92:	6a3b      	ldr	r3, [r7, #32]
 8004d94:	b29a      	uxth	r2, r3
 8004d96:	697b      	ldr	r3, [r7, #20]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	60da      	str	r2, [r3, #12]
 8004d9c:	e009      	b.n	8004db2 <UART_SetConfig+0x5ce>
 8004d9e:	bf00      	nop
 8004da0:	40008000 	.word	0x40008000
 8004da4:	00f42400 	.word	0x00f42400
 8004da8:	08005da4 	.word	0x08005da4
      }
      else
      {
        ret = HAL_ERROR;
 8004dac:	2301      	movs	r3, #1
 8004dae:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004db2:	697b      	ldr	r3, [r7, #20]
 8004db4:	2201      	movs	r2, #1
 8004db6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8004dba:	697b      	ldr	r3, [r7, #20]
 8004dbc:	2201      	movs	r2, #1
 8004dbe:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004dc2:	697b      	ldr	r3, [r7, #20]
 8004dc4:	2200      	movs	r2, #0
 8004dc6:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8004dc8:	697b      	ldr	r3, [r7, #20]
 8004dca:	2200      	movs	r2, #0
 8004dcc:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8004dce:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	3730      	adds	r7, #48	@ 0x30
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08004ddc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004ddc:	b480      	push	{r7}
 8004dde:	b083      	sub	sp, #12
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004de8:	f003 0308 	and.w	r3, r3, #8
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d00a      	beq.n	8004e06 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	685b      	ldr	r3, [r3, #4]
 8004df6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	430a      	orrs	r2, r1
 8004e04:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e0a:	f003 0301 	and.w	r3, r3, #1
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d00a      	beq.n	8004e28 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	685b      	ldr	r3, [r3, #4]
 8004e18:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	430a      	orrs	r2, r1
 8004e26:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e2c:	f003 0302 	and.w	r3, r3, #2
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d00a      	beq.n	8004e4a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	685b      	ldr	r3, [r3, #4]
 8004e3a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	430a      	orrs	r2, r1
 8004e48:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e4e:	f003 0304 	and.w	r3, r3, #4
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d00a      	beq.n	8004e6c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	685b      	ldr	r3, [r3, #4]
 8004e5c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	430a      	orrs	r2, r1
 8004e6a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e70:	f003 0310 	and.w	r3, r3, #16
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d00a      	beq.n	8004e8e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	689b      	ldr	r3, [r3, #8]
 8004e7e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	430a      	orrs	r2, r1
 8004e8c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e92:	f003 0320 	and.w	r3, r3, #32
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d00a      	beq.n	8004eb0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	689b      	ldr	r3, [r3, #8]
 8004ea0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	430a      	orrs	r2, r1
 8004eae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004eb4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d01a      	beq.n	8004ef2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	685b      	ldr	r3, [r3, #4]
 8004ec2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	430a      	orrs	r2, r1
 8004ed0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ed6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004eda:	d10a      	bne.n	8004ef2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	685b      	ldr	r3, [r3, #4]
 8004ee2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	430a      	orrs	r2, r1
 8004ef0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ef6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d00a      	beq.n	8004f14 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	685b      	ldr	r3, [r3, #4]
 8004f04:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	430a      	orrs	r2, r1
 8004f12:	605a      	str	r2, [r3, #4]
  }
}
 8004f14:	bf00      	nop
 8004f16:	370c      	adds	r7, #12
 8004f18:	46bd      	mov	sp, r7
 8004f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1e:	4770      	bx	lr

08004f20 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	b098      	sub	sp, #96	@ 0x60
 8004f24:	af02      	add	r7, sp, #8
 8004f26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2200      	movs	r2, #0
 8004f2c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004f30:	f7fb ff26 	bl	8000d80 <HAL_GetTick>
 8004f34:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f003 0308 	and.w	r3, r3, #8
 8004f40:	2b08      	cmp	r3, #8
 8004f42:	d12f      	bne.n	8004fa4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004f44:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004f48:	9300      	str	r3, [sp, #0]
 8004f4a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004f52:	6878      	ldr	r0, [r7, #4]
 8004f54:	f000 f88e 	bl	8005074 <UART_WaitOnFlagUntilTimeout>
 8004f58:	4603      	mov	r3, r0
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d022      	beq.n	8004fa4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f66:	e853 3f00 	ldrex	r3, [r3]
 8004f6a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004f6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f6e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004f72:	653b      	str	r3, [r7, #80]	@ 0x50
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	461a      	mov	r2, r3
 8004f7a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004f7c:	647b      	str	r3, [r7, #68]	@ 0x44
 8004f7e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f80:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004f82:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004f84:	e841 2300 	strex	r3, r2, [r1]
 8004f88:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004f8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d1e6      	bne.n	8004f5e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2220      	movs	r2, #32
 8004f94:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004fa0:	2303      	movs	r3, #3
 8004fa2:	e063      	b.n	800506c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f003 0304 	and.w	r3, r3, #4
 8004fae:	2b04      	cmp	r3, #4
 8004fb0:	d149      	bne.n	8005046 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004fb2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004fb6:	9300      	str	r3, [sp, #0]
 8004fb8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004fba:	2200      	movs	r2, #0
 8004fbc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004fc0:	6878      	ldr	r0, [r7, #4]
 8004fc2:	f000 f857 	bl	8005074 <UART_WaitOnFlagUntilTimeout>
 8004fc6:	4603      	mov	r3, r0
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d03c      	beq.n	8005046 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fd4:	e853 3f00 	ldrex	r3, [r3]
 8004fd8:	623b      	str	r3, [r7, #32]
   return(result);
 8004fda:	6a3b      	ldr	r3, [r7, #32]
 8004fdc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004fe0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	461a      	mov	r2, r3
 8004fe8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004fea:	633b      	str	r3, [r7, #48]	@ 0x30
 8004fec:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004ff0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004ff2:	e841 2300 	strex	r3, r2, [r1]
 8004ff6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004ff8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d1e6      	bne.n	8004fcc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	3308      	adds	r3, #8
 8005004:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005006:	693b      	ldr	r3, [r7, #16]
 8005008:	e853 3f00 	ldrex	r3, [r3]
 800500c:	60fb      	str	r3, [r7, #12]
   return(result);
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	f023 0301 	bic.w	r3, r3, #1
 8005014:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	3308      	adds	r3, #8
 800501c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800501e:	61fa      	str	r2, [r7, #28]
 8005020:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005022:	69b9      	ldr	r1, [r7, #24]
 8005024:	69fa      	ldr	r2, [r7, #28]
 8005026:	e841 2300 	strex	r3, r2, [r1]
 800502a:	617b      	str	r3, [r7, #20]
   return(result);
 800502c:	697b      	ldr	r3, [r7, #20]
 800502e:	2b00      	cmp	r3, #0
 8005030:	d1e5      	bne.n	8004ffe <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	2220      	movs	r2, #32
 8005036:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	2200      	movs	r2, #0
 800503e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005042:	2303      	movs	r3, #3
 8005044:	e012      	b.n	800506c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	2220      	movs	r2, #32
 800504a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	2220      	movs	r2, #32
 8005052:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	2200      	movs	r2, #0
 800505a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2200      	movs	r2, #0
 8005060:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	2200      	movs	r2, #0
 8005066:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800506a:	2300      	movs	r3, #0
}
 800506c:	4618      	mov	r0, r3
 800506e:	3758      	adds	r7, #88	@ 0x58
 8005070:	46bd      	mov	sp, r7
 8005072:	bd80      	pop	{r7, pc}

08005074 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005074:	b580      	push	{r7, lr}
 8005076:	b084      	sub	sp, #16
 8005078:	af00      	add	r7, sp, #0
 800507a:	60f8      	str	r0, [r7, #12]
 800507c:	60b9      	str	r1, [r7, #8]
 800507e:	603b      	str	r3, [r7, #0]
 8005080:	4613      	mov	r3, r2
 8005082:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005084:	e04f      	b.n	8005126 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005086:	69bb      	ldr	r3, [r7, #24]
 8005088:	f1b3 3fff 	cmp.w	r3, #4294967295
 800508c:	d04b      	beq.n	8005126 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800508e:	f7fb fe77 	bl	8000d80 <HAL_GetTick>
 8005092:	4602      	mov	r2, r0
 8005094:	683b      	ldr	r3, [r7, #0]
 8005096:	1ad3      	subs	r3, r2, r3
 8005098:	69ba      	ldr	r2, [r7, #24]
 800509a:	429a      	cmp	r2, r3
 800509c:	d302      	bcc.n	80050a4 <UART_WaitOnFlagUntilTimeout+0x30>
 800509e:	69bb      	ldr	r3, [r7, #24]
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d101      	bne.n	80050a8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80050a4:	2303      	movs	r3, #3
 80050a6:	e04e      	b.n	8005146 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f003 0304 	and.w	r3, r3, #4
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d037      	beq.n	8005126 <UART_WaitOnFlagUntilTimeout+0xb2>
 80050b6:	68bb      	ldr	r3, [r7, #8]
 80050b8:	2b80      	cmp	r3, #128	@ 0x80
 80050ba:	d034      	beq.n	8005126 <UART_WaitOnFlagUntilTimeout+0xb2>
 80050bc:	68bb      	ldr	r3, [r7, #8]
 80050be:	2b40      	cmp	r3, #64	@ 0x40
 80050c0:	d031      	beq.n	8005126 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	69db      	ldr	r3, [r3, #28]
 80050c8:	f003 0308 	and.w	r3, r3, #8
 80050cc:	2b08      	cmp	r3, #8
 80050ce:	d110      	bne.n	80050f2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	2208      	movs	r2, #8
 80050d6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80050d8:	68f8      	ldr	r0, [r7, #12]
 80050da:	f000 f838 	bl	800514e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	2208      	movs	r2, #8
 80050e2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	2200      	movs	r2, #0
 80050ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80050ee:	2301      	movs	r3, #1
 80050f0:	e029      	b.n	8005146 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	69db      	ldr	r3, [r3, #28]
 80050f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80050fc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005100:	d111      	bne.n	8005126 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800510a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800510c:	68f8      	ldr	r0, [r7, #12]
 800510e:	f000 f81e 	bl	800514e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	2220      	movs	r2, #32
 8005116:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	2200      	movs	r2, #0
 800511e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8005122:	2303      	movs	r3, #3
 8005124:	e00f      	b.n	8005146 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	69da      	ldr	r2, [r3, #28]
 800512c:	68bb      	ldr	r3, [r7, #8]
 800512e:	4013      	ands	r3, r2
 8005130:	68ba      	ldr	r2, [r7, #8]
 8005132:	429a      	cmp	r2, r3
 8005134:	bf0c      	ite	eq
 8005136:	2301      	moveq	r3, #1
 8005138:	2300      	movne	r3, #0
 800513a:	b2db      	uxtb	r3, r3
 800513c:	461a      	mov	r2, r3
 800513e:	79fb      	ldrb	r3, [r7, #7]
 8005140:	429a      	cmp	r2, r3
 8005142:	d0a0      	beq.n	8005086 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005144:	2300      	movs	r3, #0
}
 8005146:	4618      	mov	r0, r3
 8005148:	3710      	adds	r7, #16
 800514a:	46bd      	mov	sp, r7
 800514c:	bd80      	pop	{r7, pc}

0800514e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800514e:	b480      	push	{r7}
 8005150:	b095      	sub	sp, #84	@ 0x54
 8005152:	af00      	add	r7, sp, #0
 8005154:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800515c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800515e:	e853 3f00 	ldrex	r3, [r3]
 8005162:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005164:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005166:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800516a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	461a      	mov	r2, r3
 8005172:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005174:	643b      	str	r3, [r7, #64]	@ 0x40
 8005176:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005178:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800517a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800517c:	e841 2300 	strex	r3, r2, [r1]
 8005180:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005182:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005184:	2b00      	cmp	r3, #0
 8005186:	d1e6      	bne.n	8005156 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	3308      	adds	r3, #8
 800518e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005190:	6a3b      	ldr	r3, [r7, #32]
 8005192:	e853 3f00 	ldrex	r3, [r3]
 8005196:	61fb      	str	r3, [r7, #28]
   return(result);
 8005198:	69fb      	ldr	r3, [r7, #28]
 800519a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800519e:	f023 0301 	bic.w	r3, r3, #1
 80051a2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	3308      	adds	r3, #8
 80051aa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80051ac:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80051ae:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051b0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80051b2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80051b4:	e841 2300 	strex	r3, r2, [r1]
 80051b8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80051ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d1e3      	bne.n	8005188 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80051c4:	2b01      	cmp	r3, #1
 80051c6:	d118      	bne.n	80051fa <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	e853 3f00 	ldrex	r3, [r3]
 80051d4:	60bb      	str	r3, [r7, #8]
   return(result);
 80051d6:	68bb      	ldr	r3, [r7, #8]
 80051d8:	f023 0310 	bic.w	r3, r3, #16
 80051dc:	647b      	str	r3, [r7, #68]	@ 0x44
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	461a      	mov	r2, r3
 80051e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80051e6:	61bb      	str	r3, [r7, #24]
 80051e8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051ea:	6979      	ldr	r1, [r7, #20]
 80051ec:	69ba      	ldr	r2, [r7, #24]
 80051ee:	e841 2300 	strex	r3, r2, [r1]
 80051f2:	613b      	str	r3, [r7, #16]
   return(result);
 80051f4:	693b      	ldr	r3, [r7, #16]
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d1e6      	bne.n	80051c8 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	2220      	movs	r2, #32
 80051fe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	2200      	movs	r2, #0
 8005206:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2200      	movs	r2, #0
 800520c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800520e:	bf00      	nop
 8005210:	3754      	adds	r7, #84	@ 0x54
 8005212:	46bd      	mov	sp, r7
 8005214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005218:	4770      	bx	lr

0800521a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800521a:	b480      	push	{r7}
 800521c:	b085      	sub	sp, #20
 800521e:	af00      	add	r7, sp, #0
 8005220:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005228:	2b01      	cmp	r3, #1
 800522a:	d101      	bne.n	8005230 <HAL_UARTEx_DisableFifoMode+0x16>
 800522c:	2302      	movs	r3, #2
 800522e:	e027      	b.n	8005280 <HAL_UARTEx_DisableFifoMode+0x66>
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2201      	movs	r2, #1
 8005234:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2224      	movs	r2, #36	@ 0x24
 800523c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	681a      	ldr	r2, [r3, #0]
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f022 0201 	bic.w	r2, r2, #1
 8005256:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800525e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	2200      	movs	r2, #0
 8005264:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	68fa      	ldr	r2, [r7, #12]
 800526c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	2220      	movs	r2, #32
 8005272:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	2200      	movs	r2, #0
 800527a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800527e:	2300      	movs	r3, #0
}
 8005280:	4618      	mov	r0, r3
 8005282:	3714      	adds	r7, #20
 8005284:	46bd      	mov	sp, r7
 8005286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528a:	4770      	bx	lr

0800528c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800528c:	b580      	push	{r7, lr}
 800528e:	b084      	sub	sp, #16
 8005290:	af00      	add	r7, sp, #0
 8005292:	6078      	str	r0, [r7, #4]
 8005294:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800529c:	2b01      	cmp	r3, #1
 800529e:	d101      	bne.n	80052a4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80052a0:	2302      	movs	r3, #2
 80052a2:	e02d      	b.n	8005300 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2201      	movs	r2, #1
 80052a8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2224      	movs	r2, #36	@ 0x24
 80052b0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	681a      	ldr	r2, [r3, #0]
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f022 0201 	bic.w	r2, r2, #1
 80052ca:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	689b      	ldr	r3, [r3, #8]
 80052d2:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	683a      	ldr	r2, [r7, #0]
 80052dc:	430a      	orrs	r2, r1
 80052de:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80052e0:	6878      	ldr	r0, [r7, #4]
 80052e2:	f000 f84f 	bl	8005384 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	68fa      	ldr	r2, [r7, #12]
 80052ec:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	2220      	movs	r2, #32
 80052f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	2200      	movs	r2, #0
 80052fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80052fe:	2300      	movs	r3, #0
}
 8005300:	4618      	mov	r0, r3
 8005302:	3710      	adds	r7, #16
 8005304:	46bd      	mov	sp, r7
 8005306:	bd80      	pop	{r7, pc}

08005308 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005308:	b580      	push	{r7, lr}
 800530a:	b084      	sub	sp, #16
 800530c:	af00      	add	r7, sp, #0
 800530e:	6078      	str	r0, [r7, #4]
 8005310:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005318:	2b01      	cmp	r3, #1
 800531a:	d101      	bne.n	8005320 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800531c:	2302      	movs	r3, #2
 800531e:	e02d      	b.n	800537c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	2201      	movs	r2, #1
 8005324:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2224      	movs	r2, #36	@ 0x24
 800532c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	681a      	ldr	r2, [r3, #0]
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f022 0201 	bic.w	r2, r2, #1
 8005346:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	689b      	ldr	r3, [r3, #8]
 800534e:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	683a      	ldr	r2, [r7, #0]
 8005358:	430a      	orrs	r2, r1
 800535a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800535c:	6878      	ldr	r0, [r7, #4]
 800535e:	f000 f811 	bl	8005384 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	68fa      	ldr	r2, [r7, #12]
 8005368:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	2220      	movs	r2, #32
 800536e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2200      	movs	r2, #0
 8005376:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800537a:	2300      	movs	r3, #0
}
 800537c:	4618      	mov	r0, r3
 800537e:	3710      	adds	r7, #16
 8005380:	46bd      	mov	sp, r7
 8005382:	bd80      	pop	{r7, pc}

08005384 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005384:	b480      	push	{r7}
 8005386:	b085      	sub	sp, #20
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005390:	2b00      	cmp	r3, #0
 8005392:	d108      	bne.n	80053a6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	2201      	movs	r2, #1
 8005398:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2201      	movs	r2, #1
 80053a0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80053a4:	e031      	b.n	800540a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80053a6:	2308      	movs	r3, #8
 80053a8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80053aa:	2308      	movs	r3, #8
 80053ac:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	689b      	ldr	r3, [r3, #8]
 80053b4:	0e5b      	lsrs	r3, r3, #25
 80053b6:	b2db      	uxtb	r3, r3
 80053b8:	f003 0307 	and.w	r3, r3, #7
 80053bc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	689b      	ldr	r3, [r3, #8]
 80053c4:	0f5b      	lsrs	r3, r3, #29
 80053c6:	b2db      	uxtb	r3, r3
 80053c8:	f003 0307 	and.w	r3, r3, #7
 80053cc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80053ce:	7bbb      	ldrb	r3, [r7, #14]
 80053d0:	7b3a      	ldrb	r2, [r7, #12]
 80053d2:	4911      	ldr	r1, [pc, #68]	@ (8005418 <UARTEx_SetNbDataToProcess+0x94>)
 80053d4:	5c8a      	ldrb	r2, [r1, r2]
 80053d6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80053da:	7b3a      	ldrb	r2, [r7, #12]
 80053dc:	490f      	ldr	r1, [pc, #60]	@ (800541c <UARTEx_SetNbDataToProcess+0x98>)
 80053de:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80053e0:	fb93 f3f2 	sdiv	r3, r3, r2
 80053e4:	b29a      	uxth	r2, r3
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80053ec:	7bfb      	ldrb	r3, [r7, #15]
 80053ee:	7b7a      	ldrb	r2, [r7, #13]
 80053f0:	4909      	ldr	r1, [pc, #36]	@ (8005418 <UARTEx_SetNbDataToProcess+0x94>)
 80053f2:	5c8a      	ldrb	r2, [r1, r2]
 80053f4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80053f8:	7b7a      	ldrb	r2, [r7, #13]
 80053fa:	4908      	ldr	r1, [pc, #32]	@ (800541c <UARTEx_SetNbDataToProcess+0x98>)
 80053fc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80053fe:	fb93 f3f2 	sdiv	r3, r3, r2
 8005402:	b29a      	uxth	r2, r3
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800540a:	bf00      	nop
 800540c:	3714      	adds	r7, #20
 800540e:	46bd      	mov	sp, r7
 8005410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005414:	4770      	bx	lr
 8005416:	bf00      	nop
 8005418:	08005dbc 	.word	0x08005dbc
 800541c:	08005dc4 	.word	0x08005dc4

08005420 <siprintf>:
 8005420:	b40e      	push	{r1, r2, r3}
 8005422:	b500      	push	{lr}
 8005424:	b09c      	sub	sp, #112	@ 0x70
 8005426:	ab1d      	add	r3, sp, #116	@ 0x74
 8005428:	9002      	str	r0, [sp, #8]
 800542a:	9006      	str	r0, [sp, #24]
 800542c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005430:	4809      	ldr	r0, [pc, #36]	@ (8005458 <siprintf+0x38>)
 8005432:	9107      	str	r1, [sp, #28]
 8005434:	9104      	str	r1, [sp, #16]
 8005436:	4909      	ldr	r1, [pc, #36]	@ (800545c <siprintf+0x3c>)
 8005438:	f853 2b04 	ldr.w	r2, [r3], #4
 800543c:	9105      	str	r1, [sp, #20]
 800543e:	6800      	ldr	r0, [r0, #0]
 8005440:	9301      	str	r3, [sp, #4]
 8005442:	a902      	add	r1, sp, #8
 8005444:	f000 f994 	bl	8005770 <_svfiprintf_r>
 8005448:	9b02      	ldr	r3, [sp, #8]
 800544a:	2200      	movs	r2, #0
 800544c:	701a      	strb	r2, [r3, #0]
 800544e:	b01c      	add	sp, #112	@ 0x70
 8005450:	f85d eb04 	ldr.w	lr, [sp], #4
 8005454:	b003      	add	sp, #12
 8005456:	4770      	bx	lr
 8005458:	2000000c 	.word	0x2000000c
 800545c:	ffff0208 	.word	0xffff0208

08005460 <memset>:
 8005460:	4402      	add	r2, r0
 8005462:	4603      	mov	r3, r0
 8005464:	4293      	cmp	r3, r2
 8005466:	d100      	bne.n	800546a <memset+0xa>
 8005468:	4770      	bx	lr
 800546a:	f803 1b01 	strb.w	r1, [r3], #1
 800546e:	e7f9      	b.n	8005464 <memset+0x4>

08005470 <__errno>:
 8005470:	4b01      	ldr	r3, [pc, #4]	@ (8005478 <__errno+0x8>)
 8005472:	6818      	ldr	r0, [r3, #0]
 8005474:	4770      	bx	lr
 8005476:	bf00      	nop
 8005478:	2000000c 	.word	0x2000000c

0800547c <__libc_init_array>:
 800547c:	b570      	push	{r4, r5, r6, lr}
 800547e:	4d0d      	ldr	r5, [pc, #52]	@ (80054b4 <__libc_init_array+0x38>)
 8005480:	4c0d      	ldr	r4, [pc, #52]	@ (80054b8 <__libc_init_array+0x3c>)
 8005482:	1b64      	subs	r4, r4, r5
 8005484:	10a4      	asrs	r4, r4, #2
 8005486:	2600      	movs	r6, #0
 8005488:	42a6      	cmp	r6, r4
 800548a:	d109      	bne.n	80054a0 <__libc_init_array+0x24>
 800548c:	4d0b      	ldr	r5, [pc, #44]	@ (80054bc <__libc_init_array+0x40>)
 800548e:	4c0c      	ldr	r4, [pc, #48]	@ (80054c0 <__libc_init_array+0x44>)
 8005490:	f000 fc66 	bl	8005d60 <_init>
 8005494:	1b64      	subs	r4, r4, r5
 8005496:	10a4      	asrs	r4, r4, #2
 8005498:	2600      	movs	r6, #0
 800549a:	42a6      	cmp	r6, r4
 800549c:	d105      	bne.n	80054aa <__libc_init_array+0x2e>
 800549e:	bd70      	pop	{r4, r5, r6, pc}
 80054a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80054a4:	4798      	blx	r3
 80054a6:	3601      	adds	r6, #1
 80054a8:	e7ee      	b.n	8005488 <__libc_init_array+0xc>
 80054aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80054ae:	4798      	blx	r3
 80054b0:	3601      	adds	r6, #1
 80054b2:	e7f2      	b.n	800549a <__libc_init_array+0x1e>
 80054b4:	08005e08 	.word	0x08005e08
 80054b8:	08005e08 	.word	0x08005e08
 80054bc:	08005e08 	.word	0x08005e08
 80054c0:	08005e0c 	.word	0x08005e0c

080054c4 <__retarget_lock_acquire_recursive>:
 80054c4:	4770      	bx	lr

080054c6 <__retarget_lock_release_recursive>:
 80054c6:	4770      	bx	lr

080054c8 <_free_r>:
 80054c8:	b538      	push	{r3, r4, r5, lr}
 80054ca:	4605      	mov	r5, r0
 80054cc:	2900      	cmp	r1, #0
 80054ce:	d041      	beq.n	8005554 <_free_r+0x8c>
 80054d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80054d4:	1f0c      	subs	r4, r1, #4
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	bfb8      	it	lt
 80054da:	18e4      	addlt	r4, r4, r3
 80054dc:	f000 f8e0 	bl	80056a0 <__malloc_lock>
 80054e0:	4a1d      	ldr	r2, [pc, #116]	@ (8005558 <_free_r+0x90>)
 80054e2:	6813      	ldr	r3, [r2, #0]
 80054e4:	b933      	cbnz	r3, 80054f4 <_free_r+0x2c>
 80054e6:	6063      	str	r3, [r4, #4]
 80054e8:	6014      	str	r4, [r2, #0]
 80054ea:	4628      	mov	r0, r5
 80054ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80054f0:	f000 b8dc 	b.w	80056ac <__malloc_unlock>
 80054f4:	42a3      	cmp	r3, r4
 80054f6:	d908      	bls.n	800550a <_free_r+0x42>
 80054f8:	6820      	ldr	r0, [r4, #0]
 80054fa:	1821      	adds	r1, r4, r0
 80054fc:	428b      	cmp	r3, r1
 80054fe:	bf01      	itttt	eq
 8005500:	6819      	ldreq	r1, [r3, #0]
 8005502:	685b      	ldreq	r3, [r3, #4]
 8005504:	1809      	addeq	r1, r1, r0
 8005506:	6021      	streq	r1, [r4, #0]
 8005508:	e7ed      	b.n	80054e6 <_free_r+0x1e>
 800550a:	461a      	mov	r2, r3
 800550c:	685b      	ldr	r3, [r3, #4]
 800550e:	b10b      	cbz	r3, 8005514 <_free_r+0x4c>
 8005510:	42a3      	cmp	r3, r4
 8005512:	d9fa      	bls.n	800550a <_free_r+0x42>
 8005514:	6811      	ldr	r1, [r2, #0]
 8005516:	1850      	adds	r0, r2, r1
 8005518:	42a0      	cmp	r0, r4
 800551a:	d10b      	bne.n	8005534 <_free_r+0x6c>
 800551c:	6820      	ldr	r0, [r4, #0]
 800551e:	4401      	add	r1, r0
 8005520:	1850      	adds	r0, r2, r1
 8005522:	4283      	cmp	r3, r0
 8005524:	6011      	str	r1, [r2, #0]
 8005526:	d1e0      	bne.n	80054ea <_free_r+0x22>
 8005528:	6818      	ldr	r0, [r3, #0]
 800552a:	685b      	ldr	r3, [r3, #4]
 800552c:	6053      	str	r3, [r2, #4]
 800552e:	4408      	add	r0, r1
 8005530:	6010      	str	r0, [r2, #0]
 8005532:	e7da      	b.n	80054ea <_free_r+0x22>
 8005534:	d902      	bls.n	800553c <_free_r+0x74>
 8005536:	230c      	movs	r3, #12
 8005538:	602b      	str	r3, [r5, #0]
 800553a:	e7d6      	b.n	80054ea <_free_r+0x22>
 800553c:	6820      	ldr	r0, [r4, #0]
 800553e:	1821      	adds	r1, r4, r0
 8005540:	428b      	cmp	r3, r1
 8005542:	bf04      	itt	eq
 8005544:	6819      	ldreq	r1, [r3, #0]
 8005546:	685b      	ldreq	r3, [r3, #4]
 8005548:	6063      	str	r3, [r4, #4]
 800554a:	bf04      	itt	eq
 800554c:	1809      	addeq	r1, r1, r0
 800554e:	6021      	streq	r1, [r4, #0]
 8005550:	6054      	str	r4, [r2, #4]
 8005552:	e7ca      	b.n	80054ea <_free_r+0x22>
 8005554:	bd38      	pop	{r3, r4, r5, pc}
 8005556:	bf00      	nop
 8005558:	20000310 	.word	0x20000310

0800555c <sbrk_aligned>:
 800555c:	b570      	push	{r4, r5, r6, lr}
 800555e:	4e0f      	ldr	r6, [pc, #60]	@ (800559c <sbrk_aligned+0x40>)
 8005560:	460c      	mov	r4, r1
 8005562:	6831      	ldr	r1, [r6, #0]
 8005564:	4605      	mov	r5, r0
 8005566:	b911      	cbnz	r1, 800556e <sbrk_aligned+0x12>
 8005568:	f000 fba6 	bl	8005cb8 <_sbrk_r>
 800556c:	6030      	str	r0, [r6, #0]
 800556e:	4621      	mov	r1, r4
 8005570:	4628      	mov	r0, r5
 8005572:	f000 fba1 	bl	8005cb8 <_sbrk_r>
 8005576:	1c43      	adds	r3, r0, #1
 8005578:	d103      	bne.n	8005582 <sbrk_aligned+0x26>
 800557a:	f04f 34ff 	mov.w	r4, #4294967295
 800557e:	4620      	mov	r0, r4
 8005580:	bd70      	pop	{r4, r5, r6, pc}
 8005582:	1cc4      	adds	r4, r0, #3
 8005584:	f024 0403 	bic.w	r4, r4, #3
 8005588:	42a0      	cmp	r0, r4
 800558a:	d0f8      	beq.n	800557e <sbrk_aligned+0x22>
 800558c:	1a21      	subs	r1, r4, r0
 800558e:	4628      	mov	r0, r5
 8005590:	f000 fb92 	bl	8005cb8 <_sbrk_r>
 8005594:	3001      	adds	r0, #1
 8005596:	d1f2      	bne.n	800557e <sbrk_aligned+0x22>
 8005598:	e7ef      	b.n	800557a <sbrk_aligned+0x1e>
 800559a:	bf00      	nop
 800559c:	2000030c 	.word	0x2000030c

080055a0 <_malloc_r>:
 80055a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80055a4:	1ccd      	adds	r5, r1, #3
 80055a6:	f025 0503 	bic.w	r5, r5, #3
 80055aa:	3508      	adds	r5, #8
 80055ac:	2d0c      	cmp	r5, #12
 80055ae:	bf38      	it	cc
 80055b0:	250c      	movcc	r5, #12
 80055b2:	2d00      	cmp	r5, #0
 80055b4:	4606      	mov	r6, r0
 80055b6:	db01      	blt.n	80055bc <_malloc_r+0x1c>
 80055b8:	42a9      	cmp	r1, r5
 80055ba:	d904      	bls.n	80055c6 <_malloc_r+0x26>
 80055bc:	230c      	movs	r3, #12
 80055be:	6033      	str	r3, [r6, #0]
 80055c0:	2000      	movs	r0, #0
 80055c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80055c6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800569c <_malloc_r+0xfc>
 80055ca:	f000 f869 	bl	80056a0 <__malloc_lock>
 80055ce:	f8d8 3000 	ldr.w	r3, [r8]
 80055d2:	461c      	mov	r4, r3
 80055d4:	bb44      	cbnz	r4, 8005628 <_malloc_r+0x88>
 80055d6:	4629      	mov	r1, r5
 80055d8:	4630      	mov	r0, r6
 80055da:	f7ff ffbf 	bl	800555c <sbrk_aligned>
 80055de:	1c43      	adds	r3, r0, #1
 80055e0:	4604      	mov	r4, r0
 80055e2:	d158      	bne.n	8005696 <_malloc_r+0xf6>
 80055e4:	f8d8 4000 	ldr.w	r4, [r8]
 80055e8:	4627      	mov	r7, r4
 80055ea:	2f00      	cmp	r7, #0
 80055ec:	d143      	bne.n	8005676 <_malloc_r+0xd6>
 80055ee:	2c00      	cmp	r4, #0
 80055f0:	d04b      	beq.n	800568a <_malloc_r+0xea>
 80055f2:	6823      	ldr	r3, [r4, #0]
 80055f4:	4639      	mov	r1, r7
 80055f6:	4630      	mov	r0, r6
 80055f8:	eb04 0903 	add.w	r9, r4, r3
 80055fc:	f000 fb5c 	bl	8005cb8 <_sbrk_r>
 8005600:	4581      	cmp	r9, r0
 8005602:	d142      	bne.n	800568a <_malloc_r+0xea>
 8005604:	6821      	ldr	r1, [r4, #0]
 8005606:	1a6d      	subs	r5, r5, r1
 8005608:	4629      	mov	r1, r5
 800560a:	4630      	mov	r0, r6
 800560c:	f7ff ffa6 	bl	800555c <sbrk_aligned>
 8005610:	3001      	adds	r0, #1
 8005612:	d03a      	beq.n	800568a <_malloc_r+0xea>
 8005614:	6823      	ldr	r3, [r4, #0]
 8005616:	442b      	add	r3, r5
 8005618:	6023      	str	r3, [r4, #0]
 800561a:	f8d8 3000 	ldr.w	r3, [r8]
 800561e:	685a      	ldr	r2, [r3, #4]
 8005620:	bb62      	cbnz	r2, 800567c <_malloc_r+0xdc>
 8005622:	f8c8 7000 	str.w	r7, [r8]
 8005626:	e00f      	b.n	8005648 <_malloc_r+0xa8>
 8005628:	6822      	ldr	r2, [r4, #0]
 800562a:	1b52      	subs	r2, r2, r5
 800562c:	d420      	bmi.n	8005670 <_malloc_r+0xd0>
 800562e:	2a0b      	cmp	r2, #11
 8005630:	d917      	bls.n	8005662 <_malloc_r+0xc2>
 8005632:	1961      	adds	r1, r4, r5
 8005634:	42a3      	cmp	r3, r4
 8005636:	6025      	str	r5, [r4, #0]
 8005638:	bf18      	it	ne
 800563a:	6059      	strne	r1, [r3, #4]
 800563c:	6863      	ldr	r3, [r4, #4]
 800563e:	bf08      	it	eq
 8005640:	f8c8 1000 	streq.w	r1, [r8]
 8005644:	5162      	str	r2, [r4, r5]
 8005646:	604b      	str	r3, [r1, #4]
 8005648:	4630      	mov	r0, r6
 800564a:	f000 f82f 	bl	80056ac <__malloc_unlock>
 800564e:	f104 000b 	add.w	r0, r4, #11
 8005652:	1d23      	adds	r3, r4, #4
 8005654:	f020 0007 	bic.w	r0, r0, #7
 8005658:	1ac2      	subs	r2, r0, r3
 800565a:	bf1c      	itt	ne
 800565c:	1a1b      	subne	r3, r3, r0
 800565e:	50a3      	strne	r3, [r4, r2]
 8005660:	e7af      	b.n	80055c2 <_malloc_r+0x22>
 8005662:	6862      	ldr	r2, [r4, #4]
 8005664:	42a3      	cmp	r3, r4
 8005666:	bf0c      	ite	eq
 8005668:	f8c8 2000 	streq.w	r2, [r8]
 800566c:	605a      	strne	r2, [r3, #4]
 800566e:	e7eb      	b.n	8005648 <_malloc_r+0xa8>
 8005670:	4623      	mov	r3, r4
 8005672:	6864      	ldr	r4, [r4, #4]
 8005674:	e7ae      	b.n	80055d4 <_malloc_r+0x34>
 8005676:	463c      	mov	r4, r7
 8005678:	687f      	ldr	r7, [r7, #4]
 800567a:	e7b6      	b.n	80055ea <_malloc_r+0x4a>
 800567c:	461a      	mov	r2, r3
 800567e:	685b      	ldr	r3, [r3, #4]
 8005680:	42a3      	cmp	r3, r4
 8005682:	d1fb      	bne.n	800567c <_malloc_r+0xdc>
 8005684:	2300      	movs	r3, #0
 8005686:	6053      	str	r3, [r2, #4]
 8005688:	e7de      	b.n	8005648 <_malloc_r+0xa8>
 800568a:	230c      	movs	r3, #12
 800568c:	6033      	str	r3, [r6, #0]
 800568e:	4630      	mov	r0, r6
 8005690:	f000 f80c 	bl	80056ac <__malloc_unlock>
 8005694:	e794      	b.n	80055c0 <_malloc_r+0x20>
 8005696:	6005      	str	r5, [r0, #0]
 8005698:	e7d6      	b.n	8005648 <_malloc_r+0xa8>
 800569a:	bf00      	nop
 800569c:	20000310 	.word	0x20000310

080056a0 <__malloc_lock>:
 80056a0:	4801      	ldr	r0, [pc, #4]	@ (80056a8 <__malloc_lock+0x8>)
 80056a2:	f7ff bf0f 	b.w	80054c4 <__retarget_lock_acquire_recursive>
 80056a6:	bf00      	nop
 80056a8:	20000308 	.word	0x20000308

080056ac <__malloc_unlock>:
 80056ac:	4801      	ldr	r0, [pc, #4]	@ (80056b4 <__malloc_unlock+0x8>)
 80056ae:	f7ff bf0a 	b.w	80054c6 <__retarget_lock_release_recursive>
 80056b2:	bf00      	nop
 80056b4:	20000308 	.word	0x20000308

080056b8 <__ssputs_r>:
 80056b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80056bc:	688e      	ldr	r6, [r1, #8]
 80056be:	461f      	mov	r7, r3
 80056c0:	42be      	cmp	r6, r7
 80056c2:	680b      	ldr	r3, [r1, #0]
 80056c4:	4682      	mov	sl, r0
 80056c6:	460c      	mov	r4, r1
 80056c8:	4690      	mov	r8, r2
 80056ca:	d82d      	bhi.n	8005728 <__ssputs_r+0x70>
 80056cc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80056d0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80056d4:	d026      	beq.n	8005724 <__ssputs_r+0x6c>
 80056d6:	6965      	ldr	r5, [r4, #20]
 80056d8:	6909      	ldr	r1, [r1, #16]
 80056da:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80056de:	eba3 0901 	sub.w	r9, r3, r1
 80056e2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80056e6:	1c7b      	adds	r3, r7, #1
 80056e8:	444b      	add	r3, r9
 80056ea:	106d      	asrs	r5, r5, #1
 80056ec:	429d      	cmp	r5, r3
 80056ee:	bf38      	it	cc
 80056f0:	461d      	movcc	r5, r3
 80056f2:	0553      	lsls	r3, r2, #21
 80056f4:	d527      	bpl.n	8005746 <__ssputs_r+0x8e>
 80056f6:	4629      	mov	r1, r5
 80056f8:	f7ff ff52 	bl	80055a0 <_malloc_r>
 80056fc:	4606      	mov	r6, r0
 80056fe:	b360      	cbz	r0, 800575a <__ssputs_r+0xa2>
 8005700:	6921      	ldr	r1, [r4, #16]
 8005702:	464a      	mov	r2, r9
 8005704:	f000 fae8 	bl	8005cd8 <memcpy>
 8005708:	89a3      	ldrh	r3, [r4, #12]
 800570a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800570e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005712:	81a3      	strh	r3, [r4, #12]
 8005714:	6126      	str	r6, [r4, #16]
 8005716:	6165      	str	r5, [r4, #20]
 8005718:	444e      	add	r6, r9
 800571a:	eba5 0509 	sub.w	r5, r5, r9
 800571e:	6026      	str	r6, [r4, #0]
 8005720:	60a5      	str	r5, [r4, #8]
 8005722:	463e      	mov	r6, r7
 8005724:	42be      	cmp	r6, r7
 8005726:	d900      	bls.n	800572a <__ssputs_r+0x72>
 8005728:	463e      	mov	r6, r7
 800572a:	6820      	ldr	r0, [r4, #0]
 800572c:	4632      	mov	r2, r6
 800572e:	4641      	mov	r1, r8
 8005730:	f000 faa8 	bl	8005c84 <memmove>
 8005734:	68a3      	ldr	r3, [r4, #8]
 8005736:	1b9b      	subs	r3, r3, r6
 8005738:	60a3      	str	r3, [r4, #8]
 800573a:	6823      	ldr	r3, [r4, #0]
 800573c:	4433      	add	r3, r6
 800573e:	6023      	str	r3, [r4, #0]
 8005740:	2000      	movs	r0, #0
 8005742:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005746:	462a      	mov	r2, r5
 8005748:	f000 fad4 	bl	8005cf4 <_realloc_r>
 800574c:	4606      	mov	r6, r0
 800574e:	2800      	cmp	r0, #0
 8005750:	d1e0      	bne.n	8005714 <__ssputs_r+0x5c>
 8005752:	6921      	ldr	r1, [r4, #16]
 8005754:	4650      	mov	r0, sl
 8005756:	f7ff feb7 	bl	80054c8 <_free_r>
 800575a:	230c      	movs	r3, #12
 800575c:	f8ca 3000 	str.w	r3, [sl]
 8005760:	89a3      	ldrh	r3, [r4, #12]
 8005762:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005766:	81a3      	strh	r3, [r4, #12]
 8005768:	f04f 30ff 	mov.w	r0, #4294967295
 800576c:	e7e9      	b.n	8005742 <__ssputs_r+0x8a>
	...

08005770 <_svfiprintf_r>:
 8005770:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005774:	4698      	mov	r8, r3
 8005776:	898b      	ldrh	r3, [r1, #12]
 8005778:	061b      	lsls	r3, r3, #24
 800577a:	b09d      	sub	sp, #116	@ 0x74
 800577c:	4607      	mov	r7, r0
 800577e:	460d      	mov	r5, r1
 8005780:	4614      	mov	r4, r2
 8005782:	d510      	bpl.n	80057a6 <_svfiprintf_r+0x36>
 8005784:	690b      	ldr	r3, [r1, #16]
 8005786:	b973      	cbnz	r3, 80057a6 <_svfiprintf_r+0x36>
 8005788:	2140      	movs	r1, #64	@ 0x40
 800578a:	f7ff ff09 	bl	80055a0 <_malloc_r>
 800578e:	6028      	str	r0, [r5, #0]
 8005790:	6128      	str	r0, [r5, #16]
 8005792:	b930      	cbnz	r0, 80057a2 <_svfiprintf_r+0x32>
 8005794:	230c      	movs	r3, #12
 8005796:	603b      	str	r3, [r7, #0]
 8005798:	f04f 30ff 	mov.w	r0, #4294967295
 800579c:	b01d      	add	sp, #116	@ 0x74
 800579e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057a2:	2340      	movs	r3, #64	@ 0x40
 80057a4:	616b      	str	r3, [r5, #20]
 80057a6:	2300      	movs	r3, #0
 80057a8:	9309      	str	r3, [sp, #36]	@ 0x24
 80057aa:	2320      	movs	r3, #32
 80057ac:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80057b0:	f8cd 800c 	str.w	r8, [sp, #12]
 80057b4:	2330      	movs	r3, #48	@ 0x30
 80057b6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005954 <_svfiprintf_r+0x1e4>
 80057ba:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80057be:	f04f 0901 	mov.w	r9, #1
 80057c2:	4623      	mov	r3, r4
 80057c4:	469a      	mov	sl, r3
 80057c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80057ca:	b10a      	cbz	r2, 80057d0 <_svfiprintf_r+0x60>
 80057cc:	2a25      	cmp	r2, #37	@ 0x25
 80057ce:	d1f9      	bne.n	80057c4 <_svfiprintf_r+0x54>
 80057d0:	ebba 0b04 	subs.w	fp, sl, r4
 80057d4:	d00b      	beq.n	80057ee <_svfiprintf_r+0x7e>
 80057d6:	465b      	mov	r3, fp
 80057d8:	4622      	mov	r2, r4
 80057da:	4629      	mov	r1, r5
 80057dc:	4638      	mov	r0, r7
 80057de:	f7ff ff6b 	bl	80056b8 <__ssputs_r>
 80057e2:	3001      	adds	r0, #1
 80057e4:	f000 80a7 	beq.w	8005936 <_svfiprintf_r+0x1c6>
 80057e8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80057ea:	445a      	add	r2, fp
 80057ec:	9209      	str	r2, [sp, #36]	@ 0x24
 80057ee:	f89a 3000 	ldrb.w	r3, [sl]
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	f000 809f 	beq.w	8005936 <_svfiprintf_r+0x1c6>
 80057f8:	2300      	movs	r3, #0
 80057fa:	f04f 32ff 	mov.w	r2, #4294967295
 80057fe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005802:	f10a 0a01 	add.w	sl, sl, #1
 8005806:	9304      	str	r3, [sp, #16]
 8005808:	9307      	str	r3, [sp, #28]
 800580a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800580e:	931a      	str	r3, [sp, #104]	@ 0x68
 8005810:	4654      	mov	r4, sl
 8005812:	2205      	movs	r2, #5
 8005814:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005818:	484e      	ldr	r0, [pc, #312]	@ (8005954 <_svfiprintf_r+0x1e4>)
 800581a:	f7fa fd09 	bl	8000230 <memchr>
 800581e:	9a04      	ldr	r2, [sp, #16]
 8005820:	b9d8      	cbnz	r0, 800585a <_svfiprintf_r+0xea>
 8005822:	06d0      	lsls	r0, r2, #27
 8005824:	bf44      	itt	mi
 8005826:	2320      	movmi	r3, #32
 8005828:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800582c:	0711      	lsls	r1, r2, #28
 800582e:	bf44      	itt	mi
 8005830:	232b      	movmi	r3, #43	@ 0x2b
 8005832:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005836:	f89a 3000 	ldrb.w	r3, [sl]
 800583a:	2b2a      	cmp	r3, #42	@ 0x2a
 800583c:	d015      	beq.n	800586a <_svfiprintf_r+0xfa>
 800583e:	9a07      	ldr	r2, [sp, #28]
 8005840:	4654      	mov	r4, sl
 8005842:	2000      	movs	r0, #0
 8005844:	f04f 0c0a 	mov.w	ip, #10
 8005848:	4621      	mov	r1, r4
 800584a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800584e:	3b30      	subs	r3, #48	@ 0x30
 8005850:	2b09      	cmp	r3, #9
 8005852:	d94b      	bls.n	80058ec <_svfiprintf_r+0x17c>
 8005854:	b1b0      	cbz	r0, 8005884 <_svfiprintf_r+0x114>
 8005856:	9207      	str	r2, [sp, #28]
 8005858:	e014      	b.n	8005884 <_svfiprintf_r+0x114>
 800585a:	eba0 0308 	sub.w	r3, r0, r8
 800585e:	fa09 f303 	lsl.w	r3, r9, r3
 8005862:	4313      	orrs	r3, r2
 8005864:	9304      	str	r3, [sp, #16]
 8005866:	46a2      	mov	sl, r4
 8005868:	e7d2      	b.n	8005810 <_svfiprintf_r+0xa0>
 800586a:	9b03      	ldr	r3, [sp, #12]
 800586c:	1d19      	adds	r1, r3, #4
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	9103      	str	r1, [sp, #12]
 8005872:	2b00      	cmp	r3, #0
 8005874:	bfbb      	ittet	lt
 8005876:	425b      	neglt	r3, r3
 8005878:	f042 0202 	orrlt.w	r2, r2, #2
 800587c:	9307      	strge	r3, [sp, #28]
 800587e:	9307      	strlt	r3, [sp, #28]
 8005880:	bfb8      	it	lt
 8005882:	9204      	strlt	r2, [sp, #16]
 8005884:	7823      	ldrb	r3, [r4, #0]
 8005886:	2b2e      	cmp	r3, #46	@ 0x2e
 8005888:	d10a      	bne.n	80058a0 <_svfiprintf_r+0x130>
 800588a:	7863      	ldrb	r3, [r4, #1]
 800588c:	2b2a      	cmp	r3, #42	@ 0x2a
 800588e:	d132      	bne.n	80058f6 <_svfiprintf_r+0x186>
 8005890:	9b03      	ldr	r3, [sp, #12]
 8005892:	1d1a      	adds	r2, r3, #4
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	9203      	str	r2, [sp, #12]
 8005898:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800589c:	3402      	adds	r4, #2
 800589e:	9305      	str	r3, [sp, #20]
 80058a0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005964 <_svfiprintf_r+0x1f4>
 80058a4:	7821      	ldrb	r1, [r4, #0]
 80058a6:	2203      	movs	r2, #3
 80058a8:	4650      	mov	r0, sl
 80058aa:	f7fa fcc1 	bl	8000230 <memchr>
 80058ae:	b138      	cbz	r0, 80058c0 <_svfiprintf_r+0x150>
 80058b0:	9b04      	ldr	r3, [sp, #16]
 80058b2:	eba0 000a 	sub.w	r0, r0, sl
 80058b6:	2240      	movs	r2, #64	@ 0x40
 80058b8:	4082      	lsls	r2, r0
 80058ba:	4313      	orrs	r3, r2
 80058bc:	3401      	adds	r4, #1
 80058be:	9304      	str	r3, [sp, #16]
 80058c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80058c4:	4824      	ldr	r0, [pc, #144]	@ (8005958 <_svfiprintf_r+0x1e8>)
 80058c6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80058ca:	2206      	movs	r2, #6
 80058cc:	f7fa fcb0 	bl	8000230 <memchr>
 80058d0:	2800      	cmp	r0, #0
 80058d2:	d036      	beq.n	8005942 <_svfiprintf_r+0x1d2>
 80058d4:	4b21      	ldr	r3, [pc, #132]	@ (800595c <_svfiprintf_r+0x1ec>)
 80058d6:	bb1b      	cbnz	r3, 8005920 <_svfiprintf_r+0x1b0>
 80058d8:	9b03      	ldr	r3, [sp, #12]
 80058da:	3307      	adds	r3, #7
 80058dc:	f023 0307 	bic.w	r3, r3, #7
 80058e0:	3308      	adds	r3, #8
 80058e2:	9303      	str	r3, [sp, #12]
 80058e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80058e6:	4433      	add	r3, r6
 80058e8:	9309      	str	r3, [sp, #36]	@ 0x24
 80058ea:	e76a      	b.n	80057c2 <_svfiprintf_r+0x52>
 80058ec:	fb0c 3202 	mla	r2, ip, r2, r3
 80058f0:	460c      	mov	r4, r1
 80058f2:	2001      	movs	r0, #1
 80058f4:	e7a8      	b.n	8005848 <_svfiprintf_r+0xd8>
 80058f6:	2300      	movs	r3, #0
 80058f8:	3401      	adds	r4, #1
 80058fa:	9305      	str	r3, [sp, #20]
 80058fc:	4619      	mov	r1, r3
 80058fe:	f04f 0c0a 	mov.w	ip, #10
 8005902:	4620      	mov	r0, r4
 8005904:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005908:	3a30      	subs	r2, #48	@ 0x30
 800590a:	2a09      	cmp	r2, #9
 800590c:	d903      	bls.n	8005916 <_svfiprintf_r+0x1a6>
 800590e:	2b00      	cmp	r3, #0
 8005910:	d0c6      	beq.n	80058a0 <_svfiprintf_r+0x130>
 8005912:	9105      	str	r1, [sp, #20]
 8005914:	e7c4      	b.n	80058a0 <_svfiprintf_r+0x130>
 8005916:	fb0c 2101 	mla	r1, ip, r1, r2
 800591a:	4604      	mov	r4, r0
 800591c:	2301      	movs	r3, #1
 800591e:	e7f0      	b.n	8005902 <_svfiprintf_r+0x192>
 8005920:	ab03      	add	r3, sp, #12
 8005922:	9300      	str	r3, [sp, #0]
 8005924:	462a      	mov	r2, r5
 8005926:	4b0e      	ldr	r3, [pc, #56]	@ (8005960 <_svfiprintf_r+0x1f0>)
 8005928:	a904      	add	r1, sp, #16
 800592a:	4638      	mov	r0, r7
 800592c:	f3af 8000 	nop.w
 8005930:	1c42      	adds	r2, r0, #1
 8005932:	4606      	mov	r6, r0
 8005934:	d1d6      	bne.n	80058e4 <_svfiprintf_r+0x174>
 8005936:	89ab      	ldrh	r3, [r5, #12]
 8005938:	065b      	lsls	r3, r3, #25
 800593a:	f53f af2d 	bmi.w	8005798 <_svfiprintf_r+0x28>
 800593e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005940:	e72c      	b.n	800579c <_svfiprintf_r+0x2c>
 8005942:	ab03      	add	r3, sp, #12
 8005944:	9300      	str	r3, [sp, #0]
 8005946:	462a      	mov	r2, r5
 8005948:	4b05      	ldr	r3, [pc, #20]	@ (8005960 <_svfiprintf_r+0x1f0>)
 800594a:	a904      	add	r1, sp, #16
 800594c:	4638      	mov	r0, r7
 800594e:	f000 f879 	bl	8005a44 <_printf_i>
 8005952:	e7ed      	b.n	8005930 <_svfiprintf_r+0x1c0>
 8005954:	08005dcc 	.word	0x08005dcc
 8005958:	08005dd6 	.word	0x08005dd6
 800595c:	00000000 	.word	0x00000000
 8005960:	080056b9 	.word	0x080056b9
 8005964:	08005dd2 	.word	0x08005dd2

08005968 <_printf_common>:
 8005968:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800596c:	4616      	mov	r6, r2
 800596e:	4698      	mov	r8, r3
 8005970:	688a      	ldr	r2, [r1, #8]
 8005972:	690b      	ldr	r3, [r1, #16]
 8005974:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005978:	4293      	cmp	r3, r2
 800597a:	bfb8      	it	lt
 800597c:	4613      	movlt	r3, r2
 800597e:	6033      	str	r3, [r6, #0]
 8005980:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005984:	4607      	mov	r7, r0
 8005986:	460c      	mov	r4, r1
 8005988:	b10a      	cbz	r2, 800598e <_printf_common+0x26>
 800598a:	3301      	adds	r3, #1
 800598c:	6033      	str	r3, [r6, #0]
 800598e:	6823      	ldr	r3, [r4, #0]
 8005990:	0699      	lsls	r1, r3, #26
 8005992:	bf42      	ittt	mi
 8005994:	6833      	ldrmi	r3, [r6, #0]
 8005996:	3302      	addmi	r3, #2
 8005998:	6033      	strmi	r3, [r6, #0]
 800599a:	6825      	ldr	r5, [r4, #0]
 800599c:	f015 0506 	ands.w	r5, r5, #6
 80059a0:	d106      	bne.n	80059b0 <_printf_common+0x48>
 80059a2:	f104 0a19 	add.w	sl, r4, #25
 80059a6:	68e3      	ldr	r3, [r4, #12]
 80059a8:	6832      	ldr	r2, [r6, #0]
 80059aa:	1a9b      	subs	r3, r3, r2
 80059ac:	42ab      	cmp	r3, r5
 80059ae:	dc26      	bgt.n	80059fe <_printf_common+0x96>
 80059b0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80059b4:	6822      	ldr	r2, [r4, #0]
 80059b6:	3b00      	subs	r3, #0
 80059b8:	bf18      	it	ne
 80059ba:	2301      	movne	r3, #1
 80059bc:	0692      	lsls	r2, r2, #26
 80059be:	d42b      	bmi.n	8005a18 <_printf_common+0xb0>
 80059c0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80059c4:	4641      	mov	r1, r8
 80059c6:	4638      	mov	r0, r7
 80059c8:	47c8      	blx	r9
 80059ca:	3001      	adds	r0, #1
 80059cc:	d01e      	beq.n	8005a0c <_printf_common+0xa4>
 80059ce:	6823      	ldr	r3, [r4, #0]
 80059d0:	6922      	ldr	r2, [r4, #16]
 80059d2:	f003 0306 	and.w	r3, r3, #6
 80059d6:	2b04      	cmp	r3, #4
 80059d8:	bf02      	ittt	eq
 80059da:	68e5      	ldreq	r5, [r4, #12]
 80059dc:	6833      	ldreq	r3, [r6, #0]
 80059de:	1aed      	subeq	r5, r5, r3
 80059e0:	68a3      	ldr	r3, [r4, #8]
 80059e2:	bf0c      	ite	eq
 80059e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80059e8:	2500      	movne	r5, #0
 80059ea:	4293      	cmp	r3, r2
 80059ec:	bfc4      	itt	gt
 80059ee:	1a9b      	subgt	r3, r3, r2
 80059f0:	18ed      	addgt	r5, r5, r3
 80059f2:	2600      	movs	r6, #0
 80059f4:	341a      	adds	r4, #26
 80059f6:	42b5      	cmp	r5, r6
 80059f8:	d11a      	bne.n	8005a30 <_printf_common+0xc8>
 80059fa:	2000      	movs	r0, #0
 80059fc:	e008      	b.n	8005a10 <_printf_common+0xa8>
 80059fe:	2301      	movs	r3, #1
 8005a00:	4652      	mov	r2, sl
 8005a02:	4641      	mov	r1, r8
 8005a04:	4638      	mov	r0, r7
 8005a06:	47c8      	blx	r9
 8005a08:	3001      	adds	r0, #1
 8005a0a:	d103      	bne.n	8005a14 <_printf_common+0xac>
 8005a0c:	f04f 30ff 	mov.w	r0, #4294967295
 8005a10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a14:	3501      	adds	r5, #1
 8005a16:	e7c6      	b.n	80059a6 <_printf_common+0x3e>
 8005a18:	18e1      	adds	r1, r4, r3
 8005a1a:	1c5a      	adds	r2, r3, #1
 8005a1c:	2030      	movs	r0, #48	@ 0x30
 8005a1e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005a22:	4422      	add	r2, r4
 8005a24:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005a28:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005a2c:	3302      	adds	r3, #2
 8005a2e:	e7c7      	b.n	80059c0 <_printf_common+0x58>
 8005a30:	2301      	movs	r3, #1
 8005a32:	4622      	mov	r2, r4
 8005a34:	4641      	mov	r1, r8
 8005a36:	4638      	mov	r0, r7
 8005a38:	47c8      	blx	r9
 8005a3a:	3001      	adds	r0, #1
 8005a3c:	d0e6      	beq.n	8005a0c <_printf_common+0xa4>
 8005a3e:	3601      	adds	r6, #1
 8005a40:	e7d9      	b.n	80059f6 <_printf_common+0x8e>
	...

08005a44 <_printf_i>:
 8005a44:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005a48:	7e0f      	ldrb	r7, [r1, #24]
 8005a4a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005a4c:	2f78      	cmp	r7, #120	@ 0x78
 8005a4e:	4691      	mov	r9, r2
 8005a50:	4680      	mov	r8, r0
 8005a52:	460c      	mov	r4, r1
 8005a54:	469a      	mov	sl, r3
 8005a56:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005a5a:	d807      	bhi.n	8005a6c <_printf_i+0x28>
 8005a5c:	2f62      	cmp	r7, #98	@ 0x62
 8005a5e:	d80a      	bhi.n	8005a76 <_printf_i+0x32>
 8005a60:	2f00      	cmp	r7, #0
 8005a62:	f000 80d2 	beq.w	8005c0a <_printf_i+0x1c6>
 8005a66:	2f58      	cmp	r7, #88	@ 0x58
 8005a68:	f000 80b9 	beq.w	8005bde <_printf_i+0x19a>
 8005a6c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005a70:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005a74:	e03a      	b.n	8005aec <_printf_i+0xa8>
 8005a76:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005a7a:	2b15      	cmp	r3, #21
 8005a7c:	d8f6      	bhi.n	8005a6c <_printf_i+0x28>
 8005a7e:	a101      	add	r1, pc, #4	@ (adr r1, 8005a84 <_printf_i+0x40>)
 8005a80:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005a84:	08005add 	.word	0x08005add
 8005a88:	08005af1 	.word	0x08005af1
 8005a8c:	08005a6d 	.word	0x08005a6d
 8005a90:	08005a6d 	.word	0x08005a6d
 8005a94:	08005a6d 	.word	0x08005a6d
 8005a98:	08005a6d 	.word	0x08005a6d
 8005a9c:	08005af1 	.word	0x08005af1
 8005aa0:	08005a6d 	.word	0x08005a6d
 8005aa4:	08005a6d 	.word	0x08005a6d
 8005aa8:	08005a6d 	.word	0x08005a6d
 8005aac:	08005a6d 	.word	0x08005a6d
 8005ab0:	08005bf1 	.word	0x08005bf1
 8005ab4:	08005b1b 	.word	0x08005b1b
 8005ab8:	08005bab 	.word	0x08005bab
 8005abc:	08005a6d 	.word	0x08005a6d
 8005ac0:	08005a6d 	.word	0x08005a6d
 8005ac4:	08005c13 	.word	0x08005c13
 8005ac8:	08005a6d 	.word	0x08005a6d
 8005acc:	08005b1b 	.word	0x08005b1b
 8005ad0:	08005a6d 	.word	0x08005a6d
 8005ad4:	08005a6d 	.word	0x08005a6d
 8005ad8:	08005bb3 	.word	0x08005bb3
 8005adc:	6833      	ldr	r3, [r6, #0]
 8005ade:	1d1a      	adds	r2, r3, #4
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	6032      	str	r2, [r6, #0]
 8005ae4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005ae8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005aec:	2301      	movs	r3, #1
 8005aee:	e09d      	b.n	8005c2c <_printf_i+0x1e8>
 8005af0:	6833      	ldr	r3, [r6, #0]
 8005af2:	6820      	ldr	r0, [r4, #0]
 8005af4:	1d19      	adds	r1, r3, #4
 8005af6:	6031      	str	r1, [r6, #0]
 8005af8:	0606      	lsls	r6, r0, #24
 8005afa:	d501      	bpl.n	8005b00 <_printf_i+0xbc>
 8005afc:	681d      	ldr	r5, [r3, #0]
 8005afe:	e003      	b.n	8005b08 <_printf_i+0xc4>
 8005b00:	0645      	lsls	r5, r0, #25
 8005b02:	d5fb      	bpl.n	8005afc <_printf_i+0xb8>
 8005b04:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005b08:	2d00      	cmp	r5, #0
 8005b0a:	da03      	bge.n	8005b14 <_printf_i+0xd0>
 8005b0c:	232d      	movs	r3, #45	@ 0x2d
 8005b0e:	426d      	negs	r5, r5
 8005b10:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005b14:	4859      	ldr	r0, [pc, #356]	@ (8005c7c <_printf_i+0x238>)
 8005b16:	230a      	movs	r3, #10
 8005b18:	e011      	b.n	8005b3e <_printf_i+0xfa>
 8005b1a:	6821      	ldr	r1, [r4, #0]
 8005b1c:	6833      	ldr	r3, [r6, #0]
 8005b1e:	0608      	lsls	r0, r1, #24
 8005b20:	f853 5b04 	ldr.w	r5, [r3], #4
 8005b24:	d402      	bmi.n	8005b2c <_printf_i+0xe8>
 8005b26:	0649      	lsls	r1, r1, #25
 8005b28:	bf48      	it	mi
 8005b2a:	b2ad      	uxthmi	r5, r5
 8005b2c:	2f6f      	cmp	r7, #111	@ 0x6f
 8005b2e:	4853      	ldr	r0, [pc, #332]	@ (8005c7c <_printf_i+0x238>)
 8005b30:	6033      	str	r3, [r6, #0]
 8005b32:	bf14      	ite	ne
 8005b34:	230a      	movne	r3, #10
 8005b36:	2308      	moveq	r3, #8
 8005b38:	2100      	movs	r1, #0
 8005b3a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005b3e:	6866      	ldr	r6, [r4, #4]
 8005b40:	60a6      	str	r6, [r4, #8]
 8005b42:	2e00      	cmp	r6, #0
 8005b44:	bfa2      	ittt	ge
 8005b46:	6821      	ldrge	r1, [r4, #0]
 8005b48:	f021 0104 	bicge.w	r1, r1, #4
 8005b4c:	6021      	strge	r1, [r4, #0]
 8005b4e:	b90d      	cbnz	r5, 8005b54 <_printf_i+0x110>
 8005b50:	2e00      	cmp	r6, #0
 8005b52:	d04b      	beq.n	8005bec <_printf_i+0x1a8>
 8005b54:	4616      	mov	r6, r2
 8005b56:	fbb5 f1f3 	udiv	r1, r5, r3
 8005b5a:	fb03 5711 	mls	r7, r3, r1, r5
 8005b5e:	5dc7      	ldrb	r7, [r0, r7]
 8005b60:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005b64:	462f      	mov	r7, r5
 8005b66:	42bb      	cmp	r3, r7
 8005b68:	460d      	mov	r5, r1
 8005b6a:	d9f4      	bls.n	8005b56 <_printf_i+0x112>
 8005b6c:	2b08      	cmp	r3, #8
 8005b6e:	d10b      	bne.n	8005b88 <_printf_i+0x144>
 8005b70:	6823      	ldr	r3, [r4, #0]
 8005b72:	07df      	lsls	r7, r3, #31
 8005b74:	d508      	bpl.n	8005b88 <_printf_i+0x144>
 8005b76:	6923      	ldr	r3, [r4, #16]
 8005b78:	6861      	ldr	r1, [r4, #4]
 8005b7a:	4299      	cmp	r1, r3
 8005b7c:	bfde      	ittt	le
 8005b7e:	2330      	movle	r3, #48	@ 0x30
 8005b80:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005b84:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005b88:	1b92      	subs	r2, r2, r6
 8005b8a:	6122      	str	r2, [r4, #16]
 8005b8c:	f8cd a000 	str.w	sl, [sp]
 8005b90:	464b      	mov	r3, r9
 8005b92:	aa03      	add	r2, sp, #12
 8005b94:	4621      	mov	r1, r4
 8005b96:	4640      	mov	r0, r8
 8005b98:	f7ff fee6 	bl	8005968 <_printf_common>
 8005b9c:	3001      	adds	r0, #1
 8005b9e:	d14a      	bne.n	8005c36 <_printf_i+0x1f2>
 8005ba0:	f04f 30ff 	mov.w	r0, #4294967295
 8005ba4:	b004      	add	sp, #16
 8005ba6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005baa:	6823      	ldr	r3, [r4, #0]
 8005bac:	f043 0320 	orr.w	r3, r3, #32
 8005bb0:	6023      	str	r3, [r4, #0]
 8005bb2:	4833      	ldr	r0, [pc, #204]	@ (8005c80 <_printf_i+0x23c>)
 8005bb4:	2778      	movs	r7, #120	@ 0x78
 8005bb6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005bba:	6823      	ldr	r3, [r4, #0]
 8005bbc:	6831      	ldr	r1, [r6, #0]
 8005bbe:	061f      	lsls	r7, r3, #24
 8005bc0:	f851 5b04 	ldr.w	r5, [r1], #4
 8005bc4:	d402      	bmi.n	8005bcc <_printf_i+0x188>
 8005bc6:	065f      	lsls	r7, r3, #25
 8005bc8:	bf48      	it	mi
 8005bca:	b2ad      	uxthmi	r5, r5
 8005bcc:	6031      	str	r1, [r6, #0]
 8005bce:	07d9      	lsls	r1, r3, #31
 8005bd0:	bf44      	itt	mi
 8005bd2:	f043 0320 	orrmi.w	r3, r3, #32
 8005bd6:	6023      	strmi	r3, [r4, #0]
 8005bd8:	b11d      	cbz	r5, 8005be2 <_printf_i+0x19e>
 8005bda:	2310      	movs	r3, #16
 8005bdc:	e7ac      	b.n	8005b38 <_printf_i+0xf4>
 8005bde:	4827      	ldr	r0, [pc, #156]	@ (8005c7c <_printf_i+0x238>)
 8005be0:	e7e9      	b.n	8005bb6 <_printf_i+0x172>
 8005be2:	6823      	ldr	r3, [r4, #0]
 8005be4:	f023 0320 	bic.w	r3, r3, #32
 8005be8:	6023      	str	r3, [r4, #0]
 8005bea:	e7f6      	b.n	8005bda <_printf_i+0x196>
 8005bec:	4616      	mov	r6, r2
 8005bee:	e7bd      	b.n	8005b6c <_printf_i+0x128>
 8005bf0:	6833      	ldr	r3, [r6, #0]
 8005bf2:	6825      	ldr	r5, [r4, #0]
 8005bf4:	6961      	ldr	r1, [r4, #20]
 8005bf6:	1d18      	adds	r0, r3, #4
 8005bf8:	6030      	str	r0, [r6, #0]
 8005bfa:	062e      	lsls	r6, r5, #24
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	d501      	bpl.n	8005c04 <_printf_i+0x1c0>
 8005c00:	6019      	str	r1, [r3, #0]
 8005c02:	e002      	b.n	8005c0a <_printf_i+0x1c6>
 8005c04:	0668      	lsls	r0, r5, #25
 8005c06:	d5fb      	bpl.n	8005c00 <_printf_i+0x1bc>
 8005c08:	8019      	strh	r1, [r3, #0]
 8005c0a:	2300      	movs	r3, #0
 8005c0c:	6123      	str	r3, [r4, #16]
 8005c0e:	4616      	mov	r6, r2
 8005c10:	e7bc      	b.n	8005b8c <_printf_i+0x148>
 8005c12:	6833      	ldr	r3, [r6, #0]
 8005c14:	1d1a      	adds	r2, r3, #4
 8005c16:	6032      	str	r2, [r6, #0]
 8005c18:	681e      	ldr	r6, [r3, #0]
 8005c1a:	6862      	ldr	r2, [r4, #4]
 8005c1c:	2100      	movs	r1, #0
 8005c1e:	4630      	mov	r0, r6
 8005c20:	f7fa fb06 	bl	8000230 <memchr>
 8005c24:	b108      	cbz	r0, 8005c2a <_printf_i+0x1e6>
 8005c26:	1b80      	subs	r0, r0, r6
 8005c28:	6060      	str	r0, [r4, #4]
 8005c2a:	6863      	ldr	r3, [r4, #4]
 8005c2c:	6123      	str	r3, [r4, #16]
 8005c2e:	2300      	movs	r3, #0
 8005c30:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005c34:	e7aa      	b.n	8005b8c <_printf_i+0x148>
 8005c36:	6923      	ldr	r3, [r4, #16]
 8005c38:	4632      	mov	r2, r6
 8005c3a:	4649      	mov	r1, r9
 8005c3c:	4640      	mov	r0, r8
 8005c3e:	47d0      	blx	sl
 8005c40:	3001      	adds	r0, #1
 8005c42:	d0ad      	beq.n	8005ba0 <_printf_i+0x15c>
 8005c44:	6823      	ldr	r3, [r4, #0]
 8005c46:	079b      	lsls	r3, r3, #30
 8005c48:	d413      	bmi.n	8005c72 <_printf_i+0x22e>
 8005c4a:	68e0      	ldr	r0, [r4, #12]
 8005c4c:	9b03      	ldr	r3, [sp, #12]
 8005c4e:	4298      	cmp	r0, r3
 8005c50:	bfb8      	it	lt
 8005c52:	4618      	movlt	r0, r3
 8005c54:	e7a6      	b.n	8005ba4 <_printf_i+0x160>
 8005c56:	2301      	movs	r3, #1
 8005c58:	4632      	mov	r2, r6
 8005c5a:	4649      	mov	r1, r9
 8005c5c:	4640      	mov	r0, r8
 8005c5e:	47d0      	blx	sl
 8005c60:	3001      	adds	r0, #1
 8005c62:	d09d      	beq.n	8005ba0 <_printf_i+0x15c>
 8005c64:	3501      	adds	r5, #1
 8005c66:	68e3      	ldr	r3, [r4, #12]
 8005c68:	9903      	ldr	r1, [sp, #12]
 8005c6a:	1a5b      	subs	r3, r3, r1
 8005c6c:	42ab      	cmp	r3, r5
 8005c6e:	dcf2      	bgt.n	8005c56 <_printf_i+0x212>
 8005c70:	e7eb      	b.n	8005c4a <_printf_i+0x206>
 8005c72:	2500      	movs	r5, #0
 8005c74:	f104 0619 	add.w	r6, r4, #25
 8005c78:	e7f5      	b.n	8005c66 <_printf_i+0x222>
 8005c7a:	bf00      	nop
 8005c7c:	08005ddd 	.word	0x08005ddd
 8005c80:	08005dee 	.word	0x08005dee

08005c84 <memmove>:
 8005c84:	4288      	cmp	r0, r1
 8005c86:	b510      	push	{r4, lr}
 8005c88:	eb01 0402 	add.w	r4, r1, r2
 8005c8c:	d902      	bls.n	8005c94 <memmove+0x10>
 8005c8e:	4284      	cmp	r4, r0
 8005c90:	4623      	mov	r3, r4
 8005c92:	d807      	bhi.n	8005ca4 <memmove+0x20>
 8005c94:	1e43      	subs	r3, r0, #1
 8005c96:	42a1      	cmp	r1, r4
 8005c98:	d008      	beq.n	8005cac <memmove+0x28>
 8005c9a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005c9e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005ca2:	e7f8      	b.n	8005c96 <memmove+0x12>
 8005ca4:	4402      	add	r2, r0
 8005ca6:	4601      	mov	r1, r0
 8005ca8:	428a      	cmp	r2, r1
 8005caa:	d100      	bne.n	8005cae <memmove+0x2a>
 8005cac:	bd10      	pop	{r4, pc}
 8005cae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005cb2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005cb6:	e7f7      	b.n	8005ca8 <memmove+0x24>

08005cb8 <_sbrk_r>:
 8005cb8:	b538      	push	{r3, r4, r5, lr}
 8005cba:	4d06      	ldr	r5, [pc, #24]	@ (8005cd4 <_sbrk_r+0x1c>)
 8005cbc:	2300      	movs	r3, #0
 8005cbe:	4604      	mov	r4, r0
 8005cc0:	4608      	mov	r0, r1
 8005cc2:	602b      	str	r3, [r5, #0]
 8005cc4:	f7fa ff86 	bl	8000bd4 <_sbrk>
 8005cc8:	1c43      	adds	r3, r0, #1
 8005cca:	d102      	bne.n	8005cd2 <_sbrk_r+0x1a>
 8005ccc:	682b      	ldr	r3, [r5, #0]
 8005cce:	b103      	cbz	r3, 8005cd2 <_sbrk_r+0x1a>
 8005cd0:	6023      	str	r3, [r4, #0]
 8005cd2:	bd38      	pop	{r3, r4, r5, pc}
 8005cd4:	20000304 	.word	0x20000304

08005cd8 <memcpy>:
 8005cd8:	440a      	add	r2, r1
 8005cda:	4291      	cmp	r1, r2
 8005cdc:	f100 33ff 	add.w	r3, r0, #4294967295
 8005ce0:	d100      	bne.n	8005ce4 <memcpy+0xc>
 8005ce2:	4770      	bx	lr
 8005ce4:	b510      	push	{r4, lr}
 8005ce6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005cea:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005cee:	4291      	cmp	r1, r2
 8005cf0:	d1f9      	bne.n	8005ce6 <memcpy+0xe>
 8005cf2:	bd10      	pop	{r4, pc}

08005cf4 <_realloc_r>:
 8005cf4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005cf8:	4680      	mov	r8, r0
 8005cfa:	4615      	mov	r5, r2
 8005cfc:	460c      	mov	r4, r1
 8005cfe:	b921      	cbnz	r1, 8005d0a <_realloc_r+0x16>
 8005d00:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005d04:	4611      	mov	r1, r2
 8005d06:	f7ff bc4b 	b.w	80055a0 <_malloc_r>
 8005d0a:	b92a      	cbnz	r2, 8005d18 <_realloc_r+0x24>
 8005d0c:	f7ff fbdc 	bl	80054c8 <_free_r>
 8005d10:	2400      	movs	r4, #0
 8005d12:	4620      	mov	r0, r4
 8005d14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005d18:	f000 f81a 	bl	8005d50 <_malloc_usable_size_r>
 8005d1c:	4285      	cmp	r5, r0
 8005d1e:	4606      	mov	r6, r0
 8005d20:	d802      	bhi.n	8005d28 <_realloc_r+0x34>
 8005d22:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8005d26:	d8f4      	bhi.n	8005d12 <_realloc_r+0x1e>
 8005d28:	4629      	mov	r1, r5
 8005d2a:	4640      	mov	r0, r8
 8005d2c:	f7ff fc38 	bl	80055a0 <_malloc_r>
 8005d30:	4607      	mov	r7, r0
 8005d32:	2800      	cmp	r0, #0
 8005d34:	d0ec      	beq.n	8005d10 <_realloc_r+0x1c>
 8005d36:	42b5      	cmp	r5, r6
 8005d38:	462a      	mov	r2, r5
 8005d3a:	4621      	mov	r1, r4
 8005d3c:	bf28      	it	cs
 8005d3e:	4632      	movcs	r2, r6
 8005d40:	f7ff ffca 	bl	8005cd8 <memcpy>
 8005d44:	4621      	mov	r1, r4
 8005d46:	4640      	mov	r0, r8
 8005d48:	f7ff fbbe 	bl	80054c8 <_free_r>
 8005d4c:	463c      	mov	r4, r7
 8005d4e:	e7e0      	b.n	8005d12 <_realloc_r+0x1e>

08005d50 <_malloc_usable_size_r>:
 8005d50:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005d54:	1f18      	subs	r0, r3, #4
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	bfbc      	itt	lt
 8005d5a:	580b      	ldrlt	r3, [r1, r0]
 8005d5c:	18c0      	addlt	r0, r0, r3
 8005d5e:	4770      	bx	lr

08005d60 <_init>:
 8005d60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d62:	bf00      	nop
 8005d64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005d66:	bc08      	pop	{r3}
 8005d68:	469e      	mov	lr, r3
 8005d6a:	4770      	bx	lr

08005d6c <_fini>:
 8005d6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d6e:	bf00      	nop
 8005d70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005d72:	bc08      	pop	{r3}
 8005d74:	469e      	mov	lr, r3
 8005d76:	4770      	bx	lr
