<a href='D:\Code_Projects\RequirementAnalyzer\RequirementAnalyzer.App\Output\Index.html'>Home</a><h1>SYR_SM_MCU_1_10</h1></br><li>7.10.1.1.6 SYR_SM_MCU_1_10</br></li><li>7.10.1.1.6.1 Description</br></li><li>7.10.1.1.6.1.0-1 Brief description:The safety goal is achieved by transitioning or holding the device in a safe state.In case of failure system should continue in safe sate by holding system in reset state 
</br></li><li>7.10.1.1.6.1.0-2 Preconditions:FCCU error detected by external WDG</br></li><li>7.10.1.1.6.1.0-3 Trigger:WDG output </br></li><li>7.10.1.1.6.1.0-4 Input data: FCCU output</br></li><li>7.10.1.1.6.1.0-5 Description of behaviour: In case of failure system should continue in safe sate by holding system in reset state 

</br></li><li>7.10.1.1.6.1.0-6 Timing Requirements: FTT 50ms</br></li><li>7.10.1.1.6.1.0-7 Output data:</br></li><li>7.10.1.1.6.1.0-8 Postconditions:</br></li><li>7.10.1.1.6.1.0-9 Descriptions of exceptions:</br></li><li>7.10.1.1.6.1.0-10 Dependencies and interactions:</br></li><li>7.10.1.1.6.2 Differences to CRS</br></li><li>7.10.1.1.6.2.0-1 xxx</br></li><li>7.10.1.1.6.3 Questions and Answers</br></li><li>7.10.1.1.6.3.0-1 xxx</br></li>