NDFramePage.OnPageTitleLoaded("SystemVerilogClass:uvm_tlm_if_base_","uvm_tlm_if_base#");NDSummary.OnSummaryLoaded("SystemVerilogClass:uvm_tlm_if_base_",[["SystemVerilog","SystemVerilog"]],[["Classes","Class"],["Functions","Function"],["Groups","Group"]],[[1367,0,0,"uvm_tlm_if_base #(T1,T2)"],[1371,0,2,"Non-blocking put","Non-blocking_put"],[1372,0,1,"try_put","try_put"],[1373,0,1,"can_put","can_put"],[1374,0,2,"Non-blocking get","Non-blocking_get"],[1375,0,1,"try_get","try_get"],[1376,0,1,"can_get","can_get"],[1377,0,2,"Non-blocking peek","Non-blocking_peek"],[1378,0,1,"try_peek","try_peek"],[1379,0,1,"can_peek","can_peek"],[1382,0,2,"Analysis","Analysis"],[1383,0,1,"write","write"]]);