<?xml version="1.0"?>
<block name="rams_sp_reg_addr_1024x32_post_synth.net" instance="FPGA_packed_netlist[0]" architecture_id="SHA256:f2f1416c8f5afb5432e575fd6264f3a78ff797934f9ee9ccd0e42270cc128686" atom_netlist_id="SHA256:bf46fe0dc80f61f32ae92d95a83a5242ad6eddafc5ee849bcf194ded48cefc3d">
	<inputs>clk we di[0] di[1] di[2] di[3] di[4] di[5] di[6] di[7] di[8] di[9] di[10] di[11] di[12] di[13] di[14] di[15] di[16] di[17] di[18] di[19] di[20] di[21] di[22] di[23] di[24] di[25] di[26] di[27] di[28] di[29] di[30] di[31] addr[0] addr[1] addr[2] addr[3] addr[4] addr[5] addr[6] addr[7] addr[8] addr[9]</inputs>
	<outputs>out:dout[0] out:dout[1] out:dout[2] out:dout[3] out:dout[4] out:dout[5] out:dout[6] out:dout[7] out:dout[8] out:dout[9] out:dout[10] out:dout[11] out:dout[12] out:dout[13] out:dout[14] out:dout[15] out:dout[16] out:dout[17] out:dout[18] out:dout[19] out:dout[20] out:dout[21] out:dout[22] out:dout[23] out:dout[24] out:dout[25] out:dout[26] out:dout[27] out:dout[28] out:dout[29] out:dout[30] out:dout[31]</outputs>
	<clocks>clk</clocks>
	<block name="$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]" instance="bram[0]" mode="mem_36K_tdp">
		<inputs>
			<port name="WDATA_A1_i">$true $true $true $true $true $true $true $true $true $true $true $true $true $true $true $true $true $true</port>
			<port name="WDATA_A2_i">$true $true $true $true $true $true $true $true $true $true $true $true $true $true $true $true $true $true</port>
			<port name="ADDR_A1_i">$false $false $false $false $false $techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[0] $techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[1] $techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[2] $techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[3] $techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[4] $techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[5] $techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[6] $techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[7] $techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[8] $techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[9]</port>
			<port name="ADDR_A2_i">$false $false $false $false $false $techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[0] $techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[1] $techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[2] $techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[3] $techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[4] $techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[5] $techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[6] $techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[7] $techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[8]</port>
			<port name="REN_A1_i">$true</port>
			<port name="REN_A2_i">$true</port>
			<port name="WEN_A1_i">$false</port>
			<port name="WEN_A2_i">$false</port>
			<port name="BE_A1_i">$true $true</port>
			<port name="BE_A2_i">$true $true</port>
			<port name="WDATA_B1_i">di[0] di[1] di[2] di[3] di[4] di[5] di[6] di[7] di[8] di[9] di[10] di[11] di[12] di[13] di[14] di[15] di[16] di[17]</port>
			<port name="WDATA_B2_i">di[18] di[19] di[20] di[21] di[22] di[23] di[24] di[25] di[26] di[27] di[28] di[29] di[30] di[31] $undef $undef $undef $undef</port>
			<port name="ADDR_B1_i">$false $false $false $false $false addr[0] addr[1] addr[2] addr[3] addr[4] addr[5] addr[6] addr[7] addr[8] addr[9]</port>
			<port name="ADDR_B2_i">$false $false $false $false $false addr[0] addr[1] addr[2] addr[3] addr[4] addr[5] addr[6] addr[7] addr[8]</port>
			<port name="REN_B1_i">$false</port>
			<port name="REN_B2_i">$false</port>
			<port name="WEN_B1_i">we</port>
			<port name="WEN_B2_i">we</port>
			<port name="BE_B1_i">we we</port>
			<port name="BE_B2_i">we we</port>
			<port name="FLUSH1_i">$false</port>
			<port name="FLUSH2_i">$false</port>
			<port name="RAM_ID_i">open open open open open open open open open open open open open open open open open open open open</port>
			<port name="PL_INIT_i">open</port>
			<port name="PL_ENA_i">open</port>
			<port name="PL_REN_i">open</port>
			<port name="PL_WEN_i">open open</port>
			<port name="PL_ADDR_i">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="PL_DATA_i">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="reset">$true</port>
			<port name="scan_reset">open</port>
			<port name="sc_in">open open open open open open</port>
		</inputs>
		<outputs>
			<port name="RDATA_A1_o">mem_36K[0].RDATA_A1_o[0]-&gt;direct11 mem_36K[0].RDATA_A1_o[1]-&gt;direct11 mem_36K[0].RDATA_A1_o[2]-&gt;direct11 mem_36K[0].RDATA_A1_o[3]-&gt;direct11 mem_36K[0].RDATA_A1_o[4]-&gt;direct11 mem_36K[0].RDATA_A1_o[5]-&gt;direct11 mem_36K[0].RDATA_A1_o[6]-&gt;direct11 mem_36K[0].RDATA_A1_o[7]-&gt;direct11 mem_36K[0].RDATA_A1_o[8]-&gt;direct11 mem_36K[0].RDATA_A1_o[9]-&gt;direct11 mem_36K[0].RDATA_A1_o[10]-&gt;direct11 mem_36K[0].RDATA_A1_o[11]-&gt;direct11 mem_36K[0].RDATA_A1_o[12]-&gt;direct11 mem_36K[0].RDATA_A1_o[13]-&gt;direct11 mem_36K[0].RDATA_A1_o[14]-&gt;direct11 mem_36K[0].RDATA_A1_o[15]-&gt;direct11 mem_36K[0].RDATA_A1_o[16]-&gt;direct11 mem_36K[0].RDATA_A1_o[17]-&gt;direct11</port>
			<port name="RDATA_A2_o">mem_36K[0].RDATA_A2_o[0]-&gt;direct35 mem_36K[0].RDATA_A2_o[1]-&gt;direct35 mem_36K[0].RDATA_A2_o[2]-&gt;direct35 mem_36K[0].RDATA_A2_o[3]-&gt;direct35 mem_36K[0].RDATA_A2_o[4]-&gt;direct35 mem_36K[0].RDATA_A2_o[5]-&gt;direct35 mem_36K[0].RDATA_A2_o[6]-&gt;direct35 mem_36K[0].RDATA_A2_o[7]-&gt;direct35 mem_36K[0].RDATA_A2_o[8]-&gt;direct35 mem_36K[0].RDATA_A2_o[9]-&gt;direct35 mem_36K[0].RDATA_A2_o[10]-&gt;direct35 mem_36K[0].RDATA_A2_o[11]-&gt;direct35 mem_36K[0].RDATA_A2_o[12]-&gt;direct35 mem_36K[0].RDATA_A2_o[13]-&gt;direct35 open open open open</port>
			<port name="RDATA_B1_o">open open open open open open open open open open open open open open open open open open</port>
			<port name="RDATA_B2_o">open open open open open open open open open open open open open open open open open open</port>
			<port name="PL_INIT_o">open</port>
			<port name="PL_ENA_o">open</port>
			<port name="PL_REN_o">open</port>
			<port name="PL_CLK_o">open</port>
			<port name="PL_WEN_o">open open</port>
			<port name="PL_ADDR_o">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="PL_DATA_o">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="sc_out">open open open open open open</port>
		</outputs>
		<clocks>
			<port name="PL_CLK_i">open</port>
			<port name="clk">clk open open open</port>
		</clocks>
		<block name="$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0]" instance="mem_36K[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="WDATA_A1_i">bram.WDATA_A1_i[0]-&gt;direct9 bram.WDATA_A1_i[1]-&gt;direct9 bram.WDATA_A1_i[2]-&gt;direct9 bram.WDATA_A1_i[3]-&gt;direct9 bram.WDATA_A1_i[4]-&gt;direct9 bram.WDATA_A1_i[5]-&gt;direct9 bram.WDATA_A1_i[6]-&gt;direct9 bram.WDATA_A1_i[7]-&gt;direct9 bram.WDATA_A1_i[8]-&gt;direct9 bram.WDATA_A1_i[9]-&gt;direct9 bram.WDATA_A1_i[10]-&gt;direct9 bram.WDATA_A1_i[11]-&gt;direct9 bram.WDATA_A1_i[12]-&gt;direct9 bram.WDATA_A1_i[13]-&gt;direct9 bram.WDATA_A1_i[14]-&gt;direct9 bram.WDATA_A1_i[15]-&gt;direct9 bram.WDATA_A1_i[16]-&gt;direct9 bram.WDATA_A1_i[17]-&gt;direct9</port>
				<port name="WDATA_A2_i">bram.WDATA_A2_i[0]-&gt;direct33 bram.WDATA_A2_i[1]-&gt;direct33 bram.WDATA_A2_i[2]-&gt;direct33 bram.WDATA_A2_i[3]-&gt;direct33 bram.WDATA_A2_i[4]-&gt;direct33 bram.WDATA_A2_i[5]-&gt;direct33 bram.WDATA_A2_i[6]-&gt;direct33 bram.WDATA_A2_i[7]-&gt;direct33 bram.WDATA_A2_i[8]-&gt;direct33 bram.WDATA_A2_i[9]-&gt;direct33 bram.WDATA_A2_i[10]-&gt;direct33 bram.WDATA_A2_i[11]-&gt;direct33 bram.WDATA_A2_i[12]-&gt;direct33 bram.WDATA_A2_i[13]-&gt;direct33 bram.WDATA_A2_i[14]-&gt;direct33 bram.WDATA_A2_i[15]-&gt;direct33 bram.WDATA_A2_i[16]-&gt;direct33 bram.WDATA_A2_i[17]-&gt;direct33</port>
				<port name="ADDR_A1_i">bram.ADDR_A1_i[0]-&gt;direct7 bram.ADDR_A1_i[1]-&gt;direct7 bram.ADDR_A1_i[2]-&gt;direct7 bram.ADDR_A1_i[3]-&gt;direct7 bram.ADDR_A1_i[4]-&gt;direct7 bram.ADDR_A1_i[5]-&gt;direct7 bram.ADDR_A1_i[6]-&gt;direct7 bram.ADDR_A1_i[7]-&gt;direct7 bram.ADDR_A1_i[8]-&gt;direct7 bram.ADDR_A1_i[9]-&gt;direct7 bram.ADDR_A1_i[10]-&gt;direct7 bram.ADDR_A1_i[11]-&gt;direct7 bram.ADDR_A1_i[12]-&gt;direct7 bram.ADDR_A1_i[13]-&gt;direct7 bram.ADDR_A1_i[14]-&gt;direct7</port>
				<port name="ADDR_A2_i">bram.ADDR_A2_i[0]-&gt;direct31 bram.ADDR_A2_i[1]-&gt;direct31 bram.ADDR_A2_i[2]-&gt;direct31 bram.ADDR_A2_i[3]-&gt;direct31 bram.ADDR_A2_i[4]-&gt;direct31 bram.ADDR_A2_i[5]-&gt;direct31 bram.ADDR_A2_i[6]-&gt;direct31 bram.ADDR_A2_i[7]-&gt;direct31 bram.ADDR_A2_i[8]-&gt;direct31 bram.ADDR_A2_i[9]-&gt;direct31 bram.ADDR_A2_i[10]-&gt;direct31 bram.ADDR_A2_i[11]-&gt;direct31 bram.ADDR_A2_i[12]-&gt;direct31 bram.ADDR_A2_i[13]-&gt;direct31</port>
				<port name="REN_A1_i">bram.REN_A1_i[0]-&gt;direct3</port>
				<port name="REN_A2_i">bram.REN_A2_i[0]-&gt;direct27</port>
				<port name="WEN_A1_i">bram.WEN_A1_i[0]-&gt;direct1</port>
				<port name="WEN_A2_i">bram.WEN_A2_i[0]-&gt;direct25</port>
				<port name="BE_A1_i">bram.BE_A1_i[0]-&gt;direct1_BE bram.BE_A1_i[1]-&gt;direct1_BE</port>
				<port name="BE_A2_i">bram.BE_A2_i[0]-&gt;direct25_BE bram.BE_A2_i[1]-&gt;direct25_BE</port>
				<port name="WDATA_B1_i">bram.WDATA_B1_i[0]-&gt;direct10 bram.WDATA_B1_i[1]-&gt;direct10 bram.WDATA_B1_i[2]-&gt;direct10 bram.WDATA_B1_i[3]-&gt;direct10 bram.WDATA_B1_i[4]-&gt;direct10 bram.WDATA_B1_i[5]-&gt;direct10 bram.WDATA_B1_i[6]-&gt;direct10 bram.WDATA_B1_i[7]-&gt;direct10 bram.WDATA_B1_i[8]-&gt;direct10 bram.WDATA_B1_i[9]-&gt;direct10 bram.WDATA_B1_i[10]-&gt;direct10 bram.WDATA_B1_i[11]-&gt;direct10 bram.WDATA_B1_i[12]-&gt;direct10 bram.WDATA_B1_i[13]-&gt;direct10 bram.WDATA_B1_i[14]-&gt;direct10 bram.WDATA_B1_i[15]-&gt;direct10 bram.WDATA_B1_i[16]-&gt;direct10 bram.WDATA_B1_i[17]-&gt;direct10</port>
				<port name="WDATA_B2_i">bram.WDATA_B2_i[0]-&gt;direct34 bram.WDATA_B2_i[1]-&gt;direct34 bram.WDATA_B2_i[2]-&gt;direct34 bram.WDATA_B2_i[3]-&gt;direct34 bram.WDATA_B2_i[4]-&gt;direct34 bram.WDATA_B2_i[5]-&gt;direct34 bram.WDATA_B2_i[6]-&gt;direct34 bram.WDATA_B2_i[7]-&gt;direct34 bram.WDATA_B2_i[8]-&gt;direct34 bram.WDATA_B2_i[9]-&gt;direct34 bram.WDATA_B2_i[10]-&gt;direct34 bram.WDATA_B2_i[11]-&gt;direct34 bram.WDATA_B2_i[12]-&gt;direct34 bram.WDATA_B2_i[13]-&gt;direct34 bram.WDATA_B2_i[14]-&gt;direct34 bram.WDATA_B2_i[15]-&gt;direct34 bram.WDATA_B2_i[16]-&gt;direct34 bram.WDATA_B2_i[17]-&gt;direct34</port>
				<port name="ADDR_B1_i">bram.ADDR_B1_i[0]-&gt;direct8 bram.ADDR_B1_i[1]-&gt;direct8 bram.ADDR_B1_i[2]-&gt;direct8 bram.ADDR_B1_i[3]-&gt;direct8 bram.ADDR_B1_i[4]-&gt;direct8 bram.ADDR_B1_i[5]-&gt;direct8 bram.ADDR_B1_i[6]-&gt;direct8 bram.ADDR_B1_i[7]-&gt;direct8 bram.ADDR_B1_i[8]-&gt;direct8 bram.ADDR_B1_i[9]-&gt;direct8 bram.ADDR_B1_i[10]-&gt;direct8 bram.ADDR_B1_i[11]-&gt;direct8 bram.ADDR_B1_i[12]-&gt;direct8 bram.ADDR_B1_i[13]-&gt;direct8 bram.ADDR_B1_i[14]-&gt;direct8</port>
				<port name="ADDR_B2_i">bram.ADDR_B2_i[0]-&gt;direct32 bram.ADDR_B2_i[1]-&gt;direct32 bram.ADDR_B2_i[2]-&gt;direct32 bram.ADDR_B2_i[3]-&gt;direct32 bram.ADDR_B2_i[4]-&gt;direct32 bram.ADDR_B2_i[5]-&gt;direct32 bram.ADDR_B2_i[6]-&gt;direct32 bram.ADDR_B2_i[7]-&gt;direct32 bram.ADDR_B2_i[8]-&gt;direct32 bram.ADDR_B2_i[9]-&gt;direct32 bram.ADDR_B2_i[10]-&gt;direct32 bram.ADDR_B2_i[11]-&gt;direct32 bram.ADDR_B2_i[12]-&gt;direct32 bram.ADDR_B2_i[13]-&gt;direct32</port>
				<port name="REN_B1_i">bram.REN_B1_i[0]-&gt;direct4</port>
				<port name="REN_B2_i">bram.REN_B2_i[0]-&gt;direct28</port>
				<port name="WEN_B1_i">bram.WEN_B1_i[0]-&gt;direct2</port>
				<port name="WEN_B2_i">bram.WEN_B2_i[0]-&gt;direct26</port>
				<port name="BE_B1_i">bram.BE_B1_i[0]-&gt;direct2_BE bram.BE_B1_i[1]-&gt;direct2_BE</port>
				<port name="BE_B2_i">bram.BE_B2_i[0]-&gt;direct26_BE bram.BE_B2_i[1]-&gt;direct26_BE</port>
				<port name="FLUSH1_i">bram.FLUSH1_i[0]-&gt;direct13</port>
				<port name="FLUSH2_i">bram.FLUSH2_i[0]-&gt;direct37</port>
				<port name="RESET_ni">bram.reset[0]-&gt;direct64</port>
			</inputs>
			<outputs>
				<port name="RDATA_A1_o">$abc$1058$auto$mem.cc:1150:emulate_transparency$27[0] $abc$1058$auto$mem.cc:1150:emulate_transparency$27[1] $abc$1058$auto$mem.cc:1150:emulate_transparency$27[2] $abc$1058$auto$mem.cc:1150:emulate_transparency$27[3] $abc$1058$auto$mem.cc:1150:emulate_transparency$27[4] $abc$1058$auto$mem.cc:1150:emulate_transparency$27[5] $abc$1058$auto$mem.cc:1150:emulate_transparency$27[6] $abc$1058$auto$mem.cc:1150:emulate_transparency$27[7] $abc$1058$auto$mem.cc:1150:emulate_transparency$27[8] $abc$1058$auto$mem.cc:1150:emulate_transparency$27[9] $abc$1058$auto$mem.cc:1150:emulate_transparency$27[10] $abc$1058$auto$mem.cc:1150:emulate_transparency$27[11] $abc$1058$auto$mem.cc:1150:emulate_transparency$27[12] $abc$1058$auto$mem.cc:1150:emulate_transparency$27[13] $abc$1058$auto$mem.cc:1150:emulate_transparency$27[14] $abc$1058$auto$mem.cc:1150:emulate_transparency$27[15] $abc$1058$auto$mem.cc:1150:emulate_transparency$27[16] $abc$1058$auto$mem.cc:1150:emulate_transparency$27[17]</port>
				<port name="RDATA_A2_o">$abc$1058$auto$mem.cc:1150:emulate_transparency$27[18] $abc$1058$auto$mem.cc:1150:emulate_transparency$27[19] $abc$1058$auto$mem.cc:1150:emulate_transparency$27[20] $abc$1058$auto$mem.cc:1150:emulate_transparency$27[21] $abc$1058$auto$mem.cc:1150:emulate_transparency$27[22] $abc$1058$auto$mem.cc:1150:emulate_transparency$27[23] $abc$1058$auto$mem.cc:1150:emulate_transparency$27[24] $abc$1058$auto$mem.cc:1150:emulate_transparency$27[25] $abc$1058$auto$mem.cc:1150:emulate_transparency$27[26] $abc$1058$auto$mem.cc:1150:emulate_transparency$27[27] $abc$1058$auto$mem.cc:1150:emulate_transparency$27[28] $abc$1058$auto$mem.cc:1150:emulate_transparency$27[29] $abc$1058$auto$mem.cc:1150:emulate_transparency$27[30] $abc$1058$auto$mem.cc:1150:emulate_transparency$27[31] open open open open</port>
				<port name="RDATA_B1_o">open open open open open open open open open open open open open open open open open open</port>
				<port name="RDATA_B2_o">open open open open open open open open open open open open open open open open open open</port>
			</outputs>
			<clocks>
				<port name="CLK_A1_i">bram.clk[0]-&gt;bram-clk_a1</port>
				<port name="CLK_A2_i">bram.clk[0]-&gt;bram-clk_a2</port>
				<port name="CLK_B1_i">bram.clk[0]-&gt;bram-clk_b1</port>
				<port name="CLK_B2_i">bram.clk[0]-&gt;bram-clk_b2</port>
			</clocks>
		</block>
	</block>
	<block name="dout[16]" instance="clb[1]" mode="default">
		<inputs>
			<port name="I0">di[30] di[31] di[28] di[27] di[24] $abc$1058$auto$mem.cc:1150:emulate_transparency$27[30] di[16] $abc$1058$auto$mem.cc:1150:emulate_transparency$27[25] open open</port>
			<port name="I1">$abc$1058$auto$mem.cc:1150:emulate_transparency$27[16] $abc$1058$auto$mem.cc:1150:emulate_transparency$27[23] $abc$1058$auto$mem.cc:1150:emulate_transparency$27[24] open open open open $abc$1058$auto$mem.cc:1150:emulate_transparency$27[26] open we</port>
			<port name="I2">open $abc$1058$auto$mem.cc:1150:emulate_transparency$27[27] di[25] $abc$1058$auto$mem.cc:1150:emulate_transparency$27[29] $abc$1058$auto$mem.cc:1150:emulate_transparency$27[31] $abc$1058$lo03 open open di[26] open</port>
			<port name="I3">$abc$1058$auto$mem.cc:1150:emulate_transparency$27[28] open open open open open open open open di[29]</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">$true</port>
			<port name="lreset">$true</port>
			<port name="sync_set">open</port>
			<port name="sync_reset">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
			<port name="enable">$true</port>
			<port name="reg_in">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 open open open open open open open open open fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="reg_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open clk</port>
		</clocks>
		<block name="$abc$1058$lo04" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar0 open clb.I2[5]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 clb.I0[4]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$1058$lo04" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dout[23]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dout[23]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dout[23]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dout[23]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">0 open 1 2 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dout[23]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$abc$1058$lo04" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$1058$lo04" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$1058$lo04" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$1058$lo04" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$1058$lo04</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$1058$lo05" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar0 clb.I2[2]-&gt;crossbar1 fle[8].out[1]-&gt;crossbar2 clb.I1[2]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$1058$lo05" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dout[24]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dout[24]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dout[24]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dout[24]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">1 open 0 2 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dout[24]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$abc$1058$lo05" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$1058$lo05" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$1058$lo05" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$1058$lo05" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$1058$lo05</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$1058$lo06" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[1]-&gt;crossbar0 clb.I2[8]-&gt;crossbar1 fle[8].out[1]-&gt;crossbar2 open clb.I0[7]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$1058$lo06" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dout[25]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dout[25]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dout[25]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dout[25]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 open 0 open 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dout[25]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$abc$1058$lo06" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$1058$lo06" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$1058$lo06" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$1058$lo06" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$1058$lo06</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$1058$lo07" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar0 fle[2].out[1]-&gt;crossbar1 open clb.I1[7]-&gt;crossbar3 clb.I0[3]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$1058$lo07" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dout[26]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dout[26]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dout[26]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dout[26]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">0 1 open 2 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dout[26]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$abc$1058$lo07" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$1058$lo07" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$1058$lo07" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$1058$lo07" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$1058$lo07</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$1058$lo08" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[3].out[1]-&gt;crossbar0 clb.I2[1]-&gt;crossbar1 fle[8].out[1]-&gt;crossbar2 open clb.I0[2]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$1058$lo08" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dout[27]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dout[27]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dout[27]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dout[27]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">1 2 0 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dout[27]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$abc$1058$lo08" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$1058$lo08" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$1058$lo08" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$1058$lo08" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$1058$lo08</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$1058$lo11" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar0 open fle[4].out[1]-&gt;crossbar2 clb.I3[0]-&gt;crossbar3 clb.I0[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$1058$lo11" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dout[28]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dout[28]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dout[28]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dout[28]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">0 open 1 2 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dout[28]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$abc$1058$lo11" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$1058$lo11" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$1058$lo11" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$1058$lo11" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$1058$lo11</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$1058$lo10" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar0 clb.I2[4]-&gt;crossbar1 fle[5].out[1]-&gt;crossbar2 open clb.I0[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$1058$lo10" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dout[31]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dout[31]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dout[31]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dout[31]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">0 2 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dout[31]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$abc$1058$lo10" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$1058$lo10" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$1058$lo10" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$1058$lo10" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$1058$lo10</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$1058$lo09" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar0 open fle[6].out[1]-&gt;crossbar2 clb.I3[9]-&gt;crossbar3 clb.I0[5]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$1058$lo09" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dout[30]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dout[30]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dout[30]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dout[30]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open 1 open 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dout[30]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$abc$1058$lo09" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$1058$lo09" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$1058$lo09" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$1058$lo09" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$1058$lo09</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$1058$lo12" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar0 clb.I2[3]-&gt;crossbar1 fle[7].out[1]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$1058$lo12" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dout[29]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dout[29]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dout[29]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dout[29]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">0 2 1 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dout[29]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$abc$1058$lo12" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$1058$lo12" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$1058$lo12" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$1058$lo12" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$1058$lo12</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="dout[16]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[9].out[0]-&gt;crossbar1 fle[8].out[1]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 clb.I0[6]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="dout[16]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$1058$lo32" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$1058$lo32" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$1058$lo32" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$1058$lo32" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$1058$lo32</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="dout[16]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dout[16]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dout[16]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dout[16]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 2 0 1 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dout[16]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="dout[17]" instance="clb[2]" mode="default">
		<inputs>
			<port name="I0">$abc$1058$lo12 di[1] di[0] open open $abc$1058$auto$mem.cc:1150:emulate_transparency$27[8] di[17] open open open</port>
			<port name="I1">di[22] $abc$1058$auto$mem.cc:1150:emulate_transparency$27[17] di[7] $abc$1058$auto$mem.cc:1150:emulate_transparency$27[21] di[2] open open open di[9] di[20]</port>
			<port name="I2">open di[8] open di[21] $abc$1058$auto$mem.cc:1150:emulate_transparency$27[9] $abc$1058$auto$mem.cc:1150:emulate_transparency$27[22] $abc$1058$auto$mem.cc:1150:emulate_transparency$27[7] $abc$1058$auto$mem.cc:1150:emulate_transparency$27[0] open $abc$1058$auto$mem.cc:1150:emulate_transparency$27[2]</port>
			<port name="I3">$abc$1058$auto$mem.cc:1150:emulate_transparency$27[20] open open open open open open open open $abc$1058$auto$mem.cc:1150:emulate_transparency$27[1]</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">$true</port>
			<port name="lreset">$true</port>
			<port name="sync_set">open</port>
			<port name="sync_reset">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
			<port name="enable">$true</port>
			<port name="reg_in">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 open open open open open open open open open open fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="reg_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open clk</port>
		</clocks>
		<block name="dout[7]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar0 open clb.I2[6]-&gt;crossbar2 clb.I1[2]-&gt;crossbar3 clb.I0[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="dout[7]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dout[7]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dout[7]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dout[7]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dout[7]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 open 2 open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dout[7]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$abc$1058$lo18" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$1058$lo18" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$1058$lo18" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$1058$lo18" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$1058$lo18</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="dout[8]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[1]-&gt;crossbar0 clb.I2[1]-&gt;crossbar1 clb.I0[0]-&gt;crossbar2 open clb.I0[5]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="dout[8]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dout[8]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dout[8]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dout[8]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dout[8]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 open 0 open 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dout[8]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$abc$1058$lo17" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$1058$lo17" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$1058$lo17" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$1058$lo17" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$1058$lo17</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="dout[9]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[2].out[1]-&gt;crossbar1 clb.I2[4]-&gt;crossbar2 clb.I1[8]-&gt;crossbar3 clb.I0[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="dout[9]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dout[9]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dout[9]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dout[9]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dout[9]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 1 2 open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dout[9]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$abc$1058$lo16" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$1058$lo16" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$1058$lo16" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$1058$lo16" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$1058$lo16</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="dout[0]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I0[2]-&gt;crossbar0 fle[3].out[1]-&gt;crossbar1 clb.I2[7]-&gt;crossbar2 open clb.I0[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="dout[0]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dout[0]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dout[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dout[0]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dout[0]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 1 2 open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dout[0]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$abc$1058$lo15" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$1058$lo15" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$1058$lo15" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$1058$lo15" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$1058$lo15</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="dout[1]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I0[1]-&gt;crossbar0 open fle[4].out[1]-&gt;crossbar2 clb.I3[9]-&gt;crossbar3 clb.I0[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="dout[1]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dout[1]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dout[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dout[1]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dout[1]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open open 1 2 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dout[1]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$abc$1058$lo14" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$1058$lo14" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$1058$lo14" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$1058$lo14" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$1058$lo14</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="dout[2]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[5].out[1]-&gt;crossbar1 clb.I2[9]-&gt;crossbar2 clb.I1[4]-&gt;crossbar3 clb.I0[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="dout[2]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dout[2]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dout[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dout[2]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dout[2]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 1 2 open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dout[2]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$abc$1058$lo13" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$1058$lo13" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$1058$lo13" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$1058$lo13" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$1058$lo13</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="dout[20]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[0]-&gt;crossbar0 open fle[6].out[1]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 clb.I0[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="dout[20]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dout[20]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dout[20]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dout[20]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dout[20]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 open 1 open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dout[20]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$abc$1058$lo00" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$1058$lo00" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$1058$lo00" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$1058$lo00" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$1058$lo00</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="dout[21]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I2[3]-&gt;crossbar1 fle[7].out[1]-&gt;crossbar2 clb.I1[3]-&gt;crossbar3 clb.I0[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="dout[21]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dout[21]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dout[21]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dout[21]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dout[21]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open open 1 2 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dout[21]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$abc$1058$lo01" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$1058$lo01" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$1058$lo01" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$1058$lo01" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$1058$lo01</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="dout[22]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar0 clb.I2[5]-&gt;crossbar1 open clb.I1[0]-&gt;crossbar3 clb.I0[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="dout[22]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dout[22]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dout[22]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dout[22]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dout[22]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 2 open open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dout[22]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$abc$1058$lo02" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$1058$lo02" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$1058$lo02" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$1058$lo02" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$1058$lo02</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="dout[17]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I0[6]-&gt;crossbar0 fle[9].out[0]-&gt;crossbar1 open clb.I1[1]-&gt;crossbar3 clb.I0[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="dout[17]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$1058$lo31" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$1058$lo31" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$1058$lo31" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$1058$lo31" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$1058$lo31</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="dout[17]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dout[17]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dout[17]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dout[17]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 1 open 2 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dout[17]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="dout[15]" instance="clb[3]" mode="default">
		<inputs>
			<port name="I0">$abc$1058$lo12 di[11] di[10] open open $abc$1058$auto$mem.cc:1150:emulate_transparency$27[18] di[15] open open open</port>
			<port name="I1">di[6] $abc$1058$auto$mem.cc:1150:emulate_transparency$27[15] di[14] $abc$1058$auto$mem.cc:1150:emulate_transparency$27[5] di[3] open open open di[19] di[4]</port>
			<port name="I2">open di[18] open di[5] $abc$1058$auto$mem.cc:1150:emulate_transparency$27[19] $abc$1058$auto$mem.cc:1150:emulate_transparency$27[6] $abc$1058$auto$mem.cc:1150:emulate_transparency$27[14] $abc$1058$auto$mem.cc:1150:emulate_transparency$27[10] open $abc$1058$auto$mem.cc:1150:emulate_transparency$27[3]</port>
			<port name="I3">$abc$1058$auto$mem.cc:1150:emulate_transparency$27[4] open open open open open open open open $abc$1058$auto$mem.cc:1150:emulate_transparency$27[11]</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">$true</port>
			<port name="lreset">$true</port>
			<port name="sync_set">open</port>
			<port name="sync_reset">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
			<port name="enable">$true</port>
			<port name="reg_in">open</port>
		</inputs>
		<outputs>
			<port name="O">fle[0].out[0]-&gt;clbouts1 fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 open open open open open open open open open open fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="reg_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open clk</port>
		</clocks>
		<block name="dout[14]" instance="fle[0]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[0].out[1]-&gt;crossbar0 open clb.I2[6]-&gt;crossbar2 clb.I1[2]-&gt;crossbar3 clb.I0[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="dout[14]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dout[14]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dout[14]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dout[14]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dout[14]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 open 2 open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dout[14]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$abc$1058$lo27" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$1058$lo27" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$1058$lo27" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$1058$lo27" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$1058$lo27</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="dout[18]" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[1].out[1]-&gt;crossbar0 clb.I2[1]-&gt;crossbar1 clb.I0[0]-&gt;crossbar2 open clb.I0[5]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="dout[18]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dout[18]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dout[18]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dout[18]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dout[18]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 open 0 open 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dout[18]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$abc$1058$lo26" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$1058$lo26" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$1058$lo26" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$1058$lo26" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$1058$lo26</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="dout[19]" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[2].out[1]-&gt;crossbar1 clb.I2[4]-&gt;crossbar2 clb.I1[8]-&gt;crossbar3 clb.I0[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="dout[19]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dout[19]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dout[19]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dout[19]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dout[19]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 1 2 open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dout[19]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$abc$1058$lo25" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$1058$lo25" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$1058$lo25" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$1058$lo25" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$1058$lo25</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="dout[10]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I0[2]-&gt;crossbar0 fle[3].out[1]-&gt;crossbar1 clb.I2[7]-&gt;crossbar2 open clb.I0[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="dout[10]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dout[10]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dout[10]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dout[10]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dout[10]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 1 2 open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dout[10]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$abc$1058$lo24" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$1058$lo24" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$1058$lo24" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$1058$lo24" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$1058$lo24</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="dout[11]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I0[1]-&gt;crossbar0 open fle[4].out[1]-&gt;crossbar2 clb.I3[9]-&gt;crossbar3 clb.I0[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="dout[11]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dout[11]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dout[11]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dout[11]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dout[11]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open open 1 2 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dout[11]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$abc$1058$lo23" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$1058$lo23" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$1058$lo23" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$1058$lo23" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$1058$lo23</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="dout[3]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">open fle[5].out[1]-&gt;crossbar1 clb.I2[9]-&gt;crossbar2 clb.I1[4]-&gt;crossbar3 clb.I0[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="dout[3]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dout[3]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dout[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dout[3]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dout[3]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 1 2 open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dout[3]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$abc$1058$lo22" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$1058$lo22" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$1058$lo22" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$1058$lo22" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$1058$lo22</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="dout[4]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[0]-&gt;crossbar0 open fle[6].out[1]-&gt;crossbar2 clb.I1[9]-&gt;crossbar3 clb.I0[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="dout[4]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 open fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dout[4]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open lut5inter.in[2]-&gt;direct1 open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dout[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dout[4]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dout[4]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">2 open 1 open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dout[4]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$abc$1058$lo21" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$1058$lo21" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$1058$lo21" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$1058$lo21" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$1058$lo21</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="dout[5]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I2[3]-&gt;crossbar1 fle[7].out[1]-&gt;crossbar2 clb.I1[3]-&gt;crossbar3 clb.I0[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="dout[5]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dout[5]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dout[5]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dout[5]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dout[5]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open open 1 2 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dout[5]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$abc$1058$lo20" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$1058$lo20" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$1058$lo20" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$1058$lo20" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$1058$lo20</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="dout[6]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">fle[8].out[1]-&gt;crossbar0 clb.I2[5]-&gt;crossbar1 open clb.I1[0]-&gt;crossbar3 clb.I0[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="dout[6]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dout[6]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dout[6]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dout[6]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dout[6]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 2 open open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dout[6]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$abc$1058$lo19" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$1058$lo19" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$1058$lo19" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$1058$lo19" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$1058$lo19</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="dout[15]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I0[6]-&gt;crossbar0 fle[9].out[0]-&gt;crossbar1 open clb.I1[1]-&gt;crossbar3 clb.I0[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="dout[15]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$1058$lo30" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$1058$lo30" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$1058$lo30" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$1058$lo30" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$1058$lo30</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="dout[15]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dout[15]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dout[15]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dout[15]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 1 open 2 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dout[15]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="dout[12]" instance="clb[4]" mode="default">
		<inputs>
			<port name="I0">open open $abc$1190$lo6 $abc$1190$lo4 $abc$1058$lo12 addr[0] $abc$1058$auto$mem.cc:1150:emulate_transparency$27[13] addr[3] addr[1] addr[9]</port>
			<port name="I1">we di[12] $abc$1190$lo9 $abc$1190$lo3 open $abc$1190$lo5 addr[2] open $abc$1058$lo12 $abc$1190$lo8</port>
			<port name="I2">addr[4] addr[6] addr[8] di[13] $abc$1190$lo7 di[23] $abc$1058$auto$mem.cc:1150:emulate_transparency$27[12] addr[5] $abc$1190$lo1 open</port>
			<port name="I3">addr[7] $abc$1190$lo0 $abc$1190$lo2 open open open open open open we</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">$true</port>
			<port name="lreset">$true</port>
			<port name="sync_set">open</port>
			<port name="sync_reset">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
			<port name="enable">$true</port>
			<port name="reg_in">open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 fle[2].out[0]-&gt;clbouts1 fle[3].out[0]-&gt;clbouts1 fle[4].out[0]-&gt;clbouts1 fle[5].out[0]-&gt;clbouts1 fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 open open fle[1].out[1]-&gt;clbouts2 fle[2].out[1]-&gt;clbouts2 fle[3].out[1]-&gt;clbouts2 fle[4].out[1]-&gt;clbouts2 fle[5].out[1]-&gt;clbouts2 fle[6].out[1]-&gt;clbouts2 fle[7].out[1]-&gt;clbouts2 open fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="reg_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open clk</port>
		</clocks>
		<block name="open" instance="fle[0]" />
		<block name="$abc$1058$lo03" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">open open clb.I2[5]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$1058$lo03" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$true" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$true" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="$true" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="$true" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">$true</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$abc$1058$lo03" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$1058$lo03" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$1058$lo03" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$1058$lo03" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$1058$lo03</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$undef" instance="fle[2]" mode="n2_lut5">
			<inputs>
				<port name="in">open open open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">open</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$undef" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open open open open</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$undef" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$undef" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="$undef" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="$undef" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">$undef</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$false" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$false" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="$false" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="$false" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">$false</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[2]" instance="fle[3]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[2]-&gt;crossbar0 clb.I1[6]-&gt;crossbar1 clb.I2[0]-&gt;crossbar2 clb.I3[9]-&gt;crossbar3 clb.I0[3]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">open</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[2]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[2]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[2]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[2]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[2]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">2 1 open 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[2]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[4]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[4]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[4]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[4]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open open 2 0 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[4]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[9]" instance="fle[4]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I0[5]-&gt;crossbar0 clb.I1[2]-&gt;crossbar1 clb.I0[9]-&gt;crossbar2 clb.I3[9]-&gt;crossbar3 clb.I3[1]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">open</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[9]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[9]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[9]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[9]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[9]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">open 2 1 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[9]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[0]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open lut5inter.in[3]-&gt;direct2 lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[0]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[0]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[0]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 open open 0 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[0]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[5]" instance="fle[5]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I3[9]-&gt;crossbar0 clb.I2[7]-&gt;crossbar1 clb.I2[8]-&gt;crossbar2 clb.I1[5]-&gt;crossbar3 clb.I0[8]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">open</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[5]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[5]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[5]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[5]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[5]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">0 1 open 2 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[5]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[1]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[1]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[1]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[1]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">0 open 2 open 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[1]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[3]" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I0[7]-&gt;crossbar0 clb.I1[9]-&gt;crossbar1 clb.I2[2]-&gt;crossbar2 clb.I1[3]-&gt;crossbar3 clb.I3[9]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">open</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[3]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[3]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct1 open open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[3]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[3]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[3]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">1 open open 2 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[3]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[8]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open lut5inter.in[4]-&gt;direct2</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[8]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[8]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[8]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 2 1 open 0</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[8]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[7]" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I0[2]-&gt;crossbar0 clb.I2[4]-&gt;crossbar1 clb.I2[1]-&gt;crossbar2 clb.I1[0]-&gt;crossbar3 clb.I3[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">open</port>
				<port name="reset">open</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">open</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[7]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">open</port>
					<port name="reset">open</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">open</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[7]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[7]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[7]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[7]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open lut5.in[1]-&gt;direct:lut5 open lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open 2 open 0 1</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[7]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[6]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open lut5inter.in[2]-&gt;direct2 lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[6]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[6]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[6]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
									<port_rotation_map name="in">2 open 1 0 open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">$techmap$techmap49\RAM.0.0.0.$shl$/nfs_cadtools/raptor/instl_dir/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:387$47.A[6]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
		<block name="dout[13]" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I2[3]-&gt;crossbar1 fle[8].out[1]-&gt;crossbar2 clb.I1[8]-&gt;crossbar3 clb.I0[6]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="dout[13]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="dout[13]" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 lut5inter.in[3]-&gt;direct1 lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dout[13]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 ble5.in[3]-&gt;direct1 ble5.in[4]-&gt;direct1</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dout[13]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 flut5.in[3]-&gt;direct1 flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dout[13]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">open open lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
									<port_rotation_map name="in">open open 1 0 2</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dout[13]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
				<block name="$abc$1058$lo28" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$1058$lo28" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$1058$lo28" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$1058$lo28" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$1058$lo28</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="dout[12]" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I0[4]-&gt;crossbar0 fle[9].out[0]-&gt;crossbar1 clb.I2[6]-&gt;crossbar2 clb.I1[1]-&gt;crossbar3 open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="dout[12]" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1 open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$1058$lo29" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct1 open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$1058$lo29" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$1058$lo29" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$1058$lo29" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$1058$lo29</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="dout[12]" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 lut5inter.in[1]-&gt;direct2 lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">open</port>
						<port name="reset">open</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">open</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="dout[12]" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 ble5.in[1]-&gt;direct1 ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">open</port>
							<port name="reset">open</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">open</port>
						</inputs>
						<outputs>
							<port name="out">lut5[0].out[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">open</port>
						</clocks>
						<block name="dout[12]" instance="lut5[0]" mode="lut5">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 flut5.in[1]-&gt;direct1 flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
							</outputs>
							<clocks />
							<block name="dout[12]" instance="lut[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open open</port>
									<port_rotation_map name="in">0 1 2 open open</port_rotation_map>
								</inputs>
								<outputs>
									<port name="out">dout[12]</port>
								</outputs>
								<clocks />
							</block>
						</block>
						<block name="open" instance="ff[0]" />
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="out:dout[0]" instance="io[5]" mode="io_output">
		<inputs>
			<port name="f2a_i">dout[0]</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="out:dout[0]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
				<port name="reset">open</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:dout[0]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:dout[1]" instance="io[6]" mode="io_output">
		<inputs>
			<port name="f2a_i">dout[1]</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="out:dout[1]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
				<port name="reset">open</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:dout[1]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:dout[2]" instance="io[7]" mode="io_output">
		<inputs>
			<port name="f2a_i">dout[2]</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="out:dout[2]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
				<port name="reset">open</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:dout[2]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:dout[3]" instance="io[8]" mode="io_output">
		<inputs>
			<port name="f2a_i">dout[3]</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="out:dout[3]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
				<port name="reset">open</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:dout[3]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:dout[4]" instance="io[9]" mode="io_output">
		<inputs>
			<port name="f2a_i">dout[4]</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="out:dout[4]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
				<port name="reset">open</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:dout[4]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:dout[5]" instance="io[10]" mode="io_output">
		<inputs>
			<port name="f2a_i">dout[5]</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="out:dout[5]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
				<port name="reset">open</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:dout[5]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:dout[6]" instance="io[11]" mode="io_output">
		<inputs>
			<port name="f2a_i">dout[6]</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="out:dout[6]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
				<port name="reset">open</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:dout[6]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:dout[7]" instance="io[12]" mode="io_output">
		<inputs>
			<port name="f2a_i">dout[7]</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="out:dout[7]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
				<port name="reset">open</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:dout[7]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:dout[8]" instance="io[13]" mode="io_output">
		<inputs>
			<port name="f2a_i">dout[8]</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="out:dout[8]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
				<port name="reset">open</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:dout[8]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:dout[9]" instance="io[14]" mode="io_output">
		<inputs>
			<port name="f2a_i">dout[9]</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="out:dout[9]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
				<port name="reset">open</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:dout[9]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:dout[10]" instance="io[15]" mode="io_output">
		<inputs>
			<port name="f2a_i">dout[10]</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="out:dout[10]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
				<port name="reset">open</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:dout[10]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:dout[11]" instance="io[16]" mode="io_output">
		<inputs>
			<port name="f2a_i">dout[11]</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="out:dout[11]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
				<port name="reset">open</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:dout[11]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:dout[12]" instance="io[17]" mode="io_output">
		<inputs>
			<port name="f2a_i">dout[12]</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="out:dout[12]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
				<port name="reset">open</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:dout[12]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:dout[13]" instance="io[18]" mode="io_output">
		<inputs>
			<port name="f2a_i">dout[13]</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="out:dout[13]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
				<port name="reset">open</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:dout[13]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:dout[14]" instance="io[19]" mode="io_output">
		<inputs>
			<port name="f2a_i">dout[14]</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="out:dout[14]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
				<port name="reset">open</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:dout[14]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:dout[15]" instance="io[20]" mode="io_output">
		<inputs>
			<port name="f2a_i">dout[15]</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="out:dout[15]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
				<port name="reset">open</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:dout[15]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:dout[16]" instance="io[21]" mode="io_output">
		<inputs>
			<port name="f2a_i">dout[16]</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="out:dout[16]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
				<port name="reset">open</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:dout[16]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:dout[17]" instance="io[22]" mode="io_output">
		<inputs>
			<port name="f2a_i">dout[17]</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="out:dout[17]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
				<port name="reset">open</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:dout[17]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:dout[18]" instance="io[23]" mode="io_output">
		<inputs>
			<port name="f2a_i">dout[18]</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="out:dout[18]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
				<port name="reset">open</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:dout[18]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:dout[19]" instance="io[24]" mode="io_output">
		<inputs>
			<port name="f2a_i">dout[19]</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="out:dout[19]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
				<port name="reset">open</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:dout[19]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:dout[20]" instance="io[25]" mode="io_output">
		<inputs>
			<port name="f2a_i">dout[20]</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="out:dout[20]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
				<port name="reset">open</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:dout[20]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:dout[21]" instance="io[26]" mode="io_output">
		<inputs>
			<port name="f2a_i">dout[21]</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="out:dout[21]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
				<port name="reset">open</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:dout[21]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:dout[22]" instance="io[27]" mode="io_output">
		<inputs>
			<port name="f2a_i">dout[22]</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="out:dout[22]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
				<port name="reset">open</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:dout[22]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:dout[23]" instance="io[28]" mode="io_output">
		<inputs>
			<port name="f2a_i">dout[23]</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="out:dout[23]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
				<port name="reset">open</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:dout[23]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:dout[24]" instance="io[29]" mode="io_output">
		<inputs>
			<port name="f2a_i">dout[24]</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="out:dout[24]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
				<port name="reset">open</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:dout[24]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:dout[25]" instance="io[30]" mode="io_output">
		<inputs>
			<port name="f2a_i">dout[25]</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="out:dout[25]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
				<port name="reset">open</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:dout[25]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:dout[26]" instance="io[31]" mode="io_output">
		<inputs>
			<port name="f2a_i">dout[26]</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="out:dout[26]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
				<port name="reset">open</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:dout[26]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:dout[27]" instance="io[32]" mode="io_output">
		<inputs>
			<port name="f2a_i">dout[27]</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="out:dout[27]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
				<port name="reset">open</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:dout[27]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:dout[28]" instance="io[33]" mode="io_output">
		<inputs>
			<port name="f2a_i">dout[28]</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="out:dout[28]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
				<port name="reset">open</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:dout[28]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:dout[29]" instance="io[34]" mode="io_output">
		<inputs>
			<port name="f2a_i">dout[29]</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="out:dout[29]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
				<port name="reset">open</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:dout[29]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:dout[30]" instance="io[35]" mode="io_output">
		<inputs>
			<port name="f2a_i">dout[30]</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="out:dout[30]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
				<port name="reset">open</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:dout[30]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:dout[31]" instance="io[36]" mode="io_output">
		<inputs>
			<port name="f2a_i">dout[31]</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="out:dout[31]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
				<port name="reset">open</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:dout[31]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="$abc$1190$lo0" instance="clb[37]" mode="default">
		<inputs>
			<port name="I0">open open addr[4] open open open addr[8] open open open</port>
			<port name="I1">open open addr[9] addr[6] open open open open open open</port>
			<port name="I2">open open open open open addr[7] addr[3] addr[2] addr[1] addr[0]</port>
			<port name="I3">addr[5] open open open open open open open open open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="cin_trick">open</port>
			<port name="set">$true</port>
			<port name="lreset">$true</port>
			<port name="sync_set">open</port>
			<port name="sync_reset">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
			<port name="enable">we</port>
			<port name="reg_in">open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[1].out[0]-&gt;clbouts1 open open open open fle[6].out[0]-&gt;clbouts1 fle[7].out[0]-&gt;clbouts1 fle[8].out[0]-&gt;clbouts1 fle[9].out[0]-&gt;clbouts1 open fle[1].out[1]-&gt;clbouts2 open open open open fle[6].out[1]-&gt;clbouts2 fle[7].out[1]-&gt;clbouts2 fle[8].out[1]-&gt;clbouts2 fle[9].out[1]-&gt;clbouts2</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
			<port name="reg_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open clk</port>
		</clocks>
		<block name="open" instance="fle[0]" />
		<block name="$abc$1190$lo6" instance="fle[1]" mode="n2_lut5">
			<inputs>
				<port name="in">open open open clb.I1[3]-&gt;crossbar3 clb.I3[0]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$1190$lo6" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open open fle.in[3]-&gt;direct1 fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$1190$lo5" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$1190$lo5" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$1190$lo5" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$1190$lo5" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$1190$lo5</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$1190$lo6" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open open lut5inter.in[3]-&gt;direct2 open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$1190$lo6" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open ble5.in[3]-&gt;direct1 open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open flut5.in[3]-&gt;direct1 open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[3]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$1190$lo6" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$1190$lo6" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$1190$lo6</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="open" instance="fle[2]" />
		<block name="open" instance="fle[3]" />
		<block name="open" instance="fle[4]" />
		<block name="open" instance="fle[5]" />
		<block name="$abc$1190$lo2" instance="fle[6]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I2[7]-&gt;crossbar1 clb.I2[8]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$1190$lo2" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$1190$lo2" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$1190$lo2" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$1190$lo2" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$1190$lo2" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$1190$lo2</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$1190$lo1" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$1190$lo1" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$1190$lo1" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$1190$lo1" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$1190$lo1</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$1190$lo4" instance="fle[7]" mode="n2_lut5">
			<inputs>
				<port name="in">open open clb.I2[6]-&gt;crossbar2 open clb.I0[2]-&gt;crossbar4 open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$1190$lo4" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open open fle.in[2]-&gt;direct1 open fle.in[4]-&gt;direct1</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$1190$lo4" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open open open lut5inter.in[4]-&gt;direct1</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$1190$lo4" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open open open ble5.in[4]-&gt;direct1</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open open open flut5.in[4]-&gt;direct1</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[4]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$1190$lo4" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$1190$lo4" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$1190$lo4</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$1190$lo3" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct2 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$1190$lo3" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$1190$lo3" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$1190$lo3" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$1190$lo3</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$1190$lo8" instance="fle[8]" mode="n2_lut5">
			<inputs>
				<port name="in">clb.I0[6]-&gt;crossbar0 clb.I2[5]-&gt;crossbar1 open open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$1190$lo8" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 open open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$1190$lo7" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct1 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$1190$lo7" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$1190$lo7" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$1190$lo7" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$1190$lo7</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$1190$lo8" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">lut5inter.in[0]-&gt;direct2 open open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$1190$lo8" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">ble5.in[0]-&gt;direct1 open open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">flut5.in[0]-&gt;direct1 open open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[0]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$1190$lo8" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$1190$lo8" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$1190$lo8</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
		<block name="$abc$1190$lo0" instance="fle[9]" mode="n2_lut5">
			<inputs>
				<port name="in">open clb.I1[2]-&gt;crossbar1 clb.I2[9]-&gt;crossbar2 open open open</port>
				<port name="cin">open</port>
				<port name="sc_in">open</port>
				<port name="set">clb.set[0]-&gt;set</port>
				<port name="reset">clb.lreset[0]-&gt;reset</port>
				<port name="sync_set">open</port>
				<port name="sync_reset">open</port>
				<port name="enable">clb.enable[0]-&gt;enable</port>
				<port name="reg_in">open</port>
			</inputs>
			<outputs>
				<port name="out">lut5inter[0].out[0]-&gt;direct2 lut5inter[0].out[1]-&gt;direct2</port>
				<port name="cout">open</port>
				<port name="sc_out">open</port>
				<port name="reg_out">open</port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[3]-&gt;clks</port>
			</clocks>
			<block name="$abc$1190$lo0" instance="lut5inter[0]" mode="default">
				<inputs>
					<port name="in">open fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 open open</port>
					<port name="cin">open</port>
					<port name="set">fle.set[0]-&gt;set</port>
					<port name="reset">fle.reset[0]-&gt;reset</port>
					<port name="sync_set">open</port>
					<port name="sync_reset">open</port>
					<port name="enable">fle.enable[0]-&gt;enable</port>
				</inputs>
				<outputs>
					<port name="out">ble5[0].out[0]-&gt;direct3 ble5[1].out[0]-&gt;direct3</port>
					<port name="cout">open</port>
				</outputs>
				<clocks>
					<port name="clk">fle.clk[0]-&gt;direct3</port>
				</clocks>
				<block name="$abc$1190$lo0" instance="ble5[0]" mode="blut5">
					<inputs>
						<port name="in">open open lut5inter.in[2]-&gt;direct1 open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$1190$lo0" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open open ble5.in[2]-&gt;direct1 open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open open flut5.in[2]-&gt;direct1 open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[2]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$1190$lo0" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$1190$lo0" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$1190$lo0</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
				<block name="$abc$1190$lo9" instance="ble5[1]" mode="blut5">
					<inputs>
						<port name="in">open lut5inter.in[1]-&gt;direct2 open open open</port>
						<port name="cin">open</port>
						<port name="set">lut5inter.set[0]-&gt;set</port>
						<port name="reset">lut5inter.reset[0]-&gt;reset</port>
						<port name="sync_set">open</port>
						<port name="sync_reset">open</port>
						<port name="enable">lut5inter.enable[0]-&gt;enable</port>
					</inputs>
					<outputs>
						<port name="out">flut5[0].out[0]-&gt;direct2</port>
						<port name="cout">open</port>
					</outputs>
					<clocks>
						<port name="clk">lut5inter.clk[0]-&gt;complete1</port>
					</clocks>
					<block name="$abc$1190$lo9" instance="flut5[0]" mode="default">
						<inputs>
							<port name="in">open ble5.in[1]-&gt;direct1 open open open</port>
							<port name="set">ble5.set[0]-&gt;direct4</port>
							<port name="reset">ble5.reset[0]-&gt;direct5</port>
							<port name="sync_set">open</port>
							<port name="sync_reset">open</port>
							<port name="enable">ble5.enable[0]-&gt;direct6</port>
						</inputs>
						<outputs>
							<port name="out">ff[0].Q[0]-&gt;mux5</port>
						</outputs>
						<clocks>
							<port name="clk">ble5.clk[0]-&gt;direct3</port>
						</clocks>
						<block name="open" instance="lut5[0]" mode="wire" pb_type_num_modes="2">
							<inputs>
								<port name="in">open flut5.in[1]-&gt;direct1 open open open</port>
							</inputs>
							<outputs>
								<port name="out">lut5[0].in[1]-&gt;complete:lut5</port>
							</outputs>
							<clocks />
						</block>
						<block name="$abc$1190$lo9" instance="ff[0]" mode="DFFSRE">
							<inputs>
								<port name="D">lut5[0].out[0]-&gt;direct2</port>
								<port name="S">flut5.set[0]-&gt;direct4</port>
								<port name="R">flut5.reset[0]-&gt;direct5</port>
								<port name="SYNC_S">open</port>
								<port name="SYNC_R">open</port>
								<port name="E">flut5.enable[0]-&gt;direct6</port>
							</inputs>
							<outputs>
								<port name="Q">DFFSRE[0].Q[0]-&gt;Q_to_Q</port>
							</outputs>
							<clocks>
								<port name="clk">flut5.clk[0]-&gt;direct3</port>
							</clocks>
							<block name="$abc$1190$lo9" instance="DFFSRE[0]">
								<attributes />
								<parameters />
								<inputs>
									<port name="D">ff.D[0]-&gt;D_to_D</port>
									<port name="S">ff.S[0]-&gt;S_to_S</port>
									<port name="R">ff.R[0]-&gt;R_to_R</port>
									<port name="E">ff.E[0]-&gt;E_to_E</port>
								</inputs>
								<outputs>
									<port name="Q">$abc$1190$lo9</port>
								</outputs>
								<clocks>
									<port name="C">ff.clk[0]-&gt;clk_to_C</port>
								</clocks>
							</block>
						</block>
					</block>
				</block>
			</block>
		</block>
	</block>
	<block name="clk" instance="io[38]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="clk" instance="io_input[0]" mode="default">
			<inputs>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="clk" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">clk</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="we" instance="io[39]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="we" instance="io_input[0]" mode="default">
			<inputs>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="we" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">we</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="di[0]" instance="io[40]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="di[0]" instance="io_input[0]" mode="default">
			<inputs>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="di[0]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">di[0]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="di[1]" instance="io[41]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="di[1]" instance="io_input[0]" mode="default">
			<inputs>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="di[1]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">di[1]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="di[2]" instance="io[42]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="di[2]" instance="io_input[0]" mode="default">
			<inputs>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="di[2]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">di[2]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="di[3]" instance="io[43]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="di[3]" instance="io_input[0]" mode="default">
			<inputs>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="di[3]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">di[3]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="di[4]" instance="io[44]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="di[4]" instance="io_input[0]" mode="default">
			<inputs>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="di[4]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">di[4]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="di[5]" instance="io[45]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="di[5]" instance="io_input[0]" mode="default">
			<inputs>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="di[5]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">di[5]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="di[6]" instance="io[46]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="di[6]" instance="io_input[0]" mode="default">
			<inputs>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="di[6]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">di[6]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="di[7]" instance="io[47]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="di[7]" instance="io_input[0]" mode="default">
			<inputs>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="di[7]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">di[7]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="di[8]" instance="io[48]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="di[8]" instance="io_input[0]" mode="default">
			<inputs>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="di[8]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">di[8]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="di[9]" instance="io[49]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="di[9]" instance="io_input[0]" mode="default">
			<inputs>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="di[9]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">di[9]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="di[10]" instance="io[50]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="di[10]" instance="io_input[0]" mode="default">
			<inputs>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="di[10]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">di[10]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="di[11]" instance="io[51]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="di[11]" instance="io_input[0]" mode="default">
			<inputs>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="di[11]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">di[11]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="di[12]" instance="io[52]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="di[12]" instance="io_input[0]" mode="default">
			<inputs>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="di[12]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">di[12]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="di[13]" instance="io[53]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="di[13]" instance="io_input[0]" mode="default">
			<inputs>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="di[13]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">di[13]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="di[14]" instance="io[54]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="di[14]" instance="io_input[0]" mode="default">
			<inputs>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="di[14]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">di[14]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="di[15]" instance="io[55]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="di[15]" instance="io_input[0]" mode="default">
			<inputs>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="di[15]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">di[15]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="di[16]" instance="io[56]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="di[16]" instance="io_input[0]" mode="default">
			<inputs>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="di[16]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">di[16]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="di[17]" instance="io[57]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="di[17]" instance="io_input[0]" mode="default">
			<inputs>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="di[17]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">di[17]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="di[18]" instance="io[58]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="di[18]" instance="io_input[0]" mode="default">
			<inputs>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="di[18]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">di[18]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="di[19]" instance="io[59]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="di[19]" instance="io_input[0]" mode="default">
			<inputs>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="di[19]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">di[19]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="di[20]" instance="io[60]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="di[20]" instance="io_input[0]" mode="default">
			<inputs>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="di[20]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">di[20]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="di[21]" instance="io[61]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="di[21]" instance="io_input[0]" mode="default">
			<inputs>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="di[21]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">di[21]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="di[22]" instance="io[62]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="di[22]" instance="io_input[0]" mode="default">
			<inputs>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="di[22]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">di[22]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="di[23]" instance="io[63]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="di[23]" instance="io_input[0]" mode="default">
			<inputs>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="di[23]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">di[23]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="di[24]" instance="io[64]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="di[24]" instance="io_input[0]" mode="default">
			<inputs>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="di[24]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">di[24]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="di[25]" instance="io[65]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="di[25]" instance="io_input[0]" mode="default">
			<inputs>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="di[25]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">di[25]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="di[26]" instance="io[66]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="di[26]" instance="io_input[0]" mode="default">
			<inputs>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="di[26]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">di[26]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="di[27]" instance="io[67]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="di[27]" instance="io_input[0]" mode="default">
			<inputs>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="di[27]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">di[27]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="di[28]" instance="io[68]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="di[28]" instance="io_input[0]" mode="default">
			<inputs>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="di[28]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">di[28]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="di[29]" instance="io[69]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="di[29]" instance="io_input[0]" mode="default">
			<inputs>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="di[29]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">di[29]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="di[30]" instance="io[70]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="di[30]" instance="io_input[0]" mode="default">
			<inputs>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="di[30]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">di[30]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="di[31]" instance="io[71]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="di[31]" instance="io_input[0]" mode="default">
			<inputs>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="di[31]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">di[31]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="addr[0]" instance="io[72]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="addr[0]" instance="io_input[0]" mode="default">
			<inputs>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="addr[0]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">addr[0]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="addr[1]" instance="io[73]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="addr[1]" instance="io_input[0]" mode="default">
			<inputs>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="addr[1]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">addr[1]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="addr[2]" instance="io[74]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="addr[2]" instance="io_input[0]" mode="default">
			<inputs>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="addr[2]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">addr[2]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="addr[3]" instance="io[75]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="addr[3]" instance="io_input[0]" mode="default">
			<inputs>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="addr[3]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">addr[3]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="addr[4]" instance="io[76]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="addr[4]" instance="io_input[0]" mode="default">
			<inputs>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="addr[4]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">addr[4]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="addr[5]" instance="io[77]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="addr[5]" instance="io_input[0]" mode="default">
			<inputs>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="addr[5]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">addr[5]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="addr[6]" instance="io[78]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="addr[6]" instance="io_input[0]" mode="default">
			<inputs>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="addr[6]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">addr[6]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="addr[7]" instance="io[79]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="addr[7]" instance="io_input[0]" mode="default">
			<inputs>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="addr[7]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">addr[7]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="addr[8]" instance="io[80]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="addr[8]" instance="io_input[0]" mode="default">
			<inputs>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="addr[8]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">addr[8]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="addr[9]" instance="io[81]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
			<port name="reset">open</port>
			<port name="scan_reset">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open</port>
		</clocks>
		<block name="addr[9]" instance="io_input[0]" mode="default">
			<inputs>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="addr[9]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">addr[9]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
</block>
