

================================================================
== Vivado HLS Report for 'soft_max'
================================================================
* Date:           Mon Jul 22 20:56:38 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_type
* Solution:       W14_6_OPT3_SAT
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    17.134|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  343|  343|  343|  343|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                   |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Max_Loop         |   20|   20|         2|          -|          -|    10|    no    |
        |- Sum_Loop         |   50|   50|         5|          -|          -|    10|    no    |
        |- Prediction_Loop  |  270|  270|        27|          -|          -|    10|    no    |
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 9 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 4 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 9 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 36 [1/1] (1.76ns)   --->   "br label %0" [cnn_ap_type/dense_out.cpp:12]   --->   Operation 36 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%p_Val2_1 = phi i14 [ 0, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i ], [ %select_ln13, %._crit_edge ]" [cnn_ap_type/dense_out.cpp:13]   --->   Operation 37 'phi' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%m_0 = phi i4 [ 0, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i ], [ %m, %._crit_edge ]"   --->   Operation 38 'phi' 'm_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.30ns)   --->   "%icmp_ln12 = icmp eq i4 %m_0, -6" [cnn_ap_type/dense_out.cpp:12]   --->   Operation 39 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 40 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.73ns)   --->   "%m = add i4 %m_0, 1" [cnn_ap_type/dense_out.cpp:12]   --->   Operation 41 'add' 'm' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %icmp_ln12, label %1, label %._crit_edge" [cnn_ap_type/dense_out.cpp:12]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i4 %m_0 to i64" [cnn_ap_type/dense_out.cpp:13]   --->   Operation 43 'zext' 'zext_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%dense_array_V_addr = getelementptr [10 x i14]* %dense_array_V, i64 0, i64 %zext_ln13" [cnn_ap_type/dense_out.cpp:13]   --->   Operation 44 'getelementptr' 'dense_array_V_addr' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (2.32ns)   --->   "%max_V = load i14* %dense_array_V_addr, align 2" [cnn_ap_type/dense_out.cpp:13]   --->   Operation 45 'load' 'max_V' <Predicate = (!icmp_ln12)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%rhs_V = sext i14 %p_Val2_1 to i15" [cnn_ap_type/dense_out.cpp:22]   --->   Operation 46 'sext' 'rhs_V' <Predicate = (icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.76ns)   --->   "br label %2" [cnn_ap_type/dense_out.cpp:20]   --->   Operation 47 'br' <Predicate = (icmp_ln12)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 5.23>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str14) nounwind" [cnn_ap_type/dense_out.cpp:12]   --->   Operation 48 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/2] (2.32ns)   --->   "%max_V = load i14* %dense_array_V_addr, align 2" [cnn_ap_type/dense_out.cpp:13]   --->   Operation 49 'load' 'max_V' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_3 : Operation 50 [1/1] (2.20ns)   --->   "%icmp_ln1495 = icmp slt i14 %p_Val2_1, %max_V" [cnn_ap_type/dense_out.cpp:13]   --->   Operation 50 'icmp' 'icmp_ln1495' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.70ns)   --->   "%select_ln13 = select i1 %icmp_ln1495, i14 %max_V, i14 %p_Val2_1" [cnn_ap_type/dense_out.cpp:13]   --->   Operation 51 'select' 'select_ln13' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "br label %0" [cnn_ap_type/dense_out.cpp:12]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.32>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%p_Val2_4 = phi i14 [ 0, %1 ], [ %select_ln340_4, %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv ]" [cnn_ap_type/dense_out.cpp:23]   --->   Operation 53 'phi' 'p_Val2_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %1 ], [ %i, %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv ]"   --->   Operation 54 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.30ns)   --->   "%icmp_ln20 = icmp eq i4 %i_0, -6" [cnn_ap_type/dense_out.cpp:20]   --->   Operation 55 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 56 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [cnn_ap_type/dense_out.cpp:20]   --->   Operation 57 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %.preheader.preheader, label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv" [cnn_ap_type/dense_out.cpp:20]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i4 %i_0 to i64" [cnn_ap_type/dense_out.cpp:22]   --->   Operation 59 'zext' 'zext_ln22' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%dense_array_V_addr_1 = getelementptr [10 x i14]* %dense_array_V, i64 0, i64 %zext_ln22" [cnn_ap_type/dense_out.cpp:22]   --->   Operation 60 'getelementptr' 'dense_array_V_addr_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 61 [2/2] (2.32ns)   --->   "%p_Val2_s = load i14* %dense_array_V_addr_1, align 2" [cnn_ap_type/dense_out.cpp:22]   --->   Operation 61 'load' 'p_Val2_s' <Predicate = (!icmp_ln20)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln27 = sext i14 %p_Val2_4 to i22" [cnn_ap_type/dense_out.cpp:27]   --->   Operation 62 'sext' 'sext_ln27' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (1.76ns)   --->   "br label %.preheader" [cnn_ap_type/dense_out.cpp:27]   --->   Operation 63 'br' <Predicate = (icmp_ln20)> <Delay = 1.76>

State 5 <SV = 3> <Delay = 7.97>
ST_5 : Operation 64 [1/2] (2.32ns)   --->   "%p_Val2_s = load i14* %dense_array_V_addr_1, align 2" [cnn_ap_type/dense_out.cpp:22]   --->   Operation 64 'load' 'p_Val2_s' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%lhs_V = sext i14 %p_Val2_s to i15" [cnn_ap_type/dense_out.cpp:22]   --->   Operation 65 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (1.81ns)   --->   "%ret_V = sub i15 %lhs_V, %rhs_V" [cnn_ap_type/dense_out.cpp:22]   --->   Operation 66 'sub' 'ret_V' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [3/3] (3.83ns)   --->   "%p_Val2_2 = call fastcc i15 @"exp<15, 7>"(i15 %ret_V)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot\hls_math.h:1178->cnn_ap_type/dense_out.cpp:22]   --->   Operation 67 'call' 'p_Val2_2' <Predicate = true> <Delay = 3.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 4> <Delay = 15.1>
ST_6 : Operation 68 [2/3] (15.1ns)   --->   "%p_Val2_2 = call fastcc i15 @"exp<15, 7>"(i15 %ret_V)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot\hls_math.h:1178->cnn_ap_type/dense_out.cpp:22]   --->   Operation 68 'call' 'p_Val2_2' <Predicate = true> <Delay = 15.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 5> <Delay = 17.1>
ST_7 : Operation 69 [1/3] (15.1ns)   --->   "%p_Val2_2 = call fastcc i15 @"exp<15, 7>"(i15 %ret_V)" [C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot\hls_math.h:1178->cnn_ap_type/dense_out.cpp:22]   --->   Operation 69 'call' 'p_Val2_2' <Predicate = true> <Delay = 15.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_2, i32 14)" [cnn_ap_type/dense_out.cpp:22]   --->   Operation 70 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%p_Val2_3 = trunc i15 %p_Val2_2 to i14" [cnn_ap_type/dense_out.cpp:22]   --->   Operation 71 'trunc' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %p_Val2_2, i32 13)" [cnn_ap_type/dense_out.cpp:22]   --->   Operation 72 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%xor_ln786 = xor i1 %p_Result_1, true" [cnn_ap_type/dense_out.cpp:22]   --->   Operation 73 'xor' 'xor_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%underflow = and i1 %p_Result_s, %xor_ln786" [cnn_ap_type/dense_out.cpp:22]   --->   Operation 74 'and' 'underflow' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%xor_ln340_3 = xor i1 %p_Result_s, %p_Result_1" [cnn_ap_type/dense_out.cpp:22]   --->   Operation 75 'xor' 'xor_ln340_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%xor_ln340 = xor i1 %p_Result_s, true" [cnn_ap_type/dense_out.cpp:22]   --->   Operation 76 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%or_ln340 = or i1 %p_Result_1, %xor_ln340" [cnn_ap_type/dense_out.cpp:22]   --->   Operation 77 'or' 'or_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_5)   --->   "%select_ln340 = select i1 %xor_ln340_3, i14 8191, i14 %p_Val2_3" [cnn_ap_type/dense_out.cpp:22]   --->   Operation 78 'select' 'select_ln340' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388 = select i1 %underflow, i14 -8192, i14 %p_Val2_3" [cnn_ap_type/dense_out.cpp:22]   --->   Operation 79 'select' 'select_ln388' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_5 = select i1 %or_ln340, i14 %select_ln340, i14 %select_ln388" [cnn_ap_type/dense_out.cpp:22]   --->   Operation 80 'select' 'p_Val2_5' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 6> <Delay = 3.76>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str215) nounwind" [cnn_ap_type/dense_out.cpp:21]   --->   Operation 81 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (2.32ns)   --->   "store i14 %p_Val2_5, i14* %dense_array_V_addr_1, align 2" [cnn_ap_type/dense_out.cpp:22]   --->   Operation 82 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%lhs_V_1 = sext i14 %p_Val2_4 to i15" [cnn_ap_type/dense_out.cpp:23]   --->   Operation 83 'sext' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%rhs_V_1 = sext i14 %p_Val2_5 to i15" [cnn_ap_type/dense_out.cpp:23]   --->   Operation 84 'sext' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (1.81ns)   --->   "%ret_V_2 = add nsw i15 %lhs_V_1, %rhs_V_1" [cnn_ap_type/dense_out.cpp:23]   --->   Operation 85 'add' 'ret_V_2' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %ret_V_2, i32 14)" [cnn_ap_type/dense_out.cpp:23]   --->   Operation 86 'bitselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (1.81ns)   --->   "%sum_V = add i14 %p_Val2_5, %p_Val2_4" [cnn_ap_type/dense_out.cpp:23]   --->   Operation 87 'add' 'sum_V' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %sum_V, i32 13)" [cnn_ap_type/dense_out.cpp:23]   --->   Operation 88 'bitselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_2)   --->   "%xor_ln786_2 = xor i1 %p_Result_3, true" [cnn_ap_type/dense_out.cpp:23]   --->   Operation 89 'xor' 'xor_ln786_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_2)   --->   "%underflow_1 = and i1 %p_Result_2, %xor_ln786_2" [cnn_ap_type/dense_out.cpp:23]   --->   Operation 90 'and' 'underflow_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_4)   --->   "%xor_ln340_4 = xor i1 %p_Result_2, %p_Result_3" [cnn_ap_type/dense_out.cpp:23]   --->   Operation 91 'xor' 'xor_ln340_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_4)   --->   "%xor_ln340_2 = xor i1 %p_Result_2, true" [cnn_ap_type/dense_out.cpp:23]   --->   Operation 92 'xor' 'xor_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_4)   --->   "%or_ln340_1 = or i1 %p_Result_3, %xor_ln340_2" [cnn_ap_type/dense_out.cpp:23]   --->   Operation 93 'or' 'or_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_4)   --->   "%select_ln340_2 = select i1 %xor_ln340_4, i14 8191, i14 %sum_V" [cnn_ap_type/dense_out.cpp:23]   --->   Operation 94 'select' 'select_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388_2 = select i1 %underflow_1, i14 -8192, i14 %sum_V" [cnn_ap_type/dense_out.cpp:23]   --->   Operation 95 'select' 'select_ln388_2' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 96 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_4 = select i1 %or_ln340_1, i14 %select_ln340_2, i14 %select_ln388_2" [cnn_ap_type/dense_out.cpp:23]   --->   Operation 96 'select' 'select_ln340_4' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "br label %2" [cnn_ap_type/dense_out.cpp:20]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 3> <Delay = 2.32>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%j_0 = phi i4 [ %j, %_ZNK13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEdvILi14ELi6ELb1ELS0_0ELS1_0ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv ], [ 0, %.preheader.preheader ]"   --->   Operation 98 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (1.30ns)   --->   "%icmp_ln27 = icmp eq i4 %j_0, -6" [cnn_ap_type/dense_out.cpp:27]   --->   Operation 99 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 100 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 101 [1/1] (1.73ns)   --->   "%j = add i4 %j_0, 1" [cnn_ap_type/dense_out.cpp:27]   --->   Operation 101 'add' 'j' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "br i1 %icmp_ln27, label %3, label %_ZNK13ap_fixed_baseILi14ELi6ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEdvILi14ELi6ELb1ELS0_0ELS1_0ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit_ifconv" [cnn_ap_type/dense_out.cpp:27]   --->   Operation 102 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i4 %j_0 to i64" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 103 'zext' 'zext_ln29' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%dense_array_V_addr_2 = getelementptr [10 x i14]* %dense_array_V, i64 0, i64 %zext_ln29" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 104 'getelementptr' 'dense_array_V_addr_2' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_9 : Operation 105 [2/2] (2.32ns)   --->   "%p_Val2_8 = load i14* %dense_array_V_addr_2, align 2" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 105 'load' 'p_Val2_8' <Predicate = (!icmp_ln27)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_type/dense_out.cpp:32]   --->   Operation 106 'ret' <Predicate = (icmp_ln27)> <Delay = 0.00>

State 10 <SV = 4> <Delay = 6.16>
ST_10 : Operation 107 [1/2] (2.32ns)   --->   "%p_Val2_8 = load i14* %dense_array_V_addr_2, align 2" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 107 'load' 'p_Val2_8' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%t_V = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %p_Val2_8, i8 0)" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 108 'bitconcatenate' 't_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 109 [26/26] (3.84ns)   --->   "%r_V = sdiv i22 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 109 'sdiv' 'r_V' <Predicate = true> <Delay = 3.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 22> <Delay = 3.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 5> <Delay = 3.84>
ST_11 : Operation 110 [25/26] (3.84ns)   --->   "%r_V = sdiv i22 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 110 'sdiv' 'r_V' <Predicate = true> <Delay = 3.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 22> <Delay = 3.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 6> <Delay = 3.84>
ST_12 : Operation 111 [24/26] (3.84ns)   --->   "%r_V = sdiv i22 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 111 'sdiv' 'r_V' <Predicate = true> <Delay = 3.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 22> <Delay = 3.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 7> <Delay = 3.84>
ST_13 : Operation 112 [23/26] (3.84ns)   --->   "%r_V = sdiv i22 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 112 'sdiv' 'r_V' <Predicate = true> <Delay = 3.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 22> <Delay = 3.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 8> <Delay = 3.84>
ST_14 : Operation 113 [22/26] (3.84ns)   --->   "%r_V = sdiv i22 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 113 'sdiv' 'r_V' <Predicate = true> <Delay = 3.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 22> <Delay = 3.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 9> <Delay = 3.84>
ST_15 : Operation 114 [21/26] (3.84ns)   --->   "%r_V = sdiv i22 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 114 'sdiv' 'r_V' <Predicate = true> <Delay = 3.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 22> <Delay = 3.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 10> <Delay = 3.84>
ST_16 : Operation 115 [20/26] (3.84ns)   --->   "%r_V = sdiv i22 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 115 'sdiv' 'r_V' <Predicate = true> <Delay = 3.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 22> <Delay = 3.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 11> <Delay = 3.84>
ST_17 : Operation 116 [19/26] (3.84ns)   --->   "%r_V = sdiv i22 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 116 'sdiv' 'r_V' <Predicate = true> <Delay = 3.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 22> <Delay = 3.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 12> <Delay = 3.84>
ST_18 : Operation 117 [18/26] (3.84ns)   --->   "%r_V = sdiv i22 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 117 'sdiv' 'r_V' <Predicate = true> <Delay = 3.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 22> <Delay = 3.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 13> <Delay = 3.84>
ST_19 : Operation 118 [17/26] (3.84ns)   --->   "%r_V = sdiv i22 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 118 'sdiv' 'r_V' <Predicate = true> <Delay = 3.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 22> <Delay = 3.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 14> <Delay = 3.84>
ST_20 : Operation 119 [16/26] (3.84ns)   --->   "%r_V = sdiv i22 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 119 'sdiv' 'r_V' <Predicate = true> <Delay = 3.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 22> <Delay = 3.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 15> <Delay = 3.84>
ST_21 : Operation 120 [15/26] (3.84ns)   --->   "%r_V = sdiv i22 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 120 'sdiv' 'r_V' <Predicate = true> <Delay = 3.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 22> <Delay = 3.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 16> <Delay = 3.84>
ST_22 : Operation 121 [14/26] (3.84ns)   --->   "%r_V = sdiv i22 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 121 'sdiv' 'r_V' <Predicate = true> <Delay = 3.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 22> <Delay = 3.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 17> <Delay = 3.84>
ST_23 : Operation 122 [13/26] (3.84ns)   --->   "%r_V = sdiv i22 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 122 'sdiv' 'r_V' <Predicate = true> <Delay = 3.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 22> <Delay = 3.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 18> <Delay = 3.84>
ST_24 : Operation 123 [12/26] (3.84ns)   --->   "%r_V = sdiv i22 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 123 'sdiv' 'r_V' <Predicate = true> <Delay = 3.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 22> <Delay = 3.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 19> <Delay = 3.84>
ST_25 : Operation 124 [11/26] (3.84ns)   --->   "%r_V = sdiv i22 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 124 'sdiv' 'r_V' <Predicate = true> <Delay = 3.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 22> <Delay = 3.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 20> <Delay = 3.84>
ST_26 : Operation 125 [10/26] (3.84ns)   --->   "%r_V = sdiv i22 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 125 'sdiv' 'r_V' <Predicate = true> <Delay = 3.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 22> <Delay = 3.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 21> <Delay = 3.84>
ST_27 : Operation 126 [9/26] (3.84ns)   --->   "%r_V = sdiv i22 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 126 'sdiv' 'r_V' <Predicate = true> <Delay = 3.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 22> <Delay = 3.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 22> <Delay = 3.84>
ST_28 : Operation 127 [8/26] (3.84ns)   --->   "%r_V = sdiv i22 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 127 'sdiv' 'r_V' <Predicate = true> <Delay = 3.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 22> <Delay = 3.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 23> <Delay = 3.84>
ST_29 : Operation 128 [7/26] (3.84ns)   --->   "%r_V = sdiv i22 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 128 'sdiv' 'r_V' <Predicate = true> <Delay = 3.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 22> <Delay = 3.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 24> <Delay = 3.84>
ST_30 : Operation 129 [6/26] (3.84ns)   --->   "%r_V = sdiv i22 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 129 'sdiv' 'r_V' <Predicate = true> <Delay = 3.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 22> <Delay = 3.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 25> <Delay = 3.84>
ST_31 : Operation 130 [5/26] (3.84ns)   --->   "%r_V = sdiv i22 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 130 'sdiv' 'r_V' <Predicate = true> <Delay = 3.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 22> <Delay = 3.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 26> <Delay = 3.84>
ST_32 : Operation 131 [4/26] (3.84ns)   --->   "%r_V = sdiv i22 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 131 'sdiv' 'r_V' <Predicate = true> <Delay = 3.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 22> <Delay = 3.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 27> <Delay = 3.84>
ST_33 : Operation 132 [3/26] (3.84ns)   --->   "%r_V = sdiv i22 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 132 'sdiv' 'r_V' <Predicate = true> <Delay = 3.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 22> <Delay = 3.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 28> <Delay = 3.84>
ST_34 : Operation 133 [2/26] (3.84ns)   --->   "%r_V = sdiv i22 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 133 'sdiv' 'r_V' <Predicate = true> <Delay = 3.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 22> <Delay = 3.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 29> <Delay = 10.6>
ST_35 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str316) nounwind" [cnn_ap_type/dense_out.cpp:28]   --->   Operation 134 'specloopname' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 135 [1/26] (3.84ns)   --->   "%r_V = sdiv i22 %t_V, %sext_ln27" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 135 'sdiv' 'r_V' <Predicate = true> <Delay = 3.84> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 25> <II = 22> <Delay = 3.84> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 136 [1/1] (0.00ns)   --->   "%p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %r_V, i32 21)" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 136 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 137 [1/1] (0.00ns)   --->   "%p_Val2_10 = trunc i22 %r_V to i14" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 137 'trunc' 'p_Val2_10' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 138 [1/1] (0.00ns)   --->   "%p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i22.i32(i22 %r_V, i32 13)" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 138 'bitselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 139 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i22.i32.i32(i22 %r_V, i32 14, i32 21)" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 139 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 140 [1/1] (1.55ns)   --->   "%icmp_ln785 = icmp ne i8 %tmp, 0" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 140 'icmp' 'icmp_ln785' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%or_ln785 = or i1 %p_Result_5, %icmp_ln785" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 141 'or' 'or_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%xor_ln785 = xor i1 %p_Result_4, true" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 142 'xor' 'xor_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 143 [1/1] (0.97ns) (out node of the LUT)   --->   "%overflow = and i1 %or_ln785, %xor_ln785" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 143 'and' 'overflow' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node underflow_2)   --->   "%xor_ln786_1 = xor i1 %p_Result_5, true" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 144 'xor' 'xor_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 145 [1/1] (1.55ns)   --->   "%icmp_ln786 = icmp ne i8 %tmp, -1" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 145 'icmp' 'icmp_ln786' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node underflow_2)   --->   "%or_ln786 = or i1 %icmp_ln786, %xor_ln786_1" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 146 'or' 'or_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 147 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_2 = and i1 %or_ln786, %p_Result_4" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 147 'and' 'underflow_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_1)   --->   "%or_ln340_2 = or i1 %underflow_2, %overflow" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 148 'or' 'or_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_5)   --->   "%xor_ln340_1 = xor i1 %underflow_2, true" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 149 'xor' 'xor_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_5)   --->   "%or_ln340_3 = or i1 %overflow, %xor_ln340_1" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 150 'or' 'or_ln340_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 151 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_1 = select i1 %or_ln340_2, i14 8191, i14 %p_Val2_10" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 151 'select' 'select_ln340_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_5)   --->   "%select_ln388_1 = select i1 %underflow_2, i14 -8192, i14 %p_Val2_10" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 152 'select' 'select_ln388_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 153 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_5 = select i1 %or_ln340_3, i14 %select_ln340_1, i14 %select_ln388_1" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 153 'select' 'select_ln340_5' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 154 [1/1] (0.00ns)   --->   "%prediction_V_addr = getelementptr [10 x i14]* %prediction_V, i64 0, i64 %zext_ln29" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 154 'getelementptr' 'prediction_V_addr' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 155 [1/1] (2.32ns)   --->   "store i14 %select_ln340_5, i14* %prediction_V_addr, align 2" [cnn_ap_type/dense_out.cpp:29]   --->   Operation 155 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_35 : Operation 156 [1/1] (0.00ns)   --->   "br label %.preheader" [cnn_ap_type/dense_out.cpp:27]   --->   Operation 156 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('__Val2__', cnn_ap_type/dense_out.cpp:13) with incoming values : ('select_ln13', cnn_ap_type/dense_out.cpp:13) [8]  (1.77 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'phi' operation ('m') with incoming values : ('m', cnn_ap_type/dense_out.cpp:12) [9]  (0 ns)
	'getelementptr' operation ('dense_array_V_addr', cnn_ap_type/dense_out.cpp:13) [17]  (0 ns)
	'load' operation ('max.V', cnn_ap_type/dense_out.cpp:13) on array 'dense_array_V' [18]  (2.32 ns)

 <State 3>: 5.23ns
The critical path consists of the following:
	'load' operation ('max.V', cnn_ap_type/dense_out.cpp:13) on array 'dense_array_V' [18]  (2.32 ns)
	'icmp' operation ('icmp_ln1495', cnn_ap_type/dense_out.cpp:13) [19]  (2.21 ns)
	'select' operation ('select_ln13', cnn_ap_type/dense_out.cpp:13) [20]  (0.702 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', cnn_ap_type/dense_out.cpp:20) [27]  (0 ns)
	'getelementptr' operation ('dense_array_V_addr_1', cnn_ap_type/dense_out.cpp:22) [35]  (0 ns)
	'load' operation ('__Val2__', cnn_ap_type/dense_out.cpp:22) on array 'dense_array_V' [36]  (2.32 ns)

 <State 5>: 7.97ns
The critical path consists of the following:
	'load' operation ('__Val2__', cnn_ap_type/dense_out.cpp:22) on array 'dense_array_V' [36]  (2.32 ns)
	'sub' operation ('ret.V', cnn_ap_type/dense_out.cpp:22) [38]  (1.81 ns)
	'call' operation ('__Val2__', C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot\hls_math.h:1178->cnn_ap_type/dense_out.cpp:22) to 'exp<15, 7>' [39]  (3.84 ns)

 <State 6>: 15.2ns
The critical path consists of the following:
	'call' operation ('__Val2__', C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot\hls_math.h:1178->cnn_ap_type/dense_out.cpp:22) to 'exp<15, 7>' [39]  (15.2 ns)

 <State 7>: 17.1ns
The critical path consists of the following:
	'call' operation ('__Val2__', C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot\hls_math.h:1178->cnn_ap_type/dense_out.cpp:22) to 'exp<15, 7>' [39]  (15.2 ns)
	'xor' operation ('xor_ln786', cnn_ap_type/dense_out.cpp:22) [43]  (0 ns)
	'and' operation ('underflow', cnn_ap_type/dense_out.cpp:22) [44]  (0 ns)
	'select' operation ('select_ln388', cnn_ap_type/dense_out.cpp:22) [49]  (0.978 ns)
	'select' operation ('__Val2__', cnn_ap_type/dense_out.cpp:22) [50]  (0.978 ns)

 <State 8>: 3.77ns
The critical path consists of the following:
	'add' operation ('ret.V', cnn_ap_type/dense_out.cpp:23) [54]  (1.81 ns)
	'and' operation ('underflow', cnn_ap_type/dense_out.cpp:23) [59]  (0 ns)
	'select' operation ('select_ln388_2', cnn_ap_type/dense_out.cpp:23) [64]  (0.978 ns)
	'select' operation ('select_ln340_4', cnn_ap_type/dense_out.cpp:23) [65]  (0.978 ns)

 <State 9>: 2.32ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', cnn_ap_type/dense_out.cpp:27) [71]  (0 ns)
	'getelementptr' operation ('dense_array_V_addr_2', cnn_ap_type/dense_out.cpp:29) [79]  (0 ns)
	'load' operation ('__Val2__', cnn_ap_type/dense_out.cpp:29) on array 'dense_array_V' [80]  (2.32 ns)

 <State 10>: 6.17ns
The critical path consists of the following:
	'load' operation ('__Val2__', cnn_ap_type/dense_out.cpp:29) on array 'dense_array_V' [80]  (2.32 ns)
	'sdiv' operation ('r.V', cnn_ap_type/dense_out.cpp:29) [82]  (3.85 ns)

 <State 11>: 3.85ns
The critical path consists of the following:
	'sdiv' operation ('r.V', cnn_ap_type/dense_out.cpp:29) [82]  (3.85 ns)

 <State 12>: 3.85ns
The critical path consists of the following:
	'sdiv' operation ('r.V', cnn_ap_type/dense_out.cpp:29) [82]  (3.85 ns)

 <State 13>: 3.85ns
The critical path consists of the following:
	'sdiv' operation ('r.V', cnn_ap_type/dense_out.cpp:29) [82]  (3.85 ns)

 <State 14>: 3.85ns
The critical path consists of the following:
	'sdiv' operation ('r.V', cnn_ap_type/dense_out.cpp:29) [82]  (3.85 ns)

 <State 15>: 3.85ns
The critical path consists of the following:
	'sdiv' operation ('r.V', cnn_ap_type/dense_out.cpp:29) [82]  (3.85 ns)

 <State 16>: 3.85ns
The critical path consists of the following:
	'sdiv' operation ('r.V', cnn_ap_type/dense_out.cpp:29) [82]  (3.85 ns)

 <State 17>: 3.85ns
The critical path consists of the following:
	'sdiv' operation ('r.V', cnn_ap_type/dense_out.cpp:29) [82]  (3.85 ns)

 <State 18>: 3.85ns
The critical path consists of the following:
	'sdiv' operation ('r.V', cnn_ap_type/dense_out.cpp:29) [82]  (3.85 ns)

 <State 19>: 3.85ns
The critical path consists of the following:
	'sdiv' operation ('r.V', cnn_ap_type/dense_out.cpp:29) [82]  (3.85 ns)

 <State 20>: 3.85ns
The critical path consists of the following:
	'sdiv' operation ('r.V', cnn_ap_type/dense_out.cpp:29) [82]  (3.85 ns)

 <State 21>: 3.85ns
The critical path consists of the following:
	'sdiv' operation ('r.V', cnn_ap_type/dense_out.cpp:29) [82]  (3.85 ns)

 <State 22>: 3.85ns
The critical path consists of the following:
	'sdiv' operation ('r.V', cnn_ap_type/dense_out.cpp:29) [82]  (3.85 ns)

 <State 23>: 3.85ns
The critical path consists of the following:
	'sdiv' operation ('r.V', cnn_ap_type/dense_out.cpp:29) [82]  (3.85 ns)

 <State 24>: 3.85ns
The critical path consists of the following:
	'sdiv' operation ('r.V', cnn_ap_type/dense_out.cpp:29) [82]  (3.85 ns)

 <State 25>: 3.85ns
The critical path consists of the following:
	'sdiv' operation ('r.V', cnn_ap_type/dense_out.cpp:29) [82]  (3.85 ns)

 <State 26>: 3.85ns
The critical path consists of the following:
	'sdiv' operation ('r.V', cnn_ap_type/dense_out.cpp:29) [82]  (3.85 ns)

 <State 27>: 3.85ns
The critical path consists of the following:
	'sdiv' operation ('r.V', cnn_ap_type/dense_out.cpp:29) [82]  (3.85 ns)

 <State 28>: 3.85ns
The critical path consists of the following:
	'sdiv' operation ('r.V', cnn_ap_type/dense_out.cpp:29) [82]  (3.85 ns)

 <State 29>: 3.85ns
The critical path consists of the following:
	'sdiv' operation ('r.V', cnn_ap_type/dense_out.cpp:29) [82]  (3.85 ns)

 <State 30>: 3.85ns
The critical path consists of the following:
	'sdiv' operation ('r.V', cnn_ap_type/dense_out.cpp:29) [82]  (3.85 ns)

 <State 31>: 3.85ns
The critical path consists of the following:
	'sdiv' operation ('r.V', cnn_ap_type/dense_out.cpp:29) [82]  (3.85 ns)

 <State 32>: 3.85ns
The critical path consists of the following:
	'sdiv' operation ('r.V', cnn_ap_type/dense_out.cpp:29) [82]  (3.85 ns)

 <State 33>: 3.85ns
The critical path consists of the following:
	'sdiv' operation ('r.V', cnn_ap_type/dense_out.cpp:29) [82]  (3.85 ns)

 <State 34>: 3.85ns
The critical path consists of the following:
	'sdiv' operation ('r.V', cnn_ap_type/dense_out.cpp:29) [82]  (3.85 ns)

 <State 35>: 10.7ns
The critical path consists of the following:
	'sdiv' operation ('r.V', cnn_ap_type/dense_out.cpp:29) [82]  (3.85 ns)
	'icmp' operation ('icmp_ln785', cnn_ap_type/dense_out.cpp:29) [87]  (1.55 ns)
	'or' operation ('or_ln785', cnn_ap_type/dense_out.cpp:29) [88]  (0 ns)
	'and' operation ('overflow', cnn_ap_type/dense_out.cpp:29) [90]  (0.978 ns)
	'or' operation ('or_ln340_2', cnn_ap_type/dense_out.cpp:29) [95]  (0 ns)
	'select' operation ('select_ln340_1', cnn_ap_type/dense_out.cpp:29) [98]  (0.978 ns)
	'select' operation ('select_ln340_5', cnn_ap_type/dense_out.cpp:29) [100]  (0.978 ns)
	'store' operation ('store_ln29', cnn_ap_type/dense_out.cpp:29) of variable 'select_ln340_5', cnn_ap_type/dense_out.cpp:29 on array 'prediction_V' [102]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
