I 000044 55 3210          1640972791627 RTL
(_unit VHDL (bcd 0 7 (rtl 0 21 ))
	(_version v147)
	(_time 1640972791628 2021.12.31 19:46:31)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 6f38646f3a383f796b6f7c353a)
	(_entity
		(_time 1640972791613)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal DataEnd ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~122 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal CountEnd ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Count_END ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 31 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(2)(3)(4(d_3_0))))))
			(line__52(_architecture 1 0 52 (_assignment (_simple)(_target(10))(_sensitivity(7)))))
			(procCountH(_architecture 2 0 54 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(8)(10)(2)(3)(4(d_7_4))))))
			(line__76(_architecture 3 0 76 (_assignment (_simple)(_target(11))(_sensitivity(7)(8)))))
			(procCountEnd(_architecture 4 0 78 (_process (_simple)(_target(7)(8)(9))(_sensitivity(0)(1))(_read(9)(11)(2)(3)(5(d_3_0))))))
			(line__102(_architecture 5 0 102 (_assignment (_simple)(_alias((DataOut)(CountEnd)(CountH)(CountL)))(_target(6))(_sensitivity(7)(8)(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33686018 )
		(33686018 )
		(33686018 )
		(50463234 )
		(33686018 )
		(33686018 )
		(33686018 )
	)
	(_model . RTL 6 -1
	)
)
I 000044 55 3211          1640972834725 RTL
(_unit VHDL (bcd 0 7 (rtl 0 21 ))
	(_version v147)
	(_time 1640972834726 2021.12.31 19:47:14)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code c5c6c690c39295d3c1c5d69f90)
	(_entity
		(_time 1640972834710)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal DataEnd ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{11~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal CountEnd ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Count_END ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 31 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(2)(3)(4(d_3_0))))))
			(line__52(_architecture 1 0 52 (_assignment (_simple)(_target(10))(_sensitivity(7)))))
			(procCountH(_architecture 2 0 54 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(8)(10)(2)(3)(4(d_7_4))))))
			(line__76(_architecture 3 0 76 (_assignment (_simple)(_target(11))(_sensitivity(7)(8)))))
			(procCountEnd(_architecture 4 0 78 (_process (_simple)(_target(7)(8)(9))(_sensitivity(0)(1))(_read(9)(11)(2)(3)(5(d_3_0))))))
			(line__102(_architecture 5 0 102 (_assignment (_simple)(_alias((DataOut)(CountEnd)(CountH)(CountL)))(_target(6))(_sensitivity(7)(8)(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33686018 )
		(33686018 )
		(33686018 )
		(50463234 )
		(33686018 )
		(33686018 )
		(33686018 )
	)
	(_model . RTL 6 -1
	)
)
I 000044 55 3002          1640972988624 RTL
(_unit VHDL (bcd 0 7 (rtl 0 20 ))
	(_version v147)
	(_time 1640972988625 2021.12.31 19:49:48)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code f7a0a4a7f3a0a7e1f3f4e4ada2)
	(_entity
		(_time 1640972988608)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{11~downto~0}~122 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal CountEnd ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Count_END ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 30 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(6)(2)(3)(4(d_3_0))))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_target(9))(_sensitivity(6)))))
			(procCountH(_architecture 2 0 53 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(9)(2)(3)(4(d_7_4))))))
			(line__75(_architecture 3 0 75 (_assignment (_simple)(_target(10))(_sensitivity(6)(7)))))
			(procCountEnd(_architecture 4 0 77 (_process (_simple)(_target(6)(7)(8))(_sensitivity(0)(1))(_read(8)(10)(2)(3)(4(d_11_8))))))
			(line__101(_architecture 5 0 101 (_assignment (_simple)(_alias((DataOut)(CountEnd)(CountH)(CountL)))(_target(5))(_sensitivity(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33686018 )
		(33686018 )
		(33686018 )
		(50463234 )
		(33686018 )
		(33686018 )
		(33686018 )
	)
	(_model . RTL 6 -1
	)
)
I 000056 55 2660          1640973186606 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640973186607 2021.12.31 19:53:06)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 481c4a4a431f185d484c5c121b)
	(_entity
		(_time 1640973186604)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{11~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{11~downto~0}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{11~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{11~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 412 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 246 (bcd_tb))
	(_version v147)
	(_time 1640973186620 2021.12.31 19:53:06)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 580d5c5b550e0f4f5c594a020c)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000044 55 3002          1640973271992 RTL
(_unit VHDL (bcd 0 7 (rtl 0 20 ))
	(_version v147)
	(_time 1640973271993 2021.12.31 19:54:31)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code d7878185d38087c1d3d4c48d82)
	(_entity
		(_time 1640972988607)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{11~downto~0}~122 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal CountEnd ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Count_END ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 30 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(6)(2)(3)(4(d_3_0))))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_target(9))(_sensitivity(6)))))
			(procCountH(_architecture 2 0 53 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(9)(2)(3)(4(d_7_4))))))
			(line__75(_architecture 3 0 75 (_assignment (_simple)(_target(10))(_sensitivity(6)(7)))))
			(procCountEnd(_architecture 4 0 77 (_process (_simple)(_target(6)(7)(8))(_sensitivity(0)(1))(_read(8)(10)(2)(3)(4(d_11_8))))))
			(line__101(_architecture 5 0 101 (_assignment (_simple)(_alias((DataOut)(CountEnd)(CountH)(CountL)))(_target(5))(_sensitivity(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33686018 )
		(33686018 )
		(33686018 )
		(50463234 )
		(33686018 )
		(33686018 )
		(33686018 )
	)
	(_model . RTL 6 -1
	)
)
I 000056 55 2660          1640973297512 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640973297513 2021.12.31 19:54:57)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 8282818c83d5d297828096d8d1)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{11~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{11~downto~0}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{11~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{11~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__50(_architecture 0 0 50 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 412 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 248 (bcd_tb))
	(_version v147)
	(_time 1640973297525 2021.12.31 19:54:57)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 9293979d95c4c585969380c8c6)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000044 55 2996          1640973427348 RTL
(_unit VHDL (bcd 0 7 (rtl 0 21 ))
	(_version v147)
	(_time 1640973427349 2021.12.31 19:57:07)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code b6b5e7e2b3e1e6a0b2b5a5ece3)
	(_entity
		(_time 1640973392563)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{11~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal CountEnd ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Count_END ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 31 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(6)(2)(3)(4(d_3_0))))))
			(line__52(_architecture 1 0 52 (_assignment (_simple)(_target(9))(_sensitivity(6)))))
			(procCountH(_architecture 2 0 54 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(9)(2)(3)(4(d_7_4))))))
			(line__76(_architecture 3 0 76 (_assignment (_simple)(_target(10))(_sensitivity(6)(7)))))
			(procCountEnd(_architecture 4 0 78 (_process (_simple)(_target(6)(7)(8))(_sensitivity(0)(1))(_read(8)(10)(2)(3)(4(d_3_0))))))
			(line__102(_architecture 5 0 102 (_assignment (_simple)(_alias((DataOut)(CountEnd)(CountH)(CountL)))(_target(5))(_sensitivity(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33686018 )
		(33686018 )
		(33686018 )
		(50463234 )
		(33686018 )
		(33686018 )
		(33686018 )
	)
	(_model . RTL 6 -1
	)
)
I 000044 55 3211          1640973455243 RTL
(_unit VHDL (bcd 0 7 (rtl 0 21 ))
	(_version v147)
	(_time 1640973455244 2021.12.31 19:57:35)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code a9fca2fea3fef9bfada9baf3fc)
	(_entity
		(_time 1640973455241)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal DataEnd ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{11~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 23 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal CountEnd ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Count_END ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 31 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(2)(3)(4(d_3_0))))))
			(line__52(_architecture 1 0 52 (_assignment (_simple)(_target(10))(_sensitivity(7)))))
			(procCountH(_architecture 2 0 54 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(8)(10)(2)(3)(4(d_7_4))))))
			(line__76(_architecture 3 0 76 (_assignment (_simple)(_target(11))(_sensitivity(7)(8)))))
			(procCountEnd(_architecture 4 0 78 (_process (_simple)(_target(7)(8)(9))(_sensitivity(0)(1))(_read(9)(11)(2)(3)(5(d_3_0))))))
			(line__102(_architecture 5 0 102 (_assignment (_simple)(_alias((DataOut)(CountEnd)(CountH)(CountL)))(_target(6))(_sensitivity(7)(8)(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33686018 )
		(33686018 )
		(33686018 )
		(50463234 )
		(33686018 )
		(33686018 )
		(33686018 )
	)
	(_model . RTL 6 -1
	)
)
I 000056 55 3259          1640973615807 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640973615808 2021.12.31 20:00:15)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code ebeebab8babcbbfebdedefbbf9b1b8)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataEnd ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{11~downto~0}~13 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 39 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataEnd)(DataEnd))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~132 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal DataEnd ~STD_LOGIC_VECTOR{3~downto~0}~134 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{11~downto~0}~136 0 32 (_architecture (_uni ))))
		(_process
			(line__51(_architecture 0 0 51 (_process (_wait_for)(_target(0)(1)(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
		(33686018 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 412 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 274 (bcd_tb))
	(_version v147)
	(_time 1640973615811 2021.12.31 20:00:15)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code ebefbcb8bcbdbcfcefeaf9b1bf)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000044 55 3534          1640973746868 RTL
(_unit VHDL (bcd 0 7 (rtl 0 22 ))
	(_version v147)
	(_time 1640973746869 2021.12.31 20:02:26)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code d2d78380d38582c4d6d3c18887)
	(_entity
		(_time 1640973746853)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal DataEnd ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal DataE ~STD_LOGIC_VECTOR{3~downto~0}~122 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{11~downto~0}~12 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal CountEnd ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Count_END ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 32 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(8)(2)(3)(4(d_3_0))))))
			(line__53(_architecture 1 0 53 (_assignment (_simple)(_target(11))(_sensitivity(8)))))
			(procCountH(_architecture 2 0 55 (_process (_simple)(_target(9))(_sensitivity(0)(1))(_read(9)(11)(2)(3)(4(d_7_4))))))
			(line__77(_architecture 3 0 77 (_assignment (_simple)(_target(12))(_sensitivity(8)(9)))))
			(procCountEnd(_architecture 4 0 79 (_process (_simple)(_target(8)(9)(10))(_sensitivity(0)(1))(_read(10)(12)(2)(3)(5(d_3_0))))))
			(line__102(_architecture 5 0 102 (_assignment (_simple)(_alias((DataE)(CountEnd)))(_target(6))(_sensitivity(10)))))
			(line__103(_architecture 6 0 103 (_assignment (_simple)(_alias((DataOut)(CountH)(CountL)))(_target(7))(_sensitivity(8)(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33686018 )
		(33686018 )
		(33686018 )
		(50463234 )
		(33686018 )
		(33686018 )
		(33686018 )
	)
	(_model . RTL 7 -1
	)
)
I 000056 55 3590          1640973909713 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640973909714 2021.12.31 20:05:09)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code edb9e7bebababdf8bbebe8e8ffb7be)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataEnd ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal DataE ~STD_LOGIC_VECTOR{3~downto~0}~132 0 21 (_entity (_out ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{11~downto~0}~13 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 41 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataEnd)(DataEnd))
			((DataE)(DataE))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~136 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal DataEnd ~STD_LOGIC_VECTOR{3~downto~0}~136 0 31 (_architecture (_uni ))))
		(_signal (_internal DataE ~STD_LOGIC_VECTOR{3~downto~0}~136 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~138 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{11~downto~0}~138 0 34 (_architecture (_uni ))))
		(_process
			(line__54(_architecture 0 0 54 (_process (_wait_for)(_target(0)(1)(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
		(33686018 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 412 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 278 (bcd_tb))
	(_version v147)
	(_time 1640973909727 2021.12.31 20:05:09)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code fda8f1adacabaaeaf9fcefa7a9)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000044 55 3533          1640973989826 RTL
(_unit VHDL (bcd 0 7 (rtl 0 22 ))
	(_version v147)
	(_time 1640973989827 2021.12.31 20:06:29)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code faaaf9aaa8adaaecfefbe9a0af)
	(_entity
		(_time 1640973989824)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal DataEnd ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal DataE ~STD_LOGIC_VECTOR{3~downto~0}~122 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~124 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 24 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 25 (_architecture (_uni ))))
		(_signal (_internal CountEnd ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Count_END ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 32 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(8)(2)(3)(4(d_3_0))))))
			(line__53(_architecture 1 0 53 (_assignment (_simple)(_target(11))(_sensitivity(8)))))
			(procCountH(_architecture 2 0 55 (_process (_simple)(_target(9))(_sensitivity(0)(1))(_read(9)(11)(2)(3)(4(d_7_4))))))
			(line__77(_architecture 3 0 77 (_assignment (_simple)(_target(12))(_sensitivity(8)(9)))))
			(procCountEnd(_architecture 4 0 79 (_process (_simple)(_target(8)(9)(10))(_sensitivity(0)(1))(_read(10)(12)(2)(3)(5(d_3_0))))))
			(line__102(_architecture 5 0 102 (_assignment (_simple)(_alias((DataE)(CountEnd)))(_target(6))(_sensitivity(10)))))
			(line__103(_architecture 6 0 103 (_assignment (_simple)(_alias((DataOut)(CountH)(CountL)))(_target(7))(_sensitivity(8)(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33686018 )
		(33686018 )
		(33686018 )
		(50463234 )
		(33686018 )
		(33686018 )
		(33686018 )
	)
	(_model . RTL 7 -1
	)
)
I 000056 55 3458          1640974013746 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640974013747 2021.12.31 20:06:53)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 4d4f194f1a1a1d581b4b484f5f171e)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataEnd ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal DataE ~STD_LOGIC_VECTOR{3~downto~0}~132 0 21 (_entity (_out ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~134 0 22 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 41 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataEnd)(DataEnd))
			((DataE)(DataE))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~136 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal DataEnd ~STD_LOGIC_VECTOR{3~downto~0}~138 0 31 (_architecture (_uni ))))
		(_signal (_internal DataE ~STD_LOGIC_VECTOR{3~downto~0}~138 0 33 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~136 0 34 (_architecture (_uni ))))
		(_process
			(line__54(_architecture 0 0 54 (_process (_wait_for)(_target(0)(1)(2)(3)(4)(5)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
		(33686018 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 412 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 279 (bcd_tb))
	(_version v147)
	(_time 1640974013761 2021.12.31 20:06:53)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 5c5f0e5f0a0a0b4b585d4e0608)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000044 55 2486          1640974383002 RTL
(_unit VHDL (bcd 0 6 (rtl 0 17 ))
	(_version v147)
	(_time 1640974383003 2021.12.31 20:13:03)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code beeebdeae8e9eea8b8beade4eb)
	(_entity
		(_time 1640974382998)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 25 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(6)(2)(3)(4(d_3_0))))))
			(line__46(_architecture 1 0 46 (_assignment (_simple)(_target(8))(_sensitivity(6)))))
			(procCountH(_architecture 2 0 48 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(8)(2)(3)(4(d_7_4))))))
			(line__69(_architecture 3 0 69 (_assignment (_simple)(_alias((DataOut)(CountH)(CountL)))(_target(5))(_sensitivity(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33751555 )
		(33686018 )
	)
	(_model . RTL 4 -1
	)
)
I 000056 55 2641          1640974547088 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640974547089 2021.12.31 20:15:47)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code acadacfbfcfbfcb9afafb8f6ff)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__48(_architecture 0 0 48 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 412 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 231 (bcd_tb))
	(_version v147)
	(_time 1640974547102 2021.12.31 20:15:47)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code bcbcbae8eaeaebabb8bdaee6e8)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000056 55 2641          1640974963235 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640974963236 2021.12.31 20:22:43)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 491c184b431e195c4a495d131a)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__48(_architecture 0 0 48 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 412 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 234 (bcd_tb))
	(_version v147)
	(_time 1640974963249 2021.12.31 20:22:43)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 580c0f5b550e0f4f5c594a020c)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000056 55 2669          1640975222666 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640975222667 2021.12.31 20:27:02)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code a7f2a4f0a3f0f7b2f1a6a2f0b5fdf4)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__48(_architecture 0 0 48 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1565 (bcd_tb))
	(_version v147)
	(_time 1640975222695 2021.12.31 20:27:02)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code c692c393c59091d1c2c7d49c92)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000056 55 2669          1640975263867 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640975263868 2021.12.31 20:27:43)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 9a9a9a95c8cdca8fcc9b9fcd88c0c9)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__48(_architecture 0 0 48 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1565 (bcd_tb))
	(_version v147)
	(_time 1640975263884 2021.12.31 20:27:43)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code a9a8affea5fffebeada8bbf3fd)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000044 55 2471          1640975481139 RTL
(_unit VHDL (bcd 0 6 (rtl 0 17 ))
	(_version v147)
	(_time 1640975481140 2021.12.31 20:31:21)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 5b0f5a580a0c0b4d5d5b48010e)
	(_entity
		(_time 1640974382997)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 25 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(6)(2)(3)(4(d_3_0))))))
			(line__46(_architecture 1 0 46 (_assignment (_simple)(_target(8))(_sensitivity(6)))))
			(procCountH(_architecture 2 0 48 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(8)(2)(3)(4(d_7_4))))))
			(line__69(_architecture 3 0 69 (_assignment (_simple)(_alias((DataOut)(CountH)(CountL)))(_target(5))(_sensitivity(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33686018 )
	)
	(_model . RTL 4 -1
	)
)
I 000056 55 2669          1640975507758 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640975507759 2021.12.31 20:31:47)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 4c4b1c4e1c1b1c591a4d491b5e161f)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__48(_architecture 0 0 48 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1565 (bcd_tb))
	(_version v147)
	(_time 1640975507773 2021.12.31 20:31:47)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 5c5a0a5f0a0a0b4b585d4e0608)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000044 55 2471          1640975626422 RTL
(_unit VHDL (bcd 0 6 (rtl 0 18 ))
	(_version v147)
	(_time 1640975626423 2021.12.31 20:33:46)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code dc8f8f8e8c8b8ccadadccf8689)
	(_entity
		(_time 1640974382997)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 26 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(6)(2)(3)(4(d_3_0))))))
			(line__47(_architecture 1 0 47 (_assignment (_simple)(_target(8))(_sensitivity(6)))))
			(procCountH(_architecture 2 0 49 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(8)(2)(3)(4(d_7_4))))))
			(line__70(_architecture 3 0 70 (_assignment (_simple)(_alias((DataOut)(CountH)(CountL)))(_target(5))(_sensitivity(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33686018 )
	)
	(_model . RTL 4 -1
	)
)
I 000056 55 2669          1640975668141 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640975668142 2021.12.31 20:34:28)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code d3dd8581d38483c685d2d687c18980)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1566 (bcd_tb))
	(_version v147)
	(_time 1640975668145 2021.12.31 20:34:28)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code d3dc8381d58584c4d7d2c18987)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000056 55 2641          1640975741638 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640975741639 2021.12.31 20:35:41)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code efb8bebcbab8bffaecedfbb5bc)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 412 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 232 (bcd_tb))
	(_version v147)
	(_time 1640975741652 2021.12.31 20:35:41)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code ffa9a8afaca9a8e8fbfeeda5ab)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000056 55 2645          1640975854445 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640975854446 2021.12.31 20:37:34)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 8c8c8b82dcdbdc99da8d8b899ed6df)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1590 (bcd_tb))
	(_version v147)
	(_time 1640975854476 2021.12.31 20:37:34)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code abaaaafcfcfdfcbcafaab9f1ff)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000044 55 2486          1640975961342 RTL
(_unit VHDL (bcd 0 6 (rtl 0 18 ))
	(_version v147)
	(_time 1640975961343 2021.12.31 20:39:21)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 26202322237176302026357c73)
	(_entity
		(_time 1640974382997)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 26 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(6)(2)(3)(4(d_3_0))))))
			(line__47(_architecture 1 0 47 (_assignment (_simple)(_target(8))(_sensitivity(6)))))
			(procCountH(_architecture 2 0 49 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(8)(2)(3)(4(d_7_4))))))
			(line__70(_architecture 3 0 70 (_assignment (_simple)(_alias((DataOut)(CountH)(CountL)))(_target(5))(_sensitivity(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33751555 )
		(33686018 )
	)
	(_model . RTL 4 -1
	)
)
I 000056 55 2669          1640976027576 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640976027590 2021.12.31 20:40:27)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code f0f6fba0f3a7a0e5a6f1f5a4e2aaa3)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1566 (bcd_tb))
	(_version v147)
	(_time 1640976027593 2021.12.31 20:40:27)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code f0f7fda0f5a6a7e7f4f1e2aaa4)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000044 55 2471          1640976165367 RTL
(_unit VHDL (bcd 0 6 (rtl 0 18 ))
	(_version v147)
	(_time 1640976165368 2021.12.31 20:42:45)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 16121011134146001016054c43)
	(_entity
		(_time 1640974382997)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 26 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(6)(2)(3)(4(d_3_0))))))
			(line__47(_architecture 1 0 47 (_assignment (_simple)(_target(8))(_sensitivity(6)))))
			(procCountH(_architecture 2 0 49 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(8)(2)(3)(4(d_7_4))))))
			(line__70(_architecture 3 0 70 (_assignment (_simple)(_alias((DataOut)(CountH)(CountL)))(_target(5))(_sensitivity(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33686018 )
	)
	(_model . RTL 4 -1
	)
)
I 000056 55 2669          1640976196266 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640976196267 2021.12.31 20:43:16)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code d0df8182d38780c586d1d587c28a83)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__48(_architecture 0 0 48 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1565 (bcd_tb))
	(_version v147)
	(_time 1640976196280 2021.12.31 20:43:16)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code e0eeb7b3e5b6b7f7e4e1f2bab4)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000056 55 2669          1640976312843 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640976312844 2021.12.31 20:45:12)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 323234373365622764333766206861)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__48(_architecture 0 0 48 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50463234 )
		(33686018 33686018 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1566 (bcd_tb))
	(_version v147)
	(_time 1640976312862 2021.12.31 20:45:12)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 42434240451415554643501816)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000044 55 2351          1640976518967 RTL
(_unit VHDL (bcd 0 7 (rtl 0 17 ))
	(_version v147)
	(_time 1640976518968 2021.12.31 20:48:38)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 5f51545c0a080f4959584c050a)
	(_entity
		(_time 1640976518964)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 25 (_process (_simple)(_target(5))(_sensitivity(0))(_read(5)(1)(2)(3(d_3_0))))))
			(line__44(_architecture 1 0 44 (_assignment (_simple)(_target(7))(_sensitivity(5)))))
			(procCountH(_architecture 2 0 46 (_process (_simple)(_target(6))(_sensitivity(0))(_read(6)(7)(1)(2)(3(d_7_4))))))
			(line__65(_architecture 3 0 65 (_assignment (_simple)(_alias((DataOut)(CountH)(CountL)))(_target(4))(_sensitivity(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50463235 )
		(33686018 )
		(33686018 )
	)
	(_model . RTL 4 -1
	)
)
I 000056 55 2464          1640980184302 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640980184303 2021.12.31 21:49:44)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 0f0e0a095a585f1a590e0a0e1d555c)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~132 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 35 (_component bcd )
		(_port
			((Clk)(Clk))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 26 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1562 (bcd_tb))
	(_version v147)
	(_time 1640980184328 2021.12.31 21:49:44)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 2e2e2d2a7e7879392a2f3c747a)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000056 55 2460          1640980308394 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640980308395 2021.12.31 21:51:48)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code cdce9d989a9a9dd89fccd9979e)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~132 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 35 (_component bcd )
		(_port
			((Clk)(Clk))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 26 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 411 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 73 (bcd_tb))
	(_version v147)
	(_time 1640980308402 2021.12.31 21:51:48)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code dddf8b8f8c8b8acad9dccf8789)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000056 55 2460          1640980330271 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640980330272 2021.12.31 21:52:10)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 40144342431710551241541a13)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~132 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 35 (_component bcd )
		(_port
			((Clk)(Clk))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 26 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 411 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 73 (bcd_tb))
	(_version v147)
	(_time 1640980330283 2021.12.31 21:52:10)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 50055553550607475451420a04)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000056 55 2464          1640980437314 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640980437315 2021.12.31 21:53:57)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 676466676330377231666266753d34)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~132 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 35 (_component bcd )
		(_port
			((Clk)(Clk))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 26 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1562 (bcd_tb))
	(_version v147)
	(_time 1640980437327 2021.12.31 21:53:57)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 76747177752021617277642c22)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000044 55 2351          1640980562184 RTL
(_unit VHDL (bcd 0 7 (rtl 0 17 ))
	(_version v147)
	(_time 1640980562185 2021.12.31 21:56:02)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 32376237336562243435216867)
	(_entity
		(_time 1640976518963)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 25 (_process (_simple)(_target(5))(_sensitivity(0))(_read(5)(1)(2)(3(d_3_0))))))
			(line__44(_architecture 1 0 44 (_assignment (_simple)(_target(7))(_sensitivity(5)))))
			(procCountH(_architecture 2 0 46 (_process (_simple)(_target(6))(_sensitivity(0))(_read(6)(7)(1)(2)(3(d_7_4))))))
			(line__65(_architecture 3 0 65 (_assignment (_simple)(_alias((DataOut)(CountH)(CountL)))(_target(4))(_sensitivity(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50463235 )
		(33686018 )
		(33686018 )
	)
	(_model . RTL 4 -1
	)
)
I 000056 55 2464          1640980594378 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640980594379 2021.12.31 21:56:34)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code edb9e7bebababdf8bbece8ecffb7be)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~132 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 35 (_component bcd )
		(_port
			((Clk)(Clk))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 26 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_architecture (_uni ))))
		(_process
			(line__45(_architecture 0 0 45 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1562 (bcd_tb))
	(_version v147)
	(_time 1640980594391 2021.12.31 21:56:34)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code fda8f1adacabaaeaf9fcefa7a9)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000056 55 2464          1640980608136 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640980608137 2021.12.31 21:56:48)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code b3e0e4e7b3e4e3a6e5b2b6b2a1e9e0)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~132 0 19 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 35 (_component bcd )
		(_port
			((Clk)(Clk))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 26 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_architecture (_uni ))))
		(_process
			(line__45(_architecture 0 0 45 (_process (_wait_for)(_target(0)(1)(2)(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1562 (bcd_tb))
	(_version v147)
	(_time 1640980608152 2021.12.31 21:56:48)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code c3919296c59594d4c7c2d19997)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000044 55 2470          1640981062604 RTL
(_unit VHDL (bcd 0 7 (rtl 0 18 ))
	(_version v147)
	(_time 1640981062605 2021.12.31 22:04:22)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code f8aaaea8f3afa8eefef8eba2ad)
	(_entity
		(_time 1640981062600)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~122 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 26 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(6)(2)(3)(4(d_3_0))))))
			(line__47(_architecture 1 0 47 (_assignment (_simple)(_target(8))(_sensitivity(6)))))
			(procCountH(_architecture 2 0 49 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(8)(2)(3)(4(d_7_4))))))
			(line__70(_architecture 3 0 70 (_assignment (_simple)(_alias((DataOut)(CountH)(CountL)))(_target(5))(_sensitivity(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33686018 )
	)
	(_model . RTL 4 -1
	)
)
I 000044 55 2485          1640981087679 RTL
(_unit VHDL (bcd 0 7 (rtl 0 18 ))
	(_version v147)
	(_time 1640981087680 2021.12.31 22:04:47)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code dedb8a8c88898ec8d8decd848b)
	(_entity
		(_time 1640981062599)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~122 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 26 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(6)(2)(3)(4(d_3_0))))))
			(line__47(_architecture 1 0 47 (_assignment (_simple)(_target(8))(_sensitivity(6)))))
			(procCountH(_architecture 2 0 49 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(8)(2)(3)(4(d_7_4))))))
			(line__70(_architecture 3 0 70 (_assignment (_simple)(_alias((DataOut)(CountH)(CountL)))(_target(5))(_sensitivity(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33751555 )
		(33686018 )
	)
	(_model . RTL 4 -1
	)
)
I 000056 55 2661          1640981139965 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640981139966 2021.12.31 22:05:39)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 272176232370773271262273357d74)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((CLR)(CLR))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1566 (bcd_tb))
	(_version v147)
	(_time 1640981139980 2021.12.31 22:05:39)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 37306032356160203336256d63)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000056 55 2661          1640981277421 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640981277422 2021.12.31 22:07:57)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 14101313134344014215111b064e47)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((CLR)(CLR))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1564 (bcd_tb))
	(_version v147)
	(_time 1640981277434 2021.12.31 22:07:57)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 24212520257273332025367e70)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000056 55 2661          1640981337872 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640981337873 2021.12.31 22:08:57)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 393e3a3c336e692c6f383c6d2b636a)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((CLR)(CLR))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1566 (bcd_tb))
	(_version v147)
	(_time 1640981337887 2021.12.31 22:08:57)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 494f4c4b451f1e5e4d485b131d)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000056 55 2661          1640981407325 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640981407326 2021.12.31 22:10:07)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 8682848883d1d693d08783d294dcd5)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((CLR)(CLR))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1566 (bcd_tb))
	(_version v147)
	(_time 1640981407341 2021.12.31 22:10:07)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 9693929995c0c181929784ccc2)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000056 55 2661          1640981464018 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640981464019 2021.12.31 22:11:04)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code f6a6a0a6f3a1a6e3a0f7f3a2e4aca5)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((CLR)(CLR))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1566 (bcd_tb))
	(_version v147)
	(_time 1640981464029 2021.12.31 22:11:04)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 06575700055051110207145c52)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000056 55 2661          1640981594496 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640981594497 2021.12.31 22:13:14)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code aafafafdf8fdfabffcabaffdb8f0f9)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((CLR)(CLR))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1565 (bcd_tb))
	(_version v147)
	(_time 1640981594511 2021.12.31 22:13:14)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code baebeceeeeecedadbebba8e0ee)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000056 55 2661          1640981663435 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640981663436 2021.12.31 22:14:23)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code f4f2fea4f3a3a4e1a2f5f1a3e6aea7)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((CLR)(CLR))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1565 (bcd_tb))
	(_version v147)
	(_time 1640981663449 2021.12.31 22:14:23)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 03040e05055554140702115957)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000056 55 2661          1640981680315 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640981680316 2021.12.31 22:14:40)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code dfdd8c8d8a888fca89deda88cd858c)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((CLR)(CLR))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1565 (bcd_tb))
	(_version v147)
	(_time 1640981680319 2021.12.31 22:14:40)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code dfdc8a8d8c8988c8dbdecd858b)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000056 55 2661          1640981954674 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640981954675 2021.12.31 22:19:14)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 9697c59993c1c683c094c4c584ccc5)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((CLR)(CLR))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1537 (bcd_tb))
	(_version v147)
	(_time 1640981954705 2021.12.31 22:19:14)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code b5b5e0e1b5e3e2a2b1b4a7efe1)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000056 55 2661          1640981971465 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640981971466 2021.12.31 22:19:31)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 336762363364632665316160216960)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((CLR)(CLR))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1537 (bcd_tb))
	(_version v147)
	(_time 1640981971469 2021.12.31 22:19:31)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 33666436356564243732216967)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000056 55 2661          1640982033743 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640982033744 2021.12.31 22:20:33)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 7c2b287d2c2b2c692a7e2e726e262f)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((CLR)(CLR))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50463234 )
		(33686018 33686018 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1531 (bcd_tb))
	(_version v147)
	(_time 1640982033774 2021.12.31 22:20:33)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 8cdade82dadadb9b888d9ed6d8)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000056 55 2661          1640982070191 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640982070192 2021.12.31 22:21:10)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code d2d78480d38582c784d08082c08881)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((CLR)(CLR))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1538 (bcd_tb))
	(_version v147)
	(_time 1640982070207 2021.12.31 22:21:10)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code e1e5b1b2e5b7b6f6e5e0f3bbb5)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000044 55 2470          1640982190608 RTL
(_unit VHDL (bcd 0 7 (rtl 0 18 ))
	(_version v147)
	(_time 1640982190609 2021.12.31 22:23:10)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 383f3e3d336f682e3e382b626d)
	(_entity
		(_time 1640981062599)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~122 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 26 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(6)(2)(3)(4(d_3_0))))))
			(line__47(_architecture 1 0 47 (_assignment (_simple)(_target(8))(_sensitivity(6)))))
			(procCountH(_architecture 2 0 49 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(8)(2)(3)(4(d_7_4))))))
			(line__70(_architecture 3 0 70 (_assignment (_simple)(_alias((DataOut)(CountH)(CountL)))(_target(5))(_sensitivity(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33686018 )
	)
	(_model . RTL 4 -1
	)
)
I 000056 55 2658          1640982275854 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640982275855 2021.12.31 22:24:35)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 2a2a292e787d7a3f7c2b2f7d387079)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((CLR)(CLR))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_process (_wait_for)(_target(0)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1565 (bcd_tb))
	(_version v147)
	(_time 1640982349554 2021.12.31 22:25:49)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 111e1416154746061510034b45)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000056 55 2661          1640982353364 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640982353365 2021.12.31 22:25:53)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code f6f8a2a6f3a1a6e3a0f7f3a1e4aca5)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((CLR)(CLR))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1565 (bcd_tb))
	(_version v147)
	(_time 1640982353379 2021.12.31 22:25:53)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 050b0103055352120104175f51)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000044 55 2485          1640982883010 RTL
(_unit VHDL (bcd 0 7 (rtl 0 18 ))
	(_version v147)
	(_time 1640982883011 2021.12.31 22:34:43)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code de89d88c88898ec8d8decd848b)
	(_entity
		(_time 1640981062599)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal CLR ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~122 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 26 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(6)(2)(3)(4(d_3_0))))))
			(line__47(_architecture 1 0 47 (_assignment (_simple)(_target(8))(_sensitivity(6)))))
			(procCountH(_architecture 2 0 49 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(8)(2)(3)(4(d_7_4))))))
			(line__70(_architecture 3 0 70 (_assignment (_simple)(_alias((DataOut)(CountH)(CountL)))(_target(5))(_sensitivity(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33751555 )
		(33686018 )
	)
	(_model . RTL 4 -1
	)
)
I 000044 55 2486          1640982946656 RTL
(_unit VHDL (bcd 0 6 (rtl 0 17 ))
	(_version v147)
	(_time 1640982946657 2021.12.31 22:35:46)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 8788d18983d0d791818794ddd2)
	(_entity
		(_time 1640982946654)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 21 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 25 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(6)(2)(3)(4(d_3_0))))))
			(line__46(_architecture 1 0 46 (_assignment (_simple)(_target(8))(_sensitivity(6)))))
			(procCountH(_architecture 2 0 48 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(8)(2)(3)(4(d_7_4))))))
			(line__69(_architecture 3 0 69 (_assignment (_simple)(_alias((DataOut)(CountH)(CountL)))(_target(5))(_sensitivity(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33751555 )
		(33686018 )
	)
	(_model . RTL 4 -1
	)
)
I 000056 55 2641          1640983085600 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640983085601 2021.12.31 22:38:05)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 40141142431710551213541a13)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__48(_architecture 0 0 48 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 411 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 80 (bcd_tb))
	(_version v147)
	(_time 1640983085604 2021.12.31 22:38:05)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 40151742451617574441521a14)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000056 55 2641          1640983095817 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640983095818 2021.12.31 22:38:15)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 2b782d2f7a7c7b3e79783f7178)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__48(_architecture 0 0 48 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 411 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 80 (bcd_tb))
	(_version v147)
	(_time 1640983095830 2021.12.31 22:38:15)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 3a683a3f6e6c6d2d3e3b28606e)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000056 55 2645          1640983162824 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640983162825 2021.12.31 22:39:22)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code f2a1f9a2f3a5a2e7a4f7f1a0e0a8a1)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__48(_architecture 0 0 48 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 412 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 640 (bcd_tb))
	(_version v147)
	(_time 1640983162840 2021.12.31 22:39:22)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 02505704055455150603105856)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000056 55 2645          1640983278647 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640983278648 2021.12.31 22:41:18)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 570000545300074201540604450d04)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__48(_architecture 0 0 48 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1265 (bcd_tb))
	(_version v147)
	(_time 1640983278678 2021.12.31 22:41:18)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 76202777752021617277642c22)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000056 55 2645          1640983370733 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640983370734 2021.12.31 22:42:50)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 151211121342450043141946074f46)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__48(_architecture 0 0 48 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1681 (bcd_tb))
	(_version v147)
	(_time 1640983370750 2021.12.31 22:42:50)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 24222620257273332025367e70)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000056 55 2645          1640983444535 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640983444536 2021.12.31 22:44:04)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 696c6d69633e397c3f68693b7b333a)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__48(_architecture 0 0 48 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1616 (bcd_tb))
	(_version v147)
	(_time 1640983444552 2021.12.31 22:44:04)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 696d6b69653f3e7e6d687b333d)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000056 55 2645          1640983525848 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640983525849 2021.12.31 22:45:25)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code fafbfbaaa8adaaefacfbf9fbe8a0a9)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__48(_architecture 0 0 48 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1658 (bcd_tb))
	(_version v147)
	(_time 1640983525864 2021.12.31 22:45:25)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 0a0a0a0c5e5c5d1d0e0b18505e)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000056 55 2645          1640984414284 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640984414285 2021.12.31 23:00:14)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 707670717327206526717371622a23)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__48(_architecture 0 0 48 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1658 (bcd_tb))
	(_version v147)
	(_time 1640984414302 2021.12.31 23:00:14)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 7f78797e2c2928687b7e6d252b)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000056 55 2645          1640984550593 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640984550594 2021.12.31 23:02:30)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code e8efecbbe3bfb8fdbee9ebe9fab2bb)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__48(_architecture 0 0 48 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1658 (bcd_tb))
	(_version v147)
	(_time 1640984550624 2021.12.31 23:02:30)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 07010401055150100306155d53)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000056 55 2641          1640985828139 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640985828140 2021.12.31 23:23:48)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 535c5450530403460100470900)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__48(_architecture 0 0 48 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 411 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 80 (bcd_tb))
	(_version v147)
	(_time 1640985828184 2021.12.31 23:23:48)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 828c838c85d4d595868390d8d6)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000044 55 2969          1640986996409 RTL
(_unit VHDL (bcd 0 6 (rtl 0 17 ))
	(_version v147)
	(_time 1640986996410 2021.12.31 23:43:16)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code ddddd78f8a8a8dcbd9dbce8788)
	(_entity
		(_time 1640986996407)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal CountEND ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal CountL_END ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 27 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(6)(2)(3)(4(d_3_0))))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(10))(_sensitivity(6)))))
			(procCountH(_architecture 2 0 50 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(10)(2)(3)(4(d_7_4))))))
			(line__72(_architecture 3 0 72 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
			(procCountEND(_architecture 4 0 74 (_process (_simple)(_target(7)(8))(_sensitivity(0)(1))(_read(7)(9)(2)(3)(4(d_11_8))))))
			(line__95(_architecture 5 0 95 (_assignment (_simple)(_alias((DataOut)(CountH)(CountL)))(_target(5))(_sensitivity(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33751555 )
		(33686018 )
		(33686018 )
		(33686018 )
		(50463234 )
		(33686018 )
	)
	(_model . RTL 6 -1
	)
)
I 000044 55 2982          1640987116377 RTL
(_unit VHDL (bcd 0 6 (rtl 0 17 ))
	(_version v147)
	(_time 1640987116378 2021.12.31 23:45:16)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 7d782b7c2a2a2d6b797b6e2728)
	(_entity
		(_time 1640986996406)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal CountEND ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal CountL_END ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 27 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(6)(2)(3)(4(d_3_0))))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(10))(_sensitivity(6)))))
			(procCountH(_architecture 2 0 50 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(10)(2)(3)(4(d_7_4))))))
			(line__72(_architecture 3 0 72 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
			(procCountEND(_architecture 4 0 74 (_process (_simple)(_target(7)(8))(_sensitivity(0)(1))(_read(7)(9)(2)(3)(4(d_11_8))))))
			(line__95(_architecture 5 0 95 (_assignment (_simple)(_alias((DataOut)(CountEND)(CountH)(CountL)))(_target(5))(_sensitivity(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33751555 )
		(33686018 )
		(33686018 )
		(33686018 )
		(50463234 )
		(33686018 )
	)
	(_model . RTL 6 -1
	)
)
I 000056 55 2669          1640987265798 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640987265799 2021.12.31 23:47:45)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 2b252c2f7a7c7b3e79783f7178)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 411 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 80 (bcd_tb))
	(_version v147)
	(_time 1640987265802 2021.12.31 23:47:45)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 2b242a2f7c7d7c3c2f2a39717f)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000056 55 2673          1640987379710 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640987379711 2021.12.31 23:49:39)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 1d1f1d1a4a4a4d084b1c10180f474e)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1686 (bcd_tb))
	(_version v147)
	(_time 1640987379726 2021.12.31 23:49:39)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 2d2e2b297c7b7a3a292c3f7779)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000044 55 3147          1640987504559 RTL
(_unit VHDL (bcd 0 6 (rtl 0 17 ))
	(_version v147)
	(_time 1640987504560 2021.12.31 23:51:44)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code c9cdc29cc39e99dfcdcfda939c)
	(_entity
		(_time 1640986996406)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountEND ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal CountL_END ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 27 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(6)(2)(3)(4(d_3_0))))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(10))(_sensitivity(6)))))
			(procCountH(_architecture 2 0 50 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(10)(2)(3)(4(d_7_4))))))
			(line__72(_architecture 3 0 72 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
			(procCountEND(_architecture 4 0 74 (_process (_simple)(_target(7)(8))(_sensitivity(0)(1))(_read(7)(9)(2)(3)(4(d_15_8))(4(d_11_8))))))
			(line__95(_architecture 5 0 95 (_assignment (_simple)(_alias((DataOut)(CountEND)(CountH)(CountL)))(_target(5))(_sensitivity(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33751555 )
		(33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 50463234 )
		(33686018 )
	)
	(_model . RTL 6 -1
	)
)
I 000044 55 3153          1640987577720 RTL
(_unit VHDL (bcd 0 6 (rtl 0 17 ))
	(_version v147)
	(_time 1640987577721 2021.12.31 23:52:57)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 9d9f9892cacacd8b999b8ec7c8)
	(_entity
		(_time 1640986996406)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountEND ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal CountL_END ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 27 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(6)(2)(3)(4(d_3_0))))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(10))(_sensitivity(6)))))
			(procCountH(_architecture 2 0 50 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(10)(2)(3)(4(d_7_4))))))
			(line__72(_architecture 3 0 72 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
			(procCountEND(_architecture 4 0 74 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(8)(9)(2)(3)(4(d_15_8))(4(d_11_8))))))
			(line__95(_architecture 5 0 95 (_assignment (_simple)(_alias((DataOut)(CountEND)(CountH)(CountL)))(_target(5))(_sensitivity(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33751555 )
		(33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 50463234 )
		(33686018 33686018 )
	)
	(_model . RTL 6 -1
	)
)
I 000044 55 2979          1640987620740 RTL
(_unit VHDL (bcd 0 6 (rtl 0 17 ))
	(_version v147)
	(_time 1640987620741 2021.12.31 23:53:40)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code a5f6f1f2a3f2f5b3a1a3b6fff0)
	(_entity
		(_time 1640986996406)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal CountEND ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal CountL_END ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 27 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(6)(2)(3)(4(d_3_0))))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(10))(_sensitivity(6)))))
			(procCountH(_architecture 2 0 50 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(10)(2)(3)(4(d_7_4))))))
			(line__72(_architecture 3 0 72 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
			(procCountEND(_architecture 4 0 74 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(8)(9)(2)(3)(4(d_11_8))))))
			(line__95(_architecture 5 0 95 (_assignment (_simple)(_alias((DataOut)(CountEND)(CountH)(CountL)))(_target(5))(_sensitivity(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33751555 )
		(33686018 )
		(33686018 )
		(33686018 )
		(50463234 )
		(33686018 )
	)
	(_model . RTL 6 -1
	)
)
I 000056 55 2673          1640987650850 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640987650851 2021.12.31 23:54:10)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 424245404315125714434f47501811)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1686 (bcd_tb))
	(_version v147)
	(_time 1640987650866 2021.12.31 23:54:10)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 52535351550405455653400806)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000044 55 3153          1640987732926 RTL
(_unit VHDL (bcd 0 6 (rtl 0 17 ))
	(_version v147)
	(_time 1640987732927 2021.12.31 23:55:32)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code e0b7e7b3e3b7b0f6e4e6f3bab5)
	(_entity
		(_time 1640986996406)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountEND ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal CountL_END ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 27 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(6)(2)(3)(4(d_3_0))))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(10))(_sensitivity(6)))))
			(procCountH(_architecture 2 0 50 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(10)(2)(3)(4(d_7_4))))))
			(line__72(_architecture 3 0 72 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
			(procCountEND(_architecture 4 0 74 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(8)(9)(2)(3)(4(d_15_8))(4(d_11_8))))))
			(line__95(_architecture 5 0 95 (_assignment (_simple)(_alias((DataOut)(CountEND)(CountH)(CountL)))(_target(5))(_sensitivity(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33751555 )
		(33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 50463234 )
		(33686018 33686018 )
	)
	(_model . RTL 6 -1
	)
)
I 000056 55 2673          1640987752488 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640987752489 2021.12.31 23:55:52)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 4b1b4b491a1c1b5e1d4a464e591118)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1686 (bcd_tb))
	(_version v147)
	(_time 1640987752519 2021.12.31 23:55:52)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 6a3b6c6a3e3c3d7d6e6b78303e)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000044 55 2985          1640987994070 RTL
(_unit VHDL (bcd 0 6 (rtl 0 17 ))
	(_version v147)
	(_time 1640987994071 2021.12.31 23:59:54)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code f5a2f6a5f3a2a5e3f1f1e6afa0)
	(_entity
		(_time 1640987972859)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{11~downto~0}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal CountEND ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal CountL_END ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 27 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(6)(2)(3)(4(d_3_0))))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(10))(_sensitivity(6)))))
			(procCountH(_architecture 2 0 50 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(10)(2)(3)(4(d_7_4))))))
			(line__72(_architecture 3 0 72 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
			(procCountEND(_architecture 4 0 74 (_process (_simple)(_target(6)(7)(8))(_sensitivity(0)(1))(_read(8)(9)(2)(3)(4(d_11_8))))))
			(line__97(_architecture 5 0 97 (_assignment (_simple)(_alias((DataOut)(CountEND)(CountH)(CountL)))(_target(5))(_sensitivity(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33751555 )
		(33686018 )
		(33686018 )
		(33686018 )
		(50463234 )
		(33686018 )
	)
	(_model . RTL 6 -1
	)
)
I 000044 55 2985          1640988048181 RTL
(_unit VHDL (bcd 0 6 (rtl 0 17 ))
	(_version v147)
	(_time 1640988048182 2022.01.01 00:00:48)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 52535551530502445656410807)
	(_entity
		(_time 1640987972859)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{11~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{11~downto~0}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal CountEND ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal CountL_END ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 27 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(6)(2)(3)(4(d_3_0))))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(10))(_sensitivity(6)))))
			(procCountH(_architecture 2 0 50 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(10)(2)(3)(4(d_7_4))))))
			(line__72(_architecture 3 0 72 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
			(procCountEND(_architecture 4 0 74 (_process (_simple)(_target(6)(7)(8))(_sensitivity(0)(1))(_read(8)(9)(2)(3)(4(d_11_8))))))
			(line__97(_architecture 5 0 97 (_assignment (_simple)(_alias((DataOut)(CountEND)(CountH)(CountL)))(_target(5))(_sensitivity(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33751555 )
		(33686018 )
		(33686018 )
		(33686018 )
		(50463234 )
		(33686018 )
	)
	(_model . RTL 6 -1
	)
)
I 000056 55 2664          1640988233234 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640988233235 2022.01.01 00:03:53)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 393b333c336e692c6f383a6a2b636a)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{11~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{11~downto~0}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{11~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{11~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1665 (bcd_tb))
	(_version v147)
	(_time 1640988233266 2022.01.01 00:03:53)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 585b545b550e0f4f5c594a020c)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000044 55 3174          1640988306820 RTL
(_unit VHDL (bcd 0 6 (rtl 0 17 ))
	(_version v147)
	(_time 1640988306821 2022.01.01 00:05:06)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code a3a3a6f4a3f4f3b5a7a7b0f9f6)
	(_entity
		(_time 1640988306818)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountEND ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal CountL_END ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 27 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(6)(2)(3)(4(d_3_0))))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(10))(_sensitivity(6)))))
			(procCountH(_architecture 2 0 50 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(10)(2)(3)(4(d_7_4))))))
			(line__72(_architecture 3 0 72 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
			(procCountEND(_architecture 4 0 74 (_process (_simple)(_target(6)(7)(8))(_sensitivity(0)(1))(_read(8)(9)(2)(3)(4(d_15_8))(4(d_11_8))))))
			(line__97(_architecture 5 0 97 (_assignment (_simple)(_alias((DataOut)(CountEND)(CountH)(CountL)))(_target(5))(_sensitivity(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33751555 )
		(33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 50463234 )
		(33686018 33686018 )
		(33686018 )
	)
	(_model . RTL 6 -1
	)
)
I 000056 55 2673          1640988355837 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640988355838 2022.01.01 00:05:55)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 2a2e2f2e787d7a3f7c2b272f387079)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1686 (bcd_tb))
	(_version v147)
	(_time 1640988355869 2022.01.01 00:05:55)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 3a3f393f6e6c6d2d3e3b28606e)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000044 55 3153          1640988496118 RTL
(_unit VHDL (bcd 0 6 (rtl 0 17 ))
	(_version v147)
	(_time 1640988496119 2022.01.01 00:08:16)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 14164413134344021012074e41)
	(_entity
		(_time 1640988306817)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountEND ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal CountL_END ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 27 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(6)(2)(3)(4(d_3_0))))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(10))(_sensitivity(6)))))
			(procCountH(_architecture 2 0 50 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(10)(2)(3)(4(d_7_4))))))
			(line__72(_architecture 3 0 72 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
			(procCountEND(_architecture 4 0 74 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(8)(9)(2)(3)(4(d_15_8))(4(d_11_8))))))
			(line__95(_architecture 5 0 95 (_assignment (_simple)(_alias((DataOut)(CountEND)(CountH)(CountL)))(_target(5))(_sensitivity(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33751555 )
		(33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 50463234 )
		(33686018 33686018 )
	)
	(_model . RTL 6 -1
	)
)
I 000056 55 2673          1640988525353 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640988525354 2022.01.01 00:08:45)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 461210444311165310474b43541c15)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1686 (bcd_tb))
	(_version v147)
	(_time 1640988525369 2022.01.01 00:08:45)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 56030655550001415257440c02)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000044 55 3153          1640988608227 RTL
(_unit VHDL (bcd 0 6 (rtl 0 17 ))
	(_version v147)
	(_time 1640988608228 2022.01.01 00:10:08)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 01070207035651170507125b54)
	(_entity
		(_time 1640988306817)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountEND ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal CountL_END ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 27 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(6)(2)(3)(4(d_3_0))))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(10))(_sensitivity(6)))))
			(procCountH(_architecture 2 0 50 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(10)(2)(3)(4(d_7_4))))))
			(line__72(_architecture 3 0 72 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
			(procCountEND(_architecture 4 0 74 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(8)(9)(2)(3)(4(d_15_8))(4(d_11_8))))))
			(line__95(_architecture 5 0 95 (_assignment (_simple)(_alias((DataOut)(CountEND)(CountH)(CountL)))(_target(5))(_sensitivity(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33751555 )
		(33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 50463234 )
		(33686018 33686018 )
	)
	(_model . RTL 6 -1
	)
)
I 000056 55 2673          1640988625467 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640988625468 2022.01.01 00:10:25)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 636165636334337635626e66713930)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1686 (bcd_tb))
	(_version v147)
	(_time 1640988625491 2022.01.01 00:10:25)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 73707372752524647772612927)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000044 55 3177          1640988986581 RTL
(_unit VHDL (bcd 0 6 (rtl 0 17 ))
	(_version v147)
	(_time 1640988986582 2022.01.01 00:16:26)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code f8adfca8f3afa8eefcfeeba2ad)
	(_entity
		(_time 1640988306817)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountEND ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal CountL_END ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 27 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(6)(2)(3)(4(d_3_0))))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(10))(_sensitivity(6)))))
			(procCountH(_architecture 2 0 50 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(10)(2)(3)(4(d_7_4))))))
			(line__72(_architecture 3 0 72 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
			(procCountEND(_architecture 4 0 74 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(8)(9)(2)(3)(4(d_15_8))(4(d_11_8))))))
			(line__95(_architecture 5 0 95 (_assignment (_simple)(_alias((DataOut)(CountEND)(CountH)(CountL)))(_target(5))(_sensitivity(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33751555 )
		(33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 50463234 )
		(33686018 33686018 )
		(50463234 50463235 )
	)
	(_model . RTL 6 -1
	)
)
I 000056 55 2673          1640989010164 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640989010165 2022.01.01 00:16:50)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 131712141344430645121e16014940)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1686 (bcd_tb))
	(_version v147)
	(_time 1640989010189 2022.01.01 00:16:50)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 32373537356465253633206866)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000044 55 3198          1640989145443 RTL
(_unit VHDL (bcd 0 6 (rtl 0 17 ))
	(_version v147)
	(_time 1640989145444 2022.01.01 00:19:05)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 8481858a83d3d492808097ded1)
	(_entity
		(_time 1640988306817)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountEND ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal CountL_END ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 27 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(6)(2)(3)(4(d_3_0))))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(10))(_sensitivity(6)))))
			(procCountH(_architecture 2 0 50 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(10)(2)(3)(4(d_7_4))))))
			(line__72(_architecture 3 0 72 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
			(procCountEND(_architecture 4 0 74 (_process (_simple)(_target(6)(7)(8))(_sensitivity(0)(1))(_read(8)(9)(2)(3)(4(d_15_8))(4(d_11_8))))))
			(line__97(_architecture 5 0 97 (_assignment (_simple)(_alias((DataOut)(CountEND)(CountH)(CountL)))(_target(5))(_sensitivity(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33751555 )
		(33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 50463234 )
		(33686018 33686018 )
		(33686018 )
		(50463234 50463235 )
	)
	(_model . RTL 6 -1
	)
)
I 000056 55 2673          1640989173087 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640989173088 2022.01.01 00:19:33)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 7c73287d2c2b2c692a7d71796e262f)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1686 (bcd_tb))
	(_version v147)
	(_time 1640989173104 2022.01.01 00:19:33)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 8c82de82dadadb9b888d9ed6d8)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000044 55 3213          1640989276351 RTL
(_unit VHDL (bcd 0 6 (rtl 0 17 ))
	(_version v147)
	(_time 1640989276352 2022.01.01 00:21:16)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code dedbde8c88898ec8dadacd848b)
	(_entity
		(_time 1640988306817)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountEND ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal CountL_END ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 27 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(6)(2)(3)(4(d_3_0))))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(10))(_sensitivity(6)))))
			(procCountH(_architecture 2 0 50 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(10)(2)(3)(4(d_7_4))))))
			(line__72(_architecture 3 0 72 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
			(procCountEND(_architecture 4 0 74 (_process (_simple)(_target(6)(7)(8))(_sensitivity(0)(1))(_read(8)(9)(2)(3)(4(d_15_8))(4(d_11_8))))))
			(line__97(_architecture 5 0 97 (_assignment (_simple)(_alias((DataOut)(CountEND)(CountH)(CountL)))(_target(5))(_sensitivity(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33751555 )
		(33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 50463234 )
		(33686018 33686018 )
		(33686018 )
		(33686018 )
		(50463234 50463235 )
	)
	(_model . RTL 6 -1
	)
)
I 000056 55 2673          1640989292113 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640989292114 2022.01.01 00:21:32)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 747576757323246122757971662e27)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1686 (bcd_tb))
	(_version v147)
	(_time 1640989292145 2022.01.01 00:21:32)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 9393979c95c5c484979281c9c7)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000044 55 3168          1640989622196 RTL
(_unit VHDL (bcd 0 6 (rtl 0 17 ))
	(_version v147)
	(_time 1640989622197 2022.01.01 00:27:02)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code d2d3d980d38582c4d6d4c18887)
	(_entity
		(_time 1640988306817)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountEND ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal CountL_END ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 27 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(6)(2)(3)(4(d_3_0))))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(10))(_sensitivity(6)))))
			(procCountH(_architecture 2 0 50 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(10)(2)(3)(4(d_7_4))))))
			(line__72(_architecture 3 0 72 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
			(procCountEND(_architecture 4 0 74 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(8)(9)(2)(3)(4(d_15_8))(4(d_11_8))))))
			(line__95(_architecture 5 0 95 (_assignment (_simple)(_alias((DataOut)(CountEND)(CountH)(CountL)))(_target(5))(_sensitivity(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33751555 )
		(33686018 )
		(33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 50463234 )
		(33686018 33686018 )
	)
	(_model . RTL 6 -1
	)
)
I 000056 55 2673          1640989648632 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640989648633 2022.01.01 00:27:28)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 174414101340470241161a12054d44)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1686 (bcd_tb))
	(_version v147)
	(_time 1640989648656 2022.01.01 00:27:28)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 37653232356160203336256d63)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000044 55 3189          1640990080868 RTL
(_unit VHDL (bcd 0 6 (rtl 0 17 ))
	(_version v147)
	(_time 1640990080869 2022.01.01 00:34:40)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 8283898c83d5d294868691d8d7)
	(_entity
		(_time 1640988306817)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountEND ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal CountL_END ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 27 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(6)(2)(3)(4(d_3_0))))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(10))(_sensitivity(6)))))
			(procCountH(_architecture 2 0 50 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(10)(2)(3)(4(d_7_4))))))
			(line__72(_architecture 3 0 72 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
			(procCountEND(_architecture 4 0 74 (_process (_simple)(_target(6)(7)(8))(_sensitivity(0)(1))(_read(8)(9)(2)(3)(4(d_15_8))(4(d_11_8))))))
			(line__97(_architecture 5 0 97 (_assignment (_simple)(_alias((DataOut)(CountEND)(CountH)(CountL)))(_target(5))(_sensitivity(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33751555 )
		(33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 )
		(33686018 )
		(33686018 50463234 )
		(33686018 33686018 )
	)
	(_model . RTL 6 -1
	)
)
I 000056 55 2673          1640990153153 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640990153154 2022.01.01 00:35:53)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code faf5fbaaa8adaaefacfbf7ffe8a0a9)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1686 (bcd_tb))
	(_version v147)
	(_time 1640990153185 2022.01.01 00:35:53)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 0a040a0c5e5c5d1d0e0b18505e)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000044 55 3153          1640990223670 RTL
(_unit VHDL (bcd 0 6 (rtl 0 17 ))
	(_version v147)
	(_time 1640990223671 2022.01.01 00:37:03)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 5e095b5d08090e485a584d040b)
	(_entity
		(_time 1640988306817)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountEND ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal CountL_END ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 27 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(6)(2)(3)(4(d_3_0))))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(10))(_sensitivity(6)))))
			(procCountH(_architecture 2 0 50 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(10)(2)(3)(4(d_7_4))))))
			(line__72(_architecture 3 0 72 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
			(procCountEND(_architecture 4 0 74 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(8)(9)(2)(3)(4(d_15_8))(4(d_11_8))))))
			(line__95(_architecture 5 0 95 (_assignment (_simple)(_alias((DataOut)(CountEND)(CountH)(CountL)))(_target(5))(_sensitivity(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33751555 )
		(33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 50463234 )
		(33686018 33686018 )
	)
	(_model . RTL 6 -1
	)
)
I 000044 55 3144          1640990282852 RTL
(_unit VHDL (bcd 0 6 (rtl 0 17 ))
	(_version v147)
	(_time 1640990282853 2022.01.01 00:38:02)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 828cd58c83d5d294868491d8d7)
	(_entity
		(_time 1640988306817)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountEND ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal CountL_END ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 27 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(6)(2)(3)(4(d_3_0))))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(10))(_sensitivity(6)))))
			(procCountH(_architecture 2 0 50 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(10)(2)(3)(4(d_7_4))))))
			(line__72(_architecture 3 0 72 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
			(procCountEND(_architecture 4 0 74 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(8)(9)(2)(3)(4(d_15_8))(4(d_11_8))))))
			(line__95(_architecture 5 0 95 (_assignment (_simple)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33751555 )
		(33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 50463234 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . RTL 6 -1
	)
)
I 000044 55 3144          1640990370863 RTL
(_unit VHDL (bcd 0 6 (rtl 0 17 ))
	(_version v147)
	(_time 1640990370864 2022.01.01 00:39:30)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 52015651530502445654410807)
	(_entity
		(_time 1640988306817)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountEND ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal CountL_END ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 27 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(6)(2)(3)(4(d_3_0))))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(10))(_sensitivity(6)))))
			(procCountH(_architecture 2 0 50 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(10)(2)(3)(4(d_7_4))))))
			(line__72(_architecture 3 0 72 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
			(procCountEND(_architecture 4 0 74 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(8)(9)(2)(3)(4(d_15_8))(4(d_11_8))))))
			(line__95(_architecture 5 0 95 (_assignment (_simple)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33751555 )
		(33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33751810 33686274 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
	)
	(_model . RTL 6 -1
	)
)
I 000056 55 2673          1640990410899 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640990410914 2022.01.01 00:40:10)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code c1cfc194c39691d497c0ccc4d39b92)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1686 (bcd_tb))
	(_version v147)
	(_time 1640990410930 2022.01.01 00:40:10)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code d0dfd682d58687c7d4d1c28a84)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000044 55 3102          1640990486182 RTL
(_unit VHDL (bcd 0 6 (rtl 0 17 ))
	(_version v147)
	(_time 1640990486183 2022.01.01 00:41:26)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code c295c897c39592d4c6c4d19897)
	(_entity
		(_time 1640988306817)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountEND ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal CountL_END ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 27 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(6)(2)(3)(4(d_3_0))))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(10))(_sensitivity(6)))))
			(procCountH(_architecture 2 0 50 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(10)(2)(3)(4(d_7_4))))))
			(line__72(_architecture 3 0 72 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
			(procCountEND(_architecture 4 0 74 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(8)(9)(2)(3)(4(d_15_8))(4(d_11_8))))))
			(line__95(_architecture 5 0 95 (_assignment (_simple)(_target(5))(_sensitivity(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33751555 )
		(33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33751810 33686274 )
		(33686018 33686018 )
	)
	(_model . RTL 6 -1
	)
)
I 000056 55 2673          1640990537184 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640990537185 2022.01.01 00:42:17)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 0a0b080c585d5a1f5c0b070f185059)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1686 (bcd_tb))
	(_version v147)
	(_time 1640990537215 2022.01.01 00:42:17)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 29292d2d257f7e3e2d283b737d)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000044 55 3177          1640990668143 RTL
(_unit VHDL (bcd 0 6 (rtl 0 17 ))
	(_version v147)
	(_time 1640990668144 2022.01.01 00:44:28)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 9393c79c93c4c385979580c9c6)
	(_entity
		(_time 1640988306817)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountEND ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal CountL_END ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 27 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(6)(2)(3)(4(d_3_0))))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(10))(_sensitivity(6)))))
			(procCountH(_architecture 2 0 50 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(10)(2)(3)(4(d_7_4))))))
			(line__72(_architecture 3 0 72 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
			(procCountEND(_architecture 4 0 74 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(8)(9)(2)(3)(4(d_15_8))(4(d_11_8))))))
			(line__95(_architecture 5 0 95 (_assignment (_simple)(_alias((DataOut)(CountEND)(CountH)(CountL)))(_target(5))(_sensitivity(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33751555 )
		(33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33751810 33686274 )
		(33686018 33686018 )
		(33686018 50463234 )
	)
	(_model . RTL 6 -1
	)
)
I 000044 55 3168          1640991451483 RTL
(_unit VHDL (bcd 0 6 (rtl 0 17 ))
	(_version v147)
	(_time 1640991451484 2022.01.01 00:57:31)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 8383828d83d4d395878490d9d6)
	(_entity
		(_time 1640988306817)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountEND ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal CountL_END ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 27 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(6)(2)(3)(4(d_3_0))))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(10))(_sensitivity(6)))))
			(procCountH(_architecture 2 0 50 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(10)(2)(3)(4(d_7_4))))))
			(line__72(_architecture 3 0 72 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
			(procCountEND(_architecture 4 0 74 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(8)(9)(2)(3)(4(d_15_8))(4(d_11_8))))))
			(line__96(_architecture 5 0 96 (_assignment (_simple)(_alias((DataOut)(CountEND)(CountH)(CountL)))(_target(5))(_sensitivity(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33751555 )
		(33686018 )
		(33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 50463234 )
		(33686018 33686018 )
	)
	(_model . RTL 6 -1
	)
)
I 000056 55 2673          1640991471430 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640991471431 2022.01.01 00:57:51)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 643067646333347132656961763e37)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1686 (bcd_tb))
	(_version v147)
	(_time 1640991471447 2022.01.01 00:57:51)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 74217175752223637075662e20)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000056 55 2673          1640991829970 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640991829971 2022.01.01 01:03:49)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code f7f3fca7f3a0a7e2a1f6faf2e5ada4)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1686 (bcd_tb))
	(_version v147)
	(_time 1640991829987 2022.01.01 01:03:49)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 07025201055150100306155d53)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000044 55 3170          1640992220890 RTL
(_unit VHDL (bcd 0 6 (rtl 0 17 ))
	(_version v147)
	(_time 1640992220891 2022.01.01 01:10:20)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 01050207035651170506125b54)
	(_entity
		(_time 1640988306817)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountEND ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal CountL_END ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 27 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(6)(2)(3)(4(d_3_0))))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(10))(_sensitivity(6)))))
			(procCountH(_architecture 2 0 50 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(10)(2)(3)(4(d_7_4))))))
			(line__72(_architecture 3 0 72 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
			(procCountEND(_architecture 4 0 74 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(8)(9)(2)(3)(4(d_15_8))(4(d_11_8))))))
			(line__96(_architecture 5 0 96 (_assignment (_simple)(_alias((DataOut)(CountEND)(CountH)(CountL)))(_target(5))(_sensitivity(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33751555 )
		(33686018 )
		(33686019 3 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 50463234 )
		(33686018 33686018 )
	)
	(_model . RTL 6 -1
	)
)
I 000044 55 3153          1640992547308 RTL
(_unit VHDL (bcd 0 6 (rtl 0 17 ))
	(_version v147)
	(_time 1640992547309 2022.01.01 01:15:47)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 17104610134047011310044d42)
	(_entity
		(_time 1640988306817)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountEND ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal CountL_END ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 27 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(6)(2)(3)(4(d_3_0))))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(10))(_sensitivity(6)))))
			(procCountH(_architecture 2 0 50 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(10)(2)(3)(4(d_7_4))))))
			(line__72(_architecture 3 0 72 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
			(procCountEND(_architecture 4 0 74 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(8)(9)(2)(3)(4(d_15_8))(4(d_11_8))))))
			(line__96(_architecture 5 0 96 (_assignment (_simple)(_alias((DataOut)(CountEND)(CountH)(CountL)))(_target(5))(_sensitivity(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33751555 )
		(33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 50463234 )
		(33686018 33686018 )
	)
	(_model . RTL 6 -1
	)
)
I 000044 55 3130          1640993234248 RTL
(_unit VHDL (bcd 0 6 (rtl 0 17 ))
	(_version v147)
	(_time 1640993234249 2022.01.01 01:27:14)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 707f7571732720667477632a25)
	(_entity
		(_time 1640988306817)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountEND ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal CountL_END ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 27 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(6)(2)(3)(4(d_3_0))))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(10))(_sensitivity(6)))))
			(procCountH(_architecture 2 0 50 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(10)(2)(3)(4(d_7_4))))))
			(line__72(_architecture 3 0 72 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
			(procCountEND(_architecture 4 0 74 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(8)(9)(2)(3)(4(d_15_8))(4(d_11_8))))))
			(line__96(_architecture 5 0 96 (_assignment (_simple)(_target(5))(_sensitivity(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33751555 )
		(33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686274 33686274 )
		(33686018 33686018 )
		(33686019 131587 )
	)
	(_model . RTL 6 -1
	)
)
I 000056 55 2673          1640993316169 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640993316170 2022.01.01 01:28:36)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 722077737325226724737f76602821)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__48(_architecture 0 0 48 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1685 (bcd_tb))
	(_version v147)
	(_time 1640993316201 2022.01.01 01:28:36)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 91c2929e95c7c686959083cbc5)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000044 55 3329          1640993480510 RTL
(_unit VHDL (bcd 0 6 (rtl 0 18 ))
	(_version v147)
	(_time 1640993480511 2022.01.01 01:31:20)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 5a595159080d0a4c5e5e49000f)
	(_entity
		(_time 1640993480508)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataEND ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountEND ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal CountL_END ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 28 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(2)(3)(4(d_3_0))))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_target(11))(_sensitivity(7)))))
			(procCountH(_architecture 2 0 51 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(8)(11)(2)(3)(4(d_7_4))))))
			(line__73(_architecture 3 0 73 (_assignment (_simple)(_target(10))(_sensitivity(7)(8)))))
			(procCountEND(_architecture 4 0 75 (_process (_simple)(_target(9))(_sensitivity(0)(1))(_read(9)(10)(2)(3)(5(d_7_0))))))
			(line__97(_architecture 5 0 97 (_assignment (_simple)(_target(6))(_sensitivity(7)(8)(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33751555 )
		(33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686274 33686274 )
		(33686018 33686018 )
		(33686019 131587 )
	)
	(_model . RTL 6 -1
	)
)
I 000056 55 2979          1640993578369 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640993578370 2022.01.01 01:32:58)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 9ecc9b91c8c9ce8bcccf8ac4cd)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataEND ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 39 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataEND)(DataEND))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~136 0 29 (_architecture (_uni ))))
		(_signal (_internal DataEND ~STD_LOGIC_VECTOR{7~downto~0}~136 0 30 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~136 0 32 (_architecture (_uni ))))
		(_process
			(line__51(_architecture 0 0 51 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 411 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 82 (bcd_tb))
	(_version v147)
	(_time 1640993578398 2022.01.01 01:32:58)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code bdeebee9ecebeaaab9bcafe7e9)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000056 55 2983          1640993712543 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640993712544 2022.01.01 01:35:12)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code c99ac89cc39e99dc9fc698cedb939a)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataEND ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 39 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataEND)(DataEND))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~136 0 29 (_architecture (_uni ))))
		(_signal (_internal DataEND ~STD_LOGIC_VECTOR{7~downto~0}~136 0 30 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~136 0 32 (_architecture (_uni ))))
		(_process
			(line__51(_architecture 0 0 51 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 2276 (bcd_tb))
	(_version v147)
	(_time 1640993712574 2022.01.01 01:35:12)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code e8baefbbe5bebfffece9fab2bc)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000044 55 3307          1640993814116 RTL
(_unit VHDL (bcd 0 6 (rtl 0 18 ))
	(_version v147)
	(_time 1640993814117 2022.01.01 01:36:54)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 8485868a83d3d492808097ded1)
	(_entity
		(_time 1640993480507)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataEND ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~124 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountEND ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal CountL_END ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 28 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(2)(3)(4(d_3_0))))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_target(11))(_sensitivity(7)))))
			(procCountH(_architecture 2 0 51 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(8)(11)(2)(3)(4(d_7_4))))))
			(line__73(_architecture 3 0 73 (_assignment (_simple)(_target(10))(_sensitivity(7)(8)))))
			(procCountEND(_architecture 4 0 75 (_process (_simple)(_target(9))(_sensitivity(0)(1))(_read(9)(10)(2)(3)(5(d_7_0))))))
			(line__97(_architecture 5 0 97 (_assignment (_simple)(_target(6))(_sensitivity(7)(8)(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33751555 )
		(33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686274 33686274 )
		(33686018 33686018 )
	)
	(_model . RTL 6 -1
	)
)
I 000056 55 2983          1640993902695 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640993902696 2022.01.01 01:38:22)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 86d3d58883d1d693d089d6d494dcd5)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataEND ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 39 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataEND)(DataEND))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~136 0 29 (_architecture (_uni ))))
		(_signal (_internal DataEND ~STD_LOGIC_VECTOR{7~downto~0}~136 0 30 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~136 0 32 (_architecture (_uni ))))
		(_process
			(line__51(_architecture 0 0 51 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 2272 (bcd_tb))
	(_version v147)
	(_time 1640993902710 2022.01.01 01:38:22)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 95c1c09a95c3c282919487cfc1)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000044 55 3308          1640994070933 RTL
(_unit VHDL (bcd 0 6 (rtl 0 18 ))
	(_version v147)
	(_time 1640994070934 2022.01.01 01:41:10)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code b0b3e0e4b3e7e0a6b4b4a3eae5)
	(_entity
		(_time 1640994070917)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataEND ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountEND ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal CountL_END ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 28 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(2)(3)(4(d_3_0))))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_target(11))(_sensitivity(7)))))
			(procCountH(_architecture 2 0 51 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(8)(11)(2)(3)(4(d_7_4))))))
			(line__73(_architecture 3 0 73 (_assignment (_simple)(_target(10))(_sensitivity(7)(8)))))
			(procCountEND(_architecture 4 0 75 (_process (_simple)(_target(9))(_sensitivity(0)(1))(_read(9)(10)(2)(3)(5(d_7_0))))))
			(line__97(_architecture 5 0 97 (_assignment (_simple)(_target(6))(_sensitivity(7)(8)(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33751555 )
		(33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686274 33686274 )
		(33686018 33686018 )
	)
	(_model . RTL 6 -1
	)
)
I 000056 55 3115          1640994153645 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640994153646 2022.01.01 01:42:33)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code dfd0888d8a888fca89deddd1cd858c)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataEND ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 39 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataEND)(DataEND))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 29 (_architecture (_uni ))))
		(_signal (_internal DataEND ~STD_LOGIC_VECTOR{7~downto~0}~134 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~136 0 32 (_architecture (_uni ))))
		(_process
			(line__51(_architecture 0 0 51 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1643 (bcd_tb))
	(_version v147)
	(_time 1640994153676 2022.01.01 01:42:33)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code eee0bfbdbeb8b9f9eaeffcb4ba)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000044 55 3308          1640994236309 RTL
(_unit VHDL (bcd 0 6 (rtl 0 18 ))
	(_version v147)
	(_time 1640994236310 2022.01.01 01:43:56)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code bfecbcebeae8efa9bbbbace5ea)
	(_entity
		(_time 1640994070916)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataEND ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountEND ~STD_LOGIC_VECTOR{7~downto~0}~13 0 22 (_architecture (_uni ))))
		(_signal (_internal CountL_END ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 28 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(2)(3)(4(d_3_0))))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_target(11))(_sensitivity(7)))))
			(procCountH(_architecture 2 0 51 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(8)(11)(2)(3)(4(d_7_4))))))
			(line__73(_architecture 3 0 73 (_assignment (_simple)(_target(10))(_sensitivity(7)(8)))))
			(procCountEND(_architecture 4 0 75 (_process (_simple)(_target(9))(_sensitivity(0)(1))(_read(9)(10)(2)(3)(5(d_7_0))))))
			(line__97(_architecture 5 0 97 (_assignment (_simple)(_target(6))(_sensitivity(7)(8)(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33751555 )
		(33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686274 33686274 )
		(33686018 33686018 )
	)
	(_model . RTL 6 -1
	)
)
I 000056 55 3115          1640994378533 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640994378534 2022.01.01 01:46:18)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 4a4c1c48181d1a5f1c4b474c581019)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataEND ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 39 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataEND)(DataEND))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 29 (_architecture (_uni ))))
		(_signal (_internal DataEND ~STD_LOGIC_VECTOR{7~downto~0}~134 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~136 0 32 (_architecture (_uni ))))
		(_process
			(line__51(_architecture 0 0 51 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1683 (bcd_tb))
	(_version v147)
	(_time 1640994378549 2022.01.01 01:46:18)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 595e095a550f0e4e5d584b030d)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000044 55 3141          1640994824229 RTL
(_unit VHDL (bcd 0 6 (rtl 0 17 ))
	(_version v147)
	(_time 1640994824230 2022.01.01 01:53:44)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 41131243431611574546521b14)
	(_entity
		(_time 1640994824227)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountEND ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal CountL_END ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 27 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(6)(2)(3)(4(d_3_0))))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(10))(_sensitivity(6)))))
			(procCountH(_architecture 2 0 50 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(10)(2)(3)(4(d_7_4))))))
			(line__72(_architecture 3 0 72 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
			(procCountEND(_architecture 4 0 74 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(8)(9)(2)(3)(4(d_7_0))))))
			(line__96(_architecture 5 0 96 (_assignment (_simple)(_alias((DataOut)(CountEND)(CountH)(CountL)))(_target(5))(_sensitivity(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33751555 )
		(33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 50463234 )
		(33686018 33686018 )
	)
	(_model . RTL 6 -1
	)
)
I 000056 55 2673          1640994950761 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640994950762 2022.01.01 01:55:50)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 94c19e9b93c3c481c29599c186cec7)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__48(_architecture 0 0 48 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1695 (bcd_tb))
	(_version v147)
	(_time 1640994950793 2022.01.01 01:55:50)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code b3e7bfe7b5e5e4a4b7b2a1e9e7)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000056 55 2673          1640995167367 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640995167368 2022.01.01 01:59:27)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code a6a1a2f1a3f1f6b3f0a7aaf4b4fcf5)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1680 (bcd_tb))
	(_version v147)
	(_time 1640995167400 2022.01.01 01:59:27)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code c5c3c790c59392d2c1c4d79f91)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000044 55 3096          1640995314619 RTL
(_unit VHDL (bcd 0 6 (rtl 0 17 ))
	(_version v147)
	(_time 1640995314620 2022.01.01 02:01:54)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code d8dbdf8ad38f88cedcdfcb828d)
	(_entity
		(_time 1640994824226)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountEND ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal CountL_END ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 27 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(6)(2)(3)(4(d_3_0))))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(10))(_sensitivity(6)))))
			(procCountH(_architecture 2 0 50 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(10)(2)(3)(4(d_7_4))))))
			(line__72(_architecture 3 0 72 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
			(procCountEND(_architecture 4 0 74 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(8)(9)(2)(3)(4(d_7_0))))))
			(line__96(_architecture 5 0 96 (_assignment (_simple)(_target(5))(_sensitivity(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33751555 )
		(33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686018 50463234 )
		(33686018 33686018 )
	)
	(_model . RTL 6 -1
	)
)
I 000044 55 3090          1640995717627 RTL
(_unit VHDL (bcd 0 6 (rtl 0 17 ))
	(_version v147)
	(_time 1640995717628 2022.01.01 02:08:37)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 1f1e4e184a484f091b180c454a)
	(_entity
		(_time 1640995708090)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountEND ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal CountL_END ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 27 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(6)(2)(3)(4(d_3_0))))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(10))(_sensitivity(6)))))
			(procCountH(_architecture 2 0 50 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(10)(2)(3)(4(d_7_4))))))
			(line__72(_architecture 3 0 72 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
			(procCountEND(_architecture 4 0 74 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(8)(9)(2)(3)(4(d_7_0))))))
			(line__96(_architecture 5 0 96 (_assignment (_simple)(_target(5))(_sensitivity(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33751555 )
		(33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33751810 33686274 )
		(33686018 33686018 )
	)
	(_model . RTL 6 -1
	)
)
I 000056 55 2645          1640995818965 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640995818966 2022.01.01 02:10:18)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code fff9faafaaa8afeaa9fef2fbeda5ac)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~134 0 28 (_architecture (_uni ))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1685 (bcd_tb))
	(_version v147)
	(_time 1640995818981 2022.01.01 02:10:18)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 0f0803095c5958180b0e1d555b)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000044 55 3112          1640995938049 RTL
(_unit VHDL (bcd 0 6 (rtl 0 17 ))
	(_version v147)
	(_time 1640995938050 2022.01.01 02:12:18)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 25772e21237275332122367f70)
	(_entity
		(_time 1640995708090)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~122 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountEND ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal CountL_END ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 27 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(6)(2)(3)(4(d_3_0))))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(10))(_sensitivity(6)))))
			(procCountH(_architecture 2 0 50 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(10)(2)(3)(4(d_7_4))))))
			(line__72(_architecture 3 0 72 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
			(procCountEND(_architecture 4 0 74 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(8)(9)(2)(3)(4(d_7_0))))))
			(line__96(_architecture 5 0 96 (_assignment (_simple)(_target(5))(_sensitivity(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33751555 )
		(33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33751810 33686274 )
		(33686018 33686018 )
		(33686018 131586 )
	)
	(_model . RTL 6 -1
	)
)
I 000044 55 3113          1640995958134 RTL
(_unit VHDL (bcd 0 6 (rtl 0 17 ))
	(_version v147)
	(_time 1640995958135 2022.01.01 02:12:38)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 9397969c93c4c385979480c9c6)
	(_entity
		(_time 1640995958132)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountEND ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal CountL_END ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 27 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(6)(2)(3)(4(d_3_0))))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(10))(_sensitivity(6)))))
			(procCountH(_architecture 2 0 50 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(10)(2)(3)(4(d_7_4))))))
			(line__72(_architecture 3 0 72 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
			(procCountEND(_architecture 4 0 74 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(8)(9)(2)(3)(4(d_7_0))))))
			(line__96(_architecture 5 0 96 (_assignment (_simple)(_target(5))(_sensitivity(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33751555 )
		(33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33751810 33686274 )
		(33686018 33686018 )
		(33686018 131586 )
	)
	(_model . RTL 6 -1
	)
)
I 000056 55 2777          1640996048299 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640996048300 2022.01.01 02:14:08)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code cfc1ca9a9a989fda99ce98c9dd959c)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__48(_architecture 0 0 48 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1731 (bcd_tb))
	(_version v147)
	(_time 1640996048332 2022.01.01 02:14:08)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code eee1edbdbeb8b9f9eaeffcb4ba)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000056 55 2777          1640996137909 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640996137910 2022.01.01 02:15:37)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code d98ade8bd38e89cc8fd88c89cb838a)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1714 (bcd_tb))
	(_version v147)
	(_time 1640996137925 2022.01.01 02:15:37)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code e8bae9bbe5bebfffece9fab2bc)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000044 55 3091          1640996146582 RTL
(_unit VHDL (bcd 0 6 (rtl 0 17 ))
	(_version v147)
	(_time 1640996146583 2022.01.01 02:15:46)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code b8bebdecb3efe8aebcbfabe2ed)
	(_entity
		(_time 1640995958131)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountEND ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal CountL_END ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 27 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(6)(2)(3)(4(d_3_0))))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(10))(_sensitivity(6)))))
			(procCountH(_architecture 2 0 50 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(10)(2)(3)(4(d_7_4))))))
			(line__72(_architecture 3 0 72 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
			(procCountEND(_architecture 4 0 74 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(8)(9)(2)(3)(4(d_7_0))))))
			(line__96(_architecture 5 0 96 (_assignment (_simple)(_target(5))(_sensitivity(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33751555 )
		(33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33751810 33686274 )
		(33686018 33686018 )
	)
	(_model . RTL 6 -1
	)
)
I 000056 55 2777          1640996191596 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640996191597 2022.01.01 02:16:31)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code a0f4a5f7a3f7f0b5f6a0a0f0b2faf3)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1874 (bcd_tb))
	(_version v147)
	(_time 1640996191628 2022.01.01 02:16:31)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code affaacf8fcf9f8b8abaebdf5fb)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000044 55 3133          1640996284636 RTL
(_unit VHDL (bcd 0 6 (rtl 0 17 ))
	(_version v147)
	(_time 1640996284637 2022.01.01 02:18:04)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 07030601035057110300145d52)
	(_entity
		(_time 1640995958131)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountEND ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal CountL_END ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 27 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(6)(2)(3)(4(d_3_0))))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(10))(_sensitivity(6)))))
			(procCountH(_architecture 2 0 50 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(10)(2)(3)(4(d_7_4))))))
			(line__72(_architecture 3 0 72 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
			(procCountEND(_architecture 4 0 74 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(8)(9)(2)(3)(4(d_7_0))))))
			(line__96(_architecture 5 0 96 (_assignment (_simple)(_target(5))(_sensitivity(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33751555 )
		(33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33751810 33686274 )
		(33686018 33686018 )
		(33686018 33686018 33686018 33686274 )
	)
	(_model . RTL 6 -1
	)
)
I 000056 55 2777          1640996401763 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640996401764 2022.01.01 02:20:01)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 8cdfdd82dcdbdc99db898d889ed6df)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 4693 (bcd_tb))
	(_version v147)
	(_time 1640996401804 2022.01.01 02:20:01)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code abf9fcfcfcfdfcbcafaab9f1ff)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000044 55 3091          1640996440117 RTL
(_unit VHDL (bcd 0 6 (rtl 0 17 ))
	(_version v147)
	(_time 1640996440122 2022.01.01 02:20:40)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 636d6363633433756764703936)
	(_entity
		(_time 1640995958131)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountEND ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal CountL_END ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 27 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(6)(2)(3)(4(d_3_0))))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(10))(_sensitivity(6)))))
			(procCountH(_architecture 2 0 50 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(10)(2)(3)(4(d_7_4))))))
			(line__72(_architecture 3 0 72 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
			(procCountEND(_architecture 4 0 74 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(8)(9)(2)(3)(4(d_7_0))))))
			(line__96(_architecture 5 0 96 (_assignment (_simple)(_target(5))(_sensitivity(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33751555 )
		(33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33751810 33686274 )
		(33686018 33686018 )
	)
	(_model . RTL 6 -1
	)
)
I 000044 55 3091          1640996462217 RTL
(_unit VHDL (bcd 0 6 (rtl 0 17 ))
	(_version v147)
	(_time 1640996462218 2022.01.01 02:21:02)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code b1e3bbe5b3e6e1a7b5b6a2ebe4)
	(_entity
		(_time 1640995958131)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountEND ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal CountL_END ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 27 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(6)(2)(3)(4(d_3_0))))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(10))(_sensitivity(6)))))
			(procCountH(_architecture 2 0 50 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(10)(2)(3)(4(d_7_4))))))
			(line__72(_architecture 3 0 72 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
			(procCountEND(_architecture 4 0 74 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(8)(9)(2)(3)(4(d_7_0))))))
			(line__96(_architecture 5 0 96 (_assignment (_simple)(_target(5))(_sensitivity(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33751555 )
		(33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33751810 33686018 )
		(33686018 33686018 )
	)
	(_model . RTL 6 -1
	)
)
I 000056 55 2777          1640996556148 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640996556149 2022.01.01 02:22:36)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 9391969c93c4c386c592c59781c9c0)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1717 (bcd_tb))
	(_version v147)
	(_time 1640996556165 2022.01.01 02:22:36)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code a3a0a0f4a5f5f4b4a7a2b1f9f7)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000044 55 3106          1640996644145 RTL
(_unit VHDL (bcd 0 6 (rtl 0 17 ))
	(_version v147)
	(_time 1640996644146 2022.01.01 02:24:04)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 535c0750530403455754400906)
	(_entity
		(_time 1640996644140)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountEND ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal CountL_END ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 27 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(6)(2)(3)(4(d_3_0))))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(10))(_sensitivity(6)))))
			(procCountH(_architecture 2 0 50 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(10)(2)(3)(4(d_7_4))))))
			(line__72(_architecture 3 0 72 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
			(procCountEND(_architecture 4 0 74 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(8)(9)(2)(3)(4(d_7_0))))))
			(line__96(_architecture 5 0 96 (_assignment (_simple)(_target(5))(_sensitivity(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33751555 )
		(33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33751810 33686018 )
		(33686018 33686018 )
		(33686018 )
	)
	(_model . RTL 6 -1
	)
)
I 000056 55 2777          1640996734863 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1640996734864 2022.01.01 02:25:34)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code b2b4b1e6b3e5e2a7e4b3e4b5a0e8e1)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{11~downto~0}~13 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{11~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1716 (bcd_tb))
	(_version v147)
	(_time 1640996734880 2022.01.01 02:25:34)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code c1c6c494c59796d6c5c0d39b95)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000044 55 3106          1641002511496 RTL
(_unit VHDL (bcd 0 6 (rtl 0 17 ))
	(_version v147)
	(_time 1641002511497 2022.01.01 04:01:51)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code b2b6b6e6b3e5e2a4b6b5a1e8e7)
	(_entity
		(_time 1640996644139)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountEND ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal CountL_END ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 27 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(6)(2)(3)(4(d_3_0))))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(10))(_sensitivity(6)))))
			(procCountH(_architecture 2 0 50 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(10)(2)(3)(4(d_7_4))))))
			(line__72(_architecture 3 0 72 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
			(procCountEND(_architecture 4 0 74 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(8)(9)(2)(3)(4(d_7_0))))))
			(line__96(_architecture 5 0 96 (_assignment (_simple)(_target(5))(_sensitivity(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33751555 )
		(33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33751810 33686018 )
		(33686018 33686018 )
		(33686018 )
	)
	(_model . RTL 6 -1
	)
)
I 000056 55 2777          1641002951990 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1641002951991 2022.01.01 04:09:11)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 570503545300074201560150450d04)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{11~downto~0}~13 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{11~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1716 (bcd_tb))
	(_version v147)
	(_time 1641002952022 2022.01.01 04:09:12)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 76252477752021617277642c22)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000044 55 3106          1641003015936 RTL
(_unit VHDL (bcd 0 6 (rtl 0 17 ))
	(_version v147)
	(_time 1641003015937 2022.01.01 04:10:15)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 287a232c237f783e2c2f3b727d)
	(_entity
		(_time 1640996644139)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountEND ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal CountL_END ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 27 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(6)(2)(3)(4(d_3_0))))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(10))(_sensitivity(6)))))
			(procCountH(_architecture 2 0 50 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(10)(2)(3)(4(d_7_4))))))
			(line__72(_architecture 3 0 72 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
			(procCountEND(_architecture 4 0 74 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(8)(9)(2)(3)(4(d_7_0))))))
			(line__96(_architecture 5 0 96 (_assignment (_simple)(_target(5))(_sensitivity(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33751555 )
		(33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33751810 33686018 )
		(33686018 33686018 )
		(33686018 )
	)
	(_model . RTL 6 -1
	)
)
I 000056 55 2777          1641003020197 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1641003020198 2022.01.01 04:10:20)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code d182da83d38681c487d087d6c38b82)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{11~downto~0}~13 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{11~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1716 (bcd_tb))
	(_version v147)
	(_time 1641003020229 2022.01.01 04:10:20)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code e1b3ecb2e5b7b6f6e5e0f3bbb5)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000044 55 3112          1641005350860 RTL
(_unit VHDL (bcd 0 6 (rtl 0 17 ))
	(_version v147)
	(_time 1641005350861 2022.01.01 04:49:10)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code f2f3f9a2f3a5a2e4f6f5e1a8a7)
	(_entity
		(_time 1640996644139)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountEND ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal CountL_END ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 27 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(6)(2)(3)(4(d_3_0))))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(10))(_sensitivity(6)))))
			(procCountH(_architecture 2 0 50 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(10)(2)(3)(4(d_7_4))))))
			(line__72(_architecture 3 0 72 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
			(procCountEND(_architecture 4 0 74 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(8)(9)(2)(3)(4(d_7_0))))))
			(line__96(_architecture 5 0 96 (_assignment (_simple)(_alias((DataOut)(CountEND)(CountH)(CountL)))(_target(5))(_sensitivity(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33751555 )
		(33686018 )
		(33686018 33686018 )
		(33686018 50463234 )
		(33686018 33686018 )
	)
	(_model . RTL 6 -1
	)
)
I 000056 55 2777          1641005546948 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1641005546949 2022.01.01 04:52:26)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code efeeeabcbab8bffab9eeb9ebfdb5bc)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{11~downto~0}~13 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{11~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__50(_architecture 0 0 50 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1717 (bcd_tb))
	(_version v147)
	(_time 1641005546972 2022.01.01 04:52:26)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code fffffcafaca9a8e8fbfeeda5ab)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000044 55 3106          1641008927691 RTL
(_unit VHDL (bcd 0 6 (rtl 0 17 ))
	(_version v147)
	(_time 1641008927692 2022.01.01 05:48:47)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code eee8b8bdb8b9bef8eae9fdb4bb)
	(_entity
		(_time 1640996644139)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountEND ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal CountL_END ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 27 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(6)(2)(3)(4(d_3_0))))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(10))(_sensitivity(6)))))
			(procCountH(_architecture 2 0 50 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(10)(2)(3)(4(d_7_4))))))
			(line__72(_architecture 3 0 72 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
			(procCountEND(_architecture 4 0 74 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(8)(9)(2)(3)(4(d_7_0))))))
			(line__96(_architecture 5 0 96 (_assignment (_simple)(_target(5))(_sensitivity(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33751555 )
		(33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33751810 33686018 )
		(33686018 33686018 )
		(33686018 )
	)
	(_model . RTL 6 -1
	)
)
I 000056 55 2777          1641042655211 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1641042655212 2022.01.01 15:10:55)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 414646434316115417401716531b12)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{11~downto~0}~13 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{11~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__50(_architecture 0 0 50 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1725 (bcd_tb))
	(_version v147)
	(_time 1641042655243 2022.01.01 15:10:55)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 61676061653736766560733b35)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000056 55 2777          1641042705098 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1641042705099 2022.01.01 15:11:45)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 24762e202373743172257273367e77)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{11~downto~0}~13 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{11~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__50(_architecture 0 0 50 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1725 (bcd_tb))
	(_version v147)
	(_time 1641042705162 2022.01.01 15:11:45)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 63306f63653534746762713937)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000044 55 3106          1641042717249 RTL
(_unit VHDL (bcd 0 6 (rtl 0 17 ))
	(_version v147)
	(_time 1641042717250 2022.01.01 15:11:57)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 9197949e93c6c187959682cbc4)
	(_entity
		(_time 1640996644139)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountEND ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal CountL_END ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 27 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(6)(2)(3)(4(d_3_0))))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(10))(_sensitivity(6)))))
			(procCountH(_architecture 2 0 50 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(10)(2)(3)(4(d_7_4))))))
			(line__72(_architecture 3 0 72 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
			(procCountEND(_architecture 4 0 74 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(8)(9)(2)(3)(4(d_7_0))))))
			(line__96(_architecture 5 0 96 (_assignment (_simple)(_target(5))(_sensitivity(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33751555 )
		(33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33751810 33686018 )
		(33686018 33686018 )
		(33686018 )
	)
	(_model . RTL 6 -1
	)
)
I 000056 55 2777          1641042755589 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1641042755590 2022.01.01 15:12:35)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 58570e5b530f084d0e590e0f4a020b)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{11~downto~0}~13 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{11~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__50(_architecture 0 0 50 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1725 (bcd_tb))
	(_version v147)
	(_time 1641042755605 2022.01.01 15:12:35)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 68663868653e3f7f6c697a323c)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000044 55 3106          1641042811061 RTL
(_unit VHDL (bcd 0 6 (rtl 0 17 ))
	(_version v147)
	(_time 1641042811062 2022.01.01 15:13:31)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 05040103035255130102165f50)
	(_entity
		(_time 1640996644139)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountEND ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal CountL_END ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 27 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(6)(2)(3)(4(d_3_0))))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(10))(_sensitivity(6)))))
			(procCountH(_architecture 2 0 50 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(10)(2)(3)(4(d_7_4))))))
			(line__72(_architecture 3 0 72 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
			(procCountEND(_architecture 4 0 74 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(8)(9)(2)(3)(4(d_7_0))))))
			(line__96(_architecture 5 0 96 (_assignment (_simple)(_target(5))(_sensitivity(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33751555 )
		(33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33751810 33686018 )
		(33686018 33686018 )
		(33686018 )
	)
	(_model . RTL 6 -1
	)
)
I 000044 55 3106          1641042813030 RTL
(_unit VHDL (bcd 0 6 (rtl 0 17 ))
	(_version v147)
	(_time 1641042813031 2022.01.01 15:13:33)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code b6b7e0e2b3e1e6a0b2b1a5ece3)
	(_entity
		(_time 1640996644139)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountEND ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal CountL_END ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 27 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(6)(2)(3)(4(d_3_0))))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(10))(_sensitivity(6)))))
			(procCountH(_architecture 2 0 50 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(10)(2)(3)(4(d_7_4))))))
			(line__72(_architecture 3 0 72 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
			(procCountEND(_architecture 4 0 74 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(8)(9)(2)(3)(4(d_7_0))))))
			(line__96(_architecture 5 0 96 (_assignment (_simple)(_target(5))(_sensitivity(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33751555 )
		(33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33751810 33686018 )
		(33686018 33686018 )
		(33686018 )
	)
	(_model . RTL 6 -1
	)
)
I 000056 55 2777          1641042849592 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1641042849593 2022.01.01 15:14:09)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 888ed98683dfd89dde89de879ad2db)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{11~downto~0}~13 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{11~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1724 (bcd_tb))
	(_version v147)
	(_time 1641042849621 2022.01.01 15:14:09)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code a8afffffa5feffbfaca9baf2fc)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000044 55 3106          1641042908370 RTL
(_unit VHDL (bcd 0 6 (rtl 0 17 ))
	(_version v147)
	(_time 1641042908371 2022.01.01 15:15:08)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 26762622237176302221357c73)
	(_entity
		(_time 1640996644139)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountEND ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal CountL_END ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 27 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(6)(2)(3)(4(d_3_0))))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(10))(_sensitivity(6)))))
			(procCountH(_architecture 2 0 50 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(10)(2)(3)(4(d_7_4))))))
			(line__72(_architecture 3 0 72 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
			(procCountEND(_architecture 4 0 74 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(8)(9)(2)(3)(4(d_7_0))))))
			(line__96(_architecture 5 0 96 (_assignment (_simple)(_target(5))(_sensitivity(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33751555 )
		(33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33751810 33686018 )
		(33686018 33686018 )
		(33686018 )
	)
	(_model . RTL 6 -1
	)
)
I 000056 55 2777          1641042986651 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1641042986652 2022.01.01 15:16:26)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code efebeebcbab8bffab9eeb9e0fdb5bc)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{11~downto~0}~13 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{11~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1724 (bcd_tb))
	(_version v147)
	(_time 1641042986688 2022.01.01 15:16:26)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 0e0b0e085e5859190a0f1c545a)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000044 55 3316          1641043364357 RTL
(_unit VHDL (bcd 0 6 (rtl 0 17 ))
	(_version v147)
	(_time 1641043364358 2022.01.01 15:22:44)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 56055355530106405254450c03)
	(_entity
		(_time 1640996644139)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountEND ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal CountL_END ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal CountL_O ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 28 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(6)(2)(3)(4(d_3_0))))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_target(10))(_sensitivity(6)))))
			(procCountH(_architecture 2 0 51 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(10)(2)(3)(4(d_7_4))))))
			(line__73(_architecture 3 0 73 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
			(procCountEND(_architecture 4 0 75 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(8)(9)(2)(3)(4(d_7_0))))))
			(line__97(_architecture 5 0 97 (_assignment (_simple)(_target(11))(_sensitivity(8)))))
			(line__99(_architecture 6 0 99 (_assignment (_simple)(_target(5))(_sensitivity(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33751555 )
		(33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33751810 33686018 )
		(33686018 33686018 )
		(33686275 131587 )
		(33686018 )
	)
	(_model . RTL 7 -1
	)
)
I 000056 55 2777          1641043415052 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1641043415053 2022.01.01 15:23:35)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 65323365633235703364336a773f36)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{11~downto~0}~13 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{11~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1724 (bcd_tb))
	(_version v147)
	(_time 1641043415067 2022.01.01 15:23:35)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 75232574752322627174672f21)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000056 55 2777          1641043524335 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1641043524336 2022.01.01 15:25:24)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 46454c444311165310471040541c15)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{11~downto~0}~13 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{11~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1715 (bcd_tb))
	(_version v147)
	(_time 1641043524352 2022.01.01 15:25:24)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 56545a55550001415257440c02)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000044 55 3318          1641044477341 RTL
(_unit VHDL (bcd 0 6 (rtl 0 17 ))
	(_version v147)
	(_time 1641044477342 2022.01.01 15:41:17)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code eebdeebdb8b9bef8eaedfdb4bb)
	(_entity
		(_time 1640996644139)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountEND ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal CountL_END ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal CountL_O ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 28 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(6)(2)(3)(4(d_3_0))))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_target(10))(_sensitivity(6)))))
			(procCountH(_architecture 2 0 51 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(10)(2)(3)(4(d_7_4))))))
			(line__73(_architecture 3 0 73 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
			(procCountEND(_architecture 4 0 75 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(8)(9)(2)(3)(4(d_7_0))))))
			(line__98(_architecture 5 0 98 (_assignment (_simple)(_target(11))(_sensitivity(8)))))
			(line__100(_architecture 6 0 100 (_assignment (_simple)(_target(5))(_sensitivity(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33751555 )
		(33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686275 131587 )
		(33686018 33686018 )
		(33751810 33686018 )
		(33686018 )
	)
	(_model . RTL 7 -1
	)
)
I 000056 55 2777          1641044520367 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1641044520368 2022.01.01 15:42:00)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 060856000351561350075000145c55)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{11~downto~0}~13 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{11~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1715 (bcd_tb))
	(_version v147)
	(_time 1641044520393 2022.01.01 15:42:00)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 252a7321257372322124377f71)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000056 55 2777          1641044665966 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1641044665967 2022.01.01 15:44:25)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code bfeabeebeae8efaae9beb9eaade5ec)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{11~downto~0}~13 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{11~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1583 (bcd_tb))
	(_version v147)
	(_time 1641044665997 2022.01.01 15:44:25)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code df8bd88d8c8988c8dbdecd858b)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000056 55 2777          1641044720869 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1641044720870 2022.01.01 15:45:20)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 3a35693f686d6a2f6c3b3f6f286069)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{11~downto~0}~13 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{11~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1567 (bcd_tb))
	(_version v147)
	(_time 1641044720885 2022.01.01 15:45:20)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 49471c4b451f1e5e4d485b131d)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000056 55 2777          1641044804009 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1641044804010 2022.01.01 15:46:44)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code feaca9aea8a9aeeba8fffbabeca4ad)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{11~downto~0}~13 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{11~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1567 (bcd_tb))
	(_version v147)
	(_time 1641044804025 2022.01.01 15:46:44)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 0e5d5c085e5859190a0f1c545a)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
I 000044 55 3318          1641054581714 RTL
(_unit VHDL (bcd 0 6 (rtl 0 17 ))
	(_version v147)
	(_time 1641054581719 2022.01.01 18:29:41)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 25222621237275332126367f70)
	(_entity
		(_time 1640996644139)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountEND ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal CountL_END ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_signal (_internal CountL_O ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 28 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(6)(2)(3)(4(d_3_0))))))
			(line__49(_architecture 1 0 49 (_assignment (_simple)(_target(10))(_sensitivity(6)))))
			(procCountH(_architecture 2 0 51 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(10)(2)(3)(4(d_7_4))))))
			(line__73(_architecture 3 0 73 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
			(procCountEND(_architecture 4 0 75 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(8)(9)(2)(3)(4(d_7_0))))))
			(line__98(_architecture 5 0 98 (_assignment (_simple)(_target(11))(_sensitivity(8)))))
			(line__100(_architecture 6 0 100 (_assignment (_simple)(_target(5))(_sensitivity(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33751555 )
		(33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686275 131587 )
		(33686018 33686018 )
		(33751810 33686018 )
		(33686018 )
	)
	(_model . RTL 7 -1
	)
)
I 000044 55 3113          1641055089389 RTL
(_unit VHDL (bcd 0 6 (rtl 0 17 ))
	(_version v147)
	(_time 1641055089390 2022.01.01 18:38:09)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 3d6f3f386a6a6d2b39382e6768)
	(_entity
		(_time 1640996644139)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal CountEND ~STD_LOGIC_VECTOR{7~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal CountL_END ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 27 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(6)(2)(3)(4(d_3_0))))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(10))(_sensitivity(6)))))
			(procCountH(_architecture 2 0 50 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(10)(2)(3)(4(d_7_4))))))
			(line__72(_architecture 3 0 72 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
			(procCountEND(_architecture 4 0 74 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(8)(9)(2)(3)(4(d_7_0))))))
			(line__98(_architecture 5 0 98 (_assignment (_simple)(_target(5))(_sensitivity(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33686018 )
		(33686018 33686018 )
		(33686018 33686018 )
		(33686275 131587 )
		(33686018 33686018 )
		(33751810 33686018 )
		(33686018 )
	)
	(_model . RTL 6 -1
	)
)
V 000044 55 2958          1641055379903 RTL
(_unit VHDL (bcd 0 6 (rtl 0 17 ))
	(_version v147)
	(_time 1641055379904 2022.01.01 18:42:59)
	(_source (\./src/project.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 11144516134641071514024b44)
	(_entity
		(_time 1640996644139)
	)
	(_object
		(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~12 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{11~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal CountL ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19 (_architecture (_uni ))))
		(_signal (_internal CountH ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal CountEND ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21 (_architecture (_uni ))))
		(_signal (_internal CountL_END ~extieee.std_logic_1164.STD_LOGIC 0 22 (_architecture (_uni ))))
		(_signal (_internal CountL_TC ~extieee.std_logic_1164.STD_LOGIC 0 23 (_architecture (_uni ))))
		(_process
			(procCountL(_architecture 0 0 27 (_process (_simple)(_target(6))(_sensitivity(0)(1))(_read(6)(2)(3)(4(d_3_0))))))
			(line__48(_architecture 1 0 48 (_assignment (_simple)(_target(10))(_sensitivity(6)))))
			(procCountH(_architecture 2 0 50 (_process (_simple)(_target(7))(_sensitivity(0)(1))(_read(7)(10)(2)(3)(4(d_7_4))))))
			(line__72(_architecture 3 0 72 (_assignment (_simple)(_target(9))(_sensitivity(6)(7)))))
			(procCountEND(_architecture 4 0 74 (_process (_simple)(_target(8))(_sensitivity(0)(1))(_read(8)(9)(2)(3)(4(d_7_4))))))
			(line__98(_architecture 5 0 98 (_assignment (_simple)(_alias((DataOut)(CountEND)(CountH)(CountL)))(_target(5))(_sensitivity(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 )
		(50463235 )
		(33686018 )
		(33686018 )
		(33686018 )
		(33686018 )
		(33686018 )
		(50463234 )
		(33686018 )
	)
	(_model . RTL 6 -1
	)
)
V 000056 55 2777          1641055411188 TB_ARCHITECTURE
(_unit VHDL (bcd_tb 0 8 (tb_architecture 0 11 ))
	(_version v147)
	(_time 1641055411189 2022.01.01 18:43:31)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 421649404315125714434711501811)
	(_entity
		(_time 1640973186603)
	)
	(_component
		(bcd
			(_object
				(_port (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{11~downto~0}~13 0 20 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 37 (_component bcd )
		(_port
			((Clk)(Clk))
			((Clear)(Clear))
			((Load)(Load))
			((Enable)(Enable))
			((DataIn)(DataIn))
			((DataOut)(DataOut))
		)
		(_use (_entity . bcd)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal Clk ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_signal (_internal Clear ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal Load ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal Enable ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~132 0 28 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{11~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 11)(i 0))))))
		(_signal (_internal DataOut ~STD_LOGIC_VECTOR{11~downto~0}~134 0 30 (_architecture (_uni ))))
		(_process
			(line__50(_architecture 0 0 50 (_process (_wait_for)(_target(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 50463234 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
V 000036 55 413 0 testbench_for_bcd
(_configuration VHDL (testbench_for_bcd 0 1569 (bcd_tb))
	(_version v147)
	(_time 1641055411250 2022.01.01 18:43:31)
	(_source (\./src/TestBench/bcd_TB.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(std_logic_unsigned)))
	(_parameters dbg)
	(_code 81d48c8f85d7d696858093dbd5)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . bcd rtl
			)
		)
	)
)
