
*** Running vivado
    with args -log MIPs.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MIPs.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source MIPs.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 292.895 ; gain = 66.789
Command: synth_design -top MIPs -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12476 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 403.746 ; gain = 98.730
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MIPs' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/MIPs.vhd:34]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (1#1) [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/control_unit.vhd:36]
INFO: [Synth 8-638] synthesizing module 'datapath' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/datapath.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'datapath' (2#1) [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/datapath.vhd:48]
INFO: [Synth 8-638] synthesizing module 'mem' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:40]
WARNING: [Synth 8-614] signal 'rst_n' is read in the process but is not in the sensitivity list [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:46]
WARNING: [Synth 8-614] signal 'read' is read in the process but is not in the sensitivity list [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:46]
WARNING: [Synth 8-614] signal 'write' is read in the process but is not in the sensitivity list [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:46]
WARNING: [Synth 8-614] signal 'memoria' is read in the process but is not in the sensitivity list [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:46]
WARNING: [Synth 8-614] signal 'end_mem' is read in the process but is not in the sensitivity list [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:46]
WARNING: [Synth 8-614] signal 'in_mem' is read in the process but is not in the sensitivity list [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'mem' (3#1) [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'MIPs' (4#1) [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/MIPs.vhd:34]
WARNING: [Synth 8-3331] design mem has unconnected port clk
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 487.648 ; gain = 182.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 487.648 ; gain = 182.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 487.648 ; gain = 182.633
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'control_unit'
INFO: [Synth 8-5544] ROM "mem_write" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "branch" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_sel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ir_enable" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_write" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "old_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/datapath.vhd:200]
WARNING: [Synth 8-6014] Unused sequential element pc_reg was removed.  [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/datapath.vhd:79]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              busca_inst |                        000000010 |                             0000
              decodifica |                        000000100 |                             0001
                salva_pc |                        000001000 |                             0010
                    load |                        000010000 |                             0100
                   store |                        000100000 |                             0011
                    wmem |                        010000000 |                             0110
                     ula |                        001000000 |                             0101
                    wreg |                        100000000 |                             0111
                  iSTATE |                        000000001 |                             1000
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'control_unit'
WARNING: [Synth 8-327] inferring latch for variable 'out_mem_reg' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:308]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[0]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[1]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[2]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[3]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[4]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[5]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[6]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[7]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[8]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[9]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[10]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[11]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[12]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[13]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[14]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[15]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[16]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[17]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[18]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[19]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[20]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[21]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[22]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[23]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[24]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[25]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[26]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[27]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[28]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[29]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[30]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[31]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[32]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[33]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[34]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[35]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[36]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[37]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[38]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[39]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[40]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[41]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[42]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[43]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[44]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[45]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[46]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[47]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[48]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[49]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[50]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[51]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[52]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[53]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[54]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[55]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[56]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[57]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[58]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[59]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[60]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[61]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[62]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[63]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[64]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[65]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[66]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[67]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[68]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[69]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[70]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[71]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[72]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[73]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[74]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[75]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[76]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[77]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[78]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[79]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[80]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[81]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[82]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[83]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[84]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[85]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[86]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[87]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[88]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[89]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[90]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[91]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[92]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[93]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[94]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[95]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[96]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[97]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
WARNING: [Synth 8-327] inferring latch for variable 'memoria_reg[98]' [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/mem.vhd:49]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 667.441 ; gain = 362.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 10    
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 1     
	  21 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 10    
	   4 Input      2 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 383   
	   9 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 128   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module control_unit 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	  21 Input      9 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
Module datapath 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 10    
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	  12 Input      2 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 4     
Module mem 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 128   
	   2 Input      1 Bit        Muxes := 382   
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "O20" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "O2580" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element datapath/pc_reg was removed.  [C:/MIPSOrg/MIPSOrg.srcs/sources_1/new/datapath.vhd:79]
WARNING: [Synth 8-3331] design mem has unconnected port clk
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 962.184 ; gain = 657.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 962.184 ; gain = 657.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (mem/out_mem_reg[15]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/out_mem_reg[14]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/out_mem_reg[13]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/out_mem_reg[12]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/out_mem_reg[11]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/out_mem_reg[10]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/out_mem_reg[9]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/out_mem_reg[8]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/out_mem_reg[7]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/out_mem_reg[6]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/out_mem_reg[5]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/out_mem_reg[4]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/out_mem_reg[3]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/out_mem_reg[2]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/out_mem_reg[1]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/out_mem_reg[0]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[0][7]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[0][6]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[0][5]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[0][4]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[0][3]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[0][2]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[0][1]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[0][0]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[1][7]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[1][6]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[1][5]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[1][4]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[1][3]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[1][2]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[1][1]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[1][0]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[2][7]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[2][6]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[2][5]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[2][4]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[2][3]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[2][2]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[2][1]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[2][0]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[3][7]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[3][6]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[3][5]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[3][4]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[3][3]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[3][2]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[3][1]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[3][0]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[4][7]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[4][6]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[4][5]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[4][4]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[4][3]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[4][2]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[4][1]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[4][0]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[5][7]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[5][6]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[5][5]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[5][4]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[5][3]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[5][2]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[5][1]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[5][0]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[6][7]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[6][6]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[6][5]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[6][4]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[6][3]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[6][2]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[6][1]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[6][0]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[7][7]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[7][6]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[7][5]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[7][4]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[7][3]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[7][2]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[7][1]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[7][0]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[8][7]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[8][6]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[8][5]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[8][4]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[8][3]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[8][2]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[8][1]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[8][0]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[9][7]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[9][6]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[9][5]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[9][4]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[9][3]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[9][2]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[9][1]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[9][0]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[10][7]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[10][6]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[10][5]) is unused and will be removed from module MIPs.
WARNING: [Synth 8-3332] Sequential element (mem/memoria_reg[10][4]) is unused and will be removed from module MIPs.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 962.184 ; gain = 657.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 962.184 ; gain = 657.168
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 962.184 ; gain = 657.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 962.184 ; gain = 657.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 962.184 ; gain = 657.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 962.184 ; gain = 657.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 962.184 ; gain = 657.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     3|
|4     |LUT3 |     2|
|5     |LUT6 |     3|
|6     |FDRE |     8|
|7     |FDSE |     1|
|8     |IBUF |     2|
+------+-----+------+

Report Instance Areas: 
+------+---------------+-------------+------+
|      |Instance       |Module       |Cells |
+------+---------------+-------------+------+
|1     |top            |             |    21|
|2     |  control_unit |control_unit |    18|
+------+---------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 962.184 ; gain = 657.168
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2521 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 962.184 ; gain = 657.168
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 962.184 ; gain = 657.168
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 210 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:01:17 . Memory (MB): peak = 962.184 ; gain = 669.289
INFO: [Common 17-1381] The checkpoint 'C:/MIPSOrg/MIPSOrg.runs/synth_1/MIPs.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MIPs_utilization_synth.rpt -pb MIPs_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.478 . Memory (MB): peak = 962.184 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Nov 12 00:09:56 2018...
