// Seed: 2959716045
module module_0 (
    input tri0 id_0,
    output wor id_1,
    input tri0 id_2,
    input supply1 id_3,
    output wor id_4,
    input supply1 id_5,
    input wand id_6,
    input wor id_7,
    input wire id_8
);
  assign id_1 = 1;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_5 = 32'd56
) (
    input tri id_0,
    output supply0 id_1,
    output tri0 id_2,
    input supply1 id_3,
    input tri1 id_4,
    input supply0 _id_5,
    output tri1 id_6,
    input tri1 id_7,
    input supply1 id_8,
    output uwire id_9,
    input tri1 id_10
    , id_12
);
  wire [id_5 : 1 'b0] id_13;
  module_0 modCall_1 (
      id_10,
      id_2,
      id_8,
      id_4,
      id_6,
      id_4,
      id_4,
      id_7,
      id_4
  );
  logic [1 : 1  |  -1] id_14;
  ;
  for (id_15 = id_7 - id_14; -1'h0; id_15 = |id_14) begin : LABEL_0
    wire id_16;
  end
  wire [1 'b0 : -1] id_17;
  assign id_2 = -1;
endmodule
