# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do ALU_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Meus\ Arquivos/Estudo/Grupo\ FPGA/ULA {C:/Meus Arquivos/Estudo/Grupo FPGA/ULA/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:46 on Aug 18,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Meus Arquivos/Estudo/Grupo FPGA/ULA" C:/Meus Arquivos/Estudo/Grupo FPGA/ULA/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 15:34:46 on Aug 18,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Meus\ Arquivos/Estudo/Grupo\ FPGA/ULA {C:/Meus Arquivos/Estudo/Grupo FPGA/ULA/ALU_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:46 on Aug 18,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Meus Arquivos/Estudo/Grupo FPGA/ULA" C:/Meus Arquivos/Estudo/Grupo FPGA/ULA/ALU_tb.v 
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 15:34:46 on Aug 18,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  ALU_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" ALU_tb 
# Start time: 15:34:46 on Aug 18,2020
# Loading work.ALU_tb
# Loading work.ALU
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 20 ns
# End time: 16:01:31 on Aug 18,2020, Elapsed time: 0:26:45
# Errors: 0, Warnings: 0
