DW_SPI_RXFLR	,	V_21
parent	,	V_152
"fail to start queue (%d)\n"	,	L_30
DW_SPI_DR	,	V_46
"%s\n"	,	L_20
tx_dma	,	V_64
chip_select	,	V_133
spin_lock_init	,	F_54
dma_addr_t	,	V_160
prev	,	V_116
SPI_TMOD_TR	,	V_127
dma_width	,	V_118
msleep	,	F_61
SPI_TMOD_TO	,	V_129
min3	,	F_13
len	,	V_8
"mrst_spi"	,	L_18
dev	,	V_80
START_STATE	,	V_141
dw_spi_remove_host	,	F_74
SPI_INT_RXOI	,	V_87
tx_end	,	V_36
state	,	V_76
spi_message	,	V_48
devm_spi_register_master	,	F_72
cur_msg	,	V_50
unlikely	,	F_38
"CTRL1: \t\t0x%08x\n"	,	L_4
last_transfer	,	V_66
__user	,	T_2
dw_spi_irq	,	F_35
SPI_FRF_OFFSET	,	V_122
EIO	,	V_114
"dw_spi_remove: workqueue will not complete, message memory not freed\n"	,	L_29
"CTRL0: \t\t0x%08x\n"	,	L_3
chip_info	,	V_146
next_transfer	,	F_19
loff_t	,	T_4
rx_dma	,	V_65
rx_end	,	V_40
dma_addr	,	V_159
"problem registering spi master\n"	,	L_28
dw_spi_suspend_host	,	F_75
destroy_workqueue	,	F_63
"DMARDLR: \t0x%08x\n"	,	L_17
paddr	,	V_161
GFP_KERNEL	,	V_12
dw_spi_setup	,	F_49
device	,	V_156
SPI_CPOL	,	V_167
spi_master_get_devdata	,	F_47
EINPROGRESS	,	V_143
trans	,	V_52
max_freq	,	V_112
dws	,	V_6
txint_level	,	V_108
actual_length	,	V_83
ssize_t	,	T_1
IRQ_NONE	,	V_96
DW_SPI_SSIENR	,	V_15
rx	,	V_41
controller_data	,	V_147
early_exit	,	V_115
list_del_init	,	F_44
destroy_queue	,	F_62
spi_umask_intr	,	F_34
DW_SPI_SR	,	V_22
min	,	F_15
DW_SPI_CTRL0	,	V_13
DW_SPI_CTRL1	,	V_14
EBUSY	,	V_153
giveback	,	F_22
num_chipselect	,	V_170
fifo_len	,	V_39
INIT_WORK	,	F_56
DW_SPI_IMR	,	V_23
chip	,	V_105
u8	,	V_45
tx_left	,	V_33
irq	,	V_94
"BAUDR: \t\t0x%08x\n"	,	L_7
dw_spi_transfer	,	F_46
spi_device	,	V_102
MRST_SPI_DEASSERT	,	V_75
buf	,	V_7
txw	,	V_44
spi_master_set_devdata	,	F_71
DW_SPI_DMACR	,	V_25
dma_mapped	,	V_70
"SER: \t\t0x%08x\n"	,	L_6
tx_buf	,	V_119
tmode	,	V_125
tx	,	V_37
rxtx_gap	,	V_35
run	,	V_138
INIT_LIST_HEAD	,	F_53
clk_div	,	V_109
irq_status	,	V_85
max_speed_hz	,	V_150
interrupt_transfer	,	F_32
spi_chip_sel	,	F_41
ret	,	V_9
"TXFLR: \t\t0x%08x\n"	,	L_10
"DMA init failed\n"	,	L_25
tx_threshold	,	V_149
spi_get_ctldata	,	F_45
count	,	V_3
transfer_handler	,	V_97
QUEUE_STOPPED	,	V_139
spin_unlock_irqrestore	,	F_25
DW_SPI_TXFLTR	,	V_18
"SSIENR: \t0x%08x\n"	,	L_5
name	,	V_162
cs_change	,	V_73
rx_max	,	F_14
DW_SPI_TXOICR	,	V_89
DW_SPI_DMATDLR	,	V_26
dw_writer	,	F_16
next	,	V_55
work_struct	,	V_135
rx_threshold	,	V_148
BUG_ON	,	F_66
tasklet_init	,	F_55
"problem initializing queue\n"	,	L_26
SPI_TMOD_RO	,	V_128
speed	,	V_110
SPI_BPW_MASK	,	F_69
dev_err	,	F_29
"problem starting queue\n"	,	L_27
"=================================\n"	,	L_2
debugfs_create_dir	,	F_7
kzalloc	,	F_2
create_singlethread_workqueue	,	F_57
rx_left	,	V_42
dw_spi_xfer_done	,	F_31
enable_dma	,	V_62
init_queue	,	F_52
fifo	,	V_155
simple_read_from_buffer	,	F_4
previous	,	V_101
cs_control	,	V_74
poll_transfer	,	F_36
dma_exit	,	V_176
message	,	V_99
rxw	,	V_47
speed_hz	,	V_113
spi_set_ctldata	,	F_51
list_entry	,	F_20
setup	,	V_172
dw_spi_add_host	,	F_65
err_free_master	,	V_165
dw_writew	,	F_17
RUNNING_STATE	,	V_57
err_diable_hw	,	V_174
ENOMEM	,	V_29
dma_transfer	,	V_134
is_dma_mapped	,	V_59
"TXFTLR: \t0x%08x\n"	,	L_8
prev_chip	,	V_69
list_empty	,	F_43
SPI_REGS_BUFSIZE	,	V_11
bus_num	,	V_163
spi_master_put	,	F_73
int_error_stop	,	F_27
spi_master	,	V_157
context	,	V_78
lock	,	V_68
SPI_CPHA	,	V_168
dma_init	,	V_173
"RXFLR: \t\t0x%08x\n"	,	L_11
dw_spi_resume_host	,	F_76
templen	,	V_132
DW_SPI_ISR	,	V_24
work	,	V_136
bits	,	V_106
"RXFTLR: \t0x%08x\n"	,	L_9
spi_hw_init	,	F_64
IRQ_HANDLED	,	V_92
imask	,	V_107
err_queue_alloc	,	V_175
"MRST SPI0 registers:\n"	,	L_1
SPI_MODE_OFFSET	,	V_124
SSI_MOTO_SPI	,	V_158
tx_room	,	V_34
status	,	V_84
"SR: \t\t0x%08x\n"	,	L_12
"ISR: \t\t0x%08x\n"	,	L_14
debugfs_remove_recursive	,	F_10
private_data	,	V_10
kfree	,	F_5
flags	,	V_67
debugfs_create_file	,	F_8
pump_transfers	,	V_82
list_add_tail	,	F_48
poll_mode	,	V_131
file	,	V_1
mode_bits	,	V_166
transfers	,	V_56
DW_SPI_RXUICR	,	V_91
bits_per_word	,	V_121
chip_data	,	V_104
u16	,	T_6
SPI_INT_TXOI	,	V_86
dw_spi	,	V_5
workqueue	,	V_71
DW_SPI_DMARDLR	,	V_27
spi_enable_chip	,	F_28
ESHUTDOWN	,	V_142
max	,	V_43
mrst_spi_debugfs_init	,	F_6
SPI_INT_RXUI	,	V_88
dw_readl	,	F_3
"DMATDLR: \t0x%08x\n"	,	L_16
mrst_spi_regs_ops	,	V_32
DW_SPI_TXFLR	,	V_20
DONE_STATE	,	V_58
delay_usecs	,	V_117
EINVAL	,	V_151
"dw_spi%d"	,	L_23
stop_queue	,	F_60
dw_readw	,	F_12
udelay	,	F_39
complete	,	V_77
ERROR_STATE	,	V_81
"IMR: \t\t0x%08x\n"	,	L_13
"registers"	,	L_19
queue	,	V_137
dw_spi_chip	,	V_145
DW_SPI_RXFLTR	,	V_19
msg	,	V_49
transfer_list	,	V_54
DW_SPI_RXOICR	,	V_90
debugfs	,	V_28
spi_mask_intr	,	F_33
data	,	V_98
size_t	,	T_3
mode	,	V_123
SPI_TMOD_MASK	,	V_130
num_cs	,	V_171
tx_max	,	F_11
u32	,	T_5
SPI_INT_TXEI	,	V_93
dma_ops	,	V_63
limit	,	V_154
pump_messages	,	V_72
cur_transfer	,	V_53
tasklet_schedule	,	F_30
cr0	,	V_111
spi_show_regs	,	F_1
S_IRUGO	,	V_31
spi_transfer	,	V_51
rx_buf	,	V_120
S_IFREG	,	V_30
spi	,	V_103
transfer	,	V_100
SPI_TMOD_OFFSET	,	V_126
spin_lock_irqsave	,	F_23
"can not get IRQ\n"	,	L_24
devm_kzalloc	,	F_50
DW_SPI_SER	,	V_16
list_last_entry	,	F_26
ppos	,	V_4
cur_chip	,	V_61
mrst_spi_debugfs_remove	,	F_9
dma_inited	,	V_60
busy	,	V_140
IRQF_SHARED	,	V_164
user_buf	,	V_2
DW_SPI_BAUDR	,	V_17
dev_name	,	F_58
start_queue	,	F_59
QUEUE_RUNNING	,	V_144
spi_set_clk	,	F_40
irqreturn_t	,	T_7
dev_warn	,	F_70
"interrupt_transfer: fifo overrun/underrun"	,	L_21
map_dma_buffers	,	F_21
bits_per_word_mask	,	V_169
master	,	V_79
dev_id	,	V_95
queue_work	,	F_24
container_of	,	F_42
dw_reader	,	F_18
"No max speed HZ parameter\n"	,	L_22
"DMACR: \t\t0x%08x\n"	,	L_15
n_bytes	,	V_38
cpu_relax	,	F_37
spi_alloc_master	,	F_67
devm_request_irq	,	F_68
