(S (NP (NP (DT A) (NN technique)) (PP (IN for) (S (VP (VBG evaluating) (NP (JJ noise) (NN figure))))) (ADJP (JJ suitable) (PP (IN for) (NP (NNP BIST) (NN implementation))))) (VP (VBZ is) (VP (VBN described))) (. .))
(S (NP (PRP It)) (VP (VBZ is) (VP (VBN based) (PP (IN on) (NP (NP (DT a) (ADJP (JJ low) (NN cost)) (NN single-bit) (NN digitizer)) (, ,) (SBAR (WHNP (WDT which)) (S (VP (VBZ allows) (NP (NP (DT the) (JJ simultaneous) (NN evaluation)) (PP (IN of) (NP (NP (JJ noise) (NN figure)) (PP (IN in) (NP (NP (JJ several) (NN test) (NNS points)) (PP (IN of) (NP (DT the) (NN analog) (NN circuit))))))))))))))) (. .))
(S (NP (DT The) (NN method)) (VP (VBZ is) (ADVP (RB also)) (ADJP (JJ able) (S (VP (TO to) (VP (VB benefit) (PP (IN from) (NP (NP (NNP SoC) (NNS resources)) (, ,) (PP (IN like) (NP (NP (NN memory)) (CC and) (NP (VBG processing) (NN power))))))))))) (. .))
(S (NP (NP (JJ Theoretical) (NN background)) (CC and) (NP (JJ experimental) (NNS results))) (VP (VBP are) (VP (VBN presented) (SBAR (IN in) (NN order) (S (VP (TO to) (VP (VB demonstrate) (NP (NP (DT the) (NN feasibility)) (PP (IN of) (NP (DT the) (NN approach)))))))))) (. .))
