Running: C:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/Aruna/Documents/ISE/XOR_NN/mac_test_isim_beh.exe -prj C:/Users/Aruna/Documents/ISE/XOR_NN/mac_test_beh.prj work.mac_test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Aruna/Documents/ISE/XOR_NN/mac.v" into library work
WARNING:HDLCompiler:248 - "C:/Users/Aruna/Documents/ISE/XOR_NN/mac.v" Line 50: Block identifier is required on this block
WARNING:HDLCompiler:248 - "C:/Users/Aruna/Documents/ISE/XOR_NN/mac.v" Line 66: Block identifier is required on this block
Analyzing Verilog file "C:/Users/Aruna/Documents/ISE/XOR_NN/mac_test.v" into library work
Analyzing Verilog file "C:/ISE/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module HALF_ADDER
Compiling module FULL_ADDER
Compiling module Wallace8x8
Compiling module cla_adder(WIDTH=17)
Compiling module MAC
Compiling module mac_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 Verilog Units
Built simulation executable C:/Users/Aruna/Documents/ISE/XOR_NN/mac_test_isim_beh.exe
Fuse Memory Usage: 29372 KB
Fuse CPU Usage: 624 ms
