# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../fractale_hls/solution1/impl/vhdl/conv.vhd" \
"../../../../../../fractale_hls/solution1/impl/vhdl/conv_dadd_64ns_64g8j.vhd" \
"../../../../../../fractale_hls/solution1/impl/vhdl/conv_dadddsub_64nfYi.vhd" \
"../../../../../../fractale_hls/solution1/impl/vhdl/conv_dcmp_64ns_64ibs.vhd" \
"../../../../../../fractale_hls/solution1/impl/vhdl/conv_dmul_64ns_64hbi.vhd" \
"../../../../../../fractale_hls/solution1/impl/vhdl/conv_do_conv.vhd" \
"../../../../../../fractale_hls/solution1/impl/vhdl/conv_faddfsub_32nbkb.vhd" \
"../../../../../../fractale_hls/solution1/impl/vhdl/conv_fmul_32ns_32dEe.vhd" \
"../../../../../../fractale_hls/solution1/impl/vhdl/conv_fpext_32ns_6eOg.vhd" \
"../../../../../../fractale_hls/solution1/impl/vhdl/conv_fsub_32ns_32cud.vhd" \
"../../../../../../fractale_hls/solution1/impl/vhdl/convergence.vhd" \
"../../../../../../fractale_hls/solution1/impl/vhdl/dimage.vhd" \
"../../../../../../fractale_hls/solution1/impl/vhdl/dimage_do_image.vhd" \
"../../../../../../fractale_hls/solution1/impl/vhdl/dimage_do_image_cjbC.vhd" \
"../../../../../../fractale_hls/solution1/impl/vhdl/fifo_w8_d1_A.vhd" \
"../../../../fractale.srcs/sources_1/new/test.vhd" \
"../../../../fractale.srcs/sources_1/new/testbench.vhd" \

# Do not sort compile order
nosort
