{
  "board": {
    "design_settings": {
      "defaults": {
        "board_outline_line_width": 0.09999999999999999,
        "copper_line_width": 0.09999999999999999,
        "copper_text_italic": false,
        "copper_text_size_h": 1.5,
        "copper_text_size_v": 1.5,
        "copper_text_thickness": 0.3,
        "copper_text_upright": false,
        "courtyard_line_width": 0.049999999999999996,
        "dimension_precision": 1,
        "dimension_units": 0,
        "fab_line_width": 0.09999999999999999,
        "fab_text_italic": false,
        "fab_text_size_h": 1.0,
        "fab_text_size_v": 1.0,
        "fab_text_thickness": 0.15,
        "fab_text_upright": false,
        "other_line_width": 0.09999999999999999,
        "other_text_italic": false,
        "other_text_size_h": 1.0,
        "other_text_size_v": 1.0,
        "other_text_thickness": 0.15,
        "other_text_upright": false,
        "pads": {
          "drill": 0.9,
          "height": 1.5,
          "width": 1.7
        },
        "silk_line_width": 0.15,
        "silk_text_italic": false,
        "silk_text_size_h": 1.0,
        "silk_text_size_v": 1.0,
        "silk_text_thickness": 0.15,
        "silk_text_upright": false,
        "zones": {
          "45_degree_only": false,
          "min_clearance": 0.09999999999999999
        }
      },
      "diff_pair_dimensions": [
        {
          "gap": 0.25,
          "via_gap": 0.25,
          "width": 0.2
        },
        {
          "gap": 0.161,
          "via_gap": 0.0,
          "width": 0.089
        }
      ],
      "drc_exclusions": [],
      "meta": {
        "version": 0
      },
      "rule_severities": {
        "clearance": "error",
        "copper_edge_clearance": "error",
        "courtyards_overlap": "warning",
        "drill_too_small": "error",
        "duplicate_footprints": "warning",
        "extra_footprint": "warning",
        "hole_near_hole": "error",
        "invalid_outline": "error",
        "item_on_disabled_layer": "error",
        "items_not_allowed": "error",
        "keepout": "error",
        "malformed_courtyard": "error",
        "microvia_drill_too_small": "error",
        "microvia_too_small": "error",
        "missing_courtyard": "ignore",
        "missing_footprint": "warning",
        "npth_inside_courtyard": "ignore",
        "padstack": "error",
        "pth_inside_courtyard": "ignore",
        "track_dangling": "warning",
        "track_width": "error",
        "tracks_crossing": "error",
        "unconnected_items": "error",
        "unresolved_variable": "error",
        "via_annulus": "error",
        "via_dangling": "warning",
        "via_hole_larger_than_pad": "error",
        "via_too_small": "error",
        "zone_has_empty_net": "error",
        "zones_intersect": "error"
      },
      "rules": {
        "allow_blind_buried_vias": true,
        "allow_microvias": true,
        "max_error": 0.005,
        "min_clearance": 0.08889999999999999,
        "min_copper_edge_clearance": 0.01,
        "min_hole_to_hole": 0.25,
        "min_microvia_diameter": 0.19999999999999998,
        "min_microvia_drill": 0.09999999999999999,
        "min_through_hole_diameter": 0.19999999999999998,
        "min_track_width": 0.08889999999999999,
        "min_via_annulus": 0.049999999999999996,
        "min_via_diameter": 0.39999999999999997,
        "solder_mask_clearance": 0.034999999999999996,
        "solder_mask_min_width": 0.0,
        "solder_paste_clearance": -0.034999999999999996,
        "solder_paste_margin_ratio": -0.0
      },
      "track_widths": [
        0.089,
        0.0889,
        0.1,
        0.10033,
        0.1016,
        0.10414,
        0.12,
        0.15,
        0.2,
        0.25,
        0.3,
        0.4
      ],
      "via_dimensions": [
        {
          "diameter": 0.8,
          "drill": 0.4
        },
        {
          "diameter": 0.4,
          "drill": 0.2
        },
        {
          "diameter": 0.45,
          "drill": 0.2
        },
        {
          "diameter": 0.53,
          "drill": 0.25
        }
      ],
      "zones_use_no_outline": true
    }
  },
  "boards": [],
  "cvpcb": {
    "equivalence_files": []
  },
  "erc": {
    "meta": {
      "version": 0
    },
    "pin_map": [
      [
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        1,
        0,
        1,
        2
      ],
      [
        0,
        1,
        0,
        0,
        0,
        1,
        1,
        2,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        1,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        2,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        1,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2
      ]
    ],
    "rule_severities": {
      "bus_definition_conflict": "error",
      "bus_label_syntax": "error",
      "bus_to_bus_conflict": "error",
      "bus_to_net_conflict": "error",
      "different_unit_footprint": "error",
      "different_unit_net": "error",
      "duplicate_sheet_names": "error",
      "global_label_dangling": "error",
      "hier_label_mismatch": "error",
      "label_dangling": "error",
      "multiple_net_names": "error",
      "net_not_bus_member": "error",
      "no_connect_connected": "error",
      "no_connect_dangling": "error",
      "pin_not_connected": "error",
      "pin_not_driven": "error",
      "pin_to_pin": "warning",
      "similar_labels": "error",
      "unresolved_variable": "error"
    }
  },
  "libraries": {
    "pinned_footprint_libs": [],
    "pinned_symbol_libs": []
  },
  "meta": {
    "filename": "ButterStick.kicad_pro",
    "version": 1
  },
  "net_settings": {
    "classes": [],
    "meta": {
      "version": 0
    },
    "net_colors": null
  },
  "pcbnew": {
    "last_paths": {
      "gencad": "",
      "idf": "",
      "netlist": "",
      "specctra_dsn": "ButterStick.dsn",
      "step": "ButterStick.step",
      "vmrl": "ButterStick.wrl"
    },
    "page_layout_descr_file": ""
  },
  "schematic": {
    "drawing": {
      "default_bus_thickness": 12.0,
      "default_junction_size": 40.0,
      "default_line_thickness": 6.0,
      "default_text_size": 50.0,
      "default_wire_thickness": 6.0,
      "field_names": [],
      "pin_symbol_size": 25.0,
      "text_offset_ratio": 0.08
    },
    "legacy_lib_dir": "",
    "legacy_lib_list": [],
    "meta": {
      "version": 0
    },
    "net_format_name": "Pcbnew",
    "page_layout_descr_file": "",
    "plot_directory": "plot/",
    "spice_adjust_passive_values": false,
    "subpart_first_id": 65,
    "subpart_id_separator": 0
  },
  "sheets": [
    [
      "0d75fc91-84fe-44a9-9698-26879802284f",
      ""
    ],
    [
      "7330da6e-779b-47e1-9f19-f2748ab2d0de",
      "USB-PHY"
    ],
    [
      "8f8777ba-89bc-4499-bd4b-cc705875169a",
      "GIGABIT-0"
    ],
    [
      "b1562ce7-230b-4ebc-b1fe-3f1f6b1116a2",
      "sheetIO"
    ],
    [
      "e9da2530-7480-4a54-9270-e231ee404f91",
      "IO-LEDS"
    ],
    [
      "143efee5-76ce-4cba-84a0-fbafa001f7dd",
      "FPGA-MISC"
    ],
    [
      "a7f6503e-b9b1-41c4-ac57-101ceffc7fcf",
      "sheetFPGA"
    ],
    [
      "dc960bdd-c4aa-462f-bd9c-0fa3eceead4a",
      "FPGA-DDR3L"
    ],
    [
      "2f1910da-2fc7-4091-a23a-39e4aea531ec",
      "FPGA-SYZYGY0"
    ],
    [
      "489eb976-0485-4c9b-bfa4-d45e3a2e9193",
      "FPGA-SYZYGY1"
    ],
    [
      "e305807b-8c5d-4944-81e1-dba2062590e6",
      "FPGA-5G"
    ],
    [
      "f9addc60-22bd-459e-944d-bb7e5f89424d",
      "sheetPower"
    ],
    [
      "8c5c97be-ac2a-423b-b313-79cf2d3690d4",
      "Memory-DDR3L"
    ],
    [
      "ab00729b-e68f-45fe-a8b8-66d90dcbc74c",
      "DDR3L1"
    ],
    [
      "3fb004e8-3d03-4814-9e49-7690a14dd4d7",
      "DDR3L"
    ],
    [
      "f499de26-e362-4144-b063-0a3987ad82af",
      "SYZYGY-0-STD"
    ],
    [
      "357bf771-b16c-4f0a-af73-ab292e65f90c",
      "SYZYGY-1-STD"
    ],
    [
      "c4946e89-4f01-488f-97cf-74ab48a51cbc",
      "SYZYGY-2-TXR4"
    ]
  ],
  "text_variables": {}
}
