


                              IC Compiler II (TM)

             Version O-2018.06-SP1 for linux64 - Jul 17, 2018 -SLE

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.

Loading user preference file /home/ICer/.synopsys_icc2_gui/preferences.tcl
##############################################
###########    CTS       #####################
##############################################
open_block ../ndm/cv32e40p_top:cv32e40p_placement
Warning: Technology used to create frame-view and current technology have inconsistency: Min spacings are different for layer 'M1'. (FRAM-054)
Warning: Technology 'saed14rvt_1p9m.tf' used for frame-view creation in library 'saed14rvt', is inconsistent with the current technology 'saed14nm_1p9m_mw.tf' of library "cv32e40p_top'. (NDM-102)
Information: User units loaded from library 'saed14rvt' (LNK-040)
Opening block 'cv32e40p_top:cv32e40p_placement.design' in edit mode
Information: loading PG routing via master rules, patterns, strategies and strategy via rules.
{cv32e40p_top:cv32e40p_placement.design}
copy_block -from_block cv32e40p_top:cv32e40p_placement -to_block cv32e40p_CTS
{cv32e40p_top:cv32e40p_CTS.design}
current_block cv32e40p_CTS
{cv32e40p_top:cv32e40p_CTS.design}
set_dont_use  [get_lib_cells */*DEL_R2V1_2*]
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_DEL_R2V1_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
1
set_dont_use  [get_lib_cells */*DEL_R2V2_2*]
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_DEL_R2V2_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
1
##############
## Track opt
##############
remove_tracks -layer M1
Using libraries: cv32e40p_top saed14rvt
Warning: In library cv32e40p_top, no block views exist for block cv32e40p_top. (LNK-064)
Visiting block cv32e40p_top:cv32e40p_CTS.design
Design 'cv32e40p_top' was successfully linked.
2
remove_tracks -layer M3
2
create_track -layer M1 -coord 0.005 -space 0.074
Warning: Direction is not specified. Using the layer preferred direction. (NDMUI-125)
Warning: Count value is not specified. Covering the bounding box of track, depending on its space value. (NDMUI-136)
{TRACK_0}
create_track -layer M3 -coord 0.005 -space 0.074
Warning: Direction is not specified. Using the layer preferred direction. (NDMUI-125)
Warning: Count value is not specified. Covering the bounding box of track, depending on its space value. (NDMUI-136)
{TRACK_1}
##############
## CONSTRAINTS 
##############
# set_app_options -name time.all_clocks_propagated -value true
## Here, We define more constraints on your design that are related to CTS stage.
remove_ideal_network -all
1
set_dont_touch_network -clear [get_clocks ]
Clearing dont_touch_network on clock 'clk_i'
1
set_dont_touch_network -clear [get_ports  {clk_i rst_ni scan_clk scan_rst}]
Warning: No port objects matched 'scan_clk' (SEL-004)
Warning: No port objects matched 'scan_rst' (SEL-004)
Clearing dont_touch_network on term 'clk_i'
Clearing dont_touch_network on term 'rst_ni'
1
set_driving_cell -lib_cell SAEDRVT14_BUF_4 -pin X [get_ports {clk_i rst_ni scan_clk scan_rst}]
Warning: No port objects matched 'scan_clk' (SEL-004)
Warning: No port objects matched 'scan_rst' (SEL-004)
1
# set_input_transition -rise 0.3 [get_ports {clk_i rst_ni scan_clk scan_rst}]
# set_input_transition -fall 0.2 [get_ports {clk_i rst_ni scan_clk scan_rst}]
set_max_transition -clock_path 0.3 [get_clocks ] ; #--------------------------- from 0.2-> 0.3
1
set_app_options -as_user_default -list {cts.common.max_fanout 25}
cts.common.max_fanout 25
set_clock_tree_options -corners [all_corners ] -target_skew 0.05
1
#### Set Clock Exceptions
set_ignored_layers -max_routing_layer M9 -min_routing_layer M1 -verbose
Information: Update of ignored layers for design cv32e40p_top:cv32e40p_CTS.design succeeded.. (NDMUI-034)
1
remove_clock_tree_options -all -target_latency -target_skew -max_levels
1
set_lib_cell_purpose -exclude cts [get_lib_cells -of [get_cells *]]
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_TIE0_V1_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_TIE0_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ND2_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_TAPDS.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_NR2_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_TIE1_V1_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
1
set_lib_cell_purpose -include cts */*_INV_S_4*
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_INV_S_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
1
set_lib_cell_purpose -include cts */*_INV_S_6*
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_INV_S_6.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
1
set_lib_cell_purpose -include cts */*_INV_S_8*
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_INV_S_8.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
1
# set_lib_cell_purpose -exclude hold [get_lib_cells -of [get_cells *]]
set_lib_cell_purpose -include hold [get_lib_cells */*DEL*]
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_DEL_L4D100_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_DEL_L4D100_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_DELPROGS4_12.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_DELPROGS4_16.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_DELPROGS4_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_DELPROGS4_6.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_DELPROGS4_8.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_DELPROGS4_Y2_24.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_DEL_R2V1_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_DEL_R2V1_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_DEL_R2V2_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_DEL_R2V2_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_DEL_R2V3_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_DEL_R2V3_2.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_DEL_PR2V2_1.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_DELPROGS9_V1_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_DELPROGS9_V2_4.timing' is set in the current block 'cv32e40p_CTS', because the actual library setting may not be overwritten. (ATTR-12)
1
create_routing_rule clknet_NDR -multiplier_spacing 2 -multiplier_width 2
{clknet_NDR}
set_clock_routing_rules -net_type root -rules clknet_NDR -max_routing_layer M9 -min_routing_layer M3
1
set_clock_routing_rules -net_type internal -rules clknet_NDR -max_routing_layer M9 -min_routing_layer M3
1
set_clock_routing_rules -default_rule -max_routing_layer M9 -min_routing_layer M3
1
set_app_options -name cts.common.user_instance_name_prefix -value "CTS_"
cts.common.user_instance_name_prefix CTS_
set_app_options -name opt.common.user_instance_name_prefix -value "CTS_"
opt.common.user_instance_name_prefix CTS_
report_clock_settings
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
************************************************************
Information: Corner slow_Cmin: no PVT mismatches. (PVT-032)
Information: Corner slow_Cmax: no PVT mismatches. (PVT-032)
Information: Corner fast_Cmin: no PVT mismatches. (PVT-032)
Information: Corner fast_Cmax: no PVT mismatches. (PVT-032)
****************************************
 Report : clock settings
 Design : cv32e40p_CTS
 Date   : Sun Jun 29 18:41:13 2025
****************************************


======================================
Configurations 
======================================

##Global
Mode = func
  Corner = fast_Cmax
    Max transition: 0.500
    Max capacitance: 600.000
    Target skew: 0 (default)
    Target latency: Not specified
  Corner = fast_Cmin
    Max transition: 0.500
    Max capacitance: 600.000
    Target skew: 0 (default)
    Target latency: Not specified
  Corner = slow_Cmax
    Max transition: 0.500
    Max capacitance: 600.000
    Target skew: 0 (default)
    Target latency: Not specified
  Corner = slow_Cmin
    Max transition: 0.500
    Max capacitance: 600.000
    Target skew: 0 (default)
    Target latency: Not specified

Mode = scan
  Corner = fast_Cmax
    Max transition: 0.500
    Max capacitance: 600.000
    Target skew: 0 (default)
    Target latency: Not specified
  Corner = fast_Cmin
    Max transition: 0.500
    Max capacitance: 600.000
    Target skew: 0 (default)
    Target latency: Not specified
  Corner = slow_Cmax
    Max transition: 0.500
    Max capacitance: 600.000
    Target skew: 0 (default)
    Target latency: Not specified
  Corner = slow_Cmin
    Max transition: 0.500
    Max capacitance: 600.000
    Target skew: 0 (default)
    Target latency: Not specified

Mode = func
##clk_i
  Corner = fast_Cmax
    Max transition: 0.500
    Max capacitance: 600.000
    Target skew: 0 (default)
    Target latency: Not specified
  Corner = fast_Cmin
    Max transition: 0.500
    Max capacitance: 600.000
    Target skew: 0 (default)
    Target latency: Not specified
  Corner = slow_Cmax
    Max transition: 0.300
    Max capacitance: 600.000
    Target skew: 0 (default)
    Target latency: Not specified
  Corner = slow_Cmin
    Max transition: 0.500
    Max capacitance: 600.000
    Target skew: 0 (default)
    Target latency: Not specified


Mode = scan
##clk_i
  Corner = fast_Cmax
    Max transition: 0.500
    Max capacitance: 600.000
    Target skew: 0 (default)
    Target latency: Not specified
  Corner = fast_Cmin
    Max transition: 0.500
    Max capacitance: 600.000
    Target skew: 0 (default)
    Target latency: Not specified
  Corner = slow_Cmax
    Max transition: 0.500
    Max capacitance: 600.000
    Target skew: 0 (default)
    Target latency: Not specified
  Corner = slow_Cmin
    Max transition: 0.500
    Max capacitance: 600.000
    Target skew: 0 (default)
    Target latency: Not specified


======================================
Routing Rules 
======================================

##Global
Routing rule for sink nets: Not specified
Routing rule for internal nets: clknet_NDR  Min Layer:M3 Max Layer:M9
Routing rule for root nets: clknet_NDR  Min Layer:M3 Max Layer:M9
Routing rule for all nets: Default Min Layer:M3 Max Layer:M9
Net-based routing rules (by set_clock_routing_rule): Not specified
Net-based routing rules (by set_routing_rule): Not specified

Mode = func

##clk_i
Routing rule for sink nets: Not specified
Routing rule for internal nets: Not specified
Routing rule for root nets: Not specified
Routing rule for all nets: Not specified
Net-based routing rules (by set_clock_routing_rule): Not specified
Net-based routing rules (by set_routing_rule): Not specified

Mode = scan

##clk_i
Routing rule for sink nets: Not specified
Routing rule for internal nets: Not specified
Routing rule for root nets: Not specified
Routing rule for all nets: Not specified
Net-based routing rules (by set_clock_routing_rule): Not specified
Net-based routing rules (by set_routing_rule): Not specified


======================================
Buffers and Inverters 
======================================

##Buffers
Name                                   Area      Max Transition       Max Load
------------------------------------------------------------------------------
saed14rvt/SAEDRVT14_BUF_10            0.710                 inf        225.600
saed14rvt/SAEDRVT14_BUF_12            0.844                 inf        271.900
saed14rvt/SAEDRVT14_BUF_16            1.066                 inf        362.800
saed14rvt/SAEDRVT14_BUF_20            1.288                 inf        456.800
saed14rvt/SAEDRVT14_BUF_2             0.311                 inf         45.310
saed14rvt/SAEDRVT14_BUF_3             0.355                 inf         68.200
saed14rvt/SAEDRVT14_BUF_4             0.400                 inf         90.650
saed14rvt/SAEDRVT14_BUF_6             0.488                 inf        135.700
saed14rvt/SAEDRVT14_BUF_8             0.622                 inf        181.200
saed14rvt/SAEDRVT14_BUF_CDC_2         0.311                 inf         45.310
saed14rvt/SAEDRVT14_BUF_CDC_4         0.400                 inf         90.650
saed14rvt/SAEDRVT14_BUF_S_10          0.755                 inf        225.800
saed14rvt/SAEDRVT14_BUF_S_12          0.844                 inf        266.000
saed14rvt/SAEDRVT14_BUF_S_16          1.110                 inf        357.700
saed14rvt/SAEDRVT14_BUF_S_20          1.288                 inf        449.500
saed14rvt/SAEDRVT14_BUF_S_2           0.311                 inf         45.260
saed14rvt/SAEDRVT14_BUF_S_6           0.488                 inf        135.700
saed14rvt/SAEDRVT14_BUF_S_8           0.666                 inf        180.900
saed14rvt/SAEDRVT14_DEL_L4D100_2      0.533                 inf         46.370
saed14rvt/SAEDRVT14_DEL_R2V3_2        0.488                 inf         23.720
saed14rvt/SAEDRVT14_BUF_PECO_12       0.888                 inf         71.120
saed14rvt/SAEDRVT14_BUF_PECO_2        0.488                 inf         35.290
saed14rvt/SAEDRVT14_BUF_PECO_4        0.888                 inf         71.120
saed14rvt/SAEDRVT14_BUF_PECO_8        0.888                 inf         71.120
saed14rvt/SAEDRVT14_BUF_PS_3          0.444                 inf         60.110
saed14rvt/SAEDRVT14_BUF_PS_6          0.710                 inf        117.300
saed14rvt/SAEDRVT14_AOBUF_IW_3        0.533                 inf         17.750
saed14rvt/SAEDRVT14_AOBUF_IW_6        0.533                 inf         17.710

##Inverters
Name                                   Area      Max Transition       Max Load
------------------------------------------------------------------------------
saed14rvt/SAEDRVT14_INV_S_2           0.222                 inf         41.670
saed14rvt/SAEDRVT14_INV_S_3           0.311                 inf         62.580
saed14rvt/SAEDRVT14_INV_S_4           0.311                 inf         83.830
saed14rvt/SAEDRVT14_INV_S_5           0.400                 inf        105.000
saed14rvt/SAEDRVT14_INV_S_6           0.400                 inf        126.300
saed14rvt/SAEDRVT14_INV_S_7           0.488                 inf        147.700
saed14rvt/SAEDRVT14_INV_S_8           0.488                 inf        169.200


======================================
Spacing Rules 
======================================

##By design
No by design spacing rule is specified

##By clock
No by clock spacing rule is specified

##By libcell
No by libcell spacing rule is specified

##By clock and libcell
No by clock and libcell spacing rule is specified
1
## Clock Tree : Synhtesis, Optimization, and Routing
####################################################
## The 3 steps can be done with the combo command clock_opt.
set cts_enable_drc_fixing_on_data true
true
clock_opt
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: The stitching and editing of coupling caps is turned OFF for design 'cv32e40p_top:cv32e40p_CTS.design'. (TIM-125)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: Design Average RC for design cv32e40p_CTS  (NEX-011)
Information: r = 2.180030 ohm/um, via_r = 1.038830 ohm/cut, c = 0.139502 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.590136 ohm/um, via_r = 0.655245 ohm/cut, c = 0.129745 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (2090180 2090000)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2

Running clock synthesis step.

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (2090180 2090000)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2
remove buffers/inverters in clock clk_i:
  no buffer or inverter has been removed
remove buffers/inverters in clock clk_i:
  no buffer or inverter has been removed

No buffer or inverter has been removed.
Remove clock trees finished successfully
synthesize_clock_trees
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   func_fast_Cmax	(Mode: func; Corner: fast_Cmax)
   func_fast_Cmin	(Mode: func; Corner: fast_Cmin)
   func_slow_Cmax	(Mode: func; Corner: slow_Cmax)
   func_slow_Cmin	(Mode: func; Corner: slow_Cmin)
   scan_fast_Cmax	(Mode: scan; Corner: fast_Cmax)
   scan_fast_Cmin	(Mode: scan; Corner: fast_Cmin)
   scan_slow_Cmax	(Mode: scan; Corner: slow_Cmax)
   scan_slow_Cmin	(Mode: scan; Corner: slow_Cmin)
Information: CTS will work on all clocks in active scenarios, including 2 master clocks and 0 generated clocks. (CTS-107)
Information: Clock derating is disabled

CTS related app options set by user:
   cts.common.max_fanout = 25
   cts.common.user_instance_name_prefix = CTS_

Buffer/Inverter reference list for clock tree synthesis:
   saed14rvt/SAEDRVT14_BUF_10
   saed14rvt/SAEDRVT14_BUF_12
   saed14rvt/SAEDRVT14_BUF_16
   saed14rvt/SAEDRVT14_BUF_20
   saed14rvt/SAEDRVT14_BUF_2
   saed14rvt/SAEDRVT14_BUF_3
   saed14rvt/SAEDRVT14_BUF_4
   saed14rvt/SAEDRVT14_BUF_6
   saed14rvt/SAEDRVT14_BUF_8
   saed14rvt/SAEDRVT14_BUF_CDC_2
   saed14rvt/SAEDRVT14_BUF_CDC_4
   saed14rvt/SAEDRVT14_BUF_S_10
   saed14rvt/SAEDRVT14_BUF_S_12
   saed14rvt/SAEDRVT14_BUF_S_16
   saed14rvt/SAEDRVT14_BUF_S_20
   saed14rvt/SAEDRVT14_BUF_S_2
   saed14rvt/SAEDRVT14_BUF_S_6
   saed14rvt/SAEDRVT14_BUF_S_8
   saed14rvt/SAEDRVT14_DEL_L4D100_2
   saed14rvt/SAEDRVT14_DEL_R2V3_2
   saed14rvt/SAEDRVT14_BUF_PECO_12
   saed14rvt/SAEDRVT14_BUF_PECO_2
   saed14rvt/SAEDRVT14_BUF_PECO_4
   saed14rvt/SAEDRVT14_BUF_PECO_8
   saed14rvt/SAEDRVT14_BUF_PS_3
   saed14rvt/SAEDRVT14_BUF_PS_6
   saed14rvt/SAEDRVT14_AOBUF_IW_3
   saed14rvt/SAEDRVT14_AOBUF_IW_6
   saed14rvt/SAEDRVT14_INV_S_2
   saed14rvt/SAEDRVT14_INV_S_3
   saed14rvt/SAEDRVT14_INV_S_4
   saed14rvt/SAEDRVT14_INV_S_5
   saed14rvt/SAEDRVT14_INV_S_6
   saed14rvt/SAEDRVT14_INV_S_7
   saed14rvt/SAEDRVT14_INV_S_8

ICG reference list:
   saed14rvt/SAEDRVT14_CKGTNLT_V5_12
   saed14rvt/SAEDRVT14_CKGTNLT_V5_2
   saed14rvt/SAEDRVT14_CKGTNLT_V5_3
   saed14rvt/SAEDRVT14_CKGTNLT_V5_4
   saed14rvt/SAEDRVT14_CKGTNLT_V5_5
   saed14rvt/SAEDRVT14_CKGTNLT_V5_6
   saed14rvt/SAEDRVT14_CKGTNLT_V5_8
   saed14rvt/SAEDRVT14_CKGTPLT_V5_12
   saed14rvt/SAEDRVT14_CKGTPLT_V5_16
   saed14rvt/SAEDRVT14_CKGTPLT_V5_20
   saed14rvt/SAEDRVT14_CKGTPLT_V5_24
   saed14rvt/SAEDRVT14_CKGTPLT_V5_2
   saed14rvt/SAEDRVT14_CKGTPLT_V5_3
   saed14rvt/SAEDRVT14_CKGTPLT_V5_4
   saed14rvt/SAEDRVT14_CKGTPLT_V5_5
   saed14rvt/SAEDRVT14_CKGTPLT_V5_6
   saed14rvt/SAEDRVT14_CKGTPLT_V5_8
   saed14rvt/SAEDRVT14_CKGTPL_V5_2
   saed14rvt/SAEDRVT14_CKGTPL_V5_4
   saed14rvt/SAEDRVT14_CKINVGTPLT_V7_2
   saed14rvt/SAEDRVT14_CKINVGTPLT_V7_3
   saed14rvt/SAEDRVT14_CKINVGTPLT_V7_4
   saed14rvt/SAEDRVT14_CKINVGTPLT_V7_5
   saed14rvt/SAEDRVT14_CKINVGTPLT_V7_6
   saed14rvt/SAEDRVT14_CKINVGTPLT_V7_8

Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: 'slow_Cmax' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (2090180 2090000)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2
CTS NDR rule list:
   Design Base; Net Type: all;      Rule: default rule; Min Layer: M3; Max Layer: M9
   Design Base; Net Type: internal; Rule: clknet_NDR; Min Layer: M3; Max Layer: M9
   Design Base; Net Type: root;     Rule: clknet_NDR; Min Layer: M3; Max Layer: M9

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 1.69 sec, cpu time is 0 hr : 0 min : 1.49 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 341 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Layer M3: cached 0 shapes out of 0 total shapes.
Cached 6651 vias out of 15672 total vias.
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 2.25 sec, cpu time is 0 hr : 0 min : 2.14 sec. (CTS-104)
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 1
Information: The stitching and editing of coupling caps is turned OFF for design 'cv32e40p_top:cv32e40p_CTS.design'. (TIM-125)
Information: The RC mode used is VR for design 'cv32e40p_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 26850, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
Information: Relocated the clock cell 'core_i/sleep_unit_i/core_clock_gate_i/core_clock_gate' from (128.65, 28.40) to (107.05, 106.40). (CTS-106)
A total of 1 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec. (CTS-104)
Information: The run time for enable resynthesis is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = core_i/sleep_unit_i/core_clock_gate_i/core_clock_gate/Q
 Clocks:
     clk_i (func), clk_i (scan)
 Design rule constraints:
     max transition  = 0.300000
     max capacitance = 600.000000
 Number of load sinks = 2255
 Number of ignore points = 0
Information: The RC mode used is VR for design 'cv32e40p_top'. (NEX-022)
 Added 96 Repeaters. Built 3 Repeater Levels
 Phase delay: core_i/sleep_unit_i/core_clock_gate_i/core_clock_gate/CK : (0.160 0.117) : skew = 0.043
-------------------------------------------------------------
 Gate level 1 clock tree synthesis
 driving pin = clk_i
 Clocks:
     clk_i (func), clk_i (scan)
 Design rule constraints:
     max transition  = 0.300000
     max capacitance = 600.000000
 Number of load sinks = 3
 Number of ignore points = 0
 Number of gates with existing phase delay = 1
    1. Phase delay = (max r/f: 0.159512/__ min r/f: 0.116730/__) : skew = 0.042782 : core_i/sleep_unit_i/core_clock_gate_i/core_clock_gate/CK
 Added 2 Repeaters. Built 1 Repeater Level
 Phase delay: clk_i : (0.156 0.039) : skew = 0.117
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 8.39 sec, cpu time is 0 hr : 0 min : 8.32 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
There are 98 buffers and 0 inverters added (total area 35.08) by Clock Tree Synthesis.
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.074 may be too small: wire/via-down 0.074, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.098, wire/via-up 0.060. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.060, wire/via-up 0.080. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.107, wire/via-up 0.105. (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Transition layer name: M3(2)
Warning: Standard cell pin SAEDRVT14_OA2BB2_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR3B_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/X has no valid via regions. (ZRT-044)
Performing initial clock net global routing ...
Loading parastics information to the router ...
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
parastics information loaded to the router.
Information: The net parasitics of block cv32e40p_top are cleared. (TIM-123)
Total number of global routed clock nets: 100
Information: The run time for clock net global routing is 0 hr : 0 min : 4.16 sec, cpu time is 0 hr : 0 min : 4.10 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'cv32e40p_top:cv32e40p_CTS.design'. (TIM-125)
Information: Design cv32e40p_CTS has 26950 nets, 100 global routed, 0 detail routed. (NEX-024)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: The RC mode used is CTO for design 'cv32e40p_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 26948, routed nets = 100, across physical hierarchy nets = 0, parasitics cached nets = 100, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: clk_i mode: func root: clk_i

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: clk_i, Mode: func, Root: clk_i
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0618; ID = 0.0902; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 35.0760; ClockCellArea = 35.9640; Clock = clk_i; Mode = func; Corner = fast_Cmax; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0590; ID = 0.0857; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 35.0760; ClockCellArea = 35.9640; Clock = clk_i; Mode = func; Corner = fast_Cmin; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.1275; ID = 0.1730; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 35.0760; ClockCellArea = 35.9640; Clock = clk_i; Mode = func; Corner = slow_Cmax; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.1217; ID = 0.1788; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 35.0760; ClockCellArea = 35.9640; Clock = clk_i; Mode = func; Corner = slow_Cmin; ClockRoot = clk_i. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: clk_i, Mode: func, Root: clk_i
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0618; ID = 0.0902; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 35.0760; ClockCellArea = 35.9640; Clock = clk_i; Mode = func; Corner = fast_Cmax; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0590; ID = 0.0857; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 35.0760; ClockCellArea = 35.9640; Clock = clk_i; Mode = func; Corner = fast_Cmin; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.1275; ID = 0.1730; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 35.0760; ClockCellArea = 35.9640; Clock = clk_i; Mode = func; Corner = slow_Cmax; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.1217; ID = 0.1788; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 35.0760; ClockCellArea = 35.9640; Clock = clk_i; Mode = func; Corner = slow_Cmin; ClockRoot = clk_i. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.12 sec, cpu time is 0 hr : 0 min : 0.09 sec.
-------------------------------------------------------------
Fixing clock: clk_i mode: scan root: clk_i

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: clk_i, Mode: scan, Root: clk_i
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0616; ID = 0.0797; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 35.0760; ClockCellArea = 35.9640; Clock = clk_i; Mode = scan; Corner = fast_Cmax; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0589; ID = 0.0756; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 35.0760; ClockCellArea = 35.9640; Clock = clk_i; Mode = scan; Corner = fast_Cmin; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.1280; ID = 0.1657; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 35.0760; ClockCellArea = 35.9640; Clock = clk_i; Mode = scan; Corner = slow_Cmax; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.1218; ID = 0.1567; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 35.0760; ClockCellArea = 35.9640; Clock = clk_i; Mode = scan; Corner = slow_Cmin; ClockRoot = clk_i. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: clk_i, Mode: scan, Root: clk_i
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0616; ID = 0.0797; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 35.0760; ClockCellArea = 35.9640; Clock = clk_i; Mode = scan; Corner = fast_Cmax; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0589; ID = 0.0756; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 35.0760; ClockCellArea = 35.9640; Clock = clk_i; Mode = scan; Corner = fast_Cmin; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.1280; ID = 0.1657; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 35.0760; ClockCellArea = 35.9640; Clock = clk_i; Mode = scan; Corner = slow_Cmax; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.1218; ID = 0.1567; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 35.0760; ClockCellArea = 35.9640; Clock = clk_i; Mode = scan; Corner = slow_Cmin; ClockRoot = clk_i. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.07 sec, cpu time is 0 hr : 0 min : 0.04 sec.
Information: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 0.19 sec, cpu time is 0 hr : 0 min : 0.13 sec. (CTS-104)
************************************************************
* CTS STEP: Skew Latency Optimization and Area Recovery
************************************************************
-------------------------------------------------------------
Optimizing clock tree
clock: clk_i mode: func root: clk_i
Clock QoR Before Optimization:
Clock: clk_i, Mode: func, Root: clk_i
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0618; ID = 0.0902; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 35.0760; ClockCellArea = 35.9640; Clock = clk_i; Mode = func; Corner = fast_Cmax; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0590; ID = 0.0857; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 35.0760; ClockCellArea = 35.9640; Clock = clk_i; Mode = func; Corner = fast_Cmin; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.1275; ID = 0.1730; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 35.0760; ClockCellArea = 35.9640; Clock = clk_i; Mode = func; Corner = slow_Cmax; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.1217; ID = 0.1788; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 35.0760; ClockCellArea = 35.9640; Clock = clk_i; Mode = func; Corner = slow_Cmin; ClockRoot = clk_i. (CTS-037)

Begin Network Flow Based Optimization:
Information: Design Average RC for design cv32e40p_CTS  (NEX-011)
Information: r = 2.180030 ohm/um, via_r = 1.038830 ohm/cut, c = 0.140659 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.590136 ohm/um, via_r = 0.655245 ohm/cut, c = 0.130756 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Default network flow optimizer made 79 successful improvements out of 103 iterations
Resized 25, relocated 2, deleted 0, inserted 3, sizeUp Relocated 0 cells
The elapsed time for network flow optimization is 0 hr : 0 min : 21.00 sec, cpu time is 0 hr : 0 min : 20.94 sec.
Ran incremental ZGR 154 time(s) for 275 net(s) and restored ZGR 76 time(s) for 156 net(s)
Clock Qor After Network Flow Optimization:
Clock: clk_i, Mode: func, Root: clk_i
Information: CTS QoR Post Optimization: GlobalSkew = 0.0110; ID = 0.0811; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 42.6684; ClockCellArea = 43.5564; Clock = clk_i; Mode = func; Corner = fast_Cmax; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Optimization: GlobalSkew = 0.0096; ID = 0.0774; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 42.6684; ClockCellArea = 43.5564; Clock = clk_i; Mode = func; Corner = fast_Cmin; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Optimization: GlobalSkew = 0.0162; ID = 0.1529; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 42.6684; ClockCellArea = 43.5564; Clock = clk_i; Mode = func; Corner = slow_Cmax; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Optimization: GlobalSkew = 0.0142; ID = 0.1626; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 42.6684; ClockCellArea = 43.5564; Clock = clk_i; Mode = func; Corner = slow_Cmin; ClockRoot = clk_i. (CTS-037)

Begin Layer Optimization:

Beginning layer optimization ...
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
All clocks: total net count: 102
All clocks: total committed/restored net count: 101/1
All clocks: total count of nets with two layers: 0 (skipped)
All clocks: total count of nets with unchanged layers: 0

Ending layer optimization ...

The elapsed time for layer optimization is 0 hr : 0 min : 1.61 sec, cpu time is 0 hr : 0 min : 1.59 sec.
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 1 time(s) for 1 net(s)
Clock Qor After Layer Optimization:
Clock: clk_i, Mode: func, Root: clk_i
Information: CTS QoR Post Optimization: GlobalSkew = 0.0109; ID = 0.0809; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 42.6684; ClockCellArea = 43.5564; Clock = clk_i; Mode = func; Corner = fast_Cmax; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Optimization: GlobalSkew = 0.0098; ID = 0.0776; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 42.6684; ClockCellArea = 43.5564; Clock = clk_i; Mode = func; Corner = fast_Cmin; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Optimization: GlobalSkew = 0.0149; ID = 0.1519; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 42.6684; ClockCellArea = 43.5564; Clock = clk_i; Mode = func; Corner = slow_Cmax; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Optimization: GlobalSkew = 0.0137; ID = 0.1624; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 42.6684; ClockCellArea = 43.5564; Clock = clk_i; Mode = func; Corner = slow_Cmin; ClockRoot = clk_i. (CTS-037)

Begin Area Recovery Buffer Removal:
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
AR: deleted 0 cell(s)
Ran incremental ZGR 99 time(s) for 99 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Area Recovery Removal:
Clock: clk_i, Mode: func, Root: clk_i
Information: CTS QoR Post Area Recovery: GlobalSkew = 0.0109; ID = 0.0809; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 42.6684; ClockCellArea = 43.5564; Clock = clk_i; Mode = func; Corner = fast_Cmax; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Area Recovery: GlobalSkew = 0.0098; ID = 0.0776; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 42.6684; ClockCellArea = 43.5564; Clock = clk_i; Mode = func; Corner = fast_Cmin; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Area Recovery: GlobalSkew = 0.0149; ID = 0.1519; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 42.6684; ClockCellArea = 43.5564; Clock = clk_i; Mode = func; Corner = slow_Cmax; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Area Recovery: GlobalSkew = 0.0137; ID = 0.1624; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 42.6684; ClockCellArea = 43.5564; Clock = clk_i; Mode = func; Corner = slow_Cmin; ClockRoot = clk_i. (CTS-037)

Begin Area Recovery Resizing:
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
AR: resized 5 out of 102 cell(s)
Ran incremental ZGR 1 time(s) for 6 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Area Recovery Resizing:
Clock: clk_i, Mode: func, Root: clk_i
Information: CTS QoR Post Area Recovery: GlobalSkew = 0.0109; ID = 0.0809; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 40.3152; ClockCellArea = 41.2032; Clock = clk_i; Mode = func; Corner = fast_Cmax; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Area Recovery: GlobalSkew = 0.0098; ID = 0.0776; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 40.3152; ClockCellArea = 41.2032; Clock = clk_i; Mode = func; Corner = fast_Cmin; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Area Recovery: GlobalSkew = 0.0149; ID = 0.1519; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 40.3152; ClockCellArea = 41.2032; Clock = clk_i; Mode = func; Corner = slow_Cmax; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Area Recovery: GlobalSkew = 0.0137; ID = 0.1624; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 40.3152; ClockCellArea = 41.2032; Clock = clk_i; Mode = func; Corner = slow_Cmin; ClockRoot = clk_i. (CTS-037)
The elapsed time for area recovery is 0 hr : 0 min : 12.25 sec, cpu time is 0 hr : 0 min : 12.16 sec.
The elapsed time for optimization of clock tree is 0 hr : 0 min : 35.08 sec, cpu time is 0 hr : 0 min : 34.88 sec.
Information: The run time for skew latency optimization is 0 hr : 0 min : 35.10 sec, cpu time is 0 hr : 0 min : 34.91 sec. (CTS-104)
************************************************************
* CTS STEP: Post-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: clk_i mode: func root: clk_i
Resized 0 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: clk_i, Mode: func, Root: clk_i
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0109; ID = 0.0809; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 40.3152; ClockCellArea = 41.2032; Clock = clk_i; Mode = func; Corner = fast_Cmax; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0098; ID = 0.0776; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 40.3152; ClockCellArea = 41.2032; Clock = clk_i; Mode = func; Corner = fast_Cmin; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0149; ID = 0.1519; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 40.3152; ClockCellArea = 41.2032; Clock = clk_i; Mode = func; Corner = slow_Cmax; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0137; ID = 0.1624; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 40.3152; ClockCellArea = 41.2032; Clock = clk_i; Mode = func; Corner = slow_Cmin; ClockRoot = clk_i. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.30 sec, cpu time is 0 hr : 0 min : 0.28 sec.
-------------------------------------------------------------
Fixing clock: clk_i mode: scan root: clk_i
Resized 0 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: clk_i, Mode: scan, Root: clk_i
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0107; ID = 0.0692; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 40.3152; ClockCellArea = 41.2032; Clock = clk_i; Mode = scan; Corner = fast_Cmax; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0096; ID = 0.0662; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 40.3152; ClockCellArea = 41.2032; Clock = clk_i; Mode = scan; Corner = fast_Cmin; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0149; ID = 0.1435; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 40.3152; ClockCellArea = 41.2032; Clock = clk_i; Mode = scan; Corner = slow_Cmax; ClockRoot = clk_i. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0138; ID = 0.1374; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufArea = 40.3152; ClockCellArea = 41.2032; Clock = clk_i; Mode = scan; Corner = slow_Cmin; ClockRoot = clk_i. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.05 sec, cpu time is 0 hr : 0 min : 0.03 sec.
Information: The run time for post-optimization DRC fixing is 0 hr : 0 min : 0.35 sec, cpu time is 0 hr : 0 min : 0.31 sec. (CTS-104)
All together, ran incremental ZGR 254 time(s) for 380 net(s) and restoring ZGR invoked 77 time(s) for 157 net(s)
There are 3 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Mark clock trees...
Marking clock synthesized attributes

nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 496 total shapes.
Layer M2: cached 0 shapes out of 921 total shapes.
Layer M3: cached 0 shapes out of 2042 total shapes.
Cached 6651 vias out of 21549 total vias.

Legalizing Top Level Design cv32e40p_top ... 
Warning: Library cell saed14rvt:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 106 ref cells (25 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     41619.7        27038        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
	To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
	To use it, set limit_legality_checks to true.
Optimizing attract points
    Done attract points (0 sec)
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (2 sec)
Legalization complete (3 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  27038
number of references:               106
number of site rows:                340
number of locations attempted:   458225
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       22241 (290651 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.039 um ( 0.07 row height)
rms weighted cell displacement:   0.039 um ( 0.07 row height)
max cell displacement:            1.554 um ( 2.59 row height)
avg cell displacement:            0.002 um ( 0.00 row height)
avg weighted cell displacement:   0.002 um ( 0.00 row height)
number of cells moved:              122
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: core_i/ex_stage_i/U49 (SAEDRVT14_AOI222_2)
  Input location: (101.496,123.2)
  Legal location: (103.05,123.2)
  Displacement:   1.554 um ( 2.59 row height)
Cell: core_i/ex_stage_i/U23 (SAEDRVT14_AOI222_2)
  Input location: (100.09,122.6)
  Legal location: (101.422,123.2)
  Displacement:   1.461 um ( 2.43 row height)
Cell: core_i/ex_stage_i/mult_i/mult_299/FS_1/U104 (SAEDRVT14_EO2_2)
  Input location: (27.496,36.2)
  Legal location: (28.532,36.2)
  Displacement:   1.036 um ( 1.73 row height)
Cell: core_i/id_stage_i/U1120 (SAEDRVT14_AO22_2)
  Input location: (177.642,86.6)
  Legal location: (178.382,86)
  Displacement:   0.953 um ( 1.59 row height)
Cell: core_i/if_stage_i/aligner_i/add_63/U15 (SAEDRVT14_AN2_MM_2)
  Input location: (190.148,88.4)
  Legal location: (190.888,87.8)
  Displacement:   0.953 um ( 1.59 row height)
Cell: core_i/id_stage_i/U1342 (SAEDRVT14_AO22_2)
  Input location: (131.54,89.6)
  Legal location: (130.874,89)
  Displacement:   0.896 um ( 1.49 row height)
Cell: core_i/id_stage_i/register_file_i/U1475 (SAEDRVT14_AOI222_2)
  Input location: (31.344,80)
  Legal location: (30.456,80)
  Displacement:   0.888 um ( 1.48 row height)
Cell: core_i/id_stage_i/register_file_i/U2390 (SAEDRVT14_AO22_2)
  Input location: (53.322,110)
  Legal location: (54.21,110)
  Displacement:   0.888 um ( 1.48 row height)
Cell: core_i/cs_registers_i/U1803 (SAEDRVT14_OA21_MM_2)
  Input location: (168.91,84.2)
  Legal location: (168.096,84.2)
  Displacement:   0.814 um ( 1.36 row height)
Cell: core_i/id_stage_i/register_file_i/U4031 (SAEDRVT14_AO22_2)
  Input location: (90.1,78.2)
  Legal location: (90.914,78.2)
  Displacement:   0.814 um ( 1.36 row height)

 Successfully legalize placement.
Information: The run time for postlude is 0 hr : 0 min : 5.51 sec, cpu time is 0 hr : 0 min : 5.29 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 103 flat clock tree nets.
There are 102 non-sink instances (total area 41.20) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 101 buffers and 0 inverters (total area 40.32).
97 buffers/inverters were inserted below 1 leaf level Gates.
 Compilation of clock trees finished successfully
 Run time for cts 00:00:58.28u 00:00:00.93s 00:01:00.29e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
1

No clock balance group was found, so skip the balance
Information: The stitching and editing of coupling caps is turned OFF for design 'cv32e40p_top:cv32e40p_CTS.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (2090180 2090000)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Current block utilization is '0.38300', effective utilization is '0.50090'. (OPT-055)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 26951, routed nets = 103, across physical hierarchy nets = 0, parasitics cached nets = 1260, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func_slow_Cmax  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario scan_slow_Cmax  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:21     0.000     0.000 17245.627     0.000     1.983       452      3931         0     0.000       834 



Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
route.global.global_route_topology_style 1
route_group -all_clock_nets -reuse_existing_global_route true
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.074 may be too small: wire/via-down 0.074, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.098, wire/via-up 0.060. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.060, wire/via-up 0.080. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.107, wire/via-up 0.105. (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Transition layer name: M3(2)
Warning: Standard cell pin SAEDRVT14_OA2BB2_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR3B_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  118  Alloctr  119  Proc 1900 
GR will route in ATREE-style.
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   

Printing options for 'route.global.*'
global.deterministic                                    :	 off                 
global.global_route_topology_style                      :	 1                   
global.placement_timing_driven_mode                     :	 false               
global.timing_driven                                    :	 false               

Begin global routing.
Loading parastics information to the router ...
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,214.02,214.00)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.03, min space = 0.03 pitch = 0.07
layer M2, dir Hor, min width = 0.03, min space = 0.03 pitch = 0.06
layer M3, dir Ver, min width = 0.03, min space = 0.03 pitch = 0.07
layer M4, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.07
layer M5, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M6, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M7, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M8, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M9, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer MRDL, dir Hor, min width = 2.00, min space = 2.00 pitch = 0.60
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used  121  Alloctr  122  Proc 1900 
Net statistics:
Total number of nets     = 26968
Number of nets to route  = 103
Number of single or zero port nets = 15
Number of nets with min-layer-mode soft = 103
Number of nets with min-layer-mode soft-cost-medium = 103
105 nets are fully connected,
 of which 2 are detail routed and 103 are global routed.
11 nets have non-default rule clknet_NDR
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    9  Alloctr    9  Proc    0 
[End of Build All Nets] Total (MB): Used  130  Alloctr  131  Proc 1900 
Average gCell capacity  0.72	 on layer (1)	 M1
Average gCell capacity  9.29	 on layer (2)	 M2
Average gCell capacity  7.95	 on layer (3)	 M3
Average gCell capacity  7.93	 on layer (4)	 M4
Average gCell capacity  4.93	 on layer (5)	 M5
Average gCell capacity  4.85	 on layer (6)	 M6
Average gCell capacity  4.94	 on layer (7)	 M7
Average gCell capacity  3.23	 on layer (8)	 M8
Average gCell capacity  3.30	 on layer (9)	 M9
Average gCell capacity  1.00	 on layer (10)	 MRDL
Average number of tracks per gCell 8.13	 on layer (1)	 M1
Average number of tracks per gCell 10.02	 on layer (2)	 M2
Average number of tracks per gCell 8.13	 on layer (3)	 M3
Average number of tracks per gCell 8.13	 on layer (4)	 M4
Average number of tracks per gCell 5.01	 on layer (5)	 M5
Average number of tracks per gCell 5.01	 on layer (6)	 M6
Average number of tracks per gCell 5.01	 on layer (7)	 M7
Average number of tracks per gCell 5.01	 on layer (8)	 M8
Average number of tracks per gCell 5.01	 on layer (9)	 M9
Average number of tracks per gCell 1.00	 on layer (10)	 MRDL
Number of gCells = 1267360
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used   13  Alloctr   13  Proc    0 
[End of Build Congestion map] Total (MB): Used  143  Alloctr  145  Proc 1900 
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   25  Alloctr   25  Proc    0 
[End of Build Data] Total (MB): Used  143  Alloctr  145  Proc 1900 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  143  Alloctr  145  Proc 1900 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  143  Alloctr  145  Proc 1900 
Initial. Routing result:
Initial. Both Dirs: Overflow =    29 Max = 8 GRCs =    41 (0.02%)
Initial. H routing: Overflow =    27 Max = 8 (GRCs =  1) GRCs =    36 (0.03%)
Initial. V routing: Overflow =     2 Max = 1 (GRCs =  5) GRCs =     5 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     1 Max = 1 (GRCs =  4) GRCs =     4 (0.00%)
Initial. M4         Overflow =    21 Max = 8 (GRCs =  1) GRCs =    27 (0.02%)
Initial. M5         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M6         Overflow =     6 Max = 1 (GRCs =  9) GRCs =     9 (0.01%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 10012.49
Initial. Layer M1 wire length = 19.60
Initial. Layer M2 wire length = 166.32
Initial. Layer M3 wire length = 3838.79
Initial. Layer M4 wire length = 3940.24
Initial. Layer M5 wire length = 1220.47
Initial. Layer M6 wire length = 792.11
Initial. Layer M7 wire length = 27.16
Initial. Layer M8 wire length = 7.80
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 5877
Initial. Via VIA12SQ_C count = 182
Initial. Via VIA23SQ_C count = 2536
Initial. Via VIA34SQ_C count = 2581
Initial. Via VIA45SQ count = 416
Initial. Via VIA56SQ count = 152
Initial. Via VIA67SQ_C count = 8
Initial. Via VIA78SQ_C count = 2
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  143  Alloctr  145  Proc 1900 
phase1. Routing result:
phase1. Both Dirs: Overflow =     9 Max = 1 GRCs =    15 (0.01%)
phase1. H routing: Overflow =     9 Max = 1 (GRCs = 15) GRCs =    15 (0.01%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     3 Max = 1 (GRCs =  6) GRCs =     6 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     6 Max = 1 (GRCs =  9) GRCs =     9 (0.01%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 10005.84
phase1. Layer M1 wire length = 18.26
phase1. Layer M2 wire length = 166.32
phase1. Layer M3 wire length = 3836.33
phase1. Layer M4 wire length = 3938.16
phase1. Layer M5 wire length = 1220.28
phase1. Layer M6 wire length = 791.51
phase1. Layer M7 wire length = 27.16
phase1. Layer M8 wire length = 7.80
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 5870
phase1. Via VIA12SQ_C count = 182
phase1. Via VIA23SQ_C count = 2536
phase1. Via VIA34SQ_C count = 2572
phase1. Via VIA45SQ count = 417
phase1. Via VIA56SQ count = 153
phase1. Via VIA67SQ_C count = 8
phase1. Via VIA78SQ_C count = 2
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  143  Alloctr  145  Proc 1900 
phase2. Routing result:
phase2. Both Dirs: Overflow =     8 Max = 1 GRCs =    12 (0.00%)
phase2. H routing: Overflow =     8 Max = 1 (GRCs = 12) GRCs =    12 (0.01%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     1 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     6 Max = 1 (GRCs =  9) GRCs =     9 (0.01%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 10009.53
phase2. Layer M1 wire length = 18.26
phase2. Layer M2 wire length = 166.32
phase2. Layer M3 wire length = 3839.93
phase2. Layer M4 wire length = 3946.06
phase2. Layer M5 wire length = 1221.48
phase2. Layer M6 wire length = 782.51
phase2. Layer M7 wire length = 27.16
phase2. Layer M8 wire length = 7.80
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 5870
phase2. Via VIA12SQ_C count = 182
phase2. Via VIA23SQ_C count = 2536
phase2. Via VIA34SQ_C count = 2572
phase2. Via VIA45SQ count = 417
phase2. Via VIA56SQ count = 153
phase2. Via VIA67SQ_C count = 8
phase2. Via VIA78SQ_C count = 2
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  143  Alloctr  145  Proc 1900 
phase3. Routing result:
phase3. Both Dirs: Overflow =     6 Max = 1 GRCs =     9 (0.00%)
phase3. H routing: Overflow =     6 Max = 1 (GRCs =  9) GRCs =     9 (0.01%)
phase3. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     1 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     4 Max = 1 (GRCs =  6) GRCs =     6 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 10010.61
phase3. Layer M1 wire length = 18.26
phase3. Layer M2 wire length = 166.32
phase3. Layer M3 wire length = 3841.13
phase3. Layer M4 wire length = 3968.26
phase3. Layer M5 wire length = 1221.36
phase3. Layer M6 wire length = 760.31
phase3. Layer M7 wire length = 27.16
phase3. Layer M8 wire length = 7.80
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 5870
phase3. Via VIA12SQ_C count = 182
phase3. Via VIA23SQ_C count = 2536
phase3. Via VIA34SQ_C count = 2576
phase3. Via VIA45SQ count = 415
phase3. Via VIA56SQ count = 151
phase3. Via VIA67SQ_C count = 8
phase3. Via VIA78SQ_C count = 2
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:02 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used   25  Alloctr   25  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  143  Alloctr  145  Proc 1900 

Information: Global Routing terminated early: false (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   =  0.59 %
Peak    vertical track utilization   = 60.87 %
Average horizontal track utilization =  0.55 %
Peak    horizontal track utilization = 68.97 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -12  Alloctr  -12  Proc    0 
[GR: Done] Total (MB): Used  133  Alloctr  135  Proc 1900 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:02 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[GR: Done] Stage (MB): Used   15  Alloctr   15  Proc    0 
[GR: Done] Total (MB): Used  133  Alloctr  135  Proc 1900 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used  118  Alloctr  119  Proc 1900 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   

Printing options for 'route.track.*'
track.timing_driven                                     :	 false               

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Track Assign: Read routes] Total (MB): Used  120  Alloctr  121  Proc 1900 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 1821 of 8946


[Track Assign: Iteration 0] Elapsed real time: 0:00:01 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 0] Stage (MB): Used    7  Alloctr    7  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  121  Alloctr  122  Proc 1900 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:02 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Iteration 1] Stage (MB): Used    7  Alloctr    7  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  121  Alloctr  122  Proc 1900 

Number of wires with overlap after iteration 1 = 1847 of 7015


Wire length and via report:
---------------------------
Number of M1 wires: 0 		  : 0
Number of M2 wires: 220 		 VIA12SQ_C: 182
Number of M3 wires: 3835 		 VIA23SQ_C: 2617
Number of M4 wires: 2380 		 VIA34SQ_C: 3091
Number of M5 wires: 468 		 VIA45SQ: 683
Number of M6 wires: 105 		 VIA56SQ: 159
Number of M7 wires: 6 		 VIA67SQ_C: 12
Number of M8 wires: 1 		 VIA78SQ_C: 2
Number of M9 wires: 0 		 VIA89_C: 0
Number of MRDL wires: 0 		 VIA9RDL: 0
Total number of wires: 7015 		 vias: 6746

Total M1 wire length: 0.0
Total M2 wire length: 42.9
Total M3 wire length: 3907.1
Total M4 wire length: 3928.7
Total M5 wire length: 1252.2
Total M6 wire length: 759.6
Total M7 wire length: 27.4
Total M8 wire length: 7.9
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 9925.9

Longest M1 wire length: 0.0
Longest M2 wire length: 1.0
Longest M3 wire length: 90.6
Longest M4 wire length: 47.4
Longest M5 wire length: 50.3
Longest M6 wire length: 62.4
Longest M7 wire length: 13.3
Longest M8 wire length: 7.9
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:02 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Done] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Done] Total (MB): Used  116  Alloctr  118  Proc 1900 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :	 true                
detail.timing_driven                                    :	 false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   10  Alloctr   10  Proc    0 
[Dr init] Total (MB): Used  127  Alloctr  128  Proc 1900 
Total number of nets = 26968, of which 0 are not extracted
Total number of open nets = 26848, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)

Switch to reduced partition bloat for speedup (DRC report is not accurate)
Start DR iteration 0: uniform partition
Routed	29/1296 Partitions, Violations =	0
Routed	30/1296 Partitions, Violations =	0
Routed	36/1296 Partitions, Violations =	0
Routed	37/1296 Partitions, Violations =	1
Routed	38/1296 Partitions, Violations =	1
Routed	39/1296 Partitions, Violations =	1
Routed	40/1296 Partitions, Violations =	1
Routed	42/1296 Partitions, Violations =	2
Routed	48/1296 Partitions, Violations =	3
Routed	54/1296 Partitions, Violations =	0
Routed	60/1296 Partitions, Violations =	1
Routed	66/1296 Partitions, Violations =	1
Routed	72/1296 Partitions, Violations =	3
Routed	78/1296 Partitions, Violations =	3
Routed	84/1296 Partitions, Violations =	2
Routed	90/1296 Partitions, Violations =	3
Routed	96/1296 Partitions, Violations =	8
Routed	102/1296 Partitions, Violations =	7
Routed	108/1296 Partitions, Violations =	9
Routed	114/1296 Partitions, Violations =	5
Routed	120/1296 Partitions, Violations =	6
Routed	126/1296 Partitions, Violations =	4
Routed	132/1296 Partitions, Violations =	4
Routed	138/1296 Partitions, Violations =	4
Routed	144/1296 Partitions, Violations =	4
Routed	150/1296 Partitions, Violations =	5
Routed	156/1296 Partitions, Violations =	8
Routed	162/1296 Partitions, Violations =	8
Routed	168/1296 Partitions, Violations =	10
Routed	174/1296 Partitions, Violations =	7
Routed	180/1296 Partitions, Violations =	7
Routed	186/1296 Partitions, Violations =	7
Routed	192/1296 Partitions, Violations =	7
Routed	198/1296 Partitions, Violations =	12
Routed	204/1296 Partitions, Violations =	12
Routed	211/1296 Partitions, Violations =	12
Routed	216/1296 Partitions, Violations =	7
Routed	222/1296 Partitions, Violations =	8
Routed	228/1296 Partitions, Violations =	9
Routed	234/1296 Partitions, Violations =	9
Routed	240/1296 Partitions, Violations =	14
Routed	246/1296 Partitions, Violations =	18
Routed	254/1296 Partitions, Violations =	17
Routed	258/1296 Partitions, Violations =	18
Routed	264/1296 Partitions, Violations =	14
Routed	270/1296 Partitions, Violations =	12
Routed	277/1296 Partitions, Violations =	14
Routed	282/1296 Partitions, Violations =	13
Routed	288/1296 Partitions, Violations =	13
Routed	294/1296 Partitions, Violations =	10
Routed	301/1296 Partitions, Violations =	10
Routed	306/1296 Partitions, Violations =	10
Routed	312/1296 Partitions, Violations =	10
Routed	318/1296 Partitions, Violations =	9
Routed	326/1296 Partitions, Violations =	9
Routed	330/1296 Partitions, Violations =	10
Routed	336/1296 Partitions, Violations =	11
Routed	342/1296 Partitions, Violations =	11
Routed	352/1296 Partitions, Violations =	11
Routed	354/1296 Partitions, Violations =	11
Routed	360/1296 Partitions, Violations =	9
Routed	366/1296 Partitions, Violations =	11
Routed	372/1296 Partitions, Violations =	12
Routed	379/1296 Partitions, Violations =	12
Routed	384/1296 Partitions, Violations =	12
Routed	390/1296 Partitions, Violations =	13
Routed	396/1296 Partitions, Violations =	10
Routed	402/1296 Partitions, Violations =	10
Routed	408/1296 Partitions, Violations =	10
Routed	414/1296 Partitions, Violations =	10
Routed	420/1296 Partitions, Violations =	13
Routed	426/1296 Partitions, Violations =	14
Routed	436/1296 Partitions, Violations =	14
Routed	438/1296 Partitions, Violations =	14
Routed	444/1296 Partitions, Violations =	18
Routed	450/1296 Partitions, Violations =	14
Routed	456/1296 Partitions, Violations =	14
Routed	466/1296 Partitions, Violations =	14
Routed	468/1296 Partitions, Violations =	14
Routed	474/1296 Partitions, Violations =	10
Routed	480/1296 Partitions, Violations =	10
Routed	486/1296 Partitions, Violations =	9
Routed	497/1296 Partitions, Violations =	11
Routed	498/1296 Partitions, Violations =	11
Routed	504/1296 Partitions, Violations =	15
Routed	510/1296 Partitions, Violations =	16
Routed	516/1296 Partitions, Violations =	18
Routed	522/1296 Partitions, Violations =	17
Routed	529/1296 Partitions, Violations =	16
Routed	534/1296 Partitions, Violations =	16
Routed	540/1296 Partitions, Violations =	24
Routed	546/1296 Partitions, Violations =	23
Routed	552/1296 Partitions, Violations =	22
Routed	562/1296 Partitions, Violations =	23
Routed	564/1296 Partitions, Violations =	25
Routed	570/1296 Partitions, Violations =	15
Routed	576/1296 Partitions, Violations =	22
Routed	582/1296 Partitions, Violations =	22
Routed	588/1296 Partitions, Violations =	21
Routed	596/1296 Partitions, Violations =	21
Routed	600/1296 Partitions, Violations =	19
Routed	606/1296 Partitions, Violations =	20
Routed	612/1296 Partitions, Violations =	16
Routed	618/1296 Partitions, Violations =	16
Routed	624/1296 Partitions, Violations =	17
Routed	631/1296 Partitions, Violations =	17
Routed	636/1296 Partitions, Violations =	35
Routed	642/1296 Partitions, Violations =	36
Routed	648/1296 Partitions, Violations =	39
Routed	654/1296 Partitions, Violations =	39
Routed	660/1296 Partitions, Violations =	38
Routed	667/1296 Partitions, Violations =	38
Routed	672/1296 Partitions, Violations =	22
Routed	678/1296 Partitions, Violations =	19
Routed	684/1296 Partitions, Violations =	18
Routed	690/1296 Partitions, Violations =	18
Routed	696/1296 Partitions, Violations =	19
Routed	702/1296 Partitions, Violations =	19
Routed	708/1296 Partitions, Violations =	19
Routed	714/1296 Partitions, Violations =	20
Routed	720/1296 Partitions, Violations =	20
Routed	726/1296 Partitions, Violations =	20
Routed	736/1296 Partitions, Violations =	19
Routed	738/1296 Partitions, Violations =	19
Routed	744/1296 Partitions, Violations =	19
Routed	750/1296 Partitions, Violations =	18
Routed	756/1296 Partitions, Violations =	18
Routed	762/1296 Partitions, Violations =	18
Routed	769/1296 Partitions, Violations =	19
Routed	774/1296 Partitions, Violations =	21
Routed	780/1296 Partitions, Violations =	19
Routed	786/1296 Partitions, Violations =	19
Routed	793/1296 Partitions, Violations =	19
Routed	798/1296 Partitions, Violations =	18
Routed	804/1296 Partitions, Violations =	17
Routed	810/1296 Partitions, Violations =	17
Routed	816/1296 Partitions, Violations =	17
Routed	822/1296 Partitions, Violations =	17
Routed	828/1296 Partitions, Violations =	17
Routed	834/1296 Partitions, Violations =	20
Routed	840/1296 Partitions, Violations =	22
Routed	846/1296 Partitions, Violations =	28
Routed	852/1296 Partitions, Violations =	29
Routed	858/1296 Partitions, Violations =	41
Routed	864/1296 Partitions, Violations =	39
Routed	870/1296 Partitions, Violations =	41
Routed	876/1296 Partitions, Violations =	37
Routed	882/1296 Partitions, Violations =	36
Routed	888/1296 Partitions, Violations =	24
Routed	894/1296 Partitions, Violations =	25
Routed	900/1296 Partitions, Violations =	29
Routed	906/1296 Partitions, Violations =	29
Routed	912/1296 Partitions, Violations =	29
Routed	918/1296 Partitions, Violations =	29
Routed	924/1296 Partitions, Violations =	29
Routed	930/1296 Partitions, Violations =	29
Routed	938/1296 Partitions, Violations =	31
Routed	942/1296 Partitions, Violations =	31
Routed	948/1296 Partitions, Violations =	32
Routed	954/1296 Partitions, Violations =	26
Routed	960/1296 Partitions, Violations =	27
Routed	966/1296 Partitions, Violations =	28
Routed	972/1296 Partitions, Violations =	30
Routed	978/1296 Partitions, Violations =	32
Routed	984/1296 Partitions, Violations =	33
Routed	991/1296 Partitions, Violations =	32
Routed	996/1296 Partitions, Violations =	30
Routed	1002/1296 Partitions, Violations =	31
Routed	1008/1296 Partitions, Violations =	28
Routed	1016/1296 Partitions, Violations =	28
Routed	1020/1296 Partitions, Violations =	29
Routed	1026/1296 Partitions, Violations =	27
Routed	1032/1296 Partitions, Violations =	26
Routed	1040/1296 Partitions, Violations =	26
Routed	1044/1296 Partitions, Violations =	25
Routed	1050/1296 Partitions, Violations =	25
Routed	1056/1296 Partitions, Violations =	26
Routed	1063/1296 Partitions, Violations =	26
Routed	1068/1296 Partitions, Violations =	26
Routed	1074/1296 Partitions, Violations =	26
Routed	1085/1296 Partitions, Violations =	25
Routed	1086/1296 Partitions, Violations =	25
Routed	1092/1296 Partitions, Violations =	25
Routed	1098/1296 Partitions, Violations =	25
Routed	1106/1296 Partitions, Violations =	25
Routed	1110/1296 Partitions, Violations =	26
Routed	1118/1296 Partitions, Violations =	26
Routed	1126/1296 Partitions, Violations =	26
Routed	1128/1296 Partitions, Violations =	25
Routed	1144/1296 Partitions, Violations =	25
Routed	1145/1296 Partitions, Violations =	25
Routed	1146/1296 Partitions, Violations =	25
Routed	1161/1296 Partitions, Violations =	25
Routed	1162/1296 Partitions, Violations =	25
Routed	1164/1296 Partitions, Violations =	25
Routed	1177/1296 Partitions, Violations =	25
Routed	1178/1296 Partitions, Violations =	25
Routed	1182/1296 Partitions, Violations =	25
Routed	1192/1296 Partitions, Violations =	25
Routed	1195/1296 Partitions, Violations =	25
Routed	1209/1296 Partitions, Violations =	25
Routed	1210/1296 Partitions, Violations =	25
Routed	1212/1296 Partitions, Violations =	25
Routed	1222/1296 Partitions, Violations =	25
Routed	1224/1296 Partitions, Violations =	25
Routed	1234/1296 Partitions, Violations =	25
Routed	1236/1296 Partitions, Violations =	25
Routed	1244/1296 Partitions, Violations =	25
Routed	1248/1296 Partitions, Violations =	25
Routed	1254/1296 Partitions, Violations =	25
Routed	1261/1296 Partitions, Violations =	25
Routed	1266/1296 Partitions, Violations =	26
Routed	1272/1296 Partitions, Violations =	27
Routed	1278/1296 Partitions, Violations =	25
Routed	1284/1296 Partitions, Violations =	25
Routed	1290/1296 Partitions, Violations =	25
Routed	1296/1296 Partitions, Violations =	25

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	25
	Less than minimum area : 16
	Less than NDR width : 2
	Same net via-cut spacing : 2
	Internal-only types : 5

[Iter 0] Elapsed real time: 0:00:10 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[Iter 0] Stage (MB): Used   19  Alloctr   19  Proc    0 
[Iter 0] Total (MB): Used  136  Alloctr  137  Proc 1900 

End DR iteration 0 with 1296 parts

Start DR iteration 1: non-uniform partition
Routed	1/19 Partitions, Violations =	25
Routed	2/19 Partitions, Violations =	22
Routed	3/19 Partitions, Violations =	20
Routed	4/19 Partitions, Violations =	19
Routed	5/19 Partitions, Violations =	17
Routed	6/19 Partitions, Violations =	16
Routed	7/19 Partitions, Violations =	15
Routed	8/19 Partitions, Violations =	15
Routed	9/19 Partitions, Violations =	14
Routed	10/19 Partitions, Violations =	13
Routed	11/19 Partitions, Violations =	12
Routed	12/19 Partitions, Violations =	12
Routed	13/19 Partitions, Violations =	12
Routed	14/19 Partitions, Violations =	12
Routed	15/19 Partitions, Violations =	11
Routed	16/19 Partitions, Violations =	10
Routed	17/19 Partitions, Violations =	9
Routed	18/19 Partitions, Violations =	8
Routed	19/19 Partitions, Violations =	8

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	8
	Less than minimum area : 6
	Same net via-cut spacing : 2

[Iter 1] Elapsed real time: 0:00:11 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[Iter 1] Stage (MB): Used   19  Alloctr   19  Proc    0 
[Iter 1] Total (MB): Used  136  Alloctr  137  Proc 1900 

End DR iteration 1 with 19 parts

Start DR iteration 2: non-uniform partition
Routed	1/7 Partitions, Violations =	8
Routed	2/7 Partitions, Violations =	7
Routed	3/7 Partitions, Violations =	7
Routed	4/7 Partitions, Violations =	6
Routed	5/7 Partitions, Violations =	5
Routed	6/7 Partitions, Violations =	4
Routed	7/7 Partitions, Violations =	3

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	3
	Less than minimum area : 1
	Same net via-cut spacing : 2

[Iter 2] Elapsed real time: 0:00:11 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:11
[Iter 2] Stage (MB): Used   19  Alloctr   19  Proc    0 
[Iter 2] Total (MB): Used  136  Alloctr  137  Proc 1900 

End DR iteration 2 with 7 parts

Start DR iteration 3: non-uniform partition
Routed	1/2 Partitions, Violations =	3
Routed	2/2 Partitions, Violations =	2

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	2
	Same net via-cut spacing : 2

[Iter 3] Elapsed real time: 0:00:11 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:11
[Iter 3] Stage (MB): Used   19  Alloctr   19  Proc    0 
[Iter 3] Total (MB): Used  136  Alloctr  137  Proc 1900 

End DR iteration 3 with 2 parts

Start DR iteration 4: non-uniform partition
Routed	1/1 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 4] Elapsed real time: 0:00:11 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:11
[Iter 4] Stage (MB): Used   19  Alloctr   19  Proc    0 
[Iter 4] Total (MB): Used  136  Alloctr  137  Proc 1900 

End DR iteration 4 with 1 parts


Switch back to normal partition bloat and recalculate DRC:

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked	2/81 Partitions, Violations =	0
Checked	3/81 Partitions, Violations =	0
Checked	6/81 Partitions, Violations =	0
Checked	9/81 Partitions, Violations =	0
Checked	12/81 Partitions, Violations =	0
Checked	15/81 Partitions, Violations =	0
Checked	18/81 Partitions, Violations =	0
Checked	21/81 Partitions, Violations =	0
Checked	24/81 Partitions, Violations =	0
Checked	27/81 Partitions, Violations =	0
Checked	30/81 Partitions, Violations =	0
Checked	33/81 Partitions, Violations =	0
Checked	36/81 Partitions, Violations =	0
Checked	39/81 Partitions, Violations =	0
Checked	42/81 Partitions, Violations =	0
Checked	45/81 Partitions, Violations =	0
Checked	48/81 Partitions, Violations =	0
Checked	51/81 Partitions, Violations =	0
Checked	54/81 Partitions, Violations =	0
Checked	57/81 Partitions, Violations =	0
Checked	60/81 Partitions, Violations =	0
Checked	63/81 Partitions, Violations =	0
Checked	66/81 Partitions, Violations =	0
Checked	69/81 Partitions, Violations =	0
Checked	72/81 Partitions, Violations =	0
Checked	75/81 Partitions, Violations =	0
Checked	80/81 Partitions, Violations =	0
Checked	81/81 Partitions, Violations =	0
[DRC CHECK] Elapsed real time: 0:00:13 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[DRC CHECK] Stage (MB): Used   19  Alloctr   19  Proc    0 
[DRC CHECK] Total (MB): Used  136  Alloctr  137  Proc 1900 
Finish DR since reached 0 DRC

Information: Detail Routing terminated early because DRCs were not converging: false (ZRT-312)
[DR] Elapsed real time: 0:00:13 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[DR] Stage (MB): Used    1  Alloctr    1  Proc    0 
[DR] Total (MB): Used  118  Alloctr  119  Proc 1900 
[DR: Done] Elapsed real time: 0:00:13 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[DR: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[DR: Done] Total (MB): Used  118  Alloctr  119  Proc 1900 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    11332 micron
Total Number of Contacts =             6351
Total Number of Wires =                7377
Total Number of PtConns =              1393
Total Number of Routed Wires =       7377
Total Routed Wire Length =           10176 micron
Total Number of Routed Contacts =       6351
	Layer               M1 :          0 micron
	Layer               M2 :         46 micron
	Layer               M3 :       5332 micron
	Layer               M4 :       3889 micron
	Layer               M5 :       1234 micron
	Layer               M6 :        797 micron
	Layer               M7 :         27 micron
	Layer               M8 :          8 micron
	Layer               M9 :          0 micron
	Layer             MRDL :          0 micron
	Via       VIA78SQ(rot) :          2
	Via          VIA67SQ_C :          6
	Via     VIA67SQ_C(rot) :          2
	Via     VIA56SQ_C(rot) :         32
	Via            VIA56SQ :        141
	Via            VIA45SQ :        549
	Via     VIA34SQ_C(rot) :       2914
	Via        VIA34BAR2_C :          1
	Via       VIA34SQ(rot) :          7
	Via          VIA23SQ_C :       2513
	Via        VIA2_33SQ_C :          2
	Via     VIA12SQ_C(rot) :         97
	Via          VIA12LG_C :          2
	Via   VIA1_32SQ_C(rot) :         83

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 6351 vias)
 
    Layer VIA1       =  0.00% (0      / 182     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (182     vias)
    Layer VIA2       =  0.00% (0      / 2515    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2515    vias)
    Layer VIA3       =  0.00% (0      / 2922    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2922    vias)
    Layer VIA4       =  0.00% (0      / 549     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (549     vias)
    Layer VIA5       =  0.00% (0      / 173     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (173     vias)
    Layer VIA6       =  0.00% (0      / 8       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8       vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 
  Total double via conversion rate    =  0.00% (0 / 6351 vias)
 
    Layer VIA1       =  0.00% (0      / 182     vias)
    Layer VIA2       =  0.00% (0      / 2515    vias)
    Layer VIA3       =  0.00% (0      / 2922    vias)
    Layer VIA4       =  0.00% (0      / 549     vias)
    Layer VIA5       =  0.00% (0      / 173     vias)
    Layer VIA6       =  0.00% (0      / 8       vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 6351 vias)
 
    Layer VIA1       =  0.00% (0      / 182     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (182     vias)
    Layer VIA2       =  0.00% (0      / 2515    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2515    vias)
    Layer VIA3       =  0.00% (0      / 2922    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2922    vias)
    Layer VIA4       =  0.00% (0      / 549     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (549     vias)
    Layer VIA5       =  0.00% (0      / 173     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (173     vias)
    Layer VIA6       =  0.00% (0      / 8       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8       vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 

Total number of nets = 26968
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Design 'cv32e40p_CTS' has missing meta data file '__private_meta_data_:DRC_report_by_check_pg_drc', for attached data file 'DRC_report_by_check_pg_drc'
Design 'cv32e40p_CTS' has missing meta data file '__private_meta_data_:__cv32e40p_placement_check_legality.err', for attached data file '__cv32e40p_placement_check_legality.err'
Design 'cv32e40p_CTS' has missing meta data file '__private_meta_data_:cv32e40p_floorplan_dppinassgn.err', for attached data file 'cv32e40p_floorplan_dppinassgn.err'
Design 'cv32e40p_CTS' has missing meta data file '__private_meta_data_:cv32e40p_powerplan_floatingPG.err', for attached data file 'cv32e40p_powerplan_floatingPG.err'
Design 'cv32e40p_CTS' has missing meta data file '__private_meta_data_:cv32e40p_powerplan_missingVia.err', for attached data file 'cv32e40p_powerplan_missingVia.err'
Information: The net parasitics of block cv32e40p_top are cleared. (TIM-123)
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
route.global.global_route_topology_style 0
Information: The stitching and editing of coupling caps is turned OFF for design 'cv32e40p_top:cv32e40p_CTS.design'. (TIM-125)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Information: Design cv32e40p_CTS has 26953 nets, 0 global routed, 103 detail routed. (NEX-024)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: The stitching and editing of coupling caps is turned OFF for design 'cv32e40p_top:cv32e40p_CTS.design'. (TIM-125)
Information: The RC mode used is CTO for design 'cv32e40p_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 26951, routed nets = 103, across physical hierarchy nets = 0, parasitics cached nets = 103, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:func             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clk_i        Yes     0.0788  0.0788  0.0795  0.0795   fast_Cmax
clk_i        Yes     0.0756  0.0756  0.0762  0.0762   fast_Cmin
clk_i        Yes     0.1486  0.1486  0.1489  0.1489   slow_Cmax
clk_i        Yes     0.1587  0.1587  0.1591  0.1591   slow_Cmin

Mode:scan             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clk_i        Yes     0.0675  0.0675  0.0678  0.0678   fast_Cmax
clk_i        Yes     0.0646  0.0646  0.0649  0.0649   fast_Cmin
clk_i        Yes     0.1404  0.1404  0.1407  0.1407   slow_Cmax
clk_i        Yes     0.1342  0.1342  0.1345  0.1345   slow_Cmin


Information: The net parasitics of block cv32e40p_top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'cv32e40p_top:cv32e40p_CTS.design'. (TIM-125)
Information: Design cv32e40p_CTS has 26953 nets, 0 global routed, 103 detail routed. (NEX-024)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: The RC mode used is CTO for design 'cv32e40p_top'. (NEX-022)
Information: Design Average RC for design cv32e40p_CTS  (NEX-011)
Information: r = 2.180030 ohm/um, via_r = 1.038830 ohm/cut, c = 0.140659 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.590136 ohm/um, via_r = 0.655245 ohm/cut, c = 0.130756 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 26951, routed nets = 103, across physical hierarchy nets = 0, parasitics cached nets = 26951, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
npo-clock-opt command begin                   CPU:   117 s (  0.03 hr )  ELAPSE:   124 s (  0.03 hr )  MEM-PEAK:   834 MB
Information: Removed 0 routing shapes from 35920 signal nets

npo-clock-opt timing update complete          CPU:   117 s (  0.03 hr )  ELAPSE:   124 s (  0.03 hr )  MEM-PEAK:   834 MB
INFO: Propagating Switching Activities
INFO: Switching Activity propagation took     0.00157 sec

npo-clock-opt initial QoR
_________________________
Scenario Mapping Table
1: func_fast_Cmax
2: func_fast_Cmin
3: func_slow_Cmax
4: func_slow_Cmin
5: scan_fast_Cmax
6: scan_fast_Cmin
7: scan_slow_Cmax
8: scan_slow_Cmin

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk_i

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.0000     0.0000      0   0.0000     0.0000      0
    3   1   0.0000     0.0000      0   0.0000     0.0000      0
    3   2   0.0000     0.0000      0   0.0000     0.0000      0
    3   3   0.0000     0.0000      0   0.0000     0.0000      0
    3   4   0.0000     0.0000      0   0.0000     0.0000      0
    3   5   0.0000     0.0000      0   0.0000     0.0000      0
    3   6   0.0000     0.0000      0   0.0000     0.0000      0
    3   7   0.0000     0.0000      0   0.0000     0.0000      0
    4   1   0.0000     0.0000      0   0.0000     0.0000      0
    4   2   0.0000     0.0000      0   0.0000     0.0000      0
    4   3   0.0000     0.0000      0   0.0000     0.0000      0
    4   4   0.0000     0.0000      0   0.0000     0.0000      0
    4   5   0.0000     0.0000      0   0.0000     0.0000      0
    4   6   0.0000     0.0000      0   0.0000     0.0000      0
    4   7   0.0000     0.0000      0   0.0000     0.0000      0
    5   1   0.0000     0.0000      0   0.0000     0.0000      0
    5   2   0.0000     0.0000      0   0.0000     0.0000      0
    5   3   0.0000     0.0000      0   0.0000     0.0000      0
    5   4   0.0000     0.0000      0   0.0000     0.0000      0
    5   5   0.0000     0.0000      0   0.0000     0.0000      0
    5   6   0.0000     0.0000      0   0.0000     0.0000      0
    5   7   0.0000     0.0000      0   0.0000     0.0000      0
    6   1   0.0000     0.0000      0   0.0000     0.0000      0
    6   2   0.0000     0.0000      0   0.0000     0.0000      0
    6   3   0.0000     0.0000      0   0.0000     0.0000      0
    6   4   0.0000     0.0000      0   0.0000     0.0000      0
    6   5   0.0000     0.0000      0   0.0000     0.0000      0
    6   6   0.0000     0.0000      0   0.0000     0.0000      0
    6   7   0.0000     0.0000      0   0.0000     0.0000      0
    7   1   0.0000     0.0000      0   0.0000     0.0000      0
    7   2   0.0000     0.0000      0   0.0000     0.0000      0
    7   3   0.0000     0.0000      0   0.0000     0.0000      0
    7   4   0.0000     0.0000      0   0.0000     0.0000      0
    7   5   0.0000     0.0000      0   0.0000     0.0000      0
    7   6   0.0000     0.0000      0   0.0000     0.0000      0
    7   7   0.0000     0.0000      0   0.0000     0.0000      0
    8   1   0.0000     0.0000      0   0.0000     0.0000      0
    8   2   0.0000     0.0000      0   0.0000     0.0000      0
    8   3   0.0000     0.0000      0   0.0000     0.0000      0
    8   4   0.0000     0.0000      0   0.0000     0.0000      0
    8   5   0.0000     0.0000      0   0.0000     0.0000      0
    8   6   0.0000     0.0000      0   0.0000     0.0000      0
    8   7   0.0000     0.0000      0   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000      0   0.0000     0.0000      0        0     0.0000        0          -
    2   *   0.0000     0.0000      0   0.0000     0.0000      0        0     0.0000        0          -
    3   *   0.0000     0.0000      0   0.0000     0.0000      0        0     0.0000        6          -
    4   *   0.0000     0.0000      0   0.0000     0.0000      0        0     0.0000        0          -
    5   *   0.0000     0.0000      0   0.0000     0.0000      0        0     0.0000        0          -
    6   *   0.0000     0.0000      0   0.0000     0.0000      0        0     0.0000        0          -
    7   *   0.0000     0.0000      0   0.0000     0.0000      0        0     0.0000        6          -
    8   *   0.0000     0.0000      0   0.0000     0.0000      0        0     0.0000        0          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000      0   0.0000     0.0000      0        0     0.0000        6          -     15970.10      24644        489       3931
--------------------------------------------------------------------------------------------------------------------

npo-clock-opt initial QoR Summary       WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
npo-clock-opt initial QoR Summary    0.0000     0.0000      0   0.0000     0.0000      0        0        6          -     15970.10      24644
Information: The netlist and extraction change observers are disabled for further incremental timing updates during on-route optimization. (TIM-119)
INFO: using 1 threads
INFO: Cluster Analysis Failed to get worst leakage scenario
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
npo-clock-opt initialization complete         CPU:   121 s (  0.03 hr )  ELAPSE:   128 s (  0.04 hr )  MEM-PEAK:   834 MB
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
npo-clock-opt optimization summary            SETUP-COST HOLD-COST LDRC-COST        AREA       POWER     ELAPSE (hr)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (2090180 2090000)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2
Information: The netlist and extraction change observers are enabled for further incremental timing updates. (TIM-120)
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)

Running post-clock optimization step.
Turning on CRPR.

Use advanced legalizer engine : 0
Warning: Library cell saed14rvt:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
npo-clock-opt optimization Phase 6 Iter  1          0.00      0.00         6       0.016           -           0.038
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow_Cmax timingCorner slow_Cmax
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
ORB: Nominal = 0.007553  Design MT = inf  Target = 0.054855 (7.263 nominal)  MaxRC = 0.035405
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow_Cmax timingCorner slow_Cmax
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
ORB: Nominal = 0.007553  Design MT = inf  Target = 0.054855 (7.263 nominal)  MaxRC = 0.035405
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
npo-clock-opt optimization Phase 6 Iter  2          0.00      0.00         6       0.016           -           0.038
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow_Cmax timingCorner slow_Cmax
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
ORB: Nominal = 0.007553  Design MT = inf  Target = 0.054855 (7.263 nominal)  MaxRC = 0.035405
Begin building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483648.design
Done building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483648.design (time 0s)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow_Cmax timingCorner slow_Cmax
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
ORB: Nominal = 0.007553  Design MT = inf  Target = 0.054855 (7.263 nominal)  MaxRC = 0.035405
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow_Cmax timingCorner slow_Cmax
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
ORB: Nominal = 0.007553  Design MT = inf  Target = 0.054855 (7.263 nominal)  MaxRC = 0.035405
npo-clock-opt optimization Phase 6 Iter  3          0.00      0.00         1       0.016           -           0.039
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)

npo-clock-opt optimization Phase 7 Iter  1          0.00      0.00         0       0.016           -           0.039
Running post-clock timing-driven placement.
Information: Current block utilization is '0.38300', effective utilization is '0.50097'. (OPT-055)
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Current block utilization is '0.38300', effective utilization is '0.50097'. (OPT-055)
chip utilization before DTDP: 0.50
Start Timing-driven placement

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              

Printing options for 'place.coarse.*' (non-default only)
place.coarse.congestion_driven_max_util                 :	 0.4                 
place.coarse.max_density                                :	 0.2                 
place.coarse.target_routing_density                     :	 0.6                 

Start transferring placement data.
Completed transferring placement data.
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 1926 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :	 false               
global.deterministic                                    :	 off                 
global.global_route_topology_style                      :	 0                   
global.placement_timing_driven_mode                     :	 false               
global.timing_driven                                    :	 false               

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.074 may be too small: wire/via-down 0.074, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.098, wire/via-up 0.060. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.060, wire/via-up 0.080. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.107, wire/via-up 0.105. (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Transition layer name: M3(2)
Warning: Standard cell pin SAEDRVT14_OA2BB2_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR3B_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:02 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Read DB] Stage (MB): Used  113  Alloctr  113  Proc    0 
[End of Read DB] Total (MB): Used  118  Alloctr  119  Proc 1926 
Loading parastics information to the router ...
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,214.02,214.00)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.03, min space = 0.03 pitch = 0.07
layer M2, dir Hor, min width = 0.03, min space = 0.03 pitch = 0.06
layer M3, dir Ver, min width = 0.03, min space = 0.03 pitch = 0.07
layer M4, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.07
layer M5, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M6, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M7, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M8, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M9, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer MRDL, dir Hor, min width = 2.00, min space = 2.00 pitch = 0.60
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used  121  Alloctr  122  Proc 1926 
Net statistics:
Total number of nets     = 26975
Number of nets to route  = 26855
Number of single or zero port nets = 15
Number of nets with min-layer-mode soft = 103
Number of nets with min-layer-mode soft-cost-medium = 103
105 nets are fully connected,
 of which 105 are detail routed and 0 are global routed.
11 nets have non-default rule clknet_NDR
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    9  Alloctr    9  Proc    0 
[End of Build All Nets] Total (MB): Used  130  Alloctr  131  Proc 1926 
Average gCell capacity  0.72	 on layer (1)	 M1
Average gCell capacity  9.29	 on layer (2)	 M2
Average gCell capacity  7.92	 on layer (3)	 M3
Average gCell capacity  7.88	 on layer (4)	 M4
Average gCell capacity  4.93	 on layer (5)	 M5
Average gCell capacity  4.84	 on layer (6)	 M6
Average gCell capacity  4.94	 on layer (7)	 M7
Average gCell capacity  3.23	 on layer (8)	 M8
Average gCell capacity  3.30	 on layer (9)	 M9
Average gCell capacity  1.00	 on layer (10)	 MRDL
Average number of tracks per gCell 8.13	 on layer (1)	 M1
Average number of tracks per gCell 10.02	 on layer (2)	 M2
Average number of tracks per gCell 8.13	 on layer (3)	 M3
Average number of tracks per gCell 8.13	 on layer (4)	 M4
Average number of tracks per gCell 5.01	 on layer (5)	 M5
Average number of tracks per gCell 5.01	 on layer (6)	 M6
Average number of tracks per gCell 5.01	 on layer (7)	 M7
Average number of tracks per gCell 5.01	 on layer (8)	 M8
Average number of tracks per gCell 5.01	 on layer (9)	 M9
Average number of tracks per gCell 1.00	 on layer (10)	 MRDL
Number of gCells = 1267360
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used   14  Alloctr   14  Proc    0 
[End of Build Congestion map] Total (MB): Used  144  Alloctr  146  Proc 1926 
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   26  Alloctr   26  Proc    0 
[End of Build Data] Total (MB): Used  144  Alloctr  146  Proc 1926 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:02 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  144  Alloctr  146  Proc 1926 
Information: Using 1 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
90% of nets complete Elapsed cpu time: 0:00:01 Elapsed real time: 0:00:01
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:03 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Initial Routing] Stage (MB): Used   14  Alloctr   14  Proc    0 
[End of Initial Routing] Total (MB): Used  159  Alloctr  160  Proc 1926 
Initial. Routing result:
Initial. Both Dirs: Overflow =  1315 Max = 8 GRCs =  1860 (0.73%)
Initial. H routing: Overflow =   248 Max = 4 (GRCs =  1) GRCs =   442 (0.35%)
Initial. V routing: Overflow =  1067 Max = 8 (GRCs =  1) GRCs =  1418 (1.12%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =   244 Max = 4 (GRCs =  1) GRCs =   433 (0.34%)
Initial. M3         Overflow =  1066 Max = 8 (GRCs =  1) GRCs =  1411 (1.11%)
Initial. M4         Overflow =     4 Max = 2 (GRCs =  2) GRCs =     9 (0.01%)
Initial. M5         Overflow =     0 Max = 1 (GRCs =  7) GRCs =     7 (0.01%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 344374.67
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 137574.28
Initial. Layer M3 wire length = 166321.66
Initial. Layer M4 wire length = 30182.86
Initial. Layer M5 wire length = 8965.79
Initial. Layer M6 wire length = 1330.07
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 170293
Initial. Via VIA12SQ_C count = 64703
Initial. Via VIA23SQ_C count = 102168
Initial. Via VIA34SQ_C count = 2630
Initial. Via VIA45SQ count = 638
Initial. Via VIA56SQ count = 154
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  159  Alloctr  160  Proc 1926 
phase1. Routing result:
phase1. Both Dirs: Overflow =   225 Max = 5 GRCs =   210 (0.08%)
phase1. H routing: Overflow =     6 Max = 2 (GRCs =  2) GRCs =    15 (0.01%)
phase1. V routing: Overflow =   219 Max = 5 (GRCs =  4) GRCs =   195 (0.15%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     6 Max = 2 (GRCs =  2) GRCs =    13 (0.01%)
phase1. M3         Overflow =   219 Max = 5 (GRCs =  4) GRCs =   195 (0.15%)
phase1. M4         Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 344846.70
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 134353.46
phase1. Layer M3 wire length = 162130.20
phase1. Layer M4 wire length = 33875.14
phase1. Layer M5 wire length = 13145.72
phase1. Layer M6 wire length = 1342.18
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 172195
phase1. Via VIA12SQ_C count = 64701
phase1. Via VIA23SQ_C count = 102896
phase1. Via VIA34SQ_C count = 3391
phase1. Via VIA45SQ count = 1043
phase1. Via VIA56SQ count = 164
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  159  Alloctr  160  Proc 1926 
phase2. Routing result:
phase2. Both Dirs: Overflow =   100 Max = 4 GRCs =    73 (0.03%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =   100 Max = 4 (GRCs =  1) GRCs =    73 (0.06%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =   100 Max = 4 (GRCs =  1) GRCs =    73 (0.06%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 344847.55
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 134382.35
phase2. Layer M3 wire length = 162130.20
phase2. Layer M4 wire length = 33847.09
phase2. Layer M5 wire length = 13145.72
phase2. Layer M6 wire length = 1342.18
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 172194
phase2. Via VIA12SQ_C count = 64701
phase2. Via VIA23SQ_C count = 102897
phase2. Via VIA34SQ_C count = 3389
phase2. Via VIA45SQ count = 1043
phase2. Via VIA56SQ count = 164
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:09 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[End of Whole Chip Routing] Stage (MB): Used   40  Alloctr   40  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  159  Alloctr  160  Proc 1926 

Information: Global Routing terminated early: false (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   = 12.79 %
Peak    vertical track utilization   = 81.82 %
Average horizontal track utilization = 10.61 %
Peak    horizontal track utilization = 66.67 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -12  Alloctr  -12  Proc    0 
[GR: Done] Total (MB): Used  148  Alloctr  149  Proc 1926 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:11 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[GR: Done] Stage (MB): Used  143  Alloctr  144  Proc    0 
[GR: Done] Total (MB): Used  148  Alloctr  149  Proc 1926 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[DBOUT] Elapsed real time: 0:00:00 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBOUT] Stage (MB): Used -134  Alloctr -135  Proc    0 
[DBOUT] Total (MB): Used    4  Alloctr    5  Proc 1926 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:11 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used    4  Alloctr    5  Proc 1926 
Information: 0.84% of design has horizontal routing density above target_routing_density of 0.60.
Information: 8.97% of design has vertical routing density above target_routing_density of 0.60.
Running placement using 1 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.20, congestion_driven_max_util 0.40. (PLACE-027)
coarse place 100% done.
Information: Reducing cell density for 3.1% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.40 to 0.40. (PLACE-030)
Information: Coarse placer weighted wire length estimate = 3.57006e+09
eLpp: using low effort
Warning: turning eLpp off because no active dynamic power scenarios were found
Start transferring placement data.
Information: Automatic timing control is enabled.
DTDP placement: scenario=scan_slow_Cmax
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.20, congestion_driven_max_util 0.40. (PLACE-027)
coarse place 44% done.
coarse place 56% done.
coarse place 67% done.
coarse place 78% done.
coarse place 89% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 3.55315e+09
Completed Timing-driven placement, Elapsed time =   0: 0:26 
Moved 22213 out of 26967 cells, ratio = 0.823710
Total displacement = 56871.289062(um)
Max displacement = 62.450500(um), core_i/ex_stage_i/U272 (100.459999, 125.599998, 4) => (60.477100, 103.132401, 4)
Displacement histogram:
  0 ~  10% cells displacement <=      0.63(um)
  0 ~  20% cells displacement <=      0.97(um)
  0 ~  30% cells displacement <=      1.28(um)
  0 ~  40% cells displacement <=      1.62(um)
  0 ~  50% cells displacement <=      1.98(um)
  0 ~  60% cells displacement <=      2.40(um)
  0 ~  70% cells displacement <=      2.94(um)
  0 ~  80% cells displacement <=      3.68(um)
  0 ~  90% cells displacement <=      5.04(um)
  0 ~ 100% cells displacement <=     62.45(um)
----------------------------------------------------------------
DFT: number of valid scan chains : 5
DFT: number of failed scan chains : 0
DFT: repartition_method: physical_aware
DFT: reordering_method: timing_friendly
Information: The stitching and editing of coupling caps is turned OFF for design 'cv32e40p_top:cv32e40p_CTS.design'. (TIM-125)
Information: Design cv32e40p_CTS has 26960 nets, 0 global routed, 103 detail routed. (NEX-024)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: The RC mode used is CTO for design 'cv32e40p_top'. (NEX-022)
Information: Design Average RC for design cv32e40p_CTS  (NEX-011)
Information: r = 2.180030 ohm/um, via_r = 1.038830 ohm/cut, c = 0.139534 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.590136 ohm/um, via_r = 0.655245 ohm/cut, c = 0.130726 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 26958, routed nets = 103, across physical hierarchy nets = 0, parasitics cached nets = 26958, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Running DFT optimization using 1 thread(s)
DFT: pre-opt wirelength:  10778.739500
DFT: post-opt wirelength: 10296.770500
DFT: Timing on scan path is likely to be met after proper buffering.
DFT: number of valid scan chains : 5
DFT: number of failed scan chains : 0
Fixing logic constant
Fixing logic constant
----------------------------------------------------------------
Running legalize_placement
Start Legalization
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 341 total shapes.
Layer M2: cached 0 shapes out of 314 total shapes.
Layer M3: cached 0 shapes out of 5500 total shapes.
Cached 6651 vias out of 22023 total vias.

Legalizing Top Level Design cv32e40p_top ... 
Warning: Library cell saed14rvt:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 106 ref cells (25 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     41619.7        27039        Yes DEFAULT_VA

Optimizing attract points
    Done attract points (0 sec)
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (3 sec)
Legalization complete (4 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  27039
number of references:               106
number of site rows:                340
number of locations attempted:   542783
number of locations failed:          30  (0.0%)

Legality of references at locations:
1 references had failures.

Worst 1 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     9        127        13 ( 10.2%)         89        17 ( 19.1%)  SAEDRVT14_OA211_2

Worst 1 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     9        127        13 ( 10.2%)         89        17 ( 19.1%)  SAEDRVT14_OA211_2

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       24500 (358438 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.250 um ( 0.42 row height)
rms weighted cell displacement:   0.250 um ( 0.42 row height)
max cell displacement:            1.605 um ( 2.68 row height)
avg cell displacement:            0.193 um ( 0.32 row height)
avg weighted cell displacement:   0.193 um ( 0.32 row height)
number of cells moved:            22695
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: core_i/ex_stage_i/mult_i/mult_224/U488 (SAEDRVT14_AN2_MM_2)
  Input location: (162.313,203.243)
  Legal location: (163.878,203.6)
  Displacement:   1.605 um ( 2.68 row height)
Cell: core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U114 (SAEDRVT14_AO22_2)
  Input location: (207.204,5.6315)
  Legal location: (205.762,5)
  Displacement:   1.574 um ( 2.62 row height)
Cell: core_i/ex_stage_i/mult_i/mult_110/U271 (SAEDRVT14_AN2_MM_2)
  Input location: (172.953,169.275)
  Legal location: (171.796,169.4)
  Displacement:   1.163 um ( 1.94 row height)
Cell: core_i/ex_stage_i/mult_i/mult_299/U27 (SAEDRVT14_AN2_MM_2)
  Input location: (8.8934,33.7323)
  Legal location: (7.738,33.8)
  Displacement:   1.157 um ( 1.93 row height)
Cell: core_i/ex_stage_i/mult_i/mult_110/U376 (SAEDRVT14_AN2_MM_2)
  Input location: (205,149.74)
  Legal location: (204.134,149)
  Displacement:   1.139 um ( 1.90 row height)
Cell: core_i/ex_stage_i/alu_i/U2136 (SAEDRVT14_OR2_2)
  Input location: (98.8151,201.765)
  Legal location: (99.942,201.8)
  Displacement:   1.127 um ( 1.88 row height)
Cell: core_i/ex_stage_i/mult_i/mult_110/U15 (SAEDRVT14_AN2_MM_2)
  Input location: (207.456,174.418)
  Legal location: (206.354,174.2)
  Displacement:   1.124 um ( 1.87 row height)
Cell: core_i/ex_stage_i/mult_i/mult_224/S2_17_10 (SAEDRVT14_ADDF_V2_2)
  Input location: (158.687,207.753)
  Legal location: (159.808,207.8)
  Displacement:   1.122 um ( 1.87 row height)
Cell: core_i/ex_stage_i/mult_i/mult_266/U101 (SAEDRVT14_AN2_MM_2)
  Input location: (41.1138,205.81)
  Legal location: (40.076,205.4)
  Displacement:   1.116 um ( 1.86 row height)
Cell: core_i/ex_stage_i/mult_i/mult_110/S3_5_15 (SAEDRVT14_ADDF_V2_2)
  Input location: (206.778,164.17)
  Legal location: (205.762,164.6)
  Displacement:   1.103 um ( 1.84 row height)

Completed Legalization, Elapsed time =   0: 0: 7 
Moved 22664 out of 26961 cells, ratio = 0.840622
Total displacement = 10688.490234(um)
Max displacement = 2.073700(um), core_i/if_stage_i/prefetch_buffer_i/instruction_obi_i/U114 (208.462204, 6.231500, 2) => (207.020004, 5.600000, 2)
Displacement histogram:
  0 ~  10% cells displacement <=      0.10(um)
  0 ~  20% cells displacement <=      0.18(um)
  0 ~  30% cells displacement <=      0.26(um)
  0 ~  40% cells displacement <=      0.33(um)
  0 ~  50% cells displacement <=      0.42(um)
  0 ~  60% cells displacement <=      0.52(um)
  0 ~  70% cells displacement <=      0.63(um)
  0 ~  80% cells displacement <=      0.77(um)
  0 ~  90% cells displacement <=      0.90(um)
  0 ~ 100% cells displacement <=      2.07(um)
Information: The net parasitics of block cv32e40p_top are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'cv32e40p_top:cv32e40p_CTS.design'. (TIM-125)
Information: Design cv32e40p_CTS has 26954 nets, 0 global routed, 103 detail routed. (NEX-024)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: The RC mode used is CTO for design 'cv32e40p_top'. (NEX-022)
Information: Design Average RC for design cv32e40p_CTS  (NEX-011)
Information: r = 2.180030 ohm/um, via_r = 1.038830 ohm/cut, c = 0.139534 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.590136 ohm/um, via_r = 0.655245 ohm/cut, c = 0.130726 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 26952, routed nets = 103, across physical hierarchy nets = 0, parasitics cached nets = 26952, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Done with post-clock timing-driven placement.


npo-clock-opt optimization Phase 9 Iter  1          0.00      0.00         5       0.016           -           0.054
Running final optimization step.
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (2090180 2090000)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2

Use advanced legalizer engine : 0
Warning: Library cell saed14rvt:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
npo-clock-opt optimization Phase 10 Iter  1         0.00      0.00         5       0.016           -           0.058
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow_Cmax timingCorner slow_Cmax
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
ORB: Nominal = 0.007553  Design MT = inf  Target = 0.054855 (7.263 nominal)  MaxRC = 0.035405
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow_Cmax timingCorner slow_Cmax
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
ORB: Nominal = 0.007553  Design MT = inf  Target = 0.054855 (7.263 nominal)  MaxRC = 0.035405
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
npo-clock-opt optimization Phase 10 Iter  2         0.00      0.00         5       0.016           -           0.059
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow_Cmax timingCorner slow_Cmax
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
ORB: Nominal = 0.007553  Design MT = inf  Target = 0.054855 (7.263 nominal)  MaxRC = 0.035405
Begin building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483648.design
Done building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483648.design (time 0s)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow_Cmax timingCorner slow_Cmax
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
ORB: Nominal = 0.007553  Design MT = inf  Target = 0.054855 (7.263 nominal)  MaxRC = 0.035405
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow_Cmax timingCorner slow_Cmax
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
ORB: Nominal = 0.007553  Design MT = inf  Target = 0.054855 (7.263 nominal)  MaxRC = 0.035405
npo-clock-opt optimization Phase 10 Iter  3         0.00      0.00         4       0.016           -           0.059
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)

CCL: Total Usage Adjustment : 1
route.global.debug_compact_coef 4
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.074 may be too small: wire/via-down 0.074, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.098, wire/via-up 0.060. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.060, wire/via-up 0.080. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.107, wire/via-up 0.105. (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Transition layer name: M3(2)
Warning: Standard cell pin SAEDRVT14_OA2BB2_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR3B_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Loading parastics information to the router ...
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
parastics information loaded to the router.
Information: RC layer preference is turned on for this design. (ZRT-613)
Updating congestion ...
Updating congestion ...
route.global.debug_compact_coef 1
INFO: Derive row count 22 from GR congestion map (89/4)
INFO: Derive col count 22 from GR congestion map (89/4)
npo-clock-opt optimization Phase 11 Iter  1         0.00      0.00         3       0.016           -           0.060
npo-clock-opt optimization Phase 11 Iter  2         0.00      0.00         3       0.016           -           0.060
npo-clock-opt optimization Phase 11 Iter  3         0.00      0.00         3       0.016           -           0.060
npo-clock-opt optimization Phase 11 Iter  4         0.00      0.00         3       0.016           -           0.060
npo-clock-opt optimization Phase 11 Iter  5         0.00      0.00         3       0.016           -           0.061
npo-clock-opt optimization Phase 11 Iter  6         0.00      0.00         3       0.016           -           0.061
npo-clock-opt optimization Phase 11 Iter  7         0.00      0.00         3       0.016           -           0.061

npo-clock-opt optimization Phase 12 Iter  1         0.00      0.00         3       0.016           -           0.061
Begin building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483648.design
Done building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483648.design (time 0s)

npo-clock-opt optimization Phase 13 Iter  1         0.00      0.00         3       0.016           -           0.061

Use advanced legalizer engine : 0
Warning: Library cell saed14rvt:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
npo-clock-opt optimization Phase 14 Iter  1         0.00      0.00         3       0.016           -           0.062
npo-clock-opt optimization Phase 14 Iter  2         0.00      0.00         3       0.016           -           0.062
Begin building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483648.design
Done building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483648.design (time 0s)

npo-clock-opt optimization Phase 15 Iter  1         0.00      0.00         3       0.016           -           0.062

CCL: Total Usage Adjustment : 1
route.global.debug_compact_coef 4
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.074 may be too small: wire/via-down 0.074, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.098, wire/via-up 0.060. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.060, wire/via-up 0.080. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.107, wire/via-up 0.105. (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Transition layer name: M3(2)
Warning: Standard cell pin SAEDRVT14_OA2BB2_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR3B_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Loading parastics information to the router ...
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
parastics information loaded to the router.
Information: RC layer preference is turned on for this design. (ZRT-613)
Updating congestion ...
Updating congestion ...
route.global.debug_compact_coef 1
INFO: Derive row count 22 from GR congestion map (89/4)
INFO: Derive col count 22 from GR congestion map (89/4)
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
npo-clock-opt optimization Phase 16 Iter  1         0.00      0.00         3       0.016           -           0.064
npo-clock-opt optimization Phase 16 Iter  2         0.00      0.00         3       0.016           -           0.064
npo-clock-opt optimization Phase 16 Iter  3         0.00      0.00         3       0.016           -           0.064
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 16 Iter  4         0.00      0.00         3       0.016           -           0.064
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 16 Iter  5         0.00      0.00         3       0.016           -           0.064

npo-clock-opt optimization Phase 17 Iter  1         0.00      0.00         3       0.016           -           0.064
Begin building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483648.design
Done building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483648.design (time 0s)

npo-clock-opt optimization Phase 18 Iter  1         0.00      0.00         3       0.016           -           0.064

npo-clock-opt optimization Phase 19 Iter  1         0.00      0.00         3       0.016           -           0.064

npo-clock-opt optimization Phase 20 Iter  1         0.00      0.00         3       0.016           -           0.065

Use advanced legalizer engine : 0
Warning: Library cell saed14rvt:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
npo-clock-opt optimization Phase 21 Iter  1         0.00      0.00         3       0.016           -           0.066

Use advanced legalizer engine : 0
Warning: Library cell saed14rvt:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
npo-clock-opt optimization Phase 22 Iter  1         0.00      0.00         3       0.016           -           0.071
npo-clock-opt optimization Phase 22 Iter  2         0.00      0.00         3       0.016           -           0.071
Begin building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483648.design
Done building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483648.design (time 0s)

npo-clock-opt optimization Phase 23 Iter  1         0.00      0.00         3       0.016           -           0.073
npo-clock-opt optimization Phase 23 Iter  2         0.00      0.00         3       0.016           -           0.073
npo-clock-opt optimization Phase 23 Iter  3         0.00      0.00         3       0.016           -           0.073
npo-clock-opt optimization Phase 23 Iter  4         0.00      0.00         3       0.016           -           0.073

npo-clock-opt optimization Phase 24 Iter  1         0.00      0.00         3       0.016           -           0.073

npo-clock-opt optimization Phase 25 Iter  1         0.00      0.00         3       0.016           -           0.074

npo-clock-opt optimization Phase 26 Iter  1         0.00      0.00         3       0.016           -           0.074
----------------------------------------------------------------
running legalize_placement
Information: The net parasitics of block cv32e40p_top are cleared. (TIM-123)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 341 total shapes.
Layer M2: cached 0 shapes out of 314 total shapes.
Layer M3: cached 0 shapes out of 5500 total shapes.
Cached 6651 vias out of 22023 total vias.

Legalizing Top Level Design cv32e40p_top ... 
Warning: Library cell saed14rvt:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 90 ref cells (25 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     41619.7        27038        Yes DEFAULT_VA

Optimizing attract points
    Done attract points (0 sec)
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (2 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  27038
number of references:                90
number of site rows:                340
number of locations attempted:   276740
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       24499 (356412 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.002 um ( 0.00 row height)
rms weighted cell displacement:   0.002 um ( 0.00 row height)
max cell displacement:            0.148 um ( 0.25 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                5
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: core_i/load_store_unit_i/U383 (SAEDRVT14_ND2_4)
  Input location: (58.354,129.2)
  Legal location: (58.502,129.2)
  Displacement:   0.148 um ( 0.25 row height)
Cell: core_i/id_stage_i/register_file_i/U2386 (SAEDRVT14_AO22_2)
  Input location: (59.538,129.2)
  Legal location: (59.686,129.2)
  Displacement:   0.148 um ( 0.25 row height)
Cell: core_i/id_stage_i/register_file_i/U3377 (SAEDRVT14_AO22_2)
  Input location: (61.906,129.2)
  Legal location: (61.98,129.2)
  Displacement:   0.074 um ( 0.12 row height)
Cell: core_i/id_stage_i/register_file_i/U2356 (SAEDRVT14_AO22_2)
  Input location: (63.386,129.2)
  Legal location: (63.46,129.2)
  Displacement:   0.074 um ( 0.12 row height)
Cell: core_i/id_stage_i/register_file_i/U3379 (SAEDRVT14_OR2_2)
  Input location: (61.092,129.2)
  Legal location: (61.166,129.2)
  Displacement:   0.074 um ( 0.12 row height)
Cell: core_i/id_stage_i/add_576/U1_22 (SAEDRVT14_ADDF_V2_2)
  Input location: (136.868,89)
  Legal location: (136.868,89)
  Displacement:   0.000 um ( 0.00 row height)
Cell: core_i/id_stage_i/add_576/U1_23 (SAEDRVT14_ADDF_V2_2)
  Input location: (137.46,87.8)
  Legal location: (137.46,87.8)
  Displacement:   0.000 um ( 0.00 row height)
Cell: core_i/id_stage_i/add_576/U1_21 (SAEDRVT14_ADDF_V2_2)
  Input location: (137.386,91.4)
  Legal location: (137.386,91.4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: core_i/id_stage_i/add_576/U1_24 (SAEDRVT14_ADDF_V2_2)
  Input location: (135.388,87.2)
  Legal location: (135.388,87.2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: core_i/id_stage_i/add_576/U1_25 (SAEDRVT14_ADDF_V2_2)
  Input location: (139.31,87.2)
  Legal location: (139.31,87.2)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 4.201
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'cv32e40p_top:cv32e40p_CTS.design'. (TIM-125)
Information: Design cv32e40p_CTS has 26953 nets, 0 global routed, 103 detail routed. (NEX-024)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: The RC mode used is CTO for design 'cv32e40p_top'. (NEX-022)
Information: Design Average RC for design cv32e40p_CTS  (NEX-011)
Information: r = 2.180030 ohm/um, via_r = 1.038830 ohm/cut, c = 0.139534 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.590136 ohm/um, via_r = 0.655245 ohm/cut, c = 0.130726 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 26951, routed nets = 103, across physical hierarchy nets = 0, parasitics cached nets = 26951, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)

CCL: Total Usage Adjustment : 1
route.global.debug_compact_coef 4
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.074 may be too small: wire/via-down 0.074, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.098, wire/via-up 0.060. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.060, wire/via-up 0.080. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.107, wire/via-up 0.105. (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Transition layer name: M3(2)
Warning: Standard cell pin SAEDRVT14_OA2BB2_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR3B_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Loading parastics information to the router ...
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
parastics information loaded to the router.
Information: RC layer preference is turned on for this design. (ZRT-613)
Updating congestion ...
Updating congestion ...
route.global.debug_compact_coef 1
INFO: Derive row count 22 from GR congestion map (89/4)
INFO: Derive col count 22 from GR congestion map (89/4)
Use advanced legalizer engine : 0
Warning: Library cell saed14rvt:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
npo-clock-opt optimization Phase 27 Iter  1         0.00      0.00         4       0.016           -           0.080
npo-clock-opt optimization Phase 27 Iter  2         0.00      0.00         3       0.016           -           0.080
npo-clock-opt optimization Phase 27 Iter  3         0.00      0.00         3       0.016           -           0.080
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 27 Iter  4         0.00      0.00         3       0.016           -           0.080
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 27 Iter  5         0.00      0.00         3       0.016           -           0.080
npo-clock-opt optimization Phase 27 Iter  6         0.00      0.00         3       0.016           -           0.080

npo-clock-opt optimization Phase 28 Iter  1         0.00      0.00         3       0.016           -           0.080
npo-clock-opt optimization Phase 28 Iter  2         0.00      0.00         3       0.016           -           0.080
Begin building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483648.design
Done building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483648.design (time 0s)

npo-clock-opt optimization Phase 29 Iter  1         0.00      0.00         3       0.016           -           0.080
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow_Cmax timingCorner slow_Cmax
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
ORB: Nominal = 0.007553  Design MT = inf  Target = 0.054855 (7.263 nominal)  MaxRC = 0.035405
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow_Cmax timingCorner slow_Cmax
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
ORB: Nominal = 0.007553  Design MT = inf  Target = 0.054855 (7.263 nominal)  MaxRC = 0.035405
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
npo-clock-opt optimization Phase 29 Iter  2         0.00      0.00         3       0.016           -           0.081
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
ORB: timingScenario func_slow_Cmax timingCorner slow_Cmax
INFO: No leakage and power scenarios. Using regular scenarios instead.
INFO: No active leakage scenarios. Leakage will be turned off
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
ORB: Nominal = 0.007553  Design MT = inf  Target = 0.054855 (7.263 nominal)  MaxRC = 0.035405
Begin building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483648.design
Done building search trees for block cv32e40p_top:SCRATCH_DESIGN_2147483648.design (time 0s)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)

npo-clock-opt optimization Phase 30 Iter  1         0.00      0.00         3       0.016           -           0.081
----------------------------------------------------------------
running legalize_placement
Information: The net parasitics of block cv32e40p_top are cleared. (TIM-123)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 341 total shapes.
Layer M2: cached 0 shapes out of 314 total shapes.
Layer M3: cached 0 shapes out of 5500 total shapes.
Cached 6651 vias out of 22023 total vias.

Legalizing Top Level Design cv32e40p_top ... 
Warning: Library cell saed14rvt:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 90 ref cells (25 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     41619.7        27038        Yes DEFAULT_VA

Optimizing attract points
    Done attract points (0 sec)
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (2 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                  27038
number of references:                90
number of site rows:                340
number of locations attempted:   276660
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:       24499 (356412 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: core_i/id_stage_i/add_576/U1_22 (SAEDRVT14_ADDF_V2_2)
  Input location: (136.868,89)
  Legal location: (136.868,89)
  Displacement:   0.000 um ( 0.00 row height)
Cell: core_i/id_stage_i/add_576/U1_23 (SAEDRVT14_ADDF_V2_2)
  Input location: (137.46,87.8)
  Legal location: (137.46,87.8)
  Displacement:   0.000 um ( 0.00 row height)
Cell: core_i/id_stage_i/add_576/U1_24 (SAEDRVT14_ADDF_V2_2)
  Input location: (135.388,87.2)
  Legal location: (135.388,87.2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: core_i/id_stage_i/add_576/U1_25 (SAEDRVT14_ADDF_V2_2)
  Input location: (139.31,87.2)
  Legal location: (139.31,87.2)
  Displacement:   0.000 um ( 0.00 row height)
Cell: core_i/id_stage_i/add_576/U1_30 (SAEDRVT14_ADDF_V2_2)
  Input location: (147.746,92.6)
  Legal location: (147.746,92.6)
  Displacement:   0.000 um ( 0.00 row height)
Cell: core_i/id_stage_i/add_576/U1_26 (SAEDRVT14_ADDF_V2_2)
  Input location: (140.272,88.4)
  Legal location: (140.272,88.4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: core_i/id_stage_i/add_576/U1_27 (SAEDRVT14_ADDF_V2_2)
  Input location: (141.604,92)
  Legal location: (141.604,92)
  Displacement:   0.000 um ( 0.00 row height)
Cell: core_i/id_stage_i/add_576/U1_28 (SAEDRVT14_ADDF_V2_2)
  Input location: (142.862,92.6)
  Legal location: (142.862,92.6)
  Displacement:   0.000 um ( 0.00 row height)
Cell: core_i/id_stage_i/add_576/U1_29 (SAEDRVT14_ADDF_V2_2)
  Input location: (145.304,92.6)
  Legal location: (145.304,92.6)
  Displacement:   0.000 um ( 0.00 row height)
Cell: core_i/id_stage_i/add_576/U1_21 (SAEDRVT14_ADDF_V2_2)
  Input location: (137.386,91.4)
  Legal location: (137.386,91.4)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 4.019
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'cv32e40p_top:cv32e40p_CTS.design'. (TIM-125)
Information: Design cv32e40p_CTS has 26953 nets, 0 global routed, 103 detail routed. (NEX-024)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: The RC mode used is CTO for design 'cv32e40p_top'. (NEX-022)
Information: Design Average RC for design cv32e40p_CTS  (NEX-011)
Information: r = 2.180030 ohm/um, via_r = 1.038830 ohm/cut, c = 0.139534 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.590136 ohm/um, via_r = 0.655245 ohm/cut, c = 0.130726 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 26951, routed nets = 103, across physical hierarchy nets = 0, parasitics cached nets = 26951, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

npo-clock-opt optimization Phase 31 Iter  1         0.00      0.00         4       0.016           -           0.086

npo-clock-opt optimization Phase 32 Iter  1         0.00      0.00         3       0.016           -           0.086
route_group -all_clock_nets
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 3 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.074 may be too small: wire/via-down 0.074, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.098, wire/via-up 0.060. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.060, wire/via-up 0.080. (ZRT-026)
Wire on layer (M4) needs more than one tracks
Via on layer (VIA3) needs more than one tracks
Via on layer (VIA4) needs more than one tracks
Warning: Layer M4 pitch 0.074 may be too small: wire/via-down 0.107, wire/via-up 0.105. (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Transition layer name: M3(2)
Warning: Standard cell pin SAEDRVT14_OA2BB2_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR3B_4/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used  115  Alloctr  117  Proc 2028 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :	 false               
global.debug_compact_coef                               :	 1                   
global.deterministic                                    :	 off                 
global.global_route_topology_style                      :	 0                   
global.placement_timing_driven_mode                     :	 false               
global.timing_driven                                    :	 false               

Begin global routing.
Loading parastics information to the router ...
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,214.02,214.00)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.03, min space = 0.03 pitch = 0.07
layer M2, dir Hor, min width = 0.03, min space = 0.03 pitch = 0.06
layer M3, dir Ver, min width = 0.03, min space = 0.03 pitch = 0.07
layer M4, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.07
layer M5, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M6, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M7, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M8, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M9, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer MRDL, dir Hor, min width = 2.00, min space = 2.00 pitch = 0.60
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used  119  Alloctr  120  Proc 2028 
Net statistics:
Total number of nets     = 26968
Number of nets to route  = 103
Number of single or zero port nets = 15
Number of nets with min-layer-mode soft = 103
Number of nets with min-layer-mode soft-cost-medium = 103
88 nets are partially connected,
 of which 88 are detail routed and 0 are global routed.
17 nets are fully connected,
 of which 17 are detail routed and 0 are global routed.
11 nets have non-default rule clknet_NDR
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    9  Alloctr    9  Proc    0 
[End of Build All Nets] Total (MB): Used  128  Alloctr  129  Proc 2028 
Average gCell capacity  0.72	 on layer (1)	 M1
Average gCell capacity  9.30	 on layer (2)	 M2
Average gCell capacity  7.92	 on layer (3)	 M3
Average gCell capacity  7.88	 on layer (4)	 M4
Average gCell capacity  4.93	 on layer (5)	 M5
Average gCell capacity  4.84	 on layer (6)	 M6
Average gCell capacity  4.94	 on layer (7)	 M7
Average gCell capacity  3.23	 on layer (8)	 M8
Average gCell capacity  3.30	 on layer (9)	 M9
Average gCell capacity  1.00	 on layer (10)	 MRDL
Average number of tracks per gCell 8.13	 on layer (1)	 M1
Average number of tracks per gCell 10.02	 on layer (2)	 M2
Average number of tracks per gCell 8.13	 on layer (3)	 M3
Average number of tracks per gCell 8.13	 on layer (4)	 M4
Average number of tracks per gCell 5.01	 on layer (5)	 M5
Average number of tracks per gCell 5.01	 on layer (6)	 M6
Average number of tracks per gCell 5.01	 on layer (7)	 M7
Average number of tracks per gCell 5.01	 on layer (8)	 M8
Average number of tracks per gCell 5.01	 on layer (9)	 M9
Average number of tracks per gCell 1.00	 on layer (10)	 MRDL
Number of gCells = 1267360
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used   13  Alloctr   13  Proc    0 
[End of Build Congestion map] Total (MB): Used  141  Alloctr  143  Proc 2028 
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   25  Alloctr   25  Proc    0 
[End of Build Data] Total (MB): Used  141  Alloctr  143  Proc 2028 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  141  Alloctr  143  Proc 2028 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  141  Alloctr  143  Proc 2028 
Initial. Routing result:
Initial. Both Dirs: Overflow =    41 Max = 2 GRCs =    52 (0.02%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =    41 Max = 2 (GRCs = 21) GRCs =    52 (0.04%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =    41 Max = 2 (GRCs = 21) GRCs =    52 (0.04%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 47.45
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 1.33
Initial. Layer M3 wire length = 28.82
Initial. Layer M4 wire length = 17.30
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 138
Initial. Via VIA12SQ_C count = 0
Initial. Via VIA23SQ_C count = 71
Initial. Via VIA34SQ_C count = 66
Initial. Via VIA45SQ count = 1
Initial. Via VIA56SQ count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  141  Alloctr  143  Proc 2028 
phase1. Routing result:
phase1. Both Dirs: Overflow =    41 Max = 2 GRCs =    52 (0.02%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =    41 Max = 2 (GRCs = 21) GRCs =    52 (0.04%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =    41 Max = 2 (GRCs = 21) GRCs =    52 (0.04%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 47.45
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 1.33
phase1. Layer M3 wire length = 28.82
phase1. Layer M4 wire length = 17.30
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 138
phase1. Via VIA12SQ_C count = 0
phase1. Via VIA23SQ_C count = 71
phase1. Via VIA34SQ_C count = 66
phase1. Via VIA45SQ count = 1
phase1. Via VIA56SQ count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:02 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used   25  Alloctr   25  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  141  Alloctr  143  Proc 2028 

Information: Global Routing terminated early: true (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   =  0.61 %
Peak    vertical track utilization   = 73.33 %
Average horizontal track utilization =  0.35 %
Peak    horizontal track utilization = 28.57 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  -12  Alloctr  -12  Proc    0 
[GR: Done] Total (MB): Used  131  Alloctr  132  Proc 2028 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:02 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[GR: Done] Stage (MB): Used   15  Alloctr   15  Proc    0 
[GR: Done] Total (MB): Used  131  Alloctr  132  Proc 2028 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used  115  Alloctr  117  Proc 2028 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :	 false               
track.timing_driven                                     :	 false               

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    6  Alloctr    5  Proc    0 
[Track Assign: Read routes] Total (MB): Used  117  Alloctr  119  Proc 2028 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 51 of 437


[Track Assign: Iteration 0] Elapsed real time: 0:00:01 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 0] Stage (MB): Used    7  Alloctr    6  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used  118  Alloctr  119  Proc 2028 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:02 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Iteration 1] Stage (MB): Used    7  Alloctr    6  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used  118  Alloctr  119  Proc 2028 

Number of wires with overlap after iteration 1 = 74 of 372


Wire length and via report:
---------------------------
Number of M1 wires: 0 		  : 0
Number of M2 wires: 221 		 VIA12SQ_C: 0
Number of M3 wires: 97 		 VIA23SQ_C: 71
Number of M4 wires: 52 		 VIA34SQ_C: 68
Number of M5 wires: 2 		 VIA45SQ: 3
Number of M6 wires: 0 		 VIA56SQ: 0
Number of M7 wires: 0 		 VIA67SQ_C: 0
Number of M8 wires: 0 		 VIA78SQ_C: 0
Number of M9 wires: 0 		 VIA89_C: 0
Number of MRDL wires: 0 		 VIA9RDL: 0
Total number of wires: 372 		 vias: 142

Total M1 wire length: 0.0
Total M2 wire length: 35.5
Total M3 wire length: 38.2
Total M4 wire length: 14.7
Total M5 wire length: 0.5
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 88.9

Longest M1 wire length: 0.0
Longest M2 wire length: 0.7
Longest M3 wire length: 3.7
Longest M4 wire length: 3.6
Longest M5 wire length: 0.3
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:02 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Done] Stage (MB): Used    2  Alloctr    3  Proc    0 
[Track Assign: Done] Total (MB): Used  114  Alloctr  116  Proc 2028 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :	 true                
detail.timing_driven                                    :	 false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   10  Alloctr   10  Proc    0 
[Dr init] Total (MB): Used  125  Alloctr  126  Proc 2028 
Total number of nets = 26968, of which 0 are not extracted
Total number of open nets = 26848, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)

Switch to reduced partition bloat for speedup (DRC report is not accurate)
Start DR iteration 0: uniform partition
Routed	29/1296 Partitions, Violations =	0
Routed	30/1296 Partitions, Violations =	0
Routed	33/1296 Partitions, Violations =	0
Routed	35/1296 Partitions, Violations =	0
Routed	36/1296 Partitions, Violations =	0
Routed	37/1296 Partitions, Violations =	0
Routed	38/1296 Partitions, Violations =	0
Routed	42/1296 Partitions, Violations =	0
Routed	48/1296 Partitions, Violations =	0
Routed	54/1296 Partitions, Violations =	0
Routed	60/1296 Partitions, Violations =	1
Routed	66/1296 Partitions, Violations =	1
Routed	72/1296 Partitions, Violations =	0
Routed	78/1296 Partitions, Violations =	0
Routed	84/1296 Partitions, Violations =	0
Routed	90/1296 Partitions, Violations =	0
Routed	96/1296 Partitions, Violations =	0
Routed	102/1296 Partitions, Violations =	0
Routed	108/1296 Partitions, Violations =	0
Routed	114/1296 Partitions, Violations =	0
Routed	120/1296 Partitions, Violations =	0
Routed	126/1296 Partitions, Violations =	0
Routed	132/1296 Partitions, Violations =	0
Routed	138/1296 Partitions, Violations =	0
Routed	144/1296 Partitions, Violations =	0
Routed	150/1296 Partitions, Violations =	2
Routed	156/1296 Partitions, Violations =	2
Routed	162/1296 Partitions, Violations =	2
Routed	168/1296 Partitions, Violations =	2
Routed	174/1296 Partitions, Violations =	2
Routed	180/1296 Partitions, Violations =	3
Routed	186/1296 Partitions, Violations =	3
Routed	192/1296 Partitions, Violations =	3
Routed	198/1296 Partitions, Violations =	2
Routed	204/1296 Partitions, Violations =	2
Routed	211/1296 Partitions, Violations =	2
Routed	216/1296 Partitions, Violations =	2
Routed	222/1296 Partitions, Violations =	3
Routed	228/1296 Partitions, Violations =	3
Routed	234/1296 Partitions, Violations =	3
Routed	240/1296 Partitions, Violations =	3
Routed	246/1296 Partitions, Violations =	2
Routed	254/1296 Partitions, Violations =	2
Routed	258/1296 Partitions, Violations =	2
Routed	264/1296 Partitions, Violations =	2
Routed	270/1296 Partitions, Violations =	2
Routed	277/1296 Partitions, Violations =	2
Routed	282/1296 Partitions, Violations =	3
Routed	288/1296 Partitions, Violations =	3
Routed	294/1296 Partitions, Violations =	3
Routed	301/1296 Partitions, Violations =	3
Routed	306/1296 Partitions, Violations =	2
Routed	312/1296 Partitions, Violations =	2
Routed	318/1296 Partitions, Violations =	2
Routed	326/1296 Partitions, Violations =	2
Routed	330/1296 Partitions, Violations =	3
Routed	336/1296 Partitions, Violations =	3
Routed	342/1296 Partitions, Violations =	3
Routed	352/1296 Partitions, Violations =	3
Routed	354/1296 Partitions, Violations =	3
Routed	360/1296 Partitions, Violations =	2
Routed	366/1296 Partitions, Violations =	4
Routed	372/1296 Partitions, Violations =	4
Routed	379/1296 Partitions, Violations =	4
Routed	384/1296 Partitions, Violations =	4
Routed	390/1296 Partitions, Violations =	4
Routed	396/1296 Partitions, Violations =	2
Routed	402/1296 Partitions, Violations =	2
Routed	408/1296 Partitions, Violations =	2
Routed	414/1296 Partitions, Violations =	2
Routed	420/1296 Partitions, Violations =	2
Routed	426/1296 Partitions, Violations =	2
Routed	436/1296 Partitions, Violations =	2
Routed	438/1296 Partitions, Violations =	2
Routed	444/1296 Partitions, Violations =	3
Routed	450/1296 Partitions, Violations =	3
Routed	456/1296 Partitions, Violations =	3
Routed	466/1296 Partitions, Violations =	3
Routed	468/1296 Partitions, Violations =	3
Routed	474/1296 Partitions, Violations =	3
Routed	480/1296 Partitions, Violations =	3
Routed	486/1296 Partitions, Violations =	3
Routed	497/1296 Partitions, Violations =	3
Routed	498/1296 Partitions, Violations =	3
Routed	504/1296 Partitions, Violations =	3
Routed	510/1296 Partitions, Violations =	3
Routed	516/1296 Partitions, Violations =	3
Routed	522/1296 Partitions, Violations =	3
Routed	529/1296 Partitions, Violations =	3
Routed	534/1296 Partitions, Violations =	3
Routed	540/1296 Partitions, Violations =	3
Routed	546/1296 Partitions, Violations =	3
Routed	552/1296 Partitions, Violations =	3
Routed	562/1296 Partitions, Violations =	3
Routed	564/1296 Partitions, Violations =	3
Routed	570/1296 Partitions, Violations =	3
Routed	576/1296 Partitions, Violations =	3
Routed	582/1296 Partitions, Violations =	3
Routed	588/1296 Partitions, Violations =	3
Routed	596/1296 Partitions, Violations =	3
Routed	600/1296 Partitions, Violations =	3
Routed	606/1296 Partitions, Violations =	4
Routed	612/1296 Partitions, Violations =	4
Routed	618/1296 Partitions, Violations =	4
Routed	624/1296 Partitions, Violations =	4
Routed	631/1296 Partitions, Violations =	4
Routed	636/1296 Partitions, Violations =	4
Routed	642/1296 Partitions, Violations =	3
Routed	648/1296 Partitions, Violations =	3
Routed	654/1296 Partitions, Violations =	3
Routed	660/1296 Partitions, Violations =	3
Routed	667/1296 Partitions, Violations =	3
Routed	672/1296 Partitions, Violations =	3
Routed	678/1296 Partitions, Violations =	3
Routed	684/1296 Partitions, Violations =	3
Routed	690/1296 Partitions, Violations =	3
Routed	696/1296 Partitions, Violations =	3
Routed	702/1296 Partitions, Violations =	3
Routed	708/1296 Partitions, Violations =	3
Routed	714/1296 Partitions, Violations =	3
Routed	720/1296 Partitions, Violations =	3
Routed	726/1296 Partitions, Violations =	3
Routed	736/1296 Partitions, Violations =	3
Routed	738/1296 Partitions, Violations =	3
Routed	744/1296 Partitions, Violations =	3
Routed	750/1296 Partitions, Violations =	3
Routed	756/1296 Partitions, Violations =	3
Routed	762/1296 Partitions, Violations =	3
Routed	769/1296 Partitions, Violations =	3
Routed	774/1296 Partitions, Violations =	3
Routed	780/1296 Partitions, Violations =	3
Routed	786/1296 Partitions, Violations =	3
Routed	793/1296 Partitions, Violations =	3
Routed	798/1296 Partitions, Violations =	3
Routed	804/1296 Partitions, Violations =	3
Routed	810/1296 Partitions, Violations =	3
Routed	816/1296 Partitions, Violations =	3
Routed	822/1296 Partitions, Violations =	3
Routed	828/1296 Partitions, Violations =	3
Routed	834/1296 Partitions, Violations =	3
Routed	840/1296 Partitions, Violations =	3
Routed	846/1296 Partitions, Violations =	3
Routed	852/1296 Partitions, Violations =	3
Routed	858/1296 Partitions, Violations =	3
Routed	864/1296 Partitions, Violations =	3
Routed	870/1296 Partitions, Violations =	3
Routed	876/1296 Partitions, Violations =	3
Routed	882/1296 Partitions, Violations =	3
Routed	888/1296 Partitions, Violations =	3
Routed	894/1296 Partitions, Violations =	3
Routed	900/1296 Partitions, Violations =	3
Routed	906/1296 Partitions, Violations =	3
Routed	912/1296 Partitions, Violations =	3
Routed	918/1296 Partitions, Violations =	3
Routed	924/1296 Partitions, Violations =	3
Routed	930/1296 Partitions, Violations =	3
Routed	938/1296 Partitions, Violations =	3
Routed	942/1296 Partitions, Violations =	3
Routed	948/1296 Partitions, Violations =	3
Routed	954/1296 Partitions, Violations =	3
Routed	960/1296 Partitions, Violations =	4
Routed	966/1296 Partitions, Violations =	5
Routed	972/1296 Partitions, Violations =	5
Routed	978/1296 Partitions, Violations =	5
Routed	984/1296 Partitions, Violations =	4
Routed	991/1296 Partitions, Violations =	3
Routed	996/1296 Partitions, Violations =	3
Routed	1002/1296 Partitions, Violations =	3
Routed	1008/1296 Partitions, Violations =	3
Routed	1016/1296 Partitions, Violations =	3
Routed	1020/1296 Partitions, Violations =	3
Routed	1026/1296 Partitions, Violations =	3
Routed	1032/1296 Partitions, Violations =	3
Routed	1040/1296 Partitions, Violations =	3
Routed	1044/1296 Partitions, Violations =	3
Routed	1050/1296 Partitions, Violations =	3
Routed	1056/1296 Partitions, Violations =	3
Routed	1063/1296 Partitions, Violations =	3
Routed	1068/1296 Partitions, Violations =	3
Routed	1074/1296 Partitions, Violations =	3
Routed	1085/1296 Partitions, Violations =	3
Routed	1086/1296 Partitions, Violations =	3
Routed	1092/1296 Partitions, Violations =	3
Routed	1098/1296 Partitions, Violations =	3
Routed	1106/1296 Partitions, Violations =	3
Routed	1110/1296 Partitions, Violations =	3
Routed	1118/1296 Partitions, Violations =	3
Routed	1126/1296 Partitions, Violations =	3
Routed	1128/1296 Partitions, Violations =	3
Routed	1144/1296 Partitions, Violations =	3
Routed	1145/1296 Partitions, Violations =	3
Routed	1146/1296 Partitions, Violations =	3
Routed	1161/1296 Partitions, Violations =	3
Routed	1162/1296 Partitions, Violations =	3
Routed	1164/1296 Partitions, Violations =	3
Routed	1177/1296 Partitions, Violations =	3
Routed	1178/1296 Partitions, Violations =	3
Routed	1182/1296 Partitions, Violations =	3
Routed	1192/1296 Partitions, Violations =	3
Routed	1195/1296 Partitions, Violations =	3
Routed	1206/1296 Partitions, Violations =	3
Routed	1209/1296 Partitions, Violations =	3
Routed	1212/1296 Partitions, Violations =	3
Routed	1222/1296 Partitions, Violations =	3
Routed	1224/1296 Partitions, Violations =	3
Routed	1234/1296 Partitions, Violations =	3
Routed	1236/1296 Partitions, Violations =	3
Routed	1244/1296 Partitions, Violations =	3
Routed	1248/1296 Partitions, Violations =	3
Routed	1254/1296 Partitions, Violations =	3
Routed	1261/1296 Partitions, Violations =	3
Routed	1266/1296 Partitions, Violations =	4
Routed	1272/1296 Partitions, Violations =	4
Routed	1278/1296 Partitions, Violations =	4
Routed	1284/1296 Partitions, Violations =	4
Routed	1290/1296 Partitions, Violations =	4
Routed	1296/1296 Partitions, Violations =	4

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	4
	Less than minimum area : 2
	Same net spacing : 1
	Same net via-cut spacing : 1

[Iter 0] Elapsed real time: 0:00:05 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 0] Stage (MB): Used   19  Alloctr   19  Proc    0 
[Iter 0] Total (MB): Used  133  Alloctr  135  Proc 2028 

End DR iteration 0 with 1296 parts

Start DR iteration 1: non-uniform partition
Routed	1/4 Partitions, Violations =	3
Routed	2/4 Partitions, Violations =	2
Routed	3/4 Partitions, Violations =	1
Routed	4/4 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	Less than minimum area : 1

[Iter 1] Elapsed real time: 0:00:05 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:05
[Iter 1] Stage (MB): Used   19  Alloctr   19  Proc    0 
[Iter 1] Total (MB): Used  133  Alloctr  135  Proc 2028 

End DR iteration 1 with 4 parts

Start DR iteration 2: non-uniform partition
Routed	1/1 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 2] Elapsed real time: 0:00:05 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:05
[Iter 2] Stage (MB): Used   19  Alloctr   19  Proc    0 
[Iter 2] Total (MB): Used  133  Alloctr  135  Proc 2028 

End DR iteration 2 with 1 parts


Switch back to normal partition bloat and recalculate DRC:

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked	2/81 Partitions, Violations =	0
Checked	3/81 Partitions, Violations =	0
Checked	6/81 Partitions, Violations =	0
Checked	9/81 Partitions, Violations =	0
Checked	12/81 Partitions, Violations =	0
Checked	15/81 Partitions, Violations =	0
Checked	18/81 Partitions, Violations =	0
Checked	21/81 Partitions, Violations =	0
Checked	24/81 Partitions, Violations =	0
Checked	27/81 Partitions, Violations =	0
Checked	30/81 Partitions, Violations =	0
Checked	33/81 Partitions, Violations =	0
Checked	36/81 Partitions, Violations =	0
Checked	39/81 Partitions, Violations =	0
Checked	42/81 Partitions, Violations =	0
Checked	45/81 Partitions, Violations =	0
Checked	48/81 Partitions, Violations =	0
Checked	51/81 Partitions, Violations =	0
Checked	54/81 Partitions, Violations =	0
Checked	57/81 Partitions, Violations =	0
Checked	60/81 Partitions, Violations =	0
Checked	63/81 Partitions, Violations =	0
Checked	66/81 Partitions, Violations =	0
Checked	69/81 Partitions, Violations =	0
Checked	72/81 Partitions, Violations =	0
Checked	75/81 Partitions, Violations =	0
Checked	80/81 Partitions, Violations =	0
Checked	81/81 Partitions, Violations =	0
[DRC CHECK] Elapsed real time: 0:00:06 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[DRC CHECK] Stage (MB): Used   19  Alloctr   19  Proc    0 
[DRC CHECK] Total (MB): Used  133  Alloctr  135  Proc 2028 
Finish DR since reached 0 DRC

Information: Detail Routing terminated early because DRCs were not converging: false (ZRT-312)
[DR] Elapsed real time: 0:00:06 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[DR] Stage (MB): Used    1  Alloctr    1  Proc    0 
[DR] Total (MB): Used  116  Alloctr  117  Proc 2028 
[DR: Done] Elapsed real time: 0:00:06 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[DR: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[DR: Done] Total (MB): Used  116  Alloctr  117  Proc 2028 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    11386 micron
Total Number of Contacts =             6370
Total Number of Wires =                7590
Total Number of PtConns =              1414
Total Number of Routed Wires =       7590
Total Routed Wire Length =           10219 micron
Total Number of Routed Contacts =       6370
	Layer               M1 :          0 micron
	Layer               M2 :         74 micron
	Layer               M3 :       5360 micron
	Layer               M4 :       3888 micron
	Layer               M5 :       1232 micron
	Layer               M6 :        797 micron
	Layer               M7 :         27 micron
	Layer               M8 :          8 micron
	Layer               M9 :          0 micron
	Layer             MRDL :          0 micron
	Via       VIA78SQ(rot) :          2
	Via          VIA67SQ_C :          6
	Via     VIA67SQ_C(rot) :          2
	Via     VIA56SQ_C(rot) :         32
	Via            VIA56SQ :        141
	Via            VIA45SQ :        549
	Via     VIA34SQ_C(rot) :       2932
	Via        VIA34BAR2_C :          1
	Via       VIA34SQ(rot) :          7
	Via          VIA23SQ_C :       2514
	Via        VIA2_33SQ_C :          2
	Via     VIA12SQ_C(rot) :         97
	Via          VIA12LG_C :          2
	Via   VIA1_32SQ_C(rot) :         83

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 6370 vias)
 
    Layer VIA1       =  0.00% (0      / 182     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (182     vias)
    Layer VIA2       =  0.00% (0      / 2516    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2516    vias)
    Layer VIA3       =  0.00% (0      / 2940    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2940    vias)
    Layer VIA4       =  0.00% (0      / 549     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (549     vias)
    Layer VIA5       =  0.00% (0      / 173     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (173     vias)
    Layer VIA6       =  0.00% (0      / 8       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8       vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 
  Total double via conversion rate    =  0.00% (0 / 6370 vias)
 
    Layer VIA1       =  0.00% (0      / 182     vias)
    Layer VIA2       =  0.00% (0      / 2516    vias)
    Layer VIA3       =  0.00% (0      / 2940    vias)
    Layer VIA4       =  0.00% (0      / 549     vias)
    Layer VIA5       =  0.00% (0      / 173     vias)
    Layer VIA6       =  0.00% (0      / 8       vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 6370 vias)
 
    Layer VIA1       =  0.00% (0      / 182     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (182     vias)
    Layer VIA2       =  0.00% (0      / 2516    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2516    vias)
    Layer VIA3       =  0.00% (0      / 2940    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2940    vias)
    Layer VIA4       =  0.00% (0      / 549     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (549     vias)
    Layer VIA5       =  0.00% (0      / 173     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (173     vias)
    Layer VIA6       =  0.00% (0      / 8       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (8       vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 

Total number of nets = 26968
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: The net parasitics of block cv32e40p_top are cleared. (TIM-123)
Begin building search trees for block cv32e40p_top:cv32e40p_CTS.design
Done building search trees for block cv32e40p_top:cv32e40p_CTS.design (time 0s)
Information: The stitching and editing of coupling caps is turned OFF for design 'cv32e40p_top:cv32e40p_CTS.design'. (TIM-125)
Information: Design cv32e40p_CTS has 26953 nets, 0 global routed, 103 detail routed. (NEX-024)
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
Information: The RC mode used is CTO for design 'cv32e40p_top'. (NEX-022)
Information: Design Average RC for design cv32e40p_CTS  (NEX-011)
Information: r = 2.180030 ohm/um, via_r = 1.038830 ohm/cut, c = 0.139534 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.590136 ohm/um, via_r = 0.655245 ohm/cut, c = 0.130726 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 26951, routed nets = 103, across physical hierarchy nets = 0, parasitics cached nets = 26951, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

npo-clock-opt optimization Phase 33 Iter  1         0.00      0.00         4       0.016           -           0.094
Enable dominated scenarios

npo-clock-opt optimization complete                 0.00      0.00         3       0.016           -           0.094
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921817863  -9.017937605874  3.105167810187  9.865893909851  6.078161864085  2.744591441123
8.318115604907  9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578393224  -7.876358018112  2.192622113840  0.965198541094  2.700186343881  3.840743164440
3.750206053169  7.663458842299  6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287496892  -7.205135612169  8.279848511696  1.185180290997  3.334475808244  5.867992031622
7.173894385364  9.669819999761  7.591487347087  7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270537326  -7.050450594780  2.404415191658  6.131216044054  4.100259366110  1.274001889655
4.570746653063  5.624878808820  7.826857253678  4.759133418263  5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474522495  -0.513656896621  5.028067636589  6.111277946103  6.181411612107  1.581968665776
7.486041822107  9.584562469756  2.041727387119  3.921160867338  0.650488682345  9.472458902409  3.368484394994  4.897111549020  6.860149644452  -2.000104151691  9.096832964548  2.199405309512  0.915949467443  5.466385608426
8.142690055883  4.607193265224  8.244463794567  3.504870705451  1.682716012888  7.173433718510  9.939562708373  3.617852772683  8.946772037652  -1.169969632707  4.520433613121  3.092333009795  5.580765536993  1.131680063510
0.721709625254  7.515947417690  0.649322209371  1.017031043513  5.811519666269  5.826730883342  4.349383292435  0.216216918317  9.612142822527  -7.311156882104  0.824005033008  0.358525586693  8.022058869284  2.603425685844
5.024802551363  1.359359521353  5.407563451201  2.804123477518  1.265300052200  0.417760313533  1.833872465081  6.448557737188  4.848373512548  -2.936801155033  8.672980913531  4.214769616610  9.007666570112  3.308490278452
5.607471109985  8.514743640423  2.764676979434  9.324216938770  1.551199989997  2.300508202625  0.754685030179  1.961421411696  2.781303741418  -3.355375255650  9.438495682918  9.138166942545  9.020248508464  9.978764595117
7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413524984361  3.309910198619  7.452798206103  1.902827924529  5.623407659547  -7.269363108696  3.368999992090  7.095005815702  7.411375456476  6.944539076650
5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.605155657803  8.173730247963  9.287277774418  7.540401048505  0.000353717956  -5.833784656721  4.755073078751  4.389825956592  1.217802201793  7.505167410467
0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064138237  0.221226938718  4.029619714242  -9.406669196875  2.780450450624  0.725658714657  8.793263087635  8.918405319113
5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  3.056717440238  -7.977150103284  5.096383848927  1.514735770128  7.396831020513  5.512452927835
1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326383131  -4.288630287880  5.818414112313  2.345993422627  0.037365005045  0.494073340392
8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.926377660982  -3.652834162614  2.539160427473  6.654373218747  4.022434351365  6.796914602757
0.618562611981  3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.867338065048  8.682345347245  -8.902409436848  4.395471362490  1.541484986014  9.244491500010  4.051984009534
5.907689219704  1.709512091590  0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888117343  -3.718510093956  2.709850244464  2.774047194677  2.637691416996  9.532090552994
6.656262309097  9.409795558072  6.136993113139  7.763510072170  9.625254751594  7.417690064932  2.209371101703  1.043513581151  9.666269982673  -0.883342534938  3.293912904300  6.910771261214  2.422566031115  6.782497182351
9.141628035616  1.286693802201  9.569284260313  2.585844502480  2.551363135935  9.521353540756  3.451201280412  3.477518126530  0.052200441776  -0.313533283387  2.466568527534  7.739542784837  3.112587593680  1.055326967149
4.124225421230  5.316610900762  7.270112330810  7.178452560747  1.109985851474  3.640423276467  6.979434932421  6.938770155119  9.989997630050  -8.202625175468  5.031657128759  1.413050678130  3.341457635537  5.155943043790
9.893602913670  2.642545902020  9.208464997847  1.495117746745  7.734047317127  4.721421981592  0.740044433141  4.637138041352  4.984361730991  -0.198619845279  8.207681122899  7.926983962340  7.259586026936  3.008989436740
3.103784709364  1.515702741133  6.156476694424  6.976650523956  5.921087480218  9.647382389440  1.463832453161  0.419342160515  5.657803217373  -0.247963028727  7.775996786657  1.040969400035  3.317995883378  4.556014575458
7.289445438746  1.656592121786  3.901793750587  4.310467080093  3.986343950985  1.607812396408  5.274420834112  3.831811560490  7.969922902608  -3.246462495006  4.139715054739  6.930172802961  9.314281240666  9.096168378996
4.661318072329  4.414657879322  4.787635891811  2.219113510369  6.096373414109  4.270014844388  1.384045006444  0.375020605316  9.766345284229  -9.621220216795  0.776445879903  7.788688705671  7.040277097715  0.003577609589
7.059611151237  1.470128739689  2.720513551216  9.827835139826  8.118372519099  7.333443640824  4.586760973162  2.717389438536  4.966981399976  -1.759148834708  7.764798661933  6.769361206332  6.983170728863  0.187173681792
8.323007234353  9.122627003732  6.705045049478  0.240392817363  1.613985254405  4.410021006611  0.127471858965  5.457074665306  3.562487280882  -0.782685825367  8.476491373433  3.542366192637  7.260921665283  4.062907353867
4.638167665291  9.918747402249  5.051365679662  1.502757061856  2.611981344610  3.618147231210  7.158167536577  6.748604182210  7.958456646975  -6.204172838711  9.393694018340  8.067402268234  5.947284190240  9.336131539499
4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.546609230842  6.814269005588  3.460719726522  -4.824446479456  7.351965002152  1.160635001288  8.717382671851  0.993249370837
3.361785277268  3.894677263765  2.116996953270  7.452994665626  2.309097940979  5.558072613699  3.113139776351  0.072170962525  4.751594141769  -0.064932320937  1.102281136968  3.583515366626  9.582612388334  2.434221429243

npo-clock-opt final QoR
_______________________
Scenario Mapping Table
1: func_fast_Cmax
2: func_fast_Cmin
3: func_slow_Cmax
4: func_slow_Cmin
5: scan_fast_Cmax
6: scan_fast_Cmin
7: scan_slow_Cmax
8: scan_slow_Cmin

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk_i

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.0000     0.0000      0   0.0000     0.0000      0
    3   1   0.0000     0.0000      0   0.0000     0.0000      0
    3   2   0.0000     0.0000      0   0.0000     0.0000      0
    3   3   0.0000     0.0000      0   0.0000     0.0000      0
    3   4   0.0000     0.0000      0   0.0000     0.0000      0
    3   5   0.0000     0.0000      0   0.0000     0.0000      0
    3   6   0.0000     0.0000      0   0.0000     0.0000      0
    3   7   0.0000     0.0000      0   0.0000     0.0000      0
    4   1   0.0000     0.0000      0   0.0000     0.0000      0
    4   2   0.0000     0.0000      0   0.0000     0.0000      0
    4   3   0.0000     0.0000      0   0.0000     0.0000      0
    4   4   0.0000     0.0000      0   0.0000     0.0000      0
    4   5   0.0000     0.0000      0   0.0000     0.0000      0
    4   6   0.0000     0.0000      0   0.0000     0.0000      0
    4   7   0.0000     0.0000      0   0.0000     0.0000      0
    5   1   0.0000     0.0000      0   0.0000     0.0000      0
    5   2   0.0000     0.0000      0   0.0000     0.0000      0
    5   3   0.0000     0.0000      0   0.0000     0.0000      0
    5   4   0.0000     0.0000      0   0.0000     0.0000      0
    5   5   0.0000     0.0000      0   0.0000     0.0000      0
    5   6   0.0000     0.0000      0   0.0000     0.0000      0
    5   7   0.0000     0.0000      0   0.0000     0.0000      0
    6   1   0.0000     0.0000      0   0.0000     0.0000      0
    6   2   0.0000     0.0000      0   0.0000     0.0000      0
    6   3   0.0000     0.0000      0   0.0000     0.0000      0
    6   4   0.0000     0.0000      0   0.0000     0.0000      0
    6   5   0.0000     0.0000      0   0.0000     0.0000      0
    6   6   0.0000     0.0000      0   0.0000     0.0000      0
    6   7   0.0000     0.0000      0   0.0000     0.0000      0
    7   1   0.0000     0.0000      0   0.0000     0.0000      0
    7   2   0.0000     0.0000      0   0.0000     0.0000      0
    7   3   0.0000     0.0000      0   0.0000     0.0000      0
    7   4   0.0000     0.0000      0   0.0000     0.0000      0
    7   5   0.0000     0.0000      0   0.0000     0.0000      0
    7   6   0.0000     0.0000      0   0.0000     0.0000      0
    7   7   0.0000     0.0000      0   0.0000     0.0000      0
    8   1   0.0000     0.0000      0   0.0000     0.0000      0
    8   2   0.0000     0.0000      0   0.0000     0.0000      0
    8   3   0.0000     0.0000      0   0.0000     0.0000      0
    8   4   0.0000     0.0000      0   0.0000     0.0000      0
    8   5   0.0000     0.0000      0   0.0000     0.0000      0
    8   6   0.0000     0.0000      0   0.0000     0.0000      0
    8   7   0.0000     0.0000      0   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000      0   0.0000     0.0000      0        0     0.0000        0          -
    2   *   0.0000     0.0000      0   0.0000     0.0000      0        0     0.0000        0          -
    3   *   0.0000     0.0000      0   0.0000     0.0000      0        0     0.0000        4          -
    4   *   0.0000     0.0000      0   0.0000     0.0000      0        0     0.0000        0          -
    5   *   0.0000     0.0000      0   0.0000     0.0000      0        0     0.0000        0          -
    6   *   0.0000     0.0000      0   0.0000     0.0000      0        0     0.0000        0          -
    7   *   0.0000     0.0000      0   0.0000     0.0000      0        0     0.0000        4          -
    8   *   0.0000     0.0000      0   0.0000     0.0000      0        0     0.0000        0          -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000      0   0.0000     0.0000      0        0     0.0000        4          -     15880.33      24644        493       3931
--------------------------------------------------------------------------------------------------------------------

npo-clock-opt final QoR Summary         WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
npo-clock-opt final QoR Summary      0.0000     0.0000      0   0.0000     0.0000      0        0        4          -     15880.33      24644

npo-clock-opt command complete                CPU:   325 s (  0.09 hr )  ELAPSE:   338 s (  0.09 hr )  MEM-PEAK:   962 MB
npo-clock-opt command statistics  CPU=208 sec (0.06 hr) ELAPSED=214 sec (0.06 hr) MEM-PEAK=0.939 GB
Information: Running auto PG connection. (NDM-099)
1
# clock_opt -to build_clock
# clock_opt -from route_clock -to route_clock
# clock_opt -from final_opto
## If any issue at analysis, update CT constraints 
##################################################
connect_pg_net -net "VDD" [get_pins -hierarchical "*/VDD*"]
connect_pg_net -net "VSS" [get_pins -hierarchical "*/VSS"]
# ================================================ #
# =================== Reports ==================== #
# ================================================ #
sh mkdir -p reports output_cts 
report_routing_rules -verbose >  reports/cts_routing_rules.rpt
report_clock_routing_rules >  reports/cts_clock_routing_rules.rpt
report_ports -verbose [get_ports *clk*] >  reports/cts_ports.rpt
report_clock_settings >  reports/cts_clk_setting.rpt
report_utilization > reports/utilization.rpt
check_pg_drc  > reports/drc_final.rpt
check_routes  > reports/routes_violations.rpt
report_design > reports/design.rpt
report_cell   > reports/cells.rpt
report_qor    > reports/qor.rpt
report_timing -nosplit -delay_type max -max_paths 10 -significant_digits 3 > reports/setup.rpt
report_timing -nosplit -delay_type min -max_paths 10 -significant_digits 3 > reports/hold.rpt
write_def output_cts/cv32e40p.def
****************************************
Report : Data Mismatches
Version: O-2018.06-SP1
Date   : Sun Jun 29 18:47:00 2025
****************************************
No mismatches exist on the design.
---------------------------------------
Number of Written DEF Constructs
---------------------------------------
VERSION                        : 1
DIVIDERCHAR                    : 1
BUSBITCHARS                    : 1
DESIGN                         : 1
UNITS                          : 1
PROPERTYDEFINITIONS            : 1
DIEAREA                        : 1
ROW                            : 340
TRACKS                         : 18
VIAS                           : 8
NONDEFAULTRULES                : 1
COMPONENTS                     : 27038
PINS                           : 391
PINPROPERTIES                  : 389
SPECIALNETS                    : 101
NETS                           : 26966
SCANCHAINS                     : 5
1
write_verilog -include {all} output_cts/cv32e40p.v
1
save_block -as cv32e40p_CTS
Information: Saving block 'cv32e40p_top:cv32e40p_CTS.design'
1
puts "finish_cts"
finish_cts
start_gui
icc2_shell> gui_show_error_data
icc2_shell> quit
Maximum memory usage for this session: 962.27 MB
CPU usage for this session:    349 seconds (  0.10 hours)
Elapsed time for this session:    382 seconds (  0.11 hours)
Thank you for using IC Compiler II.
