

================================================================
== Vitis HLS Report for 'conv37_Pipeline_in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3'
================================================================
* Date:           Thu Oct 30 18:13:30 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    83331|    83331|  0.833 ms|  0.833 ms|  83331|  83331|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                             Loop Name                             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3  |    83329|    83329|       107|          9|          9|  9248|       yes|
        +-------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 9, depth = 108


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 108
* Pipeline : 1
  Pipeline-0 : II = 9, D = 108, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%pad_w_3 = alloca i32 1"   --->   Operation 110 'alloca' 'pad_w_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%pad_h = alloca i32 1"   --->   Operation 111 'alloca' 'pad_h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%indvar_flatten35 = alloca i32 1"   --->   Operation 112 'alloca' 'indvar_flatten35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%in_feat = alloca i32 1"   --->   Operation 113 'alloca' 'in_feat' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%indvar_flatten288 = alloca i32 1"   --->   Operation 114 'alloca' 'indvar_flatten288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_0_0_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 115 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_0_0_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 116 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_0_1_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 117 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_0_1_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 118 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_1_0_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 119 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_1_0_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 120 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_1_1_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 121 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_1_1_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 122 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_2_0_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 123 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_2_0_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 124 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_2_1_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 125 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_2_1_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 126 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_3_0_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 127 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_3_0_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 128 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_3_1_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 129 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_3_1_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 130 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_4_0_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 131 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_4_0_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 132 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_4_1_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 133 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_4_1_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 134 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_5_0_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 135 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_5_0_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 136 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_5_1_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 137 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_5_1_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 138 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_6_0_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 139 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_6_0_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 140 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_6_1_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 141 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_6_1_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 142 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_7_0_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 143 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_7_0_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 144 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_7_1_0, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 145 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_7_1_1, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 146 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.42ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten288"   --->   Operation 147 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 148 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %in_feat"   --->   Operation 148 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 149 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten35"   --->   Operation 149 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 150 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %pad_h"   --->   Operation 150 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 151 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %pad_w_3"   --->   Operation 151 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body60.i"   --->   Operation 152 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.87>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%th = load i5 %pad_h"   --->   Operation 153 'load' 'th' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%in_feat_1 = load i6 %in_feat" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 154 'load' 'in_feat_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%indvar_flatten288_load = load i14 %indvar_flatten288" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 155 'load' 'indvar_flatten288_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln417 = trunc i6 %in_feat_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 156 'trunc' 'trunc_ln417' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %in_feat_1, i32 3, i32 4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 157 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i1.i2, i2 %lshr_ln, i1 0, i2 %lshr_ln" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 158 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%p_cast6 = zext i5 %tmp" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 159 'zext' 'p_cast6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%conv3_weights_local_0_1_1_addr = getelementptr i32 %conv3_weights_local_0_1_1, i64 0, i64 %p_cast6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 160 'getelementptr' 'conv3_weights_local_0_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%conv3_weights_local_1_1_1_addr = getelementptr i32 %conv3_weights_local_1_1_1, i64 0, i64 %p_cast6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 161 'getelementptr' 'conv3_weights_local_1_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%conv3_weights_local_2_1_1_addr = getelementptr i32 %conv3_weights_local_2_1_1, i64 0, i64 %p_cast6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 162 'getelementptr' 'conv3_weights_local_2_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%conv3_weights_local_3_1_1_addr = getelementptr i32 %conv3_weights_local_3_1_1, i64 0, i64 %p_cast6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 163 'getelementptr' 'conv3_weights_local_3_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%conv3_weights_local_4_1_1_addr = getelementptr i32 %conv3_weights_local_4_1_1, i64 0, i64 %p_cast6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 164 'getelementptr' 'conv3_weights_local_4_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%conv3_weights_local_5_1_1_addr = getelementptr i32 %conv3_weights_local_5_1_1, i64 0, i64 %p_cast6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 165 'getelementptr' 'conv3_weights_local_5_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%conv3_weights_local_6_1_1_addr = getelementptr i32 %conv3_weights_local_6_1_1, i64 0, i64 %p_cast6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 166 'getelementptr' 'conv3_weights_local_6_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%conv3_weights_local_7_1_1_addr = getelementptr i32 %conv3_weights_local_7_1_1, i64 0, i64 %p_cast6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 167 'getelementptr' 'conv3_weights_local_7_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 168 [2/2] (1.23ns)   --->   "%conv3_weights_local_0_1_1_load = load i6 %conv3_weights_local_0_1_1_addr" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 168 'load' 'conv3_weights_local_0_1_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 169 [2/2] (1.23ns)   --->   "%conv3_weights_local_1_1_1_load = load i6 %conv3_weights_local_1_1_1_addr" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 169 'load' 'conv3_weights_local_1_1_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 170 [2/2] (1.23ns)   --->   "%conv3_weights_local_2_1_1_load = load i6 %conv3_weights_local_2_1_1_addr" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 170 'load' 'conv3_weights_local_2_1_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 171 [2/2] (1.23ns)   --->   "%conv3_weights_local_3_1_1_load = load i6 %conv3_weights_local_3_1_1_addr" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 171 'load' 'conv3_weights_local_3_1_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 172 [2/2] (1.23ns)   --->   "%conv3_weights_local_4_1_1_load = load i6 %conv3_weights_local_4_1_1_addr" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 172 'load' 'conv3_weights_local_4_1_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 173 [2/2] (1.23ns)   --->   "%conv3_weights_local_5_1_1_load = load i6 %conv3_weights_local_5_1_1_addr" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 173 'load' 'conv3_weights_local_5_1_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 174 [2/2] (1.23ns)   --->   "%conv3_weights_local_6_1_1_load = load i6 %conv3_weights_local_6_1_1_addr" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 174 'load' 'conv3_weights_local_6_1_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 175 [2/2] (1.23ns)   --->   "%conv3_weights_local_7_1_1_load = load i6 %conv3_weights_local_7_1_1_addr" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 175 'load' 'conv3_weights_local_7_1_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%empty_242 = trunc i5 %th"   --->   Operation 176 'trunc' 'empty_242' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.78ns)   --->   "%empty_243 = add i5 %th, i5 30"   --->   Operation 177 'add' 'empty_243' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.79ns)   --->   "%p_cast = add i4 %empty_242, i4 14"   --->   Operation 178 'add' 'p_cast' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %empty_243, i32 4"   --->   Operation 179 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.78ns)   --->   "%pad_h_1 = add i5 %th, i5 31"   --->   Operation 180 'add' 'pad_h_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (0.79ns)   --->   "%p_cast1 = add i4 %empty_242, i4 15"   --->   Operation 181 'add' 'p_cast1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %pad_h_1, i32 4"   --->   Operation 182 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.83ns)   --->   "%icmp_ln417 = icmp_eq  i14 %indvar_flatten288_load, i14 9248" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 183 'icmp' 'icmp_ln417' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 184 [1/1] (0.83ns)   --->   "%add_ln417_1 = add i14 %indvar_flatten288_load, i14 1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 184 'add' 'add_ln417_1' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln417 = br i1 %icmp_ln417, void %for.inc105.i, void %conv3.exit.exitStub" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 185 'br' 'br_ln417' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%pad_w_3_load = load i5 %pad_w_3" [src/srcnn.cpp:421->src/srcnn.cpp:122]   --->   Operation 186 'load' 'pad_w_3_load' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%indvar_flatten35_load = load i10 %indvar_flatten35" [src/srcnn.cpp:419->src/srcnn.cpp:122]   --->   Operation 187 'load' 'indvar_flatten35_load' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.78ns)   --->   "%add_ln417 = add i6 %in_feat_1, i6 1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 188 'add' 'add_ln417' <Predicate = (!icmp_ln417)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (0.78ns)   --->   "%icmp_ln419 = icmp_eq  i10 %indvar_flatten35_load, i10 289" [src/srcnn.cpp:419->src/srcnn.cpp:122]   --->   Operation 189 'icmp' 'icmp_ln419' <Predicate = (!icmp_ln417)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 190 [1/1] (0.41ns)   --->   "%select_ln417 = select i1 %icmp_ln419, i5 0, i5 %th" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 190 'select' 'select_ln417' <Predicate = (!icmp_ln417)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 191 [1/1] (0.38ns)   --->   "%select_ln417_1 = select i1 %icmp_ln419, i6 %add_ln417, i6 %in_feat_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 191 'select' 'select_ln417_1' <Predicate = (!icmp_ln417)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln447 = zext i6 %select_ln417_1" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 192 'zext' 'zext_ln447' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln417_1, i4 0" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 193 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln447_1 = zext i10 %tmp_s" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 194 'zext' 'zext_ln447_1' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.78ns)   --->   "%add_ln447 = add i11 %zext_ln447_1, i11 %zext_ln447" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 195 'add' 'add_ln447' <Predicate = (!icmp_ln417)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln417_1 = trunc i6 %add_ln417" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 196 'trunc' 'trunc_ln417_1' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%lshr_ln417_mid1 = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %add_ln417, i32 3, i32 4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 197 'partselect' 'lshr_ln417_mid1' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node select_ln419_2)   --->   "%or_ln417 = or i1 %icmp_ln419, i1 %tmp_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 198 'or' 'or_ln417' <Predicate = (!icmp_ln417)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node select_ln419_2)   --->   "%select_ln417_27 = select i1 %or_ln417, i4 0, i4 %p_cast" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 199 'select' 'select_ln417_27' <Predicate = (!icmp_ln417)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node select_ln419_3)   --->   "%or_ln417_1 = or i1 %icmp_ln419, i1 %tmp_2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 200 'or' 'or_ln417_1' <Predicate = (!icmp_ln417)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node select_ln419_3)   --->   "%select_ln417_28 = select i1 %or_ln417_1, i4 0, i4 %p_cast1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 201 'select' 'select_ln417_28' <Predicate = (!icmp_ln417)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node and_ln417)   --->   "%xor_ln417 = xor i1 %icmp_ln419, i1 1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 202 'xor' 'xor_ln417' <Predicate = (!icmp_ln417)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 203 [1/1] (0.78ns)   --->   "%icmp_ln421 = icmp_eq  i5 %pad_w_3_load, i5 17" [src/srcnn.cpp:421->src/srcnn.cpp:122]   --->   Operation 203 'icmp' 'icmp_ln421' <Predicate = (!icmp_ln417)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 204 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln417 = and i1 %icmp_ln421, i1 %xor_ln417" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 204 'and' 'and_ln417' <Predicate = (!icmp_ln417)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 205 [1/1] (0.78ns)   --->   "%indvars_iv_next150_i_dup = add i5 %select_ln417, i5 1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 205 'add' 'indvars_iv_next150_i_dup' <Predicate = (!icmp_ln417)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node select_ln419)   --->   "%or_ln419 = or i1 %and_ln417, i1 %icmp_ln419" [src/srcnn.cpp:419->src/srcnn.cpp:122]   --->   Operation 206 'or' 'or_ln419' <Predicate = (!icmp_ln417)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 207 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln419 = select i1 %or_ln419, i5 0, i5 %pad_w_3_load" [src/srcnn.cpp:419->src/srcnn.cpp:122]   --->   Operation 207 'select' 'select_ln419' <Predicate = (!icmp_ln417)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 208 [1/1] (0.41ns)   --->   "%select_ln419_1 = select i1 %and_ln417, i5 %indvars_iv_next150_i_dup, i5 %select_ln417" [src/srcnn.cpp:419->src/srcnn.cpp:122]   --->   Operation 208 'select' 'select_ln419_1' <Predicate = (!icmp_ln417)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%select_ln419_1_cast = zext i5 %select_ln419_1" [src/srcnn.cpp:419->src/srcnn.cpp:122]   --->   Operation 209 'zext' 'select_ln419_1_cast' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%p_shl9 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %select_ln419_1, i4 0" [src/srcnn.cpp:419->src/srcnn.cpp:122]   --->   Operation 210 'bitconcatenate' 'p_shl9' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_254 = add i9 %p_shl9, i9 %select_ln419_1_cast" [src/srcnn.cpp:419->src/srcnn.cpp:122]   --->   Operation 211 'add' 'empty_254' <Predicate = (!icmp_ln417)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%empty_255 = trunc i5 %indvars_iv_next150_i_dup" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 212 'trunc' 'empty_255' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.78ns)   --->   "%p_mid129 = add i5 %select_ln417, i5 31" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 213 'add' 'p_mid129' <Predicate = (!icmp_ln417)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 214 [1/1] (0.79ns)   --->   "%p_cast_mid1 = add i4 %empty_255, i4 14" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 214 'add' 'p_cast_mid1' <Predicate = (!icmp_ln417)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node select_ln419_2)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %p_mid129, i32 4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 215 'bitselect' 'tmp_4' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node select_ln419_2)   --->   "%pad_h_mid1 = select i1 %tmp_4, i4 0, i4 %p_cast_mid1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 216 'select' 'pad_h_mid1' <Predicate = (!icmp_ln417)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 217 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln419_2 = select i1 %and_ln417, i4 %pad_h_mid1, i4 %select_ln417_27" [src/srcnn.cpp:419->src/srcnn.cpp:122]   --->   Operation 217 'select' 'select_ln419_2' <Predicate = (!icmp_ln417)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node add_ln447_3)   --->   "%zext_ln447_3 = zext i4 %select_ln419_2" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 218 'zext' 'zext_ln447_3' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_2 : Operation 219 [1/1] (0.79ns) (out node of the LUT)   --->   "%add_ln447_3 = add i11 %add_ln447, i11 %zext_ln447_3" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 219 'add' 'add_ln447_3' <Predicate = (!icmp_ln417)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln447_4 = zext i11 %add_ln447_3" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 220 'zext' 'zext_ln447_4' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln447_1 = trunc i11 %add_ln447_3" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 221 'trunc' 'trunc_ln447_1' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %trunc_ln447_1, i4 0" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 222 'bitconcatenate' 'p_shl7' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.83ns)   --->   "%add_ln447_4 = add i14 %p_shl7, i14 %zext_ln447_4" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 223 'add' 'add_ln447_4' <Predicate = (!icmp_ln417)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 224 [1/1] (0.79ns)   --->   "%p_cast1_mid1 = add i4 %empty_255, i4 15" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 224 'add' 'p_cast1_mid1' <Predicate = (!icmp_ln417)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node select_ln419_3)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %select_ln417, i32 4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 225 'bitselect' 'tmp_5' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node select_ln419_3)   --->   "%pad_h_2_mid1 = select i1 %tmp_5, i4 0, i4 %p_cast1_mid1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 226 'select' 'pad_h_2_mid1' <Predicate = (!icmp_ln417)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 227 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln419_3 = select i1 %and_ln417, i4 %pad_h_2_mid1, i4 %select_ln417_28" [src/srcnn.cpp:419->src/srcnn.cpp:122]   --->   Operation 227 'select' 'select_ln419_3' <Predicate = (!icmp_ln417)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%select_ln419_cast5 = zext i5 %select_ln419" [src/srcnn.cpp:419->src/srcnn.cpp:122]   --->   Operation 228 'zext' 'select_ln419_cast5' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%select_ln419_cast = zext i5 %select_ln419" [src/srcnn.cpp:419->src/srcnn.cpp:122]   --->   Operation 229 'zext' 'select_ln419_cast' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (1.00ns) (root node of TernaryAdder)   --->   "%empty_256 = add i9 %empty_254, i9 %select_ln419_cast" [src/srcnn.cpp:419->src/srcnn.cpp:122]   --->   Operation 230 'add' 'empty_256' <Predicate = (!icmp_ln417)> <Delay = 1.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%p_cast30 = zext i9 %empty_256" [src/srcnn.cpp:419->src/srcnn.cpp:122]   --->   Operation 231 'zext' 'p_cast30' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%layer3_output_tile_0_addr = getelementptr i32 %layer3_output_tile_0, i64 0, i64 %p_cast30" [src/srcnn.cpp:419->src/srcnn.cpp:122]   --->   Operation 232 'getelementptr' 'layer3_output_tile_0_addr' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.83ns)   --->   "%add_ln447_11 = add i14 %add_ln447_4, i14 %select_ln419_cast5" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 233 'add' 'add_ln447_11' <Predicate = (!icmp_ln417)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln447_11 = zext i14 %add_ln447_11" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 234 'zext' 'zext_ln447_11' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%input_tile_addr = getelementptr i32 %input_tile, i64 0, i64 %zext_ln447_11" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 235 'getelementptr' 'input_tile_addr' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%trunc_ln437 = trunc i5 %select_ln419" [src/srcnn.cpp:437->src/srcnn.cpp:122]   --->   Operation 236 'trunc' 'trunc_ln437' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.78ns)   --->   "%add_ln437 = add i5 %select_ln419, i5 30" [src/srcnn.cpp:437->src/srcnn.cpp:122]   --->   Operation 237 'add' 'add_ln437' <Predicate = (!icmp_ln417)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 238 [1/1] (0.79ns)   --->   "%add_ln438 = add i4 %trunc_ln437, i4 14" [src/srcnn.cpp:438->src/srcnn.cpp:122]   --->   Operation 238 'add' 'add_ln438' <Predicate = (!icmp_ln417)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %add_ln437, i32 4" [src/srcnn.cpp:438->src/srcnn.cpp:122]   --->   Operation 239 'bitselect' 'tmp_6' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_2 : Operation 240 [1/1] (0.39ns)   --->   "%pad_w = select i1 %tmp_6, i4 0, i4 %add_ln438" [src/srcnn.cpp:438->src/srcnn.cpp:122]   --->   Operation 240 'select' 'pad_w' <Predicate = (!icmp_ln417)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln447_16 = zext i4 %pad_w" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 241 'zext' 'zext_ln447_16' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (0.83ns)   --->   "%add_ln447_16 = add i14 %add_ln447_4, i14 %zext_ln447_16" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 242 'add' 'add_ln447_16' <Predicate = (!icmp_ln417)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln447_17 = zext i14 %add_ln447_16" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 243 'zext' 'zext_ln447_17' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%input_tile_addr_1 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln447_17" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 244 'getelementptr' 'input_tile_addr_1' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_2 : Operation 245 [2/2] (1.23ns)   --->   "%input_tile_load = load i14 %input_tile_addr_1" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 245 'load' 'input_tile_load' <Predicate = (!icmp_ln417)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_2 : Operation 246 [2/2] (1.23ns)   --->   "%layer3_output_tile_0_load = load i9 %layer3_output_tile_0_addr" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 246 'load' 'layer3_output_tile_0_load' <Predicate = (!icmp_ln417)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_2 : Operation 247 [1/1] (0.78ns)   --->   "%pad_w_4 = add i5 %select_ln419, i5 31" [src/srcnn.cpp:437->src/srcnn.cpp:122]   --->   Operation 247 'add' 'pad_w_4' <Predicate = (!icmp_ln417)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 248 [1/1] (0.79ns)   --->   "%add_ln437_3 = add i4 %trunc_ln437, i4 15" [src/srcnn.cpp:437->src/srcnn.cpp:122]   --->   Operation 248 'add' 'add_ln437_3' <Predicate = (!icmp_ln417)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %pad_w_4, i32 4" [src/srcnn.cpp:438->src/srcnn.cpp:122]   --->   Operation 249 'bitselect' 'tmp_7' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.39ns)   --->   "%pad_w_7 = select i1 %tmp_7, i4 0, i4 %add_ln437_3" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 250 'select' 'pad_w_7' <Predicate = (!icmp_ln417)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln447_22 = zext i4 %pad_w_7" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 251 'zext' 'zext_ln447_22' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.83ns)   --->   "%add_ln447_21 = add i14 %add_ln447_4, i14 %zext_ln447_22" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 252 'add' 'add_ln447_21' <Predicate = (!icmp_ln417)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln447_23 = zext i14 %add_ln447_21" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 253 'zext' 'zext_ln447_23' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_2 : Operation 254 [1/1] (0.00ns)   --->   "%input_tile_addr_2 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln447_23" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 254 'getelementptr' 'input_tile_addr_2' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_2 : Operation 255 [2/2] (1.23ns)   --->   "%input_tile_load_1 = load i14 %input_tile_addr_2" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 255 'load' 'input_tile_load_1' <Predicate = (!icmp_ln417)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_2 : Operation 256 [2/2] (1.23ns)   --->   "%input_tile_load_2 = load i14 %input_tile_addr" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 256 'load' 'input_tile_load_2' <Predicate = (!icmp_ln417)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_2 : Operation 257 [1/1] (0.78ns)   --->   "%add_ln419 = add i10 %indvar_flatten35_load, i10 1" [src/srcnn.cpp:419->src/srcnn.cpp:122]   --->   Operation 257 'add' 'add_ln419' <Predicate = (!icmp_ln417)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 258 [1/1] (0.40ns)   --->   "%select_ln419_6 = select i1 %icmp_ln419, i10 1, i10 %add_ln419" [src/srcnn.cpp:419->src/srcnn.cpp:122]   --->   Operation 258 'select' 'select_ln419_6' <Predicate = (!icmp_ln417)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 259 [1/1] (0.42ns)   --->   "%store_ln421 = store i14 %add_ln417_1, i14 %indvar_flatten288" [src/srcnn.cpp:421->src/srcnn.cpp:122]   --->   Operation 259 'store' 'store_ln421' <Predicate = (!icmp_ln417)> <Delay = 0.42>
ST_2 : Operation 260 [1/1] (0.42ns)   --->   "%store_ln421 = store i6 %select_ln417_1, i6 %in_feat" [src/srcnn.cpp:421->src/srcnn.cpp:122]   --->   Operation 260 'store' 'store_ln421' <Predicate = (!icmp_ln417)> <Delay = 0.42>
ST_2 : Operation 261 [1/1] (0.42ns)   --->   "%store_ln421 = store i10 %select_ln419_6, i10 %indvar_flatten35" [src/srcnn.cpp:421->src/srcnn.cpp:122]   --->   Operation 261 'store' 'store_ln421' <Predicate = (!icmp_ln417)> <Delay = 0.42>
ST_2 : Operation 262 [1/1] (0.42ns)   --->   "%store_ln421 = store i5 %select_ln419_1, i5 %pad_h" [src/srcnn.cpp:421->src/srcnn.cpp:122]   --->   Operation 262 'store' 'store_ln421' <Predicate = (!icmp_ln417)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 4.06>
ST_3 : Operation 263 [1/1] (0.00ns)   --->   "%conv3_weights_local_0_0_0_addr = getelementptr i32 %conv3_weights_local_0_0_0, i64 0, i64 %p_cast6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 263 'getelementptr' 'conv3_weights_local_0_0_0_addr' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_3 : Operation 264 [1/1] (0.00ns)   --->   "%conv3_weights_local_0_0_1_addr = getelementptr i32 %conv3_weights_local_0_0_1, i64 0, i64 %p_cast6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 264 'getelementptr' 'conv3_weights_local_0_0_1_addr' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_3 : Operation 265 [1/1] (0.00ns)   --->   "%conv3_weights_local_0_1_0_addr = getelementptr i32 %conv3_weights_local_0_1_0, i64 0, i64 %p_cast6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 265 'getelementptr' 'conv3_weights_local_0_1_0_addr' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_3 : Operation 266 [1/1] (0.00ns)   --->   "%conv3_weights_local_1_0_0_addr = getelementptr i32 %conv3_weights_local_1_0_0, i64 0, i64 %p_cast6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 266 'getelementptr' 'conv3_weights_local_1_0_0_addr' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "%conv3_weights_local_1_0_1_addr = getelementptr i32 %conv3_weights_local_1_0_1, i64 0, i64 %p_cast6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 267 'getelementptr' 'conv3_weights_local_1_0_1_addr' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_3 : Operation 268 [1/1] (0.00ns)   --->   "%conv3_weights_local_1_1_0_addr = getelementptr i32 %conv3_weights_local_1_1_0, i64 0, i64 %p_cast6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 268 'getelementptr' 'conv3_weights_local_1_1_0_addr' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "%conv3_weights_local_2_0_0_addr = getelementptr i32 %conv3_weights_local_2_0_0, i64 0, i64 %p_cast6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 269 'getelementptr' 'conv3_weights_local_2_0_0_addr' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_3 : Operation 270 [1/1] (0.00ns)   --->   "%conv3_weights_local_2_0_1_addr = getelementptr i32 %conv3_weights_local_2_0_1, i64 0, i64 %p_cast6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 270 'getelementptr' 'conv3_weights_local_2_0_1_addr' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_3 : Operation 271 [1/1] (0.00ns)   --->   "%conv3_weights_local_2_1_0_addr = getelementptr i32 %conv3_weights_local_2_1_0, i64 0, i64 %p_cast6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 271 'getelementptr' 'conv3_weights_local_2_1_0_addr' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_3 : Operation 272 [1/1] (0.00ns)   --->   "%conv3_weights_local_3_0_0_addr = getelementptr i32 %conv3_weights_local_3_0_0, i64 0, i64 %p_cast6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 272 'getelementptr' 'conv3_weights_local_3_0_0_addr' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_3 : Operation 273 [1/1] (0.00ns)   --->   "%conv3_weights_local_3_0_1_addr = getelementptr i32 %conv3_weights_local_3_0_1, i64 0, i64 %p_cast6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 273 'getelementptr' 'conv3_weights_local_3_0_1_addr' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_3 : Operation 274 [1/1] (0.00ns)   --->   "%conv3_weights_local_3_1_0_addr = getelementptr i32 %conv3_weights_local_3_1_0, i64 0, i64 %p_cast6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 274 'getelementptr' 'conv3_weights_local_3_1_0_addr' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_3 : Operation 275 [1/1] (0.00ns)   --->   "%conv3_weights_local_4_0_0_addr = getelementptr i32 %conv3_weights_local_4_0_0, i64 0, i64 %p_cast6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 275 'getelementptr' 'conv3_weights_local_4_0_0_addr' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_3 : Operation 276 [1/1] (0.00ns)   --->   "%conv3_weights_local_4_0_1_addr = getelementptr i32 %conv3_weights_local_4_0_1, i64 0, i64 %p_cast6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 276 'getelementptr' 'conv3_weights_local_4_0_1_addr' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_3 : Operation 277 [1/1] (0.00ns)   --->   "%conv3_weights_local_4_1_0_addr = getelementptr i32 %conv3_weights_local_4_1_0, i64 0, i64 %p_cast6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 277 'getelementptr' 'conv3_weights_local_4_1_0_addr' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_3 : Operation 278 [1/1] (0.00ns)   --->   "%conv3_weights_local_5_0_0_addr = getelementptr i32 %conv3_weights_local_5_0_0, i64 0, i64 %p_cast6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 278 'getelementptr' 'conv3_weights_local_5_0_0_addr' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_3 : Operation 279 [1/1] (0.00ns)   --->   "%conv3_weights_local_5_0_1_addr = getelementptr i32 %conv3_weights_local_5_0_1, i64 0, i64 %p_cast6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 279 'getelementptr' 'conv3_weights_local_5_0_1_addr' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_3 : Operation 280 [1/1] (0.00ns)   --->   "%conv3_weights_local_5_1_0_addr = getelementptr i32 %conv3_weights_local_5_1_0, i64 0, i64 %p_cast6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 280 'getelementptr' 'conv3_weights_local_5_1_0_addr' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_3 : Operation 281 [1/1] (0.00ns)   --->   "%conv3_weights_local_6_0_0_addr = getelementptr i32 %conv3_weights_local_6_0_0, i64 0, i64 %p_cast6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 281 'getelementptr' 'conv3_weights_local_6_0_0_addr' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_3 : Operation 282 [1/1] (0.00ns)   --->   "%conv3_weights_local_6_0_1_addr = getelementptr i32 %conv3_weights_local_6_0_1, i64 0, i64 %p_cast6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 282 'getelementptr' 'conv3_weights_local_6_0_1_addr' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_3 : Operation 283 [1/1] (0.00ns)   --->   "%conv3_weights_local_6_1_0_addr = getelementptr i32 %conv3_weights_local_6_1_0, i64 0, i64 %p_cast6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 283 'getelementptr' 'conv3_weights_local_6_1_0_addr' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_3 : Operation 284 [1/1] (0.00ns)   --->   "%conv3_weights_local_7_0_0_addr = getelementptr i32 %conv3_weights_local_7_0_0, i64 0, i64 %p_cast6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 284 'getelementptr' 'conv3_weights_local_7_0_0_addr' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_3 : Operation 285 [1/1] (0.00ns)   --->   "%conv3_weights_local_7_0_1_addr = getelementptr i32 %conv3_weights_local_7_0_1, i64 0, i64 %p_cast6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 285 'getelementptr' 'conv3_weights_local_7_0_1_addr' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_3 : Operation 286 [1/1] (0.00ns)   --->   "%conv3_weights_local_7_1_0_addr = getelementptr i32 %conv3_weights_local_7_1_0, i64 0, i64 %p_cast6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 286 'getelementptr' 'conv3_weights_local_7_1_0_addr' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_3 : Operation 287 [2/2] (1.23ns)   --->   "%conv3_weights_local_0_0_0_load = load i6 %conv3_weights_local_0_0_0_addr" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 287 'load' 'conv3_weights_local_0_0_0_load' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 288 [2/2] (1.23ns)   --->   "%conv3_weights_local_1_0_0_load = load i6 %conv3_weights_local_1_0_0_addr" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 288 'load' 'conv3_weights_local_1_0_0_load' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 289 [2/2] (1.23ns)   --->   "%conv3_weights_local_2_0_0_load = load i6 %conv3_weights_local_2_0_0_addr" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 289 'load' 'conv3_weights_local_2_0_0_load' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 290 [2/2] (1.23ns)   --->   "%conv3_weights_local_3_0_0_load = load i6 %conv3_weights_local_3_0_0_addr" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 290 'load' 'conv3_weights_local_3_0_0_load' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 291 [2/2] (1.23ns)   --->   "%conv3_weights_local_4_0_0_load = load i6 %conv3_weights_local_4_0_0_addr" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 291 'load' 'conv3_weights_local_4_0_0_load' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 292 [2/2] (1.23ns)   --->   "%conv3_weights_local_5_0_0_load = load i6 %conv3_weights_local_5_0_0_addr" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 292 'load' 'conv3_weights_local_5_0_0_load' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 293 [2/2] (1.23ns)   --->   "%conv3_weights_local_6_0_0_load = load i6 %conv3_weights_local_6_0_0_addr" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 293 'load' 'conv3_weights_local_6_0_0_load' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 294 [2/2] (1.23ns)   --->   "%conv3_weights_local_7_0_0_load = load i6 %conv3_weights_local_7_0_0_addr" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 294 'load' 'conv3_weights_local_7_0_0_load' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 != 6 & trunc_ln417 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 295 [2/2] (1.23ns)   --->   "%conv3_weights_local_0_0_1_load = load i6 %conv3_weights_local_0_0_1_addr" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 295 'load' 'conv3_weights_local_0_0_1_load' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 296 [2/2] (1.23ns)   --->   "%conv3_weights_local_1_0_1_load = load i6 %conv3_weights_local_1_0_1_addr" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 296 'load' 'conv3_weights_local_1_0_1_load' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 297 [2/2] (1.23ns)   --->   "%conv3_weights_local_2_0_1_load = load i6 %conv3_weights_local_2_0_1_addr" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 297 'load' 'conv3_weights_local_2_0_1_load' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 298 [2/2] (1.23ns)   --->   "%conv3_weights_local_3_0_1_load = load i6 %conv3_weights_local_3_0_1_addr" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 298 'load' 'conv3_weights_local_3_0_1_load' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 299 [2/2] (1.23ns)   --->   "%conv3_weights_local_4_0_1_load = load i6 %conv3_weights_local_4_0_1_addr" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 299 'load' 'conv3_weights_local_4_0_1_load' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 300 [2/2] (1.23ns)   --->   "%conv3_weights_local_5_0_1_load = load i6 %conv3_weights_local_5_0_1_addr" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 300 'load' 'conv3_weights_local_5_0_1_load' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 301 [2/2] (1.23ns)   --->   "%conv3_weights_local_6_0_1_load = load i6 %conv3_weights_local_6_0_1_addr" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 301 'load' 'conv3_weights_local_6_0_1_load' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 302 [2/2] (1.23ns)   --->   "%conv3_weights_local_7_0_1_load = load i6 %conv3_weights_local_7_0_1_addr" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 302 'load' 'conv3_weights_local_7_0_1_load' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 != 6 & trunc_ln417 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 303 [2/2] (1.23ns)   --->   "%conv3_weights_local_0_1_0_load = load i6 %conv3_weights_local_0_1_0_addr" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 303 'load' 'conv3_weights_local_0_1_0_load' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 304 [2/2] (1.23ns)   --->   "%conv3_weights_local_1_1_0_load = load i6 %conv3_weights_local_1_1_0_addr" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 304 'load' 'conv3_weights_local_1_1_0_load' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 305 [2/2] (1.23ns)   --->   "%conv3_weights_local_2_1_0_load = load i6 %conv3_weights_local_2_1_0_addr" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 305 'load' 'conv3_weights_local_2_1_0_load' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 306 [2/2] (1.23ns)   --->   "%conv3_weights_local_3_1_0_load = load i6 %conv3_weights_local_3_1_0_addr" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 306 'load' 'conv3_weights_local_3_1_0_load' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 307 [2/2] (1.23ns)   --->   "%conv3_weights_local_4_1_0_load = load i6 %conv3_weights_local_4_1_0_addr" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 307 'load' 'conv3_weights_local_4_1_0_load' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 308 [2/2] (1.23ns)   --->   "%conv3_weights_local_5_1_0_load = load i6 %conv3_weights_local_5_1_0_addr" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 308 'load' 'conv3_weights_local_5_1_0_load' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 309 [2/2] (1.23ns)   --->   "%conv3_weights_local_6_1_0_load = load i6 %conv3_weights_local_6_1_0_addr" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 309 'load' 'conv3_weights_local_6_1_0_load' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 310 [2/2] (1.23ns)   --->   "%conv3_weights_local_7_1_0_load = load i6 %conv3_weights_local_7_1_0_addr" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 310 'load' 'conv3_weights_local_7_1_0_load' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 != 6 & trunc_ln417 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 311 [1/2] (1.23ns)   --->   "%conv3_weights_local_0_1_1_load = load i6 %conv3_weights_local_0_1_1_addr" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 311 'load' 'conv3_weights_local_0_1_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 312 [1/2] (1.23ns)   --->   "%conv3_weights_local_1_1_1_load = load i6 %conv3_weights_local_1_1_1_addr" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 312 'load' 'conv3_weights_local_1_1_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 313 [1/2] (1.23ns)   --->   "%conv3_weights_local_2_1_1_load = load i6 %conv3_weights_local_2_1_1_addr" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 313 'load' 'conv3_weights_local_2_1_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 314 [1/2] (1.23ns)   --->   "%conv3_weights_local_3_1_1_load = load i6 %conv3_weights_local_3_1_1_addr" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 314 'load' 'conv3_weights_local_3_1_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 315 [1/2] (1.23ns)   --->   "%conv3_weights_local_4_1_1_load = load i6 %conv3_weights_local_4_1_1_addr" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 315 'load' 'conv3_weights_local_4_1_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 316 [1/2] (1.23ns)   --->   "%conv3_weights_local_5_1_1_load = load i6 %conv3_weights_local_5_1_1_addr" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 316 'load' 'conv3_weights_local_5_1_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 317 [1/2] (1.23ns)   --->   "%conv3_weights_local_6_1_1_load = load i6 %conv3_weights_local_6_1_1_addr" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 317 'load' 'conv3_weights_local_6_1_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 318 [1/2] (1.23ns)   --->   "%conv3_weights_local_7_1_1_load = load i6 %conv3_weights_local_7_1_1_addr" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 318 'load' 'conv3_weights_local_7_1_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 319 [1/1] (0.72ns)   --->   "%tmp_6_i = mux i32 @_ssdm_op_Mux.ap_auto.8float.i3, i32 %conv3_weights_local_0_1_1_load, i32 %conv3_weights_local_1_1_1_load, i32 %conv3_weights_local_2_1_1_load, i32 %conv3_weights_local_3_1_1_load, i32 %conv3_weights_local_4_1_1_load, i32 %conv3_weights_local_5_1_1_load, i32 %conv3_weights_local_6_1_1_load, i32 %conv3_weights_local_7_1_1_load, i3 %trunc_ln417" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 319 'mux' 'tmp_6_i' <Predicate = (!icmp_ln419)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i1.i2, i2 %lshr_ln417_mid1, i1 0, i2 %lshr_ln417_mid1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 320 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_3 : Operation 321 [1/1] (0.00ns)   --->   "%p_cast15 = zext i5 %tmp_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 321 'zext' 'p_cast15' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_3 : Operation 322 [1/1] (0.00ns)   --->   "%conv3_weights_local_0_0_0_addr_9 = getelementptr i32 %conv3_weights_local_0_0_0, i64 0, i64 %p_cast15" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 322 'getelementptr' 'conv3_weights_local_0_0_0_addr_9' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_3 : Operation 323 [1/1] (0.00ns)   --->   "%conv3_weights_local_0_0_1_addr_6 = getelementptr i32 %conv3_weights_local_0_0_1, i64 0, i64 %p_cast15" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 323 'getelementptr' 'conv3_weights_local_0_0_1_addr_6' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_3 : Operation 324 [1/1] (0.00ns)   --->   "%conv3_weights_local_0_1_0_addr_6 = getelementptr i32 %conv3_weights_local_0_1_0, i64 0, i64 %p_cast15" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 324 'getelementptr' 'conv3_weights_local_0_1_0_addr_6' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_3 : Operation 325 [1/1] (0.00ns)   --->   "%conv3_weights_local_0_1_1_addr_4 = getelementptr i32 %conv3_weights_local_0_1_1, i64 0, i64 %p_cast15" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 325 'getelementptr' 'conv3_weights_local_0_1_1_addr_4' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_3 : Operation 326 [1/1] (0.00ns)   --->   "%conv3_weights_local_1_0_0_addr_9 = getelementptr i32 %conv3_weights_local_1_0_0, i64 0, i64 %p_cast15" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 326 'getelementptr' 'conv3_weights_local_1_0_0_addr_9' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_3 : Operation 327 [1/1] (0.00ns)   --->   "%conv3_weights_local_1_0_1_addr_6 = getelementptr i32 %conv3_weights_local_1_0_1, i64 0, i64 %p_cast15" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 327 'getelementptr' 'conv3_weights_local_1_0_1_addr_6' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_3 : Operation 328 [1/1] (0.00ns)   --->   "%conv3_weights_local_1_1_0_addr_6 = getelementptr i32 %conv3_weights_local_1_1_0, i64 0, i64 %p_cast15" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 328 'getelementptr' 'conv3_weights_local_1_1_0_addr_6' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_3 : Operation 329 [1/1] (0.00ns)   --->   "%conv3_weights_local_1_1_1_addr_4 = getelementptr i32 %conv3_weights_local_1_1_1, i64 0, i64 %p_cast15" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 329 'getelementptr' 'conv3_weights_local_1_1_1_addr_4' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_3 : Operation 330 [1/1] (0.00ns)   --->   "%conv3_weights_local_2_0_0_addr_9 = getelementptr i32 %conv3_weights_local_2_0_0, i64 0, i64 %p_cast15" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 330 'getelementptr' 'conv3_weights_local_2_0_0_addr_9' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_3 : Operation 331 [1/1] (0.00ns)   --->   "%conv3_weights_local_2_0_1_addr_6 = getelementptr i32 %conv3_weights_local_2_0_1, i64 0, i64 %p_cast15" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 331 'getelementptr' 'conv3_weights_local_2_0_1_addr_6' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_3 : Operation 332 [1/1] (0.00ns)   --->   "%conv3_weights_local_2_1_0_addr_6 = getelementptr i32 %conv3_weights_local_2_1_0, i64 0, i64 %p_cast15" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 332 'getelementptr' 'conv3_weights_local_2_1_0_addr_6' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_3 : Operation 333 [1/1] (0.00ns)   --->   "%conv3_weights_local_2_1_1_addr_4 = getelementptr i32 %conv3_weights_local_2_1_1, i64 0, i64 %p_cast15" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 333 'getelementptr' 'conv3_weights_local_2_1_1_addr_4' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_3 : Operation 334 [1/1] (0.00ns)   --->   "%conv3_weights_local_3_0_0_addr_9 = getelementptr i32 %conv3_weights_local_3_0_0, i64 0, i64 %p_cast15" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 334 'getelementptr' 'conv3_weights_local_3_0_0_addr_9' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_3 : Operation 335 [1/1] (0.00ns)   --->   "%conv3_weights_local_3_0_1_addr_6 = getelementptr i32 %conv3_weights_local_3_0_1, i64 0, i64 %p_cast15" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 335 'getelementptr' 'conv3_weights_local_3_0_1_addr_6' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_3 : Operation 336 [1/1] (0.00ns)   --->   "%conv3_weights_local_3_1_0_addr_6 = getelementptr i32 %conv3_weights_local_3_1_0, i64 0, i64 %p_cast15" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 336 'getelementptr' 'conv3_weights_local_3_1_0_addr_6' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_3 : Operation 337 [1/1] (0.00ns)   --->   "%conv3_weights_local_3_1_1_addr_4 = getelementptr i32 %conv3_weights_local_3_1_1, i64 0, i64 %p_cast15" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 337 'getelementptr' 'conv3_weights_local_3_1_1_addr_4' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_3 : Operation 338 [1/1] (0.00ns)   --->   "%conv3_weights_local_4_0_0_addr_9 = getelementptr i32 %conv3_weights_local_4_0_0, i64 0, i64 %p_cast15" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 338 'getelementptr' 'conv3_weights_local_4_0_0_addr_9' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_3 : Operation 339 [1/1] (0.00ns)   --->   "%conv3_weights_local_4_0_1_addr_6 = getelementptr i32 %conv3_weights_local_4_0_1, i64 0, i64 %p_cast15" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 339 'getelementptr' 'conv3_weights_local_4_0_1_addr_6' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_3 : Operation 340 [1/1] (0.00ns)   --->   "%conv3_weights_local_4_1_0_addr_6 = getelementptr i32 %conv3_weights_local_4_1_0, i64 0, i64 %p_cast15" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 340 'getelementptr' 'conv3_weights_local_4_1_0_addr_6' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_3 : Operation 341 [1/1] (0.00ns)   --->   "%conv3_weights_local_4_1_1_addr_4 = getelementptr i32 %conv3_weights_local_4_1_1, i64 0, i64 %p_cast15" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 341 'getelementptr' 'conv3_weights_local_4_1_1_addr_4' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_3 : Operation 342 [1/1] (0.00ns)   --->   "%conv3_weights_local_5_0_0_addr_9 = getelementptr i32 %conv3_weights_local_5_0_0, i64 0, i64 %p_cast15" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 342 'getelementptr' 'conv3_weights_local_5_0_0_addr_9' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_3 : Operation 343 [1/1] (0.00ns)   --->   "%conv3_weights_local_5_0_1_addr_6 = getelementptr i32 %conv3_weights_local_5_0_1, i64 0, i64 %p_cast15" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 343 'getelementptr' 'conv3_weights_local_5_0_1_addr_6' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_3 : Operation 344 [1/1] (0.00ns)   --->   "%conv3_weights_local_5_1_0_addr_6 = getelementptr i32 %conv3_weights_local_5_1_0, i64 0, i64 %p_cast15" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 344 'getelementptr' 'conv3_weights_local_5_1_0_addr_6' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_3 : Operation 345 [1/1] (0.00ns)   --->   "%conv3_weights_local_5_1_1_addr_4 = getelementptr i32 %conv3_weights_local_5_1_1, i64 0, i64 %p_cast15" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 345 'getelementptr' 'conv3_weights_local_5_1_1_addr_4' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_3 : Operation 346 [1/1] (0.00ns)   --->   "%conv3_weights_local_6_0_0_addr_9 = getelementptr i32 %conv3_weights_local_6_0_0, i64 0, i64 %p_cast15" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 346 'getelementptr' 'conv3_weights_local_6_0_0_addr_9' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_3 : Operation 347 [1/1] (0.00ns)   --->   "%conv3_weights_local_6_0_1_addr_6 = getelementptr i32 %conv3_weights_local_6_0_1, i64 0, i64 %p_cast15" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 347 'getelementptr' 'conv3_weights_local_6_0_1_addr_6' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_3 : Operation 348 [1/1] (0.00ns)   --->   "%conv3_weights_local_6_1_0_addr_6 = getelementptr i32 %conv3_weights_local_6_1_0, i64 0, i64 %p_cast15" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 348 'getelementptr' 'conv3_weights_local_6_1_0_addr_6' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_3 : Operation 349 [1/1] (0.00ns)   --->   "%conv3_weights_local_6_1_1_addr_4 = getelementptr i32 %conv3_weights_local_6_1_1, i64 0, i64 %p_cast15" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 349 'getelementptr' 'conv3_weights_local_6_1_1_addr_4' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_3 : Operation 350 [1/1] (0.00ns)   --->   "%conv3_weights_local_7_0_0_addr_9 = getelementptr i32 %conv3_weights_local_7_0_0, i64 0, i64 %p_cast15" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 350 'getelementptr' 'conv3_weights_local_7_0_0_addr_9' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_3 : Operation 351 [1/1] (0.00ns)   --->   "%conv3_weights_local_7_0_1_addr_6 = getelementptr i32 %conv3_weights_local_7_0_1, i64 0, i64 %p_cast15" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 351 'getelementptr' 'conv3_weights_local_7_0_1_addr_6' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_3 : Operation 352 [1/1] (0.00ns)   --->   "%conv3_weights_local_7_1_0_addr_6 = getelementptr i32 %conv3_weights_local_7_1_0, i64 0, i64 %p_cast15" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 352 'getelementptr' 'conv3_weights_local_7_1_0_addr_6' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_3 : Operation 353 [1/1] (0.00ns)   --->   "%conv3_weights_local_7_1_1_addr_4 = getelementptr i32 %conv3_weights_local_7_1_1, i64 0, i64 %p_cast15" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 353 'getelementptr' 'conv3_weights_local_7_1_1_addr_4' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_3 : Operation 354 [2/2] (1.23ns)   --->   "%conv3_weights_local_0_0_0_load_9 = load i6 %conv3_weights_local_0_0_0_addr_9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 354 'load' 'conv3_weights_local_0_0_0_load_9' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 355 [2/2] (1.23ns)   --->   "%conv3_weights_local_1_0_0_load_9 = load i6 %conv3_weights_local_1_0_0_addr_9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 355 'load' 'conv3_weights_local_1_0_0_load_9' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 356 [2/2] (1.23ns)   --->   "%conv3_weights_local_2_0_0_load_9 = load i6 %conv3_weights_local_2_0_0_addr_9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 356 'load' 'conv3_weights_local_2_0_0_load_9' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 357 [2/2] (1.23ns)   --->   "%conv3_weights_local_3_0_0_load_9 = load i6 %conv3_weights_local_3_0_0_addr_9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 357 'load' 'conv3_weights_local_3_0_0_load_9' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 358 [2/2] (1.23ns)   --->   "%conv3_weights_local_4_0_0_load_9 = load i6 %conv3_weights_local_4_0_0_addr_9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 358 'load' 'conv3_weights_local_4_0_0_load_9' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 359 [2/2] (1.23ns)   --->   "%conv3_weights_local_5_0_0_load_9 = load i6 %conv3_weights_local_5_0_0_addr_9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 359 'load' 'conv3_weights_local_5_0_0_load_9' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 360 [2/2] (1.23ns)   --->   "%conv3_weights_local_6_0_0_load_9 = load i6 %conv3_weights_local_6_0_0_addr_9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 360 'load' 'conv3_weights_local_6_0_0_load_9' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 361 [2/2] (1.23ns)   --->   "%conv3_weights_local_7_0_0_load_9 = load i6 %conv3_weights_local_7_0_0_addr_9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 361 'load' 'conv3_weights_local_7_0_0_load_9' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 != 6 & trunc_ln417_1 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 362 [2/2] (1.23ns)   --->   "%conv3_weights_local_0_0_1_load_6 = load i6 %conv3_weights_local_0_0_1_addr_6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 362 'load' 'conv3_weights_local_0_0_1_load_6' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 363 [2/2] (1.23ns)   --->   "%conv3_weights_local_1_0_1_load_6 = load i6 %conv3_weights_local_1_0_1_addr_6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 363 'load' 'conv3_weights_local_1_0_1_load_6' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 364 [2/2] (1.23ns)   --->   "%conv3_weights_local_2_0_1_load_6 = load i6 %conv3_weights_local_2_0_1_addr_6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 364 'load' 'conv3_weights_local_2_0_1_load_6' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 365 [2/2] (1.23ns)   --->   "%conv3_weights_local_3_0_1_load_6 = load i6 %conv3_weights_local_3_0_1_addr_6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 365 'load' 'conv3_weights_local_3_0_1_load_6' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 366 [2/2] (1.23ns)   --->   "%conv3_weights_local_4_0_1_load_6 = load i6 %conv3_weights_local_4_0_1_addr_6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 366 'load' 'conv3_weights_local_4_0_1_load_6' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 367 [2/2] (1.23ns)   --->   "%conv3_weights_local_5_0_1_load_6 = load i6 %conv3_weights_local_5_0_1_addr_6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 367 'load' 'conv3_weights_local_5_0_1_load_6' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 368 [2/2] (1.23ns)   --->   "%conv3_weights_local_6_0_1_load_6 = load i6 %conv3_weights_local_6_0_1_addr_6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 368 'load' 'conv3_weights_local_6_0_1_load_6' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 369 [2/2] (1.23ns)   --->   "%conv3_weights_local_7_0_1_load_6 = load i6 %conv3_weights_local_7_0_1_addr_6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 369 'load' 'conv3_weights_local_7_0_1_load_6' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 != 6 & trunc_ln417_1 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 370 [2/2] (1.23ns)   --->   "%conv3_weights_local_0_1_0_load_6 = load i6 %conv3_weights_local_0_1_0_addr_6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 370 'load' 'conv3_weights_local_0_1_0_load_6' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 371 [2/2] (1.23ns)   --->   "%conv3_weights_local_1_1_0_load_6 = load i6 %conv3_weights_local_1_1_0_addr_6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 371 'load' 'conv3_weights_local_1_1_0_load_6' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 372 [2/2] (1.23ns)   --->   "%conv3_weights_local_2_1_0_load_6 = load i6 %conv3_weights_local_2_1_0_addr_6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 372 'load' 'conv3_weights_local_2_1_0_load_6' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 373 [2/2] (1.23ns)   --->   "%conv3_weights_local_3_1_0_load_6 = load i6 %conv3_weights_local_3_1_0_addr_6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 373 'load' 'conv3_weights_local_3_1_0_load_6' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 374 [2/2] (1.23ns)   --->   "%conv3_weights_local_4_1_0_load_6 = load i6 %conv3_weights_local_4_1_0_addr_6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 374 'load' 'conv3_weights_local_4_1_0_load_6' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 375 [2/2] (1.23ns)   --->   "%conv3_weights_local_5_1_0_load_6 = load i6 %conv3_weights_local_5_1_0_addr_6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 375 'load' 'conv3_weights_local_5_1_0_load_6' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 376 [2/2] (1.23ns)   --->   "%conv3_weights_local_6_1_0_load_6 = load i6 %conv3_weights_local_6_1_0_addr_6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 376 'load' 'conv3_weights_local_6_1_0_load_6' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 377 [2/2] (1.23ns)   --->   "%conv3_weights_local_7_1_0_load_6 = load i6 %conv3_weights_local_7_1_0_addr_6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 377 'load' 'conv3_weights_local_7_1_0_load_6' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 != 6 & trunc_ln417_1 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 378 [2/2] (1.23ns)   --->   "%conv3_weights_local_0_1_1_load_4 = load i6 %conv3_weights_local_0_1_1_addr_4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 378 'load' 'conv3_weights_local_0_1_1_load_4' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 379 [2/2] (1.23ns)   --->   "%conv3_weights_local_1_1_1_load_4 = load i6 %conv3_weights_local_1_1_1_addr_4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 379 'load' 'conv3_weights_local_1_1_1_load_4' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 380 [2/2] (1.23ns)   --->   "%conv3_weights_local_2_1_1_load_4 = load i6 %conv3_weights_local_2_1_1_addr_4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 380 'load' 'conv3_weights_local_2_1_1_load_4' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 381 [2/2] (1.23ns)   --->   "%conv3_weights_local_3_1_1_load_4 = load i6 %conv3_weights_local_3_1_1_addr_4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 381 'load' 'conv3_weights_local_3_1_1_load_4' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 382 [2/2] (1.23ns)   --->   "%conv3_weights_local_4_1_1_load_4 = load i6 %conv3_weights_local_4_1_1_addr_4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 382 'load' 'conv3_weights_local_4_1_1_load_4' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 383 [2/2] (1.23ns)   --->   "%conv3_weights_local_5_1_1_load_4 = load i6 %conv3_weights_local_5_1_1_addr_4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 383 'load' 'conv3_weights_local_5_1_1_load_4' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 384 [2/2] (1.23ns)   --->   "%conv3_weights_local_6_1_1_load_4 = load i6 %conv3_weights_local_6_1_1_addr_4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 384 'load' 'conv3_weights_local_6_1_1_load_4' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 385 [2/2] (1.23ns)   --->   "%conv3_weights_local_7_1_1_load_4 = load i6 %conv3_weights_local_7_1_1_addr_4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 385 'load' 'conv3_weights_local_7_1_1_load_4' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node add_ln447_5)   --->   "%zext_ln447_5 = zext i4 %select_ln419_3" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 386 'zext' 'zext_ln447_5' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_3 : Operation 387 [1/1] (0.79ns) (out node of the LUT)   --->   "%add_ln447_5 = add i11 %add_ln447, i11 %zext_ln447_5" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 387 'add' 'add_ln447_5' <Predicate = (!icmp_ln417)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 388 [1/1] (0.00ns)   --->   "%zext_ln447_6 = zext i11 %add_ln447_5" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 388 'zext' 'zext_ln447_6' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_3 : Operation 389 [1/1] (0.00ns)   --->   "%trunc_ln447_2 = trunc i11 %add_ln447_5" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 389 'trunc' 'trunc_ln447_2' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_3 : Operation 390 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %trunc_ln447_2, i4 0" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 390 'bitconcatenate' 'p_shl6' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_3 : Operation 391 [1/1] (0.83ns)   --->   "%add_ln447_6 = add i14 %p_shl6, i14 %zext_ln447_6" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 391 'add' 'add_ln447_6' <Predicate = (!icmp_ln417)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 392 [1/1] (0.83ns)   --->   "%add_ln447_17 = add i14 %add_ln447_6, i14 %zext_ln447_16" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 392 'add' 'add_ln447_17' <Predicate = (!icmp_ln417)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln447_18 = zext i14 %add_ln447_17" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 393 'zext' 'zext_ln447_18' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_3 : Operation 394 [1/1] (0.00ns)   --->   "%input_tile_addr_6 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln447_18" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 394 'getelementptr' 'input_tile_addr_6' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_3 : Operation 395 [1/2] (1.23ns)   --->   "%input_tile_load = load i14 %input_tile_addr_1" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 395 'load' 'input_tile_load' <Predicate = (!icmp_ln417)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_3 : Operation 396 [1/2] (1.23ns)   --->   "%layer3_output_tile_0_load = load i9 %layer3_output_tile_0_addr" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 396 'load' 'layer3_output_tile_0_load' <Predicate = (!icmp_ln417)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_3 : Operation 397 [1/1] (0.78ns)   --->   "%pad_w_11 = add i5 %select_ln419, i5 1" [src/srcnn.cpp:437->src/srcnn.cpp:122]   --->   Operation 397 'add' 'pad_w_11' <Predicate = (!icmp_ln417)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 398 [1/2] (1.23ns)   --->   "%input_tile_load_1 = load i14 %input_tile_addr_2" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 398 'load' 'input_tile_load_1' <Predicate = (!icmp_ln417)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_3 : Operation 399 [1/2] (1.23ns)   --->   "%input_tile_load_2 = load i14 %input_tile_addr" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 399 'load' 'input_tile_load_2' <Predicate = (!icmp_ln417)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_3 : Operation 400 [1/1] (0.78ns)   --->   "%icmp_ln441 = icmp_ugt  i5 %pad_w_11, i5 16" [src/srcnn.cpp:441->src/srcnn.cpp:122]   --->   Operation 400 'icmp' 'icmp_ln441' <Predicate = (!icmp_ln417)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 401 [1/1] (0.41ns)   --->   "%pad_w_9 = select i1 %icmp_ln441, i5 16, i5 %pad_w_11" [src/srcnn.cpp:441->src/srcnn.cpp:122]   --->   Operation 401 'select' 'pad_w_9' <Predicate = (!icmp_ln417)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 402 [1/1] (0.00ns)   --->   "%zext_ln447_28 = zext i5 %pad_w_9" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 402 'zext' 'zext_ln447_28' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_3 : Operation 403 [1/1] (0.83ns)   --->   "%add_ln447_26 = add i14 %add_ln447_4, i14 %zext_ln447_28" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 403 'add' 'add_ln447_26' <Predicate = (!icmp_ln417)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln447_29 = zext i14 %add_ln447_26" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 404 'zext' 'zext_ln447_29' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_3 : Operation 405 [1/1] (0.00ns)   --->   "%input_tile_addr_4 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln447_29" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 405 'getelementptr' 'input_tile_addr_4' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_3 : Operation 406 [2/2] (1.23ns)   --->   "%input_tile_load_3 = load i14 %input_tile_addr_4" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 406 'load' 'input_tile_load_3' <Predicate = (!icmp_ln417)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_3 : Operation 407 [1/1] (0.78ns)   --->   "%add_ln437_4 = add i5 %select_ln419, i5 2" [src/srcnn.cpp:437->src/srcnn.cpp:122]   --->   Operation 407 'add' 'add_ln437_4' <Predicate = (!icmp_ln417)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 408 [1/1] (0.78ns)   --->   "%icmp_ln441_1 = icmp_ugt  i5 %add_ln437_4, i5 16" [src/srcnn.cpp:441->src/srcnn.cpp:122]   --->   Operation 408 'icmp' 'icmp_ln441_1' <Predicate = (!icmp_ln417)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 409 [1/1] (0.41ns)   --->   "%pad_w_10 = select i1 %icmp_ln441_1, i5 16, i5 %add_ln437_4" [src/srcnn.cpp:441->src/srcnn.cpp:122]   --->   Operation 409 'select' 'pad_w_10' <Predicate = (!icmp_ln417)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 410 [1/1] (0.00ns)   --->   "%zext_ln447_34 = zext i5 %pad_w_10" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 410 'zext' 'zext_ln447_34' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_3 : Operation 411 [1/1] (0.83ns)   --->   "%add_ln447_31 = add i14 %add_ln447_4, i14 %zext_ln447_34" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 411 'add' 'add_ln447_31' <Predicate = (!icmp_ln417)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln447_35 = zext i14 %add_ln447_31" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 412 'zext' 'zext_ln447_35' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_3 : Operation 413 [1/1] (0.00ns)   --->   "%input_tile_addr_5 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln447_35" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 413 'getelementptr' 'input_tile_addr_5' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_3 : Operation 414 [2/2] (1.23ns)   --->   "%input_tile_load_4 = load i14 %input_tile_addr_5" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 414 'load' 'input_tile_load_4' <Predicate = (!icmp_ln417)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_3 : Operation 415 [2/2] (1.23ns)   --->   "%input_tile_load_5 = load i14 %input_tile_addr_6" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 415 'load' 'input_tile_load_5' <Predicate = (!icmp_ln417)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_3 : Operation 416 [1/1] (0.42ns)   --->   "%store_ln421 = store i5 %pad_w_11, i5 %pad_w_3" [src/srcnn.cpp:421->src/srcnn.cpp:122]   --->   Operation 416 'store' 'store_ln421' <Predicate = (!icmp_ln417)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 2.40>
ST_4 : Operation 417 [1/1] (0.00ns)   --->   "%p_cast2 = zext i5 %tmp" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 417 'zext' 'p_cast2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 418 [1/1] (0.78ns)   --->   "%empty = add i6 %p_cast2, i6 1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 418 'add' 'empty' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 419 [1/1] (0.00ns)   --->   "%p_cast7 = zext i6 %empty" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 419 'zext' 'p_cast7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 420 [1/1] (0.00ns)   --->   "%conv3_weights_local_0_0_0_addr_1 = getelementptr i32 %conv3_weights_local_0_0_0, i64 0, i64 %p_cast7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 420 'getelementptr' 'conv3_weights_local_0_0_0_addr_1' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_4 : Operation 421 [1/1] (0.00ns)   --->   "%conv3_weights_local_0_0_1_addr_1 = getelementptr i32 %conv3_weights_local_0_0_1, i64 0, i64 %p_cast7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 421 'getelementptr' 'conv3_weights_local_0_0_1_addr_1' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_4 : Operation 422 [1/1] (0.00ns)   --->   "%conv3_weights_local_0_1_0_addr_1 = getelementptr i32 %conv3_weights_local_0_1_0, i64 0, i64 %p_cast7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 422 'getelementptr' 'conv3_weights_local_0_1_0_addr_1' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_4 : Operation 423 [1/1] (0.00ns)   --->   "%conv3_weights_local_0_1_1_addr_1 = getelementptr i32 %conv3_weights_local_0_1_1, i64 0, i64 %p_cast7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 423 'getelementptr' 'conv3_weights_local_0_1_1_addr_1' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_4 : Operation 424 [1/1] (0.00ns)   --->   "%conv3_weights_local_1_0_0_addr_1 = getelementptr i32 %conv3_weights_local_1_0_0, i64 0, i64 %p_cast7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 424 'getelementptr' 'conv3_weights_local_1_0_0_addr_1' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_4 : Operation 425 [1/1] (0.00ns)   --->   "%conv3_weights_local_1_0_1_addr_1 = getelementptr i32 %conv3_weights_local_1_0_1, i64 0, i64 %p_cast7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 425 'getelementptr' 'conv3_weights_local_1_0_1_addr_1' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_4 : Operation 426 [1/1] (0.00ns)   --->   "%conv3_weights_local_1_1_0_addr_1 = getelementptr i32 %conv3_weights_local_1_1_0, i64 0, i64 %p_cast7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 426 'getelementptr' 'conv3_weights_local_1_1_0_addr_1' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_4 : Operation 427 [1/1] (0.00ns)   --->   "%conv3_weights_local_1_1_1_addr_1 = getelementptr i32 %conv3_weights_local_1_1_1, i64 0, i64 %p_cast7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 427 'getelementptr' 'conv3_weights_local_1_1_1_addr_1' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_4 : Operation 428 [1/1] (0.00ns)   --->   "%conv3_weights_local_2_0_0_addr_1 = getelementptr i32 %conv3_weights_local_2_0_0, i64 0, i64 %p_cast7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 428 'getelementptr' 'conv3_weights_local_2_0_0_addr_1' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_4 : Operation 429 [1/1] (0.00ns)   --->   "%conv3_weights_local_2_0_1_addr_1 = getelementptr i32 %conv3_weights_local_2_0_1, i64 0, i64 %p_cast7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 429 'getelementptr' 'conv3_weights_local_2_0_1_addr_1' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_4 : Operation 430 [1/1] (0.00ns)   --->   "%conv3_weights_local_2_1_0_addr_1 = getelementptr i32 %conv3_weights_local_2_1_0, i64 0, i64 %p_cast7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 430 'getelementptr' 'conv3_weights_local_2_1_0_addr_1' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_4 : Operation 431 [1/1] (0.00ns)   --->   "%conv3_weights_local_2_1_1_addr_1 = getelementptr i32 %conv3_weights_local_2_1_1, i64 0, i64 %p_cast7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 431 'getelementptr' 'conv3_weights_local_2_1_1_addr_1' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_4 : Operation 432 [1/1] (0.00ns)   --->   "%conv3_weights_local_3_0_0_addr_1 = getelementptr i32 %conv3_weights_local_3_0_0, i64 0, i64 %p_cast7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 432 'getelementptr' 'conv3_weights_local_3_0_0_addr_1' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_4 : Operation 433 [1/1] (0.00ns)   --->   "%conv3_weights_local_3_0_1_addr_1 = getelementptr i32 %conv3_weights_local_3_0_1, i64 0, i64 %p_cast7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 433 'getelementptr' 'conv3_weights_local_3_0_1_addr_1' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_4 : Operation 434 [1/1] (0.00ns)   --->   "%conv3_weights_local_3_1_0_addr_1 = getelementptr i32 %conv3_weights_local_3_1_0, i64 0, i64 %p_cast7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 434 'getelementptr' 'conv3_weights_local_3_1_0_addr_1' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_4 : Operation 435 [1/1] (0.00ns)   --->   "%conv3_weights_local_3_1_1_addr_1 = getelementptr i32 %conv3_weights_local_3_1_1, i64 0, i64 %p_cast7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 435 'getelementptr' 'conv3_weights_local_3_1_1_addr_1' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_4 : Operation 436 [1/1] (0.00ns)   --->   "%conv3_weights_local_4_0_0_addr_1 = getelementptr i32 %conv3_weights_local_4_0_0, i64 0, i64 %p_cast7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 436 'getelementptr' 'conv3_weights_local_4_0_0_addr_1' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_4 : Operation 437 [1/1] (0.00ns)   --->   "%conv3_weights_local_4_0_1_addr_1 = getelementptr i32 %conv3_weights_local_4_0_1, i64 0, i64 %p_cast7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 437 'getelementptr' 'conv3_weights_local_4_0_1_addr_1' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_4 : Operation 438 [1/1] (0.00ns)   --->   "%conv3_weights_local_4_1_0_addr_1 = getelementptr i32 %conv3_weights_local_4_1_0, i64 0, i64 %p_cast7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 438 'getelementptr' 'conv3_weights_local_4_1_0_addr_1' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_4 : Operation 439 [1/1] (0.00ns)   --->   "%conv3_weights_local_4_1_1_addr_1 = getelementptr i32 %conv3_weights_local_4_1_1, i64 0, i64 %p_cast7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 439 'getelementptr' 'conv3_weights_local_4_1_1_addr_1' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_4 : Operation 440 [1/1] (0.00ns)   --->   "%conv3_weights_local_5_0_0_addr_1 = getelementptr i32 %conv3_weights_local_5_0_0, i64 0, i64 %p_cast7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 440 'getelementptr' 'conv3_weights_local_5_0_0_addr_1' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_4 : Operation 441 [1/1] (0.00ns)   --->   "%conv3_weights_local_5_0_1_addr_1 = getelementptr i32 %conv3_weights_local_5_0_1, i64 0, i64 %p_cast7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 441 'getelementptr' 'conv3_weights_local_5_0_1_addr_1' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_4 : Operation 442 [1/1] (0.00ns)   --->   "%conv3_weights_local_5_1_0_addr_1 = getelementptr i32 %conv3_weights_local_5_1_0, i64 0, i64 %p_cast7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 442 'getelementptr' 'conv3_weights_local_5_1_0_addr_1' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_4 : Operation 443 [1/1] (0.00ns)   --->   "%conv3_weights_local_5_1_1_addr_1 = getelementptr i32 %conv3_weights_local_5_1_1, i64 0, i64 %p_cast7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 443 'getelementptr' 'conv3_weights_local_5_1_1_addr_1' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_4 : Operation 444 [1/1] (0.00ns)   --->   "%conv3_weights_local_6_0_0_addr_1 = getelementptr i32 %conv3_weights_local_6_0_0, i64 0, i64 %p_cast7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 444 'getelementptr' 'conv3_weights_local_6_0_0_addr_1' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_4 : Operation 445 [1/1] (0.00ns)   --->   "%conv3_weights_local_6_0_1_addr_1 = getelementptr i32 %conv3_weights_local_6_0_1, i64 0, i64 %p_cast7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 445 'getelementptr' 'conv3_weights_local_6_0_1_addr_1' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_4 : Operation 446 [1/1] (0.00ns)   --->   "%conv3_weights_local_6_1_0_addr_1 = getelementptr i32 %conv3_weights_local_6_1_0, i64 0, i64 %p_cast7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 446 'getelementptr' 'conv3_weights_local_6_1_0_addr_1' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_4 : Operation 447 [1/1] (0.00ns)   --->   "%conv3_weights_local_6_1_1_addr_1 = getelementptr i32 %conv3_weights_local_6_1_1, i64 0, i64 %p_cast7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 447 'getelementptr' 'conv3_weights_local_6_1_1_addr_1' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_4 : Operation 448 [1/1] (0.00ns)   --->   "%conv3_weights_local_7_0_0_addr_1 = getelementptr i32 %conv3_weights_local_7_0_0, i64 0, i64 %p_cast7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 448 'getelementptr' 'conv3_weights_local_7_0_0_addr_1' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_4 : Operation 449 [1/1] (0.00ns)   --->   "%conv3_weights_local_7_0_1_addr_1 = getelementptr i32 %conv3_weights_local_7_0_1, i64 0, i64 %p_cast7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 449 'getelementptr' 'conv3_weights_local_7_0_1_addr_1' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_4 : Operation 450 [1/1] (0.00ns)   --->   "%conv3_weights_local_7_1_0_addr_1 = getelementptr i32 %conv3_weights_local_7_1_0, i64 0, i64 %p_cast7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 450 'getelementptr' 'conv3_weights_local_7_1_0_addr_1' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_4 : Operation 451 [1/1] (0.00ns)   --->   "%conv3_weights_local_7_1_1_addr_1 = getelementptr i32 %conv3_weights_local_7_1_1, i64 0, i64 %p_cast7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 451 'getelementptr' 'conv3_weights_local_7_1_1_addr_1' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_4 : Operation 452 [1/2] (1.23ns)   --->   "%conv3_weights_local_0_0_0_load = load i6 %conv3_weights_local_0_0_0_addr" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 452 'load' 'conv3_weights_local_0_0_0_load' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 453 [1/2] (1.23ns)   --->   "%conv3_weights_local_1_0_0_load = load i6 %conv3_weights_local_1_0_0_addr" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 453 'load' 'conv3_weights_local_1_0_0_load' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 454 [1/2] (1.23ns)   --->   "%conv3_weights_local_2_0_0_load = load i6 %conv3_weights_local_2_0_0_addr" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 454 'load' 'conv3_weights_local_2_0_0_load' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 455 [1/2] (1.23ns)   --->   "%conv3_weights_local_3_0_0_load = load i6 %conv3_weights_local_3_0_0_addr" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 455 'load' 'conv3_weights_local_3_0_0_load' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 456 [1/2] (1.23ns)   --->   "%conv3_weights_local_4_0_0_load = load i6 %conv3_weights_local_4_0_0_addr" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 456 'load' 'conv3_weights_local_4_0_0_load' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 457 [1/2] (1.23ns)   --->   "%conv3_weights_local_5_0_0_load = load i6 %conv3_weights_local_5_0_0_addr" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 457 'load' 'conv3_weights_local_5_0_0_load' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 458 [1/2] (1.23ns)   --->   "%conv3_weights_local_6_0_0_load = load i6 %conv3_weights_local_6_0_0_addr" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 458 'load' 'conv3_weights_local_6_0_0_load' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 459 [1/2] (1.23ns)   --->   "%conv3_weights_local_7_0_0_load = load i6 %conv3_weights_local_7_0_0_addr" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 459 'load' 'conv3_weights_local_7_0_0_load' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 != 6 & trunc_ln417 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 460 [1/1] (0.72ns)   --->   "%tmp_i = mux i32 @_ssdm_op_Mux.ap_auto.8float.i3, i32 %conv3_weights_local_0_0_0_load, i32 %conv3_weights_local_1_0_0_load, i32 %conv3_weights_local_2_0_0_load, i32 %conv3_weights_local_3_0_0_load, i32 %conv3_weights_local_4_0_0_load, i32 %conv3_weights_local_5_0_0_load, i32 %conv3_weights_local_6_0_0_load, i32 %conv3_weights_local_7_0_0_load, i3 %trunc_ln417" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 460 'mux' 'tmp_i' <Predicate = (!icmp_ln419)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 461 [1/2] (1.23ns)   --->   "%conv3_weights_local_0_0_1_load = load i6 %conv3_weights_local_0_0_1_addr" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 461 'load' 'conv3_weights_local_0_0_1_load' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 462 [1/2] (1.23ns)   --->   "%conv3_weights_local_1_0_1_load = load i6 %conv3_weights_local_1_0_1_addr" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 462 'load' 'conv3_weights_local_1_0_1_load' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 463 [1/2] (1.23ns)   --->   "%conv3_weights_local_2_0_1_load = load i6 %conv3_weights_local_2_0_1_addr" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 463 'load' 'conv3_weights_local_2_0_1_load' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 464 [1/2] (1.23ns)   --->   "%conv3_weights_local_3_0_1_load = load i6 %conv3_weights_local_3_0_1_addr" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 464 'load' 'conv3_weights_local_3_0_1_load' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 465 [1/2] (1.23ns)   --->   "%conv3_weights_local_4_0_1_load = load i6 %conv3_weights_local_4_0_1_addr" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 465 'load' 'conv3_weights_local_4_0_1_load' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 466 [1/2] (1.23ns)   --->   "%conv3_weights_local_5_0_1_load = load i6 %conv3_weights_local_5_0_1_addr" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 466 'load' 'conv3_weights_local_5_0_1_load' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 467 [1/2] (1.23ns)   --->   "%conv3_weights_local_6_0_1_load = load i6 %conv3_weights_local_6_0_1_addr" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 467 'load' 'conv3_weights_local_6_0_1_load' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 468 [1/2] (1.23ns)   --->   "%conv3_weights_local_7_0_1_load = load i6 %conv3_weights_local_7_0_1_addr" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 468 'load' 'conv3_weights_local_7_0_1_load' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 != 6 & trunc_ln417 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 469 [1/1] (0.72ns)   --->   "%tmp_1_i = mux i32 @_ssdm_op_Mux.ap_auto.8float.i3, i32 %conv3_weights_local_0_0_1_load, i32 %conv3_weights_local_1_0_1_load, i32 %conv3_weights_local_2_0_1_load, i32 %conv3_weights_local_3_0_1_load, i32 %conv3_weights_local_4_0_1_load, i32 %conv3_weights_local_5_0_1_load, i32 %conv3_weights_local_6_0_1_load, i32 %conv3_weights_local_7_0_1_load, i3 %trunc_ln417" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 469 'mux' 'tmp_1_i' <Predicate = (!icmp_ln419)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 470 [2/2] (1.23ns)   --->   "%conv3_weights_local_0_0_0_load_1 = load i6 %conv3_weights_local_0_0_0_addr_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 470 'load' 'conv3_weights_local_0_0_0_load_1' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 471 [2/2] (1.23ns)   --->   "%conv3_weights_local_1_0_0_load_1 = load i6 %conv3_weights_local_1_0_0_addr_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 471 'load' 'conv3_weights_local_1_0_0_load_1' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 472 [2/2] (1.23ns)   --->   "%conv3_weights_local_2_0_0_load_1 = load i6 %conv3_weights_local_2_0_0_addr_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 472 'load' 'conv3_weights_local_2_0_0_load_1' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 473 [2/2] (1.23ns)   --->   "%conv3_weights_local_3_0_0_load_1 = load i6 %conv3_weights_local_3_0_0_addr_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 473 'load' 'conv3_weights_local_3_0_0_load_1' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 474 [2/2] (1.23ns)   --->   "%conv3_weights_local_4_0_0_load_1 = load i6 %conv3_weights_local_4_0_0_addr_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 474 'load' 'conv3_weights_local_4_0_0_load_1' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 475 [2/2] (1.23ns)   --->   "%conv3_weights_local_5_0_0_load_1 = load i6 %conv3_weights_local_5_0_0_addr_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 475 'load' 'conv3_weights_local_5_0_0_load_1' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 476 [2/2] (1.23ns)   --->   "%conv3_weights_local_6_0_0_load_1 = load i6 %conv3_weights_local_6_0_0_addr_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 476 'load' 'conv3_weights_local_6_0_0_load_1' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 477 [2/2] (1.23ns)   --->   "%conv3_weights_local_7_0_0_load_1 = load i6 %conv3_weights_local_7_0_0_addr_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 477 'load' 'conv3_weights_local_7_0_0_load_1' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 != 6 & trunc_ln417 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 478 [2/2] (1.23ns)   --->   "%conv3_weights_local_0_0_1_load_1 = load i6 %conv3_weights_local_0_0_1_addr_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 478 'load' 'conv3_weights_local_0_0_1_load_1' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 479 [2/2] (1.23ns)   --->   "%conv3_weights_local_1_0_1_load_1 = load i6 %conv3_weights_local_1_0_1_addr_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 479 'load' 'conv3_weights_local_1_0_1_load_1' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 480 [2/2] (1.23ns)   --->   "%conv3_weights_local_2_0_1_load_1 = load i6 %conv3_weights_local_2_0_1_addr_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 480 'load' 'conv3_weights_local_2_0_1_load_1' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 481 [2/2] (1.23ns)   --->   "%conv3_weights_local_3_0_1_load_1 = load i6 %conv3_weights_local_3_0_1_addr_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 481 'load' 'conv3_weights_local_3_0_1_load_1' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 482 [2/2] (1.23ns)   --->   "%conv3_weights_local_4_0_1_load_1 = load i6 %conv3_weights_local_4_0_1_addr_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 482 'load' 'conv3_weights_local_4_0_1_load_1' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 483 [2/2] (1.23ns)   --->   "%conv3_weights_local_5_0_1_load_1 = load i6 %conv3_weights_local_5_0_1_addr_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 483 'load' 'conv3_weights_local_5_0_1_load_1' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 484 [2/2] (1.23ns)   --->   "%conv3_weights_local_6_0_1_load_1 = load i6 %conv3_weights_local_6_0_1_addr_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 484 'load' 'conv3_weights_local_6_0_1_load_1' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 485 [2/2] (1.23ns)   --->   "%conv3_weights_local_7_0_1_load_1 = load i6 %conv3_weights_local_7_0_1_addr_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 485 'load' 'conv3_weights_local_7_0_1_load_1' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 != 6 & trunc_ln417 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 486 [1/2] (1.23ns)   --->   "%conv3_weights_local_0_1_0_load = load i6 %conv3_weights_local_0_1_0_addr" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 486 'load' 'conv3_weights_local_0_1_0_load' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 487 [1/2] (1.23ns)   --->   "%conv3_weights_local_1_1_0_load = load i6 %conv3_weights_local_1_1_0_addr" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 487 'load' 'conv3_weights_local_1_1_0_load' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 488 [1/2] (1.23ns)   --->   "%conv3_weights_local_2_1_0_load = load i6 %conv3_weights_local_2_1_0_addr" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 488 'load' 'conv3_weights_local_2_1_0_load' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 489 [1/2] (1.23ns)   --->   "%conv3_weights_local_3_1_0_load = load i6 %conv3_weights_local_3_1_0_addr" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 489 'load' 'conv3_weights_local_3_1_0_load' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 490 [1/2] (1.23ns)   --->   "%conv3_weights_local_4_1_0_load = load i6 %conv3_weights_local_4_1_0_addr" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 490 'load' 'conv3_weights_local_4_1_0_load' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 491 [1/2] (1.23ns)   --->   "%conv3_weights_local_5_1_0_load = load i6 %conv3_weights_local_5_1_0_addr" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 491 'load' 'conv3_weights_local_5_1_0_load' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 492 [1/2] (1.23ns)   --->   "%conv3_weights_local_6_1_0_load = load i6 %conv3_weights_local_6_1_0_addr" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 492 'load' 'conv3_weights_local_6_1_0_load' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 493 [1/2] (1.23ns)   --->   "%conv3_weights_local_7_1_0_load = load i6 %conv3_weights_local_7_1_0_addr" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 493 'load' 'conv3_weights_local_7_1_0_load' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 != 6 & trunc_ln417 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 494 [1/1] (0.72ns)   --->   "%tmp_5_i = mux i32 @_ssdm_op_Mux.ap_auto.8float.i3, i32 %conv3_weights_local_0_1_0_load, i32 %conv3_weights_local_1_1_0_load, i32 %conv3_weights_local_2_1_0_load, i32 %conv3_weights_local_3_1_0_load, i32 %conv3_weights_local_4_1_0_load, i32 %conv3_weights_local_5_1_0_load, i32 %conv3_weights_local_6_1_0_load, i32 %conv3_weights_local_7_1_0_load, i3 %trunc_ln417" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 494 'mux' 'tmp_5_i' <Predicate = (!icmp_ln419)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 495 [2/2] (1.23ns)   --->   "%conv3_weights_local_0_1_0_load_1 = load i6 %conv3_weights_local_0_1_0_addr_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 495 'load' 'conv3_weights_local_0_1_0_load_1' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 496 [2/2] (1.23ns)   --->   "%conv3_weights_local_1_1_0_load_1 = load i6 %conv3_weights_local_1_1_0_addr_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 496 'load' 'conv3_weights_local_1_1_0_load_1' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 497 [2/2] (1.23ns)   --->   "%conv3_weights_local_2_1_0_load_1 = load i6 %conv3_weights_local_2_1_0_addr_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 497 'load' 'conv3_weights_local_2_1_0_load_1' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 498 [2/2] (1.23ns)   --->   "%conv3_weights_local_3_1_0_load_1 = load i6 %conv3_weights_local_3_1_0_addr_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 498 'load' 'conv3_weights_local_3_1_0_load_1' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 499 [2/2] (1.23ns)   --->   "%conv3_weights_local_4_1_0_load_1 = load i6 %conv3_weights_local_4_1_0_addr_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 499 'load' 'conv3_weights_local_4_1_0_load_1' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 500 [2/2] (1.23ns)   --->   "%conv3_weights_local_5_1_0_load_1 = load i6 %conv3_weights_local_5_1_0_addr_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 500 'load' 'conv3_weights_local_5_1_0_load_1' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 501 [2/2] (1.23ns)   --->   "%conv3_weights_local_6_1_0_load_1 = load i6 %conv3_weights_local_6_1_0_addr_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 501 'load' 'conv3_weights_local_6_1_0_load_1' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 502 [2/2] (1.23ns)   --->   "%conv3_weights_local_7_1_0_load_1 = load i6 %conv3_weights_local_7_1_0_addr_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 502 'load' 'conv3_weights_local_7_1_0_load_1' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 != 6 & trunc_ln417 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 503 [2/2] (1.23ns)   --->   "%conv3_weights_local_0_1_1_load_1 = load i6 %conv3_weights_local_0_1_1_addr_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 503 'load' 'conv3_weights_local_0_1_1_load_1' <Predicate = (!icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 504 [2/2] (1.23ns)   --->   "%conv3_weights_local_1_1_1_load_1 = load i6 %conv3_weights_local_1_1_1_addr_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 504 'load' 'conv3_weights_local_1_1_1_load_1' <Predicate = (!icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 505 [2/2] (1.23ns)   --->   "%conv3_weights_local_2_1_1_load_1 = load i6 %conv3_weights_local_2_1_1_addr_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 505 'load' 'conv3_weights_local_2_1_1_load_1' <Predicate = (!icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 506 [2/2] (1.23ns)   --->   "%conv3_weights_local_3_1_1_load_1 = load i6 %conv3_weights_local_3_1_1_addr_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 506 'load' 'conv3_weights_local_3_1_1_load_1' <Predicate = (!icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 507 [2/2] (1.23ns)   --->   "%conv3_weights_local_4_1_1_load_1 = load i6 %conv3_weights_local_4_1_1_addr_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 507 'load' 'conv3_weights_local_4_1_1_load_1' <Predicate = (!icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 508 [2/2] (1.23ns)   --->   "%conv3_weights_local_5_1_1_load_1 = load i6 %conv3_weights_local_5_1_1_addr_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 508 'load' 'conv3_weights_local_5_1_1_load_1' <Predicate = (!icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 509 [2/2] (1.23ns)   --->   "%conv3_weights_local_6_1_1_load_1 = load i6 %conv3_weights_local_6_1_1_addr_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 509 'load' 'conv3_weights_local_6_1_1_load_1' <Predicate = (!icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 510 [2/2] (1.23ns)   --->   "%conv3_weights_local_7_1_1_load_1 = load i6 %conv3_weights_local_7_1_1_addr_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 510 'load' 'conv3_weights_local_7_1_1_load_1' <Predicate = (!icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 511 [1/1] (0.00ns)   --->   "%p_cast3 = zext i5 %tmp_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 511 'zext' 'p_cast3' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_4 : Operation 512 [1/1] (0.78ns)   --->   "%empty_245 = add i6 %p_cast3, i6 1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 512 'add' 'empty_245' <Predicate = (!icmp_ln417)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 513 [1/1] (0.00ns)   --->   "%p_cast16 = zext i6 %empty_245" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 513 'zext' 'p_cast16' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_4 : Operation 514 [1/1] (0.00ns)   --->   "%conv3_weights_local_0_0_0_addr_10 = getelementptr i32 %conv3_weights_local_0_0_0, i64 0, i64 %p_cast16" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 514 'getelementptr' 'conv3_weights_local_0_0_0_addr_10' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_4 : Operation 515 [1/1] (0.00ns)   --->   "%conv3_weights_local_0_0_1_addr_7 = getelementptr i32 %conv3_weights_local_0_0_1, i64 0, i64 %p_cast16" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 515 'getelementptr' 'conv3_weights_local_0_0_1_addr_7' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_4 : Operation 516 [1/1] (0.00ns)   --->   "%conv3_weights_local_0_1_0_addr_7 = getelementptr i32 %conv3_weights_local_0_1_0, i64 0, i64 %p_cast16" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 516 'getelementptr' 'conv3_weights_local_0_1_0_addr_7' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_4 : Operation 517 [1/1] (0.00ns)   --->   "%conv3_weights_local_1_0_0_addr_10 = getelementptr i32 %conv3_weights_local_1_0_0, i64 0, i64 %p_cast16" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 517 'getelementptr' 'conv3_weights_local_1_0_0_addr_10' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_4 : Operation 518 [1/1] (0.00ns)   --->   "%conv3_weights_local_1_0_1_addr_7 = getelementptr i32 %conv3_weights_local_1_0_1, i64 0, i64 %p_cast16" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 518 'getelementptr' 'conv3_weights_local_1_0_1_addr_7' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_4 : Operation 519 [1/1] (0.00ns)   --->   "%conv3_weights_local_1_1_0_addr_7 = getelementptr i32 %conv3_weights_local_1_1_0, i64 0, i64 %p_cast16" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 519 'getelementptr' 'conv3_weights_local_1_1_0_addr_7' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_4 : Operation 520 [1/1] (0.00ns)   --->   "%conv3_weights_local_2_0_0_addr_10 = getelementptr i32 %conv3_weights_local_2_0_0, i64 0, i64 %p_cast16" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 520 'getelementptr' 'conv3_weights_local_2_0_0_addr_10' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_4 : Operation 521 [1/1] (0.00ns)   --->   "%conv3_weights_local_2_0_1_addr_7 = getelementptr i32 %conv3_weights_local_2_0_1, i64 0, i64 %p_cast16" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 521 'getelementptr' 'conv3_weights_local_2_0_1_addr_7' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_4 : Operation 522 [1/1] (0.00ns)   --->   "%conv3_weights_local_2_1_0_addr_7 = getelementptr i32 %conv3_weights_local_2_1_0, i64 0, i64 %p_cast16" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 522 'getelementptr' 'conv3_weights_local_2_1_0_addr_7' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_4 : Operation 523 [1/1] (0.00ns)   --->   "%conv3_weights_local_3_0_0_addr_10 = getelementptr i32 %conv3_weights_local_3_0_0, i64 0, i64 %p_cast16" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 523 'getelementptr' 'conv3_weights_local_3_0_0_addr_10' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_4 : Operation 524 [1/1] (0.00ns)   --->   "%conv3_weights_local_3_0_1_addr_7 = getelementptr i32 %conv3_weights_local_3_0_1, i64 0, i64 %p_cast16" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 524 'getelementptr' 'conv3_weights_local_3_0_1_addr_7' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_4 : Operation 525 [1/1] (0.00ns)   --->   "%conv3_weights_local_3_1_0_addr_7 = getelementptr i32 %conv3_weights_local_3_1_0, i64 0, i64 %p_cast16" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 525 'getelementptr' 'conv3_weights_local_3_1_0_addr_7' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_4 : Operation 526 [1/1] (0.00ns)   --->   "%conv3_weights_local_4_0_0_addr_10 = getelementptr i32 %conv3_weights_local_4_0_0, i64 0, i64 %p_cast16" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 526 'getelementptr' 'conv3_weights_local_4_0_0_addr_10' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_4 : Operation 527 [1/1] (0.00ns)   --->   "%conv3_weights_local_4_0_1_addr_7 = getelementptr i32 %conv3_weights_local_4_0_1, i64 0, i64 %p_cast16" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 527 'getelementptr' 'conv3_weights_local_4_0_1_addr_7' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_4 : Operation 528 [1/1] (0.00ns)   --->   "%conv3_weights_local_4_1_0_addr_7 = getelementptr i32 %conv3_weights_local_4_1_0, i64 0, i64 %p_cast16" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 528 'getelementptr' 'conv3_weights_local_4_1_0_addr_7' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_4 : Operation 529 [1/1] (0.00ns)   --->   "%conv3_weights_local_5_0_0_addr_10 = getelementptr i32 %conv3_weights_local_5_0_0, i64 0, i64 %p_cast16" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 529 'getelementptr' 'conv3_weights_local_5_0_0_addr_10' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_4 : Operation 530 [1/1] (0.00ns)   --->   "%conv3_weights_local_5_0_1_addr_7 = getelementptr i32 %conv3_weights_local_5_0_1, i64 0, i64 %p_cast16" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 530 'getelementptr' 'conv3_weights_local_5_0_1_addr_7' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_4 : Operation 531 [1/1] (0.00ns)   --->   "%conv3_weights_local_5_1_0_addr_7 = getelementptr i32 %conv3_weights_local_5_1_0, i64 0, i64 %p_cast16" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 531 'getelementptr' 'conv3_weights_local_5_1_0_addr_7' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_4 : Operation 532 [1/1] (0.00ns)   --->   "%conv3_weights_local_6_0_0_addr_10 = getelementptr i32 %conv3_weights_local_6_0_0, i64 0, i64 %p_cast16" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 532 'getelementptr' 'conv3_weights_local_6_0_0_addr_10' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_4 : Operation 533 [1/1] (0.00ns)   --->   "%conv3_weights_local_6_0_1_addr_7 = getelementptr i32 %conv3_weights_local_6_0_1, i64 0, i64 %p_cast16" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 533 'getelementptr' 'conv3_weights_local_6_0_1_addr_7' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_4 : Operation 534 [1/1] (0.00ns)   --->   "%conv3_weights_local_6_1_0_addr_7 = getelementptr i32 %conv3_weights_local_6_1_0, i64 0, i64 %p_cast16" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 534 'getelementptr' 'conv3_weights_local_6_1_0_addr_7' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_4 : Operation 535 [1/1] (0.00ns)   --->   "%conv3_weights_local_7_0_0_addr_10 = getelementptr i32 %conv3_weights_local_7_0_0, i64 0, i64 %p_cast16" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 535 'getelementptr' 'conv3_weights_local_7_0_0_addr_10' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_4 : Operation 536 [1/1] (0.00ns)   --->   "%conv3_weights_local_7_0_1_addr_7 = getelementptr i32 %conv3_weights_local_7_0_1, i64 0, i64 %p_cast16" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 536 'getelementptr' 'conv3_weights_local_7_0_1_addr_7' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_4 : Operation 537 [1/1] (0.00ns)   --->   "%conv3_weights_local_7_1_0_addr_7 = getelementptr i32 %conv3_weights_local_7_1_0, i64 0, i64 %p_cast16" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 537 'getelementptr' 'conv3_weights_local_7_1_0_addr_7' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_4 : Operation 538 [1/2] (1.23ns)   --->   "%conv3_weights_local_0_0_0_load_9 = load i6 %conv3_weights_local_0_0_0_addr_9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 538 'load' 'conv3_weights_local_0_0_0_load_9' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 539 [1/2] (1.23ns)   --->   "%conv3_weights_local_1_0_0_load_9 = load i6 %conv3_weights_local_1_0_0_addr_9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 539 'load' 'conv3_weights_local_1_0_0_load_9' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 540 [1/2] (1.23ns)   --->   "%conv3_weights_local_2_0_0_load_9 = load i6 %conv3_weights_local_2_0_0_addr_9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 540 'load' 'conv3_weights_local_2_0_0_load_9' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 541 [1/2] (1.23ns)   --->   "%conv3_weights_local_3_0_0_load_9 = load i6 %conv3_weights_local_3_0_0_addr_9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 541 'load' 'conv3_weights_local_3_0_0_load_9' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 542 [1/2] (1.23ns)   --->   "%conv3_weights_local_4_0_0_load_9 = load i6 %conv3_weights_local_4_0_0_addr_9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 542 'load' 'conv3_weights_local_4_0_0_load_9' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 543 [1/2] (1.23ns)   --->   "%conv3_weights_local_5_0_0_load_9 = load i6 %conv3_weights_local_5_0_0_addr_9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 543 'load' 'conv3_weights_local_5_0_0_load_9' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 544 [1/2] (1.23ns)   --->   "%conv3_weights_local_6_0_0_load_9 = load i6 %conv3_weights_local_6_0_0_addr_9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 544 'load' 'conv3_weights_local_6_0_0_load_9' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 545 [1/2] (1.23ns)   --->   "%conv3_weights_local_7_0_0_load_9 = load i6 %conv3_weights_local_7_0_0_addr_9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 545 'load' 'conv3_weights_local_7_0_0_load_9' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 != 6 & trunc_ln417_1 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 546 [1/1] (0.72ns)   --->   "%tmp_i_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.8float.i3, i32 %conv3_weights_local_0_0_0_load_9, i32 %conv3_weights_local_1_0_0_load_9, i32 %conv3_weights_local_2_0_0_load_9, i32 %conv3_weights_local_3_0_0_load_9, i32 %conv3_weights_local_4_0_0_load_9, i32 %conv3_weights_local_5_0_0_load_9, i32 %conv3_weights_local_6_0_0_load_9, i32 %conv3_weights_local_7_0_0_load_9, i3 %trunc_ln417_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 546 'mux' 'tmp_i_mid1' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 547 [1/1] (0.44ns)   --->   "%select_ln417_2 = select i1 %icmp_ln419, i32 %tmp_i_mid1, i32 %tmp_i" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 547 'select' 'select_ln417_2' <Predicate = (!icmp_ln417)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 548 [1/2] (1.23ns)   --->   "%conv3_weights_local_0_0_1_load_6 = load i6 %conv3_weights_local_0_0_1_addr_6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 548 'load' 'conv3_weights_local_0_0_1_load_6' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 549 [1/2] (1.23ns)   --->   "%conv3_weights_local_1_0_1_load_6 = load i6 %conv3_weights_local_1_0_1_addr_6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 549 'load' 'conv3_weights_local_1_0_1_load_6' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 550 [1/2] (1.23ns)   --->   "%conv3_weights_local_2_0_1_load_6 = load i6 %conv3_weights_local_2_0_1_addr_6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 550 'load' 'conv3_weights_local_2_0_1_load_6' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 551 [1/2] (1.23ns)   --->   "%conv3_weights_local_3_0_1_load_6 = load i6 %conv3_weights_local_3_0_1_addr_6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 551 'load' 'conv3_weights_local_3_0_1_load_6' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 552 [1/2] (1.23ns)   --->   "%conv3_weights_local_4_0_1_load_6 = load i6 %conv3_weights_local_4_0_1_addr_6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 552 'load' 'conv3_weights_local_4_0_1_load_6' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 553 [1/2] (1.23ns)   --->   "%conv3_weights_local_5_0_1_load_6 = load i6 %conv3_weights_local_5_0_1_addr_6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 553 'load' 'conv3_weights_local_5_0_1_load_6' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 554 [1/2] (1.23ns)   --->   "%conv3_weights_local_6_0_1_load_6 = load i6 %conv3_weights_local_6_0_1_addr_6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 554 'load' 'conv3_weights_local_6_0_1_load_6' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 555 [1/2] (1.23ns)   --->   "%conv3_weights_local_7_0_1_load_6 = load i6 %conv3_weights_local_7_0_1_addr_6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 555 'load' 'conv3_weights_local_7_0_1_load_6' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 != 6 & trunc_ln417_1 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 556 [1/1] (0.72ns)   --->   "%tmp_1_i_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.8float.i3, i32 %conv3_weights_local_0_0_1_load_6, i32 %conv3_weights_local_1_0_1_load_6, i32 %conv3_weights_local_2_0_1_load_6, i32 %conv3_weights_local_3_0_1_load_6, i32 %conv3_weights_local_4_0_1_load_6, i32 %conv3_weights_local_5_0_1_load_6, i32 %conv3_weights_local_6_0_1_load_6, i32 %conv3_weights_local_7_0_1_load_6, i3 %trunc_ln417_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 556 'mux' 'tmp_1_i_mid1' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 557 [1/1] (0.44ns)   --->   "%select_ln417_3 = select i1 %icmp_ln419, i32 %tmp_1_i_mid1, i32 %tmp_1_i" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 557 'select' 'select_ln417_3' <Predicate = (!icmp_ln417)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 558 [2/2] (1.23ns)   --->   "%conv3_weights_local_0_0_0_load_10 = load i6 %conv3_weights_local_0_0_0_addr_10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 558 'load' 'conv3_weights_local_0_0_0_load_10' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 559 [2/2] (1.23ns)   --->   "%conv3_weights_local_1_0_0_load_10 = load i6 %conv3_weights_local_1_0_0_addr_10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 559 'load' 'conv3_weights_local_1_0_0_load_10' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 560 [2/2] (1.23ns)   --->   "%conv3_weights_local_2_0_0_load_10 = load i6 %conv3_weights_local_2_0_0_addr_10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 560 'load' 'conv3_weights_local_2_0_0_load_10' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 561 [2/2] (1.23ns)   --->   "%conv3_weights_local_3_0_0_load_10 = load i6 %conv3_weights_local_3_0_0_addr_10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 561 'load' 'conv3_weights_local_3_0_0_load_10' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 562 [2/2] (1.23ns)   --->   "%conv3_weights_local_4_0_0_load_10 = load i6 %conv3_weights_local_4_0_0_addr_10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 562 'load' 'conv3_weights_local_4_0_0_load_10' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 563 [2/2] (1.23ns)   --->   "%conv3_weights_local_5_0_0_load_10 = load i6 %conv3_weights_local_5_0_0_addr_10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 563 'load' 'conv3_weights_local_5_0_0_load_10' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 564 [2/2] (1.23ns)   --->   "%conv3_weights_local_6_0_0_load_10 = load i6 %conv3_weights_local_6_0_0_addr_10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 564 'load' 'conv3_weights_local_6_0_0_load_10' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 565 [2/2] (1.23ns)   --->   "%conv3_weights_local_7_0_0_load_10 = load i6 %conv3_weights_local_7_0_0_addr_10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 565 'load' 'conv3_weights_local_7_0_0_load_10' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 != 6 & trunc_ln417_1 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 566 [2/2] (1.23ns)   --->   "%conv3_weights_local_0_0_1_load_7 = load i6 %conv3_weights_local_0_0_1_addr_7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 566 'load' 'conv3_weights_local_0_0_1_load_7' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 567 [2/2] (1.23ns)   --->   "%conv3_weights_local_1_0_1_load_7 = load i6 %conv3_weights_local_1_0_1_addr_7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 567 'load' 'conv3_weights_local_1_0_1_load_7' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 568 [2/2] (1.23ns)   --->   "%conv3_weights_local_2_0_1_load_7 = load i6 %conv3_weights_local_2_0_1_addr_7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 568 'load' 'conv3_weights_local_2_0_1_load_7' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 569 [2/2] (1.23ns)   --->   "%conv3_weights_local_3_0_1_load_7 = load i6 %conv3_weights_local_3_0_1_addr_7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 569 'load' 'conv3_weights_local_3_0_1_load_7' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 570 [2/2] (1.23ns)   --->   "%conv3_weights_local_4_0_1_load_7 = load i6 %conv3_weights_local_4_0_1_addr_7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 570 'load' 'conv3_weights_local_4_0_1_load_7' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 571 [2/2] (1.23ns)   --->   "%conv3_weights_local_5_0_1_load_7 = load i6 %conv3_weights_local_5_0_1_addr_7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 571 'load' 'conv3_weights_local_5_0_1_load_7' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 572 [2/2] (1.23ns)   --->   "%conv3_weights_local_6_0_1_load_7 = load i6 %conv3_weights_local_6_0_1_addr_7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 572 'load' 'conv3_weights_local_6_0_1_load_7' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 573 [2/2] (1.23ns)   --->   "%conv3_weights_local_7_0_1_load_7 = load i6 %conv3_weights_local_7_0_1_addr_7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 573 'load' 'conv3_weights_local_7_0_1_load_7' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 != 6 & trunc_ln417_1 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 574 [1/2] (1.23ns)   --->   "%conv3_weights_local_0_1_0_load_6 = load i6 %conv3_weights_local_0_1_0_addr_6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 574 'load' 'conv3_weights_local_0_1_0_load_6' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 575 [1/2] (1.23ns)   --->   "%conv3_weights_local_1_1_0_load_6 = load i6 %conv3_weights_local_1_1_0_addr_6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 575 'load' 'conv3_weights_local_1_1_0_load_6' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 576 [1/2] (1.23ns)   --->   "%conv3_weights_local_2_1_0_load_6 = load i6 %conv3_weights_local_2_1_0_addr_6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 576 'load' 'conv3_weights_local_2_1_0_load_6' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 577 [1/2] (1.23ns)   --->   "%conv3_weights_local_3_1_0_load_6 = load i6 %conv3_weights_local_3_1_0_addr_6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 577 'load' 'conv3_weights_local_3_1_0_load_6' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 578 [1/2] (1.23ns)   --->   "%conv3_weights_local_4_1_0_load_6 = load i6 %conv3_weights_local_4_1_0_addr_6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 578 'load' 'conv3_weights_local_4_1_0_load_6' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 579 [1/2] (1.23ns)   --->   "%conv3_weights_local_5_1_0_load_6 = load i6 %conv3_weights_local_5_1_0_addr_6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 579 'load' 'conv3_weights_local_5_1_0_load_6' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 580 [1/2] (1.23ns)   --->   "%conv3_weights_local_6_1_0_load_6 = load i6 %conv3_weights_local_6_1_0_addr_6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 580 'load' 'conv3_weights_local_6_1_0_load_6' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 581 [1/2] (1.23ns)   --->   "%conv3_weights_local_7_1_0_load_6 = load i6 %conv3_weights_local_7_1_0_addr_6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 581 'load' 'conv3_weights_local_7_1_0_load_6' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 != 6 & trunc_ln417_1 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 582 [1/1] (0.72ns)   --->   "%tmp_5_i_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.8float.i3, i32 %conv3_weights_local_0_1_0_load_6, i32 %conv3_weights_local_1_1_0_load_6, i32 %conv3_weights_local_2_1_0_load_6, i32 %conv3_weights_local_3_1_0_load_6, i32 %conv3_weights_local_4_1_0_load_6, i32 %conv3_weights_local_5_1_0_load_6, i32 %conv3_weights_local_6_1_0_load_6, i32 %conv3_weights_local_7_1_0_load_6, i3 %trunc_ln417_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 582 'mux' 'tmp_5_i_mid1' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 583 [1/1] (0.44ns)   --->   "%select_ln417_7 = select i1 %icmp_ln419, i32 %tmp_5_i_mid1, i32 %tmp_5_i" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 583 'select' 'select_ln417_7' <Predicate = (!icmp_ln417)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 584 [1/2] (1.23ns)   --->   "%conv3_weights_local_0_1_1_load_4 = load i6 %conv3_weights_local_0_1_1_addr_4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 584 'load' 'conv3_weights_local_0_1_1_load_4' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 585 [1/2] (1.23ns)   --->   "%conv3_weights_local_1_1_1_load_4 = load i6 %conv3_weights_local_1_1_1_addr_4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 585 'load' 'conv3_weights_local_1_1_1_load_4' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 586 [1/2] (1.23ns)   --->   "%conv3_weights_local_2_1_1_load_4 = load i6 %conv3_weights_local_2_1_1_addr_4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 586 'load' 'conv3_weights_local_2_1_1_load_4' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 587 [1/2] (1.23ns)   --->   "%conv3_weights_local_3_1_1_load_4 = load i6 %conv3_weights_local_3_1_1_addr_4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 587 'load' 'conv3_weights_local_3_1_1_load_4' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 588 [1/2] (1.23ns)   --->   "%conv3_weights_local_4_1_1_load_4 = load i6 %conv3_weights_local_4_1_1_addr_4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 588 'load' 'conv3_weights_local_4_1_1_load_4' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 589 [1/2] (1.23ns)   --->   "%conv3_weights_local_5_1_1_load_4 = load i6 %conv3_weights_local_5_1_1_addr_4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 589 'load' 'conv3_weights_local_5_1_1_load_4' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 590 [1/2] (1.23ns)   --->   "%conv3_weights_local_6_1_1_load_4 = load i6 %conv3_weights_local_6_1_1_addr_4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 590 'load' 'conv3_weights_local_6_1_1_load_4' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 591 [1/2] (1.23ns)   --->   "%conv3_weights_local_7_1_1_load_4 = load i6 %conv3_weights_local_7_1_1_addr_4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 591 'load' 'conv3_weights_local_7_1_1_load_4' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 592 [1/1] (0.72ns)   --->   "%tmp_6_i_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.8float.i3, i32 %conv3_weights_local_0_1_1_load_4, i32 %conv3_weights_local_1_1_1_load_4, i32 %conv3_weights_local_2_1_1_load_4, i32 %conv3_weights_local_3_1_1_load_4, i32 %conv3_weights_local_4_1_1_load_4, i32 %conv3_weights_local_5_1_1_load_4, i32 %conv3_weights_local_6_1_1_load_4, i32 %conv3_weights_local_7_1_1_load_4, i3 %trunc_ln417_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 592 'mux' 'tmp_6_i_mid1' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 593 [1/1] (0.44ns)   --->   "%select_ln417_8 = select i1 %icmp_ln419, i32 %tmp_6_i_mid1, i32 %tmp_6_i" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 593 'select' 'select_ln417_8' <Predicate = (!icmp_ln417)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 594 [2/2] (1.23ns)   --->   "%conv3_weights_local_0_1_0_load_7 = load i6 %conv3_weights_local_0_1_0_addr_7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 594 'load' 'conv3_weights_local_0_1_0_load_7' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 595 [2/2] (1.23ns)   --->   "%conv3_weights_local_1_1_0_load_7 = load i6 %conv3_weights_local_1_1_0_addr_7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 595 'load' 'conv3_weights_local_1_1_0_load_7' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 596 [2/2] (1.23ns)   --->   "%conv3_weights_local_2_1_0_load_7 = load i6 %conv3_weights_local_2_1_0_addr_7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 596 'load' 'conv3_weights_local_2_1_0_load_7' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 597 [2/2] (1.23ns)   --->   "%conv3_weights_local_3_1_0_load_7 = load i6 %conv3_weights_local_3_1_0_addr_7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 597 'load' 'conv3_weights_local_3_1_0_load_7' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 598 [2/2] (1.23ns)   --->   "%conv3_weights_local_4_1_0_load_7 = load i6 %conv3_weights_local_4_1_0_addr_7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 598 'load' 'conv3_weights_local_4_1_0_load_7' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 599 [2/2] (1.23ns)   --->   "%conv3_weights_local_5_1_0_load_7 = load i6 %conv3_weights_local_5_1_0_addr_7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 599 'load' 'conv3_weights_local_5_1_0_load_7' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 600 [2/2] (1.23ns)   --->   "%conv3_weights_local_6_1_0_load_7 = load i6 %conv3_weights_local_6_1_0_addr_7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 600 'load' 'conv3_weights_local_6_1_0_load_7' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 601 [2/2] (1.23ns)   --->   "%conv3_weights_local_7_1_0_load_7 = load i6 %conv3_weights_local_7_1_0_addr_7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 601 'load' 'conv3_weights_local_7_1_0_load_7' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 != 6 & trunc_ln417_1 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 602 [1/1] (0.83ns)   --->   "%add_ln447_12 = add i14 %add_ln447_6, i14 %select_ln419_cast5" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 602 'add' 'add_ln447_12' <Predicate = (!icmp_ln417)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 603 [1/1] (0.00ns)   --->   "%zext_ln447_12 = zext i14 %add_ln447_12" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 603 'zext' 'zext_ln447_12' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_4 : Operation 604 [1/1] (0.00ns)   --->   "%input_tile_addr_3 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln447_12" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 604 'getelementptr' 'input_tile_addr_3' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_4 : Operation 605 [1/1] (0.83ns)   --->   "%add_ln447_22 = add i14 %add_ln447_6, i14 %zext_ln447_22" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 605 'add' 'add_ln447_22' <Predicate = (!icmp_ln417)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 606 [1/1] (0.00ns)   --->   "%zext_ln447_24 = zext i14 %add_ln447_22" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 606 'zext' 'zext_ln447_24' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_4 : Operation 607 [1/1] (0.00ns)   --->   "%input_tile_addr_7 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln447_24" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 607 'getelementptr' 'input_tile_addr_7' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_4 : Operation 608 [1/1] (0.83ns)   --->   "%add_ln447_27 = add i14 %add_ln447_6, i14 %zext_ln447_28" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 608 'add' 'add_ln447_27' <Predicate = (!icmp_ln417)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 609 [1/1] (0.00ns)   --->   "%zext_ln447_30 = zext i14 %add_ln447_27" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 609 'zext' 'zext_ln447_30' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_4 : Operation 610 [1/1] (0.00ns)   --->   "%input_tile_addr_9 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln447_30" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 610 'getelementptr' 'input_tile_addr_9' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_4 : Operation 611 [1/2] (1.23ns)   --->   "%input_tile_load_3 = load i14 %input_tile_addr_4" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 611 'load' 'input_tile_load_3' <Predicate = (!icmp_ln417)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_4 : Operation 612 [1/2] (1.23ns)   --->   "%input_tile_load_4 = load i14 %input_tile_addr_5" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 612 'load' 'input_tile_load_4' <Predicate = (!icmp_ln417)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_4 : Operation 613 [1/2] (1.23ns)   --->   "%input_tile_load_5 = load i14 %input_tile_addr_6" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 613 'load' 'input_tile_load_5' <Predicate = (!icmp_ln417)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_4 : Operation 614 [2/2] (1.23ns)   --->   "%input_tile_load_6 = load i14 %input_tile_addr_7" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 614 'load' 'input_tile_load_6' <Predicate = (!icmp_ln417)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_4 : Operation 615 [2/2] (1.23ns)   --->   "%input_tile_load_7 = load i14 %input_tile_addr_3" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 615 'load' 'input_tile_load_7' <Predicate = (!icmp_ln417)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_4 : Operation 616 [2/2] (1.23ns)   --->   "%input_tile_load_8 = load i14 %input_tile_addr_9" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 616 'load' 'input_tile_load_8' <Predicate = (!icmp_ln417)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 617 [1/1] (0.78ns)   --->   "%empty_234 = add i6 %p_cast2, i6 2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 617 'add' 'empty_234' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 618 [1/1] (0.00ns)   --->   "%p_cast8 = zext i6 %empty_234" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 618 'zext' 'p_cast8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 619 [1/1] (0.00ns)   --->   "%conv3_weights_local_0_0_0_addr_2 = getelementptr i32 %conv3_weights_local_0_0_0, i64 0, i64 %p_cast8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 619 'getelementptr' 'conv3_weights_local_0_0_0_addr_2' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_5 : Operation 620 [1/1] (0.78ns)   --->   "%empty_235 = add i6 %p_cast2, i6 3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 620 'add' 'empty_235' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 621 [1/1] (0.00ns)   --->   "%p_cast9 = zext i6 %empty_235" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 621 'zext' 'p_cast9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 622 [1/1] (0.00ns)   --->   "%conv3_weights_local_0_0_1_addr_2 = getelementptr i32 %conv3_weights_local_0_0_1, i64 0, i64 %p_cast9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 622 'getelementptr' 'conv3_weights_local_0_0_1_addr_2' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_5 : Operation 623 [1/1] (0.00ns)   --->   "%conv3_weights_local_0_1_0_addr_2 = getelementptr i32 %conv3_weights_local_0_1_0, i64 0, i64 %p_cast8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 623 'getelementptr' 'conv3_weights_local_0_1_0_addr_2' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_5 : Operation 624 [1/1] (0.00ns)   --->   "%conv3_weights_local_1_0_0_addr_2 = getelementptr i32 %conv3_weights_local_1_0_0, i64 0, i64 %p_cast8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 624 'getelementptr' 'conv3_weights_local_1_0_0_addr_2' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_5 : Operation 625 [1/1] (0.00ns)   --->   "%conv3_weights_local_1_0_1_addr_2 = getelementptr i32 %conv3_weights_local_1_0_1, i64 0, i64 %p_cast9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 625 'getelementptr' 'conv3_weights_local_1_0_1_addr_2' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_5 : Operation 626 [1/1] (0.00ns)   --->   "%conv3_weights_local_1_1_0_addr_2 = getelementptr i32 %conv3_weights_local_1_1_0, i64 0, i64 %p_cast8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 626 'getelementptr' 'conv3_weights_local_1_1_0_addr_2' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_5 : Operation 627 [1/1] (0.00ns)   --->   "%conv3_weights_local_2_0_0_addr_2 = getelementptr i32 %conv3_weights_local_2_0_0, i64 0, i64 %p_cast8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 627 'getelementptr' 'conv3_weights_local_2_0_0_addr_2' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_5 : Operation 628 [1/1] (0.00ns)   --->   "%conv3_weights_local_2_0_1_addr_2 = getelementptr i32 %conv3_weights_local_2_0_1, i64 0, i64 %p_cast9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 628 'getelementptr' 'conv3_weights_local_2_0_1_addr_2' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_5 : Operation 629 [1/1] (0.00ns)   --->   "%conv3_weights_local_2_1_0_addr_2 = getelementptr i32 %conv3_weights_local_2_1_0, i64 0, i64 %p_cast8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 629 'getelementptr' 'conv3_weights_local_2_1_0_addr_2' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_5 : Operation 630 [1/1] (0.00ns)   --->   "%conv3_weights_local_3_0_0_addr_2 = getelementptr i32 %conv3_weights_local_3_0_0, i64 0, i64 %p_cast8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 630 'getelementptr' 'conv3_weights_local_3_0_0_addr_2' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_5 : Operation 631 [1/1] (0.00ns)   --->   "%conv3_weights_local_3_0_1_addr_2 = getelementptr i32 %conv3_weights_local_3_0_1, i64 0, i64 %p_cast9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 631 'getelementptr' 'conv3_weights_local_3_0_1_addr_2' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_5 : Operation 632 [1/1] (0.00ns)   --->   "%conv3_weights_local_3_1_0_addr_2 = getelementptr i32 %conv3_weights_local_3_1_0, i64 0, i64 %p_cast8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 632 'getelementptr' 'conv3_weights_local_3_1_0_addr_2' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_5 : Operation 633 [1/1] (0.00ns)   --->   "%conv3_weights_local_4_0_0_addr_2 = getelementptr i32 %conv3_weights_local_4_0_0, i64 0, i64 %p_cast8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 633 'getelementptr' 'conv3_weights_local_4_0_0_addr_2' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_5 : Operation 634 [1/1] (0.00ns)   --->   "%conv3_weights_local_4_0_1_addr_2 = getelementptr i32 %conv3_weights_local_4_0_1, i64 0, i64 %p_cast9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 634 'getelementptr' 'conv3_weights_local_4_0_1_addr_2' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_5 : Operation 635 [1/1] (0.00ns)   --->   "%conv3_weights_local_4_1_0_addr_2 = getelementptr i32 %conv3_weights_local_4_1_0, i64 0, i64 %p_cast8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 635 'getelementptr' 'conv3_weights_local_4_1_0_addr_2' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_5 : Operation 636 [1/1] (0.00ns)   --->   "%conv3_weights_local_5_0_0_addr_2 = getelementptr i32 %conv3_weights_local_5_0_0, i64 0, i64 %p_cast8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 636 'getelementptr' 'conv3_weights_local_5_0_0_addr_2' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_5 : Operation 637 [1/1] (0.00ns)   --->   "%conv3_weights_local_5_0_1_addr_2 = getelementptr i32 %conv3_weights_local_5_0_1, i64 0, i64 %p_cast9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 637 'getelementptr' 'conv3_weights_local_5_0_1_addr_2' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_5 : Operation 638 [1/1] (0.00ns)   --->   "%conv3_weights_local_5_1_0_addr_2 = getelementptr i32 %conv3_weights_local_5_1_0, i64 0, i64 %p_cast8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 638 'getelementptr' 'conv3_weights_local_5_1_0_addr_2' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_5 : Operation 639 [1/1] (0.00ns)   --->   "%conv3_weights_local_6_0_0_addr_2 = getelementptr i32 %conv3_weights_local_6_0_0, i64 0, i64 %p_cast8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 639 'getelementptr' 'conv3_weights_local_6_0_0_addr_2' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_5 : Operation 640 [1/1] (0.00ns)   --->   "%conv3_weights_local_6_0_1_addr_2 = getelementptr i32 %conv3_weights_local_6_0_1, i64 0, i64 %p_cast9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 640 'getelementptr' 'conv3_weights_local_6_0_1_addr_2' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_5 : Operation 641 [1/1] (0.00ns)   --->   "%conv3_weights_local_6_1_0_addr_2 = getelementptr i32 %conv3_weights_local_6_1_0, i64 0, i64 %p_cast8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 641 'getelementptr' 'conv3_weights_local_6_1_0_addr_2' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_5 : Operation 642 [1/1] (0.00ns)   --->   "%conv3_weights_local_7_0_0_addr_2 = getelementptr i32 %conv3_weights_local_7_0_0, i64 0, i64 %p_cast8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 642 'getelementptr' 'conv3_weights_local_7_0_0_addr_2' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_5 : Operation 643 [1/1] (0.00ns)   --->   "%conv3_weights_local_7_0_1_addr_2 = getelementptr i32 %conv3_weights_local_7_0_1, i64 0, i64 %p_cast9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 643 'getelementptr' 'conv3_weights_local_7_0_1_addr_2' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_5 : Operation 644 [1/1] (0.00ns)   --->   "%conv3_weights_local_7_1_0_addr_2 = getelementptr i32 %conv3_weights_local_7_1_0, i64 0, i64 %p_cast8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 644 'getelementptr' 'conv3_weights_local_7_1_0_addr_2' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_5 : Operation 645 [1/2] (1.23ns)   --->   "%conv3_weights_local_0_0_0_load_1 = load i6 %conv3_weights_local_0_0_0_addr_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 645 'load' 'conv3_weights_local_0_0_0_load_1' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 646 [1/2] (1.23ns)   --->   "%conv3_weights_local_1_0_0_load_1 = load i6 %conv3_weights_local_1_0_0_addr_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 646 'load' 'conv3_weights_local_1_0_0_load_1' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 647 [1/2] (1.23ns)   --->   "%conv3_weights_local_2_0_0_load_1 = load i6 %conv3_weights_local_2_0_0_addr_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 647 'load' 'conv3_weights_local_2_0_0_load_1' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 648 [1/2] (1.23ns)   --->   "%conv3_weights_local_3_0_0_load_1 = load i6 %conv3_weights_local_3_0_0_addr_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 648 'load' 'conv3_weights_local_3_0_0_load_1' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 649 [1/2] (1.23ns)   --->   "%conv3_weights_local_4_0_0_load_1 = load i6 %conv3_weights_local_4_0_0_addr_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 649 'load' 'conv3_weights_local_4_0_0_load_1' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 650 [1/2] (1.23ns)   --->   "%conv3_weights_local_5_0_0_load_1 = load i6 %conv3_weights_local_5_0_0_addr_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 650 'load' 'conv3_weights_local_5_0_0_load_1' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 651 [1/2] (1.23ns)   --->   "%conv3_weights_local_6_0_0_load_1 = load i6 %conv3_weights_local_6_0_0_addr_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 651 'load' 'conv3_weights_local_6_0_0_load_1' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 652 [1/2] (1.23ns)   --->   "%conv3_weights_local_7_0_0_load_1 = load i6 %conv3_weights_local_7_0_0_addr_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 652 'load' 'conv3_weights_local_7_0_0_load_1' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 != 6 & trunc_ln417 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 653 [1/1] (0.72ns)   --->   "%tmp_2_i = mux i32 @_ssdm_op_Mux.ap_auto.8float.i3, i32 %conv3_weights_local_0_0_0_load_1, i32 %conv3_weights_local_1_0_0_load_1, i32 %conv3_weights_local_2_0_0_load_1, i32 %conv3_weights_local_3_0_0_load_1, i32 %conv3_weights_local_4_0_0_load_1, i32 %conv3_weights_local_5_0_0_load_1, i32 %conv3_weights_local_6_0_0_load_1, i32 %conv3_weights_local_7_0_0_load_1, i3 %trunc_ln417" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 653 'mux' 'tmp_2_i' <Predicate = (!icmp_ln419)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 654 [1/2] (1.23ns)   --->   "%conv3_weights_local_0_0_1_load_1 = load i6 %conv3_weights_local_0_0_1_addr_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 654 'load' 'conv3_weights_local_0_0_1_load_1' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 655 [1/2] (1.23ns)   --->   "%conv3_weights_local_1_0_1_load_1 = load i6 %conv3_weights_local_1_0_1_addr_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 655 'load' 'conv3_weights_local_1_0_1_load_1' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 656 [1/2] (1.23ns)   --->   "%conv3_weights_local_2_0_1_load_1 = load i6 %conv3_weights_local_2_0_1_addr_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 656 'load' 'conv3_weights_local_2_0_1_load_1' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 657 [1/2] (1.23ns)   --->   "%conv3_weights_local_3_0_1_load_1 = load i6 %conv3_weights_local_3_0_1_addr_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 657 'load' 'conv3_weights_local_3_0_1_load_1' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 658 [1/2] (1.23ns)   --->   "%conv3_weights_local_4_0_1_load_1 = load i6 %conv3_weights_local_4_0_1_addr_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 658 'load' 'conv3_weights_local_4_0_1_load_1' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 659 [1/2] (1.23ns)   --->   "%conv3_weights_local_5_0_1_load_1 = load i6 %conv3_weights_local_5_0_1_addr_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 659 'load' 'conv3_weights_local_5_0_1_load_1' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 660 [1/2] (1.23ns)   --->   "%conv3_weights_local_6_0_1_load_1 = load i6 %conv3_weights_local_6_0_1_addr_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 660 'load' 'conv3_weights_local_6_0_1_load_1' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 661 [1/2] (1.23ns)   --->   "%conv3_weights_local_7_0_1_load_1 = load i6 %conv3_weights_local_7_0_1_addr_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 661 'load' 'conv3_weights_local_7_0_1_load_1' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 != 6 & trunc_ln417 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 662 [1/1] (0.72ns)   --->   "%tmp_3_i = mux i32 @_ssdm_op_Mux.ap_auto.8float.i3, i32 %conv3_weights_local_0_0_1_load_1, i32 %conv3_weights_local_1_0_1_load_1, i32 %conv3_weights_local_2_0_1_load_1, i32 %conv3_weights_local_3_0_1_load_1, i32 %conv3_weights_local_4_0_1_load_1, i32 %conv3_weights_local_5_0_1_load_1, i32 %conv3_weights_local_6_0_1_load_1, i32 %conv3_weights_local_7_0_1_load_1, i3 %trunc_ln417" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 662 'mux' 'tmp_3_i' <Predicate = (!icmp_ln419)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 663 [2/2] (1.23ns)   --->   "%conv3_weights_local_0_0_0_load_2 = load i6 %conv3_weights_local_0_0_0_addr_2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 663 'load' 'conv3_weights_local_0_0_0_load_2' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 664 [2/2] (1.23ns)   --->   "%conv3_weights_local_1_0_0_load_2 = load i6 %conv3_weights_local_1_0_0_addr_2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 664 'load' 'conv3_weights_local_1_0_0_load_2' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 665 [2/2] (1.23ns)   --->   "%conv3_weights_local_2_0_0_load_2 = load i6 %conv3_weights_local_2_0_0_addr_2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 665 'load' 'conv3_weights_local_2_0_0_load_2' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 666 [2/2] (1.23ns)   --->   "%conv3_weights_local_3_0_0_load_2 = load i6 %conv3_weights_local_3_0_0_addr_2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 666 'load' 'conv3_weights_local_3_0_0_load_2' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 667 [2/2] (1.23ns)   --->   "%conv3_weights_local_4_0_0_load_2 = load i6 %conv3_weights_local_4_0_0_addr_2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 667 'load' 'conv3_weights_local_4_0_0_load_2' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 668 [2/2] (1.23ns)   --->   "%conv3_weights_local_5_0_0_load_2 = load i6 %conv3_weights_local_5_0_0_addr_2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 668 'load' 'conv3_weights_local_5_0_0_load_2' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 669 [2/2] (1.23ns)   --->   "%conv3_weights_local_6_0_0_load_2 = load i6 %conv3_weights_local_6_0_0_addr_2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 669 'load' 'conv3_weights_local_6_0_0_load_2' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 670 [2/2] (1.23ns)   --->   "%conv3_weights_local_7_0_0_load_2 = load i6 %conv3_weights_local_7_0_0_addr_2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 670 'load' 'conv3_weights_local_7_0_0_load_2' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 != 6 & trunc_ln417 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 671 [1/2] (1.23ns)   --->   "%conv3_weights_local_0_1_0_load_1 = load i6 %conv3_weights_local_0_1_0_addr_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 671 'load' 'conv3_weights_local_0_1_0_load_1' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 672 [1/2] (1.23ns)   --->   "%conv3_weights_local_1_1_0_load_1 = load i6 %conv3_weights_local_1_1_0_addr_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 672 'load' 'conv3_weights_local_1_1_0_load_1' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 673 [1/2] (1.23ns)   --->   "%conv3_weights_local_2_1_0_load_1 = load i6 %conv3_weights_local_2_1_0_addr_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 673 'load' 'conv3_weights_local_2_1_0_load_1' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 674 [1/2] (1.23ns)   --->   "%conv3_weights_local_3_1_0_load_1 = load i6 %conv3_weights_local_3_1_0_addr_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 674 'load' 'conv3_weights_local_3_1_0_load_1' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 675 [1/2] (1.23ns)   --->   "%conv3_weights_local_4_1_0_load_1 = load i6 %conv3_weights_local_4_1_0_addr_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 675 'load' 'conv3_weights_local_4_1_0_load_1' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 676 [1/2] (1.23ns)   --->   "%conv3_weights_local_5_1_0_load_1 = load i6 %conv3_weights_local_5_1_0_addr_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 676 'load' 'conv3_weights_local_5_1_0_load_1' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 677 [1/2] (1.23ns)   --->   "%conv3_weights_local_6_1_0_load_1 = load i6 %conv3_weights_local_6_1_0_addr_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 677 'load' 'conv3_weights_local_6_1_0_load_1' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 678 [1/2] (1.23ns)   --->   "%conv3_weights_local_7_1_0_load_1 = load i6 %conv3_weights_local_7_1_0_addr_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 678 'load' 'conv3_weights_local_7_1_0_load_1' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 != 6 & trunc_ln417 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 679 [1/1] (0.72ns)   --->   "%tmp_7_i = mux i32 @_ssdm_op_Mux.ap_auto.8float.i3, i32 %conv3_weights_local_0_1_0_load_1, i32 %conv3_weights_local_1_1_0_load_1, i32 %conv3_weights_local_2_1_0_load_1, i32 %conv3_weights_local_3_1_0_load_1, i32 %conv3_weights_local_4_1_0_load_1, i32 %conv3_weights_local_5_1_0_load_1, i32 %conv3_weights_local_6_1_0_load_1, i32 %conv3_weights_local_7_1_0_load_1, i3 %trunc_ln417" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 679 'mux' 'tmp_7_i' <Predicate = (!icmp_ln419)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 680 [1/2] (1.23ns)   --->   "%conv3_weights_local_0_1_1_load_1 = load i6 %conv3_weights_local_0_1_1_addr_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 680 'load' 'conv3_weights_local_0_1_1_load_1' <Predicate = (!icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 681 [1/2] (1.23ns)   --->   "%conv3_weights_local_1_1_1_load_1 = load i6 %conv3_weights_local_1_1_1_addr_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 681 'load' 'conv3_weights_local_1_1_1_load_1' <Predicate = (!icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 682 [1/2] (1.23ns)   --->   "%conv3_weights_local_2_1_1_load_1 = load i6 %conv3_weights_local_2_1_1_addr_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 682 'load' 'conv3_weights_local_2_1_1_load_1' <Predicate = (!icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 683 [1/2] (1.23ns)   --->   "%conv3_weights_local_3_1_1_load_1 = load i6 %conv3_weights_local_3_1_1_addr_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 683 'load' 'conv3_weights_local_3_1_1_load_1' <Predicate = (!icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 684 [1/2] (1.23ns)   --->   "%conv3_weights_local_4_1_1_load_1 = load i6 %conv3_weights_local_4_1_1_addr_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 684 'load' 'conv3_weights_local_4_1_1_load_1' <Predicate = (!icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 685 [1/2] (1.23ns)   --->   "%conv3_weights_local_5_1_1_load_1 = load i6 %conv3_weights_local_5_1_1_addr_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 685 'load' 'conv3_weights_local_5_1_1_load_1' <Predicate = (!icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 686 [1/2] (1.23ns)   --->   "%conv3_weights_local_6_1_1_load_1 = load i6 %conv3_weights_local_6_1_1_addr_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 686 'load' 'conv3_weights_local_6_1_1_load_1' <Predicate = (!icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 687 [1/2] (1.23ns)   --->   "%conv3_weights_local_7_1_1_load_1 = load i6 %conv3_weights_local_7_1_1_addr_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 687 'load' 'conv3_weights_local_7_1_1_load_1' <Predicate = (!icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 688 [1/1] (0.72ns)   --->   "%tmp_8_i = mux i32 @_ssdm_op_Mux.ap_auto.8float.i3, i32 %conv3_weights_local_0_1_1_load_1, i32 %conv3_weights_local_1_1_1_load_1, i32 %conv3_weights_local_2_1_1_load_1, i32 %conv3_weights_local_3_1_1_load_1, i32 %conv3_weights_local_4_1_1_load_1, i32 %conv3_weights_local_5_1_1_load_1, i32 %conv3_weights_local_6_1_1_load_1, i32 %conv3_weights_local_7_1_1_load_1, i3 %trunc_ln417" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 688 'mux' 'tmp_8_i' <Predicate = (!icmp_ln419)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 689 [2/2] (1.23ns)   --->   "%conv3_weights_local_0_1_0_load_2 = load i6 %conv3_weights_local_0_1_0_addr_2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 689 'load' 'conv3_weights_local_0_1_0_load_2' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 690 [2/2] (1.23ns)   --->   "%conv3_weights_local_1_1_0_load_2 = load i6 %conv3_weights_local_1_1_0_addr_2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 690 'load' 'conv3_weights_local_1_1_0_load_2' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 691 [2/2] (1.23ns)   --->   "%conv3_weights_local_2_1_0_load_2 = load i6 %conv3_weights_local_2_1_0_addr_2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 691 'load' 'conv3_weights_local_2_1_0_load_2' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 692 [2/2] (1.23ns)   --->   "%conv3_weights_local_3_1_0_load_2 = load i6 %conv3_weights_local_3_1_0_addr_2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 692 'load' 'conv3_weights_local_3_1_0_load_2' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 693 [2/2] (1.23ns)   --->   "%conv3_weights_local_4_1_0_load_2 = load i6 %conv3_weights_local_4_1_0_addr_2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 693 'load' 'conv3_weights_local_4_1_0_load_2' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 694 [2/2] (1.23ns)   --->   "%conv3_weights_local_5_1_0_load_2 = load i6 %conv3_weights_local_5_1_0_addr_2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 694 'load' 'conv3_weights_local_5_1_0_load_2' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 695 [2/2] (1.23ns)   --->   "%conv3_weights_local_6_1_0_load_2 = load i6 %conv3_weights_local_6_1_0_addr_2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 695 'load' 'conv3_weights_local_6_1_0_load_2' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 696 [2/2] (1.23ns)   --->   "%conv3_weights_local_7_1_0_load_2 = load i6 %conv3_weights_local_7_1_0_addr_2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 696 'load' 'conv3_weights_local_7_1_0_load_2' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 != 6 & trunc_ln417 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 697 [2/2] (1.23ns)   --->   "%conv3_weights_local_0_0_1_load_2 = load i6 %conv3_weights_local_0_0_1_addr_2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 697 'load' 'conv3_weights_local_0_0_1_load_2' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 698 [2/2] (1.23ns)   --->   "%conv3_weights_local_1_0_1_load_2 = load i6 %conv3_weights_local_1_0_1_addr_2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 698 'load' 'conv3_weights_local_1_0_1_load_2' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 699 [2/2] (1.23ns)   --->   "%conv3_weights_local_2_0_1_load_2 = load i6 %conv3_weights_local_2_0_1_addr_2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 699 'load' 'conv3_weights_local_2_0_1_load_2' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 700 [2/2] (1.23ns)   --->   "%conv3_weights_local_3_0_1_load_2 = load i6 %conv3_weights_local_3_0_1_addr_2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 700 'load' 'conv3_weights_local_3_0_1_load_2' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 701 [2/2] (1.23ns)   --->   "%conv3_weights_local_4_0_1_load_2 = load i6 %conv3_weights_local_4_0_1_addr_2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 701 'load' 'conv3_weights_local_4_0_1_load_2' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 702 [2/2] (1.23ns)   --->   "%conv3_weights_local_5_0_1_load_2 = load i6 %conv3_weights_local_5_0_1_addr_2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 702 'load' 'conv3_weights_local_5_0_1_load_2' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 703 [2/2] (1.23ns)   --->   "%conv3_weights_local_6_0_1_load_2 = load i6 %conv3_weights_local_6_0_1_addr_2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 703 'load' 'conv3_weights_local_6_0_1_load_2' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 704 [2/2] (1.23ns)   --->   "%conv3_weights_local_7_0_1_load_2 = load i6 %conv3_weights_local_7_0_1_addr_2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 704 'load' 'conv3_weights_local_7_0_1_load_2' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 != 6 & trunc_ln417 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 705 [1/1] (0.78ns)   --->   "%empty_246 = add i6 %p_cast3, i6 2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 705 'add' 'empty_246' <Predicate = (!icmp_ln417)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 706 [1/1] (0.00ns)   --->   "%p_cast17 = zext i6 %empty_246" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 706 'zext' 'p_cast17' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_5 : Operation 707 [1/1] (0.00ns)   --->   "%conv3_weights_local_0_0_0_addr_11 = getelementptr i32 %conv3_weights_local_0_0_0, i64 0, i64 %p_cast17" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 707 'getelementptr' 'conv3_weights_local_0_0_0_addr_11' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_5 : Operation 708 [1/1] (0.78ns)   --->   "%empty_247 = add i6 %p_cast3, i6 3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 708 'add' 'empty_247' <Predicate = (!icmp_ln417)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 709 [1/1] (0.00ns)   --->   "%p_cast18 = zext i6 %empty_247" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 709 'zext' 'p_cast18' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_5 : Operation 710 [1/1] (0.00ns)   --->   "%conv3_weights_local_0_0_1_addr_8 = getelementptr i32 %conv3_weights_local_0_0_1, i64 0, i64 %p_cast18" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 710 'getelementptr' 'conv3_weights_local_0_0_1_addr_8' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_5 : Operation 711 [1/1] (0.00ns)   --->   "%conv3_weights_local_0_1_0_addr_8 = getelementptr i32 %conv3_weights_local_0_1_0, i64 0, i64 %p_cast17" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 711 'getelementptr' 'conv3_weights_local_0_1_0_addr_8' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_5 : Operation 712 [1/1] (0.00ns)   --->   "%conv3_weights_local_0_1_1_addr_5 = getelementptr i32 %conv3_weights_local_0_1_1, i64 0, i64 %p_cast16" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 712 'getelementptr' 'conv3_weights_local_0_1_1_addr_5' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_5 : Operation 713 [1/1] (0.00ns)   --->   "%conv3_weights_local_1_0_0_addr_11 = getelementptr i32 %conv3_weights_local_1_0_0, i64 0, i64 %p_cast17" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 713 'getelementptr' 'conv3_weights_local_1_0_0_addr_11' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_5 : Operation 714 [1/1] (0.00ns)   --->   "%conv3_weights_local_1_0_1_addr_8 = getelementptr i32 %conv3_weights_local_1_0_1, i64 0, i64 %p_cast18" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 714 'getelementptr' 'conv3_weights_local_1_0_1_addr_8' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_5 : Operation 715 [1/1] (0.00ns)   --->   "%conv3_weights_local_1_1_0_addr_8 = getelementptr i32 %conv3_weights_local_1_1_0, i64 0, i64 %p_cast17" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 715 'getelementptr' 'conv3_weights_local_1_1_0_addr_8' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_5 : Operation 716 [1/1] (0.00ns)   --->   "%conv3_weights_local_1_1_1_addr_5 = getelementptr i32 %conv3_weights_local_1_1_1, i64 0, i64 %p_cast16" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 716 'getelementptr' 'conv3_weights_local_1_1_1_addr_5' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_5 : Operation 717 [1/1] (0.00ns)   --->   "%conv3_weights_local_2_0_0_addr_11 = getelementptr i32 %conv3_weights_local_2_0_0, i64 0, i64 %p_cast17" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 717 'getelementptr' 'conv3_weights_local_2_0_0_addr_11' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_5 : Operation 718 [1/1] (0.00ns)   --->   "%conv3_weights_local_2_0_1_addr_8 = getelementptr i32 %conv3_weights_local_2_0_1, i64 0, i64 %p_cast18" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 718 'getelementptr' 'conv3_weights_local_2_0_1_addr_8' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_5 : Operation 719 [1/1] (0.00ns)   --->   "%conv3_weights_local_2_1_0_addr_8 = getelementptr i32 %conv3_weights_local_2_1_0, i64 0, i64 %p_cast17" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 719 'getelementptr' 'conv3_weights_local_2_1_0_addr_8' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_5 : Operation 720 [1/1] (0.00ns)   --->   "%conv3_weights_local_2_1_1_addr_5 = getelementptr i32 %conv3_weights_local_2_1_1, i64 0, i64 %p_cast16" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 720 'getelementptr' 'conv3_weights_local_2_1_1_addr_5' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_5 : Operation 721 [1/1] (0.00ns)   --->   "%conv3_weights_local_3_0_0_addr_11 = getelementptr i32 %conv3_weights_local_3_0_0, i64 0, i64 %p_cast17" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 721 'getelementptr' 'conv3_weights_local_3_0_0_addr_11' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_5 : Operation 722 [1/1] (0.00ns)   --->   "%conv3_weights_local_3_0_1_addr_8 = getelementptr i32 %conv3_weights_local_3_0_1, i64 0, i64 %p_cast18" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 722 'getelementptr' 'conv3_weights_local_3_0_1_addr_8' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_5 : Operation 723 [1/1] (0.00ns)   --->   "%conv3_weights_local_3_1_0_addr_8 = getelementptr i32 %conv3_weights_local_3_1_0, i64 0, i64 %p_cast17" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 723 'getelementptr' 'conv3_weights_local_3_1_0_addr_8' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_5 : Operation 724 [1/1] (0.00ns)   --->   "%conv3_weights_local_3_1_1_addr_5 = getelementptr i32 %conv3_weights_local_3_1_1, i64 0, i64 %p_cast16" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 724 'getelementptr' 'conv3_weights_local_3_1_1_addr_5' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_5 : Operation 725 [1/1] (0.00ns)   --->   "%conv3_weights_local_4_0_0_addr_11 = getelementptr i32 %conv3_weights_local_4_0_0, i64 0, i64 %p_cast17" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 725 'getelementptr' 'conv3_weights_local_4_0_0_addr_11' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_5 : Operation 726 [1/1] (0.00ns)   --->   "%conv3_weights_local_4_0_1_addr_8 = getelementptr i32 %conv3_weights_local_4_0_1, i64 0, i64 %p_cast18" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 726 'getelementptr' 'conv3_weights_local_4_0_1_addr_8' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_5 : Operation 727 [1/1] (0.00ns)   --->   "%conv3_weights_local_4_1_0_addr_8 = getelementptr i32 %conv3_weights_local_4_1_0, i64 0, i64 %p_cast17" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 727 'getelementptr' 'conv3_weights_local_4_1_0_addr_8' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_5 : Operation 728 [1/1] (0.00ns)   --->   "%conv3_weights_local_4_1_1_addr_5 = getelementptr i32 %conv3_weights_local_4_1_1, i64 0, i64 %p_cast16" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 728 'getelementptr' 'conv3_weights_local_4_1_1_addr_5' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_5 : Operation 729 [1/1] (0.00ns)   --->   "%conv3_weights_local_5_0_0_addr_11 = getelementptr i32 %conv3_weights_local_5_0_0, i64 0, i64 %p_cast17" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 729 'getelementptr' 'conv3_weights_local_5_0_0_addr_11' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_5 : Operation 730 [1/1] (0.00ns)   --->   "%conv3_weights_local_5_0_1_addr_8 = getelementptr i32 %conv3_weights_local_5_0_1, i64 0, i64 %p_cast18" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 730 'getelementptr' 'conv3_weights_local_5_0_1_addr_8' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_5 : Operation 731 [1/1] (0.00ns)   --->   "%conv3_weights_local_5_1_0_addr_8 = getelementptr i32 %conv3_weights_local_5_1_0, i64 0, i64 %p_cast17" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 731 'getelementptr' 'conv3_weights_local_5_1_0_addr_8' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_5 : Operation 732 [1/1] (0.00ns)   --->   "%conv3_weights_local_5_1_1_addr_5 = getelementptr i32 %conv3_weights_local_5_1_1, i64 0, i64 %p_cast16" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 732 'getelementptr' 'conv3_weights_local_5_1_1_addr_5' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_5 : Operation 733 [1/1] (0.00ns)   --->   "%conv3_weights_local_6_0_0_addr_11 = getelementptr i32 %conv3_weights_local_6_0_0, i64 0, i64 %p_cast17" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 733 'getelementptr' 'conv3_weights_local_6_0_0_addr_11' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_5 : Operation 734 [1/1] (0.00ns)   --->   "%conv3_weights_local_6_0_1_addr_8 = getelementptr i32 %conv3_weights_local_6_0_1, i64 0, i64 %p_cast18" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 734 'getelementptr' 'conv3_weights_local_6_0_1_addr_8' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_5 : Operation 735 [1/1] (0.00ns)   --->   "%conv3_weights_local_6_1_0_addr_8 = getelementptr i32 %conv3_weights_local_6_1_0, i64 0, i64 %p_cast17" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 735 'getelementptr' 'conv3_weights_local_6_1_0_addr_8' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_5 : Operation 736 [1/1] (0.00ns)   --->   "%conv3_weights_local_6_1_1_addr_5 = getelementptr i32 %conv3_weights_local_6_1_1, i64 0, i64 %p_cast16" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 736 'getelementptr' 'conv3_weights_local_6_1_1_addr_5' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_5 : Operation 737 [1/1] (0.00ns)   --->   "%conv3_weights_local_7_0_0_addr_11 = getelementptr i32 %conv3_weights_local_7_0_0, i64 0, i64 %p_cast17" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 737 'getelementptr' 'conv3_weights_local_7_0_0_addr_11' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_5 : Operation 738 [1/1] (0.00ns)   --->   "%conv3_weights_local_7_0_1_addr_8 = getelementptr i32 %conv3_weights_local_7_0_1, i64 0, i64 %p_cast18" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 738 'getelementptr' 'conv3_weights_local_7_0_1_addr_8' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_5 : Operation 739 [1/1] (0.00ns)   --->   "%conv3_weights_local_7_1_0_addr_8 = getelementptr i32 %conv3_weights_local_7_1_0, i64 0, i64 %p_cast17" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 739 'getelementptr' 'conv3_weights_local_7_1_0_addr_8' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_5 : Operation 740 [1/1] (0.00ns)   --->   "%conv3_weights_local_7_1_1_addr_5 = getelementptr i32 %conv3_weights_local_7_1_1, i64 0, i64 %p_cast16" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 740 'getelementptr' 'conv3_weights_local_7_1_1_addr_5' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_5 : Operation 741 [1/2] (1.23ns)   --->   "%conv3_weights_local_0_0_0_load_10 = load i6 %conv3_weights_local_0_0_0_addr_10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 741 'load' 'conv3_weights_local_0_0_0_load_10' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 742 [1/2] (1.23ns)   --->   "%conv3_weights_local_1_0_0_load_10 = load i6 %conv3_weights_local_1_0_0_addr_10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 742 'load' 'conv3_weights_local_1_0_0_load_10' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 743 [1/2] (1.23ns)   --->   "%conv3_weights_local_2_0_0_load_10 = load i6 %conv3_weights_local_2_0_0_addr_10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 743 'load' 'conv3_weights_local_2_0_0_load_10' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 744 [1/2] (1.23ns)   --->   "%conv3_weights_local_3_0_0_load_10 = load i6 %conv3_weights_local_3_0_0_addr_10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 744 'load' 'conv3_weights_local_3_0_0_load_10' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 745 [1/2] (1.23ns)   --->   "%conv3_weights_local_4_0_0_load_10 = load i6 %conv3_weights_local_4_0_0_addr_10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 745 'load' 'conv3_weights_local_4_0_0_load_10' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 746 [1/2] (1.23ns)   --->   "%conv3_weights_local_5_0_0_load_10 = load i6 %conv3_weights_local_5_0_0_addr_10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 746 'load' 'conv3_weights_local_5_0_0_load_10' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 747 [1/2] (1.23ns)   --->   "%conv3_weights_local_6_0_0_load_10 = load i6 %conv3_weights_local_6_0_0_addr_10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 747 'load' 'conv3_weights_local_6_0_0_load_10' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 748 [1/2] (1.23ns)   --->   "%conv3_weights_local_7_0_0_load_10 = load i6 %conv3_weights_local_7_0_0_addr_10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 748 'load' 'conv3_weights_local_7_0_0_load_10' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 != 6 & trunc_ln417_1 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 749 [1/1] (0.72ns)   --->   "%tmp_2_i_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.8float.i3, i32 %conv3_weights_local_0_0_0_load_10, i32 %conv3_weights_local_1_0_0_load_10, i32 %conv3_weights_local_2_0_0_load_10, i32 %conv3_weights_local_3_0_0_load_10, i32 %conv3_weights_local_4_0_0_load_10, i32 %conv3_weights_local_5_0_0_load_10, i32 %conv3_weights_local_6_0_0_load_10, i32 %conv3_weights_local_7_0_0_load_10, i3 %trunc_ln417_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 749 'mux' 'tmp_2_i_mid1' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 750 [1/1] (0.44ns)   --->   "%select_ln417_4 = select i1 %icmp_ln419, i32 %tmp_2_i_mid1, i32 %tmp_2_i" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 750 'select' 'select_ln417_4' <Predicate = (!icmp_ln417)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 751 [1/2] (1.23ns)   --->   "%conv3_weights_local_0_0_1_load_7 = load i6 %conv3_weights_local_0_0_1_addr_7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 751 'load' 'conv3_weights_local_0_0_1_load_7' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 752 [1/2] (1.23ns)   --->   "%conv3_weights_local_1_0_1_load_7 = load i6 %conv3_weights_local_1_0_1_addr_7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 752 'load' 'conv3_weights_local_1_0_1_load_7' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 753 [1/2] (1.23ns)   --->   "%conv3_weights_local_2_0_1_load_7 = load i6 %conv3_weights_local_2_0_1_addr_7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 753 'load' 'conv3_weights_local_2_0_1_load_7' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 754 [1/2] (1.23ns)   --->   "%conv3_weights_local_3_0_1_load_7 = load i6 %conv3_weights_local_3_0_1_addr_7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 754 'load' 'conv3_weights_local_3_0_1_load_7' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 755 [1/2] (1.23ns)   --->   "%conv3_weights_local_4_0_1_load_7 = load i6 %conv3_weights_local_4_0_1_addr_7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 755 'load' 'conv3_weights_local_4_0_1_load_7' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 756 [1/2] (1.23ns)   --->   "%conv3_weights_local_5_0_1_load_7 = load i6 %conv3_weights_local_5_0_1_addr_7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 756 'load' 'conv3_weights_local_5_0_1_load_7' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 757 [1/2] (1.23ns)   --->   "%conv3_weights_local_6_0_1_load_7 = load i6 %conv3_weights_local_6_0_1_addr_7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 757 'load' 'conv3_weights_local_6_0_1_load_7' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 758 [1/2] (1.23ns)   --->   "%conv3_weights_local_7_0_1_load_7 = load i6 %conv3_weights_local_7_0_1_addr_7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 758 'load' 'conv3_weights_local_7_0_1_load_7' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 != 6 & trunc_ln417_1 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 759 [1/1] (0.72ns)   --->   "%tmp_3_i_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.8float.i3, i32 %conv3_weights_local_0_0_1_load_7, i32 %conv3_weights_local_1_0_1_load_7, i32 %conv3_weights_local_2_0_1_load_7, i32 %conv3_weights_local_3_0_1_load_7, i32 %conv3_weights_local_4_0_1_load_7, i32 %conv3_weights_local_5_0_1_load_7, i32 %conv3_weights_local_6_0_1_load_7, i32 %conv3_weights_local_7_0_1_load_7, i3 %trunc_ln417_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 759 'mux' 'tmp_3_i_mid1' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 760 [1/1] (0.44ns)   --->   "%select_ln417_5 = select i1 %icmp_ln419, i32 %tmp_3_i_mid1, i32 %tmp_3_i" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 760 'select' 'select_ln417_5' <Predicate = (!icmp_ln417)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 761 [2/2] (1.23ns)   --->   "%conv3_weights_local_0_0_0_load_11 = load i6 %conv3_weights_local_0_0_0_addr_11" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 761 'load' 'conv3_weights_local_0_0_0_load_11' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 762 [2/2] (1.23ns)   --->   "%conv3_weights_local_1_0_0_load_11 = load i6 %conv3_weights_local_1_0_0_addr_11" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 762 'load' 'conv3_weights_local_1_0_0_load_11' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 763 [2/2] (1.23ns)   --->   "%conv3_weights_local_2_0_0_load_11 = load i6 %conv3_weights_local_2_0_0_addr_11" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 763 'load' 'conv3_weights_local_2_0_0_load_11' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 764 [2/2] (1.23ns)   --->   "%conv3_weights_local_3_0_0_load_11 = load i6 %conv3_weights_local_3_0_0_addr_11" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 764 'load' 'conv3_weights_local_3_0_0_load_11' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 765 [2/2] (1.23ns)   --->   "%conv3_weights_local_4_0_0_load_11 = load i6 %conv3_weights_local_4_0_0_addr_11" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 765 'load' 'conv3_weights_local_4_0_0_load_11' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 766 [2/2] (1.23ns)   --->   "%conv3_weights_local_5_0_0_load_11 = load i6 %conv3_weights_local_5_0_0_addr_11" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 766 'load' 'conv3_weights_local_5_0_0_load_11' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 767 [2/2] (1.23ns)   --->   "%conv3_weights_local_6_0_0_load_11 = load i6 %conv3_weights_local_6_0_0_addr_11" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 767 'load' 'conv3_weights_local_6_0_0_load_11' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 768 [2/2] (1.23ns)   --->   "%conv3_weights_local_7_0_0_load_11 = load i6 %conv3_weights_local_7_0_0_addr_11" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 768 'load' 'conv3_weights_local_7_0_0_load_11' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 != 6 & trunc_ln417_1 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 769 [1/2] (1.23ns)   --->   "%conv3_weights_local_0_1_0_load_7 = load i6 %conv3_weights_local_0_1_0_addr_7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 769 'load' 'conv3_weights_local_0_1_0_load_7' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 770 [1/2] (1.23ns)   --->   "%conv3_weights_local_1_1_0_load_7 = load i6 %conv3_weights_local_1_1_0_addr_7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 770 'load' 'conv3_weights_local_1_1_0_load_7' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 771 [1/2] (1.23ns)   --->   "%conv3_weights_local_2_1_0_load_7 = load i6 %conv3_weights_local_2_1_0_addr_7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 771 'load' 'conv3_weights_local_2_1_0_load_7' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 772 [1/2] (1.23ns)   --->   "%conv3_weights_local_3_1_0_load_7 = load i6 %conv3_weights_local_3_1_0_addr_7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 772 'load' 'conv3_weights_local_3_1_0_load_7' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 773 [1/2] (1.23ns)   --->   "%conv3_weights_local_4_1_0_load_7 = load i6 %conv3_weights_local_4_1_0_addr_7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 773 'load' 'conv3_weights_local_4_1_0_load_7' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 774 [1/2] (1.23ns)   --->   "%conv3_weights_local_5_1_0_load_7 = load i6 %conv3_weights_local_5_1_0_addr_7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 774 'load' 'conv3_weights_local_5_1_0_load_7' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 775 [1/2] (1.23ns)   --->   "%conv3_weights_local_6_1_0_load_7 = load i6 %conv3_weights_local_6_1_0_addr_7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 775 'load' 'conv3_weights_local_6_1_0_load_7' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 776 [1/2] (1.23ns)   --->   "%conv3_weights_local_7_1_0_load_7 = load i6 %conv3_weights_local_7_1_0_addr_7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 776 'load' 'conv3_weights_local_7_1_0_load_7' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 != 6 & trunc_ln417_1 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 777 [1/1] (0.72ns)   --->   "%tmp_7_i_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.8float.i3, i32 %conv3_weights_local_0_1_0_load_7, i32 %conv3_weights_local_1_1_0_load_7, i32 %conv3_weights_local_2_1_0_load_7, i32 %conv3_weights_local_3_1_0_load_7, i32 %conv3_weights_local_4_1_0_load_7, i32 %conv3_weights_local_5_1_0_load_7, i32 %conv3_weights_local_6_1_0_load_7, i32 %conv3_weights_local_7_1_0_load_7, i3 %trunc_ln417_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 777 'mux' 'tmp_7_i_mid1' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 778 [1/1] (0.44ns)   --->   "%select_ln417_9 = select i1 %icmp_ln419, i32 %tmp_7_i_mid1, i32 %tmp_7_i" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 778 'select' 'select_ln417_9' <Predicate = (!icmp_ln417)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 779 [2/2] (1.23ns)   --->   "%conv3_weights_local_0_1_1_load_5 = load i6 %conv3_weights_local_0_1_1_addr_5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 779 'load' 'conv3_weights_local_0_1_1_load_5' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 780 [2/2] (1.23ns)   --->   "%conv3_weights_local_1_1_1_load_5 = load i6 %conv3_weights_local_1_1_1_addr_5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 780 'load' 'conv3_weights_local_1_1_1_load_5' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 781 [2/2] (1.23ns)   --->   "%conv3_weights_local_2_1_1_load_5 = load i6 %conv3_weights_local_2_1_1_addr_5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 781 'load' 'conv3_weights_local_2_1_1_load_5' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 782 [2/2] (1.23ns)   --->   "%conv3_weights_local_3_1_1_load_5 = load i6 %conv3_weights_local_3_1_1_addr_5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 782 'load' 'conv3_weights_local_3_1_1_load_5' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 783 [2/2] (1.23ns)   --->   "%conv3_weights_local_4_1_1_load_5 = load i6 %conv3_weights_local_4_1_1_addr_5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 783 'load' 'conv3_weights_local_4_1_1_load_5' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 784 [2/2] (1.23ns)   --->   "%conv3_weights_local_5_1_1_load_5 = load i6 %conv3_weights_local_5_1_1_addr_5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 784 'load' 'conv3_weights_local_5_1_1_load_5' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 785 [2/2] (1.23ns)   --->   "%conv3_weights_local_6_1_1_load_5 = load i6 %conv3_weights_local_6_1_1_addr_5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 785 'load' 'conv3_weights_local_6_1_1_load_5' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 786 [2/2] (1.23ns)   --->   "%conv3_weights_local_7_1_1_load_5 = load i6 %conv3_weights_local_7_1_1_addr_5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 786 'load' 'conv3_weights_local_7_1_1_load_5' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 787 [2/2] (1.23ns)   --->   "%conv3_weights_local_0_1_0_load_8 = load i6 %conv3_weights_local_0_1_0_addr_8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 787 'load' 'conv3_weights_local_0_1_0_load_8' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 788 [2/2] (1.23ns)   --->   "%conv3_weights_local_1_1_0_load_8 = load i6 %conv3_weights_local_1_1_0_addr_8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 788 'load' 'conv3_weights_local_1_1_0_load_8' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 789 [2/2] (1.23ns)   --->   "%conv3_weights_local_2_1_0_load_8 = load i6 %conv3_weights_local_2_1_0_addr_8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 789 'load' 'conv3_weights_local_2_1_0_load_8' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 790 [2/2] (1.23ns)   --->   "%conv3_weights_local_3_1_0_load_8 = load i6 %conv3_weights_local_3_1_0_addr_8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 790 'load' 'conv3_weights_local_3_1_0_load_8' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 791 [2/2] (1.23ns)   --->   "%conv3_weights_local_4_1_0_load_8 = load i6 %conv3_weights_local_4_1_0_addr_8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 791 'load' 'conv3_weights_local_4_1_0_load_8' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 792 [2/2] (1.23ns)   --->   "%conv3_weights_local_5_1_0_load_8 = load i6 %conv3_weights_local_5_1_0_addr_8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 792 'load' 'conv3_weights_local_5_1_0_load_8' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 793 [2/2] (1.23ns)   --->   "%conv3_weights_local_6_1_0_load_8 = load i6 %conv3_weights_local_6_1_0_addr_8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 793 'load' 'conv3_weights_local_6_1_0_load_8' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 794 [2/2] (1.23ns)   --->   "%conv3_weights_local_7_1_0_load_8 = load i6 %conv3_weights_local_7_1_0_addr_8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 794 'load' 'conv3_weights_local_7_1_0_load_8' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 != 6 & trunc_ln417_1 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 795 [2/2] (1.23ns)   --->   "%conv3_weights_local_0_0_1_load_8 = load i6 %conv3_weights_local_0_0_1_addr_8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 795 'load' 'conv3_weights_local_0_0_1_load_8' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 796 [2/2] (1.23ns)   --->   "%conv3_weights_local_1_0_1_load_8 = load i6 %conv3_weights_local_1_0_1_addr_8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 796 'load' 'conv3_weights_local_1_0_1_load_8' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 797 [2/2] (1.23ns)   --->   "%conv3_weights_local_2_0_1_load_8 = load i6 %conv3_weights_local_2_0_1_addr_8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 797 'load' 'conv3_weights_local_2_0_1_load_8' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 798 [2/2] (1.23ns)   --->   "%conv3_weights_local_3_0_1_load_8 = load i6 %conv3_weights_local_3_0_1_addr_8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 798 'load' 'conv3_weights_local_3_0_1_load_8' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 799 [2/2] (1.23ns)   --->   "%conv3_weights_local_4_0_1_load_8 = load i6 %conv3_weights_local_4_0_1_addr_8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 799 'load' 'conv3_weights_local_4_0_1_load_8' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 800 [2/2] (1.23ns)   --->   "%conv3_weights_local_5_0_1_load_8 = load i6 %conv3_weights_local_5_0_1_addr_8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 800 'load' 'conv3_weights_local_5_0_1_load_8' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 801 [2/2] (1.23ns)   --->   "%conv3_weights_local_6_0_1_load_8 = load i6 %conv3_weights_local_6_0_1_addr_8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 801 'load' 'conv3_weights_local_6_0_1_load_8' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 802 [2/2] (1.23ns)   --->   "%conv3_weights_local_7_0_1_load_8 = load i6 %conv3_weights_local_7_0_1_addr_8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 802 'load' 'conv3_weights_local_7_0_1_load_8' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 != 6 & trunc_ln417_1 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 803 [1/1] (0.00ns)   --->   "%select_ln419_1_cast4 = zext i5 %select_ln419_1" [src/srcnn.cpp:419->src/srcnn.cpp:122]   --->   Operation 803 'zext' 'select_ln419_1_cast4' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_5 : Operation 804 [1/1] (0.79ns)   --->   "%add_ln447_1 = add i11 %add_ln447, i11 %select_ln419_1_cast4" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 804 'add' 'add_ln447_1' <Predicate = (!icmp_ln417)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 805 [1/1] (0.00ns)   --->   "%zext_ln447_2 = zext i11 %add_ln447_1" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 805 'zext' 'zext_ln447_2' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_5 : Operation 806 [1/1] (0.00ns)   --->   "%trunc_ln447 = trunc i11 %add_ln447_1" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 806 'trunc' 'trunc_ln447' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_5 : Operation 807 [1/1] (0.00ns)   --->   "%p_shl8 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %trunc_ln447, i4 0" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 807 'bitconcatenate' 'p_shl8' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_5 : Operation 808 [1/1] (0.83ns)   --->   "%add_ln447_2 = add i14 %p_shl8, i14 %zext_ln447_2" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 808 'add' 'add_ln447_2' <Predicate = (!icmp_ln417)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 809 [1/1] (0.83ns)   --->   "%add_ln447_18 = add i14 %add_ln447_2, i14 %zext_ln447_16" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 809 'add' 'add_ln447_18' <Predicate = (!icmp_ln417)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 810 [1/1] (0.00ns)   --->   "%zext_ln447_19 = zext i14 %add_ln447_18" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 810 'zext' 'zext_ln447_19' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_5 : Operation 811 [1/1] (0.00ns)   --->   "%input_tile_addr_11 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln447_19" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 811 'getelementptr' 'input_tile_addr_11' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_5 : [1/1] (0.87ns)   --->   Input mux for Operation 812 '%mul_i = fmul i32 %select_ln417_2, i32 %input_tile_load'
ST_5 : Operation 812 [3/3] (6.13ns)   --->   "%mul_i = fmul i32 %select_ln417_2, i32 %input_tile_load" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 812 'fmul' 'mul_i' <Predicate = (!icmp_ln417)> <Delay = 6.13> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 813 [1/1] (0.83ns)   --->   "%add_ln447_23 = add i14 %add_ln447_2, i14 %zext_ln447_22" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 813 'add' 'add_ln447_23' <Predicate = (!icmp_ln417)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 814 [1/1] (0.00ns)   --->   "%zext_ln447_25 = zext i14 %add_ln447_23" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 814 'zext' 'zext_ln447_25' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_5 : Operation 815 [1/1] (0.00ns)   --->   "%input_tile_addr_12 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln447_25" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 815 'getelementptr' 'input_tile_addr_12' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_5 : [1/1] (0.87ns)   --->   Input mux for Operation 816 '%mul_i_257 = fmul i32 %select_ln417_3, i32 %input_tile_load_1'
ST_5 : Operation 816 [3/3] (6.13ns)   --->   "%mul_i_257 = fmul i32 %select_ln417_3, i32 %input_tile_load_1" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 816 'fmul' 'mul_i_257' <Predicate = (!icmp_ln417)> <Delay = 6.13> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 817 [1/1] (0.83ns)   --->   "%add_ln447_32 = add i14 %add_ln447_6, i14 %zext_ln447_34" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 817 'add' 'add_ln447_32' <Predicate = (!icmp_ln417)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 818 [1/1] (0.00ns)   --->   "%zext_ln447_36 = zext i14 %add_ln447_32" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 818 'zext' 'zext_ln447_36' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_5 : Operation 819 [1/1] (0.00ns)   --->   "%input_tile_addr_10 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln447_36" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 819 'getelementptr' 'input_tile_addr_10' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_5 : [1/1] (0.87ns)   --->   Input mux for Operation 820 '%mul_1_i = fmul i32 %select_ln417_7, i32 %input_tile_load_5'
ST_5 : Operation 820 [3/3] (6.13ns)   --->   "%mul_1_i = fmul i32 %select_ln417_7, i32 %input_tile_load_5" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 820 'fmul' 'mul_1_i' <Predicate = (!icmp_ln417)> <Delay = 6.13> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 821 [1/2] (1.23ns)   --->   "%input_tile_load_6 = load i14 %input_tile_addr_7" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 821 'load' 'input_tile_load_6' <Predicate = (!icmp_ln417)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_5 : Operation 822 [1/2] (1.23ns)   --->   "%input_tile_load_7 = load i14 %input_tile_addr_3" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 822 'load' 'input_tile_load_7' <Predicate = (!icmp_ln417)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_5 : Operation 823 [1/2] (1.23ns)   --->   "%input_tile_load_8 = load i14 %input_tile_addr_9" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 823 'load' 'input_tile_load_8' <Predicate = (!icmp_ln417)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_5 : Operation 824 [2/2] (1.23ns)   --->   "%input_tile_load_9 = load i14 %input_tile_addr_10" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 824 'load' 'input_tile_load_9' <Predicate = (!icmp_ln417)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_5 : Operation 825 [2/2] (1.23ns)   --->   "%input_tile_load_10 = load i14 %input_tile_addr_11" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 825 'load' 'input_tile_load_10' <Predicate = (!icmp_ln417)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_5 : Operation 826 [2/2] (1.23ns)   --->   "%input_tile_load_11 = load i14 %input_tile_addr_12" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 826 'load' 'input_tile_load_11' <Predicate = (!icmp_ln417)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 827 [1/1] (0.00ns)   --->   "%conv3_weights_local_0_0_0_addr_3 = getelementptr i32 %conv3_weights_local_0_0_0, i64 0, i64 %p_cast9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 827 'getelementptr' 'conv3_weights_local_0_0_0_addr_3' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_6 : Operation 828 [1/1] (0.00ns)   --->   "%empty_236 = or i5 %tmp, i5 4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 828 'or' 'empty_236' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 829 [1/1] (0.00ns)   --->   "%p_cast10 = zext i5 %empty_236" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 829 'zext' 'p_cast10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 830 [1/1] (0.00ns)   --->   "%conv3_weights_local_0_0_1_addr_3 = getelementptr i32 %conv3_weights_local_0_0_1, i64 0, i64 %p_cast10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 830 'getelementptr' 'conv3_weights_local_0_0_1_addr_3' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_6 : Operation 831 [1/1] (0.00ns)   --->   "%conv3_weights_local_0_1_0_addr_3 = getelementptr i32 %conv3_weights_local_0_1_0, i64 0, i64 %p_cast9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 831 'getelementptr' 'conv3_weights_local_0_1_0_addr_3' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_6 : Operation 832 [1/1] (0.00ns)   --->   "%conv3_weights_local_0_1_1_addr_2 = getelementptr i32 %conv3_weights_local_0_1_1, i64 0, i64 %p_cast9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 832 'getelementptr' 'conv3_weights_local_0_1_1_addr_2' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_6 : Operation 833 [1/1] (0.00ns)   --->   "%conv3_weights_local_1_0_0_addr_3 = getelementptr i32 %conv3_weights_local_1_0_0, i64 0, i64 %p_cast9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 833 'getelementptr' 'conv3_weights_local_1_0_0_addr_3' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_6 : Operation 834 [1/1] (0.00ns)   --->   "%conv3_weights_local_1_0_1_addr_3 = getelementptr i32 %conv3_weights_local_1_0_1, i64 0, i64 %p_cast10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 834 'getelementptr' 'conv3_weights_local_1_0_1_addr_3' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_6 : Operation 835 [1/1] (0.00ns)   --->   "%conv3_weights_local_1_1_0_addr_3 = getelementptr i32 %conv3_weights_local_1_1_0, i64 0, i64 %p_cast9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 835 'getelementptr' 'conv3_weights_local_1_1_0_addr_3' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_6 : Operation 836 [1/1] (0.00ns)   --->   "%conv3_weights_local_1_1_1_addr_2 = getelementptr i32 %conv3_weights_local_1_1_1, i64 0, i64 %p_cast9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 836 'getelementptr' 'conv3_weights_local_1_1_1_addr_2' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_6 : Operation 837 [1/1] (0.00ns)   --->   "%conv3_weights_local_2_0_0_addr_3 = getelementptr i32 %conv3_weights_local_2_0_0, i64 0, i64 %p_cast9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 837 'getelementptr' 'conv3_weights_local_2_0_0_addr_3' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_6 : Operation 838 [1/1] (0.00ns)   --->   "%conv3_weights_local_2_0_1_addr_3 = getelementptr i32 %conv3_weights_local_2_0_1, i64 0, i64 %p_cast10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 838 'getelementptr' 'conv3_weights_local_2_0_1_addr_3' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_6 : Operation 839 [1/1] (0.00ns)   --->   "%conv3_weights_local_2_1_0_addr_3 = getelementptr i32 %conv3_weights_local_2_1_0, i64 0, i64 %p_cast9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 839 'getelementptr' 'conv3_weights_local_2_1_0_addr_3' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_6 : Operation 840 [1/1] (0.00ns)   --->   "%conv3_weights_local_2_1_1_addr_2 = getelementptr i32 %conv3_weights_local_2_1_1, i64 0, i64 %p_cast9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 840 'getelementptr' 'conv3_weights_local_2_1_1_addr_2' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_6 : Operation 841 [1/1] (0.00ns)   --->   "%conv3_weights_local_3_0_0_addr_3 = getelementptr i32 %conv3_weights_local_3_0_0, i64 0, i64 %p_cast9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 841 'getelementptr' 'conv3_weights_local_3_0_0_addr_3' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_6 : Operation 842 [1/1] (0.00ns)   --->   "%conv3_weights_local_3_0_1_addr_3 = getelementptr i32 %conv3_weights_local_3_0_1, i64 0, i64 %p_cast10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 842 'getelementptr' 'conv3_weights_local_3_0_1_addr_3' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_6 : Operation 843 [1/1] (0.00ns)   --->   "%conv3_weights_local_3_1_0_addr_3 = getelementptr i32 %conv3_weights_local_3_1_0, i64 0, i64 %p_cast9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 843 'getelementptr' 'conv3_weights_local_3_1_0_addr_3' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_6 : Operation 844 [1/1] (0.00ns)   --->   "%conv3_weights_local_3_1_1_addr_2 = getelementptr i32 %conv3_weights_local_3_1_1, i64 0, i64 %p_cast9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 844 'getelementptr' 'conv3_weights_local_3_1_1_addr_2' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_6 : Operation 845 [1/1] (0.00ns)   --->   "%conv3_weights_local_4_0_0_addr_3 = getelementptr i32 %conv3_weights_local_4_0_0, i64 0, i64 %p_cast9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 845 'getelementptr' 'conv3_weights_local_4_0_0_addr_3' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_6 : Operation 846 [1/1] (0.00ns)   --->   "%conv3_weights_local_4_0_1_addr_3 = getelementptr i32 %conv3_weights_local_4_0_1, i64 0, i64 %p_cast10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 846 'getelementptr' 'conv3_weights_local_4_0_1_addr_3' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_6 : Operation 847 [1/1] (0.00ns)   --->   "%conv3_weights_local_4_1_0_addr_3 = getelementptr i32 %conv3_weights_local_4_1_0, i64 0, i64 %p_cast9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 847 'getelementptr' 'conv3_weights_local_4_1_0_addr_3' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_6 : Operation 848 [1/1] (0.00ns)   --->   "%conv3_weights_local_4_1_1_addr_2 = getelementptr i32 %conv3_weights_local_4_1_1, i64 0, i64 %p_cast9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 848 'getelementptr' 'conv3_weights_local_4_1_1_addr_2' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_6 : Operation 849 [1/1] (0.00ns)   --->   "%conv3_weights_local_5_0_0_addr_3 = getelementptr i32 %conv3_weights_local_5_0_0, i64 0, i64 %p_cast9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 849 'getelementptr' 'conv3_weights_local_5_0_0_addr_3' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_6 : Operation 850 [1/1] (0.00ns)   --->   "%conv3_weights_local_5_0_1_addr_3 = getelementptr i32 %conv3_weights_local_5_0_1, i64 0, i64 %p_cast10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 850 'getelementptr' 'conv3_weights_local_5_0_1_addr_3' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_6 : Operation 851 [1/1] (0.00ns)   --->   "%conv3_weights_local_5_1_0_addr_3 = getelementptr i32 %conv3_weights_local_5_1_0, i64 0, i64 %p_cast9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 851 'getelementptr' 'conv3_weights_local_5_1_0_addr_3' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_6 : Operation 852 [1/1] (0.00ns)   --->   "%conv3_weights_local_5_1_1_addr_2 = getelementptr i32 %conv3_weights_local_5_1_1, i64 0, i64 %p_cast9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 852 'getelementptr' 'conv3_weights_local_5_1_1_addr_2' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_6 : Operation 853 [1/1] (0.00ns)   --->   "%conv3_weights_local_6_0_0_addr_3 = getelementptr i32 %conv3_weights_local_6_0_0, i64 0, i64 %p_cast9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 853 'getelementptr' 'conv3_weights_local_6_0_0_addr_3' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_6 : Operation 854 [1/1] (0.00ns)   --->   "%conv3_weights_local_6_0_1_addr_3 = getelementptr i32 %conv3_weights_local_6_0_1, i64 0, i64 %p_cast10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 854 'getelementptr' 'conv3_weights_local_6_0_1_addr_3' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_6 : Operation 855 [1/1] (0.00ns)   --->   "%conv3_weights_local_6_1_0_addr_3 = getelementptr i32 %conv3_weights_local_6_1_0, i64 0, i64 %p_cast9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 855 'getelementptr' 'conv3_weights_local_6_1_0_addr_3' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_6 : Operation 856 [1/1] (0.00ns)   --->   "%conv3_weights_local_6_1_1_addr_2 = getelementptr i32 %conv3_weights_local_6_1_1, i64 0, i64 %p_cast9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 856 'getelementptr' 'conv3_weights_local_6_1_1_addr_2' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_6 : Operation 857 [1/1] (0.00ns)   --->   "%conv3_weights_local_7_0_0_addr_3 = getelementptr i32 %conv3_weights_local_7_0_0, i64 0, i64 %p_cast9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 857 'getelementptr' 'conv3_weights_local_7_0_0_addr_3' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_6 : Operation 858 [1/1] (0.00ns)   --->   "%conv3_weights_local_7_0_1_addr_3 = getelementptr i32 %conv3_weights_local_7_0_1, i64 0, i64 %p_cast10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 858 'getelementptr' 'conv3_weights_local_7_0_1_addr_3' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_6 : Operation 859 [1/1] (0.00ns)   --->   "%conv3_weights_local_7_1_0_addr_3 = getelementptr i32 %conv3_weights_local_7_1_0, i64 0, i64 %p_cast9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 859 'getelementptr' 'conv3_weights_local_7_1_0_addr_3' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_6 : Operation 860 [1/1] (0.00ns)   --->   "%conv3_weights_local_7_1_1_addr_2 = getelementptr i32 %conv3_weights_local_7_1_1, i64 0, i64 %p_cast9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 860 'getelementptr' 'conv3_weights_local_7_1_1_addr_2' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_6 : Operation 861 [1/2] (1.23ns)   --->   "%conv3_weights_local_0_0_0_load_2 = load i6 %conv3_weights_local_0_0_0_addr_2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 861 'load' 'conv3_weights_local_0_0_0_load_2' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 862 [1/2] (1.23ns)   --->   "%conv3_weights_local_1_0_0_load_2 = load i6 %conv3_weights_local_1_0_0_addr_2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 862 'load' 'conv3_weights_local_1_0_0_load_2' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 863 [1/2] (1.23ns)   --->   "%conv3_weights_local_2_0_0_load_2 = load i6 %conv3_weights_local_2_0_0_addr_2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 863 'load' 'conv3_weights_local_2_0_0_load_2' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 864 [1/2] (1.23ns)   --->   "%conv3_weights_local_3_0_0_load_2 = load i6 %conv3_weights_local_3_0_0_addr_2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 864 'load' 'conv3_weights_local_3_0_0_load_2' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 865 [1/2] (1.23ns)   --->   "%conv3_weights_local_4_0_0_load_2 = load i6 %conv3_weights_local_4_0_0_addr_2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 865 'load' 'conv3_weights_local_4_0_0_load_2' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 866 [1/2] (1.23ns)   --->   "%conv3_weights_local_5_0_0_load_2 = load i6 %conv3_weights_local_5_0_0_addr_2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 866 'load' 'conv3_weights_local_5_0_0_load_2' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 867 [1/2] (1.23ns)   --->   "%conv3_weights_local_6_0_0_load_2 = load i6 %conv3_weights_local_6_0_0_addr_2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 867 'load' 'conv3_weights_local_6_0_0_load_2' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 868 [1/2] (1.23ns)   --->   "%conv3_weights_local_7_0_0_load_2 = load i6 %conv3_weights_local_7_0_0_addr_2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 868 'load' 'conv3_weights_local_7_0_0_load_2' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 != 6 & trunc_ln417 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 869 [1/1] (0.72ns)   --->   "%tmp_4_i = mux i32 @_ssdm_op_Mux.ap_auto.8float.i3, i32 %conv3_weights_local_0_0_0_load_2, i32 %conv3_weights_local_1_0_0_load_2, i32 %conv3_weights_local_2_0_0_load_2, i32 %conv3_weights_local_3_0_0_load_2, i32 %conv3_weights_local_4_0_0_load_2, i32 %conv3_weights_local_5_0_0_load_2, i32 %conv3_weights_local_6_0_0_load_2, i32 %conv3_weights_local_7_0_0_load_2, i3 %trunc_ln417" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 869 'mux' 'tmp_4_i' <Predicate = (!icmp_ln419)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 870 [1/2] (1.23ns)   --->   "%conv3_weights_local_0_1_0_load_2 = load i6 %conv3_weights_local_0_1_0_addr_2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 870 'load' 'conv3_weights_local_0_1_0_load_2' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 871 [1/2] (1.23ns)   --->   "%conv3_weights_local_1_1_0_load_2 = load i6 %conv3_weights_local_1_1_0_addr_2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 871 'load' 'conv3_weights_local_1_1_0_load_2' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 872 [1/2] (1.23ns)   --->   "%conv3_weights_local_2_1_0_load_2 = load i6 %conv3_weights_local_2_1_0_addr_2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 872 'load' 'conv3_weights_local_2_1_0_load_2' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 873 [1/2] (1.23ns)   --->   "%conv3_weights_local_3_1_0_load_2 = load i6 %conv3_weights_local_3_1_0_addr_2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 873 'load' 'conv3_weights_local_3_1_0_load_2' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 874 [1/2] (1.23ns)   --->   "%conv3_weights_local_4_1_0_load_2 = load i6 %conv3_weights_local_4_1_0_addr_2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 874 'load' 'conv3_weights_local_4_1_0_load_2' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 875 [1/2] (1.23ns)   --->   "%conv3_weights_local_5_1_0_load_2 = load i6 %conv3_weights_local_5_1_0_addr_2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 875 'load' 'conv3_weights_local_5_1_0_load_2' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 876 [1/2] (1.23ns)   --->   "%conv3_weights_local_6_1_0_load_2 = load i6 %conv3_weights_local_6_1_0_addr_2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 876 'load' 'conv3_weights_local_6_1_0_load_2' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 877 [1/2] (1.23ns)   --->   "%conv3_weights_local_7_1_0_load_2 = load i6 %conv3_weights_local_7_1_0_addr_2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 877 'load' 'conv3_weights_local_7_1_0_load_2' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 != 6 & trunc_ln417 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 878 [1/1] (0.72ns)   --->   "%tmp_9_i = mux i32 @_ssdm_op_Mux.ap_auto.8float.i3, i32 %conv3_weights_local_0_1_0_load_2, i32 %conv3_weights_local_1_1_0_load_2, i32 %conv3_weights_local_2_1_0_load_2, i32 %conv3_weights_local_3_1_0_load_2, i32 %conv3_weights_local_4_1_0_load_2, i32 %conv3_weights_local_5_1_0_load_2, i32 %conv3_weights_local_6_1_0_load_2, i32 %conv3_weights_local_7_1_0_load_2, i3 %trunc_ln417" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 878 'mux' 'tmp_9_i' <Predicate = (!icmp_ln419)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 879 [2/2] (1.23ns)   --->   "%conv3_weights_local_0_0_0_load_3 = load i6 %conv3_weights_local_0_0_0_addr_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 879 'load' 'conv3_weights_local_0_0_0_load_3' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 880 [2/2] (1.23ns)   --->   "%conv3_weights_local_1_0_0_load_3 = load i6 %conv3_weights_local_1_0_0_addr_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 880 'load' 'conv3_weights_local_1_0_0_load_3' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 881 [2/2] (1.23ns)   --->   "%conv3_weights_local_2_0_0_load_3 = load i6 %conv3_weights_local_2_0_0_addr_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 881 'load' 'conv3_weights_local_2_0_0_load_3' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 882 [2/2] (1.23ns)   --->   "%conv3_weights_local_3_0_0_load_3 = load i6 %conv3_weights_local_3_0_0_addr_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 882 'load' 'conv3_weights_local_3_0_0_load_3' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 883 [2/2] (1.23ns)   --->   "%conv3_weights_local_4_0_0_load_3 = load i6 %conv3_weights_local_4_0_0_addr_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 883 'load' 'conv3_weights_local_4_0_0_load_3' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 884 [2/2] (1.23ns)   --->   "%conv3_weights_local_5_0_0_load_3 = load i6 %conv3_weights_local_5_0_0_addr_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 884 'load' 'conv3_weights_local_5_0_0_load_3' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 885 [2/2] (1.23ns)   --->   "%conv3_weights_local_6_0_0_load_3 = load i6 %conv3_weights_local_6_0_0_addr_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 885 'load' 'conv3_weights_local_6_0_0_load_3' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 886 [2/2] (1.23ns)   --->   "%conv3_weights_local_7_0_0_load_3 = load i6 %conv3_weights_local_7_0_0_addr_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 886 'load' 'conv3_weights_local_7_0_0_load_3' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 != 6 & trunc_ln417 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 887 [1/2] (1.23ns)   --->   "%conv3_weights_local_0_0_1_load_2 = load i6 %conv3_weights_local_0_0_1_addr_2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 887 'load' 'conv3_weights_local_0_0_1_load_2' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 888 [1/2] (1.23ns)   --->   "%conv3_weights_local_1_0_1_load_2 = load i6 %conv3_weights_local_1_0_1_addr_2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 888 'load' 'conv3_weights_local_1_0_1_load_2' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 889 [1/2] (1.23ns)   --->   "%conv3_weights_local_2_0_1_load_2 = load i6 %conv3_weights_local_2_0_1_addr_2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 889 'load' 'conv3_weights_local_2_0_1_load_2' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 890 [1/2] (1.23ns)   --->   "%conv3_weights_local_3_0_1_load_2 = load i6 %conv3_weights_local_3_0_1_addr_2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 890 'load' 'conv3_weights_local_3_0_1_load_2' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 891 [1/2] (1.23ns)   --->   "%conv3_weights_local_4_0_1_load_2 = load i6 %conv3_weights_local_4_0_1_addr_2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 891 'load' 'conv3_weights_local_4_0_1_load_2' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 892 [1/2] (1.23ns)   --->   "%conv3_weights_local_5_0_1_load_2 = load i6 %conv3_weights_local_5_0_1_addr_2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 892 'load' 'conv3_weights_local_5_0_1_load_2' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 893 [1/2] (1.23ns)   --->   "%conv3_weights_local_6_0_1_load_2 = load i6 %conv3_weights_local_6_0_1_addr_2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 893 'load' 'conv3_weights_local_6_0_1_load_2' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 894 [1/2] (1.23ns)   --->   "%conv3_weights_local_7_0_1_load_2 = load i6 %conv3_weights_local_7_0_1_addr_2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 894 'load' 'conv3_weights_local_7_0_1_load_2' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 != 6 & trunc_ln417 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 895 [1/1] (0.72ns)   --->   "%tmp_10_i = mux i32 @_ssdm_op_Mux.ap_auto.8float.i3, i32 %conv3_weights_local_0_0_1_load_2, i32 %conv3_weights_local_1_0_1_load_2, i32 %conv3_weights_local_2_0_1_load_2, i32 %conv3_weights_local_3_0_1_load_2, i32 %conv3_weights_local_4_0_1_load_2, i32 %conv3_weights_local_5_0_1_load_2, i32 %conv3_weights_local_6_0_1_load_2, i32 %conv3_weights_local_7_0_1_load_2, i3 %trunc_ln417" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 895 'mux' 'tmp_10_i' <Predicate = (!icmp_ln419)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 896 [2/2] (1.23ns)   --->   "%conv3_weights_local_0_0_1_load_3 = load i6 %conv3_weights_local_0_0_1_addr_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 896 'load' 'conv3_weights_local_0_0_1_load_3' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 897 [2/2] (1.23ns)   --->   "%conv3_weights_local_1_0_1_load_3 = load i6 %conv3_weights_local_1_0_1_addr_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 897 'load' 'conv3_weights_local_1_0_1_load_3' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 898 [2/2] (1.23ns)   --->   "%conv3_weights_local_2_0_1_load_3 = load i6 %conv3_weights_local_2_0_1_addr_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 898 'load' 'conv3_weights_local_2_0_1_load_3' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 899 [2/2] (1.23ns)   --->   "%conv3_weights_local_3_0_1_load_3 = load i6 %conv3_weights_local_3_0_1_addr_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 899 'load' 'conv3_weights_local_3_0_1_load_3' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 900 [2/2] (1.23ns)   --->   "%conv3_weights_local_4_0_1_load_3 = load i6 %conv3_weights_local_4_0_1_addr_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 900 'load' 'conv3_weights_local_4_0_1_load_3' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 901 [2/2] (1.23ns)   --->   "%conv3_weights_local_5_0_1_load_3 = load i6 %conv3_weights_local_5_0_1_addr_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 901 'load' 'conv3_weights_local_5_0_1_load_3' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 902 [2/2] (1.23ns)   --->   "%conv3_weights_local_6_0_1_load_3 = load i6 %conv3_weights_local_6_0_1_addr_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 902 'load' 'conv3_weights_local_6_0_1_load_3' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 903 [2/2] (1.23ns)   --->   "%conv3_weights_local_7_0_1_load_3 = load i6 %conv3_weights_local_7_0_1_addr_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 903 'load' 'conv3_weights_local_7_0_1_load_3' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 != 6 & trunc_ln417 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 904 [2/2] (1.23ns)   --->   "%conv3_weights_local_0_1_0_load_3 = load i6 %conv3_weights_local_0_1_0_addr_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 904 'load' 'conv3_weights_local_0_1_0_load_3' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 905 [2/2] (1.23ns)   --->   "%conv3_weights_local_1_1_0_load_3 = load i6 %conv3_weights_local_1_1_0_addr_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 905 'load' 'conv3_weights_local_1_1_0_load_3' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 906 [2/2] (1.23ns)   --->   "%conv3_weights_local_2_1_0_load_3 = load i6 %conv3_weights_local_2_1_0_addr_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 906 'load' 'conv3_weights_local_2_1_0_load_3' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 907 [2/2] (1.23ns)   --->   "%conv3_weights_local_3_1_0_load_3 = load i6 %conv3_weights_local_3_1_0_addr_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 907 'load' 'conv3_weights_local_3_1_0_load_3' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 908 [2/2] (1.23ns)   --->   "%conv3_weights_local_4_1_0_load_3 = load i6 %conv3_weights_local_4_1_0_addr_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 908 'load' 'conv3_weights_local_4_1_0_load_3' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 909 [2/2] (1.23ns)   --->   "%conv3_weights_local_5_1_0_load_3 = load i6 %conv3_weights_local_5_1_0_addr_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 909 'load' 'conv3_weights_local_5_1_0_load_3' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 910 [2/2] (1.23ns)   --->   "%conv3_weights_local_6_1_0_load_3 = load i6 %conv3_weights_local_6_1_0_addr_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 910 'load' 'conv3_weights_local_6_1_0_load_3' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 911 [2/2] (1.23ns)   --->   "%conv3_weights_local_7_1_0_load_3 = load i6 %conv3_weights_local_7_1_0_addr_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 911 'load' 'conv3_weights_local_7_1_0_load_3' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 != 6 & trunc_ln417 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 912 [2/2] (1.23ns)   --->   "%conv3_weights_local_0_1_1_load_2 = load i6 %conv3_weights_local_0_1_1_addr_2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 912 'load' 'conv3_weights_local_0_1_1_load_2' <Predicate = (!icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 913 [2/2] (1.23ns)   --->   "%conv3_weights_local_1_1_1_load_2 = load i6 %conv3_weights_local_1_1_1_addr_2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 913 'load' 'conv3_weights_local_1_1_1_load_2' <Predicate = (!icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 914 [2/2] (1.23ns)   --->   "%conv3_weights_local_2_1_1_load_2 = load i6 %conv3_weights_local_2_1_1_addr_2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 914 'load' 'conv3_weights_local_2_1_1_load_2' <Predicate = (!icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 915 [2/2] (1.23ns)   --->   "%conv3_weights_local_3_1_1_load_2 = load i6 %conv3_weights_local_3_1_1_addr_2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 915 'load' 'conv3_weights_local_3_1_1_load_2' <Predicate = (!icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 916 [2/2] (1.23ns)   --->   "%conv3_weights_local_4_1_1_load_2 = load i6 %conv3_weights_local_4_1_1_addr_2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 916 'load' 'conv3_weights_local_4_1_1_load_2' <Predicate = (!icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 917 [2/2] (1.23ns)   --->   "%conv3_weights_local_5_1_1_load_2 = load i6 %conv3_weights_local_5_1_1_addr_2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 917 'load' 'conv3_weights_local_5_1_1_load_2' <Predicate = (!icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 918 [2/2] (1.23ns)   --->   "%conv3_weights_local_6_1_1_load_2 = load i6 %conv3_weights_local_6_1_1_addr_2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 918 'load' 'conv3_weights_local_6_1_1_load_2' <Predicate = (!icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 919 [2/2] (1.23ns)   --->   "%conv3_weights_local_7_1_1_load_2 = load i6 %conv3_weights_local_7_1_1_addr_2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 919 'load' 'conv3_weights_local_7_1_1_load_2' <Predicate = (!icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 920 [1/1] (0.00ns)   --->   "%conv3_weights_local_0_0_0_addr_12 = getelementptr i32 %conv3_weights_local_0_0_0, i64 0, i64 %p_cast18" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 920 'getelementptr' 'conv3_weights_local_0_0_0_addr_12' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_6 : Operation 921 [1/1] (0.00ns)   --->   "%empty_248 = or i5 %tmp_3, i5 4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 921 'or' 'empty_248' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_6 : Operation 922 [1/1] (0.00ns)   --->   "%p_cast19 = zext i5 %empty_248" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 922 'zext' 'p_cast19' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_6 : Operation 923 [1/1] (0.00ns)   --->   "%conv3_weights_local_0_0_1_addr_9 = getelementptr i32 %conv3_weights_local_0_0_1, i64 0, i64 %p_cast19" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 923 'getelementptr' 'conv3_weights_local_0_0_1_addr_9' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_6 : Operation 924 [1/1] (0.00ns)   --->   "%conv3_weights_local_0_1_0_addr_9 = getelementptr i32 %conv3_weights_local_0_1_0, i64 0, i64 %p_cast18" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 924 'getelementptr' 'conv3_weights_local_0_1_0_addr_9' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_6 : Operation 925 [1/1] (0.00ns)   --->   "%conv3_weights_local_1_0_0_addr_12 = getelementptr i32 %conv3_weights_local_1_0_0, i64 0, i64 %p_cast18" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 925 'getelementptr' 'conv3_weights_local_1_0_0_addr_12' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_6 : Operation 926 [1/1] (0.00ns)   --->   "%conv3_weights_local_1_0_1_addr_9 = getelementptr i32 %conv3_weights_local_1_0_1, i64 0, i64 %p_cast19" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 926 'getelementptr' 'conv3_weights_local_1_0_1_addr_9' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_6 : Operation 927 [1/1] (0.00ns)   --->   "%conv3_weights_local_1_1_0_addr_9 = getelementptr i32 %conv3_weights_local_1_1_0, i64 0, i64 %p_cast18" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 927 'getelementptr' 'conv3_weights_local_1_1_0_addr_9' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_6 : Operation 928 [1/1] (0.00ns)   --->   "%conv3_weights_local_2_0_0_addr_12 = getelementptr i32 %conv3_weights_local_2_0_0, i64 0, i64 %p_cast18" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 928 'getelementptr' 'conv3_weights_local_2_0_0_addr_12' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_6 : Operation 929 [1/1] (0.00ns)   --->   "%conv3_weights_local_2_0_1_addr_9 = getelementptr i32 %conv3_weights_local_2_0_1, i64 0, i64 %p_cast19" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 929 'getelementptr' 'conv3_weights_local_2_0_1_addr_9' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_6 : Operation 930 [1/1] (0.00ns)   --->   "%conv3_weights_local_2_1_0_addr_9 = getelementptr i32 %conv3_weights_local_2_1_0, i64 0, i64 %p_cast18" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 930 'getelementptr' 'conv3_weights_local_2_1_0_addr_9' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_6 : Operation 931 [1/1] (0.00ns)   --->   "%conv3_weights_local_3_0_0_addr_12 = getelementptr i32 %conv3_weights_local_3_0_0, i64 0, i64 %p_cast18" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 931 'getelementptr' 'conv3_weights_local_3_0_0_addr_12' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_6 : Operation 932 [1/1] (0.00ns)   --->   "%conv3_weights_local_3_0_1_addr_9 = getelementptr i32 %conv3_weights_local_3_0_1, i64 0, i64 %p_cast19" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 932 'getelementptr' 'conv3_weights_local_3_0_1_addr_9' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_6 : Operation 933 [1/1] (0.00ns)   --->   "%conv3_weights_local_3_1_0_addr_9 = getelementptr i32 %conv3_weights_local_3_1_0, i64 0, i64 %p_cast18" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 933 'getelementptr' 'conv3_weights_local_3_1_0_addr_9' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_6 : Operation 934 [1/1] (0.00ns)   --->   "%conv3_weights_local_4_0_0_addr_12 = getelementptr i32 %conv3_weights_local_4_0_0, i64 0, i64 %p_cast18" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 934 'getelementptr' 'conv3_weights_local_4_0_0_addr_12' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_6 : Operation 935 [1/1] (0.00ns)   --->   "%conv3_weights_local_4_0_1_addr_9 = getelementptr i32 %conv3_weights_local_4_0_1, i64 0, i64 %p_cast19" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 935 'getelementptr' 'conv3_weights_local_4_0_1_addr_9' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_6 : Operation 936 [1/1] (0.00ns)   --->   "%conv3_weights_local_4_1_0_addr_9 = getelementptr i32 %conv3_weights_local_4_1_0, i64 0, i64 %p_cast18" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 936 'getelementptr' 'conv3_weights_local_4_1_0_addr_9' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_6 : Operation 937 [1/1] (0.00ns)   --->   "%conv3_weights_local_5_0_0_addr_12 = getelementptr i32 %conv3_weights_local_5_0_0, i64 0, i64 %p_cast18" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 937 'getelementptr' 'conv3_weights_local_5_0_0_addr_12' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_6 : Operation 938 [1/1] (0.00ns)   --->   "%conv3_weights_local_5_0_1_addr_9 = getelementptr i32 %conv3_weights_local_5_0_1, i64 0, i64 %p_cast19" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 938 'getelementptr' 'conv3_weights_local_5_0_1_addr_9' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_6 : Operation 939 [1/1] (0.00ns)   --->   "%conv3_weights_local_5_1_0_addr_9 = getelementptr i32 %conv3_weights_local_5_1_0, i64 0, i64 %p_cast18" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 939 'getelementptr' 'conv3_weights_local_5_1_0_addr_9' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_6 : Operation 940 [1/1] (0.00ns)   --->   "%conv3_weights_local_6_0_0_addr_12 = getelementptr i32 %conv3_weights_local_6_0_0, i64 0, i64 %p_cast18" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 940 'getelementptr' 'conv3_weights_local_6_0_0_addr_12' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_6 : Operation 941 [1/1] (0.00ns)   --->   "%conv3_weights_local_6_0_1_addr_9 = getelementptr i32 %conv3_weights_local_6_0_1, i64 0, i64 %p_cast19" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 941 'getelementptr' 'conv3_weights_local_6_0_1_addr_9' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_6 : Operation 942 [1/1] (0.00ns)   --->   "%conv3_weights_local_6_1_0_addr_9 = getelementptr i32 %conv3_weights_local_6_1_0, i64 0, i64 %p_cast18" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 942 'getelementptr' 'conv3_weights_local_6_1_0_addr_9' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_6 : Operation 943 [1/1] (0.00ns)   --->   "%conv3_weights_local_7_0_0_addr_12 = getelementptr i32 %conv3_weights_local_7_0_0, i64 0, i64 %p_cast18" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 943 'getelementptr' 'conv3_weights_local_7_0_0_addr_12' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_6 : Operation 944 [1/1] (0.00ns)   --->   "%conv3_weights_local_7_0_1_addr_9 = getelementptr i32 %conv3_weights_local_7_0_1, i64 0, i64 %p_cast19" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 944 'getelementptr' 'conv3_weights_local_7_0_1_addr_9' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_6 : Operation 945 [1/1] (0.00ns)   --->   "%conv3_weights_local_7_1_0_addr_9 = getelementptr i32 %conv3_weights_local_7_1_0, i64 0, i64 %p_cast18" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 945 'getelementptr' 'conv3_weights_local_7_1_0_addr_9' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_6 : Operation 946 [1/2] (1.23ns)   --->   "%conv3_weights_local_0_0_0_load_11 = load i6 %conv3_weights_local_0_0_0_addr_11" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 946 'load' 'conv3_weights_local_0_0_0_load_11' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 947 [1/2] (1.23ns)   --->   "%conv3_weights_local_1_0_0_load_11 = load i6 %conv3_weights_local_1_0_0_addr_11" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 947 'load' 'conv3_weights_local_1_0_0_load_11' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 948 [1/2] (1.23ns)   --->   "%conv3_weights_local_2_0_0_load_11 = load i6 %conv3_weights_local_2_0_0_addr_11" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 948 'load' 'conv3_weights_local_2_0_0_load_11' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 949 [1/2] (1.23ns)   --->   "%conv3_weights_local_3_0_0_load_11 = load i6 %conv3_weights_local_3_0_0_addr_11" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 949 'load' 'conv3_weights_local_3_0_0_load_11' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 950 [1/2] (1.23ns)   --->   "%conv3_weights_local_4_0_0_load_11 = load i6 %conv3_weights_local_4_0_0_addr_11" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 950 'load' 'conv3_weights_local_4_0_0_load_11' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 951 [1/2] (1.23ns)   --->   "%conv3_weights_local_5_0_0_load_11 = load i6 %conv3_weights_local_5_0_0_addr_11" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 951 'load' 'conv3_weights_local_5_0_0_load_11' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 952 [1/2] (1.23ns)   --->   "%conv3_weights_local_6_0_0_load_11 = load i6 %conv3_weights_local_6_0_0_addr_11" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 952 'load' 'conv3_weights_local_6_0_0_load_11' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 953 [1/2] (1.23ns)   --->   "%conv3_weights_local_7_0_0_load_11 = load i6 %conv3_weights_local_7_0_0_addr_11" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 953 'load' 'conv3_weights_local_7_0_0_load_11' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 != 6 & trunc_ln417_1 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 954 [1/1] (0.72ns)   --->   "%tmp_4_i_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.8float.i3, i32 %conv3_weights_local_0_0_0_load_11, i32 %conv3_weights_local_1_0_0_load_11, i32 %conv3_weights_local_2_0_0_load_11, i32 %conv3_weights_local_3_0_0_load_11, i32 %conv3_weights_local_4_0_0_load_11, i32 %conv3_weights_local_5_0_0_load_11, i32 %conv3_weights_local_6_0_0_load_11, i32 %conv3_weights_local_7_0_0_load_11, i3 %trunc_ln417_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 954 'mux' 'tmp_4_i_mid1' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 955 [1/1] (0.44ns)   --->   "%select_ln417_6 = select i1 %icmp_ln419, i32 %tmp_4_i_mid1, i32 %tmp_4_i" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 955 'select' 'select_ln417_6' <Predicate = (!icmp_ln417)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 956 [1/2] (1.23ns)   --->   "%conv3_weights_local_0_1_1_load_5 = load i6 %conv3_weights_local_0_1_1_addr_5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 956 'load' 'conv3_weights_local_0_1_1_load_5' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 957 [1/2] (1.23ns)   --->   "%conv3_weights_local_1_1_1_load_5 = load i6 %conv3_weights_local_1_1_1_addr_5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 957 'load' 'conv3_weights_local_1_1_1_load_5' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 958 [1/2] (1.23ns)   --->   "%conv3_weights_local_2_1_1_load_5 = load i6 %conv3_weights_local_2_1_1_addr_5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 958 'load' 'conv3_weights_local_2_1_1_load_5' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 959 [1/2] (1.23ns)   --->   "%conv3_weights_local_3_1_1_load_5 = load i6 %conv3_weights_local_3_1_1_addr_5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 959 'load' 'conv3_weights_local_3_1_1_load_5' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 960 [1/2] (1.23ns)   --->   "%conv3_weights_local_4_1_1_load_5 = load i6 %conv3_weights_local_4_1_1_addr_5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 960 'load' 'conv3_weights_local_4_1_1_load_5' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 961 [1/2] (1.23ns)   --->   "%conv3_weights_local_5_1_1_load_5 = load i6 %conv3_weights_local_5_1_1_addr_5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 961 'load' 'conv3_weights_local_5_1_1_load_5' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 962 [1/2] (1.23ns)   --->   "%conv3_weights_local_6_1_1_load_5 = load i6 %conv3_weights_local_6_1_1_addr_5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 962 'load' 'conv3_weights_local_6_1_1_load_5' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 963 [1/2] (1.23ns)   --->   "%conv3_weights_local_7_1_1_load_5 = load i6 %conv3_weights_local_7_1_1_addr_5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 963 'load' 'conv3_weights_local_7_1_1_load_5' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 964 [1/1] (0.72ns)   --->   "%tmp_8_i_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.8float.i3, i32 %conv3_weights_local_0_1_1_load_5, i32 %conv3_weights_local_1_1_1_load_5, i32 %conv3_weights_local_2_1_1_load_5, i32 %conv3_weights_local_3_1_1_load_5, i32 %conv3_weights_local_4_1_1_load_5, i32 %conv3_weights_local_5_1_1_load_5, i32 %conv3_weights_local_6_1_1_load_5, i32 %conv3_weights_local_7_1_1_load_5, i3 %trunc_ln417_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 964 'mux' 'tmp_8_i_mid1' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 965 [1/1] (0.44ns)   --->   "%select_ln417_10 = select i1 %icmp_ln419, i32 %tmp_8_i_mid1, i32 %tmp_8_i" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 965 'select' 'select_ln417_10' <Predicate = (!icmp_ln417)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 966 [1/2] (1.23ns)   --->   "%conv3_weights_local_0_1_0_load_8 = load i6 %conv3_weights_local_0_1_0_addr_8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 966 'load' 'conv3_weights_local_0_1_0_load_8' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 967 [1/2] (1.23ns)   --->   "%conv3_weights_local_1_1_0_load_8 = load i6 %conv3_weights_local_1_1_0_addr_8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 967 'load' 'conv3_weights_local_1_1_0_load_8' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 968 [1/2] (1.23ns)   --->   "%conv3_weights_local_2_1_0_load_8 = load i6 %conv3_weights_local_2_1_0_addr_8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 968 'load' 'conv3_weights_local_2_1_0_load_8' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 969 [1/2] (1.23ns)   --->   "%conv3_weights_local_3_1_0_load_8 = load i6 %conv3_weights_local_3_1_0_addr_8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 969 'load' 'conv3_weights_local_3_1_0_load_8' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 970 [1/2] (1.23ns)   --->   "%conv3_weights_local_4_1_0_load_8 = load i6 %conv3_weights_local_4_1_0_addr_8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 970 'load' 'conv3_weights_local_4_1_0_load_8' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 971 [1/2] (1.23ns)   --->   "%conv3_weights_local_5_1_0_load_8 = load i6 %conv3_weights_local_5_1_0_addr_8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 971 'load' 'conv3_weights_local_5_1_0_load_8' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 972 [1/2] (1.23ns)   --->   "%conv3_weights_local_6_1_0_load_8 = load i6 %conv3_weights_local_6_1_0_addr_8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 972 'load' 'conv3_weights_local_6_1_0_load_8' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 973 [1/2] (1.23ns)   --->   "%conv3_weights_local_7_1_0_load_8 = load i6 %conv3_weights_local_7_1_0_addr_8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 973 'load' 'conv3_weights_local_7_1_0_load_8' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 != 6 & trunc_ln417_1 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 974 [1/1] (0.72ns)   --->   "%tmp_9_i_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.8float.i3, i32 %conv3_weights_local_0_1_0_load_8, i32 %conv3_weights_local_1_1_0_load_8, i32 %conv3_weights_local_2_1_0_load_8, i32 %conv3_weights_local_3_1_0_load_8, i32 %conv3_weights_local_4_1_0_load_8, i32 %conv3_weights_local_5_1_0_load_8, i32 %conv3_weights_local_6_1_0_load_8, i32 %conv3_weights_local_7_1_0_load_8, i3 %trunc_ln417_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 974 'mux' 'tmp_9_i_mid1' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 975 [1/1] (0.44ns)   --->   "%select_ln417_11 = select i1 %icmp_ln419, i32 %tmp_9_i_mid1, i32 %tmp_9_i" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 975 'select' 'select_ln417_11' <Predicate = (!icmp_ln417)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 976 [2/2] (1.23ns)   --->   "%conv3_weights_local_0_0_0_load_12 = load i6 %conv3_weights_local_0_0_0_addr_12" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 976 'load' 'conv3_weights_local_0_0_0_load_12' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 977 [2/2] (1.23ns)   --->   "%conv3_weights_local_1_0_0_load_12 = load i6 %conv3_weights_local_1_0_0_addr_12" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 977 'load' 'conv3_weights_local_1_0_0_load_12' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 978 [2/2] (1.23ns)   --->   "%conv3_weights_local_2_0_0_load_12 = load i6 %conv3_weights_local_2_0_0_addr_12" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 978 'load' 'conv3_weights_local_2_0_0_load_12' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 979 [2/2] (1.23ns)   --->   "%conv3_weights_local_3_0_0_load_12 = load i6 %conv3_weights_local_3_0_0_addr_12" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 979 'load' 'conv3_weights_local_3_0_0_load_12' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 980 [2/2] (1.23ns)   --->   "%conv3_weights_local_4_0_0_load_12 = load i6 %conv3_weights_local_4_0_0_addr_12" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 980 'load' 'conv3_weights_local_4_0_0_load_12' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 981 [2/2] (1.23ns)   --->   "%conv3_weights_local_5_0_0_load_12 = load i6 %conv3_weights_local_5_0_0_addr_12" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 981 'load' 'conv3_weights_local_5_0_0_load_12' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 982 [2/2] (1.23ns)   --->   "%conv3_weights_local_6_0_0_load_12 = load i6 %conv3_weights_local_6_0_0_addr_12" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 982 'load' 'conv3_weights_local_6_0_0_load_12' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 983 [2/2] (1.23ns)   --->   "%conv3_weights_local_7_0_0_load_12 = load i6 %conv3_weights_local_7_0_0_addr_12" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 983 'load' 'conv3_weights_local_7_0_0_load_12' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 != 6 & trunc_ln417_1 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 984 [1/2] (1.23ns)   --->   "%conv3_weights_local_0_0_1_load_8 = load i6 %conv3_weights_local_0_0_1_addr_8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 984 'load' 'conv3_weights_local_0_0_1_load_8' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 985 [1/2] (1.23ns)   --->   "%conv3_weights_local_1_0_1_load_8 = load i6 %conv3_weights_local_1_0_1_addr_8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 985 'load' 'conv3_weights_local_1_0_1_load_8' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 986 [1/2] (1.23ns)   --->   "%conv3_weights_local_2_0_1_load_8 = load i6 %conv3_weights_local_2_0_1_addr_8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 986 'load' 'conv3_weights_local_2_0_1_load_8' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 987 [1/2] (1.23ns)   --->   "%conv3_weights_local_3_0_1_load_8 = load i6 %conv3_weights_local_3_0_1_addr_8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 987 'load' 'conv3_weights_local_3_0_1_load_8' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 988 [1/2] (1.23ns)   --->   "%conv3_weights_local_4_0_1_load_8 = load i6 %conv3_weights_local_4_0_1_addr_8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 988 'load' 'conv3_weights_local_4_0_1_load_8' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 989 [1/2] (1.23ns)   --->   "%conv3_weights_local_5_0_1_load_8 = load i6 %conv3_weights_local_5_0_1_addr_8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 989 'load' 'conv3_weights_local_5_0_1_load_8' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 990 [1/2] (1.23ns)   --->   "%conv3_weights_local_6_0_1_load_8 = load i6 %conv3_weights_local_6_0_1_addr_8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 990 'load' 'conv3_weights_local_6_0_1_load_8' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 991 [1/2] (1.23ns)   --->   "%conv3_weights_local_7_0_1_load_8 = load i6 %conv3_weights_local_7_0_1_addr_8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 991 'load' 'conv3_weights_local_7_0_1_load_8' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 != 6 & trunc_ln417_1 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 992 [1/1] (0.72ns)   --->   "%tmp_10_i_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.8float.i3, i32 %conv3_weights_local_0_0_1_load_8, i32 %conv3_weights_local_1_0_1_load_8, i32 %conv3_weights_local_2_0_1_load_8, i32 %conv3_weights_local_3_0_1_load_8, i32 %conv3_weights_local_4_0_1_load_8, i32 %conv3_weights_local_5_0_1_load_8, i32 %conv3_weights_local_6_0_1_load_8, i32 %conv3_weights_local_7_0_1_load_8, i3 %trunc_ln417_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 992 'mux' 'tmp_10_i_mid1' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 993 [1/1] (0.44ns)   --->   "%select_ln417_13 = select i1 %icmp_ln419, i32 %tmp_10_i_mid1, i32 %tmp_10_i" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 993 'select' 'select_ln417_13' <Predicate = (!icmp_ln417)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 994 [2/2] (1.23ns)   --->   "%conv3_weights_local_0_0_1_load_9 = load i6 %conv3_weights_local_0_0_1_addr_9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 994 'load' 'conv3_weights_local_0_0_1_load_9' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 995 [2/2] (1.23ns)   --->   "%conv3_weights_local_1_0_1_load_9 = load i6 %conv3_weights_local_1_0_1_addr_9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 995 'load' 'conv3_weights_local_1_0_1_load_9' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 996 [2/2] (1.23ns)   --->   "%conv3_weights_local_2_0_1_load_9 = load i6 %conv3_weights_local_2_0_1_addr_9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 996 'load' 'conv3_weights_local_2_0_1_load_9' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 997 [2/2] (1.23ns)   --->   "%conv3_weights_local_3_0_1_load_9 = load i6 %conv3_weights_local_3_0_1_addr_9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 997 'load' 'conv3_weights_local_3_0_1_load_9' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 998 [2/2] (1.23ns)   --->   "%conv3_weights_local_4_0_1_load_9 = load i6 %conv3_weights_local_4_0_1_addr_9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 998 'load' 'conv3_weights_local_4_0_1_load_9' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 999 [2/2] (1.23ns)   --->   "%conv3_weights_local_5_0_1_load_9 = load i6 %conv3_weights_local_5_0_1_addr_9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 999 'load' 'conv3_weights_local_5_0_1_load_9' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 1000 [2/2] (1.23ns)   --->   "%conv3_weights_local_6_0_1_load_9 = load i6 %conv3_weights_local_6_0_1_addr_9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1000 'load' 'conv3_weights_local_6_0_1_load_9' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 1001 [2/2] (1.23ns)   --->   "%conv3_weights_local_7_0_1_load_9 = load i6 %conv3_weights_local_7_0_1_addr_9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1001 'load' 'conv3_weights_local_7_0_1_load_9' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 != 6 & trunc_ln417_1 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 1002 [2/2] (1.23ns)   --->   "%conv3_weights_local_0_1_0_load_9 = load i6 %conv3_weights_local_0_1_0_addr_9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1002 'load' 'conv3_weights_local_0_1_0_load_9' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 1003 [2/2] (1.23ns)   --->   "%conv3_weights_local_1_1_0_load_9 = load i6 %conv3_weights_local_1_1_0_addr_9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1003 'load' 'conv3_weights_local_1_1_0_load_9' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 1004 [2/2] (1.23ns)   --->   "%conv3_weights_local_2_1_0_load_9 = load i6 %conv3_weights_local_2_1_0_addr_9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1004 'load' 'conv3_weights_local_2_1_0_load_9' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 1005 [2/2] (1.23ns)   --->   "%conv3_weights_local_3_1_0_load_9 = load i6 %conv3_weights_local_3_1_0_addr_9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1005 'load' 'conv3_weights_local_3_1_0_load_9' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 1006 [2/2] (1.23ns)   --->   "%conv3_weights_local_4_1_0_load_9 = load i6 %conv3_weights_local_4_1_0_addr_9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1006 'load' 'conv3_weights_local_4_1_0_load_9' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 1007 [2/2] (1.23ns)   --->   "%conv3_weights_local_5_1_0_load_9 = load i6 %conv3_weights_local_5_1_0_addr_9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1007 'load' 'conv3_weights_local_5_1_0_load_9' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 1008 [2/2] (1.23ns)   --->   "%conv3_weights_local_6_1_0_load_9 = load i6 %conv3_weights_local_6_1_0_addr_9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1008 'load' 'conv3_weights_local_6_1_0_load_9' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 1009 [2/2] (1.23ns)   --->   "%conv3_weights_local_7_1_0_load_9 = load i6 %conv3_weights_local_7_1_0_addr_9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1009 'load' 'conv3_weights_local_7_1_0_load_9' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 != 6 & trunc_ln417_1 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 1010 [1/1] (0.83ns)   --->   "%add_ln447_13 = add i14 %add_ln447_2, i14 %select_ln419_cast5" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1010 'add' 'add_ln447_13' <Predicate = (!icmp_ln417)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1011 [1/1] (0.00ns)   --->   "%zext_ln447_13 = zext i14 %add_ln447_13" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1011 'zext' 'zext_ln447_13' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_6 : Operation 1012 [1/1] (0.00ns)   --->   "%input_tile_addr_8 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln447_13" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1012 'getelementptr' 'input_tile_addr_8' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_6 : Operation 1013 [2/3] (7.01ns)   --->   "%mul_i = fmul i32 %select_ln417_2, i32 %input_tile_load" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1013 'fmul' 'mul_i' <Predicate = (!icmp_ln417)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1014 [2/3] (7.01ns)   --->   "%mul_i_257 = fmul i32 %select_ln417_3, i32 %input_tile_load_1" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1014 'fmul' 'mul_i_257' <Predicate = (!icmp_ln417)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : [1/1] (0.87ns)   --->   Input mux for Operation 1015 '%mul_5_i = fmul i32 %select_ln417_4, i32 %input_tile_load_2'
ST_6 : Operation 1015 [3/3] (6.13ns)   --->   "%mul_5_i = fmul i32 %select_ln417_4, i32 %input_tile_load_2" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1015 'fmul' 'mul_5_i' <Predicate = (!icmp_ln417)> <Delay = 6.13> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1016 [1/1] (0.83ns)   --->   "%add_ln447_28 = add i14 %add_ln447_2, i14 %zext_ln447_28" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1016 'add' 'add_ln447_28' <Predicate = (!icmp_ln417)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1017 [1/1] (0.00ns)   --->   "%zext_ln447_31 = zext i14 %add_ln447_28" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1017 'zext' 'zext_ln447_31' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_6 : Operation 1018 [1/1] (0.00ns)   --->   "%input_tile_addr_14 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln447_31" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1018 'getelementptr' 'input_tile_addr_14' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_6 : [1/1] (0.87ns)   --->   Input mux for Operation 1019 '%mul_6_i = fmul i32 %select_ln417_5, i32 %input_tile_load_3'
ST_6 : Operation 1019 [3/3] (6.13ns)   --->   "%mul_6_i = fmul i32 %select_ln417_5, i32 %input_tile_load_3" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1019 'fmul' 'mul_6_i' <Predicate = (!icmp_ln417)> <Delay = 6.13> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1020 [1/1] (0.83ns)   --->   "%add_ln447_33 = add i14 %add_ln447_2, i14 %zext_ln447_34" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1020 'add' 'add_ln447_33' <Predicate = (!icmp_ln417)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1021 [1/1] (0.00ns)   --->   "%zext_ln447_37 = zext i14 %add_ln447_33" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1021 'zext' 'zext_ln447_37' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_6 : Operation 1022 [1/1] (0.00ns)   --->   "%input_tile_addr_15 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln447_37" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1022 'getelementptr' 'input_tile_addr_15' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_6 : Operation 1023 [2/3] (7.01ns)   --->   "%mul_1_i = fmul i32 %select_ln417_7, i32 %input_tile_load_5" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1023 'fmul' 'mul_1_i' <Predicate = (!icmp_ln417)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : [1/1] (0.87ns)   --->   Input mux for Operation 1024 '%mul_1_1_i = fmul i32 %select_ln417_8, i32 %input_tile_load_6'
ST_6 : Operation 1024 [3/3] (6.13ns)   --->   "%mul_1_1_i = fmul i32 %select_ln417_8, i32 %input_tile_load_6" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1024 'fmul' 'mul_1_1_i' <Predicate = (!icmp_ln417)> <Delay = 6.13> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1025 [1/2] (1.23ns)   --->   "%input_tile_load_9 = load i14 %input_tile_addr_10" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1025 'load' 'input_tile_load_9' <Predicate = (!icmp_ln417)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_6 : Operation 1026 [1/2] (1.23ns)   --->   "%input_tile_load_10 = load i14 %input_tile_addr_11" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1026 'load' 'input_tile_load_10' <Predicate = (!icmp_ln417)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_6 : Operation 1027 [1/2] (1.23ns)   --->   "%input_tile_load_11 = load i14 %input_tile_addr_12" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1027 'load' 'input_tile_load_11' <Predicate = (!icmp_ln417)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_6 : Operation 1028 [2/2] (1.23ns)   --->   "%input_tile_load_12 = load i14 %input_tile_addr_8" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1028 'load' 'input_tile_load_12' <Predicate = (!icmp_ln417)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_6 : Operation 1029 [2/2] (1.23ns)   --->   "%input_tile_load_13 = load i14 %input_tile_addr_14" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1029 'load' 'input_tile_load_13' <Predicate = (!icmp_ln417)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_6 : Operation 1030 [2/2] (1.23ns)   --->   "%input_tile_load_14 = load i14 %input_tile_addr_15" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1030 'load' 'input_tile_load_14' <Predicate = (!icmp_ln417)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 1031 [1/1] (0.00ns)   --->   "%conv3_weights_local_0_0_0_addr_4 = getelementptr i32 %conv3_weights_local_0_0_0, i64 0, i64 %p_cast10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1031 'getelementptr' 'conv3_weights_local_0_0_0_addr_4' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_7 : Operation 1032 [1/1] (0.78ns)   --->   "%empty_238 = add i6 %p_cast2, i6 6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1032 'add' 'empty_238' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1033 [1/1] (0.00ns)   --->   "%p_cast12 = zext i6 %empty_238" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1033 'zext' 'p_cast12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1034 [1/1] (0.00ns)   --->   "%conv3_weights_local_0_0_1_addr_4 = getelementptr i32 %conv3_weights_local_0_0_1, i64 0, i64 %p_cast12" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1034 'getelementptr' 'conv3_weights_local_0_0_1_addr_4' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_7 : Operation 1035 [1/1] (0.00ns)   --->   "%conv3_weights_local_0_1_0_addr_4 = getelementptr i32 %conv3_weights_local_0_1_0, i64 0, i64 %p_cast10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1035 'getelementptr' 'conv3_weights_local_0_1_0_addr_4' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_7 : Operation 1036 [1/1] (0.00ns)   --->   "%conv3_weights_local_1_0_0_addr_4 = getelementptr i32 %conv3_weights_local_1_0_0, i64 0, i64 %p_cast10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1036 'getelementptr' 'conv3_weights_local_1_0_0_addr_4' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_7 : Operation 1037 [1/1] (0.00ns)   --->   "%conv3_weights_local_1_0_1_addr_4 = getelementptr i32 %conv3_weights_local_1_0_1, i64 0, i64 %p_cast12" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1037 'getelementptr' 'conv3_weights_local_1_0_1_addr_4' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_7 : Operation 1038 [1/1] (0.00ns)   --->   "%conv3_weights_local_1_1_0_addr_4 = getelementptr i32 %conv3_weights_local_1_1_0, i64 0, i64 %p_cast10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1038 'getelementptr' 'conv3_weights_local_1_1_0_addr_4' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_7 : Operation 1039 [1/1] (0.00ns)   --->   "%conv3_weights_local_2_0_0_addr_4 = getelementptr i32 %conv3_weights_local_2_0_0, i64 0, i64 %p_cast10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1039 'getelementptr' 'conv3_weights_local_2_0_0_addr_4' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_7 : Operation 1040 [1/1] (0.00ns)   --->   "%conv3_weights_local_2_0_1_addr_4 = getelementptr i32 %conv3_weights_local_2_0_1, i64 0, i64 %p_cast12" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1040 'getelementptr' 'conv3_weights_local_2_0_1_addr_4' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_7 : Operation 1041 [1/1] (0.00ns)   --->   "%conv3_weights_local_2_1_0_addr_4 = getelementptr i32 %conv3_weights_local_2_1_0, i64 0, i64 %p_cast10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1041 'getelementptr' 'conv3_weights_local_2_1_0_addr_4' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_7 : Operation 1042 [1/1] (0.00ns)   --->   "%conv3_weights_local_3_0_0_addr_4 = getelementptr i32 %conv3_weights_local_3_0_0, i64 0, i64 %p_cast10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1042 'getelementptr' 'conv3_weights_local_3_0_0_addr_4' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_7 : Operation 1043 [1/1] (0.00ns)   --->   "%conv3_weights_local_3_0_1_addr_4 = getelementptr i32 %conv3_weights_local_3_0_1, i64 0, i64 %p_cast12" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1043 'getelementptr' 'conv3_weights_local_3_0_1_addr_4' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_7 : Operation 1044 [1/1] (0.00ns)   --->   "%conv3_weights_local_3_1_0_addr_4 = getelementptr i32 %conv3_weights_local_3_1_0, i64 0, i64 %p_cast10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1044 'getelementptr' 'conv3_weights_local_3_1_0_addr_4' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_7 : Operation 1045 [1/1] (0.00ns)   --->   "%conv3_weights_local_4_0_0_addr_4 = getelementptr i32 %conv3_weights_local_4_0_0, i64 0, i64 %p_cast10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1045 'getelementptr' 'conv3_weights_local_4_0_0_addr_4' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_7 : Operation 1046 [1/1] (0.00ns)   --->   "%conv3_weights_local_4_0_1_addr_4 = getelementptr i32 %conv3_weights_local_4_0_1, i64 0, i64 %p_cast12" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1046 'getelementptr' 'conv3_weights_local_4_0_1_addr_4' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_7 : Operation 1047 [1/1] (0.00ns)   --->   "%conv3_weights_local_4_1_0_addr_4 = getelementptr i32 %conv3_weights_local_4_1_0, i64 0, i64 %p_cast10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1047 'getelementptr' 'conv3_weights_local_4_1_0_addr_4' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_7 : Operation 1048 [1/1] (0.00ns)   --->   "%conv3_weights_local_5_0_0_addr_4 = getelementptr i32 %conv3_weights_local_5_0_0, i64 0, i64 %p_cast10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1048 'getelementptr' 'conv3_weights_local_5_0_0_addr_4' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_7 : Operation 1049 [1/1] (0.00ns)   --->   "%conv3_weights_local_5_0_1_addr_4 = getelementptr i32 %conv3_weights_local_5_0_1, i64 0, i64 %p_cast12" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1049 'getelementptr' 'conv3_weights_local_5_0_1_addr_4' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_7 : Operation 1050 [1/1] (0.00ns)   --->   "%conv3_weights_local_5_1_0_addr_4 = getelementptr i32 %conv3_weights_local_5_1_0, i64 0, i64 %p_cast10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1050 'getelementptr' 'conv3_weights_local_5_1_0_addr_4' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_7 : Operation 1051 [1/1] (0.00ns)   --->   "%conv3_weights_local_6_0_0_addr_4 = getelementptr i32 %conv3_weights_local_6_0_0, i64 0, i64 %p_cast10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1051 'getelementptr' 'conv3_weights_local_6_0_0_addr_4' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_7 : Operation 1052 [1/1] (0.00ns)   --->   "%conv3_weights_local_6_0_1_addr_4 = getelementptr i32 %conv3_weights_local_6_0_1, i64 0, i64 %p_cast12" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1052 'getelementptr' 'conv3_weights_local_6_0_1_addr_4' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_7 : Operation 1053 [1/1] (0.00ns)   --->   "%conv3_weights_local_6_1_0_addr_4 = getelementptr i32 %conv3_weights_local_6_1_0, i64 0, i64 %p_cast10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1053 'getelementptr' 'conv3_weights_local_6_1_0_addr_4' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_7 : Operation 1054 [1/1] (0.00ns)   --->   "%conv3_weights_local_7_0_0_addr_4 = getelementptr i32 %conv3_weights_local_7_0_0, i64 0, i64 %p_cast10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1054 'getelementptr' 'conv3_weights_local_7_0_0_addr_4' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_7 : Operation 1055 [1/1] (0.00ns)   --->   "%conv3_weights_local_7_0_1_addr_4 = getelementptr i32 %conv3_weights_local_7_0_1, i64 0, i64 %p_cast12" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1055 'getelementptr' 'conv3_weights_local_7_0_1_addr_4' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_7 : Operation 1056 [1/1] (0.00ns)   --->   "%conv3_weights_local_7_1_0_addr_4 = getelementptr i32 %conv3_weights_local_7_1_0, i64 0, i64 %p_cast10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1056 'getelementptr' 'conv3_weights_local_7_1_0_addr_4' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_7 : Operation 1057 [1/2] (1.23ns)   --->   "%conv3_weights_local_0_0_0_load_3 = load i6 %conv3_weights_local_0_0_0_addr_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1057 'load' 'conv3_weights_local_0_0_0_load_3' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1058 [1/2] (1.23ns)   --->   "%conv3_weights_local_1_0_0_load_3 = load i6 %conv3_weights_local_1_0_0_addr_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1058 'load' 'conv3_weights_local_1_0_0_load_3' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1059 [1/2] (1.23ns)   --->   "%conv3_weights_local_2_0_0_load_3 = load i6 %conv3_weights_local_2_0_0_addr_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1059 'load' 'conv3_weights_local_2_0_0_load_3' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1060 [1/2] (1.23ns)   --->   "%conv3_weights_local_3_0_0_load_3 = load i6 %conv3_weights_local_3_0_0_addr_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1060 'load' 'conv3_weights_local_3_0_0_load_3' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1061 [1/2] (1.23ns)   --->   "%conv3_weights_local_4_0_0_load_3 = load i6 %conv3_weights_local_4_0_0_addr_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1061 'load' 'conv3_weights_local_4_0_0_load_3' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1062 [1/2] (1.23ns)   --->   "%conv3_weights_local_5_0_0_load_3 = load i6 %conv3_weights_local_5_0_0_addr_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1062 'load' 'conv3_weights_local_5_0_0_load_3' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1063 [1/2] (1.23ns)   --->   "%conv3_weights_local_6_0_0_load_3 = load i6 %conv3_weights_local_6_0_0_addr_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1063 'load' 'conv3_weights_local_6_0_0_load_3' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1064 [1/2] (1.23ns)   --->   "%conv3_weights_local_7_0_0_load_3 = load i6 %conv3_weights_local_7_0_0_addr_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1064 'load' 'conv3_weights_local_7_0_0_load_3' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 != 6 & trunc_ln417 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1065 [1/1] (0.72ns)   --->   "%tmp_i_241 = mux i32 @_ssdm_op_Mux.ap_auto.8float.i3, i32 %conv3_weights_local_0_0_0_load_3, i32 %conv3_weights_local_1_0_0_load_3, i32 %conv3_weights_local_2_0_0_load_3, i32 %conv3_weights_local_3_0_0_load_3, i32 %conv3_weights_local_4_0_0_load_3, i32 %conv3_weights_local_5_0_0_load_3, i32 %conv3_weights_local_6_0_0_load_3, i32 %conv3_weights_local_7_0_0_load_3, i3 %trunc_ln417" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1065 'mux' 'tmp_i_241' <Predicate = (!icmp_ln419)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1066 [2/2] (1.23ns)   --->   "%conv3_weights_local_0_0_0_load_4 = load i6 %conv3_weights_local_0_0_0_addr_4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1066 'load' 'conv3_weights_local_0_0_0_load_4' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1067 [2/2] (1.23ns)   --->   "%conv3_weights_local_1_0_0_load_4 = load i6 %conv3_weights_local_1_0_0_addr_4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1067 'load' 'conv3_weights_local_1_0_0_load_4' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1068 [2/2] (1.23ns)   --->   "%conv3_weights_local_2_0_0_load_4 = load i6 %conv3_weights_local_2_0_0_addr_4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1068 'load' 'conv3_weights_local_2_0_0_load_4' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1069 [2/2] (1.23ns)   --->   "%conv3_weights_local_3_0_0_load_4 = load i6 %conv3_weights_local_3_0_0_addr_4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1069 'load' 'conv3_weights_local_3_0_0_load_4' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1070 [2/2] (1.23ns)   --->   "%conv3_weights_local_4_0_0_load_4 = load i6 %conv3_weights_local_4_0_0_addr_4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1070 'load' 'conv3_weights_local_4_0_0_load_4' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1071 [2/2] (1.23ns)   --->   "%conv3_weights_local_5_0_0_load_4 = load i6 %conv3_weights_local_5_0_0_addr_4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1071 'load' 'conv3_weights_local_5_0_0_load_4' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1072 [2/2] (1.23ns)   --->   "%conv3_weights_local_6_0_0_load_4 = load i6 %conv3_weights_local_6_0_0_addr_4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1072 'load' 'conv3_weights_local_6_0_0_load_4' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1073 [2/2] (1.23ns)   --->   "%conv3_weights_local_7_0_0_load_4 = load i6 %conv3_weights_local_7_0_0_addr_4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1073 'load' 'conv3_weights_local_7_0_0_load_4' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 != 6 & trunc_ln417 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1074 [1/2] (1.23ns)   --->   "%conv3_weights_local_0_0_1_load_3 = load i6 %conv3_weights_local_0_0_1_addr_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1074 'load' 'conv3_weights_local_0_0_1_load_3' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1075 [1/2] (1.23ns)   --->   "%conv3_weights_local_1_0_1_load_3 = load i6 %conv3_weights_local_1_0_1_addr_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1075 'load' 'conv3_weights_local_1_0_1_load_3' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1076 [1/2] (1.23ns)   --->   "%conv3_weights_local_2_0_1_load_3 = load i6 %conv3_weights_local_2_0_1_addr_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1076 'load' 'conv3_weights_local_2_0_1_load_3' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1077 [1/2] (1.23ns)   --->   "%conv3_weights_local_3_0_1_load_3 = load i6 %conv3_weights_local_3_0_1_addr_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1077 'load' 'conv3_weights_local_3_0_1_load_3' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1078 [1/2] (1.23ns)   --->   "%conv3_weights_local_4_0_1_load_3 = load i6 %conv3_weights_local_4_0_1_addr_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1078 'load' 'conv3_weights_local_4_0_1_load_3' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1079 [1/2] (1.23ns)   --->   "%conv3_weights_local_5_0_1_load_3 = load i6 %conv3_weights_local_5_0_1_addr_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1079 'load' 'conv3_weights_local_5_0_1_load_3' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1080 [1/2] (1.23ns)   --->   "%conv3_weights_local_6_0_1_load_3 = load i6 %conv3_weights_local_6_0_1_addr_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1080 'load' 'conv3_weights_local_6_0_1_load_3' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1081 [1/2] (1.23ns)   --->   "%conv3_weights_local_7_0_1_load_3 = load i6 %conv3_weights_local_7_0_1_addr_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1081 'load' 'conv3_weights_local_7_0_1_load_3' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 != 6 & trunc_ln417 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1082 [1/1] (0.72ns)   --->   "%tmp_12_i = mux i32 @_ssdm_op_Mux.ap_auto.8float.i3, i32 %conv3_weights_local_0_0_1_load_3, i32 %conv3_weights_local_1_0_1_load_3, i32 %conv3_weights_local_2_0_1_load_3, i32 %conv3_weights_local_3_0_1_load_3, i32 %conv3_weights_local_4_0_1_load_3, i32 %conv3_weights_local_5_0_1_load_3, i32 %conv3_weights_local_6_0_1_load_3, i32 %conv3_weights_local_7_0_1_load_3, i3 %trunc_ln417" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1082 'mux' 'tmp_12_i' <Predicate = (!icmp_ln419)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1083 [1/2] (1.23ns)   --->   "%conv3_weights_local_0_1_0_load_3 = load i6 %conv3_weights_local_0_1_0_addr_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1083 'load' 'conv3_weights_local_0_1_0_load_3' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1084 [1/2] (1.23ns)   --->   "%conv3_weights_local_1_1_0_load_3 = load i6 %conv3_weights_local_1_1_0_addr_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1084 'load' 'conv3_weights_local_1_1_0_load_3' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1085 [1/2] (1.23ns)   --->   "%conv3_weights_local_2_1_0_load_3 = load i6 %conv3_weights_local_2_1_0_addr_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1085 'load' 'conv3_weights_local_2_1_0_load_3' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1086 [1/2] (1.23ns)   --->   "%conv3_weights_local_3_1_0_load_3 = load i6 %conv3_weights_local_3_1_0_addr_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1086 'load' 'conv3_weights_local_3_1_0_load_3' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1087 [1/2] (1.23ns)   --->   "%conv3_weights_local_4_1_0_load_3 = load i6 %conv3_weights_local_4_1_0_addr_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1087 'load' 'conv3_weights_local_4_1_0_load_3' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1088 [1/2] (1.23ns)   --->   "%conv3_weights_local_5_1_0_load_3 = load i6 %conv3_weights_local_5_1_0_addr_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1088 'load' 'conv3_weights_local_5_1_0_load_3' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1089 [1/2] (1.23ns)   --->   "%conv3_weights_local_6_1_0_load_3 = load i6 %conv3_weights_local_6_1_0_addr_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1089 'load' 'conv3_weights_local_6_1_0_load_3' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1090 [1/2] (1.23ns)   --->   "%conv3_weights_local_7_1_0_load_3 = load i6 %conv3_weights_local_7_1_0_addr_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1090 'load' 'conv3_weights_local_7_1_0_load_3' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 != 6 & trunc_ln417 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1091 [1/1] (0.72ns)   --->   "%tmp_14_i = mux i32 @_ssdm_op_Mux.ap_auto.8float.i3, i32 %conv3_weights_local_0_1_0_load_3, i32 %conv3_weights_local_1_1_0_load_3, i32 %conv3_weights_local_2_1_0_load_3, i32 %conv3_weights_local_3_1_0_load_3, i32 %conv3_weights_local_4_1_0_load_3, i32 %conv3_weights_local_5_1_0_load_3, i32 %conv3_weights_local_6_1_0_load_3, i32 %conv3_weights_local_7_1_0_load_3, i3 %trunc_ln417" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1091 'mux' 'tmp_14_i' <Predicate = (!icmp_ln419)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1092 [1/2] (1.23ns)   --->   "%conv3_weights_local_0_1_1_load_2 = load i6 %conv3_weights_local_0_1_1_addr_2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1092 'load' 'conv3_weights_local_0_1_1_load_2' <Predicate = (!icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1093 [1/2] (1.23ns)   --->   "%conv3_weights_local_1_1_1_load_2 = load i6 %conv3_weights_local_1_1_1_addr_2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1093 'load' 'conv3_weights_local_1_1_1_load_2' <Predicate = (!icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1094 [1/2] (1.23ns)   --->   "%conv3_weights_local_2_1_1_load_2 = load i6 %conv3_weights_local_2_1_1_addr_2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1094 'load' 'conv3_weights_local_2_1_1_load_2' <Predicate = (!icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1095 [1/2] (1.23ns)   --->   "%conv3_weights_local_3_1_1_load_2 = load i6 %conv3_weights_local_3_1_1_addr_2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1095 'load' 'conv3_weights_local_3_1_1_load_2' <Predicate = (!icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1096 [1/2] (1.23ns)   --->   "%conv3_weights_local_4_1_1_load_2 = load i6 %conv3_weights_local_4_1_1_addr_2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1096 'load' 'conv3_weights_local_4_1_1_load_2' <Predicate = (!icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1097 [1/2] (1.23ns)   --->   "%conv3_weights_local_5_1_1_load_2 = load i6 %conv3_weights_local_5_1_1_addr_2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1097 'load' 'conv3_weights_local_5_1_1_load_2' <Predicate = (!icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1098 [1/2] (1.23ns)   --->   "%conv3_weights_local_6_1_1_load_2 = load i6 %conv3_weights_local_6_1_1_addr_2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1098 'load' 'conv3_weights_local_6_1_1_load_2' <Predicate = (!icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1099 [1/2] (1.23ns)   --->   "%conv3_weights_local_7_1_1_load_2 = load i6 %conv3_weights_local_7_1_1_addr_2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1099 'load' 'conv3_weights_local_7_1_1_load_2' <Predicate = (!icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1100 [1/1] (0.72ns)   --->   "%tmp_15_i = mux i32 @_ssdm_op_Mux.ap_auto.8float.i3, i32 %conv3_weights_local_0_1_1_load_2, i32 %conv3_weights_local_1_1_1_load_2, i32 %conv3_weights_local_2_1_1_load_2, i32 %conv3_weights_local_3_1_1_load_2, i32 %conv3_weights_local_4_1_1_load_2, i32 %conv3_weights_local_5_1_1_load_2, i32 %conv3_weights_local_6_1_1_load_2, i32 %conv3_weights_local_7_1_1_load_2, i3 %trunc_ln417" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1100 'mux' 'tmp_15_i' <Predicate = (!icmp_ln419)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1101 [2/2] (1.23ns)   --->   "%conv3_weights_local_0_1_0_load_4 = load i6 %conv3_weights_local_0_1_0_addr_4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1101 'load' 'conv3_weights_local_0_1_0_load_4' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1102 [2/2] (1.23ns)   --->   "%conv3_weights_local_1_1_0_load_4 = load i6 %conv3_weights_local_1_1_0_addr_4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1102 'load' 'conv3_weights_local_1_1_0_load_4' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1103 [2/2] (1.23ns)   --->   "%conv3_weights_local_2_1_0_load_4 = load i6 %conv3_weights_local_2_1_0_addr_4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1103 'load' 'conv3_weights_local_2_1_0_load_4' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1104 [2/2] (1.23ns)   --->   "%conv3_weights_local_3_1_0_load_4 = load i6 %conv3_weights_local_3_1_0_addr_4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1104 'load' 'conv3_weights_local_3_1_0_load_4' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1105 [2/2] (1.23ns)   --->   "%conv3_weights_local_4_1_0_load_4 = load i6 %conv3_weights_local_4_1_0_addr_4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1105 'load' 'conv3_weights_local_4_1_0_load_4' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1106 [2/2] (1.23ns)   --->   "%conv3_weights_local_5_1_0_load_4 = load i6 %conv3_weights_local_5_1_0_addr_4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1106 'load' 'conv3_weights_local_5_1_0_load_4' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1107 [2/2] (1.23ns)   --->   "%conv3_weights_local_6_1_0_load_4 = load i6 %conv3_weights_local_6_1_0_addr_4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1107 'load' 'conv3_weights_local_6_1_0_load_4' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1108 [2/2] (1.23ns)   --->   "%conv3_weights_local_7_1_0_load_4 = load i6 %conv3_weights_local_7_1_0_addr_4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1108 'load' 'conv3_weights_local_7_1_0_load_4' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 != 6 & trunc_ln417 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1109 [2/2] (1.23ns)   --->   "%conv3_weights_local_0_0_1_load_4 = load i6 %conv3_weights_local_0_0_1_addr_4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1109 'load' 'conv3_weights_local_0_0_1_load_4' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1110 [2/2] (1.23ns)   --->   "%conv3_weights_local_1_0_1_load_4 = load i6 %conv3_weights_local_1_0_1_addr_4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1110 'load' 'conv3_weights_local_1_0_1_load_4' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1111 [2/2] (1.23ns)   --->   "%conv3_weights_local_2_0_1_load_4 = load i6 %conv3_weights_local_2_0_1_addr_4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1111 'load' 'conv3_weights_local_2_0_1_load_4' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1112 [2/2] (1.23ns)   --->   "%conv3_weights_local_3_0_1_load_4 = load i6 %conv3_weights_local_3_0_1_addr_4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1112 'load' 'conv3_weights_local_3_0_1_load_4' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1113 [2/2] (1.23ns)   --->   "%conv3_weights_local_4_0_1_load_4 = load i6 %conv3_weights_local_4_0_1_addr_4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1113 'load' 'conv3_weights_local_4_0_1_load_4' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1114 [2/2] (1.23ns)   --->   "%conv3_weights_local_5_0_1_load_4 = load i6 %conv3_weights_local_5_0_1_addr_4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1114 'load' 'conv3_weights_local_5_0_1_load_4' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1115 [2/2] (1.23ns)   --->   "%conv3_weights_local_6_0_1_load_4 = load i6 %conv3_weights_local_6_0_1_addr_4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1115 'load' 'conv3_weights_local_6_0_1_load_4' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1116 [2/2] (1.23ns)   --->   "%conv3_weights_local_7_0_1_load_4 = load i6 %conv3_weights_local_7_0_1_addr_4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1116 'load' 'conv3_weights_local_7_0_1_load_4' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 != 6 & trunc_ln417 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1117 [1/1] (0.78ns)   --->   "%indvars_iv_next150_i = add i5 %th, i5 1"   --->   Operation 1117 'add' 'indvars_iv_next150_i' <Predicate = (!and_ln417)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1118 [1/1] (0.78ns)   --->   "%cmp62_3_i = icmp_ugt  i5 %indvars_iv_next150_i, i5 16"   --->   Operation 1118 'icmp' 'cmp62_3_i' <Predicate = (!and_ln417)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1119 [1/1] (0.78ns)   --->   "%empty_244 = add i5 %th, i5 2"   --->   Operation 1119 'add' 'empty_244' <Predicate = (!and_ln417)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1120 [1/1] (0.78ns)   --->   "%cmp62_4_i = icmp_ugt  i5 %empty_244, i5 16"   --->   Operation 1120 'icmp' 'cmp62_4_i' <Predicate = (!and_ln417)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1121 [1/1] (0.00ns)   --->   "%conv3_weights_local_0_0_0_addr_13 = getelementptr i32 %conv3_weights_local_0_0_0, i64 0, i64 %p_cast19" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1121 'getelementptr' 'conv3_weights_local_0_0_0_addr_13' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_7 : Operation 1122 [1/1] (0.78ns)   --->   "%empty_250 = add i6 %p_cast3, i6 6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1122 'add' 'empty_250' <Predicate = (!icmp_ln417)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1123 [1/1] (0.00ns)   --->   "%p_cast21 = zext i6 %empty_250" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1123 'zext' 'p_cast21' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_7 : Operation 1124 [1/1] (0.00ns)   --->   "%conv3_weights_local_0_0_1_addr_10 = getelementptr i32 %conv3_weights_local_0_0_1, i64 0, i64 %p_cast21" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1124 'getelementptr' 'conv3_weights_local_0_0_1_addr_10' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_7 : Operation 1125 [1/1] (0.00ns)   --->   "%conv3_weights_local_0_1_0_addr_10 = getelementptr i32 %conv3_weights_local_0_1_0, i64 0, i64 %p_cast19" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1125 'getelementptr' 'conv3_weights_local_0_1_0_addr_10' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_7 : Operation 1126 [1/1] (0.00ns)   --->   "%conv3_weights_local_0_1_1_addr_6 = getelementptr i32 %conv3_weights_local_0_1_1, i64 0, i64 %p_cast18" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1126 'getelementptr' 'conv3_weights_local_0_1_1_addr_6' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_7 : Operation 1127 [1/1] (0.00ns)   --->   "%conv3_weights_local_1_0_0_addr_13 = getelementptr i32 %conv3_weights_local_1_0_0, i64 0, i64 %p_cast19" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1127 'getelementptr' 'conv3_weights_local_1_0_0_addr_13' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_7 : Operation 1128 [1/1] (0.00ns)   --->   "%conv3_weights_local_1_0_1_addr_10 = getelementptr i32 %conv3_weights_local_1_0_1, i64 0, i64 %p_cast21" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1128 'getelementptr' 'conv3_weights_local_1_0_1_addr_10' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_7 : Operation 1129 [1/1] (0.00ns)   --->   "%conv3_weights_local_1_1_0_addr_10 = getelementptr i32 %conv3_weights_local_1_1_0, i64 0, i64 %p_cast19" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1129 'getelementptr' 'conv3_weights_local_1_1_0_addr_10' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_7 : Operation 1130 [1/1] (0.00ns)   --->   "%conv3_weights_local_1_1_1_addr_6 = getelementptr i32 %conv3_weights_local_1_1_1, i64 0, i64 %p_cast18" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1130 'getelementptr' 'conv3_weights_local_1_1_1_addr_6' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_7 : Operation 1131 [1/1] (0.00ns)   --->   "%conv3_weights_local_2_0_0_addr_13 = getelementptr i32 %conv3_weights_local_2_0_0, i64 0, i64 %p_cast19" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1131 'getelementptr' 'conv3_weights_local_2_0_0_addr_13' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_7 : Operation 1132 [1/1] (0.00ns)   --->   "%conv3_weights_local_2_0_1_addr_10 = getelementptr i32 %conv3_weights_local_2_0_1, i64 0, i64 %p_cast21" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1132 'getelementptr' 'conv3_weights_local_2_0_1_addr_10' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_7 : Operation 1133 [1/1] (0.00ns)   --->   "%conv3_weights_local_2_1_0_addr_10 = getelementptr i32 %conv3_weights_local_2_1_0, i64 0, i64 %p_cast19" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1133 'getelementptr' 'conv3_weights_local_2_1_0_addr_10' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_7 : Operation 1134 [1/1] (0.00ns)   --->   "%conv3_weights_local_2_1_1_addr_6 = getelementptr i32 %conv3_weights_local_2_1_1, i64 0, i64 %p_cast18" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1134 'getelementptr' 'conv3_weights_local_2_1_1_addr_6' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_7 : Operation 1135 [1/1] (0.00ns)   --->   "%conv3_weights_local_3_0_0_addr_13 = getelementptr i32 %conv3_weights_local_3_0_0, i64 0, i64 %p_cast19" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1135 'getelementptr' 'conv3_weights_local_3_0_0_addr_13' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_7 : Operation 1136 [1/1] (0.00ns)   --->   "%conv3_weights_local_3_0_1_addr_10 = getelementptr i32 %conv3_weights_local_3_0_1, i64 0, i64 %p_cast21" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1136 'getelementptr' 'conv3_weights_local_3_0_1_addr_10' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_7 : Operation 1137 [1/1] (0.00ns)   --->   "%conv3_weights_local_3_1_0_addr_10 = getelementptr i32 %conv3_weights_local_3_1_0, i64 0, i64 %p_cast19" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1137 'getelementptr' 'conv3_weights_local_3_1_0_addr_10' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_7 : Operation 1138 [1/1] (0.00ns)   --->   "%conv3_weights_local_3_1_1_addr_6 = getelementptr i32 %conv3_weights_local_3_1_1, i64 0, i64 %p_cast18" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1138 'getelementptr' 'conv3_weights_local_3_1_1_addr_6' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_7 : Operation 1139 [1/1] (0.00ns)   --->   "%conv3_weights_local_4_0_0_addr_13 = getelementptr i32 %conv3_weights_local_4_0_0, i64 0, i64 %p_cast19" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1139 'getelementptr' 'conv3_weights_local_4_0_0_addr_13' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_7 : Operation 1140 [1/1] (0.00ns)   --->   "%conv3_weights_local_4_0_1_addr_10 = getelementptr i32 %conv3_weights_local_4_0_1, i64 0, i64 %p_cast21" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1140 'getelementptr' 'conv3_weights_local_4_0_1_addr_10' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_7 : Operation 1141 [1/1] (0.00ns)   --->   "%conv3_weights_local_4_1_0_addr_10 = getelementptr i32 %conv3_weights_local_4_1_0, i64 0, i64 %p_cast19" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1141 'getelementptr' 'conv3_weights_local_4_1_0_addr_10' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_7 : Operation 1142 [1/1] (0.00ns)   --->   "%conv3_weights_local_4_1_1_addr_6 = getelementptr i32 %conv3_weights_local_4_1_1, i64 0, i64 %p_cast18" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1142 'getelementptr' 'conv3_weights_local_4_1_1_addr_6' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_7 : Operation 1143 [1/1] (0.00ns)   --->   "%conv3_weights_local_5_0_0_addr_13 = getelementptr i32 %conv3_weights_local_5_0_0, i64 0, i64 %p_cast19" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1143 'getelementptr' 'conv3_weights_local_5_0_0_addr_13' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_7 : Operation 1144 [1/1] (0.00ns)   --->   "%conv3_weights_local_5_0_1_addr_10 = getelementptr i32 %conv3_weights_local_5_0_1, i64 0, i64 %p_cast21" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1144 'getelementptr' 'conv3_weights_local_5_0_1_addr_10' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_7 : Operation 1145 [1/1] (0.00ns)   --->   "%conv3_weights_local_5_1_0_addr_10 = getelementptr i32 %conv3_weights_local_5_1_0, i64 0, i64 %p_cast19" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1145 'getelementptr' 'conv3_weights_local_5_1_0_addr_10' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_7 : Operation 1146 [1/1] (0.00ns)   --->   "%conv3_weights_local_5_1_1_addr_6 = getelementptr i32 %conv3_weights_local_5_1_1, i64 0, i64 %p_cast18" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1146 'getelementptr' 'conv3_weights_local_5_1_1_addr_6' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_7 : Operation 1147 [1/1] (0.00ns)   --->   "%conv3_weights_local_6_0_0_addr_13 = getelementptr i32 %conv3_weights_local_6_0_0, i64 0, i64 %p_cast19" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1147 'getelementptr' 'conv3_weights_local_6_0_0_addr_13' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_7 : Operation 1148 [1/1] (0.00ns)   --->   "%conv3_weights_local_6_0_1_addr_10 = getelementptr i32 %conv3_weights_local_6_0_1, i64 0, i64 %p_cast21" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1148 'getelementptr' 'conv3_weights_local_6_0_1_addr_10' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_7 : Operation 1149 [1/1] (0.00ns)   --->   "%conv3_weights_local_6_1_0_addr_10 = getelementptr i32 %conv3_weights_local_6_1_0, i64 0, i64 %p_cast19" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1149 'getelementptr' 'conv3_weights_local_6_1_0_addr_10' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_7 : Operation 1150 [1/1] (0.00ns)   --->   "%conv3_weights_local_6_1_1_addr_6 = getelementptr i32 %conv3_weights_local_6_1_1, i64 0, i64 %p_cast18" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1150 'getelementptr' 'conv3_weights_local_6_1_1_addr_6' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_7 : Operation 1151 [1/1] (0.00ns)   --->   "%conv3_weights_local_7_0_0_addr_13 = getelementptr i32 %conv3_weights_local_7_0_0, i64 0, i64 %p_cast19" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1151 'getelementptr' 'conv3_weights_local_7_0_0_addr_13' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_7 : Operation 1152 [1/1] (0.00ns)   --->   "%conv3_weights_local_7_0_1_addr_10 = getelementptr i32 %conv3_weights_local_7_0_1, i64 0, i64 %p_cast21" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1152 'getelementptr' 'conv3_weights_local_7_0_1_addr_10' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_7 : Operation 1153 [1/1] (0.00ns)   --->   "%conv3_weights_local_7_1_0_addr_10 = getelementptr i32 %conv3_weights_local_7_1_0, i64 0, i64 %p_cast19" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1153 'getelementptr' 'conv3_weights_local_7_1_0_addr_10' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_7 : Operation 1154 [1/1] (0.00ns)   --->   "%conv3_weights_local_7_1_1_addr_6 = getelementptr i32 %conv3_weights_local_7_1_1, i64 0, i64 %p_cast18" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1154 'getelementptr' 'conv3_weights_local_7_1_1_addr_6' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_7 : Operation 1155 [1/2] (1.23ns)   --->   "%conv3_weights_local_0_0_0_load_12 = load i6 %conv3_weights_local_0_0_0_addr_12" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1155 'load' 'conv3_weights_local_0_0_0_load_12' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1156 [1/2] (1.23ns)   --->   "%conv3_weights_local_1_0_0_load_12 = load i6 %conv3_weights_local_1_0_0_addr_12" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1156 'load' 'conv3_weights_local_1_0_0_load_12' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1157 [1/2] (1.23ns)   --->   "%conv3_weights_local_2_0_0_load_12 = load i6 %conv3_weights_local_2_0_0_addr_12" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1157 'load' 'conv3_weights_local_2_0_0_load_12' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1158 [1/2] (1.23ns)   --->   "%conv3_weights_local_3_0_0_load_12 = load i6 %conv3_weights_local_3_0_0_addr_12" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1158 'load' 'conv3_weights_local_3_0_0_load_12' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1159 [1/2] (1.23ns)   --->   "%conv3_weights_local_4_0_0_load_12 = load i6 %conv3_weights_local_4_0_0_addr_12" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1159 'load' 'conv3_weights_local_4_0_0_load_12' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1160 [1/2] (1.23ns)   --->   "%conv3_weights_local_5_0_0_load_12 = load i6 %conv3_weights_local_5_0_0_addr_12" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1160 'load' 'conv3_weights_local_5_0_0_load_12' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1161 [1/2] (1.23ns)   --->   "%conv3_weights_local_6_0_0_load_12 = load i6 %conv3_weights_local_6_0_0_addr_12" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1161 'load' 'conv3_weights_local_6_0_0_load_12' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1162 [1/2] (1.23ns)   --->   "%conv3_weights_local_7_0_0_load_12 = load i6 %conv3_weights_local_7_0_0_addr_12" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1162 'load' 'conv3_weights_local_7_0_0_load_12' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 != 6 & trunc_ln417_1 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1163 [1/1] (0.72ns)   --->   "%tmp_i_mid1_253 = mux i32 @_ssdm_op_Mux.ap_auto.8float.i3, i32 %conv3_weights_local_0_0_0_load_12, i32 %conv3_weights_local_1_0_0_load_12, i32 %conv3_weights_local_2_0_0_load_12, i32 %conv3_weights_local_3_0_0_load_12, i32 %conv3_weights_local_4_0_0_load_12, i32 %conv3_weights_local_5_0_0_load_12, i32 %conv3_weights_local_6_0_0_load_12, i32 %conv3_weights_local_7_0_0_load_12, i3 %trunc_ln417_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1163 'mux' 'tmp_i_mid1_253' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1164 [1/1] (0.44ns)   --->   "%select_ln417_12 = select i1 %icmp_ln419, i32 %tmp_i_mid1_253, i32 %tmp_i_241" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1164 'select' 'select_ln417_12' <Predicate = (!icmp_ln417)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1165 [2/2] (1.23ns)   --->   "%conv3_weights_local_0_0_0_load_13 = load i6 %conv3_weights_local_0_0_0_addr_13" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1165 'load' 'conv3_weights_local_0_0_0_load_13' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1166 [2/2] (1.23ns)   --->   "%conv3_weights_local_1_0_0_load_13 = load i6 %conv3_weights_local_1_0_0_addr_13" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1166 'load' 'conv3_weights_local_1_0_0_load_13' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1167 [2/2] (1.23ns)   --->   "%conv3_weights_local_2_0_0_load_13 = load i6 %conv3_weights_local_2_0_0_addr_13" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1167 'load' 'conv3_weights_local_2_0_0_load_13' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1168 [2/2] (1.23ns)   --->   "%conv3_weights_local_3_0_0_load_13 = load i6 %conv3_weights_local_3_0_0_addr_13" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1168 'load' 'conv3_weights_local_3_0_0_load_13' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1169 [2/2] (1.23ns)   --->   "%conv3_weights_local_4_0_0_load_13 = load i6 %conv3_weights_local_4_0_0_addr_13" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1169 'load' 'conv3_weights_local_4_0_0_load_13' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1170 [2/2] (1.23ns)   --->   "%conv3_weights_local_5_0_0_load_13 = load i6 %conv3_weights_local_5_0_0_addr_13" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1170 'load' 'conv3_weights_local_5_0_0_load_13' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1171 [2/2] (1.23ns)   --->   "%conv3_weights_local_6_0_0_load_13 = load i6 %conv3_weights_local_6_0_0_addr_13" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1171 'load' 'conv3_weights_local_6_0_0_load_13' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1172 [2/2] (1.23ns)   --->   "%conv3_weights_local_7_0_0_load_13 = load i6 %conv3_weights_local_7_0_0_addr_13" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1172 'load' 'conv3_weights_local_7_0_0_load_13' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 != 6 & trunc_ln417_1 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1173 [1/2] (1.23ns)   --->   "%conv3_weights_local_0_0_1_load_9 = load i6 %conv3_weights_local_0_0_1_addr_9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1173 'load' 'conv3_weights_local_0_0_1_load_9' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1174 [1/2] (1.23ns)   --->   "%conv3_weights_local_1_0_1_load_9 = load i6 %conv3_weights_local_1_0_1_addr_9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1174 'load' 'conv3_weights_local_1_0_1_load_9' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1175 [1/2] (1.23ns)   --->   "%conv3_weights_local_2_0_1_load_9 = load i6 %conv3_weights_local_2_0_1_addr_9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1175 'load' 'conv3_weights_local_2_0_1_load_9' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1176 [1/2] (1.23ns)   --->   "%conv3_weights_local_3_0_1_load_9 = load i6 %conv3_weights_local_3_0_1_addr_9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1176 'load' 'conv3_weights_local_3_0_1_load_9' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1177 [1/2] (1.23ns)   --->   "%conv3_weights_local_4_0_1_load_9 = load i6 %conv3_weights_local_4_0_1_addr_9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1177 'load' 'conv3_weights_local_4_0_1_load_9' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1178 [1/2] (1.23ns)   --->   "%conv3_weights_local_5_0_1_load_9 = load i6 %conv3_weights_local_5_0_1_addr_9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1178 'load' 'conv3_weights_local_5_0_1_load_9' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1179 [1/2] (1.23ns)   --->   "%conv3_weights_local_6_0_1_load_9 = load i6 %conv3_weights_local_6_0_1_addr_9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1179 'load' 'conv3_weights_local_6_0_1_load_9' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1180 [1/2] (1.23ns)   --->   "%conv3_weights_local_7_0_1_load_9 = load i6 %conv3_weights_local_7_0_1_addr_9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1180 'load' 'conv3_weights_local_7_0_1_load_9' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 != 6 & trunc_ln417_1 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1181 [1/1] (0.72ns)   --->   "%tmp_12_i_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.8float.i3, i32 %conv3_weights_local_0_0_1_load_9, i32 %conv3_weights_local_1_0_1_load_9, i32 %conv3_weights_local_2_0_1_load_9, i32 %conv3_weights_local_3_0_1_load_9, i32 %conv3_weights_local_4_0_1_load_9, i32 %conv3_weights_local_5_0_1_load_9, i32 %conv3_weights_local_6_0_1_load_9, i32 %conv3_weights_local_7_0_1_load_9, i3 %trunc_ln417_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1181 'mux' 'tmp_12_i_mid1' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1182 [1/1] (0.44ns)   --->   "%select_ln417_15 = select i1 %icmp_ln419, i32 %tmp_12_i_mid1, i32 %tmp_12_i" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1182 'select' 'select_ln417_15' <Predicate = (!icmp_ln417)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1183 [1/2] (1.23ns)   --->   "%conv3_weights_local_0_1_0_load_9 = load i6 %conv3_weights_local_0_1_0_addr_9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1183 'load' 'conv3_weights_local_0_1_0_load_9' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1184 [1/2] (1.23ns)   --->   "%conv3_weights_local_1_1_0_load_9 = load i6 %conv3_weights_local_1_1_0_addr_9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1184 'load' 'conv3_weights_local_1_1_0_load_9' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1185 [1/2] (1.23ns)   --->   "%conv3_weights_local_2_1_0_load_9 = load i6 %conv3_weights_local_2_1_0_addr_9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1185 'load' 'conv3_weights_local_2_1_0_load_9' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1186 [1/2] (1.23ns)   --->   "%conv3_weights_local_3_1_0_load_9 = load i6 %conv3_weights_local_3_1_0_addr_9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1186 'load' 'conv3_weights_local_3_1_0_load_9' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1187 [1/2] (1.23ns)   --->   "%conv3_weights_local_4_1_0_load_9 = load i6 %conv3_weights_local_4_1_0_addr_9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1187 'load' 'conv3_weights_local_4_1_0_load_9' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1188 [1/2] (1.23ns)   --->   "%conv3_weights_local_5_1_0_load_9 = load i6 %conv3_weights_local_5_1_0_addr_9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1188 'load' 'conv3_weights_local_5_1_0_load_9' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1189 [1/2] (1.23ns)   --->   "%conv3_weights_local_6_1_0_load_9 = load i6 %conv3_weights_local_6_1_0_addr_9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1189 'load' 'conv3_weights_local_6_1_0_load_9' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1190 [1/2] (1.23ns)   --->   "%conv3_weights_local_7_1_0_load_9 = load i6 %conv3_weights_local_7_1_0_addr_9" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1190 'load' 'conv3_weights_local_7_1_0_load_9' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 != 6 & trunc_ln417_1 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1191 [1/1] (0.72ns)   --->   "%tmp_14_i_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.8float.i3, i32 %conv3_weights_local_0_1_0_load_9, i32 %conv3_weights_local_1_1_0_load_9, i32 %conv3_weights_local_2_1_0_load_9, i32 %conv3_weights_local_3_1_0_load_9, i32 %conv3_weights_local_4_1_0_load_9, i32 %conv3_weights_local_5_1_0_load_9, i32 %conv3_weights_local_6_1_0_load_9, i32 %conv3_weights_local_7_1_0_load_9, i3 %trunc_ln417_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1191 'mux' 'tmp_14_i_mid1' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1192 [1/1] (0.44ns)   --->   "%select_ln417_17 = select i1 %icmp_ln419, i32 %tmp_14_i_mid1, i32 %tmp_14_i" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1192 'select' 'select_ln417_17' <Predicate = (!icmp_ln417)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1193 [2/2] (1.23ns)   --->   "%conv3_weights_local_0_1_1_load_6 = load i6 %conv3_weights_local_0_1_1_addr_6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1193 'load' 'conv3_weights_local_0_1_1_load_6' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1194 [2/2] (1.23ns)   --->   "%conv3_weights_local_1_1_1_load_6 = load i6 %conv3_weights_local_1_1_1_addr_6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1194 'load' 'conv3_weights_local_1_1_1_load_6' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1195 [2/2] (1.23ns)   --->   "%conv3_weights_local_2_1_1_load_6 = load i6 %conv3_weights_local_2_1_1_addr_6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1195 'load' 'conv3_weights_local_2_1_1_load_6' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1196 [2/2] (1.23ns)   --->   "%conv3_weights_local_3_1_1_load_6 = load i6 %conv3_weights_local_3_1_1_addr_6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1196 'load' 'conv3_weights_local_3_1_1_load_6' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1197 [2/2] (1.23ns)   --->   "%conv3_weights_local_4_1_1_load_6 = load i6 %conv3_weights_local_4_1_1_addr_6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1197 'load' 'conv3_weights_local_4_1_1_load_6' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1198 [2/2] (1.23ns)   --->   "%conv3_weights_local_5_1_1_load_6 = load i6 %conv3_weights_local_5_1_1_addr_6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1198 'load' 'conv3_weights_local_5_1_1_load_6' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1199 [2/2] (1.23ns)   --->   "%conv3_weights_local_6_1_1_load_6 = load i6 %conv3_weights_local_6_1_1_addr_6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1199 'load' 'conv3_weights_local_6_1_1_load_6' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1200 [2/2] (1.23ns)   --->   "%conv3_weights_local_7_1_1_load_6 = load i6 %conv3_weights_local_7_1_1_addr_6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1200 'load' 'conv3_weights_local_7_1_1_load_6' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1201 [2/2] (1.23ns)   --->   "%conv3_weights_local_0_1_0_load_10 = load i6 %conv3_weights_local_0_1_0_addr_10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1201 'load' 'conv3_weights_local_0_1_0_load_10' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1202 [2/2] (1.23ns)   --->   "%conv3_weights_local_1_1_0_load_10 = load i6 %conv3_weights_local_1_1_0_addr_10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1202 'load' 'conv3_weights_local_1_1_0_load_10' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1203 [2/2] (1.23ns)   --->   "%conv3_weights_local_2_1_0_load_10 = load i6 %conv3_weights_local_2_1_0_addr_10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1203 'load' 'conv3_weights_local_2_1_0_load_10' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1204 [2/2] (1.23ns)   --->   "%conv3_weights_local_3_1_0_load_10 = load i6 %conv3_weights_local_3_1_0_addr_10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1204 'load' 'conv3_weights_local_3_1_0_load_10' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1205 [2/2] (1.23ns)   --->   "%conv3_weights_local_4_1_0_load_10 = load i6 %conv3_weights_local_4_1_0_addr_10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1205 'load' 'conv3_weights_local_4_1_0_load_10' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1206 [2/2] (1.23ns)   --->   "%conv3_weights_local_5_1_0_load_10 = load i6 %conv3_weights_local_5_1_0_addr_10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1206 'load' 'conv3_weights_local_5_1_0_load_10' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1207 [2/2] (1.23ns)   --->   "%conv3_weights_local_6_1_0_load_10 = load i6 %conv3_weights_local_6_1_0_addr_10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1207 'load' 'conv3_weights_local_6_1_0_load_10' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1208 [2/2] (1.23ns)   --->   "%conv3_weights_local_7_1_0_load_10 = load i6 %conv3_weights_local_7_1_0_addr_10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1208 'load' 'conv3_weights_local_7_1_0_load_10' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 != 6 & trunc_ln417_1 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1209 [2/2] (1.23ns)   --->   "%conv3_weights_local_0_0_1_load_10 = load i6 %conv3_weights_local_0_0_1_addr_10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1209 'load' 'conv3_weights_local_0_0_1_load_10' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1210 [2/2] (1.23ns)   --->   "%conv3_weights_local_1_0_1_load_10 = load i6 %conv3_weights_local_1_0_1_addr_10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1210 'load' 'conv3_weights_local_1_0_1_load_10' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1211 [2/2] (1.23ns)   --->   "%conv3_weights_local_2_0_1_load_10 = load i6 %conv3_weights_local_2_0_1_addr_10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1211 'load' 'conv3_weights_local_2_0_1_load_10' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1212 [2/2] (1.23ns)   --->   "%conv3_weights_local_3_0_1_load_10 = load i6 %conv3_weights_local_3_0_1_addr_10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1212 'load' 'conv3_weights_local_3_0_1_load_10' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1213 [2/2] (1.23ns)   --->   "%conv3_weights_local_4_0_1_load_10 = load i6 %conv3_weights_local_4_0_1_addr_10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1213 'load' 'conv3_weights_local_4_0_1_load_10' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1214 [2/2] (1.23ns)   --->   "%conv3_weights_local_5_0_1_load_10 = load i6 %conv3_weights_local_5_0_1_addr_10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1214 'load' 'conv3_weights_local_5_0_1_load_10' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1215 [2/2] (1.23ns)   --->   "%conv3_weights_local_6_0_1_load_10 = load i6 %conv3_weights_local_6_0_1_addr_10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1215 'load' 'conv3_weights_local_6_0_1_load_10' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1216 [2/2] (1.23ns)   --->   "%conv3_weights_local_7_0_1_load_10 = load i6 %conv3_weights_local_7_0_1_addr_10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1216 'load' 'conv3_weights_local_7_0_1_load_10' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 != 6 & trunc_ln417_1 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 1217 [1/1] (0.00ns) (grouped into LUT with out node select_ln417_30)   --->   "%select_ln417_29 = select i1 %icmp_ln419, i5 1, i5 16" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1217 'select' 'select_ln417_29' <Predicate = (!icmp_ln417 & !and_ln417)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1218 [1/1] (0.00ns) (grouped into LUT with out node select_ln417_30)   --->   "%or_ln417_2 = or i1 %icmp_ln419, i1 %cmp62_3_i" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1218 'or' 'or_ln417_2' <Predicate = (!icmp_ln417 & !and_ln417)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1219 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln417_30 = select i1 %or_ln417_2, i5 %select_ln417_29, i5 %indvars_iv_next150_i" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1219 'select' 'select_ln417_30' <Predicate = (!icmp_ln417 & !and_ln417)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1220 [1/1] (0.00ns) (grouped into LUT with out node select_ln417_31)   --->   "%select_ln417_32 = select i1 %icmp_ln419, i5 2, i5 16" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1220 'select' 'select_ln417_32' <Predicate = (!icmp_ln417 & !and_ln417)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1221 [1/1] (0.00ns) (grouped into LUT with out node select_ln417_31)   --->   "%or_ln417_3 = or i1 %icmp_ln419, i1 %cmp62_4_i" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1221 'or' 'or_ln417_3' <Predicate = (!icmp_ln417 & !and_ln417)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1222 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln417_31 = select i1 %or_ln417_3, i5 %select_ln417_32, i5 %empty_244" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1222 'select' 'select_ln417_31' <Predicate = (!icmp_ln417 & !and_ln417)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1223 [1/1] (0.78ns)   --->   "%indvars_iv_next150_i_mid1 = add i5 %select_ln417, i5 2" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1223 'add' 'indvars_iv_next150_i_mid1' <Predicate = (!icmp_ln417 & and_ln417)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1224 [1/1] (0.78ns)   --->   "%cmp62_3_i_mid1 = icmp_ugt  i5 %indvars_iv_next150_i_mid1, i5 16" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1224 'icmp' 'cmp62_3_i_mid1' <Predicate = (!icmp_ln417 & and_ln417)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1225 [1/1] (0.00ns) (grouped into LUT with out node add_ln447_7)   --->   "%pad_h_4_mid1 = select i1 %cmp62_3_i_mid1, i5 16, i5 %indvars_iv_next150_i_mid1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1225 'select' 'pad_h_4_mid1' <Predicate = (!icmp_ln417 & and_ln417)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1226 [1/1] (0.00ns) (grouped into LUT with out node add_ln447_7)   --->   "%select_ln419_4 = select i1 %and_ln417, i5 %pad_h_4_mid1, i5 %select_ln417_30" [src/srcnn.cpp:419->src/srcnn.cpp:122]   --->   Operation 1226 'select' 'select_ln419_4' <Predicate = (!icmp_ln417)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1227 [1/1] (0.00ns) (grouped into LUT with out node add_ln447_7)   --->   "%zext_ln447_7 = zext i5 %select_ln419_4" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1227 'zext' 'zext_ln447_7' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_7 : Operation 1228 [1/1] (0.79ns) (out node of the LUT)   --->   "%add_ln447_7 = add i11 %add_ln447, i11 %zext_ln447_7" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1228 'add' 'add_ln447_7' <Predicate = (!icmp_ln417)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1229 [1/1] (0.00ns)   --->   "%zext_ln447_8 = zext i11 %add_ln447_7" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1229 'zext' 'zext_ln447_8' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_7 : Operation 1230 [1/1] (0.00ns)   --->   "%trunc_ln447_3 = trunc i11 %add_ln447_7" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1230 'trunc' 'trunc_ln447_3' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_7 : Operation 1231 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %trunc_ln447_3, i4 0" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1231 'bitconcatenate' 'p_shl5' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_7 : Operation 1232 [1/1] (0.83ns)   --->   "%add_ln447_8 = add i14 %p_shl5, i14 %zext_ln447_8" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1232 'add' 'add_ln447_8' <Predicate = (!icmp_ln417)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1233 [1/1] (0.78ns)   --->   "%p_mid133 = add i5 %select_ln417, i5 3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1233 'add' 'p_mid133' <Predicate = (!icmp_ln417 & and_ln417)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1234 [1/1] (0.78ns)   --->   "%cmp62_4_i_mid1 = icmp_ugt  i5 %p_mid133, i5 16" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1234 'icmp' 'cmp62_4_i_mid1' <Predicate = (!icmp_ln417 & and_ln417)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1235 [1/1] (0.00ns) (grouped into LUT with out node add_ln447_9)   --->   "%pad_h_5_mid1 = select i1 %cmp62_4_i_mid1, i5 16, i5 %p_mid133" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1235 'select' 'pad_h_5_mid1' <Predicate = (!icmp_ln417 & and_ln417)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1236 [1/1] (0.00ns) (grouped into LUT with out node add_ln447_9)   --->   "%select_ln419_5 = select i1 %and_ln417, i5 %pad_h_5_mid1, i5 %select_ln417_31" [src/srcnn.cpp:419->src/srcnn.cpp:122]   --->   Operation 1236 'select' 'select_ln419_5' <Predicate = (!icmp_ln417)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 1237 [1/1] (0.00ns) (grouped into LUT with out node add_ln447_9)   --->   "%zext_ln447_9 = zext i5 %select_ln419_5" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1237 'zext' 'zext_ln447_9' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_7 : Operation 1238 [1/1] (0.79ns) (out node of the LUT)   --->   "%add_ln447_9 = add i11 %add_ln447, i11 %zext_ln447_9" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1238 'add' 'add_ln447_9' <Predicate = (!icmp_ln417)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1239 [1/1] (0.00ns)   --->   "%zext_ln447_10 = zext i11 %add_ln447_9" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1239 'zext' 'zext_ln447_10' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_7 : Operation 1240 [1/1] (0.00ns)   --->   "%trunc_ln447_4 = trunc i11 %add_ln447_9" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1240 'trunc' 'trunc_ln447_4' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_7 : Operation 1241 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %trunc_ln447_4, i4 0" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1241 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_7 : Operation 1242 [1/1] (0.83ns)   --->   "%add_ln447_10 = add i14 %p_shl4, i14 %zext_ln447_10" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1242 'add' 'add_ln447_10' <Predicate = (!icmp_ln417)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1243 [1/1] (0.83ns)   --->   "%add_ln447_14 = add i14 %add_ln447_8, i14 %select_ln419_cast5" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1243 'add' 'add_ln447_14' <Predicate = (!icmp_ln417)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1244 [1/1] (0.00ns)   --->   "%zext_ln447_14 = zext i14 %add_ln447_14" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1244 'zext' 'zext_ln447_14' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_7 : Operation 1245 [1/1] (0.00ns)   --->   "%input_tile_addr_13 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln447_14" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1245 'getelementptr' 'input_tile_addr_13' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_7 : Operation 1246 [1/1] (0.83ns)   --->   "%add_ln447_19 = add i14 %add_ln447_8, i14 %zext_ln447_16" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1246 'add' 'add_ln447_19' <Predicate = (!icmp_ln417)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1247 [1/1] (0.00ns)   --->   "%zext_ln447_20 = zext i14 %add_ln447_19" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1247 'zext' 'zext_ln447_20' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_7 : Operation 1248 [1/1] (0.00ns)   --->   "%input_tile_addr_16 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln447_20" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1248 'getelementptr' 'input_tile_addr_16' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_7 : Operation 1249 [1/3] (7.01ns)   --->   "%mul_i = fmul i32 %select_ln417_2, i32 %input_tile_load" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1249 'fmul' 'mul_i' <Predicate = (!icmp_ln417)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1250 [1/1] (0.83ns)   --->   "%add_ln447_24 = add i14 %add_ln447_8, i14 %zext_ln447_22" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1250 'add' 'add_ln447_24' <Predicate = (!icmp_ln417)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1251 [1/1] (0.00ns)   --->   "%zext_ln447_26 = zext i14 %add_ln447_24" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1251 'zext' 'zext_ln447_26' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_7 : Operation 1252 [1/1] (0.00ns)   --->   "%input_tile_addr_17 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln447_26" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1252 'getelementptr' 'input_tile_addr_17' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_7 : Operation 1253 [1/3] (7.01ns)   --->   "%mul_i_257 = fmul i32 %select_ln417_3, i32 %input_tile_load_1" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1253 'fmul' 'mul_i_257' <Predicate = (!icmp_ln417)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1254 [2/3] (7.01ns)   --->   "%mul_5_i = fmul i32 %select_ln417_4, i32 %input_tile_load_2" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1254 'fmul' 'mul_5_i' <Predicate = (!icmp_ln417)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1255 [2/3] (7.01ns)   --->   "%mul_6_i = fmul i32 %select_ln417_5, i32 %input_tile_load_3" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1255 'fmul' 'mul_6_i' <Predicate = (!icmp_ln417)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : [1/1] (0.87ns)   --->   Input mux for Operation 1256 '%mul_7_i = fmul i32 %select_ln417_6, i32 %input_tile_load_4'
ST_7 : Operation 1256 [3/3] (6.13ns)   --->   "%mul_7_i = fmul i32 %select_ln417_6, i32 %input_tile_load_4" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1256 'fmul' 'mul_7_i' <Predicate = (!icmp_ln417)> <Delay = 6.13> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1257 [1/3] (7.01ns)   --->   "%mul_1_i = fmul i32 %select_ln417_7, i32 %input_tile_load_5" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1257 'fmul' 'mul_1_i' <Predicate = (!icmp_ln417)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1258 [2/3] (7.01ns)   --->   "%mul_1_1_i = fmul i32 %select_ln417_8, i32 %input_tile_load_6" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1258 'fmul' 'mul_1_1_i' <Predicate = (!icmp_ln417)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : [1/1] (0.87ns)   --->   Input mux for Operation 1259 '%mul_1_2_i = fmul i32 %select_ln417_9, i32 %input_tile_load_7'
ST_7 : Operation 1259 [3/3] (6.13ns)   --->   "%mul_1_2_i = fmul i32 %select_ln417_9, i32 %input_tile_load_7" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1259 'fmul' 'mul_1_2_i' <Predicate = (!icmp_ln417)> <Delay = 6.13> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : [1/1] (0.87ns)   --->   Input mux for Operation 1260 '%mul_1_3_i = fmul i32 %select_ln417_10, i32 %input_tile_load_8'
ST_7 : Operation 1260 [3/3] (6.13ns)   --->   "%mul_1_3_i = fmul i32 %select_ln417_10, i32 %input_tile_load_8" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1260 'fmul' 'mul_1_3_i' <Predicate = (!icmp_ln417)> <Delay = 6.13> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1261 [1/2] (1.23ns)   --->   "%input_tile_load_12 = load i14 %input_tile_addr_8" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1261 'load' 'input_tile_load_12' <Predicate = (!icmp_ln417)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_7 : Operation 1262 [1/2] (1.23ns)   --->   "%input_tile_load_13 = load i14 %input_tile_addr_14" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1262 'load' 'input_tile_load_13' <Predicate = (!icmp_ln417)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_7 : Operation 1263 [1/2] (1.23ns)   --->   "%input_tile_load_14 = load i14 %input_tile_addr_15" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1263 'load' 'input_tile_load_14' <Predicate = (!icmp_ln417)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_7 : Operation 1264 [2/2] (1.23ns)   --->   "%input_tile_load_15 = load i14 %input_tile_addr_16" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1264 'load' 'input_tile_load_15' <Predicate = (!icmp_ln417)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_7 : Operation 1265 [2/2] (1.23ns)   --->   "%input_tile_load_16 = load i14 %input_tile_addr_17" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1265 'load' 'input_tile_load_16' <Predicate = (!icmp_ln417)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_7 : Operation 1266 [2/2] (1.23ns)   --->   "%input_tile_load_17 = load i14 %input_tile_addr_13" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1266 'load' 'input_tile_load_17' <Predicate = (!icmp_ln417)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 1267 [1/1] (0.78ns)   --->   "%empty_237 = add i6 %p_cast2, i6 5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1267 'add' 'empty_237' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1268 [1/1] (0.00ns)   --->   "%p_cast11 = zext i6 %empty_237" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1268 'zext' 'p_cast11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1269 [1/1] (0.00ns)   --->   "%conv3_weights_local_0_0_0_addr_5 = getelementptr i32 %conv3_weights_local_0_0_0, i64 0, i64 %p_cast11" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1269 'getelementptr' 'conv3_weights_local_0_0_0_addr_5' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_8 : Operation 1270 [1/1] (0.78ns)   --->   "%empty_239 = add i6 %p_cast2, i6 7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1270 'add' 'empty_239' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1271 [1/1] (0.00ns)   --->   "%p_cast13 = zext i6 %empty_239" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1271 'zext' 'p_cast13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1272 [1/1] (0.00ns)   --->   "%conv3_weights_local_0_0_1_addr_5 = getelementptr i32 %conv3_weights_local_0_0_1, i64 0, i64 %p_cast13" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1272 'getelementptr' 'conv3_weights_local_0_0_1_addr_5' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_8 : Operation 1273 [1/1] (0.00ns)   --->   "%conv3_weights_local_0_1_0_addr_5 = getelementptr i32 %conv3_weights_local_0_1_0, i64 0, i64 %p_cast11" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1273 'getelementptr' 'conv3_weights_local_0_1_0_addr_5' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_8 : Operation 1274 [1/1] (0.00ns)   --->   "%conv3_weights_local_0_1_1_addr_3 = getelementptr i32 %conv3_weights_local_0_1_1, i64 0, i64 %p_cast10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1274 'getelementptr' 'conv3_weights_local_0_1_1_addr_3' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_8 : Operation 1275 [1/1] (0.00ns)   --->   "%conv3_weights_local_1_0_0_addr_5 = getelementptr i32 %conv3_weights_local_1_0_0, i64 0, i64 %p_cast11" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1275 'getelementptr' 'conv3_weights_local_1_0_0_addr_5' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_8 : Operation 1276 [1/1] (0.00ns)   --->   "%conv3_weights_local_1_0_1_addr_5 = getelementptr i32 %conv3_weights_local_1_0_1, i64 0, i64 %p_cast13" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1276 'getelementptr' 'conv3_weights_local_1_0_1_addr_5' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_8 : Operation 1277 [1/1] (0.00ns)   --->   "%conv3_weights_local_1_1_0_addr_5 = getelementptr i32 %conv3_weights_local_1_1_0, i64 0, i64 %p_cast11" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1277 'getelementptr' 'conv3_weights_local_1_1_0_addr_5' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_8 : Operation 1278 [1/1] (0.00ns)   --->   "%conv3_weights_local_1_1_1_addr_3 = getelementptr i32 %conv3_weights_local_1_1_1, i64 0, i64 %p_cast10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1278 'getelementptr' 'conv3_weights_local_1_1_1_addr_3' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_8 : Operation 1279 [1/1] (0.00ns)   --->   "%conv3_weights_local_2_0_0_addr_5 = getelementptr i32 %conv3_weights_local_2_0_0, i64 0, i64 %p_cast11" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1279 'getelementptr' 'conv3_weights_local_2_0_0_addr_5' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_8 : Operation 1280 [1/1] (0.00ns)   --->   "%conv3_weights_local_2_0_1_addr_5 = getelementptr i32 %conv3_weights_local_2_0_1, i64 0, i64 %p_cast13" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1280 'getelementptr' 'conv3_weights_local_2_0_1_addr_5' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_8 : Operation 1281 [1/1] (0.00ns)   --->   "%conv3_weights_local_2_1_0_addr_5 = getelementptr i32 %conv3_weights_local_2_1_0, i64 0, i64 %p_cast11" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1281 'getelementptr' 'conv3_weights_local_2_1_0_addr_5' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_8 : Operation 1282 [1/1] (0.00ns)   --->   "%conv3_weights_local_2_1_1_addr_3 = getelementptr i32 %conv3_weights_local_2_1_1, i64 0, i64 %p_cast10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1282 'getelementptr' 'conv3_weights_local_2_1_1_addr_3' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_8 : Operation 1283 [1/1] (0.00ns)   --->   "%conv3_weights_local_3_0_0_addr_5 = getelementptr i32 %conv3_weights_local_3_0_0, i64 0, i64 %p_cast11" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1283 'getelementptr' 'conv3_weights_local_3_0_0_addr_5' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_8 : Operation 1284 [1/1] (0.00ns)   --->   "%conv3_weights_local_3_0_1_addr_5 = getelementptr i32 %conv3_weights_local_3_0_1, i64 0, i64 %p_cast13" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1284 'getelementptr' 'conv3_weights_local_3_0_1_addr_5' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_8 : Operation 1285 [1/1] (0.00ns)   --->   "%conv3_weights_local_3_1_0_addr_5 = getelementptr i32 %conv3_weights_local_3_1_0, i64 0, i64 %p_cast11" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1285 'getelementptr' 'conv3_weights_local_3_1_0_addr_5' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_8 : Operation 1286 [1/1] (0.00ns)   --->   "%conv3_weights_local_3_1_1_addr_3 = getelementptr i32 %conv3_weights_local_3_1_1, i64 0, i64 %p_cast10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1286 'getelementptr' 'conv3_weights_local_3_1_1_addr_3' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_8 : Operation 1287 [1/1] (0.00ns)   --->   "%conv3_weights_local_4_0_0_addr_5 = getelementptr i32 %conv3_weights_local_4_0_0, i64 0, i64 %p_cast11" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1287 'getelementptr' 'conv3_weights_local_4_0_0_addr_5' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_8 : Operation 1288 [1/1] (0.00ns)   --->   "%conv3_weights_local_4_0_1_addr_5 = getelementptr i32 %conv3_weights_local_4_0_1, i64 0, i64 %p_cast13" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1288 'getelementptr' 'conv3_weights_local_4_0_1_addr_5' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_8 : Operation 1289 [1/1] (0.00ns)   --->   "%conv3_weights_local_4_1_0_addr_5 = getelementptr i32 %conv3_weights_local_4_1_0, i64 0, i64 %p_cast11" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1289 'getelementptr' 'conv3_weights_local_4_1_0_addr_5' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_8 : Operation 1290 [1/1] (0.00ns)   --->   "%conv3_weights_local_4_1_1_addr_3 = getelementptr i32 %conv3_weights_local_4_1_1, i64 0, i64 %p_cast10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1290 'getelementptr' 'conv3_weights_local_4_1_1_addr_3' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_8 : Operation 1291 [1/1] (0.00ns)   --->   "%conv3_weights_local_5_0_0_addr_5 = getelementptr i32 %conv3_weights_local_5_0_0, i64 0, i64 %p_cast11" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1291 'getelementptr' 'conv3_weights_local_5_0_0_addr_5' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_8 : Operation 1292 [1/1] (0.00ns)   --->   "%conv3_weights_local_5_0_1_addr_5 = getelementptr i32 %conv3_weights_local_5_0_1, i64 0, i64 %p_cast13" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1292 'getelementptr' 'conv3_weights_local_5_0_1_addr_5' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_8 : Operation 1293 [1/1] (0.00ns)   --->   "%conv3_weights_local_5_1_0_addr_5 = getelementptr i32 %conv3_weights_local_5_1_0, i64 0, i64 %p_cast11" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1293 'getelementptr' 'conv3_weights_local_5_1_0_addr_5' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_8 : Operation 1294 [1/1] (0.00ns)   --->   "%conv3_weights_local_5_1_1_addr_3 = getelementptr i32 %conv3_weights_local_5_1_1, i64 0, i64 %p_cast10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1294 'getelementptr' 'conv3_weights_local_5_1_1_addr_3' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_8 : Operation 1295 [1/1] (0.00ns)   --->   "%conv3_weights_local_6_0_0_addr_5 = getelementptr i32 %conv3_weights_local_6_0_0, i64 0, i64 %p_cast11" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1295 'getelementptr' 'conv3_weights_local_6_0_0_addr_5' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_8 : Operation 1296 [1/1] (0.00ns)   --->   "%conv3_weights_local_6_0_1_addr_5 = getelementptr i32 %conv3_weights_local_6_0_1, i64 0, i64 %p_cast13" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1296 'getelementptr' 'conv3_weights_local_6_0_1_addr_5' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_8 : Operation 1297 [1/1] (0.00ns)   --->   "%conv3_weights_local_6_1_0_addr_5 = getelementptr i32 %conv3_weights_local_6_1_0, i64 0, i64 %p_cast11" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1297 'getelementptr' 'conv3_weights_local_6_1_0_addr_5' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_8 : Operation 1298 [1/1] (0.00ns)   --->   "%conv3_weights_local_6_1_1_addr_3 = getelementptr i32 %conv3_weights_local_6_1_1, i64 0, i64 %p_cast10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1298 'getelementptr' 'conv3_weights_local_6_1_1_addr_3' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_8 : Operation 1299 [1/1] (0.00ns)   --->   "%conv3_weights_local_7_0_0_addr_5 = getelementptr i32 %conv3_weights_local_7_0_0, i64 0, i64 %p_cast11" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1299 'getelementptr' 'conv3_weights_local_7_0_0_addr_5' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_8 : Operation 1300 [1/1] (0.00ns)   --->   "%conv3_weights_local_7_0_1_addr_5 = getelementptr i32 %conv3_weights_local_7_0_1, i64 0, i64 %p_cast13" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1300 'getelementptr' 'conv3_weights_local_7_0_1_addr_5' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_8 : Operation 1301 [1/1] (0.00ns)   --->   "%conv3_weights_local_7_1_0_addr_5 = getelementptr i32 %conv3_weights_local_7_1_0, i64 0, i64 %p_cast11" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1301 'getelementptr' 'conv3_weights_local_7_1_0_addr_5' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_8 : Operation 1302 [1/1] (0.00ns)   --->   "%conv3_weights_local_7_1_1_addr_3 = getelementptr i32 %conv3_weights_local_7_1_1, i64 0, i64 %p_cast10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1302 'getelementptr' 'conv3_weights_local_7_1_1_addr_3' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_8 : Operation 1303 [1/2] (1.23ns)   --->   "%conv3_weights_local_0_0_0_load_4 = load i6 %conv3_weights_local_0_0_0_addr_4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1303 'load' 'conv3_weights_local_0_0_0_load_4' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1304 [1/2] (1.23ns)   --->   "%conv3_weights_local_1_0_0_load_4 = load i6 %conv3_weights_local_1_0_0_addr_4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1304 'load' 'conv3_weights_local_1_0_0_load_4' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1305 [1/2] (1.23ns)   --->   "%conv3_weights_local_2_0_0_load_4 = load i6 %conv3_weights_local_2_0_0_addr_4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1305 'load' 'conv3_weights_local_2_0_0_load_4' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1306 [1/2] (1.23ns)   --->   "%conv3_weights_local_3_0_0_load_4 = load i6 %conv3_weights_local_3_0_0_addr_4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1306 'load' 'conv3_weights_local_3_0_0_load_4' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1307 [1/2] (1.23ns)   --->   "%conv3_weights_local_4_0_0_load_4 = load i6 %conv3_weights_local_4_0_0_addr_4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1307 'load' 'conv3_weights_local_4_0_0_load_4' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1308 [1/2] (1.23ns)   --->   "%conv3_weights_local_5_0_0_load_4 = load i6 %conv3_weights_local_5_0_0_addr_4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1308 'load' 'conv3_weights_local_5_0_0_load_4' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1309 [1/2] (1.23ns)   --->   "%conv3_weights_local_6_0_0_load_4 = load i6 %conv3_weights_local_6_0_0_addr_4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1309 'load' 'conv3_weights_local_6_0_0_load_4' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1310 [1/2] (1.23ns)   --->   "%conv3_weights_local_7_0_0_load_4 = load i6 %conv3_weights_local_7_0_0_addr_4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1310 'load' 'conv3_weights_local_7_0_0_load_4' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 != 6 & trunc_ln417 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1311 [1/1] (0.72ns)   --->   "%tmp_11_i = mux i32 @_ssdm_op_Mux.ap_auto.8float.i3, i32 %conv3_weights_local_0_0_0_load_4, i32 %conv3_weights_local_1_0_0_load_4, i32 %conv3_weights_local_2_0_0_load_4, i32 %conv3_weights_local_3_0_0_load_4, i32 %conv3_weights_local_4_0_0_load_4, i32 %conv3_weights_local_5_0_0_load_4, i32 %conv3_weights_local_6_0_0_load_4, i32 %conv3_weights_local_7_0_0_load_4, i3 %trunc_ln417" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1311 'mux' 'tmp_11_i' <Predicate = (!icmp_ln419)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1312 [2/2] (1.23ns)   --->   "%conv3_weights_local_0_0_0_load_5 = load i6 %conv3_weights_local_0_0_0_addr_5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1312 'load' 'conv3_weights_local_0_0_0_load_5' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1313 [2/2] (1.23ns)   --->   "%conv3_weights_local_1_0_0_load_5 = load i6 %conv3_weights_local_1_0_0_addr_5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1313 'load' 'conv3_weights_local_1_0_0_load_5' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1314 [2/2] (1.23ns)   --->   "%conv3_weights_local_2_0_0_load_5 = load i6 %conv3_weights_local_2_0_0_addr_5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1314 'load' 'conv3_weights_local_2_0_0_load_5' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1315 [2/2] (1.23ns)   --->   "%conv3_weights_local_3_0_0_load_5 = load i6 %conv3_weights_local_3_0_0_addr_5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1315 'load' 'conv3_weights_local_3_0_0_load_5' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1316 [2/2] (1.23ns)   --->   "%conv3_weights_local_4_0_0_load_5 = load i6 %conv3_weights_local_4_0_0_addr_5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1316 'load' 'conv3_weights_local_4_0_0_load_5' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1317 [2/2] (1.23ns)   --->   "%conv3_weights_local_5_0_0_load_5 = load i6 %conv3_weights_local_5_0_0_addr_5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1317 'load' 'conv3_weights_local_5_0_0_load_5' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1318 [2/2] (1.23ns)   --->   "%conv3_weights_local_6_0_0_load_5 = load i6 %conv3_weights_local_6_0_0_addr_5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1318 'load' 'conv3_weights_local_6_0_0_load_5' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1319 [2/2] (1.23ns)   --->   "%conv3_weights_local_7_0_0_load_5 = load i6 %conv3_weights_local_7_0_0_addr_5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1319 'load' 'conv3_weights_local_7_0_0_load_5' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 != 6 & trunc_ln417 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1320 [1/2] (1.23ns)   --->   "%conv3_weights_local_0_1_0_load_4 = load i6 %conv3_weights_local_0_1_0_addr_4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1320 'load' 'conv3_weights_local_0_1_0_load_4' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1321 [1/2] (1.23ns)   --->   "%conv3_weights_local_1_1_0_load_4 = load i6 %conv3_weights_local_1_1_0_addr_4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1321 'load' 'conv3_weights_local_1_1_0_load_4' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1322 [1/2] (1.23ns)   --->   "%conv3_weights_local_2_1_0_load_4 = load i6 %conv3_weights_local_2_1_0_addr_4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1322 'load' 'conv3_weights_local_2_1_0_load_4' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1323 [1/2] (1.23ns)   --->   "%conv3_weights_local_3_1_0_load_4 = load i6 %conv3_weights_local_3_1_0_addr_4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1323 'load' 'conv3_weights_local_3_1_0_load_4' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1324 [1/2] (1.23ns)   --->   "%conv3_weights_local_4_1_0_load_4 = load i6 %conv3_weights_local_4_1_0_addr_4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1324 'load' 'conv3_weights_local_4_1_0_load_4' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1325 [1/2] (1.23ns)   --->   "%conv3_weights_local_5_1_0_load_4 = load i6 %conv3_weights_local_5_1_0_addr_4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1325 'load' 'conv3_weights_local_5_1_0_load_4' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1326 [1/2] (1.23ns)   --->   "%conv3_weights_local_6_1_0_load_4 = load i6 %conv3_weights_local_6_1_0_addr_4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1326 'load' 'conv3_weights_local_6_1_0_load_4' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1327 [1/2] (1.23ns)   --->   "%conv3_weights_local_7_1_0_load_4 = load i6 %conv3_weights_local_7_1_0_addr_4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1327 'load' 'conv3_weights_local_7_1_0_load_4' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 != 6 & trunc_ln417 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1328 [1/1] (0.72ns)   --->   "%tmp_16_i = mux i32 @_ssdm_op_Mux.ap_auto.8float.i3, i32 %conv3_weights_local_0_1_0_load_4, i32 %conv3_weights_local_1_1_0_load_4, i32 %conv3_weights_local_2_1_0_load_4, i32 %conv3_weights_local_3_1_0_load_4, i32 %conv3_weights_local_4_1_0_load_4, i32 %conv3_weights_local_5_1_0_load_4, i32 %conv3_weights_local_6_1_0_load_4, i32 %conv3_weights_local_7_1_0_load_4, i3 %trunc_ln417" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1328 'mux' 'tmp_16_i' <Predicate = (!icmp_ln419)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1329 [2/2] (1.23ns)   --->   "%conv3_weights_local_0_1_1_load_3 = load i6 %conv3_weights_local_0_1_1_addr_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1329 'load' 'conv3_weights_local_0_1_1_load_3' <Predicate = (!icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1330 [2/2] (1.23ns)   --->   "%conv3_weights_local_1_1_1_load_3 = load i6 %conv3_weights_local_1_1_1_addr_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1330 'load' 'conv3_weights_local_1_1_1_load_3' <Predicate = (!icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1331 [2/2] (1.23ns)   --->   "%conv3_weights_local_2_1_1_load_3 = load i6 %conv3_weights_local_2_1_1_addr_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1331 'load' 'conv3_weights_local_2_1_1_load_3' <Predicate = (!icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1332 [2/2] (1.23ns)   --->   "%conv3_weights_local_3_1_1_load_3 = load i6 %conv3_weights_local_3_1_1_addr_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1332 'load' 'conv3_weights_local_3_1_1_load_3' <Predicate = (!icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1333 [2/2] (1.23ns)   --->   "%conv3_weights_local_4_1_1_load_3 = load i6 %conv3_weights_local_4_1_1_addr_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1333 'load' 'conv3_weights_local_4_1_1_load_3' <Predicate = (!icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1334 [2/2] (1.23ns)   --->   "%conv3_weights_local_5_1_1_load_3 = load i6 %conv3_weights_local_5_1_1_addr_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1334 'load' 'conv3_weights_local_5_1_1_load_3' <Predicate = (!icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1335 [2/2] (1.23ns)   --->   "%conv3_weights_local_6_1_1_load_3 = load i6 %conv3_weights_local_6_1_1_addr_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1335 'load' 'conv3_weights_local_6_1_1_load_3' <Predicate = (!icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1336 [2/2] (1.23ns)   --->   "%conv3_weights_local_7_1_1_load_3 = load i6 %conv3_weights_local_7_1_1_addr_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1336 'load' 'conv3_weights_local_7_1_1_load_3' <Predicate = (!icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1337 [2/2] (1.23ns)   --->   "%conv3_weights_local_0_1_0_load_5 = load i6 %conv3_weights_local_0_1_0_addr_5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1337 'load' 'conv3_weights_local_0_1_0_load_5' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1338 [2/2] (1.23ns)   --->   "%conv3_weights_local_1_1_0_load_5 = load i6 %conv3_weights_local_1_1_0_addr_5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1338 'load' 'conv3_weights_local_1_1_0_load_5' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1339 [2/2] (1.23ns)   --->   "%conv3_weights_local_2_1_0_load_5 = load i6 %conv3_weights_local_2_1_0_addr_5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1339 'load' 'conv3_weights_local_2_1_0_load_5' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1340 [2/2] (1.23ns)   --->   "%conv3_weights_local_3_1_0_load_5 = load i6 %conv3_weights_local_3_1_0_addr_5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1340 'load' 'conv3_weights_local_3_1_0_load_5' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1341 [2/2] (1.23ns)   --->   "%conv3_weights_local_4_1_0_load_5 = load i6 %conv3_weights_local_4_1_0_addr_5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1341 'load' 'conv3_weights_local_4_1_0_load_5' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1342 [2/2] (1.23ns)   --->   "%conv3_weights_local_5_1_0_load_5 = load i6 %conv3_weights_local_5_1_0_addr_5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1342 'load' 'conv3_weights_local_5_1_0_load_5' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1343 [2/2] (1.23ns)   --->   "%conv3_weights_local_6_1_0_load_5 = load i6 %conv3_weights_local_6_1_0_addr_5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1343 'load' 'conv3_weights_local_6_1_0_load_5' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1344 [2/2] (1.23ns)   --->   "%conv3_weights_local_7_1_0_load_5 = load i6 %conv3_weights_local_7_1_0_addr_5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1344 'load' 'conv3_weights_local_7_1_0_load_5' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 != 6 & trunc_ln417 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1345 [1/2] (1.23ns)   --->   "%conv3_weights_local_0_0_1_load_4 = load i6 %conv3_weights_local_0_0_1_addr_4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1345 'load' 'conv3_weights_local_0_0_1_load_4' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1346 [1/2] (1.23ns)   --->   "%conv3_weights_local_1_0_1_load_4 = load i6 %conv3_weights_local_1_0_1_addr_4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1346 'load' 'conv3_weights_local_1_0_1_load_4' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1347 [1/2] (1.23ns)   --->   "%conv3_weights_local_2_0_1_load_4 = load i6 %conv3_weights_local_2_0_1_addr_4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1347 'load' 'conv3_weights_local_2_0_1_load_4' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1348 [1/2] (1.23ns)   --->   "%conv3_weights_local_3_0_1_load_4 = load i6 %conv3_weights_local_3_0_1_addr_4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1348 'load' 'conv3_weights_local_3_0_1_load_4' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1349 [1/2] (1.23ns)   --->   "%conv3_weights_local_4_0_1_load_4 = load i6 %conv3_weights_local_4_0_1_addr_4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1349 'load' 'conv3_weights_local_4_0_1_load_4' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1350 [1/2] (1.23ns)   --->   "%conv3_weights_local_5_0_1_load_4 = load i6 %conv3_weights_local_5_0_1_addr_4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1350 'load' 'conv3_weights_local_5_0_1_load_4' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1351 [1/2] (1.23ns)   --->   "%conv3_weights_local_6_0_1_load_4 = load i6 %conv3_weights_local_6_0_1_addr_4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1351 'load' 'conv3_weights_local_6_0_1_load_4' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1352 [1/2] (1.23ns)   --->   "%conv3_weights_local_7_0_1_load_4 = load i6 %conv3_weights_local_7_0_1_addr_4" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1352 'load' 'conv3_weights_local_7_0_1_load_4' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 != 6 & trunc_ln417 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1353 [1/1] (0.72ns)   --->   "%tmp_20_i = mux i32 @_ssdm_op_Mux.ap_auto.8float.i3, i32 %conv3_weights_local_0_0_1_load_4, i32 %conv3_weights_local_1_0_1_load_4, i32 %conv3_weights_local_2_0_1_load_4, i32 %conv3_weights_local_3_0_1_load_4, i32 %conv3_weights_local_4_0_1_load_4, i32 %conv3_weights_local_5_0_1_load_4, i32 %conv3_weights_local_6_0_1_load_4, i32 %conv3_weights_local_7_0_1_load_4, i3 %trunc_ln417" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1353 'mux' 'tmp_20_i' <Predicate = (!icmp_ln419)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1354 [2/2] (1.23ns)   --->   "%conv3_weights_local_0_0_1_load_5 = load i6 %conv3_weights_local_0_0_1_addr_5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1354 'load' 'conv3_weights_local_0_0_1_load_5' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1355 [2/2] (1.23ns)   --->   "%conv3_weights_local_1_0_1_load_5 = load i6 %conv3_weights_local_1_0_1_addr_5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1355 'load' 'conv3_weights_local_1_0_1_load_5' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1356 [2/2] (1.23ns)   --->   "%conv3_weights_local_2_0_1_load_5 = load i6 %conv3_weights_local_2_0_1_addr_5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1356 'load' 'conv3_weights_local_2_0_1_load_5' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1357 [2/2] (1.23ns)   --->   "%conv3_weights_local_3_0_1_load_5 = load i6 %conv3_weights_local_3_0_1_addr_5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1357 'load' 'conv3_weights_local_3_0_1_load_5' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1358 [2/2] (1.23ns)   --->   "%conv3_weights_local_4_0_1_load_5 = load i6 %conv3_weights_local_4_0_1_addr_5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1358 'load' 'conv3_weights_local_4_0_1_load_5' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1359 [2/2] (1.23ns)   --->   "%conv3_weights_local_5_0_1_load_5 = load i6 %conv3_weights_local_5_0_1_addr_5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1359 'load' 'conv3_weights_local_5_0_1_load_5' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1360 [2/2] (1.23ns)   --->   "%conv3_weights_local_6_0_1_load_5 = load i6 %conv3_weights_local_6_0_1_addr_5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1360 'load' 'conv3_weights_local_6_0_1_load_5' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1361 [2/2] (1.23ns)   --->   "%conv3_weights_local_7_0_1_load_5 = load i6 %conv3_weights_local_7_0_1_addr_5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1361 'load' 'conv3_weights_local_7_0_1_load_5' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 != 6 & trunc_ln417 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1362 [1/1] (0.78ns)   --->   "%empty_249 = add i6 %p_cast3, i6 5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1362 'add' 'empty_249' <Predicate = (!icmp_ln417)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1363 [1/1] (0.00ns)   --->   "%p_cast20 = zext i6 %empty_249" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1363 'zext' 'p_cast20' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_8 : Operation 1364 [1/1] (0.00ns)   --->   "%conv3_weights_local_0_0_0_addr_14 = getelementptr i32 %conv3_weights_local_0_0_0, i64 0, i64 %p_cast20" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1364 'getelementptr' 'conv3_weights_local_0_0_0_addr_14' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_8 : Operation 1365 [1/1] (0.78ns)   --->   "%empty_251 = add i6 %p_cast3, i6 7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1365 'add' 'empty_251' <Predicate = (!icmp_ln417)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1366 [1/1] (0.00ns)   --->   "%p_cast22 = zext i6 %empty_251" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1366 'zext' 'p_cast22' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_8 : Operation 1367 [1/1] (0.00ns)   --->   "%conv3_weights_local_0_0_1_addr_11 = getelementptr i32 %conv3_weights_local_0_0_1, i64 0, i64 %p_cast22" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1367 'getelementptr' 'conv3_weights_local_0_0_1_addr_11' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_8 : Operation 1368 [1/1] (0.00ns)   --->   "%conv3_weights_local_0_1_0_addr_11 = getelementptr i32 %conv3_weights_local_0_1_0, i64 0, i64 %p_cast20" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1368 'getelementptr' 'conv3_weights_local_0_1_0_addr_11' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_8 : Operation 1369 [1/1] (0.00ns)   --->   "%conv3_weights_local_1_0_0_addr_14 = getelementptr i32 %conv3_weights_local_1_0_0, i64 0, i64 %p_cast20" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1369 'getelementptr' 'conv3_weights_local_1_0_0_addr_14' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_8 : Operation 1370 [1/1] (0.00ns)   --->   "%conv3_weights_local_1_0_1_addr_11 = getelementptr i32 %conv3_weights_local_1_0_1, i64 0, i64 %p_cast22" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1370 'getelementptr' 'conv3_weights_local_1_0_1_addr_11' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_8 : Operation 1371 [1/1] (0.00ns)   --->   "%conv3_weights_local_1_1_0_addr_11 = getelementptr i32 %conv3_weights_local_1_1_0, i64 0, i64 %p_cast20" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1371 'getelementptr' 'conv3_weights_local_1_1_0_addr_11' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_8 : Operation 1372 [1/1] (0.00ns)   --->   "%conv3_weights_local_2_0_0_addr_14 = getelementptr i32 %conv3_weights_local_2_0_0, i64 0, i64 %p_cast20" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1372 'getelementptr' 'conv3_weights_local_2_0_0_addr_14' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_8 : Operation 1373 [1/1] (0.00ns)   --->   "%conv3_weights_local_2_0_1_addr_11 = getelementptr i32 %conv3_weights_local_2_0_1, i64 0, i64 %p_cast22" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1373 'getelementptr' 'conv3_weights_local_2_0_1_addr_11' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_8 : Operation 1374 [1/1] (0.00ns)   --->   "%conv3_weights_local_2_1_0_addr_11 = getelementptr i32 %conv3_weights_local_2_1_0, i64 0, i64 %p_cast20" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1374 'getelementptr' 'conv3_weights_local_2_1_0_addr_11' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_8 : Operation 1375 [1/1] (0.00ns)   --->   "%conv3_weights_local_3_0_0_addr_14 = getelementptr i32 %conv3_weights_local_3_0_0, i64 0, i64 %p_cast20" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1375 'getelementptr' 'conv3_weights_local_3_0_0_addr_14' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_8 : Operation 1376 [1/1] (0.00ns)   --->   "%conv3_weights_local_3_0_1_addr_11 = getelementptr i32 %conv3_weights_local_3_0_1, i64 0, i64 %p_cast22" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1376 'getelementptr' 'conv3_weights_local_3_0_1_addr_11' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_8 : Operation 1377 [1/1] (0.00ns)   --->   "%conv3_weights_local_3_1_0_addr_11 = getelementptr i32 %conv3_weights_local_3_1_0, i64 0, i64 %p_cast20" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1377 'getelementptr' 'conv3_weights_local_3_1_0_addr_11' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_8 : Operation 1378 [1/1] (0.00ns)   --->   "%conv3_weights_local_4_0_0_addr_14 = getelementptr i32 %conv3_weights_local_4_0_0, i64 0, i64 %p_cast20" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1378 'getelementptr' 'conv3_weights_local_4_0_0_addr_14' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_8 : Operation 1379 [1/1] (0.00ns)   --->   "%conv3_weights_local_4_0_1_addr_11 = getelementptr i32 %conv3_weights_local_4_0_1, i64 0, i64 %p_cast22" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1379 'getelementptr' 'conv3_weights_local_4_0_1_addr_11' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_8 : Operation 1380 [1/1] (0.00ns)   --->   "%conv3_weights_local_4_1_0_addr_11 = getelementptr i32 %conv3_weights_local_4_1_0, i64 0, i64 %p_cast20" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1380 'getelementptr' 'conv3_weights_local_4_1_0_addr_11' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_8 : Operation 1381 [1/1] (0.00ns)   --->   "%conv3_weights_local_5_0_0_addr_14 = getelementptr i32 %conv3_weights_local_5_0_0, i64 0, i64 %p_cast20" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1381 'getelementptr' 'conv3_weights_local_5_0_0_addr_14' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_8 : Operation 1382 [1/1] (0.00ns)   --->   "%conv3_weights_local_5_0_1_addr_11 = getelementptr i32 %conv3_weights_local_5_0_1, i64 0, i64 %p_cast22" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1382 'getelementptr' 'conv3_weights_local_5_0_1_addr_11' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_8 : Operation 1383 [1/1] (0.00ns)   --->   "%conv3_weights_local_5_1_0_addr_11 = getelementptr i32 %conv3_weights_local_5_1_0, i64 0, i64 %p_cast20" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1383 'getelementptr' 'conv3_weights_local_5_1_0_addr_11' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_8 : Operation 1384 [1/1] (0.00ns)   --->   "%conv3_weights_local_6_0_0_addr_14 = getelementptr i32 %conv3_weights_local_6_0_0, i64 0, i64 %p_cast20" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1384 'getelementptr' 'conv3_weights_local_6_0_0_addr_14' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_8 : Operation 1385 [1/1] (0.00ns)   --->   "%conv3_weights_local_6_0_1_addr_11 = getelementptr i32 %conv3_weights_local_6_0_1, i64 0, i64 %p_cast22" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1385 'getelementptr' 'conv3_weights_local_6_0_1_addr_11' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_8 : Operation 1386 [1/1] (0.00ns)   --->   "%conv3_weights_local_6_1_0_addr_11 = getelementptr i32 %conv3_weights_local_6_1_0, i64 0, i64 %p_cast20" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1386 'getelementptr' 'conv3_weights_local_6_1_0_addr_11' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_8 : Operation 1387 [1/1] (0.00ns)   --->   "%conv3_weights_local_7_0_0_addr_14 = getelementptr i32 %conv3_weights_local_7_0_0, i64 0, i64 %p_cast20" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1387 'getelementptr' 'conv3_weights_local_7_0_0_addr_14' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_8 : Operation 1388 [1/1] (0.00ns)   --->   "%conv3_weights_local_7_0_1_addr_11 = getelementptr i32 %conv3_weights_local_7_0_1, i64 0, i64 %p_cast22" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1388 'getelementptr' 'conv3_weights_local_7_0_1_addr_11' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_8 : Operation 1389 [1/1] (0.00ns)   --->   "%conv3_weights_local_7_1_0_addr_11 = getelementptr i32 %conv3_weights_local_7_1_0, i64 0, i64 %p_cast20" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1389 'getelementptr' 'conv3_weights_local_7_1_0_addr_11' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_8 : Operation 1390 [1/2] (1.23ns)   --->   "%conv3_weights_local_0_0_0_load_13 = load i6 %conv3_weights_local_0_0_0_addr_13" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1390 'load' 'conv3_weights_local_0_0_0_load_13' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1391 [1/2] (1.23ns)   --->   "%conv3_weights_local_1_0_0_load_13 = load i6 %conv3_weights_local_1_0_0_addr_13" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1391 'load' 'conv3_weights_local_1_0_0_load_13' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1392 [1/2] (1.23ns)   --->   "%conv3_weights_local_2_0_0_load_13 = load i6 %conv3_weights_local_2_0_0_addr_13" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1392 'load' 'conv3_weights_local_2_0_0_load_13' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1393 [1/2] (1.23ns)   --->   "%conv3_weights_local_3_0_0_load_13 = load i6 %conv3_weights_local_3_0_0_addr_13" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1393 'load' 'conv3_weights_local_3_0_0_load_13' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1394 [1/2] (1.23ns)   --->   "%conv3_weights_local_4_0_0_load_13 = load i6 %conv3_weights_local_4_0_0_addr_13" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1394 'load' 'conv3_weights_local_4_0_0_load_13' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1395 [1/2] (1.23ns)   --->   "%conv3_weights_local_5_0_0_load_13 = load i6 %conv3_weights_local_5_0_0_addr_13" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1395 'load' 'conv3_weights_local_5_0_0_load_13' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1396 [1/2] (1.23ns)   --->   "%conv3_weights_local_6_0_0_load_13 = load i6 %conv3_weights_local_6_0_0_addr_13" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1396 'load' 'conv3_weights_local_6_0_0_load_13' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1397 [1/2] (1.23ns)   --->   "%conv3_weights_local_7_0_0_load_13 = load i6 %conv3_weights_local_7_0_0_addr_13" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1397 'load' 'conv3_weights_local_7_0_0_load_13' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 != 6 & trunc_ln417_1 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1398 [1/1] (0.72ns)   --->   "%tmp_11_i_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.8float.i3, i32 %conv3_weights_local_0_0_0_load_13, i32 %conv3_weights_local_1_0_0_load_13, i32 %conv3_weights_local_2_0_0_load_13, i32 %conv3_weights_local_3_0_0_load_13, i32 %conv3_weights_local_4_0_0_load_13, i32 %conv3_weights_local_5_0_0_load_13, i32 %conv3_weights_local_6_0_0_load_13, i32 %conv3_weights_local_7_0_0_load_13, i3 %trunc_ln417_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1398 'mux' 'tmp_11_i_mid1' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1399 [1/1] (0.44ns)   --->   "%select_ln417_14 = select i1 %icmp_ln419, i32 %tmp_11_i_mid1, i32 %tmp_11_i" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1399 'select' 'select_ln417_14' <Predicate = (!icmp_ln417)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1400 [2/2] (1.23ns)   --->   "%conv3_weights_local_0_0_0_load_14 = load i6 %conv3_weights_local_0_0_0_addr_14" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1400 'load' 'conv3_weights_local_0_0_0_load_14' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1401 [2/2] (1.23ns)   --->   "%conv3_weights_local_1_0_0_load_14 = load i6 %conv3_weights_local_1_0_0_addr_14" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1401 'load' 'conv3_weights_local_1_0_0_load_14' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1402 [2/2] (1.23ns)   --->   "%conv3_weights_local_2_0_0_load_14 = load i6 %conv3_weights_local_2_0_0_addr_14" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1402 'load' 'conv3_weights_local_2_0_0_load_14' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1403 [2/2] (1.23ns)   --->   "%conv3_weights_local_3_0_0_load_14 = load i6 %conv3_weights_local_3_0_0_addr_14" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1403 'load' 'conv3_weights_local_3_0_0_load_14' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1404 [2/2] (1.23ns)   --->   "%conv3_weights_local_4_0_0_load_14 = load i6 %conv3_weights_local_4_0_0_addr_14" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1404 'load' 'conv3_weights_local_4_0_0_load_14' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1405 [2/2] (1.23ns)   --->   "%conv3_weights_local_5_0_0_load_14 = load i6 %conv3_weights_local_5_0_0_addr_14" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1405 'load' 'conv3_weights_local_5_0_0_load_14' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1406 [2/2] (1.23ns)   --->   "%conv3_weights_local_6_0_0_load_14 = load i6 %conv3_weights_local_6_0_0_addr_14" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1406 'load' 'conv3_weights_local_6_0_0_load_14' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1407 [2/2] (1.23ns)   --->   "%conv3_weights_local_7_0_0_load_14 = load i6 %conv3_weights_local_7_0_0_addr_14" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1407 'load' 'conv3_weights_local_7_0_0_load_14' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 != 6 & trunc_ln417_1 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1408 [1/2] (1.23ns)   --->   "%conv3_weights_local_0_1_1_load_6 = load i6 %conv3_weights_local_0_1_1_addr_6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1408 'load' 'conv3_weights_local_0_1_1_load_6' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1409 [1/2] (1.23ns)   --->   "%conv3_weights_local_1_1_1_load_6 = load i6 %conv3_weights_local_1_1_1_addr_6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1409 'load' 'conv3_weights_local_1_1_1_load_6' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1410 [1/2] (1.23ns)   --->   "%conv3_weights_local_2_1_1_load_6 = load i6 %conv3_weights_local_2_1_1_addr_6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1410 'load' 'conv3_weights_local_2_1_1_load_6' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1411 [1/2] (1.23ns)   --->   "%conv3_weights_local_3_1_1_load_6 = load i6 %conv3_weights_local_3_1_1_addr_6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1411 'load' 'conv3_weights_local_3_1_1_load_6' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1412 [1/2] (1.23ns)   --->   "%conv3_weights_local_4_1_1_load_6 = load i6 %conv3_weights_local_4_1_1_addr_6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1412 'load' 'conv3_weights_local_4_1_1_load_6' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1413 [1/2] (1.23ns)   --->   "%conv3_weights_local_5_1_1_load_6 = load i6 %conv3_weights_local_5_1_1_addr_6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1413 'load' 'conv3_weights_local_5_1_1_load_6' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1414 [1/2] (1.23ns)   --->   "%conv3_weights_local_6_1_1_load_6 = load i6 %conv3_weights_local_6_1_1_addr_6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1414 'load' 'conv3_weights_local_6_1_1_load_6' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1415 [1/2] (1.23ns)   --->   "%conv3_weights_local_7_1_1_load_6 = load i6 %conv3_weights_local_7_1_1_addr_6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1415 'load' 'conv3_weights_local_7_1_1_load_6' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1416 [1/1] (0.72ns)   --->   "%tmp_15_i_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.8float.i3, i32 %conv3_weights_local_0_1_1_load_6, i32 %conv3_weights_local_1_1_1_load_6, i32 %conv3_weights_local_2_1_1_load_6, i32 %conv3_weights_local_3_1_1_load_6, i32 %conv3_weights_local_4_1_1_load_6, i32 %conv3_weights_local_5_1_1_load_6, i32 %conv3_weights_local_6_1_1_load_6, i32 %conv3_weights_local_7_1_1_load_6, i3 %trunc_ln417_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1416 'mux' 'tmp_15_i_mid1' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1417 [1/1] (0.44ns)   --->   "%select_ln417_18 = select i1 %icmp_ln419, i32 %tmp_15_i_mid1, i32 %tmp_15_i" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1417 'select' 'select_ln417_18' <Predicate = (!icmp_ln417)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1418 [1/2] (1.23ns)   --->   "%conv3_weights_local_0_1_0_load_10 = load i6 %conv3_weights_local_0_1_0_addr_10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1418 'load' 'conv3_weights_local_0_1_0_load_10' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1419 [1/2] (1.23ns)   --->   "%conv3_weights_local_1_1_0_load_10 = load i6 %conv3_weights_local_1_1_0_addr_10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1419 'load' 'conv3_weights_local_1_1_0_load_10' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1420 [1/2] (1.23ns)   --->   "%conv3_weights_local_2_1_0_load_10 = load i6 %conv3_weights_local_2_1_0_addr_10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1420 'load' 'conv3_weights_local_2_1_0_load_10' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1421 [1/2] (1.23ns)   --->   "%conv3_weights_local_3_1_0_load_10 = load i6 %conv3_weights_local_3_1_0_addr_10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1421 'load' 'conv3_weights_local_3_1_0_load_10' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1422 [1/2] (1.23ns)   --->   "%conv3_weights_local_4_1_0_load_10 = load i6 %conv3_weights_local_4_1_0_addr_10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1422 'load' 'conv3_weights_local_4_1_0_load_10' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1423 [1/2] (1.23ns)   --->   "%conv3_weights_local_5_1_0_load_10 = load i6 %conv3_weights_local_5_1_0_addr_10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1423 'load' 'conv3_weights_local_5_1_0_load_10' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1424 [1/2] (1.23ns)   --->   "%conv3_weights_local_6_1_0_load_10 = load i6 %conv3_weights_local_6_1_0_addr_10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1424 'load' 'conv3_weights_local_6_1_0_load_10' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1425 [1/2] (1.23ns)   --->   "%conv3_weights_local_7_1_0_load_10 = load i6 %conv3_weights_local_7_1_0_addr_10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1425 'load' 'conv3_weights_local_7_1_0_load_10' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 != 6 & trunc_ln417_1 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1426 [1/1] (0.72ns)   --->   "%tmp_16_i_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.8float.i3, i32 %conv3_weights_local_0_1_0_load_10, i32 %conv3_weights_local_1_1_0_load_10, i32 %conv3_weights_local_2_1_0_load_10, i32 %conv3_weights_local_3_1_0_load_10, i32 %conv3_weights_local_4_1_0_load_10, i32 %conv3_weights_local_5_1_0_load_10, i32 %conv3_weights_local_6_1_0_load_10, i32 %conv3_weights_local_7_1_0_load_10, i3 %trunc_ln417_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1426 'mux' 'tmp_16_i_mid1' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1427 [1/1] (0.44ns)   --->   "%select_ln417_19 = select i1 %icmp_ln419, i32 %tmp_16_i_mid1, i32 %tmp_16_i" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1427 'select' 'select_ln417_19' <Predicate = (!icmp_ln417)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1428 [2/2] (1.23ns)   --->   "%conv3_weights_local_0_1_0_load_11 = load i6 %conv3_weights_local_0_1_0_addr_11" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1428 'load' 'conv3_weights_local_0_1_0_load_11' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1429 [2/2] (1.23ns)   --->   "%conv3_weights_local_1_1_0_load_11 = load i6 %conv3_weights_local_1_1_0_addr_11" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1429 'load' 'conv3_weights_local_1_1_0_load_11' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1430 [2/2] (1.23ns)   --->   "%conv3_weights_local_2_1_0_load_11 = load i6 %conv3_weights_local_2_1_0_addr_11" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1430 'load' 'conv3_weights_local_2_1_0_load_11' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1431 [2/2] (1.23ns)   --->   "%conv3_weights_local_3_1_0_load_11 = load i6 %conv3_weights_local_3_1_0_addr_11" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1431 'load' 'conv3_weights_local_3_1_0_load_11' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1432 [2/2] (1.23ns)   --->   "%conv3_weights_local_4_1_0_load_11 = load i6 %conv3_weights_local_4_1_0_addr_11" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1432 'load' 'conv3_weights_local_4_1_0_load_11' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1433 [2/2] (1.23ns)   --->   "%conv3_weights_local_5_1_0_load_11 = load i6 %conv3_weights_local_5_1_0_addr_11" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1433 'load' 'conv3_weights_local_5_1_0_load_11' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1434 [2/2] (1.23ns)   --->   "%conv3_weights_local_6_1_0_load_11 = load i6 %conv3_weights_local_6_1_0_addr_11" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1434 'load' 'conv3_weights_local_6_1_0_load_11' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1435 [2/2] (1.23ns)   --->   "%conv3_weights_local_7_1_0_load_11 = load i6 %conv3_weights_local_7_1_0_addr_11" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1435 'load' 'conv3_weights_local_7_1_0_load_11' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 != 6 & trunc_ln417_1 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1436 [1/2] (1.23ns)   --->   "%conv3_weights_local_0_0_1_load_10 = load i6 %conv3_weights_local_0_0_1_addr_10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1436 'load' 'conv3_weights_local_0_0_1_load_10' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1437 [1/2] (1.23ns)   --->   "%conv3_weights_local_1_0_1_load_10 = load i6 %conv3_weights_local_1_0_1_addr_10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1437 'load' 'conv3_weights_local_1_0_1_load_10' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1438 [1/2] (1.23ns)   --->   "%conv3_weights_local_2_0_1_load_10 = load i6 %conv3_weights_local_2_0_1_addr_10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1438 'load' 'conv3_weights_local_2_0_1_load_10' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1439 [1/2] (1.23ns)   --->   "%conv3_weights_local_3_0_1_load_10 = load i6 %conv3_weights_local_3_0_1_addr_10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1439 'load' 'conv3_weights_local_3_0_1_load_10' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1440 [1/2] (1.23ns)   --->   "%conv3_weights_local_4_0_1_load_10 = load i6 %conv3_weights_local_4_0_1_addr_10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1440 'load' 'conv3_weights_local_4_0_1_load_10' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1441 [1/2] (1.23ns)   --->   "%conv3_weights_local_5_0_1_load_10 = load i6 %conv3_weights_local_5_0_1_addr_10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1441 'load' 'conv3_weights_local_5_0_1_load_10' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1442 [1/2] (1.23ns)   --->   "%conv3_weights_local_6_0_1_load_10 = load i6 %conv3_weights_local_6_0_1_addr_10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1442 'load' 'conv3_weights_local_6_0_1_load_10' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1443 [1/2] (1.23ns)   --->   "%conv3_weights_local_7_0_1_load_10 = load i6 %conv3_weights_local_7_0_1_addr_10" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1443 'load' 'conv3_weights_local_7_0_1_load_10' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 != 6 & trunc_ln417_1 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1444 [1/1] (0.72ns)   --->   "%tmp_20_i_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.8float.i3, i32 %conv3_weights_local_0_0_1_load_10, i32 %conv3_weights_local_1_0_1_load_10, i32 %conv3_weights_local_2_0_1_load_10, i32 %conv3_weights_local_3_0_1_load_10, i32 %conv3_weights_local_4_0_1_load_10, i32 %conv3_weights_local_5_0_1_load_10, i32 %conv3_weights_local_6_0_1_load_10, i32 %conv3_weights_local_7_0_1_load_10, i3 %trunc_ln417_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1444 'mux' 'tmp_20_i_mid1' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1445 [1/1] (0.44ns)   --->   "%select_ln417_23 = select i1 %icmp_ln419, i32 %tmp_20_i_mid1, i32 %tmp_20_i" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1445 'select' 'select_ln417_23' <Predicate = (!icmp_ln417)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1446 [2/2] (1.23ns)   --->   "%conv3_weights_local_0_0_1_load_11 = load i6 %conv3_weights_local_0_0_1_addr_11" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1446 'load' 'conv3_weights_local_0_0_1_load_11' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1447 [2/2] (1.23ns)   --->   "%conv3_weights_local_1_0_1_load_11 = load i6 %conv3_weights_local_1_0_1_addr_11" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1447 'load' 'conv3_weights_local_1_0_1_load_11' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1448 [2/2] (1.23ns)   --->   "%conv3_weights_local_2_0_1_load_11 = load i6 %conv3_weights_local_2_0_1_addr_11" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1448 'load' 'conv3_weights_local_2_0_1_load_11' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1449 [2/2] (1.23ns)   --->   "%conv3_weights_local_3_0_1_load_11 = load i6 %conv3_weights_local_3_0_1_addr_11" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1449 'load' 'conv3_weights_local_3_0_1_load_11' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1450 [2/2] (1.23ns)   --->   "%conv3_weights_local_4_0_1_load_11 = load i6 %conv3_weights_local_4_0_1_addr_11" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1450 'load' 'conv3_weights_local_4_0_1_load_11' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1451 [2/2] (1.23ns)   --->   "%conv3_weights_local_5_0_1_load_11 = load i6 %conv3_weights_local_5_0_1_addr_11" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1451 'load' 'conv3_weights_local_5_0_1_load_11' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1452 [2/2] (1.23ns)   --->   "%conv3_weights_local_6_0_1_load_11 = load i6 %conv3_weights_local_6_0_1_addr_11" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1452 'load' 'conv3_weights_local_6_0_1_load_11' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1453 [2/2] (1.23ns)   --->   "%conv3_weights_local_7_0_1_load_11 = load i6 %conv3_weights_local_7_0_1_addr_11" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1453 'load' 'conv3_weights_local_7_0_1_load_11' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 != 6 & trunc_ln417_1 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 1454 [1/1] (0.83ns)   --->   "%add_ln447_15 = add i14 %add_ln447_10, i14 %select_ln419_cast5" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1454 'add' 'add_ln447_15' <Predicate = (!icmp_ln417)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1455 [1/1] (0.83ns)   --->   "%add_ln447_20 = add i14 %add_ln447_10, i14 %zext_ln447_16" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1455 'add' 'add_ln447_20' <Predicate = (!icmp_ln417)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1456 [1/1] (0.00ns)   --->   "%zext_ln447_21 = zext i14 %add_ln447_20" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1456 'zext' 'zext_ln447_21' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_8 : Operation 1457 [1/1] (0.00ns)   --->   "%input_tile_addr_21 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln447_21" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1457 'getelementptr' 'input_tile_addr_21' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_8 : [1/1] (0.87ns)   --->   Input mux for Operation 1458 '%add_i = fadd i32 %layer3_output_tile_0_load, i32 %mul_i'
ST_8 : Operation 1458 [4/4] (5.55ns)   --->   "%add_i = fadd i32 %layer3_output_tile_0_load, i32 %mul_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1458 'fadd' 'add_i' <Predicate = (!icmp_ln417)> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1459 [1/1] (0.83ns)   --->   "%add_ln447_25 = add i14 %add_ln447_10, i14 %zext_ln447_22" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1459 'add' 'add_ln447_25' <Predicate = (!icmp_ln417)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1460 [1/3] (7.01ns)   --->   "%mul_5_i = fmul i32 %select_ln417_4, i32 %input_tile_load_2" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1460 'fmul' 'mul_5_i' <Predicate = (!icmp_ln417)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1461 [1/1] (0.83ns)   --->   "%add_ln447_29 = add i14 %add_ln447_8, i14 %zext_ln447_28" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1461 'add' 'add_ln447_29' <Predicate = (!icmp_ln417)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1462 [1/1] (0.00ns)   --->   "%zext_ln447_32 = zext i14 %add_ln447_29" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1462 'zext' 'zext_ln447_32' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_8 : Operation 1463 [1/1] (0.00ns)   --->   "%input_tile_addr_19 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln447_32" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1463 'getelementptr' 'input_tile_addr_19' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_8 : Operation 1464 [1/1] (0.83ns)   --->   "%add_ln447_30 = add i14 %add_ln447_10, i14 %zext_ln447_28" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1464 'add' 'add_ln447_30' <Predicate = (!icmp_ln417)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1465 [1/3] (7.01ns)   --->   "%mul_6_i = fmul i32 %select_ln417_5, i32 %input_tile_load_3" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1465 'fmul' 'mul_6_i' <Predicate = (!icmp_ln417)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1466 [1/1] (0.83ns)   --->   "%add_ln447_34 = add i14 %add_ln447_8, i14 %zext_ln447_34" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1466 'add' 'add_ln447_34' <Predicate = (!icmp_ln417)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1467 [1/1] (0.00ns)   --->   "%zext_ln447_38 = zext i14 %add_ln447_34" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1467 'zext' 'zext_ln447_38' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_8 : Operation 1468 [1/1] (0.00ns)   --->   "%input_tile_addr_20 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln447_38" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1468 'getelementptr' 'input_tile_addr_20' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_8 : Operation 1469 [1/1] (0.83ns)   --->   "%add_ln447_35 = add i14 %add_ln447_10, i14 %zext_ln447_34" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1469 'add' 'add_ln447_35' <Predicate = (!icmp_ln417)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1470 [2/3] (7.01ns)   --->   "%mul_7_i = fmul i32 %select_ln417_6, i32 %input_tile_load_4" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1470 'fmul' 'mul_7_i' <Predicate = (!icmp_ln417)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1471 [1/3] (7.01ns)   --->   "%mul_1_1_i = fmul i32 %select_ln417_8, i32 %input_tile_load_6" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1471 'fmul' 'mul_1_1_i' <Predicate = (!icmp_ln417)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1472 [2/3] (7.01ns)   --->   "%mul_1_2_i = fmul i32 %select_ln417_9, i32 %input_tile_load_7" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1472 'fmul' 'mul_1_2_i' <Predicate = (!icmp_ln417)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1473 [2/3] (7.01ns)   --->   "%mul_1_3_i = fmul i32 %select_ln417_10, i32 %input_tile_load_8" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1473 'fmul' 'mul_1_3_i' <Predicate = (!icmp_ln417)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : [1/1] (0.87ns)   --->   Input mux for Operation 1474 '%mul_1_4_i = fmul i32 %select_ln417_11, i32 %input_tile_load_9'
ST_8 : Operation 1474 [3/3] (6.13ns)   --->   "%mul_1_4_i = fmul i32 %select_ln417_11, i32 %input_tile_load_9" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1474 'fmul' 'mul_1_4_i' <Predicate = (!icmp_ln417)> <Delay = 6.13> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : [1/1] (0.87ns)   --->   Input mux for Operation 1475 '%mul_2_i = fmul i32 %select_ln417_12, i32 %input_tile_load_10'
ST_8 : Operation 1475 [3/3] (6.13ns)   --->   "%mul_2_i = fmul i32 %select_ln417_12, i32 %input_tile_load_10" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1475 'fmul' 'mul_2_i' <Predicate = (!icmp_ln417)> <Delay = 6.13> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : [1/1] (0.87ns)   --->   Input mux for Operation 1476 '%mul_2_1_i = fmul i32 %select_ln417_13, i32 %input_tile_load_11'
ST_8 : Operation 1476 [3/3] (6.13ns)   --->   "%mul_2_1_i = fmul i32 %select_ln417_13, i32 %input_tile_load_11" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1476 'fmul' 'mul_2_1_i' <Predicate = (!icmp_ln417)> <Delay = 6.13> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1477 [1/2] (1.23ns)   --->   "%input_tile_load_15 = load i14 %input_tile_addr_16" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1477 'load' 'input_tile_load_15' <Predicate = (!icmp_ln417)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_8 : Operation 1478 [1/2] (1.23ns)   --->   "%input_tile_load_16 = load i14 %input_tile_addr_17" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1478 'load' 'input_tile_load_16' <Predicate = (!icmp_ln417)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_8 : Operation 1479 [1/2] (1.23ns)   --->   "%input_tile_load_17 = load i14 %input_tile_addr_13" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1479 'load' 'input_tile_load_17' <Predicate = (!icmp_ln417)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_8 : Operation 1480 [2/2] (1.23ns)   --->   "%input_tile_load_18 = load i14 %input_tile_addr_19" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1480 'load' 'input_tile_load_18' <Predicate = (!icmp_ln417)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_8 : Operation 1481 [2/2] (1.23ns)   --->   "%input_tile_load_19 = load i14 %input_tile_addr_20" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1481 'load' 'input_tile_load_19' <Predicate = (!icmp_ln417)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_8 : Operation 1482 [2/2] (1.23ns)   --->   "%input_tile_load_20 = load i14 %input_tile_addr_21" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1482 'load' 'input_tile_load_20' <Predicate = (!icmp_ln417)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 1483 [1/1] (0.00ns)   --->   "%conv3_weights_local_0_0_0_addr_6 = getelementptr i32 %conv3_weights_local_0_0_0, i64 0, i64 %p_cast12" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1483 'getelementptr' 'conv3_weights_local_0_0_0_addr_6' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_9 : Operation 1484 [1/1] (0.00ns)   --->   "%conv3_weights_local_1_0_0_addr_6 = getelementptr i32 %conv3_weights_local_1_0_0, i64 0, i64 %p_cast12" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1484 'getelementptr' 'conv3_weights_local_1_0_0_addr_6' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_9 : Operation 1485 [1/1] (0.00ns)   --->   "%conv3_weights_local_2_0_0_addr_6 = getelementptr i32 %conv3_weights_local_2_0_0, i64 0, i64 %p_cast12" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1485 'getelementptr' 'conv3_weights_local_2_0_0_addr_6' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_9 : Operation 1486 [1/1] (0.00ns)   --->   "%conv3_weights_local_3_0_0_addr_6 = getelementptr i32 %conv3_weights_local_3_0_0, i64 0, i64 %p_cast12" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1486 'getelementptr' 'conv3_weights_local_3_0_0_addr_6' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_9 : Operation 1487 [1/1] (0.00ns)   --->   "%conv3_weights_local_4_0_0_addr_6 = getelementptr i32 %conv3_weights_local_4_0_0, i64 0, i64 %p_cast12" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1487 'getelementptr' 'conv3_weights_local_4_0_0_addr_6' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_9 : Operation 1488 [1/1] (0.00ns)   --->   "%conv3_weights_local_5_0_0_addr_6 = getelementptr i32 %conv3_weights_local_5_0_0, i64 0, i64 %p_cast12" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1488 'getelementptr' 'conv3_weights_local_5_0_0_addr_6' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_9 : Operation 1489 [1/1] (0.00ns)   --->   "%conv3_weights_local_6_0_0_addr_6 = getelementptr i32 %conv3_weights_local_6_0_0, i64 0, i64 %p_cast12" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1489 'getelementptr' 'conv3_weights_local_6_0_0_addr_6' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_9 : Operation 1490 [1/1] (0.00ns)   --->   "%conv3_weights_local_7_0_0_addr_6 = getelementptr i32 %conv3_weights_local_7_0_0, i64 0, i64 %p_cast12" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1490 'getelementptr' 'conv3_weights_local_7_0_0_addr_6' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_9 : Operation 1491 [1/2] (1.23ns)   --->   "%conv3_weights_local_0_0_0_load_5 = load i6 %conv3_weights_local_0_0_0_addr_5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1491 'load' 'conv3_weights_local_0_0_0_load_5' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1492 [1/2] (1.23ns)   --->   "%conv3_weights_local_1_0_0_load_5 = load i6 %conv3_weights_local_1_0_0_addr_5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1492 'load' 'conv3_weights_local_1_0_0_load_5' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1493 [1/2] (1.23ns)   --->   "%conv3_weights_local_2_0_0_load_5 = load i6 %conv3_weights_local_2_0_0_addr_5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1493 'load' 'conv3_weights_local_2_0_0_load_5' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1494 [1/2] (1.23ns)   --->   "%conv3_weights_local_3_0_0_load_5 = load i6 %conv3_weights_local_3_0_0_addr_5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1494 'load' 'conv3_weights_local_3_0_0_load_5' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1495 [1/2] (1.23ns)   --->   "%conv3_weights_local_4_0_0_load_5 = load i6 %conv3_weights_local_4_0_0_addr_5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1495 'load' 'conv3_weights_local_4_0_0_load_5' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1496 [1/2] (1.23ns)   --->   "%conv3_weights_local_5_0_0_load_5 = load i6 %conv3_weights_local_5_0_0_addr_5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1496 'load' 'conv3_weights_local_5_0_0_load_5' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1497 [1/2] (1.23ns)   --->   "%conv3_weights_local_6_0_0_load_5 = load i6 %conv3_weights_local_6_0_0_addr_5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1497 'load' 'conv3_weights_local_6_0_0_load_5' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1498 [1/2] (1.23ns)   --->   "%conv3_weights_local_7_0_0_load_5 = load i6 %conv3_weights_local_7_0_0_addr_5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1498 'load' 'conv3_weights_local_7_0_0_load_5' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 != 6 & trunc_ln417 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1499 [1/1] (0.72ns)   --->   "%tmp_13_i = mux i32 @_ssdm_op_Mux.ap_auto.8float.i3, i32 %conv3_weights_local_0_0_0_load_5, i32 %conv3_weights_local_1_0_0_load_5, i32 %conv3_weights_local_2_0_0_load_5, i32 %conv3_weights_local_3_0_0_load_5, i32 %conv3_weights_local_4_0_0_load_5, i32 %conv3_weights_local_5_0_0_load_5, i32 %conv3_weights_local_6_0_0_load_5, i32 %conv3_weights_local_7_0_0_load_5, i3 %trunc_ln417" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1499 'mux' 'tmp_13_i' <Predicate = (!icmp_ln419)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1500 [1/2] (1.23ns)   --->   "%conv3_weights_local_0_1_1_load_3 = load i6 %conv3_weights_local_0_1_1_addr_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1500 'load' 'conv3_weights_local_0_1_1_load_3' <Predicate = (!icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1501 [1/2] (1.23ns)   --->   "%conv3_weights_local_1_1_1_load_3 = load i6 %conv3_weights_local_1_1_1_addr_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1501 'load' 'conv3_weights_local_1_1_1_load_3' <Predicate = (!icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1502 [1/2] (1.23ns)   --->   "%conv3_weights_local_2_1_1_load_3 = load i6 %conv3_weights_local_2_1_1_addr_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1502 'load' 'conv3_weights_local_2_1_1_load_3' <Predicate = (!icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1503 [1/2] (1.23ns)   --->   "%conv3_weights_local_3_1_1_load_3 = load i6 %conv3_weights_local_3_1_1_addr_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1503 'load' 'conv3_weights_local_3_1_1_load_3' <Predicate = (!icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1504 [1/2] (1.23ns)   --->   "%conv3_weights_local_4_1_1_load_3 = load i6 %conv3_weights_local_4_1_1_addr_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1504 'load' 'conv3_weights_local_4_1_1_load_3' <Predicate = (!icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1505 [1/2] (1.23ns)   --->   "%conv3_weights_local_5_1_1_load_3 = load i6 %conv3_weights_local_5_1_1_addr_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1505 'load' 'conv3_weights_local_5_1_1_load_3' <Predicate = (!icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1506 [1/2] (1.23ns)   --->   "%conv3_weights_local_6_1_1_load_3 = load i6 %conv3_weights_local_6_1_1_addr_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1506 'load' 'conv3_weights_local_6_1_1_load_3' <Predicate = (!icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1507 [1/2] (1.23ns)   --->   "%conv3_weights_local_7_1_1_load_3 = load i6 %conv3_weights_local_7_1_1_addr_3" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1507 'load' 'conv3_weights_local_7_1_1_load_3' <Predicate = (!icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1508 [1/1] (0.72ns)   --->   "%tmp_17_i = mux i32 @_ssdm_op_Mux.ap_auto.8float.i3, i32 %conv3_weights_local_0_1_1_load_3, i32 %conv3_weights_local_1_1_1_load_3, i32 %conv3_weights_local_2_1_1_load_3, i32 %conv3_weights_local_3_1_1_load_3, i32 %conv3_weights_local_4_1_1_load_3, i32 %conv3_weights_local_5_1_1_load_3, i32 %conv3_weights_local_6_1_1_load_3, i32 %conv3_weights_local_7_1_1_load_3, i3 %trunc_ln417" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1508 'mux' 'tmp_17_i' <Predicate = (!icmp_ln419)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1509 [1/2] (1.23ns)   --->   "%conv3_weights_local_0_1_0_load_5 = load i6 %conv3_weights_local_0_1_0_addr_5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1509 'load' 'conv3_weights_local_0_1_0_load_5' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1510 [1/2] (1.23ns)   --->   "%conv3_weights_local_1_1_0_load_5 = load i6 %conv3_weights_local_1_1_0_addr_5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1510 'load' 'conv3_weights_local_1_1_0_load_5' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1511 [1/2] (1.23ns)   --->   "%conv3_weights_local_2_1_0_load_5 = load i6 %conv3_weights_local_2_1_0_addr_5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1511 'load' 'conv3_weights_local_2_1_0_load_5' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1512 [1/2] (1.23ns)   --->   "%conv3_weights_local_3_1_0_load_5 = load i6 %conv3_weights_local_3_1_0_addr_5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1512 'load' 'conv3_weights_local_3_1_0_load_5' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1513 [1/2] (1.23ns)   --->   "%conv3_weights_local_4_1_0_load_5 = load i6 %conv3_weights_local_4_1_0_addr_5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1513 'load' 'conv3_weights_local_4_1_0_load_5' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1514 [1/2] (1.23ns)   --->   "%conv3_weights_local_5_1_0_load_5 = load i6 %conv3_weights_local_5_1_0_addr_5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1514 'load' 'conv3_weights_local_5_1_0_load_5' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1515 [1/2] (1.23ns)   --->   "%conv3_weights_local_6_1_0_load_5 = load i6 %conv3_weights_local_6_1_0_addr_5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1515 'load' 'conv3_weights_local_6_1_0_load_5' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1516 [1/2] (1.23ns)   --->   "%conv3_weights_local_7_1_0_load_5 = load i6 %conv3_weights_local_7_1_0_addr_5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1516 'load' 'conv3_weights_local_7_1_0_load_5' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 != 6 & trunc_ln417 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1517 [1/1] (0.72ns)   --->   "%tmp_18_i = mux i32 @_ssdm_op_Mux.ap_auto.8float.i3, i32 %conv3_weights_local_0_1_0_load_5, i32 %conv3_weights_local_1_1_0_load_5, i32 %conv3_weights_local_2_1_0_load_5, i32 %conv3_weights_local_3_1_0_load_5, i32 %conv3_weights_local_4_1_0_load_5, i32 %conv3_weights_local_5_1_0_load_5, i32 %conv3_weights_local_6_1_0_load_5, i32 %conv3_weights_local_7_1_0_load_5, i3 %trunc_ln417" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1517 'mux' 'tmp_18_i' <Predicate = (!icmp_ln419)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1518 [2/2] (1.23ns)   --->   "%conv3_weights_local_0_0_0_load_6 = load i6 %conv3_weights_local_0_0_0_addr_6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1518 'load' 'conv3_weights_local_0_0_0_load_6' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1519 [2/2] (1.23ns)   --->   "%conv3_weights_local_1_0_0_load_6 = load i6 %conv3_weights_local_1_0_0_addr_6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1519 'load' 'conv3_weights_local_1_0_0_load_6' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1520 [2/2] (1.23ns)   --->   "%conv3_weights_local_2_0_0_load_6 = load i6 %conv3_weights_local_2_0_0_addr_6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1520 'load' 'conv3_weights_local_2_0_0_load_6' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1521 [2/2] (1.23ns)   --->   "%conv3_weights_local_3_0_0_load_6 = load i6 %conv3_weights_local_3_0_0_addr_6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1521 'load' 'conv3_weights_local_3_0_0_load_6' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1522 [2/2] (1.23ns)   --->   "%conv3_weights_local_4_0_0_load_6 = load i6 %conv3_weights_local_4_0_0_addr_6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1522 'load' 'conv3_weights_local_4_0_0_load_6' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1523 [2/2] (1.23ns)   --->   "%conv3_weights_local_5_0_0_load_6 = load i6 %conv3_weights_local_5_0_0_addr_6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1523 'load' 'conv3_weights_local_5_0_0_load_6' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1524 [2/2] (1.23ns)   --->   "%conv3_weights_local_6_0_0_load_6 = load i6 %conv3_weights_local_6_0_0_addr_6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1524 'load' 'conv3_weights_local_6_0_0_load_6' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1525 [2/2] (1.23ns)   --->   "%conv3_weights_local_7_0_0_load_6 = load i6 %conv3_weights_local_7_0_0_addr_6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1525 'load' 'conv3_weights_local_7_0_0_load_6' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 != 6 & trunc_ln417 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1526 [1/2] (1.23ns)   --->   "%conv3_weights_local_0_0_1_load_5 = load i6 %conv3_weights_local_0_0_1_addr_5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1526 'load' 'conv3_weights_local_0_0_1_load_5' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1527 [1/2] (1.23ns)   --->   "%conv3_weights_local_1_0_1_load_5 = load i6 %conv3_weights_local_1_0_1_addr_5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1527 'load' 'conv3_weights_local_1_0_1_load_5' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1528 [1/2] (1.23ns)   --->   "%conv3_weights_local_2_0_1_load_5 = load i6 %conv3_weights_local_2_0_1_addr_5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1528 'load' 'conv3_weights_local_2_0_1_load_5' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1529 [1/2] (1.23ns)   --->   "%conv3_weights_local_3_0_1_load_5 = load i6 %conv3_weights_local_3_0_1_addr_5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1529 'load' 'conv3_weights_local_3_0_1_load_5' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1530 [1/2] (1.23ns)   --->   "%conv3_weights_local_4_0_1_load_5 = load i6 %conv3_weights_local_4_0_1_addr_5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1530 'load' 'conv3_weights_local_4_0_1_load_5' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1531 [1/2] (1.23ns)   --->   "%conv3_weights_local_5_0_1_load_5 = load i6 %conv3_weights_local_5_0_1_addr_5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1531 'load' 'conv3_weights_local_5_0_1_load_5' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1532 [1/2] (1.23ns)   --->   "%conv3_weights_local_6_0_1_load_5 = load i6 %conv3_weights_local_6_0_1_addr_5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1532 'load' 'conv3_weights_local_6_0_1_load_5' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1533 [1/2] (1.23ns)   --->   "%conv3_weights_local_7_0_1_load_5 = load i6 %conv3_weights_local_7_0_1_addr_5" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1533 'load' 'conv3_weights_local_7_0_1_load_5' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 != 6 & trunc_ln417 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1534 [1/1] (0.72ns)   --->   "%tmp_22_i = mux i32 @_ssdm_op_Mux.ap_auto.8float.i3, i32 %conv3_weights_local_0_0_1_load_5, i32 %conv3_weights_local_1_0_1_load_5, i32 %conv3_weights_local_2_0_1_load_5, i32 %conv3_weights_local_3_0_1_load_5, i32 %conv3_weights_local_4_0_1_load_5, i32 %conv3_weights_local_5_0_1_load_5, i32 %conv3_weights_local_6_0_1_load_5, i32 %conv3_weights_local_7_0_1_load_5, i3 %trunc_ln417" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1534 'mux' 'tmp_22_i' <Predicate = (!icmp_ln419)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1535 [1/1] (0.00ns)   --->   "%conv3_weights_local_0_0_0_addr_15 = getelementptr i32 %conv3_weights_local_0_0_0, i64 0, i64 %p_cast21" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1535 'getelementptr' 'conv3_weights_local_0_0_0_addr_15' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_9 : Operation 1536 [1/1] (0.00ns)   --->   "%conv3_weights_local_0_1_1_addr_7 = getelementptr i32 %conv3_weights_local_0_1_1, i64 0, i64 %p_cast19" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1536 'getelementptr' 'conv3_weights_local_0_1_1_addr_7' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_9 : Operation 1537 [1/1] (0.00ns)   --->   "%conv3_weights_local_1_0_0_addr_15 = getelementptr i32 %conv3_weights_local_1_0_0, i64 0, i64 %p_cast21" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1537 'getelementptr' 'conv3_weights_local_1_0_0_addr_15' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_9 : Operation 1538 [1/1] (0.00ns)   --->   "%conv3_weights_local_1_1_1_addr_7 = getelementptr i32 %conv3_weights_local_1_1_1, i64 0, i64 %p_cast19" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1538 'getelementptr' 'conv3_weights_local_1_1_1_addr_7' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_9 : Operation 1539 [1/1] (0.00ns)   --->   "%conv3_weights_local_2_0_0_addr_15 = getelementptr i32 %conv3_weights_local_2_0_0, i64 0, i64 %p_cast21" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1539 'getelementptr' 'conv3_weights_local_2_0_0_addr_15' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_9 : Operation 1540 [1/1] (0.00ns)   --->   "%conv3_weights_local_2_1_1_addr_7 = getelementptr i32 %conv3_weights_local_2_1_1, i64 0, i64 %p_cast19" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1540 'getelementptr' 'conv3_weights_local_2_1_1_addr_7' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_9 : Operation 1541 [1/1] (0.00ns)   --->   "%conv3_weights_local_3_0_0_addr_15 = getelementptr i32 %conv3_weights_local_3_0_0, i64 0, i64 %p_cast21" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1541 'getelementptr' 'conv3_weights_local_3_0_0_addr_15' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_9 : Operation 1542 [1/1] (0.00ns)   --->   "%conv3_weights_local_3_1_1_addr_7 = getelementptr i32 %conv3_weights_local_3_1_1, i64 0, i64 %p_cast19" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1542 'getelementptr' 'conv3_weights_local_3_1_1_addr_7' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_9 : Operation 1543 [1/1] (0.00ns)   --->   "%conv3_weights_local_4_0_0_addr_15 = getelementptr i32 %conv3_weights_local_4_0_0, i64 0, i64 %p_cast21" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1543 'getelementptr' 'conv3_weights_local_4_0_0_addr_15' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_9 : Operation 1544 [1/1] (0.00ns)   --->   "%conv3_weights_local_4_1_1_addr_7 = getelementptr i32 %conv3_weights_local_4_1_1, i64 0, i64 %p_cast19" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1544 'getelementptr' 'conv3_weights_local_4_1_1_addr_7' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_9 : Operation 1545 [1/1] (0.00ns)   --->   "%conv3_weights_local_5_0_0_addr_15 = getelementptr i32 %conv3_weights_local_5_0_0, i64 0, i64 %p_cast21" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1545 'getelementptr' 'conv3_weights_local_5_0_0_addr_15' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_9 : Operation 1546 [1/1] (0.00ns)   --->   "%conv3_weights_local_5_1_1_addr_7 = getelementptr i32 %conv3_weights_local_5_1_1, i64 0, i64 %p_cast19" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1546 'getelementptr' 'conv3_weights_local_5_1_1_addr_7' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_9 : Operation 1547 [1/1] (0.00ns)   --->   "%conv3_weights_local_6_0_0_addr_15 = getelementptr i32 %conv3_weights_local_6_0_0, i64 0, i64 %p_cast21" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1547 'getelementptr' 'conv3_weights_local_6_0_0_addr_15' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_9 : Operation 1548 [1/1] (0.00ns)   --->   "%conv3_weights_local_6_1_1_addr_7 = getelementptr i32 %conv3_weights_local_6_1_1, i64 0, i64 %p_cast19" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1548 'getelementptr' 'conv3_weights_local_6_1_1_addr_7' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_9 : Operation 1549 [1/1] (0.00ns)   --->   "%conv3_weights_local_7_0_0_addr_15 = getelementptr i32 %conv3_weights_local_7_0_0, i64 0, i64 %p_cast21" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1549 'getelementptr' 'conv3_weights_local_7_0_0_addr_15' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_9 : Operation 1550 [1/1] (0.00ns)   --->   "%conv3_weights_local_7_1_1_addr_7 = getelementptr i32 %conv3_weights_local_7_1_1, i64 0, i64 %p_cast19" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1550 'getelementptr' 'conv3_weights_local_7_1_1_addr_7' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_9 : Operation 1551 [1/2] (1.23ns)   --->   "%conv3_weights_local_0_0_0_load_14 = load i6 %conv3_weights_local_0_0_0_addr_14" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1551 'load' 'conv3_weights_local_0_0_0_load_14' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1552 [1/2] (1.23ns)   --->   "%conv3_weights_local_1_0_0_load_14 = load i6 %conv3_weights_local_1_0_0_addr_14" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1552 'load' 'conv3_weights_local_1_0_0_load_14' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1553 [1/2] (1.23ns)   --->   "%conv3_weights_local_2_0_0_load_14 = load i6 %conv3_weights_local_2_0_0_addr_14" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1553 'load' 'conv3_weights_local_2_0_0_load_14' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1554 [1/2] (1.23ns)   --->   "%conv3_weights_local_3_0_0_load_14 = load i6 %conv3_weights_local_3_0_0_addr_14" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1554 'load' 'conv3_weights_local_3_0_0_load_14' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1555 [1/2] (1.23ns)   --->   "%conv3_weights_local_4_0_0_load_14 = load i6 %conv3_weights_local_4_0_0_addr_14" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1555 'load' 'conv3_weights_local_4_0_0_load_14' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1556 [1/2] (1.23ns)   --->   "%conv3_weights_local_5_0_0_load_14 = load i6 %conv3_weights_local_5_0_0_addr_14" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1556 'load' 'conv3_weights_local_5_0_0_load_14' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1557 [1/2] (1.23ns)   --->   "%conv3_weights_local_6_0_0_load_14 = load i6 %conv3_weights_local_6_0_0_addr_14" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1557 'load' 'conv3_weights_local_6_0_0_load_14' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1558 [1/2] (1.23ns)   --->   "%conv3_weights_local_7_0_0_load_14 = load i6 %conv3_weights_local_7_0_0_addr_14" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1558 'load' 'conv3_weights_local_7_0_0_load_14' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 != 6 & trunc_ln417_1 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1559 [1/1] (0.72ns)   --->   "%tmp_13_i_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.8float.i3, i32 %conv3_weights_local_0_0_0_load_14, i32 %conv3_weights_local_1_0_0_load_14, i32 %conv3_weights_local_2_0_0_load_14, i32 %conv3_weights_local_3_0_0_load_14, i32 %conv3_weights_local_4_0_0_load_14, i32 %conv3_weights_local_5_0_0_load_14, i32 %conv3_weights_local_6_0_0_load_14, i32 %conv3_weights_local_7_0_0_load_14, i3 %trunc_ln417_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1559 'mux' 'tmp_13_i_mid1' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1560 [1/1] (0.44ns)   --->   "%select_ln417_16 = select i1 %icmp_ln419, i32 %tmp_13_i_mid1, i32 %tmp_13_i" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1560 'select' 'select_ln417_16' <Predicate = (!icmp_ln417)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1561 [2/2] (1.23ns)   --->   "%conv3_weights_local_0_1_1_load_7 = load i6 %conv3_weights_local_0_1_1_addr_7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1561 'load' 'conv3_weights_local_0_1_1_load_7' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1562 [2/2] (1.23ns)   --->   "%conv3_weights_local_1_1_1_load_7 = load i6 %conv3_weights_local_1_1_1_addr_7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1562 'load' 'conv3_weights_local_1_1_1_load_7' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1563 [2/2] (1.23ns)   --->   "%conv3_weights_local_2_1_1_load_7 = load i6 %conv3_weights_local_2_1_1_addr_7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1563 'load' 'conv3_weights_local_2_1_1_load_7' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1564 [2/2] (1.23ns)   --->   "%conv3_weights_local_3_1_1_load_7 = load i6 %conv3_weights_local_3_1_1_addr_7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1564 'load' 'conv3_weights_local_3_1_1_load_7' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1565 [2/2] (1.23ns)   --->   "%conv3_weights_local_4_1_1_load_7 = load i6 %conv3_weights_local_4_1_1_addr_7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1565 'load' 'conv3_weights_local_4_1_1_load_7' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1566 [2/2] (1.23ns)   --->   "%conv3_weights_local_5_1_1_load_7 = load i6 %conv3_weights_local_5_1_1_addr_7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1566 'load' 'conv3_weights_local_5_1_1_load_7' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1567 [2/2] (1.23ns)   --->   "%conv3_weights_local_6_1_1_load_7 = load i6 %conv3_weights_local_6_1_1_addr_7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1567 'load' 'conv3_weights_local_6_1_1_load_7' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1568 [2/2] (1.23ns)   --->   "%conv3_weights_local_7_1_1_load_7 = load i6 %conv3_weights_local_7_1_1_addr_7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1568 'load' 'conv3_weights_local_7_1_1_load_7' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1569 [1/2] (1.23ns)   --->   "%conv3_weights_local_0_1_0_load_11 = load i6 %conv3_weights_local_0_1_0_addr_11" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1569 'load' 'conv3_weights_local_0_1_0_load_11' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1570 [1/2] (1.23ns)   --->   "%conv3_weights_local_1_1_0_load_11 = load i6 %conv3_weights_local_1_1_0_addr_11" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1570 'load' 'conv3_weights_local_1_1_0_load_11' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1571 [1/2] (1.23ns)   --->   "%conv3_weights_local_2_1_0_load_11 = load i6 %conv3_weights_local_2_1_0_addr_11" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1571 'load' 'conv3_weights_local_2_1_0_load_11' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1572 [1/2] (1.23ns)   --->   "%conv3_weights_local_3_1_0_load_11 = load i6 %conv3_weights_local_3_1_0_addr_11" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1572 'load' 'conv3_weights_local_3_1_0_load_11' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1573 [1/2] (1.23ns)   --->   "%conv3_weights_local_4_1_0_load_11 = load i6 %conv3_weights_local_4_1_0_addr_11" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1573 'load' 'conv3_weights_local_4_1_0_load_11' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1574 [1/2] (1.23ns)   --->   "%conv3_weights_local_5_1_0_load_11 = load i6 %conv3_weights_local_5_1_0_addr_11" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1574 'load' 'conv3_weights_local_5_1_0_load_11' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1575 [1/2] (1.23ns)   --->   "%conv3_weights_local_6_1_0_load_11 = load i6 %conv3_weights_local_6_1_0_addr_11" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1575 'load' 'conv3_weights_local_6_1_0_load_11' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1576 [1/2] (1.23ns)   --->   "%conv3_weights_local_7_1_0_load_11 = load i6 %conv3_weights_local_7_1_0_addr_11" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1576 'load' 'conv3_weights_local_7_1_0_load_11' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 != 6 & trunc_ln417_1 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1577 [1/1] (0.72ns)   --->   "%tmp_18_i_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.8float.i3, i32 %conv3_weights_local_0_1_0_load_11, i32 %conv3_weights_local_1_1_0_load_11, i32 %conv3_weights_local_2_1_0_load_11, i32 %conv3_weights_local_3_1_0_load_11, i32 %conv3_weights_local_4_1_0_load_11, i32 %conv3_weights_local_5_1_0_load_11, i32 %conv3_weights_local_6_1_0_load_11, i32 %conv3_weights_local_7_1_0_load_11, i3 %trunc_ln417_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1577 'mux' 'tmp_18_i_mid1' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1578 [1/1] (0.44ns)   --->   "%select_ln417_21 = select i1 %icmp_ln419, i32 %tmp_18_i_mid1, i32 %tmp_18_i" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1578 'select' 'select_ln417_21' <Predicate = (!icmp_ln417)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1579 [2/2] (1.23ns)   --->   "%conv3_weights_local_0_0_0_load_15 = load i6 %conv3_weights_local_0_0_0_addr_15" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1579 'load' 'conv3_weights_local_0_0_0_load_15' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1580 [2/2] (1.23ns)   --->   "%conv3_weights_local_1_0_0_load_15 = load i6 %conv3_weights_local_1_0_0_addr_15" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1580 'load' 'conv3_weights_local_1_0_0_load_15' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1581 [2/2] (1.23ns)   --->   "%conv3_weights_local_2_0_0_load_15 = load i6 %conv3_weights_local_2_0_0_addr_15" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1581 'load' 'conv3_weights_local_2_0_0_load_15' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1582 [2/2] (1.23ns)   --->   "%conv3_weights_local_3_0_0_load_15 = load i6 %conv3_weights_local_3_0_0_addr_15" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1582 'load' 'conv3_weights_local_3_0_0_load_15' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1583 [2/2] (1.23ns)   --->   "%conv3_weights_local_4_0_0_load_15 = load i6 %conv3_weights_local_4_0_0_addr_15" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1583 'load' 'conv3_weights_local_4_0_0_load_15' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1584 [2/2] (1.23ns)   --->   "%conv3_weights_local_5_0_0_load_15 = load i6 %conv3_weights_local_5_0_0_addr_15" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1584 'load' 'conv3_weights_local_5_0_0_load_15' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1585 [2/2] (1.23ns)   --->   "%conv3_weights_local_6_0_0_load_15 = load i6 %conv3_weights_local_6_0_0_addr_15" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1585 'load' 'conv3_weights_local_6_0_0_load_15' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1586 [2/2] (1.23ns)   --->   "%conv3_weights_local_7_0_0_load_15 = load i6 %conv3_weights_local_7_0_0_addr_15" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1586 'load' 'conv3_weights_local_7_0_0_load_15' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 != 6 & trunc_ln417_1 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1587 [1/2] (1.23ns)   --->   "%conv3_weights_local_0_0_1_load_11 = load i6 %conv3_weights_local_0_0_1_addr_11" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1587 'load' 'conv3_weights_local_0_0_1_load_11' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1588 [1/2] (1.23ns)   --->   "%conv3_weights_local_1_0_1_load_11 = load i6 %conv3_weights_local_1_0_1_addr_11" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1588 'load' 'conv3_weights_local_1_0_1_load_11' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1589 [1/2] (1.23ns)   --->   "%conv3_weights_local_2_0_1_load_11 = load i6 %conv3_weights_local_2_0_1_addr_11" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1589 'load' 'conv3_weights_local_2_0_1_load_11' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1590 [1/2] (1.23ns)   --->   "%conv3_weights_local_3_0_1_load_11 = load i6 %conv3_weights_local_3_0_1_addr_11" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1590 'load' 'conv3_weights_local_3_0_1_load_11' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1591 [1/2] (1.23ns)   --->   "%conv3_weights_local_4_0_1_load_11 = load i6 %conv3_weights_local_4_0_1_addr_11" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1591 'load' 'conv3_weights_local_4_0_1_load_11' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1592 [1/2] (1.23ns)   --->   "%conv3_weights_local_5_0_1_load_11 = load i6 %conv3_weights_local_5_0_1_addr_11" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1592 'load' 'conv3_weights_local_5_0_1_load_11' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1593 [1/2] (1.23ns)   --->   "%conv3_weights_local_6_0_1_load_11 = load i6 %conv3_weights_local_6_0_1_addr_11" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1593 'load' 'conv3_weights_local_6_0_1_load_11' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1594 [1/2] (1.23ns)   --->   "%conv3_weights_local_7_0_1_load_11 = load i6 %conv3_weights_local_7_0_1_addr_11" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1594 'load' 'conv3_weights_local_7_0_1_load_11' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 != 6 & trunc_ln417_1 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_9 : Operation 1595 [1/1] (0.72ns)   --->   "%tmp_22_i_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.8float.i3, i32 %conv3_weights_local_0_0_1_load_11, i32 %conv3_weights_local_1_0_1_load_11, i32 %conv3_weights_local_2_0_1_load_11, i32 %conv3_weights_local_3_0_1_load_11, i32 %conv3_weights_local_4_0_1_load_11, i32 %conv3_weights_local_5_0_1_load_11, i32 %conv3_weights_local_6_0_1_load_11, i32 %conv3_weights_local_7_0_1_load_11, i3 %trunc_ln417_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1595 'mux' 'tmp_22_i_mid1' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1596 [1/1] (0.44ns)   --->   "%select_ln417_25 = select i1 %icmp_ln419, i32 %tmp_22_i_mid1, i32 %tmp_22_i" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1596 'select' 'select_ln417_25' <Predicate = (!icmp_ln417)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 1597 [1/1] (0.00ns)   --->   "%zext_ln447_15 = zext i14 %add_ln447_15" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1597 'zext' 'zext_ln447_15' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_9 : Operation 1598 [1/1] (0.00ns)   --->   "%input_tile_addr_18 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln447_15" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1598 'getelementptr' 'input_tile_addr_18' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_9 : Operation 1599 [3/4] (6.43ns)   --->   "%add_i = fadd i32 %layer3_output_tile_0_load, i32 %mul_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1599 'fadd' 'add_i' <Predicate = (!icmp_ln417)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1600 [1/1] (0.00ns)   --->   "%zext_ln447_27 = zext i14 %add_ln447_25" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1600 'zext' 'zext_ln447_27' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_9 : Operation 1601 [1/1] (0.00ns)   --->   "%input_tile_addr_22 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln447_27" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1601 'getelementptr' 'input_tile_addr_22' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_9 : Operation 1602 [1/1] (0.00ns)   --->   "%zext_ln447_33 = zext i14 %add_ln447_30" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1602 'zext' 'zext_ln447_33' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_9 : Operation 1603 [1/1] (0.00ns)   --->   "%input_tile_addr_23 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln447_33" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1603 'getelementptr' 'input_tile_addr_23' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_9 : Operation 1604 [1/3] (7.01ns)   --->   "%mul_7_i = fmul i32 %select_ln417_6, i32 %input_tile_load_4" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1604 'fmul' 'mul_7_i' <Predicate = (!icmp_ln417)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1605 [1/3] (7.01ns)   --->   "%mul_1_2_i = fmul i32 %select_ln417_9, i32 %input_tile_load_7" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1605 'fmul' 'mul_1_2_i' <Predicate = (!icmp_ln417)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1606 [1/3] (7.01ns)   --->   "%mul_1_3_i = fmul i32 %select_ln417_10, i32 %input_tile_load_8" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1606 'fmul' 'mul_1_3_i' <Predicate = (!icmp_ln417)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1607 [2/3] (7.01ns)   --->   "%mul_1_4_i = fmul i32 %select_ln417_11, i32 %input_tile_load_9" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1607 'fmul' 'mul_1_4_i' <Predicate = (!icmp_ln417)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1608 [2/3] (7.01ns)   --->   "%mul_2_i = fmul i32 %select_ln417_12, i32 %input_tile_load_10" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1608 'fmul' 'mul_2_i' <Predicate = (!icmp_ln417)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1609 [2/3] (7.01ns)   --->   "%mul_2_1_i = fmul i32 %select_ln417_13, i32 %input_tile_load_11" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1609 'fmul' 'mul_2_1_i' <Predicate = (!icmp_ln417)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : [1/1] (0.87ns)   --->   Input mux for Operation 1610 '%mul_2_2_i = fmul i32 %select_ln417_14, i32 %input_tile_load_12'
ST_9 : Operation 1610 [3/3] (6.13ns)   --->   "%mul_2_2_i = fmul i32 %select_ln417_14, i32 %input_tile_load_12" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1610 'fmul' 'mul_2_2_i' <Predicate = (!icmp_ln417)> <Delay = 6.13> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : [1/1] (0.87ns)   --->   Input mux for Operation 1611 '%mul_2_3_i = fmul i32 %select_ln417_15, i32 %input_tile_load_13'
ST_9 : Operation 1611 [3/3] (6.13ns)   --->   "%mul_2_3_i = fmul i32 %select_ln417_15, i32 %input_tile_load_13" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1611 'fmul' 'mul_2_3_i' <Predicate = (!icmp_ln417)> <Delay = 6.13> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : [1/1] (0.87ns)   --->   Input mux for Operation 1612 '%mul_3_i = fmul i32 %select_ln417_17, i32 %input_tile_load_15'
ST_9 : Operation 1612 [3/3] (6.13ns)   --->   "%mul_3_i = fmul i32 %select_ln417_17, i32 %input_tile_load_15" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1612 'fmul' 'mul_3_i' <Predicate = (!icmp_ln417)> <Delay = 6.13> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1613 [1/2] (1.23ns)   --->   "%input_tile_load_18 = load i14 %input_tile_addr_19" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1613 'load' 'input_tile_load_18' <Predicate = (!icmp_ln417)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_9 : Operation 1614 [1/2] (1.23ns)   --->   "%input_tile_load_19 = load i14 %input_tile_addr_20" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1614 'load' 'input_tile_load_19' <Predicate = (!icmp_ln417)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_9 : Operation 1615 [1/2] (1.23ns)   --->   "%input_tile_load_20 = load i14 %input_tile_addr_21" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1615 'load' 'input_tile_load_20' <Predicate = (!icmp_ln417)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_9 : Operation 1616 [2/2] (1.23ns)   --->   "%input_tile_load_21 = load i14 %input_tile_addr_22" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1616 'load' 'input_tile_load_21' <Predicate = (!icmp_ln417)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_9 : Operation 1617 [2/2] (1.23ns)   --->   "%input_tile_load_22 = load i14 %input_tile_addr_18" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1617 'load' 'input_tile_load_22' <Predicate = (!icmp_ln417)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_9 : Operation 1618 [2/2] (1.23ns)   --->   "%input_tile_load_23 = load i14 %input_tile_addr_23" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1618 'load' 'input_tile_load_23' <Predicate = (!icmp_ln417)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 1619 [1/1] (0.00ns)   --->   "%conv3_weights_local_0_0_0_addr_7 = getelementptr i32 %conv3_weights_local_0_0_0, i64 0, i64 %p_cast13" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1619 'getelementptr' 'conv3_weights_local_0_0_0_addr_7' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_10 : Operation 1620 [1/1] (0.00ns)   --->   "%conv3_weights_local_1_0_0_addr_7 = getelementptr i32 %conv3_weights_local_1_0_0, i64 0, i64 %p_cast13" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1620 'getelementptr' 'conv3_weights_local_1_0_0_addr_7' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_10 : Operation 1621 [1/1] (0.00ns)   --->   "%conv3_weights_local_2_0_0_addr_7 = getelementptr i32 %conv3_weights_local_2_0_0, i64 0, i64 %p_cast13" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1621 'getelementptr' 'conv3_weights_local_2_0_0_addr_7' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_10 : Operation 1622 [1/1] (0.00ns)   --->   "%conv3_weights_local_3_0_0_addr_7 = getelementptr i32 %conv3_weights_local_3_0_0, i64 0, i64 %p_cast13" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1622 'getelementptr' 'conv3_weights_local_3_0_0_addr_7' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_10 : Operation 1623 [1/1] (0.00ns)   --->   "%conv3_weights_local_4_0_0_addr_7 = getelementptr i32 %conv3_weights_local_4_0_0, i64 0, i64 %p_cast13" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1623 'getelementptr' 'conv3_weights_local_4_0_0_addr_7' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_10 : Operation 1624 [1/1] (0.00ns)   --->   "%conv3_weights_local_5_0_0_addr_7 = getelementptr i32 %conv3_weights_local_5_0_0, i64 0, i64 %p_cast13" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1624 'getelementptr' 'conv3_weights_local_5_0_0_addr_7' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_10 : Operation 1625 [1/1] (0.00ns)   --->   "%conv3_weights_local_6_0_0_addr_7 = getelementptr i32 %conv3_weights_local_6_0_0, i64 0, i64 %p_cast13" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1625 'getelementptr' 'conv3_weights_local_6_0_0_addr_7' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_10 : Operation 1626 [1/1] (0.00ns)   --->   "%conv3_weights_local_7_0_0_addr_7 = getelementptr i32 %conv3_weights_local_7_0_0, i64 0, i64 %p_cast13" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1626 'getelementptr' 'conv3_weights_local_7_0_0_addr_7' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_10 : Operation 1627 [1/2] (1.23ns)   --->   "%conv3_weights_local_0_0_0_load_6 = load i6 %conv3_weights_local_0_0_0_addr_6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1627 'load' 'conv3_weights_local_0_0_0_load_6' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_10 : Operation 1628 [1/2] (1.23ns)   --->   "%conv3_weights_local_1_0_0_load_6 = load i6 %conv3_weights_local_1_0_0_addr_6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1628 'load' 'conv3_weights_local_1_0_0_load_6' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_10 : Operation 1629 [1/2] (1.23ns)   --->   "%conv3_weights_local_2_0_0_load_6 = load i6 %conv3_weights_local_2_0_0_addr_6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1629 'load' 'conv3_weights_local_2_0_0_load_6' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_10 : Operation 1630 [1/2] (1.23ns)   --->   "%conv3_weights_local_3_0_0_load_6 = load i6 %conv3_weights_local_3_0_0_addr_6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1630 'load' 'conv3_weights_local_3_0_0_load_6' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_10 : Operation 1631 [1/2] (1.23ns)   --->   "%conv3_weights_local_4_0_0_load_6 = load i6 %conv3_weights_local_4_0_0_addr_6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1631 'load' 'conv3_weights_local_4_0_0_load_6' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_10 : Operation 1632 [1/2] (1.23ns)   --->   "%conv3_weights_local_5_0_0_load_6 = load i6 %conv3_weights_local_5_0_0_addr_6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1632 'load' 'conv3_weights_local_5_0_0_load_6' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_10 : Operation 1633 [1/2] (1.23ns)   --->   "%conv3_weights_local_6_0_0_load_6 = load i6 %conv3_weights_local_6_0_0_addr_6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1633 'load' 'conv3_weights_local_6_0_0_load_6' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_10 : Operation 1634 [1/2] (1.23ns)   --->   "%conv3_weights_local_7_0_0_load_6 = load i6 %conv3_weights_local_7_0_0_addr_6" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1634 'load' 'conv3_weights_local_7_0_0_load_6' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 != 6 & trunc_ln417 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_10 : Operation 1635 [1/1] (0.72ns)   --->   "%tmp_19_i = mux i32 @_ssdm_op_Mux.ap_auto.8float.i3, i32 %conv3_weights_local_0_0_0_load_6, i32 %conv3_weights_local_1_0_0_load_6, i32 %conv3_weights_local_2_0_0_load_6, i32 %conv3_weights_local_3_0_0_load_6, i32 %conv3_weights_local_4_0_0_load_6, i32 %conv3_weights_local_5_0_0_load_6, i32 %conv3_weights_local_6_0_0_load_6, i32 %conv3_weights_local_7_0_0_load_6, i3 %trunc_ln417" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1635 'mux' 'tmp_19_i' <Predicate = (!icmp_ln419)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1636 [2/2] (1.23ns)   --->   "%conv3_weights_local_0_0_0_load_7 = load i6 %conv3_weights_local_0_0_0_addr_7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1636 'load' 'conv3_weights_local_0_0_0_load_7' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_10 : Operation 1637 [2/2] (1.23ns)   --->   "%conv3_weights_local_1_0_0_load_7 = load i6 %conv3_weights_local_1_0_0_addr_7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1637 'load' 'conv3_weights_local_1_0_0_load_7' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_10 : Operation 1638 [2/2] (1.23ns)   --->   "%conv3_weights_local_2_0_0_load_7 = load i6 %conv3_weights_local_2_0_0_addr_7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1638 'load' 'conv3_weights_local_2_0_0_load_7' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_10 : Operation 1639 [2/2] (1.23ns)   --->   "%conv3_weights_local_3_0_0_load_7 = load i6 %conv3_weights_local_3_0_0_addr_7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1639 'load' 'conv3_weights_local_3_0_0_load_7' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_10 : Operation 1640 [2/2] (1.23ns)   --->   "%conv3_weights_local_4_0_0_load_7 = load i6 %conv3_weights_local_4_0_0_addr_7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1640 'load' 'conv3_weights_local_4_0_0_load_7' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_10 : Operation 1641 [2/2] (1.23ns)   --->   "%conv3_weights_local_5_0_0_load_7 = load i6 %conv3_weights_local_5_0_0_addr_7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1641 'load' 'conv3_weights_local_5_0_0_load_7' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_10 : Operation 1642 [2/2] (1.23ns)   --->   "%conv3_weights_local_6_0_0_load_7 = load i6 %conv3_weights_local_6_0_0_addr_7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1642 'load' 'conv3_weights_local_6_0_0_load_7' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_10 : Operation 1643 [2/2] (1.23ns)   --->   "%conv3_weights_local_7_0_0_load_7 = load i6 %conv3_weights_local_7_0_0_addr_7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1643 'load' 'conv3_weights_local_7_0_0_load_7' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 != 6 & trunc_ln417 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_10 : Operation 1644 [1/1] (0.00ns)   --->   "%conv3_weights_local_0_0_0_addr_16 = getelementptr i32 %conv3_weights_local_0_0_0, i64 0, i64 %p_cast22" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1644 'getelementptr' 'conv3_weights_local_0_0_0_addr_16' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_10 : Operation 1645 [1/1] (0.00ns)   --->   "%conv3_weights_local_1_0_0_addr_16 = getelementptr i32 %conv3_weights_local_1_0_0, i64 0, i64 %p_cast22" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1645 'getelementptr' 'conv3_weights_local_1_0_0_addr_16' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_10 : Operation 1646 [1/1] (0.00ns)   --->   "%conv3_weights_local_2_0_0_addr_16 = getelementptr i32 %conv3_weights_local_2_0_0, i64 0, i64 %p_cast22" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1646 'getelementptr' 'conv3_weights_local_2_0_0_addr_16' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_10 : Operation 1647 [1/1] (0.00ns)   --->   "%conv3_weights_local_3_0_0_addr_16 = getelementptr i32 %conv3_weights_local_3_0_0, i64 0, i64 %p_cast22" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1647 'getelementptr' 'conv3_weights_local_3_0_0_addr_16' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_10 : Operation 1648 [1/1] (0.00ns)   --->   "%conv3_weights_local_4_0_0_addr_16 = getelementptr i32 %conv3_weights_local_4_0_0, i64 0, i64 %p_cast22" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1648 'getelementptr' 'conv3_weights_local_4_0_0_addr_16' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_10 : Operation 1649 [1/1] (0.00ns)   --->   "%conv3_weights_local_5_0_0_addr_16 = getelementptr i32 %conv3_weights_local_5_0_0, i64 0, i64 %p_cast22" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1649 'getelementptr' 'conv3_weights_local_5_0_0_addr_16' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_10 : Operation 1650 [1/1] (0.00ns)   --->   "%conv3_weights_local_6_0_0_addr_16 = getelementptr i32 %conv3_weights_local_6_0_0, i64 0, i64 %p_cast22" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1650 'getelementptr' 'conv3_weights_local_6_0_0_addr_16' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_10 : Operation 1651 [1/1] (0.00ns)   --->   "%conv3_weights_local_7_0_0_addr_16 = getelementptr i32 %conv3_weights_local_7_0_0, i64 0, i64 %p_cast22" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1651 'getelementptr' 'conv3_weights_local_7_0_0_addr_16' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_10 : Operation 1652 [1/2] (1.23ns)   --->   "%conv3_weights_local_0_1_1_load_7 = load i6 %conv3_weights_local_0_1_1_addr_7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1652 'load' 'conv3_weights_local_0_1_1_load_7' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_10 : Operation 1653 [1/2] (1.23ns)   --->   "%conv3_weights_local_1_1_1_load_7 = load i6 %conv3_weights_local_1_1_1_addr_7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1653 'load' 'conv3_weights_local_1_1_1_load_7' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_10 : Operation 1654 [1/2] (1.23ns)   --->   "%conv3_weights_local_2_1_1_load_7 = load i6 %conv3_weights_local_2_1_1_addr_7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1654 'load' 'conv3_weights_local_2_1_1_load_7' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_10 : Operation 1655 [1/2] (1.23ns)   --->   "%conv3_weights_local_3_1_1_load_7 = load i6 %conv3_weights_local_3_1_1_addr_7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1655 'load' 'conv3_weights_local_3_1_1_load_7' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_10 : Operation 1656 [1/2] (1.23ns)   --->   "%conv3_weights_local_4_1_1_load_7 = load i6 %conv3_weights_local_4_1_1_addr_7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1656 'load' 'conv3_weights_local_4_1_1_load_7' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_10 : Operation 1657 [1/2] (1.23ns)   --->   "%conv3_weights_local_5_1_1_load_7 = load i6 %conv3_weights_local_5_1_1_addr_7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1657 'load' 'conv3_weights_local_5_1_1_load_7' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_10 : Operation 1658 [1/2] (1.23ns)   --->   "%conv3_weights_local_6_1_1_load_7 = load i6 %conv3_weights_local_6_1_1_addr_7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1658 'load' 'conv3_weights_local_6_1_1_load_7' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_10 : Operation 1659 [1/2] (1.23ns)   --->   "%conv3_weights_local_7_1_1_load_7 = load i6 %conv3_weights_local_7_1_1_addr_7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1659 'load' 'conv3_weights_local_7_1_1_load_7' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_10 : Operation 1660 [1/1] (0.72ns)   --->   "%tmp_17_i_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.8float.i3, i32 %conv3_weights_local_0_1_1_load_7, i32 %conv3_weights_local_1_1_1_load_7, i32 %conv3_weights_local_2_1_1_load_7, i32 %conv3_weights_local_3_1_1_load_7, i32 %conv3_weights_local_4_1_1_load_7, i32 %conv3_weights_local_5_1_1_load_7, i32 %conv3_weights_local_6_1_1_load_7, i32 %conv3_weights_local_7_1_1_load_7, i3 %trunc_ln417_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1660 'mux' 'tmp_17_i_mid1' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1661 [1/1] (0.44ns)   --->   "%select_ln417_20 = select i1 %icmp_ln419, i32 %tmp_17_i_mid1, i32 %tmp_17_i" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1661 'select' 'select_ln417_20' <Predicate = (!icmp_ln417)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1662 [1/2] (1.23ns)   --->   "%conv3_weights_local_0_0_0_load_15 = load i6 %conv3_weights_local_0_0_0_addr_15" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1662 'load' 'conv3_weights_local_0_0_0_load_15' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_10 : Operation 1663 [1/2] (1.23ns)   --->   "%conv3_weights_local_1_0_0_load_15 = load i6 %conv3_weights_local_1_0_0_addr_15" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1663 'load' 'conv3_weights_local_1_0_0_load_15' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_10 : Operation 1664 [1/2] (1.23ns)   --->   "%conv3_weights_local_2_0_0_load_15 = load i6 %conv3_weights_local_2_0_0_addr_15" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1664 'load' 'conv3_weights_local_2_0_0_load_15' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_10 : Operation 1665 [1/2] (1.23ns)   --->   "%conv3_weights_local_3_0_0_load_15 = load i6 %conv3_weights_local_3_0_0_addr_15" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1665 'load' 'conv3_weights_local_3_0_0_load_15' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_10 : Operation 1666 [1/2] (1.23ns)   --->   "%conv3_weights_local_4_0_0_load_15 = load i6 %conv3_weights_local_4_0_0_addr_15" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1666 'load' 'conv3_weights_local_4_0_0_load_15' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_10 : Operation 1667 [1/2] (1.23ns)   --->   "%conv3_weights_local_5_0_0_load_15 = load i6 %conv3_weights_local_5_0_0_addr_15" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1667 'load' 'conv3_weights_local_5_0_0_load_15' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_10 : Operation 1668 [1/2] (1.23ns)   --->   "%conv3_weights_local_6_0_0_load_15 = load i6 %conv3_weights_local_6_0_0_addr_15" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1668 'load' 'conv3_weights_local_6_0_0_load_15' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_10 : Operation 1669 [1/2] (1.23ns)   --->   "%conv3_weights_local_7_0_0_load_15 = load i6 %conv3_weights_local_7_0_0_addr_15" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1669 'load' 'conv3_weights_local_7_0_0_load_15' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 != 6 & trunc_ln417_1 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_10 : Operation 1670 [1/1] (0.72ns)   --->   "%tmp_19_i_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.8float.i3, i32 %conv3_weights_local_0_0_0_load_15, i32 %conv3_weights_local_1_0_0_load_15, i32 %conv3_weights_local_2_0_0_load_15, i32 %conv3_weights_local_3_0_0_load_15, i32 %conv3_weights_local_4_0_0_load_15, i32 %conv3_weights_local_5_0_0_load_15, i32 %conv3_weights_local_6_0_0_load_15, i32 %conv3_weights_local_7_0_0_load_15, i3 %trunc_ln417_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1670 'mux' 'tmp_19_i_mid1' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1671 [1/1] (0.44ns)   --->   "%select_ln417_22 = select i1 %icmp_ln419, i32 %tmp_19_i_mid1, i32 %tmp_19_i" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1671 'select' 'select_ln417_22' <Predicate = (!icmp_ln417)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1672 [2/2] (1.23ns)   --->   "%conv3_weights_local_0_0_0_load_16 = load i6 %conv3_weights_local_0_0_0_addr_16" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1672 'load' 'conv3_weights_local_0_0_0_load_16' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_10 : Operation 1673 [2/2] (1.23ns)   --->   "%conv3_weights_local_1_0_0_load_16 = load i6 %conv3_weights_local_1_0_0_addr_16" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1673 'load' 'conv3_weights_local_1_0_0_load_16' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_10 : Operation 1674 [2/2] (1.23ns)   --->   "%conv3_weights_local_2_0_0_load_16 = load i6 %conv3_weights_local_2_0_0_addr_16" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1674 'load' 'conv3_weights_local_2_0_0_load_16' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_10 : Operation 1675 [2/2] (1.23ns)   --->   "%conv3_weights_local_3_0_0_load_16 = load i6 %conv3_weights_local_3_0_0_addr_16" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1675 'load' 'conv3_weights_local_3_0_0_load_16' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_10 : Operation 1676 [2/2] (1.23ns)   --->   "%conv3_weights_local_4_0_0_load_16 = load i6 %conv3_weights_local_4_0_0_addr_16" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1676 'load' 'conv3_weights_local_4_0_0_load_16' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_10 : Operation 1677 [2/2] (1.23ns)   --->   "%conv3_weights_local_5_0_0_load_16 = load i6 %conv3_weights_local_5_0_0_addr_16" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1677 'load' 'conv3_weights_local_5_0_0_load_16' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_10 : Operation 1678 [2/2] (1.23ns)   --->   "%conv3_weights_local_6_0_0_load_16 = load i6 %conv3_weights_local_6_0_0_addr_16" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1678 'load' 'conv3_weights_local_6_0_0_load_16' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_10 : Operation 1679 [2/2] (1.23ns)   --->   "%conv3_weights_local_7_0_0_load_16 = load i6 %conv3_weights_local_7_0_0_addr_16" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1679 'load' 'conv3_weights_local_7_0_0_load_16' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 != 6 & trunc_ln417_1 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_10 : Operation 1680 [2/4] (6.43ns)   --->   "%add_i = fadd i32 %layer3_output_tile_0_load, i32 %mul_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1680 'fadd' 'add_i' <Predicate = (!icmp_ln417)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1681 [1/1] (0.00ns)   --->   "%zext_ln447_39 = zext i14 %add_ln447_35" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1681 'zext' 'zext_ln447_39' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_10 : Operation 1682 [1/1] (0.00ns)   --->   "%input_tile_addr_24 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln447_39" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1682 'getelementptr' 'input_tile_addr_24' <Predicate = (!icmp_ln417)> <Delay = 0.00>
ST_10 : Operation 1683 [1/3] (7.01ns)   --->   "%mul_1_4_i = fmul i32 %select_ln417_11, i32 %input_tile_load_9" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1683 'fmul' 'mul_1_4_i' <Predicate = (!icmp_ln417)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1684 [1/3] (7.01ns)   --->   "%mul_2_i = fmul i32 %select_ln417_12, i32 %input_tile_load_10" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1684 'fmul' 'mul_2_i' <Predicate = (!icmp_ln417)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1685 [1/3] (7.01ns)   --->   "%mul_2_1_i = fmul i32 %select_ln417_13, i32 %input_tile_load_11" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1685 'fmul' 'mul_2_1_i' <Predicate = (!icmp_ln417)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1686 [2/3] (7.01ns)   --->   "%mul_2_2_i = fmul i32 %select_ln417_14, i32 %input_tile_load_12" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1686 'fmul' 'mul_2_2_i' <Predicate = (!icmp_ln417)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1687 [2/3] (7.01ns)   --->   "%mul_2_3_i = fmul i32 %select_ln417_15, i32 %input_tile_load_13" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1687 'fmul' 'mul_2_3_i' <Predicate = (!icmp_ln417)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : [1/1] (0.87ns)   --->   Input mux for Operation 1688 '%mul_2_4_i = fmul i32 %select_ln417_16, i32 %input_tile_load_14'
ST_10 : Operation 1688 [3/3] (6.13ns)   --->   "%mul_2_4_i = fmul i32 %select_ln417_16, i32 %input_tile_load_14" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1688 'fmul' 'mul_2_4_i' <Predicate = (!icmp_ln417)> <Delay = 6.13> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1689 [2/3] (7.01ns)   --->   "%mul_3_i = fmul i32 %select_ln417_17, i32 %input_tile_load_15" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1689 'fmul' 'mul_3_i' <Predicate = (!icmp_ln417)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : [1/1] (0.87ns)   --->   Input mux for Operation 1690 '%mul_3_1_i = fmul i32 %select_ln417_18, i32 %input_tile_load_16'
ST_10 : Operation 1690 [3/3] (6.13ns)   --->   "%mul_3_1_i = fmul i32 %select_ln417_18, i32 %input_tile_load_16" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1690 'fmul' 'mul_3_1_i' <Predicate = (!icmp_ln417)> <Delay = 6.13> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : [1/1] (0.87ns)   --->   Input mux for Operation 1691 '%mul_3_2_i = fmul i32 %select_ln417_19, i32 %input_tile_load_17'
ST_10 : Operation 1691 [3/3] (6.13ns)   --->   "%mul_3_2_i = fmul i32 %select_ln417_19, i32 %input_tile_load_17" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1691 'fmul' 'mul_3_2_i' <Predicate = (!icmp_ln417)> <Delay = 6.13> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1692 [1/2] (1.23ns)   --->   "%input_tile_load_21 = load i14 %input_tile_addr_22" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1692 'load' 'input_tile_load_21' <Predicate = (!icmp_ln417)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_10 : Operation 1693 [1/2] (1.23ns)   --->   "%input_tile_load_22 = load i14 %input_tile_addr_18" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1693 'load' 'input_tile_load_22' <Predicate = (!icmp_ln417)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_10 : Operation 1694 [1/2] (1.23ns)   --->   "%input_tile_load_23 = load i14 %input_tile_addr_23" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1694 'load' 'input_tile_load_23' <Predicate = (!icmp_ln417)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>
ST_10 : Operation 1695 [2/2] (1.23ns)   --->   "%input_tile_load_24 = load i14 %input_tile_addr_24" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1695 'load' 'input_tile_load_24' <Predicate = (!icmp_ln417)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>

State 11 <SV = 10> <Delay = 7.01>
ST_11 : Operation 1696 [1/1] (0.78ns)   --->   "%empty_240 = add i6 %p_cast2, i6 8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1696 'add' 'empty_240' <Predicate = (!icmp_ln419)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1697 [1/1] (0.00ns)   --->   "%p_cast14 = zext i6 %empty_240" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1697 'zext' 'p_cast14' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_11 : Operation 1698 [1/1] (0.00ns)   --->   "%conv3_weights_local_0_0_0_addr_8 = getelementptr i32 %conv3_weights_local_0_0_0, i64 0, i64 %p_cast14" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1698 'getelementptr' 'conv3_weights_local_0_0_0_addr_8' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_11 : Operation 1699 [1/1] (0.00ns)   --->   "%conv3_weights_local_1_0_0_addr_8 = getelementptr i32 %conv3_weights_local_1_0_0, i64 0, i64 %p_cast14" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1699 'getelementptr' 'conv3_weights_local_1_0_0_addr_8' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_11 : Operation 1700 [1/1] (0.00ns)   --->   "%conv3_weights_local_2_0_0_addr_8 = getelementptr i32 %conv3_weights_local_2_0_0, i64 0, i64 %p_cast14" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1700 'getelementptr' 'conv3_weights_local_2_0_0_addr_8' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_11 : Operation 1701 [1/1] (0.00ns)   --->   "%conv3_weights_local_3_0_0_addr_8 = getelementptr i32 %conv3_weights_local_3_0_0, i64 0, i64 %p_cast14" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1701 'getelementptr' 'conv3_weights_local_3_0_0_addr_8' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_11 : Operation 1702 [1/1] (0.00ns)   --->   "%conv3_weights_local_4_0_0_addr_8 = getelementptr i32 %conv3_weights_local_4_0_0, i64 0, i64 %p_cast14" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1702 'getelementptr' 'conv3_weights_local_4_0_0_addr_8' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_11 : Operation 1703 [1/1] (0.00ns)   --->   "%conv3_weights_local_5_0_0_addr_8 = getelementptr i32 %conv3_weights_local_5_0_0, i64 0, i64 %p_cast14" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1703 'getelementptr' 'conv3_weights_local_5_0_0_addr_8' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_11 : Operation 1704 [1/1] (0.00ns)   --->   "%conv3_weights_local_6_0_0_addr_8 = getelementptr i32 %conv3_weights_local_6_0_0, i64 0, i64 %p_cast14" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1704 'getelementptr' 'conv3_weights_local_6_0_0_addr_8' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_11 : Operation 1705 [1/1] (0.00ns)   --->   "%conv3_weights_local_7_0_0_addr_8 = getelementptr i32 %conv3_weights_local_7_0_0, i64 0, i64 %p_cast14" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1705 'getelementptr' 'conv3_weights_local_7_0_0_addr_8' <Predicate = (!icmp_ln419)> <Delay = 0.00>
ST_11 : Operation 1706 [1/2] (1.23ns)   --->   "%conv3_weights_local_0_0_0_load_7 = load i6 %conv3_weights_local_0_0_0_addr_7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1706 'load' 'conv3_weights_local_0_0_0_load_7' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_11 : Operation 1707 [1/2] (1.23ns)   --->   "%conv3_weights_local_1_0_0_load_7 = load i6 %conv3_weights_local_1_0_0_addr_7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1707 'load' 'conv3_weights_local_1_0_0_load_7' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_11 : Operation 1708 [1/2] (1.23ns)   --->   "%conv3_weights_local_2_0_0_load_7 = load i6 %conv3_weights_local_2_0_0_addr_7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1708 'load' 'conv3_weights_local_2_0_0_load_7' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_11 : Operation 1709 [1/2] (1.23ns)   --->   "%conv3_weights_local_3_0_0_load_7 = load i6 %conv3_weights_local_3_0_0_addr_7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1709 'load' 'conv3_weights_local_3_0_0_load_7' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_11 : Operation 1710 [1/2] (1.23ns)   --->   "%conv3_weights_local_4_0_0_load_7 = load i6 %conv3_weights_local_4_0_0_addr_7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1710 'load' 'conv3_weights_local_4_0_0_load_7' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_11 : Operation 1711 [1/2] (1.23ns)   --->   "%conv3_weights_local_5_0_0_load_7 = load i6 %conv3_weights_local_5_0_0_addr_7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1711 'load' 'conv3_weights_local_5_0_0_load_7' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_11 : Operation 1712 [1/2] (1.23ns)   --->   "%conv3_weights_local_6_0_0_load_7 = load i6 %conv3_weights_local_6_0_0_addr_7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1712 'load' 'conv3_weights_local_6_0_0_load_7' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_11 : Operation 1713 [1/2] (1.23ns)   --->   "%conv3_weights_local_7_0_0_load_7 = load i6 %conv3_weights_local_7_0_0_addr_7" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1713 'load' 'conv3_weights_local_7_0_0_load_7' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 != 6 & trunc_ln417 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_11 : Operation 1714 [1/1] (0.72ns)   --->   "%tmp_21_i = mux i32 @_ssdm_op_Mux.ap_auto.8float.i3, i32 %conv3_weights_local_0_0_0_load_7, i32 %conv3_weights_local_1_0_0_load_7, i32 %conv3_weights_local_2_0_0_load_7, i32 %conv3_weights_local_3_0_0_load_7, i32 %conv3_weights_local_4_0_0_load_7, i32 %conv3_weights_local_5_0_0_load_7, i32 %conv3_weights_local_6_0_0_load_7, i32 %conv3_weights_local_7_0_0_load_7, i3 %trunc_ln417" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1714 'mux' 'tmp_21_i' <Predicate = (!icmp_ln419)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1715 [2/2] (1.23ns)   --->   "%conv3_weights_local_0_0_0_load_8 = load i6 %conv3_weights_local_0_0_0_addr_8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1715 'load' 'conv3_weights_local_0_0_0_load_8' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_11 : Operation 1716 [2/2] (1.23ns)   --->   "%conv3_weights_local_1_0_0_load_8 = load i6 %conv3_weights_local_1_0_0_addr_8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1716 'load' 'conv3_weights_local_1_0_0_load_8' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_11 : Operation 1717 [2/2] (1.23ns)   --->   "%conv3_weights_local_2_0_0_load_8 = load i6 %conv3_weights_local_2_0_0_addr_8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1717 'load' 'conv3_weights_local_2_0_0_load_8' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_11 : Operation 1718 [2/2] (1.23ns)   --->   "%conv3_weights_local_3_0_0_load_8 = load i6 %conv3_weights_local_3_0_0_addr_8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1718 'load' 'conv3_weights_local_3_0_0_load_8' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_11 : Operation 1719 [2/2] (1.23ns)   --->   "%conv3_weights_local_4_0_0_load_8 = load i6 %conv3_weights_local_4_0_0_addr_8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1719 'load' 'conv3_weights_local_4_0_0_load_8' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_11 : Operation 1720 [2/2] (1.23ns)   --->   "%conv3_weights_local_5_0_0_load_8 = load i6 %conv3_weights_local_5_0_0_addr_8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1720 'load' 'conv3_weights_local_5_0_0_load_8' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_11 : Operation 1721 [2/2] (1.23ns)   --->   "%conv3_weights_local_6_0_0_load_8 = load i6 %conv3_weights_local_6_0_0_addr_8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1721 'load' 'conv3_weights_local_6_0_0_load_8' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_11 : Operation 1722 [2/2] (1.23ns)   --->   "%conv3_weights_local_7_0_0_load_8 = load i6 %conv3_weights_local_7_0_0_addr_8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1722 'load' 'conv3_weights_local_7_0_0_load_8' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 != 6 & trunc_ln417 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_11 : Operation 1723 [1/1] (0.78ns)   --->   "%empty_252 = add i6 %p_cast3, i6 8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1723 'add' 'empty_252' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1724 [1/1] (0.00ns)   --->   "%p_cast23 = zext i6 %empty_252" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1724 'zext' 'p_cast23' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_11 : Operation 1725 [1/1] (0.00ns)   --->   "%conv3_weights_local_0_0_0_addr_17 = getelementptr i32 %conv3_weights_local_0_0_0, i64 0, i64 %p_cast23" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1725 'getelementptr' 'conv3_weights_local_0_0_0_addr_17' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_11 : Operation 1726 [1/1] (0.00ns)   --->   "%conv3_weights_local_1_0_0_addr_17 = getelementptr i32 %conv3_weights_local_1_0_0, i64 0, i64 %p_cast23" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1726 'getelementptr' 'conv3_weights_local_1_0_0_addr_17' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_11 : Operation 1727 [1/1] (0.00ns)   --->   "%conv3_weights_local_2_0_0_addr_17 = getelementptr i32 %conv3_weights_local_2_0_0, i64 0, i64 %p_cast23" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1727 'getelementptr' 'conv3_weights_local_2_0_0_addr_17' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_11 : Operation 1728 [1/1] (0.00ns)   --->   "%conv3_weights_local_3_0_0_addr_17 = getelementptr i32 %conv3_weights_local_3_0_0, i64 0, i64 %p_cast23" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1728 'getelementptr' 'conv3_weights_local_3_0_0_addr_17' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_11 : Operation 1729 [1/1] (0.00ns)   --->   "%conv3_weights_local_4_0_0_addr_17 = getelementptr i32 %conv3_weights_local_4_0_0, i64 0, i64 %p_cast23" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1729 'getelementptr' 'conv3_weights_local_4_0_0_addr_17' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_11 : Operation 1730 [1/1] (0.00ns)   --->   "%conv3_weights_local_5_0_0_addr_17 = getelementptr i32 %conv3_weights_local_5_0_0, i64 0, i64 %p_cast23" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1730 'getelementptr' 'conv3_weights_local_5_0_0_addr_17' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_11 : Operation 1731 [1/1] (0.00ns)   --->   "%conv3_weights_local_6_0_0_addr_17 = getelementptr i32 %conv3_weights_local_6_0_0, i64 0, i64 %p_cast23" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1731 'getelementptr' 'conv3_weights_local_6_0_0_addr_17' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_11 : Operation 1732 [1/1] (0.00ns)   --->   "%conv3_weights_local_7_0_0_addr_17 = getelementptr i32 %conv3_weights_local_7_0_0, i64 0, i64 %p_cast23" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1732 'getelementptr' 'conv3_weights_local_7_0_0_addr_17' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.00>
ST_11 : Operation 1733 [1/2] (1.23ns)   --->   "%conv3_weights_local_0_0_0_load_16 = load i6 %conv3_weights_local_0_0_0_addr_16" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1733 'load' 'conv3_weights_local_0_0_0_load_16' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_11 : Operation 1734 [1/2] (1.23ns)   --->   "%conv3_weights_local_1_0_0_load_16 = load i6 %conv3_weights_local_1_0_0_addr_16" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1734 'load' 'conv3_weights_local_1_0_0_load_16' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_11 : Operation 1735 [1/2] (1.23ns)   --->   "%conv3_weights_local_2_0_0_load_16 = load i6 %conv3_weights_local_2_0_0_addr_16" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1735 'load' 'conv3_weights_local_2_0_0_load_16' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_11 : Operation 1736 [1/2] (1.23ns)   --->   "%conv3_weights_local_3_0_0_load_16 = load i6 %conv3_weights_local_3_0_0_addr_16" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1736 'load' 'conv3_weights_local_3_0_0_load_16' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_11 : Operation 1737 [1/2] (1.23ns)   --->   "%conv3_weights_local_4_0_0_load_16 = load i6 %conv3_weights_local_4_0_0_addr_16" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1737 'load' 'conv3_weights_local_4_0_0_load_16' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_11 : Operation 1738 [1/2] (1.23ns)   --->   "%conv3_weights_local_5_0_0_load_16 = load i6 %conv3_weights_local_5_0_0_addr_16" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1738 'load' 'conv3_weights_local_5_0_0_load_16' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_11 : Operation 1739 [1/2] (1.23ns)   --->   "%conv3_weights_local_6_0_0_load_16 = load i6 %conv3_weights_local_6_0_0_addr_16" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1739 'load' 'conv3_weights_local_6_0_0_load_16' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_11 : Operation 1740 [1/2] (1.23ns)   --->   "%conv3_weights_local_7_0_0_load_16 = load i6 %conv3_weights_local_7_0_0_addr_16" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1740 'load' 'conv3_weights_local_7_0_0_load_16' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 != 6 & trunc_ln417_1 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_11 : Operation 1741 [1/1] (0.72ns)   --->   "%tmp_21_i_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.8float.i3, i32 %conv3_weights_local_0_0_0_load_16, i32 %conv3_weights_local_1_0_0_load_16, i32 %conv3_weights_local_2_0_0_load_16, i32 %conv3_weights_local_3_0_0_load_16, i32 %conv3_weights_local_4_0_0_load_16, i32 %conv3_weights_local_5_0_0_load_16, i32 %conv3_weights_local_6_0_0_load_16, i32 %conv3_weights_local_7_0_0_load_16, i3 %trunc_ln417_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1741 'mux' 'tmp_21_i_mid1' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1742 [1/1] (0.44ns)   --->   "%select_ln417_24 = select i1 %icmp_ln419, i32 %tmp_21_i_mid1, i32 %tmp_21_i" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1742 'select' 'select_ln417_24' <Predicate = (!icmp_ln417)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1743 [2/2] (1.23ns)   --->   "%conv3_weights_local_0_0_0_load_17 = load i6 %conv3_weights_local_0_0_0_addr_17" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1743 'load' 'conv3_weights_local_0_0_0_load_17' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_11 : Operation 1744 [2/2] (1.23ns)   --->   "%conv3_weights_local_1_0_0_load_17 = load i6 %conv3_weights_local_1_0_0_addr_17" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1744 'load' 'conv3_weights_local_1_0_0_load_17' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_11 : Operation 1745 [2/2] (1.23ns)   --->   "%conv3_weights_local_2_0_0_load_17 = load i6 %conv3_weights_local_2_0_0_addr_17" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1745 'load' 'conv3_weights_local_2_0_0_load_17' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_11 : Operation 1746 [2/2] (1.23ns)   --->   "%conv3_weights_local_3_0_0_load_17 = load i6 %conv3_weights_local_3_0_0_addr_17" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1746 'load' 'conv3_weights_local_3_0_0_load_17' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_11 : Operation 1747 [2/2] (1.23ns)   --->   "%conv3_weights_local_4_0_0_load_17 = load i6 %conv3_weights_local_4_0_0_addr_17" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1747 'load' 'conv3_weights_local_4_0_0_load_17' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_11 : Operation 1748 [2/2] (1.23ns)   --->   "%conv3_weights_local_5_0_0_load_17 = load i6 %conv3_weights_local_5_0_0_addr_17" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1748 'load' 'conv3_weights_local_5_0_0_load_17' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_11 : Operation 1749 [2/2] (1.23ns)   --->   "%conv3_weights_local_6_0_0_load_17 = load i6 %conv3_weights_local_6_0_0_addr_17" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1749 'load' 'conv3_weights_local_6_0_0_load_17' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_11 : Operation 1750 [2/2] (1.23ns)   --->   "%conv3_weights_local_7_0_0_load_17 = load i6 %conv3_weights_local_7_0_0_addr_17" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1750 'load' 'conv3_weights_local_7_0_0_load_17' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 != 6 & trunc_ln417_1 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_11 : Operation 1751 [1/4] (6.43ns)   --->   "%add_i = fadd i32 %layer3_output_tile_0_load, i32 %mul_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1751 'fadd' 'add_i' <Predicate = (!icmp_ln417)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1752 [1/3] (7.01ns)   --->   "%mul_2_2_i = fmul i32 %select_ln417_14, i32 %input_tile_load_12" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1752 'fmul' 'mul_2_2_i' <Predicate = (!icmp_ln417)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1753 [1/3] (7.01ns)   --->   "%mul_2_3_i = fmul i32 %select_ln417_15, i32 %input_tile_load_13" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1753 'fmul' 'mul_2_3_i' <Predicate = (!icmp_ln417)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1754 [2/3] (7.01ns)   --->   "%mul_2_4_i = fmul i32 %select_ln417_16, i32 %input_tile_load_14" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1754 'fmul' 'mul_2_4_i' <Predicate = (!icmp_ln417)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1755 [1/3] (7.01ns)   --->   "%mul_3_i = fmul i32 %select_ln417_17, i32 %input_tile_load_15" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1755 'fmul' 'mul_3_i' <Predicate = (!icmp_ln417)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1756 [2/3] (7.01ns)   --->   "%mul_3_1_i = fmul i32 %select_ln417_18, i32 %input_tile_load_16" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1756 'fmul' 'mul_3_1_i' <Predicate = (!icmp_ln417)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1757 [2/3] (7.01ns)   --->   "%mul_3_2_i = fmul i32 %select_ln417_19, i32 %input_tile_load_17" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1757 'fmul' 'mul_3_2_i' <Predicate = (!icmp_ln417)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (0.87ns)   --->   Input mux for Operation 1758 '%mul_3_3_i = fmul i32 %select_ln417_20, i32 %input_tile_load_18'
ST_11 : Operation 1758 [3/3] (6.13ns)   --->   "%mul_3_3_i = fmul i32 %select_ln417_20, i32 %input_tile_load_18" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1758 'fmul' 'mul_3_3_i' <Predicate = (!icmp_ln417)> <Delay = 6.13> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (0.87ns)   --->   Input mux for Operation 1759 '%mul_3_4_i = fmul i32 %select_ln417_21, i32 %input_tile_load_19'
ST_11 : Operation 1759 [3/3] (6.13ns)   --->   "%mul_3_4_i = fmul i32 %select_ln417_21, i32 %input_tile_load_19" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1759 'fmul' 'mul_3_4_i' <Predicate = (!icmp_ln417)> <Delay = 6.13> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : [1/1] (0.87ns)   --->   Input mux for Operation 1760 '%mul_4_i = fmul i32 %select_ln417_22, i32 %input_tile_load_20'
ST_11 : Operation 1760 [3/3] (6.13ns)   --->   "%mul_4_i = fmul i32 %select_ln417_22, i32 %input_tile_load_20" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1760 'fmul' 'mul_4_i' <Predicate = (!icmp_ln417)> <Delay = 6.13> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 1761 [1/2] (1.23ns)   --->   "%input_tile_load_24 = load i14 %input_tile_addr_24" [src/srcnn.cpp:447->src/srcnn.cpp:122]   --->   Operation 1761 'load' 'input_tile_load_24' <Predicate = (!icmp_ln417)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 9248> <RAM>

State 12 <SV = 11> <Delay = 7.01>
ST_12 : Operation 1762 [1/2] (1.23ns)   --->   "%conv3_weights_local_0_0_0_load_8 = load i6 %conv3_weights_local_0_0_0_addr_8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1762 'load' 'conv3_weights_local_0_0_0_load_8' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_12 : Operation 1763 [1/2] (1.23ns)   --->   "%conv3_weights_local_1_0_0_load_8 = load i6 %conv3_weights_local_1_0_0_addr_8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1763 'load' 'conv3_weights_local_1_0_0_load_8' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_12 : Operation 1764 [1/2] (1.23ns)   --->   "%conv3_weights_local_2_0_0_load_8 = load i6 %conv3_weights_local_2_0_0_addr_8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1764 'load' 'conv3_weights_local_2_0_0_load_8' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_12 : Operation 1765 [1/2] (1.23ns)   --->   "%conv3_weights_local_3_0_0_load_8 = load i6 %conv3_weights_local_3_0_0_addr_8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1765 'load' 'conv3_weights_local_3_0_0_load_8' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_12 : Operation 1766 [1/2] (1.23ns)   --->   "%conv3_weights_local_4_0_0_load_8 = load i6 %conv3_weights_local_4_0_0_addr_8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1766 'load' 'conv3_weights_local_4_0_0_load_8' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_12 : Operation 1767 [1/2] (1.23ns)   --->   "%conv3_weights_local_5_0_0_load_8 = load i6 %conv3_weights_local_5_0_0_addr_8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1767 'load' 'conv3_weights_local_5_0_0_load_8' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_12 : Operation 1768 [1/2] (1.23ns)   --->   "%conv3_weights_local_6_0_0_load_8 = load i6 %conv3_weights_local_6_0_0_addr_8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1768 'load' 'conv3_weights_local_6_0_0_load_8' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_12 : Operation 1769 [1/2] (1.23ns)   --->   "%conv3_weights_local_7_0_0_load_8 = load i6 %conv3_weights_local_7_0_0_addr_8" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1769 'load' 'conv3_weights_local_7_0_0_load_8' <Predicate = (!icmp_ln417 & !icmp_ln419 & trunc_ln417 != 0 & trunc_ln417 != 1 & trunc_ln417 != 2 & trunc_ln417 != 3 & trunc_ln417 != 4 & trunc_ln417 != 5 & trunc_ln417 != 6 & trunc_ln417 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_12 : Operation 1770 [1/1] (0.72ns)   --->   "%tmp_23_i = mux i32 @_ssdm_op_Mux.ap_auto.8float.i3, i32 %conv3_weights_local_0_0_0_load_8, i32 %conv3_weights_local_1_0_0_load_8, i32 %conv3_weights_local_2_0_0_load_8, i32 %conv3_weights_local_3_0_0_load_8, i32 %conv3_weights_local_4_0_0_load_8, i32 %conv3_weights_local_5_0_0_load_8, i32 %conv3_weights_local_6_0_0_load_8, i32 %conv3_weights_local_7_0_0_load_8, i3 %trunc_ln417" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1770 'mux' 'tmp_23_i' <Predicate = (!icmp_ln419)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1771 [1/2] (1.23ns)   --->   "%conv3_weights_local_0_0_0_load_17 = load i6 %conv3_weights_local_0_0_0_addr_17" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1771 'load' 'conv3_weights_local_0_0_0_load_17' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 == 0)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_12 : Operation 1772 [1/2] (1.23ns)   --->   "%conv3_weights_local_1_0_0_load_17 = load i6 %conv3_weights_local_1_0_0_addr_17" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1772 'load' 'conv3_weights_local_1_0_0_load_17' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 == 1)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_12 : Operation 1773 [1/2] (1.23ns)   --->   "%conv3_weights_local_2_0_0_load_17 = load i6 %conv3_weights_local_2_0_0_addr_17" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1773 'load' 'conv3_weights_local_2_0_0_load_17' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 == 2)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_12 : Operation 1774 [1/2] (1.23ns)   --->   "%conv3_weights_local_3_0_0_load_17 = load i6 %conv3_weights_local_3_0_0_addr_17" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1774 'load' 'conv3_weights_local_3_0_0_load_17' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 == 3)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_12 : Operation 1775 [1/2] (1.23ns)   --->   "%conv3_weights_local_4_0_0_load_17 = load i6 %conv3_weights_local_4_0_0_addr_17" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1775 'load' 'conv3_weights_local_4_0_0_load_17' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 == 4)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_12 : Operation 1776 [1/2] (1.23ns)   --->   "%conv3_weights_local_5_0_0_load_17 = load i6 %conv3_weights_local_5_0_0_addr_17" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1776 'load' 'conv3_weights_local_5_0_0_load_17' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 == 5)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_12 : Operation 1777 [1/2] (1.23ns)   --->   "%conv3_weights_local_6_0_0_load_17 = load i6 %conv3_weights_local_6_0_0_addr_17" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1777 'load' 'conv3_weights_local_6_0_0_load_17' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 == 6)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_12 : Operation 1778 [1/2] (1.23ns)   --->   "%conv3_weights_local_7_0_0_load_17 = load i6 %conv3_weights_local_7_0_0_addr_17" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1778 'load' 'conv3_weights_local_7_0_0_load_17' <Predicate = (!icmp_ln417 & icmp_ln419 & trunc_ln417_1 != 0 & trunc_ln417_1 != 1 & trunc_ln417_1 != 2 & trunc_ln417_1 != 3 & trunc_ln417_1 != 4 & trunc_ln417_1 != 5 & trunc_ln417_1 != 6 & trunc_ln417_1 == 7)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_12 : Operation 1779 [1/1] (0.72ns)   --->   "%tmp_23_i_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.8float.i3, i32 %conv3_weights_local_0_0_0_load_17, i32 %conv3_weights_local_1_0_0_load_17, i32 %conv3_weights_local_2_0_0_load_17, i32 %conv3_weights_local_3_0_0_load_17, i32 %conv3_weights_local_4_0_0_load_17, i32 %conv3_weights_local_5_0_0_load_17, i32 %conv3_weights_local_6_0_0_load_17, i32 %conv3_weights_local_7_0_0_load_17, i3 %trunc_ln417_1" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1779 'mux' 'tmp_23_i_mid1' <Predicate = (!icmp_ln417 & icmp_ln419)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1780 [1/1] (0.44ns)   --->   "%select_ln417_26 = select i1 %icmp_ln419, i32 %tmp_23_i_mid1, i32 %tmp_23_i" [src/srcnn.cpp:417->src/srcnn.cpp:122]   --->   Operation 1780 'select' 'select_ln417_26' <Predicate = (!icmp_ln417)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : [1/1] (0.87ns)   --->   Input mux for Operation 1781 '%add92_i = fadd i32 %add_i, i32 %mul_i_257'
ST_12 : Operation 1781 [4/4] (5.55ns)   --->   "%add92_i = fadd i32 %add_i, i32 %mul_i_257" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1781 'fadd' 'add92_i' <Predicate = (!icmp_ln417)> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1782 [1/3] (7.01ns)   --->   "%mul_2_4_i = fmul i32 %select_ln417_16, i32 %input_tile_load_14" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1782 'fmul' 'mul_2_4_i' <Predicate = (!icmp_ln417)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1783 [1/3] (7.01ns)   --->   "%mul_3_1_i = fmul i32 %select_ln417_18, i32 %input_tile_load_16" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1783 'fmul' 'mul_3_1_i' <Predicate = (!icmp_ln417)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1784 [1/3] (7.01ns)   --->   "%mul_3_2_i = fmul i32 %select_ln417_19, i32 %input_tile_load_17" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1784 'fmul' 'mul_3_2_i' <Predicate = (!icmp_ln417)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1785 [2/3] (7.01ns)   --->   "%mul_3_3_i = fmul i32 %select_ln417_20, i32 %input_tile_load_18" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1785 'fmul' 'mul_3_3_i' <Predicate = (!icmp_ln417)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1786 [2/3] (7.01ns)   --->   "%mul_3_4_i = fmul i32 %select_ln417_21, i32 %input_tile_load_19" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1786 'fmul' 'mul_3_4_i' <Predicate = (!icmp_ln417)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 1787 [2/3] (7.01ns)   --->   "%mul_4_i = fmul i32 %select_ln417_22, i32 %input_tile_load_20" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1787 'fmul' 'mul_4_i' <Predicate = (!icmp_ln417)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (0.87ns)   --->   Input mux for Operation 1788 '%mul_4_1_i = fmul i32 %select_ln417_23, i32 %input_tile_load_21'
ST_12 : Operation 1788 [3/3] (6.13ns)   --->   "%mul_4_1_i = fmul i32 %select_ln417_23, i32 %input_tile_load_21" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1788 'fmul' 'mul_4_1_i' <Predicate = (!icmp_ln417)> <Delay = 6.13> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (0.87ns)   --->   Input mux for Operation 1789 '%mul_4_2_i = fmul i32 %select_ln417_24, i32 %input_tile_load_22'
ST_12 : Operation 1789 [3/3] (6.13ns)   --->   "%mul_4_2_i = fmul i32 %select_ln417_24, i32 %input_tile_load_22" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1789 'fmul' 'mul_4_2_i' <Predicate = (!icmp_ln417)> <Delay = 6.13> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : [1/1] (0.87ns)   --->   Input mux for Operation 1790 '%mul_4_3_i = fmul i32 %select_ln417_25, i32 %input_tile_load_23'
ST_12 : Operation 1790 [3/3] (6.13ns)   --->   "%mul_4_3_i = fmul i32 %select_ln417_25, i32 %input_tile_load_23" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1790 'fmul' 'mul_4_3_i' <Predicate = (!icmp_ln417)> <Delay = 6.13> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.01>
ST_13 : Operation 1791 [3/4] (6.43ns)   --->   "%add92_i = fadd i32 %add_i, i32 %mul_i_257" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1791 'fadd' 'add92_i' <Predicate = (!icmp_ln417)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1792 [1/3] (7.01ns)   --->   "%mul_3_3_i = fmul i32 %select_ln417_20, i32 %input_tile_load_18" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1792 'fmul' 'mul_3_3_i' <Predicate = (!icmp_ln417)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1793 [1/3] (7.01ns)   --->   "%mul_3_4_i = fmul i32 %select_ln417_21, i32 %input_tile_load_19" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1793 'fmul' 'mul_3_4_i' <Predicate = (!icmp_ln417)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1794 [1/3] (7.01ns)   --->   "%mul_4_i = fmul i32 %select_ln417_22, i32 %input_tile_load_20" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1794 'fmul' 'mul_4_i' <Predicate = (!icmp_ln417)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1795 [2/3] (7.01ns)   --->   "%mul_4_1_i = fmul i32 %select_ln417_23, i32 %input_tile_load_21" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1795 'fmul' 'mul_4_1_i' <Predicate = (!icmp_ln417)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1796 [2/3] (7.01ns)   --->   "%mul_4_2_i = fmul i32 %select_ln417_24, i32 %input_tile_load_22" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1796 'fmul' 'mul_4_2_i' <Predicate = (!icmp_ln417)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 1797 [2/3] (7.01ns)   --->   "%mul_4_3_i = fmul i32 %select_ln417_25, i32 %input_tile_load_23" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1797 'fmul' 'mul_4_3_i' <Predicate = (!icmp_ln417)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : [1/1] (0.87ns)   --->   Input mux for Operation 1798 '%mul_4_4_i = fmul i32 %select_ln417_26, i32 %input_tile_load_24'
ST_13 : Operation 1798 [3/3] (6.13ns)   --->   "%mul_4_4_i = fmul i32 %select_ln417_26, i32 %input_tile_load_24" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1798 'fmul' 'mul_4_4_i' <Predicate = (!icmp_ln417)> <Delay = 6.13> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.01>
ST_14 : Operation 1799 [2/4] (6.43ns)   --->   "%add92_i = fadd i32 %add_i, i32 %mul_i_257" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1799 'fadd' 'add92_i' <Predicate = (!icmp_ln417)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1800 [1/3] (7.01ns)   --->   "%mul_4_1_i = fmul i32 %select_ln417_23, i32 %input_tile_load_21" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1800 'fmul' 'mul_4_1_i' <Predicate = (!icmp_ln417)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1801 [1/3] (7.01ns)   --->   "%mul_4_2_i = fmul i32 %select_ln417_24, i32 %input_tile_load_22" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1801 'fmul' 'mul_4_2_i' <Predicate = (!icmp_ln417)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1802 [1/3] (7.01ns)   --->   "%mul_4_3_i = fmul i32 %select_ln417_25, i32 %input_tile_load_23" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1802 'fmul' 'mul_4_3_i' <Predicate = (!icmp_ln417)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1803 [2/3] (7.01ns)   --->   "%mul_4_4_i = fmul i32 %select_ln417_26, i32 %input_tile_load_24" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1803 'fmul' 'mul_4_4_i' <Predicate = (!icmp_ln417)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.01>
ST_15 : Operation 1804 [1/4] (6.43ns)   --->   "%add92_i = fadd i32 %add_i, i32 %mul_i_257" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1804 'fadd' 'add92_i' <Predicate = (!icmp_ln417)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1805 [1/3] (7.01ns)   --->   "%mul_4_4_i = fmul i32 %select_ln417_26, i32 %input_tile_load_24" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1805 'fmul' 'mul_4_4_i' <Predicate = (!icmp_ln417)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : [1/1] (0.87ns)   --->   Input mux for Operation 1806 '%add92_5_i = fadd i32 %add92_i, i32 %mul_5_i'
ST_16 : Operation 1806 [4/4] (5.55ns)   --->   "%add92_5_i = fadd i32 %add92_i, i32 %mul_5_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1806 'fadd' 'add92_5_i' <Predicate = (!icmp_ln417)> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.43>
ST_17 : Operation 1807 [3/4] (6.43ns)   --->   "%add92_5_i = fadd i32 %add92_i, i32 %mul_5_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1807 'fadd' 'add92_5_i' <Predicate = (!icmp_ln417)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.43>
ST_18 : Operation 1808 [2/4] (6.43ns)   --->   "%add92_5_i = fadd i32 %add92_i, i32 %mul_5_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1808 'fadd' 'add92_5_i' <Predicate = (!icmp_ln417)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.43>
ST_19 : Operation 1809 [1/4] (6.43ns)   --->   "%add92_5_i = fadd i32 %add92_i, i32 %mul_5_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1809 'fadd' 'add92_5_i' <Predicate = (!icmp_ln417)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.43>
ST_20 : [1/1] (0.87ns)   --->   Input mux for Operation 1810 '%add92_6_i = fadd i32 %add92_5_i, i32 %mul_6_i'
ST_20 : Operation 1810 [4/4] (5.55ns)   --->   "%add92_6_i = fadd i32 %add92_5_i, i32 %mul_6_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1810 'fadd' 'add92_6_i' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.43>
ST_21 : Operation 1811 [3/4] (6.43ns)   --->   "%add92_6_i = fadd i32 %add92_5_i, i32 %mul_6_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1811 'fadd' 'add92_6_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.43>
ST_22 : Operation 1812 [2/4] (6.43ns)   --->   "%add92_6_i = fadd i32 %add92_5_i, i32 %mul_6_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1812 'fadd' 'add92_6_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.43>
ST_23 : Operation 1813 [1/4] (6.43ns)   --->   "%add92_6_i = fadd i32 %add92_5_i, i32 %mul_6_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1813 'fadd' 'add92_6_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.43>
ST_24 : [1/1] (0.87ns)   --->   Input mux for Operation 1814 '%add92_7_i = fadd i32 %add92_6_i, i32 %mul_7_i'
ST_24 : Operation 1814 [4/4] (5.55ns)   --->   "%add92_7_i = fadd i32 %add92_6_i, i32 %mul_7_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1814 'fadd' 'add92_7_i' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.43>
ST_25 : Operation 1815 [3/4] (6.43ns)   --->   "%add92_7_i = fadd i32 %add92_6_i, i32 %mul_7_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1815 'fadd' 'add92_7_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.43>
ST_26 : Operation 1816 [2/4] (6.43ns)   --->   "%add92_7_i = fadd i32 %add92_6_i, i32 %mul_7_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1816 'fadd' 'add92_7_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.43>
ST_27 : Operation 1817 [1/4] (6.43ns)   --->   "%add92_7_i = fadd i32 %add92_6_i, i32 %mul_7_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1817 'fadd' 'add92_7_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.43>
ST_28 : [1/1] (0.87ns)   --->   Input mux for Operation 1818 '%add92_1_i = fadd i32 %add92_7_i, i32 %mul_1_i'
ST_28 : Operation 1818 [4/4] (5.55ns)   --->   "%add92_1_i = fadd i32 %add92_7_i, i32 %mul_1_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1818 'fadd' 'add92_1_i' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.43>
ST_29 : Operation 1819 [3/4] (6.43ns)   --->   "%add92_1_i = fadd i32 %add92_7_i, i32 %mul_1_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1819 'fadd' 'add92_1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.43>
ST_30 : Operation 1820 [2/4] (6.43ns)   --->   "%add92_1_i = fadd i32 %add92_7_i, i32 %mul_1_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1820 'fadd' 'add92_1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.43>
ST_31 : Operation 1821 [1/4] (6.43ns)   --->   "%add92_1_i = fadd i32 %add92_7_i, i32 %mul_1_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1821 'fadd' 'add92_1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.43>
ST_32 : [1/1] (0.87ns)   --->   Input mux for Operation 1822 '%add92_1_1_i = fadd i32 %add92_1_i, i32 %mul_1_1_i'
ST_32 : Operation 1822 [4/4] (5.55ns)   --->   "%add92_1_1_i = fadd i32 %add92_1_i, i32 %mul_1_1_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1822 'fadd' 'add92_1_1_i' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.43>
ST_33 : Operation 1823 [3/4] (6.43ns)   --->   "%add92_1_1_i = fadd i32 %add92_1_i, i32 %mul_1_1_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1823 'fadd' 'add92_1_1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.43>
ST_34 : Operation 1824 [2/4] (6.43ns)   --->   "%add92_1_1_i = fadd i32 %add92_1_i, i32 %mul_1_1_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1824 'fadd' 'add92_1_1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.43>
ST_35 : Operation 1825 [1/4] (6.43ns)   --->   "%add92_1_1_i = fadd i32 %add92_1_i, i32 %mul_1_1_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1825 'fadd' 'add92_1_1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.43>
ST_36 : [1/1] (0.87ns)   --->   Input mux for Operation 1826 '%add92_1_2_i = fadd i32 %add92_1_1_i, i32 %mul_1_2_i'
ST_36 : Operation 1826 [4/4] (5.55ns)   --->   "%add92_1_2_i = fadd i32 %add92_1_1_i, i32 %mul_1_2_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1826 'fadd' 'add92_1_2_i' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.43>
ST_37 : Operation 1827 [3/4] (6.43ns)   --->   "%add92_1_2_i = fadd i32 %add92_1_1_i, i32 %mul_1_2_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1827 'fadd' 'add92_1_2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.43>
ST_38 : Operation 1828 [2/4] (6.43ns)   --->   "%add92_1_2_i = fadd i32 %add92_1_1_i, i32 %mul_1_2_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1828 'fadd' 'add92_1_2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.43>
ST_39 : Operation 1829 [1/4] (6.43ns)   --->   "%add92_1_2_i = fadd i32 %add92_1_1_i, i32 %mul_1_2_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1829 'fadd' 'add92_1_2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.43>
ST_40 : [1/1] (0.87ns)   --->   Input mux for Operation 1830 '%add92_1_3_i = fadd i32 %add92_1_2_i, i32 %mul_1_3_i'
ST_40 : Operation 1830 [4/4] (5.55ns)   --->   "%add92_1_3_i = fadd i32 %add92_1_2_i, i32 %mul_1_3_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1830 'fadd' 'add92_1_3_i' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.43>
ST_41 : Operation 1831 [3/4] (6.43ns)   --->   "%add92_1_3_i = fadd i32 %add92_1_2_i, i32 %mul_1_3_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1831 'fadd' 'add92_1_3_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.43>
ST_42 : Operation 1832 [2/4] (6.43ns)   --->   "%add92_1_3_i = fadd i32 %add92_1_2_i, i32 %mul_1_3_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1832 'fadd' 'add92_1_3_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.43>
ST_43 : Operation 1833 [1/4] (6.43ns)   --->   "%add92_1_3_i = fadd i32 %add92_1_2_i, i32 %mul_1_3_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1833 'fadd' 'add92_1_3_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 6.43>
ST_44 : [1/1] (0.87ns)   --->   Input mux for Operation 1834 '%add92_1_4_i = fadd i32 %add92_1_3_i, i32 %mul_1_4_i'
ST_44 : Operation 1834 [4/4] (5.55ns)   --->   "%add92_1_4_i = fadd i32 %add92_1_3_i, i32 %mul_1_4_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1834 'fadd' 'add92_1_4_i' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.43>
ST_45 : Operation 1835 [3/4] (6.43ns)   --->   "%add92_1_4_i = fadd i32 %add92_1_3_i, i32 %mul_1_4_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1835 'fadd' 'add92_1_4_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.43>
ST_46 : Operation 1836 [2/4] (6.43ns)   --->   "%add92_1_4_i = fadd i32 %add92_1_3_i, i32 %mul_1_4_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1836 'fadd' 'add92_1_4_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.43>
ST_47 : Operation 1837 [1/4] (6.43ns)   --->   "%add92_1_4_i = fadd i32 %add92_1_3_i, i32 %mul_1_4_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1837 'fadd' 'add92_1_4_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 6.43>
ST_48 : [1/1] (0.87ns)   --->   Input mux for Operation 1838 '%add92_2_i = fadd i32 %add92_1_4_i, i32 %mul_2_i'
ST_48 : Operation 1838 [4/4] (5.55ns)   --->   "%add92_2_i = fadd i32 %add92_1_4_i, i32 %mul_2_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1838 'fadd' 'add92_2_i' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 6.43>
ST_49 : Operation 1839 [3/4] (6.43ns)   --->   "%add92_2_i = fadd i32 %add92_1_4_i, i32 %mul_2_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1839 'fadd' 'add92_2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 6.43>
ST_50 : Operation 1840 [2/4] (6.43ns)   --->   "%add92_2_i = fadd i32 %add92_1_4_i, i32 %mul_2_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1840 'fadd' 'add92_2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 6.43>
ST_51 : Operation 1841 [1/4] (6.43ns)   --->   "%add92_2_i = fadd i32 %add92_1_4_i, i32 %mul_2_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1841 'fadd' 'add92_2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 6.43>
ST_52 : [1/1] (0.87ns)   --->   Input mux for Operation 1842 '%add92_2_1_i = fadd i32 %add92_2_i, i32 %mul_2_1_i'
ST_52 : Operation 1842 [4/4] (5.55ns)   --->   "%add92_2_1_i = fadd i32 %add92_2_i, i32 %mul_2_1_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1842 'fadd' 'add92_2_1_i' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 6.43>
ST_53 : Operation 1843 [3/4] (6.43ns)   --->   "%add92_2_1_i = fadd i32 %add92_2_i, i32 %mul_2_1_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1843 'fadd' 'add92_2_1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 6.43>
ST_54 : Operation 1844 [2/4] (6.43ns)   --->   "%add92_2_1_i = fadd i32 %add92_2_i, i32 %mul_2_1_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1844 'fadd' 'add92_2_1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 6.43>
ST_55 : Operation 1845 [1/4] (6.43ns)   --->   "%add92_2_1_i = fadd i32 %add92_2_i, i32 %mul_2_1_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1845 'fadd' 'add92_2_1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 6.43>
ST_56 : [1/1] (0.87ns)   --->   Input mux for Operation 1846 '%add92_2_2_i = fadd i32 %add92_2_1_i, i32 %mul_2_2_i'
ST_56 : Operation 1846 [4/4] (5.55ns)   --->   "%add92_2_2_i = fadd i32 %add92_2_1_i, i32 %mul_2_2_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1846 'fadd' 'add92_2_2_i' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 6.43>
ST_57 : Operation 1847 [3/4] (6.43ns)   --->   "%add92_2_2_i = fadd i32 %add92_2_1_i, i32 %mul_2_2_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1847 'fadd' 'add92_2_2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 6.43>
ST_58 : Operation 1848 [2/4] (6.43ns)   --->   "%add92_2_2_i = fadd i32 %add92_2_1_i, i32 %mul_2_2_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1848 'fadd' 'add92_2_2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 6.43>
ST_59 : Operation 1849 [1/4] (6.43ns)   --->   "%add92_2_2_i = fadd i32 %add92_2_1_i, i32 %mul_2_2_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1849 'fadd' 'add92_2_2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 6.43>
ST_60 : [1/1] (0.87ns)   --->   Input mux for Operation 1850 '%add92_2_3_i = fadd i32 %add92_2_2_i, i32 %mul_2_3_i'
ST_60 : Operation 1850 [4/4] (5.55ns)   --->   "%add92_2_3_i = fadd i32 %add92_2_2_i, i32 %mul_2_3_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1850 'fadd' 'add92_2_3_i' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 6.43>
ST_61 : Operation 1851 [3/4] (6.43ns)   --->   "%add92_2_3_i = fadd i32 %add92_2_2_i, i32 %mul_2_3_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1851 'fadd' 'add92_2_3_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 6.43>
ST_62 : Operation 1852 [2/4] (6.43ns)   --->   "%add92_2_3_i = fadd i32 %add92_2_2_i, i32 %mul_2_3_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1852 'fadd' 'add92_2_3_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 6.43>
ST_63 : Operation 1853 [1/4] (6.43ns)   --->   "%add92_2_3_i = fadd i32 %add92_2_2_i, i32 %mul_2_3_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1853 'fadd' 'add92_2_3_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 6.43>
ST_64 : [1/1] (0.87ns)   --->   Input mux for Operation 1854 '%add92_2_4_i = fadd i32 %add92_2_3_i, i32 %mul_2_4_i'
ST_64 : Operation 1854 [4/4] (5.55ns)   --->   "%add92_2_4_i = fadd i32 %add92_2_3_i, i32 %mul_2_4_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1854 'fadd' 'add92_2_4_i' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 6.43>
ST_65 : Operation 1855 [3/4] (6.43ns)   --->   "%add92_2_4_i = fadd i32 %add92_2_3_i, i32 %mul_2_4_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1855 'fadd' 'add92_2_4_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 6.43>
ST_66 : Operation 1856 [2/4] (6.43ns)   --->   "%add92_2_4_i = fadd i32 %add92_2_3_i, i32 %mul_2_4_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1856 'fadd' 'add92_2_4_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 6.43>
ST_67 : Operation 1857 [1/4] (6.43ns)   --->   "%add92_2_4_i = fadd i32 %add92_2_3_i, i32 %mul_2_4_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1857 'fadd' 'add92_2_4_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 6.43>
ST_68 : [1/1] (0.87ns)   --->   Input mux for Operation 1858 '%add92_3_i = fadd i32 %add92_2_4_i, i32 %mul_3_i'
ST_68 : Operation 1858 [4/4] (5.55ns)   --->   "%add92_3_i = fadd i32 %add92_2_4_i, i32 %mul_3_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1858 'fadd' 'add92_3_i' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 6.43>
ST_69 : Operation 1859 [3/4] (6.43ns)   --->   "%add92_3_i = fadd i32 %add92_2_4_i, i32 %mul_3_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1859 'fadd' 'add92_3_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 6.43>
ST_70 : Operation 1860 [2/4] (6.43ns)   --->   "%add92_3_i = fadd i32 %add92_2_4_i, i32 %mul_3_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1860 'fadd' 'add92_3_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 6.43>
ST_71 : Operation 1861 [1/4] (6.43ns)   --->   "%add92_3_i = fadd i32 %add92_2_4_i, i32 %mul_3_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1861 'fadd' 'add92_3_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 6.43>
ST_72 : [1/1] (0.87ns)   --->   Input mux for Operation 1862 '%add92_3_1_i = fadd i32 %add92_3_i, i32 %mul_3_1_i'
ST_72 : Operation 1862 [4/4] (5.55ns)   --->   "%add92_3_1_i = fadd i32 %add92_3_i, i32 %mul_3_1_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1862 'fadd' 'add92_3_1_i' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 6.43>
ST_73 : Operation 1863 [3/4] (6.43ns)   --->   "%add92_3_1_i = fadd i32 %add92_3_i, i32 %mul_3_1_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1863 'fadd' 'add92_3_1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 6.43>
ST_74 : Operation 1864 [2/4] (6.43ns)   --->   "%add92_3_1_i = fadd i32 %add92_3_i, i32 %mul_3_1_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1864 'fadd' 'add92_3_1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 6.43>
ST_75 : Operation 1865 [1/4] (6.43ns)   --->   "%add92_3_1_i = fadd i32 %add92_3_i, i32 %mul_3_1_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1865 'fadd' 'add92_3_1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 6.43>
ST_76 : [1/1] (0.87ns)   --->   Input mux for Operation 1866 '%add92_3_2_i = fadd i32 %add92_3_1_i, i32 %mul_3_2_i'
ST_76 : Operation 1866 [4/4] (5.55ns)   --->   "%add92_3_2_i = fadd i32 %add92_3_1_i, i32 %mul_3_2_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1866 'fadd' 'add92_3_2_i' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 6.43>
ST_77 : Operation 1867 [3/4] (6.43ns)   --->   "%add92_3_2_i = fadd i32 %add92_3_1_i, i32 %mul_3_2_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1867 'fadd' 'add92_3_2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 6.43>
ST_78 : Operation 1868 [2/4] (6.43ns)   --->   "%add92_3_2_i = fadd i32 %add92_3_1_i, i32 %mul_3_2_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1868 'fadd' 'add92_3_2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 6.43>
ST_79 : Operation 1869 [1/4] (6.43ns)   --->   "%add92_3_2_i = fadd i32 %add92_3_1_i, i32 %mul_3_2_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1869 'fadd' 'add92_3_2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 6.43>
ST_80 : [1/1] (0.87ns)   --->   Input mux for Operation 1870 '%add92_3_3_i = fadd i32 %add92_3_2_i, i32 %mul_3_3_i'
ST_80 : Operation 1870 [4/4] (5.55ns)   --->   "%add92_3_3_i = fadd i32 %add92_3_2_i, i32 %mul_3_3_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1870 'fadd' 'add92_3_3_i' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 6.43>
ST_81 : Operation 1871 [3/4] (6.43ns)   --->   "%add92_3_3_i = fadd i32 %add92_3_2_i, i32 %mul_3_3_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1871 'fadd' 'add92_3_3_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 6.43>
ST_82 : Operation 1872 [2/4] (6.43ns)   --->   "%add92_3_3_i = fadd i32 %add92_3_2_i, i32 %mul_3_3_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1872 'fadd' 'add92_3_3_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 6.43>
ST_83 : Operation 1873 [1/4] (6.43ns)   --->   "%add92_3_3_i = fadd i32 %add92_3_2_i, i32 %mul_3_3_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1873 'fadd' 'add92_3_3_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 6.43>
ST_84 : [1/1] (0.87ns)   --->   Input mux for Operation 1874 '%add92_3_4_i = fadd i32 %add92_3_3_i, i32 %mul_3_4_i'
ST_84 : Operation 1874 [4/4] (5.55ns)   --->   "%add92_3_4_i = fadd i32 %add92_3_3_i, i32 %mul_3_4_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1874 'fadd' 'add92_3_4_i' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 6.43>
ST_85 : Operation 1875 [3/4] (6.43ns)   --->   "%add92_3_4_i = fadd i32 %add92_3_3_i, i32 %mul_3_4_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1875 'fadd' 'add92_3_4_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 6.43>
ST_86 : Operation 1876 [2/4] (6.43ns)   --->   "%add92_3_4_i = fadd i32 %add92_3_3_i, i32 %mul_3_4_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1876 'fadd' 'add92_3_4_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 6.43>
ST_87 : Operation 1877 [1/4] (6.43ns)   --->   "%add92_3_4_i = fadd i32 %add92_3_3_i, i32 %mul_3_4_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1877 'fadd' 'add92_3_4_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 6.43>
ST_88 : [1/1] (0.87ns)   --->   Input mux for Operation 1878 '%add92_4_i = fadd i32 %add92_3_4_i, i32 %mul_4_i'
ST_88 : Operation 1878 [4/4] (5.55ns)   --->   "%add92_4_i = fadd i32 %add92_3_4_i, i32 %mul_4_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1878 'fadd' 'add92_4_i' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 6.43>
ST_89 : Operation 1879 [3/4] (6.43ns)   --->   "%add92_4_i = fadd i32 %add92_3_4_i, i32 %mul_4_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1879 'fadd' 'add92_4_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 6.43>
ST_90 : Operation 1880 [2/4] (6.43ns)   --->   "%add92_4_i = fadd i32 %add92_3_4_i, i32 %mul_4_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1880 'fadd' 'add92_4_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 6.43>
ST_91 : Operation 1881 [1/4] (6.43ns)   --->   "%add92_4_i = fadd i32 %add92_3_4_i, i32 %mul_4_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1881 'fadd' 'add92_4_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 6.43>
ST_92 : [1/1] (0.87ns)   --->   Input mux for Operation 1882 '%add92_4_1_i = fadd i32 %add92_4_i, i32 %mul_4_1_i'
ST_92 : Operation 1882 [4/4] (5.55ns)   --->   "%add92_4_1_i = fadd i32 %add92_4_i, i32 %mul_4_1_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1882 'fadd' 'add92_4_1_i' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 6.43>
ST_93 : Operation 1883 [3/4] (6.43ns)   --->   "%add92_4_1_i = fadd i32 %add92_4_i, i32 %mul_4_1_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1883 'fadd' 'add92_4_1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 6.43>
ST_94 : Operation 1884 [2/4] (6.43ns)   --->   "%add92_4_1_i = fadd i32 %add92_4_i, i32 %mul_4_1_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1884 'fadd' 'add92_4_1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 6.43>
ST_95 : Operation 1885 [1/4] (6.43ns)   --->   "%add92_4_1_i = fadd i32 %add92_4_i, i32 %mul_4_1_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1885 'fadd' 'add92_4_1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 6.43>
ST_96 : [1/1] (0.87ns)   --->   Input mux for Operation 1886 '%add92_4_2_i = fadd i32 %add92_4_1_i, i32 %mul_4_2_i'
ST_96 : Operation 1886 [4/4] (5.55ns)   --->   "%add92_4_2_i = fadd i32 %add92_4_1_i, i32 %mul_4_2_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1886 'fadd' 'add92_4_2_i' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 6.43>
ST_97 : Operation 1887 [3/4] (6.43ns)   --->   "%add92_4_2_i = fadd i32 %add92_4_1_i, i32 %mul_4_2_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1887 'fadd' 'add92_4_2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 6.43>
ST_98 : Operation 1888 [2/4] (6.43ns)   --->   "%add92_4_2_i = fadd i32 %add92_4_1_i, i32 %mul_4_2_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1888 'fadd' 'add92_4_2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 6.43>
ST_99 : Operation 1889 [1/4] (6.43ns)   --->   "%add92_4_2_i = fadd i32 %add92_4_1_i, i32 %mul_4_2_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1889 'fadd' 'add92_4_2_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1905 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 1905 'ret' 'ret_ln0' <Predicate = (icmp_ln417)> <Delay = 0.00>

State 100 <SV = 99> <Delay = 6.43>
ST_100 : [1/1] (0.87ns)   --->   Input mux for Operation 1890 '%add92_4_3_i = fadd i32 %add92_4_2_i, i32 %mul_4_3_i'
ST_100 : Operation 1890 [4/4] (5.55ns)   --->   "%add92_4_3_i = fadd i32 %add92_4_2_i, i32 %mul_4_3_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1890 'fadd' 'add92_4_3_i' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 6.43>
ST_101 : Operation 1891 [3/4] (6.43ns)   --->   "%add92_4_3_i = fadd i32 %add92_4_2_i, i32 %mul_4_3_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1891 'fadd' 'add92_4_3_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 6.43>
ST_102 : Operation 1892 [2/4] (6.43ns)   --->   "%add92_4_3_i = fadd i32 %add92_4_2_i, i32 %mul_4_3_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1892 'fadd' 'add92_4_3_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 6.43>
ST_103 : Operation 1893 [1/4] (6.43ns)   --->   "%add92_4_3_i = fadd i32 %add92_4_2_i, i32 %mul_4_3_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1893 'fadd' 'add92_4_3_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 6.43>
ST_104 : [1/1] (0.87ns)   --->   Input mux for Operation 1894 '%add92_4_4_i = fadd i32 %add92_4_3_i, i32 %mul_4_4_i'
ST_104 : Operation 1894 [4/4] (5.55ns)   --->   "%add92_4_4_i = fadd i32 %add92_4_3_i, i32 %mul_4_4_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1894 'fadd' 'add92_4_4_i' <Predicate = true> <Delay = 5.55> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 6.43>
ST_105 : Operation 1895 [3/4] (6.43ns)   --->   "%add92_4_4_i = fadd i32 %add92_4_3_i, i32 %mul_4_4_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1895 'fadd' 'add92_4_4_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 6.43>
ST_106 : Operation 1896 [2/4] (6.43ns)   --->   "%add92_4_4_i = fadd i32 %add92_4_3_i, i32 %mul_4_4_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1896 'fadd' 'add92_4_4_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 6.43>
ST_107 : Operation 1897 [1/4] (6.43ns)   --->   "%add92_4_4_i = fadd i32 %add92_4_3_i, i32 %mul_4_4_i" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1897 'fadd' 'add92_4_4_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 1.23>
ST_108 : Operation 1898 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @in_feat_loop_conv3_tile_height_loop_conv3_tile_width_loop_conv3_str"   --->   Operation 1898 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1899 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9248, i64 9248, i64 9248"   --->   Operation 1899 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1900 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @tile_height_loop_conv3_tile_width_loop_conv3_str"   --->   Operation 1900 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1901 [1/1] (0.00ns)   --->   "%specpipeline_ln422 = specpipeline void @_ssdm_op_SpecPipeline, i32 9, i32 0, i32 0, i32 0, void @empty_132" [src/srcnn.cpp:422->src/srcnn.cpp:122]   --->   Operation 1901 'specpipeline' 'specpipeline_ln422' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1902 [1/1] (0.00ns)   --->   "%specloopname_ln421 = specloopname void @_ssdm_op_SpecLoopName, void @empty_173" [src/srcnn.cpp:421->src/srcnn.cpp:122]   --->   Operation 1902 'specloopname' 'specloopname_ln421' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1903 [1/1] (1.23ns)   --->   "%store_ln446 = store i32 %add92_4_4_i, i9 %layer3_output_tile_0_addr" [src/srcnn.cpp:446->src/srcnn.cpp:122]   --->   Operation 1903 'store' 'store_ln446' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 289> <RAM>
ST_108 : Operation 1904 [1/1] (0.00ns)   --->   "%br_ln421 = br void %for.body60.i" [src/srcnn.cpp:421->src/srcnn.cpp:122]   --->   Operation 1904 'br' 'br_ln421' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten288') [39]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten288' [72]  (0.427 ns)

 <State 2>: 6.875ns
The critical path consists of the following:
	'load' operation ('indvar_flatten35_load', src/srcnn.cpp:419->src/srcnn.cpp:122) on local variable 'indvar_flatten35' [544]  (0.000 ns)
	'icmp' operation ('icmp_ln419', src/srcnn.cpp:419->src/srcnn.cpp:122) [548]  (0.787 ns)
	'select' operation ('select_ln417', src/srcnn.cpp:417->src/srcnn.cpp:122) [549]  (0.414 ns)
	'add' operation ('indvars_iv_next150_i_dup', src/srcnn.cpp:417->src/srcnn.cpp:122) [1039]  (0.789 ns)
	'add' operation ('p_cast_mid1', src/srcnn.cpp:417->src/srcnn.cpp:122) [1055]  (0.797 ns)
	'select' operation ('pad_h_mid1', src/srcnn.cpp:417->src/srcnn.cpp:122) [1057]  (0.000 ns)
	'select' operation ('select_ln419_2', src/srcnn.cpp:419->src/srcnn.cpp:122) [1058]  (0.391 ns)
	'add' operation ('add_ln447_3', src/srcnn.cpp:447->src/srcnn.cpp:122) [1060]  (0.798 ns)
	'add' operation ('add_ln447_4', src/srcnn.cpp:447->src/srcnn.cpp:122) [1064]  (0.831 ns)
	'add' operation ('add_ln447_16', src/srcnn.cpp:447->src/srcnn.cpp:122) [1123]  (0.831 ns)
	'getelementptr' operation ('input_tile_addr_1', src/srcnn.cpp:447->src/srcnn.cpp:122) [1125]  (0.000 ns)
	'load' operation ('input_tile_load', src/srcnn.cpp:447->src/srcnn.cpp:122) on array 'input_tile' [1138]  (1.237 ns)

 <State 3>: 4.060ns
The critical path consists of the following:
	'add' operation ('pad_w', src/srcnn.cpp:437->src/srcnn.cpp:122) [1142]  (0.789 ns)
	'icmp' operation ('icmp_ln441', src/srcnn.cpp:441->src/srcnn.cpp:122) [1169]  (0.789 ns)
	'select' operation ('pad_w', src/srcnn.cpp:441->src/srcnn.cpp:122) [1170]  (0.414 ns)
	'add' operation ('add_ln447_26', src/srcnn.cpp:447->src/srcnn.cpp:122) [1172]  (0.831 ns)
	'getelementptr' operation ('input_tile_addr_4', src/srcnn.cpp:447->src/srcnn.cpp:122) [1174]  (0.000 ns)
	'load' operation ('input_tile_load_3', src/srcnn.cpp:447->src/srcnn.cpp:122) on array 'input_tile' [1187]  (1.237 ns)

 <State 4>: 2.407ns
The critical path consists of the following:
	'load' operation ('conv3_weights_local_0_0_0_load', src/srcnn.cpp:417->src/srcnn.cpp:122) on array 'conv3_weights_local_0_0_0' [303]  (1.237 ns)
	'mux' operation ('tmp_i', src/srcnn.cpp:417->src/srcnn.cpp:122) [311]  (0.721 ns)
	'select' operation ('select_ln417_2', src/srcnn.cpp:417->src/srcnn.cpp:122) [785]  (0.449 ns)

 <State 5>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.877 ns)
'fmul' operation ('mul_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1139]  (6.139 ns)

 <State 6>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1139]  (7.016 ns)

 <State 7>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1139]  (7.016 ns)

 <State 8>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_5_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1167]  (7.016 ns)

 <State 9>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_7_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1210]  (7.016 ns)

 <State 10>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_1_4_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1225]  (7.016 ns)

 <State 11>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_2_2_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1234]  (7.016 ns)

 <State 12>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_2_4_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1240]  (7.016 ns)

 <State 13>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_3_3_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1252]  (7.016 ns)

 <State 14>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_4_1_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1261]  (7.016 ns)

 <State 15>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_4_4_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1270]  (7.016 ns)

 <State 16>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.877 ns)
'fadd' operation ('add92_5_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1168]  (5.560 ns)

 <State 17>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_5_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1168]  (6.437 ns)

 <State 18>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_5_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1168]  (6.437 ns)

 <State 19>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_5_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1168]  (6.437 ns)

 <State 20>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.877 ns)
'fadd' operation ('add92_6_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1189]  (5.560 ns)

 <State 21>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_6_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1189]  (6.437 ns)

 <State 22>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_6_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1189]  (6.437 ns)

 <State 23>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_6_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1189]  (6.437 ns)

 <State 24>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.877 ns)
'fadd' operation ('add92_7_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1211]  (5.560 ns)

 <State 25>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_7_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1211]  (6.437 ns)

 <State 26>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_7_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1211]  (6.437 ns)

 <State 27>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_7_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1211]  (6.437 ns)

 <State 28>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.877 ns)
'fadd' operation ('add92_1_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1214]  (5.560 ns)

 <State 29>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_1_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1214]  (6.437 ns)

 <State 30>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_1_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1214]  (6.437 ns)

 <State 31>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_1_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1214]  (6.437 ns)

 <State 32>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.877 ns)
'fadd' operation ('add92_1_1_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1217]  (5.560 ns)

 <State 33>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_1_1_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1217]  (6.437 ns)

 <State 34>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_1_1_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1217]  (6.437 ns)

 <State 35>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_1_1_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1217]  (6.437 ns)

 <State 36>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.877 ns)
'fadd' operation ('add92_1_2_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1220]  (5.560 ns)

 <State 37>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_1_2_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1220]  (6.437 ns)

 <State 38>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_1_2_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1220]  (6.437 ns)

 <State 39>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_1_2_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1220]  (6.437 ns)

 <State 40>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.877 ns)
'fadd' operation ('add92_1_3_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1223]  (5.560 ns)

 <State 41>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_1_3_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1223]  (6.437 ns)

 <State 42>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_1_3_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1223]  (6.437 ns)

 <State 43>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_1_3_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1223]  (6.437 ns)

 <State 44>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.877 ns)
'fadd' operation ('add92_1_4_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1226]  (5.560 ns)

 <State 45>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_1_4_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1226]  (6.437 ns)

 <State 46>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_1_4_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1226]  (6.437 ns)

 <State 47>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_1_4_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1226]  (6.437 ns)

 <State 48>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.877 ns)
'fadd' operation ('add92_2_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1229]  (5.560 ns)

 <State 49>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_2_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1229]  (6.437 ns)

 <State 50>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_2_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1229]  (6.437 ns)

 <State 51>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_2_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1229]  (6.437 ns)

 <State 52>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.877 ns)
'fadd' operation ('add92_2_1_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1232]  (5.560 ns)

 <State 53>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_2_1_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1232]  (6.437 ns)

 <State 54>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_2_1_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1232]  (6.437 ns)

 <State 55>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_2_1_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1232]  (6.437 ns)

 <State 56>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.877 ns)
'fadd' operation ('add92_2_2_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1235]  (5.560 ns)

 <State 57>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_2_2_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1235]  (6.437 ns)

 <State 58>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_2_2_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1235]  (6.437 ns)

 <State 59>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_2_2_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1235]  (6.437 ns)

 <State 60>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.877 ns)
'fadd' operation ('add92_2_3_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1238]  (5.560 ns)

 <State 61>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_2_3_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1238]  (6.437 ns)

 <State 62>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_2_3_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1238]  (6.437 ns)

 <State 63>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_2_3_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1238]  (6.437 ns)

 <State 64>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.877 ns)
'fadd' operation ('add92_2_4_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1241]  (5.560 ns)

 <State 65>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_2_4_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1241]  (6.437 ns)

 <State 66>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_2_4_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1241]  (6.437 ns)

 <State 67>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_2_4_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1241]  (6.437 ns)

 <State 68>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.877 ns)
'fadd' operation ('add92_3_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1244]  (5.560 ns)

 <State 69>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_3_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1244]  (6.437 ns)

 <State 70>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_3_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1244]  (6.437 ns)

 <State 71>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_3_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1244]  (6.437 ns)

 <State 72>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.877 ns)
'fadd' operation ('add92_3_1_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1247]  (5.560 ns)

 <State 73>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_3_1_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1247]  (6.437 ns)

 <State 74>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_3_1_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1247]  (6.437 ns)

 <State 75>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_3_1_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1247]  (6.437 ns)

 <State 76>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.877 ns)
'fadd' operation ('add92_3_2_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1250]  (5.560 ns)

 <State 77>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_3_2_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1250]  (6.437 ns)

 <State 78>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_3_2_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1250]  (6.437 ns)

 <State 79>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_3_2_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1250]  (6.437 ns)

 <State 80>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.877 ns)
'fadd' operation ('add92_3_3_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1253]  (5.560 ns)

 <State 81>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_3_3_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1253]  (6.437 ns)

 <State 82>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_3_3_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1253]  (6.437 ns)

 <State 83>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_3_3_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1253]  (6.437 ns)

 <State 84>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.877 ns)
'fadd' operation ('add92_3_4_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1256]  (5.560 ns)

 <State 85>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_3_4_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1256]  (6.437 ns)

 <State 86>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_3_4_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1256]  (6.437 ns)

 <State 87>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_3_4_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1256]  (6.437 ns)

 <State 88>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.877 ns)
'fadd' operation ('add92_4_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1259]  (5.560 ns)

 <State 89>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_4_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1259]  (6.437 ns)

 <State 90>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_4_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1259]  (6.437 ns)

 <State 91>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_4_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1259]  (6.437 ns)

 <State 92>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.877 ns)
'fadd' operation ('add92_4_1_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1262]  (5.560 ns)

 <State 93>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_4_1_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1262]  (6.437 ns)

 <State 94>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_4_1_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1262]  (6.437 ns)

 <State 95>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_4_1_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1262]  (6.437 ns)

 <State 96>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.877 ns)
'fadd' operation ('add92_4_2_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1265]  (5.560 ns)

 <State 97>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_4_2_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1265]  (6.437 ns)

 <State 98>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_4_2_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1265]  (6.437 ns)

 <State 99>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_4_2_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1265]  (6.437 ns)

 <State 100>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.877 ns)
'fadd' operation ('add92_4_3_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1268]  (5.560 ns)

 <State 101>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_4_3_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1268]  (6.437 ns)

 <State 102>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_4_3_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1268]  (6.437 ns)

 <State 103>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_4_3_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1268]  (6.437 ns)

 <State 104>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.877 ns)
'fadd' operation ('add92_4_4_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1271]  (5.560 ns)

 <State 105>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_4_4_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1271]  (6.437 ns)

 <State 106>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_4_4_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1271]  (6.437 ns)

 <State 107>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add92_4_4_i', src/srcnn.cpp:446->src/srcnn.cpp:122) [1271]  (6.437 ns)

 <State 108>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln446', src/srcnn.cpp:446->src/srcnn.cpp:122) of variable 'add92_4_4_i', src/srcnn.cpp:446->src/srcnn.cpp:122 on array 'layer3_output_tile_0' [1272]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
