Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Dec 15 00:58:46 2025
| Host         : Unlucky running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/tiny_autoencoder_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.254ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_3_0_load_reg_7667_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_106_reg_8875_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.724ns  (logic 4.600ns (47.304%)  route 5.124ns (52.696%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.973     0.973    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X55Y124        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_3_0_load_reg_7667_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y124        FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_3_0_load_reg_7667_reg[9]/Q
                         net (fo=163, routed)         1.114     2.543    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U3/p_ZL2W1_3_0_load_reg_7667[0]
    SLICE_X46Y123        LUT2 (Prop_lut2_I1_O)        0.150     2.693 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U3/mult_res_90_reg_8795[5]_i_52/O
                         net (fo=3, routed)           1.486     4.180    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U89/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[5]_i_13_4
    SLICE_X34Y102        LUT6 (Prop_lut6_I3_O)        0.348     4.528 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875[5]_i_43/O
                         net (fo=1, routed)           0.000     4.528    bd_0_i/hls_inst/inst/compute_encoder_U0_n_1258
    SLICE_X34Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.061 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.061    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[5]_i_13_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.178 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.178    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[5]_i_12_n_0
    SLICE_X34Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.501 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[13]_i_45/O[1]
                         net (fo=3, routed)           0.943     6.443    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U89/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[13]_i_12[1]
    SLICE_X32Y103        LUT5 (Prop_lut5_I1_O)        0.306     6.749 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875[13]_i_35/O
                         net (fo=1, routed)           0.000     6.749    bd_0_i/hls_inst/inst/compute_encoder_U0_n_1334
    SLICE_X32Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.282 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.282    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[13]_i_12_n_0
    SLICE_X32Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.605 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[17]_i_12/O[1]
                         net (fo=2, routed)           0.891     8.497    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[17]_i_12_n_6
    SLICE_X28Y105        LUT3 (Prop_lut3_I0_O)        0.335     8.832 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875[13]_i_2/O
                         net (fo=2, routed)           0.690     9.521    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875[13]_i_2_n_0
    SLICE_X28Y105        LUT4 (Prop_lut4_I3_O)        0.327     9.848 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875[13]_i_6/O
                         net (fo=1, routed)           0.000     9.848    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875[13]_i_6_n_0
    SLICE_X28Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.249 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.249    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[13]_i_1_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.363 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.363    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[19][0]
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.697 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.697    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_ln59_106_fu_4419_p2[25]
    SLICE_X28Y107        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_106_reg_8875_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.924    10.924    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X28Y107        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_106_reg_8875_reg[19]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X28Y107        FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_106_reg_8875_reg[19]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                         -10.697    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_encoder_U0/input_data_4_load_reg_7628_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_60_reg_8645_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.763ns  (logic 4.502ns (46.111%)  route 5.261ns (53.889%))
  Logic Levels:           14  (CARRY4=9 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.973     0.973    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X80Y94         FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/input_data_4_load_reg_7628_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y94         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/compute_encoder_U0/input_data_4_load_reg_7628_reg[3]_rep/Q
                         net (fo=153, routed)         2.238     3.667    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[5]_i_13_0
    SLICE_X99Y124        LUT2 (Prop_lut2_I0_O)        0.118     3.785 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645[1]_i_27/O
                         net (fo=1, routed)           0.456     4.241    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645[1]_i_27_n_0
    SLICE_X98Y123        LUT6 (Prop_lut6_I1_O)        0.326     4.567 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645[1]_i_22/O
                         net (fo=1, routed)           0.000     4.567    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645[1]_i_22_n_0
    SLICE_X98Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.943 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.943    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[1]_i_11_n_0
    SLICE_X98Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.060 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.009     5.069    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[5]_i_13_n_0
    SLICE_X98Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.392 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[5]_i_12/O[1]
                         net (fo=3, routed)           0.859     6.251    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[5]_i_12_n_6
    SLICE_X99Y126        LUT5 (Prop_lut5_I0_O)        0.306     6.557 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645[9]_i_34/O
                         net (fo=1, routed)           0.000     6.557    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645[9]_i_34_n_0
    SLICE_X99Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.107 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.107    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[9]_i_12_n_0
    SLICE_X99Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.441 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[13]_i_12/O[1]
                         net (fo=2, routed)           1.020     8.461    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[13]_i_12_n_6
    SLICE_X92Y127        LUT3 (Prop_lut3_I0_O)        0.332     8.793 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645[9]_i_2/O
                         net (fo=2, routed)           0.679     9.472    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645[9]_i_2_n_0
    SLICE_X92Y127        LUT4 (Prop_lut4_I3_O)        0.331     9.803 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645[9]_i_6/O
                         net (fo=1, routed)           0.000     9.803    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645[9]_i_6_n_0
    SLICE_X92Y127        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.179 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.179    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[9]_i_1_n_0
    SLICE_X92Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.296 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.296    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[13]_i_1_n_0
    SLICE_X92Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.413 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.413    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[17]_i_1_n_0
    SLICE_X92Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.736 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.736    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_ln59_60_fu_3697_p2[25]
    SLICE_X92Y130        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_60_reg_8645_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.924    10.924    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X92Y130        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_60_reg_8645_reg[19]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X92Y130        FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_60_reg_8645_reg[19]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                         -10.736    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.316ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_encoder_U0/input_data_7_load_reg_7646_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_55_reg_8620_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.709ns  (logic 4.316ns (44.452%)  route 5.393ns (55.548%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.973     0.973    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X92Y136        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/input_data_7_load_reg_7646_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y136        FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/compute_encoder_U0/input_data_7_load_reg_7646_reg[6]/Q
                         net (fo=142, routed)         1.964     3.455    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U46/input_data_7_load_reg_7646[3]
    SLICE_X91Y107        LUT6 (Prop_lut6_I1_O)        0.124     3.579 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U46/mult_res_55_reg_8620[5]_i_31/O
                         net (fo=2, routed)           0.959     4.537    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U46/mult_res_55_reg_8620[5]_i_31_n_0
    SLICE_X91Y103        LUT6 (Prop_lut6_I0_O)        0.124     4.661 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U46/mult_res_55_reg_8620[5]_i_35/O
                         net (fo=1, routed)           0.000     4.661    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U46/mult_res_55_reg_8620[5]_i_35_n_0
    SLICE_X91Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.211 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U46/mult_res_55_reg_8620_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.211    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U46/mult_res_55_reg_8620_reg[5]_i_12_n_0
    SLICE_X91Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.545 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U46/mult_res_55_reg_8620_reg[13]_i_45/O[1]
                         net (fo=3, routed)           0.984     6.530    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U46/mult_res_55_reg_8620_reg[13]_i_45_n_6
    SLICE_X93Y101        LUT5 (Prop_lut5_I1_O)        0.303     6.833 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U46/mult_res_55_reg_8620[13]_i_35/O
                         net (fo=1, routed)           0.000     6.833    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U46/mult_res_55_reg_8620[13]_i_35_n_0
    SLICE_X93Y101        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.383 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U46/mult_res_55_reg_8620_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.383    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U46/mult_res_55_reg_8620_reg[13]_i_12_n_0
    SLICE_X93Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.717 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U46/mult_res_55_reg_8620_reg[17]_i_12/O[1]
                         net (fo=2, routed)           0.664     8.381    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U46/mult_res_55_reg_8620_reg[17]_i_12_n_6
    SLICE_X92Y104        LUT3 (Prop_lut3_I0_O)        0.332     8.713 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U46/mult_res_55_reg_8620[13]_i_2/O
                         net (fo=2, routed)           0.822     9.535    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U46/mult_res_55_reg_8620[13]_i_2_n_0
    SLICE_X92Y104        LUT4 (Prop_lut4_I3_O)        0.331     9.866 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U46/mult_res_55_reg_8620[13]_i_6/O
                         net (fo=1, routed)           0.000     9.866    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U46/mult_res_55_reg_8620[13]_i_6_n_0
    SLICE_X92Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.242 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U46/mult_res_55_reg_8620_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.242    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U46/mult_res_55_reg_8620_reg[13]_i_1_n_0
    SLICE_X92Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.359 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U46/mult_res_55_reg_8620_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.359    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U46/mult_res_55_reg_8620_reg[17]_i_1_n_0
    SLICE_X92Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.682 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U46/mult_res_55_reg_8620_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.682    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_ln59_55_fu_3602_p2[25]
    SLICE_X92Y106        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_55_reg_8620_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.924    10.924    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X92Y106        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_55_reg_8620_reg[19]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X92Y106        FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_55_reg_8620_reg[19]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                         -10.682    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_encoder_U0/zext_ln38_reg_7016_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_0_1_U/q0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.640ns  (logic 0.580ns (6.016%)  route 9.060ns (93.984%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.973     0.973    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X43Y92         FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/zext_ln38_reg_7016_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/compute_encoder_U0/zext_ln38_reg_7016_reg[0]/Q
                         net (fo=153, routed)         9.060    10.489    bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_0_1_U/Q[0]
    SLICE_X98Y68         LUT3 (Prop_lut3_I0_O)        0.124    10.613 r  bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_0_1_U/q0[1]_i_1__4/O
                         net (fo=1, routed)           0.000    10.613    bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_0_1_U/q0[1]_i_1__4_n_0
    SLICE_X98Y68         FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_0_1_U/q0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.924    10.924    bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_0_1_U/ap_clk
    SLICE_X98Y68         FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_0_1_U/q0_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X98Y68         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_0_1_U/q0_reg[1]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                         -10.613    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.357ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_encoder_U0/input_data_7_load_reg_7646_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_79_reg_8740_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.668ns  (logic 4.663ns (48.232%)  route 5.005ns (51.768%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.973     0.973    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X62Y118        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/input_data_7_load_reg_7646_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y118        FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/compute_encoder_U0/input_data_7_load_reg_7646_reg[3]_rep__0/Q
                         net (fo=97, routed)          1.948     3.439    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U68/mul_16s_10s_26_1_1_U68/mult_res_79_reg_8740_reg[5]_i_13_1
    SLICE_X26Y115        LUT2 (Prop_lut2_I0_O)        0.150     3.589 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U68/mult_res_79_reg_8740[5]_i_56/O
                         net (fo=1, routed)           0.296     3.885    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U68/mult_res_79_reg_8740[5]_i_56_n_0
    SLICE_X27Y116        LUT6 (Prop_lut6_I3_O)        0.328     4.213 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U68/mult_res_79_reg_8740[5]_i_43/O
                         net (fo=1, routed)           0.000     4.213    bd_0_i/hls_inst/inst/compute_encoder_U0_n_4208
    SLICE_X27Y116        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.763 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U68/mult_res_79_reg_8740_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.763    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U68/mult_res_79_reg_8740_reg[5]_i_13_n_0
    SLICE_X27Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.097 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U68/mult_res_79_reg_8740_reg[5]_i_12/O[1]
                         net (fo=3, routed)           1.086     6.183    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U68/mul_16s_10s_26_1_1_U68/mult_res_79_reg_8740_reg[9]_i_12[0]
    SLICE_X33Y119        LUT5 (Prop_lut5_I0_O)        0.303     6.486 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U68/mult_res_79_reg_8740[9]_i_34/O
                         net (fo=1, routed)           0.000     6.486    bd_0_i/hls_inst/inst/compute_encoder_U0_n_4280
    SLICE_X33Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.036 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U68/mult_res_79_reg_8740_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.036    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U68/mult_res_79_reg_8740_reg[9]_i_12_n_0
    SLICE_X33Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.370 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U68/mult_res_79_reg_8740_reg[13]_i_12/O[1]
                         net (fo=2, routed)           0.967     8.337    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U68/mult_res_79_reg_8740_reg[13]_i_12_n_6
    SLICE_X30Y118        LUT3 (Prop_lut3_I0_O)        0.332     8.669 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U68/mult_res_79_reg_8740[9]_i_2/O
                         net (fo=2, routed)           0.708     9.377    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U68/mult_res_79_reg_8740[9]_i_2_n_0
    SLICE_X30Y118        LUT4 (Prop_lut4_I3_O)        0.331     9.708 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U68/mult_res_79_reg_8740[9]_i_6/O
                         net (fo=1, routed)           0.000     9.708    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U68/mult_res_79_reg_8740[9]_i_6_n_0
    SLICE_X30Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.084 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U68/mult_res_79_reg_8740_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.084    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U68/mult_res_79_reg_8740_reg[9]_i_1_n_0
    SLICE_X30Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.201 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U68/mult_res_79_reg_8740_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.201    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U68/mult_res_79_reg_8740_reg[13]_i_1_n_0
    SLICE_X30Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.318 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U68/mult_res_79_reg_8740_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.318    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U68/mult_res_79_reg_8740_reg[19][0]
    SLICE_X30Y121        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.641 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U68/mult_res_79_reg_8740_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.641    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_ln59_79_fu_4020_p2[25]
    SLICE_X30Y121        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_79_reg_8740_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.924    10.924    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X30Y121        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_79_reg_8740_reg[19]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X30Y121        FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_79_reg_8740_reg[19]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                         -10.641    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_3_0_load_reg_7667_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_106_reg_8875_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.613ns  (logic 4.489ns (46.695%)  route 5.124ns (53.305%))
  Logic Levels:           13  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.973     0.973    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X55Y124        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_3_0_load_reg_7667_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y124        FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_3_0_load_reg_7667_reg[9]/Q
                         net (fo=163, routed)         1.114     2.543    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U3/p_ZL2W1_3_0_load_reg_7667[0]
    SLICE_X46Y123        LUT2 (Prop_lut2_I1_O)        0.150     2.693 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U3/mult_res_90_reg_8795[5]_i_52/O
                         net (fo=3, routed)           1.486     4.180    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U89/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[5]_i_13_4
    SLICE_X34Y102        LUT6 (Prop_lut6_I3_O)        0.348     4.528 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875[5]_i_43/O
                         net (fo=1, routed)           0.000     4.528    bd_0_i/hls_inst/inst/compute_encoder_U0_n_1258
    SLICE_X34Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.061 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.061    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[5]_i_13_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.178 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.178    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[5]_i_12_n_0
    SLICE_X34Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.501 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[13]_i_45/O[1]
                         net (fo=3, routed)           0.943     6.443    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U89/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[13]_i_12[1]
    SLICE_X32Y103        LUT5 (Prop_lut5_I1_O)        0.306     6.749 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875[13]_i_35/O
                         net (fo=1, routed)           0.000     6.749    bd_0_i/hls_inst/inst/compute_encoder_U0_n_1334
    SLICE_X32Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.282 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.282    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[13]_i_12_n_0
    SLICE_X32Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.605 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[17]_i_12/O[1]
                         net (fo=2, routed)           0.891     8.497    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[17]_i_12_n_6
    SLICE_X28Y105        LUT3 (Prop_lut3_I0_O)        0.335     8.832 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875[13]_i_2/O
                         net (fo=2, routed)           0.690     9.521    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875[13]_i_2_n_0
    SLICE_X28Y105        LUT4 (Prop_lut4_I3_O)        0.327     9.848 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875[13]_i_6/O
                         net (fo=1, routed)           0.000     9.848    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875[13]_i_6_n_0
    SLICE_X28Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.249 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.249    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[13]_i_1_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.363 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.363    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[19][0]
    SLICE_X28Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.586 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.586    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_ln59_106_fu_4419_p2[24]
    SLICE_X28Y107        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_106_reg_8875_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.924    10.924    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X28Y107        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_106_reg_8875_reg[18]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X28Y107        FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_106_reg_8875_reg[18]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                         -10.586    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_encoder_U0/input_data_4_load_reg_7628_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_60_reg_8645_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.659ns  (logic 4.398ns (45.531%)  route 5.261ns (54.469%))
  Logic Levels:           14  (CARRY4=9 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.973     0.973    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X80Y94         FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/input_data_4_load_reg_7628_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y94         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/compute_encoder_U0/input_data_4_load_reg_7628_reg[3]_rep/Q
                         net (fo=153, routed)         2.238     3.667    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[5]_i_13_0
    SLICE_X99Y124        LUT2 (Prop_lut2_I0_O)        0.118     3.785 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645[1]_i_27/O
                         net (fo=1, routed)           0.456     4.241    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645[1]_i_27_n_0
    SLICE_X98Y123        LUT6 (Prop_lut6_I1_O)        0.326     4.567 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645[1]_i_22/O
                         net (fo=1, routed)           0.000     4.567    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645[1]_i_22_n_0
    SLICE_X98Y123        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.943 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.943    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[1]_i_11_n_0
    SLICE_X98Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.060 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.009     5.069    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[5]_i_13_n_0
    SLICE_X98Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.392 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[5]_i_12/O[1]
                         net (fo=3, routed)           0.859     6.251    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[5]_i_12_n_6
    SLICE_X99Y126        LUT5 (Prop_lut5_I0_O)        0.306     6.557 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645[9]_i_34/O
                         net (fo=1, routed)           0.000     6.557    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645[9]_i_34_n_0
    SLICE_X99Y126        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.107 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.107    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[9]_i_12_n_0
    SLICE_X99Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.441 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[13]_i_12/O[1]
                         net (fo=2, routed)           1.020     8.461    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[13]_i_12_n_6
    SLICE_X92Y127        LUT3 (Prop_lut3_I0_O)        0.332     8.793 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645[9]_i_2/O
                         net (fo=2, routed)           0.679     9.472    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645[9]_i_2_n_0
    SLICE_X92Y127        LUT4 (Prop_lut4_I3_O)        0.331     9.803 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645[9]_i_6/O
                         net (fo=1, routed)           0.000     9.803    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645[9]_i_6_n_0
    SLICE_X92Y127        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.179 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.179    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[9]_i_1_n_0
    SLICE_X92Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.296 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.296    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[13]_i_1_n_0
    SLICE_X92Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.413 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.413    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[17]_i_1_n_0
    SLICE_X92Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.632 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U51/mult_res_60_reg_8645_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.632    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_ln59_60_fu_3697_p2[24]
    SLICE_X92Y130        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_60_reg_8645_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.924    10.924    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X92Y130        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_60_reg_8645_reg[18]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X92Y130        FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_60_reg_8645_reg[18]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                         -10.632    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.368ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_3_0_load_reg_7667_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_106_reg_8875_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.610ns  (logic 4.486ns (46.679%)  route 5.124ns (53.321%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.973     0.973    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X55Y124        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_3_0_load_reg_7667_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y124        FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_3_0_load_reg_7667_reg[9]/Q
                         net (fo=163, routed)         1.114     2.543    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U3/p_ZL2W1_3_0_load_reg_7667[0]
    SLICE_X46Y123        LUT2 (Prop_lut2_I1_O)        0.150     2.693 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U3/mult_res_90_reg_8795[5]_i_52/O
                         net (fo=3, routed)           1.486     4.180    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U89/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[5]_i_13_4
    SLICE_X34Y102        LUT6 (Prop_lut6_I3_O)        0.348     4.528 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875[5]_i_43/O
                         net (fo=1, routed)           0.000     4.528    bd_0_i/hls_inst/inst/compute_encoder_U0_n_1258
    SLICE_X34Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.061 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.061    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[5]_i_13_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.178 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.178    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[5]_i_12_n_0
    SLICE_X34Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.501 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[13]_i_45/O[1]
                         net (fo=3, routed)           0.943     6.443    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U89/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[13]_i_12[1]
    SLICE_X32Y103        LUT5 (Prop_lut5_I1_O)        0.306     6.749 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875[13]_i_35/O
                         net (fo=1, routed)           0.000     6.749    bd_0_i/hls_inst/inst/compute_encoder_U0_n_1334
    SLICE_X32Y103        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.282 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.282    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[13]_i_12_n_0
    SLICE_X32Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.605 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[17]_i_12/O[1]
                         net (fo=2, routed)           0.891     8.497    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[17]_i_12_n_6
    SLICE_X28Y105        LUT3 (Prop_lut3_I0_O)        0.335     8.832 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875[13]_i_2/O
                         net (fo=2, routed)           0.690     9.521    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875[13]_i_2_n_0
    SLICE_X28Y105        LUT4 (Prop_lut4_I3_O)        0.327     9.848 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875[13]_i_6/O
                         net (fo=1, routed)           0.000     9.848    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875[13]_i_6_n_0
    SLICE_X28Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.249 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.249    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[13]_i_1_n_0
    SLICE_X28Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.583 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U89/mult_res_106_reg_8875_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.583    bd_0_i/hls_inst/inst/compute_encoder_U0/I14[15]
    SLICE_X28Y106        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_106_reg_8875_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.924    10.924    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X28Y106        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_106_reg_8875_reg[15]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X28Y106        FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_106_reg_8875_reg[15]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                         -10.583    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_encoder_U0/zext_ln38_reg_7016_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_0_1_U/q0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.664ns  (logic 0.604ns (6.250%)  route 9.060ns (93.750%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.973     0.973    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X43Y92         FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/zext_ln38_reg_7016_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/compute_encoder_U0/zext_ln38_reg_7016_reg[0]/Q
                         net (fo=153, routed)         9.060    10.489    bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_0_1_U/Q[0]
    SLICE_X98Y68         LUT3 (Prop_lut3_I0_O)        0.148    10.637 r  bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_0_1_U/q0[8]_i_1/O
                         net (fo=1, routed)           0.000    10.637    bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_0_1_U/q0[8]_i_1_n_0
    SLICE_X98Y68         FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_0_1_U/q0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.924    10.924    bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_0_1_U/ap_clk
    SLICE_X98Y68         FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_0_1_U/q0_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X98Y68         FDRE (Setup_fdre_C_D)        0.118    11.007    bd_0_i/hls_inst/inst/compute_encoder_U0/p_ZL2W1_0_1_U/q0_reg[8]
  -------------------------------------------------------------------
                         required time                         11.007    
                         arrival time                         -10.637    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/compute_encoder_U0/input_data_2_load_reg_7616_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_18_reg_8435_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.650ns  (logic 4.353ns (45.110%)  route 5.297ns (54.890%))
  Logic Levels:           13  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.973     0.973    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X48Y115        FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/input_data_2_load_reg_7616_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y115        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/compute_encoder_U0/input_data_2_load_reg_7616_reg[1]_rep/Q
                         net (fo=133, routed)         2.284     3.713    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U17/mul_16s_10s_26_1_1_U17/mult_res_18_reg_8435_reg[5]_i_13
    SLICE_X102Y115       LUT6 (Prop_lut6_I1_O)        0.124     3.837 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U17/mult_res_18_reg_8435[5]_i_40/O
                         net (fo=2, routed)           0.704     4.541    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U17/p_ZL2W1_0_2_load_reg_7732_reg[7]_0[0]
    SLICE_X103Y116       LUT6 (Prop_lut6_I0_O)        0.124     4.665 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U17/mult_res_18_reg_8435[5]_i_44/O
                         net (fo=1, routed)           0.000     4.665    bd_0_i/hls_inst/inst/compute_encoder_U0_n_4550
    SLICE_X103Y116       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.197 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U17/mult_res_18_reg_8435_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.197    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U17/mult_res_18_reg_8435_reg[5]_i_13_n_0
    SLICE_X103Y117       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.531 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U17/mult_res_18_reg_8435_reg[5]_i_12/O[1]
                         net (fo=3, routed)           0.918     6.449    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U17/mul_16s_10s_26_1_1_U17/mult_res_18_reg_8435_reg[9]_i_12[0]
    SLICE_X103Y120       LUT5 (Prop_lut5_I0_O)        0.303     6.752 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U17/mult_res_18_reg_8435[9]_i_34/O
                         net (fo=1, routed)           0.000     6.752    bd_0_i/hls_inst/inst/compute_encoder_U0_n_4621
    SLICE_X103Y120       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.302 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U17/mult_res_18_reg_8435_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.302    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U17/mult_res_18_reg_8435_reg[9]_i_12_n_0
    SLICE_X103Y121       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.636 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U17/mult_res_18_reg_8435_reg[13]_i_12/O[1]
                         net (fo=2, routed)           0.683     8.319    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U17/mult_res_18_reg_8435_reg[13]_i_12_n_6
    SLICE_X104Y120       LUT3 (Prop_lut3_I0_O)        0.332     8.651 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U17/mult_res_18_reg_8435[9]_i_2/O
                         net (fo=2, routed)           0.708     9.359    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U17/mult_res_18_reg_8435[9]_i_2_n_0
    SLICE_X104Y120       LUT4 (Prop_lut4_I3_O)        0.331     9.690 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U17/mult_res_18_reg_8435[9]_i_6/O
                         net (fo=1, routed)           0.000     9.690    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U17/mult_res_18_reg_8435[9]_i_6_n_0
    SLICE_X104Y120       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.066 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U17/mult_res_18_reg_8435_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.066    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U17/mult_res_18_reg_8435_reg[9]_i_1_n_0
    SLICE_X104Y121       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.183 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U17/mult_res_18_reg_8435_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.183    bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U17/mult_res_18_reg_8435_reg[13]_i_1_n_0
    SLICE_X104Y122       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.300 r  bd_0_i/hls_inst/inst/mul_16s_10s_26_1_1_U17/mult_res_18_reg_8435_reg[17]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.300    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U17/mult_res_18_reg_8435_reg[19][0]
    SLICE_X104Y123       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.623 r  bd_0_i/hls_inst/inst/compute_encoder_U0/mul_16s_10s_26_1_1_U17/mult_res_18_reg_8435_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.623    bd_0_i/hls_inst/inst/compute_encoder_U0/mul_ln59_18_fu_3051_p2[25]
    SLICE_X104Y123       FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_18_reg_8435_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7130, unset)         0.924    10.924    bd_0_i/hls_inst/inst/compute_encoder_U0/ap_clk
    SLICE_X104Y123       FDRE                                         r  bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_18_reg_8435_reg[19]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X104Y123       FDRE (Setup_fdre_C_D)        0.109    10.998    bd_0_i/hls_inst/inst/compute_encoder_U0/mult_res_18_reg_8435_reg[19]
  -------------------------------------------------------------------
                         required time                         10.998    
                         arrival time                         -10.623    
  -------------------------------------------------------------------
                         slack                                  0.375    




