// Seed: 3504661194
module module_0 (
    input tri id_0,
    input supply0 id_1,
    output tri0 id_2,
    input tri1 id_3,
    output supply0 id_4,
    output wor id_5,
    input tri id_6
    , id_16,
    output tri1 id_7,
    input supply1 id_8,
    output supply1 id_9,
    input uwire id_10,
    input uwire id_11,
    output uwire id_12,
    input tri1 id_13,
    output uwire id_14
);
  wire id_17;
  assign module_1.id_5 = 0;
  wire id_18;
  assign id_4 = -1;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    input tri1 id_2,
    input supply1 id_3,
    input tri0 id_4,
    output supply0 id_5
);
  assign id_5 = id_0;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_5,
      id_1,
      id_5,
      id_5,
      id_4,
      id_5,
      id_2,
      id_5,
      id_4,
      id_1,
      id_5,
      id_3,
      id_5
  );
endmodule
