Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Nov  6 22:30:32 2025
| Host         : DESKTOP-E26AQKP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file scroll_display_top_control_sets_placed.rpt
| Design       : scroll_display_top
| Device       : xc7a35t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      6 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |              25 |            9 |
| No           | Yes                   | No                     |              20 |            5 |
| Yes          | No                    | No                     |               3 |            1 |
| Yes          | No                    | Yes                    |              42 |           10 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------+---------------------+------------------+----------------+
|  Clock Signal  |     Enable Signal    |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+----------------+----------------------+---------------------+------------------+----------------+
|  clk_IBUF_BUFG |                      |                     |                1 |              2 |
|  clk_IBUF_BUFG | char_map[51]_i_1_n_0 |                     |                1 |              6 |
|  clk_IBUF_BUFG |                      | scan_cnt[0]_i_1_n_0 |                5 |             20 |
|  clk_IBUF_BUFG |                      | rst_IBUF            |                9 |             25 |
|  clk_IBUF_BUFG | char_map[51]_i_1_n_0 | rst_IBUF            |               10 |             42 |
+----------------+----------------------+---------------------+------------------+----------------+


