{
  "module_name": "r9a06g032-sysctrl.h",
  "hash_id": "96a30be6a1f5a5d0c7a5f46c5cf1a9f645a058842bcb7d224e70fa5e0320e098",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/r9a06g032-sysctrl.h",
  "human_readable_source": " \n \n\n#ifndef __DT_BINDINGS_R9A06G032_SYSCTRL_H__\n#define __DT_BINDINGS_R9A06G032_SYSCTRL_H__\n\n#define R9A06G032_CLK_PLL_USB\t\t1\n#define R9A06G032_CLK_48\t\t1\t \n#define R9A06G032_MSEBIS_CLK\t\t3\t \n#define R9A06G032_MSEBIM_CLK\t\t3\t \n#define R9A06G032_CLK_DDRPHY_PLLCLK\t5\t \n#define R9A06G032_CLK50\t\t\t6\t \n#define R9A06G032_CLK25\t\t\t7\t \n#define R9A06G032_CLK125\t\t9\t \n#define R9A06G032_CLK_P5_PG1\t\t17\t \n#define R9A06G032_CLK_REF_SYNC\t\t21\t \n#define R9A06G032_CLK_25_PG4\t\t26\n#define R9A06G032_CLK_25_PG5\t\t27\n#define R9A06G032_CLK_25_PG6\t\t28\n#define R9A06G032_CLK_25_PG7\t\t29\n#define R9A06G032_CLK_25_PG8\t\t30\n#define R9A06G032_CLK_ADC\t\t31\n#define R9A06G032_CLK_ECAT100\t\t32\n#define R9A06G032_CLK_HSR100\t\t33\n#define R9A06G032_CLK_I2C0\t\t34\n#define R9A06G032_CLK_I2C1\t\t35\n#define R9A06G032_CLK_MII_REF\t\t36\n#define R9A06G032_CLK_NAND\t\t37\n#define R9A06G032_CLK_NOUSBP2_PG6\t38\n#define R9A06G032_CLK_P1_PG2\t\t39\n#define R9A06G032_CLK_P1_PG3\t\t40\n#define R9A06G032_CLK_P1_PG4\t\t41\n#define R9A06G032_CLK_P4_PG3\t\t42\n#define R9A06G032_CLK_P4_PG4\t\t43\n#define R9A06G032_CLK_P6_PG1\t\t44\n#define R9A06G032_CLK_P6_PG2\t\t45\n#define R9A06G032_CLK_P6_PG3\t\t46\n#define R9A06G032_CLK_P6_PG4\t\t47\n#define R9A06G032_CLK_PCI_USB\t\t48\n#define R9A06G032_CLK_QSPI0\t\t49\n#define R9A06G032_CLK_QSPI1\t\t50\n#define R9A06G032_CLK_RGMII_REF\t\t51\n#define R9A06G032_CLK_RMII_REF\t\t52\n#define R9A06G032_CLK_SDIO0\t\t53\n#define R9A06G032_CLK_SDIO1\t\t54\n#define R9A06G032_CLK_SERCOS100\t\t55\n#define R9A06G032_CLK_SLCD\t\t56\n#define R9A06G032_CLK_SPI0\t\t57\n#define R9A06G032_CLK_SPI1\t\t58\n#define R9A06G032_CLK_SPI2\t\t59\n#define R9A06G032_CLK_SPI3\t\t60\n#define R9A06G032_CLK_SPI4\t\t61\n#define R9A06G032_CLK_SPI5\t\t62\n#define R9A06G032_CLK_SWITCH\t\t63\n#define R9A06G032_HCLK_ECAT125\t\t65\n#define R9A06G032_HCLK_PINCONFIG\t66\n#define R9A06G032_HCLK_SERCOS\t\t67\n#define R9A06G032_HCLK_SGPIO2\t\t68\n#define R9A06G032_HCLK_SGPIO3\t\t69\n#define R9A06G032_HCLK_SGPIO4\t\t70\n#define R9A06G032_HCLK_TIMER0\t\t71\n#define R9A06G032_HCLK_TIMER1\t\t72\n#define R9A06G032_HCLK_USBF\t\t73\n#define R9A06G032_HCLK_USBH\t\t74\n#define R9A06G032_HCLK_USBPM\t\t75\n#define R9A06G032_CLK_48_PG_F\t\t76\n#define R9A06G032_CLK_48_PG4\t\t77\n#define R9A06G032_CLK_DDRPHY_PCLK\t81\t \n#define R9A06G032_CLK_FW\t\t81\t \n#define R9A06G032_CLK_CRYPTO\t\t81\t \n#define R9A06G032_CLK_WATCHDOG\t\t82\t \n#define R9A06G032_CLK_A7MP\t\t84\t \n#define R9A06G032_HCLK_CAN0\t\t85\n#define R9A06G032_HCLK_CAN1\t\t86\n#define R9A06G032_HCLK_DELTASIGMA\t87\n#define R9A06G032_HCLK_PWMPTO\t\t88\n#define R9A06G032_HCLK_RSV\t\t89\n#define R9A06G032_HCLK_SGPIO0\t\t90\n#define R9A06G032_HCLK_SGPIO1\t\t91\n#define R9A06G032_RTOS_MDC\t\t92\n#define R9A06G032_CLK_CM3\t\t93\n#define R9A06G032_CLK_DDRC\t\t94\n#define R9A06G032_CLK_ECAT25\t\t95\n#define R9A06G032_CLK_HSR50\t\t96\n#define R9A06G032_CLK_HW_RTOS\t\t97\n#define R9A06G032_CLK_SERCOS50\t\t98\n#define R9A06G032_HCLK_ADC\t\t99\n#define R9A06G032_HCLK_CM3\t\t100\n#define R9A06G032_HCLK_CRYPTO_EIP150\t101\n#define R9A06G032_HCLK_CRYPTO_EIP93\t102\n#define R9A06G032_HCLK_DDRC\t\t103\n#define R9A06G032_HCLK_DMA0\t\t104\n#define R9A06G032_HCLK_DMA1\t\t105\n#define R9A06G032_HCLK_GMAC0\t\t106\n#define R9A06G032_HCLK_GMAC1\t\t107\n#define R9A06G032_HCLK_GPIO0\t\t108\n#define R9A06G032_HCLK_GPIO1\t\t109\n#define R9A06G032_HCLK_GPIO2\t\t110\n#define R9A06G032_HCLK_HSR\t\t111\n#define R9A06G032_HCLK_I2C0\t\t112\n#define R9A06G032_HCLK_I2C1\t\t113\n#define R9A06G032_HCLK_LCD\t\t114\n#define R9A06G032_HCLK_MSEBI_M\t\t115\n#define R9A06G032_HCLK_MSEBI_S\t\t116\n#define R9A06G032_HCLK_NAND\t\t117\n#define R9A06G032_HCLK_PG_I\t\t118\n#define R9A06G032_HCLK_PG19\t\t119\n#define R9A06G032_HCLK_PG20\t\t120\n#define R9A06G032_HCLK_PG3\t\t121\n#define R9A06G032_HCLK_PG4\t\t122\n#define R9A06G032_HCLK_QSPI0\t\t123\n#define R9A06G032_HCLK_QSPI1\t\t124\n#define R9A06G032_HCLK_ROM\t\t125\n#define R9A06G032_HCLK_RTC\t\t126\n#define R9A06G032_HCLK_SDIO0\t\t127\n#define R9A06G032_HCLK_SDIO1\t\t128\n#define R9A06G032_HCLK_SEMAP\t\t129\n#define R9A06G032_HCLK_SPI0\t\t130\n#define R9A06G032_HCLK_SPI1\t\t131\n#define R9A06G032_HCLK_SPI2\t\t132\n#define R9A06G032_HCLK_SPI3\t\t133\n#define R9A06G032_HCLK_SPI4\t\t134\n#define R9A06G032_HCLK_SPI5\t\t135\n#define R9A06G032_HCLK_SWITCH\t\t136\n#define R9A06G032_HCLK_SWITCH_RG\t137\n#define R9A06G032_HCLK_UART0\t\t138\n#define R9A06G032_HCLK_UART1\t\t139\n#define R9A06G032_HCLK_UART2\t\t140\n#define R9A06G032_HCLK_UART3\t\t141\n#define R9A06G032_HCLK_UART4\t\t142\n#define R9A06G032_HCLK_UART5\t\t143\n#define R9A06G032_HCLK_UART6\t\t144\n#define R9A06G032_HCLK_UART7\t\t145\n#define R9A06G032_CLK_UART0\t\t146\n#define R9A06G032_CLK_UART1\t\t147\n#define R9A06G032_CLK_UART2\t\t148\n#define R9A06G032_CLK_UART3\t\t149\n#define R9A06G032_CLK_UART4\t\t150\n#define R9A06G032_CLK_UART5\t\t151\n#define R9A06G032_CLK_UART6\t\t152\n#define R9A06G032_CLK_UART7\t\t153\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}