/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 0 0 288 184)
	(text "ram_sdport_w128d32" (rect 82 -1 168 11)(font "Arial" (font_size 10)))
	(text "inst" (rect 8 168 20 180)(font "Arial" ))
	(port
		(pt 0 72)
		(input)
		(text "data[127..0]" (rect 0 0 44 12)(font "Arial" (font_size 8)))
		(text "data[127..0]" (rect 4 61 76 72)(font "Arial" (font_size 8)))
		(line (pt 0 72)(pt 96 72)(line_width 3))
	)
	(port
		(pt 0 88)
		(input)
		(text "wraddress[4..0]" (rect 0 0 62 12)(font "Arial" (font_size 8)))
		(text "wraddress[4..0]" (rect 4 77 94 88)(font "Arial" (font_size 8)))
		(line (pt 0 88)(pt 96 88)(line_width 3))
	)
	(port
		(pt 0 104)
		(input)
		(text "rdaddress[4..0]" (rect 0 0 61 12)(font "Arial" (font_size 8)))
		(text "rdaddress[4..0]" (rect 4 93 94 104)(font "Arial" (font_size 8)))
		(line (pt 0 104)(pt 96 104)(line_width 3))
	)
	(port
		(pt 0 120)
		(input)
		(text "wren" (rect 0 0 18 12)(font "Arial" (font_size 8)))
		(text "wren" (rect 4 109 28 120)(font "Arial" (font_size 8)))
		(line (pt 0 120)(pt 96 120)(line_width 1))
	)
	(port
		(pt 0 136)
		(input)
		(text "clock" (rect 0 0 20 12)(font "Arial" (font_size 8)))
		(text "clock" (rect 4 125 34 136)(font "Arial" (font_size 8)))
		(line (pt 0 136)(pt 96 136)(line_width 1))
	)
	(port
		(pt 0 152)
		(input)
		(text "rden" (rect 0 0 17 12)(font "Arial" (font_size 8)))
		(text "rden" (rect 4 141 28 152)(font "Arial" (font_size 8)))
		(line (pt 0 152)(pt 96 152)(line_width 1))
	)
	(port
		(pt 288 72)
		(output)
		(text "q[127..0]" (rect 0 0 33 12)(font "Arial" (font_size 8)))
		(text "q[127..0]" (rect 246 61 300 72)(font "Arial" (font_size 8)))
		(line (pt 288 72)(pt 192 72)(line_width 3))
	)
	(drawing
		(text "ram_input" (rect 38 43 130 99)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "datain" (rect 101 67 238 144)(font "Arial" (color 0 0 0)))
		(text "wraddress" (rect 101 83 256 176)(font "Arial" (color 0 0 0)))
		(text "rdaddress" (rect 101 99 256 208)(font "Arial" (color 0 0 0)))
		(text "wren" (rect 101 115 226 240)(font "Arial" (color 0 0 0)))
		(text "clock" (rect 101 131 232 272)(font "Arial" (color 0 0 0)))
		(text "rden" (rect 101 147 226 304)(font "Arial" (color 0 0 0)))
		(text "ram_output" (rect 193 43 446 99)(font "Arial" (color 128 0 0)(font_size 9)))
		(text "dataout" (rect 158 67 358 144)(font "Arial" (color 0 0 0)))
		(text " ram_sdport_w128d32 " (rect 194 168 508 346)(font "Arial" ))
		(line (pt 96 32)(pt 192 32)(line_width 1))
		(line (pt 192 32)(pt 192 168)(line_width 1))
		(line (pt 96 168)(pt 192 168)(line_width 1))
		(line (pt 96 32)(pt 96 168)(line_width 1))
		(line (pt 97 52)(pt 97 156)(line_width 1))
		(line (pt 98 52)(pt 98 156)(line_width 1))
		(line (pt 191 52)(pt 191 76)(line_width 1))
		(line (pt 190 52)(pt 190 76)(line_width 1))
		(line (pt 0 0)(pt 288 0)(line_width 1))
		(line (pt 288 0)(pt 288 184)(line_width 1))
		(line (pt 0 184)(pt 288 184)(line_width 1))
		(line (pt 0 0)(pt 0 184)(line_width 1))
	)
)
