echo "'Benchmark|Combinational ALUTs|Memory ALUTs|Dedicated logic registers|Total registers|Total pins|Total virtual pins|Total block memory bits|DSP block 18-bit elements|Total GXB Receiver Channel PCS|Total GXB Receiver Channel PMA|Total GXB Transmitter Channel PCS|Total GXB Transmitter Channel PMA|Total PLLs|Total DLLs';900mV -40C Fmax;900mV -40C Restricted Fmax;900mV 100C Fmax;900mV 100C Restricted Fmax" | sed "s/|/;/g ; s/'//g" > alteraReport.csv
echo "'Benchmark|Slice Flip Flops|occupied Slices|Total Number of 4 input LUTs|bonded IOBs|RAMB16s|BUFGMUXs';Fmax" | sed "s/|/;/g ; s/'//g" > xilinxReport.csv
for dir in addsub dotprod fdct fibonacci_data_reuse fir matmult max sobel sobel_alt vecsum vecsum_asynchronous; do\
		(cd $dir;\
		make generate implementXilinx);\
		#make implementAltera);\
	done
make[1]: Entrando no diretório `/home/joao/workspace/lalpDSE/src/br/ufscar/dc/lalp/examples/addsub'
lalp -gv -gs -vh -vi -vt -aa -at -ab -as -ad -ao -verbose *.alp
Reading from file addsub.alp...parsing: This file has a testbench!
Ok!

SimpleNode root:
parsing: Start:addsub
parsing: .Const:DATA_WIDTH=32
parsing: .Typedef:int<32>
parsing: .Typedef:bit<1>
parsing: .Pin:x<32>:INPUT
parsing: .Pin:y<32>:INPUT
parsing: .Pin:a<32>:OUTPUT
parsing: .Pin:s<32>:OUTPUT
parsing: .Assignment:=<32>
parsing: ..LHS:a<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:x_add_op_s_y
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:x
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:y
parsing: .Assignment:=<32>
parsing: ..LHS:s<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:x_sub_op_s_y
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:x
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:y
parsing: .Testbench
parsing: ..TestbenchEntries
parsing: ...TestbenchEntry:x<32>[3]=[1, 2, 3]
parsing: ..TestbenchEntries
parsing: ...TestbenchEntry:y<32>[3]=[3, 2, 1]
parsing: ..WhenChecking
parsing: ...Results
parsing: ....Result:a<32>[3]=[4, 4, 4]
parsing: ...Results
parsing: ....Result:s<32>[3]=[-2, 0, 2]
parsing: ..ForeachChecking
parsing: ...Results
parsing: ....Result:a<32>[3]=[4, 4, 4]
parsing: ...Results
parsing: ....Result:s<32>[3]=[-2, 0, 2]

SimpleNode connections:
parsing: .Assignment:=<32>
parsing: .1LHS:a<32>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:x_add_op_s_y
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:x_add_op_s_y
parsing: ..............1Name:x
parsing: ..............2Name:y
parsing: .Assignment:=<32>
parsing: .1LHS:s<32>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:x_sub_op_s_y
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:x_sub_op_s_y
parsing: ..............1Name:x
parsing: ..............2Name:y

Hashtable<String,Integer> allConsts
DATA_WIDTH=32

Hashtable<String,Integer> allTypedefs
int=32
bit=1

Hashtable<String,Object> allPins
x=Pin:x<32>:INPUT
a=Pin:a<32>:OUTPUT
s=Pin:s<32>:OUTPUT
y=Pin:y<32>:INPUT

Hashtable<String,Object> allVariables

Hashtable<String,SimpleNode> allAccess
x:2
	Name:x
	Name:x
a:1
	LHS:a<32>
s:1
	LHS:s<32>
y:2
	Name:y
	Name:y
Instantiating hardware components...Ok!
Connecting hardware components...Ok!

Detecting Backward Edges (Topological)...
Detecting Backward Edges (Topological)...Ok! 0 ms

Scheduling (ASAP)...Info: scheduling input:x[32] ASAP:0 line:0
Info: scheduling sub_op_s:x_sub_op_s_y ASAP:0 line:0
Info: scheduling input:y[32] ASAP:0 line:0
Info: scheduling output:a[32] ASAP:0 line:0
Info: scheduling add_op_s:x_add_op_s_y ASAP:0 line:0
Info: scheduling output:s[32] ASAP:0 line:0
Ok! 1 ms
Scheduling (ALAP)...Ok! 0 ms

Balancing and synchronizing operations...
Balancing and synchronizing operations...Ok! 0 ms
Inserted 0 @s

Calculating Strong Connected Components...Ok! 1 ms

Calculating Dijkstra for bigest cycle...0 Ok! 1 ms

Generating Graphviz Hardware Representation...Ok!

Generating Graphviz Software Representation...Ok!
Generating SCC Subgraphs Representation...Ok!
Generating VHDL...Ok!
./addsub.vhd
Generating VHDL initialization...Ok!
Generating VHDL testbench...Ok!
mv *.vhd src/
make -C xilinx
make[2]: Entrando no diretório `/home/joao/workspace/lalpDSE/src/br/ufscar/dc/lalp/examples/addsub/xilinx'
for file in ; do\
		(rm -r $file;\
		mkdir $file;\
		cd $file;\
		echo $file.vhd > temp.prj;\
		echo memory.vhd >> temp.prj;\
		echo ? >> temp.prj;\
		cat temp.prj | sed 's/t_.*//' | sed 's/^/vhdl work ..\/..\/src\//'| sed 's/src\/?/..\/NenyaBehaLib.vhd/' > $file.prj;\
		rm temp.prj;\
		echo "NET "_clk_" TNM_NET = _clk_; TIMESPEC TS__clk_ = PERIOD "_clk_" 3000 ns HIGH 50%;" > $file.ucf;\
		xflow -p 'xc2vp30ff896-7' -synth xst_vhdl.opt $file.prj;\
		xflow -p 'xc2vp30ff896-7' -implement balanced.opt $file.ngc;\
		echo $file > $file.Report.csv;\
		egrep 'Benchmark|Slice Flip Flops|occupied Slices|Total Number of 4 input LUTs|bonded IOBs|RAMB16s|BUFGMUXs' *_map.mrp | sed 's/out.*//' | sed 's/.*://' >> $file.Report.csv;\
		grep 'Maximum frequency' $file.twr | sed -e 's/.*:// ; s/)// ;s/MHz//;s/$/;/' >> $file.Report.csv;\
		sed ':begin ; $ b end ; $! N ; s/\n/;/ ; b begin ; :end' $file.Report.csv > temp2.txt;\
		sed 's/ //g' temp2.txt  > $file.Report.csv;\
		cat $file.Report.csv >> ../../../xilinxReport.csv;\
		rm temp2.txt);\
	done
make[2]: Saindo do diretório `/home/joao/workspace/lalpDSE/src/br/ufscar/dc/lalp/examples/addsub/xilinx'
make[1]: Saindo do diretório `/home/joao/workspace/lalpDSE/src/br/ufscar/dc/lalp/examples/addsub'
make[1]: Entrando no diretório `/home/joao/workspace/lalpDSE/src/br/ufscar/dc/lalp/examples/dotprod'
lalp -gv -gs -vh -vi -vt -aa -at -ab -as -ad -ao -verbose *.alp
Reading from file dotprod.alp...parsing: This file has a testbench!
Ok!

SimpleNode root:
parsing: Start:dotprod
parsing: .Const:DATA_WIDTH=32
parsing: .Const:ITERATIONS=2048
parsing: .Typedef:int<32>
parsing: .Typedef:bit<1>
parsing: .Pin:sum<32>:OUTPUT
parsing: .Pin:done<1>:OUTPUT
parsing: .Pin:init<1>:INPUT
parsing: .Variable:x<32>[2048]=[1, 2, 3]
parsing: .Variable:y<32>[2048]=[4, 5, 6]
parsing: .Variable:acc<32>
parsing: .Variable:i<16>
parsing: .Counter:class br.ufscar.dc.lalp.components.counter:i=0; i<2048; i++1@1
parsing: .Assignment:=<32>
parsing: ..LHS:x.address<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i
parsing: .Assignment:=<32>
parsing: ..LHS:y.address<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i
parsing: .Assignment:+=<32>
parsing: ..LHS:acc<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s:x_mult_op_s_y
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:x
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:y
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i.step
parsing: .Assignment:=<32>
parsing: ..LHS:sum<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:acc
parsing: .Testbench
parsing: ..WhenChecking
parsing: ...Results
parsing: ....Result:sum<32>[3]=[4, 14, 32]
parsing: ..EqualityChecking
parsing: ...Results
parsing: ....Result:sum<32>[1]=[32]
parsing: ..ForeachChecking
parsing: ...Results
parsing: ....Result:sum<32>[2]=[4, 32]

SimpleNode connections:
parsing: .Counter:class br.ufscar.dc.lalp.components.counter:i=0; i<2048; i++1@1
parsing: .1Counter:class br.ufscar.dc.lalp.components.counter:i=0; i<2048; i++1@1
parsing: .Assignment:=<32>
parsing: .1LHS:x.address<32>
parsing: .2Name:i
parsing: .Assignment:=<32>
parsing: .1LHS:y.address<32>
parsing: .2Name:i
parsing: .Assignment:+=<32>
parsing: .1LHS:acc<32>
parsing: .2MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s:x_mult_op_s_y
parsing: .3Name:i.step
parsing: ...............MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s:x_mult_op_s_y
parsing: ...............1Name:x
parsing: ...............2Name:y
parsing: .Assignment:=<32>
parsing: .1LHS:sum<32>
parsing: .2Name:acc

Hashtable<String,Integer> allConsts
ITERATIONS=2048
DATA_WIDTH=32

Hashtable<String,Integer> allTypedefs
int=32
bit=1

Hashtable<String,Object> allPins
done=Pin:done<1>:OUTPUT
sum=Pin:sum<32>:OUTPUT
init=Pin:init<1>:INPUT

Hashtable<String,Object> allVariables
x=Variable:x<32>[2048]=[1, 2, 3]
i=Variable:i<16>
acc=Variable:acc<32>
y=Variable:y<32>[2048]=[4, 5, 6]

Hashtable<String,SimpleNode> allAccess
x:2
	LHS:x.address<32>
	Name:x
i:4
	Counter:class br.ufscar.dc.lalp.components.counter:i=0; i<2048; i++1@1
	Name:i
	Name:i
	Name:i.step
sum:1
	LHS:sum<32>
acc:2
	LHS:acc<32>
	Name:acc
y:2
	LHS:y.address<32>
	Name:y
Instantiating hardware components...Ok!
Connecting hardware components...Ok!

Detecting Backward Edges (Topological)...
Info: signal add_reg_op_s:acc -> add_reg_op_s:acc marked as backedge (self-connected)
Detecting Backward Edges (Topological)...Ok! 0 ms

Scheduling (ASAP)...Info: scheduling output:done ASAP:0 line:0
Info: scheduling const_op:c12[16] ASAP:0 line:0
Info: scheduling const_op:c11[16] ASAP:0 line:0
Info: scheduling mult_op_s:x_mult_op_s_y ASAP:0 line:0
Info:  dependence block_ram:x ASAP:0 line:31
Info: scheduling add_reg_op_s:acc ASAP:0 line:34
Info:  dependence mult_op_s:x_mult_op_s_y ASAP:2 line:0
Info: scheduling block_ram:x ASAP:0 line:31
Info:  dependence counter:i ASAP:0 line:29
Info:  break on block_ram:y ASAP:0 line:32
Info: scheduling output:sum[32] ASAP:0 line:0
Info:  dependence add_reg_op_s:acc ASAP:2 line:34
Info: scheduling block_ram:y ASAP:0 line:32
Info:  dependence counter:i ASAP:0 line:29
Info:  break on add_reg_op_s:acc ASAP:2 line:34
Info: scheduling counter:i ASAP:0 line:29
Info:  break on block_ram:x ASAP:1 line:31
Info: scheduling input:init ASAP:0 line:0
Info: scheduling output:done ASAP:0 line:0
Info: scheduling const_op:c12[16] ASAP:0 line:0
Info: scheduling const_op:c11[16] ASAP:0 line:0
Info: scheduling mult_op_s:x_mult_op_s_y ASAP:2 line:0
Info:  dependence block_ram:x ASAP:1 line:31
Info: scheduling add_reg_op_s:acc ASAP:2 line:34
Info:  dependence mult_op_s:x_mult_op_s_y ASAP:3 line:0
Info: scheduling block_ram:x ASAP:1 line:31
Info:  dependence counter:i ASAP:0 line:29
Info:  break on block_ram:y ASAP:1 line:32
Info: scheduling output:sum[32] ASAP:3 line:0
Info:  dependence add_reg_op_s:acc ASAP:3 line:34
Info: scheduling block_ram:y ASAP:1 line:32
Info:  dependence counter:i ASAP:0 line:29
Info:  break on add_reg_op_s:acc ASAP:3 line:34
Info: scheduling counter:i ASAP:0 line:29
Info:  break on block_ram:x ASAP:1 line:31
Info: scheduling input:init ASAP:0 line:0
Info: scheduling output:done ASAP:0 line:0
Info: scheduling const_op:c12[16] ASAP:0 line:0
Info: scheduling const_op:c11[16] ASAP:0 line:0
Info: scheduling mult_op_s:x_mult_op_s_y ASAP:3 line:0
Info:  dependence block_ram:x ASAP:1 line:31
Info: scheduling add_reg_op_s:acc ASAP:3 line:34
Info:  dependence mult_op_s:x_mult_op_s_y ASAP:3 line:0
Info: scheduling block_ram:x ASAP:1 line:31
Info:  dependence counter:i ASAP:0 line:29
Info:  break on block_ram:y ASAP:1 line:32
Info: scheduling output:sum[32] ASAP:4 line:0
Info:  dependence add_reg_op_s:acc ASAP:3 line:34
Info: scheduling block_ram:y ASAP:1 line:32
Info:  dependence counter:i ASAP:0 line:29
Info:  break on add_reg_op_s:acc ASAP:3 line:34
Info: scheduling counter:i ASAP:0 line:29
Info:  break on block_ram:x ASAP:1 line:31
Info: scheduling input:init ASAP:0 line:0
Ok! 3 ms
Scheduling (ALAP)...Ok! 0 ms

Balancing and synchronizing operations...
Info: using counter counter:i to syncronize operations
Warning: port 'we' of component add_reg_op_s:acc is connected, please check if aditional synchronization is needed (when ... && i.step@N)
Info: inserting 3 delay(s) on new signal counter:i -> output:done (termination)
Info: calculating ASAP of mult_op_s:x_mult_op_s_y by block_ram:x
Info: inserting 2 delay(s) on signal counter:i -> add_reg_op_s:acc (balance)
Info: backedge add_reg_op_s:acc -> add_reg_op_s:acc with distance 1
Balancing and synchronizing operations...Ok! 1 ms
Inserted 2 @s

Calculating Strong Connected Components...Ok! 1 ms

Calculating Dijkstra for bigest cycle...0 Ok! 0 ms

Generating Graphviz Hardware Representation...Ok!

Generating Graphviz Software Representation...Ok!
Generating SCC Subgraphs Representation...Ok!
Generating VHDL...Ok!
./dotprod.vhd
Generating VHDL initialization...Ok!
Generating VHDL testbench...Ok!
mv *.vhd src/
make -C xilinx
make[2]: Entrando no diretório `/home/joao/workspace/lalpDSE/src/br/ufscar/dc/lalp/examples/dotprod/xilinx'
for file in dotprod1 dotprod2 dotprod; do\
		(rm -r $file;\
		mkdir $file;\
		cd $file;\
		echo $file.vhd > temp.prj;\
		echo memory.vhd >> temp.prj;\
		echo ? >> temp.prj;\
		cat temp.prj | sed 's/t_.*//' | sed 's/^/vhdl work ..\/..\/src\//'| sed 's/src\/?/..\/NenyaBehaLib.vhd/' > $file.prj;\
		rm temp.prj;\
		echo "NET "_clk_" TNM_NET = _clk_; TIMESPEC TS__clk_ = PERIOD "_clk_" 3000 ns HIGH 50%;" > $file.ucf;\
		xflow -p 'xc2vp30ff896-7' -synth xst_vhdl.opt $file.prj;\
		xflow -p 'xc2vp30ff896-7' -implement balanced.opt $file.ngc;\
		echo $file > $file.Report.csv;\
		egrep 'Benchmark|Slice Flip Flops|occupied Slices|Total Number of 4 input LUTs|bonded IOBs|RAMB16s|BUFGMUXs' *_map.mrp | sed 's/out.*//' | sed 's/.*://' >> $file.Report.csv;\
		grep 'Maximum frequency' $file.twr | sed -e 's/.*:// ; s/)// ;s/MHz//;s/$/;/' >> $file.Report.csv;\
		sed ':begin ; $ b end ; $! N ; s/\n/;/ ; b begin ; :end' $file.Report.csv > temp2.txt;\
		sed 's/ //g' temp2.txt  > $file.Report.csv;\
		cat $file.Report.csv >> ../../../xilinxReport.csv;\
		rm temp2.txt);\
	done
make[2]: Saindo do diretório `/home/joao/workspace/lalpDSE/src/br/ufscar/dc/lalp/examples/dotprod/xilinx'
make[1]: Saindo do diretório `/home/joao/workspace/lalpDSE/src/br/ufscar/dc/lalp/examples/dotprod'
make[1]: Entrando no diretório `/home/joao/workspace/lalpDSE/src/br/ufscar/dc/lalp/examples/fdct'
lalp -gv -gs -vh -vi -vt -aa -at -ab -as -ad -ao -verbose *.alp
Reading from file fdct.alp...parsing: This file has a testbench!
Ok!

SimpleNode root:
parsing: Start:fdct
parsing: .Const:C0=46341
parsing: .Const:C1=11362
parsing: .Const:C2=10703
parsing: .Const:C3=9632
parsing: .Const:C5=6436
parsing: .Const:C6=4433
parsing: .Const:C7=2260
parsing: .Const:N=8
parsing: .Const:M=64
parsing: .Const:num_fdcts=10
parsing: .Const:SIZE=640
parsing: .Typedef:int<32>
parsing: .Typedef:address<10>
parsing: .Typedef:bool<1>
parsing: .Pin:init<1>:INPUT
parsing: .Pin:done<1>:OUTPUT
parsing: .Pin:output<32>:OUTPUT
parsing: .Variable:dct_io_ptr<32>[640]=[-232, -231, -236, -229, -228, -242, -226, -225, -248, -223, -222, -254, -220, -219, -260, -217, -216, -266, -214, -213, -272, -211, -210, -278, -208, -207, -284, -205, -204, -290, -202, -201, -296, -199, -198, -302, -196, -195, -308, -193, -192, -314, -190, -189, -320, -187, -186, -326, -184, -183, -332, -181, -180, -338, -178, -177, -344, -175, -174, -350, -172, -171, -356, -169, -168, -362, -166, -165, -368, -163, -162, -374, -160, -159, -380, -157, -156, -386, -154, -153, -392, -151, -150, -398, -148, -147, -404, -145, -144, -410, -142, -141, -416, -139, -138, -422, -136, -135, -428, -133, -132, -434, -130, -129, -440, -127, -126, -446, -124, -123, -452, -121, -120, -458, -118, -117, -464, -115, -114, -470, -112, -111, -476, -109, -108, -482, -106, -105, -488, -103, -102, -494, -100, -99, -500, -97, -96, -506, -94, -93, -512, -91, -90, -518, -88, -87, -524, -85, -84, -530, -82, -81, -536, -79, -78, -542, -76, -75, -548, -73, -72, -554, -70, -69, -560, -67, -66, -566, -64, -63, -572, -61, -60, -578, -58, -57, -584, -55, -54, -590, -52, -51, -596, -49, -48, -602, -46, -45, -608, -43, -42, -614, -40, -39, -620, -37, -36, -626, -34, -33, -632, -31, -30, -638, -28, -27, -644, -25, -24, -650, -22, -21, -656, -19, -18, -662, -16, -15, -668, -13, -12, -674, -10, -9, -680, -7, -6, -686, -4, -3, -692, -1, 0, -698, 2, 3, -704, 5, 6, -710, 8, 9, -716, 11, 12, -722, 14, 15, -728, 17, 18, -734, 20, 21, -740, 23, 24, -746, 26, 27, -752, 29, 30, -758, 32, 33, -764, 35, 36, -770, 38, 39, -776, 41, 42, -782, 44, 45, -788, 47, 48, -794, 50, 51, -800, 53, 54, -806, 56, 57, -812, 59, 60, -818, 62, 63, -824, 65, 66, -830, 68, 69, -836, 71, 72, -842, 74, 75, -848, 77, 78, -854, 80, 81, -860, 83, 84, -866, 86, 87, -872, 89, 90, -878, 92, 93, -884, 95, 96, -890, 98, 99, -896, 101, 102, -902, 104, 105, -908, 107, 108, -914, 110, 111, -920, 113, 114, -926, 116, 117, -932, 119, 120, -938, 122, 123, -944, 125, 126, -950, 128, 129, -956, 131, 132, -962, 134, 135, -968, 137, 138, -974, 140, 141, -980, 143, 144, -986, 146, 147, -992, 149, 150, -998, 152, 153, -1004, 155, 156, -1010, 158, 159, -1016, 161, 162, -1022, 164, 165, -1028, 167, 168, -1034, 170, 171, -1040, 173, 174, -1046, 176, 177, -1052, 179, 180, -1058, 182, 183, -1064, 185, 186, -1070, 188, 189, -1076, 191, 192, -1082, 194, 195, -1088, 197, 198, -1094, 200, 201, -1100, 203, 204, -1106, 206, 207, -1112, 209, 210, -1118, 212, 213, -1124, 215, 216, -1130, 218, 219, -1136, 221, 222, -1142, 224, 225, -1148, 227, 228, -1154, 230, 231, -1160, 233, 234, -1166, 236, 237, -1172, 239, 240, -1178, 242, 243, -1184, 245, 246, -1190, 248, 249, -1196, 251, 252, -1202, 254, 255, -1208, 257, 258, -1214, 260, 261, -1220, 263, 264, -1226, 266, 267, -1232, 269, 270, -1238, 272, 273, -1244, 275, 276, -1250, 278, 279, -1256, 281, 282, -1262, 284, 285, -1268, 287, 288, -1274, 290, 291, -1280, 293, 294, -1286, 296, 297, -1292, 299, 300, -1298, 302, 303, -1304, 305, 306, -1310, 308, 309, -1316, 311, 312, -1322, 314, 315, -1328, 317, 318, -1334, 320, 321, -1340, 323, 324, -1346, 326, 327, -1352, 329, 330, -1358, 332, 333, -1364, 335, 336, -1370, 338, 339, -1376, 341, 342, -1382, 344, 345, -1388, 347, 348, -1394, 350, 351, -1400, 353, 354, -1406, 356, 357, -1412, 359, 360, -1418, 362, 363, -1424, 365, 366, -1430, 368, 369, -1436, 371, 372, -1442, 374, 375, -1448, 377, 378, -1454, 380, 381, -1460, 383, 384, -1466, 386, 387, -1472, 389, 390, -1478, 392, 393, -1484, 395, 396, -1490, 398, 399, -1496, 401, 402, -1502, 404, 405, -1508, 407]
parsing: .Variable:dct_io_tmp<32>[640]
parsing: .Variable:dct_o<32>[640]
parsing: .Variable:i<10>
parsing: .Variable:j<10>
parsing: .Variable:i_1<10>
parsing: .Variable:i_plus_8<10>
parsing: .Variable:j_plus_64<10>
parsing: .Variable:f0<32>
parsing: .Variable:f1<32>
parsing: .Variable:f2<32>
parsing: .Variable:f3<32>
parsing: .Variable:f4<32>
parsing: .Variable:f5<32>
parsing: .Variable:f6<32>
parsing: .Variable:f7<32>
parsing: .Variable:g0<32>
parsing: .Variable:g1<32>
parsing: .Variable:h0<32>
parsing: .Variable:h1<32>
parsing: .Variable:p0<32>
parsing: .Variable:p1<32>
parsing: .Variable:r0<32>
parsing: .Variable:r1<32>
parsing: .Variable:P_0<32>
parsing: .Variable:P_1<32>
parsing: .Variable:R_0<32>
parsing: .Variable:R_1<32>
parsing: .Variable:g2<32>
parsing: .Variable:g3<32>
parsing: .Variable:h2<32>
parsing: .Variable:h3<32>
parsing: .Variable:q0a<32>
parsing: .Variable:s0a<32>
parsing: .Variable:q0<32>
parsing: .Variable:q1<32>
parsing: .Variable:s0<32>
parsing: .Variable:s1<32>
parsing: .Variable:Q_0<32>
parsing: .Variable:Q_1<32>
parsing: .Variable:S_0<32>
parsing: .Variable:S_1<32>
parsing: .Variable:F_0<32>
parsing: .Variable:F_1<32>
parsing: .Variable:F_2<32>
parsing: .Variable:F_3<32>
parsing: .Variable:F_4<32>
parsing: .Variable:F_5<32>
parsing: .Variable:F_6<32>
parsing: .Variable:F_7<32>
parsing: .Variable:mf<32>
parsing: .Variable:xmf<32>
parsing: .Variable:dct_io_tmp_address<10>
parsing: .Variable:xi<10>
parsing: .Variable:xj<10>
parsing: .Variable:xf0<32>
parsing: .Variable:xf1<32>
parsing: .Variable:xf2<32>
parsing: .Variable:xf3<32>
parsing: .Variable:xf4<32>
parsing: .Variable:xf5<32>
parsing: .Variable:xf6<32>
parsing: .Variable:xf7<32>
parsing: .Variable:xg0<32>
parsing: .Variable:xh0<32>
parsing: .Variable:xp0<32>
parsing: .Variable:xr0<32>
parsing: .Variable:xg1<32>
parsing: .Variable:xh1<32>
parsing: .Variable:xp1<32>
parsing: .Variable:xr1<32>
parsing: .Variable:xP_0<32>
parsing: .Variable:xP_1<32>
parsing: .Variable:xR_0<32>
parsing: .Variable:xR_1<32>
parsing: .Variable:xg2<32>
parsing: .Variable:xh2<32>
parsing: .Variable:xg3<32>
parsing: .Variable:xh3<32>
parsing: .Variable:xq0a<32>
parsing: .Variable:xq0<32>
parsing: .Variable:xq1<32>
parsing: .Variable:xs0a<32>
parsing: .Variable:xs0<32>
parsing: .Variable:xs1<32>
parsing: .Variable:xQ_0<32>
parsing: .Variable:xQ_1<32>
parsing: .Variable:xS_0<32>
parsing: .Variable:xS_1<32>
parsing: .Variable:xF_0<32>
parsing: .Variable:xF_1<32>
parsing: .Variable:xF_2<32>
parsing: .Variable:xF_3<32>
parsing: .Variable:xF_4<32>
parsing: .Variable:xF_5<32>
parsing: .Variable:xF_6<32>
parsing: .Variable:xF_7<32>
parsing: .Variable:xF0r<32>
parsing: .Variable:xF1r<32>
parsing: .Variable:xF2r<32>
parsing: .Variable:xF3r<32>
parsing: .Variable:xF4r<32>
parsing: .Variable:xF5r<32>
parsing: .Variable:xF6r<32>
parsing: .Variable:xF7r<32>
parsing: .Counter:class br.ufscar.dc.lalp.components.counter:i=0; i<640; i+=64@72
parsing: .Assignment:=<10>
parsing: ..LHS:i.clk_en<10>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:init
parsing: .Assignment:=<10>
parsing: ..LHS:i_plus_8<10>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i_add_op_s_8
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Literal=8
parsing: .Counter:class br.ufscar.dc.lalp.components.counter:j=Variable:i<10>; j<Variable:i_plus_8<10>; j++1@9
parsing: .Assignment:=<10>
parsing: ..LHS:j.clk_en<10>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression:class br.ufscar.dc.lalp.components.and_op:init_and_op_i_done_not_op
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:init
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus:class br.ufscar.dc.lalp.components.not_op:i_done_not_op
parsing: ..................UnaryExpression
parsing: ...................UnaryExpressionNotPlusMinus
parsing: ....................PostfixExpression
parsing: .....................PrimaryExpression
parsing: ......................Name:i.done
parsing: .Assignment:=<10>
parsing: ..LHS:j.load<10>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i.step
parsing: .Assignment:=<10>
parsing: ..LHS:j_plus_64<10>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:j_add_op_s_64
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:j
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Literal=64
parsing: .Counter:class br.ufscar.dc.lalp.components.counter:i_1=Variable:j<10>; i_1<Variable:j_plus_64<10>; i_1+=8@1
parsing: .Assignment:=<10>
parsing: ..LHS:i_1.clk_en<10>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:init_delay_op_2@2
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:init
parsing: .Assignment:=<10>
parsing: ..LHS:i_1.load<10>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:j.step
parsing: .Assignment:=<32>
parsing: ..LHS:dct_io_ptr.address<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i_1
parsing: .Assignment:=<32>
parsing: ..LHS:f0<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:dct_io_ptr.data_out
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Expression
parsing: .....................DelayExpression:class br.ufscar.dc.lalp.components.delay_op:j_step_delay_op_4@4
parsing: ......................ConditionalExpression
parsing: .......................ConditionalOrExpression
parsing: ........................ConditionalAndExpression
parsing: .........................InclusiveOrExpression
parsing: ..........................ExclusiveOrExpression
parsing: ...........................AndExpression
parsing: ............................EqualityExpression
parsing: .............................RelationalExpression
parsing: ..............................ShiftExpression
parsing: ...............................AdditiveExpression
parsing: ................................MultiplicativeExpression
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Name:j.step
parsing: .Assignment:=<32>
parsing: ..LHS:f1<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:dct_io_ptr.data_out
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Expression
parsing: .....................DelayExpression:class br.ufscar.dc.lalp.components.delay_op:j_step_delay_op_5@5
parsing: ......................ConditionalExpression
parsing: .......................ConditionalOrExpression
parsing: ........................ConditionalAndExpression
parsing: .........................InclusiveOrExpression
parsing: ..........................ExclusiveOrExpression
parsing: ...........................AndExpression
parsing: ............................EqualityExpression
parsing: .............................RelationalExpression
parsing: ..............................ShiftExpression
parsing: ...............................AdditiveExpression
parsing: ................................MultiplicativeExpression
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Name:j.step
parsing: .Assignment:=<32>
parsing: ..LHS:f2<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:dct_io_ptr.data_out
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Expression
parsing: .....................DelayExpression:class br.ufscar.dc.lalp.components.delay_op:j_step_delay_op_6@6
parsing: ......................ConditionalExpression
parsing: .......................ConditionalOrExpression
parsing: ........................ConditionalAndExpression
parsing: .........................InclusiveOrExpression
parsing: ..........................ExclusiveOrExpression
parsing: ...........................AndExpression
parsing: ............................EqualityExpression
parsing: .............................RelationalExpression
parsing: ..............................ShiftExpression
parsing: ...............................AdditiveExpression
parsing: ................................MultiplicativeExpression
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Name:j.step
parsing: .Assignment:=<32>
parsing: ..LHS:f3<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:dct_io_ptr.data_out
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Expression
parsing: .....................DelayExpression:class br.ufscar.dc.lalp.components.delay_op:j_step_delay_op_7@7
parsing: ......................ConditionalExpression
parsing: .......................ConditionalOrExpression
parsing: ........................ConditionalAndExpression
parsing: .........................InclusiveOrExpression
parsing: ..........................ExclusiveOrExpression
parsing: ...........................AndExpression
parsing: ............................EqualityExpression
parsing: .............................RelationalExpression
parsing: ..............................ShiftExpression
parsing: ...............................AdditiveExpression
parsing: ................................MultiplicativeExpression
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Name:j.step
parsing: .Assignment:=<32>
parsing: ..LHS:f4<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:dct_io_ptr.data_out
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Expression
parsing: .....................DelayExpression:class br.ufscar.dc.lalp.components.delay_op:j_step_delay_op_8@8
parsing: ......................ConditionalExpression
parsing: .......................ConditionalOrExpression
parsing: ........................ConditionalAndExpression
parsing: .........................InclusiveOrExpression
parsing: ..........................ExclusiveOrExpression
parsing: ...........................AndExpression
parsing: ............................EqualityExpression
parsing: .............................RelationalExpression
parsing: ..............................ShiftExpression
parsing: ...............................AdditiveExpression
parsing: ................................MultiplicativeExpression
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Name:j.step
parsing: .Assignment:=<32>
parsing: ..LHS:f5<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:dct_io_ptr.data_out
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Expression
parsing: .....................DelayExpression:class br.ufscar.dc.lalp.components.delay_op:j_step_delay_op_9@9
parsing: ......................ConditionalExpression
parsing: .......................ConditionalOrExpression
parsing: ........................ConditionalAndExpression
parsing: .........................InclusiveOrExpression
parsing: ..........................ExclusiveOrExpression
parsing: ...........................AndExpression
parsing: ............................EqualityExpression
parsing: .............................RelationalExpression
parsing: ..............................ShiftExpression
parsing: ...............................AdditiveExpression
parsing: ................................MultiplicativeExpression
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Name:j.step
parsing: .Assignment:=<32>
parsing: ..LHS:f6<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:dct_io_ptr.data_out
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Expression
parsing: .....................DelayExpression:class br.ufscar.dc.lalp.components.delay_op:j_step_delay_op_10@10
parsing: ......................ConditionalExpression
parsing: .......................ConditionalOrExpression
parsing: ........................ConditionalAndExpression
parsing: .........................InclusiveOrExpression
parsing: ..........................ExclusiveOrExpression
parsing: ...........................AndExpression
parsing: ............................EqualityExpression
parsing: .............................RelationalExpression
parsing: ..............................ShiftExpression
parsing: ...............................AdditiveExpression
parsing: ................................MultiplicativeExpression
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Name:j.step
parsing: .Assignment:=<32>
parsing: ..LHS:f7<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:dct_io_ptr.data_out
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Expression
parsing: .....................DelayExpression:class br.ufscar.dc.lalp.components.delay_op:j_step_delay_op_11@11
parsing: ......................ConditionalExpression
parsing: .......................ConditionalOrExpression
parsing: ........................ConditionalAndExpression
parsing: .........................InclusiveOrExpression
parsing: ..........................ExclusiveOrExpression
parsing: ...........................AndExpression
parsing: ............................EqualityExpression
parsing: .............................RelationalExpression
parsing: ..............................ShiftExpression
parsing: ...............................AdditiveExpression
parsing: ................................MultiplicativeExpression
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Name:j.step
parsing: .Assignment:=<32>
parsing: ..LHS:g0<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:f0_add_op_s_f7
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:f0
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:f7
parsing: .Assignment:=<32>
parsing: ..LHS:h2<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:f0_sub_op_s_f7
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:f0
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:f7
parsing: .Assignment:=<32>
parsing: ..LHS:g1<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:f1_add_op_s_f6
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:f1
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:f6
parsing: .Assignment:=<32>
parsing: ..LHS:h3<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:f1_sub_op_s_f6
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:f1
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:f6
parsing: .Assignment:=<32>
parsing: ..LHS:h1<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:f2_add_op_s_f5
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:f2
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:f5
parsing: .Assignment:=<32>
parsing: ..LHS:g3<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:f2_sub_op_s_f5
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:f2
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:f5
parsing: .Assignment:=<32>
parsing: ..LHS:h0<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:f3_add_op_s_f4
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:f3
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:f4
parsing: .Assignment:=<32>
parsing: ..LHS:g2<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:f3_sub_op_s_f4
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:f3
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:f4
parsing: .Assignment:=<32>
parsing: ..LHS:p0<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:g0_add_op_s_h0
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:g0
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:h0
parsing: .Assignment:=<32>
parsing: ..LHS:r0<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:g0_sub_op_s_h0
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:g0
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:h0
parsing: .Assignment:=<32>
parsing: ..LHS:p1<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:g1_add_op_s_h1
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:g1
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:h1
parsing: .Assignment:=<32>
parsing: ..LHS:r1<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:g1_sub_op_s_h1
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:g1
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:h1
parsing: .Assignment:=<32>
parsing: ..LHS:q1<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:g2
parsing: .Assignment:=<32>
parsing: ..LHS:s1<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:h2
parsing: .Assignment:=<32>
parsing: ..LHS:s0a<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:h3_add_op_s_g3
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:h3
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:g3
parsing: .Assignment:=<32>
parsing: ..LHS:q0a<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:h3_sub_op_s_g3
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:h3
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:g3
parsing: .Assignment:=<32>
parsing: ..LHS:s0<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression:class br.ufscar.dc.lalp.components.shr_c_op_s:s0a_mult_op_s_p_C0_6_add_op_s_32767_shr_c_op_s_16@16
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Expression
parsing: .....................DelayExpression
parsing: ......................ConditionalExpression
parsing: .......................ConditionalOrExpression
parsing: ........................ConditionalAndExpression
parsing: .........................InclusiveOrExpression
parsing: ..........................ExclusiveOrExpression
parsing: ...........................AndExpression
parsing: ............................EqualityExpression
parsing: .............................RelationalExpression
parsing: ..............................ShiftExpression
parsing: ...............................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:s0a_mult_op_s_p_C0_6_add_op_s_32767
parsing: ................................MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:s0a_mult_op_s_p_C0_6@6
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Name:s0a
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Name:C0
parsing: ................................MultiplicativeExpression
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Literal=32767
parsing: .Assignment:=<32>
parsing: ..LHS:q0<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression:class br.ufscar.dc.lalp.components.shr_c_op_s:q0a_mult_op_s_p_C0_6_add_op_s_32767_shr_c_op_s_16@16
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Expression
parsing: .....................DelayExpression
parsing: ......................ConditionalExpression
parsing: .......................ConditionalOrExpression
parsing: ........................ConditionalAndExpression
parsing: .........................InclusiveOrExpression
parsing: ..........................ExclusiveOrExpression
parsing: ...........................AndExpression
parsing: ............................EqualityExpression
parsing: .............................RelationalExpression
parsing: ..............................ShiftExpression
parsing: ...............................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:q0a_mult_op_s_p_C0_6_add_op_s_32767
parsing: ................................MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:q0a_mult_op_s_p_C0_6@6
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Name:q0a
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Name:C0
parsing: ................................MultiplicativeExpression
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Literal=32767
parsing: .Assignment:=<32>
parsing: ..LHS:R_1<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:C6_mult_op_s_p_r1_6_add_op_s_C2_mult_op_s_p_r0_6
parsing: ...............MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C6_mult_op_s_p_r1_6@6
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:C6
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:r1
parsing: ...............MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C2_mult_op_s_p_r0_6@6
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:C2
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:r0
parsing: .Assignment:=<32>
parsing: ..LHS:R_0<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:C6_mult_op_s_p_r0_6_sub_op_s_C2_mult_op_s_p_r1_6
parsing: ...............MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C6_mult_op_s_p_r0_6@6
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:C6
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:r0
parsing: ...............MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C2_mult_op_s_p_r1_6@6
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:C2
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:r1
parsing: .Assignment:=<32>
parsing: ..LHS:P_0<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:p0_add_op_s_p1
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:p0
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:p1
parsing: .Assignment:=<32>
parsing: ..LHS:P_1<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:p0_sub_op_s_p1
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:p0
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:p1
parsing: .Assignment:=<32>
parsing: ..LHS:Q_1<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:q1_add_op_s_q0
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:q1
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:q0
parsing: .Assignment:=<32>
parsing: ..LHS:Q_0<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:q1_sub_op_s_q0
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:q1
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:q0
parsing: .Assignment:=<32>
parsing: ..LHS:S_1<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:s1_add_op_s_s0
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:s1
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:s0
parsing: .Assignment:=<32>
parsing: ..LHS:S_0<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:s1_sub_op_s_s0
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:s1
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:s0
parsing: .Assignment:=<32>
parsing: ..LHS:F_1<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:C7_mult_op_s_p_Q_1_6_add_op_s_C1_mult_op_s_p_S_1_6
parsing: ...............MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C7_mult_op_s_p_Q_1_6@6
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:C7
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:Q_1
parsing: ...............MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C1_mult_op_s_p_S_1_6@6
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:C1
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:S_1
parsing: .Assignment:=<32>
parsing: ..LHS:F_7<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:C7_mult_op_s_p_S_1_6_sub_op_s_C1_mult_op_s_p_Q_1_6
parsing: ...............MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C7_mult_op_s_p_S_1_6@6
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:C7
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:S_1
parsing: ...............MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C1_mult_op_s_p_Q_1_6@6
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:C1
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:Q_1
parsing: .Assignment:=<32>
parsing: ..LHS:F_5<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:C3_mult_op_s_p_Q_0_6_add_op_s_C5_mult_op_s_p_S_0_6
parsing: ...............MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C3_mult_op_s_p_Q_0_6@6
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:C3
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:Q_0
parsing: ...............MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C5_mult_op_s_p_S_0_6@6
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:C5
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:S_0
parsing: .Assignment:=<32>
parsing: ..LHS:F_3<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:C3_mult_op_s_p_S_0_6_sub_op_s_C5_mult_op_s_p_Q_0_6
parsing: ...............MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C3_mult_op_s_p_S_0_6@6
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:C3
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:S_0
parsing: ...............MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C5_mult_op_s_p_Q_0_6@6
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:C5
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:Q_0
parsing: .Assignment:=<32>
parsing: ..LHS:F_0<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:P_0
parsing: .Assignment:=<32>
parsing: ..LHS:F_4<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:P_1
parsing: .Assignment:=<32>
parsing: ..LHS:F_2<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:R_1
parsing: .Assignment:=<32>
parsing: ..LHS:F_6<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:R_0
parsing: .Assignment:=<32>
parsing: ..LHS:mf<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:F_0
parsing: .Assignment:=<32>
parsing: ..LHS:mf<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression:class br.ufscar.dc.lalp.components.shr_c_op_s:F_1_shr_c_op_s_13@13
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:F_1
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:j_step_delay_op_30@30
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:j.step
parsing: .Assignment:=<32>
parsing: ..LHS:mf<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression:class br.ufscar.dc.lalp.components.shr_c_op_s:F_2_shr_c_op_s_13@13
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:F_2
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:j_step_delay_op_31@31
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:j.step
parsing: .Assignment:=<32>
parsing: ..LHS:mf<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression:class br.ufscar.dc.lalp.components.shr_c_op_s:F_3_shr_c_op_s_13@13
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:F_3
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:j_step_delay_op_32@32
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:j.step
parsing: .Assignment:=<32>
parsing: ..LHS:mf<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:F_4
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:j_step_delay_op_33@33
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:j.step
parsing: .Assignment:=<32>
parsing: ..LHS:mf<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression:class br.ufscar.dc.lalp.components.shr_c_op_s:F_5_shr_c_op_s_13@13
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:F_5
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:j_step_delay_op_34@34
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:j.step
parsing: .Assignment:=<32>
parsing: ..LHS:mf<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression:class br.ufscar.dc.lalp.components.shr_c_op_s:F_6_shr_c_op_s_13@13
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:F_6
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:j_step_delay_op_35@35
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:j.step
parsing: .Assignment:=<32>
parsing: ..LHS:mf<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression:class br.ufscar.dc.lalp.components.shr_c_op_s:F_7_shr_c_op_s_13@13
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:F_7
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:j_step_delay_op_36@36
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:j.step
parsing: .Assignment:=<10>
parsing: ..LHS:dct_io_tmp_address<10>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression:class br.ufscar.dc.lalp.components.reg_mux_op:dct_io_tmp_address
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xi.step
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xi
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Expression
parsing: .....................DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_1_delay_op_26@26
parsing: ......................ConditionalExpression
parsing: .......................ConditionalOrExpression
parsing: ........................ConditionalAndExpression
parsing: .........................InclusiveOrExpression
parsing: ..........................ExclusiveOrExpression
parsing: ...........................AndExpression
parsing: ............................EqualityExpression
parsing: .............................RelationalExpression
parsing: ..............................ShiftExpression
parsing: ...............................AdditiveExpression
parsing: ................................MultiplicativeExpression
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Name:i_1
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:init
parsing: .Assignment:=<32>
parsing: ..LHS:dct_io_tmp.address<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:dct_io_tmp_address
parsing: .Assignment:=<32>
parsing: ..LHS:dct_io_tmp.data_in<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:mf
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression:class br.ufscar.dc.lalp.components.and_op:i_1_step_delay_op_28_and_op_i_1_done_not_op_delay_op_27
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Expression
parsing: .....................DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_1_step_delay_op_28@28
parsing: ......................ConditionalExpression
parsing: .......................ConditionalOrExpression
parsing: ........................ConditionalAndExpression
parsing: .........................InclusiveOrExpression
parsing: ..........................ExclusiveOrExpression
parsing: ...........................AndExpression
parsing: ............................EqualityExpression
parsing: .............................RelationalExpression
parsing: ..............................ShiftExpression
parsing: ...............................AdditiveExpression
parsing: ................................MultiplicativeExpression
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Name:i_1.step
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Expression
parsing: .....................DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_1_done_not_op_delay_op_27@27
parsing: ......................ConditionalExpression
parsing: .......................ConditionalOrExpression
parsing: ........................ConditionalAndExpression
parsing: .........................InclusiveOrExpression
parsing: ..........................ExclusiveOrExpression
parsing: ...........................AndExpression
parsing: ............................EqualityExpression
parsing: .............................RelationalExpression
parsing: ..............................ShiftExpression
parsing: ...............................AdditiveExpression
parsing: ................................MultiplicativeExpression
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus:class br.ufscar.dc.lalp.components.not_op:i_1_done_not_op
parsing: ...................................UnaryExpression
parsing: ....................................UnaryExpressionNotPlusMinus
parsing: .....................................PostfixExpression
parsing: ......................................PrimaryExpression
parsing: .......................................Name:i_1.done
parsing: .Counter:class br.ufscar.dc.lalp.components.counter:xi=0; xi<640; xi++1@1
parsing: .Assignment:=<10>
parsing: ..LHS:xi.clk_en<10>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_done_delay_op_28@28
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i.done
parsing: .Counter:class br.ufscar.dc.lalp.components.counter:xj=0; xj<640; xj+=8@8
parsing: .Assignment:=<10>
parsing: ..LHS:xj.clk_en<10>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_done_delay_op_28@28
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i.done
parsing: .Assignment:=<32>
parsing: ..LHS:xf0<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:dct_io_tmp.data_out
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:xj_step_delay_op_3@3
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xj.step
parsing: .Assignment:=<32>
parsing: ..LHS:xf1<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:dct_io_tmp.data_out
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:xj_step_delay_op_4@4
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xj.step
parsing: .Assignment:=<32>
parsing: ..LHS:xf2<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:dct_io_tmp.data_out
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:xj_step_delay_op_5@5
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xj.step
parsing: .Assignment:=<32>
parsing: ..LHS:xf3<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:dct_io_tmp.data_out
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:xj_step_delay_op_6@6
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xj.step
parsing: .Assignment:=<32>
parsing: ..LHS:xf4<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:dct_io_tmp.data_out
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:xj_step_delay_op_7@7
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xj.step
parsing: .Assignment:=<32>
parsing: ..LHS:xf5<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:dct_io_tmp.data_out
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:xj_step_delay_op_8@8
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xj.step
parsing: .Assignment:=<32>
parsing: ..LHS:xf6<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:dct_io_tmp.data_out
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:xj_step_delay_op_9@9
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xj.step
parsing: .Assignment:=<32>
parsing: ..LHS:xf7<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:dct_io_tmp.data_out
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:xj_step_delay_op_10@10
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xj.step
parsing: .Assignment:=<32>
parsing: ..LHS:xg0<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:xf0_add_op_s_xf7
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xf0
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xf7
parsing: .Assignment:=<32>
parsing: ..LHS:xh2<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:xf0_sub_op_s_xf7
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xf0
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xf7
parsing: .Assignment:=<32>
parsing: ..LHS:xg1<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:xf1_add_op_s_xf6
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xf1
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xf6
parsing: .Assignment:=<32>
parsing: ..LHS:xh3<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:xf1_sub_op_s_xf6
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xf1
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xf6
parsing: .Assignment:=<32>
parsing: ..LHS:xh1<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:xf2_add_op_s_xf5
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xf2
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xf5
parsing: .Assignment:=<32>
parsing: ..LHS:xg3<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:xf2_sub_op_s_xf5
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xf2
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xf5
parsing: .Assignment:=<32>
parsing: ..LHS:xh0<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:xf3_add_op_s_xf4
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xf3
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xf4
parsing: .Assignment:=<32>
parsing: ..LHS:xg2<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:xf3_sub_op_s_xf4
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xf3
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xf4
parsing: .Assignment:=<32>
parsing: ..LHS:xp0<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:xg0_add_op_s_xh0
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xg0
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xh0
parsing: .Assignment:=<32>
parsing: ..LHS:xr0<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:xg0_sub_op_s_xh0
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xg0
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xh0
parsing: .Assignment:=<32>
parsing: ..LHS:xp1<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:xg1_add_op_s_xh1
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xg1
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xh1
parsing: .Assignment:=<32>
parsing: ..LHS:xr1<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:xg1_sub_op_s_xh1
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xg1
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xh1
parsing: .Assignment:=<32>
parsing: ..LHS:xq1<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xg2
parsing: .Assignment:=<32>
parsing: ..LHS:xs1<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xh2
parsing: .Assignment:=<32>
parsing: ..LHS:xs0a<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:xh3_add_op_s_xg3
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xh3
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xg3
parsing: .Assignment:=<32>
parsing: ..LHS:xq0a<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:xh3_sub_op_s_xg3
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xh3
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xg3
parsing: .Assignment:=<32>
parsing: ..LHS:xq0<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression:class br.ufscar.dc.lalp.components.shr_c_op_s:xq0a_mult_op_s_p_C0_6_add_op_s_32767_shr_c_op_s_16@16
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Expression
parsing: .....................DelayExpression
parsing: ......................ConditionalExpression
parsing: .......................ConditionalOrExpression
parsing: ........................ConditionalAndExpression
parsing: .........................InclusiveOrExpression
parsing: ..........................ExclusiveOrExpression
parsing: ...........................AndExpression
parsing: ............................EqualityExpression
parsing: .............................RelationalExpression
parsing: ..............................ShiftExpression
parsing: ...............................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:xq0a_mult_op_s_p_C0_6_add_op_s_32767
parsing: ................................MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:xq0a_mult_op_s_p_C0_6@6
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Name:xq0a
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Name:C0
parsing: ................................MultiplicativeExpression
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Literal=32767
parsing: .Assignment:=<32>
parsing: ..LHS:xs0<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression:class br.ufscar.dc.lalp.components.shr_c_op_s:xs0a_mult_op_s_p_C0_6_add_op_s_32767_shr_c_op_s_16@16
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Expression
parsing: .....................DelayExpression
parsing: ......................ConditionalExpression
parsing: .......................ConditionalOrExpression
parsing: ........................ConditionalAndExpression
parsing: .........................InclusiveOrExpression
parsing: ..........................ExclusiveOrExpression
parsing: ...........................AndExpression
parsing: ............................EqualityExpression
parsing: .............................RelationalExpression
parsing: ..............................ShiftExpression
parsing: ...............................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:xs0a_mult_op_s_p_C0_6_add_op_s_32767
parsing: ................................MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:xs0a_mult_op_s_p_C0_6@6
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Name:xs0a
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Name:C0
parsing: ................................MultiplicativeExpression
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Literal=32767
parsing: .Assignment:=<32>
parsing: ..LHS:xR_1<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:C6_mult_op_s_p_xr1_6_add_op_s_C2_mult_op_s_p_xr0_6
parsing: ...............MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C6_mult_op_s_p_xr1_6@6
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:C6
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xr1
parsing: ...............MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C2_mult_op_s_p_xr0_6@6
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:C2
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xr0
parsing: .Assignment:=<32>
parsing: ..LHS:xR_0<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:C6_mult_op_s_p_xr0_6_sub_op_s_C2_mult_op_s_p_xr1_6
parsing: ...............MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C6_mult_op_s_p_xr0_6@6
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:C6
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xr0
parsing: ...............MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C2_mult_op_s_p_xr1_6@6
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:C2
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xr1
parsing: .Assignment:=<32>
parsing: ..LHS:xP_0<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:xp0_add_op_s_xp1
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xp0
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xp1
parsing: .Assignment:=<32>
parsing: ..LHS:xP_1<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:xp0_sub_op_s_xp1
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xp0
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xp1
parsing: .Assignment:=<32>
parsing: ..LHS:xQ_1<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:xq1_add_op_s_xq0
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xq1
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xq0
parsing: .Assignment:=<32>
parsing: ..LHS:xQ_0<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:xq1_sub_op_s_xq0
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xq1
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xq0
parsing: .Assignment:=<32>
parsing: ..LHS:xS_1<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:xs1_add_op_s_xs0
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xs1
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xs0
parsing: .Assignment:=<32>
parsing: ..LHS:xS_0<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:xs1_sub_op_s_xs0
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xs1
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xs0
parsing: .Assignment:=<32>
parsing: ..LHS:xF_1<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:C7_mult_op_s_p_xQ_1_6_add_op_s_C1_mult_op_s_p_xS_1_6
parsing: ...............MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C7_mult_op_s_p_xQ_1_6@6
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:C7
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xQ_1
parsing: ...............MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C1_mult_op_s_p_xS_1_6@6
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:C1
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xS_1
parsing: .Assignment:=<32>
parsing: ..LHS:xF_7<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:C7_mult_op_s_p_xS_1_6_sub_op_s_C1_mult_op_s_p_xQ_1_6
parsing: ...............MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C7_mult_op_s_p_xS_1_6@6
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:C7
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xS_1
parsing: ...............MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C1_mult_op_s_p_xQ_1_6@6
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:C1
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xQ_1
parsing: .Assignment:=<32>
parsing: ..LHS:xF_5<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:C3_mult_op_s_p_xQ_0_6_add_op_s_C5_mult_op_s_p_xS_0_6
parsing: ...............MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C3_mult_op_s_p_xQ_0_6@6
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:C3
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xQ_0
parsing: ...............MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C5_mult_op_s_p_xS_0_6@6
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:C5
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xS_0
parsing: .Assignment:=<32>
parsing: ..LHS:xF_3<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:C3_mult_op_s_p_xS_0_6_sub_op_s_C5_mult_op_s_p_xQ_0_6
parsing: ...............MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C3_mult_op_s_p_xS_0_6@6
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:C3
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xS_0
parsing: ...............MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C5_mult_op_s_p_xQ_0_6@6
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:C5
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xQ_0
parsing: .Assignment:=<32>
parsing: ..LHS:xF_0<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xP_0
parsing: .Assignment:=<32>
parsing: ..LHS:xF_4<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xP_1
parsing: .Assignment:=<32>
parsing: ..LHS:xF_2<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xR_1
parsing: .Assignment:=<32>
parsing: ..LHS:xF_6<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xR_0
parsing: .Assignment:=<32>
parsing: ..LHS:xF0r<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression:class br.ufscar.dc.lalp.components.shr_c_op_s:xF_0_add_op_s_6_shr_c_op_s_3@3
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Expression
parsing: .....................DelayExpression
parsing: ......................ConditionalExpression
parsing: .......................ConditionalOrExpression
parsing: ........................ConditionalAndExpression
parsing: .........................InclusiveOrExpression
parsing: ..........................ExclusiveOrExpression
parsing: ...........................AndExpression
parsing: ............................EqualityExpression
parsing: .............................RelationalExpression
parsing: ..............................ShiftExpression
parsing: ...............................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:xF_0_add_op_s_6
parsing: ................................MultiplicativeExpression
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Name:xF_0
parsing: ................................MultiplicativeExpression
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Literal=6
parsing: .Assignment:=<32>
parsing: ..LHS:xF1r<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression:class br.ufscar.dc.lalp.components.shr_c_op_s:xF_1_add_op_s_32767_shr_c_op_s_16@16
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Expression
parsing: .....................DelayExpression
parsing: ......................ConditionalExpression
parsing: .......................ConditionalOrExpression
parsing: ........................ConditionalAndExpression
parsing: .........................InclusiveOrExpression
parsing: ..........................ExclusiveOrExpression
parsing: ...........................AndExpression
parsing: ............................EqualityExpression
parsing: .............................RelationalExpression
parsing: ..............................ShiftExpression
parsing: ...............................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:xF_1_add_op_s_32767
parsing: ................................MultiplicativeExpression
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Name:xF_1
parsing: ................................MultiplicativeExpression
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Literal=32767
parsing: .Assignment:=<32>
parsing: ..LHS:xF2r<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression:class br.ufscar.dc.lalp.components.shr_c_op_s:xF_2_add_op_s_32767_shr_c_op_s_16@16
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Expression
parsing: .....................DelayExpression
parsing: ......................ConditionalExpression
parsing: .......................ConditionalOrExpression
parsing: ........................ConditionalAndExpression
parsing: .........................InclusiveOrExpression
parsing: ..........................ExclusiveOrExpression
parsing: ...........................AndExpression
parsing: ............................EqualityExpression
parsing: .............................RelationalExpression
parsing: ..............................ShiftExpression
parsing: ...............................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:xF_2_add_op_s_32767
parsing: ................................MultiplicativeExpression
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Name:xF_2
parsing: ................................MultiplicativeExpression
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Literal=32767
parsing: .Assignment:=<32>
parsing: ..LHS:xF3r<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression:class br.ufscar.dc.lalp.components.shr_c_op_s:xF_3_add_op_s_32767_shr_c_op_s_16@16
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Expression
parsing: .....................DelayExpression
parsing: ......................ConditionalExpression
parsing: .......................ConditionalOrExpression
parsing: ........................ConditionalAndExpression
parsing: .........................InclusiveOrExpression
parsing: ..........................ExclusiveOrExpression
parsing: ...........................AndExpression
parsing: ............................EqualityExpression
parsing: .............................RelationalExpression
parsing: ..............................ShiftExpression
parsing: ...............................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:xF_3_add_op_s_32767
parsing: ................................MultiplicativeExpression
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Name:xF_3
parsing: ................................MultiplicativeExpression
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Literal=32767
parsing: .Assignment:=<32>
parsing: ..LHS:xF4r<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression:class br.ufscar.dc.lalp.components.shr_c_op_s:xF_4_add_op_s_4_shr_c_op_s_3@3
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Expression
parsing: .....................DelayExpression
parsing: ......................ConditionalExpression
parsing: .......................ConditionalOrExpression
parsing: ........................ConditionalAndExpression
parsing: .........................InclusiveOrExpression
parsing: ..........................ExclusiveOrExpression
parsing: ...........................AndExpression
parsing: ............................EqualityExpression
parsing: .............................RelationalExpression
parsing: ..............................ShiftExpression
parsing: ...............................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:xF_4_add_op_s_4
parsing: ................................MultiplicativeExpression
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Name:xF_4
parsing: ................................MultiplicativeExpression
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Literal=4
parsing: .Assignment:=<32>
parsing: ..LHS:xF5r<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression:class br.ufscar.dc.lalp.components.shr_c_op_s:xF_5_add_op_s_32767_shr_c_op_s_16@16
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Expression
parsing: .....................DelayExpression
parsing: ......................ConditionalExpression
parsing: .......................ConditionalOrExpression
parsing: ........................ConditionalAndExpression
parsing: .........................InclusiveOrExpression
parsing: ..........................ExclusiveOrExpression
parsing: ...........................AndExpression
parsing: ............................EqualityExpression
parsing: .............................RelationalExpression
parsing: ..............................ShiftExpression
parsing: ...............................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:xF_5_add_op_s_32767
parsing: ................................MultiplicativeExpression
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Name:xF_5
parsing: ................................MultiplicativeExpression
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Literal=32767
parsing: .Assignment:=<32>
parsing: ..LHS:xF6r<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression:class br.ufscar.dc.lalp.components.shr_c_op_s:xF_6_add_op_s_32767_shr_c_op_s_16@16
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Expression
parsing: .....................DelayExpression
parsing: ......................ConditionalExpression
parsing: .......................ConditionalOrExpression
parsing: ........................ConditionalAndExpression
parsing: .........................InclusiveOrExpression
parsing: ..........................ExclusiveOrExpression
parsing: ...........................AndExpression
parsing: ............................EqualityExpression
parsing: .............................RelationalExpression
parsing: ..............................ShiftExpression
parsing: ...............................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:xF_6_add_op_s_32767
parsing: ................................MultiplicativeExpression
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Name:xF_6
parsing: ................................MultiplicativeExpression
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Literal=32767
parsing: .Assignment:=<32>
parsing: ..LHS:xF7r<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression:class br.ufscar.dc.lalp.components.shr_c_op_s:xF_7_add_op_s_32767_shr_c_op_s_16@16
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Expression
parsing: .....................DelayExpression
parsing: ......................ConditionalExpression
parsing: .......................ConditionalOrExpression
parsing: ........................ConditionalAndExpression
parsing: .........................InclusiveOrExpression
parsing: ..........................ExclusiveOrExpression
parsing: ...........................AndExpression
parsing: ............................EqualityExpression
parsing: .............................RelationalExpression
parsing: ..............................ShiftExpression
parsing: ...............................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:xF_7_add_op_s_32767
parsing: ................................MultiplicativeExpression
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Name:xF_7
parsing: ................................MultiplicativeExpression
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Literal=32767
parsing: .Assignment:=<32>
parsing: ..LHS:xmf<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xF0r
parsing: .Assignment:=<32>
parsing: ..LHS:xmf<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xF1r
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:xj_step_delay_op_30@30
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xj.step
parsing: .Assignment:=<32>
parsing: ..LHS:xmf<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xF2r
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:xj_step_delay_op_31@31
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xj.step
parsing: .Assignment:=<32>
parsing: ..LHS:xmf<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xF3r
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:xj_step_delay_op_32@32
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xj.step
parsing: .Assignment:=<32>
parsing: ..LHS:xmf<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xF4r
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:xj_step_delay_op_33@33
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xj.step
parsing: .Assignment:=<32>
parsing: ..LHS:xmf<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xF5r
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:xj_step_delay_op_34@34
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xj.step
parsing: .Assignment:=<32>
parsing: ..LHS:xmf<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xF6r
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:xj_step_delay_op_35@35
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xj.step
parsing: .Assignment:=<32>
parsing: ..LHS:xmf<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xF7r
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:xj_step_delay_op_36@36
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xj.step
parsing: .Assignment:=<32>
parsing: ..LHS:dct_o.data_in<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xmf
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:xi_step_delay_op_29@29
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xi.step
parsing: .Assignment:=<32>
parsing: ..LHS:dct_o.address<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:xi_output_delay_op_29@29
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xi.output
parsing: .Assignment:=<32>
parsing: ..LHS:output<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:dct_o.data_out
parsing: .Assignment:=<1>
parsing: ..LHS:done<1>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:xi.done
parsing: .Testbench
parsing: ..WhenChecking
parsing: ...Results
parsing: ....Result:output<32>[640]=[-1856, -9, 0, -12, 1, -54, 4, 6, 0, 10, 0, 14, -1, 75, -2, -6, -1, -14, -1, -19, 0, -90, 8, 10, 0, 13, 0, 18, 0, 99, -4, -8, -6, -29, -10, -39, -16, -184, 36, 20, 38, 11, 62, 16, 113, 124, -165, -6, -33, 18, -53, 25, -100, 105, 111, -13, 1, -9, 2, -12, 5, -65, -5, 6, -1840, 15, 26, 20, 47, 105, -66, -10, -23, 1, -38, 2, -70, 3, 89, -1, 26, 23, 42, 32, 77, 169, -109, -15, -32, 3, -51, 3, -95, 7, 121, -2, 54, 41, 87, 56, 159, 295, -222, -27, -121, 67, -196, 91, -365, 410, 460, -47, -30, -73, -48, -100, -87, -520, 133, 48, 17, 1, 28, 2, 51, 13, -66, -1, -1896, 6, -65, 8, -120, 30, 156, -4, 12, -29, 19, -39, 36, -195, -42, 19, -65, 10, -105, 13, -194, 51, 254, -7, 15, -39, 25, -53, 47, -267, -54, 26, -119, 23, -194, 31, -359, 130, 469, -17, 2, -195, 3, -267, 11, -1341, 20, 130, 156, 9, 254, 12, 469, 99, -613, -4, -11, 19, -17, 26, -33, 130, 40, -13, -1832, -44, 39, -60, 73, -296, -90, 29, 35, 27, 57, 37, 105, 193, -139, -18, 39, -71, 63, -97, 117, -481, -144, 48, 48, 36, 78, 50, 144, 260, -192, -24, 66, -134, 107, -183, 200, -907, -247, 90, 279, 129, 454, 176, 837, 931, -1109, -84, -127, 155, -205, 213, -382, 1050, 480, -105, -22, -20, -36, -28, -65, -144, 87, 13, -1816, 50, 65, 68, 119, 346, -160, -33, -59, 19, -95, 25, -175, 120, 226, -13, 65, 80, 106, 110, 194, 560, -262, -53, -79, 26, -129, 35, -239, 168, 309, -18, 126, 146, 204, 200, 375, 1018, -505, -97, -362, 184, -588, 251, -1088, 1217, 1406, -125, -124, -210, -201, -288, -369, -1465, 502, 140, 40, -10, 66, -14, 122, -65, -157, 7, -1944, 6, -143, 8, -264, 30, 344, -4, 12, -63, 19, -86, 36, -430, -42, 42, -143, 10, -232, 13, -428, 51, 559, -7, 15, -85, 25, -117, 47, -588, -54, 57, -263, 23, -428, 31, -791, 130, 1033, -17, 2, -430, 4, -588, 11, -2956, 20, 288, 344, 9, 559, 12, 1034, 99, -1350, -4, -11, 42, -18, 57, -33, 287, 40, -28, -1808, -79, 78, -108, 145, -537, -184, 53, 70, 44, 114, 60, 210, 310, -277, -29, 77, -128, 126, -175, 234, -873, -297, 86, 96, 60, 156, 82, 288, 420, -380, -40, 138, -239, 224, -327, 416, -1630, -529, 160, 521, 246, 845, 337, 1560, 1739, -2055, -162, -221, 293, -358, 400, -664, 1995, 848, -197, -45, -32, -73, -43, -136, -222, 179, 21, -1792, 85, 104, 116, 191, 587, -254, -56, -93, 35, -151, 48, -280, 237, 364, -24, 104, 137, 169, 188, 311, 952, -415, -91, -128, 49, -207, 67, -382, 328, 496, -33, 198, 251, 321, 344, 591, 1741, -787, -167, -603, 302, -979, 412, -1811, 2024, 2350, -203, -218, -348, -354, -476, -651, -2409, 871, 232, 64, -22, 104, -29, 192, -143, -249, 15, -1992, 6, -221, 8, -408, 30, 533, -4, 12, -96, 19, -132, 36, -665, -42, 64, -221, 10, -358, 13, -662, 51, 864, -7, 15, -132, 25, -181, 47, -909, -54, 88, -407, 23, -662, 31, -1223, 130, 1598, -17, 1, -665, 3, -909, 11, -4570, 19, 444, 532, 9, 865, 12, 1598, 99, -2087, -4, -11, 65, -18, 88, -33, 444, 40, -43, -1784, -114, 117, -156, 217, -778, -278, 76, 105, 61, 171, 84, 315, 428, -414, -41, 116, -185, 189, -253, 351, -1264, -450, 124, 144, 83, 234, 114, 432, 581, -568, -55, 210, -345, 341, -471, 632, -2353, -811, 231, 761, 363, 1237, 497, 2283, 2546, -3000, -241, -315, 430, -511, 589, -946, 2940, 1217, -288, -69, -43, -112, -59, -206, -301, 271, 28]

SimpleNode connections:
parsing: .Counter:class br.ufscar.dc.lalp.components.counter:i=0; i<640; i+=64@72
parsing: .1Counter:class br.ufscar.dc.lalp.components.counter:i=0; i<640; i+=64@72
parsing: .Assignment:=<10>
parsing: .1LHS:i.clk_en<10>
parsing: .2Name:init
parsing: .Assignment:=<10>
parsing: .1LHS:i_plus_8<10>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i_add_op_s_8
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i_add_op_s_8
parsing: ..............1Name:i
parsing: ..............2Literal=8
parsing: .Counter:class br.ufscar.dc.lalp.components.counter:j=Variable:i<10>; j<Variable:i_plus_8<10>; j++1@9
parsing: .1Counter:class br.ufscar.dc.lalp.components.counter:j=Variable:i<10>; j<Variable:i_plus_8<10>; j++1@9
parsing: .Assignment:=<10>
parsing: .1LHS:j.clk_en<10>
parsing: .2AndExpression:class br.ufscar.dc.lalp.components.and_op:init_and_op_i_done_not_op
parsing: ..........AndExpression:class br.ufscar.dc.lalp.components.and_op:init_and_op_i_done_not_op
parsing: ..........1Name:init
parsing: ..........2UnaryExpressionNotPlusMinus:class br.ufscar.dc.lalp.components.not_op:i_done_not_op
parsing: .................UnaryExpressionNotPlusMinus:class br.ufscar.dc.lalp.components.not_op:i_done_not_op
parsing: .................1Name:i.done
parsing: .Assignment:=<10>
parsing: .1LHS:j.load<10>
parsing: .2Name:i.step
parsing: .Assignment:=<10>
parsing: .1LHS:j_plus_64<10>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:j_add_op_s_64
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:j_add_op_s_64
parsing: ..............1Name:j
parsing: ..............2Literal=64
parsing: .Counter:class br.ufscar.dc.lalp.components.counter:i_1=Variable:j<10>; i_1<Variable:j_plus_64<10>; i_1+=8@1
parsing: .1Counter:class br.ufscar.dc.lalp.components.counter:i_1=Variable:j<10>; i_1<Variable:j_plus_64<10>; i_1+=8@1
parsing: .Assignment:=<10>
parsing: .1LHS:i_1.clk_en<10>
parsing: .2DelayExpression:class br.ufscar.dc.lalp.components.delay_op:init_delay_op_2@2
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:init_delay_op_2@2
parsing: ....1Name:init
parsing: .Assignment:=<10>
parsing: .1LHS:i_1.load<10>
parsing: .2Name:j.step
parsing: .Assignment:=<32>
parsing: .1LHS:dct_io_ptr.address<32>
parsing: .2Name:i_1
parsing: .Assignment:=<32>
parsing: .1LHS:f0<32>
parsing: .2Name:dct_io_ptr.data_out
parsing: .3DelayExpression:class br.ufscar.dc.lalp.components.delay_op:j_step_delay_op_4@4
parsing: .....................DelayExpression:class br.ufscar.dc.lalp.components.delay_op:j_step_delay_op_4@4
parsing: .....................1Name:j.step
parsing: .Assignment:=<32>
parsing: .1LHS:f1<32>
parsing: .2Name:dct_io_ptr.data_out
parsing: .3DelayExpression:class br.ufscar.dc.lalp.components.delay_op:j_step_delay_op_5@5
parsing: .....................DelayExpression:class br.ufscar.dc.lalp.components.delay_op:j_step_delay_op_5@5
parsing: .....................1Name:j.step
parsing: .Assignment:=<32>
parsing: .1LHS:f2<32>
parsing: .2Name:dct_io_ptr.data_out
parsing: .3DelayExpression:class br.ufscar.dc.lalp.components.delay_op:j_step_delay_op_6@6
parsing: .....................DelayExpression:class br.ufscar.dc.lalp.components.delay_op:j_step_delay_op_6@6
parsing: .....................1Name:j.step
parsing: .Assignment:=<32>
parsing: .1LHS:f3<32>
parsing: .2Name:dct_io_ptr.data_out
parsing: .3DelayExpression:class br.ufscar.dc.lalp.components.delay_op:j_step_delay_op_7@7
parsing: .....................DelayExpression:class br.ufscar.dc.lalp.components.delay_op:j_step_delay_op_7@7
parsing: .....................1Name:j.step
parsing: .Assignment:=<32>
parsing: .1LHS:f4<32>
parsing: .2Name:dct_io_ptr.data_out
parsing: .3DelayExpression:class br.ufscar.dc.lalp.components.delay_op:j_step_delay_op_8@8
parsing: .....................DelayExpression:class br.ufscar.dc.lalp.components.delay_op:j_step_delay_op_8@8
parsing: .....................1Name:j.step
parsing: .Assignment:=<32>
parsing: .1LHS:f5<32>
parsing: .2Name:dct_io_ptr.data_out
parsing: .3DelayExpression:class br.ufscar.dc.lalp.components.delay_op:j_step_delay_op_9@9
parsing: .....................DelayExpression:class br.ufscar.dc.lalp.components.delay_op:j_step_delay_op_9@9
parsing: .....................1Name:j.step
parsing: .Assignment:=<32>
parsing: .1LHS:f6<32>
parsing: .2Name:dct_io_ptr.data_out
parsing: .3DelayExpression:class br.ufscar.dc.lalp.components.delay_op:j_step_delay_op_10@10
parsing: .....................DelayExpression:class br.ufscar.dc.lalp.components.delay_op:j_step_delay_op_10@10
parsing: .....................1Name:j.step
parsing: .Assignment:=<32>
parsing: .1LHS:f7<32>
parsing: .2Name:dct_io_ptr.data_out
parsing: .3DelayExpression:class br.ufscar.dc.lalp.components.delay_op:j_step_delay_op_11@11
parsing: .....................DelayExpression:class br.ufscar.dc.lalp.components.delay_op:j_step_delay_op_11@11
parsing: .....................1Name:j.step
parsing: .Assignment:=<32>
parsing: .1LHS:g0<32>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:f0_add_op_s_f7
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:f0_add_op_s_f7
parsing: ..............1Name:f0
parsing: ..............2Name:f7
parsing: .Assignment:=<32>
parsing: .1LHS:h2<32>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:f0_sub_op_s_f7
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:f0_sub_op_s_f7
parsing: ..............1Name:f0
parsing: ..............2Name:f7
parsing: .Assignment:=<32>
parsing: .1LHS:g1<32>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:f1_add_op_s_f6
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:f1_add_op_s_f6
parsing: ..............1Name:f1
parsing: ..............2Name:f6
parsing: .Assignment:=<32>
parsing: .1LHS:h3<32>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:f1_sub_op_s_f6
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:f1_sub_op_s_f6
parsing: ..............1Name:f1
parsing: ..............2Name:f6
parsing: .Assignment:=<32>
parsing: .1LHS:h1<32>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:f2_add_op_s_f5
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:f2_add_op_s_f5
parsing: ..............1Name:f2
parsing: ..............2Name:f5
parsing: .Assignment:=<32>
parsing: .1LHS:g3<32>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:f2_sub_op_s_f5
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:f2_sub_op_s_f5
parsing: ..............1Name:f2
parsing: ..............2Name:f5
parsing: .Assignment:=<32>
parsing: .1LHS:h0<32>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:f3_add_op_s_f4
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:f3_add_op_s_f4
parsing: ..............1Name:f3
parsing: ..............2Name:f4
parsing: .Assignment:=<32>
parsing: .1LHS:g2<32>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:f3_sub_op_s_f4
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:f3_sub_op_s_f4
parsing: ..............1Name:f3
parsing: ..............2Name:f4
parsing: .Assignment:=<32>
parsing: .1LHS:p0<32>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:g0_add_op_s_h0
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:g0_add_op_s_h0
parsing: ..............1Name:g0
parsing: ..............2Name:h0
parsing: .Assignment:=<32>
parsing: .1LHS:r0<32>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:g0_sub_op_s_h0
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:g0_sub_op_s_h0
parsing: ..............1Name:g0
parsing: ..............2Name:h0
parsing: .Assignment:=<32>
parsing: .1LHS:p1<32>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:g1_add_op_s_h1
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:g1_add_op_s_h1
parsing: ..............1Name:g1
parsing: ..............2Name:h1
parsing: .Assignment:=<32>
parsing: .1LHS:r1<32>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:g1_sub_op_s_h1
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:g1_sub_op_s_h1
parsing: ..............1Name:g1
parsing: ..............2Name:h1
parsing: .Assignment:=<32>
parsing: .1LHS:q1<32>
parsing: .2Name:g2
parsing: .Assignment:=<32>
parsing: .1LHS:s1<32>
parsing: .2Name:h2
parsing: .Assignment:=<32>
parsing: .1LHS:s0a<32>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:h3_add_op_s_g3
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:h3_add_op_s_g3
parsing: ..............1Name:h3
parsing: ..............2Name:g3
parsing: .Assignment:=<32>
parsing: .1LHS:q0a<32>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:h3_sub_op_s_g3
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:h3_sub_op_s_g3
parsing: ..............1Name:h3
parsing: ..............2Name:g3
parsing: .Assignment:=<32>
parsing: .1LHS:s0<32>
parsing: .2ShiftExpression:class br.ufscar.dc.lalp.components.shr_c_op_s:s0a_mult_op_s_p_C0_6_add_op_s_32767_shr_c_op_s_16@16
parsing: .............ShiftExpression:class br.ufscar.dc.lalp.components.shr_c_op_s:s0a_mult_op_s_p_C0_6_add_op_s_32767_shr_c_op_s_16@16
parsing: .............1AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:s0a_mult_op_s_p_C0_6_add_op_s_32767
parsing: ...............................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:s0a_mult_op_s_p_C0_6_add_op_s_32767
parsing: ...............................1MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:s0a_mult_op_s_p_C0_6@6
parsing: ...............................2Literal=32767
parsing: ................................MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:s0a_mult_op_s_p_C0_6@6
parsing: ................................1Name:s0a
parsing: ................................2Name:C0
parsing: .Assignment:=<32>
parsing: .1LHS:q0<32>
parsing: .2ShiftExpression:class br.ufscar.dc.lalp.components.shr_c_op_s:q0a_mult_op_s_p_C0_6_add_op_s_32767_shr_c_op_s_16@16
parsing: .............ShiftExpression:class br.ufscar.dc.lalp.components.shr_c_op_s:q0a_mult_op_s_p_C0_6_add_op_s_32767_shr_c_op_s_16@16
parsing: .............1AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:q0a_mult_op_s_p_C0_6_add_op_s_32767
parsing: ...............................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:q0a_mult_op_s_p_C0_6_add_op_s_32767
parsing: ...............................1MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:q0a_mult_op_s_p_C0_6@6
parsing: ...............................2Literal=32767
parsing: ................................MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:q0a_mult_op_s_p_C0_6@6
parsing: ................................1Name:q0a
parsing: ................................2Name:C0
parsing: .Assignment:=<32>
parsing: .1LHS:R_1<32>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:C6_mult_op_s_p_r1_6_add_op_s_C2_mult_op_s_p_r0_6
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:C6_mult_op_s_p_r1_6_add_op_s_C2_mult_op_s_p_r0_6
parsing: ..............1MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C6_mult_op_s_p_r1_6@6
parsing: ..............2MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C2_mult_op_s_p_r0_6@6
parsing: ...............MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C6_mult_op_s_p_r1_6@6
parsing: ...............1Name:C6
parsing: ...............2Name:r1
parsing: ...............MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C2_mult_op_s_p_r0_6@6
parsing: ...............1Name:C2
parsing: ...............2Name:r0
parsing: .Assignment:=<32>
parsing: .1LHS:R_0<32>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:C6_mult_op_s_p_r0_6_sub_op_s_C2_mult_op_s_p_r1_6
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:C6_mult_op_s_p_r0_6_sub_op_s_C2_mult_op_s_p_r1_6
parsing: ..............1MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C6_mult_op_s_p_r0_6@6
parsing: ..............2MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C2_mult_op_s_p_r1_6@6
parsing: ...............MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C6_mult_op_s_p_r0_6@6
parsing: ...............1Name:C6
parsing: ...............2Name:r0
parsing: ...............MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C2_mult_op_s_p_r1_6@6
parsing: ...............1Name:C2
parsing: ...............2Name:r1
parsing: .Assignment:=<32>
parsing: .1LHS:P_0<32>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:p0_add_op_s_p1
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:p0_add_op_s_p1
parsing: ..............1Name:p0
parsing: ..............2Name:p1
parsing: .Assignment:=<32>
parsing: .1LHS:P_1<32>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:p0_sub_op_s_p1
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:p0_sub_op_s_p1
parsing: ..............1Name:p0
parsing: ..............2Name:p1
parsing: .Assignment:=<32>
parsing: .1LHS:Q_1<32>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:q1_add_op_s_q0
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:q1_add_op_s_q0
parsing: ..............1Name:q1
parsing: ..............2Name:q0
parsing: .Assignment:=<32>
parsing: .1LHS:Q_0<32>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:q1_sub_op_s_q0
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:q1_sub_op_s_q0
parsing: ..............1Name:q1
parsing: ..............2Name:q0
parsing: .Assignment:=<32>
parsing: .1LHS:S_1<32>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:s1_add_op_s_s0
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:s1_add_op_s_s0
parsing: ..............1Name:s1
parsing: ..............2Name:s0
parsing: .Assignment:=<32>
parsing: .1LHS:S_0<32>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:s1_sub_op_s_s0
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:s1_sub_op_s_s0
parsing: ..............1Name:s1
parsing: ..............2Name:s0
parsing: .Assignment:=<32>
parsing: .1LHS:F_1<32>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:C7_mult_op_s_p_Q_1_6_add_op_s_C1_mult_op_s_p_S_1_6
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:C7_mult_op_s_p_Q_1_6_add_op_s_C1_mult_op_s_p_S_1_6
parsing: ..............1MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C7_mult_op_s_p_Q_1_6@6
parsing: ..............2MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C1_mult_op_s_p_S_1_6@6
parsing: ...............MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C7_mult_op_s_p_Q_1_6@6
parsing: ...............1Name:C7
parsing: ...............2Name:Q_1
parsing: ...............MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C1_mult_op_s_p_S_1_6@6
parsing: ...............1Name:C1
parsing: ...............2Name:S_1
parsing: .Assignment:=<32>
parsing: .1LHS:F_7<32>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:C7_mult_op_s_p_S_1_6_sub_op_s_C1_mult_op_s_p_Q_1_6
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:C7_mult_op_s_p_S_1_6_sub_op_s_C1_mult_op_s_p_Q_1_6
parsing: ..............1MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C7_mult_op_s_p_S_1_6@6
parsing: ..............2MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C1_mult_op_s_p_Q_1_6@6
parsing: ...............MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C7_mult_op_s_p_S_1_6@6
parsing: ...............1Name:C7
parsing: ...............2Name:S_1
parsing: ...............MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C1_mult_op_s_p_Q_1_6@6
parsing: ...............1Name:C1
parsing: ...............2Name:Q_1
parsing: .Assignment:=<32>
parsing: .1LHS:F_5<32>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:C3_mult_op_s_p_Q_0_6_add_op_s_C5_mult_op_s_p_S_0_6
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:C3_mult_op_s_p_Q_0_6_add_op_s_C5_mult_op_s_p_S_0_6
parsing: ..............1MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C3_mult_op_s_p_Q_0_6@6
parsing: ..............2MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C5_mult_op_s_p_S_0_6@6
parsing: ...............MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C3_mult_op_s_p_Q_0_6@6
parsing: ...............1Name:C3
parsing: ...............2Name:Q_0
parsing: ...............MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C5_mult_op_s_p_S_0_6@6
parsing: ...............1Name:C5
parsing: ...............2Name:S_0
parsing: .Assignment:=<32>
parsing: .1LHS:F_3<32>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:C3_mult_op_s_p_S_0_6_sub_op_s_C5_mult_op_s_p_Q_0_6
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:C3_mult_op_s_p_S_0_6_sub_op_s_C5_mult_op_s_p_Q_0_6
parsing: ..............1MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C3_mult_op_s_p_S_0_6@6
parsing: ..............2MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C5_mult_op_s_p_Q_0_6@6
parsing: ...............MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C3_mult_op_s_p_S_0_6@6
parsing: ...............1Name:C3
parsing: ...............2Name:S_0
parsing: ...............MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C5_mult_op_s_p_Q_0_6@6
parsing: ...............1Name:C5
parsing: ...............2Name:Q_0
parsing: .Assignment:=<32>
parsing: .1LHS:F_0<32>
parsing: .2Name:P_0
parsing: .Assignment:=<32>
parsing: .1LHS:F_4<32>
parsing: .2Name:P_1
parsing: .Assignment:=<32>
parsing: .1LHS:F_2<32>
parsing: .2Name:R_1
parsing: .Assignment:=<32>
parsing: .1LHS:F_6<32>
parsing: .2Name:R_0
parsing: .Assignment:=<32>
parsing: .1LHS:mf<32>
parsing: .2Name:F_0
parsing: .Assignment:=<32>
parsing: .1LHS:mf<32>
parsing: .2ShiftExpression:class br.ufscar.dc.lalp.components.shr_c_op_s:F_1_shr_c_op_s_13@13
parsing: .3DelayExpression:class br.ufscar.dc.lalp.components.delay_op:j_step_delay_op_30@30
parsing: .............ShiftExpression:class br.ufscar.dc.lalp.components.shr_c_op_s:F_1_shr_c_op_s_13@13
parsing: .............1Name:F_1
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:j_step_delay_op_30@30
parsing: ....1Name:j.step
parsing: .Assignment:=<32>
parsing: .1LHS:mf<32>
parsing: .2ShiftExpression:class br.ufscar.dc.lalp.components.shr_c_op_s:F_2_shr_c_op_s_13@13
parsing: .3DelayExpression:class br.ufscar.dc.lalp.components.delay_op:j_step_delay_op_31@31
parsing: .............ShiftExpression:class br.ufscar.dc.lalp.components.shr_c_op_s:F_2_shr_c_op_s_13@13
parsing: .............1Name:F_2
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:j_step_delay_op_31@31
parsing: ....1Name:j.step
parsing: .Assignment:=<32>
parsing: .1LHS:mf<32>
parsing: .2ShiftExpression:class br.ufscar.dc.lalp.components.shr_c_op_s:F_3_shr_c_op_s_13@13
parsing: .3DelayExpression:class br.ufscar.dc.lalp.components.delay_op:j_step_delay_op_32@32
parsing: .............ShiftExpression:class br.ufscar.dc.lalp.components.shr_c_op_s:F_3_shr_c_op_s_13@13
parsing: .............1Name:F_3
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:j_step_delay_op_32@32
parsing: ....1Name:j.step
parsing: .Assignment:=<32>
parsing: .1LHS:mf<32>
parsing: .2Name:F_4
parsing: .3DelayExpression:class br.ufscar.dc.lalp.components.delay_op:j_step_delay_op_33@33
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:j_step_delay_op_33@33
parsing: ....1Name:j.step
parsing: .Assignment:=<32>
parsing: .1LHS:mf<32>
parsing: .2ShiftExpression:class br.ufscar.dc.lalp.components.shr_c_op_s:F_5_shr_c_op_s_13@13
parsing: .3DelayExpression:class br.ufscar.dc.lalp.components.delay_op:j_step_delay_op_34@34
parsing: .............ShiftExpression:class br.ufscar.dc.lalp.components.shr_c_op_s:F_5_shr_c_op_s_13@13
parsing: .............1Name:F_5
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:j_step_delay_op_34@34
parsing: ....1Name:j.step
parsing: .Assignment:=<32>
parsing: .1LHS:mf<32>
parsing: .2ShiftExpression:class br.ufscar.dc.lalp.components.shr_c_op_s:F_6_shr_c_op_s_13@13
parsing: .3DelayExpression:class br.ufscar.dc.lalp.components.delay_op:j_step_delay_op_35@35
parsing: .............ShiftExpression:class br.ufscar.dc.lalp.components.shr_c_op_s:F_6_shr_c_op_s_13@13
parsing: .............1Name:F_6
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:j_step_delay_op_35@35
parsing: ....1Name:j.step
parsing: .Assignment:=<32>
parsing: .1LHS:mf<32>
parsing: .2ShiftExpression:class br.ufscar.dc.lalp.components.shr_c_op_s:F_7_shr_c_op_s_13@13
parsing: .3DelayExpression:class br.ufscar.dc.lalp.components.delay_op:j_step_delay_op_36@36
parsing: .............ShiftExpression:class br.ufscar.dc.lalp.components.shr_c_op_s:F_7_shr_c_op_s_13@13
parsing: .............1Name:F_7
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:j_step_delay_op_36@36
parsing: ....1Name:j.step
parsing: .Assignment:=<10>
parsing: .1LHS:dct_io_tmp_address<10>
parsing: .2ConditionalExpression:class br.ufscar.dc.lalp.components.reg_mux_op:dct_io_tmp_address
parsing: .3Name:init
parsing: .....ConditionalExpression:class br.ufscar.dc.lalp.components.reg_mux_op:dct_io_tmp_address
parsing: .....1Name:xi.step
parsing: .....2Name:xi
parsing: .....3DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_1_delay_op_26@26
parsing: .....................DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_1_delay_op_26@26
parsing: .....................1Name:i_1
parsing: .Assignment:=<32>
parsing: .1LHS:dct_io_tmp.address<32>
parsing: .2Name:dct_io_tmp_address
parsing: .Assignment:=<32>
parsing: .1LHS:dct_io_tmp.data_in<32>
parsing: .2Name:mf
parsing: .3AndExpression:class br.ufscar.dc.lalp.components.and_op:i_1_step_delay_op_28_and_op_i_1_done_not_op_delay_op_27
parsing: ..........AndExpression:class br.ufscar.dc.lalp.components.and_op:i_1_step_delay_op_28_and_op_i_1_done_not_op_delay_op_27
parsing: ..........1DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_1_step_delay_op_28@28
parsing: ..........2DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_1_done_not_op_delay_op_27@27
parsing: .....................DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_1_step_delay_op_28@28
parsing: .....................1Name:i_1.step
parsing: .....................DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_1_done_not_op_delay_op_27@27
parsing: .....................1UnaryExpressionNotPlusMinus:class br.ufscar.dc.lalp.components.not_op:i_1_done_not_op
parsing: ..................................UnaryExpressionNotPlusMinus:class br.ufscar.dc.lalp.components.not_op:i_1_done_not_op
parsing: ..................................1Name:i_1.done
parsing: .Counter:class br.ufscar.dc.lalp.components.counter:xi=0; xi<640; xi++1@1
parsing: .1Counter:class br.ufscar.dc.lalp.components.counter:xi=0; xi<640; xi++1@1
parsing: .Assignment:=<10>
parsing: .1LHS:xi.clk_en<10>
parsing: .2DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_done_delay_op_28@28
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_done_delay_op_28@28
parsing: ....1Name:i.done
parsing: .Counter:class br.ufscar.dc.lalp.components.counter:xj=0; xj<640; xj+=8@8
parsing: .1Counter:class br.ufscar.dc.lalp.components.counter:xj=0; xj<640; xj+=8@8
parsing: .Assignment:=<10>
parsing: .1LHS:xj.clk_en<10>
parsing: .2DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_done_delay_op_28@28
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_done_delay_op_28@28
parsing: ....1Name:i.done
parsing: .Assignment:=<32>
parsing: .1LHS:xf0<32>
parsing: .2Name:dct_io_tmp.data_out
parsing: .3DelayExpression:class br.ufscar.dc.lalp.components.delay_op:xj_step_delay_op_3@3
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:xj_step_delay_op_3@3
parsing: ....1Name:xj.step
parsing: .Assignment:=<32>
parsing: .1LHS:xf1<32>
parsing: .2Name:dct_io_tmp.data_out
parsing: .3DelayExpression:class br.ufscar.dc.lalp.components.delay_op:xj_step_delay_op_4@4
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:xj_step_delay_op_4@4
parsing: ....1Name:xj.step
parsing: .Assignment:=<32>
parsing: .1LHS:xf2<32>
parsing: .2Name:dct_io_tmp.data_out
parsing: .3DelayExpression:class br.ufscar.dc.lalp.components.delay_op:xj_step_delay_op_5@5
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:xj_step_delay_op_5@5
parsing: ....1Name:xj.step
parsing: .Assignment:=<32>
parsing: .1LHS:xf3<32>
parsing: .2Name:dct_io_tmp.data_out
parsing: .3DelayExpression:class br.ufscar.dc.lalp.components.delay_op:xj_step_delay_op_6@6
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:xj_step_delay_op_6@6
parsing: ....1Name:xj.step
parsing: .Assignment:=<32>
parsing: .1LHS:xf4<32>
parsing: .2Name:dct_io_tmp.data_out
parsing: .3DelayExpression:class br.ufscar.dc.lalp.components.delay_op:xj_step_delay_op_7@7
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:xj_step_delay_op_7@7
parsing: ....1Name:xj.step
parsing: .Assignment:=<32>
parsing: .1LHS:xf5<32>
parsing: .2Name:dct_io_tmp.data_out
parsing: .3DelayExpression:class br.ufscar.dc.lalp.components.delay_op:xj_step_delay_op_8@8
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:xj_step_delay_op_8@8
parsing: ....1Name:xj.step
parsing: .Assignment:=<32>
parsing: .1LHS:xf6<32>
parsing: .2Name:dct_io_tmp.data_out
parsing: .3DelayExpression:class br.ufscar.dc.lalp.components.delay_op:xj_step_delay_op_9@9
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:xj_step_delay_op_9@9
parsing: ....1Name:xj.step
parsing: .Assignment:=<32>
parsing: .1LHS:xf7<32>
parsing: .2Name:dct_io_tmp.data_out
parsing: .3DelayExpression:class br.ufscar.dc.lalp.components.delay_op:xj_step_delay_op_10@10
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:xj_step_delay_op_10@10
parsing: ....1Name:xj.step
parsing: .Assignment:=<32>
parsing: .1LHS:xg0<32>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:xf0_add_op_s_xf7
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:xf0_add_op_s_xf7
parsing: ..............1Name:xf0
parsing: ..............2Name:xf7
parsing: .Assignment:=<32>
parsing: .1LHS:xh2<32>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:xf0_sub_op_s_xf7
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:xf0_sub_op_s_xf7
parsing: ..............1Name:xf0
parsing: ..............2Name:xf7
parsing: .Assignment:=<32>
parsing: .1LHS:xg1<32>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:xf1_add_op_s_xf6
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:xf1_add_op_s_xf6
parsing: ..............1Name:xf1
parsing: ..............2Name:xf6
parsing: .Assignment:=<32>
parsing: .1LHS:xh3<32>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:xf1_sub_op_s_xf6
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:xf1_sub_op_s_xf6
parsing: ..............1Name:xf1
parsing: ..............2Name:xf6
parsing: .Assignment:=<32>
parsing: .1LHS:xh1<32>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:xf2_add_op_s_xf5
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:xf2_add_op_s_xf5
parsing: ..............1Name:xf2
parsing: ..............2Name:xf5
parsing: .Assignment:=<32>
parsing: .1LHS:xg3<32>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:xf2_sub_op_s_xf5
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:xf2_sub_op_s_xf5
parsing: ..............1Name:xf2
parsing: ..............2Name:xf5
parsing: .Assignment:=<32>
parsing: .1LHS:xh0<32>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:xf3_add_op_s_xf4
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:xf3_add_op_s_xf4
parsing: ..............1Name:xf3
parsing: ..............2Name:xf4
parsing: .Assignment:=<32>
parsing: .1LHS:xg2<32>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:xf3_sub_op_s_xf4
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:xf3_sub_op_s_xf4
parsing: ..............1Name:xf3
parsing: ..............2Name:xf4
parsing: .Assignment:=<32>
parsing: .1LHS:xp0<32>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:xg0_add_op_s_xh0
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:xg0_add_op_s_xh0
parsing: ..............1Name:xg0
parsing: ..............2Name:xh0
parsing: .Assignment:=<32>
parsing: .1LHS:xr0<32>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:xg0_sub_op_s_xh0
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:xg0_sub_op_s_xh0
parsing: ..............1Name:xg0
parsing: ..............2Name:xh0
parsing: .Assignment:=<32>
parsing: .1LHS:xp1<32>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:xg1_add_op_s_xh1
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:xg1_add_op_s_xh1
parsing: ..............1Name:xg1
parsing: ..............2Name:xh1
parsing: .Assignment:=<32>
parsing: .1LHS:xr1<32>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:xg1_sub_op_s_xh1
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:xg1_sub_op_s_xh1
parsing: ..............1Name:xg1
parsing: ..............2Name:xh1
parsing: .Assignment:=<32>
parsing: .1LHS:xq1<32>
parsing: .2Name:xg2
parsing: .Assignment:=<32>
parsing: .1LHS:xs1<32>
parsing: .2Name:xh2
parsing: .Assignment:=<32>
parsing: .1LHS:xs0a<32>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:xh3_add_op_s_xg3
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:xh3_add_op_s_xg3
parsing: ..............1Name:xh3
parsing: ..............2Name:xg3
parsing: .Assignment:=<32>
parsing: .1LHS:xq0a<32>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:xh3_sub_op_s_xg3
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:xh3_sub_op_s_xg3
parsing: ..............1Name:xh3
parsing: ..............2Name:xg3
parsing: .Assignment:=<32>
parsing: .1LHS:xq0<32>
parsing: .2ShiftExpression:class br.ufscar.dc.lalp.components.shr_c_op_s:xq0a_mult_op_s_p_C0_6_add_op_s_32767_shr_c_op_s_16@16
parsing: .............ShiftExpression:class br.ufscar.dc.lalp.components.shr_c_op_s:xq0a_mult_op_s_p_C0_6_add_op_s_32767_shr_c_op_s_16@16
parsing: .............1AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:xq0a_mult_op_s_p_C0_6_add_op_s_32767
parsing: ...............................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:xq0a_mult_op_s_p_C0_6_add_op_s_32767
parsing: ...............................1MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:xq0a_mult_op_s_p_C0_6@6
parsing: ...............................2Literal=32767
parsing: ................................MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:xq0a_mult_op_s_p_C0_6@6
parsing: ................................1Name:xq0a
parsing: ................................2Name:C0
parsing: .Assignment:=<32>
parsing: .1LHS:xs0<32>
parsing: .2ShiftExpression:class br.ufscar.dc.lalp.components.shr_c_op_s:xs0a_mult_op_s_p_C0_6_add_op_s_32767_shr_c_op_s_16@16
parsing: .............ShiftExpression:class br.ufscar.dc.lalp.components.shr_c_op_s:xs0a_mult_op_s_p_C0_6_add_op_s_32767_shr_c_op_s_16@16
parsing: .............1AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:xs0a_mult_op_s_p_C0_6_add_op_s_32767
parsing: ...............................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:xs0a_mult_op_s_p_C0_6_add_op_s_32767
parsing: ...............................1MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:xs0a_mult_op_s_p_C0_6@6
parsing: ...............................2Literal=32767
parsing: ................................MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:xs0a_mult_op_s_p_C0_6@6
parsing: ................................1Name:xs0a
parsing: ................................2Name:C0
parsing: .Assignment:=<32>
parsing: .1LHS:xR_1<32>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:C6_mult_op_s_p_xr1_6_add_op_s_C2_mult_op_s_p_xr0_6
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:C6_mult_op_s_p_xr1_6_add_op_s_C2_mult_op_s_p_xr0_6
parsing: ..............1MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C6_mult_op_s_p_xr1_6@6
parsing: ..............2MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C2_mult_op_s_p_xr0_6@6
parsing: ...............MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C6_mult_op_s_p_xr1_6@6
parsing: ...............1Name:C6
parsing: ...............2Name:xr1
parsing: ...............MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C2_mult_op_s_p_xr0_6@6
parsing: ...............1Name:C2
parsing: ...............2Name:xr0
parsing: .Assignment:=<32>
parsing: .1LHS:xR_0<32>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:C6_mult_op_s_p_xr0_6_sub_op_s_C2_mult_op_s_p_xr1_6
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:C6_mult_op_s_p_xr0_6_sub_op_s_C2_mult_op_s_p_xr1_6
parsing: ..............1MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C6_mult_op_s_p_xr0_6@6
parsing: ..............2MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C2_mult_op_s_p_xr1_6@6
parsing: ...............MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C6_mult_op_s_p_xr0_6@6
parsing: ...............1Name:C6
parsing: ...............2Name:xr0
parsing: ...............MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C2_mult_op_s_p_xr1_6@6
parsing: ...............1Name:C2
parsing: ...............2Name:xr1
parsing: .Assignment:=<32>
parsing: .1LHS:xP_0<32>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:xp0_add_op_s_xp1
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:xp0_add_op_s_xp1
parsing: ..............1Name:xp0
parsing: ..............2Name:xp1
parsing: .Assignment:=<32>
parsing: .1LHS:xP_1<32>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:xp0_sub_op_s_xp1
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:xp0_sub_op_s_xp1
parsing: ..............1Name:xp0
parsing: ..............2Name:xp1
parsing: .Assignment:=<32>
parsing: .1LHS:xQ_1<32>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:xq1_add_op_s_xq0
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:xq1_add_op_s_xq0
parsing: ..............1Name:xq1
parsing: ..............2Name:xq0
parsing: .Assignment:=<32>
parsing: .1LHS:xQ_0<32>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:xq1_sub_op_s_xq0
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:xq1_sub_op_s_xq0
parsing: ..............1Name:xq1
parsing: ..............2Name:xq0
parsing: .Assignment:=<32>
parsing: .1LHS:xS_1<32>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:xs1_add_op_s_xs0
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:xs1_add_op_s_xs0
parsing: ..............1Name:xs1
parsing: ..............2Name:xs0
parsing: .Assignment:=<32>
parsing: .1LHS:xS_0<32>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:xs1_sub_op_s_xs0
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:xs1_sub_op_s_xs0
parsing: ..............1Name:xs1
parsing: ..............2Name:xs0
parsing: .Assignment:=<32>
parsing: .1LHS:xF_1<32>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:C7_mult_op_s_p_xQ_1_6_add_op_s_C1_mult_op_s_p_xS_1_6
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:C7_mult_op_s_p_xQ_1_6_add_op_s_C1_mult_op_s_p_xS_1_6
parsing: ..............1MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C7_mult_op_s_p_xQ_1_6@6
parsing: ..............2MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C1_mult_op_s_p_xS_1_6@6
parsing: ...............MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C7_mult_op_s_p_xQ_1_6@6
parsing: ...............1Name:C7
parsing: ...............2Name:xQ_1
parsing: ...............MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C1_mult_op_s_p_xS_1_6@6
parsing: ...............1Name:C1
parsing: ...............2Name:xS_1
parsing: .Assignment:=<32>
parsing: .1LHS:xF_7<32>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:C7_mult_op_s_p_xS_1_6_sub_op_s_C1_mult_op_s_p_xQ_1_6
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:C7_mult_op_s_p_xS_1_6_sub_op_s_C1_mult_op_s_p_xQ_1_6
parsing: ..............1MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C7_mult_op_s_p_xS_1_6@6
parsing: ..............2MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C1_mult_op_s_p_xQ_1_6@6
parsing: ...............MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C7_mult_op_s_p_xS_1_6@6
parsing: ...............1Name:C7
parsing: ...............2Name:xS_1
parsing: ...............MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C1_mult_op_s_p_xQ_1_6@6
parsing: ...............1Name:C1
parsing: ...............2Name:xQ_1
parsing: .Assignment:=<32>
parsing: .1LHS:xF_5<32>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:C3_mult_op_s_p_xQ_0_6_add_op_s_C5_mult_op_s_p_xS_0_6
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:C3_mult_op_s_p_xQ_0_6_add_op_s_C5_mult_op_s_p_xS_0_6
parsing: ..............1MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C3_mult_op_s_p_xQ_0_6@6
parsing: ..............2MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C5_mult_op_s_p_xS_0_6@6
parsing: ...............MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C3_mult_op_s_p_xQ_0_6@6
parsing: ...............1Name:C3
parsing: ...............2Name:xQ_0
parsing: ...............MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C5_mult_op_s_p_xS_0_6@6
parsing: ...............1Name:C5
parsing: ...............2Name:xS_0
parsing: .Assignment:=<32>
parsing: .1LHS:xF_3<32>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:C3_mult_op_s_p_xS_0_6_sub_op_s_C5_mult_op_s_p_xQ_0_6
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:C3_mult_op_s_p_xS_0_6_sub_op_s_C5_mult_op_s_p_xQ_0_6
parsing: ..............1MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C3_mult_op_s_p_xS_0_6@6
parsing: ..............2MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C5_mult_op_s_p_xQ_0_6@6
parsing: ...............MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C3_mult_op_s_p_xS_0_6@6
parsing: ...............1Name:C3
parsing: ...............2Name:xS_0
parsing: ...............MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s_p:C5_mult_op_s_p_xQ_0_6@6
parsing: ...............1Name:C5
parsing: ...............2Name:xQ_0
parsing: .Assignment:=<32>
parsing: .1LHS:xF_0<32>
parsing: .2Name:xP_0
parsing: .Assignment:=<32>
parsing: .1LHS:xF_4<32>
parsing: .2Name:xP_1
parsing: .Assignment:=<32>
parsing: .1LHS:xF_2<32>
parsing: .2Name:xR_1
parsing: .Assignment:=<32>
parsing: .1LHS:xF_6<32>
parsing: .2Name:xR_0
parsing: .Assignment:=<32>
parsing: .1LHS:xF0r<32>
parsing: .2ShiftExpression:class br.ufscar.dc.lalp.components.shr_c_op_s:xF_0_add_op_s_6_shr_c_op_s_3@3
parsing: .............ShiftExpression:class br.ufscar.dc.lalp.components.shr_c_op_s:xF_0_add_op_s_6_shr_c_op_s_3@3
parsing: .............1AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:xF_0_add_op_s_6
parsing: ...............................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:xF_0_add_op_s_6
parsing: ...............................1Name:xF_0
parsing: ...............................2Literal=6
parsing: .Assignment:=<32>
parsing: .1LHS:xF1r<32>
parsing: .2ShiftExpression:class br.ufscar.dc.lalp.components.shr_c_op_s:xF_1_add_op_s_32767_shr_c_op_s_16@16
parsing: .............ShiftExpression:class br.ufscar.dc.lalp.components.shr_c_op_s:xF_1_add_op_s_32767_shr_c_op_s_16@16
parsing: .............1AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:xF_1_add_op_s_32767
parsing: ...............................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:xF_1_add_op_s_32767
parsing: ...............................1Name:xF_1
parsing: ...............................2Literal=32767
parsing: .Assignment:=<32>
parsing: .1LHS:xF2r<32>
parsing: .2ShiftExpression:class br.ufscar.dc.lalp.components.shr_c_op_s:xF_2_add_op_s_32767_shr_c_op_s_16@16
parsing: .............ShiftExpression:class br.ufscar.dc.lalp.components.shr_c_op_s:xF_2_add_op_s_32767_shr_c_op_s_16@16
parsing: .............1AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:xF_2_add_op_s_32767
parsing: ...............................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:xF_2_add_op_s_32767
parsing: ...............................1Name:xF_2
parsing: ...............................2Literal=32767
parsing: .Assignment:=<32>
parsing: .1LHS:xF3r<32>
parsing: .2ShiftExpression:class br.ufscar.dc.lalp.components.shr_c_op_s:xF_3_add_op_s_32767_shr_c_op_s_16@16
parsing: .............ShiftExpression:class br.ufscar.dc.lalp.components.shr_c_op_s:xF_3_add_op_s_32767_shr_c_op_s_16@16
parsing: .............1AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:xF_3_add_op_s_32767
parsing: ...............................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:xF_3_add_op_s_32767
parsing: ...............................1Name:xF_3
parsing: ...............................2Literal=32767
parsing: .Assignment:=<32>
parsing: .1LHS:xF4r<32>
parsing: .2ShiftExpression:class br.ufscar.dc.lalp.components.shr_c_op_s:xF_4_add_op_s_4_shr_c_op_s_3@3
parsing: .............ShiftExpression:class br.ufscar.dc.lalp.components.shr_c_op_s:xF_4_add_op_s_4_shr_c_op_s_3@3
parsing: .............1AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:xF_4_add_op_s_4
parsing: ...............................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:xF_4_add_op_s_4
parsing: ...............................1Name:xF_4
parsing: ...............................2Literal=4
parsing: .Assignment:=<32>
parsing: .1LHS:xF5r<32>
parsing: .2ShiftExpression:class br.ufscar.dc.lalp.components.shr_c_op_s:xF_5_add_op_s_32767_shr_c_op_s_16@16
parsing: .............ShiftExpression:class br.ufscar.dc.lalp.components.shr_c_op_s:xF_5_add_op_s_32767_shr_c_op_s_16@16
parsing: .............1AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:xF_5_add_op_s_32767
parsing: ...............................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:xF_5_add_op_s_32767
parsing: ...............................1Name:xF_5
parsing: ...............................2Literal=32767
parsing: .Assignment:=<32>
parsing: .1LHS:xF6r<32>
parsing: .2ShiftExpression:class br.ufscar.dc.lalp.components.shr_c_op_s:xF_6_add_op_s_32767_shr_c_op_s_16@16
parsing: .............ShiftExpression:class br.ufscar.dc.lalp.components.shr_c_op_s:xF_6_add_op_s_32767_shr_c_op_s_16@16
parsing: .............1AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:xF_6_add_op_s_32767
parsing: ...............................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:xF_6_add_op_s_32767
parsing: ...............................1Name:xF_6
parsing: ...............................2Literal=32767
parsing: .Assignment:=<32>
parsing: .1LHS:xF7r<32>
parsing: .2ShiftExpression:class br.ufscar.dc.lalp.components.shr_c_op_s:xF_7_add_op_s_32767_shr_c_op_s_16@16
parsing: .............ShiftExpression:class br.ufscar.dc.lalp.components.shr_c_op_s:xF_7_add_op_s_32767_shr_c_op_s_16@16
parsing: .............1AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:xF_7_add_op_s_32767
parsing: ...............................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:xF_7_add_op_s_32767
parsing: ...............................1Name:xF_7
parsing: ...............................2Literal=32767
parsing: .Assignment:=<32>
parsing: .1LHS:xmf<32>
parsing: .2Name:xF0r
parsing: .Assignment:=<32>
parsing: .1LHS:xmf<32>
parsing: .2Name:xF1r
parsing: .3DelayExpression:class br.ufscar.dc.lalp.components.delay_op:xj_step_delay_op_30@30
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:xj_step_delay_op_30@30
parsing: ....1Name:xj.step
parsing: .Assignment:=<32>
parsing: .1LHS:xmf<32>
parsing: .2Name:xF2r
parsing: .3DelayExpression:class br.ufscar.dc.lalp.components.delay_op:xj_step_delay_op_31@31
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:xj_step_delay_op_31@31
parsing: ....1Name:xj.step
parsing: .Assignment:=<32>
parsing: .1LHS:xmf<32>
parsing: .2Name:xF3r
parsing: .3DelayExpression:class br.ufscar.dc.lalp.components.delay_op:xj_step_delay_op_32@32
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:xj_step_delay_op_32@32
parsing: ....1Name:xj.step
parsing: .Assignment:=<32>
parsing: .1LHS:xmf<32>
parsing: .2Name:xF4r
parsing: .3DelayExpression:class br.ufscar.dc.lalp.components.delay_op:xj_step_delay_op_33@33
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:xj_step_delay_op_33@33
parsing: ....1Name:xj.step
parsing: .Assignment:=<32>
parsing: .1LHS:xmf<32>
parsing: .2Name:xF5r
parsing: .3DelayExpression:class br.ufscar.dc.lalp.components.delay_op:xj_step_delay_op_34@34
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:xj_step_delay_op_34@34
parsing: ....1Name:xj.step
parsing: .Assignment:=<32>
parsing: .1LHS:xmf<32>
parsing: .2Name:xF6r
parsing: .3DelayExpression:class br.ufscar.dc.lalp.components.delay_op:xj_step_delay_op_35@35
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:xj_step_delay_op_35@35
parsing: ....1Name:xj.step
parsing: .Assignment:=<32>
parsing: .1LHS:xmf<32>
parsing: .2Name:xF7r
parsing: .3DelayExpression:class br.ufscar.dc.lalp.components.delay_op:xj_step_delay_op_36@36
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:xj_step_delay_op_36@36
parsing: ....1Name:xj.step
parsing: .Assignment:=<32>
parsing: .1LHS:dct_o.data_in<32>
parsing: .2Name:xmf
parsing: .3DelayExpression:class br.ufscar.dc.lalp.components.delay_op:xi_step_delay_op_29@29
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:xi_step_delay_op_29@29
parsing: ....1Name:xi.step
parsing: .Assignment:=<32>
parsing: .1LHS:dct_o.address<32>
parsing: .2DelayExpression:class br.ufscar.dc.lalp.components.delay_op:xi_output_delay_op_29@29
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:xi_output_delay_op_29@29
parsing: ....1Name:xi.output
parsing: .Assignment:=<32>
parsing: .1LHS:output<32>
parsing: .2Name:dct_o.data_out
parsing: .Assignment:=<1>
parsing: .1LHS:done<1>
parsing: .2Name:xi.done

Hashtable<String,Integer> allConsts
C7=2260
C6=4433
C5=6436
C3=9632
C2=10703
C1=11362
N=8
C0=46341
M=64
SIZE=640
num_fdcts=10

Hashtable<String,Integer> allTypedefs
address=10
bool=1
int=32

Hashtable<String,Object> allPins
done=Pin:done<1>:OUTPUT
output=Pin:output<32>:OUTPUT
init=Pin:init<1>:INPUT

Hashtable<String,Object> allVariables
xmf=Variable:xmf<32>
g3=Variable:g3<32>
g2=Variable:g2<32>
g1=Variable:g1<32>
i_1=Variable:i_1<10>
g0=Variable:g0<32>
xF3r=Variable:xF3r<32>
s1=Variable:s1<32>
xh3=Variable:xh3<32>
s0=Variable:s0<32>
xh2=Variable:xh2<32>
s0a=Variable:s0a<32>
xh1=Variable:xh1<32>
F_7=Variable:F_7<32>
dct_o=Variable:dct_o<32>[640]
xh0=Variable:xh0<32>
F_6=Variable:F_6<32>
F_5=Variable:F_5<32>
F_4=Variable:F_4<32>
F_3=Variable:F_3<32>
F_2=Variable:F_2<32>
F_1=Variable:F_1<32>
F_0=Variable:F_0<32>
q0a=Variable:q0a<32>
f7=Variable:f7<32>
f6=Variable:f6<32>
f5=Variable:f5<32>
f4=Variable:f4<32>
f3=Variable:f3<32>
f2=Variable:f2<32>
f1=Variable:f1<32>
f0=Variable:f0<32>
xF2r=Variable:xF2r<32>
xs0a=Variable:xs0a<32>
xF_7=Variable:xF_7<32>
xF_6=Variable:xF_6<32>
r1=Variable:r1<32>
xF_5=Variable:xF_5<32>
xg3=Variable:xg3<32>
r0=Variable:r0<32>
xF_4=Variable:xF_4<32>
xg2=Variable:xg2<32>
xF_3=Variable:xF_3<32>
xg1=Variable:xg1<32>
xF_2=Variable:xF_2<32>
xg0=Variable:xg0<32>
xF_1=Variable:xF_1<32>
xF_0=Variable:xF_0<32>
xq0a=Variable:xq0a<32>
xs1=Variable:xs1<32>
dct_io_tmp_address=Variable:dct_io_tmp_address<10>
xs0=Variable:xs0<32>
xf7=Variable:xf7<32>
xF1r=Variable:xF1r<32>
xf6=Variable:xf6<32>
xf5=Variable:xf5<32>
q1=Variable:q1<32>
xf4=Variable:xf4<32>
q0=Variable:q0<32>
xf3=Variable:xf3<32>
xf2=Variable:xf2<32>
xF7r=Variable:xF7r<32>
xf1=Variable:xf1<32>
xf0=Variable:xf0<32>
j=Variable:j<10>
i=Variable:i<10>
dct_io_ptr=Variable:dct_io_ptr<32>[640]=[-232, -231, -236, -229, -228, -242, -226, -225, -248, -223, -222, -254, -220, -219, -260, -217, -216, -266, -214, -213, -272, -211, -210, -278, -208, -207, -284, -205, -204, -290, -202, -201, -296, -199, -198, -302, -196, -195, -308, -193, -192, -314, -190, -189, -320, -187, -186, -326, -184, -183, -332, -181, -180, -338, -178, -177, -344, -175, -174, -350, -172, -171, -356, -169, -168, -362, -166, -165, -368, -163, -162, -374, -160, -159, -380, -157, -156, -386, -154, -153, -392, -151, -150, -398, -148, -147, -404, -145, -144, -410, -142, -141, -416, -139, -138, -422, -136, -135, -428, -133, -132, -434, -130, -129, -440, -127, -126, -446, -124, -123, -452, -121, -120, -458, -118, -117, -464, -115, -114, -470, -112, -111, -476, -109, -108, -482, -106, -105, -488, -103, -102, -494, -100, -99, -500, -97, -96, -506, -94, -93, -512, -91, -90, -518, -88, -87, -524, -85, -84, -530, -82, -81, -536, -79, -78, -542, -76, -75, -548, -73, -72, -554, -70, -69, -560, -67, -66, -566, -64, -63, -572, -61, -60, -578, -58, -57, -584, -55, -54, -590, -52, -51, -596, -49, -48, -602, -46, -45, -608, -43, -42, -614, -40, -39, -620, -37, -36, -626, -34, -33, -632, -31, -30, -638, -28, -27, -644, -25, -24, -650, -22, -21, -656, -19, -18, -662, -16, -15, -668, -13, -12, -674, -10, -9, -680, -7, -6, -686, -4, -3, -692, -1, 0, -698, 2, 3, -704, 5, 6, -710, 8, 9, -716, 11, 12, -722, 14, 15, -728, 17, 18, -734, 20, 21, -740, 23, 24, -746, 26, 27, -752, 29, 30, -758, 32, 33, -764, 35, 36, -770, 38, 39, -776, 41, 42, -782, 44, 45, -788, 47, 48, -794, 50, 51, -800, 53, 54, -806, 56, 57, -812, 59, 60, -818, 62, 63, -824, 65, 66, -830, 68, 69, -836, 71, 72, -842, 74, 75, -848, 77, 78, -854, 80, 81, -860, 83, 84, -866, 86, 87, -872, 89, 90, -878, 92, 93, -884, 95, 96, -890, 98, 99, -896, 101, 102, -902, 104, 105, -908, 107, 108, -914, 110, 111, -920, 113, 114, -926, 116, 117, -932, 119, 120, -938, 122, 123, -944, 125, 126, -950, 128, 129, -956, 131, 132, -962, 134, 135, -968, 137, 138, -974, 140, 141, -980, 143, 144, -986, 146, 147, -992, 149, 150, -998, 152, 153, -1004, 155, 156, -1010, 158, 159, -1016, 161, 162, -1022, 164, 165, -1028, 167, 168, -1034, 170, 171, -1040, 173, 174, -1046, 176, 177, -1052, 179, 180, -1058, 182, 183, -1064, 185, 186, -1070, 188, 189, -1076, 191, 192, -1082, 194, 195, -1088, 197, 198, -1094, 200, 201, -1100, 203, 204, -1106, 206, 207, -1112, 209, 210, -1118, 212, 213, -1124, 215, 216, -1130, 218, 219, -1136, 221, 222, -1142, 224, 225, -1148, 227, 228, -1154, 230, 231, -1160, 233, 234, -1166, 236, 237, -1172, 239, 240, -1178, 242, 243, -1184, 245, 246, -1190, 248, 249, -1196, 251, 252, -1202, 254, 255, -1208, 257, 258, -1214, 260, 261, -1220, 263, 264, -1226, 266, 267, -1232, 269, 270, -1238, 272, 273, -1244, 275, 276, -1250, 278, 279, -1256, 281, 282, -1262, 284, 285, -1268, 287, 288, -1274, 290, 291, -1280, 293, 294, -1286, 296, 297, -1292, 299, 300, -1298, 302, 303, -1304, 305, 306, -1310, 308, 309, -1316, 311, 312, -1322, 314, 315, -1328, 317, 318, -1334, 320, 321, -1340, 323, 324, -1346, 326, 327, -1352, 329, 330, -1358, 332, 333, -1364, 335, 336, -1370, 338, 339, -1376, 341, 342, -1382, 344, 345, -1388, 347, 348, -1394, 350, 351, -1400, 353, 354, -1406, 356, 357, -1412, 359, 360, -1418, 362, 363, -1424, 365, 366, -1430, 368, 369, -1436, 371, 372, -1442, 374, 375, -1448, 377, 378, -1454, 380, 381, -1460, 383, 384, -1466, 386, 387, -1472, 389, 390, -1478, 392, 393, -1484, 395, 396, -1490, 398, 399, -1496, 401, 402, -1502, 404, 405, -1508, 407]
xr1=Variable:xr1<32>
xr0=Variable:xr0<32>
dct_io_tmp=Variable:dct_io_tmp<32>[640]
xF0r=Variable:xF0r<32>
p1=Variable:p1<32>
p0=Variable:p0<32>
xF6r=Variable:xF6r<32>
xq1=Variable:xq1<32>
xq0=Variable:xq0<32>
S_1=Variable:S_1<32>
S_0=Variable:S_0<32>
xF5r=Variable:xF5r<32>
R_1=Variable:R_1<32>
R_0=Variable:R_0<32>
mf=Variable:mf<32>
Q_1=Variable:Q_1<32>
Q_0=Variable:Q_0<32>
xp1=Variable:xp1<32>
xp0=Variable:xp0<32>
P_1=Variable:P_1<32>
P_0=Variable:P_0<32>
j_plus_64=Variable:j_plus_64<10>
i_plus_8=Variable:i_plus_8<10>
h3=Variable:h3<32>
xS_1=Variable:xS_1<32>
h2=Variable:h2<32>
xS_0=Variable:xS_0<32>
h1=Variable:h1<32>
h0=Variable:h0<32>
xR_1=Variable:xR_1<32>
xR_0=Variable:xR_0<32>
xF4r=Variable:xF4r<32>
xQ_1=Variable:xQ_1<32>
xQ_0=Variable:xQ_0<32>
xP_1=Variable:xP_1<32>
xP_0=Variable:xP_0<32>
xj=Variable:xj<10>
xi=Variable:xi<10>

Hashtable<String,SimpleNode> allAccess
xmf:9
	LHS:xmf<32>
	LHS:xmf<32>
	LHS:xmf<32>
	LHS:xmf<32>
	LHS:xmf<32>
	LHS:xmf<32>
	LHS:xmf<32>
	LHS:xmf<32>
	Name:xmf
g3:3
	LHS:g3<32>
	Name:g3
	Name:g3
g2:2
	LHS:g2<32>
	Name:g2
g1:3
	LHS:g1<32>
	Name:g1
	Name:g1
i_1:7
	Counter:class br.ufscar.dc.lalp.components.counter:i_1=Variable:j<10>; i_1<Variable:j_plus_64<10>; i_1+=8@1
	LHS:i_1.clk_en<10>
	LHS:i_1.load<10>
	Name:i_1
	Name:i_1
	Name:i_1.step
	Name:i_1.done
g0:3
	LHS:g0<32>
	Name:g0
	Name:g0
xF3r:2
	LHS:xF3r<32>
	Name:xF3r
s1:3
	LHS:s1<32>
	Name:s1
	Name:s1
xh3:3
	LHS:xh3<32>
	Name:xh3
	Name:xh3
s0:3
	LHS:s0<32>
	Name:s0
	Name:s0
s0a:2
	LHS:s0a<32>
	Name:s0a
xh2:2
	LHS:xh2<32>
	Name:xh2
xh1:3
	LHS:xh1<32>
	Name:xh1
	Name:xh1
F_7:2
	LHS:F_7<32>
	Name:F_7
dct_o:3
	LHS:dct_o.data_in<32>
	LHS:dct_o.address<32>
	Name:dct_o.data_out
xh0:3
	LHS:xh0<32>
	Name:xh0
	Name:xh0
F_6:2
	LHS:F_6<32>
	Name:F_6
F_5:2
	LHS:F_5<32>
	Name:F_5
F_4:2
	LHS:F_4<32>
	Name:F_4
F_3:2
	LHS:F_3<32>
	Name:F_3
F_2:2
	LHS:F_2<32>
	Name:F_2
F_1:2
	LHS:F_1<32>
	Name:F_1
F_0:2
	LHS:F_0<32>
	Name:F_0
q0a:2
	LHS:q0a<32>
	Name:q0a
f7:3
	LHS:f7<32>
	Name:f7
	Name:f7
f6:3
	LHS:f6<32>
	Name:f6
	Name:f6
f5:3
	LHS:f5<32>
	Name:f5
	Name:f5
f4:3
	LHS:f4<32>
	Name:f4
	Name:f4
f3:3
	LHS:f3<32>
	Name:f3
	Name:f3
f2:3
	LHS:f2<32>
	Name:f2
	Name:f2
output:1
	LHS:output<32>
f1:3
	LHS:f1<32>
	Name:f1
	Name:f1
f0:3
	LHS:f0<32>
	Name:f0
	Name:f0
xF2r:2
	LHS:xF2r<32>
	Name:xF2r
xs0a:2
	LHS:xs0a<32>
	Name:xs0a
xF_7:2
	LHS:xF_7<32>
	Name:xF_7
xF_6:2
	LHS:xF_6<32>
	Name:xF_6
r1:3
	LHS:r1<32>
	Name:r1
	Name:r1
xF_5:2
	LHS:xF_5<32>
	Name:xF_5
xg3:3
	LHS:xg3<32>
	Name:xg3
	Name:xg3
r0:3
	LHS:r0<32>
	Name:r0
	Name:r0
xF_4:2
	LHS:xF_4<32>
	Name:xF_4
xg2:2
	LHS:xg2<32>
	Name:xg2
xF_3:2
	LHS:xF_3<32>
	Name:xF_3
xg1:3
	LHS:xg1<32>
	Name:xg1
	Name:xg1
xF_2:2
	LHS:xF_2<32>
	Name:xF_2
xg0:3
	LHS:xg0<32>
	Name:xg0
	Name:xg0
xF_1:2
	LHS:xF_1<32>
	Name:xF_1
xF_0:2
	LHS:xF_0<32>
	Name:xF_0
xq0a:2
	LHS:xq0a<32>
	Name:xq0a
xs1:3
	LHS:xs1<32>
	Name:xs1
	Name:xs1
dct_io_tmp_address:2
	LHS:dct_io_tmp_address<10>
	Name:dct_io_tmp_address
xs0:3
	LHS:xs0<32>
	Name:xs0
	Name:xs0
xf7:3
	LHS:xf7<32>
	Name:xf7
	Name:xf7
xF1r:2
	LHS:xF1r<32>
	Name:xF1r
xf6:3
	LHS:xf6<32>
	Name:xf6
	Name:xf6
xf5:3
	LHS:xf5<32>
	Name:xf5
	Name:xf5
q1:3
	LHS:q1<32>
	Name:q1
	Name:q1
xf4:3
	LHS:xf4<32>
	Name:xf4
	Name:xf4
q0:3
	LHS:q0<32>
	Name:q0
	Name:q0
xf3:3
	LHS:xf3<32>
	Name:xf3
	Name:xf3
xf2:3
	LHS:xf2<32>
	Name:xf2
	Name:xf2
xF7r:2
	LHS:xF7r<32>
	Name:xF7r
xf1:3
	LHS:xf1<32>
	Name:xf1
	Name:xf1
xf0:3
	LHS:xf0<32>
	Name:xf0
	Name:xf0
j:20
	Counter:class br.ufscar.dc.lalp.components.counter:j=Variable:i<10>; j<Variable:i_plus_8<10>; j++1@9
	LHS:j.clk_en<10>
	LHS:j.load<10>
	Name:j
	Name:j.step
	Name:j.step
	Name:j.step
	Name:j.step
	Name:j.step
	Name:j.step
	Name:j.step
	Name:j.step
	Name:j.step
	Name:j.step
	Name:j.step
	Name:j.step
	Name:j.step
	Name:j.step
	Name:j.step
	Name:j.step
i:7
	Counter:class br.ufscar.dc.lalp.components.counter:i=0; i<640; i+=64@72
	LHS:i.clk_en<10>
	Name:i
	Name:i.done
	Name:i.step
	Name:i.done
	Name:i.done
dct_io_ptr:9
	LHS:dct_io_ptr.address<32>
	Name:dct_io_ptr.data_out
	Name:dct_io_ptr.data_out
	Name:dct_io_ptr.data_out
	Name:dct_io_ptr.data_out
	Name:dct_io_ptr.data_out
	Name:dct_io_ptr.data_out
	Name:dct_io_ptr.data_out
	Name:dct_io_ptr.data_out
xr1:3
	LHS:xr1<32>
	Name:xr1
	Name:xr1
xr0:3
	LHS:xr0<32>
	Name:xr0
	Name:xr0
dct_io_tmp:10
	LHS:dct_io_tmp.address<32>
	LHS:dct_io_tmp.data_in<32>
	Name:dct_io_tmp.data_out
	Name:dct_io_tmp.data_out
	Name:dct_io_tmp.data_out
	Name:dct_io_tmp.data_out
	Name:dct_io_tmp.data_out
	Name:dct_io_tmp.data_out
	Name:dct_io_tmp.data_out
	Name:dct_io_tmp.data_out
xF0r:2
	LHS:xF0r<32>
	Name:xF0r
p1:3
	LHS:p1<32>
	Name:p1
	Name:p1
p0:3
	LHS:p0<32>
	Name:p0
	Name:p0
xF6r:2
	LHS:xF6r<32>
	Name:xF6r
xq1:3
	LHS:xq1<32>
	Name:xq1
	Name:xq1
xq0:3
	LHS:xq0<32>
	Name:xq0
	Name:xq0
init:4
	Name:init
	Name:init
	Name:init
	Name:init
S_1:3
	LHS:S_1<32>
	Name:S_1
	Name:S_1
S_0:3
	LHS:S_0<32>
	Name:S_0
	Name:S_0
xF5r:2
	LHS:xF5r<32>
	Name:xF5r
done:1
	LHS:done<1>
R_1:2
	LHS:R_1<32>
	Name:R_1
R_0:2
	LHS:R_0<32>
	Name:R_0
mf:9
	LHS:mf<32>
	LHS:mf<32>
	LHS:mf<32>
	LHS:mf<32>
	LHS:mf<32>
	LHS:mf<32>
	LHS:mf<32>
	LHS:mf<32>
	Name:mf
Q_1:3
	LHS:Q_1<32>
	Name:Q_1
	Name:Q_1
Q_0:3
	LHS:Q_0<32>
	Name:Q_0
	Name:Q_0
xp1:3
	LHS:xp1<32>
	Name:xp1
	Name:xp1
xp0:3
	LHS:xp0<32>
	Name:xp0
	Name:xp0
P_1:2
	LHS:P_1<32>
	Name:P_1
P_0:2
	LHS:P_0<32>
	Name:P_0
j_plus_64:1
	LHS:j_plus_64<10>
C7:4
	Name:C7
	Name:C7
	Name:C7
	Name:C7
C6:4
	Name:C6
	Name:C6
	Name:C6
	Name:C6
i_plus_8:1
	LHS:i_plus_8<10>
C5:4
	Name:C5
	Name:C5
	Name:C5
	Name:C5
h3:3
	LHS:h3<32>
	Name:h3
	Name:h3
xS_1:3
	LHS:xS_1<32>
	Name:xS_1
	Name:xS_1
C3:4
	Name:C3
	Name:C3
	Name:C3
	Name:C3
h2:2
	LHS:h2<32>
	Name:h2
xS_0:3
	LHS:xS_0<32>
	Name:xS_0
	Name:xS_0
C2:4
	Name:C2
	Name:C2
	Name:C2
	Name:C2
h1:3
	LHS:h1<32>
	Name:h1
	Name:h1
C1:4
	Name:C1
	Name:C1
	Name:C1
	Name:C1
h0:3
	LHS:h0<32>
	Name:h0
	Name:h0
C0:4
	Name:C0
	Name:C0
	Name:C0
	Name:C0
xR_1:2
	LHS:xR_1<32>
	Name:xR_1
xR_0:2
	LHS:xR_0<32>
	Name:xR_0
xF4r:2
	LHS:xF4r<32>
	Name:xF4r
xQ_1:3
	LHS:xQ_1<32>
	Name:xQ_1
	Name:xQ_1
xQ_0:3
	LHS:xQ_0<32>
	Name:xQ_0
	Name:xQ_0
xP_1:2
	LHS:xP_1<32>
	Name:xP_1
xP_0:2
	LHS:xP_0<32>
	Name:xP_0
xj:17
	Counter:class br.ufscar.dc.lalp.components.counter:xj=0; xj<640; xj+=8@8
	LHS:xj.clk_en<10>
	Name:xj.step
	Name:xj.step
	Name:xj.step
	Name:xj.step
	Name:xj.step
	Name:xj.step
	Name:xj.step
	Name:xj.step
	Name:xj.step
	Name:xj.step
	Name:xj.step
	Name:xj.step
	Name:xj.step
	Name:xj.step
	Name:xj.step
xi:7
	Name:xi.step
	Name:xi
	Counter:class br.ufscar.dc.lalp.components.counter:xi=0; xi<640; xi++1@1
	LHS:xi.clk_en<10>
	Name:xi.step
	Name:xi.output
	Name:xi.done
Instantiating hardware components...Ok!
Connecting hardware components...Ok!

Detecting Backward Edges (Topological)...
Detecting Backward Edges (Topological)...Ok! 2 ms

Scheduling (ASAP)...Info: scheduling output:done ASAP:0 line:0
Info:  dependence counter:xi ASAP:0 line:237
Info: scheduling reg_op:xF4r ASAP:0 line:294
Info:  break on reg_op:xF5r ASAP:0 line:295
Info: scheduling reg_op:xh3 ASAP:0 line:254
Info:  break on reg_op:xh1 ASAP:0 line:255
Info: scheduling reg_op:P_0 ASAP:0 line:205
Info:  break on reg_op:P_1 ASAP:0 line:206
Info: scheduling reg_op:xh1 ASAP:0 line:255
Info:  break on reg_op:xg3 ASAP:0 line:256
Info: scheduling reg_op:Q_0 ASAP:0 line:208
Info:  break on reg_op:S_1 ASAP:0 line:209
Info: scheduling reg_op:xP_0 ASAP:0 line:274
Info:  break on reg_op:xP_1 ASAP:0 line:275
Info: scheduling reg_op:xF_3 ASAP:0 line:284
Info:  break on reg_op:xF_0 ASAP:0 line:285
Info: scheduling reg_op:f4 ASAP:0 line:177
Info:  dependence block_ram:dct_io_ptr ASAP:0 line:171
Info:  break on reg_op:f5 ASAP:0 line:178
Info: scheduling reg_op:f0 ASAP:0 line:173
Info:  dependence block_ram:dct_io_ptr ASAP:0 line:171
Info:  break on reg_op:f1 ASAP:0 line:174
Info: scheduling reg_op:xf1 ASAP:0 line:243
Info:  dependence block_ram:dct_io_tmp ASAP:0 line:234
Info:  break on reg_op:xf2 ASAP:0 line:244
Info: scheduling reg_op:xF3r ASAP:0 line:293
Info:  predecessor reg_op:f0 ASAP:2 line:173
Info:  break on reg_op:xF4r ASAP:0 line:294
Info: scheduling block_ram:dct_io_ptr ASAP:0 line:171
Info:  dependence counter:i_1 ASAP:0 line:169
Info:  break on reg_op:f0 ASAP:2 line:173
Info: scheduling counter:j ASAP:0 line:163
Info:  dependence reg_op:i_plus_8 ASAP:0 line:159
Info:  break on reg_op:j_plus_64 ASAP:0 line:165
Info: scheduling reg_op:xr0 ASAP:0 line:261
Info:  predecessor counter:j ASAP:1 line:163
Info:  predecessor reg_op:f0 ASAP:2 line:173
Info:  break on reg_op:xp1 ASAP:0 line:262
Info: scheduling reg_op:xh2 ASAP:0 line:252
Info:  predecessor counter:j ASAP:1 line:163
Info:  predecessor reg_op:f0 ASAP:2 line:173
Info:  break on reg_op:xg1 ASAP:0 line:253
Info: scheduling block_ram:dct_o ASAP:0 line:309
Info:  predecessor counter:j ASAP:1 line:163
Info:  predecessor reg_op:f0 ASAP:2 line:173
Info: scheduling reg_op:xp0 ASAP:0 line:260
Info:  predecessor counter:j ASAP:1 line:163
Info:  predecessor reg_op:f0 ASAP:2 line:173
Info:  break on reg_op:xr0 ASAP:2 line:261
Info: scheduling reg_op:f6 ASAP:0 line:179
Info:  dependence block_ram:dct_io_ptr ASAP:1 line:171
Info:  break on reg_op:f7 ASAP:0 line:180
Info: scheduling reg_op:xQ_0 ASAP:0 line:277
Info:  predecessor counter:j ASAP:1 line:163
Info:  predecessor reg_op:f0 ASAP:2 line:173
Info:  predecessor reg_op:f6 ASAP:3 line:179
Info:  break on reg_op:xS_1 ASAP:0 line:278
Info: scheduling const_op:c117[10] ASAP:0 line:0
Info: scheduling reg_op:f2 ASAP:0 line:175
Info:  dependence block_ram:dct_io_ptr ASAP:1 line:171
Info:  break on reg_op:f3 ASAP:0 line:176
Info: scheduling counter:xi ASAP:0 line:237
Info:  predecessor counter:j ASAP:1 line:163
Info:  predecessor reg_op:f0 ASAP:2 line:173
Info:  predecessor reg_op:f2 ASAP:3 line:175
Info:  break on counter:xj ASAP:0 line:240
Info: scheduling reg_op:xq0a ASAP:0 line:267
Info:  predecessor counter:j ASAP:1 line:163
Info:  predecessor reg_op:f0 ASAP:2 line:173
Info:  predecessor reg_op:f2 ASAP:3 line:175
Info:  break on reg_op:xq0 ASAP:0 line:269
Info: scheduling reg_op:xF_1 ASAP:0 line:281
Info:  predecessor counter:j ASAP:1 line:163
Info:  predecessor reg_op:f0 ASAP:2 line:173
Info:  predecessor reg_op:f2 ASAP:3 line:175
Info:  break on reg_op:xF_7 ASAP:0 line:282
Info: scheduling reg_op:xF_2 ASAP:0 line:287
Info:  dependence reg_op:xR_1 ASAP:0 line:272
Info:  predecessor reg_op:f0 ASAP:2 line:173
Info:  predecessor reg_op:f2 ASAP:3 line:175
Info:  break on reg_op:xF_6 ASAP:0 line:288
Info: scheduling reg_op:xs0 ASAP:0 line:270
Info:  predecessor counter:j ASAP:1 line:163
Info:  predecessor reg_op:f0 ASAP:2 line:173
Info:  predecessor reg_op:f2 ASAP:3 line:175
Info:  break on reg_op:xR_1 ASAP:0 line:272
Info: scheduling reg_op:R_1 ASAP:0 line:203
Info:  predecessor counter:j ASAP:1 line:163
Info:  predecessor reg_op:f0 ASAP:2 line:173
Info:  predecessor reg_op:f2 ASAP:3 line:175
Info:  break on reg_op:R_0 ASAP:0 line:204
Info: scheduling mux_m_op:mf ASAP:0 line:228
Info:  dependence reg_op:F_0 ASAP:0 line:216
Info:  predecessor reg_op:f0 ASAP:2 line:173
Info:  predecessor reg_op:f2 ASAP:3 line:175
Info:  break on block_ram:dct_io_tmp ASAP:0 line:234
Info: scheduling reg_op:F_3 ASAP:0 line:215
Info:  predecessor counter:j ASAP:1 line:163
Info:  predecessor reg_op:f0 ASAP:2 line:173
Info:  predecessor reg_op:f2 ASAP:3 line:175
Info:  break on reg_op:F_0 ASAP:0 line:216
Info: scheduling reg_op:q0a ASAP:0 line:198
Info:  predecessor counter:j ASAP:1 line:163
Info:  predecessor reg_op:f0 ASAP:2 line:173
Info:  predecessor reg_op:f2 ASAP:3 line:175
Info:  break on reg_op:s0 ASAP:0 line:200
Info: scheduling reg_op:h1 ASAP:0 line:186
Info:  predecessor counter:j ASAP:1 line:163
Info:  predecessor reg_op:f0 ASAP:2 line:173
Info:  predecessor reg_op:f2 ASAP:3 line:175
Info:  break on reg_op:g3 ASAP:0 line:187
Info: scheduling reg_op:xF_7 ASAP:0 line:282
Info:  predecessor counter:j ASAP:1 line:163
Info:  predecessor reg_op:f0 ASAP:2 line:173
Info:  predecessor reg_op:f2 ASAP:3 line:175
Info:  break on reg_op:xF_5 ASAP:0 line:283
Info: scheduling const_op:c111[10] ASAP:0 line:0
Info: scheduling reg_op:xg3 ASAP:0 line:256
Info:  predecessor counter:j ASAP:1 line:163
Info:  predecessor reg_op:f0 ASAP:2 line:173
Info:  predecessor reg_op:f2 ASAP:3 line:175
Info:  break on reg_op:xh0 ASAP:0 line:257
Info: scheduling const_op:c115[10] ASAP:0 line:0
Info: scheduling reg_op:q0 ASAP:0 line:201
Info:  predecessor counter:j ASAP:1 line:163
Info:  predecessor reg_op:f0 ASAP:2 line:173
Info:  predecessor reg_op:f2 ASAP:3 line:175
Info:  break on reg_op:R_1 ASAP:3 line:203
Info: scheduling reg_op:q1 ASAP:0 line:195
Info:  dependence reg_op:g2 ASAP:0 line:189
Info:  predecessor reg_op:f0 ASAP:2 line:173
Info:  predecessor reg_op:f2 ASAP:3 line:175
Info:  break on reg_op:s1 ASAP:0 line:196
Info: scheduling reg_op:xf6 ASAP:0 line:248
Info:  dependence block_ram:dct_io_tmp ASAP:0 line:234
Info:  predecessor reg_op:f2 ASAP:3 line:175
Info:  break on reg_op:xf7 ASAP:0 line:249
Info: scheduling reg_op:xf2 ASAP:0 line:244
Info:  dependence block_ram:dct_io_tmp ASAP:0 line:234
Info:  predecessor reg_op:f2 ASAP:3 line:175
Info:  break on reg_op:xf3 ASAP:0 line:245
Info: scheduling counter:i_1 ASAP:0 line:169
Info:  dependence counter:j ASAP:1 line:163
Info:  break on block_ram:dct_io_ptr ASAP:1 line:171
Info: scheduling reg_op:g2 ASAP:0 line:189
Info:  predecessor counter:j ASAP:1 line:163
Info:  predecessor counter:i_1 ASAP:2 line:169
Info:  predecessor reg_op:f2 ASAP:3 line:175
Info:  break on reg_op:p0 ASAP:0 line:191
Info: scheduling mux_m_op:xmf ASAP:0 line:306
Info:  dependence reg_op:xF0r ASAP:0 line:290
Info:  dependence reg_op:xF3r ASAP:2 line:293
Info:  break on block_ram:dct_o ASAP:2 line:309
Info: scheduling output:output[32] ASAP:0 line:0
Info:  dependence block_ram:dct_o ASAP:2 line:309
Info: scheduling reg_op:j_plus_64 ASAP:0 line:165
Info:  predecessor counter:j ASAP:1 line:163
Info:  break on counter:i_1 ASAP:2 line:169
Info: scheduling reg_op:h3 ASAP:0 line:185
Info:  predecessor counter:j ASAP:1 line:163
Info:  predecessor counter:i_1 ASAP:2 line:169
Info:  predecessor reg_op:f2 ASAP:3 line:175
Info:  break on reg_op:h1 ASAP:3 line:186
Info: scheduling and_op:init_and_op_i_done_not_op ASAP:0 line:0
Info: scheduling reg_op:xR_1 ASAP:0 line:272
Info:  predecessor counter:j ASAP:1 line:163
Info:  predecessor counter:i_1 ASAP:2 line:169
Info:  predecessor reg_op:f2 ASAP:3 line:175
Info:  break on reg_op:xR_0 ASAP:0 line:273
Info: scheduling reg_op:F_5 ASAP:0 line:214
Info:  predecessor counter:j ASAP:1 line:163
Info:  predecessor counter:i_1 ASAP:2 line:169
Info:  predecessor reg_op:f2 ASAP:3 line:175
Info:  break on reg_op:F_3 ASAP:3 line:215
Info: scheduling reg_op:F_1 ASAP:0 line:212
Info:  predecessor counter:j ASAP:1 line:163
Info:  predecessor counter:i_1 ASAP:2 line:169
Info:  predecessor reg_op:f2 ASAP:3 line:175
Info:  break on reg_op:F_7 ASAP:0 line:213
Info: scheduling reg_op:h2 ASAP:0 line:183
Info:  predecessor counter:j ASAP:1 line:163
Info:  predecessor counter:i_1 ASAP:2 line:169
Info:  predecessor reg_op:f2 ASAP:3 line:175
Info:  break on reg_op:g1 ASAP:0 line:184
Info: scheduling const_op:c113[10] ASAP:0 line:0
Info: scheduling reg_op:xf7 ASAP:0 line:249
Info:  dependence block_ram:dct_io_tmp ASAP:0 line:234
Info:  predecessor reg_op:f2 ASAP:3 line:175
Info:  break on reg_op:xg0 ASAP:0 line:251
Info: scheduling reg_op:xF_4 ASAP:0 line:286
Info:  dependence reg_op:xP_1 ASAP:0 line:275
Info:  predecessor counter:i_1 ASAP:2 line:169
Info:  predecessor reg_op:f2 ASAP:3 line:175
Info:  break on reg_op:xF_2 ASAP:3 line:287
Info: scheduling reg_op:r1 ASAP:0 line:194
Info:  predecessor counter:j ASAP:1 line:163
Info:  predecessor counter:i_1 ASAP:2 line:169
Info:  predecessor reg_op:f2 ASAP:3 line:175
Info:  break on reg_op:q1 ASAP:3 line:195
Info: scheduling reg_op:p1 ASAP:0 line:193
Info:  predecessor counter:j ASAP:1 line:163
Info:  predecessor counter:i_1 ASAP:2 line:169
Info:  predecessor reg_op:f2 ASAP:3 line:175
Info:  break on reg_op:r1 ASAP:3 line:194
Info: scheduling reg_op:xh0 ASAP:0 line:257
Info:  predecessor counter:j ASAP:1 line:163
Info:  predecessor counter:i_1 ASAP:2 line:169
Info:  predecessor reg_op:f2 ASAP:3 line:175
Info:  break on reg_op:xg2 ASAP:0 line:258
Info: scheduling reg_op:xq0 ASAP:0 line:269
Info:  predecessor counter:j ASAP:1 line:163
Info:  predecessor counter:i_1 ASAP:2 line:169
Info:  predecessor reg_op:f2 ASAP:3 line:175
Info:  break on reg_op:xs0 ASAP:3 line:270
Info: scheduling reg_op:xF6r ASAP:0 line:296
Info:  predecessor counter:j ASAP:1 line:163
Info:  predecessor counter:i_1 ASAP:2 line:169
Info:  predecessor reg_op:f2 ASAP:3 line:175
Info:  break on reg_op:xF7r ASAP:0 line:297
Info: scheduling reg_op:S_0 ASAP:0 line:210
Info:  predecessor counter:j ASAP:1 line:163
Info:  predecessor counter:i_1 ASAP:2 line:169
Info:  predecessor reg_op:f2 ASAP:3 line:175
Info:  break on reg_op:F_1 ASAP:3 line:212
Info: scheduling reg_op:xF7r ASAP:0 line:297
Info:  predecessor counter:j ASAP:1 line:163
Info:  predecessor counter:i_1 ASAP:2 line:169
Info:  predecessor reg_op:f2 ASAP:3 line:175
Info:  break on mux_m_op:xmf ASAP:3 line:306
Info: scheduling reg_op:xs1 ASAP:0 line:265
Info:  dependence reg_op:xh2 ASAP:2 line:252
Info:  break on reg_op:xs0a ASAP:0 line:266
Info: scheduling reg_op:xg0 ASAP:0 line:251
Info:  predecessor counter:j ASAP:1 line:163
Info:  predecessor counter:i_1 ASAP:2 line:169
Info:  predecessor reg_op:f2 ASAP:3 line:175
Info:  break on reg_op:xh2 ASAP:2 line:252
Info: scheduling const_op:c118[10] ASAP:0 line:0
Info: scheduling add_op_s:i_add_op_s_8 ASAP:0 line:0
Info:  dependence counter:i ASAP:0 line:157
Info: scheduling reg_op:f5 ASAP:0 line:178
Info:  dependence block_ram:dct_io_ptr ASAP:1 line:171
Info:  break on reg_op:f6 ASAP:3 line:179
Info: scheduling reg_op:xP_1 ASAP:0 line:275
Info:  predecessor counter:j ASAP:1 line:163
Info:  predecessor counter:i_1 ASAP:2 line:169
Info:  predecessor reg_op:f2 ASAP:3 line:175
Info:  break on reg_op:xQ_1 ASAP:0 line:276
Info: scheduling reg_op:f1 ASAP:0 line:174
Info:  dependence block_ram:dct_io_ptr ASAP:1 line:171
Info:  break on reg_op:f2 ASAP:3 line:175
Info: scheduling reg_op:f7 ASAP:0 line:180
Info:  dependence block_ram:dct_io_ptr ASAP:1 line:171
Info:  break on reg_op:g0 ASAP:0 line:182
Info: scheduling reg_op:xp1 ASAP:0 line:262
Info:  predecessor counter:j ASAP:1 line:163
Info:  predecessor counter:i_1 ASAP:2 line:169
Info:  predecessor reg_op:f1 ASAP:3 line:174
Info:  break on reg_op:xr1 ASAP:0 line:263
Info: scheduling reg_op:Q_1 ASAP:0 line:207
Info:  predecessor counter:j ASAP:1 line:163
Info:  predecessor counter:i_1 ASAP:2 line:169
Info:  predecessor reg_op:f1 ASAP:3 line:174
Info:  break on reg_op:Q_0 ASAP:0 line:208
Info: scheduling reg_op:P_1 ASAP:0 line:206
Info:  predecessor counter:j ASAP:1 line:163
Info:  predecessor counter:i_1 ASAP:2 line:169
Info:  predecessor reg_op:f1 ASAP:3 line:174
Info:  break on reg_op:Q_1 ASAP:3 line:207
Info: scheduling reg_op:R_0 ASAP:0 line:204
Info:  predecessor counter:j ASAP:1 line:163
Info:  predecessor counter:i_1 ASAP:2 line:169
Info:  predecessor reg_op:f1 ASAP:3 line:174
Info:  break on reg_op:P_0 ASAP:0 line:205
Info: scheduling reg_op:xF_0 ASAP:0 line:285
Info:  dependence reg_op:xP_0 ASAP:0 line:274
Info:  predecessor counter:i_1 ASAP:2 line:169
Info:  predecessor reg_op:f1 ASAP:3 line:174
Info:  break on reg_op:xF_4 ASAP:3 line:286
Info: scheduling reg_op:f3 ASAP:0 line:176
Info:  dependence block_ram:dct_io_ptr ASAP:1 line:171
Info:  break on reg_op:f4 ASAP:2 line:177
Info: scheduling reg_op:xF2r ASAP:0 line:292
Info:  predecessor counter:j ASAP:1 line:163
Info:  predecessor counter:i_1 ASAP:2 line:169
Info:  predecessor reg_op:f1 ASAP:3 line:174
Info:  break on reg_op:xF3r ASAP:2 line:293
Info: scheduling counter:xj ASAP:0 line:240
Info:  predecessor counter:j ASAP:1 line:163
Info:  predecessor counter:i_1 ASAP:2 line:169
Info:  predecessor reg_op:f1 ASAP:3 line:174
Info:  break on reg_op:xf0 ASAP:0 line:242
Info: scheduling reg_op:xg1 ASAP:0 line:253
Info:  predecessor counter:j ASAP:1 line:163
Info:  predecessor counter:i_1 ASAP:2 line:169
Info:  predecessor reg_op:f1 ASAP:3 line:174
Info:  break on reg_op:xh3 ASAP:0 line:254
Info: scheduling reg_op:s0a ASAP:0 line:197
Info:  predecessor counter:j ASAP:1 line:163
Info:  predecessor counter:i_1 ASAP:2 line:169
Info:  predecessor reg_op:f1 ASAP:3 line:174
Info:  break on reg_op:q0a ASAP:3 line:198
Info: scheduling reg_op:s1 ASAP:0 line:196
Info:  dependence reg_op:h2 ASAP:3 line:183
Info:  break on reg_op:s0a ASAP:3 line:197
Info: scheduling reg_op:F_7 ASAP:0 line:213
Info:  predecessor counter:j ASAP:1 line:163
Info:  predecessor counter:i_1 ASAP:2 line:169
Info:  predecessor reg_op:f1 ASAP:3 line:174
Info:  predecessor reg_op:s1 ASAP:4 line:196
Info:  break on reg_op:F_5 ASAP:3 line:214
Info: scheduling reg_op:s0 ASAP:0 line:200
Info:  predecessor counter:j ASAP:1 line:163
Info:  predecessor counter:i_1 ASAP:2 line:169
Info:  predecessor reg_op:f1 ASAP:3 line:174
Info:  predecessor reg_op:s1 ASAP:4 line:196
Info:  break on reg_op:q0 ASAP:3 line:201
Info: scheduling reg_op:xQ_1 ASAP:0 line:276
Info:  predecessor counter:j ASAP:1 line:163
Info:  predecessor counter:i_1 ASAP:2 line:169
Info:  predecessor reg_op:f1 ASAP:3 line:174
Info:  predecessor reg_op:s1 ASAP:4 line:196
Info:  break on reg_op:xQ_0 ASAP:3 line:277
Info: scheduling reg_op:xR_0 ASAP:0 line:273
Info:  predecessor counter:j ASAP:1 line:163
Info:  predecessor counter:i_1 ASAP:2 line:169
Info:  predecessor reg_op:f1 ASAP:3 line:174
Info:  predecessor reg_op:s1 ASAP:4 line:196
Info:  break on reg_op:xP_0 ASAP:0 line:274
Info: scheduling reg_op:xf0 ASAP:0 line:242
Info:  dependence block_ram:dct_io_tmp ASAP:0 line:234
Info:  predecessor reg_op:f1 ASAP:3 line:174
Info:  predecessor reg_op:s1 ASAP:4 line:196
Info:  break on reg_op:xf1 ASAP:2 line:243
Info: scheduling block_ram:dct_io_tmp ASAP:0 line:234
Info:  dependence mux_m_op:mf ASAP:3 line:228
Info:  predecessor reg_op:s1 ASAP:4 line:196
Info:  break on counter:xi ASAP:3 line:237
Info: scheduling counter:i ASAP:0 line:157
Info:  break on reg_op:i_plus_8 ASAP:0 line:159
Info: scheduling reg_op:xr1 ASAP:0 line:263
Info:  predecessor counter:j ASAP:1 line:163
Info:  predecessor counter:i_1 ASAP:2 line:169
Info:  predecessor reg_op:f1 ASAP:3 line:174
Info:  predecessor reg_op:s1 ASAP:4 line:196
Info:  break on reg_op:xq1 ASAP:0 line:264
Info: scheduling reg_op:xf4 ASAP:0 line:246
Info:  dependence block_ram:dct_io_tmp ASAP:4 line:234
Info:  break on reg_op:xf5 ASAP:0 line:247
Info: scheduling reg_op:xF_5 ASAP:0 line:283
Info:  predecessor counter:j ASAP:1 line:163
Info:  predecessor counter:i_1 ASAP:2 line:169
Info:  predecessor reg_op:f1 ASAP:3 line:174
Info:  predecessor reg_op:s1 ASAP:4 line:196
Info:  predecessor reg_op:xf4 ASAP:6 line:246
Info:  break on reg_op:xF_3 ASAP:0 line:284
Info: scheduling reg_op:xg2 ASAP:0 line:258
Info:  predecessor counter:j ASAP:1 line:163
Info:  predecessor counter:i_1 ASAP:2 line:169
Info:  predecessor reg_op:f1 ASAP:3 line:174
Info:  predecessor reg_op:s1 ASAP:4 line:196
Info:  predecessor reg_op:xf4 ASAP:6 line:246
Info:  break on reg_op:xp0 ASAP:2 line:260
Info: scheduling const_op:c114[10] ASAP:0 line:0
Info: scheduling reg_op:xF1r ASAP:0 line:291
Info:  predecessor counter:j ASAP:1 line:163
Info:  predecessor counter:i_1 ASAP:2 line:169
Info:  predecessor reg_op:f1 ASAP:3 line:174
Info:  predecessor reg_op:s1 ASAP:4 line:196
Info:  predecessor reg_op:xf4 ASAP:6 line:246
Info:  break on reg_op:xF2r ASAP:3 line:292
Info: scheduling reg_op:F_0 ASAP:0 line:216
Info:  dependence reg_op:P_0 ASAP:0 line:205
Info:  predecessor counter:i_1 ASAP:2 line:169
Info:  predecessor reg_op:f1 ASAP:3 line:174
Info:  predecessor reg_op:s1 ASAP:4 line:196
Info:  break on reg_op:F_4 ASAP:0 line:217
Info: scheduling reg_op:F_6 ASAP:0 line:219
Info:  dependence reg_op:R_0 ASAP:3 line:204
Info:  break on mux_m_op:mf ASAP:3 line:228
Info: scheduling reg_op:F_4 ASAP:0 line:217
Info:  dependence reg_op:P_1 ASAP:3 line:206
Info:  break on reg_op:F_2 ASAP:0 line:218
Info: scheduling add_op_s:j_add_op_s_64 ASAP:0 line:0
Info:  dependence counter:j ASAP:1 line:163
Info: scheduling not_op:i_done_not_op ASAP:0 line:0
Info:  dependence counter:i ASAP:0 line:157
Info: scheduling reg_op:F_2 ASAP:0 line:218
Info:  dependence reg_op:R_1 ASAP:3 line:203
Info:  break on reg_op:F_6 ASAP:4 line:219
Info: scheduling reg_op:xq1 ASAP:0 line:264
Info:  dependence reg_op:xg2 ASAP:6 line:258
Info:  break on reg_op:xs1 ASAP:3 line:265
Info: scheduling reg_op:p0 ASAP:0 line:191
Info:  predecessor counter:j ASAP:1 line:163
Info:  predecessor counter:i_1 ASAP:2 line:169
Info:  predecessor reg_op:f1 ASAP:3 line:174
Info:  break on reg_op:r0 ASAP:0 line:192
Info: scheduling reg_op:xF5r ASAP:0 line:295
Info:  predecessor counter:j ASAP:1 line:163
Info:  predecessor counter:i_1 ASAP:2 line:169
Info:  predecessor reg_op:f1 ASAP:3 line:174
Info:  predecessor reg_op:s1 ASAP:4 line:196
Info:  predecessor reg_op:xf4 ASAP:6 line:246
Info:  predecessor reg_op:xq1 ASAP:7 line:264
Info:  break on reg_op:xF6r ASAP:3 line:296
Info: scheduling reg_op:S_1 ASAP:0 line:209
Info:  predecessor counter:j ASAP:1 line:163
Info:  predecessor counter:i_1 ASAP:2 line:169
Info:  predecessor reg_op:f1 ASAP:3 line:174
Info:  predecessor reg_op:s1 ASAP:4 line:196
Info:  break on reg_op:S_0 ASAP:3 line:210
Info: scheduling reg_op:xF0r ASAP:0 line:290
Info:  predecessor counter:j ASAP:1 line:163
Info:  predecessor counter:i_1 ASAP:2 line:169
Info:  predecessor reg_op:f1 ASAP:3 line:174
Info:  predecessor reg_op:s1 ASAP:4 line:196
Info:  predecessor reg_op:xf4 ASAP:6 line:246
Info:  predecessor reg_op:xq1 ASAP:7 line:264
Info:  break on reg_op:xF1r ASAP:6 line:291
Info: scheduling reg_op:xf3 ASAP:0 line:245
Info:  dependence block_ram:dct_io_tmp ASAP:4 line:234
Info:  break on reg_op:xf4 ASAP:6 line:246
Info: scheduling reg_op:xf5 ASAP:0 line:247
Info:  dependence block_ram:dct_io_tmp ASAP:4 line:234
Info:  break on reg_op:xf6 ASAP:3 line:248
Info: scheduling reg_op:xF_6 ASAP:0 line:288
Info:  dependence reg_op:xR_0 ASAP:4 line:273
Info:  predecessor reg_op:xf3 ASAP:6 line:245
Info:  predecessor reg_op:xq1 ASAP:7 line:264
Info:  break on reg_op:xF0r ASAP:7 line:290
Info: scheduling const_op:c116[10] ASAP:0 line:0
Info: scheduling const_op:c112[10] ASAP:0 line:0
Info: scheduling reg_op:r0 ASAP:0 line:192
Info:  predecessor counter:j ASAP:1 line:163
Info:  predecessor counter:i_1 ASAP:2 line:169
Info:  predecessor reg_op:f1 ASAP:3 line:174
Info:  break on reg_op:p1 ASAP:3 line:193
Info: scheduling reg_op:xs0a ASAP:0 line:266
Info:  predecessor counter:j ASAP:1 line:163
Info:  predecessor counter:i_1 ASAP:2 line:169
Info:  predecessor reg_op:f1 ASAP:3 line:174
Info:  predecessor reg_op:s1 ASAP:4 line:196
Info:  predecessor reg_op:xf3 ASAP:6 line:245
Info:  predecessor reg_op:xq1 ASAP:7 line:264
Info:  break on reg_op:xq0a ASAP:3 line:267
Info: scheduling reg_op:xS_0 ASAP:0 line:279
Info:  predecessor counter:j ASAP:1 line:163
Info:  predecessor counter:i_1 ASAP:2 line:169
Info:  predecessor reg_op:f1 ASAP:3 line:174
Info:  predecessor reg_op:s1 ASAP:4 line:196
Info:  predecessor reg_op:xf3 ASAP:6 line:245
Info:  predecessor reg_op:xq1 ASAP:7 line:264
Info:  break on reg_op:xF_1 ASAP:3 line:281
Info: scheduling reg_op:xS_1 ASAP:0 line:278
Info:  predecessor counter:j ASAP:1 line:163
Info:  predecessor counter:i_1 ASAP:2 line:169
Info:  predecessor reg_op:f1 ASAP:3 line:174
Info:  predecessor reg_op:s1 ASAP:4 line:196
Info:  predecessor reg_op:xf3 ASAP:6 line:245
Info:  predecessor reg_op:xq1 ASAP:7 line:264
Info:  break on reg_op:xS_0 ASAP:7 line:279
Info: scheduling reg_op:h0 ASAP:0 line:188
Info:  predecessor counter:j ASAP:1 line:163
Info:  predecessor counter:i_1 ASAP:2 line:169
Info:  predecessor reg_op:f1 ASAP:3 line:174
Info:  break on reg_op:g2 ASAP:3 line:189
Info: scheduling reg_op:i_plus_8 ASAP:0 line:159
Info:  dependence add_op_s:i_add_op_s_8 ASAP:1 line:0
Info:  break on counter:j ASAP:1 line:163
Info: scheduling reg_op:g0 ASAP:0 line:182
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:i_1 ASAP:2 line:169
Info:  predecessor reg_op:f1 ASAP:3 line:174
Info:  break on reg_op:h2 ASAP:3 line:183
Info: scheduling reg_op:g1 ASAP:0 line:184
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:i_1 ASAP:2 line:169
Info:  predecessor reg_op:f1 ASAP:3 line:174
Info:  break on reg_op:h3 ASAP:3 line:185
Info: scheduling reg_op:g3 ASAP:0 line:187
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:i_1 ASAP:2 line:169
Info:  predecessor reg_op:f1 ASAP:3 line:174
Info:  break on reg_op:h0 ASAP:3 line:188
Info: scheduling input:init ASAP:0 line:0
Info: scheduling output:done ASAP:1 line:0
Info:  dependence counter:xi ASAP:3 line:237
Info: scheduling reg_op:xF4r ASAP:0 line:294
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:i_1 ASAP:2 line:169
Info:  predecessor reg_op:f1 ASAP:3 line:174
Info:  predecessor reg_op:s1 ASAP:4 line:196
Info:  predecessor reg_op:xf3 ASAP:6 line:245
Info:  predecessor reg_op:xq1 ASAP:7 line:264
Info:  break on reg_op:xF5r ASAP:7 line:295
Info: scheduling reg_op:xh3 ASAP:0 line:254
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:i_1 ASAP:2 line:169
Info:  predecessor reg_op:f1 ASAP:3 line:174
Info:  predecessor reg_op:s1 ASAP:4 line:196
Info:  predecessor reg_op:xf3 ASAP:6 line:245
Info:  break on reg_op:xh1 ASAP:0 line:255
Info: scheduling reg_op:P_0 ASAP:0 line:205
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:i_1 ASAP:2 line:169
Info:  predecessor reg_op:f1 ASAP:3 line:174
Info:  predecessor reg_op:s1 ASAP:4 line:196
Info:  break on reg_op:P_1 ASAP:3 line:206
Info: scheduling reg_op:xh1 ASAP:0 line:255
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:i_1 ASAP:2 line:169
Info:  predecessor reg_op:f1 ASAP:3 line:174
Info:  predecessor reg_op:s1 ASAP:4 line:196
Info:  predecessor reg_op:xf3 ASAP:6 line:245
Info:  break on reg_op:xg3 ASAP:3 line:256
Info: scheduling reg_op:Q_0 ASAP:0 line:208
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:i_1 ASAP:2 line:169
Info:  predecessor reg_op:f1 ASAP:3 line:174
Info:  predecessor reg_op:s1 ASAP:4 line:196
Info:  break on reg_op:S_1 ASAP:4 line:209
Info: scheduling reg_op:xP_0 ASAP:0 line:274
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:i_1 ASAP:2 line:169
Info:  predecessor reg_op:f1 ASAP:3 line:174
Info:  predecessor reg_op:s1 ASAP:4 line:196
Info:  predecessor reg_op:xf3 ASAP:6 line:245
Info:  predecessor reg_op:xq1 ASAP:7 line:264
Info:  break on reg_op:xP_1 ASAP:3 line:275
Info: scheduling reg_op:xF_3 ASAP:0 line:284
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:i_1 ASAP:2 line:169
Info:  predecessor reg_op:f1 ASAP:3 line:174
Info:  predecessor reg_op:s1 ASAP:4 line:196
Info:  predecessor reg_op:xf3 ASAP:6 line:245
Info:  predecessor reg_op:xq1 ASAP:7 line:264
Info:  break on reg_op:xF_0 ASAP:3 line:285
Info: scheduling reg_op:f4 ASAP:2 line:177
Info:  dependence block_ram:dct_io_ptr ASAP:1 line:171
Info:  break on reg_op:f5 ASAP:3 line:178
Info: scheduling reg_op:f0 ASAP:2 line:173
Info:  dependence block_ram:dct_io_ptr ASAP:1 line:171
Info:  break on reg_op:f1 ASAP:3 line:174
Info: scheduling reg_op:xf1 ASAP:2 line:243
Info:  dependence block_ram:dct_io_tmp ASAP:4 line:234
Info:  break on reg_op:xf2 ASAP:3 line:244
Info: scheduling reg_op:xF3r ASAP:2 line:293
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:i_1 ASAP:2 line:169
Info:  predecessor reg_op:f0 ASAP:3 line:173
Info:  predecessor reg_op:s1 ASAP:4 line:196
Info:  predecessor reg_op:xf1 ASAP:6 line:243
Info:  predecessor reg_op:xq1 ASAP:7 line:264
Info:  break on reg_op:xF4r ASAP:7 line:294
Info: scheduling block_ram:dct_io_ptr ASAP:1 line:171
Info:  dependence counter:i_1 ASAP:2 line:169
Info:  break on reg_op:f0 ASAP:3 line:173
Info: scheduling counter:j ASAP:1 line:163
Info:  dependence reg_op:i_plus_8 ASAP:1 line:159
Info:  break on reg_op:j_plus_64 ASAP:1 line:165
Info: scheduling reg_op:xr0 ASAP:2 line:261
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor block_ram:dct_io_ptr ASAP:3 line:171
Info:  predecessor reg_op:s1 ASAP:4 line:196
Info:  predecessor reg_op:xf1 ASAP:6 line:243
Info:  break on reg_op:xp1 ASAP:3 line:262
Info: scheduling reg_op:xh2 ASAP:2 line:252
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor block_ram:dct_io_ptr ASAP:3 line:171
Info:  predecessor reg_op:s1 ASAP:4 line:196
Info:  predecessor reg_op:xf1 ASAP:6 line:243
Info:  break on reg_op:xg1 ASAP:3 line:253
Info: scheduling block_ram:dct_o ASAP:2 line:309
Info:  dependence mux_m_op:xmf ASAP:3 line:306
Info:  predecessor reg_op:s1 ASAP:4 line:196
Info:  predecessor reg_op:xf1 ASAP:6 line:243
Info:  predecessor reg_op:xq1 ASAP:7 line:264
Info: scheduling reg_op:xp0 ASAP:2 line:260
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor block_ram:dct_io_ptr ASAP:3 line:171
Info:  predecessor reg_op:s1 ASAP:4 line:196
Info:  predecessor reg_op:xf1 ASAP:6 line:243
Info:  break on reg_op:xr0 ASAP:6 line:261
Info: scheduling reg_op:f6 ASAP:3 line:179
Info:  dependence block_ram:dct_io_ptr ASAP:3 line:171
Info:  break on reg_op:f7 ASAP:3 line:180
Info: scheduling reg_op:xQ_0 ASAP:3 line:277
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor block_ram:dct_io_ptr ASAP:3 line:171
Info:  predecessor reg_op:f6 ASAP:5 line:179
Info:  predecessor reg_op:xf1 ASAP:6 line:243
Info:  predecessor reg_op:xq1 ASAP:7 line:264
Info:  break on reg_op:xS_1 ASAP:7 line:278
Info: scheduling const_op:c117[10] ASAP:0 line:0
Info: scheduling reg_op:f2 ASAP:3 line:175
Info:  dependence block_ram:dct_io_ptr ASAP:3 line:171
Info:  break on reg_op:f3 ASAP:3 line:176
Info: scheduling counter:xi ASAP:3 line:237
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor block_ram:dct_io_ptr ASAP:3 line:171
Info:  predecessor reg_op:f2 ASAP:5 line:175
Info:  break on counter:xj ASAP:3 line:240
Info: scheduling reg_op:xq0a ASAP:3 line:267
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor block_ram:dct_io_ptr ASAP:3 line:171
Info:  predecessor reg_op:f2 ASAP:5 line:175
Info:  predecessor reg_op:xf1 ASAP:6 line:243
Info:  predecessor reg_op:xq1 ASAP:7 line:264
Info:  break on reg_op:xq0 ASAP:3 line:269
Info: scheduling reg_op:xF_1 ASAP:3 line:281
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor block_ram:dct_io_ptr ASAP:3 line:171
Info:  predecessor reg_op:f2 ASAP:5 line:175
Info:  predecessor reg_op:xf1 ASAP:6 line:243
Info:  predecessor reg_op:xq1 ASAP:7 line:264
Info:  break on reg_op:xF_7 ASAP:3 line:282
Info: scheduling reg_op:xF_2 ASAP:3 line:287
Info:  dependence reg_op:xR_1 ASAP:3 line:272
Info:  predecessor reg_op:f2 ASAP:5 line:175
Info:  predecessor reg_op:xf1 ASAP:6 line:243
Info:  predecessor reg_op:xq1 ASAP:7 line:264
Info:  break on reg_op:xF_6 ASAP:7 line:288
Info: scheduling reg_op:xs0 ASAP:3 line:270
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor block_ram:dct_io_ptr ASAP:3 line:171
Info:  predecessor reg_op:f2 ASAP:5 line:175
Info:  predecessor reg_op:xf1 ASAP:6 line:243
Info:  predecessor reg_op:xq1 ASAP:7 line:264
Info:  break on reg_op:xR_1 ASAP:3 line:272
Info: scheduling reg_op:R_1 ASAP:3 line:203
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor block_ram:dct_io_ptr ASAP:3 line:171
Info:  predecessor reg_op:f2 ASAP:5 line:175
Info:  break on reg_op:R_0 ASAP:3 line:204
Info: scheduling mux_m_op:mf ASAP:3 line:228
Info:  dependence reg_op:F_0 ASAP:4 line:216
Info:  break on block_ram:dct_io_tmp ASAP:4 line:234
Info: scheduling reg_op:F_3 ASAP:3 line:215
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor block_ram:dct_io_ptr ASAP:3 line:171
Info:  predecessor reg_op:f2 ASAP:5 line:175
Info:  break on reg_op:F_0 ASAP:4 line:216
Info: scheduling reg_op:q0a ASAP:3 line:198
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor block_ram:dct_io_ptr ASAP:3 line:171
Info:  predecessor reg_op:f2 ASAP:5 line:175
Info:  break on reg_op:s0 ASAP:4 line:200
Info: scheduling reg_op:h1 ASAP:3 line:186
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor block_ram:dct_io_ptr ASAP:3 line:171
Info:  predecessor reg_op:f2 ASAP:5 line:175
Info:  break on reg_op:g3 ASAP:3 line:187
Info: scheduling reg_op:xF_7 ASAP:3 line:282
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor block_ram:dct_io_ptr ASAP:3 line:171
Info:  predecessor reg_op:f2 ASAP:5 line:175
Info:  predecessor reg_op:xf1 ASAP:6 line:243
Info:  predecessor reg_op:xq1 ASAP:7 line:264
Info:  break on reg_op:xF_5 ASAP:6 line:283
Info: scheduling const_op:c111[10] ASAP:0 line:0
Info: scheduling reg_op:xg3 ASAP:3 line:256
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor block_ram:dct_io_ptr ASAP:3 line:171
Info:  predecessor reg_op:f2 ASAP:5 line:175
Info:  predecessor reg_op:xf1 ASAP:6 line:243
Info:  break on reg_op:xh0 ASAP:3 line:257
Info: scheduling const_op:c115[10] ASAP:0 line:0
Info: scheduling reg_op:q0 ASAP:3 line:201
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor block_ram:dct_io_ptr ASAP:3 line:171
Info:  predecessor reg_op:f2 ASAP:5 line:175
Info:  break on reg_op:R_1 ASAP:5 line:203
Info: scheduling reg_op:q1 ASAP:3 line:195
Info:  dependence reg_op:g2 ASAP:3 line:189
Info:  predecessor reg_op:f2 ASAP:5 line:175
Info:  break on reg_op:s1 ASAP:4 line:196
Info: scheduling reg_op:xf6 ASAP:3 line:248
Info:  dependence block_ram:dct_io_tmp ASAP:4 line:234
Info:  break on reg_op:xf7 ASAP:3 line:249
Info: scheduling reg_op:xf2 ASAP:3 line:244
Info:  dependence block_ram:dct_io_tmp ASAP:4 line:234
Info:  break on reg_op:xf3 ASAP:6 line:245
Info: scheduling counter:i_1 ASAP:2 line:169
Info:  dependence counter:j ASAP:2 line:163
Info:  break on block_ram:dct_io_ptr ASAP:3 line:171
Info: scheduling reg_op:g2 ASAP:3 line:189
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor reg_op:f2 ASAP:5 line:175
Info:  break on reg_op:p0 ASAP:3 line:191
Info: scheduling mux_m_op:xmf ASAP:3 line:306
Info:  dependence reg_op:xF0r ASAP:7 line:290
Info:  break on block_ram:dct_o ASAP:7 line:309
Info: scheduling output:output[32] ASAP:4 line:0
Info:  dependence block_ram:dct_o ASAP:7 line:309
Info: scheduling reg_op:j_plus_64 ASAP:1 line:165
Info:  dependence add_op_s:j_add_op_s_64 ASAP:2 line:0
Info:  break on counter:i_1 ASAP:3 line:169
Info: scheduling reg_op:h3 ASAP:3 line:185
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor reg_op:f2 ASAP:5 line:175
Info:  break on reg_op:h1 ASAP:5 line:186
Info: scheduling and_op:init_and_op_i_done_not_op ASAP:0 line:0
Info:  dependence not_op:i_done_not_op ASAP:1 line:0
Info: scheduling reg_op:xR_1 ASAP:3 line:272
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor reg_op:f2 ASAP:5 line:175
Info:  predecessor reg_op:xf1 ASAP:6 line:243
Info:  predecessor reg_op:xq1 ASAP:7 line:264
Info:  break on reg_op:xR_0 ASAP:4 line:273
Info: scheduling reg_op:F_5 ASAP:3 line:214
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor reg_op:f2 ASAP:5 line:175
Info:  break on reg_op:F_3 ASAP:5 line:215
Info: scheduling reg_op:F_1 ASAP:3 line:212
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor reg_op:f2 ASAP:5 line:175
Info:  break on reg_op:F_7 ASAP:4 line:213
Info: scheduling reg_op:h2 ASAP:3 line:183
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor reg_op:f2 ASAP:5 line:175
Info:  break on reg_op:g1 ASAP:3 line:184
Info: scheduling const_op:c113[10] ASAP:0 line:0
Info: scheduling reg_op:xf7 ASAP:3 line:249
Info:  dependence block_ram:dct_io_tmp ASAP:4 line:234
Info:  break on reg_op:xg0 ASAP:3 line:251
Info: scheduling reg_op:xF_4 ASAP:3 line:286
Info:  dependence reg_op:xP_1 ASAP:3 line:275
Info:  predecessor reg_op:f2 ASAP:5 line:175
Info:  predecessor reg_op:xf1 ASAP:6 line:243
Info:  predecessor reg_op:xq1 ASAP:7 line:264
Info:  break on reg_op:xF_2 ASAP:7 line:287
Info: scheduling reg_op:r1 ASAP:3 line:194
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor reg_op:f2 ASAP:5 line:175
Info:  break on reg_op:q1 ASAP:5 line:195
Info: scheduling reg_op:p1 ASAP:3 line:193
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor reg_op:f2 ASAP:5 line:175
Info:  break on reg_op:r1 ASAP:5 line:194
Info: scheduling reg_op:xh0 ASAP:3 line:257
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor reg_op:f2 ASAP:5 line:175
Info:  predecessor reg_op:xf1 ASAP:6 line:243
Info:  break on reg_op:xg2 ASAP:6 line:258
Info: scheduling reg_op:xq0 ASAP:3 line:269
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor reg_op:f2 ASAP:5 line:175
Info:  predecessor reg_op:xf1 ASAP:6 line:243
Info:  predecessor reg_op:xq1 ASAP:7 line:264
Info:  break on reg_op:xs0 ASAP:7 line:270
Info: scheduling reg_op:xF6r ASAP:3 line:296
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor reg_op:f2 ASAP:5 line:175
Info:  predecessor reg_op:xf1 ASAP:6 line:243
Info:  predecessor reg_op:xq1 ASAP:7 line:264
Info:  break on reg_op:xF7r ASAP:3 line:297
Info: scheduling reg_op:S_0 ASAP:3 line:210
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor reg_op:f2 ASAP:5 line:175
Info:  break on reg_op:F_1 ASAP:5 line:212
Info: scheduling reg_op:xF7r ASAP:3 line:297
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor reg_op:f2 ASAP:5 line:175
Info:  predecessor reg_op:xf1 ASAP:6 line:243
Info:  predecessor reg_op:xq1 ASAP:7 line:264
Info:  break on mux_m_op:xmf ASAP:8 line:306
Info: scheduling reg_op:xs1 ASAP:3 line:265
Info:  dependence reg_op:xh2 ASAP:6 line:252
Info:  break on reg_op:xs0a ASAP:7 line:266
Info: scheduling reg_op:xg0 ASAP:3 line:251
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor reg_op:f2 ASAP:5 line:175
Info:  predecessor reg_op:xf1 ASAP:6 line:243
Info:  break on reg_op:xh2 ASAP:6 line:252
Info: scheduling const_op:c118[10] ASAP:0 line:0
Info: scheduling add_op_s:i_add_op_s_8 ASAP:1 line:0
Info:  dependence counter:i ASAP:0 line:157
Info: scheduling reg_op:f5 ASAP:3 line:178
Info:  dependence block_ram:dct_io_ptr ASAP:3 line:171
Info:  break on reg_op:f6 ASAP:5 line:179
Info: scheduling reg_op:xP_1 ASAP:3 line:275
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor reg_op:f2 ASAP:5 line:175
Info:  predecessor reg_op:xf1 ASAP:6 line:243
Info:  predecessor reg_op:xq1 ASAP:7 line:264
Info:  break on reg_op:xQ_1 ASAP:4 line:276
Info: scheduling reg_op:f1 ASAP:3 line:174
Info:  dependence block_ram:dct_io_ptr ASAP:3 line:171
Info:  break on reg_op:f2 ASAP:5 line:175
Info: scheduling reg_op:f7 ASAP:3 line:180
Info:  dependence block_ram:dct_io_ptr ASAP:3 line:171
Info:  break on reg_op:g0 ASAP:3 line:182
Info: scheduling reg_op:xp1 ASAP:3 line:262
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor reg_op:f1 ASAP:5 line:174
Info:  predecessor reg_op:xf1 ASAP:6 line:243
Info:  break on reg_op:xr1 ASAP:4 line:263
Info: scheduling reg_op:Q_1 ASAP:3 line:207
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor reg_op:f1 ASAP:5 line:174
Info:  break on reg_op:Q_0 ASAP:4 line:208
Info: scheduling reg_op:P_1 ASAP:3 line:206
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor reg_op:f1 ASAP:5 line:174
Info:  break on reg_op:Q_1 ASAP:5 line:207
Info: scheduling reg_op:R_0 ASAP:3 line:204
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor reg_op:f1 ASAP:5 line:174
Info:  break on reg_op:P_0 ASAP:4 line:205
Info: scheduling reg_op:xF_0 ASAP:3 line:285
Info:  dependence reg_op:xP_0 ASAP:7 line:274
Info:  break on reg_op:xF_4 ASAP:7 line:286
Info: scheduling reg_op:f3 ASAP:3 line:176
Info:  dependence block_ram:dct_io_ptr ASAP:3 line:171
Info:  break on reg_op:f4 ASAP:3 line:177
Info: scheduling reg_op:xF2r ASAP:3 line:292
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor reg_op:f1 ASAP:5 line:174
Info:  predecessor reg_op:xf1 ASAP:6 line:243
Info:  predecessor reg_op:xq1 ASAP:7 line:264
Info:  predecessor reg_op:xF_0 ASAP:8 line:285
Info:  break on reg_op:xF3r ASAP:7 line:293
Info: scheduling counter:xj ASAP:3 line:240
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor reg_op:f1 ASAP:5 line:174
Info:  break on reg_op:xf0 ASAP:4 line:242
Info: scheduling reg_op:xg1 ASAP:3 line:253
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor reg_op:f1 ASAP:5 line:174
Info:  predecessor reg_op:xf1 ASAP:6 line:243
Info:  break on reg_op:xh3 ASAP:6 line:254
Info: scheduling reg_op:s0a ASAP:3 line:197
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor reg_op:f1 ASAP:5 line:174
Info:  break on reg_op:q0a ASAP:5 line:198
Info: scheduling reg_op:s1 ASAP:4 line:196
Info:  dependence reg_op:h2 ASAP:5 line:183
Info:  break on reg_op:s0a ASAP:5 line:197
Info: scheduling reg_op:F_7 ASAP:4 line:213
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor reg_op:f1 ASAP:5 line:174
Info:  predecessor reg_op:s1 ASAP:6 line:196
Info:  break on reg_op:F_5 ASAP:5 line:214
Info: scheduling reg_op:s0 ASAP:4 line:200
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor reg_op:f1 ASAP:5 line:174
Info:  predecessor reg_op:s1 ASAP:6 line:196
Info:  break on reg_op:q0 ASAP:5 line:201
Info: scheduling reg_op:xQ_1 ASAP:4 line:276
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor reg_op:f1 ASAP:5 line:174
Info:  predecessor reg_op:s1 ASAP:6 line:196
Info:  predecessor reg_op:xq1 ASAP:7 line:264
Info:  break on reg_op:xQ_0 ASAP:7 line:277
Info: scheduling reg_op:xR_0 ASAP:4 line:273
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor reg_op:f1 ASAP:5 line:174
Info:  predecessor reg_op:s1 ASAP:6 line:196
Info:  predecessor reg_op:xq1 ASAP:7 line:264
Info:  break on reg_op:xP_0 ASAP:7 line:274
Info: scheduling reg_op:xf0 ASAP:4 line:242
Info:  dependence block_ram:dct_io_tmp ASAP:4 line:234
Info:  break on reg_op:xf1 ASAP:6 line:243
Info: scheduling block_ram:dct_io_tmp ASAP:4 line:234
Info:  dependence mux_m_op:mf ASAP:5 line:228
Info:  predecessor reg_op:s1 ASAP:6 line:196
Info:  break on counter:xi ASAP:5 line:237
Info: scheduling counter:i ASAP:0 line:157
Info:  break on reg_op:i_plus_8 ASAP:1 line:159
Info: scheduling reg_op:xr1 ASAP:4 line:263
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor reg_op:f1 ASAP:5 line:174
Info:  predecessor reg_op:s1 ASAP:6 line:196
Info:  break on reg_op:xq1 ASAP:7 line:264
Info: scheduling reg_op:xf4 ASAP:6 line:246
Info:  dependence block_ram:dct_io_tmp ASAP:6 line:234
Info:  break on reg_op:xf5 ASAP:6 line:247
Info: scheduling reg_op:xF_5 ASAP:6 line:283
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor reg_op:f1 ASAP:5 line:174
Info:  predecessor reg_op:s1 ASAP:6 line:196
Info:  predecessor reg_op:xf4 ASAP:8 line:246
Info:  break on reg_op:xF_3 ASAP:7 line:284
Info: scheduling reg_op:xg2 ASAP:6 line:258
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor reg_op:f1 ASAP:5 line:174
Info:  predecessor reg_op:s1 ASAP:6 line:196
Info:  predecessor reg_op:xf4 ASAP:8 line:246
Info:  break on reg_op:xp0 ASAP:6 line:260
Info: scheduling const_op:c114[10] ASAP:0 line:0
Info: scheduling reg_op:xF1r ASAP:6 line:291
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor reg_op:f1 ASAP:5 line:174
Info:  predecessor reg_op:s1 ASAP:6 line:196
Info:  predecessor reg_op:xf4 ASAP:8 line:246
Info:  break on reg_op:xF2r ASAP:8 line:292
Info: scheduling reg_op:F_0 ASAP:4 line:216
Info:  dependence reg_op:P_0 ASAP:4 line:205
Info:  predecessor reg_op:s1 ASAP:6 line:196
Info:  break on reg_op:F_4 ASAP:4 line:217
Info: scheduling reg_op:F_6 ASAP:4 line:219
Info:  dependence reg_op:R_0 ASAP:5 line:204
Info:  break on mux_m_op:mf ASAP:5 line:228
Info: scheduling reg_op:F_4 ASAP:4 line:217
Info:  dependence reg_op:P_1 ASAP:5 line:206
Info:  break on reg_op:F_2 ASAP:4 line:218
Info: scheduling add_op_s:j_add_op_s_64 ASAP:2 line:0
Info:  dependence counter:j ASAP:2 line:163
Info: scheduling not_op:i_done_not_op ASAP:1 line:0
Info:  dependence counter:i ASAP:0 line:157
Info: scheduling reg_op:F_2 ASAP:4 line:218
Info:  dependence reg_op:R_1 ASAP:5 line:203
Info:  break on reg_op:F_6 ASAP:6 line:219
Info: scheduling reg_op:xq1 ASAP:7 line:264
Info:  dependence reg_op:xg2 ASAP:8 line:258
Info:  break on reg_op:xs1 ASAP:7 line:265
Info: scheduling reg_op:p0 ASAP:3 line:191
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor reg_op:f1 ASAP:5 line:174
Info:  break on reg_op:r0 ASAP:3 line:192
Info: scheduling reg_op:xF5r ASAP:7 line:295
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor reg_op:f1 ASAP:5 line:174
Info:  predecessor reg_op:s1 ASAP:6 line:196
Info:  predecessor reg_op:xf4 ASAP:8 line:246
Info:  predecessor reg_op:xq1 ASAP:9 line:264
Info:  break on reg_op:xF6r ASAP:7 line:296
Info: scheduling reg_op:S_1 ASAP:4 line:209
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor reg_op:f1 ASAP:5 line:174
Info:  predecessor reg_op:s1 ASAP:6 line:196
Info:  break on reg_op:S_0 ASAP:5 line:210
Info: scheduling reg_op:xF0r ASAP:7 line:290
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor reg_op:f1 ASAP:5 line:174
Info:  predecessor reg_op:s1 ASAP:6 line:196
Info:  predecessor reg_op:xf4 ASAP:8 line:246
Info:  predecessor reg_op:xq1 ASAP:9 line:264
Info:  break on reg_op:xF1r ASAP:8 line:291
Info: scheduling reg_op:xf3 ASAP:6 line:245
Info:  dependence block_ram:dct_io_tmp ASAP:6 line:234
Info:  break on reg_op:xf4 ASAP:8 line:246
Info: scheduling reg_op:xf5 ASAP:6 line:247
Info:  dependence block_ram:dct_io_tmp ASAP:6 line:234
Info:  break on reg_op:xf6 ASAP:6 line:248
Info: scheduling reg_op:xF_6 ASAP:7 line:288
Info:  dependence reg_op:xR_0 ASAP:7 line:273
Info:  predecessor reg_op:xq1 ASAP:9 line:264
Info:  break on reg_op:xF0r ASAP:9 line:290
Info: scheduling const_op:c116[10] ASAP:0 line:0
Info: scheduling const_op:c112[10] ASAP:0 line:0
Info: scheduling reg_op:r0 ASAP:3 line:192
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor reg_op:f1 ASAP:5 line:174
Info:  break on reg_op:p1 ASAP:5 line:193
Info: scheduling reg_op:xs0a ASAP:7 line:266
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor reg_op:f1 ASAP:5 line:174
Info:  predecessor reg_op:s1 ASAP:6 line:196
Info:  predecessor reg_op:xf3 ASAP:8 line:245
Info:  predecessor reg_op:xq1 ASAP:9 line:264
Info:  break on reg_op:xq0a ASAP:7 line:267
Info: scheduling reg_op:xS_0 ASAP:7 line:279
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor reg_op:f1 ASAP:5 line:174
Info:  predecessor reg_op:s1 ASAP:6 line:196
Info:  predecessor reg_op:xf3 ASAP:8 line:245
Info:  predecessor reg_op:xq1 ASAP:9 line:264
Info:  break on reg_op:xF_1 ASAP:7 line:281
Info: scheduling reg_op:xS_1 ASAP:7 line:278
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor reg_op:f1 ASAP:5 line:174
Info:  predecessor reg_op:s1 ASAP:6 line:196
Info:  predecessor reg_op:xf3 ASAP:8 line:245
Info:  predecessor reg_op:xq1 ASAP:9 line:264
Info:  break on reg_op:xS_0 ASAP:9 line:279
Info: scheduling reg_op:h0 ASAP:3 line:188
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor reg_op:f1 ASAP:5 line:174
Info:  break on reg_op:g2 ASAP:5 line:189
Info: scheduling reg_op:i_plus_8 ASAP:1 line:159
Info:  dependence add_op_s:i_add_op_s_8 ASAP:1 line:0
Info:  break on counter:j ASAP:2 line:163
Info: scheduling reg_op:g0 ASAP:3 line:182
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor reg_op:f1 ASAP:5 line:174
Info:  break on reg_op:h2 ASAP:5 line:183
Info: scheduling reg_op:g1 ASAP:3 line:184
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor reg_op:f1 ASAP:5 line:174
Info:  break on reg_op:h3 ASAP:5 line:185
Info: scheduling reg_op:g3 ASAP:3 line:187
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor reg_op:f1 ASAP:5 line:174
Info:  break on reg_op:h0 ASAP:5 line:188
Info: scheduling input:init ASAP:0 line:0
Info: scheduling output:done ASAP:4 line:0
Info:  dependence counter:xi ASAP:5 line:237
Info: scheduling reg_op:xF4r ASAP:7 line:294
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor reg_op:f1 ASAP:5 line:174
Info:  predecessor reg_op:s1 ASAP:6 line:196
Info:  predecessor reg_op:xf3 ASAP:8 line:245
Info:  predecessor reg_op:xq1 ASAP:9 line:264
Info:  break on reg_op:xF5r ASAP:9 line:295
Info: scheduling reg_op:xh3 ASAP:6 line:254
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor reg_op:f1 ASAP:5 line:174
Info:  predecessor reg_op:s1 ASAP:6 line:196
Info:  predecessor reg_op:xf3 ASAP:8 line:245
Info:  break on reg_op:xh1 ASAP:6 line:255
Info: scheduling reg_op:P_0 ASAP:4 line:205
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor reg_op:f1 ASAP:5 line:174
Info:  predecessor reg_op:s1 ASAP:6 line:196
Info:  break on reg_op:P_1 ASAP:5 line:206
Info: scheduling reg_op:xh1 ASAP:6 line:255
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor reg_op:f1 ASAP:5 line:174
Info:  predecessor reg_op:s1 ASAP:6 line:196
Info:  predecessor reg_op:xf3 ASAP:8 line:245
Info:  break on reg_op:xg3 ASAP:6 line:256
Info: scheduling reg_op:Q_0 ASAP:4 line:208
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor reg_op:f1 ASAP:5 line:174
Info:  predecessor reg_op:s1 ASAP:6 line:196
Info:  break on reg_op:S_1 ASAP:6 line:209
Info: scheduling reg_op:xP_0 ASAP:7 line:274
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor reg_op:f1 ASAP:5 line:174
Info:  predecessor reg_op:s1 ASAP:6 line:196
Info:  predecessor reg_op:xf3 ASAP:8 line:245
Info:  predecessor reg_op:xq1 ASAP:9 line:264
Info:  break on reg_op:xP_1 ASAP:7 line:275
Info: scheduling reg_op:xF_3 ASAP:7 line:284
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor reg_op:f1 ASAP:5 line:174
Info:  predecessor reg_op:s1 ASAP:6 line:196
Info:  predecessor reg_op:xf3 ASAP:8 line:245
Info:  predecessor reg_op:xq1 ASAP:9 line:264
Info:  break on reg_op:xF_0 ASAP:8 line:285
Info: scheduling reg_op:f4 ASAP:3 line:177
Info:  dependence block_ram:dct_io_ptr ASAP:3 line:171
Info:  break on reg_op:f5 ASAP:5 line:178
Info: scheduling reg_op:f0 ASAP:3 line:173
Info:  dependence block_ram:dct_io_ptr ASAP:3 line:171
Info:  break on reg_op:f1 ASAP:5 line:174
Info: scheduling reg_op:xf1 ASAP:6 line:243
Info:  dependence block_ram:dct_io_tmp ASAP:6 line:234
Info:  break on reg_op:xf2 ASAP:6 line:244
Info: scheduling reg_op:xF3r ASAP:7 line:293
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:s1 ASAP:6 line:196
Info:  predecessor reg_op:xf1 ASAP:8 line:243
Info:  predecessor reg_op:xq1 ASAP:9 line:264
Info:  break on reg_op:xF4r ASAP:9 line:294
Info: scheduling block_ram:dct_io_ptr ASAP:3 line:171
Info:  dependence counter:i_1 ASAP:3 line:169
Info:  break on reg_op:f0 ASAP:5 line:173
Info: scheduling counter:j ASAP:2 line:163
Info:  dependence and_op:init_and_op_i_done_not_op ASAP:1 line:0
Info:  dependence reg_op:i_plus_8 ASAP:1 line:159
Info:  break on reg_op:j_plus_64 ASAP:2 line:165
Info: scheduling reg_op:xr0 ASAP:6 line:261
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:s1 ASAP:6 line:196
Info:  predecessor reg_op:xf1 ASAP:8 line:243
Info:  break on reg_op:xp1 ASAP:6 line:262
Info: scheduling reg_op:xh2 ASAP:6 line:252
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:s1 ASAP:6 line:196
Info:  predecessor reg_op:xf1 ASAP:8 line:243
Info:  break on reg_op:xg1 ASAP:6 line:253
Info: scheduling block_ram:dct_o ASAP:7 line:309
Info:  dependence mux_m_op:xmf ASAP:8 line:306
Info:  predecessor reg_op:xq1 ASAP:9 line:264
Info: scheduling reg_op:xp0 ASAP:6 line:260
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:s1 ASAP:6 line:196
Info:  predecessor reg_op:xf1 ASAP:8 line:243
Info:  break on reg_op:xr0 ASAP:8 line:261
Info: scheduling reg_op:f6 ASAP:5 line:179
Info:  dependence block_ram:dct_io_ptr ASAP:4 line:171
Info:  break on reg_op:f7 ASAP:5 line:180
Info: scheduling reg_op:xQ_0 ASAP:7 line:277
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:f6 ASAP:6 line:179
Info:  predecessor reg_op:xf1 ASAP:8 line:243
Info:  predecessor reg_op:xq1 ASAP:9 line:264
Info:  break on reg_op:xS_1 ASAP:9 line:278
Info: scheduling const_op:c117[10] ASAP:0 line:0
Info: scheduling reg_op:f2 ASAP:5 line:175
Info:  dependence block_ram:dct_io_ptr ASAP:4 line:171
Info:  break on reg_op:f3 ASAP:5 line:176
Info: scheduling counter:xi ASAP:5 line:237
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:f2 ASAP:6 line:175
Info:  break on counter:xj ASAP:5 line:240
Info: scheduling reg_op:xq0a ASAP:7 line:267
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:f2 ASAP:6 line:175
Info:  predecessor reg_op:xf1 ASAP:8 line:243
Info:  predecessor reg_op:xq1 ASAP:9 line:264
Info:  break on reg_op:xq0 ASAP:7 line:269
Info: scheduling reg_op:xF_1 ASAP:7 line:281
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:f2 ASAP:6 line:175
Info:  predecessor reg_op:xf1 ASAP:8 line:243
Info:  predecessor reg_op:xq1 ASAP:9 line:264
Info:  break on reg_op:xF_7 ASAP:7 line:282
Info: scheduling reg_op:xF_2 ASAP:7 line:287
Info:  dependence reg_op:xR_1 ASAP:7 line:272
Info:  predecessor reg_op:xq1 ASAP:9 line:264
Info:  break on reg_op:xF_6 ASAP:9 line:288
Info: scheduling reg_op:xs0 ASAP:7 line:270
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:f2 ASAP:6 line:175
Info:  predecessor reg_op:xf1 ASAP:8 line:243
Info:  predecessor reg_op:xq1 ASAP:9 line:264
Info:  break on reg_op:xR_1 ASAP:7 line:272
Info: scheduling reg_op:R_1 ASAP:5 line:203
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:f2 ASAP:6 line:175
Info:  break on reg_op:R_0 ASAP:5 line:204
Info: scheduling mux_m_op:mf ASAP:5 line:228
Info:  dependence reg_op:F_0 ASAP:6 line:216
Info:  break on block_ram:dct_io_tmp ASAP:6 line:234
Info: scheduling reg_op:F_3 ASAP:5 line:215
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:f2 ASAP:6 line:175
Info:  break on reg_op:F_0 ASAP:6 line:216
Info: scheduling reg_op:q0a ASAP:5 line:198
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:f2 ASAP:6 line:175
Info:  break on reg_op:s0 ASAP:6 line:200
Info: scheduling reg_op:h1 ASAP:5 line:186
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:f2 ASAP:6 line:175
Info:  break on reg_op:g3 ASAP:5 line:187
Info: scheduling reg_op:xF_7 ASAP:7 line:282
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:f2 ASAP:6 line:175
Info:  predecessor mux_m_op:mf ASAP:7 line:228
Info:  predecessor reg_op:xf1 ASAP:8 line:243
Info:  predecessor reg_op:xq1 ASAP:9 line:264
Info:  break on reg_op:xF_5 ASAP:8 line:283
Info: scheduling const_op:c111[10] ASAP:0 line:0
Info: scheduling reg_op:xg3 ASAP:6 line:256
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:f2 ASAP:6 line:175
Info:  predecessor mux_m_op:mf ASAP:7 line:228
Info:  predecessor reg_op:xf1 ASAP:8 line:243
Info:  break on reg_op:xh0 ASAP:6 line:257
Info: scheduling const_op:c115[10] ASAP:0 line:0
Info: scheduling reg_op:q0 ASAP:5 line:201
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:f2 ASAP:6 line:175
Info:  break on reg_op:R_1 ASAP:6 line:203
Info: scheduling reg_op:q1 ASAP:5 line:195
Info:  dependence reg_op:g2 ASAP:5 line:189
Info:  break on reg_op:s1 ASAP:6 line:196
Info: scheduling reg_op:xf6 ASAP:6 line:248
Info:  dependence block_ram:dct_io_tmp ASAP:6 line:234
Info:  break on reg_op:xf7 ASAP:6 line:249
Info: scheduling reg_op:xf2 ASAP:6 line:244
Info:  dependence block_ram:dct_io_tmp ASAP:6 line:234
Info:  break on reg_op:xf3 ASAP:8 line:245
Info: scheduling counter:i_1 ASAP:3 line:169
Info:  dependence counter:j ASAP:2 line:163
Info:  break on block_ram:dct_io_ptr ASAP:4 line:171
Info: scheduling reg_op:g2 ASAP:5 line:189
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor counter:i_1 ASAP:3 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:f2 ASAP:6 line:175
Info:  break on reg_op:p0 ASAP:5 line:191
Info: scheduling mux_m_op:xmf ASAP:8 line:306
Info:  dependence reg_op:xF0r ASAP:9 line:290
Info:  break on block_ram:dct_o ASAP:9 line:309
Info: scheduling output:output[32] ASAP:9 line:0
Info:  dependence block_ram:dct_o ASAP:9 line:309
Info: scheduling reg_op:j_plus_64 ASAP:2 line:165
Info:  dependence add_op_s:j_add_op_s_64 ASAP:3 line:0
Info:  break on counter:i_1 ASAP:3 line:169
Info: scheduling reg_op:h3 ASAP:5 line:185
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:f2 ASAP:6 line:175
Info:  break on reg_op:h1 ASAP:6 line:186
Info: scheduling and_op:init_and_op_i_done_not_op ASAP:1 line:0
Info:  dependence not_op:i_done_not_op ASAP:1 line:0
Info: scheduling reg_op:xR_1 ASAP:7 line:272
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:f2 ASAP:6 line:175
Info:  predecessor mux_m_op:mf ASAP:7 line:228
Info:  predecessor reg_op:xf1 ASAP:8 line:243
Info:  predecessor reg_op:xq1 ASAP:9 line:264
Info:  break on reg_op:xR_0 ASAP:7 line:273
Info: scheduling reg_op:F_5 ASAP:5 line:214
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:f2 ASAP:6 line:175
Info:  break on reg_op:F_3 ASAP:6 line:215
Info: scheduling reg_op:F_1 ASAP:5 line:212
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:f2 ASAP:6 line:175
Info:  break on reg_op:F_7 ASAP:6 line:213
Info: scheduling reg_op:h2 ASAP:5 line:183
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:f2 ASAP:6 line:175
Info:  break on reg_op:g1 ASAP:5 line:184
Info: scheduling const_op:c113[10] ASAP:0 line:0
Info: scheduling reg_op:xf7 ASAP:6 line:249
Info:  dependence block_ram:dct_io_tmp ASAP:6 line:234
Info:  break on reg_op:xg0 ASAP:6 line:251
Info: scheduling reg_op:xF_4 ASAP:7 line:286
Info:  dependence reg_op:xP_1 ASAP:7 line:275
Info:  predecessor reg_op:xq1 ASAP:9 line:264
Info:  break on reg_op:xF_2 ASAP:9 line:287
Info: scheduling reg_op:r1 ASAP:5 line:194
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:f2 ASAP:6 line:175
Info:  break on reg_op:q1 ASAP:6 line:195
Info: scheduling reg_op:p1 ASAP:5 line:193
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:f2 ASAP:6 line:175
Info:  break on reg_op:r1 ASAP:6 line:194
Info: scheduling reg_op:xh0 ASAP:6 line:257
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:f2 ASAP:6 line:175
Info:  predecessor mux_m_op:mf ASAP:7 line:228
Info:  predecessor reg_op:xf1 ASAP:8 line:243
Info:  break on reg_op:xg2 ASAP:8 line:258
Info: scheduling reg_op:xq0 ASAP:7 line:269
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:f2 ASAP:6 line:175
Info:  predecessor mux_m_op:mf ASAP:7 line:228
Info:  predecessor reg_op:xf1 ASAP:8 line:243
Info:  predecessor reg_op:xq1 ASAP:9 line:264
Info:  break on reg_op:xs0 ASAP:9 line:270
Info: scheduling reg_op:xF6r ASAP:7 line:296
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:f2 ASAP:6 line:175
Info:  predecessor mux_m_op:mf ASAP:7 line:228
Info:  predecessor reg_op:xf1 ASAP:8 line:243
Info:  predecessor reg_op:xq1 ASAP:9 line:264
Info:  break on reg_op:xF7r ASAP:7 line:297
Info: scheduling reg_op:S_0 ASAP:5 line:210
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:f2 ASAP:6 line:175
Info:  break on reg_op:F_1 ASAP:6 line:212
Info: scheduling reg_op:xF7r ASAP:7 line:297
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:f2 ASAP:6 line:175
Info:  predecessor mux_m_op:mf ASAP:7 line:228
Info:  predecessor reg_op:xf1 ASAP:8 line:243
Info:  predecessor reg_op:xq1 ASAP:9 line:264
Info:  break on mux_m_op:xmf ASAP:10 line:306
Info: scheduling reg_op:xs1 ASAP:7 line:265
Info:  dependence reg_op:xh2 ASAP:8 line:252
Info:  break on reg_op:xs0a ASAP:9 line:266
Info: scheduling reg_op:xg0 ASAP:6 line:251
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:f2 ASAP:6 line:175
Info:  predecessor mux_m_op:mf ASAP:7 line:228
Info:  predecessor reg_op:xf1 ASAP:8 line:243
Info:  break on reg_op:xh2 ASAP:8 line:252
Info: scheduling const_op:c118[10] ASAP:0 line:0
Info: scheduling add_op_s:i_add_op_s_8 ASAP:1 line:0
Info:  dependence counter:i ASAP:0 line:157
Info: scheduling reg_op:f5 ASAP:5 line:178
Info:  dependence block_ram:dct_io_ptr ASAP:4 line:171
Info:  break on reg_op:f6 ASAP:6 line:179
Info: scheduling reg_op:xP_1 ASAP:7 line:275
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:f2 ASAP:6 line:175
Info:  predecessor mux_m_op:mf ASAP:7 line:228
Info:  predecessor reg_op:xf1 ASAP:8 line:243
Info:  predecessor reg_op:xq1 ASAP:9 line:264
Info:  break on reg_op:xQ_1 ASAP:7 line:276
Info: scheduling reg_op:f1 ASAP:5 line:174
Info:  dependence block_ram:dct_io_ptr ASAP:4 line:171
Info:  break on reg_op:f2 ASAP:6 line:175
Info: scheduling reg_op:f7 ASAP:5 line:180
Info:  dependence block_ram:dct_io_ptr ASAP:4 line:171
Info:  break on reg_op:g0 ASAP:5 line:182
Info: scheduling reg_op:xp1 ASAP:6 line:262
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:f1 ASAP:6 line:174
Info:  predecessor mux_m_op:mf ASAP:7 line:228
Info:  predecessor reg_op:xf1 ASAP:8 line:243
Info:  break on reg_op:xr1 ASAP:6 line:263
Info: scheduling reg_op:Q_1 ASAP:5 line:207
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:f1 ASAP:6 line:174
Info:  break on reg_op:Q_0 ASAP:6 line:208
Info: scheduling reg_op:P_1 ASAP:5 line:206
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:f1 ASAP:6 line:174
Info:  break on reg_op:Q_1 ASAP:6 line:207
Info: scheduling reg_op:R_0 ASAP:5 line:204
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:f1 ASAP:6 line:174
Info:  break on reg_op:P_0 ASAP:6 line:205
Info: scheduling reg_op:xF_0 ASAP:8 line:285
Info:  dependence reg_op:xP_0 ASAP:9 line:274
Info:  break on reg_op:xF_4 ASAP:9 line:286
Info: scheduling reg_op:f3 ASAP:5 line:176
Info:  dependence block_ram:dct_io_ptr ASAP:4 line:171
Info:  break on reg_op:f4 ASAP:5 line:177
Info: scheduling reg_op:xF2r ASAP:8 line:292
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:f1 ASAP:6 line:174
Info:  predecessor mux_m_op:mf ASAP:7 line:228
Info:  predecessor reg_op:xf1 ASAP:8 line:243
Info:  predecessor reg_op:xq1 ASAP:9 line:264
Info:  predecessor reg_op:xF_0 ASAP:10 line:285
Info:  break on reg_op:xF3r ASAP:9 line:293
Info: scheduling counter:xj ASAP:5 line:240
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:f1 ASAP:6 line:174
Info:  predecessor mux_m_op:mf ASAP:7 line:228
Info:  break on reg_op:xf0 ASAP:6 line:242
Info: scheduling reg_op:xg1 ASAP:6 line:253
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:f1 ASAP:6 line:174
Info:  predecessor mux_m_op:mf ASAP:7 line:228
Info:  predecessor reg_op:xf1 ASAP:8 line:243
Info:  break on reg_op:xh3 ASAP:8 line:254
Info: scheduling reg_op:s0a ASAP:5 line:197
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:f1 ASAP:6 line:174
Info:  break on reg_op:q0a ASAP:6 line:198
Info: scheduling reg_op:s1 ASAP:6 line:196
Info:  dependence reg_op:h2 ASAP:6 line:183
Info:  break on reg_op:s0a ASAP:6 line:197
Info: scheduling reg_op:F_7 ASAP:6 line:213
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:f1 ASAP:6 line:174
Info:  predecessor reg_op:s1 ASAP:7 line:196
Info:  break on reg_op:F_5 ASAP:6 line:214
Info: scheduling reg_op:s0 ASAP:6 line:200
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:f1 ASAP:6 line:174
Info:  predecessor reg_op:s1 ASAP:7 line:196
Info:  break on reg_op:q0 ASAP:6 line:201
Info: scheduling reg_op:xQ_1 ASAP:7 line:276
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:f1 ASAP:6 line:174
Info:  predecessor reg_op:s1 ASAP:7 line:196
Info:  predecessor reg_op:xf1 ASAP:8 line:243
Info:  predecessor reg_op:xq1 ASAP:9 line:264
Info:  break on reg_op:xQ_0 ASAP:9 line:277
Info: scheduling reg_op:xR_0 ASAP:7 line:273
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:f1 ASAP:6 line:174
Info:  predecessor reg_op:s1 ASAP:7 line:196
Info:  predecessor reg_op:xf1 ASAP:8 line:243
Info:  predecessor reg_op:xq1 ASAP:9 line:264
Info:  break on reg_op:xP_0 ASAP:9 line:274
Info: scheduling reg_op:xf0 ASAP:6 line:242
Info:  dependence block_ram:dct_io_tmp ASAP:6 line:234
Info:  break on reg_op:xf1 ASAP:8 line:243
Info: scheduling block_ram:dct_io_tmp ASAP:6 line:234
Info:  dependence mux_m_op:mf ASAP:7 line:228
Info:  break on counter:xi ASAP:6 line:237
Info: scheduling counter:i ASAP:0 line:157
Info:  break on reg_op:i_plus_8 ASAP:1 line:159
Info: scheduling reg_op:xr1 ASAP:6 line:263
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:f1 ASAP:6 line:174
Info:  predecessor reg_op:s1 ASAP:7 line:196
Info:  predecessor reg_op:xf0 ASAP:8 line:242
Info:  break on reg_op:xq1 ASAP:9 line:264
Info: scheduling reg_op:xf4 ASAP:8 line:246
Info:  dependence block_ram:dct_io_tmp ASAP:7 line:234
Info:  break on reg_op:xf5 ASAP:8 line:247
Info: scheduling reg_op:xF_5 ASAP:8 line:283
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:f1 ASAP:6 line:174
Info:  predecessor reg_op:s1 ASAP:7 line:196
Info:  predecessor reg_op:xf0 ASAP:8 line:242
Info:  predecessor reg_op:xf4 ASAP:9 line:246
Info:  break on reg_op:xF_3 ASAP:9 line:284
Info: scheduling reg_op:xg2 ASAP:8 line:258
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:f1 ASAP:6 line:174
Info:  predecessor reg_op:s1 ASAP:7 line:196
Info:  predecessor reg_op:xf0 ASAP:8 line:242
Info:  predecessor reg_op:xf4 ASAP:9 line:246
Info:  break on reg_op:xp0 ASAP:8 line:260
Info: scheduling const_op:c114[10] ASAP:0 line:0
Info: scheduling reg_op:xF1r ASAP:8 line:291
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:f1 ASAP:6 line:174
Info:  predecessor reg_op:s1 ASAP:7 line:196
Info:  predecessor reg_op:xf0 ASAP:8 line:242
Info:  predecessor reg_op:xf4 ASAP:9 line:246
Info:  predecessor reg_op:xF_0 ASAP:10 line:285
Info:  break on reg_op:xF2r ASAP:10 line:292
Info: scheduling reg_op:F_0 ASAP:6 line:216
Info:  dependence reg_op:P_0 ASAP:6 line:205
Info:  break on reg_op:F_4 ASAP:6 line:217
Info: scheduling reg_op:F_6 ASAP:6 line:219
Info:  dependence reg_op:R_0 ASAP:6 line:204
Info:  break on mux_m_op:mf ASAP:7 line:228
Info: scheduling reg_op:F_4 ASAP:6 line:217
Info:  dependence reg_op:P_1 ASAP:6 line:206
Info:  break on reg_op:F_2 ASAP:6 line:218
Info: scheduling add_op_s:j_add_op_s_64 ASAP:3 line:0
Info:  dependence counter:j ASAP:2 line:163
Info: scheduling not_op:i_done_not_op ASAP:1 line:0
Info:  dependence counter:i ASAP:0 line:157
Info: scheduling reg_op:F_2 ASAP:6 line:218
Info:  dependence reg_op:R_1 ASAP:6 line:203
Info:  break on reg_op:F_6 ASAP:7 line:219
Info: scheduling reg_op:xq1 ASAP:9 line:264
Info:  dependence reg_op:xg2 ASAP:9 line:258
Info:  break on reg_op:xs1 ASAP:9 line:265
Info: scheduling reg_op:p0 ASAP:5 line:191
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:f1 ASAP:6 line:174
Info:  break on reg_op:r0 ASAP:5 line:192
Info: scheduling reg_op:xF5r ASAP:9 line:295
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:f1 ASAP:6 line:174
Info:  predecessor reg_op:s1 ASAP:7 line:196
Info:  predecessor reg_op:xf0 ASAP:8 line:242
Info:  predecessor reg_op:xf4 ASAP:9 line:246
Info:  predecessor reg_op:xq1 ASAP:10 line:264
Info:  break on reg_op:xF6r ASAP:9 line:296
Info: scheduling reg_op:S_1 ASAP:6 line:209
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:f1 ASAP:6 line:174
Info:  predecessor reg_op:s1 ASAP:7 line:196
Info:  break on reg_op:S_0 ASAP:6 line:210
Info: scheduling reg_op:xF0r ASAP:9 line:290
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:f1 ASAP:6 line:174
Info:  predecessor reg_op:s1 ASAP:7 line:196
Info:  predecessor reg_op:xf0 ASAP:8 line:242
Info:  predecessor reg_op:xf4 ASAP:9 line:246
Info:  predecessor reg_op:xq1 ASAP:10 line:264
Info:  break on reg_op:xF1r ASAP:10 line:291
Info: scheduling reg_op:xf3 ASAP:8 line:245
Info:  dependence block_ram:dct_io_tmp ASAP:7 line:234
Info:  break on reg_op:xf4 ASAP:9 line:246
Info: scheduling reg_op:xf5 ASAP:8 line:247
Info:  dependence block_ram:dct_io_tmp ASAP:7 line:234
Info:  break on reg_op:xf6 ASAP:8 line:248
Info: scheduling reg_op:xF_6 ASAP:9 line:288
Info:  dependence reg_op:xR_0 ASAP:9 line:273
Info:  break on reg_op:xF0r ASAP:10 line:290
Info: scheduling const_op:c116[10] ASAP:0 line:0
Info: scheduling const_op:c112[10] ASAP:0 line:0
Info: scheduling reg_op:r0 ASAP:5 line:192
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:f1 ASAP:6 line:174
Info:  break on reg_op:p1 ASAP:6 line:193
Info: scheduling reg_op:xs0a ASAP:9 line:266
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:f1 ASAP:6 line:174
Info:  predecessor reg_op:s1 ASAP:7 line:196
Info:  predecessor reg_op:xf0 ASAP:8 line:242
Info:  predecessor reg_op:xf3 ASAP:9 line:245
Info:  predecessor reg_op:xq1 ASAP:10 line:264
Info:  break on reg_op:xq0a ASAP:9 line:267
Info: scheduling reg_op:xS_0 ASAP:9 line:279
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:f1 ASAP:6 line:174
Info:  predecessor reg_op:s1 ASAP:7 line:196
Info:  predecessor reg_op:xf0 ASAP:8 line:242
Info:  predecessor reg_op:xf3 ASAP:9 line:245
Info:  predecessor reg_op:xq1 ASAP:10 line:264
Info:  break on reg_op:xF_1 ASAP:9 line:281
Info: scheduling reg_op:xS_1 ASAP:9 line:278
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:f1 ASAP:6 line:174
Info:  predecessor reg_op:s1 ASAP:7 line:196
Info:  predecessor reg_op:xf0 ASAP:8 line:242
Info:  predecessor reg_op:xf3 ASAP:9 line:245
Info:  predecessor reg_op:xq1 ASAP:10 line:264
Info:  break on reg_op:xS_0 ASAP:10 line:279
Info: scheduling reg_op:h0 ASAP:5 line:188
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:f1 ASAP:6 line:174
Info:  break on reg_op:g2 ASAP:6 line:189
Info: scheduling reg_op:i_plus_8 ASAP:1 line:159
Info:  dependence add_op_s:i_add_op_s_8 ASAP:1 line:0
Info:  break on counter:j ASAP:2 line:163
Info: scheduling reg_op:g0 ASAP:5 line:182
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:f1 ASAP:6 line:174
Info:  break on reg_op:h2 ASAP:6 line:183
Info: scheduling reg_op:g1 ASAP:5 line:184
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:f1 ASAP:6 line:174
Info:  break on reg_op:h3 ASAP:6 line:185
Info: scheduling reg_op:g3 ASAP:5 line:187
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:f1 ASAP:6 line:174
Info:  break on reg_op:h0 ASAP:6 line:188
Info: scheduling input:init ASAP:0 line:0
Info: scheduling output:done ASAP:6 line:0
Info:  dependence counter:xi ASAP:6 line:237
Info: scheduling reg_op:xF4r ASAP:9 line:294
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:f1 ASAP:6 line:174
Info:  predecessor reg_op:s1 ASAP:7 line:196
Info:  predecessor reg_op:xf0 ASAP:8 line:242
Info:  predecessor reg_op:xf3 ASAP:9 line:245
Info:  predecessor reg_op:xq1 ASAP:10 line:264
Info:  break on reg_op:xF5r ASAP:10 line:295
Info: scheduling reg_op:xh3 ASAP:8 line:254
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:f1 ASAP:6 line:174
Info:  predecessor reg_op:s1 ASAP:7 line:196
Info:  predecessor reg_op:xf0 ASAP:8 line:242
Info:  predecessor reg_op:xf3 ASAP:9 line:245
Info:  break on reg_op:xh1 ASAP:8 line:255
Info: scheduling reg_op:P_0 ASAP:6 line:205
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:f1 ASAP:6 line:174
Info:  predecessor reg_op:s1 ASAP:7 line:196
Info:  break on reg_op:P_1 ASAP:6 line:206
Info: scheduling reg_op:xh1 ASAP:8 line:255
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:f1 ASAP:6 line:174
Info:  predecessor reg_op:s1 ASAP:7 line:196
Info:  predecessor reg_op:xf0 ASAP:8 line:242
Info:  predecessor reg_op:xf3 ASAP:9 line:245
Info:  break on reg_op:xg3 ASAP:8 line:256
Info: scheduling reg_op:Q_0 ASAP:6 line:208
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:f1 ASAP:6 line:174
Info:  predecessor reg_op:s1 ASAP:7 line:196
Info:  break on reg_op:S_1 ASAP:7 line:209
Info: scheduling reg_op:xP_0 ASAP:9 line:274
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:f1 ASAP:6 line:174
Info:  predecessor reg_op:s1 ASAP:7 line:196
Info:  predecessor reg_op:xf0 ASAP:8 line:242
Info:  predecessor reg_op:xf3 ASAP:9 line:245
Info:  predecessor reg_op:xq1 ASAP:10 line:264
Info:  break on reg_op:xP_1 ASAP:9 line:275
Info: scheduling reg_op:xF_3 ASAP:9 line:284
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:5 line:173
Info:  predecessor reg_op:f1 ASAP:6 line:174
Info:  predecessor reg_op:s1 ASAP:7 line:196
Info:  predecessor reg_op:xf0 ASAP:8 line:242
Info:  predecessor reg_op:xf3 ASAP:9 line:245
Info:  predecessor reg_op:xq1 ASAP:10 line:264
Info:  break on reg_op:xF_0 ASAP:10 line:285
Info: scheduling reg_op:f4 ASAP:5 line:177
Info:  dependence block_ram:dct_io_ptr ASAP:4 line:171
Info:  break on reg_op:f5 ASAP:6 line:178
Info: scheduling reg_op:f0 ASAP:5 line:173
Info:  dependence block_ram:dct_io_ptr ASAP:4 line:171
Info:  break on reg_op:f1 ASAP:6 line:174
Info: scheduling reg_op:xf1 ASAP:8 line:243
Info:  dependence block_ram:dct_io_tmp ASAP:7 line:234
Info:  break on reg_op:xf2 ASAP:8 line:244
Info: scheduling reg_op:xF3r ASAP:9 line:293
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:s1 ASAP:7 line:196
Info:  predecessor reg_op:xf0 ASAP:8 line:242
Info:  predecessor reg_op:xf1 ASAP:9 line:243
Info:  predecessor reg_op:xq1 ASAP:10 line:264
Info:  break on reg_op:xF4r ASAP:10 line:294
Info: scheduling block_ram:dct_io_ptr ASAP:4 line:171
Info:  dependence counter:i_1 ASAP:3 line:169
Info:  break on reg_op:f0 ASAP:6 line:173
Info: scheduling counter:j ASAP:2 line:163
Info:  dependence and_op:init_and_op_i_done_not_op ASAP:1 line:0
Info:  dependence reg_op:i_plus_8 ASAP:1 line:159
Info:  break on reg_op:j_plus_64 ASAP:3 line:165
Info: scheduling reg_op:xr0 ASAP:8 line:261
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:s1 ASAP:7 line:196
Info:  predecessor reg_op:xf0 ASAP:8 line:242
Info:  predecessor reg_op:xf1 ASAP:9 line:243
Info:  break on reg_op:xp1 ASAP:8 line:262
Info: scheduling reg_op:xh2 ASAP:8 line:252
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:s1 ASAP:7 line:196
Info:  predecessor reg_op:xf0 ASAP:8 line:242
Info:  predecessor reg_op:xf1 ASAP:9 line:243
Info:  break on reg_op:xg1 ASAP:8 line:253
Info: scheduling block_ram:dct_o ASAP:9 line:309
Info:  dependence mux_m_op:xmf ASAP:10 line:306
Info: scheduling reg_op:xp0 ASAP:8 line:260
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:s1 ASAP:7 line:196
Info:  predecessor reg_op:xf0 ASAP:8 line:242
Info:  predecessor reg_op:xf1 ASAP:9 line:243
Info:  break on reg_op:xr0 ASAP:9 line:261
Info: scheduling reg_op:f6 ASAP:6 line:179
Info:  dependence block_ram:dct_io_ptr ASAP:4 line:171
Info:  break on reg_op:f7 ASAP:6 line:180
Info: scheduling reg_op:xQ_0 ASAP:9 line:277
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:s1 ASAP:7 line:196
Info:  predecessor reg_op:xf0 ASAP:8 line:242
Info:  predecessor reg_op:xf1 ASAP:9 line:243
Info:  predecessor reg_op:xq1 ASAP:10 line:264
Info:  break on reg_op:xS_1 ASAP:10 line:278
Info: scheduling const_op:c117[10] ASAP:0 line:0
Info: scheduling reg_op:f2 ASAP:6 line:175
Info:  dependence block_ram:dct_io_ptr ASAP:4 line:171
Info:  break on reg_op:f3 ASAP:6 line:176
Info: scheduling counter:xi ASAP:6 line:237
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:s1 ASAP:7 line:196
Info:  break on counter:xj ASAP:7 line:240
Info: scheduling reg_op:xq0a ASAP:9 line:267
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:s1 ASAP:7 line:196
Info:  predecessor reg_op:xf0 ASAP:8 line:242
Info:  predecessor reg_op:xf1 ASAP:9 line:243
Info:  predecessor reg_op:xq1 ASAP:10 line:264
Info:  break on reg_op:xq0 ASAP:9 line:269
Info: scheduling reg_op:xF_1 ASAP:9 line:281
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:s1 ASAP:7 line:196
Info:  predecessor reg_op:xf0 ASAP:8 line:242
Info:  predecessor reg_op:xf1 ASAP:9 line:243
Info:  predecessor reg_op:xq1 ASAP:10 line:264
Info:  break on reg_op:xF_7 ASAP:9 line:282
Info: scheduling reg_op:xF_2 ASAP:9 line:287
Info:  dependence reg_op:xR_1 ASAP:9 line:272
Info:  break on reg_op:xF_6 ASAP:10 line:288
Info: scheduling reg_op:xs0 ASAP:9 line:270
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:s1 ASAP:7 line:196
Info:  predecessor reg_op:xf0 ASAP:8 line:242
Info:  predecessor reg_op:xf1 ASAP:9 line:243
Info:  predecessor reg_op:xq1 ASAP:10 line:264
Info:  break on reg_op:xR_1 ASAP:9 line:272
Info: scheduling reg_op:R_1 ASAP:6 line:203
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:s1 ASAP:7 line:196
Info:  break on reg_op:R_0 ASAP:6 line:204
Info: scheduling mux_m_op:mf ASAP:7 line:228
Info:  dependence reg_op:F_0 ASAP:7 line:216
Info:  break on block_ram:dct_io_tmp ASAP:7 line:234
Info: scheduling reg_op:F_3 ASAP:6 line:215
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:s1 ASAP:7 line:196
Info:  break on reg_op:F_0 ASAP:7 line:216
Info: scheduling reg_op:q0a ASAP:6 line:198
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:s1 ASAP:7 line:196
Info:  break on reg_op:s0 ASAP:7 line:200
Info: scheduling reg_op:h1 ASAP:6 line:186
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  break on reg_op:g3 ASAP:6 line:187
Info: scheduling reg_op:xF_7 ASAP:9 line:282
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:s1 ASAP:7 line:196
Info:  predecessor mux_m_op:mf ASAP:8 line:228
Info:  predecessor reg_op:xf1 ASAP:9 line:243
Info:  predecessor reg_op:xq1 ASAP:10 line:264
Info:  break on reg_op:xF_5 ASAP:9 line:283
Info: scheduling const_op:c111[10] ASAP:0 line:0
Info: scheduling reg_op:xg3 ASAP:8 line:256
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:s1 ASAP:7 line:196
Info:  predecessor mux_m_op:mf ASAP:8 line:228
Info:  predecessor reg_op:xf1 ASAP:9 line:243
Info:  break on reg_op:xh0 ASAP:8 line:257
Info: scheduling const_op:c115[10] ASAP:0 line:0
Info: scheduling reg_op:q0 ASAP:6 line:201
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor block_ram:dct_io_ptr ASAP:4 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:s1 ASAP:7 line:196
Info:  break on reg_op:R_1 ASAP:7 line:203
Info: scheduling reg_op:q1 ASAP:6 line:195
Info:  dependence reg_op:g2 ASAP:6 line:189
Info:  break on reg_op:s1 ASAP:7 line:196
Info: scheduling reg_op:xf6 ASAP:8 line:248
Info:  dependence block_ram:dct_io_tmp ASAP:7 line:234
Info:  break on reg_op:xf7 ASAP:8 line:249
Info: scheduling reg_op:xf2 ASAP:8 line:244
Info:  dependence block_ram:dct_io_tmp ASAP:7 line:234
Info:  break on reg_op:xf3 ASAP:9 line:245
Info: scheduling counter:i_1 ASAP:3 line:169
Info:  dependence counter:j ASAP:2 line:163
Info:  dependence reg_op:j_plus_64 ASAP:3 line:165
Info:  break on block_ram:dct_io_ptr ASAP:4 line:171
Info: scheduling reg_op:g2 ASAP:6 line:189
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  break on reg_op:p0 ASAP:6 line:191
Info: scheduling mux_m_op:xmf ASAP:10 line:306
Info:  dependence reg_op:xF0r ASAP:10 line:290
Info:  break on block_ram:dct_o ASAP:10 line:309
Info: scheduling output:output[32] ASAP:11 line:0
Info:  dependence block_ram:dct_o ASAP:10 line:309
Info: scheduling reg_op:j_plus_64 ASAP:3 line:165
Info:  dependence add_op_s:j_add_op_s_64 ASAP:3 line:0
Info:  break on counter:i_1 ASAP:4 line:169
Info: scheduling reg_op:h3 ASAP:6 line:185
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  break on reg_op:h1 ASAP:6 line:186
Info: scheduling and_op:init_and_op_i_done_not_op ASAP:1 line:0
Info:  dependence not_op:i_done_not_op ASAP:1 line:0
Info: scheduling reg_op:xR_1 ASAP:9 line:272
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:q1 ASAP:7 line:195
Info:  predecessor mux_m_op:mf ASAP:8 line:228
Info:  predecessor reg_op:xf1 ASAP:9 line:243
Info:  predecessor reg_op:xq1 ASAP:10 line:264
Info:  break on reg_op:xR_0 ASAP:9 line:273
Info: scheduling reg_op:F_5 ASAP:6 line:214
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:q1 ASAP:7 line:195
Info:  break on reg_op:F_3 ASAP:7 line:215
Info: scheduling reg_op:F_1 ASAP:6 line:212
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:q1 ASAP:7 line:195
Info:  break on reg_op:F_7 ASAP:7 line:213
Info: scheduling reg_op:h2 ASAP:6 line:183
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  break on reg_op:g1 ASAP:6 line:184
Info: scheduling const_op:c113[10] ASAP:0 line:0
Info: scheduling reg_op:xf7 ASAP:8 line:249
Info:  dependence block_ram:dct_io_tmp ASAP:7 line:234
Info:  break on reg_op:xg0 ASAP:8 line:251
Info: scheduling reg_op:xF_4 ASAP:9 line:286
Info:  dependence reg_op:xP_1 ASAP:9 line:275
Info:  break on reg_op:xF_2 ASAP:10 line:287
Info: scheduling reg_op:r1 ASAP:6 line:194
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  break on reg_op:q1 ASAP:7 line:195
Info: scheduling reg_op:p1 ASAP:6 line:193
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  break on reg_op:r1 ASAP:6 line:194
Info: scheduling reg_op:xh0 ASAP:8 line:257
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:q1 ASAP:7 line:195
Info:  predecessor mux_m_op:mf ASAP:8 line:228
Info:  predecessor reg_op:xf1 ASAP:9 line:243
Info:  break on reg_op:xg2 ASAP:9 line:258
Info: scheduling reg_op:xq0 ASAP:9 line:269
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:q1 ASAP:7 line:195
Info:  predecessor mux_m_op:mf ASAP:8 line:228
Info:  predecessor reg_op:xf1 ASAP:9 line:243
Info:  predecessor reg_op:xq1 ASAP:10 line:264
Info:  break on reg_op:xs0 ASAP:10 line:270
Info: scheduling reg_op:xF6r ASAP:9 line:296
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:q1 ASAP:7 line:195
Info:  predecessor mux_m_op:mf ASAP:8 line:228
Info:  predecessor reg_op:xf1 ASAP:9 line:243
Info:  predecessor reg_op:xq1 ASAP:10 line:264
Info:  break on reg_op:xF7r ASAP:9 line:297
Info: scheduling reg_op:S_0 ASAP:6 line:210
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:q1 ASAP:7 line:195
Info:  break on reg_op:F_1 ASAP:7 line:212
Info: scheduling reg_op:xF7r ASAP:9 line:297
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:q1 ASAP:7 line:195
Info:  predecessor mux_m_op:mf ASAP:8 line:228
Info:  predecessor reg_op:xf1 ASAP:9 line:243
Info:  predecessor reg_op:xq1 ASAP:10 line:264
Info:  break on mux_m_op:xmf ASAP:11 line:306
Info: scheduling reg_op:xs1 ASAP:9 line:265
Info:  dependence reg_op:xh2 ASAP:9 line:252
Info:  break on reg_op:xs0a ASAP:10 line:266
Info: scheduling reg_op:xg0 ASAP:8 line:251
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:q1 ASAP:7 line:195
Info:  predecessor mux_m_op:mf ASAP:8 line:228
Info:  predecessor reg_op:xf1 ASAP:9 line:243
Info:  break on reg_op:xh2 ASAP:9 line:252
Info: scheduling const_op:c118[10] ASAP:0 line:0
Info: scheduling add_op_s:i_add_op_s_8 ASAP:1 line:0
Info:  dependence counter:i ASAP:0 line:157
Info: scheduling reg_op:f5 ASAP:6 line:178
Info:  dependence block_ram:dct_io_ptr ASAP:4 line:171
Info:  break on reg_op:f6 ASAP:6 line:179
Info: scheduling reg_op:xP_1 ASAP:9 line:275
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:q1 ASAP:7 line:195
Info:  predecessor mux_m_op:mf ASAP:8 line:228
Info:  predecessor reg_op:xf1 ASAP:9 line:243
Info:  predecessor reg_op:xq1 ASAP:10 line:264
Info:  break on reg_op:xQ_1 ASAP:9 line:276
Info: scheduling reg_op:f1 ASAP:6 line:174
Info:  dependence block_ram:dct_io_ptr ASAP:4 line:171
Info:  break on reg_op:f2 ASAP:6 line:175
Info: scheduling reg_op:f7 ASAP:6 line:180
Info:  dependence block_ram:dct_io_ptr ASAP:4 line:171
Info:  break on reg_op:g0 ASAP:6 line:182
Info: scheduling reg_op:xp1 ASAP:8 line:262
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:q1 ASAP:7 line:195
Info:  predecessor mux_m_op:mf ASAP:8 line:228
Info:  predecessor reg_op:xf1 ASAP:9 line:243
Info:  break on reg_op:xr1 ASAP:8 line:263
Info: scheduling reg_op:Q_1 ASAP:6 line:207
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:q1 ASAP:7 line:195
Info:  break on reg_op:Q_0 ASAP:7 line:208
Info: scheduling reg_op:P_1 ASAP:6 line:206
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:q1 ASAP:7 line:195
Info:  break on reg_op:Q_1 ASAP:7 line:207
Info: scheduling reg_op:R_0 ASAP:6 line:204
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:q1 ASAP:7 line:195
Info:  break on reg_op:P_0 ASAP:7 line:205
Info: scheduling reg_op:xF_0 ASAP:10 line:285
Info:  dependence reg_op:xP_0 ASAP:10 line:274
Info:  break on reg_op:xF_4 ASAP:10 line:286
Info: scheduling reg_op:f3 ASAP:6 line:176
Info:  dependence block_ram:dct_io_ptr ASAP:4 line:171
Info:  break on reg_op:f4 ASAP:6 line:177
Info: scheduling reg_op:xF2r ASAP:10 line:292
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:q1 ASAP:7 line:195
Info:  predecessor mux_m_op:mf ASAP:8 line:228
Info:  predecessor reg_op:xf1 ASAP:9 line:243
Info:  predecessor reg_op:xq1 ASAP:10 line:264
Info:  predecessor reg_op:xF_0 ASAP:11 line:285
Info:  break on reg_op:xF3r ASAP:10 line:293
Info: scheduling counter:xj ASAP:7 line:240
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:q1 ASAP:7 line:195
Info:  predecessor mux_m_op:mf ASAP:8 line:228
Info:  break on reg_op:xf0 ASAP:8 line:242
Info: scheduling reg_op:xg1 ASAP:8 line:253
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:q1 ASAP:7 line:195
Info:  predecessor mux_m_op:mf ASAP:8 line:228
Info:  predecessor reg_op:xf1 ASAP:9 line:243
Info:  break on reg_op:xh3 ASAP:9 line:254
Info: scheduling reg_op:s0a ASAP:6 line:197
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:q1 ASAP:7 line:195
Info:  break on reg_op:q0a ASAP:7 line:198
Info: scheduling reg_op:s1 ASAP:7 line:196
Info:  dependence reg_op:h2 ASAP:6 line:183
Info:  break on reg_op:s0a ASAP:7 line:197
Info: scheduling reg_op:F_7 ASAP:7 line:213
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:q1 ASAP:7 line:195
Info:  break on reg_op:F_5 ASAP:7 line:214
Info: scheduling reg_op:s0 ASAP:7 line:200
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:q1 ASAP:7 line:195
Info:  break on reg_op:q0 ASAP:7 line:201
Info: scheduling reg_op:xQ_1 ASAP:9 line:276
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:q1 ASAP:7 line:195
Info:  predecessor mux_m_op:mf ASAP:8 line:228
Info:  predecessor reg_op:xf1 ASAP:9 line:243
Info:  predecessor reg_op:xq1 ASAP:10 line:264
Info:  break on reg_op:xQ_0 ASAP:10 line:277
Info: scheduling reg_op:xR_0 ASAP:9 line:273
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:q1 ASAP:7 line:195
Info:  predecessor mux_m_op:mf ASAP:8 line:228
Info:  predecessor reg_op:xf1 ASAP:9 line:243
Info:  predecessor reg_op:xq1 ASAP:10 line:264
Info:  break on reg_op:xP_0 ASAP:10 line:274
Info: scheduling reg_op:xf0 ASAP:8 line:242
Info:  dependence block_ram:dct_io_tmp ASAP:7 line:234
Info:  break on reg_op:xf1 ASAP:9 line:243
Info: scheduling block_ram:dct_io_tmp ASAP:7 line:234
Info:  dependence mux_m_op:mf ASAP:8 line:228
Info:  break on counter:xi ASAP:7 line:237
Info: scheduling counter:i ASAP:0 line:157
Info:  break on reg_op:i_plus_8 ASAP:1 line:159
Info: scheduling reg_op:xr1 ASAP:8 line:263
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:q1 ASAP:7 line:195
Info:  predecessor mux_m_op:mf ASAP:8 line:228
Info:  predecessor reg_op:xf0 ASAP:9 line:242
Info:  break on reg_op:xq1 ASAP:10 line:264
Info: scheduling reg_op:xf4 ASAP:9 line:246
Info:  dependence block_ram:dct_io_tmp ASAP:8 line:234
Info:  break on reg_op:xf5 ASAP:9 line:247
Info: scheduling reg_op:xF_5 ASAP:9 line:283
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:q1 ASAP:7 line:195
Info:  predecessor mux_m_op:mf ASAP:8 line:228
Info:  predecessor reg_op:xf0 ASAP:9 line:242
Info:  predecessor reg_op:xf4 ASAP:10 line:246
Info:  break on reg_op:xF_3 ASAP:10 line:284
Info: scheduling reg_op:xg2 ASAP:9 line:258
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:q1 ASAP:7 line:195
Info:  predecessor mux_m_op:mf ASAP:8 line:228
Info:  predecessor reg_op:xf0 ASAP:9 line:242
Info:  predecessor reg_op:xf4 ASAP:10 line:246
Info:  break on reg_op:xp0 ASAP:9 line:260
Info: scheduling const_op:c114[10] ASAP:0 line:0
Info: scheduling reg_op:xF1r ASAP:10 line:291
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:q1 ASAP:7 line:195
Info:  predecessor mux_m_op:mf ASAP:8 line:228
Info:  predecessor reg_op:xf0 ASAP:9 line:242
Info:  predecessor reg_op:xf4 ASAP:10 line:246
Info:  predecessor reg_op:xF_0 ASAP:11 line:285
Info:  break on reg_op:xF2r ASAP:11 line:292
Info: scheduling reg_op:F_0 ASAP:7 line:216
Info:  dependence reg_op:P_0 ASAP:7 line:205
Info:  break on reg_op:F_4 ASAP:7 line:217
Info: scheduling reg_op:F_6 ASAP:7 line:219
Info:  dependence reg_op:R_0 ASAP:7 line:204
Info:  break on mux_m_op:mf ASAP:8 line:228
Info: scheduling reg_op:F_4 ASAP:7 line:217
Info:  dependence reg_op:P_1 ASAP:7 line:206
Info:  break on reg_op:F_2 ASAP:7 line:218
Info: scheduling add_op_s:j_add_op_s_64 ASAP:3 line:0
Info:  dependence counter:j ASAP:2 line:163
Info: scheduling not_op:i_done_not_op ASAP:1 line:0
Info:  dependence counter:i ASAP:0 line:157
Info: scheduling reg_op:F_2 ASAP:7 line:218
Info:  dependence reg_op:R_1 ASAP:7 line:203
Info:  break on reg_op:F_6 ASAP:8 line:219
Info: scheduling reg_op:xq1 ASAP:10 line:264
Info:  dependence reg_op:xg2 ASAP:10 line:258
Info:  break on reg_op:xs1 ASAP:10 line:265
Info: scheduling reg_op:p0 ASAP:6 line:191
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  break on reg_op:r0 ASAP:6 line:192
Info: scheduling reg_op:xF5r ASAP:10 line:295
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:q1 ASAP:7 line:195
Info:  predecessor reg_op:F_0 ASAP:8 line:216
Info:  predecessor reg_op:xf0 ASAP:9 line:242
Info:  predecessor reg_op:xf4 ASAP:10 line:246
Info:  predecessor reg_op:xq1 ASAP:11 line:264
Info:  break on reg_op:xF6r ASAP:10 line:296
Info: scheduling reg_op:S_1 ASAP:7 line:209
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:q1 ASAP:7 line:195
Info:  break on reg_op:S_0 ASAP:7 line:210
Info: scheduling reg_op:xF0r ASAP:10 line:290
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:q1 ASAP:7 line:195
Info:  predecessor reg_op:F_0 ASAP:8 line:216
Info:  predecessor reg_op:xf0 ASAP:9 line:242
Info:  predecessor reg_op:xf4 ASAP:10 line:246
Info:  predecessor reg_op:xq1 ASAP:11 line:264
Info:  break on reg_op:xF1r ASAP:11 line:291
Info: scheduling reg_op:xf3 ASAP:9 line:245
Info:  dependence block_ram:dct_io_tmp ASAP:8 line:234
Info:  break on reg_op:xf4 ASAP:10 line:246
Info: scheduling reg_op:xf5 ASAP:9 line:247
Info:  dependence block_ram:dct_io_tmp ASAP:8 line:234
Info:  break on reg_op:xf6 ASAP:9 line:248
Info: scheduling reg_op:xF_6 ASAP:10 line:288
Info:  dependence reg_op:xR_0 ASAP:10 line:273
Info:  break on reg_op:xF0r ASAP:11 line:290
Info: scheduling const_op:c116[10] ASAP:0 line:0
Info: scheduling const_op:c112[10] ASAP:0 line:0
Info: scheduling reg_op:r0 ASAP:6 line:192
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  break on reg_op:p1 ASAP:6 line:193
Info: scheduling reg_op:xs0a ASAP:10 line:266
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:q1 ASAP:7 line:195
Info:  predecessor reg_op:F_0 ASAP:8 line:216
Info:  predecessor reg_op:xf0 ASAP:9 line:242
Info:  predecessor reg_op:xf3 ASAP:10 line:245
Info:  predecessor reg_op:xq1 ASAP:11 line:264
Info:  break on reg_op:xq0a ASAP:10 line:267
Info: scheduling reg_op:xS_0 ASAP:10 line:279
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:q1 ASAP:7 line:195
Info:  predecessor reg_op:F_0 ASAP:8 line:216
Info:  predecessor reg_op:xf0 ASAP:9 line:242
Info:  predecessor reg_op:xf3 ASAP:10 line:245
Info:  predecessor reg_op:xq1 ASAP:11 line:264
Info:  break on reg_op:xF_1 ASAP:10 line:281
Info: scheduling reg_op:xS_1 ASAP:10 line:278
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:q1 ASAP:7 line:195
Info:  predecessor reg_op:F_0 ASAP:8 line:216
Info:  predecessor reg_op:xf0 ASAP:9 line:242
Info:  predecessor reg_op:xf3 ASAP:10 line:245
Info:  predecessor reg_op:xq1 ASAP:11 line:264
Info:  break on reg_op:xS_0 ASAP:11 line:279
Info: scheduling reg_op:h0 ASAP:6 line:188
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  break on reg_op:g2 ASAP:6 line:189
Info: scheduling reg_op:i_plus_8 ASAP:1 line:159
Info:  dependence add_op_s:i_add_op_s_8 ASAP:1 line:0
Info:  break on counter:j ASAP:2 line:163
Info: scheduling reg_op:g0 ASAP:6 line:182
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  break on reg_op:h2 ASAP:6 line:183
Info: scheduling reg_op:g1 ASAP:6 line:184
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  break on reg_op:h3 ASAP:6 line:185
Info: scheduling reg_op:g3 ASAP:6 line:187
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  break on reg_op:h0 ASAP:6 line:188
Info: scheduling input:init ASAP:0 line:0
Info: scheduling output:done ASAP:7 line:0
Info:  dependence counter:xi ASAP:7 line:237
Info: scheduling reg_op:xF4r ASAP:10 line:294
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:q1 ASAP:7 line:195
Info:  predecessor reg_op:F_0 ASAP:8 line:216
Info:  predecessor reg_op:xf0 ASAP:9 line:242
Info:  predecessor reg_op:xf3 ASAP:10 line:245
Info:  predecessor reg_op:xq1 ASAP:11 line:264
Info:  break on reg_op:xF5r ASAP:11 line:295
Info: scheduling reg_op:xh3 ASAP:9 line:254
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:q1 ASAP:7 line:195
Info:  predecessor reg_op:F_0 ASAP:8 line:216
Info:  predecessor reg_op:xf0 ASAP:9 line:242
Info:  predecessor reg_op:xf3 ASAP:10 line:245
Info:  break on reg_op:xh1 ASAP:9 line:255
Info: scheduling reg_op:P_0 ASAP:7 line:205
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:q1 ASAP:7 line:195
Info:  break on reg_op:P_1 ASAP:7 line:206
Info: scheduling reg_op:xh1 ASAP:9 line:255
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:q1 ASAP:7 line:195
Info:  predecessor reg_op:F_0 ASAP:8 line:216
Info:  predecessor reg_op:xf0 ASAP:9 line:242
Info:  predecessor reg_op:xf3 ASAP:10 line:245
Info:  break on reg_op:xg3 ASAP:9 line:256
Info: scheduling reg_op:Q_0 ASAP:7 line:208
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:q1 ASAP:7 line:195
Info:  break on reg_op:S_1 ASAP:7 line:209
Info: scheduling reg_op:xP_0 ASAP:10 line:274
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:q1 ASAP:7 line:195
Info:  predecessor reg_op:F_0 ASAP:8 line:216
Info:  predecessor reg_op:xf0 ASAP:9 line:242
Info:  predecessor reg_op:xf3 ASAP:10 line:245
Info:  predecessor reg_op:xq1 ASAP:11 line:264
Info:  break on reg_op:xP_1 ASAP:10 line:275
Info: scheduling reg_op:xF_3 ASAP:10 line:284
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:q1 ASAP:7 line:195
Info:  predecessor reg_op:F_0 ASAP:8 line:216
Info:  predecessor reg_op:xf0 ASAP:9 line:242
Info:  predecessor reg_op:xf3 ASAP:10 line:245
Info:  predecessor reg_op:xq1 ASAP:11 line:264
Info:  break on reg_op:xF_0 ASAP:11 line:285
Info: scheduling reg_op:f4 ASAP:6 line:177
Info:  dependence block_ram:dct_io_ptr ASAP:4 line:171
Info:  break on reg_op:f5 ASAP:6 line:178
Info: scheduling reg_op:f0 ASAP:6 line:173
Info:  dependence block_ram:dct_io_ptr ASAP:4 line:171
Info:  break on reg_op:f1 ASAP:6 line:174
Info: scheduling reg_op:xf1 ASAP:9 line:243
Info:  dependence block_ram:dct_io_tmp ASAP:8 line:234
Info:  break on reg_op:xf2 ASAP:9 line:244
Info: scheduling reg_op:xF3r ASAP:10 line:293
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:q1 ASAP:7 line:195
Info:  predecessor reg_op:F_0 ASAP:8 line:216
Info:  predecessor reg_op:xf0 ASAP:9 line:242
Info:  predecessor reg_op:xf1 ASAP:10 line:243
Info:  predecessor reg_op:xq1 ASAP:11 line:264
Info:  break on reg_op:xF4r ASAP:11 line:294
Info: scheduling block_ram:dct_io_ptr ASAP:4 line:171
Info:  dependence counter:i_1 ASAP:4 line:169
Info:  break on reg_op:f0 ASAP:6 line:173
Info: scheduling counter:j ASAP:2 line:163
Info:  dependence and_op:init_and_op_i_done_not_op ASAP:1 line:0
Info:  dependence reg_op:i_plus_8 ASAP:1 line:159
Info:  break on reg_op:j_plus_64 ASAP:3 line:165
Info: scheduling reg_op:xr0 ASAP:9 line:261
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:q1 ASAP:7 line:195
Info:  predecessor reg_op:F_0 ASAP:8 line:216
Info:  predecessor reg_op:xf0 ASAP:9 line:242
Info:  predecessor reg_op:xf1 ASAP:10 line:243
Info:  break on reg_op:xp1 ASAP:9 line:262
Info: scheduling reg_op:xh2 ASAP:9 line:252
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:q1 ASAP:7 line:195
Info:  predecessor reg_op:F_0 ASAP:8 line:216
Info:  predecessor reg_op:xf0 ASAP:9 line:242
Info:  predecessor reg_op:xf1 ASAP:10 line:243
Info:  break on reg_op:xg1 ASAP:9 line:253
Info: scheduling block_ram:dct_o ASAP:10 line:309
Info:  dependence mux_m_op:xmf ASAP:11 line:306
Info: scheduling reg_op:xp0 ASAP:9 line:260
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:q1 ASAP:7 line:195
Info:  predecessor reg_op:F_0 ASAP:8 line:216
Info:  predecessor reg_op:xf0 ASAP:9 line:242
Info:  predecessor reg_op:xf1 ASAP:10 line:243
Info:  break on reg_op:xr0 ASAP:10 line:261
Info: scheduling reg_op:f6 ASAP:6 line:179
Info:  dependence block_ram:dct_io_ptr ASAP:5 line:171
Info:  break on reg_op:f7 ASAP:6 line:180
Info: scheduling reg_op:xQ_0 ASAP:10 line:277
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:f6 ASAP:7 line:179
Info:  predecessor reg_op:F_0 ASAP:8 line:216
Info:  predecessor reg_op:xf0 ASAP:9 line:242
Info:  predecessor reg_op:xf1 ASAP:10 line:243
Info:  predecessor reg_op:xq1 ASAP:11 line:264
Info:  break on reg_op:xS_1 ASAP:11 line:278
Info: scheduling const_op:c117[10] ASAP:0 line:0
Info: scheduling reg_op:f2 ASAP:6 line:175
Info:  dependence block_ram:dct_io_ptr ASAP:5 line:171
Info:  break on reg_op:f3 ASAP:6 line:176
Info: scheduling counter:xi ASAP:7 line:237
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:f2 ASAP:7 line:175
Info:  predecessor reg_op:F_0 ASAP:8 line:216
Info:  break on counter:xj ASAP:8 line:240
Info: scheduling reg_op:xq0a ASAP:10 line:267
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:f2 ASAP:7 line:175
Info:  predecessor reg_op:F_0 ASAP:8 line:216
Info:  predecessor reg_op:xf0 ASAP:9 line:242
Info:  predecessor reg_op:xf1 ASAP:10 line:243
Info:  predecessor reg_op:xq1 ASAP:11 line:264
Info:  break on reg_op:xq0 ASAP:10 line:269
Info: scheduling reg_op:xF_1 ASAP:10 line:281
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:f2 ASAP:7 line:175
Info:  predecessor reg_op:F_0 ASAP:8 line:216
Info:  predecessor reg_op:xf0 ASAP:9 line:242
Info:  predecessor reg_op:xf1 ASAP:10 line:243
Info:  predecessor reg_op:xq1 ASAP:11 line:264
Info:  break on reg_op:xF_7 ASAP:10 line:282
Info: scheduling reg_op:xF_2 ASAP:10 line:287
Info:  dependence reg_op:xR_1 ASAP:10 line:272
Info:  break on reg_op:xF_6 ASAP:11 line:288
Info: scheduling reg_op:xs0 ASAP:10 line:270
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:f2 ASAP:7 line:175
Info:  predecessor reg_op:F_0 ASAP:8 line:216
Info:  predecessor reg_op:xf0 ASAP:9 line:242
Info:  predecessor reg_op:xf1 ASAP:10 line:243
Info:  predecessor reg_op:xq1 ASAP:11 line:264
Info:  break on reg_op:xR_1 ASAP:10 line:272
Info: scheduling reg_op:R_1 ASAP:7 line:203
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:f2 ASAP:7 line:175
Info:  break on reg_op:R_0 ASAP:7 line:204
Info: scheduling mux_m_op:mf ASAP:8 line:228
Info:  dependence reg_op:F_0 ASAP:8 line:216
Info:  break on block_ram:dct_io_tmp ASAP:8 line:234
Info: scheduling reg_op:F_3 ASAP:7 line:215
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:f2 ASAP:7 line:175
Info:  break on reg_op:F_0 ASAP:8 line:216
Info: scheduling reg_op:q0a ASAP:7 line:198
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:f2 ASAP:7 line:175
Info:  break on reg_op:s0 ASAP:7 line:200
Info: scheduling reg_op:h1 ASAP:6 line:186
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:f2 ASAP:7 line:175
Info:  break on reg_op:g3 ASAP:6 line:187
Info: scheduling reg_op:xF_7 ASAP:10 line:282
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:f2 ASAP:7 line:175
Info:  predecessor reg_op:F_0 ASAP:8 line:216
Info:  predecessor mux_m_op:mf ASAP:9 line:228
Info:  predecessor reg_op:xf1 ASAP:10 line:243
Info:  predecessor reg_op:xq1 ASAP:11 line:264
Info:  break on reg_op:xF_5 ASAP:10 line:283
Info: scheduling const_op:c111[10] ASAP:0 line:0
Info: scheduling reg_op:xg3 ASAP:9 line:256
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:f2 ASAP:7 line:175
Info:  predecessor reg_op:F_0 ASAP:8 line:216
Info:  predecessor mux_m_op:mf ASAP:9 line:228
Info:  predecessor reg_op:xf1 ASAP:10 line:243
Info:  break on reg_op:xh0 ASAP:9 line:257
Info: scheduling const_op:c115[10] ASAP:0 line:0
Info: scheduling reg_op:q0 ASAP:7 line:201
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:f2 ASAP:7 line:175
Info:  break on reg_op:R_1 ASAP:7 line:203
Info: scheduling reg_op:q1 ASAP:7 line:195
Info:  dependence reg_op:g2 ASAP:6 line:189
Info:  break on reg_op:s1 ASAP:7 line:196
Info: scheduling reg_op:xf6 ASAP:9 line:248
Info:  dependence block_ram:dct_io_tmp ASAP:8 line:234
Info:  break on reg_op:xf7 ASAP:9 line:249
Info: scheduling reg_op:xf2 ASAP:9 line:244
Info:  dependence block_ram:dct_io_tmp ASAP:8 line:234
Info:  break on reg_op:xf3 ASAP:10 line:245
Info: scheduling counter:i_1 ASAP:4 line:169
Info:  dependence counter:j ASAP:2 line:163
Info:  dependence reg_op:j_plus_64 ASAP:3 line:165
Info:  break on block_ram:dct_io_ptr ASAP:5 line:171
Info: scheduling reg_op:g2 ASAP:6 line:189
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:f2 ASAP:7 line:175
Info:  break on reg_op:p0 ASAP:6 line:191
Info: scheduling mux_m_op:xmf ASAP:11 line:306
Info:  dependence reg_op:xF0r ASAP:11 line:290
Info:  break on block_ram:dct_o ASAP:11 line:309
Info: scheduling output:output[32] ASAP:12 line:0
Info:  dependence block_ram:dct_o ASAP:11 line:309
Info: scheduling reg_op:j_plus_64 ASAP:3 line:165
Info:  dependence add_op_s:j_add_op_s_64 ASAP:3 line:0
Info:  break on counter:i_1 ASAP:4 line:169
Info: scheduling reg_op:h3 ASAP:6 line:185
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:f2 ASAP:7 line:175
Info:  break on reg_op:h1 ASAP:7 line:186
Info: scheduling and_op:init_and_op_i_done_not_op ASAP:1 line:0
Info:  dependence not_op:i_done_not_op ASAP:1 line:0
Info: scheduling reg_op:xR_1 ASAP:10 line:272
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:f2 ASAP:7 line:175
Info:  predecessor reg_op:F_0 ASAP:8 line:216
Info:  predecessor mux_m_op:mf ASAP:9 line:228
Info:  predecessor reg_op:xf1 ASAP:10 line:243
Info:  predecessor reg_op:xq1 ASAP:11 line:264
Info:  break on reg_op:xR_0 ASAP:10 line:273
Info: scheduling reg_op:F_5 ASAP:7 line:214
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:f2 ASAP:7 line:175
Info:  break on reg_op:F_3 ASAP:7 line:215
Info: scheduling reg_op:F_1 ASAP:7 line:212
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:f2 ASAP:7 line:175
Info:  break on reg_op:F_7 ASAP:7 line:213
Info: scheduling reg_op:h2 ASAP:6 line:183
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:f2 ASAP:7 line:175
Info:  break on reg_op:g1 ASAP:6 line:184
Info: scheduling const_op:c113[10] ASAP:0 line:0
Info: scheduling reg_op:xf7 ASAP:9 line:249
Info:  dependence block_ram:dct_io_tmp ASAP:8 line:234
Info:  break on reg_op:xg0 ASAP:9 line:251
Info: scheduling reg_op:xF_4 ASAP:10 line:286
Info:  dependence reg_op:xP_1 ASAP:10 line:275
Info:  break on reg_op:xF_2 ASAP:11 line:287
Info: scheduling reg_op:r1 ASAP:6 line:194
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:f2 ASAP:7 line:175
Info:  break on reg_op:q1 ASAP:7 line:195
Info: scheduling reg_op:p1 ASAP:6 line:193
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:f2 ASAP:7 line:175
Info:  break on reg_op:r1 ASAP:7 line:194
Info: scheduling reg_op:xh0 ASAP:9 line:257
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:f2 ASAP:7 line:175
Info:  predecessor reg_op:F_0 ASAP:8 line:216
Info:  predecessor mux_m_op:mf ASAP:9 line:228
Info:  predecessor reg_op:xf1 ASAP:10 line:243
Info:  break on reg_op:xg2 ASAP:10 line:258
Info: scheduling reg_op:xq0 ASAP:10 line:269
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:f2 ASAP:7 line:175
Info:  predecessor reg_op:F_0 ASAP:8 line:216
Info:  predecessor mux_m_op:mf ASAP:9 line:228
Info:  predecessor reg_op:xf1 ASAP:10 line:243
Info:  predecessor reg_op:xq1 ASAP:11 line:264
Info:  break on reg_op:xs0 ASAP:11 line:270
Info: scheduling reg_op:xF6r ASAP:10 line:296
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:f2 ASAP:7 line:175
Info:  predecessor reg_op:F_0 ASAP:8 line:216
Info:  predecessor mux_m_op:mf ASAP:9 line:228
Info:  predecessor reg_op:xf1 ASAP:10 line:243
Info:  predecessor reg_op:xq1 ASAP:11 line:264
Info:  break on reg_op:xF7r ASAP:10 line:297
Info: scheduling reg_op:S_0 ASAP:7 line:210
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:f2 ASAP:7 line:175
Info:  break on reg_op:F_1 ASAP:7 line:212
Info: scheduling reg_op:xF7r ASAP:10 line:297
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:f2 ASAP:7 line:175
Info:  predecessor reg_op:F_0 ASAP:8 line:216
Info:  predecessor mux_m_op:mf ASAP:9 line:228
Info:  predecessor reg_op:xf1 ASAP:10 line:243
Info:  predecessor reg_op:xq1 ASAP:11 line:264
Info:  break on mux_m_op:xmf ASAP:12 line:306
Info: scheduling reg_op:xs1 ASAP:10 line:265
Info:  dependence reg_op:xh2 ASAP:10 line:252
Info:  break on reg_op:xs0a ASAP:11 line:266
Info: scheduling reg_op:xg0 ASAP:9 line:251
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:f2 ASAP:7 line:175
Info:  predecessor reg_op:F_0 ASAP:8 line:216
Info:  predecessor mux_m_op:mf ASAP:9 line:228
Info:  predecessor reg_op:xf1 ASAP:10 line:243
Info:  break on reg_op:xh2 ASAP:10 line:252
Info: scheduling const_op:c118[10] ASAP:0 line:0
Info: scheduling add_op_s:i_add_op_s_8 ASAP:1 line:0
Info:  dependence counter:i ASAP:0 line:157
Info: scheduling reg_op:f5 ASAP:6 line:178
Info:  dependence block_ram:dct_io_ptr ASAP:5 line:171
Info:  break on reg_op:f6 ASAP:7 line:179
Info: scheduling reg_op:xP_1 ASAP:10 line:275
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:f2 ASAP:7 line:175
Info:  predecessor reg_op:F_0 ASAP:8 line:216
Info:  predecessor mux_m_op:mf ASAP:9 line:228
Info:  predecessor reg_op:xf1 ASAP:10 line:243
Info:  predecessor reg_op:xq1 ASAP:11 line:264
Info:  break on reg_op:xQ_1 ASAP:10 line:276
Info: scheduling reg_op:f1 ASAP:6 line:174
Info:  dependence block_ram:dct_io_ptr ASAP:5 line:171
Info:  break on reg_op:f2 ASAP:7 line:175
Info: scheduling reg_op:f7 ASAP:6 line:180
Info:  dependence block_ram:dct_io_ptr ASAP:5 line:171
Info:  break on reg_op:g0 ASAP:6 line:182
Info: scheduling reg_op:xp1 ASAP:9 line:262
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:f1 ASAP:7 line:174
Info:  predecessor reg_op:F_0 ASAP:8 line:216
Info:  predecessor mux_m_op:mf ASAP:9 line:228
Info:  predecessor reg_op:xf1 ASAP:10 line:243
Info:  break on reg_op:xr1 ASAP:9 line:263
Info: scheduling reg_op:Q_1 ASAP:7 line:207
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:f1 ASAP:7 line:174
Info:  break on reg_op:Q_0 ASAP:7 line:208
Info: scheduling reg_op:P_1 ASAP:7 line:206
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:f1 ASAP:7 line:174
Info:  break on reg_op:Q_1 ASAP:7 line:207
Info: scheduling reg_op:R_0 ASAP:7 line:204
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:f1 ASAP:7 line:174
Info:  break on reg_op:P_0 ASAP:7 line:205
Info: scheduling reg_op:xF_0 ASAP:11 line:285
Info:  dependence reg_op:xP_0 ASAP:11 line:274
Info:  break on reg_op:xF_4 ASAP:11 line:286
Info: scheduling reg_op:f3 ASAP:6 line:176
Info:  dependence block_ram:dct_io_ptr ASAP:5 line:171
Info:  break on reg_op:f4 ASAP:6 line:177
Info: scheduling reg_op:xF2r ASAP:11 line:292
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:f1 ASAP:7 line:174
Info:  predecessor reg_op:F_0 ASAP:8 line:216
Info:  predecessor mux_m_op:mf ASAP:9 line:228
Info:  predecessor reg_op:xf1 ASAP:10 line:243
Info:  predecessor reg_op:xq1 ASAP:11 line:264
Info:  predecessor reg_op:xF_0 ASAP:12 line:285
Info:  break on reg_op:xF3r ASAP:11 line:293
Info: scheduling counter:xj ASAP:8 line:240
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:f1 ASAP:7 line:174
Info:  predecessor reg_op:F_0 ASAP:8 line:216
Info:  predecessor mux_m_op:mf ASAP:9 line:228
Info:  break on reg_op:xf0 ASAP:9 line:242
Info: scheduling reg_op:xg1 ASAP:9 line:253
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:f1 ASAP:7 line:174
Info:  predecessor reg_op:F_0 ASAP:8 line:216
Info:  predecessor mux_m_op:mf ASAP:9 line:228
Info:  predecessor reg_op:xf1 ASAP:10 line:243
Info:  break on reg_op:xh3 ASAP:10 line:254
Info: scheduling reg_op:s0a ASAP:7 line:197
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:f1 ASAP:7 line:174
Info:  break on reg_op:q0a ASAP:7 line:198
Info: scheduling reg_op:s1 ASAP:7 line:196
Info:  dependence reg_op:h2 ASAP:7 line:183
Info:  break on reg_op:s0a ASAP:7 line:197
Info: scheduling reg_op:F_7 ASAP:7 line:213
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:f1 ASAP:7 line:174
Info:  predecessor reg_op:s1 ASAP:8 line:196
Info:  break on reg_op:F_5 ASAP:7 line:214
Info: scheduling reg_op:s0 ASAP:7 line:200
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:f1 ASAP:7 line:174
Info:  predecessor reg_op:s1 ASAP:8 line:196
Info:  break on reg_op:q0 ASAP:7 line:201
Info: scheduling reg_op:xQ_1 ASAP:10 line:276
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:f1 ASAP:7 line:174
Info:  predecessor reg_op:s1 ASAP:8 line:196
Info:  predecessor mux_m_op:mf ASAP:9 line:228
Info:  predecessor reg_op:xf1 ASAP:10 line:243
Info:  predecessor reg_op:xq1 ASAP:11 line:264
Info:  break on reg_op:xQ_0 ASAP:11 line:277
Info: scheduling reg_op:xR_0 ASAP:10 line:273
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:f1 ASAP:7 line:174
Info:  predecessor reg_op:s1 ASAP:8 line:196
Info:  predecessor mux_m_op:mf ASAP:9 line:228
Info:  predecessor reg_op:xf1 ASAP:10 line:243
Info:  predecessor reg_op:xq1 ASAP:11 line:264
Info:  break on reg_op:xP_0 ASAP:11 line:274
Info: scheduling reg_op:xf0 ASAP:9 line:242
Info:  dependence block_ram:dct_io_tmp ASAP:8 line:234
Info:  break on reg_op:xf1 ASAP:10 line:243
Info: scheduling block_ram:dct_io_tmp ASAP:8 line:234
Info:  dependence mux_m_op:mf ASAP:9 line:228
Info:  break on counter:xi ASAP:8 line:237
Info: scheduling counter:i ASAP:0 line:157
Info:  break on reg_op:i_plus_8 ASAP:1 line:159
Info: scheduling reg_op:xr1 ASAP:9 line:263
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:f1 ASAP:7 line:174
Info:  predecessor reg_op:s1 ASAP:8 line:196
Info:  predecessor mux_m_op:mf ASAP:9 line:228
Info:  predecessor reg_op:xf0 ASAP:10 line:242
Info:  break on reg_op:xq1 ASAP:11 line:264
Info: scheduling reg_op:xf4 ASAP:10 line:246
Info:  dependence block_ram:dct_io_tmp ASAP:9 line:234
Info:  break on reg_op:xf5 ASAP:10 line:247
Info: scheduling reg_op:xF_5 ASAP:10 line:283
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:f1 ASAP:7 line:174
Info:  predecessor reg_op:s1 ASAP:8 line:196
Info:  predecessor mux_m_op:mf ASAP:9 line:228
Info:  predecessor reg_op:xf0 ASAP:10 line:242
Info:  predecessor reg_op:xf4 ASAP:11 line:246
Info:  break on reg_op:xF_3 ASAP:11 line:284
Info: scheduling reg_op:xg2 ASAP:10 line:258
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:f1 ASAP:7 line:174
Info:  predecessor reg_op:s1 ASAP:8 line:196
Info:  predecessor mux_m_op:mf ASAP:9 line:228
Info:  predecessor reg_op:xf0 ASAP:10 line:242
Info:  predecessor reg_op:xf4 ASAP:11 line:246
Info:  break on reg_op:xp0 ASAP:10 line:260
Info: scheduling const_op:c114[10] ASAP:0 line:0
Info: scheduling reg_op:xF1r ASAP:11 line:291
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:f1 ASAP:7 line:174
Info:  predecessor reg_op:s1 ASAP:8 line:196
Info:  predecessor mux_m_op:mf ASAP:9 line:228
Info:  predecessor reg_op:xf0 ASAP:10 line:242
Info:  predecessor reg_op:xf4 ASAP:11 line:246
Info:  predecessor reg_op:xF_0 ASAP:12 line:285
Info:  break on reg_op:xF2r ASAP:12 line:292
Info: scheduling reg_op:F_0 ASAP:8 line:216
Info:  dependence reg_op:P_0 ASAP:7 line:205
Info:  break on reg_op:F_4 ASAP:8 line:217
Info: scheduling reg_op:F_6 ASAP:8 line:219
Info:  dependence reg_op:R_0 ASAP:7 line:204
Info:  break on mux_m_op:mf ASAP:9 line:228
Info: scheduling reg_op:F_4 ASAP:8 line:217
Info:  dependence reg_op:P_1 ASAP:7 line:206
Info:  break on reg_op:F_2 ASAP:8 line:218
Info: scheduling add_op_s:j_add_op_s_64 ASAP:3 line:0
Info:  dependence counter:j ASAP:2 line:163
Info: scheduling not_op:i_done_not_op ASAP:1 line:0
Info:  dependence counter:i ASAP:0 line:157
Info: scheduling reg_op:F_2 ASAP:8 line:218
Info:  dependence reg_op:R_1 ASAP:7 line:203
Info:  break on reg_op:F_6 ASAP:8 line:219
Info: scheduling reg_op:xq1 ASAP:11 line:264
Info:  dependence reg_op:xg2 ASAP:11 line:258
Info:  break on reg_op:xs1 ASAP:11 line:265
Info: scheduling reg_op:p0 ASAP:6 line:191
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:f1 ASAP:7 line:174
Info:  break on reg_op:r0 ASAP:6 line:192
Info: scheduling reg_op:xF5r ASAP:11 line:295
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:f1 ASAP:7 line:174
Info:  predecessor reg_op:s1 ASAP:8 line:196
Info:  predecessor mux_m_op:mf ASAP:9 line:228
Info:  predecessor reg_op:xf0 ASAP:10 line:242
Info:  predecessor reg_op:xf4 ASAP:11 line:246
Info:  predecessor reg_op:xq1 ASAP:12 line:264
Info:  break on reg_op:xF6r ASAP:11 line:296
Info: scheduling reg_op:S_1 ASAP:7 line:209
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:f1 ASAP:7 line:174
Info:  predecessor reg_op:s1 ASAP:8 line:196
Info:  break on reg_op:S_0 ASAP:7 line:210
Info: scheduling reg_op:xF0r ASAP:11 line:290
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:f1 ASAP:7 line:174
Info:  predecessor reg_op:s1 ASAP:8 line:196
Info:  predecessor mux_m_op:mf ASAP:9 line:228
Info:  predecessor reg_op:xf0 ASAP:10 line:242
Info:  predecessor reg_op:xf4 ASAP:11 line:246
Info:  predecessor reg_op:xq1 ASAP:12 line:264
Info:  break on reg_op:xF1r ASAP:12 line:291
Info: scheduling reg_op:xf3 ASAP:10 line:245
Info:  dependence block_ram:dct_io_tmp ASAP:9 line:234
Info:  break on reg_op:xf4 ASAP:11 line:246
Info: scheduling reg_op:xf5 ASAP:10 line:247
Info:  dependence block_ram:dct_io_tmp ASAP:9 line:234
Info:  break on reg_op:xf6 ASAP:10 line:248
Info: scheduling reg_op:xF_6 ASAP:11 line:288
Info:  dependence reg_op:xR_0 ASAP:11 line:273
Info:  break on reg_op:xF0r ASAP:12 line:290
Info: scheduling const_op:c116[10] ASAP:0 line:0
Info: scheduling const_op:c112[10] ASAP:0 line:0
Info: scheduling reg_op:r0 ASAP:6 line:192
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:f1 ASAP:7 line:174
Info:  break on reg_op:p1 ASAP:7 line:193
Info: scheduling reg_op:xs0a ASAP:11 line:266
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:f1 ASAP:7 line:174
Info:  predecessor reg_op:s1 ASAP:8 line:196
Info:  predecessor mux_m_op:mf ASAP:9 line:228
Info:  predecessor reg_op:xf0 ASAP:10 line:242
Info:  predecessor reg_op:xf3 ASAP:11 line:245
Info:  predecessor reg_op:xq1 ASAP:12 line:264
Info:  break on reg_op:xq0a ASAP:11 line:267
Info: scheduling reg_op:xS_0 ASAP:11 line:279
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:f1 ASAP:7 line:174
Info:  predecessor reg_op:s1 ASAP:8 line:196
Info:  predecessor mux_m_op:mf ASAP:9 line:228
Info:  predecessor reg_op:xf0 ASAP:10 line:242
Info:  predecessor reg_op:xf3 ASAP:11 line:245
Info:  predecessor reg_op:xq1 ASAP:12 line:264
Info:  break on reg_op:xF_1 ASAP:11 line:281
Info: scheduling reg_op:xS_1 ASAP:11 line:278
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:f1 ASAP:7 line:174
Info:  predecessor reg_op:s1 ASAP:8 line:196
Info:  predecessor mux_m_op:mf ASAP:9 line:228
Info:  predecessor reg_op:xf0 ASAP:10 line:242
Info:  predecessor reg_op:xf3 ASAP:11 line:245
Info:  predecessor reg_op:xq1 ASAP:12 line:264
Info:  break on reg_op:xS_0 ASAP:12 line:279
Info: scheduling reg_op:h0 ASAP:6 line:188
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:f1 ASAP:7 line:174
Info:  break on reg_op:g2 ASAP:7 line:189
Info: scheduling reg_op:i_plus_8 ASAP:1 line:159
Info:  dependence add_op_s:i_add_op_s_8 ASAP:1 line:0
Info:  break on counter:j ASAP:2 line:163
Info: scheduling reg_op:g0 ASAP:6 line:182
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:f1 ASAP:7 line:174
Info:  break on reg_op:h2 ASAP:7 line:183
Info: scheduling reg_op:g1 ASAP:6 line:184
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:f1 ASAP:7 line:174
Info:  break on reg_op:h3 ASAP:7 line:185
Info: scheduling reg_op:g3 ASAP:6 line:187
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:f1 ASAP:7 line:174
Info:  break on reg_op:h0 ASAP:7 line:188
Info: scheduling input:init ASAP:0 line:0
Info: scheduling output:done ASAP:8 line:0
Info:  dependence counter:xi ASAP:8 line:237
Info: scheduling reg_op:xF4r ASAP:11 line:294
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:f1 ASAP:7 line:174
Info:  predecessor reg_op:s1 ASAP:8 line:196
Info:  predecessor mux_m_op:mf ASAP:9 line:228
Info:  predecessor reg_op:xf0 ASAP:10 line:242
Info:  predecessor reg_op:xf3 ASAP:11 line:245
Info:  predecessor reg_op:xq1 ASAP:12 line:264
Info:  break on reg_op:xF5r ASAP:12 line:295
Info: scheduling reg_op:xh3 ASAP:10 line:254
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:f1 ASAP:7 line:174
Info:  predecessor reg_op:s1 ASAP:8 line:196
Info:  predecessor mux_m_op:mf ASAP:9 line:228
Info:  predecessor reg_op:xf0 ASAP:10 line:242
Info:  predecessor reg_op:xf3 ASAP:11 line:245
Info:  break on reg_op:xh1 ASAP:10 line:255
Info: scheduling reg_op:P_0 ASAP:7 line:205
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:f1 ASAP:7 line:174
Info:  predecessor reg_op:s1 ASAP:8 line:196
Info:  break on reg_op:P_1 ASAP:7 line:206
Info: scheduling reg_op:xh1 ASAP:10 line:255
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:f1 ASAP:7 line:174
Info:  predecessor reg_op:s1 ASAP:8 line:196
Info:  predecessor mux_m_op:mf ASAP:9 line:228
Info:  predecessor reg_op:xf0 ASAP:10 line:242
Info:  predecessor reg_op:xf3 ASAP:11 line:245
Info:  break on reg_op:xg3 ASAP:10 line:256
Info: scheduling reg_op:Q_0 ASAP:7 line:208
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:f1 ASAP:7 line:174
Info:  predecessor reg_op:s1 ASAP:8 line:196
Info:  break on reg_op:S_1 ASAP:8 line:209
Info: scheduling reg_op:xP_0 ASAP:11 line:274
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:f1 ASAP:7 line:174
Info:  predecessor reg_op:s1 ASAP:8 line:196
Info:  predecessor mux_m_op:mf ASAP:9 line:228
Info:  predecessor reg_op:xf0 ASAP:10 line:242
Info:  predecessor reg_op:xf3 ASAP:11 line:245
Info:  predecessor reg_op:xq1 ASAP:12 line:264
Info:  break on reg_op:xP_1 ASAP:11 line:275
Info: scheduling reg_op:xF_3 ASAP:11 line:284
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:6 line:173
Info:  predecessor reg_op:f1 ASAP:7 line:174
Info:  predecessor reg_op:s1 ASAP:8 line:196
Info:  predecessor mux_m_op:mf ASAP:9 line:228
Info:  predecessor reg_op:xf0 ASAP:10 line:242
Info:  predecessor reg_op:xf3 ASAP:11 line:245
Info:  predecessor reg_op:xq1 ASAP:12 line:264
Info:  break on reg_op:xF_0 ASAP:12 line:285
Info: scheduling reg_op:f4 ASAP:6 line:177
Info:  dependence block_ram:dct_io_ptr ASAP:5 line:171
Info:  break on reg_op:f5 ASAP:7 line:178
Info: scheduling reg_op:f0 ASAP:6 line:173
Info:  dependence block_ram:dct_io_ptr ASAP:5 line:171
Info:  break on reg_op:f1 ASAP:7 line:174
Info: scheduling reg_op:xf1 ASAP:10 line:243
Info:  dependence block_ram:dct_io_tmp ASAP:9 line:234
Info:  break on reg_op:xf2 ASAP:10 line:244
Info: scheduling reg_op:xF3r ASAP:11 line:293
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:s1 ASAP:8 line:196
Info:  predecessor mux_m_op:mf ASAP:9 line:228
Info:  predecessor reg_op:xf0 ASAP:10 line:242
Info:  predecessor reg_op:xf1 ASAP:11 line:243
Info:  predecessor reg_op:xq1 ASAP:12 line:264
Info:  break on reg_op:xF4r ASAP:12 line:294
Info: scheduling block_ram:dct_io_ptr ASAP:5 line:171
Info:  dependence counter:i_1 ASAP:4 line:169
Info:  break on reg_op:f0 ASAP:7 line:173
Info: scheduling counter:j ASAP:2 line:163
Info:  dependence and_op:init_and_op_i_done_not_op ASAP:1 line:0
Info:  dependence reg_op:i_plus_8 ASAP:1 line:159
Info:  break on reg_op:j_plus_64 ASAP:3 line:165
Info: scheduling reg_op:xr0 ASAP:10 line:261
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:s1 ASAP:8 line:196
Info:  predecessor mux_m_op:mf ASAP:9 line:228
Info:  predecessor reg_op:xf0 ASAP:10 line:242
Info:  predecessor reg_op:xf1 ASAP:11 line:243
Info:  break on reg_op:xp1 ASAP:10 line:262
Info: scheduling reg_op:xh2 ASAP:10 line:252
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:s1 ASAP:8 line:196
Info:  predecessor mux_m_op:mf ASAP:9 line:228
Info:  predecessor reg_op:xf0 ASAP:10 line:242
Info:  predecessor reg_op:xf1 ASAP:11 line:243
Info:  break on reg_op:xg1 ASAP:10 line:253
Info: scheduling block_ram:dct_o ASAP:11 line:309
Info:  dependence mux_m_op:xmf ASAP:12 line:306
Info: scheduling reg_op:xp0 ASAP:10 line:260
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:s1 ASAP:8 line:196
Info:  predecessor mux_m_op:mf ASAP:9 line:228
Info:  predecessor reg_op:xf0 ASAP:10 line:242
Info:  predecessor reg_op:xf1 ASAP:11 line:243
Info:  break on reg_op:xr0 ASAP:11 line:261
Info: scheduling reg_op:f6 ASAP:7 line:179
Info:  dependence block_ram:dct_io_ptr ASAP:5 line:171
Info:  break on reg_op:f7 ASAP:7 line:180
Info: scheduling reg_op:xQ_0 ASAP:11 line:277
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:s1 ASAP:8 line:196
Info:  predecessor mux_m_op:mf ASAP:9 line:228
Info:  predecessor reg_op:xf0 ASAP:10 line:242
Info:  predecessor reg_op:xf1 ASAP:11 line:243
Info:  predecessor reg_op:xq1 ASAP:12 line:264
Info:  break on reg_op:xS_1 ASAP:12 line:278
Info: scheduling const_op:c117[10] ASAP:0 line:0
Info: scheduling reg_op:f2 ASAP:7 line:175
Info:  dependence block_ram:dct_io_ptr ASAP:5 line:171
Info:  break on reg_op:f3 ASAP:7 line:176
Info: scheduling counter:xi ASAP:8 line:237
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:s1 ASAP:8 line:196
Info:  predecessor mux_m_op:mf ASAP:9 line:228
Info:  break on counter:xj ASAP:9 line:240
Info: scheduling reg_op:xq0a ASAP:11 line:267
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:s1 ASAP:8 line:196
Info:  predecessor mux_m_op:mf ASAP:9 line:228
Info:  predecessor reg_op:xf0 ASAP:10 line:242
Info:  predecessor reg_op:xf1 ASAP:11 line:243
Info:  predecessor reg_op:xq1 ASAP:12 line:264
Info:  break on reg_op:xq0 ASAP:11 line:269
Info: scheduling reg_op:xF_1 ASAP:11 line:281
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:s1 ASAP:8 line:196
Info:  predecessor mux_m_op:mf ASAP:9 line:228
Info:  predecessor reg_op:xf0 ASAP:10 line:242
Info:  predecessor reg_op:xf1 ASAP:11 line:243
Info:  predecessor reg_op:xq1 ASAP:12 line:264
Info:  break on reg_op:xF_7 ASAP:11 line:282
Info: scheduling reg_op:xF_2 ASAP:11 line:287
Info:  dependence reg_op:xR_1 ASAP:11 line:272
Info:  break on reg_op:xF_6 ASAP:12 line:288
Info: scheduling reg_op:xs0 ASAP:11 line:270
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:s1 ASAP:8 line:196
Info:  predecessor mux_m_op:mf ASAP:9 line:228
Info:  predecessor reg_op:xf0 ASAP:10 line:242
Info:  predecessor reg_op:xf1 ASAP:11 line:243
Info:  predecessor reg_op:xq1 ASAP:12 line:264
Info:  break on reg_op:xR_1 ASAP:11 line:272
Info: scheduling reg_op:R_1 ASAP:7 line:203
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:s1 ASAP:8 line:196
Info:  break on reg_op:R_0 ASAP:7 line:204
Info: scheduling mux_m_op:mf ASAP:9 line:228
Info:  dependence reg_op:F_0 ASAP:8 line:216
Info:  break on block_ram:dct_io_tmp ASAP:9 line:234
Info: scheduling reg_op:F_3 ASAP:7 line:215
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:s1 ASAP:8 line:196
Info:  break on reg_op:F_0 ASAP:8 line:216
Info: scheduling reg_op:q0a ASAP:7 line:198
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:s1 ASAP:8 line:196
Info:  break on reg_op:s0 ASAP:8 line:200
Info: scheduling reg_op:h1 ASAP:7 line:186
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:g3 ASAP:7 line:187
Info: scheduling reg_op:xF_7 ASAP:11 line:282
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:s1 ASAP:8 line:196
Info:  predecessor mux_m_op:mf ASAP:9 line:228
Info:  predecessor reg_op:xf0 ASAP:10 line:242
Info:  predecessor reg_op:xf1 ASAP:11 line:243
Info:  predecessor reg_op:xq1 ASAP:12 line:264
Info:  break on reg_op:xF_5 ASAP:11 line:283
Info: scheduling const_op:c111[10] ASAP:0 line:0
Info: scheduling reg_op:xg3 ASAP:10 line:256
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:s1 ASAP:8 line:196
Info:  predecessor mux_m_op:mf ASAP:9 line:228
Info:  predecessor reg_op:xf0 ASAP:10 line:242
Info:  predecessor reg_op:xf1 ASAP:11 line:243
Info:  break on reg_op:xh0 ASAP:10 line:257
Info: scheduling const_op:c115[10] ASAP:0 line:0
Info: scheduling reg_op:q0 ASAP:7 line:201
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:s1 ASAP:8 line:196
Info:  break on reg_op:R_1 ASAP:8 line:203
Info: scheduling reg_op:q1 ASAP:7 line:195
Info:  dependence reg_op:g2 ASAP:7 line:189
Info:  break on reg_op:s1 ASAP:8 line:196
Info: scheduling reg_op:xf6 ASAP:10 line:248
Info:  dependence block_ram:dct_io_tmp ASAP:9 line:234
Info:  break on reg_op:xf7 ASAP:10 line:249
Info: scheduling reg_op:xf2 ASAP:10 line:244
Info:  dependence block_ram:dct_io_tmp ASAP:9 line:234
Info:  break on reg_op:xf3 ASAP:11 line:245
Info: scheduling counter:i_1 ASAP:4 line:169
Info:  dependence counter:j ASAP:2 line:163
Info:  dependence reg_op:j_plus_64 ASAP:3 line:165
Info:  break on block_ram:dct_io_ptr ASAP:5 line:171
Info: scheduling reg_op:g2 ASAP:7 line:189
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:p0 ASAP:7 line:191
Info: scheduling mux_m_op:xmf ASAP:12 line:306
Info:  dependence reg_op:xF0r ASAP:12 line:290
Info:  break on block_ram:dct_o ASAP:12 line:309
Info: scheduling output:output[32] ASAP:13 line:0
Info:  dependence block_ram:dct_o ASAP:12 line:309
Info: scheduling reg_op:j_plus_64 ASAP:3 line:165
Info:  dependence add_op_s:j_add_op_s_64 ASAP:3 line:0
Info:  break on counter:i_1 ASAP:4 line:169
Info: scheduling reg_op:h3 ASAP:7 line:185
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:h1 ASAP:7 line:186
Info: scheduling and_op:init_and_op_i_done_not_op ASAP:1 line:0
Info:  dependence not_op:i_done_not_op ASAP:1 line:0
Info: scheduling reg_op:xR_1 ASAP:11 line:272
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor mux_m_op:mf ASAP:9 line:228
Info:  predecessor reg_op:xf0 ASAP:10 line:242
Info:  predecessor reg_op:xf1 ASAP:11 line:243
Info:  predecessor reg_op:xq1 ASAP:12 line:264
Info:  break on reg_op:xR_0 ASAP:11 line:273
Info: scheduling reg_op:F_5 ASAP:7 line:214
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:F_3 ASAP:8 line:215
Info: scheduling reg_op:F_1 ASAP:7 line:212
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:F_7 ASAP:8 line:213
Info: scheduling reg_op:h2 ASAP:7 line:183
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:g1 ASAP:7 line:184
Info: scheduling const_op:c113[10] ASAP:0 line:0
Info: scheduling reg_op:xf7 ASAP:10 line:249
Info:  dependence block_ram:dct_io_tmp ASAP:9 line:234
Info:  break on reg_op:xg0 ASAP:10 line:251
Info: scheduling reg_op:xF_4 ASAP:11 line:286
Info:  dependence reg_op:xP_1 ASAP:11 line:275
Info:  break on reg_op:xF_2 ASAP:12 line:287
Info: scheduling reg_op:r1 ASAP:7 line:194
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:q1 ASAP:8 line:195
Info: scheduling reg_op:p1 ASAP:7 line:193
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:r1 ASAP:7 line:194
Info: scheduling reg_op:xh0 ASAP:10 line:257
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor mux_m_op:mf ASAP:9 line:228
Info:  predecessor reg_op:xf0 ASAP:10 line:242
Info:  predecessor reg_op:xf1 ASAP:11 line:243
Info:  break on reg_op:xg2 ASAP:11 line:258
Info: scheduling reg_op:xq0 ASAP:11 line:269
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor mux_m_op:mf ASAP:9 line:228
Info:  predecessor reg_op:xf0 ASAP:10 line:242
Info:  predecessor reg_op:xf1 ASAP:11 line:243
Info:  predecessor reg_op:xq1 ASAP:12 line:264
Info:  break on reg_op:xs0 ASAP:12 line:270
Info: scheduling reg_op:xF6r ASAP:11 line:296
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor mux_m_op:mf ASAP:9 line:228
Info:  predecessor reg_op:xf0 ASAP:10 line:242
Info:  predecessor reg_op:xf1 ASAP:11 line:243
Info:  predecessor reg_op:xq1 ASAP:12 line:264
Info:  break on reg_op:xF7r ASAP:11 line:297
Info: scheduling reg_op:S_0 ASAP:7 line:210
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:F_1 ASAP:8 line:212
Info: scheduling reg_op:xF7r ASAP:11 line:297
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor mux_m_op:mf ASAP:9 line:228
Info:  predecessor reg_op:xf0 ASAP:10 line:242
Info:  predecessor reg_op:xf1 ASAP:11 line:243
Info:  predecessor reg_op:xq1 ASAP:12 line:264
Info:  break on mux_m_op:xmf ASAP:13 line:306
Info: scheduling reg_op:xs1 ASAP:11 line:265
Info:  dependence reg_op:xh2 ASAP:11 line:252
Info:  break on reg_op:xs0a ASAP:12 line:266
Info: scheduling reg_op:xg0 ASAP:10 line:251
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor mux_m_op:mf ASAP:9 line:228
Info:  predecessor reg_op:xf0 ASAP:10 line:242
Info:  predecessor reg_op:xf1 ASAP:11 line:243
Info:  break on reg_op:xh2 ASAP:11 line:252
Info: scheduling const_op:c118[10] ASAP:0 line:0
Info: scheduling add_op_s:i_add_op_s_8 ASAP:1 line:0
Info:  dependence counter:i ASAP:0 line:157
Info: scheduling reg_op:f5 ASAP:7 line:178
Info:  dependence block_ram:dct_io_ptr ASAP:5 line:171
Info:  break on reg_op:f6 ASAP:7 line:179
Info: scheduling reg_op:xP_1 ASAP:11 line:275
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor mux_m_op:mf ASAP:9 line:228
Info:  predecessor reg_op:xf0 ASAP:10 line:242
Info:  predecessor reg_op:xf1 ASAP:11 line:243
Info:  predecessor reg_op:xq1 ASAP:12 line:264
Info:  break on reg_op:xQ_1 ASAP:11 line:276
Info: scheduling reg_op:f1 ASAP:7 line:174
Info:  dependence block_ram:dct_io_ptr ASAP:5 line:171
Info:  break on reg_op:f2 ASAP:7 line:175
Info: scheduling reg_op:f7 ASAP:7 line:180
Info:  dependence block_ram:dct_io_ptr ASAP:5 line:171
Info:  break on reg_op:g0 ASAP:7 line:182
Info: scheduling reg_op:xp1 ASAP:10 line:262
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor mux_m_op:mf ASAP:9 line:228
Info:  predecessor reg_op:xf0 ASAP:10 line:242
Info:  predecessor reg_op:xf1 ASAP:11 line:243
Info:  break on reg_op:xr1 ASAP:10 line:263
Info: scheduling reg_op:Q_1 ASAP:7 line:207
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:Q_0 ASAP:8 line:208
Info: scheduling reg_op:P_1 ASAP:7 line:206
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:Q_1 ASAP:8 line:207
Info: scheduling reg_op:R_0 ASAP:7 line:204
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:P_0 ASAP:8 line:205
Info: scheduling reg_op:xF_0 ASAP:12 line:285
Info:  dependence reg_op:xP_0 ASAP:12 line:274
Info:  break on reg_op:xF_4 ASAP:12 line:286
Info: scheduling reg_op:f3 ASAP:7 line:176
Info:  dependence block_ram:dct_io_ptr ASAP:5 line:171
Info:  break on reg_op:f4 ASAP:7 line:177
Info: scheduling reg_op:xF2r ASAP:12 line:292
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor mux_m_op:mf ASAP:9 line:228
Info:  predecessor reg_op:xf0 ASAP:10 line:242
Info:  predecessor reg_op:xf1 ASAP:11 line:243
Info:  predecessor reg_op:xq1 ASAP:12 line:264
Info:  predecessor reg_op:xF_0 ASAP:13 line:285
Info:  break on reg_op:xF3r ASAP:12 line:293
Info: scheduling counter:xj ASAP:9 line:240
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor mux_m_op:mf ASAP:9 line:228
Info:  break on reg_op:xf0 ASAP:10 line:242
Info: scheduling reg_op:xg1 ASAP:10 line:253
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor mux_m_op:mf ASAP:9 line:228
Info:  predecessor reg_op:xf0 ASAP:10 line:242
Info:  predecessor reg_op:xf1 ASAP:11 line:243
Info:  break on reg_op:xh3 ASAP:11 line:254
Info: scheduling reg_op:s0a ASAP:7 line:197
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:q0a ASAP:8 line:198
Info: scheduling reg_op:s1 ASAP:8 line:196
Info:  dependence reg_op:h2 ASAP:7 line:183
Info:  break on reg_op:s0a ASAP:8 line:197
Info: scheduling reg_op:F_7 ASAP:8 line:213
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:F_5 ASAP:8 line:214
Info: scheduling reg_op:s0 ASAP:8 line:200
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:q0 ASAP:8 line:201
Info: scheduling reg_op:xQ_1 ASAP:11 line:276
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor mux_m_op:mf ASAP:9 line:228
Info:  predecessor reg_op:xf0 ASAP:10 line:242
Info:  predecessor reg_op:xf1 ASAP:11 line:243
Info:  predecessor reg_op:xq1 ASAP:12 line:264
Info:  break on reg_op:xQ_0 ASAP:12 line:277
Info: scheduling reg_op:xR_0 ASAP:11 line:273
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor mux_m_op:mf ASAP:9 line:228
Info:  predecessor reg_op:xf0 ASAP:10 line:242
Info:  predecessor reg_op:xf1 ASAP:11 line:243
Info:  predecessor reg_op:xq1 ASAP:12 line:264
Info:  break on reg_op:xP_0 ASAP:12 line:274
Info: scheduling reg_op:xf0 ASAP:10 line:242
Info:  dependence block_ram:dct_io_tmp ASAP:9 line:234
Info:  break on reg_op:xf1 ASAP:11 line:243
Info: scheduling block_ram:dct_io_tmp ASAP:9 line:234
Info:  dependence mux_m_op:mf ASAP:9 line:228
Info:  break on counter:xi ASAP:9 line:237
Info: scheduling counter:i ASAP:0 line:157
Info:  break on reg_op:i_plus_8 ASAP:1 line:159
Info: scheduling reg_op:xr1 ASAP:10 line:263
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor mux_m_op:mf ASAP:9 line:228
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  break on reg_op:xq1 ASAP:12 line:264
Info: scheduling reg_op:xf4 ASAP:11 line:246
Info:  dependence block_ram:dct_io_tmp ASAP:9 line:234
Info:  break on reg_op:xf5 ASAP:11 line:247
Info: scheduling reg_op:xF_5 ASAP:11 line:283
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor mux_m_op:mf ASAP:9 line:228
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  predecessor reg_op:xq1 ASAP:12 line:264
Info:  break on reg_op:xF_3 ASAP:12 line:284
Info: scheduling reg_op:xg2 ASAP:11 line:258
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor mux_m_op:mf ASAP:9 line:228
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  break on reg_op:xp0 ASAP:11 line:260
Info: scheduling const_op:c114[10] ASAP:0 line:0
Info: scheduling reg_op:xF1r ASAP:12 line:291
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor mux_m_op:mf ASAP:9 line:228
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  predecessor reg_op:xq1 ASAP:12 line:264
Info:  predecessor reg_op:xF_0 ASAP:13 line:285
Info:  break on reg_op:xF2r ASAP:13 line:292
Info: scheduling reg_op:F_0 ASAP:8 line:216
Info:  dependence reg_op:P_0 ASAP:8 line:205
Info:  break on reg_op:F_4 ASAP:8 line:217
Info: scheduling reg_op:F_6 ASAP:8 line:219
Info:  dependence reg_op:R_0 ASAP:8 line:204
Info:  break on mux_m_op:mf ASAP:9 line:228
Info: scheduling reg_op:F_4 ASAP:8 line:217
Info:  dependence reg_op:P_1 ASAP:8 line:206
Info:  break on reg_op:F_2 ASAP:8 line:218
Info: scheduling add_op_s:j_add_op_s_64 ASAP:3 line:0
Info:  dependence counter:j ASAP:2 line:163
Info: scheduling not_op:i_done_not_op ASAP:1 line:0
Info:  dependence counter:i ASAP:0 line:157
Info: scheduling reg_op:F_2 ASAP:8 line:218
Info:  dependence reg_op:R_1 ASAP:8 line:203
Info:  break on reg_op:F_6 ASAP:9 line:219
Info: scheduling reg_op:xq1 ASAP:12 line:264
Info:  dependence reg_op:xg2 ASAP:11 line:258
Info:  break on reg_op:xs1 ASAP:12 line:265
Info: scheduling reg_op:p0 ASAP:7 line:191
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:r0 ASAP:7 line:192
Info: scheduling reg_op:xF5r ASAP:12 line:295
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  predecessor reg_op:xq1 ASAP:12 line:264
Info:  predecessor reg_op:xF_0 ASAP:13 line:285
Info:  break on reg_op:xF6r ASAP:12 line:296
Info: scheduling reg_op:S_1 ASAP:8 line:209
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:S_0 ASAP:8 line:210
Info: scheduling reg_op:xF0r ASAP:12 line:290
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  predecessor reg_op:xq1 ASAP:12 line:264
Info:  predecessor reg_op:xF_0 ASAP:13 line:285
Info:  break on reg_op:xF1r ASAP:13 line:291
Info: scheduling reg_op:xf3 ASAP:11 line:245
Info:  dependence block_ram:dct_io_tmp ASAP:9 line:234
Info:  break on reg_op:xf4 ASAP:11 line:246
Info: scheduling reg_op:xf5 ASAP:11 line:247
Info:  dependence block_ram:dct_io_tmp ASAP:9 line:234
Info:  break on reg_op:xf6 ASAP:11 line:248
Info: scheduling reg_op:xF_6 ASAP:12 line:288
Info:  dependence reg_op:xR_0 ASAP:12 line:273
Info:  break on reg_op:xF0r ASAP:13 line:290
Info: scheduling const_op:c116[10] ASAP:0 line:0
Info: scheduling const_op:c112[10] ASAP:0 line:0
Info: scheduling reg_op:r0 ASAP:7 line:192
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:p1 ASAP:7 line:193
Info: scheduling reg_op:xs0a ASAP:12 line:266
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  predecessor reg_op:xq1 ASAP:12 line:264
Info:  break on reg_op:xq0a ASAP:12 line:267
Info: scheduling reg_op:xS_0 ASAP:12 line:279
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  predecessor reg_op:xq1 ASAP:12 line:264
Info:  break on reg_op:xF_1 ASAP:12 line:281
Info: scheduling reg_op:xS_1 ASAP:12 line:278
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  predecessor reg_op:xq1 ASAP:12 line:264
Info:  break on reg_op:xS_0 ASAP:12 line:279
Info: scheduling reg_op:h0 ASAP:7 line:188
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:g2 ASAP:7 line:189
Info: scheduling reg_op:i_plus_8 ASAP:1 line:159
Info:  dependence add_op_s:i_add_op_s_8 ASAP:1 line:0
Info:  break on counter:j ASAP:2 line:163
Info: scheduling reg_op:g0 ASAP:7 line:182
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:h2 ASAP:7 line:183
Info: scheduling reg_op:g1 ASAP:7 line:184
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:h3 ASAP:7 line:185
Info: scheduling reg_op:g3 ASAP:7 line:187
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:h0 ASAP:7 line:188
Info: scheduling input:init ASAP:0 line:0
Info: scheduling output:done ASAP:9 line:0
Info:  dependence counter:xi ASAP:9 line:237
Info: scheduling reg_op:xF4r ASAP:12 line:294
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  predecessor reg_op:xq1 ASAP:12 line:264
Info:  predecessor reg_op:xF_0 ASAP:13 line:285
Info:  break on reg_op:xF5r ASAP:13 line:295
Info: scheduling reg_op:xh3 ASAP:11 line:254
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  break on reg_op:xh1 ASAP:11 line:255
Info: scheduling reg_op:P_0 ASAP:8 line:205
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:P_1 ASAP:8 line:206
Info: scheduling reg_op:xh1 ASAP:11 line:255
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  break on reg_op:xg3 ASAP:11 line:256
Info: scheduling reg_op:Q_0 ASAP:8 line:208
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:S_1 ASAP:8 line:209
Info: scheduling reg_op:xP_0 ASAP:12 line:274
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  predecessor reg_op:xq1 ASAP:12 line:264
Info:  break on reg_op:xP_1 ASAP:12 line:275
Info: scheduling reg_op:xF_3 ASAP:12 line:284
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  predecessor reg_op:xq1 ASAP:12 line:264
Info:  break on reg_op:xF_0 ASAP:13 line:285
Info: scheduling reg_op:f4 ASAP:7 line:177
Info:  dependence block_ram:dct_io_ptr ASAP:5 line:171
Info:  break on reg_op:f5 ASAP:7 line:178
Info: scheduling reg_op:f0 ASAP:7 line:173
Info:  dependence block_ram:dct_io_ptr ASAP:5 line:171
Info:  break on reg_op:f1 ASAP:7 line:174
Info: scheduling reg_op:xf1 ASAP:11 line:243
Info:  dependence block_ram:dct_io_tmp ASAP:9 line:234
Info:  break on reg_op:xf2 ASAP:11 line:244
Info: scheduling reg_op:xF3r ASAP:12 line:293
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  predecessor reg_op:xq1 ASAP:12 line:264
Info:  predecessor reg_op:xF_0 ASAP:13 line:285
Info:  break on reg_op:xF4r ASAP:13 line:294
Info: scheduling block_ram:dct_io_ptr ASAP:5 line:171
Info:  dependence counter:i_1 ASAP:4 line:169
Info:  break on reg_op:f0 ASAP:7 line:173
Info: scheduling counter:j ASAP:2 line:163
Info:  dependence and_op:init_and_op_i_done_not_op ASAP:1 line:0
Info:  dependence reg_op:i_plus_8 ASAP:1 line:159
Info:  break on reg_op:j_plus_64 ASAP:3 line:165
Info: scheduling reg_op:xr0 ASAP:11 line:261
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  break on reg_op:xp1 ASAP:11 line:262
Info: scheduling reg_op:xh2 ASAP:11 line:252
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  break on reg_op:xg1 ASAP:11 line:253
Info: scheduling block_ram:dct_o ASAP:12 line:309
Info:  dependence mux_m_op:xmf ASAP:13 line:306
Info: scheduling reg_op:xp0 ASAP:11 line:260
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  break on reg_op:xr0 ASAP:11 line:261
Info: scheduling reg_op:f6 ASAP:7 line:179
Info:  dependence block_ram:dct_io_ptr ASAP:5 line:171
Info:  break on reg_op:f7 ASAP:7 line:180
Info: scheduling reg_op:xQ_0 ASAP:12 line:277
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  predecessor reg_op:xq1 ASAP:12 line:264
Info:  break on reg_op:xS_1 ASAP:12 line:278
Info: scheduling const_op:c117[10] ASAP:0 line:0
Info: scheduling reg_op:f2 ASAP:7 line:175
Info:  dependence block_ram:dct_io_ptr ASAP:5 line:171
Info:  break on reg_op:f3 ASAP:7 line:176
Info: scheduling counter:xi ASAP:9 line:237
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  break on counter:xj ASAP:9 line:240
Info: scheduling reg_op:xq0a ASAP:12 line:267
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  predecessor reg_op:xq1 ASAP:12 line:264
Info:  break on reg_op:xq0 ASAP:12 line:269
Info: scheduling reg_op:xF_1 ASAP:12 line:281
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  predecessor reg_op:xq1 ASAP:12 line:264
Info:  break on reg_op:xF_7 ASAP:12 line:282
Info: scheduling reg_op:xF_2 ASAP:12 line:287
Info:  dependence reg_op:xR_1 ASAP:12 line:272
Info:  break on reg_op:xF_6 ASAP:13 line:288
Info: scheduling reg_op:xs0 ASAP:12 line:270
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  predecessor reg_op:xq1 ASAP:12 line:264
Info:  break on reg_op:xR_1 ASAP:12 line:272
Info: scheduling reg_op:R_1 ASAP:8 line:203
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:R_0 ASAP:8 line:204
Info: scheduling mux_m_op:mf ASAP:9 line:228
Info:  dependence reg_op:F_0 ASAP:9 line:216
Info:  break on block_ram:dct_io_tmp ASAP:9 line:234
Info: scheduling reg_op:F_3 ASAP:8 line:215
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:F_0 ASAP:9 line:216
Info: scheduling reg_op:q0a ASAP:8 line:198
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:s0 ASAP:8 line:200
Info: scheduling reg_op:h1 ASAP:7 line:186
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:g3 ASAP:7 line:187
Info: scheduling reg_op:xF_7 ASAP:12 line:282
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  predecessor reg_op:xq1 ASAP:12 line:264
Info:  break on reg_op:xF_5 ASAP:12 line:283
Info: scheduling const_op:c111[10] ASAP:0 line:0
Info: scheduling reg_op:xg3 ASAP:11 line:256
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  break on reg_op:xh0 ASAP:11 line:257
Info: scheduling const_op:c115[10] ASAP:0 line:0
Info: scheduling reg_op:q0 ASAP:8 line:201
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:R_1 ASAP:8 line:203
Info: scheduling reg_op:q1 ASAP:8 line:195
Info:  dependence reg_op:g2 ASAP:7 line:189
Info:  break on reg_op:s1 ASAP:8 line:196
Info: scheduling reg_op:xf6 ASAP:11 line:248
Info:  dependence block_ram:dct_io_tmp ASAP:9 line:234
Info:  break on reg_op:xf7 ASAP:11 line:249
Info: scheduling reg_op:xf2 ASAP:11 line:244
Info:  dependence block_ram:dct_io_tmp ASAP:9 line:234
Info:  break on reg_op:xf3 ASAP:11 line:245
Info: scheduling counter:i_1 ASAP:4 line:169
Info:  dependence counter:j ASAP:2 line:163
Info:  dependence reg_op:j_plus_64 ASAP:3 line:165
Info:  break on block_ram:dct_io_ptr ASAP:5 line:171
Info: scheduling reg_op:g2 ASAP:7 line:189
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:p0 ASAP:7 line:191
Info: scheduling mux_m_op:xmf ASAP:13 line:306
Info:  dependence reg_op:xF0r ASAP:13 line:290
Info:  break on block_ram:dct_o ASAP:13 line:309
Info: scheduling output:output[32] ASAP:14 line:0
Info:  dependence block_ram:dct_o ASAP:13 line:309
Info: scheduling reg_op:j_plus_64 ASAP:3 line:165
Info:  dependence add_op_s:j_add_op_s_64 ASAP:3 line:0
Info:  break on counter:i_1 ASAP:4 line:169
Info: scheduling reg_op:h3 ASAP:7 line:185
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:h1 ASAP:7 line:186
Info: scheduling and_op:init_and_op_i_done_not_op ASAP:1 line:0
Info:  dependence not_op:i_done_not_op ASAP:1 line:0
Info: scheduling reg_op:xR_1 ASAP:12 line:272
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  predecessor reg_op:xq1 ASAP:12 line:264
Info:  break on reg_op:xR_0 ASAP:12 line:273
Info: scheduling reg_op:F_5 ASAP:8 line:214
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:F_3 ASAP:8 line:215
Info: scheduling reg_op:F_1 ASAP:8 line:212
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:F_7 ASAP:8 line:213
Info: scheduling reg_op:h2 ASAP:7 line:183
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:g1 ASAP:7 line:184
Info: scheduling const_op:c113[10] ASAP:0 line:0
Info: scheduling reg_op:xf7 ASAP:11 line:249
Info:  dependence block_ram:dct_io_tmp ASAP:9 line:234
Info:  break on reg_op:xg0 ASAP:11 line:251
Info: scheduling reg_op:xF_4 ASAP:12 line:286
Info:  dependence reg_op:xP_1 ASAP:12 line:275
Info:  break on reg_op:xF_2 ASAP:13 line:287
Info: scheduling reg_op:r1 ASAP:7 line:194
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:q1 ASAP:8 line:195
Info: scheduling reg_op:p1 ASAP:7 line:193
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:r1 ASAP:7 line:194
Info: scheduling reg_op:xh0 ASAP:11 line:257
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  break on reg_op:xg2 ASAP:11 line:258
Info: scheduling reg_op:xq0 ASAP:12 line:269
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  predecessor reg_op:xq1 ASAP:12 line:264
Info:  break on reg_op:xs0 ASAP:12 line:270
Info: scheduling reg_op:xF6r ASAP:12 line:296
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  predecessor reg_op:xq1 ASAP:12 line:264
Info:  predecessor reg_op:xF_0 ASAP:13 line:285
Info:  break on reg_op:xF7r ASAP:12 line:297
Info: scheduling reg_op:S_0 ASAP:8 line:210
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:F_1 ASAP:8 line:212
Info: scheduling reg_op:xF7r ASAP:12 line:297
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  predecessor reg_op:xq1 ASAP:12 line:264
Info:  predecessor reg_op:xF_0 ASAP:13 line:285
Info:  break on mux_m_op:xmf ASAP:14 line:306
Info: scheduling reg_op:xs1 ASAP:12 line:265
Info:  dependence reg_op:xh2 ASAP:11 line:252
Info:  break on reg_op:xs0a ASAP:12 line:266
Info: scheduling reg_op:xg0 ASAP:11 line:251
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  break on reg_op:xh2 ASAP:11 line:252
Info: scheduling const_op:c118[10] ASAP:0 line:0
Info: scheduling add_op_s:i_add_op_s_8 ASAP:1 line:0
Info:  dependence counter:i ASAP:0 line:157
Info: scheduling reg_op:f5 ASAP:7 line:178
Info:  dependence block_ram:dct_io_ptr ASAP:5 line:171
Info:  break on reg_op:f6 ASAP:7 line:179
Info: scheduling reg_op:xP_1 ASAP:12 line:275
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  predecessor reg_op:xq1 ASAP:12 line:264
Info:  break on reg_op:xQ_1 ASAP:12 line:276
Info: scheduling reg_op:f1 ASAP:7 line:174
Info:  dependence block_ram:dct_io_ptr ASAP:5 line:171
Info:  break on reg_op:f2 ASAP:7 line:175
Info: scheduling reg_op:f7 ASAP:7 line:180
Info:  dependence block_ram:dct_io_ptr ASAP:5 line:171
Info:  break on reg_op:g0 ASAP:7 line:182
Info: scheduling reg_op:xp1 ASAP:11 line:262
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  break on reg_op:xr1 ASAP:11 line:263
Info: scheduling reg_op:Q_1 ASAP:8 line:207
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:Q_0 ASAP:8 line:208
Info: scheduling reg_op:P_1 ASAP:8 line:206
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:Q_1 ASAP:8 line:207
Info: scheduling reg_op:R_0 ASAP:8 line:204
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:P_0 ASAP:8 line:205
Info: scheduling reg_op:xF_0 ASAP:13 line:285
Info:  dependence reg_op:xP_0 ASAP:12 line:274
Info:  break on reg_op:xF_4 ASAP:13 line:286
Info: scheduling reg_op:f3 ASAP:7 line:176
Info:  dependence block_ram:dct_io_ptr ASAP:5 line:171
Info:  break on reg_op:f4 ASAP:7 line:177
Info: scheduling reg_op:xF2r ASAP:13 line:292
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  predecessor reg_op:xq1 ASAP:12 line:264
Info:  predecessor reg_op:xF_0 ASAP:13 line:285
Info:  break on reg_op:xF3r ASAP:13 line:293
Info: scheduling counter:xj ASAP:9 line:240
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  break on reg_op:xf0 ASAP:11 line:242
Info: scheduling reg_op:xg1 ASAP:11 line:253
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  break on reg_op:xh3 ASAP:11 line:254
Info: scheduling reg_op:s0a ASAP:8 line:197
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:q0a ASAP:8 line:198
Info: scheduling reg_op:s1 ASAP:8 line:196
Info:  dependence reg_op:h2 ASAP:7 line:183
Info:  break on reg_op:s0a ASAP:8 line:197
Info: scheduling reg_op:F_7 ASAP:8 line:213
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:F_5 ASAP:8 line:214
Info: scheduling reg_op:s0 ASAP:8 line:200
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:q0 ASAP:8 line:201
Info: scheduling reg_op:xQ_1 ASAP:12 line:276
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  predecessor reg_op:xq1 ASAP:12 line:264
Info:  break on reg_op:xQ_0 ASAP:12 line:277
Info: scheduling reg_op:xR_0 ASAP:12 line:273
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  predecessor reg_op:xq1 ASAP:12 line:264
Info:  break on reg_op:xP_0 ASAP:12 line:274
Info: scheduling reg_op:xf0 ASAP:11 line:242
Info:  dependence block_ram:dct_io_tmp ASAP:9 line:234
Info:  break on reg_op:xf1 ASAP:11 line:243
Info: scheduling block_ram:dct_io_tmp ASAP:9 line:234
Info:  dependence mux_m_op:mf ASAP:10 line:228
Info:  break on counter:xi ASAP:9 line:237
Info: scheduling counter:i ASAP:0 line:157
Info:  break on reg_op:i_plus_8 ASAP:1 line:159
Info: scheduling reg_op:xr1 ASAP:11 line:263
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  break on reg_op:xq1 ASAP:12 line:264
Info: scheduling reg_op:xf4 ASAP:11 line:246
Info:  dependence block_ram:dct_io_tmp ASAP:10 line:234
Info:  break on reg_op:xf5 ASAP:11 line:247
Info: scheduling reg_op:xF_5 ASAP:12 line:283
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  predecessor reg_op:xf4 ASAP:12 line:246
Info:  break on reg_op:xF_3 ASAP:12 line:284
Info: scheduling reg_op:xg2 ASAP:11 line:258
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  predecessor reg_op:xf4 ASAP:12 line:246
Info:  break on reg_op:xp0 ASAP:11 line:260
Info: scheduling const_op:c114[10] ASAP:0 line:0
Info: scheduling reg_op:xF1r ASAP:13 line:291
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  predecessor reg_op:xf4 ASAP:12 line:246
Info:  predecessor reg_op:xF_0 ASAP:13 line:285
Info:  break on reg_op:xF2r ASAP:13 line:292
Info: scheduling reg_op:F_0 ASAP:9 line:216
Info:  dependence reg_op:P_0 ASAP:8 line:205
Info:  break on reg_op:F_4 ASAP:9 line:217
Info: scheduling reg_op:F_6 ASAP:9 line:219
Info:  dependence reg_op:R_0 ASAP:8 line:204
Info:  break on mux_m_op:mf ASAP:10 line:228
Info: scheduling reg_op:F_4 ASAP:9 line:217
Info:  dependence reg_op:P_1 ASAP:8 line:206
Info:  break on reg_op:F_2 ASAP:9 line:218
Info: scheduling add_op_s:j_add_op_s_64 ASAP:3 line:0
Info:  dependence counter:j ASAP:2 line:163
Info: scheduling not_op:i_done_not_op ASAP:1 line:0
Info:  dependence counter:i ASAP:0 line:157
Info: scheduling reg_op:F_2 ASAP:9 line:218
Info:  dependence reg_op:R_1 ASAP:8 line:203
Info:  break on reg_op:F_6 ASAP:9 line:219
Info: scheduling reg_op:xq1 ASAP:12 line:264
Info:  dependence reg_op:xg2 ASAP:12 line:258
Info:  break on reg_op:xs1 ASAP:12 line:265
Info: scheduling reg_op:p0 ASAP:7 line:191
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:r0 ASAP:7 line:192
Info: scheduling reg_op:xF5r ASAP:13 line:295
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  predecessor reg_op:xf4 ASAP:12 line:246
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xF6r ASAP:13 line:296
Info: scheduling reg_op:S_1 ASAP:8 line:209
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:S_0 ASAP:8 line:210
Info: scheduling reg_op:xF0r ASAP:13 line:290
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  predecessor reg_op:xf4 ASAP:12 line:246
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xF1r ASAP:13 line:291
Info: scheduling reg_op:xf3 ASAP:11 line:245
Info:  dependence block_ram:dct_io_tmp ASAP:10 line:234
Info:  break on reg_op:xf4 ASAP:12 line:246
Info: scheduling reg_op:xf5 ASAP:11 line:247
Info:  dependence block_ram:dct_io_tmp ASAP:10 line:234
Info:  break on reg_op:xf6 ASAP:11 line:248
Info: scheduling reg_op:xF_6 ASAP:13 line:288
Info:  dependence reg_op:xR_0 ASAP:12 line:273
Info:  break on reg_op:xF0r ASAP:13 line:290
Info: scheduling const_op:c116[10] ASAP:0 line:0
Info: scheduling const_op:c112[10] ASAP:0 line:0
Info: scheduling reg_op:r0 ASAP:7 line:192
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:p1 ASAP:7 line:193
Info: scheduling reg_op:xs0a ASAP:12 line:266
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  predecessor reg_op:xf3 ASAP:12 line:245
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xq0a ASAP:12 line:267
Info: scheduling reg_op:xS_0 ASAP:12 line:279
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  predecessor reg_op:xf3 ASAP:12 line:245
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xF_1 ASAP:12 line:281
Info: scheduling reg_op:xS_1 ASAP:12 line:278
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  predecessor reg_op:xf3 ASAP:12 line:245
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xS_0 ASAP:13 line:279
Info: scheduling reg_op:h0 ASAP:7 line:188
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:g2 ASAP:7 line:189
Info: scheduling reg_op:i_plus_8 ASAP:1 line:159
Info:  dependence add_op_s:i_add_op_s_8 ASAP:1 line:0
Info:  break on counter:j ASAP:2 line:163
Info: scheduling reg_op:g0 ASAP:7 line:182
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:h2 ASAP:7 line:183
Info: scheduling reg_op:g1 ASAP:7 line:184
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:h3 ASAP:7 line:185
Info: scheduling reg_op:g3 ASAP:7 line:187
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:h0 ASAP:7 line:188
Info: scheduling input:init ASAP:0 line:0
Info: scheduling output:done ASAP:10 line:0
Info:  dependence counter:xi ASAP:9 line:237
Info: scheduling reg_op:xF4r ASAP:13 line:294
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  predecessor reg_op:xf3 ASAP:12 line:245
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xF5r ASAP:13 line:295
Info: scheduling reg_op:xh3 ASAP:11 line:254
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  predecessor reg_op:xf3 ASAP:12 line:245
Info:  break on reg_op:xh1 ASAP:11 line:255
Info: scheduling reg_op:P_0 ASAP:8 line:205
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:P_1 ASAP:8 line:206
Info: scheduling reg_op:xh1 ASAP:11 line:255
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  predecessor reg_op:xf3 ASAP:12 line:245
Info:  break on reg_op:xg3 ASAP:11 line:256
Info: scheduling reg_op:Q_0 ASAP:8 line:208
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:S_1 ASAP:8 line:209
Info: scheduling reg_op:xP_0 ASAP:12 line:274
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  predecessor reg_op:xf3 ASAP:12 line:245
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xP_1 ASAP:12 line:275
Info: scheduling reg_op:xF_3 ASAP:12 line:284
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  predecessor reg_op:xf3 ASAP:12 line:245
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xF_0 ASAP:13 line:285
Info: scheduling reg_op:f4 ASAP:7 line:177
Info:  dependence block_ram:dct_io_ptr ASAP:5 line:171
Info:  break on reg_op:f5 ASAP:7 line:178
Info: scheduling reg_op:f0 ASAP:7 line:173
Info:  dependence block_ram:dct_io_ptr ASAP:5 line:171
Info:  break on reg_op:f1 ASAP:7 line:174
Info: scheduling reg_op:xf1 ASAP:11 line:243
Info:  dependence block_ram:dct_io_tmp ASAP:10 line:234
Info:  break on reg_op:xf2 ASAP:11 line:244
Info: scheduling reg_op:xF3r ASAP:13 line:293
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  predecessor reg_op:xf1 ASAP:12 line:243
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xF4r ASAP:13 line:294
Info: scheduling block_ram:dct_io_ptr ASAP:5 line:171
Info:  dependence counter:i_1 ASAP:4 line:169
Info:  break on reg_op:f0 ASAP:7 line:173
Info: scheduling counter:j ASAP:2 line:163
Info:  dependence and_op:init_and_op_i_done_not_op ASAP:1 line:0
Info:  dependence reg_op:i_plus_8 ASAP:1 line:159
Info:  break on reg_op:j_plus_64 ASAP:3 line:165
Info: scheduling reg_op:xr0 ASAP:11 line:261
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  predecessor reg_op:xf1 ASAP:12 line:243
Info:  break on reg_op:xp1 ASAP:11 line:262
Info: scheduling reg_op:xh2 ASAP:11 line:252
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  predecessor reg_op:xf1 ASAP:12 line:243
Info:  break on reg_op:xg1 ASAP:11 line:253
Info: scheduling block_ram:dct_o ASAP:13 line:309
Info:  dependence mux_m_op:xmf ASAP:14 line:306
Info: scheduling reg_op:xp0 ASAP:11 line:260
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  predecessor reg_op:xf1 ASAP:12 line:243
Info:  break on reg_op:xr0 ASAP:12 line:261
Info: scheduling reg_op:f6 ASAP:7 line:179
Info:  dependence block_ram:dct_io_ptr ASAP:5 line:171
Info:  break on reg_op:f7 ASAP:7 line:180
Info: scheduling reg_op:xQ_0 ASAP:12 line:277
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  predecessor reg_op:xf1 ASAP:12 line:243
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xS_1 ASAP:13 line:278
Info: scheduling const_op:c117[10] ASAP:0 line:0
Info: scheduling reg_op:f2 ASAP:7 line:175
Info:  dependence block_ram:dct_io_ptr ASAP:5 line:171
Info:  break on reg_op:f3 ASAP:7 line:176
Info: scheduling counter:xi ASAP:9 line:237
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  break on counter:xj ASAP:10 line:240
Info: scheduling reg_op:xq0a ASAP:12 line:267
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  predecessor reg_op:xf1 ASAP:12 line:243
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xq0 ASAP:12 line:269
Info: scheduling reg_op:xF_1 ASAP:12 line:281
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  predecessor reg_op:xf1 ASAP:12 line:243
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xF_7 ASAP:12 line:282
Info: scheduling reg_op:xF_2 ASAP:13 line:287
Info:  dependence reg_op:xR_1 ASAP:12 line:272
Info:  break on reg_op:xF_6 ASAP:13 line:288
Info: scheduling reg_op:xs0 ASAP:12 line:270
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  predecessor reg_op:xf1 ASAP:12 line:243
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xR_1 ASAP:12 line:272
Info: scheduling reg_op:R_1 ASAP:8 line:203
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:R_0 ASAP:8 line:204
Info: scheduling mux_m_op:mf ASAP:10 line:228
Info:  dependence reg_op:F_0 ASAP:9 line:216
Info:  break on block_ram:dct_io_tmp ASAP:10 line:234
Info: scheduling reg_op:F_3 ASAP:8 line:215
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:F_0 ASAP:9 line:216
Info: scheduling reg_op:q0a ASAP:8 line:198
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:s0 ASAP:8 line:200
Info: scheduling reg_op:h1 ASAP:7 line:186
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:g3 ASAP:7 line:187
Info: scheduling reg_op:xF_7 ASAP:12 line:282
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  predecessor reg_op:xf1 ASAP:12 line:243
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xF_5 ASAP:12 line:283
Info: scheduling const_op:c111[10] ASAP:0 line:0
Info: scheduling reg_op:xg3 ASAP:11 line:256
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  predecessor reg_op:xf1 ASAP:12 line:243
Info:  break on reg_op:xh0 ASAP:11 line:257
Info: scheduling const_op:c115[10] ASAP:0 line:0
Info: scheduling reg_op:q0 ASAP:8 line:201
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:R_1 ASAP:8 line:203
Info: scheduling reg_op:q1 ASAP:8 line:195
Info:  dependence reg_op:g2 ASAP:7 line:189
Info:  break on reg_op:s1 ASAP:8 line:196
Info: scheduling reg_op:xf6 ASAP:11 line:248
Info:  dependence block_ram:dct_io_tmp ASAP:10 line:234
Info:  break on reg_op:xf7 ASAP:11 line:249
Info: scheduling reg_op:xf2 ASAP:11 line:244
Info:  dependence block_ram:dct_io_tmp ASAP:10 line:234
Info:  break on reg_op:xf3 ASAP:12 line:245
Info: scheduling counter:i_1 ASAP:4 line:169
Info:  dependence counter:j ASAP:2 line:163
Info:  dependence reg_op:j_plus_64 ASAP:3 line:165
Info:  break on block_ram:dct_io_ptr ASAP:5 line:171
Info: scheduling reg_op:g2 ASAP:7 line:189
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:p0 ASAP:7 line:191
Info: scheduling mux_m_op:xmf ASAP:14 line:306
Info:  dependence reg_op:xF0r ASAP:13 line:290
Info:  break on block_ram:dct_o ASAP:14 line:309
Info: scheduling output:output[32] ASAP:15 line:0
Info:  dependence block_ram:dct_o ASAP:14 line:309
Info: scheduling reg_op:j_plus_64 ASAP:3 line:165
Info:  dependence add_op_s:j_add_op_s_64 ASAP:3 line:0
Info:  break on counter:i_1 ASAP:4 line:169
Info: scheduling reg_op:h3 ASAP:7 line:185
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:h1 ASAP:7 line:186
Info: scheduling and_op:init_and_op_i_done_not_op ASAP:1 line:0
Info:  dependence not_op:i_done_not_op ASAP:1 line:0
Info: scheduling reg_op:xR_1 ASAP:12 line:272
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  predecessor reg_op:xf1 ASAP:12 line:243
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xR_0 ASAP:12 line:273
Info: scheduling reg_op:F_5 ASAP:8 line:214
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:F_3 ASAP:8 line:215
Info: scheduling reg_op:F_1 ASAP:8 line:212
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:F_7 ASAP:8 line:213
Info: scheduling reg_op:h2 ASAP:7 line:183
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:g1 ASAP:7 line:184
Info: scheduling const_op:c113[10] ASAP:0 line:0
Info: scheduling reg_op:xf7 ASAP:11 line:249
Info:  dependence block_ram:dct_io_tmp ASAP:10 line:234
Info:  break on reg_op:xg0 ASAP:11 line:251
Info: scheduling reg_op:xF_4 ASAP:13 line:286
Info:  dependence reg_op:xP_1 ASAP:12 line:275
Info:  break on reg_op:xF_2 ASAP:13 line:287
Info: scheduling reg_op:r1 ASAP:7 line:194
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:q1 ASAP:8 line:195
Info: scheduling reg_op:p1 ASAP:7 line:193
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:r1 ASAP:7 line:194
Info: scheduling reg_op:xh0 ASAP:11 line:257
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  predecessor reg_op:xf1 ASAP:12 line:243
Info:  break on reg_op:xg2 ASAP:12 line:258
Info: scheduling reg_op:xq0 ASAP:12 line:269
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  predecessor reg_op:xf1 ASAP:12 line:243
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xs0 ASAP:13 line:270
Info: scheduling reg_op:xF6r ASAP:13 line:296
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  predecessor reg_op:xf1 ASAP:12 line:243
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xF7r ASAP:13 line:297
Info: scheduling reg_op:S_0 ASAP:8 line:210
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:F_1 ASAP:8 line:212
Info: scheduling reg_op:xF7r ASAP:13 line:297
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  predecessor reg_op:xf1 ASAP:12 line:243
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on mux_m_op:xmf ASAP:14 line:306
Info: scheduling reg_op:xs1 ASAP:12 line:265
Info:  dependence reg_op:xh2 ASAP:12 line:252
Info:  break on reg_op:xs0a ASAP:13 line:266
Info: scheduling reg_op:xg0 ASAP:11 line:251
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  predecessor reg_op:xf1 ASAP:12 line:243
Info:  break on reg_op:xh2 ASAP:12 line:252
Info: scheduling const_op:c118[10] ASAP:0 line:0
Info: scheduling add_op_s:i_add_op_s_8 ASAP:1 line:0
Info:  dependence counter:i ASAP:0 line:157
Info: scheduling reg_op:f5 ASAP:7 line:178
Info:  dependence block_ram:dct_io_ptr ASAP:5 line:171
Info:  break on reg_op:f6 ASAP:7 line:179
Info: scheduling reg_op:xP_1 ASAP:12 line:275
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  predecessor reg_op:xf1 ASAP:12 line:243
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xQ_1 ASAP:12 line:276
Info: scheduling reg_op:f1 ASAP:7 line:174
Info:  dependence block_ram:dct_io_ptr ASAP:5 line:171
Info:  break on reg_op:f2 ASAP:7 line:175
Info: scheduling reg_op:f7 ASAP:7 line:180
Info:  dependence block_ram:dct_io_ptr ASAP:5 line:171
Info:  break on reg_op:g0 ASAP:7 line:182
Info: scheduling reg_op:xp1 ASAP:11 line:262
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  predecessor reg_op:xf1 ASAP:12 line:243
Info:  break on reg_op:xr1 ASAP:11 line:263
Info: scheduling reg_op:Q_1 ASAP:8 line:207
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:Q_0 ASAP:8 line:208
Info: scheduling reg_op:P_1 ASAP:8 line:206
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:Q_1 ASAP:8 line:207
Info: scheduling reg_op:R_0 ASAP:8 line:204
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:P_0 ASAP:8 line:205
Info: scheduling reg_op:xF_0 ASAP:13 line:285
Info:  dependence reg_op:xP_0 ASAP:13 line:274
Info:  break on reg_op:xF_4 ASAP:13 line:286
Info: scheduling reg_op:f3 ASAP:7 line:176
Info:  dependence block_ram:dct_io_ptr ASAP:5 line:171
Info:  break on reg_op:f4 ASAP:7 line:177
Info: scheduling reg_op:xF2r ASAP:13 line:292
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  predecessor reg_op:xf1 ASAP:12 line:243
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  predecessor reg_op:xF_0 ASAP:14 line:285
Info:  break on reg_op:xF3r ASAP:13 line:293
Info: scheduling counter:xj ASAP:10 line:240
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  break on reg_op:xf0 ASAP:11 line:242
Info: scheduling reg_op:xg1 ASAP:11 line:253
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  predecessor reg_op:xf1 ASAP:12 line:243
Info:  break on reg_op:xh3 ASAP:12 line:254
Info: scheduling reg_op:s0a ASAP:8 line:197
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:q0a ASAP:8 line:198
Info: scheduling reg_op:s1 ASAP:8 line:196
Info:  dependence reg_op:h2 ASAP:7 line:183
Info:  break on reg_op:s0a ASAP:8 line:197
Info: scheduling reg_op:F_7 ASAP:8 line:213
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:F_5 ASAP:8 line:214
Info: scheduling reg_op:s0 ASAP:8 line:200
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:q0 ASAP:8 line:201
Info: scheduling reg_op:xQ_1 ASAP:12 line:276
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  predecessor reg_op:xf1 ASAP:12 line:243
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xQ_0 ASAP:13 line:277
Info: scheduling reg_op:xR_0 ASAP:12 line:273
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:11 line:242
Info:  predecessor reg_op:xf1 ASAP:12 line:243
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xP_0 ASAP:13 line:274
Info: scheduling reg_op:xf0 ASAP:11 line:242
Info:  dependence block_ram:dct_io_tmp ASAP:10 line:234
Info:  break on reg_op:xf1 ASAP:12 line:243
Info: scheduling block_ram:dct_io_tmp ASAP:10 line:234
Info:  dependence mux_m_op:mf ASAP:10 line:228
Info:  break on counter:xi ASAP:10 line:237
Info: scheduling counter:i ASAP:0 line:157
Info:  break on reg_op:i_plus_8 ASAP:1 line:159
Info: scheduling reg_op:xr1 ASAP:11 line:263
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  break on reg_op:xq1 ASAP:13 line:264
Info: scheduling reg_op:xf4 ASAP:12 line:246
Info:  dependence block_ram:dct_io_tmp ASAP:10 line:234
Info:  break on reg_op:xf5 ASAP:12 line:247
Info: scheduling reg_op:xF_5 ASAP:12 line:283
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xF_3 ASAP:13 line:284
Info: scheduling reg_op:xg2 ASAP:12 line:258
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  break on reg_op:xp0 ASAP:12 line:260
Info: scheduling const_op:c114[10] ASAP:0 line:0
Info: scheduling reg_op:xF1r ASAP:13 line:291
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  predecessor reg_op:xF_0 ASAP:14 line:285
Info:  break on reg_op:xF2r ASAP:14 line:292
Info: scheduling reg_op:F_0 ASAP:9 line:216
Info:  dependence reg_op:P_0 ASAP:8 line:205
Info:  break on reg_op:F_4 ASAP:9 line:217
Info: scheduling reg_op:F_6 ASAP:9 line:219
Info:  dependence reg_op:R_0 ASAP:8 line:204
Info:  break on mux_m_op:mf ASAP:10 line:228
Info: scheduling reg_op:F_4 ASAP:9 line:217
Info:  dependence reg_op:P_1 ASAP:8 line:206
Info:  break on reg_op:F_2 ASAP:9 line:218
Info: scheduling add_op_s:j_add_op_s_64 ASAP:3 line:0
Info:  dependence counter:j ASAP:2 line:163
Info: scheduling not_op:i_done_not_op ASAP:1 line:0
Info:  dependence counter:i ASAP:0 line:157
Info: scheduling reg_op:F_2 ASAP:9 line:218
Info:  dependence reg_op:R_1 ASAP:8 line:203
Info:  break on reg_op:F_6 ASAP:9 line:219
Info: scheduling reg_op:xq1 ASAP:13 line:264
Info:  dependence reg_op:xg2 ASAP:12 line:258
Info:  break on reg_op:xs1 ASAP:13 line:265
Info: scheduling reg_op:p0 ASAP:7 line:191
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:r0 ASAP:7 line:192
Info: scheduling reg_op:xF5r ASAP:13 line:295
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  predecessor reg_op:xF_0 ASAP:14 line:285
Info:  break on reg_op:xF6r ASAP:13 line:296
Info: scheduling reg_op:S_1 ASAP:8 line:209
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:S_0 ASAP:8 line:210
Info: scheduling reg_op:xF0r ASAP:13 line:290
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  predecessor reg_op:xF_0 ASAP:14 line:285
Info:  break on reg_op:xF1r ASAP:14 line:291
Info: scheduling reg_op:xf3 ASAP:12 line:245
Info:  dependence block_ram:dct_io_tmp ASAP:10 line:234
Info:  break on reg_op:xf4 ASAP:12 line:246
Info: scheduling reg_op:xf5 ASAP:12 line:247
Info:  dependence block_ram:dct_io_tmp ASAP:10 line:234
Info:  break on reg_op:xf6 ASAP:12 line:248
Info: scheduling reg_op:xF_6 ASAP:13 line:288
Info:  dependence reg_op:xR_0 ASAP:13 line:273
Info:  break on reg_op:xF0r ASAP:14 line:290
Info: scheduling const_op:c116[10] ASAP:0 line:0
Info: scheduling const_op:c112[10] ASAP:0 line:0
Info: scheduling reg_op:r0 ASAP:7 line:192
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:p1 ASAP:7 line:193
Info: scheduling reg_op:xs0a ASAP:13 line:266
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xq0a ASAP:13 line:267
Info: scheduling reg_op:xS_0 ASAP:13 line:279
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xF_1 ASAP:13 line:281
Info: scheduling reg_op:xS_1 ASAP:13 line:278
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xS_0 ASAP:13 line:279
Info: scheduling reg_op:h0 ASAP:7 line:188
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:g2 ASAP:7 line:189
Info: scheduling reg_op:i_plus_8 ASAP:1 line:159
Info:  dependence add_op_s:i_add_op_s_8 ASAP:1 line:0
Info:  break on counter:j ASAP:2 line:163
Info: scheduling reg_op:g0 ASAP:7 line:182
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:h2 ASAP:7 line:183
Info: scheduling reg_op:g1 ASAP:7 line:184
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:h3 ASAP:7 line:185
Info: scheduling reg_op:g3 ASAP:7 line:187
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:h0 ASAP:7 line:188
Info: scheduling input:init ASAP:0 line:0
Info: scheduling output:done ASAP:10 line:0
Info:  dependence counter:xi ASAP:10 line:237
Info: scheduling reg_op:xF4r ASAP:13 line:294
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  predecessor reg_op:xF_0 ASAP:14 line:285
Info:  break on reg_op:xF5r ASAP:14 line:295
Info: scheduling reg_op:xh3 ASAP:12 line:254
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  break on reg_op:xh1 ASAP:12 line:255
Info: scheduling reg_op:P_0 ASAP:8 line:205
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:P_1 ASAP:8 line:206
Info: scheduling reg_op:xh1 ASAP:12 line:255
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  break on reg_op:xg3 ASAP:12 line:256
Info: scheduling reg_op:Q_0 ASAP:8 line:208
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:S_1 ASAP:8 line:209
Info: scheduling reg_op:xP_0 ASAP:13 line:274
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xP_1 ASAP:13 line:275
Info: scheduling reg_op:xF_3 ASAP:13 line:284
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xF_0 ASAP:14 line:285
Info: scheduling reg_op:f4 ASAP:7 line:177
Info:  dependence block_ram:dct_io_ptr ASAP:5 line:171
Info:  break on reg_op:f5 ASAP:7 line:178
Info: scheduling reg_op:f0 ASAP:7 line:173
Info:  dependence block_ram:dct_io_ptr ASAP:5 line:171
Info:  break on reg_op:f1 ASAP:7 line:174
Info: scheduling reg_op:xf1 ASAP:12 line:243
Info:  dependence block_ram:dct_io_tmp ASAP:10 line:234
Info:  break on reg_op:xf2 ASAP:12 line:244
Info: scheduling reg_op:xF3r ASAP:13 line:293
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  predecessor reg_op:xF_0 ASAP:14 line:285
Info:  break on reg_op:xF4r ASAP:14 line:294
Info: scheduling block_ram:dct_io_ptr ASAP:5 line:171
Info:  dependence counter:i_1 ASAP:4 line:169
Info:  break on reg_op:f0 ASAP:7 line:173
Info: scheduling counter:j ASAP:2 line:163
Info:  dependence and_op:init_and_op_i_done_not_op ASAP:1 line:0
Info:  dependence reg_op:i_plus_8 ASAP:1 line:159
Info:  break on reg_op:j_plus_64 ASAP:3 line:165
Info: scheduling reg_op:xr0 ASAP:12 line:261
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  break on reg_op:xp1 ASAP:12 line:262
Info: scheduling reg_op:xh2 ASAP:12 line:252
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  break on reg_op:xg1 ASAP:12 line:253
Info: scheduling block_ram:dct_o ASAP:14 line:309
Info:  dependence mux_m_op:xmf ASAP:14 line:306
Info: scheduling reg_op:xp0 ASAP:12 line:260
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  break on reg_op:xr0 ASAP:12 line:261
Info: scheduling reg_op:f6 ASAP:7 line:179
Info:  dependence block_ram:dct_io_ptr ASAP:5 line:171
Info:  break on reg_op:f7 ASAP:7 line:180
Info: scheduling reg_op:xQ_0 ASAP:13 line:277
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xS_1 ASAP:13 line:278
Info: scheduling const_op:c117[10] ASAP:0 line:0
Info: scheduling reg_op:f2 ASAP:7 line:175
Info:  dependence block_ram:dct_io_ptr ASAP:5 line:171
Info:  break on reg_op:f3 ASAP:7 line:176
Info: scheduling counter:xi ASAP:10 line:237
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  break on counter:xj ASAP:10 line:240
Info: scheduling reg_op:xq0a ASAP:13 line:267
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xq0 ASAP:13 line:269
Info: scheduling reg_op:xF_1 ASAP:13 line:281
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xF_7 ASAP:13 line:282
Info: scheduling reg_op:xF_2 ASAP:13 line:287
Info:  dependence reg_op:xR_1 ASAP:13 line:272
Info:  break on reg_op:xF_6 ASAP:14 line:288
Info: scheduling reg_op:xs0 ASAP:13 line:270
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xR_1 ASAP:13 line:272
Info: scheduling reg_op:R_1 ASAP:8 line:203
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:R_0 ASAP:8 line:204
Info: scheduling mux_m_op:mf ASAP:10 line:228
Info:  dependence reg_op:F_0 ASAP:9 line:216
Info:  break on block_ram:dct_io_tmp ASAP:10 line:234
Info: scheduling reg_op:F_3 ASAP:8 line:215
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:F_0 ASAP:9 line:216
Info: scheduling reg_op:q0a ASAP:8 line:198
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:s0 ASAP:8 line:200
Info: scheduling reg_op:h1 ASAP:7 line:186
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:g3 ASAP:7 line:187
Info: scheduling reg_op:xF_7 ASAP:13 line:282
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xF_5 ASAP:13 line:283
Info: scheduling const_op:c111[10] ASAP:0 line:0
Info: scheduling reg_op:xg3 ASAP:12 line:256
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  break on reg_op:xh0 ASAP:12 line:257
Info: scheduling const_op:c115[10] ASAP:0 line:0
Info: scheduling reg_op:q0 ASAP:8 line:201
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:R_1 ASAP:8 line:203
Info: scheduling reg_op:q1 ASAP:8 line:195
Info:  dependence reg_op:g2 ASAP:7 line:189
Info:  break on reg_op:s1 ASAP:8 line:196
Info: scheduling reg_op:xf6 ASAP:12 line:248
Info:  dependence block_ram:dct_io_tmp ASAP:10 line:234
Info:  break on reg_op:xf7 ASAP:12 line:249
Info: scheduling reg_op:xf2 ASAP:12 line:244
Info:  dependence block_ram:dct_io_tmp ASAP:10 line:234
Info:  break on reg_op:xf3 ASAP:12 line:245
Info: scheduling counter:i_1 ASAP:4 line:169
Info:  dependence counter:j ASAP:2 line:163
Info:  dependence reg_op:j_plus_64 ASAP:3 line:165
Info:  break on block_ram:dct_io_ptr ASAP:5 line:171
Info: scheduling reg_op:g2 ASAP:7 line:189
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:p0 ASAP:7 line:191
Info: scheduling mux_m_op:xmf ASAP:14 line:306
Info:  dependence reg_op:xF0r ASAP:14 line:290
Info:  break on block_ram:dct_o ASAP:14 line:309
Info: scheduling output:output[32] ASAP:16 line:0
Info:  dependence block_ram:dct_o ASAP:14 line:309
Info: scheduling reg_op:j_plus_64 ASAP:3 line:165
Info:  dependence add_op_s:j_add_op_s_64 ASAP:3 line:0
Info:  break on counter:i_1 ASAP:4 line:169
Info: scheduling reg_op:h3 ASAP:7 line:185
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:h1 ASAP:7 line:186
Info: scheduling and_op:init_and_op_i_done_not_op ASAP:1 line:0
Info:  dependence not_op:i_done_not_op ASAP:1 line:0
Info: scheduling reg_op:xR_1 ASAP:13 line:272
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xR_0 ASAP:13 line:273
Info: scheduling reg_op:F_5 ASAP:8 line:214
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:F_3 ASAP:8 line:215
Info: scheduling reg_op:F_1 ASAP:8 line:212
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:F_7 ASAP:8 line:213
Info: scheduling reg_op:h2 ASAP:7 line:183
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:g1 ASAP:7 line:184
Info: scheduling const_op:c113[10] ASAP:0 line:0
Info: scheduling reg_op:xf7 ASAP:12 line:249
Info:  dependence block_ram:dct_io_tmp ASAP:10 line:234
Info:  break on reg_op:xg0 ASAP:12 line:251
Info: scheduling reg_op:xF_4 ASAP:13 line:286
Info:  dependence reg_op:xP_1 ASAP:13 line:275
Info:  break on reg_op:xF_2 ASAP:14 line:287
Info: scheduling reg_op:r1 ASAP:7 line:194
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:q1 ASAP:8 line:195
Info: scheduling reg_op:p1 ASAP:7 line:193
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:r1 ASAP:7 line:194
Info: scheduling reg_op:xh0 ASAP:12 line:257
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  break on reg_op:xg2 ASAP:12 line:258
Info: scheduling reg_op:xq0 ASAP:13 line:269
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xs0 ASAP:13 line:270
Info: scheduling reg_op:xF6r ASAP:13 line:296
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  predecessor reg_op:xF_0 ASAP:14 line:285
Info:  break on reg_op:xF7r ASAP:13 line:297
Info: scheduling reg_op:S_0 ASAP:8 line:210
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:F_1 ASAP:8 line:212
Info: scheduling reg_op:xF7r ASAP:13 line:297
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  predecessor reg_op:xF_0 ASAP:14 line:285
Info:  break on mux_m_op:xmf ASAP:15 line:306
Info: scheduling reg_op:xs1 ASAP:13 line:265
Info:  dependence reg_op:xh2 ASAP:12 line:252
Info:  break on reg_op:xs0a ASAP:13 line:266
Info: scheduling reg_op:xg0 ASAP:12 line:251
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  break on reg_op:xh2 ASAP:12 line:252
Info: scheduling const_op:c118[10] ASAP:0 line:0
Info: scheduling add_op_s:i_add_op_s_8 ASAP:1 line:0
Info:  dependence counter:i ASAP:0 line:157
Info: scheduling reg_op:f5 ASAP:7 line:178
Info:  dependence block_ram:dct_io_ptr ASAP:5 line:171
Info:  break on reg_op:f6 ASAP:7 line:179
Info: scheduling reg_op:xP_1 ASAP:13 line:275
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xQ_1 ASAP:13 line:276
Info: scheduling reg_op:f1 ASAP:7 line:174
Info:  dependence block_ram:dct_io_ptr ASAP:5 line:171
Info:  break on reg_op:f2 ASAP:7 line:175
Info: scheduling reg_op:f7 ASAP:7 line:180
Info:  dependence block_ram:dct_io_ptr ASAP:5 line:171
Info:  break on reg_op:g0 ASAP:7 line:182
Info: scheduling reg_op:xp1 ASAP:12 line:262
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  break on reg_op:xr1 ASAP:12 line:263
Info: scheduling reg_op:Q_1 ASAP:8 line:207
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:Q_0 ASAP:8 line:208
Info: scheduling reg_op:P_1 ASAP:8 line:206
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:Q_1 ASAP:8 line:207
Info: scheduling reg_op:R_0 ASAP:8 line:204
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:P_0 ASAP:8 line:205
Info: scheduling reg_op:xF_0 ASAP:14 line:285
Info:  dependence reg_op:xP_0 ASAP:13 line:274
Info:  break on reg_op:xF_4 ASAP:14 line:286
Info: scheduling reg_op:f3 ASAP:7 line:176
Info:  dependence block_ram:dct_io_ptr ASAP:5 line:171
Info:  break on reg_op:f4 ASAP:7 line:177
Info: scheduling reg_op:xF2r ASAP:14 line:292
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  predecessor reg_op:xF_0 ASAP:14 line:285
Info:  break on reg_op:xF3r ASAP:14 line:293
Info: scheduling counter:xj ASAP:10 line:240
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  break on reg_op:xf0 ASAP:12 line:242
Info: scheduling reg_op:xg1 ASAP:12 line:253
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  break on reg_op:xh3 ASAP:12 line:254
Info: scheduling reg_op:s0a ASAP:8 line:197
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:q0a ASAP:8 line:198
Info: scheduling reg_op:s1 ASAP:8 line:196
Info:  dependence reg_op:h2 ASAP:7 line:183
Info:  break on reg_op:s0a ASAP:8 line:197
Info: scheduling reg_op:F_7 ASAP:8 line:213
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:F_5 ASAP:8 line:214
Info: scheduling reg_op:s0 ASAP:8 line:200
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:q0 ASAP:8 line:201
Info: scheduling reg_op:xQ_1 ASAP:13 line:276
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xQ_0 ASAP:13 line:277
Info: scheduling reg_op:xR_0 ASAP:13 line:273
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xP_0 ASAP:13 line:274
Info: scheduling reg_op:xf0 ASAP:12 line:242
Info:  dependence block_ram:dct_io_tmp ASAP:10 line:234
Info:  break on reg_op:xf1 ASAP:12 line:243
Info: scheduling block_ram:dct_io_tmp ASAP:10 line:234
Info:  dependence mux_m_op:mf ASAP:10 line:228
Info:  break on counter:xi ASAP:10 line:237
Info: scheduling counter:i ASAP:0 line:157
Info:  break on reg_op:i_plus_8 ASAP:1 line:159
Info: scheduling reg_op:xr1 ASAP:12 line:263
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  break on reg_op:xq1 ASAP:13 line:264
Info: scheduling reg_op:xf4 ASAP:12 line:246
Info:  dependence block_ram:dct_io_tmp ASAP:10 line:234
Info:  break on reg_op:xf5 ASAP:12 line:247
Info: scheduling reg_op:xF_5 ASAP:13 line:283
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xF_3 ASAP:13 line:284
Info: scheduling reg_op:xg2 ASAP:12 line:258
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  break on reg_op:xp0 ASAP:12 line:260
Info: scheduling const_op:c114[10] ASAP:0 line:0
Info: scheduling reg_op:xF1r ASAP:14 line:291
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  predecessor reg_op:xF_0 ASAP:14 line:285
Info:  break on reg_op:xF2r ASAP:14 line:292
Info: scheduling reg_op:F_0 ASAP:9 line:216
Info:  dependence reg_op:P_0 ASAP:8 line:205
Info:  break on reg_op:F_4 ASAP:9 line:217
Info: scheduling reg_op:F_6 ASAP:9 line:219
Info:  dependence reg_op:R_0 ASAP:8 line:204
Info:  break on mux_m_op:mf ASAP:10 line:228
Info: scheduling reg_op:F_4 ASAP:9 line:217
Info:  dependence reg_op:P_1 ASAP:8 line:206
Info:  break on reg_op:F_2 ASAP:9 line:218
Info: scheduling add_op_s:j_add_op_s_64 ASAP:3 line:0
Info:  dependence counter:j ASAP:2 line:163
Info: scheduling not_op:i_done_not_op ASAP:1 line:0
Info:  dependence counter:i ASAP:0 line:157
Info: scheduling reg_op:F_2 ASAP:9 line:218
Info:  dependence reg_op:R_1 ASAP:8 line:203
Info:  break on reg_op:F_6 ASAP:9 line:219
Info: scheduling reg_op:xq1 ASAP:13 line:264
Info:  dependence reg_op:xg2 ASAP:12 line:258
Info:  break on reg_op:xs1 ASAP:13 line:265
Info: scheduling reg_op:p0 ASAP:7 line:191
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:r0 ASAP:7 line:192
Info: scheduling reg_op:xF5r ASAP:14 line:295
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  predecessor reg_op:xF_0 ASAP:14 line:285
Info:  break on reg_op:xF6r ASAP:14 line:296
Info: scheduling reg_op:S_1 ASAP:8 line:209
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:S_0 ASAP:8 line:210
Info: scheduling reg_op:xF0r ASAP:14 line:290
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  predecessor reg_op:xF_0 ASAP:14 line:285
Info:  break on reg_op:xF1r ASAP:14 line:291
Info: scheduling reg_op:xf3 ASAP:12 line:245
Info:  dependence block_ram:dct_io_tmp ASAP:10 line:234
Info:  break on reg_op:xf4 ASAP:12 line:246
Info: scheduling reg_op:xf5 ASAP:12 line:247
Info:  dependence block_ram:dct_io_tmp ASAP:10 line:234
Info:  break on reg_op:xf6 ASAP:12 line:248
Info: scheduling reg_op:xF_6 ASAP:14 line:288
Info:  dependence reg_op:xR_0 ASAP:13 line:273
Info:  break on reg_op:xF0r ASAP:14 line:290
Info: scheduling const_op:c116[10] ASAP:0 line:0
Info: scheduling const_op:c112[10] ASAP:0 line:0
Info: scheduling reg_op:r0 ASAP:7 line:192
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:p1 ASAP:7 line:193
Info: scheduling reg_op:xs0a ASAP:13 line:266
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xq0a ASAP:13 line:267
Info: scheduling reg_op:xS_0 ASAP:13 line:279
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xF_1 ASAP:13 line:281
Info: scheduling reg_op:xS_1 ASAP:13 line:278
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xS_0 ASAP:13 line:279
Info: scheduling reg_op:h0 ASAP:7 line:188
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:g2 ASAP:7 line:189
Info: scheduling reg_op:i_plus_8 ASAP:1 line:159
Info:  dependence add_op_s:i_add_op_s_8 ASAP:1 line:0
Info:  break on counter:j ASAP:2 line:163
Info: scheduling reg_op:g0 ASAP:7 line:182
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:h2 ASAP:7 line:183
Info: scheduling reg_op:g1 ASAP:7 line:184
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:h3 ASAP:7 line:185
Info: scheduling reg_op:g3 ASAP:7 line:187
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:h0 ASAP:7 line:188
Info: scheduling input:init ASAP:0 line:0
Info: scheduling output:done ASAP:11 line:0
Info:  dependence counter:xi ASAP:10 line:237
Info: scheduling reg_op:xF4r ASAP:14 line:294
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  predecessor reg_op:xF_0 ASAP:14 line:285
Info:  break on reg_op:xF5r ASAP:14 line:295
Info: scheduling reg_op:xh3 ASAP:12 line:254
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  break on reg_op:xh1 ASAP:12 line:255
Info: scheduling reg_op:P_0 ASAP:8 line:205
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:P_1 ASAP:8 line:206
Info: scheduling reg_op:xh1 ASAP:12 line:255
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  break on reg_op:xg3 ASAP:12 line:256
Info: scheduling reg_op:Q_0 ASAP:8 line:208
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:S_1 ASAP:8 line:209
Info: scheduling reg_op:xP_0 ASAP:13 line:274
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xP_1 ASAP:13 line:275
Info: scheduling reg_op:xF_3 ASAP:13 line:284
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xF_0 ASAP:14 line:285
Info: scheduling reg_op:f4 ASAP:7 line:177
Info:  dependence block_ram:dct_io_ptr ASAP:5 line:171
Info:  break on reg_op:f5 ASAP:7 line:178
Info: scheduling reg_op:f0 ASAP:7 line:173
Info:  dependence block_ram:dct_io_ptr ASAP:5 line:171
Info:  break on reg_op:f1 ASAP:7 line:174
Info: scheduling reg_op:xf1 ASAP:12 line:243
Info:  dependence block_ram:dct_io_tmp ASAP:10 line:234
Info:  break on reg_op:xf2 ASAP:12 line:244
Info: scheduling reg_op:xF3r ASAP:14 line:293
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  predecessor reg_op:xF_0 ASAP:14 line:285
Info:  break on reg_op:xF4r ASAP:14 line:294
Info: scheduling block_ram:dct_io_ptr ASAP:5 line:171
Info:  dependence counter:i_1 ASAP:4 line:169
Info:  break on reg_op:f0 ASAP:7 line:173
Info: scheduling counter:j ASAP:2 line:163
Info:  dependence and_op:init_and_op_i_done_not_op ASAP:1 line:0
Info:  dependence reg_op:i_plus_8 ASAP:1 line:159
Info:  break on reg_op:j_plus_64 ASAP:3 line:165
Info: scheduling reg_op:xr0 ASAP:12 line:261
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  break on reg_op:xp1 ASAP:12 line:262
Info: scheduling reg_op:xh2 ASAP:12 line:252
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  break on reg_op:xg1 ASAP:12 line:253
Info: scheduling block_ram:dct_o ASAP:14 line:309
Info:  dependence mux_m_op:xmf ASAP:15 line:306
Info: scheduling reg_op:xp0 ASAP:12 line:260
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  break on reg_op:xr0 ASAP:12 line:261
Info: scheduling reg_op:f6 ASAP:7 line:179
Info:  dependence block_ram:dct_io_ptr ASAP:5 line:171
Info:  break on reg_op:f7 ASAP:7 line:180
Info: scheduling reg_op:xQ_0 ASAP:13 line:277
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xS_1 ASAP:13 line:278
Info: scheduling const_op:c117[10] ASAP:0 line:0
Info: scheduling reg_op:f2 ASAP:7 line:175
Info:  dependence block_ram:dct_io_ptr ASAP:5 line:171
Info:  break on reg_op:f3 ASAP:7 line:176
Info: scheduling counter:xi ASAP:10 line:237
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  break on counter:xj ASAP:10 line:240
Info: scheduling reg_op:xq0a ASAP:13 line:267
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xq0 ASAP:13 line:269
Info: scheduling reg_op:xF_1 ASAP:13 line:281
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xF_7 ASAP:13 line:282
Info: scheduling reg_op:xF_2 ASAP:14 line:287
Info:  dependence reg_op:xR_1 ASAP:13 line:272
Info:  break on reg_op:xF_6 ASAP:14 line:288
Info: scheduling reg_op:xs0 ASAP:13 line:270
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xR_1 ASAP:13 line:272
Info: scheduling reg_op:R_1 ASAP:8 line:203
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:R_0 ASAP:8 line:204
Info: scheduling mux_m_op:mf ASAP:10 line:228
Info:  dependence reg_op:F_0 ASAP:9 line:216
Info:  break on block_ram:dct_io_tmp ASAP:10 line:234
Info: scheduling reg_op:F_3 ASAP:8 line:215
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:F_0 ASAP:9 line:216
Info: scheduling reg_op:q0a ASAP:8 line:198
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:s0 ASAP:8 line:200
Info: scheduling reg_op:h1 ASAP:7 line:186
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:g3 ASAP:7 line:187
Info: scheduling reg_op:xF_7 ASAP:13 line:282
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xF_5 ASAP:13 line:283
Info: scheduling const_op:c111[10] ASAP:0 line:0
Info: scheduling reg_op:xg3 ASAP:12 line:256
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  break on reg_op:xh0 ASAP:12 line:257
Info: scheduling const_op:c115[10] ASAP:0 line:0
Info: scheduling reg_op:q0 ASAP:8 line:201
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:R_1 ASAP:8 line:203
Info: scheduling reg_op:q1 ASAP:8 line:195
Info:  dependence reg_op:g2 ASAP:7 line:189
Info:  break on reg_op:s1 ASAP:8 line:196
Info: scheduling reg_op:xf6 ASAP:12 line:248
Info:  dependence block_ram:dct_io_tmp ASAP:10 line:234
Info:  break on reg_op:xf7 ASAP:12 line:249
Info: scheduling reg_op:xf2 ASAP:12 line:244
Info:  dependence block_ram:dct_io_tmp ASAP:10 line:234
Info:  break on reg_op:xf3 ASAP:12 line:245
Info: scheduling counter:i_1 ASAP:4 line:169
Info:  dependence counter:j ASAP:2 line:163
Info:  dependence reg_op:j_plus_64 ASAP:3 line:165
Info:  break on block_ram:dct_io_ptr ASAP:5 line:171
Info: scheduling reg_op:g2 ASAP:7 line:189
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:p0 ASAP:7 line:191
Info: scheduling mux_m_op:xmf ASAP:15 line:306
Info:  dependence reg_op:xF0r ASAP:14 line:290
Info:  break on block_ram:dct_o ASAP:15 line:309
Info: scheduling output:output[32] ASAP:16 line:0
Info:  dependence block_ram:dct_o ASAP:15 line:309
Info: scheduling reg_op:j_plus_64 ASAP:3 line:165
Info:  dependence add_op_s:j_add_op_s_64 ASAP:3 line:0
Info:  break on counter:i_1 ASAP:4 line:169
Info: scheduling reg_op:h3 ASAP:7 line:185
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:h1 ASAP:7 line:186
Info: scheduling and_op:init_and_op_i_done_not_op ASAP:1 line:0
Info:  dependence not_op:i_done_not_op ASAP:1 line:0
Info: scheduling reg_op:xR_1 ASAP:13 line:272
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xR_0 ASAP:13 line:273
Info: scheduling reg_op:F_5 ASAP:8 line:214
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:F_3 ASAP:8 line:215
Info: scheduling reg_op:F_1 ASAP:8 line:212
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:F_7 ASAP:8 line:213
Info: scheduling reg_op:h2 ASAP:7 line:183
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:g1 ASAP:7 line:184
Info: scheduling const_op:c113[10] ASAP:0 line:0
Info: scheduling reg_op:xf7 ASAP:12 line:249
Info:  dependence block_ram:dct_io_tmp ASAP:10 line:234
Info:  break on reg_op:xg0 ASAP:12 line:251
Info: scheduling reg_op:xF_4 ASAP:14 line:286
Info:  dependence reg_op:xP_1 ASAP:13 line:275
Info:  break on reg_op:xF_2 ASAP:14 line:287
Info: scheduling reg_op:r1 ASAP:7 line:194
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:q1 ASAP:8 line:195
Info: scheduling reg_op:p1 ASAP:7 line:193
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:r1 ASAP:7 line:194
Info: scheduling reg_op:xh0 ASAP:12 line:257
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  break on reg_op:xg2 ASAP:12 line:258
Info: scheduling reg_op:xq0 ASAP:13 line:269
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xs0 ASAP:13 line:270
Info: scheduling reg_op:xF6r ASAP:14 line:296
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  predecessor reg_op:xF_0 ASAP:14 line:285
Info:  break on reg_op:xF7r ASAP:14 line:297
Info: scheduling reg_op:S_0 ASAP:8 line:210
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:F_1 ASAP:8 line:212
Info: scheduling reg_op:xF7r ASAP:14 line:297
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  predecessor reg_op:xF_0 ASAP:14 line:285
Info:  break on mux_m_op:xmf ASAP:15 line:306
Info: scheduling reg_op:xs1 ASAP:13 line:265
Info:  dependence reg_op:xh2 ASAP:12 line:252
Info:  break on reg_op:xs0a ASAP:13 line:266
Info: scheduling reg_op:xg0 ASAP:12 line:251
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  break on reg_op:xh2 ASAP:12 line:252
Info: scheduling const_op:c118[10] ASAP:0 line:0
Info: scheduling add_op_s:i_add_op_s_8 ASAP:1 line:0
Info:  dependence counter:i ASAP:0 line:157
Info: scheduling reg_op:f5 ASAP:7 line:178
Info:  dependence block_ram:dct_io_ptr ASAP:5 line:171
Info:  break on reg_op:f6 ASAP:7 line:179
Info: scheduling reg_op:xP_1 ASAP:13 line:275
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xQ_1 ASAP:13 line:276
Info: scheduling reg_op:f1 ASAP:7 line:174
Info:  dependence block_ram:dct_io_ptr ASAP:5 line:171
Info:  break on reg_op:f2 ASAP:7 line:175
Info: scheduling reg_op:f7 ASAP:7 line:180
Info:  dependence block_ram:dct_io_ptr ASAP:5 line:171
Info:  break on reg_op:g0 ASAP:7 line:182
Info: scheduling reg_op:xp1 ASAP:12 line:262
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  break on reg_op:xr1 ASAP:12 line:263
Info: scheduling reg_op:Q_1 ASAP:8 line:207
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:Q_0 ASAP:8 line:208
Info: scheduling reg_op:P_1 ASAP:8 line:206
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:Q_1 ASAP:8 line:207
Info: scheduling reg_op:R_0 ASAP:8 line:204
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:P_0 ASAP:8 line:205
Info: scheduling reg_op:xF_0 ASAP:14 line:285
Info:  dependence reg_op:xP_0 ASAP:13 line:274
Info:  break on reg_op:xF_4 ASAP:14 line:286
Info: scheduling reg_op:f3 ASAP:7 line:176
Info:  dependence block_ram:dct_io_ptr ASAP:5 line:171
Info:  break on reg_op:f4 ASAP:7 line:177
Info: scheduling reg_op:xF2r ASAP:14 line:292
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  predecessor reg_op:xF_0 ASAP:14 line:285
Info:  break on reg_op:xF3r ASAP:14 line:293
Info: scheduling counter:xj ASAP:10 line:240
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  break on reg_op:xf0 ASAP:12 line:242
Info: scheduling reg_op:xg1 ASAP:12 line:253
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  break on reg_op:xh3 ASAP:12 line:254
Info: scheduling reg_op:s0a ASAP:8 line:197
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:q0a ASAP:8 line:198
Info: scheduling reg_op:s1 ASAP:8 line:196
Info:  dependence reg_op:h2 ASAP:7 line:183
Info:  break on reg_op:s0a ASAP:8 line:197
Info: scheduling reg_op:F_7 ASAP:8 line:213
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:F_5 ASAP:8 line:214
Info: scheduling reg_op:s0 ASAP:8 line:200
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:q0 ASAP:8 line:201
Info: scheduling reg_op:xQ_1 ASAP:13 line:276
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xQ_0 ASAP:13 line:277
Info: scheduling reg_op:xR_0 ASAP:13 line:273
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xP_0 ASAP:13 line:274
Info: scheduling reg_op:xf0 ASAP:12 line:242
Info:  dependence block_ram:dct_io_tmp ASAP:10 line:234
Info:  break on reg_op:xf1 ASAP:12 line:243
Info: scheduling block_ram:dct_io_tmp ASAP:10 line:234
Info:  dependence mux_m_op:mf ASAP:10 line:228
Info:  break on counter:xi ASAP:10 line:237
Info: scheduling counter:i ASAP:0 line:157
Info:  break on reg_op:i_plus_8 ASAP:1 line:159
Info: scheduling reg_op:xr1 ASAP:12 line:263
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  break on reg_op:xq1 ASAP:13 line:264
Info: scheduling reg_op:xf4 ASAP:12 line:246
Info:  dependence block_ram:dct_io_tmp ASAP:10 line:234
Info:  break on reg_op:xf5 ASAP:12 line:247
Info: scheduling reg_op:xF_5 ASAP:13 line:283
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xF_3 ASAP:13 line:284
Info: scheduling reg_op:xg2 ASAP:12 line:258
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  break on reg_op:xp0 ASAP:12 line:260
Info: scheduling const_op:c114[10] ASAP:0 line:0
Info: scheduling reg_op:xF1r ASAP:14 line:291
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  predecessor reg_op:xF_0 ASAP:14 line:285
Info:  break on reg_op:xF2r ASAP:14 line:292
Info: scheduling reg_op:F_0 ASAP:9 line:216
Info:  dependence reg_op:P_0 ASAP:8 line:205
Info:  break on reg_op:F_4 ASAP:9 line:217
Info: scheduling reg_op:F_6 ASAP:9 line:219
Info:  dependence reg_op:R_0 ASAP:8 line:204
Info:  break on mux_m_op:mf ASAP:10 line:228
Info: scheduling reg_op:F_4 ASAP:9 line:217
Info:  dependence reg_op:P_1 ASAP:8 line:206
Info:  break on reg_op:F_2 ASAP:9 line:218
Info: scheduling add_op_s:j_add_op_s_64 ASAP:3 line:0
Info:  dependence counter:j ASAP:2 line:163
Info: scheduling not_op:i_done_not_op ASAP:1 line:0
Info:  dependence counter:i ASAP:0 line:157
Info: scheduling reg_op:F_2 ASAP:9 line:218
Info:  dependence reg_op:R_1 ASAP:8 line:203
Info:  break on reg_op:F_6 ASAP:9 line:219
Info: scheduling reg_op:xq1 ASAP:13 line:264
Info:  dependence reg_op:xg2 ASAP:12 line:258
Info:  break on reg_op:xs1 ASAP:13 line:265
Info: scheduling reg_op:p0 ASAP:7 line:191
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:r0 ASAP:7 line:192
Info: scheduling reg_op:xF5r ASAP:14 line:295
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  predecessor reg_op:xF_0 ASAP:14 line:285
Info:  break on reg_op:xF6r ASAP:14 line:296
Info: scheduling reg_op:S_1 ASAP:8 line:209
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:S_0 ASAP:8 line:210
Info: scheduling reg_op:xF0r ASAP:14 line:290
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  predecessor reg_op:xF_0 ASAP:14 line:285
Info:  break on reg_op:xF1r ASAP:14 line:291
Info: scheduling reg_op:xf3 ASAP:12 line:245
Info:  dependence block_ram:dct_io_tmp ASAP:10 line:234
Info:  break on reg_op:xf4 ASAP:12 line:246
Info: scheduling reg_op:xf5 ASAP:12 line:247
Info:  dependence block_ram:dct_io_tmp ASAP:10 line:234
Info:  break on reg_op:xf6 ASAP:12 line:248
Info: scheduling reg_op:xF_6 ASAP:14 line:288
Info:  dependence reg_op:xR_0 ASAP:13 line:273
Info:  break on reg_op:xF0r ASAP:14 line:290
Info: scheduling const_op:c116[10] ASAP:0 line:0
Info: scheduling const_op:c112[10] ASAP:0 line:0
Info: scheduling reg_op:r0 ASAP:7 line:192
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:p1 ASAP:7 line:193
Info: scheduling reg_op:xs0a ASAP:13 line:266
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xq0a ASAP:13 line:267
Info: scheduling reg_op:xS_0 ASAP:13 line:279
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xF_1 ASAP:13 line:281
Info: scheduling reg_op:xS_1 ASAP:13 line:278
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xS_0 ASAP:13 line:279
Info: scheduling reg_op:h0 ASAP:7 line:188
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:g2 ASAP:7 line:189
Info: scheduling reg_op:i_plus_8 ASAP:1 line:159
Info:  dependence add_op_s:i_add_op_s_8 ASAP:1 line:0
Info:  break on counter:j ASAP:2 line:163
Info: scheduling reg_op:g0 ASAP:7 line:182
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:h2 ASAP:7 line:183
Info: scheduling reg_op:g1 ASAP:7 line:184
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:h3 ASAP:7 line:185
Info: scheduling reg_op:g3 ASAP:7 line:187
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:h0 ASAP:7 line:188
Info: scheduling input:init ASAP:0 line:0
Info: scheduling output:done ASAP:11 line:0
Info:  dependence counter:xi ASAP:10 line:237
Info: scheduling reg_op:xF4r ASAP:14 line:294
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  predecessor reg_op:xF_0 ASAP:14 line:285
Info:  break on reg_op:xF5r ASAP:14 line:295
Info: scheduling reg_op:xh3 ASAP:12 line:254
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  break on reg_op:xh1 ASAP:12 line:255
Info: scheduling reg_op:P_0 ASAP:8 line:205
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:P_1 ASAP:8 line:206
Info: scheduling reg_op:xh1 ASAP:12 line:255
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  break on reg_op:xg3 ASAP:12 line:256
Info: scheduling reg_op:Q_0 ASAP:8 line:208
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:S_1 ASAP:8 line:209
Info: scheduling reg_op:xP_0 ASAP:13 line:274
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xP_1 ASAP:13 line:275
Info: scheduling reg_op:xF_3 ASAP:13 line:284
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xF_0 ASAP:14 line:285
Info: scheduling reg_op:f4 ASAP:7 line:177
Info:  dependence block_ram:dct_io_ptr ASAP:5 line:171
Info:  break on reg_op:f5 ASAP:7 line:178
Info: scheduling reg_op:f0 ASAP:7 line:173
Info:  dependence block_ram:dct_io_ptr ASAP:5 line:171
Info:  break on reg_op:f1 ASAP:7 line:174
Info: scheduling reg_op:xf1 ASAP:12 line:243
Info:  dependence block_ram:dct_io_tmp ASAP:10 line:234
Info:  break on reg_op:xf2 ASAP:12 line:244
Info: scheduling reg_op:xF3r ASAP:14 line:293
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  predecessor reg_op:xF_0 ASAP:14 line:285
Info:  break on reg_op:xF4r ASAP:14 line:294
Info: scheduling block_ram:dct_io_ptr ASAP:5 line:171
Info:  dependence counter:i_1 ASAP:4 line:169
Info:  break on reg_op:f0 ASAP:7 line:173
Info: scheduling counter:j ASAP:2 line:163
Info:  dependence and_op:init_and_op_i_done_not_op ASAP:1 line:0
Info:  dependence reg_op:i_plus_8 ASAP:1 line:159
Info:  break on reg_op:j_plus_64 ASAP:3 line:165
Info: scheduling reg_op:xr0 ASAP:12 line:261
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  break on reg_op:xp1 ASAP:12 line:262
Info: scheduling reg_op:xh2 ASAP:12 line:252
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  break on reg_op:xg1 ASAP:12 line:253
Info: scheduling block_ram:dct_o ASAP:15 line:309
Info:  dependence mux_m_op:xmf ASAP:15 line:306
Info: scheduling reg_op:xp0 ASAP:12 line:260
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  break on reg_op:xr0 ASAP:12 line:261
Info: scheduling reg_op:f6 ASAP:7 line:179
Info:  dependence block_ram:dct_io_ptr ASAP:5 line:171
Info:  break on reg_op:f7 ASAP:7 line:180
Info: scheduling reg_op:xQ_0 ASAP:13 line:277
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xS_1 ASAP:13 line:278
Info: scheduling const_op:c117[10] ASAP:0 line:0
Info: scheduling reg_op:f2 ASAP:7 line:175
Info:  dependence block_ram:dct_io_ptr ASAP:5 line:171
Info:  break on reg_op:f3 ASAP:7 line:176
Info: scheduling counter:xi ASAP:10 line:237
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  break on counter:xj ASAP:10 line:240
Info: scheduling reg_op:xq0a ASAP:13 line:267
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xq0 ASAP:13 line:269
Info: scheduling reg_op:xF_1 ASAP:13 line:281
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xF_7 ASAP:13 line:282
Info: scheduling reg_op:xF_2 ASAP:14 line:287
Info:  dependence reg_op:xR_1 ASAP:13 line:272
Info:  break on reg_op:xF_6 ASAP:14 line:288
Info: scheduling reg_op:xs0 ASAP:13 line:270
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xR_1 ASAP:13 line:272
Info: scheduling reg_op:R_1 ASAP:8 line:203
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:R_0 ASAP:8 line:204
Info: scheduling mux_m_op:mf ASAP:10 line:228
Info:  dependence reg_op:F_0 ASAP:9 line:216
Info:  break on block_ram:dct_io_tmp ASAP:10 line:234
Info: scheduling reg_op:F_3 ASAP:8 line:215
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:F_0 ASAP:9 line:216
Info: scheduling reg_op:q0a ASAP:8 line:198
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:s0 ASAP:8 line:200
Info: scheduling reg_op:h1 ASAP:7 line:186
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:g3 ASAP:7 line:187
Info: scheduling reg_op:xF_7 ASAP:13 line:282
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xF_5 ASAP:13 line:283
Info: scheduling const_op:c111[10] ASAP:0 line:0
Info: scheduling reg_op:xg3 ASAP:12 line:256
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  break on reg_op:xh0 ASAP:12 line:257
Info: scheduling const_op:c115[10] ASAP:0 line:0
Info: scheduling reg_op:q0 ASAP:8 line:201
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:R_1 ASAP:8 line:203
Info: scheduling reg_op:q1 ASAP:8 line:195
Info:  dependence reg_op:g2 ASAP:7 line:189
Info:  break on reg_op:s1 ASAP:8 line:196
Info: scheduling reg_op:xf6 ASAP:12 line:248
Info:  dependence block_ram:dct_io_tmp ASAP:10 line:234
Info:  break on reg_op:xf7 ASAP:12 line:249
Info: scheduling reg_op:xf2 ASAP:12 line:244
Info:  dependence block_ram:dct_io_tmp ASAP:10 line:234
Info:  break on reg_op:xf3 ASAP:12 line:245
Info: scheduling counter:i_1 ASAP:4 line:169
Info:  dependence counter:j ASAP:2 line:163
Info:  dependence reg_op:j_plus_64 ASAP:3 line:165
Info:  break on block_ram:dct_io_ptr ASAP:5 line:171
Info: scheduling reg_op:g2 ASAP:7 line:189
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:p0 ASAP:7 line:191
Info: scheduling mux_m_op:xmf ASAP:15 line:306
Info:  dependence reg_op:xF0r ASAP:14 line:290
Info:  break on block_ram:dct_o ASAP:15 line:309
Info: scheduling output:output[32] ASAP:17 line:0
Info:  dependence block_ram:dct_o ASAP:15 line:309
Info: scheduling reg_op:j_plus_64 ASAP:3 line:165
Info:  dependence add_op_s:j_add_op_s_64 ASAP:3 line:0
Info:  break on counter:i_1 ASAP:4 line:169
Info: scheduling reg_op:h3 ASAP:7 line:185
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:h1 ASAP:7 line:186
Info: scheduling and_op:init_and_op_i_done_not_op ASAP:1 line:0
Info:  dependence not_op:i_done_not_op ASAP:1 line:0
Info: scheduling reg_op:xR_1 ASAP:13 line:272
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xR_0 ASAP:13 line:273
Info: scheduling reg_op:F_5 ASAP:8 line:214
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:F_3 ASAP:8 line:215
Info: scheduling reg_op:F_1 ASAP:8 line:212
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:F_7 ASAP:8 line:213
Info: scheduling reg_op:h2 ASAP:7 line:183
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:g1 ASAP:7 line:184
Info: scheduling const_op:c113[10] ASAP:0 line:0
Info: scheduling reg_op:xf7 ASAP:12 line:249
Info:  dependence block_ram:dct_io_tmp ASAP:10 line:234
Info:  break on reg_op:xg0 ASAP:12 line:251
Info: scheduling reg_op:xF_4 ASAP:14 line:286
Info:  dependence reg_op:xP_1 ASAP:13 line:275
Info:  break on reg_op:xF_2 ASAP:14 line:287
Info: scheduling reg_op:r1 ASAP:7 line:194
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:q1 ASAP:8 line:195
Info: scheduling reg_op:p1 ASAP:7 line:193
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:r1 ASAP:7 line:194
Info: scheduling reg_op:xh0 ASAP:12 line:257
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  break on reg_op:xg2 ASAP:12 line:258
Info: scheduling reg_op:xq0 ASAP:13 line:269
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xs0 ASAP:13 line:270
Info: scheduling reg_op:xF6r ASAP:14 line:296
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  predecessor reg_op:xF_0 ASAP:14 line:285
Info:  break on reg_op:xF7r ASAP:14 line:297
Info: scheduling reg_op:S_0 ASAP:8 line:210
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:F_1 ASAP:8 line:212
Info: scheduling reg_op:xF7r ASAP:14 line:297
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  predecessor reg_op:xF_0 ASAP:14 line:285
Info:  break on mux_m_op:xmf ASAP:15 line:306
Info: scheduling reg_op:xs1 ASAP:13 line:265
Info:  dependence reg_op:xh2 ASAP:12 line:252
Info:  break on reg_op:xs0a ASAP:13 line:266
Info: scheduling reg_op:xg0 ASAP:12 line:251
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  break on reg_op:xh2 ASAP:12 line:252
Info: scheduling const_op:c118[10] ASAP:0 line:0
Info: scheduling add_op_s:i_add_op_s_8 ASAP:1 line:0
Info:  dependence counter:i ASAP:0 line:157
Info: scheduling reg_op:f5 ASAP:7 line:178
Info:  dependence block_ram:dct_io_ptr ASAP:5 line:171
Info:  break on reg_op:f6 ASAP:7 line:179
Info: scheduling reg_op:xP_1 ASAP:13 line:275
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xQ_1 ASAP:13 line:276
Info: scheduling reg_op:f1 ASAP:7 line:174
Info:  dependence block_ram:dct_io_ptr ASAP:5 line:171
Info:  break on reg_op:f2 ASAP:7 line:175
Info: scheduling reg_op:f7 ASAP:7 line:180
Info:  dependence block_ram:dct_io_ptr ASAP:5 line:171
Info:  break on reg_op:g0 ASAP:7 line:182
Info: scheduling reg_op:xp1 ASAP:12 line:262
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  break on reg_op:xr1 ASAP:12 line:263
Info: scheduling reg_op:Q_1 ASAP:8 line:207
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:Q_0 ASAP:8 line:208
Info: scheduling reg_op:P_1 ASAP:8 line:206
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:Q_1 ASAP:8 line:207
Info: scheduling reg_op:R_0 ASAP:8 line:204
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:P_0 ASAP:8 line:205
Info: scheduling reg_op:xF_0 ASAP:14 line:285
Info:  dependence reg_op:xP_0 ASAP:13 line:274
Info:  break on reg_op:xF_4 ASAP:14 line:286
Info: scheduling reg_op:f3 ASAP:7 line:176
Info:  dependence block_ram:dct_io_ptr ASAP:5 line:171
Info:  break on reg_op:f4 ASAP:7 line:177
Info: scheduling reg_op:xF2r ASAP:14 line:292
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  predecessor reg_op:xF_0 ASAP:14 line:285
Info:  break on reg_op:xF3r ASAP:14 line:293
Info: scheduling counter:xj ASAP:10 line:240
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  break on reg_op:xf0 ASAP:12 line:242
Info: scheduling reg_op:xg1 ASAP:12 line:253
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  break on reg_op:xh3 ASAP:12 line:254
Info: scheduling reg_op:s0a ASAP:8 line:197
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:q0a ASAP:8 line:198
Info: scheduling reg_op:s1 ASAP:8 line:196
Info:  dependence reg_op:h2 ASAP:7 line:183
Info:  break on reg_op:s0a ASAP:8 line:197
Info: scheduling reg_op:F_7 ASAP:8 line:213
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:F_5 ASAP:8 line:214
Info: scheduling reg_op:s0 ASAP:8 line:200
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:q0 ASAP:8 line:201
Info: scheduling reg_op:xQ_1 ASAP:13 line:276
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xQ_0 ASAP:13 line:277
Info: scheduling reg_op:xR_0 ASAP:13 line:273
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xP_0 ASAP:13 line:274
Info: scheduling reg_op:xf0 ASAP:12 line:242
Info:  dependence block_ram:dct_io_tmp ASAP:10 line:234
Info:  break on reg_op:xf1 ASAP:12 line:243
Info: scheduling block_ram:dct_io_tmp ASAP:10 line:234
Info:  dependence mux_m_op:mf ASAP:10 line:228
Info:  break on counter:xi ASAP:10 line:237
Info: scheduling counter:i ASAP:0 line:157
Info:  break on reg_op:i_plus_8 ASAP:1 line:159
Info: scheduling reg_op:xr1 ASAP:12 line:263
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  break on reg_op:xq1 ASAP:13 line:264
Info: scheduling reg_op:xf4 ASAP:12 line:246
Info:  dependence block_ram:dct_io_tmp ASAP:10 line:234
Info:  break on reg_op:xf5 ASAP:12 line:247
Info: scheduling reg_op:xF_5 ASAP:13 line:283
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xF_3 ASAP:13 line:284
Info: scheduling reg_op:xg2 ASAP:12 line:258
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  break on reg_op:xp0 ASAP:12 line:260
Info: scheduling const_op:c114[10] ASAP:0 line:0
Info: scheduling reg_op:xF1r ASAP:14 line:291
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  predecessor reg_op:xF_0 ASAP:14 line:285
Info:  break on reg_op:xF2r ASAP:14 line:292
Info: scheduling reg_op:F_0 ASAP:9 line:216
Info:  dependence reg_op:P_0 ASAP:8 line:205
Info:  break on reg_op:F_4 ASAP:9 line:217
Info: scheduling reg_op:F_6 ASAP:9 line:219
Info:  dependence reg_op:R_0 ASAP:8 line:204
Info:  break on mux_m_op:mf ASAP:10 line:228
Info: scheduling reg_op:F_4 ASAP:9 line:217
Info:  dependence reg_op:P_1 ASAP:8 line:206
Info:  break on reg_op:F_2 ASAP:9 line:218
Info: scheduling add_op_s:j_add_op_s_64 ASAP:3 line:0
Info:  dependence counter:j ASAP:2 line:163
Info: scheduling not_op:i_done_not_op ASAP:1 line:0
Info:  dependence counter:i ASAP:0 line:157
Info: scheduling reg_op:F_2 ASAP:9 line:218
Info:  dependence reg_op:R_1 ASAP:8 line:203
Info:  break on reg_op:F_6 ASAP:9 line:219
Info: scheduling reg_op:xq1 ASAP:13 line:264
Info:  dependence reg_op:xg2 ASAP:12 line:258
Info:  break on reg_op:xs1 ASAP:13 line:265
Info: scheduling reg_op:p0 ASAP:7 line:191
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:r0 ASAP:7 line:192
Info: scheduling reg_op:xF5r ASAP:14 line:295
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  predecessor reg_op:xF_0 ASAP:14 line:285
Info:  break on reg_op:xF6r ASAP:14 line:296
Info: scheduling reg_op:S_1 ASAP:8 line:209
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  break on reg_op:S_0 ASAP:8 line:210
Info: scheduling reg_op:xF0r ASAP:14 line:290
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  predecessor reg_op:xF_0 ASAP:14 line:285
Info:  break on reg_op:xF1r ASAP:14 line:291
Info: scheduling reg_op:xf3 ASAP:12 line:245
Info:  dependence block_ram:dct_io_tmp ASAP:10 line:234
Info:  break on reg_op:xf4 ASAP:12 line:246
Info: scheduling reg_op:xf5 ASAP:12 line:247
Info:  dependence block_ram:dct_io_tmp ASAP:10 line:234
Info:  break on reg_op:xf6 ASAP:12 line:248
Info: scheduling reg_op:xF_6 ASAP:14 line:288
Info:  dependence reg_op:xR_0 ASAP:13 line:273
Info:  break on reg_op:xF0r ASAP:14 line:290
Info: scheduling const_op:c116[10] ASAP:0 line:0
Info: scheduling const_op:c112[10] ASAP:0 line:0
Info: scheduling reg_op:r0 ASAP:7 line:192
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:p1 ASAP:7 line:193
Info: scheduling reg_op:xs0a ASAP:13 line:266
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xq0a ASAP:13 line:267
Info: scheduling reg_op:xS_0 ASAP:13 line:279
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xF_1 ASAP:13 line:281
Info: scheduling reg_op:xS_1 ASAP:13 line:278
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  predecessor reg_op:q1 ASAP:8 line:195
Info:  predecessor reg_op:F_0 ASAP:9 line:216
Info:  predecessor mux_m_op:mf ASAP:10 line:228
Info:  predecessor reg_op:xf0 ASAP:12 line:242
Info:  predecessor reg_op:xq1 ASAP:13 line:264
Info:  break on reg_op:xS_0 ASAP:13 line:279
Info: scheduling reg_op:h0 ASAP:7 line:188
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:g2 ASAP:7 line:189
Info: scheduling reg_op:i_plus_8 ASAP:1 line:159
Info:  dependence add_op_s:i_add_op_s_8 ASAP:1 line:0
Info:  break on counter:j ASAP:2 line:163
Info: scheduling reg_op:g0 ASAP:7 line:182
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:h2 ASAP:7 line:183
Info: scheduling reg_op:g1 ASAP:7 line:184
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:h3 ASAP:7 line:185
Info: scheduling reg_op:g3 ASAP:7 line:187
Info:  predecessor reg_op:i_plus_8 ASAP:1 line:159
Info:  predecessor counter:j ASAP:2 line:163
Info:  predecessor reg_op:j_plus_64 ASAP:3 line:165
Info:  predecessor counter:i_1 ASAP:4 line:169
Info:  predecessor block_ram:dct_io_ptr ASAP:5 line:171
Info:  predecessor reg_op:f0 ASAP:7 line:173
Info:  break on reg_op:h0 ASAP:7 line:188
Info: scheduling input:init ASAP:0 line:0
Ok! 122 ms
Scheduling (ALAP)...Ok! 4 ms

Balancing and synchronizing operations...
Info: using counter counter:i to syncronize operations
Info: using counter counter:j to syncronize operations
Info: using counter counter:i_1 to syncronize operations
Info: inserting 2 delay(s) on new signal counter:i_1 -> reg_op:f0 (write enable) delay_op:c119
Info: inserting 2 delay(s) on new signal counter:i_1 -> reg_op:f1 (write enable) delay_op:c120
Info: inserting 2 delay(s) on new signal counter:i_1 -> reg_op:f2 (write enable) delay_op:c121
Info: inserting 2 delay(s) on new signal counter:i_1 -> reg_op:f3 (write enable) delay_op:c122
Info: inserting 2 delay(s) on new signal counter:i_1 -> reg_op:f4 (write enable) delay_op:c123
Info: inserting 2 delay(s) on new signal counter:i_1 -> reg_op:f5 (write enable) delay_op:c124
Info: inserting 2 delay(s) on new signal counter:i_1 -> reg_op:f6 (write enable) delay_op:c125
Info: inserting 2 delay(s) on new signal counter:i_1 -> reg_op:f7 (write enable) delay_op:c126
Info: inserting 2 delay(s) on new signal counter:i_1 -> reg_op:g0 (write enable) delay_op:c127
Info: inserting 2 delay(s) on new signal counter:i_1 -> reg_op:h2 (write enable) delay_op:c128
Info: inserting 2 delay(s) on new signal counter:i_1 -> reg_op:g1 (write enable) delay_op:c129
Info: inserting 2 delay(s) on new signal counter:i_1 -> reg_op:h3 (write enable) delay_op:c130
Info: inserting 2 delay(s) on new signal counter:i_1 -> reg_op:h1 (write enable) delay_op:c131
Info: inserting 2 delay(s) on new signal counter:i_1 -> reg_op:g3 (write enable) delay_op:c132
Info: inserting 2 delay(s) on new signal counter:i_1 -> reg_op:h0 (write enable) delay_op:c133
Info: inserting 2 delay(s) on new signal counter:i_1 -> reg_op:g2 (write enable) delay_op:c134
Info: inserting 2 delay(s) on new signal counter:i_1 -> reg_op:p0 (write enable) delay_op:c135
Info: inserting 2 delay(s) on new signal counter:i_1 -> reg_op:r0 (write enable) delay_op:c136
Info: inserting 2 delay(s) on new signal counter:i_1 -> reg_op:p1 (write enable) delay_op:c137
Info: inserting 2 delay(s) on new signal counter:i_1 -> reg_op:r1 (write enable) delay_op:c138
Info: inserting 3 delay(s) on new signal counter:i_1 -> reg_op:q1 (write enable) delay_op:c139
Info: inserting 3 delay(s) on new signal counter:i_1 -> reg_op:s1 (write enable) delay_op:c140
Info: inserting 3 delay(s) on new signal counter:i_1 -> reg_op:s0a (write enable) delay_op:c141
Info: inserting 3 delay(s) on new signal counter:i_1 -> reg_op:q0a (write enable) delay_op:c142
Info: inserting 3 delay(s) on new signal counter:i_1 -> reg_op:s0 (write enable) delay_op:c143
Info: inserting 3 delay(s) on new signal counter:i_1 -> reg_op:q0 (write enable) delay_op:c144
Info: inserting 3 delay(s) on new signal counter:i_1 -> reg_op:R_1 (write enable) delay_op:c145
Info: inserting 3 delay(s) on new signal counter:i_1 -> reg_op:R_0 (write enable) delay_op:c146
Info: inserting 3 delay(s) on new signal counter:i_1 -> reg_op:P_0 (write enable) delay_op:c147
Info: inserting 3 delay(s) on new signal counter:i_1 -> reg_op:P_1 (write enable) delay_op:c148
Info: inserting 3 delay(s) on new signal counter:i_1 -> reg_op:Q_1 (write enable) delay_op:c149
Info: inserting 3 delay(s) on new signal counter:i_1 -> reg_op:Q_0 (write enable) delay_op:c150
Info: inserting 3 delay(s) on new signal counter:i_1 -> reg_op:S_1 (write enable) delay_op:c151
Info: inserting 3 delay(s) on new signal counter:i_1 -> reg_op:S_0 (write enable) delay_op:c152
Info: inserting 3 delay(s) on new signal counter:i_1 -> reg_op:F_1 (write enable) delay_op:c153
Info: inserting 3 delay(s) on new signal counter:i_1 -> reg_op:F_7 (write enable) delay_op:c154
Info: inserting 3 delay(s) on new signal counter:i_1 -> reg_op:F_5 (write enable) delay_op:c155
Info: inserting 3 delay(s) on new signal counter:i_1 -> reg_op:F_3 (write enable) delay_op:c156
Info: inserting 4 delay(s) on new signal counter:i_1 -> reg_op:F_0 (write enable) delay_op:c157
Info: inserting 4 delay(s) on new signal counter:i_1 -> reg_op:F_4 (write enable) delay_op:c158
Info: inserting 4 delay(s) on new signal counter:i_1 -> reg_op:F_2 (write enable) delay_op:c159
Info: inserting 4 delay(s) on new signal counter:i_1 -> reg_op:F_6 (write enable) delay_op:c160
Info: using counter counter:xi to syncronize operations
Info: using counter counter:xj to syncronize operations
Info: inserting 1 delay(s) on new signal counter:xj -> reg_op:xf0 (write enable) delay_op:c161
Info: inserting 1 delay(s) on new signal counter:xj -> reg_op:xf1 (write enable) delay_op:c162
Info: inserting 1 delay(s) on new signal counter:xj -> reg_op:xf2 (write enable) delay_op:c163
Info: inserting 1 delay(s) on new signal counter:xj -> reg_op:xf3 (write enable) delay_op:c164
Info: inserting 1 delay(s) on new signal counter:xj -> reg_op:xf4 (write enable) delay_op:c165
Info: inserting 1 delay(s) on new signal counter:xj -> reg_op:xf5 (write enable) delay_op:c166
Info: inserting 1 delay(s) on new signal counter:xj -> reg_op:xf6 (write enable) delay_op:c167
Info: inserting 1 delay(s) on new signal counter:xj -> reg_op:xf7 (write enable) delay_op:c168
Info: inserting 1 delay(s) on new signal counter:xj -> reg_op:xg0 (write enable) delay_op:c169
Info: inserting 1 delay(s) on new signal counter:xj -> reg_op:xh2 (write enable) delay_op:c170
Info: inserting 1 delay(s) on new signal counter:xj -> reg_op:xg1 (write enable) delay_op:c171
Info: inserting 1 delay(s) on new signal counter:xj -> reg_op:xh3 (write enable) delay_op:c172
Info: inserting 1 delay(s) on new signal counter:xj -> reg_op:xh1 (write enable) delay_op:c173
Info: inserting 1 delay(s) on new signal counter:xj -> reg_op:xg3 (write enable) delay_op:c174
Info: inserting 1 delay(s) on new signal counter:xj -> reg_op:xh0 (write enable) delay_op:c175
Info: inserting 1 delay(s) on new signal counter:xj -> reg_op:xg2 (write enable) delay_op:c176
Info: inserting 1 delay(s) on new signal counter:xj -> reg_op:xp0 (write enable) delay_op:c177
Info: inserting 1 delay(s) on new signal counter:xj -> reg_op:xr0 (write enable) delay_op:c178
Info: inserting 1 delay(s) on new signal counter:xj -> reg_op:xp1 (write enable) delay_op:c179
Info: inserting 1 delay(s) on new signal counter:xj -> reg_op:xr1 (write enable) delay_op:c180
Info: inserting 2 delay(s) on new signal counter:xj -> reg_op:xq1 (write enable) delay_op:c181
Info: inserting 2 delay(s) on new signal counter:xj -> reg_op:xs1 (write enable) delay_op:c182
Info: inserting 2 delay(s) on new signal counter:xj -> reg_op:xs0a (write enable) delay_op:c183
Info: inserting 2 delay(s) on new signal counter:xj -> reg_op:xq0a (write enable) delay_op:c184
Info: inserting 2 delay(s) on new signal counter:xj -> reg_op:xq0 (write enable) delay_op:c185
Info: inserting 2 delay(s) on new signal counter:xj -> reg_op:xs0 (write enable) delay_op:c186
Info: inserting 2 delay(s) on new signal counter:xj -> reg_op:xR_1 (write enable) delay_op:c187
Info: inserting 2 delay(s) on new signal counter:xj -> reg_op:xR_0 (write enable) delay_op:c188
Info: inserting 2 delay(s) on new signal counter:xj -> reg_op:xP_0 (write enable) delay_op:c189
Info: inserting 2 delay(s) on new signal counter:xj -> reg_op:xP_1 (write enable) delay_op:c190
Info: inserting 2 delay(s) on new signal counter:xj -> reg_op:xQ_1 (write enable) delay_op:c191
Info: inserting 2 delay(s) on new signal counter:xj -> reg_op:xQ_0 (write enable) delay_op:c192
Info: inserting 2 delay(s) on new signal counter:xj -> reg_op:xS_1 (write enable) delay_op:c193
Info: inserting 2 delay(s) on new signal counter:xj -> reg_op:xS_0 (write enable) delay_op:c194
Info: inserting 2 delay(s) on new signal counter:xj -> reg_op:xF_1 (write enable) delay_op:c195
Info: inserting 2 delay(s) on new signal counter:xj -> reg_op:xF_7 (write enable) delay_op:c196
Info: inserting 2 delay(s) on new signal counter:xj -> reg_op:xF_5 (write enable) delay_op:c197
Info: inserting 2 delay(s) on new signal counter:xj -> reg_op:xF_3 (write enable) delay_op:c198
Info: inserting 3 delay(s) on new signal counter:xj -> reg_op:xF_0 (write enable) delay_op:c199
Info: inserting 3 delay(s) on new signal counter:xj -> reg_op:xF_4 (write enable) delay_op:c200
Info: inserting 3 delay(s) on new signal counter:xj -> reg_op:xF_2 (write enable) delay_op:c201
Info: inserting 3 delay(s) on new signal counter:xj -> reg_op:xF_6 (write enable) delay_op:c202
Info: inserting 3 delay(s) on new signal counter:xj -> reg_op:xF0r (write enable) delay_op:c203
Info: inserting 3 delay(s) on new signal counter:xj -> reg_op:xF1r (write enable) delay_op:c204
Info: inserting 3 delay(s) on new signal counter:xj -> reg_op:xF2r (write enable) delay_op:c205
Info: inserting 3 delay(s) on new signal counter:xj -> reg_op:xF3r (write enable) delay_op:c206
Info: inserting 3 delay(s) on new signal counter:xj -> reg_op:xF4r (write enable) delay_op:c207
Info: inserting 3 delay(s) on new signal counter:xj -> reg_op:xF5r (write enable) delay_op:c208
Info: inserting 3 delay(s) on new signal counter:xj -> reg_op:xF6r (write enable) delay_op:c209
Info: inserting 3 delay(s) on new signal counter:xj -> reg_op:xF7r (write enable) delay_op:c210
Info: calculating ASAP of add_op_s:i_add_op_s_8 by counter:i
Info: calculating ASAP of not_op:i_done_not_op by counter:i
Info: calculating ASAP of not_op:i_done_not_op by counter:i
Info: calculating ASAP of and_op:init_and_op_i_done_not_op by not_op:i_done_not_op
Info: calculating ASAP of add_op_s:j_add_op_s_64 by counter:j
Balancing and synchronizing operations...Ok! 7 ms
Inserted 92 @s

Calculating Strong Connected Components...Ok! 14 ms

Calculating Dijkstra for bigest cycle...0 Ok! 1 ms

Generating Graphviz Hardware Representation...Ok!

Generating Graphviz Software Representation...Ok!
Generating SCC Subgraphs Representation...Ok!
Generating VHDL...Ok!
./fdct.vhd
Generating VHDL initialization...Ok!
Generating VHDL testbench...Ok!
mv *.vhd src/
make -C xilinx
make[2]: Entrando no diretório `/home/joao/workspace/lalpDSE/src/br/ufscar/dc/lalp/examples/fdct/xilinx'
for file in ; do\
		(rm -r $file;\
		mkdir $file;\
		cd $file;\
		echo $file.vhd > temp.prj;\
		echo memory.vhd >> temp.prj;\
		echo ? >> temp.prj;\
		cat temp.prj | sed 's/t_.*//' | sed 's/^/vhdl work ..\/..\/src\//'| sed 's/src\/?/..\/NenyaBehaLib.vhd/' > $file.prj;\
		rm temp.prj;\
		echo "NET "_clk_" TNM_NET = _clk_; TIMESPEC TS__clk_ = PERIOD "_clk_" 3000 ns HIGH 50%;" > $file.ucf;\
		xflow -p 'xc2vp30ff896-7' -synth xst_vhdl.opt $file.prj;\
		xflow -p 'xc2vp30ff896-7' -implement balanced.opt $file.ngc;\
		echo $file > $file.Report.csv;\
		egrep 'Benchmark|Slice Flip Flops|occupied Slices|Total Number of 4 input LUTs|bonded IOBs|RAMB16s|BUFGMUXs' *_map.mrp | sed 's/out.*//' | sed 's/.*://' >> $file.Report.csv;\
		grep 'Maximum frequency' $file.twr | sed -e 's/.*:// ; s/)// ;s/MHz//;s/$/;/' >> $file.Report.csv;\
		sed ':begin ; $ b end ; $! N ; s/\n/;/ ; b begin ; :end' $file.Report.csv > temp2.txt;\
		sed 's/ //g' temp2.txt  > $file.Report.csv;\
		cat $file.Report.csv >> ../../../xilinxReport.csv;\
		rm temp2.txt);\
	done
make[2]: Saindo do diretório `/home/joao/workspace/lalpDSE/src/br/ufscar/dc/lalp/examples/fdct/xilinx'
make[1]: Saindo do diretório `/home/joao/workspace/lalpDSE/src/br/ufscar/dc/lalp/examples/fdct'
make[1]: Entrando no diretório `/home/joao/workspace/lalpDSE/src/br/ufscar/dc/lalp/examples/fibonacci_data_reuse'
lalp -gv -gs -vh -vi -vt -aa -at -ab -as -ad -ao -verbose *.alp
Reading from file fibonacci_data_reuse.alp...parsing: This file has a testbench!
Ok!

SimpleNode root:
parsing: Start:fibonacci_data_reuse
parsing: .Const:DATA_WIDTH=32
parsing: .Const:ITERATIONS=32
parsing: .Typedef:int<32>
parsing: .Typedef:bit<1>
parsing: .Pin:init<1>:INPUT
parsing: .Pin:output<32>:OUTPUT
parsing: .Pin:done<1>:OUTPUT
parsing: .Variable:i<6>
parsing: .Variable:v<32>[5]
parsing: .Variable:a<32>=0
parsing: .Variable:b<32>=1
parsing: .Counter:class br.ufscar.dc.lalp.components.counter:i=0; i<32; i++1@1
parsing: .Assignment:=<6>
parsing: ..LHS:i.clk_en<6>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:init
parsing: .Assignment:=<32>
parsing: ..LHS:v.we<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Literal=1
parsing: .Assignment:=<32>
parsing: ..LHS:v.address<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i
parsing: .Assignment:=<32>
parsing: ..LHS:v.data_in<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:a
parsing: .Assignment:+=<32>
parsing: ..LHS:b<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:a
parsing: .Assignment:=<32>
parsing: ..LHS:a<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:b
parsing: .Assignment:=<32>
parsing: ..LHS:output<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:v
parsing: .Testbench
parsing: ..WhenChecking
parsing: ...Results
parsing: ....Result:output<32>[30]=[0, 1, 2, 3, 5, 8, 13, 21, 34, 55, 89, 144, 233, 377, 610, 987, 1597, 2584, 4181, 6765, 10946, 17711, 28657, 46368, 75025, 121393, 196418, 317811, 514229, 832040]

SimpleNode connections:
parsing: .Counter:class br.ufscar.dc.lalp.components.counter:i=0; i<32; i++1@1
parsing: .1Counter:class br.ufscar.dc.lalp.components.counter:i=0; i<32; i++1@1
parsing: .Assignment:=<6>
parsing: .1LHS:i.clk_en<6>
parsing: .2Name:init
parsing: .Assignment:=<32>
parsing: .1LHS:v.we<32>
parsing: .2Literal=1
parsing: .Assignment:=<32>
parsing: .1LHS:v.address<32>
parsing: .2Name:i
parsing: .Assignment:=<32>
parsing: .1LHS:v.data_in<32>
parsing: .2Name:a
parsing: .Assignment:+=<32>
parsing: .1LHS:b<32>
parsing: .2Name:a
parsing: .Assignment:=<32>
parsing: .1LHS:a<32>
parsing: .2Name:b
parsing: .Assignment:=<32>
parsing: .1LHS:output<32>
parsing: .2Name:v

Hashtable<String,Integer> allConsts
ITERATIONS=32
DATA_WIDTH=32

Hashtable<String,Integer> allTypedefs
int=32
bit=1

Hashtable<String,Object> allPins
done=Pin:done<1>:OUTPUT
output=Pin:output<32>:OUTPUT
init=Pin:init<1>:INPUT

Hashtable<String,Object> allVariables
b=Variable:b<32>=1
a=Variable:a<32>=0
v=Variable:v<32>[5]
i=Variable:i<6>

Hashtable<String,SimpleNode> allAccess
b:2
	LHS:b<32>
	Name:b
a:3
	Name:a
	Name:a
	LHS:a<32>
output:1
	LHS:output<32>
v:4
	LHS:v.we<32>
	LHS:v.address<32>
	LHS:v.data_in<32>
	Name:v
i:3
	Counter:class br.ufscar.dc.lalp.components.counter:i=0; i<32; i++1@1
	LHS:i.clk_en<6>
	Name:i
init:1
	Name:init
Instantiating hardware components...Ok!
Connecting hardware components...Ok!

Detecting Backward Edges (Topological)...
Info: signal reg_op:a -> add_reg_op_s:b marked as backedge (self-connected pair)
Info: signal reg_op:a -> block_ram:v marked as backedge (source defined after destination in source code)
Info: signal add_reg_op_s:b -> reg_op:a marked as backedge (self-connected pair)
Info: signal add_reg_op_s:b -> add_reg_op_s:b marked as backedge (self-connected)
Detecting Backward Edges (Topological)...Ok! 0 ms

Scheduling (ASAP)...Info: scheduling output:done ASAP:0 line:0
Info: scheduling const_op:c10[6] ASAP:0 line:0
Info: scheduling const_op:c12[32] ASAP:0 line:0
Info: scheduling const_op:c11[6] ASAP:0 line:0
Info: scheduling block_ram:v ASAP:0 line:34
Info:  dependence counter:i ASAP:0 line:30
Info:  break on add_reg_op_s:b ASAP:0 line:36
Info: scheduling add_reg_op_s:b ASAP:0 line:36
Info:  predecessor block_ram:v ASAP:1 line:34
Info:  break on reg_op:a ASAP:0 line:38
Info: scheduling output:output[32] ASAP:0 line:0
Info:  dependence block_ram:v ASAP:1 line:34
Info: scheduling counter:i ASAP:0 line:30
Info:  break on block_ram:v ASAP:1 line:34
Info: scheduling reg_op:a ASAP:0 line:38
Info:  predecessor block_ram:v ASAP:1 line:34
Info: scheduling input:init ASAP:0 line:0
Info: scheduling output:done ASAP:0 line:0
Info: scheduling const_op:c10[6] ASAP:0 line:0
Info: scheduling const_op:c12[32] ASAP:0 line:0
Info: scheduling const_op:c11[6] ASAP:0 line:0
Info: scheduling block_ram:v ASAP:1 line:34
Info:  dependence counter:i ASAP:0 line:30
Info:  break on add_reg_op_s:b ASAP:1 line:36
Info: scheduling add_reg_op_s:b ASAP:1 line:36
Info:  predecessor block_ram:v ASAP:1 line:34
Info:  break on reg_op:a ASAP:1 line:38
Info: scheduling output:output[32] ASAP:3 line:0
Info:  dependence block_ram:v ASAP:1 line:34
Info: scheduling counter:i ASAP:0 line:30
Info:  break on block_ram:v ASAP:1 line:34
Info: scheduling reg_op:a ASAP:1 line:38
Info:  predecessor block_ram:v ASAP:1 line:34
Info: scheduling input:init ASAP:0 line:0
Ok! 2 ms
Scheduling (ALAP)...Ok! 0 ms

Balancing and synchronizing operations...
Info: using counter counter:i to syncronize operations
Info: inserting 2 delay(s) on new signal counter:i -> output:done (termination)
Info: backedge reg_op:a -> add_reg_op_s:b with distance 1
Info: backedge reg_op:a -> block_ram:v with distance 1
Info: backedge add_reg_op_s:b -> reg_op:a with distance 1
Info: backedge add_reg_op_s:b -> add_reg_op_s:b with distance 1
Balancing and synchronizing operations...Ok! 1 ms
Inserted 1 @s

Calculating Strong Connected Components...Ok! 1 ms

Calculating Dijkstra for bigest cycle...0 Ok! 1 ms

Generating Graphviz Hardware Representation...Ok!

Generating Graphviz Software Representation...Ok!
Generating SCC Subgraphs Representation...Ok!
Generating VHDL...Ok!
./fibonacci_data_reuse.vhd
Generating VHDL initialization...Ok!
Generating VHDL testbench...Ok!
mv *.vhd src/
make -C xilinx
make[2]: Entrando no diretório `/home/joao/workspace/lalpDSE/src/br/ufscar/dc/lalp/examples/fibonacci_data_reuse/xilinx'
for file in ; do\
		(rm -r $file;\
		mkdir $file;\
		cd $file;\
		echo $file.vhd > temp.prj;\
		echo memory.vhd >> temp.prj;\
		echo ? >> temp.prj;\
		cat temp.prj | sed 's/t_.*//' | sed 's/^/vhdl work ..\/..\/src\//'| sed 's/src\/?/..\/NenyaBehaLib.vhd/' > $file.prj;\
		rm temp.prj;\
		echo "NET "_clk_" TNM_NET = _clk_; TIMESPEC TS__clk_ = PERIOD "_clk_" 3000 ns HIGH 50%;" > $file.ucf;\
		xflow -p 'xc2vp30ff896-7' -synth xst_vhdl.opt $file.prj;\
		xflow -p 'xc2vp30ff896-7' -implement balanced.opt $file.ngc;\
		echo $file > $file.Report.csv;\
		egrep 'Benchmark|Slice Flip Flops|occupied Slices|Total Number of 4 input LUTs|bonded IOBs|RAMB16s|BUFGMUXs' *_map.mrp | sed 's/out.*//' | sed 's/.*://' >> $file.Report.csv;\
		grep 'Maximum frequency' $file.twr | sed -e 's/.*:// ; s/)// ;s/MHz//;s/$/;/' >> $file.Report.csv;\
		sed ':begin ; $ b end ; $! N ; s/\n/;/ ; b begin ; :end' $file.Report.csv > temp2.txt;\
		sed 's/ //g' temp2.txt  > $file.Report.csv;\
		cat $file.Report.csv >> ../../../xilinxReport.csv;\
		rm temp2.txt);\
	done
make[2]: Saindo do diretório `/home/joao/workspace/lalpDSE/src/br/ufscar/dc/lalp/examples/fibonacci_data_reuse/xilinx'
make[1]: Saindo do diretório `/home/joao/workspace/lalpDSE/src/br/ufscar/dc/lalp/examples/fibonacci_data_reuse'
make[1]: Entrando no diretório `/home/joao/workspace/lalpDSE/src/br/ufscar/dc/lalp/examples/fir'
lalp -gv -gs -vh -vi -vt -aa -at -ab -as -ad -ao -verbose *.alp
Reading from file fir.alp...parsing: This file has a testbench!
Ok!

SimpleNode root:
parsing: Start:fir
parsing: .Const:DATA_WIDTH=32
parsing: .Typedef:int<32>
parsing: .Typedef:bit<1>
parsing: .Pin:init<1>:INPUT
parsing: .Pin:a<32>:INPUT
parsing: .Pin:b<32>:INPUT
parsing: .Pin:c<32>:INPUT
parsing: .Pin:d<32>:INPUT
parsing: .Pin:e<32>:INPUT
parsing: .Pin:result<32>:OUTPUT
parsing: .Variable:a1<32>
parsing: .Variable:b1<32>
parsing: .Variable:c1<32>
parsing: .Variable:d1<32>
parsing: .Variable:e1<32>
parsing: .Variable:sum<32>
parsing: .Assignment:=<32>
parsing: ..LHS:a1<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s:a_mult_op_s_3
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:a
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Literal=3
parsing: .Assignment:=<32>
parsing: ..LHS:b1<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s:b_mult_op_s_5
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:b
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Literal=5
parsing: .Assignment:=<32>
parsing: ..LHS:c1<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s:c_mult_op_s_7
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:c
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Literal=7
parsing: .Assignment:=<32>
parsing: ..LHS:d1<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s:d_mult_op_s_9
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:d
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Literal=9
parsing: .Assignment:=<32>
parsing: ..LHS:e1<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s:e_mult_op_s_11
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:e
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Literal=11
parsing: .Assignment:=<32>
parsing: ..LHS:sum<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:a1_add_op_s_b1_add_op_s_c1_add_op_s_d1_add_op_s_e1
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Expression
parsing: .....................DelayExpression
parsing: ......................ConditionalExpression
parsing: .......................ConditionalOrExpression
parsing: ........................ConditionalAndExpression
parsing: .........................InclusiveOrExpression
parsing: ..........................ExclusiveOrExpression
parsing: ...........................AndExpression
parsing: ............................EqualityExpression
parsing: .............................RelationalExpression
parsing: ..............................ShiftExpression
parsing: ...............................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:a1_add_op_s_b1_add_op_s_c1
parsing: ................................MultiplicativeExpression
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Expression
parsing: ......................................DelayExpression
parsing: .......................................ConditionalExpression
parsing: ........................................ConditionalOrExpression
parsing: .........................................ConditionalAndExpression
parsing: ..........................................InclusiveOrExpression
parsing: ...........................................ExclusiveOrExpression
parsing: ............................................AndExpression
parsing: .............................................EqualityExpression
parsing: ..............................................RelationalExpression
parsing: ...............................................ShiftExpression
parsing: ................................................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:a1_add_op_s_b1
parsing: .................................................MultiplicativeExpression
parsing: ..................................................UnaryExpression
parsing: ...................................................UnaryExpressionNotPlusMinus
parsing: ....................................................PostfixExpression
parsing: .....................................................PrimaryExpression
parsing: ......................................................Name:a1
parsing: .................................................MultiplicativeExpression
parsing: ..................................................UnaryExpression
parsing: ...................................................UnaryExpressionNotPlusMinus
parsing: ....................................................PostfixExpression
parsing: .....................................................PrimaryExpression
parsing: ......................................................Name:b1
parsing: ................................MultiplicativeExpression
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Name:c1
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Expression
parsing: .....................DelayExpression
parsing: ......................ConditionalExpression
parsing: .......................ConditionalOrExpression
parsing: ........................ConditionalAndExpression
parsing: .........................InclusiveOrExpression
parsing: ..........................ExclusiveOrExpression
parsing: ...........................AndExpression
parsing: ............................EqualityExpression
parsing: .............................RelationalExpression
parsing: ..............................ShiftExpression
parsing: ...............................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:d1_add_op_s_e1
parsing: ................................MultiplicativeExpression
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Name:d1
parsing: ................................MultiplicativeExpression
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Name:e1
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:init_delay_op_1@1
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:init
parsing: .Assignment:=<32>
parsing: ..LHS:result<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:sum
parsing: .Testbench
parsing: ..TestbenchEntries
parsing: ...TestbenchEntry:a<32>[4]=[1, 2, 3, 4]
parsing: ..TestbenchEntries
parsing: ...TestbenchEntry:b<32>[4]=[1, 2, 3, 4]
parsing: ..TestbenchEntries
parsing: ...TestbenchEntry:c<32>[4]=[1, 2, 3, 4]
parsing: ..TestbenchEntries
parsing: ...TestbenchEntry:d<32>[4]=[1, 2, 3, 4]
parsing: ..TestbenchEntries
parsing: ...TestbenchEntry:e<32>[4]=[1, 2, 3, 4]
parsing: ..WhenChecking
parsing: ...Results
parsing: ....Result:result<32>[4]=[35, 70, 105, 140]

SimpleNode connections:
parsing: .Assignment:=<32>
parsing: .1LHS:a1<32>
parsing: .2MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s:a_mult_op_s_3
parsing: ...............MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s:a_mult_op_s_3
parsing: ...............1Name:a
parsing: ...............2Literal=3
parsing: .Assignment:=<32>
parsing: .1LHS:b1<32>
parsing: .2MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s:b_mult_op_s_5
parsing: ...............MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s:b_mult_op_s_5
parsing: ...............1Name:b
parsing: ...............2Literal=5
parsing: .Assignment:=<32>
parsing: .1LHS:c1<32>
parsing: .2MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s:c_mult_op_s_7
parsing: ...............MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s:c_mult_op_s_7
parsing: ...............1Name:c
parsing: ...............2Literal=7
parsing: .Assignment:=<32>
parsing: .1LHS:d1<32>
parsing: .2MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s:d_mult_op_s_9
parsing: ...............MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s:d_mult_op_s_9
parsing: ...............1Name:d
parsing: ...............2Literal=9
parsing: .Assignment:=<32>
parsing: .1LHS:e1<32>
parsing: .2MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s:e_mult_op_s_11
parsing: ...............MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s:e_mult_op_s_11
parsing: ...............1Name:e
parsing: ...............2Literal=11
parsing: .Assignment:=<32>
parsing: .1LHS:sum<32>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:a1_add_op_s_b1_add_op_s_c1_add_op_s_d1_add_op_s_e1
parsing: .3DelayExpression:class br.ufscar.dc.lalp.components.delay_op:init_delay_op_1@1
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:a1_add_op_s_b1_add_op_s_c1_add_op_s_d1_add_op_s_e1
parsing: ..............1AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:a1_add_op_s_b1_add_op_s_c1
parsing: ..............2AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:d1_add_op_s_e1
parsing: ...............................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:a1_add_op_s_b1_add_op_s_c1
parsing: ...............................1AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:a1_add_op_s_b1
parsing: ...............................2Name:c1
parsing: ................................................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:a1_add_op_s_b1
parsing: ................................................1Name:a1
parsing: ................................................2Name:b1
parsing: ...............................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:d1_add_op_s_e1
parsing: ...............................1Name:d1
parsing: ...............................2Name:e1
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:init_delay_op_1@1
parsing: ....1Name:init
parsing: .Assignment:=<32>
parsing: .1LHS:result<32>
parsing: .2Name:sum

Hashtable<String,Integer> allConsts
DATA_WIDTH=32

Hashtable<String,Integer> allTypedefs
int=32
bit=1

Hashtable<String,Object> allPins
result=Pin:result<32>:OUTPUT
b=Pin:b<32>:INPUT
a=Pin:a<32>:INPUT
e=Pin:e<32>:INPUT
d=Pin:d<32>:INPUT
init=Pin:init<1>:INPUT
c=Pin:c<32>:INPUT

Hashtable<String,Object> allVariables
a1=Variable:a1<32>
b1=Variable:b1<32>
sum=Variable:sum<32>
c1=Variable:c1<32>
d1=Variable:d1<32>
e1=Variable:e1<32>

Hashtable<String,SimpleNode> allAccess
d1:2
	LHS:d1<32>
	Name:d1
a1:2
	LHS:a1<32>
	Name:a1
c1:2
	LHS:c1<32>
	Name:c1
sum:2
	LHS:sum<32>
	Name:sum
e:1
	Name:e
d:1
	Name:d
c:1
	Name:c
e1:2
	LHS:e1<32>
	Name:e1
b:1
	Name:b
b1:2
	LHS:b1<32>
	Name:b1
a:1
	Name:a
init:1
	Name:init
result:1
	LHS:result<32>
Instantiating hardware components...Ok!
Connecting hardware components...Ok!

Detecting Backward Edges (Topological)...
Detecting Backward Edges (Topological)...Ok! 0 ms

Scheduling (ASAP)...Info: scheduling output:result[32] ASAP:0 line:0
Info:  dependence reg_op:sum ASAP:0 line:31
Info: scheduling const_op:c22[32] ASAP:0 line:0
Info: scheduling const_op:c26[32] ASAP:0 line:0
Info: scheduling reg_op:d1 ASAP:0 line:29
Info:  break on reg_op:e1 ASAP:0 line:30
Info: scheduling mult_op_s:c_mult_op_s_7 ASAP:0 line:0
Info: scheduling const_op:c25[32] ASAP:0 line:0
Info: scheduling add_op_s:a1_add_op_s_b1_add_op_s_c1 ASAP:0 line:0
Info:  dependence reg_op:c1 ASAP:0 line:28
Info: scheduling add_op_s:a1_add_op_s_b1_add_op_s_c1_add_op_s_d1_add_op_s_e1 ASAP:0 line:0
Info:  dependence add_op_s:a1_add_op_s_b1_add_op_s_c1 ASAP:1 line:0
Info: scheduling const_op:c23[32] ASAP:0 line:0
Info: scheduling reg_op:sum ASAP:0 line:31
Info:  dependence add_op_s:a1_add_op_s_b1_add_op_s_c1_add_op_s_d1_add_op_s_e1 ASAP:1 line:0
Info: scheduling reg_op:a1 ASAP:0 line:26
Info:  break on reg_op:b1 ASAP:0 line:27
Info: scheduling input:init ASAP:0 line:0
Info: scheduling input:e[32] ASAP:0 line:0
Info: scheduling input:b[32] ASAP:0 line:0
Info: scheduling mult_op_s:a_mult_op_s_3 ASAP:0 line:0
Info: scheduling mult_op_s:e_mult_op_s_11 ASAP:0 line:0
Info: scheduling add_op_s:d1_add_op_s_e1 ASAP:0 line:0
Info:  dependence reg_op:e1 ASAP:0 line:30
Info: scheduling const_op:c24[32] ASAP:0 line:0
Info: scheduling mult_op_s:b_mult_op_s_5 ASAP:0 line:0
Info: scheduling reg_op:c1 ASAP:0 line:28
Info:  break on reg_op:d1 ASAP:0 line:29
Info: scheduling mult_op_s:d_mult_op_s_9 ASAP:0 line:0
Info: scheduling reg_op:e1 ASAP:0 line:30
Info:  break on reg_op:sum ASAP:1 line:31
Info: scheduling add_op_s:a1_add_op_s_b1 ASAP:0 line:0
Info:  dependence reg_op:a1 ASAP:0 line:26
Info: scheduling reg_op:b1 ASAP:0 line:27
Info:  break on reg_op:c1 ASAP:0 line:28
Info: scheduling input:c[32] ASAP:0 line:0
Info: scheduling input:d[32] ASAP:0 line:0
Info: scheduling input:a[32] ASAP:0 line:0
Info: scheduling output:result[32] ASAP:1 line:0
Info:  dependence reg_op:sum ASAP:1 line:31
Info: scheduling const_op:c22[32] ASAP:0 line:0
Info: scheduling const_op:c26[32] ASAP:0 line:0
Info: scheduling reg_op:d1 ASAP:0 line:29
Info:  break on reg_op:e1 ASAP:0 line:30
Info: scheduling mult_op_s:c_mult_op_s_7 ASAP:0 line:0
Info: scheduling const_op:c25[32] ASAP:0 line:0
Info: scheduling add_op_s:a1_add_op_s_b1_add_op_s_c1 ASAP:1 line:0
Info:  dependence reg_op:c1 ASAP:0 line:28
Info: scheduling add_op_s:a1_add_op_s_b1_add_op_s_c1_add_op_s_d1_add_op_s_e1 ASAP:1 line:0
Info:  dependence add_op_s:a1_add_op_s_b1_add_op_s_c1 ASAP:1 line:0
Info: scheduling const_op:c23[32] ASAP:0 line:0
Info: scheduling reg_op:sum ASAP:1 line:31
Info:  dependence add_op_s:a1_add_op_s_b1_add_op_s_c1_add_op_s_d1_add_op_s_e1 ASAP:1 line:0
Info: scheduling reg_op:a1 ASAP:0 line:26
Info:  break on reg_op:b1 ASAP:0 line:27
Info: scheduling input:init ASAP:0 line:0
Info: scheduling input:e[32] ASAP:0 line:0
Info: scheduling input:b[32] ASAP:0 line:0
Info: scheduling mult_op_s:a_mult_op_s_3 ASAP:0 line:0
Info: scheduling mult_op_s:e_mult_op_s_11 ASAP:0 line:0
Info: scheduling add_op_s:d1_add_op_s_e1 ASAP:1 line:0
Info:  dependence reg_op:e1 ASAP:0 line:30
Info: scheduling const_op:c24[32] ASAP:0 line:0
Info: scheduling mult_op_s:b_mult_op_s_5 ASAP:0 line:0
Info: scheduling reg_op:c1 ASAP:0 line:28
Info:  break on reg_op:d1 ASAP:0 line:29
Info: scheduling mult_op_s:d_mult_op_s_9 ASAP:0 line:0
Info: scheduling reg_op:e1 ASAP:0 line:30
Info:  break on reg_op:sum ASAP:1 line:31
Info: scheduling add_op_s:a1_add_op_s_b1 ASAP:1 line:0
Info:  dependence reg_op:a1 ASAP:0 line:26
Info: scheduling reg_op:b1 ASAP:0 line:27
Info:  break on reg_op:c1 ASAP:0 line:28
Info: scheduling input:c[32] ASAP:0 line:0
Info: scheduling input:d[32] ASAP:0 line:0
Info: scheduling input:a[32] ASAP:0 line:0
Info: scheduling output:result[32] ASAP:2 line:0
Info:  dependence reg_op:sum ASAP:1 line:31
Info: scheduling const_op:c22[32] ASAP:0 line:0
Info: scheduling const_op:c26[32] ASAP:0 line:0
Info: scheduling reg_op:d1 ASAP:0 line:29
Info:  break on reg_op:e1 ASAP:0 line:30
Info: scheduling mult_op_s:c_mult_op_s_7 ASAP:0 line:0
Info: scheduling const_op:c25[32] ASAP:0 line:0
Info: scheduling add_op_s:a1_add_op_s_b1_add_op_s_c1 ASAP:1 line:0
Info:  dependence reg_op:c1 ASAP:0 line:28
Info: scheduling add_op_s:a1_add_op_s_b1_add_op_s_c1_add_op_s_d1_add_op_s_e1 ASAP:1 line:0
Info:  dependence add_op_s:a1_add_op_s_b1_add_op_s_c1 ASAP:1 line:0
Info: scheduling const_op:c23[32] ASAP:0 line:0
Info: scheduling reg_op:sum ASAP:1 line:31
Info:  dependence add_op_s:a1_add_op_s_b1_add_op_s_c1_add_op_s_d1_add_op_s_e1 ASAP:1 line:0
Info: scheduling reg_op:a1 ASAP:0 line:26
Info:  break on reg_op:b1 ASAP:0 line:27
Info: scheduling input:init ASAP:0 line:0
Info: scheduling input:e[32] ASAP:0 line:0
Info: scheduling input:b[32] ASAP:0 line:0
Info: scheduling mult_op_s:a_mult_op_s_3 ASAP:0 line:0
Info: scheduling mult_op_s:e_mult_op_s_11 ASAP:0 line:0
Info: scheduling add_op_s:d1_add_op_s_e1 ASAP:1 line:0
Info:  dependence reg_op:e1 ASAP:0 line:30
Info: scheduling const_op:c24[32] ASAP:0 line:0
Info: scheduling mult_op_s:b_mult_op_s_5 ASAP:0 line:0
Info: scheduling reg_op:c1 ASAP:0 line:28
Info:  break on reg_op:d1 ASAP:0 line:29
Info: scheduling mult_op_s:d_mult_op_s_9 ASAP:0 line:0
Info: scheduling reg_op:e1 ASAP:0 line:30
Info:  break on reg_op:sum ASAP:1 line:31
Info: scheduling add_op_s:a1_add_op_s_b1 ASAP:1 line:0
Info:  dependence reg_op:a1 ASAP:0 line:26
Info: scheduling reg_op:b1 ASAP:0 line:27
Info:  break on reg_op:c1 ASAP:0 line:28
Info: scheduling input:c[32] ASAP:0 line:0
Info: scheduling input:d[32] ASAP:0 line:0
Info: scheduling input:a[32] ASAP:0 line:0
Ok! 5 ms
Scheduling (ALAP)...Ok! 1 ms

Balancing and synchronizing operations...
Info: calculating ASAP of add_op_s:d1_add_op_s_e1 by reg_op:e1
Info: calculating ASAP of add_op_s:a1_add_op_s_b1_add_op_s_c1 by reg_op:c1
Info: calculating ASAP of add_op_s:a1_add_op_s_b1 by reg_op:a1
Info: calculating ASAP of add_op_s:a1_add_op_s_b1 by reg_op:a1
Balancing and synchronizing operations...Ok! 0 ms
Inserted 0 @s

Calculating Strong Connected Components...Ok! 2 ms

Calculating Dijkstra for bigest cycle...0 Ok! 0 ms

Generating Graphviz Hardware Representation...Ok!

Generating Graphviz Software Representation...Ok!
Generating SCC Subgraphs Representation...Ok!
Generating VHDL...make[1]: Saindo do diretório `/home/joao/workspace/lalpDSE/src/br/ufscar/dc/lalp/examples/fir'
make[1]: Entrando no diretório `/home/joao/workspace/lalpDSE/src/br/ufscar/dc/lalp/examples/matmult'
lalp -gv -gs -vh -vi -vt -aa -at -ab -as -ad -ao -verbose *.alp
Reading from file matmult.alp...Ok!

SimpleNode root:
parsing: Start:matmult
parsing: .Const:DATA_WIDTH=16
parsing: .Const:SIZE=25
parsing: .Typedef:int<16>
parsing: .Typedef:bit<1>
parsing: .Pin:init<1>:INPUT
parsing: .Pin:done<1>:OUTPUT
parsing: .Pin:result<16>:OUTPUT
parsing: .Variable:a<16>[25]=[1, 2, 3, 4, 6, 6, 1, 5, 3, 8, 2, 6, 4, 9, 9, 1, 3, 8, 3, 4, 5, 7, 8, 2, 5]
parsing: .Variable:b<16>[25]=[3, 5, 0, 8, 7, 2, 2, 4, 8, 3, 0, 2, 5, 1, 2, 1, 4, 0, 5, 1, 3, 4, 8, 2, 3]
parsing: .Variable:s<16>[25]
parsing: .Variable:i<16>
parsing: .Variable:j<16>
parsing: .Variable:k<16>
parsing: .Variable:l<16>
parsing: .Variable:m<16>
parsing: .Variable:l_plus_20<16>
parsing: .Variable:m_plus_5<16>
parsing: .Variable:reg<16>
parsing: .Variable:sum<16>
parsing: .Variable:sum1<16>
parsing: .Variable:addra<16>
parsing: .Variable:addrb<16>
parsing: .Variable:addrs<16>
parsing: .Counter:class br.ufscar.dc.lalp.components.counter:m=0; m<25; m+=5@30
parsing: .Assignment:=<16>
parsing: ..LHS:m.clk_en<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:init
parsing: .Counter:class br.ufscar.dc.lalp.components.counter:k=0; k<25; k++1@6
parsing: .Assignment:=<16>
parsing: ..LHS:k.clk_en<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:init
parsing: .Counter:class br.ufscar.dc.lalp.components.counter:j=Variable:l<16>; j<Variable:l_plus_20<16>; j+=5@1
parsing: .Assignment:=<16>
parsing: ..LHS:j.clk_en<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:init
parsing: .Assignment:=<16>
parsing: ..LHS:j.load<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:k.step
parsing: .Assignment:=<16>
parsing: ..LHS:l<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:reg
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:k.step
parsing: .Assignment:=<16>
parsing: ..LHS:reg<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression:class br.ufscar.dc.lalp.components.reg_mux_op:reg
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression:class br.ufscar.dc.lalp.components.if_gt_op_s:l_if_gt_op_s_3
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:l
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Literal=3
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Literal=0
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:l_add_op_s_1
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:l
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Literal=1
parsing: .Assignment:=<16>
parsing: ..LHS:l_plus_20<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:l_add_op_s_20
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:l
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Literal=20
parsing: .Counter:class br.ufscar.dc.lalp.components.counter:i=Variable:m<16>; i<Variable:m_plus_5<16>; i++1@1
parsing: .Assignment:=<16>
parsing: ..LHS:i.clk_en<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:init
parsing: .Assignment:=<16>
parsing: ..LHS:i.load<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:k.step
parsing: .Assignment:=<16>
parsing: ..LHS:m_plus_5<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:m_add_op_s_5
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:m
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Literal=5
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:m.step
parsing: .Assignment:=<16>
parsing: ..LHS:addra<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i
parsing: .Assignment:=<16>
parsing: ..LHS:addrb<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:j
parsing: .Assignment:=<16>
parsing: ..LHS:addrs<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:k
parsing: .Assignment:=<16>
parsing: ..LHS:a.address<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:addra
parsing: .Assignment:=<16>
parsing: ..LHS:b.address<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:addrb
parsing: .Assignment:=<16>
parsing: ..LHS:s.address<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:addrs_delay_op_4@4
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:addrs
parsing: .Assignment:=<16>
parsing: ..LHS:sum1<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression:class br.ufscar.dc.lalp.components.reg_mux_op:sum1
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Expression
parsing: .....................DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_5@5
parsing: ......................ConditionalExpression
parsing: .......................ConditionalOrExpression
parsing: ........................ConditionalAndExpression
parsing: .........................InclusiveOrExpression
parsing: ..........................ExclusiveOrExpression
parsing: ...........................AndExpression
parsing: ............................EqualityExpression
parsing: .............................RelationalExpression
parsing: ..............................ShiftExpression
parsing: ...............................AdditiveExpression
parsing: ................................MultiplicativeExpression
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Name:i.step
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:sum1_add_op_s_sum
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:sum1
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:sum
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Literal=0
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:init
parsing: .Assignment:=<16>
parsing: ..LHS:sum<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s:a_mult_op_s_b
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:a
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:b
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_4@4
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i.step
parsing: .Assignment:=<16>
parsing: ..LHS:s.data_in<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:sum1
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_not_op_delay_op_5@5
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus:class br.ufscar.dc.lalp.components.not_op:i_step_not_op
parsing: ..................UnaryExpression
parsing: ...................UnaryExpressionNotPlusMinus
parsing: ....................PostfixExpression
parsing: .....................PrimaryExpression
parsing: ......................Name:i.step
parsing: .Assignment:=<16>
parsing: ..LHS:result<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:s.data_out

SimpleNode connections:
parsing: .Counter:class br.ufscar.dc.lalp.components.counter:m=0; m<25; m+=5@30
parsing: .1Counter:class br.ufscar.dc.lalp.components.counter:m=0; m<25; m+=5@30
parsing: .Assignment:=<16>
parsing: .1LHS:m.clk_en<16>
parsing: .2Name:init
parsing: .Counter:class br.ufscar.dc.lalp.components.counter:k=0; k<25; k++1@6
parsing: .1Counter:class br.ufscar.dc.lalp.components.counter:k=0; k<25; k++1@6
parsing: .Assignment:=<16>
parsing: .1LHS:k.clk_en<16>
parsing: .2Name:init
parsing: .Counter:class br.ufscar.dc.lalp.components.counter:j=Variable:l<16>; j<Variable:l_plus_20<16>; j+=5@1
parsing: .1Counter:class br.ufscar.dc.lalp.components.counter:j=Variable:l<16>; j<Variable:l_plus_20<16>; j+=5@1
parsing: .Assignment:=<16>
parsing: .1LHS:j.clk_en<16>
parsing: .2Name:init
parsing: .Assignment:=<16>
parsing: .1LHS:j.load<16>
parsing: .2Name:k.step
parsing: .Assignment:=<16>
parsing: .1LHS:l<16>
parsing: .2Name:reg
parsing: .3Name:k.step
parsing: .Assignment:=<16>
parsing: .1LHS:reg<16>
parsing: .2ConditionalExpression:class br.ufscar.dc.lalp.components.reg_mux_op:reg
parsing: .....ConditionalExpression:class br.ufscar.dc.lalp.components.reg_mux_op:reg
parsing: .....1RelationalExpression:class br.ufscar.dc.lalp.components.if_gt_op_s:l_if_gt_op_s_3
parsing: .....2Literal=0
parsing: .....3AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:l_add_op_s_1
parsing: ............RelationalExpression:class br.ufscar.dc.lalp.components.if_gt_op_s:l_if_gt_op_s_3
parsing: ............1Name:l
parsing: ............2Literal=3
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:l_add_op_s_1
parsing: ..............1Name:l
parsing: ..............2Literal=1
parsing: .Assignment:=<16>
parsing: .1LHS:l_plus_20<16>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:l_add_op_s_20
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:l_add_op_s_20
parsing: ..............1Name:l
parsing: ..............2Literal=20
parsing: .Counter:class br.ufscar.dc.lalp.components.counter:i=Variable:m<16>; i<Variable:m_plus_5<16>; i++1@1
parsing: .1Counter:class br.ufscar.dc.lalp.components.counter:i=Variable:m<16>; i<Variable:m_plus_5<16>; i++1@1
parsing: .Assignment:=<16>
parsing: .1LHS:i.clk_en<16>
parsing: .2Name:init
parsing: .Assignment:=<16>
parsing: .1LHS:i.load<16>
parsing: .2Name:k.step
parsing: .Assignment:=<16>
parsing: .1LHS:m_plus_5<16>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:m_add_op_s_5
parsing: .3Name:m.step
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:m_add_op_s_5
parsing: ..............1Name:m
parsing: ..............2Literal=5
parsing: .Assignment:=<16>
parsing: .1LHS:addra<16>
parsing: .2Name:i
parsing: .Assignment:=<16>
parsing: .1LHS:addrb<16>
parsing: .2Name:j
parsing: .Assignment:=<16>
parsing: .1LHS:addrs<16>
parsing: .2Name:k
parsing: .Assignment:=<16>
parsing: .1LHS:a.address<16>
parsing: .2Name:addra
parsing: .Assignment:=<16>
parsing: .1LHS:b.address<16>
parsing: .2Name:addrb
parsing: .Assignment:=<16>
parsing: .1LHS:s.address<16>
parsing: .2DelayExpression:class br.ufscar.dc.lalp.components.delay_op:addrs_delay_op_4@4
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:addrs_delay_op_4@4
parsing: ....1Name:addrs
parsing: .Assignment:=<16>
parsing: .1LHS:sum1<16>
parsing: .2ConditionalExpression:class br.ufscar.dc.lalp.components.reg_mux_op:sum1
parsing: .3Name:init
parsing: .....ConditionalExpression:class br.ufscar.dc.lalp.components.reg_mux_op:sum1
parsing: .....1DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_5@5
parsing: .....2AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:sum1_add_op_s_sum
parsing: .....3Literal=0
parsing: .....................DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_5@5
parsing: .....................1Name:i.step
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:sum1_add_op_s_sum
parsing: ..............1Name:sum1
parsing: ..............2Name:sum
parsing: .Assignment:=<16>
parsing: .1LHS:sum<16>
parsing: .2MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s:a_mult_op_s_b
parsing: .3DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_4@4
parsing: ...............MultiplicativeExpression:class br.ufscar.dc.lalp.components.mult_op_s:a_mult_op_s_b
parsing: ...............1Name:a
parsing: ...............2Name:b
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_4@4
parsing: ....1Name:i.step
parsing: .Assignment:=<16>
parsing: .1LHS:s.data_in<16>
parsing: .2Name:sum1
parsing: .3DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_not_op_delay_op_5@5
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_not_op_delay_op_5@5
parsing: ....1UnaryExpressionNotPlusMinus:class br.ufscar.dc.lalp.components.not_op:i_step_not_op
parsing: .................UnaryExpressionNotPlusMinus:class br.ufscar.dc.lalp.components.not_op:i_step_not_op
parsing: .................1Name:i.step
parsing: .Assignment:=<16>
parsing: .1LHS:result<16>
parsing: .2Name:s.data_out

Hashtable<String,Integer> allConsts
SIZE=25
DATA_WIDTH=16

Hashtable<String,Integer> allTypedefs
int=16
bit=1

Hashtable<String,Object> allPins
result=Pin:result<16>:OUTPUT
done=Pin:done<1>:OUTPUT
init=Pin:init<1>:INPUT

Hashtable<String,Object> allVariables
m_plus_5=Variable:m_plus_5<16>
reg=Variable:reg<16>
m=Variable:m<16>
addrb=Variable:addrb<16>
l=Variable:l<16>
addra=Variable:addra<16>
k=Variable:k<16>
sum1=Variable:sum1<16>
j=Variable:j<16>
l_plus_20=Variable:l_plus_20<16>
i=Variable:i<16>
addrs=Variable:addrs<16>
sum=Variable:sum<16>
b=Variable:b<16>[25]=[3, 5, 0, 8, 7, 2, 2, 4, 8, 3, 0, 2, 5, 1, 2, 1, 4, 0, 5, 1, 3, 4, 8, 2, 3]
a=Variable:a<16>[25]=[1, 2, 3, 4, 6, 6, 1, 5, 3, 8, 2, 6, 4, 9, 9, 1, 3, 8, 3, 4, 5, 7, 8, 2, 5]
s=Variable:s<16>[25]

Hashtable<String,SimpleNode> allAccess
sum:2
	Name:sum
	LHS:sum<16>
reg:2
	Name:reg
	LHS:reg<16>
addrs:2
	LHS:addrs<16>
	Name:addrs
m_plus_5:1
	LHS:m_plus_5<16>
result:1
	LHS:result<16>
s:3
	LHS:s.address<16>
	LHS:s.data_in<16>
	Name:s.data_out
m:4
	Counter:class br.ufscar.dc.lalp.components.counter:m=0; m<25; m+=5@30
	LHS:m.clk_en<16>
	Name:m
	Name:m.step
l:4
	LHS:l<16>
	Name:l
	Name:l
	Name:l
k:6
	Counter:class br.ufscar.dc.lalp.components.counter:k=0; k<25; k++1@6
	LHS:k.clk_en<16>
	Name:k.step
	Name:k.step
	Name:k.step
	Name:k
j:4
	Counter:class br.ufscar.dc.lalp.components.counter:j=Variable:l<16>; j<Variable:l_plus_20<16>; j+=5@1
	LHS:j.clk_en<16>
	LHS:j.load<16>
	Name:j
init:5
	Name:init
	Name:init
	Name:init
	Name:init
	Name:init
i:7
	Counter:class br.ufscar.dc.lalp.components.counter:i=Variable:m<16>; i<Variable:m_plus_5<16>; i++1@1
	LHS:i.clk_en<16>
	LHS:i.load<16>
	Name:i
	Name:i.step
	Name:i.step
	Name:i.step
l_plus_20:1
	LHS:l_plus_20<16>
addrb:2
	LHS:addrb<16>
	Name:addrb
addra:2
	LHS:addra<16>
	Name:addra
b:2
	LHS:b.address<16>
	Name:b
sum1:3
	LHS:sum1<16>
	Name:sum1
	Name:sum1
a:2
	LHS:a.address<16>
	Name:a
Instantiating hardware components...Ok!
Connecting hardware components...Ok!

Detecting Backward Edges (Topological)...
Info: signal reg_op:m_plus_5 -> counter:i marked as backedge (source defined after destination in source code)
Info: signal reg_op:l_plus_20 -> counter:j marked as backedge (source defined after destination in source code)
Info: signal reg_mux_op:reg -> reg_op:l marked as backedge (source defined after destination in source code)
Info: signal reg_op:l -> counter:j marked as backedge (source defined after destination in source code)
Detecting Backward Edges (Topological)...Ok! 0 ms

Scheduling (ASAP)...Info: scheduling output:result[16] ASAP:0 line:0
Info:  dependence block_ram:s ASAP:0 line:62
Info: scheduling const_op:c22[16] ASAP:0 line:0
Info: scheduling const_op:c26[16] ASAP:0 line:0
Info: scheduling counter:i ASAP:0 line:46
Info:  dependence counter:k ASAP:0 line:33
Info:  break on reg_op:m_plus_5 ASAP:0 line:48
Info: scheduling block_ram:a ASAP:0 line:54
Info:  dependence reg_op:addra ASAP:0 line:50
Info:  break on block_ram:b ASAP:0 line:55
Info: scheduling const_op:c30[16] ASAP:0 line:0
Info: scheduling const_op:c29[16] ASAP:0 line:0
Info: scheduling const_op:c27[16] ASAP:0 line:0
Info: scheduling const_op:c25[16] ASAP:0 line:0
Info: scheduling reg_mux_op:reg ASAP:0 line:41
Info:  break on reg_op:l_plus_20 ASAP:0 line:42
Info: scheduling add_op_s:m_add_op_s_5 ASAP:0 line:0
Info:  dependence counter:m ASAP:0 line:30
Info: scheduling const_op:c23[16] ASAP:0 line:0
Info: scheduling counter:j ASAP:0 line:37
Info:  dependence counter:k ASAP:0 line:33
Info:  break on reg_op:l ASAP:0 line:40
Info: scheduling reg_op:addra ASAP:0 line:50
Info:  dependence counter:i ASAP:1 line:46
Info:  break on reg_op:addrb ASAP:0 line:51
Info: scheduling reg_op:addrb ASAP:0 line:51
Info:  dependence counter:j ASAP:1 line:37
Info:  break on reg_op:addrs ASAP:0 line:52
Info: scheduling reg_op:m_plus_5 ASAP:0 line:48
Info:  dependence add_op_s:m_add_op_s_5 ASAP:1 line:0
Info:  break on reg_op:addra ASAP:2 line:50
Info: scheduling output:done ASAP:0 line:0
Info: scheduling reg_op:sum ASAP:0 line:60
Info:  predecessor counter:j ASAP:1 line:37
Info:  predecessor reg_op:addra ASAP:2 line:50
Info:  break on block_ram:s ASAP:0 line:62
Info: scheduling if_gt_op_s:l_if_gt_op_s_3 ASAP:0 line:0
Info:  dependence reg_op:l ASAP:0 line:40
Info: scheduling add_op_s:l_add_op_s_20 ASAP:0 line:0
Info:  dependence reg_op:l ASAP:0 line:40
Info: scheduling const_op:c24[16] ASAP:0 line:0
Info: scheduling const_op:c28[16] ASAP:0 line:0
Info: scheduling block_ram:b ASAP:0 line:55
Info:  dependence reg_op:addrb ASAP:2 line:51
Info:  break on reg_op:sum ASAP:2 line:60
Info: scheduling reg_op:l_plus_20 ASAP:0 line:42
Info:  dependence add_op_s:l_add_op_s_20 ASAP:1 line:0
Info:  break on counter:i ASAP:1 line:46
Info: scheduling block_ram:s ASAP:0 line:62
Info:  predecessor counter:j ASAP:1 line:37
Info:  predecessor reg_op:addra ASAP:2 line:50
Info:  predecessor block_ram:b ASAP:3 line:55
Info: scheduling reg_op:addrs ASAP:0 line:52
Info:  dependence counter:k ASAP:0 line:33
Info:  predecessor reg_op:addra ASAP:2 line:50
Info:  break on block_ram:a ASAP:1 line:54
Info: scheduling add_op_s:l_add_op_s_1 ASAP:0 line:0
Info:  dependence reg_op:l ASAP:0 line:40
Info: scheduling counter:k ASAP:0 line:33
Info:  break on counter:j ASAP:1 line:37
Info: scheduling reg_op:l ASAP:0 line:40
Info:  dependence counter:k ASAP:0 line:33
Info:  break on reg_mux_op:reg ASAP:0 line:41
Info: scheduling counter:m ASAP:0 line:30
Info:  break on counter:k ASAP:0 line:33
Info: scheduling input:init ASAP:0 line:0
Info: scheduling output:result[16] ASAP:2 line:0
Info:  dependence block_ram:s ASAP:3 line:62
Info: scheduling const_op:c22[16] ASAP:0 line:0
Info: scheduling const_op:c26[16] ASAP:0 line:0
Info: scheduling counter:i ASAP:1 line:46
Info:  dependence counter:k ASAP:0 line:33
Info:  break on reg_op:m_plus_5 ASAP:1 line:48
Info: scheduling block_ram:a ASAP:1 line:54
Info:  dependence reg_op:addra ASAP:2 line:50
Info:  break on block_ram:b ASAP:3 line:55
Info: scheduling const_op:c30[16] ASAP:0 line:0
Info: scheduling const_op:c29[16] ASAP:0 line:0
Info: scheduling const_op:c27[16] ASAP:0 line:0
Info: scheduling const_op:c25[16] ASAP:0 line:0
Info: scheduling reg_mux_op:reg ASAP:0 line:41
Info:  dependence if_gt_op_s:l_if_gt_op_s_3 ASAP:1 line:0
Info:  break on reg_op:l_plus_20 ASAP:1 line:42
Info: scheduling add_op_s:m_add_op_s_5 ASAP:1 line:0
Info:  dependence counter:m ASAP:0 line:30
Info: scheduling const_op:c23[16] ASAP:0 line:0
Info: scheduling counter:j ASAP:1 line:37
Info:  dependence counter:k ASAP:0 line:33
Info:  break on reg_op:l ASAP:1 line:40
Info: scheduling reg_op:addra ASAP:2 line:50
Info:  dependence counter:i ASAP:1 line:46
Info:  break on reg_op:addrb ASAP:2 line:51
Info: scheduling reg_op:addrb ASAP:2 line:51
Info:  dependence counter:j ASAP:1 line:37
Info:  break on reg_op:addrs ASAP:2 line:52
Info: scheduling reg_op:m_plus_5 ASAP:1 line:48
Info:  dependence add_op_s:m_add_op_s_5 ASAP:1 line:0
Info:  break on reg_op:addra ASAP:2 line:50
Info: scheduling output:done ASAP:0 line:0
Info: scheduling reg_op:sum ASAP:2 line:60
Info:  predecessor counter:j ASAP:1 line:37
Info:  predecessor reg_op:addra ASAP:2 line:50
Info:  predecessor block_ram:a ASAP:3 line:54
Info:  break on block_ram:s ASAP:3 line:62
Info: scheduling if_gt_op_s:l_if_gt_op_s_3 ASAP:1 line:0
Info:  dependence reg_op:l ASAP:1 line:40
Info: scheduling add_op_s:l_add_op_s_20 ASAP:1 line:0
Info:  dependence reg_op:l ASAP:1 line:40
Info: scheduling const_op:c24[16] ASAP:0 line:0
Info: scheduling const_op:c28[16] ASAP:0 line:0
Info: scheduling block_ram:b ASAP:3 line:55
Info:  dependence reg_op:addrb ASAP:2 line:51
Info:  break on reg_op:sum ASAP:3 line:60
Info: scheduling reg_op:l_plus_20 ASAP:1 line:42
Info:  dependence add_op_s:l_add_op_s_20 ASAP:2 line:0
Info:  break on counter:i ASAP:1 line:46
Info: scheduling block_ram:s ASAP:3 line:62
Info:  predecessor counter:j ASAP:1 line:37
Info:  predecessor reg_op:l_plus_20 ASAP:2 line:42
Info:  predecessor block_ram:a ASAP:3 line:54
Info: scheduling reg_op:addrs ASAP:2 line:52
Info:  dependence counter:k ASAP:0 line:33
Info:  predecessor reg_op:l_plus_20 ASAP:2 line:42
Info:  break on block_ram:a ASAP:3 line:54
Info: scheduling add_op_s:l_add_op_s_1 ASAP:1 line:0
Info:  dependence reg_op:l ASAP:1 line:40
Info: scheduling counter:k ASAP:0 line:33
Info:  break on counter:j ASAP:1 line:37
Info: scheduling reg_op:l ASAP:1 line:40
Info:  dependence counter:k ASAP:0 line:33
Info:  break on reg_mux_op:reg ASAP:1 line:41
Info: scheduling counter:m ASAP:0 line:30
Info:  break on counter:k ASAP:0 line:33
Info: scheduling input:init ASAP:0 line:0
Info: scheduling output:result[16] ASAP:5 line:0
Info:  dependence block_ram:s ASAP:3 line:62
Info: scheduling const_op:c22[16] ASAP:0 line:0
Info: scheduling const_op:c26[16] ASAP:0 line:0
Info: scheduling counter:i ASAP:1 line:46
Info:  dependence counter:k ASAP:0 line:33
Info:  predecessor reg_op:l_plus_20 ASAP:2 line:42
Info:  break on reg_op:m_plus_5 ASAP:1 line:48
Info: scheduling block_ram:a ASAP:3 line:54
Info:  dependence reg_op:addra ASAP:2 line:50
Info:  break on block_ram:b ASAP:3 line:55
Info: scheduling const_op:c30[16] ASAP:0 line:0
Info: scheduling const_op:c29[16] ASAP:0 line:0
Info: scheduling const_op:c27[16] ASAP:0 line:0
Info: scheduling const_op:c25[16] ASAP:0 line:0
Info: scheduling reg_mux_op:reg ASAP:1 line:41
Info:  dependence if_gt_op_s:l_if_gt_op_s_3 ASAP:2 line:0
Info:  break on reg_op:l_plus_20 ASAP:2 line:42
Info: scheduling add_op_s:m_add_op_s_5 ASAP:1 line:0
Info:  dependence counter:m ASAP:0 line:30
Info: scheduling const_op:c23[16] ASAP:0 line:0
Info: scheduling counter:j ASAP:1 line:37
Info:  dependence counter:k ASAP:0 line:33
Info:  break on reg_op:l ASAP:1 line:40
Info: scheduling reg_op:addra ASAP:2 line:50
Info:  dependence counter:i ASAP:2 line:46
Info:  break on reg_op:addrb ASAP:2 line:51
Info: scheduling reg_op:addrb ASAP:2 line:51
Info:  dependence counter:j ASAP:1 line:37
Info:  predecessor reg_op:addra ASAP:3 line:50
Info:  break on reg_op:addrs ASAP:2 line:52
Info: scheduling reg_op:m_plus_5 ASAP:1 line:48
Info:  dependence add_op_s:m_add_op_s_5 ASAP:1 line:0
Info:  predecessor reg_mux_op:reg ASAP:2 line:41
Info:  break on reg_op:addra ASAP:3 line:50
Info: scheduling output:done ASAP:0 line:0
Info: scheduling reg_op:sum ASAP:3 line:60
Info:  predecessor counter:j ASAP:1 line:37
Info:  predecessor reg_mux_op:reg ASAP:2 line:41
Info:  predecessor reg_op:addra ASAP:3 line:50
Info:  break on block_ram:s ASAP:3 line:62
Info: scheduling if_gt_op_s:l_if_gt_op_s_3 ASAP:2 line:0
Info:  dependence reg_op:l ASAP:1 line:40
Info: scheduling add_op_s:l_add_op_s_20 ASAP:2 line:0
Info:  dependence reg_op:l ASAP:1 line:40
Info: scheduling const_op:c24[16] ASAP:0 line:0
Info: scheduling const_op:c28[16] ASAP:0 line:0
Info: scheduling block_ram:b ASAP:3 line:55
Info:  dependence reg_op:addrb ASAP:3 line:51
Info:  break on reg_op:sum ASAP:3 line:60
Info: scheduling reg_op:l_plus_20 ASAP:2 line:42
Info:  dependence add_op_s:l_add_op_s_20 ASAP:2 line:0
Info:  break on counter:i ASAP:2 line:46
Info: scheduling block_ram:s ASAP:3 line:62
Info:  predecessor counter:j ASAP:1 line:37
Info:  predecessor reg_mux_op:reg ASAP:2 line:41
Info:  predecessor reg_op:addra ASAP:3 line:50
Info:  predecessor block_ram:b ASAP:4 line:55
Info: scheduling reg_op:addrs ASAP:2 line:52
Info:  dependence counter:k ASAP:0 line:33
Info:  predecessor reg_mux_op:reg ASAP:2 line:41
Info:  predecessor reg_op:addra ASAP:3 line:50
Info:  break on block_ram:a ASAP:3 line:54
Info: scheduling add_op_s:l_add_op_s_1 ASAP:2 line:0
Info:  dependence reg_op:l ASAP:1 line:40
Info: scheduling counter:k ASAP:0 line:33
Info:  break on counter:j ASAP:1 line:37
Info: scheduling reg_op:l ASAP:1 line:40
Info:  dependence counter:k ASAP:0 line:33
Info:  break on reg_mux_op:reg ASAP:2 line:41
Info: scheduling counter:m ASAP:0 line:30
Info:  break on counter:k ASAP:0 line:33
Info: scheduling input:init ASAP:0 line:0
Info: scheduling output:result[16] ASAP:5 line:0
Info:  dependence block_ram:s ASAP:4 line:62
Info: scheduling const_op:c22[16] ASAP:0 line:0
Info: scheduling const_op:c26[16] ASAP:0 line:0
Info: scheduling counter:i ASAP:2 line:46
Info:  dependence counter:k ASAP:0 line:33
Info:  predecessor reg_mux_op:reg ASAP:2 line:41
Info:  break on reg_op:m_plus_5 ASAP:2 line:48
Info: scheduling block_ram:a ASAP:3 line:54
Info:  dependence reg_op:addra ASAP:3 line:50
Info:  break on block_ram:b ASAP:4 line:55
Info: scheduling const_op:c30[16] ASAP:0 line:0
Info: scheduling const_op:c29[16] ASAP:0 line:0
Info: scheduling const_op:c27[16] ASAP:0 line:0
Info: scheduling const_op:c25[16] ASAP:0 line:0
Info: scheduling reg_mux_op:reg ASAP:2 line:41
Info:  dependence if_gt_op_s:l_if_gt_op_s_3 ASAP:2 line:0
Info:  break on reg_op:l_plus_20 ASAP:2 line:42
Info: scheduling add_op_s:m_add_op_s_5 ASAP:1 line:0
Info:  dependence counter:m ASAP:0 line:30
Info: scheduling const_op:c23[16] ASAP:0 line:0
Info: scheduling counter:j ASAP:1 line:37
Info:  dependence counter:k ASAP:0 line:33
Info:  break on reg_op:l ASAP:1 line:40
Info: scheduling reg_op:addra ASAP:3 line:50
Info:  dependence counter:i ASAP:2 line:46
Info:  break on reg_op:addrb ASAP:3 line:51
Info: scheduling reg_op:addrb ASAP:3 line:51
Info:  dependence counter:j ASAP:1 line:37
Info:  predecessor reg_op:addra ASAP:3 line:50
Info:  break on reg_op:addrs ASAP:3 line:52
Info: scheduling reg_op:m_plus_5 ASAP:2 line:48
Info:  dependence add_op_s:m_add_op_s_5 ASAP:1 line:0
Info:  predecessor reg_mux_op:reg ASAP:2 line:41
Info:  break on reg_op:addra ASAP:3 line:50
Info: scheduling output:done ASAP:0 line:0
Info: scheduling reg_op:sum ASAP:3 line:60
Info:  predecessor counter:j ASAP:1 line:37
Info:  predecessor reg_mux_op:reg ASAP:2 line:41
Info:  predecessor reg_op:addra ASAP:3 line:50
Info:  predecessor block_ram:a ASAP:4 line:54
Info:  break on block_ram:s ASAP:4 line:62
Info: scheduling if_gt_op_s:l_if_gt_op_s_3 ASAP:2 line:0
Info:  dependence reg_op:l ASAP:1 line:40
Info: scheduling add_op_s:l_add_op_s_20 ASAP:2 line:0
Info:  dependence reg_op:l ASAP:1 line:40
Info: scheduling const_op:c24[16] ASAP:0 line:0
Info: scheduling const_op:c28[16] ASAP:0 line:0
Info: scheduling block_ram:b ASAP:4 line:55
Info:  dependence reg_op:addrb ASAP:3 line:51
Info:  break on reg_op:sum ASAP:4 line:60
Info: scheduling reg_op:l_plus_20 ASAP:2 line:42
Info:  dependence add_op_s:l_add_op_s_20 ASAP:2 line:0
Info:  break on counter:i ASAP:2 line:46
Info: scheduling block_ram:s ASAP:4 line:62
Info:  predecessor counter:j ASAP:1 line:37
Info:  predecessor reg_mux_op:reg ASAP:2 line:41
Info:  predecessor reg_op:addra ASAP:3 line:50
Info:  predecessor block_ram:a ASAP:4 line:54
Info: scheduling reg_op:addrs ASAP:3 line:52
Info:  dependence counter:k ASAP:0 line:33
Info:  predecessor reg_mux_op:reg ASAP:2 line:41
Info:  predecessor reg_op:addra ASAP:3 line:50
Info:  break on block_ram:a ASAP:4 line:54
Info: scheduling add_op_s:l_add_op_s_1 ASAP:2 line:0
Info:  dependence reg_op:l ASAP:1 line:40
Info: scheduling counter:k ASAP:0 line:33
Info:  break on counter:j ASAP:1 line:37
Info: scheduling reg_op:l ASAP:1 line:40
Info:  dependence counter:k ASAP:0 line:33
Info:  break on reg_mux_op:reg ASAP:2 line:41
Info: scheduling counter:m ASAP:0 line:30
Info:  break on counter:k ASAP:0 line:33
Info: scheduling input:init ASAP:0 line:0
Info: scheduling output:result[16] ASAP:6 line:0
Info:  dependence block_ram:s ASAP:4 line:62
Info: scheduling const_op:c22[16] ASAP:0 line:0
Info: scheduling const_op:c26[16] ASAP:0 line:0
Info: scheduling counter:i ASAP:2 line:46
Info:  dependence counter:k ASAP:0 line:33
Info:  predecessor reg_mux_op:reg ASAP:2 line:41
Info:  break on reg_op:m_plus_5 ASAP:2 line:48
Info: scheduling block_ram:a ASAP:4 line:54
Info:  dependence reg_op:addra ASAP:3 line:50
Info:  break on block_ram:b ASAP:4 line:55
Info: scheduling const_op:c30[16] ASAP:0 line:0
Info: scheduling const_op:c29[16] ASAP:0 line:0
Info: scheduling const_op:c27[16] ASAP:0 line:0
Info: scheduling const_op:c25[16] ASAP:0 line:0
Info: scheduling reg_mux_op:reg ASAP:2 line:41
Info:  dependence if_gt_op_s:l_if_gt_op_s_3 ASAP:2 line:0
Info:  break on reg_op:l_plus_20 ASAP:2 line:42
Info: scheduling add_op_s:m_add_op_s_5 ASAP:1 line:0
Info:  dependence counter:m ASAP:0 line:30
Info: scheduling const_op:c23[16] ASAP:0 line:0
Info: scheduling counter:j ASAP:1 line:37
Info:  dependence counter:k ASAP:0 line:33
Info:  break on reg_op:l ASAP:1 line:40
Info: scheduling reg_op:addra ASAP:3 line:50
Info:  dependence counter:i ASAP:2 line:46
Info:  break on reg_op:addrb ASAP:3 line:51
Info: scheduling reg_op:addrb ASAP:3 line:51
Info:  dependence counter:j ASAP:1 line:37
Info:  predecessor reg_op:addra ASAP:3 line:50
Info:  break on reg_op:addrs ASAP:3 line:52
Info: scheduling reg_op:m_plus_5 ASAP:2 line:48
Info:  dependence add_op_s:m_add_op_s_5 ASAP:1 line:0
Info:  predecessor reg_mux_op:reg ASAP:2 line:41
Info:  break on reg_op:addra ASAP:3 line:50
Info: scheduling output:done ASAP:0 line:0
Info: scheduling reg_op:sum ASAP:4 line:60
Info:  predecessor counter:j ASAP:1 line:37
Info:  predecessor reg_mux_op:reg ASAP:2 line:41
Info:  predecessor reg_op:addra ASAP:3 line:50
Info:  predecessor block_ram:a ASAP:4 line:54
Info:  break on block_ram:s ASAP:4 line:62
Info: scheduling if_gt_op_s:l_if_gt_op_s_3 ASAP:2 line:0
Info:  dependence reg_op:l ASAP:1 line:40
Info: scheduling add_op_s:l_add_op_s_20 ASAP:2 line:0
Info:  dependence reg_op:l ASAP:1 line:40
Info: scheduling const_op:c24[16] ASAP:0 line:0
Info: scheduling const_op:c28[16] ASAP:0 line:0
Info: scheduling block_ram:b ASAP:4 line:55
Info:  dependence reg_op:addrb ASAP:3 line:51
Info:  break on reg_op:sum ASAP:4 line:60
Info: scheduling reg_op:l_plus_20 ASAP:2 line:42
Info:  dependence add_op_s:l_add_op_s_20 ASAP:2 line:0
Info:  break on counter:i ASAP:2 line:46
Info: scheduling block_ram:s ASAP:4 line:62
Info:  predecessor counter:j ASAP:1 line:37
Info:  predecessor reg_mux_op:reg ASAP:2 line:41
Info:  predecessor reg_op:addra ASAP:3 line:50
Info:  predecessor block_ram:a ASAP:4 line:54
Info: scheduling reg_op:addrs ASAP:3 line:52
Info:  dependence counter:k ASAP:0 line:33
Info:  predecessor reg_mux_op:reg ASAP:2 line:41
Info:  predecessor reg_op:addra ASAP:3 line:50
Info:  break on block_ram:a ASAP:4 line:54
Info: scheduling add_op_s:l_add_op_s_1 ASAP:2 line:0
Info:  dependence reg_op:l ASAP:1 line:40
Info: scheduling counter:k ASAP:0 line:33
Info:  break on counter:j ASAP:1 line:37
Info: scheduling reg_op:l ASAP:1 line:40
Info:  dependence counter:k ASAP:0 line:33
Info:  break on reg_mux_op:reg ASAP:2 line:41
Info: scheduling counter:m ASAP:0 line:30
Info:  break on counter:k ASAP:0 line:33
Info: scheduling input:init ASAP:0 line:0
Ok! 14 ms
Scheduling (ALAP)...Ok! 2 ms

Balancing and synchronizing operations...
Info: using counter counter:m to syncronize operations
Info: using counter counter:k to syncronize operations
Info: using counter counter:j to syncronize operations
Warning: port 'we' of component reg_op:l is connected, please check if aditional synchronization is needed (when ... && j.step@N)
Info: using counter counter:i to syncronize operations
Warning: port 'we' of component reg_op:m_plus_5 is connected, please check if aditional synchronization is needed (when ... && i.step@N)
Info: inserting 1 delay(s) on new signal counter:i -> reg_op:sum (write enable) delay_op:c31
Info: inserting 3 delay(s) on new signal counter:i -> output:done (termination)
Info: calculating ASAP of add_op_s:l_add_op_s_20 by reg_op:l
Info: inserting 2 delay(s) on signal counter:k -> reg_op:addrs (balance)
Info: calculating ASAP of if_gt_op_s:l_if_gt_op_s_3 by reg_op:l
Info: calculating ASAP of add_op_s:l_add_op_s_1 by reg_op:l
Info: backedge reg_op:m_plus_5 -> counter:i with distance 1
Info: backedge reg_op:l_plus_20 -> counter:j with distance 2
Info: backedge reg_mux_op:reg -> reg_op:l with distance 2
Info: backedge reg_op:l -> counter:j with distance 1
Balancing and synchronizing operations...Ok! 1 ms
Inserted 3 @s

Calculating Strong Connected Components...Ok! 3 ms

Calculating Dijkstra for bigest cycle...0 Ok! 0 ms

Generating Graphviz Hardware Representation...Ok!

Generating Graphviz Software Representation...Ok!
Generating SCC Subgraphs Representation...Ok!
Generating VHDL...Ok!
./matmult.vhd
Generating VHDL initialization...Ok!
Generating VHDL testbench...Ok!
mv *.vhd src/
make -C xilinx
make[2]: Entrando no diretório `/home/joao/workspace/lalpDSE/src/br/ufscar/dc/lalp/examples/matmult/xilinx'
for file in ; do\
		(rm -r $file;\
		mkdir $file;\
		cd $file;\
		echo $file.vhd > temp.prj;\
		echo memory.vhd >> temp.prj;\
		echo ? >> temp.prj;\
		cat temp.prj | sed 's/t_.*//' | sed 's/^/vhdl work ..\/..\/src\//'| sed 's/src\/?/..\/NenyaBehaLib.vhd/' > $file.prj;\
		rm temp.prj;\
		echo "NET "_clk_" TNM_NET = _clk_; TIMESPEC TS__clk_ = PERIOD "_clk_" 3000 ns HIGH 50%;" > $file.ucf;\
		xflow -p 'xc2vp30ff896-7' -synth xst_vhdl.opt $file.prj;\
		xflow -p 'xc2vp30ff896-7' -implement balanced.opt $file.ngc;\
		echo $file > $file.Report.csv;\
		egrep 'Benchmark|Slice Flip Flops|occupied Slices|Total Number of 4 input LUTs|bonded IOBs|RAMB16s|BUFGMUXs' *_map.mrp | sed 's/out.*//' | sed 's/.*://' >> $file.Report.csv;\
		grep 'Maximum frequency' $file.twr | sed -e 's/.*:// ; s/)// ;s/MHz//;s/$/;/' >> $file.Report.csv;\
		sed ':begin ; $ b end ; $! N ; s/\n/;/ ; b begin ; :end' $file.Report.csv > temp2.txt;\
		sed 's/ //g' temp2.txt  > $file.Report.csv;\
		cat $file.Report.csv >> ../../../xilinxReport.csv;\
		rm temp2.txt);\
	done
make[2]: Saindo do diretório `/home/joao/workspace/lalpDSE/src/br/ufscar/dc/lalp/examples/matmult/xilinx'
make[1]: Saindo do diretório `/home/joao/workspace/lalpDSE/src/br/ufscar/dc/lalp/examples/matmult'
make[1]: Entrando no diretório `/home/joao/workspace/lalpDSE/src/br/ufscar/dc/lalp/examples/max'
lalp -gv -gs -vh -vi -vt -aa -at -ab -as -ad -ao -verbose *.alp
Reading from file max.alp...parsing: This file has a testbench!
Ok!

SimpleNode root:
parsing: Start:max
parsing: .Const:DATA_WIDTH=32
parsing: .Const:ITERATIONS=2048
parsing: .Typedef:int<32>
parsing: .Typedef:bit<1>
parsing: .Pin:init<1>:INPUT
parsing: .Pin:maxval<32>:OUTPUT
parsing: .Pin:done<1>:OUTPUT
parsing: .Variable:v<32>[2048]=[1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 80, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 800]
parsing: .Variable:a<32>
parsing: .Variable:b<32>
parsing: .Variable:i<12>
parsing: .Counter:class br.ufscar.dc.lalp.components.counter:i=0; i<2048; i+=1@1
parsing: .Assignment:=<32>
parsing: ..LHS:v.address<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i
parsing: .Assignment:=<32>
parsing: ..LHS:a<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:v
parsing: .Assignment:=<32>
parsing: ..LHS:b<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:a
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression:class br.ufscar.dc.lalp.components.if_gt_op_s:a_if_gt_op_s_b
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:a
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:b
parsing: .Assignment:=<32>
parsing: ..LHS:maxval<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:b
parsing: .Testbench
parsing: ..EqualityChecking
parsing: ...Results
parsing: ....Result:maxval<32>[1]=[800]

SimpleNode connections:
parsing: .Counter:class br.ufscar.dc.lalp.components.counter:i=0; i<2048; i+=1@1
parsing: .1Counter:class br.ufscar.dc.lalp.components.counter:i=0; i<2048; i+=1@1
parsing: .Assignment:=<32>
parsing: .1LHS:v.address<32>
parsing: .2Name:i
parsing: .Assignment:=<32>
parsing: .1LHS:a<32>
parsing: .2Name:v
parsing: .Assignment:=<32>
parsing: .1LHS:b<32>
parsing: .2Name:a
parsing: .3RelationalExpression:class br.ufscar.dc.lalp.components.if_gt_op_s:a_if_gt_op_s_b
parsing: ............RelationalExpression:class br.ufscar.dc.lalp.components.if_gt_op_s:a_if_gt_op_s_b
parsing: ............1Name:a
parsing: ............2Name:b
parsing: .Assignment:=<32>
parsing: .1LHS:maxval<32>
parsing: .2Name:b

Hashtable<String,Integer> allConsts
ITERATIONS=2048
DATA_WIDTH=32

Hashtable<String,Integer> allTypedefs
int=32
bit=1

Hashtable<String,Object> allPins
done=Pin:done<1>:OUTPUT
maxval=Pin:maxval<32>:OUTPUT
init=Pin:init<1>:INPUT

Hashtable<String,Object> allVariables
b=Variable:b<32>
a=Variable:a<32>
v=Variable:v<32>[2048]=[1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 80, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 8, 1, 2, 3, 4, 5, 6, 7, 800]
i=Variable:i<12>

Hashtable<String,SimpleNode> allAccess
b:3
	LHS:b<32>
	Name:b
	Name:b
a:3
	LHS:a<32>
	Name:a
	Name:a
v:2
	LHS:v.address<32>
	Name:v
maxval:1
	LHS:maxval<32>
i:2
	Counter:class br.ufscar.dc.lalp.components.counter:i=0; i<2048; i+=1@1
	Name:i
Instantiating hardware components...Ok!
Connecting hardware components...Ok!

Detecting Backward Edges (Topological)...
Info: signal if_gt_op_s:a_if_gt_op_s_b -> reg_op:b marked as backedge (self-connected pair)
Info: signal reg_op:b -> if_gt_op_s:a_if_gt_op_s_b marked as backedge (self-connected pair)
Info: signal reg_op:a -> if_gt_op_s:a_if_gt_op_s_b marked as backedge (source defined after destination in source code)
Detecting Backward Edges (Topological)...Ok! 0 ms

Scheduling (ASAP)...Info: scheduling output:done ASAP:0 line:0
Info: scheduling const_op:c12[12] ASAP:0 line:0
Info: scheduling const_op:c11[12] ASAP:0 line:0
Info: scheduling if_gt_op_s:a_if_gt_op_s_b ASAP:0 line:0
Info: scheduling block_ram:v ASAP:0 line:45
Info:  dependence counter:i ASAP:0 line:44
Info:  break on reg_op:a ASAP:0 line:46
Info: scheduling reg_op:b ASAP:0 line:47
Info:  dependence reg_op:a ASAP:0 line:46
Info: scheduling output:maxval[32] ASAP:0 line:0
Info:  dependence reg_op:b ASAP:1 line:47
Info: scheduling counter:i ASAP:0 line:44
Info:  break on block_ram:v ASAP:1 line:45
Info: scheduling reg_op:a ASAP:0 line:46
Info:  dependence block_ram:v ASAP:1 line:45
Info:  break on reg_op:b ASAP:1 line:47
Info: scheduling input:init ASAP:0 line:0
Info: scheduling output:done ASAP:0 line:0
Info: scheduling const_op:c12[12] ASAP:0 line:0
Info: scheduling const_op:c11[12] ASAP:0 line:0
Info: scheduling if_gt_op_s:a_if_gt_op_s_b ASAP:0 line:0
Info: scheduling block_ram:v ASAP:1 line:45
Info:  dependence counter:i ASAP:0 line:44
Info:  break on reg_op:a ASAP:3 line:46
Info: scheduling reg_op:b ASAP:1 line:47
Info:  dependence reg_op:a ASAP:3 line:46
Info: scheduling output:maxval[32] ASAP:2 line:0
Info:  dependence reg_op:b ASAP:4 line:47
Info: scheduling counter:i ASAP:0 line:44
Info:  break on block_ram:v ASAP:1 line:45
Info: scheduling reg_op:a ASAP:3 line:46
Info:  dependence block_ram:v ASAP:1 line:45
Info:  break on reg_op:b ASAP:4 line:47
Info: scheduling input:init ASAP:0 line:0
Info: scheduling output:done ASAP:0 line:0
Info: scheduling const_op:c12[12] ASAP:0 line:0
Info: scheduling const_op:c11[12] ASAP:0 line:0
Info: scheduling if_gt_op_s:a_if_gt_op_s_b ASAP:0 line:0
Info: scheduling block_ram:v ASAP:1 line:45
Info:  dependence counter:i ASAP:0 line:44
Info:  break on reg_op:a ASAP:3 line:46
Info: scheduling reg_op:b ASAP:4 line:47
Info:  dependence reg_op:a ASAP:3 line:46
Info: scheduling output:maxval[32] ASAP:5 line:0
Info:  dependence reg_op:b ASAP:4 line:47
Info: scheduling counter:i ASAP:0 line:44
Info:  break on block_ram:v ASAP:1 line:45
Info: scheduling reg_op:a ASAP:3 line:46
Info:  dependence block_ram:v ASAP:1 line:45
Info:  break on reg_op:b ASAP:4 line:47
Info: scheduling input:init ASAP:0 line:0
Ok! 2 ms
Scheduling (ALAP)...Ok! 0 ms

Balancing and synchronizing operations...
Info: using counter counter:i to syncronize operations
Info: inserting 2 delay(s) on new signal counter:i -> reg_op:a (write enable) delay_op:c13
Warning: port 'we' of component reg_op:b is connected, please check if aditional synchronization is needed (when ... && i.step@N)
Info: inserting 4 delay(s) on new signal counter:i -> output:done (termination)
Info: backedge if_gt_op_s:a_if_gt_op_s_b -> reg_op:b with distance -4
Info: backedge reg_op:b -> if_gt_op_s:a_if_gt_op_s_b with distance 5
Info: backedge reg_op:a -> if_gt_op_s:a_if_gt_op_s_b with distance 4
Balancing and synchronizing operations...Ok! 1 ms
Inserted 2 @s

Calculating Strong Connected Components...Ok! 1 ms

Calculating Dijkstra for bigest cycle...0 Ok! 0 ms

Generating Graphviz Hardware Representation...Ok!

Generating Graphviz Software Representation...Ok!
Generating SCC Subgraphs Representation...Ok!
Generating VHDL...Ok!
./max.vhd
Generating VHDL initialization...Ok!
Generating VHDL testbench...Ok!
mv *.vhd src/
make -C xilinx
make[2]: Entrando no diretório `/home/joao/workspace/lalpDSE/src/br/ufscar/dc/lalp/examples/max/xilinx'
for file in ; do\
		(rm -r $file;\
		mkdir $file;\
		cd $file;\
		echo $file.vhd > temp.prj;\
		echo memory.vhd >> temp.prj;\
		echo ? >> temp.prj;\
		cat temp.prj | sed 's/t_.*//' | sed 's/^/vhdl work ..\/..\/src\//'| sed 's/src\/?/..\/NenyaBehaLib.vhd/' > $file.prj;\
		rm temp.prj;\
		echo "NET "_clk_" TNM_NET = _clk_; TIMESPEC TS__clk_ = PERIOD "_clk_" 3000 ns HIGH 50%;" > $file.ucf;\
		xflow -p 'xc2vp30ff896-7' -synth xst_vhdl.opt $file.prj;\
		xflow -p 'xc2vp30ff896-7' -implement balanced.opt $file.ngc;\
		echo $file > $file.Report.csv;\
		egrep 'Benchmark|Slice Flip Flops|occupied Slices|Total Number of 4 input LUTs|bonded IOBs|RAMB16s|BUFGMUXs' *_map.mrp | sed 's/out.*//' | sed 's/.*://' >> $file.Report.csv;\
		grep 'Maximum frequency' $file.twr | sed -e 's/.*:// ; s/)// ;s/MHz//;s/$/;/' >> $file.Report.csv;\
		sed ':begin ; $ b end ; $! N ; s/\n/;/ ; b begin ; :end' $file.Report.csv > temp2.txt;\
		sed 's/ //g' temp2.txt  > $file.Report.csv;\
		cat $file.Report.csv >> ../../../xilinxReport.csv;\
		rm temp2.txt);\
	done
make[2]: Saindo do diretório `/home/joao/workspace/lalpDSE/src/br/ufscar/dc/lalp/examples/max/xilinx'
make[1]: Saindo do diretório `/home/joao/workspace/lalpDSE/src/br/ufscar/dc/lalp/examples/max'
make[1]: Entrando no diretório `/home/joao/workspace/lalpDSE/src/br/ufscar/dc/lalp/examples/sobel'
lalp -gv -gs -vh -vi -vt -aa -at -ab -as -ad -ao -verbose *.alp
Reading from file sobel.alp...parsing: This file has a testbench!
Ok!

SimpleNode root:
parsing: Start:sobel
parsing: .Const:DATA_WIDTH=16
parsing: .Const:ROWS=10
parsing: .Const:COLS=10
parsing: .Const:SIZE=100
parsing: .Typedef:int<16>
parsing: .Typedef:bit<1>
parsing: .Typedef:byte<8>
parsing: .Pin:init<1>:INPUT
parsing: .Pin:done<1>:OUTPUT
parsing: .Pin:result<16>:OUTPUT
parsing: .Variable:H<16>
parsing: .Variable:O<16>
parsing: .Variable:V<16>
parsing: .Variable:Hpos<16>
parsing: .Variable:Vpos<16>
parsing: .Variable:Otrunk<16>
parsing: .Variable:i<16>
parsing: .Variable:addr<16>
parsing: .Variable:i00<16>
parsing: .Variable:i01<16>
parsing: .Variable:i02<16>
parsing: .Variable:i10<16>
parsing: .Variable:i12<16>
parsing: .Variable:i20<16>
parsing: .Variable:i21<16>
parsing: .Variable:i22<16>
parsing: .Variable:input<16>[100]=[50, 65, 62, 83, 34, 45, 96, 67, 18, 29, 14, 14, 72, 13, 14, 15, 16, 17, 18, 39, 20, 23, 82, 23, 20, 25, 26, 27, 28, 29, 54, 12, 72, 83, 34, 45, 96, 97, 18, 29, 40, 41, 42, 73, 44, 45, 46, 47, 48, 89, 52, 60, 82, 83, 34, 45, 96, 37, 18, 29, 60, 69, 62, 66, 64, 65, 64, 67, 68, 69, 53, 68, 72, 83, 34, 55, 96, 37, 18, 29, 84, 87, 82, 83, 84, 85, 86, 87, 28, 89, 95, 96, 92, 93, 94, 95, 96, 97, 38, 99]
parsing: .Variable:output<16>[100]
parsing: .Assignment:=<16>
parsing: ..LHS:i.clk_en<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:init
parsing: .Counter:class br.ufscar.dc.lalp.components.counter:i=0; i<78; i+=1@8
parsing: .Assignment:=<16>
parsing: ..LHS:addr<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i
parsing: .Assignment:=<16>
parsing: ..LHS:addr<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i_add_op_s_1
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Expression
parsing: .....................DelayExpression
parsing: ......................ConditionalExpression
parsing: .......................ConditionalOrExpression
parsing: ........................ConditionalAndExpression
parsing: .........................InclusiveOrExpression
parsing: ..........................ExclusiveOrExpression
parsing: ...........................AndExpression
parsing: ............................EqualityExpression
parsing: .............................RelationalExpression
parsing: ..............................ShiftExpression
parsing: ...............................AdditiveExpression
parsing: ................................MultiplicativeExpression
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Name:i
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Literal=1
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_1@1
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i.step
parsing: .Assignment:=<16>
parsing: ..LHS:addr<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i_add_op_s_2
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Expression
parsing: .....................DelayExpression
parsing: ......................ConditionalExpression
parsing: .......................ConditionalOrExpression
parsing: ........................ConditionalAndExpression
parsing: .........................InclusiveOrExpression
parsing: ..........................ExclusiveOrExpression
parsing: ...........................AndExpression
parsing: ............................EqualityExpression
parsing: .............................RelationalExpression
parsing: ..............................ShiftExpression
parsing: ...............................AdditiveExpression
parsing: ................................MultiplicativeExpression
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Name:i
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Literal=2
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_2@2
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i.step
parsing: .Assignment:=<16>
parsing: ..LHS:addr<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i_add_op_s_COLS
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Expression
parsing: .....................DelayExpression
parsing: ......................ConditionalExpression
parsing: .......................ConditionalOrExpression
parsing: ........................ConditionalAndExpression
parsing: .........................InclusiveOrExpression
parsing: ..........................ExclusiveOrExpression
parsing: ...........................AndExpression
parsing: ............................EqualityExpression
parsing: .............................RelationalExpression
parsing: ..............................ShiftExpression
parsing: ...............................AdditiveExpression
parsing: ................................MultiplicativeExpression
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Name:i
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:COLS
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_3@3
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i.step
parsing: .Assignment:=<16>
parsing: ..LHS:addr<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i_add_op_s_COLS_add_op_s_2
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Expression
parsing: .....................DelayExpression
parsing: ......................ConditionalExpression
parsing: .......................ConditionalOrExpression
parsing: ........................ConditionalAndExpression
parsing: .........................InclusiveOrExpression
parsing: ..........................ExclusiveOrExpression
parsing: ...........................AndExpression
parsing: ............................EqualityExpression
parsing: .............................RelationalExpression
parsing: ..............................ShiftExpression
parsing: ...............................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i_add_op_s_COLS
parsing: ................................MultiplicativeExpression
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Expression
parsing: ......................................DelayExpression
parsing: .......................................ConditionalExpression
parsing: ........................................ConditionalOrExpression
parsing: .........................................ConditionalAndExpression
parsing: ..........................................InclusiveOrExpression
parsing: ...........................................ExclusiveOrExpression
parsing: ............................................AndExpression
parsing: .............................................EqualityExpression
parsing: ..............................................RelationalExpression
parsing: ...............................................ShiftExpression
parsing: ................................................AdditiveExpression
parsing: .................................................MultiplicativeExpression
parsing: ..................................................UnaryExpression
parsing: ...................................................UnaryExpressionNotPlusMinus
parsing: ....................................................PostfixExpression
parsing: .....................................................PrimaryExpression
parsing: ......................................................Name:i
parsing: ................................MultiplicativeExpression
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Name:COLS
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Literal=2
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_4@4
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i.step
parsing: .Assignment:=<16>
parsing: ..LHS:addr<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i_add_op_s_COLS_add_op_s_COLS
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Expression
parsing: .....................DelayExpression
parsing: ......................ConditionalExpression
parsing: .......................ConditionalOrExpression
parsing: ........................ConditionalAndExpression
parsing: .........................InclusiveOrExpression
parsing: ..........................ExclusiveOrExpression
parsing: ...........................AndExpression
parsing: ............................EqualityExpression
parsing: .............................RelationalExpression
parsing: ..............................ShiftExpression
parsing: ...............................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i_add_op_s_COLS
parsing: ................................MultiplicativeExpression
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Expression
parsing: ......................................DelayExpression
parsing: .......................................ConditionalExpression
parsing: ........................................ConditionalOrExpression
parsing: .........................................ConditionalAndExpression
parsing: ..........................................InclusiveOrExpression
parsing: ...........................................ExclusiveOrExpression
parsing: ............................................AndExpression
parsing: .............................................EqualityExpression
parsing: ..............................................RelationalExpression
parsing: ...............................................ShiftExpression
parsing: ................................................AdditiveExpression
parsing: .................................................MultiplicativeExpression
parsing: ..................................................UnaryExpression
parsing: ...................................................UnaryExpressionNotPlusMinus
parsing: ....................................................PostfixExpression
parsing: .....................................................PrimaryExpression
parsing: ......................................................Name:i
parsing: ................................MultiplicativeExpression
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Name:COLS
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:COLS
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_5@5
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i.step
parsing: .Assignment:=<16>
parsing: ..LHS:addr<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i_add_op_s_COLS_add_op_s_COLS_add_op_s_1
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Expression
parsing: .....................DelayExpression
parsing: ......................ConditionalExpression
parsing: .......................ConditionalOrExpression
parsing: ........................ConditionalAndExpression
parsing: .........................InclusiveOrExpression
parsing: ..........................ExclusiveOrExpression
parsing: ...........................AndExpression
parsing: ............................EqualityExpression
parsing: .............................RelationalExpression
parsing: ..............................ShiftExpression
parsing: ...............................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i_add_op_s_COLS_add_op_s_COLS
parsing: ................................MultiplicativeExpression
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Expression
parsing: ......................................DelayExpression
parsing: .......................................ConditionalExpression
parsing: ........................................ConditionalOrExpression
parsing: .........................................ConditionalAndExpression
parsing: ..........................................InclusiveOrExpression
parsing: ...........................................ExclusiveOrExpression
parsing: ............................................AndExpression
parsing: .............................................EqualityExpression
parsing: ..............................................RelationalExpression
parsing: ...............................................ShiftExpression
parsing: ................................................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i_add_op_s_COLS
parsing: .................................................MultiplicativeExpression
parsing: ..................................................UnaryExpression
parsing: ...................................................UnaryExpressionNotPlusMinus
parsing: ....................................................PostfixExpression
parsing: .....................................................PrimaryExpression
parsing: ......................................................Expression
parsing: .......................................................DelayExpression
parsing: ........................................................ConditionalExpression
parsing: .........................................................ConditionalOrExpression
parsing: ..........................................................ConditionalAndExpression
parsing: ...........................................................InclusiveOrExpression
parsing: ............................................................ExclusiveOrExpression
parsing: .............................................................AndExpression
parsing: ..............................................................EqualityExpression
parsing: ...............................................................RelationalExpression
parsing: ................................................................ShiftExpression
parsing: .................................................................AdditiveExpression
parsing: ..................................................................MultiplicativeExpression
parsing: ...................................................................UnaryExpression
parsing: ....................................................................UnaryExpressionNotPlusMinus
parsing: .....................................................................PostfixExpression
parsing: ......................................................................PrimaryExpression
parsing: .......................................................................Name:i
parsing: .................................................MultiplicativeExpression
parsing: ..................................................UnaryExpression
parsing: ...................................................UnaryExpressionNotPlusMinus
parsing: ....................................................PostfixExpression
parsing: .....................................................PrimaryExpression
parsing: ......................................................Name:COLS
parsing: ................................MultiplicativeExpression
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Name:COLS
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Literal=1
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_6@6
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i.step
parsing: .Assignment:=<16>
parsing: ..LHS:addr<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i_add_op_s_COLS_add_op_s_COLS_add_op_s_2
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Expression
parsing: .....................DelayExpression
parsing: ......................ConditionalExpression
parsing: .......................ConditionalOrExpression
parsing: ........................ConditionalAndExpression
parsing: .........................InclusiveOrExpression
parsing: ..........................ExclusiveOrExpression
parsing: ...........................AndExpression
parsing: ............................EqualityExpression
parsing: .............................RelationalExpression
parsing: ..............................ShiftExpression
parsing: ...............................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i_add_op_s_COLS_add_op_s_COLS
parsing: ................................MultiplicativeExpression
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Expression
parsing: ......................................DelayExpression
parsing: .......................................ConditionalExpression
parsing: ........................................ConditionalOrExpression
parsing: .........................................ConditionalAndExpression
parsing: ..........................................InclusiveOrExpression
parsing: ...........................................ExclusiveOrExpression
parsing: ............................................AndExpression
parsing: .............................................EqualityExpression
parsing: ..............................................RelationalExpression
parsing: ...............................................ShiftExpression
parsing: ................................................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i_add_op_s_COLS
parsing: .................................................MultiplicativeExpression
parsing: ..................................................UnaryExpression
parsing: ...................................................UnaryExpressionNotPlusMinus
parsing: ....................................................PostfixExpression
parsing: .....................................................PrimaryExpression
parsing: ......................................................Expression
parsing: .......................................................DelayExpression
parsing: ........................................................ConditionalExpression
parsing: .........................................................ConditionalOrExpression
parsing: ..........................................................ConditionalAndExpression
parsing: ...........................................................InclusiveOrExpression
parsing: ............................................................ExclusiveOrExpression
parsing: .............................................................AndExpression
parsing: ..............................................................EqualityExpression
parsing: ...............................................................RelationalExpression
parsing: ................................................................ShiftExpression
parsing: .................................................................AdditiveExpression
parsing: ..................................................................MultiplicativeExpression
parsing: ...................................................................UnaryExpression
parsing: ....................................................................UnaryExpressionNotPlusMinus
parsing: .....................................................................PostfixExpression
parsing: ......................................................................PrimaryExpression
parsing: .......................................................................Name:i
parsing: .................................................MultiplicativeExpression
parsing: ..................................................UnaryExpression
parsing: ...................................................UnaryExpressionNotPlusMinus
parsing: ....................................................PostfixExpression
parsing: .....................................................PrimaryExpression
parsing: ......................................................Name:COLS
parsing: ................................MultiplicativeExpression
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Name:COLS
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Literal=2
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_7@7
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i.step
parsing: .Assignment:=<16>
parsing: ..LHS:input.address<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:addr
parsing: .Assignment:=<16>
parsing: ..LHS:i00<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:input
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_2@2
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i.step
parsing: .Assignment:=<16>
parsing: ..LHS:i01<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:input
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_3@3
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i.step
parsing: .Assignment:=<16>
parsing: ..LHS:i02<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:input
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_4@4
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i.step
parsing: .Assignment:=<16>
parsing: ..LHS:i10<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:input
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_5@5
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i.step
parsing: .Assignment:=<16>
parsing: ..LHS:i12<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:input
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_6@6
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i.step
parsing: .Assignment:=<16>
parsing: ..LHS:i20<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:input
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_7@7
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i.step
parsing: .Assignment:=<16>
parsing: ..LHS:i21<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:input
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_8@8
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i.step
parsing: .Assignment:=<16>
parsing: ..LHS:i22<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:input
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_9@9
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i.step
parsing: .Assignment:=<16>
parsing: ..LHS:H<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i00_neg_op_s_add_op_s_i01_neg_op_s_sub_op_s_i01_add_op_s_i02_neg_op_s_add_op_s_i20_add_op_s_i21_add_op_s_i21_add_op_s_i22
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Expression
parsing: .....................DelayExpression
parsing: ......................ConditionalExpression
parsing: .......................ConditionalOrExpression
parsing: ........................ConditionalAndExpression
parsing: .........................InclusiveOrExpression
parsing: ..........................ExclusiveOrExpression
parsing: ...........................AndExpression
parsing: ............................EqualityExpression
parsing: .............................RelationalExpression
parsing: ..............................ShiftExpression
parsing: ...............................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i00_neg_op_s_add_op_s_i01_neg_op_s_sub_op_s_i01
parsing: ................................MultiplicativeExpression
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Expression
parsing: ......................................DelayExpression
parsing: .......................................ConditionalExpression
parsing: ........................................ConditionalOrExpression
parsing: .........................................ConditionalAndExpression
parsing: ..........................................InclusiveOrExpression
parsing: ...........................................ExclusiveOrExpression
parsing: ............................................AndExpression
parsing: .............................................EqualityExpression
parsing: ..............................................RelationalExpression
parsing: ...............................................ShiftExpression
parsing: ................................................AdditiveExpression
parsing: .................................................MultiplicativeExpression
parsing: ..................................................UnaryExpression:class br.ufscar.dc.lalp.components.neg_op_s:i00_neg_op_s
parsing: ...................................................UnaryExpression
parsing: ....................................................UnaryExpressionNotPlusMinus
parsing: .....................................................PostfixExpression
parsing: ......................................................PrimaryExpression
parsing: .......................................................Name:i00
parsing: ................................MultiplicativeExpression
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Expression
parsing: ......................................DelayExpression
parsing: .......................................ConditionalExpression
parsing: ........................................ConditionalOrExpression
parsing: .........................................ConditionalAndExpression
parsing: ..........................................InclusiveOrExpression
parsing: ...........................................ExclusiveOrExpression
parsing: ............................................AndExpression
parsing: .............................................EqualityExpression
parsing: ..............................................RelationalExpression
parsing: ...............................................ShiftExpression
parsing: ................................................AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:i01_neg_op_s_sub_op_s_i01
parsing: .................................................MultiplicativeExpression
parsing: ..................................................UnaryExpression:class br.ufscar.dc.lalp.components.neg_op_s:i01_neg_op_s
parsing: ...................................................UnaryExpression
parsing: ....................................................UnaryExpressionNotPlusMinus
parsing: .....................................................PostfixExpression
parsing: ......................................................PrimaryExpression
parsing: .......................................................Name:i01
parsing: .................................................MultiplicativeExpression
parsing: ..................................................UnaryExpression
parsing: ...................................................UnaryExpressionNotPlusMinus
parsing: ....................................................PostfixExpression
parsing: .....................................................PrimaryExpression
parsing: ......................................................Name:i01
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Expression
parsing: .....................DelayExpression
parsing: ......................ConditionalExpression
parsing: .......................ConditionalOrExpression
parsing: ........................ConditionalAndExpression
parsing: .........................InclusiveOrExpression
parsing: ..........................ExclusiveOrExpression
parsing: ...........................AndExpression
parsing: ............................EqualityExpression
parsing: .............................RelationalExpression
parsing: ..............................ShiftExpression
parsing: ...............................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i02_neg_op_s_add_op_s_i20_add_op_s_i21_add_op_s_i21_add_op_s_i22
parsing: ................................MultiplicativeExpression
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Expression
parsing: ......................................DelayExpression
parsing: .......................................ConditionalExpression
parsing: ........................................ConditionalOrExpression
parsing: .........................................ConditionalAndExpression
parsing: ..........................................InclusiveOrExpression
parsing: ...........................................ExclusiveOrExpression
parsing: ............................................AndExpression
parsing: .............................................EqualityExpression
parsing: ..............................................RelationalExpression
parsing: ...............................................ShiftExpression
parsing: ................................................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i02_neg_op_s_add_op_s_i20
parsing: .................................................MultiplicativeExpression
parsing: ..................................................UnaryExpression
parsing: ...................................................UnaryExpressionNotPlusMinus
parsing: ....................................................PostfixExpression
parsing: .....................................................PrimaryExpression
parsing: ......................................................Expression
parsing: .......................................................DelayExpression
parsing: ........................................................ConditionalExpression
parsing: .........................................................ConditionalOrExpression
parsing: ..........................................................ConditionalAndExpression
parsing: ...........................................................InclusiveOrExpression
parsing: ............................................................ExclusiveOrExpression
parsing: .............................................................AndExpression
parsing: ..............................................................EqualityExpression
parsing: ...............................................................RelationalExpression
parsing: ................................................................ShiftExpression
parsing: .................................................................AdditiveExpression
parsing: ..................................................................MultiplicativeExpression
parsing: ...................................................................UnaryExpression:class br.ufscar.dc.lalp.components.neg_op_s:i02_neg_op_s
parsing: ....................................................................UnaryExpression
parsing: .....................................................................UnaryExpressionNotPlusMinus
parsing: ......................................................................PostfixExpression
parsing: .......................................................................PrimaryExpression
parsing: ........................................................................Name:i02
parsing: .................................................MultiplicativeExpression
parsing: ..................................................UnaryExpression
parsing: ...................................................UnaryExpressionNotPlusMinus
parsing: ....................................................PostfixExpression
parsing: .....................................................PrimaryExpression
parsing: ......................................................Name:i20
parsing: ................................MultiplicativeExpression
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Expression
parsing: ......................................DelayExpression
parsing: .......................................ConditionalExpression
parsing: ........................................ConditionalOrExpression
parsing: .........................................ConditionalAndExpression
parsing: ..........................................InclusiveOrExpression
parsing: ...........................................ExclusiveOrExpression
parsing: ............................................AndExpression
parsing: .............................................EqualityExpression
parsing: ..............................................RelationalExpression
parsing: ...............................................ShiftExpression
parsing: ................................................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i21_add_op_s_i21_add_op_s_i22
parsing: .................................................MultiplicativeExpression
parsing: ..................................................UnaryExpression
parsing: ...................................................UnaryExpressionNotPlusMinus
parsing: ....................................................PostfixExpression
parsing: .....................................................PrimaryExpression
parsing: ......................................................Expression
parsing: .......................................................DelayExpression
parsing: ........................................................ConditionalExpression
parsing: .........................................................ConditionalOrExpression
parsing: ..........................................................ConditionalAndExpression
parsing: ...........................................................InclusiveOrExpression
parsing: ............................................................ExclusiveOrExpression
parsing: .............................................................AndExpression
parsing: ..............................................................EqualityExpression
parsing: ...............................................................RelationalExpression
parsing: ................................................................ShiftExpression
parsing: .................................................................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i21_add_op_s_i21
parsing: ..................................................................MultiplicativeExpression
parsing: ...................................................................UnaryExpression
parsing: ....................................................................UnaryExpressionNotPlusMinus
parsing: .....................................................................PostfixExpression
parsing: ......................................................................PrimaryExpression
parsing: .......................................................................Name:i21
parsing: ..................................................................MultiplicativeExpression
parsing: ...................................................................UnaryExpression
parsing: ....................................................................UnaryExpressionNotPlusMinus
parsing: .....................................................................PostfixExpression
parsing: ......................................................................PrimaryExpression
parsing: .......................................................................Name:i21
parsing: .................................................MultiplicativeExpression
parsing: ..................................................UnaryExpression
parsing: ...................................................UnaryExpressionNotPlusMinus
parsing: ....................................................PostfixExpression
parsing: .....................................................PrimaryExpression
parsing: ......................................................Name:i22
parsing: .Assignment:=<16>
parsing: ..LHS:V<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i00_neg_op_s_add_op_s_i02_add_op_s_i10_neg_op_s_sub_op_s_i10_add_op_s_i12_add_op_s_i12_add_op_s_i20_neg_op_s_add_op_s_i22
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Expression
parsing: .....................DelayExpression
parsing: ......................ConditionalExpression
parsing: .......................ConditionalOrExpression
parsing: ........................ConditionalAndExpression
parsing: .........................InclusiveOrExpression
parsing: ..........................ExclusiveOrExpression
parsing: ...........................AndExpression
parsing: ............................EqualityExpression
parsing: .............................RelationalExpression
parsing: ..............................ShiftExpression
parsing: ...............................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i00_neg_op_s_add_op_s_i02
parsing: ................................MultiplicativeExpression
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Expression
parsing: ......................................DelayExpression
parsing: .......................................ConditionalExpression
parsing: ........................................ConditionalOrExpression
parsing: .........................................ConditionalAndExpression
parsing: ..........................................InclusiveOrExpression
parsing: ...........................................ExclusiveOrExpression
parsing: ............................................AndExpression
parsing: .............................................EqualityExpression
parsing: ..............................................RelationalExpression
parsing: ...............................................ShiftExpression
parsing: ................................................AdditiveExpression
parsing: .................................................MultiplicativeExpression
parsing: ..................................................UnaryExpression:class br.ufscar.dc.lalp.components.neg_op_s:i00_neg_op_s
parsing: ...................................................UnaryExpression
parsing: ....................................................UnaryExpressionNotPlusMinus
parsing: .....................................................PostfixExpression
parsing: ......................................................PrimaryExpression
parsing: .......................................................Name:i00
parsing: ................................MultiplicativeExpression
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Name:i02
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Expression
parsing: .....................DelayExpression
parsing: ......................ConditionalExpression
parsing: .......................ConditionalOrExpression
parsing: ........................ConditionalAndExpression
parsing: .........................InclusiveOrExpression
parsing: ..........................ExclusiveOrExpression
parsing: ...........................AndExpression
parsing: ............................EqualityExpression
parsing: .............................RelationalExpression
parsing: ..............................ShiftExpression
parsing: ...............................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i10_neg_op_s_sub_op_s_i10_add_op_s_i12_add_op_s_i12_add_op_s_i20_neg_op_s_add_op_s_i22
parsing: ................................MultiplicativeExpression
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Expression
parsing: ......................................DelayExpression
parsing: .......................................ConditionalExpression
parsing: ........................................ConditionalOrExpression
parsing: .........................................ConditionalAndExpression
parsing: ..........................................InclusiveOrExpression
parsing: ...........................................ExclusiveOrExpression
parsing: ............................................AndExpression
parsing: .............................................EqualityExpression
parsing: ..............................................RelationalExpression
parsing: ...............................................ShiftExpression
parsing: ................................................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i10_neg_op_s_sub_op_s_i10_add_op_s_i12_add_op_s_i12
parsing: .................................................MultiplicativeExpression
parsing: ..................................................UnaryExpression
parsing: ...................................................UnaryExpressionNotPlusMinus
parsing: ....................................................PostfixExpression
parsing: .....................................................PrimaryExpression
parsing: ......................................................Expression
parsing: .......................................................DelayExpression
parsing: ........................................................ConditionalExpression
parsing: .........................................................ConditionalOrExpression
parsing: ..........................................................ConditionalAndExpression
parsing: ...........................................................InclusiveOrExpression
parsing: ............................................................ExclusiveOrExpression
parsing: .............................................................AndExpression
parsing: ..............................................................EqualityExpression
parsing: ...............................................................RelationalExpression
parsing: ................................................................ShiftExpression
parsing: .................................................................AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:i10_neg_op_s_sub_op_s_i10
parsing: ..................................................................MultiplicativeExpression
parsing: ...................................................................UnaryExpression:class br.ufscar.dc.lalp.components.neg_op_s:i10_neg_op_s
parsing: ....................................................................UnaryExpression
parsing: .....................................................................UnaryExpressionNotPlusMinus
parsing: ......................................................................PostfixExpression
parsing: .......................................................................PrimaryExpression
parsing: ........................................................................Name:i10
parsing: ..................................................................MultiplicativeExpression
parsing: ...................................................................UnaryExpression
parsing: ....................................................................UnaryExpressionNotPlusMinus
parsing: .....................................................................PostfixExpression
parsing: ......................................................................PrimaryExpression
parsing: .......................................................................Name:i10
parsing: .................................................MultiplicativeExpression
parsing: ..................................................UnaryExpression
parsing: ...................................................UnaryExpressionNotPlusMinus
parsing: ....................................................PostfixExpression
parsing: .....................................................PrimaryExpression
parsing: ......................................................Expression
parsing: .......................................................DelayExpression
parsing: ........................................................ConditionalExpression
parsing: .........................................................ConditionalOrExpression
parsing: ..........................................................ConditionalAndExpression
parsing: ...........................................................InclusiveOrExpression
parsing: ............................................................ExclusiveOrExpression
parsing: .............................................................AndExpression
parsing: ..............................................................EqualityExpression
parsing: ...............................................................RelationalExpression
parsing: ................................................................ShiftExpression
parsing: .................................................................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i12_add_op_s_i12
parsing: ..................................................................MultiplicativeExpression
parsing: ...................................................................UnaryExpression
parsing: ....................................................................UnaryExpressionNotPlusMinus
parsing: .....................................................................PostfixExpression
parsing: ......................................................................PrimaryExpression
parsing: .......................................................................Name:i12
parsing: ..................................................................MultiplicativeExpression
parsing: ...................................................................UnaryExpression
parsing: ....................................................................UnaryExpressionNotPlusMinus
parsing: .....................................................................PostfixExpression
parsing: ......................................................................PrimaryExpression
parsing: .......................................................................Name:i12
parsing: ................................MultiplicativeExpression
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Expression
parsing: ......................................DelayExpression
parsing: .......................................ConditionalExpression
parsing: ........................................ConditionalOrExpression
parsing: .........................................ConditionalAndExpression
parsing: ..........................................InclusiveOrExpression
parsing: ...........................................ExclusiveOrExpression
parsing: ............................................AndExpression
parsing: .............................................EqualityExpression
parsing: ..............................................RelationalExpression
parsing: ...............................................ShiftExpression
parsing: ................................................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i20_neg_op_s_add_op_s_i22
parsing: .................................................MultiplicativeExpression
parsing: ..................................................UnaryExpression
parsing: ...................................................UnaryExpressionNotPlusMinus
parsing: ....................................................PostfixExpression
parsing: .....................................................PrimaryExpression
parsing: ......................................................Expression
parsing: .......................................................DelayExpression
parsing: ........................................................ConditionalExpression
parsing: .........................................................ConditionalOrExpression
parsing: ..........................................................ConditionalAndExpression
parsing: ...........................................................InclusiveOrExpression
parsing: ............................................................ExclusiveOrExpression
parsing: .............................................................AndExpression
parsing: ..............................................................EqualityExpression
parsing: ...............................................................RelationalExpression
parsing: ................................................................ShiftExpression
parsing: .................................................................AdditiveExpression
parsing: ..................................................................MultiplicativeExpression
parsing: ...................................................................UnaryExpression:class br.ufscar.dc.lalp.components.neg_op_s:i20_neg_op_s
parsing: ....................................................................UnaryExpression
parsing: .....................................................................UnaryExpressionNotPlusMinus
parsing: ......................................................................PostfixExpression
parsing: .......................................................................PrimaryExpression
parsing: ........................................................................Name:i20
parsing: .................................................MultiplicativeExpression
parsing: ..................................................UnaryExpression
parsing: ...................................................UnaryExpressionNotPlusMinus
parsing: ....................................................PostfixExpression
parsing: .....................................................PrimaryExpression
parsing: ......................................................Name:i22
parsing: .Assignment:=<16>
parsing: ..LHS:Hpos<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression:class br.ufscar.dc.lalp.components.reg_mux_op:Hpos
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression:class br.ufscar.dc.lalp.components.if_lt_op_s:H_if_lt_op_s_0
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:H
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Literal=0
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression:class br.ufscar.dc.lalp.components.neg_op_s:H_neg_op_s
parsing: .................UnaryExpression
parsing: ..................UnaryExpressionNotPlusMinus
parsing: ...................PostfixExpression
parsing: ....................PrimaryExpression
parsing: .....................Name:H
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:H
parsing: .Assignment:=<16>
parsing: ..LHS:Vpos<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression:class br.ufscar.dc.lalp.components.reg_mux_op:Vpos
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression:class br.ufscar.dc.lalp.components.if_lt_op_s:V_if_lt_op_s_0
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:V
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Literal=0
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression:class br.ufscar.dc.lalp.components.neg_op_s:V_neg_op_s
parsing: .................UnaryExpression
parsing: ..................UnaryExpressionNotPlusMinus
parsing: ...................PostfixExpression
parsing: ....................PrimaryExpression
parsing: .....................Name:V
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:V
parsing: .Assignment:=<16>
parsing: ..LHS:O<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:Hpos_add_op_s_Vpos
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:Hpos
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:Vpos
parsing: .Assignment:=<16>
parsing: ..LHS:Otrunk<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:O
parsing: .Assignment:=<16>
parsing: ..LHS:Otrunk<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Literal=255
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression:class br.ufscar.dc.lalp.components.if_gt_op_s:O_if_gt_op_s_255
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:O
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Literal=255
parsing: .Assignment:=<16>
parsing: ..LHS:output.data_in<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:Otrunk
parsing: .Assignment:=<16>
parsing: ..LHS:output.address<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i
parsing: .Assignment:=<16>
parsing: ..LHS:result<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:output
parsing: .Testbench
parsing: ..WhenChecking
parsing: ...Results
parsing: ....Result:result<16>[74]=[255, 78, 255, 140, 196, 228, 212, 28, 76, 142, 236, 138, 255, 172, 236, 255, 112, 76, 86, 116, 186, 220, 216, 188, 232, 212, 126, 156, 226, 92, 132, 128, 108, 255, 68, 92, 74, 160, 136, 118, 158, 204, 88, 228, 68, 92, 60, 44, 92, 78, 144, 32, 148, 12, 102, 162, 118, 98, 146, 132, 208, 116, 232, 52, 226, 254, 130, 82, 132, 192, 208, 112, 255, 172]

SimpleNode connections:
parsing: .Assignment:=<16>
parsing: .1LHS:i.clk_en<16>
parsing: .2Name:init
parsing: .Counter:class br.ufscar.dc.lalp.components.counter:i=0; i<78; i+=1@8
parsing: .1Counter:class br.ufscar.dc.lalp.components.counter:i=0; i<78; i+=1@8
parsing: .Assignment:=<16>
parsing: .1LHS:addr<16>
parsing: .2Name:i
parsing: .Assignment:=<16>
parsing: .1LHS:addr<16>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i_add_op_s_1
parsing: .3DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_1@1
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i_add_op_s_1
parsing: ..............1Name:i
parsing: ..............2Literal=1
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_1@1
parsing: ....1Name:i.step
parsing: .Assignment:=<16>
parsing: .1LHS:addr<16>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i_add_op_s_2
parsing: .3DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_2@2
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i_add_op_s_2
parsing: ..............1Name:i
parsing: ..............2Literal=2
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_2@2
parsing: ....1Name:i.step
parsing: .Assignment:=<16>
parsing: .1LHS:addr<16>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i_add_op_s_COLS
parsing: .3DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_3@3
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i_add_op_s_COLS
parsing: ..............1Name:i
parsing: ..............2Name:COLS
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_3@3
parsing: ....1Name:i.step
parsing: .Assignment:=<16>
parsing: .1LHS:addr<16>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i_add_op_s_COLS_add_op_s_2
parsing: .3DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_4@4
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i_add_op_s_COLS_add_op_s_2
parsing: ..............1AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i_add_op_s_COLS
parsing: ..............2Literal=2
parsing: ...............................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i_add_op_s_COLS
parsing: ...............................1Name:i
parsing: ...............................2Name:COLS
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_4@4
parsing: ....1Name:i.step
parsing: .Assignment:=<16>
parsing: .1LHS:addr<16>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i_add_op_s_COLS_add_op_s_COLS
parsing: .3DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_5@5
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i_add_op_s_COLS_add_op_s_COLS
parsing: ..............1AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i_add_op_s_COLS
parsing: ..............2Name:COLS
parsing: ...............................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i_add_op_s_COLS
parsing: ...............................1Name:i
parsing: ...............................2Name:COLS
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_5@5
parsing: ....1Name:i.step
parsing: .Assignment:=<16>
parsing: .1LHS:addr<16>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i_add_op_s_COLS_add_op_s_COLS_add_op_s_1
parsing: .3DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_6@6
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i_add_op_s_COLS_add_op_s_COLS_add_op_s_1
parsing: ..............1AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i_add_op_s_COLS_add_op_s_COLS
parsing: ..............2Literal=1
parsing: ...............................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i_add_op_s_COLS_add_op_s_COLS
parsing: ...............................1AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i_add_op_s_COLS
parsing: ...............................2Name:COLS
parsing: ................................................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i_add_op_s_COLS
parsing: ................................................1Name:i
parsing: ................................................2Name:COLS
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_6@6
parsing: ....1Name:i.step
parsing: .Assignment:=<16>
parsing: .1LHS:addr<16>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i_add_op_s_COLS_add_op_s_COLS_add_op_s_2
parsing: .3DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_7@7
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i_add_op_s_COLS_add_op_s_COLS_add_op_s_2
parsing: ..............1AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i_add_op_s_COLS_add_op_s_COLS
parsing: ..............2Literal=2
parsing: ...............................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i_add_op_s_COLS_add_op_s_COLS
parsing: ...............................1AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i_add_op_s_COLS
parsing: ...............................2Name:COLS
parsing: ................................................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i_add_op_s_COLS
parsing: ................................................1Name:i
parsing: ................................................2Name:COLS
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_7@7
parsing: ....1Name:i.step
parsing: .Assignment:=<16>
parsing: .1LHS:input.address<16>
parsing: .2Name:addr
parsing: .Assignment:=<16>
parsing: .1LHS:i00<16>
parsing: .2Name:input
parsing: .3DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_2@2
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_2@2
parsing: ....1Name:i.step
parsing: .Assignment:=<16>
parsing: .1LHS:i01<16>
parsing: .2Name:input
parsing: .3DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_3@3
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_3@3
parsing: ....1Name:i.step
parsing: .Assignment:=<16>
parsing: .1LHS:i02<16>
parsing: .2Name:input
parsing: .3DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_4@4
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_4@4
parsing: ....1Name:i.step
parsing: .Assignment:=<16>
parsing: .1LHS:i10<16>
parsing: .2Name:input
parsing: .3DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_5@5
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_5@5
parsing: ....1Name:i.step
parsing: .Assignment:=<16>
parsing: .1LHS:i12<16>
parsing: .2Name:input
parsing: .3DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_6@6
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_6@6
parsing: ....1Name:i.step
parsing: .Assignment:=<16>
parsing: .1LHS:i20<16>
parsing: .2Name:input
parsing: .3DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_7@7
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_7@7
parsing: ....1Name:i.step
parsing: .Assignment:=<16>
parsing: .1LHS:i21<16>
parsing: .2Name:input
parsing: .3DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_8@8
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_8@8
parsing: ....1Name:i.step
parsing: .Assignment:=<16>
parsing: .1LHS:i22<16>
parsing: .2Name:input
parsing: .3DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_9@9
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_9@9
parsing: ....1Name:i.step
parsing: .Assignment:=<16>
parsing: .1LHS:H<16>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i00_neg_op_s_add_op_s_i01_neg_op_s_sub_op_s_i01_add_op_s_i02_neg_op_s_add_op_s_i20_add_op_s_i21_add_op_s_i21_add_op_s_i22
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i00_neg_op_s_add_op_s_i01_neg_op_s_sub_op_s_i01_add_op_s_i02_neg_op_s_add_op_s_i20_add_op_s_i21_add_op_s_i21_add_op_s_i22
parsing: ..............1AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i00_neg_op_s_add_op_s_i01_neg_op_s_sub_op_s_i01
parsing: ..............2AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i02_neg_op_s_add_op_s_i20_add_op_s_i21_add_op_s_i21_add_op_s_i22
parsing: ...............................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i00_neg_op_s_add_op_s_i01_neg_op_s_sub_op_s_i01
parsing: ...............................1UnaryExpression:class br.ufscar.dc.lalp.components.neg_op_s:i00_neg_op_s
parsing: ...............................2AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:i01_neg_op_s_sub_op_s_i01
parsing: ..................................................UnaryExpression:class br.ufscar.dc.lalp.components.neg_op_s:i00_neg_op_s
parsing: ..................................................1Name:i00
parsing: ................................................AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:i01_neg_op_s_sub_op_s_i01
parsing: ................................................1UnaryExpression:class br.ufscar.dc.lalp.components.neg_op_s:i01_neg_op_s
parsing: ................................................2Name:i01
parsing: ..................................................UnaryExpression:class br.ufscar.dc.lalp.components.neg_op_s:i01_neg_op_s
parsing: ..................................................1Name:i01
parsing: ...............................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i02_neg_op_s_add_op_s_i20_add_op_s_i21_add_op_s_i21_add_op_s_i22
parsing: ...............................1AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i02_neg_op_s_add_op_s_i20
parsing: ...............................2AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i21_add_op_s_i21_add_op_s_i22
parsing: ................................................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i02_neg_op_s_add_op_s_i20
parsing: ................................................1UnaryExpression:class br.ufscar.dc.lalp.components.neg_op_s:i02_neg_op_s
parsing: ................................................2Name:i20
parsing: ...................................................................UnaryExpression:class br.ufscar.dc.lalp.components.neg_op_s:i02_neg_op_s
parsing: ...................................................................1Name:i02
parsing: ................................................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i21_add_op_s_i21_add_op_s_i22
parsing: ................................................1AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i21_add_op_s_i21
parsing: ................................................2Name:i22
parsing: .................................................................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i21_add_op_s_i21
parsing: .................................................................1Name:i21
parsing: .................................................................2Name:i21
parsing: .Assignment:=<16>
parsing: .1LHS:V<16>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i00_neg_op_s_add_op_s_i02_add_op_s_i10_neg_op_s_sub_op_s_i10_add_op_s_i12_add_op_s_i12_add_op_s_i20_neg_op_s_add_op_s_i22
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i00_neg_op_s_add_op_s_i02_add_op_s_i10_neg_op_s_sub_op_s_i10_add_op_s_i12_add_op_s_i12_add_op_s_i20_neg_op_s_add_op_s_i22
parsing: ..............1AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i00_neg_op_s_add_op_s_i02
parsing: ..............2AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i10_neg_op_s_sub_op_s_i10_add_op_s_i12_add_op_s_i12_add_op_s_i20_neg_op_s_add_op_s_i22
parsing: ...............................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i00_neg_op_s_add_op_s_i02
parsing: ...............................1UnaryExpression:class br.ufscar.dc.lalp.components.neg_op_s:i00_neg_op_s
parsing: ...............................2Name:i02
parsing: ..................................................UnaryExpression:class br.ufscar.dc.lalp.components.neg_op_s:i00_neg_op_s
parsing: ..................................................1Name:i00
parsing: ...............................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i10_neg_op_s_sub_op_s_i10_add_op_s_i12_add_op_s_i12_add_op_s_i20_neg_op_s_add_op_s_i22
parsing: ...............................1AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i10_neg_op_s_sub_op_s_i10_add_op_s_i12_add_op_s_i12
parsing: ...............................2AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i20_neg_op_s_add_op_s_i22
parsing: ................................................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i10_neg_op_s_sub_op_s_i10_add_op_s_i12_add_op_s_i12
parsing: ................................................1AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:i10_neg_op_s_sub_op_s_i10
parsing: ................................................2AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i12_add_op_s_i12
parsing: .................................................................AdditiveExpression:class br.ufscar.dc.lalp.components.sub_op_s:i10_neg_op_s_sub_op_s_i10
parsing: .................................................................1UnaryExpression:class br.ufscar.dc.lalp.components.neg_op_s:i10_neg_op_s
parsing: .................................................................2Name:i10
parsing: ...................................................................UnaryExpression:class br.ufscar.dc.lalp.components.neg_op_s:i10_neg_op_s
parsing: ...................................................................1Name:i10
parsing: .................................................................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i12_add_op_s_i12
parsing: .................................................................1Name:i12
parsing: .................................................................2Name:i12
parsing: ................................................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i20_neg_op_s_add_op_s_i22
parsing: ................................................1UnaryExpression:class br.ufscar.dc.lalp.components.neg_op_s:i20_neg_op_s
parsing: ................................................2Name:i22
parsing: ...................................................................UnaryExpression:class br.ufscar.dc.lalp.components.neg_op_s:i20_neg_op_s
parsing: ...................................................................1Name:i20
parsing: .Assignment:=<16>
parsing: .1LHS:Hpos<16>
parsing: .2ConditionalExpression:class br.ufscar.dc.lalp.components.reg_mux_op:Hpos
parsing: .....ConditionalExpression:class br.ufscar.dc.lalp.components.reg_mux_op:Hpos
parsing: .....1RelationalExpression:class br.ufscar.dc.lalp.components.if_lt_op_s:H_if_lt_op_s_0
parsing: .....2UnaryExpression:class br.ufscar.dc.lalp.components.neg_op_s:H_neg_op_s
parsing: .....3Name:H
parsing: ............RelationalExpression:class br.ufscar.dc.lalp.components.if_lt_op_s:H_if_lt_op_s_0
parsing: ............1Name:H
parsing: ............2Literal=0
parsing: ................UnaryExpression:class br.ufscar.dc.lalp.components.neg_op_s:H_neg_op_s
parsing: ................1Name:H
parsing: .Assignment:=<16>
parsing: .1LHS:Vpos<16>
parsing: .2ConditionalExpression:class br.ufscar.dc.lalp.components.reg_mux_op:Vpos
parsing: .....ConditionalExpression:class br.ufscar.dc.lalp.components.reg_mux_op:Vpos
parsing: .....1RelationalExpression:class br.ufscar.dc.lalp.components.if_lt_op_s:V_if_lt_op_s_0
parsing: .....2UnaryExpression:class br.ufscar.dc.lalp.components.neg_op_s:V_neg_op_s
parsing: .....3Name:V
parsing: ............RelationalExpression:class br.ufscar.dc.lalp.components.if_lt_op_s:V_if_lt_op_s_0
parsing: ............1Name:V
parsing: ............2Literal=0
parsing: ................UnaryExpression:class br.ufscar.dc.lalp.components.neg_op_s:V_neg_op_s
parsing: ................1Name:V
parsing: .Assignment:=<16>
parsing: .1LHS:O<16>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:Hpos_add_op_s_Vpos
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:Hpos_add_op_s_Vpos
parsing: ..............1Name:Hpos
parsing: ..............2Name:Vpos
parsing: .Assignment:=<16>
parsing: .1LHS:Otrunk<16>
parsing: .2Name:O
parsing: .Assignment:=<16>
parsing: .1LHS:Otrunk<16>
parsing: .2Literal=255
parsing: .3RelationalExpression:class br.ufscar.dc.lalp.components.if_gt_op_s:O_if_gt_op_s_255
parsing: ............RelationalExpression:class br.ufscar.dc.lalp.components.if_gt_op_s:O_if_gt_op_s_255
parsing: ............1Name:O
parsing: ............2Literal=255
parsing: .Assignment:=<16>
parsing: .1LHS:output.data_in<16>
parsing: .2Name:Otrunk
parsing: .Assignment:=<16>
parsing: .1LHS:output.address<16>
parsing: .2Name:i
parsing: .Assignment:=<16>
parsing: .1LHS:result<16>
parsing: .2Name:output

Hashtable<String,Integer> allConsts
ROWS=10
COLS=10
SIZE=100
DATA_WIDTH=16

Hashtable<String,Integer> allTypedefs
byte=8
int=16
bit=1

Hashtable<String,Object> allPins
result=Pin:result<16>:OUTPUT
done=Pin:done<1>:OUTPUT
init=Pin:init<1>:INPUT

Hashtable<String,Object> allVariables
Hpos=Variable:Hpos<16>
i22=Variable:i22<16>
i21=Variable:i21<16>
i20=Variable:i20<16>
Vpos=Variable:Vpos<16>
V=Variable:V<16>
O=Variable:O<16>
i02=Variable:i02<16>
i01=Variable:i01<16>
addr=Variable:addr<16>
output=Variable:output<16>[100]
i00=Variable:i00<16>
H=Variable:H<16>
input=Variable:input<16>[100]=[50, 65, 62, 83, 34, 45, 96, 67, 18, 29, 14, 14, 72, 13, 14, 15, 16, 17, 18, 39, 20, 23, 82, 23, 20, 25, 26, 27, 28, 29, 54, 12, 72, 83, 34, 45, 96, 97, 18, 29, 40, 41, 42, 73, 44, 45, 46, 47, 48, 89, 52, 60, 82, 83, 34, 45, 96, 37, 18, 29, 60, 69, 62, 66, 64, 65, 64, 67, 68, 69, 53, 68, 72, 83, 34, 55, 96, 37, 18, 29, 84, 87, 82, 83, 84, 85, 86, 87, 28, 89, 95, 96, 92, 93, 94, 95, 96, 97, 38, 99]
i12=Variable:i12<16>
i10=Variable:i10<16>
i=Variable:i<16>
Otrunk=Variable:Otrunk<16>

Hashtable<String,SimpleNode> allAccess
Hpos:2
	LHS:Hpos<16>
	Name:Hpos
i22:3
	LHS:i22<16>
	Name:i22
	Name:i22
i21:3
	LHS:i21<16>
	Name:i21
	Name:i21
i20:3
	LHS:i20<16>
	Name:i20
	Name:i20
Vpos:2
	LHS:Vpos<16>
	Name:Vpos
V:4
	LHS:V<16>
	Name:V
	Name:V
	Name:V
O:3
	LHS:O<16>
	Name:O
	Name:O
i02:3
	LHS:i02<16>
	Name:i02
	Name:i02
i01:3
	LHS:i01<16>
	Name:i01
	Name:i01
addr:9
	LHS:addr<16>
	LHS:addr<16>
	LHS:addr<16>
	LHS:addr<16>
	LHS:addr<16>
	LHS:addr<16>
	LHS:addr<16>
	LHS:addr<16>
	Name:addr
output:3
	LHS:output.data_in<16>
	LHS:output.address<16>
	Name:output
i00:3
	LHS:i00<16>
	Name:i00
	Name:i00
result:1
	LHS:result<16>
H:4
	LHS:H<16>
	Name:H
	Name:H
	Name:H
input:9
	LHS:input.address<16>
	Name:input
	Name:input
	Name:input
	Name:input
	Name:input
	Name:input
	Name:input
	Name:input
i12:3
	LHS:i12<16>
	Name:i12
	Name:i12
i10:3
	LHS:i10<16>
	Name:i10
	Name:i10
init:1
	Name:init
i:26
	LHS:i.clk_en<16>
	Counter:class br.ufscar.dc.lalp.components.counter:i=0; i<78; i+=1@8
	Name:i
	Name:i
	Name:i.step
	Name:i
	Name:i.step
	Name:i
	Name:i.step
	Name:i
	Name:i.step
	Name:i
	Name:i.step
	Name:i
	Name:i.step
	Name:i
	Name:i.step
	Name:i.step
	Name:i.step
	Name:i.step
	Name:i.step
	Name:i.step
	Name:i.step
	Name:i.step
	Name:i.step
	Name:i
COLS:8
	Name:COLS
	Name:COLS
	Name:COLS
	Name:COLS
	Name:COLS
	Name:COLS
	Name:COLS
	Name:COLS
Otrunk:3
	LHS:Otrunk<16>
	LHS:Otrunk<16>
	Name:Otrunk
Instantiating hardware components...Ok!
Connecting hardware components...Ok!

Detecting Backward Edges (Topological)...
Detecting Backward Edges (Topological)...Ok! 0 ms

Scheduling (ASAP)...Info: scheduling output:result[16] ASAP:0 line:0
Info:  dependence block_ram:output ASAP:0 line:79
Info: scheduling const_op:c22[16] ASAP:0 line:0
Info: scheduling reg_op:H ASAP:0 line:67
Info:  break on reg_op:V ASAP:0 line:68
Info: scheduling counter:i ASAP:0 line:46
Info:  break on mux_m_op:addr ASAP:0 line:55
Info: scheduling const_op:c20[16] ASAP:0 line:0
Info: scheduling block_ram:output ASAP:0 line:79
Info:  dependence counter:i ASAP:0 line:46
Info: scheduling reg_op:i12 ASAP:0 line:62
Info:  dependence block_ram:input ASAP:0 line:56
Info:  break on reg_op:i20 ASAP:0 line:63
Info: scheduling block_ram:input ASAP:0 line:56
Info:  break on reg_op:i00 ASAP:0 line:58
Info: scheduling add_op_s:i_add_op_s_1 ASAP:0 line:0
Info:  dependence counter:i ASAP:0 line:46
Info: scheduling reg_op:i10 ASAP:0 line:61
Info:  dependence block_ram:input ASAP:0 line:56
Info:  break on reg_op:i12 ASAP:2 line:62
Info: scheduling mux_m_op:addr ASAP:0 line:55
Info:  dependence add_op_s:i_add_op_s_1 ASAP:1 line:0
Info:  break on block_ram:input ASAP:0 line:56
Info: scheduling const_op:c21[16] ASAP:0 line:0
Info: scheduling reg_op:i00 ASAP:0 line:58
Info:  dependence block_ram:input ASAP:0 line:56
Info:  break on reg_op:i01 ASAP:0 line:59
Info: scheduling const_op:c23[16] ASAP:0 line:0
Info: scheduling mux_m_op:Otrunk ASAP:0 line:76
Info:  dependence reg_op:O ASAP:0 line:73
Info:  predecessor reg_op:i00 ASAP:2 line:58
Info:  break on block_ram:output ASAP:1 line:79
Info: scheduling reg_op:O ASAP:0 line:73
Info:  predecessor mux_m_op:addr ASAP:1 line:55
Info:  predecessor reg_op:i00 ASAP:2 line:58
Info:  break on mux_m_op:Otrunk ASAP:2 line:76
Info: scheduling reg_op:i01 ASAP:0 line:59
Info:  dependence block_ram:input ASAP:0 line:56
Info:  break on reg_op:i02 ASAP:0 line:60
Info: scheduling reg_op:i20 ASAP:0 line:63
Info:  dependence block_ram:input ASAP:0 line:56
Info:  break on reg_op:i21 ASAP:0 line:64
Info: scheduling reg_op:i22 ASAP:0 line:65
Info:  dependence block_ram:input ASAP:0 line:56
Info:  break on reg_op:H ASAP:0 line:67
Info: scheduling output:done ASAP:0 line:0
Info: scheduling reg_op:V ASAP:0 line:68
Info:  predecessor mux_m_op:addr ASAP:1 line:55
Info:  predecessor reg_op:i00 ASAP:2 line:58
Info:  break on reg_op:O ASAP:2 line:73
Info: scheduling reg_op:i02 ASAP:0 line:60
Info:  dependence block_ram:input ASAP:0 line:56
Info:  break on reg_op:i10 ASAP:2 line:61
Info: scheduling reg_op:i21 ASAP:0 line:64
Info:  dependence block_ram:input ASAP:0 line:56
Info:  break on reg_op:i22 ASAP:2 line:65
Info: scheduling input:init ASAP:0 line:0
Info: scheduling output:result[16] ASAP:2 line:0
Info:  dependence block_ram:output ASAP:1 line:79
Info: scheduling const_op:c22[16] ASAP:0 line:0
Info: scheduling reg_op:H ASAP:0 line:67
Info:  predecessor mux_m_op:addr ASAP:1 line:55
Info:  predecessor reg_op:i00 ASAP:2 line:58
Info:  break on reg_op:V ASAP:2 line:68
Info: scheduling counter:i ASAP:0 line:46
Info:  break on mux_m_op:addr ASAP:1 line:55
Info: scheduling const_op:c20[16] ASAP:0 line:0
Info: scheduling block_ram:output ASAP:1 line:79
Info:  dependence counter:i ASAP:0 line:46
Info:  dependence mux_m_op:Otrunk ASAP:2 line:76
Info: scheduling reg_op:i12 ASAP:2 line:62
Info:  dependence block_ram:input ASAP:0 line:56
Info:  break on reg_op:i20 ASAP:2 line:63
Info: scheduling block_ram:input ASAP:0 line:56
Info:  dependence mux_m_op:addr ASAP:1 line:55
Info:  break on reg_op:i00 ASAP:2 line:58
Info: scheduling add_op_s:i_add_op_s_1 ASAP:1 line:0
Info:  dependence counter:i ASAP:0 line:46
Info: scheduling reg_op:i10 ASAP:2 line:61
Info:  dependence block_ram:input ASAP:1 line:56
Info:  break on reg_op:i12 ASAP:2 line:62
Info: scheduling mux_m_op:addr ASAP:1 line:55
Info:  dependence add_op_s:i_add_op_s_1 ASAP:1 line:0
Info:  break on block_ram:input ASAP:1 line:56
Info: scheduling const_op:c21[16] ASAP:0 line:0
Info: scheduling reg_op:i00 ASAP:2 line:58
Info:  dependence block_ram:input ASAP:1 line:56
Info:  break on reg_op:i01 ASAP:2 line:59
Info: scheduling const_op:c23[16] ASAP:0 line:0
Info: scheduling mux_m_op:Otrunk ASAP:2 line:76
Info:  dependence reg_op:O ASAP:2 line:73
Info:  break on block_ram:output ASAP:2 line:79
Info: scheduling reg_op:O ASAP:2 line:73
Info:  predecessor mux_m_op:addr ASAP:1 line:55
Info:  predecessor reg_op:i00 ASAP:3 line:58
Info:  break on mux_m_op:Otrunk ASAP:3 line:76
Info: scheduling reg_op:i01 ASAP:2 line:59
Info:  dependence block_ram:input ASAP:1 line:56
Info:  break on reg_op:i02 ASAP:2 line:60
Info: scheduling reg_op:i20 ASAP:2 line:63
Info:  dependence block_ram:input ASAP:1 line:56
Info:  break on reg_op:i21 ASAP:2 line:64
Info: scheduling reg_op:i22 ASAP:2 line:65
Info:  dependence block_ram:input ASAP:1 line:56
Info:  break on reg_op:H ASAP:2 line:67
Info: scheduling output:done ASAP:0 line:0
Info: scheduling reg_op:V ASAP:2 line:68
Info:  predecessor mux_m_op:addr ASAP:1 line:55
Info:  predecessor reg_op:i00 ASAP:3 line:58
Info:  break on reg_op:O ASAP:3 line:73
Info: scheduling reg_op:i02 ASAP:2 line:60
Info:  dependence block_ram:input ASAP:1 line:56
Info:  break on reg_op:i10 ASAP:3 line:61
Info: scheduling reg_op:i21 ASAP:2 line:64
Info:  dependence block_ram:input ASAP:1 line:56
Info:  break on reg_op:i22 ASAP:3 line:65
Info: scheduling input:init ASAP:0 line:0
Info: scheduling output:result[16] ASAP:3 line:0
Info:  dependence block_ram:output ASAP:2 line:79
Info: scheduling const_op:c22[16] ASAP:0 line:0
Info: scheduling reg_op:H ASAP:2 line:67
Info:  predecessor mux_m_op:addr ASAP:1 line:55
Info:  predecessor reg_op:i00 ASAP:3 line:58
Info:  break on reg_op:V ASAP:3 line:68
Info: scheduling counter:i ASAP:0 line:46
Info:  break on mux_m_op:addr ASAP:1 line:55
Info: scheduling const_op:c20[16] ASAP:0 line:0
Info: scheduling block_ram:output ASAP:2 line:79
Info:  dependence counter:i ASAP:0 line:46
Info:  dependence mux_m_op:Otrunk ASAP:3 line:76
Info: scheduling reg_op:i12 ASAP:2 line:62
Info:  dependence block_ram:input ASAP:1 line:56
Info:  break on reg_op:i20 ASAP:3 line:63
Info: scheduling block_ram:input ASAP:1 line:56
Info:  dependence mux_m_op:addr ASAP:1 line:55
Info:  break on reg_op:i00 ASAP:3 line:58
Info: scheduling add_op_s:i_add_op_s_1 ASAP:1 line:0
Info:  dependence counter:i ASAP:0 line:46
Info: scheduling reg_op:i10 ASAP:3 line:61
Info:  dependence block_ram:input ASAP:1 line:56
Info:  break on reg_op:i12 ASAP:3 line:62
Info: scheduling mux_m_op:addr ASAP:1 line:55
Info:  dependence add_op_s:i_add_op_s_1 ASAP:1 line:0
Info:  break on block_ram:input ASAP:1 line:56
Info: scheduling const_op:c21[16] ASAP:0 line:0
Info: scheduling reg_op:i00 ASAP:3 line:58
Info:  dependence block_ram:input ASAP:1 line:56
Info:  break on reg_op:i01 ASAP:3 line:59
Info: scheduling const_op:c23[16] ASAP:0 line:0
Info: scheduling mux_m_op:Otrunk ASAP:3 line:76
Info:  dependence reg_op:O ASAP:3 line:73
Info:  break on block_ram:output ASAP:3 line:79
Info: scheduling reg_op:O ASAP:3 line:73
Info:  predecessor mux_m_op:addr ASAP:1 line:55
Info:  predecessor reg_op:i00 ASAP:3 line:58
Info:  break on mux_m_op:Otrunk ASAP:4 line:76
Info: scheduling reg_op:i01 ASAP:3 line:59
Info:  dependence block_ram:input ASAP:1 line:56
Info:  break on reg_op:i02 ASAP:3 line:60
Info: scheduling reg_op:i20 ASAP:3 line:63
Info:  dependence block_ram:input ASAP:1 line:56
Info:  break on reg_op:i21 ASAP:3 line:64
Info: scheduling reg_op:i22 ASAP:3 line:65
Info:  dependence block_ram:input ASAP:1 line:56
Info:  break on reg_op:H ASAP:3 line:67
Info: scheduling output:done ASAP:0 line:0
Info: scheduling reg_op:V ASAP:3 line:68
Info:  predecessor mux_m_op:addr ASAP:1 line:55
Info:  predecessor reg_op:i00 ASAP:3 line:58
Info:  break on reg_op:O ASAP:3 line:73
Info: scheduling reg_op:i02 ASAP:3 line:60
Info:  dependence block_ram:input ASAP:1 line:56
Info:  break on reg_op:i10 ASAP:3 line:61
Info: scheduling reg_op:i21 ASAP:3 line:64
Info:  dependence block_ram:input ASAP:1 line:56
Info:  break on reg_op:i22 ASAP:3 line:65
Info: scheduling input:init ASAP:0 line:0
Info: scheduling output:result[16] ASAP:4 line:0
Info:  dependence block_ram:output ASAP:3 line:79
Info: scheduling const_op:c22[16] ASAP:0 line:0
Info: scheduling reg_op:H ASAP:3 line:67
Info:  predecessor mux_m_op:addr ASAP:1 line:55
Info:  predecessor reg_op:i00 ASAP:3 line:58
Info:  break on reg_op:V ASAP:3 line:68
Info: scheduling counter:i ASAP:0 line:46
Info:  break on mux_m_op:addr ASAP:1 line:55
Info: scheduling const_op:c20[16] ASAP:0 line:0
Info: scheduling block_ram:output ASAP:3 line:79
Info:  dependence counter:i ASAP:0 line:46
Info:  dependence mux_m_op:Otrunk ASAP:4 line:76
Info: scheduling reg_op:i12 ASAP:3 line:62
Info:  dependence block_ram:input ASAP:1 line:56
Info:  break on reg_op:i20 ASAP:3 line:63
Info: scheduling block_ram:input ASAP:1 line:56
Info:  dependence mux_m_op:addr ASAP:1 line:55
Info:  break on reg_op:i00 ASAP:3 line:58
Info: scheduling add_op_s:i_add_op_s_1 ASAP:1 line:0
Info:  dependence counter:i ASAP:0 line:46
Info: scheduling reg_op:i10 ASAP:3 line:61
Info:  dependence block_ram:input ASAP:1 line:56
Info:  break on reg_op:i12 ASAP:3 line:62
Info: scheduling mux_m_op:addr ASAP:1 line:55
Info:  dependence add_op_s:i_add_op_s_1 ASAP:1 line:0
Info:  break on block_ram:input ASAP:1 line:56
Info: scheduling const_op:c21[16] ASAP:0 line:0
Info: scheduling reg_op:i00 ASAP:3 line:58
Info:  dependence block_ram:input ASAP:1 line:56
Info:  break on reg_op:i01 ASAP:3 line:59
Info: scheduling const_op:c23[16] ASAP:0 line:0
Info: scheduling mux_m_op:Otrunk ASAP:4 line:76
Info:  dependence reg_op:O ASAP:3 line:73
Info:  break on block_ram:output ASAP:4 line:79
Info: scheduling reg_op:O ASAP:3 line:73
Info:  predecessor mux_m_op:addr ASAP:1 line:55
Info:  predecessor reg_op:i00 ASAP:3 line:58
Info:  break on mux_m_op:Otrunk ASAP:4 line:76
Info: scheduling reg_op:i01 ASAP:3 line:59
Info:  dependence block_ram:input ASAP:1 line:56
Info:  break on reg_op:i02 ASAP:3 line:60
Info: scheduling reg_op:i20 ASAP:3 line:63
Info:  dependence block_ram:input ASAP:1 line:56
Info:  break on reg_op:i21 ASAP:3 line:64
Info: scheduling reg_op:i22 ASAP:3 line:65
Info:  dependence block_ram:input ASAP:1 line:56
Info:  break on reg_op:H ASAP:3 line:67
Info: scheduling output:done ASAP:0 line:0
Info: scheduling reg_op:V ASAP:3 line:68
Info:  predecessor mux_m_op:addr ASAP:1 line:55
Info:  predecessor reg_op:i00 ASAP:3 line:58
Info:  break on reg_op:O ASAP:3 line:73
Info: scheduling reg_op:i02 ASAP:3 line:60
Info:  dependence block_ram:input ASAP:1 line:56
Info:  break on reg_op:i10 ASAP:3 line:61
Info: scheduling reg_op:i21 ASAP:3 line:64
Info:  dependence block_ram:input ASAP:1 line:56
Info:  break on reg_op:i22 ASAP:3 line:65
Info: scheduling input:init ASAP:0 line:0
Info: scheduling output:result[16] ASAP:5 line:0
Info:  dependence block_ram:output ASAP:4 line:79
Info: scheduling const_op:c22[16] ASAP:0 line:0
Info: scheduling reg_op:H ASAP:3 line:67
Info:  predecessor mux_m_op:addr ASAP:1 line:55
Info:  predecessor reg_op:i00 ASAP:3 line:58
Info:  break on reg_op:V ASAP:3 line:68
Info: scheduling counter:i ASAP:0 line:46
Info:  break on mux_m_op:addr ASAP:1 line:55
Info: scheduling const_op:c20[16] ASAP:0 line:0
Info: scheduling block_ram:output ASAP:4 line:79
Info:  dependence counter:i ASAP:0 line:46
Info:  dependence mux_m_op:Otrunk ASAP:4 line:76
Info: scheduling reg_op:i12 ASAP:3 line:62
Info:  dependence block_ram:input ASAP:1 line:56
Info:  break on reg_op:i20 ASAP:3 line:63
Info: scheduling block_ram:input ASAP:1 line:56
Info:  dependence mux_m_op:addr ASAP:1 line:55
Info:  break on reg_op:i00 ASAP:3 line:58
Info: scheduling add_op_s:i_add_op_s_1 ASAP:1 line:0
Info:  dependence counter:i ASAP:0 line:46
Info: scheduling reg_op:i10 ASAP:3 line:61
Info:  dependence block_ram:input ASAP:1 line:56
Info:  break on reg_op:i12 ASAP:3 line:62
Info: scheduling mux_m_op:addr ASAP:1 line:55
Info:  dependence add_op_s:i_add_op_s_1 ASAP:1 line:0
Info:  break on block_ram:input ASAP:1 line:56
Info: scheduling const_op:c21[16] ASAP:0 line:0
Info: scheduling reg_op:i00 ASAP:3 line:58
Info:  dependence block_ram:input ASAP:1 line:56
Info:  break on reg_op:i01 ASAP:3 line:59
Info: scheduling const_op:c23[16] ASAP:0 line:0
Info: scheduling mux_m_op:Otrunk ASAP:4 line:76
Info:  dependence reg_op:O ASAP:3 line:73
Info:  break on block_ram:output ASAP:4 line:79
Info: scheduling reg_op:O ASAP:3 line:73
Info:  predecessor mux_m_op:addr ASAP:1 line:55
Info:  predecessor reg_op:i00 ASAP:3 line:58
Info:  break on mux_m_op:Otrunk ASAP:4 line:76
Info: scheduling reg_op:i01 ASAP:3 line:59
Info:  dependence block_ram:input ASAP:1 line:56
Info:  break on reg_op:i02 ASAP:3 line:60
Info: scheduling reg_op:i20 ASAP:3 line:63
Info:  dependence block_ram:input ASAP:1 line:56
Info:  break on reg_op:i21 ASAP:3 line:64
Info: scheduling reg_op:i22 ASAP:3 line:65
Info:  dependence block_ram:input ASAP:1 line:56
Info:  break on reg_op:H ASAP:3 line:67
Info: scheduling output:done ASAP:0 line:0
Info: scheduling reg_op:V ASAP:3 line:68
Info:  predecessor mux_m_op:addr ASAP:1 line:55
Info:  predecessor reg_op:i00 ASAP:3 line:58
Info:  break on reg_op:O ASAP:3 line:73
Info: scheduling reg_op:i02 ASAP:3 line:60
Info:  dependence block_ram:input ASAP:1 line:56
Info:  break on reg_op:i10 ASAP:3 line:61
Info: scheduling reg_op:i21 ASAP:3 line:64
Info:  dependence block_ram:input ASAP:1 line:56
Info:  break on reg_op:i22 ASAP:3 line:65
Info: scheduling input:init ASAP:0 line:0
Info: scheduling output:result[16] ASAP:6 line:0
Info:  dependence block_ram:output ASAP:4 line:79
Info: scheduling const_op:c22[16] ASAP:0 line:0
Info: scheduling reg_op:H ASAP:3 line:67
Info:  predecessor mux_m_op:addr ASAP:1 line:55
Info:  predecessor reg_op:i00 ASAP:3 line:58
Info:  break on reg_op:V ASAP:3 line:68
Info: scheduling counter:i ASAP:0 line:46
Info:  break on mux_m_op:addr ASAP:1 line:55
Info: scheduling const_op:c20[16] ASAP:0 line:0
Info: scheduling block_ram:output ASAP:4 line:79
Info:  dependence counter:i ASAP:0 line:46
Info:  dependence mux_m_op:Otrunk ASAP:4 line:76
Info: scheduling reg_op:i12 ASAP:3 line:62
Info:  dependence block_ram:input ASAP:1 line:56
Info:  break on reg_op:i20 ASAP:3 line:63
Info: scheduling block_ram:input ASAP:1 line:56
Info:  dependence mux_m_op:addr ASAP:1 line:55
Info:  break on reg_op:i00 ASAP:3 line:58
Info: scheduling add_op_s:i_add_op_s_1 ASAP:1 line:0
Info:  dependence counter:i ASAP:0 line:46
Info: scheduling reg_op:i10 ASAP:3 line:61
Info:  dependence block_ram:input ASAP:1 line:56
Info:  break on reg_op:i12 ASAP:3 line:62
Info: scheduling mux_m_op:addr ASAP:1 line:55
Info:  dependence add_op_s:i_add_op_s_1 ASAP:1 line:0
Info:  break on block_ram:input ASAP:1 line:56
Info: scheduling const_op:c21[16] ASAP:0 line:0
Info: scheduling reg_op:i00 ASAP:3 line:58
Info:  dependence block_ram:input ASAP:1 line:56
Info:  break on reg_op:i01 ASAP:3 line:59
Info: scheduling const_op:c23[16] ASAP:0 line:0
Info: scheduling mux_m_op:Otrunk ASAP:4 line:76
Info:  dependence reg_op:O ASAP:3 line:73
Info:  break on block_ram:output ASAP:4 line:79
Info: scheduling reg_op:O ASAP:3 line:73
Info:  predecessor mux_m_op:addr ASAP:1 line:55
Info:  predecessor reg_op:i00 ASAP:3 line:58
Info:  break on mux_m_op:Otrunk ASAP:4 line:76
Info: scheduling reg_op:i01 ASAP:3 line:59
Info:  dependence block_ram:input ASAP:1 line:56
Info:  break on reg_op:i02 ASAP:3 line:60
Info: scheduling reg_op:i20 ASAP:3 line:63
Info:  dependence block_ram:input ASAP:1 line:56
Info:  break on reg_op:i21 ASAP:3 line:64
Info: scheduling reg_op:i22 ASAP:3 line:65
Info:  dependence block_ram:input ASAP:1 line:56
Info:  break on reg_op:H ASAP:3 line:67
Info: scheduling output:done ASAP:0 line:0
Info: scheduling reg_op:V ASAP:3 line:68
Info:  predecessor mux_m_op:addr ASAP:1 line:55
Info:  predecessor reg_op:i00 ASAP:3 line:58
Info:  break on reg_op:O ASAP:3 line:73
Info: scheduling reg_op:i02 ASAP:3 line:60
Info:  dependence block_ram:input ASAP:1 line:56
Info:  break on reg_op:i10 ASAP:3 line:61
Info: scheduling reg_op:i21 ASAP:3 line:64
Info:  dependence block_ram:input ASAP:1 line:56
Info:  break on reg_op:i22 ASAP:3 line:65
Info: scheduling input:init ASAP:0 line:0
Ok! 17 ms
Scheduling (ALAP)...Ok! 1 ms

Balancing and synchronizing operations...
Info: using counter counter:i to syncronize operations
Info: inserting 3 delay(s) on signal counter:i -> block_ram:output (memory address)
Info: inserting 3 delay(s) on new signal counter:i -> block_ram:output (memory we)
Info: inserting 2 delay(s) on new signal counter:i -> reg_op:i00 (write enable) delay_op:c26
Info: inserting 2 delay(s) on new signal counter:i -> reg_op:i01 (write enable) delay_op:c27
Info: inserting 2 delay(s) on new signal counter:i -> reg_op:i02 (write enable) delay_op:c28
Info: inserting 2 delay(s) on new signal counter:i -> reg_op:i10 (write enable) delay_op:c29
Info: inserting 2 delay(s) on new signal counter:i -> reg_op:i12 (write enable) delay_op:c30
Info: inserting 2 delay(s) on new signal counter:i -> reg_op:i20 (write enable) delay_op:c31
Info: inserting 2 delay(s) on new signal counter:i -> reg_op:i21 (write enable) delay_op:c32
Info: inserting 2 delay(s) on new signal counter:i -> reg_op:i22 (write enable) delay_op:c33
Info: inserting 2 delay(s) on new signal counter:i -> reg_op:H (write enable) delay_op:c34
Info: inserting 2 delay(s) on new signal counter:i -> reg_op:V (write enable) delay_op:c35
Info: inserting 2 delay(s) on new signal counter:i -> reg_op:O (write enable) delay_op:c36
Info: inserting 5 delay(s) on new signal counter:i -> output:done (termination)
Balancing and synchronizing operations...Ok! 1 ms
Inserted 14 @s

Calculating Strong Connected Components...Ok! 3 ms

Calculating Dijkstra for bigest cycle...0 Ok! 0 ms

Generating Graphviz Hardware Representation...Ok!

Generating Graphviz Software Representation...Ok!
Generating SCC Subgraphs Representation...Ok!
Generating VHDL...Ok!
./sobel.vhd
Generating VHDL initialization...Ok!
Generating VHDL testbench...Ok!
mv *.vhd src/
make -C xilinx
make[2]: Entrando no diretório `/home/joao/workspace/lalpDSE/src/br/ufscar/dc/lalp/examples/sobel/xilinx'
for file in ; do\
		(rm -r $file;\
		mkdir $file;\
		cd $file;\
		echo $file.vhd > temp.prj;\
		echo memory.vhd >> temp.prj;\
		echo ? >> temp.prj;\
		cat temp.prj | sed 's/t_.*//' | sed 's/^/vhdl work ..\/..\/src\//'| sed 's/src\/?/..\/NenyaBehaLib.vhd/' > $file.prj;\
		rm temp.prj;\
		echo "NET "_clk_" TNM_NET = _clk_; TIMESPEC TS__clk_ = PERIOD "_clk_" 3000 ns HIGH 50%;" > $file.ucf;\
		xflow -p 'xc2vp30ff896-7' -synth xst_vhdl.opt $file.prj;\
		xflow -p 'xc2vp30ff896-7' -implement balanced.opt $file.ngc;\
		echo $file > $file.Report.csv;\
		egrep 'Benchmark|Slice Flip Flops|occupied Slices|Total Number of 4 input LUTs|bonded IOBs|RAMB16s|BUFGMUXs' *_map.mrp | sed 's/out.*//' | sed 's/.*://' >> $file.Report.csv;\
		grep 'Maximum frequency' $file.twr | sed -e 's/.*:// ; s/)// ;s/MHz//;s/$/;/' >> $file.Report.csv;\
		sed ':begin ; $ b end ; $! N ; s/\n/;/ ; b begin ; :end' $file.Report.csv > temp2.txt;\
		sed 's/ //g' temp2.txt  > $file.Report.csv;\
		cat $file.Report.csv >> ../../../xilinxReport.csv;\
		rm temp2.txt);\
	done
make[2]: Saindo do diretório `/home/joao/workspace/lalpDSE/src/br/ufscar/dc/lalp/examples/sobel/xilinx'
make[1]: Saindo do diretório `/home/joao/workspace/lalpDSE/src/br/ufscar/dc/lalp/examples/sobel'
make[1]: Entrando no diretório `/home/joao/workspace/lalpDSE/src/br/ufscar/dc/lalp/examples/sobel_alt'
lalp -gv -gs -vh -vi -vt -aa -at -ab -as -ad -ao -verbose *.alp
Reading from file sobel_alt.alp...parsing: This file has a testbench!
Ok!

SimpleNode root:
parsing: Start:sobel_alt
parsing: .Const:DATA_WIDTH=16
parsing: .Const:ROWS=10
parsing: .Const:COLS=10
parsing: .Const:SIZE=100
parsing: .Typedef:int<16>
parsing: .Typedef:bit<1>
parsing: .Typedef:byte<8>
parsing: .Pin:init<1>:INPUT
parsing: .Pin:done<1>:OUTPUT
parsing: .Pin:result<16>:OUTPUT
parsing: .Variable:H<16>
parsing: .Variable:O<16>
parsing: .Variable:V<16>
parsing: .Variable:Hpos<16>
parsing: .Variable:Vpos<16>
parsing: .Variable:Otrunk<16>
parsing: .Variable:i<16>
parsing: .Variable:i00<16>
parsing: .Variable:i01<16>
parsing: .Variable:i02<16>
parsing: .Variable:i03<16>
parsing: .Variable:i04<16>
parsing: .Variable:i05<16>
parsing: .Variable:i06<16>
parsing: .Variable:i07<16>
parsing: .Variable:i08<16>
parsing: .Variable:i09<16>
parsing: .Variable:i10<16>
parsing: .Variable:i11<16>
parsing: .Variable:i12<16>
parsing: .Variable:i13<16>
parsing: .Variable:i14<16>
parsing: .Variable:i15<16>
parsing: .Variable:i16<16>
parsing: .Variable:i17<16>
parsing: .Variable:i18<16>
parsing: .Variable:i19<16>
parsing: .Variable:i20<16>
parsing: .Variable:i21<16>
parsing: .Variable:i22<16>
parsing: .Variable:i00h<16>
parsing: .Variable:i01h<16>
parsing: .Variable:i02h<16>
parsing: .Variable:i20h<16>
parsing: .Variable:i21h<16>
parsing: .Variable:i22h<16>
parsing: .Variable:i00v<16>
parsing: .Variable:i10v<16>
parsing: .Variable:i20v<16>
parsing: .Variable:i02v<16>
parsing: .Variable:i12v<16>
parsing: .Variable:i22v<16>
parsing: .Variable:i00hi01h<16>
parsing: .Variable:i00vi10v<16>
parsing: .Variable:i20hi21h<16>
parsing: .Variable:i02vi12v<16>
parsing: .Variable:i00hi01hi02h<16>
parsing: .Variable:i20hi21hi22h<16>
parsing: .Variable:i00vi10vi20v<16>
parsing: .Variable:i02vi12vi22v<16>
parsing: .Variable:input<16>[100]=[50, 65, 62, 83, 34, 45, 96, 67, 18, 29, 14, 14, 72, 13, 14, 15, 16, 17, 18, 39, 20, 23, 82, 23, 20, 25, 26, 27, 28, 29, 54, 12, 72, 83, 34, 45, 96, 97, 18, 29, 40, 41, 42, 73, 44, 45, 46, 47, 48, 89, 52, 60, 82, 83, 34, 45, 96, 37, 18, 29, 60, 69, 62, 66, 64, 65, 64, 67, 68, 69, 53, 68, 72, 83, 34, 55, 96, 37, 18, 29, 84, 87, 82, 83, 84, 85, 86, 87, 28, 89, 95, 96, 92, 93, 94, 95, 96, 97, 38, 99]
parsing: .Variable:output<16>[100]
parsing: .Counter:class br.ufscar.dc.lalp.components.counter:i=0; i<78; i++1@1
parsing: .Assignment:=<16>
parsing: ..LHS:input<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i
parsing: .Assignment:=<16>
parsing: ..LHS:i22<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:input
parsing: .Assignment:=<16>
parsing: ..LHS:i21<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i22
parsing: .Assignment:=<16>
parsing: ..LHS:i20<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i21
parsing: .Assignment:=<16>
parsing: ..LHS:i19<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i20
parsing: .Assignment:=<16>
parsing: ..LHS:i18<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i19
parsing: .Assignment:=<16>
parsing: ..LHS:i17<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i18
parsing: .Assignment:=<16>
parsing: ..LHS:i16<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i17
parsing: .Assignment:=<16>
parsing: ..LHS:i15<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i16
parsing: .Assignment:=<16>
parsing: ..LHS:i14<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i15
parsing: .Assignment:=<16>
parsing: ..LHS:i13<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i14
parsing: .Assignment:=<16>
parsing: ..LHS:i12<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i13
parsing: .Assignment:=<16>
parsing: ..LHS:i11<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i12
parsing: .Assignment:=<16>
parsing: ..LHS:i10<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i11
parsing: .Assignment:=<16>
parsing: ..LHS:i09<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i10
parsing: .Assignment:=<16>
parsing: ..LHS:i08<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i09
parsing: .Assignment:=<16>
parsing: ..LHS:i07<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i08
parsing: .Assignment:=<16>
parsing: ..LHS:i06<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i07
parsing: .Assignment:=<16>
parsing: ..LHS:i05<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i06
parsing: .Assignment:=<16>
parsing: ..LHS:i04<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i05
parsing: .Assignment:=<16>
parsing: ..LHS:i03<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i04
parsing: .Assignment:=<16>
parsing: ..LHS:i02<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i03
parsing: .Assignment:=<16>
parsing: ..LHS:i01<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i02
parsing: .Assignment:=<16>
parsing: ..LHS:i00<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i01
parsing: .Assignment:=<16>
parsing: ..LHS:i00h<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression:class br.ufscar.dc.lalp.components.neg_op_s:i00_neg_op_s
parsing: .................UnaryExpression
parsing: ..................UnaryExpressionNotPlusMinus
parsing: ...................PostfixExpression
parsing: ....................PrimaryExpression
parsing: .....................Name:i00
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_25@25
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i.step
parsing: .Assignment:=<16>
parsing: ..LHS:i01h<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression:class br.ufscar.dc.lalp.components.neg_op_s:i01_add_op_s_i01_neg_op_s
parsing: .................UnaryExpression
parsing: ..................UnaryExpressionNotPlusMinus
parsing: ...................PostfixExpression
parsing: ....................PrimaryExpression
parsing: .....................Expression
parsing: ......................DelayExpression
parsing: .......................ConditionalExpression
parsing: ........................ConditionalOrExpression
parsing: .........................ConditionalAndExpression
parsing: ..........................InclusiveOrExpression
parsing: ...........................ExclusiveOrExpression
parsing: ............................AndExpression
parsing: .............................EqualityExpression
parsing: ..............................RelationalExpression
parsing: ...............................ShiftExpression
parsing: ................................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i01_add_op_s_i01
parsing: .................................MultiplicativeExpression
parsing: ..................................UnaryExpression
parsing: ...................................UnaryExpressionNotPlusMinus
parsing: ....................................PostfixExpression
parsing: .....................................PrimaryExpression
parsing: ......................................Name:i01
parsing: .................................MultiplicativeExpression
parsing: ..................................UnaryExpression
parsing: ...................................UnaryExpressionNotPlusMinus
parsing: ....................................PostfixExpression
parsing: .....................................PrimaryExpression
parsing: ......................................Name:i01
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_25@25
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i.step
parsing: .Assignment:=<16>
parsing: ..LHS:i02h<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression:class br.ufscar.dc.lalp.components.neg_op_s:i02_neg_op_s
parsing: .................UnaryExpression
parsing: ..................UnaryExpressionNotPlusMinus
parsing: ...................PostfixExpression
parsing: ....................PrimaryExpression
parsing: .....................Name:i02
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_25@25
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i.step
parsing: .Assignment:=<16>
parsing: ..LHS:i20h<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i20
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_25@25
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i.step
parsing: .Assignment:=<16>
parsing: ..LHS:i21h<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i21_add_op_s_i21
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i21
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i21
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_25@25
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i.step
parsing: .Assignment:=<16>
parsing: ..LHS:i22h<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i22
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_25@25
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i.step
parsing: .Assignment:=<16>
parsing: ..LHS:i00v<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression:class br.ufscar.dc.lalp.components.neg_op_s:i00_neg_op_s
parsing: .................UnaryExpression
parsing: ..................UnaryExpressionNotPlusMinus
parsing: ...................PostfixExpression
parsing: ....................PrimaryExpression
parsing: .....................Name:i00
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_25@25
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i.step
parsing: .Assignment:=<16>
parsing: ..LHS:i10v<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression:class br.ufscar.dc.lalp.components.neg_op_s:i10_add_op_s_i10_neg_op_s
parsing: .................UnaryExpression
parsing: ..................UnaryExpressionNotPlusMinus
parsing: ...................PostfixExpression
parsing: ....................PrimaryExpression
parsing: .....................Expression
parsing: ......................DelayExpression
parsing: .......................ConditionalExpression
parsing: ........................ConditionalOrExpression
parsing: .........................ConditionalAndExpression
parsing: ..........................InclusiveOrExpression
parsing: ...........................ExclusiveOrExpression
parsing: ............................AndExpression
parsing: .............................EqualityExpression
parsing: ..............................RelationalExpression
parsing: ...............................ShiftExpression
parsing: ................................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i10_add_op_s_i10
parsing: .................................MultiplicativeExpression
parsing: ..................................UnaryExpression
parsing: ...................................UnaryExpressionNotPlusMinus
parsing: ....................................PostfixExpression
parsing: .....................................PrimaryExpression
parsing: ......................................Name:i10
parsing: .................................MultiplicativeExpression
parsing: ..................................UnaryExpression
parsing: ...................................UnaryExpressionNotPlusMinus
parsing: ....................................PostfixExpression
parsing: .....................................PrimaryExpression
parsing: ......................................Name:i10
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_25@25
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i.step
parsing: .Assignment:=<16>
parsing: ..LHS:i20v<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression:class br.ufscar.dc.lalp.components.neg_op_s:i20_neg_op_s
parsing: .................UnaryExpression
parsing: ..................UnaryExpressionNotPlusMinus
parsing: ...................PostfixExpression
parsing: ....................PrimaryExpression
parsing: .....................Name:i20
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_25@25
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i.step
parsing: .Assignment:=<16>
parsing: ..LHS:i02v<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i02
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_25@25
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i.step
parsing: .Assignment:=<16>
parsing: ..LHS:i12v<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i12_add_op_s_i12
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i12
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i12
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_25@25
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i.step
parsing: .Assignment:=<16>
parsing: ..LHS:i22v<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i22
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_25@25
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i.step
parsing: .Assignment:=<16>
parsing: ..LHS:i00hi01h<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i00h_add_op_s_i01h
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i00h
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i01h
parsing: .Assignment:=<16>
parsing: ..LHS:i00vi10v<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i00v_add_op_s_i10v
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i00v
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i10v
parsing: .Assignment:=<16>
parsing: ..LHS:i20hi21h<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i20h_add_op_s_i21h
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i20h
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i21h
parsing: .Assignment:=<16>
parsing: ..LHS:i02vi12v<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i02v_add_op_s_i12v
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i02v
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i12v
parsing: .Assignment:=<16>
parsing: ..LHS:i00hi01hi02h<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i00hi01h_add_op_s_i02h_delay_op_1
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i00hi01h
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Expression
parsing: .....................DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i02h_delay_op_1@1
parsing: ......................ConditionalExpression
parsing: .......................ConditionalOrExpression
parsing: ........................ConditionalAndExpression
parsing: .........................InclusiveOrExpression
parsing: ..........................ExclusiveOrExpression
parsing: ...........................AndExpression
parsing: ............................EqualityExpression
parsing: .............................RelationalExpression
parsing: ..............................ShiftExpression
parsing: ...............................AdditiveExpression
parsing: ................................MultiplicativeExpression
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Name:i02h
parsing: .Assignment:=<16>
parsing: ..LHS:i20hi21hi22h<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i20hi21h_add_op_s_i22h_delay_op_1
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i20hi21h
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Expression
parsing: .....................DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i22h_delay_op_1@1
parsing: ......................ConditionalExpression
parsing: .......................ConditionalOrExpression
parsing: ........................ConditionalAndExpression
parsing: .........................InclusiveOrExpression
parsing: ..........................ExclusiveOrExpression
parsing: ...........................AndExpression
parsing: ............................EqualityExpression
parsing: .............................RelationalExpression
parsing: ..............................ShiftExpression
parsing: ...............................AdditiveExpression
parsing: ................................MultiplicativeExpression
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Name:i22h
parsing: .Assignment:=<16>
parsing: ..LHS:i00vi10vi20v<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i00vi10v_add_op_s_i20v_delay_op_1
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i00vi10v
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Expression
parsing: .....................DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i20v_delay_op_1@1
parsing: ......................ConditionalExpression
parsing: .......................ConditionalOrExpression
parsing: ........................ConditionalAndExpression
parsing: .........................InclusiveOrExpression
parsing: ..........................ExclusiveOrExpression
parsing: ...........................AndExpression
parsing: ............................EqualityExpression
parsing: .............................RelationalExpression
parsing: ..............................ShiftExpression
parsing: ...............................AdditiveExpression
parsing: ................................MultiplicativeExpression
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Name:i20v
parsing: .Assignment:=<16>
parsing: ..LHS:i02vi12vi22v<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i02vi12v_add_op_s_i22v_delay_op_1
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i02vi12v
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Expression
parsing: .....................DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i22v_delay_op_1@1
parsing: ......................ConditionalExpression
parsing: .......................ConditionalOrExpression
parsing: ........................ConditionalAndExpression
parsing: .........................InclusiveOrExpression
parsing: ..........................ExclusiveOrExpression
parsing: ...........................AndExpression
parsing: ............................EqualityExpression
parsing: .............................RelationalExpression
parsing: ..............................ShiftExpression
parsing: ...............................AdditiveExpression
parsing: ................................MultiplicativeExpression
parsing: .................................UnaryExpression
parsing: ..................................UnaryExpressionNotPlusMinus
parsing: ...................................PostfixExpression
parsing: ....................................PrimaryExpression
parsing: .....................................Name:i22v
parsing: .Assignment:=<16>
parsing: ..LHS:H<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i00hi01hi02h_add_op_s_i20hi21hi22h
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i00hi01hi02h
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i20hi21hi22h
parsing: .Assignment:=<16>
parsing: ..LHS:V<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i00vi10vi20v_add_op_s_i02vi12vi22v
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i00vi10vi20v
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i02vi12vi22v
parsing: .Assignment:=<16>
parsing: ..LHS:Hpos<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression:class br.ufscar.dc.lalp.components.reg_mux_op:Hpos
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression:class br.ufscar.dc.lalp.components.if_lt_op_s:H_if_lt_op_s_0
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:H
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Literal=0
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression:class br.ufscar.dc.lalp.components.neg_op_s:H_neg_op_s
parsing: .................UnaryExpression
parsing: ..................UnaryExpressionNotPlusMinus
parsing: ...................PostfixExpression
parsing: ....................PrimaryExpression
parsing: .....................Name:H
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:H
parsing: .Assignment:=<16>
parsing: ..LHS:Vpos<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression:class br.ufscar.dc.lalp.components.reg_mux_op:Vpos
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression:class br.ufscar.dc.lalp.components.if_lt_op_s:V_if_lt_op_s_0
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:V
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Literal=0
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression:class br.ufscar.dc.lalp.components.neg_op_s:V_neg_op_s
parsing: .................UnaryExpression
parsing: ..................UnaryExpressionNotPlusMinus
parsing: ...................PostfixExpression
parsing: ....................PrimaryExpression
parsing: .....................Name:V
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:V
parsing: .Assignment:=<16>
parsing: ..LHS:O<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:Hpos_add_op_s_Vpos
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:Hpos
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:Vpos
parsing: .Assignment:=<16>
parsing: ..LHS:Otrunk<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:O
parsing: .Assignment:=<16>
parsing: ..LHS:Otrunk<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Literal=255
parsing: ..When
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression:class br.ufscar.dc.lalp.components.if_gt_op_s:O_if_gt_op_s_255
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:O
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Literal=255
parsing: .Assignment:=<16>
parsing: ..LHS:output.data_in<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:Otrunk
parsing: .Assignment:=<16>
parsing: ..LHS:output.address<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i
parsing: .Assignment:=<16>
parsing: ..LHS:result<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:output
parsing: .Testbench
parsing: ..WhenChecking
parsing: ...Results
parsing: ....Result:result<16>[74]=[255, 78, 255, 140, 196, 228, 212, 28, 76, 142, 236, 138, 255, 172, 236, 255, 112, 76, 86, 116, 186, 220, 216, 188, 232, 212, 126, 156, 226, 92, 132, 128, 108, 255, 68, 92, 74, 160, 136, 118, 158, 204, 88, 228, 68, 92, 60, 44, 92, 78, 144, 32, 148, 12, 102, 162, 118, 98, 146, 132, 208, 116, 232, 52, 226, 254, 130, 82, 132, 192, 208, 112, 255, 172]

SimpleNode connections:
parsing: .Counter:class br.ufscar.dc.lalp.components.counter:i=0; i<78; i++1@1
parsing: .1Counter:class br.ufscar.dc.lalp.components.counter:i=0; i<78; i++1@1
parsing: .Assignment:=<16>
parsing: .1LHS:input<16>
parsing: .2Name:i
parsing: .Assignment:=<16>
parsing: .1LHS:i22<16>
parsing: .2Name:input
parsing: .Assignment:=<16>
parsing: .1LHS:i21<16>
parsing: .2Name:i22
parsing: .Assignment:=<16>
parsing: .1LHS:i20<16>
parsing: .2Name:i21
parsing: .Assignment:=<16>
parsing: .1LHS:i19<16>
parsing: .2Name:i20
parsing: .Assignment:=<16>
parsing: .1LHS:i18<16>
parsing: .2Name:i19
parsing: .Assignment:=<16>
parsing: .1LHS:i17<16>
parsing: .2Name:i18
parsing: .Assignment:=<16>
parsing: .1LHS:i16<16>
parsing: .2Name:i17
parsing: .Assignment:=<16>
parsing: .1LHS:i15<16>
parsing: .2Name:i16
parsing: .Assignment:=<16>
parsing: .1LHS:i14<16>
parsing: .2Name:i15
parsing: .Assignment:=<16>
parsing: .1LHS:i13<16>
parsing: .2Name:i14
parsing: .Assignment:=<16>
parsing: .1LHS:i12<16>
parsing: .2Name:i13
parsing: .Assignment:=<16>
parsing: .1LHS:i11<16>
parsing: .2Name:i12
parsing: .Assignment:=<16>
parsing: .1LHS:i10<16>
parsing: .2Name:i11
parsing: .Assignment:=<16>
parsing: .1LHS:i09<16>
parsing: .2Name:i10
parsing: .Assignment:=<16>
parsing: .1LHS:i08<16>
parsing: .2Name:i09
parsing: .Assignment:=<16>
parsing: .1LHS:i07<16>
parsing: .2Name:i08
parsing: .Assignment:=<16>
parsing: .1LHS:i06<16>
parsing: .2Name:i07
parsing: .Assignment:=<16>
parsing: .1LHS:i05<16>
parsing: .2Name:i06
parsing: .Assignment:=<16>
parsing: .1LHS:i04<16>
parsing: .2Name:i05
parsing: .Assignment:=<16>
parsing: .1LHS:i03<16>
parsing: .2Name:i04
parsing: .Assignment:=<16>
parsing: .1LHS:i02<16>
parsing: .2Name:i03
parsing: .Assignment:=<16>
parsing: .1LHS:i01<16>
parsing: .2Name:i02
parsing: .Assignment:=<16>
parsing: .1LHS:i00<16>
parsing: .2Name:i01
parsing: .Assignment:=<16>
parsing: .1LHS:i00h<16>
parsing: .2UnaryExpression:class br.ufscar.dc.lalp.components.neg_op_s:i00_neg_op_s
parsing: .3DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_25@25
parsing: ................UnaryExpression:class br.ufscar.dc.lalp.components.neg_op_s:i00_neg_op_s
parsing: ................1Name:i00
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_25@25
parsing: ....1Name:i.step
parsing: .Assignment:=<16>
parsing: .1LHS:i01h<16>
parsing: .2UnaryExpression:class br.ufscar.dc.lalp.components.neg_op_s:i01_add_op_s_i01_neg_op_s
parsing: .3DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_25@25
parsing: ................UnaryExpression:class br.ufscar.dc.lalp.components.neg_op_s:i01_add_op_s_i01_neg_op_s
parsing: ................1AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i01_add_op_s_i01
parsing: ................................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i01_add_op_s_i01
parsing: ................................1Name:i01
parsing: ................................2Name:i01
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_25@25
parsing: ....1Name:i.step
parsing: .Assignment:=<16>
parsing: .1LHS:i02h<16>
parsing: .2UnaryExpression:class br.ufscar.dc.lalp.components.neg_op_s:i02_neg_op_s
parsing: .3DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_25@25
parsing: ................UnaryExpression:class br.ufscar.dc.lalp.components.neg_op_s:i02_neg_op_s
parsing: ................1Name:i02
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_25@25
parsing: ....1Name:i.step
parsing: .Assignment:=<16>
parsing: .1LHS:i20h<16>
parsing: .2Name:i20
parsing: .3DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_25@25
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_25@25
parsing: ....1Name:i.step
parsing: .Assignment:=<16>
parsing: .1LHS:i21h<16>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i21_add_op_s_i21
parsing: .3DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_25@25
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i21_add_op_s_i21
parsing: ..............1Name:i21
parsing: ..............2Name:i21
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_25@25
parsing: ....1Name:i.step
parsing: .Assignment:=<16>
parsing: .1LHS:i22h<16>
parsing: .2Name:i22
parsing: .3DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_25@25
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_25@25
parsing: ....1Name:i.step
parsing: .Assignment:=<16>
parsing: .1LHS:i00v<16>
parsing: .2UnaryExpression:class br.ufscar.dc.lalp.components.neg_op_s:i00_neg_op_s
parsing: .3DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_25@25
parsing: ................UnaryExpression:class br.ufscar.dc.lalp.components.neg_op_s:i00_neg_op_s
parsing: ................1Name:i00
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_25@25
parsing: ....1Name:i.step
parsing: .Assignment:=<16>
parsing: .1LHS:i10v<16>
parsing: .2UnaryExpression:class br.ufscar.dc.lalp.components.neg_op_s:i10_add_op_s_i10_neg_op_s
parsing: .3DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_25@25
parsing: ................UnaryExpression:class br.ufscar.dc.lalp.components.neg_op_s:i10_add_op_s_i10_neg_op_s
parsing: ................1AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i10_add_op_s_i10
parsing: ................................AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i10_add_op_s_i10
parsing: ................................1Name:i10
parsing: ................................2Name:i10
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_25@25
parsing: ....1Name:i.step
parsing: .Assignment:=<16>
parsing: .1LHS:i20v<16>
parsing: .2UnaryExpression:class br.ufscar.dc.lalp.components.neg_op_s:i20_neg_op_s
parsing: .3DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_25@25
parsing: ................UnaryExpression:class br.ufscar.dc.lalp.components.neg_op_s:i20_neg_op_s
parsing: ................1Name:i20
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_25@25
parsing: ....1Name:i.step
parsing: .Assignment:=<16>
parsing: .1LHS:i02v<16>
parsing: .2Name:i02
parsing: .3DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_25@25
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_25@25
parsing: ....1Name:i.step
parsing: .Assignment:=<16>
parsing: .1LHS:i12v<16>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i12_add_op_s_i12
parsing: .3DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_25@25
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i12_add_op_s_i12
parsing: ..............1Name:i12
parsing: ..............2Name:i12
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_25@25
parsing: ....1Name:i.step
parsing: .Assignment:=<16>
parsing: .1LHS:i22v<16>
parsing: .2Name:i22
parsing: .3DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_25@25
parsing: ....DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i_step_delay_op_25@25
parsing: ....1Name:i.step
parsing: .Assignment:=<16>
parsing: .1LHS:i00hi01h<16>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i00h_add_op_s_i01h
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i00h_add_op_s_i01h
parsing: ..............1Name:i00h
parsing: ..............2Name:i01h
parsing: .Assignment:=<16>
parsing: .1LHS:i00vi10v<16>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i00v_add_op_s_i10v
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i00v_add_op_s_i10v
parsing: ..............1Name:i00v
parsing: ..............2Name:i10v
parsing: .Assignment:=<16>
parsing: .1LHS:i20hi21h<16>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i20h_add_op_s_i21h
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i20h_add_op_s_i21h
parsing: ..............1Name:i20h
parsing: ..............2Name:i21h
parsing: .Assignment:=<16>
parsing: .1LHS:i02vi12v<16>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i02v_add_op_s_i12v
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i02v_add_op_s_i12v
parsing: ..............1Name:i02v
parsing: ..............2Name:i12v
parsing: .Assignment:=<16>
parsing: .1LHS:i00hi01hi02h<16>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i00hi01h_add_op_s_i02h_delay_op_1
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i00hi01h_add_op_s_i02h_delay_op_1
parsing: ..............1Name:i00hi01h
parsing: ..............2DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i02h_delay_op_1@1
parsing: .....................DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i02h_delay_op_1@1
parsing: .....................1Name:i02h
parsing: .Assignment:=<16>
parsing: .1LHS:i20hi21hi22h<16>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i20hi21h_add_op_s_i22h_delay_op_1
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i20hi21h_add_op_s_i22h_delay_op_1
parsing: ..............1Name:i20hi21h
parsing: ..............2DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i22h_delay_op_1@1
parsing: .....................DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i22h_delay_op_1@1
parsing: .....................1Name:i22h
parsing: .Assignment:=<16>
parsing: .1LHS:i00vi10vi20v<16>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i00vi10v_add_op_s_i20v_delay_op_1
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i00vi10v_add_op_s_i20v_delay_op_1
parsing: ..............1Name:i00vi10v
parsing: ..............2DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i20v_delay_op_1@1
parsing: .....................DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i20v_delay_op_1@1
parsing: .....................1Name:i20v
parsing: .Assignment:=<16>
parsing: .1LHS:i02vi12vi22v<16>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i02vi12v_add_op_s_i22v_delay_op_1
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i02vi12v_add_op_s_i22v_delay_op_1
parsing: ..............1Name:i02vi12v
parsing: ..............2DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i22v_delay_op_1@1
parsing: .....................DelayExpression:class br.ufscar.dc.lalp.components.delay_op:i22v_delay_op_1@1
parsing: .....................1Name:i22v
parsing: .Assignment:=<16>
parsing: .1LHS:H<16>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i00hi01hi02h_add_op_s_i20hi21hi22h
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i00hi01hi02h_add_op_s_i20hi21hi22h
parsing: ..............1Name:i00hi01hi02h
parsing: ..............2Name:i20hi21hi22h
parsing: .Assignment:=<16>
parsing: .1LHS:V<16>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i00vi10vi20v_add_op_s_i02vi12vi22v
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:i00vi10vi20v_add_op_s_i02vi12vi22v
parsing: ..............1Name:i00vi10vi20v
parsing: ..............2Name:i02vi12vi22v
parsing: .Assignment:=<16>
parsing: .1LHS:Hpos<16>
parsing: .2ConditionalExpression:class br.ufscar.dc.lalp.components.reg_mux_op:Hpos
parsing: .....ConditionalExpression:class br.ufscar.dc.lalp.components.reg_mux_op:Hpos
parsing: .....1RelationalExpression:class br.ufscar.dc.lalp.components.if_lt_op_s:H_if_lt_op_s_0
parsing: .....2UnaryExpression:class br.ufscar.dc.lalp.components.neg_op_s:H_neg_op_s
parsing: .....3Name:H
parsing: ............RelationalExpression:class br.ufscar.dc.lalp.components.if_lt_op_s:H_if_lt_op_s_0
parsing: ............1Name:H
parsing: ............2Literal=0
parsing: ................UnaryExpression:class br.ufscar.dc.lalp.components.neg_op_s:H_neg_op_s
parsing: ................1Name:H
parsing: .Assignment:=<16>
parsing: .1LHS:Vpos<16>
parsing: .2ConditionalExpression:class br.ufscar.dc.lalp.components.reg_mux_op:Vpos
parsing: .....ConditionalExpression:class br.ufscar.dc.lalp.components.reg_mux_op:Vpos
parsing: .....1RelationalExpression:class br.ufscar.dc.lalp.components.if_lt_op_s:V_if_lt_op_s_0
parsing: .....2UnaryExpression:class br.ufscar.dc.lalp.components.neg_op_s:V_neg_op_s
parsing: .....3Name:V
parsing: ............RelationalExpression:class br.ufscar.dc.lalp.components.if_lt_op_s:V_if_lt_op_s_0
parsing: ............1Name:V
parsing: ............2Literal=0
parsing: ................UnaryExpression:class br.ufscar.dc.lalp.components.neg_op_s:V_neg_op_s
parsing: ................1Name:V
parsing: .Assignment:=<16>
parsing: .1LHS:O<16>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:Hpos_add_op_s_Vpos
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:Hpos_add_op_s_Vpos
parsing: ..............1Name:Hpos
parsing: ..............2Name:Vpos
parsing: .Assignment:=<16>
parsing: .1LHS:Otrunk<16>
parsing: .2Name:O
parsing: .Assignment:=<16>
parsing: .1LHS:Otrunk<16>
parsing: .2Literal=255
parsing: .3RelationalExpression:class br.ufscar.dc.lalp.components.if_gt_op_s:O_if_gt_op_s_255
parsing: ............RelationalExpression:class br.ufscar.dc.lalp.components.if_gt_op_s:O_if_gt_op_s_255
parsing: ............1Name:O
parsing: ............2Literal=255
parsing: .Assignment:=<16>
parsing: .1LHS:output.data_in<16>
parsing: .2Name:Otrunk
parsing: .Assignment:=<16>
parsing: .1LHS:output.address<16>
parsing: .2Name:i
parsing: .Assignment:=<16>
parsing: .1LHS:result<16>
parsing: .2Name:output

Hashtable<String,Integer> allConsts
ROWS=10
COLS=10
SIZE=100
DATA_WIDTH=16

Hashtable<String,Integer> allTypedefs
byte=8
int=16
bit=1

Hashtable<String,Object> allPins
result=Pin:result<16>:OUTPUT
done=Pin:done<1>:OUTPUT
init=Pin:init<1>:INPUT

Hashtable<String,Object> allVariables
i21=Variable:i21<16>
i20=Variable:i20<16>
input=Variable:input<16>[100]=[50, 65, 62, 83, 34, 45, 96, 67, 18, 29, 14, 14, 72, 13, 14, 15, 16, 17, 18, 39, 20, 23, 82, 23, 20, 25, 26, 27, 28, 29, 54, 12, 72, 83, 34, 45, 96, 97, 18, 29, 40, 41, 42, 73, 44, 45, 46, 47, 48, 89, 52, 60, 82, 83, 34, 45, 96, 37, 18, 29, 60, 69, 62, 66, 64, 65, 64, 67, 68, 69, 53, 68, 72, 83, 34, 55, 96, 37, 18, 29, 84, 87, 82, 83, 84, 85, 86, 87, 28, 89, 95, 96, 92, 93, 94, 95, 96, 97, 38, 99]
i00hi01hi02h=Variable:i00hi01hi02h<16>
i00hi01h=Variable:i00hi01h<16>
V=Variable:V<16>
i02h=Variable:i02h<16>
Hpos=Variable:Hpos<16>
O=Variable:O<16>
i21h=Variable:i21h<16>
H=Variable:H<16>
i19=Variable:i19<16>
Otrunk=Variable:Otrunk<16>
i18=Variable:i18<16>
i17=Variable:i17<16>
i16=Variable:i16<16>
i15=Variable:i15<16>
i14=Variable:i14<16>
i13=Variable:i13<16>
i00vi10v=Variable:i00vi10v<16>
i12=Variable:i12<16>
i11=Variable:i11<16>
i10=Variable:i10<16>
i20v=Variable:i20v<16>
i01h=Variable:i01h<16>
output=Variable:output<16>[100]
i10v=Variable:i10v<16>
i20h=Variable:i20h<16>
i09=Variable:i09<16>
i08=Variable:i08<16>
i07=Variable:i07<16>
i06=Variable:i06<16>
i05=Variable:i05<16>
i04=Variable:i04<16>
i00v=Variable:i00v<16>
i03=Variable:i03<16>
i02=Variable:i02<16>
i01=Variable:i01<16>
i00=Variable:i00<16>
i02vi12v=Variable:i02vi12v<16>
i20hi21hi22h=Variable:i20hi21hi22h<16>
i22v=Variable:i22v<16>
i02vi12vi22v=Variable:i02vi12vi22v<16>
i00h=Variable:i00h<16>
i20hi21h=Variable:i20hi21h<16>
i12v=Variable:i12v<16>
i=Variable:i<16>
i22h=Variable:i22h<16>
Vpos=Variable:Vpos<16>
i00vi10vi20v=Variable:i00vi10vi20v<16>
i02v=Variable:i02v<16>
i22=Variable:i22<16>

Hashtable<String,SimpleNode> allAccess
i21:4
	LHS:i21<16>
	Name:i21
	Name:i21
	Name:i21
i20:4
	LHS:i20<16>
	Name:i20
	Name:i20
	Name:i20
input:2
	LHS:input<16>
	Name:input
i00hi01hi02h:2
	LHS:i00hi01hi02h<16>
	Name:i00hi01hi02h
V:4
	LHS:V<16>
	Name:V
	Name:V
	Name:V
i00hi01h:2
	LHS:i00hi01h<16>
	Name:i00hi01h
i02h:2
	LHS:i02h<16>
	Name:i02h
Hpos:2
	LHS:Hpos<16>
	Name:Hpos
O:3
	LHS:O<16>
	Name:O
	Name:O
i21h:2
	LHS:i21h<16>
	Name:i21h
H:4
	LHS:H<16>
	Name:H
	Name:H
	Name:H
i19:2
	LHS:i19<16>
	Name:i19
Otrunk:3
	LHS:Otrunk<16>
	LHS:Otrunk<16>
	Name:Otrunk
i18:2
	LHS:i18<16>
	Name:i18
i17:2
	LHS:i17<16>
	Name:i17
i16:2
	LHS:i16<16>
	Name:i16
i15:2
	LHS:i15<16>
	Name:i15
i14:2
	LHS:i14<16>
	Name:i14
i13:2
	LHS:i13<16>
	Name:i13
i00vi10v:2
	LHS:i00vi10v<16>
	Name:i00vi10v
i12:4
	LHS:i12<16>
	Name:i12
	Name:i12
	Name:i12
i11:2
	LHS:i11<16>
	Name:i11
i10:4
	LHS:i10<16>
	Name:i10
	Name:i10
	Name:i10
result:1
	LHS:result<16>
i20v:2
	LHS:i20v<16>
	Name:i20v
i01h:2
	LHS:i01h<16>
	Name:i01h
output:3
	LHS:output.data_in<16>
	LHS:output.address<16>
	Name:output
i10v:2
	LHS:i10v<16>
	Name:i10v
i20h:2
	LHS:i20h<16>
	Name:i20h
i09:2
	LHS:i09<16>
	Name:i09
i08:2
	LHS:i08<16>
	Name:i08
i07:2
	LHS:i07<16>
	Name:i07
i06:2
	LHS:i06<16>
	Name:i06
i05:2
	LHS:i05<16>
	Name:i05
i04:2
	LHS:i04<16>
	Name:i04
i03:2
	LHS:i03<16>
	Name:i03
i00v:2
	LHS:i00v<16>
	Name:i00v
i02:4
	LHS:i02<16>
	Name:i02
	Name:i02
	Name:i02
i01:4
	LHS:i01<16>
	Name:i01
	Name:i01
	Name:i01
i00:3
	LHS:i00<16>
	Name:i00
	Name:i00
i02vi12v:2
	LHS:i02vi12v<16>
	Name:i02vi12v
i20hi21hi22h:2
	LHS:i20hi21hi22h<16>
	Name:i20hi21hi22h
i22v:2
	LHS:i22v<16>
	Name:i22v
i02vi12vi22v:2
	LHS:i02vi12vi22v<16>
	Name:i02vi12vi22v
i00h:2
	LHS:i00h<16>
	Name:i00h
i20hi21h:2
	LHS:i20hi21h<16>
	Name:i20hi21h
i12v:2
	LHS:i12v<16>
	Name:i12v
i:15
	Counter:class br.ufscar.dc.lalp.components.counter:i=0; i<78; i++1@1
	Name:i
	Name:i.step
	Name:i.step
	Name:i.step
	Name:i.step
	Name:i.step
	Name:i.step
	Name:i.step
	Name:i.step
	Name:i.step
	Name:i.step
	Name:i.step
	Name:i.step
	Name:i
Vpos:2
	LHS:Vpos<16>
	Name:Vpos
i22h:2
	LHS:i22h<16>
	Name:i22h
i00vi10vi20v:2
	LHS:i00vi10vi20v<16>
	Name:i00vi10vi20v
i02v:2
	LHS:i02v<16>
	Name:i02v
i22:4
	LHS:i22<16>
	Name:i22
	Name:i22
	Name:i22
Instantiating hardware components...Ok!
Connecting hardware components...Ok!

Detecting Backward Edges (Topological)...
Detecting Backward Edges (Topological)...Ok! 1 ms

Scheduling (ASAP)...Info: scheduling output:result[16] ASAP:0 line:0
Info:  dependence block_ram:output ASAP:0 line:101
Info: scheduling reg_op:i22 ASAP:0 line:53
Info:  dependence block_ram:input ASAP:0 line:53
Info: scheduling reg_op:i21h ASAP:0 line:68
Info:  break on reg_op:i22h ASAP:0 line:69
Info: scheduling reg_op:i18 ASAP:0 line:54
Info:  dependence reg_op:i19 ASAP:0 line:54
Info: scheduling counter:i ASAP:0 line:51
Info:  break on reg_op:i21 ASAP:0 line:53
Info: scheduling reg_op:i00h ASAP:0 line:63
Info:  break on reg_op:i01h ASAP:0 line:64
Info: scheduling reg_op:i09 ASAP:0 line:57
Info:  dependence reg_op:i10 ASAP:0 line:57
Info: scheduling reg_op:i20h ASAP:0 line:67
Info:  dependence reg_op:i20 ASAP:0 line:54
Info:  break on reg_op:i21h ASAP:0 line:68
Info: scheduling reg_op:i05 ASAP:0 line:59
Info:  dependence reg_op:i06 ASAP:0 line:58
Info: scheduling reg_op:i06 ASAP:0 line:58
Info:  dependence reg_op:i07 ASAP:0 line:58
Info: scheduling block_ram:output ASAP:0 line:101
Info:  dependence counter:i ASAP:0 line:51
Info: scheduling reg_op:i02h ASAP:0 line:65
Info:  break on reg_op:i20h ASAP:1 line:67
Info: scheduling reg_op:i19 ASAP:0 line:54
Info:  dependence reg_op:i20 ASAP:0 line:54
Info: scheduling reg_op:i16 ASAP:0 line:55
Info:  dependence reg_op:i17 ASAP:0 line:55
Info: scheduling reg_op:i00vi10vi20v ASAP:0 line:86
Info:  predecessor reg_op:i20h ASAP:1 line:67
Info:  break on reg_op:i02vi12vi22v ASAP:0 line:87
Info: scheduling reg_op:i10v ASAP:0 line:72
Info:  predecessor reg_op:i20h ASAP:1 line:67
Info:  break on reg_op:i20v ASAP:0 line:73
Info: scheduling reg_op:i08 ASAP:0 line:58
Info:  dependence reg_op:i09 ASAP:1 line:57
Info: scheduling reg_op:i04 ASAP:0 line:59
Info:  dependence reg_op:i05 ASAP:1 line:59
Info: scheduling reg_op:i07 ASAP:0 line:58
Info:  dependence reg_op:i08 ASAP:2 line:58
Info:  break on reg_op:i03 ASAP:0 line:59
Info: scheduling reg_op:i20hi21h ASAP:0 line:81
Info:  predecessor reg_op:i07 ASAP:3 line:58
Info:  break on reg_op:i02vi12v ASAP:0 line:82
Info: scheduling mux_m_op:Otrunk ASAP:0 line:98
Info:  dependence reg_op:O ASAP:0 line:95
Info:  predecessor reg_op:i07 ASAP:3 line:58
Info:  break on block_ram:output ASAP:1 line:101
Info: scheduling reg_op:i02v ASAP:0 line:75
Info:  dependence reg_op:i02 ASAP:0 line:60
Info:  predecessor reg_op:i07 ASAP:3 line:58
Info:  break on reg_op:i12v ASAP:0 line:76
Info: scheduling reg_op:i22h ASAP:0 line:69
Info:  dependence reg_op:i22 ASAP:2 line:53
Info:  break on reg_op:i00v ASAP:0 line:71
Info: scheduling reg_op:i17 ASAP:0 line:55
Info:  dependence reg_op:i18 ASAP:1 line:54
Info: scheduling reg_op:O ASAP:0 line:95
Info:  predecessor reg_op:i07 ASAP:3 line:58
Info:  break on mux_m_op:Otrunk ASAP:3 line:98
Info: scheduling neg_op_s:i00_neg_op_s ASAP:0 line:0
Info:  dependence reg_op:i00 ASAP:0 line:60
Info: scheduling reg_op:H ASAP:0 line:89
Info:  predecessor reg_op:i07 ASAP:3 line:58
Info:  break on reg_op:V ASAP:0 line:90
Info: scheduling reg_op:i12v ASAP:0 line:76
Info:  predecessor reg_op:i07 ASAP:3 line:58
Info:  break on reg_op:i22v ASAP:0 line:77
Info: scheduling reg_op:i12 ASAP:0 line:56
Info:  dependence reg_op:i13 ASAP:0 line:56
Info: scheduling reg_op:i01h ASAP:0 line:64
Info:  predecessor reg_op:i07 ASAP:3 line:58
Info:  break on reg_op:i02h ASAP:0 line:65
Info: scheduling reg_op:i03 ASAP:0 line:59
Info:  dependence reg_op:i04 ASAP:2 line:59
Info:  break on reg_op:i01 ASAP:0 line:60
Info: scheduling reg_op:i00 ASAP:0 line:60
Info:  dependence reg_op:i01 ASAP:0 line:60
Info: scheduling reg_op:i02vi12vi22v ASAP:0 line:87
Info:  predecessor reg_op:i07 ASAP:3 line:58
Info:  break on reg_op:H ASAP:3 line:89
Info: scheduling reg_op:i02vi12v ASAP:0 line:82
Info:  predecessor reg_op:i07 ASAP:3 line:58
Info:  break on reg_op:i00hi01hi02h ASAP:0 line:84
Info: scheduling const_op:c55[16] ASAP:0 line:0
Info: scheduling reg_op:i14 ASAP:0 line:56
Info:  dependence reg_op:i15 ASAP:0 line:55
Info: scheduling reg_op:i20v ASAP:0 line:73
Info:  predecessor reg_op:i07 ASAP:3 line:58
Info:  break on reg_op:i02v ASAP:3 line:75
Info: scheduling const_op:c56[16] ASAP:0 line:0
Info: scheduling reg_op:i00vi10v ASAP:0 line:80
Info:  predecessor reg_op:i07 ASAP:3 line:58
Info:  break on reg_op:i20hi21h ASAP:3 line:81
Info: scheduling reg_op:i11 ASAP:0 line:57
Info:  dependence reg_op:i12 ASAP:1 line:56
Info: scheduling reg_op:i00hi01h ASAP:0 line:79
Info:  predecessor reg_op:i07 ASAP:3 line:58
Info:  break on reg_op:i00vi10v ASAP:3 line:80
Info: scheduling block_ram:input ASAP:0 line:53
Info:  dependence counter:i ASAP:0 line:51
Info: scheduling reg_op:i21 ASAP:0 line:53
Info:  dependence reg_op:i22 ASAP:2 line:53
Info:  break on reg_op:i20 ASAP:0 line:54
Info: scheduling output:done ASAP:0 line:0
Info: scheduling reg_op:i13 ASAP:0 line:56
Info:  dependence reg_op:i14 ASAP:1 line:56
Info:  predecessor reg_op:i21 ASAP:3 line:53
Info:  break on reg_op:i10 ASAP:0 line:57
Info: scheduling reg_op:i10 ASAP:0 line:57
Info:  dependence reg_op:i11 ASAP:2 line:57
Info:  break on reg_op:i07 ASAP:3 line:58
Info: scheduling const_op:c54[16] ASAP:0 line:0
Info: scheduling reg_op:i02 ASAP:0 line:60
Info:  dependence reg_op:i03 ASAP:3 line:59
Info: scheduling reg_op:i22v ASAP:0 line:77
Info:  dependence reg_op:i22 ASAP:2 line:53
Info:  break on reg_op:i00hi01h ASAP:3 line:79
Info: scheduling reg_op:i20hi21hi22h ASAP:0 line:85
Info:  predecessor reg_op:i21 ASAP:3 line:53
Info:  break on reg_op:i00vi10vi20v ASAP:1 line:86
Info: scheduling reg_op:i01 ASAP:0 line:60
Info:  dependence reg_op:i02 ASAP:4 line:60
Info:  break on reg_op:i00h ASAP:0 line:63
Info: scheduling reg_op:i00v ASAP:0 line:71
Info:  dependence neg_op_s:i00_neg_op_s ASAP:1 line:0
Info:  predecessor reg_op:i21 ASAP:3 line:53
Info:  predecessor reg_op:i01 ASAP:5 line:60
Info:  break on reg_op:i10v ASAP:1 line:72
Info: scheduling reg_op:i15 ASAP:0 line:55
Info:  dependence reg_op:i16 ASAP:1 line:55
Info:  predecessor reg_op:i21 ASAP:3 line:53
Info:  break on reg_op:i13 ASAP:3 line:56
Info: scheduling reg_op:i00hi01hi02h ASAP:0 line:84
Info:  predecessor reg_op:i21 ASAP:3 line:53
Info:  predecessor reg_op:i01 ASAP:5 line:60
Info:  break on reg_op:i20hi21hi22h ASAP:3 line:85
Info: scheduling reg_op:V ASAP:0 line:90
Info:  predecessor reg_op:i21 ASAP:3 line:53
Info:  predecessor reg_op:i01 ASAP:5 line:60
Info:  break on reg_op:O ASAP:3 line:95
Info: scheduling reg_op:i20 ASAP:0 line:54
Info:  dependence reg_op:i21 ASAP:3 line:53
Info:  break on reg_op:i15 ASAP:3 line:55
Info: scheduling input:init ASAP:0 line:0
Info: scheduling output:result[16] ASAP:2 line:0
Info:  dependence block_ram:output ASAP:1 line:101
Info: scheduling reg_op:i22 ASAP:2 line:53
Info:  dependence block_ram:input ASAP:1 line:53
Info: scheduling reg_op:i21h ASAP:0 line:68
Info:  predecessor reg_op:i21 ASAP:3 line:53
Info:  predecessor reg_op:i20 ASAP:4 line:54
Info:  predecessor reg_op:i01 ASAP:5 line:60
Info:  break on reg_op:i22h ASAP:3 line:69
Info: scheduling reg_op:i18 ASAP:1 line:54
Info:  dependence reg_op:i19 ASAP:1 line:54
Info: scheduling counter:i ASAP:0 line:51
Info:  break on reg_op:i21 ASAP:3 line:53
Info: scheduling reg_op:i00h ASAP:0 line:63
Info:  dependence neg_op_s:i00_neg_op_s ASAP:1 line:0
Info:  predecessor reg_op:i21 ASAP:3 line:53
Info:  predecessor reg_op:i20 ASAP:4 line:54
Info:  predecessor reg_op:i01 ASAP:5 line:60
Info:  break on reg_op:i01h ASAP:3 line:64
Info: scheduling reg_op:i09 ASAP:1 line:57
Info:  dependence reg_op:i10 ASAP:3 line:57
Info: scheduling reg_op:i20h ASAP:1 line:67
Info:  dependence reg_op:i20 ASAP:4 line:54
Info:  break on reg_op:i21h ASAP:5 line:68
Info: scheduling reg_op:i05 ASAP:1 line:59
Info:  dependence reg_op:i06 ASAP:1 line:58
Info: scheduling reg_op:i06 ASAP:1 line:58
Info:  dependence reg_op:i07 ASAP:3 line:58
Info: scheduling block_ram:output ASAP:1 line:101
Info:  dependence mux_m_op:Otrunk ASAP:3 line:98
Info:  predecessor reg_op:i20 ASAP:4 line:54
Info:  predecessor reg_op:i01 ASAP:5 line:60
Info: scheduling reg_op:i02h ASAP:0 line:65
Info:  predecessor reg_op:i21 ASAP:3 line:53
Info:  predecessor reg_op:i20 ASAP:4 line:54
Info:  predecessor reg_op:i01 ASAP:5 line:60
Info:  break on reg_op:i20h ASAP:5 line:67
Info: scheduling reg_op:i19 ASAP:1 line:54
Info:  dependence reg_op:i20 ASAP:4 line:54
Info: scheduling reg_op:i16 ASAP:1 line:55
Info:  dependence reg_op:i17 ASAP:2 line:55
Info: scheduling reg_op:i00vi10vi20v ASAP:1 line:86
Info:  predecessor reg_op:i21 ASAP:3 line:53
Info:  predecessor reg_op:i20 ASAP:4 line:54
Info:  predecessor reg_op:i01 ASAP:5 line:60
Info:  break on reg_op:i02vi12vi22v ASAP:3 line:87
Info: scheduling reg_op:i10v ASAP:1 line:72
Info:  predecessor reg_op:i21 ASAP:3 line:53
Info:  predecessor reg_op:i20 ASAP:4 line:54
Info:  predecessor reg_op:i01 ASAP:5 line:60
Info:  break on reg_op:i20v ASAP:3 line:73
Info: scheduling reg_op:i08 ASAP:2 line:58
Info:  dependence reg_op:i09 ASAP:4 line:57
Info: scheduling reg_op:i04 ASAP:2 line:59
Info:  dependence reg_op:i05 ASAP:2 line:59
Info: scheduling reg_op:i07 ASAP:3 line:58
Info:  dependence reg_op:i08 ASAP:5 line:58
Info:  break on reg_op:i03 ASAP:3 line:59
Info: scheduling reg_op:i20hi21h ASAP:3 line:81
Info:  predecessor reg_op:i21 ASAP:3 line:53
Info:  predecessor reg_op:i20 ASAP:4 line:54
Info:  predecessor reg_op:i07 ASAP:6 line:58
Info:  break on reg_op:i02vi12v ASAP:3 line:82
Info: scheduling mux_m_op:Otrunk ASAP:3 line:98
Info:  dependence reg_op:O ASAP:3 line:95
Info:  predecessor reg_op:i07 ASAP:6 line:58
Info:  break on block_ram:output ASAP:5 line:101
Info: scheduling reg_op:i02v ASAP:3 line:75
Info:  dependence reg_op:i02 ASAP:4 line:60
Info:  predecessor reg_op:i07 ASAP:6 line:58
Info:  break on reg_op:i12v ASAP:3 line:76
Info: scheduling reg_op:i22h ASAP:3 line:69
Info:  dependence reg_op:i22 ASAP:3 line:53
Info:  predecessor reg_op:i07 ASAP:6 line:58
Info:  break on reg_op:i00v ASAP:5 line:71
Info: scheduling reg_op:i17 ASAP:2 line:55
Info:  dependence reg_op:i18 ASAP:2 line:54
Info: scheduling reg_op:O ASAP:3 line:95
Info:  predecessor reg_op:i21 ASAP:3 line:53
Info:  predecessor reg_op:i20 ASAP:4 line:54
Info:  predecessor reg_op:i07 ASAP:6 line:58
Info:  break on mux_m_op:Otrunk ASAP:6 line:98
Info: scheduling neg_op_s:i00_neg_op_s ASAP:1 line:0
Info:  dependence reg_op:i00 ASAP:1 line:60
Info: scheduling reg_op:H ASAP:3 line:89
Info:  predecessor reg_op:i21 ASAP:3 line:53
Info:  predecessor reg_op:i20 ASAP:4 line:54
Info:  predecessor reg_op:i07 ASAP:6 line:58
Info:  break on reg_op:V ASAP:5 line:90
Info: scheduling reg_op:i12v ASAP:3 line:76
Info:  predecessor reg_op:i21 ASAP:3 line:53
Info:  predecessor reg_op:i20 ASAP:4 line:54
Info:  predecessor reg_op:i07 ASAP:6 line:58
Info:  break on reg_op:i22v ASAP:3 line:77
Info: scheduling reg_op:i12 ASAP:1 line:56
Info:  dependence reg_op:i13 ASAP:3 line:56
Info: scheduling reg_op:i01h ASAP:3 line:64
Info:  predecessor reg_op:i21 ASAP:3 line:53
Info:  predecessor reg_op:i20 ASAP:4 line:54
Info:  predecessor reg_op:i07 ASAP:6 line:58
Info:  break on reg_op:i02h ASAP:5 line:65
Info: scheduling reg_op:i03 ASAP:3 line:59
Info:  dependence reg_op:i04 ASAP:3 line:59
Info:  predecessor reg_op:i07 ASAP:6 line:58
Info:  break on reg_op:i01 ASAP:5 line:60
Info: scheduling reg_op:i00 ASAP:1 line:60
Info:  dependence reg_op:i01 ASAP:5 line:60
Info: scheduling reg_op:i02vi12vi22v ASAP:3 line:87
Info:  predecessor reg_op:i21 ASAP:3 line:53
Info:  predecessor reg_op:i20 ASAP:4 line:54
Info:  predecessor reg_op:i07 ASAP:6 line:58
Info:  break on reg_op:H ASAP:6 line:89
Info: scheduling reg_op:i02vi12v ASAP:3 line:82
Info:  predecessor reg_op:i21 ASAP:3 line:53
Info:  predecessor reg_op:i20 ASAP:4 line:54
Info:  predecessor reg_op:i07 ASAP:6 line:58
Info:  break on reg_op:i00hi01hi02h ASAP:5 line:84
Info: scheduling const_op:c55[16] ASAP:0 line:0
Info: scheduling reg_op:i14 ASAP:1 line:56
Info:  dependence reg_op:i15 ASAP:3 line:55
Info: scheduling reg_op:i20v ASAP:3 line:73
Info:  predecessor reg_op:i21 ASAP:3 line:53
Info:  predecessor reg_op:i20 ASAP:4 line:54
Info:  predecessor reg_op:i07 ASAP:6 line:58
Info:  break on reg_op:i02v ASAP:6 line:75
Info: scheduling const_op:c56[16] ASAP:0 line:0
Info: scheduling reg_op:i00vi10v ASAP:3 line:80
Info:  predecessor reg_op:i21 ASAP:3 line:53
Info:  predecessor reg_op:i20 ASAP:4 line:54
Info:  predecessor reg_op:i07 ASAP:6 line:58
Info:  break on reg_op:i20hi21h ASAP:6 line:81
Info: scheduling reg_op:i11 ASAP:2 line:57
Info:  dependence reg_op:i12 ASAP:4 line:56
Info: scheduling reg_op:i00hi01h ASAP:3 line:79
Info:  predecessor reg_op:i21 ASAP:3 line:53
Info:  predecessor reg_op:i20 ASAP:4 line:54
Info:  predecessor reg_op:i07 ASAP:6 line:58
Info:  break on reg_op:i00vi10v ASAP:6 line:80
Info: scheduling block_ram:input ASAP:1 line:53
Info:  dependence counter:i ASAP:0 line:51
Info: scheduling reg_op:i21 ASAP:3 line:53
Info:  dependence reg_op:i22 ASAP:3 line:53
Info:  break on reg_op:i20 ASAP:4 line:54
Info: scheduling output:done ASAP:0 line:0
Info: scheduling reg_op:i13 ASAP:3 line:56
Info:  dependence reg_op:i14 ASAP:4 line:56
Info:  break on reg_op:i10 ASAP:3 line:57
Info: scheduling reg_op:i10 ASAP:3 line:57
Info:  dependence reg_op:i11 ASAP:5 line:57
Info:  break on reg_op:i07 ASAP:6 line:58
Info: scheduling const_op:c54[16] ASAP:0 line:0
Info: scheduling reg_op:i02 ASAP:4 line:60
Info:  dependence reg_op:i03 ASAP:6 line:59
Info: scheduling reg_op:i22v ASAP:3 line:77
Info:  dependence reg_op:i22 ASAP:3 line:53
Info:  predecessor reg_op:i13 ASAP:5 line:56
Info:  predecessor reg_op:i10 ASAP:6 line:57
Info:  break on reg_op:i00hi01h ASAP:6 line:79
Info: scheduling reg_op:i20hi21hi22h ASAP:3 line:85
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i13 ASAP:5 line:56
Info:  predecessor reg_op:i10 ASAP:6 line:57
Info:  break on reg_op:i00vi10vi20v ASAP:5 line:86
Info: scheduling reg_op:i01 ASAP:5 line:60
Info:  dependence reg_op:i02 ASAP:7 line:60
Info:  break on reg_op:i00h ASAP:5 line:63
Info: scheduling reg_op:i00v ASAP:5 line:71
Info:  dependence neg_op_s:i00_neg_op_s ASAP:2 line:0
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i13 ASAP:5 line:56
Info:  predecessor reg_op:i10 ASAP:6 line:57
Info:  predecessor reg_op:i01 ASAP:8 line:60
Info:  break on reg_op:i10v ASAP:5 line:72
Info: scheduling reg_op:i15 ASAP:3 line:55
Info:  dependence reg_op:i16 ASAP:3 line:55
Info:  break on reg_op:i13 ASAP:5 line:56
Info: scheduling reg_op:i00hi01hi02h ASAP:5 line:84
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i13 ASAP:5 line:56
Info:  predecessor reg_op:i10 ASAP:6 line:57
Info:  predecessor reg_op:i01 ASAP:8 line:60
Info:  break on reg_op:i20hi21hi22h ASAP:6 line:85
Info: scheduling reg_op:V ASAP:5 line:90
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i13 ASAP:5 line:56
Info:  predecessor reg_op:i10 ASAP:6 line:57
Info:  predecessor reg_op:i01 ASAP:8 line:60
Info:  break on reg_op:O ASAP:6 line:95
Info: scheduling reg_op:i20 ASAP:4 line:54
Info:  dependence reg_op:i21 ASAP:4 line:53
Info:  break on reg_op:i15 ASAP:4 line:55
Info: scheduling input:init ASAP:0 line:0
Info: scheduling output:result[16] ASAP:3 line:0
Info:  dependence block_ram:output ASAP:5 line:101
Info: scheduling reg_op:i22 ASAP:3 line:53
Info:  dependence block_ram:input ASAP:1 line:53
Info: scheduling reg_op:i21h ASAP:5 line:68
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i10 ASAP:6 line:57
Info:  predecessor reg_op:i01 ASAP:8 line:60
Info:  break on reg_op:i22h ASAP:6 line:69
Info: scheduling reg_op:i18 ASAP:2 line:54
Info:  dependence reg_op:i19 ASAP:5 line:54
Info: scheduling counter:i ASAP:0 line:51
Info:  break on reg_op:i21 ASAP:4 line:53
Info: scheduling reg_op:i00h ASAP:5 line:63
Info:  dependence neg_op_s:i00_neg_op_s ASAP:2 line:0
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i10 ASAP:6 line:57
Info:  predecessor reg_op:i01 ASAP:8 line:60
Info:  break on reg_op:i01h ASAP:6 line:64
Info: scheduling reg_op:i09 ASAP:4 line:57
Info:  dependence reg_op:i10 ASAP:6 line:57
Info: scheduling reg_op:i20h ASAP:5 line:67
Info:  dependence reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i01 ASAP:8 line:60
Info:  break on reg_op:i21h ASAP:8 line:68
Info: scheduling reg_op:i05 ASAP:2 line:59
Info:  dependence reg_op:i06 ASAP:4 line:58
Info: scheduling reg_op:i06 ASAP:4 line:58
Info:  dependence reg_op:i07 ASAP:6 line:58
Info: scheduling block_ram:output ASAP:5 line:101
Info:  dependence mux_m_op:Otrunk ASAP:6 line:98
Info:  predecessor reg_op:i01 ASAP:8 line:60
Info: scheduling reg_op:i02h ASAP:5 line:65
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i10 ASAP:6 line:57
Info:  predecessor reg_op:i01 ASAP:8 line:60
Info:  break on reg_op:i20h ASAP:8 line:67
Info: scheduling reg_op:i19 ASAP:5 line:54
Info:  dependence reg_op:i20 ASAP:5 line:54
Info: scheduling reg_op:i16 ASAP:3 line:55
Info:  dependence reg_op:i17 ASAP:3 line:55
Info: scheduling reg_op:i00vi10vi20v ASAP:5 line:86
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i10 ASAP:6 line:57
Info:  predecessor reg_op:i01 ASAP:8 line:60
Info:  break on reg_op:i02vi12vi22v ASAP:6 line:87
Info: scheduling reg_op:i10v ASAP:5 line:72
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i10 ASAP:6 line:57
Info:  predecessor reg_op:i01 ASAP:8 line:60
Info:  break on reg_op:i20v ASAP:6 line:73
Info: scheduling reg_op:i08 ASAP:5 line:58
Info:  dependence reg_op:i09 ASAP:7 line:57
Info: scheduling reg_op:i04 ASAP:3 line:59
Info:  dependence reg_op:i05 ASAP:5 line:59
Info: scheduling reg_op:i07 ASAP:6 line:58
Info:  dependence reg_op:i08 ASAP:8 line:58
Info:  break on reg_op:i03 ASAP:6 line:59
Info: scheduling reg_op:i20hi21h ASAP:6 line:81
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i10 ASAP:6 line:57
Info:  predecessor reg_op:i07 ASAP:9 line:58
Info:  break on reg_op:i02vi12v ASAP:6 line:82
Info: scheduling mux_m_op:Otrunk ASAP:6 line:98
Info:  dependence reg_op:O ASAP:6 line:95
Info:  predecessor reg_op:i07 ASAP:9 line:58
Info:  break on block_ram:output ASAP:8 line:101
Info: scheduling reg_op:i02v ASAP:6 line:75
Info:  dependence reg_op:i02 ASAP:7 line:60
Info:  predecessor reg_op:i07 ASAP:9 line:58
Info:  break on reg_op:i12v ASAP:6 line:76
Info: scheduling reg_op:i22h ASAP:6 line:69
Info:  dependence reg_op:i22 ASAP:3 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i10 ASAP:6 line:57
Info:  predecessor reg_op:i07 ASAP:9 line:58
Info:  break on reg_op:i00v ASAP:8 line:71
Info: scheduling reg_op:i17 ASAP:3 line:55
Info:  dependence reg_op:i18 ASAP:6 line:54
Info: scheduling reg_op:O ASAP:6 line:95
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i10 ASAP:6 line:57
Info:  predecessor reg_op:i07 ASAP:9 line:58
Info:  break on mux_m_op:Otrunk ASAP:9 line:98
Info: scheduling neg_op_s:i00_neg_op_s ASAP:2 line:0
Info:  dependence reg_op:i00 ASAP:6 line:60
Info: scheduling reg_op:H ASAP:6 line:89
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i10 ASAP:6 line:57
Info:  predecessor reg_op:i07 ASAP:9 line:58
Info:  break on reg_op:V ASAP:8 line:90
Info: scheduling reg_op:i12v ASAP:6 line:76
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i10 ASAP:6 line:57
Info:  predecessor reg_op:i07 ASAP:9 line:58
Info:  break on reg_op:i22v ASAP:6 line:77
Info: scheduling reg_op:i12 ASAP:4 line:56
Info:  dependence reg_op:i13 ASAP:5 line:56
Info: scheduling reg_op:i01h ASAP:6 line:64
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i10 ASAP:6 line:57
Info:  predecessor reg_op:i07 ASAP:9 line:58
Info:  break on reg_op:i02h ASAP:8 line:65
Info: scheduling reg_op:i03 ASAP:6 line:59
Info:  dependence reg_op:i04 ASAP:6 line:59
Info:  predecessor reg_op:i07 ASAP:9 line:58
Info:  break on reg_op:i01 ASAP:8 line:60
Info: scheduling reg_op:i00 ASAP:6 line:60
Info:  dependence reg_op:i01 ASAP:8 line:60
Info: scheduling reg_op:i02vi12vi22v ASAP:6 line:87
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i10 ASAP:6 line:57
Info:  predecessor reg_op:i07 ASAP:9 line:58
Info:  break on reg_op:H ASAP:9 line:89
Info: scheduling reg_op:i02vi12v ASAP:6 line:82
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i10 ASAP:6 line:57
Info:  predecessor reg_op:i07 ASAP:9 line:58
Info:  break on reg_op:i00hi01hi02h ASAP:8 line:84
Info: scheduling const_op:c55[16] ASAP:0 line:0
Info: scheduling reg_op:i14 ASAP:4 line:56
Info:  dependence reg_op:i15 ASAP:4 line:55
Info: scheduling reg_op:i20v ASAP:6 line:73
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i10 ASAP:6 line:57
Info:  predecessor reg_op:i07 ASAP:9 line:58
Info:  break on reg_op:i02v ASAP:9 line:75
Info: scheduling const_op:c56[16] ASAP:0 line:0
Info: scheduling reg_op:i00vi10v ASAP:6 line:80
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i10 ASAP:6 line:57
Info:  predecessor reg_op:i07 ASAP:9 line:58
Info:  break on reg_op:i20hi21h ASAP:9 line:81
Info: scheduling reg_op:i11 ASAP:5 line:57
Info:  dependence reg_op:i12 ASAP:6 line:56
Info: scheduling reg_op:i00hi01h ASAP:6 line:79
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i10 ASAP:6 line:57
Info:  predecessor reg_op:i07 ASAP:9 line:58
Info:  break on reg_op:i00vi10v ASAP:9 line:80
Info: scheduling block_ram:input ASAP:1 line:53
Info:  dependence counter:i ASAP:0 line:51
Info: scheduling reg_op:i21 ASAP:4 line:53
Info:  dependence reg_op:i22 ASAP:3 line:53
Info:  break on reg_op:i20 ASAP:5 line:54
Info: scheduling output:done ASAP:0 line:0
Info: scheduling reg_op:i13 ASAP:5 line:56
Info:  dependence reg_op:i14 ASAP:5 line:56
Info:  break on reg_op:i10 ASAP:6 line:57
Info: scheduling reg_op:i10 ASAP:6 line:57
Info:  dependence reg_op:i11 ASAP:7 line:57
Info:  break on reg_op:i07 ASAP:9 line:58
Info: scheduling const_op:c54[16] ASAP:0 line:0
Info: scheduling reg_op:i02 ASAP:7 line:60
Info:  dependence reg_op:i03 ASAP:9 line:59
Info: scheduling reg_op:i22v ASAP:6 line:77
Info:  dependence reg_op:i22 ASAP:3 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i13 ASAP:6 line:56
Info:  predecessor reg_op:i10 ASAP:8 line:57
Info:  predecessor reg_op:i07 ASAP:9 line:58
Info:  break on reg_op:i00hi01h ASAP:9 line:79
Info: scheduling reg_op:i20hi21hi22h ASAP:6 line:85
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i13 ASAP:6 line:56
Info:  predecessor reg_op:i10 ASAP:8 line:57
Info:  predecessor reg_op:i07 ASAP:9 line:58
Info:  break on reg_op:i00vi10vi20v ASAP:8 line:86
Info: scheduling reg_op:i01 ASAP:8 line:60
Info:  dependence reg_op:i02 ASAP:10 line:60
Info:  break on reg_op:i00h ASAP:8 line:63
Info: scheduling reg_op:i00v ASAP:8 line:71
Info:  dependence neg_op_s:i00_neg_op_s ASAP:7 line:0
Info:  predecessor reg_op:i10 ASAP:8 line:57
Info:  predecessor reg_op:i07 ASAP:9 line:58
Info:  predecessor reg_op:i01 ASAP:11 line:60
Info:  break on reg_op:i10v ASAP:8 line:72
Info: scheduling reg_op:i15 ASAP:4 line:55
Info:  dependence reg_op:i16 ASAP:4 line:55
Info:  break on reg_op:i13 ASAP:6 line:56
Info: scheduling reg_op:i00hi01hi02h ASAP:8 line:84
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i13 ASAP:6 line:56
Info:  predecessor reg_op:i10 ASAP:8 line:57
Info:  predecessor reg_op:i07 ASAP:9 line:58
Info:  predecessor reg_op:i01 ASAP:11 line:60
Info:  break on reg_op:i20hi21hi22h ASAP:9 line:85
Info: scheduling reg_op:V ASAP:8 line:90
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i13 ASAP:6 line:56
Info:  predecessor reg_op:i10 ASAP:8 line:57
Info:  predecessor reg_op:i07 ASAP:9 line:58
Info:  predecessor reg_op:i01 ASAP:11 line:60
Info:  break on reg_op:O ASAP:9 line:95
Info: scheduling reg_op:i20 ASAP:5 line:54
Info:  dependence reg_op:i21 ASAP:4 line:53
Info:  break on reg_op:i15 ASAP:5 line:55
Info: scheduling input:init ASAP:0 line:0
Info: scheduling output:result[16] ASAP:7 line:0
Info:  dependence block_ram:output ASAP:8 line:101
Info: scheduling reg_op:i22 ASAP:3 line:53
Info:  dependence block_ram:input ASAP:1 line:53
Info: scheduling reg_op:i21h ASAP:8 line:68
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i13 ASAP:6 line:56
Info:  predecessor reg_op:i10 ASAP:8 line:57
Info:  predecessor reg_op:i07 ASAP:9 line:58
Info:  predecessor reg_op:i01 ASAP:11 line:60
Info:  break on reg_op:i22h ASAP:9 line:69
Info: scheduling reg_op:i18 ASAP:6 line:54
Info:  dependence reg_op:i19 ASAP:6 line:54
Info: scheduling counter:i ASAP:0 line:51
Info:  break on reg_op:i21 ASAP:4 line:53
Info: scheduling reg_op:i00h ASAP:8 line:63
Info:  dependence neg_op_s:i00_neg_op_s ASAP:7 line:0
Info:  predecessor reg_op:i10 ASAP:8 line:57
Info:  predecessor reg_op:i07 ASAP:9 line:58
Info:  predecessor reg_op:i01 ASAP:11 line:60
Info:  break on reg_op:i01h ASAP:9 line:64
Info: scheduling reg_op:i09 ASAP:7 line:57
Info:  dependence reg_op:i10 ASAP:8 line:57
Info: scheduling reg_op:i20h ASAP:8 line:67
Info:  dependence reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i10 ASAP:8 line:57
Info:  predecessor reg_op:i07 ASAP:9 line:58
Info:  predecessor reg_op:i01 ASAP:11 line:60
Info:  break on reg_op:i21h ASAP:11 line:68
Info: scheduling reg_op:i05 ASAP:5 line:59
Info:  dependence reg_op:i06 ASAP:7 line:58
Info: scheduling reg_op:i06 ASAP:7 line:58
Info:  dependence reg_op:i07 ASAP:9 line:58
Info: scheduling block_ram:output ASAP:8 line:101
Info:  dependence mux_m_op:Otrunk ASAP:9 line:98
Info:  predecessor reg_op:i01 ASAP:11 line:60
Info: scheduling reg_op:i02h ASAP:8 line:65
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i13 ASAP:6 line:56
Info:  predecessor reg_op:i10 ASAP:8 line:57
Info:  predecessor reg_op:i07 ASAP:9 line:58
Info:  predecessor reg_op:i01 ASAP:11 line:60
Info:  break on reg_op:i20h ASAP:11 line:67
Info: scheduling reg_op:i19 ASAP:6 line:54
Info:  dependence reg_op:i20 ASAP:5 line:54
Info: scheduling reg_op:i16 ASAP:4 line:55
Info:  dependence reg_op:i17 ASAP:7 line:55
Info: scheduling reg_op:i00vi10vi20v ASAP:8 line:86
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i13 ASAP:6 line:56
Info:  predecessor reg_op:i10 ASAP:8 line:57
Info:  predecessor reg_op:i07 ASAP:9 line:58
Info:  predecessor reg_op:i01 ASAP:11 line:60
Info:  break on reg_op:i02vi12vi22v ASAP:9 line:87
Info: scheduling reg_op:i10v ASAP:8 line:72
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i13 ASAP:6 line:56
Info:  predecessor reg_op:i10 ASAP:8 line:57
Info:  predecessor reg_op:i07 ASAP:9 line:58
Info:  predecessor reg_op:i01 ASAP:11 line:60
Info:  break on reg_op:i20v ASAP:9 line:73
Info: scheduling reg_op:i08 ASAP:8 line:58
Info:  dependence reg_op:i09 ASAP:9 line:57
Info: scheduling reg_op:i04 ASAP:6 line:59
Info:  dependence reg_op:i05 ASAP:8 line:59
Info: scheduling reg_op:i07 ASAP:9 line:58
Info:  dependence reg_op:i08 ASAP:10 line:58
Info:  break on reg_op:i03 ASAP:9 line:59
Info: scheduling reg_op:i20hi21h ASAP:9 line:81
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i13 ASAP:6 line:56
Info:  predecessor reg_op:i10 ASAP:8 line:57
Info:  predecessor reg_op:i07 ASAP:11 line:58
Info:  break on reg_op:i02vi12v ASAP:9 line:82
Info: scheduling mux_m_op:Otrunk ASAP:9 line:98
Info:  dependence reg_op:O ASAP:9 line:95
Info:  predecessor reg_op:i07 ASAP:11 line:58
Info:  break on block_ram:output ASAP:11 line:101
Info: scheduling reg_op:i02v ASAP:9 line:75
Info:  dependence reg_op:i02 ASAP:10 line:60
Info:  break on reg_op:i12v ASAP:9 line:76
Info: scheduling reg_op:i22h ASAP:9 line:69
Info:  dependence reg_op:i22 ASAP:3 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i13 ASAP:6 line:56
Info:  predecessor reg_op:i10 ASAP:8 line:57
Info:  predecessor reg_op:i07 ASAP:11 line:58
Info:  break on reg_op:i00v ASAP:11 line:71
Info: scheduling reg_op:i17 ASAP:7 line:55
Info:  dependence reg_op:i18 ASAP:7 line:54
Info: scheduling reg_op:O ASAP:9 line:95
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i13 ASAP:6 line:56
Info:  predecessor reg_op:i10 ASAP:8 line:57
Info:  predecessor reg_op:i07 ASAP:11 line:58
Info:  break on mux_m_op:Otrunk ASAP:11 line:98
Info: scheduling neg_op_s:i00_neg_op_s ASAP:7 line:0
Info:  dependence reg_op:i00 ASAP:9 line:60
Info: scheduling reg_op:H ASAP:9 line:89
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i13 ASAP:6 line:56
Info:  predecessor reg_op:i10 ASAP:8 line:57
Info:  predecessor reg_op:i07 ASAP:11 line:58
Info:  break on reg_op:V ASAP:11 line:90
Info: scheduling reg_op:i12v ASAP:9 line:76
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i13 ASAP:6 line:56
Info:  predecessor reg_op:i10 ASAP:8 line:57
Info:  predecessor reg_op:i07 ASAP:11 line:58
Info:  break on reg_op:i22v ASAP:9 line:77
Info: scheduling reg_op:i12 ASAP:6 line:56
Info:  dependence reg_op:i13 ASAP:6 line:56
Info: scheduling reg_op:i01h ASAP:9 line:64
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i13 ASAP:6 line:56
Info:  predecessor reg_op:i10 ASAP:8 line:57
Info:  predecessor reg_op:i07 ASAP:11 line:58
Info:  break on reg_op:i02h ASAP:11 line:65
Info: scheduling reg_op:i03 ASAP:9 line:59
Info:  dependence reg_op:i04 ASAP:9 line:59
Info:  predecessor reg_op:i07 ASAP:11 line:58
Info:  break on reg_op:i01 ASAP:11 line:60
Info: scheduling reg_op:i00 ASAP:9 line:60
Info:  dependence reg_op:i01 ASAP:11 line:60
Info: scheduling reg_op:i02vi12vi22v ASAP:9 line:87
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i13 ASAP:6 line:56
Info:  predecessor reg_op:i10 ASAP:8 line:57
Info:  predecessor reg_op:i07 ASAP:11 line:58
Info:  break on reg_op:H ASAP:11 line:89
Info: scheduling reg_op:i02vi12v ASAP:9 line:82
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i13 ASAP:6 line:56
Info:  predecessor reg_op:i10 ASAP:8 line:57
Info:  predecessor reg_op:i07 ASAP:11 line:58
Info:  break on reg_op:i00hi01hi02h ASAP:11 line:84
Info: scheduling const_op:c55[16] ASAP:0 line:0
Info: scheduling reg_op:i14 ASAP:5 line:56
Info:  dependence reg_op:i15 ASAP:5 line:55
Info: scheduling reg_op:i20v ASAP:9 line:73
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i13 ASAP:6 line:56
Info:  predecessor reg_op:i10 ASAP:8 line:57
Info:  predecessor reg_op:i07 ASAP:11 line:58
Info:  break on reg_op:i02v ASAP:11 line:75
Info: scheduling const_op:c56[16] ASAP:0 line:0
Info: scheduling reg_op:i00vi10v ASAP:9 line:80
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i13 ASAP:6 line:56
Info:  predecessor reg_op:i10 ASAP:8 line:57
Info:  predecessor reg_op:i07 ASAP:11 line:58
Info:  break on reg_op:i20hi21h ASAP:11 line:81
Info: scheduling reg_op:i11 ASAP:7 line:57
Info:  dependence reg_op:i12 ASAP:7 line:56
Info: scheduling reg_op:i00hi01h ASAP:9 line:79
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i13 ASAP:6 line:56
Info:  predecessor reg_op:i10 ASAP:8 line:57
Info:  predecessor reg_op:i07 ASAP:11 line:58
Info:  break on reg_op:i00vi10v ASAP:11 line:80
Info: scheduling block_ram:input ASAP:1 line:53
Info:  dependence counter:i ASAP:0 line:51
Info: scheduling reg_op:i21 ASAP:4 line:53
Info:  dependence reg_op:i22 ASAP:3 line:53
Info:  break on reg_op:i20 ASAP:5 line:54
Info: scheduling output:done ASAP:0 line:0
Info: scheduling reg_op:i13 ASAP:6 line:56
Info:  dependence reg_op:i14 ASAP:6 line:56
Info:  break on reg_op:i10 ASAP:8 line:57
Info: scheduling reg_op:i10 ASAP:8 line:57
Info:  dependence reg_op:i11 ASAP:8 line:57
Info:  break on reg_op:i07 ASAP:11 line:58
Info: scheduling const_op:c54[16] ASAP:0 line:0
Info: scheduling reg_op:i02 ASAP:10 line:60
Info:  dependence reg_op:i03 ASAP:11 line:59
Info: scheduling reg_op:i22v ASAP:9 line:77
Info:  dependence reg_op:i22 ASAP:3 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i13 ASAP:7 line:56
Info:  predecessor reg_op:i10 ASAP:9 line:57
Info:  predecessor reg_op:i07 ASAP:11 line:58
Info:  break on reg_op:i00hi01h ASAP:11 line:79
Info: scheduling reg_op:i20hi21hi22h ASAP:9 line:85
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i13 ASAP:7 line:56
Info:  predecessor reg_op:i10 ASAP:9 line:57
Info:  predecessor reg_op:i07 ASAP:11 line:58
Info:  break on reg_op:i00vi10vi20v ASAP:11 line:86
Info: scheduling reg_op:i01 ASAP:11 line:60
Info:  dependence reg_op:i02 ASAP:12 line:60
Info:  break on reg_op:i00h ASAP:11 line:63
Info: scheduling reg_op:i00v ASAP:11 line:71
Info:  dependence neg_op_s:i00_neg_op_s ASAP:10 line:0
Info:  predecessor reg_op:i07 ASAP:11 line:58
Info:  predecessor reg_op:i01 ASAP:13 line:60
Info:  break on reg_op:i10v ASAP:11 line:72
Info: scheduling reg_op:i15 ASAP:5 line:55
Info:  dependence reg_op:i16 ASAP:8 line:55
Info:  break on reg_op:i13 ASAP:7 line:56
Info: scheduling reg_op:i00hi01hi02h ASAP:11 line:84
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:9 line:55
Info:  predecessor reg_op:i07 ASAP:11 line:58
Info:  predecessor reg_op:i01 ASAP:13 line:60
Info:  break on reg_op:i20hi21hi22h ASAP:11 line:85
Info: scheduling reg_op:V ASAP:11 line:90
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:9 line:55
Info:  predecessor reg_op:i07 ASAP:11 line:58
Info:  predecessor reg_op:i01 ASAP:13 line:60
Info:  break on reg_op:O ASAP:11 line:95
Info: scheduling reg_op:i20 ASAP:5 line:54
Info:  dependence reg_op:i21 ASAP:4 line:53
Info:  break on reg_op:i15 ASAP:9 line:55
Info: scheduling input:init ASAP:0 line:0
Info: scheduling output:result[16] ASAP:10 line:0
Info:  dependence block_ram:output ASAP:11 line:101
Info: scheduling reg_op:i22 ASAP:3 line:53
Info:  dependence block_ram:input ASAP:1 line:53
Info: scheduling reg_op:i21h ASAP:11 line:68
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:9 line:55
Info:  predecessor reg_op:i07 ASAP:11 line:58
Info:  predecessor reg_op:i01 ASAP:13 line:60
Info:  break on reg_op:i22h ASAP:11 line:69
Info: scheduling reg_op:i18 ASAP:7 line:54
Info:  dependence reg_op:i19 ASAP:6 line:54
Info: scheduling counter:i ASAP:0 line:51
Info:  break on reg_op:i21 ASAP:4 line:53
Info: scheduling reg_op:i00h ASAP:11 line:63
Info:  dependence neg_op_s:i00_neg_op_s ASAP:10 line:0
Info:  predecessor reg_op:i07 ASAP:11 line:58
Info:  predecessor reg_op:i01 ASAP:13 line:60
Info:  break on reg_op:i01h ASAP:11 line:64
Info: scheduling reg_op:i09 ASAP:9 line:57
Info:  dependence reg_op:i10 ASAP:9 line:57
Info: scheduling reg_op:i20h ASAP:11 line:67
Info:  dependence reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:9 line:55
Info:  predecessor reg_op:i07 ASAP:11 line:58
Info:  predecessor reg_op:i01 ASAP:13 line:60
Info:  break on reg_op:i21h ASAP:13 line:68
Info: scheduling reg_op:i05 ASAP:8 line:59
Info:  dependence reg_op:i06 ASAP:10 line:58
Info: scheduling reg_op:i06 ASAP:10 line:58
Info:  dependence reg_op:i07 ASAP:11 line:58
Info: scheduling block_ram:output ASAP:11 line:101
Info:  dependence mux_m_op:Otrunk ASAP:11 line:98
Info:  predecessor reg_op:i01 ASAP:13 line:60
Info: scheduling reg_op:i02h ASAP:11 line:65
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:9 line:55
Info:  predecessor reg_op:i07 ASAP:11 line:58
Info:  predecessor reg_op:i01 ASAP:13 line:60
Info:  break on reg_op:i20h ASAP:13 line:67
Info: scheduling reg_op:i19 ASAP:6 line:54
Info:  dependence reg_op:i20 ASAP:5 line:54
Info: scheduling reg_op:i16 ASAP:8 line:55
Info:  dependence reg_op:i17 ASAP:8 line:55
Info: scheduling reg_op:i00vi10vi20v ASAP:11 line:86
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:9 line:55
Info:  predecessor reg_op:i07 ASAP:11 line:58
Info:  predecessor reg_op:i01 ASAP:13 line:60
Info:  break on reg_op:i02vi12vi22v ASAP:11 line:87
Info: scheduling reg_op:i10v ASAP:11 line:72
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:9 line:55
Info:  predecessor reg_op:i07 ASAP:11 line:58
Info:  predecessor reg_op:i01 ASAP:13 line:60
Info:  break on reg_op:i20v ASAP:11 line:73
Info: scheduling reg_op:i08 ASAP:10 line:58
Info:  dependence reg_op:i09 ASAP:10 line:57
Info: scheduling reg_op:i04 ASAP:9 line:59
Info:  dependence reg_op:i05 ASAP:11 line:59
Info: scheduling reg_op:i07 ASAP:11 line:58
Info:  dependence reg_op:i08 ASAP:11 line:58
Info:  break on reg_op:i03 ASAP:11 line:59
Info: scheduling reg_op:i20hi21h ASAP:11 line:81
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:9 line:55
Info:  predecessor reg_op:i07 ASAP:12 line:58
Info:  predecessor reg_op:i01 ASAP:13 line:60
Info:  break on reg_op:i02vi12v ASAP:11 line:82
Info: scheduling mux_m_op:Otrunk ASAP:11 line:98
Info:  dependence reg_op:O ASAP:11 line:95
Info:  predecessor reg_op:i01 ASAP:13 line:60
Info:  break on block_ram:output ASAP:13 line:101
Info: scheduling reg_op:i02v ASAP:11 line:75
Info:  dependence reg_op:i02 ASAP:12 line:60
Info:  break on reg_op:i12v ASAP:11 line:76
Info: scheduling reg_op:i22h ASAP:11 line:69
Info:  dependence reg_op:i22 ASAP:3 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:9 line:55
Info:  predecessor reg_op:i07 ASAP:12 line:58
Info:  predecessor reg_op:i01 ASAP:13 line:60
Info:  break on reg_op:i00v ASAP:13 line:71
Info: scheduling reg_op:i17 ASAP:8 line:55
Info:  dependence reg_op:i18 ASAP:7 line:54
Info: scheduling reg_op:O ASAP:11 line:95
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:9 line:55
Info:  predecessor reg_op:i07 ASAP:12 line:58
Info:  predecessor reg_op:i01 ASAP:13 line:60
Info:  break on mux_m_op:Otrunk ASAP:13 line:98
Info: scheduling neg_op_s:i00_neg_op_s ASAP:10 line:0
Info:  dependence reg_op:i00 ASAP:12 line:60
Info: scheduling reg_op:H ASAP:11 line:89
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:9 line:55
Info:  predecessor reg_op:i07 ASAP:12 line:58
Info:  predecessor reg_op:i01 ASAP:13 line:60
Info:  break on reg_op:V ASAP:13 line:90
Info: scheduling reg_op:i12v ASAP:11 line:76
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:9 line:55
Info:  predecessor reg_op:i07 ASAP:12 line:58
Info:  predecessor reg_op:i01 ASAP:13 line:60
Info:  break on reg_op:i22v ASAP:11 line:77
Info: scheduling reg_op:i12 ASAP:7 line:56
Info:  dependence reg_op:i13 ASAP:7 line:56
Info: scheduling reg_op:i01h ASAP:11 line:64
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:9 line:55
Info:  predecessor reg_op:i07 ASAP:12 line:58
Info:  predecessor reg_op:i01 ASAP:13 line:60
Info:  break on reg_op:i02h ASAP:13 line:65
Info: scheduling reg_op:i03 ASAP:11 line:59
Info:  dependence reg_op:i04 ASAP:12 line:59
Info:  break on reg_op:i01 ASAP:13 line:60
Info: scheduling reg_op:i00 ASAP:12 line:60
Info:  dependence reg_op:i01 ASAP:13 line:60
Info: scheduling reg_op:i02vi12vi22v ASAP:11 line:87
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:9 line:55
Info:  predecessor reg_op:i07 ASAP:12 line:58
Info:  predecessor reg_op:i03 ASAP:13 line:59
Info:  break on reg_op:H ASAP:13 line:89
Info: scheduling reg_op:i02vi12v ASAP:11 line:82
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:9 line:55
Info:  predecessor reg_op:i07 ASAP:12 line:58
Info:  predecessor reg_op:i03 ASAP:13 line:59
Info:  break on reg_op:i00hi01hi02h ASAP:13 line:84
Info: scheduling const_op:c55[16] ASAP:0 line:0
Info: scheduling reg_op:i14 ASAP:6 line:56
Info:  dependence reg_op:i15 ASAP:9 line:55
Info: scheduling reg_op:i20v ASAP:11 line:73
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:9 line:55
Info:  predecessor reg_op:i07 ASAP:12 line:58
Info:  predecessor reg_op:i03 ASAP:13 line:59
Info:  break on reg_op:i02v ASAP:13 line:75
Info: scheduling const_op:c56[16] ASAP:0 line:0
Info: scheduling reg_op:i00vi10v ASAP:11 line:80
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:9 line:55
Info:  predecessor reg_op:i07 ASAP:12 line:58
Info:  predecessor reg_op:i03 ASAP:13 line:59
Info:  break on reg_op:i20hi21h ASAP:13 line:81
Info: scheduling reg_op:i11 ASAP:8 line:57
Info:  dependence reg_op:i12 ASAP:8 line:56
Info: scheduling reg_op:i00hi01h ASAP:11 line:79
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:9 line:55
Info:  predecessor reg_op:i07 ASAP:12 line:58
Info:  predecessor reg_op:i03 ASAP:13 line:59
Info:  break on reg_op:i00vi10v ASAP:13 line:80
Info: scheduling block_ram:input ASAP:1 line:53
Info:  dependence counter:i ASAP:0 line:51
Info: scheduling reg_op:i21 ASAP:4 line:53
Info:  dependence reg_op:i22 ASAP:3 line:53
Info:  break on reg_op:i20 ASAP:5 line:54
Info: scheduling output:done ASAP:0 line:0
Info: scheduling reg_op:i13 ASAP:7 line:56
Info:  dependence reg_op:i14 ASAP:10 line:56
Info:  break on reg_op:i10 ASAP:9 line:57
Info: scheduling reg_op:i10 ASAP:9 line:57
Info:  dependence reg_op:i11 ASAP:9 line:57
Info:  predecessor reg_op:i13 ASAP:11 line:56
Info:  break on reg_op:i07 ASAP:12 line:58
Info: scheduling const_op:c54[16] ASAP:0 line:0
Info: scheduling reg_op:i02 ASAP:12 line:60
Info:  dependence reg_op:i03 ASAP:13 line:59
Info: scheduling reg_op:i22v ASAP:11 line:77
Info:  dependence reg_op:i22 ASAP:3 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:9 line:55
Info:  predecessor reg_op:i13 ASAP:11 line:56
Info:  predecessor reg_op:i07 ASAP:12 line:58
Info:  predecessor reg_op:i03 ASAP:13 line:59
Info:  break on reg_op:i00hi01h ASAP:13 line:79
Info: scheduling reg_op:i20hi21hi22h ASAP:11 line:85
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:9 line:55
Info:  predecessor reg_op:i13 ASAP:11 line:56
Info:  predecessor reg_op:i07 ASAP:12 line:58
Info:  predecessor reg_op:i03 ASAP:13 line:59
Info:  break on reg_op:i00vi10vi20v ASAP:13 line:86
Info: scheduling reg_op:i01 ASAP:13 line:60
Info:  dependence reg_op:i02 ASAP:14 line:60
Info:  break on reg_op:i00h ASAP:13 line:63
Info: scheduling reg_op:i00v ASAP:13 line:71
Info:  dependence neg_op_s:i00_neg_op_s ASAP:13 line:0
Info:  predecessor reg_op:i01 ASAP:15 line:60
Info:  break on reg_op:i10v ASAP:13 line:72
Info: scheduling reg_op:i15 ASAP:9 line:55
Info:  dependence reg_op:i16 ASAP:9 line:55
Info:  break on reg_op:i13 ASAP:11 line:56
Info: scheduling reg_op:i00hi01hi02h ASAP:13 line:84
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:11 line:56
Info:  predecessor reg_op:i07 ASAP:12 line:58
Info:  predecessor reg_op:i03 ASAP:13 line:59
Info:  predecessor reg_op:i01 ASAP:15 line:60
Info:  break on reg_op:i20hi21hi22h ASAP:13 line:85
Info: scheduling reg_op:V ASAP:13 line:90
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:11 line:56
Info:  predecessor reg_op:i07 ASAP:12 line:58
Info:  predecessor reg_op:i03 ASAP:13 line:59
Info:  predecessor reg_op:i01 ASAP:15 line:60
Info:  break on reg_op:O ASAP:13 line:95
Info: scheduling reg_op:i20 ASAP:5 line:54
Info:  dependence reg_op:i21 ASAP:4 line:53
Info:  break on reg_op:i15 ASAP:10 line:55
Info: scheduling input:init ASAP:0 line:0
Info: scheduling output:result[16] ASAP:13 line:0
Info:  dependence block_ram:output ASAP:13 line:101
Info: scheduling reg_op:i22 ASAP:3 line:53
Info:  dependence block_ram:input ASAP:1 line:53
Info: scheduling reg_op:i21h ASAP:13 line:68
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:11 line:56
Info:  predecessor reg_op:i07 ASAP:12 line:58
Info:  predecessor reg_op:i03 ASAP:13 line:59
Info:  predecessor reg_op:i01 ASAP:15 line:60
Info:  break on reg_op:i22h ASAP:13 line:69
Info: scheduling reg_op:i18 ASAP:7 line:54
Info:  dependence reg_op:i19 ASAP:6 line:54
Info: scheduling counter:i ASAP:0 line:51
Info:  break on reg_op:i21 ASAP:4 line:53
Info: scheduling reg_op:i00h ASAP:13 line:63
Info:  dependence neg_op_s:i00_neg_op_s ASAP:13 line:0
Info:  predecessor reg_op:i01 ASAP:15 line:60
Info:  break on reg_op:i01h ASAP:13 line:64
Info: scheduling reg_op:i09 ASAP:10 line:57
Info:  dependence reg_op:i10 ASAP:11 line:57
Info: scheduling reg_op:i20h ASAP:13 line:67
Info:  dependence reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:11 line:56
Info:  predecessor reg_op:i07 ASAP:12 line:58
Info:  predecessor reg_op:i03 ASAP:13 line:59
Info:  predecessor reg_op:i01 ASAP:15 line:60
Info:  break on reg_op:i21h ASAP:15 line:68
Info: scheduling reg_op:i05 ASAP:11 line:59
Info:  dependence reg_op:i06 ASAP:12 line:58
Info: scheduling reg_op:i06 ASAP:12 line:58
Info:  dependence reg_op:i07 ASAP:12 line:58
Info: scheduling block_ram:output ASAP:13 line:101
Info:  dependence mux_m_op:Otrunk ASAP:13 line:98
Info:  predecessor reg_op:i01 ASAP:15 line:60
Info: scheduling reg_op:i02h ASAP:13 line:65
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:11 line:56
Info:  predecessor reg_op:i07 ASAP:12 line:58
Info:  predecessor reg_op:i03 ASAP:13 line:59
Info:  predecessor reg_op:i01 ASAP:15 line:60
Info:  break on reg_op:i20h ASAP:15 line:67
Info: scheduling reg_op:i19 ASAP:6 line:54
Info:  dependence reg_op:i20 ASAP:5 line:54
Info: scheduling reg_op:i16 ASAP:9 line:55
Info:  dependence reg_op:i17 ASAP:8 line:55
Info: scheduling reg_op:i00vi10vi20v ASAP:13 line:86
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:11 line:56
Info:  predecessor reg_op:i07 ASAP:12 line:58
Info:  predecessor reg_op:i03 ASAP:13 line:59
Info:  predecessor reg_op:i01 ASAP:15 line:60
Info:  break on reg_op:i02vi12vi22v ASAP:13 line:87
Info: scheduling reg_op:i10v ASAP:13 line:72
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:11 line:56
Info:  predecessor reg_op:i07 ASAP:12 line:58
Info:  predecessor reg_op:i03 ASAP:13 line:59
Info:  predecessor reg_op:i01 ASAP:15 line:60
Info:  break on reg_op:i20v ASAP:13 line:73
Info: scheduling reg_op:i08 ASAP:11 line:58
Info:  dependence reg_op:i09 ASAP:12 line:57
Info: scheduling reg_op:i04 ASAP:12 line:59
Info:  dependence reg_op:i05 ASAP:13 line:59
Info: scheduling reg_op:i07 ASAP:12 line:58
Info:  dependence reg_op:i08 ASAP:13 line:58
Info:  break on reg_op:i03 ASAP:13 line:59
Info: scheduling reg_op:i20hi21h ASAP:13 line:81
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:11 line:56
Info:  predecessor reg_op:i07 ASAP:14 line:58
Info:  predecessor reg_op:i01 ASAP:15 line:60
Info:  break on reg_op:i02vi12v ASAP:13 line:82
Info: scheduling mux_m_op:Otrunk ASAP:13 line:98
Info:  dependence reg_op:O ASAP:13 line:95
Info:  predecessor reg_op:i01 ASAP:15 line:60
Info:  break on block_ram:output ASAP:15 line:101
Info: scheduling reg_op:i02v ASAP:13 line:75
Info:  dependence reg_op:i02 ASAP:14 line:60
Info:  break on reg_op:i12v ASAP:13 line:76
Info: scheduling reg_op:i22h ASAP:13 line:69
Info:  dependence reg_op:i22 ASAP:3 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:11 line:56
Info:  predecessor reg_op:i07 ASAP:14 line:58
Info:  predecessor reg_op:i01 ASAP:15 line:60
Info:  break on reg_op:i00v ASAP:15 line:71
Info: scheduling reg_op:i17 ASAP:8 line:55
Info:  dependence reg_op:i18 ASAP:7 line:54
Info: scheduling reg_op:O ASAP:13 line:95
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:11 line:56
Info:  predecessor reg_op:i07 ASAP:14 line:58
Info:  predecessor reg_op:i01 ASAP:15 line:60
Info:  break on mux_m_op:Otrunk ASAP:15 line:98
Info: scheduling neg_op_s:i00_neg_op_s ASAP:13 line:0
Info:  dependence reg_op:i00 ASAP:14 line:60
Info: scheduling reg_op:H ASAP:13 line:89
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:11 line:56
Info:  predecessor reg_op:i07 ASAP:14 line:58
Info:  predecessor reg_op:i01 ASAP:15 line:60
Info:  break on reg_op:V ASAP:15 line:90
Info: scheduling reg_op:i12v ASAP:13 line:76
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:11 line:56
Info:  predecessor reg_op:i07 ASAP:14 line:58
Info:  predecessor reg_op:i01 ASAP:15 line:60
Info:  break on reg_op:i22v ASAP:13 line:77
Info: scheduling reg_op:i12 ASAP:8 line:56
Info:  dependence reg_op:i13 ASAP:11 line:56
Info: scheduling reg_op:i01h ASAP:13 line:64
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:11 line:56
Info:  predecessor reg_op:i07 ASAP:14 line:58
Info:  predecessor reg_op:i01 ASAP:15 line:60
Info:  break on reg_op:i02h ASAP:15 line:65
Info: scheduling reg_op:i03 ASAP:13 line:59
Info:  dependence reg_op:i04 ASAP:14 line:59
Info:  break on reg_op:i01 ASAP:15 line:60
Info: scheduling reg_op:i00 ASAP:14 line:60
Info:  dependence reg_op:i01 ASAP:15 line:60
Info: scheduling reg_op:i02vi12vi22v ASAP:13 line:87
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:11 line:56
Info:  predecessor reg_op:i07 ASAP:14 line:58
Info:  predecessor reg_op:i03 ASAP:15 line:59
Info:  break on reg_op:H ASAP:15 line:89
Info: scheduling reg_op:i02vi12v ASAP:13 line:82
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:11 line:56
Info:  predecessor reg_op:i07 ASAP:14 line:58
Info:  predecessor reg_op:i03 ASAP:15 line:59
Info:  break on reg_op:i00hi01hi02h ASAP:15 line:84
Info: scheduling const_op:c55[16] ASAP:0 line:0
Info: scheduling reg_op:i14 ASAP:10 line:56
Info:  dependence reg_op:i15 ASAP:10 line:55
Info: scheduling reg_op:i20v ASAP:13 line:73
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:11 line:56
Info:  predecessor reg_op:i07 ASAP:14 line:58
Info:  predecessor reg_op:i03 ASAP:15 line:59
Info:  break on reg_op:i02v ASAP:15 line:75
Info: scheduling const_op:c56[16] ASAP:0 line:0
Info: scheduling reg_op:i00vi10v ASAP:13 line:80
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:11 line:56
Info:  predecessor reg_op:i07 ASAP:14 line:58
Info:  predecessor reg_op:i03 ASAP:15 line:59
Info:  break on reg_op:i20hi21h ASAP:15 line:81
Info: scheduling reg_op:i11 ASAP:9 line:57
Info:  dependence reg_op:i12 ASAP:12 line:56
Info: scheduling reg_op:i00hi01h ASAP:13 line:79
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:11 line:56
Info:  predecessor reg_op:i07 ASAP:14 line:58
Info:  predecessor reg_op:i03 ASAP:15 line:59
Info:  break on reg_op:i00vi10v ASAP:15 line:80
Info: scheduling block_ram:input ASAP:1 line:53
Info:  dependence counter:i ASAP:0 line:51
Info: scheduling reg_op:i21 ASAP:4 line:53
Info:  dependence reg_op:i22 ASAP:3 line:53
Info:  break on reg_op:i20 ASAP:5 line:54
Info: scheduling output:done ASAP:0 line:0
Info: scheduling reg_op:i13 ASAP:11 line:56
Info:  dependence reg_op:i14 ASAP:11 line:56
Info:  break on reg_op:i10 ASAP:11 line:57
Info: scheduling reg_op:i10 ASAP:11 line:57
Info:  dependence reg_op:i11 ASAP:13 line:57
Info:  break on reg_op:i07 ASAP:14 line:58
Info: scheduling const_op:c54[16] ASAP:0 line:0
Info: scheduling reg_op:i02 ASAP:14 line:60
Info:  dependence reg_op:i03 ASAP:15 line:59
Info: scheduling reg_op:i22v ASAP:13 line:77
Info:  dependence reg_op:i22 ASAP:3 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:14 line:57
Info:  predecessor reg_op:i03 ASAP:15 line:59
Info:  break on reg_op:i00hi01h ASAP:15 line:79
Info: scheduling reg_op:i20hi21hi22h ASAP:13 line:85
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:14 line:57
Info:  predecessor reg_op:i03 ASAP:15 line:59
Info:  break on reg_op:i00vi10vi20v ASAP:15 line:86
Info: scheduling reg_op:i01 ASAP:15 line:60
Info:  dependence reg_op:i02 ASAP:16 line:60
Info:  break on reg_op:i00h ASAP:15 line:63
Info: scheduling reg_op:i00v ASAP:15 line:71
Info:  dependence neg_op_s:i00_neg_op_s ASAP:15 line:0
Info:  predecessor reg_op:i01 ASAP:17 line:60
Info:  break on reg_op:i10v ASAP:15 line:72
Info: scheduling reg_op:i15 ASAP:10 line:55
Info:  dependence reg_op:i16 ASAP:9 line:55
Info:  break on reg_op:i13 ASAP:12 line:56
Info: scheduling reg_op:i00hi01hi02h ASAP:15 line:84
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:14 line:57
Info:  predecessor reg_op:i03 ASAP:15 line:59
Info:  predecessor reg_op:i01 ASAP:17 line:60
Info:  break on reg_op:i20hi21hi22h ASAP:15 line:85
Info: scheduling reg_op:V ASAP:15 line:90
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:14 line:57
Info:  predecessor reg_op:i03 ASAP:15 line:59
Info:  predecessor reg_op:i01 ASAP:17 line:60
Info:  break on reg_op:O ASAP:15 line:95
Info: scheduling reg_op:i20 ASAP:5 line:54
Info:  dependence reg_op:i21 ASAP:4 line:53
Info:  break on reg_op:i15 ASAP:10 line:55
Info: scheduling input:init ASAP:0 line:0
Info: scheduling output:result[16] ASAP:15 line:0
Info:  dependence block_ram:output ASAP:15 line:101
Info: scheduling reg_op:i22 ASAP:3 line:53
Info:  dependence block_ram:input ASAP:1 line:53
Info: scheduling reg_op:i21h ASAP:15 line:68
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:14 line:57
Info:  predecessor reg_op:i03 ASAP:15 line:59
Info:  predecessor reg_op:i01 ASAP:17 line:60
Info:  break on reg_op:i22h ASAP:15 line:69
Info: scheduling reg_op:i18 ASAP:7 line:54
Info:  dependence reg_op:i19 ASAP:6 line:54
Info: scheduling counter:i ASAP:0 line:51
Info:  break on reg_op:i21 ASAP:4 line:53
Info: scheduling reg_op:i00h ASAP:15 line:63
Info:  dependence neg_op_s:i00_neg_op_s ASAP:15 line:0
Info:  predecessor reg_op:i01 ASAP:17 line:60
Info:  break on reg_op:i01h ASAP:15 line:64
Info: scheduling reg_op:i09 ASAP:12 line:57
Info:  dependence reg_op:i10 ASAP:14 line:57
Info: scheduling reg_op:i20h ASAP:15 line:67
Info:  dependence reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:14 line:57
Info:  predecessor reg_op:i03 ASAP:15 line:59
Info:  predecessor reg_op:i01 ASAP:17 line:60
Info:  break on reg_op:i21h ASAP:17 line:68
Info: scheduling reg_op:i05 ASAP:13 line:59
Info:  dependence reg_op:i06 ASAP:13 line:58
Info: scheduling reg_op:i06 ASAP:13 line:58
Info:  dependence reg_op:i07 ASAP:14 line:58
Info: scheduling block_ram:output ASAP:15 line:101
Info:  dependence mux_m_op:Otrunk ASAP:15 line:98
Info:  predecessor reg_op:i01 ASAP:17 line:60
Info: scheduling reg_op:i02h ASAP:15 line:65
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:14 line:57
Info:  predecessor reg_op:i03 ASAP:15 line:59
Info:  predecessor reg_op:i01 ASAP:17 line:60
Info:  break on reg_op:i20h ASAP:17 line:67
Info: scheduling reg_op:i19 ASAP:6 line:54
Info:  dependence reg_op:i20 ASAP:5 line:54
Info: scheduling reg_op:i16 ASAP:9 line:55
Info:  dependence reg_op:i17 ASAP:8 line:55
Info: scheduling reg_op:i00vi10vi20v ASAP:15 line:86
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:14 line:57
Info:  predecessor reg_op:i03 ASAP:15 line:59
Info:  predecessor reg_op:i01 ASAP:17 line:60
Info:  break on reg_op:i02vi12vi22v ASAP:15 line:87
Info: scheduling reg_op:i10v ASAP:15 line:72
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:14 line:57
Info:  predecessor reg_op:i03 ASAP:15 line:59
Info:  predecessor reg_op:i01 ASAP:17 line:60
Info:  break on reg_op:i20v ASAP:15 line:73
Info: scheduling reg_op:i08 ASAP:13 line:58
Info:  dependence reg_op:i09 ASAP:15 line:57
Info: scheduling reg_op:i04 ASAP:14 line:59
Info:  dependence reg_op:i05 ASAP:14 line:59
Info: scheduling reg_op:i07 ASAP:14 line:58
Info:  dependence reg_op:i08 ASAP:16 line:58
Info:  break on reg_op:i03 ASAP:15 line:59
Info: scheduling reg_op:i20hi21h ASAP:15 line:81
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:14 line:57
Info:  predecessor reg_op:i07 ASAP:17 line:58
Info:  break on reg_op:i02vi12v ASAP:15 line:82
Info: scheduling mux_m_op:Otrunk ASAP:15 line:98
Info:  dependence reg_op:O ASAP:15 line:95
Info:  predecessor reg_op:i07 ASAP:17 line:58
Info:  break on block_ram:output ASAP:17 line:101
Info: scheduling reg_op:i02v ASAP:15 line:75
Info:  dependence reg_op:i02 ASAP:16 line:60
Info:  break on reg_op:i12v ASAP:15 line:76
Info: scheduling reg_op:i22h ASAP:15 line:69
Info:  dependence reg_op:i22 ASAP:3 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:14 line:57
Info:  predecessor reg_op:i07 ASAP:17 line:58
Info:  break on reg_op:i00v ASAP:17 line:71
Info: scheduling reg_op:i17 ASAP:8 line:55
Info:  dependence reg_op:i18 ASAP:7 line:54
Info: scheduling reg_op:O ASAP:15 line:95
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:14 line:57
Info:  predecessor reg_op:i07 ASAP:17 line:58
Info:  break on mux_m_op:Otrunk ASAP:17 line:98
Info: scheduling neg_op_s:i00_neg_op_s ASAP:15 line:0
Info:  dependence reg_op:i00 ASAP:16 line:60
Info: scheduling reg_op:H ASAP:15 line:89
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:14 line:57
Info:  predecessor reg_op:i07 ASAP:17 line:58
Info:  break on reg_op:V ASAP:17 line:90
Info: scheduling reg_op:i12v ASAP:15 line:76
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:14 line:57
Info:  predecessor reg_op:i07 ASAP:17 line:58
Info:  break on reg_op:i22v ASAP:15 line:77
Info: scheduling reg_op:i12 ASAP:12 line:56
Info:  dependence reg_op:i13 ASAP:12 line:56
Info: scheduling reg_op:i01h ASAP:15 line:64
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:14 line:57
Info:  predecessor reg_op:i07 ASAP:17 line:58
Info:  break on reg_op:i02h ASAP:17 line:65
Info: scheduling reg_op:i03 ASAP:15 line:59
Info:  dependence reg_op:i04 ASAP:15 line:59
Info:  predecessor reg_op:i07 ASAP:17 line:58
Info:  break on reg_op:i01 ASAP:17 line:60
Info: scheduling reg_op:i00 ASAP:16 line:60
Info:  dependence reg_op:i01 ASAP:17 line:60
Info: scheduling reg_op:i02vi12vi22v ASAP:15 line:87
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:14 line:57
Info:  predecessor reg_op:i07 ASAP:17 line:58
Info:  break on reg_op:H ASAP:17 line:89
Info: scheduling reg_op:i02vi12v ASAP:15 line:82
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:14 line:57
Info:  predecessor reg_op:i07 ASAP:17 line:58
Info:  break on reg_op:i00hi01hi02h ASAP:17 line:84
Info: scheduling const_op:c55[16] ASAP:0 line:0
Info: scheduling reg_op:i14 ASAP:11 line:56
Info:  dependence reg_op:i15 ASAP:10 line:55
Info: scheduling reg_op:i20v ASAP:15 line:73
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:14 line:57
Info:  predecessor reg_op:i07 ASAP:17 line:58
Info:  break on reg_op:i02v ASAP:17 line:75
Info: scheduling const_op:c56[16] ASAP:0 line:0
Info: scheduling reg_op:i00vi10v ASAP:15 line:80
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:14 line:57
Info:  predecessor reg_op:i07 ASAP:17 line:58
Info:  break on reg_op:i20hi21h ASAP:17 line:81
Info: scheduling reg_op:i11 ASAP:13 line:57
Info:  dependence reg_op:i12 ASAP:13 line:56
Info: scheduling reg_op:i00hi01h ASAP:15 line:79
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:14 line:57
Info:  predecessor reg_op:i07 ASAP:17 line:58
Info:  break on reg_op:i00vi10v ASAP:17 line:80
Info: scheduling block_ram:input ASAP:1 line:53
Info:  dependence counter:i ASAP:0 line:51
Info: scheduling reg_op:i21 ASAP:4 line:53
Info:  dependence reg_op:i22 ASAP:3 line:53
Info:  break on reg_op:i20 ASAP:5 line:54
Info: scheduling output:done ASAP:0 line:0
Info: scheduling reg_op:i13 ASAP:12 line:56
Info:  dependence reg_op:i14 ASAP:11 line:56
Info:  break on reg_op:i10 ASAP:14 line:57
Info: scheduling reg_op:i10 ASAP:14 line:57
Info:  dependence reg_op:i11 ASAP:14 line:57
Info:  break on reg_op:i07 ASAP:17 line:58
Info: scheduling const_op:c54[16] ASAP:0 line:0
Info: scheduling reg_op:i02 ASAP:16 line:60
Info:  dependence reg_op:i03 ASAP:17 line:59
Info: scheduling reg_op:i22v ASAP:15 line:77
Info:  dependence reg_op:i22 ASAP:3 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:17 line:58
Info:  break on reg_op:i00hi01h ASAP:17 line:79
Info: scheduling reg_op:i20hi21hi22h ASAP:15 line:85
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:17 line:58
Info:  break on reg_op:i00vi10vi20v ASAP:17 line:86
Info: scheduling reg_op:i01 ASAP:17 line:60
Info:  dependence reg_op:i02 ASAP:18 line:60
Info:  break on reg_op:i00h ASAP:17 line:63
Info: scheduling reg_op:i00v ASAP:17 line:71
Info:  dependence neg_op_s:i00_neg_op_s ASAP:17 line:0
Info:  predecessor reg_op:i01 ASAP:19 line:60
Info:  break on reg_op:i10v ASAP:17 line:72
Info: scheduling reg_op:i15 ASAP:10 line:55
Info:  dependence reg_op:i16 ASAP:9 line:55
Info:  break on reg_op:i13 ASAP:12 line:56
Info: scheduling reg_op:i00hi01hi02h ASAP:17 line:84
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:17 line:58
Info:  predecessor reg_op:i01 ASAP:19 line:60
Info:  break on reg_op:i20hi21hi22h ASAP:17 line:85
Info: scheduling reg_op:V ASAP:17 line:90
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:17 line:58
Info:  predecessor reg_op:i01 ASAP:19 line:60
Info:  break on reg_op:O ASAP:17 line:95
Info: scheduling reg_op:i20 ASAP:5 line:54
Info:  dependence reg_op:i21 ASAP:4 line:53
Info:  break on reg_op:i15 ASAP:10 line:55
Info: scheduling input:init ASAP:0 line:0
Info: scheduling output:result[16] ASAP:17 line:0
Info:  dependence block_ram:output ASAP:17 line:101
Info: scheduling reg_op:i22 ASAP:3 line:53
Info:  dependence block_ram:input ASAP:1 line:53
Info: scheduling reg_op:i21h ASAP:17 line:68
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:17 line:58
Info:  predecessor reg_op:i01 ASAP:19 line:60
Info:  break on reg_op:i22h ASAP:17 line:69
Info: scheduling reg_op:i18 ASAP:7 line:54
Info:  dependence reg_op:i19 ASAP:6 line:54
Info: scheduling counter:i ASAP:0 line:51
Info:  break on reg_op:i21 ASAP:4 line:53
Info: scheduling reg_op:i00h ASAP:17 line:63
Info:  dependence neg_op_s:i00_neg_op_s ASAP:17 line:0
Info:  predecessor reg_op:i01 ASAP:19 line:60
Info:  break on reg_op:i01h ASAP:17 line:64
Info: scheduling reg_op:i09 ASAP:15 line:57
Info:  dependence reg_op:i10 ASAP:15 line:57
Info: scheduling reg_op:i20h ASAP:17 line:67
Info:  dependence reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:17 line:58
Info:  predecessor reg_op:i01 ASAP:19 line:60
Info:  break on reg_op:i21h ASAP:19 line:68
Info: scheduling reg_op:i05 ASAP:14 line:59
Info:  dependence reg_op:i06 ASAP:15 line:58
Info: scheduling reg_op:i06 ASAP:15 line:58
Info:  dependence reg_op:i07 ASAP:17 line:58
Info: scheduling block_ram:output ASAP:17 line:101
Info:  dependence mux_m_op:Otrunk ASAP:17 line:98
Info:  predecessor reg_op:i01 ASAP:19 line:60
Info: scheduling reg_op:i02h ASAP:17 line:65
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:17 line:58
Info:  predecessor reg_op:i01 ASAP:19 line:60
Info:  break on reg_op:i20h ASAP:19 line:67
Info: scheduling reg_op:i19 ASAP:6 line:54
Info:  dependence reg_op:i20 ASAP:5 line:54
Info: scheduling reg_op:i16 ASAP:9 line:55
Info:  dependence reg_op:i17 ASAP:8 line:55
Info: scheduling reg_op:i00vi10vi20v ASAP:17 line:86
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:17 line:58
Info:  predecessor reg_op:i01 ASAP:19 line:60
Info:  break on reg_op:i02vi12vi22v ASAP:17 line:87
Info: scheduling reg_op:i10v ASAP:17 line:72
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:17 line:58
Info:  predecessor reg_op:i01 ASAP:19 line:60
Info:  break on reg_op:i20v ASAP:17 line:73
Info: scheduling reg_op:i08 ASAP:16 line:58
Info:  dependence reg_op:i09 ASAP:16 line:57
Info: scheduling reg_op:i04 ASAP:15 line:59
Info:  dependence reg_op:i05 ASAP:16 line:59
Info: scheduling reg_op:i07 ASAP:17 line:58
Info:  dependence reg_op:i08 ASAP:17 line:58
Info:  break on reg_op:i03 ASAP:17 line:59
Info: scheduling reg_op:i20hi21h ASAP:17 line:81
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i01 ASAP:19 line:60
Info:  break on reg_op:i02vi12v ASAP:17 line:82
Info: scheduling mux_m_op:Otrunk ASAP:17 line:98
Info:  dependence reg_op:O ASAP:17 line:95
Info:  predecessor reg_op:i01 ASAP:19 line:60
Info:  break on block_ram:output ASAP:19 line:101
Info: scheduling reg_op:i02v ASAP:17 line:75
Info:  dependence reg_op:i02 ASAP:18 line:60
Info:  break on reg_op:i12v ASAP:17 line:76
Info: scheduling reg_op:i22h ASAP:17 line:69
Info:  dependence reg_op:i22 ASAP:3 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i01 ASAP:19 line:60
Info:  break on reg_op:i00v ASAP:19 line:71
Info: scheduling reg_op:i17 ASAP:8 line:55
Info:  dependence reg_op:i18 ASAP:7 line:54
Info: scheduling reg_op:O ASAP:17 line:95
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i01 ASAP:19 line:60
Info:  break on mux_m_op:Otrunk ASAP:19 line:98
Info: scheduling neg_op_s:i00_neg_op_s ASAP:17 line:0
Info:  dependence reg_op:i00 ASAP:18 line:60
Info: scheduling reg_op:H ASAP:17 line:89
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i01 ASAP:19 line:60
Info:  break on reg_op:V ASAP:19 line:90
Info: scheduling reg_op:i12v ASAP:17 line:76
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i01 ASAP:19 line:60
Info:  break on reg_op:i22v ASAP:17 line:77
Info: scheduling reg_op:i12 ASAP:13 line:56
Info:  dependence reg_op:i13 ASAP:12 line:56
Info: scheduling reg_op:i01h ASAP:17 line:64
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i01 ASAP:19 line:60
Info:  break on reg_op:i02h ASAP:19 line:65
Info: scheduling reg_op:i03 ASAP:17 line:59
Info:  dependence reg_op:i04 ASAP:17 line:59
Info:  break on reg_op:i01 ASAP:19 line:60
Info: scheduling reg_op:i00 ASAP:18 line:60
Info:  dependence reg_op:i01 ASAP:19 line:60
Info: scheduling reg_op:i02vi12vi22v ASAP:17 line:87
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i01 ASAP:19 line:60
Info:  break on reg_op:H ASAP:19 line:89
Info: scheduling reg_op:i02vi12v ASAP:17 line:82
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i01 ASAP:19 line:60
Info:  break on reg_op:i00hi01hi02h ASAP:19 line:84
Info: scheduling const_op:c55[16] ASAP:0 line:0
Info: scheduling reg_op:i14 ASAP:11 line:56
Info:  dependence reg_op:i15 ASAP:10 line:55
Info: scheduling reg_op:i20v ASAP:17 line:73
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i01 ASAP:19 line:60
Info:  break on reg_op:i02v ASAP:19 line:75
Info: scheduling const_op:c56[16] ASAP:0 line:0
Info: scheduling reg_op:i00vi10v ASAP:17 line:80
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i01 ASAP:19 line:60
Info:  break on reg_op:i20hi21h ASAP:19 line:81
Info: scheduling reg_op:i11 ASAP:14 line:57
Info:  dependence reg_op:i12 ASAP:13 line:56
Info: scheduling reg_op:i00hi01h ASAP:17 line:79
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i01 ASAP:19 line:60
Info:  break on reg_op:i00vi10v ASAP:19 line:80
Info: scheduling block_ram:input ASAP:1 line:53
Info:  dependence counter:i ASAP:0 line:51
Info: scheduling reg_op:i21 ASAP:4 line:53
Info:  dependence reg_op:i22 ASAP:3 line:53
Info:  break on reg_op:i20 ASAP:5 line:54
Info: scheduling output:done ASAP:0 line:0
Info: scheduling reg_op:i13 ASAP:12 line:56
Info:  dependence reg_op:i14 ASAP:11 line:56
Info:  break on reg_op:i10 ASAP:15 line:57
Info: scheduling reg_op:i10 ASAP:15 line:57
Info:  dependence reg_op:i11 ASAP:14 line:57
Info:  break on reg_op:i07 ASAP:18 line:58
Info: scheduling const_op:c54[16] ASAP:0 line:0
Info: scheduling reg_op:i02 ASAP:18 line:60
Info:  dependence reg_op:i03 ASAP:18 line:59
Info: scheduling reg_op:i22v ASAP:17 line:77
Info:  dependence reg_op:i22 ASAP:3 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i01 ASAP:19 line:60
Info:  break on reg_op:i00hi01h ASAP:19 line:79
Info: scheduling reg_op:i20hi21hi22h ASAP:17 line:85
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i01 ASAP:19 line:60
Info:  break on reg_op:i00vi10vi20v ASAP:19 line:86
Info: scheduling reg_op:i01 ASAP:19 line:60
Info:  dependence reg_op:i02 ASAP:19 line:60
Info:  break on reg_op:i00h ASAP:19 line:63
Info: scheduling reg_op:i00v ASAP:19 line:71
Info:  dependence neg_op_s:i00_neg_op_s ASAP:19 line:0
Info:  predecessor reg_op:i01 ASAP:20 line:60
Info:  break on reg_op:i10v ASAP:19 line:72
Info: scheduling reg_op:i15 ASAP:10 line:55
Info:  dependence reg_op:i16 ASAP:9 line:55
Info:  break on reg_op:i13 ASAP:12 line:56
Info: scheduling reg_op:i00hi01hi02h ASAP:19 line:84
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i01 ASAP:20 line:60
Info:  break on reg_op:i20hi21hi22h ASAP:19 line:85
Info: scheduling reg_op:V ASAP:19 line:90
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i01 ASAP:20 line:60
Info:  break on reg_op:O ASAP:19 line:95
Info: scheduling reg_op:i20 ASAP:5 line:54
Info:  dependence reg_op:i21 ASAP:4 line:53
Info:  break on reg_op:i15 ASAP:10 line:55
Info: scheduling input:init ASAP:0 line:0
Info: scheduling output:result[16] ASAP:19 line:0
Info:  dependence block_ram:output ASAP:19 line:101
Info: scheduling reg_op:i22 ASAP:3 line:53
Info:  dependence block_ram:input ASAP:1 line:53
Info: scheduling reg_op:i21h ASAP:19 line:68
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i01 ASAP:20 line:60
Info:  break on reg_op:i22h ASAP:19 line:69
Info: scheduling reg_op:i18 ASAP:7 line:54
Info:  dependence reg_op:i19 ASAP:6 line:54
Info: scheduling counter:i ASAP:0 line:51
Info:  break on reg_op:i21 ASAP:4 line:53
Info: scheduling reg_op:i00h ASAP:19 line:63
Info:  dependence neg_op_s:i00_neg_op_s ASAP:19 line:0
Info:  predecessor reg_op:i01 ASAP:20 line:60
Info:  break on reg_op:i01h ASAP:19 line:64
Info: scheduling reg_op:i09 ASAP:16 line:57
Info:  dependence reg_op:i10 ASAP:15 line:57
Info: scheduling reg_op:i20h ASAP:19 line:67
Info:  dependence reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i01 ASAP:20 line:60
Info:  break on reg_op:i21h ASAP:20 line:68
Info: scheduling reg_op:i05 ASAP:16 line:59
Info:  dependence reg_op:i06 ASAP:18 line:58
Info: scheduling reg_op:i06 ASAP:18 line:58
Info:  dependence reg_op:i07 ASAP:18 line:58
Info: scheduling block_ram:output ASAP:19 line:101
Info:  dependence mux_m_op:Otrunk ASAP:19 line:98
Info:  predecessor reg_op:i01 ASAP:20 line:60
Info: scheduling reg_op:i02h ASAP:19 line:65
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i01 ASAP:20 line:60
Info:  break on reg_op:i20h ASAP:20 line:67
Info: scheduling reg_op:i19 ASAP:6 line:54
Info:  dependence reg_op:i20 ASAP:5 line:54
Info: scheduling reg_op:i16 ASAP:9 line:55
Info:  dependence reg_op:i17 ASAP:8 line:55
Info: scheduling reg_op:i00vi10vi20v ASAP:19 line:86
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i01 ASAP:20 line:60
Info:  break on reg_op:i02vi12vi22v ASAP:19 line:87
Info: scheduling reg_op:i10v ASAP:19 line:72
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i01 ASAP:20 line:60
Info:  break on reg_op:i20v ASAP:19 line:73
Info: scheduling reg_op:i08 ASAP:17 line:58
Info:  dependence reg_op:i09 ASAP:16 line:57
Info: scheduling reg_op:i04 ASAP:17 line:59
Info:  dependence reg_op:i05 ASAP:19 line:59
Info: scheduling reg_op:i07 ASAP:18 line:58
Info:  dependence reg_op:i08 ASAP:17 line:58
Info:  break on reg_op:i03 ASAP:18 line:59
Info: scheduling reg_op:i20hi21h ASAP:19 line:81
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i01 ASAP:20 line:60
Info:  break on reg_op:i02vi12v ASAP:19 line:82
Info: scheduling mux_m_op:Otrunk ASAP:19 line:98
Info:  dependence reg_op:O ASAP:19 line:95
Info:  break on block_ram:output ASAP:20 line:101
Info: scheduling reg_op:i02v ASAP:19 line:75
Info:  dependence reg_op:i02 ASAP:19 line:60
Info:  break on reg_op:i12v ASAP:19 line:76
Info: scheduling reg_op:i22h ASAP:19 line:69
Info:  dependence reg_op:i22 ASAP:3 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i01 ASAP:20 line:60
Info:  break on reg_op:i00v ASAP:20 line:71
Info: scheduling reg_op:i17 ASAP:8 line:55
Info:  dependence reg_op:i18 ASAP:7 line:54
Info: scheduling reg_op:O ASAP:19 line:95
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i01 ASAP:20 line:60
Info:  break on mux_m_op:Otrunk ASAP:20 line:98
Info: scheduling neg_op_s:i00_neg_op_s ASAP:19 line:0
Info:  dependence reg_op:i00 ASAP:20 line:60
Info: scheduling reg_op:H ASAP:19 line:89
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i01 ASAP:20 line:60
Info:  break on reg_op:V ASAP:20 line:90
Info: scheduling reg_op:i12v ASAP:19 line:76
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i01 ASAP:20 line:60
Info:  break on reg_op:i22v ASAP:19 line:77
Info: scheduling reg_op:i12 ASAP:13 line:56
Info:  dependence reg_op:i13 ASAP:12 line:56
Info: scheduling reg_op:i01h ASAP:19 line:64
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i01 ASAP:20 line:60
Info:  break on reg_op:i02h ASAP:20 line:65
Info: scheduling reg_op:i03 ASAP:18 line:59
Info:  dependence reg_op:i04 ASAP:20 line:59
Info:  break on reg_op:i01 ASAP:20 line:60
Info: scheduling reg_op:i00 ASAP:20 line:60
Info:  dependence reg_op:i01 ASAP:20 line:60
Info: scheduling reg_op:i02vi12vi22v ASAP:19 line:87
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:21 line:59
Info:  break on reg_op:H ASAP:20 line:89
Info: scheduling reg_op:i02vi12v ASAP:19 line:82
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:21 line:59
Info:  break on reg_op:i00hi01hi02h ASAP:20 line:84
Info: scheduling const_op:c55[16] ASAP:0 line:0
Info: scheduling reg_op:i14 ASAP:11 line:56
Info:  dependence reg_op:i15 ASAP:10 line:55
Info: scheduling reg_op:i20v ASAP:19 line:73
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:21 line:59
Info:  break on reg_op:i02v ASAP:20 line:75
Info: scheduling const_op:c56[16] ASAP:0 line:0
Info: scheduling reg_op:i00vi10v ASAP:19 line:80
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:21 line:59
Info:  break on reg_op:i20hi21h ASAP:20 line:81
Info: scheduling reg_op:i11 ASAP:14 line:57
Info:  dependence reg_op:i12 ASAP:13 line:56
Info: scheduling reg_op:i00hi01h ASAP:19 line:79
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:21 line:59
Info:  break on reg_op:i00vi10v ASAP:21 line:80
Info: scheduling block_ram:input ASAP:1 line:53
Info:  dependence counter:i ASAP:0 line:51
Info: scheduling reg_op:i21 ASAP:4 line:53
Info:  dependence reg_op:i22 ASAP:3 line:53
Info:  break on reg_op:i20 ASAP:5 line:54
Info: scheduling output:done ASAP:0 line:0
Info: scheduling reg_op:i13 ASAP:12 line:56
Info:  dependence reg_op:i14 ASAP:11 line:56
Info:  break on reg_op:i10 ASAP:15 line:57
Info: scheduling reg_op:i10 ASAP:15 line:57
Info:  dependence reg_op:i11 ASAP:14 line:57
Info:  break on reg_op:i07 ASAP:18 line:58
Info: scheduling const_op:c54[16] ASAP:0 line:0
Info: scheduling reg_op:i02 ASAP:19 line:60
Info:  dependence reg_op:i03 ASAP:21 line:59
Info: scheduling reg_op:i22v ASAP:19 line:77
Info:  dependence reg_op:i22 ASAP:3 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:21 line:59
Info:  break on reg_op:i00hi01h ASAP:21 line:79
Info: scheduling reg_op:i20hi21hi22h ASAP:19 line:85
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:21 line:59
Info:  break on reg_op:i00vi10vi20v ASAP:20 line:86
Info: scheduling reg_op:i01 ASAP:20 line:60
Info:  dependence reg_op:i02 ASAP:22 line:60
Info:  break on reg_op:i00h ASAP:20 line:63
Info: scheduling reg_op:i00v ASAP:20 line:71
Info:  dependence neg_op_s:i00_neg_op_s ASAP:21 line:0
Info:  predecessor reg_op:i01 ASAP:23 line:60
Info:  break on reg_op:i10v ASAP:20 line:72
Info: scheduling reg_op:i15 ASAP:10 line:55
Info:  dependence reg_op:i16 ASAP:9 line:55
Info:  break on reg_op:i13 ASAP:12 line:56
Info: scheduling reg_op:i00hi01hi02h ASAP:20 line:84
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:21 line:59
Info:  predecessor reg_op:i01 ASAP:23 line:60
Info:  break on reg_op:i20hi21hi22h ASAP:21 line:85
Info: scheduling reg_op:V ASAP:20 line:90
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:21 line:59
Info:  predecessor reg_op:i01 ASAP:23 line:60
Info:  break on reg_op:O ASAP:20 line:95
Info: scheduling reg_op:i20 ASAP:5 line:54
Info:  dependence reg_op:i21 ASAP:4 line:53
Info:  break on reg_op:i15 ASAP:10 line:55
Info: scheduling input:init ASAP:0 line:0
Info: scheduling output:result[16] ASAP:21 line:0
Info:  dependence block_ram:output ASAP:20 line:101
Info: scheduling reg_op:i22 ASAP:3 line:53
Info:  dependence block_ram:input ASAP:1 line:53
Info: scheduling reg_op:i21h ASAP:20 line:68
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:21 line:59
Info:  predecessor reg_op:i01 ASAP:23 line:60
Info:  break on reg_op:i22h ASAP:20 line:69
Info: scheduling reg_op:i18 ASAP:7 line:54
Info:  dependence reg_op:i19 ASAP:6 line:54
Info: scheduling counter:i ASAP:0 line:51
Info:  break on reg_op:i21 ASAP:4 line:53
Info: scheduling reg_op:i00h ASAP:20 line:63
Info:  dependence neg_op_s:i00_neg_op_s ASAP:21 line:0
Info:  predecessor reg_op:i01 ASAP:23 line:60
Info:  break on reg_op:i01h ASAP:20 line:64
Info: scheduling reg_op:i09 ASAP:16 line:57
Info:  dependence reg_op:i10 ASAP:15 line:57
Info: scheduling reg_op:i20h ASAP:20 line:67
Info:  dependence reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:21 line:59
Info:  predecessor reg_op:i01 ASAP:23 line:60
Info:  break on reg_op:i21h ASAP:23 line:68
Info: scheduling reg_op:i05 ASAP:19 line:59
Info:  dependence reg_op:i06 ASAP:19 line:58
Info: scheduling reg_op:i06 ASAP:19 line:58
Info:  dependence reg_op:i07 ASAP:18 line:58
Info: scheduling block_ram:output ASAP:20 line:101
Info:  dependence mux_m_op:Otrunk ASAP:20 line:98
Info:  predecessor reg_op:i03 ASAP:21 line:59
Info:  predecessor reg_op:i01 ASAP:23 line:60
Info: scheduling reg_op:i02h ASAP:20 line:65
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:21 line:59
Info:  predecessor reg_op:i01 ASAP:23 line:60
Info:  break on reg_op:i20h ASAP:23 line:67
Info: scheduling reg_op:i19 ASAP:6 line:54
Info:  dependence reg_op:i20 ASAP:5 line:54
Info: scheduling reg_op:i16 ASAP:9 line:55
Info:  dependence reg_op:i17 ASAP:8 line:55
Info: scheduling reg_op:i00vi10vi20v ASAP:20 line:86
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:21 line:59
Info:  predecessor reg_op:i01 ASAP:23 line:60
Info:  break on reg_op:i02vi12vi22v ASAP:21 line:87
Info: scheduling reg_op:i10v ASAP:20 line:72
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:21 line:59
Info:  predecessor reg_op:i01 ASAP:23 line:60
Info:  break on reg_op:i20v ASAP:21 line:73
Info: scheduling reg_op:i08 ASAP:17 line:58
Info:  dependence reg_op:i09 ASAP:16 line:57
Info: scheduling reg_op:i04 ASAP:20 line:59
Info:  dependence reg_op:i05 ASAP:20 line:59
Info: scheduling reg_op:i07 ASAP:18 line:58
Info:  dependence reg_op:i08 ASAP:17 line:58
Info:  break on reg_op:i03 ASAP:21 line:59
Info: scheduling reg_op:i20hi21h ASAP:20 line:81
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:21 line:59
Info:  predecessor reg_op:i01 ASAP:23 line:60
Info:  break on reg_op:i02vi12v ASAP:21 line:82
Info: scheduling mux_m_op:Otrunk ASAP:20 line:98
Info:  dependence reg_op:O ASAP:20 line:95
Info:  predecessor reg_op:i01 ASAP:23 line:60
Info:  break on block_ram:output ASAP:23 line:101
Info: scheduling reg_op:i02v ASAP:20 line:75
Info:  dependence reg_op:i02 ASAP:22 line:60
Info:  break on reg_op:i12v ASAP:20 line:76
Info: scheduling reg_op:i22h ASAP:20 line:69
Info:  dependence reg_op:i22 ASAP:3 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:21 line:59
Info:  predecessor reg_op:i01 ASAP:23 line:60
Info:  break on reg_op:i00v ASAP:23 line:71
Info: scheduling reg_op:i17 ASAP:8 line:55
Info:  dependence reg_op:i18 ASAP:7 line:54
Info: scheduling reg_op:O ASAP:20 line:95
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:21 line:59
Info:  predecessor reg_op:i01 ASAP:23 line:60
Info:  break on mux_m_op:Otrunk ASAP:23 line:98
Info: scheduling neg_op_s:i00_neg_op_s ASAP:21 line:0
Info:  dependence reg_op:i00 ASAP:21 line:60
Info: scheduling reg_op:H ASAP:20 line:89
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:21 line:59
Info:  predecessor reg_op:i01 ASAP:23 line:60
Info:  break on reg_op:V ASAP:23 line:90
Info: scheduling reg_op:i12v ASAP:20 line:76
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:21 line:59
Info:  predecessor reg_op:i01 ASAP:23 line:60
Info:  break on reg_op:i22v ASAP:21 line:77
Info: scheduling reg_op:i12 ASAP:13 line:56
Info:  dependence reg_op:i13 ASAP:12 line:56
Info: scheduling reg_op:i01h ASAP:20 line:64
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:21 line:59
Info:  predecessor reg_op:i01 ASAP:23 line:60
Info:  break on reg_op:i02h ASAP:23 line:65
Info: scheduling reg_op:i03 ASAP:21 line:59
Info:  dependence reg_op:i04 ASAP:21 line:59
Info:  break on reg_op:i01 ASAP:23 line:60
Info: scheduling reg_op:i00 ASAP:21 line:60
Info:  dependence reg_op:i01 ASAP:23 line:60
Info: scheduling reg_op:i02vi12vi22v ASAP:21 line:87
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:23 line:60
Info:  break on reg_op:H ASAP:23 line:89
Info: scheduling reg_op:i02vi12v ASAP:21 line:82
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:23 line:60
Info:  break on reg_op:i00hi01hi02h ASAP:23 line:84
Info: scheduling const_op:c55[16] ASAP:0 line:0
Info: scheduling reg_op:i14 ASAP:11 line:56
Info:  dependence reg_op:i15 ASAP:10 line:55
Info: scheduling reg_op:i20v ASAP:21 line:73
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:23 line:60
Info:  break on reg_op:i02v ASAP:23 line:75
Info: scheduling const_op:c56[16] ASAP:0 line:0
Info: scheduling reg_op:i00vi10v ASAP:21 line:80
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:23 line:60
Info:  break on reg_op:i20hi21h ASAP:23 line:81
Info: scheduling reg_op:i11 ASAP:14 line:57
Info:  dependence reg_op:i12 ASAP:13 line:56
Info: scheduling reg_op:i00hi01h ASAP:21 line:79
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:23 line:60
Info:  break on reg_op:i00vi10v ASAP:23 line:80
Info: scheduling block_ram:input ASAP:1 line:53
Info:  dependence counter:i ASAP:0 line:51
Info: scheduling reg_op:i21 ASAP:4 line:53
Info:  dependence reg_op:i22 ASAP:3 line:53
Info:  break on reg_op:i20 ASAP:5 line:54
Info: scheduling output:done ASAP:0 line:0
Info: scheduling reg_op:i13 ASAP:12 line:56
Info:  dependence reg_op:i14 ASAP:11 line:56
Info:  break on reg_op:i10 ASAP:15 line:57
Info: scheduling reg_op:i10 ASAP:15 line:57
Info:  dependence reg_op:i11 ASAP:14 line:57
Info:  break on reg_op:i07 ASAP:18 line:58
Info: scheduling const_op:c54[16] ASAP:0 line:0
Info: scheduling reg_op:i02 ASAP:22 line:60
Info:  dependence reg_op:i03 ASAP:22 line:59
Info: scheduling reg_op:i22v ASAP:21 line:77
Info:  dependence reg_op:i22 ASAP:3 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:23 line:60
Info:  break on reg_op:i00hi01h ASAP:23 line:79
Info: scheduling reg_op:i20hi21hi22h ASAP:21 line:85
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:23 line:60
Info:  break on reg_op:i00vi10vi20v ASAP:23 line:86
Info: scheduling reg_op:i01 ASAP:23 line:60
Info:  dependence reg_op:i02 ASAP:23 line:60
Info:  break on reg_op:i00h ASAP:23 line:63
Info: scheduling reg_op:i00v ASAP:23 line:71
Info:  dependence neg_op_s:i00_neg_op_s ASAP:22 line:0
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  break on reg_op:i10v ASAP:23 line:72
Info: scheduling reg_op:i15 ASAP:10 line:55
Info:  dependence reg_op:i16 ASAP:9 line:55
Info:  break on reg_op:i13 ASAP:12 line:56
Info: scheduling reg_op:i00hi01hi02h ASAP:23 line:84
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  break on reg_op:i20hi21hi22h ASAP:23 line:85
Info: scheduling reg_op:V ASAP:23 line:90
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  break on reg_op:O ASAP:23 line:95
Info: scheduling reg_op:i20 ASAP:5 line:54
Info:  dependence reg_op:i21 ASAP:4 line:53
Info:  break on reg_op:i15 ASAP:10 line:55
Info: scheduling input:init ASAP:0 line:0
Info: scheduling output:result[16] ASAP:22 line:0
Info:  dependence block_ram:output ASAP:23 line:101
Info: scheduling reg_op:i22 ASAP:3 line:53
Info:  dependence block_ram:input ASAP:1 line:53
Info: scheduling reg_op:i21h ASAP:23 line:68
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  break on reg_op:i22h ASAP:23 line:69
Info: scheduling reg_op:i18 ASAP:7 line:54
Info:  dependence reg_op:i19 ASAP:6 line:54
Info: scheduling counter:i ASAP:0 line:51
Info:  break on reg_op:i21 ASAP:4 line:53
Info: scheduling reg_op:i00h ASAP:23 line:63
Info:  dependence neg_op_s:i00_neg_op_s ASAP:22 line:0
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  break on reg_op:i01h ASAP:23 line:64
Info: scheduling reg_op:i09 ASAP:16 line:57
Info:  dependence reg_op:i10 ASAP:15 line:57
Info: scheduling reg_op:i20h ASAP:23 line:67
Info:  dependence reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  break on reg_op:i21h ASAP:24 line:68
Info: scheduling reg_op:i05 ASAP:20 line:59
Info:  dependence reg_op:i06 ASAP:19 line:58
Info: scheduling reg_op:i06 ASAP:19 line:58
Info:  dependence reg_op:i07 ASAP:18 line:58
Info: scheduling block_ram:output ASAP:23 line:101
Info:  dependence mux_m_op:Otrunk ASAP:23 line:98
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info: scheduling reg_op:i02h ASAP:23 line:65
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  break on reg_op:i20h ASAP:24 line:67
Info: scheduling reg_op:i19 ASAP:6 line:54
Info:  dependence reg_op:i20 ASAP:5 line:54
Info: scheduling reg_op:i16 ASAP:9 line:55
Info:  dependence reg_op:i17 ASAP:8 line:55
Info: scheduling reg_op:i00vi10vi20v ASAP:23 line:86
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  break on reg_op:i02vi12vi22v ASAP:23 line:87
Info: scheduling reg_op:i10v ASAP:23 line:72
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  break on reg_op:i20v ASAP:23 line:73
Info: scheduling reg_op:i08 ASAP:17 line:58
Info:  dependence reg_op:i09 ASAP:16 line:57
Info: scheduling reg_op:i04 ASAP:21 line:59
Info:  dependence reg_op:i05 ASAP:20 line:59
Info: scheduling reg_op:i07 ASAP:18 line:58
Info:  dependence reg_op:i08 ASAP:17 line:58
Info:  break on reg_op:i03 ASAP:22 line:59
Info: scheduling reg_op:i20hi21h ASAP:23 line:81
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  break on reg_op:i02vi12v ASAP:23 line:82
Info: scheduling mux_m_op:Otrunk ASAP:23 line:98
Info:  dependence reg_op:O ASAP:23 line:95
Info:  break on block_ram:output ASAP:24 line:101
Info: scheduling reg_op:i02v ASAP:23 line:75
Info:  dependence reg_op:i02 ASAP:23 line:60
Info:  break on reg_op:i12v ASAP:23 line:76
Info: scheduling reg_op:i22h ASAP:23 line:69
Info:  dependence reg_op:i22 ASAP:3 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  break on reg_op:i00v ASAP:24 line:71
Info: scheduling reg_op:i17 ASAP:8 line:55
Info:  dependence reg_op:i18 ASAP:7 line:54
Info: scheduling reg_op:O ASAP:23 line:95
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  break on mux_m_op:Otrunk ASAP:24 line:98
Info: scheduling neg_op_s:i00_neg_op_s ASAP:22 line:0
Info:  dependence reg_op:i00 ASAP:24 line:60
Info: scheduling reg_op:H ASAP:23 line:89
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  break on reg_op:V ASAP:24 line:90
Info: scheduling reg_op:i12v ASAP:23 line:76
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  break on reg_op:i22v ASAP:23 line:77
Info: scheduling reg_op:i12 ASAP:13 line:56
Info:  dependence reg_op:i13 ASAP:12 line:56
Info: scheduling reg_op:i01h ASAP:23 line:64
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  break on reg_op:i02h ASAP:24 line:65
Info: scheduling reg_op:i03 ASAP:22 line:59
Info:  dependence reg_op:i04 ASAP:21 line:59
Info:  break on reg_op:i01 ASAP:24 line:60
Info: scheduling reg_op:i00 ASAP:24 line:60
Info:  dependence reg_op:i01 ASAP:24 line:60
Info: scheduling reg_op:i02vi12vi22v ASAP:23 line:87
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  break on reg_op:H ASAP:24 line:89
Info: scheduling reg_op:i02vi12v ASAP:23 line:82
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  break on reg_op:i00hi01hi02h ASAP:24 line:84
Info: scheduling const_op:c55[16] ASAP:0 line:0
Info: scheduling reg_op:i14 ASAP:11 line:56
Info:  dependence reg_op:i15 ASAP:10 line:55
Info: scheduling reg_op:i20v ASAP:23 line:73
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  break on reg_op:i02v ASAP:24 line:75
Info: scheduling const_op:c56[16] ASAP:0 line:0
Info: scheduling reg_op:i00vi10v ASAP:23 line:80
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  break on reg_op:i20hi21h ASAP:24 line:81
Info: scheduling reg_op:i11 ASAP:14 line:57
Info:  dependence reg_op:i12 ASAP:13 line:56
Info: scheduling reg_op:i00hi01h ASAP:23 line:79
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  break on reg_op:i00vi10v ASAP:24 line:80
Info: scheduling block_ram:input ASAP:1 line:53
Info:  dependence counter:i ASAP:0 line:51
Info: scheduling reg_op:i21 ASAP:4 line:53
Info:  dependence reg_op:i22 ASAP:3 line:53
Info:  break on reg_op:i20 ASAP:5 line:54
Info: scheduling output:done ASAP:0 line:0
Info: scheduling reg_op:i13 ASAP:12 line:56
Info:  dependence reg_op:i14 ASAP:11 line:56
Info:  break on reg_op:i10 ASAP:15 line:57
Info: scheduling reg_op:i10 ASAP:15 line:57
Info:  dependence reg_op:i11 ASAP:14 line:57
Info:  break on reg_op:i07 ASAP:18 line:58
Info: scheduling const_op:c54[16] ASAP:0 line:0
Info: scheduling reg_op:i02 ASAP:23 line:60
Info:  dependence reg_op:i03 ASAP:22 line:59
Info: scheduling reg_op:i22v ASAP:23 line:77
Info:  dependence reg_op:i22 ASAP:3 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  break on reg_op:i00hi01h ASAP:24 line:79
Info: scheduling reg_op:i20hi21hi22h ASAP:23 line:85
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  break on reg_op:i00vi10vi20v ASAP:24 line:86
Info: scheduling reg_op:i01 ASAP:24 line:60
Info:  dependence reg_op:i02 ASAP:23 line:60
Info:  break on reg_op:i00h ASAP:24 line:63
Info: scheduling reg_op:i00v ASAP:24 line:71
Info:  dependence neg_op_s:i00_neg_op_s ASAP:25 line:0
Info:  break on reg_op:i10v ASAP:24 line:72
Info: scheduling reg_op:i15 ASAP:10 line:55
Info:  dependence reg_op:i16 ASAP:9 line:55
Info:  break on reg_op:i13 ASAP:12 line:56
Info: scheduling reg_op:i00hi01hi02h ASAP:24 line:84
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00v ASAP:25 line:71
Info:  break on reg_op:i20hi21hi22h ASAP:24 line:85
Info: scheduling reg_op:V ASAP:24 line:90
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00v ASAP:25 line:71
Info:  break on reg_op:O ASAP:24 line:95
Info: scheduling reg_op:i20 ASAP:5 line:54
Info:  dependence reg_op:i21 ASAP:4 line:53
Info:  break on reg_op:i15 ASAP:10 line:55
Info: scheduling input:init ASAP:0 line:0
Info: scheduling output:result[16] ASAP:25 line:0
Info:  dependence block_ram:output ASAP:24 line:101
Info: scheduling reg_op:i22 ASAP:3 line:53
Info:  dependence block_ram:input ASAP:1 line:53
Info: scheduling reg_op:i21h ASAP:24 line:68
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  break on reg_op:i22h ASAP:24 line:69
Info: scheduling reg_op:i18 ASAP:7 line:54
Info:  dependence reg_op:i19 ASAP:6 line:54
Info: scheduling counter:i ASAP:0 line:51
Info:  break on reg_op:i21 ASAP:4 line:53
Info: scheduling reg_op:i00h ASAP:24 line:63
Info:  dependence neg_op_s:i00_neg_op_s ASAP:25 line:0
Info:  break on reg_op:i01h ASAP:24 line:64
Info: scheduling reg_op:i09 ASAP:16 line:57
Info:  dependence reg_op:i10 ASAP:15 line:57
Info: scheduling reg_op:i20h ASAP:24 line:67
Info:  dependence reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:25 line:63
Info:  break on reg_op:i21h ASAP:24 line:68
Info: scheduling reg_op:i05 ASAP:20 line:59
Info:  dependence reg_op:i06 ASAP:19 line:58
Info: scheduling reg_op:i06 ASAP:19 line:58
Info:  dependence reg_op:i07 ASAP:18 line:58
Info: scheduling block_ram:output ASAP:24 line:101
Info:  dependence mux_m_op:Otrunk ASAP:24 line:98
Info:  predecessor reg_op:i00h ASAP:25 line:63
Info: scheduling reg_op:i02h ASAP:24 line:65
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:25 line:63
Info:  break on reg_op:i20h ASAP:25 line:67
Info: scheduling reg_op:i19 ASAP:6 line:54
Info:  dependence reg_op:i20 ASAP:5 line:54
Info: scheduling reg_op:i16 ASAP:9 line:55
Info:  dependence reg_op:i17 ASAP:8 line:55
Info: scheduling reg_op:i00vi10vi20v ASAP:24 line:86
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:25 line:63
Info:  break on reg_op:i02vi12vi22v ASAP:24 line:87
Info: scheduling reg_op:i10v ASAP:24 line:72
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:25 line:63
Info:  break on reg_op:i20v ASAP:24 line:73
Info: scheduling reg_op:i08 ASAP:17 line:58
Info:  dependence reg_op:i09 ASAP:16 line:57
Info: scheduling reg_op:i04 ASAP:21 line:59
Info:  dependence reg_op:i05 ASAP:20 line:59
Info: scheduling reg_op:i07 ASAP:18 line:58
Info:  dependence reg_op:i08 ASAP:17 line:58
Info:  break on reg_op:i03 ASAP:22 line:59
Info: scheduling reg_op:i20hi21h ASAP:24 line:81
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:25 line:63
Info:  break on reg_op:i02vi12v ASAP:24 line:82
Info: scheduling mux_m_op:Otrunk ASAP:24 line:98
Info:  dependence reg_op:O ASAP:24 line:95
Info:  break on block_ram:output ASAP:25 line:101
Info: scheduling reg_op:i02v ASAP:24 line:75
Info:  dependence reg_op:i02 ASAP:23 line:60
Info:  predecessor reg_op:i00h ASAP:25 line:63
Info:  break on reg_op:i12v ASAP:24 line:76
Info: scheduling reg_op:i22h ASAP:24 line:69
Info:  dependence reg_op:i22 ASAP:3 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:25 line:63
Info:  break on reg_op:i00v ASAP:25 line:71
Info: scheduling reg_op:i17 ASAP:8 line:55
Info:  dependence reg_op:i18 ASAP:7 line:54
Info: scheduling reg_op:O ASAP:24 line:95
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:25 line:63
Info:  break on mux_m_op:Otrunk ASAP:25 line:98
Info: scheduling neg_op_s:i00_neg_op_s ASAP:25 line:0
Info:  dependence reg_op:i00 ASAP:25 line:60
Info: scheduling reg_op:H ASAP:24 line:89
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:25 line:63
Info:  break on reg_op:V ASAP:25 line:90
Info: scheduling reg_op:i12v ASAP:24 line:76
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:25 line:63
Info:  break on reg_op:i22v ASAP:24 line:77
Info: scheduling reg_op:i12 ASAP:13 line:56
Info:  dependence reg_op:i13 ASAP:12 line:56
Info: scheduling reg_op:i01h ASAP:24 line:64
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:25 line:63
Info:  break on reg_op:i02h ASAP:25 line:65
Info: scheduling reg_op:i03 ASAP:22 line:59
Info:  dependence reg_op:i04 ASAP:21 line:59
Info:  break on reg_op:i01 ASAP:24 line:60
Info: scheduling reg_op:i00 ASAP:25 line:60
Info:  dependence reg_op:i01 ASAP:24 line:60
Info: scheduling reg_op:i02vi12vi22v ASAP:24 line:87
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:25 line:63
Info:  break on reg_op:H ASAP:25 line:89
Info: scheduling reg_op:i02vi12v ASAP:24 line:82
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:25 line:63
Info:  break on reg_op:i00hi01hi02h ASAP:25 line:84
Info: scheduling const_op:c55[16] ASAP:0 line:0
Info: scheduling reg_op:i14 ASAP:11 line:56
Info:  dependence reg_op:i15 ASAP:10 line:55
Info: scheduling reg_op:i20v ASAP:24 line:73
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:25 line:63
Info:  break on reg_op:i02v ASAP:25 line:75
Info: scheduling const_op:c56[16] ASAP:0 line:0
Info: scheduling reg_op:i00vi10v ASAP:24 line:80
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:25 line:63
Info:  break on reg_op:i20hi21h ASAP:25 line:81
Info: scheduling reg_op:i11 ASAP:14 line:57
Info:  dependence reg_op:i12 ASAP:13 line:56
Info: scheduling reg_op:i00hi01h ASAP:24 line:79
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:25 line:63
Info:  break on reg_op:i00vi10v ASAP:25 line:80
Info: scheduling block_ram:input ASAP:1 line:53
Info:  dependence counter:i ASAP:0 line:51
Info: scheduling reg_op:i21 ASAP:4 line:53
Info:  dependence reg_op:i22 ASAP:3 line:53
Info:  break on reg_op:i20 ASAP:5 line:54
Info: scheduling output:done ASAP:0 line:0
Info: scheduling reg_op:i13 ASAP:12 line:56
Info:  dependence reg_op:i14 ASAP:11 line:56
Info:  break on reg_op:i10 ASAP:15 line:57
Info: scheduling reg_op:i10 ASAP:15 line:57
Info:  dependence reg_op:i11 ASAP:14 line:57
Info:  break on reg_op:i07 ASAP:18 line:58
Info: scheduling const_op:c54[16] ASAP:0 line:0
Info: scheduling reg_op:i02 ASAP:23 line:60
Info:  dependence reg_op:i03 ASAP:22 line:59
Info: scheduling reg_op:i22v ASAP:24 line:77
Info:  dependence reg_op:i22 ASAP:3 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:25 line:63
Info:  break on reg_op:i00hi01h ASAP:25 line:79
Info: scheduling reg_op:i20hi21hi22h ASAP:24 line:85
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:25 line:63
Info:  break on reg_op:i00vi10vi20v ASAP:25 line:86
Info: scheduling reg_op:i01 ASAP:24 line:60
Info:  dependence reg_op:i02 ASAP:23 line:60
Info:  break on reg_op:i00h ASAP:25 line:63
Info: scheduling reg_op:i00v ASAP:25 line:71
Info:  dependence neg_op_s:i00_neg_op_s ASAP:26 line:0
Info:  break on reg_op:i10v ASAP:25 line:72
Info: scheduling reg_op:i15 ASAP:10 line:55
Info:  dependence reg_op:i16 ASAP:9 line:55
Info:  break on reg_op:i13 ASAP:12 line:56
Info: scheduling reg_op:i00hi01hi02h ASAP:25 line:84
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:25 line:63
Info:  predecessor reg_op:i00v ASAP:26 line:71
Info:  break on reg_op:i20hi21hi22h ASAP:25 line:85
Info: scheduling reg_op:V ASAP:25 line:90
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:25 line:63
Info:  predecessor reg_op:i00v ASAP:26 line:71
Info:  break on reg_op:O ASAP:25 line:95
Info: scheduling reg_op:i20 ASAP:5 line:54
Info:  dependence reg_op:i21 ASAP:4 line:53
Info:  break on reg_op:i15 ASAP:10 line:55
Info: scheduling input:init ASAP:0 line:0
Info: scheduling output:result[16] ASAP:26 line:0
Info:  dependence block_ram:output ASAP:25 line:101
Info: scheduling reg_op:i22 ASAP:3 line:53
Info:  dependence block_ram:input ASAP:1 line:53
Info: scheduling reg_op:i21h ASAP:24 line:68
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:25 line:63
Info:  break on reg_op:i22h ASAP:25 line:69
Info: scheduling reg_op:i18 ASAP:7 line:54
Info:  dependence reg_op:i19 ASAP:6 line:54
Info: scheduling counter:i ASAP:0 line:51
Info:  break on reg_op:i21 ASAP:4 line:53
Info: scheduling reg_op:i00h ASAP:25 line:63
Info:  dependence neg_op_s:i00_neg_op_s ASAP:26 line:0
Info:  break on reg_op:i01h ASAP:25 line:64
Info: scheduling reg_op:i09 ASAP:16 line:57
Info:  dependence reg_op:i10 ASAP:15 line:57
Info: scheduling reg_op:i20h ASAP:25 line:67
Info:  dependence reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i21h ASAP:25 line:68
Info: scheduling reg_op:i05 ASAP:20 line:59
Info:  dependence reg_op:i06 ASAP:19 line:58
Info: scheduling reg_op:i06 ASAP:19 line:58
Info:  dependence reg_op:i07 ASAP:18 line:58
Info: scheduling block_ram:output ASAP:25 line:101
Info:  dependence mux_m_op:Otrunk ASAP:25 line:98
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info: scheduling reg_op:i02h ASAP:25 line:65
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i20h ASAP:26 line:67
Info: scheduling reg_op:i19 ASAP:6 line:54
Info:  dependence reg_op:i20 ASAP:5 line:54
Info: scheduling reg_op:i16 ASAP:9 line:55
Info:  dependence reg_op:i17 ASAP:8 line:55
Info: scheduling reg_op:i00vi10vi20v ASAP:25 line:86
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i02vi12vi22v ASAP:25 line:87
Info: scheduling reg_op:i10v ASAP:25 line:72
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i20v ASAP:25 line:73
Info: scheduling reg_op:i08 ASAP:17 line:58
Info:  dependence reg_op:i09 ASAP:16 line:57
Info: scheduling reg_op:i04 ASAP:21 line:59
Info:  dependence reg_op:i05 ASAP:20 line:59
Info: scheduling reg_op:i07 ASAP:18 line:58
Info:  dependence reg_op:i08 ASAP:17 line:58
Info:  break on reg_op:i03 ASAP:22 line:59
Info: scheduling reg_op:i20hi21h ASAP:25 line:81
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i02vi12v ASAP:25 line:82
Info: scheduling mux_m_op:Otrunk ASAP:25 line:98
Info:  dependence reg_op:O ASAP:25 line:95
Info:  break on block_ram:output ASAP:26 line:101
Info: scheduling reg_op:i02v ASAP:25 line:75
Info:  dependence reg_op:i02 ASAP:23 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i12v ASAP:25 line:76
Info: scheduling reg_op:i22h ASAP:25 line:69
Info:  dependence reg_op:i22 ASAP:3 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i00v ASAP:26 line:71
Info: scheduling reg_op:i17 ASAP:8 line:55
Info:  dependence reg_op:i18 ASAP:7 line:54
Info: scheduling reg_op:O ASAP:25 line:95
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on mux_m_op:Otrunk ASAP:26 line:98
Info: scheduling neg_op_s:i00_neg_op_s ASAP:26 line:0
Info:  dependence reg_op:i00 ASAP:25 line:60
Info: scheduling reg_op:H ASAP:25 line:89
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:V ASAP:26 line:90
Info: scheduling reg_op:i12v ASAP:25 line:76
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i22v ASAP:25 line:77
Info: scheduling reg_op:i12 ASAP:13 line:56
Info:  dependence reg_op:i13 ASAP:12 line:56
Info: scheduling reg_op:i01h ASAP:25 line:64
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i02h ASAP:26 line:65
Info: scheduling reg_op:i03 ASAP:22 line:59
Info:  dependence reg_op:i04 ASAP:21 line:59
Info:  break on reg_op:i01 ASAP:24 line:60
Info: scheduling reg_op:i00 ASAP:25 line:60
Info:  dependence reg_op:i01 ASAP:24 line:60
Info: scheduling reg_op:i02vi12vi22v ASAP:25 line:87
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:H ASAP:26 line:89
Info: scheduling reg_op:i02vi12v ASAP:25 line:82
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i00hi01hi02h ASAP:26 line:84
Info: scheduling const_op:c55[16] ASAP:0 line:0
Info: scheduling reg_op:i14 ASAP:11 line:56
Info:  dependence reg_op:i15 ASAP:10 line:55
Info: scheduling reg_op:i20v ASAP:25 line:73
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i02v ASAP:26 line:75
Info: scheduling const_op:c56[16] ASAP:0 line:0
Info: scheduling reg_op:i00vi10v ASAP:25 line:80
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i20hi21h ASAP:26 line:81
Info: scheduling reg_op:i11 ASAP:14 line:57
Info:  dependence reg_op:i12 ASAP:13 line:56
Info: scheduling reg_op:i00hi01h ASAP:25 line:79
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i00vi10v ASAP:26 line:80
Info: scheduling block_ram:input ASAP:1 line:53
Info:  dependence counter:i ASAP:0 line:51
Info: scheduling reg_op:i21 ASAP:4 line:53
Info:  dependence reg_op:i22 ASAP:3 line:53
Info:  break on reg_op:i20 ASAP:5 line:54
Info: scheduling output:done ASAP:0 line:0
Info: scheduling reg_op:i13 ASAP:12 line:56
Info:  dependence reg_op:i14 ASAP:11 line:56
Info:  break on reg_op:i10 ASAP:15 line:57
Info: scheduling reg_op:i10 ASAP:15 line:57
Info:  dependence reg_op:i11 ASAP:14 line:57
Info:  break on reg_op:i07 ASAP:18 line:58
Info: scheduling const_op:c54[16] ASAP:0 line:0
Info: scheduling reg_op:i02 ASAP:23 line:60
Info:  dependence reg_op:i03 ASAP:22 line:59
Info: scheduling reg_op:i22v ASAP:25 line:77
Info:  dependence reg_op:i22 ASAP:3 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i00hi01h ASAP:26 line:79
Info: scheduling reg_op:i20hi21hi22h ASAP:25 line:85
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i00vi10vi20v ASAP:26 line:86
Info: scheduling reg_op:i01 ASAP:24 line:60
Info:  dependence reg_op:i02 ASAP:23 line:60
Info:  break on reg_op:i00h ASAP:26 line:63
Info: scheduling reg_op:i00v ASAP:26 line:71
Info:  dependence neg_op_s:i00_neg_op_s ASAP:26 line:0
Info:  break on reg_op:i10v ASAP:26 line:72
Info: scheduling reg_op:i15 ASAP:10 line:55
Info:  dependence reg_op:i16 ASAP:9 line:55
Info:  break on reg_op:i13 ASAP:12 line:56
Info: scheduling reg_op:i00hi01hi02h ASAP:26 line:84
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i20hi21hi22h ASAP:26 line:85
Info: scheduling reg_op:V ASAP:26 line:90
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:O ASAP:26 line:95
Info: scheduling reg_op:i20 ASAP:5 line:54
Info:  dependence reg_op:i21 ASAP:4 line:53
Info:  break on reg_op:i15 ASAP:10 line:55
Info: scheduling input:init ASAP:0 line:0
Info: scheduling output:result[16] ASAP:27 line:0
Info:  dependence block_ram:output ASAP:26 line:101
Info: scheduling reg_op:i22 ASAP:3 line:53
Info:  dependence block_ram:input ASAP:1 line:53
Info: scheduling reg_op:i21h ASAP:25 line:68
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i22h ASAP:26 line:69
Info: scheduling reg_op:i18 ASAP:7 line:54
Info:  dependence reg_op:i19 ASAP:6 line:54
Info: scheduling counter:i ASAP:0 line:51
Info:  break on reg_op:i21 ASAP:4 line:53
Info: scheduling reg_op:i00h ASAP:26 line:63
Info:  dependence neg_op_s:i00_neg_op_s ASAP:26 line:0
Info:  break on reg_op:i01h ASAP:26 line:64
Info: scheduling reg_op:i09 ASAP:16 line:57
Info:  dependence reg_op:i10 ASAP:15 line:57
Info: scheduling reg_op:i20h ASAP:26 line:67
Info:  dependence reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i21h ASAP:26 line:68
Info: scheduling reg_op:i05 ASAP:20 line:59
Info:  dependence reg_op:i06 ASAP:19 line:58
Info: scheduling reg_op:i06 ASAP:19 line:58
Info:  dependence reg_op:i07 ASAP:18 line:58
Info: scheduling block_ram:output ASAP:26 line:101
Info:  dependence mux_m_op:Otrunk ASAP:26 line:98
Info: scheduling reg_op:i02h ASAP:26 line:65
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i20h ASAP:26 line:67
Info: scheduling reg_op:i19 ASAP:6 line:54
Info:  dependence reg_op:i20 ASAP:5 line:54
Info: scheduling reg_op:i16 ASAP:9 line:55
Info:  dependence reg_op:i17 ASAP:8 line:55
Info: scheduling reg_op:i00vi10vi20v ASAP:26 line:86
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i02vi12vi22v ASAP:26 line:87
Info: scheduling reg_op:i10v ASAP:26 line:72
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i20v ASAP:26 line:73
Info: scheduling reg_op:i08 ASAP:17 line:58
Info:  dependence reg_op:i09 ASAP:16 line:57
Info: scheduling reg_op:i04 ASAP:21 line:59
Info:  dependence reg_op:i05 ASAP:20 line:59
Info: scheduling reg_op:i07 ASAP:18 line:58
Info:  dependence reg_op:i08 ASAP:17 line:58
Info:  break on reg_op:i03 ASAP:22 line:59
Info: scheduling reg_op:i20hi21h ASAP:26 line:81
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i02vi12v ASAP:26 line:82
Info: scheduling mux_m_op:Otrunk ASAP:26 line:98
Info:  dependence reg_op:O ASAP:26 line:95
Info:  break on block_ram:output ASAP:26 line:101
Info: scheduling reg_op:i02v ASAP:26 line:75
Info:  dependence reg_op:i02 ASAP:23 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i12v ASAP:26 line:76
Info: scheduling reg_op:i22h ASAP:26 line:69
Info:  dependence reg_op:i22 ASAP:3 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i00v ASAP:26 line:71
Info: scheduling reg_op:i17 ASAP:8 line:55
Info:  dependence reg_op:i18 ASAP:7 line:54
Info: scheduling reg_op:O ASAP:26 line:95
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on mux_m_op:Otrunk ASAP:27 line:98
Info: scheduling neg_op_s:i00_neg_op_s ASAP:26 line:0
Info:  dependence reg_op:i00 ASAP:25 line:60
Info: scheduling reg_op:H ASAP:26 line:89
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:V ASAP:26 line:90
Info: scheduling reg_op:i12v ASAP:26 line:76
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i22v ASAP:26 line:77
Info: scheduling reg_op:i12 ASAP:13 line:56
Info:  dependence reg_op:i13 ASAP:12 line:56
Info: scheduling reg_op:i01h ASAP:26 line:64
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i02h ASAP:26 line:65
Info: scheduling reg_op:i03 ASAP:22 line:59
Info:  dependence reg_op:i04 ASAP:21 line:59
Info:  break on reg_op:i01 ASAP:24 line:60
Info: scheduling reg_op:i00 ASAP:25 line:60
Info:  dependence reg_op:i01 ASAP:24 line:60
Info: scheduling reg_op:i02vi12vi22v ASAP:26 line:87
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:H ASAP:26 line:89
Info: scheduling reg_op:i02vi12v ASAP:26 line:82
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i00hi01hi02h ASAP:26 line:84
Info: scheduling const_op:c55[16] ASAP:0 line:0
Info: scheduling reg_op:i14 ASAP:11 line:56
Info:  dependence reg_op:i15 ASAP:10 line:55
Info: scheduling reg_op:i20v ASAP:26 line:73
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i02v ASAP:26 line:75
Info: scheduling const_op:c56[16] ASAP:0 line:0
Info: scheduling reg_op:i00vi10v ASAP:26 line:80
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i20hi21h ASAP:26 line:81
Info: scheduling reg_op:i11 ASAP:14 line:57
Info:  dependence reg_op:i12 ASAP:13 line:56
Info: scheduling reg_op:i00hi01h ASAP:26 line:79
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i00vi10v ASAP:26 line:80
Info: scheduling block_ram:input ASAP:1 line:53
Info:  dependence counter:i ASAP:0 line:51
Info: scheduling reg_op:i21 ASAP:4 line:53
Info:  dependence reg_op:i22 ASAP:3 line:53
Info:  break on reg_op:i20 ASAP:5 line:54
Info: scheduling output:done ASAP:0 line:0
Info: scheduling reg_op:i13 ASAP:12 line:56
Info:  dependence reg_op:i14 ASAP:11 line:56
Info:  break on reg_op:i10 ASAP:15 line:57
Info: scheduling reg_op:i10 ASAP:15 line:57
Info:  dependence reg_op:i11 ASAP:14 line:57
Info:  break on reg_op:i07 ASAP:18 line:58
Info: scheduling const_op:c54[16] ASAP:0 line:0
Info: scheduling reg_op:i02 ASAP:23 line:60
Info:  dependence reg_op:i03 ASAP:22 line:59
Info: scheduling reg_op:i22v ASAP:26 line:77
Info:  dependence reg_op:i22 ASAP:3 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i00hi01h ASAP:26 line:79
Info: scheduling reg_op:i20hi21hi22h ASAP:26 line:85
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i00vi10vi20v ASAP:26 line:86
Info: scheduling reg_op:i01 ASAP:24 line:60
Info:  dependence reg_op:i02 ASAP:23 line:60
Info:  break on reg_op:i00h ASAP:26 line:63
Info: scheduling reg_op:i00v ASAP:26 line:71
Info:  dependence neg_op_s:i00_neg_op_s ASAP:26 line:0
Info:  break on reg_op:i10v ASAP:26 line:72
Info: scheduling reg_op:i15 ASAP:10 line:55
Info:  dependence reg_op:i16 ASAP:9 line:55
Info:  break on reg_op:i13 ASAP:12 line:56
Info: scheduling reg_op:i00hi01hi02h ASAP:26 line:84
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i20hi21hi22h ASAP:26 line:85
Info: scheduling reg_op:V ASAP:26 line:90
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:O ASAP:26 line:95
Info: scheduling reg_op:i20 ASAP:5 line:54
Info:  dependence reg_op:i21 ASAP:4 line:53
Info:  break on reg_op:i15 ASAP:10 line:55
Info: scheduling input:init ASAP:0 line:0
Info: scheduling output:result[16] ASAP:28 line:0
Info:  dependence block_ram:output ASAP:26 line:101
Info: scheduling reg_op:i22 ASAP:3 line:53
Info:  dependence block_ram:input ASAP:1 line:53
Info: scheduling reg_op:i21h ASAP:26 line:68
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i22h ASAP:26 line:69
Info: scheduling reg_op:i18 ASAP:7 line:54
Info:  dependence reg_op:i19 ASAP:6 line:54
Info: scheduling counter:i ASAP:0 line:51
Info:  break on reg_op:i21 ASAP:4 line:53
Info: scheduling reg_op:i00h ASAP:26 line:63
Info:  dependence neg_op_s:i00_neg_op_s ASAP:26 line:0
Info:  break on reg_op:i01h ASAP:26 line:64
Info: scheduling reg_op:i09 ASAP:16 line:57
Info:  dependence reg_op:i10 ASAP:15 line:57
Info: scheduling reg_op:i20h ASAP:26 line:67
Info:  dependence reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i21h ASAP:26 line:68
Info: scheduling reg_op:i05 ASAP:20 line:59
Info:  dependence reg_op:i06 ASAP:19 line:58
Info: scheduling reg_op:i06 ASAP:19 line:58
Info:  dependence reg_op:i07 ASAP:18 line:58
Info: scheduling block_ram:output ASAP:26 line:101
Info:  dependence mux_m_op:Otrunk ASAP:27 line:98
Info: scheduling reg_op:i02h ASAP:26 line:65
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i20h ASAP:26 line:67
Info: scheduling reg_op:i19 ASAP:6 line:54
Info:  dependence reg_op:i20 ASAP:5 line:54
Info: scheduling reg_op:i16 ASAP:9 line:55
Info:  dependence reg_op:i17 ASAP:8 line:55
Info: scheduling reg_op:i00vi10vi20v ASAP:26 line:86
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i02vi12vi22v ASAP:26 line:87
Info: scheduling reg_op:i10v ASAP:26 line:72
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i20v ASAP:26 line:73
Info: scheduling reg_op:i08 ASAP:17 line:58
Info:  dependence reg_op:i09 ASAP:16 line:57
Info: scheduling reg_op:i04 ASAP:21 line:59
Info:  dependence reg_op:i05 ASAP:20 line:59
Info: scheduling reg_op:i07 ASAP:18 line:58
Info:  dependence reg_op:i08 ASAP:17 line:58
Info:  break on reg_op:i03 ASAP:22 line:59
Info: scheduling reg_op:i20hi21h ASAP:26 line:81
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i02vi12v ASAP:26 line:82
Info: scheduling mux_m_op:Otrunk ASAP:27 line:98
Info:  dependence reg_op:O ASAP:26 line:95
Info:  break on block_ram:output ASAP:27 line:101
Info: scheduling reg_op:i02v ASAP:26 line:75
Info:  dependence reg_op:i02 ASAP:23 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i12v ASAP:26 line:76
Info: scheduling reg_op:i22h ASAP:26 line:69
Info:  dependence reg_op:i22 ASAP:3 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i00v ASAP:26 line:71
Info: scheduling reg_op:i17 ASAP:8 line:55
Info:  dependence reg_op:i18 ASAP:7 line:54
Info: scheduling reg_op:O ASAP:26 line:95
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on mux_m_op:Otrunk ASAP:27 line:98
Info: scheduling neg_op_s:i00_neg_op_s ASAP:26 line:0
Info:  dependence reg_op:i00 ASAP:25 line:60
Info: scheduling reg_op:H ASAP:26 line:89
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:V ASAP:26 line:90
Info: scheduling reg_op:i12v ASAP:26 line:76
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i22v ASAP:26 line:77
Info: scheduling reg_op:i12 ASAP:13 line:56
Info:  dependence reg_op:i13 ASAP:12 line:56
Info: scheduling reg_op:i01h ASAP:26 line:64
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i02h ASAP:26 line:65
Info: scheduling reg_op:i03 ASAP:22 line:59
Info:  dependence reg_op:i04 ASAP:21 line:59
Info:  break on reg_op:i01 ASAP:24 line:60
Info: scheduling reg_op:i00 ASAP:25 line:60
Info:  dependence reg_op:i01 ASAP:24 line:60
Info: scheduling reg_op:i02vi12vi22v ASAP:26 line:87
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:H ASAP:26 line:89
Info: scheduling reg_op:i02vi12v ASAP:26 line:82
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i00hi01hi02h ASAP:26 line:84
Info: scheduling const_op:c55[16] ASAP:0 line:0
Info: scheduling reg_op:i14 ASAP:11 line:56
Info:  dependence reg_op:i15 ASAP:10 line:55
Info: scheduling reg_op:i20v ASAP:26 line:73
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i02v ASAP:26 line:75
Info: scheduling const_op:c56[16] ASAP:0 line:0
Info: scheduling reg_op:i00vi10v ASAP:26 line:80
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i20hi21h ASAP:26 line:81
Info: scheduling reg_op:i11 ASAP:14 line:57
Info:  dependence reg_op:i12 ASAP:13 line:56
Info: scheduling reg_op:i00hi01h ASAP:26 line:79
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i00vi10v ASAP:26 line:80
Info: scheduling block_ram:input ASAP:1 line:53
Info:  dependence counter:i ASAP:0 line:51
Info: scheduling reg_op:i21 ASAP:4 line:53
Info:  dependence reg_op:i22 ASAP:3 line:53
Info:  break on reg_op:i20 ASAP:5 line:54
Info: scheduling output:done ASAP:0 line:0
Info: scheduling reg_op:i13 ASAP:12 line:56
Info:  dependence reg_op:i14 ASAP:11 line:56
Info:  break on reg_op:i10 ASAP:15 line:57
Info: scheduling reg_op:i10 ASAP:15 line:57
Info:  dependence reg_op:i11 ASAP:14 line:57
Info:  break on reg_op:i07 ASAP:18 line:58
Info: scheduling const_op:c54[16] ASAP:0 line:0
Info: scheduling reg_op:i02 ASAP:23 line:60
Info:  dependence reg_op:i03 ASAP:22 line:59
Info: scheduling reg_op:i22v ASAP:26 line:77
Info:  dependence reg_op:i22 ASAP:3 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i00hi01h ASAP:26 line:79
Info: scheduling reg_op:i20hi21hi22h ASAP:26 line:85
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i00vi10vi20v ASAP:26 line:86
Info: scheduling reg_op:i01 ASAP:24 line:60
Info:  dependence reg_op:i02 ASAP:23 line:60
Info:  break on reg_op:i00h ASAP:26 line:63
Info: scheduling reg_op:i00v ASAP:26 line:71
Info:  dependence neg_op_s:i00_neg_op_s ASAP:26 line:0
Info:  break on reg_op:i10v ASAP:26 line:72
Info: scheduling reg_op:i15 ASAP:10 line:55
Info:  dependence reg_op:i16 ASAP:9 line:55
Info:  break on reg_op:i13 ASAP:12 line:56
Info: scheduling reg_op:i00hi01hi02h ASAP:26 line:84
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i20hi21hi22h ASAP:26 line:85
Info: scheduling reg_op:V ASAP:26 line:90
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:O ASAP:26 line:95
Info: scheduling reg_op:i20 ASAP:5 line:54
Info:  dependence reg_op:i21 ASAP:4 line:53
Info:  break on reg_op:i15 ASAP:10 line:55
Info: scheduling input:init ASAP:0 line:0
Info: scheduling output:result[16] ASAP:28 line:0
Info:  dependence block_ram:output ASAP:27 line:101
Info: scheduling reg_op:i22 ASAP:3 line:53
Info:  dependence block_ram:input ASAP:1 line:53
Info: scheduling reg_op:i21h ASAP:26 line:68
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i22h ASAP:26 line:69
Info: scheduling reg_op:i18 ASAP:7 line:54
Info:  dependence reg_op:i19 ASAP:6 line:54
Info: scheduling counter:i ASAP:0 line:51
Info:  break on reg_op:i21 ASAP:4 line:53
Info: scheduling reg_op:i00h ASAP:26 line:63
Info:  dependence neg_op_s:i00_neg_op_s ASAP:26 line:0
Info:  break on reg_op:i01h ASAP:26 line:64
Info: scheduling reg_op:i09 ASAP:16 line:57
Info:  dependence reg_op:i10 ASAP:15 line:57
Info: scheduling reg_op:i20h ASAP:26 line:67
Info:  dependence reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i21h ASAP:26 line:68
Info: scheduling reg_op:i05 ASAP:20 line:59
Info:  dependence reg_op:i06 ASAP:19 line:58
Info: scheduling reg_op:i06 ASAP:19 line:58
Info:  dependence reg_op:i07 ASAP:18 line:58
Info: scheduling block_ram:output ASAP:27 line:101
Info:  dependence mux_m_op:Otrunk ASAP:27 line:98
Info: scheduling reg_op:i02h ASAP:26 line:65
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i20h ASAP:26 line:67
Info: scheduling reg_op:i19 ASAP:6 line:54
Info:  dependence reg_op:i20 ASAP:5 line:54
Info: scheduling reg_op:i16 ASAP:9 line:55
Info:  dependence reg_op:i17 ASAP:8 line:55
Info: scheduling reg_op:i00vi10vi20v ASAP:26 line:86
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i02vi12vi22v ASAP:26 line:87
Info: scheduling reg_op:i10v ASAP:26 line:72
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i20v ASAP:26 line:73
Info: scheduling reg_op:i08 ASAP:17 line:58
Info:  dependence reg_op:i09 ASAP:16 line:57
Info: scheduling reg_op:i04 ASAP:21 line:59
Info:  dependence reg_op:i05 ASAP:20 line:59
Info: scheduling reg_op:i07 ASAP:18 line:58
Info:  dependence reg_op:i08 ASAP:17 line:58
Info:  break on reg_op:i03 ASAP:22 line:59
Info: scheduling reg_op:i20hi21h ASAP:26 line:81
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i02vi12v ASAP:26 line:82
Info: scheduling mux_m_op:Otrunk ASAP:27 line:98
Info:  dependence reg_op:O ASAP:26 line:95
Info:  break on block_ram:output ASAP:27 line:101
Info: scheduling reg_op:i02v ASAP:26 line:75
Info:  dependence reg_op:i02 ASAP:23 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i12v ASAP:26 line:76
Info: scheduling reg_op:i22h ASAP:26 line:69
Info:  dependence reg_op:i22 ASAP:3 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i00v ASAP:26 line:71
Info: scheduling reg_op:i17 ASAP:8 line:55
Info:  dependence reg_op:i18 ASAP:7 line:54
Info: scheduling reg_op:O ASAP:26 line:95
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on mux_m_op:Otrunk ASAP:27 line:98
Info: scheduling neg_op_s:i00_neg_op_s ASAP:26 line:0
Info:  dependence reg_op:i00 ASAP:25 line:60
Info: scheduling reg_op:H ASAP:26 line:89
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:V ASAP:26 line:90
Info: scheduling reg_op:i12v ASAP:26 line:76
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i22v ASAP:26 line:77
Info: scheduling reg_op:i12 ASAP:13 line:56
Info:  dependence reg_op:i13 ASAP:12 line:56
Info: scheduling reg_op:i01h ASAP:26 line:64
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i02h ASAP:26 line:65
Info: scheduling reg_op:i03 ASAP:22 line:59
Info:  dependence reg_op:i04 ASAP:21 line:59
Info:  break on reg_op:i01 ASAP:24 line:60
Info: scheduling reg_op:i00 ASAP:25 line:60
Info:  dependence reg_op:i01 ASAP:24 line:60
Info: scheduling reg_op:i02vi12vi22v ASAP:26 line:87
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:H ASAP:26 line:89
Info: scheduling reg_op:i02vi12v ASAP:26 line:82
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i00hi01hi02h ASAP:26 line:84
Info: scheduling const_op:c55[16] ASAP:0 line:0
Info: scheduling reg_op:i14 ASAP:11 line:56
Info:  dependence reg_op:i15 ASAP:10 line:55
Info: scheduling reg_op:i20v ASAP:26 line:73
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i02v ASAP:26 line:75
Info: scheduling const_op:c56[16] ASAP:0 line:0
Info: scheduling reg_op:i00vi10v ASAP:26 line:80
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i20hi21h ASAP:26 line:81
Info: scheduling reg_op:i11 ASAP:14 line:57
Info:  dependence reg_op:i12 ASAP:13 line:56
Info: scheduling reg_op:i00hi01h ASAP:26 line:79
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i00vi10v ASAP:26 line:80
Info: scheduling block_ram:input ASAP:1 line:53
Info:  dependence counter:i ASAP:0 line:51
Info: scheduling reg_op:i21 ASAP:4 line:53
Info:  dependence reg_op:i22 ASAP:3 line:53
Info:  break on reg_op:i20 ASAP:5 line:54
Info: scheduling output:done ASAP:0 line:0
Info: scheduling reg_op:i13 ASAP:12 line:56
Info:  dependence reg_op:i14 ASAP:11 line:56
Info:  break on reg_op:i10 ASAP:15 line:57
Info: scheduling reg_op:i10 ASAP:15 line:57
Info:  dependence reg_op:i11 ASAP:14 line:57
Info:  break on reg_op:i07 ASAP:18 line:58
Info: scheduling const_op:c54[16] ASAP:0 line:0
Info: scheduling reg_op:i02 ASAP:23 line:60
Info:  dependence reg_op:i03 ASAP:22 line:59
Info: scheduling reg_op:i22v ASAP:26 line:77
Info:  dependence reg_op:i22 ASAP:3 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i00hi01h ASAP:26 line:79
Info: scheduling reg_op:i20hi21hi22h ASAP:26 line:85
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i00vi10vi20v ASAP:26 line:86
Info: scheduling reg_op:i01 ASAP:24 line:60
Info:  dependence reg_op:i02 ASAP:23 line:60
Info:  break on reg_op:i00h ASAP:26 line:63
Info: scheduling reg_op:i00v ASAP:26 line:71
Info:  dependence neg_op_s:i00_neg_op_s ASAP:26 line:0
Info:  break on reg_op:i10v ASAP:26 line:72
Info: scheduling reg_op:i15 ASAP:10 line:55
Info:  dependence reg_op:i16 ASAP:9 line:55
Info:  break on reg_op:i13 ASAP:12 line:56
Info: scheduling reg_op:i00hi01hi02h ASAP:26 line:84
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i20hi21hi22h ASAP:26 line:85
Info: scheduling reg_op:V ASAP:26 line:90
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:O ASAP:26 line:95
Info: scheduling reg_op:i20 ASAP:5 line:54
Info:  dependence reg_op:i21 ASAP:4 line:53
Info:  break on reg_op:i15 ASAP:10 line:55
Info: scheduling input:init ASAP:0 line:0
Info: scheduling output:result[16] ASAP:29 line:0
Info:  dependence block_ram:output ASAP:27 line:101
Info: scheduling reg_op:i22 ASAP:3 line:53
Info:  dependence block_ram:input ASAP:1 line:53
Info: scheduling reg_op:i21h ASAP:26 line:68
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i22h ASAP:26 line:69
Info: scheduling reg_op:i18 ASAP:7 line:54
Info:  dependence reg_op:i19 ASAP:6 line:54
Info: scheduling counter:i ASAP:0 line:51
Info:  break on reg_op:i21 ASAP:4 line:53
Info: scheduling reg_op:i00h ASAP:26 line:63
Info:  dependence neg_op_s:i00_neg_op_s ASAP:26 line:0
Info:  break on reg_op:i01h ASAP:26 line:64
Info: scheduling reg_op:i09 ASAP:16 line:57
Info:  dependence reg_op:i10 ASAP:15 line:57
Info: scheduling reg_op:i20h ASAP:26 line:67
Info:  dependence reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i21h ASAP:26 line:68
Info: scheduling reg_op:i05 ASAP:20 line:59
Info:  dependence reg_op:i06 ASAP:19 line:58
Info: scheduling reg_op:i06 ASAP:19 line:58
Info:  dependence reg_op:i07 ASAP:18 line:58
Info: scheduling block_ram:output ASAP:27 line:101
Info:  dependence mux_m_op:Otrunk ASAP:27 line:98
Info: scheduling reg_op:i02h ASAP:26 line:65
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i20h ASAP:26 line:67
Info: scheduling reg_op:i19 ASAP:6 line:54
Info:  dependence reg_op:i20 ASAP:5 line:54
Info: scheduling reg_op:i16 ASAP:9 line:55
Info:  dependence reg_op:i17 ASAP:8 line:55
Info: scheduling reg_op:i00vi10vi20v ASAP:26 line:86
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i02vi12vi22v ASAP:26 line:87
Info: scheduling reg_op:i10v ASAP:26 line:72
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i20v ASAP:26 line:73
Info: scheduling reg_op:i08 ASAP:17 line:58
Info:  dependence reg_op:i09 ASAP:16 line:57
Info: scheduling reg_op:i04 ASAP:21 line:59
Info:  dependence reg_op:i05 ASAP:20 line:59
Info: scheduling reg_op:i07 ASAP:18 line:58
Info:  dependence reg_op:i08 ASAP:17 line:58
Info:  break on reg_op:i03 ASAP:22 line:59
Info: scheduling reg_op:i20hi21h ASAP:26 line:81
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i02vi12v ASAP:26 line:82
Info: scheduling mux_m_op:Otrunk ASAP:27 line:98
Info:  dependence reg_op:O ASAP:26 line:95
Info:  break on block_ram:output ASAP:27 line:101
Info: scheduling reg_op:i02v ASAP:26 line:75
Info:  dependence reg_op:i02 ASAP:23 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i12v ASAP:26 line:76
Info: scheduling reg_op:i22h ASAP:26 line:69
Info:  dependence reg_op:i22 ASAP:3 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i00v ASAP:26 line:71
Info: scheduling reg_op:i17 ASAP:8 line:55
Info:  dependence reg_op:i18 ASAP:7 line:54
Info: scheduling reg_op:O ASAP:26 line:95
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on mux_m_op:Otrunk ASAP:27 line:98
Info: scheduling neg_op_s:i00_neg_op_s ASAP:26 line:0
Info:  dependence reg_op:i00 ASAP:25 line:60
Info: scheduling reg_op:H ASAP:26 line:89
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:V ASAP:26 line:90
Info: scheduling reg_op:i12v ASAP:26 line:76
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i22v ASAP:26 line:77
Info: scheduling reg_op:i12 ASAP:13 line:56
Info:  dependence reg_op:i13 ASAP:12 line:56
Info: scheduling reg_op:i01h ASAP:26 line:64
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i02h ASAP:26 line:65
Info: scheduling reg_op:i03 ASAP:22 line:59
Info:  dependence reg_op:i04 ASAP:21 line:59
Info:  break on reg_op:i01 ASAP:24 line:60
Info: scheduling reg_op:i00 ASAP:25 line:60
Info:  dependence reg_op:i01 ASAP:24 line:60
Info: scheduling reg_op:i02vi12vi22v ASAP:26 line:87
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:H ASAP:26 line:89
Info: scheduling reg_op:i02vi12v ASAP:26 line:82
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i00hi01hi02h ASAP:26 line:84
Info: scheduling const_op:c55[16] ASAP:0 line:0
Info: scheduling reg_op:i14 ASAP:11 line:56
Info:  dependence reg_op:i15 ASAP:10 line:55
Info: scheduling reg_op:i20v ASAP:26 line:73
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i02v ASAP:26 line:75
Info: scheduling const_op:c56[16] ASAP:0 line:0
Info: scheduling reg_op:i00vi10v ASAP:26 line:80
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i20hi21h ASAP:26 line:81
Info: scheduling reg_op:i11 ASAP:14 line:57
Info:  dependence reg_op:i12 ASAP:13 line:56
Info: scheduling reg_op:i00hi01h ASAP:26 line:79
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i00vi10v ASAP:26 line:80
Info: scheduling block_ram:input ASAP:1 line:53
Info:  dependence counter:i ASAP:0 line:51
Info: scheduling reg_op:i21 ASAP:4 line:53
Info:  dependence reg_op:i22 ASAP:3 line:53
Info:  break on reg_op:i20 ASAP:5 line:54
Info: scheduling output:done ASAP:0 line:0
Info: scheduling reg_op:i13 ASAP:12 line:56
Info:  dependence reg_op:i14 ASAP:11 line:56
Info:  break on reg_op:i10 ASAP:15 line:57
Info: scheduling reg_op:i10 ASAP:15 line:57
Info:  dependence reg_op:i11 ASAP:14 line:57
Info:  break on reg_op:i07 ASAP:18 line:58
Info: scheduling const_op:c54[16] ASAP:0 line:0
Info: scheduling reg_op:i02 ASAP:23 line:60
Info:  dependence reg_op:i03 ASAP:22 line:59
Info: scheduling reg_op:i22v ASAP:26 line:77
Info:  dependence reg_op:i22 ASAP:3 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i00hi01h ASAP:26 line:79
Info: scheduling reg_op:i20hi21hi22h ASAP:26 line:85
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i00vi10vi20v ASAP:26 line:86
Info: scheduling reg_op:i01 ASAP:24 line:60
Info:  dependence reg_op:i02 ASAP:23 line:60
Info:  break on reg_op:i00h ASAP:26 line:63
Info: scheduling reg_op:i00v ASAP:26 line:71
Info:  dependence neg_op_s:i00_neg_op_s ASAP:26 line:0
Info:  break on reg_op:i10v ASAP:26 line:72
Info: scheduling reg_op:i15 ASAP:10 line:55
Info:  dependence reg_op:i16 ASAP:9 line:55
Info:  break on reg_op:i13 ASAP:12 line:56
Info: scheduling reg_op:i00hi01hi02h ASAP:26 line:84
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:i20hi21hi22h ASAP:26 line:85
Info: scheduling reg_op:V ASAP:26 line:90
Info:  predecessor reg_op:i21 ASAP:4 line:53
Info:  predecessor reg_op:i20 ASAP:5 line:54
Info:  predecessor reg_op:i15 ASAP:10 line:55
Info:  predecessor reg_op:i13 ASAP:12 line:56
Info:  predecessor reg_op:i10 ASAP:15 line:57
Info:  predecessor reg_op:i07 ASAP:18 line:58
Info:  predecessor reg_op:i03 ASAP:22 line:59
Info:  predecessor reg_op:i01 ASAP:24 line:60
Info:  predecessor reg_op:i00h ASAP:26 line:63
Info:  break on reg_op:O ASAP:26 line:95
Info: scheduling reg_op:i20 ASAP:5 line:54
Info:  dependence reg_op:i21 ASAP:4 line:53
Info:  break on reg_op:i15 ASAP:10 line:55
Info: scheduling input:init ASAP:0 line:0
Ok! 104 ms
Scheduling (ALAP)...Ok! 5 ms

Balancing and synchronizing operations...
Info: using counter counter:i to syncronize operations
Info: inserting 26 delay(s) on signal counter:i -> block_ram:output (memory address)
Info: inserting 26 delay(s) on new signal counter:i -> block_ram:output (memory we)
Info: inserting 3 delay(s) on new signal counter:i -> reg_op:i21 (write enable) delay_op:c59
Info: inserting 4 delay(s) on new signal counter:i -> reg_op:i20 (write enable) delay_op:c60
Info: inserting 9 delay(s) on new signal counter:i -> reg_op:i15 (write enable) delay_op:c61
Info: inserting 11 delay(s) on new signal counter:i -> reg_op:i13 (write enable) delay_op:c62
Info: inserting 14 delay(s) on new signal counter:i -> reg_op:i10 (write enable) delay_op:c63
Info: inserting 17 delay(s) on new signal counter:i -> reg_op:i07 (write enable) delay_op:c64
Info: inserting 21 delay(s) on new signal counter:i -> reg_op:i03 (write enable) delay_op:c65
Info: inserting 23 delay(s) on new signal counter:i -> reg_op:i01 (write enable) delay_op:c66
Info: inserting 25 delay(s) on new signal counter:i -> reg_op:i00h (write enable) delay_op:c67
Info: inserting 25 delay(s) on new signal counter:i -> reg_op:i01h (write enable) delay_op:c68
Info: inserting 25 delay(s) on new signal counter:i -> reg_op:i02h (write enable) delay_op:c69
Info: inserting 25 delay(s) on new signal counter:i -> reg_op:i20h (write enable) delay_op:c70
Info: inserting 25 delay(s) on new signal counter:i -> reg_op:i21h (write enable) delay_op:c71
Info: inserting 25 delay(s) on new signal counter:i -> reg_op:i22h (write enable) delay_op:c72
Info: inserting 25 delay(s) on new signal counter:i -> reg_op:i00v (write enable) delay_op:c73
Info: inserting 25 delay(s) on new signal counter:i -> reg_op:i10v (write enable) delay_op:c74
Info: inserting 25 delay(s) on new signal counter:i -> reg_op:i20v (write enable) delay_op:c75
Info: inserting 25 delay(s) on new signal counter:i -> reg_op:i02v (write enable) delay_op:c76
Info: inserting 25 delay(s) on new signal counter:i -> reg_op:i12v (write enable) delay_op:c77
Info: inserting 25 delay(s) on new signal counter:i -> reg_op:i22v (write enable) delay_op:c78
Info: inserting 25 delay(s) on new signal counter:i -> reg_op:i00hi01h (write enable) delay_op:c79
Info: inserting 25 delay(s) on new signal counter:i -> reg_op:i00vi10v (write enable) delay_op:c80
Info: inserting 25 delay(s) on new signal counter:i -> reg_op:i20hi21h (write enable) delay_op:c81
Info: inserting 25 delay(s) on new signal counter:i -> reg_op:i02vi12v (write enable) delay_op:c82
Info: inserting 25 delay(s) on new signal counter:i -> reg_op:i00hi01hi02h (write enable) delay_op:c83
Info: inserting 25 delay(s) on new signal counter:i -> reg_op:i20hi21hi22h (write enable) delay_op:c84
Info: inserting 25 delay(s) on new signal counter:i -> reg_op:i00vi10vi20v (write enable) delay_op:c85
Info: inserting 25 delay(s) on new signal counter:i -> reg_op:i02vi12vi22v (write enable) delay_op:c86
Info: inserting 25 delay(s) on new signal counter:i -> reg_op:H (write enable) delay_op:c87
Info: inserting 25 delay(s) on new signal counter:i -> reg_op:V (write enable) delay_op:c88
Info: inserting 25 delay(s) on new signal counter:i -> reg_op:O (write enable) delay_op:c89
Info: inserting 28 delay(s) on new signal counter:i -> output:done (termination)
Balancing and synchronizing operations...Ok! 2 ms
Inserted 34 @s

Calculating Strong Connected Components...Ok! 6 ms

Calculating Dijkstra for bigest cycle...0 Ok! 0 ms

Generating Graphviz Hardware Representation...make[1]: Saindo do diretório `/home/joao/workspace/lalpDSE/src/br/ufscar/dc/lalp/examples/sobel_alt'
make[1]: Entrando no diretório `/home/joao/workspace/lalpDSE/src/br/ufscar/dc/lalp/examples/vecsum'
lalp -gv -gs -vh -vi -vt -aa -at -ab -as -ad -ao -verbose *.alp
Reading from file vecsum.alp...parsing: This file has a testbench!
Ok!

SimpleNode root:
parsing: Start:vecsum
parsing: .Const:DATA_WIDTH=32
parsing: .Const:ITERATIONS=2048
parsing: .Typedef:int<32>
parsing: .Typedef:bit<1>
parsing: .Pin:result<32>:OUTPUT
parsing: .Pin:done<1>:OUTPUT
parsing: .Pin:init<1>:INPUT
parsing: .Variable:x<32>[2048]=[1, 2, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 4]
parsing: .Variable:y<32>[2048]=[6, 4, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 5]
parsing: .Variable:z<32>[2048]
parsing: .Variable:i<16>
parsing: .Counter:class br.ufscar.dc.lalp.components.counter:i=0; i<2048; i++1@1
parsing: .Assignment:=<16>
parsing: ..LHS:i.clk_en<16>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:init
parsing: .Assignment:=<32>
parsing: ..LHS:x.address<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i
parsing: .Assignment:=<32>
parsing: ..LHS:y.address<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i
parsing: .Assignment:=<32>
parsing: ..LHS:z.address<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:i
parsing: .Assignment:=<32>
parsing: ..LHS:z.data_in<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:x_add_op_s_y
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:x
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:y
parsing: .Assignment:=<32>
parsing: ..LHS:result<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:z
parsing: .Testbench
parsing: ..WhenChecking
parsing: ...Results
parsing: ....Result:result<32>[3]=[7, 6, 6]

SimpleNode connections:
parsing: .Counter:class br.ufscar.dc.lalp.components.counter:i=0; i<2048; i++1@1
parsing: .1Counter:class br.ufscar.dc.lalp.components.counter:i=0; i<2048; i++1@1
parsing: .Assignment:=<16>
parsing: .1LHS:i.clk_en<16>
parsing: .2Name:init
parsing: .Assignment:=<32>
parsing: .1LHS:x.address<32>
parsing: .2Name:i
parsing: .Assignment:=<32>
parsing: .1LHS:y.address<32>
parsing: .2Name:i
parsing: .Assignment:=<32>
parsing: .1LHS:z.address<32>
parsing: .2Name:i
parsing: .Assignment:=<32>
parsing: .1LHS:z.data_in<32>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:x_add_op_s_y
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:x_add_op_s_y
parsing: ..............1Name:x
parsing: ..............2Name:y
parsing: .Assignment:=<32>
parsing: .1LHS:result<32>
parsing: .2Name:z

Hashtable<String,Integer> allConsts
ITERATIONS=2048
DATA_WIDTH=32

Hashtable<String,Integer> allTypedefs
int=32
bit=1

Hashtable<String,Object> allPins
result=Pin:result<32>:OUTPUT
done=Pin:done<1>:OUTPUT
init=Pin:init<1>:INPUT

Hashtable<String,Object> allVariables
x=Variable:x<32>[2048]=[1, 2, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 4]
i=Variable:i<16>
z=Variable:z<32>[2048]
y=Variable:y<32>[2048]=[6, 4, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 5]

Hashtable<String,SimpleNode> allAccess
result:1
	LHS:result<32>
x:2
	LHS:x.address<32>
	Name:x
i:5
	Counter:class br.ufscar.dc.lalp.components.counter:i=0; i<2048; i++1@1
	LHS:i.clk_en<16>
	Name:i
	Name:i
	Name:i
z:3
	LHS:z.address<32>
	LHS:z.data_in<32>
	Name:z
init:1
	Name:init
y:2
	LHS:y.address<32>
	Name:y
Instantiating hardware components...Ok!
Connecting hardware components...Ok!

Detecting Backward Edges (Topological)...
Detecting Backward Edges (Topological)...Ok! 0 ms

Scheduling (ASAP)...Info: scheduling output:result[32] ASAP:0 line:0
Info:  dependence block_ram:z ASAP:0 line:80
Info: scheduling const_op:c12[16] ASAP:0 line:0
Info: scheduling const_op:c11[16] ASAP:0 line:0
Info: scheduling add_op_s:x_add_op_s_y ASAP:0 line:0
Info:  dependence block_ram:x ASAP:0 line:77
Info: scheduling block_ram:z ASAP:0 line:80
Info:  dependence add_op_s:x_add_op_s_y ASAP:2 line:0
Info: scheduling block_ram:x ASAP:0 line:77
Info:  dependence counter:i ASAP:0 line:76
Info:  break on block_ram:y ASAP:0 line:78
Info: scheduling output:done ASAP:0 line:0
Info: scheduling block_ram:y ASAP:0 line:78
Info:  dependence counter:i ASAP:0 line:76
Info:  break on block_ram:z ASAP:2 line:80
Info: scheduling counter:i ASAP:0 line:76
Info:  break on block_ram:x ASAP:1 line:77
Info: scheduling input:init ASAP:0 line:0
Info: scheduling output:result[32] ASAP:2 line:0
Info:  dependence block_ram:z ASAP:2 line:80
Info: scheduling const_op:c12[16] ASAP:0 line:0
Info: scheduling const_op:c11[16] ASAP:0 line:0
Info: scheduling add_op_s:x_add_op_s_y ASAP:2 line:0
Info:  dependence block_ram:x ASAP:1 line:77
Info: scheduling block_ram:z ASAP:2 line:80
Info:  dependence add_op_s:x_add_op_s_y ASAP:3 line:0
Info: scheduling block_ram:x ASAP:1 line:77
Info:  dependence counter:i ASAP:0 line:76
Info:  break on block_ram:y ASAP:1 line:78
Info: scheduling output:done ASAP:0 line:0
Info: scheduling block_ram:y ASAP:1 line:78
Info:  dependence counter:i ASAP:0 line:76
Info:  break on block_ram:z ASAP:3 line:80
Info: scheduling counter:i ASAP:0 line:76
Info:  break on block_ram:x ASAP:1 line:77
Info: scheduling input:init ASAP:0 line:0
Info: scheduling output:result[32] ASAP:4 line:0
Info:  dependence block_ram:z ASAP:3 line:80
Info: scheduling const_op:c12[16] ASAP:0 line:0
Info: scheduling const_op:c11[16] ASAP:0 line:0
Info: scheduling add_op_s:x_add_op_s_y ASAP:3 line:0
Info:  dependence block_ram:x ASAP:1 line:77
Info: scheduling block_ram:z ASAP:3 line:80
Info:  dependence add_op_s:x_add_op_s_y ASAP:3 line:0
Info: scheduling block_ram:x ASAP:1 line:77
Info:  dependence counter:i ASAP:0 line:76
Info:  break on block_ram:y ASAP:1 line:78
Info: scheduling output:done ASAP:0 line:0
Info: scheduling block_ram:y ASAP:1 line:78
Info:  dependence counter:i ASAP:0 line:76
Info:  break on block_ram:z ASAP:3 line:80
Info: scheduling counter:i ASAP:0 line:76
Info:  break on block_ram:x ASAP:1 line:77
Info: scheduling input:init ASAP:0 line:0
Info: scheduling output:result[32] ASAP:5 line:0
Info:  dependence block_ram:z ASAP:3 line:80
Info: scheduling const_op:c12[16] ASAP:0 line:0
Info: scheduling const_op:c11[16] ASAP:0 line:0
Info: scheduling add_op_s:x_add_op_s_y ASAP:3 line:0
Info:  dependence block_ram:x ASAP:1 line:77
Info: scheduling block_ram:z ASAP:3 line:80
Info:  dependence add_op_s:x_add_op_s_y ASAP:3 line:0
Info: scheduling block_ram:x ASAP:1 line:77
Info:  dependence counter:i ASAP:0 line:76
Info:  break on block_ram:y ASAP:1 line:78
Info: scheduling output:done ASAP:0 line:0
Info: scheduling block_ram:y ASAP:1 line:78
Info:  dependence counter:i ASAP:0 line:76
Info:  break on block_ram:z ASAP:3 line:80
Info: scheduling counter:i ASAP:0 line:76
Info:  break on block_ram:x ASAP:1 line:77
Info: scheduling input:init ASAP:0 line:0
Ok! 3 ms
Scheduling (ALAP)...Ok! 0 ms

Balancing and synchronizing operations...
Info: using counter counter:i to syncronize operations
Info: inserting 2 delay(s) on signal counter:i -> block_ram:z (memory address)
Info: inserting 2 delay(s) on new signal counter:i -> block_ram:z (memory we)
Info: inserting 4 delay(s) on new signal counter:i -> output:done (termination)
Info: calculating ASAP of add_op_s:x_add_op_s_y by block_ram:x
Balancing and synchronizing operations...Ok! 1 ms
Inserted 3 @s

Calculating Strong Connected Components...Ok! 1 ms

Calculating Dijkstra for bigest cycle...0 Ok! 0 ms

Generating Graphviz Hardware Representation...Ok!

Generating Graphviz Software Representation...Ok!
Generating SCC Subgraphs Representation...Ok!
Generating VHDL...Ok!
./vecsum.vhd
Generating VHDL initialization...Ok!
Generating VHDL testbench...Ok!
mv *.vhd src/
make -C xilinx
make[2]: Entrando no diretório `/home/joao/workspace/lalpDSE/src/br/ufscar/dc/lalp/examples/vecsum/xilinx'
for file in ; do\
		(rm -r $file;\
		mkdir $file;\
		cd $file;\
		echo $file.vhd > temp.prj;\
		echo memory.vhd >> temp.prj;\
		echo ? >> temp.prj;\
		cat temp.prj | sed 's/t_.*//' | sed 's/^/vhdl work ..\/..\/src\//'| sed 's/src\/?/..\/NenyaBehaLib.vhd/' > $file.prj;\
		rm temp.prj;\
		echo "NET "_clk_" TNM_NET = _clk_; TIMESPEC TS__clk_ = PERIOD "_clk_" 3000 ns HIGH 50%;" > $file.ucf;\
		xflow -p 'xc2vp30ff896-7' -synth xst_vhdl.opt $file.prj;\
		xflow -p 'xc2vp30ff896-7' -implement balanced.opt $file.ngc;\
		echo $file > $file.Report.csv;\
		egrep 'Benchmark|Slice Flip Flops|occupied Slices|Total Number of 4 input LUTs|bonded IOBs|RAMB16s|BUFGMUXs' *_map.mrp | sed 's/out.*//' | sed 's/.*://' >> $file.Report.csv;\
		grep 'Maximum frequency' $file.twr | sed -e 's/.*:// ; s/)// ;s/MHz//;s/$/;/' >> $file.Report.csv;\
		sed ':begin ; $ b end ; $! N ; s/\n/;/ ; b begin ; :end' $file.Report.csv > temp2.txt;\
		sed 's/ //g' temp2.txt  > $file.Report.csv;\
		cat $file.Report.csv >> ../../../xilinxReport.csv;\
		rm temp2.txt);\
	done
make[2]: Saindo do diretório `/home/joao/workspace/lalpDSE/src/br/ufscar/dc/lalp/examples/vecsum/xilinx'
make[1]: Saindo do diretório `/home/joao/workspace/lalpDSE/src/br/ufscar/dc/lalp/examples/vecsum'
make[1]: Entrando no diretório `/home/joao/workspace/lalpDSE/src/br/ufscar/dc/lalp/examples/vecsum_asynchronous'
lalp -gv -gs -vh -vi -vt -aa -at -ab -as -ad -ao -verbose *.alp
Reading from file vecsum_asynchronous.alp...parsing: This file has a testbench!
Ok!

SimpleNode root:
parsing: Start:vecsum_asynchronous
parsing: .Const:DATA_WIDTH=32
parsing: .Const:ITERATIONS=2048
parsing: .Typedef:int<32>
parsing: .Typedef:bit<1>
parsing: .Pin:x<32>:INPUT
parsing: .Pin:y<32>:INPUT
parsing: .Pin:result<32>:OUTPUT
parsing: .Assignment:=<32>
parsing: ..LHS:result<32>
parsing: ..RHS
parsing: ...Expression
parsing: ....DelayExpression
parsing: .....ConditionalExpression
parsing: ......ConditionalOrExpression
parsing: .......ConditionalAndExpression
parsing: ........InclusiveOrExpression
parsing: .........ExclusiveOrExpression
parsing: ..........AndExpression
parsing: ...........EqualityExpression
parsing: ............RelationalExpression
parsing: .............ShiftExpression
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:x_add_op_s_y
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:x
parsing: ...............MultiplicativeExpression
parsing: ................UnaryExpression
parsing: .................UnaryExpressionNotPlusMinus
parsing: ..................PostfixExpression
parsing: ...................PrimaryExpression
parsing: ....................Name:y
parsing: .Testbench
parsing: ..TestbenchEntries
parsing: ...TestbenchEntry:x<32>[3]=[1, 2, 3]
parsing: ..TestbenchEntries
parsing: ...TestbenchEntry:y<32>[3]=[4, 5, 6]
parsing: ..WhenChecking
parsing: ...Results
parsing: ....Result:result<32>[3]=[5, 7, 9]

SimpleNode connections:
parsing: .Assignment:=<32>
parsing: .1LHS:result<32>
parsing: .2AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:x_add_op_s_y
parsing: ..............AdditiveExpression:class br.ufscar.dc.lalp.components.add_op_s:x_add_op_s_y
parsing: ..............1Name:x
parsing: ..............2Name:y

Hashtable<String,Integer> allConsts
ITERATIONS=2048
DATA_WIDTH=32

Hashtable<String,Integer> allTypedefs
int=32
bit=1

Hashtable<String,Object> allPins
result=Pin:result<32>:OUTPUT
x=Pin:x<32>:INPUT
y=Pin:y<32>:INPUT

Hashtable<String,Object> allVariables

Hashtable<String,SimpleNode> allAccess
x:1
	Name:x
result:1
	LHS:result<32>
y:1
	Name:y
Instantiating hardware components...Ok!
Connecting hardware components...Ok!

Detecting Backward Edges (Topological)...
Detecting Backward Edges (Topological)...Ok! 0 ms

Scheduling (ASAP)...Info: scheduling output:result[32] ASAP:0 line:0
Info: scheduling add_op_s:x_add_op_s_y ASAP:0 line:0
Info: scheduling input:x[32] ASAP:0 line:0
Info: scheduling input:y[32] ASAP:0 line:0
Ok! 1 ms
Scheduling (ALAP)...Ok! 0 ms

Balancing and synchronizing operations...
Balancing and synchronizing operations...Ok! 0 ms
Inserted 0 @s

Calculating Strong Connected Components...Ok! 1 ms

Calculating Dijkstra for bigest cycle...0 Ok! 0 ms

Generating Graphviz Hardware Representation...Ok!

Generating Graphviz Software Representation...Ok!
Generating SCC Subgraphs Representation...Ok!
Generating VHDL...Ok!
./vecsum_asynchronous.vhd
Generating VHDL initialization...Ok!
Generating VHDL testbench...Ok!
mv *.vhd src/
make -C xilinx
make[2]: Entrando no diretório `/home/joao/workspace/lalpDSE/src/br/ufscar/dc/lalp/examples/vecsum_asynchronous/xilinx'
for file in ; do\
		(rm -r $file;\
		mkdir $file;\
		cd $file;\
		echo $file.vhd > temp.prj;\
		echo memory.vhd >> temp.prj;\
		echo ? >> temp.prj;\
		cat temp.prj | sed 's/t_.*//' | sed 's/^/vhdl work ..\/..\/src\//'| sed 's/src\/?/..\/NenyaBehaLib.vhd/' > $file.prj;\
		rm temp.prj;\
		echo "NET "_clk_" TNM_NET = _clk_; TIMESPEC TS__clk_ = PERIOD "_clk_" 3000 ns HIGH 50%;" > $file.ucf;\
		xflow -p 'xc2vp30ff896-7' -synth xst_vhdl.opt $file.prj;\
		xflow -p 'xc2vp30ff896-7' -implement balanced.opt $file.ngc;\
		echo $file > $file.Report.csv;\
		egrep 'Benchmark|Slice Flip Flops|occupied Slices|Total Number of 4 input LUTs|bonded IOBs|RAMB16s|BUFGMUXs' *_map.mrp | sed 's/out.*//' | sed 's/.*://' >> $file.Report.csv;\
		grep 'Maximum frequency' $file.twr | sed -e 's/.*:// ; s/)// ;s/MHz//;s/$/;/' >> $file.Report.csv;\
		sed ':begin ; $ b end ; $! N ; s/\n/;/ ; b begin ; :end' $file.Report.csv > temp2.txt;\
		sed 's/ //g' temp2.txt  > $file.Report.csv;\
		cat $file.Report.csv >> ../../../xilinxReport.csv;\
		rm temp2.txt);\
	done
make[2]: Saindo do diretório `/home/joao/workspace/lalpDSE/src/br/ufscar/dc/lalp/examples/vecsum_asynchronous/xilinx'
make[1]: Saindo do diretório `/home/joao/workspace/lalpDSE/src/br/ufscar/dc/lalp/examples/vecsum_asynchronous'
