<?xml version="1.0" encoding="shift_jis"?>
<debugInfo version="3.30">
    <cycleModelSymbolInfo>
        <registers>
            <register id="116">
                <name>RG_i</name>
                <sign>unsigned</sign>
                <bitwidth>24</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
                <clock portID="143"/>
            </register>
            <register id="117">
                <name>RG_out0_v</name>
                <sign>unsigned</sign>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
                <clock portID="143"/>
            </register>
            <register id="139">
                <name>ave8_ret_r</name>
                <sign>unsigned</sign>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
                <clock portID="143"/>
                <reset portID="144" mode="async"/>
            </register>
        </registers>
        <terminals>
            <terminal id="129">
                <name>sum1_t</name>
                <sign>unsigned</sign>
                <bitwidth>11</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
            </terminal>
            <terminal id="135">
                <name>i1_t</name>
                <sign>unsigned</sign>
                <bitwidth>25</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
            </terminal>
            <terminal id="136">
                <name>i2_t</name>
                <sign>unsigned</sign>
                <bitwidth>24</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
            </terminal>
        </terminals>
        <ports>
            <port id="118">
                <name>in0</name>
                <direction>in</direction>
                <sign>unsigned</sign>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
            </port>
            <port id="119">
                <name>enable</name>
                <direction>in</direction>
                <sign>unsigned</sign>
                <bitwidth>1</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
            </port>
            <port id="120">
                <name>ave8_ret</name>
                <direction>out</direction>
                <sign>unsigned</sign>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
            </port>
            <port id="143">
                <name>CLOCK</name>
                <direction>in</direction>
                <sign>unsigned</sign>
                <bitwidth>1</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
            </port>
            <port id="144">
                <name>RESET</name>
                <direction>in</direction>
                <sign>unsigned</sign>
                <bitwidth>1</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
            </port>
        </ports>
        <hier_ports>
        </hier_ports>
        <memories>
            <memory id="4">
                <name>buffer</name>
                <dim>1</dim>
                <element depth="1">8</element>
                <sign>unsigned</sign>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
            </memory>
        </memories>
        <fsmStates>
            <fsmState id="1"><name>ST1_01</name></fsmState>
            <fsmState id="2"><name>ST1_02</name></fsmState>
            <fsmState id="3"><name>ST1_03</name></fsmState>
        </fsmStates>
    </cycleModelSymbolInfo>
    <langSymbolInfo>
        <structs>
        </structs>
        <bdlVars>
            <bdlVar id="4" array="yes">
                <name>buffer</name>
                <dim>1</dim>
                <element depth="1">8</element>
                <direction></direction>
                <sign>unsigned</sign>
                <physic>var</physic>
                <org_type>unsigned char</org_type>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
                <address></address>
                <category>External</category>
                <line fileName="../../ave8_sw.c" start="18" end="18"/>
            </bdlVar>
            <bdlVar id="5">
                <scope><name>ave8</name></scope>
                <name>in0</name>
                <direction></direction>
                <sign>unsigned</sign>
                <physic>var</physic>
                <org_type>unsigned char</org_type>
                <bitwidth>8</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
                <address></address>
                <category>Internal</category>
                <line fileName="../../ave8_sw.c" start="22" end="22"/>
            </bdlVar>
            <bdlVar id="6">
                <scope><name>ave8</name></scope>
                <name>enable</name>
                <direction></direction>
                <sign>unsigned</sign>
                <physic>var</physic>
                <org_type>bool</org_type>
                <bitwidth>1</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
                <address></address>
                <category>Internal</category>
                <line fileName="../../ave8_sw.c" start="22" end="22"/>
            </bdlVar>
            <bdlVar id="8">
                <scope><name>ave8</name></scope>
                <name>out0_v</name>
                <direction></direction>
                <sign>signed</sign>
                <physic>var</physic>
                <org_type>int</org_type>
                <bitwidth>32</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
                <address></address>
                <category>Internal</category>
                <line fileName="../../ave8_sw.c" start="26" end="26"/>
            </bdlVar>
            <bdlVar id="9">
                <scope><name>ave8</name></scope>
                <name>sum</name>
                <direction></direction>
                <sign>signed</sign>
                <physic>var</physic>
                <org_type>int</org_type>
                <bitwidth>32</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
                <address></address>
                <category>Internal</category>
                <line fileName="../../ave8_sw.c" start="26" end="26"/>
            </bdlVar>
            <bdlVar id="10">
                <scope><name>ave8</name></scope>
                <name>i</name>
                <direction></direction>
                <sign>signed</sign>
                <physic>var</physic>
                <org_type>int</org_type>
                <bitwidth>32</bitwidth>
                <bitstart>0</bitstart>
                <is_down>0</is_down>
                <address></address>
                <category>Internal</category>
                <line fileName="../../ave8_sw.c" start="26" end="26"/>
            </bdlVar>
        </bdlVars>
        <pointers>
        </pointers>
    </langSymbolInfo>
    <relations>
        <variable_relations>
            <var bdlVarID="4">
                <mem_relation memID="4" lowerIndex="0" upperIndex="7"/>
            </var>
            <var bdlVarID="5">
                <port_relation portID="118"/>
            </var>
            <var bdlVarID="6">
                <port_relation portID="119"/>
            </var>
            <var bdlVarID="8">
                <reg_relation regID="117">
                    <relation_begin stateID="1" branchID="5"/>
                    <relation_end stateID="3" branchID="9"/>
                </reg_relation>
            </var>
            <var bdlVarID="9">
                <ter_relation terID="129" stateID="1" branchID="2" order="21"/>
            </var>
            <var bdlVarID="10">
                <reg_relation regID="116">
                    <relation_begin stateID="1" branchID="5"/>
                    <relation_end stateID="2" branchID="8"/>
                </reg_relation>
                <reg_relation regID="116">
                    <relation_begin stateID="2" branchID="7"/>
                    <relation_end stateID="2" branchID="8"/>
                </reg_relation>
                <reg_relation regID="116">
                    <relation_begin stateID="2" branchID="6"/>
                    <relation_end stateID="2" branchID="8"/>
                </reg_relation>
                <ter_relation terID="136" stateID="2" branchID="7" order="11"/>
                <ter_relation terID="135" stateID="2" branchID="8" order="12"/>
            </var>
        </variable_relations>
        <pointer_relations>
        </pointer_relations>
    </relations>
    <structureInfo>
        <loops>
        </loops>
        <functions>
            <function id="2" process="yes">
                <name>ave8</name>
                <line fileName="../../ave8_sw.c" start="22" end="64"/>
                <instance num="0"/>
            </function>
        </functions>
        <blocks>
        </blocks>
    </structureInfo>
    <state_line_relation>
        <state_relation stateID="1" branchID="1">
            <lineinfo fileName="../../ave8_sw.c">
                <line start="22" end="22"/>
                <line start="30" end="30"/>
                <line start="32" end="32"/>
                <line start="34" end="34"/>
                <line start="56" end="56"/>
            </lineinfo>
        </state_relation>
        <state_relation stateID="1" branchID="2">
            <lineinfo fileName="../../ave8_sw.c">
                <line start="22" end="22"/>
                <line start="30" end="30"/>
                <line start="34" end="34"/>
                <line start="41" end="41"/>
                <line start="47" end="47"/>
                <line start="51" end="51"/>
                <line start="56" end="56"/>
            </lineinfo>
        </state_relation>
        <state_relation stateID="1" branchID="3">
            <lineinfo fileName="../../ave8_sw.c">
                <line start="22" end="22"/>
                <line start="30" end="30"/>
                <line start="34" end="34"/>
                <line start="56" end="56"/>
            </lineinfo>
        </state_relation>
        <state_relation stateID="1" branchID="4">
            <lineinfo fileName="../../ave8_sw.c">
                <line start="22" end="22"/>
                <line start="30" end="30"/>
                <line start="34" end="34"/>
                <line start="56" end="56"/>
            </lineinfo>
        </state_relation>
        <state_relation stateID="1" branchID="5">
            <lineinfo fileName="../../ave8_sw.c">
                <line start="22" end="22"/>
                <line start="30" end="30"/>
                <line start="34" end="34"/>
                <line start="56" end="56"/>
            </lineinfo>
        </state_relation>
        <state_relation stateID="2" branchID="6">
            <lineinfo fileName="../../ave8_sw.c">
                <line start="34" end="34"/>
            </lineinfo>
        </state_relation>
        <state_relation stateID="2" branchID="7">
            <lineinfo fileName="../../ave8_sw.c">
                <line start="31" end="32"/>
                <line start="34" end="34"/>
            </lineinfo>
        </state_relation>
        <state_relation stateID="2" branchID="8">
            <lineinfo fileName="../../ave8_sw.c">
                <line start="22" end="22"/>
                <line start="34" end="34"/>
            </lineinfo>
        </state_relation>
        <state_relation stateID="3" branchID="9">
            <lineinfo fileName="../../ave8_sw.c">
                <line start="22" end="22"/>
                <line start="64" end="64"/>
            </lineinfo>
        </state_relation>
    </state_line_relation>
    <stage_line_relation>
    </stage_line_relation>
    <codeInfo></codeInfo>
    <processInfo>
        <name>ave8</name>
        <modelInfo>
            <name>ave8</name>
            <file></file>
        </modelInfo>
    </processInfo>
    <childProcessInfo>
    </childProcessInfo>
</debugInfo>
