/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [38:0] _02_;
  wire [7:0] celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire [7:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire [7:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [20:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  reg [11:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_14z = celloutsig_1_6z[0] ? celloutsig_1_9z : celloutsig_1_7z[3];
  assign celloutsig_1_3z = ~(in_data[97] | in_data[119]);
  assign celloutsig_0_1z = celloutsig_0_0z[7] | ~(celloutsig_0_0z[1]);
  reg [38:0] _06_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _06_ <= 39'h0000000000;
    else _06_ <= { in_data[15:5], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign { _02_[38:14], _01_, _02_[12:4], _00_, _02_[2:0] } = _06_;
  assign celloutsig_1_1z = celloutsig_1_0z[5:1] <= celloutsig_1_0z[4:0];
  assign celloutsig_0_0z = in_data[52:45] * in_data[64:57];
  assign celloutsig_0_8z = in_data[13:6] * celloutsig_0_0z;
  assign celloutsig_1_7z = { in_data[165:159], celloutsig_1_3z } * { celloutsig_1_5z[0], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_5z = celloutsig_1_0z[6:0] | { celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_9z = & _02_[7:4];
  assign celloutsig_1_16z = | celloutsig_1_7z[6:1];
  assign celloutsig_1_12z = ^ celloutsig_1_0z[5:2];
  assign celloutsig_1_4z = { celloutsig_1_2z[9:6], celloutsig_1_1z } >>> celloutsig_1_2z[9:5];
  assign celloutsig_1_6z = celloutsig_1_2z[3:1] ~^ { celloutsig_1_0z[0], celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_13z = celloutsig_1_2z[10:3] ~^ celloutsig_1_7z;
  assign celloutsig_1_18z = { in_data[134:117], celloutsig_1_6z } ~^ { in_data[133:128], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_14z, celloutsig_1_16z, celloutsig_1_12z };
  assign celloutsig_1_19z = { celloutsig_1_2z[10:5], celloutsig_1_1z } ~^ celloutsig_1_13z[7:1];
  assign celloutsig_1_0z = in_data[150:143] ^ in_data[119:112];
  assign celloutsig_1_9z = ~((celloutsig_1_0z[1] & celloutsig_1_4z[4]) | celloutsig_1_6z[1]);
  always_latch
    if (!clkin_data[32]) celloutsig_1_2z = 12'h000;
    else if (!clkin_data[64]) celloutsig_1_2z = { in_data[117:109], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign { _02_[13], _02_[3] } = { _01_, _00_ };
  assign { out_data[148:128], out_data[102:96], out_data[39:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_8z, celloutsig_0_9z };
endmodule
