// Seed: 568260073
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output supply1 id_1;
  assign id_1 = id_2 ? ~-1'h0 : "" - -1;
endmodule
module module_1 (
    input wire id_0,
    input supply1 id_1,
    input wand id_2[-1  -  1 : -1],
    input tri id_3
);
  logic id_5, id_6;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6
  );
  parameter id_7[-1  -  1 : -1] = "";
  parameter id_8 = -1'b0;
endmodule
module module_2 (
    output wand id_0,
    output wor id_1,
    input supply1 id_2,
    output supply0 id_3#(.id_8(1)),
    input tri1 id_4,
    input wor id_5,
    input tri0 id_6
);
  wire id_9;
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10
  );
endmodule
