#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Aug 20 11:21:37 2024
# Process ID: 11224
# Current directory: E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20036 E:\FYP\FPGA_XILINX\Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP\Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.xpr
# Log file: E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/vivado.log
# Journal file: E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.xpr
INFO: [Project 1-313] Project file moved from 'E:/FYP/FPGA_XILINX 2/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/FYP/FPGA_XILINX/User IPs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 833.109 ; gain = 100.523
update_compile_order -fileset sources_1
open_bd_design {E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.srcs/sources_1/bd/Four_Bit_Adder/Four_Bit_Adder.bd}
Adding cell -- xilinx.com:user:one_bit_full_adder:1.0 - one_bit_full_adder_0
Adding cell -- xilinx.com:user:one_bit_full_adder:1.0 - one_bit_full_adder_1
Adding cell -- xilinx.com:user:one_bit_full_adder:1.0 - one_bit_full_adder_2
Adding cell -- xilinx.com:user:one_bit_full_adder:1.0 - one_bit_full_adder_3
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_3
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_4
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_5
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_6
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_7
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Successfully read diagram <Four_Bit_Adder> from BD file <E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.srcs/sources_1/bd/Four_Bit_Adder/Four_Bit_Adder.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 929.438 ; gain = 87.547
close_bd_design [get_bd_designs Four_Bit_Adder]
generate_target Simulation [get_files E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.srcs/sources_1/bd/Four_Bit_Adder/Four_Bit_Adder.bd]
INFO: [BD 41-1662] The design 'Four_Bit_Adder.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.srcs/sources_1/bd/Four_Bit_Adder/synth/Four_Bit_Adder.v
VHDL Output written to : E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.srcs/sources_1/bd/Four_Bit_Adder/sim/Four_Bit_Adder.v
VHDL Output written to : E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.srcs/sources_1/bd/Four_Bit_Adder/hdl/Four_Bit_Adder_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block one_bit_full_adder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block one_bit_full_adder_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block one_bit_full_adder_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block one_bit_full_adder_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
Exporting to file E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.srcs/sources_1/bd/Four_Bit_Adder/hw_handoff/Four_Bit_Adder.hwh
Generated Block Design Tcl file E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.srcs/sources_1/bd/Four_Bit_Adder/hw_handoff/Four_Bit_Adder_bd.tcl
Generated Hardware Definition File E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.srcs/sources_1/bd/Four_Bit_Adder/synth/Four_Bit_Adder.hwdef
export_ip_user_files -of_objects [get_files E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.srcs/sources_1/bd/Four_Bit_Adder/Four_Bit_Adder.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.srcs/sources_1/bd/Four_Bit_Adder/Four_Bit_Adder.bd] -directory E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.ip_user_files/sim_scripts -ip_user_files_dir E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.ip_user_files -ipstatic_source_dir E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.cache/compile_simlib/modelsim} {questa=E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.cache/compile_simlib/questa} {riviera=E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.cache/compile_simlib/riviera} {activehdl=E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [BD 41-1662] The design 'Four_Bit_Adder.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.srcs/sources_1/bd/Four_Bit_Adder/synth/Four_Bit_Adder.v
VHDL Output written to : E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.srcs/sources_1/bd/Four_Bit_Adder/sim/Four_Bit_Adder.v
VHDL Output written to : E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.srcs/sources_1/bd/Four_Bit_Adder/hdl/Four_Bit_Adder_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block one_bit_full_adder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block one_bit_full_adder_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block one_bit_full_adder_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block one_bit_full_adder_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
Exporting to file E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.srcs/sources_1/bd/Four_Bit_Adder/hw_handoff/Four_Bit_Adder.hwh
Generated Block Design Tcl file E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.srcs/sources_1/bd/Four_Bit_Adder/hw_handoff/Four_Bit_Adder_bd.tcl
Generated Hardware Definition File E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.srcs/sources_1/bd/Four_Bit_Adder/synth/Four_Bit_Adder.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.srcs/sources_1/bd/Four_Bit_Adder/Four_Bit_Adder.bd'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Four_Bit_Adder_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Four_Bit_Adder_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.ip_user_files/bd/Four_Bit_Adder/ipshared/fdb3/sim/one_bit_full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_bit_full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.ip_user_files/bd/Four_Bit_Adder/ip/Four_Bit_Adder_one_bit_full_adder_0_0/sim/Four_Bit_Adder_one_bit_full_adder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Bit_Adder_one_bit_full_adder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.ip_user_files/bd/Four_Bit_Adder/ip/Four_Bit_Adder_one_bit_full_adder_0_1/sim/Four_Bit_Adder_one_bit_full_adder_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Bit_Adder_one_bit_full_adder_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.ip_user_files/bd/Four_Bit_Adder/ip/Four_Bit_Adder_one_bit_full_adder_0_2/sim/Four_Bit_Adder_one_bit_full_adder_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Bit_Adder_one_bit_full_adder_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.ip_user_files/bd/Four_Bit_Adder/ip/Four_Bit_Adder_one_bit_full_adder_0_3/sim/Four_Bit_Adder_one_bit_full_adder_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Bit_Adder_one_bit_full_adder_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.ip_user_files/bd/Four_Bit_Adder/ip/Four_Bit_Adder_xlslice_0_0/sim/Four_Bit_Adder_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Bit_Adder_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.ip_user_files/bd/Four_Bit_Adder/ip/Four_Bit_Adder_xlslice_1_0/sim/Four_Bit_Adder_xlslice_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Bit_Adder_xlslice_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.ip_user_files/bd/Four_Bit_Adder/ip/Four_Bit_Adder_xlslice_0_1/sim/Four_Bit_Adder_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Bit_Adder_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.ip_user_files/bd/Four_Bit_Adder/ip/Four_Bit_Adder_xlslice_0_2/sim/Four_Bit_Adder_xlslice_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Bit_Adder_xlslice_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.ip_user_files/bd/Four_Bit_Adder/ip/Four_Bit_Adder_xlslice_0_3/sim/Four_Bit_Adder_xlslice_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Bit_Adder_xlslice_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.ip_user_files/bd/Four_Bit_Adder/ip/Four_Bit_Adder_xlslice_0_4/sim/Four_Bit_Adder_xlslice_0_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Bit_Adder_xlslice_0_4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.ip_user_files/bd/Four_Bit_Adder/ip/Four_Bit_Adder_xlslice_0_5/sim/Four_Bit_Adder_xlslice_0_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Bit_Adder_xlslice_0_5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.ip_user_files/bd/Four_Bit_Adder/ip/Four_Bit_Adder_xlslice_0_6/sim/Four_Bit_Adder_xlslice_0_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Bit_Adder_xlslice_0_6
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.ip_user_files/bd/Four_Bit_Adder/ip/Four_Bit_Adder_xlconcat_0_0/sim/Four_Bit_Adder_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Bit_Adder_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.ip_user_files/bd/Four_Bit_Adder/sim/Four_Bit_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Bit_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.srcs/sources_1/bd/Four_Bit_Adder/hdl/Four_Bit_Adder_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Four_Bit_Adder_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 044f5aa7ec274fb891e55b46f9d884b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_1 -L xlconcat_v2_1_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Four_Bit_Adder_wrapper_behav xil_defaultlib.Four_Bit_Adder_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.one_bit_full_adder
Compiling module xil_defaultlib.Four_Bit_Adder_one_bit_full_adde...
Compiling module xil_defaultlib.Four_Bit_Adder_one_bit_full_adde...
Compiling module xil_defaultlib.Four_Bit_Adder_one_bit_full_adde...
Compiling module xil_defaultlib.Four_Bit_Adder_one_bit_full_adde...
Compiling module xlconcat_v2_1_1.xlconcat_v2_1_1_xlconcat(dout_wi...
Compiling module xil_defaultlib.Four_Bit_Adder_xlconcat_0_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.Four_Bit_Adder_xlslice_0_0
Compiling module xil_defaultlib.Four_Bit_Adder_xlslice_1_0
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.Four_Bit_Adder_xlslice_0_1
Compiling module xil_defaultlib.Four_Bit_Adder_xlslice_0_2
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.Four_Bit_Adder_xlslice_0_3
Compiling module xil_defaultlib.Four_Bit_Adder_xlslice_0_4
Compiling module xlslice_v1_0_1.xlslice_v1_0_1_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.Four_Bit_Adder_xlslice_0_5
Compiling module xil_defaultlib.Four_Bit_Adder_xlslice_0_6
Compiling module xil_defaultlib.Four_Bit_Adder
Compiling module xil_defaultlib.Four_Bit_Adder_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot Four_Bit_Adder_wrapper_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.sim/sim_1/behav/xsim/xsim.dir/Four_Bit_Adder_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Aug 20 11:27:48 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Four_Bit_Adder_wrapper_behav -key {Behavioral:sim_1:Functional:Four_Bit_Adder_wrapper} -tclbatch {Four_Bit_Adder_wrapper.tcl} -view {E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config E:/FYP/FPGA_XILINX/Four_Bit_Adder_Using_1_Bit_Slice_Concate_IP/Four_Bit_Adder_wrapper_behav.wcfg
source Four_Bit_Adder_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Four_Bit_Adder_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 1114.359 ; gain = 54.777
add_force {/Four_Bit_Adder_wrapper/a} -radix hex {4 0ns}
add_force {/Four_Bit_Adder_wrapper/b} -radix hex {5 0ns}
add_force {/Four_Bit_Adder_wrapper/z_0} -radix hex {0 0ns}
run 100 s
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Aug 20 11:30:41 2024...
